Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Wed Apr 13 17:14:02 2022
| Host         : red running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file phywhisperer_top_timing_summary_routed.rpt -pb phywhisperer_top_timing_summary_routed.pb -rpx phywhisperer_top_timing_summary_routed.rpx -warn_on_violation
| Design       : phywhisperer_top
| Device       : 7s15-ftgb196
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.432        0.000                      0                 7166        0.103        0.000                      0                 7166        1.500        0.000                       0                  3968  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
fe_clk                {0.000 8.000}        16.000          62.500          
  clkfbout_clk_wiz_0  {0.000 8.000}        16.000          62.500          
  trigger_clk         {0.000 2.000}        4.000           250.000         
usb_clk               {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
fe_clk                      5.354        0.000                      0                 2004        0.103        0.000                      0                 2004        5.000        0.000                       0                   851  
  clkfbout_clk_wiz_0                                                                                                                                                   14.408        0.000                       0                     3  
  trigger_clk               0.432        0.000                      0                  163        0.117        0.000                      0                  163        1.500        0.000                       0                  1411  
usb_clk                     1.912        0.000                      0                 4998        0.117        0.000                      0                 4998        4.000        0.000                       0                  1703  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  fe_clk             fe_clk                  14.733        0.000                      0                    1        0.420        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  fe_clk
  To Clock:  fe_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.354ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.354ns  (required time - arrival time)
  Source:                 U_trigger/delay_counter_fe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/input_data_reg[485]/R
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (fe_clk rise@16.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        10.060ns  (logic 1.546ns (15.369%)  route 8.514ns (84.631%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.268ns = ( 20.268 - 16.000 ) 
    Source Clock Delay      (SCD):    4.470ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=849, routed)         1.370     4.470    U_trigger/clk_fe_buf
    SLICE_X12Y15         FDRE                                         r  U_trigger/delay_counter_fe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y15         FDRE (Prop_fdre_C_Q)         0.379     4.849 r  U_trigger/delay_counter_fe_reg[0]/Q
                         net (fo=4, routed)           1.329     6.178    U_trigger/out[0]
    SLICE_X10Y16         LUT6 (Prop_lut6_I0_O)        0.105     6.283 r  U_trigger/delay_counter_fe[0]_i_27/O
                         net (fo=1, routed)           0.000     6.283    U_trigger/delay_counter_fe[0]_i_27_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     6.706 r  U_trigger/delay_counter_fe_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.706    U_trigger/delay_counter_fe_reg[0]_i_12_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     6.837 f  U_trigger/delay_counter_fe_reg[0]_i_6/CO[1]
                         net (fo=4, routed)           0.267     7.103    U_trigger/capture_enable_start0
    SLICE_X10Y18         LUT5 (Prop_lut5_I0_O)        0.277     7.380 f  U_trigger/LED_TRIG_OBUF_inst_i_3/O
                         net (fo=5, routed)           1.358     8.738    U_fifo/capture_enable
    SLICE_X9Y5           LUT4 (Prop_lut4_I1_O)        0.105     8.843 f  U_fifo/LED_TRIG_OBUF_inst_i_1/O
                         net (fo=6, routed)           1.012     9.855    U_reg_main/LED_TRIG_OBUF
    SLICE_X11Y16         LUT4 (Prop_lut4_I1_O)        0.126     9.981 r  U_reg_main/input_data[503]_i_1/O
                         net (fo=512, routed)         4.548    14.529    U_pattern_matcher/SR[0]
    SLICE_X32Y47         FDRE                                         r  U_pattern_matcher/input_data_reg[485]/R
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    16.000    16.000 r  
    H13                                               0.000    16.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    16.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    17.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    18.864    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=849, routed)         1.327    20.268    U_pattern_matcher/clk_fe_buf
    SLICE_X32Y47         FDRE                                         r  U_pattern_matcher/input_data_reg[485]/C
                         clock pessimism              0.164    20.433    
                         clock uncertainty           -0.035    20.397    
    SLICE_X32Y47         FDRE (Setup_fdre_C_R)       -0.514    19.883    U_pattern_matcher/input_data_reg[485]
  -------------------------------------------------------------------
                         required time                         19.883    
                         arrival time                         -14.529    
  -------------------------------------------------------------------
                         slack                                  5.354    

Slack (MET) :             5.354ns  (required time - arrival time)
  Source:                 U_trigger/delay_counter_fe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/input_data_reg[492]/R
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (fe_clk rise@16.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        10.060ns  (logic 1.546ns (15.369%)  route 8.514ns (84.631%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.268ns = ( 20.268 - 16.000 ) 
    Source Clock Delay      (SCD):    4.470ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=849, routed)         1.370     4.470    U_trigger/clk_fe_buf
    SLICE_X12Y15         FDRE                                         r  U_trigger/delay_counter_fe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y15         FDRE (Prop_fdre_C_Q)         0.379     4.849 r  U_trigger/delay_counter_fe_reg[0]/Q
                         net (fo=4, routed)           1.329     6.178    U_trigger/out[0]
    SLICE_X10Y16         LUT6 (Prop_lut6_I0_O)        0.105     6.283 r  U_trigger/delay_counter_fe[0]_i_27/O
                         net (fo=1, routed)           0.000     6.283    U_trigger/delay_counter_fe[0]_i_27_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     6.706 r  U_trigger/delay_counter_fe_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.706    U_trigger/delay_counter_fe_reg[0]_i_12_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     6.837 f  U_trigger/delay_counter_fe_reg[0]_i_6/CO[1]
                         net (fo=4, routed)           0.267     7.103    U_trigger/capture_enable_start0
    SLICE_X10Y18         LUT5 (Prop_lut5_I0_O)        0.277     7.380 f  U_trigger/LED_TRIG_OBUF_inst_i_3/O
                         net (fo=5, routed)           1.358     8.738    U_fifo/capture_enable
    SLICE_X9Y5           LUT4 (Prop_lut4_I1_O)        0.105     8.843 f  U_fifo/LED_TRIG_OBUF_inst_i_1/O
                         net (fo=6, routed)           1.012     9.855    U_reg_main/LED_TRIG_OBUF
    SLICE_X11Y16         LUT4 (Prop_lut4_I1_O)        0.126     9.981 r  U_reg_main/input_data[503]_i_1/O
                         net (fo=512, routed)         4.548    14.529    U_pattern_matcher/SR[0]
    SLICE_X32Y47         FDRE                                         r  U_pattern_matcher/input_data_reg[492]/R
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    16.000    16.000 r  
    H13                                               0.000    16.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    16.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    17.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    18.864    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=849, routed)         1.327    20.268    U_pattern_matcher/clk_fe_buf
    SLICE_X32Y47         FDRE                                         r  U_pattern_matcher/input_data_reg[492]/C
                         clock pessimism              0.164    20.433    
                         clock uncertainty           -0.035    20.397    
    SLICE_X32Y47         FDRE (Setup_fdre_C_R)       -0.514    19.883    U_pattern_matcher/input_data_reg[492]
  -------------------------------------------------------------------
                         required time                         19.883    
                         arrival time                         -14.529    
  -------------------------------------------------------------------
                         slack                                  5.354    

Slack (MET) :             5.354ns  (required time - arrival time)
  Source:                 U_trigger/delay_counter_fe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/input_data_reg[493]/R
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (fe_clk rise@16.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        10.060ns  (logic 1.546ns (15.369%)  route 8.514ns (84.631%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.268ns = ( 20.268 - 16.000 ) 
    Source Clock Delay      (SCD):    4.470ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=849, routed)         1.370     4.470    U_trigger/clk_fe_buf
    SLICE_X12Y15         FDRE                                         r  U_trigger/delay_counter_fe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y15         FDRE (Prop_fdre_C_Q)         0.379     4.849 r  U_trigger/delay_counter_fe_reg[0]/Q
                         net (fo=4, routed)           1.329     6.178    U_trigger/out[0]
    SLICE_X10Y16         LUT6 (Prop_lut6_I0_O)        0.105     6.283 r  U_trigger/delay_counter_fe[0]_i_27/O
                         net (fo=1, routed)           0.000     6.283    U_trigger/delay_counter_fe[0]_i_27_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     6.706 r  U_trigger/delay_counter_fe_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.706    U_trigger/delay_counter_fe_reg[0]_i_12_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     6.837 f  U_trigger/delay_counter_fe_reg[0]_i_6/CO[1]
                         net (fo=4, routed)           0.267     7.103    U_trigger/capture_enable_start0
    SLICE_X10Y18         LUT5 (Prop_lut5_I0_O)        0.277     7.380 f  U_trigger/LED_TRIG_OBUF_inst_i_3/O
                         net (fo=5, routed)           1.358     8.738    U_fifo/capture_enable
    SLICE_X9Y5           LUT4 (Prop_lut4_I1_O)        0.105     8.843 f  U_fifo/LED_TRIG_OBUF_inst_i_1/O
                         net (fo=6, routed)           1.012     9.855    U_reg_main/LED_TRIG_OBUF
    SLICE_X11Y16         LUT4 (Prop_lut4_I1_O)        0.126     9.981 r  U_reg_main/input_data[503]_i_1/O
                         net (fo=512, routed)         4.548    14.529    U_pattern_matcher/SR[0]
    SLICE_X32Y47         FDRE                                         r  U_pattern_matcher/input_data_reg[493]/R
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    16.000    16.000 r  
    H13                                               0.000    16.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    16.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    17.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    18.864    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=849, routed)         1.327    20.268    U_pattern_matcher/clk_fe_buf
    SLICE_X32Y47         FDRE                                         r  U_pattern_matcher/input_data_reg[493]/C
                         clock pessimism              0.164    20.433    
                         clock uncertainty           -0.035    20.397    
    SLICE_X32Y47         FDRE (Setup_fdre_C_R)       -0.514    19.883    U_pattern_matcher/input_data_reg[493]
  -------------------------------------------------------------------
                         required time                         19.883    
                         arrival time                         -14.529    
  -------------------------------------------------------------------
                         slack                                  5.354    

Slack (MET) :             5.354ns  (required time - arrival time)
  Source:                 U_trigger/delay_counter_fe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/input_data_reg[501]/R
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (fe_clk rise@16.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        10.060ns  (logic 1.546ns (15.369%)  route 8.514ns (84.631%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.268ns = ( 20.268 - 16.000 ) 
    Source Clock Delay      (SCD):    4.470ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=849, routed)         1.370     4.470    U_trigger/clk_fe_buf
    SLICE_X12Y15         FDRE                                         r  U_trigger/delay_counter_fe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y15         FDRE (Prop_fdre_C_Q)         0.379     4.849 r  U_trigger/delay_counter_fe_reg[0]/Q
                         net (fo=4, routed)           1.329     6.178    U_trigger/out[0]
    SLICE_X10Y16         LUT6 (Prop_lut6_I0_O)        0.105     6.283 r  U_trigger/delay_counter_fe[0]_i_27/O
                         net (fo=1, routed)           0.000     6.283    U_trigger/delay_counter_fe[0]_i_27_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     6.706 r  U_trigger/delay_counter_fe_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.706    U_trigger/delay_counter_fe_reg[0]_i_12_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     6.837 f  U_trigger/delay_counter_fe_reg[0]_i_6/CO[1]
                         net (fo=4, routed)           0.267     7.103    U_trigger/capture_enable_start0
    SLICE_X10Y18         LUT5 (Prop_lut5_I0_O)        0.277     7.380 f  U_trigger/LED_TRIG_OBUF_inst_i_3/O
                         net (fo=5, routed)           1.358     8.738    U_fifo/capture_enable
    SLICE_X9Y5           LUT4 (Prop_lut4_I1_O)        0.105     8.843 f  U_fifo/LED_TRIG_OBUF_inst_i_1/O
                         net (fo=6, routed)           1.012     9.855    U_reg_main/LED_TRIG_OBUF
    SLICE_X11Y16         LUT4 (Prop_lut4_I1_O)        0.126     9.981 r  U_reg_main/input_data[503]_i_1/O
                         net (fo=512, routed)         4.548    14.529    U_pattern_matcher/SR[0]
    SLICE_X32Y47         FDRE                                         r  U_pattern_matcher/input_data_reg[501]/R
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    16.000    16.000 r  
    H13                                               0.000    16.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    16.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    17.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    18.864    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=849, routed)         1.327    20.268    U_pattern_matcher/clk_fe_buf
    SLICE_X32Y47         FDRE                                         r  U_pattern_matcher/input_data_reg[501]/C
                         clock pessimism              0.164    20.433    
                         clock uncertainty           -0.035    20.397    
    SLICE_X32Y47         FDRE (Setup_fdre_C_R)       -0.514    19.883    U_pattern_matcher/input_data_reg[501]
  -------------------------------------------------------------------
                         required time                         19.883    
                         arrival time                         -14.529    
  -------------------------------------------------------------------
                         slack                                  5.354    

Slack (MET) :             5.358ns  (required time - arrival time)
  Source:                 U_trigger/delay_counter_fe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/input_data_reg[477]/R
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (fe_clk rise@16.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        10.056ns  (logic 1.546ns (15.374%)  route 8.510ns (84.626%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.268ns = ( 20.268 - 16.000 ) 
    Source Clock Delay      (SCD):    4.470ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=849, routed)         1.370     4.470    U_trigger/clk_fe_buf
    SLICE_X12Y15         FDRE                                         r  U_trigger/delay_counter_fe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y15         FDRE (Prop_fdre_C_Q)         0.379     4.849 r  U_trigger/delay_counter_fe_reg[0]/Q
                         net (fo=4, routed)           1.329     6.178    U_trigger/out[0]
    SLICE_X10Y16         LUT6 (Prop_lut6_I0_O)        0.105     6.283 r  U_trigger/delay_counter_fe[0]_i_27/O
                         net (fo=1, routed)           0.000     6.283    U_trigger/delay_counter_fe[0]_i_27_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     6.706 r  U_trigger/delay_counter_fe_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.706    U_trigger/delay_counter_fe_reg[0]_i_12_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     6.837 f  U_trigger/delay_counter_fe_reg[0]_i_6/CO[1]
                         net (fo=4, routed)           0.267     7.103    U_trigger/capture_enable_start0
    SLICE_X10Y18         LUT5 (Prop_lut5_I0_O)        0.277     7.380 f  U_trigger/LED_TRIG_OBUF_inst_i_3/O
                         net (fo=5, routed)           1.358     8.738    U_fifo/capture_enable
    SLICE_X9Y5           LUT4 (Prop_lut4_I1_O)        0.105     8.843 f  U_fifo/LED_TRIG_OBUF_inst_i_1/O
                         net (fo=6, routed)           1.012     9.855    U_reg_main/LED_TRIG_OBUF
    SLICE_X11Y16         LUT4 (Prop_lut4_I1_O)        0.126     9.981 r  U_reg_main/input_data[503]_i_1/O
                         net (fo=512, routed)         4.544    14.525    U_pattern_matcher/SR[0]
    SLICE_X33Y47         FDRE                                         r  U_pattern_matcher/input_data_reg[477]/R
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    16.000    16.000 r  
    H13                                               0.000    16.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    16.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    17.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    18.864    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=849, routed)         1.327    20.268    U_pattern_matcher/clk_fe_buf
    SLICE_X33Y47         FDRE                                         r  U_pattern_matcher/input_data_reg[477]/C
                         clock pessimism              0.164    20.433    
                         clock uncertainty           -0.035    20.397    
    SLICE_X33Y47         FDRE (Setup_fdre_C_R)       -0.514    19.883    U_pattern_matcher/input_data_reg[477]
  -------------------------------------------------------------------
                         required time                         19.883    
                         arrival time                         -14.525    
  -------------------------------------------------------------------
                         slack                                  5.358    

Slack (MET) :             5.358ns  (required time - arrival time)
  Source:                 U_trigger/delay_counter_fe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/input_data_reg[484]/R
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (fe_clk rise@16.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        10.056ns  (logic 1.546ns (15.374%)  route 8.510ns (84.626%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.268ns = ( 20.268 - 16.000 ) 
    Source Clock Delay      (SCD):    4.470ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=849, routed)         1.370     4.470    U_trigger/clk_fe_buf
    SLICE_X12Y15         FDRE                                         r  U_trigger/delay_counter_fe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y15         FDRE (Prop_fdre_C_Q)         0.379     4.849 r  U_trigger/delay_counter_fe_reg[0]/Q
                         net (fo=4, routed)           1.329     6.178    U_trigger/out[0]
    SLICE_X10Y16         LUT6 (Prop_lut6_I0_O)        0.105     6.283 r  U_trigger/delay_counter_fe[0]_i_27/O
                         net (fo=1, routed)           0.000     6.283    U_trigger/delay_counter_fe[0]_i_27_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     6.706 r  U_trigger/delay_counter_fe_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.706    U_trigger/delay_counter_fe_reg[0]_i_12_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     6.837 f  U_trigger/delay_counter_fe_reg[0]_i_6/CO[1]
                         net (fo=4, routed)           0.267     7.103    U_trigger/capture_enable_start0
    SLICE_X10Y18         LUT5 (Prop_lut5_I0_O)        0.277     7.380 f  U_trigger/LED_TRIG_OBUF_inst_i_3/O
                         net (fo=5, routed)           1.358     8.738    U_fifo/capture_enable
    SLICE_X9Y5           LUT4 (Prop_lut4_I1_O)        0.105     8.843 f  U_fifo/LED_TRIG_OBUF_inst_i_1/O
                         net (fo=6, routed)           1.012     9.855    U_reg_main/LED_TRIG_OBUF
    SLICE_X11Y16         LUT4 (Prop_lut4_I1_O)        0.126     9.981 r  U_reg_main/input_data[503]_i_1/O
                         net (fo=512, routed)         4.544    14.525    U_pattern_matcher/SR[0]
    SLICE_X33Y47         FDRE                                         r  U_pattern_matcher/input_data_reg[484]/R
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    16.000    16.000 r  
    H13                                               0.000    16.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    16.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    17.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    18.864    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=849, routed)         1.327    20.268    U_pattern_matcher/clk_fe_buf
    SLICE_X33Y47         FDRE                                         r  U_pattern_matcher/input_data_reg[484]/C
                         clock pessimism              0.164    20.433    
                         clock uncertainty           -0.035    20.397    
    SLICE_X33Y47         FDRE (Setup_fdre_C_R)       -0.514    19.883    U_pattern_matcher/input_data_reg[484]
  -------------------------------------------------------------------
                         required time                         19.883    
                         arrival time                         -14.525    
  -------------------------------------------------------------------
                         slack                                  5.358    

Slack (MET) :             5.517ns  (required time - arrival time)
  Source:                 U_trigger/delay_counter_fe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/input_data_reg[483]/R
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (fe_clk rise@16.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        9.826ns  (logic 1.546ns (15.734%)  route 8.280ns (84.266%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.268ns = ( 20.268 - 16.000 ) 
    Source Clock Delay      (SCD):    4.470ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=849, routed)         1.370     4.470    U_trigger/clk_fe_buf
    SLICE_X12Y15         FDRE                                         r  U_trigger/delay_counter_fe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y15         FDRE (Prop_fdre_C_Q)         0.379     4.849 r  U_trigger/delay_counter_fe_reg[0]/Q
                         net (fo=4, routed)           1.329     6.178    U_trigger/out[0]
    SLICE_X10Y16         LUT6 (Prop_lut6_I0_O)        0.105     6.283 r  U_trigger/delay_counter_fe[0]_i_27/O
                         net (fo=1, routed)           0.000     6.283    U_trigger/delay_counter_fe[0]_i_27_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     6.706 r  U_trigger/delay_counter_fe_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.706    U_trigger/delay_counter_fe_reg[0]_i_12_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     6.837 f  U_trigger/delay_counter_fe_reg[0]_i_6/CO[1]
                         net (fo=4, routed)           0.267     7.103    U_trigger/capture_enable_start0
    SLICE_X10Y18         LUT5 (Prop_lut5_I0_O)        0.277     7.380 f  U_trigger/LED_TRIG_OBUF_inst_i_3/O
                         net (fo=5, routed)           1.358     8.738    U_fifo/capture_enable
    SLICE_X9Y5           LUT4 (Prop_lut4_I1_O)        0.105     8.843 f  U_fifo/LED_TRIG_OBUF_inst_i_1/O
                         net (fo=6, routed)           1.012     9.855    U_reg_main/LED_TRIG_OBUF
    SLICE_X11Y16         LUT4 (Prop_lut4_I1_O)        0.126     9.981 r  U_reg_main/input_data[503]_i_1/O
                         net (fo=512, routed)         4.314    14.296    U_pattern_matcher/SR[0]
    SLICE_X34Y48         FDRE                                         r  U_pattern_matcher/input_data_reg[483]/R
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    16.000    16.000 r  
    H13                                               0.000    16.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    16.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    17.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    18.864    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=849, routed)         1.327    20.268    U_pattern_matcher/clk_fe_buf
    SLICE_X34Y48         FDRE                                         r  U_pattern_matcher/input_data_reg[483]/C
                         clock pessimism              0.164    20.433    
                         clock uncertainty           -0.035    20.397    
    SLICE_X34Y48         FDRE (Setup_fdre_C_R)       -0.585    19.812    U_pattern_matcher/input_data_reg[483]
  -------------------------------------------------------------------
                         required time                         19.812    
                         arrival time                         -14.296    
  -------------------------------------------------------------------
                         slack                                  5.517    

Slack (MET) :             5.517ns  (required time - arrival time)
  Source:                 U_trigger/delay_counter_fe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/input_data_reg[486]/R
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (fe_clk rise@16.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        9.826ns  (logic 1.546ns (15.734%)  route 8.280ns (84.266%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.268ns = ( 20.268 - 16.000 ) 
    Source Clock Delay      (SCD):    4.470ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=849, routed)         1.370     4.470    U_trigger/clk_fe_buf
    SLICE_X12Y15         FDRE                                         r  U_trigger/delay_counter_fe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y15         FDRE (Prop_fdre_C_Q)         0.379     4.849 r  U_trigger/delay_counter_fe_reg[0]/Q
                         net (fo=4, routed)           1.329     6.178    U_trigger/out[0]
    SLICE_X10Y16         LUT6 (Prop_lut6_I0_O)        0.105     6.283 r  U_trigger/delay_counter_fe[0]_i_27/O
                         net (fo=1, routed)           0.000     6.283    U_trigger/delay_counter_fe[0]_i_27_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     6.706 r  U_trigger/delay_counter_fe_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.706    U_trigger/delay_counter_fe_reg[0]_i_12_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     6.837 f  U_trigger/delay_counter_fe_reg[0]_i_6/CO[1]
                         net (fo=4, routed)           0.267     7.103    U_trigger/capture_enable_start0
    SLICE_X10Y18         LUT5 (Prop_lut5_I0_O)        0.277     7.380 f  U_trigger/LED_TRIG_OBUF_inst_i_3/O
                         net (fo=5, routed)           1.358     8.738    U_fifo/capture_enable
    SLICE_X9Y5           LUT4 (Prop_lut4_I1_O)        0.105     8.843 f  U_fifo/LED_TRIG_OBUF_inst_i_1/O
                         net (fo=6, routed)           1.012     9.855    U_reg_main/LED_TRIG_OBUF
    SLICE_X11Y16         LUT4 (Prop_lut4_I1_O)        0.126     9.981 r  U_reg_main/input_data[503]_i_1/O
                         net (fo=512, routed)         4.314    14.296    U_pattern_matcher/SR[0]
    SLICE_X34Y48         FDRE                                         r  U_pattern_matcher/input_data_reg[486]/R
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    16.000    16.000 r  
    H13                                               0.000    16.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    16.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    17.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    18.864    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=849, routed)         1.327    20.268    U_pattern_matcher/clk_fe_buf
    SLICE_X34Y48         FDRE                                         r  U_pattern_matcher/input_data_reg[486]/C
                         clock pessimism              0.164    20.433    
                         clock uncertainty           -0.035    20.397    
    SLICE_X34Y48         FDRE (Setup_fdre_C_R)       -0.585    19.812    U_pattern_matcher/input_data_reg[486]
  -------------------------------------------------------------------
                         required time                         19.812    
                         arrival time                         -14.296    
  -------------------------------------------------------------------
                         slack                                  5.517    

Slack (MET) :             5.517ns  (required time - arrival time)
  Source:                 U_trigger/delay_counter_fe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/input_data_reg[487]/R
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (fe_clk rise@16.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        9.826ns  (logic 1.546ns (15.734%)  route 8.280ns (84.266%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.268ns = ( 20.268 - 16.000 ) 
    Source Clock Delay      (SCD):    4.470ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=849, routed)         1.370     4.470    U_trigger/clk_fe_buf
    SLICE_X12Y15         FDRE                                         r  U_trigger/delay_counter_fe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y15         FDRE (Prop_fdre_C_Q)         0.379     4.849 r  U_trigger/delay_counter_fe_reg[0]/Q
                         net (fo=4, routed)           1.329     6.178    U_trigger/out[0]
    SLICE_X10Y16         LUT6 (Prop_lut6_I0_O)        0.105     6.283 r  U_trigger/delay_counter_fe[0]_i_27/O
                         net (fo=1, routed)           0.000     6.283    U_trigger/delay_counter_fe[0]_i_27_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     6.706 r  U_trigger/delay_counter_fe_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.706    U_trigger/delay_counter_fe_reg[0]_i_12_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     6.837 f  U_trigger/delay_counter_fe_reg[0]_i_6/CO[1]
                         net (fo=4, routed)           0.267     7.103    U_trigger/capture_enable_start0
    SLICE_X10Y18         LUT5 (Prop_lut5_I0_O)        0.277     7.380 f  U_trigger/LED_TRIG_OBUF_inst_i_3/O
                         net (fo=5, routed)           1.358     8.738    U_fifo/capture_enable
    SLICE_X9Y5           LUT4 (Prop_lut4_I1_O)        0.105     8.843 f  U_fifo/LED_TRIG_OBUF_inst_i_1/O
                         net (fo=6, routed)           1.012     9.855    U_reg_main/LED_TRIG_OBUF
    SLICE_X11Y16         LUT4 (Prop_lut4_I1_O)        0.126     9.981 r  U_reg_main/input_data[503]_i_1/O
                         net (fo=512, routed)         4.314    14.296    U_pattern_matcher/SR[0]
    SLICE_X34Y48         FDRE                                         r  U_pattern_matcher/input_data_reg[487]/R
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    16.000    16.000 r  
    H13                                               0.000    16.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    16.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    17.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    18.864    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=849, routed)         1.327    20.268    U_pattern_matcher/clk_fe_buf
    SLICE_X34Y48         FDRE                                         r  U_pattern_matcher/input_data_reg[487]/C
                         clock pessimism              0.164    20.433    
                         clock uncertainty           -0.035    20.397    
    SLICE_X34Y48         FDRE (Setup_fdre_C_R)       -0.585    19.812    U_pattern_matcher/input_data_reg[487]
  -------------------------------------------------------------------
                         required time                         19.812    
                         arrival time                         -14.296    
  -------------------------------------------------------------------
                         slack                                  5.517    

Slack (MET) :             5.517ns  (required time - arrival time)
  Source:                 U_trigger/delay_counter_fe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/input_data_reg[494]/R
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (fe_clk rise@16.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        9.826ns  (logic 1.546ns (15.734%)  route 8.280ns (84.266%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.268ns = ( 20.268 - 16.000 ) 
    Source Clock Delay      (SCD):    4.470ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=849, routed)         1.370     4.470    U_trigger/clk_fe_buf
    SLICE_X12Y15         FDRE                                         r  U_trigger/delay_counter_fe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y15         FDRE (Prop_fdre_C_Q)         0.379     4.849 r  U_trigger/delay_counter_fe_reg[0]/Q
                         net (fo=4, routed)           1.329     6.178    U_trigger/out[0]
    SLICE_X10Y16         LUT6 (Prop_lut6_I0_O)        0.105     6.283 r  U_trigger/delay_counter_fe[0]_i_27/O
                         net (fo=1, routed)           0.000     6.283    U_trigger/delay_counter_fe[0]_i_27_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     6.706 r  U_trigger/delay_counter_fe_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.706    U_trigger/delay_counter_fe_reg[0]_i_12_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     6.837 f  U_trigger/delay_counter_fe_reg[0]_i_6/CO[1]
                         net (fo=4, routed)           0.267     7.103    U_trigger/capture_enable_start0
    SLICE_X10Y18         LUT5 (Prop_lut5_I0_O)        0.277     7.380 f  U_trigger/LED_TRIG_OBUF_inst_i_3/O
                         net (fo=5, routed)           1.358     8.738    U_fifo/capture_enable
    SLICE_X9Y5           LUT4 (Prop_lut4_I1_O)        0.105     8.843 f  U_fifo/LED_TRIG_OBUF_inst_i_1/O
                         net (fo=6, routed)           1.012     9.855    U_reg_main/LED_TRIG_OBUF
    SLICE_X11Y16         LUT4 (Prop_lut4_I1_O)        0.126     9.981 r  U_reg_main/input_data[503]_i_1/O
                         net (fo=512, routed)         4.314    14.296    U_pattern_matcher/SR[0]
    SLICE_X34Y48         FDRE                                         r  U_pattern_matcher/input_data_reg[494]/R
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    16.000    16.000 r  
    H13                                               0.000    16.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    16.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    17.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    18.864    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=849, routed)         1.327    20.268    U_pattern_matcher/clk_fe_buf
    SLICE_X34Y48         FDRE                                         r  U_pattern_matcher/input_data_reg[494]/C
                         clock pessimism              0.164    20.433    
                         clock uncertainty           -0.035    20.397    
    SLICE_X34Y48         FDRE (Setup_fdre_C_R)       -0.585    19.812    U_pattern_matcher/input_data_reg[494]
  -------------------------------------------------------------------
                         required time                         19.812    
                         arrival time                         -14.296    
  -------------------------------------------------------------------
                         slack                                  5.517    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 U_pattern_matcher/input_data_reg[248]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/input_data_reg[256]/D
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.128ns (34.733%)  route 0.241ns (65.267%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_fe_buf_BUFG_inst/O
                         net (fo=849, routed)         0.565     1.424    U_pattern_matcher/clk_fe_buf
    SLICE_X15Y45         FDRE                                         r  U_pattern_matcher/input_data_reg[248]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y45         FDRE (Prop_fdre_C_Q)         0.128     1.552 r  U_pattern_matcher/input_data_reg[248]/Q
                         net (fo=2, routed)           0.241     1.792    U_pattern_matcher/input_data[248]
    SLICE_X18Y42         FDRE                                         r  U_pattern_matcher/input_data_reg[256]/D
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_fe_buf_BUFG_inst/O
                         net (fo=849, routed)         0.830     1.932    U_pattern_matcher/clk_fe_buf
    SLICE_X18Y42         FDRE                                         r  U_pattern_matcher/input_data_reg[256]/C
                         clock pessimism             -0.248     1.684    
    SLICE_X18Y42         FDRE (Hold_fdre_C_D)         0.006     1.690    U_pattern_matcher/input_data_reg[256]
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 U_trigger/U_match_cdc/ack_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_trigger/U_match_cdc/ack_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.930ns
    Source Clock Delay      (SCD):    1.419ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_fe_buf_BUFG_inst/O
                         net (fo=849, routed)         0.560     1.419    U_trigger/U_match_cdc/clk_fe_buf
    SLICE_X13Y16         FDRE                                         r  U_trigger/U_match_cdc/ack_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y16         FDRE (Prop_fdre_C_Q)         0.141     1.560 r  U_trigger/U_match_cdc/ack_pipe_reg[0]/Q
                         net (fo=1, routed)           0.055     1.615    U_trigger/U_match_cdc/ack_pipe[0]
    SLICE_X13Y16         FDRE                                         r  U_trigger/U_match_cdc/ack_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_fe_buf_BUFG_inst/O
                         net (fo=849, routed)         0.828     1.930    U_trigger/U_match_cdc/clk_fe_buf
    SLICE_X13Y16         FDRE                                         r  U_trigger/U_match_cdc/ack_pipe_reg[1]/C
                         clock pessimism             -0.511     1.419    
    SLICE_X13Y16         FDRE (Hold_fdre_C_D)         0.075     1.494    U_trigger/U_match_cdc/ack_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.494    
                         arrival time                           1.615    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.843%)  route 0.064ns (31.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    1.453ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_fe_buf_BUFG_inst/O
                         net (fo=849, routed)         0.594     1.453    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X36Y1          FDPE                                         r  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y1          FDPE (Prop_fdpe_C_Q)         0.141     1.594 r  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg1_reg/Q
                         net (fo=1, routed)           0.064     1.658    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg1
    SLICE_X36Y1          FDPE                                         r  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_fe_buf_BUFG_inst/O
                         net (fo=849, routed)         0.865     1.967    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X36Y1          FDPE                                         r  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
                         clock pessimism             -0.514     1.453    
    SLICE_X36Y1          FDPE (Hold_fdpe_C_D)         0.075     1.528    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.658    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 U_pattern_matcher/input_data_reg[191]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/input_data_reg[199]/D
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.148ns (36.011%)  route 0.263ns (63.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.934ns
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_fe_buf_BUFG_inst/O
                         net (fo=849, routed)         0.559     1.418    U_pattern_matcher/clk_fe_buf
    SLICE_X18Y37         FDRE                                         r  U_pattern_matcher/input_data_reg[191]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y37         FDRE (Prop_fdre_C_Q)         0.148     1.566 r  U_pattern_matcher/input_data_reg[191]/Q
                         net (fo=2, routed)           0.263     1.829    U_pattern_matcher/input_data[191]
    SLICE_X16Y40         FDRE                                         r  U_pattern_matcher/input_data_reg[199]/D
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_fe_buf_BUFG_inst/O
                         net (fo=849, routed)         0.832     1.934    U_pattern_matcher/clk_fe_buf
    SLICE_X16Y40         FDRE                                         r  U_pattern_matcher/input_data_reg[199]/C
                         clock pessimism             -0.248     1.686    
    SLICE_X16Y40         FDRE (Hold_fdre_C_D)         0.012     1.698    U_pattern_matcher/input_data_reg[199]
  -------------------------------------------------------------------
                         required time                         -1.698    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 U_pattern_matcher/input_data_reg[452]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/input_data_reg[460]/D
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.314%)  route 0.068ns (32.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_fe_buf_BUFG_inst/O
                         net (fo=849, routed)         0.593     1.452    U_pattern_matcher/clk_fe_buf
    SLICE_X36Y44         FDRE                                         r  U_pattern_matcher/input_data_reg[452]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.141     1.593 r  U_pattern_matcher/input_data_reg[452]/Q
                         net (fo=2, routed)           0.068     1.661    U_pattern_matcher/input_data[452]
    SLICE_X36Y44         FDRE                                         r  U_pattern_matcher/input_data_reg[460]/D
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_fe_buf_BUFG_inst/O
                         net (fo=849, routed)         0.864     1.966    U_pattern_matcher/clk_fe_buf
    SLICE_X36Y44         FDRE                                         r  U_pattern_matcher/input_data_reg[460]/C
                         clock pessimism             -0.514     1.452    
    SLICE_X36Y44         FDRE (Hold_fdre_C_D)         0.076     1.528    U_pattern_matcher/input_data_reg[460]
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.661    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 U_pattern_matcher/input_data_reg[453]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/input_data_reg[461]/D
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.141ns (66.509%)  route 0.071ns (33.491%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_fe_buf_BUFG_inst/O
                         net (fo=849, routed)         0.593     1.452    U_pattern_matcher/clk_fe_buf
    SLICE_X36Y44         FDRE                                         r  U_pattern_matcher/input_data_reg[453]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.141     1.593 r  U_pattern_matcher/input_data_reg[453]/Q
                         net (fo=2, routed)           0.071     1.664    U_pattern_matcher/input_data[453]
    SLICE_X36Y44         FDRE                                         r  U_pattern_matcher/input_data_reg[461]/D
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_fe_buf_BUFG_inst/O
                         net (fo=849, routed)         0.864     1.966    U_pattern_matcher/clk_fe_buf
    SLICE_X36Y44         FDRE                                         r  U_pattern_matcher/input_data_reg[461]/C
                         clock pessimism             -0.514     1.452    
    SLICE_X36Y44         FDRE (Hold_fdre_C_D)         0.078     1.530    U_pattern_matcher/input_data_reg[461]
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.664    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 U_reg_usb/U_stat_update_cdc/dst_req_r_reg/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_reg_usb/U_stat_update_cdc/dst_pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.762%)  route 0.053ns (22.238%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_fe_buf_BUFG_inst/O
                         net (fo=849, routed)         0.569     1.428    U_reg_usb/U_stat_update_cdc/clk_fe_buf
    SLICE_X0Y9           FDRE                                         r  U_reg_usb/U_stat_update_cdc/dst_req_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDRE (Prop_fdre_C_Q)         0.141     1.569 f  U_reg_usb/U_stat_update_cdc/dst_req_r_reg/Q
                         net (fo=1, routed)           0.053     1.622    U_reg_usb/U_stat_update_cdc/dst_req_r
    SLICE_X1Y9           LUT2 (Prop_lut2_I1_O)        0.045     1.667 r  U_reg_usb/U_stat_update_cdc/dst_pulse_i_1__0/O
                         net (fo=1, routed)           0.000     1.667    U_reg_usb/U_stat_update_cdc/dst_pulse0
    SLICE_X1Y9           FDRE                                         r  U_reg_usb/U_stat_update_cdc/dst_pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_fe_buf_BUFG_inst/O
                         net (fo=849, routed)         0.838     1.940    U_reg_usb/U_stat_update_cdc/clk_fe_buf
    SLICE_X1Y9           FDRE                                         r  U_reg_usb/U_stat_update_cdc/dst_pulse_reg/C
                         clock pessimism             -0.499     1.441    
    SLICE_X1Y9           FDRE (Hold_fdre_C_D)         0.091     1.532    U_reg_usb/U_stat_update_cdc/dst_pulse_reg
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.667    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 U_pattern_matcher/input_data_reg[465]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/input_data_reg[473]/D
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.141ns (65.158%)  route 0.075ns (34.842%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_fe_buf_BUFG_inst/O
                         net (fo=849, routed)         0.593     1.452    U_pattern_matcher/clk_fe_buf
    SLICE_X36Y45         FDRE                                         r  U_pattern_matcher/input_data_reg[465]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.141     1.593 r  U_pattern_matcher/input_data_reg[465]/Q
                         net (fo=2, routed)           0.075     1.668    U_pattern_matcher/input_data[465]
    SLICE_X36Y45         FDRE                                         r  U_pattern_matcher/input_data_reg[473]/D
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_fe_buf_BUFG_inst/O
                         net (fo=849, routed)         0.864     1.966    U_pattern_matcher/clk_fe_buf
    SLICE_X36Y45         FDRE                                         r  U_pattern_matcher/input_data_reg[473]/C
                         clock pessimism             -0.514     1.452    
    SLICE_X36Y45         FDRE (Hold_fdre_C_D)         0.075     1.527    U_pattern_matcher/input_data_reg[473]
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.668    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 U_pattern_matcher/input_data_reg[216]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/input_data_reg[224]/D
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.018%)  route 0.102ns (41.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_fe_buf_BUFG_inst/O
                         net (fo=849, routed)         0.565     1.424    U_pattern_matcher/clk_fe_buf
    SLICE_X15Y45         FDRE                                         r  U_pattern_matcher/input_data_reg[216]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y45         FDRE (Prop_fdre_C_Q)         0.141     1.565 r  U_pattern_matcher/input_data_reg[216]/Q
                         net (fo=2, routed)           0.102     1.667    U_pattern_matcher/input_data[216]
    SLICE_X14Y45         FDRE                                         r  U_pattern_matcher/input_data_reg[224]/D
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_fe_buf_BUFG_inst/O
                         net (fo=849, routed)         0.835     1.937    U_pattern_matcher/clk_fe_buf
    SLICE_X14Y45         FDRE                                         r  U_pattern_matcher/input_data_reg[224]/C
                         clock pessimism             -0.500     1.437    
    SLICE_X14Y45         FDRE (Hold_fdre_C_D)         0.085     1.522    U_pattern_matcher/input_data_reg[224]
  -------------------------------------------------------------------
                         required time                         -1.522    
                         arrival time                           1.667    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 U_pattern_matcher/input_data_reg[251]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/input_data_reg[259]/D
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.141ns (30.769%)  route 0.317ns (69.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.425ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_fe_buf_BUFG_inst/O
                         net (fo=849, routed)         0.566     1.425    U_pattern_matcher/clk_fe_buf
    SLICE_X8Y45          FDRE                                         r  U_pattern_matcher/input_data_reg[251]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y45          FDRE (Prop_fdre_C_Q)         0.141     1.566 r  U_pattern_matcher/input_data_reg[251]/Q
                         net (fo=2, routed)           0.317     1.883    U_pattern_matcher/input_data[251]
    SLICE_X18Y42         FDRE                                         r  U_pattern_matcher/input_data_reg[259]/D
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_fe_buf_BUFG_inst/O
                         net (fo=849, routed)         0.830     1.932    U_pattern_matcher/clk_fe_buf
    SLICE_X18Y42         FDRE                                         r  U_pattern_matcher/input_data_reg[259]/C
                         clock pessimism             -0.248     1.684    
    SLICE_X18Y42         FDRE (Hold_fdre_C_D)         0.052     1.736    U_pattern_matcher/input_data_reg[259]
  -------------------------------------------------------------------
                         required time                         -1.736    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.147    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         fe_clk
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { fe_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     FIFO36E1/WRCLK     n/a            2.170         16.000      13.830     RAMB36_X0Y0      U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[1].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
Min Period        n/a     BUFG/I             n/a            1.592         16.000      14.408     BUFGCTRL_X0Y4    U_trigger_clock/inst/clkin1_bufg/I
Min Period        n/a     BUFG/I             n/a            1.592         16.000      14.408     BUFGCTRL_X0Y0    clk_fe_buf_BUFG_inst/I
Min Period        n/a     ODDR/C             n/a            1.474         16.000      14.526     OLOGIC_X1Y39     U_cw_clk/C
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         16.000      15.000     SLICE_X2Y2       U_fifo/U_reset_sync_cdc/dst_pulse_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         16.000      15.000     SLICE_X2Y2       U_fifo/U_reset_sync_cdc/dst_req_r_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         16.000      15.000     SLICE_X2Y2       U_fifo/U_reset_sync_cdc/dst_req_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         16.000      15.000     SLICE_X2Y2       U_fifo/U_reset_sync_cdc/req_pipe_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         16.000      15.000     SLICE_X2Y2       U_fifo/U_reset_sync_cdc/req_pipe_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       16.000      84.000     MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.854         8.000       7.146      SLICE_X34Y1      U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.854         8.000       7.146      SLICE_X34Y1      U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/CLK
Low Pulse Width   Fast    FDRE/C             n/a            0.500         8.000       7.500      SLICE_X2Y2       U_fifo/U_reset_sync_cdc/dst_pulse_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         8.000       7.500      SLICE_X2Y2       U_fifo/U_reset_sync_cdc/dst_req_r_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         8.000       7.500      SLICE_X2Y2       U_fifo/U_reset_sync_cdc/dst_req_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         8.000       7.500      SLICE_X2Y2       U_fifo/U_reset_sync_cdc/req_pipe_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         8.000       7.500      SLICE_X2Y2       U_fifo/U_reset_sync_cdc/req_pipe_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         8.000       7.500      SLICE_X37Y47     U_pattern_matcher/input_data_reg[474]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    SRL16E/CLK         n/a            0.854         8.000       7.146      SLICE_X34Y1      U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.854         8.000       7.146      SLICE_X34Y1      U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/CLK
High Pulse Width  Slow    FDRE/C             n/a            0.500         8.000       7.500      SLICE_X2Y2       U_fifo/U_reset_sync_cdc/dst_pulse_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         8.000       7.500      SLICE_X2Y2       U_fifo/U_reset_sync_cdc/dst_req_r_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         8.000       7.500      SLICE_X2Y2       U_fifo/U_reset_sync_cdc/dst_req_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         8.000       7.500      SLICE_X2Y2       U_fifo/U_reset_sync_cdc/req_pipe_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         8.000       7.500      SLICE_X2Y2       U_fifo/U_reset_sync_cdc/req_pipe_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         8.000       7.500      SLICE_X11Y2      U_fifo/fifo_overflow_blocked_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       14.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { U_trigger_clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         16.000      14.408     BUFGCTRL_X0Y3    U_trigger_clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       16.000      84.000     MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       16.000      197.360    MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  trigger_clk
  To Clock:  trigger_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.432ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.432ns  (required time - arrival time)
  Source:                 U_trigger/trigger_delay_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/trigger_delay_index_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (trigger_clk rise@4.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        3.487ns  (logic 1.714ns (49.153%)  route 1.773ns (50.847%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.202ns = ( 8.202 - 4.000 ) 
    Source Clock Delay      (SCD):    4.468ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.330     4.430    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773     1.657 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.362     3.019    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        1.368     4.468    U_trigger/clk_out1
    SLICE_X29Y8          FDSE                                         r  U_trigger/trigger_delay_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y8          FDSE (Prop_fdse_C_Q)         0.379     4.847 r  U_trigger/trigger_delay_reg[3]/Q
                         net (fo=2, routed)           0.833     5.680    U_trigger/trigger_delay__0[3]
    SLICE_X24Y5          LUT4 (Prop_lut4_I2_O)        0.105     5.785 r  U_trigger/FSM_onehot_state[2]_i_45/O
                         net (fo=1, routed)           0.000     5.785    U_trigger/FSM_onehot_state[2]_i_45_n_0
    SLICE_X24Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.229 r  U_trigger/FSM_onehot_state_reg[2]_i_22/CO[3]
                         net (fo=1, routed)           0.000     6.229    U_trigger/FSM_onehot_state_reg[2]_i_22_n_0
    SLICE_X24Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.329 r  U_trigger/FSM_onehot_state_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.329    U_trigger/FSM_onehot_state_reg[2]_i_8_n_0
    SLICE_X24Y7          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     6.460 r  U_trigger/FSM_onehot_state_reg[2]_i_3/CO[1]
                         net (fo=23, routed)          0.466     6.926    U_trigger/state22_in
    SLICE_X25Y7          LUT2 (Prop_lut2_I0_O)        0.280     7.206 r  U_trigger/trigger_delay_index[1]_i_2/O
                         net (fo=2, routed)           0.474     7.680    U_trigger/state1
    SLICE_X25Y7          LUT6 (Prop_lut6_I2_O)        0.275     7.955 r  U_trigger/trigger_delay_index[1]_i_1/O
                         net (fo=1, routed)           0.000     7.955    U_trigger/trigger_delay_index[1]_i_1_n_0
    SLICE_X25Y7          FDRE                                         r  U_trigger/trigger_delay_index_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      4.000     4.000 r  
    H13                                               0.000     4.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     4.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323     5.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541     6.864    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.227     8.168    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598     5.570 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.294     6.864    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        1.261     8.202    U_trigger/clk_out1
    SLICE_X25Y7          FDRE                                         r  U_trigger/trigger_delay_index_reg[1]/C
                         clock pessimism              0.224     8.427    
                         clock uncertainty           -0.069     8.357    
    SLICE_X25Y7          FDRE (Setup_fdre_C_D)        0.030     8.387    U_trigger/trigger_delay_index_reg[1]
  -------------------------------------------------------------------
                         required time                          8.387    
                         arrival time                          -7.955    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.451ns  (required time - arrival time)
  Source:                 U_trigger/trigger_delay_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/FSM_onehot_state_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (trigger_clk rise@4.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        3.263ns  (logic 1.436ns (44.008%)  route 1.827ns (55.992%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.195ns = ( 8.195 - 4.000 ) 
    Source Clock Delay      (SCD):    4.468ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.330     4.430    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773     1.657 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.362     3.019    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        1.368     4.468    U_trigger/clk_out1
    SLICE_X29Y8          FDSE                                         r  U_trigger/trigger_delay_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y8          FDSE (Prop_fdse_C_Q)         0.379     4.847 r  U_trigger/trigger_delay_reg[3]/Q
                         net (fo=2, routed)           0.833     5.680    U_trigger/trigger_delay__0[3]
    SLICE_X24Y5          LUT4 (Prop_lut4_I2_O)        0.105     5.785 r  U_trigger/FSM_onehot_state[2]_i_45/O
                         net (fo=1, routed)           0.000     5.785    U_trigger/FSM_onehot_state[2]_i_45_n_0
    SLICE_X24Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.229 r  U_trigger/FSM_onehot_state_reg[2]_i_22/CO[3]
                         net (fo=1, routed)           0.000     6.229    U_trigger/FSM_onehot_state_reg[2]_i_22_n_0
    SLICE_X24Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.329 r  U_trigger/FSM_onehot_state_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.329    U_trigger/FSM_onehot_state_reg[2]_i_8_n_0
    SLICE_X24Y7          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     6.460 f  U_trigger/FSM_onehot_state_reg[2]_i_3/CO[1]
                         net (fo=23, routed)          0.717     7.177    U_trigger/state22_in
    SLICE_X20Y7          LUT6 (Prop_lut6_I5_O)        0.277     7.454 r  U_trigger/FSM_onehot_state[2]_i_1/O
                         net (fo=4, routed)           0.277     7.731    U_trigger/FSM_onehot_state[2]_i_1_n_0
    SLICE_X19Y8          FDSE                                         r  U_trigger/FSM_onehot_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      4.000     4.000 r  
    H13                                               0.000     4.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     4.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323     5.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541     6.864    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.227     8.168    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598     5.570 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.294     6.864    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        1.254     8.195    U_trigger/clk_out1
    SLICE_X19Y8          FDSE                                         r  U_trigger/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.224     8.420    
                         clock uncertainty           -0.069     8.350    
    SLICE_X19Y8          FDSE (Setup_fdse_C_CE)      -0.168     8.182    U_trigger/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                          8.182    
                         arrival time                          -7.731    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.451ns  (required time - arrival time)
  Source:                 U_trigger/trigger_delay_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/FSM_onehot_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (trigger_clk rise@4.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        3.263ns  (logic 1.436ns (44.008%)  route 1.827ns (55.992%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.195ns = ( 8.195 - 4.000 ) 
    Source Clock Delay      (SCD):    4.468ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.330     4.430    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773     1.657 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.362     3.019    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        1.368     4.468    U_trigger/clk_out1
    SLICE_X29Y8          FDSE                                         r  U_trigger/trigger_delay_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y8          FDSE (Prop_fdse_C_Q)         0.379     4.847 r  U_trigger/trigger_delay_reg[3]/Q
                         net (fo=2, routed)           0.833     5.680    U_trigger/trigger_delay__0[3]
    SLICE_X24Y5          LUT4 (Prop_lut4_I2_O)        0.105     5.785 r  U_trigger/FSM_onehot_state[2]_i_45/O
                         net (fo=1, routed)           0.000     5.785    U_trigger/FSM_onehot_state[2]_i_45_n_0
    SLICE_X24Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.229 r  U_trigger/FSM_onehot_state_reg[2]_i_22/CO[3]
                         net (fo=1, routed)           0.000     6.229    U_trigger/FSM_onehot_state_reg[2]_i_22_n_0
    SLICE_X24Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.329 r  U_trigger/FSM_onehot_state_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.329    U_trigger/FSM_onehot_state_reg[2]_i_8_n_0
    SLICE_X24Y7          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     6.460 f  U_trigger/FSM_onehot_state_reg[2]_i_3/CO[1]
                         net (fo=23, routed)          0.717     7.177    U_trigger/state22_in
    SLICE_X20Y7          LUT6 (Prop_lut6_I5_O)        0.277     7.454 r  U_trigger/FSM_onehot_state[2]_i_1/O
                         net (fo=4, routed)           0.277     7.731    U_trigger/FSM_onehot_state[2]_i_1_n_0
    SLICE_X19Y8          FDRE                                         r  U_trigger/FSM_onehot_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      4.000     4.000 r  
    H13                                               0.000     4.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     4.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323     5.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541     6.864    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.227     8.168    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598     5.570 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.294     6.864    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        1.254     8.195    U_trigger/clk_out1
    SLICE_X19Y8          FDRE                                         r  U_trigger/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.224     8.420    
                         clock uncertainty           -0.069     8.350    
    SLICE_X19Y8          FDRE (Setup_fdre_C_CE)      -0.168     8.182    U_trigger/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                          8.182    
                         arrival time                          -7.731    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.529ns  (required time - arrival time)
  Source:                 U_trigger/num_triggers_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/delay_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (trigger_clk rise@4.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        3.366ns  (logic 1.301ns (38.656%)  route 2.065ns (61.344%))
  Logic Levels:           6  (CARRY4=4 LUT6=2)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.201ns = ( 8.201 - 4.000 ) 
    Source Clock Delay      (SCD):    4.476ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.330     4.430    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773     1.657 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.362     3.019    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        1.376     4.476    U_trigger/clk_out1
    SLICE_X13Y8          FDRE                                         r  U_trigger/num_triggers_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y8          FDRE (Prop_fdre_C_Q)         0.379     4.855 r  U_trigger/num_triggers_r_reg[2]/Q
                         net (fo=30, routed)          0.851     5.706    U_trigger/num_triggers_r[2]
    SLICE_X14Y6          LUT6 (Prop_lut6_I1_O)        0.105     5.811 r  U_trigger/FSM_onehot_state[1]_i_32/O
                         net (fo=1, routed)           0.286     6.097    U_trigger/FSM_onehot_state[1]_i_32_n_0
    SLICE_X15Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418     6.515 r  U_trigger/FSM_onehot_state_reg[1]_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.515    U_trigger/FSM_onehot_state_reg[1]_i_21_n_0
    SLICE_X15Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.613 r  U_trigger/FSM_onehot_state_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.613    U_trigger/FSM_onehot_state_reg[1]_i_12_n_0
    SLICE_X15Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.711 r  U_trigger/FSM_onehot_state_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.711    U_trigger/FSM_onehot_state_reg[1]_i_3_n_0
    SLICE_X15Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.809 r  U_trigger/FSM_onehot_state_reg[1]_i_2/CO[3]
                         net (fo=7, routed)           0.928     7.736    U_trigger/FSM_onehot_state_reg[1]_i_2_n_0
    SLICE_X22Y6          LUT6 (Prop_lut6_I4_O)        0.105     7.841 r  U_trigger/delay_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     7.841    U_trigger/delay_counter[0]_i_1_n_0
    SLICE_X22Y6          FDRE                                         r  U_trigger/delay_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      4.000     4.000 r  
    H13                                               0.000     4.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     4.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323     5.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541     6.864    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.227     8.168    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598     5.570 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.294     6.864    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        1.260     8.201    U_trigger/clk_out1
    SLICE_X22Y6          FDRE                                         r  U_trigger/delay_counter_reg[0]/C
                         clock pessimism              0.164     8.366    
                         clock uncertainty           -0.069     8.296    
    SLICE_X22Y6          FDRE (Setup_fdre_C_D)        0.074     8.370    U_trigger/delay_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          8.370    
                         arrival time                          -7.841    
  -------------------------------------------------------------------
                         slack                                  0.529    

Slack (MET) :             0.554ns  (required time - arrival time)
  Source:                 U_trigger/trigger_width_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/trigger_index_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (trigger_clk rise@4.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        3.111ns  (logic 1.402ns (45.072%)  route 1.709ns (54.927%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.205ns = ( 8.205 - 4.000 ) 
    Source Clock Delay      (SCD):    4.468ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.330     4.430    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773     1.657 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.362     3.019    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        1.368     4.468    U_trigger/clk_out1
    SLICE_X22Y7          FDRE                                         r  U_trigger/trigger_width_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y7          FDRE (Prop_fdre_C_Q)         0.433     4.901 r  U_trigger/trigger_width_reg[10]/Q
                         net (fo=2, routed)           0.899     5.800    U_trigger/trigger_width__0[10]
    SLICE_X21Y6          LUT4 (Prop_lut4_I0_O)        0.105     5.905 r  U_trigger/FSM_onehot_state[2]_i_20/O
                         net (fo=1, routed)           0.000     5.905    U_trigger/FSM_onehot_state[2]_i_20_n_0
    SLICE_X21Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.362 r  U_trigger/FSM_onehot_state_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.362    U_trigger/FSM_onehot_state_reg[2]_i_4_n_0
    SLICE_X21Y7          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.494 f  U_trigger/FSM_onehot_state_reg[2]_i_2/CO[1]
                         net (fo=22, routed)          0.415     6.908    U_trigger/U_match_cdc/trigger_index_reg[3][0]
    SLICE_X19Y8          LUT6 (Prop_lut6_I1_O)        0.275     7.183 r  U_trigger/U_match_cdc/trigger_index[3]_i_2/O
                         net (fo=4, routed)           0.395     7.578    U_trigger/U_match_cdc_n_2
    SLICE_X17Y7          FDRE                                         r  U_trigger/trigger_index_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      4.000     4.000 r  
    H13                                               0.000     4.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     4.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323     5.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541     6.864    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.227     8.168    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598     5.570 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.294     6.864    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        1.264     8.205    U_trigger/clk_out1
    SLICE_X17Y7          FDRE                                         r  U_trigger/trigger_index_reg[2]/C
                         clock pessimism              0.164     8.370    
                         clock uncertainty           -0.069     8.300    
    SLICE_X17Y7          FDRE (Setup_fdre_C_CE)      -0.168     8.132    U_trigger/trigger_index_reg[2]
  -------------------------------------------------------------------
                         required time                          8.132    
                         arrival time                          -7.578    
  -------------------------------------------------------------------
                         slack                                  0.554    

Slack (MET) :             0.554ns  (required time - arrival time)
  Source:                 U_trigger/trigger_width_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/trigger_index_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (trigger_clk rise@4.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        3.111ns  (logic 1.402ns (45.072%)  route 1.709ns (54.927%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.205ns = ( 8.205 - 4.000 ) 
    Source Clock Delay      (SCD):    4.468ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.330     4.430    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773     1.657 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.362     3.019    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        1.368     4.468    U_trigger/clk_out1
    SLICE_X22Y7          FDRE                                         r  U_trigger/trigger_width_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y7          FDRE (Prop_fdre_C_Q)         0.433     4.901 r  U_trigger/trigger_width_reg[10]/Q
                         net (fo=2, routed)           0.899     5.800    U_trigger/trigger_width__0[10]
    SLICE_X21Y6          LUT4 (Prop_lut4_I0_O)        0.105     5.905 r  U_trigger/FSM_onehot_state[2]_i_20/O
                         net (fo=1, routed)           0.000     5.905    U_trigger/FSM_onehot_state[2]_i_20_n_0
    SLICE_X21Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.362 r  U_trigger/FSM_onehot_state_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.362    U_trigger/FSM_onehot_state_reg[2]_i_4_n_0
    SLICE_X21Y7          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.494 f  U_trigger/FSM_onehot_state_reg[2]_i_2/CO[1]
                         net (fo=22, routed)          0.415     6.908    U_trigger/U_match_cdc/trigger_index_reg[3][0]
    SLICE_X19Y8          LUT6 (Prop_lut6_I1_O)        0.275     7.183 r  U_trigger/U_match_cdc/trigger_index[3]_i_2/O
                         net (fo=4, routed)           0.395     7.578    U_trigger/U_match_cdc_n_2
    SLICE_X17Y7          FDRE                                         r  U_trigger/trigger_index_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      4.000     4.000 r  
    H13                                               0.000     4.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     4.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323     5.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541     6.864    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.227     8.168    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598     5.570 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.294     6.864    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        1.264     8.205    U_trigger/clk_out1
    SLICE_X17Y7          FDRE                                         r  U_trigger/trigger_index_reg[3]/C
                         clock pessimism              0.164     8.370    
                         clock uncertainty           -0.069     8.300    
    SLICE_X17Y7          FDRE (Setup_fdre_C_CE)      -0.168     8.132    U_trigger/trigger_index_reg[3]
  -------------------------------------------------------------------
                         required time                          8.132    
                         arrival time                          -7.578    
  -------------------------------------------------------------------
                         slack                                  0.554    

Slack (MET) :             0.562ns  (required time - arrival time)
  Source:                 U_trigger/trigger_width_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/trigger_index_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (trigger_clk rise@4.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        3.101ns  (logic 1.402ns (45.205%)  route 1.699ns (54.795%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.204ns = ( 8.204 - 4.000 ) 
    Source Clock Delay      (SCD):    4.468ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.330     4.430    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773     1.657 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.362     3.019    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        1.368     4.468    U_trigger/clk_out1
    SLICE_X22Y7          FDRE                                         r  U_trigger/trigger_width_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y7          FDRE (Prop_fdre_C_Q)         0.433     4.901 r  U_trigger/trigger_width_reg[10]/Q
                         net (fo=2, routed)           0.899     5.800    U_trigger/trigger_width__0[10]
    SLICE_X21Y6          LUT4 (Prop_lut4_I0_O)        0.105     5.905 r  U_trigger/FSM_onehot_state[2]_i_20/O
                         net (fo=1, routed)           0.000     5.905    U_trigger/FSM_onehot_state[2]_i_20_n_0
    SLICE_X21Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.362 r  U_trigger/FSM_onehot_state_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.362    U_trigger/FSM_onehot_state_reg[2]_i_4_n_0
    SLICE_X21Y7          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.494 f  U_trigger/FSM_onehot_state_reg[2]_i_2/CO[1]
                         net (fo=22, routed)          0.415     6.908    U_trigger/U_match_cdc/trigger_index_reg[3][0]
    SLICE_X19Y8          LUT6 (Prop_lut6_I1_O)        0.275     7.183 r  U_trigger/U_match_cdc/trigger_index[3]_i_2/O
                         net (fo=4, routed)           0.386     7.569    U_trigger/U_match_cdc_n_2
    SLICE_X17Y8          FDRE                                         r  U_trigger/trigger_index_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      4.000     4.000 r  
    H13                                               0.000     4.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     4.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323     5.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541     6.864    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.227     8.168    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598     5.570 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.294     6.864    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        1.263     8.204    U_trigger/clk_out1
    SLICE_X17Y8          FDRE                                         r  U_trigger/trigger_index_reg[0]/C
                         clock pessimism              0.164     8.369    
                         clock uncertainty           -0.069     8.299    
    SLICE_X17Y8          FDRE (Setup_fdre_C_CE)      -0.168     8.131    U_trigger/trigger_index_reg[0]
  -------------------------------------------------------------------
                         required time                          8.131    
                         arrival time                          -7.569    
  -------------------------------------------------------------------
                         slack                                  0.562    

Slack (MET) :             0.562ns  (required time - arrival time)
  Source:                 U_trigger/trigger_width_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/trigger_index_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (trigger_clk rise@4.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        3.101ns  (logic 1.402ns (45.205%)  route 1.699ns (54.795%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.204ns = ( 8.204 - 4.000 ) 
    Source Clock Delay      (SCD):    4.468ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.330     4.430    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773     1.657 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.362     3.019    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        1.368     4.468    U_trigger/clk_out1
    SLICE_X22Y7          FDRE                                         r  U_trigger/trigger_width_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y7          FDRE (Prop_fdre_C_Q)         0.433     4.901 r  U_trigger/trigger_width_reg[10]/Q
                         net (fo=2, routed)           0.899     5.800    U_trigger/trigger_width__0[10]
    SLICE_X21Y6          LUT4 (Prop_lut4_I0_O)        0.105     5.905 r  U_trigger/FSM_onehot_state[2]_i_20/O
                         net (fo=1, routed)           0.000     5.905    U_trigger/FSM_onehot_state[2]_i_20_n_0
    SLICE_X21Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.362 r  U_trigger/FSM_onehot_state_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.362    U_trigger/FSM_onehot_state_reg[2]_i_4_n_0
    SLICE_X21Y7          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.494 f  U_trigger/FSM_onehot_state_reg[2]_i_2/CO[1]
                         net (fo=22, routed)          0.415     6.908    U_trigger/U_match_cdc/trigger_index_reg[3][0]
    SLICE_X19Y8          LUT6 (Prop_lut6_I1_O)        0.275     7.183 r  U_trigger/U_match_cdc/trigger_index[3]_i_2/O
                         net (fo=4, routed)           0.386     7.569    U_trigger/U_match_cdc_n_2
    SLICE_X17Y8          FDRE                                         r  U_trigger/trigger_index_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      4.000     4.000 r  
    H13                                               0.000     4.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     4.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323     5.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541     6.864    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.227     8.168    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598     5.570 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.294     6.864    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        1.263     8.204    U_trigger/clk_out1
    SLICE_X17Y8          FDRE                                         r  U_trigger/trigger_index_reg[1]/C
                         clock pessimism              0.164     8.369    
                         clock uncertainty           -0.069     8.299    
    SLICE_X17Y8          FDRE (Setup_fdre_C_CE)      -0.168     8.131    U_trigger/trigger_index_reg[1]
  -------------------------------------------------------------------
                         required time                          8.131    
                         arrival time                          -7.569    
  -------------------------------------------------------------------
                         slack                                  0.562    

Slack (MET) :             0.567ns  (required time - arrival time)
  Source:                 U_trigger/num_triggers_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (trigger_clk rise@4.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        3.277ns  (logic 1.301ns (39.697%)  route 1.976ns (60.303%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.195ns = ( 8.195 - 4.000 ) 
    Source Clock Delay      (SCD):    4.476ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.330     4.430    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773     1.657 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.362     3.019    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        1.376     4.476    U_trigger/clk_out1
    SLICE_X13Y8          FDRE                                         r  U_trigger/num_triggers_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y8          FDRE (Prop_fdre_C_Q)         0.379     4.855 r  U_trigger/num_triggers_r_reg[2]/Q
                         net (fo=30, routed)          0.851     5.706    U_trigger/num_triggers_r[2]
    SLICE_X14Y6          LUT6 (Prop_lut6_I1_O)        0.105     5.811 r  U_trigger/FSM_onehot_state[1]_i_32/O
                         net (fo=1, routed)           0.286     6.097    U_trigger/FSM_onehot_state[1]_i_32_n_0
    SLICE_X15Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418     6.515 r  U_trigger/FSM_onehot_state_reg[1]_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.515    U_trigger/FSM_onehot_state_reg[1]_i_21_n_0
    SLICE_X15Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.613 r  U_trigger/FSM_onehot_state_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.613    U_trigger/FSM_onehot_state_reg[1]_i_12_n_0
    SLICE_X15Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.711 r  U_trigger/FSM_onehot_state_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.711    U_trigger/FSM_onehot_state_reg[1]_i_3_n_0
    SLICE_X15Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.809 f  U_trigger/FSM_onehot_state_reg[1]_i_2/CO[3]
                         net (fo=7, routed)           0.839     7.648    U_trigger/U_match_cdc/CO[0]
    SLICE_X19Y8          LUT5 (Prop_lut5_I3_O)        0.105     7.753 r  U_trigger/U_match_cdc/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     7.753    U_trigger/U_match_cdc_n_1
    SLICE_X19Y8          FDSE                                         r  U_trigger/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      4.000     4.000 r  
    H13                                               0.000     4.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     4.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323     5.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541     6.864    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.227     8.168    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598     5.570 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.294     6.864    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        1.254     8.195    U_trigger/clk_out1
    SLICE_X19Y8          FDSE                                         r  U_trigger/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.164     8.360    
                         clock uncertainty           -0.069     8.290    
    SLICE_X19Y8          FDSE (Setup_fdse_C_D)        0.030     8.320    U_trigger/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                          8.320    
                         arrival time                          -7.753    
  -------------------------------------------------------------------
                         slack                                  0.567    

Slack (MET) :             0.575ns  (required time - arrival time)
  Source:                 U_trigger/trigger_delay_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/FSM_onehot_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (trigger_clk rise@4.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        3.141ns  (logic 1.436ns (45.718%)  route 1.705ns (54.282%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.196ns = ( 8.196 - 4.000 ) 
    Source Clock Delay      (SCD):    4.468ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.330     4.430    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773     1.657 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.362     3.019    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        1.368     4.468    U_trigger/clk_out1
    SLICE_X29Y8          FDSE                                         r  U_trigger/trigger_delay_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y8          FDSE (Prop_fdse_C_Q)         0.379     4.847 r  U_trigger/trigger_delay_reg[3]/Q
                         net (fo=2, routed)           0.833     5.680    U_trigger/trigger_delay__0[3]
    SLICE_X24Y5          LUT4 (Prop_lut4_I2_O)        0.105     5.785 r  U_trigger/FSM_onehot_state[2]_i_45/O
                         net (fo=1, routed)           0.000     5.785    U_trigger/FSM_onehot_state[2]_i_45_n_0
    SLICE_X24Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.229 r  U_trigger/FSM_onehot_state_reg[2]_i_22/CO[3]
                         net (fo=1, routed)           0.000     6.229    U_trigger/FSM_onehot_state_reg[2]_i_22_n_0
    SLICE_X24Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.329 r  U_trigger/FSM_onehot_state_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.329    U_trigger/FSM_onehot_state_reg[2]_i_8_n_0
    SLICE_X24Y7          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     6.460 f  U_trigger/FSM_onehot_state_reg[2]_i_3/CO[1]
                         net (fo=23, routed)          0.717     7.177    U_trigger/state22_in
    SLICE_X20Y7          LUT6 (Prop_lut6_I5_O)        0.277     7.454 r  U_trigger/FSM_onehot_state[2]_i_1/O
                         net (fo=4, routed)           0.155     7.609    U_trigger/FSM_onehot_state[2]_i_1_n_0
    SLICE_X20Y7          FDRE                                         r  U_trigger/FSM_onehot_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      4.000     4.000 r  
    H13                                               0.000     4.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     4.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323     5.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541     6.864    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.227     8.168    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598     5.570 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.294     6.864    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        1.255     8.196    U_trigger/clk_out1
    SLICE_X20Y7          FDRE                                         r  U_trigger/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.224     8.421    
                         clock uncertainty           -0.069     8.351    
    SLICE_X20Y7          FDRE (Setup_fdre_C_CE)      -0.168     8.183    U_trigger/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                          8.183    
                         arrival time                          -7.609    
  -------------------------------------------------------------------
                         slack                                  0.575    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 U_trigger/trigger_delay_r_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/trigger_delay_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trigger_clk rise@0.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.095%)  route 0.065ns (25.905%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.425ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.524     1.383    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012     0.371 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     0.833    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        0.566     1.425    U_trigger/clk_out1
    SLICE_X27Y2          FDRE                                         r  U_trigger/trigger_delay_r_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y2          FDRE (Prop_fdre_C_Q)         0.141     1.566 r  U_trigger/trigger_delay_r_reg[0][7]/Q
                         net (fo=2, routed)           0.065     1.631    U_trigger/trigger_delay_r[0]__0[7]
    SLICE_X26Y2          LUT6 (Prop_lut6_I0_O)        0.045     1.676 r  U_trigger/trigger_delay[7]_i_1/O
                         net (fo=1, routed)           0.000     1.676    U_trigger/trigger_delay[7]_i_1_n_0
    SLICE_X26Y2          FDSE                                         r  U_trigger/trigger_delay_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.790     1.892    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323     0.569 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     1.073    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        0.835     1.937    U_trigger/clk_out1
    SLICE_X26Y2          FDSE                                         r  U_trigger/trigger_delay_reg[7]/C
                         clock pessimism             -0.499     1.438    
    SLICE_X26Y2          FDSE (Hold_fdse_C_D)         0.121     1.559    U_trigger/trigger_delay_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.676    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 U_pattern_matcher/arm_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_pattern_matcher/arm_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trigger_clk rise@0.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.843%)  route 0.064ns (31.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.421ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.524     1.383    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012     0.371 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     0.833    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        0.562     1.421    U_pattern_matcher/clk_out1
    SLICE_X8Y14          FDRE                                         r  U_pattern_matcher/arm_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y14          FDRE (Prop_fdre_C_Q)         0.141     1.562 r  U_pattern_matcher/arm_pipe_reg[0]/Q
                         net (fo=1, routed)           0.064     1.626    U_pattern_matcher/arm_pipe[0]
    SLICE_X8Y14          FDRE                                         r  U_pattern_matcher/arm_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.790     1.892    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323     0.569 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     1.073    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        0.831     1.933    U_pattern_matcher/clk_out1
    SLICE_X8Y14          FDRE                                         r  U_pattern_matcher/arm_pipe_reg[1]/C
                         clock pessimism             -0.512     1.421    
    SLICE_X8Y14          FDRE (Hold_fdre_C_D)         0.075     1.496    U_pattern_matcher/arm_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.496    
                         arrival time                           1.626    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 U_trigger/U_match_cdc/dst_req_r_reg/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/U_match_cdc/dst_pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trigger_clk rise@0.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.270%)  route 0.086ns (31.730%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    1.420ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.524     1.383    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012     0.371 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     0.833    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        0.561     1.420    U_trigger/U_match_cdc/clk_out1
    SLICE_X15Y15         FDRE                                         r  U_trigger/U_match_cdc/dst_req_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y15         FDRE (Prop_fdre_C_Q)         0.141     1.561 f  U_trigger/U_match_cdc/dst_req_r_reg/Q
                         net (fo=1, routed)           0.086     1.647    U_trigger/U_match_cdc/dst_req_r
    SLICE_X14Y15         LUT2 (Prop_lut2_I1_O)        0.045     1.692 r  U_trigger/U_match_cdc/dst_pulse_i_1__1/O
                         net (fo=1, routed)           0.000     1.692    U_trigger/U_match_cdc/dst_pulse0
    SLICE_X14Y15         FDRE                                         r  U_trigger/U_match_cdc/dst_pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.790     1.892    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323     0.569 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     1.073    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        0.829     1.931    U_trigger/U_match_cdc/clk_out1
    SLICE_X14Y15         FDRE                                         r  U_trigger/U_match_cdc/dst_pulse_reg/C
                         clock pessimism             -0.498     1.433    
    SLICE_X14Y15         FDRE (Hold_fdre_C_D)         0.120     1.553    U_trigger/U_match_cdc/dst_pulse_reg
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.692    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 U_trigger/trigger_width_r_reg[0][16]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/trigger_width_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trigger_clk rise@0.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.749%)  route 0.097ns (34.251%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.929ns
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.524     1.383    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012     0.371 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     0.833    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        0.559     1.418    U_trigger/clk_out1
    SLICE_X19Y12         FDRE                                         r  U_trigger/trigger_width_r_reg[0][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y12         FDRE (Prop_fdre_C_Q)         0.141     1.559 r  U_trigger/trigger_width_r_reg[0][16]/Q
                         net (fo=2, routed)           0.097     1.656    U_trigger/trigger_width_r[0]__0[16]
    SLICE_X18Y12         LUT6 (Prop_lut6_I0_O)        0.045     1.701 r  U_trigger/trigger_width[16]_i_2/O
                         net (fo=1, routed)           0.000     1.701    U_trigger/trigger_width[16]_i_2_n_0
    SLICE_X18Y12         FDRE                                         r  U_trigger/trigger_width_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.790     1.892    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323     0.569 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     1.073    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        0.827     1.929    U_trigger/clk_out1
    SLICE_X18Y12         FDRE                                         r  U_trigger/trigger_width_reg[16]/C
                         clock pessimism             -0.498     1.431    
    SLICE_X18Y12         FDRE (Hold_fdre_C_D)         0.120     1.551    U_trigger/trigger_width_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 U_trigger/trigger_width_r_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/trigger_width_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trigger_clk rise@0.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.231ns (41.235%)  route 0.329ns (58.765%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.422ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.524     1.383    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012     0.371 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     0.833    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        0.563     1.422    U_trigger/clk_out1
    SLICE_X17Y6          FDRE                                         r  U_trigger/trigger_width_r_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y6          FDRE (Prop_fdre_C_Q)         0.141     1.563 r  U_trigger/trigger_width_r_reg[0][2]/Q
                         net (fo=2, routed)           0.143     1.706    U_trigger/trigger_width_r[0]__0[2]
    SLICE_X17Y6          LUT6 (Prop_lut6_I5_O)        0.045     1.751 r  U_trigger/trigger_width[2]_i_3/O
                         net (fo=1, routed)           0.186     1.937    U_trigger/trigger_width[2]_i_3_n_0
    SLICE_X18Y5          LUT6 (Prop_lut6_I4_O)        0.045     1.982 r  U_trigger/trigger_width[2]_i_1/O
                         net (fo=1, routed)           0.000     1.982    U_trigger/trigger_width[2]_i_1_n_0
    SLICE_X18Y5          FDRE                                         r  U_trigger/trigger_width_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.790     1.892    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323     0.569 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     1.073    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        0.831     1.933    U_trigger/clk_out1
    SLICE_X18Y5          FDRE                                         r  U_trigger/trigger_width_reg[2]/C
                         clock pessimism             -0.248     1.685    
    SLICE_X18Y5          FDRE (Hold_fdre_C_D)         0.121     1.806    U_trigger/trigger_width_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 U_trigger/trigger_width_r_reg[0][14]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/trigger_width_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trigger_clk rise@0.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.231ns (41.205%)  route 0.330ns (58.795%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.422ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.524     1.383    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012     0.371 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     0.833    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        0.563     1.422    U_trigger/clk_out1
    SLICE_X17Y5          FDRE                                         r  U_trigger/trigger_width_r_reg[0][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y5          FDRE (Prop_fdre_C_Q)         0.141     1.563 r  U_trigger/trigger_width_r_reg[0][14]/Q
                         net (fo=2, routed)           0.143     1.706    U_trigger/trigger_width_r[0]__0[14]
    SLICE_X17Y5          LUT6 (Prop_lut6_I5_O)        0.045     1.751 r  U_trigger/trigger_width[14]_i_3/O
                         net (fo=1, routed)           0.186     1.937    U_trigger/trigger_width[14]_i_3_n_0
    SLICE_X18Y5          LUT6 (Prop_lut6_I4_O)        0.045     1.982 r  U_trigger/trigger_width[14]_i_1/O
                         net (fo=1, routed)           0.000     1.982    U_trigger/trigger_width[14]_i_1_n_0
    SLICE_X18Y5          FDRE                                         r  U_trigger/trigger_width_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.790     1.892    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323     0.569 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     1.073    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        0.831     1.933    U_trigger/clk_out1
    SLICE_X18Y5          FDRE                                         r  U_trigger/trigger_width_reg[14]/C
                         clock pessimism             -0.248     1.685    
    SLICE_X18Y5          FDRE (Hold_fdre_C_D)         0.121     1.806    U_trigger/trigger_width_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 U_trigger/trigger_delay_r_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/trigger_delay_reg[10]/D
                            (rising edge-triggered cell FDSE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trigger_clk rise@0.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.209ns (63.113%)  route 0.122ns (36.887%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.496ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.524     1.383    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012     0.371 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     0.833    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        0.565     1.424    U_trigger/clk_out1
    SLICE_X26Y6          FDRE                                         r  U_trigger/trigger_delay_r_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y6          FDRE (Prop_fdre_C_Q)         0.164     1.588 r  U_trigger/trigger_delay_r_reg[0][10]/Q
                         net (fo=2, routed)           0.122     1.710    U_trigger/trigger_delay_r[0]__0[10]
    SLICE_X26Y5          LUT6 (Prop_lut6_I0_O)        0.045     1.755 r  U_trigger/trigger_delay[10]_i_1/O
                         net (fo=1, routed)           0.000     1.755    U_trigger/trigger_delay[10]_i_1_n_0
    SLICE_X26Y5          FDSE                                         r  U_trigger/trigger_delay_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.790     1.892    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323     0.569 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     1.073    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        0.834     1.936    U_trigger/clk_out1
    SLICE_X26Y5          FDSE                                         r  U_trigger/trigger_delay_reg[10]/C
                         clock pessimism             -0.496     1.440    
    SLICE_X26Y5          FDSE (Hold_fdse_C_D)         0.120     1.560    U_trigger/trigger_delay_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 U_trigger/trigger_delay_r_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/trigger_delay_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trigger_clk rise@0.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.951%)  route 0.094ns (31.049%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.524     1.383    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012     0.371 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     0.833    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        0.565     1.424    U_trigger/clk_out1
    SLICE_X24Y3          FDRE                                         r  U_trigger/trigger_delay_r_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y3          FDRE (Prop_fdre_C_Q)         0.164     1.588 r  U_trigger/trigger_delay_r_reg[0][4]/Q
                         net (fo=2, routed)           0.094     1.682    U_trigger/trigger_delay_r[0]__0[4]
    SLICE_X25Y3          LUT6 (Prop_lut6_I0_O)        0.045     1.727 r  U_trigger/trigger_delay[4]_i_1/O
                         net (fo=1, routed)           0.000     1.727    U_trigger/trigger_delay[4]_i_1_n_0
    SLICE_X25Y3          FDSE                                         r  U_trigger/trigger_delay_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.790     1.892    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323     0.569 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     1.073    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        0.834     1.936    U_trigger/clk_out1
    SLICE_X25Y3          FDSE                                         r  U_trigger/trigger_delay_reg[4]/C
                         clock pessimism             -0.499     1.437    
    SLICE_X25Y3          FDSE (Hold_fdse_C_D)         0.092     1.529    U_trigger/trigger_delay_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 U_trigger/trigger_width_r_reg[7][12]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/trigger_width_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trigger_clk rise@0.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.254ns (43.375%)  route 0.332ns (56.624%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.425ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.524     1.383    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012     0.371 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     0.833    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        0.566     1.425    U_trigger/clk_out1
    SLICE_X14Y2          FDRE                                         r  U_trigger/trigger_width_r_reg[7][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y2          FDRE (Prop_fdre_C_Q)         0.164     1.589 r  U_trigger/trigger_width_r_reg[7][12]/Q
                         net (fo=1, routed)           0.114     1.703    U_trigger/trigger_width_r[7]__0[12]
    SLICE_X14Y2          LUT6 (Prop_lut6_I0_O)        0.045     1.748 r  U_trigger/trigger_width[12]_i_2/O
                         net (fo=1, routed)           0.217     1.965    U_trigger/trigger_width[12]_i_2_n_0
    SLICE_X18Y5          LUT6 (Prop_lut6_I2_O)        0.045     2.010 r  U_trigger/trigger_width[12]_i_1/O
                         net (fo=1, routed)           0.000     2.010    U_trigger/trigger_width[12]_i_1_n_0
    SLICE_X18Y5          FDRE                                         r  U_trigger/trigger_width_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.790     1.892    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323     0.569 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     1.073    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        0.831     1.933    U_trigger/clk_out1
    SLICE_X18Y5          FDRE                                         r  U_trigger/trigger_width_reg[12]/C
                         clock pessimism             -0.248     1.685    
    SLICE_X18Y5          FDRE (Hold_fdre_C_D)         0.120     1.805    U_trigger/trigger_width_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 U_trigger/U_match_cdc/dst_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trigger_clk rise@0.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.206ns (34.946%)  route 0.383ns (65.054%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.420ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.524     1.383    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012     0.371 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     0.833    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        0.561     1.420    U_trigger/U_match_cdc/clk_out1
    SLICE_X14Y15         FDRE                                         r  U_trigger/U_match_cdc/dst_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y15         FDRE (Prop_fdre_C_Q)         0.164     1.584 r  U_trigger/U_match_cdc/dst_pulse_reg/Q
                         net (fo=5, routed)           0.383     1.967    U_trigger/U_match_cdc/match_pulse
    SLICE_X19Y8          LUT5 (Prop_lut5_I0_O)        0.042     2.009 r  U_trigger/U_match_cdc/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     2.009    U_trigger/U_match_cdc_n_0
    SLICE_X19Y8          FDRE                                         r  U_trigger/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.790     1.892    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323     0.569 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     1.073    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        0.830     1.932    U_trigger/clk_out1
    SLICE_X19Y8          FDRE                                         r  U_trigger/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.248     1.684    
    SLICE_X19Y8          FDRE (Hold_fdre_C_D)         0.107     1.791    U_trigger/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.218    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         trigger_clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         4.000       2.408      BUFGCTRL_X0Y2    U_trigger_clock/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         4.000       2.751      MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X30Y39     U_pattern_matcher/mask_r_reg[425]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X28Y39     U_pattern_matcher/mask_r_reg[426]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X26Y41     U_pattern_matcher/mask_r_reg[427]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X26Y41     U_pattern_matcher/mask_r_reg[428]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X28Y39     U_pattern_matcher/mask_r_reg[429]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X13Y25     U_pattern_matcher/mask_r_reg[42]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X26Y39     U_pattern_matcher/mask_r_reg[430]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X26Y39     U_pattern_matcher/mask_r_reg[431]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       4.000       209.360    MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X25Y27     U_pattern_matcher/pattern_r_reg[281]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X2Y33      U_pattern_matcher/mask_r_reg[115]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X2Y33      U_pattern_matcher/mask_r_reg[116]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X10Y36     U_pattern_matcher/mask_r_reg[135]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X8Y36      U_pattern_matcher/mask_r_reg[154]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X8Y36      U_pattern_matcher/mask_r_reg[155]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X12Y37     U_pattern_matcher/mask_r_reg[157]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X14Y37     U_pattern_matcher/mask_r_reg[158]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X14Y37     U_pattern_matcher/mask_r_reg[171]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X15Y37     U_pattern_matcher/mask_r_reg[177]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X30Y39     U_pattern_matcher/mask_r_reg[425]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X26Y41     U_pattern_matcher/mask_r_reg[427]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X26Y41     U_pattern_matcher/mask_r_reg[428]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X13Y25     U_pattern_matcher/mask_r_reg[42]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X27Y42     U_pattern_matcher/mask_r_reg[434]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X26Y41     U_pattern_matcher/mask_r_reg[439]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X11Y45     U_pattern_matcher/pattern_r_reg[232]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X11Y45     U_pattern_matcher/pattern_r_reg[233]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X9Y44      U_pattern_matcher/pattern_r_reg[235]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X18Y14     U_trigger/trigger_width_r_reg[0][8]/C



---------------------------------------------------------------------------------------------------
From Clock:  usb_clk
  To Clock:  usb_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.912ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.912ns  (required time - arrival time)
  Source:                 U_usb_reg_main/reg_datao_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_usb/reg_pattern_mask_reg[150]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        7.900ns  (logic 0.538ns (6.810%)  route 7.362ns (93.190%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.275ns = ( 14.275 - 10.000 ) 
    Source Clock Delay      (SCD):    4.619ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1702, routed)        1.438     4.619    U_usb_reg_main/clk_usb_buf
    SLICE_X38Y2          FDRE                                         r  U_usb_reg_main/reg_datao_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y2          FDRE (Prop_fdre_C_Q)         0.433     5.052 r  U_usb_reg_main/reg_datao_reg[6]/Q
                         net (fo=121, routed)         6.571    11.624    U_usb_reg_main/Q[6]
    SLICE_X18Y41         LUT3 (Prop_lut3_I1_O)        0.105    11.729 r  U_usb_reg_main/reg_pattern[150]_i_1/O
                         net (fo=2, routed)           0.791    12.519    U_reg_usb/reg_pattern_reg[511]_1[137]
    SLICE_X19Y38         FDRE                                         r  U_reg_usb/reg_pattern_mask_reg[150]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    D1                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.350    11.350 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.597    12.947    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.024 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1702, routed)        1.252    14.275    U_reg_usb/clk_usb_buf
    SLICE_X19Y38         FDRE                                         r  U_reg_usb/reg_pattern_mask_reg[150]/C
                         clock pessimism              0.224    14.499    
                         clock uncertainty           -0.035    14.464    
    SLICE_X19Y38         FDRE (Setup_fdre_C_D)       -0.032    14.432    U_reg_usb/reg_pattern_mask_reg[150]
  -------------------------------------------------------------------
                         required time                         14.432    
                         arrival time                         -12.519    
  -------------------------------------------------------------------
                         slack                                  1.912    

Slack (MET) :             1.933ns  (required time - arrival time)
  Source:                 U_usb_reg_main/reg_datao_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_usb/reg_pattern_reg[502]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        7.738ns  (logic 0.548ns (7.082%)  route 7.190ns (92.918%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.283ns = ( 14.283 - 10.000 ) 
    Source Clock Delay      (SCD):    4.619ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1702, routed)        1.438     4.619    U_usb_reg_main/clk_usb_buf
    SLICE_X38Y2          FDRE                                         r  U_usb_reg_main/reg_datao_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y2          FDRE (Prop_fdre_C_Q)         0.433     5.052 r  U_usb_reg_main/reg_datao_reg[6]/Q
                         net (fo=121, routed)         6.676    11.728    U_usb_reg_main/Q[6]
    SLICE_X21Y41         LUT3 (Prop_lut3_I1_O)        0.115    11.843 r  U_usb_reg_main/reg_pattern[502]_i_1/O
                         net (fo=2, routed)           0.514    12.357    U_reg_usb/reg_pattern_reg[511]_1[489]
    SLICE_X22Y43         FDRE                                         r  U_reg_usb/reg_pattern_reg[502]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    D1                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.350    11.350 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.597    12.947    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.024 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1702, routed)        1.260    14.283    U_reg_usb/clk_usb_buf
    SLICE_X22Y43         FDRE                                         r  U_reg_usb/reg_pattern_reg[502]/C
                         clock pessimism              0.224    14.507    
                         clock uncertainty           -0.035    14.472    
    SLICE_X22Y43         FDRE (Setup_fdre_C_D)       -0.182    14.290    U_reg_usb/reg_pattern_reg[502]
  -------------------------------------------------------------------
                         required time                         14.290    
                         arrival time                         -12.357    
  -------------------------------------------------------------------
                         slack                                  1.933    

Slack (MET) :             1.937ns  (required time - arrival time)
  Source:                 U_usb_reg_main/reg_datao_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_usb/reg_pattern_reg[214]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        7.634ns  (logic 0.560ns (7.336%)  route 7.074ns (92.664%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.286ns = ( 14.286 - 10.000 ) 
    Source Clock Delay      (SCD):    4.619ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1702, routed)        1.438     4.619    U_usb_reg_main/clk_usb_buf
    SLICE_X38Y2          FDRE                                         r  U_usb_reg_main/reg_datao_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y2          FDRE (Prop_fdre_C_Q)         0.433     5.052 r  U_usb_reg_main/reg_datao_reg[6]/Q
                         net (fo=121, routed)         6.571    11.624    U_usb_reg_main/Q[6]
    SLICE_X18Y41         LUT3 (Prop_lut3_I1_O)        0.127    11.751 r  U_usb_reg_main/reg_pattern[214]_i_1/O
                         net (fo=2, routed)           0.502    12.253    U_reg_usb/reg_pattern_reg[511]_1[201]
    SLICE_X16Y41         FDRE                                         r  U_reg_usb/reg_pattern_reg[214]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    D1                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.350    11.350 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.597    12.947    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.024 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1702, routed)        1.263    14.286    U_reg_usb/clk_usb_buf
    SLICE_X16Y41         FDRE                                         r  U_reg_usb/reg_pattern_reg[214]/C
                         clock pessimism              0.164    14.450    
                         clock uncertainty           -0.035    14.415    
    SLICE_X16Y41         FDRE (Setup_fdre_C_D)       -0.225    14.190    U_reg_usb/reg_pattern_reg[214]
  -------------------------------------------------------------------
                         required time                         14.190    
                         arrival time                         -12.253    
  -------------------------------------------------------------------
                         slack                                  1.937    

Slack (MET) :             1.969ns  (required time - arrival time)
  Source:                 U_usb_reg_main/reg_datao_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_usb/reg_pattern_mask_reg[207]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        7.632ns  (logic 0.551ns (7.220%)  route 7.081ns (92.780%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.293ns = ( 14.293 - 10.000 ) 
    Source Clock Delay      (SCD):    4.619ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1702, routed)        1.438     4.619    U_usb_reg_main/clk_usb_buf
    SLICE_X38Y2          FDRE                                         r  U_usb_reg_main/reg_datao_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y2          FDRE (Prop_fdre_C_Q)         0.433     5.052 r  U_usb_reg_main/reg_datao_reg[7]/Q
                         net (fo=121, routed)         6.694    11.746    U_usb_reg_main/Q[7]
    SLICE_X6Y37          LUT3 (Prop_lut3_I1_O)        0.118    11.864 r  U_usb_reg_main/reg_pattern[207]_i_2/O
                         net (fo=2, routed)           0.387    12.251    U_reg_usb/reg_pattern_reg[511]_1[194]
    SLICE_X7Y40          FDRE                                         r  U_reg_usb/reg_pattern_mask_reg[207]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    D1                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.350    11.350 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.597    12.947    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.024 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1702, routed)        1.270    14.293    U_reg_usb/clk_usb_buf
    SLICE_X7Y40          FDRE                                         r  U_reg_usb/reg_pattern_mask_reg[207]/C
                         clock pessimism              0.164    14.457    
                         clock uncertainty           -0.035    14.422    
    SLICE_X7Y40          FDRE (Setup_fdre_C_D)       -0.202    14.220    U_reg_usb/reg_pattern_mask_reg[207]
  -------------------------------------------------------------------
                         required time                         14.220    
                         arrival time                         -12.251    
  -------------------------------------------------------------------
                         slack                                  1.969    

Slack (MET) :             1.977ns  (required time - arrival time)
  Source:                 U_usb_reg_main/reg_datao_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_usb/reg_pattern_mask_reg[199]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        7.585ns  (logic 0.557ns (7.343%)  route 7.028ns (92.657%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.293ns = ( 14.293 - 10.000 ) 
    Source Clock Delay      (SCD):    4.619ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1702, routed)        1.438     4.619    U_usb_reg_main/clk_usb_buf
    SLICE_X38Y2          FDRE                                         r  U_usb_reg_main/reg_datao_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y2          FDRE (Prop_fdre_C_Q)         0.433     5.052 r  U_usb_reg_main/reg_datao_reg[7]/Q
                         net (fo=121, routed)         6.541    11.593    U_usb_reg_main/Q[7]
    SLICE_X5Y40          LUT3 (Prop_lut3_I1_O)        0.124    11.717 r  U_usb_reg_main/reg_pattern[199]_i_2/O
                         net (fo=2, routed)           0.488    12.204    U_reg_usb/reg_pattern_reg[511]_1[186]
    SLICE_X4Y40          FDRE                                         r  U_reg_usb/reg_pattern_mask_reg[199]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    D1                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.350    11.350 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.597    12.947    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.024 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1702, routed)        1.270    14.293    U_reg_usb/clk_usb_buf
    SLICE_X4Y40          FDRE                                         r  U_reg_usb/reg_pattern_mask_reg[199]/C
                         clock pessimism              0.164    14.457    
                         clock uncertainty           -0.035    14.422    
    SLICE_X4Y40          FDRE (Setup_fdre_C_D)       -0.240    14.182    U_reg_usb/reg_pattern_mask_reg[199]
  -------------------------------------------------------------------
                         required time                         14.182    
                         arrival time                         -12.204    
  -------------------------------------------------------------------
                         slack                                  1.977    

Slack (MET) :             1.981ns  (required time - arrival time)
  Source:                 U_usb_reg_main/reg_datao_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_usb/reg_pattern_reg[207]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        7.632ns  (logic 0.551ns (7.220%)  route 7.081ns (92.780%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.293ns = ( 14.293 - 10.000 ) 
    Source Clock Delay      (SCD):    4.619ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1702, routed)        1.438     4.619    U_usb_reg_main/clk_usb_buf
    SLICE_X38Y2          FDRE                                         r  U_usb_reg_main/reg_datao_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y2          FDRE (Prop_fdre_C_Q)         0.433     5.052 r  U_usb_reg_main/reg_datao_reg[7]/Q
                         net (fo=121, routed)         6.694    11.746    U_usb_reg_main/Q[7]
    SLICE_X6Y37          LUT3 (Prop_lut3_I1_O)        0.118    11.864 r  U_usb_reg_main/reg_pattern[207]_i_2/O
                         net (fo=2, routed)           0.387    12.251    U_reg_usb/reg_pattern_reg[511]_1[194]
    SLICE_X6Y40          FDRE                                         r  U_reg_usb/reg_pattern_reg[207]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    D1                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.350    11.350 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.597    12.947    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.024 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1702, routed)        1.270    14.293    U_reg_usb/clk_usb_buf
    SLICE_X6Y40          FDRE                                         r  U_reg_usb/reg_pattern_reg[207]/C
                         clock pessimism              0.164    14.457    
                         clock uncertainty           -0.035    14.422    
    SLICE_X6Y40          FDRE (Setup_fdre_C_D)       -0.190    14.232    U_reg_usb/reg_pattern_reg[207]
  -------------------------------------------------------------------
                         required time                         14.232    
                         arrival time                         -12.251    
  -------------------------------------------------------------------
                         slack                                  1.981    

Slack (MET) :             2.017ns  (required time - arrival time)
  Source:                 U_usb_reg_main/reg_datao_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_usb/reg_pattern_reg[231]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        7.614ns  (logic 0.558ns (7.329%)  route 7.056ns (92.671%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.293ns = ( 14.293 - 10.000 ) 
    Source Clock Delay      (SCD):    4.619ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1702, routed)        1.438     4.619    U_usb_reg_main/clk_usb_buf
    SLICE_X38Y2          FDRE                                         r  U_usb_reg_main/reg_datao_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y2          FDRE (Prop_fdre_C_Q)         0.433     5.052 r  U_usb_reg_main/reg_datao_reg[7]/Q
                         net (fo=121, routed)         6.542    11.594    U_usb_reg_main/Q[7]
    SLICE_X7Y38          LUT3 (Prop_lut3_I1_O)        0.125    11.719 r  U_usb_reg_main/reg_pattern[231]_i_2/O
                         net (fo=2, routed)           0.514    12.233    U_reg_usb/reg_pattern_reg[511]_1[218]
    SLICE_X6Y41          FDRE                                         r  U_reg_usb/reg_pattern_reg[231]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    D1                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.350    11.350 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.597    12.947    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.024 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1702, routed)        1.270    14.293    U_reg_usb/clk_usb_buf
    SLICE_X6Y41          FDRE                                         r  U_reg_usb/reg_pattern_reg[231]/C
                         clock pessimism              0.164    14.457    
                         clock uncertainty           -0.035    14.422    
    SLICE_X6Y41          FDRE (Setup_fdre_C_D)       -0.172    14.250    U_reg_usb/reg_pattern_reg[231]
  -------------------------------------------------------------------
                         required time                         14.250    
                         arrival time                         -12.233    
  -------------------------------------------------------------------
                         slack                                  2.017    

Slack (MET) :             2.020ns  (required time - arrival time)
  Source:                 U_usb_reg_main/reg_datao_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_usb/reg_pattern_mask_reg[502]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        7.616ns  (logic 0.548ns (7.195%)  route 7.068ns (92.805%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.278ns = ( 14.278 - 10.000 ) 
    Source Clock Delay      (SCD):    4.619ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1702, routed)        1.438     4.619    U_usb_reg_main/clk_usb_buf
    SLICE_X38Y2          FDRE                                         r  U_usb_reg_main/reg_datao_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y2          FDRE (Prop_fdre_C_Q)         0.433     5.052 r  U_usb_reg_main/reg_datao_reg[6]/Q
                         net (fo=121, routed)         6.676    11.728    U_usb_reg_main/Q[6]
    SLICE_X21Y41         LUT3 (Prop_lut3_I1_O)        0.115    11.843 r  U_usb_reg_main/reg_pattern[502]_i_1/O
                         net (fo=2, routed)           0.392    12.235    U_reg_usb/reg_pattern_reg[511]_1[489]
    SLICE_X21Y44         FDRE                                         r  U_reg_usb/reg_pattern_mask_reg[502]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    D1                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.350    11.350 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.597    12.947    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.024 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1702, routed)        1.255    14.278    U_reg_usb/clk_usb_buf
    SLICE_X21Y44         FDRE                                         r  U_reg_usb/reg_pattern_mask_reg[502]/C
                         clock pessimism              0.224    14.502    
                         clock uncertainty           -0.035    14.467    
    SLICE_X21Y44         FDRE (Setup_fdre_C_D)       -0.212    14.255    U_reg_usb/reg_pattern_mask_reg[502]
  -------------------------------------------------------------------
                         required time                         14.255    
                         arrival time                         -12.235    
  -------------------------------------------------------------------
                         slack                                  2.020    

Slack (MET) :             2.077ns  (required time - arrival time)
  Source:                 U_usb_reg_main/reg_datao_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_usb/reg_pattern_reg[159]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        7.675ns  (logic 0.538ns (7.010%)  route 7.137ns (92.990%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.284ns = ( 14.284 - 10.000 ) 
    Source Clock Delay      (SCD):    4.619ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1702, routed)        1.438     4.619    U_usb_reg_main/clk_usb_buf
    SLICE_X38Y2          FDRE                                         r  U_usb_reg_main/reg_datao_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y2          FDRE (Prop_fdre_C_Q)         0.433     5.052 r  U_usb_reg_main/reg_datao_reg[7]/Q
                         net (fo=121, routed)         6.445    11.497    U_usb_reg_main/Q[7]
    SLICE_X11Y41         LUT3 (Prop_lut3_I1_O)        0.105    11.602 r  U_usb_reg_main/reg_pattern[159]_i_2/O
                         net (fo=2, routed)           0.692    12.294    U_reg_usb/reg_pattern_reg[511]_1[146]
    SLICE_X17Y37         FDRE                                         r  U_reg_usb/reg_pattern_reg[159]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    D1                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.350    11.350 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.597    12.947    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.024 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1702, routed)        1.261    14.284    U_reg_usb/clk_usb_buf
    SLICE_X17Y37         FDRE                                         r  U_reg_usb/reg_pattern_reg[159]/C
                         clock pessimism              0.164    14.448    
                         clock uncertainty           -0.035    14.413    
    SLICE_X17Y37         FDRE (Setup_fdre_C_D)       -0.042    14.371    U_reg_usb/reg_pattern_reg[159]
  -------------------------------------------------------------------
                         required time                         14.371    
                         arrival time                         -12.294    
  -------------------------------------------------------------------
                         slack                                  2.077    

Slack (MET) :             2.101ns  (required time - arrival time)
  Source:                 U_usb_reg_main/reg_datao_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_usb/reg_pattern_reg[415]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        7.590ns  (logic 0.551ns (7.259%)  route 7.039ns (92.741%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.283ns = ( 14.283 - 10.000 ) 
    Source Clock Delay      (SCD):    4.619ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1702, routed)        1.438     4.619    U_usb_reg_main/clk_usb_buf
    SLICE_X38Y2          FDRE                                         r  U_usb_reg_main/reg_datao_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y2          FDRE (Prop_fdre_C_Q)         0.433     5.052 r  U_usb_reg_main/reg_datao_reg[7]/Q
                         net (fo=121, routed)         6.559    11.611    U_usb_reg_main/Q[7]
    SLICE_X24Y39         LUT3 (Prop_lut3_I1_O)        0.118    11.729 r  U_usb_reg_main/reg_pattern[415]_i_2/O
                         net (fo=2, routed)           0.480    12.209    U_reg_usb/reg_pattern_reg[511]_1[402]
    SLICE_X24Y41         FDRE                                         r  U_reg_usb/reg_pattern_reg[415]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    D1                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.350    11.350 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.597    12.947    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.024 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1702, routed)        1.260    14.283    U_reg_usb/clk_usb_buf
    SLICE_X24Y41         FDRE                                         r  U_reg_usb/reg_pattern_reg[415]/C
                         clock pessimism              0.224    14.507    
                         clock uncertainty           -0.035    14.472    
    SLICE_X24Y41         FDRE (Setup_fdre_C_D)       -0.161    14.311    U_reg_usb/reg_pattern_reg[415]
  -------------------------------------------------------------------
                         required time                         14.311    
                         arrival time                         -12.209    
  -------------------------------------------------------------------
                         slack                                  2.101    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 USB_nRD
                            (input port clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_usb_reg_main/isoutreg_reg/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        2.963ns  (logic 1.440ns (48.590%)  route 1.523ns (51.410%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.540ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.540ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
                         input delay                  2.000     2.000    
    B3                                                0.000     2.000 f  USB_nRD (IN)
                         net (fo=0)                   0.000     2.000    USB_nRD
    B3                   IBUF (Prop_ibuf_I_O)         1.356     3.356 f  USB_nRD_IBUF_inst/O
                         net (fo=1, routed)           1.523     4.879    U_usb_reg_main/USB_nRD_IBUF
    SLICE_X24Y18         LUT1 (Prop_lut1_I0_O)        0.084     4.963 r  U_usb_reg_main/isoutreg_i_1/O
                         net (fo=1, routed)           0.000     4.963    U_usb_reg_main/isoutreg_i_1_n_0
    SLICE_X24Y18         FDRE                                         r  U_usb_reg_main/isoutreg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1702, routed)        1.359     4.540    U_usb_reg_main/clk_usb_buf
    SLICE_X24Y18         FDRE                                         r  U_usb_reg_main/isoutreg_reg/C
                         clock pessimism              0.000     4.540    
                         clock uncertainty            0.035     4.575    
    SLICE_X24Y18         FDRE (Hold_fdre_C_D)         0.271     4.846    U_usb_reg_main/isoutreg_reg
  -------------------------------------------------------------------
                         required time                         -4.846    
                         arrival time                           4.963    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 U_reg_usb/U_stat_update_cdc/src_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_usb/U_stat_update_cdc/src_req_reg/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.186ns (67.282%)  route 0.090ns (32.718%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.630     0.882    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.908 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1702, routed)        0.569     1.477    U_reg_usb/U_stat_update_cdc/clk_usb_buf
    SLICE_X3Y9           FDRE                                         r  U_reg_usb/U_stat_update_cdc/src_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDRE (Prop_fdre_C_Q)         0.141     1.618 f  U_reg_usb/U_stat_update_cdc/src_ack_reg/Q
                         net (fo=1, routed)           0.090     1.708    U_reg_usb/U_stat_update_cdc/src_ack
    SLICE_X2Y9           LUT3 (Prop_lut3_I2_O)        0.045     1.753 r  U_reg_usb/U_stat_update_cdc/src_req_i_1__0/O
                         net (fo=1, routed)           0.000     1.753    U_reg_usb/U_stat_update_cdc/src_req_i_1__0_n_0
    SLICE_X2Y9           FDRE                                         r  U_reg_usb/U_stat_update_cdc/src_req_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.684     1.124    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.153 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1702, routed)        0.838     1.990    U_reg_usb/U_stat_update_cdc/clk_usb_buf
    SLICE_X2Y9           FDRE                                         r  U_reg_usb/U_stat_update_cdc/src_req_reg/C
                         clock pessimism             -0.501     1.490    
    SLICE_X2Y9           FDRE (Hold_fdre_C_D)         0.121     1.611    U_reg_usb/U_stat_update_cdc/src_req_reg
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 U_usb_autodetect/U_match_cdc/src_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_usb_autodetect/U_match_cdc/src_req_reg/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.186ns (67.282%)  route 0.090ns (32.718%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.630     0.882    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.908 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1702, routed)        0.569     1.477    U_usb_autodetect/U_match_cdc/clk_usb_buf
    SLICE_X3Y8           FDRE                                         r  U_usb_autodetect/U_match_cdc/src_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDRE (Prop_fdre_C_Q)         0.141     1.618 f  U_usb_autodetect/U_match_cdc/src_ack_reg/Q
                         net (fo=1, routed)           0.090     1.708    U_usb_autodetect/U_match_cdc/src_ack
    SLICE_X2Y8           LUT3 (Prop_lut3_I2_O)        0.045     1.753 r  U_usb_autodetect/U_match_cdc/src_req_i_1__2/O
                         net (fo=1, routed)           0.000     1.753    U_usb_autodetect/U_match_cdc/src_req_i_1__2_n_0
    SLICE_X2Y8           FDRE                                         r  U_usb_autodetect/U_match_cdc/src_req_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.684     1.124    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.153 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1702, routed)        0.838     1.990    U_usb_autodetect/U_match_cdc/clk_usb_buf
    SLICE_X2Y8           FDRE                                         r  U_usb_autodetect/U_match_cdc/src_req_reg/C
                         clock pessimism             -0.501     1.490    
    SLICE_X2Y8           FDRE (Hold_fdre_C_D)         0.121     1.611    U_usb_autodetect/U_match_cdc/src_req_reg
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 U_usb_reg_main/cwusb_wrn_rs_dly_reg/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_usb_reg_main/reg_write_reg/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.186ns (67.282%)  route 0.090ns (32.718%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.630     0.882    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.908 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1702, routed)        0.558     1.466    U_usb_reg_main/clk_usb_buf
    SLICE_X25Y18         FDRE                                         r  U_usb_reg_main/cwusb_wrn_rs_dly_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y18         FDRE (Prop_fdre_C_Q)         0.141     1.607 f  U_usb_reg_main/cwusb_wrn_rs_dly_reg/Q
                         net (fo=1, routed)           0.090     1.697    U_usb_reg_main/cwusb_wrn_rs_dly
    SLICE_X24Y18         LUT2 (Prop_lut2_I1_O)        0.045     1.742 r  U_usb_reg_main/reg_write_i_1/O
                         net (fo=1, routed)           0.000     1.742    U_usb_reg_main/reg_write0
    SLICE_X24Y18         FDRE                                         r  U_usb_reg_main/reg_write_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.684     1.124    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.153 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1702, routed)        0.825     1.977    U_usb_reg_main/clk_usb_buf
    SLICE_X24Y18         FDRE                                         r  U_usb_reg_main/reg_write_reg/C
                         clock pessimism             -0.499     1.479    
    SLICE_X24Y18         FDRE (Hold_fdre_C_D)         0.121     1.600    U_usb_reg_main/reg_write_reg
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 U_fifo/fifo_overflow_blocked_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fifo/fifo_overflow_blocked_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.630     0.882    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.908 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1702, routed)        0.565     1.473    U_fifo/clk_usb_buf
    SLICE_X10Y7          FDRE                                         r  U_fifo/fifo_overflow_blocked_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y7          FDRE (Prop_fdre_C_Q)         0.164     1.637 r  U_fifo/fifo_overflow_blocked_pipe_reg[0]/Q
                         net (fo=1, routed)           0.055     1.692    U_fifo/fifo_overflow_blocked_pipe[0]
    SLICE_X10Y7          FDRE                                         r  U_fifo/fifo_overflow_blocked_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.684     1.124    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.153 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1702, routed)        0.835     1.987    U_fifo/clk_usb_buf
    SLICE_X10Y7          FDRE                                         r  U_fifo/fifo_overflow_blocked_pipe_reg[1]/C
                         clock pessimism             -0.515     1.473    
    SLICE_X10Y7          FDRE (Hold_fdre_C_D)         0.064     1.537    U_fifo/fifo_overflow_blocked_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.692    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 U_reg_usb/U_stat_update_cdc/ack_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_usb/U_stat_update_cdc/ack_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.630     0.882    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.908 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1702, routed)        0.569     1.477    U_reg_usb/U_stat_update_cdc/clk_usb_buf
    SLICE_X2Y9           FDRE                                         r  U_reg_usb/U_stat_update_cdc/ack_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDRE (Prop_fdre_C_Q)         0.164     1.641 r  U_reg_usb/U_stat_update_cdc/ack_pipe_reg[0]/Q
                         net (fo=1, routed)           0.055     1.696    U_reg_usb/U_stat_update_cdc/ack_pipe[0]
    SLICE_X2Y9           FDRE                                         r  U_reg_usb/U_stat_update_cdc/ack_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.684     1.124    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.153 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1702, routed)        0.838     1.990    U_reg_usb/U_stat_update_cdc/clk_usb_buf
    SLICE_X2Y9           FDRE                                         r  U_reg_usb/U_stat_update_cdc/ack_pipe_reg[1]/C
                         clock pessimism             -0.514     1.477    
    SLICE_X2Y9           FDRE (Hold_fdre_C_D)         0.060     1.537    U_reg_usb/U_stat_update_cdc/ack_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.696    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 U_usb_autodetect/U_match_cdc/ack_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_usb_autodetect/U_match_cdc/ack_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.630     0.882    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.908 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1702, routed)        0.569     1.477    U_usb_autodetect/U_match_cdc/clk_usb_buf
    SLICE_X2Y8           FDRE                                         r  U_usb_autodetect/U_match_cdc/ack_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y8           FDRE (Prop_fdre_C_Q)         0.164     1.641 r  U_usb_autodetect/U_match_cdc/ack_pipe_reg[0]/Q
                         net (fo=1, routed)           0.055     1.696    U_usb_autodetect/U_match_cdc/ack_pipe[0]
    SLICE_X2Y8           FDRE                                         r  U_usb_autodetect/U_match_cdc/ack_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.684     1.124    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.153 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1702, routed)        0.838     1.990    U_usb_autodetect/U_match_cdc/clk_usb_buf
    SLICE_X2Y8           FDRE                                         r  U_usb_autodetect/U_match_cdc/ack_pipe_reg[1]/C
                         clock pessimism             -0.514     1.477    
    SLICE_X2Y8           FDRE (Hold_fdre_C_D)         0.060     1.537    U_usb_autodetect/U_match_cdc/ack_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.696    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 U_fe_capture_main/capturing_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fe_capture_main/capturing_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.630     0.882    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.908 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1702, routed)        0.565     1.473    U_fe_capture_main/clk_usb_buf
    SLICE_X10Y7          FDRE                                         r  U_fe_capture_main/capturing_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y7          FDRE (Prop_fdre_C_Q)         0.164     1.637 r  U_fe_capture_main/capturing_pipe_reg[0]/Q
                         net (fo=1, routed)           0.055     1.692    U_fe_capture_main/capturing_pipe[0]
    SLICE_X10Y7          FDRE                                         r  U_fe_capture_main/capturing_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.684     1.124    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.153 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1702, routed)        0.835     1.987    U_fe_capture_main/clk_usb_buf
    SLICE_X10Y7          FDRE                                         r  U_fe_capture_main/capturing_pipe_reg[1]/C
                         clock pessimism             -0.515     1.473    
    SLICE_X10Y7          FDRE (Hold_fdre_C_D)         0.060     1.533    U_fe_capture_main/capturing_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.692    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[1].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[2].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/DI[14]
                            (rising edge-triggered cell FIFO36E1 clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.204ns (42.222%)  route 0.279ns (57.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.630     0.882    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.908 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1702, routed)        0.599     1.507    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[1].gbldc.inst_prim/rd_clk
    RAMB36_X0Y0          FIFO36E1                                     r  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[1].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          FIFO36E1 (Prop_fifo36e1_RDCLK_DO[14])
                                                      0.204     1.711 r  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[1].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/DO[14]
                         net (fo=1, routed)           0.279     1.990    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[2].gbldc.inst_prim/d[1]_0[14]
    RAMB36_X0Y1          FIFO36E1                                     r  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[2].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/DI[14]
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.684     1.124    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.153 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1702, routed)        0.873     2.026    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[2].gbldc.inst_prim/rd_clk
    RAMB36_X0Y1          FIFO36E1                                     r  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[2].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                         clock pessimism             -0.498     1.529    
    RAMB36_X0Y1          FIFO36E1 (Hold_fifo36e1_WRCLK_DI[14])
                                                      0.296     1.825    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[2].gbldc.inst_prim/gf36e1_inst.sngfifo36e1
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[1].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[2].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/DI[3]
                            (rising edge-triggered cell FIFO36E1 clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.204ns (42.222%)  route 0.279ns (57.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.630     0.882    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.908 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1702, routed)        0.599     1.507    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[1].gbldc.inst_prim/rd_clk
    RAMB36_X0Y0          FIFO36E1                                     r  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[1].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          FIFO36E1 (Prop_fifo36e1_RDCLK_DO[3])
                                                      0.204     1.711 r  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[1].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/DO[3]
                         net (fo=1, routed)           0.279     1.990    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[2].gbldc.inst_prim/d[1]_0[3]
    RAMB36_X0Y1          FIFO36E1                                     r  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[2].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/DI[3]
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.684     1.124    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.153 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1702, routed)        0.873     2.026    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[2].gbldc.inst_prim/rd_clk
    RAMB36_X0Y1          FIFO36E1                                     r  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[2].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                         clock pessimism             -0.498     1.529    
    RAMB36_X0Y1          FIFO36E1 (Hold_fifo36e1_WRCLK_DI[3])
                                                      0.296     1.825    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[2].gbldc.inst_prim/gf36e1_inst.sngfifo36e1
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.166    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         usb_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { usb_clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     FIFO36E1/RDCLK    n/a            2.170         10.000      7.830      RAMB36_X0Y1      U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[2].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
Min Period        n/a     FIFO36E1/WRCLK    n/a            2.170         10.000      7.830      RAMB36_X0Y1      U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[2].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
Min Period        n/a     FIFO36E1/RDCLK    n/a            2.170         10.000      7.830      RAMB36_X0Y2      U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[3].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
Min Period        n/a     FIFO36E1/WRCLK    n/a            2.170         10.000      7.830      RAMB36_X0Y2      U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[3].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
Min Period        n/a     FIFO36E1/RDCLK    n/a            2.170         10.000      7.830      RAMB36_X0Y3      U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[4].gbldl.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
Min Period        n/a     FIFO36E1/WRCLK    n/a            2.170         10.000      7.830      RAMB36_X0Y3      U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[4].gbldl.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
Min Period        n/a     FIFO36E1/RDCLK    n/a            2.170         10.000      7.830      RAMB36_X0Y0      U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[1].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
Min Period        n/a     MMCME2_ADV/PSCLK  n/a            1.999         10.000      8.001      MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/PSCLK
Min Period        n/a     BUFG/I            n/a            1.592         10.000      8.408      BUFGCTRL_X0Y1    clk_usb_buf_BUFG_inst/I
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X23Y15     U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gunf.gunf2.UNDERFLOW_reg/C
Low Pulse Width   Slow    MMCME2_ADV/PSCLK  n/a            1.000         5.000       4.000      MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/PSCLK
Low Pulse Width   Fast    MMCME2_ADV/PSCLK  n/a            1.000         5.000       4.001      MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/PSCLK
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X19Y13     U_reg_main/reg_trigger_width_reg[17]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X19Y13     U_reg_main/reg_trigger_width_reg[19]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X30Y31     U_reg_usb/reg_pattern_reg[372]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X29Y32     U_reg_usb/reg_pattern_reg[381]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X20Y13     U_reg_main/reg_trigger_width_reg[32]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X20Y13     U_reg_main/reg_trigger_width_reg[33]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X20Y13     U_reg_main/reg_trigger_width_reg[35]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X13Y23     U_reg_usb/reg_pattern_reg[3]/C
High Pulse Width  Fast    MMCME2_ADV/PSCLK  n/a            1.000         5.000       4.000      MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/PSCLK
High Pulse Width  Slow    MMCME2_ADV/PSCLK  n/a            1.000         5.000       4.000      MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/PSCLK
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X22Y9      U_reg_main/reg_trigger_width_reg[177]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X22Y9      U_reg_main/reg_trigger_width_reg[179]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X16Y5      U_reg_main/reg_trigger_width_reg[2]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X32Y43     U_reg_usb/reg_pattern_mask_reg[448]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X32Y43     U_reg_usb/reg_pattern_mask_reg[449]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X32Y43     U_reg_usb/reg_pattern_mask_reg[450]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X32Y43     U_reg_usb/reg_pattern_mask_reg[451]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X32Y43     U_reg_usb/reg_pattern_mask_reg[452]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  fe_clk
  To Clock:  fe_clk

Setup :            0  Failing Endpoints,  Worst Slack       14.733ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.420ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.733ns  (required time - arrival time)
  Source:                 U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
                            (recovery check against rising-edge clock fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (fe_clk rise@16.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.348ns (45.954%)  route 0.409ns (54.046%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.268ns = ( 20.268 - 16.000 ) 
    Source Clock Delay      (SCD):    4.538ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=849, routed)         1.438     4.538    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X36Y1          FDPE                                         r  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y1          FDPE (Prop_fdpe_C_Q)         0.348     4.886 f  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/Q
                         net (fo=1, routed)           0.409     5.295    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2
    SLICE_X35Y1          FDPE                                         f  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    16.000    16.000 r  
    H13                                               0.000    16.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    16.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    17.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    18.864    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=849, routed)         1.327    20.268    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X35Y1          FDPE                                         r  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/C
                         clock pessimism              0.224    20.493    
                         clock uncertainty           -0.035    20.457    
    SLICE_X35Y1          FDPE (Recov_fdpe_C_PRE)     -0.429    20.028    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg
  -------------------------------------------------------------------
                         required time                         20.028    
                         arrival time                          -5.295    
  -------------------------------------------------------------------
                         slack                                 14.733    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.420ns  (arrival time - required time)
  Source:                 U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
                            (removal check against rising-edge clock fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.128ns (41.656%)  route 0.179ns (58.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    1.453ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_fe_buf_BUFG_inst/O
                         net (fo=849, routed)         0.594     1.453    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X36Y1          FDPE                                         r  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y1          FDPE (Prop_fdpe_C_Q)         0.128     1.581 f  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/Q
                         net (fo=1, routed)           0.179     1.760    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2
    SLICE_X35Y1          FDPE                                         f  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_fe_buf_BUFG_inst/O
                         net (fo=849, routed)         0.864     1.966    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X35Y1          FDPE                                         r  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/C
                         clock pessimism             -0.477     1.489    
    SLICE_X35Y1          FDPE (Remov_fdpe_C_PRE)     -0.149     1.340    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.340    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.420    





