

================================================================
== Vitis HLS Report for 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS'
================================================================
* Date:           Tue Feb 21 09:47:46 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        real_proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    15014|    15014|  0.150 ms|  0.150 ms|  15014|  15014|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                         |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |        Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- MAT_A_ROWS_MAT_A_COLS  |    15012|    15012|        14|          1|          1|  15000|       yes|
        +-------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 14


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 1
  Pipeline-0 : II = 1, D = 14, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.30>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%shiftreg25 = alloca i32 1"   --->   Operation 17 'alloca' 'shiftreg25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 18 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 19 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 20 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %mem, void @empty_3, i32 0, i32 0, void @empty_13, i32 0, i32 1, void @empty_14, void @empty_15, void @empty_13, i32 16, i32 16, i32 16, i32 16, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %trunc_ln"   --->   Operation 22 'read' 'trunc_ln_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%MatA_DRAM_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %MatA_DRAM"   --->   Operation 23 'read' 'MatA_DRAM_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln0 = store i14 0, i14 %indvar_flatten"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln0 = store i7 0, i7 %i"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 0, i8 %j"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 0, i16 %shiftreg25"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 28 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i14 %indvar_flatten" [real_matmul.cpp:35]   --->   Operation 29 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %mem"   --->   Operation 30 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 31 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (2.20ns)   --->   "%icmp_ln35 = icmp_eq  i14 %indvar_flatten_load, i14 15000" [real_matmul.cpp:35]   --->   Operation 32 'icmp' 'icmp_ln35' <Predicate = true> <Delay = 2.20> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (1.81ns)   --->   "%add_ln35_1 = add i14 %indvar_flatten_load, i14 1" [real_matmul.cpp:35]   --->   Operation 33 'add' 'add_ln35_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln35 = br i1 %icmp_ln35, void %for.inc45, void %MAT_B_ROWS.exitStub" [real_matmul.cpp:35]   --->   Operation 34 'br' 'br_ln35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%j_load = load i8 %j" [real_matmul.cpp:37]   --->   Operation 35 'load' 'j_load' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%i_load = load i7 %i" [real_matmul.cpp:35]   --->   Operation 36 'load' 'i_load' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (1.87ns)   --->   "%add_ln35 = add i7 %i_load, i7 1" [real_matmul.cpp:35]   --->   Operation 37 'add' 'add_ln35' <Predicate = (!icmp_ln35)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (1.55ns)   --->   "%icmp_ln37 = icmp_eq  i8 %j_load, i8 150" [real_matmul.cpp:37]   --->   Operation 38 'icmp' 'icmp_ln37' <Predicate = (!icmp_ln35)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (1.24ns)   --->   "%j_mid2 = select i1 %icmp_ln37, i8 0, i8 %j_load" [real_matmul.cpp:37]   --->   Operation 39 'select' 'j_mid2' <Predicate = (!icmp_ln35)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.99ns)   --->   "%i_cast_mid2_v = select i1 %icmp_ln37, i7 %add_ln35, i7 %i_load" [real_matmul.cpp:37]   --->   Operation 40 'select' 'i_cast_mid2_v' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%i_cast_mid2 = zext i7 %i_cast_mid2_v" [real_matmul.cpp:37]   --->   Operation 41 'zext' 'i_cast_mid2' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_1 : Operation 42 [3/3] (1.05ns) (grouped into DSP with root node add_ln39)   --->   "%mul_ln37 = mul i14 %i_cast_mid2, i14 150" [real_matmul.cpp:37]   --->   Operation 42 'mul' 'mul_ln37' <Predicate = (!icmp_ln35)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 43 [1/1] (1.91ns)   --->   "%add_ln37 = add i8 %j_mid2, i8 1" [real_matmul.cpp:37]   --->   Operation 43 'add' 'add_ln37' <Predicate = (!icmp_ln35)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (1.58ns)   --->   "%store_ln37 = store i14 %add_ln35_1, i14 %indvar_flatten" [real_matmul.cpp:37]   --->   Operation 44 'store' 'store_ln37' <Predicate = (!icmp_ln35)> <Delay = 1.58>
ST_1 : Operation 45 [1/1] (1.58ns)   --->   "%store_ln37 = store i7 %i_cast_mid2_v, i7 %i" [real_matmul.cpp:37]   --->   Operation 45 'store' 'store_ln37' <Predicate = (!icmp_ln35)> <Delay = 1.58>
ST_1 : Operation 46 [1/1] (1.58ns)   --->   "%store_ln37 = store i8 %add_ln37, i8 %j" [real_matmul.cpp:37]   --->   Operation 46 'store' 'store_ln37' <Predicate = (!icmp_ln35)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 5.40>
ST_2 : Operation 47 [2/3] (1.05ns) (grouped into DSP with root node add_ln39)   --->   "%mul_ln37 = mul i14 %i_cast_mid2, i14 150" [real_matmul.cpp:37]   --->   Operation 47 'mul' 'mul_ln37' <Predicate = (!icmp_ln35)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 48 [11/11] (4.21ns)   --->   "%empty_46 = urem i7 %i_cast_mid2_v, i7 20" [real_matmul.cpp:37]   --->   Operation 48 'urem' 'empty_46' <Predicate = (!icmp_ln35)> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%i_cast_mid2_v_cast = zext i7 %i_cast_mid2_v" [real_matmul.cpp:37]   --->   Operation 49 'zext' 'i_cast_mid2_v_cast' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (4.35ns)   --->   "%mul = mul i15 %i_cast_mid2_v_cast, i15 205" [real_matmul.cpp:37]   --->   Operation 50 'mul' 'mul' <Predicate = (!icmp_ln35)> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%tmp = partselect i3 @_ssdm_op_PartSelect.i3.i15.i32.i32, i15 %mul, i32 12, i32 14" [real_matmul.cpp:37]   --->   Operation 51 'partselect' 'tmp' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln39_2 = zext i3 %tmp" [real_matmul.cpp:39]   --->   Operation 52 'zext' 'zext_ln39_2' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_2 : Operation 53 [3/3] (1.05ns) (grouped into DSP with root node add_ln39_3)   --->   "%mul_ln39 = mul i10 %zext_ln39_2, i10 150" [real_matmul.cpp:39]   --->   Operation 53 'mul' 'mul_ln39' <Predicate = (!icmp_ln35)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 4.21>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%j_cast = zext i8 %j_mid2" [real_matmul.cpp:37]   --->   Operation 54 'zext' 'j_cast' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_3 : Operation 55 [1/3] (0.00ns) (grouped into DSP with root node add_ln39)   --->   "%mul_ln37 = mul i14 %i_cast_mid2, i14 150" [real_matmul.cpp:37]   --->   Operation 55 'mul' 'mul_ln37' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 56 [10/11] (4.21ns)   --->   "%empty_46 = urem i7 %i_cast_mid2_v, i7 20" [real_matmul.cpp:37]   --->   Operation 56 'urem' 'empty_46' <Predicate = (!icmp_ln35)> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [2/3] (1.05ns) (grouped into DSP with root node add_ln39_3)   --->   "%mul_ln39 = mul i10 %zext_ln39_2, i10 150" [real_matmul.cpp:39]   --->   Operation 57 'mul' 'mul_ln39' <Predicate = (!icmp_ln35)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 58 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln39 = add i14 %j_cast, i14 %mul_ln37" [real_matmul.cpp:39]   --->   Operation 58 'add' 'add_ln39' <Predicate = (!icmp_ln35)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 5.62>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%j_mid2_cast = zext i8 %j_mid2" [real_matmul.cpp:37]   --->   Operation 59 'zext' 'j_mid2_cast' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_4 : Operation 60 [9/11] (4.21ns)   --->   "%empty_46 = urem i7 %i_cast_mid2_v, i7 20" [real_matmul.cpp:37]   --->   Operation 60 'urem' 'empty_46' <Predicate = (!icmp_ln35)> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/3] (0.00ns) (grouped into DSP with root node add_ln39_3)   --->   "%mul_ln39 = mul i10 %zext_ln39_2, i10 150" [real_matmul.cpp:39]   --->   Operation 61 'mul' 'mul_ln39' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 62 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln39_3 = add i10 %mul_ln39, i10 %j_mid2_cast" [real_matmul.cpp:39]   --->   Operation 62 'add' 'add_ln39_3' <Predicate = (!icmp_ln35)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 63 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln39 = add i14 %j_cast, i14 %mul_ln37" [real_matmul.cpp:39]   --->   Operation 63 'add' 'add_ln39' <Predicate = (!icmp_ln35)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln39 = trunc i14 %add_ln39" [real_matmul.cpp:39]   --->   Operation 64 'trunc' 'trunc_ln39' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %add_ln39, i32 1, i32 13" [real_matmul.cpp:39]   --->   Operation 65 'partselect' 'tmp_3' <Predicate = (!icmp_ln35 & !trunc_ln39)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %tmp_3, i2 0" [real_matmul.cpp:39]   --->   Operation 66 'bitconcatenate' 'and_ln' <Predicate = (!icmp_ln35 & !trunc_ln39)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln39 = zext i15 %and_ln" [real_matmul.cpp:39]   --->   Operation 67 'zext' 'zext_ln39' <Predicate = (!icmp_ln35 & !trunc_ln39)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i2 @_ssdm_op_PartSelect.i2.i14.i32.i32, i14 %add_ln39, i32 1, i32 2" [real_matmul.cpp:39]   --->   Operation 68 'partselect' 'tmp_4' <Predicate = (!icmp_ln35 & !trunc_ln39)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (3.52ns)   --->   "%add_ln39_1 = add i64 %zext_ln39, i64 %MatA_DRAM_read" [real_matmul.cpp:39]   --->   Operation 69 'add' 'add_ln39_1' <Predicate = (!icmp_ln35 & !trunc_ln39)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln39_4 = partselect i60 @_ssdm_op_PartSelect.i60.i64.i32.i32, i64 %add_ln39_1, i32 4, i32 63" [real_matmul.cpp:39]   --->   Operation 70 'partselect' 'trunc_ln39_4' <Predicate = (!icmp_ln35 & !trunc_ln39)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 71 [8/11] (4.21ns)   --->   "%empty_46 = urem i7 %i_cast_mid2_v, i7 20" [real_matmul.cpp:37]   --->   Operation 71 'urem' 'empty_46' <Predicate = (!icmp_ln35)> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 72 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln39_3 = add i10 %mul_ln39, i10 %j_mid2_cast" [real_matmul.cpp:39]   --->   Operation 72 'add' 'add_ln39_3' <Predicate = (!icmp_ln35)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%sext_ln39 = sext i60 %trunc_ln39_4" [real_matmul.cpp:39]   --->   Operation 73 'sext' 'sext_ln39' <Predicate = (!icmp_ln35 & !trunc_ln39)> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%mem_addr = getelementptr i128 %mem, i64 %sext_ln39" [real_matmul.cpp:39]   --->   Operation 74 'getelementptr' 'mem_addr' <Predicate = (!icmp_ln35 & !trunc_ln39)> <Delay = 0.00>
ST_5 : Operation 75 [7/7] (7.30ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %mem_addr, i32 1" [real_matmul.cpp:39]   --->   Operation 75 'readreq' 'mem_load_req' <Predicate = (!icmp_ln35 & !trunc_ln39)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 76 [7/11] (4.21ns)   --->   "%empty_46 = urem i7 %i_cast_mid2_v, i7 20" [real_matmul.cpp:37]   --->   Operation 76 'urem' 'empty_46' <Predicate = (!icmp_ln35)> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 77 [6/7] (7.30ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %mem_addr, i32 1" [real_matmul.cpp:39]   --->   Operation 77 'readreq' 'mem_load_req' <Predicate = (!icmp_ln35 & !trunc_ln39)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 78 [6/11] (4.21ns)   --->   "%empty_46 = urem i7 %i_cast_mid2_v, i7 20" [real_matmul.cpp:37]   --->   Operation 78 'urem' 'empty_46' <Predicate = (!icmp_ln35)> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 79 [5/7] (7.30ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %mem_addr, i32 1" [real_matmul.cpp:39]   --->   Operation 79 'readreq' 'mem_load_req' <Predicate = (!icmp_ln35 & !trunc_ln39)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 80 [5/11] (4.21ns)   --->   "%empty_46 = urem i7 %i_cast_mid2_v, i7 20" [real_matmul.cpp:37]   --->   Operation 80 'urem' 'empty_46' <Predicate = (!icmp_ln35)> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 81 [4/7] (7.30ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %mem_addr, i32 1" [real_matmul.cpp:39]   --->   Operation 81 'readreq' 'mem_load_req' <Predicate = (!icmp_ln35 & !trunc_ln39)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 82 [4/11] (4.21ns)   --->   "%empty_46 = urem i7 %i_cast_mid2_v, i7 20" [real_matmul.cpp:37]   --->   Operation 82 'urem' 'empty_46' <Predicate = (!icmp_ln35)> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 83 [3/7] (7.30ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %mem_addr, i32 1" [real_matmul.cpp:39]   --->   Operation 83 'readreq' 'mem_load_req' <Predicate = (!icmp_ln35 & !trunc_ln39)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 84 [3/11] (4.21ns)   --->   "%empty_46 = urem i7 %i_cast_mid2_v, i7 20" [real_matmul.cpp:37]   --->   Operation 84 'urem' 'empty_46' <Predicate = (!icmp_ln35)> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 85 [2/7] (7.30ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %mem_addr, i32 1" [real_matmul.cpp:39]   --->   Operation 85 'readreq' 'mem_load_req' <Predicate = (!icmp_ln35 & !trunc_ln39)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 86 [2/11] (4.21ns)   --->   "%empty_46 = urem i7 %i_cast_mid2_v, i7 20" [real_matmul.cpp:37]   --->   Operation 86 'urem' 'empty_46' <Predicate = (!icmp_ln35)> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 87 [1/7] (7.30ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %mem_addr, i32 1" [real_matmul.cpp:39]   --->   Operation 87 'readreq' 'mem_load_req' <Predicate = (!icmp_ln35 & !trunc_ln39)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 88 [1/11] (4.21ns)   --->   "%empty_46 = urem i7 %i_cast_mid2_v, i7 20" [real_matmul.cpp:37]   --->   Operation 88 'urem' 'empty_46' <Predicate = (!icmp_ln35)> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 89 [1/1] (0.00ns)   --->   "%empty_47 = trunc i5 %empty_46" [real_matmul.cpp:37]   --->   Operation 89 'trunc' 'empty_47' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_12 : Operation 90 [1/1] (0.00ns)   --->   "%and_ln39_1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %tmp_4, i2 0" [real_matmul.cpp:39]   --->   Operation 90 'bitconcatenate' 'and_ln39_1' <Predicate = (!icmp_ln35 & !trunc_ln39)> <Delay = 0.00>
ST_12 : Operation 91 [1/1] (7.30ns)   --->   "%mem_addr_read = read i128 @_ssdm_op_Read.m_axi.i128P1A, i128 %mem_addr" [real_matmul.cpp:39]   --->   Operation 91 'read' 'mem_addr_read' <Predicate = (!icmp_ln35 & !trunc_ln39)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 92 [1/1] (1.73ns)   --->   "%add_ln39_2 = add i4 %and_ln39_1, i4 %trunc_ln_read" [real_matmul.cpp:39]   --->   Operation 92 'add' 'add_ln39_2' <Predicate = (!icmp_ln35 & !trunc_ln39)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 93 [1/1] (0.95ns)   --->   "%switch_ln39 = switch i5 %empty_47, void %arrayidx4410.case.19, i5 0, void %arrayidx4410.case.0, i5 1, void %arrayidx4410.case.1, i5 2, void %arrayidx4410.case.2, i5 3, void %arrayidx4410.case.3, i5 4, void %arrayidx4410.case.4, i5 5, void %arrayidx4410.case.5, i5 6, void %arrayidx4410.case.6, i5 7, void %arrayidx4410.case.7, i5 8, void %arrayidx4410.case.8, i5 9, void %arrayidx4410.case.9, i5 10, void %arrayidx4410.case.10, i5 11, void %arrayidx4410.case.11, i5 12, void %arrayidx4410.case.12, i5 13, void %arrayidx4410.case.13, i5 14, void %arrayidx4410.case.14, i5 15, void %arrayidx4410.case.15, i5 16, void %arrayidx4410.case.16, i5 17, void %arrayidx4410.case.17, i5 18, void %arrayidx4410.case.18" [real_matmul.cpp:39]   --->   Operation 93 'switch' 'switch_ln39' <Predicate = true> <Delay = 0.95>

State 13 <SV = 12> <Delay = 4.89>
ST_13 : Operation 94 [1/1] (0.00ns)   --->   "%shl_ln39_1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %add_ln39_2, i3 0" [real_matmul.cpp:39]   --->   Operation 94 'bitconcatenate' 'shl_ln39_1' <Predicate = (!icmp_ln35 & !trunc_ln39)> <Delay = 0.00>
ST_13 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln39_1 = zext i7 %shl_ln39_1" [real_matmul.cpp:39]   --->   Operation 95 'zext' 'zext_ln39_1' <Predicate = (!icmp_ln35 & !trunc_ln39)> <Delay = 0.00>
ST_13 : Operation 96 [1/1] (4.89ns)   --->   "%lshr_ln39 = lshr i128 %mem_addr_read, i128 %zext_ln39_1" [real_matmul.cpp:39]   --->   Operation 96 'lshr' 'lshr_ln39' <Predicate = (!icmp_ln35 & !trunc_ln39)> <Delay = 4.89> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 97 [1/1] (0.00ns)   --->   "%trunc_ln39_1 = trunc i128 %lshr_ln39" [real_matmul.cpp:39]   --->   Operation 97 'trunc' 'trunc_ln39_1' <Predicate = (!icmp_ln35 & !trunc_ln39)> <Delay = 0.00>
ST_13 : Operation 98 [1/1] (1.58ns)   --->   "%br_ln39 = br void %for.inc.split._crit_edge" [real_matmul.cpp:39]   --->   Operation 98 'br' 'br_ln39' <Predicate = (!icmp_ln35 & !trunc_ln39)> <Delay = 1.58>
ST_13 : Operation 173 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 173 'ret' 'ret_ln0' <Predicate = (icmp_ln35)> <Delay = 0.00>

State 14 <SV = 13> <Delay = 5.64>
ST_14 : Operation 99 [1/1] (0.00ns)   --->   "%shiftreg25_load = load i16 %shiftreg25"   --->   Operation 99 'load' 'shiftreg25_load' <Predicate = (!icmp_ln35 & !icmp_ln37)> <Delay = 0.00>
ST_14 : Operation 100 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @MAT_A_ROWS_MAT_A_COLS_str"   --->   Operation 100 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_14 : Operation 101 [1/1] (0.00ns)   --->   "%empty_45 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 15000, i64 15000, i64 15000"   --->   Operation 101 'speclooptripcount' 'empty_45' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_14 : Operation 102 [1/1] (0.80ns)   --->   "%shiftreg25_mid2 = select i1 %icmp_ln37, i16 0, i16 %shiftreg25_load" [real_matmul.cpp:37]   --->   Operation 102 'select' 'shiftreg25_mid2' <Predicate = (!icmp_ln35)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 103 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 103 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_14 : Operation 104 [1/1] (0.00ns)   --->   "%shiftreg25_cast = zext i16 %shiftreg25_mid2" [real_matmul.cpp:37]   --->   Operation 104 'zext' 'shiftreg25_cast' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_14 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln39_3 = zext i10 %add_ln39_3" [real_matmul.cpp:39]   --->   Operation 105 'zext' 'zext_ln39_3' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_14 : Operation 106 [1/1] (0.00ns)   --->   "%MatA_V_addr = getelementptr i16 %MatA_V, i64 0, i64 %zext_ln39_3" [real_matmul.cpp:39]   --->   Operation 106 'getelementptr' 'MatA_V_addr' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_14 : Operation 107 [1/1] (0.00ns)   --->   "%MatA_V_1_addr = getelementptr i16 %MatA_V_1, i64 0, i64 %zext_ln39_3" [real_matmul.cpp:39]   --->   Operation 107 'getelementptr' 'MatA_V_1_addr' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_14 : Operation 108 [1/1] (0.00ns)   --->   "%MatA_V_2_addr = getelementptr i16 %MatA_V_2, i64 0, i64 %zext_ln39_3" [real_matmul.cpp:39]   --->   Operation 108 'getelementptr' 'MatA_V_2_addr' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_14 : Operation 109 [1/1] (0.00ns)   --->   "%MatA_V_3_addr = getelementptr i16 %MatA_V_3, i64 0, i64 %zext_ln39_3" [real_matmul.cpp:39]   --->   Operation 109 'getelementptr' 'MatA_V_3_addr' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_14 : Operation 110 [1/1] (0.00ns)   --->   "%MatA_V_4_addr = getelementptr i16 %MatA_V_4, i64 0, i64 %zext_ln39_3" [real_matmul.cpp:39]   --->   Operation 110 'getelementptr' 'MatA_V_4_addr' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_14 : Operation 111 [1/1] (0.00ns)   --->   "%MatA_V_5_addr = getelementptr i16 %MatA_V_5, i64 0, i64 %zext_ln39_3" [real_matmul.cpp:39]   --->   Operation 111 'getelementptr' 'MatA_V_5_addr' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_14 : Operation 112 [1/1] (0.00ns)   --->   "%MatA_V_6_addr = getelementptr i16 %MatA_V_6, i64 0, i64 %zext_ln39_3" [real_matmul.cpp:39]   --->   Operation 112 'getelementptr' 'MatA_V_6_addr' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_14 : Operation 113 [1/1] (0.00ns)   --->   "%MatA_V_7_addr = getelementptr i16 %MatA_V_7, i64 0, i64 %zext_ln39_3" [real_matmul.cpp:39]   --->   Operation 113 'getelementptr' 'MatA_V_7_addr' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_14 : Operation 114 [1/1] (0.00ns)   --->   "%MatA_V_8_addr = getelementptr i16 %MatA_V_8, i64 0, i64 %zext_ln39_3" [real_matmul.cpp:39]   --->   Operation 114 'getelementptr' 'MatA_V_8_addr' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_14 : Operation 115 [1/1] (0.00ns)   --->   "%MatA_V_9_addr = getelementptr i16 %MatA_V_9, i64 0, i64 %zext_ln39_3" [real_matmul.cpp:39]   --->   Operation 115 'getelementptr' 'MatA_V_9_addr' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_14 : Operation 116 [1/1] (0.00ns)   --->   "%MatA_V_10_addr = getelementptr i16 %MatA_V_10, i64 0, i64 %zext_ln39_3" [real_matmul.cpp:39]   --->   Operation 116 'getelementptr' 'MatA_V_10_addr' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_14 : Operation 117 [1/1] (0.00ns)   --->   "%MatA_V_11_addr = getelementptr i16 %MatA_V_11, i64 0, i64 %zext_ln39_3" [real_matmul.cpp:39]   --->   Operation 117 'getelementptr' 'MatA_V_11_addr' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_14 : Operation 118 [1/1] (0.00ns)   --->   "%MatA_V_12_addr = getelementptr i16 %MatA_V_12, i64 0, i64 %zext_ln39_3" [real_matmul.cpp:39]   --->   Operation 118 'getelementptr' 'MatA_V_12_addr' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_14 : Operation 119 [1/1] (0.00ns)   --->   "%MatA_V_13_addr = getelementptr i16 %MatA_V_13, i64 0, i64 %zext_ln39_3" [real_matmul.cpp:39]   --->   Operation 119 'getelementptr' 'MatA_V_13_addr' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_14 : Operation 120 [1/1] (0.00ns)   --->   "%MatA_V_14_addr = getelementptr i16 %MatA_V_14, i64 0, i64 %zext_ln39_3" [real_matmul.cpp:39]   --->   Operation 120 'getelementptr' 'MatA_V_14_addr' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_14 : Operation 121 [1/1] (0.00ns)   --->   "%MatA_V_15_addr = getelementptr i16 %MatA_V_15, i64 0, i64 %zext_ln39_3" [real_matmul.cpp:39]   --->   Operation 121 'getelementptr' 'MatA_V_15_addr' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_14 : Operation 122 [1/1] (0.00ns)   --->   "%MatA_V_16_addr = getelementptr i16 %MatA_V_16, i64 0, i64 %zext_ln39_3" [real_matmul.cpp:39]   --->   Operation 122 'getelementptr' 'MatA_V_16_addr' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_14 : Operation 123 [1/1] (0.00ns)   --->   "%MatA_V_17_addr = getelementptr i16 %MatA_V_17, i64 0, i64 %zext_ln39_3" [real_matmul.cpp:39]   --->   Operation 123 'getelementptr' 'MatA_V_17_addr' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_14 : Operation 124 [1/1] (0.00ns)   --->   "%MatA_V_18_addr = getelementptr i16 %MatA_V_18, i64 0, i64 %zext_ln39_3" [real_matmul.cpp:39]   --->   Operation 124 'getelementptr' 'MatA_V_18_addr' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_14 : Operation 125 [1/1] (0.00ns)   --->   "%MatA_V_19_addr = getelementptr i16 %MatA_V_19, i64 0, i64 %zext_ln39_3" [real_matmul.cpp:39]   --->   Operation 125 'getelementptr' 'MatA_V_19_addr' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_14 : Operation 126 [1/1] (0.00ns)   --->   "%specloopname_ln37 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [real_matmul.cpp:37]   --->   Operation 126 'specloopname' 'specloopname_ln37' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_14 : Operation 127 [1/1] (1.58ns)   --->   "%br_ln39 = br i1 %trunc_ln39, void, void %for.inc.split._crit_edge" [real_matmul.cpp:39]   --->   Operation 127 'br' 'br_ln39' <Predicate = (!icmp_ln35)> <Delay = 1.58>
ST_14 : Operation 128 [1/1] (0.00ns)   --->   "%empty = phi i32 %trunc_ln39_1, void, i32 %shiftreg25_cast, void %for.inc45" [real_matmul.cpp:39]   --->   Operation 128 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 129 [1/1] (0.00ns)   --->   "%trunc_ln39_2 = trunc i32 %empty" [real_matmul.cpp:39]   --->   Operation 129 'trunc' 'trunc_ln39_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 130 [1/1] (0.00ns)   --->   "%trunc_ln39_6 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %empty, i32 16, i32 31" [real_matmul.cpp:39]   --->   Operation 130 'partselect' 'trunc_ln39_6' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 131 [1/1] (3.25ns)   --->   "%store_ln39 = store i16 %trunc_ln39_2, i10 %MatA_V_18_addr" [real_matmul.cpp:39]   --->   Operation 131 'store' 'store_ln39' <Predicate = (empty_47 == 18)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_14 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln39 = br void %arrayidx4410.exit" [real_matmul.cpp:39]   --->   Operation 132 'br' 'br_ln39' <Predicate = (empty_47 == 18)> <Delay = 0.00>
ST_14 : Operation 133 [1/1] (3.25ns)   --->   "%store_ln39 = store i16 %trunc_ln39_2, i10 %MatA_V_17_addr" [real_matmul.cpp:39]   --->   Operation 133 'store' 'store_ln39' <Predicate = (empty_47 == 17)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_14 : Operation 134 [1/1] (0.00ns)   --->   "%br_ln39 = br void %arrayidx4410.exit" [real_matmul.cpp:39]   --->   Operation 134 'br' 'br_ln39' <Predicate = (empty_47 == 17)> <Delay = 0.00>
ST_14 : Operation 135 [1/1] (3.25ns)   --->   "%store_ln39 = store i16 %trunc_ln39_2, i10 %MatA_V_16_addr" [real_matmul.cpp:39]   --->   Operation 135 'store' 'store_ln39' <Predicate = (empty_47 == 16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_14 : Operation 136 [1/1] (0.00ns)   --->   "%br_ln39 = br void %arrayidx4410.exit" [real_matmul.cpp:39]   --->   Operation 136 'br' 'br_ln39' <Predicate = (empty_47 == 16)> <Delay = 0.00>
ST_14 : Operation 137 [1/1] (3.25ns)   --->   "%store_ln39 = store i16 %trunc_ln39_2, i10 %MatA_V_15_addr" [real_matmul.cpp:39]   --->   Operation 137 'store' 'store_ln39' <Predicate = (empty_47 == 15)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_14 : Operation 138 [1/1] (0.00ns)   --->   "%br_ln39 = br void %arrayidx4410.exit" [real_matmul.cpp:39]   --->   Operation 138 'br' 'br_ln39' <Predicate = (empty_47 == 15)> <Delay = 0.00>
ST_14 : Operation 139 [1/1] (3.25ns)   --->   "%store_ln39 = store i16 %trunc_ln39_2, i10 %MatA_V_14_addr" [real_matmul.cpp:39]   --->   Operation 139 'store' 'store_ln39' <Predicate = (empty_47 == 14)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_14 : Operation 140 [1/1] (0.00ns)   --->   "%br_ln39 = br void %arrayidx4410.exit" [real_matmul.cpp:39]   --->   Operation 140 'br' 'br_ln39' <Predicate = (empty_47 == 14)> <Delay = 0.00>
ST_14 : Operation 141 [1/1] (3.25ns)   --->   "%store_ln39 = store i16 %trunc_ln39_2, i10 %MatA_V_13_addr" [real_matmul.cpp:39]   --->   Operation 141 'store' 'store_ln39' <Predicate = (empty_47 == 13)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_14 : Operation 142 [1/1] (0.00ns)   --->   "%br_ln39 = br void %arrayidx4410.exit" [real_matmul.cpp:39]   --->   Operation 142 'br' 'br_ln39' <Predicate = (empty_47 == 13)> <Delay = 0.00>
ST_14 : Operation 143 [1/1] (3.25ns)   --->   "%store_ln39 = store i16 %trunc_ln39_2, i10 %MatA_V_12_addr" [real_matmul.cpp:39]   --->   Operation 143 'store' 'store_ln39' <Predicate = (empty_47 == 12)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_14 : Operation 144 [1/1] (0.00ns)   --->   "%br_ln39 = br void %arrayidx4410.exit" [real_matmul.cpp:39]   --->   Operation 144 'br' 'br_ln39' <Predicate = (empty_47 == 12)> <Delay = 0.00>
ST_14 : Operation 145 [1/1] (3.25ns)   --->   "%store_ln39 = store i16 %trunc_ln39_2, i10 %MatA_V_11_addr" [real_matmul.cpp:39]   --->   Operation 145 'store' 'store_ln39' <Predicate = (empty_47 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_14 : Operation 146 [1/1] (0.00ns)   --->   "%br_ln39 = br void %arrayidx4410.exit" [real_matmul.cpp:39]   --->   Operation 146 'br' 'br_ln39' <Predicate = (empty_47 == 11)> <Delay = 0.00>
ST_14 : Operation 147 [1/1] (3.25ns)   --->   "%store_ln39 = store i16 %trunc_ln39_2, i10 %MatA_V_10_addr" [real_matmul.cpp:39]   --->   Operation 147 'store' 'store_ln39' <Predicate = (empty_47 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_14 : Operation 148 [1/1] (0.00ns)   --->   "%br_ln39 = br void %arrayidx4410.exit" [real_matmul.cpp:39]   --->   Operation 148 'br' 'br_ln39' <Predicate = (empty_47 == 10)> <Delay = 0.00>
ST_14 : Operation 149 [1/1] (3.25ns)   --->   "%store_ln39 = store i16 %trunc_ln39_2, i10 %MatA_V_9_addr" [real_matmul.cpp:39]   --->   Operation 149 'store' 'store_ln39' <Predicate = (empty_47 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_14 : Operation 150 [1/1] (0.00ns)   --->   "%br_ln39 = br void %arrayidx4410.exit" [real_matmul.cpp:39]   --->   Operation 150 'br' 'br_ln39' <Predicate = (empty_47 == 9)> <Delay = 0.00>
ST_14 : Operation 151 [1/1] (3.25ns)   --->   "%store_ln39 = store i16 %trunc_ln39_2, i10 %MatA_V_8_addr" [real_matmul.cpp:39]   --->   Operation 151 'store' 'store_ln39' <Predicate = (empty_47 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_14 : Operation 152 [1/1] (0.00ns)   --->   "%br_ln39 = br void %arrayidx4410.exit" [real_matmul.cpp:39]   --->   Operation 152 'br' 'br_ln39' <Predicate = (empty_47 == 8)> <Delay = 0.00>
ST_14 : Operation 153 [1/1] (3.25ns)   --->   "%store_ln39 = store i16 %trunc_ln39_2, i10 %MatA_V_7_addr" [real_matmul.cpp:39]   --->   Operation 153 'store' 'store_ln39' <Predicate = (empty_47 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_14 : Operation 154 [1/1] (0.00ns)   --->   "%br_ln39 = br void %arrayidx4410.exit" [real_matmul.cpp:39]   --->   Operation 154 'br' 'br_ln39' <Predicate = (empty_47 == 7)> <Delay = 0.00>
ST_14 : Operation 155 [1/1] (3.25ns)   --->   "%store_ln39 = store i16 %trunc_ln39_2, i10 %MatA_V_6_addr" [real_matmul.cpp:39]   --->   Operation 155 'store' 'store_ln39' <Predicate = (empty_47 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_14 : Operation 156 [1/1] (0.00ns)   --->   "%br_ln39 = br void %arrayidx4410.exit" [real_matmul.cpp:39]   --->   Operation 156 'br' 'br_ln39' <Predicate = (empty_47 == 6)> <Delay = 0.00>
ST_14 : Operation 157 [1/1] (3.25ns)   --->   "%store_ln39 = store i16 %trunc_ln39_2, i10 %MatA_V_5_addr" [real_matmul.cpp:39]   --->   Operation 157 'store' 'store_ln39' <Predicate = (empty_47 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_14 : Operation 158 [1/1] (0.00ns)   --->   "%br_ln39 = br void %arrayidx4410.exit" [real_matmul.cpp:39]   --->   Operation 158 'br' 'br_ln39' <Predicate = (empty_47 == 5)> <Delay = 0.00>
ST_14 : Operation 159 [1/1] (3.25ns)   --->   "%store_ln39 = store i16 %trunc_ln39_2, i10 %MatA_V_4_addr" [real_matmul.cpp:39]   --->   Operation 159 'store' 'store_ln39' <Predicate = (empty_47 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_14 : Operation 160 [1/1] (0.00ns)   --->   "%br_ln39 = br void %arrayidx4410.exit" [real_matmul.cpp:39]   --->   Operation 160 'br' 'br_ln39' <Predicate = (empty_47 == 4)> <Delay = 0.00>
ST_14 : Operation 161 [1/1] (3.25ns)   --->   "%store_ln39 = store i16 %trunc_ln39_2, i10 %MatA_V_3_addr" [real_matmul.cpp:39]   --->   Operation 161 'store' 'store_ln39' <Predicate = (empty_47 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_14 : Operation 162 [1/1] (0.00ns)   --->   "%br_ln39 = br void %arrayidx4410.exit" [real_matmul.cpp:39]   --->   Operation 162 'br' 'br_ln39' <Predicate = (empty_47 == 3)> <Delay = 0.00>
ST_14 : Operation 163 [1/1] (3.25ns)   --->   "%store_ln39 = store i16 %trunc_ln39_2, i10 %MatA_V_2_addr" [real_matmul.cpp:39]   --->   Operation 163 'store' 'store_ln39' <Predicate = (empty_47 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_14 : Operation 164 [1/1] (0.00ns)   --->   "%br_ln39 = br void %arrayidx4410.exit" [real_matmul.cpp:39]   --->   Operation 164 'br' 'br_ln39' <Predicate = (empty_47 == 2)> <Delay = 0.00>
ST_14 : Operation 165 [1/1] (3.25ns)   --->   "%store_ln39 = store i16 %trunc_ln39_2, i10 %MatA_V_1_addr" [real_matmul.cpp:39]   --->   Operation 165 'store' 'store_ln39' <Predicate = (empty_47 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_14 : Operation 166 [1/1] (0.00ns)   --->   "%br_ln39 = br void %arrayidx4410.exit" [real_matmul.cpp:39]   --->   Operation 166 'br' 'br_ln39' <Predicate = (empty_47 == 1)> <Delay = 0.00>
ST_14 : Operation 167 [1/1] (3.25ns)   --->   "%store_ln39 = store i16 %trunc_ln39_2, i10 %MatA_V_addr" [real_matmul.cpp:39]   --->   Operation 167 'store' 'store_ln39' <Predicate = (empty_47 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_14 : Operation 168 [1/1] (0.00ns)   --->   "%br_ln39 = br void %arrayidx4410.exit" [real_matmul.cpp:39]   --->   Operation 168 'br' 'br_ln39' <Predicate = (empty_47 == 0)> <Delay = 0.00>
ST_14 : Operation 169 [1/1] (3.25ns)   --->   "%store_ln39 = store i16 %trunc_ln39_2, i10 %MatA_V_19_addr" [real_matmul.cpp:39]   --->   Operation 169 'store' 'store_ln39' <Predicate = (empty_47 == 31) | (empty_47 == 30) | (empty_47 == 29) | (empty_47 == 28) | (empty_47 == 27) | (empty_47 == 26) | (empty_47 == 25) | (empty_47 == 24) | (empty_47 == 23) | (empty_47 == 22) | (empty_47 == 21) | (empty_47 == 20) | (empty_47 == 19)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_14 : Operation 170 [1/1] (0.00ns)   --->   "%br_ln39 = br void %arrayidx4410.exit" [real_matmul.cpp:39]   --->   Operation 170 'br' 'br_ln39' <Predicate = (empty_47 == 31) | (empty_47 == 30) | (empty_47 == 29) | (empty_47 == 28) | (empty_47 == 27) | (empty_47 == 26) | (empty_47 == 25) | (empty_47 == 24) | (empty_47 == 23) | (empty_47 == 22) | (empty_47 == 21) | (empty_47 == 20) | (empty_47 == 19)> <Delay = 0.00>
ST_14 : Operation 171 [1/1] (1.58ns)   --->   "%store_ln37 = store i16 %trunc_ln39_6, i16 %shiftreg25" [real_matmul.cpp:37]   --->   Operation 171 'store' 'store_ln37' <Predicate = true> <Delay = 1.58>
ST_14 : Operation 172 [1/1] (0.00ns)   --->   "%br_ln37 = br void %for.inc" [real_matmul.cpp:37]   --->   Operation 172 'br' 'br_ln37' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 6.3ns
The critical path consists of the following:
	'alloca' operation ('j') [25]  (0 ns)
	'load' operation ('j_load', real_matmul.cpp:37) on local variable 'j' [45]  (0 ns)
	'icmp' operation ('icmp_ln37', real_matmul.cpp:37) [50]  (1.55 ns)
	'select' operation ('j_mid2', real_matmul.cpp:37) [51]  (1.25 ns)
	'add' operation ('add_ln37', real_matmul.cpp:37) [177]  (1.92 ns)
	'store' operation ('store_ln37', real_matmul.cpp:37) of variable 'add_ln37', real_matmul.cpp:37 on local variable 'j' [180]  (1.59 ns)

 <State 2>: 5.4ns
The critical path consists of the following:
	'mul' operation ('mul', real_matmul.cpp:37) [62]  (4.35 ns)
	'mul' operation of DSP[66] ('mul_ln39', real_matmul.cpp:39) [65]  (1.05 ns)

 <State 3>: 4.21ns
The critical path consists of the following:
	'urem' operation ('empty_46', real_matmul.cpp:37) [60]  (4.21 ns)

 <State 4>: 5.62ns
The critical path consists of the following:
	'add' operation of DSP[90] ('add_ln39', real_matmul.cpp:39) [90]  (2.1 ns)
	'add' operation ('add_ln39_1', real_matmul.cpp:39) [99]  (3.52 ns)

 <State 5>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('mem_addr', real_matmul.cpp:39) [102]  (0 ns)
	bus request operation ('mem_load_req', real_matmul.cpp:39) on port 'mem' (real_matmul.cpp:39) [103]  (7.3 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	bus request operation ('mem_load_req', real_matmul.cpp:39) on port 'mem' (real_matmul.cpp:39) [103]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	bus request operation ('mem_load_req', real_matmul.cpp:39) on port 'mem' (real_matmul.cpp:39) [103]  (7.3 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	bus request operation ('mem_load_req', real_matmul.cpp:39) on port 'mem' (real_matmul.cpp:39) [103]  (7.3 ns)

 <State 9>: 7.3ns
The critical path consists of the following:
	bus request operation ('mem_load_req', real_matmul.cpp:39) on port 'mem' (real_matmul.cpp:39) [103]  (7.3 ns)

 <State 10>: 7.3ns
The critical path consists of the following:
	bus request operation ('mem_load_req', real_matmul.cpp:39) on port 'mem' (real_matmul.cpp:39) [103]  (7.3 ns)

 <State 11>: 7.3ns
The critical path consists of the following:
	bus request operation ('mem_load_req', real_matmul.cpp:39) on port 'mem' (real_matmul.cpp:39) [103]  (7.3 ns)

 <State 12>: 7.3ns
The critical path consists of the following:
	bus read operation ('mem_addr_read', real_matmul.cpp:39) on port 'mem' (real_matmul.cpp:39) [104]  (7.3 ns)

 <State 13>: 4.89ns
The critical path consists of the following:
	'lshr' operation ('lshr_ln39', real_matmul.cpp:39) [108]  (4.89 ns)

 <State 14>: 5.65ns
The critical path consists of the following:
	'load' operation ('shiftreg25_load') on local variable 'shiftreg25' [44]  (0 ns)
	'select' operation ('shiftreg25_mid2', real_matmul.cpp:37) [52]  (0.805 ns)
	multiplexor before 'phi' operation ('empty', real_matmul.cpp:39) with incoming values : ('shiftreg25_cast', real_matmul.cpp:37) ('trunc_ln39_1', real_matmul.cpp:39) [112]  (1.59 ns)
	'phi' operation ('empty', real_matmul.cpp:39) with incoming values : ('shiftreg25_cast', real_matmul.cpp:37) ('trunc_ln39_1', real_matmul.cpp:39) [112]  (0 ns)
	'store' operation ('store_ln39', real_matmul.cpp:39) of variable 'trunc_ln39_2', real_matmul.cpp:39 on array 'MatA_V_18' [117]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
