Fitter report for Intv
Fri Dec 24 23:10:41 2021
Quartus Prime Version 17.0.2 Build 602 07/19/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Bidir Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. I/O Assignment Warnings
 19. PLL Usage Summary
 20. Fitter Resource Utilization by Entity
 21. Delay Chain Summary
 22. Pad To Core Delay Chain Fanout
 23. Control Signals
 24. Global & Other Fast Signals
 25. Non-Global High Fan-Out Signals
 26. Fitter RAM Summary
 27. Fitter DSP Block Usage Summary
 28. DSP Block Details
 29. Routing Usage Summary
 30. I/O Rules Summary
 31. I/O Rules Details
 32. I/O Rules Matrix
 33. Fitter Device Options
 34. Operating Settings and Conditions
 35. Estimated Delay Added for Hold Timing Summary
 36. Estimated Delay Added for Hold Timing Details
 37. Fitter Messages
 38. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------------+
; Fitter Summary                                                                    ;
+---------------------------------+-------------------------------------------------+
; Fitter Status                   ; Successful - Fri Dec 24 23:10:40 2021           ;
; Quartus Prime Version           ; 17.0.2 Build 602 07/19/2017 SJ Standard Edition ;
; Revision Name                   ; Intv                                            ;
; Top-level Entity Name           ; sys_top                                         ;
; Family                          ; Cyclone V                                       ;
; Device                          ; 5CSEBA6U23I7                                    ;
; Timing Models                   ; Final                                           ;
; Logic utilization (in ALMs)     ; 13,985 / 41,910 ( 33 % )                        ;
; Total registers                 ; 18222                                           ;
; Total pins                      ; 145 / 314 ( 46 % )                              ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 1,937,282 / 5,662,720 ( 34 % )                  ;
; Total RAM Blocks                ; 265 / 553 ( 48 % )                              ;
; Total DSP Blocks                ; 46 / 112 ( 41 % )                               ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 3 / 6 ( 50 % )                                  ;
; Total DLLs                      ; 0 / 4 ( 0 % )                                   ;
+---------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; 5CSEBA6U23I7                          ;                                       ;
; Use smart compilation                                                      ; On                                    ; Off                                   ;
; Maximum processors allowed for parallel compilation                        ; All                                   ;                                       ;
; Minimum Core Junction Temperature                                          ; -40                                   ;                                       ;
; Maximum Core Junction Temperature                                          ; 100                                   ;                                       ;
; Router Timing Optimization Level                                           ; MAXIMUM                               ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; On                                    ; Off                                   ;
; Placement Effort Multiplier                                                ; 4.0                                   ; 1.0                                   ;
; PowerPlay Power Optimization During Fitting                                ; Off                                   ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; On                                    ; Off                                   ;
; Final Placement Optimizations                                              ; Always                                ; Automatically                         ;
; Periphery to Core Placement and Routing Optimization                       ; On                                    ; Off                                   ;
; Auto Packed Registers                                                      ; Normal                                ; Auto                                  ;
; Auto Delay Chains for High Fanout Input Pins                               ; On                                    ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; On                                    ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; On                                    ; Off                                   ;
; Perform Register Duplication for Performance                               ; On                                    ; Off                                   ;
; Perform Register Retiming for Performance                                  ; On                                    ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; On                                    ; Off                                   ;
; Fitter Effort                                                              ; Standard Fit                          ; Auto Fit                              ;
; Logic Cell Insertion - Logic Duplication                                   ; On                                    ; Auto                                  ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Device initialization clock source                                         ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                                ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                           ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                           ; Care                                  ; Care                                  ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Regenerate Full Fit Report During ECO Compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Active Serial clock source                                                 ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Clamping Diode                                                             ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
; Advanced Physical Optimization                                             ; On                                    ; On                                    ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.12        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   4.9%      ;
;     Processor 3            ;   3.5%      ;
;     Processor 4            ;   3.4%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+---------------------------------------------------+---------------------------------+-----------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                                                                                                        ; Action           ; Operation                                         ; Reason                          ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                                                                      ; Destination Port ; Destination Port Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+---------------------------------------------------+---------------------------------+-----------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; aspi_sck~CLKENA0                                                                                                                                                                                                            ; Created          ; Placement                                         ; Fitter Periphery Placement      ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[0]~CLKENA0                                                                                                                ; Created          ; Placement                                         ; Fitter Periphery Placement      ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; hdmi_tx_clk~CLKENA0                                                                                                                                                                                                         ; Created          ; Placement                                         ; Fitter Periphery Placement      ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_audio:pll_audio|pll_audio_0002:pll_audio_inst|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0                                                                                                                            ; Created          ; Placement                                         ; Fitter Periphery Placement      ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[0]~CLKENA0                                                                                                    ; Created          ; Placement                                         ; Fitter Periphery Placement      ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]~CLKENA0                                                                                                                                          ; Created          ; Placement                                         ; Fitter Periphery Placement      ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|h2f_user0_clk[0]~CLKENA0                                                                                                                                      ; Created          ; Placement                                         ; Fitter Periphery Placement      ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; FPGA_CLK1_50~inputCLKENA0                                                                                                                                                                                                   ; Created          ; Placement                                         ; Fitter Periphery Placement      ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; FPGA_CLK2_50~inputCLKENA0                                                                                                                                                                                                   ; Created          ; Placement                                         ; Fitter Periphery Placement      ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; Add1~10                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; Add23~42                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; Equal33~2                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; alsa:alsa|Add5~38                                                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; alsa:alsa|buf_rptr~11                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|Add17~30                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|Add18~50                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|Add19~41                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|Add20~38                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|Add45~2                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|Add71~49                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|Add72~46                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|Add73~46                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|Add77~14                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|Add80~2                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|Add81~2                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|Add90~49                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|Add91~46                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|Add92~46                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|Add160~41                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|Add161~21                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|Add163~42                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|LessThan27~4                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|LessThan28~2                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|LessThan43~5                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|Selector60~0                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|Selector73~0                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|i_adrsi~0                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|i_hacc[1]~18                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|i_vacc[0]~13                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|i_vacc~8                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|o_adrs~5                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|o_vacc_next~11                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|o_vacc~12                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|off_v~12                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; audio_out:audio_out|i2s:i2s|Add0~18                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; audio_out:audio_out|i2s:i2s|bit_cnt~2                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; cnt[0]~6                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; ddr_svc:ddr_svc|Add1~18                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; ddr_svc:ddr_svc|state~1                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|hps_io:hps_io|Add4~6                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|hps_io:hps_io|Add10~98                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|hps_io:hps_io|Selector214~0                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|hps_io:hps_io|byte_cnt~5                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|intv_core:intv_core|Add10~2                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|intv_core:intv_core|Add12~17                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|intv_core:intv_core|Add12~18                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|intv_core:intv_core|Add13~18                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|intv_core:intv_core|Equal6~1                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|intv_core:intv_core|Selector15~0                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|intv_core:intv_core|Selector60~0                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|intv_core:intv_core|cp1610:i_cp1610|Add1~1                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|intv_core:intv_core|cp1610:i_cp1610|Add1~2                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|intv_core:intv_core|cp1610:i_cp1610|Add2~1                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|intv_core:intv_core|cp1610:i_cp1610|Add2~2                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|intv_core:intv_core|cp1610:i_cp1610|Add3~1                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|intv_core:intv_core|cp1610:i_cp1610|Add3~2                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|intv_core:intv_core|cp1610:i_cp1610|Add4~1                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|intv_core:intv_core|cp1610:i_cp1610|Add4~2                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|intv_core:intv_core|cp1610:i_cp1610|Add5~1                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|intv_core:intv_core|cp1610:i_cp1610|Add6~1                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|intv_core:intv_core|cp1610:i_cp1610|Add8~53                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|intv_core:intv_core|cp1610:i_cp1610|Add8~54                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|intv_core:intv_core|cp1610:i_cp1610|Add9~53                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|intv_core:intv_core|cp1610:i_cp1610|Add9~54                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|intv_core:intv_core|cp1610:i_cp1610|Add11~65                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|intv_core:intv_core|cp1610:i_cp1610|Add11~66                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|intv_core:intv_core|cp1610:i_cp1610|Add12~65                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|intv_core:intv_core|cp1610:i_cp1610|Add12~66                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|intv_core:intv_core|cp1610:i_cp1610|Add14~1                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|intv_core:intv_core|cp1610:i_cp1610|Add14~2                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|intv_core:intv_core|cp1610:i_cp1610|Mux35~0                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|intv_core:intv_core|cp1610:i_cp1610|Mux58~0                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|intv_core:intv_core|cp1610:i_cp1610|Mux58~27                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|intv_core:intv_core|cp1610:i_cp1610|Mux58~30                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|intv_core:intv_core|cp1610:i_cp1610|Mux115~4                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|intv_core:intv_core|cp1610:i_cp1610|Mux115~5                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|intv_core:intv_core|cp1610:i_cp1610|Mux115~10                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|intv_core:intv_core|cp1610:i_cp1610|Mux115~11                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|intv_core:intv_core|cp1610:i_cp1610|Mux115~12                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|intv_core:intv_core|cp1610:i_cp1610|Mux115~13                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|intv_core:intv_core|cp1610:i_cp1610|Mux117~0                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|intv_core:intv_core|cp1610:i_cp1610|Mux117~5                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|intv_core:intv_core|cp1610:i_cp1610|Mux117~11                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|intv_core:intv_core|cp1610:i_cp1610|Mux117~15                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|intv_core:intv_core|cp1610:i_cp1610|Mux117~33                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|intv_core:intv_core|cp1610:i_cp1610|Mux117~51                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|intv_core:intv_core|cp1610:i_cp1610|Mux154~13                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|intv_core:intv_core|cp1610:i_cp1610|Mux154~14                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|intv_core:intv_core|cp1610:i_cp1610|Mux154~17                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|intv_core:intv_core|cp1610:i_cp1610|Mux154~28                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|intv_core:intv_core|cp1610:i_cp1610|Mux154~33                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|intv_core:intv_core|cp1610:i_cp1610|Mux154~38                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|intv_core:intv_core|cp1610:i_cp1610|Selector73~2                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|intv_core:intv_core|cp1610:i_cp1610|Selector73~3                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|intv_core:intv_core|cp1610:i_cp1610|Selector92~2                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|intv_core:intv_core|ivoice:i_ivoice|Add3~25                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|intv_core:intv_core|ivoice:i_ivoice|Add13~39                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|intv_core:intv_core|ivoice:i_ivoice|Add13~49                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|intv_core:intv_core|ivoice:i_ivoice|Add14~13                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|intv_core:intv_core|ivoice:i_ivoice|Add14~14                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|intv_core:intv_core|ivoice:i_ivoice|Add15~14                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|intv_core:intv_core|ivoice:i_ivoice|Add16~14                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|intv_core:intv_core|ivoice:i_ivoice|Add20~50                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|intv_core:intv_core|ivoice:i_ivoice|Add21~54                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|intv_core:intv_core|ivoice:i_ivoice|Add22~50                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|intv_core:intv_core|ivoice:i_ivoice|Add23~54                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|intv_core:intv_core|ivoice:i_ivoice|Add25~54                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|intv_core:intv_core|ivoice:i_ivoice|Add27~54                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|intv_core:intv_core|ivoice:i_ivoice|Add28~50                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|intv_core:intv_core|ivoice:i_ivoice|Add29~54                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|intv_core:intv_core|ivoice:i_ivoice|Add30~50                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|intv_core:intv_core|ivoice:i_ivoice|Add31~54                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|intv_core:intv_core|ivoice:i_ivoice|Add33~13                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|intv_core:intv_core|ivoice:i_ivoice|Add35~2                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|intv_core:intv_core|ivoice:i_ivoice|Equal17~0                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|intv_core:intv_core|ivoice:i_ivoice|LessThan14~0                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|intv_core:intv_core|ivoice:i_ivoice|LessThan18~0                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|intv_core:intv_core|ivoice:i_ivoice|Mux41~0                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|intv_core:intv_core|ivoice:i_ivoice|Mux41~1                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|intv_core:intv_core|ivoice:i_ivoice|Mux44~2                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|intv_core:intv_core|ivoice:i_ivoice|Mux47~1                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|intv_core:intv_core|ivoice:i_ivoice|Selector132~0                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|intv_core:intv_core|ivoice:i_ivoice|Selector148~2                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|intv_core:intv_core|ivoice:i_ivoice|Selector148~6                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|intv_core:intv_core|ivoice:i_ivoice|Selector148~7                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|intv_core:intv_core|ivoice:i_ivoice|Selector148~8                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|intv_core:intv_core|ivoice:i_ivoice|pc~8                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|intv_core:intv_core|ivoice:i_ivoice|reg_dw[0]~20                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|intv_core:intv_core|ivoice:i_ivoice|reg_dw[2]~31                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|intv_core:intv_core|ivoice:i_ivoice|v~60                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|intv_core:intv_core|ivoice:i_ivoice|v~61                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|intv_core:intv_core|ivoice:i_ivoice|v~62                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|intv_core:intv_core|ivoice:i_ivoice|v~63                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|intv_core:intv_core|ivoice:i_ivoice|v~64                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|intv_core:intv_core|ivoice:i_ivoice|v~65                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|intv_core:intv_core|smap[0]~10                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|intv_core:intv_core|snd:i_snd2|Add0~45                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|intv_core:intv_core|snd:i_snd2|Add1~45                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|intv_core:intv_core|snd:i_snd2|Add2~37                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|intv_core:intv_core|snd:i_snd2|LessThan0~3                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|intv_core:intv_core|snd:i_snd2|LessThan1~5                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|intv_core:intv_core|snd:i_snd2|LessThan2~2                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|intv_core:intv_core|snd:i_snd|Add0~45                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|intv_core:intv_core|snd:i_snd|Add1~45                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|intv_core:intv_core|snd:i_snd|Add2~45                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|intv_core:intv_core|snd:i_snd|LessThan0~4                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|intv_core:intv_core|snd:i_snd|LessThan1~4                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|intv_core:intv_core|snd:i_snd|LessThan2~4                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|intv_core:intv_core|state~34                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|intv_core:intv_core|state~36                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|intv_core:intv_core|stic:i_stic|Add0~38                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|intv_core:intv_core|stic:i_stic|Add5~42                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|intv_core:intv_core|stic:i_stic|Add8~10                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|intv_core:intv_core|stic:i_stic|Add13~9                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|intv_core:intv_core|stic:i_stic|Add14~1                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|intv_core:intv_core|stic:i_stic|Add15~0                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|intv_core:intv_core|stic:i_stic|Add15~1                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|intv_core:intv_core|stic:i_stic|Add15~2                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|intv_core:intv_core|stic:i_stic|Add16~0                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|intv_core:intv_core|stic:i_stic|Add16~1                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|intv_core:intv_core|stic:i_stic|Add18~0                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|intv_core:intv_core|stic:i_stic|Add18~3                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|intv_core:intv_core|stic:i_stic|Add20~2                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|intv_core:intv_core|stic:i_stic|Add35~42                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|intv_core:intv_core|stic:i_stic|Add38~5                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|intv_core:intv_core|stic:i_stic|Add42~0                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|intv_core:intv_core|stic:i_stic|Add42~1                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|intv_core:intv_core|stic:i_stic|Equal34~0                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|intv_core:intv_core|stic:i_stic|Mux102~0                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|intv_core:intv_core|stic:i_stic|WideOr0                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|intv_core:intv_core|stic:i_stic|WideOr1                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|intv_core:intv_core|stic:i_stic|ch~2                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|intv_core:intv_core|stic:i_stic|padrsc~13                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector27~1                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector27~2                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector31~1                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector31~2                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector31~7                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector31~8                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector31~9                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector31~11                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector31~12                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector34~1                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector35~0                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector35~1                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector35~4                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector35~5                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector35~6                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector36~0                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector36~1                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector36~2                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector36~3                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector36~4                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector36~5                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector36~7                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector38~2                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector39~3                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector39~6                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector41~0                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector42~1                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector42~2                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector42~3                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector42~4                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector44~1                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector44~2                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector44~3                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector45~1                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector45~2                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector46~2                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector46~3                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector47~0                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector47~1                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~6                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~7                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~8                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~12                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~13                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~14                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~15                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~16                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~17                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~18                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~23                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~25                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~26                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~29                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~31                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~33                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~34                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~35                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~39                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~41                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~43                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~45                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~57                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~58                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~59                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~60                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~61                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~62                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~63                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~64                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~67                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~73                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~74                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~75                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~76                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~77                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~78                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~79                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~80                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~81                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~82                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~83                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~84                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~85                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~86                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~89                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~90                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~91                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~92                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~93                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~96                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~97                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~98                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~99                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~101                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~111                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~112                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~113                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~118                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~119                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~120                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~29                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~33                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~80                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~81                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~83                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~84                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~85                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~86                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~88                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~97                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~98                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~99                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~100                                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~101                                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~103                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~111                                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~115                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~119                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~127                                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~128                                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~129                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~130                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~131                                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~133                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~135                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~136                                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~160                                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~161                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~162                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~163                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~164                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~165                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~166                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~167                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~168                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~169                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~170                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~171                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~172                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~173                                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~174                                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~175                                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~176                                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~177                                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~183                                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~187                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~188                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~189                                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~190                                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop~12                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop~17                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux:dprio_mux_inst|dprio_address[3]~4                                ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux:dprio_mux_inst|dprio_writedata[4]~5                              ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux:dprio_mux_inst|dprio_writedata[4]~19                             ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux:dprio_mux_inst|dprio_writedata[4]~20                             ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux:dprio_mux_inst|dprio_writedata[4]~22                             ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux:dprio_mux_inst|dprio_writedata[7]~24                             ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux:dprio_mux_inst|dprio_writedata[7]~25                             ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|Add1~14                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|shifts_done_counter~4                 ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|video_freak:video_freak|Add5~26                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|video_freak:video_freak|Add6~34                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|video_freak:video_freak|LessThan1~3                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|video_freak:video_freak|LessThan3~1                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Add1~29                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Add2~29                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Add3~9                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Add3~10                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Equal2~1                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Equal3~1                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Equal4~0                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Equal5~0                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Add0~34                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Add1~34                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Add2~34                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Add3~34                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Add4~34                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Add5~34                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|mul24x3~49                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|mul24x3~52                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|mul24x3~55                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|mul24x3~58                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|mul24x3~60                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|mul24x3~62                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|LessThan0~1                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|LessThan1~1                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|ce_x4i~1                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|ce_x4i~5                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; hdmi_config:hdmi_config|Add0~1                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; hdmi_config:hdmi_config|Mux17~0                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; osd:hdmi_osd|Add2~1                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; osd:hdmi_osd|Add2~1_OTERM83                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; osd:hdmi_osd|Add2~5_OTERM81                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; osd:hdmi_osd|Add2~9                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; osd:hdmi_osd|Add2~9_OTERM79                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; osd:hdmi_osd|Add2~13                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; osd:hdmi_osd|Add2~13_OTERM77                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; osd:hdmi_osd|Add2~17                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; osd:hdmi_osd|Add2~17_OTERM75                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; osd:hdmi_osd|Add2~21                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; osd:hdmi_osd|Add2~21_OTERM73                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; osd:hdmi_osd|Add2~25                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; osd:hdmi_osd|Add2~25_OTERM71                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; osd:hdmi_osd|Add2~29                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; osd:hdmi_osd|Add2~29_OTERM69                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; osd:hdmi_osd|Add2~33                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; osd:hdmi_osd|Add2~33_OTERM67                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; osd:hdmi_osd|Add2~37                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; osd:hdmi_osd|Add2~37_OTERM65                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; osd:hdmi_osd|Add2~41                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; osd:hdmi_osd|Add2~41_OTERM63                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; osd:hdmi_osd|Add2~45                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; osd:hdmi_osd|Add2~45_OTERM61                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; osd:hdmi_osd|Add2~49                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; osd:hdmi_osd|Add2~49_OTERM59                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; osd:hdmi_osd|Add2~53                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; osd:hdmi_osd|Add2~53_OTERM57                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; osd:hdmi_osd|Add2~57                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; osd:hdmi_osd|Add2~57_OTERM55                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; osd:hdmi_osd|Add2~61                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; osd:hdmi_osd|Add2~61_OTERM53                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; osd:hdmi_osd|Add2~65                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; osd:hdmi_osd|Add2~65_OTERM51                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; osd:hdmi_osd|Add2~69                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; osd:hdmi_osd|Add2~69_OTERM49                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; osd:hdmi_osd|Add2~73                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; osd:hdmi_osd|Add2~73_OTERM47                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; osd:hdmi_osd|Add2~77                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; osd:hdmi_osd|Add2~77_OTERM45                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; osd:hdmi_osd|Add2~81                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; osd:hdmi_osd|Add2~81_OTERM43                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; osd:hdmi_osd|Add2~85                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; osd:hdmi_osd|Add2~85_OTERM41                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; osd:hdmi_osd|Add2~89                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; osd:hdmi_osd|Add2~89_NEW_REG36_RTM038                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; osd:hdmi_osd|Add2~89_OTERM37                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; osd:hdmi_osd|Add2~89_RTM039                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; osd:hdmi_osd|Add2~89_RTM039                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; osd:hdmi_osd|Add2~90                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; osd:hdmi_osd|Add17~2                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; osd:hdmi_osd|Add19~45                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; osd:hdmi_osd|Add20~2                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; osd:hdmi_osd|Add22~38                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; osd:hdmi_osd|Add24~34                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; osd:hdmi_osd|Equal12~2                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; osd:hdmi_osd|cnt[0]                                                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; osd:hdmi_osd|cnt[1]                                                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; osd:hdmi_osd|cnt[2]                                                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; osd:hdmi_osd|cnt[3]                                                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; osd:hdmi_osd|cnt[4]                                                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; osd:hdmi_osd|cnt[5]                                                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; osd:hdmi_osd|cnt[6]                                                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; osd:hdmi_osd|cnt[7]                                                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; osd:hdmi_osd|cnt[8]                                                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; osd:hdmi_osd|cnt[9]                                                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; osd:hdmi_osd|cnt[10]                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; osd:hdmi_osd|cnt[11]                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; osd:hdmi_osd|cnt[12]                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; osd:hdmi_osd|cnt[13]                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; osd:hdmi_osd|cnt[14]                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; osd:hdmi_osd|cnt[15]                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; osd:hdmi_osd|cnt[16]                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; osd:hdmi_osd|cnt[17]                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; osd:hdmi_osd|cnt[18]                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; osd:hdmi_osd|cnt[19]                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; osd:hdmi_osd|cnt[20]                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; osd:hdmi_osd|cnt[21]                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; osd:hdmi_osd|h_osd_start~12                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; osd:hdmi_osd|osd_hcnt2~0                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; osd:hdmi_osd|osd_vcnt~14                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; osd:hdmi_osd|v_cnt~4                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; osd:vga_osd|Add17~2                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; osd:vga_osd|Add19~61                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; osd:vga_osd|Add20~6                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; osd:vga_osd|Add22~26                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; osd:vga_osd|Add24~38                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; osd:vga_osd|Equal12~2                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; osd:vga_osd|altshift_taps:rdout2_rtl_0|shift_taps_ftu:auto_generated|cntr_shf:cntr1|counter_comb_bita0~COUT                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; osd:vga_osd|altshift_taps:rdout2_rtl_0|shift_taps_ftu:auto_generated|cntr_shf:cntr1|counter_reg_bit[0]~0                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; osd:vga_osd|altshift_taps:rdout2_rtl_1|shift_taps_0vu:auto_generated|cntr_ohf:cntr1|counter_comb_bita0~COUT                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; osd:vga_osd|altshift_taps:rdout2_rtl_1|shift_taps_0vu:auto_generated|cntr_ohf:cntr1|counter_reg_bit[0]~0                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; osd:vga_osd|h_osd_start~8                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; osd:vga_osd|osd_hcnt2~0                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; osd:vga_osd|osd_vcnt~21                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; osd:vga_osd|v_cnt~2                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector27~1                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector27~7                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector27~9                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector31~0                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector31~1                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector31~2                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector34~2                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector34~3                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector34~6                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector34~7                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector35~4                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector35~5                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector36~0                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector36~1                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector36~2                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector38~0                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector38~4                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector39~5                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector39~6                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector41~0                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector42~1                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector42~2                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector42~3                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector42~4                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector43~1                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector43~4                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector43~6                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector43~8                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector43~9                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector43~12                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector44~0                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector44~1                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector44~2                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector45~0                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector46~0                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector47~1                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~12                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~16                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~17                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~18                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~19                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~22                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~24                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~25                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~28                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~30                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~32                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~33                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~34                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~35                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~37                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~42                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~43                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~45                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~48                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~50                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~51                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~52                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~53                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~54                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~55                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~57                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~58                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~59                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~60                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~62                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~64                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~65                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~67                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~84                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~85                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~86                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~87                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~88                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~89                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~90                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~93                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~98                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~99                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~100                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~101                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~102                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~103                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~104                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~106                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~108                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~109                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~111                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~115                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~116                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~125                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~126                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~127                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~129                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~132                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~134                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~3                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~31                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~32                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~34                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~37                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~59                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~60                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~61                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~63                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~64                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~65                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~66                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~69                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~71                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~72                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~73                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~74                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~75                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~76                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~99                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~100                                                           ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~101                                                           ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~102                                                           ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~104                                                           ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~105                                                           ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~106                                                           ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~107                                                           ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~108                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~109                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~110                                                           ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~111                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~133                                                           ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~135                                                           ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~136                                                           ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~137                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~158                                                           ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~159                                                           ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~181                                                           ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~183                                                           ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~184                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~206                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~207                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~208                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~209                                                           ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~210                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~211                                                           ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~212                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~234                                                           ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~235                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~236                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~238                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~239                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~281                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~282                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~304                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~305                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~307                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~308                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~330                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~331                                                           ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~332                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~354                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~355                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~356                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~378                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~379                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~380                                                           ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~392                                                           ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~413                                                           ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~414                                                           ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~419                                                           ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~420                                                           ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~421                                                           ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~488                                                           ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux:dprio_mux_inst|dprio_address[3]~12                                       ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux:dprio_mux_inst|dprio_address[3]~13                                       ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|Add1~10                                       ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|shifts_done_counter~2                         ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|shifts_done_counter~4                         ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address~20                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address~22                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_hdmi_adj:pll_hdmi_adj|Add6~74                                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_hdmi_adj:pll_hdmi_adj|Add10~33                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_hdmi_adj:pll_hdmi_adj|Add21~1                                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_hdmi_adj:pll_hdmi_adj|Equal5~6                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_hdmi_adj:pll_hdmi_adj|LessThan5~7                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_hdmi_adj:pll_hdmi_adj|Selector39~0                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; pll_hdmi_adj:pll_hdmi_adj|mfrac~12                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; scanlines:HDMI_scanlines|Add1~10                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; scanlines:HDMI_scanlines|Add2~6                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; scanlines:HDMI_scanlines|Add3~18                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; scanlines:HDMI_scanlines|Mux7~0                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; scanlines:HDMI_scanlines|Mux15~0                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; scanlines:HDMI_scanlines|Mux23~0                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|Add1~29                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|Add2~18                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|write_terminate_counter~9                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; vga_out:vga_scaler_out|Add12~36                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; vga_out:vga_scaler_out|Add12~36_RTM035                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; vga_out:vga_scaler_out|Add12~39                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; vga_out:vga_scaler_out|Add12~39_RTM034                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; vga_out:vga_scaler_out|Add12~39_RTM034                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; vga_out:vga_scaler_out|altshift_taps:din1_rtl_0|shift_taps_puu:auto_generated|cntr_ohf:cntr1|counter_comb_bita0~COUT                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; vga_out:vga_scaler_out|altshift_taps:din1_rtl_0|shift_taps_puu:auto_generated|cntr_ohf:cntr1|counter_reg_bit[0]~0                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; vga_out:vga_scaler_out|pb_1g[5]                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; vga_out:vga_scaler_out|pr_1g[4]                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; vga_out:vga_scaler_out|pr_1g[4]_OTERM3                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; vga_out:vga_scaler_out|pr_1g[4]_OTERM5                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; vga_out:vga_scaler_out|pr_1g[5]                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; vga_out:vga_scaler_out|pr_1g[6]                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; vga_out:vga_scaler_out|pr_1g[6]_OTERM23                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; vga_out:vga_scaler_out|pr_1g[6]_OTERM25                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; vga_out:vga_scaler_out|pr_1g[6]_OTERM31                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; vga_out:vga_scaler_out|pr_1g[6]_OTERM33                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; vga_out:vga_scaler_out|pr_1g[7]                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; vga_out:vga_scaler_out|pr_1g[8]                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; vga_out:vga_scaler_out|pr_1g[8]_OTERM19                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; vga_out:vga_scaler_out|pr_1g[8]_OTERM21                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; vga_out:vga_scaler_out|pr_1g[8]_OTERM29                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; vga_out:vga_scaler_out|pr_1g[9]                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; vga_out:vga_scaler_out|pr_1g[10]                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; vga_out:vga_scaler_out|pr_1g[10]_OTERM1                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; vga_out:vga_scaler_out|pr_1g[10]_OTERM7                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; vga_out:vga_scaler_out|pr_1g[10]_OTERM9                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; vga_out:vga_scaler_out|pr_1g[10]_OTERM17                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; vga_out:vga_scaler_out|pr_1g[10]_OTERM27                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; vga_out:vga_scaler_out|pr_1g[11]                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; vga_out:vga_scaler_out|pr_1g[12]                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; vga_out:vga_scaler_out|pr_1g[12]_OTERM13                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; vga_out:vga_scaler_out|pr_1g[12]_OTERM15                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; vga_out:vga_scaler_out|pr_1g[13]                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; vga_out:vga_scaler_out|pr_1g[14]                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; vga_out:vga_scaler_out|pr_1g[14]_OTERM11                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|i_h_bil_t.b[4]                                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                                                   ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.b[5]                                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                                                   ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.b[6]                                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                                                   ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.b[7]                                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                                                   ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.b[8]                                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                                                   ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.b[9]                                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                                                   ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.b[10]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                                                   ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.b[11]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                                                   ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.b[12]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                                                   ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.g[4]                                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                                                   ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.g[5]                                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                                                   ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.g[6]                                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                                                   ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.g[7]                                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                                                   ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.g[8]                                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                                                   ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.g[9]                                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                                                   ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.g[10]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                                                   ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.g[11]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                                                   ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.g[12]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                                                   ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.r[4]                                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                                                   ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.r[5]                                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                                                   ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.r[6]                                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                                                   ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.r[7]                                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                                                   ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.r[8]                                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                                                   ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.r[9]                                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                                                   ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.r[10]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                                                   ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.r[11]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                                                   ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.r[12]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                                                   ; RESULTA          ;                       ;
; ascal:ascal|i_hpix2.b[0]                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                                                   ; AY               ;                       ;
; ascal:ascal|i_hpix2.b[0]                                                                                                                                                                                                    ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix2.b[0]~_Duplicate_1                                                                                                                                                                                                 ; Q                ;                       ;
; ascal:ascal|i_hpix2.b[1]                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                                                   ; AY               ;                       ;
; ascal:ascal|i_hpix2.b[1]                                                                                                                                                                                                    ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix2.b[1]~_Duplicate_1                                                                                                                                                                                                 ; Q                ;                       ;
; ascal:ascal|i_hpix2.b[2]                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                                                   ; AY               ;                       ;
; ascal:ascal|i_hpix2.b[2]                                                                                                                                                                                                    ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix2.b[2]~_Duplicate_1                                                                                                                                                                                                 ; Q                ;                       ;
; ascal:ascal|i_hpix2.b[3]                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                                                   ; AY               ;                       ;
; ascal:ascal|i_hpix2.b[3]                                                                                                                                                                                                    ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix2.b[3]~_Duplicate_1                                                                                                                                                                                                 ; Q                ;                       ;
; ascal:ascal|i_hpix2.b[4]                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                                                   ; AY               ;                       ;
; ascal:ascal|i_hpix2.b[4]                                                                                                                                                                                                    ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix2.b[4]~_Duplicate_1                                                                                                                                                                                                 ; Q                ;                       ;
; ascal:ascal|i_hpix2.b[5]                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                                                   ; AY               ;                       ;
; ascal:ascal|i_hpix2.b[5]                                                                                                                                                                                                    ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix2.b[5]~_Duplicate_1                                                                                                                                                                                                 ; Q                ;                       ;
; ascal:ascal|i_hpix2.b[6]                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                                                   ; AY               ;                       ;
; ascal:ascal|i_hpix2.b[6]                                                                                                                                                                                                    ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix2.b[6]~_Duplicate_1                                                                                                                                                                                                 ; Q                ;                       ;
; ascal:ascal|i_hpix2.b[7]                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                                                   ; AY               ;                       ;
; ascal:ascal|i_hpix2.b[7]                                                                                                                                                                                                    ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix2.b[7]~_Duplicate_1                                                                                                                                                                                                 ; Q                ;                       ;
; ascal:ascal|i_hpix2.g[0]                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                                                   ; AY               ;                       ;
; ascal:ascal|i_hpix2.g[0]                                                                                                                                                                                                    ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix2.g[0]~_Duplicate_1                                                                                                                                                                                                 ; Q                ;                       ;
; ascal:ascal|i_hpix2.g[1]                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                                                   ; AY               ;                       ;
; ascal:ascal|i_hpix2.g[1]                                                                                                                                                                                                    ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix2.g[1]~_Duplicate_1                                                                                                                                                                                                 ; Q                ;                       ;
; ascal:ascal|i_hpix2.g[2]                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                                                   ; AY               ;                       ;
; ascal:ascal|i_hpix2.g[2]                                                                                                                                                                                                    ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix2.g[2]~_Duplicate_1                                                                                                                                                                                                 ; Q                ;                       ;
; ascal:ascal|i_hpix2.g[3]                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                                                   ; AY               ;                       ;
; ascal:ascal|i_hpix2.g[3]                                                                                                                                                                                                    ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix2.g[3]~_Duplicate_1                                                                                                                                                                                                 ; Q                ;                       ;
; ascal:ascal|i_hpix2.g[4]                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                                                   ; AY               ;                       ;
; ascal:ascal|i_hpix2.g[4]                                                                                                                                                                                                    ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix2.g[4]~_Duplicate_1                                                                                                                                                                                                 ; Q                ;                       ;
; ascal:ascal|i_hpix2.g[5]                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                                                   ; AY               ;                       ;
; ascal:ascal|i_hpix2.g[5]                                                                                                                                                                                                    ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix2.g[5]~_Duplicate_1                                                                                                                                                                                                 ; Q                ;                       ;
; ascal:ascal|i_hpix2.g[6]                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                                                   ; AY               ;                       ;
; ascal:ascal|i_hpix2.g[6]                                                                                                                                                                                                    ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix2.g[6]~_Duplicate_1                                                                                                                                                                                                 ; Q                ;                       ;
; ascal:ascal|i_hpix2.g[7]                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                                                   ; AY               ;                       ;
; ascal:ascal|i_hpix2.g[7]                                                                                                                                                                                                    ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix2.g[7]~_Duplicate_1                                                                                                                                                                                                 ; Q                ;                       ;
; ascal:ascal|i_hpix2.r[0]                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                                                   ; AY               ;                       ;
; ascal:ascal|i_hpix2.r[0]                                                                                                                                                                                                    ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix2.r[0]~_Duplicate_1                                                                                                                                                                                                 ; Q                ;                       ;
; ascal:ascal|i_hpix2.r[1]                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                                                   ; AY               ;                       ;
; ascal:ascal|i_hpix2.r[1]                                                                                                                                                                                                    ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix2.r[1]~_Duplicate_1                                                                                                                                                                                                 ; Q                ;                       ;
; ascal:ascal|i_hpix2.r[2]                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                                                   ; AY               ;                       ;
; ascal:ascal|i_hpix2.r[2]                                                                                                                                                                                                    ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix2.r[2]~_Duplicate_1                                                                                                                                                                                                 ; Q                ;                       ;
; ascal:ascal|i_hpix2.r[3]                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                                                   ; AY               ;                       ;
; ascal:ascal|i_hpix2.r[3]                                                                                                                                                                                                    ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix2.r[3]~_Duplicate_1                                                                                                                                                                                                 ; Q                ;                       ;
; ascal:ascal|i_hpix2.r[4]                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                                                   ; AY               ;                       ;
; ascal:ascal|i_hpix2.r[4]                                                                                                                                                                                                    ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix2.r[4]~_Duplicate_1                                                                                                                                                                                                 ; Q                ;                       ;
; ascal:ascal|i_hpix2.r[5]                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                                                   ; AY               ;                       ;
; ascal:ascal|i_hpix2.r[5]                                                                                                                                                                                                    ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix2.r[5]~_Duplicate_1                                                                                                                                                                                                 ; Q                ;                       ;
; ascal:ascal|i_hpix2.r[6]                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                                                   ; AY               ;                       ;
; ascal:ascal|i_hpix2.r[6]                                                                                                                                                                                                    ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix2.r[6]~_Duplicate_1                                                                                                                                                                                                 ; Q                ;                       ;
; ascal:ascal|i_hpix2.r[7]                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                                                   ; AY               ;                       ;
; ascal:ascal|i_hpix2.r[7]                                                                                                                                                                                                    ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix2.r[7]~_Duplicate_1                                                                                                                                                                                                 ; Q                ;                       ;
; ascal:ascal|i_hpix3.b[0]                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                                                   ; BY               ;                       ;
; ascal:ascal|i_hpix3.b[0]                                                                                                                                                                                                    ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix3.b[0]~_Duplicate_1                                                                                                                                                                                                 ; Q                ;                       ;
; ascal:ascal|i_hpix3.b[1]                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                                                   ; BY               ;                       ;
; ascal:ascal|i_hpix3.b[1]                                                                                                                                                                                                    ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix3.b[1]~_Duplicate_1                                                                                                                                                                                                 ; Q                ;                       ;
; ascal:ascal|i_hpix3.b[2]                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                                                   ; BY               ;                       ;
; ascal:ascal|i_hpix3.b[2]                                                                                                                                                                                                    ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix3.b[2]~_Duplicate_1                                                                                                                                                                                                 ; Q                ;                       ;
; ascal:ascal|i_hpix3.b[3]                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                                                   ; BY               ;                       ;
; ascal:ascal|i_hpix3.b[3]                                                                                                                                                                                                    ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix3.b[3]~_Duplicate_1                                                                                                                                                                                                 ; Q                ;                       ;
; ascal:ascal|i_hpix3.b[4]                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                                                   ; BY               ;                       ;
; ascal:ascal|i_hpix3.b[4]                                                                                                                                                                                                    ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix3.b[4]~_Duplicate_1                                                                                                                                                                                                 ; Q                ;                       ;
; ascal:ascal|i_hpix3.b[5]                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                                                   ; BY               ;                       ;
; ascal:ascal|i_hpix3.b[5]                                                                                                                                                                                                    ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix3.b[5]~_Duplicate_1                                                                                                                                                                                                 ; Q                ;                       ;
; ascal:ascal|i_hpix3.b[6]                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                                                   ; BY               ;                       ;
; ascal:ascal|i_hpix3.b[6]                                                                                                                                                                                                    ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix3.b[6]~_Duplicate_1                                                                                                                                                                                                 ; Q                ;                       ;
; ascal:ascal|i_hpix3.b[7]                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                                                   ; BY               ;                       ;
; ascal:ascal|i_hpix3.b[7]                                                                                                                                                                                                    ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix3.b[7]~_Duplicate_1                                                                                                                                                                                                 ; Q                ;                       ;
; ascal:ascal|i_hpix3.g[0]                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                                                   ; BY               ;                       ;
; ascal:ascal|i_hpix3.g[0]                                                                                                                                                                                                    ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix3.g[0]~_Duplicate_1                                                                                                                                                                                                 ; Q                ;                       ;
; ascal:ascal|i_hpix3.g[1]                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                                                   ; BY               ;                       ;
; ascal:ascal|i_hpix3.g[1]                                                                                                                                                                                                    ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix3.g[1]~_Duplicate_1                                                                                                                                                                                                 ; Q                ;                       ;
; ascal:ascal|i_hpix3.g[2]                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                                                   ; BY               ;                       ;
; ascal:ascal|i_hpix3.g[2]                                                                                                                                                                                                    ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix3.g[2]~_Duplicate_1                                                                                                                                                                                                 ; Q                ;                       ;
; ascal:ascal|i_hpix3.g[3]                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                                                   ; BY               ;                       ;
; ascal:ascal|i_hpix3.g[3]                                                                                                                                                                                                    ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix3.g[3]~_Duplicate_1                                                                                                                                                                                                 ; Q                ;                       ;
; ascal:ascal|i_hpix3.g[4]                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                                                   ; BY               ;                       ;
; ascal:ascal|i_hpix3.g[4]                                                                                                                                                                                                    ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix3.g[4]~_Duplicate_1                                                                                                                                                                                                 ; Q                ;                       ;
; ascal:ascal|i_hpix3.g[5]                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                                                   ; BY               ;                       ;
; ascal:ascal|i_hpix3.g[5]                                                                                                                                                                                                    ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix3.g[5]~_Duplicate_1                                                                                                                                                                                                 ; Q                ;                       ;
; ascal:ascal|i_hpix3.g[6]                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                                                   ; BY               ;                       ;
; ascal:ascal|i_hpix3.g[6]                                                                                                                                                                                                    ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix3.g[6]~_Duplicate_1                                                                                                                                                                                                 ; Q                ;                       ;
; ascal:ascal|i_hpix3.g[7]                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                                                   ; BY               ;                       ;
; ascal:ascal|i_hpix3.g[7]                                                                                                                                                                                                    ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix3.g[7]~_Duplicate_1                                                                                                                                                                                                 ; Q                ;                       ;
; ascal:ascal|i_hpix3.r[0]                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                                                   ; BY               ;                       ;
; ascal:ascal|i_hpix3.r[0]                                                                                                                                                                                                    ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix3.r[0]~_Duplicate_1                                                                                                                                                                                                 ; Q                ;                       ;
; ascal:ascal|i_hpix3.r[1]                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                                                   ; BY               ;                       ;
; ascal:ascal|i_hpix3.r[1]                                                                                                                                                                                                    ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix3.r[1]~_Duplicate_1                                                                                                                                                                                                 ; Q                ;                       ;
; ascal:ascal|i_hpix3.r[2]                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                                                   ; BY               ;                       ;
; ascal:ascal|i_hpix3.r[2]                                                                                                                                                                                                    ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix3.r[2]~_Duplicate_1                                                                                                                                                                                                 ; Q                ;                       ;
; ascal:ascal|i_hpix3.r[3]                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                                                   ; BY               ;                       ;
; ascal:ascal|i_hpix3.r[3]                                                                                                                                                                                                    ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix3.r[3]~_Duplicate_1                                                                                                                                                                                                 ; Q                ;                       ;
; ascal:ascal|i_hpix3.r[4]                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                                                   ; BY               ;                       ;
; ascal:ascal|i_hpix3.r[4]                                                                                                                                                                                                    ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix3.r[4]~_Duplicate_1                                                                                                                                                                                                 ; Q                ;                       ;
; ascal:ascal|i_hpix3.r[5]                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                                                   ; BY               ;                       ;
; ascal:ascal|i_hpix3.r[5]                                                                                                                                                                                                    ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix3.r[5]~_Duplicate_1                                                                                                                                                                                                 ; Q                ;                       ;
; ascal:ascal|i_hpix3.r[6]                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                                                   ; BY               ;                       ;
; ascal:ascal|i_hpix3.r[6]                                                                                                                                                                                                    ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix3.r[6]~_Duplicate_1                                                                                                                                                                                                 ; Q                ;                       ;
; ascal:ascal|i_hpix3.r[7]                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                                                   ; BY               ;                       ;
; ascal:ascal|i_hpix3.r[7]                                                                                                                                                                                                    ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix3.r[7]~_Duplicate_1                                                                                                                                                                                                 ; Q                ;                       ;
; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Mult13~8                                                                                                                                                                                                                  ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[1]                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[2]                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[3]                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[4]                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[5]                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[6]                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[7]                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[8]                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[9]                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[10]                                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[11]                                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[12]                                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[13]                                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[14]                                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[15]                                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[16]                                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[17]                                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[18]                                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[19]                                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[20]                                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[21]                                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[22]                                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[23]                                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                                                             ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.b[4]                                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                                                                  ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.b[5]                                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                                                                  ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.b[6]                                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                                                                  ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.b[7]                                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                                                                  ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.b[8]                                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                                                                  ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.b[9]                                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                                                                  ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.b[10]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                                                                  ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.b[11]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                                                                  ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.b[12]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                                                                  ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.g[4]                                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                                                                  ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.g[5]                                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                                                                  ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.g[6]                                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                                                                  ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.g[7]                                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                                                                  ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.g[8]                                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                                                                  ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.g[9]                                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                                                                  ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.g[10]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                                                                  ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.g[11]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                                                                  ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.g[12]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                                                                  ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.r[4]                                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                                                                  ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.r[5]                                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                                                                  ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.r[6]                                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                                                                  ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.r[7]                                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                                                                  ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.r[8]                                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                                                                  ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.r[9]                                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                                                                  ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.r[10]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                                                                  ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.r[11]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                                                                  ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.r[12]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                                                                  ; RESULTA          ;                       ;
; ascal:ascal|o_h_frac2[0]                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                                                                  ; BX               ;                       ;
; ascal:ascal|o_h_frac2[0]                                                                                                                                                                                                    ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_frac2[0]~_Duplicate_1                                                                                                                                                                                                 ; Q                ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_1                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                                                                  ; BX               ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_1                                                                                                                                                                                       ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_frac2[0]~_Duplicate_2                                                                                                                                                                                                 ; Q                ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_2                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                                                                  ; BX               ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_2                                                                                                                                                                                       ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_frac2[0]~_Duplicate_3                                                                                                                                                                                                 ; Q                ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_3                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                                                                  ; BX               ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_3                                                                                                                                                                                       ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_frac2[0]~_Duplicate_4                                                                                                                                                                                                 ; Q                ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_4                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                                                                  ; BX               ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_4                                                                                                                                                                                       ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_frac2[0]~_Duplicate_5                                                                                                                                                                                                 ; Q                ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_5                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                                                                  ; BX               ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_5                                                                                                                                                                                       ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_frac2[0]~_Duplicate_6                                                                                                                                                                                                 ; Q                ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_6                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                                                                  ; BX               ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_6                                                                                                                                                                                       ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_frac2[0]~_Duplicate_7                                                                                                                                                                                                 ; Q                ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_7                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                                                                  ; BX               ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_7                                                                                                                                                                                       ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_frac2[0]~_Duplicate_8                                                                                                                                                                                                 ; Q                ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_8                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                                                                  ; BX               ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_8                                                                                                                                                                                       ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_frac2[0]~_Duplicate_9                                                                                                                                                                                                 ; Q                ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_9                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                                                                  ; BX               ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_9                                                                                                                                                                                       ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_frac2[0]~_Duplicate_10                                                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_10                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                                                                  ; BX               ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_10                                                                                                                                                                                      ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_frac2[0]~_Duplicate_11                                                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_11                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                                                                  ; BX               ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_11                                                                                                                                                                                      ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_frac2[0]~_Duplicate_12                                                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[0]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                                                          ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[0]                                                                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[0]~_Duplicate_1                                                                                                                                                                                              ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[0]~_Duplicate_1                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                                                          ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[0]~_Duplicate_1                                                                                                                                                                                    ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[0]~_Duplicate_2                                                                                                                                                                                              ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[0]~_Duplicate_2                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                                                          ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[1]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                                                          ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[1]                                                                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[1]~_Duplicate_1                                                                                                                                                                                              ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[1]~_Duplicate_1                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                                                          ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[1]~_Duplicate_1                                                                                                                                                                                    ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[1]~_Duplicate_2                                                                                                                                                                                              ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[1]~_Duplicate_2                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                                                          ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[2]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                                                          ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[2]                                                                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[2]~_Duplicate_1                                                                                                                                                                                              ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[2]~_Duplicate_1                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                                                          ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[2]~_Duplicate_1                                                                                                                                                                                    ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[2]~_Duplicate_2                                                                                                                                                                                              ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[2]~_Duplicate_2                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                                                          ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[3]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                                                          ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[3]                                                                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[3]~_Duplicate_1                                                                                                                                                                                              ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[3]~_Duplicate_1                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                                                          ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[3]~_Duplicate_1                                                                                                                                                                                    ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[3]~_Duplicate_2                                                                                                                                                                                              ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[3]~_Duplicate_2                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                                                          ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[4]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                                                          ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[4]                                                                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[4]~_Duplicate_1                                                                                                                                                                                              ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[4]~_Duplicate_1                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                                                          ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[4]~_Duplicate_1                                                                                                                                                                                    ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[4]~_Duplicate_2                                                                                                                                                                                              ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[4]~_Duplicate_2                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                                                          ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[5]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                                                          ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[5]                                                                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[5]~_Duplicate_1                                                                                                                                                                                              ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[5]~_Duplicate_1                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                                                          ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[5]~_Duplicate_1                                                                                                                                                                                    ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[5]~_Duplicate_2                                                                                                                                                                                              ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[5]~_Duplicate_2                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                                                          ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[6]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                                                          ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[6]                                                                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[6]~_Duplicate_1                                                                                                                                                                                              ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[6]~_Duplicate_1                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                                                          ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[6]~_Duplicate_1                                                                                                                                                                                    ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[6]~_Duplicate_2                                                                                                                                                                                              ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[6]~_Duplicate_2                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                                                          ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[7]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                                                          ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[7]                                                                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[7]~_Duplicate_1                                                                                                                                                                                              ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[7]~_Duplicate_1                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                                                          ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[7]~_Duplicate_1                                                                                                                                                                                    ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[7]~_Duplicate_2                                                                                                                                                                                              ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[7]~_Duplicate_2                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                                                          ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[8]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                                                          ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[8]                                                                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[8]~_Duplicate_1                                                                                                                                                                                              ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[8]~_Duplicate_1                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                                                          ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[8]~_Duplicate_1                                                                                                                                                                                    ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[8]~_Duplicate_2                                                                                                                                                                                              ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[8]~_Duplicate_2                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                                                          ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[9]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                                                          ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[9]                                                                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[9]~_Duplicate_1                                                                                                                                                                                              ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[9]~_Duplicate_1                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                                                          ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[9]~_Duplicate_1                                                                                                                                                                                    ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[9]~_Duplicate_2                                                                                                                                                                                              ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[9]~_Duplicate_2                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                                                          ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[10]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                                                          ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[10]                                                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[10]~_Duplicate_1                                                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[10]~_Duplicate_1                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                                                          ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[10]~_Duplicate_1                                                                                                                                                                                   ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[10]~_Duplicate_2                                                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[10]~_Duplicate_2                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                                                          ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[11]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                                                          ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[11]                                                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[11]~_Duplicate_1                                                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[11]~_Duplicate_1                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                                                          ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[11]~_Duplicate_1                                                                                                                                                                                   ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[11]~_Duplicate_2                                                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[11]~_Duplicate_2                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                                                          ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[12]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                                                          ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[12]                                                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[12]~_Duplicate_1                                                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[12]~_Duplicate_1                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                                                          ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[12]~_Duplicate_1                                                                                                                                                                                   ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[12]~_Duplicate_2                                                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[12]~_Duplicate_2                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                                                          ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[13]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                                                          ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[13]                                                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[13]~_Duplicate_1                                                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[13]~_Duplicate_1                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                                                          ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[13]~_Duplicate_1                                                                                                                                                                                   ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[13]~_Duplicate_2                                                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[13]~_Duplicate_2                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                                                          ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[14]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                                                          ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[14]                                                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[14]~_Duplicate_1                                                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[14]~_Duplicate_1                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                                                          ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[14]~_Duplicate_1                                                                                                                                                                                   ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[14]~_Duplicate_2                                                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[14]~_Duplicate_2                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                                                          ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[15]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                                                          ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[15]                                                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[15]~_Duplicate_1                                                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[15]~_Duplicate_1                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                                                          ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[15]~_Duplicate_1                                                                                                                                                                                   ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[15]~_Duplicate_2                                                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[15]~_Duplicate_2                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                                                          ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[16]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                                                          ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[16]                                                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[16]~_Duplicate_1                                                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[16]~_Duplicate_1                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                                                          ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[16]~_Duplicate_1                                                                                                                                                                                   ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[16]~_Duplicate_2                                                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[16]~_Duplicate_2                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                                                          ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[17]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                                                          ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[17]                                                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[17]~_Duplicate_1                                                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[17]~_Duplicate_1                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                                                          ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[17]~_Duplicate_1                                                                                                                                                                                   ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[17]~_Duplicate_2                                                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[17]~_Duplicate_2                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                                                          ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[18]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                                                          ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[18]                                                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[18]~_Duplicate_1                                                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[18]~_Duplicate_1                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                                                          ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[18]~_Duplicate_1                                                                                                                                                                                   ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[18]~_Duplicate_2                                                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[18]~_Duplicate_2                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                                                          ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[19]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                                                          ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[19]                                                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[19]~_Duplicate_1                                                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[19]~_Duplicate_1                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                                                          ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[19]~_Duplicate_1                                                                                                                                                                                   ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[19]~_Duplicate_2                                                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[19]~_Duplicate_2                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                                                          ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[20]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                                                          ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[20]                                                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[20]~_Duplicate_1                                                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[20]~_Duplicate_1                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                                                          ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[20]~_Duplicate_1                                                                                                                                                                                   ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[20]~_Duplicate_2                                                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[20]~_Duplicate_2                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                                                          ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[21]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                                                          ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[21]                                                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[21]~_Duplicate_1                                                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[21]~_Duplicate_1                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                                                          ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[21]~_Duplicate_1                                                                                                                                                                                   ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[21]~_Duplicate_2                                                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[21]~_Duplicate_2                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                                                          ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[22]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                                                          ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[22]                                                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[22]~_Duplicate_1                                                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[22]~_Duplicate_1                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                                                          ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[22]~_Duplicate_1                                                                                                                                                                                   ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[22]~_Duplicate_2                                                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[22]~_Duplicate_2                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                                                          ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[23]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                                                          ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[23]                                                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[23]~_Duplicate_1                                                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[23]~_Duplicate_1                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                                                          ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[23]~_Duplicate_1                                                                                                                                                                                   ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[23]~_Duplicate_2                                                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[23]~_Duplicate_2                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                                                          ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[24]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                                                          ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[24]                                                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[24]~_Duplicate_1                                                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[24]~_Duplicate_1                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                                                          ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[24]~_Duplicate_1                                                                                                                                                                                   ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[24]~_Duplicate_2                                                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[24]~_Duplicate_2                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                                                          ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[25]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                                                          ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[25]                                                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[25]~_Duplicate_1                                                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[25]~_Duplicate_1                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                                                          ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[25]~_Duplicate_1                                                                                                                                                                                   ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[25]~_Duplicate_2                                                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[25]~_Duplicate_2                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                                                          ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[26]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                                                          ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[26]                                                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[26]~_Duplicate_1                                                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[26]~_Duplicate_1                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                                                          ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[26]~_Duplicate_1                                                                                                                                                                                   ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[26]~_Duplicate_2                                                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[26]~_Duplicate_2                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                                                          ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[27]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                                                          ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[27]                                                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[27]~_Duplicate_1                                                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[27]~_Duplicate_1                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                                                          ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[27]~_Duplicate_1                                                                                                                                                                                   ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[27]~_Duplicate_2                                                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[27]~_Duplicate_2                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                                                          ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[28]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                                                          ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[28]                                                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[28]~_Duplicate_1                                                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[28]~_Duplicate_1                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                                                          ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[28]~_Duplicate_1                                                                                                                                                                                   ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[28]~_Duplicate_2                                                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[28]~_Duplicate_2                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                                                          ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[29]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                                                          ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[29]                                                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[29]~_Duplicate_1                                                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[29]~_Duplicate_1                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                                                          ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[29]~_Duplicate_1                                                                                                                                                                                   ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[29]~_Duplicate_2                                                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[29]~_Duplicate_2                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                                                          ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[30]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                                                          ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[30]                                                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[30]~_Duplicate_1                                                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[30]~_Duplicate_1                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                                                          ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[30]~_Duplicate_1                                                                                                                                                                                   ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[30]~_Duplicate_2                                                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[30]~_Duplicate_2                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                                                          ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[31]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                                                          ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[31]                                                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[31]~_Duplicate_1                                                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[31]~_Duplicate_1                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                                                          ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[31]~_Duplicate_1                                                                                                                                                                                   ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[31]~_Duplicate_2                                                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[31]~_Duplicate_2                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                                                          ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[32]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                                                          ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[32]                                                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[32]~_Duplicate_1                                                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[32]~_Duplicate_1                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                                                          ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[32]~_Duplicate_1                                                                                                                                                                                   ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[32]~_Duplicate_2                                                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[32]~_Duplicate_2                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                                                          ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[33]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                                                          ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[33]                                                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[33]~_Duplicate_1                                                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[33]~_Duplicate_1                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                                                          ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[33]~_Duplicate_1                                                                                                                                                                                   ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[33]~_Duplicate_2                                                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[33]~_Duplicate_2                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                                                          ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[34]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                                                          ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[34]                                                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[34]~_Duplicate_1                                                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[34]~_Duplicate_1                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                                                          ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[34]~_Duplicate_1                                                                                                                                                                                   ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[34]~_Duplicate_2                                                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[34]~_Duplicate_2                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                                                          ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[35]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                                                          ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[35]                                                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[35]~_Duplicate_1                                                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[35]~_Duplicate_1                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                                                          ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[35]~_Duplicate_1                                                                                                                                                                                   ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[35]~_Duplicate_2                                                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[35]~_Duplicate_2                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                                                          ; BY               ;                       ;
; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add155~8                                                                                                                                                                                                                  ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[1]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[2]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[3]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[4]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[5]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[6]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[7]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[8]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[9]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[10]                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[11]                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[12]                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[13]                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[14]                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[15]                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[16]                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[17]                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add156~8                                                                                                                                                                                                                  ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[1]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[2]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[3]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[4]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[5]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[6]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[7]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[8]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[9]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[10]                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[11]                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[12]                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[13]                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[14]                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[15]                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[16]                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[17]                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add153~8                                                                                                                                                                                                                  ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[1]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[2]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[3]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[4]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[5]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[6]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[7]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[8]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[9]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[10]                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[11]                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[12]                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[13]                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[14]                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[15]                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[16]                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[17]                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add154~8                                                                                                                                                                                                                  ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[1]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[2]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[3]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[4]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[5]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[6]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[7]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[8]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[9]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[10]                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[11]                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[12]                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[13]                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[14]                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[15]                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[16]                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[17]                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add151~8                                                                                                                                                                                                                  ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[1]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[2]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[3]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[4]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[5]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[6]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[7]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[8]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[9]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[10]                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[11]                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[12]                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[13]                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[14]                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[15]                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[16]                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[17]                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add152~8                                                                                                                                                                                                                  ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[1]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[2]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[3]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[4]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[5]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[6]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[7]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[8]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[9]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[10]                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[11]                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[12]                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[13]                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[14]                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[15]                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[16]                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[17]                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_hpixq[0].b[0]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                                                          ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].b[1]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                                                          ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].b[2]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                                                          ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].b[3]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                                                          ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].b[4]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                                                          ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].b[5]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                                                          ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].b[6]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                                                          ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].b[7]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                                                          ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].g[0]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                                                          ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].g[1]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                                                          ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].g[2]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                                                          ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].g[3]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                                                          ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].g[4]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                                                          ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].g[5]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                                                          ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].g[6]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                                                          ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].g[7]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                                                          ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].r[0]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                                                          ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].r[1]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                                                          ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].r[2]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                                                          ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].r[3]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                                                          ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].r[4]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                                                          ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].r[5]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                                                          ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].r[6]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                                                          ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].r[7]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                                                          ; BX               ;                       ;
; ascal:ascal|o_hpixq[1].b[0]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                                                                  ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].b[0]                                                                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[1].b[0]~_Duplicate_1                                                                                                                                                                                              ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].b[0]~_Duplicate_1                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                                                          ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].b[1]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                                                                  ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].b[1]                                                                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[1].b[1]~_Duplicate_1                                                                                                                                                                                              ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].b[1]~_Duplicate_1                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                                                          ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].b[2]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                                                                  ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].b[2]                                                                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[1].b[2]~_Duplicate_1                                                                                                                                                                                              ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].b[2]~_Duplicate_1                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                                                          ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].b[3]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                                                                  ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].b[3]                                                                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[1].b[3]~_Duplicate_1                                                                                                                                                                                              ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].b[3]~_Duplicate_1                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                                                          ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].b[4]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                                                                  ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].b[4]                                                                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[1].b[4]~_Duplicate_1                                                                                                                                                                                              ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].b[4]~_Duplicate_1                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                                                          ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].b[5]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                                                                  ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].b[5]                                                                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[1].b[5]~_Duplicate_1                                                                                                                                                                                              ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].b[5]~_Duplicate_1                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                                                          ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].b[6]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                                                                  ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].b[6]                                                                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[1].b[6]~_Duplicate_1                                                                                                                                                                                              ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].b[6]~_Duplicate_1                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                                                          ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].b[7]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                                                                  ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].b[7]                                                                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[1].b[7]~_Duplicate_1                                                                                                                                                                                              ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].b[7]~_Duplicate_1                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                                                          ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].g[0]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                                                                  ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].g[0]                                                                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[1].g[0]~_Duplicate_1                                                                                                                                                                                              ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].g[0]~_Duplicate_1                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                                                          ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].g[1]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                                                                  ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].g[1]                                                                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[1].g[1]~_Duplicate_1                                                                                                                                                                                              ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].g[1]~_Duplicate_1                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                                                          ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].g[2]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                                                                  ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].g[2]                                                                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[1].g[2]~_Duplicate_1                                                                                                                                                                                              ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].g[2]~_Duplicate_1                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                                                          ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].g[3]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                                                                  ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].g[3]                                                                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[1].g[3]~_Duplicate_1                                                                                                                                                                                              ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].g[3]~_Duplicate_1                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                                                          ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].g[4]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                                                                  ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].g[4]                                                                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[1].g[4]~_Duplicate_1                                                                                                                                                                                              ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].g[4]~_Duplicate_1                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                                                          ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].g[5]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                                                                  ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].g[5]                                                                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[1].g[5]~_Duplicate_1                                                                                                                                                                                              ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].g[5]~_Duplicate_1                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                                                          ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].g[6]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                                                                  ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].g[6]                                                                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[1].g[6]~_Duplicate_1                                                                                                                                                                                              ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].g[6]~_Duplicate_1                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                                                          ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].g[7]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                                                                  ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].g[7]                                                                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[1].g[7]~_Duplicate_1                                                                                                                                                                                              ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].g[7]~_Duplicate_1                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                                                          ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].r[0]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                                                                  ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].r[0]                                                                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[1].r[0]~_Duplicate_1                                                                                                                                                                                              ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].r[0]~_Duplicate_1                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                                                          ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].r[1]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                                                                  ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].r[1]                                                                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[1].r[1]~_Duplicate_1                                                                                                                                                                                              ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].r[1]~_Duplicate_1                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                                                          ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].r[2]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                                                                  ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].r[2]                                                                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[1].r[2]~_Duplicate_1                                                                                                                                                                                              ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].r[2]~_Duplicate_1                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                                                          ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].r[3]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                                                                  ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].r[3]                                                                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[1].r[3]~_Duplicate_1                                                                                                                                                                                              ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].r[3]~_Duplicate_1                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                                                          ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].r[4]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                                                                  ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].r[4]                                                                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[1].r[4]~_Duplicate_1                                                                                                                                                                                              ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].r[4]~_Duplicate_1                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                                                          ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].r[5]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                                                                  ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].r[5]                                                                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[1].r[5]~_Duplicate_1                                                                                                                                                                                              ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].r[5]~_Duplicate_1                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                                                          ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].r[6]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                                                                  ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].r[6]                                                                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[1].r[6]~_Duplicate_1                                                                                                                                                                                              ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].r[6]~_Duplicate_1                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                                                          ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].r[7]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                                                                  ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].r[7]                                                                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[1].r[7]~_Duplicate_1                                                                                                                                                                                              ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].r[7]~_Duplicate_1                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                                                          ; AX               ;                       ;
; ascal:ascal|o_hpixq[2].b[0]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                                                                  ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].b[0]                                                                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[2].b[0]~_Duplicate_1                                                                                                                                                                                              ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].b[0]~_Duplicate_1                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                                                          ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].b[1]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                                                                  ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].b[1]                                                                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[2].b[1]~_Duplicate_1                                                                                                                                                                                              ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].b[1]~_Duplicate_1                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                                                          ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].b[2]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                                                                  ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].b[2]                                                                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[2].b[2]~_Duplicate_1                                                                                                                                                                                              ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].b[2]~_Duplicate_1                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                                                          ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].b[3]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                                                                  ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].b[3]                                                                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[2].b[3]~_Duplicate_1                                                                                                                                                                                              ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].b[3]~_Duplicate_1                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                                                          ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].b[4]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                                                                  ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].b[4]                                                                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[2].b[4]~_Duplicate_1                                                                                                                                                                                              ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].b[4]~_Duplicate_1                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                                                          ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].b[5]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                                                                  ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].b[5]                                                                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[2].b[5]~_Duplicate_1                                                                                                                                                                                              ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].b[5]~_Duplicate_1                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                                                          ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].b[6]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                                                                  ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].b[6]                                                                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[2].b[6]~_Duplicate_1                                                                                                                                                                                              ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].b[6]~_Duplicate_1                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                                                          ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].b[7]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                                                                  ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].b[7]                                                                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[2].b[7]~_Duplicate_1                                                                                                                                                                                              ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].b[7]~_Duplicate_1                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                                                          ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].g[0]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                                                                  ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].g[0]                                                                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[2].g[0]~_Duplicate_1                                                                                                                                                                                              ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].g[0]~_Duplicate_1                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                                                          ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].g[1]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                                                                  ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].g[1]                                                                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[2].g[1]~_Duplicate_1                                                                                                                                                                                              ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].g[1]~_Duplicate_1                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                                                          ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].g[2]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                                                                  ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].g[2]                                                                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[2].g[2]~_Duplicate_1                                                                                                                                                                                              ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].g[2]~_Duplicate_1                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                                                          ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].g[3]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                                                                  ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].g[3]                                                                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[2].g[3]~_Duplicate_1                                                                                                                                                                                              ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].g[3]~_Duplicate_1                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                                                          ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].g[4]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                                                                  ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].g[4]                                                                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[2].g[4]~_Duplicate_1                                                                                                                                                                                              ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].g[4]~_Duplicate_1                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                                                          ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].g[5]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                                                                  ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].g[5]                                                                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[2].g[5]~_Duplicate_1                                                                                                                                                                                              ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].g[5]~_Duplicate_1                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                                                          ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].g[6]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                                                                  ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].g[6]                                                                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[2].g[6]~_Duplicate_1                                                                                                                                                                                              ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].g[6]~_Duplicate_1                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                                                          ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].g[7]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                                                                  ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].g[7]                                                                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[2].g[7]~_Duplicate_1                                                                                                                                                                                              ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].g[7]~_Duplicate_1                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                                                          ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].r[0]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                                                                  ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].r[0]                                                                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[2].r[0]~_Duplicate_1                                                                                                                                                                                              ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].r[0]~_Duplicate_1                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                                                          ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].r[1]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                                                                  ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].r[1]                                                                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[2].r[1]~_Duplicate_1                                                                                                                                                                                              ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].r[1]~_Duplicate_1                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                                                          ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].r[2]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                                                                  ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].r[2]                                                                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[2].r[2]~_Duplicate_1                                                                                                                                                                                              ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].r[2]~_Duplicate_1                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                                                          ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].r[3]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                                                                  ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].r[3]                                                                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[2].r[3]~_Duplicate_1                                                                                                                                                                                              ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].r[3]~_Duplicate_1                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                                                          ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].r[4]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                                                                  ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].r[4]                                                                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[2].r[4]~_Duplicate_1                                                                                                                                                                                              ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].r[4]~_Duplicate_1                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                                                          ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].r[5]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                                                                  ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].r[5]                                                                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[2].r[5]~_Duplicate_1                                                                                                                                                                                              ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].r[5]~_Duplicate_1                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                                                          ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].r[6]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                                                                  ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].r[6]                                                                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[2].r[6]~_Duplicate_1                                                                                                                                                                                              ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].r[6]~_Duplicate_1                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                                                          ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].r[7]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                                                                  ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].r[7]                                                                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[2].r[7]~_Duplicate_1                                                                                                                                                                                              ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].r[7]~_Duplicate_1                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                                                          ; BX               ;                       ;
; ascal:ascal|o_hpixq[3].b[0]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                                                          ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].b[1]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                                                          ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].b[2]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                                                          ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].b[3]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                                                          ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].b[4]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                                                          ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].b[5]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                                                          ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].b[6]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                                                          ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].b[7]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                                                          ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].g[0]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                                                          ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].g[1]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                                                          ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].g[2]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                                                          ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].g[3]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                                                          ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].g[4]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                                                          ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].g[5]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                                                          ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].g[6]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                                                          ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].g[7]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                                                          ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].r[0]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                                                          ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].r[1]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                                                          ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].r[2]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                                                          ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].r[3]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                                                          ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].r[4]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                                                          ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].r[5]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                                                          ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].r[6]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                                                          ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].r[7]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                                                          ; AX               ;                       ;
; ascal:ascal|o_ihsize_temp[0]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Mult12~8                                                                                                                                                                                                                  ; RESULTA          ;                       ;
; ascal:ascal|o_ihsize_temp[1]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_ihsize_temp[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_ihsize_temp[2]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_ihsize_temp[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_ihsize_temp[3]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_ihsize_temp[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_ihsize_temp[4]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_ihsize_temp[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_ihsize_temp[5]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_ihsize_temp[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_ihsize_temp[6]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_ihsize_temp[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_ihsize_temp[7]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_ihsize_temp[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_ihsize_temp[8]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_ihsize_temp[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_ihsize_temp[9]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_ihsize_temp[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_ihsize_temp[10]                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_ihsize_temp[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_ihsize_temp[11]                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_ihsize_temp[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_ihsize_temp[12]                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_ihsize_temp[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_ihsize_temp[13]                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_ihsize_temp[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_stride[0]                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_stride[0]                                                                                                                                                                                                     ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_stride[0]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; ascal:ascal|o_stride[0]~SCLR_LUT                                                                                                                                                                                            ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|o_stride[1]                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_stride[1]                                                                                                                                                                                                     ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_stride[1]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; ascal:ascal|o_stride[1]~SCLR_LUT                                                                                                                                                                                            ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|o_stride[2]                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_stride[2]                                                                                                                                                                                                     ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_stride[2]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; ascal:ascal|o_stride[2]~SCLR_LUT                                                                                                                                                                                            ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|o_stride[3]                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_stride[3]                                                                                                                                                                                                     ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_stride[3]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; ascal:ascal|o_stride[3]~SCLR_LUT                                                                                                                                                                                            ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|o_stride[4]                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_stride[4]                                                                                                                                                                                                     ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_stride[4]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; ascal:ascal|o_stride[4]~SCLR_LUT                                                                                                                                                                                            ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|o_stride[5]                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_stride[5]                                                                                                                                                                                                     ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_stride[5]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; ascal:ascal|o_stride[5]~SCLR_LUT                                                                                                                                                                                            ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|o_stride[6]                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_stride[6]                                                                                                                                                                                                     ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_stride[6]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; ascal:ascal|o_stride[6]~SCLR_LUT                                                                                                                                                                                            ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|o_stride[7]                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_stride[7]                                                                                                                                                                                                     ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_stride[7]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; ascal:ascal|o_stride[7]~SCLR_LUT                                                                                                                                                                                            ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|o_stride[8]                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_stride[8]                                                                                                                                                                                                     ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_stride[8]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; ascal:ascal|o_stride[9]                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_stride[9]                                                                                                                                                                                                     ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_stride[9]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; ascal:ascal|o_stride[10]                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_stride[10]                                                                                                                                                                                                    ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_stride[10]~_Duplicate_1                                                                                                                                                                                                 ; Q                ;                       ;
; ascal:ascal|o_stride[11]                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_stride[11]                                                                                                                                                                                                    ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_stride[11]~_Duplicate_1                                                                                                                                                                                                 ; Q                ;                       ;
; ascal:ascal|o_stride[12]                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_stride[12]                                                                                                                                                                                                    ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_stride[12]~_Duplicate_1                                                                                                                                                                                                 ; Q                ;                       ;
; ascal:ascal|o_stride[13]                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                                                             ; AY               ;                       ;
; ascal:ascal|o_stride[13]                                                                                                                                                                                                    ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_stride[13]~_Duplicate_1                                                                                                                                                                                                 ; Q                ;                       ;
; ascal:ascal|o_v_bil_t.b[4]                                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                                                                  ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.b[5]                                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                                                                  ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.b[6]                                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                                                                  ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.b[7]                                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                                                                  ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.b[8]                                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                                                                  ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.b[9]                                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                                                                  ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.b[10]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                                                                  ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.b[11]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                                                                  ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.b[12]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                                                                  ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.g[4]                                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                                                                  ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.g[5]                                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                                                                  ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.g[6]                                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                                                                  ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.g[7]                                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                                                                  ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.g[8]                                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                                                                  ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.g[9]                                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                                                                  ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.g[10]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                                                                  ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.g[11]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                                                                  ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.g[12]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                                                                  ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.r[4]                                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                                                                  ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.r[5]                                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                                                                  ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.r[6]                                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                                                                  ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.r[7]                                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                                                                  ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.r[8]                                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                                                                  ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.r[9]                                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                                                                  ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.r[10]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                                                                  ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.r[11]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                                                                  ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.r[12]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                                                                  ; RESULTA          ;                       ;
; ascal:ascal|o_v_frac[3]                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                                                                  ; BX               ;                       ;
; ascal:ascal|o_v_frac[3]                                                                                                                                                                                                     ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_frac[3]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_1                                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                                                                  ; BX               ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_1                                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_frac[3]~_Duplicate_2                                                                                                                                                                                                  ; Q                ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_2                                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                                                                  ; BX               ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_2                                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_frac[3]~_Duplicate_3                                                                                                                                                                                                  ; Q                ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_3                                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                                                                  ; BX               ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_3                                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_frac[3]~_Duplicate_4                                                                                                                                                                                                  ; Q                ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_4                                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                                                                  ; BX               ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_4                                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_frac[3]~_Duplicate_5                                                                                                                                                                                                  ; Q                ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_5                                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                                                                  ; BX               ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_5                                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_frac[3]~_Duplicate_6                                                                                                                                                                                                  ; Q                ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_6                                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                                                                  ; BX               ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_6                                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_frac[3]~_Duplicate_7                                                                                                                                                                                                  ; Q                ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_7                                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                                                                  ; BX               ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_7                                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_frac[3]~_Duplicate_8                                                                                                                                                                                                  ; Q                ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_8                                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                                                                  ; BX               ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_8                                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_frac[3]~_Duplicate_9                                                                                                                                                                                                  ; Q                ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_9                                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                                                                  ; BX               ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_9                                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_frac[3]~_Duplicate_10                                                                                                                                                                                                 ; Q                ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_10                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                                                                  ; BX               ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_10                                                                                                                                                                                       ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_frac[3]~_Duplicate_11                                                                                                                                                                                                 ; Q                ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_11                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                                                                  ; BX               ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_11                                                                                                                                                                                       ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_frac[3]~_Duplicate_12                                                                                                                                                                                                 ; Q                ;                       ;
; ascal:ascal|o_v_poly_dr2[0]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_n9n1:auto_generated|ram_block1a0                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[1]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_n9n1:auto_generated|ram_block1a1                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[2]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_n9n1:auto_generated|ram_block1a2                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[3]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_n9n1:auto_generated|ram_block1a3                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[4]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_n9n1:auto_generated|ram_block1a4                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[5]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_n9n1:auto_generated|ram_block1a5                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[6]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_n9n1:auto_generated|ram_block1a6                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[7]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_n9n1:auto_generated|ram_block1a7                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[8]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_n9n1:auto_generated|ram_block1a8                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[9]                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_n9n1:auto_generated|ram_block1a9                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[10]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_n9n1:auto_generated|ram_block1a10                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[11]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_n9n1:auto_generated|ram_block1a11                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[12]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_n9n1:auto_generated|ram_block1a12                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[13]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_n9n1:auto_generated|ram_block1a13                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[14]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_n9n1:auto_generated|ram_block1a14                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[15]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_n9n1:auto_generated|ram_block1a15                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[16]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_n9n1:auto_generated|ram_block1a16                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[17]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_n9n1:auto_generated|ram_block1a17                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[18]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_n9n1:auto_generated|ram_block1a18                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[19]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_n9n1:auto_generated|ram_block1a19                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[20]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_n9n1:auto_generated|ram_block1a20                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[21]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_n9n1:auto_generated|ram_block1a21                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[22]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_n9n1:auto_generated|ram_block1a22                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[23]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_n9n1:auto_generated|ram_block1a23                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[24]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_n9n1:auto_generated|ram_block1a24                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[25]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_n9n1:auto_generated|ram_block1a25                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[26]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_n9n1:auto_generated|ram_block1a26                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[27]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_n9n1:auto_generated|ram_block1a27                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[28]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_n9n1:auto_generated|ram_block1a28                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[29]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_n9n1:auto_generated|ram_block1a29                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[30]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_n9n1:auto_generated|ram_block1a30                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[31]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_n9n1:auto_generated|ram_block1a31                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[32]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_n9n1:auto_generated|ram_block1a32                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[33]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_n9n1:auto_generated|ram_block1a33                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[34]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_n9n1:auto_generated|ram_block1a34                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[35]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_n9n1:auto_generated|ram_block1a35                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add211~8                                                                                                                                                                                                                  ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[1]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[2]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[3]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[4]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[5]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[6]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[7]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[8]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[9]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[10]                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[11]                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[12]                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[13]                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[14]                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[15]                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[16]                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[17]                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add212~8                                                                                                                                                                                                                  ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[1]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[2]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[3]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[4]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[5]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[6]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[7]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[8]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[9]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[10]                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[11]                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[12]                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[13]                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[14]                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[15]                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[16]                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[17]                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add209~8                                                                                                                                                                                                                  ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[1]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[2]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[3]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[4]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[5]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[6]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[7]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[8]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[9]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[10]                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[11]                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[12]                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[13]                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[14]                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[15]                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[16]                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[17]                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add210~8                                                                                                                                                                                                                  ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[1]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[2]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[3]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[4]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[5]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[6]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[7]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[8]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[9]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[10]                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[11]                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[12]                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[13]                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[14]                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[15]                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[16]                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[17]                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add207~8                                                                                                                                                                                                                  ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[1]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[2]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[3]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[4]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[5]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[6]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[7]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[8]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[9]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[10]                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[11]                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[12]                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[13]                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[14]                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[15]                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[16]                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[17]                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add208~8                                                                                                                                                                                                                  ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[1]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[2]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[3]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[4]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[5]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[6]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[7]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[8]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[9]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[10]                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[11]                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[12]                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[13]                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[14]                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[15]                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[16]                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[17]                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                                                          ; RESULTA          ;                       ;
; ascal:ascal|o_vpixq1[0].b[0]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                                                          ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].b[1]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                                                          ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].b[2]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                                                          ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].b[3]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                                                          ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].b[4]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                                                          ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].b[5]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                                                          ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].b[6]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                                                          ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].b[7]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                                                          ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].g[0]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                                                          ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].g[1]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                                                          ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].g[2]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                                                          ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].g[3]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                                                          ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].g[4]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                                                          ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].g[5]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                                                          ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].g[6]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                                                          ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].g[7]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                                                          ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].r[0]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                                                          ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].r[1]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                                                          ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].r[2]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                                                          ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].r[3]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                                                          ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].r[4]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                                                          ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].r[5]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                                                          ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].r[6]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                                                          ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].r[7]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                                                          ; BX               ;                       ;
; ascal:ascal|o_vpixq1[1].b[0]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                                                                  ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].b[0]                                                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[1].b[0]~_Duplicate_1                                                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].b[0]~_Duplicate_1                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                                                          ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].b[1]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                                                                  ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].b[1]                                                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[1].b[1]~_Duplicate_1                                                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].b[1]~_Duplicate_1                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                                                          ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].b[2]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                                                                  ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].b[2]                                                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[1].b[2]~_Duplicate_1                                                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].b[2]~_Duplicate_1                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                                                          ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].b[3]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                                                                  ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].b[3]                                                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[1].b[3]~_Duplicate_1                                                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].b[3]~_Duplicate_1                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                                                          ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].b[4]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                                                                  ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].b[4]                                                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[1].b[4]~_Duplicate_1                                                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].b[4]~_Duplicate_1                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                                                          ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].b[5]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                                                                  ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].b[5]                                                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[1].b[5]~_Duplicate_1                                                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].b[5]~_Duplicate_1                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                                                          ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].b[6]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                                                                  ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].b[6]                                                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[1].b[6]~_Duplicate_1                                                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].b[6]~_Duplicate_1                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                                                          ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].b[7]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                                                                  ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].b[7]                                                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[1].b[7]~_Duplicate_1                                                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].b[7]~_Duplicate_1                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                                                          ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].g[0]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                                                                  ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].g[0]                                                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[1].g[0]~_Duplicate_1                                                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].g[0]~_Duplicate_1                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                                                          ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].g[1]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                                                                  ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].g[1]                                                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[1].g[1]~_Duplicate_1                                                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].g[1]~_Duplicate_1                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                                                          ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].g[2]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                                                                  ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].g[2]                                                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[1].g[2]~_Duplicate_1                                                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].g[2]~_Duplicate_1                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                                                          ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].g[3]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                                                                  ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].g[3]                                                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[1].g[3]~_Duplicate_1                                                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].g[3]~_Duplicate_1                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                                                          ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].g[4]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                                                                  ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].g[4]                                                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[1].g[4]~_Duplicate_1                                                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].g[4]~_Duplicate_1                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                                                          ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].g[5]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                                                                  ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].g[5]                                                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[1].g[5]~_Duplicate_1                                                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].g[5]~_Duplicate_1                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                                                          ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].g[6]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                                                                  ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].g[6]                                                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[1].g[6]~_Duplicate_1                                                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].g[6]~_Duplicate_1                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                                                          ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].g[7]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                                                                  ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].g[7]                                                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[1].g[7]~_Duplicate_1                                                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].g[7]~_Duplicate_1                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                                                          ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].r[0]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                                                                  ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].r[0]                                                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[1].r[0]~_Duplicate_1                                                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].r[0]~_Duplicate_1                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                                                          ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].r[1]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                                                                  ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].r[1]                                                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[1].r[1]~_Duplicate_1                                                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].r[1]~_Duplicate_1                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                                                          ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].r[2]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                                                                  ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].r[2]                                                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[1].r[2]~_Duplicate_1                                                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].r[2]~_Duplicate_1                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                                                          ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].r[3]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                                                                  ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].r[3]                                                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[1].r[3]~_Duplicate_1                                                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].r[3]~_Duplicate_1                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                                                          ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].r[4]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                                                                  ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].r[4]                                                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[1].r[4]~_Duplicate_1                                                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].r[4]~_Duplicate_1                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                                                          ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].r[5]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                                                                  ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].r[5]                                                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[1].r[5]~_Duplicate_1                                                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].r[5]~_Duplicate_1                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                                                          ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].r[6]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                                                                  ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].r[6]                                                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[1].r[6]~_Duplicate_1                                                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].r[6]~_Duplicate_1                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                                                          ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].r[7]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                                                                  ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].r[7]                                                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[1].r[7]~_Duplicate_1                                                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].r[7]~_Duplicate_1                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                                                          ; AX               ;                       ;
; ascal:ascal|o_vpixq1[2].b[0]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                                                                  ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].b[0]                                                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[2].b[0]~_Duplicate_1                                                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].b[0]~_Duplicate_1                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                                                          ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].b[1]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                                                                  ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].b[1]                                                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[2].b[1]~_Duplicate_1                                                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].b[1]~_Duplicate_1                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                                                          ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].b[2]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                                                                  ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].b[2]                                                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[2].b[2]~_Duplicate_1                                                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].b[2]~_Duplicate_1                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                                                          ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].b[3]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                                                                  ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].b[3]                                                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[2].b[3]~_Duplicate_1                                                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].b[3]~_Duplicate_1                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                                                          ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].b[4]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                                                                  ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].b[4]                                                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[2].b[4]~_Duplicate_1                                                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].b[4]~_Duplicate_1                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                                                          ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].b[5]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                                                                  ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].b[5]                                                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[2].b[5]~_Duplicate_1                                                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].b[5]~_Duplicate_1                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                                                          ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].b[6]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                                                                  ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].b[6]                                                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[2].b[6]~_Duplicate_1                                                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].b[6]~_Duplicate_1                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                                                          ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].b[7]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                                                                  ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].b[7]                                                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[2].b[7]~_Duplicate_1                                                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].b[7]~_Duplicate_1                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                                                          ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].g[0]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                                                                  ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].g[0]                                                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[2].g[0]~_Duplicate_1                                                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].g[0]~_Duplicate_1                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                                                          ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].g[1]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                                                                  ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].g[1]                                                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[2].g[1]~_Duplicate_1                                                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].g[1]~_Duplicate_1                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                                                          ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].g[2]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                                                                  ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].g[2]                                                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[2].g[2]~_Duplicate_1                                                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].g[2]~_Duplicate_1                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                                                          ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].g[3]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                                                                  ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].g[3]                                                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[2].g[3]~_Duplicate_1                                                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].g[3]~_Duplicate_1                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                                                          ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].g[4]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                                                                  ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].g[4]                                                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[2].g[4]~_Duplicate_1                                                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].g[4]~_Duplicate_1                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                                                          ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].g[5]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                                                                  ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].g[5]                                                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[2].g[5]~_Duplicate_1                                                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].g[5]~_Duplicate_1                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                                                          ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].g[6]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                                                                  ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].g[6]                                                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[2].g[6]~_Duplicate_1                                                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].g[6]~_Duplicate_1                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                                                          ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].g[7]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                                                                  ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].g[7]                                                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[2].g[7]~_Duplicate_1                                                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].g[7]~_Duplicate_1                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                                                          ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].r[0]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                                                                  ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].r[0]                                                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[2].r[0]~_Duplicate_1                                                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].r[0]~_Duplicate_1                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                                                          ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].r[1]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                                                                  ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].r[1]                                                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[2].r[1]~_Duplicate_1                                                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].r[1]~_Duplicate_1                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                                                          ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].r[2]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                                                                  ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].r[2]                                                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[2].r[2]~_Duplicate_1                                                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].r[2]~_Duplicate_1                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                                                          ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].r[3]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                                                                  ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].r[3]                                                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[2].r[3]~_Duplicate_1                                                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].r[3]~_Duplicate_1                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                                                          ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].r[4]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                                                                  ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].r[4]                                                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[2].r[4]~_Duplicate_1                                                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].r[4]~_Duplicate_1                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                                                          ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].r[5]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                                                                  ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].r[5]                                                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[2].r[5]~_Duplicate_1                                                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].r[5]~_Duplicate_1                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                                                          ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].r[6]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                                                                  ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].r[6]                                                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[2].r[6]~_Duplicate_1                                                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].r[6]~_Duplicate_1                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                                                          ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].r[7]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                                                                  ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].r[7]                                                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[2].r[7]~_Duplicate_1                                                                                                                                                                                             ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].r[7]~_Duplicate_1                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                                                          ; BX               ;                       ;
; ascal:ascal|o_vpixq1[3].b[0]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                                                          ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].b[1]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                                                          ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].b[2]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                                                          ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].b[3]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                                                          ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].b[4]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                                                          ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].b[5]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                                                          ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].b[6]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                                                          ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].b[7]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                                                          ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].g[0]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                                                          ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].g[1]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                                                          ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].g[2]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                                                          ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].g[3]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                                                          ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].g[4]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                                                          ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].g[5]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                                                          ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].g[6]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                                                          ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].g[7]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                                                          ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].r[0]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                                                          ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].r[1]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                                                          ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].r[2]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                                                          ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].r[3]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                                                          ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].r[4]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                                                          ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].r[5]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                                                          ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].r[6]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                                                          ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].r[7]                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                                                          ; AX               ;                       ;
; emu:emu|intv_core:intv_core|bsen                                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|intv_core:intv_core|altsyncram:icart_acc[0][3]__6|altsyncram_63n1:auto_generated|q_b[0]                                                                                                                                       ; PORTBDATAOUT     ;                       ;
; emu:emu|intv_core:intv_core|byen                                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|intv_core:intv_core|altsyncram:icart_acc[0][3]__6|altsyncram_63n1:auto_generated|q_b[1]                                                                                                                                       ; PORTBDATAOUT     ;                       ;
; hdmi_out_d[0]                                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment ; Q         ;                ; HDMI_TX_D[0]~output                                                                                                                                                                                                                   ; I                ;                       ;
; hdmi_out_d[1]                                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment ; Q         ;                ; HDMI_TX_D[1]~output                                                                                                                                                                                                                   ; I                ;                       ;
; hdmi_out_d[2]                                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment ; Q         ;                ; HDMI_TX_D[2]~output                                                                                                                                                                                                                   ; I                ;                       ;
; hdmi_out_d[3]                                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment ; Q         ;                ; HDMI_TX_D[3]~output                                                                                                                                                                                                                   ; I                ;                       ;
; hdmi_out_d[4]                                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment ; Q         ;                ; HDMI_TX_D[4]~output                                                                                                                                                                                                                   ; I                ;                       ;
; hdmi_out_d[5]                                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment ; Q         ;                ; HDMI_TX_D[5]~output                                                                                                                                                                                                                   ; I                ;                       ;
; hdmi_out_d[6]                                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment ; Q         ;                ; HDMI_TX_D[6]~output                                                                                                                                                                                                                   ; I                ;                       ;
; hdmi_out_d[7]                                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment ; Q         ;                ; HDMI_TX_D[7]~output                                                                                                                                                                                                                   ; I                ;                       ;
; hdmi_out_d[8]                                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment ; Q         ;                ; HDMI_TX_D[8]~output                                                                                                                                                                                                                   ; I                ;                       ;
; hdmi_out_d[9]                                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment ; Q         ;                ; HDMI_TX_D[9]~output                                                                                                                                                                                                                   ; I                ;                       ;
; hdmi_out_d[10]                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment ; Q         ;                ; HDMI_TX_D[10]~output                                                                                                                                                                                                                  ; I                ;                       ;
; hdmi_out_d[11]                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment ; Q         ;                ; HDMI_TX_D[11]~output                                                                                                                                                                                                                  ; I                ;                       ;
; hdmi_out_d[12]                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment ; Q         ;                ; HDMI_TX_D[12]~output                                                                                                                                                                                                                  ; I                ;                       ;
; hdmi_out_d[13]                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment ; Q         ;                ; HDMI_TX_D[13]~output                                                                                                                                                                                                                  ; I                ;                       ;
; hdmi_out_d[14]                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment ; Q         ;                ; HDMI_TX_D[14]~output                                                                                                                                                                                                                  ; I                ;                       ;
; hdmi_out_d[15]                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment ; Q         ;                ; HDMI_TX_D[15]~output                                                                                                                                                                                                                  ; I                ;                       ;
; hdmi_out_d[16]                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment ; Q         ;                ; HDMI_TX_D[16]~output                                                                                                                                                                                                                  ; I                ;                       ;
; hdmi_out_d[17]                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment ; Q         ;                ; HDMI_TX_D[17]~output                                                                                                                                                                                                                  ; I                ;                       ;
; hdmi_out_d[18]                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment ; Q         ;                ; HDMI_TX_D[18]~output                                                                                                                                                                                                                  ; I                ;                       ;
; hdmi_out_d[19]                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment ; Q         ;                ; HDMI_TX_D[19]~output                                                                                                                                                                                                                  ; I                ;                       ;
; hdmi_out_d[20]                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment ; Q         ;                ; HDMI_TX_D[20]~output                                                                                                                                                                                                                  ; I                ;                       ;
; hdmi_out_d[21]                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment ; Q         ;                ; HDMI_TX_D[21]~output                                                                                                                                                                                                                  ; I                ;                       ;
; hdmi_out_d[22]                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment ; Q         ;                ; HDMI_TX_D[22]~output                                                                                                                                                                                                                  ; I                ;                       ;
; hdmi_out_d[23]                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment ; Q         ;                ; HDMI_TX_D[23]~output                                                                                                                                                                                                                  ; I                ;                       ;
; hdmi_out_de                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment ; Q         ;                ; HDMI_TX_DE~output                                                                                                                                                                                                                     ; I                ;                       ;
; hdmi_out_hs                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment ; Q         ;                ; HDMI_TX_HS~output                                                                                                                                                                                                                     ; I                ;                       ;
; hdmi_out_vs                                                                                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment ; Q         ;                ; hdmi_out_vs~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; hdmi_out_vs                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment ; Q         ;                ; HDMI_TX_VS~output                                                                                                                                                                                                                     ; I                ;                       ;
; HSET[0]                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; HSET[0]~DUPLICATE                                                                                                                                                                                                                     ;                  ;                       ;
; HSET[5]                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; HSET[5]~DUPLICATE                                                                                                                                                                                                                     ;                  ;                       ;
; LFB_BASE[6]                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; LFB_BASE[6]~DUPLICATE                                                                                                                                                                                                                 ;                  ;                       ;
; LFB_BASE[17]                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; LFB_BASE[17]~DUPLICATE                                                                                                                                                                                                                ;                  ;                       ;
; LFB_BASE[19]                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; LFB_BASE[19]~DUPLICATE                                                                                                                                                                                                                ;                  ;                       ;
; VSET[1]                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; VSET[1]~DUPLICATE                                                                                                                                                                                                                     ;                  ;                       ;
; VSET[8]                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; VSET[8]~DUPLICATE                                                                                                                                                                                                                     ;                  ;                       ;
; VSET[9]                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; VSET[9]~DUPLICATE                                                                                                                                                                                                                     ;                  ;                       ;
; VSET[10]                                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; VSET[10]~DUPLICATE                                                                                                                                                                                                                    ;                  ;                       ;
; acx_att[0]                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; acx_att[0]~DUPLICATE                                                                                                                                                                                                                  ;                  ;                       ;
; alsa:alsa|acc[17]                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; alsa:alsa|acc[17]~DUPLICATE                                                                                                                                                                                                           ;                  ;                       ;
; alsa:alsa|acc[19]                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; alsa:alsa|acc[19]~DUPLICATE                                                                                                                                                                                                           ;                  ;                       ;
; alsa:alsa|buf_len[6]                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; alsa:alsa|buf_len[6]~DUPLICATE                                                                                                                                                                                                        ;                  ;                       ;
; alsa:alsa|buf_len[10]                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; alsa:alsa|buf_len[10]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; alsa:alsa|buf_wptr[3]                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; alsa:alsa|buf_wptr[3]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; alsa:alsa|buf_wptr[8]                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; alsa:alsa|buf_wptr[8]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; alsa:alsa|buf_wptr[12]                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; alsa:alsa|buf_wptr[12]~DUPLICATE                                                                                                                                                                                                      ;                  ;                       ;
; alsa:alsa|buf_wptr[16]                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; alsa:alsa|buf_wptr[16]~DUPLICATE                                                                                                                                                                                                      ;                  ;                       ;
; alsa:alsa|data2[5]                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; alsa:alsa|data2[5]~DUPLICATE                                                                                                                                                                                                          ;                  ;                       ;
; alsa:alsa|data2[12]                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; alsa:alsa|data2[12]~DUPLICATE                                                                                                                                                                                                         ;                  ;                       ;
; alsa:alsa|data2[16]                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; alsa:alsa|data2[16]~DUPLICATE                                                                                                                                                                                                         ;                  ;                       ;
; alsa:alsa|data2[22]                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; alsa:alsa|data2[22]~DUPLICATE                                                                                                                                                                                                         ;                  ;                       ;
; alsa:alsa|data2[36]                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; alsa:alsa|data2[36]~DUPLICATE                                                                                                                                                                                                         ;                  ;                       ;
; alsa:alsa|data2[37]                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; alsa:alsa|data2[37]~DUPLICATE                                                                                                                                                                                                         ;                  ;                       ;
; alsa:alsa|data2[40]                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; alsa:alsa|data2[40]~DUPLICATE                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|altshift_taps:o_dcptv_rtl_0|shift_taps_uuu:auto_generated|cntr_uhf:cntr1|counter_reg_bit[1]                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|altshift_taps:o_dcptv_rtl_0|shift_taps_uuu:auto_generated|cntr_uhf:cntr1|counter_reg_bit[1]~DUPLICATE                                                                                                                     ;                  ;                       ;
; ascal:ascal|avl_write_pulse                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|avl_write_pulse~DUPLICATE                                                                                                                                                                                                 ;                  ;                       ;
; ascal:ascal|avl_write_sr                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|avl_write_sr~DUPLICATE                                                                                                                                                                                                    ;                  ;                       ;
; ascal:ascal|i_acpt[0]                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_acpt[0]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|i_acpt[1]                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_acpt[1]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|i_adrsi[8]                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_adrsi[8]~DUPLICATE                                                                                                                                                                                                      ;                  ;                       ;
; ascal:ascal|i_adrsi[16]                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_adrsi[16]~DUPLICATE                                                                                                                                                                                                     ;                  ;                       ;
; ascal:ascal|i_adrsi[17]                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_adrsi[17]~DUPLICATE                                                                                                                                                                                                     ;                  ;                       ;
; ascal:ascal|i_de_delay[0]                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_de_delay[0]~DUPLICATE                                                                                                                                                                                                   ;                  ;                       ;
; ascal:ascal|i_de_delay[1]                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_de_delay[1]~DUPLICATE                                                                                                                                                                                                   ;                  ;                       ;
; ascal:ascal|i_de_pre                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_de_pre~DUPLICATE                                                                                                                                                                                                        ;                  ;                       ;
; ascal:ascal|i_divcpt[1]                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_divcpt[1]~DUPLICATE                                                                                                                                                                                                     ;                  ;                       ;
; ascal:ascal|i_divstart                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_divstart~DUPLICATE                                                                                                                                                                                                      ;                  ;                       ;
; ascal:ascal|i_h_frac[11]                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_h_frac[11]~DUPLICATE                                                                                                                                                                                                    ;                  ;                       ;
; ascal:ascal|i_hbcpt[0]                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_hbcpt[0]~DUPLICATE                                                                                                                                                                                                      ;                  ;                       ;
; ascal:ascal|i_hbcpt[2]                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_hbcpt[2]~DUPLICATE                                                                                                                                                                                                      ;                  ;                       ;
; ascal:ascal|i_hbcpt[3]                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_hbcpt[3]~DUPLICATE                                                                                                                                                                                                      ;                  ;                       ;
; ascal:ascal|i_hburst[4]                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_hburst[4]~DUPLICATE                                                                                                                                                                                                     ;                  ;                       ;
; ascal:ascal|i_hcpt[2]                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_hcpt[2]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|i_hcpt[4]                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_hcpt[4]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|i_hcpt[6]                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_hcpt[6]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|i_hcpt[10]                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_hcpt[10]~DUPLICATE                                                                                                                                                                                                      ;                  ;                       ;
; ascal:ascal|i_hcpt[11]                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_hcpt[11]~DUPLICATE                                                                                                                                                                                                      ;                  ;                       ;
; ascal:ascal|i_hmax[5]                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_hmax[5]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|i_hpix.g[4]                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_hpix.g[4]~DUPLICATE                                                                                                                                                                                                     ;                  ;                       ;
; ascal:ascal|i_hpix1.r[1]                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_hpix1.r[1]~DUPLICATE                                                                                                                                                                                                    ;                  ;                       ;
; ascal:ascal|i_hpix1.r[2]                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_hpix1.r[2]~DUPLICATE                                                                                                                                                                                                    ;                  ;                       ;
; ascal:ascal|i_hpix2.b[3]~_Duplicate_1                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_hpix2.b[3]~_Duplicate_1DUPLICATE                                                                                                                                                                                        ;                  ;                       ;
; ascal:ascal|i_hpix2.g[0]~_Duplicate_1                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_hpix2.g[0]~_Duplicate_1DUPLICATE                                                                                                                                                                                        ;                  ;                       ;
; ascal:ascal|i_hpix2.r[2]~_Duplicate_1                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_hpix2.r[2]~_Duplicate_1DUPLICATE                                                                                                                                                                                        ;                  ;                       ;
; ascal:ascal|i_hsize[0]                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_hsize[0]~DUPLICATE                                                                                                                                                                                                      ;                  ;                       ;
; ascal:ascal|i_lrad[1]                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_lrad[1]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|i_lrad[7]                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_lrad[7]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|i_lwad[1]                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_lwad[1]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|i_lwad[2]                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_lwad[2]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|i_lwad[7]                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_lwad[7]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|i_pushhead3                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_pushhead3~DUPLICATE                                                                                                                                                                                                     ;                  ;                       ;
; ascal:ascal|i_pvs                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_pvs~DUPLICATE                                                                                                                                                                                                           ;                  ;                       ;
; ascal:ascal|i_shift[16]                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_shift[16]~DUPLICATE                                                                                                                                                                                                     ;                  ;                       ;
; ascal:ascal|i_shift[43]                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_shift[43]~DUPLICATE                                                                                                                                                                                                     ;                  ;                       ;
; ascal:ascal|i_shift[52]                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_shift[52]~DUPLICATE                                                                                                                                                                                                     ;                  ;                       ;
; ascal:ascal|i_shift[78]                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_shift[78]~DUPLICATE                                                                                                                                                                                                     ;                  ;                       ;
; ascal:ascal|i_shift[82]                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_shift[82]~DUPLICATE                                                                                                                                                                                                     ;                  ;                       ;
; ascal:ascal|i_shift[90]                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_shift[90]~DUPLICATE                                                                                                                                                                                                     ;                  ;                       ;
; ascal:ascal|i_shift[110]                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_shift[110]~DUPLICATE                                                                                                                                                                                                    ;                  ;                       ;
; ascal:ascal|i_shift[113]                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_shift[113]~DUPLICATE                                                                                                                                                                                                    ;                  ;                       ;
; ascal:ascal|i_shift[117]                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_shift[117]~DUPLICATE                                                                                                                                                                                                    ;                  ;                       ;
; ascal:ascal|i_vacc[12]                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_vacc[12]~DUPLICATE                                                                                                                                                                                                      ;                  ;                       ;
; ascal:ascal|i_vcpt[0]                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_vcpt[0]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|i_vcpt[2]                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_vcpt[2]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|i_vcpt[11]                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_vcpt[11]~DUPLICATE                                                                                                                                                                                                      ;                  ;                       ;
; ascal:ascal|i_vdivr[2]                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_vdivr[2]~DUPLICATE                                                                                                                                                                                                      ;                  ;                       ;
; ascal:ascal|i_vmax[10]                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_vmax[10]~DUPLICATE                                                                                                                                                                                                      ;                  ;                       ;
; ascal:ascal|i_vs_pre                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_vs_pre~DUPLICATE                                                                                                                                                                                                        ;                  ;                       ;
; ascal:ascal|i_vsize[1]                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_vsize[1]~DUPLICATE                                                                                                                                                                                                      ;                  ;                       ;
; ascal:ascal|i_wad[0]                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_wad[0]~DUPLICATE                                                                                                                                                                                                        ;                  ;                       ;
; ascal:ascal|i_wad[1]                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_wad[1]~DUPLICATE                                                                                                                                                                                                        ;                  ;                       ;
; ascal:ascal|i_wad[3]                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_wad[3]~DUPLICATE                                                                                                                                                                                                        ;                  ;                       ;
; ascal:ascal|i_wad[4]                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_wad[4]~DUPLICATE                                                                                                                                                                                                        ;                  ;                       ;
; ascal:ascal|i_wdelay[1]                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_wdelay[1]~DUPLICATE                                                                                                                                                                                                     ;                  ;                       ;
; ascal:ascal|i_wdelay[2]                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_wdelay[2]~DUPLICATE                                                                                                                                                                                                     ;                  ;                       ;
; ascal:ascal|i_write                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_write~DUPLICATE                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_acpt4[2]                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_acpt4[2]~DUPLICATE                                                                                                                                                                                                      ;                  ;                       ;
; ascal:ascal|o_dcpt[2]                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_dcpt[2]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|o_dcpt[7]                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_dcpt[7]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|o_dcpt[10]                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_dcpt[10]~DUPLICATE                                                                                                                                                                                                      ;                  ;                       ;
; ascal:ascal|o_dcpt[11]                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_dcpt[11]~DUPLICATE                                                                                                                                                                                                      ;                  ;                       ;
; ascal:ascal|o_dcptv[1][4]                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_dcptv[1][4]~DUPLICATE                                                                                                                                                                                                   ;                  ;                       ;
; ascal:ascal|o_dcptv[1][6]                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_dcptv[1][6]~DUPLICATE                                                                                                                                                                                                   ;                  ;                       ;
; ascal:ascal|o_dcptv[1][7]                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_dcptv[1][7]~DUPLICATE                                                                                                                                                                                                   ;                  ;                       ;
; ascal:ascal|o_dcptv[1][10]                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_dcptv[1][10]~DUPLICATE                                                                                                                                                                                                  ;                  ;                       ;
; ascal:ascal|o_divcpt[1]                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_divcpt[1]~DUPLICATE                                                                                                                                                                                                     ;                  ;                       ;
; ascal:ascal|o_divcpt[3]                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_divcpt[3]~DUPLICATE                                                                                                                                                                                                     ;                  ;                       ;
; ascal:ascal|o_divrun                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_divrun~DUPLICATE                                                                                                                                                                                                        ;                  ;                       ;
; ascal:ascal|o_hbcpt[0]                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_hbcpt[0]~DUPLICATE                                                                                                                                                                                                      ;                  ;                       ;
; ascal:ascal|o_hbcpt[1]                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_hbcpt[1]~DUPLICATE                                                                                                                                                                                                      ;                  ;                       ;
; ascal:ascal|o_hbcpt[4]                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_hbcpt[4]~DUPLICATE                                                                                                                                                                                                      ;                  ;                       ;
; ascal:ascal|o_hsp                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_hsp~DUPLICATE                                                                                                                                                                                                           ;                  ;                       ;
; ascal:ascal|o_ibuf0[1]                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_ibuf0[1]~DUPLICATE                                                                                                                                                                                                      ;                  ;                       ;
; ascal:ascal|o_obuf0[0]                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_obuf0[0]~DUPLICATE                                                                                                                                                                                                      ;                  ;                       ;
; ascal:ascal|o_pshift[1]                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_pshift[1]~DUPLICATE                                                                                                                                                                                                     ;                  ;                       ;
; ascal:ascal|o_pshift[2]                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_pshift[2]~DUPLICATE                                                                                                                                                                                                     ;                  ;                       ;
; ascal:ascal|o_shift[136]                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_shift[136]~DUPLICATE                                                                                                                                                                                                    ;                  ;                       ;
; ascal:ascal|o_shift[137]                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_shift[137]~DUPLICATE                                                                                                                                                                                                    ;                  ;                       ;
; ascal:ascal|o_shift[139]                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_shift[139]~DUPLICATE                                                                                                                                                                                                    ;                  ;                       ;
; ascal:ascal|o_shift[140]                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_shift[140]~DUPLICATE                                                                                                                                                                                                    ;                  ;                       ;
; ascal:ascal|o_shift[141]                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_shift[141]~DUPLICATE                                                                                                                                                                                                    ;                  ;                       ;
; ascal:ascal|o_shift[143]                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_shift[143]~DUPLICATE                                                                                                                                                                                                    ;                  ;                       ;
; ascal:ascal|poly_tdw[11]                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|poly_tdw[11]~DUPLICATE                                                                                                                                                                                                    ;                  ;                       ;
; ascal:ascal|poly_tdw[15]                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|poly_tdw[15]~DUPLICATE                                                                                                                                                                                                    ;                  ;                       ;
; ascal:ascal|poly_tdw[22]                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|poly_tdw[22]~DUPLICATE                                                                                                                                                                                                    ;                  ;                       ;
; audio_out:audio_out|IIR_filter:IIR_filter|inp[3]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; audio_out:audio_out|IIR_filter:IIR_filter|inp[3]~DUPLICATE                                                                                                                                                                            ;                  ;                       ;
; audio_out:audio_out|IIR_filter:IIR_filter|inp[6]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; audio_out:audio_out|IIR_filter:IIR_filter|inp[6]~DUPLICATE                                                                                                                                                                            ;                  ;                       ;
; audio_out:audio_out|IIR_filter:IIR_filter|inp[9]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; audio_out:audio_out|IIR_filter:IIR_filter|inp[9]~DUPLICATE                                                                                                                                                                            ;                  ;                       ;
; audio_out:audio_out|aud_mix_top:audmix_l|a3[6]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; audio_out:audio_out|aud_mix_top:audmix_l|a3[6]~DUPLICATE                                                                                                                                                                              ;                  ;                       ;
; audio_out:audio_out|aud_mix_top:audmix_l|a3[8]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; audio_out:audio_out|aud_mix_top:audmix_l|a3[8]~DUPLICATE                                                                                                                                                                              ;                  ;                       ;
; audio_out:audio_out|aud_mix_top:audmix_l|a3[15]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; audio_out:audio_out|aud_mix_top:audmix_l|a3[15]~DUPLICATE                                                                                                                                                                             ;                  ;                       ;
; audio_out:audio_out|aud_mix_top:audmix_l|a3[16]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; audio_out:audio_out|aud_mix_top:audmix_l|a3[16]~DUPLICATE                                                                                                                                                                             ;                  ;                       ;
; audio_out:audio_out|aud_mix_top:audmix_r|a3[10]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; audio_out:audio_out|aud_mix_top:audmix_r|a3[10]~DUPLICATE                                                                                                                                                                             ;                  ;                       ;
; audio_out:audio_out|aud_mix_top:audmix_r|a3[11]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; audio_out:audio_out|aud_mix_top:audmix_r|a3[11]~DUPLICATE                                                                                                                                                                             ;                  ;                       ;
; audio_out:audio_out|aud_mix_top:audmix_r|a3[13]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; audio_out:audio_out|aud_mix_top:audmix_r|a3[13]~DUPLICATE                                                                                                                                                                             ;                  ;                       ;
; audio_out:audio_out|aud_mix_top:audmix_r|a3[14]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; audio_out:audio_out|aud_mix_top:audmix_r|a3[14]~DUPLICATE                                                                                                                                                                             ;                  ;                       ;
; audio_out:audio_out|cl2[3]                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; audio_out:audio_out|cl2[3]~DUPLICATE                                                                                                                                                                                                  ;                  ;                       ;
; audio_out:audio_out|cl2[9]                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; audio_out:audio_out|cl2[9]~DUPLICATE                                                                                                                                                                                                  ;                  ;                       ;
; audio_out:audio_out|sigma_delta_dac:sd_r|SigmaLatch[17]                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; audio_out:audio_out|sigma_delta_dac:sd_r|SigmaLatch[17]~DUPLICATE                                                                                                                                                                     ;                  ;                       ;
; audio_out:audio_out|spdif:toslink|bit_count_q[0]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; audio_out:audio_out|spdif:toslink|bit_count_q[0]~DUPLICATE                                                                                                                                                                            ;                  ;                       ;
; audio_out:audio_out|spdif:toslink|bit_count_q[1]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; audio_out:audio_out|spdif:toslink|bit_count_q[1]~DUPLICATE                                                                                                                                                                            ;                  ;                       ;
; audio_out:audio_out|spdif:toslink|bit_count_q[3]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; audio_out:audio_out|spdif:toslink|bit_count_q[3]~DUPLICATE                                                                                                                                                                            ;                  ;                       ;
; audio_out:audio_out|spdif:toslink|bit_count_q[4]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; audio_out:audio_out|spdif:toslink|bit_count_q[4]~DUPLICATE                                                                                                                                                                            ;                  ;                       ;
; audio_out:audio_out|spdif:toslink|bit_count_q[5]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; audio_out:audio_out|spdif:toslink|bit_count_q[5]~DUPLICATE                                                                                                                                                                            ;                  ;                       ;
; audio_out:audio_out|spdif:toslink|subframe_count_q[1]                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; audio_out:audio_out|spdif:toslink|subframe_count_q[1]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; audio_out:audio_out|spdif:toslink|subframe_count_q[3]                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; audio_out:audio_out|spdif:toslink|subframe_count_q[3]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; cfg_custom_p1[0]                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; cfg_custom_p1[0]~DUPLICATE                                                                                                                                                                                                            ;                  ;                       ;
; cfg_custom_p1[2]                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; cfg_custom_p1[2]~DUPLICATE                                                                                                                                                                                                            ;                  ;                       ;
; cfg_custom_p1[4]                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; cfg_custom_p1[4]~DUPLICATE                                                                                                                                                                                                            ;                  ;                       ;
; cfg_custom_p2[3]                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; cfg_custom_p2[3]~DUPLICATE                                                                                                                                                                                                            ;                  ;                       ;
; cfg_custom_p2[4]                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; cfg_custom_p2[4]~DUPLICATE                                                                                                                                                                                                            ;                  ;                       ;
; cfg_custom_p2[5]                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; cfg_custom_p2[5]~DUPLICATE                                                                                                                                                                                                            ;                  ;                       ;
; cfg_custom_p2[7]                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; cfg_custom_p2[7]~DUPLICATE                                                                                                                                                                                                            ;                  ;                       ;
; cfg_custom_p2[8]                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; cfg_custom_p2[8]~DUPLICATE                                                                                                                                                                                                            ;                  ;                       ;
; cfg_custom_p2[12]                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; cfg_custom_p2[12]~DUPLICATE                                                                                                                                                                                                           ;                  ;                       ;
; cfg_custom_p2[15]                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; cfg_custom_p2[15]~DUPLICATE                                                                                                                                                                                                           ;                  ;                       ;
; cfg_custom_p2[25]                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; cfg_custom_p2[25]~DUPLICATE                                                                                                                                                                                                           ;                  ;                       ;
; cfg_custom_p2[30]                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; cfg_custom_p2[30]~DUPLICATE                                                                                                                                                                                                           ;                  ;                       ;
; cfg_custom_t                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; cfg_custom_t~DUPLICATE                                                                                                                                                                                                                ;                  ;                       ;
; cmd[0]                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; cmd[0]~DUPLICATE                                                                                                                                                                                                                      ;                  ;                       ;
; cnt[5]                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; cnt[5]~DUPLICATE                                                                                                                                                                                                                      ;                  ;                       ;
; cnt[6]                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; cnt[6]~DUPLICATE                                                                                                                                                                                                                      ;                  ;                       ;
; coef_data[4]                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; coef_data[4]~DUPLICATE                                                                                                                                                                                                                ;                  ;                       ;
; coef_data[6]                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; coef_data[6]~DUPLICATE                                                                                                                                                                                                                ;                  ;                       ;
; csync:csync_hdmi|h_cnt[3]                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; csync:csync_hdmi|h_cnt[3]~DUPLICATE                                                                                                                                                                                                   ;                  ;                       ;
; csync:csync_hdmi|h_cnt[4]                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; csync:csync_hdmi|h_cnt[4]~DUPLICATE                                                                                                                                                                                                   ;                  ;                       ;
; csync:csync_hdmi|h_cnt[5]                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; csync:csync_hdmi|h_cnt[5]~DUPLICATE                                                                                                                                                                                                   ;                  ;                       ;
; csync:csync_hdmi|h_cnt[9]                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; csync:csync_hdmi|h_cnt[9]~DUPLICATE                                                                                                                                                                                                   ;                  ;                       ;
; csync:csync_hdmi|h_cnt[11]                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; csync:csync_hdmi|h_cnt[11]~DUPLICATE                                                                                                                                                                                                  ;                  ;                       ;
; csync:csync_hdmi|h_cnt[13]                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; csync:csync_hdmi|h_cnt[13]~DUPLICATE                                                                                                                                                                                                  ;                  ;                       ;
; csync:csync_hdmi|h_cnt[14]                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; csync:csync_hdmi|h_cnt[14]~DUPLICATE                                                                                                                                                                                                  ;                  ;                       ;
; csync:csync_hdmi|h_cnt[15]                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; csync:csync_hdmi|h_cnt[15]~DUPLICATE                                                                                                                                                                                                  ;                  ;                       ;
; csync:csync_vga|h_cnt[1]                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; csync:csync_vga|h_cnt[1]~DUPLICATE                                                                                                                                                                                                    ;                  ;                       ;
; csync:csync_vga|h_cnt[2]                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; csync:csync_vga|h_cnt[2]~DUPLICATE                                                                                                                                                                                                    ;                  ;                       ;
; csync:csync_vga|h_cnt[4]                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; csync:csync_vga|h_cnt[4]~DUPLICATE                                                                                                                                                                                                    ;                  ;                       ;
; csync:csync_vga|h_cnt[7]                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; csync:csync_vga|h_cnt[7]~DUPLICATE                                                                                                                                                                                                    ;                  ;                       ;
; csync:csync_vga|h_cnt[11]                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; csync:csync_vga|h_cnt[11]~DUPLICATE                                                                                                                                                                                                   ;                  ;                       ;
; csync:csync_vga|h_cnt[12]                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; csync:csync_vga|h_cnt[12]~DUPLICATE                                                                                                                                                                                                   ;                  ;                       ;
; csync:csync_vga|h_cnt[14]                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; csync:csync_vga|h_cnt[14]~DUPLICATE                                                                                                                                                                                                   ;                  ;                       ;
; custd2                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; custd2~DUPLICATE                                                                                                                                                                                                                      ;                  ;                       ;
; deb_osd[4]                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; deb_osd[4]~DUPLICATE                                                                                                                                                                                                                  ;                  ;                       ;
; deb_user[1]                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; deb_user[1]~DUPLICATE                                                                                                                                                                                                                 ;                  ;                       ;
; div[0]                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; div[0]~DUPLICATE                                                                                                                                                                                                                      ;                  ;                       ;
; div[10]                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; div[10]~DUPLICATE                                                                                                                                                                                                                     ;                  ;                       ;
; div[31]                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; div[31]~DUPLICATE                                                                                                                                                                                                                     ;                  ;                       ;
; emu:emu|hps_io:hps_io|byte_cnt[9]                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|byte_cnt[9]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; emu:emu|hps_io:hps_io|fio_block.addr[0]                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|fio_block.addr[0]~DUPLICATE                                                                                                                                                                                     ;                  ;                       ;
; emu:emu|hps_io:hps_io|fio_block.addr[2]                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|fio_block.addr[2]~DUPLICATE                                                                                                                                                                                     ;                  ;                       ;
; emu:emu|hps_io:hps_io|fio_block.addr[4]                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|fio_block.addr[4]~DUPLICATE                                                                                                                                                                                     ;                  ;                       ;
; emu:emu|hps_io:hps_io|fio_block.addr[8]                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|fio_block.addr[8]~DUPLICATE                                                                                                                                                                                     ;                  ;                       ;
; emu:emu|hps_io:hps_io|fio_block.addr[9]                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|fio_block.addr[9]~DUPLICATE                                                                                                                                                                                     ;                  ;                       ;
; emu:emu|hps_io:hps_io|fio_block.addr[20]                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|fio_block.addr[20]~DUPLICATE                                                                                                                                                                                    ;                  ;                       ;
; emu:emu|hps_io:hps_io|fio_block.cnt[0]                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|fio_block.cnt[0]~DUPLICATE                                                                                                                                                                                      ;                  ;                       ;
; emu:emu|hps_io:hps_io|fio_block.cnt[1]                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|fio_block.cnt[1]~DUPLICATE                                                                                                                                                                                      ;                  ;                       ;
; emu:emu|hps_io:hps_io|ioctl_addr[1]                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|ioctl_addr[1]~DUPLICATE                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|hps_io:hps_io|ioctl_addr[4]                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|ioctl_addr[4]~DUPLICATE                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|hps_io:hps_io|ioctl_addr[5]                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|ioctl_addr[5]~DUPLICATE                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|hps_io:hps_io|ioctl_addr[7]                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|ioctl_addr[7]~DUPLICATE                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|hps_io:hps_io|ioctl_addr[12]                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|ioctl_addr[12]~DUPLICATE                                                                                                                                                                                        ;                  ;                       ;
; emu:emu|hps_io:hps_io|ioctl_index[6]                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|ioctl_index[6]~DUPLICATE                                                                                                                                                                                        ;                  ;                       ;
; emu:emu|hps_io:hps_io|ioctl_index[7]                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|ioctl_index[7]~DUPLICATE                                                                                                                                                                                        ;                  ;                       ;
; emu:emu|hps_io:hps_io|joystick_analog_0[14]                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|joystick_analog_0[14]~DUPLICATE                                                                                                                                                                                 ;                  ;                       ;
; emu:emu|hps_io:hps_io|joystick_analog_1[7]                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|joystick_analog_1[7]~DUPLICATE                                                                                                                                                                                  ;                  ;                       ;
; emu:emu|hps_io:hps_io|ps2_key[1]                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|ps2_key[1]~DUPLICATE                                                                                                                                                                                            ;                  ;                       ;
; emu:emu|hps_io:hps_io|ps2_key[2]                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|ps2_key[2]~DUPLICATE                                                                                                                                                                                            ;                  ;                       ;
; emu:emu|hps_io:hps_io|ps2_key[10]                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|ps2_key[10]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; emu:emu|hps_io:hps_io|status[9]                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|status[9]~DUPLICATE                                                                                                                                                                                             ;                  ;                       ;
; emu:emu|hps_io:hps_io|status[14]                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|status[14]~DUPLICATE                                                                                                                                                                                            ;                  ;                       ;
; emu:emu|hps_io:hps_io|status[16]                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|status[16]~DUPLICATE                                                                                                                                                                                            ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[0]~reg1                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[0]~reg1DUPLICATE                                                                                                                                                                     ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[1]                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[1]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[2]                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[2]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[2]~reg1                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[2]~reg1DUPLICATE                                                                                                                                                                     ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[3]~reg1                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[3]~reg1DUPLICATE                                                                                                                                                                     ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[4]                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[4]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[4]~reg1                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[4]~reg1DUPLICATE                                                                                                                                                                     ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[6]~reg1                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[6]~reg1DUPLICATE                                                                                                                                                                     ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[7]                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[7]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[9]~reg1                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[9]~reg1DUPLICATE                                                                                                                                                                     ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[11]                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[11]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[12]                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[12]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[13]~reg1                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[13]~reg1DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[14]                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[14]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[14]~reg1                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[14]~reg1DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[21]                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[21]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[24]~reg1                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[24]~reg1DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[26]~reg1                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[26]~reg1DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[27]~reg1                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[27]~reg1DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[28]~reg1                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[28]~reg1DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[30]~reg1                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[30]~reg1DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[0]                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[0]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[7]                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[7]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[9]                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[9]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[14]                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[14]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[16]                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[16]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[23]                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[23]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt[9]                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt[9]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt[11]                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt[11]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt[14]                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt[14]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt[19]                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt[19]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt[22]                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt[22]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt[24]                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt[24]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_hcnt[24]                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_hcnt[24]~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_hcnt[26]                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_hcnt[26]~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_vcnt[22]                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_vcnt[22]~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[0]                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[0]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[0]~reg1                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[0]~reg1DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[1]~reg1                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[1]~reg1DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[3]~reg1                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[3]~reg1DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[4]~reg1                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[4]~reg1DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[6]                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[6]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[6]~reg1                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[6]~reg1DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[7]~reg1                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[7]~reg1DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[11]~reg1                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[11]~reg1DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[12]~reg1                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[12]~reg1DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[13]~reg1                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[13]~reg1DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[14]                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[14]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[16]~reg1                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[16]~reg1DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[27]~reg1                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[27]~reg1DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[29]~reg1                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[29]~reg1DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[30]~reg1                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[30]~reg1DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[31]                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[31]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; emu:emu|intv_core:intv_core|adrs[2]                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|intv_core:intv_core|adrs[2]~DUPLICATE                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|intv_core:intv_core|adrs[3]                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|intv_core:intv_core|adrs[3]~DUPLICATE                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|intv_core:intv_core|adrs[5]                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|intv_core:intv_core|adrs[5]~DUPLICATE                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|intv_core:intv_core|adrs[6]                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|intv_core:intv_core|adrs[6]~DUPLICATE                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|intv_core:intv_core|altsyncram:carth_rtl_0|altsyncram_ops1:auto_generated|address_reg_a[0]                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|intv_core:intv_core|altsyncram:carth_rtl_0|altsyncram_ops1:auto_generated|address_reg_a[0]~DUPLICATE                                                                                                                          ;                  ;                       ;
; emu:emu|intv_core:intv_core|altsyncram:carth_rtl_0|altsyncram_ops1:auto_generated|address_reg_a[2]                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|intv_core:intv_core|altsyncram:carth_rtl_0|altsyncram_ops1:auto_generated|address_reg_a[2]~DUPLICATE                                                                                                                          ;                  ;                       ;
; emu:emu|intv_core:intv_core|altsyncram:cartl_rtl_0|altsyncram_ops1:auto_generated|address_reg_a[2]                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|intv_core:intv_core|altsyncram:cartl_rtl_0|altsyncram_ops1:auto_generated|address_reg_a[2]~DUPLICATE                                                                                                                          ;                  ;                       ;
; emu:emu|intv_core:intv_core|cad[1]                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|intv_core:intv_core|cad[1]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|intv_core:intv_core|cad[5]                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|intv_core:intv_core|cad[5]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|intv_core:intv_core|clkdivivoice[0]                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|intv_core:intv_core|clkdivivoice[0]~DUPLICATE                                                                                                                                                                                 ;                  ;                       ;
; emu:emu|intv_core:intv_core|clkdivivoice[3]                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|intv_core:intv_core|clkdivivoice[3]~DUPLICATE                                                                                                                                                                                 ;                  ;                       ;
; emu:emu|intv_core:intv_core|cp1610:i_cp1610|sdbd2_r                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|intv_core:intv_core|cp1610:i_cp1610|sdbd2_r~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; emu:emu|intv_core:intv_core|cp1610:i_cp1610|sdbd_r                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|intv_core:intv_core|cp1610:i_cp1610|sdbd_r~DUPLICATE                                                                                                                                                                          ;                  ;                       ;
; emu:emu|intv_core:intv_core|cp1610:i_cp1610|state_r.sCBRANCH3                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|intv_core:intv_core|cp1610:i_cp1610|state_r.sCBRANCH3~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; emu:emu|intv_core:intv_core|cp1610:i_cp1610|state_r.sDIRECT3                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|intv_core:intv_core|cp1610:i_cp1610|state_r.sDIRECT3~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; emu:emu|intv_core:intv_core|cp1610:i_cp1610|state_r.sDIRECT5                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|intv_core:intv_core|cp1610:i_cp1610|state_r.sDIRECT5~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; emu:emu|intv_core:intv_core|cp1610:i_cp1610|state_r.sEXEC_UNARY2                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|intv_core:intv_core|cp1610:i_cp1610|state_r.sEXEC_UNARY2~DUPLICATE                                                                                                                                                            ;                  ;                       ;
; emu:emu|intv_core:intv_core|cp1610:i_cp1610|state_r.sFETCH1                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|intv_core:intv_core|cp1610:i_cp1610|state_r.sFETCH1~DUPLICATE                                                                                                                                                                 ;                  ;                       ;
; emu:emu|intv_core:intv_core|cp1610:i_cp1610|state_r.sINDIRECT3                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|intv_core:intv_core|cp1610:i_cp1610|state_r.sINDIRECT3~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; emu:emu|intv_core:intv_core|cp1610:i_cp1610|state_r.sINDIRECT4                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|intv_core:intv_core|cp1610:i_cp1610|state_r.sINDIRECT4~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; emu:emu|intv_core:intv_core|cp1610:i_cp1610|state_r.sINTR1                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|intv_core:intv_core|cp1610:i_cp1610|state_r.sINTR1~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; emu:emu|intv_core:intv_core|cp1610:i_cp1610|state_r.sINTR3                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|intv_core:intv_core|cp1610:i_cp1610|state_r.sINTR3~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; emu:emu|intv_core:intv_core|cp1610:i_cp1610|state_r.sINTR6                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|intv_core:intv_core|cp1610:i_cp1610|state_r.sINTR6~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; emu:emu|intv_core:intv_core|cp1610:i_cp1610|state_r.sJUMP1                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|intv_core:intv_core|cp1610:i_cp1610|state_r.sJUMP1~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; emu:emu|intv_core:intv_core|cp1610:i_cp1610|state_r.sJUMP3                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|intv_core:intv_core|cp1610:i_cp1610|state_r.sJUMP3~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; emu:emu|intv_core:intv_core|cp1610:i_cp1610|state_r.sJUMP4                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|intv_core:intv_core|cp1610:i_cp1610|state_r.sJUMP4~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; emu:emu|intv_core:intv_core|cp1610:i_cp1610|state_r.sJUMP7                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|intv_core:intv_core|cp1610:i_cp1610|state_r.sJUMP7~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; emu:emu|intv_core:intv_core|cp1610:i_cp1610|state_r.sJUMP8                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|intv_core:intv_core|cp1610:i_cp1610|state_r.sJUMP8~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; emu:emu|intv_core:intv_core|cp1610:i_cp1610|state_r.sWAIT_FETCH                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|intv_core:intv_core|cp1610:i_cp1610|state_r.sWAIT_FETCH~DUPLICATE                                                                                                                                                             ;                  ;                       ;
; emu:emu|intv_core:intv_core|cp1610:i_cp1610|szoc_r.o                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|intv_core:intv_core|cp1610:i_cp1610|szoc_r.o~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; emu:emu|intv_core:intv_core|cp1610:i_cp1610|szoc_r.s                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|intv_core:intv_core|cp1610:i_cp1610|szoc_r.s~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; emu:emu|intv_core:intv_core|crc[2]                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|intv_core:intv_core|crc[2]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|intv_core:intv_core|crc[4]                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|intv_core:intv_core|crc[4]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|intv_core:intv_core|crc[10]                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|intv_core:intv_core|crc[10]~DUPLICATE                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|intv_core:intv_core|crc[15]                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|intv_core:intv_core|crc[15]~DUPLICATE                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|intv_core:intv_core|crc[16]                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|intv_core:intv_core|crc[16]~DUPLICATE                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|intv_core:intv_core|crc[19]                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|intv_core:intv_core|crc[19]~DUPLICATE                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|intv_core:intv_core|crc[24]                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|intv_core:intv_core|crc[24]~DUPLICATE                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|intv_core:intv_core|crc[25]                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|intv_core:intv_core|crc[25]~DUPLICATE                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|intv_core:intv_core|crc[31]                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|intv_core:intv_core|crc[31]~DUPLICATE                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|intv_core:intv_core|found                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|intv_core:intv_core|found~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; emu:emu|intv_core:intv_core|icart_fine_da[1]                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|intv_core:intv_core|icart_fine_da[1]~DUPLICATE                                                                                                                                                                                ;                  ;                       ;
; emu:emu|intv_core:intv_core|icart_fine_da[2]                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|intv_core:intv_core|icart_fine_da[2]~DUPLICATE                                                                                                                                                                                ;                  ;                       ;
; emu:emu|intv_core:intv_core|idx[3]                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|intv_core:intv_core|idx[3]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|intv_core:intv_core|ivoice:i_ivoice|fifo_lev[1]                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|intv_core:intv_core|ivoice:i_ivoice|fifo_lev[1]~DUPLICATE                                                                                                                                                                     ;                  ;                       ;
; emu:emu|intv_core:intv_core|ivoice:i_ivoice|fifo_lev[2]                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|intv_core:intv_core|ivoice:i_ivoice|fifo_lev[2]~DUPLICATE                                                                                                                                                                     ;                  ;                       ;
; emu:emu|intv_core:intv_core|ivoice:i_ivoice|fifo_lev[3]                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|intv_core:intv_core|ivoice:i_ivoice|fifo_lev[3]~DUPLICATE                                                                                                                                                                     ;                  ;                       ;
; emu:emu|intv_core:intv_core|ivoice:i_ivoice|fifo_lev[4]                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|intv_core:intv_core|ivoice:i_ivoice|fifo_lev[4]~DUPLICATE                                                                                                                                                                     ;                  ;                       ;
; emu:emu|intv_core:intv_core|ivoice:i_ivoice|fifo_lev[5]                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|intv_core:intv_core|ivoice:i_ivoice|fifo_lev[5]~DUPLICATE                                                                                                                                                                     ;                  ;                       ;
; emu:emu|intv_core:intv_core|ivoice:i_ivoice|fifoptr[1]                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|intv_core:intv_core|ivoice:i_ivoice|fifoptr[1]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; emu:emu|intv_core:intv_core|ivoice:i_ivoice|fifoptr[2]                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|intv_core:intv_core|ivoice:i_ivoice|fifoptr[2]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; emu:emu|intv_core:intv_core|ivoice:i_ivoice|fifoptr[3]                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|intv_core:intv_core|ivoice:i_ivoice|fifoptr[3]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; emu:emu|intv_core:intv_core|ivoice:i_ivoice|micro.op.RTS                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|intv_core:intv_core|ivoice:i_ivoice|micro.op.RTS~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; emu:emu|intv_core:intv_core|ivoice:i_ivoice|micro.op.SETMODE                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|intv_core:intv_core|ivoice:i_ivoice|micro.op.SETMODE~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; emu:emu|intv_core:intv_core|ivoice:i_ivoice|pc[11]                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|intv_core:intv_core|ivoice:i_ivoice|pc[11]~DUPLICATE                                                                                                                                                                          ;                  ;                       ;
; emu:emu|intv_core:intv_core|ivoice:i_ivoice|pc[14]                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|intv_core:intv_core|ivoice:i_ivoice|pc[14]~DUPLICATE                                                                                                                                                                          ;                  ;                       ;
; emu:emu|intv_core:intv_core|ivoice:i_ivoice|pop_double                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|intv_core:intv_core|ivoice:i_ivoice|pop_double~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; emu:emu|intv_core:intv_core|ivoice:i_ivoice|repeat[4]                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|intv_core:intv_core|ivoice:i_ivoice|repeat[4]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; emu:emu|intv_core:intv_core|ivoice:i_ivoice|state.sCALC01                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|intv_core:intv_core|ivoice:i_ivoice|state.sCALC01~DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; emu:emu|intv_core:intv_core|ivoice:i_ivoice|state.sCALC11                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|intv_core:intv_core|ivoice:i_ivoice|state.sCALC11~DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; emu:emu|intv_core:intv_core|ivoice:i_ivoice|state.sCALC12                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|intv_core:intv_core|ivoice:i_ivoice|state.sCALC12~DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; emu:emu|intv_core:intv_core|ivoice:i_ivoice|state.sCALC21                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|intv_core:intv_core|ivoice:i_ivoice|state.sCALC21~DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; emu:emu|intv_core:intv_core|ivoice:i_ivoice|state.sCALC32                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|intv_core:intv_core|ivoice:i_ivoice|state.sCALC32~DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; emu:emu|intv_core:intv_core|ivoice:i_ivoice|state.sCALC41                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|intv_core:intv_core|ivoice:i_ivoice|state.sCALC41~DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; emu:emu|intv_core:intv_core|ivoice:i_ivoice|state.sCALC42                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|intv_core:intv_core|ivoice:i_ivoice|state.sCALC42~DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; emu:emu|intv_core:intv_core|ivoice:i_ivoice|state.sCALC52                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|intv_core:intv_core|ivoice:i_ivoice|state.sCALC52~DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; emu:emu|intv_core:intv_core|ivoice:i_ivoice|state.sGENE3                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|intv_core:intv_core|ivoice:i_ivoice|state.sGENE3~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; emu:emu|intv_core:intv_core|ivoice:i_ivoice|state.sSOUND                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|intv_core:intv_core|ivoice:i_ivoice|state.sSOUND~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; emu:emu|intv_core:intv_core|key_1                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|intv_core:intv_core|key_1~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; emu:emu|intv_core:intv_core|key_2                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|intv_core:intv_core|key_2~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; emu:emu|intv_core:intv_core|key_3                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|intv_core:intv_core|key_3~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; emu:emu|intv_core:intv_core|key_6                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|intv_core:intv_core|key_6~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; emu:emu|intv_core:intv_core|mapcpt[0]                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|intv_core:intv_core|mapcpt[0]~DUPLICATE                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|intv_core:intv_core|mapcpt[1]                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|intv_core:intv_core|mapcpt[1]~DUPLICATE                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|intv_core:intv_core|mapcpt[2]                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|intv_core:intv_core|mapcpt[2]~DUPLICATE                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|intv_core:intv_core|mapcpt[3]                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|intv_core:intv_core|mapcpt[3]~DUPLICATE                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|intv_core:intv_core|mmap2[1]                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|intv_core:intv_core|mmap2[1]~DUPLICATE                                                                                                                                                                                        ;                  ;                       ;
; emu:emu|intv_core:intv_core|mmap2[3]                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|intv_core:intv_core|mmap2[3]~DUPLICATE                                                                                                                                                                                        ;                  ;                       ;
; emu:emu|intv_core:intv_core|numrange[2]                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|intv_core:intv_core|numrange[2]~DUPLICATE                                                                                                                                                                                     ;                  ;                       ;
; emu:emu|intv_core:intv_core|numzone[0]                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|intv_core:intv_core|numzone[0]~DUPLICATE                                                                                                                                                                                      ;                  ;                       ;
; emu:emu|intv_core:intv_core|numzone[2]                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|intv_core:intv_core|numzone[2]~DUPLICATE                                                                                                                                                                                      ;                  ;                       ;
; emu:emu|intv_core:intv_core|rden                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|intv_core:intv_core|rden~DUPLICATE                                                                                                                                                                                            ;                  ;                       ;
; emu:emu|intv_core:intv_core|rom_aw[13]                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|intv_core:intv_core|rom_aw[13]~DUPLICATE                                                                                                                                                                                      ;                  ;                       ;
; emu:emu|intv_core:intv_core|search                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|intv_core:intv_core|search~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|intv_core:intv_core|snd:i_snd2|env_cpt[6]                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|intv_core:intv_core|snd:i_snd2|env_cpt[6]~DUPLICATE                                                                                                                                                                           ;                  ;                       ;
; emu:emu|intv_core:intv_core|snd:i_snd2|env_cpt[14]                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|intv_core:intv_core|snd:i_snd2|env_cpt[14]~DUPLICATE                                                                                                                                                                          ;                  ;                       ;
; emu:emu|intv_core:intv_core|snd:i_snd2|env_seq[0]                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|intv_core:intv_core|snd:i_snd2|env_seq[0]~DUPLICATE                                                                                                                                                                           ;                  ;                       ;
; emu:emu|intv_core:intv_core|snd:i_snd2|env_seq[1]                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|intv_core:intv_core|snd:i_snd2|env_seq[1]~DUPLICATE                                                                                                                                                                           ;                  ;                       ;
; emu:emu|intv_core:intv_core|snd:i_snd2|env_seq[2]                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|intv_core:intv_core|snd:i_snd2|env_seq[2]~DUPLICATE                                                                                                                                                                           ;                  ;                       ;
; emu:emu|intv_core:intv_core|snd:i_snd2|env_seq[4]                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|intv_core:intv_core|snd:i_snd2|env_seq[4]~DUPLICATE                                                                                                                                                                           ;                  ;                       ;
; emu:emu|intv_core:intv_core|snd:i_snd2|tone_a_per[0]                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|intv_core:intv_core|snd:i_snd2|tone_a_per[0]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; emu:emu|intv_core:intv_core|snd:i_snd2|tone_a_per[2]                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|intv_core:intv_core|snd:i_snd2|tone_a_per[2]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; emu:emu|intv_core:intv_core|snd:i_snd2|tone_a_per[10]                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|intv_core:intv_core|snd:i_snd2|tone_a_per[10]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; emu:emu|intv_core:intv_core|snd:i_snd2|tone_a_per[11]                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|intv_core:intv_core|snd:i_snd2|tone_a_per[11]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; emu:emu|intv_core:intv_core|snd:i_snd2|tone_b_per[0]                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|intv_core:intv_core|snd:i_snd2|tone_b_per[0]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; emu:emu|intv_core:intv_core|snd:i_snd2|tone_b_per[8]                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|intv_core:intv_core|snd:i_snd2|tone_b_per[8]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; emu:emu|intv_core:intv_core|snd:i_snd2|tone_b_per[10]                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|intv_core:intv_core|snd:i_snd2|tone_b_per[10]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; emu:emu|intv_core:intv_core|snd:i_snd2|tone_b_per[11]                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|intv_core:intv_core|snd:i_snd2|tone_b_per[11]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; emu:emu|intv_core:intv_core|snd:i_snd2|tone_c_per[0]                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|intv_core:intv_core|snd:i_snd2|tone_c_per[0]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; emu:emu|intv_core:intv_core|snd:i_snd2|tone_c_per[1]                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|intv_core:intv_core|snd:i_snd2|tone_c_per[1]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; emu:emu|intv_core:intv_core|snd:i_snd2|tone_c_per[5]                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|intv_core:intv_core|snd:i_snd2|tone_c_per[5]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; emu:emu|intv_core:intv_core|snd:i_snd2|tone_c_per[6]                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|intv_core:intv_core|snd:i_snd2|tone_c_per[6]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; emu:emu|intv_core:intv_core|snd:i_snd2|tone_c_per[8]                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|intv_core:intv_core|snd:i_snd2|tone_c_per[8]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; emu:emu|intv_core:intv_core|snd:i_snd|env_cpt[0]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|intv_core:intv_core|snd:i_snd|env_cpt[0]~DUPLICATE                                                                                                                                                                            ;                  ;                       ;
; emu:emu|intv_core:intv_core|snd:i_snd|env_cpt[11]                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|intv_core:intv_core|snd:i_snd|env_cpt[11]~DUPLICATE                                                                                                                                                                           ;                  ;                       ;
; emu:emu|intv_core:intv_core|snd:i_snd|env_cpt[12]                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|intv_core:intv_core|snd:i_snd|env_cpt[12]~DUPLICATE                                                                                                                                                                           ;                  ;                       ;
; emu:emu|intv_core:intv_core|snd:i_snd|tone_a_per[0]                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|intv_core:intv_core|snd:i_snd|tone_a_per[0]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; emu:emu|intv_core:intv_core|snd:i_snd|tone_a_per[3]                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|intv_core:intv_core|snd:i_snd|tone_a_per[3]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; emu:emu|intv_core:intv_core|snd:i_snd|tone_a_per[4]                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|intv_core:intv_core|snd:i_snd|tone_a_per[4]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; emu:emu|intv_core:intv_core|snd:i_snd|tone_a_per[5]                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|intv_core:intv_core|snd:i_snd|tone_a_per[5]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; emu:emu|intv_core:intv_core|snd:i_snd|tone_a_per[9]                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|intv_core:intv_core|snd:i_snd|tone_a_per[9]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; emu:emu|intv_core:intv_core|snd:i_snd|tone_a_per[11]                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|intv_core:intv_core|snd:i_snd|tone_a_per[11]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; emu:emu|intv_core:intv_core|snd:i_snd|tone_b_per[0]                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|intv_core:intv_core|snd:i_snd|tone_b_per[0]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; emu:emu|intv_core:intv_core|snd:i_snd|tone_b_per[8]                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|intv_core:intv_core|snd:i_snd|tone_b_per[8]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; emu:emu|intv_core:intv_core|snd:i_snd|tone_b_per[9]                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|intv_core:intv_core|snd:i_snd|tone_b_per[9]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; emu:emu|intv_core:intv_core|snd:i_snd|tone_c_per[0]                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|intv_core:intv_core|snd:i_snd|tone_c_per[0]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; emu:emu|intv_core:intv_core|snd:i_snd|tone_c_per[5]                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|intv_core:intv_core|snd:i_snd|tone_c_per[5]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; emu:emu|intv_core:intv_core|snd:i_snd|tone_c_per[8]                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|intv_core:intv_core|snd:i_snd|tone_c_per[8]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; emu:emu|intv_core:intv_core|state.sDOWN_RANGE2                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|intv_core:intv_core|state.sDOWN_RANGE2~DUPLICATE                                                                                                                                                                              ;                  ;                       ;
; emu:emu|intv_core:intv_core|state.sDOWN_ROM                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|intv_core:intv_core|state.sDOWN_ROM~DUPLICATE                                                                                                                                                                                 ;                  ;                       ;
; emu:emu|intv_core:intv_core|state.sDOWN_ROM4                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|intv_core:intv_core|state.sDOWN_ROM4~DUPLICATE                                                                                                                                                                                ;                  ;                       ;
; emu:emu|intv_core:intv_core|stic:i_stic|collset[0][3]                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|intv_core:intv_core|stic:i_stic|collset[0][3]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; emu:emu|intv_core:intv_core|stic:i_stic|collset[2][4]                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|intv_core:intv_core|stic:i_stic|collset[2][4]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; emu:emu|intv_core:intv_core|stic:i_stic|collset[3][7]                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|intv_core:intv_core|stic:i_stic|collset[3][7]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; emu:emu|intv_core:intv_core|stic:i_stic|collset[5][7]                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|intv_core:intv_core|stic:i_stic|collset[5][7]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; emu:emu|intv_core:intv_core|stic:i_stic|intrm_i                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|intv_core:intv_core|stic:i_stic|intrm_i~DUPLICATE                                                                                                                                                                             ;                  ;                       ;
; emu:emu|intv_core:intv_core|stic:i_stic|moba[0][1]                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|intv_core:intv_core|stic:i_stic|moba[0][1]~DUPLICATE                                                                                                                                                                          ;                  ;                       ;
; emu:emu|intv_core:intv_core|stic:i_stic|moba[0][3]                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|intv_core:intv_core|stic:i_stic|moba[0][3]~DUPLICATE                                                                                                                                                                          ;                  ;                       ;
; emu:emu|intv_core:intv_core|stic:i_stic|mobx[0][2]                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|intv_core:intv_core|stic:i_stic|mobx[0][2]~DUPLICATE                                                                                                                                                                          ;                  ;                       ;
; emu:emu|intv_core:intv_core|stic:i_stic|mobx[6][2]                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|intv_core:intv_core|stic:i_stic|mobx[6][2]~DUPLICATE                                                                                                                                                                          ;                  ;                       ;
; emu:emu|intv_core:intv_core|stic:i_stic|padrs[5]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|intv_core:intv_core|stic:i_stic|padrs[5]~DUPLICATE                                                                                                                                                                            ;                  ;                       ;
; emu:emu|intv_core:intv_core|stic:i_stic|padrs[6]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|intv_core:intv_core|stic:i_stic|padrs[6]~DUPLICATE                                                                                                                                                                            ;                  ;                       ;
; emu:emu|intv_core:intv_core|stic:i_stic|padrsc[0]                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|intv_core:intv_core|stic:i_stic|padrsc[0]~DUPLICATE                                                                                                                                                                           ;                  ;                       ;
; emu:emu|intv_core:intv_core|stic:i_stic|padrsc[4]                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|intv_core:intv_core|stic:i_stic|padrsc[4]~DUPLICATE                                                                                                                                                                           ;                  ;                       ;
; emu:emu|intv_core:intv_core|stic:i_stic|padrsc[8]                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|intv_core:intv_core|stic:i_stic|padrsc[8]~DUPLICATE                                                                                                                                                                           ;                  ;                       ;
; emu:emu|intv_core:intv_core|stic:i_stic|padrsc[9]                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|intv_core:intv_core|stic:i_stic|padrsc[9]~DUPLICATE                                                                                                                                                                           ;                  ;                       ;
; emu:emu|intv_core:intv_core|stic:i_stic|padrsc[10]                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|intv_core:intv_core|stic:i_stic|padrsc[10]~DUPLICATE                                                                                                                                                                          ;                  ;                       ;
; emu:emu|intv_core:intv_core|stic:i_stic|padrsc[12]                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|intv_core:intv_core|stic:i_stic|padrsc[12]~DUPLICATE                                                                                                                                                                          ;                  ;                       ;
; emu:emu|intv_core:intv_core|w_a[0]                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|intv_core:intv_core|w_a[0]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|intv_core:intv_core|w_a[2]                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|intv_core:intv_core|w_a[2]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|intv_core:intv_core|w_a[5]                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|intv_core:intv_core|w_a[5]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; emu:emu|intv_core:intv_core|w_a[12]                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|intv_core:intv_core|w_a[12]~DUPLICATE                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|intv_core:intv_core|w_a[15]                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|intv_core:intv_core|w_a[15]~DUPLICATE                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|pald2                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|pald2~DUPLICATE                                                                                                                                                                                                               ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|any_c_cnt_changed                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|any_c_cnt_changed~DUPLICATE                                                          ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[0]                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[0]~DUPLICATE                                                           ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[1]                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[1]~DUPLICATE                                                           ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[2]                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[2]~DUPLICATE                                                           ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[4]                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[4]~DUPLICATE                                                           ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[5]                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[5]~DUPLICATE                                                           ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[16]                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[16]~DUPLICATE                                                          ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[0]                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[0]~DUPLICATE                                                            ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[1]                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[1]~DUPLICATE                                                            ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[6]                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[6]~DUPLICATE                                                            ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[9]                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[9]~DUPLICATE                                                            ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[10]                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[10]~DUPLICATE                                                           ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[11]                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[11]~DUPLICATE                                                           ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[13]                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[13]~DUPLICATE                                                           ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_state.IDLE                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_state.IDLE~DUPLICATE                                                         ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_state.WAIT_ON_LOCK                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_state.WAIT_ON_LOCK~DUPLICATE                                                 ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.DPRIO_IDLE                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.DPRIO_IDLE~DUPLICATE                                                 ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.EIGHT                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.EIGHT~DUPLICATE                                                      ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.SEVEN                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.SEVEN~DUPLICATE                                                      ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.TWO                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.TWO~DUPLICATE                                                        ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_start                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_start~DUPLICATE                                                                ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dps_changed                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dps_changed~DUPLICATE                                                                ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dsm_k_changed                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dsm_k_changed~DUPLICATE                                                              ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|dps_current_state.DPS_CHANGED         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|dps_current_state.DPS_CHANGED~DUPLICATE         ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|dps_current_state.DPS_DONE            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|dps_current_state.DPS_DONE~DUPLICATE            ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|dps_current_state.DPS_WAIT_PHASE_DONE ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|dps_current_state.DPS_WAIT_PHASE_DONE~DUPLICATE ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|phase_en_counter[0]                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|phase_en_counter[0]~DUPLICATE                   ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|phase_en_counter[1]                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|phase_en_counter[1]~DUPLICATE                   ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|phase_en_counter[2]                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|phase_en_counter[2]~DUPLICATE                   ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|phase_en_counter[3]                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|phase_en_counter[3]~DUPLICATE                   ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|phase_en_counter[4]                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|phase_en_counter[4]~DUPLICATE                   ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|shifts_done_counter[0]                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|shifts_done_counter[0]~DUPLICATE                ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|shifts_done_counter[1]                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|shifts_done_counter[1]~DUPLICATE                ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|shifts_done_counter[2]                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|shifts_done_counter[2]~DUPLICATE                ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|shifts_done_counter[5]                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|shifts_done_counter[5]~DUPLICATE                ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|shifts_done_counter[11]               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|shifts_done_counter[11]~DUPLICATE               ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|shifts_done_counter[14]               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|shifts_done_counter[14]~DUPLICATE               ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|n_cnt_changed                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|n_cnt_changed~DUPLICATE                                                              ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|n_cnt_done_q                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|n_cnt_done_q~DUPLICATE                                                               ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.C_COUNTERS_REG                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.C_COUNTERS_REG~DUPLICATE                                           ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst|counter[2]                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst|counter[2]~DUPLICATE                                      ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[8][0]                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[8][0]~DUPLICATE                                                        ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[9][0]                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[9][0]~DUPLICATE                                                        ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[13][0]                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[13][0]~DUPLICATE                                                       ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[1][0]                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[1][0]~DUPLICATE                                                        ;                  ;                       ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[20]                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[20]~DUPLICATE                                                            ;                  ;                       ;
; emu:emu|video_freak:video_freak|ARYG[19]                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_freak:video_freak|ARYG[19]~DUPLICATE                                                                                                                                                                                    ;                  ;                       ;
; emu:emu|video_freak:video_freak|ary[0]                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_freak:video_freak|ary[0]~DUPLICATE                                                                                                                                                                                      ;                  ;                       ;
; emu:emu|video_freak:video_freak|aryo[10]                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_freak:video_freak|aryo[10]~DUPLICATE                                                                                                                                                                                    ;                  ;                       ;
; emu:emu|video_freak:video_freak|aryo[11]                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_freak:video_freak|aryo[11]~DUPLICATE                                                                                                                                                                                    ;                  ;                       ;
; emu:emu|video_freak:video_freak|hcpt[0]                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_freak:video_freak|hcpt[0]~DUPLICATE                                                                                                                                                                                     ;                  ;                       ;
; emu:emu|video_freak:video_freak|hcpt[2]                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_freak:video_freak|hcpt[2]~DUPLICATE                                                                                                                                                                                     ;                  ;                       ;
; emu:emu|video_freak:video_freak|hcpt[4]                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_freak:video_freak|hcpt[4]~DUPLICATE                                                                                                                                                                                     ;                  ;                       ;
; emu:emu|video_freak:video_freak|hcpt[10]                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_freak:video_freak|hcpt[10]~DUPLICATE                                                                                                                                                                                    ;                  ;                       ;
; emu:emu|video_freak:video_freak|sys_umul:mul|add[1]                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_freak:video_freak|sys_umul:mul|add[1]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; emu:emu|video_freak:video_freak|sys_umul:mul|add[13]                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_freak:video_freak|sys_umul:mul|add[13]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; emu:emu|video_freak:video_freak|sys_umul:mul|add[19]                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_freak:video_freak|sys_umul:mul|add[19]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; emu:emu|video_freak:video_freak|sys_umul:mul|map[1]                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_freak:video_freak|sys_umul:mul|map[1]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; emu:emu|video_freak:video_freak|sys_umul:mul|map[2]                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_freak:video_freak|sys_umul:mul|map[2]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; emu:emu|video_freak:video_freak|sys_umul:mul|map[8]                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_freak:video_freak|sys_umul:mul|map[8]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; emu:emu|video_freak:video_freak|sys_umul:mul|result[1]                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_freak:video_freak|sys_umul:mul|result[1]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; emu:emu|video_freak:video_freak|sys_umul:mul|result[11]                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_freak:video_freak|sys_umul:mul|result[11]~DUPLICATE                                                                                                                                                                     ;                  ;                       ;
; emu:emu|video_freak:video_freak|sys_umul:mul|result[12]                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_freak:video_freak|sys_umul:mul|result[12]~DUPLICATE                                                                                                                                                                     ;                  ;                       ;
; emu:emu|video_freak:video_freak|sys_umul:mul|result[14]                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_freak:video_freak|sys_umul:mul|result[14]~DUPLICATE                                                                                                                                                                     ;                  ;                       ;
; emu:emu|video_freak:video_freak|sys_umul:mul|result[21]                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_freak:video_freak|sys_umul:mul|result[21]~DUPLICATE                                                                                                                                                                     ;                  ;                       ;
; emu:emu|video_freak:video_freak|vadj[7]                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_freak:video_freak|vadj[7]~DUPLICATE                                                                                                                                                                                     ;                  ;                       ;
; emu:emu|video_freak:video_freak|vcalc[0]                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_freak:video_freak|vcalc[0]~DUPLICATE                                                                                                                                                                                    ;                  ;                       ;
; emu:emu|video_freak:video_freak|vcpt[8]                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_freak:video_freak|vcpt[8]~DUPLICATE                                                                                                                                                                                     ;                  ;                       ;
; emu:emu|video_freak:video_freak|vcpt[11]                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_freak:video_freak|vcpt[11]~DUPLICATE                                                                                                                                                                                    ;                  ;                       ;
; emu:emu|video_freak:video_freak|vcrop[3]                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_freak:video_freak|vcrop[3]~DUPLICATE                                                                                                                                                                                    ;                  ;                       ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|ary_o[7]                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_freak:video_freak|video_scale_int:scale|ary_o[7]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_udiv:div|rem[37]                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_udiv:div|rem[37]~DUPLICATE                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_udiv:div|result[1]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_udiv:div|result[1]~DUPLICATE                                                                                                                                                ;                  ;                       ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_udiv:div|result[7]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_udiv:div|result[7]~DUPLICATE                                                                                                                                                ;                  ;                       ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_udiv:div|result[9]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_udiv:div|result[9]~DUPLICATE                                                                                                                                                ;                  ;                       ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|add[2]                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|add[2]~DUPLICATE                                                                                                                                                   ;                  ;                       ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|add[5]                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|add[5]~DUPLICATE                                                                                                                                                   ;                  ;                       ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|add[6]                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|add[6]~DUPLICATE                                                                                                                                                   ;                  ;                       ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|add[12]                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|add[12]~DUPLICATE                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|add[15]                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|add[15]~DUPLICATE                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|add[18]                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|add[18]~DUPLICATE                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|map[1]                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|map[1]~DUPLICATE                                                                                                                                                   ;                  ;                       ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|map[3]                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|map[3]~DUPLICATE                                                                                                                                                   ;                  ;                       ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|map[5]                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|map[5]~DUPLICATE                                                                                                                                                   ;                  ;                       ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|map[9]                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|map[9]~DUPLICATE                                                                                                                                                   ;                  ;                       ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|map[10]                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|map[10]~DUPLICATE                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|map[11]                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|map[11]~DUPLICATE                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|result[1]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|result[1]~DUPLICATE                                                                                                                                                ;                  ;                       ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|result[2]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|result[2]~DUPLICATE                                                                                                                                                ;                  ;                       ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|result[3]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|result[3]~DUPLICATE                                                                                                                                                ;                  ;                       ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|result[4]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|result[4]~DUPLICATE                                                                                                                                                ;                  ;                       ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|result[5]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|result[5]~DUPLICATE                                                                                                                                                ;                  ;                       ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|result[7]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|result[7]~DUPLICATE                                                                                                                                                ;                  ;                       ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|result[8]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|result[8]~DUPLICATE                                                                                                                                                ;                  ;                       ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|result[11]                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|result[11]~DUPLICATE                                                                                                                                               ;                  ;                       ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|result[13]                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|result[13]~DUPLICATE                                                                                                                                               ;                  ;                       ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|result[14]                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|result[14]~DUPLICATE                                                                                                                                               ;                  ;                       ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|result[17]                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|result[17]~DUPLICATE                                                                                                                                               ;                  ;                       ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|result[21]                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|result[21]~DUPLICATE                                                                                                                                               ;                  ;                       ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|result[22]                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|result[22]~DUPLICATE                                                                                                                                               ;                  ;                       ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|wres[10]                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_freak:video_freak|video_scale_int:scale|wres[10]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; emu:emu|video_freak:video_freak|vsize[2]                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_freak:video_freak|vsize[2]~DUPLICATE                                                                                                                                                                                    ;                  ;                       ;
; emu:emu|video_freak:video_freak|vtot[0]                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_freak:video_freak|vtot[0]~DUPLICATE                                                                                                                                                                                     ;                  ;                       ;
; emu:emu|video_freak:video_freak|vtot[3]                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_freak:video_freak|vtot[3]~DUPLICATE                                                                                                                                                                                     ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|VGA_B[1]                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|VGA_B[1]~DUPLICATE                                                                                                                                                                                    ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|VGA_B[2]                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|VGA_B[2]~DUPLICATE                                                                                                                                                                                    ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|VGA_G[3]                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|VGA_G[3]~DUPLICATE                                                                                                                                                                                    ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|VGA_HS                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|VGA_HS~DUPLICATE                                                                                                                                                                                      ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|VGA_R[2]                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|VGA_R[2]~DUPLICATE                                                                                                                                                                                    ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|VGA_R[4]                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|VGA_R[4]~DUPLICATE                                                                                                                                                                                    ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|gamma_corr:gamma|RGB_out[8]                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|gamma_corr:gamma|RGB_out[8]~DUPLICATE                                                                                                                                                                 ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|gamma_corr:gamma|ctr[0]                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|gamma_corr:gamma|ctr[0]~DUPLICATE                                                                                                                                                                     ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|B[5]                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|B[5]~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|B[9]                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|B[9]~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|B[12]                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|B[12]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|B[13]                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|B[13]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|B[16]                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|B[16]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|B[17]                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|B[17]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Result[15]                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Result[15]~DUPLICATE                                                                                                                                           ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|b[1]                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|b[1]~DUPLICATE                                                                                                                                                 ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|b[2]                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|b[2]~DUPLICATE                                                                                                                                                 ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|b[3]                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|b[3]~DUPLICATE                                                                                                                                                 ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|b[5]                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|b[5]~DUPLICATE                                                                                                                                                 ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|b[8]                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|b[8]~DUPLICATE                                                                                                                                                 ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|b[9]                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|b[9]~DUPLICATE                                                                                                                                                 ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|b[19]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|b[19]~DUPLICATE                                                                                                                                                ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|b[22]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|b[22]~DUPLICATE                                                                                                                                                ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|d[2]                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|d[2]~DUPLICATE                                                                                                                                                 ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|d[3]                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|d[3]~DUPLICATE                                                                                                                                                 ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|d[4]                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|d[4]~DUPLICATE                                                                                                                                                 ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|d[5]                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|d[5]~DUPLICATE                                                                                                                                                 ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|d[8]                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|d[8]~DUPLICATE                                                                                                                                                 ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|d[9]                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|d[9]~DUPLICATE                                                                                                                                                 ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|d[10]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|d[10]~DUPLICATE                                                                                                                                                ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|d[12]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|d[12]~DUPLICATE                                                                                                                                                ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|d[13]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|d[13]~DUPLICATE                                                                                                                                                ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|d[15]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|d[15]~DUPLICATE                                                                                                                                                ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|d[16]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|d[16]~DUPLICATE                                                                                                                                                ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|d[19]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|d[19]~DUPLICATE                                                                                                                                                ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|d[20]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|d[20]~DUPLICATE                                                                                                                                                ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|d[23]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|d[23]~DUPLICATE                                                                                                                                                ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|e[4]                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|e[4]~DUPLICATE                                                                                                                                                 ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|e[10]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|e[10]~DUPLICATE                                                                                                                                                ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|e[11]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|e[11]~DUPLICATE                                                                                                                                                ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|e[12]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|e[12]~DUPLICATE                                                                                                                                                ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|e[13]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|e[13]~DUPLICATE                                                                                                                                                ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|e[16]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|e[16]~DUPLICATE                                                                                                                                                ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|e[17]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|e[17]~DUPLICATE                                                                                                                                                ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i1[6]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i1[6]~DUPLICATE                                                                                                                                                ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i1[14]                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i1[14]~DUPLICATE                                                                                                                                               ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i1[16]                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i1[16]~DUPLICATE                                                                                                                                               ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i1[22]                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i1[22]~DUPLICATE                                                                                                                                               ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i2[1]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i2[1]~DUPLICATE                                                                                                                                                ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i2[8]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i2[8]~DUPLICATE                                                                                                                                                ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i2[9]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i2[9]~DUPLICATE                                                                                                                                                ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i2[18]                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i2[18]~DUPLICATE                                                                                                                                               ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i3[0]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i3[0]~DUPLICATE                                                                                                                                                ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i3[1]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i3[1]~DUPLICATE                                                                                                                                                ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i3[6]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i3[6]~DUPLICATE                                                                                                                                                ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i3[16]                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i3[16]~DUPLICATE                                                                                                                                               ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i3[17]                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i3[17]~DUPLICATE                                                                                                                                               ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i3[22]                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i3[22]~DUPLICATE                                                                                                                                               ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|op[0]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|op[0]~DUPLICATE                                                                                                                                                ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|op[2]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|op[2]~DUPLICATE                                                                                                                                                ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Curr0[2]                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Curr0[2]~DUPLICATE                                                                                                                                                           ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Curr0[3]                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Curr0[3]~DUPLICATE                                                                                                                                                           ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Curr2[15]                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Curr2[15]~DUPLICATE                                                                                                                                                          ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Curr2[17]                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Curr2[17]~DUPLICATE                                                                                                                                                          ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|D[1]                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|D[1]~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|D[6]                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|D[6]~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|D[12]                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|D[12]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|D[17]                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|D[17]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|D[21]                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|D[21]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|F[10]                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|F[10]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|F[12]                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|F[12]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next0[4]                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next0[4]~DUPLICATE                                                                                                                                                           ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next0[9]                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next0[9]~DUPLICATE                                                                                                                                                           ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next0[17]                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next0[17]~DUPLICATE                                                                                                                                                          ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next1[0]                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next1[0]~DUPLICATE                                                                                                                                                           ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next1[4]                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next1[4]~DUPLICATE                                                                                                                                                           ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next1[15]                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next1[15]~DUPLICATE                                                                                                                                                          ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next1[19]                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next1[19]~DUPLICATE                                                                                                                                                          ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next1[20]                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next1[20]~DUPLICATE                                                                                                                                                          ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next1[21]                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next1[21]~DUPLICATE                                                                                                                                                          ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Prev1[1]                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Prev1[1]~DUPLICATE                                                                                                                                                           ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Prev1[3]                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Prev1[3]~DUPLICATE                                                                                                                                                           ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Prev1[16]                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Prev1[16]~DUPLICATE                                                                                                                                                          ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Prev1[23]                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Prev1[23]~DUPLICATE                                                                                                                                                          ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|cyc[0]                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|cyc[0]~DUPLICATE                                                                                                                                                             ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|cyc[1]                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|cyc[1]~DUPLICATE                                                                                                                                                             ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|nextpatt[0]                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|nextpatt[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|nextpatt[1]                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|nextpatt[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|nextpatt[6]                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|nextpatt[6]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|offs[0]                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|offs[0]~DUPLICATE                                                                                                                                                            ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|offs[2]                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|offs[2]~DUPLICATE                                                                                                                                                            ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|offs[3]                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|offs[3]~DUPLICATE                                                                                                                                                            ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|offs[7]                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|offs[7]~DUPLICATE                                                                                                                                                            ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|offs[9]                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|offs[9]~DUPLICATE                                                                                                                                                            ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|pattern[5]                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|pattern[5]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|read_x[1]                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|read_x[1]~DUPLICATE                                                                                                                                                          ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|read_x[2]                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|read_x[2]~DUPLICATE                                                                                                                                                          ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|read_x[4]                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|read_x[4]~DUPLICATE                                                                                                                                                          ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|read_x[9]                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|read_x[9]~DUPLICATE                                                                                                                                                          ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|wrout_addr[1]                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|wrout_addr[1]~DUPLICATE                                                                                                                                                      ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|hcnt[1]                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|hcnt[1]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|hcnt[2]                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|hcnt[2]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|hcnt[4]                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|hcnt[4]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|hcnt[7]                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|hcnt[7]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|hcnt[15]                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|hcnt[15]~DUPLICATE                                                                                                                                                                     ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|hcnt[19]                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|hcnt[19]~DUPLICATE                                                                                                                                                                     ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|hcnt[22]                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|hcnt[22]~DUPLICATE                                                                                                                                                                     ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|hcnt[24]                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|hcnt[24]~DUPLICATE                                                                                                                                                                     ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|hcnt[27]                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|hcnt[27]~DUPLICATE                                                                                                                                                                     ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|hcnt[29]                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|hcnt[29]~DUPLICATE                                                                                                                                                                     ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|hcnt[30]                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|hcnt[30]~DUPLICATE                                                                                                                                                                     ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|sd_hcnt[2]                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|sd_hcnt[2]~DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|sd_hcnt[4]                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|sd_hcnt[4]~DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|sd_hcnt[21]                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|sd_hcnt[21]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|sd_hcnt[22]                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|sd_hcnt[22]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|sd_hcnt[24]                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|sd_hcnt[24]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|sd_hcnt[27]                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|sd_hcnt[27]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; has_cmd                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; has_cmd~DUPLICATE                                                                                                                                                                                                                     ;                  ;                       ;
; hdmi_config:hdmi_config|i2c:i2c_av|SD_COUNTER[2]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; hdmi_config:hdmi_config|i2c:i2c_av|SD_COUNTER[2]~DUPLICATE                                                                                                                                                                            ;                  ;                       ;
; hss[0]                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; hss[0]~DUPLICATE                                                                                                                                                                                                                      ;                  ;                       ;
; line_cnt[2]                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; line_cnt[2]~DUPLICATE                                                                                                                                                                                                                 ;                  ;                       ;
; line_cnt[4]                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; line_cnt[4]~DUPLICATE                                                                                                                                                                                                                 ;                  ;                       ;
; line_cnt[7]                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; line_cnt[7]~DUPLICATE                                                                                                                                                                                                                 ;                  ;                       ;
; line_cnt[10]                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; line_cnt[10]~DUPLICATE                                                                                                                                                                                                                ;                  ;                       ;
; line_cnt[11]                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; line_cnt[11]~DUPLICATE                                                                                                                                                                                                                ;                  ;                       ;
; mcp23009:mcp23009|i2c:i2c|SD_COUNTER[0]                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; mcp23009:mcp23009|i2c:i2c|SD_COUNTER[0]~DUPLICATE                                                                                                                                                                                     ;                  ;                       ;
; mcp23009:mcp23009|i2c:i2c|SD_COUNTER[3]                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; mcp23009:mcp23009|i2c:i2c|SD_COUNTER[3]~DUPLICATE                                                                                                                                                                                     ;                  ;                       ;
; mcp23009:mcp23009|i2c:i2c|SD_COUNTER[4]                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; mcp23009:mcp23009|i2c:i2c|SD_COUNTER[4]~DUPLICATE                                                                                                                                                                                     ;                  ;                       ;
; mcp23009:mcp23009|idx[0]                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; mcp23009:mcp23009|idx[0]~DUPLICATE                                                                                                                                                                                                    ;                  ;                       ;
; mcp23009:mcp23009|idx[1]                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; mcp23009:mcp23009|idx[1]~DUPLICATE                                                                                                                                                                                                    ;                  ;                       ;
; mcp23009:mcp23009|idx[2]                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; mcp23009:mcp23009|idx[2]~DUPLICATE                                                                                                                                                                                                    ;                  ;                       ;
; mcp23009:mcp23009|idx[3]                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; mcp23009:mcp23009|idx[3]~DUPLICATE                                                                                                                                                                                                    ;                  ;                       ;
; osd:hdmi_osd|Add2~1_OTERM83                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:hdmi_osd|Add2~1_OTERM83DUPLICATE                                                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add2~13_OTERM77                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:hdmi_osd|Add2~13_OTERM77DUPLICATE                                                                                                                                                                                                 ;                  ;                       ;
; osd:hdmi_osd|Add2~25_OTERM71                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:hdmi_osd|Add2~25_OTERM71DUPLICATE                                                                                                                                                                                                 ;                  ;                       ;
; osd:hdmi_osd|Add2~33_OTERM67                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:hdmi_osd|Add2~33_OTERM67DUPLICATE                                                                                                                                                                                                 ;                  ;                       ;
; osd:hdmi_osd|Add2~37_OTERM65                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:hdmi_osd|Add2~37_OTERM65DUPLICATE                                                                                                                                                                                                 ;                  ;                       ;
; osd:hdmi_osd|Add2~41_OTERM63                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:hdmi_osd|Add2~41_OTERM63DUPLICATE                                                                                                                                                                                                 ;                  ;                       ;
; osd:hdmi_osd|Add2~45_OTERM61                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:hdmi_osd|Add2~45_OTERM61DUPLICATE                                                                                                                                                                                                 ;                  ;                       ;
; osd:hdmi_osd|Add2~53_OTERM57                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:hdmi_osd|Add2~53_OTERM57DUPLICATE                                                                                                                                                                                                 ;                  ;                       ;
; osd:hdmi_osd|bcnt[4]                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:hdmi_osd|bcnt[4]~DUPLICATE                                                                                                                                                                                                        ;                  ;                       ;
; osd:hdmi_osd|bcnt[10]                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:hdmi_osd|bcnt[10]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; osd:hdmi_osd|bcnt[11]                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:hdmi_osd|bcnt[11]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; osd:hdmi_osd|deD~reg1                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:hdmi_osd|deD~reg1DUPLICATE                                                                                                                                                                                                        ;                  ;                       ;
; osd:hdmi_osd|h_cnt[1]                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:hdmi_osd|h_cnt[1]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; osd:hdmi_osd|h_cnt[2]                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:hdmi_osd|h_cnt[2]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; osd:hdmi_osd|h_cnt[3]                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:hdmi_osd|h_cnt[3]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; osd:hdmi_osd|h_cnt[4]                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:hdmi_osd|h_cnt[4]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; osd:hdmi_osd|h_cnt[5]                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:hdmi_osd|h_cnt[5]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; osd:hdmi_osd|h_cnt[6]                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:hdmi_osd|h_cnt[6]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; osd:hdmi_osd|h_cnt[7]                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:hdmi_osd|h_cnt[7]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; osd:hdmi_osd|h_cnt[8]                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:hdmi_osd|h_cnt[8]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; osd:hdmi_osd|h_cnt[9]                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:hdmi_osd|h_cnt[9]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; osd:hdmi_osd|h_cnt[10]                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:hdmi_osd|h_cnt[10]~DUPLICATE                                                                                                                                                                                                      ;                  ;                       ;
; osd:hdmi_osd|h_cnt[11]                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:hdmi_osd|h_cnt[11]~DUPLICATE                                                                                                                                                                                                      ;                  ;                       ;
; osd:hdmi_osd|h_cnt[13]                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:hdmi_osd|h_cnt[13]~DUPLICATE                                                                                                                                                                                                      ;                  ;                       ;
; osd:hdmi_osd|h_cnt[14]                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:hdmi_osd|h_cnt[14]~DUPLICATE                                                                                                                                                                                                      ;                  ;                       ;
; osd:hdmi_osd|h_cnt[17]                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:hdmi_osd|h_cnt[17]~DUPLICATE                                                                                                                                                                                                      ;                  ;                       ;
; osd:hdmi_osd|h_cnt[18]                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:hdmi_osd|h_cnt[18]~DUPLICATE                                                                                                                                                                                                      ;                  ;                       ;
; osd:hdmi_osd|h_cnt[20]                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:hdmi_osd|h_cnt[20]~DUPLICATE                                                                                                                                                                                                      ;                  ;                       ;
; osd:hdmi_osd|h_cnt[21]                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:hdmi_osd|h_cnt[21]~DUPLICATE                                                                                                                                                                                                      ;                  ;                       ;
; osd:hdmi_osd|h_cnt[22]                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:hdmi_osd|h_cnt[22]~DUPLICATE                                                                                                                                                                                                      ;                  ;                       ;
; osd:hdmi_osd|hs_out                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:hdmi_osd|hs_out~DUPLICATE                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|infoh[3]                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:hdmi_osd|infoh[3]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; osd:hdmi_osd|infoh[5]                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:hdmi_osd|infoh[5]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; osd:hdmi_osd|infoh[8]                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:hdmi_osd|infoh[8]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; osd:hdmi_osd|infow[3]                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:hdmi_osd|infow[3]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; osd:hdmi_osd|old_strobe                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:hdmi_osd|old_strobe~DUPLICATE                                                                                                                                                                                                     ;                  ;                       ;
; osd:hdmi_osd|osd_mux                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:hdmi_osd|osd_mux~DUPLICATE                                                                                                                                                                                                        ;                  ;                       ;
; osd:hdmi_osd|pixcnt[3]                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:hdmi_osd|pixcnt[3]~DUPLICATE                                                                                                                                                                                                      ;                  ;                       ;
; osd:hdmi_osd|pixcnt[5]                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:hdmi_osd|pixcnt[5]~DUPLICATE                                                                                                                                                                                                      ;                  ;                       ;
; osd:hdmi_osd|pixcnt[6]                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:hdmi_osd|pixcnt[6]~DUPLICATE                                                                                                                                                                                                      ;                  ;                       ;
; osd:hdmi_osd|pixcnt[17]                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:hdmi_osd|pixcnt[17]~DUPLICATE                                                                                                                                                                                                     ;                  ;                       ;
; osd:hdmi_osd|pixcnt[21]                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:hdmi_osd|pixcnt[21]~DUPLICATE                                                                                                                                                                                                     ;                  ;                       ;
; osd:hdmi_osd|rot[1]                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:hdmi_osd|rot[1]~DUPLICATE                                                                                                                                                                                                         ;                  ;                       ;
; osd:vga_osd|altshift_taps:rdout2_rtl_0|shift_taps_ftu:auto_generated|cntr_shf:cntr1|counter_reg_bit[2]                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:vga_osd|altshift_taps:rdout2_rtl_0|shift_taps_ftu:auto_generated|cntr_shf:cntr1|counter_reg_bit[2]~DUPLICATE                                                                                                                      ;                  ;                       ;
; osd:vga_osd|bcnt[0]                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:vga_osd|bcnt[0]~DUPLICATE                                                                                                                                                                                                         ;                  ;                       ;
; osd:vga_osd|bcnt[1]                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:vga_osd|bcnt[1]~DUPLICATE                                                                                                                                                                                                         ;                  ;                       ;
; osd:vga_osd|bcnt[4]                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:vga_osd|bcnt[4]~DUPLICATE                                                                                                                                                                                                         ;                  ;                       ;
; osd:vga_osd|bcnt[7]                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:vga_osd|bcnt[7]~DUPLICATE                                                                                                                                                                                                         ;                  ;                       ;
; osd:vga_osd|bcnt[11]                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:vga_osd|bcnt[11]~DUPLICATE                                                                                                                                                                                                        ;                  ;                       ;
; osd:vga_osd|cmd[6]                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:vga_osd|cmd[6]~DUPLICATE                                                                                                                                                                                                          ;                  ;                       ;
; osd:vga_osd|h_cnt[2]                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:vga_osd|h_cnt[2]~DUPLICATE                                                                                                                                                                                                        ;                  ;                       ;
; osd:vga_osd|h_cnt[5]                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:vga_osd|h_cnt[5]~DUPLICATE                                                                                                                                                                                                        ;                  ;                       ;
; osd:vga_osd|h_cnt[19]                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:vga_osd|h_cnt[19]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; osd:vga_osd|h_cnt[21]                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:vga_osd|h_cnt[21]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; osd:vga_osd|infow[3]                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:vga_osd|infow[3]~DUPLICATE                                                                                                                                                                                                        ;                  ;                       ;
; osd:vga_osd|osd_enable                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:vga_osd|osd_enable~DUPLICATE                                                                                                                                                                                                      ;                  ;                       ;
; osd:vga_osd|pixcnt[10]                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:vga_osd|pixcnt[10]~DUPLICATE                                                                                                                                                                                                      ;                  ;                       ;
; osd:vga_osd|pixcnt[18]                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:vga_osd|pixcnt[18]~DUPLICATE                                                                                                                                                                                                      ;                  ;                       ;
; osd:vga_osd|rot[1]                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:vga_osd|rot[1]~DUPLICATE                                                                                                                                                                                                          ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|count[2]                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|count[2]~DUPLICATE                                      ;                  ;                       ;
; state[0]                                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; state[0]~DUPLICATE                                                                                                                                                                                                                    ;                  ;                       ;
; sync_fix:sync_h|cnt[2]                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sync_fix:sync_h|cnt[2]~DUPLICATE                                                                                                                                                                                                      ;                  ;                       ;
; sync_fix:sync_h|cnt[4]                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sync_fix:sync_h|cnt[4]~DUPLICATE                                                                                                                                                                                                      ;                  ;                       ;
; sync_fix:sync_h|cnt[7]                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sync_fix:sync_h|cnt[7]~DUPLICATE                                                                                                                                                                                                      ;                  ;                       ;
; sync_fix:sync_h|cnt[9]                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sync_fix:sync_h|cnt[9]~DUPLICATE                                                                                                                                                                                                      ;                  ;                       ;
; sync_fix:sync_h|cnt[10]                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sync_fix:sync_h|cnt[10]~DUPLICATE                                                                                                                                                                                                     ;                  ;                       ;
; sync_fix:sync_h|cnt[14]                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sync_fix:sync_h|cnt[14]~DUPLICATE                                                                                                                                                                                                     ;                  ;                       ;
; sync_fix:sync_h|cnt[15]                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sync_fix:sync_h|cnt[15]~DUPLICATE                                                                                                                                                                                                     ;                  ;                       ;
; sync_fix:sync_h|cnt[17]                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sync_fix:sync_h|cnt[17]~DUPLICATE                                                                                                                                                                                                     ;                  ;                       ;
; sync_fix:sync_h|cnt[19]                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sync_fix:sync_h|cnt[19]~DUPLICATE                                                                                                                                                                                                     ;                  ;                       ;
; sync_fix:sync_h|cnt[22]                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sync_fix:sync_h|cnt[22]~DUPLICATE                                                                                                                                                                                                     ;                  ;                       ;
; sync_fix:sync_h|cnt[24]                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sync_fix:sync_h|cnt[24]~DUPLICATE                                                                                                                                                                                                     ;                  ;                       ;
; sync_fix:sync_h|cnt[27]                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sync_fix:sync_h|cnt[27]~DUPLICATE                                                                                                                                                                                                     ;                  ;                       ;
; sync_fix:sync_h|cnt[29]                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sync_fix:sync_h|cnt[29]~DUPLICATE                                                                                                                                                                                                     ;                  ;                       ;
; sync_fix:sync_h|cnt[30]                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sync_fix:sync_h|cnt[30]~DUPLICATE                                                                                                                                                                                                     ;                  ;                       ;
; sync_fix:sync_v|cnt[2]                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sync_fix:sync_v|cnt[2]~DUPLICATE                                                                                                                                                                                                      ;                  ;                       ;
; sync_fix:sync_v|cnt[9]                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sync_fix:sync_v|cnt[9]~DUPLICATE                                                                                                                                                                                                      ;                  ;                       ;
; sync_fix:sync_v|cnt[10]                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sync_fix:sync_v|cnt[10]~DUPLICATE                                                                                                                                                                                                     ;                  ;                       ;
; sync_fix:sync_v|cnt[17]                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sync_fix:sync_v|cnt[17]~DUPLICATE                                                                                                                                                                                                     ;                  ;                       ;
; sync_fix:sync_v|cnt[19]                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sync_fix:sync_v|cnt[19]~DUPLICATE                                                                                                                                                                                                     ;                  ;                       ;
; sync_fix:sync_v|cnt[21]                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sync_fix:sync_v|cnt[21]~DUPLICATE                                                                                                                                                                                                     ;                  ;                       ;
; sync_fix:sync_v|cnt[29]                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sync_fix:sync_v|cnt[29]~DUPLICATE                                                                                                                                                                                                     ;                  ;                       ;
; sys_umuldiv:ar_muldiv|sys_udiv:udiv|result[4]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sys_umuldiv:ar_muldiv|sys_udiv:udiv|result[4]~DUPLICATE                                                                                                                                                                               ;                  ;                       ;
; sys_umuldiv:ar_muldiv|sys_udiv:udiv|result[7]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sys_umuldiv:ar_muldiv|sys_udiv:udiv|result[7]~DUPLICATE                                                                                                                                                                               ;                  ;                       ;
; sys_umuldiv:ar_muldiv|sys_udiv:udiv|run                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sys_umuldiv:ar_muldiv|sys_udiv:udiv|run~DUPLICATE                                                                                                                                                                                     ;                  ;                       ;
; sys_umuldiv:ar_muldiv|sys_umul:umul|add[14]                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sys_umuldiv:ar_muldiv|sys_umul:umul|add[14]~DUPLICATE                                                                                                                                                                                 ;                  ;                       ;
; sys_umuldiv:ar_muldiv|sys_umul:umul|add[21]                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sys_umuldiv:ar_muldiv|sys_umul:umul|add[21]~DUPLICATE                                                                                                                                                                                 ;                  ;                       ;
; sys_umuldiv:ar_muldiv|sys_umul:umul|map[1]                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sys_umuldiv:ar_muldiv|sys_umul:umul|map[1]~DUPLICATE                                                                                                                                                                                  ;                  ;                       ;
; sys_umuldiv:ar_muldiv|sys_umul:umul|map[3]                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sys_umuldiv:ar_muldiv|sys_umul:umul|map[3]~DUPLICATE                                                                                                                                                                                  ;                  ;                       ;
; sys_umuldiv:ar_muldiv|sys_umul:umul|map[6]                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sys_umuldiv:ar_muldiv|sys_umul:umul|map[6]~DUPLICATE                                                                                                                                                                                  ;                  ;                       ;
; sys_umuldiv:ar_muldiv|sys_umul:umul|map[7]                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sys_umuldiv:ar_muldiv|sys_umul:umul|map[7]~DUPLICATE                                                                                                                                                                                  ;                  ;                       ;
; sys_umuldiv:ar_muldiv|sys_umul:umul|map[9]                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sys_umuldiv:ar_muldiv|sys_umul:umul|map[9]~DUPLICATE                                                                                                                                                                                  ;                  ;                       ;
; sys_umuldiv:ar_muldiv|sys_umul:umul|result[0]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sys_umuldiv:ar_muldiv|sys_umul:umul|result[0]~DUPLICATE                                                                                                                                                                               ;                  ;                       ;
; sys_umuldiv:ar_muldiv|sys_umul:umul|result[9]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sys_umuldiv:ar_muldiv|sys_umul:umul|result[9]~DUPLICATE                                                                                                                                                                               ;                  ;                       ;
; sys_umuldiv:ar_muldiv|sys_umul:umul|result[11]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sys_umuldiv:ar_muldiv|sys_umul:umul|result[11]~DUPLICATE                                                                                                                                                                              ;                  ;                       ;
; sys_umuldiv:ar_muldiv|sys_umul:umul|result[14]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sys_umuldiv:ar_muldiv|sys_umul:umul|result[14]~DUPLICATE                                                                                                                                                                              ;                  ;                       ;
; sys_umuldiv:ar_muldiv|sys_umul:umul|result[15]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sys_umuldiv:ar_muldiv|sys_umul:umul|result[15]~DUPLICATE                                                                                                                                                                              ;                  ;                       ;
; sys_umuldiv:ar_muldiv|sys_umul:umul|result[19]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sys_umuldiv:ar_muldiv|sys_umul:umul|result[19]~DUPLICATE                                                                                                                                                                              ;                  ;                       ;
; sys_umuldiv:ar_muldiv|sys_umul:umul|result[20]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sys_umuldiv:ar_muldiv|sys_umul:umul|result[20]~DUPLICATE                                                                                                                                                                              ;                  ;                       ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|init_reset_deasserted                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|init_reset_deasserted~DUPLICATE                                                                                                                               ;                  ;                       ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|lock_stage                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|lock_stage~DUPLICATE                                                                                                                                          ;                  ;                       ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|write_terminating                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|write_terminating~DUPLICATE                                                                                                                                   ;                  ;                       ;
; sysmem_lite:sysmem|timeout[7]                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sysmem_lite:sysmem|timeout[7]~DUPLICATE                                                                                                                                                                                               ;                  ;                       ;
; sysmem_lite:sysmem|timeout[9]                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sysmem_lite:sysmem|timeout[9]~DUPLICATE                                                                                                                                                                                               ;                  ;                       ;
; sysmem_lite:sysmem|timeout[13]                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sysmem_lite:sysmem|timeout[13]~DUPLICATE                                                                                                                                                                                              ;                  ;                       ;
; vcnt[2]                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; vcnt[2]~DUPLICATE                                                                                                                                                                                                                     ;                  ;                       ;
; vcnt[4]                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; vcnt[4]~DUPLICATE                                                                                                                                                                                                                     ;                  ;                       ;
; vcnt[11]                                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; vcnt[11]~DUPLICATE                                                                                                                                                                                                                    ;                  ;                       ;
; vcnt[12]                                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; vcnt[12]~DUPLICATE                                                                                                                                                                                                                    ;                  ;                       ;
; vga_out:vga_out|din1[2]                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; vga_out:vga_out|din1[2]~DUPLICATE                                                                                                                                                                                                     ;                  ;                       ;
; vga_out:vga_out|pb_2[16]                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; vga_out:vga_out|pb_2[16]~DUPLICATE                                                                                                                                                                                                    ;                  ;                       ;
; vga_out:vga_out|pr_2[13]                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; vga_out:vga_out|pr_2[13]~DUPLICATE                                                                                                                                                                                                    ;                  ;                       ;
; vga_out:vga_out|y_2[11]                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; vga_out:vga_out|y_2[11]~DUPLICATE                                                                                                                                                                                                     ;                  ;                       ;
; vga_out:vga_out|y_2[14]                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; vga_out:vga_out|y_2[14]~DUPLICATE                                                                                                                                                                                                     ;                  ;                       ;
; vga_out:vga_scaler_out|altshift_taps:din1_rtl_0|shift_taps_puu:auto_generated|cntr_ohf:cntr1|counter_reg_bit[1]                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; vga_out:vga_scaler_out|altshift_taps:din1_rtl_0|shift_taps_puu:auto_generated|cntr_ohf:cntr1|counter_reg_bit[1]~DUPLICATE                                                                                                             ;                  ;                       ;
; vga_out:vga_scaler_out|din1[11]                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; vga_out:vga_scaler_out|din1[11]~DUPLICATE                                                                                                                                                                                             ;                  ;                       ;
; vga_out:vga_scaler_out|din1[19]                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; vga_out:vga_scaler_out|din1[19]~DUPLICATE                                                                                                                                                                                             ;                  ;                       ;
; vga_out:vga_scaler_out|pb_2[13]                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; vga_out:vga_scaler_out|pb_2[13]~DUPLICATE                                                                                                                                                                                             ;                  ;                       ;
; vga_out:vga_scaler_out|pr_2[12]                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; vga_out:vga_scaler_out|pr_2[12]~DUPLICATE                                                                                                                                                                                             ;                  ;                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+---------------------------------------------------+---------------------------------+-----------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                                                                   ;
+---------------------------------------+----------------+--------------+--------------------------------------------+-----------------+--------------------------------+
; Name                                  ; Ignored Entity ; Ignored From ; Ignored To                                 ; Ignored Value   ; Ignored Source                 ;
+---------------------------------------+----------------+--------------+--------------------------------------------+-----------------+--------------------------------+
; Fast Input Register                   ; sys_top        ;              ; SDRAM_DQ[*]                                ; ON              ; QSF Assignment                 ;
; Fast Output Register                  ; sys_top        ;              ; HDMI_TX_CLK                                ; ON              ; QSF Assignment                 ;
; Fast Output Register                  ; sys_top        ;              ; SDRAM_*                                    ; ON              ; QSF Assignment                 ;
; Fast Output Enable Register           ; sys_top        ;              ; SDRAM_DQ[*]                                ; ON              ; QSF Assignment                 ;
; Unforce Merging of PLL Output Counter ; sys_top        ;              ; *pll_0002*|altera_pll:altera_pll_i*|*      ; ON              ; rtl/pll/pll_0002.qip           ;
; Unforce Merging of PLL Output Counter ; sys_top        ;              ; *pll_hdmi_0002*|altera_pll:altera_pll_i*|* ; ON              ; sys/pll_hdmi/pll_hdmi_0002.qip ;
; Current Strength                      ; sys_top        ;              ; ARDUINO_IO[*]                              ; MAXIMUM CURRENT ; QSF Assignment                 ;
; I/O Standard                          ; sys_top        ;              ; ARDUINO_IO[*]                              ; 3.3-V LVTTL     ; QSF Assignment                 ;
; Weak Pull-Up Resistor                 ; sys_top        ;              ; ARDUINO_IO[*]                              ; ON              ; QSF Assignment                 ;
+---------------------------------------+----------------+--------------+--------------------------------------------+-----------------+--------------------------------+


+----------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                       ;
+---------------------+----------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]        ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+----------------------+----------------------------+--------------------------+
; Placement (by node) ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 41380 ) ; 0.00 % ( 0 / 41380 )       ; 0.00 % ( 0 / 41380 )     ;
;     -- Achieved     ; 0.00 % ( 0 / 41380 ) ; 0.00 % ( 0 / 41380 )       ; 0.00 % ( 0 / 41380 )     ;
;                     ;                      ;                            ;                          ;
; Routing (by net)    ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+----------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 41334 )  ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 46 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/aberu/Downloads/Intv_MiSTer-master/output_files/Intv.pin.


+---------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                               ;
+-------------------------------------------------------------+-----------------------+-------+
; Resource                                                    ; Usage                 ; %     ;
+-------------------------------------------------------------+-----------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 13,985 / 41,910       ; 33 %  ;
; ALMs needed [=A-B+C]                                        ; 13,985                ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 16,496 / 41,910       ; 39 %  ;
;         [a] ALMs used for LUT logic and registers           ; 5,131                 ;       ;
;         [b] ALMs used for LUT logic                         ; 7,897                 ;       ;
;         [c] ALMs used for registers                         ; 3,468                 ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 2,663 / 41,910        ; 6 %   ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 152 / 41,910          ; < 1 % ;
;         [a] Due to location constrained logic               ; 0                     ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 19                    ;       ;
;         [c] Due to LAB input limits                         ; 133                   ;       ;
;         [d] Due to virtual I/Os                             ; 0                     ;       ;
;                                                             ;                       ;       ;
; Difficulty packing design                                   ; Low                   ;       ;
;                                                             ;                       ;       ;
; Total LABs:  partially or completely used                   ; 2,150 / 4,191         ; 51 %  ;
;     -- Logic LABs                                           ; 2,150                 ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ;       ;
;                                                             ;                       ;       ;
; Combinational ALUT usage for logic                          ; 21,713                ;       ;
;     -- 7 input functions                                    ; 317                   ;       ;
;     -- 6 input functions                                    ; 4,939                 ;       ;
;     -- 5 input functions                                    ; 3,303                 ;       ;
;     -- 4 input functions                                    ; 3,363                 ;       ;
;     -- <=3 input functions                                  ; 9,791                 ;       ;
; Combinational ALUT usage for route-throughs                 ; 3,448                 ;       ;
;                                                             ;                       ;       ;
; Dedicated logic registers                                   ; 18,193                ;       ;
;     -- By type:                                             ;                       ;       ;
;         -- Primary logic registers                          ; 17,198 / 83,820       ; 21 %  ;
;         -- Secondary logic registers                        ; 995 / 83,820          ; 1 %   ;
;     -- By function:                                         ;                       ;       ;
;         -- Design implementation registers                  ; 17,441                ;       ;
;         -- Routing optimization registers                   ; 752                   ;       ;
;                                                             ;                       ;       ;
; Virtual pins                                                ; 0                     ;       ;
; I/O pins                                                    ; 145 / 314             ; 46 %  ;
;     -- Clock pins                                           ; 8 / 8                 ; 100 % ;
;     -- Dedicated input pins                                 ; 0 / 21                ; 0 %   ;
; I/O registers                                               ; 29                    ;       ;
;                                                             ;                       ;       ;
; Hard processor system peripheral utilization                ;                       ;       ;
;     -- Boot from FPGA                                       ; 1 / 1 ( 100 % )       ;       ;
;     -- Clock resets                                         ; 1 / 1 ( 100 % )       ;       ;
;     -- Cross trigger                                        ; 0 / 1 ( 0 % )         ;       ;
;     -- S2F AXI                                              ; 1 / 1 ( 100 % )       ;       ;
;     -- F2S AXI                                              ; 1 / 1 ( 100 % )       ;       ;
;     -- AXI Lightweight                                      ; 0 / 1 ( 0 % )         ;       ;
;     -- SDRAM                                                ; 1 / 1 ( 100 % )       ;       ;
;     -- Interrupts                                           ; 1 / 1 ( 100 % )       ;       ;
;     -- JTAG                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- Loan I/O                                             ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU event standby                                    ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU general purpose                                  ; 1 / 1 ( 100 % )       ;       ;
;     -- STM event                                            ; 0 / 1 ( 0 % )         ;       ;
;     -- TPIU trace                                           ; 1 / 1 ( 100 % )       ;       ;
;     -- DMA                                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- CAN                                                  ; 0 / 2 ( 0 % )         ;       ;
;     -- EMAC                                                 ; 0 / 2 ( 0 % )         ;       ;
;     -- I2C                                                  ; 1 / 4 ( 25 % )        ;       ;
;     -- NAND Flash                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- QSPI                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- SDMMC                                                ; 0 / 1 ( 0 % )         ;       ;
;     -- SPI Master                                           ; 1 / 2 ( 50 % )        ;       ;
;     -- SPI Slave                                            ; 0 / 2 ( 0 % )         ;       ;
;     -- UART                                                 ; 1 / 2 ( 50 % )        ;       ;
;     -- USB                                                  ; 0 / 2 ( 0 % )         ;       ;
;                                                             ;                       ;       ;
; M10K blocks                                                 ; 265 / 553             ; 48 %  ;
; Total MLAB memory bits                                      ; 0                     ;       ;
; Total block memory bits                                     ; 1,937,282 / 5,662,720 ; 34 %  ;
; Total block memory implementation bits                      ; 2,713,600 / 5,662,720 ; 48 %  ;
;                                                             ;                       ;       ;
; Total DSP Blocks                                            ; 46 / 112              ; 41 %  ;
;                                                             ;                       ;       ;
; Fractional PLLs                                             ; 3 / 6                 ; 50 %  ;
; Global signals                                              ; 9                     ;       ;
;     -- Global clocks                                        ; 8 / 16                ; 50 %  ;
;     -- Quadrant clocks                                      ; 1 / 66                ; 2 %   ;
;     -- Horizontal periphery clocks                          ; 0 / 18                ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 100               ; 0 %   ;
; SERDES Receivers                                            ; 0 / 100               ; 0 %   ;
; JTAGs                                                       ; 0 / 1                 ; 0 %   ;
; ASMI blocks                                                 ; 0 / 1                 ; 0 %   ;
; CRC blocks                                                  ; 0 / 1                 ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                 ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1                 ; 0 %   ;
; Impedance control blocks                                    ; 0 / 4                 ; 0 %   ;
; Hard Memory Controllers                                     ; 0 / 1                 ; 0 %   ;
; Average interconnect usage (total/H/V)                      ; 13.7% / 14.0% / 12.7% ;       ;
; Peak interconnect usage (total/H/V)                         ; 27.6% / 28.8% / 28.8% ;       ;
; Maximum fan-out                                             ; 12268                 ;       ;
; Highest non-global fan-out                                  ; 2090                  ;       ;
; Total fan-out                                               ; 157696                ;       ;
; Average fan-out                                             ; 3.58                  ;       ;
+-------------------------------------------------------------+-----------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                           ;
+-------------------------------------------------------------+------------------------+--------------------------------+
; Statistic                                                   ; Top                    ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+------------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 13985 / 41910 ( 33 % ) ; 0 / 41910 ( 0 % )              ;
; ALMs needed [=A-B+C]                                        ; 13985                  ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 16496 / 41910 ( 39 % ) ; 0 / 41910 ( 0 % )              ;
;         [a] ALMs used for LUT logic and registers           ; 5131                   ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 7897                   ; 0                              ;
;         [c] ALMs used for registers                         ; 3468                   ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                      ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 2663 / 41910 ( 6 % )   ; 0 / 41910 ( 0 % )              ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 152 / 41910 ( < 1 % )  ; 0 / 41910 ( 0 % )              ;
;         [a] Due to location constrained logic               ; 0                      ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 19                     ; 0                              ;
;         [c] Due to LAB input limits                         ; 133                    ; 0                              ;
;         [d] Due to virtual I/Os                             ; 0                      ; 0                              ;
;                                                             ;                        ;                                ;
; Difficulty packing design                                   ; Low                    ; Low                            ;
;                                                             ;                        ;                                ;
; Total LABs:  partially or completely used                   ; 2150 / 4191 ( 51 % )   ; 0 / 4191 ( 0 % )               ;
;     -- Logic LABs                                           ; 2150                   ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 0                      ; 0                              ;
;                                                             ;                        ;                                ;
; Combinational ALUT usage for logic                          ; 21713                  ; 0                              ;
;     -- 7 input functions                                    ; 317                    ; 0                              ;
;     -- 6 input functions                                    ; 4939                   ; 0                              ;
;     -- 5 input functions                                    ; 3303                   ; 0                              ;
;     -- 4 input functions                                    ; 3363                   ; 0                              ;
;     -- <=3 input functions                                  ; 9791                   ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 3448                   ; 0                              ;
; Memory ALUT usage                                           ; 0                      ; 0                              ;
;     -- 64-address deep                                      ; 0                      ; 0                              ;
;     -- 32-address deep                                      ; 0                      ; 0                              ;
;                                                             ;                        ;                                ;
; Dedicated logic registers                                   ; 0                      ; 0                              ;
;     -- By type:                                             ;                        ;                                ;
;         -- Primary logic registers                          ; 17198 / 83820 ( 21 % ) ; 0 / 83820 ( 0 % )              ;
;         -- Secondary logic registers                        ; 995 / 83820 ( 1 % )    ; 0 / 83820 ( 0 % )              ;
;     -- By function:                                         ;                        ;                                ;
;         -- Design implementation registers                  ; 17441                  ; 0                              ;
;         -- Routing optimization registers                   ; 752                    ; 0                              ;
;                                                             ;                        ;                                ;
;                                                             ;                        ;                                ;
; Virtual pins                                                ; 0                      ; 0                              ;
; I/O pins                                                    ; 140                    ; 5                              ;
; I/O registers                                               ; 27                     ; 2                              ;
; Total block memory bits                                     ; 1937282                ; 0                              ;
; Total block memory implementation bits                      ; 2713600                ; 0                              ;
; M10K block                                                  ; 265 / 553 ( 47 % )     ; 0 / 553 ( 0 % )                ;
; DSP block                                                   ; 46 / 112 ( 41 % )      ; 0 / 112 ( 0 % )                ;
; Clock enable block                                          ; 0 / 116 ( 0 % )        ; 9 / 116 ( 7 % )                ;
; Double data rate I/O output circuitry                       ; 27 / 400 ( 6 % )       ; 1 / 400 ( < 1 % )              ;
; Clock select block                                          ; 0 / 16 ( 0 % )         ; 1 / 16 ( 6 % )                 ;
; HPS DBG APB interface                                       ; 0 / 1 ( 0 % )          ; 1 / 1 ( 100 % )                ;
; Fractional PLL                                              ; 0 / 6 ( 0 % )          ; 3 / 6 ( 50 % )                 ;
; HPS boot from FPGA interface                                ; 0 / 1 ( 0 % )          ; 1 / 1 ( 100 % )                ;
; HPS clock resets interface                                  ; 0 / 1 ( 0 % )          ; 1 / 1 ( 100 % )                ;
; FPGA-to-HPS interface                                       ; 0 / 1 ( 0 % )          ; 1 / 1 ( 100 % )                ;
; HPS FPGA-to-SDRAM interface                                 ; 0 / 1 ( 0 % )          ; 1 / 1 ( 100 % )                ;
; HPS-to-FPGA interface                                       ; 0 / 1 ( 0 % )          ; 1 / 1 ( 100 % )                ;
; HPS interrupts interface                                    ; 0 / 1 ( 0 % )          ; 1 / 1 ( 100 % )                ;
; HPS MPU general-purpose interface                           ; 0 / 1 ( 0 % )          ; 1 / 1 ( 100 % )                ;
; HPS peripheral I2C interface                                ; 0 / 4 ( 0 % )          ; 1 / 4 ( 25 % )                 ;
; HPS peripheral SPI Master interface                         ; 0 / 2 ( 0 % )          ; 1 / 2 ( 50 % )                 ;
; HPS peripheral UART interface                               ; 0 / 2 ( 0 % )          ; 1 / 2 ( 50 % )                 ;
; HPS TPIU trace interface                                    ; 0 / 1 ( 0 % )          ; 1 / 1 ( 100 % )                ;
; PLL Output Counter                                          ; 0 / 54 ( 0 % )         ; 3 / 54 ( 5 % )                 ;
; PLL Reconfiguration Block                                   ; 0 / 6 ( 0 % )          ; 3 / 6 ( 50 % )                 ;
; PLL Reference Clock Select Block                            ; 0 / 6 ( 0 % )          ; 3 / 6 ( 50 % )                 ;
;                                                             ;                        ;                                ;
; Connections                                                 ;                        ;                                ;
;     -- Input Connections                                    ; 19306                  ; 319                            ;
;     -- Registered Input Connections                         ; 18374                  ; 0                              ;
;     -- Output Connections                                   ; 350                    ; 19275                          ;
;     -- Registered Output Connections                        ; 29                     ; 0                              ;
;                                                             ;                        ;                                ;
; Internal Connections                                        ;                        ;                                ;
;     -- Total Connections                                    ; 166518                 ; 19720                          ;
;     -- Registered Connections                               ; 90525                  ; 0                              ;
;                                                             ;                        ;                                ;
; External Connections                                        ;                        ;                                ;
;     -- Top                                                  ; 62                     ; 19594                          ;
;     -- hard_block:auto_generated_inst                       ; 19594                  ; 0                              ;
;                                                             ;                        ;                                ;
; Partition Interface                                         ;                        ;                                ;
;     -- Input Ports                                          ; 16                     ; 322                            ;
;     -- Output Ports                                         ; 97                     ; 271                            ;
;     -- Bidir Ports                                          ; 32                     ; 0                              ;
;                                                             ;                        ;                                ;
; Registered Ports                                            ;                        ;                                ;
;     -- Registered Input Ports                               ; 0                      ; 0                              ;
;     -- Registered Output Ports                              ; 0                      ; 0                              ;
;                                                             ;                        ;                                ;
; Port Connectivity                                           ;                        ;                                ;
;     -- Input Ports driven by GND                            ; 0                      ; 2                              ;
;     -- Output Ports driven by GND                           ; 0                      ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                      ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                      ; 0                              ;
;     -- Input Ports with no Source                           ; 0                      ; 0                              ;
;     -- Output Ports with no Source                          ; 0                      ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                      ; 25                             ;
;     -- Output Ports with no Fanout                          ; 0                      ; 0                              ;
+-------------------------------------------------------------+------------------------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                  ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; Name         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Termination Control Block ; Location assigned by ; Slew Rate ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; ADC_SDO      ; AD4   ; 3A       ; 6            ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; BTN_OSD      ; AG25  ; 4A       ; 86           ; 0            ; 17           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; On           ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; BTN_RESET    ; AG23  ; 4A       ; 78           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; On           ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; BTN_USER     ; AH24  ; 4A       ; 80           ; 0            ; 51           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; On           ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; FPGA_CLK1_50 ; V11   ; 3B       ; 32           ; 0            ; 0            ; 1221                  ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; FPGA_CLK2_50 ; Y13   ; 4A       ; 56           ; 0            ; 0            ; 589                   ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; FPGA_CLK3_50 ; E11   ; 8A       ; 32           ; 81           ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; HDMI_TX_INT  ; AF11  ; 3B       ; 34           ; 0            ; 40           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; KEY[0]       ; AH17  ; 4A       ; 64           ; 0            ; 34           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; KEY[1]       ; AH16  ; 4A       ; 64           ; 0            ; 51           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SD_SPI_MISO  ; AH8   ; 4A       ; 52           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; On           ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[0]        ; Y24   ; 5B       ; 89           ; 25           ; 3            ; 3                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[1]        ; W24   ; 5B       ; 89           ; 25           ; 20           ; 3                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[2]        ; W21   ; 5B       ; 89           ; 23           ; 3            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[3]        ; W20   ; 5B       ; 89           ; 23           ; 20           ; 8                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; VGA_EN       ; AH27  ; 4A       ; 86           ; 0            ; 51           ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; On           ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name          ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; ADC_CONVST    ; U9    ; 3A       ; 4            ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ADC_SCK       ; V10   ; 3A       ; 6            ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ADC_SDI       ; AC4   ; 3A       ; 6            ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; AUDIO_L       ; AC24  ; 5A       ; 89           ; 8            ; 37           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; AUDIO_R       ; AE25  ; 5A       ; 89           ; 6            ; 37           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; AUDIO_SPDIF   ; AG26  ; 4A       ; 82           ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_I2C_SCL  ; U10   ; 3A       ; 6            ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_I2S      ; T13   ; 3B       ; 36           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_LRCLK    ; T11   ; 3B       ; 28           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_MCLK     ; U11   ; 3B       ; 28           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_SCLK     ; T12   ; 3B       ; 36           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_CLK   ; AG5   ; 3B       ; 38           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_DE    ; AD19  ; 4A       ; 66           ; 0            ; 57           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[0]  ; AD12  ; 3B       ; 38           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[10] ; AE9   ; 3B       ; 26           ; 0            ; 57           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[11] ; AB4   ; 3A       ; 4            ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[12] ; AE7   ; 3B       ; 28           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[13] ; AF6   ; 3B       ; 32           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[14] ; AF8   ; 3B       ; 28           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[15] ; AF5   ; 3B       ; 32           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[16] ; AE4   ; 3B       ; 26           ; 0            ; 74           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[17] ; AH2   ; 3B       ; 36           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[18] ; AH4   ; 3B       ; 38           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[19] ; AH5   ; 3B       ; 40           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[1]  ; AE12  ; 3B       ; 38           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[20] ; AH6   ; 3B       ; 40           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[21] ; AG6   ; 3B       ; 34           ; 0            ; 91           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[22] ; AF9   ; 3B       ; 30           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[23] ; AE8   ; 3B       ; 30           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[2]  ; W8    ; 3A       ; 2            ; 0            ; 40           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[3]  ; Y8    ; 3A       ; 2            ; 0            ; 57           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[4]  ; AD11  ; 3B       ; 30           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[5]  ; AD10  ; 3B       ; 26           ; 0            ; 40           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[6]  ; AE11  ; 3B       ; 30           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[7]  ; Y5    ; 3A       ; 2            ; 0            ; 74           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[8]  ; AF10  ; 3B       ; 34           ; 0            ; 57           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[9]  ; Y4    ; 3A       ; 2            ; 0            ; 91           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_HS    ; T8    ; 3A       ; 4            ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_VS    ; V13   ; 4A       ; 60           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; IO_SCL        ; U14   ; 4A       ; 52           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[0]        ; W15   ; 5A       ; 89           ; 8            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[1]        ; AA24  ; 5A       ; 89           ; 9            ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[2]        ; V16   ; 5A       ; 89           ; 9            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[3]        ; V15   ; 5A       ; 89           ; 9            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[4]        ; AF26  ; 5A       ; 89           ; 4            ; 77           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[5]        ; AE26  ; 5A       ; 89           ; 4            ; 94           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[6]        ; Y16   ; 5A       ; 89           ; 8            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[7]        ; AA23  ; 5A       ; 89           ; 9            ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED_HDD       ; AA15  ; 4A       ; 64           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED_POWER     ; AG28  ; 4A       ; 86           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED_USER      ; Y15   ; 4A       ; 64           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDIO_CLK      ; AH26  ; 4A       ; 84           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_A[0]    ; Y11   ; 3A       ; 8            ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_A[10]   ; AB26  ; 5B       ; 89           ; 23           ; 37           ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_A[11]   ; AD17  ; 4A       ; 62           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_A[12]   ; D12   ; 8A       ; 40           ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_A[1]    ; AA26  ; 5B       ; 89           ; 23           ; 54           ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_A[2]    ; AA13  ; 4A       ; 56           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_A[3]    ; AA11  ; 3A       ; 8            ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_A[4]    ; W11   ; 3B       ; 32           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_A[5]    ; Y19   ; 5A       ; 89           ; 4            ; 60           ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_A[6]    ; AB23  ; 5A       ; 89           ; 8            ; 54           ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_A[7]    ; AC23  ; 4A       ; 84           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_A[8]    ; AC22  ; 4A       ; 84           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_A[9]    ; C12   ; 8A       ; 40           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_BA[0]   ; Y17   ; 5A       ; 89           ; 6            ; 3            ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_BA[1]   ; AB25  ; 5B       ; 89           ; 25           ; 54           ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_CKE     ; AG10  ; 4A       ; 54           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_CLK     ; AD20  ; 4A       ; 70           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_DQMH    ; AF13  ; 4A       ; 50           ; 0            ; 57           ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_DQML    ; AG13  ; 4A       ; 50           ; 0            ; 40           ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_nCAS    ; AA18  ; 4A       ; 68           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_nCS     ; Y18   ; 5A       ; 89           ; 6            ; 20           ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_nRAS    ; W14   ; 4A       ; 60           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_nWE     ; AA19  ; 4A       ; 68           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SD_SPI_CLK    ; AG8   ; 4A       ; 50           ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SD_SPI_CS     ; AE15  ; 4A       ; 54           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SD_SPI_MOSI   ; U13   ; 4A       ; 52           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[0]      ; AG21  ; 4A       ; 74           ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[1]      ; AA20  ; 5A       ; 89           ; 4            ; 43           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[2]      ; AE22  ; 4A       ; 76           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[3]      ; AF22  ; 4A       ; 74           ; 0            ; 40           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[4]      ; AH23  ; 4A       ; 78           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[5]      ; AH21  ; 4A       ; 76           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[0]      ; AE19  ; 4A       ; 66           ; 0            ; 40           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[1]      ; AG15  ; 4A       ; 62           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[2]      ; AF18  ; 4A       ; 66           ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[3]      ; AG18  ; 4A       ; 68           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[4]      ; AG19  ; 4A       ; 70           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[5]      ; AG20  ; 4A       ; 72           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[0]      ; AE17  ; 4A       ; 62           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[1]      ; AE20  ; 4A       ; 70           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[2]      ; AF20  ; 4A       ; 72           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[3]      ; AH18  ; 4A       ; 68           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[4]      ; AH19  ; 4A       ; 70           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[5]      ; AF21  ; 4A       ; 74           ; 0            ; 57           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_VS        ; AG24  ; 4A       ; 80           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+--------------------+---------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+----------------------------------+
; Name         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Input Termination ; Output Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group              ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+--------------------+---------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+----------------------------------+
; HDMI_I2C_SDA ; AA4   ; 3A       ; 4            ; 0            ; 34           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; HDMI_I2C_SDA~2 (inverted)        ;
; IO_SDA       ; AG9   ; 4A       ; 52           ; 0            ; 34           ; 7                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; mcp23009:mcp23009|i2c:i2c|SDO[3] ;
; SDCD_SPDIF   ; AH7   ; 4A       ; 50           ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; SDCD_SPDIF~2 (inverted)          ;
; SDIO_CMD     ; AF27  ; 4A       ; 88           ; 0            ; 35           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                ;
; SDIO_DAT[0]  ; AF25  ; 4A       ; 86           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                ;
; SDIO_DAT[1]  ; AF23  ; 4A       ; 78           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                ;
; SDIO_DAT[2]  ; AD26  ; 5A       ; 89           ; 6            ; 54           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                ;
; SDIO_DAT[3]  ; AF28  ; 4A       ; 88           ; 0            ; 52           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                ;
; SDRAM_DQ[0]  ; E8    ; 8A       ; 38           ; 81           ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                ;
; SDRAM_DQ[10] ; AE6   ; 3A       ; 8            ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                ;
; SDRAM_DQ[11] ; AE23  ; 4A       ; 82           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                ;
; SDRAM_DQ[12] ; AG14  ; 4A       ; 60           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                ;
; SDRAM_DQ[13] ; AD5   ; 3A       ; 8            ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                ;
; SDRAM_DQ[14] ; AF4   ; 3B       ; 26           ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                ;
; SDRAM_DQ[15] ; AH3   ; 3B       ; 36           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                ;
; SDRAM_DQ[1]  ; V12   ; 3B       ; 40           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                ;
; SDRAM_DQ[2]  ; D11   ; 8A       ; 32           ; 81           ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                ;
; SDRAM_DQ[3]  ; W12   ; 3B       ; 40           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                ;
; SDRAM_DQ[4]  ; AH13  ; 4A       ; 60           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                ;
; SDRAM_DQ[5]  ; D8    ; 8A       ; 38           ; 81           ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                ;
; SDRAM_DQ[6]  ; AH14  ; 4A       ; 62           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                ;
; SDRAM_DQ[7]  ; AF7   ; 3B       ; 34           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                ;
; SDRAM_DQ[8]  ; AE24  ; 4A       ; 82           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                ;
; SDRAM_DQ[9]  ; AD23  ; 4A       ; 76           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                ;
; USER_IO[0]   ; AG11  ; 4A       ; 56           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                ;
; USER_IO[1]   ; AH9   ; 4A       ; 54           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                ;
; USER_IO[2]   ; AH12  ; 4A       ; 58           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; USER_IO~14 (inverted)            ;
; USER_IO[3]   ; AH11  ; 4A       ; 56           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                ;
; USER_IO[4]   ; AG16  ; 4A       ; 58           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; USER_IO~15 (inverted)            ;
; USER_IO[5]   ; AF15  ; 4A       ; 54           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; USER_IO~16 (inverted)            ;
; USER_IO[6]   ; AF17  ; 4A       ; 58           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                ;
; VGA_HS       ; AH22  ; 4A       ; 78           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; VGA_R~8 (inverted)               ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+--------------------+---------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+----------------------------------+


+-----------------------------------------------------------------------------+
; I/O Bank Usage                                                              ;
+----------+-------------------+---------------+--------------+---------------+
; I/O Bank ; Usage             ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+-------------------+---------------+--------------+---------------+
; B2L      ; 0 / 0 ( -- )      ; --            ; --           ; --            ;
; B1L      ; 0 / 0 ( -- )      ; --            ; --           ; --            ;
; 3A       ; 16 / 16 ( 100 % ) ; 3.3V          ; --           ; 3.3V          ;
; 3B       ; 32 / 32 ( 100 % ) ; 3.3V          ; --           ; 3.3V          ;
; 4A       ; 68 / 68 ( 100 % ) ; 3.3V          ; --           ; 3.3V          ;
; 5A       ; 16 / 16 ( 100 % ) ; 3.3V          ; --           ; 3.3V          ;
; 5B       ; 7 / 7 ( 100 % )   ; 3.3V          ; --           ; 3.3V          ;
; 6B       ; 0 / 44 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 6A       ; 0 / 56 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 7A       ; 0 / 19 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 7B       ; 0 / 22 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 7C       ; 0 / 12 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 7D       ; 0 / 14 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 8A       ; 6 / 6 ( 100 % )   ; 3.3V          ; --           ; 3.3V          ;
+----------+-------------------+---------------+--------------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                  ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank       ; Pin Name/Usage                  ; Dir.   ; I/O Standard ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; A2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A4       ; 435        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A5       ; 431        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A6       ; 425        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A7       ; 423        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A8       ; 421        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A9       ; 419        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A11      ; 417        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A12      ; 415        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A13      ; 413        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A14      ; 411        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A15      ; 409        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A16      ; 407        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A17      ; 399        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A18      ; 395        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A19      ; 393        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A20      ; 391        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A21      ; 389        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A22      ; 387        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A23      ; 374        ; 7A             ; ^HPS_nRST                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A24      ; 361        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; A25      ; 359        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; A26      ; 357        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; A27      ; 353        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA4      ; 59         ; 3A             ; HDMI_I2C_SDA                    ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA5      ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA6      ; 43         ; 3A             ; ^nCSO, DATA4                    ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AA8      ; 50         ; 3A             ; ^DCLK                           ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AA9      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA10     ;            ; 3A             ; VCCPD3A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA11     ; 64         ; 3A             ; SDRAM_A[3]                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA12     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA13     ; 144        ; 4A             ; SDRAM_A[2]                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA14     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA15     ; 160        ; 4A             ; LED_HDD                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA16     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA17     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA18     ; 168        ; 4A             ; SDRAM_nCAS                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA19     ; 170        ; 4A             ; SDRAM_nWE                       ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA20     ; 213        ; 5A             ; VGA_B[1]                        ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA21     ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA23     ; 226        ; 5A             ; LED[7]                          ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA24     ; 224        ; 5A             ; LED[1]                          ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA25     ;            ; 5B             ; VREFB5BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AA26     ; 255        ; 5B             ; SDRAM_A[1]                      ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA27     ; 279        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA28     ; 289        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB4      ; 57         ; 3A             ; HDMI_TX_D[11]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB5      ; 46         ; 3A             ; #TCK                            ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; AB6      ; 45         ; 3A             ; ^AS_DATA3, DATA3                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB23     ; 222        ; 5A             ; SDRAM_A[6]                      ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB24     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB25     ; 259        ; 5B             ; SDRAM_BA[1]                     ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB26     ; 253        ; 5B             ; SDRAM_A[10]                     ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB27     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB28     ; 277        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC4      ; 63         ; 3A             ; ADC_SDI                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC5      ; 47         ; 3A             ; ^AS_DATA2, DATA2                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC6      ; 49         ; 3A             ; ^AS_DATA1, DATA1                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC7      ; 44         ; 3A             ; #TMS                            ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; AC8      ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC21     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC22     ; 202        ; 4A             ; SDRAM_A[8]                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC23     ; 200        ; 4A             ; SDRAM_A[7]                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC24     ; 220        ; 5A             ; AUDIO_L                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC25     ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC26     ;            ; 5A             ; VREFB5AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AC27     ; 275        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC28     ; 273        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD1      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD2      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD4      ; 61         ; 3A             ; ADC_SDO                         ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD5      ; 67         ; 3A             ; SDRAM_DQ[13]                    ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD6      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD7      ; 51         ; 3A             ; ^AS_DATA0, ASDO, DATA0          ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AD8      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD9      ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD10     ; 103        ; 3B             ; HDMI_TX_D[5]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD11     ; 111        ; 3B             ; HDMI_TX_D[4]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD12     ; 125        ; 3B             ; HDMI_TX_D[0]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD13     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD14     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD15     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD16     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD17     ; 159        ; 4A             ; SDRAM_A[11]                     ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD18     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD19     ; 165        ; 4A             ; HDMI_TX_DE                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD20     ; 173        ; 4A             ; SDRAM_CLK                       ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD21     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD22     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD23     ; 186        ; 4A             ; SDRAM_DQ[9]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD24     ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AD25     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD26     ; 218        ; 5A             ; SDIO_DAT[2]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; On           ;
; AD27     ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD28     ; 263        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE4      ; 102        ; 3B             ; HDMI_TX_D[16]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE5      ;            ; 3A             ; VREFB3AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AE6      ; 65         ; 3A             ; SDRAM_DQ[10]                    ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE7      ; 107        ; 3B             ; HDMI_TX_D[12]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE8      ; 110        ; 3B             ; HDMI_TX_D[23]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE9      ; 101        ; 3B             ; HDMI_TX_D[10]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE10     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE11     ; 109        ; 3B             ; HDMI_TX_D[6]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE12     ; 127        ; 3B             ; HDMI_TX_D[1]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE13     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE14     ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AE15     ; 141        ; 4A             ; SD_SPI_CS                       ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AE16     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE17     ; 157        ; 4A             ; VGA_R[0]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE18     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE19     ; 167        ; 4A             ; VGA_G[0]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE20     ; 175        ; 4A             ; VGA_R[1]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE21     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE22     ; 184        ; 4A             ; VGA_B[2]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE23     ; 197        ; 4A             ; SDRAM_DQ[11]                    ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE24     ; 199        ; 4A             ; SDRAM_DQ[8]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE25     ; 216        ; 5A             ; AUDIO_R                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE26     ; 214        ; 5A             ; LED[5]                          ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE27     ; 265        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE28     ; 261        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AF1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF4      ; 100        ; 3B             ; SDRAM_DQ[14]                    ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF5      ; 115        ; 3B             ; HDMI_TX_D[15]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF6      ; 113        ; 3B             ; HDMI_TX_D[13]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF7      ; 118        ; 3B             ; SDRAM_DQ[7]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF8      ; 105        ; 3B             ; HDMI_TX_D[14]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF9      ; 108        ; 3B             ; HDMI_TX_D[22]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF10     ; 117        ; 3B             ; HDMI_TX_D[8]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF11     ; 119        ; 3B             ; HDMI_TX_INT                     ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF12     ;            ; 3B             ; VREFB3BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AF13     ; 133        ; 4A             ; SDRAM_DQMH                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF14     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF15     ; 143        ; 4A             ; USER_IO[5]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AF16     ;            ; 4A             ; VREFB4AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AF17     ; 151        ; 4A             ; USER_IO[6]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AF18     ; 166        ; 4A             ; VGA_G[2]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF19     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF20     ; 179        ; 4A             ; VGA_R[2]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF21     ; 181        ; 4A             ; VGA_R[5]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF22     ; 183        ; 4A             ; VGA_B[3]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF23     ; 189        ; 4A             ; SDIO_DAT[1]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AF24     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF25     ; 207        ; 4A             ; SDIO_DAT[0]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AF26     ; 212        ; 5A             ; LED[4]                          ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AF27     ; 211        ; 4A             ; SDIO_CMD                        ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AF28     ; 209        ; 4A             ; SDIO_DAT[3]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AG1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG4      ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG5      ; 126        ; 3B             ; HDMI_TX_CLK                     ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG6      ; 116        ; 3B             ; HDMI_TX_D[21]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG7      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG8      ; 134        ; 4A             ; SD_SPI_CLK                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AG9      ; 139        ; 4A             ; IO_SDA                          ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AG10     ; 142        ; 4A             ; SDRAM_CKE                       ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG11     ; 147        ; 4A             ; USER_IO[0]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AG12     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG13     ; 135        ; 4A             ; SDRAM_DQML                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG14     ; 155        ; 4A             ; SDRAM_DQ[12]                    ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG15     ; 158        ; 4A             ; VGA_G[1]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG16     ; 149        ; 4A             ; USER_IO[4]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AG17     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG18     ; 171        ; 4A             ; VGA_G[3]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG19     ; 174        ; 4A             ; VGA_G[4]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG20     ; 177        ; 4A             ; VGA_G[5]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG21     ; 182        ; 4A             ; VGA_B[0]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG22     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG23     ; 191        ; 4A             ; BTN_RESET                       ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AG24     ; 195        ; 4A             ; VGA_VS                          ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG25     ; 205        ; 4A             ; BTN_OSD                         ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AG26     ; 198        ; 4A             ; AUDIO_SPDIF                     ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG27     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG28     ; 206        ; 4A             ; LED_POWER                       ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH2      ; 121        ; 3B             ; HDMI_TX_D[17]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH3      ; 123        ; 3B             ; SDRAM_DQ[15]                    ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH4      ; 124        ; 3B             ; HDMI_TX_D[18]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH5      ; 129        ; 3B             ; HDMI_TX_D[19]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH6      ; 131        ; 3B             ; HDMI_TX_D[20]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH7      ; 132        ; 4A             ; SDCD_SPDIF                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AH8      ; 137        ; 4A             ; SD_SPI_MISO                     ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AH9      ; 140        ; 4A             ; USER_IO[1]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AH10     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH11     ; 145        ; 4A             ; USER_IO[3]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AH12     ; 150        ; 4A             ; USER_IO[2]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AH13     ; 153        ; 4A             ; SDRAM_DQ[4]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH14     ; 156        ; 4A             ; SDRAM_DQ[6]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH15     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AH16     ; 161        ; 4A             ; KEY[1]                          ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH17     ; 163        ; 4A             ; KEY[0]                          ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH18     ; 169        ; 4A             ; VGA_R[3]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH19     ; 172        ; 4A             ; VGA_R[4]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH20     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH21     ; 185        ; 4A             ; VGA_B[5]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH22     ; 188        ; 4A             ; VGA_HS                          ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH23     ; 190        ; 4A             ; VGA_B[4]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH24     ; 193        ; 4A             ; BTN_USER                        ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AH25     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AH26     ; 201        ; 4A             ; SDIO_CLK                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH27     ; 204        ; 4A             ; VGA_EN                          ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; B1       ;            ;                ; RREF                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B4       ; 437        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B6       ; 433        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B8       ; 439        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B9       ; 441        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B10      ;            ; 7C             ; VCCIO7C_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; B11      ; 440        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B12      ; 438        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B13      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; B14      ; 427        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B16      ; 402        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B18      ; 397        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B19      ; 403        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B21      ; 388        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B22      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B23      ; 376        ; 7A             ; ^HPS_TDO                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B24      ; 363        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; B25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B26      ; 351        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; B27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B28      ; 343        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C4       ; 446        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C5       ; 453        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C6       ; 451        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C7       ; 449        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C8       ; 447        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C9       ; 445        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C10      ; 443        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C12      ; 460        ; 8A             ; SDRAM_A[9]                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C13      ; 432        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C14      ; 426        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C15      ; 418        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C16      ; 404        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C17      ; 396        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C18      ; 394        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C19      ; 401        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C20      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C21      ; 386        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C22      ; 380        ; 7A             ; ^HPS_TRST                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C23      ; 378        ; 7A             ; ^HPS_TMS                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C24      ; 367        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C25      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C26      ; 349        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C27      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C28      ; 341        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D4       ; 448        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D5       ; 455        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D6       ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D7       ;            ; --             ; VCCBAT                          ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; D8       ; 465        ; 8A             ; SDRAM_DQ[5]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D9       ;            ; 8A             ; VREFB8AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; D10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D11      ; 476        ; 8A             ; SDRAM_DQ[2]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D12      ; 458        ; 8A             ; SDRAM_A[12]                     ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D14      ; 430        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D15      ; 420        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D17      ; 410        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D18      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D19      ;            ; 7A, 7B, 7C, 7D ; VREFB7A7B7C7DN0_HPS             ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; D20      ; 385        ; 7A             ; ^HPS_CLK2                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D21      ; 382        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D22      ; 381        ; 7A             ; ^HPS_TDI                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D23      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D24      ; 365        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D25      ; 371        ; 6A             ; HPS_RZQ_0                       ;        ;              ;                     ; --           ;                 ; no       ; On           ;
; D26      ; 347        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D27      ; 335        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D28      ; 333        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E4       ; 442        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E5       ; 454        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E6       ; 542        ; 9A             ; ^nCE                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E7       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; E8       ; 463        ; 8A             ; SDRAM_DQ[0]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E10      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; E11      ; 474        ; 8A             ; FPGA_CLK3_50                    ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E12      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E13      ;            ; 7D             ; VCCPD7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E14      ;            ; 7C             ; VCCPD7C_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E15      ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E16      ; 412        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E17      ;            ; 7B             ; VCCPD7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E18      ; 383        ; 7A             ; ^HPS_PORSEL                     ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E20      ; 384        ; 7A             ; ^HPS_CLK1                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E21      ;            ; 7A             ; VCCPD7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E22      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E23      ; 373        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E25      ; 369        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E26      ; 345        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E28      ; 337        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F4       ; 450        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F5       ; 444        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F6       ; 547        ; 9A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F7       ; 545        ; 9A             ; ^nCONFIG                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F8       ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F21      ;            ; --             ; VCC_AUX_SHARED                  ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F22      ;            ; --             ; VCCRSTCLK_HPS                   ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; F23      ; 372        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F24      ; 370        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F25      ; 362        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F26      ; 360        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F27      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F28      ; 327        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G4       ; 452        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G5       ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G6       ; 543        ; 9A             ; ^MSEL2                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G23      ; 368        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G24      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G25      ; 354        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G26      ; 331        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G27      ; 329        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G28      ; 325        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H8       ; 541        ; 9A             ; ^nSTATUS                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H9       ; 540        ; 9A             ; ^MSEL1                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H10      ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; H11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H12      ; 436        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H13      ; 434        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H14      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H16      ; 422        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H17      ; 400        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H19      ; 375        ; 7A             ; ^HPS_nPOR                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H21      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H23      ;            ; --             ; VCCPLL_HPS                      ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H25      ; 352        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H26      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H28      ; 339        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; J1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J8       ; 539        ; 9A             ; ^CONF_DONE                      ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J10      ; 538        ; 9A             ; ^MSEL0                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; J12      ; 416        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J13      ; 414        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J14      ; 408        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J15      ; 406        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J16      ; 424        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J17      ; 398        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J18      ; 392        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J19      ; 377        ; 7A             ; ^VCCRSTCLK_HPS                  ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J20      ; 346        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J21      ; 344        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J24      ; 336        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J25      ; 338        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J26      ; 330        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J27      ; 321        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J28      ; 319        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K5       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K9       ; 546        ; 9A             ; ^MSEL4                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K10      ; 544        ; 9A             ; ^MSEL3                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K18      ; 390        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K19      ; 379        ; 7A             ; ^HPS_TCK                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K25      ; 322        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K26      ; 328        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K27      ; 323        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K28      ; 317        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L4       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L16      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L20      ; 366        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L21      ; 364        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L25      ; 320        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L26      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L28      ; 315        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M19      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M21      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M25      ; 324        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M26      ; 312        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M27      ; 314        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M28      ; 313        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N16      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N20      ; 350        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N21      ; 348        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N24      ; 306        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N25      ; 304        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N26      ; 298        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N27      ; 296        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N28      ; 311        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P19      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P26      ; 299        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P27      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P28      ; 309        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R16      ; 334        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R17      ; 332        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R18      ; 318        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R19      ; 316        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R20      ; 310        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R21      ; 308        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R24      ; 282        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R25      ; 288        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R26      ; 290        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R27      ; 297        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R28      ; 307        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; T2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; T3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T4       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T8       ; 56         ; 3A             ; HDMI_TX_HS                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; T9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T11      ; 106        ; 3B             ; HDMI_LRCLK                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; T12      ; 120        ; 3B             ; HDMI_SCLK                       ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; T13      ; 122        ; 3B             ; HDMI_I2S                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; T14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T16      ; 292        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T17      ; 294        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T18      ; 302        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T19      ; 300        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T20      ; 286        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T21      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T24      ; 280        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T25      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T26      ; 274        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T27      ; 283        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; T28      ; 305        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U8       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; U9       ; 58         ; 3A             ; ADC_CONVST                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U10      ; 62         ; 3A             ; HDMI_I2C_SCL                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U11      ; 104        ; 3B             ; HDMI_MCLK                       ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U13      ; 136        ; 4A             ; SD_SPI_MOSI                     ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; U14      ; 138        ; 4A             ; IO_SCL                          ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; U15      ; 278        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U16      ; 276        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U18      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U19      ; 284        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U21      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U25      ; 272        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U26      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U28      ; 303        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V10      ; 60         ; 3A             ; ADC_SCK                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V11      ; 114        ; 3B             ; FPGA_CLK1_50                    ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V12      ; 130        ; 3B             ; SDRAM_DQ[1]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V13      ; 152        ; 4A             ; HDMI_TX_VS                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V15      ; 227        ; 5A             ; LED[3]                          ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V16      ; 225        ; 5A             ; LED[2]                          ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V17      ; 270        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V18      ; 268        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V19      ; 266        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V20      ; 264        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V21      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V24      ; 269        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V25      ; 271        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V26      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V27      ; 295        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V28      ; 301        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W5       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W8       ; 54         ; 3A             ; HDMI_TX_D[2]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W9       ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; W10      ; 48         ; 3A             ; #TDI                            ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; W11      ; 112        ; 3B             ; SDRAM_A[4]                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W12      ; 128        ; 3B             ; SDRAM_DQ[3]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W13      ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; W14      ; 154        ; 4A             ; SDRAM_nRAS                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W15      ; 223        ; 5A             ; LED[0]                          ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W17      ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; W18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W19      ;            ; 5B             ; VCCPD5B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; W20      ; 254        ; 5B             ; SW[3]                           ; input  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W21      ; 252        ; 5B             ; SW[2]                           ; input  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W24      ; 258        ; 5B             ; SW[1]                           ; input  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W25      ;            ; 5B             ; VCCIO5B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; W26      ; 287        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W27      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W28      ; 293        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y4       ; 53         ; 3A             ; HDMI_TX_D[9]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y5       ; 55         ; 3A             ; HDMI_TX_D[7]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y8       ; 52         ; 3A             ; HDMI_TX_D[3]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y9       ; 42         ; 3A             ; #TDO                            ; output ;              ;                     ; --           ;                 ; --       ; --           ;
; Y10      ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; Y11      ; 66         ; 3A             ; SDRAM_A[0]                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y13      ; 146        ; 4A             ; FPGA_CLK2_50                    ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y15      ; 162        ; 4A             ; LED_USER                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y16      ; 221        ; 5A             ; LED[6]                          ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y17      ; 217        ; 5A             ; SDRAM_BA[0]                     ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y18      ; 219        ; 5A             ; SDRAM_nCS                       ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y19      ; 215        ; 5A             ; SDRAM_A[5]                      ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y21      ;            ; 5A             ; VCCPD5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; Y24      ; 256        ; 5B             ; SW[0]                           ; input  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y26      ; 285        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y27      ; 281        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y28      ; 291        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+------------------------------------------------------+
; I/O Assignment Warnings                              ;
+---------------+--------------------------------------+
; Pin Name      ; Reason                               ;
+---------------+--------------------------------------+
; HDMI_TX_CLK   ; Missing drive strength and slew rate ;
; VGA_R[0]      ; Missing slew rate                    ;
; VGA_R[1]      ; Missing slew rate                    ;
; VGA_R[2]      ; Missing slew rate                    ;
; VGA_R[3]      ; Missing slew rate                    ;
; VGA_R[4]      ; Missing slew rate                    ;
; VGA_R[5]      ; Missing slew rate                    ;
; VGA_G[0]      ; Missing slew rate                    ;
; VGA_G[1]      ; Missing slew rate                    ;
; VGA_G[2]      ; Missing slew rate                    ;
; VGA_G[3]      ; Missing slew rate                    ;
; VGA_G[4]      ; Missing slew rate                    ;
; VGA_G[5]      ; Missing slew rate                    ;
; VGA_B[0]      ; Missing slew rate                    ;
; VGA_B[1]      ; Missing slew rate                    ;
; VGA_B[2]      ; Missing slew rate                    ;
; VGA_B[3]      ; Missing slew rate                    ;
; VGA_B[4]      ; Missing slew rate                    ;
; VGA_B[5]      ; Missing slew rate                    ;
; VGA_VS        ; Missing slew rate                    ;
; LED_HDD       ; Missing drive strength and slew rate ;
; SD_SPI_CS     ; Missing slew rate                    ;
; HDMI_I2C_SCL  ; Missing drive strength and slew rate ;
; AUDIO_L       ; Missing slew rate                    ;
; AUDIO_R       ; Missing slew rate                    ;
; AUDIO_SPDIF   ; Missing slew rate                    ;
; SDIO_CLK      ; Missing slew rate                    ;
; LED_POWER     ; Missing drive strength and slew rate ;
; SD_SPI_CLK    ; Missing slew rate                    ;
; SD_SPI_MOSI   ; Missing slew rate                    ;
; IO_SCL        ; Missing slew rate                    ;
; HDMI_SCLK     ; Missing drive strength and slew rate ;
; HDMI_LRCLK    ; Missing drive strength and slew rate ;
; HDMI_I2S      ; Missing drive strength and slew rate ;
; LED[0]        ; Missing drive strength and slew rate ;
; LED[1]        ; Missing drive strength and slew rate ;
; LED[3]        ; Missing drive strength and slew rate ;
; LED[4]        ; Missing drive strength and slew rate ;
; LED[5]        ; Missing drive strength and slew rate ;
; LED[6]        ; Missing drive strength and slew rate ;
; LED[7]        ; Missing drive strength and slew rate ;
; HDMI_MCLK     ; Missing drive strength and slew rate ;
; HDMI_TX_DE    ; Missing drive strength and slew rate ;
; HDMI_TX_D[0]  ; Missing drive strength and slew rate ;
; HDMI_TX_D[1]  ; Missing drive strength and slew rate ;
; HDMI_TX_D[2]  ; Missing drive strength and slew rate ;
; HDMI_TX_D[3]  ; Missing drive strength and slew rate ;
; HDMI_TX_D[4]  ; Missing drive strength and slew rate ;
; HDMI_TX_D[5]  ; Missing drive strength and slew rate ;
; HDMI_TX_D[6]  ; Missing drive strength and slew rate ;
; HDMI_TX_D[7]  ; Missing drive strength and slew rate ;
; HDMI_TX_D[8]  ; Missing drive strength and slew rate ;
; HDMI_TX_D[9]  ; Missing drive strength and slew rate ;
; HDMI_TX_D[10] ; Missing drive strength and slew rate ;
; HDMI_TX_D[11] ; Missing drive strength and slew rate ;
; HDMI_TX_D[12] ; Missing drive strength and slew rate ;
; HDMI_TX_D[13] ; Missing drive strength and slew rate ;
; HDMI_TX_D[14] ; Missing drive strength and slew rate ;
; HDMI_TX_D[15] ; Missing drive strength and slew rate ;
; HDMI_TX_D[16] ; Missing drive strength and slew rate ;
; HDMI_TX_D[17] ; Missing drive strength and slew rate ;
; HDMI_TX_D[18] ; Missing drive strength and slew rate ;
; HDMI_TX_D[19] ; Missing drive strength and slew rate ;
; HDMI_TX_D[20] ; Missing drive strength and slew rate ;
; HDMI_TX_D[21] ; Missing drive strength and slew rate ;
; HDMI_TX_D[22] ; Missing drive strength and slew rate ;
; HDMI_TX_D[23] ; Missing drive strength and slew rate ;
; HDMI_TX_HS    ; Missing drive strength and slew rate ;
; HDMI_TX_VS    ; Missing drive strength and slew rate ;
; LED[2]        ; Missing drive strength and slew rate ;
; LED_USER      ; Missing drive strength and slew rate ;
; SDRAM_A[0]    ; Missing slew rate                    ;
; SDRAM_A[1]    ; Missing slew rate                    ;
; SDRAM_A[2]    ; Missing slew rate                    ;
; SDRAM_A[3]    ; Missing slew rate                    ;
; SDRAM_A[4]    ; Missing slew rate                    ;
; SDRAM_A[5]    ; Missing slew rate                    ;
; SDRAM_A[6]    ; Missing slew rate                    ;
; SDRAM_A[7]    ; Missing slew rate                    ;
; SDRAM_A[8]    ; Missing slew rate                    ;
; SDRAM_A[9]    ; Missing slew rate                    ;
; SDRAM_A[10]   ; Missing slew rate                    ;
; SDRAM_A[11]   ; Missing slew rate                    ;
; SDRAM_A[12]   ; Missing slew rate                    ;
; SDRAM_DQML    ; Missing slew rate                    ;
; SDRAM_DQMH    ; Missing slew rate                    ;
; SDRAM_nWE     ; Missing slew rate                    ;
; SDRAM_nCAS    ; Missing slew rate                    ;
; SDRAM_nRAS    ; Missing slew rate                    ;
; SDRAM_nCS     ; Missing slew rate                    ;
; SDRAM_BA[0]   ; Missing slew rate                    ;
; SDRAM_BA[1]   ; Missing slew rate                    ;
; SDRAM_CLK     ; Missing slew rate                    ;
; SDRAM_CKE     ; Missing slew rate                    ;
; ADC_SCK       ; Missing drive strength and slew rate ;
; ADC_SDI       ; Missing drive strength and slew rate ;
; ADC_CONVST    ; Missing drive strength and slew rate ;
; HDMI_I2C_SDA  ; Missing drive strength and slew rate ;
; SDIO_DAT[3]   ; Missing slew rate                    ;
; SDIO_CMD      ; Missing slew rate                    ;
; IO_SDA        ; Missing slew rate                    ;
; VGA_HS        ; Missing slew rate                    ;
; SDCD_SPDIF    ; Missing slew rate                    ;
; USER_IO[2]    ; Missing slew rate                    ;
; USER_IO[4]    ; Missing slew rate                    ;
; USER_IO[5]    ; Missing slew rate                    ;
; SDIO_DAT[0]   ; Missing slew rate                    ;
; SDRAM_DQ[0]   ; Missing slew rate                    ;
; SDRAM_DQ[1]   ; Missing slew rate                    ;
; SDRAM_DQ[2]   ; Missing slew rate                    ;
; SDRAM_DQ[3]   ; Missing slew rate                    ;
; SDRAM_DQ[4]   ; Missing slew rate                    ;
; SDRAM_DQ[5]   ; Missing slew rate                    ;
; SDRAM_DQ[6]   ; Missing slew rate                    ;
; SDRAM_DQ[7]   ; Missing slew rate                    ;
; SDRAM_DQ[8]   ; Missing slew rate                    ;
; SDRAM_DQ[9]   ; Missing slew rate                    ;
; SDRAM_DQ[10]  ; Missing slew rate                    ;
; SDRAM_DQ[11]  ; Missing slew rate                    ;
; SDRAM_DQ[12]  ; Missing slew rate                    ;
; SDRAM_DQ[13]  ; Missing slew rate                    ;
; SDRAM_DQ[14]  ; Missing slew rate                    ;
; SDRAM_DQ[15]  ; Missing slew rate                    ;
; SDIO_DAT[1]   ; Missing slew rate                    ;
; SDIO_DAT[2]   ; Missing slew rate                    ;
; USER_IO[0]    ; Missing slew rate                    ;
; USER_IO[1]    ; Missing slew rate                    ;
; USER_IO[3]    ; Missing slew rate                    ;
; USER_IO[6]    ; Missing slew rate                    ;
+---------------+--------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage Summary                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
;                                                                                                                                             ;                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
; emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|fpll             ;                            ;
;     -- PLL Type                                                                                                                             ; Fractional PLL             ;
;     -- PLL Location                                                                                                                         ; FRACTIONALPLL_X89_Y1_N0    ;
;     -- PLL Feedback clock type                                                                                                              ; none                       ;
;     -- PLL Bandwidth                                                                                                                        ; Auto                       ;
;         -- PLL Bandwidth Range                                                                                                              ; 2100000 to 1400000 Hz      ;
;     -- Reference Clock Frequency                                                                                                            ; 50.0 MHz                   ;
;     -- Reference Clock Sourced by                                                                                                           ; Dedicated Pin              ;
;     -- PLL VCO Frequency                                                                                                                    ; 429.5454 MHz               ;
;     -- PLL Operation Mode                                                                                                                   ; Direct                     ;
;     -- PLL Freq Min Lock                                                                                                                    ; 50.000000 MHz              ;
;     -- PLL Freq Max Lock                                                                                                                    ; 93.121704 MHz              ;
;     -- PLL Enable                                                                                                                           ; On                         ;
;     -- PLL Fractional Division                                                                                                              ; 2537930535 / 4294967296    ;
;     -- M Counter                                                                                                                            ; 8                          ;
;     -- N Counter                                                                                                                            ; 1                          ;
;     -- PLL Refclk Select                                                                                                                    ;                            ;
;             -- PLL Refclk Select Location                                                                                                   ; PLLREFCLKSELECT_X89_Y7_N0  ;
;             -- PLL Reference Clock Input 0 source                                                                                           ; clk_0                      ;
;             -- PLL Reference Clock Input 1 source                                                                                           ; clk_0                      ;
;             -- ADJPLLIN source                                                                                                              ; N/A                        ;
;             -- CORECLKIN source                                                                                                             ; N/A                        ;
;             -- IQTXRXCLKIN source                                                                                                           ; N/A                        ;
;             -- PLLIQCLKIN source                                                                                                            ; N/A                        ;
;             -- RXIQCLKIN source                                                                                                             ; N/A                        ;
;             -- CLKIN(0) source                                                                                                              ; FPGA_CLK2_50~input         ;
;             -- CLKIN(1) source                                                                                                              ; N/A                        ;
;             -- CLKIN(2) source                                                                                                              ; N/A                        ;
;             -- CLKIN(3) source                                                                                                              ; N/A                        ;
;     -- PLL Output Counter                                                                                                                   ;                            ;
;         -- emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|counter[0].output_counter             ;                            ;
;             -- Output Clock Frequency                                                                                                       ; 42.95454 MHz               ;
;             -- Output Clock Location                                                                                                        ; PLLOUTPUTCOUNTER_X89_Y5_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                       ; Off                        ;
;             -- Duty Cycle                                                                                                                   ; 50.0000                    ;
;             -- Phase Shift                                                                                                                  ; 0.000000 degrees           ;
;             -- C Counter                                                                                                                    ; 10                         ;
;             -- C Counter PH Mux PRST                                                                                                        ; 0                          ;
;             -- C Counter PRST                                                                                                               ; 1                          ;
;                                                                                                                                             ;                            ;
; pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|fpll ;                            ;
;     -- PLL Type                                                                                                                             ; Fractional PLL             ;
;     -- PLL Location                                                                                                                         ; FRACTIONALPLL_X0_Y1_N0     ;
;     -- PLL Feedback clock type                                                                                                              ; none                       ;
;     -- PLL Bandwidth                                                                                                                        ; Auto                       ;
;         -- PLL Bandwidth Range                                                                                                              ; 2100000 to 1400000 Hz      ;
;     -- Reference Clock Frequency                                                                                                            ; 50.0 MHz                   ;
;     -- Reference Clock Sourced by                                                                                                           ; Dedicated Pin              ;
;     -- PLL VCO Frequency                                                                                                                    ; 445.499998 MHz             ;
;     -- PLL Operation Mode                                                                                                                   ; Direct                     ;
;     -- PLL Freq Min Lock                                                                                                                    ; 50.000000 MHz              ;
;     -- PLL Freq Max Lock                                                                                                                    ; 89.786756 MHz              ;
;     -- PLL Enable                                                                                                                           ; On                         ;
;     -- PLL Fractional Division                                                                                                              ; 3908420153 / 4294967296    ;
;     -- M Counter                                                                                                                            ; 8                          ;
;     -- N Counter                                                                                                                            ; 1                          ;
;     -- PLL Refclk Select                                                                                                                    ;                            ;
;             -- PLL Refclk Select Location                                                                                                   ; PLLREFCLKSELECT_X0_Y7_N0   ;
;             -- PLL Reference Clock Input 0 source                                                                                           ; clk_0                      ;
;             -- PLL Reference Clock Input 1 source                                                                                           ; clk_0                      ;
;             -- ADJPLLIN source                                                                                                              ; N/A                        ;
;             -- CORECLKIN source                                                                                                             ; N/A                        ;
;             -- IQTXRXCLKIN source                                                                                                           ; N/A                        ;
;             -- PLLIQCLKIN source                                                                                                            ; N/A                        ;
;             -- RXIQCLKIN source                                                                                                             ; N/A                        ;
;             -- CLKIN(0) source                                                                                                              ; FPGA_CLK1_50~input         ;
;             -- CLKIN(1) source                                                                                                              ; N/A                        ;
;             -- CLKIN(2) source                                                                                                              ; N/A                        ;
;             -- CLKIN(3) source                                                                                                              ; N/A                        ;
;     -- PLL Output Counter                                                                                                                   ;                            ;
;         -- pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|counter[0].output_counter ;                            ;
;             -- Output Clock Frequency                                                                                                       ; 148.499999 MHz             ;
;             -- Output Clock Location                                                                                                        ; PLLOUTPUTCOUNTER_X0_Y5_N1  ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                       ; On                         ;
;             -- Duty Cycle                                                                                                                   ; 50.0000                    ;
;             -- Phase Shift                                                                                                                  ; 0.000000 degrees           ;
;             -- C Counter                                                                                                                    ; 3                          ;
;             -- C Counter PH Mux PRST                                                                                                        ; 0                          ;
;             -- C Counter PRST                                                                                                               ; 1                          ;
;                                                                                                                                             ;                            ;
; pll_audio:pll_audio|pll_audio_0002:pll_audio_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL                                    ;                            ;
;     -- PLL Type                                                                                                                             ; Fractional PLL             ;
;     -- PLL Location                                                                                                                         ; FRACTIONALPLL_X0_Y56_N0    ;
;     -- PLL Feedback clock type                                                                                                              ; none                       ;
;     -- PLL Bandwidth                                                                                                                        ; Auto                       ;
;         -- PLL Bandwidth Range                                                                                                              ; 2100000 to 1400000 Hz      ;
;     -- Reference Clock Frequency                                                                                                            ; 50.0 MHz                   ;
;     -- Reference Clock Sourced by                                                                                                           ; Dedicated Pin              ;
;     -- PLL VCO Frequency                                                                                                                    ; 417.792 MHz                ;
;     -- PLL Operation Mode                                                                                                                   ; Direct                     ;
;     -- PLL Freq Min Lock                                                                                                                    ; 50.000000 MHz              ;
;     -- PLL Freq Max Lock                                                                                                                    ; 95.741421 MHz              ;
;     -- PLL Enable                                                                                                                           ; On                         ;
;     -- PLL Fractional Division                                                                                                              ; 1528321163 / 4294967296    ;
;     -- M Counter                                                                                                                            ; 8                          ;
;     -- N Counter                                                                                                                            ; 1                          ;
;     -- PLL Refclk Select                                                                                                                    ;                            ;
;             -- PLL Refclk Select Location                                                                                                   ; PLLREFCLKSELECT_X0_Y62_N0  ;
;             -- PLL Reference Clock Input 0 source                                                                                           ; clk_0                      ;
;             -- PLL Reference Clock Input 1 source                                                                                           ; ref_clk1                   ;
;             -- ADJPLLIN source                                                                                                              ; N/A                        ;
;             -- CORECLKIN source                                                                                                             ; N/A                        ;
;             -- IQTXRXCLKIN source                                                                                                           ; N/A                        ;
;             -- PLLIQCLKIN source                                                                                                            ; N/A                        ;
;             -- RXIQCLKIN source                                                                                                             ; N/A                        ;
;             -- CLKIN(0) source                                                                                                              ; FPGA_CLK3_50~input         ;
;             -- CLKIN(1) source                                                                                                              ; N/A                        ;
;             -- CLKIN(2) source                                                                                                              ; N/A                        ;
;             -- CLKIN(3) source                                                                                                              ; N/A                        ;
;     -- PLL Output Counter                                                                                                                   ;                            ;
;         -- pll_audio:pll_audio|pll_audio_0002:pll_audio_inst|altera_pll:altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER                     ;                            ;
;             -- Output Clock Frequency                                                                                                       ; 24.576 MHz                 ;
;             -- Output Clock Location                                                                                                        ; PLLOUTPUTCOUNTER_X0_Y63_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                       ; On                         ;
;             -- Duty Cycle                                                                                                                   ; 50.0000                    ;
;             -- Phase Shift                                                                                                                  ; 0.000000 degrees           ;
;             -- C Counter                                                                                                                    ; 17                         ;
;             -- C Counter PH Mux PRST                                                                                                        ; 0                          ;
;             -- C Counter PRST                                                                                                               ; 1                          ;
;                                                                                                                                             ;                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------+
; Compilation Hierarchy Node                                                                        ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                               ; Entity Name                ; Library Name ;
+---------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------+
; |sys_top                                                                                          ; 13985.0 (671.7)      ; 16495.5 (897.2)                  ; 2662.0 (234.9)                                    ; 151.5 (9.4)                      ; 0.0 (0.0)            ; 21713 (1116)        ; 18193 (1217)              ; 29 (29)       ; 1937282           ; 265   ; 46         ; 145  ; 0            ; |sys_top                                                                                                                                                                                                                          ; sys_top                    ; work         ;
;    |alsa:alsa|                                                                                    ; 274.2 (274.2)        ; 374.2 (374.2)                    ; 100.5 (100.5)                                     ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 413 (413)           ; 539 (539)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|alsa:alsa                                                                                                                                                                                                                ; alsa                       ; work         ;
;    |altddio_out:hdmiclk_ddr|                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|altddio_out:hdmiclk_ddr                                                                                                                                                                                                  ; altddio_out                ; work         ;
;       |ddio_out_b2j:auto_generated|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|altddio_out:hdmiclk_ddr|ddio_out_b2j:auto_generated                                                                                                                                                                      ; ddio_out_b2j               ; work         ;
;    |ascal:ascal|                                                                                  ; 1584.3 (1580.3)      ; 2009.0 (2005.0)                  ; 436.7 (436.7)                                     ; 12.0 (12.0)                      ; 0.0 (0.0)            ; 2323 (2315)         ; 2577 (2570)               ; 0 (0)         ; 261336            ; 38    ; 26         ; 0    ; 0            ; |sys_top|ascal:ascal                                                                                                                                                                                                              ; ascal                      ; work         ;
;       |altshift_taps:o_dcptv_rtl_0|                                                               ; 4.0 (0.0)            ; 4.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 7 (0)                     ; 0 (0)         ; 88                ; 1     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altshift_taps:o_dcptv_rtl_0                                                                                                                                                                                  ; altshift_taps              ; work         ;
;          |shift_taps_uuu:auto_generated|                                                          ; 4.0 (2.5)            ; 4.0 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (5)               ; 7 (3)                     ; 0 (0)         ; 88                ; 1     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altshift_taps:o_dcptv_rtl_0|shift_taps_uuu:auto_generated                                                                                                                                                    ; shift_taps_uuu             ; work         ;
;             |altsyncram_lr91:altsyncram4|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 88                ; 1     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altshift_taps:o_dcptv_rtl_0|shift_taps_uuu:auto_generated|altsyncram_lr91:altsyncram4                                                                                                                        ; altsyncram_lr91            ; work         ;
;             |cntr_uhf:cntr1|                                                                      ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altshift_taps:o_dcptv_rtl_0|shift_taps_uuu:auto_generated|cntr_uhf:cntr1                                                                                                                                     ; cntr_uhf                   ; work         ;
;       |altsyncram:i_dpram_rtl_0|                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 4     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:i_dpram_rtl_0                                                                                                                                                                                     ; altsyncram                 ; work         ;
;          |altsyncram_g9j1:auto_generated|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 4     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:i_dpram_rtl_0|altsyncram_g9j1:auto_generated                                                                                                                                                      ; altsyncram_g9j1            ; work         ;
;       |altsyncram:i_mem[0].r[7]__1|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 49152             ; 5     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:i_mem[0].r[7]__1                                                                                                                                                                                  ; altsyncram                 ; work         ;
;          |altsyncram_89q1:auto_generated|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 49152             ; 5     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:i_mem[0].r[7]__1|altsyncram_89q1:auto_generated                                                                                                                                                   ; altsyncram_89q1            ; work         ;
;       |altsyncram:o_dpram_rtl_0|                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 4     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_dpram_rtl_0                                                                                                                                                                                     ; altsyncram                 ; work         ;
;          |altsyncram_32k1:auto_generated|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 4     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_dpram_rtl_0|altsyncram_32k1:auto_generated                                                                                                                                                      ; altsyncram_32k1            ; work         ;
;       |altsyncram:o_h_poly_rtl_0|                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 576               ; 1     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_h_poly_rtl_0                                                                                                                                                                                    ; altsyncram                 ; work         ;
;          |altsyncram_2jm1:auto_generated|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 576               ; 1     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_h_poly_rtl_0|altsyncram_2jm1:auto_generated                                                                                                                                                     ; altsyncram_2jm1            ; work         ;
;       |altsyncram:o_line0[0].r[7]__2|                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 49152             ; 5     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_line0[0].r[7]__2                                                                                                                                                                                ; altsyncram                 ; work         ;
;          |altsyncram_ccn1:auto_generated|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 49152             ; 5     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_line0[0].r[7]__2|altsyncram_ccn1:auto_generated                                                                                                                                                 ; altsyncram_ccn1            ; work         ;
;       |altsyncram:o_line1[0].r[7]__3|                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 49152             ; 5     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_line1[0].r[7]__3                                                                                                                                                                                ; altsyncram                 ; work         ;
;          |altsyncram_ccn1:auto_generated|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 49152             ; 5     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_line1[0].r[7]__3|altsyncram_ccn1:auto_generated                                                                                                                                                 ; altsyncram_ccn1            ; work         ;
;       |altsyncram:o_line2[0].r[7]__4|                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 49152             ; 5     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_line2[0].r[7]__4                                                                                                                                                                                ; altsyncram                 ; work         ;
;          |altsyncram_ccn1:auto_generated|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 49152             ; 5     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_line2[0].r[7]__4|altsyncram_ccn1:auto_generated                                                                                                                                                 ; altsyncram_ccn1            ; work         ;
;       |altsyncram:o_line3[0].r[7]__5|                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 49152             ; 5     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_line3[0].r[7]__5                                                                                                                                                                                ; altsyncram                 ; work         ;
;          |altsyncram_ccn1:auto_generated|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 49152             ; 5     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_line3[0].r[7]__5|altsyncram_ccn1:auto_generated                                                                                                                                                 ; altsyncram_ccn1            ; work         ;
;       |altsyncram:o_v_poly_rtl_0|                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 576               ; 1     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_v_poly_rtl_0                                                                                                                                                                                    ; altsyncram                 ; work         ;
;          |altsyncram_n9n1:auto_generated|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 576               ; 1     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_n9n1:auto_generated                                                                                                                                                     ; altsyncram_n9n1            ; work         ;
;       |altsyncram:pal1_mem_rtl_0|                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 6144              ; 2     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:pal1_mem_rtl_0                                                                                                                                                                                    ; altsyncram                 ; work         ;
;          |altsyncram_2aj1:auto_generated|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 6144              ; 2     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:pal1_mem_rtl_0|altsyncram_2aj1:auto_generated                                                                                                                                                     ; altsyncram_2aj1            ; work         ;
;    |audio_out:audio_out|                                                                          ; 804.9 (76.7)         ; 878.6 (82.3)                     ; 86.1 (5.6)                                        ; 12.4 (0.0)                       ; 0.0 (0.0)            ; 1297 (133)          ; 933 (125)                 ; 0 (0)         ; 0                 ; 0     ; 8          ; 0    ; 0            ; |sys_top|audio_out:audio_out                                                                                                                                                                                                      ; audio_out                  ; work         ;
;       |DC_blocker:dcb_l|                                                                          ; 69.3 (69.3)          ; 69.7 (69.7)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 128 (128)           ; 68 (68)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|audio_out:audio_out|DC_blocker:dcb_l                                                                                                                                                                                     ; DC_blocker                 ; work         ;
;       |DC_blocker:dcb_r|                                                                          ; 69.1 (69.1)          ; 69.1 (69.1)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 128 (128)           ; 68 (68)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|audio_out:audio_out|DC_blocker:dcb_r                                                                                                                                                                                     ; DC_blocker                 ; work         ;
;       |IIR_filter:IIR_filter|                                                                     ; 423.9 (44.0)         ; 460.7 (71.0)                     ; 49.2 (30.0)                                       ; 12.4 (3.0)                       ; 0.0 (0.0)            ; 699 (57)            ; 350 (110)                 ; 0 (0)         ; 0                 ; 0     ; 8          ; 0    ; 0            ; |sys_top|audio_out:audio_out|IIR_filter:IIR_filter                                                                                                                                                                                ; IIR_filter                 ; work         ;
;          |iir_filter_tap:iir_tap_0|                                                               ; 112.1 (112.1)        ; 130.5 (130.5)                    ; 20.2 (20.2)                                       ; 1.8 (1.8)                        ; 0.0 (0.0)            ; 189 (189)           ; 80 (80)                   ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |sys_top|audio_out:audio_out|IIR_filter:IIR_filter|iir_filter_tap:iir_tap_0                                                                                                                                                       ; iir_filter_tap             ; work         ;
;          |iir_filter_tap:iir_tap_1|                                                               ; 134.6 (134.6)        ; 130.5 (130.5)                    ; 0.0 (0.0)                                         ; 4.1 (4.1)                        ; 0.0 (0.0)            ; 228 (228)           ; 80 (80)                   ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |sys_top|audio_out:audio_out|IIR_filter:IIR_filter|iir_filter_tap:iir_tap_1                                                                                                                                                       ; iir_filter_tap             ; work         ;
;          |iir_filter_tap:iir_tap_2|                                                               ; 132.2 (132.2)        ; 128.7 (128.7)                    ; 0.0 (0.0)                                         ; 3.6 (3.6)                        ; 0.0 (0.0)            ; 225 (225)           ; 80 (80)                   ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |sys_top|audio_out:audio_out|IIR_filter:IIR_filter|iir_filter_tap:iir_tap_2                                                                                                                                                       ; iir_filter_tap             ; work         ;
;       |aud_mix_top:audmix_l|                                                                      ; 44.5 (44.5)          ; 54.7 (54.7)                      ; 10.3 (10.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 47 (47)             ; 87 (87)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|audio_out:audio_out|aud_mix_top:audmix_l                                                                                                                                                                                 ; aud_mix_top                ; work         ;
;       |aud_mix_top:audmix_r|                                                                      ; 44.8 (44.8)          ; 52.8 (52.8)                      ; 8.0 (8.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 48 (48)             ; 87 (87)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|audio_out:audio_out|aud_mix_top:audmix_r                                                                                                                                                                                 ; aud_mix_top                ; work         ;
;       |i2s:i2s|                                                                                   ; 24.0 (24.0)          ; 32.5 (32.5)                      ; 8.5 (8.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (34)             ; 44 (44)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|audio_out:audio_out|i2s:i2s                                                                                                                                                                                              ; i2s                        ; work         ;
;       |sigma_delta_dac:sd_l|                                                                      ; 9.7 (9.7)            ; 9.7 (9.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|audio_out:audio_out|sigma_delta_dac:sd_l                                                                                                                                                                                 ; sigma_delta_dac            ; work         ;
;       |sigma_delta_dac:sd_r|                                                                      ; 9.8 (9.8)            ; 9.8 (9.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|audio_out:audio_out|sigma_delta_dac:sd_r                                                                                                                                                                                 ; sigma_delta_dac            ; work         ;
;       |spdif:toslink|                                                                             ; 32.8 (32.8)          ; 37.3 (37.3)                      ; 4.5 (4.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 42 (42)             ; 65 (65)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|audio_out:audio_out|spdif:toslink                                                                                                                                                                                        ; spdif                      ; work         ;
;    |csync:csync_hdmi|                                                                             ; 24.2 (24.2)          ; 27.3 (27.3)                      ; 3.1 (3.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 44 (44)             ; 59 (59)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|csync:csync_hdmi                                                                                                                                                                                                         ; csync                      ; work         ;
;    |csync:csync_vga|                                                                              ; 24.6 (24.6)          ; 29.7 (29.7)                      ; 5.1 (5.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 46 (46)             ; 58 (58)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|csync:csync_vga                                                                                                                                                                                                          ; csync                      ; work         ;
;    |ddr_svc:ddr_svc|                                                                              ; 28.3 (28.3)          ; 67.4 (67.4)                      ; 39.0 (39.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (26)             ; 157 (157)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|ddr_svc:ddr_svc                                                                                                                                                                                                          ; ddr_svc                    ; work         ;
;    |emu:emu|                                                                                      ; 7214.1 (17.7)        ; 8592.6 (22.0)                    ; 1479.5 (4.3)                                      ; 101.0 (0.0)                      ; 0.0 (0.0)            ; 11046 (37)          ; 9258 (23)                 ; 0 (0)         ; 1609984           ; 214   ; 12         ; 0    ; 0            ; |sys_top|emu:emu                                                                                                                                                                                                                  ; emu                        ; work         ;
;       |hps_io:hps_io|                                                                             ; 366.2 (158.9)        ; 459.4 (201.6)                    ; 97.7 (46.7)                                       ; 4.5 (4.0)                        ; 0.0 (0.0)            ; 594 (253)           ; 777 (300)                 ; 0 (0)         ; 7168              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|hps_io:hps_io                                                                                                                                                                                                    ; hps_io                     ; work         ;
;          |confstr_rom:confstr_rom|                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 7168              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|hps_io:hps_io|confstr_rom:confstr_rom                                                                                                                                                                            ; confstr_rom                ; work         ;
;             |altsyncram:Mux6_rtl_0|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 7168              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|hps_io:hps_io|confstr_rom:confstr_rom|altsyncram:Mux6_rtl_0                                                                                                                                                      ; altsyncram                 ; work         ;
;                |altsyncram_bk51:auto_generated|                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 7168              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|hps_io:hps_io|confstr_rom:confstr_rom|altsyncram:Mux6_rtl_0|altsyncram_bk51:auto_generated                                                                                                                       ; altsyncram_bk51            ; work         ;
;          |video_calc:video_calc|                                                                  ; 207.2 (207.2)        ; 257.7 (257.7)                    ; 51.0 (51.0)                                       ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 341 (341)           ; 477 (477)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|hps_io:hps_io|video_calc:video_calc                                                                                                                                                                              ; video_calc                 ; work         ;
;       |intv_core:intv_core|                                                                       ; 5114.7 (2425.5)      ; 6046.7 (3060.4)                  ; 1020.0 (651.3)                                    ; 88.0 (16.5)                      ; 0.0 (0.0)            ; 7903 (3725)         ; 6018 (3478)               ; 0 (0)         ; 1471872           ; 186   ; 12         ; 0    ; 0            ; |sys_top|emu:emu|intv_core:intv_core                                                                                                                                                                                              ; intv_core                  ; work         ;
;          |altsyncram:carth_rtl_0|                                                                 ; 21.7 (0.0)           ; 23.5 (0.0)                       ; 2.3 (0.0)                                         ; 0.6 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 5 (0)                     ; 0 (0)         ; 524288            ; 64    ; 0          ; 0    ; 0            ; |sys_top|emu:emu|intv_core:intv_core|altsyncram:carth_rtl_0                                                                                                                                                                       ; altsyncram                 ; work         ;
;             |altsyncram_ops1:auto_generated|                                                      ; 21.7 (1.0)           ; 23.5 (1.5)                       ; 2.3 (0.5)                                         ; 0.6 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 5 (5)                     ; 0 (0)         ; 524288            ; 64    ; 0          ; 0    ; 0            ; |sys_top|emu:emu|intv_core:intv_core|altsyncram:carth_rtl_0|altsyncram_ops1:auto_generated                                                                                                                                        ; altsyncram_ops1            ; work         ;
;                |decode_dla:decode3|                                                               ; 3.8 (3.8)            ; 4.0 (4.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|intv_core:intv_core|altsyncram:carth_rtl_0|altsyncram_ops1:auto_generated|decode_dla:decode3                                                                                                                     ; decode_dla                 ; work         ;
;                |mux_tfb:mux4|                                                                     ; 16.9 (16.9)          ; 18.0 (18.0)                      ; 1.7 (1.7)                                         ; 0.6 (0.6)                        ; 0.0 (0.0)            ; 20 (20)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|intv_core:intv_core|altsyncram:carth_rtl_0|altsyncram_ops1:auto_generated|mux_tfb:mux4                                                                                                                           ; mux_tfb                    ; work         ;
;          |altsyncram:cartl_rtl_0|                                                                 ; 31.0 (0.0)           ; 32.8 (0.0)                       ; 1.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 47 (0)              ; 4 (0)                     ; 0 (0)         ; 524288            ; 64    ; 0          ; 0    ; 0            ; |sys_top|emu:emu|intv_core:intv_core|altsyncram:cartl_rtl_0                                                                                                                                                                       ; altsyncram                 ; work         ;
;             |altsyncram_ops1:auto_generated|                                                      ; 31.0 (1.0)           ; 32.8 (1.7)                       ; 1.8 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 47 (0)              ; 4 (4)                     ; 0 (0)         ; 524288            ; 64    ; 0          ; 0    ; 0            ; |sys_top|emu:emu|intv_core:intv_core|altsyncram:cartl_rtl_0|altsyncram_ops1:auto_generated                                                                                                                                        ; altsyncram_ops1            ; work         ;
;                |decode_61a:rden_decode_a|                                                         ; 3.8 (3.8)            ; 3.8 (3.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|intv_core:intv_core|altsyncram:cartl_rtl_0|altsyncram_ops1:auto_generated|decode_61a:rden_decode_a                                                                                                               ; decode_61a                 ; work         ;
;                |decode_61a:rden_decode_b|                                                         ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|intv_core:intv_core|altsyncram:cartl_rtl_0|altsyncram_ops1:auto_generated|decode_61a:rden_decode_b                                                                                                               ; decode_61a                 ; work         ;
;                |decode_dla:decode2|                                                               ; 3.7 (3.7)            ; 4.5 (4.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|intv_core:intv_core|altsyncram:cartl_rtl_0|altsyncram_ops1:auto_generated|decode_dla:decode2                                                                                                                     ; decode_dla                 ; work         ;
;                |decode_dla:decode3|                                                               ; 5.5 (5.5)            ; 5.7 (5.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|intv_core:intv_core|altsyncram:cartl_rtl_0|altsyncram_ops1:auto_generated|decode_dla:decode3                                                                                                                     ; decode_dla                 ; work         ;
;                |mux_tfb:mux4|                                                                     ; 15.3 (15.3)          ; 15.7 (15.7)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|intv_core:intv_core|altsyncram:cartl_rtl_0|altsyncram_ops1:auto_generated|mux_tfb:mux4                                                                                                                           ; mux_tfb                    ; work         ;
;          |altsyncram:icart_acc[0][3]__6|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|intv_core:intv_core|altsyncram:icart_acc[0][3]__6                                                                                                                                                                ; altsyncram                 ; work         ;
;             |altsyncram_63n1:auto_generated|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|intv_core:intv_core|altsyncram:icart_acc[0][3]__6|altsyncram_63n1:auto_generated                                                                                                                                 ; altsyncram_63n1            ; work         ;
;          |altsyncram:icart_fine_rtl_0|                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3072              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|intv_core:intv_core|altsyncram:icart_fine_rtl_0                                                                                                                                                                  ; altsyncram                 ; work         ;
;             |altsyncram_5ir1:auto_generated|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3072              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|intv_core:intv_core|altsyncram:icart_fine_rtl_0|altsyncram_5ir1:auto_generated                                                                                                                                   ; altsyncram_5ir1            ; work         ;
;          |cp1610:i_cp1610|                                                                        ; 536.2 (536.2)        ; 538.8 (538.8)                    ; 33.2 (33.2)                                       ; 30.5 (30.5)                      ; 0.0 (0.0)            ; 866 (866)           ; 163 (163)                 ; 0 (0)         ; 256               ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|intv_core:intv_core|cp1610:i_cp1610                                                                                                                                                                              ; cp1610                     ; work         ;
;             |altsyncram:regs_rtl_0|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|intv_core:intv_core|cp1610:i_cp1610|altsyncram:regs_rtl_0                                                                                                                                                        ; altsyncram                 ; work         ;
;                |altsyncram_tvt1:auto_generated|                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|intv_core:intv_core|cp1610:i_cp1610|altsyncram:regs_rtl_0|altsyncram_tvt1:auto_generated                                                                                                                         ; altsyncram_tvt1            ; work         ;
;             |altsyncram:regs_rtl_1|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|intv_core:intv_core|cp1610:i_cp1610|altsyncram:regs_rtl_1                                                                                                                                                        ; altsyncram                 ; work         ;
;                |altsyncram_tvt1:auto_generated|                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|intv_core:intv_core|cp1610:i_cp1610|altsyncram:regs_rtl_1|altsyncram_tvt1:auto_generated                                                                                                                         ; altsyncram_tvt1            ; work         ;
;          |ivoice:i_ivoice|                                                                        ; 1008.8 (1008.8)      ; 1171.8 (1171.8)                  ; 188.0 (188.0)                                     ; 25.0 (25.0)                      ; 0.0 (0.0)            ; 1446 (1446)         ; 1152 (1152)               ; 0 (0)         ; 16512             ; 3     ; 12         ; 0    ; 0            ; |sys_top|emu:emu|intv_core:intv_core|ivoice:i_ivoice                                                                                                                                                                              ; ivoice                     ; work         ;
;             |altsyncram:ROMVOICE_rtl_0|                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|intv_core:intv_core|ivoice:i_ivoice|altsyncram:ROMVOICE_rtl_0                                                                                                                                                    ; altsyncram                 ; work         ;
;                |altsyncram_g9n1:auto_generated|                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|intv_core:intv_core|ivoice:i_ivoice|altsyncram:ROMVOICE_rtl_0|altsyncram_g9n1:auto_generated                                                                                                                     ; altsyncram_g9n1            ; work         ;
;             |altsyncram:regs_rtl_0|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|intv_core:intv_core|ivoice:i_ivoice|altsyncram:regs_rtl_0                                                                                                                                                        ; altsyncram                 ; work         ;
;                |altsyncram_60n1:auto_generated|                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|intv_core:intv_core|ivoice:i_ivoice|altsyncram:regs_rtl_0|altsyncram_60n1:auto_generated                                                                                                                         ; altsyncram_60n1            ; work         ;
;          |snd:i_snd|                                                                              ; 177.8 (177.8)        ; 202.0 (202.0)                    ; 24.2 (24.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 305 (305)           ; 231 (231)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|intv_core:intv_core|snd:i_snd                                                                                                                                                                                    ; snd                        ; work         ;
;          |snd:i_snd2|                                                                             ; 174.3 (174.3)        ; 191.2 (191.2)                    ; 18.8 (18.8)                                       ; 2.0 (2.0)                        ; 0.0 (0.0)            ; 289 (289)           ; 242 (242)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|intv_core:intv_core|snd:i_snd2                                                                                                                                                                                   ; snd                        ; work         ;
;          |stic:i_stic|                                                                            ; 739.3 (734.8)        ; 826.2 (821.3)                    ; 100.3 (99.9)                                      ; 13.4 (13.4)                      ; 0.0 (0.0)            ; 1197 (1189)         ; 743 (741)                 ; 0 (0)         ; 402432            ; 51    ; 0          ; 0    ; 0            ; |sys_top|emu:emu|intv_core:intv_core|stic:i_stic                                                                                                                                                                                  ; stic                       ; work         ;
;             |altsyncram:ECSROM_H_rtl_0|                                                           ; 3.2 (0.0)            ; 3.5 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 1 (0)                     ; 0 (0)         ; 131072            ; 16    ; 0          ; 0    ; 0            ; |sys_top|emu:emu|intv_core:intv_core|stic:i_stic|altsyncram:ECSROM_H_rtl_0                                                                                                                                                        ; altsyncram                 ; work         ;
;                |altsyncram_6dn1:auto_generated|                                                   ; 3.2 (0.3)            ; 3.5 (0.5)                        ; 0.3 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 1 (1)                     ; 0 (0)         ; 131072            ; 16    ; 0          ; 0    ; 0            ; |sys_top|emu:emu|intv_core:intv_core|stic:i_stic|altsyncram:ECSROM_H_rtl_0|altsyncram_6dn1:auto_generated                                                                                                                         ; altsyncram_6dn1            ; work         ;
;                   |decode_5la:decode2|                                                            ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|intv_core:intv_core|stic:i_stic|altsyncram:ECSROM_H_rtl_0|altsyncram_6dn1:auto_generated|decode_5la:decode2                                                                                                      ; decode_5la                 ; work         ;
;                   |mux_lfb:mux3|                                                                  ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|intv_core:intv_core|stic:i_stic|altsyncram:ECSROM_H_rtl_0|altsyncram_6dn1:auto_generated|mux_lfb:mux3                                                                                                            ; mux_lfb                    ; work         ;
;             |altsyncram:ECSROM_L_rtl_0|                                                           ; 1.3 (0.0)            ; 1.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 1 (0)                     ; 0 (0)         ; 131072            ; 16    ; 0          ; 0    ; 0            ; |sys_top|emu:emu|intv_core:intv_core|stic:i_stic|altsyncram:ECSROM_L_rtl_0                                                                                                                                                        ; altsyncram                 ; work         ;
;                |altsyncram_6dn1:auto_generated|                                                   ; 1.3 (0.3)            ; 1.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 1 (1)                     ; 0 (0)         ; 131072            ; 16    ; 0          ; 0    ; 0            ; |sys_top|emu:emu|intv_core:intv_core|stic:i_stic|altsyncram:ECSROM_L_rtl_0|altsyncram_6dn1:auto_generated                                                                                                                         ; altsyncram_6dn1            ; work         ;
;                   |decode_5la:decode2|                                                            ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|intv_core:intv_core|stic:i_stic|altsyncram:ECSROM_L_rtl_0|altsyncram_6dn1:auto_generated|decode_5la:decode2                                                                                                      ; decode_5la                 ; work         ;
;             |altsyncram:EXECROM_H_rtl_0|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|intv_core:intv_core|stic:i_stic|altsyncram:EXECROM_H_rtl_0                                                                                                                                                       ; altsyncram                 ; work         ;
;                |altsyncram_s9n1:auto_generated|                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|intv_core:intv_core|stic:i_stic|altsyncram:EXECROM_H_rtl_0|altsyncram_s9n1:auto_generated                                                                                                                        ; altsyncram_s9n1            ; work         ;
;             |altsyncram:EXECROM_L_rtl_0|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|intv_core:intv_core|stic:i_stic|altsyncram:EXECROM_L_rtl_0                                                                                                                                                       ; altsyncram                 ; work         ;
;                |altsyncram_s9n1:auto_generated|                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|intv_core:intv_core|stic:i_stic|altsyncram:EXECROM_L_rtl_0|altsyncram_s9n1:auto_generated                                                                                                                        ; altsyncram_s9n1            ; work         ;
;             |altsyncram:GROM_rtl_0|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|intv_core:intv_core|stic:i_stic|altsyncram:GROM_rtl_0                                                                                                                                                            ; altsyncram                 ; work         ;
;                |altsyncram_g9n1:auto_generated|                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|intv_core:intv_core|stic:i_stic|altsyncram:GROM_rtl_0|altsyncram_g9n1:auto_generated                                                                                                                             ; altsyncram_g9n1            ; work         ;
;             |altsyncram:GROM_rtl_1|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|intv_core:intv_core|stic:i_stic|altsyncram:GROM_rtl_1                                                                                                                                                            ; altsyncram                 ; work         ;
;                |altsyncram_g9n1:auto_generated|                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|intv_core:intv_core|stic:i_stic|altsyncram:GROM_rtl_1|altsyncram_g9n1:auto_generated                                                                                                                             ; altsyncram_g9n1            ; work         ;
;             |altsyncram:ecsram_rtl_0|                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|intv_core:intv_core|stic:i_stic|altsyncram:ecsram_rtl_0                                                                                                                                                          ; altsyncram                 ; work         ;
;                |altsyncram_u6r1:auto_generated|                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|intv_core:intv_core|stic:i_stic|altsyncram:ecsram_rtl_0|altsyncram_u6r1:auto_generated                                                                                                                           ; altsyncram_u6r1            ; work         ;
;             |altsyncram:gram_rtl_0|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|intv_core:intv_core|stic:i_stic|altsyncram:gram_rtl_0                                                                                                                                                            ; altsyncram                 ; work         ;
;                |altsyncram_t0r1:auto_generated|                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|intv_core:intv_core|stic:i_stic|altsyncram:gram_rtl_0|altsyncram_t0r1:auto_generated                                                                                                                             ; altsyncram_t0r1            ; work         ;
;             |altsyncram:gram_rtl_1|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|intv_core:intv_core|stic:i_stic|altsyncram:gram_rtl_1                                                                                                                                                            ; altsyncram                 ; work         ;
;                |altsyncram_t0r1:auto_generated|                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|intv_core:intv_core|stic:i_stic|altsyncram:gram_rtl_1|altsyncram_t0r1:auto_generated                                                                                                                             ; altsyncram_t0r1            ; work         ;
;             |altsyncram:scram_rtl_0|                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|intv_core:intv_core|stic:i_stic|altsyncram:scram_rtl_0                                                                                                                                                           ; altsyncram                 ; work         ;
;                |altsyncram_71r1:auto_generated|                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|intv_core:intv_core|stic:i_stic|altsyncram:scram_rtl_0|altsyncram_71r1:auto_generated                                                                                                                            ; altsyncram_71r1            ; work         ;
;             |altsyncram:sysram_rtl_0|                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|intv_core:intv_core|stic:i_stic|altsyncram:sysram_rtl_0                                                                                                                                                          ; altsyncram                 ; work         ;
;                |altsyncram_s3r1:auto_generated|                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|intv_core:intv_core|stic:i_stic|altsyncram:sysram_rtl_0|altsyncram_s3r1:auto_generated                                                                                                                           ; altsyncram_s3r1            ; work         ;
;             |altsyncram:sysram_rtl_1|                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 7168              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|intv_core:intv_core|stic:i_stic|altsyncram:sysram_rtl_1                                                                                                                                                          ; altsyncram                 ; work         ;
;                |altsyncram_s3r1:auto_generated|                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 7168              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|intv_core:intv_core|stic:i_stic|altsyncram:sysram_rtl_1|altsyncram_s3r1:auto_generated                                                                                                                           ; altsyncram_s3r1            ; work         ;
;       |pll:pll|                                                                                   ; 3.5 (0.0)            ; 3.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|pll:pll                                                                                                                                                                                                          ; pll                        ; pll          ;
;          |pll_0002:pll_inst|                                                                      ; 3.5 (0.0)            ; 3.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|pll:pll|pll_0002:pll_inst                                                                                                                                                                                        ; pll_0002                   ; pll          ;
;             |altera_pll:altera_pll_i|                                                             ; 3.5 (0.0)            ; 3.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i                                                                                                                                                                ; altera_pll                 ; work         ;
;                |altera_cyclonev_pll:cyclonev_pll|                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll                                                                                                                               ; altera_cyclonev_pll        ; work         ;
;                   |altera_cyclonev_pll_base:fpll_0|                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0                                                                                               ; altera_cyclonev_pll_base   ; work         ;
;                |dps_extra_kick:dps_extra_inst|                                                    ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst                                                                                                                                  ; dps_extra_kick             ; work         ;
;       |pll_cfg:pll_cfg|                                                                           ; 729.8 (0.0)          ; 780.5 (0.0)                      ; 51.2 (0.0)                                        ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 1127 (0)            ; 394 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|pll_cfg:pll_cfg                                                                                                                                                                                                  ; pll_cfg                    ; pll_cfg      ;
;          |altera_pll_reconfig_top:pll_cfg_inst|                                                   ; 729.8 (0.0)          ; 780.5 (0.0)                      ; 51.2 (0.0)                                        ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 1127 (0)            ; 394 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst                                                                                                                                                             ; altera_pll_reconfig_top    ; pll_cfg      ;
;             |altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0| ; 729.8 (658.8)        ; 780.5 (707.5)                    ; 51.2 (49.2)                                       ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 1127 (1004)         ; 394 (312)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0                                                                         ; altera_pll_reconfig_core   ; pll_cfg      ;
;                |altera_std_synchronizer:altera_std_synchronizer_inst|                             ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|altera_std_synchronizer:altera_std_synchronizer_inst                    ; altera_std_synchronizer    ; work         ;
;                |dprio_mux:dprio_mux_inst|                                                         ; 13.2 (13.2)          ; 15.0 (15.0)                      ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (24)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux:dprio_mux_inst                                                ; dprio_mux                  ; pll_cfg      ;
;                |dyn_phase_shift:dyn_phase_shift_inst|                                             ; 38.8 (34.8)          ; 38.8 (34.8)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 68 (63)             ; 53 (53)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst                                    ; dyn_phase_shift            ; pll_cfg      ;
;                   |generic_lcell_comb:lcell_cnt_sel_0|                                            ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_0 ; generic_lcell_comb         ; pll_cfg      ;
;                   |generic_lcell_comb:lcell_cnt_sel_1|                                            ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_1 ; generic_lcell_comb         ; pll_cfg      ;
;                   |generic_lcell_comb:lcell_cnt_sel_2|                                            ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_2 ; generic_lcell_comb         ; pll_cfg      ;
;                   |generic_lcell_comb:lcell_cnt_sel_3|                                            ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_3 ; generic_lcell_comb         ; pll_cfg      ;
;                   |generic_lcell_comb:lcell_cnt_sel_4|                                            ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_4 ; generic_lcell_comb         ; pll_cfg      ;
;                |fpll_dprio_init:fpll_dprio_init_inst|                                             ; 6.3 (6.3)            ; 7.2 (7.2)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst                                    ; fpll_dprio_init            ; pll_cfg      ;
;                |generic_lcell_comb:lcell_dprio_read|                                              ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_dprio_read                                     ; generic_lcell_comb         ; pll_cfg      ;
;                |generic_lcell_comb:lcell_fpll_0_1|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_fpll_0_1                                       ; generic_lcell_comb         ; pll_cfg      ;
;                |self_reset:self_reset_inst|                                                       ; 9.0 (9.0)            ; 9.0 (9.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst                                              ; self_reset                 ; pll_cfg      ;
;       |video_freak:video_freak|                                                                   ; 282.8 (105.8)        ; 333.4 (118.7)                    ; 50.6 (12.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 352 (144)           ; 571 (198)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|video_freak:video_freak                                                                                                                                                                                          ; video_freak                ; work         ;
;          |sys_umul:mul|                                                                           ; 26.8 (26.8)          ; 33.0 (33.0)                      ; 6.2 (6.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 30 (30)             ; 72 (72)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|video_freak:video_freak|sys_umul:mul                                                                                                                                                                             ; sys_umul                   ; work         ;
;          |video_scale_int:scale|                                                                  ; 150.2 (97.8)         ; 181.8 (115.6)                    ; 31.6 (17.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 178 (121)           ; 301 (142)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|video_freak:video_freak|video_scale_int:scale                                                                                                                                                                    ; video_scale_int            ; work         ;
;             |sys_udiv:div|                                                                        ; 25.3 (25.3)          ; 33.3 (33.3)                      ; 8.0 (8.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (26)             ; 73 (73)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|video_freak:video_freak|video_scale_int:scale|sys_udiv:div                                                                                                                                                       ; sys_udiv                   ; work         ;
;             |sys_umul:mul|                                                                        ; 27.0 (27.0)          ; 32.8 (32.8)                      ; 5.8 (5.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (31)             ; 86 (86)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul                                                                                                                                                       ; sys_umul                   ; work         ;
;       |video_mixer:video_mixer|                                                                   ; 699.3 (25.0)         ; 947.1 (36.6)                     ; 255.8 (11.8)                                      ; 8.0 (0.1)                        ; 0.0 (0.0)            ; 1026 (33)           ; 1469 (67)                 ; 0 (0)         ; 130944            ; 27    ; 0          ; 0    ; 0            ; |sys_top|emu:emu|video_mixer:video_mixer                                                                                                                                                                                          ; video_mixer                ; work         ;
;          |gamma_corr:gamma|                                                                       ; 20.2 (20.2)          ; 41.5 (41.5)                      ; 21.3 (21.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 87 (87)                   ; 0 (0)         ; 6144              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|video_mixer:video_mixer|gamma_corr:gamma                                                                                                                                                                         ; gamma_corr                 ; work         ;
;             |altsyncram:gamma_curve_rtl_0|                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 6144              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|video_mixer:video_mixer|gamma_corr:gamma|altsyncram:gamma_curve_rtl_0                                                                                                                                            ; altsyncram                 ; work         ;
;                |altsyncram_4ni1:auto_generated|                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 6144              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|video_mixer:video_mixer|gamma_corr:gamma|altsyncram:gamma_curve_rtl_0|altsyncram_4ni1:auto_generated                                                                                                             ; altsyncram_4ni1            ; work         ;
;          |scandoubler:sd|                                                                         ; 654.2 (121.4)        ; 869.0 (169.0)                    ; 222.7 (49.1)                                      ; 7.9 (1.5)                        ; 0.0 (0.0)            ; 978 (222)           ; 1315 (290)                ; 0 (0)         ; 124800            ; 26    ; 0          ; 0    ; 0            ; |sys_top|emu:emu|video_mixer:video_mixer|scandoubler:sd                                                                                                                                                                           ; scandoubler                ; work         ;
;             |Hq2x:Hq2x|                                                                           ; 532.8 (197.5)        ; 700.0 (323.0)                    ; 173.6 (128.8)                                     ; 6.4 (3.4)                        ; 0.0 (0.0)            ; 756 (181)           ; 1025 (653)                ; 0 (0)         ; 124800            ; 26    ; 0          ; 0    ; 0            ; |sys_top|emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x                                                                                                                                                                 ; Hq2x                       ; work         ;
;                |Blend:blender|                                                                    ; 271.2 (239.2)        ; 314.0 (281.5)                    ; 45.7 (45.2)                                       ; 3.0 (3.0)                        ; 0.0 (0.0)            ; 437 (363)           ; 372 (372)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender                                                                                                                                                   ; Blend                      ; work         ;
;                   |DiffCheck:diff_checker|                                                        ; 32.0 (32.0)          ; 32.5 (32.5)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 74 (74)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|DiffCheck:diff_checker                                                                                                                            ; DiffCheck                  ; work         ;
;                |DiffCheck:diffcheck0|                                                             ; 31.7 (31.7)          ; 31.7 (31.7)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 68 (68)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|DiffCheck:diffcheck0                                                                                                                                            ; DiffCheck                  ; work         ;
;                |DiffCheck:diffcheck1|                                                             ; 28.8 (28.8)          ; 30.5 (30.5)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 68 (68)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|DiffCheck:diffcheck1                                                                                                                                            ; DiffCheck                  ; work         ;
;                |hq2x_buf:hq2x_out|                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 99840             ; 20    ; 0          ; 0    ; 0            ; |sys_top|emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_buf:hq2x_out                                                                                                                                               ; hq2x_buf                   ; work         ;
;                   |altsyncram:ram_rtl_0|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 99840             ; 20    ; 0          ; 0    ; 0            ; |sys_top|emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_buf:hq2x_out|altsyncram:ram_rtl_0                                                                                                                          ; altsyncram                 ; work         ;
;                      |altsyncram_dcn1:auto_generated|                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 99840             ; 20    ; 0          ; 0    ; 0            ; |sys_top|emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_buf:hq2x_out|altsyncram:ram_rtl_0|altsyncram_dcn1:auto_generated                                                                                           ; altsyncram_dcn1            ; work         ;
;                |hq2x_in:hq2x_in|                                                                  ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 24960             ; 6     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in                                                                                                                                                 ; hq2x_in                    ; work         ;
;                   |hq2x_buf:buf0|                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 12480             ; 3     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf0                                                                                                                                   ; hq2x_buf                   ; work         ;
;                      |altsyncram:ram_rtl_0|                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 12480             ; 3     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf0|altsyncram:ram_rtl_0                                                                                                              ; altsyncram                 ; work         ;
;                         |altsyncram_s8n1:auto_generated|                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 12480             ; 3     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf0|altsyncram:ram_rtl_0|altsyncram_s8n1:auto_generated                                                                               ; altsyncram_s8n1            ; work         ;
;                   |hq2x_buf:buf1|                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 12480             ; 3     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf1                                                                                                                                   ; hq2x_buf                   ; work         ;
;                      |altsyncram:ram_rtl_0|                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 12480             ; 3     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf1|altsyncram:ram_rtl_0                                                                                                              ; altsyncram                 ; work         ;
;                         |altsyncram_s8n1:auto_generated|                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 12480             ; 3     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf1|altsyncram:ram_rtl_0|altsyncram_s8n1:auto_generated                                                                               ; altsyncram_s8n1            ; work         ;
;    |hdmi_config:hdmi_config|                                                                      ; 151.6 (93.2)         ; 153.7 (94.8)                     ; 2.5 (2.0)                                         ; 0.4 (0.3)                        ; 0.0 (0.0)            ; 225 (131)           ; 72 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|hdmi_config:hdmi_config                                                                                                                                                                                                  ; hdmi_config                ; work         ;
;       |i2c:i2c_av|                                                                                ; 58.4 (58.4)          ; 58.8 (58.8)                      ; 0.5 (0.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 94 (94)             ; 60 (60)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|hdmi_config:hdmi_config|i2c:i2c_av                                                                                                                                                                                       ; i2c                        ; work         ;
;    |mcp23009:mcp23009|                                                                            ; 91.5 (28.3)          ; 93.9 (28.9)                      ; 2.4 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 168 (54)            ; 108 (44)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|mcp23009:mcp23009                                                                                                                                                                                                        ; mcp23009                   ; work         ;
;       |i2c:i2c|                                                                                   ; 63.2 (63.2)          ; 65.0 (65.0)                      ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 114 (114)           ; 64 (64)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|mcp23009:mcp23009|i2c:i2c                                                                                                                                                                                                ; i2c                        ; work         ;
;    |osd:hdmi_osd|                                                                                 ; 531.0 (531.0)        ; 562.5 (562.5)                    ; 33.6 (33.6)                                       ; 2.1 (2.1)                        ; 0.0 (0.0)            ; 894 (894)           ; 597 (597)                 ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |sys_top|osd:hdmi_osd                                                                                                                                                                                                             ; osd                        ; work         ;
;       |altsyncram:osd_buffer_rtl_0|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |sys_top|osd:hdmi_osd|altsyncram:osd_buffer_rtl_0                                                                                                                                                                                 ; altsyncram                 ; work         ;
;          |altsyncram_i6k1:auto_generated|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |sys_top|osd:hdmi_osd|altsyncram:osd_buffer_rtl_0|altsyncram_i6k1:auto_generated                                                                                                                                                  ; altsyncram_i6k1            ; work         ;
;    |osd:vga_osd|                                                                                  ; 501.4 (491.0)        ; 526.4 (515.9)                    ; 26.4 (26.2)                                       ; 1.4 (1.4)                        ; 0.0 (0.0)            ; 903 (883)           ; 579 (568)                 ; 0 (0)         ; 32912             ; 6     ; 0          ; 0    ; 0            ; |sys_top|osd:vga_osd                                                                                                                                                                                                              ; osd                        ; work         ;
;       |altshift_taps:rdout2_rtl_0|                                                                ; 6.5 (0.0)            ; 6.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 7 (0)                     ; 0 (0)         ; 36                ; 1     ; 0          ; 0    ; 0            ; |sys_top|osd:vga_osd|altshift_taps:rdout2_rtl_0                                                                                                                                                                                   ; altshift_taps              ; work         ;
;          |shift_taps_ftu:auto_generated|                                                          ; 6.5 (2.5)            ; 6.5 (3.0)                        ; 0.0 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (6)              ; 7 (3)                     ; 0 (0)         ; 36                ; 1     ; 0          ; 0    ; 0            ; |sys_top|osd:vga_osd|altshift_taps:rdout2_rtl_0|shift_taps_ftu:auto_generated                                                                                                                                                     ; shift_taps_ftu             ; work         ;
;             |altsyncram_po91:altsyncram5|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 36                ; 1     ; 0          ; 0    ; 0            ; |sys_top|osd:vga_osd|altshift_taps:rdout2_rtl_0|shift_taps_ftu:auto_generated|altsyncram_po91:altsyncram5                                                                                                                         ; altsyncram_po91            ; work         ;
;             |cntr_shf:cntr1|                                                                      ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|osd:vga_osd|altshift_taps:rdout2_rtl_0|shift_taps_ftu:auto_generated|cntr_shf:cntr1                                                                                                                                      ; cntr_shf                   ; work         ;
;       |altshift_taps:rdout2_rtl_1|                                                                ; 3.8 (0.0)            ; 4.0 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 4 (0)                     ; 0 (0)         ; 108               ; 1     ; 0          ; 0    ; 0            ; |sys_top|osd:vga_osd|altshift_taps:rdout2_rtl_1                                                                                                                                                                                   ; altshift_taps              ; work         ;
;          |shift_taps_0vu:auto_generated|                                                          ; 3.8 (1.3)            ; 4.0 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (2)               ; 4 (2)                     ; 0 (0)         ; 108               ; 1     ; 0          ; 0    ; 0            ; |sys_top|osd:vga_osd|altshift_taps:rdout2_rtl_1|shift_taps_0vu:auto_generated                                                                                                                                                     ; shift_taps_0vu             ; work         ;
;             |altsyncram_nr91:altsyncram4|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 108               ; 1     ; 0          ; 0    ; 0            ; |sys_top|osd:vga_osd|altshift_taps:rdout2_rtl_1|shift_taps_0vu:auto_generated|altsyncram_nr91:altsyncram4                                                                                                                         ; altsyncram_nr91            ; work         ;
;             |cntr_ohf:cntr1|                                                                      ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|osd:vga_osd|altshift_taps:rdout2_rtl_1|shift_taps_0vu:auto_generated|cntr_ohf:cntr1                                                                                                                                      ; cntr_ohf                   ; work         ;
;       |altsyncram:osd_buffer_rtl_0|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |sys_top|osd:vga_osd|altsyncram:osd_buffer_rtl_0                                                                                                                                                                                  ; altsyncram                 ; work         ;
;          |altsyncram_0nl1:auto_generated|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |sys_top|osd:vga_osd|altsyncram:osd_buffer_rtl_0|altsyncram_0nl1:auto_generated                                                                                                                                                   ; altsyncram_0nl1            ; work         ;
;    |pll_audio:pll_audio|                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_audio:pll_audio                                                                                                                                                                                                      ; pll_audio                  ; pll_audio    ;
;       |pll_audio_0002:pll_audio_inst|                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_audio:pll_audio|pll_audio_0002:pll_audio_inst                                                                                                                                                                        ; pll_audio_0002             ; pll_audio    ;
;          |altera_pll:altera_pll_i|                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_audio:pll_audio|pll_audio_0002:pll_audio_inst|altera_pll:altera_pll_i                                                                                                                                                ; altera_pll                 ; work         ;
;    |pll_cfg:pll_cfg|                                                                              ; 1025.5 (0.0)         ; 1107.8 (0.0)                     ; 85.8 (0.0)                                        ; 3.5 (0.0)                        ; 0.0 (0.0)            ; 1548 (0)            ; 634 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg                                                                                                                                                                                                          ; pll_cfg                    ; pll_cfg      ;
;       |altera_pll_reconfig_top:pll_cfg_inst|                                                      ; 1025.5 (0.0)         ; 1107.8 (0.0)                     ; 85.8 (0.0)                                        ; 3.5 (0.0)                        ; 0.0 (0.0)            ; 1548 (0)            ; 634 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst                                                                                                                                                                     ; altera_pll_reconfig_top    ; pll_cfg      ;
;          |altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|    ; 1025.5 (897.8)       ; 1107.8 (978.5)                   ; 85.8 (84.0)                                       ; 3.5 (3.3)                        ; 0.0 (0.0)            ; 1548 (1322)         ; 634 (566)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0                                                                                 ; altera_pll_reconfig_core   ; pll_cfg      ;
;             |altera_std_synchronizer:altera_std_synchronizer_inst|                                ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|altera_std_synchronizer:altera_std_synchronizer_inst                            ; altera_std_synchronizer    ; work         ;
;             |dprio_mux:dprio_mux_inst|                                                            ; 67.8 (67.8)          ; 67.7 (67.7)                      ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 116 (116)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux:dprio_mux_inst                                                        ; dprio_mux                  ; pll_cfg      ;
;             |dyn_phase_shift:dyn_phase_shift_inst|                                                ; 40.5 (36.8)          ; 40.8 (36.8)                      ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 77 (72)             ; 39 (39)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst                                            ; dyn_phase_shift            ; pll_cfg      ;
;                |generic_lcell_comb:lcell_cnt_sel_0|                                               ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_0         ; generic_lcell_comb         ; pll_cfg      ;
;                |generic_lcell_comb:lcell_cnt_sel_1|                                               ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_1         ; generic_lcell_comb         ; pll_cfg      ;
;                |generic_lcell_comb:lcell_cnt_sel_2|                                               ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_2         ; generic_lcell_comb         ; pll_cfg      ;
;                |generic_lcell_comb:lcell_cnt_sel_3|                                               ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_3         ; generic_lcell_comb         ; pll_cfg      ;
;                |generic_lcell_comb:lcell_cnt_sel_4|                                               ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_4         ; generic_lcell_comb         ; pll_cfg      ;
;             |fpll_dprio_init:fpll_dprio_init_inst|                                                ; 6.4 (6.4)            ; 7.5 (7.5)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst                                            ; fpll_dprio_init            ; pll_cfg      ;
;             |generic_lcell_comb:lcell_dprio_read|                                                 ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_dprio_read                                             ; generic_lcell_comb         ; pll_cfg      ;
;             |generic_lcell_comb:lcell_fpll_0_1|                                                   ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_fpll_0_1                                               ; generic_lcell_comb         ; pll_cfg      ;
;             |self_reset:self_reset_inst|                                                          ; 9.5 (9.5)            ; 10.0 (10.0)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst                                                      ; self_reset                 ; pll_cfg      ;
;    |pll_hdmi:pll_hdmi|                                                                            ; 3.3 (0.0)            ; 3.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_hdmi:pll_hdmi                                                                                                                                                                                                        ; pll_hdmi                   ; pll_hdmi     ;
;       |pll_hdmi_0002:pll_hdmi_inst|                                                               ; 3.3 (0.0)            ; 3.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst                                                                                                                                                                            ; pll_hdmi_0002              ; pll_hdmi     ;
;          |altera_pll:altera_pll_i|                                                                ; 3.3 (0.0)            ; 3.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i                                                                                                                                                    ; altera_pll                 ; work         ;
;             |altera_cyclonev_pll:cyclonev_pll|                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll                                                                                                                   ; altera_cyclonev_pll        ; work         ;
;                |altera_cyclonev_pll_base:fpll_0|                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0                                                                                   ; altera_cyclonev_pll_base   ; work         ;
;             |dps_extra_kick:dps_extra_inst|                                                       ; 3.3 (3.3)            ; 3.5 (3.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst                                                                                                                      ; dps_extra_kick             ; work         ;
;    |pll_hdmi_adj:pll_hdmi_adj|                                                                    ; 534.0 (534.0)        ; 571.2 (571.2)                    ; 45.2 (45.2)                                       ; 8.0 (8.0)                        ; 0.0 (0.0)            ; 782 (782)           ; 502 (502)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_hdmi_adj:pll_hdmi_adj                                                                                                                                                                                                ; pll_hdmi_adj               ; work         ;
;    |scanlines:HDMI_scanlines|                                                                     ; 37.5 (34.5)          ; 42.4 (39.4)                      ; 4.9 (4.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 58 (52)             ; 15 (11)                   ; 0 (0)         ; 96                ; 1     ; 0          ; 0    ; 0            ; |sys_top|scanlines:HDMI_scanlines                                                                                                                                                                                                 ; scanlines                  ; work         ;
;       |altshift_taps:dout1_rtl_0|                                                                 ; 3.0 (0.0)            ; 3.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 4 (0)                     ; 0 (0)         ; 96                ; 1     ; 0          ; 0    ; 0            ; |sys_top|scanlines:HDMI_scanlines|altshift_taps:dout1_rtl_0                                                                                                                                                                       ; altshift_taps              ; work         ;
;          |shift_taps_tuu:auto_generated|                                                          ; 3.0 (2.0)            ; 3.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (4)               ; 4 (2)                     ; 0 (0)         ; 96                ; 1     ; 0          ; 0    ; 0            ; |sys_top|scanlines:HDMI_scanlines|altshift_taps:dout1_rtl_0|shift_taps_tuu:auto_generated                                                                                                                                         ; shift_taps_tuu             ; work         ;
;             |altsyncram_jr91:altsyncram4|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 96                ; 1     ; 0          ; 0    ; 0            ; |sys_top|scanlines:HDMI_scanlines|altshift_taps:dout1_rtl_0|shift_taps_tuu:auto_generated|altsyncram_jr91:altsyncram4                                                                                                             ; altsyncram_jr91            ; work         ;
;             |cntr_phf:cntr1|                                                                      ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|scanlines:HDMI_scanlines|altshift_taps:dout1_rtl_0|shift_taps_tuu:auto_generated|cntr_phf:cntr1                                                                                                                          ; cntr_phf                   ; work         ;
;    |scanlines:VGA_scanlines|                                                                      ; 32.3 (29.3)          ; 35.3 (32.3)                      ; 3.3 (3.3)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 58 (52)             ; 15 (11)                   ; 0 (0)         ; 96                ; 1     ; 0          ; 0    ; 0            ; |sys_top|scanlines:VGA_scanlines                                                                                                                                                                                                  ; scanlines                  ; work         ;
;       |altshift_taps:dout1_rtl_0|                                                                 ; 3.0 (0.0)            ; 3.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 4 (0)                     ; 0 (0)         ; 96                ; 1     ; 0          ; 0    ; 0            ; |sys_top|scanlines:VGA_scanlines|altshift_taps:dout1_rtl_0                                                                                                                                                                        ; altshift_taps              ; work         ;
;          |shift_taps_tuu:auto_generated|                                                          ; 3.0 (2.0)            ; 3.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (4)               ; 4 (2)                     ; 0 (0)         ; 96                ; 1     ; 0          ; 0    ; 0            ; |sys_top|scanlines:VGA_scanlines|altshift_taps:dout1_rtl_0|shift_taps_tuu:auto_generated                                                                                                                                          ; shift_taps_tuu             ; work         ;
;             |altsyncram_jr91:altsyncram4|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 96                ; 1     ; 0          ; 0    ; 0            ; |sys_top|scanlines:VGA_scanlines|altshift_taps:dout1_rtl_0|shift_taps_tuu:auto_generated|altsyncram_jr91:altsyncram4                                                                                                              ; altsyncram_jr91            ; work         ;
;             |cntr_phf:cntr1|                                                                      ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|scanlines:VGA_scanlines|altshift_taps:dout1_rtl_0|shift_taps_tuu:auto_generated|cntr_phf:cntr1                                                                                                                           ; cntr_phf                   ; work         ;
;    |sync_fix:sync_h|                                                                              ; 37.6 (37.6)          ; 50.3 (50.3)                      ; 12.8 (12.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 68 (68)             ; 113 (113)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|sync_fix:sync_h                                                                                                                                                                                                          ; sync_fix                   ; work         ;
;    |sync_fix:sync_v|                                                                              ; 39.2 (39.2)          ; 54.2 (54.2)                      ; 15.0 (15.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 68 (68)             ; 106 (106)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|sync_fix:sync_v                                                                                                                                                                                                          ; sync_fix                   ; work         ;
;    |sys_umuldiv:ar_muldiv|                                                                        ; 52.7 (0.3)           ; 63.0 (0.5)                       ; 10.8 (0.2)                                        ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 57 (1)              ; 135 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|sys_umuldiv:ar_muldiv                                                                                                                                                                                                    ; sys_umuldiv                ; work         ;
;       |sys_udiv:udiv|                                                                             ; 25.2 (25.2)          ; 29.5 (29.5)                      ; 4.8 (4.8)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 26 (26)             ; 60 (60)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|sys_umuldiv:ar_muldiv|sys_udiv:udiv                                                                                                                                                                                      ; sys_udiv                   ; work         ;
;       |sys_umul:umul|                                                                             ; 27.2 (27.2)          ; 33.0 (33.0)                      ; 5.8 (5.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 30 (30)             ; 75 (75)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|sys_umuldiv:ar_muldiv|sys_umul:umul                                                                                                                                                                                      ; sys_umul                   ; work         ;
;    |sysmem_lite:sysmem|                                                                           ; 97.9 (22.0)          ; 110.7 (22.4)                     ; 12.8 (0.4)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 157 (43)            ; 158 (40)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|sysmem_lite:sysmem                                                                                                                                                                                                       ; sysmem_lite                ; work         ;
;       |f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|                                      ; 18.5 (18.5)          ; 18.9 (18.9)                      ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (37)             ; 37 (37)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2                                                                                                                                                  ; f2sdram_safe_terminator    ; work         ;
;       |f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|                                      ; 56.7 (56.7)          ; 68.7 (68.7)                      ; 12.0 (12.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 76 (76)             ; 81 (81)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf                                                                                                                                                  ; f2sdram_safe_terminator    ; work         ;
;       |sysmem_HPS_fpga_interfaces:fpga_interfaces|                                                ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces                                                                                                                                                            ; sysmem_HPS_fpga_interfaces ; work         ;
;    |vga_out:vga_out|                                                                              ; 101.9 (101.9)        ; 115.3 (115.3)                    ; 13.4 (13.4)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 196 (196)           ; 180 (180)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|vga_out:vga_out                                                                                                                                                                                                          ; vga_out                    ; work         ;
;    |vga_out:vga_scaler_out|                                                                       ; 121.3 (117.5)        ; 129.2 (125.4)                    ; 7.8 (7.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 213 (206)           ; 175 (170)                 ; 0 (0)         ; 90                ; 1     ; 0          ; 0    ; 0            ; |sys_top|vga_out:vga_scaler_out                                                                                                                                                                                                   ; vga_out                    ; work         ;
;       |altshift_taps:din1_rtl_0|                                                                  ; 3.8 (0.0)            ; 3.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 5 (0)                     ; 0 (0)         ; 90                ; 1     ; 0          ; 0    ; 0            ; |sys_top|vga_out:vga_scaler_out|altshift_taps:din1_rtl_0                                                                                                                                                                          ; altshift_taps              ; work         ;
;          |shift_taps_puu:auto_generated|                                                          ; 3.8 (1.3)            ; 3.8 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (2)               ; 5 (2)                     ; 0 (0)         ; 90                ; 1     ; 0          ; 0    ; 0            ; |sys_top|vga_out:vga_scaler_out|altshift_taps:din1_rtl_0|shift_taps_puu:auto_generated                                                                                                                                            ; shift_taps_puu             ; work         ;
;             |altsyncram_br91:altsyncram4|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 90                ; 1     ; 0          ; 0    ; 0            ; |sys_top|vga_out:vga_scaler_out|altshift_taps:din1_rtl_0|shift_taps_puu:auto_generated|altsyncram_br91:altsyncram4                                                                                                                ; altsyncram_br91            ; work         ;
;             |cntr_ohf:cntr1|                                                                      ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|vga_out:vga_scaler_out|altshift_taps:din1_rtl_0|shift_taps_puu:auto_generated|cntr_ohf:cntr1                                                                                                                             ; cntr_ohf                   ; work         ;
+---------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                          ;
+---------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+
; Name          ; Pin Type ; D1 ; D3_0 ; D3_1 ; D4 ; D5   ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+---------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+
; HDMI_TX_CLK   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; VGA_R[0]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[1]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[2]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[3]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[4]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[5]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[0]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[1]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[2]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[3]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[4]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[5]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[0]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[1]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[2]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[3]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[4]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[5]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_VS        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED_HDD       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SD_SPI_CS     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_I2C_SCL  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; AUDIO_L       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; AUDIO_R       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; AUDIO_SPDIF   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDIO_CLK      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED_POWER     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SD_SPI_CLK    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SD_SPI_MOSI   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; IO_SCL        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_SCLK     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_LRCLK    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_I2S      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[0]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[1]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[3]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[4]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[5]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[6]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[7]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_MCLK     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_DE    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[0]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[1]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[2]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[3]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[4]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[5]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[6]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[7]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[8]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[9]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[10] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[11] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[12] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[13] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[14] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[15] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[16] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[17] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[18] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[19] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[20] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[21] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[22] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[23] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_HS    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_VS    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; LED[2]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED_USER      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_A[0]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_A[1]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_A[2]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_A[3]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_A[4]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_A[5]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_A[6]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_A[7]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_A[8]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_A[9]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_A[10]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_A[11]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_A[12]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_DQML    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_DQMH    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_nWE     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_nCAS    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_nRAS    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_nCS     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_BA[0]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_BA[1]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_CLK     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_CKE     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ADC_SCK       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ADC_SDI       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ADC_CONVST    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SD_SPI_MISO   ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; ADC_SDO       ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[2]         ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; HDMI_I2C_SDA  ; Bidir    ; -- ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDIO_DAT[3]   ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDIO_CMD      ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; IO_SDA        ; Bidir    ; -- ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_HS        ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDCD_SPDIF    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; USER_IO[2]    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; USER_IO[4]    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; USER_IO[5]    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDIO_DAT[0]   ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_DQ[0]   ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_DQ[1]   ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_DQ[2]   ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_DQ[3]   ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_DQ[4]   ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_DQ[5]   ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_DQ[6]   ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_DQ[7]   ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_DQ[8]   ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_DQ[9]   ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_DQ[10]  ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_DQ[11]  ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_DQ[12]  ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_DQ[13]  ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_DQ[14]  ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_DQ[15]  ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDIO_DAT[1]   ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDIO_DAT[2]   ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; USER_IO[0]    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; USER_IO[1]    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; USER_IO[3]    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; USER_IO[6]    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SW[3]         ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; BTN_RESET     ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; FPGA_CLK2_50  ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; VGA_EN        ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; FPGA_CLK1_50  ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[0]         ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; FPGA_CLK3_50  ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; BTN_OSD       ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; KEY[0]        ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; BTN_USER      ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; KEY[1]        ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_INT   ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[1]         ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
+---------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+


+-------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                ;
+-------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                             ; Pad To Core Index ; Setting ;
+-------------------------------------------------+-------------------+---------+
; SD_SPI_MISO                                     ;                   ;         ;
; ADC_SDO                                         ;                   ;         ;
; SW[2]                                           ;                   ;         ;
; HDMI_I2C_SDA                                    ;                   ;         ;
;      - hdmi_i2c                                 ; 0                 ; 0       ;
;      - hdmi_config:hdmi_config|i2c:i2c_av|ACK~0 ; 0                 ; 0       ;
; SDIO_DAT[3]                                     ;                   ;         ;
; SDIO_CMD                                        ;                   ;         ;
; IO_SDA                                          ;                   ;         ;
;      - mcp23009:mcp23009|i2c:i2c|rdata[3]~0     ; 0                 ; 0       ;
;      - mcp23009:mcp23009|i2c:i2c|Selector2~0    ; 0                 ; 0       ;
;      - mcp23009:mcp23009|i2c:i2c|Selector2~1    ; 0                 ; 0       ;
;      - mcp23009:mcp23009|i2c:i2c|Selector2~2    ; 0                 ; 0       ;
;      - mcp23009:mcp23009|i2c:i2c|rdata[0]~1     ; 0                 ; 0       ;
;      - mcp23009:mcp23009|i2c:i2c|rdata[2]~2     ; 0                 ; 0       ;
;      - mcp23009:mcp23009|i2c:i2c|rdata[4]~3     ; 0                 ; 0       ;
; VGA_HS                                          ;                   ;         ;
; SDCD_SPDIF                                      ;                   ;         ;
; USER_IO[2]                                      ;                   ;         ;
; USER_IO[4]                                      ;                   ;         ;
; USER_IO[5]                                      ;                   ;         ;
; SDIO_DAT[0]                                     ;                   ;         ;
; SDRAM_DQ[0]                                     ;                   ;         ;
; SDRAM_DQ[1]                                     ;                   ;         ;
; SDRAM_DQ[2]                                     ;                   ;         ;
; SDRAM_DQ[3]                                     ;                   ;         ;
; SDRAM_DQ[4]                                     ;                   ;         ;
; SDRAM_DQ[5]                                     ;                   ;         ;
; SDRAM_DQ[6]                                     ;                   ;         ;
; SDRAM_DQ[7]                                     ;                   ;         ;
; SDRAM_DQ[8]                                     ;                   ;         ;
; SDRAM_DQ[9]                                     ;                   ;         ;
; SDRAM_DQ[10]                                    ;                   ;         ;
; SDRAM_DQ[11]                                    ;                   ;         ;
; SDRAM_DQ[12]                                    ;                   ;         ;
; SDRAM_DQ[13]                                    ;                   ;         ;
; SDRAM_DQ[14]                                    ;                   ;         ;
; SDRAM_DQ[15]                                    ;                   ;         ;
; SDIO_DAT[1]                                     ;                   ;         ;
; SDIO_DAT[2]                                     ;                   ;         ;
; USER_IO[0]                                      ;                   ;         ;
; USER_IO[1]                                      ;                   ;         ;
; USER_IO[3]                                      ;                   ;         ;
; USER_IO[6]                                      ;                   ;         ;
; SW[3]                                           ;                   ;         ;
;      - AUDIO_L~output                           ; 0                 ; 0       ;
;      - AUDIO_R~output                           ; 0                 ; 0       ;
;      - AUDIO_SPDIF~output                       ; 0                 ; 0       ;
;      - LED_POWER~output                         ; 0                 ; 0       ;
;      - comb~18                                  ; 0                 ; 0       ;
;      - VGA_R~8                                  ; 0                 ; 0       ;
;      - LED_HDD~1                                ; 0                 ; 0       ;
;      - SDCD_SPDIF~2                             ; 0                 ; 0       ;
; BTN_RESET                                       ;                   ;         ;
;      - btn_r                                    ; 1                 ; 0       ;
; FPGA_CLK2_50                                    ;                   ;         ;
; VGA_EN                                          ;                   ;         ;
;      - VGA_R~8                                  ; 0                 ; 0       ;
;      - SD_SPI_CS~1                              ; 0                 ; 0       ;
; FPGA_CLK1_50                                    ;                   ;         ;
; SW[0]                                           ;                   ;         ;
;      - AUDIO_L~1                                ; 0                 ; 0       ;
;      - AUDIO_R~1                                ; 0                 ; 0       ;
;      - AUDIO_SPDIF~1                            ; 0                 ; 0       ;
; FPGA_CLK3_50                                    ;                   ;         ;
; BTN_OSD                                         ;                   ;         ;
;      - deb_osd~0                                ; 0                 ; 0       ;
; KEY[0]                                          ;                   ;         ;
;      - deb_osd~0                                ; 0                 ; 0       ;
; BTN_USER                                        ;                   ;         ;
;      - deb_user~0                               ; 1                 ; 0       ;
; KEY[1]                                          ;                   ;         ;
;      - deb_user~0                               ; 0                 ; 0       ;
; HDMI_TX_INT                                     ;                   ;         ;
;      - comb~51                                  ; 1                 ; 0       ;
; SW[1]                                           ;                   ;         ;
;      - USER_IO~14                               ; 0                 ; 0       ;
;      - USER_IO~15                               ; 0                 ; 0       ;
;      - USER_IO~16                               ; 0                 ; 0       ;
+-------------------------------------------------+-------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+-----------------------------------------+--------+----------------------+------------------+---------------------------+---------------+---------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+----------------+----------------+
; Name                                                                                                                                                                                                           ; Location                                     ; Fan-Out ; Usage                                   ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ; Input Clock 0 ; Input Clock 1 ; Input Clock 2                                                                                                    ; Input Clock 3                                                                                        ; Clock Select 0 ; Clock Select 1 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+-----------------------------------------+--------+----------------------+------------------+---------------------------+---------------+---------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+----------------+----------------+
; Decoder2~0                                                                                                                                                                                                     ; MLABCELL_X28_Y52_N39                         ; 24      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; FB_EN                                                                                                                                                                                                          ; FF_X43_Y58_N44                               ; 50      ; Sync. load                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; FPGA_CLK1_50                                                                                                                                                                                                   ; PIN_V11                                      ; 1220    ; Clock                                   ; yes    ; Global Clock         ; GCLK2            ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; FPGA_CLK2_50                                                                                                                                                                                                   ; PIN_Y13                                      ; 588     ; Clock                                   ; yes    ; Global Clock         ; GCLK4            ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; HBP[0]~2                                                                                                                                                                                                       ; LABCELL_X37_Y53_N42                          ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; HEIGHT[0]~2                                                                                                                                                                                                    ; LABCELL_X29_Y53_N0                           ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; HFP[11]~1                                                                                                                                                                                                      ; LABCELL_X37_Y53_N0                           ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; HSET[0]~0                                                                                                                                                                                                      ; LABCELL_X37_Y43_N33                          ; 15      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; HS[0]~2                                                                                                                                                                                                        ; LABCELL_X36_Y54_N6                           ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; LFB_BASE[0]~0                                                                                                                                                                                                  ; MLABCELL_X39_Y47_N24                         ; 17      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; LFB_BASE[16]~1                                                                                                                                                                                                 ; LABCELL_X40_Y48_N36                          ; 18      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; LFB_EN                                                                                                                                                                                                         ; FF_X35_Y52_N44                               ; 84      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; LFB_FLT~0                                                                                                                                                                                                      ; LABCELL_X30_Y47_N51                          ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; LFB_HEIGHT[0]~1                                                                                                                                                                                                ; LABCELL_X36_Y45_N42                          ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; LFB_HMAX[11]~0                                                                                                                                                                                                 ; LABCELL_X30_Y48_N12                          ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; LFB_HMIN[11]~0                                                                                                                                                                                                 ; LABCELL_X36_Y45_N39                          ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; LFB_STRIDE[0]~0                                                                                                                                                                                                ; LABCELL_X36_Y48_N12                          ; 14      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; LFB_VMAX[11]~0                                                                                                                                                                                                 ; LABCELL_X36_Y46_N15                          ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; LFB_VMIN[11]~0                                                                                                                                                                                                 ; LABCELL_X30_Y48_N15                          ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; LFB_WIDTH[0]~0                                                                                                                                                                                                 ; LABCELL_X30_Y48_N54                          ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; LessThan0~3                                                                                                                                                                                                    ; LABCELL_X51_Y8_N39                           ; 35      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; LessThan4~1                                                                                                                                                                                                    ; LABCELL_X33_Y50_N36                          ; 12      ; Sync. load                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; LessThan5~1                                                                                                                                                                                                    ; LABCELL_X30_Y52_N36                          ; 12      ; Sync. load                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; SD_SPI_CS~1                                                                                                                                                                                                    ; LABCELL_X46_Y8_N45                           ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; SW[3]                                                                                                                                                                                                          ; PIN_W20                                      ; 8       ; Output enable                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; VBP[0]~2                                                                                                                                                                                                       ; LABCELL_X29_Y53_N30                          ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; VFP[11]~0                                                                                                                                                                                                      ; LABCELL_X35_Y55_N9                           ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; VGA_R~8                                                                                                                                                                                                        ; LABCELL_X64_Y1_N27                           ; 20      ; Output enable                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; VSET[0]~0                                                                                                                                                                                                      ; LABCELL_X36_Y43_N12                          ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; VS[11]~2                                                                                                                                                                                                       ; LABCELL_X35_Y55_N42                          ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; WIDTH[0]~0                                                                                                                                                                                                     ; LABCELL_X35_Y51_N0                           ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; WideNor0                                                                                                                                                                                                       ; LABCELL_X51_Y8_N15                           ; 20      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; acx[0]~13                                                                                                                                                                                                      ; MLABCELL_X52_Y21_N48                         ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; acx[17]~1                                                                                                                                                                                                      ; LABCELL_X45_Y19_N0                           ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; acx[31]~0                                                                                                                                                                                                      ; LABCELL_X51_Y21_N15                          ; 20      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; acx[36]~2                                                                                                                                                                                                      ; LABCELL_X45_Y19_N18                          ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; acx[7]~12                                                                                                                                                                                                      ; LABCELL_X50_Y21_N18                          ; 13      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; acx_att[4]~1                                                                                                                                                                                                   ; LABCELL_X50_Y21_N0                           ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; adj_data[17]~0                                                                                                                                                                                                 ; LABCELL_X23_Y8_N57                           ; 37      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; adj_write                                                                                                                                                                                                      ; FF_X24_Y8_N29                                ; 47      ; Sync. load                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; alsa:alsa|Equal0~30                                                                                                                                                                                            ; LABCELL_X57_Y35_N18                          ; 67      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; alsa:alsa|LessThan7~4                                                                                                                                                                                          ; LABCELL_X50_Y35_N57                          ; 29      ; Clock enable, Sync. load                ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; alsa:alsa|buf_info[60]~0                                                                                                                                                                                       ; LABCELL_X62_Y36_N3                           ; 61      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; alsa:alsa|buf_rptr[18]~2                                                                                                                                                                                       ; LABCELL_X50_Y34_N36                          ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; alsa:alsa|ce_cnt[7]~1                                                                                                                                                                                          ; LABCELL_X50_Y36_N48                          ; 8       ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; alsa:alsa|ce_cnt[7]~2                                                                                                                                                                                          ; LABCELL_X50_Y36_N54                          ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; alsa:alsa|len[14]~1                                                                                                                                                                                            ; LABCELL_X50_Y34_N9                           ; 9       ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; alsa:alsa|len[14]~2                                                                                                                                                                                            ; LABCELL_X50_Y34_N18                          ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; alsa:alsa|pcm_r[15]~1                                                                                                                                                                                          ; LABCELL_X50_Y47_N12                          ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; alsa:alsa|ram_req~0                                                                                                                                                                                            ; LABCELL_X50_Y34_N12                          ; 30      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; alsa:alsa|readdata[1]~1                                                                                                                                                                                        ; LABCELL_X50_Y47_N42                          ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; alsa:alsa|readdata[63]~0                                                                                                                                                                                       ; LABCELL_X50_Y47_N15                          ; 33      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; alsa:alsa|state.01                                                                                                                                                                                             ; FF_X50_Y34_N44                               ; 56      ; Sync. load                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; always10~0                                                                                                                                                                                                     ; LABCELL_X43_Y11_N3                           ; 18      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; always12~0                                                                                                                                                                                                     ; MLABCELL_X47_Y40_N57                         ; 22      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; always1~0                                                                                                                                                                                                      ; LABCELL_X45_Y44_N15                          ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; always3~1                                                                                                                                                                                                      ; LABCELL_X42_Y41_N51                          ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; always7~0                                                                                                                                                                                                      ; LABCELL_X33_Y60_N54                          ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; always8~0                                                                                                                                                                                                      ; LABCELL_X19_Y8_N3                            ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; always9~0                                                                                                                                                                                                      ; LABCELL_X18_Y8_N12                           ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; always9~1                                                                                                                                                                                                      ; LABCELL_X24_Y8_N36                           ; 37      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ar_md_start                                                                                                                                                                                                    ; FF_X28_Y49_N20                               ; 78      ; Sync. clear, Sync. load                 ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ar_md_start~0                                                                                                                                                                                                  ; LABCELL_X29_Y51_N57                          ; 37      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; arc1x[4]~0                                                                                                                                                                                                     ; LABCELL_X30_Y48_N3                           ; 13      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; arc1y[0]~0                                                                                                                                                                                                     ; LABCELL_X30_Y48_N6                           ; 13      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; arc2x[0]~0                                                                                                                                                                                                     ; LABCELL_X30_Y48_N57                          ; 13      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; arc2y[0]~1                                                                                                                                                                                                     ; LABCELL_X30_Y48_N0                           ; 13      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ary[7]~5                                                                                                                                                                                                       ; LABCELL_X27_Y50_N0                           ; 25      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|Add101~1                                                                                                                                                                                           ; LABCELL_X29_Y63_N51                          ; 18      ; Sync. load                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|Add157~9                                                                                                                                                                                           ; MLABCELL_X21_Y51_N51                         ; 16      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|Add158~9                                                                                                                                                                                           ; LABCELL_X33_Y53_N51                          ; 16      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|Add159~9                                                                                                                                                                                           ; MLABCELL_X21_Y39_N51                         ; 16      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|Add213~9                                                                                                                                                                                           ; LABCELL_X33_Y49_N51                          ; 16      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|Add214~9                                                                                                                                                                                           ; MLABCELL_X21_Y45_N51                         ; 16      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|Add215~9                                                                                                                                                                                           ; LABCELL_X19_Y47_N51                          ; 16      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|Add21~1                                                                                                                                                                                            ; LABCELL_X31_Y66_N39                          ; 18      ; Sync. load                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|Decoder1~0                                                                                                                                                                                         ; LABCELL_X18_Y47_N54                          ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|Decoder1~1                                                                                                                                                                                         ; LABCELL_X23_Y47_N51                          ; 11      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|Decoder1~2                                                                                                                                                                                         ; LABCELL_X18_Y47_N3                           ; 10      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|Decoder1~3                                                                                                                                                                                         ; LABCELL_X23_Y47_N27                          ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|Equal10~0                                                                                                                                                                                          ; MLABCELL_X34_Y65_N45                         ; 47      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|Equal34~5                                                                                                                                                                                          ; LABCELL_X30_Y58_N33                          ; 30      ; Sync. load                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|Equal37~0                                                                                                                                                                                          ; MLABCELL_X34_Y57_N51                         ; 10      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|Equal4~2                                                                                                                                                                                           ; MLABCELL_X39_Y65_N42                         ; 15      ; Sync. load                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|InAT~2                                                                                                                                                                                             ; LABCELL_X40_Y65_N48                          ; 14      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|InAT~3                                                                                                                                                                                             ; MLABCELL_X34_Y69_N0                          ; 18      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|LessThan27~10                                                                                                                                                                                      ; LABCELL_X31_Y57_N51                          ; 12      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|LessThan28~8                                                                                                                                                                                       ; LABCELL_X27_Y57_N42                          ; 12      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|LessThan43~10                                                                                                                                                                                      ; LABCELL_X36_Y56_N48                          ; 24      ; Sync. load                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|avl_address[0]~0                                                                                                                                                                                   ; MLABCELL_X47_Y64_N3                          ; 28      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|avl_fb_ena                                                                                                                                                                                         ; FF_X45_Y57_N14                               ; 63      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|avl_o_offset0[0]~0                                                                                                                                                                                 ; LABCELL_X42_Y56_N54                          ; 64      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|avl_readack~0                                                                                                                                                                                      ; LABCELL_X46_Y63_N51                          ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|avl_readdataack~0                                                                                                                                                                                  ; LABCELL_X42_Y56_N3                           ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|avl_reset_na                                                                                                                                                                                       ; FF_X50_Y55_N17                               ; 188     ; Async. clear, Clock enable              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|avl_state.sREAD                                                                                                                                                                                    ; FF_X47_Y64_N26                               ; 34      ; Sync. load                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|avl_wad[3]~1                                                                                                                                                                                       ; LABCELL_X42_Y56_N0                           ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|avl_wadrs[22]~0                                                                                                                                                                                    ; LABCELL_X48_Y64_N48                          ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|avl_wr                                                                                                                                                                                             ; FF_X42_Y56_N38                               ; 4       ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|i_adrs[22]~0                                                                                                                                                                                       ; LABCELL_X42_Y63_N57                          ; 15      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|i_adrsi[22]~1                                                                                                                                                                                      ; MLABCELL_X39_Y62_N21                         ; 18      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|i_count[0]~0                                                                                                                                                                                       ; LABCELL_X45_Y67_N33                          ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|i_dw[127]~2                                                                                                                                                                                        ; LABCELL_X40_Y65_N57                          ; 128     ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|i_hbcpt[4]~1                                                                                                                                                                                       ; LABCELL_X37_Y63_N36                          ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|i_hdown                                                                                                                                                                                            ; FF_X27_Y68_N38                               ; 56      ; Sync. load                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|i_himax[11]~0                                                                                                                                                                                      ; MLABCELL_X34_Y65_N24                         ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|i_hpix.b[7]~0                                                                                                                                                                                      ; LABCELL_X33_Y65_N24                          ; 8       ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|i_hpix.g[4]~0                                                                                                                                                                                      ; MLABCELL_X25_Y65_N51                         ; 9       ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|i_hpix.r[0]~0                                                                                                                                                                                      ; LABCELL_X31_Y65_N21                          ; 8       ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|i_hpix4.b[6]~0                                                                                                                                                                                     ; MLABCELL_X25_Y63_N30                         ; 372     ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|i_lrad[10]~0                                                                                                                                                                                       ; LABCELL_X27_Y67_N54                          ; 13      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|i_lwad[10]~0                                                                                                                                                                                       ; MLABCELL_X25_Y68_N54                         ; 14      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|i_lwr                                                                                                                                                                                              ; FF_X40_Y65_N44                               ; 20      ; Sync. clear, Write enable               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|i_pce                                                                                                                                                                                              ; FF_X25_Y63_N28                               ; 25      ; Read enable                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|i_pix.b[3]~0                                                                                                                                                                                       ; LABCELL_X35_Y65_N15                          ; 8       ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|i_pix.g[5]~0                                                                                                                                                                                       ; MLABCELL_X25_Y67_N51                         ; 8       ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|i_pix.r[2]~0                                                                                                                                                                                       ; LABCELL_X31_Y67_N12                          ; 8       ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|i_pushhead                                                                                                                                                                                         ; FF_X39_Y62_N17                               ; 83      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|i_reset_na                                                                                                                                                                                         ; FF_X31_Y54_N17                               ; 186     ; Async. clear, Clock enable              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|i_shift[0]~0                                                                                                                                                                                       ; LABCELL_X43_Y67_N18                          ; 20      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|i_shift[19]~1                                                                                                                                                                                      ; LABCELL_X43_Y67_N21                          ; 109     ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|i_v_frac[11]~0                                                                                                                                                                                     ; LABCELL_X37_Y66_N21                          ; 27      ; Sync. clear, Sync. load                 ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|i_v_frac[11]~1                                                                                                                                                                                     ; LABCELL_X29_Y68_N36                          ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|i_vacc[12]~1                                                                                                                                                                                       ; MLABCELL_X34_Y65_N21                         ; 15      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|i_vcpt[11]~0                                                                                                                                                                                       ; MLABCELL_X34_Y65_N18                         ; 15      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|i_vdown                                                                                                                                                                                            ; FF_X35_Y65_N14                               ; 42      ; Sync. load                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|i_vimax[11]~0                                                                                                                                                                                      ; LABCELL_X35_Y65_N54                          ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|i_vmax[11]~0                                                                                                                                                                                       ; MLABCELL_X39_Y62_N42                         ; 13      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|i_wad[4]~1                                                                                                                                                                                         ; LABCELL_X45_Y65_N15                          ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|i_wadrs[22]~0                                                                                                                                                                                      ; LABCELL_X42_Y65_N54                          ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|i_wadrs_mem[22]~0                                                                                                                                                                                  ; LABCELL_X42_Y65_N51                          ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|i_wdelay[1]~1                                                                                                                                                                                      ; LABCELL_X42_Y65_N45                          ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|i_wr                                                                                                                                                                                               ; FF_X45_Y65_N14                               ; 4       ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|i_wreq~1                                                                                                                                                                                           ; LABCELL_X45_Y65_N0                           ; 40      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|o_acpt[0]~1                                                                                                                                                                                        ; LABCELL_X31_Y60_N21                          ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|o_adrs[16]~12                                                                                                                                                                                      ; MLABCELL_X34_Y57_N18                         ; 10      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|o_adrs[24]~1                                                                                                                                                                                       ; LABCELL_X33_Y60_N0                           ; 29      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|o_altx[3]~0                                                                                                                                                                                        ; LABCELL_X29_Y60_N45                          ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|o_copy.sCOPY                                                                                                                                                                                       ; FF_X29_Y60_N38                               ; 63      ; Sync. clear, Sync. load                 ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|o_copy.sWAIT                                                                                                                                                                                       ; FF_X29_Y60_N41                               ; 30      ; Sync. clear, Sync. load                 ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|o_copylev~0                                                                                                                                                                                        ; LABCELL_X29_Y60_N54                          ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|o_first                                                                                                                                                                                            ; FF_X29_Y61_N53                               ; 49      ; Sync. load                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|o_h_bil_t.b[12]                                                                                                                                                                                    ; DSP_X20_Y55_N0                               ; 8       ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|o_h_bil_t.g[12]                                                                                                                                                                                    ; DSP_X32_Y55_N0                               ; 8       ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|o_h_bil_t.r[12]                                                                                                                                                                                    ; DSP_X20_Y57_N0                               ; 8       ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|o_hacc_next[12]~0                                                                                                                                                                                  ; LABCELL_X29_Y61_N30                          ; 40      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|o_hacpt[11]~0                                                                                                                                                                                      ; LABCELL_X30_Y61_N54                          ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|o_hmode[2]                                                                                                                                                                                         ; FF_X33_Y61_N50                               ; 24      ; Sync. load                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|o_hpix0.b[0]~0                                                                                                                                                                                     ; MLABCELL_X39_Y55_N30                         ; 24      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|o_hpix1.b[0]~0                                                                                                                                                                                     ; MLABCELL_X39_Y55_N0                          ; 72      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|o_hpixs.g[3]~0                                                                                                                                                                                     ; LABCELL_X33_Y60_N33                          ; 28      ; Sync. load                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|o_ibuf0[1]~1                                                                                                                                                                                       ; MLABCELL_X34_Y56_N27                         ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|o_ihsize[11]~0                                                                                                                                                                                     ; MLABCELL_X34_Y56_N45                         ; 26      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|o_last1~1                                                                                                                                                                                          ; LABCELL_X31_Y60_N12                          ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|o_lastv[2]~2                                                                                                                                                                                       ; LABCELL_X31_Y62_N54                          ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|o_last~0                                                                                                                                                                                           ; MLABCELL_X28_Y61_N51                         ; 14      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|o_obuf0[1]~1                                                                                                                                                                                       ; MLABCELL_X34_Y56_N15                         ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|o_pev[5]                                                                                                                                                                                           ; FF_X42_Y44_N14                               ; 24      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|o_primv[0]~3                                                                                                                                                                                       ; LABCELL_X30_Y62_N45                          ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|o_primv[1]~7                                                                                                                                                                                       ; LABCELL_X30_Y62_N42                          ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|o_primv~0                                                                                                                                                                                          ; LABCELL_X31_Y62_N15                          ; 14      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|o_pshift[3]~0                                                                                                                                                                                      ; LABCELL_X29_Y59_N12                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|o_reset_na                                                                                                                                                                                         ; FF_X33_Y54_N41                               ; 398     ; Async. clear, Clock enable              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|o_shift[126]~4                                                                                                                                                                                     ; LABCELL_X40_Y59_N12                          ; 8       ; Sync. load                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|o_shift[8]~0                                                                                                                                                                                       ; LABCELL_X37_Y56_N15                          ; 166     ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|o_v_bil_t.b[12]                                                                                                                                                                                    ; DSP_X32_Y41_N0                               ; 8       ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|o_v_bil_t.g[12]                                                                                                                                                                                    ; DSP_X32_Y43_N0                               ; 8       ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|o_v_bil_t.r[12]                                                                                                                                                                                    ; DSP_X32_Y45_N0                               ; 8       ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|o_vacc[12]~0                                                                                                                                                                                       ; MLABCELL_X34_Y59_N57                         ; 27      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|o_vacpt[0]~0                                                                                                                                                                                       ; LABCELL_X35_Y56_N42                          ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|o_vcpt_pre3[11]~0                                                                                                                                                                                  ; LABCELL_X30_Y57_N51                          ; 48      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|o_vfrac[8]~0                                                                                                                                                                                       ; MLABCELL_X28_Y59_N12                         ; 26      ; Sync. clear, Sync. load                 ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|o_vfrac[8]~1                                                                                                                                                                                       ; LABCELL_X27_Y59_N57                          ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|o_vmode[2]                                                                                                                                                                                         ; FF_X33_Y61_N56                               ; 24      ; Sync. load                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|o_wr[0]                                                                                                                                                                                            ; FF_X28_Y55_N28                               ; 5       ; Write enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|o_wr[1]                                                                                                                                                                                            ; FF_X28_Y55_N31                               ; 5       ; Write enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|o_wr[2]                                                                                                                                                                                            ; FF_X28_Y55_N52                               ; 5       ; Write enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|o_wr[3]                                                                                                                                                                                            ; FF_X28_Y55_N19                               ; 5       ; Write enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|poly_h_wr                                                                                                                                                                                          ; FF_X23_Y44_N37                               ; 1       ; Write enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|poly_v_wr                                                                                                                                                                                          ; FF_X25_Y47_N26                               ; 1       ; Write enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ascal:ascal|vcarry_v~0                                                                                                                                                                                         ; LABCELL_X35_Y56_N51                          ; 12      ; Sync. load                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; aspi_sck                                                                                                                                                                                                       ; HPSINTERFACEPERIPHERALSPIMASTER_X52_Y72_N111 ; 129     ; Clock                                   ; yes    ; Regional Clock       ; RCLK80           ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; aspi_ss                                                                                                                                                                                                        ; HPSINTERFACEPERIPHERALSPIMASTER_X52_Y72_N111 ; 83      ; Async. clear, Clock enable              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; audio_out:audio_out|DC_blocker:dcb_l|WideXor0                                                                                                                                                                  ; MLABCELL_X72_Y31_N51                         ; 39      ; Sync. load                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; audio_out:audio_out|DC_blocker:dcb_r|WideXor0                                                                                                                                                                  ; LABCELL_X60_Y21_N12                          ; 39      ; Sync. load                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; audio_out:audio_out|Equal0~5                                                                                                                                                                                   ; MLABCELL_X52_Y22_N24                         ; 13      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; audio_out:audio_out|IIR_filter:IIR_filter|ch                                                                                                                                                                   ; FF_X55_Y20_N56                               ; 139     ; Sync. load                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; audio_out:audio_out|IIR_filter:IIR_filter|iir_filter_tap:iir_tap_0|intreg[1][39]~0                                                                                                                             ; LABCELL_X48_Y14_N33                          ; 136     ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; audio_out:audio_out|IIR_filter:IIR_filter|inp_m[3]~0                                                                                                                                                           ; LABCELL_X48_Y14_N51                          ; 165     ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; audio_out:audio_out|LessThan0~3                                                                                                                                                                                ; LABCELL_X67_Y16_N54                          ; 17      ; Sync. load                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; audio_out:audio_out|LessThan1~3                                                                                                                                                                                ; LABCELL_X50_Y22_N54                          ; 17      ; Sync. load                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; audio_out:audio_out|WideNor0                                                                                                                                                                                   ; MLABCELL_X47_Y14_N18                         ; 12      ; Clock enable, Sync. load                ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; audio_out:audio_out|a_en1~0                                                                                                                                                                                    ; MLABCELL_X47_Y14_N9                          ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; audio_out:audio_out|a_en2                                                                                                                                                                                      ; FF_X57_Y14_N50                               ; 33      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; audio_out:audio_out|aud_mix_top:audmix_l|WideXor0                                                                                                                                                              ; LABCELL_X64_Y19_N24                          ; 16      ; Sync. load                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; audio_out:audio_out|aud_mix_top:audmix_r|ShiftRight0~0                                                                                                                                                         ; MLABCELL_X59_Y19_N48                         ; 8       ; Sync. load                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; audio_out:audio_out|aud_mix_top:audmix_r|WideXor0                                                                                                                                                              ; LABCELL_X62_Y19_N9                           ; 16      ; Sync. load                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; audio_out:audio_out|comb~0                                                                                                                                                                                     ; LABCELL_X48_Y14_N12                          ; 17      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; audio_out:audio_out|dly2[13]~0                                                                                                                                                                                 ; LABCELL_X57_Y14_N54                          ; 15      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; audio_out:audio_out|i2s:i2s|bit_cnt[1]~0                                                                                                                                                                       ; LABCELL_X62_Y17_N33                          ; 7       ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; audio_out:audio_out|i2s:i2s|bit_cnt[1]~1                                                                                                                                                                       ; LABCELL_X61_Y17_N30                          ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; audio_out:audio_out|i2s:i2s|right[2]~1                                                                                                                                                                         ; LABCELL_X62_Y17_N6                           ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; audio_out:audio_out|mclk_ce                                                                                                                                                                                    ; FF_X61_Y18_N44                               ; 10      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; audio_out:audio_out|sample_ce                                                                                                                                                                                  ; FF_X57_Y14_N44                               ; 344     ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; audio_out:audio_out|spdif:toslink|Equal0~1                                                                                                                                                                     ; LABCELL_X63_Y18_N12                          ; 11      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; audio_out:audio_out|spdif:toslink|load_subframe_q                                                                                                                                                              ; FF_X61_Y18_N56                               ; 35      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; audio_out:audio_out|spdif:toslink|sample_buf_q[15]~0                                                                                                                                                           ; LABCELL_X64_Y18_N36                          ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; audio_out:audio_out|spdif:toslink|subframe_count_q[0]                                                                                                                                                          ; FF_X63_Y18_N32                               ; 22      ; Sync. load                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; cfg_dis~1                                                                                                                                                                                                      ; LABCELL_X36_Y43_N24                          ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; cfg_set~0                                                                                                                                                                                                      ; LABCELL_X36_Y43_N39                          ; 10      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; cmd[2]~0                                                                                                                                                                                                       ; LABCELL_X36_Y43_N36                          ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; coef_data[0]~0                                                                                                                                                                                                 ; LABCELL_X37_Y43_N42                          ; 18      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; comb~0                                                                                                                                                                                                         ; LABCELL_X33_Y48_N33                          ; 41      ; Clock                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; comb~51                                                                                                                                                                                                        ; LABCELL_X24_Y8_N21                           ; 12      ; Async. clear                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; comb~52                                                                                                                                                                                                        ; MLABCELL_X52_Y19_N15                         ; 363     ; Async. clear                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; comb~82                                                                                                                                                                                                        ; LABCELL_X35_Y49_N6                           ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; csync:csync_hdmi|always0~0                                                                                                                                                                                     ; LABCELL_X50_Y4_N15                           ; 24      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; csync:csync_hdmi|hs_len[1]~0                                                                                                                                                                                   ; LABCELL_X50_Y4_N30                           ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; csync:csync_hdmi|line_len[3]~0                                                                                                                                                                                 ; LABCELL_X50_Y4_N54                           ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; csync:csync_vga|always0~0                                                                                                                                                                                      ; LABCELL_X40_Y10_N54                          ; 23      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; csync:csync_vga|hs_len[0]~0                                                                                                                                                                                    ; LABCELL_X40_Y10_N42                          ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; csync:csync_vga|line_len[0]~0                                                                                                                                                                                  ; LABCELL_X40_Y10_N45                          ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ddr_svc:ddr_svc|always0~0                                                                                                                                                                                      ; LABCELL_X46_Y54_N3                           ; 32      ; Sync. load                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ddr_svc:ddr_svc|ch~1                                                                                                                                                                                           ; LABCELL_X46_Y54_N6                           ; 31      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ddr_svc:ddr_svc|ram_bcnt[0]~0                                                                                                                                                                                  ; LABCELL_X46_Y54_N12                          ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ddr_svc:ddr_svc|ready[1]                                                                                                                                                                                       ; FF_X46_Y54_N59                               ; 2       ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ddr_svc:ddr_svc|ready~0                                                                                                                                                                                        ; LABCELL_X46_Y54_N48                          ; 65      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ddr_svc:ddr_svc|ready~1                                                                                                                                                                                        ; LABCELL_X46_Y54_N39                          ; 49      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; ddr_svc:ddr_svc|state                                                                                                                                                                                          ; FF_X42_Y54_N26                               ; 16      ; Sync. clear, Sync. load                 ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cfg_data[0]~2                                                                                                                                                                                          ; LABCELL_X77_Y7_N3                            ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|cfg_write~1                                                                                                                                                                                            ; LABCELL_X77_Y7_N12                           ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_io:hps_io|Decoder5~2                                                                                                                                                                               ; LABCELL_X46_Y34_N6                           ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_io:hps_io|Decoder5~3                                                                                                                                                                               ; LABCELL_X46_Y34_N9                           ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_io:hps_io|Decoder7~1                                                                                                                                                                               ; LABCELL_X43_Y52_N24                          ; 17      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_io:hps_io|Decoder7~2                                                                                                                                                                               ; LABCELL_X43_Y52_N57                          ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_io:hps_io|Equal10~0                                                                                                                                                                                ; LABCELL_X43_Y52_N15                          ; 49      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_io:hps_io|Equal56~0                                                                                                                                                                                ; LABCELL_X42_Y40_N39                          ; 36      ; Sync. load                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_io:hps_io|byte_cnt[1]~4                                                                                                                                                                            ; LABCELL_X43_Y64_N36                          ; 11      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_io:hps_io|cfg[4]~0                                                                                                                                                                                 ; LABCELL_X43_Y54_N15                          ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_io:hps_io|fio_block.addr[13]~2                                                                                                                                                                     ; LABCELL_X43_Y40_N27                          ; 21      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_io:hps_io|fio_block.addr[16]~5                                                                                                                                                                     ; LABCELL_X43_Y39_N54                          ; 10      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_io:hps_io|fio_block.addr[25]~3                                                                                                                                                                     ; LABCELL_X43_Y39_N48                          ; 10      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_io:hps_io|fio_block.addr[6]~0                                                                                                                                                                      ; LABCELL_X43_Y40_N24                          ; 21      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_io:hps_io|fio_block.cmd[0]~0                                                                                                                                                                       ; LABCELL_X42_Y40_N3                           ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_io:hps_io|fio_block.cnt[1]~0                                                                                                                                                                       ; LABCELL_X42_Y40_N42                          ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_io:hps_io|gamma_en                                                                                                                                                                                 ; FF_X50_Y19_N5                                ; 25      ; Sync. load                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_io:hps_io|gamma_en~1                                                                                                                                                                               ; LABCELL_X43_Y56_N21                          ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_io:hps_io|gamma_wr                                                                                                                                                                                 ; FF_X43_Y35_N1                                ; 1       ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_io:hps_io|gamma_wr_addr[0]~0                                                                                                                                                                       ; LABCELL_X43_Y52_N39                          ; 18      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_io:hps_io|io_dout[8]~7                                                                                                                                                                             ; LABCELL_X43_Y54_N9                           ; 17      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_io:hps_io|io_dout~6                                                                                                                                                                                ; LABCELL_X43_Y54_N6                           ; 15      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_io:hps_io|ioctl_addr[13]~5                                                                                                                                                                         ; LABCELL_X45_Y40_N24                          ; 21      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_io:hps_io|ioctl_addr[16]~7                                                                                                                                                                         ; LABCELL_X45_Y39_N30                          ; 9       ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_io:hps_io|ioctl_addr[16]~9                                                                                                                                                                         ; LABCELL_X45_Y39_N21                          ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_io:hps_io|ioctl_addr[4]~2                                                                                                                                                                          ; LABCELL_X45_Y40_N12                          ; 21      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_io:hps_io|ioctl_dout[7]~0                                                                                                                                                                          ; LABCELL_X42_Y40_N6                           ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_io:hps_io|ioctl_download~1                                                                                                                                                                         ; LABCELL_X45_Y40_N15                          ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_io:hps_io|ioctl_index[7]~0                                                                                                                                                                         ; LABCELL_X45_Y40_N6                           ; 10      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_io:hps_io|ioctl_wr                                                                                                                                                                                 ; FF_X40_Y39_N35                               ; 43      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_io:hps_io|joystick_0[0]~0                                                                                                                                                                          ; LABCELL_X43_Y35_N51                          ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_io:hps_io|joystick_0[16]~1                                                                                                                                                                         ; LABCELL_X43_Y35_N6                           ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_io:hps_io|joystick_1[0]~0                                                                                                                                                                          ; LABCELL_X43_Y35_N21                          ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_io:hps_io|joystick_1[16]~1                                                                                                                                                                         ; LABCELL_X43_Y35_N36                          ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_io:hps_io|ps2_key[0]~12                                                                                                                                                                            ; LABCELL_X45_Y56_N51                          ; 13      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_io:hps_io|ps2_key_raw[12]~2                                                                                                                                                                        ; LABCELL_X45_Y44_N9                           ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_io:hps_io|uio_block.cmd[13]~0                                                                                                                                                                      ; LABCELL_X43_Y54_N42                          ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_io:hps_io|uio_block.stick_idx[0]~0                                                                                                                                                                 ; LABCELL_X43_Y54_N57                          ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|always1~0                                                                                                                                                          ; LABCELL_X43_Y68_N30                          ; 81      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|always2~0                                                                                                                                                          ; LABCELL_X43_Y73_N48                          ; 70      ; Clock enable, Sync. clear               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|always2~1                                                                                                                                                          ; LABCELL_X43_Y68_N36                          ; 100     ; Clock enable, Sync. clear               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|always2~2                                                                                                                                                          ; LABCELL_X43_Y68_N0                           ; 45      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|always3~0                                                                                                                                                          ; LABCELL_X42_Y69_N24                          ; 77      ; Clock enable, Sync. clear               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|dout[15]~7                                                                                                                                                         ; LABCELL_X42_Y69_N33                          ; 8       ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|dout[1]~5                                                                                                                                                          ; LABCELL_X42_Y68_N36                          ; 8       ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[16]~0                                                                                                                                                         ; LABCELL_X43_Y68_N57                          ; 40      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[27]~1                                                                                                                                                         ; LABCELL_X43_Y68_N21                          ; 45      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|resto[0]~0                                                                                                                                                         ; LABCELL_X43_Y73_N57                          ; 72      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt[27]~0                                                                                                                                                         ; LABCELL_X43_Y68_N33                          ; 38      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_nres[0]~0                                                                                                                                                      ; LABCELL_X45_Y72_N3                           ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|Decoder0~1                                                                                                                                                                         ; LABCELL_X37_Y33_N45                          ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|Decoder0~11                                                                                                                                                                        ; LABCELL_X37_Y32_N39                          ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|Decoder0~13                                                                                                                                                                        ; LABCELL_X37_Y34_N45                          ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|Decoder0~15                                                                                                                                                                        ; LABCELL_X36_Y34_N21                          ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|Decoder0~17                                                                                                                                                                        ; LABCELL_X31_Y33_N51                          ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|Decoder0~19                                                                                                                                                                        ; LABCELL_X33_Y33_N45                          ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|Decoder0~21                                                                                                                                                                        ; LABCELL_X33_Y35_N3                           ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|Decoder0~23                                                                                                                                                                        ; LABCELL_X36_Y33_N0                           ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|Decoder0~25                                                                                                                                                                        ; MLABCELL_X39_Y35_N39                         ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|Decoder0~27                                                                                                                                                                        ; MLABCELL_X39_Y34_N33                         ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|Decoder0~29                                                                                                                                                                        ; LABCELL_X37_Y35_N54                          ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|Decoder0~3                                                                                                                                                                         ; LABCELL_X35_Y34_N21                          ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|Decoder0~31                                                                                                                                                                        ; MLABCELL_X34_Y34_N54                         ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|Decoder0~33                                                                                                                                                                        ; LABCELL_X37_Y33_N42                          ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|Decoder0~35                                                                                                                                                                        ; MLABCELL_X39_Y35_N9                          ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|Decoder0~37                                                                                                                                                                        ; LABCELL_X31_Y33_N21                          ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|Decoder0~39                                                                                                                                                                        ; MLABCELL_X39_Y35_N6                          ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|Decoder0~41                                                                                                                                                                        ; LABCELL_X35_Y33_N3                           ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|Decoder0~43                                                                                                                                                                        ; LABCELL_X33_Y34_N33                          ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|Decoder0~45                                                                                                                                                                        ; MLABCELL_X34_Y33_N57                         ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|Decoder0~47                                                                                                                                                                        ; LABCELL_X37_Y35_N57                          ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|Decoder0~49                                                                                                                                                                        ; LABCELL_X35_Y34_N57                          ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|Decoder0~5                                                                                                                                                                         ; LABCELL_X36_Y34_N27                          ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|Decoder0~51                                                                                                                                                                        ; MLABCELL_X39_Y34_N39                         ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|Decoder0~53                                                                                                                                                                        ; MLABCELL_X39_Y33_N48                         ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|Decoder0~55                                                                                                                                                                        ; MLABCELL_X34_Y33_N48                         ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|Decoder0~57                                                                                                                                                                        ; LABCELL_X35_Y33_N15                          ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|Decoder0~59                                                                                                                                                                        ; MLABCELL_X39_Y36_N45                         ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|Decoder0~61                                                                                                                                                                        ; MLABCELL_X39_Y35_N54                         ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|Decoder0~63                                                                                                                                                                        ; LABCELL_X35_Y36_N21                          ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|Decoder0~64                                                                                                                                                                        ; MLABCELL_X39_Y33_N54                         ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|Decoder0~65                                                                                                                                                                        ; MLABCELL_X39_Y33_N39                         ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|Decoder0~66                                                                                                                                                                        ; MLABCELL_X34_Y33_N36                         ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|Decoder0~67                                                                                                                                                                        ; MLABCELL_X39_Y33_N36                         ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|Decoder0~68                                                                                                                                                                        ; LABCELL_X33_Y33_N27                          ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|Decoder0~69                                                                                                                                                                        ; LABCELL_X33_Y33_N12                          ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|Decoder0~7                                                                                                                                                                         ; LABCELL_X36_Y34_N9                           ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|Decoder0~70                                                                                                                                                                        ; MLABCELL_X34_Y33_N42                         ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|Decoder0~71                                                                                                                                                                        ; LABCELL_X33_Y33_N36                          ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|Decoder0~72                                                                                                                                                                        ; LABCELL_X37_Y35_N0                           ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|Decoder0~73                                                                                                                                                                        ; MLABCELL_X39_Y35_N0                          ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|Decoder0~74                                                                                                                                                                        ; MLABCELL_X39_Y35_N57                         ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|Decoder0~75                                                                                                                                                                        ; MLABCELL_X39_Y35_N36                         ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|Decoder0~76                                                                                                                                                                        ; MLABCELL_X39_Y34_N48                         ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|Decoder0~77                                                                                                                                                                        ; MLABCELL_X39_Y34_N30                         ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|Decoder0~78                                                                                                                                                                        ; MLABCELL_X39_Y34_N36                         ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|Decoder0~79                                                                                                                                                                        ; MLABCELL_X34_Y33_N18                         ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|Decoder0~80                                                                                                                                                                        ; LABCELL_X37_Y32_N48                          ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|Decoder0~81                                                                                                                                                                        ; LABCELL_X37_Y32_N57                          ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|Decoder0~82                                                                                                                                                                        ; LABCELL_X36_Y33_N57                          ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|Decoder0~83                                                                                                                                                                        ; LABCELL_X36_Y33_N27                          ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|Decoder0~84                                                                                                                                                                        ; LABCELL_X35_Y33_N51                          ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|Decoder0~85                                                                                                                                                                        ; LABCELL_X35_Y33_N57                          ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|Decoder0~86                                                                                                                                                                        ; MLABCELL_X34_Y33_N0                          ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|Decoder0~87                                                                                                                                                                        ; LABCELL_X36_Y33_N6                           ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|Decoder0~88                                                                                                                                                                        ; LABCELL_X37_Y34_N33                          ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|Decoder0~89                                                                                                                                                                        ; LABCELL_X31_Y34_N57                          ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|Decoder0~9                                                                                                                                                                         ; LABCELL_X37_Y34_N51                          ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|Decoder0~90                                                                                                                                                                        ; LABCELL_X33_Y34_N42                          ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|Decoder0~91                                                                                                                                                                        ; LABCELL_X31_Y34_N54                          ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|Decoder0~92                                                                                                                                                                        ; MLABCELL_X34_Y34_N48                         ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|Decoder0~93                                                                                                                                                                        ; MLABCELL_X34_Y34_N39                         ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|Decoder0~94                                                                                                                                                                        ; LABCELL_X33_Y34_N27                          ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|Decoder0~95                                                                                                                                                                        ; LABCELL_X35_Y36_N0                           ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|Equal8~0                                                                                                                                                                           ; LABCELL_X37_Y36_N12                          ; 19      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|Selector25~1                                                                                                                                                                       ; LABCELL_X43_Y36_N6                           ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|Selector26~0                                                                                                                                                                       ; LABCELL_X40_Y38_N3                           ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|adrs[16]~0                                                                                                                                                                         ; LABCELL_X40_Y38_N21                          ; 21      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|altsyncram:carth_rtl_0|altsyncram_ops1:auto_generated|decode_dla:decode3|w_anode861w[3]~0                                                                                          ; LABCELL_X37_Y26_N54                          ; 8       ; Write enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|altsyncram:carth_rtl_0|altsyncram_ops1:auto_generated|decode_dla:decode3|w_anode878w[3]~0                                                                                          ; MLABCELL_X39_Y25_N24                         ; 8       ; Write enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|altsyncram:carth_rtl_0|altsyncram_ops1:auto_generated|decode_dla:decode3|w_anode888w[3]~0                                                                                          ; LABCELL_X37_Y36_N57                          ; 8       ; Write enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|altsyncram:carth_rtl_0|altsyncram_ops1:auto_generated|decode_dla:decode3|w_anode898w[3]~0                                                                                          ; MLABCELL_X39_Y25_N42                         ; 8       ; Write enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|altsyncram:carth_rtl_0|altsyncram_ops1:auto_generated|decode_dla:decode3|w_anode908w[3]~0                                                                                          ; LABCELL_X37_Y26_N33                          ; 8       ; Write enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|altsyncram:carth_rtl_0|altsyncram_ops1:auto_generated|decode_dla:decode3|w_anode918w[3]~0                                                                                          ; LABCELL_X37_Y26_N27                          ; 8       ; Write enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|altsyncram:carth_rtl_0|altsyncram_ops1:auto_generated|decode_dla:decode3|w_anode928w[3]~0                                                                                          ; LABCELL_X37_Y36_N9                           ; 8       ; Write enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|altsyncram:carth_rtl_0|altsyncram_ops1:auto_generated|decode_dla:decode3|w_anode938w[3]~0                                                                                          ; LABCELL_X37_Y36_N39                          ; 8       ; Write enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|altsyncram:cartl_rtl_0|altsyncram_ops1:auto_generated|decode_61a:rden_decode_a|w_anode1000w[3]~0                                                                                   ; LABCELL_X40_Y26_N0                           ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|altsyncram:cartl_rtl_0|altsyncram_ops1:auto_generated|decode_61a:rden_decode_a|w_anode1011w[3]~0                                                                                   ; LABCELL_X40_Y26_N9                           ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|altsyncram:cartl_rtl_0|altsyncram_ops1:auto_generated|decode_61a:rden_decode_a|w_anode1022w[3]~0                                                                                   ; LABCELL_X37_Y29_N12                          ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|altsyncram:cartl_rtl_0|altsyncram_ops1:auto_generated|decode_61a:rden_decode_a|w_anode1033w[3]~0                                                                                   ; LABCELL_X40_Y26_N6                           ; 17      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|altsyncram:cartl_rtl_0|altsyncram_ops1:auto_generated|decode_61a:rden_decode_a|w_anode949w[3]                                                                                      ; LABCELL_X40_Y26_N48                          ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|altsyncram:cartl_rtl_0|altsyncram_ops1:auto_generated|decode_61a:rden_decode_a|w_anode967w[3]~0                                                                                    ; LABCELL_X40_Y26_N51                          ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|altsyncram:cartl_rtl_0|altsyncram_ops1:auto_generated|decode_61a:rden_decode_a|w_anode978w[3]~0                                                                                    ; LABCELL_X37_Y29_N9                           ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|altsyncram:cartl_rtl_0|altsyncram_ops1:auto_generated|decode_61a:rden_decode_a|w_anode989w[3]~0                                                                                    ; LABCELL_X40_Y26_N54                          ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|altsyncram:cartl_rtl_0|altsyncram_ops1:auto_generated|decode_61a:rden_decode_b|w_anode1000w[3]~0                                                                                   ; LABCELL_X37_Y26_N12                          ; 18      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|altsyncram:cartl_rtl_0|altsyncram_ops1:auto_generated|decode_61a:rden_decode_b|w_anode1022w[3]~0                                                                                   ; LABCELL_X37_Y36_N48                          ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|altsyncram:cartl_rtl_0|altsyncram_ops1:auto_generated|decode_61a:rden_decode_b|w_anode978w[3]~0                                                                                    ; MLABCELL_X39_Y33_N12                         ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|altsyncram:cartl_rtl_0|altsyncram_ops1:auto_generated|decode_dla:decode2|w_anode861w[3]~0                                                                                          ; LABCELL_X40_Y26_N15                          ; 16      ; Write enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|altsyncram:cartl_rtl_0|altsyncram_ops1:auto_generated|decode_dla:decode2|w_anode878w[3]~0                                                                                          ; LABCELL_X40_Y26_N30                          ; 16      ; Write enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|altsyncram:cartl_rtl_0|altsyncram_ops1:auto_generated|decode_dla:decode2|w_anode888w[3]~0                                                                                          ; LABCELL_X40_Y26_N33                          ; 16      ; Write enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|altsyncram:cartl_rtl_0|altsyncram_ops1:auto_generated|decode_dla:decode2|w_anode898w[3]~0                                                                                          ; LABCELL_X40_Y26_N24                          ; 16      ; Write enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|altsyncram:cartl_rtl_0|altsyncram_ops1:auto_generated|decode_dla:decode2|w_anode908w[3]~0                                                                                          ; LABCELL_X40_Y26_N36                          ; 16      ; Write enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|altsyncram:cartl_rtl_0|altsyncram_ops1:auto_generated|decode_dla:decode2|w_anode918w[3]~0                                                                                          ; LABCELL_X40_Y26_N39                          ; 16      ; Write enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|altsyncram:cartl_rtl_0|altsyncram_ops1:auto_generated|decode_dla:decode2|w_anode928w[3]~0                                                                                          ; LABCELL_X40_Y26_N12                          ; 16      ; Write enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|altsyncram:cartl_rtl_0|altsyncram_ops1:auto_generated|decode_dla:decode2|w_anode938w[3]~0                                                                                          ; LABCELL_X40_Y26_N42                          ; 16      ; Write enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|altsyncram:cartl_rtl_0|altsyncram_ops1:auto_generated|decode_dla:decode3|w_anode861w[3]~0                                                                                          ; LABCELL_X37_Y26_N48                          ; 18      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|altsyncram:cartl_rtl_0|altsyncram_ops1:auto_generated|decode_dla:decode3|w_anode861w[3]~1                                                                                          ; LABCELL_X45_Y25_N0                           ; 8       ; Write enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|altsyncram:cartl_rtl_0|altsyncram_ops1:auto_generated|decode_dla:decode3|w_anode878w[3]~0                                                                                          ; LABCELL_X37_Y26_N6                           ; 18      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|altsyncram:cartl_rtl_0|altsyncram_ops1:auto_generated|decode_dla:decode3|w_anode878w[3]~1                                                                                          ; LABCELL_X45_Y25_N3                           ; 8       ; Write enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|altsyncram:cartl_rtl_0|altsyncram_ops1:auto_generated|decode_dla:decode3|w_anode888w[3]~0                                                                                          ; LABCELL_X37_Y36_N0                           ; 8       ; Write enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|altsyncram:cartl_rtl_0|altsyncram_ops1:auto_generated|decode_dla:decode3|w_anode898w[3]~0                                                                                          ; LABCELL_X37_Y26_N3                           ; 18      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|altsyncram:cartl_rtl_0|altsyncram_ops1:auto_generated|decode_dla:decode3|w_anode898w[3]~1                                                                                          ; LABCELL_X37_Y26_N21                          ; 8       ; Write enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|altsyncram:cartl_rtl_0|altsyncram_ops1:auto_generated|decode_dla:decode3|w_anode908w[3]~0                                                                                          ; LABCELL_X37_Y26_N42                          ; 8       ; Write enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|altsyncram:cartl_rtl_0|altsyncram_ops1:auto_generated|decode_dla:decode3|w_anode918w[3]~0                                                                                          ; LABCELL_X37_Y26_N39                          ; 18      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|altsyncram:cartl_rtl_0|altsyncram_ops1:auto_generated|decode_dla:decode3|w_anode918w[3]~1                                                                                          ; LABCELL_X37_Y26_N18                          ; 8       ; Write enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|altsyncram:cartl_rtl_0|altsyncram_ops1:auto_generated|decode_dla:decode3|w_anode928w[3]~0                                                                                          ; LABCELL_X37_Y36_N21                          ; 8       ; Write enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|altsyncram:cartl_rtl_0|altsyncram_ops1:auto_generated|decode_dla:decode3|w_anode938w[3]~0                                                                                          ; LABCELL_X37_Y36_N30                          ; 8       ; Write enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|clear                                                                                                                                                                              ; FF_X43_Y35_N35                               ; 40      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|cp1610:i_cp1610|disp_r[0]~0                                                                                                                                                        ; LABCELL_X50_Y29_N51                          ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|cp1610:i_cp1610|dw_r[1]~0                                                                                                                                                          ; LABCELL_X53_Y30_N18                          ; 38      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|cp1610:i_cp1610|op2_r[1]~1                                                                                                                                                         ; LABCELL_X53_Y30_N21                          ; 10      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|cp1610:i_cp1610|op3_r[0]~0                                                                                                                                                         ; LABCELL_X53_Y30_N30                          ; 10      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|cp1610:i_cp1610|op_r[8]~0                                                                                                                                                          ; LABCELL_X53_Y30_N27                          ; 10      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|cp1610:i_cp1610|regs~20                                                                                                                                                            ; LABCELL_X51_Y31_N36                          ; 2       ; Write enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_acc_da[1]~0                                                                                                                                                                  ; MLABCELL_X39_Y36_N15                         ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_acc_dwr                                                                                                                                                                      ; FF_X39_Y36_N56                               ; 33      ; Write enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_fine_dwr                                                                                                                                                                     ; FF_X34_Y37_N40                               ; 6       ; Write enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_fine_dwr~0                                                                                                                                                                   ; MLABCELL_X39_Y36_N0                          ; 18      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~4552                                                                                                                                                                     ; MLABCELL_X25_Y27_N33                         ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~4557                                                                                                                                                                     ; LABCELL_X30_Y27_N9                           ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~4563                                                                                                                                                                     ; LABCELL_X24_Y27_N30                          ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~4569                                                                                                                                                                     ; MLABCELL_X25_Y29_N0                          ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~4575                                                                                                                                                                     ; LABCELL_X27_Y30_N30                          ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~4581                                                                                                                                                                     ; LABCELL_X29_Y27_N21                          ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~4587                                                                                                                                                                     ; LABCELL_X27_Y27_N15                          ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~4593                                                                                                                                                                     ; LABCELL_X29_Y31_N15                          ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~4599                                                                                                                                                                     ; MLABCELL_X25_Y27_N9                          ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~4605                                                                                                                                                                     ; LABCELL_X31_Y27_N15                          ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~4611                                                                                                                                                                     ; LABCELL_X31_Y27_N36                          ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~4617                                                                                                                                                                     ; LABCELL_X30_Y26_N51                          ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~4623                                                                                                                                                                     ; LABCELL_X23_Y27_N15                          ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~4629                                                                                                                                                                     ; LABCELL_X30_Y27_N27                          ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~4635                                                                                                                                                                     ; LABCELL_X33_Y27_N27                          ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~4641                                                                                                                                                                     ; LABCELL_X35_Y28_N33                          ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~4647                                                                                                                                                                     ; LABCELL_X35_Y29_N54                          ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~4653                                                                                                                                                                     ; LABCELL_X35_Y29_N9                           ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~4659                                                                                                                                                                     ; MLABCELL_X34_Y27_N21                         ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~4665                                                                                                                                                                     ; MLABCELL_X25_Y29_N39                         ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~4671                                                                                                                                                                     ; MLABCELL_X34_Y31_N24                         ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~4677                                                                                                                                                                     ; LABCELL_X33_Y31_N15                          ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~4683                                                                                                                                                                     ; MLABCELL_X34_Y31_N27                         ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~4689                                                                                                                                                                     ; MLABCELL_X28_Y31_N27                         ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~4695                                                                                                                                                                     ; MLABCELL_X34_Y30_N24                         ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~4701                                                                                                                                                                     ; LABCELL_X35_Y32_N51                          ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~4707                                                                                                                                                                     ; MLABCELL_X34_Y32_N3                          ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~4713                                                                                                                                                                     ; LABCELL_X35_Y30_N21                          ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~4719                                                                                                                                                                     ; LABCELL_X35_Y31_N6                           ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~4725                                                                                                                                                                     ; LABCELL_X35_Y32_N15                          ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~4731                                                                                                                                                                     ; LABCELL_X36_Y31_N21                          ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~4737                                                                                                                                                                     ; LABCELL_X36_Y28_N12                          ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~4743                                                                                                                                                                     ; LABCELL_X29_Y29_N27                          ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~4749                                                                                                                                                                     ; LABCELL_X29_Y30_N57                          ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~4755                                                                                                                                                                     ; MLABCELL_X28_Y28_N51                         ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~4761                                                                                                                                                                     ; LABCELL_X24_Y29_N9                           ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~4767                                                                                                                                                                     ; MLABCELL_X28_Y30_N48                         ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~4773                                                                                                                                                                     ; LABCELL_X31_Y30_N9                           ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~4779                                                                                                                                                                     ; LABCELL_X31_Y31_N33                          ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~4785                                                                                                                                                                     ; MLABCELL_X28_Y31_N54                         ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~4791                                                                                                                                                                     ; LABCELL_X29_Y28_N51                          ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~4797                                                                                                                                                                     ; MLABCELL_X28_Y28_N9                          ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~4803                                                                                                                                                                     ; LABCELL_X29_Y28_N57                          ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~4809                                                                                                                                                                     ; LABCELL_X31_Y28_N36                          ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~4815                                                                                                                                                                     ; LABCELL_X29_Y30_N33                          ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~4821                                                                                                                                                                     ; LABCELL_X31_Y30_N51                          ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~4827                                                                                                                                                                     ; MLABCELL_X34_Y28_N3                          ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~4833                                                                                                                                                                     ; LABCELL_X36_Y28_N48                          ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~4839                                                                                                                                                                     ; LABCELL_X29_Y32_N36                          ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~4845                                                                                                                                                                     ; LABCELL_X33_Y32_N9                           ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~4851                                                                                                                                                                     ; MLABCELL_X34_Y27_N27                         ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~4857                                                                                                                                                                     ; LABCELL_X27_Y29_N51                          ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~4863                                                                                                                                                                     ; MLABCELL_X28_Y32_N51                         ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~4869                                                                                                                                                                     ; MLABCELL_X25_Y32_N39                         ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~4875                                                                                                                                                                     ; MLABCELL_X34_Y27_N6                          ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~4881                                                                                                                                                                     ; LABCELL_X27_Y31_N21                          ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~4887                                                                                                                                                                     ; LABCELL_X29_Y32_N18                          ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~4893                                                                                                                                                                     ; LABCELL_X33_Y32_N54                          ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~4899                                                                                                                                                                     ; MLABCELL_X34_Y32_N30                         ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~4905                                                                                                                                                                     ; LABCELL_X30_Y26_N15                          ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~4911                                                                                                                                                                     ; LABCELL_X27_Y32_N15                          ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~4917                                                                                                                                                                     ; LABCELL_X31_Y32_N39                          ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~4923                                                                                                                                                                     ; LABCELL_X33_Y29_N54                          ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~4929                                                                                                                                                                     ; MLABCELL_X34_Y28_N57                         ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~4935                                                                                                                                                                     ; LABCELL_X17_Y31_N57                          ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~4939                                                                                                                                                                     ; MLABCELL_X15_Y27_N33                         ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~4943                                                                                                                                                                     ; MLABCELL_X15_Y29_N3                          ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~4947                                                                                                                                                                     ; MLABCELL_X15_Y27_N57                         ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~4951                                                                                                                                                                     ; LABCELL_X13_Y30_N33                          ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~4955                                                                                                                                                                     ; LABCELL_X16_Y30_N0                           ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~4959                                                                                                                                                                     ; LABCELL_X13_Y30_N36                          ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~4963                                                                                                                                                                     ; LABCELL_X12_Y29_N57                          ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~4967                                                                                                                                                                     ; LABCELL_X16_Y29_N51                          ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~4971                                                                                                                                                                     ; MLABCELL_X21_Y27_N3                          ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~4975                                                                                                                                                                     ; LABCELL_X19_Y27_N21                          ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~4979                                                                                                                                                                     ; LABCELL_X16_Y30_N6                           ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~4983                                                                                                                                                                     ; LABCELL_X11_Y28_N51                          ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~4987                                                                                                                                                                     ; LABCELL_X11_Y28_N45                          ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~4991                                                                                                                                                                     ; LABCELL_X13_Y28_N30                          ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~4995                                                                                                                                                                     ; LABCELL_X11_Y28_N57                          ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~4999                                                                                                                                                                     ; LABCELL_X13_Y28_N27                          ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5003                                                                                                                                                                     ; LABCELL_X17_Y30_N33                          ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5007                                                                                                                                                                     ; MLABCELL_X15_Y29_N21                         ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5011                                                                                                                                                                     ; LABCELL_X22_Y27_N21                          ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5015                                                                                                                                                                     ; LABCELL_X16_Y27_N15                          ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5019                                                                                                                                                                     ; LABCELL_X12_Y27_N51                          ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5023                                                                                                                                                                     ; MLABCELL_X21_Y32_N12                         ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5027                                                                                                                                                                     ; LABCELL_X12_Y27_N9                           ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5031                                                                                                                                                                     ; LABCELL_X12_Y29_N3                           ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5035                                                                                                                                                                     ; LABCELL_X17_Y30_N6                           ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5039                                                                                                                                                                     ; LABCELL_X18_Y27_N30                          ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5043                                                                                                                                                                     ; LABCELL_X12_Y28_N57                          ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5047                                                                                                                                                                     ; MLABCELL_X15_Y30_N0                          ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5051                                                                                                                                                                     ; MLABCELL_X15_Y30_N45                         ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5055                                                                                                                                                                     ; MLABCELL_X15_Y29_N6                          ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5059                                                                                                                                                                     ; MLABCELL_X15_Y30_N21                         ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5063                                                                                                                                                                     ; LABCELL_X17_Y28_N39                          ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5067                                                                                                                                                                     ; LABCELL_X17_Y28_N57                          ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5071                                                                                                                                                                     ; LABCELL_X16_Y28_N54                          ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5075                                                                                                                                                                     ; LABCELL_X16_Y26_N24                          ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5079                                                                                                                                                                     ; LABCELL_X23_Y26_N51                          ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5083                                                                                                                                                                     ; LABCELL_X24_Y26_N6                           ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5087                                                                                                                                                                     ; LABCELL_X23_Y26_N57                          ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5091                                                                                                                                                                     ; MLABCELL_X25_Y26_N51                         ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5095                                                                                                                                                                     ; LABCELL_X19_Y27_N15                          ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5099                                                                                                                                                                     ; MLABCELL_X21_Y27_N54                         ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5103                                                                                                                                                                     ; LABCELL_X19_Y27_N0                           ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5107                                                                                                                                                                     ; LABCELL_X17_Y27_N21                          ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5111                                                                                                                                                                     ; LABCELL_X16_Y26_N57                          ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5115                                                                                                                                                                     ; LABCELL_X17_Y26_N21                          ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5119                                                                                                                                                                     ; LABCELL_X18_Y26_N3                           ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5123                                                                                                                                                                     ; LABCELL_X17_Y26_N30                          ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5127                                                                                                                                                                     ; LABCELL_X13_Y29_N45                          ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5131                                                                                                                                                                     ; LABCELL_X17_Y27_N9                           ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5135                                                                                                                                                                     ; LABCELL_X19_Y29_N54                          ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5139                                                                                                                                                                     ; MLABCELL_X15_Y26_N3                          ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5143                                                                                                                                                                     ; LABCELL_X16_Y27_N57                          ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5147                                                                                                                                                                     ; LABCELL_X13_Y27_N21                          ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5151                                                                                                                                                                     ; LABCELL_X22_Y27_N39                          ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5155                                                                                                                                                                     ; LABCELL_X13_Y27_N15                          ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5159                                                                                                                                                                     ; LABCELL_X19_Y29_N57                          ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5163                                                                                                                                                                     ; LABCELL_X17_Y27_N6                           ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5167                                                                                                                                                                     ; LABCELL_X19_Y27_N57                          ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5171                                                                                                                                                                     ; LABCELL_X12_Y28_N15                          ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5175                                                                                                                                                                     ; LABCELL_X19_Y29_N27                          ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5179                                                                                                                                                                     ; LABCELL_X18_Y29_N57                          ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5183                                                                                                                                                                     ; LABCELL_X18_Y29_N45                          ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5187                                                                                                                                                                     ; MLABCELL_X15_Y26_N57                         ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5621                                                                                                                                                                     ; LABCELL_X7_Y35_N18                           ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5622                                                                                                                                                                     ; LABCELL_X7_Y35_N42                           ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5623                                                                                                                                                                     ; LABCELL_X7_Y35_N54                           ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5624                                                                                                                                                                     ; LABCELL_X17_Y35_N45                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5625                                                                                                                                                                     ; LABCELL_X9_Y38_N21                           ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5626                                                                                                                                                                     ; LABCELL_X11_Y38_N39                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5627                                                                                                                                                                     ; LABCELL_X16_Y36_N54                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5628                                                                                                                                                                     ; LABCELL_X10_Y37_N36                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5629                                                                                                                                                                     ; MLABCELL_X8_Y39_N21                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5630                                                                                                                                                                     ; LABCELL_X9_Y39_N27                           ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5631                                                                                                                                                                     ; LABCELL_X9_Y39_N33                           ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5632                                                                                                                                                                     ; LABCELL_X9_Y39_N18                           ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5633                                                                                                                                                                     ; LABCELL_X11_Y38_N57                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5634                                                                                                                                                                     ; LABCELL_X13_Y36_N6                           ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5635                                                                                                                                                                     ; LABCELL_X16_Y36_N39                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5636                                                                                                                                                                     ; LABCELL_X13_Y38_N3                           ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5637                                                                                                                                                                     ; LABCELL_X9_Y35_N6                            ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5638                                                                                                                                                                     ; LABCELL_X10_Y35_N3                           ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5639                                                                                                                                                                     ; LABCELL_X10_Y35_N6                           ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5640                                                                                                                                                                     ; LABCELL_X9_Y35_N21                           ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5641                                                                                                                                                                     ; LABCELL_X9_Y38_N27                           ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5642                                                                                                                                                                     ; LABCELL_X13_Y37_N18                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5643                                                                                                                                                                     ; LABCELL_X17_Y38_N57                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5644                                                                                                                                                                     ; LABCELL_X12_Y37_N9                           ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5645                                                                                                                                                                     ; LABCELL_X12_Y37_N54                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5646                                                                                                                                                                     ; LABCELL_X11_Y37_N15                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5647                                                                                                                                                                     ; LABCELL_X13_Y37_N54                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5648                                                                                                                                                                     ; LABCELL_X12_Y37_N57                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5649                                                                                                                                                                     ; LABCELL_X11_Y38_N36                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5650                                                                                                                                                                     ; LABCELL_X13_Y36_N45                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5651                                                                                                                                                                     ; MLABCELL_X15_Y37_N33                         ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5652                                                                                                                                                                     ; LABCELL_X11_Y38_N54                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5653                                                                                                                                                                     ; MLABCELL_X8_Y36_N51                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5654                                                                                                                                                                     ; LABCELL_X16_Y36_N57                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5655                                                                                                                                                                     ; LABCELL_X9_Y39_N6                            ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5656                                                                                                                                                                     ; LABCELL_X9_Y39_N3                            ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5657                                                                                                                                                                     ; MLABCELL_X8_Y36_N45                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5658                                                                                                                                                                     ; LABCELL_X16_Y37_N24                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5659                                                                                                                                                                     ; MLABCELL_X15_Y36_N33                         ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5660                                                                                                                                                                     ; LABCELL_X10_Y37_N18                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5661                                                                                                                                                                     ; MLABCELL_X8_Y36_N57                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5662                                                                                                                                                                     ; MLABCELL_X15_Y36_N57                         ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5663                                                                                                                                                                     ; MLABCELL_X15_Y36_N51                         ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5664                                                                                                                                                                     ; LABCELL_X11_Y36_N39                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5665                                                                                                                                                                     ; LABCELL_X10_Y36_N39                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5666                                                                                                                                                                     ; LABCELL_X13_Y36_N39                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5667                                                                                                                                                                     ; MLABCELL_X15_Y36_N15                         ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5668                                                                                                                                                                     ; MLABCELL_X15_Y36_N30                         ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5669                                                                                                                                                                     ; LABCELL_X9_Y38_N24                           ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5670                                                                                                                                                                     ; LABCELL_X9_Y38_N57                           ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5671                                                                                                                                                                     ; MLABCELL_X8_Y38_N21                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5672                                                                                                                                                                     ; MLABCELL_X8_Y38_N6                           ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5673                                                                                                                                                                     ; LABCELL_X10_Y35_N18                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5674                                                                                                                                                                     ; LABCELL_X13_Y37_N39                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5675                                                                                                                                                                     ; LABCELL_X12_Y36_N18                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5676                                                                                                                                                                     ; LABCELL_X13_Y36_N33                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5677                                                                                                                                                                     ; LABCELL_X17_Y36_N51                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5678                                                                                                                                                                     ; LABCELL_X16_Y36_N9                           ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5679                                                                                                                                                                     ; LABCELL_X17_Y36_N27                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5680                                                                                                                                                                     ; LABCELL_X17_Y36_N3                           ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5681                                                                                                                                                                     ; LABCELL_X17_Y37_N27                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5682                                                                                                                                                                     ; LABCELL_X11_Y37_N54                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5683                                                                                                                                                                     ; LABCELL_X13_Y36_N42                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5684                                                                                                                                                                     ; MLABCELL_X15_Y38_N3                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5750                                                                                                                                                                     ; LABCELL_X24_Y38_N51                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5751                                                                                                                                                                     ; LABCELL_X31_Y38_N0                           ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5752                                                                                                                                                                     ; LABCELL_X27_Y38_N18                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5753                                                                                                                                                                     ; LABCELL_X27_Y38_N33                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5754                                                                                                                                                                     ; MLABCELL_X25_Y37_N51                         ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5755                                                                                                                                                                     ; LABCELL_X29_Y37_N3                           ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5756                                                                                                                                                                     ; MLABCELL_X25_Y36_N48                         ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5757                                                                                                                                                                     ; MLABCELL_X25_Y37_N54                         ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5758                                                                                                                                                                     ; MLABCELL_X28_Y37_N51                         ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5759                                                                                                                                                                     ; LABCELL_X29_Y37_N9                           ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5760                                                                                                                                                                     ; LABCELL_X31_Y35_N33                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5761                                                                                                                                                                     ; MLABCELL_X28_Y37_N33                         ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5762                                                                                                                                                                     ; LABCELL_X27_Y38_N0                           ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5763                                                                                                                                                                     ; MLABCELL_X28_Y38_N24                         ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5764                                                                                                                                                                     ; LABCELL_X23_Y38_N54                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5765                                                                                                                                                                     ; LABCELL_X27_Y38_N21                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5766                                                                                                                                                                     ; LABCELL_X31_Y38_N18                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5767                                                                                                                                                                     ; MLABCELL_X28_Y34_N39                         ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5768                                                                                                                                                                     ; LABCELL_X31_Y38_N39                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5769                                                                                                                                                                     ; MLABCELL_X28_Y38_N54                         ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5770                                                                                                                                                                     ; LABCELL_X23_Y37_N42                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5771                                                                                                                                                                     ; LABCELL_X24_Y37_N30                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5772                                                                                                                                                                     ; LABCELL_X24_Y36_N51                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5773                                                                                                                                                                     ; LABCELL_X30_Y37_N21                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5774                                                                                                                                                                     ; MLABCELL_X25_Y37_N9                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5775                                                                                                                                                                     ; LABCELL_X30_Y35_N21                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5776                                                                                                                                                                     ; LABCELL_X31_Y35_N12                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5777                                                                                                                                                                     ; LABCELL_X30_Y37_N57                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5778                                                                                                                                                                     ; MLABCELL_X28_Y38_N27                         ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5779                                                                                                                                                                     ; LABCELL_X29_Y37_N39                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5780                                                                                                                                                                     ; LABCELL_X23_Y38_N30                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5781                                                                                                                                                                     ; MLABCELL_X28_Y38_N48                         ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5782                                                                                                                                                                     ; LABCELL_X23_Y38_N42                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5783                                                                                                                                                                     ; LABCELL_X31_Y38_N45                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5784                                                                                                                                                                     ; MLABCELL_X28_Y38_N6                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5785                                                                                                                                                                     ; LABCELL_X31_Y38_N15                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5786                                                                                                                                                                     ; LABCELL_X27_Y37_N27                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5787                                                                                                                                                                     ; LABCELL_X18_Y37_N24                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5788                                                                                                                                                                     ; MLABCELL_X25_Y36_N39                         ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5789                                                                                                                                                                     ; MLABCELL_X28_Y36_N54                         ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5790                                                                                                                                                                     ; LABCELL_X24_Y36_N21                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5791                                                                                                                                                                     ; LABCELL_X29_Y36_N3                           ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5792                                                                                                                                                                     ; LABCELL_X31_Y35_N21                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5793                                                                                                                                                                     ; LABCELL_X27_Y34_N27                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5794                                                                                                                                                                     ; LABCELL_X22_Y33_N42                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5795                                                                                                                                                                     ; LABCELL_X29_Y36_N45                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5796                                                                                                                                                                     ; LABCELL_X29_Y36_N51                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5797                                                                                                                                                                     ; MLABCELL_X28_Y38_N9                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5798                                                                                                                                                                     ; LABCELL_X24_Y38_N45                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5799                                                                                                                                                                     ; MLABCELL_X28_Y39_N42                         ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5800                                                                                                                                                                     ; LABCELL_X29_Y35_N15                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5801                                                                                                                                                                     ; MLABCELL_X28_Y39_N3                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5802                                                                                                                                                                     ; LABCELL_X31_Y37_N0                           ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5803                                                                                                                                                                     ; MLABCELL_X25_Y37_N6                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5804                                                                                                                                                                     ; LABCELL_X30_Y35_N30                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5805                                                                                                                                                                     ; LABCELL_X23_Y35_N24                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5806                                                                                                                                                                     ; LABCELL_X31_Y38_N9                           ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5807                                                                                                                                                                     ; MLABCELL_X25_Y36_N57                         ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5808                                                                                                                                                                     ; LABCELL_X30_Y35_N3                           ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5809                                                                                                                                                                     ; MLABCELL_X25_Y35_N9                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5810                                                                                                                                                                     ; LABCELL_X24_Y37_N39                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5811                                                                                                                                                                     ; LABCELL_X19_Y31_N42                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5812                                                                                                                                                                     ; LABCELL_X27_Y37_N15                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5813                                                                                                                                                                     ; LABCELL_X27_Y37_N21                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5898                                                                                                                                                                     ; LABCELL_X9_Y34_N54                           ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5899                                                                                                                                                                     ; LABCELL_X9_Y34_N3                            ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5900                                                                                                                                                                     ; LABCELL_X12_Y34_N0                           ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5901                                                                                                                                                                     ; LABCELL_X9_Y34_N15                           ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5902                                                                                                                                                                     ; LABCELL_X16_Y34_N39                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5903                                                                                                                                                                     ; LABCELL_X16_Y34_N21                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5904                                                                                                                                                                     ; LABCELL_X17_Y34_N21                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5905                                                                                                                                                                     ; LABCELL_X16_Y34_N36                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5906                                                                                                                                                                     ; MLABCELL_X8_Y34_N33                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5907                                                                                                                                                                     ; LABCELL_X12_Y35_N33                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5908                                                                                                                                                                     ; LABCELL_X12_Y35_N9                           ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5909                                                                                                                                                                     ; LABCELL_X12_Y35_N3                           ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5910                                                                                                                                                                     ; LABCELL_X17_Y33_N6                           ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5911                                                                                                                                                                     ; LABCELL_X18_Y33_N21                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5912                                                                                                                                                                     ; LABCELL_X17_Y33_N3                           ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5913                                                                                                                                                                     ; LABCELL_X17_Y33_N48                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5914                                                                                                                                                                     ; LABCELL_X12_Y33_N0                           ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5915                                                                                                                                                                     ; LABCELL_X9_Y33_N39                           ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5916                                                                                                                                                                     ; LABCELL_X10_Y33_N27                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5917                                                                                                                                                                     ; LABCELL_X9_Y33_N54                           ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5918                                                                                                                                                                     ; LABCELL_X18_Y34_N0                           ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5919                                                                                                                                                                     ; LABCELL_X12_Y34_N57                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5920                                                                                                                                                                     ; LABCELL_X18_Y34_N15                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5921                                                                                                                                                                     ; LABCELL_X18_Y34_N39                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5922                                                                                                                                                                     ; LABCELL_X16_Y35_N24                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5923                                                                                                                                                                     ; LABCELL_X16_Y35_N6                           ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5924                                                                                                                                                                     ; MLABCELL_X15_Y35_N36                         ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5925                                                                                                                                                                     ; LABCELL_X16_Y35_N57                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5926                                                                                                                                                                     ; LABCELL_X10_Y32_N33                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5927                                                                                                                                                                     ; LABCELL_X22_Y35_N21                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5928                                                                                                                                                                     ; LABCELL_X11_Y32_N57                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5929                                                                                                                                                                     ; LABCELL_X11_Y32_N21                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5930                                                                                                                                                                     ; LABCELL_X10_Y32_N30                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5931                                                                                                                                                                     ; MLABCELL_X15_Y34_N33                         ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5932                                                                                                                                                                     ; LABCELL_X9_Y32_N21                           ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5933                                                                                                                                                                     ; LABCELL_X9_Y32_N42                           ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5934                                                                                                                                                                     ; LABCELL_X9_Y34_N27                           ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5935                                                                                                                                                                     ; LABCELL_X12_Y34_N21                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5936                                                                                                                                                                     ; LABCELL_X12_Y34_N24                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5937                                                                                                                                                                     ; LABCELL_X12_Y34_N48                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5938                                                                                                                                                                     ; LABCELL_X10_Y33_N42                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5939                                                                                                                                                                     ; LABCELL_X17_Y34_N18                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5940                                                                                                                                                                     ; MLABCELL_X15_Y35_N21                         ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5941                                                                                                                                                                     ; LABCELL_X10_Y33_N15                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5942                                                                                                                                                                     ; MLABCELL_X8_Y33_N3                           ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5943                                                                                                                                                                     ; LABCELL_X13_Y32_N21                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5944                                                                                                                                                                     ; LABCELL_X16_Y35_N54                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5945                                                                                                                                                                     ; LABCELL_X13_Y35_N54                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5946                                                                                                                                                                     ; LABCELL_X12_Y33_N54                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5947                                                                                                                                                                     ; LABCELL_X11_Y33_N33                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5948                                                                                                                                                                     ; LABCELL_X11_Y33_N12                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5949                                                                                                                                                                     ; MLABCELL_X8_Y33_N6                           ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5950                                                                                                                                                                     ; MLABCELL_X15_Y34_N21                         ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5951                                                                                                                                                                     ; LABCELL_X13_Y32_N51                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5952                                                                                                                                                                     ; LABCELL_X17_Y34_N27                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5953                                                                                                                                                                     ; MLABCELL_X15_Y34_N30                         ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5954                                                                                                                                                                     ; LABCELL_X16_Y34_N12                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5955                                                                                                                                                                     ; LABCELL_X13_Y35_N24                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5956                                                                                                                                                                     ; MLABCELL_X15_Y35_N48                         ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5957                                                                                                                                                                     ; LABCELL_X12_Y35_N30                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5958                                                                                                                                                                     ; MLABCELL_X15_Y33_N21                         ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5959                                                                                                                                                                     ; LABCELL_X16_Y33_N21                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5960                                                                                                                                                                     ; MLABCELL_X15_Y33_N18                         ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~5961                                                                                                                                                                     ; MLABCELL_X15_Y33_N15                         ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6555                                                                                                                                                                     ; LABCELL_X19_Y41_N3                           ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6556                                                                                                                                                                     ; LABCELL_X22_Y41_N36                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6557                                                                                                                                                                     ; LABCELL_X18_Y38_N12                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6558                                                                                                                                                                     ; LABCELL_X23_Y41_N51                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6559                                                                                                                                                                     ; LABCELL_X19_Y41_N21                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6560                                                                                                                                                                     ; MLABCELL_X21_Y40_N54                         ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6561                                                                                                                                                                     ; LABCELL_X18_Y40_N33                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6562                                                                                                                                                                     ; MLABCELL_X28_Y40_N3                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6563                                                                                                                                                                     ; MLABCELL_X21_Y41_N33                         ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6564                                                                                                                                                                     ; LABCELL_X22_Y41_N57                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6565                                                                                                                                                                     ; LABCELL_X31_Y40_N33                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6566                                                                                                                                                                     ; LABCELL_X22_Y41_N24                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6567                                                                                                                                                                     ; LABCELL_X19_Y41_N45                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6568                                                                                                                                                                     ; MLABCELL_X21_Y40_N24                         ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6569                                                                                                                                                                     ; MLABCELL_X25_Y40_N0                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6570                                                                                                                                                                     ; LABCELL_X24_Y40_N54                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6571                                                                                                                                                                     ; LABCELL_X24_Y41_N18                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6572                                                                                                                                                                     ; LABCELL_X27_Y39_N42                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6573                                                                                                                                                                     ; LABCELL_X22_Y38_N33                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6574                                                                                                                                                                     ; LABCELL_X24_Y41_N57                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6575                                                                                                                                                                     ; LABCELL_X23_Y39_N3                           ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6576                                                                                                                                                                     ; LABCELL_X22_Y40_N33                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6577                                                                                                                                                                     ; LABCELL_X19_Y40_N51                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6578                                                                                                                                                                     ; LABCELL_X30_Y40_N6                           ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6579                                                                                                                                                                     ; LABCELL_X22_Y37_N12                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6580                                                                                                                                                                     ; LABCELL_X29_Y37_N57                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6581                                                                                                                                                                     ; LABCELL_X30_Y40_N45                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6582                                                                                                                                                                     ; LABCELL_X30_Y39_N42                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6583                                                                                                                                                                     ; MLABCELL_X28_Y41_N24                         ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6584                                                                                                                                                                     ; LABCELL_X29_Y37_N42                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6585                                                                                                                                                                     ; MLABCELL_X28_Y41_N57                         ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6586                                                                                                                                                                     ; LABCELL_X29_Y37_N0                           ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6587                                                                                                                                                                     ; LABCELL_X23_Y41_N45                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6588                                                                                                                                                                     ; LABCELL_X27_Y38_N6                           ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6589                                                                                                                                                                     ; LABCELL_X22_Y38_N21                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6590                                                                                                                                                                     ; LABCELL_X23_Y41_N57                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6591                                                                                                                                                                     ; LABCELL_X23_Y39_N54                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6592                                                                                                                                                                     ; LABCELL_X22_Y40_N15                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6593                                                                                                                                                                     ; LABCELL_X19_Y40_N6                           ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6594                                                                                                                                                                     ; MLABCELL_X28_Y40_N9                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6595                                                                                                                                                                     ; MLABCELL_X21_Y41_N15                         ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6596                                                                                                                                                                     ; LABCELL_X27_Y40_N57                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6597                                                                                                                                                                     ; LABCELL_X31_Y40_N9                           ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6598                                                                                                                                                                     ; LABCELL_X23_Y39_N12                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6599                                                                                                                                                                     ; LABCELL_X23_Y39_N30                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6600                                                                                                                                                                     ; LABCELL_X27_Y38_N3                           ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6601                                                                                                                                                                     ; MLABCELL_X25_Y40_N36                         ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6602                                                                                                                                                                     ; LABCELL_X19_Y39_N18                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6603                                                                                                                                                                     ; MLABCELL_X25_Y39_N27                         ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6604                                                                                                                                                                     ; MLABCELL_X25_Y39_N21                         ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6605                                                                                                                                                                     ; MLABCELL_X21_Y41_N45                         ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6606                                                                                                                                                                     ; MLABCELL_X25_Y39_N3                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6607                                                                                                                                                                     ; MLABCELL_X21_Y40_N36                         ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6608                                                                                                                                                                     ; LABCELL_X22_Y40_N57                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6609                                                                                                                                                                     ; LABCELL_X27_Y42_N45                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6610                                                                                                                                                                     ; MLABCELL_X25_Y42_N27                         ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6611                                                                                                                                                                     ; LABCELL_X22_Y38_N6                           ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6612                                                                                                                                                                     ; LABCELL_X19_Y40_N27                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6613                                                                                                                                                                     ; LABCELL_X30_Y39_N27                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6614                                                                                                                                                                     ; LABCELL_X24_Y38_N48                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6615                                                                                                                                                                     ; LABCELL_X27_Y40_N3                           ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6616                                                                                                                                                                     ; MLABCELL_X28_Y40_N36                         ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6617                                                                                                                                                                     ; LABCELL_X27_Y40_N45                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6618                                                                                                                                                                     ; LABCELL_X29_Y40_N45                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6620                                                                                                                                                                     ; LABCELL_X18_Y41_N12                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6621                                                                                                                                                                     ; LABCELL_X11_Y41_N51                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6622                                                                                                                                                                     ; LABCELL_X11_Y41_N30                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6623                                                                                                                                                                     ; LABCELL_X11_Y41_N54                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6624                                                                                                                                                                     ; LABCELL_X13_Y39_N18                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6625                                                                                                                                                                     ; LABCELL_X12_Y39_N27                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6626                                                                                                                                                                     ; LABCELL_X16_Y38_N33                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6627                                                                                                                                                                     ; MLABCELL_X15_Y38_N54                         ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6628                                                                                                                                                                     ; LABCELL_X11_Y39_N33                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6629                                                                                                                                                                     ; LABCELL_X11_Y39_N39                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6630                                                                                                                                                                     ; LABCELL_X16_Y40_N3                           ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6631                                                                                                                                                                     ; LABCELL_X12_Y39_N30                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6632                                                                                                                                                                     ; LABCELL_X17_Y38_N39                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6633                                                                                                                                                                     ; MLABCELL_X15_Y39_N12                         ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6634                                                                                                                                                                     ; MLABCELL_X21_Y41_N6                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6635                                                                                                                                                                     ; LABCELL_X17_Y39_N42                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6636                                                                                                                                                                     ; LABCELL_X13_Y41_N12                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6637                                                                                                                                                                     ; LABCELL_X11_Y41_N6                           ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6638                                                                                                                                                                     ; LABCELL_X12_Y42_N33                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6639                                                                                                                                                                     ; LABCELL_X10_Y41_N21                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6640                                                                                                                                                                     ; LABCELL_X13_Y39_N57                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6641                                                                                                                                                                     ; LABCELL_X13_Y40_N24                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6642                                                                                                                                                                     ; LABCELL_X17_Y38_N6                           ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6643                                                                                                                                                                     ; MLABCELL_X15_Y38_N9                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6644                                                                                                                                                                     ; LABCELL_X18_Y38_N24                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6645                                                                                                                                                                     ; LABCELL_X16_Y39_N0                           ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6646                                                                                                                                                                     ; LABCELL_X18_Y38_N45                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6647                                                                                                                                                                     ; LABCELL_X19_Y38_N36                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6648                                                                                                                                                                     ; LABCELL_X17_Y40_N18                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6649                                                                                                                                                                     ; LABCELL_X19_Y40_N48                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6650                                                                                                                                                                     ; LABCELL_X17_Y40_N21                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6651                                                                                                                                                                     ; LABCELL_X17_Y40_N54                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6652                                                                                                                                                                     ; LABCELL_X17_Y39_N3                           ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6653                                                                                                                                                                     ; MLABCELL_X15_Y39_N33                         ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6654                                                                                                                                                                     ; LABCELL_X16_Y39_N18                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6655                                                                                                                                                                     ; LABCELL_X17_Y39_N18                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6656                                                                                                                                                                     ; LABCELL_X11_Y41_N48                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6657                                                                                                                                                                     ; LABCELL_X19_Y40_N9                           ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6658                                                                                                                                                                     ; LABCELL_X12_Y39_N45                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6659                                                                                                                                                                     ; LABCELL_X12_Y39_N36                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6660                                                                                                                                                                     ; LABCELL_X12_Y42_N39                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6661                                                                                                                                                                     ; LABCELL_X16_Y38_N51                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6662                                                                                                                                                                     ; LABCELL_X16_Y40_N45                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6663                                                                                                                                                                     ; LABCELL_X17_Y39_N21                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6664                                                                                                                                                                     ; LABCELL_X10_Y41_N39                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6665                                                                                                                                                                     ; LABCELL_X18_Y39_N3                           ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6666                                                                                                                                                                     ; LABCELL_X18_Y39_N42                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6667                                                                                                                                                                     ; LABCELL_X18_Y39_N57                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6668                                                                                                                                                                     ; LABCELL_X17_Y41_N21                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6669                                                                                                                                                                     ; LABCELL_X17_Y41_N12                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6670                                                                                                                                                                     ; LABCELL_X12_Y42_N45                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6671                                                                                                                                                                     ; LABCELL_X10_Y41_N51                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6672                                                                                                                                                                     ; LABCELL_X17_Y41_N33                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6673                                                                                                                                                                     ; LABCELL_X13_Y40_N54                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6674                                                                                                                                                                     ; LABCELL_X16_Y38_N21                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6675                                                                                                                                                                     ; MLABCELL_X15_Y38_N39                         ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6676                                                                                                                                                                     ; MLABCELL_X15_Y39_N42                         ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6677                                                                                                                                                                     ; LABCELL_X16_Y39_N42                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6678                                                                                                                                                                     ; LABCELL_X16_Y40_N18                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6679                                                                                                                                                                     ; LABCELL_X19_Y39_N15                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6680                                                                                                                                                                     ; LABCELL_X17_Y41_N57                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6681                                                                                                                                                                     ; LABCELL_X18_Y41_N51                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6682                                                                                                                                                                     ; MLABCELL_X15_Y40_N54                         ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6683                                                                                                                                                                     ; LABCELL_X18_Y41_N36                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6748                                                                                                                                                                     ; LABCELL_X19_Y33_N30                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6749                                                                                                                                                                     ; MLABCELL_X25_Y34_N24                         ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6750                                                                                                                                                                     ; LABCELL_X22_Y33_N36                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6751                                                                                                                                                                     ; LABCELL_X18_Y33_N9                           ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6752                                                                                                                                                                     ; LABCELL_X22_Y36_N48                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6753                                                                                                                                                                     ; MLABCELL_X28_Y34_N51                         ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6754                                                                                                                                                                     ; MLABCELL_X25_Y33_N57                         ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6755                                                                                                                                                                     ; LABCELL_X23_Y35_N42                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6756                                                                                                                                                                     ; LABCELL_X19_Y33_N39                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6757                                                                                                                                                                     ; LABCELL_X27_Y33_N3                           ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6758                                                                                                                                                                     ; LABCELL_X27_Y33_N45                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6759                                                                                                                                                                     ; LABCELL_X27_Y33_N54                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6760                                                                                                                                                                     ; LABCELL_X19_Y33_N27                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6761                                                                                                                                                                     ; LABCELL_X27_Y33_N57                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6762                                                                                                                                                                     ; LABCELL_X23_Y33_N6                           ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6763                                                                                                                                                                     ; MLABCELL_X21_Y34_N3                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6764                                                                                                                                                                     ; LABCELL_X19_Y35_N54                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6765                                                                                                                                                                     ; LABCELL_X23_Y37_N39                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6766                                                                                                                                                                     ; LABCELL_X22_Y33_N33                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6767                                                                                                                                                                     ; LABCELL_X18_Y33_N6                           ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6768                                                                                                                                                                     ; LABCELL_X22_Y36_N15                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6769                                                                                                                                                                     ; MLABCELL_X25_Y34_N33                         ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6770                                                                                                                                                                     ; MLABCELL_X25_Y33_N51                         ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6771                                                                                                                                                                     ; LABCELL_X22_Y35_N6                           ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6772                                                                                                                                                                     ; LABCELL_X18_Y37_N3                           ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6773                                                                                                                                                                     ; LABCELL_X17_Y37_N12                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6774                                                                                                                                                                     ; LABCELL_X23_Y37_N9                           ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6775                                                                                                                                                                     ; LABCELL_X18_Y37_N45                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6776                                                                                                                                                                     ; LABCELL_X22_Y34_N21                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6777                                                                                                                                                                     ; LABCELL_X27_Y34_N36                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6778                                                                                                                                                                     ; LABCELL_X23_Y34_N42                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6779                                                                                                                                                                     ; LABCELL_X23_Y34_N33                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6780                                                                                                                                                                     ; LABCELL_X18_Y35_N54                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6781                                                                                                                                                                     ; MLABCELL_X25_Y34_N30                         ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6782                                                                                                                                                                     ; LABCELL_X22_Y35_N54                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6783                                                                                                                                                                     ; LABCELL_X18_Y33_N33                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6784                                                                                                                                                                     ; LABCELL_X24_Y36_N57                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6785                                                                                                                                                                     ; LABCELL_X29_Y34_N27                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6786                                                                                                                                                                     ; LABCELL_X29_Y34_N18                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6787                                                                                                                                                                     ; LABCELL_X23_Y35_N39                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6788                                                                                                                                                                     ; LABCELL_X24_Y36_N0                           ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6789                                                                                                                                                                     ; LABCELL_X23_Y36_N33                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6790                                                                                                                                                                     ; LABCELL_X23_Y36_N42                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6791                                                                                                                                                                     ; LABCELL_X23_Y36_N45                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6792                                                                                                                                                                     ; LABCELL_X22_Y34_N9                           ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6793                                                                                                                                                                     ; LABCELL_X29_Y34_N39                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6794                                                                                                                                                                     ; LABCELL_X23_Y33_N15                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6795                                                                                                                                                                     ; LABCELL_X23_Y34_N0                           ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6796                                                                                                                                                                     ; LABCELL_X18_Y35_N39                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6797                                                                                                                                                                     ; LABCELL_X22_Y36_N54                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6798                                                                                                                                                                     ; MLABCELL_X25_Y35_N33                         ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6799                                                                                                                                                                     ; LABCELL_X22_Y34_N0                           ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6800                                                                                                                                                                     ; MLABCELL_X25_Y34_N3                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6801                                                                                                                                                                     ; MLABCELL_X28_Y34_N9                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6802                                                                                                                                                                     ; MLABCELL_X25_Y35_N45                         ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6803                                                                                                                                                                     ; LABCELL_X27_Y34_N39                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6804                                                                                                                                                                     ; LABCELL_X22_Y33_N9                           ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6805                                                                                                                                                                     ; MLABCELL_X25_Y33_N36                         ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6806                                                                                                                                                                     ; LABCELL_X24_Y33_N15                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6807                                                                                                                                                                     ; LABCELL_X24_Y33_N21                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6808                                                                                                                                                                     ; LABCELL_X17_Y33_N54                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6809                                                                                                                                                                     ; LABCELL_X23_Y35_N45                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6810                                                                                                                                                                     ; MLABCELL_X25_Y35_N54                         ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|icart_map~6811                                                                                                                                                                     ; LABCELL_X23_Y34_N54                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|ivoice:i_ivoice|Add3~5                                                                                                                                                             ; MLABCELL_X34_Y16_N18                         ; 14      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|ivoice:i_ivoice|Equal17~2                                                                                                                                                          ; MLABCELL_X34_Y20_N3                          ; 13      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|ivoice:i_ivoice|INST[7]~0                                                                                                                                                          ; LABCELL_X36_Y23_N42                          ; 10      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|ivoice:i_ivoice|ald_ad[7]~1                                                                                                                                                        ; LABCELL_X36_Y25_N54                          ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|ivoice:i_ivoice|diff[7]~1                                                                                                                                                          ; LABCELL_X36_Y20_N18                          ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|ivoice:i_ivoice|divcpt[8]~0                                                                                                                                                        ; LABCELL_X36_Y20_N9                           ; 21      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|ivoice:i_ivoice|fifo[0][9]~0                                                                                                                                                       ; LABCELL_X36_Y25_N15                          ; 640     ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|ivoice:i_ivoice|fifo_lev[4]~1                                                                                                                                                      ; LABCELL_X45_Y23_N54                          ; 11      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|ivoice:i_ivoice|fifo_rd2[3]~1                                                                                                                                                      ; LABCELL_X36_Y23_N3                           ; 10      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|ivoice:i_ivoice|fifo_wd[9]~0                                                                                                                                                       ; LABCELL_X48_Y25_N30                          ; 10      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|ivoice:i_ivoice|index[7]                                                                                                                                                           ; FF_X34_Y23_N23                               ; 53      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|ivoice:i_ivoice|index[8]~1                                                                                                                                                         ; LABCELL_X36_Y23_N30                          ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|ivoice:i_ivoice|index_a[5]                                                                                                                                                         ; FF_X36_Y23_N23                               ; 9       ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|ivoice:i_ivoice|lfsr[0]~3                                                                                                                                                          ; LABCELL_X33_Y23_N3                           ; 15      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|ivoice:i_ivoice|mode[1]~2                                                                                                                                                          ; MLABCELL_X34_Y21_N21                         ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|ivoice:i_ivoice|noise~0                                                                                                                                                            ; LABCELL_X33_Y23_N36                          ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|ivoice:i_ivoice|page[1]~2                                                                                                                                                          ; MLABCELL_X34_Y21_N24                         ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|ivoice:i_ivoice|pc[3]~14                                                                                                                                                           ; LABCELL_X36_Y21_N18                          ; 18      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|ivoice:i_ivoice|pc[3]~15                                                                                                                                                           ; LABCELL_X36_Y21_N12                          ; 18      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|ivoice:i_ivoice|process_2~0                                                                                                                                                        ; LABCELL_X36_Y20_N45                          ; 1       ; Write enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|ivoice:i_ivoice|repeat[0]~5                                                                                                                                                        ; LABCELL_X35_Y20_N33                          ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|ivoice:i_ivoice|repeat[5]~10                                                                                                                                                       ; LABCELL_X35_Y20_N54                          ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|ivoice:i_ivoice|reset                                                                                                                                                              ; FF_X48_Y25_N11                               ; 31      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|ivoice:i_ivoice|ret_pc[4]~2                                                                                                                                                        ; LABCELL_X36_Y23_N36                          ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|ivoice:i_ivoice|ret_pc[5]~1                                                                                                                                                        ; LABCELL_X36_Y23_N45                          ; 14      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|ivoice:i_ivoice|ret_val~0                                                                                                                                                          ; LABCELL_X36_Y20_N39                          ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|ivoice:i_ivoice|romd[15]~2                                                                                                                                                         ; LABCELL_X36_Y23_N57                          ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|ivoice:i_ivoice|romd[7]~0                                                                                                                                                          ; LABCELL_X36_Y23_N0                           ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|ivoice:i_ivoice|samp[14]~0                                                                                                                                                         ; MLABCELL_X28_Y17_N9                          ; 15      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|ivoice:i_ivoice|sound[15]~4                                                                                                                                                        ; LABCELL_X36_Y20_N21                          ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|ivoice:i_ivoice|state.sMICROCODE                                                                                                                                                   ; FF_X33_Y20_N14                               ; 72      ; Sync. load                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|ivoice:i_ivoice|zdata00[0]~0                                                                                                                                                       ; LABCELL_X27_Y18_N0                           ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|ivoice:i_ivoice|zdata01[0]~0                                                                                                                                                       ; LABCELL_X27_Y18_N12                          ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|ivoice:i_ivoice|zdata10[0]~0                                                                                                                                                       ; LABCELL_X27_Y18_N45                          ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|ivoice:i_ivoice|zdata11[0]~0                                                                                                                                                       ; LABCELL_X27_Y18_N21                          ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|ivoice:i_ivoice|zdata20[0]~0                                                                                                                                                       ; MLABCELL_X28_Y17_N21                         ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|ivoice:i_ivoice|zdata21[0]~0                                                                                                                                                       ; MLABCELL_X28_Y17_N27                         ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|ivoice:i_ivoice|zdata30[0]~0                                                                                                                                                       ; MLABCELL_X28_Y17_N15                         ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|ivoice:i_ivoice|zdata31[0]~0                                                                                                                                                       ; MLABCELL_X28_Y17_N6                          ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|ivoice:i_ivoice|zdata40[0]~0                                                                                                                                                       ; LABCELL_X31_Y19_N27                          ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|ivoice:i_ivoice|zdata41[0]~0                                                                                                                                                       ; MLABCELL_X28_Y17_N18                         ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|ivoice:i_ivoice|zdata50[0]~0                                                                                                                                                       ; MLABCELL_X28_Y17_N54                         ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|ivoice:i_ivoice|zdata51[0]~0                                                                                                                                                       ; LABCELL_X30_Y17_N9                           ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|mapcpt[4]                                                                                                                                                                          ; FF_X34_Y39_N14                               ; 38      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|numrange[0]~0                                                                                                                                                                      ; MLABCELL_X39_Y37_N54                         ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|numzone[2]~0                                                                                                                                                                       ; MLABCELL_X39_Y37_N18                         ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|reset_na                                                                                                                                                                           ; LABCELL_X48_Y19_N51                          ; 1095    ; Async. clear, Clock enable, Read enable ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|rom_grom_wr                                                                                                                                                                        ; FF_X45_Y36_N2                                ; 4       ; Write enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|rom_voice_wr                                                                                                                                                                       ; FF_X46_Y36_N32                               ; 2       ; Write enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|smap[0]~16                                                                                                                                                                         ; LABCELL_X35_Y40_N30                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|snd:i_snd2|Equal6~4                                                                                                                                                                ; MLABCELL_X39_Y28_N51                         ; 25      ; Sync. load                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|snd:i_snd2|Mux12~0                                                                                                                                                                 ; LABCELL_X43_Y30_N9                           ; 10      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|snd:i_snd2|Mux20~0                                                                                                                                                                 ; MLABCELL_X39_Y31_N21                         ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|snd:i_snd2|Mux24~0                                                                                                                                                                 ; MLABCELL_X39_Y31_N42                         ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|snd:i_snd2|Mux32~0                                                                                                                                                                 ; MLABCELL_X39_Y31_N39                         ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|snd:i_snd2|Mux36~0                                                                                                                                                                 ; MLABCELL_X39_Y31_N18                         ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|snd:i_snd2|Mux77~0                                                                                                                                                                 ; LABCELL_X43_Y30_N0                           ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|snd:i_snd2|Mux85~0                                                                                                                                                                 ; MLABCELL_X39_Y31_N15                         ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|snd:i_snd2|Mux8~0                                                                                                                                                                  ; LABCELL_X40_Y30_N27                          ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|snd:i_snd2|SONO~0                                                                                                                                                                  ; LABCELL_X45_Y29_N39                          ; 25      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|snd:i_snd2|env_seq[4]~2                                                                                                                                                            ; LABCELL_X42_Y29_N54                          ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|snd:i_snd2|env_shape[3]~0                                                                                                                                                          ; LABCELL_X46_Y29_N27                          ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|snd:i_snd2|noise_cpt[4]~5                                                                                                                                                          ; LABCELL_X46_Y29_N6                           ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|snd:i_snd2|noise_per[1]~0                                                                                                                                                          ; LABCELL_X46_Y29_N54                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|snd:i_snd2|pa_o[6]~1                                                                                                                                                               ; LABCELL_X50_Y29_N12                          ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|snd:i_snd2|pb_in_i~1                                                                                                                                                               ; LABCELL_X46_Y29_N18                          ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|snd:i_snd2|poly17[0]~0                                                                                                                                                             ; LABCELL_X46_Y29_N51                          ; 17      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|snd:i_snd2|ticknoise~0                                                                                                                                                             ; LABCELL_X40_Y31_N54                          ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|snd:i_snd2|tone_a_cpt[11]~2                                                                                                                                                        ; LABCELL_X42_Y30_N51                          ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|snd:i_snd2|tone_a_cpt[4]~0                                                                                                                                                         ; LABCELL_X40_Y30_N54                          ; 12      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|snd:i_snd2|tone_a_m~1                                                                                                                                                              ; LABCELL_X46_Y29_N57                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|snd:i_snd2|tone_b_cpt[11]~2                                                                                                                                                        ; LABCELL_X40_Y31_N42                          ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|snd:i_snd2|tone_b_cpt[6]~0                                                                                                                                                         ; LABCELL_X40_Y31_N9                           ; 12      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|snd:i_snd2|tone_b_m~2                                                                                                                                                              ; LABCELL_X50_Y29_N36                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|snd:i_snd2|tone_c_cpt[10]~0                                                                                                                                                        ; LABCELL_X40_Y31_N18                          ; 12      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|snd:i_snd2|tone_c_cpt[11]~2                                                                                                                                                        ; LABCELL_X46_Y29_N9                           ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|snd:i_snd2|tone_c_m~1                                                                                                                                                              ; LABCELL_X50_Y29_N39                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|snd:i_snd|Equal6~4                                                                                                                                                                 ; LABCELL_X48_Y28_N51                          ; 26      ; Sync. load                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|snd:i_snd|Mux12~0                                                                                                                                                                  ; LABCELL_X46_Y28_N18                          ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|snd:i_snd|Mux20~0                                                                                                                                                                  ; LABCELL_X43_Y27_N9                           ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|snd:i_snd|Mux24~0                                                                                                                                                                  ; LABCELL_X46_Y28_N33                          ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|snd:i_snd|Mux32~0                                                                                                                                                                  ; LABCELL_X43_Y27_N36                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|snd:i_snd|Mux36~0                                                                                                                                                                  ; LABCELL_X46_Y28_N15                          ; 10      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|snd:i_snd|Mux77~0                                                                                                                                                                  ; LABCELL_X46_Y28_N12                          ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|snd:i_snd|Mux85~0                                                                                                                                                                  ; LABCELL_X46_Y28_N30                          ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|snd:i_snd|Mux8~0                                                                                                                                                                   ; LABCELL_X45_Y27_N3                           ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|snd:i_snd|SONO~1                                                                                                                                                                   ; LABCELL_X45_Y30_N48                          ; 26      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|snd:i_snd|env_seq[3]~1                                                                                                                                                             ; LABCELL_X46_Y26_N51                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|snd:i_snd|env_shape[3]~0                                                                                                                                                           ; LABCELL_X46_Y28_N3                           ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|snd:i_snd|noise_cpt[4]~4                                                                                                                                                           ; LABCELL_X46_Y29_N45                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|snd:i_snd|noise_per[4]~0                                                                                                                                                           ; LABCELL_X46_Y28_N6                           ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|snd:i_snd|pb_in_i~0                                                                                                                                                                ; LABCELL_X46_Y28_N0                           ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|snd:i_snd|poly17[0]~0                                                                                                                                                              ; MLABCELL_X39_Y26_N51                         ; 17      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|snd:i_snd|tone_a_cpt[11]~2                                                                                                                                                         ; LABCELL_X45_Y30_N27                          ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|snd:i_snd|tone_a_cpt[3]~0                                                                                                                                                          ; LABCELL_X46_Y27_N15                          ; 12      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|snd:i_snd|tone_a_m~1                                                                                                                                                               ; LABCELL_X46_Y28_N9                           ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|snd:i_snd|tone_b_cpt[11]~2                                                                                                                                                         ; MLABCELL_X39_Y27_N54                         ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|snd:i_snd|tone_b_cpt[7]~0                                                                                                                                                          ; LABCELL_X40_Y27_N57                          ; 12      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|snd:i_snd|tone_b_m~1                                                                                                                                                               ; LABCELL_X50_Y29_N24                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|snd:i_snd|tone_c_cpt[11]~2                                                                                                                                                         ; LABCELL_X45_Y30_N24                          ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|snd:i_snd|tone_c_cpt[1]~0                                                                                                                                                          ; LABCELL_X43_Y28_N24                          ; 12      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|snd:i_snd|tone_c_m~1                                                                                                                                                               ; LABCELL_X50_Y29_N3                           ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|state.sDOWN_LOOP                                                                                                                                                                   ; FF_X42_Y38_N53                               ; 45      ; Sync. load                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|state.sROM                                                                                                                                                                         ; FF_X40_Y37_N26                               ; 31      ; Clock enable, Sync. clear               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|stic:i_stic|Decoder1~1                                                                                                                                                             ; LABCELL_X68_Y26_N33                          ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|stic:i_stic|Decoder1~10                                                                                                                                                            ; LABCELL_X68_Y27_N33                          ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|stic:i_stic|Decoder1~12                                                                                                                                                            ; LABCELL_X68_Y27_N45                          ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|stic:i_stic|Decoder1~14                                                                                                                                                            ; LABCELL_X68_Y26_N24                          ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|stic:i_stic|Decoder1~3                                                                                                                                                             ; LABCELL_X68_Y26_N12                          ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|stic:i_stic|Decoder1~5                                                                                                                                                             ; LABCELL_X68_Y26_N39                          ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|stic:i_stic|Decoder1~7                                                                                                                                                             ; LABCELL_X68_Y26_N21                          ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|stic:i_stic|Decoder1~8                                                                                                                                                             ; LABCELL_X68_Y26_N9                           ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|stic:i_stic|Equal44~0                                                                                                                                                              ; LABCELL_X64_Y25_N42                          ; 50      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|stic:i_stic|LessThan36~3                                                                                                                                                           ; LABCELL_X66_Y23_N57                          ; 12      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|stic:i_stic|LessThan37~2                                                                                                                                                           ; LABCELL_X64_Y24_N24                          ; 11      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|stic:i_stic|ROM_WR~0                                                                                                                                                               ; LABCELL_X48_Y34_N24                          ; 4       ; Write enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|stic:i_stic|ROM_WR~1                                                                                                                                                               ; LABCELL_X48_Y34_N45                          ; 4       ; Write enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|stic:i_stic|altsyncram:ECSROM_H_rtl_0|altsyncram_6dn1:auto_generated|decode_5la:decode2|eq_node[0]~1                                                                               ; LABCELL_X48_Y34_N57                          ; 8       ; Write enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|stic:i_stic|altsyncram:ECSROM_H_rtl_0|altsyncram_6dn1:auto_generated|decode_5la:decode2|eq_node[1]~0                                                                               ; LABCELL_X48_Y34_N0                           ; 8       ; Write enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|stic:i_stic|altsyncram:ECSROM_L_rtl_0|altsyncram_6dn1:auto_generated|decode_5la:decode2|eq_node[0]~1                                                                               ; LABCELL_X48_Y34_N12                          ; 8       ; Write enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|stic:i_stic|altsyncram:ECSROM_L_rtl_0|altsyncram_6dn1:auto_generated|decode_5la:decode2|eq_node[1]~0                                                                               ; LABCELL_X48_Y34_N33                          ; 8       ; Write enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|stic:i_stic|bank[14][1]~1                                                                                                                                                          ; LABCELL_X53_Y27_N3                           ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|stic:i_stic|bank[2][0]~2                                                                                                                                                           ; LABCELL_X53_Y27_N57                          ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|stic:i_stic|bank[7][3]~3                                                                                                                                                           ; LABCELL_X53_Y27_N0                           ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|stic:i_stic|bext_l~1                                                                                                                                                               ; LABCELL_X68_Y26_N48                          ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|stic:i_stic|bg.a~0                                                                                                                                                                 ; LABCELL_X68_Y26_N54                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|stic:i_stic|border[1]~1                                                                                                                                                            ; MLABCELL_X59_Y26_N24                         ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|stic:i_stic|col.col[3]~2                                                                                                                                                           ; LABCELL_X64_Y22_N3                           ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|stic:i_stic|cstack[0][3]~0                                                                                                                                                         ; LABCELL_X57_Y26_N27                          ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|stic:i_stic|cstack[1][3]~1                                                                                                                                                         ; LABCELL_X60_Y26_N57                          ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|stic:i_stic|cstack[2][3]~2                                                                                                                                                         ; LABCELL_X60_Y26_N42                          ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|stic:i_stic|cstack[3][3]~3                                                                                                                                                         ; LABCELL_X57_Y26_N45                          ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|stic:i_stic|cstack_cpt[1]~4                                                                                                                                                        ; LABCELL_X63_Y25_N0                           ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|stic:i_stic|cstack_cpt_mem[1]~1                                                                                                                                                    ; LABCELL_X63_Y25_N12                          ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|stic:i_stic|delay_h[0]~4                                                                                                                                                           ; MLABCELL_X59_Y26_N27                         ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|stic:i_stic|delay_v[2]~1                                                                                                                                                           ; LABCELL_X51_Y27_N6                           ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|stic:i_stic|hpos[8]~0                                                                                                                                                              ; LABCELL_X68_Y26_N3                           ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|stic:i_stic|moba[0][13]~6                                                                                                                                                          ; LABCELL_X55_Y26_N42                          ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|stic:i_stic|moba[1][13]~7                                                                                                                                                          ; LABCELL_X55_Y26_N45                          ; 14      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|stic:i_stic|moba[2][13]~4                                                                                                                                                          ; LABCELL_X55_Y26_N15                          ; 14      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|stic:i_stic|moba[3][13]~5                                                                                                                                                          ; LABCELL_X55_Y26_N12                          ; 14      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|stic:i_stic|moba[4][13]~0                                                                                                                                                          ; LABCELL_X55_Y26_N54                          ; 14      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|stic:i_stic|moba[5][13]~1                                                                                                                                                          ; LABCELL_X55_Y26_N9                           ; 14      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|stic:i_stic|moba[6][13]~2                                                                                                                                                          ; LABCELL_X55_Y26_N30                          ; 14      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|stic:i_stic|moba[7][13]~3                                                                                                                                                          ; LABCELL_X55_Y26_N33                          ; 14      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|stic:i_stic|mobc~0                                                                                                                                                                 ; LABCELL_X61_Y28_N33                          ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|stic:i_stic|mobc~1                                                                                                                                                                 ; LABCELL_X62_Y28_N3                           ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|stic:i_stic|mobc~2                                                                                                                                                                 ; LABCELL_X66_Y28_N30                          ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|stic:i_stic|mobc~3                                                                                                                                                                 ; LABCELL_X66_Y28_N3                           ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|stic:i_stic|mobc~4                                                                                                                                                                 ; LABCELL_X66_Y28_N0                           ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|stic:i_stic|mobc~5                                                                                                                                                                 ; MLABCELL_X65_Y29_N27                         ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|stic:i_stic|mobc~6                                                                                                                                                                 ; LABCELL_X66_Y28_N57                          ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|stic:i_stic|mobc~7                                                                                                                                                                 ; LABCELL_X66_Y29_N54                          ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|stic:i_stic|mobx[0][10]~7                                                                                                                                                          ; MLABCELL_X59_Y23_N33                         ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|stic:i_stic|mobx[1][10]~8                                                                                                                                                          ; MLABCELL_X59_Y23_N42                         ; 11      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|stic:i_stic|mobx[2][10]~5                                                                                                                                                          ; MLABCELL_X59_Y23_N36                         ; 11      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|stic:i_stic|mobx[3][10]~6                                                                                                                                                          ; MLABCELL_X59_Y23_N9                          ; 11      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|stic:i_stic|mobx[4][10]~1                                                                                                                                                          ; MLABCELL_X59_Y23_N45                         ; 11      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|stic:i_stic|mobx[5][10]~2                                                                                                                                                          ; LABCELL_X60_Y23_N0                           ; 11      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|stic:i_stic|mobx[6][10]~3                                                                                                                                                          ; MLABCELL_X59_Y23_N39                         ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|stic:i_stic|mobx[7][10]~4                                                                                                                                                          ; LABCELL_X60_Y23_N30                          ; 11      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|stic:i_stic|moby[0][11]~8                                                                                                                                                          ; LABCELL_X64_Y26_N21                          ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|stic:i_stic|moby[1][11]~7                                                                                                                                                          ; LABCELL_X62_Y26_N33                          ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|stic:i_stic|moby[2][11]~5                                                                                                                                                          ; LABCELL_X64_Y26_N36                          ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|stic:i_stic|moby[3][11]~6                                                                                                                                                          ; LABCELL_X64_Y26_N18                          ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|stic:i_stic|moby[4][11]~1                                                                                                                                                          ; LABCELL_X61_Y27_N36                          ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|stic:i_stic|moby[5][11]~2                                                                                                                                                          ; LABCELL_X61_Y27_N42                          ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|stic:i_stic|moby[6][11]~3                                                                                                                                                          ; LABCELL_X64_Y26_N30                          ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|stic:i_stic|moby[7][11]~4                                                                                                                                                          ; LABCELL_X64_Y26_N33                          ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|stic:i_stic|over.col[3]~1                                                                                                                                                          ; LABCELL_X68_Y25_N21                          ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|stic:i_stic|padrs[14]~0                                                                                                                                                            ; LABCELL_X51_Y27_N36                          ; 18      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|stic:i_stic|padrsc[11]~0                                                                                                                                                           ; LABCELL_X50_Y26_N57                          ; 23      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|stic:i_stic|pwr_ecsram                                                                                                                                                             ; FF_X52_Y28_N4                                ; 2       ; Write enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|stic:i_stic|pwr_gram                                                                                                                                                               ; FF_X52_Y27_N34                               ; 2       ; Write enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|stic:i_stic|pwr_scram                                                                                                                                                              ; FF_X57_Y25_N13                               ; 1       ; Write enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|stic:i_stic|pwr_sysram                                                                                                                                                             ; FF_X59_Y26_N1                                ; 2       ; Write enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|stic:i_stic|pwr~0                                                                                                                                                                  ; LABCELL_X50_Y26_N36                          ; 20      ; Sync. load                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|stic:i_stic|under.col[3]~1                                                                                                                                                         ; LABCELL_X68_Y25_N57                          ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|stic:i_stic|vid_ce                                                                                                                                                                 ; FF_X64_Y25_N26                               ; 31      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|stic:i_stic|vpos[8]~0                                                                                                                                                              ; LABCELL_X63_Y25_N24                          ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|tick_cpu                                                                                                                                                                           ; FF_X51_Y31_N17                               ; 76      ; Clock enable, Sync. clear               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|tick_ivoice                                                                                                                                                                        ; FF_X34_Y17_N14                               ; 75      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|w_a[6]~0                                                                                                                                                                           ; LABCELL_X43_Y36_N36                          ; 21      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|intv_core:intv_core|w_a[6]~1                                                                                                                                                                           ; LABCELL_X43_Y36_N33                          ; 21      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[0]                                                                                                           ; PLLOUTPUTCOUNTER_X89_Y5_N1                   ; 12132   ; Clock                                   ; yes    ; Global Clock         ; GCLK7            ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[0]                                                                                                           ; PLLOUTPUTCOUNTER_X89_Y5_N1                   ; 2       ; Clock                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[9]~1                                             ; LABCELL_X79_Y5_N3                            ; 25      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q[15]~0                           ; LABCELL_X79_Y1_N36                           ; 16      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q[15]~1                           ; LABCELL_X79_Y1_N9                            ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[10]~0                           ; LABCELL_X81_Y1_N9                            ; 16      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[10]~1                           ; LABCELL_X79_Y1_N33                           ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|phase_en_counter[1]~0    ; LABCELL_X74_Y6_N39                           ; 22      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|phase_en_counter[1]~1    ; LABCELL_X73_Y6_N51                           ; 21      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|shifts_done_counter[2]~0 ; LABCELL_X74_Y6_N51                           ; 21      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|shifts_done_counter[2]~1 ; LABCELL_X73_Y4_N0                            ; 20      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|int_dprio_init_done~0    ; LABCELL_X88_Y3_N12                           ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|rst_n[1]                 ; FF_X79_Y1_N23                                ; 8       ; Async. clear                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst|counter[8]~1                       ; LABCELL_X74_Y7_N51                           ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst|local_reset                        ; FF_X78_Y6_N26                                ; 282     ; Async. clear, Sync. clear, Sync. load   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst|local_reset~0                      ; LABCELL_X74_Y7_N39                           ; 12      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[9]~0                                     ; LABCELL_X81_Y5_N12                           ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[0][1]~7                                         ; MLABCELL_X84_Y6_N51                          ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[11][1]~10                                       ; LABCELL_X81_Y6_N21                           ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[13][3]~11                                       ; LABCELL_X79_Y5_N0                            ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[14][0]~2                                        ; LABCELL_X79_Y6_N9                            ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[15][2]~1                                        ; LABCELL_X81_Y6_N24                           ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[16][0]~0                                        ; LABCELL_X81_Y6_N54                           ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[17][2]~12                                       ; LABCELL_X81_Y6_N57                           ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][1]~6                                         ; LABCELL_X81_Y6_N45                           ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[3][2]~8                                         ; LABCELL_X77_Y5_N0                            ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[5][2]~5                                         ; LABCELL_X79_Y5_N6                            ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[6][1]~4                                         ; MLABCELL_X78_Y6_N54                          ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[7][3]~9                                         ; LABCELL_X81_Y6_N27                           ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[8][3]~3                                         ; LABCELL_X79_Y6_N6                            ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[10][0]~1                                        ; LABCELL_X79_Y6_N27                           ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[12][3]~0                                        ; LABCELL_X79_Y6_N48                           ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[2][0]~2                                         ; MLABCELL_X78_Y6_N0                           ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[4]~0                               ; LABCELL_X81_Y5_N54                           ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_hi[0]~0                                             ; LABCELL_X77_Y4_N54                           ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel[0]~2                                              ; LABCELL_X77_Y4_N0                            ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[8]~0                                              ; LABCELL_X77_Y4_N15                           ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_lo[0]~1                                             ; LABCELL_X77_Y4_N45                           ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_bypass_en~0                                         ; LABCELL_X77_Y4_N30                           ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[12]~4                                          ; LABCELL_X73_Y4_N42                           ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_freak:video_freak|ARXG[12]~2                                                                                                                                                                     ; LABCELL_X19_Y46_N36                          ; 23      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_freak:video_freak|ARYG[12]~0                                                                                                                                                                     ; LABCELL_X19_Y46_N9                           ; 24      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_freak:video_freak|LessThan1~9                                                                                                                                                                    ; LABCELL_X23_Y45_N45                          ; 12      ; Sync. load                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_freak:video_freak|WideOr1                                                                                                                                                                        ; LABCELL_X19_Y46_N6                           ; 48      ; Sync. load                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_freak:video_freak|always0~0                                                                                                                                                                      ; LABCELL_X19_Y45_N42                          ; 32      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_freak:video_freak|always0~1                                                                                                                                                                      ; LABCELL_X18_Y46_N9                           ; 30      ; Clock enable, Sync. load                ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_freak:video_freak|always0~2                                                                                                                                                                      ; MLABCELL_X15_Y45_N30                         ; 49      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_freak:video_freak|arxo[10]~0                                                                                                                                                                     ; MLABCELL_X21_Y46_N0                          ; 28      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_freak:video_freak|hsize[0]~3                                                                                                                                                                     ; MLABCELL_X28_Y45_N42                         ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_freak:video_freak|mul_start                                                                                                                                                                      ; FF_X19_Y46_N5                                ; 74      ; Sync. clear, Sync. load                 ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_freak:video_freak|mul_start~0                                                                                                                                                                    ; LABCELL_X19_Y46_N30                          ; 17      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_freak:video_freak|sys_umul:mul|result[12]~0                                                                                                                                                      ; MLABCELL_X15_Y45_N51                         ; 29      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_freak:video_freak|vadj[11]                                                                                                                                                                       ; FF_X24_Y45_N29                               ; 13      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_freak:video_freak|vcalc[1]                                                                                                                                                                       ; FF_X19_Y46_N50                               ; 24      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_freak:video_freak|vcalc~0                                                                                                                                                                        ; LABCELL_X19_Y45_N51                          ; 18      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_freak:video_freak|vcpt[11]~0                                                                                                                                                                     ; LABCELL_X19_Y45_N45                          ; 14      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|Decoder0~0                                                                                                                                               ; LABCELL_X22_Y49_N30                          ; 13      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|Decoder0~1                                                                                                                                               ; LABCELL_X22_Y49_N33                          ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|arxf[12]~2                                                                                                                                               ; LABCELL_X22_Y49_N24                          ; 25      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|arxf~0                                                                                                                                                   ; LABCELL_X22_Y49_N21                          ; 15      ; Sync. load                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|cnt[0]                                                                                                                                                   ; FF_X22_Y49_N41                               ; 28      ; Sync. clear, Sync. load                 ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|div_den[0]~1                                                                                                                                             ; LABCELL_X22_Y49_N9                           ; 36      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|div_num[18]~0                                                                                                                                            ; LABCELL_X22_Y49_N12                          ; 14      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|div_start                                                                                                                                                ; FF_X17_Y48_N41                               ; 48      ; Sync. clear, Sync. load                 ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|mul_arg2[1]~1                                                                                                                                            ; LABCELL_X17_Y48_N21                          ; 23      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|mul_arg2[2]~0                                                                                                                                            ; LABCELL_X19_Y48_N3                           ; 11      ; Sync. load                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|mul_start                                                                                                                                                ; FF_X17_Y48_N20                               ; 87      ; Sync. clear, Sync. load                 ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|mul_start~0                                                                                                                                              ; LABCELL_X22_Y49_N3                           ; 11      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_udiv:div|rem[30]~0                                                                                                                                   ; LABCELL_X18_Y48_N57                          ; 40      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_udiv:div|result[0]~0                                                                                                                                 ; LABCELL_X17_Y48_N36                          ; 27      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|add[2]~0                                                                                                                                    ; LABCELL_X16_Y48_N30                          ; 50      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_freak:video_freak|video_scale_int:scale|sys_umul:mul|result[7]~0                                                                                                                                 ; LABCELL_X18_Y50_N6                           ; 37      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|CE_PIXEL                                                                                                                                                                       ; FF_X66_Y19_N32                               ; 71      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|gamma_corr:gamma|Decoder0~0                                                                                                                                                    ; LABCELL_X61_Y15_N6                           ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|gamma_corr:gamma|Decoder0~1                                                                                                                                                    ; LABCELL_X61_Y15_N18                          ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|gamma_corr:gamma|always2~0                                                                                                                                                     ; LABCELL_X60_Y15_N12                          ; 59      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|gamma_corr:gamma|gamma_index[6]~1                                                                                                                                              ; LABCELL_X61_Y15_N3                           ; 10      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Equal8~17                                                                                                                                                       ; LABCELL_X67_Y20_N30                          ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i30[18]~0                                                                                                                               ; LABCELL_X70_Y13_N6                           ; 24      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i30[18]~3                                                                                                                               ; LABCELL_X70_Y13_N30                          ; 24      ; Sync. load                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Curr1[7]~0                                                                                                                                            ; LABCELL_X73_Y10_N18                          ; 159     ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Equal1~0                                                                                                                                              ; LABCELL_X73_Y10_N0                           ; 123     ; Sync. load                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Prev2[7]~1                                                                                                                                            ; MLABCELL_X65_Y12_N48                         ; 74      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|always1~0                                                                                                                                             ; LABCELL_X66_Y11_N54                          ; 254     ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|curbuf                                                                                                                                                ; FF_X70_Y8_N26                                ; 31      ; Sync. load                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|comb~0                                                                                                                                ; LABCELL_X70_Y8_N21                           ; 3       ; Write enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|comb~1                                                                                                                                ; LABCELL_X70_Y8_N27                           ; 3       ; Write enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|offs[4]~0                                                                                                                                             ; LABCELL_X73_Y9_N33                           ; 15      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|old_reset_frame~0                                                                                                                                     ; LABCELL_X70_Y8_N3                            ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|outpixel_x2[0]~1                                                                                                                                      ; MLABCELL_X65_Y14_N48                         ; 48      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|prevbuf                                                                                                                                               ; FF_X70_Y8_N44                                ; 24      ; Sync. load                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|read_x[0]~3                                                                                                                                           ; MLABCELL_X65_Y15_N51                         ; 15      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|waddr[0]~1                                                                                                                                            ; MLABCELL_X65_Y9_N27                          ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|wrdata[0]~2                                                                                                                                           ; MLABCELL_X72_Y14_N33                         ; 24      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|wrdata[48]~1                                                                                                                                          ; LABCELL_X63_Y12_N51                          ; 72      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|wrdata[72]~0                                                                                                                                          ; MLABCELL_X72_Y14_N42                         ; 24      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|wrout_addr[0]~0                                                                                                                                       ; LABCELL_X74_Y10_N24                          ; 13      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|wrout_en                                                                                                                                              ; FF_X75_Y11_N52                               ; 20      ; Write enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|wrpix[0]~0                                                                                                                                            ; MLABCELL_X72_Y14_N39                         ; 25      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|wrpix[0]~1                                                                                                                                            ; LABCELL_X61_Y13_N51                          ; 34      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|always0~0                                                                                                                                                       ; LABCELL_X67_Y20_N18                          ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|always0~1                                                                                                                                                       ; LABCELL_X66_Y20_N39                          ; 11      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|always0~3                                                                                                                                                       ; LABCELL_X66_Y18_N33                          ; 10      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|always2~1                                                                                                                                                       ; LABCELL_X68_Y18_N0                           ; 9       ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|always3~0                                                                                                                                                       ; LABCELL_X67_Y20_N21                          ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|always3~1                                                                                                                                                       ; LABCELL_X66_Y19_N18                          ; 77      ; Clock enable, Sync. clear               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|always3~2                                                                                                                                                       ; LABCELL_X66_Y19_N21                          ; 31      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|ce_x1i                                                                                                                                                          ; FF_X66_Y18_N56                               ; 25      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|ce_x4i                                                                                                                                                          ; FF_X66_Y18_N44                               ; 518     ; Clock enable, Sync. clear               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|ce_x4o                                                                                                                                                          ; FF_X67_Y18_N26                               ; 11      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|comb~0                                                                                                                                                          ; LABCELL_X66_Y19_N42                          ; 16      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|pix_in_cnt[1]~2                                                                                                                                                 ; LABCELL_X66_Y18_N0                           ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|pix_len[7]~1                                                                                                                                                    ; LABCELL_X70_Y18_N54                          ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|pix_out_cnt[1]~2                                                                                                                                                ; LABCELL_X68_Y18_N54                          ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|pixsz2[6]~0                                                                                                                                                     ; LABCELL_X66_Y20_N21                          ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|vbo~0                                                                                                                                                           ; LABCELL_X71_Y21_N42                          ; 40      ; Clock enable, Sync. clear               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; hcalc[9]~0                                                                                                                                                                                                     ; MLABCELL_X28_Y52_N18                         ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; hdmi_config:hdmi_config|Equal0~6                                                                                                                                                                               ; LABCELL_X43_Y13_N18                          ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; hdmi_config:hdmi_config|LUT_INDEX[6]~1                                                                                                                                                                         ; LABCELL_X42_Y14_N54                          ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; hdmi_config:hdmi_config|i2c:i2c_av|LessThan0~5                                                                                                                                                                 ; LABCELL_X36_Y10_N6                           ; 25      ; Sync. load                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; hdmi_config:hdmi_config|i2c:i2c_av|always1~0                                                                                                                                                                   ; LABCELL_X42_Y14_N39                          ; 30      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; hdmi_height~2                                                                                                                                                                                                  ; LABCELL_X29_Y53_N42                          ; 12      ; Sync. load                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; hdmi_tx_clk                                                                                                                                                                                                    ; CLKSEL_X42_Y0_N5                             ; 56      ; Clock                                   ; yes    ; Global Clock         ; GCLK5            ; --                        ; --            ; --            ; pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[0] ; emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[0] ; comb~45        ; VCC            ;
; hdmi_width~5                                                                                                                                                                                                   ; LABCELL_X36_Y51_N51                          ; 12      ; Sync. load                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; hmini[11]~0                                                                                                                                                                                                    ; LABCELL_X35_Y52_N39                          ; 48      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; io_uio                                                                                                                                                                                                         ; LABCELL_X19_Y54_N9                           ; 111     ; Sync. clear, Sync. load                 ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; led_state[0]~2                                                                                                                                                                                                 ; LABCELL_X37_Y43_N18                          ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; mcp23009:mcp23009|WideNand0                                                                                                                                                                                    ; LABCELL_X63_Y5_N36                           ; 30      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; mcp23009:mcp23009|btn[1]~1                                                                                                                                                                                     ; LABCELL_X63_Y5_N18                           ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; mcp23009:mcp23009|din[12]~1                                                                                                                                                                                    ; LABCELL_X63_Y5_N3                            ; 11      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; mcp23009:mcp23009|i2c:i2c|LessThan0~5                                                                                                                                                                          ; LABCELL_X61_Y2_N48                           ; 25      ; Sync. load                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; mcp23009:mcp23009|i2c:i2c|always1~0                                                                                                                                                                            ; LABCELL_X66_Y5_N42                           ; 30      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; old_vs~0                                                                                                                                                                                                       ; LABCELL_X43_Y11_N12                          ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; osd:hdmi_osd|Equal10~13                                                                                                                                                                                        ; LABCELL_X16_Y64_N9                           ; 27      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; osd:hdmi_osd|WideNand0                                                                                                                                                                                         ; LABCELL_X19_Y64_N48                          ; 42      ; Sync. load                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; osd:hdmi_osd|WideNand1                                                                                                                                                                                         ; LABCELL_X13_Y65_N57                          ; 22      ; Sync. load                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; osd:hdmi_osd|always1~0                                                                                                                                                                                         ; LABCELL_X13_Y68_N57                          ; 23      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; osd:hdmi_osd|always1~1                                                                                                                                                                                         ; LABCELL_X18_Y68_N51                          ; 31      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; osd:hdmi_osd|always3~12                                                                                                                                                                                        ; LABCELL_X19_Y67_N21                          ; 22      ; Sync. load                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; osd:hdmi_osd|always3~4                                                                                                                                                                                         ; LABCELL_X19_Y67_N24                          ; 90      ; Sync. clear, Sync. load                 ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; osd:hdmi_osd|bcnt[7]~2                                                                                                                                                                                         ; LABCELL_X19_Y62_N0                           ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; osd:hdmi_osd|bcnt~0                                                                                                                                                                                            ; LABCELL_X19_Y62_N3                           ; 16      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; osd:hdmi_osd|ce_pix                                                                                                                                                                                            ; FF_X12_Y70_N2                                ; 423     ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; osd:hdmi_osd|cmd[0]~1                                                                                                                                                                                          ; LABCELL_X19_Y62_N54                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; osd:hdmi_osd|h_osd_start[16]~1                                                                                                                                                                                 ; LABCELL_X19_Y67_N6                           ; 22      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; osd:hdmi_osd|info                                                                                                                                                                                              ; FF_X19_Y62_N8                                ; 100     ; Sync. clear, Sync. load                 ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; osd:hdmi_osd|infoh[3]~0                                                                                                                                                                                        ; MLABCELL_X15_Y65_N33                         ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; osd:hdmi_osd|infow[3]~0                                                                                                                                                                                        ; MLABCELL_X15_Y65_N12                         ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; osd:hdmi_osd|infox[0]~4                                                                                                                                                                                        ; MLABCELL_X15_Y65_N15                         ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; osd:hdmi_osd|infoy[0]~0                                                                                                                                                                                        ; MLABCELL_X15_Y65_N54                         ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; osd:hdmi_osd|osd_buffer~0                                                                                                                                                                                      ; LABCELL_X19_Y62_N12                          ; 4       ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; osd:hdmi_osd|osd_vcnt[13]~19                                                                                                                                                                                   ; LABCELL_X11_Y65_N45                          ; 12      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; osd:hdmi_osd|pixcnt[8]~4                                                                                                                                                                                       ; LABCELL_X12_Y69_N54                          ; 27      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; osd:hdmi_osd|pixsz~5                                                                                                                                                                                           ; LABCELL_X11_Y70_N48                          ; 15      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; osd:hdmi_osd|rot[0]~0                                                                                                                                                                                          ; MLABCELL_X15_Y65_N30                         ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; osd:hdmi_osd|v_cnt[6]~3                                                                                                                                                                                        ; MLABCELL_X21_Y64_N48                         ; 32      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; osd:vga_osd|Equal10~12                                                                                                                                                                                         ; MLABCELL_X15_Y55_N54                         ; 33      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; osd:vga_osd|WideNand0                                                                                                                                                                                          ; LABCELL_X17_Y56_N48                          ; 28      ; Sync. load                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; osd:vga_osd|WideNand1                                                                                                                                                                                          ; LABCELL_X12_Y54_N0                           ; 22      ; Sync. load                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; osd:vga_osd|always1~0                                                                                                                                                                                          ; LABCELL_X23_Y58_N54                          ; 23      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; osd:vga_osd|always1~1                                                                                                                                                                                          ; LABCELL_X23_Y58_N57                          ; 22      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; osd:vga_osd|always3~11                                                                                                                                                                                         ; LABCELL_X19_Y56_N42                          ; 22      ; Sync. load                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; osd:vga_osd|always3~5                                                                                                                                                                                          ; LABCELL_X19_Y56_N45                          ; 80      ; Sync. clear, Sync. load                 ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; osd:vga_osd|bcnt[0]~0                                                                                                                                                                                          ; LABCELL_X19_Y54_N39                          ; 18      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; osd:vga_osd|bcnt[0]~2                                                                                                                                                                                          ; LABCELL_X19_Y54_N24                          ; 18      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; osd:vga_osd|ce_pix                                                                                                                                                                                             ; FF_X23_Y59_N26                               ; 408     ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; osd:vga_osd|cmd[0]~1                                                                                                                                                                                           ; LABCELL_X19_Y54_N45                          ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; osd:vga_osd|h_osd_start[18]~1                                                                                                                                                                                  ; MLABCELL_X15_Y55_N57                         ; 22      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; osd:vga_osd|info                                                                                                                                                                                               ; FF_X11_Y54_N23                               ; 85      ; Sync. clear, Sync. load                 ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; osd:vga_osd|infoh[3]~0                                                                                                                                                                                         ; LABCELL_X17_Y54_N3                           ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; osd:vga_osd|infow[3]~0                                                                                                                                                                                         ; LABCELL_X17_Y54_N0                           ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; osd:vga_osd|infox[0]~3                                                                                                                                                                                         ; LABCELL_X17_Y54_N6                           ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; osd:vga_osd|infoy[0]~0                                                                                                                                                                                         ; LABCELL_X17_Y54_N9                           ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; osd:vga_osd|osd_buffer~1                                                                                                                                                                                       ; LABCELL_X19_Y54_N48                          ; 4       ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; osd:vga_osd|osd_vcnt[17]~4                                                                                                                                                                                     ; LABCELL_X16_Y53_N57                          ; 12      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; osd:vga_osd|pixcnt[16]~4                                                                                                                                                                                       ; LABCELL_X23_Y59_N9                           ; 24      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; osd:vga_osd|pixsz~3                                                                                                                                                                                            ; LABCELL_X24_Y58_N54                          ; 16      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; osd:vga_osd|rot[0]~0                                                                                                                                                                                           ; LABCELL_X17_Y54_N27                          ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; osd:vga_osd|v_cnt[17]~1                                                                                                                                                                                        ; LABCELL_X17_Y55_N36                          ; 25      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_audio:pll_audio|pll_audio_0002:pll_audio_inst|altera_pll:altera_pll_i|outclk_wire[0]                                                                                                                       ; PLLOUTPUTCOUNTER_X0_Y63_N1                   ; 1575    ; Clock                                   ; yes    ; Global Clock         ; GCLK15           ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[6]~1                                                     ; LABCELL_X10_Y6_N36                           ; 18      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~46                                                    ; LABCELL_X19_Y4_N27                           ; 16      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~47                                                    ; LABCELL_X18_Y2_N36                           ; 16      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q[1]~0                                    ; LABCELL_X13_Y3_N57                           ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[12]~0                                   ; LABCELL_X18_Y2_N39                           ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|phase_en_counter[13]~0           ; LABCELL_X18_Y7_N15                           ; 16      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|phase_en_counter[13]~1           ; LABCELL_X18_Y7_N33                           ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|shifts_done_counter[14]~0        ; MLABCELL_X21_Y5_N48                          ; 15      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|shifts_done_counter[14]~1        ; MLABCELL_X21_Y5_N27                          ; 15      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|int_dprio_init_done~0            ; LABCELL_X10_Y1_N24                           ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|rst_n[1]                         ; FF_X9_Y2_N41                                 ; 9       ; Async. clear                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst|counter[0]~0                               ; LABCELL_X16_Y1_N30                           ; 10      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst|counter[0]~1                               ; LABCELL_X16_Y1_N33                           ; 10      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst|reset                                      ; LABCELL_X16_Y5_N54                           ; 501     ; Async. clear, Sync. clear, Sync. load   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[0][4]~5                                                 ; LABCELL_X11_Y2_N15                           ; 18      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[11][6]~7                                                ; LABCELL_X11_Y2_N12                           ; 18      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[13][6]~9                                                ; MLABCELL_X21_Y5_N45                          ; 18      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[14][3]~8                                                ; LABCELL_X9_Y7_N9                             ; 18      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[15][3]~1                                                ; MLABCELL_X21_Y5_N39                          ; 18      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[16][3]~0                                                ; LABCELL_X11_Y2_N30                           ; 18      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[17][6]~10                                               ; LABCELL_X11_Y2_N42                           ; 18      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][1]~4                                                 ; LABCELL_X11_Y2_N54                           ; 18      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[2][4]~3                                                 ; LABCELL_X11_Y2_N24                           ; 18      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[5][3]~6                                                 ; MLABCELL_X15_Y8_N6                           ; 18      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[8][6]~2                                                 ; LABCELL_X9_Y7_N6                             ; 18      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[12][3]~5                                                ; MLABCELL_X15_Y8_N3                           ; 18      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[3][3]~2                                                 ; LABCELL_X11_Y2_N27                           ; 18      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[4][6]~1                                                 ; MLABCELL_X15_Y8_N12                          ; 18      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[6][0]~0                                                 ; MLABCELL_X6_Y4_N3                            ; 18      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[7][1]~3                                                 ; MLABCELL_X21_Y5_N30                          ; 18      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[9][7]~4                                                 ; LABCELL_X11_Y2_N57                           ; 18      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[10]~0                                      ; LABCELL_X11_Y2_N51                           ; 18      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_bwctrl_value[2]~0                                                 ; MLABCELL_X21_Y5_N0                           ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_lo[2]~0                                                     ; LABCELL_X17_Y5_N21                           ; 18      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel[1]~6                                                      ; LABCELL_X17_Y2_N54                           ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cp_current_value[1]~1                                             ; MLABCELL_X21_Y3_N54                          ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[3]~0                                            ; LABCELL_X17_Y5_N0                            ; 23      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[12]~0                                                     ; LABCELL_X17_Y5_N30                           ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_hi[4]~0                                                     ; LABCELL_X17_Y5_N42                           ; 18      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_hi[4]~0                                                     ; LABCELL_X17_Y5_N15                           ; 18      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[15]~0                                                  ; LABCELL_X17_Y5_N24                           ; 17      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[0]                                                                                               ; PLLOUTPUTCOUNTER_X0_Y5_N1                    ; 2063    ; Clock                                   ; yes    ; Global Clock         ; GCLK6            ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[0]                                                                                               ; PLLOUTPUTCOUNTER_X0_Y5_N1                    ; 2       ; Clock                                   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|Delay~0                                                                                                                                                                              ; LABCELL_X35_Y49_N15                          ; 15      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|Delay~1                                                                                                                                                                              ; LABCELL_X35_Y49_N33                          ; 12      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|Sampler~31                                                                                                                                                                           ; LABCELL_X29_Y9_N12                           ; 25      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|Sampler~32                                                                                                                                                                           ; LABCELL_X27_Y11_N3                           ; 24      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|Sampler~33                                                                                                                                                                           ; LABCELL_X27_Y11_N6                           ; 24      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|Schmurtz~4                                                                                                                                                                           ; LABCELL_X29_Y7_N36                           ; 41      ; Sync. load                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|col[3]~3                                                                                                                                                                             ; LABCELL_X29_Y8_N36                           ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|cpt[1]~1                                                                                                                                                                             ; LABCELL_X24_Y8_N39                           ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|expand                                                                                                                                                                               ; FF_X27_Y12_N2                                ; 26      ; Sync. load                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|i_delay[1]~7                                                                                                                                                                         ; LABCELL_X35_Y48_N51                          ; 14      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|i_line[11]~0                                                                                                                                                                         ; LABCELL_X35_Y49_N51                          ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|ifsize[23]~0                                                                                                                                                                         ; LABCELL_X29_Y9_N51                           ; 24      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|logcpt[4]~2                                                                                                                                                                          ; LABCELL_X35_Y11_N33                          ; 23      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|mfrac[31]~2                                                                                                                                                                          ; MLABCELL_X25_Y7_N3                           ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|mfrac[40]~4                                                                                                                                                                          ; MLABCELL_X25_Y7_N48                          ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|mfrac_mem[31]~0                                                                                                                                                                      ; MLABCELL_X25_Y7_N42                          ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|mfrac_mem[40]~1                                                                                                                                                                      ; MLABCELL_X25_Y7_N36                          ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|mfrac_ref[0]~0                                                                                                                                                                       ; MLABCELL_X25_Y7_N0                           ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|mfrac_ref[32]~1                                                                                                                                                                      ; MLABCELL_X25_Y7_N51                          ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|mul[15]~0                                                                                                                                                                            ; MLABCELL_X25_Y7_N21                          ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|offset[23]~0                                                                                                                                                                         ; LABCELL_X29_Y9_N15                           ; 24      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|ofsize[22]~0                                                                                                                                                                         ; LABCELL_X27_Y11_N0                           ; 24      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|osizep[18]~0                                                                                                                                                                         ; LABCELL_X27_Y11_N27                          ; 24      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|pdata[15]~0                                                                                                                                                                          ; MLABCELL_X21_Y6_N24                          ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|state.sW1                                                                                                                                                                            ; FF_X18_Y8_N26                                ; 22      ; Sync. load                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|state.sW5                                                                                                                                                                            ; FF_X18_Y8_N50                                ; 21      ; Sync. clear, Sync. load                 ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|sync                                                                                                                                                                                 ; FF_X29_Y9_N50                                ; 36      ; Sync. clear, Sync. load                 ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|tune_freq[4]~0                                                                                                                                                                       ; MLABCELL_X34_Y12_N6                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|tune_freq[4]~4                                                                                                                                                                       ; LABCELL_X29_Y9_N48                           ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|tune_phase[4]~4                                                                                                                                                                      ; LABCELL_X33_Y10_N12                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|udiff[0]~0                                                                                                                                                                           ; LABCELL_X29_Y9_N30                           ; 48      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|up_v~1                                                                                                                                                                               ; LABCELL_X29_Y8_N0                            ; 49      ; Sync. load                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; reset_req                                                                                                                                                                                                      ; FF_X48_Y44_N53                               ; 342     ; Async. clear, Clock enable              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; scaler_flt[0]~1                                                                                                                                                                                                ; LABCELL_X37_Y43_N3                           ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; scaler_out                                                                                                                                                                                                     ; FF_X37_Y41_N14                               ; 231     ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; scaler_out~1                                                                                                                                                                                                   ; LABCELL_X37_Y43_N27                          ; 11      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; scanlines:HDMI_scanlines|scanline[0]~1                                                                                                                                                                         ; LABCELL_X43_Y43_N21                          ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; scanlines:VGA_scanlines|scanline[0]~1                                                                                                                                                                          ; LABCELL_X45_Y12_N0                           ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; state[1]                                                                                                                                                                                                       ; FF_X28_Y52_N44                               ; 57      ; Sync. load                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; state[2]                                                                                                                                                                                                       ; FF_X28_Y52_N53                               ; 70      ; Sync. load                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; sync_fix:sync_h|always0~0                                                                                                                                                                                      ; MLABCELL_X72_Y23_N48                         ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; sync_fix:sync_h|always0~1                                                                                                                                                                                      ; MLABCELL_X72_Y23_N33                         ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; sync_fix:sync_h|always0~2                                                                                                                                                                                      ; MLABCELL_X72_Y23_N30                         ; 46      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; sync_fix:sync_v|always0~0                                                                                                                                                                                      ; LABCELL_X74_Y20_N33                          ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; sync_fix:sync_v|always0~1                                                                                                                                                                                      ; LABCELL_X74_Y20_N15                          ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; sync_fix:sync_v|always0~2                                                                                                                                                                                      ; MLABCELL_X72_Y20_N51                         ; 39      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; sync_line[11]~0                                                                                                                                                                                                ; MLABCELL_X47_Y40_N39                         ; 18      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; sync_line[11]~1                                                                                                                                                                                                ; MLABCELL_X47_Y40_N45                         ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; sys_umuldiv:ar_muldiv|comb~0                                                                                                                                                                                   ; LABCELL_X27_Y51_N18                          ; 91      ; Clock enable, Sync. clear, Sync. load   ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; sys_umuldiv:ar_muldiv|sys_udiv:udiv|rem[31]~0                                                                                                                                                                  ; LABCELL_X29_Y49_N45                          ; 37      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; sys_umuldiv:ar_muldiv|sys_udiv:udiv|result[0]~0                                                                                                                                                                ; LABCELL_X29_Y49_N51                          ; 14      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; sys_umuldiv:ar_muldiv|sys_umul:umul|result[7]~0                                                                                                                                                                ; LABCELL_X27_Y51_N57                          ; 31      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; sysmem_lite:sysmem|LessThan0~7                                                                                                                                                                                 ; LABCELL_X42_Y15_N45                          ; 36      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|address_latch[0]~0                                                                                                                     ; LABCELL_X46_Y54_N24                          ; 31      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|burst_write_start~0                                                                                                                    ; LABCELL_X48_Y62_N18                          ; 37      ; Clock enable, Sync. load                ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|on_write_transaction~0                                                                                                                 ; MLABCELL_X47_Y62_N12                         ; 36      ; Sync. load                              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|write_burstcounter[6]~0                                                                                                                ; LABCELL_X48_Y62_N21                          ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|write_terminate_counter[4]~11                                                                                                          ; MLABCELL_X47_Y62_N36                         ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|write_terminate_counter~0                                                                                                              ; LABCELL_X48_Y62_N33                          ; 34      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|h2f_user0_clk[0]                                                                                                                                 ; HPSINTERFACECLOCKSRESETS_X52_Y78_N111        ; 727     ; Clock                                   ; yes    ; Global Clock         ; GCLK9            ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|intermediate[21]                                                                                                                                 ; HPSINTERFACEFPGA2SDRAM_X52_Y53_N111          ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; vcnt[7]~3                                                                                                                                                                                                      ; LABCELL_X40_Y11_N51                          ; 17      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; vol_att[0]~0                                                                                                                                                                                                   ; LABCELL_X37_Y43_N30                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; vol_att[4]                                                                                                                                                                                                     ; FF_X47_Y19_N26                               ; 34      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; vs_line[0]~0                                                                                                                                                                                                   ; LABCELL_X37_Y43_N36                          ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; vsz[0]~0                                                                                                                                                                                                       ; LABCELL_X43_Y11_N0                           ; 13      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; wcalc[1]~0                                                                                                                                                                                                     ; MLABCELL_X28_Y52_N21                         ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+-----------------------------------------+--------+----------------------+------------------+---------------------------+---------------+---------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+----------------+----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+----------------------+------------------+---------------------------+---------------+---------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+----------------+----------------+
; Name                                                                                                             ; Location                                     ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ; Input Clock 0 ; Input Clock 1 ; Input Clock 2                                                                                                    ; Input Clock 3                                                                                        ; Clock Select 0 ; Clock Select 1 ;
+------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+----------------------+------------------+---------------------------+---------------+---------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+----------------+----------------+
; FPGA_CLK1_50                                                                                                     ; PIN_V11                                      ; 1220    ; Global Clock         ; GCLK2            ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; FPGA_CLK2_50                                                                                                     ; PIN_Y13                                      ; 588     ; Global Clock         ; GCLK4            ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; aspi_sck                                                                                                         ; HPSINTERFACEPERIPHERALSPIMASTER_X52_Y72_N111 ; 129     ; Regional Clock       ; RCLK80           ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[0]             ; PLLOUTPUTCOUNTER_X89_Y5_N1                   ; 12132   ; Global Clock         ; GCLK7            ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; hdmi_tx_clk                                                                                                      ; CLKSEL_X42_Y0_N5                             ; 56      ; Global Clock         ; GCLK5            ; --                        ; --            ; --            ; pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[0] ; emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[0] ; comb~45        ; VCC            ;
; pll_audio:pll_audio|pll_audio_0002:pll_audio_inst|altera_pll:altera_pll_i|outclk_wire[0]                         ; PLLOUTPUTCOUNTER_X0_Y63_N1                   ; 1575    ; Global Clock         ; GCLK15           ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[0] ; PLLOUTPUTCOUNTER_X0_Y5_N1                    ; 2063    ; Global Clock         ; GCLK6            ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]                                       ; HPSINTERFACECLOCKSRESETS_X52_Y78_N111        ; 128     ; Global Clock         ; GCLK11           ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
; sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|h2f_user0_clk[0]                                   ; HPSINTERFACECLOCKSRESETS_X52_Y78_N111        ; 727     ; Global Clock         ; GCLK9            ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                                                   ; --             ; --             ;
+------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+----------------------+------------------+---------------------------+---------------+---------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+----------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                      ; Fan-Out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; ~GND                                                                                                                                                                      ; 2090    ;
; emu:emu|intv_core:intv_core|reset_na                                                                                                                                      ; 1095    ;
; emu:emu|intv_core:intv_core|ivoice:i_ivoice|fifo[0][9]~0                                                                                                                  ; 640     ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|ce_x4i                                                                                                                     ; 518     ;
; emu:emu|intv_core:intv_core|icart_fine_da[3]                                                                                                                              ; 514     ;
; emu:emu|intv_core:intv_core|icart_fine_da[4]                                                                                                                              ; 514     ;
; emu:emu|intv_core:intv_core|icart_fine_da[0]                                                                                                                              ; 514     ;
; emu:emu|intv_core:intv_core|icart_fine_da[2]                                                                                                                              ; 513     ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst|reset ; 501     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
; Name                                                                                                                                                  ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size   ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M10K blocks ; MLAB cells ; MIF                                     ; Location                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs                               ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
; ascal:ascal|altshift_taps:o_dcptv_rtl_0|shift_taps_uuu:auto_generated|altsyncram_lr91:altsyncram4|ALTSYNCRAM                                          ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 11           ; 8            ; 11           ; yes                    ; no                      ; yes                    ; yes                     ; 88     ; 8                           ; 11                          ; 8                           ; 11                          ; 88                  ; 1           ; 0          ; None                                    ; M10K_X38_Y57_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; ascal:ascal|altsyncram:i_dpram_rtl_0|altsyncram_g9j1:auto_generated|ALTSYNCRAM                                                                        ; AUTO ; Simple Dual Port ; Dual Clocks  ; 32           ; 128          ; 32           ; 128          ; yes                    ; no                      ; yes                    ; no                      ; 4096   ; 32                          ; 128                         ; 32                          ; 128                         ; 4096                ; 4           ; 0          ; None                                    ; M10K_X49_Y68_N0, M10K_X49_Y67_N0, M10K_X49_Y66_N0, M10K_X49_Y65_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Read Address Using Clock 1 on Port B   ;
; ascal:ascal|altsyncram:i_mem[0].r[7]__1|altsyncram_89q1:auto_generated|ALTSYNCRAM                                                                     ; AUTO ; Simple Dual Port ; Single Clock ; 2048         ; 24           ; 2048         ; 24           ; yes                    ; no                      ; yes                    ; no                      ; 49152  ; 2048                        ; 24                          ; 2048                        ; 24                          ; 49152               ; 5           ; 0          ; None                                    ; M10K_X26_Y66_N0, M10K_X26_Y64_N0, M10K_X26_Y67_N0, M10K_X26_Y65_N0, M10K_X26_Y68_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; ascal:ascal|altsyncram:o_dpram_rtl_0|altsyncram_32k1:auto_generated|ALTSYNCRAM                                                                        ; AUTO ; Simple Dual Port ; Dual Clocks  ; 32           ; 128          ; 32           ; 128          ; yes                    ; no                      ; yes                    ; yes                     ; 4096   ; 32                          ; 128                         ; 32                          ; 128                         ; 4096                ; 4           ; 0          ; None                                    ; M10K_X38_Y59_N0, M10K_X41_Y59_N0, M10K_X41_Y60_N0, M10K_X38_Y60_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Read Address Using Clock 1 on Port B   ;
; ascal:ascal|altsyncram:o_h_poly_rtl_0|altsyncram_2jm1:auto_generated|ALTSYNCRAM                                                                       ; AUTO ; Simple Dual Port ; Dual Clocks  ; 16           ; 36           ; 16           ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 576    ; 16                          ; 36                          ; 16                          ; 36                          ; 576                 ; 1           ; 0          ; db/Intv.ram0_ascal_3ec5c344.hdl.mif     ; M10K_X26_Y46_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Read Address Using Clock 1 on Port B   ;
; ascal:ascal|altsyncram:o_line0[0].r[7]__2|altsyncram_ccn1:auto_generated|ALTSYNCRAM                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 2048         ; 24           ; 2048         ; 24           ; yes                    ; no                      ; yes                    ; no                      ; 49152  ; 2048                        ; 24                          ; 2048                        ; 24                          ; 49152               ; 5           ; 0          ; None                                    ; M10K_X38_Y49_N0, M10K_X38_Y52_N0, M10K_X26_Y55_N0, M10K_X41_Y51_N0, M10K_X41_Y54_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; ascal:ascal|altsyncram:o_line1[0].r[7]__3|altsyncram_ccn1:auto_generated|ALTSYNCRAM                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 2048         ; 24           ; 2048         ; 24           ; yes                    ; no                      ; yes                    ; no                      ; 49152  ; 2048                        ; 24                          ; 2048                        ; 24                          ; 49152               ; 5           ; 0          ; None                                    ; M10K_X41_Y49_N0, M10K_X41_Y50_N0, M10K_X26_Y52_N0, M10K_X41_Y53_N0, M10K_X38_Y56_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; ascal:ascal|altsyncram:o_line2[0].r[7]__4|altsyncram_ccn1:auto_generated|ALTSYNCRAM                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 2048         ; 24           ; 2048         ; 24           ; yes                    ; no                      ; yes                    ; no                      ; 49152  ; 2048                        ; 24                          ; 2048                        ; 24                          ; 49152               ; 5           ; 0          ; None                                    ; M10K_X38_Y48_N0, M10K_X38_Y50_N0, M10K_X26_Y53_N0, M10K_X38_Y53_N0, M10K_X38_Y54_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; ascal:ascal|altsyncram:o_line3[0].r[7]__5|altsyncram_ccn1:auto_generated|ALTSYNCRAM                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 2048         ; 24           ; 2048         ; 24           ; yes                    ; no                      ; yes                    ; no                      ; 49152  ; 2048                        ; 24                          ; 2048                        ; 24                          ; 49152               ; 5           ; 0          ; None                                    ; M10K_X41_Y48_N0, M10K_X38_Y51_N0, M10K_X26_Y54_N0, M10K_X41_Y52_N0, M10K_X38_Y55_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_n9n1:auto_generated|ALTSYNCRAM                                                                       ; AUTO ; Simple Dual Port ; Dual Clocks  ; 16           ; 36           ; 16           ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 576    ; 16                          ; 36                          ; 16                          ; 36                          ; 576                 ; 1           ; 0          ; db/Intv.ram1_ascal_3ec5c344.hdl.mif     ; M10K_X26_Y47_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Read Address Using Clock 1 on Port B   ;
; ascal:ascal|altsyncram:pal1_mem_rtl_0|altsyncram_2aj1:auto_generated|ALTSYNCRAM                                                                       ; AUTO ; Simple Dual Port ; Dual Clocks  ; 128          ; 48           ; 128          ; 48           ; yes                    ; no                      ; yes                    ; no                      ; 6144   ; 128                         ; 48                          ; 128                         ; 48                          ; 6144                ; 2           ; 0          ; None                                    ; M10K_X41_Y55_N0, M10K_X41_Y56_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Read Address Using Clock 1 on Port B   ;
; emu:emu|hps_io:hps_io|confstr_rom:confstr_rom|altsyncram:Mux6_rtl_0|altsyncram_bk51:auto_generated|ALTSYNCRAM                                         ; AUTO ; ROM              ; Single Clock ; 1024         ; 7            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 7168   ; 1024                        ; 7                           ; --                          ; --                          ; 7168                ; 1           ; 0          ; Intv.sys_top0.rtl.mif                   ; M10K_X41_Y64_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; emu:emu|intv_core:intv_core|altsyncram:carth_rtl_0|altsyncram_ops1:auto_generated|ALTSYNCRAM                                                          ; AUTO ; True Dual Port   ; Single Clock ; 65536        ; 8            ; 65536        ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 524288 ; 65536                       ; 8                           ; 65536                       ; 8                           ; 524288              ; 64          ; 0          ; None                                    ; M10K_X14_Y27_N0, M10K_X38_Y27_N0, M10K_X38_Y29_N0, M10K_X14_Y32_N0, M10K_X14_Y15_N0, M10K_X14_Y16_N0, M10K_X38_Y31_N0, M10K_X41_Y15_N0, M10K_X49_Y21_N0, M10K_X26_Y28_N0, M10K_X26_Y34_N0, M10K_X26_Y36_N0, M10K_X26_Y23_N0, M10K_X49_Y25_N0, M10K_X26_Y33_N0, M10K_X26_Y21_N0, M10K_X41_Y27_N0, M10K_X38_Y28_N0, M10K_X26_Y39_N0, M10K_X38_Y41_N0, M10K_X38_Y25_N0, M10K_X26_Y24_N0, M10K_X26_Y29_N0, M10K_X26_Y25_N0, M10K_X26_Y27_N0, M10K_X38_Y23_N0, M10K_X38_Y38_N0, M10K_X14_Y33_N0, M10K_X26_Y17_N0, M10K_X14_Y23_N0, M10K_X26_Y31_N0, M10K_X38_Y17_N0, M10K_X14_Y25_N0, M10K_X26_Y19_N0, M10K_X14_Y29_N0, M10K_X14_Y37_N0, M10K_X14_Y19_N0, M10K_X14_Y21_N0, M10K_X26_Y37_N0, M10K_X26_Y18_N0, M10K_X49_Y28_N0, M10K_X38_Y20_N0, M10K_X38_Y39_N0, M10K_X41_Y40_N0, M10K_X41_Y16_N0, M10K_X49_Y17_N0, M10K_X38_Y40_N0, M10K_X38_Y16_N0, M10K_X49_Y15_N0, M10K_X26_Y20_N0, M10K_X38_Y30_N0, M10K_X38_Y32_N0, M10K_X26_Y13_N0, M10K_X49_Y16_N0, M10K_X26_Y32_N0, M10K_X38_Y12_N0, M10K_X38_Y26_N0, M10K_X38_Y21_N0, M10K_X14_Y31_N0, M10K_X14_Y41_N0, M10K_X38_Y13_N0, M10K_X14_Y17_N0, M10K_X26_Y40_N0, M10K_X26_Y12_N0 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode                       ;
; emu:emu|intv_core:intv_core|altsyncram:cartl_rtl_0|altsyncram_ops1:auto_generated|ALTSYNCRAM                                                          ; AUTO ; True Dual Port   ; Single Clock ; 65536        ; 8            ; 65536        ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 524288 ; 65536                       ; 8                           ; 65536                       ; 8                           ; 524288              ; 64          ; 0          ; None                                    ; M10K_X14_Y35_N0, M10K_X41_Y21_N0, M10K_X38_Y35_N0, M10K_X41_Y37_N0, M10K_X49_Y20_N0, M10K_X49_Y19_N0, M10K_X49_Y38_N0, M10K_X41_Y19_N0, M10K_X26_Y22_N0, M10K_X14_Y24_N0, M10K_X14_Y30_N0, M10K_X38_Y34_N0, M10K_X38_Y15_N0, M10K_X14_Y20_N0, M10K_X26_Y30_N0, M10K_X26_Y15_N0, M10K_X41_Y14_N0, M10K_X41_Y33_N0, M10K_X41_Y38_N0, M10K_X38_Y37_N0, M10K_X49_Y14_N0, M10K_X41_Y18_N0, M10K_X49_Y40_N0, M10K_X41_Y17_N0, M10K_X26_Y35_N0, M10K_X41_Y35_N0, M10K_X41_Y39_N0, M10K_X41_Y41_N0, M10K_X49_Y24_N0, M10K_X41_Y24_N0, M10K_X49_Y39_N0, M10K_X41_Y25_N0, M10K_X41_Y20_N0, M10K_X38_Y22_N0, M10K_X41_Y28_N0, M10K_X41_Y34_N0, M10K_X49_Y13_N0, M10K_X49_Y18_N0, M10K_X38_Y33_N0, M10K_X26_Y14_N0, M10K_X41_Y22_N0, M10K_X41_Y26_N0, M10K_X41_Y29_N0, M10K_X41_Y36_N0, M10K_X49_Y22_N0, M10K_X38_Y24_N0, M10K_X41_Y30_N0, M10K_X26_Y26_N0, M10K_X14_Y14_N0, M10K_X14_Y22_N0, M10K_X14_Y39_N0, M10K_X26_Y41_N0, M10K_X41_Y13_N0, M10K_X14_Y18_N0, M10K_X14_Y40_N0, M10K_X38_Y14_N0, M10K_X14_Y34_N0, M10K_X14_Y36_N0, M10K_X14_Y28_N0, M10K_X26_Y38_N0, M10K_X38_Y19_N0, M10K_X14_Y26_N0, M10K_X14_Y38_N0, M10K_X38_Y18_N0 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode                       ;
; emu:emu|intv_core:intv_core|altsyncram:icart_acc[0][3]__6|altsyncram_63n1:auto_generated|ALTSYNCRAM                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 512          ; 2            ; 512          ; 2            ; yes                    ; no                      ; yes                    ; yes                     ; 1024   ; 512                         ; 2                           ; 512                         ; 2                           ; 1024                ; 1           ; 0          ; None                                    ; M10K_X38_Y36_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; emu:emu|intv_core:intv_core|altsyncram:icart_fine_rtl_0|altsyncram_5ir1:auto_generated|ALTSYNCRAM                                                     ; AUTO ; Simple Dual Port ; Single Clock ; 512          ; 8            ; 512          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 4096   ; 512                         ; 6                           ; 512                         ; 6                           ; 3072                ; 1           ; 0          ; db/Intv.ram1_intv_core_8208e219.hdl.mif ; M10K_X26_Y42_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; emu:emu|intv_core:intv_core|cp1610:i_cp1610|altsyncram:regs_rtl_0|altsyncram_tvt1:auto_generated|ALTSYNCRAM                                           ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 16           ; 8            ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 128    ; 8                           ; 16                          ; 8                           ; 16                          ; 128                 ; 1           ; 0          ; db/Intv.ram0_cp1610_ca90eba7.hdl.mif    ; M10K_X58_Y32_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; emu:emu|intv_core:intv_core|cp1610:i_cp1610|altsyncram:regs_rtl_1|altsyncram_tvt1:auto_generated|ALTSYNCRAM                                           ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 16           ; 8            ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 128    ; 8                           ; 16                          ; 8                           ; 16                          ; 128                 ; 1           ; 0          ; db/Intv.ram0_cp1610_ca90eba7.hdl.mif    ; M10K_X58_Y31_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; emu:emu|intv_core:intv_core|ivoice:i_ivoice|altsyncram:ROMVOICE_rtl_0|altsyncram_g9n1:auto_generated|ALTSYNCRAM                                       ; AUTO ; Simple Dual Port ; Single Clock ; 2048         ; 8            ; 2048         ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 16384  ; 2048                        ; 8                           ; 2048                        ; 8                           ; 16384               ; 2           ; 0          ; None                                    ; M10K_X41_Y23_N0, M10K_X49_Y23_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; emu:emu|intv_core:intv_core|ivoice:i_ivoice|altsyncram:regs_rtl_0|altsyncram_60n1:auto_generated|ALTSYNCRAM                                           ; AUTO ; Simple Dual Port ; Single Clock ; 16           ; 8            ; 16           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 128    ; 16                          ; 8                           ; 16                          ; 8                           ; 128                 ; 1           ; 0          ; None                                    ; M10K_X26_Y16_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; emu:emu|intv_core:intv_core|stic:i_stic|altsyncram:ECSROM_H_rtl_0|altsyncram_6dn1:auto_generated|ALTSYNCRAM                                           ; AUTO ; Simple Dual Port ; Single Clock ; 16384        ; 8            ; 16384        ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 131072 ; 16384                       ; 8                           ; 16384                       ; 8                           ; 131072              ; 16          ; 0          ; None                                    ; M10K_X76_Y35_N0, M10K_X58_Y30_N0, M10K_X69_Y27_N0, M10K_X76_Y34_N0, M10K_X76_Y36_N0, M10K_X76_Y29_N0, M10K_X76_Y27_N0, M10K_X76_Y33_N0, M10K_X69_Y36_N0, M10K_X76_Y32_N0, M10K_X76_Y28_N0, M10K_X76_Y30_N0, M10K_X76_Y26_N0, M10K_X76_Y31_N0, M10K_X69_Y35_N0, M10K_X69_Y29_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; emu:emu|intv_core:intv_core|stic:i_stic|altsyncram:ECSROM_L_rtl_0|altsyncram_6dn1:auto_generated|ALTSYNCRAM                                           ; AUTO ; Simple Dual Port ; Single Clock ; 16384        ; 8            ; 16384        ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 131072 ; 16384                       ; 8                           ; 16384                       ; 8                           ; 131072              ; 16          ; 0          ; None                                    ; M10K_X69_Y34_N0, M10K_X58_Y36_N0, M10K_X41_Y31_N0, M10K_X49_Y36_N0, M10K_X49_Y32_N0, M10K_X49_Y33_N0, M10K_X41_Y32_N0, M10K_X49_Y34_N0, M10K_X69_Y32_N0, M10K_X58_Y34_N0, M10K_X69_Y31_N0, M10K_X69_Y33_N0, M10K_X58_Y33_N0, M10K_X49_Y35_N0, M10K_X49_Y31_N0, M10K_X58_Y35_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; emu:emu|intv_core:intv_core|stic:i_stic|altsyncram:EXECROM_H_rtl_0|altsyncram_s9n1:auto_generated|ALTSYNCRAM                                          ; AUTO ; Simple Dual Port ; Single Clock ; 4096         ; 8            ; 4096         ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 32768  ; 4096                        ; 8                           ; 4096                        ; 8                           ; 32768               ; 4           ; 0          ; None                                    ; M10K_X58_Y28_N0, M10K_X58_Y29_N0, M10K_X69_Y28_N0, M10K_X69_Y30_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; emu:emu|intv_core:intv_core|stic:i_stic|altsyncram:EXECROM_L_rtl_0|altsyncram_s9n1:auto_generated|ALTSYNCRAM                                          ; AUTO ; Simple Dual Port ; Single Clock ; 4096         ; 8            ; 4096         ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 32768  ; 4096                        ; 8                           ; 4096                        ; 8                           ; 32768               ; 4           ; 0          ; None                                    ; M10K_X49_Y30_N0, M10K_X49_Y26_N0, M10K_X49_Y27_N0, M10K_X49_Y29_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; emu:emu|intv_core:intv_core|stic:i_stic|altsyncram:GROM_rtl_0|altsyncram_g9n1:auto_generated|ALTSYNCRAM                                               ; AUTO ; Simple Dual Port ; Single Clock ; 2048         ; 8            ; 2048         ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 16384  ; 2048                        ; 8                           ; 2048                        ; 8                           ; 16384               ; 2           ; 0          ; None                                    ; M10K_X58_Y27_N0, M10K_X69_Y25_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; emu:emu|intv_core:intv_core|stic:i_stic|altsyncram:GROM_rtl_1|altsyncram_g9n1:auto_generated|ALTSYNCRAM                                               ; AUTO ; Simple Dual Port ; Single Clock ; 2048         ; 8            ; 2048         ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 16384  ; 2048                        ; 8                           ; 2048                        ; 8                           ; 16384               ; 2           ; 0          ; None                                    ; M10K_X76_Y23_N0, M10K_X76_Y24_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; emu:emu|intv_core:intv_core|stic:i_stic|altsyncram:ecsram_rtl_0|altsyncram_u6r1:auto_generated|ALTSYNCRAM                                             ; AUTO ; Simple Dual Port ; Single Clock ; 2048         ; 8            ; 2048         ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 16384  ; 2048                        ; 8                           ; 2048                        ; 8                           ; 16384               ; 2           ; 0          ; db/Intv.ram3_stic_3a0eb7.hdl.mif        ; M10K_X58_Y26_N0, M10K_X69_Y26_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; emu:emu|intv_core:intv_core|stic:i_stic|altsyncram:gram_rtl_0|altsyncram_t0r1:auto_generated|ALTSYNCRAM                                               ; AUTO ; Simple Dual Port ; Single Clock ; 512          ; 8            ; 512          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 4096   ; 512                         ; 8                           ; 512                         ; 8                           ; 4096                ; 1           ; 0          ; db/Intv.ram0_stic_3a0eb7.hdl.mif        ; M10K_X58_Y23_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; emu:emu|intv_core:intv_core|stic:i_stic|altsyncram:gram_rtl_1|altsyncram_t0r1:auto_generated|ALTSYNCRAM                                               ; AUTO ; Simple Dual Port ; Single Clock ; 512          ; 8            ; 512          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 4096   ; 512                         ; 8                           ; 512                         ; 8                           ; 4096                ; 1           ; 0          ; db/Intv.ram0_stic_3a0eb7.hdl.mif        ; M10K_X69_Y23_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; emu:emu|intv_core:intv_core|stic:i_stic|altsyncram:scram_rtl_0|altsyncram_71r1:auto_generated|ALTSYNCRAM                                              ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 8            ; 256          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 2048   ; 256                         ; 8                           ; 256                         ; 8                           ; 2048                ; 1           ; 0          ; db/Intv.ram2_stic_3a0eb7.hdl.mif        ; M10K_X58_Y25_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; emu:emu|intv_core:intv_core|stic:i_stic|altsyncram:sysram_rtl_0|altsyncram_s3r1:auto_generated|ALTSYNCRAM                                             ; AUTO ; Simple Dual Port ; Single Clock ; 512          ; 16           ; 512          ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 8192   ; 512                         ; 16                          ; 512                         ; 16                          ; 8192                ; 1           ; 0          ; db/Intv.ram1_stic_3a0eb7.hdl.mif        ; M10K_X58_Y24_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; emu:emu|intv_core:intv_core|stic:i_stic|altsyncram:sysram_rtl_1|altsyncram_s3r1:auto_generated|ALTSYNCRAM                                             ; AUTO ; Simple Dual Port ; Single Clock ; 512          ; 16           ; 512          ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 8192   ; 512                         ; 14                          ; 512                         ; 14                          ; 7168                ; 1           ; 0          ; db/Intv.ram1_stic_3a0eb7.hdl.mif        ; M10K_X69_Y24_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; emu:emu|video_mixer:video_mixer|gamma_corr:gamma|altsyncram:gamma_curve_rtl_0|altsyncram_4ni1:auto_generated|ALTSYNCRAM                               ; AUTO ; Simple Dual Port ; Single Clock ; 768          ; 8            ; 768          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 6144   ; 768                         ; 8                           ; 768                         ; 8                           ; 6144                ; 1           ; 0          ; None                                    ; M10K_X58_Y19_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_buf:hq2x_out|altsyncram:ram_rtl_0|altsyncram_dcn1:auto_generated|ALTSYNCRAM             ; AUTO ; Simple Dual Port ; Single Clock ; 1040         ; 96           ; 1040         ; 96           ; yes                    ; no                      ; yes                    ; no                      ; 99840  ; 1040                        ; 96                          ; 1040                        ; 96                          ; 99840               ; 20          ; 0          ; None                                    ; M10K_X69_Y11_N0, M10K_X58_Y14_N0, M10K_X69_Y16_N0, M10K_X58_Y17_N0, M10K_X76_Y14_N0, M10K_X69_Y17_N0, M10K_X76_Y11_N0, M10K_X76_Y13_N0, M10K_X69_Y13_N0, M10K_X58_Y15_N0, M10K_X58_Y13_N0, M10K_X69_Y12_N0, M10K_X76_Y15_N0, M10K_X58_Y12_N0, M10K_X58_Y16_N0, M10K_X69_Y14_N0, M10K_X58_Y11_N0, M10K_X69_Y15_N0, M10K_X76_Y12_N0, M10K_X76_Y16_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf0|altsyncram:ram_rtl_0|altsyncram_s8n1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 520          ; 24           ; 520          ; 24           ; yes                    ; no                      ; yes                    ; no                      ; 12480  ; 520                         ; 24                          ; 520                         ; 24                          ; 12480               ; 3           ; 0          ; None                                    ; M10K_X69_Y7_N0, M10K_X76_Y9_N0, M10K_X76_Y7_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf1|altsyncram:ram_rtl_0|altsyncram_s8n1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 520          ; 24           ; 520          ; 24           ; yes                    ; no                      ; yes                    ; no                      ; 12480  ; 520                         ; 24                          ; 520                         ; 24                          ; 12480               ; 3           ; 0          ; None                                    ; M10K_X69_Y8_N0, M10K_X69_Y9_N0, M10K_X76_Y8_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; osd:hdmi_osd|altsyncram:osd_buffer_rtl_0|altsyncram_i6k1:auto_generated|ALTSYNCRAM                                                                    ; AUTO ; Simple Dual Port ; Dual Clocks  ; 4096         ; 8            ; 4096         ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 32768  ; 4096                        ; 8                           ; 4096                        ; 8                           ; 32768               ; 4           ; 0          ; None                                    ; M10K_X14_Y62_N0, M10K_X14_Y65_N0, M10K_X14_Y63_N0, M10K_X14_Y64_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; osd:vga_osd|altshift_taps:rdout2_rtl_0|shift_taps_ftu:auto_generated|altsyncram_po91:altsyncram5|ALTSYNCRAM                                           ; AUTO ; Simple Dual Port ; Single Clock ; 6            ; 6            ; 6            ; 6            ; yes                    ; no                      ; yes                    ; yes                     ; 36     ; 6                           ; 6                           ; 6                           ; 6                           ; 36                  ; 1           ; 0          ; None                                    ; M10K_X38_Y8_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; osd:vga_osd|altshift_taps:rdout2_rtl_1|shift_taps_0vu:auto_generated|altsyncram_nr91:altsyncram4|ALTSYNCRAM                                           ; AUTO ; Simple Dual Port ; Single Clock ; 3            ; 36           ; 3            ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 108    ; 3                           ; 36                          ; 3                           ; 36                          ; 108                 ; 1           ; 0          ; None                                    ; M10K_X41_Y6_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; osd:vga_osd|altsyncram:osd_buffer_rtl_0|altsyncram_0nl1:auto_generated|ALTSYNCRAM                                                                     ; AUTO ; Simple Dual Port ; Single Clock ; 4096         ; 8            ; 4096         ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 32768  ; 4096                        ; 8                           ; 4096                        ; 8                           ; 32768               ; 4           ; 0          ; None                                    ; M10K_X14_Y55_N0, M10K_X14_Y54_N0, M10K_X14_Y56_N0, M10K_X14_Y53_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; scanlines:HDMI_scanlines|altshift_taps:dout1_rtl_0|shift_taps_tuu:auto_generated|altsyncram_jr91:altsyncram4|ALTSYNCRAM                               ; AUTO ; Simple Dual Port ; Single Clock ; 4            ; 24           ; 4            ; 24           ; yes                    ; no                      ; yes                    ; yes                     ; 96     ; 4                           ; 24                          ; 4                           ; 24                          ; 96                  ; 1           ; 0          ; None                                    ; M10K_X41_Y42_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; scanlines:VGA_scanlines|altshift_taps:dout1_rtl_0|shift_taps_tuu:auto_generated|altsyncram_jr91:altsyncram4|ALTSYNCRAM                                ; AUTO ; Simple Dual Port ; Single Clock ; 4            ; 24           ; 4            ; 24           ; yes                    ; no                      ; yes                    ; yes                     ; 96     ; 4                           ; 24                          ; 4                           ; 24                          ; 96                  ; 1           ; 0          ; None                                    ; M10K_X41_Y8_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; vga_out:vga_scaler_out|altshift_taps:din1_rtl_0|shift_taps_puu:auto_generated|altsyncram_br91:altsyncram4|ALTSYNCRAM                                  ; AUTO ; Simple Dual Port ; Single Clock ; 3            ; 30           ; 3            ; 30           ; yes                    ; no                      ; yes                    ; yes                     ; 90     ; 3                           ; 30                          ; 3                           ; 30                          ; 90                  ; 1           ; 0          ; None                                    ; M10K_X49_Y10_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-------------------------------------------------+
; Fitter DSP Block Usage Summary                  ;
+-----------------------------------+-------------+
; Statistic                         ; Number Used ;
+-----------------------------------+-------------+
; Two Independent 18x18             ; 14          ;
; Independent 18x18 plus 36         ; 1           ;
; Sum of two 18x18                  ; 24          ;
; Independent 27x27                 ; 7           ;
; Total number of DSP blocks        ; 46          ;
;                                   ;             ;
; Fixed Point Signed Multiplier     ; 16          ;
; Fixed Point Unsigned Multiplier   ; 26          ;
; Fixed Point Mixed Sign Multiplier ; 28          ;
+-----------------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+------------------------------------------------------------------------------+---------------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; Name                                                                         ; Mode                      ; Location       ; Sign Representation ; Data AX Input Register ; Data AY Input Register ; Data AZ Input Register ; Data BX Input Register ; Data BY Input Register ; Data BZ Input Register ; Output Register ; Dedicated Shift Register Chain ; Dedicated Pre-Adder ; Dedicated Coefficient Storage ; Dedicated Output Adder Chain ; Dedicated Output Accumulator ;
+------------------------------------------------------------------------------+---------------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; ascal:ascal|Add33~8                                                          ; Sum of two 18x18          ; DSP_X32_Y67_N0 ; Unsigned            ; no                     ; no                     ; --                     ; no                     ; no                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add34~8                                                          ; Sum of two 18x18          ; DSP_X20_Y67_N0 ; Unsigned            ; no                     ; no                     ; --                     ; no                     ; no                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add35~8                                                          ; Sum of two 18x18          ; DSP_X32_Y69_N0 ; Unsigned            ; no                     ; no                     ; --                     ; no                     ; no                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Mult13~8                                                         ; Two Independent 18x18     ; DSP_X32_Y57_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add29~8                                                          ; Sum of two 18x18          ; DSP_X32_Y65_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; no                     ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add30~8                                                          ; Sum of two 18x18          ; DSP_X20_Y65_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; no                     ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add31~8                                                          ; Sum of two 18x18          ; DSP_X32_Y63_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; no                     ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add165~8                                                         ; Sum of two 18x18          ; DSP_X32_Y45_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add167~8                                                         ; Sum of two 18x18          ; DSP_X32_Y41_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add166~8                                                         ; Sum of two 18x18          ; DSP_X32_Y43_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add208~8                                                         ; Sum of two 18x18          ; DSP_X32_Y47_N0 ; Mixed               ; yes                    ; no                     ; --                     ; yes                    ; no                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add207~8                                                         ; Sum of two 18x18          ; DSP_X32_Y49_N0 ; Mixed               ; yes                    ; no                     ; --                     ; yes                    ; no                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add211~8                                                         ; Sum of two 18x18          ; DSP_X20_Y49_N0 ; Mixed               ; yes                    ; no                     ; --                     ; yes                    ; no                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add212~8                                                         ; Sum of two 18x18          ; DSP_X20_Y47_N0 ; Mixed               ; yes                    ; no                     ; --                     ; yes                    ; no                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add210~8                                                         ; Sum of two 18x18          ; DSP_X20_Y43_N0 ; Mixed               ; yes                    ; no                     ; --                     ; yes                    ; no                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add209~8                                                         ; Sum of two 18x18          ; DSP_X20_Y45_N0 ; Mixed               ; yes                    ; no                     ; --                     ; yes                    ; no                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Mult12~8                                                         ; Two Independent 18x18     ; DSP_X32_Y61_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add109~8                                                         ; Sum of two 18x18          ; DSP_X20_Y57_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add111~8                                                         ; Sum of two 18x18          ; DSP_X20_Y55_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add110~8                                                         ; Sum of two 18x18          ; DSP_X32_Y55_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add151~8                                                         ; Sum of two 18x18          ; DSP_X20_Y53_N0 ; Mixed               ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add152~8                                                         ; Sum of two 18x18          ; DSP_X20_Y51_N0 ; Mixed               ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add155~8                                                         ; Sum of two 18x18          ; DSP_X20_Y41_N0 ; Mixed               ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add156~8                                                         ; Sum of two 18x18          ; DSP_X20_Y39_N0 ; Mixed               ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add153~8                                                         ; Sum of two 18x18          ; DSP_X32_Y51_N0 ; Mixed               ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add154~8                                                         ; Sum of two 18x18          ; DSP_X32_Y53_N0 ; Mixed               ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; audio_out:audio_out|IIR_filter:IIR_filter|Mult0~mult_hlmac                   ; Independent 18x18 plus 36 ; DSP_X54_Y20_N0 ; Mixed               ; no                     ; no                     ; --                     ; no                     ; no                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; audio_out:audio_out|IIR_filter:IIR_filter|Mult0~319                          ; Independent 27x27         ; DSP_X54_Y22_N0 ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; audio_out:audio_out|IIR_filter:IIR_filter|iir_filter_tap:iir_tap_0|Mult0~172 ; Independent 27x27         ; DSP_X54_Y16_N0 ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; audio_out:audio_out|IIR_filter:IIR_filter|iir_filter_tap:iir_tap_0|Mult0~513 ; Independent 27x27         ; DSP_X54_Y18_N0 ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; audio_out:audio_out|IIR_filter:IIR_filter|iir_filter_tap:iir_tap_1|Mult0~172 ; Independent 27x27         ; DSP_X54_Y8_N0  ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; audio_out:audio_out|IIR_filter:IIR_filter|iir_filter_tap:iir_tap_1|Mult0~513 ; Independent 27x27         ; DSP_X54_Y12_N0 ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; emu:emu|intv_core:intv_core|ivoice:i_ivoice|Mult3~8                          ; Two Independent 18x18     ; DSP_X32_Y22_N0 ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; emu:emu|intv_core:intv_core|ivoice:i_ivoice|Mult7~8                          ; Two Independent 18x18     ; DSP_X20_Y14_N0 ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; emu:emu|intv_core:intv_core|ivoice:i_ivoice|Mult5~8                          ; Two Independent 18x18     ; DSP_X20_Y18_N0 ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; emu:emu|intv_core:intv_core|ivoice:i_ivoice|Mult1~8                          ; Two Independent 18x18     ; DSP_X32_Y20_N0 ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; emu:emu|intv_core:intv_core|ivoice:i_ivoice|Mult6~8                          ; Two Independent 18x18     ; DSP_X20_Y12_N0 ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; emu:emu|intv_core:intv_core|ivoice:i_ivoice|Mult4~8                          ; Two Independent 18x18     ; DSP_X20_Y16_N0 ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; emu:emu|intv_core:intv_core|ivoice:i_ivoice|Mult10~8                         ; Two Independent 18x18     ; DSP_X32_Y18_N0 ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; emu:emu|intv_core:intv_core|ivoice:i_ivoice|Mult8~8                          ; Two Independent 18x18     ; DSP_X32_Y12_N0 ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; emu:emu|intv_core:intv_core|ivoice:i_ivoice|Mult2~8                          ; Two Independent 18x18     ; DSP_X20_Y20_N0 ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; emu:emu|intv_core:intv_core|ivoice:i_ivoice|Mult9~8                          ; Two Independent 18x18     ; DSP_X32_Y14_N0 ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; emu:emu|intv_core:intv_core|ivoice:i_ivoice|Mult11~8                         ; Two Independent 18x18     ; DSP_X32_Y16_N0 ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; emu:emu|intv_core:intv_core|ivoice:i_ivoice|Mult0~8                          ; Two Independent 18x18     ; DSP_X20_Y22_N0 ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; audio_out:audio_out|IIR_filter:IIR_filter|iir_filter_tap:iir_tap_2|Mult0~8   ; Independent 27x27         ; DSP_X54_Y10_N0 ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; audio_out:audio_out|IIR_filter:IIR_filter|iir_filter_tap:iir_tap_2|Mult0~349 ; Independent 27x27         ; DSP_X54_Y14_N0 ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
+------------------------------------------------------------------------------+---------------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+


+-------------------------------------------------------------------------+
; Routing Usage Summary                                                   ;
+---------------------------------------------+---------------------------+
; Routing Resource Type                       ; Usage                     ;
+---------------------------------------------+---------------------------+
; Block interconnects                         ; 56,167 / 289,320 ( 19 % ) ;
; C12 interconnects                           ; 758 / 13,420 ( 6 % )      ;
; C2 interconnects                            ; 15,064 / 119,108 ( 13 % ) ;
; C4 interconnects                            ; 8,620 / 56,300 ( 15 % )   ;
; DQS bus muxes                               ; 0 / 25 ( 0 % )            ;
; DQS-18 I/O buses                            ; 0 / 25 ( 0 % )            ;
; DQS-9 I/O buses                             ; 0 / 25 ( 0 % )            ;
; Direct links                                ; 6,199 / 289,320 ( 2 % )   ;
; Global clocks                               ; 8 / 16 ( 50 % )           ;
; HPS SDRAM PLL inputs                        ; 0 / 1 ( 0 % )             ;
; HPS SDRAM PLL outputs                       ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_BOOT_FROM_FPGA_INPUTs         ; 0 / 9 ( 0 % )             ;
; HPS_INTERFACE_CLOCKS_RESETS_INPUTs          ; 1 / 7 ( 14 % )            ;
; HPS_INTERFACE_CLOCKS_RESETS_OUTPUTs         ; 2 / 6 ( 33 % )            ;
; HPS_INTERFACE_CROSS_TRIGGER_INPUTs          ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_CROSS_TRIGGER_OUTPUTs         ; 0 / 24 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_INPUTs                ; 0 / 37 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_OUTPUTs               ; 0 / 55 ( 0 % )            ;
; HPS_INTERFACE_DMA_INPUTs                    ; 0 / 16 ( 0 % )            ;
; HPS_INTERFACE_DMA_OUTPUTs                   ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_FPGA2HPS_INPUTs               ; 0 / 287 ( 0 % )           ;
; HPS_INTERFACE_FPGA2HPS_OUTPUTs              ; 0 / 154 ( 0 % )           ;
; HPS_INTERFACE_FPGA2SDRAM_INPUTs             ; 225 / 852 ( 26 % )        ;
; HPS_INTERFACE_FPGA2SDRAM_OUTPUTs            ; 196 / 408 ( 48 % )        ;
; HPS_INTERFACE_HPS2FPGA_INPUTs               ; 0 / 165 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_INPUTs  ; 0 / 67 ( 0 % )            ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_OUTPUTs ; 0 / 156 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_OUTPUTs              ; 0 / 282 ( 0 % )           ;
; HPS_INTERFACE_INTERRUPTS_INPUTs             ; 2 / 64 ( 3 % )            ;
; HPS_INTERFACE_INTERRUPTS_OUTPUTs            ; 0 / 42 ( 0 % )            ;
; HPS_INTERFACE_JTAG_OUTPUTs                  ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_LOAN_IO_INPUTs                ; 0 / 142 ( 0 % )           ;
; HPS_INTERFACE_LOAN_IO_OUTPUTs               ; 0 / 85 ( 0 % )            ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_INPUTs      ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_OUTPUTs     ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_INPUTs    ; 24 / 32 ( 75 % )          ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_OUTPUTs   ; 23 / 32 ( 72 % )          ;
; HPS_INTERFACE_PERIPHERAL_CAN_INPUTs         ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_CAN_OUTPUTs        ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_EMAC_INPUTs        ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_EMAC_OUTPUTs       ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_I2C_INPUTs         ; 2 / 8 ( 25 % )            ;
; HPS_INTERFACE_PERIPHERAL_I2C_OUTPUTs        ; 2 / 8 ( 25 % )            ;
; HPS_INTERFACE_PERIPHERAL_NAND_INPUTs        ; 0 / 12 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_NAND_OUTPUTs       ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_QSPI_INPUTs        ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_QSPI_OUTPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_INPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_OUTPUTs      ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_INPUTs  ; 1 / 4 ( 25 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_OUTPUTs ; 3 / 14 ( 21 % )           ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_INPUTs   ; 0 / 6 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_OUTPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_UART_INPUTs        ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_UART_OUTPUTs       ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_INPUTs         ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_OUTPUTs        ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_STM_EVENT_INPUTs              ; 0 / 28 ( 0 % )            ;
; HPS_INTERFACE_TEST_INPUTs                   ; 0 / 610 ( 0 % )           ;
; HPS_INTERFACE_TEST_OUTPUTs                  ; 0 / 513 ( 0 % )           ;
; HPS_INTERFACE_TPIU_TRACE_INPUTs             ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_TPIU_TRACE_OUTPUTs            ; 0 / 33 ( 0 % )            ;
; Horizontal periphery clocks                 ; 0 / 72 ( 0 % )            ;
; Local interconnects                         ; 11,241 / 84,580 ( 13 % )  ;
; Quadrant clocks                             ; 1 / 66 ( 2 % )            ;
; R14 interconnects                           ; 947 / 12,676 ( 7 % )      ;
; R14/C12 interconnect drivers                ; 1,438 / 20,720 ( 7 % )    ;
; R3 interconnects                            ; 20,577 / 130,992 ( 16 % ) ;
; R6 interconnects                            ; 32,035 / 266,960 ( 12 % ) ;
; Spine clocks                                ; 47 / 360 ( 13 % )         ;
; Wire stub REs                               ; 0 / 15,858 ( 0 % )        ;
+---------------------------------------------+---------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 12    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 16    ;
+----------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                         ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+-------------------------------------------------+------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                     ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+-------------------------------------------------+------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Pass         ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.              ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; No VREF I/O Standard assignments found.         ; I/O  ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.             ; I/O  ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Pass         ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; No Termination assignments found.               ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found. ; I/O  ;                   ;
; Pass         ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.            ; I/O  ;                   ;
; Pass         ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; No Termination assignments found.               ; I/O  ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.            ; I/O  ;                   ;
; Pass         ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found. ; I/O  ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; No Termination assignments found.               ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; No Termination assignments found.               ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                 ; I/O  ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                 ; I/O  ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                 ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; No Differential I/O Standard assignments found. ; I/O  ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+-------------------------------------------------+------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Pin/Rules          ; IO_000001 ; IO_000002    ; IO_000003 ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007 ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000034    ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Total Pass         ; 145       ; 28           ; 145       ; 0            ; 0            ; 145       ; 145       ; 0            ; 145       ; 145       ; 83           ; 0            ; 0            ; 23           ; 0            ; 83           ; 0            ; 0            ; 23           ; 0            ; 65           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Unchecked    ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Inapplicable ; 0         ; 117          ; 0         ; 145          ; 145          ; 0         ; 0         ; 145          ; 0         ; 0         ; 62           ; 145          ; 145          ; 122          ; 145          ; 62           ; 145          ; 145          ; 122          ; 145          ; 80           ; 145          ; 145          ; 145          ; 145          ; 145          ; 145          ; 145          ;
; Total Fail         ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; HDMI_TX_CLK        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[0]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[1]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[2]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[3]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[4]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[5]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[0]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[1]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[2]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[3]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[4]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[5]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[0]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[1]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[2]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[3]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[4]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[5]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_VS             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED_HDD            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SD_SPI_CS          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_I2C_SCL       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; AUDIO_L            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; AUDIO_R            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; AUDIO_SPDIF        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDIO_CLK           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED_POWER          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SD_SPI_CLK         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SD_SPI_MOSI        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; IO_SCL             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_SCLK          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_LRCLK         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_I2S           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED[0]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED[1]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED[3]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED[4]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED[5]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED[6]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED[7]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_MCLK          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_DE         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[0]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[1]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[2]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[3]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[4]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[5]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[6]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[7]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[8]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[9]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[10]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[11]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[12]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[13]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[14]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[15]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[16]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[17]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[18]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[19]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[20]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[21]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[22]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[23]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_HS         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_VS         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED[2]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED_USER           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_A[0]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_A[1]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_A[2]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_A[3]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_A[4]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_A[5]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_A[6]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_A[7]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_A[8]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_A[9]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_A[10]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_A[11]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_A[12]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQML         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQMH         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_nWE          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_nCAS         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_nRAS         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_nCS          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_BA[0]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_BA[1]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_CLK          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_CKE          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_SCK            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_SDI            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_CONVST         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SD_SPI_MISO        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_SDO            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[2]              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_I2C_SDA       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDIO_DAT[3]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDIO_CMD           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; IO_SDA             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_HS             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDCD_SPDIF         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; USER_IO[2]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; USER_IO[4]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; USER_IO[5]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDIO_DAT[0]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[0]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[1]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[2]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[3]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[4]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[5]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[6]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[7]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[8]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[9]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[10]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[11]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[12]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[13]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[14]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[15]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDIO_DAT[1]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDIO_DAT[2]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; USER_IO[0]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; USER_IO[1]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; USER_IO[3]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; USER_IO[6]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[3]              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; BTN_RESET          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FPGA_CLK2_50       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_EN             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FPGA_CLK1_50       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[0]              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FPGA_CLK3_50       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; BTN_OSD            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[0]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; BTN_USER           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[1]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_INT        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[1]              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; -40 C ;
; High Junction Temperature ; 100 C ;
+---------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                                                                             ;
+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-------------------+
; Source Clock(s)                                                                   ; Destination Clock(s)                                                              ; Delay Added in ns ;
+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-------------------+
; emu|pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk       ; emu|pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk       ; 2122.4            ;
; pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; 279.4             ;
; pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; 118.5             ;
; sysmem|fpga_interfaces|clocks_resets|h2f_user0_clk                                ; sysmem|fpga_interfaces|clocks_resets|h2f_user0_clk                                ; 90.8              ;
; FPGA_CLK2_50                                                                      ; FPGA_CLK2_50                                                                      ; 68.1              ;
; FPGA_CLK1_50                                                                      ; FPGA_CLK1_50                                                                      ; 67.3              ;
+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+---------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                         ;
+----------------------------------------------------------+--------------------------------------------------------+-------------------+
; Source Register                                          ; Destination Register                                   ; Delay Added in ns ;
+----------------------------------------------------------+--------------------------------------------------------+-------------------+
; cfg_dis                                                  ; pll_hdmi_adj:pll_hdmi_adj|i_vss_delay                  ; 1.830             ;
; ascal:ascal|i_pce                                        ; pll_hdmi_adj:pll_hdmi_adj|i_vss_delay                  ; 1.531             ;
; audio_out:audio_out|IIR_filter:IIR_filter|out[29]        ; audio_out:audio_out|DC_blocker:dcb_l|y[8]              ; 1.465             ;
; audio_out:audio_out|IIR_filter:IIR_filter|out[30]        ; audio_out:audio_out|DC_blocker:dcb_l|y[8]              ; 1.456             ;
; ascal:ascal|i_pde                                        ; pll_hdmi_adj:pll_hdmi_adj|i_de2                        ; 1.420             ;
; audio_out:audio_out|IIR_filter:IIR_filter|out[16]        ; audio_out:audio_out|DC_blocker:dcb_l|y[8]              ; 1.418             ;
; audio_out:audio_out|IIR_filter:IIR_filter|out[28]        ; audio_out:audio_out|DC_blocker:dcb_l|y[8]              ; 1.390             ;
; mcp23009:mcp23009|i2c:i2c|SD_COUNTER[0]                  ; mcp23009:mcp23009|i2c:i2c|ACK                          ; 1.318             ;
; mcp23009:mcp23009|i2c:i2c|SD_COUNTER[1]                  ; mcp23009:mcp23009|i2c:i2c|ACK                          ; 1.295             ;
; audio_out:audio_out|DC_blocker:dcb_l|x1[19]              ; audio_out:audio_out|DC_blocker:dcb_l|y[8]              ; 1.287             ;
; dv_vs                                                    ; vs                                                     ; 1.254             ;
; emu:emu|intv_core:intv_core|ivoice:i_ivoice|act          ; emu:emu|intv_core:intv_core|ivoice:i_ivoice|fifoptr[2] ; 1.198             ;
; dv_de                                                    ; de                                                     ; 1.180             ;
; mcp23009:mcp23009|i2c:i2c|old_st                         ; mcp23009:mcp23009|i2c:i2c|rdata[3]                     ; 1.177             ;
; dv_hs                                                    ; hs                                                     ; 1.172             ;
; audio_out:audio_out|DC_blocker:dcb_l|x1[17]              ; audio_out:audio_out|DC_blocker:dcb_l|y[8]              ; 1.169             ;
; audio_out:audio_out|DC_blocker:dcb_l|x1[20]              ; audio_out:audio_out|DC_blocker:dcb_l|y[8]              ; 1.159             ;
; pll_hdmi_adj:pll_hdmi_adj|i_line[9]                      ; pll_hdmi_adj:pll_hdmi_adj|i_vss_delay                  ; 1.101             ;
; pll_hdmi_adj:pll_hdmi_adj|i_line[3]                      ; pll_hdmi_adj:pll_hdmi_adj|i_vss_delay                  ; 1.101             ;
; pll_hdmi_adj:pll_hdmi_adj|i_line[4]                      ; pll_hdmi_adj:pll_hdmi_adj|i_vss_delay                  ; 1.101             ;
; pll_hdmi_adj:pll_hdmi_adj|i_line[6]                      ; pll_hdmi_adj:pll_hdmi_adj|i_vss_delay                  ; 1.101             ;
; pll_hdmi_adj:pll_hdmi_adj|i_line[8]                      ; pll_hdmi_adj:pll_hdmi_adj|i_vss_delay                  ; 1.101             ;
; pll_hdmi_adj:pll_hdmi_adj|i_line[5]                      ; pll_hdmi_adj:pll_hdmi_adj|i_vss_delay                  ; 1.101             ;
; pll_hdmi_adj:pll_hdmi_adj|i_line[7]                      ; pll_hdmi_adj:pll_hdmi_adj|i_vss_delay                  ; 1.101             ;
; pll_hdmi_adj:pll_hdmi_adj|i_line[10]                     ; pll_hdmi_adj:pll_hdmi_adj|i_vss_delay                  ; 1.101             ;
; pll_hdmi_adj:pll_hdmi_adj|i_line[11]                     ; pll_hdmi_adj:pll_hdmi_adj|i_vss_delay                  ; 1.101             ;
; pll_hdmi_adj:pll_hdmi_adj|i_delay[12]                    ; pll_hdmi_adj:pll_hdmi_adj|i_vss_delay                  ; 1.101             ;
; pll_hdmi_adj:pll_hdmi_adj|i_delay[11]                    ; pll_hdmi_adj:pll_hdmi_adj|i_vss_delay                  ; 1.101             ;
; pll_hdmi_adj:pll_hdmi_adj|i_delay[10]                    ; pll_hdmi_adj:pll_hdmi_adj|i_vss_delay                  ; 1.101             ;
; pll_hdmi_adj:pll_hdmi_adj|i_delay[9]                     ; pll_hdmi_adj:pll_hdmi_adj|i_vss_delay                  ; 1.101             ;
; pll_hdmi_adj:pll_hdmi_adj|i_delay[8]                     ; pll_hdmi_adj:pll_hdmi_adj|i_vss_delay                  ; 1.101             ;
; pll_hdmi_adj:pll_hdmi_adj|i_delay[7]                     ; pll_hdmi_adj:pll_hdmi_adj|i_vss_delay                  ; 1.101             ;
; pll_hdmi_adj:pll_hdmi_adj|i_delay[6]                     ; pll_hdmi_adj:pll_hdmi_adj|i_vss_delay                  ; 1.101             ;
; pll_hdmi_adj:pll_hdmi_adj|i_delay[5]                     ; pll_hdmi_adj:pll_hdmi_adj|i_vss_delay                  ; 1.101             ;
; pll_hdmi_adj:pll_hdmi_adj|i_line[0]                      ; pll_hdmi_adj:pll_hdmi_adj|i_vss_delay                  ; 1.101             ;
; pll_hdmi_adj:pll_hdmi_adj|i_line[1]                      ; pll_hdmi_adj:pll_hdmi_adj|i_vss_delay                  ; 1.101             ;
; pll_hdmi_adj:pll_hdmi_adj|i_line[2]                      ; pll_hdmi_adj:pll_hdmi_adj|i_vss_delay                  ; 1.101             ;
; pll_hdmi_adj:pll_hdmi_adj|i_delay[3]                     ; pll_hdmi_adj:pll_hdmi_adj|i_vss_delay                  ; 1.101             ;
; pll_hdmi_adj:pll_hdmi_adj|i_delay[2]                     ; pll_hdmi_adj:pll_hdmi_adj|i_vss_delay                  ; 1.101             ;
; pll_hdmi_adj:pll_hdmi_adj|i_delay[1]                     ; pll_hdmi_adj:pll_hdmi_adj|i_vss_delay                  ; 1.101             ;
; pll_hdmi_adj:pll_hdmi_adj|i_delay[0]                     ; pll_hdmi_adj:pll_hdmi_adj|i_vss_delay                  ; 1.101             ;
; ascal:ascal|i_vss                                        ; pll_hdmi_adj:pll_hdmi_adj|i_vss_delay                  ; 1.101             ;
; hdmi_config:hdmi_config|done                             ; pll_hdmi_adj:pll_hdmi_adj|i_vss_delay                  ; 1.101             ;
; pll_hdmi_adj:pll_hdmi_adj|i_vss2                         ; pll_hdmi_adj:pll_hdmi_adj|i_vss_delay                  ; 1.101             ;
; pll_hdmi_adj:pll_hdmi_adj|i_delay[4]                     ; pll_hdmi_adj:pll_hdmi_adj|i_vss_delay                  ; 1.101             ;
; pll_hdmi_adj:pll_hdmi_adj|i_delay[13]                    ; pll_hdmi_adj:pll_hdmi_adj|i_vss_delay                  ; 1.101             ;
; pll_hdmi_adj:pll_hdmi_adj|i_vss_delay                    ; pll_hdmi_adj:pll_hdmi_adj|i_vss_delay                  ; 1.101             ;
; audio_out:audio_out|DC_blocker:dcb_l|x1[18]              ; audio_out:audio_out|DC_blocker:dcb_l|y[8]              ; 1.059             ;
; audio_out:audio_out|DC_blocker:dcb_l|x1[14]              ; audio_out:audio_out|DC_blocker:dcb_l|y[8]              ; 1.047             ;
; emu:emu|intv_core:intv_core|snd:i_snd|noise_cpt[4]       ; emu:emu|intv_core:intv_core|snd:i_snd|noise_cpt[4]     ; 1.040             ;
; audio_out:audio_out|IIR_filter:IIR_filter|out[21]        ; audio_out:audio_out|DC_blocker:dcb_l|y[8]              ; 1.038             ;
; audio_out:audio_out|DC_blocker:dcb_l|x1[15]              ; audio_out:audio_out|DC_blocker:dcb_l|y[8]              ; 1.034             ;
; emu:emu|intv_core:intv_core|snd:i_snd|noise_cpt[1]       ; emu:emu|intv_core:intv_core|snd:i_snd|noise_cpt[4]     ; 1.033             ;
; ascal:ascal|i_de_delay[1]                                ; ascal:ascal|i_de_delay[1]                              ; 1.014             ;
; emu:emu|intv_core:intv_core|snd:i_snd|noise_cpt[3]       ; emu:emu|intv_core:intv_core|snd:i_snd|noise_cpt[4]     ; 1.008             ;
; emu:emu|intv_core:intv_core|snd:i_snd|noise_cpt[2]       ; emu:emu|intv_core:intv_core|snd:i_snd|noise_cpt[4]     ; 1.007             ;
; emu:emu|intv_core:intv_core|ivoice:i_ivoice|INST[6]      ; emu:emu|intv_core:intv_core|ivoice:i_ivoice|fifoptr[2] ; 1.001             ;
; pll_hdmi_adj:pll_hdmi_adj|i_linecpt[8]                   ; pll_hdmi_adj:pll_hdmi_adj|i_line[8]                    ; 1.000             ;
; audio_out:audio_out|IIR_filter:IIR_filter|out[1]         ; audio_out:audio_out|DC_blocker:dcb_r|y[8]              ; 0.987             ;
; audio_out:audio_out|IIR_filter:IIR_filter|out[11]        ; audio_out:audio_out|DC_blocker:dcb_r|y[8]              ; 0.983             ;
; audio_out:audio_out|IIR_filter:IIR_filter|out[12]        ; audio_out:audio_out|DC_blocker:dcb_r|y[8]              ; 0.983             ;
; ascal:ascal|i_de_delay[2]                                ; ascal:ascal|i_de_delay[1]                              ; 0.983             ;
; pll_hdmi_adj:pll_hdmi_adj|i_linecpt[4]                   ; pll_hdmi_adj:pll_hdmi_adj|i_line[4]                    ; 0.980             ;
; emu:emu|intv_core:intv_core|snd:i_snd|noise_cpt[0]       ; emu:emu|intv_core:intv_core|snd:i_snd|noise_cpt[4]     ; 0.977             ;
; ascal:ascal|i_de_delay[3]                                ; ascal:ascal|i_de_delay[1]                              ; 0.976             ;
; emu:emu|video_freak:video_freak|vtot[2]                  ; emu:emu|video_freak:video_freak|vadj[3]                ; 0.976             ;
; emu:emu|intv_core:intv_core|state.sROM                   ; emu:emu|intv_core:intv_core|state.sDOWN                ; 0.975             ;
; emu:emu|intv_core:intv_core|ivoice:i_ivoice|INST[7]      ; emu:emu|intv_core:intv_core|ivoice:i_ivoice|fifoptr[2] ; 0.974             ;
; emu:emu|hps_io:hps_io|ioctl_index[7]                     ; emu:emu|intv_core:intv_core|state.sDOWN_ROM            ; 0.967             ;
; emu:emu|intv_core:intv_core|adrs[9]                      ; emu:emu|intv_core:intv_core|state.sDOWN_ROM            ; 0.962             ;
; emu:emu|intv_core:intv_core|snd:i_snd2|noise_cpt[4]      ; emu:emu|intv_core:intv_core|snd:i_snd2|noise_cpt[0]    ; 0.959             ;
; emu:emu|hps_io:hps_io|ioctl_index[6]                     ; emu:emu|intv_core:intv_core|state.sDOWN_ROM            ; 0.952             ;
; audio_out:audio_out|IIR_filter:IIR_filter|out[22]        ; audio_out:audio_out|DC_blocker:dcb_l|y[8]              ; 0.947             ;
; audio_out:audio_out|IIR_filter:IIR_filter|out[20]        ; audio_out:audio_out|DC_blocker:dcb_l|y[8]              ; 0.947             ;
; audio_out:audio_out|IIR_filter:IIR_filter|out[18]        ; audio_out:audio_out|DC_blocker:dcb_l|y[8]              ; 0.947             ;
; audio_out:audio_out|IIR_filter:IIR_filter|out[31]        ; audio_out:audio_out|DC_blocker:dcb_l|y[8]              ; 0.941             ;
; emu:emu|intv_core:intv_core|adrs[12]                     ; emu:emu|intv_core:intv_core|state.sDOWN_ROM            ; 0.941             ;
; emu:emu|intv_core:intv_core|snd:i_snd2|noise_cpt[3]      ; emu:emu|intv_core:intv_core|snd:i_snd2|noise_cpt[0]    ; 0.929             ;
; emu:emu|intv_core:intv_core|snd:i_snd2|noise_cpt[2]      ; emu:emu|intv_core:intv_core|snd:i_snd2|noise_cpt[0]    ; 0.923             ;
; audio_out:audio_out|DC_blocker:dcb_l|x1[16]              ; audio_out:audio_out|DC_blocker:dcb_l|y[8]              ; 0.922             ;
; osd:vga_osd|osd_vcnt[10]                                 ; osd:vga_osd|osd_vcnt[19]                               ; 0.921             ;
; emu:emu|intv_core:intv_core|adrs[15]                     ; emu:emu|intv_core:intv_core|state.sDOWN_ROM            ; 0.919             ;
; mcp23009:mcp23009|start                                  ; mcp23009:mcp23009|i2c:i2c|rdata[3]                     ; 0.918             ;
; emu:emu|intv_core:intv_core|adrs[13]                     ; emu:emu|intv_core:intv_core|state.sDOWN_ROM            ; 0.904             ;
; emu:emu|intv_core:intv_core|ivoice:i_ivoice|micro.op.RTS ; emu:emu|intv_core:intv_core|ivoice:i_ivoice|fifoptr[2] ; 0.896             ;
; audio_out:audio_out|DC_blocker:dcb_l|x1[13]              ; audio_out:audio_out|DC_blocker:dcb_l|y[8]              ; 0.884             ;
; emu:emu|intv_core:intv_core|adrs[4]                      ; emu:emu|intv_core:intv_core|state.sDOWN_ROM            ; 0.850             ;
; emu:emu|intv_core:intv_core|snd:i_snd|noise_per[0]       ; emu:emu|intv_core:intv_core|snd:i_snd|noise_cpt[4]     ; 0.847             ;
; emu:emu|hps_io:hps_io|ioctl_index[5]                     ; emu:emu|intv_core:intv_core|state.sDOWN_ROM            ; 0.842             ;
; emu:emu|hps_io:hps_io|ioctl_index[4]                     ; emu:emu|intv_core:intv_core|state.sDOWN_ROM            ; 0.842             ;
; emu:emu|hps_io:hps_io|ioctl_index[3]                     ; emu:emu|intv_core:intv_core|state.sDOWN_ROM            ; 0.842             ;
; emu:emu|hps_io:hps_io|ioctl_index[2]                     ; emu:emu|intv_core:intv_core|state.sDOWN_ROM            ; 0.842             ;
; emu:emu|hps_io:hps_io|ioctl_index[1]                     ; emu:emu|intv_core:intv_core|state.sDOWN_ROM            ; 0.842             ;
; emu:emu|hps_io:hps_io|ioctl_index[0]                     ; emu:emu|intv_core:intv_core|state.sDOWN_ROM            ; 0.842             ;
; audio_out:audio_out|IIR_filter:IIR_filter|out[23]        ; audio_out:audio_out|DC_blocker:dcb_l|y[8]              ; 0.839             ;
; emu:emu|intv_core:intv_core|crc[28]                      ; emu:emu|intv_core:intv_core|crc[12]                    ; 0.823             ;
; emu:emu|intv_core:intv_core|cp1610:i_cp1610|op_r[7]      ; emu:emu|intv_core:intv_core|cp1610:i_cp1610|ro_r[3]    ; 0.814             ;
; emu:emu|intv_core:intv_core|cp1610:i_cp1610|op_r[8]      ; emu:emu|intv_core:intv_core|cp1610:i_cp1610|ro_r[3]    ; 0.812             ;
; emu:emu|intv_core:intv_core|adrs[2]                      ; emu:emu|intv_core:intv_core|state.sDOWN_ROM            ; 0.812             ;
; pll_hdmi_adj:pll_hdmi_adj|i_linecpt[6]                   ; pll_hdmi_adj:pll_hdmi_adj|i_line[6]                    ; 0.810             ;
+----------------------------------------------------------+--------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (16303): High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device 5CSEBA6U23I7 for design "Intv"
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 100 degrees C
Warning (21300): LOCKED port on the PLL is not properly connected on instance "pll_audio:pll_audio|pll_audio_0002:pll_audio_inst|altera_pll:altera_pll_i|general[0].gpll". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready.
Info (171004): Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (184020): Starting Fitter periphery placement operations
Info (11178): Promoted 7 clocks (6 global, 1 regional)
    Info (11162): sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]~CLKENA0 with 128 fanout uses global clock CLKCTRL_G11
    Info (11162): sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|h2f_user0_clk[0]~CLKENA0 with 937 fanout uses global clock CLKCTRL_G9
    Info (11162): aspi_sck~CLKENA0 with 129 fanout uses regional clock CLKCTRL_R80
        Info (11177): Node drives Regional Clock Region 2 from (45, 0) to (89, 36)
    Info (11162): emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[0]~CLKENA0 with 12371 fanout uses global clock CLKCTRL_G7
    Info (11162): hdmi_tx_clk~CLKENA0 with 57 fanout uses global clock CLKCTRL_G5
    Info (11162): pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[0]~CLKENA0 with 2981 fanout uses global clock CLKCTRL_G6
    Info (11162): pll_audio:pll_audio|pll_audio_0002:pll_audio_inst|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0 with 1585 fanout uses global clock CLKCTRL_G15
Info (11191): Automatically promoted 2 clocks (2 global)
    Info (11162): FPGA_CLK1_50~inputCLKENA0 with 1217 fanout uses global clock CLKCTRL_G2
    Info (11162): FPGA_CLK2_50~inputCLKENA0 with 529 fanout uses global clock CLKCTRL_G4
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:04
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
Info (332104): Reading SDC File: 'sys/sys_top.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {emu|pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|vco0ph[0]} -divide_by 10 -duty_cycle 50.00 -name {emu|pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk} {emu|pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk}
    Info (332110): create_generated_clock -source {emu|pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin} -divide_by 256 -multiply_by 2199 -duty_cycle 50.00 -name {emu|pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]} {emu|pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]}
    Info (332110): create_generated_clock -source {pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|vco0ph[0]} -divide_by 3 -duty_cycle 50.00 -name {pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk} {pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk}
    Info (332110): create_generated_clock -source {pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin} -divide_by 512 -multiply_by 4563 -duty_cycle 50.00 -name {pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]} {pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]}
    Info (332110): create_generated_clock -source {pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin} -divide_by 512 -multiply_by 4279 -duty_cycle 50.00 -name {pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]} {pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]}
    Info (332110): create_generated_clock -source {pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 17 -duty_cycle 50.00 -name {pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk} {pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: emu|pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter  from: vco0ph[0]  to: divclk
    Info (332098): Cell: emu|pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT  from: clkin[0]  to: clkout
    Info (332098): Cell: emu|pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll  from: refclkin  to: fbclk
    Info (332098): Cell: pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
    Info (332098): Cell: pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter  from: vco0ph[0]  to: divclk
    Info (332098): Cell: pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT  from: clkin[0]  to: clkout
    Info (332098): Cell: pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll  from: refclkin  to: fbclk
    Info (332098): From: sysmem|fpga_interfaces|f2sdram|cmd_port_clk_0  to: sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_762
    Info (332098): From: sysmem|fpga_interfaces|f2sdram|cmd_port_clk_2  to: sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_920
    Info (332098): From: sysmem|fpga_interfaces|f2sdram|rd_clk_0  to: sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_7
    Info (332098): From: sysmem|fpga_interfaces|f2sdram|rd_clk_1  to: sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_6
    Info (332098): From: sysmem|fpga_interfaces|f2sdram|rd_clk_3  to: sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_4
    Info (332098): From: sysmem|fpga_interfaces|f2sdram|wr_clk_0  to: sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_3
    Info (332098): From: sysmem|fpga_interfaces|f2sdram|wr_clk_1  to: sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_2
    Info (332098): From: sysmem|fpga_interfaces|f2sdram|wr_clk_3  to: sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_0
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 12 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   23.283 emu|pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk
    Info (332111):    2.328 emu|pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]
    Info (332111):   20.000 FPGA_CLK1_50
    Info (332111):   20.000 FPGA_CLK2_50
    Info (332111):   20.000 FPGA_CLK3_50
    Info (332111):  100.000     hdmi_sck
    Info (332111):    2.393 pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]
    Info (332111):   40.682 pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk
    Info (332111):    6.732 pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk
    Info (332111):    2.244 pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]
    Info (332111):   10.000      spi_sck
    Info (332111):   10.000 sysmem|fpga_interfaces|clocks_resets|h2f_user0_clk
Info (176233): Starting register packing
Warning (176250): Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Info (176235): Finished register packing
    Extra Info (176218): Packed 38 registers into blocks of type Block RAM
    Extra Info (176218): Packed 817 registers into blocks of type DSP block
    Extra Info (176218): Packed 27 registers into blocks of type I/O output buffer
    Extra Info (176220): Created 255 register duplicates
Info (128000): Starting physical synthesis optimizations for speed
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:02:17
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (11798): Fitter preparation operations ending: elapsed time is 00:04:22
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:12:28
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:02:40
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 11% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 23% of the available device resources in the region that extends from location X56_Y23 to location X66_Y34
Info (170194): Fitter routing operations ending: elapsed time is 00:03:27
Info (11888): Total time spent on timing analysis during the Fitter is 162.85 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:02:14
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169064): Following 25 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info (169065): Pin SDIO_DAT[3] has a permanently disabled output enable File: C:/Users/aberu/Downloads/Intv_MiSTer-master/sys/sys_top.v Line: 85
    Info (169065): Pin SDIO_CMD has a permanently disabled output enable File: C:/Users/aberu/Downloads/Intv_MiSTer-master/sys/sys_top.v Line: 86
    Info (169065): Pin SDIO_DAT[0] has a permanently disabled output enable File: C:/Users/aberu/Downloads/Intv_MiSTer-master/sys/sys_top.v Line: 85
    Info (169065): Pin SDRAM_DQ[0] has a permanently disabled output enable File: C:/Users/aberu/Downloads/Intv_MiSTer-master/sys/sys_top.v Line: 48
    Info (169065): Pin SDRAM_DQ[1] has a permanently disabled output enable File: C:/Users/aberu/Downloads/Intv_MiSTer-master/sys/sys_top.v Line: 48
    Info (169065): Pin SDRAM_DQ[2] has a permanently disabled output enable File: C:/Users/aberu/Downloads/Intv_MiSTer-master/sys/sys_top.v Line: 48
    Info (169065): Pin SDRAM_DQ[3] has a permanently disabled output enable File: C:/Users/aberu/Downloads/Intv_MiSTer-master/sys/sys_top.v Line: 48
    Info (169065): Pin SDRAM_DQ[4] has a permanently disabled output enable File: C:/Users/aberu/Downloads/Intv_MiSTer-master/sys/sys_top.v Line: 48
    Info (169065): Pin SDRAM_DQ[5] has a permanently disabled output enable File: C:/Users/aberu/Downloads/Intv_MiSTer-master/sys/sys_top.v Line: 48
    Info (169065): Pin SDRAM_DQ[6] has a permanently disabled output enable File: C:/Users/aberu/Downloads/Intv_MiSTer-master/sys/sys_top.v Line: 48
    Info (169065): Pin SDRAM_DQ[7] has a permanently disabled output enable File: C:/Users/aberu/Downloads/Intv_MiSTer-master/sys/sys_top.v Line: 48
    Info (169065): Pin SDRAM_DQ[8] has a permanently disabled output enable File: C:/Users/aberu/Downloads/Intv_MiSTer-master/sys/sys_top.v Line: 48
    Info (169065): Pin SDRAM_DQ[9] has a permanently disabled output enable File: C:/Users/aberu/Downloads/Intv_MiSTer-master/sys/sys_top.v Line: 48
    Info (169065): Pin SDRAM_DQ[10] has a permanently disabled output enable File: C:/Users/aberu/Downloads/Intv_MiSTer-master/sys/sys_top.v Line: 48
    Info (169065): Pin SDRAM_DQ[11] has a permanently disabled output enable File: C:/Users/aberu/Downloads/Intv_MiSTer-master/sys/sys_top.v Line: 48
    Info (169065): Pin SDRAM_DQ[12] has a permanently disabled output enable File: C:/Users/aberu/Downloads/Intv_MiSTer-master/sys/sys_top.v Line: 48
    Info (169065): Pin SDRAM_DQ[13] has a permanently disabled output enable File: C:/Users/aberu/Downloads/Intv_MiSTer-master/sys/sys_top.v Line: 48
    Info (169065): Pin SDRAM_DQ[14] has a permanently disabled output enable File: C:/Users/aberu/Downloads/Intv_MiSTer-master/sys/sys_top.v Line: 48
    Info (169065): Pin SDRAM_DQ[15] has a permanently disabled output enable File: C:/Users/aberu/Downloads/Intv_MiSTer-master/sys/sys_top.v Line: 48
    Info (169065): Pin SDIO_DAT[1] has a permanently disabled output enable File: C:/Users/aberu/Downloads/Intv_MiSTer-master/sys/sys_top.v Line: 85
    Info (169065): Pin SDIO_DAT[2] has a permanently disabled output enable File: C:/Users/aberu/Downloads/Intv_MiSTer-master/sys/sys_top.v Line: 85
    Info (169065): Pin USER_IO[0] has a permanently disabled output enable File: C:/Users/aberu/Downloads/Intv_MiSTer-master/sys/sys_top.v Line: 125
    Info (169065): Pin USER_IO[1] has a permanently disabled output enable File: C:/Users/aberu/Downloads/Intv_MiSTer-master/sys/sys_top.v Line: 125
    Info (169065): Pin USER_IO[3] has a permanently disabled output enable File: C:/Users/aberu/Downloads/Intv_MiSTer-master/sys/sys_top.v Line: 125
    Info (169065): Pin USER_IO[6] has a permanently disabled output enable File: C:/Users/aberu/Downloads/Intv_MiSTer-master/sys/sys_top.v Line: 125
Info (144001): Generated suppressed messages file C:/Users/aberu/Downloads/Intv_MiSTer-master/output_files/Intv.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 7599 megabytes
    Info: Processing ended: Fri Dec 24 23:11:00 2021
    Info: Elapsed time: 00:48:50
    Info: Total CPU time (on all processors): 00:33:20


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/aberu/Downloads/Intv_MiSTer-master/output_files/Intv.fit.smsg.


