#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Nov 29 16:41:19 2022
# Process ID: 3644
# Current directory: C:/ASPLC_Projects/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1568 C:\ASPLC_Projects\project_1\project_1.xpr
# Log file: C:/ASPLC_Projects/project_1/vivado.log
# Journal file: C:/ASPLC_Projects/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/ASPLC_Projects/project_1/project_1.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/AlaiC/Desktop/ASPLC_Project_Vivado' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'C:/ASPLC_Projects/ip_repo/axi4l_axis_matrix_acc_1.0', nor could it be found using path 'C:/Users/AlaiC/Desktop/ip_repo/axi4l_axis_matrix_acc_1.0'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/ASPLC_Projects/ip_repo/axi4l_axis_matrix_acc_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:36 ; elapsed = 00:00:33 . Memory (MB): peak = 747.516 ; gain = 190.840
update_compile_order -fileset sources_1
open_bd_design {C:/ASPLC_Projects/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding cell -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding cell -- xilinx.com:ip:axis_data_fifo:2.0 - axis_data_fifo_0
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Successfully read diagram <design_1> from BD file <C:/ASPLC_Projects/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1042.043 ; gain = 0.000
create_peripheral xilinx.com user axi4l_axis_matrix_acc 1.0 -dir C:/ASPLC_Projects/project_1/../ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core xilinx.com:user:axi4l_axis_matrix_acc:1.0]
add_peripheral_interface S00_AXIS -interface_mode slave -axi_type stream [ipx::find_open_core xilinx.com:user:axi4l_axis_matrix_acc:1.0]
add_peripheral_interface M00_AXIS -interface_mode master -axi_type stream [ipx::find_open_core xilinx.com:user:axi4l_axis_matrix_acc:1.0]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core xilinx.com:user:axi4l_axis_matrix_acc:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:axi4l_axis_matrix_acc:1.0]
set_property  ip_repo_paths  {C:/ASPLC_Projects/project_1/../ip_repo/axi4l_axis_matrix_acc_1.0 C:/ASPLC_Projects/ip_repo/axi4l_axis_matrix_acc_1.0} [current_project]
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/ASPLC_Projects/ip_repo/axi4l_axis_matrix_acc_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'c:/ASPLC_Projects/ip_repo/axi4l_axis_matrix_acc_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/ASPLC_Projects/ip_repo/axi4l_axis_matrix_acc_1.0'.
ipx::edit_ip_in_project -upgrade true -name edit_axi4l_axis_matrix_acc_v1_0 -directory C:/ASPLC_Projects/project_1/../ip_repo c:/ASPLC_Projects/ip_repo/axi4l_axis_matrix_acc_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
create_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 1338.016 ; gain = 226.277
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/ASPLC_Projects/ip_repo/axi4l_axis_matrix_acc_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'c:/ASPLC_Projects/ip_repo/axi4l_axis_matrix_acc_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/ASPLC_Projects/ip_repo/axi4l_axis_matrix_acc_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/ASPLC_Projects/ip_repo/axi4l_axis_matrix_acc_1.0/hdl/axi4l_axis_matrix_acc_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/ASPLC_Projects/ip_repo/axi4l_axis_matrix_acc_1.0/hdl/axi4l_axis_matrix_acc_v1_0_S00_AXIS.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/ASPLC_Projects/ip_repo/axi4l_axis_matrix_acc_1.0/hdl/axi4l_axis_matrix_acc_v1_0_M00_AXIS.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/ASPLC_Projects/ip_repo/axi4l_axis_matrix_acc_1.0/hdl/axi4l_axis_matrix_acc_v1_0.v:]
ipx::edit_ip_in_project: Time (s): cpu = 00:00:26 ; elapsed = 00:00:15 . Memory (MB): peak = 1350.164 ; gain = 238.426
update_compile_order -fileset sources_1
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/ASPLC_Projects/ip_repo/axi4l_axis_matrix_acc_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/ASPLC_Projects/ip_repo/axi4l_axis_matrix_acc_1.0'
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:axi4l_axis_matrix_acc:1.0 axi4l_axis_matrix_acc_0
endgroup
set_property location {4 1016 46} [get_bd_cells axi4l_axis_matrix_acc_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi4l_axis_matrix_acc_0/S00_AXI} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi4l_axis_matrix_acc_0/S00_AXI]
</axi4l_axis_matrix_acc_0/S00_AXI/S00_AXI_reg> is being mapped into </processing_system7_0/Data> at <0x43C00000 [ 64K ]>
set_property location {3 1146 113} [get_bd_cells axi4l_axis_matrix_acc_0]
set_property location {4 1482 -186} [get_bd_cells ps7_0_axi_periph]
set_property location {2 639 181} [get_bd_cells axi4l_axis_matrix_acc_0]
set_property location {3 1079 -109} [get_bd_cells ps7_0_axi_periph]
set_property location {3 1159 31} [get_bd_cells ps7_0_axi_periph]
set_property location {5 1982 49} [get_bd_cells axi_dma_0]
set_property location {5 1911 277} [get_bd_cells axi_dma_0]
set_property location {5.5 2019 253} [get_bd_cells axi_dma_0]
set_property location {5 2049 230} [get_bd_cells axi_dma_0]
delete_bd_objs [get_bd_intf_nets axis_data_fifo_0_M_AXIS]
connect_bd_intf_net [get_bd_intf_pins axi4l_axis_matrix_acc_0/M00_AXIS] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (50 MHz)" }  [get_bd_pins axi4l_axis_matrix_acc_0/m00_axis_aclk]
set_property location {4 1500 -55} [get_bd_cells axis_data_fifo_0]
set_property location {4 1443 423} [get_bd_cells axis_data_fifo_0]
connect_bd_net [get_bd_pins axi4l_axis_matrix_acc_0/s00_axis_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins axi4l_axis_matrix_acc_0/s00_axis_aresetn] [get_bd_pins rst_ps7_0_50M/peripheral_aresetn]
delete_bd_objs [get_bd_intf_nets axi_dma_0_M_AXIS_MM2S] [get_bd_cells axis_data_fifo_0]
save_bd_design
Wrote  : <C:\ASPLC_Projects\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/ASPLC_Projects/project_1/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Vivado 12-4158] Exported Hardware file is out of date. Exported hardware information may be inconsistent with respect to the current state of the design. It is recommended that you re-export the design and launch SDK otherwise SDK is launched with out of date hardware system file.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
xit::source_ipfile: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1430.887 ; gain = 0.000
xit::source_ipfile: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1430.887 ; gain = 0.000
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/axi4l_axis_matrix_acc_0/s00_axis_tvalid

Wrote  : <C:\ASPLC_Projects\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/ASPLC_Projects/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : C:/ASPLC_Projects/project_1/project_1.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/ASPLC_Projects/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
Exporting to file c:/ASPLC_Projects/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Block Design Tcl file c:/ASPLC_Projects/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File c:/ASPLC_Projects/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi4l_axis_matrix_acc_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/ASPLC_Projects/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/ASPLC_Projects/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/ASPLC_Projects/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/ASPLC_Projects/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 1a5b5edf18ad955b; cache size = 24.526 MB.
[Tue Nov 29 18:04:45 2022] Launched design_1_axi4l_axis_matrix_acc_0_0_synth_1, design_1_xbar_0_synth_1, synth_1...
Run output will be captured here:
design_1_axi4l_axis_matrix_acc_0_0_synth_1: C:/ASPLC_Projects/project_1/project_1.runs/design_1_axi4l_axis_matrix_acc_0_0_synth_1/runme.log
design_1_xbar_0_synth_1: C:/ASPLC_Projects/project_1/project_1.runs/design_1_xbar_0_synth_1/runme.log
synth_1: C:/ASPLC_Projects/project_1/project_1.runs/synth_1/runme.log
[Tue Nov 29 18:04:46 2022] Launched impl_1...
Run output will be captured here: C:/ASPLC_Projects/project_1/project_1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:47 ; elapsed = 00:01:07 . Memory (MB): peak = 1430.887 ; gain = 0.000
launch_sdk -workspace C:/ASPLC_Projects/project_1/project_1.sdk -hwspec C:/ASPLC_Projects/project_1/project_1.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/ASPLC_Projects/project_1/project_1.sdk -hwspec C:/ASPLC_Projects/project_1/project_1.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_run impl_1
INFO: [Netlist 29-17] Analyzing 275 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7z007sclg225-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2320.691 ; gain = 0.000
Restored from archive | CPU: 2.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2320.691 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 2320.691 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 171 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 2 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 169 instances

WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
open_run: Time (s): cpu = 00:00:55 ; elapsed = 00:00:47 . Memory (MB): peak = 2412.762 ; gain = 975.449
open_report: Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 2514.504 ; gain = 101.742
open_bd_design {C:/ASPLC_Projects/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
ipx::edit_ip_in_project -upgrade true -name axi4l_axis_matrix_acc_v1_0_project -directory C:/ASPLC_Projects/project_1/project_1.tmp/axi4l_axis_matrix_acc_v1_0_project c:/ASPLC_Projects/ip_repo/axi4l_axis_matrix_acc_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
create_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2945.293 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/ASPLC_Projects/ip_repo/axi4l_axis_matrix_acc_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'c:/ASPLC_Projects/ip_repo/axi4l_axis_matrix_acc_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/ASPLC_Projects/ip_repo/axi4l_axis_matrix_acc_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/ASPLC_Projects/ip_repo/axi4l_axis_matrix_acc_1.0/hdl/axi4l_axis_matrix_acc_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/ASPLC_Projects/ip_repo/axi4l_axis_matrix_acc_1.0/hdl/axi4l_axis_matrix_acc_v1_0_S00_AXIS.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/ASPLC_Projects/ip_repo/axi4l_axis_matrix_acc_1.0/hdl/axi4l_axis_matrix_acc_v1_0_M00_AXIS.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/ASPLC_Projects/ip_repo/axi4l_axis_matrix_acc_1.0/hdl/axi4l_axis_matrix_acc_v1_0.v:]
ipx::edit_ip_in_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2945.293 ; gain = 0.000
update_compile_order -fileset sources_1
close_project
launch_sdk -workspace C:/ASPLC_Projects/project_1/project_1.sdk -hwspec C:/ASPLC_Projects/project_1/project_1.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/ASPLC_Projects/project_1/project_1.sdk -hwspec C:/ASPLC_Projects/project_1/project_1.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
open_bd_design {C:/ASPLC_Projects/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
ipx::edit_ip_in_project -upgrade true -name axi4l_axis_matrix_acc_v1_0_project -directory C:/ASPLC_Projects/project_1/project_1.tmp/axi4l_axis_matrix_acc_v1_0_project c:/ASPLC_Projects/ip_repo/axi4l_axis_matrix_acc_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
create_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2945.293 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/ASPLC_Projects/ip_repo/axi4l_axis_matrix_acc_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'c:/ASPLC_Projects/ip_repo/axi4l_axis_matrix_acc_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/ASPLC_Projects/ip_repo/axi4l_axis_matrix_acc_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/ASPLC_Projects/ip_repo/axi4l_axis_matrix_acc_1.0/hdl/axi4l_axis_matrix_acc_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/ASPLC_Projects/ip_repo/axi4l_axis_matrix_acc_1.0/hdl/axi4l_axis_matrix_acc_v1_0_S00_AXIS.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/ASPLC_Projects/ip_repo/axi4l_axis_matrix_acc_1.0/hdl/axi4l_axis_matrix_acc_v1_0_M00_AXIS.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/ASPLC_Projects/ip_repo/axi4l_axis_matrix_acc_1.0/hdl/axi4l_axis_matrix_acc_v1_0.v:]
ipx::edit_ip_in_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2945.293 ; gain = 0.000
update_compile_order -fileset sources_1
close_project
ipx::edit_ip_in_project -upgrade true -name axi4l_axis_matrix_acc_v1_0_project -directory C:/ASPLC_Projects/project_1/project_1.tmp/axi4l_axis_matrix_acc_v1_0_project c:/ASPLC_Projects/ip_repo/axi4l_axis_matrix_acc_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2945.293 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/ASPLC_Projects/ip_repo/axi4l_axis_matrix_acc_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'c:/ASPLC_Projects/ip_repo/axi4l_axis_matrix_acc_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/ASPLC_Projects/ip_repo/axi4l_axis_matrix_acc_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/ASPLC_Projects/ip_repo/axi4l_axis_matrix_acc_1.0/hdl/axi4l_axis_matrix_acc_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/ASPLC_Projects/ip_repo/axi4l_axis_matrix_acc_1.0/hdl/axi4l_axis_matrix_acc_v1_0_S00_AXIS.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/ASPLC_Projects/ip_repo/axi4l_axis_matrix_acc_1.0/hdl/axi4l_axis_matrix_acc_v1_0_M00_AXIS.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/ASPLC_Projects/ip_repo/axi4l_axis_matrix_acc_1.0/hdl/axi4l_axis_matrix_acc_v1_0.v:]
ipx::edit_ip_in_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2945.293 ; gain = 0.000
update_compile_order -fileset sources_1
set_property core_revision 3 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/ASPLC_Projects/ip_repo/axi4l_axis_matrix_acc_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/ASPLC_Projects/ip_repo/axi4l_axis_matrix_acc_1.0'
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:axi4l_axis_matrix_acc:1.0 [get_ips  design_1_axi4l_axis_matrix_acc_0_0] -log ip_upgrade.log
Upgrading 'C:/ASPLC_Projects/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_axi4l_axis_matrix_acc_0_0 (axi4l_axis_matrix_acc_v1.0 1.0) from revision 2 to revision 3
Wrote  : <C:\ASPLC_Projects\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/ASPLC_Projects/project_1/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_axi4l_axis_matrix_acc_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/ASPLC_Projects/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
xit::source_ipfile: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 3161.543 ; gain = 4.805
xit::source_ipfile: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 3161.543 ; gain = 0.000
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/axi4l_axis_matrix_acc_0/s00_axis_tvalid

Wrote  : <C:\ASPLC_Projects\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/ASPLC_Projects/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : C:/ASPLC_Projects/project_1/project_1.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/ASPLC_Projects/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
Exporting to file c:/ASPLC_Projects/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Block Design Tcl file c:/ASPLC_Projects/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File c:/ASPLC_Projects/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi4l_axis_matrix_acc_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/ASPLC_Projects/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/ASPLC_Projects/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/ASPLC_Projects/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/ASPLC_Projects/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:01:14 ; elapsed = 00:01:25 . Memory (MB): peak = 3238.348 ; gain = 81.609
catch { config_ip_cache -export [get_ips -all design_1_processing_system7_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_axi4l_axis_matrix_acc_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 1a5b5edf18ad955b; cache size = 25.256 MB.
export_ip_user_files -of_objects [get_files C:/ASPLC_Projects/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/ASPLC_Projects/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 4 {design_1_processing_system7_0_0_synth_1 design_1_axi4l_axis_matrix_acc_0_0_synth_1}
[Tue Nov 29 19:45:37 2022] Launched design_1_processing_system7_0_0_synth_1, design_1_axi4l_axis_matrix_acc_0_0_synth_1...
Run output will be captured here:
design_1_processing_system7_0_0_synth_1: C:/ASPLC_Projects/project_1/project_1.runs/design_1_processing_system7_0_0_synth_1/runme.log
design_1_axi4l_axis_matrix_acc_0_0_synth_1: C:/ASPLC_Projects/project_1/project_1.runs/design_1_axi4l_axis_matrix_acc_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/ASPLC_Projects/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/ASPLC_Projects/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir C:/ASPLC_Projects/project_1/project_1.ip_user_files -ipstatic_source_dir C:/ASPLC_Projects/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/ASPLC_Projects/project_1/project_1.cache/compile_simlib/modelsim} {questa=C:/ASPLC_Projects/project_1/project_1.cache/compile_simlib/questa} {riviera=C:/ASPLC_Projects/project_1/project_1.cache/compile_simlib/riviera} {activehdl=C:/ASPLC_Projects/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
connect_bd_intf_net [get_bd_intf_pins axi4l_axis_matrix_acc_0/S00_AXIS] [get_bd_intf_pins axi_dma_0/M_AXIS_MM2S]
report_ip_status -name ip_status 
save_bd_design
Wrote  : <C:\ASPLC_Projects\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/ASPLC_Projects/project_1/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Vivado 12-4158] Exported Hardware file is out of date. Exported hardware information may be inconsistent with respect to the current state of the design. It is recommended that you re-export the design and launch SDK otherwise SDK is launched with out of date hardware system file.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
xit::source_ipfile: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 3238.348 ; gain = 0.000
xit::source_ipfile: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 3238.348 ; gain = 0.000
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
Wrote  : <C:\ASPLC_Projects\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/ASPLC_Projects/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : C:/ASPLC_Projects/project_1/project_1.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/ASPLC_Projects/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
Exporting to file c:/ASPLC_Projects/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Block Design Tcl file c:/ASPLC_Projects/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File c:/ASPLC_Projects/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi4l_axis_matrix_acc_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/ASPLC_Projects/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/ASPLC_Projects/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/ASPLC_Projects/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/ASPLC_Projects/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 1a5b5edf18ad955b; cache size = 26.142 MB.
[Tue Nov 29 19:48:57 2022] Launched synth_1...
Run output will be captured here: C:/ASPLC_Projects/project_1/project_1.runs/synth_1/runme.log
[Tue Nov 29 19:48:57 2022] Launched impl_1...
Run output will be captured here: C:/ASPLC_Projects/project_1/project_1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:42 ; elapsed = 00:00:53 . Memory (MB): peak = 3247.887 ; gain = 9.539
INFO: [Vivado 12-4158] Exported Hardware file is out of date. Exported hardware information may be inconsistent with respect to the current state of the design. It is recommended that you re-export the design and launch SDK otherwise SDK is launched with out of date hardware system file.
file copy -force C:/ASPLC_Projects/project_1/project_1.runs/impl_1/design_1_wrapper.sysdef C:/ASPLC_Projects/project_1/project_1.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/ASPLC_Projects/project_1/project_1.sdk -hwspec C:/ASPLC_Projects/project_1/project_1.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/ASPLC_Projects/project_1/project_1.sdk -hwspec C:/ASPLC_Projects/project_1/project_1.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_bd_design {C:/ASPLC_Projects/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
ipx::edit_ip_in_project -upgrade true -name axi4l_axis_matrix_acc_v1_0_project -directory C:/ASPLC_Projects/project_1/project_1.tmp/axi4l_axis_matrix_acc_v1_0_project c:/ASPLC_Projects/ip_repo/axi4l_axis_matrix_acc_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3261.793 ; gain = 11.867
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/ASPLC_Projects/ip_repo/axi4l_axis_matrix_acc_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'c:/ASPLC_Projects/ip_repo/axi4l_axis_matrix_acc_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/ASPLC_Projects/ip_repo/axi4l_axis_matrix_acc_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/ASPLC_Projects/ip_repo/axi4l_axis_matrix_acc_1.0/hdl/axi4l_axis_matrix_acc_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/ASPLC_Projects/ip_repo/axi4l_axis_matrix_acc_1.0/hdl/axi4l_axis_matrix_acc_v1_0_S00_AXIS.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/ASPLC_Projects/ip_repo/axi4l_axis_matrix_acc_1.0/hdl/axi4l_axis_matrix_acc_v1_0_M00_AXIS.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/ASPLC_Projects/ip_repo/axi4l_axis_matrix_acc_1.0/hdl/axi4l_axis_matrix_acc_v1_0.v:]
ipx::edit_ip_in_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 3262.605 ; gain = 12.680
update_compile_order -fileset sources_1
set_property core_revision 4 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/ASPLC_Projects/ip_repo/axi4l_axis_matrix_acc_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/ASPLC_Projects/ip_repo/axi4l_axis_matrix_acc_1.0'
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:axi4l_axis_matrix_acc:1.0 [get_ips  design_1_axi4l_axis_matrix_acc_0_0] -log ip_upgrade.log
Upgrading 'C:/ASPLC_Projects/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_axi4l_axis_matrix_acc_0_0 (axi4l_axis_matrix_acc_v1.0 1.0) from revision 3 to revision 4
Wrote  : <C:\ASPLC_Projects\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/ASPLC_Projects/project_1/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_axi4l_axis_matrix_acc_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/ASPLC_Projects/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
xit::source_ipfile: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 3360.727 ; gain = 0.000
xit::source_ipfile: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 3360.727 ; gain = 0.000
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
Wrote  : <C:\ASPLC_Projects\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/ASPLC_Projects/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : C:/ASPLC_Projects/project_1/project_1.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/ASPLC_Projects/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
Exporting to file c:/ASPLC_Projects/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Block Design Tcl file c:/ASPLC_Projects/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File c:/ASPLC_Projects/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi4l_axis_matrix_acc_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/ASPLC_Projects/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/ASPLC_Projects/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/ASPLC_Projects/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/ASPLC_Projects/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:44 ; elapsed = 00:00:54 . Memory (MB): peak = 3518.465 ; gain = 157.738
catch { config_ip_cache -export [get_ips -all design_1_axi4l_axis_matrix_acc_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 1a5b5edf18ad955b; cache size = 26.142 MB.
export_ip_user_files -of_objects [get_files C:/ASPLC_Projects/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/ASPLC_Projects/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 4 design_1_axi4l_axis_matrix_acc_0_0_synth_1
[Tue Nov 29 20:10:26 2022] Launched design_1_axi4l_axis_matrix_acc_0_0_synth_1...
Run output will be captured here: C:/ASPLC_Projects/project_1/project_1.runs/design_1_axi4l_axis_matrix_acc_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/ASPLC_Projects/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/ASPLC_Projects/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir C:/ASPLC_Projects/project_1/project_1.ip_user_files -ipstatic_source_dir C:/ASPLC_Projects/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/ASPLC_Projects/project_1/project_1.cache/compile_simlib/modelsim} {questa=C:/ASPLC_Projects/project_1/project_1.cache/compile_simlib/questa} {riviera=C:/ASPLC_Projects/project_1/project_1.cache/compile_simlib/riviera} {activehdl=C:/ASPLC_Projects/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Nov 29 20:12:38 2022] Launched synth_1...
Run output will be captured here: C:/ASPLC_Projects/project_1/project_1.runs/synth_1/runme.log
[Tue Nov 29 20:12:38 2022] Launched impl_1...
Run output will be captured here: C:/ASPLC_Projects/project_1/project_1.runs/impl_1/runme.log
ipx::edit_ip_in_project -upgrade true -name axi4l_axis_matrix_acc_v1_0_project -directory C:/ASPLC_Projects/project_1/project_1.tmp/axi4l_axis_matrix_acc_v1_0_project c:/ASPLC_Projects/ip_repo/axi4l_axis_matrix_acc_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3532.691 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/ASPLC_Projects/ip_repo/axi4l_axis_matrix_acc_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'c:/ASPLC_Projects/ip_repo/axi4l_axis_matrix_acc_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/ASPLC_Projects/ip_repo/axi4l_axis_matrix_acc_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/ASPLC_Projects/ip_repo/axi4l_axis_matrix_acc_1.0/hdl/axi4l_axis_matrix_acc_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/ASPLC_Projects/ip_repo/axi4l_axis_matrix_acc_1.0/hdl/axi4l_axis_matrix_acc_v1_0_S00_AXIS.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/ASPLC_Projects/ip_repo/axi4l_axis_matrix_acc_1.0/hdl/axi4l_axis_matrix_acc_v1_0_M00_AXIS.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/ASPLC_Projects/ip_repo/axi4l_axis_matrix_acc_1.0/hdl/axi4l_axis_matrix_acc_v1_0.v:]
ipx::edit_ip_in_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 3532.691 ; gain = 0.000
update_compile_order -fileset sources_1
close_project
file copy -force C:/ASPLC_Projects/project_1/project_1.runs/impl_1/design_1_wrapper.sysdef C:/ASPLC_Projects/project_1/project_1.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/ASPLC_Projects/project_1/project_1.sdk -hwspec C:/ASPLC_Projects/project_1/project_1.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/ASPLC_Projects/project_1/project_1.sdk -hwspec C:/ASPLC_Projects/project_1/project_1.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Wed Nov 30 00:55:02 2022...
