
# Messages from "go new"


# Messages from "go analyze"

# Info: Completed transformation 'analyze' on solution 'hybrid.v2': elapsed time 3.58 seconds, memory usage 1445752kB, peak memory usage 1511288kB (SOL-9)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/hybird/src/utils.cpp" (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
Source file analysis completed (CIN-68)
Pragma 'hls_design<top>' detected on routine 'hybrid' (CIN-6)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
Front End called with arguments: -- /home/jd4691/research/NTT_CPU/hybird/src/ntt.cpp /home/jd4691/research/NTT_CPU/hybird/src/utils.cpp (CIN-69)
# Warning: last line of file ends without a newline (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
hybrid.v2
# Info: Branching solution 'hybrid.v2' at state 'new' (PRJ-2)
# Info: Starting transformation 'analyze' on solution 'hybrid.v2' (SOL-8)
go compile
# Info: Completed transformation 'analyze' on solution 'solution.v1': elapsed time 3.60 seconds, memory usage 1445284kB, peak memory usage 1445856kB (SOL-9)
Pragma 'hls_design<top>' detected on routine 'hybrid' (CIN-6)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/hybird/src/utils.cpp" (CRD-1)
Source file analysis completed (CIN-68)
Front End called with arguments: -- /home/jd4691/research/NTT_CPU/hybird/src/ntt.cpp /home/jd4691/research/NTT_CPU/hybird/src/utils.cpp (CIN-69)
# Warning: last line of file ends without a newline (CRD-1)
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
# Warning: last line of file ends without a newline (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
Front End called with arguments: -- /home/jd4691/research/NTT_CPU/hybird/src/ntt.cpp /home/jd4691/research/NTT_CPU/hybird/src/utils.cpp (CIN-69)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
# Warning: last line of file ends without a newline (CRD-1)
# Error: Compilation aborted (CIN-5)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
Pragma 'hls_design<top>' detected on routine 'hybrid' (CIN-6)
# Warning: last line of file ends without a newline (CRD-1)
# Error: go analyze: Failed analyze
# Info: Completed transformation 'new' on solution 'solution.v1': elapsed time 3.38 seconds, memory usage 1445856kB, peak memory usage 1445856kB (SOL-9)
# Error:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/hybird/src/utils.cpp" (CRD-20)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/hybird/src/utils.cpp" (CRD-20)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
go compile
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/hybird/src/utils.cpp" (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
# Error:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/hybird/src/utils.cpp" (CRD-20)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
option set Input/CppStandard c++11
option set Input/TargetPlatform x86_64
go compile
c++11
solution file add ./src/utils.cpp
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
set_working_dir /home/jd4691/research/NTT_CPU/hybird
Moving session transcript to file "/home/jd4691/research/NTT_CPU/hybird/catapult.log"
# Info: Completed transformation 'new' on solution 'solution.v1': elapsed time 0.05 seconds, memory usage 1314188kB, peak memory usage 1314188kB (SOL-9)
/INPUTFILES/1
# Error: Compilation aborted (CIN-5)
solution file add ./src/ntt.cpp
# Error: go analyze: Failed analyze
go compile
Front End called with arguments: -- /home/jd4691/research/NTT_CPU/hybird/src/ntt.cpp /home/jd4691/research/NTT_CPU/hybird/src/utils.cpp (CIN-69)
/INPUTFILES/2
# Error: cannot open source file "gnu/stubs-32.h" (CRD-1696)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)

# Messages from "go compile"

# Info: Design complexity at end of 'compile': Total ops = 1377, Real ops = 475, Vars = 226 (SOL-21)
# Info: Completed transformation 'compile' on solution 'hybrid.v2': elapsed time 17.70 seconds, memory usage 1511288kB, peak memory usage 1511288kB (SOL-9)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'butterFly' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'butterFly' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator+=<20, true>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'operator<<<33, true>' (CIN-14)
Inlining routine 'operator-<20, true>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'butterFly' (CIN-14)
Loop '/hybrid/core/S2_COPY_LOOP' iterated at most 32 times. (LOOP-2)
Loop '/hybrid/core/S2_COPY_LOOP:for' iterated at most 32 times. (LOOP-2)
Loop '/hybrid/core/S2_INNER_LOOP1' iterated at most 4 times. (LOOP-2)
Loop '/hybrid/core/S2_INNER_LOOP1:for' iterated at most 32 times. (LOOP-2)
Loop '/hybrid/core/S1_OUTER_LOOP' iterated at most 32 times. (LOOP-2)
Loop '/hybrid/core/S5_COPY_LOOP:for' iterated at most 32 times. (LOOP-2)
Loop '/hybrid/core/S34_OUTER_LOOP' iterated at most 32 times. (LOOP-2)
Loop '/hybrid/core/S5_INNER_LOOP1:for' iterated at most 32 times. (LOOP-2)
Loop '/hybrid/core/S5_COPY_LOOP' iterated at most 32 times. (LOOP-2)
Loop '/hybrid/core/S2_INNER_LOOP2' iterated at most 4 times. (LOOP-2)
Loop '/hybrid/core/S2_INNER_LOOP2:for' iterated at most 32 times. (LOOP-2)
Loop '/hybrid/core/S2_INNER_LOOP3' iterated at most 4 times. (LOOP-2)
Loop '/hybrid/core/S2_INNER_LOOP3:for' iterated at most 32 times. (LOOP-2)
Loop '/hybrid/core/S6_OUTER_LOOP' iterated at most 32 times. (LOOP-2)
Loop '/hybrid/core/S5_INNER_LOOP3' iterated at most 4 times. (LOOP-2)
Loop '/hybrid/core/S5_INNER_LOOP2:for' iterated at most 32 times. (LOOP-2)
Loop '/hybrid/core/S5_INNER_LOOP1' iterated at most 4 times. (LOOP-2)
Loop '/hybrid/core/S5_INNER_LOOP3:for' iterated at most 32 times. (LOOP-2)
Loop '/hybrid/core/S5_INNER_LOOP2' iterated at most 4 times. (LOOP-2)
Loop '/hybrid/core/S2_OUTER_LOOP' iterated at most 2 times. (LOOP-2)
Design 'hybrid' was read (SOL-1)
Loop '/hybrid/core/S5_OUTER_LOOP' iterated at most 2 times. (LOOP-2)
# Info: CDesignChecker Shell script written to '/home/jd4691/research/NTT_CPU/hybird/Catapult/hybrid.v2/CDesignChecker/design_checker.sh'
Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'butterFly' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'butterFly' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator+=<20, true>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'operator<<<33, true>' (CIN-14)
Inlining routine 'operator-<20, true>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Synthesizing routine 'hybrid' (CIN-13)
Found top design routine 'hybrid' specified by directive (CIN-52)
Inlining routine 'operator<<20, true>' (CIN-14)
Inlining routine 'hybrid' (CIN-14)
Generating synthesis internal form... (CIN-3)
# Info: Starting transformation 'compile' on solution 'hybrid.v2' (SOL-8)
Inlining routine 'operator>=<20, true>' (CIN-14)
Inlining routine 'operator<<20, true>' (CIN-14)
Inlining routine 'operator<<<33, true>' (CIN-14)
Inlining routine 'operator-<20, true>' (CIN-14)
Inlining routine 'operator*<20, true>' (CIN-14)
Inlining routine 'operator<<20, true>' (CIN-14)
Inlining routine 'operator<<20, true>' (CIN-14)
Inlining routine 'operator*<20, true>' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'butterFly' (CIN-14)
Inlining routine 'butterFly' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'butterFly' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator+=<20, true>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'operator<<20, true>' (CIN-14)
Inlining routine 'operator-=<20, true>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'butterFly' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'butterFly' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'butterFly' (CIN-14)
Inlining routine 'butterFly' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'butterFly' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'butterFly' (CIN-14)
Inlining routine 'operator<<20, true>' (CIN-14)
Inlining routine 'operator+=<20, true>' (CIN-14)
Inlining routine 'operator*<20, true>' (CIN-14)
Inlining routine 'operator<<20, true>' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
INOUT port 'tw' is only used as an input. (OPT-10)
INOUT port 'revArr' is only used as an input. (OPT-10)
INOUT port 'tw_h' is only used as an input. (OPT-10)
Optimizing block '/hybrid' ... (CIN-4)
Inlining routine 'operator*<20, true>' (CIN-14)
INOUT port 'twiddle_h' is only used as an input. (OPT-10)
INOUT port 'twiddle' is only used as an input. (OPT-10)
Inlining routine 'operator+=<20, true>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'operator<<20, true>' (CIN-14)
Inlining routine 'operator-=<20, true>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'butterFly' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'butterFly' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'butterFly' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator>=<20, true>' (CIN-14)
Inlining routine 'operator<<20, true>' (CIN-14)
Inlining routine 'operator<<<33, true>' (CIN-14)
Inlining routine 'operator-<20, true>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'operator<<20, true>' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'butterFly' (CIN-14)
Inlining routine 'butterFly' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'butterFly' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'butterFly' (CIN-14)
Inlining routine 'operator<<20, true>' (CIN-14)
Inlining routine 'operator+=<20, true>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator<<20, true>' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'butterFly' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'butterFly' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'butterFly' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)

# Messages from "go libraries"

# Info: Design complexity at end of 'libraries': Total ops = 1377, Real ops = 475, Vars = 226 (SOL-21)
# Info: Completed transformation 'libraries' on solution 'hybrid.v2': elapsed time 1.13 seconds, memory usage 1511288kB, peak memory usage 1511288kB (SOL-9)
solution library add amba
Reading component library '$MGC_HOME/pkgs/siflibs/mgc_ioport.lib' [mgc_ioport]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/siflibs/ccs_ioport.lib' [ccs_ioport]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/cds_assert/assert_mods.lib' [assert_mods]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/ccs_xilinx/Xilinx_RAMS.lib' [Xilinx_RAMS]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/cds_assert/assert_ops.lib' [ASSERT_OPS]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/ccs_xilinx/mgc_Xilinx-VIRTEX-7-1_beh.lib' [mgc_Xilinx-VIRTEX-7-1_beh]... (LIB-49)
# Info: Please set ComponentLibs/TechLibSearchPath to enable flows that use downstream synthesis tools (LIB-220)
# Info: Starting transformation 'libraries' on solution 'hybrid.v2' (SOL-8)
Reading component library '$MGC_HOME/pkgs/ccs_libs/interfaces/amba/amba.lib' [amba]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/siflibs/stdops.lib' [STDOPS]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/siflibs/mgc_busdefs.lib' [mgc_busdefs]... (LIB-49)
solution library add Xilinx_RAMS
solution library add mgc_Xilinx-VIRTEX-7-1_beh -- -rtlsyntool Vivado -manufacturer Xilinx -family VIRTEX-7 -speed -1 -part xc7vx485tffg1157-1
go libraries

# Messages from "go assembly"

# Info: Design complexity at end of 'assembly': Total ops = 1377, Real ops = 475, Vars = 226 (SOL-21)
# Info: Completed transformation 'assembly' on solution 'hybrid.v8': elapsed time 2.33 seconds, memory usage 2297828kB, peak memory usage 2297828kB (SOL-9)
/CLOCKS {clk {-CLOCK_PERIOD 6.67 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 3.335 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
# Info: Starting transformation 'assembly' on solution 'hybrid.v8' (SOL-8)
go extract
# Info: Branching solution 'hybrid.v8' at state 'libraries' (PRJ-2)
Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/research/NTT_CPU/hybird/Catapult/hybrid.v8/CDesignChecker/design_checker.sh'
# Info: Design complexity at end of 'assembly': Total ops = 1377, Real ops = 475, Vars = 226 (SOL-21)
# Info: Completed transformation 'assembly' on solution 'hybrid.v7': elapsed time 2.29 seconds, memory usage 2166756kB, peak memory usage 2166756kB (SOL-9)
/CLOCKS {clk {-CLOCK_PERIOD 6.25 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 3.125 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
# Info: Branching solution 'hybrid.v7' at state 'libraries' (PRJ-2)
# Info: Starting transformation 'assembly' on solution 'hybrid.v7' (SOL-8)
go extract
Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/research/NTT_CPU/hybird/Catapult/hybrid.v7/CDesignChecker/design_checker.sh'
# Info: Design complexity at end of 'assembly': Total ops = 1377, Real ops = 475, Vars = 226 (SOL-21)
# Info: Completed transformation 'assembly' on solution 'hybrid.v6': elapsed time 2.41 seconds, memory usage 2035684kB, peak memory usage 2035684kB (SOL-9)
# Info: Starting transformation 'assembly' on solution 'hybrid.v6' (SOL-8)
go extract
# Info: Branching solution 'hybrid.v6' at state 'libraries' (PRJ-2)
Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/research/NTT_CPU/hybird/Catapult/hybrid.v6/CDesignChecker/design_checker.sh'
/CLOCKS {clk {-CLOCK_PERIOD 5.88 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 2.94 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
# Info: Design complexity at end of 'assembly': Total ops = 1377, Real ops = 475, Vars = 226 (SOL-21)
# Info: Completed transformation 'assembly' on solution 'hybrid.v5': elapsed time 2.41 seconds, memory usage 1904612kB, peak memory usage 1904612kB (SOL-9)
Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
/CLOCKS {clk {-CLOCK_PERIOD 5.56 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 2.78 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
# Info: Starting transformation 'assembly' on solution 'hybrid.v5' (SOL-8)
# Info: CDesignChecker Shell script written to '/home/jd4691/research/NTT_CPU/hybird/Catapult/hybrid.v5/CDesignChecker/design_checker.sh'
go extract
# Info: Branching solution 'hybrid.v5' at state 'libraries' (PRJ-2)
# Info: Design complexity at end of 'assembly': Total ops = 1377, Real ops = 475, Vars = 226 (SOL-21)
# Info: Completed transformation 'assembly' on solution 'hybrid.v4': elapsed time 2.26 seconds, memory usage 1773540kB, peak memory usage 1773540kB (SOL-9)
# Info: Starting transformation 'assembly' on solution 'hybrid.v4' (SOL-8)
go extract
# Info: Branching solution 'hybrid.v4' at state 'libraries' (PRJ-2)
Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/research/NTT_CPU/hybird/Catapult/hybrid.v4/CDesignChecker/design_checker.sh'
/CLOCKS {clk {-CLOCK_PERIOD 5.26 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 2.63 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
# Info: Design complexity at end of 'assembly': Total ops = 1377, Real ops = 475, Vars = 226 (SOL-21)
# Info: Completed transformation 'assembly' on solution 'hybrid.v3': elapsed time 2.31 seconds, memory usage 1642468kB, peak memory usage 1642468kB (SOL-9)
/CLOCKS {clk {-CLOCK_PERIOD 52.63 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 26.315 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
/CLOCKS {clk {-CLOCK_PERIOD 52.63 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 26.315 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
# Info: CDesignChecker Shell script written to '/home/jd4691/research/NTT_CPU/hybird/Catapult/hybrid.v3/CDesignChecker/design_checker.sh'
directive set -CLOCKS {clk {-CLOCK_PERIOD 52.63 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 26.315 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
# Info: Branching solution 'hybrid.v3' at state 'libraries' (PRJ-2)
Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: Starting transformation 'assembly' on solution 'hybrid.v3' (SOL-8)
go extract
# Info: Design complexity at end of 'assembly': Total ops = 1377, Real ops = 475, Vars = 226 (SOL-21)
# Info: Completed transformation 'assembly' on solution 'hybrid.v2': elapsed time 2.05 seconds, memory usage 1511908kB, peak memory usage 1511908kB (SOL-9)
go allocate
/CLOCKS {clk {-CLOCK_PERIOD 5 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 2.5 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
directive set -CLOCKS {clk {-CLOCK_PERIOD 5 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 2.5 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
# Info: Starting transformation 'assembly' on solution 'hybrid.v2' (SOL-8)

# Messages from "go architect"

# Info: Design complexity at end of 'loops': Total ops = 1391, Real ops = 475, Vars = 233 (SOL-21)
# Info: Completed transformation 'loops' on solution 'hybrid.v9': elapsed time 0.27 seconds, memory usage 2428900kB, peak memory usage 2428900kB (SOL-9)
Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
Loop '/hybrid/core/S2_INNER_LOOP3:for' is left rolled. (LOOP-4)
Loop '/hybrid/core/S2_OUTER_LOOP' is left rolled. (LOOP-4)
Loop '/hybrid/core/S34_OUTER_LOOP:for' is left rolled. (LOOP-4)
Loop '/hybrid/core/S2_INNER_LOOP3' is left rolled. (LOOP-4)
Loop '/hybrid/core/S2_INNER_LOOP1' is left rolled. (LOOP-4)
Loop '/hybrid/core/S2_INNER_LOOP1:for' is left rolled. (LOOP-4)
Loop '/hybrid/core/S2_INNER_LOOP2' is left rolled. (LOOP-4)
Loop '/hybrid/core/S2_INNER_LOOP2:for' is left rolled. (LOOP-4)
Loop '/hybrid/core/S5_INNER_LOOP2:for' is left rolled. (LOOP-4)
Loop '/hybrid/core/S5_INNER_LOOP1' is left rolled. (LOOP-4)
Loop '/hybrid/core/S5_OUTER_LOOP' is left rolled. (LOOP-4)
Loop '/hybrid/core/S5_INNER_LOOP2' is left rolled. (LOOP-4)
Loop '/hybrid/core/S5_COPY_LOOP:for' is left rolled. (LOOP-4)
Loop '/hybrid/core/S34_OUTER_LOOP' is left rolled. (LOOP-4)
Loop '/hybrid/core/S5_INNER_LOOP1:for' is left rolled. (LOOP-4)
Loop '/hybrid/core/S5_COPY_LOOP' is left rolled. (LOOP-4)
/hybrid/core/S2_COPY_LOOP/PIPELINE_INIT_INTERVAL 1
directive set /hybrid/core/S2_COPY_LOOP -PIPELINE_INIT_INTERVAL 1
Loop '/hybrid/core/main' is left rolled. (LOOP-4)
/hybrid/core/S5_COPY_LOOP/PIPELINE_INIT_INTERVAL 1
directive set /hybrid/core/S5_COPY_LOOP -PIPELINE_INIT_INTERVAL 1
/hybrid/core/yy:rsc/BLOCK_SIZE 32
Loop '/hybrid/core/S5_INNER_LOOP3' is left rolled. (LOOP-4)
directive set /hybrid/core/yy:rsc -BLOCK_SIZE 32
/hybrid/core/S1_OUTER_LOOP/PIPELINE_INIT_INTERVAL 2
Loop '/hybrid/core/S5_INNER_LOOP3:for' is left rolled. (LOOP-4)
Loop '/hybrid/core/S6_OUTER_LOOP' is left rolled. (LOOP-4)
directive set /hybrid/core/S1_OUTER_LOOP -PIPELINE_INIT_INTERVAL 2
Loop '/hybrid/core/S6_OUTER_LOOP:for' is left rolled. (LOOP-4)
Loop '/hybrid/core/S1_OUTER_LOOP' is left rolled. (LOOP-4)
Loop '/hybrid/core/S1_OUTER_LOOP:for' is left rolled. (LOOP-4)
Loop '/hybrid/core/S2_COPY_LOOP' is left rolled. (LOOP-4)
Loop '/hybrid/core/S2_COPY_LOOP:for' is left rolled. (LOOP-4)
/hybrid/core/S6_OUTER_LOOP/PIPELINE_INIT_INTERVAL 2
directive set /hybrid/core/S6_OUTER_LOOP -PIPELINE_INIT_INTERVAL 2
# Info: Starting transformation 'loops' on solution 'hybrid.v9' (SOL-8)
go allocate
/hybrid/x:rsc/BLOCK_SIZE 32
/hybrid/twiddle:rsc/MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW
directive set /hybrid/twiddle:rsc -MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW
# Info: CDesignChecker Shell script written to '/home/jd4691/research/NTT_CPU/hybird/Catapult/hybrid.v9/CDesignChecker/design_checker.sh'
/hybrid/core/xx:rsc/BLOCK_SIZE 32
directive set /hybrid/core/xx:rsc -BLOCK_SIZE 32
/hybrid/core/yy:rsc/MAP_TO_MODULE Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL
directive set /hybrid/core/yy:rsc -MAP_TO_MODULE Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL
/hybrid/twiddle_h:rsc/MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW
directive set /hybrid/twiddle_h:rsc -MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW
/hybrid/core/xx:rsc/MAP_TO_MODULE Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL
directive set /hybrid/core/xx:rsc -MAP_TO_MODULE Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL
# Info: Branching solution 'hybrid.v9' at state 'assembly' (PRJ-2)
# Info: Design complexity at end of 'loops': Total ops = 1391, Real ops = 475, Vars = 233 (SOL-21)
# Info: Completed transformation 'loops' on solution 'hybrid.v8': elapsed time 0.25 seconds, memory usage 2297828kB, peak memory usage 2297828kB (SOL-9)
Loop '/hybrid/core/main' is left rolled. (LOOP-4)
Loop '/hybrid/core/S6_OUTER_LOOP' is left rolled. (LOOP-4)
Loop '/hybrid/core/S2_INNER_LOOP1:for' is left rolled. (LOOP-4)
Loop '/hybrid/core/S2_COPY_LOOP' is left rolled. (LOOP-4)
Loop '/hybrid/core/S2_INNER_LOOP2:for' is left rolled. (LOOP-4)
Loop '/hybrid/core/S2_INNER_LOOP1' is left rolled. (LOOP-4)
Loop '/hybrid/core/S1_OUTER_LOOP:for' is left rolled. (LOOP-4)
# Info: Starting transformation 'loops' on solution 'hybrid.v8' (SOL-8)
Loop '/hybrid/core/S2_COPY_LOOP:for' is left rolled. (LOOP-4)
Loop '/hybrid/core/S1_OUTER_LOOP' is left rolled. (LOOP-4)
Loop '/hybrid/core/S34_OUTER_LOOP' is left rolled. (LOOP-4)
Loop '/hybrid/core/S34_OUTER_LOOP:for' is left rolled. (LOOP-4)
Loop '/hybrid/core/S5_COPY_LOOP' is left rolled. (LOOP-4)
Loop '/hybrid/core/S5_COPY_LOOP:for' is left rolled. (LOOP-4)
Loop '/hybrid/core/S2_OUTER_LOOP' is left rolled. (LOOP-4)
Loop '/hybrid/core/S2_INNER_LOOP2' is left rolled. (LOOP-4)
Loop '/hybrid/core/S2_INNER_LOOP3' is left rolled. (LOOP-4)
Loop '/hybrid/core/S2_INNER_LOOP3:for' is left rolled. (LOOP-4)
Loop '/hybrid/core/S5_INNER_LOOP3:for' is left rolled. (LOOP-4)
Loop '/hybrid/core/S5_OUTER_LOOP' is left rolled. (LOOP-4)
Loop '/hybrid/core/S6_OUTER_LOOP:for' is left rolled. (LOOP-4)
Loop '/hybrid/core/S5_INNER_LOOP3' is left rolled. (LOOP-4)
Loop '/hybrid/core/S5_INNER_LOOP1' is left rolled. (LOOP-4)
Loop '/hybrid/core/S5_INNER_LOOP1:for' is left rolled. (LOOP-4)
Loop '/hybrid/core/S5_INNER_LOOP2' is left rolled. (LOOP-4)
Loop '/hybrid/core/S5_INNER_LOOP2:for' is left rolled. (LOOP-4)
# Info: Design complexity at end of 'memories': Total ops = 11337, Real ops = 475, Vars = 361 (SOL-21)
# Info: Completed transformation 'memories' on solution 'hybrid.v9': elapsed time 87.66 seconds, memory usage 2502644kB, peak memory usage 2502644kB (SOL-9)
Memory Resource '/hybrid/core/xx:rsc(7)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(6)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(9)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(8)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(3)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(2)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(5)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(4)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(15)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(14)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(17)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(16)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# Info: Running transformation 'memories' on solution 'hybrid.v9': elapsed time 81.50 seconds, memory usage 2502644kB, peak memory usage 2502644kB (SOL-15)
Memory Resource '/hybrid/core/xx:rsc(11)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(10)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(13)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(12)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# Info: Merged 'butterFly#15:f2:switch' at $PROJECT_HOME/src/ntt.cpp(51) to 'butterFly#15:f1:switch' at $PROJECT_HOME/src/ntt.cpp(50). (OPT-16)
# Info: Merged 'butterFly#14:f2:switch' at $PROJECT_HOME/src/ntt.cpp(51) to 'butterFly#14:f1:switch' at $PROJECT_HOME/src/ntt.cpp(50). (OPT-16)
Resource '/hybrid/core/xx:rsc' split into 32 x 1 blocks (MEM-11)
# Info: Merged 'butterFly#17:f2:switch' at $PROJECT_HOME/src/ntt.cpp(51) to 'butterFly#17:f1:switch' at $PROJECT_HOME/src/ntt.cpp(50). (OPT-16)
# Info: Starting transformation 'memories' on solution 'hybrid.v9' (SOL-8)
# Info: Merged 'butterFly#16:f2:switch' at $PROJECT_HOME/src/ntt.cpp(51) to 'butterFly#16:f1:switch' at $PROJECT_HOME/src/ntt.cpp(50). (OPT-16)
Memory Resource '/hybrid/core/xx:rsc(1)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# Info: Merged 'butterFly#11:f2:switch' at $PROJECT_HOME/src/ntt.cpp(51) to 'butterFly#11:f1:switch' at $PROJECT_HOME/src/ntt.cpp(50). (OPT-16)
Memory Resource '/hybrid/core/xx:rsc(0)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# Info: Merged 'butterFly#10:f2:switch' at $PROJECT_HOME/src/ntt.cpp(51) to 'butterFly#10:f1:switch' at $PROJECT_HOME/src/ntt.cpp(50). (OPT-16)
# Info: Merged 'butterFly#13:f2:switch' at $PROJECT_HOME/src/ntt.cpp(51) to 'butterFly#13:f1:switch' at $PROJECT_HOME/src/ntt.cpp(50). (OPT-16)
# Info: Merged 'butterFly#12:f2:switch' at $PROJECT_HOME/src/ntt.cpp(51) to 'butterFly#12:f1:switch' at $PROJECT_HOME/src/ntt.cpp(50). (OPT-16)
# Info: Merged 'butterFly#23:f2:switch' at $PROJECT_HOME/src/ntt.cpp(51) to 'butterFly#23:f1:switch' at $PROJECT_HOME/src/ntt.cpp(50). (OPT-16)
# Info: Merged 'butterFly#22:f2:switch' at $PROJECT_HOME/src/ntt.cpp(51) to 'butterFly#22:f1:switch' at $PROJECT_HOME/src/ntt.cpp(50). (OPT-16)
# Info: Running transformation 'memories' on solution 'hybrid.v9': elapsed time 59.22 seconds, memory usage 2502644kB, peak memory usage 2502644kB (SOL-15)
# Info: Running transformation 'memories' on solution 'hybrid.v9': elapsed time 29.18 seconds, memory usage 2502644kB, peak memory usage 2502644kB (SOL-15)
# Info: Merged 'butterFly#19:f2:switch' at $PROJECT_HOME/src/ntt.cpp(51) to 'butterFly#19:f1:switch' at $PROJECT_HOME/src/ntt.cpp(50). (OPT-16)
# Info: Merged 'butterFly#18:f2:switch' at $PROJECT_HOME/src/ntt.cpp(51) to 'butterFly#18:f1:switch' at $PROJECT_HOME/src/ntt.cpp(50). (OPT-16)
# Info: Merged 'butterFly#21:f2:switch' at $PROJECT_HOME/src/ntt.cpp(51) to 'butterFly#21:f1:switch' at $PROJECT_HOME/src/ntt.cpp(50). (OPT-16)
# Info: Merged 'butterFly#20:f2:switch' at $PROJECT_HOME/src/ntt.cpp(51) to 'butterFly#20:f1:switch' at $PROJECT_HOME/src/ntt.cpp(50). (OPT-16)
Memory Resource '/hybrid/tw_h:rsc' (from var: tw_h) mapped to 'amba.ccs_axi4_slave_mem' (size: 1024 x 32). (MEM-4)
Memory Resource '/hybrid/tw:rsc' (from var: tw) mapped to 'amba.ccs_axi4_slave_mem' (size: 1024 x 32). (MEM-4)
Memory Resource '/hybrid/twiddle:rsc' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 32 x 32). (MEM-4)
I/O-Port Resource '/hybrid/m:rsc' (from var: m) mapped to 'ccs_ioport.ccs_in' (size: 32). (MEM-2)
Memory Resource '/hybrid/revArr:rsc' (from var: revArr) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 20). (MEM-4)
Memory Resource '/hybrid/twiddle_h:rsc' (from var: twiddle_h) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(21)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(20)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(23)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(22)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(17)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(16)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(19)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(18)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(29)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(28)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(31)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(30)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(25)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(24)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(27)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(26)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(6)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(5)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(8)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(7)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(2)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(1)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(4)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(3)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(14)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(13)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(16)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(15)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(10)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(9)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(12)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(11)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(23)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(22)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(25)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(24)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(19)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(18)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(21)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(20)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(31)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(30)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(0)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Resource '/hybrid/core/yy:rsc' split into 32 x 1 blocks (MEM-11)
Memory Resource '/hybrid/core/xx:rsc(27)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(26)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(29)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(28)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(5)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(4)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(7)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(6)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(1)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(0)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(3)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(2)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(13)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(12)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(15)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(14)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(9)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(8)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(11)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(10)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(22)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(21)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(24)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(23)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(18)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(17)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(20)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(19)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(30)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(29)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Resource '/hybrid/x:rsc' split into 32 x 1 blocks (MEM-11)
Memory Resource '/hybrid/core/yy:rsc(31)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(26)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(25)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(28)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(27)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# Info: Merged 'butterFly#1:f2:switch' at $PROJECT_HOME/src/ntt.cpp(51) to 'butterFly#1:f1:switch' at $PROJECT_HOME/src/ntt.cpp(50). (OPT-16)
# Info: Merged 'butterFly:f2:switch' at $PROJECT_HOME/src/ntt.cpp(51) to 'butterFly:f1:switch' at $PROJECT_HOME/src/ntt.cpp(50). (OPT-16)
# Info: Merged 'butterFly#7:f2:switch' at $PROJECT_HOME/src/ntt.cpp(51) to 'butterFly#7:f1:switch' at $PROJECT_HOME/src/ntt.cpp(50). (OPT-16)
# Info: Merged 'butterFly#6:f2:switch' at $PROJECT_HOME/src/ntt.cpp(51) to 'butterFly#6:f1:switch' at $PROJECT_HOME/src/ntt.cpp(50). (OPT-16)
# Info: Merged 'butterFly#9:f2:switch' at $PROJECT_HOME/src/ntt.cpp(51) to 'butterFly#9:f1:switch' at $PROJECT_HOME/src/ntt.cpp(50). (OPT-16)
# Info: Merged 'butterFly#8:f2:switch' at $PROJECT_HOME/src/ntt.cpp(51) to 'butterFly#8:f1:switch' at $PROJECT_HOME/src/ntt.cpp(50). (OPT-16)
# Info: Merged 'butterFly#3:f2:switch' at $PROJECT_HOME/src/ntt.cpp(51) to 'butterFly#3:f1:switch' at $PROJECT_HOME/src/ntt.cpp(50). (OPT-16)
# Info: Merged 'butterFly#2:f2:switch' at $PROJECT_HOME/src/ntt.cpp(51) to 'butterFly#2:f1:switch' at $PROJECT_HOME/src/ntt.cpp(50). (OPT-16)
# Info: Merged 'butterFly#5:f2:switch' at $PROJECT_HOME/src/ntt.cpp(51) to 'butterFly#5:f1:switch' at $PROJECT_HOME/src/ntt.cpp(50). (OPT-16)
# Info: Merged 'butterFly#4:f2:switch' at $PROJECT_HOME/src/ntt.cpp(51) to 'butterFly#4:f1:switch' at $PROJECT_HOME/src/ntt.cpp(50). (OPT-16)
# Info: Design complexity at end of 'cluster': Total ops = 11337, Real ops = 475, Vars = 361 (SOL-21)
# Info: Completed transformation 'cluster' on solution 'hybrid.v9': elapsed time 2.14 seconds, memory usage 2502644kB, peak memory usage 2502644kB (SOL-9)
# Info: Starting transformation 'cluster' on solution 'hybrid.v9' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Design complexity at end of 'architect': Total ops = 28515, Real ops = 2609, Vars = 3139 (SOL-21)
# Info: Completed transformation 'architect' on solution 'hybrid.v9': elapsed time 405.35 seconds, memory usage 2502644kB, peak memory usage 2502644kB (SOL-9)
# Info: Starting transformation 'architect' on solution 'hybrid.v9' (SOL-8)
# Info: Running transformation 'architect' on solution 'hybrid.v9': elapsed time 67.38 seconds, memory usage 2502644kB, peak memory usage 2502644kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v9': elapsed time 44.72 seconds, memory usage 2502644kB, peak memory usage 2502644kB (SOL-15)
Design 'hybrid' contains '2609' real operations. (SOL-11)
# Info: Running transformation 'architect' on solution 'hybrid.v9': elapsed time 393.46 seconds, memory usage 2502644kB, peak memory usage 2502644kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v9': elapsed time 217.68 seconds, memory usage 2502644kB, peak memory usage 2502644kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v9': elapsed time 190.84 seconds, memory usage 2502644kB, peak memory usage 2502644kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v9': elapsed time 269.75 seconds, memory usage 2502644kB, peak memory usage 2502644kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v9': elapsed time 313.89 seconds, memory usage 2502644kB, peak memory usage 2502644kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v9': elapsed time 247.71 seconds, memory usage 2502644kB, peak memory usage 2502644kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v9': elapsed time 291.82 seconds, memory usage 2502644kB, peak memory usage 2502644kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v9': elapsed time 123.84 seconds, memory usage 2502644kB, peak memory usage 2502644kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v9': elapsed time 371.60 seconds, memory usage 2502644kB, peak memory usage 2502644kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v9': elapsed time 93.83 seconds, memory usage 2502644kB, peak memory usage 2502644kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v9': elapsed time 341.60 seconds, memory usage 2502644kB, peak memory usage 2502644kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v9': elapsed time 167.98 seconds, memory usage 2502644kB, peak memory usage 2502644kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v9': elapsed time 145.87 seconds, memory usage 2502644kB, peak memory usage 2502644kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v9': elapsed time 22.63 seconds, memory usage 2502644kB, peak memory usage 2502644kB (SOL-15)

# Messages from "go allocate"

# Info: Design complexity at end of 'allocate': Total ops = 28515, Real ops = 2609, Vars = 3139 (SOL-21)
# Info: Completed transformation 'allocate' on solution 'hybrid.v9': elapsed time 120.14 seconds, memory usage 2633716kB, peak memory usage 2633716kB (SOL-9)
Prescheduled LOOP '/hybrid/core/S5_INNER_LOOP2' (1 c-steps) (SCHD-7)
Prescheduled LOOP '/hybrid/core/core:rlp' (0 c-steps) (SCHD-7)
Prescheduled LOOP '/hybrid/core/S5_INNER_LOOP3:for' (11 c-steps) (SCHD-7)
Prescheduled LOOP '/hybrid/core/main' (2 c-steps) (SCHD-7)
Prescheduled LOOP '/hybrid/core/S34_OUTER_LOOP:for' (11 c-steps) (SCHD-7)
# Info: Initial schedule of SEQUENTIAL '/hybrid/core': Latency = 20418, Area (Datapath, Register, Total) = 80963.02, 0.00, 80963.02 (CRAAS-11)
Prescheduled LOOP '/hybrid/core/S5_INNER_LOOP1' (1 c-steps) (SCHD-7)
Prescheduled SEQUENTIAL '/hybrid/core' (total length 24764 c-steps) (SCHD-8)
Prescheduled LOOP '/hybrid/core/S5_INNER_LOOP1:for' (11 c-steps) (SCHD-7)
Prescheduled LOOP '/hybrid/core/S2_OUTER_LOOP' (2 c-steps) (SCHD-7)
Prescheduled LOOP '/hybrid/core/S5_INNER_LOOP2:for' (11 c-steps) (SCHD-7)
Prescheduled LOOP '/hybrid/core/S2_INNER_LOOP3' (1 c-steps) (SCHD-7)
Prescheduled LOOP '/hybrid/core/S2_INNER_LOOP1:for' (11 c-steps) (SCHD-7)
Prescheduled LOOP '/hybrid/core/S1_OUTER_LOOP' (5 c-steps) (SCHD-7)
Prescheduled LOOP '/hybrid/core/S2_INNER_LOOP2:for' (11 c-steps) (SCHD-7)
Prescheduled LOOP '/hybrid/core/S2_COPY_LOOP' (5 c-steps) (SCHD-7)
Prescheduled LOOP '/hybrid/core/S5_OUTER_LOOP' (2 c-steps) (SCHD-7)
# Info: Running transformation 'allocate' on solution 'hybrid.v9': elapsed time 58.94 seconds, memory usage 2633716kB, peak memory usage 2633716kB (SOL-15)
Prescheduled LOOP '/hybrid/core/S5_INNER_LOOP3' (1 c-steps) (SCHD-7)
Resource allocation and scheduling done. (CRAAS-2)
Prescheduled LOOP '/hybrid/core/S34_OUTER_LOOP' (1 c-steps) (SCHD-7)
# Info: Running transformation 'allocate' on solution 'hybrid.v9': elapsed time 79.69 seconds, memory usage 2633716kB, peak memory usage 2633716kB (SOL-15)
Prescheduled LOOP '/hybrid/core/S5_COPY_LOOP' (5 c-steps) (SCHD-7)
# Info: Optimized LOOP 'S2_INNER_LOOP3:for': Latency = 22978, Area (Datapath, Register, Total) = 75312.02, 0.00, 75312.02 (CRAAS-18)
Prescheduled LOOP '/hybrid/core/S2_INNER_LOOP2' (1 c-steps) (SCHD-7)
# Info: Running transformation 'allocate' on solution 'hybrid.v9': elapsed time 28.87 seconds, memory usage 2568180kB, peak memory usage 2568180kB (SOL-15)
Prescheduled LOOP '/hybrid/core/S2_INNER_LOOP3:for' (11 c-steps) (SCHD-7)
At least one feasible schedule exists. (CRAAS-9)
Prescheduled LOOP '/hybrid/core/S6_OUTER_LOOP' (5 c-steps) (SCHD-7)
# Info: Final schedule of SEQUENTIAL '/hybrid/core': Latency = 21698, Area (Datapath, Register, Total) = 75312.02, 0.00, 75312.02 (CRAAS-12)
Prescheduled LOOP '/hybrid/core/S2_INNER_LOOP1' (1 c-steps) (SCHD-7)
# Info: Optimized LOOP 'S5_INNER_LOOP2:for': Latency = 20930, Area (Datapath, Register, Total) = 80963.02, 0.00, 80963.02 (CRAAS-18)
Performing concurrent resource allocation and scheduling on '/hybrid/core' (CRAAS-1)
# Info: Starting transformation 'allocate' on solution 'hybrid.v9' (SOL-8)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Running transformation 'allocate' on solution 'hybrid.v9': elapsed time 100.75 seconds, memory usage 2633716kB, peak memory usage 2633716kB (SOL-15)
Netlist written to file 'schedule.gnt' (NET-4)
