
*** Running vivado
    with args -log system_rgb_test_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_rgb_test_0_0.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source system_rgb_test_0_0.tcl -notrace
Command: synth_design -top system_rgb_test_0_0 -part xc7s15ftgb196-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s15'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s15'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1344 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 447.758 ; gain = 102.176
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_rgb_test_0_0' [c:/Users/dell/Desktop/color_detect/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ip/system_rgb_test_0_0/synth/system_rgb_test_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'rgb_test' [c:/Users/dell/Desktop/color_detect/Users/dell/Desktop/project_1/project_1.srcs/sources_1/new/rgb_test.v:21]
WARNING: [Synth 8-3848] Net RGB_render_temp in module/entity rgb_test does not have driver. [c:/Users/dell/Desktop/color_detect/Users/dell/Desktop/project_1/project_1.srcs/sources_1/new/rgb_test.v:28]
INFO: [Synth 8-6155] done synthesizing module 'rgb_test' (1#1) [c:/Users/dell/Desktop/color_detect/Users/dell/Desktop/project_1/project_1.srcs/sources_1/new/rgb_test.v:21]
INFO: [Synth 8-6155] done synthesizing module 'system_rgb_test_0_0' (2#1) [c:/Users/dell/Desktop/color_detect/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ip/system_rgb_test_0_0/synth/system_rgb_test_0_0.v:58]
WARNING: [Synth 8-3331] design rgb_test has unconnected port RGB24[23]
WARNING: [Synth 8-3331] design rgb_test has unconnected port RGB24[22]
WARNING: [Synth 8-3331] design rgb_test has unconnected port RGB24[21]
WARNING: [Synth 8-3331] design rgb_test has unconnected port RGB24[20]
WARNING: [Synth 8-3331] design rgb_test has unconnected port RGB24[19]
WARNING: [Synth 8-3331] design rgb_test has unconnected port RGB24[18]
WARNING: [Synth 8-3331] design rgb_test has unconnected port RGB24[17]
WARNING: [Synth 8-3331] design rgb_test has unconnected port RGB24[16]
WARNING: [Synth 8-3331] design rgb_test has unconnected port RGB24[15]
WARNING: [Synth 8-3331] design rgb_test has unconnected port RGB24[14]
WARNING: [Synth 8-3331] design rgb_test has unconnected port RGB24[13]
WARNING: [Synth 8-3331] design rgb_test has unconnected port RGB24[12]
WARNING: [Synth 8-3331] design rgb_test has unconnected port RGB24[11]
WARNING: [Synth 8-3331] design rgb_test has unconnected port RGB24[10]
WARNING: [Synth 8-3331] design rgb_test has unconnected port RGB24[9]
WARNING: [Synth 8-3331] design rgb_test has unconnected port RGB24[8]
WARNING: [Synth 8-3331] design rgb_test has unconnected port RGB24[7]
WARNING: [Synth 8-3331] design rgb_test has unconnected port RGB24[6]
WARNING: [Synth 8-3331] design rgb_test has unconnected port RGB24[5]
WARNING: [Synth 8-3331] design rgb_test has unconnected port RGB24[4]
WARNING: [Synth 8-3331] design rgb_test has unconnected port RGB24[3]
WARNING: [Synth 8-3331] design rgb_test has unconnected port RGB24[2]
WARNING: [Synth 8-3331] design rgb_test has unconnected port RGB24[1]
WARNING: [Synth 8-3331] design rgb_test has unconnected port RGB24[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 502.281 ; gain = 156.699
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 502.281 ; gain = 156.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 502.281 ; gain = 156.699
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7s15ftgb196-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraint will be written out.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 767.961 ; gain = 2.238
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 767.961 ; gain = 422.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s15ftgb196-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 767.961 ; gain = 422.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 767.961 ; gain = 422.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 767.961 ; gain = 422.379
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
+---Muxes : 
	   3 Input     24 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module rgb_test 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
+---Muxes : 
	   3 Input     24 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 20 (col length:20)
BRAMs: 20 (col length: RAMB18 20 RAMB36 10)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design system_rgb_test_0_0 has unconnected port RGB24[23]
WARNING: [Synth 8-3331] design system_rgb_test_0_0 has unconnected port RGB24[22]
WARNING: [Synth 8-3331] design system_rgb_test_0_0 has unconnected port RGB24[21]
WARNING: [Synth 8-3331] design system_rgb_test_0_0 has unconnected port RGB24[20]
WARNING: [Synth 8-3331] design system_rgb_test_0_0 has unconnected port RGB24[19]
WARNING: [Synth 8-3331] design system_rgb_test_0_0 has unconnected port RGB24[18]
WARNING: [Synth 8-3331] design system_rgb_test_0_0 has unconnected port RGB24[17]
WARNING: [Synth 8-3331] design system_rgb_test_0_0 has unconnected port RGB24[16]
WARNING: [Synth 8-3331] design system_rgb_test_0_0 has unconnected port RGB24[15]
WARNING: [Synth 8-3331] design system_rgb_test_0_0 has unconnected port RGB24[14]
WARNING: [Synth 8-3331] design system_rgb_test_0_0 has unconnected port RGB24[13]
WARNING: [Synth 8-3331] design system_rgb_test_0_0 has unconnected port RGB24[12]
WARNING: [Synth 8-3331] design system_rgb_test_0_0 has unconnected port RGB24[11]
WARNING: [Synth 8-3331] design system_rgb_test_0_0 has unconnected port RGB24[10]
WARNING: [Synth 8-3331] design system_rgb_test_0_0 has unconnected port RGB24[9]
WARNING: [Synth 8-3331] design system_rgb_test_0_0 has unconnected port RGB24[8]
WARNING: [Synth 8-3331] design system_rgb_test_0_0 has unconnected port RGB24[7]
WARNING: [Synth 8-3331] design system_rgb_test_0_0 has unconnected port RGB24[6]
WARNING: [Synth 8-3331] design system_rgb_test_0_0 has unconnected port RGB24[5]
WARNING: [Synth 8-3331] design system_rgb_test_0_0 has unconnected port RGB24[4]
WARNING: [Synth 8-3331] design system_rgb_test_0_0 has unconnected port RGB24[3]
WARNING: [Synth 8-3331] design system_rgb_test_0_0 has unconnected port RGB24[2]
WARNING: [Synth 8-3331] design system_rgb_test_0_0 has unconnected port RGB24[1]
WARNING: [Synth 8-3331] design system_rgb_test_0_0 has unconnected port RGB24[0]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 767.961 ; gain = 422.379
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 789.434 ; gain = 443.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 789.508 ; gain = 443.926
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3332] Sequential element (inst/RGB_render_reg[7]) is unused and will be removed from module system_rgb_test_0_0.
INFO: [Synth 8-3332] Sequential element (inst/RGB_render_reg[6]) is unused and will be removed from module system_rgb_test_0_0.
INFO: [Synth 8-3332] Sequential element (inst/RGB_render_reg[5]) is unused and will be removed from module system_rgb_test_0_0.
INFO: [Synth 8-3332] Sequential element (inst/RGB_render_reg[4]) is unused and will be removed from module system_rgb_test_0_0.
INFO: [Synth 8-3332] Sequential element (inst/RGB_render_reg[3]) is unused and will be removed from module system_rgb_test_0_0.
INFO: [Synth 8-3332] Sequential element (inst/RGB_render_reg[2]) is unused and will be removed from module system_rgb_test_0_0.
INFO: [Synth 8-3332] Sequential element (inst/RGB_render_reg[1]) is unused and will be removed from module system_rgb_test_0_0.
INFO: [Synth 8-3332] Sequential element (inst/RGB_render_reg[0]) is unused and will be removed from module system_rgb_test_0_0.
INFO: [Synth 8-3886] merging instance 'inst/RGB_render_reg[8]' (FDS) to 'inst/RGB_render_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/RGB_render_reg[9]' (FDS) to 'inst/RGB_render_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/RGB_render_reg[10]' (FDS) to 'inst/RGB_render_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/RGB_render_reg[11]' (FDS) to 'inst/RGB_render_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/RGB_render_reg[12]' (FDS) to 'inst/RGB_render_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/RGB_render_reg[13]' (FDS) to 'inst/RGB_render_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/RGB_render_reg[14]' (FDS) to 'inst/RGB_render_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/RGB_render_reg[16]' (FDS) to 'inst/RGB_render_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/RGB_render_reg[17]' (FDS) to 'inst/RGB_render_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/RGB_render_reg[18]' (FDS) to 'inst/RGB_render_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/RGB_render_reg[19]' (FDS) to 'inst/RGB_render_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/RGB_render_reg[20]' (FDS) to 'inst/RGB_render_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/RGB_render_reg[21]' (FDS) to 'inst/RGB_render_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/RGB_render_reg[22]' (FDS) to 'inst/RGB_render_reg[23]'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 799.035 ; gain = 453.453
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 799.035 ; gain = 453.453
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 799.035 ; gain = 453.453
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 799.035 ; gain = 453.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 799.035 ; gain = 453.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 799.035 ; gain = 453.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 799.035 ; gain = 453.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     1|
|2     |LUT3 |     3|
|3     |LUT4 |     2|
|4     |LUT5 |     2|
|5     |LUT6 |    13|
|6     |FDSE |     2|
+------+-----+------+

Report Instance Areas: 
+------+---------+---------+------+
|      |Instance |Module   |Cells |
+------+---------+---------+------+
|1     |top      |         |    23|
|2     |  inst   |rgb_test |    23|
+------+---------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 799.035 ; gain = 453.453
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 24 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 799.035 ; gain = 187.773
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 799.035 ; gain = 453.453
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 50 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 812.641 ; gain = 478.906
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/dell/Desktop/color_detect/spartan_cam/spartan_cam.runs/system_rgb_test_0_0_synth_1/system_rgb_test_0_0.dcp' has been generated.
