// Seed: 3382316123
module module_0 (
    input id_0,
    input logic id_1,
    output id_2,
    output logic id_3
);
  logic id_4 = id_4 - 1 ? 1 : 1'b0;
  assign id_3 = 1;
  logic id_5;
  integer id_6, id_7;
endmodule
