{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1564668408385 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1564668408432 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 01 16:06:40 2019 " "Processing started: Thu Aug 01 16:06:40 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1564668408432 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1564668408432 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DDR3_VIP -c DDR3_VIP " "Command: quartus_sta DDR3_VIP -c DDR3_VIP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1564668408432 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1564668411034 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1564668442986 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1564668442986 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1564668443212 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1564668443212 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1564668446323 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1564668446323 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1564668446323 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1564668446323 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1564668446323 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1564668446323 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1564668446323 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1564668446323 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1564668446323 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1564668446323 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1564668446323 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_vip_common_sync " "Entity alt_vip_common_sync" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers *data_out_sync0*\] " "set_false_path -to \[get_keepers *data_out_sync0*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1564668446323 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers *data_out_sync0*\] " "set_false_path -to \[get_keepers *data_out_sync0*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1564668446323 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers *data_out_sync0*\] " "set_false_path -to \[get_keepers *data_out_sync0*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1564668446323 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers *data_out_sync0*\] " "set_false_path -to \[get_keepers *data_out_sync0*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1564668446323 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1564668446323 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_qpq1 " "Entity dcfifo_qpq1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_te9:dffpipe18\|dffe19a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_te9:dffpipe18\|dffe19a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1564668446323 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_se9:dffpipe15\|dffe16a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_se9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1564668446323 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1564668446323 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1564668446323 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1564668446323 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1564668446323 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1564668446323 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1564668446323 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1564668446323 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1564668446323 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1564668446557 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/hps_sdram_p0.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/hps_sdram_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1564668446635 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1564668446776 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Timing Analyzer" 0 0 1564668446776 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1564668447760 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 551 *:u0\|*:ddr3_0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(551): *:u0\|*:ddr3_0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668447932 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 551 Argument <from> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\] " "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\]" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668447955 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668447955 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 552 *:u0\|*:ddr3_0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(552): *:u0\|*:ddr3_0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668447955 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 552 Argument <to> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] " "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\]" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668447955 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668447955 ""}
{ "Info" "0" "" "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" {  } {  } 0 0 "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" 0 0 "Timing Analyzer" 0 0 1564668447971 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1564668447987 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ddr3_0_hps_fpga_interfaces.sdc 5 *fpga_interfaces\|f2sdram~FF_3770 register " "Ignored filter at soc_system_ddr3_0_hps_fpga_interfaces.sdc(5): *fpga_interfaces\|f2sdram~FF_3770 could not be matched with a register" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668448006 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ddr3_0_hps_fpga_interfaces.sdc 5 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ddr3_0_hps_fpga_interfaces.sdc(5): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3770\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3770\}\]" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668448009 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668448009 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ddr3_0_hps_fpga_interfaces.sdc 6 *fpga_interfaces\|f2sdram~FF_3771 register " "Ignored filter at soc_system_ddr3_0_hps_fpga_interfaces.sdc(6): *fpga_interfaces\|f2sdram~FF_3771 could not be matched with a register" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668448011 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ddr3_0_hps_fpga_interfaces.sdc 6 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ddr3_0_hps_fpga_interfaces.sdc(6): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3771\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3771\}\]" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668448013 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668448013 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ddr3_0_hps_fpga_interfaces.sdc 9 *fpga_interfaces\|f2sdram~FF_3775 register " "Ignored filter at soc_system_ddr3_0_hps_fpga_interfaces.sdc(9): *fpga_interfaces\|f2sdram~FF_3775 could not be matched with a register" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668448015 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ddr3_0_hps_fpga_interfaces.sdc 9 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ddr3_0_hps_fpga_interfaces.sdc(9): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3775\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3775\}\]" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668448017 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668448017 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ddr3_0_hps_fpga_interfaces.sdc 10 *fpga_interfaces\|f2sdram~FF_3776 register " "Ignored filter at soc_system_ddr3_0_hps_fpga_interfaces.sdc(10): *fpga_interfaces\|f2sdram~FF_3776 could not be matched with a register" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668448018 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ddr3_0_hps_fpga_interfaces.sdc 10 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ddr3_0_hps_fpga_interfaces.sdc(10): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3776\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3776\}\]" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668448020 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668448020 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ddr3_0_hps_fpga_interfaces.sdc 13 *fpga_interfaces\|f2sdram~FF_3780 register " "Ignored filter at soc_system_ddr3_0_hps_fpga_interfaces.sdc(13): *fpga_interfaces\|f2sdram~FF_3780 could not be matched with a register" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668448022 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ddr3_0_hps_fpga_interfaces.sdc 13 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ddr3_0_hps_fpga_interfaces.sdc(13): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3780\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3780\}\]" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668448023 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668448023 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ddr3_0_hps_fpga_interfaces.sdc 14 *fpga_interfaces\|f2sdram~FF_3781 register " "Ignored filter at soc_system_ddr3_0_hps_fpga_interfaces.sdc(14): *fpga_interfaces\|f2sdram~FF_3781 could not be matched with a register" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668448025 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ddr3_0_hps_fpga_interfaces.sdc 14 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ddr3_0_hps_fpga_interfaces.sdc(14): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3781\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3781\}\]" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668448026 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668448026 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ddr3_0_hps_fpga_interfaces.sdc 20 *fpga_interfaces\|f2sdram~FF_3792 register " "Ignored filter at soc_system_ddr3_0_hps_fpga_interfaces.sdc(20): *fpga_interfaces\|f2sdram~FF_3792 could not be matched with a register" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668448029 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ddr3_0_hps_fpga_interfaces.sdc 20 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ddr3_0_hps_fpga_interfaces.sdc(20): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3792\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3792\}\]" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668448030 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668448030 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ddr3_0_hps_fpga_interfaces.sdc 21 *fpga_interfaces\|f2sdram~FF_3793 register " "Ignored filter at soc_system_ddr3_0_hps_fpga_interfaces.sdc(21): *fpga_interfaces\|f2sdram~FF_3793 could not be matched with a register" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 21 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668448032 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ddr3_0_hps_fpga_interfaces.sdc 21 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ddr3_0_hps_fpga_interfaces.sdc(21): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3793\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3793\}\]" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668448034 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668448034 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ddr3_0_hps_fpga_interfaces.sdc 23 *fpga_interfaces\|f2sdram~FF_3796 register " "Ignored filter at soc_system_ddr3_0_hps_fpga_interfaces.sdc(23): *fpga_interfaces\|f2sdram~FF_3796 could not be matched with a register" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 23 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668448035 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ddr3_0_hps_fpga_interfaces.sdc 23 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ddr3_0_hps_fpga_interfaces.sdc(23): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3796\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3796\}\]" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668448037 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668448037 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ddr3_0_hps_fpga_interfaces.sdc 24 *fpga_interfaces\|f2sdram~FF_3797 register " "Ignored filter at soc_system_ddr3_0_hps_fpga_interfaces.sdc(24): *fpga_interfaces\|f2sdram~FF_3797 could not be matched with a register" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 24 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668448038 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ddr3_0_hps_fpga_interfaces.sdc 24 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ddr3_0_hps_fpga_interfaces.sdc(24): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3797\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3797\}\]" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668448040 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668448040 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ddr3_0_hps_fpga_interfaces.sdc 27 *fpga_interfaces\|f2sdram~FF_3800 register " "Ignored filter at soc_system_ddr3_0_hps_fpga_interfaces.sdc(27): *fpga_interfaces\|f2sdram~FF_3800 could not be matched with a register" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 27 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668448042 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ddr3_0_hps_fpga_interfaces.sdc 27 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ddr3_0_hps_fpga_interfaces.sdc(27): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3800\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3800\}\]" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668448044 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668448044 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ddr3_0_hps_fpga_interfaces.sdc 30 *fpga_interfaces\|f2sdram~FF_3805 register " "Ignored filter at soc_system_ddr3_0_hps_fpga_interfaces.sdc(30): *fpga_interfaces\|f2sdram~FF_3805 could not be matched with a register" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 30 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668448046 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ddr3_0_hps_fpga_interfaces.sdc 30 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ddr3_0_hps_fpga_interfaces.sdc(30): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3805\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3805\}\]" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668448048 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668448048 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ddr3_0_hps_fpga_interfaces.sdc 35 *fpga_interfaces\|f2sdram~FF_3812 register " "Ignored filter at soc_system_ddr3_0_hps_fpga_interfaces.sdc(35): *fpga_interfaces\|f2sdram~FF_3812 could not be matched with a register" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 35 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668448051 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ddr3_0_hps_fpga_interfaces.sdc 35 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ddr3_0_hps_fpga_interfaces.sdc(35): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3812\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3812\}\]" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 35 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668448052 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668448052 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ddr3_0_hps_fpga_interfaces.sdc 36 *fpga_interfaces\|f2sdram~FF_3813 register " "Ignored filter at soc_system_ddr3_0_hps_fpga_interfaces.sdc(36): *fpga_interfaces\|f2sdram~FF_3813 could not be matched with a register" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 36 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668448054 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ddr3_0_hps_fpga_interfaces.sdc 36 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ddr3_0_hps_fpga_interfaces.sdc(36): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3813\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3813\}\]" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 36 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668448056 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 36 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668448056 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ddr3_0_hps_fpga_interfaces.sdc 39 *fpga_interfaces\|f2sdram~FF_3817 register " "Ignored filter at soc_system_ddr3_0_hps_fpga_interfaces.sdc(39): *fpga_interfaces\|f2sdram~FF_3817 could not be matched with a register" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 39 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668448059 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ddr3_0_hps_fpga_interfaces.sdc 39 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ddr3_0_hps_fpga_interfaces.sdc(39): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3817\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3817\}\]" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 39 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668448061 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 39 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668448061 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ddr3_0_hps_fpga_interfaces.sdc 40 *fpga_interfaces\|f2sdram~FF_3818 register " "Ignored filter at soc_system_ddr3_0_hps_fpga_interfaces.sdc(40): *fpga_interfaces\|f2sdram~FF_3818 could not be matched with a register" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 40 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668448064 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ddr3_0_hps_fpga_interfaces.sdc 40 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ddr3_0_hps_fpga_interfaces.sdc(40): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3818\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3818\}\]" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 40 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668448066 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 40 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668448066 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ddr3_0_hps_fpga_interfaces.sdc 43 *fpga_interfaces\|f2sdram~FF_3822 register " "Ignored filter at soc_system_ddr3_0_hps_fpga_interfaces.sdc(43): *fpga_interfaces\|f2sdram~FF_3822 could not be matched with a register" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 43 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668448069 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ddr3_0_hps_fpga_interfaces.sdc 43 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ddr3_0_hps_fpga_interfaces.sdc(43): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3822\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3822\}\]" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668448071 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668448071 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ddr3_0_hps_fpga_interfaces.sdc 44 *fpga_interfaces\|f2sdram~FF_3823 register " "Ignored filter at soc_system_ddr3_0_hps_fpga_interfaces.sdc(44): *fpga_interfaces\|f2sdram~FF_3823 could not be matched with a register" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 44 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668448073 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ddr3_0_hps_fpga_interfaces.sdc 44 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ddr3_0_hps_fpga_interfaces.sdc(44): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3823\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3823\}\]" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 44 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668448075 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 44 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668448075 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ddr3_0_hps_fpga_interfaces.sdc 47 *fpga_interfaces\|f2sdram~FF_3832 register " "Ignored filter at soc_system_ddr3_0_hps_fpga_interfaces.sdc(47): *fpga_interfaces\|f2sdram~FF_3832 could not be matched with a register" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668448078 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ddr3_0_hps_fpga_interfaces.sdc 47 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ddr3_0_hps_fpga_interfaces.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3832\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3832\}\]" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668448080 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668448080 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ddr3_0_hps_fpga_interfaces.sdc 50 *fpga_interfaces\|f2sdram~FF_3837 register " "Ignored filter at soc_system_ddr3_0_hps_fpga_interfaces.sdc(50): *fpga_interfaces\|f2sdram~FF_3837 could not be matched with a register" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668448083 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ddr3_0_hps_fpga_interfaces.sdc 50 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ddr3_0_hps_fpga_interfaces.sdc(50): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3837\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3837\}\]" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668448084 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668448084 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ddr3_0_hps_fpga_interfaces.sdc 66 *fpga_interfaces\|f2sdram~FF_1056 register " "Ignored filter at soc_system_ddr3_0_hps_fpga_interfaces.sdc(66): *fpga_interfaces\|f2sdram~FF_1056 could not be matched with a register" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 66 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668448089 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ddr3_0_hps_fpga_interfaces.sdc 66 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ddr3_0_hps_fpga_interfaces.sdc(66): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1056\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1056\}\]" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668448091 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668448091 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ddr3_0_hps_fpga_interfaces.sdc 67 *fpga_interfaces\|f2sdram~FF_1057 register " "Ignored filter at soc_system_ddr3_0_hps_fpga_interfaces.sdc(67): *fpga_interfaces\|f2sdram~FF_1057 could not be matched with a register" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668448092 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ddr3_0_hps_fpga_interfaces.sdc 67 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ddr3_0_hps_fpga_interfaces.sdc(67): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1057\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1057\}\]" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668448094 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668448094 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ddr3_0_hps_fpga_interfaces.sdc 70 *fpga_interfaces\|f2sdram~FF_1120 register " "Ignored filter at soc_system_ddr3_0_hps_fpga_interfaces.sdc(70): *fpga_interfaces\|f2sdram~FF_1120 could not be matched with a register" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668448096 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ddr3_0_hps_fpga_interfaces.sdc 70 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ddr3_0_hps_fpga_interfaces.sdc(70): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1120\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1120\}\]" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668448098 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668448098 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ddr3_0_hps_fpga_interfaces.sdc 71 *fpga_interfaces\|f2sdram~FF_1121 register " "Ignored filter at soc_system_ddr3_0_hps_fpga_interfaces.sdc(71): *fpga_interfaces\|f2sdram~FF_1121 could not be matched with a register" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 71 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668448100 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ddr3_0_hps_fpga_interfaces.sdc 71 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ddr3_0_hps_fpga_interfaces.sdc(71): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1121\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1121\}\]" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668448102 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668448102 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ddr3_0_hps_fpga_interfaces.sdc 72 *fpga_interfaces\|f2sdram~FF_3405 register " "Ignored filter at soc_system_ddr3_0_hps_fpga_interfaces.sdc(72): *fpga_interfaces\|f2sdram~FF_3405 could not be matched with a register" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 72 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668448103 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ddr3_0_hps_fpga_interfaces.sdc 72 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ddr3_0_hps_fpga_interfaces.sdc(72): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3405\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3405\}\]" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668448106 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668448106 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ddr3_0_hps_fpga_interfaces.sdc 74 *fpga_interfaces\|f2sdram~FF_3409 register " "Ignored filter at soc_system_ddr3_0_hps_fpga_interfaces.sdc(74): *fpga_interfaces\|f2sdram~FF_3409 could not be matched with a register" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 74 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668448108 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ddr3_0_hps_fpga_interfaces.sdc 74 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ddr3_0_hps_fpga_interfaces.sdc(74): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3409\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3409\}\]" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668448110 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668448110 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ddr3_0_hps_fpga_interfaces.sdc 75 *fpga_interfaces\|f2sdram~FF_3410 register " "Ignored filter at soc_system_ddr3_0_hps_fpga_interfaces.sdc(75): *fpga_interfaces\|f2sdram~FF_3410 could not be matched with a register" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 75 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668448113 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ddr3_0_hps_fpga_interfaces.sdc 75 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ddr3_0_hps_fpga_interfaces.sdc(75): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3410\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3410\}\]" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668448115 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668448115 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ddr3_0_hps_fpga_interfaces.sdc 76 *fpga_interfaces\|f2sdram~FF_3414 register " "Ignored filter at soc_system_ddr3_0_hps_fpga_interfaces.sdc(76): *fpga_interfaces\|f2sdram~FF_3414 could not be matched with a register" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 76 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668448117 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ddr3_0_hps_fpga_interfaces.sdc 76 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ddr3_0_hps_fpga_interfaces.sdc(76): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3414\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3414\}\]" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668448119 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668448119 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ddr3_0_hps_fpga_interfaces.sdc 78 *fpga_interfaces\|f2sdram~FF_3418 register " "Ignored filter at soc_system_ddr3_0_hps_fpga_interfaces.sdc(78): *fpga_interfaces\|f2sdram~FF_3418 could not be matched with a register" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 78 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668448121 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ddr3_0_hps_fpga_interfaces.sdc 78 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ddr3_0_hps_fpga_interfaces.sdc(78): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3418\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3418\}\]" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668448124 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668448124 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ddr3_0_hps_fpga_interfaces.sdc 79 *fpga_interfaces\|f2sdram~FF_3419 register " "Ignored filter at soc_system_ddr3_0_hps_fpga_interfaces.sdc(79): *fpga_interfaces\|f2sdram~FF_3419 could not be matched with a register" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 79 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668448126 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ddr3_0_hps_fpga_interfaces.sdc 79 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ddr3_0_hps_fpga_interfaces.sdc(79): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3419\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3419\}\]" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668448128 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668448128 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ddr3_0_hps_fpga_interfaces.sdc 86 *fpga_interfaces\|f2sdram~FF_864 register " "Ignored filter at soc_system_ddr3_0_hps_fpga_interfaces.sdc(86): *fpga_interfaces\|f2sdram~FF_864 could not be matched with a register" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 86 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668448131 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ddr3_0_hps_fpga_interfaces.sdc 86 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ddr3_0_hps_fpga_interfaces.sdc(86): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_864\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_864\}\]" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668448133 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668448133 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ddr3_0_hps_fpga_interfaces.sdc 87 *fpga_interfaces\|f2sdram~FF_865 register " "Ignored filter at soc_system_ddr3_0_hps_fpga_interfaces.sdc(87): *fpga_interfaces\|f2sdram~FF_865 could not be matched with a register" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 87 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668448134 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ddr3_0_hps_fpga_interfaces.sdc 87 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ddr3_0_hps_fpga_interfaces.sdc(87): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_865\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_865\}\]" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668448136 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668448136 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ddr3_0_hps_fpga_interfaces.sdc 90 *fpga_interfaces\|f2sdram~FF_928 register " "Ignored filter at soc_system_ddr3_0_hps_fpga_interfaces.sdc(90): *fpga_interfaces\|f2sdram~FF_928 could not be matched with a register" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 90 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668448138 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ddr3_0_hps_fpga_interfaces.sdc 90 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ddr3_0_hps_fpga_interfaces.sdc(90): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_928\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_928\}\]" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668448140 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668448140 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ddr3_0_hps_fpga_interfaces.sdc 91 *fpga_interfaces\|f2sdram~FF_929 register " "Ignored filter at soc_system_ddr3_0_hps_fpga_interfaces.sdc(91): *fpga_interfaces\|f2sdram~FF_929 could not be matched with a register" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 91 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668448141 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ddr3_0_hps_fpga_interfaces.sdc 91 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ddr3_0_hps_fpga_interfaces.sdc(91): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_929\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_929\}\]" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668448143 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668448143 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ddr3_0_hps_fpga_interfaces.sdc 94 *fpga_interfaces\|f2sdram~FF_992 register " "Ignored filter at soc_system_ddr3_0_hps_fpga_interfaces.sdc(94): *fpga_interfaces\|f2sdram~FF_992 could not be matched with a register" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 94 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668448146 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ddr3_0_hps_fpga_interfaces.sdc 94 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ddr3_0_hps_fpga_interfaces.sdc(94): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_992\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_992\}\]" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668448148 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668448148 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ddr3_0_hps_fpga_interfaces.sdc 95 *fpga_interfaces\|f2sdram~FF_993 register " "Ignored filter at soc_system_ddr3_0_hps_fpga_interfaces.sdc(95): *fpga_interfaces\|f2sdram~FF_993 could not be matched with a register" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 95 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668448149 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ddr3_0_hps_fpga_interfaces.sdc 95 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ddr3_0_hps_fpga_interfaces.sdc(95): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_993\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_993\}\]" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668448151 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668448151 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1564668448173 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_common_dc_mixed_widths_fifo.sdc 105 u0\|alt_vip_cl_vfb_0\|pkt_trans_rd\|READ_BLOCK.read_proc_instance\|load_msg_queue\|*ws_dgrp\|dffpipe* keeper " "Ignored filter at alt_vip_common_dc_mixed_widths_fifo.sdc(105): u0\|alt_vip_cl_vfb_0\|pkt_trans_rd\|READ_BLOCK.read_proc_instance\|load_msg_queue\|*ws_dgrp\|dffpipe* could not be matched with a keeper" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sdc" 105 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668448211 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_common_dc_mixed_widths_fifo.sdc 105 argument -to with value \[get_keepers \{u0\|alt_vip_cl_vfb_0\|pkt_trans_rd\|READ_BLOCK.read_proc_instance\|load_msg_queue\|*ws_dgrp\|dffpipe*\}\] contains zero elements " "Ignored set_net_delay at alt_vip_common_dc_mixed_widths_fifo.sdc(105): argument -to with value \[get_keepers \{u0\|alt_vip_cl_vfb_0\|pkt_trans_rd\|READ_BLOCK.read_proc_instance\|load_msg_queue\|*ws_dgrp\|dffpipe*\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \"\$\{fifo_name\}rdptr_g\[*\]*\"\] -to \[get_keepers \"\$\{fifo_name\}ws_dgrp\|dffpipe*\"\] -max 2 " "set_net_delay -from \[get_pins -compatibility_mode \"\$\{fifo_name\}rdptr_g\[*\]*\"\] -to \[get_keepers \"\$\{fifo_name\}ws_dgrp\|dffpipe*\"\] -max 2" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sdc" 105 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668448215 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sdc" 105 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668448215 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_skew alt_vip_common_dc_mixed_widths_fifo.sdc 112 Argument -to with value \[get_keepers \{u0\|alt_vip_cl_vfb_0\|pkt_trans_rd\|READ_BLOCK.read_proc_instance\|load_msg_queue\|*ws_dgrp\|dffpipe*\}\] contains zero elements " "Ignored set_max_skew at alt_vip_common_dc_mixed_widths_fifo.sdc(112): Argument -to with value \[get_keepers \{u0\|alt_vip_cl_vfb_0\|pkt_trans_rd\|READ_BLOCK.read_proc_instance\|load_msg_queue\|*ws_dgrp\|dffpipe*\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_max_skew -from \[get_pins -compatibility_mode \"\$\{fifo_name\}rdptr_g\[*\]*\"\] -to \[get_keepers \"\$\{fifo_name\}ws_dgrp\|dffpipe*\"\] 6 " "set_max_skew -from \[get_pins -compatibility_mode \"\$\{fifo_name\}rdptr_g\[*\]*\"\] -to \[get_keepers \"\$\{fifo_name\}ws_dgrp\|dffpipe*\"\] 6" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sdc" 112 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668448223 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sdc" 112 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668448223 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1564668448247 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1564668448291 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_packet_transfer.sdc 178 *packet_transfer*read_proc_instance\|*context_expecting_valid_ptr* keeper " "Ignored filter at alt_vip_packet_transfer.sdc(178): *packet_transfer*read_proc_instance\|*context_expecting_valid_ptr* could not be matched with a keeper" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc" 178 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668448494 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_packet_transfer.sdc 178 *packet_transfer*read_proc_instance\|*csel_expecting_valid_ptr* keeper " "Ignored filter at alt_vip_packet_transfer.sdc(178): *packet_transfer*read_proc_instance\|*csel_expecting_valid_ptr* could not be matched with a keeper" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc" 178 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668448510 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_packet_transfer.sdc 178 *packet_transfer*read_proc_instance\|*current_ctxt_id* keeper " "Ignored filter at alt_vip_packet_transfer.sdc(178): *packet_transfer*read_proc_instance\|*current_ctxt_id* could not be matched with a keeper" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc" 178 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668448510 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_packet_transfer.sdc 178 *packet_transfer*read_proc_instance\|*period_expecting_valid_ptr* keeper " "Ignored filter at alt_vip_packet_transfer.sdc(178): *packet_transfer*read_proc_instance\|*period_expecting_valid_ptr* could not be matched with a keeper" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc" 178 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668448510 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_packet_transfer.sdc 184 *packet_transfer*read_proc_instance\|*mm_msg_din* keeper " "Ignored filter at alt_vip_packet_transfer.sdc(184): *packet_transfer*read_proc_instance\|*mm_msg_din* could not be matched with a keeper" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc" 184 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668448510 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_packet_transfer.sdc 201 *packet_transfer*read_proc_instance\|*context_expecting_valid_ptr* keeper " "Ignored filter at alt_vip_packet_transfer.sdc(201): *packet_transfer*read_proc_instance\|*context_expecting_valid_ptr* could not be matched with a keeper" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc" 201 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668448526 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_packet_transfer.sdc 201 *packet_transfer*read_proc_instance\|*csel_expecting_valid_ptr* keeper " "Ignored filter at alt_vip_packet_transfer.sdc(201): *packet_transfer*read_proc_instance\|*csel_expecting_valid_ptr* could not be matched with a keeper" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc" 201 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668448526 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_packet_transfer.sdc 201 *packet_transfer*read_proc_instance\|*current_ctxt_id* keeper " "Ignored filter at alt_vip_packet_transfer.sdc(201): *packet_transfer*read_proc_instance\|*current_ctxt_id* could not be matched with a keeper" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc" 201 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668448526 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_packet_transfer.sdc 201 *packet_transfer*read_proc_instance\|*period_expecting_valid_ptr* keeper " "Ignored filter at alt_vip_packet_transfer.sdc(201): *packet_transfer*read_proc_instance\|*period_expecting_valid_ptr* could not be matched with a keeper" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc" 201 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668448526 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_packet_transfer.sdc 207 *packet_transfer*read_proc_instance\|*mm_msg_din* keeper " "Ignored filter at alt_vip_packet_transfer.sdc(207): *packet_transfer*read_proc_instance\|*mm_msg_din* could not be matched with a keeper" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc" 207 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668448541 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_packet_transfer.sdc 223 *packet_transfer*read_proc_instance\|*context_target_addr* keeper " "Ignored filter at alt_vip_packet_transfer.sdc(223): *packet_transfer*read_proc_instance\|*context_target_addr* could not be matched with a keeper" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc" 223 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668448557 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_packet_transfer.sdc 223 *packet_transfer*read_proc_instance\|*csel_target_addr* keeper " "Ignored filter at alt_vip_packet_transfer.sdc(223): *packet_transfer*read_proc_instance\|*csel_target_addr* could not be matched with a keeper" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc" 223 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668448557 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_packet_transfer.sdc 223 *packet_transfer*read_proc_instance\|*current_ctxt_id* keeper " "Ignored filter at alt_vip_packet_transfer.sdc(223): *packet_transfer*read_proc_instance\|*current_ctxt_id* could not be matched with a keeper" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc" 223 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668448557 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_packet_transfer.sdc 223 *packet_transfer*read_proc_instance\|*period_targer_addr_start* keeper " "Ignored filter at alt_vip_packet_transfer.sdc(223): *packet_transfer*read_proc_instance\|*period_targer_addr_start* could not be matched with a keeper" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc" 223 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668448557 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_packet_transfer.sdc 237 *packet_transfer*read_proc_instance\|*context_target_addr* keeper " "Ignored filter at alt_vip_packet_transfer.sdc(237): *packet_transfer*read_proc_instance\|*context_target_addr* could not be matched with a keeper" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc" 237 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668448573 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_packet_transfer.sdc 237 *packet_transfer*read_proc_instance\|*csel_target_addr* keeper " "Ignored filter at alt_vip_packet_transfer.sdc(237): *packet_transfer*read_proc_instance\|*csel_target_addr* could not be matched with a keeper" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc" 237 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668448573 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_packet_transfer.sdc 237 *packet_transfer*read_proc_instance\|*current_ctxt_id* keeper " "Ignored filter at alt_vip_packet_transfer.sdc(237): *packet_transfer*read_proc_instance\|*current_ctxt_id* could not be matched with a keeper" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc" 237 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668448573 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_packet_transfer.sdc 237 *packet_transfer*read_proc_instance\|*period_targer_addr_start* keeper " "Ignored filter at alt_vip_packet_transfer.sdc(237): *packet_transfer*read_proc_instance\|*period_targer_addr_start* could not be matched with a keeper" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc" 237 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668448573 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/modules/alt_vip_common_fifo/src_hdl/alt_vip_common_fifo.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/modules/alt_vip_common_fifo/src_hdl/alt_vip_common_fifo.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1564668448635 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/alt_vip_cvo_core.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/alt_vip_cvo_core.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1564668448901 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 25 *\|cvo_core*\|mode_banks\|u_calculate_mode_dynamic\|* net " "Ignored filter at alt_vip_cvo_core.sdc(25): *\|cvo_core*\|mode_banks\|u_calculate_mode_dynamic\|* could not be matched with a net" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 25 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668448947 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path alt_vip_cvo_core.sdc 25 Argument <through> is an empty collection " "Ignored set_multicycle_path at alt_vip_cvo_core.sdc(25): Argument <through> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -setup -start -through \[get_nets \"*\|\$\{corename\}*\|mode_banks\|u_calculate_mode_dynamic\|*\"\] 2 " "set_multicycle_path -setup -start -through \[get_nets \"*\|\$\{corename\}*\|mode_banks\|u_calculate_mode_dynamic\|*\"\] 2" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 25 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668448947 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668448947 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path alt_vip_cvo_core.sdc 26 Argument <through> is an empty collection " "Ignored set_multicycle_path at alt_vip_cvo_core.sdc(26): Argument <through> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -hold -start -through \[get_nets \"*\|\$\{corename\}*\|mode_banks\|u_calculate_mode_dynamic\|*\"\] 1 " "set_multicycle_path -hold -start -through \[get_nets \"*\|\$\{corename\}*\|mode_banks\|u_calculate_mode_dynamic\|*\"\] 1" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668448947 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668448947 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 29 *\|cvo_core*\|mode_banks\|interlaced_reg keeper " "Ignored filter at alt_vip_cvo_core.sdc(29): *\|cvo_core*\|mode_banks\|interlaced_reg could not be matched with a keeper" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 29 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668448947 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 29 *\|cvo_core*\|mode_banks\|vid_interlaced keeper " "Ignored filter at alt_vip_cvo_core.sdc(29): *\|cvo_core*\|mode_banks\|vid_interlaced could not be matched with a keeper" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 29 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668448947 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 29 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(29): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|interlaced_reg\"\]              -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_interlaced\"\]           100 " "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|interlaced_reg\"\]              -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_interlaced\"\]           100" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668448963 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668448963 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 29 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(29): Argument <to> is an empty collection" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668448963 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 30 *\|cvo_core*\|mode_banks\|h_total_minus_one_reg\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(30): *\|cvo_core*\|mode_banks\|h_total_minus_one_reg\[*\] could not be matched with a keeper" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 30 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668448963 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 30 *\|cvo_core*\|mode_banks\|vid_h_total_minus_one\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(30): *\|cvo_core*\|mode_banks\|vid_h_total_minus_one\[*\] could not be matched with a keeper" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 30 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668448963 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 30 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(30): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_total_minus_one_reg\[*\]\"\]    -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_total_minus_one\[*\]\"\] 100 " "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_total_minus_one_reg\[*\]\"\]    -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_total_minus_one\[*\]\"\] 100" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668448963 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668448963 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 30 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(30): Argument <to> is an empty collection" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668448963 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 31 *\|cvo_core*\|mode_banks\|v_total_minus_one_reg\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(31): *\|cvo_core*\|mode_banks\|v_total_minus_one_reg\[*\] could not be matched with a keeper" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 31 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668448963 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 31 *\|cvo_core*\|mode_banks\|vid_v_total_minus_one\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(31): *\|cvo_core*\|mode_banks\|vid_v_total_minus_one\[*\] could not be matched with a keeper" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 31 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668448963 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 31 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(31): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|v_total_minus_one_reg\[*\]\"\]    -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_v_total_minus_one\[*\]\"\] 100 " "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|v_total_minus_one_reg\[*\]\"\]    -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_v_total_minus_one\[*\]\"\] 100" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 31 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668448979 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668448979 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 31 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(31): Argument <to> is an empty collection" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668448979 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 32 *\|cvo_core*\|mode_banks\|h_total_minus_two_reg\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(32): *\|cvo_core*\|mode_banks\|h_total_minus_two_reg\[*\] could not be matched with a keeper" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 32 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668448979 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 32 *\|cvo_core*\|mode_banks\|vid_h_total_minus_two\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(32): *\|cvo_core*\|mode_banks\|vid_h_total_minus_two\[*\] could not be matched with a keeper" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 32 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668448979 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 32 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(32): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_total_minus_two_reg\[*\]\"\]    -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_total_minus_two\[*\]\"\] 100 " "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_total_minus_two_reg\[*\]\"\]    -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_total_minus_two\[*\]\"\] 100" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668448979 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668448979 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 32 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(32): Argument <to> is an empty collection" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668448979 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 33 *\|cvo_core*\|mode_banks\|h_total_reg\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(33): *\|cvo_core*\|mode_banks\|h_total_reg\[*\] could not be matched with a keeper" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 33 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668448979 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 33 *\|cvo_core*\|mode_banks\|vid_h_total\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(33): *\|cvo_core*\|mode_banks\|vid_h_total\[*\] could not be matched with a keeper" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 33 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668448979 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 33 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(33): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_total_reg\[*\]\"\]              -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_total\[*\]\"\]           100 " "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_total_reg\[*\]\"\]              -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_total\[*\]\"\]           100" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 33 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668448994 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668448994 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 33 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(33): Argument <to> is an empty collection" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668448994 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 34 *\|cvo_core*\|mode_banks\|v_total_reg\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(34): *\|cvo_core*\|mode_banks\|v_total_reg\[*\] could not be matched with a keeper" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 34 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668448994 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 34 *\|cvo_core*\|mode_banks\|vid_v_total\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(34): *\|cvo_core*\|mode_banks\|vid_v_total\[*\] could not be matched with a keeper" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 34 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668448994 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 34 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(34): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|v_total_reg\[*\]\"\]              -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_v_total\[*\]\"\]           100 " "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|v_total_reg\[*\]\"\]              -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_v_total\[*\]\"\]           100" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 34 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668448994 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 34 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668448994 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 34 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(34): Argument <to> is an empty collection" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 34 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668448994 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 35 *\|cvo_core*\|mode_banks\|h_blank_reg\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(35): *\|cvo_core*\|mode_banks\|h_blank_reg\[*\] could not be matched with a keeper" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 35 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668448994 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 35 *\|cvo_core*\|mode_banks\|vid_h_blank\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(35): *\|cvo_core*\|mode_banks\|vid_h_blank\[*\] could not be matched with a keeper" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 35 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668449010 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 35 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(35): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_blank_reg\[*\]\"\]              -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_blank\[*\]\"\]           100 " "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_blank_reg\[*\]\"\]              -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_blank\[*\]\"\]           100" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 35 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668449010 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668449010 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 35 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(35): Argument <to> is an empty collection" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668449010 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 36 *\|cvo_core*\|mode_banks\|h_sync_start_reg\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(36): *\|cvo_core*\|mode_banks\|h_sync_start_reg\[*\] could not be matched with a keeper" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 36 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668449010 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 36 *\|cvo_core*\|mode_banks\|vid_h_sync_start\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(36): *\|cvo_core*\|mode_banks\|vid_h_sync_start\[*\] could not be matched with a keeper" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 36 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668449018 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 36 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(36): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_sync_start_reg\[*\]\"\]         -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_sync_start\[*\]\"\]      100 " "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_sync_start_reg\[*\]\"\]         -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_sync_start\[*\]\"\]      100" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 36 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668449021 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 36 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668449021 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 36 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(36): Argument <to> is an empty collection" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 36 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668449022 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 37 *\|cvo_core*\|mode_banks\|h_sync_end_reg\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(37): *\|cvo_core*\|mode_banks\|h_sync_end_reg\[*\] could not be matched with a keeper" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 37 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668449024 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 37 *\|cvo_core*\|mode_banks\|vid_h_sync_end\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(37): *\|cvo_core*\|mode_banks\|vid_h_sync_end\[*\] could not be matched with a keeper" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 37 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668449026 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 37 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(37): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_sync_end_reg\[*\]\"\]           -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_sync_end\[*\]\"\]        100 " "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_sync_end_reg\[*\]\"\]           -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_sync_end\[*\]\"\]        100" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 37 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668449029 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668449029 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 37 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(37): Argument <to> is an empty collection" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668449030 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 38 *\|cvo_core*\|mode_banks\|f2_v_start_reg\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(38): *\|cvo_core*\|mode_banks\|f2_v_start_reg\[*\] could not be matched with a keeper" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 38 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668449032 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 38 *\|cvo_core*\|mode_banks\|vid_f2_v_start\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(38): *\|cvo_core*\|mode_banks\|vid_f2_v_start\[*\] could not be matched with a keeper" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 38 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668449034 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 38 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(38): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f2_v_start_reg\[*\]\"\]           -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f2_v_start\[*\]\"\]        100 " "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f2_v_start_reg\[*\]\"\]           -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f2_v_start\[*\]\"\]        100" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668449037 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668449037 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 38 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(38): Argument <to> is an empty collection" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668449038 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 39 *\|cvo_core*\|mode_banks\|f1_v_start_reg\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(39): *\|cvo_core*\|mode_banks\|f1_v_start_reg\[*\] could not be matched with a keeper" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 39 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668449040 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 39 *\|cvo_core*\|mode_banks\|vid_f1_v_start\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(39): *\|cvo_core*\|mode_banks\|vid_f1_v_start\[*\] could not be matched with a keeper" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 39 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668449042 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 39 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(39): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_v_start_reg\[*\]\"\]           -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_v_start\[*\]\"\]        100 " "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_v_start_reg\[*\]\"\]           -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_v_start\[*\]\"\]        100" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 39 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668449044 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 39 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668449044 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 39 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(39): Argument <to> is an empty collection" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 39 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668449046 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 40 *\|cvo_core*\|mode_banks\|f1_v_end_reg\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(40): *\|cvo_core*\|mode_banks\|f1_v_end_reg\[*\] could not be matched with a keeper" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 40 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668449048 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 40 *\|cvo_core*\|mode_banks\|vid_f1_v_end\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(40): *\|cvo_core*\|mode_banks\|vid_f1_v_end\[*\] could not be matched with a keeper" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 40 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668449050 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 40 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(40): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_v_end_reg\[*\]\"\]             -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_v_end\[*\]\"\]          100 " "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_v_end_reg\[*\]\"\]             -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_v_end\[*\]\"\]          100" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 40 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668449051 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 40 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668449051 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 40 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(40): Argument <to> is an empty collection" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 40 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668449053 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 41 *\|cvo_core*\|mode_banks\|f2_v_sync_start_reg\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(41): *\|cvo_core*\|mode_banks\|f2_v_sync_start_reg\[*\] could not be matched with a keeper" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668449055 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 41 *\|cvo_core*\|mode_banks\|vid_f2_v_sync_start\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(41): *\|cvo_core*\|mode_banks\|vid_f2_v_sync_start\[*\] could not be matched with a keeper" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668449057 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 41 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(41): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f2_v_sync_start_reg\[*\]\"\]      -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f2_v_sync_start\[*\]\"\]   100 " "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f2_v_sync_start_reg\[*\]\"\]      -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f2_v_sync_start\[*\]\"\]   100" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668449059 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668449059 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 41 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(41): Argument <to> is an empty collection" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668449061 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 42 *\|cvo_core*\|mode_banks\|f2_v_sync_end_reg\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(42): *\|cvo_core*\|mode_banks\|f2_v_sync_end_reg\[*\] could not be matched with a keeper" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 42 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668449063 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 42 *\|cvo_core*\|mode_banks\|vid_f2_v_sync_end\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(42): *\|cvo_core*\|mode_banks\|vid_f2_v_sync_end\[*\] could not be matched with a keeper" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 42 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668449065 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 42 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(42): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f2_v_sync_end_reg\[*\]\"\]        -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f2_v_sync_end\[*\]\"\]     100 " "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f2_v_sync_end_reg\[*\]\"\]        -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f2_v_sync_end\[*\]\"\]     100" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668449067 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668449067 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 42 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(42): Argument <to> is an empty collection" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668449069 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 43 *\|cvo_core*\|mode_banks\|f1_v_sync_start_reg\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(43): *\|cvo_core*\|mode_banks\|f1_v_sync_start_reg\[*\] could not be matched with a keeper" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 43 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668449071 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 43 *\|cvo_core*\|mode_banks\|vid_f1_v_sync_start\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(43): *\|cvo_core*\|mode_banks\|vid_f1_v_sync_start\[*\] could not be matched with a keeper" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 43 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668449073 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 43 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(43): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_v_sync_start_reg\[*\]\"\]      -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_v_sync_start\[*\]\"\]   100 " "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_v_sync_start_reg\[*\]\"\]      -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_v_sync_start\[*\]\"\]   100" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668449076 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668449076 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 43 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(43): Argument <to> is an empty collection" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668449077 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 44 *\|cvo_core*\|mode_banks\|f1_v_sync_end_reg\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(44): *\|cvo_core*\|mode_banks\|f1_v_sync_end_reg\[*\] could not be matched with a keeper" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 44 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668449079 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 44 *\|cvo_core*\|mode_banks\|vid_f1_v_sync_end\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(44): *\|cvo_core*\|mode_banks\|vid_f1_v_sync_end\[*\] could not be matched with a keeper" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 44 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668449082 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 44 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(44): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_v_sync_end_reg\[*\]\"\]        -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_v_sync_end\[*\]\"\]     100 " "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_v_sync_end_reg\[*\]\"\]        -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_v_sync_end\[*\]\"\]     100" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 44 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668449084 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 44 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668449084 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 44 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(44): Argument <to> is an empty collection" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 44 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668449086 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 45 *\|cvo_core*\|mode_banks\|f_rising_edge_reg\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(45): *\|cvo_core*\|mode_banks\|f_rising_edge_reg\[*\] could not be matched with a keeper" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 45 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668449088 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 45 *\|cvo_core*\|mode_banks\|vid_f_rising_edge\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(45): *\|cvo_core*\|mode_banks\|vid_f_rising_edge\[*\] could not be matched with a keeper" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 45 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668449091 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 45 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(45): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f_rising_edge_reg\[*\]\"\]        -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f_rising_edge\[*\]\"\]     100 " "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f_rising_edge_reg\[*\]\"\]        -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f_rising_edge\[*\]\"\]     100" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 45 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668449093 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 45 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668449093 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 45 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(45): Argument <to> is an empty collection" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 45 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668449094 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 46 *\|cvo_core*\|mode_banks\|f_falling_edge_reg\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(46): *\|cvo_core*\|mode_banks\|f_falling_edge_reg\[*\] could not be matched with a keeper" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668449097 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 46 *\|cvo_core*\|mode_banks\|vid_f_falling_edge\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(46): *\|cvo_core*\|mode_banks\|vid_f_falling_edge\[*\] could not be matched with a keeper" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668449099 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 46 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(46): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f_falling_edge_reg\[*\]\"\]       -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f_falling_edge\[*\]\"\]    100 " "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f_falling_edge_reg\[*\]\"\]       -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f_falling_edge\[*\]\"\]    100" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668449101 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668449101 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 46 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(46): Argument <to> is an empty collection" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668449103 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 47 *\|cvo_core*\|mode_banks\|f1_v_end_nxt_reg\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(47): *\|cvo_core*\|mode_banks\|f1_v_end_nxt_reg\[*\] could not be matched with a keeper" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668449105 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 47 *\|cvo_core*\|mode_banks\|vid_f1_v_end_nxt\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(47): *\|cvo_core*\|mode_banks\|vid_f1_v_end_nxt\[*\] could not be matched with a keeper" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668449106 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 47 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_v_end_nxt_reg\[*\]\"\]         -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_v_end_nxt\[*\]\"\]      100 " "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_v_end_nxt_reg\[*\]\"\]         -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_v_end_nxt\[*\]\"\]      100" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668449109 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668449109 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 47 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(47): Argument <to> is an empty collection" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668449110 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 48 *\|cvo_core*\|mode_banks\|f2_anc_v_start_reg\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(48): *\|cvo_core*\|mode_banks\|f2_anc_v_start_reg\[*\] could not be matched with a keeper" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668449112 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 48 *\|cvo_core*\|mode_banks\|vid_f2_anc_v_start\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(48): *\|cvo_core*\|mode_banks\|vid_f2_anc_v_start\[*\] could not be matched with a keeper" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668449113 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 48 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(48): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f2_anc_v_start_reg\[*\]\"\]       -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f2_anc_v_start\[*\]\"\]    100 " "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f2_anc_v_start_reg\[*\]\"\]       -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f2_anc_v_start\[*\]\"\]    100" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668449115 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668449115 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 48 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(48): Argument <to> is an empty collection" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668449116 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 49 *\|cvo_core*\|mode_banks\|f1_anc_v_start_reg\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(49): *\|cvo_core*\|mode_banks\|f1_anc_v_start_reg\[*\] could not be matched with a keeper" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668449118 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 49 *\|cvo_core*\|mode_banks\|vid_f1_anc_v_start\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(49): *\|cvo_core*\|mode_banks\|vid_f1_anc_v_start\[*\] could not be matched with a keeper" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668449120 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 49 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_anc_v_start_reg\[*\]\"\]       -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_anc_v_start\[*\]\"\]    100 " "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_anc_v_start_reg\[*\]\"\]       -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_anc_v_start\[*\]\"\]    100" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668449121 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668449121 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 49 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(49): Argument <to> is an empty collection" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668449122 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 50 *\|cvo_core*\|mode_banks\|h_sync_polarity_reg keeper " "Ignored filter at alt_vip_cvo_core.sdc(50): *\|cvo_core*\|mode_banks\|h_sync_polarity_reg could not be matched with a keeper" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668449124 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 50 *\|cvo_core*\|mode_banks\|vid_h_sync_polarity keeper " "Ignored filter at alt_vip_cvo_core.sdc(50): *\|cvo_core*\|mode_banks\|vid_h_sync_polarity could not be matched with a keeper" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668449125 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 50 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(50): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_sync_polarity_reg\"\]         -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_sync_polarity\"\]      100 " "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_sync_polarity_reg\"\]         -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_sync_polarity\"\]      100" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668449127 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668449127 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 50 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(50): Argument <to> is an empty collection" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668449128 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 51 *\|cvo_core*\|mode_banks\|v_sync_polarity_reg keeper " "Ignored filter at alt_vip_cvo_core.sdc(51): *\|cvo_core*\|mode_banks\|v_sync_polarity_reg could not be matched with a keeper" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668449130 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 51 *\|cvo_core*\|mode_banks\|vid_v_sync_polarity keeper " "Ignored filter at alt_vip_cvo_core.sdc(51): *\|cvo_core*\|mode_banks\|vid_v_sync_polarity could not be matched with a keeper" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668449133 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 51 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(51): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|v_sync_polarity_reg\"\]         -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_v_sync_polarity\"\]      100 " "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|v_sync_polarity_reg\"\]         -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_v_sync_polarity\"\]      100" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668449135 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668449135 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 51 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(51): Argument <to> is an empty collection" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668449136 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 52 *\|cvo_core*\|mode_banks\|h_total_check_reg\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(52): *\|cvo_core*\|mode_banks\|h_total_check_reg\[*\] could not be matched with a keeper" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668449137 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 52 *\|cvo_core*\|mode_banks\|vid_h_total_check\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(52): *\|cvo_core*\|mode_banks\|vid_h_total_check\[*\] could not be matched with a keeper" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668449139 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 52 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(52): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_total_check_reg\[*\]\"\]        -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_total_check\[*\]\"\]     100 " "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_total_check_reg\[*\]\"\]        -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_total_check\[*\]\"\]     100" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668449140 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668449140 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 52 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(52): Argument <to> is an empty collection" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668449141 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 53 *\|cvo_core*\|mode_banks\|ap_start_reg\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(53): *\|cvo_core*\|mode_banks\|ap_start_reg\[*\] could not be matched with a keeper" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668449143 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 53 *\|cvo_core*\|mode_banks\|vid_ap_start\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(53): *\|cvo_core*\|mode_banks\|vid_ap_start\[*\] could not be matched with a keeper" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668449146 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 53 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(53): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|ap_start_reg\[*\]\"\]             -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_ap_start\[*\]\"\]          100 " "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|ap_start_reg\[*\]\"\]             -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_ap_start\[*\]\"\]          100" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668449147 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668449147 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 53 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(53): Argument <to> is an empty collection" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668449148 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 54 *\|cvo_core*\|mode_banks\|h_frame_complete_point_reg\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(54): *\|cvo_core*\|mode_banks\|h_frame_complete_point_reg\[*\] could not be matched with a keeper" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 54 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668449150 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 54 *\|cvo_core*\|mode_banks\|vid_h_frame_complete_point\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(54): *\|cvo_core*\|mode_banks\|vid_h_frame_complete_point\[*\] could not be matched with a keeper" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 54 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668449151 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 54 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(54): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_frame_complete_point_reg\[*\]\"\]  -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_frame_complete_point\[*\]\"\] 100 " "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_frame_complete_point_reg\[*\]\"\]  -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_frame_complete_point\[*\]\"\] 100" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668449152 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668449152 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 54 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(54): Argument <to> is an empty collection" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668449153 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 57 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(57): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|interlaced_reg\"\]              -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_interlaced\"\]           -100 " "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|interlaced_reg\"\]              -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_interlaced\"\]           -100" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668449155 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668449155 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 57 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(57): Argument <to> is an empty collection" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668449156 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 58 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(58): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_total_minus_one_reg\[*\]\"\]    -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_total_minus_one\[*\]\"\] -100 " "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_total_minus_one_reg\[*\]\"\]    -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_total_minus_one\[*\]\"\] -100" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668449158 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668449158 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 58 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(58): Argument <to> is an empty collection" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668449159 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 59 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(59): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|v_total_minus_one_reg\[*\]\"\]    -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_v_total_minus_one\[*\]\"\] -100 " "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|v_total_minus_one_reg\[*\]\"\]    -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_v_total_minus_one\[*\]\"\] -100" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668449160 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668449160 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 59 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(59): Argument <to> is an empty collection" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668449161 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 60 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(60): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_total_minus_two_reg\[*\]\"\]    -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_total_minus_two\[*\]\"\] -100 " "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_total_minus_two_reg\[*\]\"\]    -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_total_minus_two\[*\]\"\] -100" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668449163 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668449163 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 60 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(60): Argument <to> is an empty collection" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668449164 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 61 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(61): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_total_reg\[*\]\"\]              -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_total\[*\]\"\]           -100 " "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_total_reg\[*\]\"\]              -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_total\[*\]\"\]           -100" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668449165 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668449165 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 61 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(61): Argument <to> is an empty collection" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668449166 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 62 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(62): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|v_total_reg\[*\]\"\]              -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_v_total\[*\]\"\]           -100 " "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|v_total_reg\[*\]\"\]              -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_v_total\[*\]\"\]           -100" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668449168 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668449168 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 62 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(62): Argument <to> is an empty collection" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668449169 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 63 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(63): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_blank_reg\[*\]\"\]              -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_blank\[*\]\"\]           -100 " "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_blank_reg\[*\]\"\]              -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_blank\[*\]\"\]           -100" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668449171 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668449171 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 63 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(63): Argument <to> is an empty collection" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668449172 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 64 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(64): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_sync_start_reg\[*\]\"\]         -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_sync_start\[*\]\"\]      -100 " "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_sync_start_reg\[*\]\"\]         -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_sync_start\[*\]\"\]      -100" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668449173 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668449173 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 64 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(64): Argument <to> is an empty collection" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668449174 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 65 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(65): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_sync_end_reg\[*\]\"\]           -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_sync_end\[*\]\"\]        -100 " "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_sync_end_reg\[*\]\"\]           -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_sync_end\[*\]\"\]        -100" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668449176 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668449176 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 65 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(65): Argument <to> is an empty collection" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668449177 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 66 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(66): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f2_v_start_reg\[*\]\"\]           -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f2_v_start\[*\]\"\]        -100 " "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f2_v_start_reg\[*\]\"\]           -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f2_v_start\[*\]\"\]        -100" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668449178 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668449178 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 66 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(66): Argument <to> is an empty collection" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668449179 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 67 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(67): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_v_start_reg\[*\]\"\]           -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_v_start\[*\]\"\]        -100 " "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_v_start_reg\[*\]\"\]           -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_v_start\[*\]\"\]        -100" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668449181 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668449181 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 67 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(67): Argument <to> is an empty collection" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668449182 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 68 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(68): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_v_end_reg\[*\]\"\]             -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_v_end\[*\]\"\]          -100 " "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_v_end_reg\[*\]\"\]             -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_v_end\[*\]\"\]          -100" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668449184 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668449184 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 68 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(68): Argument <to> is an empty collection" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668449185 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 69 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(69): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f2_v_sync_start_reg\[*\]\"\]      -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f2_v_sync_start\[*\]\"\]   -100 " "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f2_v_sync_start_reg\[*\]\"\]      -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f2_v_sync_start\[*\]\"\]   -100" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668449186 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668449186 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 69 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(69): Argument <to> is an empty collection" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668449187 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 70 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(70): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f2_v_sync_end_reg\[*\]\"\]        -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f2_v_sync_end\[*\]\"\]     -100 " "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f2_v_sync_end_reg\[*\]\"\]        -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f2_v_sync_end\[*\]\"\]     -100" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668449189 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668449189 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 70 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(70): Argument <to> is an empty collection" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668449190 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 71 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(71): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_v_sync_start_reg\[*\]\"\]      -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_v_sync_start\[*\]\"\]   -100 " "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_v_sync_start_reg\[*\]\"\]      -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_v_sync_start\[*\]\"\]   -100" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668449191 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668449191 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 71 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(71): Argument <to> is an empty collection" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668449193 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 72 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(72): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_v_sync_end_reg\[*\]\"\]        -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_v_sync_end\[*\]\"\]     -100 " "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_v_sync_end_reg\[*\]\"\]        -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_v_sync_end\[*\]\"\]     -100" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668449194 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668449194 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 72 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(72): Argument <to> is an empty collection" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668449195 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 73 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(73): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f_rising_edge_reg\[*\]\"\]        -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f_rising_edge\[*\]\"\]     -100 " "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f_rising_edge_reg\[*\]\"\]        -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f_rising_edge\[*\]\"\]     -100" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668449197 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668449197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 73 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(73): Argument <to> is an empty collection" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668449198 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 74 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(74): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f_falling_edge_reg\[*\]\"\]       -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f_falling_edge\[*\]\"\]    -100 " "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f_falling_edge_reg\[*\]\"\]       -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f_falling_edge\[*\]\"\]    -100" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668449199 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668449199 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 74 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(74): Argument <to> is an empty collection" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668449200 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 75 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(75): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_v_end_nxt_reg\[*\]\"\]         -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_v_end_nxt\[*\]\"\]      -100 " "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_v_end_nxt_reg\[*\]\"\]         -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_v_end_nxt\[*\]\"\]      -100" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668449202 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668449202 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 75 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(75): Argument <to> is an empty collection" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668449203 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 76 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(76): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f2_anc_v_start_reg\[*\]\"\]       -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f2_anc_v_start\[*\]\"\]    -100 " "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f2_anc_v_start_reg\[*\]\"\]       -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f2_anc_v_start\[*\]\"\]    -100" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668449204 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668449204 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 76 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(76): Argument <to> is an empty collection" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668449205 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 77 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(77): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_anc_v_start_reg\[*\]\"\]       -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_anc_v_start\[*\]\"\]    -100 " "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_anc_v_start_reg\[*\]\"\]       -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_anc_v_start\[*\]\"\]    -100" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668449207 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668449207 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 77 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(77): Argument <to> is an empty collection" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668449208 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 78 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(78): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_sync_polarity_reg\"\]         -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_sync_polarity\"\]      -100 " "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_sync_polarity_reg\"\]         -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_sync_polarity\"\]      -100" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668449210 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668449210 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 78 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(78): Argument <to> is an empty collection" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668449211 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 79 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(79): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|v_sync_polarity_reg\"\]         -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_v_sync_polarity\"\]      -100 " "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|v_sync_polarity_reg\"\]         -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_v_sync_polarity\"\]      -100" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668449212 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668449212 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 79 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(79): Argument <to> is an empty collection" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668449213 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 80 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(80): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_total_check_reg\[*\]\"\]        -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_total_check\[*\]\"\]     -100 " "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_total_check_reg\[*\]\"\]        -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_total_check\[*\]\"\]     -100" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668449215 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668449215 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 80 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(80): Argument <to> is an empty collection" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668449216 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 81 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(81): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|ap_start_reg\[*\]\"\]             -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_ap_start\[*\]\"\]          -100 " "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|ap_start_reg\[*\]\"\]             -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_ap_start\[*\]\"\]          -100" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668449217 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668449217 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 81 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(81): Argument <to> is an empty collection" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668449218 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 82 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(82): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_frame_complete_point_reg\[*\]\"\] -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_frame_complete_point\[*\]\"\] -100 " "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_frame_complete_point_reg\[*\]\"\] -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_frame_complete_point\[*\]\"\] -100" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668449220 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668449220 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 82 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(82): Argument <to> is an empty collection" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668449221 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 86 argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|interlaced_reg\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(86): argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|interlaced_reg\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|interlaced_reg\"\]              -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_interlaced\"\]           -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|interlaced_reg\"\]              -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_interlaced\"\]           -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668449223 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668449223 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 87 argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|h_total_minus_one_reg\[*\]\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(87): argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|h_total_minus_one_reg\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_total_minus_one_reg\[*\]\"\]    -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_total_minus_one\[*\]\"\] -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_total_minus_one_reg\[*\]\"\]    -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_total_minus_one\[*\]\"\] -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668449224 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668449224 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 88 argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|v_total_minus_one_reg\[*\]\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(88): argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|v_total_minus_one_reg\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|v_total_minus_one_reg\[*\]\"\]    -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_v_total_minus_one\[*\]\"\] -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|v_total_minus_one_reg\[*\]\"\]    -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_v_total_minus_one\[*\]\"\] -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668449226 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668449226 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 89 argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|h_total_minus_two_reg\[*\]\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(89): argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|h_total_minus_two_reg\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_total_minus_two_reg\[*\]\"\]    -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_total_minus_two\[*\]\"\] -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_total_minus_two_reg\[*\]\"\]    -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_total_minus_two\[*\]\"\] -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668449228 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668449228 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 90 argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|h_total_reg\[*\]\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(90): argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|h_total_reg\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_total_reg\[*\]\"\]              -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_total\[*\]\"\]           -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_total_reg\[*\]\"\]              -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_total\[*\]\"\]           -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668449230 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668449230 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 91 argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|v_total_reg\[*\]\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(91): argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|v_total_reg\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|v_total_reg\[*\]\"\]              -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_v_total\[*\]\"\]           -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|v_total_reg\[*\]\"\]              -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_v_total\[*\]\"\]           -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668449231 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668449231 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 92 argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|h_blank_reg\[*\]\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(92): argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|h_blank_reg\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_blank_reg\[*\]\"\]              -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_blank\[*\]\"\]           -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_blank_reg\[*\]\"\]              -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_blank\[*\]\"\]           -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668449233 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668449233 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 93 argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|h_sync_start_reg\[*\]\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(93): argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|h_sync_start_reg\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_sync_start_reg\[*\]\"\]         -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_sync_start\[*\]\"\]      -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_sync_start_reg\[*\]\"\]         -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_sync_start\[*\]\"\]      -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668449235 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668449235 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 94 argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|h_sync_end_reg\[*\]\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(94): argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|h_sync_end_reg\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_sync_end_reg\[*\]\"\]           -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_sync_end\[*\]\"\]        -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_sync_end_reg\[*\]\"\]           -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_sync_end\[*\]\"\]        -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668449237 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668449237 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 95 argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|f2_v_start_reg\[*\]\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(95): argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|f2_v_start_reg\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f2_v_start_reg\[*\]\"\]           -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f2_v_start\[*\]\"\]        -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f2_v_start_reg\[*\]\"\]           -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f2_v_start\[*\]\"\]        -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668449239 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668449239 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 96 argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|f1_v_start_reg\[*\]\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(96): argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|f1_v_start_reg\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_v_start_reg\[*\]\"\]           -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_v_start\[*\]\"\]        -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_v_start_reg\[*\]\"\]           -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_v_start\[*\]\"\]        -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 96 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668449240 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 96 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668449240 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 97 argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|f1_v_end_reg\[*\]\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(97): argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|f1_v_end_reg\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_v_end_reg\[*\]\"\]             -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_v_end\[*\]\"\]          -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_v_end_reg\[*\]\"\]             -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_v_end\[*\]\"\]          -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 97 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668449242 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 97 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668449242 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 98 argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|f2_v_sync_start_reg\[*\]\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(98): argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|f2_v_sync_start_reg\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f2_v_sync_start_reg\[*\]\"\]      -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f2_v_sync_start\[*\]\"\]   -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f2_v_sync_start_reg\[*\]\"\]      -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f2_v_sync_start\[*\]\"\]   -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 98 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668449244 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 98 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668449244 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 99 argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|f2_v_sync_end_reg\[*\]\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(99): argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|f2_v_sync_end_reg\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f2_v_sync_end_reg\[*\]\"\]        -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f2_v_sync_end\[*\]\"\]     -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f2_v_sync_end_reg\[*\]\"\]        -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f2_v_sync_end\[*\]\"\]     -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 99 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668449246 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 99 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668449246 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 100 argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|f1_v_sync_start_reg\[*\]\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(100): argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|f1_v_sync_start_reg\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_v_sync_start_reg\[*\]\"\]      -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_v_sync_start\[*\]\"\]   -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_v_sync_start_reg\[*\]\"\]      -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_v_sync_start\[*\]\"\]   -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 100 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668449247 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 100 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668449247 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 101 argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|f1_v_sync_end_reg\[*\]\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(101): argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|f1_v_sync_end_reg\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_v_sync_end_reg\[*\]\"\]        -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_v_sync_end\[*\]\"\]     -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_v_sync_end_reg\[*\]\"\]        -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_v_sync_end\[*\]\"\]     -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 101 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668449249 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 101 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668449249 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 102 argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|f_rising_edge_reg\[*\]\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(102): argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|f_rising_edge_reg\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f_rising_edge_reg\[*\]\"\]        -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f_rising_edge\[*\]\"\]     -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f_rising_edge_reg\[*\]\"\]        -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f_rising_edge\[*\]\"\]     -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 102 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668449251 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 102 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668449251 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 103 argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|f_falling_edge_reg\[*\]\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(103): argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|f_falling_edge_reg\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f_falling_edge_reg\[*\]\"\]       -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f_falling_edge\[*\]\"\]    -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f_falling_edge_reg\[*\]\"\]       -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f_falling_edge\[*\]\"\]    -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 103 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668449253 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 103 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668449253 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 104 argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|f1_v_end_nxt_reg\[*\]\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(104): argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|f1_v_end_nxt_reg\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_v_end_nxt_reg\[*\]\"\]         -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_v_end_nxt\[*\]\"\]      -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_v_end_nxt_reg\[*\]\"\]         -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_v_end_nxt\[*\]\"\]      -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 104 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668449254 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 104 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668449254 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 105 argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|f2_anc_v_start_reg\[*\]\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(105): argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|f2_anc_v_start_reg\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f2_anc_v_start_reg\[*\]\"\]       -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f2_anc_v_start\[*\]\"\]    -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f2_anc_v_start_reg\[*\]\"\]       -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f2_anc_v_start\[*\]\"\]    -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 105 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668449256 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 105 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668449256 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 106 argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|f1_anc_v_start_reg\[*\]\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(106): argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|f1_anc_v_start_reg\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_anc_v_start_reg\[*\]\"\]       -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_anc_v_start\[*\]\"\]    -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_anc_v_start_reg\[*\]\"\]       -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_anc_v_start\[*\]\"\]    -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 106 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668449258 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 106 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668449258 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 107 argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|h_sync_polarity_reg\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(107): argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|h_sync_polarity_reg\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_sync_polarity_reg\"\]         -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_sync_polarity\"\]      -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_sync_polarity_reg\"\]         -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_sync_polarity\"\]      -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 107 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668449259 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 107 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668449259 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 108 argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|v_sync_polarity_reg\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(108): argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|v_sync_polarity_reg\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|v_sync_polarity_reg\"\]         -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_v_sync_polarity\"\]      -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|v_sync_polarity_reg\"\]         -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_v_sync_polarity\"\]      -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 108 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668449261 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 108 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668449261 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 109 argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|h_total_check_reg\[*\]\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(109): argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|h_total_check_reg\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_total_check_reg\[*\]\"\]        -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_total_check\[*\]\"\]     -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_total_check_reg\[*\]\"\]        -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_total_check\[*\]\"\]     -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 109 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668449263 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 109 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668449263 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 110 argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|ap_start_reg\[*\]\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(110): argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|ap_start_reg\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|ap_start_reg\[*\]\"\]             -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_ap_start\[*\]\"\]          -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|ap_start_reg\[*\]\"\]             -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_ap_start\[*\]\"\]          -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 110 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668449265 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 110 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668449265 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 111 argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|h_frame_complete_point_reg\[*\]\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(111): argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|h_frame_complete_point_reg\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_frame_complete_point_reg\[*\]\"\] -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_frame_complete_point\[*\]\"\] -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_frame_complete_point_reg\[*\]\"\] -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_frame_complete_point\[*\]\"\] -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 111 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1564668449266 ""}  } { { "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 111 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1564668449266 ""}
{ "Info" "ISTA_SDC_FOUND" "DDR3_VIP.SDC " "Reading SDC File: 'DDR3_VIP.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1564668449294 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Timing Analyzer" 0 -1 1564668449294 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 52 -duty_cycle 50.00 -name \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 52 -duty_cycle 50.00 -name \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1564668449309 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 13 -duty_cycle 50.00 -name \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 13 -duty_cycle 50.00 -name \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1564668449309 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 20 -duty_cycle 50.00 -name \{u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 20 -duty_cycle 50.00 -name \{u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1564668449309 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1564668449309 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1564668449309 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "I2C_HDMI_Config:u_I2C_HDMI_Config\|mI2C_CTRL_CLK " "Node: I2C_HDMI_Config:u_I2C_HDMI_Config\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register I2C_HDMI_Config:u_I2C_HDMI_Config\|I2C_Controller:u0\|I2C_WRITE_WDATA:wrd\|SDAO I2C_HDMI_Config:u_I2C_HDMI_Config\|mI2C_CTRL_CLK " "Register I2C_HDMI_Config:u_I2C_HDMI_Config\|I2C_Controller:u0\|I2C_WRITE_WDATA:wrd\|SDAO is being clocked by I2C_HDMI_Config:u_I2C_HDMI_Config\|mI2C_CTRL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1564668449372 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1564668449372 "|DDR3_VIP|I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_CTRL_CLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|ddr3_0\|hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_4498 " "From: u0\|ddr3_0\|hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_4498" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1564668449434 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|ddr3_0\|hps\|fpga_interfaces\|f2sdram\|rd_clk_0  to: soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_7 " "From: u0\|ddr3_0\|hps\|fpga_interfaces\|f2sdram\|rd_clk_0  to: soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_7" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1564668449434 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|ddr3_0\|hps\|fpga_interfaces\|f2sdram\|rd_clk_1  to: soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1875 " "From: u0\|ddr3_0\|hps\|fpga_interfaces\|f2sdram\|rd_clk_1  to: soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1875" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1564668449434 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|ddr3_0\|hps\|fpga_interfaces\|f2sdram\|wr_clk_0  to: soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3 " "From: u0\|ddr3_0\|hps\|fpga_interfaces\|f2sdram\|wr_clk_0  to: soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1564668449434 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|ddr3_0\|hps\|fpga_interfaces\|f2sdram\|wr_clk_1  to: soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2 " "From: u0\|ddr3_0\|hps\|fpga_interfaces\|f2sdram\|wr_clk_1  to: soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1564668449434 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1564668449434 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1564668449434 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1564668449434 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1564668449434 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1564668449434 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1564668449434 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1564668449434 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1564668449434 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1564668449434 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1564668449434 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1564668449434 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1564668449434 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1564668449434 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1564668449434 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1564668449434 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1564668449434 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1564668449434 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1564668449434 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1564668449434 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1564668449434 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1564668449434 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1564668449434 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1564668449809 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1564668449809 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668449840 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668449840 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668449840 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668449840 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668449840 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668449840 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668449840 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668449840 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668449840 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668449840 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668449840 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668449840 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668449840 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668449840 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668449840 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668449840 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668449840 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668449840 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668449840 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668449840 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668449840 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668449840 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668449840 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668449840 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668449840 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668449840 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668449840 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668449840 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668449840 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668449840 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668449840 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668449840 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668449840 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668449840 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668449840 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668449840 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668449840 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668449840 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668449840 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668449840 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668449840 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668449840 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668449840 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668449840 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668449840 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668449840 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668449840 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668449840 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668449840 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668449840 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668449840 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668449840 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668449840 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668449840 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668449840 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668449840 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668449840 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668449840 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668449840 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668449840 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668449840 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668449840 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668449840 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668449840 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1564668449840 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1564668449856 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 100C Model" 0 0 "Timing Analyzer" 0 0 1564668449981 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.574 " "Worst-case setup slack is 1.574" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564668450762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564668450762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.574               0.000 soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    1.574               0.000 soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564668450762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.078               0.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    2.078               0.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564668450762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.657               0.000 u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    8.657               0.000 u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564668450762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.588               0.000 altera_reserved_tck  " "    9.588               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564668450762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.741               0.000 FPGA_CLK2_50  " "   14.741               0.000 FPGA_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564668450762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.476               0.000 FPGA_CLK1_50  " "   18.476               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564668450762 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1564668450762 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.164 " "Worst-case hold slack is 0.164" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564668450918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564668450918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.164               0.000 soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.164               0.000 soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564668450918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.261               0.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.261               0.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564668450918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.267               0.000 u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.267               0.000 u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564668450918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391               0.000 FPGA_CLK1_50  " "    0.391               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564668450918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.427               0.000 altera_reserved_tck  " "    0.427               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564668450918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.439               0.000 FPGA_CLK2_50  " "    0.439               0.000 FPGA_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564668450918 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1564668450918 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.040 " "Worst-case recovery slack is 3.040" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564668450981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564668450981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.040               0.000 soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    3.040               0.000 soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564668450981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.873               0.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    4.873               0.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564668450981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.848               0.000 u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   11.848               0.000 u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564668450981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.234               0.000 FPGA_CLK1_50  " "   17.234               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564668450981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   35.646               0.000 altera_reserved_tck  " "   35.646               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564668450981 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1564668450981 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.562 " "Worst-case removal slack is 0.562" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564668451045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564668451045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.562               0.000 soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.562               0.000 soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564668451045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.576               0.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.576               0.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564668451045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.681               0.000 u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.681               0.000 u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564668451045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.045               0.000 altera_reserved_tck  " "    1.045               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564668451045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.098               0.000 FPGA_CLK1_50  " "    1.098               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564668451045 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1564668451045 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.384 " "Worst-case minimum pulse width slack is 0.384" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564668451075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564668451075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.384               0.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.384               0.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564668451075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.523               0.000 soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    0.523               0.000 soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564668451075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.540               0.000 soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.540               0.000 soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564668451075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.554               0.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.554               0.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564668451075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.263               0.000 u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    6.263               0.000 u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564668451075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.590               0.000 FPGA_CLK2_50  " "    8.590               0.000 FPGA_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564668451075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.207               0.000 FPGA_CLK1_50  " "    9.207               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564668451075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.828               0.000 altera_reserved_tck  " "   18.828               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564668451075 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1564668451075 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 38 synchronizer chains. " "Report Metastability: Found 38 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1564668451339 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1564668451339 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 38 " "Number of Synchronizer Chains Found: 38" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1564668451339 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1564668451339 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.132 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.132" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1564668451339 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 14.250 ns " "Worst Case Available Settling Time: 14.250 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1564668451339 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1564668451339 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1564668451339 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 8.0 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 8.0" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1564668451339 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1564668451339 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1564668451339 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1564668451339 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Timing Analyzer" 0 0 1564668451761 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1564668452589 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.574 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.574" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:ddr3_0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:ddr3_0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:ddr3_0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:ddr3_0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:ddr3_0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:ddr3_0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1564668455242 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1564668455243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1564668455243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1564668455243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1564668455243 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1564668455242 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.164 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.164" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:ddr3_0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:ddr3_0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:ddr3_0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:ddr3_0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:ddr3_0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:ddr3_0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1564668455370 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1564668455370 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1564668455370 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1564668455370 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1564668455370 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1564668455370 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.040 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.040" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:ddr3_0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:ddr3_0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:ddr3_0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:ddr3_0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:ddr3_0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:ddr3_0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1564668455510 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1564668455510 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1564668455510 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1564668455510 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1564668455510 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1564668455510 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.562 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.562" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:ddr3_0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:ddr3_0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:ddr3_0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:ddr3_0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:ddr3_0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:ddr3_0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1564668455651 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1564668455651 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1564668455651 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1564668455651 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1564668455651 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1564668455651 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1564668456024 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Timing Analyzer" 0 0 1564668456024 ""}
{ "Info" "0" "" "Address Command (Slow 1100mV 100C Model)              \|  0.537  0.503" {  } {  } 0 0 "Address Command (Slow 1100mV 100C Model)              \|  0.537  0.503" 0 0 "Timing Analyzer" 0 0 1564668456024 ""}
{ "Info" "0" "" "Bus Turnaround Time (Slow 1100mV 100C Model)          \|  2.043     --" {  } {  } 0 0 "Bus Turnaround Time (Slow 1100mV 100C Model)          \|  2.043     --" 0 0 "Timing Analyzer" 0 0 1564668456024 ""}
{ "Info" "0" "" "Core (Slow 1100mV 100C Model)                         \|  1.574  0.164" {  } {  } 0 0 "Core (Slow 1100mV 100C Model)                         \|  1.574  0.164" 0 0 "Timing Analyzer" 0 0 1564668456025 ""}
{ "Info" "0" "" "Core Recovery/Removal (Slow 1100mV 100C Model)        \|   3.04  0.562" {  } {  } 0 0 "Core Recovery/Removal (Slow 1100mV 100C Model)        \|   3.04  0.562" 0 0 "Timing Analyzer" 0 0 1564668456025 ""}
{ "Info" "0" "" "DQS vs CK (Slow 1100mV 100C Model)                    \|  0.475  0.409" {  } {  } 0 0 "DQS vs CK (Slow 1100mV 100C Model)                    \|  0.475  0.409" 0 0 "Timing Analyzer" 0 0 1564668456025 ""}
{ "Info" "0" "" "Postamble (Slow 1100mV 100C Model)                    \|  0.371  0.371" {  } {  } 0 0 "Postamble (Slow 1100mV 100C Model)                    \|  0.371  0.371" 0 0 "Timing Analyzer" 0 0 1564668456025 ""}
{ "Info" "0" "" "Read Capture (Slow 1100mV 100C Model)                 \|   0.18  0.133" {  } {  } 0 0 "Read Capture (Slow 1100mV 100C Model)                 \|   0.18  0.133" 0 0 "Timing Analyzer" 0 0 1564668456025 ""}
{ "Info" "0" "" "Write (Slow 1100mV 100C Model)                        \|  0.165   0.17" {  } {  } 0 0 "Write (Slow 1100mV 100C Model)                        \|  0.165   0.17" 0 0 "Timing Analyzer" 0 0 1564668456025 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1100mV -40C Model" 0 0 "Timing Analyzer" 0 0 1564668456401 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1564668456557 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1564668489145 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "I2C_HDMI_Config:u_I2C_HDMI_Config\|mI2C_CTRL_CLK " "Node: I2C_HDMI_Config:u_I2C_HDMI_Config\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register I2C_HDMI_Config:u_I2C_HDMI_Config\|I2C_Controller:u0\|I2C_WRITE_WDATA:wrd\|SDAO I2C_HDMI_Config:u_I2C_HDMI_Config\|mI2C_CTRL_CLK " "Register I2C_HDMI_Config:u_I2C_HDMI_Config\|I2C_Controller:u0\|I2C_WRITE_WDATA:wrd\|SDAO is being clocked by I2C_HDMI_Config:u_I2C_HDMI_Config\|mI2C_CTRL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1564668490589 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1564668490589 "|DDR3_VIP|I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_CTRL_CLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|ddr3_0\|hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_4498 " "From: u0\|ddr3_0\|hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_4498" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1564668490636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|ddr3_0\|hps\|fpga_interfaces\|f2sdram\|rd_clk_0  to: soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_7 " "From: u0\|ddr3_0\|hps\|fpga_interfaces\|f2sdram\|rd_clk_0  to: soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_7" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1564668490636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|ddr3_0\|hps\|fpga_interfaces\|f2sdram\|rd_clk_1  to: soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1875 " "From: u0\|ddr3_0\|hps\|fpga_interfaces\|f2sdram\|rd_clk_1  to: soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1875" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1564668490636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|ddr3_0\|hps\|fpga_interfaces\|f2sdram\|wr_clk_0  to: soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3 " "From: u0\|ddr3_0\|hps\|fpga_interfaces\|f2sdram\|wr_clk_0  to: soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1564668490636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|ddr3_0\|hps\|fpga_interfaces\|f2sdram\|wr_clk_1  to: soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2 " "From: u0\|ddr3_0\|hps\|fpga_interfaces\|f2sdram\|wr_clk_1  to: soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1564668490636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1564668490636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1564668490636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1564668490636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1564668490636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1564668490636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1564668490636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1564668490636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1564668490636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1564668490636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1564668490636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1564668490636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1564668490636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1564668490636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1564668490636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1564668490636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1564668490636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1564668490636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1564668490636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1564668490636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1564668490636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1564668490636 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1564668490636 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1564668490776 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1564668490776 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668490808 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668490808 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668490808 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668490808 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668490808 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668490808 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668490808 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668490808 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668490808 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668490808 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668490808 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668490808 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668490808 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668490808 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668490808 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668490808 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668490808 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668490808 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668490808 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668490808 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668490808 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668490808 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668490808 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668490808 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668490808 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668490808 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668490808 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668490808 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668490808 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668490808 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668490808 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668490808 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668490808 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668490808 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668490808 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668490808 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668490808 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668490808 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668490808 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668490808 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668490808 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668490808 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668490808 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668490808 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668490808 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668490808 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668490808 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668490808 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668490808 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668490808 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668490808 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668490808 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668490808 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668490808 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668490808 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668490808 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668490808 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668490808 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668490808 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668490808 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668490808 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668490808 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668490808 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668490808 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1564668490808 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.573 " "Worst-case setup slack is 1.573" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564668491276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564668491276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.573               0.000 soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    1.573               0.000 soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564668491276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.890               0.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.890               0.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564668491276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.796               0.000 u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    8.796               0.000 u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564668491276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.721               0.000 altera_reserved_tck  " "    9.721               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564668491276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.432               0.000 FPGA_CLK2_50  " "   14.432               0.000 FPGA_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564668491276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.491               0.000 FPGA_CLK1_50  " "   18.491               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564668491276 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1564668491276 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.200 " "Worst-case hold slack is 0.200" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564668491479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564668491479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.200               0.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.200               0.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564668491479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.216               0.000 soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.216               0.000 soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564668491479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.246               0.000 u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.246               0.000 u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564668491479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.385               0.000 FPGA_CLK1_50  " "    0.385               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564668491479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.399               0.000 altera_reserved_tck  " "    0.399               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564668491479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.460               0.000 FPGA_CLK2_50  " "    0.460               0.000 FPGA_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564668491479 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1564668491479 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.130 " "Worst-case recovery slack is 3.130" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564668491620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564668491620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.130               0.000 soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    3.130               0.000 soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564668491620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.124               0.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    5.124               0.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564668491620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.068               0.000 u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   12.068               0.000 u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564668491620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.236               0.000 FPGA_CLK1_50  " "   17.236               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564668491620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   35.870               0.000 altera_reserved_tck  " "   35.870               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564668491620 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1564668491620 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.507 " "Worst-case removal slack is 0.507" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564668491714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564668491714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.507               0.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.507               0.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564668491714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.581               0.000 u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.581               0.000 u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564668491714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.590               0.000 soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.590               0.000 soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564668491714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.989               0.000 altera_reserved_tck  " "    0.989               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564668491714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.049               0.000 FPGA_CLK1_50  " "    1.049               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564668491714 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1564668491714 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.384 " "Worst-case minimum pulse width slack is 0.384" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564668491823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564668491823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.384               0.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.384               0.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564668491823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.525               0.000 soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    0.525               0.000 soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564668491823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.546               0.000 soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.546               0.000 soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564668491823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.535               0.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.535               0.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564668491823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.236               0.000 u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    6.236               0.000 u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564668491823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.574               0.000 FPGA_CLK2_50  " "    8.574               0.000 FPGA_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564668491823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.332               0.000 FPGA_CLK1_50  " "    9.332               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564668491823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.836               0.000 altera_reserved_tck  " "   18.836               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564668491823 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1564668491823 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 38 synchronizer chains. " "Report Metastability: Found 38 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1564668492042 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1564668492042 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 38 " "Number of Synchronizer Chains Found: 38" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1564668492042 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1564668492042 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.132 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.132" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1564668492042 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 14.274 ns " "Worst Case Available Settling Time: 14.274 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1564668492042 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1564668492042 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1564668492042 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.7 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1564668492042 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1564668492042 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1564668492042 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1564668492042 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Timing Analyzer" 0 0 1564668492512 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1564668493292 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.573 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.573" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:ddr3_0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:ddr3_0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:ddr3_0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:ddr3_0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:ddr3_0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:ddr3_0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1564668495925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1564668495925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1564668495925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1564668495925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1564668495925 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1564668495925 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.216 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.216" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:ddr3_0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:ddr3_0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:ddr3_0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:ddr3_0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:ddr3_0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:ddr3_0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1564668496126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1564668496126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1564668496126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1564668496126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1564668496126 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1564668496126 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.130 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.130" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:ddr3_0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:ddr3_0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:ddr3_0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:ddr3_0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:ddr3_0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:ddr3_0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1564668496292 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1564668496292 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1564668496292 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1564668496292 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1564668496292 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1564668496292 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.590 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.590" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:ddr3_0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:ddr3_0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:ddr3_0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:ddr3_0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:ddr3_0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:ddr3_0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1564668496479 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1564668496479 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1564668496479 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1564668496479 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1564668496479 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1564668496479 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1564668496745 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Timing Analyzer" 0 0 1564668496745 ""}
{ "Info" "0" "" "Address Command (Slow 1100mV -40C Model)              \|  0.538  0.512" {  } {  } 0 0 "Address Command (Slow 1100mV -40C Model)              \|  0.538  0.512" 0 0 "Timing Analyzer" 0 0 1564668496745 ""}
{ "Info" "0" "" "Bus Turnaround Time (Slow 1100mV -40C Model)          \|  2.111     --" {  } {  } 0 0 "Bus Turnaround Time (Slow 1100mV -40C Model)          \|  2.111     --" 0 0 "Timing Analyzer" 0 0 1564668496745 ""}
{ "Info" "0" "" "Core (Slow 1100mV -40C Model)                         \|  1.573  0.216" {  } {  } 0 0 "Core (Slow 1100mV -40C Model)                         \|  1.573  0.216" 0 0 "Timing Analyzer" 0 0 1564668496745 ""}
{ "Info" "0" "" "Core Recovery/Removal (Slow 1100mV -40C Model)        \|   3.13   0.59" {  } {  } 0 0 "Core Recovery/Removal (Slow 1100mV -40C Model)        \|   3.13   0.59" 0 0 "Timing Analyzer" 0 0 1564668496745 ""}
{ "Info" "0" "" "DQS vs CK (Slow 1100mV -40C Model)                    \|  0.534  0.457" {  } {  } 0 0 "DQS vs CK (Slow 1100mV -40C Model)                    \|  0.534  0.457" 0 0 "Timing Analyzer" 0 0 1564668496745 ""}
{ "Info" "0" "" "Postamble (Slow 1100mV -40C Model)                    \|  0.341  0.341" {  } {  } 0 0 "Postamble (Slow 1100mV -40C Model)                    \|  0.341  0.341" 0 0 "Timing Analyzer" 0 0 1564668496745 ""}
{ "Info" "0" "" "Read Capture (Slow 1100mV -40C Model)                 \|  0.222  0.175" {  } {  } 0 0 "Read Capture (Slow 1100mV -40C Model)                 \|  0.222  0.175" 0 0 "Timing Analyzer" 0 0 1564668496745 ""}
{ "Info" "0" "" "Write (Slow 1100mV -40C Model)                        \|   0.22  0.229" {  } {  } 0 0 "Write (Slow 1100mV -40C Model)                        \|   0.22  0.229" 0 0 "Timing Analyzer" 0 0 1564668496745 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 100C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 100C Model" 0 0 "Timing Analyzer" 0 0 1564668497256 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1564668498152 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1564668515995 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "I2C_HDMI_Config:u_I2C_HDMI_Config\|mI2C_CTRL_CLK " "Node: I2C_HDMI_Config:u_I2C_HDMI_Config\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register I2C_HDMI_Config:u_I2C_HDMI_Config\|I2C_Controller:u0\|I2C_WRITE_WDATA:wrd\|SDAO I2C_HDMI_Config:u_I2C_HDMI_Config\|mI2C_CTRL_CLK " "Register I2C_HDMI_Config:u_I2C_HDMI_Config\|I2C_Controller:u0\|I2C_WRITE_WDATA:wrd\|SDAO is being clocked by I2C_HDMI_Config:u_I2C_HDMI_Config\|mI2C_CTRL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1564668517249 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1564668517249 "|DDR3_VIP|I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_CTRL_CLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|ddr3_0\|hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_4498 " "From: u0\|ddr3_0\|hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_4498" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1564668517292 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|ddr3_0\|hps\|fpga_interfaces\|f2sdram\|rd_clk_0  to: soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_7 " "From: u0\|ddr3_0\|hps\|fpga_interfaces\|f2sdram\|rd_clk_0  to: soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_7" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1564668517292 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|ddr3_0\|hps\|fpga_interfaces\|f2sdram\|rd_clk_1  to: soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1875 " "From: u0\|ddr3_0\|hps\|fpga_interfaces\|f2sdram\|rd_clk_1  to: soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1875" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1564668517292 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|ddr3_0\|hps\|fpga_interfaces\|f2sdram\|wr_clk_0  to: soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3 " "From: u0\|ddr3_0\|hps\|fpga_interfaces\|f2sdram\|wr_clk_0  to: soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1564668517292 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|ddr3_0\|hps\|fpga_interfaces\|f2sdram\|wr_clk_1  to: soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2 " "From: u0\|ddr3_0\|hps\|fpga_interfaces\|f2sdram\|wr_clk_1  to: soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1564668517292 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1564668517292 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1564668517292 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1564668517292 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1564668517292 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1564668517292 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1564668517292 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1564668517292 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1564668517292 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1564668517292 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1564668517292 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1564668517292 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1564668517292 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1564668517292 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1564668517292 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1564668517292 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1564668517292 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1564668517292 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1564668517292 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1564668517292 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1564668517292 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1564668517292 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1564668517292 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1564668517448 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1564668517448 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668517464 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668517464 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668517464 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668517464 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668517464 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668517464 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668517464 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668517464 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668517464 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668517464 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668517464 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668517464 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668517464 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668517464 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668517464 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668517464 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668517464 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668517464 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668517464 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668517464 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668517464 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668517464 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668517464 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668517464 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668517464 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668517464 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668517464 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668517464 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668517464 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668517464 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668517464 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668517464 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668517464 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668517464 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668517464 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668517464 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668517464 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668517464 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668517464 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668517464 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668517464 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668517464 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668517464 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668517464 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668517464 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668517464 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668517464 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668517464 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668517464 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668517464 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668517464 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668517464 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668517464 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668517464 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668517464 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668517464 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668517464 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668517464 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668517464 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668517464 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668517464 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668517464 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668517464 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668517464 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1564668517464 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.113 " "Worst-case setup slack is 2.113" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564668517676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564668517676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.113               0.000 soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    2.113               0.000 soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564668517676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.635               0.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    5.635               0.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564668517676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.929               0.000 u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   11.929               0.000 u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564668517676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.295               0.000 altera_reserved_tck  " "   12.295               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564668517676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.838               0.000 FPGA_CLK2_50  " "   16.838               0.000 FPGA_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564668517676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.155               0.000 FPGA_CLK1_50  " "   19.155               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564668517676 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1564668517676 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.083 " "Worst-case hold slack is 0.083" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564668517989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564668517989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.083               0.000 soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.083               0.000 soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564668517989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.140               0.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.140               0.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564668517989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.146               0.000 u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.146               0.000 u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564668517989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.159               0.000 altera_reserved_tck  " "    0.159               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564668517989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.194               0.000 FPGA_CLK1_50  " "    0.194               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564668517989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.206               0.000 FPGA_CLK2_50  " "    0.206               0.000 FPGA_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564668517989 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1564668517989 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.731 " "Worst-case recovery slack is 3.731" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564668518168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564668518168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.731               0.000 soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    3.731               0.000 soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564668518168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.899               0.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    6.899               0.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564668518168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.215               0.000 u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   13.215               0.000 u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564668518168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.681               0.000 FPGA_CLK1_50  " "   18.681               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564668518168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.193               0.000 altera_reserved_tck  " "   37.193               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564668518168 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1564668518168 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.266 " "Worst-case removal slack is 0.266" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564668518324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564668518324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.266               0.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.266               0.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564668518324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.372               0.000 u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.372               0.000 u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564668518324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.444               0.000 altera_reserved_tck  " "    0.444               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564668518324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.497               0.000 soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.497               0.000 soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564668518324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.518               0.000 FPGA_CLK1_50  " "    0.518               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564668518324 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1564668518324 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.384 " "Worst-case minimum pulse width slack is 0.384" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564668518465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564668518465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.384               0.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.384               0.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564668518465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.883               0.000 soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    0.883               0.000 soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564668518465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.891               0.000 soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.891               0.000 soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564668518465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.877               0.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.877               0.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564668518465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.573               0.000 u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    6.573               0.000 u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564668518465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.581               0.000 FPGA_CLK2_50  " "    8.581               0.000 FPGA_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564668518465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.112               0.000 FPGA_CLK1_50  " "    9.112               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564668518465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.755               0.000 altera_reserved_tck  " "   18.755               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564668518465 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1564668518465 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 38 synchronizer chains. " "Report Metastability: Found 38 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1564668518684 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1564668518684 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 38 " "Number of Synchronizer Chains Found: 38" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1564668518684 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1564668518684 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.132 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.132" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1564668518684 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 14.827 ns " "Worst Case Available Settling Time: 14.827 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1564668518684 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1564668518684 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1564668518684 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 8.0 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 8.0" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1564668518684 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1564668518684 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1564668518684 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1564668518684 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Timing Analyzer" 0 0 1564668519355 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1564668520200 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.113 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.113" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:ddr3_0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:ddr3_0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:ddr3_0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:ddr3_0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:ddr3_0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:ddr3_0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1564668523307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1564668523307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1564668523307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1564668523307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1564668523307 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1564668523307 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.083 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.083" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:ddr3_0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:ddr3_0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:ddr3_0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:ddr3_0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:ddr3_0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:ddr3_0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1564668523541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1564668523541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1564668523541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1564668523541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1564668523541 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1564668523541 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.731 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.731" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:ddr3_0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:ddr3_0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:ddr3_0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:ddr3_0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:ddr3_0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:ddr3_0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1564668523791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1564668523791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1564668523791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1564668523791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1564668523791 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1564668523791 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.497 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.497" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:ddr3_0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:ddr3_0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:ddr3_0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:ddr3_0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:ddr3_0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:ddr3_0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1564668524047 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1564668524047 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1564668524047 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1564668524047 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1564668524047 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1564668524047 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1564668524323 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Timing Analyzer" 0 0 1564668524323 ""}
{ "Info" "0" "" "Address Command (Fast 1100mV 100C Model)              \|  0.607  0.569" {  } {  } 0 0 "Address Command (Fast 1100mV 100C Model)              \|  0.607  0.569" 0 0 "Timing Analyzer" 0 0 1564668524323 ""}
{ "Info" "0" "" "Bus Turnaround Time (Fast 1100mV 100C Model)          \|  2.244     --" {  } {  } 0 0 "Bus Turnaround Time (Fast 1100mV 100C Model)          \|  2.244     --" 0 0 "Timing Analyzer" 0 0 1564668524323 ""}
{ "Info" "0" "" "Core (Fast 1100mV 100C Model)                         \|  2.113  0.083" {  } {  } 0 0 "Core (Fast 1100mV 100C Model)                         \|  2.113  0.083" 0 0 "Timing Analyzer" 0 0 1564668524323 ""}
{ "Info" "0" "" "Core Recovery/Removal (Fast 1100mV 100C Model)        \|  3.731  0.497" {  } {  } 0 0 "Core Recovery/Removal (Fast 1100mV 100C Model)        \|  3.731  0.497" 0 0 "Timing Analyzer" 0 0 1564668524323 ""}
{ "Info" "0" "" "DQS vs CK (Fast 1100mV 100C Model)                    \|    0.6   0.59" {  } {  } 0 0 "DQS vs CK (Fast 1100mV 100C Model)                    \|    0.6   0.59" 0 0 "Timing Analyzer" 0 0 1564668524323 ""}
{ "Info" "0" "" "Postamble (Fast 1100mV 100C Model)                    \|  0.513  0.513" {  } {  } 0 0 "Postamble (Fast 1100mV 100C Model)                    \|  0.513  0.513" 0 0 "Timing Analyzer" 0 0 1564668524323 ""}
{ "Info" "0" "" "Read Capture (Fast 1100mV 100C Model)                 \|   0.37  0.322" {  } {  } 0 0 "Read Capture (Fast 1100mV 100C Model)                 \|   0.37  0.322" 0 0 "Timing Analyzer" 0 0 1564668524323 ""}
{ "Info" "0" "" "Write (Fast 1100mV 100C Model)                        \|  0.287  0.287" {  } {  } 0 0 "Write (Fast 1100mV 100C Model)                        \|  0.287  0.287" 0 0 "Timing Analyzer" 0 0 1564668524323 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1100mV -40C Model" 0 0 "Timing Analyzer" 0 0 1564668524932 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "I2C_HDMI_Config:u_I2C_HDMI_Config\|mI2C_CTRL_CLK " "Node: I2C_HDMI_Config:u_I2C_HDMI_Config\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register I2C_HDMI_Config:u_I2C_HDMI_Config\|I2C_Controller:u0\|I2C_WRITE_WDATA:wrd\|SDAO I2C_HDMI_Config:u_I2C_HDMI_Config\|mI2C_CTRL_CLK " "Register I2C_HDMI_Config:u_I2C_HDMI_Config\|I2C_Controller:u0\|I2C_WRITE_WDATA:wrd\|SDAO is being clocked by I2C_HDMI_Config:u_I2C_HDMI_Config\|mI2C_CTRL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1564668526194 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1564668526194 "|DDR3_VIP|I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_CTRL_CLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|ddr3_0\|hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_4498 " "From: u0\|ddr3_0\|hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_4498" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1564668526241 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|ddr3_0\|hps\|fpga_interfaces\|f2sdram\|rd_clk_0  to: soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_7 " "From: u0\|ddr3_0\|hps\|fpga_interfaces\|f2sdram\|rd_clk_0  to: soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_7" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1564668526241 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|ddr3_0\|hps\|fpga_interfaces\|f2sdram\|rd_clk_1  to: soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1875 " "From: u0\|ddr3_0\|hps\|fpga_interfaces\|f2sdram\|rd_clk_1  to: soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1875" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1564668526241 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|ddr3_0\|hps\|fpga_interfaces\|f2sdram\|wr_clk_0  to: soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3 " "From: u0\|ddr3_0\|hps\|fpga_interfaces\|f2sdram\|wr_clk_0  to: soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1564668526241 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|ddr3_0\|hps\|fpga_interfaces\|f2sdram\|wr_clk_1  to: soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2 " "From: u0\|ddr3_0\|hps\|fpga_interfaces\|f2sdram\|wr_clk_1  to: soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1564668526241 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1564668526241 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1564668526241 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1564668526241 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1564668526241 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1564668526241 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1564668526241 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1564668526241 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1564668526241 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1564668526241 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1564668526241 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1564668526241 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1564668526241 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1564668526241 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1564668526241 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1564668526241 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1564668526241 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1564668526241 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1564668526241 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1564668526241 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1564668526241 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1564668526241 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1564668526241 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1564668526370 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1564668526370 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668526386 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668526386 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668526386 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668526386 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668526386 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668526386 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668526386 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668526386 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668526386 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668526386 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668526386 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668526386 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668526386 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668526386 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668526386 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668526386 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668526386 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668526386 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668526386 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668526386 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668526386 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668526386 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668526386 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668526386 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668526386 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668526386 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668526386 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668526386 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668526386 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668526386 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668526386 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668526386 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668526386 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668526386 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668526386 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668526386 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668526386 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668526386 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668526386 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668526386 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668526386 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668526386 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668526386 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668526386 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668526386 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668526386 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668526386 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668526386 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668526386 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668526386 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668526386 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668526386 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668526386 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668526386 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668526386 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668526386 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668526386 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668526386 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668526386 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668526386 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668526386 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668526386 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668526386 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1564668526386 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1564668526386 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.113 " "Worst-case setup slack is 2.113" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564668526714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564668526714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.113               0.000 soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    2.113               0.000 soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564668526714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.392               0.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    6.392               0.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564668526714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.445               0.000 u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   12.445               0.000 u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564668526714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.676               0.000 altera_reserved_tck  " "   12.676               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564668526714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.183               0.000 FPGA_CLK2_50  " "   17.183               0.000 FPGA_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564668526714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.239               0.000 FPGA_CLK1_50  " "   19.239               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564668526714 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1564668526714 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.076 " "Worst-case hold slack is 0.076" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564668526964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564668526964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.076               0.000 soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.076               0.000 soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564668526964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.115               0.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.115               0.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564668526964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.116               0.000 altera_reserved_tck  " "    0.116               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564668526964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.125               0.000 u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.125               0.000 u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564668526964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.168               0.000 FPGA_CLK1_50  " "    0.168               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564668526964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 FPGA_CLK2_50  " "    0.187               0.000 FPGA_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564668526964 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1564668526964 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.843 " "Worst-case recovery slack is 3.843" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564668527199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564668527199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.843               0.000 soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    3.843               0.000 soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564668527199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.467               0.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    7.467               0.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564668527199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.636               0.000 u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   13.636               0.000 u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564668527199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.803               0.000 FPGA_CLK1_50  " "   18.803               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564668527199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.649               0.000 altera_reserved_tck  " "   37.649               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564668527199 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1564668527199 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.185 " "Worst-case removal slack is 0.185" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564668527386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564668527386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.185               0.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.185               0.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564668527386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.266               0.000 u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.266               0.000 u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564668527386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.362               0.000 altera_reserved_tck  " "    0.362               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564668527386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.454               0.000 FPGA_CLK1_50  " "    0.454               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564668527386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.463               0.000 soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.463               0.000 soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564668527386 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1564668527386 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.384 " "Worst-case minimum pulse width slack is 0.384" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564668527621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564668527621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.384               0.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.384               0.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564668527621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.887               0.000 soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    0.887               0.000 soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564668527621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.895               0.000 soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.895               0.000 soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564668527621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.884               0.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.884               0.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564668527621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.580               0.000 u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    6.580               0.000 u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564668527621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.590               0.000 FPGA_CLK2_50  " "    8.590               0.000 FPGA_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564668527621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.054               0.000 FPGA_CLK1_50  " "    9.054               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564668527621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.756               0.000 altera_reserved_tck  " "   18.756               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564668527621 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1564668527621 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 38 synchronizer chains. " "Report Metastability: Found 38 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1564668527808 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1564668527808 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 38 " "Number of Synchronizer Chains Found: 38" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1564668527808 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1564668527808 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.132 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.132" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1564668527808 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 14.873 ns " "Worst Case Available Settling Time: 14.873 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1564668527808 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1564668527808 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1564668527808 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.7 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1564668527808 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1564668527808 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1564668527808 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1564668527808 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Timing Analyzer" 0 0 1564668528917 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1564668529682 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.113 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.113" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:ddr3_0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:ddr3_0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:ddr3_0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:ddr3_0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:ddr3_0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:ddr3_0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1564668533689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1564668533689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1564668533689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1564668533689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1564668533689 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1564668533689 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.076 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.076" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:ddr3_0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:ddr3_0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:ddr3_0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:ddr3_0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:ddr3_0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:ddr3_0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1564668533970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1564668533970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1564668533970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1564668533970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1564668533970 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1564668533970 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.843 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.843" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:ddr3_0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:ddr3_0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:ddr3_0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:ddr3_0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:ddr3_0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:ddr3_0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1564668534277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1564668534277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1564668534277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1564668534277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1564668534277 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1564668534277 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.463 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.463" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:ddr3_0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:ddr3_0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:ddr3_0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:ddr3_0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:ddr3_0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:ddr3_0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1564668534542 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1564668534542 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1564668534542 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1564668534542 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1564668534542 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1564668534542 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: u0\|ddr3_0\|hps\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1564668534870 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Timing Analyzer" 0 0 1564668534870 ""}
{ "Info" "0" "" "Address Command (Fast 1100mV -40C Model)              \|  0.587  0.589" {  } {  } 0 0 "Address Command (Fast 1100mV -40C Model)              \|  0.587  0.589" 0 0 "Timing Analyzer" 0 0 1564668534870 ""}
{ "Info" "0" "" "Bus Turnaround Time (Fast 1100mV -40C Model)          \|  2.256     --" {  } {  } 0 0 "Bus Turnaround Time (Fast 1100mV -40C Model)          \|  2.256     --" 0 0 "Timing Analyzer" 0 0 1564668534870 ""}
{ "Info" "0" "" "Core (Fast 1100mV -40C Model)                         \|  2.113  0.076" {  } {  } 0 0 "Core (Fast 1100mV -40C Model)                         \|  2.113  0.076" 0 0 "Timing Analyzer" 0 0 1564668534870 ""}
{ "Info" "0" "" "Core Recovery/Removal (Fast 1100mV -40C Model)        \|  3.843  0.463" {  } {  } 0 0 "Core Recovery/Removal (Fast 1100mV -40C Model)        \|  3.843  0.463" 0 0 "Timing Analyzer" 0 0 1564668534870 ""}
{ "Info" "0" "" "DQS vs CK (Fast 1100mV -40C Model)                    \|   0.59  0.628" {  } {  } 0 0 "DQS vs CK (Fast 1100mV -40C Model)                    \|   0.59  0.628" 0 0 "Timing Analyzer" 0 0 1564668534870 ""}
{ "Info" "0" "" "Postamble (Fast 1100mV -40C Model)                    \|  0.527  0.527" {  } {  } 0 0 "Postamble (Fast 1100mV -40C Model)                    \|  0.527  0.527" 0 0 "Timing Analyzer" 0 0 1564668534870 ""}
{ "Info" "0" "" "Read Capture (Fast 1100mV -40C Model)                 \|   0.37  0.323" {  } {  } 0 0 "Read Capture (Fast 1100mV -40C Model)                 \|   0.37  0.323" 0 0 "Timing Analyzer" 0 0 1564668534870 ""}
{ "Info" "0" "" "Write (Fast 1100mV -40C Model)                        \|    0.3    0.3" {  } {  } 0 0 "Write (Fast 1100mV -40C Model)                        \|    0.3    0.3" 0 0 "Timing Analyzer" 0 0 1564668534870 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1564668542271 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1564668542273 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 288 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 288 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6032 " "Peak virtual memory: 6032 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1564668544386 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 01 16:09:04 2019 " "Processing ended: Thu Aug 01 16:09:04 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1564668544386 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:24 " "Elapsed time: 00:02:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1564668544386 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:38 " "Total CPU time (on all processors): 00:02:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1564668544386 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1564668544386 ""}
