
;; Function summaryStats_t::summaryStats_t() (_ZN14summaryStats_tC2Ev)


Basic block 0:
IN:
Stack adjustment: 8
Reg 5: this+0
Variables:
  name: this
    offset 0
      (reg:DI 5 di [ this ])

OUT:
Stack adjustment: 8
Reg 5: this+0
Variables:
  name: this
    offset 0
      (reg:DI 5 di [ this ])


1 basic blocks, 2 edges.

Basic block 0 prev -1, next -2, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
Successors:  EXIT [100.0%] 
Registers live at start: 5 [di] 7 [sp]
Registers live at end: 7 [sp]

(note:HI 1 0 50 ("./CppStatUtilities.cc") 32)

(note 50 1 9 0 ( this (expr_list:REG_DEP_TRUE (reg:DI 5 di [ this ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 0, registers live: 5 [di] 7 [sp]
(note:HI 9 50 45 0 [bb 0] NOTE_INSN_BASIC_BLOCK)

(note 45 9 7 0 NOTE_INSN_PROLOGUE_END)

(note:HI 7 45 11 0 NOTE_INSN_FUNCTION_BEG)

(note:HI 11 7 26 0 ("./CppStatUtilities.cc") 33)

(note:HI 26 11 49 0 NOTE_INSN_FUNCTION_END)

(insn:TI 49 26 38 0 ./CppStatUtilities.cc:33 (parallel [
            (set (reg:DI 0 ax [59])
                (const_int 0 [0x0]))
            (clobber (reg:CC 17 flags))
        ]) 78 {*movdi_xor_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 38 49 39 0 ./CppStatUtilities.cc:33 (set (mem/s:DI (reg/f:DI 5 di [orig:58 this ] [58]) [3 <variable>.min+0 S8 A64])
        (reg:DI 0 ax [59])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 49 (nil))
    (nil))

(insn 39 38 40 0 ./CppStatUtilities.cc:33 (set (mem/s:DI (plus:DI (reg/f:DI 5 di [orig:58 this ] [58])
                (const_int 8 [0x8])) [3 <variable>.max+0 S8 A64])
        (reg:DI 0 ax [59])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 49 (nil))
    (nil))

(insn:TI 40 39 41 0 ./CppStatUtilities.cc:33 (set (mem/s:DI (plus:DI (reg/f:DI 5 di [orig:58 this ] [58])
                (const_int 16 [0x10])) [3 <variable>.med+0 S8 A64])
        (reg:DI 0 ax [59])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 49 (nil))
    (nil))

(insn 41 40 42 0 ./CppStatUtilities.cc:33 (set (mem/s:DI (plus:DI (reg/f:DI 5 di [orig:58 this ] [58])
                (const_int 24 [0x18])) [3 <variable>.mean+0 S8 A64])
        (reg:DI 0 ax [59])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 49 (nil))
    (nil))

(insn:TI 42 41 43 0 ./CppStatUtilities.cc:33 (set (mem/s:DI (plus:DI (reg/f:DI 5 di [orig:58 this ] [58])
                (const_int 32 [0x20])) [3 <variable>.mad+0 S8 A64])
        (reg:DI 0 ax [59])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 49 (nil))
    (nil))

(insn 43 42 44 0 ./CppStatUtilities.cc:33 (set (mem/s:DI (plus:DI (reg/f:DI 5 di [orig:58 this ] [58])
                (const_int 40 [0x28])) [3 <variable>.q1+0 S8 A64])
        (reg:DI 0 ax [59])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 49 (nil))
    (nil))

(insn:TI 44 43 27 0 ./CppStatUtilities.cc:33 (set (mem/s:DI (plus:DI (reg/f:DI 5 di [orig:58 this ] [58])
                (const_int 48 [0x30])) [3 <variable>.q3+0 S8 A64])
        (reg:DI 0 ax [59])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 49 (nil))
    (expr_list:REG_DEAD (reg:DI 0 ax [59])
        (expr_list:REG_DEAD (reg/f:DI 5 di [orig:58 this ] [58])
            (nil))))

(note:HI 27 44 46 0 ("./CppStatUtilities.cc") 34)

(note 46 27 47 0 NOTE_INSN_EPILOGUE_BEG)

(jump_insn:TI 47 46 48 0 ./CppStatUtilities.cc:34 (return) 562 {return_internal} (insn_list:REG_DEP_TRUE 49 (insn_list:REG_DEP_ANTI 38 (insn_list:REG_DEP_ANTI 39 (insn_list:REG_DEP_ANTI 40 (insn_list:REG_DEP_ANTI 41 (insn_list:REG_DEP_ANTI 42 (insn_list:REG_DEP_ANTI 43 (insn_list:REG_DEP_ANTI 44 (nil)))))))))
    (nil))
;; End of basic block 0, registers live:
 7 [sp]

(barrier 48 47 36)

(note 36 48 0 NOTE_INSN_DELETED)


;; Function summaryStats_t::summaryStats_t() (_ZN14summaryStats_tC1Ev)


Basic block 0:
IN:
Stack adjustment: 8
Reg 5: this+0
Variables:
  name: this
    offset 0
      (reg:DI 5 di [ this ])

OUT:
Stack adjustment: 8
Reg 5: this+0
Variables:
  name: this
    offset 0
      (reg:DI 5 di [ this ])


1 basic blocks, 2 edges.

Basic block 0 prev -1, next -2, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
Successors:  EXIT [100.0%] 
Registers live at start: 5 [di] 7 [sp]
Registers live at end: 7 [sp]

(note:HI 1 0 47 ("./CppStatUtilities.cc") 32)

(note 47 1 6 0 ( this (expr_list:REG_DEP_TRUE (reg:DI 5 di [ this ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 0, registers live: 5 [di] 7 [sp]
(note:HI 6 47 42 0 [bb 0] NOTE_INSN_BASIC_BLOCK)

(note 42 6 4 0 NOTE_INSN_PROLOGUE_END)

(note:HI 4 42 8 0 NOTE_INSN_FUNCTION_BEG)

(note:HI 8 4 23 0 ("./CppStatUtilities.cc") 33)

(note:HI 23 8 46 0 NOTE_INSN_FUNCTION_END)

(insn:TI 46 23 35 0 ./CppStatUtilities.cc:33 (parallel [
            (set (reg:DI 0 ax [59])
                (const_int 0 [0x0]))
            (clobber (reg:CC 17 flags))
        ]) 78 {*movdi_xor_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 35 46 36 0 ./CppStatUtilities.cc:33 (set (mem/s:DI (reg/f:DI 5 di [orig:58 this ] [58]) [3 <variable>.min+0 S8 A64])
        (reg:DI 0 ax [59])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 46 (nil))
    (nil))

(insn 36 35 37 0 ./CppStatUtilities.cc:33 (set (mem/s:DI (plus:DI (reg/f:DI 5 di [orig:58 this ] [58])
                (const_int 8 [0x8])) [3 <variable>.max+0 S8 A64])
        (reg:DI 0 ax [59])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 46 (nil))
    (nil))

(insn:TI 37 36 38 0 ./CppStatUtilities.cc:33 (set (mem/s:DI (plus:DI (reg/f:DI 5 di [orig:58 this ] [58])
                (const_int 16 [0x10])) [3 <variable>.med+0 S8 A64])
        (reg:DI 0 ax [59])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 46 (nil))
    (nil))

(insn 38 37 39 0 ./CppStatUtilities.cc:33 (set (mem/s:DI (plus:DI (reg/f:DI 5 di [orig:58 this ] [58])
                (const_int 24 [0x18])) [3 <variable>.mean+0 S8 A64])
        (reg:DI 0 ax [59])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 46 (nil))
    (nil))

(insn:TI 39 38 40 0 ./CppStatUtilities.cc:33 (set (mem/s:DI (plus:DI (reg/f:DI 5 di [orig:58 this ] [58])
                (const_int 32 [0x20])) [3 <variable>.mad+0 S8 A64])
        (reg:DI 0 ax [59])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 46 (nil))
    (nil))

(insn 40 39 41 0 ./CppStatUtilities.cc:33 (set (mem/s:DI (plus:DI (reg/f:DI 5 di [orig:58 this ] [58])
                (const_int 40 [0x28])) [3 <variable>.q1+0 S8 A64])
        (reg:DI 0 ax [59])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 46 (nil))
    (nil))

(insn:TI 41 40 24 0 ./CppStatUtilities.cc:33 (set (mem/s:DI (plus:DI (reg/f:DI 5 di [orig:58 this ] [58])
                (const_int 48 [0x30])) [3 <variable>.q3+0 S8 A64])
        (reg:DI 0 ax [59])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 46 (nil))
    (expr_list:REG_DEAD (reg:DI 0 ax [59])
        (expr_list:REG_DEAD (reg/f:DI 5 di [orig:58 this ] [58])
            (nil))))

(note:HI 24 41 43 0 ("./CppStatUtilities.cc") 34)

(note 43 24 44 0 NOTE_INSN_EPILOGUE_BEG)

(jump_insn:TI 44 43 45 0 ./CppStatUtilities.cc:34 (return) 562 {return_internal} (insn_list:REG_DEP_TRUE 46 (insn_list:REG_DEP_ANTI 35 (insn_list:REG_DEP_ANTI 36 (insn_list:REG_DEP_ANTI 37 (insn_list:REG_DEP_ANTI 38 (insn_list:REG_DEP_ANTI 39 (insn_list:REG_DEP_ANTI 40 (insn_list:REG_DEP_ANTI 41 (nil)))))))))
    (nil))
;; End of basic block 0, registers live:
 7 [sp]

(barrier 45 44 33)

(note 33 45 0 NOTE_INSN_DELETED)


;; Function summaryStats_t& summaryStats_t::operator=(const summaryStats_t&) (_ZN14summaryStats_taSERKS_)


Basic block 0:
IN:
Stack adjustment: 8
Reg 4: other+0
Reg 5: this+0
Variables:
  name: other
    offset 0
      (reg:DI 4 si [ other ])
  name: this
    offset 0
      (reg:DI 5 di [ this ])

OUT:
Stack adjustment: 8
Reg 4: other+0
Reg 5: this+0
Variables:
  name: other
    offset 0
      (reg:DI 4 si [ other ])
  name: this
    offset 0
      (reg:DI 5 di [ this ])


Basic block 1:
IN:
Stack adjustment: 8
Reg 4: other+0
Reg 5: this+0
Variables:
  name: other
    offset 0
      (reg:DI 4 si [ other ])
  name: this
    offset 0
      (reg:DI 5 di [ this ])

OUT:
Stack adjustment: 8
Reg 4: other+0
Reg 5: this+0
Variables:
  name: other
    offset 0
      (reg:DI 4 si [ other ])
  name: this
    offset 0
      (reg:DI 5 di [ this ])


Basic block 2:
IN:
Stack adjustment: 8
Reg 4: other+0
Reg 5: this+0
Variables:
  name: other
    offset 0
      (reg:DI 4 si [ other ])
  name: this
    offset 0
      (reg:DI 5 di [ this ])

OUT:
Stack adjustment: 8
Reg 4: other+0
Reg 5: this+0
Variables:
  name: other
    offset 0
      (reg:DI 4 si [ other ])
  name: this
    offset 0
      (reg:DI 5 di [ this ])


3 basic blocks, 5 edges.

Basic block 0 prev -1, next 1, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
Successors:  2 [10.4%]  (can_fallthru) 1 [89.6%]  (fallthru,can_fallthru)
Registers live at start: 4 [si] 5 [di] 7 [sp]
Registers live at end: 4 [si] 5 [di] 7 [sp]

Basic block 1 prev 0, next 2, loop_depth 0, count 0, freq 8964, maybe hot.
Predecessors:  0 [89.6%]  (fallthru,can_fallthru)
Successors:  2 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 4 [si] 5 [di] 7 [sp]
Registers live at end: 5 [di] 7 [sp]

Basic block 2 prev 1, next -2, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  0 [10.4%]  (can_fallthru) 1 [100.0%]  (fallthru,can_fallthru)
Successors:  EXIT [100.0%] 
Registers live at start: 5 [di] 7 [sp]
Registers live at end: 0 [ax] 7 [sp]

(note:HI 1 0 82 ("./CppStatUtilities.cc") 37)

(note 82 1 83 0 ( other (expr_list:REG_DEP_TRUE (reg:DI 4 si [ other ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 83 82 7 0 ( this (expr_list:REG_DEP_TRUE (reg:DI 5 di [ this ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 0, registers live: 4 [si] 5 [di] 7 [sp]
(note:HI 7 83 69 0 [bb 0] NOTE_INSN_BASIC_BLOCK)

(note 69 7 5 0 NOTE_INSN_PROLOGUE_END)

(note:HI 5 69 9 0 NOTE_INSN_FUNCTION_BEG)

(note:HI 9 5 10 0 ("./CppStatUtilities.cc") 39)

(insn:TI 10 9 11 0 ./CppStatUtilities.cc:39 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 5 di [orig:59 this ] [59])
            (reg/v/f:DI 4 si [orig:60 other ] [60]))) 2 {cmpdi_1_insn_rex64} (nil)
    (nil))

(jump_insn:TI 11 10 14 0 ./CppStatUtilities.cc:39 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref 35)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 10 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1036 [0x40c])
            (nil))))
;; End of basic block 0, registers live:
 4 [si] 5 [di] 7 [sp]

(note:HI 14 11 13 ("./CppStatUtilities.cc") 41)

;; Start of basic block 1, registers live: 4 [si] 5 [di] 7 [sp]
(note:HI 13 14 55 1 [bb 1] NOTE_INSN_BASIC_BLOCK)

(insn:TI 55 13 17 1 ./CppStatUtilities.cc:41 (set (reg:DI 40 r11 [orig:61 <variable>.min ] [61])
        (mem/s:DI (reg/v/f:DI 4 si [orig:60 other ] [60]) [3 <variable>.min+0 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (nil))

(note:HI 17 55 57 1 ("./CppStatUtilities.cc") 42)

(insn 57 17 20 1 ./CppStatUtilities.cc:42 (set (reg:DI 39 r10 [orig:62 <variable>.max ] [62])
        (mem/s:DI (plus:DI (reg/v/f:DI 4 si [orig:60 other ] [60])
                (const_int 8 [0x8])) [3 <variable>.max+0 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (nil))

(note:HI 20 57 59 1 ("./CppStatUtilities.cc") 43)

(insn:TI 59 20 23 1 ./CppStatUtilities.cc:43 (set (reg:DI 38 r9 [orig:63 <variable>.med ] [63])
        (mem/s:DI (plus:DI (reg/v/f:DI 4 si [orig:60 other ] [60])
                (const_int 16 [0x10])) [3 <variable>.med+0 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (nil))

(note:HI 23 59 61 1 ("./CppStatUtilities.cc") 44)

(insn 61 23 26 1 ./CppStatUtilities.cc:44 (set (reg:DI 37 r8 [orig:64 <variable>.mean ] [64])
        (mem/s:DI (plus:DI (reg/v/f:DI 4 si [orig:60 other ] [60])
                (const_int 24 [0x18])) [3 <variable>.mean+0 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (nil))

(note:HI 26 61 63 1 ("./CppStatUtilities.cc") 45)

(insn:TI 63 26 29 1 ./CppStatUtilities.cc:45 (set (reg:DI 2 cx [orig:65 <variable>.mad ] [65])
        (mem/s:DI (plus:DI (reg/v/f:DI 4 si [orig:60 other ] [60])
                (const_int 32 [0x20])) [3 <variable>.mad+0 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (nil))

(note:HI 29 63 65 1 ("./CppStatUtilities.cc") 46)

(insn 65 29 32 1 ./CppStatUtilities.cc:46 (set (reg:DI 1 dx [orig:66 <variable>.q1 ] [66])
        (mem/s:DI (plus:DI (reg/v/f:DI 4 si [orig:60 other ] [60])
                (const_int 40 [0x28])) [3 <variable>.q1+0 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (nil))

(note:HI 32 65 67 1 ("./CppStatUtilities.cc") 47)

(insn:TI 67 32 75 1 ./CppStatUtilities.cc:47 (set (reg:DI 0 ax [orig:67 <variable>.q3 ] [67])
        (mem/s:DI (plus:DI (reg/v/f:DI 4 si [orig:60 other ] [60])
                (const_int 48 [0x30])) [3 <variable>.q3+0 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg/v/f:DI 4 si [orig:60 other ] [60])
        (nil)))

(note 75 67 56 1 ("./CppStatUtilities.cc") 41)

(insn 56 75 76 1 ./CppStatUtilities.cc:41 (set (mem/s:DI (reg/f:DI 5 di [orig:59 this ] [59]) [3 <variable>.min+0 S8 A64])
        (reg:DI 40 r11 [orig:61 <variable>.min ] [61])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 55 (nil))
    (expr_list:REG_DEAD (reg:DI 40 r11 [orig:61 <variable>.min ] [61])
        (nil)))

(note 76 56 58 1 ("./CppStatUtilities.cc") 42)

(insn:TI 58 76 77 1 ./CppStatUtilities.cc:42 (set (mem/s:DI (plus:DI (reg/f:DI 5 di [orig:59 this ] [59])
                (const_int 8 [0x8])) [3 <variable>.max+0 S8 A64])
        (reg:DI 39 r10 [orig:62 <variable>.max ] [62])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 57 (nil))
    (expr_list:REG_DEAD (reg:DI 39 r10 [orig:62 <variable>.max ] [62])
        (nil)))

(note 77 58 60 1 ("./CppStatUtilities.cc") 43)

(insn 60 77 78 1 ./CppStatUtilities.cc:43 (set (mem/s:DI (plus:DI (reg/f:DI 5 di [orig:59 this ] [59])
                (const_int 16 [0x10])) [3 <variable>.med+0 S8 A64])
        (reg:DI 38 r9 [orig:63 <variable>.med ] [63])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 59 (nil))
    (expr_list:REG_DEAD (reg:DI 38 r9 [orig:63 <variable>.med ] [63])
        (nil)))

(note 78 60 62 1 ("./CppStatUtilities.cc") 44)

(insn:TI 62 78 79 1 ./CppStatUtilities.cc:44 (set (mem/s:DI (plus:DI (reg/f:DI 5 di [orig:59 this ] [59])
                (const_int 24 [0x18])) [3 <variable>.mean+0 S8 A64])
        (reg:DI 37 r8 [orig:64 <variable>.mean ] [64])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 61 (nil))
    (expr_list:REG_DEAD (reg:DI 37 r8 [orig:64 <variable>.mean ] [64])
        (nil)))

(note 79 62 64 1 ("./CppStatUtilities.cc") 45)

(insn 64 79 80 1 ./CppStatUtilities.cc:45 (set (mem/s:DI (plus:DI (reg/f:DI 5 di [orig:59 this ] [59])
                (const_int 32 [0x20])) [3 <variable>.mad+0 S8 A64])
        (reg:DI 2 cx [orig:65 <variable>.mad ] [65])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 63 (nil))
    (expr_list:REG_DEAD (reg:DI 2 cx [orig:65 <variable>.mad ] [65])
        (nil)))

(note 80 64 66 1 ("./CppStatUtilities.cc") 46)

(insn:TI 66 80 81 1 ./CppStatUtilities.cc:46 (set (mem/s:DI (plus:DI (reg/f:DI 5 di [orig:59 this ] [59])
                (const_int 40 [0x28])) [3 <variable>.q1+0 S8 A64])
        (reg:DI 1 dx [orig:66 <variable>.q1 ] [66])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 65 (nil))
    (expr_list:REG_DEAD (reg:DI 1 dx [orig:66 <variable>.q1 ] [66])
        (nil)))

(note 81 66 68 1 ("./CppStatUtilities.cc") 47)

(insn 68 81 35 1 ./CppStatUtilities.cc:47 (set (mem/s:DI (plus:DI (reg/f:DI 5 di [orig:59 this ] [59])
                (const_int 48 [0x30])) [3 <variable>.q3+0 S8 A64])
        (reg:DI 0 ax [orig:67 <variable>.q3 ] [67])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 67 (nil))
    (expr_list:REG_DEAD (reg:DI 0 ax [orig:67 <variable>.q3 ] [67])
        (nil)))
;; End of basic block 1, registers live:
 5 [di] 7 [sp]

;; Start of basic block 2, registers live: 5 [di] 7 [sp]
(code_label:HI 35 68 36 2 6 "" [1 uses])

(note:HI 36 35 40 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note:HI 40 36 41 2 NOTE_INSN_FUNCTION_END)

(note:HI 41 40 43 2 ("./CppStatUtilities.cc") 51)

(insn:TI 43 41 49 2 ./CppStatUtilities.cc:51 (set (reg/i:DI 0 ax [ <result> ])
        (reg/f:DI 5 di [orig:59 this ] [59])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg/f:DI 5 di [orig:59 this ] [59])
        (nil)))

(insn 49 43 70 2 ./CppStatUtilities.cc:51 (use (reg/i:DI 0 ax [ <result> ])) -1 (insn_list:REG_DEP_TRUE 43 (nil))
    (nil))

(note 70 49 71 2 NOTE_INSN_EPILOGUE_BEG)

(jump_insn:TI 71 70 72 2 ./CppStatUtilities.cc:51 (return) 562 {return_internal} (insn_list:REG_DEP_TRUE 43 (insn_list:REG_DEP_ANTI 49 (nil)))
    (nil))
;; End of basic block 2, registers live:
 0 [ax] 7 [sp]

(barrier 72 71 54)

(note 54 72 0 NOTE_INSN_DELETED)


;; Function void whichMax(double*, int, double&, int&) (_Z8whichMaxPdiRdRi)


Basic block 0:
IN:
Stack adjustment: 8
Reg 1: maxVal+0
Reg 2: maxInd+0
Reg 4: dataLen+0
Reg 5: data+0
Variables:
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: maxVal
    offset 0
      (reg:DI 1 dx [ maxVal ])
  name: maxInd
    offset 0
      (reg:DI 2 cx [ maxInd ])

OUT:
Stack adjustment: 8
Reg 1: maxVal+0
Reg 2: maxInd+0
Reg 4: dataLen+0
Reg 5: data+0
Variables:
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: maxVal
    offset 0
      (reg:DI 1 dx [ maxVal ])
  name: maxInd
    offset 0
      (reg:DI 2 cx [ maxInd ])


Basic block 1:
IN:
Stack adjustment: 8
Reg 1: maxVal+0
Reg 2: maxInd+0
Reg 4: dataLen+0
Reg 5: data+0
Variables:
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: maxVal
    offset 0
      (reg:DI 1 dx [ maxVal ])
  name: maxInd
    offset 0
      (reg:DI 2 cx [ maxInd ])

OUT:
Stack adjustment: 8
Reg 1: maxVal+0
Reg 2: maxInd+0
Reg 4: dataLen+0
Reg 5: data+0
Variables:
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: maxVal
    offset 0
      (reg:DI 1 dx [ maxVal ])
  name: maxInd
    offset 0
      (reg:DI 2 cx [ maxInd ])


Basic block 2:
IN:
Stack adjustment: 8
Reg 1: maxVal+0
Reg 2: maxInd+0
Reg 4: dataLen+0
Reg 5: data+0
Variables:
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: maxVal
    offset 0
      (reg:DI 1 dx [ maxVal ])
  name: maxInd
    offset 0
      (reg:DI 2 cx [ maxInd ])

OUT:
Stack adjustment: 8
Reg 1: maxVal+0
Reg 2: maxInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: maxVal
    offset 0
      (reg:DI 1 dx [ maxVal ])
  name: maxInd
    offset 0
      (reg:DI 2 cx [ maxInd ])
  name: i
    offset 0
      (reg/v:SI 38 r9 [orig:77 i ] [77])


Basic block 3:
IN:
Stack adjustment: 8
Reg 1: maxVal+0
Reg 2: maxInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: maxVal
    offset 0
      (reg:DI 1 dx [ maxVal ])
  name: maxInd
    offset 0
      (reg:DI 2 cx [ maxInd ])
  name: i
    offset 0
      (reg/v:SI 38 r9 [orig:77 i ] [77])

OUT:
Stack adjustment: 8
Reg 1: maxVal+0
Reg 2: maxInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: maxVal
    offset 0
      (reg:DI 1 dx [ maxVal ])
  name: maxInd
    offset 0
      (reg:DI 2 cx [ maxInd ])
  name: i
    offset 0
      (reg/v:SI 38 r9 [orig:77 i ] [77])


Basic block 4:
IN:
Stack adjustment: 8
Reg 1: maxVal+0
Reg 2: maxInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: maxVal
    offset 0
      (reg:DI 1 dx [ maxVal ])
  name: maxInd
    offset 0
      (reg:DI 2 cx [ maxInd ])
  name: i
    offset 0
      (reg/v:SI 38 r9 [orig:77 i ] [77])

OUT:
Stack adjustment: 8
Reg 1: maxVal+0
Reg 2: maxInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: maxVal
    offset 0
      (reg:DI 1 dx [ maxVal ])
  name: maxInd
    offset 0
      (reg:DI 2 cx [ maxInd ])
  name: i
    offset 0
      (reg/v:SI 38 r9 [orig:77 i ] [77])


Basic block 5:
IN:
Stack adjustment: 8
Reg 1: maxVal+0
Reg 2: maxInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: maxVal
    offset 0
      (reg:DI 1 dx [ maxVal ])
  name: maxInd
    offset 0
      (reg:DI 2 cx [ maxInd ])
  name: i
    offset 0
      (reg/v:SI 38 r9 [orig:77 i ] [77])

OUT:
Stack adjustment: 8
Reg 1: maxVal+0
Reg 2: maxInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: maxVal
    offset 0
      (reg:DI 1 dx [ maxVal ])
  name: maxInd
    offset 0
      (reg:DI 2 cx [ maxInd ])
  name: i
    offset 0
      (reg/v:SI 38 r9 [orig:77 i ] [77])


Basic block 6:
IN:
Stack adjustment: 8
Reg 1: maxVal+0
Reg 2: maxInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: maxVal
    offset 0
      (reg:DI 1 dx [ maxVal ])
  name: maxInd
    offset 0
      (reg:DI 2 cx [ maxInd ])
  name: i
    offset 0
      (reg/v:SI 38 r9 [orig:77 i ] [77])

OUT:
Stack adjustment: 8
Reg 1: maxVal+0
Reg 2: maxInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: maxVal
    offset 0
      (reg:DI 1 dx [ maxVal ])
  name: maxInd
    offset 0
      (reg:DI 2 cx [ maxInd ])
  name: i
    offset 0
      (reg/v:SI 38 r9 [orig:77 i ] [77])


Basic block 7:
IN:
Stack adjustment: 8
Reg 1: maxVal+0
Reg 2: maxInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: maxVal
    offset 0
      (reg:DI 1 dx [ maxVal ])
  name: maxInd
    offset 0
      (reg:DI 2 cx [ maxInd ])
  name: i
    offset 0
      (reg/v:SI 38 r9 [orig:77 i ] [77])

OUT:
Stack adjustment: 8
Reg 1: maxVal+0
Reg 2: maxInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: maxVal
    offset 0
      (reg:DI 1 dx [ maxVal ])
  name: maxInd
    offset 0
      (reg:DI 2 cx [ maxInd ])
  name: i
    offset 0
      (reg/v:SI 38 r9 [orig:77 i ] [77])


Basic block 8:
IN:
Stack adjustment: 8
Reg 1: maxVal+0
Reg 2: maxInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: maxVal
    offset 0
      (reg:DI 1 dx [ maxVal ])
  name: maxInd
    offset 0
      (reg:DI 2 cx [ maxInd ])
  name: i
    offset 0
      (reg/v:SI 38 r9 [orig:77 i ] [77])

OUT:
Stack adjustment: 8
Reg 1: maxVal+0
Reg 2: maxInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: maxVal
    offset 0
      (reg:DI 1 dx [ maxVal ])
  name: maxInd
    offset 0
      (reg:DI 2 cx [ maxInd ])
  name: i
    offset 0
      (reg/v:SI 38 r9 [orig:77 i ] [77])


Basic block 9:
IN:
Stack adjustment: 8
Reg 1: maxVal+0
Reg 2: maxInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: maxVal
    offset 0
      (reg:DI 1 dx [ maxVal ])
  name: maxInd
    offset 0
      (reg:DI 2 cx [ maxInd ])
  name: i
    offset 0
      (reg/v:SI 38 r9 [orig:77 i ] [77])

OUT:
Stack adjustment: 8
Reg 1: maxVal+0
Reg 2: maxInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: maxVal
    offset 0
      (reg:DI 1 dx [ maxVal ])
  name: maxInd
    offset 0
      (reg:DI 2 cx [ maxInd ])
  name: i
    offset 0
      (reg/v:SI 38 r9 [orig:77 i ] [77])


Basic block 10:
IN:
Stack adjustment: 8
Reg 1: maxVal+0
Reg 2: maxInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: maxVal
    offset 0
      (reg:DI 1 dx [ maxVal ])
  name: maxInd
    offset 0
      (reg:DI 2 cx [ maxInd ])
  name: i
    offset 0
      (reg/v:SI 38 r9 [orig:77 i ] [77])

OUT:
Stack adjustment: 8
Reg 1: maxVal+0
Reg 2: maxInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: maxVal
    offset 0
      (reg:DI 1 dx [ maxVal ])
  name: maxInd
    offset 0
      (reg:DI 2 cx [ maxInd ])
  name: i
    offset 0
      (reg/v:SI 38 r9 [orig:77 i ] [77])


Basic block 11:
IN:
Stack adjustment: 8
Reg 1: maxVal+0
Reg 2: maxInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: maxVal
    offset 0
      (reg:DI 1 dx [ maxVal ])
  name: maxInd
    offset 0
      (reg:DI 2 cx [ maxInd ])
  name: i
    offset 0
      (reg/v:SI 38 r9 [orig:77 i ] [77])

OUT:
Stack adjustment: 8
Reg 1: maxVal+0
Reg 2: maxInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: maxVal
    offset 0
      (reg:DI 1 dx [ maxVal ])
  name: maxInd
    offset 0
      (reg:DI 2 cx [ maxInd ])
  name: i
    offset 0
      (reg/v:SI 38 r9 [orig:77 i ] [77])


Basic block 12:
IN:
Stack adjustment: 8
Reg 1: maxVal+0
Reg 2: maxInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: maxVal
    offset 0
      (reg:DI 1 dx [ maxVal ])
  name: maxInd
    offset 0
      (reg:DI 2 cx [ maxInd ])
  name: i
    offset 0
      (reg/v:SI 38 r9 [orig:77 i ] [77])

OUT:
Stack adjustment: 8
Reg 1: maxVal+0
Reg 2: maxInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: maxVal
    offset 0
      (reg:DI 1 dx [ maxVal ])
  name: maxInd
    offset 0
      (reg:DI 2 cx [ maxInd ])
  name: i
    offset 0
      (reg/v:SI 38 r9 [orig:77 i ] [77])


Basic block 13:
IN:
Stack adjustment: 8
Reg 1: maxVal+0
Reg 2: maxInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: maxVal
    offset 0
      (reg:DI 1 dx [ maxVal ])
  name: maxInd
    offset 0
      (reg:DI 2 cx [ maxInd ])
  name: i
    offset 0
      (reg/v:SI 38 r9 [orig:77 i ] [77])

OUT:
Stack adjustment: 8
Reg 1: maxVal+0
Reg 2: maxInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: maxVal
    offset 0
      (reg:DI 1 dx [ maxVal ])
  name: maxInd
    offset 0
      (reg:DI 2 cx [ maxInd ])
  name: i
    offset 0
      (reg/v:SI 38 r9 [orig:77 i ] [77])


Basic block 14:
IN:
Stack adjustment: 8
Reg 1: maxVal+0
Reg 2: maxInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: maxVal
    offset 0
      (reg:DI 1 dx [ maxVal ])
  name: maxInd
    offset 0
      (reg:DI 2 cx [ maxInd ])
  name: i
    offset 0
      (reg/v:SI 38 r9 [orig:77 i ] [77])

OUT:
Stack adjustment: 8
Reg 1: maxVal+0
Reg 2: maxInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: maxVal
    offset 0
      (reg:DI 1 dx [ maxVal ])
  name: maxInd
    offset 0
      (reg:DI 2 cx [ maxInd ])
  name: i
    offset 0
      (reg/v:SI 38 r9 [orig:77 i ] [77])


Basic block 15:
IN:
Stack adjustment: 8
Reg 1: maxVal+0
Reg 2: maxInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: maxVal
    offset 0
      (reg:DI 1 dx [ maxVal ])
  name: maxInd
    offset 0
      (reg:DI 2 cx [ maxInd ])
  name: i
    offset 0
      (reg/v:SI 38 r9 [orig:77 i ] [77])

OUT:
Stack adjustment: 8
Reg 1: maxVal+0
Reg 2: maxInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: maxVal
    offset 0
      (reg:DI 1 dx [ maxVal ])
  name: maxInd
    offset 0
      (reg:DI 2 cx [ maxInd ])
  name: i
    offset 0
      (reg/v:SI 38 r9 [orig:77 i ] [77])


Basic block 16:
IN:
Stack adjustment: 8
Reg 1: maxVal+0
Reg 2: maxInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: maxVal
    offset 0
      (reg:DI 1 dx [ maxVal ])
  name: maxInd
    offset 0
      (reg:DI 2 cx [ maxInd ])
  name: i
    offset 0
      (reg/v:SI 38 r9 [orig:77 i ] [77])

OUT:
Stack adjustment: 8
Reg 1: maxVal+0
Reg 2: maxInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: maxVal
    offset 0
      (reg:DI 1 dx [ maxVal ])
  name: maxInd
    offset 0
      (reg:DI 2 cx [ maxInd ])
  name: i
    offset 0
      (reg/v:SI 38 r9 [orig:77 i ] [77])


Basic block 17:
IN:
Stack adjustment: 8
Reg 1: maxVal+0
Reg 2: maxInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: maxVal
    offset 0
      (reg:DI 1 dx [ maxVal ])
  name: maxInd
    offset 0
      (reg:DI 2 cx [ maxInd ])
  name: i
    offset 0
      (reg/v:SI 38 r9 [orig:77 i ] [77])

OUT:
Stack adjustment: 8
Reg 1: maxVal+0
Reg 2: maxInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: maxVal
    offset 0
      (reg:DI 1 dx [ maxVal ])
  name: maxInd
    offset 0
      (reg:DI 2 cx [ maxInd ])
  name: i
    offset 0
      (reg/v:SI 38 r9 [orig:77 i ] [77])


Basic block 18:
IN:
Stack adjustment: 8
Reg 1: maxVal+0
Reg 2: maxInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: maxVal
    offset 0
      (reg:DI 1 dx [ maxVal ])
  name: maxInd
    offset 0
      (reg:DI 2 cx [ maxInd ])
  name: i
    offset 0
      (reg/v:SI 38 r9 [orig:77 i ] [77])

OUT:
Stack adjustment: 8
Reg 1: maxVal+0
Reg 2: maxInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: maxVal
    offset 0
      (reg:DI 1 dx [ maxVal ])
  name: maxInd
    offset 0
      (reg:DI 2 cx [ maxInd ])
  name: i
    offset 0
      (reg/v:SI 38 r9 [orig:77 i ] [77])


Basic block 19:
IN:
Stack adjustment: 8
Reg 1: maxVal+0
Reg 2: maxInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: maxVal
    offset 0
      (reg:DI 1 dx [ maxVal ])
  name: maxInd
    offset 0
      (reg:DI 2 cx [ maxInd ])
  name: i
    offset 0
      (reg/v:SI 38 r9 [orig:77 i ] [77])

OUT:
Stack adjustment: 8
Reg 1: maxVal+0
Reg 2: maxInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: maxVal
    offset 0
      (reg:DI 1 dx [ maxVal ])
  name: maxInd
    offset 0
      (reg:DI 2 cx [ maxInd ])
  name: i
    offset 0
      (reg/v:SI 38 r9 [orig:77 i ] [77])


Basic block 20:
IN:
Stack adjustment: 8
Reg 1: maxVal+0
Reg 2: maxInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: maxVal
    offset 0
      (reg:DI 1 dx [ maxVal ])
  name: maxInd
    offset 0
      (reg:DI 2 cx [ maxInd ])
  name: i
    offset 0
      (reg/v:SI 38 r9 [orig:77 i ] [77])

OUT:
Stack adjustment: 8
Reg 1: maxVal+0
Reg 2: maxInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: maxVal
    offset 0
      (reg:DI 1 dx [ maxVal ])
  name: maxInd
    offset 0
      (reg:DI 2 cx [ maxInd ])
  name: i
    offset 0
      (reg/v:SI 38 r9 [orig:77 i ] [77])


Basic block 21:
IN:
Stack adjustment: 8
Reg 1: maxVal+0
Reg 2: maxInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: maxVal
    offset 0
      (reg:DI 1 dx [ maxVal ])
  name: maxInd
    offset 0
      (reg:DI 2 cx [ maxInd ])
  name: i
    offset 0
      (reg/v:SI 38 r9 [orig:77 i ] [77])

OUT:
Stack adjustment: 8
Reg 1: maxVal+0
Reg 2: maxInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: maxVal
    offset 0
      (reg:DI 1 dx [ maxVal ])
  name: maxInd
    offset 0
      (reg:DI 2 cx [ maxInd ])
  name: i
    offset 0
      (reg/v:SI 38 r9 [orig:77 i ] [77])


Basic block 22:
IN:
Stack adjustment: 8
Reg 1: maxVal+0
Reg 2: maxInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: maxVal
    offset 0
      (reg:DI 1 dx [ maxVal ])
  name: maxInd
    offset 0
      (reg:DI 2 cx [ maxInd ])
  name: i
    offset 0
      (reg/v:SI 38 r9 [orig:77 i ] [77])

OUT:
Stack adjustment: 8
Reg 1: maxVal+0
Reg 2: maxInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: maxVal
    offset 0
      (reg:DI 1 dx [ maxVal ])
  name: maxInd
    offset 0
      (reg:DI 2 cx [ maxInd ])
  name: i
    offset 0
      (reg/v:SI 38 r9 [orig:77 i ] [77])


Basic block 23:
IN:
Stack adjustment: 8
Reg 1: maxVal+0
Reg 2: maxInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: maxVal
    offset 0
      (reg:DI 1 dx [ maxVal ])
  name: maxInd
    offset 0
      (reg:DI 2 cx [ maxInd ])
  name: i
    offset 0
      (reg/v:SI 38 r9 [orig:77 i ] [77])

OUT:
Stack adjustment: 8
Reg 1: maxVal+0
Reg 2: maxInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: maxVal
    offset 0
      (reg:DI 1 dx [ maxVal ])
  name: maxInd
    offset 0
      (reg:DI 2 cx [ maxInd ])
  name: i
    offset 0
      (reg/v:SI 38 r9 [orig:77 i ] [77])


Basic block 24:
IN:
Stack adjustment: 8
Reg 1: maxVal+0
Reg 2: maxInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: maxVal
    offset 0
      (reg:DI 1 dx [ maxVal ])
  name: maxInd
    offset 0
      (reg:DI 2 cx [ maxInd ])
  name: i
    offset 0
      (reg/v:SI 38 r9 [orig:77 i ] [77])

OUT:
Stack adjustment: 8
Reg 1: maxVal+0
Reg 2: maxInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: maxVal
    offset 0
      (reg:DI 1 dx [ maxVal ])
  name: maxInd
    offset 0
      (reg:DI 2 cx [ maxInd ])
  name: i
    offset 0
      (reg/v:SI 38 r9 [orig:77 i ] [77])


Basic block 25:
IN:
Stack adjustment: 8
Reg 1: maxVal+0
Reg 2: maxInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: maxVal
    offset 0
      (reg:DI 1 dx [ maxVal ])
  name: maxInd
    offset 0
      (reg:DI 2 cx [ maxInd ])
  name: i
    offset 0
      (reg/v:SI 38 r9 [orig:77 i ] [77])

OUT:
Stack adjustment: 8
Reg 1: maxVal+0
Reg 2: maxInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: maxVal
    offset 0
      (reg:DI 1 dx [ maxVal ])
  name: maxInd
    offset 0
      (reg:DI 2 cx [ maxInd ])
  name: i
    offset 0
      (reg/v:SI 38 r9 [orig:77 i ] [77])


Basic block 26:
IN:
Stack adjustment: 8
Reg 1: maxVal+0
Reg 2: maxInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: maxVal
    offset 0
      (reg:DI 1 dx [ maxVal ])
  name: maxInd
    offset 0
      (reg:DI 2 cx [ maxInd ])
  name: i
    offset 0
      (reg/v:SI 38 r9 [orig:77 i ] [77])

OUT:
Stack adjustment: 8
Reg 1: maxVal+0
Reg 2: maxInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: maxVal
    offset 0
      (reg:DI 1 dx [ maxVal ])
  name: maxInd
    offset 0
      (reg:DI 2 cx [ maxInd ])
  name: i
    offset 0
      (reg/v:SI 38 r9 [orig:77 i ] [77])


Basic block 27:
IN:
Stack adjustment: 8
Reg 1: maxVal+0
Reg 2: maxInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: maxVal
    offset 0
      (reg:DI 1 dx [ maxVal ])
  name: maxInd
    offset 0
      (reg:DI 2 cx [ maxInd ])
  name: i
    offset 0
      (reg/v:SI 38 r9 [orig:77 i ] [77])
      (reg/v:SI 0 ax [orig:103 i ] [103])

OUT:
Stack adjustment: 8
Reg 1: maxVal+0
Reg 2: maxInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: maxVal
    offset 0
      (reg:DI 1 dx [ maxVal ])
  name: maxInd
    offset 0
      (reg:DI 2 cx [ maxInd ])
  name: i
    offset 0
      (reg/v:SI 38 r9 [orig:77 i ] [77])
      (reg/v:SI 0 ax [orig:103 i ] [103])


Basic block 28:
IN:
Stack adjustment: 8
Reg 1: maxVal+0
Reg 2: maxInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: maxVal
    offset 0
      (reg:DI 1 dx [ maxVal ])
  name: maxInd
    offset 0
      (reg:DI 2 cx [ maxInd ])
  name: i
    offset 0
      (reg/v:SI 38 r9 [orig:77 i ] [77])
      (reg/v:SI 0 ax [orig:103 i ] [103])

OUT:
Stack adjustment: 8
Reg 1: maxVal+0
Reg 2: maxInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: maxVal
    offset 0
      (reg:DI 1 dx [ maxVal ])
  name: maxInd
    offset 0
      (reg:DI 2 cx [ maxInd ])
  name: i
    offset 0
      (reg/v:SI 38 r9 [orig:77 i ] [77])


Basic block 29:
IN:
Stack adjustment: 8
Reg 1: maxVal+0
Reg 2: maxInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: maxVal
    offset 0
      (reg:DI 1 dx [ maxVal ])
  name: maxInd
    offset 0
      (reg:DI 2 cx [ maxInd ])
  name: i
    offset 0
      (reg/v:SI 38 r9 [orig:77 i ] [77])

OUT:
Stack adjustment: 8
Reg 1: maxVal+0
Reg 2: maxInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: maxVal
    offset 0
      (reg:DI 1 dx [ maxVal ])
  name: maxInd
    offset 0
      (reg:DI 2 cx [ maxInd ])
  name: i
    offset 0
      (reg/v:SI 0 ax [orig:88 i ] [88])
      (reg/v:SI 38 r9 [orig:77 i ] [77])


Basic block 30:
IN:
Stack adjustment: 8
Reg 1: maxVal+0
Reg 2: maxInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: maxVal
    offset 0
      (reg:DI 1 dx [ maxVal ])
  name: maxInd
    offset 0
      (reg:DI 2 cx [ maxInd ])
  name: i
    offset 0
      (reg/v:SI 0 ax [orig:88 i ] [88])
      (reg/v:SI 38 r9 [orig:77 i ] [77])

OUT:
Stack adjustment: 8
Reg 1: maxVal+0
Reg 2: maxInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: maxVal
    offset 0
      (reg:DI 1 dx [ maxVal ])
  name: maxInd
    offset 0
      (reg:DI 2 cx [ maxInd ])
  name: i
    offset 0
      (reg/v:SI 0 ax [orig:91 i ] [91])
      (reg:DI 38 r9 [orig:77 i ] [77])


Basic block 31:
IN:
Stack adjustment: 8
Reg 1: maxVal+0
Reg 2: maxInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: maxVal
    offset 0
      (reg:DI 1 dx [ maxVal ])
  name: maxInd
    offset 0
      (reg:DI 2 cx [ maxInd ])
  name: i
    offset 0
      (reg/v:SI 0 ax [orig:91 i ] [91])
      (reg:DI 38 r9 [orig:77 i ] [77])

OUT:
Stack adjustment: 8
Reg 1: maxVal+0
Reg 2: maxInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: maxVal
    offset 0
      (reg:DI 1 dx [ maxVal ])
  name: maxInd
    offset 0
      (reg:DI 2 cx [ maxInd ])
  name: i
    offset 0
      (reg/v:SI 0 ax [orig:94 i ] [94])
      (reg:DI 38 r9 [orig:77 i ] [77])


Basic block 32:
IN:
Stack adjustment: 8
Reg 1: maxVal+0
Reg 2: maxInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: maxVal
    offset 0
      (reg:DI 1 dx [ maxVal ])
  name: maxInd
    offset 0
      (reg:DI 2 cx [ maxInd ])
  name: i
    offset 0
      (reg/v:SI 0 ax [orig:94 i ] [94])
      (reg:DI 38 r9 [orig:77 i ] [77])

OUT:
Stack adjustment: 8
Reg 1: maxVal+0
Reg 2: maxInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: maxVal
    offset 0
      (reg:DI 1 dx [ maxVal ])
  name: maxInd
    offset 0
      (reg:DI 2 cx [ maxInd ])
  name: i
    offset 0
      (reg/v:SI 0 ax [orig:97 i ] [97])
      (reg:DI 38 r9 [orig:77 i ] [77])


Basic block 33:
IN:
Stack adjustment: 8
Reg 1: maxVal+0
Reg 2: maxInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: maxVal
    offset 0
      (reg:DI 1 dx [ maxVal ])
  name: maxInd
    offset 0
      (reg:DI 2 cx [ maxInd ])
  name: i
    offset 0
      (reg/v:SI 0 ax [orig:97 i ] [97])
      (reg:DI 38 r9 [orig:77 i ] [77])

OUT:
Stack adjustment: 8
Reg 1: maxVal+0
Reg 2: maxInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: maxVal
    offset 0
      (reg:DI 1 dx [ maxVal ])
  name: maxInd
    offset 0
      (reg:DI 2 cx [ maxInd ])
  name: i
    offset 0
      (reg/v:SI 0 ax [orig:100 i ] [100])
      (reg:DI 38 r9 [orig:77 i ] [77])


Basic block 34:
IN:
Stack adjustment: 8
Reg 1: maxVal+0
Reg 2: maxInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: maxVal
    offset 0
      (reg:DI 1 dx [ maxVal ])
  name: maxInd
    offset 0
      (reg:DI 2 cx [ maxInd ])
  name: i
    offset 0
      (reg/v:SI 0 ax [orig:100 i ] [100])
      (reg:DI 38 r9 [orig:77 i ] [77])

OUT:
Stack adjustment: 8
Reg 1: maxVal+0
Reg 2: maxInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: maxVal
    offset 0
      (reg:DI 1 dx [ maxVal ])
  name: maxInd
    offset 0
      (reg:DI 2 cx [ maxInd ])
  name: i
    offset 0
      (reg/v:SI 0 ax [orig:103 i ] [103])
      (reg:DI 38 r9 [orig:77 i ] [77])


Basic block 35:
IN:
Stack adjustment: 8
Reg 1: maxVal+0
Reg 2: maxInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: maxVal
    offset 0
      (reg:DI 1 dx [ maxVal ])
  name: maxInd
    offset 0
      (reg:DI 2 cx [ maxInd ])
  name: i
    offset 0
      (reg/v:SI 0 ax [orig:103 i ] [103])
      (reg:DI 38 r9 [orig:77 i ] [77])

OUT:
Stack adjustment: 8
Reg 1: maxVal+0
Reg 2: maxInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: maxVal
    offset 0
      (reg:DI 1 dx [ maxVal ])
  name: maxInd
    offset 0
      (reg:DI 2 cx [ maxInd ])
  name: i
    offset 0
      (reg/v:SI 38 r9 [orig:77 i ] [77])
      (reg/v:SI 0 ax [orig:103 i ] [103])


Basic block 36:
IN:
Stack adjustment: 8
Reg 1: maxVal+0
Reg 2: maxInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: maxVal
    offset 0
      (reg:DI 1 dx [ maxVal ])
  name: maxInd
    offset 0
      (reg:DI 2 cx [ maxInd ])
  name: i
    offset 0
      (reg/v:SI 38 r9 [orig:77 i ] [77])
      (reg/v:SI 0 ax [orig:103 i ] [103])

OUT:
Stack adjustment: 8
Reg 1: maxVal+0
Reg 2: maxInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: maxVal
    offset 0
      (reg:DI 1 dx [ maxVal ])
  name: maxInd
    offset 0
      (reg:DI 2 cx [ maxInd ])
  name: i
    offset 0
      (reg/v:SI 38 r9 [orig:77 i ] [77])
      (reg/v:SI 0 ax [orig:103 i ] [103])


Basic block 37:
IN:
Stack adjustment: 8
Reg 1: maxVal+0
Reg 2: maxInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: maxVal
    offset 0
      (reg:DI 1 dx [ maxVal ])
  name: maxInd
    offset 0
      (reg:DI 2 cx [ maxInd ])
  name: i
    offset 0
      (reg/v:SI 0 ax [orig:103 i ] [103])
      (reg:DI 38 r9 [orig:77 i ] [77])

OUT:
Stack adjustment: 8
Reg 1: maxVal+0
Reg 2: maxInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: maxVal
    offset 0
      (reg:DI 1 dx [ maxVal ])
  name: maxInd
    offset 0
      (reg:DI 2 cx [ maxInd ])
  name: i
    offset 0
      (reg/v:SI 0 ax [orig:103 i ] [103])
      (reg/v:SI 38 r9 [orig:77 i ] [77])


Basic block 38:
IN:
Stack adjustment: 8
Reg 1: maxVal+0
Reg 2: maxInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: maxVal
    offset 0
      (reg:DI 1 dx [ maxVal ])
  name: maxInd
    offset 0
      (reg:DI 2 cx [ maxInd ])
  name: i
    offset 0
      (reg/v:SI 0 ax [orig:103 i ] [103])
      (reg/v:SI 38 r9 [orig:77 i ] [77])

OUT:
Stack adjustment: 8
Reg 1: maxVal+0
Reg 2: maxInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: maxVal
    offset 0
      (reg:DI 1 dx [ maxVal ])
  name: maxInd
    offset 0
      (reg:DI 2 cx [ maxInd ])
  name: i
    offset 0
      (reg/v:SI 0 ax [orig:103 i ] [103])
      (reg/v:SI 38 r9 [orig:77 i ] [77])


Basic block 39:
IN:
Stack adjustment: 8
Reg 1: maxVal+0
Reg 2: maxInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: maxVal
    offset 0
      (reg:DI 1 dx [ maxVal ])
  name: maxInd
    offset 0
      (reg:DI 2 cx [ maxInd ])
  name: i
    offset 0
      (reg/v:SI 0 ax [orig:100 i ] [100])
      (reg:DI 38 r9 [orig:77 i ] [77])

OUT:
Stack adjustment: 8
Reg 1: maxVal+0
Reg 2: maxInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: maxVal
    offset 0
      (reg:DI 1 dx [ maxVal ])
  name: maxInd
    offset 0
      (reg:DI 2 cx [ maxInd ])
  name: i
    offset 0
      (reg/v:SI 0 ax [orig:103 i ] [103])
      (reg:DI 38 r9 [orig:77 i ] [77])


Basic block 40:
IN:
Stack adjustment: 8
Reg 1: maxVal+0
Reg 2: maxInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: maxVal
    offset 0
      (reg:DI 1 dx [ maxVal ])
  name: maxInd
    offset 0
      (reg:DI 2 cx [ maxInd ])
  name: i
    offset 0
      (reg/v:SI 0 ax [orig:103 i ] [103])
      (reg:DI 38 r9 [orig:77 i ] [77])

OUT:
Stack adjustment: 8
Reg 1: maxVal+0
Reg 2: maxInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: maxVal
    offset 0
      (reg:DI 1 dx [ maxVal ])
  name: maxInd
    offset 0
      (reg:DI 2 cx [ maxInd ])
  name: i
    offset 0
      (reg/v:SI 0 ax [orig:103 i ] [103])
      (reg:DI 38 r9 [orig:77 i ] [77])


Basic block 41:
IN:
Stack adjustment: 8
Reg 1: maxVal+0
Reg 2: maxInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: maxVal
    offset 0
      (reg:DI 1 dx [ maxVal ])
  name: maxInd
    offset 0
      (reg:DI 2 cx [ maxInd ])
  name: i
    offset 0
      (reg/v:SI 0 ax [orig:97 i ] [97])
      (reg:DI 38 r9 [orig:77 i ] [77])

OUT:
Stack adjustment: 8
Reg 1: maxVal+0
Reg 2: maxInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: maxVal
    offset 0
      (reg:DI 1 dx [ maxVal ])
  name: maxInd
    offset 0
      (reg:DI 2 cx [ maxInd ])
  name: i
    offset 0
      (reg/v:SI 0 ax [orig:100 i ] [100])
      (reg:DI 38 r9 [orig:77 i ] [77])


Basic block 42:
IN:
Stack adjustment: 8
Reg 1: maxVal+0
Reg 2: maxInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: maxVal
    offset 0
      (reg:DI 1 dx [ maxVal ])
  name: maxInd
    offset 0
      (reg:DI 2 cx [ maxInd ])
  name: i
    offset 0
      (reg/v:SI 0 ax [orig:100 i ] [100])
      (reg:DI 38 r9 [orig:77 i ] [77])

OUT:
Stack adjustment: 8
Reg 1: maxVal+0
Reg 2: maxInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: maxVal
    offset 0
      (reg:DI 1 dx [ maxVal ])
  name: maxInd
    offset 0
      (reg:DI 2 cx [ maxInd ])
  name: i
    offset 0
      (reg/v:SI 0 ax [orig:100 i ] [100])
      (reg:DI 38 r9 [orig:77 i ] [77])


Basic block 43:
IN:
Stack adjustment: 8
Reg 1: maxVal+0
Reg 2: maxInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: maxVal
    offset 0
      (reg:DI 1 dx [ maxVal ])
  name: maxInd
    offset 0
      (reg:DI 2 cx [ maxInd ])
  name: i
    offset 0
      (reg/v:SI 0 ax [orig:94 i ] [94])
      (reg:DI 38 r9 [orig:77 i ] [77])

OUT:
Stack adjustment: 8
Reg 1: maxVal+0
Reg 2: maxInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: maxVal
    offset 0
      (reg:DI 1 dx [ maxVal ])
  name: maxInd
    offset 0
      (reg:DI 2 cx [ maxInd ])
  name: i
    offset 0
      (reg/v:SI 0 ax [orig:97 i ] [97])
      (reg:DI 38 r9 [orig:77 i ] [77])


Basic block 44:
IN:
Stack adjustment: 8
Reg 1: maxVal+0
Reg 2: maxInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: maxVal
    offset 0
      (reg:DI 1 dx [ maxVal ])
  name: maxInd
    offset 0
      (reg:DI 2 cx [ maxInd ])
  name: i
    offset 0
      (reg/v:SI 0 ax [orig:97 i ] [97])
      (reg:DI 38 r9 [orig:77 i ] [77])

OUT:
Stack adjustment: 8
Reg 1: maxVal+0
Reg 2: maxInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: maxVal
    offset 0
      (reg:DI 1 dx [ maxVal ])
  name: maxInd
    offset 0
      (reg:DI 2 cx [ maxInd ])
  name: i
    offset 0
      (reg/v:SI 0 ax [orig:97 i ] [97])
      (reg:DI 38 r9 [orig:77 i ] [77])


Basic block 45:
IN:
Stack adjustment: 8
Reg 1: maxVal+0
Reg 2: maxInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: maxVal
    offset 0
      (reg:DI 1 dx [ maxVal ])
  name: maxInd
    offset 0
      (reg:DI 2 cx [ maxInd ])
  name: i
    offset 0
      (reg/v:SI 0 ax [orig:91 i ] [91])
      (reg:DI 38 r9 [orig:77 i ] [77])

OUT:
Stack adjustment: 8
Reg 1: maxVal+0
Reg 2: maxInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: maxVal
    offset 0
      (reg:DI 1 dx [ maxVal ])
  name: maxInd
    offset 0
      (reg:DI 2 cx [ maxInd ])
  name: i
    offset 0
      (reg/v:SI 0 ax [orig:94 i ] [94])
      (reg:DI 38 r9 [orig:77 i ] [77])


Basic block 46:
IN:
Stack adjustment: 8
Reg 1: maxVal+0
Reg 2: maxInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: maxVal
    offset 0
      (reg:DI 1 dx [ maxVal ])
  name: maxInd
    offset 0
      (reg:DI 2 cx [ maxInd ])
  name: i
    offset 0
      (reg/v:SI 0 ax [orig:94 i ] [94])
      (reg:DI 38 r9 [orig:77 i ] [77])

OUT:
Stack adjustment: 8
Reg 1: maxVal+0
Reg 2: maxInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: maxVal
    offset 0
      (reg:DI 1 dx [ maxVal ])
  name: maxInd
    offset 0
      (reg:DI 2 cx [ maxInd ])
  name: i
    offset 0
      (reg/v:SI 0 ax [orig:94 i ] [94])
      (reg:DI 38 r9 [orig:77 i ] [77])


Basic block 47:
IN:
Stack adjustment: 8
Reg 1: maxVal+0
Reg 2: maxInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: maxVal
    offset 0
      (reg:DI 1 dx [ maxVal ])
  name: maxInd
    offset 0
      (reg:DI 2 cx [ maxInd ])
  name: i
    offset 0
      (reg/v:SI 0 ax [orig:88 i ] [88])
      (reg/v:SI 38 r9 [orig:77 i ] [77])

OUT:
Stack adjustment: 8
Reg 1: maxVal+0
Reg 2: maxInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: maxVal
    offset 0
      (reg:DI 1 dx [ maxVal ])
  name: maxInd
    offset 0
      (reg:DI 2 cx [ maxInd ])
  name: i
    offset 0
      (reg/v:SI 0 ax [orig:91 i ] [91])
      (reg:DI 38 r9 [orig:77 i ] [77])


Basic block 48:
IN:
Stack adjustment: 8
Reg 1: maxVal+0
Reg 2: maxInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: maxVal
    offset 0
      (reg:DI 1 dx [ maxVal ])
  name: maxInd
    offset 0
      (reg:DI 2 cx [ maxInd ])
  name: i
    offset 0
      (reg/v:SI 0 ax [orig:91 i ] [91])
      (reg:DI 38 r9 [orig:77 i ] [77])

OUT:
Stack adjustment: 8
Reg 1: maxVal+0
Reg 2: maxInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: maxVal
    offset 0
      (reg:DI 1 dx [ maxVal ])
  name: maxInd
    offset 0
      (reg:DI 2 cx [ maxInd ])
  name: i
    offset 0
      (reg/v:SI 0 ax [orig:91 i ] [91])
      (reg:DI 38 r9 [orig:77 i ] [77])


Basic block 49:
IN:
Stack adjustment: 8
Reg 1: maxVal+0
Reg 2: maxInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: maxVal
    offset 0
      (reg:DI 1 dx [ maxVal ])
  name: maxInd
    offset 0
      (reg:DI 2 cx [ maxInd ])
  name: i
    offset 0
      (reg/v:SI 38 r9 [orig:77 i ] [77])

OUT:
Stack adjustment: 8
Reg 1: maxVal+0
Reg 2: maxInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: maxVal
    offset 0
      (reg:DI 1 dx [ maxVal ])
  name: maxInd
    offset 0
      (reg:DI 2 cx [ maxInd ])
  name: i
    offset 0
      (reg/v:SI 0 ax [orig:88 i ] [88])
      (reg/v:SI 38 r9 [orig:77 i ] [77])


Basic block 50:
IN:
Stack adjustment: 8
Reg 1: maxVal+0
Reg 2: maxInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: maxVal
    offset 0
      (reg:DI 1 dx [ maxVal ])
  name: maxInd
    offset 0
      (reg:DI 2 cx [ maxInd ])
  name: i
    offset 0
      (reg/v:SI 0 ax [orig:88 i ] [88])
      (reg/v:SI 38 r9 [orig:77 i ] [77])

OUT:
Stack adjustment: 8
Reg 1: maxVal+0
Reg 2: maxInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: maxVal
    offset 0
      (reg:DI 1 dx [ maxVal ])
  name: maxInd
    offset 0
      (reg:DI 2 cx [ maxInd ])
  name: i
    offset 0
      (reg/v:SI 0 ax [orig:88 i ] [88])
      (reg/v:SI 38 r9 [orig:77 i ] [77])


Basic block 51:
IN:
Stack adjustment: 8
Reg 1: maxVal+0
Reg 2: maxInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: maxVal
    offset 0
      (reg:DI 1 dx [ maxVal ])
  name: maxInd
    offset 0
      (reg:DI 2 cx [ maxInd ])
  name: i
    offset 0
      (reg/v:SI 38 r9 [orig:77 i ] [77])
      (reg/v:SI 0 ax [orig:103 i ] [103])

OUT:
Stack adjustment: 8
Reg 1: maxVal+0
Reg 2: maxInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: maxVal
    offset 0
      (reg:DI 1 dx [ maxVal ])
  name: maxInd
    offset 0
      (reg:DI 2 cx [ maxInd ])
  name: i
    offset 0
      (reg/v:SI 38 r9 [orig:77 i ] [77])


Basic block 52:
IN:
Stack adjustment: 8
Reg 1: maxVal+0
Reg 2: maxInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: maxVal
    offset 0
      (reg:DI 1 dx [ maxVal ])
  name: maxInd
    offset 0
      (reg:DI 2 cx [ maxInd ])
  name: i
    offset 0
      (reg/v:SI 38 r9 [orig:77 i ] [77])

OUT:
Stack adjustment: 8
Reg 1: maxVal+0
Reg 2: maxInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: maxVal
    offset 0
      (reg:DI 1 dx [ maxVal ])
  name: maxInd
    offset 0
      (reg:DI 2 cx [ maxInd ])
  name: i
    offset 0
      (reg/v:SI 38 r9 [orig:77 i ] [77])


Basic block 53:
IN:
Stack adjustment: 8
Reg 1: maxVal+0
Reg 2: maxInd+0
Reg 4: dataLen+0
Reg 5: data+0
Variables:
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: maxVal
    offset 0
      (reg:DI 1 dx [ maxVal ])
  name: maxInd
    offset 0
      (reg:DI 2 cx [ maxInd ])

OUT:
Stack adjustment: 8
Reg 1: maxVal+0
Reg 2: maxInd+0
Reg 4: dataLen+0
Reg 5: data+0
Variables:
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: maxVal
    offset 0
      (reg:DI 1 dx [ maxVal ])
  name: maxInd
    offset 0
      (reg:DI 2 cx [ maxInd ])


Basic block 54:
IN:
Stack adjustment: 8
Reg 1: maxVal+0
Reg 2: maxInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: maxVal
    offset 0
      (reg:DI 1 dx [ maxVal ])
  name: maxInd
    offset 0
      (reg:DI 2 cx [ maxInd ])
  name: i
    offset 0
      (reg/v:SI 38 r9 [orig:77 i ] [77])

OUT:
Stack adjustment: 8
Reg 1: maxVal+0
Reg 2: maxInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: maxVal
    offset 0
      (reg:DI 1 dx [ maxVal ])
  name: maxInd
    offset 0
      (reg:DI 2 cx [ maxInd ])
  name: i
    offset 0
      (reg/v:SI 38 r9 [orig:77 i ] [77])


Basic block 55:
IN:
Stack adjustment: 8
Reg 1: maxVal+0
Reg 2: maxInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: maxVal
    offset 0
      (reg:DI 1 dx [ maxVal ])
  name: maxInd
    offset 0
      (reg:DI 2 cx [ maxInd ])
  name: i
    offset 0
      (reg/v:SI 38 r9 [orig:77 i ] [77])

OUT:
Stack adjustment: 8
Reg 1: maxVal+0
Reg 2: maxInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: maxVal
    offset 0
      (reg:DI 1 dx [ maxVal ])
  name: maxInd
    offset 0
      (reg:DI 2 cx [ maxInd ])
  name: i
    offset 0
      (reg/v:SI 38 r9 [orig:77 i ] [77])


Basic block 56:
IN:
Stack adjustment: 8
Reg 1: maxVal+0
Reg 2: maxInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: maxVal
    offset 0
      (reg:DI 1 dx [ maxVal ])
  name: maxInd
    offset 0
      (reg:DI 2 cx [ maxInd ])
  name: i
    offset 0
      (reg/v:SI 38 r9 [orig:77 i ] [77])

OUT:
Stack adjustment: 8
Reg 1: maxVal+0
Reg 2: maxInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: maxVal
    offset 0
      (reg:DI 1 dx [ maxVal ])
  name: maxInd
    offset 0
      (reg:DI 2 cx [ maxInd ])
  name: i
    offset 0
      (reg/v:SI 38 r9 [orig:77 i ] [77])


Basic block 57:
IN:
Stack adjustment: 8
Reg 1: maxVal+0
Reg 2: maxInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: maxVal
    offset 0
      (reg:DI 1 dx [ maxVal ])
  name: maxInd
    offset 0
      (reg:DI 2 cx [ maxInd ])
  name: i
    offset 0
      (reg/v:SI 38 r9 [orig:77 i ] [77])

OUT:
Stack adjustment: 8
Reg 1: maxVal+0
Reg 2: maxInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: maxVal
    offset 0
      (reg:DI 1 dx [ maxVal ])
  name: maxInd
    offset 0
      (reg:DI 2 cx [ maxInd ])
  name: i
    offset 0
      (reg/v:SI 38 r9 [orig:77 i ] [77])


Basic block 58:
IN:
Stack adjustment: 8
Reg 1: maxVal+0
Reg 2: maxInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: maxVal
    offset 0
      (reg:DI 1 dx [ maxVal ])
  name: maxInd
    offset 0
      (reg:DI 2 cx [ maxInd ])
  name: i
    offset 0
      (reg/v:SI 38 r9 [orig:77 i ] [77])

OUT:
Stack adjustment: 8
Reg 1: maxVal+0
Reg 2: maxInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: maxVal
    offset 0
      (reg:DI 1 dx [ maxVal ])
  name: maxInd
    offset 0
      (reg:DI 2 cx [ maxInd ])
  name: i
    offset 0
      (reg/v:SI 38 r9 [orig:77 i ] [77])


59 basic blocks, 96 edges.

Basic block 0 prev -1, next 1, loop_depth 0, count 0, freq 1111, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
Successors:  36 [10.0%]  (can_fallthru) 1 [90.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp]

Basic block 1 prev 0, next 2, loop_depth 0, count 0, freq 1000, maybe hot.
Predecessors:  0 [90.0%]  (fallthru,can_fallthru)
Successors:  2 [50.0%]  (fallthru,can_fallthru) 53 [50.0%]  (can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0]

Basic block 2 prev 1, next 3, loop_depth 0, count 0, freq 1000, maybe hot.
Predecessors:  1 [50.0%]  (fallthru,can_fallthru) 53 [100.0%] 
Successors:  3 [90.0%]  (fallthru,can_fallthru) 36 [10.0%]  (can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9]

Basic block 3 prev 2, next 4, loop_depth 0, count 0, freq 771, maybe hot.
Predecessors:  2 [90.0%]  (fallthru,can_fallthru)
Successors:  4 [87.5%]  (fallthru,can_fallthru) 27 [12.5%]  (can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9]
Invalid sum of incoming frequencies 900, should be 771

Basic block 4 prev 3, next 5, loop_depth 0, count 0, freq 750, maybe hot.
Predecessors:  3 [87.5%]  (fallthru,can_fallthru)
Successors:  5 [85.7%]  (fallthru,can_fallthru) 25 [14.3%]  (can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9]

Basic block 5 prev 4, next 6, loop_depth 0, count 0, freq 720, maybe hot.
Predecessors:  4 [85.7%]  (fallthru,can_fallthru)
Successors:  6 [83.3%]  (fallthru,can_fallthru) 23 [16.7%]  (can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9]

Basic block 6 prev 5, next 7, loop_depth 0, count 0, freq 675, maybe hot.
Predecessors:  5 [83.3%]  (fallthru,can_fallthru)
Successors:  7 [80.0%]  (fallthru,can_fallthru) 21 [20.0%]  (can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9]

Basic block 7 prev 6, next 8, loop_depth 0, count 0, freq 600, maybe hot.
Predecessors:  6 [80.0%]  (fallthru,can_fallthru)
Successors:  8 [75.0%]  (fallthru,can_fallthru) 19 [25.0%]  (can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9]

Basic block 8 prev 7, next 9, loop_depth 0, count 0, freq 450, maybe hot.
Predecessors:  7 [75.0%]  (fallthru,can_fallthru)
Successors:  9 [66.7%]  (fallthru,can_fallthru) 16 [33.3%]  (can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9]

Basic block 9 prev 8, next 10, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  8 [66.7%]  (fallthru,can_fallthru)
Successors:  10 [50.0%]  (fallthru,can_fallthru) 13 [50.0%]  (can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9]
Invalid sum of incoming frequencies 300, should be 900

Basic block 10 prev 9, next 11, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  9 [50.0%]  (fallthru,can_fallthru)
Successors:  12 [50.0%]  (can_fallthru) 11 [50.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0]
Invalid sum of incoming frequencies 450, should be 900

Basic block 11 prev 10, next 12, loop_depth 0, count 0, freq 450, maybe hot.
Predecessors:  10 [50.0%]  (fallthru,can_fallthru)
Successors:  12 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp]

Basic block 12 prev 11, next 13, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  10 [50.0%]  (can_fallthru) 11 [100.0%]  (fallthru,can_fallthru)
Successors:  13 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 7 [sp] 37 [r8] 38 [r9]

Basic block 13 prev 12, next 14, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  12 [100.0%]  (fallthru,can_fallthru) 9 [50.0%]  (can_fallthru)
Successors:  15 [50.0%]  (can_fallthru) 14 [50.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 4 [si] 7 [sp] 37 [r8] 38 [r9]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8] 38 [r9]
Invalid sum of incoming frequencies 1350, should be 900

Basic block 14 prev 13, next 15, loop_depth 0, count 0, freq 450, maybe hot.
Predecessors:  13 [50.0%]  (fallthru,can_fallthru)
Successors:  15 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8] 38 [r9]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 7 [sp] 37 [r8] 38 [r9]

Basic block 15 prev 14, next 16, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  13 [50.0%]  (can_fallthru) 14 [100.0%]  (fallthru,can_fallthru)
Successors:  16 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 4 [si] 7 [sp] 37 [r8] 38 [r9]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 7 [sp] 37 [r8] 38 [r9]

Basic block 16 prev 15, next 17, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  15 [100.0%]  (fallthru,can_fallthru) 8 [33.3%]  (can_fallthru)
Successors:  18 [50.0%]  (can_fallthru) 17 [50.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 4 [si] 7 [sp] 37 [r8] 38 [r9]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8] 38 [r9]
Invalid sum of incoming frequencies 1050, should be 900

Basic block 17 prev 16, next 18, loop_depth 0, count 0, freq 450, maybe hot.
Predecessors:  16 [50.0%]  (fallthru,can_fallthru)
Successors:  18 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8] 38 [r9]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 7 [sp] 37 [r8] 38 [r9]

Basic block 18 prev 17, next 19, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  16 [50.0%]  (can_fallthru) 17 [100.0%]  (fallthru,can_fallthru)
Successors:  19 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 4 [si] 7 [sp] 37 [r8] 38 [r9]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 7 [sp] 37 [r8] 38 [r9]

Basic block 19 prev 18, next 20, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  18 [100.0%]  (fallthru,can_fallthru) 7 [25.0%]  (can_fallthru)
Successors:  20 [50.0%]  (fallthru,can_fallthru) 58 [50.0%]  (can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 4 [si] 7 [sp] 37 [r8] 38 [r9]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8] 38 [r9]
Invalid sum of incoming frequencies 1050, should be 900

Basic block 20 prev 19, next 21, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  19 [50.0%]  (fallthru,can_fallthru) 58 [100.0%] 
Successors:  21 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 4 [si] 7 [sp] 37 [r8] 38 [r9]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 7 [sp] 37 [r8] 38 [r9]

Basic block 21 prev 20, next 22, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  20 [100.0%]  (fallthru,can_fallthru) 6 [20.0%]  (can_fallthru)
Successors:  22 [50.0%]  (fallthru,can_fallthru) 57 [50.0%]  (can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 4 [si] 7 [sp] 37 [r8] 38 [r9]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8] 38 [r9]
Invalid sum of incoming frequencies 1035, should be 900

Basic block 22 prev 21, next 23, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  21 [50.0%]  (fallthru,can_fallthru) 57 [100.0%] 
Successors:  23 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 4 [si] 7 [sp] 37 [r8] 38 [r9]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 7 [sp] 37 [r8] 38 [r9]

Basic block 23 prev 22, next 24, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  22 [100.0%]  (fallthru,can_fallthru) 5 [16.7%]  (can_fallthru)
Successors:  24 [50.0%]  (fallthru,can_fallthru) 56 [50.0%]  (can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 4 [si] 7 [sp] 37 [r8] 38 [r9]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8] 38 [r9]
Invalid sum of incoming frequencies 1020, should be 900

Basic block 24 prev 23, next 25, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  23 [50.0%]  (fallthru,can_fallthru) 56 [100.0%] 
Successors:  25 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 4 [si] 7 [sp] 37 [r8] 38 [r9]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 7 [sp] 37 [r8] 38 [r9]

Basic block 25 prev 24, next 26, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  24 [100.0%]  (fallthru,can_fallthru) 4 [14.3%]  (can_fallthru)
Successors:  26 [50.0%]  (fallthru,can_fallthru) 54 [50.0%]  (can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 4 [si] 7 [sp] 37 [r8] 38 [r9]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8] 38 [r9]
Invalid sum of incoming frequencies 1007, should be 900

Basic block 26 prev 25, next 27, loop_depth 0, count 0, freq 450, maybe hot.
Predecessors:  25 [50.0%]  (fallthru,can_fallthru)
Successors:  27 [90.0%]  (fallthru,can_fallthru) 36 [10.0%]  (can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 4 [si] 7 [sp] 37 [r8] 38 [r9]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 7 [sp] 37 [r8] 38 [r9]

Basic block 27 prev 26, next 28, loop_depth 1, count 0, freq 1013, maybe hot.
Predecessors:  26 [90.0%]  (fallthru,can_fallthru) 35 [90.0%]  (dfs_back,can_fallthru) 3 [12.5%]  (can_fallthru) 37 [90.0%]  (dfs_back,can_fallthru) 54 [90.0%]  (can_fallthru)
Successors:  28 [50.0%]  (fallthru,can_fallthru) 51 [50.0%]  (can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 4 [si] 7 [sp] 37 [r8] 38 [r9]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8] 38 [r9]
Invalid sum of incoming frequencies 1817, should be 1013

Basic block 28 prev 27, next 29, loop_depth 1, count 0, freq 507, maybe hot.
Predecessors:  27 [50.0%]  (fallthru,can_fallthru)
Successors:  29 [50.0%]  (fallthru,can_fallthru) 49 [50.0%]  (can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 4 [si] 7 [sp] 37 [r8] 38 [r9]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8] 38 [r9]

Basic block 29 prev 28, next 30, loop_depth 1, count 0, freq 507, maybe hot.
Predecessors:  28 [50.0%]  (fallthru,can_fallthru) 51 [50.0%]  (can_fallthru)
Successors:  30 [50.0%]  (fallthru,can_fallthru) 47 [50.0%]  (can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 4 [si] 7 [sp] 37 [r8] 38 [r9]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8] 38 [r9]

Basic block 30 prev 29, next 31, loop_depth 1, count 0, freq 507, maybe hot.
Predecessors:  29 [50.0%]  (fallthru,can_fallthru) 49 [50.0%]  (can_fallthru)
Successors:  31 [50.0%]  (fallthru,can_fallthru) 45 [50.0%]  (can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 4 [si] 7 [sp] 37 [r8] 38 [r9]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8] 38 [r9]

Basic block 31 prev 30, next 32, loop_depth 1, count 0, freq 507, maybe hot.
Predecessors:  30 [50.0%]  (fallthru,can_fallthru) 47 [50.0%]  (can_fallthru)
Successors:  32 [50.0%]  (fallthru,can_fallthru) 43 [50.0%]  (can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 4 [si] 7 [sp] 37 [r8] 38 [r9]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8] 38 [r9]

Basic block 32 prev 31, next 33, loop_depth 1, count 0, freq 507, maybe hot.
Predecessors:  31 [50.0%]  (fallthru,can_fallthru) 45 [50.0%]  (can_fallthru)
Successors:  33 [50.0%]  (fallthru,can_fallthru) 41 [50.0%]  (can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 4 [si] 7 [sp] 37 [r8] 38 [r9]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8] 38 [r9]

Basic block 33 prev 32, next 34, loop_depth 1, count 0, freq 507, maybe hot.
Predecessors:  32 [50.0%]  (fallthru,can_fallthru) 43 [50.0%]  (can_fallthru)
Successors:  34 [50.0%]  (fallthru,can_fallthru) 39 [50.0%]  (can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 4 [si] 7 [sp] 37 [r8] 38 [r9]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8] 38 [r9]

Basic block 34 prev 33, next 35, loop_depth 1, count 0, freq 507, maybe hot.
Predecessors:  33 [50.0%]  (fallthru,can_fallthru) 41 [50.0%]  (can_fallthru)
Successors:  35 [50.0%]  (fallthru,can_fallthru) 37 [50.0%]  (can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 4 [si] 7 [sp] 37 [r8] 38 [r9]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8] 38 [r9]

Basic block 35 prev 34, next 36, loop_depth 1, count 0, freq 507, maybe hot.
Predecessors:  34 [50.0%]  (fallthru,can_fallthru) 39 [50.0%]  (can_fallthru)
Successors:  27 [90.0%]  (dfs_back,can_fallthru) 36 [10.0%]  (fallthru,can_fallthru,loop_exit)
Registers live at start: 1 [dx] 2 [cx] 4 [si] 7 [sp] 37 [r8] 38 [r9]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 7 [sp] 37 [r8] 38 [r9]

Basic block 36 prev 35, next 37, loop_depth 0, count 0, freq 1111, maybe hot.
Predecessors:  0 [10.0%]  (can_fallthru) 35 [10.0%]  (fallthru,can_fallthru,loop_exit) 2 [10.0%]  (can_fallthru) 26 [10.0%]  (can_fallthru) 38 [100.0%]  55 [100.0%] 
Successors:  EXIT [100.0%] 
Registers live at start: 7 [sp]
Registers live at end: 7 [sp]
Invalid sum of incoming frequencies 403, should be 1111

Basic block 37 prev 36, next 38, loop_depth 1, count 0, freq 506, maybe hot.
Predecessors:  34 [50.0%]  (can_fallthru) 40 [100.0%] 
Successors:  27 [90.0%]  (dfs_back,can_fallthru) 38 [10.0%]  (fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8] 38 [r9]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 7 [sp] 37 [r8] 38 [r9]

Basic block 38 prev 37, next 39, loop_depth 0, count 0, freq 51, maybe hot.
Predecessors:  37 [10.0%]  (fallthru)
Successors:  36 [100.0%] 
Registers live at start: 7 [sp]
Registers live at end: 7 [sp]

Basic block 39 prev 38, next 40, loop_depth 1, count 0, freq 506, maybe hot.
Predecessors:  33 [50.0%]  (can_fallthru) 42 [100.0%] 
Successors:  35 [50.0%]  (can_fallthru) 40 [50.0%]  (fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8] 38 [r9]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8] 38 [r9]

Basic block 40 prev 39, next 41, loop_depth 1, count 0, freq 253, maybe hot.
Predecessors:  39 [50.0%]  (fallthru)
Successors:  37 [100.0%] 
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8] 38 [r9]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8] 38 [r9]

Basic block 41 prev 40, next 42, loop_depth 1, count 0, freq 506, maybe hot.
Predecessors:  32 [50.0%]  (can_fallthru) 44 [100.0%] 
Successors:  34 [50.0%]  (can_fallthru) 42 [50.0%]  (fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8] 38 [r9]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8] 38 [r9]

Basic block 42 prev 41, next 43, loop_depth 1, count 0, freq 253, maybe hot.
Predecessors:  41 [50.0%]  (fallthru)
Successors:  39 [100.0%] 
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8] 38 [r9]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8] 38 [r9]

Basic block 43 prev 42, next 44, loop_depth 1, count 0, freq 506, maybe hot.
Predecessors:  31 [50.0%]  (can_fallthru) 46 [100.0%] 
Successors:  33 [50.0%]  (can_fallthru) 44 [50.0%]  (fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8] 38 [r9]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8] 38 [r9]

Basic block 44 prev 43, next 45, loop_depth 1, count 0, freq 253, maybe hot.
Predecessors:  43 [50.0%]  (fallthru)
Successors:  41 [100.0%] 
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8] 38 [r9]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8] 38 [r9]

Basic block 45 prev 44, next 46, loop_depth 1, count 0, freq 506, maybe hot.
Predecessors:  30 [50.0%]  (can_fallthru) 48 [100.0%] 
Successors:  32 [50.0%]  (can_fallthru) 46 [50.0%]  (fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8] 38 [r9]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8] 38 [r9]

Basic block 46 prev 45, next 47, loop_depth 1, count 0, freq 253, maybe hot.
Predecessors:  45 [50.0%]  (fallthru)
Successors:  43 [100.0%] 
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8] 38 [r9]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8] 38 [r9]

Basic block 47 prev 46, next 48, loop_depth 1, count 0, freq 506, maybe hot.
Predecessors:  29 [50.0%]  (can_fallthru) 50 [100.0%] 
Successors:  31 [50.0%]  (can_fallthru) 48 [50.0%]  (fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8] 38 [r9]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8] 38 [r9]

Basic block 48 prev 47, next 49, loop_depth 1, count 0, freq 253, maybe hot.
Predecessors:  47 [50.0%]  (fallthru)
Successors:  45 [100.0%] 
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8] 38 [r9]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8] 38 [r9]

Basic block 49 prev 48, next 50, loop_depth 1, count 0, freq 506, maybe hot.
Predecessors:  28 [50.0%]  (can_fallthru) 52 [100.0%] 
Successors:  30 [50.0%]  (can_fallthru) 50 [50.0%]  (fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8] 38 [r9]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8] 38 [r9]

Basic block 50 prev 49, next 51, loop_depth 1, count 0, freq 253, maybe hot.
Predecessors:  49 [50.0%]  (fallthru)
Successors:  47 [100.0%] 
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8] 38 [r9]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8] 38 [r9]

Basic block 51 prev 50, next 52, loop_depth 1, count 0, freq 506, maybe hot.
Predecessors:  27 [50.0%]  (can_fallthru)
Successors:  29 [50.0%]  (can_fallthru) 52 [50.0%]  (fallthru)
Registers live at start: 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8] 38 [r9]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8] 38 [r9]

Basic block 52 prev 51, next 53, loop_depth 1, count 0, freq 253, maybe hot.
Predecessors:  51 [50.0%]  (fallthru)
Successors:  49 [100.0%] 
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8] 38 [r9]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8] 38 [r9]

Basic block 53 prev 52, next 54, loop_depth 0, count 0, freq 500, maybe hot.
Predecessors:  1 [50.0%]  (can_fallthru)
Successors:  2 [100.0%] 
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp]

Basic block 54 prev 53, next 55, loop_depth 0, count 0, freq 450, maybe hot.
Predecessors:  25 [50.0%]  (can_fallthru)
Successors:  27 [90.0%]  (can_fallthru) 55 [10.0%]  (fallthru)
Registers live at start: 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8] 38 [r9]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 7 [sp] 37 [r8] 38 [r9]

Basic block 55 prev 54, next 56, loop_depth 0, count 0, freq 45, maybe hot.
Predecessors:  54 [10.0%]  (fallthru)
Successors:  36 [100.0%] 
Registers live at start: 7 [sp]
Registers live at end: 7 [sp]

Basic block 56 prev 55, next 57, loop_depth 0, count 0, freq 450, maybe hot.
Predecessors:  23 [50.0%]  (can_fallthru)
Successors:  24 [100.0%] 
Registers live at start: 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8] 38 [r9]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 7 [sp] 37 [r8] 38 [r9]

Basic block 57 prev 56, next 58, loop_depth 0, count 0, freq 450, maybe hot.
Predecessors:  21 [50.0%]  (can_fallthru)
Successors:  22 [100.0%] 
Registers live at start: 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8] 38 [r9]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 7 [sp] 37 [r8] 38 [r9]

Basic block 58 prev 57, next -2, loop_depth 0, count 0, freq 450, maybe hot.
Predecessors:  19 [50.0%]  (can_fallthru)
Successors:  20 [100.0%] 
Registers live at start: 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8] 38 [r9]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 7 [sp] 37 [r8] 38 [r9]

(note:HI 1 0 697 ("./CppStatUtilities.cc") 134)

(note 697 1 698 0 ( data (expr_list:REG_DEP_TRUE (reg:DI 5 di [ data ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 698 697 699 0 ( dataLen (expr_list:REG_DEP_TRUE (reg:SI 4 si [ dataLen ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 699 698 700 0 ( maxVal (expr_list:REG_DEP_TRUE (reg:DI 1 dx [ maxVal ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 700 699 11 0 ( maxInd (expr_list:REG_DEP_TRUE (reg:DI 2 cx [ maxInd ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 0, registers live: 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp]
(note:HI 11 700 554 0 [bb 0] NOTE_INSN_BASIC_BLOCK)

(note 554 11 9 0 NOTE_INSN_PROLOGUE_END)

(note:HI 9 554 13 0 NOTE_INSN_FUNCTION_BEG)

(note:HI 13 9 552 0 ("./CppStatUtilities.cc") 136)

(insn:TI 552 13 18 0 ./CppStatUtilities.cc:136 (set (reg:DI 0 ax [67])
        (mem:DI (reg/v/f:DI 5 di [orig:63 data ] [63]) [3 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (nil))

(note:HI 18 552 19 0 ("./CppStatUtilities.cc") 140)

(insn 19 18 16 0 ./CppStatUtilities.cc:140 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 4 si [orig:64 dataLen ] [64])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (nil)
    (nil))

(note:HI 16 19 17 0 ("./CppStatUtilities.cc") 137)

(insn 17 16 659 0 ./CppStatUtilities.cc:137 (set (mem:SI (reg/v/f:DI 2 cx [orig:66 maxInd ] [66]) [5 S4 A32])
        (const_int 0 [0x0])) 40 {*movsi_1} (nil)
    (nil))

(note 659 17 553 0 ("./CppStatUtilities.cc") 136)

(insn:TI 553 659 660 0 ./CppStatUtilities.cc:136 (set (mem:DI (reg/v/f:DI 1 dx [orig:65 maxVal ] [65]) [3 S8 A64])
        (reg:DI 0 ax [67])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 552 (nil))
    (expr_list:REG_DEAD (reg:DI 0 ax [67])
        (nil)))

(note 660 553 20 0 ("./CppStatUtilities.cc") 140)

(jump_insn 20 660 22 0 ./CppStatUtilities.cc:140 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 54)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 552 (insn_list:REG_DEP_TRUE 19 (insn_list:REG_DEP_ANTI 553 (insn_list:REG_DEP_ANTI 17 (nil)))))
    (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
            (nil))))
;; End of basic block 0, registers live:
 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp]

;; Start of basic block 1, registers live: 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp]
(note:HI 22 20 23 1 [bb 1] NOTE_INSN_BASIC_BLOCK)

(note:HI 23 22 68 1 NOTE_INSN_DELETED)

(note:HI 68 23 551 1 NOTE_INSN_DELETED)

(insn:TI 551 68 74 1 (set (reg:SI 0 ax [72])
        (subreg:SI (plus:DI (reg:DI 4 si [orig:64 dataLen ] [64])
                (const_int -1 [0xffffffffffffffff])) 0)) 194 {*lea_1_rex64} (nil)
    (nil))

(insn 74 551 70 1 ./CppStatUtilities.cc:142 (set (reg:DF 21 xmm0 [orig:62 D.34589 ] [62])
        (mem:DF (reg/v/f:DI 5 di [orig:63 data ] [63]) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:TI 70 74 75 1 (parallel [
            (set (reg:SI 0 ax [72])
                (and:SI (reg:SI 0 ax [72])
                    (const_int 7 [0x7])))
            (clobber (reg:CC 17 flags))
        ]) 299 {*andsi_1} (insn_list:REG_DEP_TRUE 551 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 75 70 76 1 ./CppStatUtilities.cc:142 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 21 xmm0 [orig:62 D.34589 ] [62])
            (mem:DF (reg/v/f:DI 1 dx [orig:65 maxVal ] [65]) [3 S8 A64]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_OUTPUT 70 (insn_list:REG_DEP_TRUE 74 (nil)))
    (nil))

(jump_insn:TI 76 75 96 1 ./CppStatUtilities.cc:142 (set (pc)
        (if_then_else (gt (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 611)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 551 (insn_list:REG_DEP_ANTI 70 (insn_list:REG_DEP_ANTI 74 (insn_list:REG_DEP_TRUE 75 (nil)))))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 1, registers live:
 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0]

;; Start of basic block 2, registers live: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp]
(code_label:HI 96 76 92 2 19 "" [1 uses])

(note:HI 92 96 88 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn:TI 88 92 701 2 ./CppStatUtilities.cc:140 (set (reg/v:SI 38 r9 [orig:77 i ] [77])
        (const_int 1 [0x1])) 40 {*movsi_1} (nil)
    (nil))

(note 701 88 550 2 ( i (expr_list:REG_DEP_TRUE (reg/v:SI 38 r9 [orig:77 i ] [77])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn 550 701 90 2 ./CppStatUtilities.cc:140 (set (reg/f:DI 37 r8 [orig:75 ivtmp.221 ] [75])
        (plus:DI (reg/v/f:DI 5 di [orig:63 data ] [63])
            (const_int 8 [0x8]))) 196 {*lea_2_rex64} (nil)
    (nil))

(insn:TI 90 550 91 2 ./CppStatUtilities.cc:140 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 38 r9 [orig:77 i ] [77])
            (reg/v:SI 4 si [orig:64 dataLen ] [64]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_TRUE 88 (nil))
    (nil))

(jump_insn:TI 91 90 315 2 ./CppStatUtilities.cc:140 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 54)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 88 (insn_list:REG_DEP_ANTI 550 (insn_list:REG_DEP_TRUE 90 (nil))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
            (nil))))
;; End of basic block 2, registers live:
 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9]

;; Start of basic block 3, registers live: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9]
(note:HI 315 91 313 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn:TI 313 315 314 3 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [72])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (nil)
    (nil))

(jump_insn:TI 314 313 284 3 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 25)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 313 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1250 [0x4e2])
            (nil))))
;; End of basic block 3, registers live:
 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9]

;; Start of basic block 4, registers live: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9]
(note:HI 284 314 282 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn:TI 282 284 283 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [72])
            (const_int 1 [0x1]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 283 282 253 4 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 532)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 282 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1428 [0x594])
            (nil))))
;; End of basic block 4, registers live:
 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9]

;; Start of basic block 5, registers live: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9]
(note:HI 253 283 251 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn:TI 251 253 252 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [72])
            (const_int 2 [0x2]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 252 251 222 5 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 533)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 251 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1666 [0x682])
            (nil))))
;; End of basic block 5, registers live:
 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9]

;; Start of basic block 6, registers live: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9]
(note:HI 222 252 220 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn:TI 220 222 221 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [72])
            (const_int 3 [0x3]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 221 220 191 6 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 534)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 220 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 2000 [0x7d0])
            (nil))))
;; End of basic block 6, registers live:
 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9]

;; Start of basic block 7, registers live: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9]
(note:HI 191 221 189 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn:TI 189 191 190 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [72])
            (const_int 4 [0x4]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 190 189 160 7 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 535)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 189 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 2500 [0x9c4])
            (nil))))
;; End of basic block 7, registers live:
 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9]

;; Start of basic block 8, registers live: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9]
(note:HI 160 190 158 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn:TI 158 160 159 8 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [72])
            (const_int 5 [0x5]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 159 158 129 8 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 536)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 158 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 3333 [0xd05])
            (nil))))
;; End of basic block 8, registers live:
 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9]

;; Start of basic block 9, registers live: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9]
(note:HI 129 159 127 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn:TI 127 129 128 9 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [72])
            (const_int 6 [0x6]))) 5 {*cmpsi_1_insn} (nil)
    (expr_list:REG_DEAD (reg:SI 0 ax [72])
        (nil)))

(jump_insn:TI 128 127 104 9 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 537)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 127 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 9, registers live:
 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9]

;; Start of basic block 10, registers live: 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp]
(note:HI 104 128 101 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn:TI 101 104 102 10 ./CppStatUtilities.cc:142 (set (reg:DF 21 xmm0 [orig:81 D.34589 ] [81])
        (mem:DF (plus:DI (reg/v/f:DI 5 di [orig:63 data ] [63])
                (const_int 8 [0x8])) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:TI 102 101 103 10 ./CppStatUtilities.cc:142 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 21 xmm0 [orig:81 D.34589 ] [81])
            (mem:DF (reg/v/f:DI 1 dx [orig:65 maxVal ] [65]) [3 S8 A64]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_TRUE 101 (nil))
    (nil))

(jump_insn:TI 103 102 110 10 ./CppStatUtilities.cc:142 (set (pc)
        (if_then_else (unle (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 123)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 101 (insn_list:REG_DEP_TRUE 102 (nil)))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 10, registers live:
 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0]

;; Start of basic block 11, registers live: 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0]
(note:HI 110 103 107 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn:TI 107 110 109 11 ./CppStatUtilities.cc:144 (set (mem:DF (reg/v/f:DI 1 dx [orig:65 maxVal ] [65]) [3 S8 A64])
        (reg:DF 21 xmm0 [orig:81 D.34589 ] [81])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:81 D.34589 ] [81])
        (nil)))

(insn 109 107 123 11 ./CppStatUtilities.cc:145 (set (mem:SI (reg/v/f:DI 2 cx [orig:66 maxInd ] [66]) [5 S4 A32])
        (const_int 1 [0x1])) 40 {*movsi_1} (nil)
    (nil))
;; End of basic block 11, registers live:
 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp]

;; Start of basic block 12, registers live: 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp]
(code_label:HI 123 109 119 12 21 "" [1 uses])

(note:HI 119 123 549 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn:TI 549 119 115 12 ./CppStatUtilities.cc:140 (set (reg/f:DI 37 r8 [orig:75 ivtmp.221 ] [75])
        (plus:DI (reg/v/f:DI 5 di [orig:63 data ] [63])
            (const_int 16 [0x10]))) 196 {*lea_2_rex64} (nil)
    (expr_list:REG_DEAD (reg/v/f:DI 5 di [orig:63 data ] [63])
        (nil)))

(insn 115 549 537 12 ./CppStatUtilities.cc:140 (set (reg/v:SI 38 r9 [orig:77 i ] [77])
        (const_int 2 [0x2])) 40 {*movsi_1} (nil)
    (expr_list:REG_EQUAL (const_int 2 [0x2])
        (nil)))
;; End of basic block 12, registers live:
 1 [dx] 2 [cx] 4 [si] 7 [sp] 37 [r8] 38 [r9]

;; Start of basic block 13, registers live: 1 [dx] 2 [cx] 4 [si] 7 [sp] 37 [r8] 38 [r9]
(code_label:HI 537 115 135 13 65 "" [1 uses])

(note:HI 135 537 132 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn:TI 132 135 133 13 ./CppStatUtilities.cc:142 (set (reg:DF 21 xmm0 [orig:82 D.34589 ] [82])
        (mem:DF (reg/f:DI 37 r8 [orig:75 ivtmp.221 ] [75]) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:TI 133 132 134 13 ./CppStatUtilities.cc:142 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 21 xmm0 [orig:82 D.34589 ] [82])
            (mem:DF (reg/v/f:DI 1 dx [orig:65 maxVal ] [65]) [3 S8 A64]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_TRUE 132 (nil))
    (nil))

(jump_insn:TI 134 133 141 13 ./CppStatUtilities.cc:142 (set (pc)
        (if_then_else (unle (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 154)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 132 (insn_list:REG_DEP_TRUE 133 (nil)))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 13, registers live:
 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8] 38 [r9]

;; Start of basic block 14, registers live: 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8] 38 [r9]
(note:HI 141 134 138 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn:TI 138 141 140 14 ./CppStatUtilities.cc:144 (set (mem:DF (reg/v/f:DI 1 dx [orig:65 maxVal ] [65]) [3 S8 A64])
        (reg:DF 21 xmm0 [orig:82 D.34589 ] [82])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:82 D.34589 ] [82])
        (nil)))

(insn 140 138 154 14 ./CppStatUtilities.cc:145 (set (mem:SI (reg/v/f:DI 2 cx [orig:66 maxInd ] [66]) [5 S4 A32])
        (reg/v:SI 38 r9 [orig:77 i ] [77])) 40 {*movsi_1} (nil)
    (nil))
;; End of basic block 14, registers live:
 1 [dx] 2 [cx] 4 [si] 7 [sp] 37 [r8] 38 [r9]

;; Start of basic block 15, registers live: 1 [dx] 2 [cx] 4 [si] 7 [sp] 37 [r8] 38 [r9]
(code_label:HI 154 140 150 15 24 "" [1 uses])

(note:HI 150 154 146 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn:TI 146 150 147 15 ./CppStatUtilities.cc:140 (parallel [
            (set (reg/v:SI 38 r9 [orig:77 i ] [77])
                (plus:SI (reg/v:SI 38 r9 [orig:77 i ] [77])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 147 146 536 15 ./CppStatUtilities.cc:140 (parallel [
            (set (reg/f:DI 37 r8 [orig:75 ivtmp.221 ] [75])
                (plus:DI (reg/f:DI 37 r8 [orig:75 ivtmp.221 ] [75])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 15, registers live:
 1 [dx] 2 [cx] 4 [si] 7 [sp] 37 [r8] 38 [r9]

;; Start of basic block 16, registers live: 1 [dx] 2 [cx] 4 [si] 7 [sp] 37 [r8] 38 [r9]
(code_label:HI 536 147 166 16 64 "" [1 uses])

(note:HI 166 536 163 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn:TI 163 166 164 16 ./CppStatUtilities.cc:142 (set (reg:DF 21 xmm0 [orig:83 D.34589 ] [83])
        (mem:DF (reg/f:DI 37 r8 [orig:75 ivtmp.221 ] [75]) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:TI 164 163 165 16 ./CppStatUtilities.cc:142 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 21 xmm0 [orig:83 D.34589 ] [83])
            (mem:DF (reg/v/f:DI 1 dx [orig:65 maxVal ] [65]) [3 S8 A64]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_TRUE 163 (nil))
    (nil))

(jump_insn:TI 165 164 172 16 ./CppStatUtilities.cc:142 (set (pc)
        (if_then_else (unle (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 185)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 163 (insn_list:REG_DEP_TRUE 164 (nil)))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 16, registers live:
 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8] 38 [r9]

;; Start of basic block 17, registers live: 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8] 38 [r9]
(note:HI 172 165 169 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn:TI 169 172 171 17 ./CppStatUtilities.cc:144 (set (mem:DF (reg/v/f:DI 1 dx [orig:65 maxVal ] [65]) [3 S8 A64])
        (reg:DF 21 xmm0 [orig:83 D.34589 ] [83])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:83 D.34589 ] [83])
        (nil)))

(insn 171 169 185 17 ./CppStatUtilities.cc:145 (set (mem:SI (reg/v/f:DI 2 cx [orig:66 maxInd ] [66]) [5 S4 A32])
        (reg/v:SI 38 r9 [orig:77 i ] [77])) 40 {*movsi_1} (nil)
    (nil))
;; End of basic block 17, registers live:
 1 [dx] 2 [cx] 4 [si] 7 [sp] 37 [r8] 38 [r9]

;; Start of basic block 18, registers live: 1 [dx] 2 [cx] 4 [si] 7 [sp] 37 [r8] 38 [r9]
(code_label:HI 185 171 181 18 27 "" [1 uses])

(note:HI 181 185 177 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn:TI 177 181 178 18 ./CppStatUtilities.cc:140 (parallel [
            (set (reg/v:SI 38 r9 [orig:77 i ] [77])
                (plus:SI (reg/v:SI 38 r9 [orig:77 i ] [77])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 178 177 535 18 ./CppStatUtilities.cc:140 (parallel [
            (set (reg/f:DI 37 r8 [orig:75 ivtmp.221 ] [75])
                (plus:DI (reg/f:DI 37 r8 [orig:75 ivtmp.221 ] [75])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 18, registers live:
 1 [dx] 2 [cx] 4 [si] 7 [sp] 37 [r8] 38 [r9]

;; Start of basic block 19, registers live: 1 [dx] 2 [cx] 4 [si] 7 [sp] 37 [r8] 38 [r9]
(code_label:HI 535 178 197 19 63 "" [1 uses])

(note:HI 197 535 194 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn:TI 194 197 195 19 ./CppStatUtilities.cc:142 (set (reg:DF 21 xmm0 [orig:84 D.34589 ] [84])
        (mem:DF (reg/f:DI 37 r8 [orig:75 ivtmp.221 ] [75]) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:TI 195 194 196 19 ./CppStatUtilities.cc:142 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 21 xmm0 [orig:84 D.34589 ] [84])
            (mem:DF (reg/v/f:DI 1 dx [orig:65 maxVal ] [65]) [3 S8 A64]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_TRUE 194 (nil))
    (nil))

(jump_insn:TI 196 195 216 19 ./CppStatUtilities.cc:142 (set (pc)
        (if_then_else (gt (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 612)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 194 (insn_list:REG_DEP_TRUE 195 (nil)))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 19, registers live:
 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8] 38 [r9]

;; Start of basic block 20, registers live: 1 [dx] 2 [cx] 4 [si] 7 [sp] 37 [r8] 38 [r9]
(code_label:HI 216 196 212 20 30 "" [1 uses])

(note:HI 212 216 208 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn:TI 208 212 209 20 ./CppStatUtilities.cc:140 (parallel [
            (set (reg/v:SI 38 r9 [orig:77 i ] [77])
                (plus:SI (reg/v:SI 38 r9 [orig:77 i ] [77])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 209 208 534 20 ./CppStatUtilities.cc:140 (parallel [
            (set (reg/f:DI 37 r8 [orig:75 ivtmp.221 ] [75])
                (plus:DI (reg/f:DI 37 r8 [orig:75 ivtmp.221 ] [75])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 20, registers live:
 1 [dx] 2 [cx] 4 [si] 7 [sp] 37 [r8] 38 [r9]

;; Start of basic block 21, registers live: 1 [dx] 2 [cx] 4 [si] 7 [sp] 37 [r8] 38 [r9]
(code_label:HI 534 209 228 21 62 "" [1 uses])

(note:HI 228 534 225 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn:TI 225 228 226 21 ./CppStatUtilities.cc:142 (set (reg:DF 21 xmm0 [orig:85 D.34589 ] [85])
        (mem:DF (reg/f:DI 37 r8 [orig:75 ivtmp.221 ] [75]) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:TI 226 225 227 21 ./CppStatUtilities.cc:142 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 21 xmm0 [orig:85 D.34589 ] [85])
            (mem:DF (reg/v/f:DI 1 dx [orig:65 maxVal ] [65]) [3 S8 A64]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_TRUE 225 (nil))
    (nil))

(jump_insn:TI 227 226 247 21 ./CppStatUtilities.cc:142 (set (pc)
        (if_then_else (gt (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 613)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 225 (insn_list:REG_DEP_TRUE 226 (nil)))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 21, registers live:
 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8] 38 [r9]

;; Start of basic block 22, registers live: 1 [dx] 2 [cx] 4 [si] 7 [sp] 37 [r8] 38 [r9]
(code_label:HI 247 227 243 22 33 "" [1 uses])

(note:HI 243 247 239 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(insn:TI 239 243 240 22 ./CppStatUtilities.cc:140 (parallel [
            (set (reg/v:SI 38 r9 [orig:77 i ] [77])
                (plus:SI (reg/v:SI 38 r9 [orig:77 i ] [77])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 240 239 533 22 ./CppStatUtilities.cc:140 (parallel [
            (set (reg/f:DI 37 r8 [orig:75 ivtmp.221 ] [75])
                (plus:DI (reg/f:DI 37 r8 [orig:75 ivtmp.221 ] [75])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 22, registers live:
 1 [dx] 2 [cx] 4 [si] 7 [sp] 37 [r8] 38 [r9]

;; Start of basic block 23, registers live: 1 [dx] 2 [cx] 4 [si] 7 [sp] 37 [r8] 38 [r9]
(code_label:HI 533 240 259 23 61 "" [1 uses])

(note:HI 259 533 256 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(insn:TI 256 259 257 23 ./CppStatUtilities.cc:142 (set (reg:DF 21 xmm0 [orig:86 D.34589 ] [86])
        (mem:DF (reg/f:DI 37 r8 [orig:75 ivtmp.221 ] [75]) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:TI 257 256 258 23 ./CppStatUtilities.cc:142 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 21 xmm0 [orig:86 D.34589 ] [86])
            (mem:DF (reg/v/f:DI 1 dx [orig:65 maxVal ] [65]) [3 S8 A64]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_TRUE 256 (nil))
    (nil))

(jump_insn:TI 258 257 278 23 ./CppStatUtilities.cc:142 (set (pc)
        (if_then_else (gt (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 614)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 256 (insn_list:REG_DEP_TRUE 257 (nil)))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 23, registers live:
 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8] 38 [r9]

;; Start of basic block 24, registers live: 1 [dx] 2 [cx] 4 [si] 7 [sp] 37 [r8] 38 [r9]
(code_label:HI 278 258 274 24 36 "" [1 uses])

(note:HI 274 278 270 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(insn:TI 270 274 271 24 ./CppStatUtilities.cc:140 (parallel [
            (set (reg/v:SI 38 r9 [orig:77 i ] [77])
                (plus:SI (reg/v:SI 38 r9 [orig:77 i ] [77])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 271 270 532 24 ./CppStatUtilities.cc:140 (parallel [
            (set (reg/f:DI 37 r8 [orig:75 ivtmp.221 ] [75])
                (plus:DI (reg/f:DI 37 r8 [orig:75 ivtmp.221 ] [75])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 24, registers live:
 1 [dx] 2 [cx] 4 [si] 7 [sp] 37 [r8] 38 [r9]

;; Start of basic block 25, registers live: 1 [dx] 2 [cx] 4 [si] 7 [sp] 37 [r8] 38 [r9]
(code_label:HI 532 271 290 25 60 "" [1 uses])

(note:HI 290 532 287 25 [bb 25] NOTE_INSN_BASIC_BLOCK)

(insn:TI 287 290 288 25 ./CppStatUtilities.cc:142 (set (reg:DF 21 xmm0 [orig:87 D.34589 ] [87])
        (mem:DF (reg/f:DI 37 r8 [orig:75 ivtmp.221 ] [75]) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:TI 288 287 289 25 ./CppStatUtilities.cc:142 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 21 xmm0 [orig:87 D.34589 ] [87])
            (mem:DF (reg/v/f:DI 1 dx [orig:65 maxVal ] [65]) [3 S8 A64]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_TRUE 287 (nil))
    (nil))

(jump_insn:TI 289 288 305 25 ./CppStatUtilities.cc:142 (set (pc)
        (if_then_else (gt (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 615)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 287 (insn_list:REG_DEP_TRUE 288 (nil)))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 25, registers live:
 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8] 38 [r9]

;; Start of basic block 26, registers live: 1 [dx] 2 [cx] 4 [si] 7 [sp] 37 [r8] 38 [r9]
(note:HI 305 289 301 26 [bb 26] NOTE_INSN_BASIC_BLOCK)

(insn:TI 301 305 302 26 ./CppStatUtilities.cc:140 (parallel [
            (set (reg/v:SI 38 r9 [orig:77 i ] [77])
                (plus:SI (reg/v:SI 38 r9 [orig:77 i ] [77])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 302 301 303 26 ./CppStatUtilities.cc:140 (parallel [
            (set (reg/f:DI 37 r8 [orig:75 ivtmp.221 ] [75])
                (plus:DI (reg/f:DI 37 r8 [orig:75 ivtmp.221 ] [75])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 303 302 304 26 ./CppStatUtilities.cc:140 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 38 r9 [orig:77 i ] [77])
            (reg/v:SI 4 si [orig:64 dataLen ] [64]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_OUTPUT 302 (insn_list:REG_DEP_TRUE 301 (nil)))
    (nil))

(jump_insn:TI 304 303 60 26 ./CppStatUtilities.cc:140 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 54)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 301 (insn_list:REG_DEP_ANTI 302 (insn_list:REG_DEP_TRUE 303 (nil))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
            (nil))))
;; End of basic block 26, registers live:
 1 [dx] 2 [cx] 4 [si] 7 [sp] 37 [r8] 38 [r9]

(note:HI 60 304 702 NOTE_INSN_LOOP_BEG)

(note 702 60 25 27 ( i (expr_list:REG_DEP_TRUE (reg/v:SI 38 r9 [orig:77 i ] [77])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 27, registers live: 1 [dx] 2 [cx] 4 [si] 7 [sp] 37 [r8] 38 [r9]
(code_label:HI 25 702 26 27 13 "" [4 uses])

(note:HI 26 25 27 27 [bb 27] NOTE_INSN_BASIC_BLOCK)

(note:HI 27 26 28 27 ("./CppStatUtilities.cc") 142)

(insn:TI 28 27 29 27 ./CppStatUtilities.cc:142 (set (reg:DF 21 xmm0 [orig:76 D.34589 ] [76])
        (mem:DF (reg/f:DI 37 r8 [orig:75 ivtmp.221 ] [75]) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:TI 29 28 30 27 ./CppStatUtilities.cc:142 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 21 xmm0 [orig:76 D.34589 ] [76])
            (mem:DF (reg/v/f:DI 1 dx [orig:65 maxVal ] [65]) [3 S8 A64]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_TRUE 28 (nil))
    (nil))

(jump_insn:TI 30 29 41 27 ./CppStatUtilities.cc:142 (set (pc)
        (if_then_else (gt (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 616)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 28 (insn_list:REG_DEP_TRUE 29 (nil)))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 27, registers live:
 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8] 38 [r9]

;; Start of basic block 28, registers live: 1 [dx] 2 [cx] 4 [si] 7 [sp] 37 [r8] 38 [r9]
(note:HI 41 30 318 28 [bb 28] NOTE_INSN_BASIC_BLOCK)

(insn:TI 318 41 548 28 ./CppStatUtilities.cc:142 (set (reg:DF 21 xmm0 [orig:80 D.34589 ] [80])
        (mem:DF (plus:DI (reg/f:DI 37 r8 [orig:75 ivtmp.221 ] [75])
                (const_int 8 [0x8])) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn 548 318 319 28 ./CppStatUtilities.cc:140 (set (reg:SI 0 ax [73])
        (subreg:SI (plus:DI (reg:DI 38 r9 [orig:77 i ] [77])
                (const_int 1 [0x1])) 0)) 194 {*lea_1_rex64} (nil)
    (nil))

(insn:TI 319 548 320 28 ./CppStatUtilities.cc:142 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 21 xmm0 [orig:80 D.34589 ] [80])
            (mem:DF (reg/v/f:DI 1 dx [orig:65 maxVal ] [65]) [3 S8 A64]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_TRUE 318 (nil))
    (nil))

(jump_insn:TI 320 319 340 28 ./CppStatUtilities.cc:142 (set (pc)
        (if_then_else (gt (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 617)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 548 (insn_list:REG_DEP_ANTI 318 (insn_list:REG_DEP_TRUE 319 (nil))))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 28, registers live:
 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8] 38 [r9]

;; Start of basic block 29, registers live: 1 [dx] 2 [cx] 4 [si] 7 [sp] 37 [r8] 38 [r9]
(code_label:HI 340 320 336 29 42 "" [1 uses])

(note:HI 336 340 344 29 [bb 29] NOTE_INSN_BASIC_BLOCK)

(insn:TI 344 336 547 29 ./CppStatUtilities.cc:142 (set (reg:DF 21 xmm0 [orig:90 D.34589 ] [90])
        (mem:DF (plus:DI (reg/f:DI 37 r8 [orig:75 ivtmp.221 ] [75])
                (const_int 16 [0x10])) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn 547 344 345 29 ./CppStatUtilities.cc:140 (set (reg/v:SI 0 ax [orig:88 i ] [88])
        (subreg:SI (plus:DI (reg:DI 38 r9 [orig:77 i ] [77])
                (const_int 2 [0x2])) 0)) 194 {*lea_1_rex64} (nil)
    (nil))

(insn:TI 345 547 346 29 ./CppStatUtilities.cc:142 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 21 xmm0 [orig:90 D.34589 ] [90])
            (mem:DF (reg/v/f:DI 1 dx [orig:65 maxVal ] [65]) [3 S8 A64]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_TRUE 344 (nil))
    (nil))

(jump_insn:TI 346 345 703 29 ./CppStatUtilities.cc:142 (set (pc)
        (if_then_else (gt (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 618)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 547 (insn_list:REG_DEP_ANTI 344 (insn_list:REG_DEP_TRUE 345 (nil))))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 29, registers live:
 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8] 38 [r9]

(note 703 346 366 30 ( i (expr_list:REG_DEP_TRUE (reg/v:SI 0 ax [orig:88 i ] [88])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 30, registers live: 1 [dx] 2 [cx] 4 [si] 7 [sp] 37 [r8] 38 [r9]
(code_label:HI 366 703 362 30 44 "" [1 uses])

(note:HI 362 366 370 30 [bb 30] NOTE_INSN_BASIC_BLOCK)

(insn:TI 370 362 546 30 ./CppStatUtilities.cc:142 (set (reg:DF 21 xmm0 [orig:93 D.34589 ] [93])
        (mem:DF (plus:DI (reg/f:DI 37 r8 [orig:75 ivtmp.221 ] [75])
                (const_int 24 [0x18])) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn 546 370 371 30 ./CppStatUtilities.cc:140 (set (reg/v:SI 0 ax [orig:91 i ] [91])
        (subreg:SI (plus:DI (reg:DI 38 r9 [orig:77 i ] [77])
                (const_int 3 [0x3])) 0)) 194 {*lea_1_rex64} (nil)
    (nil))

(insn:TI 371 546 372 30 ./CppStatUtilities.cc:142 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 21 xmm0 [orig:93 D.34589 ] [93])
            (mem:DF (reg/v/f:DI 1 dx [orig:65 maxVal ] [65]) [3 S8 A64]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_TRUE 370 (nil))
    (nil))

(jump_insn:TI 372 371 392 30 ./CppStatUtilities.cc:142 (set (pc)
        (if_then_else (gt (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 619)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 546 (insn_list:REG_DEP_ANTI 370 (insn_list:REG_DEP_TRUE 371 (nil))))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 30, registers live:
 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8] 38 [r9]

;; Start of basic block 31, registers live: 1 [dx] 2 [cx] 4 [si] 7 [sp] 37 [r8] 38 [r9]
(code_label:HI 392 372 388 31 46 "" [1 uses])

(note:HI 388 392 396 31 [bb 31] NOTE_INSN_BASIC_BLOCK)

(insn:TI 396 388 545 31 ./CppStatUtilities.cc:142 (set (reg:DF 21 xmm0 [orig:96 D.34589 ] [96])
        (mem:DF (plus:DI (reg/f:DI 37 r8 [orig:75 ivtmp.221 ] [75])
                (const_int 32 [0x20])) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn 545 396 397 31 ./CppStatUtilities.cc:140 (set (reg/v:SI 0 ax [orig:94 i ] [94])
        (subreg:SI (plus:DI (reg:DI 38 r9 [orig:77 i ] [77])
                (const_int 4 [0x4])) 0)) 194 {*lea_1_rex64} (nil)
    (nil))

(insn:TI 397 545 398 31 ./CppStatUtilities.cc:142 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 21 xmm0 [orig:96 D.34589 ] [96])
            (mem:DF (reg/v/f:DI 1 dx [orig:65 maxVal ] [65]) [3 S8 A64]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_TRUE 396 (nil))
    (nil))

(jump_insn:TI 398 397 418 31 ./CppStatUtilities.cc:142 (set (pc)
        (if_then_else (gt (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 620)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 545 (insn_list:REG_DEP_ANTI 396 (insn_list:REG_DEP_TRUE 397 (nil))))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 31, registers live:
 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8] 38 [r9]

;; Start of basic block 32, registers live: 1 [dx] 2 [cx] 4 [si] 7 [sp] 37 [r8] 38 [r9]
(code_label:HI 418 398 414 32 48 "" [1 uses])

(note:HI 414 418 422 32 [bb 32] NOTE_INSN_BASIC_BLOCK)

(insn:TI 422 414 544 32 ./CppStatUtilities.cc:142 (set (reg:DF 21 xmm0 [orig:99 D.34589 ] [99])
        (mem:DF (plus:DI (reg/f:DI 37 r8 [orig:75 ivtmp.221 ] [75])
                (const_int 40 [0x28])) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn 544 422 423 32 ./CppStatUtilities.cc:140 (set (reg/v:SI 0 ax [orig:97 i ] [97])
        (subreg:SI (plus:DI (reg:DI 38 r9 [orig:77 i ] [77])
                (const_int 5 [0x5])) 0)) 194 {*lea_1_rex64} (nil)
    (nil))

(insn:TI 423 544 424 32 ./CppStatUtilities.cc:142 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 21 xmm0 [orig:99 D.34589 ] [99])
            (mem:DF (reg/v/f:DI 1 dx [orig:65 maxVal ] [65]) [3 S8 A64]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_TRUE 422 (nil))
    (nil))

(jump_insn:TI 424 423 444 32 ./CppStatUtilities.cc:142 (set (pc)
        (if_then_else (gt (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 621)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 544 (insn_list:REG_DEP_ANTI 422 (insn_list:REG_DEP_TRUE 423 (nil))))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 32, registers live:
 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8] 38 [r9]

;; Start of basic block 33, registers live: 1 [dx] 2 [cx] 4 [si] 7 [sp] 37 [r8] 38 [r9]
(code_label:HI 444 424 440 33 50 "" [1 uses])

(note:HI 440 444 448 33 [bb 33] NOTE_INSN_BASIC_BLOCK)

(insn:TI 448 440 543 33 ./CppStatUtilities.cc:142 (set (reg:DF 21 xmm0 [orig:102 D.34589 ] [102])
        (mem:DF (plus:DI (reg/f:DI 37 r8 [orig:75 ivtmp.221 ] [75])
                (const_int 48 [0x30])) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn 543 448 449 33 ./CppStatUtilities.cc:140 (set (reg/v:SI 0 ax [orig:100 i ] [100])
        (subreg:SI (plus:DI (reg:DI 38 r9 [orig:77 i ] [77])
                (const_int 6 [0x6])) 0)) 194 {*lea_1_rex64} (nil)
    (nil))

(insn:TI 449 543 450 33 ./CppStatUtilities.cc:142 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 21 xmm0 [orig:102 D.34589 ] [102])
            (mem:DF (reg/v/f:DI 1 dx [orig:65 maxVal ] [65]) [3 S8 A64]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_TRUE 448 (nil))
    (nil))

(jump_insn:TI 450 449 470 33 ./CppStatUtilities.cc:142 (set (pc)
        (if_then_else (gt (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 622)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 543 (insn_list:REG_DEP_ANTI 448 (insn_list:REG_DEP_TRUE 449 (nil))))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 33, registers live:
 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8] 38 [r9]

;; Start of basic block 34, registers live: 1 [dx] 2 [cx] 4 [si] 7 [sp] 37 [r8] 38 [r9]
(code_label:HI 470 450 466 34 52 "" [1 uses])

(note:HI 466 470 474 34 [bb 34] NOTE_INSN_BASIC_BLOCK)

(insn:TI 474 466 542 34 ./CppStatUtilities.cc:142 (set (reg:DF 21 xmm0 [orig:105 D.34589 ] [105])
        (mem:DF (plus:DI (reg/f:DI 37 r8 [orig:75 ivtmp.221 ] [75])
                (const_int 56 [0x38])) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn 542 474 475 34 ./CppStatUtilities.cc:140 (set (reg/v:SI 0 ax [orig:103 i ] [103])
        (subreg:SI (plus:DI (reg:DI 38 r9 [orig:77 i ] [77])
                (const_int 7 [0x7])) 0)) 194 {*lea_1_rex64} (nil)
    (nil))

(insn:TI 475 542 476 34 ./CppStatUtilities.cc:142 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 21 xmm0 [orig:105 D.34589 ] [105])
            (mem:DF (reg/v/f:DI 1 dx [orig:65 maxVal ] [65]) [3 S8 A64]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_TRUE 474 (nil))
    (nil))

(jump_insn:TI 476 475 496 34 ./CppStatUtilities.cc:142 (set (pc)
        (if_then_else (gt (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 623)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 542 (insn_list:REG_DEP_ANTI 474 (insn_list:REG_DEP_TRUE 475 (nil))))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 34, registers live:
 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8] 38 [r9]

;; Start of basic block 35, registers live: 1 [dx] 2 [cx] 4 [si] 7 [sp] 37 [r8] 38 [r9]
(code_label:HI 496 476 492 35 54 "" [1 uses])

(note:HI 492 496 488 35 [bb 35] NOTE_INSN_BASIC_BLOCK)

(insn:TI 488 492 489 35 ./CppStatUtilities.cc:140 (parallel [
            (set (reg/v:SI 38 r9 [orig:77 i ] [77])
                (plus:SI (reg/v:SI 38 r9 [orig:77 i ] [77])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 489 488 490 35 ./CppStatUtilities.cc:140 (parallel [
            (set (reg/f:DI 37 r8 [orig:75 ivtmp.221 ] [75])
                (plus:DI (reg/f:DI 37 r8 [orig:75 ivtmp.221 ] [75])
                    (const_int 64 [0x40])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 490 489 491 35 ./CppStatUtilities.cc:140 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 38 r9 [orig:77 i ] [77])
            (reg/v:SI 4 si [orig:64 dataLen ] [64]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_OUTPUT 489 (insn_list:REG_DEP_TRUE 488 (nil)))
    (nil))

(jump_insn:TI 491 490 49 35 ./CppStatUtilities.cc:140 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 25)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 488 (insn_list:REG_DEP_ANTI 489 (insn_list:REG_DEP_TRUE 490 (nil))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 9000 [0x2328])
            (nil))))
;; End of basic block 35, registers live:
 1 [dx] 2 [cx] 4 [si] 7 [sp] 37 [r8] 38 [r9]

(note:HI 49 491 50 NOTE_INSN_FUNCTION_END)

(note:HI 50 49 704 ("./CppStatUtilities.cc") 148)

(note 704 50 54 36 ( i (expr_list:REG_DEP_TRUE (reg/v:SI 38 r9 [orig:77 i ] [77])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 36, registers live: 7 [sp]
(code_label:HI 54 704 59 36 17 "" [5 uses])

(note:HI 59 54 73 36 [bb 36] NOTE_INSN_BASIC_BLOCK)

(note:HI 73 59 85 36 NOTE_INSN_DELETED)

(note:HI 85 73 81 36 NOTE_INSN_DELETED)

(note:HI 81 85 87 36 NOTE_INSN_DELETED)

(note:HI 87 81 100 36 NOTE_INSN_DELETED)

(note:HI 100 87 112 36 NOTE_INSN_DELETED)

(note:HI 112 100 108 36 NOTE_INSN_DELETED)

(note:HI 108 112 114 36 NOTE_INSN_DELETED)

(note:HI 114 108 131 36 NOTE_INSN_DELETED)

(note:HI 131 114 143 36 NOTE_INSN_DELETED)

(note:HI 143 131 139 36 NOTE_INSN_DELETED)

(note:HI 139 143 145 36 NOTE_INSN_DELETED)

(note:HI 145 139 162 36 NOTE_INSN_DELETED)

(note:HI 162 145 174 36 NOTE_INSN_DELETED)

(note:HI 174 162 170 36 NOTE_INSN_DELETED)

(note:HI 170 174 176 36 NOTE_INSN_DELETED)

(note:HI 176 170 193 36 NOTE_INSN_DELETED)

(note:HI 193 176 205 36 NOTE_INSN_DELETED)

(note:HI 205 193 201 36 NOTE_INSN_DELETED)

(note:HI 201 205 207 36 NOTE_INSN_DELETED)

(note:HI 207 201 224 36 NOTE_INSN_DELETED)

(note:HI 224 207 236 36 NOTE_INSN_DELETED)

(note:HI 236 224 232 36 NOTE_INSN_DELETED)

(note:HI 232 236 238 36 NOTE_INSN_DELETED)

(note:HI 238 232 255 36 NOTE_INSN_DELETED)

(note:HI 255 238 267 36 NOTE_INSN_DELETED)

(note:HI 267 255 263 36 NOTE_INSN_DELETED)

(note:HI 263 267 269 36 NOTE_INSN_DELETED)

(note:HI 269 263 286 36 NOTE_INSN_DELETED)

(note:HI 286 269 298 36 NOTE_INSN_DELETED)

(note:HI 298 286 294 36 NOTE_INSN_DELETED)

(note:HI 294 298 300 36 NOTE_INSN_DELETED)

(note:HI 300 294 42 36 NOTE_INSN_DELETED)

(note:HI 42 300 317 36 NOTE_INSN_DELETED)

(note:HI 317 42 329 36 NOTE_INSN_DELETED)

(note:HI 329 317 325 36 NOTE_INSN_DELETED)

(note:HI 325 329 331 36 NOTE_INSN_DELETED)

(note:HI 331 325 343 36 NOTE_INSN_DELETED)

(note:HI 343 331 355 36 NOTE_INSN_DELETED)

(note:HI 355 343 351 36 NOTE_INSN_DELETED)

(note:HI 351 355 357 36 NOTE_INSN_DELETED)

(note:HI 357 351 369 36 NOTE_INSN_DELETED)

(note:HI 369 357 381 36 NOTE_INSN_DELETED)

(note:HI 381 369 377 36 NOTE_INSN_DELETED)

(note:HI 377 381 383 36 NOTE_INSN_DELETED)

(note:HI 383 377 395 36 NOTE_INSN_DELETED)

(note:HI 395 383 407 36 NOTE_INSN_DELETED)

(note:HI 407 395 403 36 NOTE_INSN_DELETED)

(note:HI 403 407 409 36 NOTE_INSN_DELETED)

(note:HI 409 403 421 36 NOTE_INSN_DELETED)

(note:HI 421 409 433 36 NOTE_INSN_DELETED)

(note:HI 433 421 429 36 NOTE_INSN_DELETED)

(note:HI 429 433 435 36 NOTE_INSN_DELETED)

(note:HI 435 429 447 36 NOTE_INSN_DELETED)

(note:HI 447 435 459 36 NOTE_INSN_DELETED)

(note:HI 459 447 455 36 NOTE_INSN_DELETED)

(note:HI 455 459 461 36 NOTE_INSN_DELETED)

(note:HI 461 455 473 36 NOTE_INSN_DELETED)

(note:HI 473 461 485 36 NOTE_INSN_DELETED)

(note:HI 485 473 481 36 NOTE_INSN_DELETED)

(note:HI 481 485 487 36 NOTE_INSN_DELETED)

(note:HI 487 481 556 36 ("./CppStatUtilities.cc") 140)

(jump_insn:TI 556 487 555 36 (return) 562 {return_internal} (nil)
    (nil))
;; End of basic block 36, registers live:
 7 [sp]

(barrier 555 556 705)

(note 705 555 623 37 ( i (expr_list:REG_DEP_TRUE (reg/v:SI 0 ax [orig:103 i ] [103])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 37, registers live: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8] 38 [r9]
(code_label 623 705 483 37 78 "" [2 uses])

(note:HI 483 623 558 37 [bb 37] NOTE_INSN_BASIC_BLOCK)

(insn:TI 558 483 559 37 ./CppStatUtilities.cc:140 (parallel [
            (set (reg/v:SI 38 r9 [orig:77 i ] [77])
                (plus:SI (reg/v:SI 38 r9 [orig:77 i ] [77])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 559 558 480 37 ./CppStatUtilities.cc:140 (parallel [
            (set (reg/f:DI 37 r8 [orig:75 ivtmp.221 ] [75])
                (plus:DI (reg/f:DI 37 r8 [orig:75 ivtmp.221 ] [75])
                    (const_int 64 [0x40])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 480 559 560 37 ./CppStatUtilities.cc:144 (set (mem:DF (reg/v/f:DI 1 dx [orig:65 maxVal ] [65]) [3 S8 A64])
        (reg:DF 21 xmm0 [orig:105 D.34589 ] [105])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:105 D.34589 ] [105])
        (nil)))

(insn:TI 560 480 482 37 ./CppStatUtilities.cc:140 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 38 r9 [orig:77 i ] [77])
            (reg/v:SI 4 si [orig:64 dataLen ] [64]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_OUTPUT 559 (insn_list:REG_DEP_TRUE 558 (nil)))
    (nil))

(insn 482 560 561 37 ./CppStatUtilities.cc:145 (set (mem:SI (reg/v/f:DI 2 cx [orig:66 maxInd ] [66]) [5 S4 A32])
        (reg/v:SI 0 ax [orig:103 i ] [103])) 40 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg/v:SI 0 ax [orig:103 i ] [103])
        (nil)))

(jump_insn:TI 561 482 662 37 ./CppStatUtilities.cc:140 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 25)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 558 (insn_list:REG_DEP_ANTI 559 (insn_list:REG_DEP_TRUE 560 (insn_list:REG_DEP_ANTI 480 (insn_list:REG_DEP_ANTI 482 (nil))))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 9000 [0x2328])
            (nil))))
;; End of basic block 37, registers live:
 1 [dx] 2 [cx] 4 [si] 7 [sp] 37 [r8] 38 [r9]

;; Start of basic block 38, registers live: 7 [sp]
(note 662 561 663 38 [bb 38] NOTE_INSN_BASIC_BLOCK)

(jump_insn 663 662 664 38 (set (pc)
        (label_ref 54)) -1 (nil)
    (nil))
;; End of basic block 38, registers live:
 7 [sp]

(barrier 664 663 622)

;; Start of basic block 39, registers live: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8] 38 [r9]
(code_label 622 664 457 39 77 "" [2 uses])

(note:HI 457 622 454 39 [bb 39] NOTE_INSN_BASIC_BLOCK)

(insn:TI 454 457 456 39 ./CppStatUtilities.cc:144 (set (mem:DF (reg/v/f:DI 1 dx [orig:65 maxVal ] [65]) [3 S8 A64])
        (reg:DF 21 xmm0 [orig:102 D.34589 ] [102])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:102 D.34589 ] [102])
        (nil)))

(insn 456 454 564 39 ./CppStatUtilities.cc:145 (set (mem:SI (reg/v/f:DI 2 cx [orig:66 maxInd ] [66]) [5 S4 A32])
        (reg/v:SI 0 ax [orig:100 i ] [100])) 40 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg/v:SI 0 ax [orig:100 i ] [100])
        (nil)))

(insn 564 456 565 39 ./CppStatUtilities.cc:140 (set (reg/v:SI 0 ax [orig:103 i ] [103])
        (subreg:SI (plus:DI (reg:DI 38 r9 [orig:77 i ] [77])
                (const_int 7 [0x7])) 0)) 194 {*lea_1_rex64} (insn_list:REG_DEP_ANTI 456 (nil))
    (nil))

(insn:TI 565 564 566 39 ./CppStatUtilities.cc:142 (set (reg:DF 21 xmm0 [orig:105 D.34589 ] [105])
        (mem:DF (plus:DI (reg/f:DI 37 r8 [orig:75 ivtmp.221 ] [75])
                (const_int 56 [0x38])) [3 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 454 (nil))
    (nil))

(insn:TI 566 565 567 39 ./CppStatUtilities.cc:142 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 21 xmm0 [orig:105 D.34589 ] [105])
            (mem:DF (reg/v/f:DI 1 dx [orig:65 maxVal ] [65]) [3 S8 A64]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_TRUE 565 (insn_list:REG_DEP_TRUE 454 (nil)))
    (nil))

(jump_insn:TI 567 566 665 39 ./CppStatUtilities.cc:142 (set (pc)
        (if_then_else (unle (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 496)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 564 (insn_list:REG_DEP_ANTI 565 (insn_list:REG_DEP_TRUE 566 (insn_list:REG_DEP_ANTI 454 (insn_list:REG_DEP_ANTI 456 (nil))))))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 39, registers live:
 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8] 38 [r9]

;; Start of basic block 40, registers live: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8] 38 [r9]
(note 665 567 666 40 [bb 40] NOTE_INSN_BASIC_BLOCK)

(jump_insn 666 665 667 40 (set (pc)
        (label_ref 623)) -1 (nil)
    (nil))
;; End of basic block 40, registers live:
 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8] 38 [r9]

(barrier 667 666 621)

;; Start of basic block 41, registers live: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8] 38 [r9]
(code_label 621 667 431 41 76 "" [2 uses])

(note:HI 431 621 428 41 [bb 41] NOTE_INSN_BASIC_BLOCK)

(insn:TI 428 431 430 41 ./CppStatUtilities.cc:144 (set (mem:DF (reg/v/f:DI 1 dx [orig:65 maxVal ] [65]) [3 S8 A64])
        (reg:DF 21 xmm0 [orig:99 D.34589 ] [99])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:99 D.34589 ] [99])
        (nil)))

(insn 430 428 570 41 ./CppStatUtilities.cc:145 (set (mem:SI (reg/v/f:DI 2 cx [orig:66 maxInd ] [66]) [5 S4 A32])
        (reg/v:SI 0 ax [orig:97 i ] [97])) 40 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg/v:SI 0 ax [orig:97 i ] [97])
        (nil)))

(insn 570 430 571 41 ./CppStatUtilities.cc:140 (set (reg/v:SI 0 ax [orig:100 i ] [100])
        (subreg:SI (plus:DI (reg:DI 38 r9 [orig:77 i ] [77])
                (const_int 6 [0x6])) 0)) 194 {*lea_1_rex64} (insn_list:REG_DEP_ANTI 430 (nil))
    (nil))

(insn:TI 571 570 572 41 ./CppStatUtilities.cc:142 (set (reg:DF 21 xmm0 [orig:102 D.34589 ] [102])
        (mem:DF (plus:DI (reg/f:DI 37 r8 [orig:75 ivtmp.221 ] [75])
                (const_int 48 [0x30])) [3 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 428 (nil))
    (nil))

(insn:TI 572 571 573 41 ./CppStatUtilities.cc:142 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 21 xmm0 [orig:102 D.34589 ] [102])
            (mem:DF (reg/v/f:DI 1 dx [orig:65 maxVal ] [65]) [3 S8 A64]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_TRUE 571 (insn_list:REG_DEP_TRUE 428 (nil)))
    (nil))

(jump_insn:TI 573 572 668 41 ./CppStatUtilities.cc:142 (set (pc)
        (if_then_else (unle (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 470)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 570 (insn_list:REG_DEP_ANTI 571 (insn_list:REG_DEP_TRUE 572 (insn_list:REG_DEP_ANTI 428 (insn_list:REG_DEP_ANTI 430 (nil))))))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 41, registers live:
 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8] 38 [r9]

;; Start of basic block 42, registers live: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8] 38 [r9]
(note 668 573 669 42 [bb 42] NOTE_INSN_BASIC_BLOCK)

(jump_insn 669 668 670 42 (set (pc)
        (label_ref 622)) -1 (nil)
    (nil))
;; End of basic block 42, registers live:
 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8] 38 [r9]

(barrier 670 669 620)

;; Start of basic block 43, registers live: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8] 38 [r9]
(code_label 620 670 405 43 75 "" [2 uses])

(note:HI 405 620 402 43 [bb 43] NOTE_INSN_BASIC_BLOCK)

(insn:TI 402 405 404 43 ./CppStatUtilities.cc:144 (set (mem:DF (reg/v/f:DI 1 dx [orig:65 maxVal ] [65]) [3 S8 A64])
        (reg:DF 21 xmm0 [orig:96 D.34589 ] [96])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:96 D.34589 ] [96])
        (nil)))

(insn 404 402 576 43 ./CppStatUtilities.cc:145 (set (mem:SI (reg/v/f:DI 2 cx [orig:66 maxInd ] [66]) [5 S4 A32])
        (reg/v:SI 0 ax [orig:94 i ] [94])) 40 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg/v:SI 0 ax [orig:94 i ] [94])
        (nil)))

(insn 576 404 577 43 ./CppStatUtilities.cc:140 (set (reg/v:SI 0 ax [orig:97 i ] [97])
        (subreg:SI (plus:DI (reg:DI 38 r9 [orig:77 i ] [77])
                (const_int 5 [0x5])) 0)) 194 {*lea_1_rex64} (insn_list:REG_DEP_ANTI 404 (nil))
    (nil))

(insn:TI 577 576 578 43 ./CppStatUtilities.cc:142 (set (reg:DF 21 xmm0 [orig:99 D.34589 ] [99])
        (mem:DF (plus:DI (reg/f:DI 37 r8 [orig:75 ivtmp.221 ] [75])
                (const_int 40 [0x28])) [3 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 402 (nil))
    (nil))

(insn:TI 578 577 579 43 ./CppStatUtilities.cc:142 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 21 xmm0 [orig:99 D.34589 ] [99])
            (mem:DF (reg/v/f:DI 1 dx [orig:65 maxVal ] [65]) [3 S8 A64]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_TRUE 577 (insn_list:REG_DEP_TRUE 402 (nil)))
    (nil))

(jump_insn:TI 579 578 671 43 ./CppStatUtilities.cc:142 (set (pc)
        (if_then_else (unle (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 444)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 576 (insn_list:REG_DEP_ANTI 577 (insn_list:REG_DEP_TRUE 578 (insn_list:REG_DEP_ANTI 402 (insn_list:REG_DEP_ANTI 404 (nil))))))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 43, registers live:
 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8] 38 [r9]

;; Start of basic block 44, registers live: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8] 38 [r9]
(note 671 579 672 44 [bb 44] NOTE_INSN_BASIC_BLOCK)

(jump_insn 672 671 673 44 (set (pc)
        (label_ref 621)) -1 (nil)
    (nil))
;; End of basic block 44, registers live:
 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8] 38 [r9]

(barrier 673 672 619)

;; Start of basic block 45, registers live: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8] 38 [r9]
(code_label 619 673 379 45 74 "" [2 uses])

(note:HI 379 619 376 45 [bb 45] NOTE_INSN_BASIC_BLOCK)

(insn:TI 376 379 378 45 ./CppStatUtilities.cc:144 (set (mem:DF (reg/v/f:DI 1 dx [orig:65 maxVal ] [65]) [3 S8 A64])
        (reg:DF 21 xmm0 [orig:93 D.34589 ] [93])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:93 D.34589 ] [93])
        (nil)))

(insn 378 376 582 45 ./CppStatUtilities.cc:145 (set (mem:SI (reg/v/f:DI 2 cx [orig:66 maxInd ] [66]) [5 S4 A32])
        (reg/v:SI 0 ax [orig:91 i ] [91])) 40 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg/v:SI 0 ax [orig:91 i ] [91])
        (nil)))

(insn 582 378 583 45 ./CppStatUtilities.cc:140 (set (reg/v:SI 0 ax [orig:94 i ] [94])
        (subreg:SI (plus:DI (reg:DI 38 r9 [orig:77 i ] [77])
                (const_int 4 [0x4])) 0)) 194 {*lea_1_rex64} (insn_list:REG_DEP_ANTI 378 (nil))
    (nil))

(insn:TI 583 582 584 45 ./CppStatUtilities.cc:142 (set (reg:DF 21 xmm0 [orig:96 D.34589 ] [96])
        (mem:DF (plus:DI (reg/f:DI 37 r8 [orig:75 ivtmp.221 ] [75])
                (const_int 32 [0x20])) [3 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 376 (nil))
    (nil))

(insn:TI 584 583 585 45 ./CppStatUtilities.cc:142 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 21 xmm0 [orig:96 D.34589 ] [96])
            (mem:DF (reg/v/f:DI 1 dx [orig:65 maxVal ] [65]) [3 S8 A64]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_TRUE 583 (insn_list:REG_DEP_TRUE 376 (nil)))
    (nil))

(jump_insn:TI 585 584 674 45 ./CppStatUtilities.cc:142 (set (pc)
        (if_then_else (unle (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 418)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 582 (insn_list:REG_DEP_ANTI 583 (insn_list:REG_DEP_TRUE 584 (insn_list:REG_DEP_ANTI 376 (insn_list:REG_DEP_ANTI 378 (nil))))))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 45, registers live:
 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8] 38 [r9]

;; Start of basic block 46, registers live: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8] 38 [r9]
(note 674 585 675 46 [bb 46] NOTE_INSN_BASIC_BLOCK)

(jump_insn 675 674 676 46 (set (pc)
        (label_ref 620)) -1 (nil)
    (nil))
;; End of basic block 46, registers live:
 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8] 38 [r9]

(barrier 676 675 618)

;; Start of basic block 47, registers live: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8] 38 [r9]
(code_label 618 676 353 47 73 "" [2 uses])

(note:HI 353 618 350 47 [bb 47] NOTE_INSN_BASIC_BLOCK)

(insn:TI 350 353 352 47 ./CppStatUtilities.cc:144 (set (mem:DF (reg/v/f:DI 1 dx [orig:65 maxVal ] [65]) [3 S8 A64])
        (reg:DF 21 xmm0 [orig:90 D.34589 ] [90])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:90 D.34589 ] [90])
        (nil)))

(insn 352 350 588 47 ./CppStatUtilities.cc:145 (set (mem:SI (reg/v/f:DI 2 cx [orig:66 maxInd ] [66]) [5 S4 A32])
        (reg/v:SI 0 ax [orig:88 i ] [88])) 40 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg/v:SI 0 ax [orig:88 i ] [88])
        (nil)))

(insn 588 352 589 47 ./CppStatUtilities.cc:140 (set (reg/v:SI 0 ax [orig:91 i ] [91])
        (subreg:SI (plus:DI (reg:DI 38 r9 [orig:77 i ] [77])
                (const_int 3 [0x3])) 0)) 194 {*lea_1_rex64} (insn_list:REG_DEP_ANTI 352 (nil))
    (nil))

(insn:TI 589 588 590 47 ./CppStatUtilities.cc:142 (set (reg:DF 21 xmm0 [orig:93 D.34589 ] [93])
        (mem:DF (plus:DI (reg/f:DI 37 r8 [orig:75 ivtmp.221 ] [75])
                (const_int 24 [0x18])) [3 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 350 (nil))
    (nil))

(insn:TI 590 589 591 47 ./CppStatUtilities.cc:142 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 21 xmm0 [orig:93 D.34589 ] [93])
            (mem:DF (reg/v/f:DI 1 dx [orig:65 maxVal ] [65]) [3 S8 A64]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_TRUE 589 (insn_list:REG_DEP_TRUE 350 (nil)))
    (nil))

(jump_insn:TI 591 590 677 47 ./CppStatUtilities.cc:142 (set (pc)
        (if_then_else (unle (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 392)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 588 (insn_list:REG_DEP_ANTI 589 (insn_list:REG_DEP_TRUE 590 (insn_list:REG_DEP_ANTI 350 (insn_list:REG_DEP_ANTI 352 (nil))))))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 47, registers live:
 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8] 38 [r9]

;; Start of basic block 48, registers live: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8] 38 [r9]
(note 677 591 678 48 [bb 48] NOTE_INSN_BASIC_BLOCK)

(jump_insn 678 677 679 48 (set (pc)
        (label_ref 619)) -1 (nil)
    (nil))
;; End of basic block 48, registers live:
 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8] 38 [r9]

(barrier 679 678 706)

(note 706 679 617 49 ( i (expr_list:REG_DEP_TRUE (reg/v:SI 38 r9 [orig:77 i ] [77])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 49, registers live: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8] 38 [r9]
(code_label 617 706 327 49 72 "" [2 uses])

(note:HI 327 617 324 49 [bb 49] NOTE_INSN_BASIC_BLOCK)

(insn:TI 324 327 326 49 ./CppStatUtilities.cc:144 (set (mem:DF (reg/v/f:DI 1 dx [orig:65 maxVal ] [65]) [3 S8 A64])
        (reg:DF 21 xmm0 [orig:80 D.34589 ] [80])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:80 D.34589 ] [80])
        (nil)))

(insn 326 324 594 49 ./CppStatUtilities.cc:145 (set (mem:SI (reg/v/f:DI 2 cx [orig:66 maxInd ] [66]) [5 S4 A32])
        (reg:SI 0 ax [73])) 40 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg:SI 0 ax [73])
        (nil)))

(insn 594 326 595 49 ./CppStatUtilities.cc:140 (set (reg/v:SI 0 ax [orig:88 i ] [88])
        (subreg:SI (plus:DI (reg:DI 38 r9 [orig:77 i ] [77])
                (const_int 2 [0x2])) 0)) 194 {*lea_1_rex64} (insn_list:REG_DEP_ANTI 326 (nil))
    (nil))

(insn:TI 595 594 596 49 ./CppStatUtilities.cc:142 (set (reg:DF 21 xmm0 [orig:90 D.34589 ] [90])
        (mem:DF (plus:DI (reg/f:DI 37 r8 [orig:75 ivtmp.221 ] [75])
                (const_int 16 [0x10])) [3 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 324 (nil))
    (nil))

(insn:TI 596 595 597 49 ./CppStatUtilities.cc:142 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 21 xmm0 [orig:90 D.34589 ] [90])
            (mem:DF (reg/v/f:DI 1 dx [orig:65 maxVal ] [65]) [3 S8 A64]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_TRUE 595 (insn_list:REG_DEP_TRUE 324 (nil)))
    (nil))

(jump_insn:TI 597 596 707 49 ./CppStatUtilities.cc:142 (set (pc)
        (if_then_else (unle (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 366)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 594 (insn_list:REG_DEP_ANTI 595 (insn_list:REG_DEP_TRUE 596 (insn_list:REG_DEP_ANTI 324 (insn_list:REG_DEP_ANTI 326 (nil))))))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 49, registers live:
 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8] 38 [r9]

(note 707 597 680 50 ( i (expr_list:REG_DEP_TRUE (reg/v:SI 0 ax [orig:88 i ] [88])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 50, registers live: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8] 38 [r9]
(note 680 707 681 50 [bb 50] NOTE_INSN_BASIC_BLOCK)

(jump_insn 681 680 682 50 (set (pc)
        (label_ref 618)) -1 (nil)
    (nil))
;; End of basic block 50, registers live:
 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8] 38 [r9]

(barrier 682 681 36)

(note:HI 36 682 708 ("./CppStatUtilities.cc") 144)

(note 708 36 616 51 ( i (expr_list:REG_DEP_TRUE (reg/v:SI 38 r9 [orig:77 i ] [77])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 51, registers live: 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8] 38 [r9]
(code_label 616 708 35 51 71 "" [1 uses])

(note:HI 35 616 37 51 [bb 51] NOTE_INSN_BASIC_BLOCK)

(insn:TI 37 35 38 51 ./CppStatUtilities.cc:144 (set (mem:DF (reg/v/f:DI 1 dx [orig:65 maxVal ] [65]) [3 S8 A64])
        (reg:DF 21 xmm0 [orig:76 D.34589 ] [76])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:76 D.34589 ] [76])
        (nil)))

(note:HI 38 37 39 51 ("./CppStatUtilities.cc") 145)

(insn 39 38 661 51 ./CppStatUtilities.cc:145 (set (mem:SI (reg/v/f:DI 2 cx [orig:66 maxInd ] [66]) [5 S4 A32])
        (reg/v:SI 38 r9 [orig:77 i ] [77])) 40 {*movsi_1} (nil)
    (nil))

(note 661 39 600 51 NOTE_INSN_LOOP_END)

(insn 600 661 601 51 ./CppStatUtilities.cc:140 (set (reg:SI 0 ax [73])
        (subreg:SI (plus:DI (reg:DI 38 r9 [orig:77 i ] [77])
                (const_int 1 [0x1])) 0)) 194 {*lea_1_rex64} (nil)
    (nil))

(insn:TI 601 600 602 51 ./CppStatUtilities.cc:142 (set (reg:DF 21 xmm0 [orig:80 D.34589 ] [80])
        (mem:DF (plus:DI (reg/f:DI 37 r8 [orig:75 ivtmp.221 ] [75])
                (const_int 8 [0x8])) [3 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 37 (nil))
    (nil))

(insn:TI 602 601 603 51 ./CppStatUtilities.cc:142 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 21 xmm0 [orig:80 D.34589 ] [80])
            (mem:DF (reg/v/f:DI 1 dx [orig:65 maxVal ] [65]) [3 S8 A64]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_TRUE 601 (insn_list:REG_DEP_TRUE 37 (nil)))
    (nil))

(jump_insn:TI 603 602 683 51 ./CppStatUtilities.cc:142 (set (pc)
        (if_then_else (unle (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 340)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 600 (insn_list:REG_DEP_ANTI 601 (insn_list:REG_DEP_TRUE 602 (insn_list:REG_DEP_ANTI 37 (insn_list:REG_DEP_ANTI 39 (nil))))))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 51, registers live:
 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8] 38 [r9]

;; Start of basic block 52, registers live: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8] 38 [r9]
(note 683 603 684 52 [bb 52] NOTE_INSN_BASIC_BLOCK)

(jump_insn 684 683 685 52 (set (pc)
        (label_ref 617)) -1 (nil)
    (nil))
;; End of basic block 52, registers live:
 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8] 38 [r9]

(barrier 685 684 709)

(note 709 685 611 53 ( i (nil)) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 53, registers live: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0]
(code_label 611 709 83 53 66 "" [1 uses])

(note:HI 83 611 80 53 [bb 53] NOTE_INSN_BASIC_BLOCK)

(insn:TI 80 83 82 53 ./CppStatUtilities.cc:144 (set (mem:DF (reg/v/f:DI 1 dx [orig:65 maxVal ] [65]) [3 S8 A64])
        (reg:DF 21 xmm0 [orig:62 D.34589 ] [62])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:62 D.34589 ] [62])
        (nil)))

(insn 82 80 686 53 ./CppStatUtilities.cc:145 (set (mem:SI (reg/v/f:DI 2 cx [orig:66 maxInd ] [66]) [5 S4 A32])
        (const_int 0 [0x0])) 40 {*movsi_1} (nil)
    (nil))

(jump_insn 686 82 687 53 (set (pc)
        (label_ref 96)) -1 (nil)
    (nil))
;; End of basic block 53, registers live:
 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp]

(barrier 687 686 710)

(note 710 687 615 54 ( i (expr_list:REG_DEP_TRUE (reg/v:SI 38 r9 [orig:77 i ] [77])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 54, registers live: 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8] 38 [r9]
(code_label 615 710 296 54 70 "" [1 uses])

(note:HI 296 615 295 54 [bb 54] NOTE_INSN_BASIC_BLOCK)

(insn:TI 295 296 606 54 ./CppStatUtilities.cc:145 (set (mem:SI (reg/v/f:DI 2 cx [orig:66 maxInd ] [66]) [5 S4 A32])
        (reg/v:SI 38 r9 [orig:77 i ] [77])) 40 {*movsi_1} (nil)
    (nil))

(insn 606 295 607 54 ./CppStatUtilities.cc:140 (parallel [
            (set (reg/v:SI 38 r9 [orig:77 i ] [77])
                (plus:SI (reg/v:SI 38 r9 [orig:77 i ] [77])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (insn_list:REG_DEP_ANTI 295 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 607 606 608 54 ./CppStatUtilities.cc:140 (parallel [
            (set (reg/f:DI 37 r8 [orig:75 ivtmp.221 ] [75])
                (plus:DI (reg/f:DI 37 r8 [orig:75 ivtmp.221 ] [75])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 608 607 293 54 ./CppStatUtilities.cc:140 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 38 r9 [orig:77 i ] [77])
            (reg/v:SI 4 si [orig:64 dataLen ] [64]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_OUTPUT 607 (insn_list:REG_DEP_TRUE 606 (nil)))
    (nil))

(insn 293 608 609 54 ./CppStatUtilities.cc:144 (set (mem:DF (reg/v/f:DI 1 dx [orig:65 maxVal ] [65]) [3 S8 A64])
        (reg:DF 21 xmm0 [orig:87 D.34589 ] [87])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:87 D.34589 ] [87])
        (nil)))

(jump_insn:TI 609 293 688 54 ./CppStatUtilities.cc:140 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 25)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 606 (insn_list:REG_DEP_ANTI 607 (insn_list:REG_DEP_TRUE 608 (insn_list:REG_DEP_ANTI 293 (insn_list:REG_DEP_ANTI 295 (nil))))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 9000 [0x2328])
            (nil))))
;; End of basic block 54, registers live:
 1 [dx] 2 [cx] 4 [si] 7 [sp] 37 [r8] 38 [r9]

;; Start of basic block 55, registers live: 7 [sp]
(note 688 609 689 55 [bb 55] NOTE_INSN_BASIC_BLOCK)

(jump_insn 689 688 690 55 (set (pc)
        (label_ref 54)) -1 (nil)
    (nil))
;; End of basic block 55, registers live:
 7 [sp]

(barrier 690 689 614)

;; Start of basic block 56, registers live: 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8] 38 [r9]
(code_label 614 690 265 56 69 "" [1 uses])

(note:HI 265 614 262 56 [bb 56] NOTE_INSN_BASIC_BLOCK)

(insn:TI 262 265 264 56 ./CppStatUtilities.cc:144 (set (mem:DF (reg/v/f:DI 1 dx [orig:65 maxVal ] [65]) [3 S8 A64])
        (reg:DF 21 xmm0 [orig:86 D.34589 ] [86])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:86 D.34589 ] [86])
        (nil)))

(insn 264 262 691 56 ./CppStatUtilities.cc:145 (set (mem:SI (reg/v/f:DI 2 cx [orig:66 maxInd ] [66]) [5 S4 A32])
        (reg/v:SI 38 r9 [orig:77 i ] [77])) 40 {*movsi_1} (nil)
    (nil))

(jump_insn 691 264 692 56 (set (pc)
        (label_ref 278)) -1 (nil)
    (nil))
;; End of basic block 56, registers live:
 1 [dx] 2 [cx] 4 [si] 7 [sp] 37 [r8] 38 [r9]

(barrier 692 691 613)

;; Start of basic block 57, registers live: 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8] 38 [r9]
(code_label 613 692 234 57 68 "" [1 uses])

(note:HI 234 613 231 57 [bb 57] NOTE_INSN_BASIC_BLOCK)

(insn:TI 231 234 233 57 ./CppStatUtilities.cc:144 (set (mem:DF (reg/v/f:DI 1 dx [orig:65 maxVal ] [65]) [3 S8 A64])
        (reg:DF 21 xmm0 [orig:85 D.34589 ] [85])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:85 D.34589 ] [85])
        (nil)))

(insn 233 231 693 57 ./CppStatUtilities.cc:145 (set (mem:SI (reg/v/f:DI 2 cx [orig:66 maxInd ] [66]) [5 S4 A32])
        (reg/v:SI 38 r9 [orig:77 i ] [77])) 40 {*movsi_1} (nil)
    (nil))

(jump_insn 693 233 694 57 (set (pc)
        (label_ref 247)) -1 (nil)
    (nil))
;; End of basic block 57, registers live:
 1 [dx] 2 [cx] 4 [si] 7 [sp] 37 [r8] 38 [r9]

(barrier 694 693 612)

;; Start of basic block 58, registers live: 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8] 38 [r9]
(code_label 612 694 203 58 67 "" [1 uses])

(note:HI 203 612 200 58 [bb 58] NOTE_INSN_BASIC_BLOCK)

(insn:TI 200 203 202 58 ./CppStatUtilities.cc:144 (set (mem:DF (reg/v/f:DI 1 dx [orig:65 maxVal ] [65]) [3 S8 A64])
        (reg:DF 21 xmm0 [orig:84 D.34589 ] [84])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:84 D.34589 ] [84])
        (nil)))

(insn 202 200 695 58 ./CppStatUtilities.cc:145 (set (mem:SI (reg/v/f:DI 2 cx [orig:66 maxInd ] [66]) [5 S4 A32])
        (reg/v:SI 38 r9 [orig:77 i ] [77])) 40 {*movsi_1} (nil)
    (nil))

(jump_insn 695 202 696 58 (set (pc)
        (label_ref 216)) -1 (nil)
    (nil))
;; End of basic block 58, registers live:
 1 [dx] 2 [cx] 4 [si] 7 [sp] 37 [r8] 38 [r9]

(barrier 696 695 541)

(note 541 696 0 NOTE_INSN_DELETED)


;; Function void whichMin(double*, int, double&, int&) (_Z8whichMinPdiRdRi)


Basic block 0:
IN:
Stack adjustment: 8
Reg 1: minVal+0
Reg 2: minInd+0
Reg 4: dataLen+0
Reg 5: data+0
Variables:
  name: minInd
    offset 0
      (reg:DI 2 cx [ minInd ])
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: minVal
    offset 0
      (reg:DI 1 dx [ minVal ])

OUT:
Stack adjustment: 8
Reg 1: minVal+0
Reg 2: minInd+0
Reg 4: dataLen+0
Reg 5: data+0
Variables:
  name: minInd
    offset 0
      (reg:DI 2 cx [ minInd ])
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: minVal
    offset 0
      (reg:DI 1 dx [ minVal ])


Basic block 1:
IN:
Stack adjustment: 8
Reg 1: minVal+0
Reg 2: minInd+0
Reg 4: dataLen+0
Reg 5: data+0
Variables:
  name: minInd
    offset 0
      (reg:DI 2 cx [ minInd ])
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: minVal
    offset 0
      (reg:DI 1 dx [ minVal ])

OUT:
Stack adjustment: 8
Reg 1: minVal+0
Reg 2: minInd+0
Reg 4: dataLen+0
Reg 5: data+0
Variables:
  name: minInd
    offset 0
      (reg:DI 2 cx [ minInd ])
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: minVal
    offset 0
      (reg:DI 1 dx [ minVal ])


Basic block 2:
IN:
Stack adjustment: 8
Reg 1: minVal+0
Reg 2: minInd+0
Reg 4: dataLen+0
Reg 5: data+0
Variables:
  name: minInd
    offset 0
      (reg:DI 2 cx [ minInd ])
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: minVal
    offset 0
      (reg:DI 1 dx [ minVal ])

OUT:
Stack adjustment: 8
Reg 1: minVal+0
Reg 2: minInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: minInd
    offset 0
      (reg:DI 2 cx [ minInd ])
  name: i
    offset 0
      (reg/v:SI 38 r9 [orig:77 i ] [77])
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: minVal
    offset 0
      (reg:DI 1 dx [ minVal ])


Basic block 3:
IN:
Stack adjustment: 8
Reg 1: minVal+0
Reg 2: minInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: minInd
    offset 0
      (reg:DI 2 cx [ minInd ])
  name: i
    offset 0
      (reg/v:SI 38 r9 [orig:77 i ] [77])
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: minVal
    offset 0
      (reg:DI 1 dx [ minVal ])

OUT:
Stack adjustment: 8
Reg 1: minVal+0
Reg 2: minInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: minInd
    offset 0
      (reg:DI 2 cx [ minInd ])
  name: i
    offset 0
      (reg/v:SI 38 r9 [orig:77 i ] [77])
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: minVal
    offset 0
      (reg:DI 1 dx [ minVal ])


Basic block 4:
IN:
Stack adjustment: 8
Reg 1: minVal+0
Reg 2: minInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: minInd
    offset 0
      (reg:DI 2 cx [ minInd ])
  name: i
    offset 0
      (reg/v:SI 38 r9 [orig:77 i ] [77])
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: minVal
    offset 0
      (reg:DI 1 dx [ minVal ])

OUT:
Stack adjustment: 8
Reg 1: minVal+0
Reg 2: minInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: minInd
    offset 0
      (reg:DI 2 cx [ minInd ])
  name: i
    offset 0
      (reg/v:SI 38 r9 [orig:77 i ] [77])
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: minVal
    offset 0
      (reg:DI 1 dx [ minVal ])


Basic block 5:
IN:
Stack adjustment: 8
Reg 1: minVal+0
Reg 2: minInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: minInd
    offset 0
      (reg:DI 2 cx [ minInd ])
  name: i
    offset 0
      (reg/v:SI 38 r9 [orig:77 i ] [77])
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: minVal
    offset 0
      (reg:DI 1 dx [ minVal ])

OUT:
Stack adjustment: 8
Reg 1: minVal+0
Reg 2: minInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: minInd
    offset 0
      (reg:DI 2 cx [ minInd ])
  name: i
    offset 0
      (reg/v:SI 38 r9 [orig:77 i ] [77])
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: minVal
    offset 0
      (reg:DI 1 dx [ minVal ])


Basic block 6:
IN:
Stack adjustment: 8
Reg 1: minVal+0
Reg 2: minInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: minInd
    offset 0
      (reg:DI 2 cx [ minInd ])
  name: i
    offset 0
      (reg/v:SI 38 r9 [orig:77 i ] [77])
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: minVal
    offset 0
      (reg:DI 1 dx [ minVal ])

OUT:
Stack adjustment: 8
Reg 1: minVal+0
Reg 2: minInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: minInd
    offset 0
      (reg:DI 2 cx [ minInd ])
  name: i
    offset 0
      (reg/v:SI 38 r9 [orig:77 i ] [77])
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: minVal
    offset 0
      (reg:DI 1 dx [ minVal ])


Basic block 7:
IN:
Stack adjustment: 8
Reg 1: minVal+0
Reg 2: minInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: minInd
    offset 0
      (reg:DI 2 cx [ minInd ])
  name: i
    offset 0
      (reg/v:SI 38 r9 [orig:77 i ] [77])
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: minVal
    offset 0
      (reg:DI 1 dx [ minVal ])

OUT:
Stack adjustment: 8
Reg 1: minVal+0
Reg 2: minInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: minInd
    offset 0
      (reg:DI 2 cx [ minInd ])
  name: i
    offset 0
      (reg/v:SI 38 r9 [orig:77 i ] [77])
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: minVal
    offset 0
      (reg:DI 1 dx [ minVal ])


Basic block 8:
IN:
Stack adjustment: 8
Reg 1: minVal+0
Reg 2: minInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: minInd
    offset 0
      (reg:DI 2 cx [ minInd ])
  name: i
    offset 0
      (reg/v:SI 38 r9 [orig:77 i ] [77])
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: minVal
    offset 0
      (reg:DI 1 dx [ minVal ])

OUT:
Stack adjustment: 8
Reg 1: minVal+0
Reg 2: minInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: minInd
    offset 0
      (reg:DI 2 cx [ minInd ])
  name: i
    offset 0
      (reg/v:SI 38 r9 [orig:77 i ] [77])
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: minVal
    offset 0
      (reg:DI 1 dx [ minVal ])


Basic block 9:
IN:
Stack adjustment: 8
Reg 1: minVal+0
Reg 2: minInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: minInd
    offset 0
      (reg:DI 2 cx [ minInd ])
  name: i
    offset 0
      (reg/v:SI 38 r9 [orig:77 i ] [77])
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: minVal
    offset 0
      (reg:DI 1 dx [ minVal ])

OUT:
Stack adjustment: 8
Reg 1: minVal+0
Reg 2: minInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: minInd
    offset 0
      (reg:DI 2 cx [ minInd ])
  name: i
    offset 0
      (reg/v:SI 38 r9 [orig:77 i ] [77])
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: minVal
    offset 0
      (reg:DI 1 dx [ minVal ])


Basic block 10:
IN:
Stack adjustment: 8
Reg 1: minVal+0
Reg 2: minInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: minInd
    offset 0
      (reg:DI 2 cx [ minInd ])
  name: i
    offset 0
      (reg/v:SI 38 r9 [orig:77 i ] [77])
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: minVal
    offset 0
      (reg:DI 1 dx [ minVal ])

OUT:
Stack adjustment: 8
Reg 1: minVal+0
Reg 2: minInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: minInd
    offset 0
      (reg:DI 2 cx [ minInd ])
  name: i
    offset 0
      (reg/v:SI 38 r9 [orig:77 i ] [77])
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: minVal
    offset 0
      (reg:DI 1 dx [ minVal ])


Basic block 11:
IN:
Stack adjustment: 8
Reg 1: minVal+0
Reg 2: minInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: minInd
    offset 0
      (reg:DI 2 cx [ minInd ])
  name: i
    offset 0
      (reg/v:SI 38 r9 [orig:77 i ] [77])
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: minVal
    offset 0
      (reg:DI 1 dx [ minVal ])

OUT:
Stack adjustment: 8
Reg 1: minVal+0
Reg 2: minInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: minInd
    offset 0
      (reg:DI 2 cx [ minInd ])
  name: i
    offset 0
      (reg/v:SI 38 r9 [orig:77 i ] [77])
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: minVal
    offset 0
      (reg:DI 1 dx [ minVal ])


Basic block 12:
IN:
Stack adjustment: 8
Reg 1: minVal+0
Reg 2: minInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: minInd
    offset 0
      (reg:DI 2 cx [ minInd ])
  name: i
    offset 0
      (reg/v:SI 38 r9 [orig:77 i ] [77])
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: minVal
    offset 0
      (reg:DI 1 dx [ minVal ])

OUT:
Stack adjustment: 8
Reg 1: minVal+0
Reg 2: minInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: minInd
    offset 0
      (reg:DI 2 cx [ minInd ])
  name: i
    offset 0
      (reg/v:SI 38 r9 [orig:77 i ] [77])
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: minVal
    offset 0
      (reg:DI 1 dx [ minVal ])


Basic block 13:
IN:
Stack adjustment: 8
Reg 1: minVal+0
Reg 2: minInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: minInd
    offset 0
      (reg:DI 2 cx [ minInd ])
  name: i
    offset 0
      (reg/v:SI 38 r9 [orig:77 i ] [77])
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: minVal
    offset 0
      (reg:DI 1 dx [ minVal ])

OUT:
Stack adjustment: 8
Reg 1: minVal+0
Reg 2: minInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: minInd
    offset 0
      (reg:DI 2 cx [ minInd ])
  name: i
    offset 0
      (reg/v:SI 38 r9 [orig:77 i ] [77])
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: minVal
    offset 0
      (reg:DI 1 dx [ minVal ])


Basic block 14:
IN:
Stack adjustment: 8
Reg 1: minVal+0
Reg 2: minInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: minInd
    offset 0
      (reg:DI 2 cx [ minInd ])
  name: i
    offset 0
      (reg/v:SI 38 r9 [orig:77 i ] [77])
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: minVal
    offset 0
      (reg:DI 1 dx [ minVal ])

OUT:
Stack adjustment: 8
Reg 1: minVal+0
Reg 2: minInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: minInd
    offset 0
      (reg:DI 2 cx [ minInd ])
  name: i
    offset 0
      (reg/v:SI 38 r9 [orig:77 i ] [77])
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: minVal
    offset 0
      (reg:DI 1 dx [ minVal ])


Basic block 15:
IN:
Stack adjustment: 8
Reg 1: minVal+0
Reg 2: minInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: minInd
    offset 0
      (reg:DI 2 cx [ minInd ])
  name: i
    offset 0
      (reg/v:SI 38 r9 [orig:77 i ] [77])
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: minVal
    offset 0
      (reg:DI 1 dx [ minVal ])

OUT:
Stack adjustment: 8
Reg 1: minVal+0
Reg 2: minInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: minInd
    offset 0
      (reg:DI 2 cx [ minInd ])
  name: i
    offset 0
      (reg/v:SI 38 r9 [orig:77 i ] [77])
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: minVal
    offset 0
      (reg:DI 1 dx [ minVal ])


Basic block 16:
IN:
Stack adjustment: 8
Reg 1: minVal+0
Reg 2: minInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: minInd
    offset 0
      (reg:DI 2 cx [ minInd ])
  name: i
    offset 0
      (reg/v:SI 38 r9 [orig:77 i ] [77])
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: minVal
    offset 0
      (reg:DI 1 dx [ minVal ])

OUT:
Stack adjustment: 8
Reg 1: minVal+0
Reg 2: minInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: minInd
    offset 0
      (reg:DI 2 cx [ minInd ])
  name: i
    offset 0
      (reg/v:SI 38 r9 [orig:77 i ] [77])
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: minVal
    offset 0
      (reg:DI 1 dx [ minVal ])


Basic block 17:
IN:
Stack adjustment: 8
Reg 1: minVal+0
Reg 2: minInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: minInd
    offset 0
      (reg:DI 2 cx [ minInd ])
  name: i
    offset 0
      (reg/v:SI 38 r9 [orig:77 i ] [77])
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: minVal
    offset 0
      (reg:DI 1 dx [ minVal ])

OUT:
Stack adjustment: 8
Reg 1: minVal+0
Reg 2: minInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: minInd
    offset 0
      (reg:DI 2 cx [ minInd ])
  name: i
    offset 0
      (reg/v:SI 38 r9 [orig:77 i ] [77])
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: minVal
    offset 0
      (reg:DI 1 dx [ minVal ])


Basic block 18:
IN:
Stack adjustment: 8
Reg 1: minVal+0
Reg 2: minInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: minInd
    offset 0
      (reg:DI 2 cx [ minInd ])
  name: i
    offset 0
      (reg/v:SI 38 r9 [orig:77 i ] [77])
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: minVal
    offset 0
      (reg:DI 1 dx [ minVal ])

OUT:
Stack adjustment: 8
Reg 1: minVal+0
Reg 2: minInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: minInd
    offset 0
      (reg:DI 2 cx [ minInd ])
  name: i
    offset 0
      (reg/v:SI 38 r9 [orig:77 i ] [77])
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: minVal
    offset 0
      (reg:DI 1 dx [ minVal ])


Basic block 19:
IN:
Stack adjustment: 8
Reg 1: minVal+0
Reg 2: minInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: minInd
    offset 0
      (reg:DI 2 cx [ minInd ])
  name: i
    offset 0
      (reg/v:SI 38 r9 [orig:77 i ] [77])
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: minVal
    offset 0
      (reg:DI 1 dx [ minVal ])

OUT:
Stack adjustment: 8
Reg 1: minVal+0
Reg 2: minInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: minInd
    offset 0
      (reg:DI 2 cx [ minInd ])
  name: i
    offset 0
      (reg/v:SI 38 r9 [orig:77 i ] [77])
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: minVal
    offset 0
      (reg:DI 1 dx [ minVal ])


Basic block 20:
IN:
Stack adjustment: 8
Reg 1: minVal+0
Reg 2: minInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: minInd
    offset 0
      (reg:DI 2 cx [ minInd ])
  name: i
    offset 0
      (reg/v:SI 38 r9 [orig:77 i ] [77])
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: minVal
    offset 0
      (reg:DI 1 dx [ minVal ])

OUT:
Stack adjustment: 8
Reg 1: minVal+0
Reg 2: minInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: minInd
    offset 0
      (reg:DI 2 cx [ minInd ])
  name: i
    offset 0
      (reg/v:SI 38 r9 [orig:77 i ] [77])
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: minVal
    offset 0
      (reg:DI 1 dx [ minVal ])


Basic block 21:
IN:
Stack adjustment: 8
Reg 1: minVal+0
Reg 2: minInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: minInd
    offset 0
      (reg:DI 2 cx [ minInd ])
  name: i
    offset 0
      (reg/v:SI 38 r9 [orig:77 i ] [77])
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: minVal
    offset 0
      (reg:DI 1 dx [ minVal ])

OUT:
Stack adjustment: 8
Reg 1: minVal+0
Reg 2: minInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: minInd
    offset 0
      (reg:DI 2 cx [ minInd ])
  name: i
    offset 0
      (reg/v:SI 38 r9 [orig:77 i ] [77])
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: minVal
    offset 0
      (reg:DI 1 dx [ minVal ])


Basic block 22:
IN:
Stack adjustment: 8
Reg 1: minVal+0
Reg 2: minInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: minInd
    offset 0
      (reg:DI 2 cx [ minInd ])
  name: i
    offset 0
      (reg/v:SI 38 r9 [orig:77 i ] [77])
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: minVal
    offset 0
      (reg:DI 1 dx [ minVal ])

OUT:
Stack adjustment: 8
Reg 1: minVal+0
Reg 2: minInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: minInd
    offset 0
      (reg:DI 2 cx [ minInd ])
  name: i
    offset 0
      (reg/v:SI 38 r9 [orig:77 i ] [77])
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: minVal
    offset 0
      (reg:DI 1 dx [ minVal ])


Basic block 23:
IN:
Stack adjustment: 8
Reg 1: minVal+0
Reg 2: minInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: minInd
    offset 0
      (reg:DI 2 cx [ minInd ])
  name: i
    offset 0
      (reg/v:SI 38 r9 [orig:77 i ] [77])
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: minVal
    offset 0
      (reg:DI 1 dx [ minVal ])

OUT:
Stack adjustment: 8
Reg 1: minVal+0
Reg 2: minInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: minInd
    offset 0
      (reg:DI 2 cx [ minInd ])
  name: i
    offset 0
      (reg/v:SI 38 r9 [orig:77 i ] [77])
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: minVal
    offset 0
      (reg:DI 1 dx [ minVal ])


Basic block 24:
IN:
Stack adjustment: 8
Reg 1: minVal+0
Reg 2: minInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: minInd
    offset 0
      (reg:DI 2 cx [ minInd ])
  name: i
    offset 0
      (reg/v:SI 38 r9 [orig:77 i ] [77])
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: minVal
    offset 0
      (reg:DI 1 dx [ minVal ])

OUT:
Stack adjustment: 8
Reg 1: minVal+0
Reg 2: minInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: minInd
    offset 0
      (reg:DI 2 cx [ minInd ])
  name: i
    offset 0
      (reg/v:SI 38 r9 [orig:77 i ] [77])
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: minVal
    offset 0
      (reg:DI 1 dx [ minVal ])


Basic block 25:
IN:
Stack adjustment: 8
Reg 1: minVal+0
Reg 2: minInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: minInd
    offset 0
      (reg:DI 2 cx [ minInd ])
  name: i
    offset 0
      (reg/v:SI 38 r9 [orig:77 i ] [77])
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: minVal
    offset 0
      (reg:DI 1 dx [ minVal ])

OUT:
Stack adjustment: 8
Reg 1: minVal+0
Reg 2: minInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: minInd
    offset 0
      (reg:DI 2 cx [ minInd ])
  name: i
    offset 0
      (reg/v:SI 38 r9 [orig:77 i ] [77])
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: minVal
    offset 0
      (reg:DI 1 dx [ minVal ])


Basic block 26:
IN:
Stack adjustment: 8
Reg 1: minVal+0
Reg 2: minInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: minInd
    offset 0
      (reg:DI 2 cx [ minInd ])
  name: i
    offset 0
      (reg/v:SI 38 r9 [orig:77 i ] [77])
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: minVal
    offset 0
      (reg:DI 1 dx [ minVal ])

OUT:
Stack adjustment: 8
Reg 1: minVal+0
Reg 2: minInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: minInd
    offset 0
      (reg:DI 2 cx [ minInd ])
  name: i
    offset 0
      (reg/v:SI 38 r9 [orig:77 i ] [77])
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: minVal
    offset 0
      (reg:DI 1 dx [ minVal ])


Basic block 27:
IN:
Stack adjustment: 8
Reg 1: minVal+0
Reg 2: minInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: i
    offset 0
      (reg/v:SI 38 r9 [orig:77 i ] [77])
      (reg/v:SI 0 ax [orig:116 i ] [116])
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: minVal
    offset 0
      (reg:DI 1 dx [ minVal ])
  name: minInd
    offset 0
      (reg:DI 2 cx [ minInd ])

OUT:
Stack adjustment: 8
Reg 1: minVal+0
Reg 2: minInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: i
    offset 0
      (reg/v:SI 38 r9 [orig:77 i ] [77])
      (reg/v:SI 0 ax [orig:116 i ] [116])
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: minVal
    offset 0
      (reg:DI 1 dx [ minVal ])
  name: minInd
    offset 0
      (reg:DI 2 cx [ minInd ])


Basic block 28:
IN:
Stack adjustment: 8
Reg 1: minVal+0
Reg 2: minInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: i
    offset 0
      (reg/v:SI 38 r9 [orig:77 i ] [77])
      (reg/v:SI 0 ax [orig:116 i ] [116])
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: minVal
    offset 0
      (reg:DI 1 dx [ minVal ])
  name: minInd
    offset 0
      (reg:DI 2 cx [ minInd ])

OUT:
Stack adjustment: 8
Reg 1: minVal+0
Reg 2: minInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: i
    offset 0
      (reg/v:SI 38 r9 [orig:77 i ] [77])
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: minVal
    offset 0
      (reg:DI 1 dx [ minVal ])
  name: minInd
    offset 0
      (reg:DI 2 cx [ minInd ])


Basic block 29:
IN:
Stack adjustment: 8
Reg 1: minVal+0
Reg 2: minInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: minInd
    offset 0
      (reg:DI 2 cx [ minInd ])
  name: i
    offset 0
      (reg/v:SI 38 r9 [orig:77 i ] [77])
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: minVal
    offset 0
      (reg:DI 1 dx [ minVal ])

OUT:
Stack adjustment: 8
Reg 1: minVal+0
Reg 2: minInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: minInd
    offset 0
      (reg:DI 2 cx [ minInd ])
  name: i
    offset 0
      (reg/v:SI 0 ax [orig:96 i ] [96])
      (reg/v:SI 38 r9 [orig:77 i ] [77])
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: minVal
    offset 0
      (reg:DI 1 dx [ minVal ])


Basic block 30:
IN:
Stack adjustment: 8
Reg 1: minVal+0
Reg 2: minInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: minVal
    offset 0
      (reg:DI 1 dx [ minVal ])
  name: minInd
    offset 0
      (reg:DI 2 cx [ minInd ])
  name: i
    offset 0
      (reg/v:SI 0 ax [orig:96 i ] [96])
      (reg/v:SI 38 r9 [orig:77 i ] [77])
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])

OUT:
Stack adjustment: 8
Reg 1: minVal+0
Reg 2: minInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: minInd
    offset 0
      (reg:DI 2 cx [ minInd ])
  name: i
    offset 0
      (reg/v:SI 0 ax [orig:100 i ] [100])
      (reg:DI 38 r9 [orig:77 i ] [77])
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: minVal
    offset 0
      (reg:DI 1 dx [ minVal ])


Basic block 31:
IN:
Stack adjustment: 8
Reg 1: minVal+0
Reg 2: minInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: minVal
    offset 0
      (reg:DI 1 dx [ minVal ])
  name: minInd
    offset 0
      (reg:DI 2 cx [ minInd ])
  name: i
    offset 0
      (reg/v:SI 0 ax [orig:100 i ] [100])
      (reg:DI 38 r9 [orig:77 i ] [77])
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])

OUT:
Stack adjustment: 8
Reg 1: minVal+0
Reg 2: minInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: minInd
    offset 0
      (reg:DI 2 cx [ minInd ])
  name: i
    offset 0
      (reg/v:SI 0 ax [orig:104 i ] [104])
      (reg:DI 38 r9 [orig:77 i ] [77])
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: minVal
    offset 0
      (reg:DI 1 dx [ minVal ])


Basic block 32:
IN:
Stack adjustment: 8
Reg 1: minVal+0
Reg 2: minInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: minVal
    offset 0
      (reg:DI 1 dx [ minVal ])
  name: minInd
    offset 0
      (reg:DI 2 cx [ minInd ])
  name: i
    offset 0
      (reg/v:SI 0 ax [orig:104 i ] [104])
      (reg:DI 38 r9 [orig:77 i ] [77])
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])

OUT:
Stack adjustment: 8
Reg 1: minVal+0
Reg 2: minInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: minInd
    offset 0
      (reg:DI 2 cx [ minInd ])
  name: i
    offset 0
      (reg/v:SI 0 ax [orig:108 i ] [108])
      (reg:DI 38 r9 [orig:77 i ] [77])
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: minVal
    offset 0
      (reg:DI 1 dx [ minVal ])


Basic block 33:
IN:
Stack adjustment: 8
Reg 1: minVal+0
Reg 2: minInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: minVal
    offset 0
      (reg:DI 1 dx [ minVal ])
  name: minInd
    offset 0
      (reg:DI 2 cx [ minInd ])
  name: i
    offset 0
      (reg/v:SI 0 ax [orig:108 i ] [108])
      (reg:DI 38 r9 [orig:77 i ] [77])
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])

OUT:
Stack adjustment: 8
Reg 1: minVal+0
Reg 2: minInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: minInd
    offset 0
      (reg:DI 2 cx [ minInd ])
  name: i
    offset 0
      (reg/v:SI 0 ax [orig:112 i ] [112])
      (reg:DI 38 r9 [orig:77 i ] [77])
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: minVal
    offset 0
      (reg:DI 1 dx [ minVal ])


Basic block 34:
IN:
Stack adjustment: 8
Reg 1: minVal+0
Reg 2: minInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: minVal
    offset 0
      (reg:DI 1 dx [ minVal ])
  name: minInd
    offset 0
      (reg:DI 2 cx [ minInd ])
  name: i
    offset 0
      (reg/v:SI 0 ax [orig:112 i ] [112])
      (reg:DI 38 r9 [orig:77 i ] [77])
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])

OUT:
Stack adjustment: 8
Reg 1: minVal+0
Reg 2: minInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: minInd
    offset 0
      (reg:DI 2 cx [ minInd ])
  name: i
    offset 0
      (reg/v:SI 0 ax [orig:116 i ] [116])
      (reg:DI 38 r9 [orig:77 i ] [77])
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: minVal
    offset 0
      (reg:DI 1 dx [ minVal ])


Basic block 35:
IN:
Stack adjustment: 8
Reg 1: minVal+0
Reg 2: minInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: minInd
    offset 0
      (reg:DI 2 cx [ minInd ])
  name: i
    offset 0
      (reg/v:SI 0 ax [orig:116 i ] [116])
      (reg:DI 38 r9 [orig:77 i ] [77])
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: minVal
    offset 0
      (reg:DI 1 dx [ minVal ])

OUT:
Stack adjustment: 8
Reg 1: minVal+0
Reg 2: minInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: minInd
    offset 0
      (reg:DI 2 cx [ minInd ])
  name: i
    offset 0
      (reg/v:SI 38 r9 [orig:77 i ] [77])
      (reg/v:SI 0 ax [orig:116 i ] [116])
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: minVal
    offset 0
      (reg:DI 1 dx [ minVal ])


Basic block 36:
IN:
Stack adjustment: 8
Reg 1: minVal+0
Reg 2: minInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: minVal
    offset 0
      (reg:DI 1 dx [ minVal ])
  name: minInd
    offset 0
      (reg:DI 2 cx [ minInd ])
  name: i
    offset 0
      (reg/v:SI 38 r9 [orig:77 i ] [77])
      (reg/v:SI 0 ax [orig:116 i ] [116])
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])

OUT:
Stack adjustment: 8
Reg 1: minVal+0
Reg 2: minInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: minInd
    offset 0
      (reg:DI 2 cx [ minInd ])
  name: i
    offset 0
      (reg/v:SI 38 r9 [orig:77 i ] [77])
      (reg/v:SI 0 ax [orig:116 i ] [116])
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: minVal
    offset 0
      (reg:DI 1 dx [ minVal ])


Basic block 37:
IN:
Stack adjustment: 8
Reg 1: minVal+0
Reg 2: minInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: minInd
    offset 0
      (reg:DI 2 cx [ minInd ])
  name: i
    offset 0
      (reg/v:SI 0 ax [orig:116 i ] [116])
      (reg:DI 38 r9 [orig:77 i ] [77])
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: minVal
    offset 0
      (reg:DI 1 dx [ minVal ])

OUT:
Stack adjustment: 8
Reg 1: minVal+0
Reg 2: minInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: minInd
    offset 0
      (reg:DI 2 cx [ minInd ])
  name: i
    offset 0
      (reg/v:SI 0 ax [orig:116 i ] [116])
      (reg/v:SI 38 r9 [orig:77 i ] [77])
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: minVal
    offset 0
      (reg:DI 1 dx [ minVal ])


Basic block 38:
IN:
Stack adjustment: 8
Reg 1: minVal+0
Reg 2: minInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: minInd
    offset 0
      (reg:DI 2 cx [ minInd ])
  name: i
    offset 0
      (reg/v:SI 0 ax [orig:116 i ] [116])
      (reg/v:SI 38 r9 [orig:77 i ] [77])
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: minVal
    offset 0
      (reg:DI 1 dx [ minVal ])

OUT:
Stack adjustment: 8
Reg 1: minVal+0
Reg 2: minInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: minInd
    offset 0
      (reg:DI 2 cx [ minInd ])
  name: i
    offset 0
      (reg/v:SI 0 ax [orig:116 i ] [116])
      (reg/v:SI 38 r9 [orig:77 i ] [77])
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: minVal
    offset 0
      (reg:DI 1 dx [ minVal ])


Basic block 39:
IN:
Stack adjustment: 8
Reg 1: minVal+0
Reg 2: minInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: minInd
    offset 0
      (reg:DI 2 cx [ minInd ])
  name: i
    offset 0
      (reg/v:SI 0 ax [orig:112 i ] [112])
      (reg:DI 38 r9 [orig:77 i ] [77])
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: minVal
    offset 0
      (reg:DI 1 dx [ minVal ])

OUT:
Stack adjustment: 8
Reg 1: minVal+0
Reg 2: minInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: minInd
    offset 0
      (reg:DI 2 cx [ minInd ])
  name: i
    offset 0
      (reg/v:SI 0 ax [orig:112 i ] [112])
      (reg:DI 38 r9 [orig:77 i ] [77])
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: minVal
    offset 0
      (reg:DI 1 dx [ minVal ])


Basic block 40:
IN:
Stack adjustment: 8
Reg 1: minVal+0
Reg 2: minInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: minInd
    offset 0
      (reg:DI 2 cx [ minInd ])
  name: i
    offset 0
      (reg/v:SI 0 ax [orig:108 i ] [108])
      (reg:DI 38 r9 [orig:77 i ] [77])
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: minVal
    offset 0
      (reg:DI 1 dx [ minVal ])

OUT:
Stack adjustment: 8
Reg 1: minVal+0
Reg 2: minInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: minInd
    offset 0
      (reg:DI 2 cx [ minInd ])
  name: i
    offset 0
      (reg/v:SI 0 ax [orig:108 i ] [108])
      (reg:DI 38 r9 [orig:77 i ] [77])
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: minVal
    offset 0
      (reg:DI 1 dx [ minVal ])


Basic block 41:
IN:
Stack adjustment: 8
Reg 1: minVal+0
Reg 2: minInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: minInd
    offset 0
      (reg:DI 2 cx [ minInd ])
  name: i
    offset 0
      (reg/v:SI 0 ax [orig:104 i ] [104])
      (reg:DI 38 r9 [orig:77 i ] [77])
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: minVal
    offset 0
      (reg:DI 1 dx [ minVal ])

OUT:
Stack adjustment: 8
Reg 1: minVal+0
Reg 2: minInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: minInd
    offset 0
      (reg:DI 2 cx [ minInd ])
  name: i
    offset 0
      (reg/v:SI 0 ax [orig:104 i ] [104])
      (reg:DI 38 r9 [orig:77 i ] [77])
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: minVal
    offset 0
      (reg:DI 1 dx [ minVal ])


Basic block 42:
IN:
Stack adjustment: 8
Reg 1: minVal+0
Reg 2: minInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: minInd
    offset 0
      (reg:DI 2 cx [ minInd ])
  name: i
    offset 0
      (reg/v:SI 0 ax [orig:100 i ] [100])
      (reg:DI 38 r9 [orig:77 i ] [77])
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: minVal
    offset 0
      (reg:DI 1 dx [ minVal ])

OUT:
Stack adjustment: 8
Reg 1: minVal+0
Reg 2: minInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: minInd
    offset 0
      (reg:DI 2 cx [ minInd ])
  name: i
    offset 0
      (reg/v:SI 0 ax [orig:100 i ] [100])
      (reg:DI 38 r9 [orig:77 i ] [77])
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: minVal
    offset 0
      (reg:DI 1 dx [ minVal ])


Basic block 43:
IN:
Stack adjustment: 8
Reg 1: minVal+0
Reg 2: minInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: minInd
    offset 0
      (reg:DI 2 cx [ minInd ])
  name: i
    offset 0
      (reg/v:SI 0 ax [orig:96 i ] [96])
      (reg/v:SI 38 r9 [orig:77 i ] [77])
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: minVal
    offset 0
      (reg:DI 1 dx [ minVal ])

OUT:
Stack adjustment: 8
Reg 1: minVal+0
Reg 2: minInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: minInd
    offset 0
      (reg:DI 2 cx [ minInd ])
  name: i
    offset 0
      (reg/v:SI 0 ax [orig:96 i ] [96])
      (reg/v:SI 38 r9 [orig:77 i ] [77])
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: minVal
    offset 0
      (reg:DI 1 dx [ minVal ])


Basic block 44:
IN:
Stack adjustment: 8
Reg 1: minVal+0
Reg 2: minInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: minInd
    offset 0
      (reg:DI 2 cx [ minInd ])
  name: i
    offset 0
      (reg/v:SI 38 r9 [orig:77 i ] [77])
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: minVal
    offset 0
      (reg:DI 1 dx [ minVal ])

OUT:
Stack adjustment: 8
Reg 1: minVal+0
Reg 2: minInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: minInd
    offset 0
      (reg:DI 2 cx [ minInd ])
  name: i
    offset 0
      (reg/v:SI 38 r9 [orig:77 i ] [77])
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: minVal
    offset 0
      (reg:DI 1 dx [ minVal ])


Basic block 45:
IN:
Stack adjustment: 8
Reg 1: minVal+0
Reg 2: minInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: minVal
    offset 0
      (reg:DI 1 dx [ minVal ])
  name: minInd
    offset 0
      (reg:DI 2 cx [ minInd ])
  name: i
    offset 0
      (reg/v:SI 38 r9 [orig:77 i ] [77])
      (reg/v:SI 0 ax [orig:116 i ] [116])
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])

OUT:
Stack adjustment: 8
Reg 1: minVal+0
Reg 2: minInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: i
    offset 0
      (reg/v:SI 38 r9 [orig:77 i ] [77])
      (reg/v:SI 0 ax [orig:116 i ] [116])
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: minVal
    offset 0
      (reg:DI 1 dx [ minVal ])
  name: minInd
    offset 0
      (reg:DI 2 cx [ minInd ])


Basic block 46:
IN:
Stack adjustment: 8
Reg 1: minVal+0
Reg 2: minInd+0
Reg 4: dataLen+0
Reg 5: data+0
Variables:
  name: minInd
    offset 0
      (reg:DI 2 cx [ minInd ])
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: minVal
    offset 0
      (reg:DI 1 dx [ minVal ])

OUT:
Stack adjustment: 8
Reg 1: minVal+0
Reg 2: minInd+0
Reg 4: dataLen+0
Reg 5: data+0
Variables:
  name: minInd
    offset 0
      (reg:DI 2 cx [ minInd ])
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: minVal
    offset 0
      (reg:DI 1 dx [ minVal ])


Basic block 47:
IN:
Stack adjustment: 8
Reg 1: minVal+0
Reg 2: minInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: minInd
    offset 0
      (reg:DI 2 cx [ minInd ])
  name: i
    offset 0
      (reg/v:SI 38 r9 [orig:77 i ] [77])
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: minVal
    offset 0
      (reg:DI 1 dx [ minVal ])

OUT:
Stack adjustment: 8
Reg 1: minVal+0
Reg 2: minInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: minInd
    offset 0
      (reg:DI 2 cx [ minInd ])
  name: i
    offset 0
      (reg/v:SI 38 r9 [orig:77 i ] [77])
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: minVal
    offset 0
      (reg:DI 1 dx [ minVal ])


Basic block 48:
IN:
Stack adjustment: 8
Reg 1: minVal+0
Reg 2: minInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: minInd
    offset 0
      (reg:DI 2 cx [ minInd ])
  name: i
    offset 0
      (reg/v:SI 38 r9 [orig:77 i ] [77])
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: minVal
    offset 0
      (reg:DI 1 dx [ minVal ])

OUT:
Stack adjustment: 8
Reg 1: minVal+0
Reg 2: minInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: minInd
    offset 0
      (reg:DI 2 cx [ minInd ])
  name: i
    offset 0
      (reg/v:SI 38 r9 [orig:77 i ] [77])
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: minVal
    offset 0
      (reg:DI 1 dx [ minVal ])


Basic block 49:
IN:
Stack adjustment: 8
Reg 1: minVal+0
Reg 2: minInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: minInd
    offset 0
      (reg:DI 2 cx [ minInd ])
  name: i
    offset 0
      (reg/v:SI 38 r9 [orig:77 i ] [77])
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: minVal
    offset 0
      (reg:DI 1 dx [ minVal ])

OUT:
Stack adjustment: 8
Reg 1: minVal+0
Reg 2: minInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: minInd
    offset 0
      (reg:DI 2 cx [ minInd ])
  name: i
    offset 0
      (reg/v:SI 38 r9 [orig:77 i ] [77])
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: minVal
    offset 0
      (reg:DI 1 dx [ minVal ])


Basic block 50:
IN:
Stack adjustment: 8
Reg 1: minVal+0
Reg 2: minInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: minInd
    offset 0
      (reg:DI 2 cx [ minInd ])
  name: i
    offset 0
      (reg/v:SI 38 r9 [orig:77 i ] [77])
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: minVal
    offset 0
      (reg:DI 1 dx [ minVal ])

OUT:
Stack adjustment: 8
Reg 1: minVal+0
Reg 2: minInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: minInd
    offset 0
      (reg:DI 2 cx [ minInd ])
  name: i
    offset 0
      (reg/v:SI 38 r9 [orig:77 i ] [77])
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: minVal
    offset 0
      (reg:DI 1 dx [ minVal ])


Basic block 51:
IN:
Stack adjustment: 8
Reg 1: minVal+0
Reg 2: minInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: minInd
    offset 0
      (reg:DI 2 cx [ minInd ])
  name: i
    offset 0
      (reg/v:SI 38 r9 [orig:77 i ] [77])
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: minVal
    offset 0
      (reg:DI 1 dx [ minVal ])

OUT:
Stack adjustment: 8
Reg 1: minVal+0
Reg 2: minInd+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 38: i+0
Variables:
  name: minInd
    offset 0
      (reg:DI 2 cx [ minInd ])
  name: i
    offset 0
      (reg/v:SI 38 r9 [orig:77 i ] [77])
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: minVal
    offset 0
      (reg:DI 1 dx [ minVal ])


52 basic blocks, 82 edges.

Basic block 0 prev -1, next 1, loop_depth 0, count 0, freq 1111, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
Successors:  36 [10.0%]  (can_fallthru) 1 [90.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp]

Basic block 1 prev 0, next 2, loop_depth 0, count 0, freq 1000, maybe hot.
Predecessors:  0 [90.0%]  (fallthru,can_fallthru)
Successors:  2 [50.0%]  (fallthru,can_fallthru) 46 [50.0%]  (can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]

Basic block 2 prev 1, next 3, loop_depth 0, count 0, freq 1000, maybe hot.
Predecessors:  1 [50.0%]  (fallthru,can_fallthru) 46 [100.0%] 
Successors:  3 [90.0%]  (fallthru,can_fallthru) 36 [10.0%]  (can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9]

Basic block 3 prev 2, next 4, loop_depth 0, count 0, freq 771, maybe hot.
Predecessors:  2 [90.0%]  (fallthru,can_fallthru)
Successors:  4 [87.5%]  (fallthru,can_fallthru) 27 [12.5%]  (can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9]
Invalid sum of incoming frequencies 900, should be 771

Basic block 4 prev 3, next 5, loop_depth 0, count 0, freq 750, maybe hot.
Predecessors:  3 [87.5%]  (fallthru,can_fallthru)
Successors:  5 [85.7%]  (fallthru,can_fallthru) 25 [14.3%]  (can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9]

Basic block 5 prev 4, next 6, loop_depth 0, count 0, freq 720, maybe hot.
Predecessors:  4 [85.7%]  (fallthru,can_fallthru)
Successors:  6 [83.3%]  (fallthru,can_fallthru) 23 [16.7%]  (can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9]

Basic block 6 prev 5, next 7, loop_depth 0, count 0, freq 675, maybe hot.
Predecessors:  5 [83.3%]  (fallthru,can_fallthru)
Successors:  7 [80.0%]  (fallthru,can_fallthru) 21 [20.0%]  (can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9]

Basic block 7 prev 6, next 8, loop_depth 0, count 0, freq 600, maybe hot.
Predecessors:  6 [80.0%]  (fallthru,can_fallthru)
Successors:  8 [75.0%]  (fallthru,can_fallthru) 19 [25.0%]  (can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9]

Basic block 8 prev 7, next 9, loop_depth 0, count 0, freq 450, maybe hot.
Predecessors:  7 [75.0%]  (fallthru,can_fallthru)
Successors:  9 [66.7%]  (fallthru,can_fallthru) 16 [33.3%]  (can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9]

Basic block 9 prev 8, next 10, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  8 [66.7%]  (fallthru,can_fallthru)
Successors:  10 [50.0%]  (fallthru,can_fallthru) 13 [50.0%]  (can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9]
Invalid sum of incoming frequencies 300, should be 900

Basic block 10 prev 9, next 11, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  9 [50.0%]  (fallthru,can_fallthru)
Successors:  12 [50.0%]  (can_fallthru) 11 [50.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
Invalid sum of incoming frequencies 450, should be 900

Basic block 11 prev 10, next 12, loop_depth 0, count 0, freq 450, maybe hot.
Predecessors:  10 [50.0%]  (fallthru,can_fallthru)
Successors:  12 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp]

Basic block 12 prev 11, next 13, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  10 [50.0%]  (can_fallthru) 11 [100.0%]  (fallthru,can_fallthru)
Successors:  13 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 7 [sp] 37 [r8] 38 [r9]

Basic block 13 prev 12, next 14, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  12 [100.0%]  (fallthru,can_fallthru) 9 [50.0%]  (can_fallthru)
Successors:  15 [50.0%]  (can_fallthru) 14 [50.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 4 [si] 7 [sp] 37 [r8] 38 [r9]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 37 [r8] 38 [r9]
Invalid sum of incoming frequencies 1350, should be 900

Basic block 14 prev 13, next 15, loop_depth 0, count 0, freq 450, maybe hot.
Predecessors:  13 [50.0%]  (fallthru,can_fallthru)
Successors:  15 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 37 [r8] 38 [r9]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 7 [sp] 37 [r8] 38 [r9]

Basic block 15 prev 14, next 16, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  13 [50.0%]  (can_fallthru) 14 [100.0%]  (fallthru,can_fallthru)
Successors:  16 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 4 [si] 7 [sp] 37 [r8] 38 [r9]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 7 [sp] 37 [r8] 38 [r9]

Basic block 16 prev 15, next 17, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  15 [100.0%]  (fallthru,can_fallthru) 8 [33.3%]  (can_fallthru)
Successors:  18 [50.0%]  (can_fallthru) 17 [50.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 4 [si] 7 [sp] 37 [r8] 38 [r9]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 37 [r8] 38 [r9]
Invalid sum of incoming frequencies 1050, should be 900

Basic block 17 prev 16, next 18, loop_depth 0, count 0, freq 450, maybe hot.
Predecessors:  16 [50.0%]  (fallthru,can_fallthru)
Successors:  18 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 37 [r8] 38 [r9]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 7 [sp] 37 [r8] 38 [r9]

Basic block 18 prev 17, next 19, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  16 [50.0%]  (can_fallthru) 17 [100.0%]  (fallthru,can_fallthru)
Successors:  19 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 4 [si] 7 [sp] 37 [r8] 38 [r9]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 7 [sp] 37 [r8] 38 [r9]

Basic block 19 prev 18, next 20, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  18 [100.0%]  (fallthru,can_fallthru) 7 [25.0%]  (can_fallthru)
Successors:  20 [50.0%]  (fallthru,can_fallthru) 51 [50.0%]  (can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 4 [si] 7 [sp] 37 [r8] 38 [r9]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 37 [r8] 38 [r9]
Invalid sum of incoming frequencies 1050, should be 900

Basic block 20 prev 19, next 21, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  19 [50.0%]  (fallthru,can_fallthru) 51 [100.0%] 
Successors:  21 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 4 [si] 7 [sp] 37 [r8] 38 [r9]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 7 [sp] 37 [r8] 38 [r9]

Basic block 21 prev 20, next 22, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  20 [100.0%]  (fallthru,can_fallthru) 6 [20.0%]  (can_fallthru)
Successors:  22 [50.0%]  (fallthru,can_fallthru) 50 [50.0%]  (can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 4 [si] 7 [sp] 37 [r8] 38 [r9]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 37 [r8] 38 [r9]
Invalid sum of incoming frequencies 1035, should be 900

Basic block 22 prev 21, next 23, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  21 [50.0%]  (fallthru,can_fallthru) 50 [100.0%] 
Successors:  23 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 4 [si] 7 [sp] 37 [r8] 38 [r9]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 7 [sp] 37 [r8] 38 [r9]

Basic block 23 prev 22, next 24, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  22 [100.0%]  (fallthru,can_fallthru) 5 [16.7%]  (can_fallthru)
Successors:  24 [50.0%]  (fallthru,can_fallthru) 49 [50.0%]  (can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 4 [si] 7 [sp] 37 [r8] 38 [r9]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 37 [r8] 38 [r9]
Invalid sum of incoming frequencies 1020, should be 900

Basic block 24 prev 23, next 25, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  23 [50.0%]  (fallthru,can_fallthru) 49 [100.0%] 
Successors:  25 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 4 [si] 7 [sp] 37 [r8] 38 [r9]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 7 [sp] 37 [r8] 38 [r9]

Basic block 25 prev 24, next 26, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  24 [100.0%]  (fallthru,can_fallthru) 4 [14.3%]  (can_fallthru)
Successors:  26 [50.0%]  (fallthru,can_fallthru) 47 [50.0%]  (can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 4 [si] 7 [sp] 37 [r8] 38 [r9]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 37 [r8] 38 [r9]
Invalid sum of incoming frequencies 1007, should be 900

Basic block 26 prev 25, next 27, loop_depth 0, count 0, freq 450, maybe hot.
Predecessors:  25 [50.0%]  (fallthru,can_fallthru)
Successors:  27 [90.0%]  (fallthru,can_fallthru) 36 [10.0%]  (can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 4 [si] 7 [sp] 37 [r8] 38 [r9]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 7 [sp] 37 [r8] 38 [r9]

Basic block 27 prev 26, next 28, loop_depth 1, count 0, freq 1013, maybe hot.
Predecessors:  26 [90.0%]  (fallthru,can_fallthru) 35 [90.0%]  (dfs_back,can_fallthru) 3 [12.5%]  (can_fallthru) 37 [90.0%]  (dfs_back,can_fallthru) 47 [90.0%]  (can_fallthru)
Successors:  28 [50.0%]  (fallthru,can_fallthru) 45 [50.0%]  (can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 4 [si] 7 [sp] 37 [r8] 38 [r9]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 37 [r8] 38 [r9]
Invalid sum of incoming frequencies 1817, should be 1013

Basic block 28 prev 27, next 29, loop_depth 1, count 0, freq 1013, maybe hot.
Predecessors:  27 [50.0%]  (fallthru,can_fallthru) 45 [100.0%] 
Successors:  29 [50.0%]  (fallthru,can_fallthru) 44 [50.0%]  (can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 4 [si] 7 [sp] 37 [r8] 38 [r9]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 37 [r8] 38 [r9]

Basic block 29 prev 28, next 30, loop_depth 1, count 0, freq 1013, maybe hot.
Predecessors:  28 [50.0%]  (fallthru,can_fallthru) 44 [100.0%] 
Successors:  30 [50.0%]  (fallthru,can_fallthru) 43 [50.0%]  (can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 4 [si] 7 [sp] 37 [r8] 38 [r9]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 37 [r8] 38 [r9]

Basic block 30 prev 29, next 31, loop_depth 1, count 0, freq 1013, maybe hot.
Predecessors:  29 [50.0%]  (fallthru,can_fallthru) 43 [100.0%] 
Successors:  31 [50.0%]  (fallthru,can_fallthru) 42 [50.0%]  (can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 4 [si] 7 [sp] 37 [r8] 38 [r9]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 37 [r8] 38 [r9]

Basic block 31 prev 30, next 32, loop_depth 1, count 0, freq 1013, maybe hot.
Predecessors:  30 [50.0%]  (fallthru,can_fallthru) 42 [100.0%] 
Successors:  32 [50.0%]  (fallthru,can_fallthru) 41 [50.0%]  (can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 4 [si] 7 [sp] 37 [r8] 38 [r9]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 37 [r8] 38 [r9]

Basic block 32 prev 31, next 33, loop_depth 1, count 0, freq 1013, maybe hot.
Predecessors:  31 [50.0%]  (fallthru,can_fallthru) 41 [100.0%] 
Successors:  33 [50.0%]  (fallthru,can_fallthru) 40 [50.0%]  (can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 4 [si] 7 [sp] 37 [r8] 38 [r9]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 37 [r8] 38 [r9]

Basic block 33 prev 32, next 34, loop_depth 1, count 0, freq 1013, maybe hot.
Predecessors:  32 [50.0%]  (fallthru,can_fallthru) 40 [100.0%] 
Successors:  34 [50.0%]  (fallthru,can_fallthru) 39 [50.0%]  (can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 4 [si] 7 [sp] 37 [r8] 38 [r9]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 37 [r8] 38 [r9]

Basic block 34 prev 33, next 35, loop_depth 1, count 0, freq 1013, maybe hot.
Predecessors:  33 [50.0%]  (fallthru,can_fallthru) 39 [100.0%] 
Successors:  35 [50.0%]  (fallthru,can_fallthru) 37 [50.0%]  (can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 4 [si] 7 [sp] 37 [r8] 38 [r9]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 37 [r8] 38 [r9]

Basic block 35 prev 34, next 36, loop_depth 1, count 0, freq 507, maybe hot.
Predecessors:  34 [50.0%]  (fallthru,can_fallthru)
Successors:  27 [90.0%]  (dfs_back,can_fallthru) 36 [10.0%]  (fallthru,can_fallthru,loop_exit)
Registers live at start: 1 [dx] 2 [cx] 4 [si] 7 [sp] 37 [r8] 38 [r9]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 7 [sp] 37 [r8] 38 [r9]

Basic block 36 prev 35, next 37, loop_depth 0, count 0, freq 1111, maybe hot.
Predecessors:  0 [10.0%]  (can_fallthru) 35 [10.0%]  (fallthru,can_fallthru,loop_exit) 2 [10.0%]  (can_fallthru) 26 [10.0%]  (can_fallthru) 38 [100.0%]  48 [100.0%] 
Successors:  EXIT [100.0%] 
Registers live at start: 7 [sp]
Registers live at end: 7 [sp]
Invalid sum of incoming frequencies 403, should be 1111

Basic block 37 prev 36, next 38, loop_depth 1, count 0, freq 506, maybe hot.
Predecessors:  34 [50.0%]  (can_fallthru)
Successors:  27 [90.0%]  (dfs_back,can_fallthru) 38 [10.0%]  (fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 37 [r8] 38 [r9]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 7 [sp] 37 [r8] 38 [r9]

Basic block 38 prev 37, next 39, loop_depth 0, count 0, freq 51, maybe hot.
Predecessors:  37 [10.0%]  (fallthru)
Successors:  36 [100.0%] 
Registers live at start: 7 [sp]
Registers live at end: 7 [sp]

Basic block 39 prev 38, next 40, loop_depth 1, count 0, freq 506, maybe hot.
Predecessors:  33 [50.0%]  (can_fallthru)
Successors:  34 [100.0%] 
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 37 [r8] 38 [r9]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 7 [sp] 37 [r8] 38 [r9]

Basic block 40 prev 39, next 41, loop_depth 1, count 0, freq 506, maybe hot.
Predecessors:  32 [50.0%]  (can_fallthru)
Successors:  33 [100.0%] 
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 37 [r8] 38 [r9]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 7 [sp] 37 [r8] 38 [r9]

Basic block 41 prev 40, next 42, loop_depth 1, count 0, freq 506, maybe hot.
Predecessors:  31 [50.0%]  (can_fallthru)
Successors:  32 [100.0%] 
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 37 [r8] 38 [r9]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 7 [sp] 37 [r8] 38 [r9]

Basic block 42 prev 41, next 43, loop_depth 1, count 0, freq 506, maybe hot.
Predecessors:  30 [50.0%]  (can_fallthru)
Successors:  31 [100.0%] 
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 37 [r8] 38 [r9]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 7 [sp] 37 [r8] 38 [r9]

Basic block 43 prev 42, next 44, loop_depth 1, count 0, freq 506, maybe hot.
Predecessors:  29 [50.0%]  (can_fallthru)
Successors:  30 [100.0%] 
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 37 [r8] 38 [r9]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 7 [sp] 37 [r8] 38 [r9]

Basic block 44 prev 43, next 45, loop_depth 1, count 0, freq 506, maybe hot.
Predecessors:  28 [50.0%]  (can_fallthru)
Successors:  29 [100.0%] 
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 37 [r8] 38 [r9]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 7 [sp] 37 [r8] 38 [r9]

Basic block 45 prev 44, next 46, loop_depth 1, count 0, freq 506, maybe hot.
Predecessors:  27 [50.0%]  (can_fallthru)
Successors:  28 [100.0%] 
Registers live at start: 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 37 [r8] 38 [r9]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 7 [sp] 37 [r8] 38 [r9]

Basic block 46 prev 45, next 47, loop_depth 0, count 0, freq 500, maybe hot.
Predecessors:  1 [50.0%]  (can_fallthru)
Successors:  2 [100.0%] 
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp]

Basic block 47 prev 46, next 48, loop_depth 0, count 0, freq 450, maybe hot.
Predecessors:  25 [50.0%]  (can_fallthru)
Successors:  27 [90.0%]  (can_fallthru) 48 [10.0%]  (fallthru)
Registers live at start: 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 37 [r8] 38 [r9]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 7 [sp] 37 [r8] 38 [r9]

Basic block 48 prev 47, next 49, loop_depth 0, count 0, freq 45, maybe hot.
Predecessors:  47 [10.0%]  (fallthru)
Successors:  36 [100.0%] 
Registers live at start: 7 [sp]
Registers live at end: 7 [sp]

Basic block 49 prev 48, next 50, loop_depth 0, count 0, freq 450, maybe hot.
Predecessors:  23 [50.0%]  (can_fallthru)
Successors:  24 [100.0%] 
Registers live at start: 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 37 [r8] 38 [r9]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 7 [sp] 37 [r8] 38 [r9]

Basic block 50 prev 49, next 51, loop_depth 0, count 0, freq 450, maybe hot.
Predecessors:  21 [50.0%]  (can_fallthru)
Successors:  22 [100.0%] 
Registers live at start: 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 37 [r8] 38 [r9]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 7 [sp] 37 [r8] 38 [r9]

Basic block 51 prev 50, next -2, loop_depth 0, count 0, freq 450, maybe hot.
Predecessors:  19 [50.0%]  (can_fallthru)
Successors:  20 [100.0%] 
Registers live at start: 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 37 [r8] 38 [r9]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 7 [sp] 37 [r8] 38 [r9]

(note:HI 1 0 653 ("./CppStatUtilities.cc") 153)

(note 653 1 654 0 ( minVal (expr_list:REG_DEP_TRUE (reg:DI 1 dx [ minVal ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 654 653 655 0 ( minInd (expr_list:REG_DEP_TRUE (reg:DI 2 cx [ minInd ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 655 654 656 0 ( data (expr_list:REG_DEP_TRUE (reg:DI 5 di [ data ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 656 655 9 0 ( dataLen (expr_list:REG_DEP_TRUE (reg:SI 4 si [ dataLen ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 0, registers live: 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp]
(note:HI 9 656 567 0 [bb 0] NOTE_INSN_BASIC_BLOCK)

(note 567 9 7 0 NOTE_INSN_PROLOGUE_END)

(note:HI 7 567 11 0 NOTE_INSN_FUNCTION_BEG)

(note:HI 11 7 565 0 ("./CppStatUtilities.cc") 155)

(insn:TI 565 11 16 0 ./CppStatUtilities.cc:155 (set (reg:DI 0 ax [65])
        (mem:DI (reg/v/f:DI 5 di [orig:61 data ] [61]) [3 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (nil))

(note:HI 16 565 17 0 ("./CppStatUtilities.cc") 159)

(insn 17 16 14 0 ./CppStatUtilities.cc:159 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 4 si [orig:62 dataLen ] [62])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (nil)
    (nil))

(note:HI 14 17 15 0 ("./CppStatUtilities.cc") 156)

(insn 15 14 623 0 ./CppStatUtilities.cc:156 (set (mem:SI (reg/v/f:DI 2 cx [orig:64 minInd ] [64]) [5 S4 A32])
        (const_int 0 [0x0])) 40 {*movsi_1} (nil)
    (nil))

(note 623 15 566 0 ("./CppStatUtilities.cc") 155)

(insn:TI 566 623 624 0 ./CppStatUtilities.cc:155 (set (mem:DI (reg/v/f:DI 1 dx [orig:63 minVal ] [63]) [3 S8 A64])
        (reg:DI 0 ax [65])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 565 (nil))
    (expr_list:REG_DEAD (reg:DI 0 ax [65])
        (nil)))

(note 624 566 18 0 ("./CppStatUtilities.cc") 159)

(jump_insn 18 624 20 0 ./CppStatUtilities.cc:159 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 53)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 565 (insn_list:REG_DEP_TRUE 17 (insn_list:REG_DEP_ANTI 566 (insn_list:REG_DEP_ANTI 15 (nil)))))
    (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
            (nil))))
;; End of basic block 0, registers live:
 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp]

;; Start of basic block 1, registers live: 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp]
(note:HI 20 18 21 1 [bb 1] NOTE_INSN_BASIC_BLOCK)

(note:HI 21 20 66 1 NOTE_INSN_DELETED)

(note:HI 66 21 564 1 NOTE_INSN_DELETED)

(insn:TI 564 66 72 1 (set (reg:SI 0 ax [71])
        (subreg:SI (plus:DI (reg:DI 4 si [orig:62 dataLen ] [62])
                (const_int -1 [0xffffffffffffffff])) 0)) 194 {*lea_1_rex64} (nil)
    (nil))

(insn 72 564 73 1 ./CppStatUtilities.cc:161 (set (reg:DF 22 xmm1 [orig:60 D.34607 ] [60])
        (mem:DF (reg/v/f:DI 5 di [orig:61 data ] [61]) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:TI 73 72 68 1 ./CppStatUtilities.cc:161 (set (reg:DF 23 xmm2 [66])
        (mem:DF (reg/v/f:DI 1 dx [orig:63 minVal ] [63]) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (expr_list:REG_EQUIV (mem:DF (reg/v/f:DI 1 dx [orig:63 minVal ] [63]) [3 S8 A64])
        (nil)))

(insn:TI 68 73 74 1 (parallel [
            (set (reg:SI 0 ax [71])
                (and:SI (reg:SI 0 ax [71])
                    (const_int 7 [0x7])))
            (clobber (reg:CC 17 flags))
        ]) 299 {*andsi_1} (insn_list:REG_DEP_TRUE 564 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 74 68 75 1 ./CppStatUtilities.cc:161 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 23 xmm2 [66])
            (reg:DF 22 xmm1 [orig:60 D.34607 ] [60]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_OUTPUT 68 (insn_list:REG_DEP_TRUE 73 (insn_list:REG_DEP_TRUE 72 (nil))))
    (expr_list:REG_DEAD (reg:DF 23 xmm2 [66])
        (nil)))

(jump_insn 75 74 95 1 ./CppStatUtilities.cc:161 (set (pc)
        (if_then_else (gt (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 582)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 564 (insn_list:REG_DEP_ANTI 68 (insn_list:REG_DEP_ANTI 72 (insn_list:REG_DEP_ANTI 73 (insn_list:REG_DEP_TRUE 74 (nil))))))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 1, registers live:
 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]

;; Start of basic block 2, registers live: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp]
(code_label:HI 95 75 91 2 88 "" [1 uses])

(note:HI 91 95 87 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn:TI 87 91 657 2 ./CppStatUtilities.cc:159 (set (reg/v:SI 38 r9 [orig:77 i ] [77])
        (const_int 1 [0x1])) 40 {*movsi_1} (nil)
    (nil))

(note 657 87 563 2 ( i (expr_list:REG_DEP_TRUE (reg/v:SI 38 r9 [orig:77 i ] [77])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn 563 657 89 2 ./CppStatUtilities.cc:159 (set (reg/f:DI 37 r8 [orig:74 ivtmp.257 ] [74])
        (plus:DI (reg/v/f:DI 5 di [orig:61 data ] [61])
            (const_int 8 [0x8]))) 196 {*lea_2_rex64} (nil)
    (nil))

(insn:TI 89 563 90 2 ./CppStatUtilities.cc:159 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 38 r9 [orig:77 i ] [77])
            (reg/v:SI 4 si [orig:62 dataLen ] [62]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_TRUE 87 (nil))
    (nil))

(jump_insn:TI 90 89 321 2 ./CppStatUtilities.cc:159 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 53)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 87 (insn_list:REG_DEP_ANTI 563 (insn_list:REG_DEP_TRUE 89 (nil))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
            (nil))))
;; End of basic block 2, registers live:
 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9]

;; Start of basic block 3, registers live: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9]
(note:HI 321 90 319 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn:TI 319 321 320 3 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [71])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (nil)
    (nil))

(jump_insn:TI 320 319 289 3 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 23)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 319 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1250 [0x4e2])
            (nil))))
;; End of basic block 3, registers live:
 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9]

;; Start of basic block 4, registers live: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9]
(note:HI 289 320 287 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn:TI 287 289 288 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [71])
            (const_int 1 [0x1]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 288 287 257 4 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 545)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 287 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1428 [0x594])
            (nil))))
;; End of basic block 4, registers live:
 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9]

;; Start of basic block 5, registers live: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9]
(note:HI 257 288 255 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn:TI 255 257 256 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [71])
            (const_int 2 [0x2]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 256 255 225 5 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 546)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 255 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1666 [0x682])
            (nil))))
;; End of basic block 5, registers live:
 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9]

;; Start of basic block 6, registers live: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9]
(note:HI 225 256 223 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn:TI 223 225 224 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [71])
            (const_int 3 [0x3]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 224 223 193 6 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 547)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 223 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 2000 [0x7d0])
            (nil))))
;; End of basic block 6, registers live:
 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9]

;; Start of basic block 7, registers live: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9]
(note:HI 193 224 191 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn:TI 191 193 192 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [71])
            (const_int 4 [0x4]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 192 191 161 7 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 548)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 191 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 2500 [0x9c4])
            (nil))))
;; End of basic block 7, registers live:
 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9]

;; Start of basic block 8, registers live: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9]
(note:HI 161 192 159 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn:TI 159 161 160 8 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [71])
            (const_int 5 [0x5]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 160 159 129 8 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 549)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 159 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 3333 [0xd05])
            (nil))))
;; End of basic block 8, registers live:
 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9]

;; Start of basic block 9, registers live: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9]
(note:HI 129 160 127 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn:TI 127 129 128 9 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [71])
            (const_int 6 [0x6]))) 5 {*cmpsi_1_insn} (nil)
    (expr_list:REG_DEAD (reg:SI 0 ax [71])
        (nil)))

(jump_insn:TI 128 127 104 9 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 550)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 127 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 9, registers live:
 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9]

;; Start of basic block 10, registers live: 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp]
(note:HI 104 128 100 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn:TI 100 104 101 10 ./CppStatUtilities.cc:161 (set (reg:DF 22 xmm1 [orig:82 D.34607 ] [82])
        (mem:DF (plus:DI (reg/v/f:DI 5 di [orig:61 data ] [61])
                (const_int 8 [0x8])) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:TI 101 100 102 10 ./CppStatUtilities.cc:161 (set (reg:DF 24 xmm3 [83])
        (mem:DF (reg/v/f:DI 1 dx [orig:63 minVal ] [63]) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (expr_list:REG_EQUIV (mem:DF (reg/v/f:DI 1 dx [orig:63 minVal ] [63]) [3 S8 A64])
        (nil)))

(insn:TI 102 101 103 10 ./CppStatUtilities.cc:161 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 24 xmm3 [83])
            (reg:DF 22 xmm1 [orig:82 D.34607 ] [82]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_TRUE 101 (insn_list:REG_DEP_TRUE 100 (nil)))
    (expr_list:REG_DEAD (reg:DF 24 xmm3 [83])
        (nil)))

(jump_insn 103 102 110 10 ./CppStatUtilities.cc:161 (set (pc)
        (if_then_else (unle (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 123)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 100 (insn_list:REG_DEP_ANTI 101 (insn_list:REG_DEP_TRUE 102 (nil))))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 10, registers live:
 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]

;; Start of basic block 11, registers live: 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
(note:HI 110 103 107 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn:TI 107 110 109 11 ./CppStatUtilities.cc:163 (set (mem:DF (reg/v/f:DI 1 dx [orig:63 minVal ] [63]) [3 S8 A64])
        (reg:DF 22 xmm1 [orig:82 D.34607 ] [82])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg:DF 22 xmm1 [orig:82 D.34607 ] [82])
        (nil)))

(insn 109 107 123 11 ./CppStatUtilities.cc:164 (set (mem:SI (reg/v/f:DI 2 cx [orig:64 minInd ] [64]) [5 S4 A32])
        (const_int 1 [0x1])) 40 {*movsi_1} (nil)
    (nil))
;; End of basic block 11, registers live:
 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp]

;; Start of basic block 12, registers live: 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp]
(code_label:HI 123 109 119 12 90 "" [1 uses])

(note:HI 119 123 562 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn:TI 562 119 115 12 ./CppStatUtilities.cc:159 (set (reg/f:DI 37 r8 [orig:74 ivtmp.257 ] [74])
        (plus:DI (reg/v/f:DI 5 di [orig:61 data ] [61])
            (const_int 16 [0x10]))) 196 {*lea_2_rex64} (nil)
    (expr_list:REG_DEAD (reg/v/f:DI 5 di [orig:61 data ] [61])
        (nil)))

(insn 115 562 550 12 ./CppStatUtilities.cc:159 (set (reg/v:SI 38 r9 [orig:77 i ] [77])
        (const_int 2 [0x2])) 40 {*movsi_1} (nil)
    (expr_list:REG_EQUAL (const_int 2 [0x2])
        (nil)))
;; End of basic block 12, registers live:
 1 [dx] 2 [cx] 4 [si] 7 [sp] 37 [r8] 38 [r9]

;; Start of basic block 13, registers live: 1 [dx] 2 [cx] 4 [si] 7 [sp] 37 [r8] 38 [r9]
(code_label:HI 550 115 136 13 134 "" [1 uses])

(note:HI 136 550 132 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn:TI 132 136 133 13 ./CppStatUtilities.cc:161 (set (reg:DF 22 xmm1 [orig:84 D.34607 ] [84])
        (mem:DF (reg/f:DI 37 r8 [orig:74 ivtmp.257 ] [74]) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:TI 133 132 134 13 ./CppStatUtilities.cc:161 (set (reg:DF 25 xmm4 [85])
        (mem:DF (reg/v/f:DI 1 dx [orig:63 minVal ] [63]) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (expr_list:REG_EQUIV (mem:DF (reg/v/f:DI 1 dx [orig:63 minVal ] [63]) [3 S8 A64])
        (nil)))

(insn:TI 134 133 135 13 ./CppStatUtilities.cc:161 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 25 xmm4 [85])
            (reg:DF 22 xmm1 [orig:84 D.34607 ] [84]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_TRUE 133 (insn_list:REG_DEP_TRUE 132 (nil)))
    (expr_list:REG_DEAD (reg:DF 25 xmm4 [85])
        (nil)))

(jump_insn 135 134 142 13 ./CppStatUtilities.cc:161 (set (pc)
        (if_then_else (unle (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 155)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 132 (insn_list:REG_DEP_ANTI 133 (insn_list:REG_DEP_TRUE 134 (nil))))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 13, registers live:
 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 37 [r8] 38 [r9]

;; Start of basic block 14, registers live: 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 37 [r8] 38 [r9]
(note:HI 142 135 139 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn:TI 139 142 141 14 ./CppStatUtilities.cc:163 (set (mem:DF (reg/v/f:DI 1 dx [orig:63 minVal ] [63]) [3 S8 A64])
        (reg:DF 22 xmm1 [orig:84 D.34607 ] [84])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg:DF 22 xmm1 [orig:84 D.34607 ] [84])
        (nil)))

(insn 141 139 155 14 ./CppStatUtilities.cc:164 (set (mem:SI (reg/v/f:DI 2 cx [orig:64 minInd ] [64]) [5 S4 A32])
        (reg/v:SI 38 r9 [orig:77 i ] [77])) 40 {*movsi_1} (nil)
    (nil))
;; End of basic block 14, registers live:
 1 [dx] 2 [cx] 4 [si] 7 [sp] 37 [r8] 38 [r9]

;; Start of basic block 15, registers live: 1 [dx] 2 [cx] 4 [si] 7 [sp] 37 [r8] 38 [r9]
(code_label:HI 155 141 151 15 93 "" [1 uses])

(note:HI 151 155 147 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn:TI 147 151 148 15 ./CppStatUtilities.cc:159 (parallel [
            (set (reg/v:SI 38 r9 [orig:77 i ] [77])
                (plus:SI (reg/v:SI 38 r9 [orig:77 i ] [77])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 148 147 549 15 ./CppStatUtilities.cc:159 (parallel [
            (set (reg/f:DI 37 r8 [orig:74 ivtmp.257 ] [74])
                (plus:DI (reg/f:DI 37 r8 [orig:74 ivtmp.257 ] [74])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 15, registers live:
 1 [dx] 2 [cx] 4 [si] 7 [sp] 37 [r8] 38 [r9]

;; Start of basic block 16, registers live: 1 [dx] 2 [cx] 4 [si] 7 [sp] 37 [r8] 38 [r9]
(code_label:HI 549 148 168 16 133 "" [1 uses])

(note:HI 168 549 164 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn:TI 164 168 165 16 ./CppStatUtilities.cc:161 (set (reg:DF 22 xmm1 [orig:86 D.34607 ] [86])
        (mem:DF (reg/f:DI 37 r8 [orig:74 ivtmp.257 ] [74]) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:TI 165 164 166 16 ./CppStatUtilities.cc:161 (set (reg:DF 26 xmm5 [87])
        (mem:DF (reg/v/f:DI 1 dx [orig:63 minVal ] [63]) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (expr_list:REG_EQUIV (mem:DF (reg/v/f:DI 1 dx [orig:63 minVal ] [63]) [3 S8 A64])
        (nil)))

(insn:TI 166 165 167 16 ./CppStatUtilities.cc:161 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 26 xmm5 [87])
            (reg:DF 22 xmm1 [orig:86 D.34607 ] [86]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_TRUE 165 (insn_list:REG_DEP_TRUE 164 (nil)))
    (expr_list:REG_DEAD (reg:DF 26 xmm5 [87])
        (nil)))

(jump_insn 167 166 174 16 ./CppStatUtilities.cc:161 (set (pc)
        (if_then_else (unle (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 187)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 164 (insn_list:REG_DEP_ANTI 165 (insn_list:REG_DEP_TRUE 166 (nil))))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 16, registers live:
 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 37 [r8] 38 [r9]

;; Start of basic block 17, registers live: 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 37 [r8] 38 [r9]
(note:HI 174 167 171 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn:TI 171 174 173 17 ./CppStatUtilities.cc:163 (set (mem:DF (reg/v/f:DI 1 dx [orig:63 minVal ] [63]) [3 S8 A64])
        (reg:DF 22 xmm1 [orig:86 D.34607 ] [86])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg:DF 22 xmm1 [orig:86 D.34607 ] [86])
        (nil)))

(insn 173 171 187 17 ./CppStatUtilities.cc:164 (set (mem:SI (reg/v/f:DI 2 cx [orig:64 minInd ] [64]) [5 S4 A32])
        (reg/v:SI 38 r9 [orig:77 i ] [77])) 40 {*movsi_1} (nil)
    (nil))
;; End of basic block 17, registers live:
 1 [dx] 2 [cx] 4 [si] 7 [sp] 37 [r8] 38 [r9]

;; Start of basic block 18, registers live: 1 [dx] 2 [cx] 4 [si] 7 [sp] 37 [r8] 38 [r9]
(code_label:HI 187 173 183 18 96 "" [1 uses])

(note:HI 183 187 179 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn:TI 179 183 180 18 ./CppStatUtilities.cc:159 (parallel [
            (set (reg/v:SI 38 r9 [orig:77 i ] [77])
                (plus:SI (reg/v:SI 38 r9 [orig:77 i ] [77])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 180 179 548 18 ./CppStatUtilities.cc:159 (parallel [
            (set (reg/f:DI 37 r8 [orig:74 ivtmp.257 ] [74])
                (plus:DI (reg/f:DI 37 r8 [orig:74 ivtmp.257 ] [74])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 18, registers live:
 1 [dx] 2 [cx] 4 [si] 7 [sp] 37 [r8] 38 [r9]

;; Start of basic block 19, registers live: 1 [dx] 2 [cx] 4 [si] 7 [sp] 37 [r8] 38 [r9]
(code_label:HI 548 180 200 19 132 "" [1 uses])

(note:HI 200 548 196 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn:TI 196 200 197 19 ./CppStatUtilities.cc:161 (set (reg:DF 22 xmm1 [orig:88 D.34607 ] [88])
        (mem:DF (reg/f:DI 37 r8 [orig:74 ivtmp.257 ] [74]) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:TI 197 196 198 19 ./CppStatUtilities.cc:161 (set (reg:DF 27 xmm6 [89])
        (mem:DF (reg/v/f:DI 1 dx [orig:63 minVal ] [63]) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (expr_list:REG_EQUIV (mem:DF (reg/v/f:DI 1 dx [orig:63 minVal ] [63]) [3 S8 A64])
        (nil)))

(insn:TI 198 197 199 19 ./CppStatUtilities.cc:161 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 27 xmm6 [89])
            (reg:DF 22 xmm1 [orig:88 D.34607 ] [88]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_TRUE 197 (insn_list:REG_DEP_TRUE 196 (nil)))
    (expr_list:REG_DEAD (reg:DF 27 xmm6 [89])
        (nil)))

(jump_insn 199 198 219 19 ./CppStatUtilities.cc:161 (set (pc)
        (if_then_else (gt (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 583)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 196 (insn_list:REG_DEP_ANTI 197 (insn_list:REG_DEP_TRUE 198 (nil))))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 19, registers live:
 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 37 [r8] 38 [r9]

;; Start of basic block 20, registers live: 1 [dx] 2 [cx] 4 [si] 7 [sp] 37 [r8] 38 [r9]
(code_label:HI 219 199 215 20 99 "" [1 uses])

(note:HI 215 219 211 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn:TI 211 215 212 20 ./CppStatUtilities.cc:159 (parallel [
            (set (reg/v:SI 38 r9 [orig:77 i ] [77])
                (plus:SI (reg/v:SI 38 r9 [orig:77 i ] [77])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 212 211 547 20 ./CppStatUtilities.cc:159 (parallel [
            (set (reg/f:DI 37 r8 [orig:74 ivtmp.257 ] [74])
                (plus:DI (reg/f:DI 37 r8 [orig:74 ivtmp.257 ] [74])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 20, registers live:
 1 [dx] 2 [cx] 4 [si] 7 [sp] 37 [r8] 38 [r9]

;; Start of basic block 21, registers live: 1 [dx] 2 [cx] 4 [si] 7 [sp] 37 [r8] 38 [r9]
(code_label:HI 547 212 232 21 131 "" [1 uses])

(note:HI 232 547 228 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn:TI 228 232 229 21 ./CppStatUtilities.cc:161 (set (reg:DF 22 xmm1 [orig:90 D.34607 ] [90])
        (mem:DF (reg/f:DI 37 r8 [orig:74 ivtmp.257 ] [74]) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:TI 229 228 230 21 ./CppStatUtilities.cc:161 (set (reg:DF 28 xmm7 [91])
        (mem:DF (reg/v/f:DI 1 dx [orig:63 minVal ] [63]) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (expr_list:REG_EQUIV (mem:DF (reg/v/f:DI 1 dx [orig:63 minVal ] [63]) [3 S8 A64])
        (nil)))

(insn:TI 230 229 231 21 ./CppStatUtilities.cc:161 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 28 xmm7 [91])
            (reg:DF 22 xmm1 [orig:90 D.34607 ] [90]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_TRUE 229 (insn_list:REG_DEP_TRUE 228 (nil)))
    (expr_list:REG_DEAD (reg:DF 28 xmm7 [91])
        (nil)))

(jump_insn 231 230 251 21 ./CppStatUtilities.cc:161 (set (pc)
        (if_then_else (gt (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 584)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 228 (insn_list:REG_DEP_ANTI 229 (insn_list:REG_DEP_TRUE 230 (nil))))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 21, registers live:
 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 37 [r8] 38 [r9]

;; Start of basic block 22, registers live: 1 [dx] 2 [cx] 4 [si] 7 [sp] 37 [r8] 38 [r9]
(code_label:HI 251 231 247 22 102 "" [1 uses])

(note:HI 247 251 243 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(insn:TI 243 247 244 22 ./CppStatUtilities.cc:159 (parallel [
            (set (reg/v:SI 38 r9 [orig:77 i ] [77])
                (plus:SI (reg/v:SI 38 r9 [orig:77 i ] [77])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 244 243 546 22 ./CppStatUtilities.cc:159 (parallel [
            (set (reg/f:DI 37 r8 [orig:74 ivtmp.257 ] [74])
                (plus:DI (reg/f:DI 37 r8 [orig:74 ivtmp.257 ] [74])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 22, registers live:
 1 [dx] 2 [cx] 4 [si] 7 [sp] 37 [r8] 38 [r9]

;; Start of basic block 23, registers live: 1 [dx] 2 [cx] 4 [si] 7 [sp] 37 [r8] 38 [r9]
(code_label:HI 546 244 264 23 130 "" [1 uses])

(note:HI 264 546 260 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(insn:TI 260 264 261 23 ./CppStatUtilities.cc:161 (set (reg:DF 22 xmm1 [orig:92 D.34607 ] [92])
        (mem:DF (reg/f:DI 37 r8 [orig:74 ivtmp.257 ] [74]) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:TI 261 260 262 23 ./CppStatUtilities.cc:161 (set (reg:DF 45 xmm8 [93])
        (mem:DF (reg/v/f:DI 1 dx [orig:63 minVal ] [63]) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (expr_list:REG_EQUIV (mem:DF (reg/v/f:DI 1 dx [orig:63 minVal ] [63]) [3 S8 A64])
        (nil)))

(insn:TI 262 261 263 23 ./CppStatUtilities.cc:161 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 45 xmm8 [93])
            (reg:DF 22 xmm1 [orig:92 D.34607 ] [92]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_TRUE 261 (insn_list:REG_DEP_TRUE 260 (nil)))
    (expr_list:REG_DEAD (reg:DF 45 xmm8 [93])
        (nil)))

(jump_insn 263 262 283 23 ./CppStatUtilities.cc:161 (set (pc)
        (if_then_else (gt (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 585)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 260 (insn_list:REG_DEP_ANTI 261 (insn_list:REG_DEP_TRUE 262 (nil))))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 23, registers live:
 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 37 [r8] 38 [r9]

;; Start of basic block 24, registers live: 1 [dx] 2 [cx] 4 [si] 7 [sp] 37 [r8] 38 [r9]
(code_label:HI 283 263 279 24 105 "" [1 uses])

(note:HI 279 283 275 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(insn:TI 275 279 276 24 ./CppStatUtilities.cc:159 (parallel [
            (set (reg/v:SI 38 r9 [orig:77 i ] [77])
                (plus:SI (reg/v:SI 38 r9 [orig:77 i ] [77])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 276 275 545 24 ./CppStatUtilities.cc:159 (parallel [
            (set (reg/f:DI 37 r8 [orig:74 ivtmp.257 ] [74])
                (plus:DI (reg/f:DI 37 r8 [orig:74 ivtmp.257 ] [74])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 24, registers live:
 1 [dx] 2 [cx] 4 [si] 7 [sp] 37 [r8] 38 [r9]

;; Start of basic block 25, registers live: 1 [dx] 2 [cx] 4 [si] 7 [sp] 37 [r8] 38 [r9]
(code_label:HI 545 276 296 25 129 "" [1 uses])

(note:HI 296 545 292 25 [bb 25] NOTE_INSN_BASIC_BLOCK)

(insn:TI 292 296 293 25 ./CppStatUtilities.cc:161 (set (reg:DF 22 xmm1 [orig:94 D.34607 ] [94])
        (mem:DF (reg/f:DI 37 r8 [orig:74 ivtmp.257 ] [74]) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:TI 293 292 294 25 ./CppStatUtilities.cc:161 (set (reg:DF 46 xmm9 [95])
        (mem:DF (reg/v/f:DI 1 dx [orig:63 minVal ] [63]) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (expr_list:REG_EQUIV (mem:DF (reg/v/f:DI 1 dx [orig:63 minVal ] [63]) [3 S8 A64])
        (nil)))

(insn:TI 294 293 295 25 ./CppStatUtilities.cc:161 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 46 xmm9 [95])
            (reg:DF 22 xmm1 [orig:94 D.34607 ] [94]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_TRUE 293 (insn_list:REG_DEP_TRUE 292 (nil)))
    (expr_list:REG_DEAD (reg:DF 46 xmm9 [95])
        (nil)))

(jump_insn 295 294 311 25 ./CppStatUtilities.cc:161 (set (pc)
        (if_then_else (gt (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 586)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 292 (insn_list:REG_DEP_ANTI 293 (insn_list:REG_DEP_TRUE 294 (nil))))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 25, registers live:
 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 37 [r8] 38 [r9]

;; Start of basic block 26, registers live: 1 [dx] 2 [cx] 4 [si] 7 [sp] 37 [r8] 38 [r9]
(note:HI 311 295 307 26 [bb 26] NOTE_INSN_BASIC_BLOCK)

(insn:TI 307 311 308 26 ./CppStatUtilities.cc:159 (parallel [
            (set (reg/v:SI 38 r9 [orig:77 i ] [77])
                (plus:SI (reg/v:SI 38 r9 [orig:77 i ] [77])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 308 307 309 26 ./CppStatUtilities.cc:159 (parallel [
            (set (reg/f:DI 37 r8 [orig:74 ivtmp.257 ] [74])
                (plus:DI (reg/f:DI 37 r8 [orig:74 ivtmp.257 ] [74])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 309 308 310 26 ./CppStatUtilities.cc:159 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 38 r9 [orig:77 i ] [77])
            (reg/v:SI 4 si [orig:62 dataLen ] [62]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_OUTPUT 308 (insn_list:REG_DEP_TRUE 307 (nil)))
    (nil))

(jump_insn:TI 310 309 59 26 ./CppStatUtilities.cc:159 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 53)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 307 (insn_list:REG_DEP_ANTI 308 (insn_list:REG_DEP_TRUE 309 (nil))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
            (nil))))
;; End of basic block 26, registers live:
 1 [dx] 2 [cx] 4 [si] 7 [sp] 37 [r8] 38 [r9]

(note:HI 59 310 658 NOTE_INSN_LOOP_BEG)

(note 658 59 23 27 ( i (expr_list:REG_DEP_TRUE (reg/v:SI 38 r9 [orig:77 i ] [77])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 27, registers live: 1 [dx] 2 [cx] 4 [si] 7 [sp] 37 [r8] 38 [r9]
(code_label:HI 23 658 24 27 82 "" [4 uses])

(note:HI 24 23 25 27 [bb 27] NOTE_INSN_BASIC_BLOCK)

(note:HI 25 24 26 27 ("./CppStatUtilities.cc") 161)

(insn:TI 26 25 27 27 ./CppStatUtilities.cc:161 (set (reg:DF 22 xmm1 [orig:75 D.34607 ] [75])
        (mem:DF (reg/f:DI 37 r8 [orig:74 ivtmp.257 ] [74]) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:TI 27 26 28 27 ./CppStatUtilities.cc:161 (set (reg:DF 21 xmm0 [76])
        (mem:DF (reg/v/f:DI 1 dx [orig:63 minVal ] [63]) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (expr_list:REG_EQUIV (mem:DF (reg/v/f:DI 1 dx [orig:63 minVal ] [63]) [3 S8 A64])
        (nil)))

(insn:TI 28 27 29 27 ./CppStatUtilities.cc:161 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 21 xmm0 [76])
            (reg:DF 22 xmm1 [orig:75 D.34607 ] [75]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_TRUE 26 (insn_list:REG_DEP_TRUE 27 (nil)))
    (expr_list:REG_DEAD (reg:DF 21 xmm0 [76])
        (nil)))

(jump_insn 29 28 39 27 ./CppStatUtilities.cc:161 (set (pc)
        (if_then_else (gt (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 587)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 26 (insn_list:REG_DEP_ANTI 27 (insn_list:REG_DEP_TRUE 28 (nil))))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 27, registers live:
 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 37 [r8] 38 [r9]

;; Start of basic block 28, registers live: 1 [dx] 2 [cx] 4 [si] 7 [sp] 37 [r8] 38 [r9]
(code_label:HI 39 29 40 28 83 "" [1 uses])

(note:HI 40 39 324 28 [bb 28] NOTE_INSN_BASIC_BLOCK)

(insn:TI 324 40 561 28 ./CppStatUtilities.cc:161 (set (reg:DF 22 xmm1 [orig:80 D.34607 ] [80])
        (mem:DF (plus:DI (reg/f:DI 37 r8 [orig:74 ivtmp.257 ] [74])
                (const_int 8 [0x8])) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn 561 324 325 28 ./CppStatUtilities.cc:159 (set (reg:SI 0 ax [72])
        (subreg:SI (plus:DI (reg:DI 38 r9 [orig:77 i ] [77])
                (const_int 1 [0x1])) 0)) 194 {*lea_1_rex64} (nil)
    (nil))

(insn:TI 325 561 326 28 ./CppStatUtilities.cc:161 (set (reg:DF 47 xmm10 [81])
        (mem:DF (reg/v/f:DI 1 dx [orig:63 minVal ] [63]) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (expr_list:REG_EQUIV (mem:DF (reg/v/f:DI 1 dx [orig:63 minVal ] [63]) [3 S8 A64])
        (nil)))

(insn:TI 326 325 327 28 ./CppStatUtilities.cc:161 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 47 xmm10 [81])
            (reg:DF 22 xmm1 [orig:80 D.34607 ] [80]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_TRUE 325 (insn_list:REG_DEP_TRUE 324 (nil)))
    (expr_list:REG_DEAD (reg:DF 47 xmm10 [81])
        (nil)))

(jump_insn 327 326 347 28 ./CppStatUtilities.cc:161 (set (pc)
        (if_then_else (gt (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 588)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 561 (insn_list:REG_DEP_ANTI 324 (insn_list:REG_DEP_ANTI 325 (insn_list:REG_DEP_TRUE 326 (nil)))))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 28, registers live:
 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 37 [r8] 38 [r9]

;; Start of basic block 29, registers live: 1 [dx] 2 [cx] 4 [si] 7 [sp] 37 [r8] 38 [r9]
(code_label:HI 347 327 343 29 111 "" [1 uses])

(note:HI 343 347 351 29 [bb 29] NOTE_INSN_BASIC_BLOCK)

(insn:TI 351 343 560 29 ./CppStatUtilities.cc:161 (set (reg:DF 22 xmm1 [orig:98 D.34607 ] [98])
        (mem:DF (plus:DI (reg/f:DI 37 r8 [orig:74 ivtmp.257 ] [74])
                (const_int 16 [0x10])) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn 560 351 352 29 ./CppStatUtilities.cc:159 (set (reg/v:SI 0 ax [orig:96 i ] [96])
        (subreg:SI (plus:DI (reg:DI 38 r9 [orig:77 i ] [77])
                (const_int 2 [0x2])) 0)) 194 {*lea_1_rex64} (nil)
    (nil))

(insn:TI 352 560 353 29 ./CppStatUtilities.cc:161 (set (reg:DF 48 xmm11 [99])
        (mem:DF (reg/v/f:DI 1 dx [orig:63 minVal ] [63]) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (expr_list:REG_EQUIV (mem:DF (reg/v/f:DI 1 dx [orig:63 minVal ] [63]) [3 S8 A64])
        (nil)))

(insn:TI 353 352 354 29 ./CppStatUtilities.cc:161 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 48 xmm11 [99])
            (reg:DF 22 xmm1 [orig:98 D.34607 ] [98]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_TRUE 352 (insn_list:REG_DEP_TRUE 351 (nil)))
    (expr_list:REG_DEAD (reg:DF 48 xmm11 [99])
        (nil)))

(jump_insn 354 353 659 29 ./CppStatUtilities.cc:161 (set (pc)
        (if_then_else (gt (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 589)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 560 (insn_list:REG_DEP_ANTI 351 (insn_list:REG_DEP_ANTI 352 (insn_list:REG_DEP_TRUE 353 (nil)))))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 29, registers live:
 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 37 [r8] 38 [r9]

(note 659 354 374 30 ( i (expr_list:REG_DEP_TRUE (reg/v:SI 0 ax [orig:96 i ] [96])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 30, registers live: 1 [dx] 2 [cx] 4 [si] 7 [sp] 37 [r8] 38 [r9]
(code_label:HI 374 659 370 30 113 "" [1 uses])

(note:HI 370 374 378 30 [bb 30] NOTE_INSN_BASIC_BLOCK)

(insn:TI 378 370 559 30 ./CppStatUtilities.cc:161 (set (reg:DF 22 xmm1 [orig:102 D.34607 ] [102])
        (mem:DF (plus:DI (reg/f:DI 37 r8 [orig:74 ivtmp.257 ] [74])
                (const_int 24 [0x18])) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn 559 378 379 30 ./CppStatUtilities.cc:159 (set (reg/v:SI 0 ax [orig:100 i ] [100])
        (subreg:SI (plus:DI (reg:DI 38 r9 [orig:77 i ] [77])
                (const_int 3 [0x3])) 0)) 194 {*lea_1_rex64} (nil)
    (nil))

(insn:TI 379 559 380 30 ./CppStatUtilities.cc:161 (set (reg:DF 49 xmm12 [103])
        (mem:DF (reg/v/f:DI 1 dx [orig:63 minVal ] [63]) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (expr_list:REG_EQUIV (mem:DF (reg/v/f:DI 1 dx [orig:63 minVal ] [63]) [3 S8 A64])
        (nil)))

(insn:TI 380 379 381 30 ./CppStatUtilities.cc:161 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 49 xmm12 [103])
            (reg:DF 22 xmm1 [orig:102 D.34607 ] [102]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_TRUE 379 (insn_list:REG_DEP_TRUE 378 (nil)))
    (expr_list:REG_DEAD (reg:DF 49 xmm12 [103])
        (nil)))

(jump_insn 381 380 401 30 ./CppStatUtilities.cc:161 (set (pc)
        (if_then_else (gt (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 590)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 559 (insn_list:REG_DEP_ANTI 378 (insn_list:REG_DEP_ANTI 379 (insn_list:REG_DEP_TRUE 380 (nil)))))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 30, registers live:
 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 37 [r8] 38 [r9]

;; Start of basic block 31, registers live: 1 [dx] 2 [cx] 4 [si] 7 [sp] 37 [r8] 38 [r9]
(code_label:HI 401 381 397 31 115 "" [1 uses])

(note:HI 397 401 405 31 [bb 31] NOTE_INSN_BASIC_BLOCK)

(insn:TI 405 397 558 31 ./CppStatUtilities.cc:161 (set (reg:DF 22 xmm1 [orig:106 D.34607 ] [106])
        (mem:DF (plus:DI (reg/f:DI 37 r8 [orig:74 ivtmp.257 ] [74])
                (const_int 32 [0x20])) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn 558 405 406 31 ./CppStatUtilities.cc:159 (set (reg/v:SI 0 ax [orig:104 i ] [104])
        (subreg:SI (plus:DI (reg:DI 38 r9 [orig:77 i ] [77])
                (const_int 4 [0x4])) 0)) 194 {*lea_1_rex64} (nil)
    (nil))

(insn:TI 406 558 407 31 ./CppStatUtilities.cc:161 (set (reg:DF 50 xmm13 [107])
        (mem:DF (reg/v/f:DI 1 dx [orig:63 minVal ] [63]) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (expr_list:REG_EQUIV (mem:DF (reg/v/f:DI 1 dx [orig:63 minVal ] [63]) [3 S8 A64])
        (nil)))

(insn:TI 407 406 408 31 ./CppStatUtilities.cc:161 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 50 xmm13 [107])
            (reg:DF 22 xmm1 [orig:106 D.34607 ] [106]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_TRUE 406 (insn_list:REG_DEP_TRUE 405 (nil)))
    (expr_list:REG_DEAD (reg:DF 50 xmm13 [107])
        (nil)))

(jump_insn 408 407 428 31 ./CppStatUtilities.cc:161 (set (pc)
        (if_then_else (gt (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 591)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 558 (insn_list:REG_DEP_ANTI 405 (insn_list:REG_DEP_ANTI 406 (insn_list:REG_DEP_TRUE 407 (nil)))))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 31, registers live:
 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 37 [r8] 38 [r9]

;; Start of basic block 32, registers live: 1 [dx] 2 [cx] 4 [si] 7 [sp] 37 [r8] 38 [r9]
(code_label:HI 428 408 424 32 117 "" [1 uses])

(note:HI 424 428 432 32 [bb 32] NOTE_INSN_BASIC_BLOCK)

(insn:TI 432 424 557 32 ./CppStatUtilities.cc:161 (set (reg:DF 22 xmm1 [orig:110 D.34607 ] [110])
        (mem:DF (plus:DI (reg/f:DI 37 r8 [orig:74 ivtmp.257 ] [74])
                (const_int 40 [0x28])) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn 557 432 433 32 ./CppStatUtilities.cc:159 (set (reg/v:SI 0 ax [orig:108 i ] [108])
        (subreg:SI (plus:DI (reg:DI 38 r9 [orig:77 i ] [77])
                (const_int 5 [0x5])) 0)) 194 {*lea_1_rex64} (nil)
    (nil))

(insn:TI 433 557 434 32 ./CppStatUtilities.cc:161 (set (reg:DF 51 xmm14 [111])
        (mem:DF (reg/v/f:DI 1 dx [orig:63 minVal ] [63]) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (expr_list:REG_EQUIV (mem:DF (reg/v/f:DI 1 dx [orig:63 minVal ] [63]) [3 S8 A64])
        (nil)))

(insn:TI 434 433 435 32 ./CppStatUtilities.cc:161 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 51 xmm14 [111])
            (reg:DF 22 xmm1 [orig:110 D.34607 ] [110]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_TRUE 433 (insn_list:REG_DEP_TRUE 432 (nil)))
    (expr_list:REG_DEAD (reg:DF 51 xmm14 [111])
        (nil)))

(jump_insn 435 434 455 32 ./CppStatUtilities.cc:161 (set (pc)
        (if_then_else (gt (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 592)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 557 (insn_list:REG_DEP_ANTI 432 (insn_list:REG_DEP_ANTI 433 (insn_list:REG_DEP_TRUE 434 (nil)))))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 32, registers live:
 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 37 [r8] 38 [r9]

;; Start of basic block 33, registers live: 1 [dx] 2 [cx] 4 [si] 7 [sp] 37 [r8] 38 [r9]
(code_label:HI 455 435 451 33 119 "" [1 uses])

(note:HI 451 455 459 33 [bb 33] NOTE_INSN_BASIC_BLOCK)

(insn:TI 459 451 556 33 ./CppStatUtilities.cc:161 (set (reg:DF 22 xmm1 [orig:114 D.34607 ] [114])
        (mem:DF (plus:DI (reg/f:DI 37 r8 [orig:74 ivtmp.257 ] [74])
                (const_int 48 [0x30])) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn 556 459 460 33 ./CppStatUtilities.cc:159 (set (reg/v:SI 0 ax [orig:112 i ] [112])
        (subreg:SI (plus:DI (reg:DI 38 r9 [orig:77 i ] [77])
                (const_int 6 [0x6])) 0)) 194 {*lea_1_rex64} (nil)
    (nil))

(insn:TI 460 556 461 33 ./CppStatUtilities.cc:161 (set (reg:DF 52 xmm15 [115])
        (mem:DF (reg/v/f:DI 1 dx [orig:63 minVal ] [63]) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (expr_list:REG_EQUIV (mem:DF (reg/v/f:DI 1 dx [orig:63 minVal ] [63]) [3 S8 A64])
        (nil)))

(insn:TI 461 460 462 33 ./CppStatUtilities.cc:161 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 52 xmm15 [115])
            (reg:DF 22 xmm1 [orig:114 D.34607 ] [114]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_TRUE 460 (insn_list:REG_DEP_TRUE 459 (nil)))
    (expr_list:REG_DEAD (reg:DF 52 xmm15 [115])
        (nil)))

(jump_insn 462 461 482 33 ./CppStatUtilities.cc:161 (set (pc)
        (if_then_else (gt (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 593)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 556 (insn_list:REG_DEP_ANTI 459 (insn_list:REG_DEP_ANTI 460 (insn_list:REG_DEP_TRUE 461 (nil)))))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 33, registers live:
 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 37 [r8] 38 [r9]

;; Start of basic block 34, registers live: 1 [dx] 2 [cx] 4 [si] 7 [sp] 37 [r8] 38 [r9]
(code_label:HI 482 462 478 34 121 "" [1 uses])

(note:HI 478 482 486 34 [bb 34] NOTE_INSN_BASIC_BLOCK)

(insn:TI 486 478 555 34 ./CppStatUtilities.cc:161 (set (reg:DF 22 xmm1 [orig:118 D.34607 ] [118])
        (mem:DF (plus:DI (reg/f:DI 37 r8 [orig:74 ivtmp.257 ] [74])
                (const_int 56 [0x38])) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn 555 486 487 34 ./CppStatUtilities.cc:159 (set (reg/v:SI 0 ax [orig:116 i ] [116])
        (subreg:SI (plus:DI (reg:DI 38 r9 [orig:77 i ] [77])
                (const_int 7 [0x7])) 0)) 194 {*lea_1_rex64} (nil)
    (nil))

(insn:TI 487 555 488 34 ./CppStatUtilities.cc:161 (set (reg:DF 21 xmm0 [119])
        (mem:DF (reg/v/f:DI 1 dx [orig:63 minVal ] [63]) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (expr_list:REG_EQUIV (mem:DF (reg/v/f:DI 1 dx [orig:63 minVal ] [63]) [3 S8 A64])
        (nil)))

(insn:TI 488 487 489 34 ./CppStatUtilities.cc:161 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 21 xmm0 [119])
            (reg:DF 22 xmm1 [orig:118 D.34607 ] [118]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_TRUE 486 (insn_list:REG_DEP_TRUE 487 (nil)))
    (expr_list:REG_DEAD (reg:DF 21 xmm0 [119])
        (nil)))

(jump_insn 489 488 505 34 ./CppStatUtilities.cc:161 (set (pc)
        (if_then_else (gt (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 594)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 555 (insn_list:REG_DEP_ANTI 486 (insn_list:REG_DEP_ANTI 487 (insn_list:REG_DEP_TRUE 488 (nil)))))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 34, registers live:
 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 37 [r8] 38 [r9]

;; Start of basic block 35, registers live: 1 [dx] 2 [cx] 4 [si] 7 [sp] 37 [r8] 38 [r9]
(note:HI 505 489 501 35 [bb 35] NOTE_INSN_BASIC_BLOCK)

(insn:TI 501 505 502 35 ./CppStatUtilities.cc:159 (parallel [
            (set (reg/v:SI 38 r9 [orig:77 i ] [77])
                (plus:SI (reg/v:SI 38 r9 [orig:77 i ] [77])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 502 501 503 35 ./CppStatUtilities.cc:159 (parallel [
            (set (reg/f:DI 37 r8 [orig:74 ivtmp.257 ] [74])
                (plus:DI (reg/f:DI 37 r8 [orig:74 ivtmp.257 ] [74])
                    (const_int 64 [0x40])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 503 502 504 35 ./CppStatUtilities.cc:159 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 38 r9 [orig:77 i ] [77])
            (reg/v:SI 4 si [orig:62 dataLen ] [62]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_OUTPUT 502 (insn_list:REG_DEP_TRUE 501 (nil)))
    (nil))

(jump_insn:TI 504 503 48 35 ./CppStatUtilities.cc:159 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 23)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 501 (insn_list:REG_DEP_ANTI 502 (insn_list:REG_DEP_TRUE 503 (nil))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 9000 [0x2328])
            (nil))))
;; End of basic block 35, registers live:
 1 [dx] 2 [cx] 4 [si] 7 [sp] 37 [r8] 38 [r9]

(note:HI 48 504 49 NOTE_INSN_FUNCTION_END)

(note:HI 49 48 660 ("./CppStatUtilities.cc") 167)

(note 660 49 53 36 ( i (expr_list:REG_DEP_TRUE (reg/v:SI 38 r9 [orig:77 i ] [77])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 36, registers live: 7 [sp]
(code_label:HI 53 660 58 36 86 "" [5 uses])

(note:HI 58 53 71 36 [bb 36] NOTE_INSN_BASIC_BLOCK)

(note:HI 71 58 84 36 NOTE_INSN_DELETED)

(note:HI 84 71 80 36 NOTE_INSN_DELETED)

(note:HI 80 84 86 36 NOTE_INSN_DELETED)

(note:HI 86 80 99 36 NOTE_INSN_DELETED)

(note:HI 99 86 112 36 NOTE_INSN_DELETED)

(note:HI 112 99 108 36 NOTE_INSN_DELETED)

(note:HI 108 112 114 36 NOTE_INSN_DELETED)

(note:HI 114 108 131 36 NOTE_INSN_DELETED)

(note:HI 131 114 144 36 NOTE_INSN_DELETED)

(note:HI 144 131 140 36 NOTE_INSN_DELETED)

(note:HI 140 144 146 36 NOTE_INSN_DELETED)

(note:HI 146 140 163 36 NOTE_INSN_DELETED)

(note:HI 163 146 176 36 NOTE_INSN_DELETED)

(note:HI 176 163 172 36 NOTE_INSN_DELETED)

(note:HI 172 176 178 36 NOTE_INSN_DELETED)

(note:HI 178 172 195 36 NOTE_INSN_DELETED)

(note:HI 195 178 208 36 NOTE_INSN_DELETED)

(note:HI 208 195 204 36 NOTE_INSN_DELETED)

(note:HI 204 208 210 36 NOTE_INSN_DELETED)

(note:HI 210 204 227 36 NOTE_INSN_DELETED)

(note:HI 227 210 240 36 NOTE_INSN_DELETED)

(note:HI 240 227 236 36 NOTE_INSN_DELETED)

(note:HI 236 240 242 36 NOTE_INSN_DELETED)

(note:HI 242 236 259 36 NOTE_INSN_DELETED)

(note:HI 259 242 272 36 NOTE_INSN_DELETED)

(note:HI 272 259 268 36 NOTE_INSN_DELETED)

(note:HI 268 272 274 36 NOTE_INSN_DELETED)

(note:HI 274 268 291 36 NOTE_INSN_DELETED)

(note:HI 291 274 304 36 NOTE_INSN_DELETED)

(note:HI 304 291 300 36 NOTE_INSN_DELETED)

(note:HI 300 304 306 36 NOTE_INSN_DELETED)

(note:HI 306 300 41 36 NOTE_INSN_DELETED)

(note:HI 41 306 323 36 NOTE_INSN_DELETED)

(note:HI 323 41 336 36 NOTE_INSN_DELETED)

(note:HI 336 323 332 36 NOTE_INSN_DELETED)

(note:HI 332 336 338 36 NOTE_INSN_DELETED)

(note:HI 338 332 350 36 NOTE_INSN_DELETED)

(note:HI 350 338 363 36 NOTE_INSN_DELETED)

(note:HI 363 350 359 36 NOTE_INSN_DELETED)

(note:HI 359 363 365 36 NOTE_INSN_DELETED)

(note:HI 365 359 377 36 NOTE_INSN_DELETED)

(note:HI 377 365 390 36 NOTE_INSN_DELETED)

(note:HI 390 377 386 36 NOTE_INSN_DELETED)

(note:HI 386 390 392 36 NOTE_INSN_DELETED)

(note:HI 392 386 404 36 NOTE_INSN_DELETED)

(note:HI 404 392 417 36 NOTE_INSN_DELETED)

(note:HI 417 404 413 36 NOTE_INSN_DELETED)

(note:HI 413 417 419 36 NOTE_INSN_DELETED)

(note:HI 419 413 431 36 NOTE_INSN_DELETED)

(note:HI 431 419 444 36 NOTE_INSN_DELETED)

(note:HI 444 431 440 36 NOTE_INSN_DELETED)

(note:HI 440 444 446 36 NOTE_INSN_DELETED)

(note:HI 446 440 458 36 NOTE_INSN_DELETED)

(note:HI 458 446 471 36 NOTE_INSN_DELETED)

(note:HI 471 458 467 36 NOTE_INSN_DELETED)

(note:HI 467 471 473 36 NOTE_INSN_DELETED)

(note:HI 473 467 485 36 NOTE_INSN_DELETED)

(note:HI 485 473 498 36 NOTE_INSN_DELETED)

(note:HI 498 485 494 36 NOTE_INSN_DELETED)

(note:HI 494 498 500 36 NOTE_INSN_DELETED)

(note:HI 500 494 569 36 ("./CppStatUtilities.cc") 159)

(jump_insn:TI 569 500 568 36 (return) 562 {return_internal} (nil)
    (nil))
;; End of basic block 36, registers live:
 7 [sp]

(barrier 568 569 661)

(note 661 568 594 37 ( i (expr_list:REG_DEP_TRUE (reg/v:SI 0 ax [orig:116 i ] [116])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 37, registers live: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 37 [r8] 38 [r9]
(code_label 594 661 496 37 147 "" [1 uses])

(note:HI 496 594 571 37 [bb 37] NOTE_INSN_BASIC_BLOCK)

(insn:TI 571 496 572 37 ./CppStatUtilities.cc:159 (parallel [
            (set (reg/v:SI 38 r9 [orig:77 i ] [77])
                (plus:SI (reg/v:SI 38 r9 [orig:77 i ] [77])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 572 571 493 37 ./CppStatUtilities.cc:159 (parallel [
            (set (reg/f:DI 37 r8 [orig:74 ivtmp.257 ] [74])
                (plus:DI (reg/f:DI 37 r8 [orig:74 ivtmp.257 ] [74])
                    (const_int 64 [0x40])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 493 572 573 37 ./CppStatUtilities.cc:163 (set (mem:DF (reg/v/f:DI 1 dx [orig:63 minVal ] [63]) [3 S8 A64])
        (reg:DF 22 xmm1 [orig:118 D.34607 ] [118])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg:DF 22 xmm1 [orig:118 D.34607 ] [118])
        (nil)))

(insn:TI 573 493 495 37 ./CppStatUtilities.cc:159 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 38 r9 [orig:77 i ] [77])
            (reg/v:SI 4 si [orig:62 dataLen ] [62]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_OUTPUT 572 (insn_list:REG_DEP_TRUE 571 (nil)))
    (nil))

(insn 495 573 574 37 ./CppStatUtilities.cc:164 (set (mem:SI (reg/v/f:DI 2 cx [orig:64 minInd ] [64]) [5 S4 A32])
        (reg/v:SI 0 ax [orig:116 i ] [116])) 40 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg/v:SI 0 ax [orig:116 i ] [116])
        (nil)))

(jump_insn:TI 574 495 625 37 ./CppStatUtilities.cc:159 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 23)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 571 (insn_list:REG_DEP_ANTI 572 (insn_list:REG_DEP_TRUE 573 (insn_list:REG_DEP_ANTI 493 (insn_list:REG_DEP_ANTI 495 (nil))))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 9000 [0x2328])
            (nil))))
;; End of basic block 37, registers live:
 1 [dx] 2 [cx] 4 [si] 7 [sp] 37 [r8] 38 [r9]

;; Start of basic block 38, registers live: 7 [sp]
(note 625 574 626 38 [bb 38] NOTE_INSN_BASIC_BLOCK)

(jump_insn 626 625 627 38 (set (pc)
        (label_ref 53)) -1 (nil)
    (nil))
;; End of basic block 38, registers live:
 7 [sp]

(barrier 627 626 593)

;; Start of basic block 39, registers live: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 37 [r8] 38 [r9]
(code_label 593 627 469 39 146 "" [1 uses])

(note:HI 469 593 466 39 [bb 39] NOTE_INSN_BASIC_BLOCK)

(insn:TI 466 469 468 39 ./CppStatUtilities.cc:163 (set (mem:DF (reg/v/f:DI 1 dx [orig:63 minVal ] [63]) [3 S8 A64])
        (reg:DF 22 xmm1 [orig:114 D.34607 ] [114])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg:DF 22 xmm1 [orig:114 D.34607 ] [114])
        (nil)))

(insn 468 466 628 39 ./CppStatUtilities.cc:164 (set (mem:SI (reg/v/f:DI 2 cx [orig:64 minInd ] [64]) [5 S4 A32])
        (reg/v:SI 0 ax [orig:112 i ] [112])) 40 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg/v:SI 0 ax [orig:112 i ] [112])
        (nil)))

(jump_insn 628 468 629 39 (set (pc)
        (label_ref 482)) -1 (nil)
    (nil))
;; End of basic block 39, registers live:
 1 [dx] 2 [cx] 4 [si] 7 [sp] 37 [r8] 38 [r9]

(barrier 629 628 592)

;; Start of basic block 40, registers live: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 37 [r8] 38 [r9]
(code_label 592 629 442 40 145 "" [1 uses])

(note:HI 442 592 439 40 [bb 40] NOTE_INSN_BASIC_BLOCK)

(insn:TI 439 442 441 40 ./CppStatUtilities.cc:163 (set (mem:DF (reg/v/f:DI 1 dx [orig:63 minVal ] [63]) [3 S8 A64])
        (reg:DF 22 xmm1 [orig:110 D.34607 ] [110])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg:DF 22 xmm1 [orig:110 D.34607 ] [110])
        (nil)))

(insn 441 439 630 40 ./CppStatUtilities.cc:164 (set (mem:SI (reg/v/f:DI 2 cx [orig:64 minInd ] [64]) [5 S4 A32])
        (reg/v:SI 0 ax [orig:108 i ] [108])) 40 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg/v:SI 0 ax [orig:108 i ] [108])
        (nil)))

(jump_insn 630 441 631 40 (set (pc)
        (label_ref 455)) -1 (nil)
    (nil))
;; End of basic block 40, registers live:
 1 [dx] 2 [cx] 4 [si] 7 [sp] 37 [r8] 38 [r9]

(barrier 631 630 591)

;; Start of basic block 41, registers live: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 37 [r8] 38 [r9]
(code_label 591 631 415 41 144 "" [1 uses])

(note:HI 415 591 412 41 [bb 41] NOTE_INSN_BASIC_BLOCK)

(insn:TI 412 415 414 41 ./CppStatUtilities.cc:163 (set (mem:DF (reg/v/f:DI 1 dx [orig:63 minVal ] [63]) [3 S8 A64])
        (reg:DF 22 xmm1 [orig:106 D.34607 ] [106])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg:DF 22 xmm1 [orig:106 D.34607 ] [106])
        (nil)))

(insn 414 412 632 41 ./CppStatUtilities.cc:164 (set (mem:SI (reg/v/f:DI 2 cx [orig:64 minInd ] [64]) [5 S4 A32])
        (reg/v:SI 0 ax [orig:104 i ] [104])) 40 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg/v:SI 0 ax [orig:104 i ] [104])
        (nil)))

(jump_insn 632 414 633 41 (set (pc)
        (label_ref 428)) -1 (nil)
    (nil))
;; End of basic block 41, registers live:
 1 [dx] 2 [cx] 4 [si] 7 [sp] 37 [r8] 38 [r9]

(barrier 633 632 590)

;; Start of basic block 42, registers live: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 37 [r8] 38 [r9]
(code_label 590 633 388 42 143 "" [1 uses])

(note:HI 388 590 385 42 [bb 42] NOTE_INSN_BASIC_BLOCK)

(insn:TI 385 388 387 42 ./CppStatUtilities.cc:163 (set (mem:DF (reg/v/f:DI 1 dx [orig:63 minVal ] [63]) [3 S8 A64])
        (reg:DF 22 xmm1 [orig:102 D.34607 ] [102])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg:DF 22 xmm1 [orig:102 D.34607 ] [102])
        (nil)))

(insn 387 385 634 42 ./CppStatUtilities.cc:164 (set (mem:SI (reg/v/f:DI 2 cx [orig:64 minInd ] [64]) [5 S4 A32])
        (reg/v:SI 0 ax [orig:100 i ] [100])) 40 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg/v:SI 0 ax [orig:100 i ] [100])
        (nil)))

(jump_insn 634 387 635 42 (set (pc)
        (label_ref 401)) -1 (nil)
    (nil))
;; End of basic block 42, registers live:
 1 [dx] 2 [cx] 4 [si] 7 [sp] 37 [r8] 38 [r9]

(barrier 635 634 589)

;; Start of basic block 43, registers live: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 37 [r8] 38 [r9]
(code_label 589 635 361 43 142 "" [1 uses])

(note:HI 361 589 358 43 [bb 43] NOTE_INSN_BASIC_BLOCK)

(insn:TI 358 361 360 43 ./CppStatUtilities.cc:163 (set (mem:DF (reg/v/f:DI 1 dx [orig:63 minVal ] [63]) [3 S8 A64])
        (reg:DF 22 xmm1 [orig:98 D.34607 ] [98])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg:DF 22 xmm1 [orig:98 D.34607 ] [98])
        (nil)))

(insn 360 358 636 43 ./CppStatUtilities.cc:164 (set (mem:SI (reg/v/f:DI 2 cx [orig:64 minInd ] [64]) [5 S4 A32])
        (reg/v:SI 0 ax [orig:96 i ] [96])) 40 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg/v:SI 0 ax [orig:96 i ] [96])
        (nil)))

(jump_insn 636 360 637 43 (set (pc)
        (label_ref 374)) -1 (nil)
    (nil))
;; End of basic block 43, registers live:
 1 [dx] 2 [cx] 4 [si] 7 [sp] 37 [r8] 38 [r9]

(barrier 637 636 662)

(note 662 637 588 44 ( i (expr_list:REG_DEP_TRUE (reg/v:SI 38 r9 [orig:77 i ] [77])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 44, registers live: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 37 [r8] 38 [r9]
(code_label 588 662 334 44 141 "" [1 uses])

(note:HI 334 588 331 44 [bb 44] NOTE_INSN_BASIC_BLOCK)

(insn:TI 331 334 333 44 ./CppStatUtilities.cc:163 (set (mem:DF (reg/v/f:DI 1 dx [orig:63 minVal ] [63]) [3 S8 A64])
        (reg:DF 22 xmm1 [orig:80 D.34607 ] [80])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg:DF 22 xmm1 [orig:80 D.34607 ] [80])
        (nil)))

(insn 333 331 638 44 ./CppStatUtilities.cc:164 (set (mem:SI (reg/v/f:DI 2 cx [orig:64 minInd ] [64]) [5 S4 A32])
        (reg:SI 0 ax [72])) 40 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg:SI 0 ax [72])
        (nil)))

(jump_insn 638 333 639 44 (set (pc)
        (label_ref 347)) -1 (nil)
    (nil))
;; End of basic block 44, registers live:
 1 [dx] 2 [cx] 4 [si] 7 [sp] 37 [r8] 38 [r9]

(barrier 639 638 35)

(note:HI 35 639 663 ("./CppStatUtilities.cc") 163)

(note 663 35 587 45 ( i (expr_list:REG_DEP_TRUE (reg/v:SI 38 r9 [orig:77 i ] [77])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 45, registers live: 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 37 [r8] 38 [r9]
(code_label 587 663 34 45 140 "" [1 uses])

(note:HI 34 587 36 45 [bb 45] NOTE_INSN_BASIC_BLOCK)

(insn:TI 36 34 37 45 ./CppStatUtilities.cc:163 (set (mem:DF (reg/v/f:DI 1 dx [orig:63 minVal ] [63]) [3 S8 A64])
        (reg:DF 22 xmm1 [orig:75 D.34607 ] [75])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg:DF 22 xmm1 [orig:75 D.34607 ] [75])
        (nil)))

(note:HI 37 36 38 45 ("./CppStatUtilities.cc") 164)

(insn 38 37 640 45 ./CppStatUtilities.cc:164 (set (mem:SI (reg/v/f:DI 2 cx [orig:64 minInd ] [64]) [5 S4 A32])
        (reg/v:SI 38 r9 [orig:77 i ] [77])) 40 {*movsi_1} (nil)
    (nil))

(jump_insn 640 38 641 45 (set (pc)
        (label_ref 39)) -1 (nil)
    (nil))
;; End of basic block 45, registers live:
 1 [dx] 2 [cx] 4 [si] 7 [sp] 37 [r8] 38 [r9]

(barrier 641 640 60)

(note:HI 60 641 664 NOTE_INSN_LOOP_END)

(note 664 60 582 46 ( i (nil)) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 46, registers live: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
(code_label 582 664 82 46 135 "" [1 uses])

(note:HI 82 582 79 46 [bb 46] NOTE_INSN_BASIC_BLOCK)

(insn:TI 79 82 81 46 ./CppStatUtilities.cc:163 (set (mem:DF (reg/v/f:DI 1 dx [orig:63 minVal ] [63]) [3 S8 A64])
        (reg:DF 22 xmm1 [orig:60 D.34607 ] [60])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg:DF 22 xmm1 [orig:60 D.34607 ] [60])
        (nil)))

(insn 81 79 642 46 ./CppStatUtilities.cc:164 (set (mem:SI (reg/v/f:DI 2 cx [orig:64 minInd ] [64]) [5 S4 A32])
        (const_int 0 [0x0])) 40 {*movsi_1} (nil)
    (nil))

(jump_insn 642 81 643 46 (set (pc)
        (label_ref 95)) -1 (nil)
    (nil))
;; End of basic block 46, registers live:
 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp]

(barrier 643 642 665)

(note 665 643 586 47 ( i (expr_list:REG_DEP_TRUE (reg/v:SI 38 r9 [orig:77 i ] [77])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 47, registers live: 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 37 [r8] 38 [r9]
(code_label 586 665 302 47 139 "" [1 uses])

(note:HI 302 586 301 47 [bb 47] NOTE_INSN_BASIC_BLOCK)

(insn:TI 301 302 577 47 ./CppStatUtilities.cc:164 (set (mem:SI (reg/v/f:DI 2 cx [orig:64 minInd ] [64]) [5 S4 A32])
        (reg/v:SI 38 r9 [orig:77 i ] [77])) 40 {*movsi_1} (nil)
    (nil))

(insn 577 301 578 47 ./CppStatUtilities.cc:159 (parallel [
            (set (reg/v:SI 38 r9 [orig:77 i ] [77])
                (plus:SI (reg/v:SI 38 r9 [orig:77 i ] [77])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (insn_list:REG_DEP_ANTI 301 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 578 577 579 47 ./CppStatUtilities.cc:159 (parallel [
            (set (reg/f:DI 37 r8 [orig:74 ivtmp.257 ] [74])
                (plus:DI (reg/f:DI 37 r8 [orig:74 ivtmp.257 ] [74])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 579 578 299 47 ./CppStatUtilities.cc:159 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 38 r9 [orig:77 i ] [77])
            (reg/v:SI 4 si [orig:62 dataLen ] [62]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_OUTPUT 578 (insn_list:REG_DEP_TRUE 577 (nil)))
    (nil))

(insn 299 579 580 47 ./CppStatUtilities.cc:163 (set (mem:DF (reg/v/f:DI 1 dx [orig:63 minVal ] [63]) [3 S8 A64])
        (reg:DF 22 xmm1 [orig:94 D.34607 ] [94])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg:DF 22 xmm1 [orig:94 D.34607 ] [94])
        (nil)))

(jump_insn:TI 580 299 644 47 ./CppStatUtilities.cc:159 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 23)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 577 (insn_list:REG_DEP_ANTI 578 (insn_list:REG_DEP_TRUE 579 (insn_list:REG_DEP_ANTI 299 (insn_list:REG_DEP_ANTI 301 (nil))))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 9000 [0x2328])
            (nil))))
;; End of basic block 47, registers live:
 1 [dx] 2 [cx] 4 [si] 7 [sp] 37 [r8] 38 [r9]

;; Start of basic block 48, registers live: 7 [sp]
(note 644 580 645 48 [bb 48] NOTE_INSN_BASIC_BLOCK)

(jump_insn 645 644 646 48 (set (pc)
        (label_ref 53)) -1 (nil)
    (nil))
;; End of basic block 48, registers live:
 7 [sp]

(barrier 646 645 585)

;; Start of basic block 49, registers live: 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 37 [r8] 38 [r9]
(code_label 585 646 270 49 138 "" [1 uses])

(note:HI 270 585 267 49 [bb 49] NOTE_INSN_BASIC_BLOCK)

(insn:TI 267 270 269 49 ./CppStatUtilities.cc:163 (set (mem:DF (reg/v/f:DI 1 dx [orig:63 minVal ] [63]) [3 S8 A64])
        (reg:DF 22 xmm1 [orig:92 D.34607 ] [92])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg:DF 22 xmm1 [orig:92 D.34607 ] [92])
        (nil)))

(insn 269 267 647 49 ./CppStatUtilities.cc:164 (set (mem:SI (reg/v/f:DI 2 cx [orig:64 minInd ] [64]) [5 S4 A32])
        (reg/v:SI 38 r9 [orig:77 i ] [77])) 40 {*movsi_1} (nil)
    (nil))

(jump_insn 647 269 648 49 (set (pc)
        (label_ref 283)) -1 (nil)
    (nil))
;; End of basic block 49, registers live:
 1 [dx] 2 [cx] 4 [si] 7 [sp] 37 [r8] 38 [r9]

(barrier 648 647 584)

;; Start of basic block 50, registers live: 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 37 [r8] 38 [r9]
(code_label 584 648 238 50 137 "" [1 uses])

(note:HI 238 584 235 50 [bb 50] NOTE_INSN_BASIC_BLOCK)

(insn:TI 235 238 237 50 ./CppStatUtilities.cc:163 (set (mem:DF (reg/v/f:DI 1 dx [orig:63 minVal ] [63]) [3 S8 A64])
        (reg:DF 22 xmm1 [orig:90 D.34607 ] [90])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg:DF 22 xmm1 [orig:90 D.34607 ] [90])
        (nil)))

(insn 237 235 649 50 ./CppStatUtilities.cc:164 (set (mem:SI (reg/v/f:DI 2 cx [orig:64 minInd ] [64]) [5 S4 A32])
        (reg/v:SI 38 r9 [orig:77 i ] [77])) 40 {*movsi_1} (nil)
    (nil))

(jump_insn 649 237 650 50 (set (pc)
        (label_ref 251)) -1 (nil)
    (nil))
;; End of basic block 50, registers live:
 1 [dx] 2 [cx] 4 [si] 7 [sp] 37 [r8] 38 [r9]

(barrier 650 649 583)

;; Start of basic block 51, registers live: 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 37 [r8] 38 [r9]
(code_label 583 650 206 51 136 "" [1 uses])

(note:HI 206 583 203 51 [bb 51] NOTE_INSN_BASIC_BLOCK)

(insn:TI 203 206 205 51 ./CppStatUtilities.cc:163 (set (mem:DF (reg/v/f:DI 1 dx [orig:63 minVal ] [63]) [3 S8 A64])
        (reg:DF 22 xmm1 [orig:88 D.34607 ] [88])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg:DF 22 xmm1 [orig:88 D.34607 ] [88])
        (nil)))

(insn 205 203 651 51 ./CppStatUtilities.cc:164 (set (mem:SI (reg/v/f:DI 2 cx [orig:64 minInd ] [64]) [5 S4 A32])
        (reg/v:SI 38 r9 [orig:77 i ] [77])) 40 {*movsi_1} (nil)
    (nil))

(jump_insn 651 205 652 51 (set (pc)
        (label_ref 219)) -1 (nil)
    (nil))
;; End of basic block 51, registers live:
 1 [dx] 2 [cx] 4 [si] 7 [sp] 37 [r8] 38 [r9]

(barrier 652 651 554)

(note 554 652 0 NOTE_INSN_DELETED)


;; Function void __static_initialization_and_destruction_0(int, int) (_Z41__static_initialization_and_destruction_0ii)


Basic block 0:
IN:
Stack adjustment: 8
Reg 4: __priority+0
Reg 5: __initialize_p+0
Variables:
  name: __initialize_p
    offset 0
      (reg:SI 5 di [ __initialize_p ])
  name: __priority
    offset 0
      (reg:SI 4 si [ __priority ])

OUT:
Stack adjustment: 16
Reg 4: __priority+0
Variables:
  name: __priority
    offset 0
      (reg:SI 4 si [ __priority ])


Basic block 1:
IN:
Stack adjustment: 16
Reg 4: __priority+0
Variables:
  name: __priority
    offset 0
      (reg:SI 4 si [ __priority ])

OUT:
Stack adjustment: 8
Reg 4: __priority+0
Variables:
  name: __priority
    offset 0
      (reg:SI 4 si [ __priority ])


Basic block 2:
IN:
Stack adjustment: 16
Reg 4: __priority+0
Variables:
  name: __priority
    offset 0
      (reg:SI 4 si [ __priority ])

OUT:
Stack adjustment: 16
Reg 4: __priority+0
Variables:
  name: __priority
    offset 0
      (reg:SI 4 si [ __priority ])


Basic block 3:
IN:
Stack adjustment: 16
Reg 4: __priority+0
Variables:
  name: __priority
    offset 0
      (reg:SI 4 si [ __priority ])

OUT:
Stack adjustment: 8


4 basic blocks, 7 edges.

Basic block 0 prev -1, next 1, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
Successors:  1 [54.7%]  (fallthru,can_fallthru) 2 [45.3%]  (can_fallthru)
Registers live at start: 4 [si] 5 [di] 7 [sp]
Registers live at end: 4 [si] 7 [sp]

Basic block 1 prev 0, next 2, loop_depth 0, count 0, freq 8811, maybe hot.
Predecessors:  0 [54.7%]  (fallthru,can_fallthru) 2 [73.8%]  (can_fallthru)
Successors:  EXIT [100.0%] 
Registers live at start: 7 [sp]
Registers live at end: 7 [sp]

Basic block 2 prev 1, next 3, loop_depth 0, count 0, freq 4533, maybe hot.
Predecessors:  0 [45.3%]  (can_fallthru)
Successors:  1 [73.8%]  (can_fallthru) 3 [26.2%]  (fallthru,can_fallthru)
Registers live at start: 4 [si] 7 [sp]
Registers live at end: 7 [sp]

Basic block 3 prev 2, next -2, loop_depth 0, count 0, freq 1189, maybe hot.
Predecessors:  2 [26.2%]  (fallthru,can_fallthru)
Successors:  EXIT [100.0%]  (ab,sibcall)
Registers live at start: 7 [sp]
Registers live at end: 7 [sp]

(note:HI 1 0 49 ("./CppStatUtilities.cc") 601)

(note 49 1 50 0 ( __initialize_p (expr_list:REG_DEP_TRUE (reg:SI 5 di [ __initialize_p ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 50 49 7 0 ( __priority (expr_list:REG_DEP_TRUE (reg:SI 4 si [ __priority ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 0, registers live: 4 [si] 5 [di] 7 [sp]
(note:HI 7 50 5 0 [bb 0] NOTE_INSN_BASIC_BLOCK)

(note:HI 5 7 39 0 NOTE_INSN_FUNCTION_BEG)

(insn/f:TI 39 5 40 0 ./CppStatUtilities.cc:601 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int -8 [0xfffffffffffffff8])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) 762 {pro_epilogue_adjust_stack_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(note 40 39 47 0 NOTE_INSN_PROLOGUE_END)

(insn 47 40 51 0 ./CppStatUtilities.cc:601 (parallel [
            (set (reg:CCZ 17 flags)
                (compare:CCZ (reg/v:SI 5 di [orig:58 __initialize_p ] [58])
                    (const_int 1 [0x1])))
            (clobber (reg/v:SI 5 di [orig:58 __initialize_p ] [58]))
        ]) 214 {*addsi_4} (insn_list:REG_DEP_OUTPUT 39 (nil))
    (expr_list:REG_DEAD (reg/v:SI 5 di [orig:58 __initialize_p ] [58])
        (expr_list:REG_UNUSED (reg/v:SI 5 di [orig:58 __initialize_p ] [58])
            (nil))))

(note 51 47 11 0 ( __initialize_p (nil)) NOTE_INSN_VAR_LOCATION)

(jump_insn:TI 11 51 28 0 ./CppStatUtilities.cc:601 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 48)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 47 (insn_list:REG_DEP_ANTI 39 (nil)))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 4533 [0x11b5])
            (nil))))
;; End of basic block 0, registers live:
 4 [si] 7 [sp]

(note:HI 28 11 29 NOTE_INSN_FUNCTION_END)

(note:HI 29 28 33 NOTE_INSN_DELETED)

;; Start of basic block 1, registers live: 7 [sp]
(code_label:HI 33 29 36 1 152 "" [1 uses])

(note:HI 36 33 41 1 [bb 1] NOTE_INSN_BASIC_BLOCK)

(note 41 36 42 1 NOTE_INSN_EPILOGUE_BEG)

(insn:TI 42 41 43 1 ./CppStatUtilities.cc:601 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) 762 {pro_epilogue_adjust_stack_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(jump_insn:TI 43 42 44 1 ./CppStatUtilities.cc:601 (return) 562 {return_internal} (insn_list:REG_DEP_TRUE 42 (nil))
    (nil))
;; End of basic block 1, registers live:
 7 [sp]

(barrier 44 43 48)

;; Start of basic block 2, registers live: 4 [si] 7 [sp]
(code_label 48 44 13 2 153 "" [1 uses])

(note:HI 13 48 14 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn:TI 14 13 15 2 ./CppStatUtilities.cc:601 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 4 si [orig:59 __priority ] [59])
            (const_int 65535 [0xffff]))) 5 {*cmpsi_1_insn} (nil)
    (expr_list:REG_DEAD (reg/v:SI 4 si [orig:59 __priority ] [59])
        (nil)))

(jump_insn:TI 15 14 18 2 ./CppStatUtilities.cc:601 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 33)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 14 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 7378 [0x1cd2])
            (nil))))
;; End of basic block 2, registers live:
 7 [sp]

(note:HI 18 15 17 ("/usr/lib/gcc/x86_64-redhat-linux/4.1.2/../../../../include/c++/4.1.2/iostream") 76)

;; Start of basic block 3, registers live: 7 [sp]
(note:HI 17 18 19 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn:TI 19 17 20 3 /usr/lib/gcc/x86_64-redhat-linux/4.1.2/../../../../include/c++/4.1.2/iostream:76 (set (reg:DI 5 di)
        (symbol_ref:DI ("_ZSt8__ioinit") [flags 0x2] <var_decl 0x2b5eb61c5c60 __ioinit>)) 81 {*movdi_1_rex64} (nil)
    (nil))

(call_insn:TI 20 19 52 3 /usr/lib/gcc/x86_64-redhat-linux/4.1.2/../../../../include/c++/4.1.2/iostream:76 (call (mem:QI (symbol_ref:DI ("_ZNSt8ios_base4InitC1Ev") [flags 0x41] <function_decl 0x2b5eb598b000 __comp_ctor >) [0 S1 A8])
        (const_int 0 [0x0])) 555 {*call_0} (insn_list:REG_DEP_TRUE 19 (nil))
    (expr_list:REG_DEAD (reg:DI 5 di)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))

(note 52 20 21 3 ( __priority (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 21 52 46 3 /usr/lib/gcc/x86_64-redhat-linux/4.1.2/../../../../include/c++/4.1.2/iostream:76 (set (reg:DI 1 dx)
        (symbol_ref:DI ("__dso_handle") [flags 0x40] <var_decl 0x2b5eb64fe840 __dso_handle>)) 81 {*movdi_1_rex64} (insn_list:REG_DEP_OUTPUT 20 (nil))
    (nil))

(insn 46 21 23 3 /usr/lib/gcc/x86_64-redhat-linux/4.1.2/../../../../include/c++/4.1.2/iostream:76 (parallel [
            (set (reg:DI 4 si)
                (const_int 0 [0x0]))
            (clobber (reg:CC 17 flags))
        ]) 78 {*movdi_xor_rex64} (insn_list:REG_DEP_OUTPUT 20 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 23 46 45 3 /usr/lib/gcc/x86_64-redhat-linux/4.1.2/../../../../include/c++/4.1.2/iostream:76 (set (reg:DI 5 di)
        (symbol_ref:DI ("__tcf_0") [flags 0x3] <function_decl 0x2b5eb64c6400 __tcf_0>)) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 20 (insn_list:REG_DEP_OUTPUT 19 (nil)))
    (nil))

(insn:TI 45 23 24 3 ./CppStatUtilities.cc:601 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) 762 {pro_epilogue_adjust_stack_rex64} (insn_list:REG_DEP_ANTI 20 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(call_insn/j:TI 24 45 25 3 /usr/lib/gcc/x86_64-redhat-linux/4.1.2/../../../../include/c++/4.1.2/iostream:76 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("__cxa_atexit") [flags 0x41] <function_decl 0x2b5eb64c6500 __cxa_atexit>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_ANTI 19 (insn_list:REG_DEP_TRUE 23 (insn_list:REG_DEP_TRUE 46 (insn_list:REG_DEP_TRUE 21 (insn_list:REG_DEP_ANTI 20 (insn_list:REG_DEP_TRUE 45 (nil)))))))
    (expr_list:REG_DEAD (reg:DI 1 dx)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:DI 5 di)
                (expr_list:REG_UNUSED (reg:SI 0 ax)
                    (expr_list:REG_EH_REGION (const_int 0 [0x0])
                        (nil))))))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (expr_list:REG_DEP_TRUE (use (reg:DI 1 dx))
                (nil)))))
;; End of basic block 3, registers live:
 7 [sp]

(barrier:HI 25 24 38)

(note 38 25 0 NOTE_INSN_DELETED)


;; Function (static initializers for ./CppStatUtilities.cc) (_GLOBAL__I__ZN14summaryStats_tC2Ev)


Basic block 0:
IN:
Stack adjustment: 8

OUT:
Stack adjustment: 8


1 basic blocks, 2 edges.

Basic block 0 prev -1, next -2, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
Successors:  EXIT [100.0%]  (ab,sibcall)
Registers live at start: 7 [sp]
Registers live at end: 7 [sp]

(note:HI 1 0 3 ("./CppStatUtilities.cc") 602)

(note:HI 3 1 6 NOTE_INSN_FUNCTION_BEG)

;; Start of basic block 0, registers live: 7 [sp]
(note:HI 6 3 23 0 [bb 0] NOTE_INSN_BASIC_BLOCK)

(note 23 6 7 0 NOTE_INSN_PROLOGUE_END)

(note:HI 7 23 8 0 NOTE_INSN_DELETED)

(insn:TI 8 7 9 0 ./CppStatUtilities.cc:602 (set (reg:SI 4 si)
        (const_int 65535 [0xffff])) 40 {*movsi_1} (nil)
    (nil))

(insn 9 8 10 0 ./CppStatUtilities.cc:602 (set (reg:SI 5 di)
        (const_int 1 [0x1])) 40 {*movsi_1} (nil)
    (nil))

(call_insn/j:TI 10 9 11 0 ./CppStatUtilities.cc:602 (call (mem:QI (symbol_ref:DI ("_Z41__static_initialization_and_destruction_0ii") [flags 0x3] <function_decl 0x2b5eb64c6300 __static_initialization_and_destruction_0>) [0 S1 A8])
        (const_int 0 [0x0])) 555 {*call_0} (insn_list:REG_DEP_TRUE 9 (insn_list:REG_DEP_TRUE 8 (nil)))
    (expr_list:REG_DEAD (reg:SI 4 si)
        (expr_list:REG_DEAD (reg:SI 5 di)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:SI 4 si))
            (nil))))
;; End of basic block 0, registers live:
 7 [sp]

(barrier:HI 11 10 12)

(note:HI 12 11 22 NOTE_INSN_FUNCTION_END)

(note 22 12 0 NOTE_INSN_DELETED)


;; Function void __tcf_0(void*) (__tcf_0)


Basic block 0:
IN:
Stack adjustment: 8

OUT:
Stack adjustment: 8


1 basic blocks, 2 edges.

Basic block 0 prev -1, next -2, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
Successors:  EXIT [100.0%]  (ab,sibcall)
Registers live at start: 7 [sp]
Registers live at end: 7 [sp]

(note:HI 1 0 4 ("/usr/lib/gcc/x86_64-redhat-linux/4.1.2/../../../../include/c++/4.1.2/iostream") 76)

(note:HI 4 1 6 NOTE_INSN_FUNCTION_BEG)

;; Start of basic block 0, registers live: 7 [sp]
(note:HI 6 4 23 0 [bb 0] NOTE_INSN_BASIC_BLOCK)

(note 23 6 8 0 NOTE_INSN_PROLOGUE_END)

(note:HI 8 23 9 0 NOTE_INSN_DELETED)

(insn:TI 9 8 10 0 /usr/lib/gcc/x86_64-redhat-linux/4.1.2/../../../../include/c++/4.1.2/iostream:76 (set (reg:DI 5 di)
        (symbol_ref:DI ("_ZSt8__ioinit") [flags 0x2] <var_decl 0x2b5eb61c5c60 __ioinit>)) 81 {*movdi_1_rex64} (nil)
    (nil))

(call_insn/j:TI 10 9 11 0 /usr/lib/gcc/x86_64-redhat-linux/4.1.2/../../../../include/c++/4.1.2/iostream:76 (call (mem:QI (symbol_ref:DI ("_ZNSt8ios_base4InitD1Ev") [flags 0x41] <function_decl 0x2b5eb598b200 __comp_dtor >) [0 S1 A8])
        (const_int 0 [0x0])) 555 {*call_0} (insn_list:REG_DEP_TRUE 9 (nil))
    (expr_list:REG_DEAD (reg:DI 5 di)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))
;; End of basic block 0, registers live:
 7 [sp]

(barrier:HI 11 10 12)

(note:HI 12 11 22 NOTE_INSN_FUNCTION_END)

(note 22 12 0 NOTE_INSN_DELETED)


;; Function void summaryStats_t::print(FILE*) const (_ZNK14summaryStats_t5printEP8_IO_FILE)


Basic block 0:
IN:
Stack adjustment: 8
Reg 4: f+0
Reg 5: this+0
Variables:
  name: this
    offset 0
      (reg:DI 5 di [ this ])
  name: f
    offset 0
      (reg:DI 4 si [ f ])

OUT:
Stack adjustment: 8


1 basic blocks, 2 edges.

Basic block 0 prev -1, next -2, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
Successors:  EXIT [100.0%]  (ab,sibcall)
Registers live at start: 4 [si] 5 [di] 7 [sp]
Registers live at end: 7 [sp]

(note:HI 1 0 40 ("./CppStatUtilities.cc") 63)

(note 40 1 41 0 ( f (expr_list:REG_DEP_TRUE (reg:DI 4 si [ f ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 41 40 7 0 ( this (expr_list:REG_DEP_TRUE (reg:DI 5 di [ this ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 0, registers live: 4 [si] 5 [di] 7 [sp]
(note:HI 7 41 39 0 [bb 0] NOTE_INSN_BASIC_BLOCK)

(note 39 7 5 0 NOTE_INSN_PROLOGUE_END)

(note:HI 5 39 10 0 NOTE_INSN_FUNCTION_BEG)

(note:HI 10 5 11 0 NOTE_INSN_DELETED)

(note:HI 11 10 12 0 NOTE_INSN_DELETED)

(note:HI 12 11 13 0 NOTE_INSN_DELETED)

(note:HI 13 12 14 0 NOTE_INSN_DELETED)

(note:HI 14 13 15 0 NOTE_INSN_DELETED)

(note:HI 15 14 4 0 NOTE_INSN_DELETED)

(insn:TI 4 15 9 0 ./CppStatUtilities.cc:63 (set (reg/v/f:DI 0 ax [orig:59 f ] [59])
        (reg:DI 4 si [ f ])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 4 si [ f ])
        (nil)))

(note:HI 9 4 16 0 ("./CppStatUtilities.cc") 65)

(insn 16 9 17 0 ./CppStatUtilities.cc:65 (set (reg:DF 27 xmm6 [ <variable>.mad ])
        (mem/s:DF (plus:DI (reg/f:DI 5 di [orig:58 this ] [58])
                (const_int 32 [0x20])) [3 <variable>.mad+0 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:TI 17 16 23 0 ./CppStatUtilities.cc:65 (set (reg:DF 26 xmm5 [ <variable>.max ])
        (mem/s:DF (plus:DI (reg/f:DI 5 di [orig:58 this ] [58])
                (const_int 8 [0x8])) [3 <variable>.max+0 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn 23 17 42 0 ./CppStatUtilities.cc:65 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC2") [flags 0x2] <string_cst 0x2b5eb6645740>)) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 4 (nil))
    (nil))

(note 42 23 18 0 ( f (expr_list:REG_DEP_TRUE (reg/v/f:DI 0 ax [orig:59 f ] [59])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 18 42 19 0 ./CppStatUtilities.cc:65 (set (reg:DF 25 xmm4 [ <variable>.q3 ])
        (mem/s:DF (plus:DI (reg/f:DI 5 di [orig:58 this ] [58])
                (const_int 48 [0x30])) [3 <variable>.q3+0 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:TI 19 18 20 0 ./CppStatUtilities.cc:65 (set (reg:DF 24 xmm3 [ <variable>.mean ])
        (mem/s:DF (plus:DI (reg/f:DI 5 di [orig:58 this ] [58])
                (const_int 24 [0x18])) [3 <variable>.mean+0 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:TI 20 19 21 0 ./CppStatUtilities.cc:65 (set (reg:DF 23 xmm2 [ <variable>.med ])
        (mem/s:DF (plus:DI (reg/f:DI 5 di [orig:58 this ] [58])
                (const_int 16 [0x10])) [3 <variable>.med+0 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:TI 21 20 22 0 ./CppStatUtilities.cc:65 (set (reg:DF 22 xmm1 [ <variable>.q1 ])
        (mem/s:DF (plus:DI (reg/f:DI 5 di [orig:58 this ] [58])
                (const_int 40 [0x28])) [3 <variable>.q1+0 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:TI 22 21 24 0 ./CppStatUtilities.cc:65 (set (reg:DF 21 xmm0 [ <variable>.min ])
        (mem/s:DF (reg/f:DI 5 di [orig:58 this ] [58]) [3 <variable>.min+0 S8 A64])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg/f:DI 5 di [orig:58 this ] [58])
        (nil)))

(insn 24 22 43 0 ./CppStatUtilities.cc:65 (set (reg:DI 5 di [ f ])
        (reg/v/f:DI 0 ax [orig:59 f ] [59])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 16 (insn_list:REG_DEP_ANTI 17 (insn_list:REG_DEP_ANTI 18 (insn_list:REG_DEP_ANTI 19 (insn_list:REG_DEP_ANTI 20 (insn_list:REG_DEP_ANTI 21 (insn_list:REG_DEP_ANTI 22 (insn_list:REG_DEP_TRUE 4 (nil)))))))))
    (expr_list:REG_DEAD (reg/v/f:DI 0 ax [orig:59 f ] [59])
        (nil)))

(note 43 24 25 0 ( this (nil)) NOTE_INSN_VAR_LOCATION)

(insn 25 43 44 0 ./CppStatUtilities.cc:65 (set (reg:QI 0 ax)
        (const_int 7 [0x7])) 55 {*movqi_1} (insn_list:REG_DEP_ANTI 24 (insn_list:REG_DEP_OUTPUT 4 (nil)))
    (nil))

(note 44 25 26 0 ( f (expr_list:REG_DEP_TRUE (reg:DI 5 di [ f ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(call_insn/j:TI 26 44 45 0 ./CppStatUtilities.cc:65 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("fprintf") [flags 0x41] <function_decl 0x2b5eb3c9fd00 fprintf>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_ANTI 4 (insn_list:REG_DEP_TRUE 16 (insn_list:REG_DEP_TRUE 17 (insn_list:REG_DEP_TRUE 18 (insn_list:REG_DEP_TRUE 19 (insn_list:REG_DEP_TRUE 20 (insn_list:REG_DEP_TRUE 21 (insn_list:REG_DEP_TRUE 22 (insn_list:REG_DEP_TRUE 24 (insn_list:REG_DEP_TRUE 23 (insn_list:REG_DEP_TRUE 25 (nil))))))))))))
    (expr_list:REG_DEAD (reg:DF 27 xmm6 [ <variable>.mad ])
        (expr_list:REG_DEAD (reg:DF 26 xmm5 [ <variable>.max ])
            (expr_list:REG_DEAD (reg:DF 25 xmm4 [ <variable>.q3 ])
                (expr_list:REG_DEAD (reg:DF 24 xmm3 [ <variable>.mean ])
                    (expr_list:REG_DEAD (reg:DF 23 xmm2 [ <variable>.med ])
                        (expr_list:REG_DEAD (reg:DF 22 xmm1 [ <variable>.q1 ])
                            (expr_list:REG_DEAD (reg:DF 21 xmm0 [ <variable>.min ])
                                (expr_list:REG_DEAD (reg:DI 4 si)
                                    (expr_list:REG_DEAD (reg:DI 5 di [ f ])
                                        (expr_list:REG_UNUSED (reg:SI 0 ax)
                                            (nil)))))))))))
    (expr_list:REG_DEP_TRUE (use (reg:QI 0 ax))
        (expr_list:REG_DEP_TRUE (use (reg:DI 5 di [ f ]))
            (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
                (expr_list:REG_DEP_TRUE (use (reg:DF 21 xmm0 [ <variable>.min ]))
                    (expr_list:REG_DEP_TRUE (use (reg:DF 22 xmm1 [ <variable>.q1 ]))
                        (expr_list:REG_DEP_TRUE (use (reg:DF 23 xmm2 [ <variable>.med ]))
                            (expr_list:REG_DEP_TRUE (use (reg:DF 24 xmm3 [ <variable>.mean ]))
                                (expr_list:REG_DEP_TRUE (use (reg:DF 25 xmm4 [ <variable>.q3 ]))
                                    (expr_list:REG_DEP_TRUE (use (reg:DF 26 xmm5 [ <variable>.max ]))
                                        (expr_list:REG_DEP_TRUE (use (reg:DF 27 xmm6 [ <variable>.mad ]))
                                            (nil))))))))))))

(note 45 26 27 0 ( f (nil)) NOTE_INSN_VAR_LOCATION)
;; End of basic block 0, registers live:
 7 [sp]

(barrier:HI 27 45 28)

(note:HI 28 27 29 NOTE_INSN_FUNCTION_END)

(note:HI 29 28 38 NOTE_INSN_DELETED)

(note 38 29 0 NOTE_INSN_DELETED)


;; Function void signalPeakPar(const double*, int, PeakPar_t*&, int&) (_Z13signalPeakParPKdiRP9PeakPar_tRi)


Basic block 0:
IN:
Stack adjustment: 8
Reg 1: peakPar+0
Reg 2: nPeaks+0
Reg 4: xSize+0
Reg 5: x+0
Variables:
  name: x
    offset 0
      (reg:DI 5 di [ x ])
  name: xSize
    offset 0
      (reg:SI 4 si [ xSize ])
  name: peakPar
    offset 0
      (reg:DI 1 dx [ peakPar ])
  name: nPeaks
    offset 0
      (reg:DI 2 cx [ nPeaks ])

OUT:
Stack adjustment: 64
Reg 3: x+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])


Basic block 1:
IN:
Stack adjustment: 64
Reg 3: x+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])

OUT:
Stack adjustment: 64
Reg 3: x+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])


Basic block 2:
IN:
Stack adjustment: 64
Reg 3: x+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])

OUT:
Stack adjustment: 64
Reg 3: x+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])


Basic block 3:
IN:
Stack adjustment: 64
Reg 3: x+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])

OUT:
Stack adjustment: 64
Reg 3: x+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])


Basic block 4:
IN:
Stack adjustment: 64
Reg 3: x+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])

OUT:
Stack adjustment: 64
Reg 3: x+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])


Basic block 5:
IN:
Stack adjustment: 64
Reg 3: x+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])

OUT:
Stack adjustment: 64
Reg 1: i.501+0
Reg 3: x+0
Reg 23: minVal+0
Reg 24: maxVal+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: minVal
    offset 0
      (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
  name: maxVal
    offset 0
      (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i.501
    offset 0
      (reg/v:SI 1 dx [orig:85 i.501 ] [85])


Basic block 6:
IN:
Stack adjustment: 64
Reg 1: i.501+0
Reg 3: x+0
Reg 4: i+0
Reg 5: i.503+0
Reg 23: minVal+0
Reg 24: maxVal+0
Reg 37: i.503+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:104 i ] [104])
  name: minVal
    offset 0
      (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
  name: maxVal
    offset 0
      (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
  name: i.504
    offset 0
      (reg:DI 0 ax [orig:124 i.504 ] [124])
  name: i.503
    offset 0
      (reg/v:SI 5 di [orig:83 i.503 ] [83])
      (reg/v:SI 37 r8 [orig:309 i.503 ] [309])
      (reg/v:SI 0 ax [orig:287 i.503 ] [287])
  name: i.501
    offset 0
      (reg/v:SI 1 dx [orig:85 i.501 ] [85])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])

OUT:
Stack adjustment: 64
Reg 1: i.501+0
Reg 3: x+0
Reg 4: i+0
Reg 5: i.503+0
Reg 23: minVal+0
Reg 24: maxVal+0
Reg 37: count+0
Reg 38: count+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:104 i ] [104])
  name: count
    offset 0
      (reg:DI 37 r8 [orig:161 count ] [161])
      (reg:DI 38 r9 [orig:103 count ] [103])
  name: minVal
    offset 0
      (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
  name: maxVal
    offset 0
      (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
  name: i.504
    offset 0
      (reg:DI 0 ax [orig:124 i.504 ] [124])
  name: i.503
    offset 0
      (reg/v:SI 5 di [orig:83 i.503 ] [83])
      (reg/v:SI 0 ax [orig:287 i.503 ] [287])
  name: i.501
    offset 0
      (reg/v:SI 1 dx [orig:85 i.501 ] [85])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])


Basic block 7:
IN:
Stack adjustment: 64
Reg 1: i.501+0
Reg 3: x+0
Reg 5: i.503+0
Reg 23: minVal+0
Reg 24: maxVal+0
Reg 37: count+0
Reg 38: count+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: count
    offset 0
      (reg:DI 37 r8 [orig:161 count ] [161])
      (reg:DI 38 r9 [orig:103 count ] [103])
  name: minVal
    offset 0
      (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
  name: maxVal
    offset 0
      (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: i.501
    offset 0
      (reg/v:SI 1 dx [orig:85 i.501 ] [85])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i.503
    offset 0
      (reg/v:SI 5 di [orig:83 i.503 ] [83])

OUT:
Stack adjustment: 64
Reg 1: i.501+0
Reg 3: x+0
Reg 5: i.503+0
Reg 23: minVal+0
Reg 24: maxVal+0
Reg 37: count+0
Reg 38: count+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: count
    offset 0
      (reg:DI 37 r8 [orig:161 count ] [161])
      (reg:DI 38 r9 [orig:103 count ] [103])
  name: minVal
    offset 0
      (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
  name: maxVal
    offset 0
      (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i.503
    offset 0
      (reg/v:SI 5 di [orig:83 i.503 ] [83])
  name: i.501
    offset 0
      (reg/v:SI 1 dx [orig:85 i.501 ] [85])


Basic block 8:
IN:
Stack adjustment: 64
Reg 1: i.501+0
Reg 3: x+0
Reg 4: i.501+0
Reg 5: i.503+0
Reg 23: minVal+0
Reg 24: maxVal+0
Reg 37: count+0
Reg 38: count+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: count
    offset 0
      (reg:DI 37 r8 [orig:161 count ] [161])
      (reg:DI 38 r9 [orig:103 count ] [103])
  name: minVal
    offset 0
      (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
  name: maxVal
    offset 0
      (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i.503
    offset 0
      (reg/v:SI 5 di [orig:83 i.503 ] [83])
  name: i.501
    offset 0
      (reg/v:SI 1 dx [orig:85 i.501 ] [85])
      (reg:DI 4 si [orig:135 i.501 ] [135])

OUT:
Stack adjustment: 64
Reg 1: i.501+0
Reg 3: x+0
Reg 4: i.501+0
Reg 5: i.503+0
Reg 23: minVal+0
Reg 24: maxVal+0
Reg 37: count+0
Reg 38: count+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: count
    offset 0
      (reg:DI 37 r8 [orig:161 count ] [161])
      (reg:DI 38 r9 [orig:103 count ] [103])
  name: minVal
    offset 0
      (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
  name: maxVal
    offset 0
      (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i.503
    offset 0
      (reg/v:SI 5 di [orig:83 i.503 ] [83])
  name: i.501
    offset 0
      (reg/v:SI 1 dx [orig:85 i.501 ] [85])
      (reg:DI 4 si [orig:135 i.501 ] [135])


Basic block 9:
IN:
Stack adjustment: 64
Reg 1: i.501+0
Reg 3: x+0
Reg 4: i.501+0
Reg 5: i.503+0
Reg 23: minVal+0
Reg 24: maxVal+0
Reg 37: count+0
Reg 38: count+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: count
    offset 0
      (reg:DI 37 r8 [orig:161 count ] [161])
      (reg:DI 38 r9 [orig:103 count ] [103])
  name: minVal
    offset 0
      (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
  name: maxVal
    offset 0
      (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i.503
    offset 0
      (reg/v:SI 5 di [orig:83 i.503 ] [83])
  name: i.501
    offset 0
      (reg/v:SI 1 dx [orig:85 i.501 ] [85])
      (reg:DI 4 si [orig:135 i.501 ] [135])

OUT:
Stack adjustment: 64
Reg 1: i.501+0
Reg 3: x+0
Reg 4: i.501+0
Reg 5: i.503+0
Reg 23: minVal+0
Reg 24: maxVal+0
Reg 37: count+0
Reg 38: count+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: count
    offset 0
      (reg:DI 37 r8 [orig:161 count ] [161])
      (reg:DI 38 r9 [orig:103 count ] [103])
  name: minVal
    offset 0
      (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
  name: maxVal
    offset 0
      (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i.503
    offset 0
      (reg/v:SI 5 di [orig:83 i.503 ] [83])
  name: i.501
    offset 0
      (reg/v:SI 1 dx [orig:85 i.501 ] [85])
      (reg:DI 4 si [orig:135 i.501 ] [135])


Basic block 10:
IN:
Stack adjustment: 64
Reg 1: i.501+0
Reg 3: x+0
Reg 4: i.501+0
Reg 5: i.503+0
Reg 23: minVal+0
Reg 24: maxVal+0
Reg 37: count+0
Reg 38: count+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: count
    offset 0
      (reg:DI 37 r8 [orig:161 count ] [161])
      (reg:DI 38 r9 [orig:103 count ] [103])
  name: minVal
    offset 0
      (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
  name: maxVal
    offset 0
      (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i.503
    offset 0
      (reg/v:SI 5 di [orig:83 i.503 ] [83])
  name: i.501
    offset 0
      (reg/v:SI 1 dx [orig:85 i.501 ] [85])
      (reg:DI 4 si [orig:135 i.501 ] [135])

OUT:
Stack adjustment: 64
Reg 1: i.501+0
Reg 3: x+0
Reg 4: i.501+0
Reg 5: i.503+0
Reg 23: minVal+0
Reg 24: maxVal+0
Reg 37: count+0
Reg 38: count+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: count
    offset 0
      (reg:DI 37 r8 [orig:161 count ] [161])
      (reg:DI 38 r9 [orig:103 count ] [103])
  name: minVal
    offset 0
      (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
  name: maxVal
    offset 0
      (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i.503
    offset 0
      (reg/v:SI 5 di [orig:83 i.503 ] [83])
  name: i.501
    offset 0
      (reg/v:SI 1 dx [orig:85 i.501 ] [85])
      (reg:DI 4 si [orig:135 i.501 ] [135])


Basic block 11:
IN:
Stack adjustment: 64
Reg 1: i.501+0
Reg 3: x+0
Reg 4: i+0 i.501+0
Reg 5: i.503+0
Reg 23: minVal+0
Reg 24: maxVal+0
Reg 37: count+0
Reg 38: count+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:104 i ] [104])
  name: count
    offset 0
      (reg:DI 37 r8 [orig:161 count ] [161])
      (reg:DI 38 r9 [orig:103 count ] [103])
  name: minVal
    offset 0
      (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
  name: maxVal
    offset 0
      (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
  name: i.504
    offset 0
      (reg:DI 0 ax [orig:124 i.504 ] [124])
  name: i.503
    offset 0
      (reg/v:SI 5 di [orig:83 i.503 ] [83])
      (reg/v:SI 0 ax [orig:287 i.503 ] [287])
  name: i.501
    offset 0
      (reg/v:SI 1 dx [orig:85 i.501 ] [85])
      (reg:DI 4 si [orig:135 i.501 ] [135])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])

OUT:
Stack adjustment: 64
Reg 1: i.501+0
Reg 3: x+0
Reg 5: i.503+0
Reg 23: minVal+0
Reg 24: maxVal+0
Reg 37: count+0
Reg 38: count+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: count
    offset 0
      (reg:DI 37 r8 [orig:161 count ] [161])
      (reg:DI 38 r9 [orig:103 count ] [103])
  name: minVal
    offset 0
      (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
  name: maxVal
    offset 0
      (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
  name: i.501
    offset 0
      (reg/v:SI 1 dx [orig:85 i.501 ] [85])
  name: i.503
    offset 0
      (reg/v:SI 5 di [orig:83 i.503 ] [83])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])


Basic block 12:
IN:
Stack adjustment: 64
Reg 1: i.501+0
Reg 3: x+0
Reg 5: i.503+0
Reg 23: minVal+0
Reg 24: maxVal+0
Reg 37: count+0
Reg 38: count+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: count
    offset 0
      (reg:DI 37 r8 [orig:161 count ] [161])
      (reg:DI 38 r9 [orig:103 count ] [103])
  name: minVal
    offset 0
      (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
  name: maxVal
    offset 0
      (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: i.501
    offset 0
      (reg/v:SI 1 dx [orig:85 i.501 ] [85])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i.503
    offset 0
      (reg/v:SI 5 di [orig:83 i.503 ] [83])

OUT:
Stack adjustment: 64
Reg 1: i.501+0
Reg 3: x+0
Reg 5: i.503+0
Reg 23: minVal+0
Reg 24: maxVal+0
Reg 37: count+0
Reg 38: count+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: count
    offset 0
      (reg:DI 37 r8 [orig:161 count ] [161])
      (reg:DI 38 r9 [orig:103 count ] [103])
  name: minVal
    offset 0
      (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
  name: maxVal
    offset 0
      (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i.503
    offset 0
      (reg/v:SI 5 di [orig:83 i.503 ] [83])
  name: i.501
    offset 0
      (reg/v:SI 1 dx [orig:85 i.501 ] [85])


Basic block 13:
IN:
Stack adjustment: 64
Reg 1: i.501+0
Reg 3: x+0
Reg 5: i.503+0
Reg 23: minVal+0
Reg 24: maxVal+0
Reg 37: count+0
Reg 38: count+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: count
    offset 0
      (reg:DI 37 r8 [orig:161 count ] [161])
      (reg:DI 38 r9 [orig:103 count ] [103])
  name: minVal
    offset 0
      (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
  name: maxVal
    offset 0
      (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i.503
    offset 0
      (reg/v:SI 5 di [orig:83 i.503 ] [83])
  name: i.501
    offset 0
      (reg/v:SI 1 dx [orig:85 i.501 ] [85])

OUT:
Stack adjustment: 64
Reg 1: i.501+0
Reg 3: x+0
Reg 23: minVal+0
Reg 24: maxVal+0
Reg 37: count+0
Reg 38: count+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: count
    offset 0
      (reg:DI 37 r8 [orig:161 count ] [161])
      (reg:DI 38 r9 [orig:103 count ] [103])
  name: minVal
    offset 0
      (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
  name: maxVal
    offset 0
      (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i.501
    offset 0
      (reg/v:SI 1 dx [orig:85 i.501 ] [85])


Basic block 14:
IN:
Stack adjustment: 64
Reg 1: i.501+0
Reg 3: x+0
Reg 23: minVal+0
Reg 24: maxVal+0
Reg 37: count+0
Reg 38: count+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: count
    offset 0
      (reg:DI 37 r8 [orig:161 count ] [161])
      (reg:DI 38 r9 [orig:103 count ] [103])
  name: minVal
    offset 0
      (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
  name: maxVal
    offset 0
      (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i.501
    offset 0
      (reg/v:SI 1 dx [orig:85 i.501 ] [85])

OUT:
Stack adjustment: 64
Reg 1: i.501+0
Reg 3: x+0
Reg 23: minVal+0
Reg 24: maxVal+0
Reg 37: count+0
Reg 38: count+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: count
    offset 0
      (reg:DI 37 r8 [orig:161 count ] [161])
      (reg:DI 38 r9 [orig:103 count ] [103])
  name: minVal
    offset 0
      (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
  name: maxVal
    offset 0
      (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i.501
    offset 0
      (reg/v:SI 1 dx [orig:85 i.501 ] [85])


Basic block 15:
IN:
Stack adjustment: 64
Reg 1: i.501+0
Reg 3: x+0
Reg 23: minVal+0
Reg 24: maxVal+0
Reg 37: count+0
Reg 38: count+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: count
    offset 0
      (reg:DI 37 r8 [orig:161 count ] [161])
      (reg:DI 38 r9 [orig:103 count ] [103])
  name: minVal
    offset 0
      (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
  name: maxVal
    offset 0
      (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i.501
    offset 0
      (reg/v:SI 1 dx [orig:85 i.501 ] [85])

OUT:
Stack adjustment: 64
Reg 1: i.501+0
Reg 3: x+0
Reg 23: minVal+0
Reg 24: maxVal+0
Reg 37: count+0
Reg 38: count+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: count
    offset 0
      (reg:DI 37 r8 [orig:161 count ] [161])
      (reg:DI 38 r9 [orig:103 count ] [103])
  name: minVal
    offset 0
      (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
  name: maxVal
    offset 0
      (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i.501
    offset 0
      (reg/v:SI 1 dx [orig:85 i.501 ] [85])


Basic block 16:
IN:
Stack adjustment: 64
Reg 1: i.501+0
Reg 3: x+0
Reg 23: minVal+0
Reg 24: maxVal+0
Reg 37: count+0
Reg 38: count+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: count
    offset 0
      (reg:DI 37 r8 [orig:161 count ] [161])
      (reg:DI 38 r9 [orig:103 count ] [103])
  name: minVal
    offset 0
      (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
  name: maxVal
    offset 0
      (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i.501
    offset 0
      (reg/v:SI 1 dx [orig:85 i.501 ] [85])

OUT:
Stack adjustment: 64
Reg 1: i.501+0
Reg 3: x+0
Reg 23: minVal+0
Reg 37: count+0
Reg 38: count+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: count
    offset 0
      (reg:DI 37 r8 [orig:161 count ] [161])
      (reg:DI 38 r9 [orig:103 count ] [103])
  name: minVal
    offset 0
      (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i.501
    offset 0
      (reg/v:SI 1 dx [orig:85 i.501 ] [85])


Basic block 17:
IN:
Stack adjustment: 64
Reg 1: i.501+0
Reg 3: x+0
Reg 23: minVal+0
Reg 37: count+0
Reg 38: count+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: count
    offset 0
      (reg:DI 37 r8 [orig:161 count ] [161])
      (reg:DI 38 r9 [orig:103 count ] [103])
  name: minVal
    offset 0
      (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i.501
    offset 0
      (reg/v:SI 1 dx [orig:85 i.501 ] [85])

OUT:
Stack adjustment: 64
Reg 1: i.501+0
Reg 3: x+0
Reg 23: minVal+0
Reg 37: count+0
Reg 38: count+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: count
    offset 0
      (reg:DI 37 r8 [orig:161 count ] [161])
      (reg/v:SI 38 r9 [orig:103 count ] [103])
  name: minVal
    offset 0
      (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i.501
    offset 0
      (reg/v:SI 1 dx [orig:85 i.501 ] [85])


Basic block 18:
IN:
Stack adjustment: 64
Reg 1: i.501+0
Reg 3: x+0
Reg 23: minVal+0
Reg 24: maxVal+0
Reg 37: count+0
Reg 38: count+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: count
    offset 0
      (reg:DI 37 r8 [orig:161 count ] [161])
      (reg/v:SI 38 r9 [orig:103 count ] [103])
  name: minVal
    offset 0
      (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
  name: maxVal
    offset 0
      (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i.501
    offset 0
      (reg/v:SI 1 dx [orig:85 i.501 ] [85])

OUT:
Stack adjustment: 64
Reg 1: i.501+0
Reg 3: x+0
Reg 23: minVal+0
Reg 24: maxVal+0
Reg 37: count+0
Reg 38: count+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: count
    offset 0
      (reg:DI 37 r8 [orig:161 count ] [161])
      (reg/v:SI 38 r9 [orig:103 count ] [103])
  name: minVal
    offset 0
      (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
  name: maxVal
    offset 0
      (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i.501
    offset 0
      (reg/v:SI 1 dx [orig:85 i.501 ] [85])


Basic block 19:
IN:
Stack adjustment: 64
Reg 1: i.501+0
Reg 3: x+0
Reg 4: i.501+0
Reg 5: i.503+0
Reg 23: minVal+0
Reg 24: maxVal+0
Reg 37: count+0
Reg 38: count+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: count
    offset 0
      (reg:DI 37 r8 [orig:161 count ] [161])
      (reg:DI 38 r9 [orig:103 count ] [103])
  name: minVal
    offset 0
      (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
  name: maxVal
    offset 0
      (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i.503
    offset 0
      (reg/v:SI 5 di [orig:83 i.503 ] [83])
  name: i.501
    offset 0
      (reg/v:SI 1 dx [orig:85 i.501 ] [85])
      (reg:DI 4 si [orig:135 i.501 ] [135])

OUT:
Stack adjustment: 64
Reg 1: i.501+0
Reg 3: x+0
Reg 4: i.501+0
Reg 5: i.503+0
Reg 23: minVal+0
Reg 24: maxVal+0
Reg 37: count+0
Reg 38: count+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: count
    offset 0
      (reg:DI 37 r8 [orig:161 count ] [161])
      (reg:DI 38 r9 [orig:103 count ] [103])
  name: minVal
    offset 0
      (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
  name: maxVal
    offset 0
      (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i.503
    offset 0
      (reg/v:SI 5 di [orig:83 i.503 ] [83])
  name: i.501
    offset 0
      (reg/v:SI 1 dx [orig:85 i.501 ] [85])
      (reg:DI 4 si [orig:135 i.501 ] [135])


Basic block 20:
IN:
Stack adjustment: 64
Reg 1: i.501+0
Reg 3: x+0
Reg 4: i.501+0
Reg 5: i.503+0
Reg 23: minVal+0
Reg 24: maxVal+0
Reg 37: count+0
Reg 38: count+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: count
    offset 0
      (reg:DI 37 r8 [orig:161 count ] [161])
      (reg:DI 38 r9 [orig:103 count ] [103])
  name: minVal
    offset 0
      (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
  name: maxVal
    offset 0
      (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i.503
    offset 0
      (reg/v:SI 5 di [orig:83 i.503 ] [83])
  name: i.501
    offset 0
      (reg/v:SI 1 dx [orig:85 i.501 ] [85])
      (reg:DI 4 si [orig:135 i.501 ] [135])

OUT:
Stack adjustment: 64
Reg 1: i.501+0
Reg 3: x+0
Reg 4: i.501+0
Reg 5: i.503+0
Reg 23: minVal+0
Reg 24: maxVal+0
Reg 37: count+0
Reg 38: count+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: count
    offset 0
      (reg:DI 37 r8 [orig:161 count ] [161])
      (reg:DI 38 r9 [orig:103 count ] [103])
  name: minVal
    offset 0
      (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
  name: maxVal
    offset 0
      (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i.503
    offset 0
      (reg/v:SI 5 di [orig:83 i.503 ] [83])
  name: i.501
    offset 0
      (reg/v:SI 1 dx [orig:85 i.501 ] [85])
      (reg:DI 4 si [orig:135 i.501 ] [135])


Basic block 21:
IN:
Stack adjustment: 64
Reg 1: i.501+0
Reg 3: x+0
Reg 4: i.501+0
Reg 5: i.503+0
Reg 23: minVal+0
Reg 24: maxVal+0
Reg 37: count+0
Reg 38: count+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: count
    offset 0
      (reg:DI 37 r8 [orig:161 count ] [161])
      (reg:DI 38 r9 [orig:103 count ] [103])
  name: minVal
    offset 0
      (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
  name: maxVal
    offset 0
      (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i.503
    offset 0
      (reg/v:SI 5 di [orig:83 i.503 ] [83])
  name: i.501
    offset 0
      (reg/v:SI 1 dx [orig:85 i.501 ] [85])
      (reg:DI 4 si [orig:135 i.501 ] [135])

OUT:
Stack adjustment: 64
Reg 1: i.501+0
Reg 3: x+0
Reg 4: i.501+0
Reg 5: i.503+0
Reg 23: minVal+0
Reg 24: maxVal+0
Reg 37: count+0
Reg 38: count+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: count
    offset 0
      (reg:DI 37 r8 [orig:161 count ] [161])
      (reg:DI 38 r9 [orig:103 count ] [103])
  name: minVal
    offset 0
      (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
  name: maxVal
    offset 0
      (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i.503
    offset 0
      (reg/v:SI 5 di [orig:83 i.503 ] [83])
  name: i.501
    offset 0
      (reg/v:SI 1 dx [orig:85 i.501 ] [85])
      (reg:DI 4 si [orig:135 i.501 ] [135])


Basic block 22:
IN:
Stack adjustment: 64
Reg 1: i.501+0
Reg 3: x+0
Reg 4: i.501+0
Reg 5: i.503+0
Reg 23: minVal+0
Reg 24: maxVal+0
Reg 37: count+0
Reg 38: count+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: count
    offset 0
      (reg:DI 37 r8 [orig:161 count ] [161])
      (reg:DI 38 r9 [orig:103 count ] [103])
  name: minVal
    offset 0
      (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
  name: maxVal
    offset 0
      (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i.503
    offset 0
      (reg/v:SI 5 di [orig:83 i.503 ] [83])
  name: i.501
    offset 0
      (reg/v:SI 1 dx [orig:85 i.501 ] [85])
      (reg:DI 4 si [orig:135 i.501 ] [135])

OUT:
Stack adjustment: 64
Reg 1: i.501+0
Reg 3: x+0
Reg 4: i.501+0
Reg 5: i.503+0
Reg 23: minVal+0
Reg 24: maxVal+0
Reg 37: count+0
Reg 38: count+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: count
    offset 0
      (reg:DI 37 r8 [orig:161 count ] [161])
      (reg:DI 38 r9 [orig:103 count ] [103])
  name: minVal
    offset 0
      (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
  name: maxVal
    offset 0
      (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i.503
    offset 0
      (reg/v:SI 5 di [orig:83 i.503 ] [83])
  name: i.501
    offset 0
      (reg/v:SI 1 dx [orig:85 i.501 ] [85])
      (reg:DI 4 si [orig:135 i.501 ] [135])


Basic block 23:
IN:
Stack adjustment: 64
Reg 1: i.501+0
Reg 3: x+0
Reg 4: i.501+0
Reg 5: i.503+0
Reg 23: minVal+0
Reg 24: maxVal+0
Reg 37: count+0
Reg 38: count+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: count
    offset 0
      (reg:DI 37 r8 [orig:161 count ] [161])
      (reg:DI 38 r9 [orig:103 count ] [103])
  name: minVal
    offset 0
      (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
  name: maxVal
    offset 0
      (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i.503
    offset 0
      (reg/v:SI 5 di [orig:83 i.503 ] [83])
  name: i.501
    offset 0
      (reg/v:SI 1 dx [orig:85 i.501 ] [85])
      (reg:DI 4 si [orig:135 i.501 ] [135])

OUT:
Stack adjustment: 64
Reg 3: x+0
Reg 4: i.502+0
Reg 23: minVal+0
Reg 24: maxVal+0
Reg 38: count+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: count
    offset 0
      (reg:DI 38 r9 [orig:103 count ] [103])
  name: minVal
    offset 0
      (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
  name: maxVal
    offset 0
      (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
  name: i.502
    offset 0
      (reg/v:SI 4 si [orig:84 i.502 ] [84])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])


Basic block 24:
IN:
Stack adjustment: 64
Reg 3: x+0
Reg 4: i.502+0
Reg 23: minVal+0
Reg 24: maxVal+0
Reg 38: count+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: count
    offset 0
      (reg:DI 38 r9 [orig:103 count ] [103])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: maxVal
    offset 0
      (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: i.502
    offset 0
      (reg/v:SI 4 si [orig:84 i.502 ] [84])
  name: minVal
    offset 0
      (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])

OUT:
Stack adjustment: 64
Reg 3: x+0
Reg 4: i.502+0
Reg 23: minVal+0
Reg 24: maxVal+0
Reg 38: count+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: i.502
    offset 0
      (reg/v:SI 4 si [orig:84 i.502 ] [84])
  name: count
    offset 0
      (reg:DI 38 r9 [orig:103 count ] [103])
  name: minVal
    offset 0
      (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
  name: maxVal
    offset 0
      (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])


Basic block 25:
IN:
Stack adjustment: 64
Reg 3: x+0
Reg 4: i.502+0
Reg 23: minVal+0
Reg 24: maxVal+0
Reg 38: count+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: count
    offset 0
      (reg:DI 38 r9 [orig:103 count ] [103])
  name: minVal
    offset 0
      (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
  name: maxVal
    offset 0
      (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: i.502
    offset 0
      (reg/v:SI 4 si [orig:84 i.502 ] [84])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])

OUT:
Stack adjustment: 64
Reg 3: x+0
Reg 4: i.502+0
Reg 23: minVal+0
Reg 24: maxVal+0
Reg 38: count+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: count
    offset 0
      (reg:DI 38 r9 [orig:103 count ] [103])
  name: minVal
    offset 0
      (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
  name: maxVal
    offset 0
      (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: i.502
    offset 0
      (reg/v:SI 4 si [orig:84 i.502 ] [84])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])


Basic block 26:
IN:
Stack adjustment: 64
Reg 3: x+0
Reg 4: i.502+0
Reg 23: minVal+0
Reg 24: maxVal+0
Reg 38: count+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: count
    offset 0
      (reg:DI 38 r9 [orig:103 count ] [103])
  name: minVal
    offset 0
      (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
  name: maxVal
    offset 0
      (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: i.502
    offset 0
      (reg/v:SI 4 si [orig:84 i.502 ] [84])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])

OUT:
Stack adjustment: 64
Reg 3: x+0
Reg 4: i.502+0
Reg 23: minVal+0
Reg 24: maxVal+0
Reg 38: count+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: count
    offset 0
      (reg:DI 38 r9 [orig:103 count ] [103])
  name: minVal
    offset 0
      (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
  name: maxVal
    offset 0
      (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: i.502
    offset 0
      (reg/v:SI 4 si [orig:84 i.502 ] [84])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])


Basic block 27:
IN:
Stack adjustment: 64
Reg 3: x+0
Reg 4: i+0 i.502+0
Reg 23: minVal+0
Reg 24: maxVal+0
Reg 37: i.503+0
Reg 38: count+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:104 i ] [104])
  name: count
    offset 0
      (reg:DI 38 r9 [orig:103 count ] [103])
  name: minVal
    offset 0
      (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
  name: maxVal
    offset 0
      (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
  name: i.504
    offset 0
      (reg:DI 0 ax [orig:124 i.504 ] [124])
  name: i.503
    offset 0
      (reg/v:SI 37 r8 [orig:309 i.503 ] [309])
      (reg/v:SI 0 ax [orig:287 i.503 ] [287])
  name: i.502
    offset 0
      (reg/v:SI 4 si [orig:84 i.502 ] [84])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])

OUT:
Stack adjustment: 64
Reg 3: x+0
Reg 4: i.502+0 i+0
Reg 23: minVal+0
Reg 24: maxVal+0
Reg 37: i.503+0
Reg 38: i.502+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:104 i ] [104])
  name: minVal
    offset 0
      (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
  name: maxVal
    offset 0
      (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
  name: i.504
    offset 0
      (reg:DI 0 ax [orig:124 i.504 ] [124])
  name: i.503
    offset 0
      (reg/v:SI 37 r8 [orig:309 i.503 ] [309])
      (reg/v:SI 0 ax [orig:287 i.503 ] [287])
  name: i.502
    offset 0
      (reg:DI 38 r9 [orig:150 i.502 ] [150])
      (reg/v:SI 4 si [orig:84 i.502 ] [84])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])


Basic block 28:
IN:
Stack adjustment: 64
Reg 3: x+0
Reg 4: i+0 i.502+0
Reg 23: minVal+0
Reg 24: maxVal+0
Reg 37: i.503+0
Reg 38: i.502+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:104 i ] [104])
  name: minVal
    offset 0
      (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
  name: maxVal
    offset 0
      (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
  name: i.504
    offset 0
      (reg:DI 0 ax [orig:124 i.504 ] [124])
  name: i.503
    offset 0
      (reg/v:SI 37 r8 [orig:309 i.503 ] [309])
      (reg/v:SI 0 ax [orig:287 i.503 ] [287])
  name: i.502
    offset 0
      (reg:DI 38 r9 [orig:150 i.502 ] [150])
      (reg/v:SI 4 si [orig:84 i.502 ] [84])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])

OUT:
Stack adjustment: 64
Reg 3: x+0
Reg 4: i.502+0 i+0
Reg 23: minVal+0
Reg 24: maxVal+0
Reg 37: i.503+0
Reg 38: i.502+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:104 i ] [104])
  name: minVal
    offset 0
      (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
  name: maxVal
    offset 0
      (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
  name: i.504
    offset 0
      (reg:DI 0 ax [orig:124 i.504 ] [124])
  name: i.503
    offset 0
      (reg/v:SI 37 r8 [orig:309 i.503 ] [309])
      (reg/v:SI 0 ax [orig:287 i.503 ] [287])
  name: i.502
    offset 0
      (reg/v:SI 4 si [orig:84 i.502 ] [84])
      (reg:DI 38 r9 [orig:150 i.502 ] [150])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])


Basic block 29:
IN:
Stack adjustment: 64
Reg 3: x+0
Reg 4: i+0 i.502+0
Reg 23: minVal+0
Reg 24: maxVal+0
Reg 37: i.503+0
Reg 38: i.502+0 count+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:104 i ] [104])
  name: count
    offset 0
      (reg:DI 38 r9 [orig:103 count ] [103])
  name: minVal
    offset 0
      (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
  name: maxVal
    offset 0
      (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
  name: i.504
    offset 0
      (reg:DI 0 ax [orig:124 i.504 ] [124])
  name: i.503
    offset 0
      (reg/v:SI 37 r8 [orig:309 i.503 ] [309])
      (reg/v:SI 0 ax [orig:287 i.503 ] [287])
  name: i.502
    offset 0
      (reg/v:SI 4 si [orig:84 i.502 ] [84])
      (reg:DI 38 r9 [orig:150 i.502 ] [150])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])

OUT:
Stack adjustment: 64
Reg 3: x+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])


Basic block 30:
IN:
Stack adjustment: 64
Reg 3: x+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])

OUT:
Stack adjustment: 64
Reg 3: x+0
Variables:
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])


Basic block 31:
IN:
Stack adjustment: 64
Reg 3: x+0
Variables:
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])

OUT:
Stack adjustment: 64
Reg 3: x+0
Variables:
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])


Basic block 32:
IN:
Stack adjustment: 64
Reg 3: x+0
Variables:
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])

OUT:
Stack adjustment: 64
Reg 3: x+0
Variables:
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])


Basic block 33:
IN:
Stack adjustment: 64
Reg 3: x+0
Variables:
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])

OUT:
Stack adjustment: 64
Reg 3: x+0
Variables:
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])


Basic block 34:
IN:
Stack adjustment: 64
Reg 3: x+0
Variables:
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])

OUT:
Stack adjustment: 64
Reg 3: x+0
Variables:
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])


Basic block 35:
IN:
Stack adjustment: 64
Reg 3: x+0
Variables:
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])

OUT:
Stack adjustment: 64
Reg 3: x+0
Variables:
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])


Basic block 36:
IN:
Stack adjustment: 64
Reg 3: x+0
Variables:
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])

OUT:
Stack adjustment: 64
Reg 3: x+0
Variables:
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: i.505
    offset 0
      (reg/v:SI 0 ax [orig:276 i.505 ] [276])


Basic block 37:
IN:
Stack adjustment: 64
Reg 3: x+0
Variables:
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: i.505
    offset 0
      (reg/v:SI 0 ax [orig:276 i.505 ] [276])

OUT:
Stack adjustment: 64
Reg 3: x+0
Reg 40: i.505+0
Variables:
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: i.505
    offset 0
      (reg:SI 40 r11 [orig:246 i.505 ] [246])


Basic block 38:
IN:
Stack adjustment: 64
Reg 3: x+0
Reg 40: i.505+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i.505
    offset 0
      (reg/v:SI 0 ax [orig:276 i.505 ] [276])
      (reg:SI 40 r11 [orig:246 i.505 ] [246])

OUT:
Stack adjustment: 8
Variables:
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])


Basic block 39:
IN:
Stack adjustment: 64
Reg 3: x+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])

OUT:
Stack adjustment: 64
Reg 3: x+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])


Basic block 40:
IN:
Stack adjustment: 64
Reg 3: x+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])

OUT:
Stack adjustment: 64
Reg 3: x+0
Reg 4: i+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:104 i ] [104])


Basic block 41:
IN:
Stack adjustment: 64
Reg 3: x+0
Reg 4: i+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:104 i ] [104])

OUT:
Stack adjustment: 64
Reg 3: x+0
Reg 4: i+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:104 i ] [104])


Basic block 42:
IN:
Stack adjustment: 64
Reg 3: x+0
Reg 4: i+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:104 i ] [104])

OUT:
Stack adjustment: 64
Reg 3: x+0
Reg 4: i+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:104 i ] [104])


Basic block 43:
IN:
Stack adjustment: 64
Reg 3: x+0
Reg 4: i+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:104 i ] [104])

OUT:
Stack adjustment: 64
Reg 3: x+0
Reg 4: i+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:104 i ] [104])


Basic block 44:
IN:
Stack adjustment: 64
Reg 3: x+0
Reg 4: i+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:104 i ] [104])

OUT:
Stack adjustment: 64
Reg 3: x+0
Reg 4: i+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:104 i ] [104])


Basic block 45:
IN:
Stack adjustment: 64
Reg 3: x+0
Reg 4: i+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:104 i ] [104])

OUT:
Stack adjustment: 64
Reg 3: x+0
Reg 4: i+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:104 i ] [104])


Basic block 46:
IN:
Stack adjustment: 64
Reg 3: x+0
Reg 4: i+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:104 i ] [104])

OUT:
Stack adjustment: 64
Reg 3: x+0
Reg 4: i+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:104 i ] [104])


Basic block 47:
IN:
Stack adjustment: 64
Reg 3: x+0
Reg 4: i+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:104 i ] [104])

OUT:
Stack adjustment: 64
Reg 3: x+0
Reg 4: i+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:104 i ] [104])


Basic block 48:
IN:
Stack adjustment: 64
Reg 3: x+0
Reg 4: i+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:104 i ] [104])

OUT:
Stack adjustment: 64
Reg 3: x+0
Reg 4: i+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:104 i ] [104])


Basic block 49:
IN:
Stack adjustment: 64
Reg 3: x+0
Reg 4: i+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:104 i ] [104])

OUT:
Stack adjustment: 64
Reg 3: x+0
Reg 4: i+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:104 i ] [104])
  name: i.503
    offset 0
      (reg/v:SI 0 ax [orig:287 i.503 ] [287])


Basic block 50:
IN:
Stack adjustment: 64
Reg 3: x+0
Reg 4: i+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:104 i ] [104])
  name: i.503
    offset 0
      (reg/v:SI 0 ax [orig:287 i.503 ] [287])

OUT:
Stack adjustment: 64
Reg 3: x+0
Reg 4: i+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:104 i ] [104])
  name: i.503
    offset 0
      (reg/v:SI 0 ax [orig:287 i.503 ] [287])


Basic block 51:
IN:
Stack adjustment: 64
Reg 3: x+0
Reg 4: i+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:104 i ] [104])
  name: i.503
    offset 0
      (reg/v:SI 0 ax [orig:287 i.503 ] [287])

OUT:
Stack adjustment: 64
Reg 3: x+0
Reg 4: i+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: i
    offset 0
      (reg/v:SI 4 si [orig:104 i ] [104])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i.503
    offset 0
      (reg/v:SI 0 ax [orig:287 i.503 ] [287])


Basic block 52:
IN:
Stack adjustment: 64
Reg 3: x+0
Reg 4: i+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: i
    offset 0
      (reg/v:SI 4 si [orig:104 i ] [104])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i.503
    offset 0
      (reg/v:SI 0 ax [orig:287 i.503 ] [287])

OUT:
Stack adjustment: 64
Reg 3: x+0
Reg 4: i+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: i
    offset 0
      (reg/v:SI 4 si [orig:104 i ] [104])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i.503
    offset 0
      (reg/v:SI 0 ax [orig:287 i.503 ] [287])


Basic block 53:
IN:
Stack adjustment: 64
Reg 3: x+0
Reg 4: i+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:104 i ] [104])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: i.503
    offset 0
      (reg/v:SI 0 ax [orig:287 i.503 ] [287])

OUT:
Stack adjustment: 64
Reg 3: x+0
Reg 4: i+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:104 i ] [104])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: i.503
    offset 0
      (reg/v:SI 0 ax [orig:287 i.503 ] [287])


Basic block 54:
IN:
Stack adjustment: 64
Reg 3: x+0
Reg 4: i+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:104 i ] [104])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: i.503
    offset 0
      (reg/v:SI 0 ax [orig:287 i.503 ] [287])

OUT:
Stack adjustment: 64
Reg 3: x+0
Reg 4: i+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: i
    offset 0
      (reg/v:SI 4 si [orig:104 i ] [104])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i.503
    offset 0
      (reg/v:SI 0 ax [orig:287 i.503 ] [287])


Basic block 55:
IN:
Stack adjustment: 64
Reg 3: x+0
Reg 4: i+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: i
    offset 0
      (reg/v:SI 4 si [orig:104 i ] [104])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i.503
    offset 0
      (reg/v:SI 0 ax [orig:287 i.503 ] [287])

OUT:
Stack adjustment: 64
Reg 3: x+0
Reg 4: i+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: i
    offset 0
      (reg/v:SI 4 si [orig:104 i ] [104])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i.503
    offset 0
      (reg/v:SI 0 ax [orig:287 i.503 ] [287])


Basic block 56:
IN:
Stack adjustment: 64
Reg 3: x+0
Reg 4: i+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:104 i ] [104])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: i.503
    offset 0
      (reg/v:SI 0 ax [orig:287 i.503 ] [287])

OUT:
Stack adjustment: 64
Reg 3: x+0
Reg 4: i+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:104 i ] [104])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: i.503
    offset 0
      (reg/v:SI 0 ax [orig:287 i.503 ] [287])


Basic block 57:
IN:
Stack adjustment: 64
Reg 3: x+0
Reg 4: i+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:104 i ] [104])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: i.503
    offset 0
      (reg/v:SI 0 ax [orig:287 i.503 ] [287])

OUT:
Stack adjustment: 64
Reg 3: x+0
Reg 4: i+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: i
    offset 0
      (reg/v:SI 4 si [orig:104 i ] [104])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i.503
    offset 0
      (reg/v:SI 0 ax [orig:287 i.503 ] [287])


Basic block 58:
IN:
Stack adjustment: 64
Reg 3: x+0
Reg 4: i+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: i
    offset 0
      (reg/v:SI 4 si [orig:104 i ] [104])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i.503
    offset 0
      (reg/v:SI 0 ax [orig:287 i.503 ] [287])

OUT:
Stack adjustment: 64
Reg 3: x+0
Reg 4: i+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: i
    offset 0
      (reg/v:SI 4 si [orig:104 i ] [104])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i.503
    offset 0
      (reg/v:SI 0 ax [orig:287 i.503 ] [287])


Basic block 59:
IN:
Stack adjustment: 64
Reg 3: x+0
Reg 4: i+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:104 i ] [104])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: i.503
    offset 0
      (reg/v:SI 0 ax [orig:287 i.503 ] [287])

OUT:
Stack adjustment: 64
Reg 3: x+0
Reg 4: i+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:104 i ] [104])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: i.503
    offset 0
      (reg/v:SI 0 ax [orig:287 i.503 ] [287])


Basic block 60:
IN:
Stack adjustment: 64
Reg 3: x+0
Reg 4: i+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:104 i ] [104])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: i.503
    offset 0
      (reg/v:SI 0 ax [orig:287 i.503 ] [287])

OUT:
Stack adjustment: 64
Reg 3: x+0
Reg 4: i+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: i
    offset 0
      (reg/v:SI 4 si [orig:104 i ] [104])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i.503
    offset 0
      (reg/v:SI 0 ax [orig:287 i.503 ] [287])


Basic block 61:
IN:
Stack adjustment: 64
Reg 3: x+0
Reg 4: i+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: i
    offset 0
      (reg/v:SI 4 si [orig:104 i ] [104])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i.503
    offset 0
      (reg/v:SI 0 ax [orig:287 i.503 ] [287])

OUT:
Stack adjustment: 64
Reg 3: x+0
Reg 4: i+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: i
    offset 0
      (reg/v:SI 4 si [orig:104 i ] [104])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i.503
    offset 0
      (reg/v:SI 0 ax [orig:287 i.503 ] [287])


Basic block 62:
IN:
Stack adjustment: 64
Reg 3: x+0
Reg 4: i+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:104 i ] [104])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: i.503
    offset 0
      (reg/v:SI 0 ax [orig:287 i.503 ] [287])

OUT:
Stack adjustment: 64
Reg 3: x+0
Reg 4: i+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:104 i ] [104])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: i.503
    offset 0
      (reg/v:SI 0 ax [orig:287 i.503 ] [287])


Basic block 63:
IN:
Stack adjustment: 64
Reg 3: x+0
Reg 4: i+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:104 i ] [104])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: i.503
    offset 0
      (reg/v:SI 0 ax [orig:287 i.503 ] [287])

OUT:
Stack adjustment: 64
Reg 3: x+0
Reg 4: i+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: i
    offset 0
      (reg/v:SI 4 si [orig:104 i ] [104])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i.503
    offset 0
      (reg/v:SI 0 ax [orig:287 i.503 ] [287])


Basic block 64:
IN:
Stack adjustment: 64
Reg 3: x+0
Reg 4: i+0
Reg 5: i.503+0
Reg 37: i.503+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:104 i ] [104])
  name: i.503
    offset 0
      (reg/v:SI 0 ax [orig:287 i.503 ] [287])
      (reg/v:SI 5 di [orig:312 i.503 ] [312])
      (reg/v:SI 37 r8 [orig:309 i.503 ] [309])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])

OUT:
Stack adjustment: 64
Reg 3: x+0
Reg 4: i+0
Reg 5: i.503+0
Reg 37: i.503+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:104 i ] [104])
  name: i.503
    offset 0
      (reg/v:SI 5 di [orig:83 i.503 ] [83])
      (reg/v:SI 0 ax [orig:287 i.503 ] [287])
      (reg/v:SI 37 r8 [orig:309 i.503 ] [309])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])


Basic block 65:
IN:
Stack adjustment: 64
Reg 3: x+0
Reg 4: i+0
Reg 5: i.503+0
Reg 37: i.503+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:104 i ] [104])
  name: i.503
    offset 0
      (reg/v:SI 5 di [orig:83 i.503 ] [83])
      (reg/v:SI 0 ax [orig:287 i.503 ] [287])
      (reg/v:SI 37 r8 [orig:309 i.503 ] [309])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])

OUT:
Stack adjustment: 64
Reg 3: x+0
Reg 4: i+0
Reg 5: i.503+0
Reg 37: i.503+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:104 i ] [104])
  name: i.503
    offset 0
      (reg/v:SI 5 di [orig:83 i.503 ] [83])
      (reg/v:SI 37 r8 [orig:309 i.503 ] [309])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])


Basic block 66:
IN:
Stack adjustment: 64
Reg 3: x+0
Reg 4: i+0
Reg 5: i.503+0
Reg 37: i.503+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:104 i ] [104])
  name: i.503
    offset 0
      (reg/v:SI 5 di [orig:83 i.503 ] [83])
      (reg/v:SI 37 r8 [orig:309 i.503 ] [309])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])

OUT:
Stack adjustment: 64
Reg 3: x+0
Reg 4: i+0
Reg 5: i.503+0
Reg 37: i.503+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:104 i ] [104])
  name: i.503
    offset 0
      (reg/v:SI 5 di [orig:83 i.503 ] [83])
      (reg/v:SI 37 r8 [orig:309 i.503 ] [309])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])


Basic block 67:
IN:
Stack adjustment: 64
Reg 3: x+0
Reg 4: i+0
Reg 5: i.503+0
Reg 37: i.503+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:104 i ] [104])
  name: i.503
    offset 0
      (reg/v:SI 5 di [orig:83 i.503 ] [83])
      (reg/v:SI 37 r8 [orig:309 i.503 ] [309])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])

OUT:
Stack adjustment: 64
Reg 3: x+0
Reg 4: i+0
Reg 5: i.503+0
Reg 37: i.503+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:104 i ] [104])
  name: i.503
    offset 0
      (reg/v:SI 37 r8 [orig:194 i.503 ] [194])
      (reg/v:SI 5 di [orig:83 i.503 ] [83])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])


Basic block 68:
IN:
Stack adjustment: 64
Reg 3: x+0
Reg 4: i+0
Reg 5: i.503+0
Reg 37: i.503+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: i
    offset 0
      (reg/v:SI 4 si [orig:104 i ] [104])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i.503
    offset 0
      (reg/v:SI 37 r8 [orig:194 i.503 ] [194])
      (reg/v:SI 5 di [orig:83 i.503 ] [83])

OUT:
Stack adjustment: 64
Reg 3: x+0
Reg 4: i+0
Reg 5: i.503+0
Reg 37: i.503+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:104 i ] [104])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: i.503
    offset 0
      (reg/v:SI 37 r8 [orig:194 i.503 ] [194])
      (reg/v:SI 5 di [orig:83 i.503 ] [83])


Basic block 69:
IN:
Stack adjustment: 64
Reg 3: x+0
Reg 4: i+0
Reg 5: i.503+0
Reg 37: i.503+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:104 i ] [104])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: i.503
    offset 0
      (reg/v:SI 37 r8 [orig:194 i.503 ] [194])
      (reg/v:SI 5 di [orig:83 i.503 ] [83])

OUT:
Stack adjustment: 64
Reg 3: x+0
Reg 4: i+0
Reg 5: i.503+0
Reg 37: i.503+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: i
    offset 0
      (reg/v:SI 4 si [orig:104 i ] [104])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i.503
    offset 0
      (reg/v:SI 37 r8 [orig:194 i.503 ] [194])
      (reg/v:SI 5 di [orig:83 i.503 ] [83])


Basic block 70:
IN:
Stack adjustment: 64
Reg 3: x+0
Reg 4: i+0
Reg 5: i.503+0
Reg 37: i.503+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:104 i ] [104])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: i.503
    offset 0
      (reg/v:SI 37 r8 [orig:194 i.503 ] [194])
      (reg/v:SI 5 di [orig:83 i.503 ] [83])

OUT:
Stack adjustment: 64
Reg 3: x+0
Reg 4: i+0
Reg 5: i.503+0
Reg 37: i.503+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:104 i ] [104])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: i.503
    offset 0
      (reg/v:SI 37 r8 [orig:194 i.503 ] [194])
      (reg/v:SI 5 di [orig:83 i.503 ] [83])


Basic block 71:
IN:
Stack adjustment: 64
Reg 3: x+0
Reg 4: i+0
Reg 5: i.503+0
Reg 37: i.503+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:104 i ] [104])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: i.503
    offset 0
      (reg/v:SI 37 r8 [orig:194 i.503 ] [194])
      (reg/v:SI 5 di [orig:83 i.503 ] [83])

OUT:
Stack adjustment: 64
Reg 3: x+0
Reg 4: i+0
Reg 5: i.503+0
Reg 37: i.503+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: i
    offset 0
      (reg/v:SI 4 si [orig:104 i ] [104])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i.503
    offset 0
      (reg/v:SI 37 r8 [orig:300 i.503 ] [300])
      (reg:DI 5 di [orig:83 i.503 ] [83])


Basic block 72:
IN:
Stack adjustment: 64
Reg 3: x+0
Reg 4: i+0
Reg 5: i.503+0
Reg 37: i.503+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: i
    offset 0
      (reg/v:SI 4 si [orig:104 i ] [104])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i.503
    offset 0
      (reg/v:SI 37 r8 [orig:300 i.503 ] [300])
      (reg:DI 5 di [orig:83 i.503 ] [83])

OUT:
Stack adjustment: 64
Reg 3: x+0
Reg 4: i+0
Reg 5: i.503+0
Reg 37: i.503+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:104 i ] [104])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: i.503
    offset 0
      (reg/v:SI 37 r8 [orig:300 i.503 ] [300])
      (reg:DI 5 di [orig:83 i.503 ] [83])


Basic block 73:
IN:
Stack adjustment: 64
Reg 3: x+0
Reg 4: i+0
Reg 5: i.503+0
Reg 37: i.503+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:104 i ] [104])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: i.503
    offset 0
      (reg/v:SI 37 r8 [orig:300 i.503 ] [300])
      (reg:DI 5 di [orig:83 i.503 ] [83])

OUT:
Stack adjustment: 64
Reg 3: x+0
Reg 4: i+0
Reg 5: i.503+0
Reg 37: i.503+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: i
    offset 0
      (reg/v:SI 4 si [orig:104 i ] [104])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i.503
    offset 0
      (reg/v:SI 37 r8 [orig:303 i.503 ] [303])
      (reg:DI 5 di [orig:83 i.503 ] [83])


Basic block 74:
IN:
Stack adjustment: 64
Reg 3: x+0
Reg 4: i+0
Reg 5: i.503+0
Reg 37: i.503+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: i
    offset 0
      (reg/v:SI 4 si [orig:104 i ] [104])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i.503
    offset 0
      (reg/v:SI 37 r8 [orig:303 i.503 ] [303])
      (reg:DI 5 di [orig:83 i.503 ] [83])

OUT:
Stack adjustment: 64
Reg 3: x+0
Reg 4: i+0
Reg 5: i.503+0
Reg 37: i.503+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:104 i ] [104])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: i.503
    offset 0
      (reg/v:SI 37 r8 [orig:303 i.503 ] [303])
      (reg:DI 5 di [orig:83 i.503 ] [83])


Basic block 75:
IN:
Stack adjustment: 64
Reg 3: x+0
Reg 4: i+0
Reg 5: i.503+0
Reg 37: i.503+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:104 i ] [104])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: i.503
    offset 0
      (reg/v:SI 37 r8 [orig:303 i.503 ] [303])
      (reg:DI 5 di [orig:83 i.503 ] [83])

OUT:
Stack adjustment: 64
Reg 3: x+0
Reg 4: i+0
Reg 5: i.503+0
Reg 37: i.503+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: i
    offset 0
      (reg/v:SI 4 si [orig:104 i ] [104])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i.503
    offset 0
      (reg/v:SI 37 r8 [orig:306 i.503 ] [306])
      (reg:DI 5 di [orig:83 i.503 ] [83])


Basic block 76:
IN:
Stack adjustment: 64
Reg 3: x+0
Reg 4: i+0
Reg 5: i.503+0
Reg 37: i.503+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: i
    offset 0
      (reg/v:SI 4 si [orig:104 i ] [104])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i.503
    offset 0
      (reg/v:SI 37 r8 [orig:306 i.503 ] [306])
      (reg:DI 5 di [orig:83 i.503 ] [83])

OUT:
Stack adjustment: 64
Reg 3: x+0
Reg 4: i+0
Reg 5: i.503+0
Reg 37: i.503+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:104 i ] [104])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: i.503
    offset 0
      (reg/v:SI 37 r8 [orig:306 i.503 ] [306])
      (reg:DI 5 di [orig:83 i.503 ] [83])


Basic block 77:
IN:
Stack adjustment: 64
Reg 3: x+0
Reg 4: i+0
Reg 5: i.503+0
Reg 37: i.503+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:104 i ] [104])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: i.503
    offset 0
      (reg/v:SI 37 r8 [orig:306 i.503 ] [306])
      (reg:DI 5 di [orig:83 i.503 ] [83])

OUT:
Stack adjustment: 64
Reg 3: x+0
Reg 4: i+0
Reg 5: i.503+0
Reg 37: i.503+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: i
    offset 0
      (reg/v:SI 4 si [orig:104 i ] [104])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i.503
    offset 0
      (reg/v:SI 37 r8 [orig:309 i.503 ] [309])
      (reg:DI 5 di [orig:83 i.503 ] [83])


Basic block 78:
IN:
Stack adjustment: 64
Reg 3: x+0
Reg 4: i+0
Reg 5: i.503+0
Reg 37: i.503+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: i
    offset 0
      (reg/v:SI 4 si [orig:104 i ] [104])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i.503
    offset 0
      (reg/v:SI 37 r8 [orig:309 i.503 ] [309])
      (reg:DI 5 di [orig:83 i.503 ] [83])

OUT:
Stack adjustment: 64
Reg 3: x+0
Reg 4: i+0
Reg 5: i.503+0
Reg 37: i.503+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:104 i ] [104])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: i.503
    offset 0
      (reg/v:SI 37 r8 [orig:309 i.503 ] [309])
      (reg:DI 5 di [orig:83 i.503 ] [83])


Basic block 79:
IN:
Stack adjustment: 64
Reg 3: x+0
Reg 4: i+0
Reg 5: i.503+0
Reg 37: i.503+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:104 i ] [104])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: i.503
    offset 0
      (reg/v:SI 37 r8 [orig:309 i.503 ] [309])
      (reg:DI 5 di [orig:83 i.503 ] [83])

OUT:
Stack adjustment: 64
Reg 3: x+0
Reg 4: i+0
Reg 5: i.503+0
Reg 37: i.503+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: i
    offset 0
      (reg/v:SI 4 si [orig:104 i ] [104])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i.503
    offset 0
      (reg/v:SI 37 r8 [orig:309 i.503 ] [309])
      (reg/v:SI 5 di [orig:83 i.503 ] [83])


Basic block 80:
IN:
Stack adjustment: 64
Reg 3: x+0
Reg 4: i+0
Reg 5: i.503+0
Reg 37: i.503+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:104 i ] [104])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: i.503
    offset 0
      (reg/v:SI 37 r8 [orig:309 i.503 ] [309])
      (reg/v:SI 5 di [orig:83 i.503 ] [83])

OUT:
Stack adjustment: 64
Reg 3: x+0
Reg 4: i+0
Reg 5: i.503+0
Reg 37: i.503+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:104 i ] [104])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: i.503
    offset 0
      (reg/v:SI 37 r8 [orig:309 i.503 ] [309])
      (reg/v:SI 5 di [orig:83 i.503 ] [83])


Basic block 81:
IN:
Stack adjustment: 64
Reg 3: x+0
Reg 4: i+0
Reg 5: i.503+0
Reg 37: i.503+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:104 i ] [104])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: i.503
    offset 0
      (reg/v:SI 37 r8 [orig:309 i.503 ] [309])
      (reg/v:SI 5 di [orig:83 i.503 ] [83])

OUT:
Stack adjustment: 64
Reg 3: x+0
Reg 4: i+0
Reg 5: i.503+0
Reg 37: i.503+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: i
    offset 0
      (reg/v:SI 4 si [orig:104 i ] [104])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i.503
    offset 0
      (reg/v:SI 5 di [orig:312 i.503 ] [312])
      (reg/v:SI 37 r8 [orig:309 i.503 ] [309])


Basic block 82:
IN:
Stack adjustment: 64
Reg 3: x+0
Reg 4: i+0
Reg 5: i.503+0
Reg 37: i.503+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:104 i ] [104])
  name: i.503
    offset 0
      (reg/v:SI 5 di [orig:83 i.503 ] [83])
      (reg/v:SI 0 ax [orig:287 i.503 ] [287])
      (reg/v:SI 37 r8 [orig:309 i.503 ] [309])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])

OUT:
Stack adjustment: 64
Reg 3: x+0
Reg 4: i+0
Reg 5: i.503+0
Reg 37: i.503+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:104 i ] [104])
  name: i.503
    offset 0
      (reg/v:SI 5 di [orig:83 i.503 ] [83])
      (reg/v:SI 37 r8 [orig:309 i.503 ] [309])
  name: i.504
    offset 0
      (reg:DI 0 ax [orig:124 i.504 ] [124])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])


Basic block 83:
IN:
Stack adjustment: 64
Reg 3: x+0
Reg 4: i+0
Reg 5: i.503+0
Reg 37: i.503+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:104 i ] [104])
  name: i.503
    offset 0
      (reg/v:SI 37 r8 [orig:309 i.503 ] [309])
      (reg/v:SI 5 di [orig:83 i.503 ] [83])
      (reg/v:SI 0 ax [orig:287 i.503 ] [287])
  name: i.504
    offset 0
      (reg:DI 0 ax [orig:124 i.504 ] [124])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])

OUT:
Stack adjustment: 64
Reg 1: i.501+0
Reg 3: x+0
Reg 4: i+0
Reg 5: i.503+0
Reg 23: minVal+0
Reg 24: maxVal+0
Reg 37: i.503+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:104 i ] [104])
  name: minVal
    offset 0
      (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
  name: maxVal
    offset 0
      (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
  name: i.501
    offset 0
      (reg/v:SI 1 dx [orig:85 i.501 ] [85])
  name: i.503
    offset 0
      (reg/v:SI 37 r8 [orig:309 i.503 ] [309])
      (reg/v:SI 5 di [orig:83 i.503 ] [83])
      (reg/v:SI 0 ax [orig:287 i.503 ] [287])
  name: i.504
    offset 0
      (reg:DI 0 ax [orig:124 i.504 ] [124])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])


Basic block 84:
IN:
Stack adjustment: 64
Reg 1: i.501+0
Reg 3: x+0
Reg 4: i+0
Reg 5: i.503+0
Reg 23: minVal+0
Reg 24: maxVal+0
Reg 37: i.503+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: i
    offset 0
      (reg/v:SI 4 si [orig:104 i ] [104])
  name: minVal
    offset 0
      (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
  name: maxVal
    offset 0
      (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i.503
    offset 0
      (reg/v:SI 5 di [orig:83 i.503 ] [83])
      (reg/v:SI 37 r8 [orig:309 i.503 ] [309])
      (reg/v:SI 0 ax [orig:287 i.503 ] [287])
  name: i.504
    offset 0
      (reg:DI 0 ax [orig:124 i.504 ] [124])
  name: i.501
    offset 0
      (reg/v:SI 1 dx [orig:85 i.501 ] [85])

OUT:
Stack adjustment: 64
Reg 3: x+0
Reg 4: i+0
Reg 23: minVal+0
Reg 24: maxVal+0
Reg 37: i.503+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:104 i ] [104])
  name: minVal
    offset 0
      (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
  name: maxVal
    offset 0
      (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
  name: i.504
    offset 0
      (reg:DI 0 ax [orig:124 i.504 ] [124])
  name: i.503
    offset 0
      (reg/v:SI 37 r8 [orig:309 i.503 ] [309])
      (reg/v:SI 0 ax [orig:287 i.503 ] [287])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])


Basic block 85:
IN:
Stack adjustment: 64
Reg 1: i.501+0
Reg 3: x+0
Reg 5: i.503+0
Reg 23: minVal+0
Reg 24: maxVal+0
Reg 37: count+0
Reg 38: count+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: count
    offset 0
      (reg:DI 37 r8 [orig:161 count ] [161])
      (reg:DI 38 r9 [orig:103 count ] [103])
  name: minVal
    offset 0
      (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
  name: maxVal
    offset 0
      (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i.503
    offset 0
      (reg/v:SI 5 di [orig:83 i.503 ] [83])
  name: i.501
    offset 0
      (reg/v:SI 1 dx [orig:85 i.501 ] [85])

OUT:
Stack adjustment: 64
Reg 1: i.501+0
Reg 3: x+0
Reg 5: i.503+0
Reg 23: minVal+0
Reg 24: maxVal+0
Reg 37: count+0
Reg 38: count+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: count
    offset 0
      (reg:DI 37 r8 [orig:161 count ] [161])
      (reg:DI 38 r9 [orig:103 count ] [103])
  name: minVal
    offset 0
      (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
  name: maxVal
    offset 0
      (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i.503
    offset 0
      (reg/v:SI 5 di [orig:83 i.503 ] [83])
  name: i.501
    offset 0
      (reg/v:SI 1 dx [orig:85 i.501 ] [85])


Basic block 86:
IN:
Stack adjustment: 64
Reg 1: i.501+0
Reg 3: x+0
Reg 5: i.503+0
Reg 23: minVal+0
Reg 24: maxVal+0
Reg 37: count+0
Reg 38: count+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: count
    offset 0
      (reg:DI 37 r8 [orig:161 count ] [161])
      (reg:DI 38 r9 [orig:103 count ] [103])
  name: minVal
    offset 0
      (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
  name: maxVal
    offset 0
      (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i.503
    offset 0
      (reg/v:SI 5 di [orig:83 i.503 ] [83])
  name: i.501
    offset 0
      (reg/v:SI 1 dx [orig:85 i.501 ] [85])

OUT:
Stack adjustment: 64
Reg 1: i.501+0
Reg 3: x+0
Reg 5: i.503+0
Reg 23: minVal+0
Reg 24: maxVal+0
Reg 37: count+0
Reg 38: count+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: count
    offset 0
      (reg:DI 37 r8 [orig:161 count ] [161])
      (reg:DI 38 r9 [orig:103 count ] [103])
  name: minVal
    offset 0
      (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
  name: maxVal
    offset 0
      (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i.503
    offset 0
      (reg/v:SI 5 di [orig:83 i.503 ] [83])
  name: i.501
    offset 0
      (reg/v:SI 1 dx [orig:85 i.501 ] [85])


Basic block 87:
IN:
Stack adjustment: 64
Reg 1: i.501+0
Reg 3: x+0
Reg 5: i.503+0
Reg 23: minVal+0
Reg 24: maxVal+0
Reg 37: count+0
Reg 38: count+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: count
    offset 0
      (reg:DI 37 r8 [orig:161 count ] [161])
      (reg:DI 38 r9 [orig:103 count ] [103])
  name: minVal
    offset 0
      (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
  name: maxVal
    offset 0
      (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i.503
    offset 0
      (reg/v:SI 5 di [orig:83 i.503 ] [83])
  name: i.501
    offset 0
      (reg/v:SI 1 dx [orig:85 i.501 ] [85])

OUT:
Stack adjustment: 64
Reg 1: i.501+0
Reg 3: x+0
Reg 23: minVal+0
Reg 24: maxVal+0
Reg 37: count+0
Reg 38: count+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: count
    offset 0
      (reg:DI 37 r8 [orig:161 count ] [161])
      (reg:DI 38 r9 [orig:103 count ] [103])
  name: minVal
    offset 0
      (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
  name: maxVal
    offset 0
      (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i.501
    offset 0
      (reg/v:SI 1 dx [orig:85 i.501 ] [85])


Basic block 88:
IN:
Stack adjustment: 64
Reg 1: i.501+0
Reg 3: x+0
Reg 23: minVal+0
Reg 24: maxVal+0
Reg 37: count+0
Reg 38: count+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: count
    offset 0
      (reg:DI 37 r8 [orig:161 count ] [161])
      (reg:DI 38 r9 [orig:103 count ] [103])
  name: minVal
    offset 0
      (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
  name: maxVal
    offset 0
      (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i.501
    offset 0
      (reg/v:SI 1 dx [orig:85 i.501 ] [85])

OUT:
Stack adjustment: 64
Reg 1: i.501+0
Reg 3: x+0
Reg 23: minVal+0
Reg 24: maxVal+0
Reg 37: count+0
Reg 38: count+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: count
    offset 0
      (reg:DI 37 r8 [orig:161 count ] [161])
      (reg:DI 38 r9 [orig:103 count ] [103])
  name: minVal
    offset 0
      (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
  name: maxVal
    offset 0
      (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i.501
    offset 0
      (reg/v:SI 1 dx [orig:85 i.501 ] [85])


Basic block 89:
IN:
Stack adjustment: 64
Reg 1: i.501+0
Reg 3: x+0
Reg 23: minVal+0
Reg 24: maxVal+0
Reg 37: count+0
Reg 38: count+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: count
    offset 0
      (reg:DI 37 r8 [orig:161 count ] [161])
      (reg:DI 38 r9 [orig:103 count ] [103])
  name: minVal
    offset 0
      (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
  name: maxVal
    offset 0
      (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i.501
    offset 0
      (reg/v:SI 1 dx [orig:85 i.501 ] [85])

OUT:
Stack adjustment: 64
Reg 1: i.501+0
Reg 3: x+0
Reg 23: minVal+0
Reg 24: maxVal+0
Reg 37: count+0
Reg 38: count+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: count
    offset 0
      (reg:DI 37 r8 [orig:161 count ] [161])
      (reg:DI 38 r9 [orig:103 count ] [103])
  name: minVal
    offset 0
      (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
  name: maxVal
    offset 0
      (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i.501
    offset 0
      (reg/v:SI 1 dx [orig:85 i.501 ] [85])


Basic block 90:
IN:
Stack adjustment: 64
Reg 1: i.501+0
Reg 3: x+0
Reg 23: minVal+0
Reg 24: maxVal+0
Reg 37: count+0
Reg 38: count+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: count
    offset 0
      (reg:DI 37 r8 [orig:161 count ] [161])
      (reg:DI 38 r9 [orig:103 count ] [103])
  name: minVal
    offset 0
      (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
  name: maxVal
    offset 0
      (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i.501
    offset 0
      (reg/v:SI 1 dx [orig:85 i.501 ] [85])

OUT:
Stack adjustment: 64
Reg 1: i.501+0
Reg 3: x+0
Reg 23: minVal+0
Reg 24: maxVal+0
Reg 37: count+0
Reg 38: count+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: count
    offset 0
      (reg:DI 37 r8 [orig:161 count ] [161])
      (reg:DI 38 r9 [orig:103 count ] [103])
  name: minVal
    offset 0
      (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
  name: maxVal
    offset 0
      (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i.501
    offset 0
      (reg/v:SI 1 dx [orig:85 i.501 ] [85])


Basic block 91:
IN:
Stack adjustment: 64
Reg 1: i.501+0
Reg 3: x+0
Reg 23: minVal+0
Reg 24: maxVal+0
Reg 37: count+0
Reg 38: count+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: count
    offset 0
      (reg:DI 37 r8 [orig:161 count ] [161])
      (reg:DI 38 r9 [orig:103 count ] [103])
  name: minVal
    offset 0
      (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
  name: maxVal
    offset 0
      (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i.501
    offset 0
      (reg/v:SI 1 dx [orig:85 i.501 ] [85])

OUT:
Stack adjustment: 64
Reg 1: i.501+0
Reg 3: x+0
Reg 23: minVal+0
Reg 24: maxVal+0
Reg 37: count+0
Reg 38: count+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: count
    offset 0
      (reg:DI 37 r8 [orig:161 count ] [161])
      (reg:DI 38 r9 [orig:103 count ] [103])
  name: minVal
    offset 0
      (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
  name: maxVal
    offset 0
      (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i.501
    offset 0
      (reg/v:SI 1 dx [orig:85 i.501 ] [85])


Basic block 92:
IN:
Stack adjustment: 64
Reg 1: i.501+0
Reg 3: x+0
Reg 23: minVal+0
Reg 24: maxVal+0
Reg 37: count+0
Reg 38: count+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: count
    offset 0
      (reg:DI 37 r8 [orig:161 count ] [161])
      (reg:DI 38 r9 [orig:103 count ] [103])
  name: minVal
    offset 0
      (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
  name: maxVal
    offset 0
      (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i.501
    offset 0
      (reg/v:SI 1 dx [orig:85 i.501 ] [85])

OUT:
Stack adjustment: 64
Reg 1: i.501+0
Reg 3: x+0
Reg 23: minVal+0
Reg 24: maxVal+0
Reg 37: count+0
Reg 38: count+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: count
    offset 0
      (reg:DI 37 r8 [orig:161 count ] [161])
      (reg:DI 38 r9 [orig:103 count ] [103])
  name: minVal
    offset 0
      (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
  name: maxVal
    offset 0
      (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i.501
    offset 0
      (reg/v:SI 1 dx [orig:85 i.501 ] [85])


Basic block 93:
IN:
Stack adjustment: 64
Reg 1: i.501+0
Reg 3: x+0
Reg 23: minVal+0
Reg 24: maxVal+0
Reg 37: count+0
Reg 38: count+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: count
    offset 0
      (reg:DI 37 r8 [orig:161 count ] [161])
      (reg:DI 38 r9 [orig:103 count ] [103])
  name: minVal
    offset 0
      (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
  name: maxVal
    offset 0
      (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i.501
    offset 0
      (reg/v:SI 1 dx [orig:85 i.501 ] [85])

OUT:
Stack adjustment: 64
Reg 1: i.501+0
Reg 3: x+0
Reg 23: minVal+0
Reg 24: maxVal+0
Reg 37: count+0
Reg 38: count+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: count
    offset 0
      (reg:DI 37 r8 [orig:161 count ] [161])
      (reg:DI 38 r9 [orig:103 count ] [103])
  name: minVal
    offset 0
      (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
  name: maxVal
    offset 0
      (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i.501
    offset 0
      (reg/v:SI 1 dx [orig:85 i.501 ] [85])


Basic block 94:
IN:
Stack adjustment: 64
Reg 1: i.501+0
Reg 3: x+0
Reg 23: minVal+0
Reg 24: maxVal+0
Reg 37: count+0
Reg 38: count+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: count
    offset 0
      (reg:DI 37 r8 [orig:161 count ] [161])
      (reg:DI 38 r9 [orig:103 count ] [103])
  name: minVal
    offset 0
      (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
  name: maxVal
    offset 0
      (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i.501
    offset 0
      (reg/v:SI 1 dx [orig:85 i.501 ] [85])

OUT:
Stack adjustment: 64
Reg 1: i.501+0
Reg 3: x+0
Reg 23: minVal+0
Reg 24: maxVal+0
Reg 37: count+0
Reg 38: count+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: count
    offset 0
      (reg:DI 37 r8 [orig:161 count ] [161])
      (reg:DI 38 r9 [orig:103 count ] [103])
  name: minVal
    offset 0
      (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
  name: maxVal
    offset 0
      (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i.501
    offset 0
      (reg/v:SI 1 dx [orig:85 i.501 ] [85])


Basic block 95:
IN:
Stack adjustment: 64
Reg 1: i.501+0
Reg 3: x+0
Reg 23: minVal+0
Reg 24: maxVal+0
Reg 37: count+0
Reg 38: count+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: count
    offset 0
      (reg:DI 37 r8 [orig:161 count ] [161])
      (reg:DI 38 r9 [orig:103 count ] [103])
  name: minVal
    offset 0
      (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
  name: maxVal
    offset 0
      (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i.501
    offset 0
      (reg/v:SI 1 dx [orig:85 i.501 ] [85])

OUT:
Stack adjustment: 64
Reg 1: i.501+0
Reg 3: x+0
Reg 23: minVal+0
Reg 24: maxVal+0
Reg 37: count+0
Reg 38: count+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: count
    offset 0
      (reg:DI 37 r8 [orig:161 count ] [161])
      (reg:DI 38 r9 [orig:103 count ] [103])
  name: minVal
    offset 0
      (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
  name: maxVal
    offset 0
      (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i.501
    offset 0
      (reg/v:SI 1 dx [orig:85 i.501 ] [85])


Basic block 96:
IN:
Stack adjustment: 64
Reg 1: i.501+0
Reg 3: x+0
Reg 23: minVal+0
Reg 24: maxVal+0
Reg 37: count+0
Reg 38: count+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: count
    offset 0
      (reg:DI 37 r8 [orig:161 count ] [161])
      (reg:DI 38 r9 [orig:103 count ] [103])
  name: minVal
    offset 0
      (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
  name: maxVal
    offset 0
      (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i.501
    offset 0
      (reg/v:SI 1 dx [orig:85 i.501 ] [85])

OUT:
Stack adjustment: 64
Reg 1: i.501+0
Reg 3: x+0
Reg 23: minVal+0
Reg 24: maxVal+0
Reg 37: count+0
Reg 38: count+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: count
    offset 0
      (reg:DI 37 r8 [orig:161 count ] [161])
      (reg:DI 38 r9 [orig:103 count ] [103])
  name: minVal
    offset 0
      (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
  name: maxVal
    offset 0
      (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i.501
    offset 0
      (reg/v:SI 1 dx [orig:85 i.501 ] [85])


Basic block 97:
IN:
Stack adjustment: 64
Reg 1: i.501+0
Reg 3: x+0
Reg 23: minVal+0
Reg 24: maxVal+0
Reg 37: count+0
Reg 38: count+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: count
    offset 0
      (reg:DI 37 r8 [orig:161 count ] [161])
      (reg:DI 38 r9 [orig:103 count ] [103])
  name: minVal
    offset 0
      (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
  name: maxVal
    offset 0
      (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i.501
    offset 0
      (reg/v:SI 1 dx [orig:85 i.501 ] [85])

OUT:
Stack adjustment: 64
Reg 1: i.501+0
Reg 3: x+0
Reg 23: minVal+0
Reg 24: maxVal+0
Reg 37: count+0
Reg 38: count+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: count
    offset 0
      (reg:DI 37 r8 [orig:161 count ] [161])
      (reg:DI 38 r9 [orig:103 count ] [103])
  name: minVal
    offset 0
      (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
  name: maxVal
    offset 0
      (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i.501
    offset 0
      (reg/v:SI 1 dx [orig:85 i.501 ] [85])


Basic block 98:
IN:
Stack adjustment: 64
Reg 1: i.501+0
Reg 3: x+0
Reg 23: minVal+0
Reg 24: maxVal+0
Reg 37: count+0
Reg 38: count+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: count
    offset 0
      (reg:DI 37 r8 [orig:161 count ] [161])
      (reg:DI 38 r9 [orig:103 count ] [103])
  name: minVal
    offset 0
      (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
  name: maxVal
    offset 0
      (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i.501
    offset 0
      (reg/v:SI 1 dx [orig:85 i.501 ] [85])

OUT:
Stack adjustment: 64
Reg 1: i.501+0
Reg 3: x+0
Reg 23: minVal+0
Reg 24: maxVal+0
Reg 37: count+0
Reg 38: count+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: count
    offset 0
      (reg:DI 37 r8 [orig:161 count ] [161])
      (reg:DI 38 r9 [orig:103 count ] [103])
  name: minVal
    offset 0
      (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
  name: maxVal
    offset 0
      (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i.501
    offset 0
      (reg/v:SI 1 dx [orig:85 i.501 ] [85])


Basic block 99:
IN:
Stack adjustment: 64
Reg 1: i.501+0
Reg 3: x+0
Reg 23: minVal+0
Reg 24: maxVal+0
Reg 37: count+0
Reg 38: count+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: count
    offset 0
      (reg:DI 37 r8 [orig:161 count ] [161])
      (reg:DI 38 r9 [orig:103 count ] [103])
  name: minVal
    offset 0
      (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
  name: maxVal
    offset 0
      (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i.501
    offset 0
      (reg/v:SI 1 dx [orig:85 i.501 ] [85])

OUT:
Stack adjustment: 64
Reg 1: i.501+0
Reg 3: x+0
Reg 23: minVal+0
Reg 24: maxVal+0
Reg 37: count+0
Reg 38: count+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: count
    offset 0
      (reg:DI 37 r8 [orig:161 count ] [161])
      (reg:DI 38 r9 [orig:103 count ] [103])
  name: minVal
    offset 0
      (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
  name: maxVal
    offset 0
      (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i.501
    offset 0
      (reg/v:SI 1 dx [orig:85 i.501 ] [85])


Basic block 100:
IN:
Stack adjustment: 64
Reg 1: i.501+0
Reg 3: x+0
Reg 23: minVal+0
Reg 24: maxVal+0
Reg 37: count+0
Reg 38: count+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: count
    offset 0
      (reg:DI 37 r8 [orig:161 count ] [161])
      (reg:DI 38 r9 [orig:103 count ] [103])
  name: minVal
    offset 0
      (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
  name: maxVal
    offset 0
      (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i.501
    offset 0
      (reg/v:SI 1 dx [orig:85 i.501 ] [85])

OUT:
Stack adjustment: 64
Reg 1: i.501+0
Reg 3: x+0
Reg 23: minVal+0
Reg 24: maxVal+0
Reg 37: count+0
Reg 38: count+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: count
    offset 0
      (reg:DI 37 r8 [orig:161 count ] [161])
      (reg:DI 38 r9 [orig:103 count ] [103])
  name: minVal
    offset 0
      (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
  name: maxVal
    offset 0
      (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i.501
    offset 0
      (reg/v:SI 1 dx [orig:85 i.501 ] [85])


Basic block 101:
IN:
Stack adjustment: 64
Reg 1: i.501+0
Reg 3: x+0
Reg 23: minVal+0
Reg 24: maxVal+0
Reg 37: count+0
Reg 38: count+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: count
    offset 0
      (reg:DI 37 r8 [orig:161 count ] [161])
      (reg:DI 38 r9 [orig:103 count ] [103])
  name: minVal
    offset 0
      (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
  name: maxVal
    offset 0
      (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i.501
    offset 0
      (reg/v:SI 1 dx [orig:85 i.501 ] [85])

OUT:
Stack adjustment: 64
Reg 1: i.501+0
Reg 3: x+0
Reg 23: minVal+0
Reg 24: maxVal+0
Reg 37: count+0
Reg 38: count+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: count
    offset 0
      (reg:DI 37 r8 [orig:161 count ] [161])
      (reg:DI 38 r9 [orig:103 count ] [103])
  name: minVal
    offset 0
      (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
  name: maxVal
    offset 0
      (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i.501
    offset 0
      (reg/v:SI 1 dx [orig:85 i.501 ] [85])


Basic block 102:
IN:
Stack adjustment: 64
Reg 1: i.501+0
Reg 3: x+0
Reg 23: minVal+0
Reg 24: maxVal+0
Reg 37: count+0
Reg 38: count+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: count
    offset 0
      (reg:DI 37 r8 [orig:161 count ] [161])
      (reg:DI 38 r9 [orig:103 count ] [103])
  name: minVal
    offset 0
      (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
  name: maxVal
    offset 0
      (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i.501
    offset 0
      (reg/v:SI 1 dx [orig:85 i.501 ] [85])

OUT:
Stack adjustment: 64
Reg 1: i.501+0
Reg 3: x+0
Reg 23: minVal+0
Reg 24: maxVal+0
Reg 37: count+0
Reg 38: count+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: count
    offset 0
      (reg:DI 37 r8 [orig:161 count ] [161])
      (reg:DI 38 r9 [orig:103 count ] [103])
  name: minVal
    offset 0
      (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
  name: maxVal
    offset 0
      (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i.501
    offset 0
      (reg/v:SI 1 dx [orig:85 i.501 ] [85])


Basic block 103:
IN:
Stack adjustment: 64
Reg 1: i.501+0
Reg 3: x+0
Reg 23: minVal+0
Reg 24: maxVal+0
Reg 37: count+0
Reg 38: count+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: count
    offset 0
      (reg:DI 37 r8 [orig:161 count ] [161])
      (reg:DI 38 r9 [orig:103 count ] [103])
  name: minVal
    offset 0
      (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
  name: maxVal
    offset 0
      (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i.501
    offset 0
      (reg/v:SI 1 dx [orig:85 i.501 ] [85])

OUT:
Stack adjustment: 64
Reg 1: i.501+0
Reg 3: x+0
Reg 23: minVal+0
Reg 24: maxVal+0
Reg 37: count+0
Reg 38: count+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: count
    offset 0
      (reg:DI 37 r8 [orig:161 count ] [161])
      (reg:DI 38 r9 [orig:103 count ] [103])
  name: minVal
    offset 0
      (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
  name: maxVal
    offset 0
      (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i.501
    offset 0
      (reg/v:SI 1 dx [orig:85 i.501 ] [85])


Basic block 104:
IN:
Stack adjustment: 64
Reg 1: i.501+0
Reg 3: x+0
Reg 23: minVal+0
Reg 24: maxVal+0
Reg 37: count+0
Reg 38: count+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: count
    offset 0
      (reg:DI 37 r8 [orig:161 count ] [161])
      (reg:DI 38 r9 [orig:103 count ] [103])
  name: minVal
    offset 0
      (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
  name: maxVal
    offset 0
      (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i.501
    offset 0
      (reg/v:SI 1 dx [orig:85 i.501 ] [85])

OUT:
Stack adjustment: 64
Reg 1: i.501+0
Reg 3: x+0
Reg 23: minVal+0
Reg 24: maxVal+0
Reg 37: count+0
Reg 38: count+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: count
    offset 0
      (reg:DI 37 r8 [orig:161 count ] [161])
      (reg:DI 38 r9 [orig:103 count ] [103])
  name: minVal
    offset 0
      (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
  name: maxVal
    offset 0
      (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i.501
    offset 0
      (reg/v:SI 1 dx [orig:85 i.501 ] [85])


Basic block 105:
IN:
Stack adjustment: 64
Reg 1: i.501+0
Reg 3: x+0
Reg 23: minVal+0
Reg 24: maxVal+0
Reg 37: count+0
Reg 38: count+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: count
    offset 0
      (reg:DI 37 r8 [orig:161 count ] [161])
      (reg:DI 38 r9 [orig:103 count ] [103])
  name: minVal
    offset 0
      (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
  name: maxVal
    offset 0
      (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i.501
    offset 0
      (reg/v:SI 1 dx [orig:85 i.501 ] [85])

OUT:
Stack adjustment: 64
Reg 1: i.501+0
Reg 3: x+0
Reg 23: minVal+0
Reg 24: maxVal+0
Reg 37: count+0
Reg 38: count+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: count
    offset 0
      (reg:DI 37 r8 [orig:161 count ] [161])
      (reg:DI 38 r9 [orig:103 count ] [103])
  name: minVal
    offset 0
      (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
  name: maxVal
    offset 0
      (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i.501
    offset 0
      (reg/v:SI 1 dx [orig:85 i.501 ] [85])


Basic block 106:
IN:
Stack adjustment: 64
Reg 1: i.501+0
Reg 3: x+0
Reg 23: minVal+0
Reg 24: maxVal+0
Reg 37: count+0
Reg 38: count+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: count
    offset 0
      (reg:DI 37 r8 [orig:161 count ] [161])
      (reg:DI 38 r9 [orig:103 count ] [103])
  name: minVal
    offset 0
      (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
  name: maxVal
    offset 0
      (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i.501
    offset 0
      (reg/v:SI 1 dx [orig:85 i.501 ] [85])

OUT:
Stack adjustment: 64
Reg 1: i.501+0
Reg 3: x+0
Reg 23: minVal+0
Reg 24: maxVal+0
Reg 37: count+0
Reg 38: count+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: count
    offset 0
      (reg:DI 37 r8 [orig:161 count ] [161])
      (reg:DI 38 r9 [orig:103 count ] [103])
  name: minVal
    offset 0
      (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
  name: maxVal
    offset 0
      (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i.501
    offset 0
      (reg/v:SI 1 dx [orig:85 i.501 ] [85])


Basic block 107:
IN:
Stack adjustment: 64
Reg 1: i.501+0
Reg 3: x+0
Reg 23: minVal+0
Reg 24: maxVal+0
Reg 37: count+0
Reg 38: count+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: count
    offset 0
      (reg:DI 37 r8 [orig:161 count ] [161])
      (reg:DI 38 r9 [orig:103 count ] [103])
  name: minVal
    offset 0
      (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
  name: maxVal
    offset 0
      (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i.501
    offset 0
      (reg/v:SI 1 dx [orig:85 i.501 ] [85])

OUT:
Stack adjustment: 64
Reg 1: i.501+0
Reg 3: x+0
Reg 23: minVal+0
Reg 24: maxVal+0
Reg 37: count+0
Reg 38: count+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: count
    offset 0
      (reg:DI 37 r8 [orig:161 count ] [161])
      (reg:DI 38 r9 [orig:103 count ] [103])
  name: minVal
    offset 0
      (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
  name: maxVal
    offset 0
      (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i.501
    offset 0
      (reg/v:SI 1 dx [orig:85 i.501 ] [85])


Basic block 108:
IN:
Stack adjustment: 64
Reg 1: i.501+0
Reg 3: x+0
Reg 23: minVal+0
Reg 24: maxVal+0
Reg 37: count+0
Reg 38: count+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: count
    offset 0
      (reg:DI 37 r8 [orig:161 count ] [161])
      (reg:DI 38 r9 [orig:103 count ] [103])
  name: minVal
    offset 0
      (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
  name: maxVal
    offset 0
      (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i.501
    offset 0
      (reg/v:SI 1 dx [orig:85 i.501 ] [85])

OUT:
Stack adjustment: 64
Reg 1: i.501+0
Reg 3: x+0
Reg 23: minVal+0
Reg 24: maxVal+0
Reg 37: count+0
Reg 38: count+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: count
    offset 0
      (reg:DI 37 r8 [orig:161 count ] [161])
      (reg:DI 38 r9 [orig:103 count ] [103])
  name: minVal
    offset 0
      (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
  name: maxVal
    offset 0
      (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i.501
    offset 0
      (reg/v:SI 1 dx [orig:85 i.501 ] [85])


Basic block 109:
IN:
Stack adjustment: 64
Reg 1: i.501+0
Reg 3: x+0
Reg 23: minVal+0
Reg 24: maxVal+0
Reg 37: count+0
Reg 38: count+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: count
    offset 0
      (reg:DI 37 r8 [orig:161 count ] [161])
      (reg:DI 38 r9 [orig:103 count ] [103])
  name: minVal
    offset 0
      (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
  name: maxVal
    offset 0
      (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i.501
    offset 0
      (reg/v:SI 1 dx [orig:85 i.501 ] [85])

OUT:
Stack adjustment: 64
Reg 1: i.501+0
Reg 3: x+0
Reg 23: minVal+0
Reg 24: maxVal+0
Reg 37: count+0
Reg 38: count+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: count
    offset 0
      (reg:DI 37 r8 [orig:161 count ] [161])
      (reg:DI 38 r9 [orig:103 count ] [103])
  name: minVal
    offset 0
      (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
  name: maxVal
    offset 0
      (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i.501
    offset 0
      (reg/v:SI 1 dx [orig:85 i.501 ] [85])


Basic block 110:
IN:
Stack adjustment: 64
Reg 1: i.501+0
Reg 3: x+0
Reg 23: minVal+0
Reg 24: maxVal+0
Reg 37: count+0
Reg 38: count+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: count
    offset 0
      (reg:DI 37 r8 [orig:161 count ] [161])
      (reg:DI 38 r9 [orig:103 count ] [103])
  name: minVal
    offset 0
      (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
  name: maxVal
    offset 0
      (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i.501
    offset 0
      (reg/v:SI 1 dx [orig:85 i.501 ] [85])

OUT:
Stack adjustment: 64
Reg 1: i.501+0
Reg 3: x+0
Reg 23: minVal+0
Reg 24: maxVal+0
Reg 37: count+0
Reg 38: count+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: count
    offset 0
      (reg:DI 37 r8 [orig:161 count ] [161])
      (reg:DI 38 r9 [orig:103 count ] [103])
  name: minVal
    offset 0
      (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
  name: maxVal
    offset 0
      (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i.501
    offset 0
      (reg/v:SI 1 dx [orig:85 i.501 ] [85])


Basic block 111:
IN:
Stack adjustment: 64
Reg 1: i.501+0
Reg 3: x+0
Reg 23: minVal+0
Reg 24: maxVal+0
Reg 37: count+0
Reg 38: count+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: count
    offset 0
      (reg:DI 37 r8 [orig:161 count ] [161])
      (reg:DI 38 r9 [orig:103 count ] [103])
  name: minVal
    offset 0
      (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
  name: maxVal
    offset 0
      (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i.501
    offset 0
      (reg/v:SI 1 dx [orig:85 i.501 ] [85])

OUT:
Stack adjustment: 64
Reg 1: i.501+0
Reg 3: x+0
Reg 23: minVal+0
Reg 24: maxVal+0
Reg 37: count+0
Reg 38: count+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: count
    offset 0
      (reg:DI 37 r8 [orig:161 count ] [161])
      (reg:DI 38 r9 [orig:103 count ] [103])
  name: minVal
    offset 0
      (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
  name: maxVal
    offset 0
      (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i.501
    offset 0
      (reg/v:SI 1 dx [orig:85 i.501 ] [85])


Basic block 112:
IN:
Stack adjustment: 64
Reg 1: i.501+0
Reg 3: x+0
Reg 23: minVal+0
Reg 24: maxVal+0
Reg 37: count+0
Reg 38: count+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: count
    offset 0
      (reg:DI 37 r8 [orig:161 count ] [161])
      (reg:DI 38 r9 [orig:103 count ] [103])
  name: minVal
    offset 0
      (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
  name: maxVal
    offset 0
      (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i.501
    offset 0
      (reg/v:SI 1 dx [orig:85 i.501 ] [85])

OUT:
Stack adjustment: 64
Reg 1: i.501+0
Reg 3: x+0
Reg 23: minVal+0
Reg 24: maxVal+0
Reg 37: count+0
Reg 38: count+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: count
    offset 0
      (reg:DI 37 r8 [orig:161 count ] [161])
      (reg:DI 38 r9 [orig:103 count ] [103])
  name: minVal
    offset 0
      (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
  name: maxVal
    offset 0
      (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i.501
    offset 0
      (reg/v:SI 1 dx [orig:85 i.501 ] [85])


Basic block 113:
IN:
Stack adjustment: 64
Reg 1: i.501+0
Reg 3: x+0
Reg 23: minVal+0
Reg 24: maxVal+0
Reg 37: count+0
Reg 38: count+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: count
    offset 0
      (reg:DI 37 r8 [orig:161 count ] [161])
      (reg:DI 38 r9 [orig:103 count ] [103])
  name: minVal
    offset 0
      (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
  name: maxVal
    offset 0
      (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i.501
    offset 0
      (reg/v:SI 1 dx [orig:85 i.501 ] [85])

OUT:
Stack adjustment: 64
Reg 1: i.501+0
Reg 3: x+0
Reg 23: minVal+0
Reg 24: maxVal+0
Reg 37: count+0
Reg 38: count+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: count
    offset 0
      (reg:DI 37 r8 [orig:161 count ] [161])
      (reg:DI 38 r9 [orig:103 count ] [103])
  name: minVal
    offset 0
      (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
  name: maxVal
    offset 0
      (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i.501
    offset 0
      (reg/v:SI 1 dx [orig:85 i.501 ] [85])


Basic block 114:
IN:
Stack adjustment: 64
Reg 1: i.501+0
Reg 3: x+0
Reg 23: minVal+0
Reg 24: maxVal+0
Reg 37: count+0
Reg 38: count+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: count
    offset 0
      (reg:DI 37 r8 [orig:161 count ] [161])
      (reg:DI 38 r9 [orig:103 count ] [103])
  name: minVal
    offset 0
      (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
  name: maxVal
    offset 0
      (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i.501
    offset 0
      (reg/v:SI 1 dx [orig:85 i.501 ] [85])

OUT:
Stack adjustment: 64
Reg 1: i.501+0
Reg 3: x+0
Reg 23: minVal+0
Reg 24: maxVal+0
Reg 37: count+0
Reg 38: count+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: count
    offset 0
      (reg:DI 37 r8 [orig:161 count ] [161])
      (reg:DI 38 r9 [orig:103 count ] [103])
  name: minVal
    offset 0
      (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
  name: maxVal
    offset 0
      (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i.501
    offset 0
      (reg/v:SI 1 dx [orig:85 i.501 ] [85])


Basic block 115:
IN:
Stack adjustment: 64
Reg 1: i.501+0
Reg 3: x+0
Reg 23: minVal+0
Reg 24: maxVal+0
Reg 37: count+0
Reg 38: count+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: count
    offset 0
      (reg:DI 37 r8 [orig:161 count ] [161])
      (reg:DI 38 r9 [orig:103 count ] [103])
  name: minVal
    offset 0
      (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
  name: maxVal
    offset 0
      (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i.501
    offset 0
      (reg/v:SI 1 dx [orig:85 i.501 ] [85])

OUT:
Stack adjustment: 64
Reg 1: i.501+0
Reg 3: x+0
Reg 23: minVal+0
Reg 24: maxVal+0
Reg 37: count+0
Reg 38: count+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: count
    offset 0
      (reg:DI 37 r8 [orig:161 count ] [161])
      (reg:DI 38 r9 [orig:103 count ] [103])
  name: minVal
    offset 0
      (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
  name: maxVal
    offset 0
      (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i.501
    offset 0
      (reg/v:SI 1 dx [orig:85 i.501 ] [85])


Basic block 116:
IN:
Stack adjustment: 64
Reg 1: i.501+0
Reg 3: x+0
Reg 23: minVal+0
Reg 24: maxVal+0
Reg 37: count+0
Reg 38: count+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: count
    offset 0
      (reg:DI 37 r8 [orig:161 count ] [161])
      (reg:DI 38 r9 [orig:103 count ] [103])
  name: minVal
    offset 0
      (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
  name: maxVal
    offset 0
      (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i.501
    offset 0
      (reg/v:SI 1 dx [orig:85 i.501 ] [85])

OUT:
Stack adjustment: 64
Reg 1: i.501+0
Reg 3: x+0
Reg 23: minVal+0
Reg 24: maxVal+0
Reg 37: count+0
Reg 38: count+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: count
    offset 0
      (reg:DI 37 r8 [orig:161 count ] [161])
      (reg:DI 38 r9 [orig:103 count ] [103])
  name: minVal
    offset 0
      (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
  name: maxVal
    offset 0
      (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i.501
    offset 0
      (reg/v:SI 1 dx [orig:85 i.501 ] [85])


Basic block 117:
IN:
Stack adjustment: 64
Reg 1: i.501+0
Reg 3: x+0
Reg 23: minVal+0
Reg 24: maxVal+0
Reg 37: count+0
Reg 38: count+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: count
    offset 0
      (reg:DI 37 r8 [orig:161 count ] [161])
      (reg:DI 38 r9 [orig:103 count ] [103])
  name: minVal
    offset 0
      (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
  name: maxVal
    offset 0
      (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i.501
    offset 0
      (reg/v:SI 1 dx [orig:85 i.501 ] [85])

OUT:
Stack adjustment: 64
Reg 1: i.501+0
Reg 3: x+0
Reg 23: minVal+0
Reg 24: maxVal+0
Reg 37: count+0
Reg 38: count+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: count
    offset 0
      (reg:DI 37 r8 [orig:161 count ] [161])
      (reg:DI 38 r9 [orig:103 count ] [103])
  name: minVal
    offset 0
      (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
  name: maxVal
    offset 0
      (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i.501
    offset 0
      (reg/v:SI 1 dx [orig:85 i.501 ] [85])


Basic block 118:
IN:
Stack adjustment: 64
Reg 1: i.501+0
Reg 3: x+0
Reg 23: minVal+0
Reg 24: maxVal+0
Reg 37: count+0
Reg 38: count+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: count
    offset 0
      (reg:DI 37 r8 [orig:161 count ] [161])
      (reg:DI 38 r9 [orig:103 count ] [103])
  name: minVal
    offset 0
      (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
  name: maxVal
    offset 0
      (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i.501
    offset 0
      (reg/v:SI 1 dx [orig:85 i.501 ] [85])

OUT:
Stack adjustment: 64
Reg 1: i.501+0
Reg 3: x+0
Reg 23: minVal+0
Reg 24: maxVal+0
Reg 37: count+0
Reg 38: count+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: count
    offset 0
      (reg:DI 37 r8 [orig:161 count ] [161])
      (reg:DI 38 r9 [orig:103 count ] [103])
  name: minVal
    offset 0
      (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
  name: maxVal
    offset 0
      (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i.501
    offset 0
      (reg/v:SI 1 dx [orig:85 i.501 ] [85])


Basic block 119:
IN:
Stack adjustment: 64
Reg 1: i.501+0
Reg 3: x+0
Reg 23: minVal+0
Reg 24: maxVal+0
Reg 37: count+0
Reg 38: count+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: count
    offset 0
      (reg:DI 37 r8 [orig:161 count ] [161])
      (reg:DI 38 r9 [orig:103 count ] [103])
  name: minVal
    offset 0
      (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
  name: maxVal
    offset 0
      (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i.501
    offset 0
      (reg/v:SI 1 dx [orig:85 i.501 ] [85])

OUT:
Stack adjustment: 64
Reg 1: i.501+0
Reg 3: x+0
Reg 23: minVal+0
Reg 24: maxVal+0
Reg 37: count+0
Reg 38: count+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: count
    offset 0
      (reg:DI 37 r8 [orig:161 count ] [161])
      (reg:DI 38 r9 [orig:103 count ] [103])
  name: minVal
    offset 0
      (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
  name: maxVal
    offset 0
      (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i.501
    offset 0
      (reg/v:SI 1 dx [orig:85 i.501 ] [85])


Basic block 120:
IN:
Stack adjustment: 64
Reg 1: i.501+0
Reg 3: x+0
Reg 23: minVal+0
Reg 24: maxVal+0
Reg 37: count+0
Reg 38: count+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: count
    offset 0
      (reg:DI 37 r8 [orig:161 count ] [161])
      (reg:DI 38 r9 [orig:103 count ] [103])
  name: minVal
    offset 0
      (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
  name: maxVal
    offset 0
      (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
  name: i.501
    offset 0
      (reg/v:SI 1 dx [orig:85 i.501 ] [85])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])

OUT:
Stack adjustment: 64
Reg 1: i.501+0
Reg 3: x+0
Reg 23: minVal+0
Reg 24: maxVal+0
Reg 37: count+0
Reg 38: count+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: count
    offset 0
      (reg:DI 37 r8 [orig:161 count ] [161])
      (reg:DI 38 r9 [orig:103 count ] [103])
  name: minVal
    offset 0
      (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
  name: maxVal
    offset 0
      (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
  name: i.501
    offset 0
      (reg/v:SI 1 dx [orig:85 i.501 ] [85])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])


Basic block 121:
IN:
Stack adjustment: 64
Reg 1: i.501+0
Reg 3: x+0
Reg 23: minVal+0
Reg 24: maxVal+0
Reg 37: count+0
Reg 38: count+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: count
    offset 0
      (reg:DI 37 r8 [orig:161 count ] [161])
      (reg:DI 38 r9 [orig:103 count ] [103])
  name: minVal
    offset 0
      (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
  name: maxVal
    offset 0
      (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i.501
    offset 0
      (reg/v:SI 1 dx [orig:85 i.501 ] [85])

OUT:
Stack adjustment: 64
Reg 1: i.501+0
Reg 3: x+0
Reg 23: minVal+0
Reg 24: maxVal+0
Reg 37: count+0
Reg 38: count+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: count
    offset 0
      (reg:DI 37 r8 [orig:161 count ] [161])
      (reg:DI 38 r9 [orig:103 count ] [103])
  name: minVal
    offset 0
      (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
  name: maxVal
    offset 0
      (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i.501
    offset 0
      (reg/v:SI 1 dx [orig:85 i.501 ] [85])


Basic block 122:
IN:
Stack adjustment: 64
Reg 1: i.501+0
Reg 3: x+0
Reg 23: minVal+0
Reg 24: maxVal+0
Reg 37: count+0
Reg 38: count+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: count
    offset 0
      (reg:DI 37 r8 [orig:161 count ] [161])
      (reg:DI 38 r9 [orig:103 count ] [103])
  name: minVal
    offset 0
      (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
  name: maxVal
    offset 0
      (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i.501
    offset 0
      (reg/v:SI 1 dx [orig:85 i.501 ] [85])

OUT:
Stack adjustment: 64
Reg 1: i.501+0
Reg 3: x+0
Reg 23: minVal+0
Reg 24: maxVal+0
Reg 37: count+0
Reg 38: count+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: count
    offset 0
      (reg:DI 37 r8 [orig:161 count ] [161])
      (reg:DI 38 r9 [orig:103 count ] [103])
  name: minVal
    offset 0
      (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
  name: maxVal
    offset 0
      (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i.501
    offset 0
      (reg/v:SI 1 dx [orig:85 i.501 ] [85])


Basic block 123:
IN:
Stack adjustment: 64
Reg 1: i.501+0
Reg 3: x+0
Reg 23: minVal+0
Reg 24: maxVal+0
Reg 37: count+0
Reg 38: count+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: count
    offset 0
      (reg:DI 37 r8 [orig:161 count ] [161])
      (reg:DI 38 r9 [orig:103 count ] [103])
  name: minVal
    offset 0
      (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
  name: maxVal
    offset 0
      (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i.501
    offset 0
      (reg/v:SI 1 dx [orig:85 i.501 ] [85])

OUT:
Stack adjustment: 64
Reg 1: i.501+0
Reg 3: x+0
Reg 23: minVal+0
Reg 24: maxVal+0
Reg 37: count+0
Reg 38: count+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: count
    offset 0
      (reg:DI 37 r8 [orig:161 count ] [161])
      (reg:DI 38 r9 [orig:103 count ] [103])
  name: minVal
    offset 0
      (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
  name: maxVal
    offset 0
      (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i.501
    offset 0
      (reg/v:SI 1 dx [orig:85 i.501 ] [85])


Basic block 124:
IN:
Stack adjustment: 64
Reg 1: i.501+0
Reg 3: x+0
Reg 23: minVal+0
Reg 24: maxVal+0
Reg 37: count+0
Reg 38: count+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: count
    offset 0
      (reg:DI 37 r8 [orig:161 count ] [161])
      (reg:DI 38 r9 [orig:103 count ] [103])
  name: minVal
    offset 0
      (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
  name: maxVal
    offset 0
      (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i.501
    offset 0
      (reg/v:SI 1 dx [orig:85 i.501 ] [85])

OUT:
Stack adjustment: 64
Reg 1: i.501+0
Reg 3: x+0
Reg 23: minVal+0
Reg 24: maxVal+0
Reg 37: count+0
Reg 38: count+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: count
    offset 0
      (reg:DI 37 r8 [orig:161 count ] [161])
      (reg:DI 38 r9 [orig:103 count ] [103])
  name: minVal
    offset 0
      (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
  name: maxVal
    offset 0
      (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i.501
    offset 0
      (reg/v:SI 1 dx [orig:85 i.501 ] [85])


Basic block 125:
IN:
Stack adjustment: 64
Reg 1: i.501+0
Reg 3: x+0
Reg 23: minVal+0
Reg 24: maxVal+0
Reg 37: count+0
Reg 38: count+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: count
    offset 0
      (reg:DI 37 r8 [orig:161 count ] [161])
      (reg:DI 38 r9 [orig:103 count ] [103])
  name: minVal
    offset 0
      (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
  name: maxVal
    offset 0
      (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i.501
    offset 0
      (reg/v:SI 1 dx [orig:85 i.501 ] [85])

OUT:
Stack adjustment: 64
Reg 1: i.501+0
Reg 3: x+0
Reg 23: minVal+0
Reg 24: maxVal+0
Reg 37: count+0
Reg 38: count+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: count
    offset 0
      (reg:DI 37 r8 [orig:161 count ] [161])
      (reg:DI 38 r9 [orig:103 count ] [103])
  name: minVal
    offset 0
      (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
  name: maxVal
    offset 0
      (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i.501
    offset 0
      (reg/v:SI 1 dx [orig:85 i.501 ] [85])


Basic block 126:
IN:
Stack adjustment: 64
Reg 1: i.501+0
Reg 3: x+0
Reg 23: minVal+0
Reg 24: maxVal+0
Reg 37: count+0
Reg 38: count+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: count
    offset 0
      (reg:DI 37 r8 [orig:161 count ] [161])
      (reg:DI 38 r9 [orig:103 count ] [103])
  name: minVal
    offset 0
      (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
  name: maxVal
    offset 0
      (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i.501
    offset 0
      (reg/v:SI 1 dx [orig:85 i.501 ] [85])

OUT:
Stack adjustment: 64
Reg 1: i.501+0
Reg 3: x+0
Reg 23: minVal+0
Reg 24: maxVal+0
Reg 37: count+0
Reg 38: count+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: count
    offset 0
      (reg:DI 37 r8 [orig:161 count ] [161])
      (reg:DI 38 r9 [orig:103 count ] [103])
  name: minVal
    offset 0
      (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
  name: maxVal
    offset 0
      (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i.501
    offset 0
      (reg/v:SI 1 dx [orig:85 i.501 ] [85])


Basic block 127:
IN:
Stack adjustment: 64
Reg 1: i.501+0
Reg 3: x+0
Reg 23: minVal+0
Reg 24: maxVal+0
Reg 37: count+0
Reg 38: count+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: count
    offset 0
      (reg:DI 37 r8 [orig:161 count ] [161])
      (reg:DI 38 r9 [orig:103 count ] [103])
  name: minVal
    offset 0
      (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
  name: maxVal
    offset 0
      (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i.501
    offset 0
      (reg/v:SI 1 dx [orig:85 i.501 ] [85])

OUT:
Stack adjustment: 64
Reg 1: i.501+0
Reg 3: x+0
Reg 23: minVal+0
Reg 24: maxVal+0
Reg 37: count+0
Reg 38: count+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: count
    offset 0
      (reg:DI 37 r8 [orig:161 count ] [161])
      (reg:DI 38 r9 [orig:103 count ] [103])
  name: minVal
    offset 0
      (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
  name: maxVal
    offset 0
      (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i.501
    offset 0
      (reg/v:SI 1 dx [orig:85 i.501 ] [85])


Basic block 128:
IN:
Stack adjustment: 64
Reg 1: i.501+0
Reg 3: x+0
Reg 23: minVal+0
Reg 24: maxVal+0
Reg 37: count+0
Reg 38: count+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: count
    offset 0
      (reg:DI 37 r8 [orig:161 count ] [161])
      (reg:DI 38 r9 [orig:103 count ] [103])
  name: minVal
    offset 0
      (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
  name: maxVal
    offset 0
      (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i.501
    offset 0
      (reg/v:SI 1 dx [orig:85 i.501 ] [85])

OUT:
Stack adjustment: 64
Reg 1: i.501+0
Reg 3: x+0
Reg 23: minVal+0
Reg 24: maxVal+0
Reg 37: count+0
Reg 38: count+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: count
    offset 0
      (reg:DI 37 r8 [orig:161 count ] [161])
      (reg:DI 38 r9 [orig:103 count ] [103])
  name: minVal
    offset 0
      (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
  name: maxVal
    offset 0
      (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i.501
    offset 0
      (reg/v:SI 1 dx [orig:85 i.501 ] [85])


Basic block 129:
IN:
Stack adjustment: 64
Reg 1: i.501+0
Reg 3: x+0
Reg 23: minVal+0
Reg 24: maxVal+0
Reg 37: count+0
Reg 38: count+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: count
    offset 0
      (reg:DI 37 r8 [orig:161 count ] [161])
      (reg:DI 38 r9 [orig:103 count ] [103])
  name: minVal
    offset 0
      (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
  name: maxVal
    offset 0
      (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i.501
    offset 0
      (reg/v:SI 1 dx [orig:85 i.501 ] [85])

OUT:
Stack adjustment: 64
Reg 1: i.501+0
Reg 3: x+0
Reg 23: minVal+0
Reg 24: maxVal+0
Reg 37: count+0
Reg 38: count+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: count
    offset 0
      (reg:DI 37 r8 [orig:161 count ] [161])
      (reg:DI 38 r9 [orig:103 count ] [103])
  name: minVal
    offset 0
      (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
  name: maxVal
    offset 0
      (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i.501
    offset 0
      (reg/v:SI 1 dx [orig:85 i.501 ] [85])


Basic block 130:
IN:
Stack adjustment: 64
Reg 1: i.501+0
Reg 3: x+0
Reg 23: minVal+0
Reg 24: maxVal+0
Reg 37: count+0
Reg 38: count+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: count
    offset 0
      (reg:DI 37 r8 [orig:161 count ] [161])
      (reg:DI 38 r9 [orig:103 count ] [103])
  name: minVal
    offset 0
      (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
  name: maxVal
    offset 0
      (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i.501
    offset 0
      (reg/v:SI 1 dx [orig:85 i.501 ] [85])

OUT:
Stack adjustment: 64
Reg 1: i.501+0
Reg 3: x+0
Reg 23: minVal+0
Reg 24: maxVal+0
Reg 37: count+0
Reg 38: count+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: count
    offset 0
      (reg:DI 37 r8 [orig:161 count ] [161])
      (reg:DI 38 r9 [orig:103 count ] [103])
  name: minVal
    offset 0
      (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
  name: maxVal
    offset 0
      (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i.501
    offset 0
      (reg/v:SI 1 dx [orig:85 i.501 ] [85])


Basic block 131:
IN:
Stack adjustment: 64
Reg 1: i.501+0
Reg 3: x+0
Reg 23: minVal+0
Reg 24: maxVal+0
Reg 37: count+0
Reg 38: count+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: count
    offset 0
      (reg:DI 37 r8 [orig:161 count ] [161])
      (reg:DI 38 r9 [orig:103 count ] [103])
  name: minVal
    offset 0
      (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
  name: maxVal
    offset 0
      (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i.501
    offset 0
      (reg/v:SI 1 dx [orig:85 i.501 ] [85])

OUT:
Stack adjustment: 64
Reg 1: i.501+0
Reg 3: x+0
Reg 23: minVal+0
Reg 24: maxVal+0
Reg 37: count+0
Reg 38: count+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: count
    offset 0
      (reg:DI 37 r8 [orig:161 count ] [161])
      (reg:DI 38 r9 [orig:103 count ] [103])
  name: minVal
    offset 0
      (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
  name: maxVal
    offset 0
      (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i.501
    offset 0
      (reg/v:SI 1 dx [orig:85 i.501 ] [85])


Basic block 132:
IN:
Stack adjustment: 64
Reg 1: i.501+0
Reg 3: x+0
Reg 23: minVal+0
Reg 24: maxVal+0
Reg 37: count+0
Reg 38: count+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: count
    offset 0
      (reg:DI 37 r8 [orig:161 count ] [161])
      (reg:DI 38 r9 [orig:103 count ] [103])
  name: minVal
    offset 0
      (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
  name: maxVal
    offset 0
      (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i.501
    offset 0
      (reg/v:SI 1 dx [orig:85 i.501 ] [85])

OUT:
Stack adjustment: 64
Reg 1: i.501+0
Reg 3: x+0
Reg 23: minVal+0
Reg 24: maxVal+0
Reg 37: count+0
Reg 38: count+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: count
    offset 0
      (reg:DI 37 r8 [orig:161 count ] [161])
      (reg:DI 38 r9 [orig:103 count ] [103])
  name: minVal
    offset 0
      (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
  name: maxVal
    offset 0
      (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i.501
    offset 0
      (reg/v:SI 1 dx [orig:85 i.501 ] [85])


Basic block 133:
IN:
Stack adjustment: 64
Reg 1: i.501+0
Reg 3: x+0
Reg 23: minVal+0
Reg 24: maxVal+0
Reg 37: count+0
Reg 38: count+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: count
    offset 0
      (reg:DI 37 r8 [orig:161 count ] [161])
      (reg:DI 38 r9 [orig:103 count ] [103])
  name: minVal
    offset 0
      (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
  name: maxVal
    offset 0
      (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i.501
    offset 0
      (reg/v:SI 1 dx [orig:85 i.501 ] [85])

OUT:
Stack adjustment: 64
Reg 1: i.501+0
Reg 3: x+0
Reg 23: minVal+0
Reg 24: maxVal+0
Reg 37: count+0
Reg 38: count+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: count
    offset 0
      (reg:DI 37 r8 [orig:161 count ] [161])
      (reg:DI 38 r9 [orig:103 count ] [103])
  name: minVal
    offset 0
      (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
  name: maxVal
    offset 0
      (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i.501
    offset 0
      (reg/v:SI 1 dx [orig:85 i.501 ] [85])


Basic block 134:
IN:
Stack adjustment: 64
Reg 1: i.501+0
Reg 3: x+0
Reg 23: minVal+0
Reg 24: maxVal+0
Reg 37: count+0
Reg 38: count+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: count
    offset 0
      (reg:DI 37 r8 [orig:161 count ] [161])
      (reg:DI 38 r9 [orig:103 count ] [103])
  name: minVal
    offset 0
      (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
  name: maxVal
    offset 0
      (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i.501
    offset 0
      (reg/v:SI 1 dx [orig:85 i.501 ] [85])

OUT:
Stack adjustment: 64
Reg 1: i.501+0
Reg 3: x+0
Reg 23: minVal+0
Reg 24: maxVal+0
Reg 37: count+0
Reg 38: count+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: count
    offset 0
      (reg:DI 37 r8 [orig:161 count ] [161])
      (reg:DI 38 r9 [orig:103 count ] [103])
  name: minVal
    offset 0
      (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
  name: maxVal
    offset 0
      (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i.501
    offset 0
      (reg/v:SI 1 dx [orig:85 i.501 ] [85])


Basic block 135:
IN:
Stack adjustment: 64
Reg 1: i.501+0
Reg 3: x+0
Reg 23: minVal+0
Reg 24: maxVal+0
Reg 37: count+0
Reg 38: count+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: count
    offset 0
      (reg:DI 37 r8 [orig:161 count ] [161])
      (reg:DI 38 r9 [orig:103 count ] [103])
  name: minVal
    offset 0
      (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
  name: maxVal
    offset 0
      (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i.501
    offset 0
      (reg/v:SI 1 dx [orig:85 i.501 ] [85])

OUT:
Stack adjustment: 64
Reg 1: i.501+0
Reg 3: x+0
Reg 23: minVal+0
Reg 24: maxVal+0
Reg 37: count+0
Reg 38: count+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: count
    offset 0
      (reg:DI 37 r8 [orig:161 count ] [161])
      (reg:DI 38 r9 [orig:103 count ] [103])
  name: minVal
    offset 0
      (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
  name: maxVal
    offset 0
      (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i.501
    offset 0
      (reg/v:SI 1 dx [orig:85 i.501 ] [85])


Basic block 136:
IN:
Stack adjustment: 64
Reg 1: i.501+0
Reg 3: x+0
Reg 23: minVal+0
Reg 24: maxVal+0
Reg 37: count+0
Reg 38: count+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: count
    offset 0
      (reg:DI 37 r8 [orig:161 count ] [161])
      (reg:DI 38 r9 [orig:103 count ] [103])
  name: minVal
    offset 0
      (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
  name: maxVal
    offset 0
      (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i.501
    offset 0
      (reg/v:SI 1 dx [orig:85 i.501 ] [85])

OUT:
Stack adjustment: 64
Reg 1: i.501+0
Reg 3: x+0
Reg 23: minVal+0
Reg 24: maxVal+0
Reg 37: count+0
Reg 38: count+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: count
    offset 0
      (reg:DI 37 r8 [orig:161 count ] [161])
      (reg:DI 38 r9 [orig:103 count ] [103])
  name: minVal
    offset 0
      (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
  name: maxVal
    offset 0
      (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i.501
    offset 0
      (reg/v:SI 1 dx [orig:85 i.501 ] [85])


Basic block 137:
IN:
Stack adjustment: 64
Reg 1: i.501+0
Reg 3: x+0
Reg 23: minVal+0
Reg 24: maxVal+0
Reg 37: count+0
Reg 38: count+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: count
    offset 0
      (reg:DI 37 r8 [orig:161 count ] [161])
      (reg:DI 38 r9 [orig:103 count ] [103])
  name: minVal
    offset 0
      (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
  name: maxVal
    offset 0
      (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i.501
    offset 0
      (reg/v:SI 1 dx [orig:85 i.501 ] [85])

OUT:
Stack adjustment: 64
Reg 1: i.501+0
Reg 3: x+0
Reg 4: i.501+0
Reg 23: minVal+0
Reg 24: maxVal+0
Reg 37: count+0
Reg 38: count+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: count
    offset 0
      (reg:DI 37 r8 [orig:161 count ] [161])
      (reg/v:SI 38 r9 [orig:103 count ] [103])
  name: minVal
    offset 0
      (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
  name: maxVal
    offset 0
      (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i.501
    offset 0
      (reg:DI 4 si [orig:135 i.501 ] [135])
      (reg/v:SI 1 dx [orig:85 i.501 ] [85])


Basic block 138:
IN:
Stack adjustment: 64
Reg 1: i.501+0
Reg 3: x+0
Reg 23: minVal+0
Reg 24: maxVal+0
Reg 37: count+0
Reg 38: count+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: count
    offset 0
      (reg:DI 37 r8 [orig:161 count ] [161])
      (reg:DI 38 r9 [orig:103 count ] [103])
  name: minVal
    offset 0
      (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
  name: maxVal
    offset 0
      (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i.501
    offset 0
      (reg/v:SI 1 dx [orig:85 i.501 ] [85])

OUT:
Stack adjustment: 64
Reg 1: i.501+0
Reg 3: x+0
Reg 23: minVal+0
Reg 24: maxVal+0
Reg 37: count+0
Reg 38: count+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: count
    offset 0
      (reg:DI 37 r8 [orig:161 count ] [161])
      (reg:DI 38 r9 [orig:103 count ] [103])
  name: minVal
    offset 0
      (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
  name: maxVal
    offset 0
      (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i.501
    offset 0
      (reg/v:SI 1 dx [orig:85 i.501 ] [85])


Basic block 139:
IN:
Stack adjustment: 64
Reg 3: x+0
Reg 4: i+0 i.502+0
Reg 23: minVal+0
Reg 24: maxVal+0
Reg 37: i.503+0
Reg 38: i.502+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:104 i ] [104])
  name: minVal
    offset 0
      (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
  name: maxVal
    offset 0
      (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
  name: i.504
    offset 0
      (reg:DI 0 ax [orig:124 i.504 ] [124])
  name: i.503
    offset 0
      (reg/v:SI 37 r8 [orig:309 i.503 ] [309])
      (reg/v:SI 0 ax [orig:287 i.503 ] [287])
  name: i.502
    offset 0
      (reg:DI 38 r9 [orig:150 i.502 ] [150])
      (reg/v:SI 4 si [orig:84 i.502 ] [84])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])

OUT:
Stack adjustment: 64
Reg 3: x+0
Reg 4: i.502+0 i+0
Reg 23: minVal+0
Reg 24: maxVal+0
Reg 37: i.503+0
Reg 38: i.502+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:104 i ] [104])
  name: minVal
    offset 0
      (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
  name: maxVal
    offset 0
      (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
  name: i.504
    offset 0
      (reg:DI 0 ax [orig:124 i.504 ] [124])
  name: i.503
    offset 0
      (reg/v:SI 37 r8 [orig:309 i.503 ] [309])
      (reg/v:SI 0 ax [orig:287 i.503 ] [287])
  name: i.502
    offset 0
      (reg:DI 38 r9 [orig:150 i.502 ] [150])
      (reg/v:SI 4 si [orig:84 i.502 ] [84])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])


Basic block 140:
IN:
Stack adjustment: 64
Reg 3: x+0
Reg 4: i+0 i.502+0
Reg 23: minVal+0
Reg 24: maxVal+0
Reg 37: i.503+0
Reg 38: i.502+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: i
    offset 0
      (reg/v:SI 4 si [orig:104 i ] [104])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: minVal
    offset 0
      (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
  name: maxVal
    offset 0
      (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: i.502
    offset 0
      (reg:DI 38 r9 [orig:150 i.502 ] [150])
      (reg/v:SI 4 si [orig:84 i.502 ] [84])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i.503
    offset 0
      (reg/v:SI 37 r8 [orig:309 i.503 ] [309])
      (reg/v:SI 0 ax [orig:287 i.503 ] [287])
  name: i.504
    offset 0
      (reg:DI 0 ax [orig:124 i.504 ] [124])

OUT:
Stack adjustment: 64
Reg 3: x+0
Reg 4: i.502+0 i+0
Reg 23: minVal+0
Reg 24: maxVal+0
Reg 37: i.503+0
Reg 38: i.502+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:104 i ] [104])
  name: minVal
    offset 0
      (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
  name: maxVal
    offset 0
      (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
  name: i.504
    offset 0
      (reg:DI 0 ax [orig:124 i.504 ] [124])
  name: i.503
    offset 0
      (reg/v:SI 37 r8 [orig:309 i.503 ] [309])
      (reg/v:SI 0 ax [orig:287 i.503 ] [287])
  name: i.502
    offset 0
      (reg/v:SI 4 si [orig:84 i.502 ] [84])
      (reg:DI 38 r9 [orig:150 i.502 ] [150])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])


Basic block 141:
IN:
Stack adjustment: 64
Reg 3: x+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])

OUT:
Stack adjustment: 64
Reg 3: x+0
Reg 4: i.502+0
Reg 23: minVal+0
Reg 24: maxVal+0
Reg 38: count+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: i.502
    offset 0
      (reg:DI 4 si [orig:84 i.502 ] [84])
  name: count
    offset 0
      (reg:DI 38 r9 [orig:103 count ] [103])
  name: minVal
    offset 0
      (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
  name: maxVal
    offset 0
      (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])


Basic block 142:
IN:
Stack adjustment: 64
Reg 3: x+0
Reg 4: i+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:104 i ] [104])

OUT:
Stack adjustment: 64
Reg 3: x+0
Reg 4: i+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:104 i ] [104])


Basic block 143:
IN:
Stack adjustment: 64
Reg 3: x+0
Reg 4: i+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:104 i ] [104])

OUT:
Stack adjustment: 64
Reg 3: x+0
Reg 4: i+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:104 i ] [104])


Basic block 144:
IN:
Stack adjustment: 64
Reg 3: x+0
Reg 4: i+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:104 i ] [104])

OUT:
Stack adjustment: 64
Reg 3: x+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])


Basic block 145:
IN:
Stack adjustment: 64
Reg 3: x+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])

OUT:
Stack adjustment: 64
Reg 3: x+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])


Basic block 146:
IN:
Stack adjustment: 64
Reg 3: x+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])

OUT:
Stack adjustment: 64
Reg 3: x+0
Reg 41: xSize+0
Reg 44: nPeaks+0
Variables:
  name: x
    offset 0
      (reg/v/f:DI 3 bx [orig:116 x ] [116])
  name: xSize
    offset 0
      (reg/v:SI 41 r12 [orig:117 xSize ] [117])
  name: peakPar
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
  name: nPeaks
    offset 0
      (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])


147 basic blocks, 262 edges.

Basic block 0 prev -1, next 1, loop_depth 0, count 0, freq 1145, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
Successors:  146 [1.0%]  (can_fallthru) 1 [99.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 2 [cx] 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 44 [r15]

Basic block 1 prev 0, next 2, loop_depth 0, count 0, freq 1134, maybe hot.
Predecessors:  0 [99.0%]  (fallthru,can_fallthru)
Successors:  2 [99.0%]  (fallthru,can_fallthru) 145 [1.0%]  (can_fallthru)
Registers live at start: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 44 [r15]
Registers live at end: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 2 prev 1, next 3, loop_depth 0, count 0, freq 1122, maybe hot.
Predecessors:  1 [99.0%]  (fallthru,can_fallthru)
Successors:  146 [1.0%]  (can_fallthru) 3 [99.0%]  (fallthru,can_fallthru)
Registers live at start: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 2 [cx] 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 3 prev 2, next 4, loop_depth 0, count 0, freq 1111, maybe hot.
Predecessors:  2 [99.0%]  (fallthru,can_fallthru)
Successors:  141 [21.0%]  (can_fallthru) 4 [79.0%]  (fallthru,can_fallthru)
Registers live at start: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 4 prev 3, next 5, loop_depth 0, count 0, freq 878, maybe hot.
Predecessors:  3 [79.0%]  (fallthru,can_fallthru)
Successors:  5 [50.0%]  (fallthru,can_fallthru) 39 [50.0%]  (can_fallthru)
Registers live at start: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 0 [ax] 3 [bx] 6 [bp] 7 [sp] 17 [flags] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 5 prev 4, next 6, loop_depth 0, count 0, freq 439, maybe hot.
Predecessors:  39 [0.0%]  (can_fallthru) 4 [50.0%]  (fallthru,can_fallthru)
Successors:  6 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 1 [dx] 3 [bx] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 6 prev 5, next 7, loop_depth 0, count 0, freq 878, maybe hot.
Predecessors:  5 [100.0%]  (fallthru,can_fallthru) 83 [100.0%]  (can_fallthru)
Successors:  11 [100.0%] 
Registers live at start: 1 [dx] 3 [bx] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 1 [dx] 3 [bx] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 7 prev 6, next 8, loop_depth 1, count 0, freq 4389, maybe hot.
Predecessors:  11 [50.0%]  (can_fallthru)
Successors:  8 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 24 [xmm3] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 24 [xmm3] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 8 prev 7, next 9, loop_depth 1, count 0, freq 7681, maybe hot.
Predecessors:  85 [50.0%]  (can_fallthru) 7 [100.0%]  (fallthru,can_fallthru) 86 [0.0%]  (can_fallthru) 88 [0.0%]  (can_fallthru) 87 [50.0%]  (can_fallthru) 137 [100.0%] 
Successors:  19 [50.0%]  (can_fallthru) 9 [50.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 24 [xmm3] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 24 [xmm3] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 9 prev 8, next 10, loop_depth 1, count 0, freq 4389, maybe hot.
Predecessors:  8 [50.0%]  (fallthru,can_fallthru) 18 [50.0%]  (can_fallthru)
Successors:  10 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 1 [dx] 3 [bx] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 10 prev 9, next 11, loop_depth 1, count 0, freq 7681, maybe hot.
Predecessors:  20 [50.0%]  (can_fallthru) 19 [50.0%]  (can_fallthru) 21 [0.0%]  (can_fallthru) 9 [100.0%]  (fallthru,can_fallthru)
Successors:  11 [90.0%]  (fallthru,dfs_back,can_fallthru) 23 [10.0%]  (can_fallthru,loop_exit)
Registers live at start: 1 [dx] 3 [bx] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 1 [dx] 3 [bx] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 11 prev 10, next 12, loop_depth 1, count 0, freq 8778, maybe hot.
Predecessors:  10 [90.0%]  (fallthru,dfs_back,can_fallthru) 22 [90.0%]  (dfs_back,can_fallthru) 6 [100.0%] 
Successors:  12 [50.0%]  (fallthru,can_fallthru) 7 [50.0%]  (can_fallthru)
Registers live at start: 1 [dx] 3 [bx] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 24 [xmm3] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 12 prev 11, next 13, loop_depth 1, count 0, freq 4389, maybe hot.
Predecessors:  11 [50.0%]  (fallthru,can_fallthru)
Successors:  85 [50.0%]  (can_fallthru) 13 [50.0%]  (fallthru,can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 24 [xmm3] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 24 [xmm3] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 13 prev 12, next 14, loop_depth 1, count 0, freq 2194, maybe hot.
Predecessors:  12 [50.0%]  (fallthru,can_fallthru)
Successors:  85 [50.0%]  (can_fallthru) 14 [50.0%]  (fallthru,can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 24 [xmm3] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 17 [flags] 22 [xmm1] 23 [xmm2] 24 [xmm3] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 14 prev 13, next 15, loop_depth 1, count 0, freq 1097, maybe hot.
Predecessors:  13 [50.0%]  (fallthru,can_fallthru)
Successors:  85 [0.0%]  (can_fallthru) 15 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 17 [flags] 22 [xmm1] 23 [xmm2] 24 [xmm3] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 24 [xmm3] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 15 prev 14, next 16, loop_depth 1, count 0, freq 1097, maybe hot.
Predecessors:  14 [100.0%]  (fallthru,can_fallthru)
Successors:  16 [50.0%]  (fallthru,can_fallthru) 138 [50.0%]  (can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 16 prev 15, next 17, loop_depth 1, count 0, freq 549, maybe hot.
Predecessors:  15 [50.0%]  (fallthru,can_fallthru)
Successors:  17 [50.0%]  (fallthru,can_fallthru) 138 [50.0%]  (can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 1 [dx] 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 17 prev 16, next 18, loop_depth 1, count 0, freq 274, maybe hot.
Predecessors:  16 [50.0%]  (fallthru,can_fallthru)
Successors:  18 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 18 prev 17, next 19, loop_depth 1, count 0, freq 1097, maybe hot.
Predecessors:  17 [100.0%]  (fallthru,can_fallthru) 138 [100.0%] 
Successors:  19 [50.0%]  (fallthru,can_fallthru) 9 [50.0%]  (can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 24 [xmm3] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 19 prev 18, next 20, loop_depth 1, count 0, freq 4389, maybe hot.
Predecessors:  8 [50.0%]  (can_fallthru) 18 [50.0%]  (fallthru,can_fallthru)
Successors:  10 [50.0%]  (can_fallthru) 20 [50.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 24 [xmm3] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 24 [xmm3] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 20 prev 19, next 21, loop_depth 1, count 0, freq 2194, maybe hot.
Predecessors:  19 [50.0%]  (fallthru,can_fallthru)
Successors:  10 [50.0%]  (can_fallthru) 21 [50.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 24 [xmm3] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 1 [dx] 3 [bx] 6 [bp] 7 [sp] 17 [flags] 22 [xmm1] 23 [xmm2] 24 [xmm3] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 21 prev 20, next 22, loop_depth 1, count 0, freq 1097, maybe hot.
Predecessors:  20 [50.0%]  (fallthru,can_fallthru)
Successors:  10 [0.0%]  (can_fallthru) 22 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 3 [bx] 6 [bp] 7 [sp] 17 [flags] 22 [xmm1] 23 [xmm2] 24 [xmm3] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 1 [dx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 24 [xmm3] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 22 prev 21, next 23, loop_depth 1, count 0, freq 1097, maybe hot.
Predecessors:  21 [100.0%]  (fallthru,can_fallthru)
Successors:  11 [90.0%]  (dfs_back,can_fallthru) 23 [10.0%]  (fallthru,can_fallthru,loop_exit)
Registers live at start: 1 [dx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 24 [xmm3] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 1 [dx] 3 [bx] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 23 prev 22, next 24, loop_depth 0, count 0, freq 878, maybe hot.
Predecessors:  10 [10.0%]  (can_fallthru,loop_exit) 22 [10.0%]  (fallthru,can_fallthru,loop_exit)
Successors:  24 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 3 [bx] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 37 [r8] 38 [r9] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 37 [r8] 38 [r9] 42 [r13] 43 [r14] 44 [r15]

Basic block 24 prev 23, next 25, loop_depth 0, count 0, freq 1111, maybe hot.
Predecessors:  23 [100.0%]  (fallthru,can_fallthru) 141 [100.0%] 
Successors:  26 [50.0%]  (can_fallthru) 25 [50.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 37 [r8] 38 [r9] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 37 [r8] 38 [r9] 42 [r13] 43 [r14] 44 [r15]

Basic block 25 prev 24, next 26, loop_depth 0, count 0, freq 556, maybe hot.
Predecessors:  24 [50.0%]  (fallthru,can_fallthru)
Successors:  29 [50.0%]  (can_fallthru) 26 [50.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 37 [r8] 38 [r9] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 38 [r9] 42 [r13] 43 [r14] 44 [r15]

Basic block 26 prev 25, next 27, loop_depth 0, count 0, freq 833, maybe hot.
Predecessors:  24 [50.0%]  (can_fallthru) 25 [50.0%]  (fallthru,can_fallthru)
Successors:  27 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 38 [r9] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 42 [r13] 43 [r14] 44 [r15]

Basic block 27 prev 26, next 28, loop_depth 0, count 0, freq 833, maybe hot.
Predecessors:  26 [100.0%]  (fallthru,can_fallthru) 84 [100.0%] 
Successors:  139 [50.0%]  (can_fallthru) 28 [50.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 23 [xmm2] 42 [r13] 43 [r14] 44 [r15]

Basic block 28 prev 27, next 29, loop_depth 0, count 0, freq 417, maybe hot.
Predecessors:  27 [50.0%]  (fallthru,can_fallthru)
Successors:  29 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 1 [dx] 3 [bx] 5 [di] 6 [bp] 7 [sp] 42 [r13] 43 [r14] 44 [r15]

Basic block 29 prev 28, next 30, loop_depth 0, count 0, freq 1111, maybe hot.
Predecessors:  25 [50.0%]  (can_fallthru) 28 [100.0%]  (fallthru,can_fallthru) 139 [50.0%]  (can_fallthru) 140 [100.0%] 
Successors:  38 [10.0%]  (can_fallthru) 30 [90.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 3 [bx] 5 [di] 6 [bp] 7 [sp] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 0 [ax] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 42 [r13] 43 [r14] 44 [r15]

Basic block 30 prev 29, next 31, loop_depth 0, count 0, freq 1000, maybe hot.
Predecessors:  29 [90.0%]  (fallthru,can_fallthru)
Successors:  31 [90.0%]  (fallthru,can_fallthru) 38 [10.0%]  (can_fallthru)
Registers live at start: 0 [ax] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 42 [r13] 43 [r14]

Basic block 31 prev 30, next 32, loop_depth 0, count 0, freq 600, maybe hot.
Predecessors:  30 [90.0%]  (fallthru,can_fallthru)
Successors:  32 [75.0%]  (fallthru,can_fallthru) 37 [25.0%]  (can_fallthru)
Registers live at start: 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 42 [r13] 43 [r14]
Registers live at end: 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 42 [r13] 43 [r14]
Invalid sum of incoming frequencies 900, should be 600

Basic block 32 prev 31, next 33, loop_depth 0, count 0, freq 450, maybe hot.
Predecessors:  31 [75.0%]  (fallthru,can_fallthru)
Successors:  33 [66.7%]  (fallthru,can_fallthru) 36 [33.3%]  (can_fallthru)
Registers live at start: 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 42 [r13] 43 [r14]
Registers live at end: 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 42 [r13] 43 [r14]

Basic block 33 prev 32, next 34, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  32 [66.7%]  (fallthru,can_fallthru)
Successors:  34 [50.0%]  (fallthru,can_fallthru) 35 [50.0%]  (can_fallthru)
Registers live at start: 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 42 [r13] 43 [r14]
Registers live at end: 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 42 [r13] 43 [r14]
Invalid sum of incoming frequencies 300, should be 900

Basic block 34 prev 33, next 35, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  33 [50.0%]  (fallthru,can_fallthru)
Successors:  35 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 42 [r13] 43 [r14]
Registers live at end: 3 [bx] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 42 [r13] 43 [r14]
Invalid sum of incoming frequencies 450, should be 900

Basic block 35 prev 34, next 36, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  34 [100.0%]  (fallthru,can_fallthru) 33 [50.0%]  (can_fallthru)
Successors:  36 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 3 [bx] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 42 [r13] 43 [r14]
Registers live at end: 3 [bx] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 42 [r13] 43 [r14]
Invalid sum of incoming frequencies 1350, should be 900

Basic block 36 prev 35, next 37, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  35 [100.0%]  (fallthru,can_fallthru) 32 [33.3%]  (can_fallthru)
Successors:  37 [90.0%]  (fallthru,can_fallthru) 38 [10.0%]  (can_fallthru)
Registers live at start: 3 [bx] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 42 [r13] 43 [r14]
Registers live at end: 3 [bx] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 42 [r13] 43 [r14]
Invalid sum of incoming frequencies 1050, should be 900

Basic block 37 prev 36, next 38, loop_depth 1, count 0, freq 2025, maybe hot.
Predecessors:  36 [90.0%]  (fallthru,can_fallthru) 37 [90.0%]  (dfs_back,can_fallthru) 31 [25.0%]  (can_fallthru)
Successors:  37 [90.0%]  (dfs_back,can_fallthru) 38 [10.0%]  (fallthru,can_fallthru,loop_exit)
Registers live at start: 3 [bx] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 42 [r13] 43 [r14]
Registers live at end: 3 [bx] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 42 [r13] 43 [r14]
Invalid sum of incoming frequencies 2783, should be 2025

Basic block 38 prev 37, next 39, loop_depth 0, count 0, freq 1111, maybe hot.
Predecessors:  36 [10.0%]  (can_fallthru) 37 [10.0%]  (fallthru,can_fallthru,loop_exit) 30 [10.0%]  (can_fallthru) 29 [10.0%]  (can_fallthru)
Successors:  EXIT [100.0%]  (ab,sibcall)
Registers live at start: 6 [bp] 7 [sp] 42 [r13] 43 [r14]
Registers live at end: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Invalid sum of incoming frequencies 504, should be 1111

Basic block 39 prev 38, next 40, loop_depth 0, count 0, freq 439, maybe hot.
Predecessors:  4 [50.0%]  (can_fallthru)
Successors:  5 [0.0%]  (can_fallthru) 40 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 0 [ax] 3 [bx] 6 [bp] 7 [sp] 17 [flags] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 0 [ax] 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 40 prev 39, next 41, loop_depth 0, count 0, freq 439, maybe hot.
Predecessors:  39 [100.0%]  (fallthru,can_fallthru)
Successors:  41 [87.5%]  (fallthru,can_fallthru) 64 [12.5%]  (can_fallthru)
Registers live at start: 0 [ax] 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 0 [ax] 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 41 prev 40, next 42, loop_depth 0, count 0, freq 439, maybe hot.
Predecessors:  40 [87.5%]  (fallthru,can_fallthru)
Successors:  83 [11.0%]  (can_fallthru) 42 [89.0%]  (fallthru,can_fallthru)
Registers live at start: 0 [ax] 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 17 [flags] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 42 prev 41, next 43, loop_depth 0, count 0, freq 391, maybe hot.
Predecessors:  41 [89.0%]  (fallthru,can_fallthru)
Successors:  83 [0.0%]  (can_fallthru) 43 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 17 [flags] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 43 prev 42, next 44, loop_depth 0, count 0, freq 371, maybe hot.
Predecessors:  42 [100.0%]  (fallthru,can_fallthru)
Successors:  44 [85.7%]  (fallthru,can_fallthru) 64 [14.3%]  (can_fallthru)
Registers live at start: 0 [ax] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 0 [ax] 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 44 prev 43, next 45, loop_depth 0, count 0, freq 297, maybe hot.
Predecessors:  43 [85.7%]  (fallthru,can_fallthru)
Successors:  45 [83.3%]  (fallthru,can_fallthru) 61 [16.7%]  (can_fallthru)
Registers live at start: 0 [ax] 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 0 [ax] 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 45 prev 44, next 46, loop_depth 0, count 0, freq 278, maybe hot.
Predecessors:  44 [83.3%]  (fallthru,can_fallthru)
Successors:  46 [80.0%]  (fallthru,can_fallthru) 58 [20.0%]  (can_fallthru)
Registers live at start: 0 [ax] 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 0 [ax] 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 46 prev 45, next 47, loop_depth 0, count 0, freq 247, maybe hot.
Predecessors:  45 [80.0%]  (fallthru,can_fallthru)
Successors:  47 [75.0%]  (fallthru,can_fallthru) 55 [25.0%]  (can_fallthru)
Registers live at start: 0 [ax] 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 0 [ax] 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 47 prev 46, next 48, loop_depth 0, count 0, freq 186, maybe hot.
Predecessors:  46 [75.0%]  (fallthru,can_fallthru)
Successors:  48 [66.7%]  (fallthru,can_fallthru) 52 [33.3%]  (can_fallthru)
Registers live at start: 0 [ax] 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 0 [ax] 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 48 prev 47, next 49, loop_depth 0, count 0, freq 371, maybe hot.
Predecessors:  47 [66.7%]  (fallthru,can_fallthru)
Successors:  142 [50.0%]  (can_fallthru) 49 [50.0%]  (fallthru,can_fallthru)
Registers live at start: 0 [ax] 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Invalid sum of incoming frequencies 124, should be 371

Basic block 49 prev 48, next 50, loop_depth 0, count 0, freq 352, maybe hot.
Predecessors:  48 [50.0%]  (fallthru,can_fallthru) 144 [100.0%] 
Successors:  83 [11.0%]  (can_fallthru) 50 [89.0%]  (fallthru,can_fallthru)
Registers live at start: 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 17 [flags] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Invalid sum of incoming frequencies 518, should be 352

Basic block 50 prev 49, next 51, loop_depth 0, count 0, freq 313, maybe hot.
Predecessors:  49 [89.0%]  (fallthru,can_fallthru)
Successors:  83 [0.0%]  (can_fallthru) 51 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 17 [flags] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 51 prev 50, next 52, loop_depth 0, count 0, freq 298, maybe hot.
Predecessors:  50 [100.0%]  (fallthru,can_fallthru)
Successors:  52 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 0 [ax] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 52 prev 51, next 53, loop_depth 0, count 0, freq 315, maybe hot.
Predecessors:  51 [100.0%]  (fallthru,can_fallthru) 47 [33.3%]  (can_fallthru)
Successors:  83 [11.0%]  (can_fallthru) 53 [89.0%]  (fallthru,can_fallthru)
Registers live at start: 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 17 [flags] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 53 prev 52, next 54, loop_depth 0, count 0, freq 280, maybe hot.
Predecessors:  52 [89.0%]  (fallthru,can_fallthru)
Successors:  83 [0.0%]  (can_fallthru) 54 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 17 [flags] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 54 prev 53, next 55, loop_depth 0, count 0, freq 266, maybe hot.
Predecessors:  53 [100.0%]  (fallthru,can_fallthru)
Successors:  55 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 0 [ax] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 55 prev 54, next 56, loop_depth 0, count 0, freq 282, maybe hot.
Predecessors:  54 [100.0%]  (fallthru,can_fallthru) 46 [25.0%]  (can_fallthru)
Successors:  83 [11.0%]  (can_fallthru) 56 [89.0%]  (fallthru,can_fallthru)
Registers live at start: 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 17 [flags] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 56 prev 55, next 57, loop_depth 0, count 0, freq 251, maybe hot.
Predecessors:  55 [89.0%]  (fallthru,can_fallthru)
Successors:  83 [0.0%]  (can_fallthru) 57 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 17 [flags] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 57 prev 56, next 58, loop_depth 0, count 0, freq 239, maybe hot.
Predecessors:  56 [100.0%]  (fallthru,can_fallthru)
Successors:  58 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 0 [ax] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 58 prev 57, next 59, loop_depth 0, count 0, freq 252, maybe hot.
Predecessors:  57 [100.0%]  (fallthru,can_fallthru) 45 [20.0%]  (can_fallthru)
Successors:  83 [11.0%]  (can_fallthru) 59 [89.0%]  (fallthru,can_fallthru)
Registers live at start: 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 17 [flags] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 59 prev 58, next 60, loop_depth 0, count 0, freq 224, maybe hot.
Predecessors:  58 [89.0%]  (fallthru,can_fallthru)
Successors:  83 [0.0%]  (can_fallthru) 60 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 17 [flags] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 60 prev 59, next 61, loop_depth 0, count 0, freq 213, maybe hot.
Predecessors:  59 [100.0%]  (fallthru,can_fallthru)
Successors:  61 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 0 [ax] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 61 prev 60, next 62, loop_depth 0, count 0, freq 226, maybe hot.
Predecessors:  60 [100.0%]  (fallthru,can_fallthru) 44 [16.7%]  (can_fallthru)
Successors:  83 [11.0%]  (can_fallthru) 62 [89.0%]  (fallthru,can_fallthru)
Registers live at start: 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 17 [flags] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 62 prev 61, next 63, loop_depth 0, count 0, freq 201, maybe hot.
Predecessors:  61 [89.0%]  (fallthru,can_fallthru)
Successors:  83 [0.0%]  (can_fallthru) 63 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 17 [flags] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 63 prev 62, next 64, loop_depth 0, count 0, freq 191, maybe hot.
Predecessors:  62 [100.0%]  (fallthru,can_fallthru)
Successors:  64 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 0 [ax] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 64 prev 63, next 65, loop_depth 1, count 0, freq 244, maybe hot.
Predecessors:  63 [100.0%]  (fallthru,can_fallthru) 43 [14.3%]  (can_fallthru) 40 [12.5%]  (can_fallthru) 81 [100.0%]  (dfs_back)
Successors:  82 [5.0%]  (can_fallthru,loop_exit) 65 [95.0%]  (fallthru,can_fallthru)
Registers live at start: 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Invalid sum of incoming frequencies 390, should be 244

Basic block 65 prev 64, next 66, loop_depth 1, count 0, freq 232, maybe hot.
Predecessors:  64 [95.0%]  (fallthru,can_fallthru)
Successors:  83 [0.0%]  (can_fallthru,loop_exit) 66 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 0 [ax] 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 17 [flags] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 66 prev 65, next 67, loop_depth 1, count 0, freq 232, maybe hot.
Predecessors:  65 [100.0%]  (fallthru,can_fallthru)
Successors:  67 [89.0%]  (fallthru,can_fallthru) 83 [11.0%]  (can_fallthru,loop_exit)
Registers live at start: 0 [ax] 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 17 [flags] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 0 [ax] 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 67 prev 66, next 68, loop_depth 1, count 0, freq 207, maybe hot.
Predecessors:  66 [89.0%]  (fallthru,can_fallthru)
Successors:  83 [11.0%]  (can_fallthru,loop_exit) 68 [89.0%]  (fallthru,can_fallthru)
Registers live at start: 0 [ax] 3 [bx] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 17 [flags] 37 [r8] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 68 prev 67, next 69, loop_depth 1, count 0, freq 184, maybe hot.
Predecessors:  67 [89.0%]  (fallthru,can_fallthru)
Successors:  83 [0.0%]  (can_fallthru,loop_exit) 69 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 17 [flags] 37 [r8] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 69 prev 68, next 70, loop_depth 1, count 0, freq 175, maybe hot.
Predecessors:  68 [100.0%]  (fallthru,can_fallthru)
Successors:  83 [11.0%]  (can_fallthru,loop_exit) 70 [89.0%]  (fallthru,can_fallthru)
Registers live at start: 0 [ax] 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp] 37 [r8] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 17 [flags] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 70 prev 69, next 71, loop_depth 1, count 0, freq 156, maybe hot.
Predecessors:  69 [89.0%]  (fallthru,can_fallthru)
Successors:  83 [0.0%]  (can_fallthru,loop_exit) 71 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 17 [flags] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 71 prev 70, next 72, loop_depth 1, count 0, freq 157, maybe hot.
Predecessors:  70 [100.0%]  (fallthru,can_fallthru)
Successors:  83 [11.0%]  (can_fallthru,loop_exit) 72 [89.0%]  (fallthru,can_fallthru)
Registers live at start: 0 [ax] 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 17 [flags] 37 [r8] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 72 prev 71, next 73, loop_depth 1, count 0, freq 140, maybe hot.
Predecessors:  71 [89.0%]  (fallthru,can_fallthru)
Successors:  83 [0.0%]  (can_fallthru,loop_exit) 73 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 17 [flags] 37 [r8] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 73 prev 72, next 74, loop_depth 1, count 0, freq 141, maybe hot.
Predecessors:  72 [100.0%]  (fallthru,can_fallthru)
Successors:  83 [11.0%]  (can_fallthru,loop_exit) 74 [89.0%]  (fallthru,can_fallthru)
Registers live at start: 0 [ax] 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp] 37 [r8] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 17 [flags] 37 [r8] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 74 prev 73, next 75, loop_depth 1, count 0, freq 125, maybe hot.
Predecessors:  73 [89.0%]  (fallthru,can_fallthru)
Successors:  83 [0.0%]  (can_fallthru,loop_exit) 75 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 17 [flags] 37 [r8] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 75 prev 74, next 76, loop_depth 1, count 0, freq 126, maybe hot.
Predecessors:  74 [100.0%]  (fallthru,can_fallthru)
Successors:  83 [11.0%]  (can_fallthru,loop_exit) 76 [89.0%]  (fallthru,can_fallthru)
Registers live at start: 0 [ax] 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp] 37 [r8] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 17 [flags] 37 [r8] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 76 prev 75, next 77, loop_depth 1, count 0, freq 112, maybe hot.
Predecessors:  75 [89.0%]  (fallthru,can_fallthru)
Successors:  83 [0.0%]  (can_fallthru,loop_exit) 77 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 17 [flags] 37 [r8] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 77 prev 76, next 78, loop_depth 1, count 0, freq 113, maybe hot.
Predecessors:  76 [100.0%]  (fallthru,can_fallthru)
Successors:  83 [11.0%]  (can_fallthru,loop_exit) 78 [89.0%]  (fallthru,can_fallthru)
Registers live at start: 0 [ax] 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp] 37 [r8] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 17 [flags] 37 [r8] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 78 prev 77, next 79, loop_depth 1, count 0, freq 101, maybe hot.
Predecessors:  77 [89.0%]  (fallthru,can_fallthru)
Successors:  83 [0.0%]  (can_fallthru,loop_exit) 79 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 17 [flags] 37 [r8] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 79 prev 78, next 80, loop_depth 1, count 0, freq 101, maybe hot.
Predecessors:  78 [100.0%]  (fallthru,can_fallthru)
Successors:  83 [11.0%]  (can_fallthru,loop_exit) 80 [89.0%]  (fallthru,can_fallthru)
Registers live at start: 0 [ax] 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp] 37 [r8] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 17 [flags] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 80 prev 79, next 81, loop_depth 1, count 0, freq 90, maybe hot.
Predecessors:  79 [89.0%]  (fallthru,can_fallthru)
Successors:  83 [0.0%]  (can_fallthru,loop_exit) 81 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 17 [flags] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 81 prev 80, next 82, loop_depth 1, count 0, freq 91, maybe hot.
Predecessors:  80 [100.0%]  (fallthru,can_fallthru)
Successors:  64 [100.0%]  (dfs_back)
Registers live at start: 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 82 prev 81, next 83, loop_depth 0, count 0, freq 142, maybe hot.
Predecessors:  64 [5.0%]  (can_fallthru,loop_exit)
Successors:  83 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 3 [bx] 4 [si] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 1 [dx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Invalid sum of incoming frequencies 12, should be 142

Basic block 83 prev 82, next 84, loop_depth 0, count 0, freq 439, maybe hot.
Predecessors:  80 [0.0%]  (can_fallthru,loop_exit) 82 [100.0%]  (fallthru,can_fallthru) 42 [0.0%]  (can_fallthru) 143 [0.0%]  (can_fallthru) 50 [0.0%]  (can_fallthru) 53 [0.0%]  (can_fallthru) 56 [0.0%]  (can_fallthru) 59 [0.0%]  (can_fallthru) 62 [0.0%]  (can_fallthru) 68 [0.0%]  (can_fallthru,loop_exit) 70 [0.0%]  (can_fallthru,loop_exit) 72 [0.0%]  (can_fallthru,loop_exit) 74 [0.0%]  (can_fallthru,loop_exit) 76 [0.0%]  (can_fallthru,loop_exit) 78 [0.0%]  (can_fallthru,loop_exit) 66 [11.0%]  (can_fallthru,loop_exit) 41 [11.0%]  (can_fallthru) 142 [11.0%]  (can_fallthru) 49 [11.0%]  (can_fallthru) 52 [11.0%]  (can_fallthru) 55 [11.0%]  (can_fallthru) 58 [11.0%]  (can_fallthru) 61 [11.0%]  (can_fallthru) 67 [11.0%]  (can_fallthru,loop_exit) 69 [11.0%]  (can_fallthru,loop_exit) 71 [11.0%]  (can_fallthru,loop_exit) 73 [11.0%]  (can_fallthru,loop_exit) 75 [11.0%]  (can_fallthru,loop_exit) 77 [11.0%]  (can_fallthru,loop_exit) 79 [11.0%]  (can_fallthru,loop_exit) 65 [0.0%]  (can_fallthru,loop_exit)
Successors:  6 [100.0%]  (can_fallthru) 84 (fallthru,can_fallthru)
Registers live at start: 1 [dx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 1 [dx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 84 prev 83, next 85, loop_depth 0, count 0, freq 0.
Predecessors:  83 (fallthru,can_fallthru)
Successors:  27 [100.0%] 
Registers live at start: 3 [bx] 4 [si] 6 [bp] 7 [sp] 23 [xmm2] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 42 [r13] 43 [r14] 44 [r15]

Basic block 85 prev 84, next 86, loop_depth 1, count 0, freq 3292, maybe hot.
Predecessors:  12 [50.0%]  (can_fallthru) 14 [0.0%]  (can_fallthru) 13 [50.0%]  (can_fallthru)
Successors:  8 [50.0%]  (can_fallthru) 86 [50.0%]  (fallthru,can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 24 [xmm3] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 17 [flags] 22 [xmm1] 23 [xmm2] 24 [xmm3] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 86 prev 85, next 87, loop_depth 1, count 0, freq 1646, maybe hot.
Predecessors:  85 [50.0%]  (fallthru,can_fallthru)
Successors:  8 [0.0%]  (can_fallthru) 87 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 17 [flags] 22 [xmm1] 23 [xmm2] 24 [xmm3] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 24 [xmm3] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 87 prev 86, next 88, loop_depth 1, count 0, freq 1646, maybe hot.
Predecessors:  86 [100.0%]  (fallthru,can_fallthru)
Successors:  8 [50.0%]  (can_fallthru) 88 [50.0%]  (fallthru,can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 24 [xmm3] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 17 [flags] 22 [xmm1] 23 [xmm2] 24 [xmm3] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 88 prev 87, next 89, loop_depth 1, count 0, freq 823, maybe hot.
Predecessors:  87 [50.0%]  (fallthru,can_fallthru)
Successors:  8 [0.0%]  (can_fallthru) 89 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 17 [flags] 22 [xmm1] 23 [xmm2] 24 [xmm3] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 24 [xmm3] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 89 prev 88, next 90, loop_depth 1, count 0, freq 823, maybe hot.
Predecessors:  88 [100.0%]  (fallthru,can_fallthru)
Successors:  137 [5.0%]  (can_fallthru) 90 [95.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 23 [xmm2] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 0 [ax] 1 [dx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 17 [flags] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 90 prev 89, next 91, loop_depth 1, count 0, freq 782, maybe hot.
Predecessors:  89 [95.0%]  (fallthru,can_fallthru)
Successors:  91 [100.0%]  (fallthru,can_fallthru) 137 [0.0%]  (can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 17 [flags] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 0 [ax] 1 [dx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 91 prev 90, next 92, loop_depth 1, count 0, freq 782, maybe hot.
Predecessors:  90 [100.0%]  (fallthru,can_fallthru)
Successors:  137 [11.0%]  (can_fallthru) 92 [89.0%]  (fallthru,can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 92 prev 91, next 93, loop_depth 1, count 0, freq 597, maybe hot.
Predecessors:  91 [89.0%]  (fallthru,can_fallthru)
Successors:  93 [87.5%]  (fallthru,can_fallthru) 120 [12.5%]  (can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 93 prev 92, next 94, loop_depth 1, count 0, freq 580, maybe hot.
Predecessors:  92 [87.5%]  (fallthru,can_fallthru)
Successors:  94 [85.7%]  (fallthru,can_fallthru) 117 [14.3%]  (can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 94 prev 93, next 95, loop_depth 1, count 0, freq 557, maybe hot.
Predecessors:  93 [85.7%]  (fallthru,can_fallthru)
Successors:  95 [83.3%]  (fallthru,can_fallthru) 114 [16.7%]  (can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 95 prev 94, next 96, loop_depth 1, count 0, freq 522, maybe hot.
Predecessors:  94 [83.3%]  (fallthru,can_fallthru)
Successors:  96 [80.0%]  (fallthru,can_fallthru) 111 [20.0%]  (can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 96 prev 95, next 97, loop_depth 1, count 0, freq 464, maybe hot.
Predecessors:  95 [80.0%]  (fallthru,can_fallthru)
Successors:  97 [75.0%]  (fallthru,can_fallthru) 108 [25.0%]  (can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 97 prev 96, next 98, loop_depth 1, count 0, freq 348, maybe hot.
Predecessors:  96 [75.0%]  (fallthru,can_fallthru)
Successors:  98 [66.7%]  (fallthru,can_fallthru) 105 [33.3%]  (can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 98 prev 97, next 99, loop_depth 1, count 0, freq 696, maybe hot.
Predecessors:  97 [66.7%]  (fallthru,can_fallthru)
Successors:  99 [50.0%]  (fallthru,can_fallthru) 102 [50.0%]  (can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 1 [dx] 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Invalid sum of incoming frequencies 232, should be 696

Basic block 99 prev 98, next 100, loop_depth 1, count 0, freq 696, maybe hot.
Predecessors:  98 [50.0%]  (fallthru,can_fallthru)
Successors:  137 [5.0%]  (can_fallthru) 100 [95.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 1 [dx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 17 [flags] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Invalid sum of incoming frequencies 348, should be 696

Basic block 100 prev 99, next 101, loop_depth 1, count 0, freq 661, maybe hot.
Predecessors:  99 [95.0%]  (fallthru,can_fallthru)
Successors:  101 [100.0%]  (fallthru,can_fallthru) 137 [0.0%]  (can_fallthru)
Registers live at start: 1 [dx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 17 [flags] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 1 [dx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 101 prev 100, next 102, loop_depth 1, count 0, freq 661, maybe hot.
Predecessors:  100 [100.0%]  (fallthru,can_fallthru)
Successors:  102 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 102 prev 101, next 103, loop_depth 1, count 0, freq 661, maybe hot.
Predecessors:  101 [100.0%]  (fallthru,can_fallthru) 98 [50.0%]  (can_fallthru)
Successors:  137 [5.0%]  (can_fallthru) 103 [95.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 17 [flags] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Invalid sum of incoming frequencies 1009, should be 661

Basic block 103 prev 102, next 104, loop_depth 1, count 0, freq 628, maybe hot.
Predecessors:  102 [95.0%]  (fallthru,can_fallthru)
Successors:  104 [100.0%]  (fallthru,can_fallthru) 137 [0.0%]  (can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 17 [flags] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 104 prev 103, next 105, loop_depth 1, count 0, freq 628, maybe hot.
Predecessors:  103 [100.0%]  (fallthru,can_fallthru)
Successors:  105 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 105 prev 104, next 106, loop_depth 1, count 0, freq 628, maybe hot.
Predecessors:  104 [100.0%]  (fallthru,can_fallthru) 97 [33.3%]  (can_fallthru)
Successors:  137 [5.0%]  (can_fallthru) 106 [95.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 17 [flags] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Invalid sum of incoming frequencies 744, should be 628

Basic block 106 prev 105, next 107, loop_depth 1, count 0, freq 597, maybe hot.
Predecessors:  105 [95.0%]  (fallthru,can_fallthru)
Successors:  107 [100.0%]  (fallthru,can_fallthru) 137 [0.0%]  (can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 17 [flags] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 107 prev 106, next 108, loop_depth 1, count 0, freq 597, maybe hot.
Predecessors:  106 [100.0%]  (fallthru,can_fallthru)
Successors:  108 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 108 prev 107, next 109, loop_depth 1, count 0, freq 597, maybe hot.
Predecessors:  107 [100.0%]  (fallthru,can_fallthru) 96 [25.0%]  (can_fallthru)
Successors:  137 [5.0%]  (can_fallthru) 109 [95.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 17 [flags] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Invalid sum of incoming frequencies 713, should be 597

Basic block 109 prev 108, next 110, loop_depth 1, count 0, freq 567, maybe hot.
Predecessors:  108 [95.0%]  (fallthru,can_fallthru)
Successors:  110 [100.0%]  (fallthru,can_fallthru) 137 [0.0%]  (can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 17 [flags] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 110 prev 109, next 111, loop_depth 1, count 0, freq 567, maybe hot.
Predecessors:  109 [100.0%]  (fallthru,can_fallthru)
Successors:  111 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 111 prev 110, next 112, loop_depth 1, count 0, freq 567, maybe hot.
Predecessors:  110 [100.0%]  (fallthru,can_fallthru) 95 [20.0%]  (can_fallthru)
Successors:  137 [5.0%]  (can_fallthru) 112 [95.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 17 [flags] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Invalid sum of incoming frequencies 671, should be 567

Basic block 112 prev 111, next 113, loop_depth 1, count 0, freq 539, maybe hot.
Predecessors:  111 [95.0%]  (fallthru,can_fallthru)
Successors:  113 [100.0%]  (fallthru,can_fallthru) 137 [0.0%]  (can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 17 [flags] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 113 prev 112, next 114, loop_depth 1, count 0, freq 539, maybe hot.
Predecessors:  112 [100.0%]  (fallthru,can_fallthru)
Successors:  114 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 114 prev 113, next 115, loop_depth 1, count 0, freq 539, maybe hot.
Predecessors:  113 [100.0%]  (fallthru,can_fallthru) 94 [16.7%]  (can_fallthru)
Successors:  137 [5.0%]  (can_fallthru) 115 [95.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 17 [flags] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 115 prev 114, next 116, loop_depth 1, count 0, freq 512, maybe hot.
Predecessors:  114 [95.0%]  (fallthru,can_fallthru)
Successors:  116 [100.0%]  (fallthru,can_fallthru) 137 [0.0%]  (can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 17 [flags] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 116 prev 115, next 117, loop_depth 1, count 0, freq 512, maybe hot.
Predecessors:  115 [100.0%]  (fallthru,can_fallthru)
Successors:  117 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 117 prev 116, next 118, loop_depth 1, count 0, freq 512, maybe hot.
Predecessors:  116 [100.0%]  (fallthru,can_fallthru) 93 [14.3%]  (can_fallthru)
Successors:  137 [5.0%]  (can_fallthru) 118 [95.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 17 [flags] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 118 prev 117, next 119, loop_depth 1, count 0, freq 486, maybe hot.
Predecessors:  117 [95.0%]  (fallthru,can_fallthru)
Successors:  119 [100.0%]  (fallthru,can_fallthru) 137 [0.0%]  (can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 17 [flags] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 119 prev 118, next 120, loop_depth 1, count 0, freq 487, maybe hot.
Predecessors:  118 [100.0%]  (fallthru,can_fallthru)
Successors:  137 [11.0%]  (can_fallthru) 120 [89.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 120 prev 119, next 121, loop_depth 2, count 0, freq 416, maybe hot.
Predecessors:  119 [89.0%]  (fallthru,can_fallthru) 136 [89.0%]  (dfs_back,can_fallthru) 92 [12.5%]  (can_fallthru)
Successors:  137 [0.0%]  (can_fallthru,loop_exit) 121 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 17 [flags] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Invalid sum of incoming frequencies 753, should be 416

Basic block 121 prev 120, next 122, loop_depth 2, count 0, freq 416, maybe hot.
Predecessors:  120 [100.0%]  (fallthru,can_fallthru)
Successors:  122 [95.0%]  (fallthru,can_fallthru) 137 [5.0%]  (can_fallthru,loop_exit)
Registers live at start: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 17 [flags] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 122 prev 121, next 123, loop_depth 2, count 0, freq 395, maybe hot.
Predecessors:  121 [95.0%]  (fallthru,can_fallthru)
Successors:  137 [5.0%]  (can_fallthru,loop_exit) 123 [95.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 17 [flags] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 123 prev 122, next 124, loop_depth 2, count 0, freq 375, maybe hot.
Predecessors:  122 [95.0%]  (fallthru,can_fallthru)
Successors:  124 [100.0%]  (fallthru,can_fallthru) 137 [0.0%]  (can_fallthru,loop_exit)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 17 [flags] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 124 prev 123, next 125, loop_depth 2, count 0, freq 375, maybe hot.
Predecessors:  123 [100.0%]  (fallthru,can_fallthru)
Successors:  137 [5.0%]  (can_fallthru,loop_exit) 125 [95.0%]  (fallthru,can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 17 [flags] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 125 prev 124, next 126, loop_depth 2, count 0, freq 356, maybe hot.
Predecessors:  124 [95.0%]  (fallthru,can_fallthru)
Successors:  126 [100.0%]  (fallthru,can_fallthru) 137 [0.0%]  (can_fallthru,loop_exit)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 17 [flags] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 126 prev 125, next 127, loop_depth 2, count 0, freq 356, maybe hot.
Predecessors:  125 [100.0%]  (fallthru,can_fallthru)
Successors:  137 [5.0%]  (can_fallthru,loop_exit) 127 [95.0%]  (fallthru,can_fallthru)
Registers live at start: 0 [ax] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 17 [flags] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 127 prev 126, next 128, loop_depth 2, count 0, freq 338, maybe hot.
Predecessors:  126 [95.0%]  (fallthru,can_fallthru)
Successors:  128 [100.0%]  (fallthru,can_fallthru) 137 [0.0%]  (can_fallthru,loop_exit)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 17 [flags] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 128 prev 127, next 129, loop_depth 2, count 0, freq 338, maybe hot.
Predecessors:  127 [100.0%]  (fallthru,can_fallthru)
Successors:  137 [5.0%]  (can_fallthru,loop_exit) 129 [95.0%]  (fallthru,can_fallthru)
Registers live at start: 0 [ax] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 17 [flags] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 129 prev 128, next 130, loop_depth 2, count 0, freq 321, maybe hot.
Predecessors:  128 [95.0%]  (fallthru,can_fallthru)
Successors:  130 [100.0%]  (fallthru,can_fallthru) 137 [0.0%]  (can_fallthru,loop_exit)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 17 [flags] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 130 prev 129, next 131, loop_depth 2, count 0, freq 321, maybe hot.
Predecessors:  129 [100.0%]  (fallthru,can_fallthru)
Successors:  137 [5.0%]  (can_fallthru,loop_exit) 131 [95.0%]  (fallthru,can_fallthru)
Registers live at start: 0 [ax] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 17 [flags] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 131 prev 130, next 132, loop_depth 2, count 0, freq 305, maybe hot.
Predecessors:  130 [95.0%]  (fallthru,can_fallthru)
Successors:  132 [100.0%]  (fallthru,can_fallthru) 137 [0.0%]  (can_fallthru,loop_exit)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 17 [flags] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 132 prev 131, next 133, loop_depth 2, count 0, freq 305, maybe hot.
Predecessors:  131 [100.0%]  (fallthru,can_fallthru)
Successors:  137 [5.0%]  (can_fallthru,loop_exit) 133 [95.0%]  (fallthru,can_fallthru)
Registers live at start: 0 [ax] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 17 [flags] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 133 prev 132, next 134, loop_depth 2, count 0, freq 290, maybe hot.
Predecessors:  132 [95.0%]  (fallthru,can_fallthru)
Successors:  134 [100.0%]  (fallthru,can_fallthru) 137 [0.0%]  (can_fallthru,loop_exit)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 17 [flags] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 134 prev 133, next 135, loop_depth 2, count 0, freq 290, maybe hot.
Predecessors:  133 [100.0%]  (fallthru,can_fallthru)
Successors:  137 [5.0%]  (can_fallthru,loop_exit) 135 [95.0%]  (fallthru,can_fallthru)
Registers live at start: 0 [ax] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 17 [flags] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 135 prev 134, next 136, loop_depth 2, count 0, freq 276, maybe hot.
Predecessors:  134 [95.0%]  (fallthru,can_fallthru)
Successors:  136 [100.0%]  (fallthru,can_fallthru) 137 [0.0%]  (can_fallthru,loop_exit)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 17 [flags] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 136 prev 135, next 137, loop_depth 2, count 0, freq 275, maybe hot.
Predecessors:  135 [100.0%]  (fallthru,can_fallthru)
Successors:  137 [11.0%]  (fallthru,can_fallthru,loop_exit) 120 [89.0%]  (dfs_back,can_fallthru)
Registers live at start: 0 [ax] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 137 prev 136, next 138, loop_depth 1, count 0, freq 823, maybe hot.
Predecessors:  127 [0.0%]  (can_fallthru,loop_exit) 121 [5.0%]  (can_fallthru,loop_exit) 90 [0.0%]  (can_fallthru) 91 [11.0%]  (can_fallthru) 100 [0.0%]  (can_fallthru) 136 [11.0%]  (fallthru,can_fallthru,loop_exit) 103 [0.0%]  (can_fallthru) 135 [0.0%]  (can_fallthru,loop_exit) 106 [0.0%]  (can_fallthru) 129 [0.0%]  (can_fallthru,loop_exit) 109 [0.0%]  (can_fallthru) 133 [0.0%]  (can_fallthru,loop_exit) 112 [0.0%]  (can_fallthru) 125 [0.0%]  (can_fallthru,loop_exit) 115 [0.0%]  (can_fallthru) 131 [0.0%]  (can_fallthru,loop_exit) 118 [0.0%]  (can_fallthru) 119 [11.0%]  (can_fallthru) 123 [0.0%]  (can_fallthru,loop_exit) 89 [5.0%]  (can_fallthru) 99 [5.0%]  (can_fallthru) 102 [5.0%]  (can_fallthru) 105 [5.0%]  (can_fallthru) 108 [5.0%]  (can_fallthru) 111 [5.0%]  (can_fallthru) 114 [5.0%]  (can_fallthru) 117 [5.0%]  (can_fallthru) 122 [5.0%]  (can_fallthru,loop_exit) 124 [5.0%]  (can_fallthru,loop_exit) 126 [5.0%]  (can_fallthru,loop_exit) 128 [5.0%]  (can_fallthru,loop_exit) 130 [5.0%]  (can_fallthru,loop_exit) 132 [5.0%]  (can_fallthru,loop_exit) 134 [5.0%]  (can_fallthru,loop_exit) 120 [0.0%]  (can_fallthru,loop_exit)
Successors:  8 [100.0%] 
Registers live at start: 1 [dx] 3 [bx] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 24 [xmm3] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Invalid sum of incoming frequencies 562, should be 823

Basic block 138 prev 137, next 139, loop_depth 1, count 0, freq 823, maybe hot.
Predecessors:  16 [50.0%]  (can_fallthru) 15 [50.0%]  (can_fallthru)
Successors:  18 [100.0%] 
Registers live at start: 1 [dx] 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 139 prev 138, next 140, loop_depth 0, count 0, freq 417, maybe hot.
Predecessors:  27 [50.0%]  (can_fallthru)
Successors:  140 [50.0%]  (fallthru,can_fallthru) 29 [50.0%]  (can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 23 [xmm2] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 42 [r13] 43 [r14] 44 [r15]

Basic block 140 prev 139, next 141, loop_depth 0, count 0, freq 208, maybe hot.
Predecessors:  139 [50.0%]  (fallthru,can_fallthru)
Successors:  29 [100.0%] 
Registers live at start: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 1 [dx] 3 [bx] 5 [di] 6 [bp] 7 [sp] 42 [r13] 43 [r14] 44 [r15]

Basic block 141 prev 140, next 142, loop_depth 0, count 0, freq 233, maybe hot.
Predecessors:  3 [21.0%]  (can_fallthru)
Successors:  24 [100.0%] 
Registers live at start: 3 [bx] 6 [bp] 7 [sp] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 37 [r8] 38 [r9] 42 [r13] 43 [r14] 44 [r15]

Basic block 142 prev 141, next 143, loop_depth 0, count 0, freq 393, maybe hot.
Predecessors:  48 [50.0%]  (can_fallthru)
Successors:  83 [11.0%]  (can_fallthru) 143 [89.0%]  (fallthru,can_fallthru)
Registers live at start: 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 1 [dx] 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 17 [flags] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Invalid sum of incoming frequencies 186, should be 393

Basic block 143 prev 142, next 144, loop_depth 0, count 0, freq 350, maybe hot.
Predecessors:  142 [89.0%]  (fallthru,can_fallthru)
Successors:  83 [0.0%]  (can_fallthru) 144 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 17 [flags] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 1 [dx] 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 144 prev 143, next 145, loop_depth 0, count 0, freq 332, maybe hot.
Predecessors:  143 [100.0%]  (fallthru,can_fallthru)
Successors:  49 [100.0%] 
Registers live at start: 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 145 prev 144, next 146, loop_depth 0, count 0, freq 11, maybe hot.
Predecessors:  1 [1.0%]  (can_fallthru)
Successors:  146 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 7 [sp]
Registers live at end: 2 [cx] 7 [sp]

Basic block 146 prev 145, next -2, loop_depth 0, count 0, freq 33, maybe hot.
Predecessors:  145 [100.0%]  (fallthru,can_fallthru) 0 [1.0%]  (can_fallthru) 2 [1.0%]  (can_fallthru)
Successors: 
Registers live at start: 2 [cx] 7 [sp]
Registers live at end: 7 [sp]

(note:HI 1 0 2074 ("./CppStatUtilities.cc") 498)

(note 2074 1 2075 0 ( x (expr_list:REG_DEP_TRUE (reg:DI 5 di [ x ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 2075 2074 2076 0 ( xSize (expr_list:REG_DEP_TRUE (reg:SI 4 si [ xSize ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 2076 2075 2077 0 ( peakPar (expr_list:REG_DEP_TRUE (reg:DI 1 dx [ peakPar ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 2077 2076 26 0 ( nPeaks (expr_list:REG_DEP_TRUE (reg:DI 2 cx [ nPeaks ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 0, registers live: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note:HI 26 2077 24 0 [bb 0] NOTE_INSN_BASIC_BLOCK)

(note:HI 24 26 1842 0 NOTE_INSN_FUNCTION_BEG)

(insn/f:TI 1842 24 23 0 ./CppStatUtilities.cc:498 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0 S8 A8])
        (reg:DI 44 r15)) 74 {*pushdi2_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 44 r15)
        (nil)))

(insn 23 1842 1843 0 ./CppStatUtilities.cc:498 (set (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
        (reg:DI 2 cx [ nPeaks ])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 1842 (nil))
    (expr_list:REG_DEAD (reg:DI 2 cx [ nPeaks ])
        (nil)))

(insn/f:TI 1843 23 1844 0 ./CppStatUtilities.cc:498 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0 S8 A8])
        (reg:DI 43 r14)) 74 {*pushdi2_rex64} (insn_list:REG_DEP_TRUE 1842 (nil))
    (expr_list:REG_DEAD (reg:DI 43 r14)
        (nil)))

(insn/f:TI 1844 1843 1845 0 ./CppStatUtilities.cc:498 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0 S8 A8])
        (reg:DI 42 r13)) 74 {*pushdi2_rex64} (insn_list:REG_DEP_TRUE 1842 (insn_list:REG_DEP_TRUE 1843 (nil)))
    (expr_list:REG_DEAD (reg:DI 42 r13)
        (nil)))

(insn/f:TI 1845 1844 21 0 ./CppStatUtilities.cc:498 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0 S8 A8])
        (reg:DI 41 r12)) 74 {*pushdi2_rex64} (insn_list:REG_DEP_TRUE 1842 (insn_list:REG_DEP_TRUE 1843 (insn_list:REG_DEP_TRUE 1844 (nil))))
    (expr_list:REG_DEAD (reg:DI 41 r12)
        (nil)))

(insn 21 1845 1846 0 ./CppStatUtilities.cc:498 (set (reg/v:SI 41 r12 [orig:117 xSize ] [117])
        (reg:SI 4 si [ xSize ])) 40 {*movsi_1} (insn_list:REG_DEP_ANTI 1845 (nil))
    (nil))

(insn/f:TI 1846 21 28 0 ./CppStatUtilities.cc:498 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0 S8 A8])
        (reg:DI 6 bp)) 74 {*pushdi2_rex64} (insn_list:REG_DEP_TRUE 1842 (insn_list:REG_DEP_TRUE 1843 (insn_list:REG_DEP_TRUE 1844 (insn_list:REG_DEP_TRUE 1845 (nil)))))
    (expr_list:REG_DEAD (reg:DI 6 bp)
        (nil)))

(note:HI 28 1846 29 0 ("./CppStatUtilities.cc") 501)

(insn 29 28 30 0 ./CppStatUtilities.cc:501 (set (reg:DI 6 bp [orig:115 D.35195 ] [115])
        (sign_extend:DI (reg:SI 4 si [orig:117 xSize ] [117]))) 115 {extendsidi2_rex64} (insn_list:REG_DEP_ANTI 1846 (nil))
    (expr_list:REG_DEAD (reg:SI 4 si [orig:117 xSize ] [117])
        (nil)))

(insn 30 29 2078 0 ./CppStatUtilities.cc:501 (set (reg:DI 4 si)
        (const_int 4 [0x4])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 21 (insn_list:REG_DEP_ANTI 29 (nil)))
    (nil))

(note 2078 30 1918 0 ( xSize (expr_list:REG_DEP_TRUE (reg/v:SI 41 r12 [orig:117 xSize ] [117])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 1918 2078 1847 0 ("./CppStatUtilities.cc") 498)

(insn/f:TI 1847 1918 20 0 ./CppStatUtilities.cc:498 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0 S8 A8])
        (reg:DI 3 bx)) 74 {*pushdi2_rex64} (insn_list:REG_DEP_TRUE 1842 (insn_list:REG_DEP_TRUE 1843 (insn_list:REG_DEP_TRUE 1844 (insn_list:REG_DEP_TRUE 1845 (insn_list:REG_DEP_TRUE 1846 (nil))))))
    (expr_list:REG_DEAD (reg:DI 3 bx)
        (nil)))

(insn 20 1847 1919 0 ./CppStatUtilities.cc:498 (set (reg/v/f:DI 3 bx [orig:116 x ] [116])
        (reg:DI 5 di [ x ])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 1847 (nil))
    (expr_list:REG_DEAD (reg:DI 5 di [ x ])
        (nil)))

(note 1919 20 31 0 ("./CppStatUtilities.cc") 501)

(insn 31 1919 2079 0 ./CppStatUtilities.cc:501 (set (reg:DI 5 di [ D.35195 ])
        (reg:DI 6 bp [orig:115 D.35195 ] [115])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 20 (insn_list:REG_DEP_TRUE 29 (nil)))
    (nil))

(note 2079 31 1920 0 ( x (expr_list:REG_DEP_TRUE (reg/v/f:DI 3 bx [orig:116 x ] [116])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 1920 2079 1848 0 ("./CppStatUtilities.cc") 498)

(insn/f:TI 1848 1920 1849 0 ./CppStatUtilities.cc:498 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int -8 [0xfffffffffffffff8])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) 762 {pro_epilogue_adjust_stack_rex64} (insn_list:REG_DEP_TRUE 1842 (insn_list:REG_DEP_TRUE 1843 (insn_list:REG_DEP_TRUE 1844 (insn_list:REG_DEP_TRUE 1845 (insn_list:REG_DEP_TRUE 1846 (insn_list:REG_DEP_TRUE 1847 (nil)))))))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(note 1849 1848 22 0 NOTE_INSN_PROLOGUE_END)

(insn:TI 22 1849 1921 0 ./CppStatUtilities.cc:498 (set (mem/f/c:DI (reg/f:DI 7 sp) [21 peakPar+0 S8 A8])
        (reg:DI 1 dx [ peakPar ])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 1848 (nil))
    (expr_list:REG_DEAD (reg:DI 1 dx [ peakPar ])
        (nil)))

(note 1921 22 32 0 ("./CppStatUtilities.cc") 501)

(call_insn:TI 32 1921 2081 0 ./CppStatUtilities.cc:501 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("calloc") [flags 0x41] <function_decl 0x2b5eb3cbd200 calloc>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_ANTI 1842 (insn_list:REG_DEP_ANTI 1843 (insn_list:REG_DEP_ANTI 1844 (insn_list:REG_DEP_ANTI 1845 (insn_list:REG_DEP_ANTI 1846 (insn_list:REG_DEP_ANTI 1847 (insn_list:REG_DEP_ANTI 23 (insn_list:REG_DEP_ANTI 22 (insn_list:REG_DEP_TRUE 31 (insn_list:REG_DEP_TRUE 30 (insn_list:REG_DEP_TRUE 1848 (nil))))))))))))
    (expr_list:REG_DEAD (reg:DI 4 si)
        (expr_list:REG_DEAD (reg:DI 5 di [ D.35195 ])
            (expr_list:REG_EH_REGION (const_int 0 [0x0])
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di [ D.35195 ]))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (nil))))

(note 2081 32 2080 0 ( nPeaks (expr_list:REG_DEP_TRUE (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 2080 2081 35 0 ( peakPar (expr_list:REG_DEP_TRUE (mem/c:DI (plus:DI (reg/f:DI 16 argp)
            (const_int -64 [0xffffffffffffffc0])) [21 peakPar+0 S8 A8])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note:HI 35 2080 36 0 ("./CppStatUtilities.cc") 502)

(insn:TI 36 35 1922 0 ./CppStatUtilities.cc:502 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 0 ax [orig:114 D.35196 ] [114])
            (const_int 0 [0x0]))) 0 {cmpdi_ccno_1_rex64} (insn_list:REG_DEP_OUTPUT 1848 (insn_list:REG_DEP_TRUE 32 (nil)))
    (nil))

(note 1922 36 33 0 ("./CppStatUtilities.cc") 501)

(insn 33 1922 1923 0 ./CppStatUtilities.cc:501 (set (reg/f:DI 42 r13 [orig:114 D.35196 ] [114])
        (reg:DI 0 ax)) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 1844 (insn_list:REG_DEP_TRUE 32 (nil)))
    (expr_list:REG_DEAD (reg:DI 0 ax)
        (expr_list:REG_NOALIAS (reg/f:DI 120)
            (nil))))

(note 1923 33 40 0 ("./CppStatUtilities.cc") 502)

(insn 40 1923 37 0 ./CppStatUtilities.cc:502 (set (reg:SI 2 cx)
        (const_int 502 [0x1f6])) 40 {*movsi_1} (insn_list:REG_DEP_ANTI 23 (insn_list:REG_DEP_OUTPUT 32 (nil)))
    (nil))

(jump_insn:TI 37 40 50 0 ./CppStatUtilities.cc:502 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1863)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 1842 (insn_list:REG_DEP_ANTI 1843 (insn_list:REG_DEP_ANTI 1844 (insn_list:REG_DEP_ANTI 1845 (insn_list:REG_DEP_ANTI 1846 (insn_list:REG_DEP_ANTI 1847 (insn_list:REG_DEP_ANTI 1848 (insn_list:REG_DEP_ANTI 20 (insn_list:REG_DEP_ANTI 21 (insn_list:REG_DEP_ANTI 22 (insn_list:REG_DEP_ANTI 23 (insn_list:REG_DEP_ANTI 29 (insn_list:REG_DEP_ANTI 30 (insn_list:REG_DEP_ANTI 31 (insn_list:REG_DEP_ANTI 33 (insn_list:REG_DEP_ANTI 40 (insn_list:REG_DEP_TRUE 36 (insn_list:REG_DEP_ANTI 32 (nil)))))))))))))))))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 100 [0x64])
            (nil))))
;; End of basic block 0, registers live:
 2 [cx] 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 44 [r15]

;; Start of basic block 1, registers live: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 44 [r15]
(note:HI 50 37 51 1 [bb 1] NOTE_INSN_BASIC_BLOCK)

(note:HI 51 50 52 1 ("./CppStatUtilities.cc") 504)

(insn:TI 52 51 53 1 ./CppStatUtilities.cc:504 (set (reg:DI 4 si)
        (const_int 4 [0x4])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 53 52 54 1 ./CppStatUtilities.cc:504 (set (reg:DI 5 di [ D.35195 ])
        (reg:DI 6 bp [orig:115 D.35195 ] [115])) 81 {*movdi_1_rex64} (nil)
    (nil))

(call_insn:TI 54 53 57 1 ./CppStatUtilities.cc:504 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("calloc") [flags 0x41] <function_decl 0x2b5eb3cbd200 calloc>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_TRUE 53 (insn_list:REG_DEP_TRUE 52 (nil)))
    (expr_list:REG_DEAD (reg:DI 4 si)
        (expr_list:REG_DEAD (reg:DI 5 di [ D.35195 ])
            (expr_list:REG_EH_REGION (const_int 0 [0x0])
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di [ D.35195 ]))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (nil))))

(note:HI 57 54 58 1 ("./CppStatUtilities.cc") 505)

(insn:TI 58 57 1924 1 ./CppStatUtilities.cc:505 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 0 ax [orig:113 D.35200 ] [113])
            (const_int 0 [0x0]))) 0 {cmpdi_ccno_1_rex64} (insn_list:REG_DEP_TRUE 54 (nil))
    (nil))

(note 1924 58 55 1 ("./CppStatUtilities.cc") 504)

(insn 55 1924 1925 1 ./CppStatUtilities.cc:504 (set (reg/f:DI 43 r14 [orig:113 D.35200 ] [113])
        (reg:DI 0 ax)) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 54 (nil))
    (expr_list:REG_DEAD (reg:DI 0 ax)
        (expr_list:REG_NOALIAS (reg/f:DI 121)
            (nil))))

(note 1925 55 59 1 ("./CppStatUtilities.cc") 505)

(jump_insn:TI 59 1925 72 1 ./CppStatUtilities.cc:505 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1896)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 52 (insn_list:REG_DEP_ANTI 53 (insn_list:REG_DEP_ANTI 55 (insn_list:REG_DEP_TRUE 58 (insn_list:REG_DEP_ANTI 54 (nil))))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 100 [0x64])
            (nil))))
;; End of basic block 1, registers live:
 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 2, registers live: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note:HI 72 59 73 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note:HI 73 72 75 2 ("./CppStatUtilities.cc") 507)

(insn:TI 75 73 74 2 ./CppStatUtilities.cc:507 (set (reg:DI 5 di [ D.35195 ])
        (reg:DI 6 bp [orig:115 D.35195 ] [115])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 6 bp [orig:115 D.35195 ] [115])
        (nil)))

(insn 74 75 76 2 ./CppStatUtilities.cc:507 (set (reg:DI 4 si)
        (const_int 4 [0x4])) 81 {*movdi_1_rex64} (nil)
    (nil))

(call_insn:TI 76 74 79 2 ./CppStatUtilities.cc:507 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("calloc") [flags 0x41] <function_decl 0x2b5eb3cbd200 calloc>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_TRUE 75 (insn_list:REG_DEP_TRUE 74 (nil)))
    (expr_list:REG_DEAD (reg:DI 4 si)
        (expr_list:REG_DEAD (reg:DI 5 di [ D.35195 ])
            (expr_list:REG_EH_REGION (const_int 0 [0x0])
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di [ D.35195 ]))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (nil))))

(note:HI 79 76 80 2 ("./CppStatUtilities.cc") 508)

(insn:TI 80 79 1926 2 ./CppStatUtilities.cc:508 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 0 ax [orig:112 D.35203 ] [112])
            (const_int 0 [0x0]))) 0 {cmpdi_ccno_1_rex64} (insn_list:REG_DEP_TRUE 76 (nil))
    (nil))

(note 1926 80 77 2 ("./CppStatUtilities.cc") 507)

(insn 77 1926 1927 2 ./CppStatUtilities.cc:507 (set (reg/f:DI 6 bp [orig:112 D.35203 ] [112])
        (reg:DI 0 ax)) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 75 (insn_list:REG_DEP_TRUE 76 (nil)))
    (expr_list:REG_DEAD (reg:DI 0 ax)
        (expr_list:REG_NOALIAS (reg/f:DI 122)
            (nil))))

(note 1927 77 84 2 ("./CppStatUtilities.cc") 508)

(insn 84 1927 81 2 ./CppStatUtilities.cc:508 (set (reg:SI 2 cx)
        (const_int 508 [0x1fc])) 40 {*movsi_1} (insn_list:REG_DEP_OUTPUT 76 (nil))
    (nil))

(jump_insn:TI 81 84 94 2 ./CppStatUtilities.cc:508 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1863)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 74 (insn_list:REG_DEP_ANTI 75 (insn_list:REG_DEP_ANTI 77 (insn_list:REG_DEP_ANTI 84 (insn_list:REG_DEP_TRUE 80 (insn_list:REG_DEP_ANTI 76 (nil)))))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 100 [0x64])
            (nil))))
;; End of basic block 2, registers live:
 2 [cx] 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 3, registers live: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note:HI 94 81 95 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(note:HI 95 94 97 3 NOTE_INSN_DELETED)

(note:HI 97 95 99 3 NOTE_INSN_DELETED)

(note:HI 99 97 101 3 NOTE_INSN_DELETED)

(note:HI 101 99 102 3 ("./CppStatUtilities.cc") 512)

(insn:TI 102 101 103 3 ./CppStatUtilities.cc:512 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg/v:SI 41 r12 [orig:117 xSize ] [117])
            (const_int 1 [0x1]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 103 102 105 3 ./CppStatUtilities.cc:512 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0x0]))
            (label_ref 449)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 102 (nil))
    (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_BR_PROB (const_int 2100 [0x834])
            (nil))))
;; End of basic block 3, registers live:
 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 4, registers live: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note:HI 105 103 107 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn:TI 107 105 1800 4 ./CppStatUtilities.cc:512 (set (reg:DF 21 xmm0 [123])
        (mem:DF (plus:DI (reg/v/f:DI 3 bx [orig:116 x ] [116])
                (const_int 8 [0x8])) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (expr_list:REG_EQUIV (mem:DF (plus:DI (reg/v/f:DI 3 bx [orig:116 x ] [116])
                (const_int 8 [0x8])) [3 S8 A64])
        (nil)))

(insn 1800 107 1801 4 ./CppStatUtilities.cc:512 (set (reg/f:DI 0 ax [orig:111 D.35206 ] [111])
        (plus:DI (reg/v/f:DI 3 bx [orig:116 x ] [116])
            (const_int 8 [0x8]))) 196 {*lea_2_rex64} (nil)
    (nil))

(insn:TI 1801 1800 1802 4 ./CppStatUtilities.cc:512 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 21 xmm0 [123])
            (mem:DF (reg/v/f:DI 3 bx [orig:116 x ] [116]) [3 S8 A64]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_TRUE 107 (nil))
    (expr_list:REG_DEAD (reg:DF 21 xmm0 [123])
        (nil)))

(jump_insn:TI 1802 1801 464 4 ./CppStatUtilities.cc:512 (set (pc)
        (if_then_else (uneq (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1897)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 1800 (insn_list:REG_DEP_ANTI 107 (insn_list:REG_DEP_TRUE 1801 (nil))))
    (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 4, registers live:
 0 [ax] 3 [bx] 6 [bp] 7 [sp] 17 [flags] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 5, registers live: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(code_label:HI 464 1802 465 5 169 "" [1 uses])

(note:HI 465 464 466 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(note:HI 466 465 468 5 NOTE_INSN_DELETED)

(note:HI 468 466 469 5 ("./CppStatUtilities.cc") 520)

(insn:TI 469 468 2082 5 ./CppStatUtilities.cc:520 (set (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
        (mem:DF (reg/v/f:DI 3 bx [orig:116 x ] [116]) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(note 2082 469 1928 5 ( minVal (expr_list:REG_DEP_TRUE (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 1928 2082 467 5 ("./CppStatUtilities.cc") 519)

(insn 467 1928 1929 5 ./CppStatUtilities.cc:519 (set (mem:SI (reg/f:DI 42 r13 [orig:114 D.35196 ] [114]) [5 S4 A32])
        (const_int 0 [0x0])) 40 {*movsi_1} (nil)
    (nil))

(note 1929 467 471 5 ("./CppStatUtilities.cc") 520)

(insn:TI 471 1929 2083 5 ./CppStatUtilities.cc:520 (set (reg/v:SI 1 dx [orig:85 i.501 ] [85])
        (const_int 1 [0x1])) 40 {*movsi_1} (nil)
    (nil))

(note 2083 471 470 5 ( i.501 (expr_list:REG_DEP_TRUE (reg/v:SI 1 dx [orig:85 i.501 ] [85])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 470 2083 2084 5 ./CppStatUtilities.cc:520 (set (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
        (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 469 (nil))
    (nil))
;; End of basic block 5, registers live:
 1 [dx] 3 [bx] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

(note 2084 470 2085 6 ( maxVal (expr_list:REG_DEP_TRUE (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 2085 2084 2086 6 ( i (expr_list:REG_DEP_TRUE (reg/v:SI 4 si [orig:104 i ] [104])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 2086 2085 2087 6 ( i.503 (expr_list:REG_DEP_TRUE (reg/v:SI 5 di [orig:83 i.503 ] [83])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 2087 2086 472 6 ( i.504 (expr_list:REG_DEP_TRUE (reg:DI 0 ax [orig:124 i.504 ] [124])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 6, registers live: 1 [dx] 3 [bx] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(code_label:HI 472 2087 473 6 180 "" [1 uses])

(note:HI 473 472 1871 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn:TI 1871 473 2088 6 ./CppStatUtilities.cc:520 (parallel [
            (set (reg:DI 38 r9 [orig:103 count ] [103])
                (const_int 0 [0x0]))
            (clobber (reg:CC 17 flags))
        ]) 78 {*movdi_xor_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(note 2088 1871 1870 6 ( count (expr_list:REG_DEP_TRUE (reg:DI 38 r9 [orig:103 count ] [103])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn 1870 2088 2058 6 (parallel [
            (set (reg:DI 37 r8 [orig:161 count ] [161])
                (const_int 0 [0x0]))
            (clobber (reg:CC 17 flags))
        ]) 78 {*movdi_xor_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(jump_insn 2058 1870 2059 6 (set (pc)
        (label_ref 162)) -1 (nil)
    (nil))
;; End of basic block 6, registers live:
 1 [dx] 3 [bx] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

(barrier 2059 2058 2089)

(note 2089 2059 2090 7 ( i (nil)) NOTE_INSN_VAR_LOCATION)

(note 2090 2089 2091 7 ( count (expr_list:REG_DEP_TRUE (reg:DI 37 r8 [orig:161 count ] [161])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 2091 2090 2092 7 ( i.503 (expr_list:REG_DEP_TRUE (reg/v:SI 5 di [orig:83 i.503 ] [83])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 2092 2091 1901 7 ( i.504 (nil)) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 7, registers live: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 24 [xmm3] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(code_label 1901 2092 176 7 325 "" [1 uses])

(note:HI 176 1901 177 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn:TI 177 176 2093 7 ./CppStatUtilities.cc:528 (set (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
        (reg:DF 22 xmm1 [160])) 94 {*movdf_integer} (nil)
    (nil))
;; End of basic block 7, registers live:
 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 24 [xmm3] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

(note 2093 177 280 8 ( i.501 (expr_list:REG_DEP_TRUE (reg/v:SI 1 dx [orig:85 i.501 ] [85])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 8, registers live: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 24 [xmm3] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(code_label:HI 280 2093 281 8 185 "" [5 uses])

(note:HI 281 280 282 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(note:HI 282 281 284 8 ("./CppStatUtilities.cc") 559)

(insn:TI 284 282 285 8 ./CppStatUtilities.cc:559 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 22 xmm1 [160])
            (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101]))) 31 {*cmpfp_iu_sse} (nil)
    (nil))

(jump_insn 285 284 1902 8 ./CppStatUtilities.cc:559 (set (pc)
        (if_then_else (unle (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 294)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 284 (nil))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 8, registers live:
 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 24 [xmm3] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 9, registers live: 1 [dx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(code_label 1902 285 290 9 326 "" [1 uses])

(note:HI 290 1902 291 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn:TI 291 290 316 9 ./CppStatUtilities.cc:559 (set (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
        (reg:DF 22 xmm1 [160])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg:DF 22 xmm1 [160])
        (nil)))
;; End of basic block 9, registers live:
 1 [dx] 3 [bx] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 10, registers live: 1 [dx] 3 [bx] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(code_label:HI 316 291 317 10 206 "" [3 uses])

(note:HI 317 316 318 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(note:HI 318 317 319 10 ("./CppStatUtilities.cc") 568)

(insn:TI 319 318 320 10 ./CppStatUtilities.cc:568 (parallel [
            (set (reg/v:SI 1 dx [orig:85 i.501 ] [85])
                (plus:SI (reg/v:SI 1 dx [orig:85 i.501 ] [85])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(note:HI 320 319 321 10 ("./CppStatUtilities.cc") 525)

(insn:TI 321 320 322 10 ./CppStatUtilities.cc:525 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg/v:SI 41 r12 [orig:117 xSize ] [117])
            (reg/v:SI 1 dx [orig:85 i.501 ] [85]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_TRUE 319 (nil))
    (nil))

(jump_insn:TI 322 321 525 10 ./CppStatUtilities.cc:525 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1900)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 319 (insn_list:REG_DEP_TRUE 321 (nil)))
    (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
            (nil))))
;; End of basic block 10, registers live:
 1 [dx] 3 [bx] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

(note:HI 525 322 524 NOTE_INSN_LOOP_END)

(note:HI 524 525 2094 NOTE_INSN_LOOP_BEG)

(note 2094 524 2095 11 ( i (expr_list:REG_DEP_TRUE (reg/v:SI 4 si [orig:104 i ] [104])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 2095 2094 2096 11 ( i.503 (expr_list:REG_DEP_TRUE (reg/v:SI 5 di [orig:83 i.503 ] [83])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 2096 2095 162 11 ( i.504 (expr_list:REG_DEP_TRUE (reg:DI 0 ax [orig:124 i.504 ] [124])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 11, registers live: 1 [dx] 3 [bx] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(code_label:HI 162 2096 163 11 181 "" [2 uses])

(note:HI 163 162 164 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(note:HI 164 163 165 11 ("./CppStatUtilities.cc") 528)

(insn:TI 165 164 2097 11 ./CppStatUtilities.cc:528 (set (reg:DI 0 ax [orig:127 i.501 ] [127])
        (sign_extend:DI (reg/v:SI 1 dx [orig:85 i.501 ] [85]))) 115 {extendsidi2_rex64} (nil)
    (nil))

(note 2097 165 166 11 ( i.504 (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 166 2097 1791 11 ./CppStatUtilities.cc:528 (parallel [
            (set (reg:DI 0 ax [orig:75 temp.534 ] [75])
                (ashift:DI (reg:DI 0 ax [orig:127 i.501 ] [127])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) 409 {*ashldi3_1_rex64} (insn_list:REG_DEP_TRUE 165 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 1791 166 2098 11 ./CppStatUtilities.cc:528 (set (reg:DI 4 si [162])
        (plus:DI (reg:DI 0 ax [orig:95 prephitmp.451 ] [95])
            (reg/v/f:DI 3 bx [orig:116 x ] [116]))) 196 {*lea_2_rex64} (insn_list:REG_DEP_TRUE 166 (nil))
    (nil))

(note 2098 1791 167 11 ( i (nil)) NOTE_INSN_VAR_LOCATION)

(insn 167 2098 169 11 ./CppStatUtilities.cc:528 (set (reg:DI 2 cx [orig:95 prephitmp.451 ] [95])
        (reg:DI 0 ax [orig:75 temp.534 ] [75])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 166 (nil))
    (nil))

(insn:TI 169 167 170 11 ./CppStatUtilities.cc:528 (set (reg:DF 22 xmm1 [160])
        (mem:DF (reg:DI 4 si [162]) [3 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 1791 (nil))
    (nil))

(insn:TI 170 169 171 11 ./CppStatUtilities.cc:528 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
            (reg:DF 22 xmm1 [160]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_OUTPUT 166 (insn_list:REG_DEP_TRUE 169 (nil)))
    (nil))

(jump_insn 171 170 181 11 ./CppStatUtilities.cc:528 (set (pc)
        (if_then_else (gt (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1901)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 165 (insn_list:REG_DEP_ANTI 166 (insn_list:REG_DEP_ANTI 167 (insn_list:REG_DEP_ANTI 1791 (insn_list:REG_DEP_ANTI 169 (insn_list:REG_DEP_TRUE 170 (nil)))))))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 11, registers live:
 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 24 [xmm3] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 12, registers live: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 24 [xmm3] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note:HI 181 171 182 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(note:HI 182 181 183 12 ("./CppStatUtilities.cc") 533)

(insn:TI 183 182 184 12 ./CppStatUtilities.cc:533 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 22 xmm1 [160])
            (reg/v:DF 23 xmm2 [orig:102 minVal ] [102]))) 31 {*cmpfp_iu_sse} (nil)
    (nil))

(jump_insn 184 183 189 12 ./CppStatUtilities.cc:533 (set (pc)
        (if_then_else (unle (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 234)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 183 (nil))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 12, registers live:
 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 24 [xmm3] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 13, registers live: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 24 [xmm3] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note:HI 189 184 190 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(note:HI 190 189 191 13 NOTE_INSN_DELETED)

(insn:TI 191 190 2099 13 ./CppStatUtilities.cc:533 (set (reg:DI 5 di [orig:78 temp.527 ] [78])
        (plus:DI (plus:DI (reg/v/f:DI 3 bx [orig:116 x ] [116])
                (reg:DI 0 ax [orig:95 prephitmp.451 ] [95]))
            (const_int -8 [0xfffffffffffffff8]))) 196 {*lea_2_rex64} (nil)
    (nil))

(note 2099 191 1788 13 ( i.503 (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 1788 2099 1789 13 ./CppStatUtilities.cc:533 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
            (mem:DF (reg:DI 5 di [orig:78 temp.527 ] [78]) [3 S8 A64]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_TRUE 191 (nil))
    (nil))

(jump_insn:TI 1789 1788 1807 13 ./CppStatUtilities.cc:533 (set (pc)
        (if_then_else (ltgt (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 234)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 191 (insn_list:REG_DEP_TRUE 1788 (nil)))
    (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 13, registers live:
 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 17 [flags] 22 [xmm1] 23 [xmm2] 24 [xmm3] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 14, registers live: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 17 [flags] 22 [xmm1] 23 [xmm2] 24 [xmm3] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note 1807 1789 1790 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(jump_insn:TI 1790 1807 198 14 ./CppStatUtilities.cc:533 (set (pc)
        (if_then_else (unordered (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 234)
            (pc))) 533 {*jcc_1} (nil)
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 1 [0x1])
            (nil))))
;; End of basic block 14, registers live:
 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 24 [xmm3] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

(note:HI 198 1790 197 ("./CppStatUtilities.cc") 535)

;; Start of basic block 15, registers live: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note:HI 197 198 199 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn:TI 199 197 200 15 ./CppStatUtilities.cc:535 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg/v:SI 1 dx [orig:85 i.501 ] [85])
            (const_int 2 [0x2]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 200 199 207 15 ./CppStatUtilities.cc:535 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1858)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 199 (nil))
    (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 15, registers live:
 0 [ax] 1 [dx] 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 16, registers live: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note:HI 207 200 208 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn:TI 208 207 2100 16 ./CppStatUtilities.cc:535 (set (reg:DF 24 xmm3 [129])
        (mem:DF (plus:DI (plus:DI (reg/v/f:DI 3 bx [orig:116 x ] [116])
                    (reg:DI 0 ax [orig:95 prephitmp.451 ] [95]))
                (const_int -16 [0xfffffffffffffff0])) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg:DI 0 ax [orig:95 prephitmp.451 ] [95])
        (expr_list:REG_EQUIV (mem:DF (plus:DI (plus:DI (reg/v/f:DI 3 bx [orig:116 x ] [116])
                        (reg:DI 2 cx [orig:95 prephitmp.451 ] [95]))
                    (const_int -16 [0xfffffffffffffff0])) [3 S8 A64])
            (nil))))

(note 2100 208 209 16 ( maxVal (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 209 2100 210 16 ./CppStatUtilities.cc:535 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 24 xmm3 [129])
            (reg/v:DF 23 xmm2 [orig:102 minVal ] [102]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_TRUE 208 (nil))
    (expr_list:REG_DEAD (reg:DF 24 xmm3 [129])
        (nil)))

(jump_insn 210 209 217 16 ./CppStatUtilities.cc:535 (set (pc)
        (if_then_else (unle (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1858)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 208 (insn_list:REG_DEP_TRUE 209 (nil)))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 16, registers live:
 1 [dx] 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 17, registers live: 1 [dx] 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note:HI 217 210 218 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(note:HI 218 217 1785 17 ("./CppStatUtilities.cc") 537)

(insn:TI 1785 218 222 17 ./CppStatUtilities.cc:537 (set (reg:SI 0 ax [orig:96 prephitmp.445 ] [96])
        (subreg:SI (plus:DI (reg:DI 1 dx [orig:85 i.501 ] [85])
                (const_int -1 [0xffffffffffffffff])) 0)) 194 {*lea_1_rex64} (nil)
    (nil))

(note:HI 222 1785 223 17 ("./CppStatUtilities.cc") 538)

(insn 223 222 1930 17 ./CppStatUtilities.cc:538 (parallel [
            (set (reg/v:SI 38 r9 [orig:103 count ] [103])
                (plus:SI (reg/v:SI 38 r9 [orig:103 count ] [103])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(note 1930 223 221 17 ("./CppStatUtilities.cc") 537)

(insn:TI 221 1930 1931 17 ./CppStatUtilities.cc:537 (set (mem:SI (plus:DI (mult:DI (reg:DI 37 r8 [orig:161 count ] [161])
                    (const_int 4 [0x4]))
                (reg/f:DI 6 bp [orig:112 D.35203 ] [112])) [5 S4 A32])
        (reg:SI 0 ax [orig:96 prephitmp.445 ] [96])) 40 {*movsi_1} (insn_list:REG_DEP_TRUE 1785 (nil))
    (expr_list:REG_DEAD (reg:DI 37 r8 [orig:161 count ] [161])
        (nil)))

(note 1931 221 535 17 ("./CppStatUtilities.cc") 538)

(insn 535 1931 2101 17 (set (reg:DI 37 r8 [orig:161 count ] [161])
        (sign_extend:DI (reg/v:SI 38 r9 [orig:103 count ] [103]))) 115 {extendsidi2_rex64} (insn_list:REG_DEP_ANTI 221 (insn_list:REG_DEP_TRUE 223 (nil)))
    (nil))
;; End of basic block 17, registers live:
 0 [ax] 1 [dx] 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

(note 2101 535 224 18 ( maxVal (expr_list:REG_DEP_TRUE (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 18, registers live: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(code_label:HI 224 2101 225 18 193 "" [1 uses])

(note:HI 225 224 226 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(note:HI 226 225 229 18 NOTE_INSN_DELETED)

(note:HI 229 226 230 18 ("./CppStatUtilities.cc") 542)

(insn:TI 230 229 1932 18 ./CppStatUtilities.cc:542 (set (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
        (mem:DF (reg:DI 5 di [orig:78 temp.527 ] [78]) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg:DI 5 di [orig:78 temp.527 ] [78])
        (nil)))

(note 1932 230 228 18 ("./CppStatUtilities.cc") 541)

(insn 228 1932 1884 18 ./CppStatUtilities.cc:541 (set (mem:SI (plus:DI (mult:DI (reg:DI 37 r8 [orig:161 count ] [161])
                    (const_int 4 [0x4]))
                (reg/f:DI 42 r13 [orig:114 D.35196 ] [114])) [5 S4 A32])
        (reg:SI 0 ax [orig:96 prephitmp.445 ] [96])) 40 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg:SI 0 ax [orig:96 prephitmp.445 ] [96])
        (nil)))

(note 1884 228 1885 18 ("./CppStatUtilities.cc") 559)

(insn:TI 1885 1884 1886 18 ./CppStatUtilities.cc:559 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 22 xmm1 [160])
            (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_TRUE 230 (nil))
    (nil))

(jump_insn 1886 1885 2102 18 ./CppStatUtilities.cc:559 (set (pc)
        (if_then_else (gt (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1902)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 230 (insn_list:REG_DEP_TRUE 1885 (insn_list:REG_DEP_ANTI 228 (nil))))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 18, registers live:
 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 24 [xmm3] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

(note 2102 1886 2103 19 ( i.501 (expr_list:REG_DEP_TRUE (reg/v:SI 1 dx [orig:85 i.501 ] [85])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 2103 2102 294 19 ( i.503 (expr_list:REG_DEP_TRUE (reg/v:SI 5 di [orig:83 i.503 ] [83])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 19, registers live: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 24 [xmm3] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(code_label:HI 294 2103 295 19 203 "" [1 uses])

(note:HI 295 294 296 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(note:HI 296 295 297 19 ("./CppStatUtilities.cc") 563)

(insn:TI 297 296 298 19 ./CppStatUtilities.cc:563 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
            (reg:DF 22 xmm1 [160]))) 31 {*cmpfp_iu_sse} (nil)
    (nil))

(jump_insn 298 297 303 19 ./CppStatUtilities.cc:563 (set (pc)
        (if_then_else (unle (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 316)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 297 (nil))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 19, registers live:
 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 24 [xmm3] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 20, registers live: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 24 [xmm3] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note:HI 303 298 1771 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn:TI 1771 303 1772 20 ./CppStatUtilities.cc:563 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
            (mem:DF (plus:DI (plus:DI (reg/v/f:DI 3 bx [orig:116 x ] [116])
                        (reg:DI 2 cx [orig:95 prephitmp.451 ] [95]))
                    (const_int -8 [0xfffffffffffffff8])) [3 S8 A64]))) 31 {*cmpfp_iu_sse} (nil)
    (expr_list:REG_DEAD (reg:DI 2 cx [orig:95 prephitmp.451 ] [95])
        (nil)))

(jump_insn:TI 1772 1771 1812 20 ./CppStatUtilities.cc:563 (set (pc)
        (if_then_else (ltgt (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 316)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 1771 (nil))
    (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 20, registers live:
 1 [dx] 3 [bx] 6 [bp] 7 [sp] 17 [flags] 22 [xmm1] 23 [xmm2] 24 [xmm3] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 21, registers live: 1 [dx] 3 [bx] 6 [bp] 7 [sp] 17 [flags] 22 [xmm1] 23 [xmm2] 24 [xmm3] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note 1812 1772 1773 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(jump_insn:TI 1773 1812 310 21 ./CppStatUtilities.cc:563 (set (pc)
        (if_then_else (unordered (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 316)
            (pc))) 533 {*jcc_1} (nil)
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 1 [0x1])
            (nil))))
;; End of basic block 21, registers live:
 1 [dx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 24 [xmm3] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

(note:HI 310 1773 309 ("./CppStatUtilities.cc") 565)

;; Start of basic block 22, registers live: 1 [dx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 24 [xmm3] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note:HI 309 310 1770 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(insn:TI 1770 309 1889 22 ./CppStatUtilities.cc:565 (set (reg:SI 2 cx [137])
        (subreg:SI (plus:DI (reg:DI 1 dx [orig:85 i.501 ] [85])
                (const_int -1 [0xffffffffffffffff])) 0)) 194 {*lea_1_rex64} (nil)
    (nil))

(note 1889 1770 1890 22 ("./CppStatUtilities.cc") 568)

(insn 1890 1889 1891 22 ./CppStatUtilities.cc:568 (parallel [
            (set (reg/v:SI 1 dx [orig:85 i.501 ] [85])
                (plus:SI (reg/v:SI 1 dx [orig:85 i.501 ] [85])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (insn_list:REG_DEP_ANTI 1770 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(note 1891 1890 1892 22 ("./CppStatUtilities.cc") 525)

(insn:TI 1892 1891 314 22 ./CppStatUtilities.cc:525 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg/v:SI 41 r12 [orig:117 xSize ] [117])
            (reg/v:SI 1 dx [orig:85 i.501 ] [85]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_TRUE 1890 (nil))
    (nil))

(note:HI 314 1892 315 22 ("./CppStatUtilities.cc") 566)

(insn 315 314 1933 22 ./CppStatUtilities.cc:566 (set (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
        (reg:DF 22 xmm1 [160])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg:DF 22 xmm1 [160])
        (nil)))

(note 1933 315 313 22 ("./CppStatUtilities.cc") 565)

(insn:TI 313 1933 1934 22 ./CppStatUtilities.cc:565 (set (mem:SI (plus:DI (mult:DI (reg:DI 37 r8 [orig:161 count ] [161])
                    (const_int 4 [0x4]))
                (reg/f:DI 43 r14 [orig:113 D.35200 ] [113])) [5 S4 A32])
        (reg:SI 2 cx [137])) 40 {*movsi_1} (insn_list:REG_DEP_TRUE 1770 (nil))
    (expr_list:REG_DEAD (reg:SI 2 cx [137])
        (expr_list:REG_EQUAL (plus:SI (reg/v:SI 1 dx [orig:85 i.501 ] [85])
                (const_int -1 [0xffffffffffffffff]))
            (nil))))

(note 1934 313 1893 22 ("./CppStatUtilities.cc") 525)

(jump_insn 1893 1934 1900 22 ./CppStatUtilities.cc:525 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 162)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 1770 (insn_list:REG_DEP_ANTI 315 (insn_list:REG_DEP_ANTI 1890 (insn_list:REG_DEP_TRUE 1892 (insn_list:REG_DEP_ANTI 313 (nil))))))
    (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_BR_PROB (const_int 9000 [0x2328])
            (nil))))
;; End of basic block 22, registers live:
 1 [dx] 3 [bx] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 23, registers live: 1 [dx] 3 [bx] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 37 [r8] 38 [r9] 42 [r13] 43 [r14] 44 [r15]
(code_label 1900 1893 324 23 324 "" [1 uses])

(note:HI 324 1900 335 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(note:HI 335 324 337 23 NOTE_INSN_DELETED)

(note:HI 337 335 1767 23 NOTE_INSN_DELETED)

(insn:TI 1767 337 2104 23 ./CppStatUtilities.cc:525 (set (reg/v:SI 4 si [orig:84 i.502 ] [84])
        (subreg:SI (plus:DI (reg:DI 1 dx [orig:85 i.501 ] [85])
                (const_int -1 [0xffffffffffffffff])) 0)) 194 {*lea_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 1 dx [orig:85 i.501 ] [85])
        (nil)))

(note 2104 1767 1769 23 ( i.502 (expr_list:REG_DEP_TRUE (reg/v:SI 4 si [orig:84 i.502 ] [84])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn 1769 2104 2105 23 ./CppStatUtilities.cc:525 (set (reg:SI 1 dx [orig:100 prephitmp.406 ] [100])
        (subreg:SI (plus:DI (reg:DI 38 r9 [orig:103 count ] [103])
                (const_int 1 [0x1])) 0)) 194 {*lea_1_rex64} (insn_list:REG_DEP_ANTI 1767 (nil))
    (nil))

(note 2105 1769 329 23 ( i.501 (nil)) NOTE_INSN_VAR_LOCATION)

(insn 329 2105 1768 23 ./CppStatUtilities.cc:525 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 38 r9 [orig:103 count ] [103])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (nil)
    (nil))

(insn:TI 1768 329 330 23 ./CppStatUtilities.cc:525 (set (reg:DI 2 cx [orig:98 prephitmp.418 ] [98])
        (mult:DI (reg:DI 37 r8 [orig:161 count ] [161])
            (const_int 4 [0x4]))) 196 {*lea_2_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 37 r8 [orig:161 count ] [161])
        (nil)))

(insn 330 1768 2106 23 ./CppStatUtilities.cc:525 (set (reg:QI 37 r8 [orig:97 prephitmp.420 ] [97])
        (eq:QI (reg:CCZ 17 flags)
            (const_int 0 [0x0]))) 527 {*setcc_1} (insn_list:REG_DEP_ANTI 1768 (insn_list:REG_DEP_TRUE 329 (nil)))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_EQUAL (eq:QI (reg/v:SI 38 r9 [orig:103 count ] [103])
                (const_int 0 [0x0]))
            (nil))))

(note 2106 330 333 23 ( count (expr_list:REG_DEP_TRUE (reg:DI 38 r9 [orig:103 count ] [103])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 333 2106 336 23 ./CppStatUtilities.cc:525 (set (reg:DI 39 r10 [orig:140 prephitmp.406 ] [140])
        (sign_extend:DI (reg:SI 1 dx [orig:100 prephitmp.406 ] [100]))) 115 {extendsidi2_rex64} (insn_list:REG_DEP_TRUE 1769 (nil))
    (nil))

(insn:TI 336 333 2107 23 ./CppStatUtilities.cc:525 (set (reg:DI 5 di [orig:99 prephitmp.410 ] [99])
        (plus:DI (mult:DI (reg:DI 39 r10 [orig:140 prephitmp.406 ] [140])
                (const_int 2 [0x2]))
            (reg:DI 39 r10 [orig:140 prephitmp.406 ] [140]))) 196 {*lea_2_rex64} (insn_list:REG_DEP_TRUE 333 (nil))
    (expr_list:REG_DEAD (reg:DI 39 r10 [orig:140 prephitmp.406 ] [140])
        (nil)))

(note 2107 336 338 23 ( i.503 (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 338 2107 339 23 ./CppStatUtilities.cc:525 (parallel [
            (set (reg:DI 5 di [orig:99 prephitmp.410 ] [99])
                (ashift:DI (reg:DI 5 di [orig:99 prephitmp.410 ] [99])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) 409 {*ashldi3_1_rex64} (insn_list:REG_DEP_ANTI 330 (insn_list:REG_DEP_OUTPUT 329 (insn_list:REG_DEP_TRUE 336 (nil))))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 23, registers live:
 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 37 [r8] 38 [r9] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 24, registers live: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 37 [r8] 38 [r9] 42 [r13] 43 [r14] 44 [r15]
(code_label:HI 339 338 340 24 212 "" [1 uses])

(note:HI 340 339 341 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(note:HI 341 340 1877 24 ("./CppStatUtilities.cc") 573)

(insn:TI 1877 341 1878 24 ./CppStatUtilities.cc:573 (set (reg:SI 40 r11)
        (mem:SI (plus:DI (reg/f:DI 42 r13 [orig:114 D.35196 ] [114])
                (reg:DI 2 cx [orig:98 prephitmp.418 ] [98])) [5 S4 A32])) 40 {*movsi_1} (nil)
    (nil))

(insn:TI 1878 1877 343 24 ./CppStatUtilities.cc:573 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 40 r11)
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (insn_list:REG_DEP_TRUE 1877 (nil))
    (expr_list:REG_DEAD (reg:SI 40 r11)
        (nil)))

(jump_insn:TI 343 1878 514 24 ./CppStatUtilities.cc:573 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 347)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 1877 (insn_list:REG_DEP_TRUE 1878 (nil)))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 24, registers live:
 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 37 [r8] 38 [r9] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 25, registers live: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 37 [r8] 38 [r9] 42 [r13] 43 [r14] 44 [r15]
(note:HI 514 343 344 25 [bb 25] NOTE_INSN_BASIC_BLOCK)

(insn:TI 344 514 345 25 ./CppStatUtilities.cc:573 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 37 r8 [orig:97 prephitmp.420 ] [97])
            (const_int 0 [0x0]))) 9 {*cmpqi_ccno_1} (nil)
    (expr_list:REG_DEAD (reg:QI 37 r8 [orig:97 prephitmp.420 ] [97])
        (nil)))

(jump_insn:TI 345 344 347 25 ./CppStatUtilities.cc:573 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref 378)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 344 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 25, registers live:
 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 38 [r9] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 26, registers live: 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 38 [r9] 42 [r13] 43 [r14] 44 [r15]
(code_label:HI 347 345 348 26 215 "" [1 uses])

(note:HI 348 347 352 26 [bb 26] NOTE_INSN_BASIC_BLOCK)

(note:HI 352 348 354 26 NOTE_INSN_DELETED)

(note:HI 354 352 1766 26 NOTE_INSN_DELETED)

(insn:TI 1766 354 350 26 ./CppStatUtilities.cc:573 (set (reg:SI 1 dx [orig:100 prephitmp.406 ] [100])
        (subreg:SI (plus:DI (reg:DI 38 r9 [orig:103 count ] [103])
                (const_int 1 [0x1])) 0)) 194 {*lea_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 38 r9 [orig:103 count ] [103])
        (nil)))

(insn:TI 350 1766 353 26 ./CppStatUtilities.cc:573 (set (reg:DI 37 r8 [orig:145 prephitmp.406 ] [145])
        (sign_extend:DI (reg:SI 1 dx [orig:100 prephitmp.406 ] [100]))) 115 {extendsidi2_rex64} (insn_list:REG_DEP_TRUE 1766 (nil))
    (nil))

(insn:TI 353 350 355 26 ./CppStatUtilities.cc:573 (set (reg:DI 5 di [orig:99 prephitmp.410 ] [99])
        (plus:DI (mult:DI (reg:DI 37 r8 [orig:145 prephitmp.406 ] [145])
                (const_int 2 [0x2]))
            (reg:DI 37 r8 [orig:145 prephitmp.406 ] [145]))) 196 {*lea_2_rex64} (insn_list:REG_DEP_TRUE 350 (nil))
    (expr_list:REG_DEAD (reg:DI 37 r8 [orig:145 prephitmp.406 ] [145])
        (nil)))

(insn:TI 355 353 2108 26 ./CppStatUtilities.cc:573 (parallel [
            (set (reg:DI 5 di [orig:99 prephitmp.410 ] [99])
                (ashift:DI (reg:DI 5 di [orig:99 prephitmp.410 ] [99])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) 409 {*ashldi3_1_rex64} (insn_list:REG_DEP_TRUE 353 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 26, registers live:
 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 42 [r13] 43 [r14] 44 [r15]

(note 2108 355 2109 27 ( i (expr_list:REG_DEP_TRUE (reg/v:SI 4 si [orig:104 i ] [104])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 2109 2108 2110 27 ( i.503 (expr_list:REG_DEP_TRUE (reg/v:SI 37 r8 [orig:309 i.503 ] [309])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 2110 2109 356 27 ( i.504 (expr_list:REG_DEP_TRUE (reg:DI 0 ax [orig:124 i.504 ] [124])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 27, registers live: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 42 [r13] 43 [r14] 44 [r15]
(code_label:HI 356 2110 357 27 216 "" [1 uses])

(note:HI 357 356 358 27 [bb 27] NOTE_INSN_BASIC_BLOCK)

(insn:TI 358 357 2111 27 ./CppStatUtilities.cc:573 (set (reg:DI 38 r9 [orig:150 i.502 ] [150])
        (sign_extend:DI (reg/v:SI 4 si [orig:84 i.502 ] [84]))) 115 {extendsidi2_rex64} (nil)
    (nil))

(note 2111 358 359 27 ( count (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 359 2111 360 27 ./CppStatUtilities.cc:573 (set (reg:DF 21 xmm0 [orig:110 D.35219 ] [110])
        (mem:DF (plus:DI (mult:DI (reg:DI 38 r9 [orig:150 i.502 ] [150])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 3 bx [orig:116 x ] [116])) [3 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 358 (nil))
    (expr_list:REG_DEAD (reg:DI 38 r9 [orig:150 i.502 ] [150])
        (nil)))

(insn:TI 360 359 361 27 ./CppStatUtilities.cc:573 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 21 xmm0 [orig:110 D.35219 ] [110])
            (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_TRUE 359 (nil))
    (expr_list:REG_DEAD (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
        (nil)))

(jump_insn 361 360 367 27 ./CppStatUtilities.cc:573 (set (pc)
        (if_then_else (unlt (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 441)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 358 (insn_list:REG_DEP_ANTI 359 (insn_list:REG_DEP_TRUE 360 (nil))))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 27, registers live:
 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 23 [xmm2] 42 [r13] 43 [r14] 44 [r15]

(note:HI 367 361 2112 ("./CppStatUtilities.cc") 575)

(note 2112 367 366 28 ( i.502 (expr_list:REG_DEP_TRUE (reg:DI 38 r9 [orig:150 i.502 ] [150])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 28, registers live: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 42 [r13] 43 [r14] 44 [r15]
(note:HI 366 2112 368 28 [bb 28] NOTE_INSN_BASIC_BLOCK)

(insn:TI 368 366 369 28 ./CppStatUtilities.cc:575 (set (mem:SI (plus:DI (reg/f:DI 43 r14 [orig:113 D.35200 ] [113])
                (reg:DI 2 cx [orig:98 prephitmp.418 ] [98])) [5 S4 A32])
        (reg/v:SI 4 si [orig:84 i.502 ] [84])) 40 {*movsi_1} (nil)
    (nil))

(note:HI 369 368 370 28 ("./CppStatUtilities.cc") 576)

(insn 370 369 2113 28 ./CppStatUtilities.cc:576 (set (mem:SI (plus:DI (reg/f:DI 6 bp [orig:112 D.35203 ] [112])
                (reg:DI 2 cx [orig:98 prephitmp.418 ] [98])) [5 S4 A32])
        (reg/v:SI 4 si [orig:84 i.502 ] [84])) 40 {*movsi_1} (insn_list:REG_DEP_OUTPUT 368 (nil))
    (expr_list:REG_DEAD (reg/v:SI 4 si [orig:84 i.502 ] [84])
        (expr_list:REG_DEAD (reg:DI 2 cx [orig:98 prephitmp.418 ] [98])
            (nil))))
;; End of basic block 28, registers live:
 1 [dx] 3 [bx] 5 [di] 6 [bp] 7 [sp] 42 [r13] 43 [r14] 44 [r15]

(note 2113 370 2114 29 ( count (expr_list:REG_DEP_TRUE (reg:DI 38 r9 [orig:103 count ] [103])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 2114 2113 378 29 ( i.502 (expr_list:REG_DEP_TRUE (reg/v:SI 4 si [orig:84 i.502 ] [84])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 29, registers live: 1 [dx] 3 [bx] 5 [di] 6 [bp] 7 [sp] 42 [r13] 43 [r14] 44 [r15]
(code_label:HI 378 2114 379 29 213 "" [3 uses])

(note:HI 379 378 380 29 [bb 29] NOTE_INSN_BASIC_BLOCK)

(note:HI 380 379 381 29 ("./CppStatUtilities.cc") 583)

(insn:TI 381 380 382 29 ./CppStatUtilities.cc:583 (set (mem:SI (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119]) [5 S4 A32])
        (reg:SI 1 dx [orig:100 prephitmp.406 ] [100])) 40 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg:SI 1 dx [orig:100 prephitmp.406 ] [100])
        (nil)))

(note:HI 382 381 384 29 ("./CppStatUtilities.cc") 584)

(call_insn:TI 384 382 2121 29 ./CppStatUtilities.cc:584 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("malloc") [flags 0x41] <function_decl 0x2b5eb3cce100 malloc>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_TRUE 381 (nil))
    (expr_list:REG_DEAD (reg:DI 5 di [ prephitmp.410 ])
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di [ prephitmp.410 ]))
        (nil)))

(note 2121 384 2120 29 ( i.504 (nil)) NOTE_INSN_VAR_LOCATION)

(note 2120 2121 2119 29 ( i.503 (nil)) NOTE_INSN_VAR_LOCATION)

(note 2119 2120 2118 29 ( i.502 (nil)) NOTE_INSN_VAR_LOCATION)

(note 2118 2119 2117 29 ( maxVal (nil)) NOTE_INSN_VAR_LOCATION)

(note 2117 2118 2116 29 ( minVal (nil)) NOTE_INSN_VAR_LOCATION)

(note 2116 2117 2115 29 ( count (nil)) NOTE_INSN_VAR_LOCATION)

(note 2115 2116 388 29 ( i (nil)) NOTE_INSN_VAR_LOCATION)

(note:HI 388 2115 1875 29 ("./CppStatUtilities.cc") 586)

(insn:TI 1875 388 1935 29 ./CppStatUtilities.cc:586 (set (reg:SI 1 dx)
        (mem:SI (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119]) [5 S4 A32])) 40 {*movsi_1} (insn_list:REG_DEP_ANTI 381 (insn_list:REG_DEP_ANTI 384 (nil)))
    (nil))

(note 1935 1875 1584 29 ("./CppStatUtilities.cc") 584)

(insn 1584 1935 385 29 ./CppStatUtilities.cc:584 (set (reg:DI 5 di)
        (mem/f/c:DI (reg/f:DI 7 sp) [21 peakPar+0 S8 A8])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 384 (nil))
    (nil))

(insn 385 1584 1936 29 ./CppStatUtilities.cc:584 (set (reg/f:DI 2 cx [orig:91 ivtmp.477 ] [91])
        (reg:DI 0 ax)) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 384 (nil))
    (expr_list:REG_NOALIAS (reg/f:DI 151)
        (nil)))

(note 1936 385 1876 29 ("./CppStatUtilities.cc") 586)

(insn:TI 1876 1936 1937 29 ./CppStatUtilities.cc:586 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg:SI 1 dx)
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (insn_list:REG_DEP_OUTPUT 384 (insn_list:REG_DEP_TRUE 1875 (nil)))
    (expr_list:REG_DEAD (reg:SI 1 dx)
        (nil)))

(note 1937 1876 387 29 ("./CppStatUtilities.cc") 584)

(insn 387 1937 1938 29 ./CppStatUtilities.cc:584 (set (mem/f:DI (reg:DI 5 di) [17 S8 A64])
        (reg:DI 0 ax [orig:91 ivtmp.477 ] [91])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 1584 (insn_list:REG_DEP_TRUE 384 (nil)))
    (expr_list:REG_DEAD (reg:DI 5 di)
        (nil)))

(note 1938 387 390 29 ("./CppStatUtilities.cc") 586)

(jump_insn:TI 390 1938 527 29 ./CppStatUtilities.cc:586 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 429)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 381 (insn_list:REG_DEP_ANTI 385 (insn_list:REG_DEP_ANTI 1584 (insn_list:REG_DEP_ANTI 1875 (insn_list:REG_DEP_TRUE 1876 (insn_list:REG_DEP_ANTI 384 (insn_list:REG_DEP_ANTI 387 (nil))))))))
    (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
            (nil))))
;; End of basic block 29, registers live:
 0 [ax] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 42 [r13] 43 [r14] 44 [r15]

(note:HI 527 390 392 NOTE_INSN_LOOP_END)

;; Start of basic block 30, registers live: 0 [ax] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 42 [r13] 43 [r14] 44 [r15]
(note:HI 392 527 559 30 [bb 30] NOTE_INSN_BASIC_BLOCK)

(note:HI 559 392 560 30 NOTE_INSN_DELETED)

(note:HI 560 559 561 30 NOTE_INSN_DELETED)

(note:HI 561 560 567 30 NOTE_INSN_DELETED)

(note:HI 567 561 568 30 ("./CppStatUtilities.cc") 588)

(insn:TI 568 567 1939 30 ./CppStatUtilities.cc:588 (set (reg:SI 1 dx [153])
        (mem:SI (reg/f:DI 42 r13 [orig:114 D.35196 ] [114]) [5 S4 A32])) 40 {*movsi_1} (nil)
    (expr_list:REG_EQUIV (mem:SI (reg/f:DI 42 r13 [orig:114 D.35196 ] [114]) [5 S4 A32])
        (nil)))

(note 1939 568 542 30 ("./CppStatUtilities.cc") 586)

(insn 542 1939 1940 30 (set (reg/v:SI 38 r9 [163])
        (mem:SI (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119]) [5 S4 A32])) 40 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
        (nil)))

(note 1940 542 569 30 ("./CppStatUtilities.cc") 588)

(insn:TI 569 1940 2122 30 ./CppStatUtilities.cc:588 (set (reg:DI 41 r12 [152])
        (sign_extend:DI (reg:SI 1 dx [153]))) 115 {extendsidi2_rex64} (insn_list:REG_DEP_TRUE 568 (nil))
    (nil))

(note 2122 569 573 30 ( xSize (nil)) NOTE_INSN_VAR_LOCATION)

(note:HI 573 2122 574 30 ("./CppStatUtilities.cc") 589)

(insn 574 573 575 30 ./CppStatUtilities.cc:589 (set (mem/s:SI (plus:DI (reg:DI 0 ax [orig:91 ivtmp.477 ] [91])
                (const_int 16 [0x10])) [5 <variable>.startInd+0 S4 A8])
        (reg:SI 1 dx [153])) 40 {*movsi_1} (insn_list:REG_DEP_ANTI 542 (insn_list:REG_DEP_TRUE 568 (nil)))
    (expr_list:REG_DEAD (reg:SI 1 dx [153])
        (nil)))

(note:HI 575 574 576 30 ("./CppStatUtilities.cc") 591)

(insn 576 575 1941 30 ./CppStatUtilities.cc:591 (set (reg:SI 39 r10 [orig:109 D.35278 ] [109])
        (mem:SI (reg/f:DI 6 bp [orig:112 D.35203 ] [112]) [5 S4 A32])) 40 {*movsi_1} (insn_list:REG_DEP_TRUE 574 (nil))
    (expr_list:REG_EQUIV (mem:SI (reg/f:DI 6 bp [orig:112 D.35203 ] [112]) [5 S4 A32])
        (nil)))

(note 1941 576 1759 30 ("./CppStatUtilities.cc") 588)

(insn:TI 1759 1941 1942 30 ./CppStatUtilities.cc:588 (set (reg:DI 5 di [154])
        (mem:DI (plus:DI (mult:DI (reg:DI 41 r12 [152])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 3 bx [orig:116 x ] [116])) [3 S8 A64])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 569 (nil))
    (expr_list:REG_DEAD (reg:DI 41 r12 [152])
        (nil)))

(note 1942 1759 1758 30 ("./CppStatUtilities.cc") 586)

(insn 1758 1942 1943 30 (set (reg:SI 4 si [174])
        (subreg:SI (plus:DI (reg:DI 38 r9 [163])
                (const_int -1 [0xffffffffffffffff])) 0)) 194 {*lea_1_rex64} (insn_list:REG_DEP_TRUE 542 (nil))
    (nil))

(note 1943 1758 577 30 ("./CppStatUtilities.cc") 591)

(insn:TI 577 1943 580 30 ./CppStatUtilities.cc:591 (set (reg:DI 37 r8 [orig:156 D.35278 ] [156])
        (sign_extend:DI (reg:SI 39 r10 [orig:109 D.35278 ] [109]))) 115 {extendsidi2_rex64} (insn_list:REG_DEP_TRUE 576 (nil))
    (nil))

(note:HI 580 577 581 30 ("./CppStatUtilities.cc") 592)

(insn 581 580 582 30 ./CppStatUtilities.cc:592 (set (mem/s:SI (plus:DI (reg:DI 0 ax [orig:91 ivtmp.477 ] [91])
                (const_int 32 [0x20])) [5 <variable>.endInd+0 S4 A8])
        (reg:SI 39 r10 [orig:109 D.35278 ] [109])) 40 {*movsi_1} (insn_list:REG_DEP_ANTI 542 (insn_list:REG_DEP_ANTI 568 (insn_list:REG_DEP_TRUE 576 (nil))))
    (expr_list:REG_DEAD (reg:SI 39 r10 [orig:109 D.35278 ] [109])
        (nil)))

(note:HI 582 581 583 30 ("./CppStatUtilities.cc") 594)

(insn 583 582 1944 30 ./CppStatUtilities.cc:594 (set (reg:SI 41 r12 [orig:108 D.35285 ] [108])
        (mem:SI (reg/f:DI 43 r14 [orig:113 D.35200 ] [113]) [5 S4 A32])) 40 {*movsi_1} (insn_list:REG_DEP_ANTI 1759 (insn_list:REG_DEP_OUTPUT 569 (insn_list:REG_DEP_TRUE 574 (insn_list:REG_DEP_TRUE 581 (nil)))))
    (expr_list:REG_EQUIV (mem:SI (reg/f:DI 43 r14 [orig:113 D.35200 ] [113]) [5 S4 A32])
        (nil)))

(note 1944 583 1760 30 ("./CppStatUtilities.cc") 588)

(insn:TI 1760 1944 1945 30 ./CppStatUtilities.cc:588 (set (mem/s:DI (plus:DI (reg:DI 0 ax [orig:91 ivtmp.477 ] [91])
                (const_int 24 [0x18])) [3 <variable>.startVal+0 S8 A8])
        (reg:DI 5 di [154])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 1759 (nil))
    (expr_list:REG_DEAD (reg:DI 5 di [154])
        (nil)))

(note 1945 1760 1761 30 ("./CppStatUtilities.cc") 591)

(insn 1761 1945 1946 30 ./CppStatUtilities.cc:591 (set (reg:DI 40 r11 [157])
        (mem:DI (plus:DI (mult:DI (reg:DI 37 r8 [orig:156 D.35278 ] [156])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 3 bx [orig:116 x ] [116])) [3 S8 A64])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 577 (insn_list:REG_DEP_TRUE 1760 (nil)))
    (expr_list:REG_DEAD (reg:DI 37 r8 [orig:156 D.35278 ] [156])
        (nil)))

(note 1946 1761 563 30 ("./CppStatUtilities.cc") 586)

(insn 563 1946 593 30 (parallel [
            (set (reg:SI 4 si [174])
                (and:SI (reg:SI 4 si [174])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) 299 {*andsi_1} (insn_list:REG_DEP_TRUE 1758 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 593 563 587 30 ./CppStatUtilities.cc:586 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg/v:SI 38 r9 [163])
            (const_int 1 [0x1]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_OUTPUT 563 (insn_list:REG_DEP_TRUE 542 (nil)))
    (nil))

(note:HI 587 593 590 30 ("./CppStatUtilities.cc") 595)

(insn 590 587 1765 30 ./CppStatUtilities.cc:595 (set (reg:DI 37 r8 [orig:199 ivtmp.471 ] [199])
        (const_int 1 [0x1])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 1761 (insn_list:REG_DEP_OUTPUT 577 (nil)))
    (nil))

(insn 1765 590 588 30 ./CppStatUtilities.cc:595 (set (reg/f:DI 5 di [orig:203 ivtmp.477 ] [203])
        (plus:DI (reg/f:DI 2 cx [orig:91 ivtmp.477 ] [91])
            (const_int 48 [0x30]))) 196 {*lea_2_rex64} (insn_list:REG_DEP_ANTI 1760 (insn_list:REG_DEP_OUTPUT 1759 (nil)))
    (nil))

(insn:TI 588 1765 1947 30 ./CppStatUtilities.cc:595 (set (mem/s:SI (reg/f:DI 2 cx [orig:91 ivtmp.477 ] [91]) [5 <variable>.maxInd+0 S4 A8])
        (reg:SI 41 r12 [orig:108 D.35285 ] [108])) 40 {*movsi_1} (insn_list:REG_DEP_ANTI 542 (insn_list:REG_DEP_ANTI 568 (insn_list:REG_DEP_ANTI 576 (insn_list:REG_DEP_TRUE 583 (nil)))))
    (nil))

(note 1947 588 1762 30 ("./CppStatUtilities.cc") 591)

(insn:TI 1762 1947 1948 30 ./CppStatUtilities.cc:591 (set (mem/s:DI (plus:DI (reg:DI 0 ax [orig:91 ivtmp.477 ] [91])
                (const_int 40 [0x28])) [3 <variable>.endVal+0 S8 A8])
        (reg:DI 40 r11 [157])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 1759 (insn_list:REG_DEP_TRUE 1761 (nil)))
    (expr_list:REG_DEAD (reg:DI 40 r11 [157])
        (expr_list:REG_DEAD (reg:DI 0 ax [orig:91 ivtmp.477 ] [91])
            (nil))))

(note 1948 1762 584 30 ("./CppStatUtilities.cc") 594)

(insn 584 1948 1763 30 ./CppStatUtilities.cc:594 (set (reg:DI 0 ax [orig:158 D.35285 ] [158])
        (sign_extend:DI (reg:SI 41 r12 [orig:108 D.35285 ] [108]))) 115 {extendsidi2_rex64} (insn_list:REG_DEP_ANTI 1760 (insn_list:REG_DEP_ANTI 574 (insn_list:REG_DEP_ANTI 1762 (insn_list:REG_DEP_ANTI 581 (insn_list:REG_DEP_TRUE 583 (nil))))))
    (expr_list:REG_DEAD (reg:SI 41 r12 [orig:108 D.35285 ] [108])
        (nil)))

(insn:TI 1763 584 2123 30 ./CppStatUtilities.cc:594 (set (reg:DI 44 r15 [159])
        (mem:DI (plus:DI (mult:DI (reg:DI 0 ax [orig:158 D.35285 ] [158])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 3 bx [orig:116 x ] [116])) [3 S8 A64])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 542 (insn_list:REG_DEP_TRUE 584 (insn_list:REG_DEP_TRUE 1760 (insn_list:REG_DEP_TRUE 1762 (nil)))))
    (expr_list:REG_DEAD (reg:DI 0 ax [orig:158 D.35285 ] [158])
        (nil)))

(note 2123 1763 1764 30 ( nPeaks (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 1764 2123 592 30 ./CppStatUtilities.cc:594 (set (mem/s:DI (plus:DI (reg/f:DI 2 cx [orig:91 ivtmp.477 ] [91])
                (const_int 8 [0x8])) [3 <variable>.maxVal+0 S8 A8])
        (reg:DI 44 r15 [159])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 1759 (insn_list:REG_DEP_ANTI 1761 (insn_list:REG_DEP_TRUE 1763 (nil))))
    (expr_list:REG_DEAD (reg:DI 44 r15 [159])
        (nil)))

(note:HI 592 1764 594 30 ("./CppStatUtilities.cc") 586)

(jump_insn 594 592 724 30 ./CppStatUtilities.cc:586 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 429)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 542 (insn_list:REG_DEP_ANTI 1758 (insn_list:REG_DEP_ANTI 563 (insn_list:REG_DEP_ANTI 568 (insn_list:REG_DEP_ANTI 569 (insn_list:REG_DEP_ANTI 1759 (insn_list:REG_DEP_ANTI 576 (insn_list:REG_DEP_ANTI 577 (insn_list:REG_DEP_ANTI 1761 (insn_list:REG_DEP_ANTI 583 (insn_list:REG_DEP_ANTI 584 (insn_list:REG_DEP_ANTI 1763 (insn_list:REG_DEP_ANTI 590 (insn_list:REG_DEP_ANTI 1765 (insn_list:REG_DEP_TRUE 593 (insn_list:REG_DEP_ANTI 1760 (insn_list:REG_DEP_ANTI 574 (insn_list:REG_DEP_ANTI 1762 (insn_list:REG_DEP_ANTI 581 (insn_list:REG_DEP_ANTI 1764 (insn_list:REG_DEP_ANTI 588 (nil))))))))))))))))))))))
    (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
            (nil))))
;; End of basic block 30, registers live:
 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 42 [r13] 43 [r14]

;; Start of basic block 31, registers live: 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 42 [r13] 43 [r14]
(note:HI 724 594 722 31 [bb 31] NOTE_INSN_BASIC_BLOCK)

(insn:TI 722 724 723 31 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 4 si [174])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (nil)
    (nil))

(jump_insn:TI 723 722 683 31 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 394)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 722 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 2500 [0x9c4])
            (nil))))
;; End of basic block 31, registers live:
 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 42 [r13] 43 [r14]

;; Start of basic block 32, registers live: 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 42 [r13] 43 [r14]
(note:HI 683 723 681 32 [bb 32] NOTE_INSN_BASIC_BLOCK)

(insn:TI 681 683 682 32 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 4 si [174])
            (const_int 1 [0x1]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 682 681 642 32 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1566)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 681 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 3333 [0xd05])
            (nil))))
;; End of basic block 32, registers live:
 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 42 [r13] 43 [r14]

;; Start of basic block 33, registers live: 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 42 [r13] 43 [r14]
(note:HI 642 682 640 33 [bb 33] NOTE_INSN_BASIC_BLOCK)

(insn:TI 640 642 641 33 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 4 si [174])
            (const_int 2 [0x2]))) 5 {*cmpsi_1_insn} (nil)
    (expr_list:REG_DEAD (reg:SI 4 si [174])
        (nil)))

(jump_insn:TI 641 640 632 33 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1567)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 640 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 33, registers live:
 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 42 [r13] 43 [r14]

;; Start of basic block 34, registers live: 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 42 [r13] 43 [r14]
(note:HI 632 641 603 34 [bb 34] NOTE_INSN_BASIC_BLOCK)

(note:HI 603 632 604 34 NOTE_INSN_DELETED)

(note:HI 604 603 605 34 ("./CppStatUtilities.cc") 588)

(insn:TI 605 604 624 34 ./CppStatUtilities.cc:588 (set (reg:SI 41 r12 [247])
        (mem:SI (plus:DI (reg/f:DI 42 r13 [orig:114 D.35196 ] [114])
                (const_int 4 [0x4])) [5 S4 A32])) 40 {*movsi_1} (nil)
    (expr_list:REG_EQUIV (mem:SI (plus:DI (reg/f:DI 42 r13 [orig:114 D.35196 ] [114])
                (const_int 4 [0x4])) [5 S4 A32])
        (nil)))

(note:HI 624 605 627 34 ("./CppStatUtilities.cc") 595)

(insn 627 624 1949 34 ./CppStatUtilities.cc:595 (set (strict_low_part (reg:QI 37 r8))
        (const_int 2 [0x2])) 58 {*movstrictqi_1} (nil)
    (expr_list:REG_EQUAL (const_int 2 [0x2])
        (nil)))

(note 1949 627 606 34 ("./CppStatUtilities.cc") 588)

(insn:TI 606 1949 610 34 ./CppStatUtilities.cc:588 (set (reg:DI 44 r15 [248])
        (sign_extend:DI (reg:SI 41 r12 [247]))) 115 {extendsidi2_rex64} (insn_list:REG_DEP_TRUE 605 (nil))
    (nil))

(note:HI 610 606 611 34 ("./CppStatUtilities.cc") 589)

(insn 611 610 612 34 ./CppStatUtilities.cc:589 (set (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:203 ivtmp.477 ] [203])
                (const_int 16 [0x10])) [5 <variable>.startInd+0 S4 A8])
        (reg:SI 41 r12 [247])) 40 {*movsi_1} (insn_list:REG_DEP_TRUE 605 (nil))
    (expr_list:REG_DEAD (reg:SI 41 r12 [247])
        (nil)))

(note:HI 612 611 613 34 ("./CppStatUtilities.cc") 591)

(insn 613 612 1950 34 ./CppStatUtilities.cc:591 (set (reg:SI 39 r10 [orig:250 D.35278 ] [250])
        (mem:SI (plus:DI (reg/f:DI 6 bp [orig:112 D.35203 ] [112])
                (const_int 4 [0x4])) [5 S4 A32])) 40 {*movsi_1} (insn_list:REG_DEP_TRUE 611 (nil))
    (expr_list:REG_EQUIV (mem:SI (plus:DI (reg/f:DI 6 bp [orig:112 D.35203 ] [112])
                (const_int 4 [0x4])) [5 S4 A32])
        (nil)))

(note 1950 613 1751 34 ("./CppStatUtilities.cc") 588)

(insn:TI 1751 1950 617 34 ./CppStatUtilities.cc:588 (set (reg:DI 4 si [249])
        (mem:DI (plus:DI (mult:DI (reg:DI 44 r15 [248])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 3 bx [orig:116 x ] [116])) [3 S8 A64])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 606 (nil))
    (expr_list:REG_DEAD (reg:DI 44 r15 [248])
        (nil)))

(note:HI 617 1751 618 34 ("./CppStatUtilities.cc") 592)

(insn:TI 618 617 1951 34 ./CppStatUtilities.cc:592 (set (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:203 ivtmp.477 ] [203])
                (const_int 32 [0x20])) [5 <variable>.endInd+0 S4 A8])
        (reg:SI 39 r10 [orig:250 D.35278 ] [250])) 40 {*movsi_1} (insn_list:REG_DEP_ANTI 605 (insn_list:REG_DEP_TRUE 613 (nil)))
    (nil))

(note 1951 618 614 34 ("./CppStatUtilities.cc") 591)

(insn 614 1951 1952 34 ./CppStatUtilities.cc:591 (set (reg:DI 1 dx [orig:251 D.35278 ] [251])
        (sign_extend:DI (reg:SI 39 r10 [orig:250 D.35278 ] [250]))) 115 {extendsidi2_rex64} (insn_list:REG_DEP_TRUE 613 (nil))
    (expr_list:REG_DEAD (reg:SI 39 r10 [orig:250 D.35278 ] [250])
        (nil)))

(note 1952 614 1752 34 ("./CppStatUtilities.cc") 588)

(insn:TI 1752 1952 619 34 ./CppStatUtilities.cc:588 (set (mem/s:DI (plus:DI (reg/f:DI 5 di [orig:203 ivtmp.477 ] [203])
                (const_int 24 [0x18])) [3 <variable>.startVal+0 S8 A8])
        (reg:DI 4 si [249])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 1751 (nil))
    (expr_list:REG_DEAD (reg:DI 4 si [249])
        (nil)))

(note:HI 619 1752 620 34 ("./CppStatUtilities.cc") 594)

(insn 620 619 1953 34 ./CppStatUtilities.cc:594 (set (reg:SI 4 si [orig:253 D.35285 ] [253])
        (mem:SI (plus:DI (reg/f:DI 43 r14 [orig:113 D.35200 ] [113])
                (const_int 4 [0x4])) [5 S4 A32])) 40 {*movsi_1} (insn_list:REG_DEP_ANTI 1752 (insn_list:REG_DEP_OUTPUT 1751 (insn_list:REG_DEP_TRUE 611 (insn_list:REG_DEP_TRUE 618 (nil)))))
    (expr_list:REG_EQUIV (mem:SI (plus:DI (reg/f:DI 43 r14 [orig:113 D.35200 ] [113])
                (const_int 4 [0x4])) [5 S4 A32])
        (nil)))

(note 1953 620 1753 34 ("./CppStatUtilities.cc") 591)

(insn:TI 1753 1953 1954 34 ./CppStatUtilities.cc:591 (set (reg:DI 40 r11 [252])
        (mem:DI (plus:DI (mult:DI (reg:DI 1 dx [orig:251 D.35278 ] [251])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 3 bx [orig:116 x ] [116])) [3 S8 A64])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 614 (insn_list:REG_DEP_TRUE 1752 (nil)))
    (expr_list:REG_DEAD (reg:DI 1 dx [orig:251 D.35278 ] [251])
        (nil)))

(note 1954 1753 621 34 ("./CppStatUtilities.cc") 594)

(insn:TI 621 1954 1955 34 ./CppStatUtilities.cc:594 (set (reg:DI 0 ax [orig:254 D.35285 ] [254])
        (sign_extend:DI (reg:SI 4 si [orig:253 D.35285 ] [253]))) 115 {extendsidi2_rex64} (insn_list:REG_DEP_TRUE 620 (nil))
    (nil))

(note 1955 621 625 34 ("./CppStatUtilities.cc") 595)

(insn 625 1955 1956 34 ./CppStatUtilities.cc:595 (set (mem/s:SI (plus:DI (reg/f:DI 2 cx [orig:91 ivtmp.477 ] [91])
                (const_int 48 [0x30])) [5 <variable>.maxInd+0 S4 A8])
        (reg:SI 4 si [orig:253 D.35285 ] [253])) 40 {*movsi_1} (insn_list:REG_DEP_ANTI 605 (insn_list:REG_DEP_ANTI 613 (insn_list:REG_DEP_TRUE 620 (nil))))
    (expr_list:REG_DEAD (reg:SI 4 si [orig:253 D.35285 ] [253])
        (nil)))

(note 1956 625 1754 34 ("./CppStatUtilities.cc") 591)

(insn:TI 1754 1956 1957 34 ./CppStatUtilities.cc:591 (set (mem/s:DI (plus:DI (reg/f:DI 5 di [orig:203 ivtmp.477 ] [203])
                (const_int 40 [0x28])) [3 <variable>.endVal+0 S8 A8])
        (reg:DI 40 r11 [252])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 1751 (insn_list:REG_DEP_TRUE 1753 (nil)))
    (expr_list:REG_DEAD (reg:DI 40 r11 [252])
        (nil)))

(note 1957 1754 1755 34 ("./CppStatUtilities.cc") 594)

(insn 1755 1957 1756 34 ./CppStatUtilities.cc:594 (set (reg:DI 44 r15 [255])
        (mem:DI (plus:DI (mult:DI (reg:DI 0 ax [orig:254 D.35285 ] [254])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 3 bx [orig:116 x ] [116])) [3 S8 A64])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 1751 (insn_list:REG_DEP_OUTPUT 606 (insn_list:REG_DEP_TRUE 621 (insn_list:REG_DEP_TRUE 1752 (insn_list:REG_DEP_TRUE 1754 (nil))))))
    (expr_list:REG_DEAD (reg:DI 0 ax [orig:254 D.35285 ] [254])
        (nil)))

(insn:TI 1756 1755 1958 34 ./CppStatUtilities.cc:594 (set (mem/s:DI (plus:DI (reg/f:DI 5 di [orig:203 ivtmp.477 ] [203])
                (const_int 8 [0x8])) [3 <variable>.maxVal+0 S8 A8])
        (reg:DI 44 r15 [255])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 1751 (insn_list:REG_DEP_ANTI 1753 (insn_list:REG_DEP_TRUE 1755 (nil))))
    (expr_list:REG_DEAD (reg:DI 44 r15 [255])
        (expr_list:REG_DEAD (reg/f:DI 5 di [orig:203 ivtmp.477 ] [203])
            (nil))))

(note 1958 1756 1757 34 ("./CppStatUtilities.cc") 595)

(insn 1757 1958 629 34 ./CppStatUtilities.cc:595 (set (reg/f:DI 5 di [orig:203 ivtmp.477 ] [203])
        (plus:DI (reg/f:DI 2 cx [orig:91 ivtmp.477 ] [91])
            (const_int 96 [0x60]))) 196 {*lea_2_rex64} (insn_list:REG_DEP_ANTI 1752 (insn_list:REG_DEP_ANTI 611 (insn_list:REG_DEP_ANTI 1754 (insn_list:REG_DEP_ANTI 618 (insn_list:REG_DEP_ANTI 1756 (nil))))))
    (expr_list:REG_DEAD (reg/f:DI 2 cx [orig:91 ivtmp.477 ] [91])
        (nil)))

(note:HI 629 1757 1567 34 ("./CppStatUtilities.cc") 586)
;; End of basic block 34, registers live:
 3 [bx] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 42 [r13] 43 [r14]

;; Start of basic block 35, registers live: 3 [bx] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 42 [r13] 43 [r14]
(code_label:HI 1567 629 673 35 306 "" [1 uses])

(note:HI 673 1567 644 35 [bb 35] NOTE_INSN_BASIC_BLOCK)

(note:HI 644 673 645 35 NOTE_INSN_DELETED)

(note:HI 645 644 646 35 ("./CppStatUtilities.cc") 588)

(insn:TI 646 645 651 35 ./CppStatUtilities.cc:588 (set (reg:SI 4 si [257])
        (mem:SI (plus:DI (mult:DI (reg:DI 37 r8 [orig:199 ivtmp.471 ] [199])
                    (const_int 4 [0x4]))
                (reg/f:DI 42 r13 [orig:114 D.35196 ] [114])) [5 S4 A32])) 40 {*movsi_1} (nil)
    (expr_list:REG_EQUIV (mem:SI (plus:DI (mult:DI (reg:DI 37 r8 [orig:199 ivtmp.471 ] [199])
                    (const_int 4 [0x4]))
                (reg/f:DI 42 r13 [orig:114 D.35196 ] [114])) [5 S4 A32])
        (nil)))

(note:HI 651 646 652 35 ("./CppStatUtilities.cc") 589)

(insn:TI 652 651 1959 35 ./CppStatUtilities.cc:589 (set (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:203 ivtmp.477 ] [203])
                (const_int 16 [0x10])) [5 <variable>.startInd+0 S4 A8])
        (reg:SI 4 si [257])) 40 {*movsi_1} (insn_list:REG_DEP_TRUE 646 (nil))
    (nil))

(note 1959 652 647 35 ("./CppStatUtilities.cc") 588)

(insn 647 1959 653 35 ./CppStatUtilities.cc:588 (set (reg:DI 2 cx [258])
        (sign_extend:DI (reg:SI 4 si [257]))) 115 {extendsidi2_rex64} (insn_list:REG_DEP_TRUE 646 (nil))
    (expr_list:REG_DEAD (reg:SI 4 si [257])
        (nil)))

(note:HI 653 647 654 35 ("./CppStatUtilities.cc") 591)

(insn 654 653 1960 35 ./CppStatUtilities.cc:591 (set (reg:SI 40 r11 [orig:260 D.35278 ] [260])
        (mem:SI (plus:DI (mult:DI (reg:DI 37 r8 [orig:199 ivtmp.471 ] [199])
                    (const_int 4 [0x4]))
                (reg/f:DI 6 bp [orig:112 D.35203 ] [112])) [5 S4 A32])) 40 {*movsi_1} (insn_list:REG_DEP_TRUE 652 (nil))
    (expr_list:REG_EQUIV (mem:SI (plus:DI (mult:DI (reg:DI 37 r8 [orig:199 ivtmp.471 ] [199])
                    (const_int 4 [0x4]))
                (reg/f:DI 6 bp [orig:112 D.35203 ] [112])) [5 S4 A32])
        (nil)))

(note 1960 654 1745 35 ("./CppStatUtilities.cc") 588)

(insn:TI 1745 1960 658 35 ./CppStatUtilities.cc:588 (set (reg:DI 44 r15 [259])
        (mem:DI (plus:DI (mult:DI (reg:DI 2 cx [258])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 3 bx [orig:116 x ] [116])) [3 S8 A64])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 647 (nil))
    (expr_list:REG_DEAD (reg:DI 2 cx [258])
        (nil)))

(note:HI 658 1745 659 35 ("./CppStatUtilities.cc") 592)

(insn:TI 659 658 1961 35 ./CppStatUtilities.cc:592 (set (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:203 ivtmp.477 ] [203])
                (const_int 32 [0x20])) [5 <variable>.endInd+0 S4 A8])
        (reg:SI 40 r11 [orig:260 D.35278 ] [260])) 40 {*movsi_1} (insn_list:REG_DEP_ANTI 646 (insn_list:REG_DEP_TRUE 654 (nil)))
    (nil))

(note 1961 659 655 35 ("./CppStatUtilities.cc") 591)

(insn 655 1961 660 35 ./CppStatUtilities.cc:591 (set (reg:DI 41 r12 [orig:261 D.35278 ] [261])
        (sign_extend:DI (reg:SI 40 r11 [orig:260 D.35278 ] [260]))) 115 {extendsidi2_rex64} (insn_list:REG_DEP_TRUE 654 (nil))
    (expr_list:REG_DEAD (reg:SI 40 r11 [orig:260 D.35278 ] [260])
        (nil)))

(note:HI 660 655 661 35 ("./CppStatUtilities.cc") 594)

(insn 661 660 1962 35 ./CppStatUtilities.cc:594 (set (reg:SI 2 cx [orig:263 D.35285 ] [263])
        (mem:SI (plus:DI (mult:DI (reg:DI 37 r8 [orig:199 ivtmp.471 ] [199])
                    (const_int 4 [0x4]))
                (reg/f:DI 43 r14 [orig:113 D.35200 ] [113])) [5 S4 A32])) 40 {*movsi_1} (insn_list:REG_DEP_ANTI 1745 (insn_list:REG_DEP_OUTPUT 647 (insn_list:REG_DEP_TRUE 652 (insn_list:REG_DEP_TRUE 659 (nil)))))
    (expr_list:REG_EQUIV (mem:SI (plus:DI (mult:DI (reg:DI 37 r8 [orig:199 ivtmp.471 ] [199])
                    (const_int 4 [0x4]))
                (reg/f:DI 43 r14 [orig:113 D.35200 ] [113])) [5 S4 A32])
        (nil)))

(note 1962 661 1746 35 ("./CppStatUtilities.cc") 588)

(insn:TI 1746 1962 1963 35 ./CppStatUtilities.cc:588 (set (mem/s:DI (plus:DI (reg/f:DI 5 di [orig:203 ivtmp.477 ] [203])
                (const_int 24 [0x18])) [3 <variable>.startVal+0 S8 A8])
        (reg:DI 44 r15 [259])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 1745 (nil))
    (expr_list:REG_DEAD (reg:DI 44 r15 [259])
        (nil)))

(note 1963 1746 1747 35 ("./CppStatUtilities.cc") 591)

(insn 1747 1963 665 35 ./CppStatUtilities.cc:591 (set (reg:DI 1 dx [262])
        (mem:DI (plus:DI (mult:DI (reg:DI 41 r12 [orig:261 D.35278 ] [261])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 3 bx [orig:116 x ] [116])) [3 S8 A64])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 655 (insn_list:REG_DEP_TRUE 1746 (nil)))
    (expr_list:REG_DEAD (reg:DI 41 r12 [orig:261 D.35278 ] [261])
        (nil)))

(note:HI 665 1747 668 35 ("./CppStatUtilities.cc") 595)

(insn 668 665 1964 35 ./CppStatUtilities.cc:595 (parallel [
            (set (reg:DI 37 r8 [orig:199 ivtmp.471 ] [199])
                (plus:DI (reg:DI 37 r8 [orig:199 ivtmp.471 ] [199])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 646 (insn_list:REG_DEP_ANTI 654 (insn_list:REG_DEP_ANTI 661 (nil))))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(note 1964 668 662 35 ("./CppStatUtilities.cc") 594)

(insn:TI 662 1964 1965 35 ./CppStatUtilities.cc:594 (set (reg:DI 39 r10 [orig:264 D.35285 ] [264])
        (sign_extend:DI (reg:SI 2 cx [orig:263 D.35285 ] [263]))) 115 {extendsidi2_rex64} (insn_list:REG_DEP_TRUE 661 (nil))
    (nil))

(note 1965 662 666 35 ("./CppStatUtilities.cc") 595)

(insn 666 1965 1966 35 ./CppStatUtilities.cc:595 (set (mem/s:SI (reg/f:DI 5 di [orig:203 ivtmp.477 ] [203]) [5 <variable>.maxInd+0 S4 A8])
        (reg:SI 2 cx [orig:263 D.35285 ] [263])) 40 {*movsi_1} (insn_list:REG_DEP_ANTI 646 (insn_list:REG_DEP_ANTI 654 (insn_list:REG_DEP_TRUE 661 (nil))))
    (expr_list:REG_DEAD (reg:SI 2 cx [orig:263 D.35285 ] [263])
        (nil)))

(note 1966 666 1748 35 ("./CppStatUtilities.cc") 591)

(insn:TI 1748 1966 1967 35 ./CppStatUtilities.cc:591 (set (mem/s:DI (plus:DI (reg/f:DI 5 di [orig:203 ivtmp.477 ] [203])
                (const_int 40 [0x28])) [3 <variable>.endVal+0 S8 A8])
        (reg:DI 1 dx [262])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 1745 (insn_list:REG_DEP_TRUE 1747 (nil)))
    (expr_list:REG_DEAD (reg:DI 1 dx [262])
        (nil)))

(note 1967 1748 1749 35 ("./CppStatUtilities.cc") 594)

(insn 1749 1967 1750 35 ./CppStatUtilities.cc:594 (set (reg:DI 0 ax [265])
        (mem:DI (plus:DI (mult:DI (reg:DI 39 r10 [orig:264 D.35285 ] [264])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 3 bx [orig:116 x ] [116])) [3 S8 A64])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 662 (insn_list:REG_DEP_TRUE 1746 (insn_list:REG_DEP_TRUE 1748 (nil))))
    (expr_list:REG_DEAD (reg:DI 39 r10 [orig:264 D.35285 ] [264])
        (nil)))

(insn:TI 1750 1749 1968 35 ./CppStatUtilities.cc:594 (set (mem/s:DI (plus:DI (reg/f:DI 5 di [orig:203 ivtmp.477 ] [203])
                (const_int 8 [0x8])) [3 <variable>.maxVal+0 S8 A8])
        (reg:DI 0 ax [265])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 1745 (insn_list:REG_DEP_ANTI 1747 (insn_list:REG_DEP_TRUE 1749 (nil))))
    (expr_list:REG_DEAD (reg:DI 0 ax [265])
        (nil)))

(note 1968 1750 669 35 ("./CppStatUtilities.cc") 595)

(insn 669 1968 670 35 ./CppStatUtilities.cc:595 (parallel [
            (set (reg/f:DI 5 di [orig:203 ivtmp.477 ] [203])
                (plus:DI (reg/f:DI 5 di [orig:203 ivtmp.477 ] [203])
                    (const_int 48 [0x30])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 1746 (insn_list:REG_DEP_ANTI 652 (insn_list:REG_DEP_ANTI 1748 (insn_list:REG_DEP_ANTI 659 (insn_list:REG_DEP_ANTI 1750 (insn_list:REG_DEP_ANTI 666 (nil)))))))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(note:HI 670 669 1566 35 ("./CppStatUtilities.cc") 586)
;; End of basic block 35, registers live:
 3 [bx] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 42 [r13] 43 [r14]

;; Start of basic block 36, registers live: 3 [bx] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 42 [r13] 43 [r14]
(code_label:HI 1566 670 714 36 305 "" [1 uses])

(note:HI 714 1566 685 36 [bb 36] NOTE_INSN_BASIC_BLOCK)

(note:HI 685 714 686 36 NOTE_INSN_DELETED)

(note:HI 686 685 687 36 ("./CppStatUtilities.cc") 588)

(insn:TI 687 686 692 36 ./CppStatUtilities.cc:588 (set (reg:SI 2 cx [267])
        (mem:SI (plus:DI (mult:DI (reg:DI 37 r8 [orig:199 ivtmp.471 ] [199])
                    (const_int 4 [0x4]))
                (reg/f:DI 42 r13 [orig:114 D.35196 ] [114])) [5 S4 A32])) 40 {*movsi_1} (nil)
    (expr_list:REG_EQUIV (mem:SI (plus:DI (mult:DI (reg:DI 37 r8 [orig:199 ivtmp.471 ] [199])
                    (const_int 4 [0x4]))
                (reg/f:DI 42 r13 [orig:114 D.35196 ] [114])) [5 S4 A32])
        (nil)))

(note:HI 692 687 693 36 ("./CppStatUtilities.cc") 589)

(insn:TI 693 692 1969 36 ./CppStatUtilities.cc:589 (set (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:203 ivtmp.477 ] [203])
                (const_int 16 [0x10])) [5 <variable>.startInd+0 S4 A8])
        (reg:SI 2 cx [267])) 40 {*movsi_1} (insn_list:REG_DEP_TRUE 687 (nil))
    (nil))

(note 1969 693 688 36 ("./CppStatUtilities.cc") 588)

(insn 688 1969 694 36 ./CppStatUtilities.cc:588 (set (reg:DI 39 r10 [268])
        (sign_extend:DI (reg:SI 2 cx [267]))) 115 {extendsidi2_rex64} (insn_list:REG_DEP_TRUE 687 (nil))
    (expr_list:REG_DEAD (reg:SI 2 cx [267])
        (nil)))

(note:HI 694 688 695 36 ("./CppStatUtilities.cc") 591)

(insn 695 694 1970 36 ./CppStatUtilities.cc:591 (set (reg:SI 41 r12 [orig:270 D.35278 ] [270])
        (mem:SI (plus:DI (mult:DI (reg:DI 37 r8 [orig:199 ivtmp.471 ] [199])
                    (const_int 4 [0x4]))
                (reg/f:DI 6 bp [orig:112 D.35203 ] [112])) [5 S4 A32])) 40 {*movsi_1} (insn_list:REG_DEP_TRUE 693 (nil))
    (expr_list:REG_EQUIV (mem:SI (plus:DI (mult:DI (reg:DI 37 r8 [orig:199 ivtmp.471 ] [199])
                    (const_int 4 [0x4]))
                (reg/f:DI 6 bp [orig:112 D.35203 ] [112])) [5 S4 A32])
        (nil)))

(note 1970 695 1738 36 ("./CppStatUtilities.cc") 588)

(insn:TI 1738 1970 699 36 ./CppStatUtilities.cc:588 (set (reg:DI 0 ax [269])
        (mem:DI (plus:DI (mult:DI (reg:DI 39 r10 [268])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 3 bx [orig:116 x ] [116])) [3 S8 A64])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 688 (nil))
    (expr_list:REG_DEAD (reg:DI 39 r10 [268])
        (nil)))

(note:HI 699 1738 700 36 ("./CppStatUtilities.cc") 592)

(insn:TI 700 699 1971 36 ./CppStatUtilities.cc:592 (set (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:203 ivtmp.477 ] [203])
                (const_int 32 [0x20])) [5 <variable>.endInd+0 S4 A8])
        (reg:SI 41 r12 [orig:270 D.35278 ] [270])) 40 {*movsi_1} (insn_list:REG_DEP_ANTI 687 (insn_list:REG_DEP_TRUE 695 (nil)))
    (nil))

(note 1971 700 696 36 ("./CppStatUtilities.cc") 591)

(insn 696 1971 701 36 ./CppStatUtilities.cc:591 (set (reg:DI 44 r15 [orig:271 D.35278 ] [271])
        (sign_extend:DI (reg:SI 41 r12 [orig:270 D.35278 ] [270]))) 115 {extendsidi2_rex64} (insn_list:REG_DEP_TRUE 695 (nil))
    (expr_list:REG_DEAD (reg:SI 41 r12 [orig:270 D.35278 ] [270])
        (nil)))

(note:HI 701 696 702 36 ("./CppStatUtilities.cc") 594)

(insn 702 701 1972 36 ./CppStatUtilities.cc:594 (set (reg:SI 39 r10 [orig:273 D.35285 ] [273])
        (mem:SI (plus:DI (mult:DI (reg:DI 37 r8 [orig:199 ivtmp.471 ] [199])
                    (const_int 4 [0x4]))
                (reg/f:DI 43 r14 [orig:113 D.35200 ] [113])) [5 S4 A32])) 40 {*movsi_1} (insn_list:REG_DEP_ANTI 1738 (insn_list:REG_DEP_OUTPUT 688 (insn_list:REG_DEP_TRUE 693 (insn_list:REG_DEP_TRUE 700 (nil)))))
    (expr_list:REG_EQUIV (mem:SI (plus:DI (mult:DI (reg:DI 37 r8 [orig:199 ivtmp.471 ] [199])
                    (const_int 4 [0x4]))
                (reg/f:DI 43 r14 [orig:113 D.35200 ] [113])) [5 S4 A32])
        (nil)))

(note 1972 702 1739 36 ("./CppStatUtilities.cc") 588)

(insn:TI 1739 1972 1973 36 ./CppStatUtilities.cc:588 (set (mem/s:DI (plus:DI (reg/f:DI 5 di [orig:203 ivtmp.477 ] [203])
                (const_int 24 [0x18])) [3 <variable>.startVal+0 S8 A8])
        (reg:DI 0 ax [269])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 1738 (nil))
    (expr_list:REG_DEAD (reg:DI 0 ax [269])
        (nil)))

(note 1973 1739 1740 36 ("./CppStatUtilities.cc") 591)

(insn 1740 1973 706 36 ./CppStatUtilities.cc:591 (set (reg:DI 4 si [272])
        (mem:DI (plus:DI (mult:DI (reg:DI 44 r15 [orig:271 D.35278 ] [271])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 3 bx [orig:116 x ] [116])) [3 S8 A64])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 696 (insn_list:REG_DEP_TRUE 1739 (nil)))
    (expr_list:REG_DEAD (reg:DI 44 r15 [orig:271 D.35278 ] [271])
        (nil)))

(note:HI 706 1740 1744 36 ("./CppStatUtilities.cc") 595)

(insn 1744 706 2124 36 ./CppStatUtilities.cc:595 (set (reg/v:SI 0 ax [orig:276 i.505 ] [276])
        (subreg:SI (plus:DI (reg:DI 37 r8 [orig:199 ivtmp.471 ] [199])
                (const_int 1 [0x1])) 0)) 194 {*lea_1_rex64} (insn_list:REG_DEP_ANTI 1739 (insn_list:REG_DEP_OUTPUT 1738 (nil)))
    (nil))

(note 2124 1744 709 36 ( i.505 (expr_list:REG_DEP_TRUE (reg/v:SI 0 ax [orig:276 i.505 ] [276])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 709 2124 1974 36 ./CppStatUtilities.cc:595 (parallel [
            (set (reg:DI 37 r8 [orig:199 ivtmp.471 ] [199])
                (plus:DI (reg:DI 37 r8 [orig:199 ivtmp.471 ] [199])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 687 (insn_list:REG_DEP_ANTI 695 (insn_list:REG_DEP_ANTI 702 (insn_list:REG_DEP_ANTI 1744 (nil)))))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(note 1974 709 703 36 ("./CppStatUtilities.cc") 594)

(insn:TI 703 1974 1975 36 ./CppStatUtilities.cc:594 (set (reg:DI 1 dx [orig:274 D.35285 ] [274])
        (sign_extend:DI (reg:SI 39 r10 [orig:273 D.35285 ] [273]))) 115 {extendsidi2_rex64} (insn_list:REG_DEP_TRUE 702 (nil))
    (nil))

(note 1975 703 707 36 ("./CppStatUtilities.cc") 595)

(insn 707 1975 1976 36 ./CppStatUtilities.cc:595 (set (mem/s:SI (reg/f:DI 5 di [orig:203 ivtmp.477 ] [203]) [5 <variable>.maxInd+0 S4 A8])
        (reg:SI 39 r10 [orig:273 D.35285 ] [273])) 40 {*movsi_1} (insn_list:REG_DEP_ANTI 687 (insn_list:REG_DEP_ANTI 695 (insn_list:REG_DEP_TRUE 702 (nil))))
    (expr_list:REG_DEAD (reg:SI 39 r10 [orig:273 D.35285 ] [273])
        (nil)))

(note 1976 707 1741 36 ("./CppStatUtilities.cc") 591)

(insn:TI 1741 1976 1977 36 ./CppStatUtilities.cc:591 (set (mem/s:DI (plus:DI (reg/f:DI 5 di [orig:203 ivtmp.477 ] [203])
                (const_int 40 [0x28])) [3 <variable>.endVal+0 S8 A8])
        (reg:DI 4 si [272])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 1738 (insn_list:REG_DEP_TRUE 1740 (nil)))
    (expr_list:REG_DEAD (reg:DI 4 si [272])
        (nil)))

(note 1977 1741 1742 36 ("./CppStatUtilities.cc") 594)

(insn 1742 1977 1743 36 ./CppStatUtilities.cc:594 (set (reg:DI 40 r11 [275])
        (mem:DI (plus:DI (mult:DI (reg:DI 1 dx [orig:274 D.35285 ] [274])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 3 bx [orig:116 x ] [116])) [3 S8 A64])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 703 (insn_list:REG_DEP_TRUE 1739 (insn_list:REG_DEP_TRUE 1741 (nil))))
    (expr_list:REG_DEAD (reg:DI 1 dx [orig:274 D.35285 ] [274])
        (nil)))

(insn:TI 1743 1742 1978 36 ./CppStatUtilities.cc:594 (set (mem/s:DI (plus:DI (reg/f:DI 5 di [orig:203 ivtmp.477 ] [203])
                (const_int 8 [0x8])) [3 <variable>.maxVal+0 S8 A8])
        (reg:DI 40 r11 [275])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 1738 (insn_list:REG_DEP_ANTI 1740 (insn_list:REG_DEP_TRUE 1742 (nil))))
    (expr_list:REG_DEAD (reg:DI 40 r11 [275])
        (nil)))

(note 1978 1743 710 36 ("./CppStatUtilities.cc") 595)

(insn 710 1978 711 36 ./CppStatUtilities.cc:595 (parallel [
            (set (reg/f:DI 5 di [orig:203 ivtmp.477 ] [203])
                (plus:DI (reg/f:DI 5 di [orig:203 ivtmp.477 ] [203])
                    (const_int 48 [0x30])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 1739 (insn_list:REG_DEP_ANTI 693 (insn_list:REG_DEP_ANTI 1741 (insn_list:REG_DEP_ANTI 700 (insn_list:REG_DEP_ANTI 1743 (insn_list:REG_DEP_ANTI 707 (nil)))))))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(note:HI 711 710 712 36 ("./CppStatUtilities.cc") 586)

(insn 712 711 713 36 ./CppStatUtilities.cc:586 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg/v:SI 38 r9 [163])
            (reg/v:SI 0 ax [orig:276 i.505 ] [276]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_OUTPUT 709 (insn_list:REG_DEP_OUTPUT 710 (insn_list:REG_DEP_TRUE 1744 (nil))))
    (expr_list:REG_DEAD (reg/v:SI 0 ax [orig:276 i.505 ] [276])
        (nil)))

(jump_insn:TI 713 712 394 36 ./CppStatUtilities.cc:586 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 429)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 687 (insn_list:REG_DEP_ANTI 688 (insn_list:REG_DEP_ANTI 1738 (insn_list:REG_DEP_ANTI 695 (insn_list:REG_DEP_ANTI 696 (insn_list:REG_DEP_ANTI 1740 (insn_list:REG_DEP_ANTI 702 (insn_list:REG_DEP_ANTI 703 (insn_list:REG_DEP_ANTI 1742 (insn_list:REG_DEP_ANTI 1744 (insn_list:REG_DEP_ANTI 709 (insn_list:REG_DEP_ANTI 710 (insn_list:REG_DEP_TRUE 712 (insn_list:REG_DEP_ANTI 1739 (insn_list:REG_DEP_ANTI 693 (insn_list:REG_DEP_ANTI 1741 (insn_list:REG_DEP_ANTI 700 (insn_list:REG_DEP_ANTI 1743 (insn_list:REG_DEP_ANTI 707 (nil))))))))))))))))))))
    (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
            (nil))))
;; End of basic block 36, registers live:
 3 [bx] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 42 [r13] 43 [r14]

;; Start of basic block 37, registers live: 3 [bx] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 42 [r13] 43 [r14]
(code_label:HI 394 713 395 37 223 "" [2 uses])

(note:HI 395 394 396 37 [bb 37] NOTE_INSN_BASIC_BLOCK)

(note:HI 396 395 399 37 NOTE_INSN_DELETED)

(note:HI 399 396 400 37 ("./CppStatUtilities.cc") 588)

(insn:TI 400 399 406 37 ./CppStatUtilities.cc:588 (set (reg:SI 41 r12 [200])
        (mem:SI (plus:DI (mult:DI (reg:DI 37 r8 [orig:199 ivtmp.471 ] [199])
                    (const_int 4 [0x4]))
                (reg/f:DI 42 r13 [orig:114 D.35196 ] [114])) [5 S4 A32])) 40 {*movsi_1} (nil)
    (expr_list:REG_EQUIV (mem:SI (plus:DI (mult:DI (reg:DI 37 r8 [orig:199 ivtmp.471 ] [199])
                    (const_int 4 [0x4]))
                (reg/f:DI 42 r13 [orig:114 D.35196 ] [114])) [5 S4 A32])
        (nil)))

(note:HI 406 400 408 37 ("./CppStatUtilities.cc") 589)

(insn:TI 408 406 1979 37 ./CppStatUtilities.cc:589 (set (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:203 ivtmp.477 ] [203])
                (const_int 16 [0x10])) [5 <variable>.startInd+0 S4 A8])
        (reg:SI 41 r12 [200])) 40 {*movsi_1} (insn_list:REG_DEP_TRUE 400 (nil))
    (nil))

(note 1979 408 401 37 ("./CppStatUtilities.cc") 588)

(insn 401 1979 409 37 ./CppStatUtilities.cc:588 (set (reg:DI 1 dx [201])
        (sign_extend:DI (reg:SI 41 r12 [200]))) 115 {extendsidi2_rex64} (insn_list:REG_DEP_TRUE 400 (nil))
    (expr_list:REG_DEAD (reg:SI 41 r12 [200])
        (nil)))

(note:HI 409 401 410 37 ("./CppStatUtilities.cc") 591)

(insn 410 409 1980 37 ./CppStatUtilities.cc:591 (set (reg:SI 2 cx [orig:204 D.35278 ] [204])
        (mem:SI (plus:DI (mult:DI (reg:DI 37 r8 [orig:199 ivtmp.471 ] [199])
                    (const_int 4 [0x4]))
                (reg/f:DI 6 bp [orig:112 D.35203 ] [112])) [5 S4 A32])) 40 {*movsi_1} (insn_list:REG_DEP_TRUE 408 (nil))
    (expr_list:REG_EQUIV (mem:SI (plus:DI (mult:DI (reg:DI 37 r8 [orig:199 ivtmp.471 ] [199])
                    (const_int 4 [0x4]))
                (reg/f:DI 6 bp [orig:112 D.35203 ] [112])) [5 S4 A32])
        (nil)))

(note 1980 410 1708 37 ("./CppStatUtilities.cc") 588)

(insn:TI 1708 1980 414 37 ./CppStatUtilities.cc:588 (set (reg:DI 4 si [202])
        (mem:DI (plus:DI (mult:DI (reg:DI 1 dx [201])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 3 bx [orig:116 x ] [116])) [3 S8 A64])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 401 (nil))
    (expr_list:REG_DEAD (reg:DI 1 dx [201])
        (nil)))

(note:HI 414 1708 415 37 ("./CppStatUtilities.cc") 592)

(insn:TI 415 414 1981 37 ./CppStatUtilities.cc:592 (set (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:203 ivtmp.477 ] [203])
                (const_int 32 [0x20])) [5 <variable>.endInd+0 S4 A8])
        (reg:SI 2 cx [orig:204 D.35278 ] [204])) 40 {*movsi_1} (insn_list:REG_DEP_ANTI 400 (insn_list:REG_DEP_TRUE 410 (nil)))
    (nil))

(note 1981 415 411 37 ("./CppStatUtilities.cc") 591)

(insn 411 1981 416 37 ./CppStatUtilities.cc:591 (set (reg:DI 39 r10 [orig:205 D.35278 ] [205])
        (sign_extend:DI (reg:SI 2 cx [orig:204 D.35278 ] [204]))) 115 {extendsidi2_rex64} (insn_list:REG_DEP_TRUE 410 (nil))
    (expr_list:REG_DEAD (reg:SI 2 cx [orig:204 D.35278 ] [204])
        (nil)))

(note:HI 416 411 417 37 ("./CppStatUtilities.cc") 594)

(insn 417 416 1982 37 ./CppStatUtilities.cc:594 (set (reg:SI 1 dx [orig:207 D.35285 ] [207])
        (mem:SI (plus:DI (mult:DI (reg:DI 37 r8 [orig:199 ivtmp.471 ] [199])
                    (const_int 4 [0x4]))
                (reg/f:DI 43 r14 [orig:113 D.35200 ] [113])) [5 S4 A32])) 40 {*movsi_1} (insn_list:REG_DEP_ANTI 1708 (insn_list:REG_DEP_OUTPUT 401 (insn_list:REG_DEP_TRUE 408 (insn_list:REG_DEP_TRUE 415 (nil)))))
    (expr_list:REG_EQUIV (mem:SI (plus:DI (mult:DI (reg:DI 37 r8 [orig:199 ivtmp.471 ] [199])
                    (const_int 4 [0x4]))
                (reg/f:DI 43 r14 [orig:113 D.35200 ] [113])) [5 S4 A32])
        (nil)))

(note 1982 417 1709 37 ("./CppStatUtilities.cc") 588)

(insn:TI 1709 1982 1983 37 ./CppStatUtilities.cc:588 (set (mem/s:DI (plus:DI (reg/f:DI 5 di [orig:203 ivtmp.477 ] [203])
                (const_int 24 [0x18])) [3 <variable>.startVal+0 S8 A8])
        (reg:DI 4 si [202])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 1708 (nil))
    (expr_list:REG_DEAD (reg:DI 4 si [202])
        (nil)))

(note 1983 1709 1710 37 ("./CppStatUtilities.cc") 591)

(insn 1710 1983 2125 37 ./CppStatUtilities.cc:591 (set (reg:DI 0 ax [206])
        (mem:DI (plus:DI (mult:DI (reg:DI 39 r10 [orig:205 D.35278 ] [205])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 3 bx [orig:116 x ] [116])) [3 S8 A64])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 411 (insn_list:REG_DEP_TRUE 1709 (nil)))
    (expr_list:REG_DEAD (reg:DI 39 r10 [orig:205 D.35278 ] [205])
        (nil)))

(note 2125 1710 1984 37 ( i.505 (nil)) NOTE_INSN_VAR_LOCATION)

(note 1984 2125 418 37 ("./CppStatUtilities.cc") 594)

(insn:TI 418 1984 421 37 ./CppStatUtilities.cc:594 (set (reg:DI 40 r11 [orig:208 D.35285 ] [208])
        (sign_extend:DI (reg:SI 1 dx [orig:207 D.35285 ] [207]))) 115 {extendsidi2_rex64} (insn_list:REG_DEP_TRUE 417 (nil))
    (nil))

(note:HI 421 418 422 37 ("./CppStatUtilities.cc") 595)

(insn 422 421 1715 37 ./CppStatUtilities.cc:595 (set (mem/s:SI (reg/f:DI 5 di [orig:203 ivtmp.477 ] [203]) [5 <variable>.maxInd+0 S4 A8])
        (reg:SI 1 dx [orig:207 D.35285 ] [207])) 40 {*movsi_1} (insn_list:REG_DEP_ANTI 400 (insn_list:REG_DEP_ANTI 410 (insn_list:REG_DEP_TRUE 417 (nil))))
    (expr_list:REG_DEAD (reg:SI 1 dx [orig:207 D.35285 ] [207])
        (nil)))

(insn 1715 422 1985 37 ./CppStatUtilities.cc:595 (set (reg/f:DI 1 dx [175])
        (plus:DI (reg/f:DI 5 di [orig:203 ivtmp.477 ] [203])
            (const_int 48 [0x30]))) 196 {*lea_2_rex64} (insn_list:REG_DEP_ANTI 418 (insn_list:REG_DEP_ANTI 422 (insn_list:REG_DEP_OUTPUT 417 (nil))))
    (nil))

(note 1985 1715 1711 37 ("./CppStatUtilities.cc") 591)

(insn:TI 1711 1985 1986 37 ./CppStatUtilities.cc:591 (set (mem/s:DI (plus:DI (reg/f:DI 5 di [orig:203 ivtmp.477 ] [203])
                (const_int 40 [0x28])) [3 <variable>.endVal+0 S8 A8])
        (reg:DI 0 ax [206])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 1708 (insn_list:REG_DEP_TRUE 1710 (nil)))
    (expr_list:REG_DEAD (reg:DI 0 ax [206])
        (nil)))

(note 1986 1711 1712 37 ("./CppStatUtilities.cc") 594)

(insn 1712 1986 1713 37 ./CppStatUtilities.cc:594 (set (reg:DI 44 r15 [209])
        (mem:DI (plus:DI (mult:DI (reg:DI 40 r11 [orig:208 D.35285 ] [208])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 3 bx [orig:116 x ] [116])) [3 S8 A64])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 418 (insn_list:REG_DEP_TRUE 1709 (insn_list:REG_DEP_TRUE 1711 (nil))))
    (expr_list:REG_DEAD (reg:DI 40 r11 [orig:208 D.35285 ] [208])
        (nil)))

(insn:TI 1713 1712 1987 37 ./CppStatUtilities.cc:594 (set (mem/s:DI (plus:DI (reg/f:DI 5 di [orig:203 ivtmp.477 ] [203])
                (const_int 8 [0x8])) [3 <variable>.maxVal+0 S8 A8])
        (reg:DI 44 r15 [209])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 1708 (insn_list:REG_DEP_ANTI 1710 (insn_list:REG_DEP_TRUE 1712 (nil))))
    (expr_list:REG_DEAD (reg:DI 44 r15 [209])
        (nil)))

(note 1987 1713 1714 37 ("./CppStatUtilities.cc") 595)

(insn 1714 1987 727 37 ./CppStatUtilities.cc:595 (set (reg:DI 44 r15 [176])
        (plus:DI (reg:DI 37 r8 [orig:199 ivtmp.471 ] [199])
            (const_int 1 [0x1]))) 196 {*lea_2_rex64} (insn_list:REG_DEP_ANTI 1713 (insn_list:REG_DEP_OUTPUT 1712 (nil)))
    (nil))

(note:HI 727 1714 728 37 ("./CppStatUtilities.cc") 588)

(insn:TI 728 727 733 37 ./CppStatUtilities.cc:588 (set (reg:SI 39 r10 [212])
        (mem:SI (plus:DI (mult:DI (reg:DI 44 r15 [176])
                    (const_int 4 [0x4]))
                (reg/f:DI 42 r13 [orig:114 D.35196 ] [114])) [5 S4 A32])) 40 {*movsi_1} (insn_list:REG_DEP_ANTI 1710 (insn_list:REG_DEP_OUTPUT 411 (insn_list:REG_DEP_TRUE 1714 (insn_list:REG_DEP_TRUE 408 (insn_list:REG_DEP_TRUE 415 (insn_list:REG_DEP_TRUE 422 (nil)))))))
    (expr_list:REG_EQUIV (mem:SI (plus:DI (mult:DI (reg:DI 4 si [176])
                    (const_int 4 [0x4]))
                (reg/f:DI 42 r13 [orig:114 D.35196 ] [114])) [5 S4 A32])
        (nil)))

(note:HI 733 728 734 37 ("./CppStatUtilities.cc") 589)

(insn:TI 734 733 1988 37 ./CppStatUtilities.cc:589 (set (mem/s:SI (plus:DI (reg/f:DI 1 dx [175])
                (const_int 16 [0x10])) [5 <variable>.startInd+0 S4 A8])
        (reg:SI 39 r10 [212])) 40 {*movsi_1} (insn_list:REG_DEP_TRUE 1715 (insn_list:REG_DEP_OUTPUT 408 (insn_list:REG_DEP_ANTI 400 (insn_list:REG_DEP_ANTI 410 (insn_list:REG_DEP_ANTI 417 (insn_list:REG_DEP_TRUE 728 (nil)))))))
    (nil))

(note 1988 734 729 37 ("./CppStatUtilities.cc") 588)

(insn 729 1988 735 37 ./CppStatUtilities.cc:588 (set (reg:DI 4 si [213])
        (sign_extend:DI (reg:SI 39 r10 [212]))) 115 {extendsidi2_rex64} (insn_list:REG_DEP_ANTI 1709 (insn_list:REG_DEP_OUTPUT 1708 (insn_list:REG_DEP_TRUE 728 (nil))))
    (expr_list:REG_DEAD (reg:SI 39 r10 [212])
        (nil)))

(note:HI 735 729 736 37 ("./CppStatUtilities.cc") 591)

(insn 736 735 1989 37 ./CppStatUtilities.cc:591 (set (reg:SI 40 r11 [orig:216 D.35278 ] [216])
        (mem:SI (plus:DI (mult:DI (reg:DI 44 r15 [176])
                    (const_int 4 [0x4]))
                (reg/f:DI 6 bp [orig:112 D.35203 ] [112])) [5 S4 A32])) 40 {*movsi_1} (insn_list:REG_DEP_ANTI 1712 (insn_list:REG_DEP_OUTPUT 418 (insn_list:REG_DEP_TRUE 1714 (insn_list:REG_DEP_TRUE 408 (insn_list:REG_DEP_TRUE 415 (insn_list:REG_DEP_TRUE 422 (insn_list:REG_DEP_TRUE 734 (nil))))))))
    (expr_list:REG_EQUIV (mem:SI (plus:DI (mult:DI (reg:DI 4 si [176])
                    (const_int 4 [0x4]))
                (reg/f:DI 6 bp [orig:112 D.35203 ] [112])) [5 S4 A32])
        (nil)))

(note 1989 736 1716 37 ("./CppStatUtilities.cc") 588)

(insn:TI 1716 1989 740 37 ./CppStatUtilities.cc:588 (set (reg:DI 41 r12 [214])
        (mem:DI (plus:DI (mult:DI (reg:DI 4 si [213])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 3 bx [orig:116 x ] [116])) [3 S8 A64])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 401 (insn_list:REG_DEP_ANTI 408 (insn_list:REG_DEP_OUTPUT 400 (insn_list:REG_DEP_TRUE 729 (insn_list:REG_DEP_TRUE 1709 (insn_list:REG_DEP_TRUE 1711 (insn_list:REG_DEP_TRUE 1713 (nil))))))))
    (expr_list:REG_DEAD (reg:DI 4 si [213])
        (nil)))

(note:HI 740 1716 741 37 ("./CppStatUtilities.cc") 592)

(insn:TI 741 740 1990 37 ./CppStatUtilities.cc:592 (set (mem/s:SI (plus:DI (reg/f:DI 1 dx [175])
                (const_int 32 [0x20])) [5 <variable>.endInd+0 S4 A8])
        (reg:SI 40 r11 [orig:216 D.35278 ] [216])) 40 {*movsi_1} (insn_list:REG_DEP_TRUE 1715 (insn_list:REG_DEP_OUTPUT 415 (insn_list:REG_DEP_ANTI 400 (insn_list:REG_DEP_ANTI 410 (insn_list:REG_DEP_ANTI 417 (insn_list:REG_DEP_ANTI 728 (insn_list:REG_DEP_TRUE 736 (nil))))))))
    (nil))

(note 1990 741 737 37 ("./CppStatUtilities.cc") 591)

(insn 737 1990 742 37 ./CppStatUtilities.cc:591 (set (reg:DI 0 ax [orig:217 D.35278 ] [217])
        (sign_extend:DI (reg:SI 40 r11 [orig:216 D.35278 ] [216]))) 115 {extendsidi2_rex64} (insn_list:REG_DEP_ANTI 1711 (insn_list:REG_DEP_OUTPUT 1710 (insn_list:REG_DEP_TRUE 736 (nil))))
    (expr_list:REG_DEAD (reg:SI 40 r11 [orig:216 D.35278 ] [216])
        (nil)))

(note:HI 742 737 743 37 ("./CppStatUtilities.cc") 594)

(insn 743 742 1991 37 ./CppStatUtilities.cc:594 (set (reg:SI 39 r10 [orig:219 D.35285 ] [219])
        (mem:SI (plus:DI (mult:DI (reg:DI 44 r15 [176])
                    (const_int 4 [0x4]))
                (reg/f:DI 43 r14 [orig:113 D.35200 ] [113])) [5 S4 A32])) 40 {*movsi_1} (insn_list:REG_DEP_ANTI 729 (insn_list:REG_DEP_OUTPUT 728 (insn_list:REG_DEP_TRUE 1714 (insn_list:REG_DEP_TRUE 408 (insn_list:REG_DEP_TRUE 415 (insn_list:REG_DEP_TRUE 422 (insn_list:REG_DEP_TRUE 734 (insn_list:REG_DEP_TRUE 741 (nil)))))))))
    (expr_list:REG_DEAD (reg:DI 44 r15 [176])
        (expr_list:REG_EQUIV (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:203 ivtmp.477 ] [203])
                    (const_int 48 [0x30])) [5 <variable>.maxInd+0 S4 A8])
            (nil))))

(note 1991 743 1717 37 ("./CppStatUtilities.cc") 588)

(insn:TI 1717 1991 1992 37 ./CppStatUtilities.cc:588 (set (mem/s:DI (plus:DI (reg/f:DI 1 dx [175])
                (const_int 24 [0x18])) [3 <variable>.startVal+0 S8 A8])
        (reg:DI 41 r12 [214])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 1715 (insn_list:REG_DEP_OUTPUT 1709 (insn_list:REG_DEP_ANTI 1708 (insn_list:REG_DEP_ANTI 1710 (insn_list:REG_DEP_ANTI 1712 (insn_list:REG_DEP_TRUE 1716 (nil)))))))
    (expr_list:REG_DEAD (reg:DI 41 r12 [214])
        (nil)))

(note 1992 1717 1718 37 ("./CppStatUtilities.cc") 591)

(insn 1718 1992 1993 37 ./CppStatUtilities.cc:591 (set (reg:DI 2 cx [218])
        (mem:DI (plus:DI (mult:DI (reg:DI 0 ax [orig:217 D.35278 ] [217])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 3 bx [orig:116 x ] [116])) [3 S8 A64])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 411 (insn_list:REG_DEP_ANTI 415 (insn_list:REG_DEP_OUTPUT 410 (insn_list:REG_DEP_TRUE 737 (insn_list:REG_DEP_TRUE 1709 (insn_list:REG_DEP_TRUE 1711 (insn_list:REG_DEP_TRUE 1713 (insn_list:REG_DEP_TRUE 1717 (nil)))))))))
    (expr_list:REG_DEAD (reg:DI 0 ax [orig:217 D.35278 ] [217])
        (nil)))

(note 1993 1718 744 37 ("./CppStatUtilities.cc") 594)

(insn:TI 744 1993 747 37 ./CppStatUtilities.cc:594 (set (reg:DI 4 si [orig:220 D.35285 ] [220])
        (sign_extend:DI (reg:SI 39 r10 [orig:219 D.35285 ] [219]))) 115 {extendsidi2_rex64} (insn_list:REG_DEP_ANTI 1716 (insn_list:REG_DEP_OUTPUT 729 (insn_list:REG_DEP_TRUE 743 (nil))))
    (nil))

(note:HI 747 744 748 37 ("./CppStatUtilities.cc") 595)

(insn 748 747 1722 37 ./CppStatUtilities.cc:595 (set (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:203 ivtmp.477 ] [203])
                (const_int 48 [0x30])) [5 <variable>.maxInd+0 S4 A8])
        (reg:SI 39 r10 [orig:219 D.35285 ] [219])) 40 {*movsi_1} (insn_list:REG_DEP_ANTI 400 (insn_list:REG_DEP_ANTI 410 (insn_list:REG_DEP_ANTI 417 (insn_list:REG_DEP_ANTI 728 (insn_list:REG_DEP_ANTI 736 (insn_list:REG_DEP_TRUE 743 (nil)))))))
    (expr_list:REG_DEAD (reg:SI 39 r10 [orig:219 D.35285 ] [219])
        (nil)))

(insn 1722 748 1994 37 ./CppStatUtilities.cc:595 (set (reg:DI 39 r10 [orig:223 ivtmp.471 ] [223])
        (plus:DI (reg:DI 37 r8 [orig:199 ivtmp.471 ] [199])
            (const_int 2 [0x2]))) 196 {*lea_2_rex64} (insn_list:REG_DEP_ANTI 744 (insn_list:REG_DEP_ANTI 748 (insn_list:REG_DEP_OUTPUT 743 (nil))))
    (nil))

(note 1994 1722 1719 37 ("./CppStatUtilities.cc") 591)

(insn:TI 1719 1994 1995 37 ./CppStatUtilities.cc:591 (set (mem/s:DI (plus:DI (reg/f:DI 1 dx [175])
                (const_int 40 [0x28])) [3 <variable>.endVal+0 S8 A8])
        (reg:DI 2 cx [218])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 1715 (insn_list:REG_DEP_OUTPUT 1711 (insn_list:REG_DEP_ANTI 1708 (insn_list:REG_DEP_ANTI 1710 (insn_list:REG_DEP_ANTI 1712 (insn_list:REG_DEP_ANTI 1716 (insn_list:REG_DEP_TRUE 1718 (nil))))))))
    (expr_list:REG_DEAD (reg:DI 2 cx [218])
        (nil)))

(note 1995 1719 1720 37 ("./CppStatUtilities.cc") 594)

(insn 1720 1995 763 37 ./CppStatUtilities.cc:594 (set (reg:DI 41 r12 [221])
        (mem:DI (plus:DI (mult:DI (reg:DI 4 si [orig:220 D.35285 ] [220])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 3 bx [orig:116 x ] [116])) [3 S8 A64])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_OUTPUT 1716 (insn_list:REG_DEP_TRUE 744 (insn_list:REG_DEP_TRUE 1709 (insn_list:REG_DEP_TRUE 1711 (insn_list:REG_DEP_TRUE 1713 (insn_list:REG_DEP_TRUE 1717 (insn_list:REG_DEP_TRUE 1719 (nil))))))))
    (expr_list:REG_DEAD (reg:DI 4 si [orig:220 D.35285 ] [220])
        (nil)))

(note:HI 763 1720 764 37 ("./CppStatUtilities.cc") 588)

(insn:TI 764 763 1996 37 ./CppStatUtilities.cc:588 (set (reg:SI 40 r11 [224])
        (mem:SI (plus:DI (mult:DI (reg:DI 39 r10 [orig:223 ivtmp.471 ] [223])
                    (const_int 4 [0x4]))
                (reg/f:DI 42 r13 [orig:114 D.35196 ] [114])) [5 S4 A32])) 40 {*movsi_1} (insn_list:REG_DEP_ANTI 737 (insn_list:REG_DEP_OUTPUT 736 (insn_list:REG_DEP_TRUE 1722 (insn_list:REG_DEP_TRUE 408 (insn_list:REG_DEP_TRUE 415 (insn_list:REG_DEP_TRUE 422 (insn_list:REG_DEP_TRUE 734 (insn_list:REG_DEP_TRUE 741 (insn_list:REG_DEP_TRUE 748 (nil))))))))))
    (expr_list:REG_EQUIV (mem:SI (plus:DI (mult:DI (reg:DI 4 si [orig:223 ivtmp.471 ] [223])
                    (const_int 4 [0x4]))
                (reg/f:DI 42 r13 [orig:114 D.35196 ] [114])) [5 S4 A32])
        (nil)))

(note 1996 764 1721 37 ("./CppStatUtilities.cc") 594)

(insn:TI 1721 1996 1997 37 ./CppStatUtilities.cc:594 (set (mem/s:DI (plus:DI (reg/f:DI 1 dx [175])
                (const_int 8 [0x8])) [3 <variable>.maxVal+0 S8 A8])
        (reg:DI 41 r12 [221])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 1715 (insn_list:REG_DEP_OUTPUT 1713 (insn_list:REG_DEP_ANTI 1708 (insn_list:REG_DEP_ANTI 1710 (insn_list:REG_DEP_ANTI 1712 (insn_list:REG_DEP_ANTI 1716 (insn_list:REG_DEP_ANTI 1718 (insn_list:REG_DEP_TRUE 1720 (nil)))))))))
    (expr_list:REG_DEAD (reg:DI 41 r12 [221])
        (expr_list:REG_DEAD (reg/f:DI 1 dx [175])
            (nil))))

(note 1997 1721 1723 37 ("./CppStatUtilities.cc") 595)

(insn 1723 1997 1998 37 ./CppStatUtilities.cc:595 (set (reg/f:DI 1 dx [orig:227 ivtmp.477 ] [227])
        (plus:DI (reg/f:DI 5 di [orig:203 ivtmp.477 ] [203])
            (const_int 96 [0x60]))) 196 {*lea_2_rex64} (insn_list:REG_DEP_ANTI 1717 (insn_list:REG_DEP_ANTI 734 (insn_list:REG_DEP_ANTI 1719 (insn_list:REG_DEP_ANTI 741 (insn_list:REG_DEP_ANTI 1721 (insn_list:REG_DEP_OUTPUT 1715 (nil)))))))
    (nil))

(note 1998 1723 765 37 ("./CppStatUtilities.cc") 588)

(insn:TI 765 1998 769 37 ./CppStatUtilities.cc:588 (set (reg:DI 0 ax [225])
        (sign_extend:DI (reg:SI 40 r11 [224]))) 115 {extendsidi2_rex64} (insn_list:REG_DEP_ANTI 1718 (insn_list:REG_DEP_OUTPUT 737 (insn_list:REG_DEP_TRUE 764 (nil))))
    (nil))

(note:HI 769 765 770 37 ("./CppStatUtilities.cc") 589)

(insn:TI 770 769 771 37 ./CppStatUtilities.cc:589 (set (mem/s:SI (plus:DI (reg/f:DI 1 dx [orig:227 ivtmp.477 ] [227])
                (const_int 16 [0x10])) [5 <variable>.startInd+0 S4 A8])
        (reg:SI 40 r11 [224])) 40 {*movsi_1} (insn_list:REG_DEP_TRUE 1723 (insn_list:REG_DEP_OUTPUT 408 (insn_list:REG_DEP_OUTPUT 734 (insn_list:REG_DEP_ANTI 400 (insn_list:REG_DEP_ANTI 410 (insn_list:REG_DEP_ANTI 417 (insn_list:REG_DEP_ANTI 728 (insn_list:REG_DEP_ANTI 736 (insn_list:REG_DEP_ANTI 743 (insn_list:REG_DEP_TRUE 764 (nil)))))))))))
    (expr_list:REG_DEAD (reg:SI 40 r11 [224])
        (nil)))

(note:HI 771 770 772 37 ("./CppStatUtilities.cc") 591)

(insn 772 771 1999 37 ./CppStatUtilities.cc:591 (set (reg:SI 41 r12 [orig:228 D.35278 ] [228])
        (mem:SI (plus:DI (mult:DI (reg:DI 39 r10 [orig:223 ivtmp.471 ] [223])
                    (const_int 4 [0x4]))
                (reg/f:DI 6 bp [orig:112 D.35203 ] [112])) [5 S4 A32])) 40 {*movsi_1} (insn_list:REG_DEP_ANTI 1721 (insn_list:REG_DEP_OUTPUT 1720 (insn_list:REG_DEP_TRUE 1722 (insn_list:REG_DEP_TRUE 408 (insn_list:REG_DEP_TRUE 415 (insn_list:REG_DEP_TRUE 422 (insn_list:REG_DEP_TRUE 734 (insn_list:REG_DEP_TRUE 741 (insn_list:REG_DEP_TRUE 748 (insn_list:REG_DEP_TRUE 770 (nil)))))))))))
    (expr_list:REG_EQUIV (mem:SI (plus:DI (mult:DI (reg:DI 4 si [orig:223 ivtmp.471 ] [223])
                    (const_int 4 [0x4]))
                (reg/f:DI 6 bp [orig:112 D.35203 ] [112])) [5 S4 A32])
        (nil)))

(note 1999 772 1724 37 ("./CppStatUtilities.cc") 588)

(insn:TI 1724 1999 776 37 ./CppStatUtilities.cc:588 (set (reg:DI 2 cx [226])
        (mem:DI (plus:DI (mult:DI (reg:DI 0 ax [225])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 3 bx [orig:116 x ] [116])) [3 S8 A64])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_OUTPUT 1718 (insn_list:REG_DEP_TRUE 765 (insn_list:REG_DEP_TRUE 1709 (insn_list:REG_DEP_TRUE 1711 (insn_list:REG_DEP_TRUE 1713 (insn_list:REG_DEP_TRUE 1717 (insn_list:REG_DEP_TRUE 1719 (insn_list:REG_DEP_TRUE 1721 (nil)))))))))
    (expr_list:REG_DEAD (reg:DI 0 ax [225])
        (nil)))

(note:HI 776 1724 777 37 ("./CppStatUtilities.cc") 592)

(insn:TI 777 776 2000 37 ./CppStatUtilities.cc:592 (set (mem/s:SI (plus:DI (reg/f:DI 1 dx [orig:227 ivtmp.477 ] [227])
                (const_int 32 [0x20])) [5 <variable>.endInd+0 S4 A8])
        (reg:SI 41 r12 [orig:228 D.35278 ] [228])) 40 {*movsi_1} (insn_list:REG_DEP_TRUE 1723 (insn_list:REG_DEP_OUTPUT 415 (insn_list:REG_DEP_OUTPUT 741 (insn_list:REG_DEP_ANTI 400 (insn_list:REG_DEP_ANTI 410 (insn_list:REG_DEP_ANTI 417 (insn_list:REG_DEP_ANTI 728 (insn_list:REG_DEP_ANTI 736 (insn_list:REG_DEP_ANTI 743 (insn_list:REG_DEP_ANTI 764 (insn_list:REG_DEP_TRUE 772 (nil))))))))))))
    (nil))

(note 2000 777 773 37 ("./CppStatUtilities.cc") 591)

(insn 773 2000 778 37 ./CppStatUtilities.cc:591 (set (reg:DI 44 r15 [orig:229 D.35278 ] [229])
        (sign_extend:DI (reg:SI 41 r12 [orig:228 D.35278 ] [228]))) 115 {extendsidi2_rex64} (insn_list:REG_DEP_ANTI 728 (insn_list:REG_DEP_ANTI 736 (insn_list:REG_DEP_ANTI 743 (insn_list:REG_DEP_OUTPUT 1714 (insn_list:REG_DEP_TRUE 772 (nil))))))
    (expr_list:REG_DEAD (reg:SI 41 r12 [orig:228 D.35278 ] [228])
        (nil)))

(note:HI 778 773 779 37 ("./CppStatUtilities.cc") 594)

(insn 779 778 2001 37 ./CppStatUtilities.cc:594 (set (reg:SI 40 r11 [orig:231 D.35285 ] [231])
        (mem:SI (plus:DI (mult:DI (reg:DI 39 r10 [orig:223 ivtmp.471 ] [223])
                    (const_int 4 [0x4]))
                (reg/f:DI 43 r14 [orig:113 D.35200 ] [113])) [5 S4 A32])) 40 {*movsi_1} (insn_list:REG_DEP_ANTI 765 (insn_list:REG_DEP_OUTPUT 764 (insn_list:REG_DEP_TRUE 1722 (insn_list:REG_DEP_TRUE 408 (insn_list:REG_DEP_TRUE 415 (insn_list:REG_DEP_TRUE 422 (insn_list:REG_DEP_TRUE 734 (insn_list:REG_DEP_TRUE 741 (insn_list:REG_DEP_TRUE 748 (insn_list:REG_DEP_TRUE 770 (insn_list:REG_DEP_TRUE 777 (nil))))))))))))
    (expr_list:REG_DEAD (reg:DI 39 r10 [orig:223 ivtmp.471 ] [223])
        (expr_list:REG_EQUIV (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:203 ivtmp.477 ] [203])
                    (const_int 96 [0x60])) [5 <variable>.maxInd+0 S4 A8])
            (nil))))

(note 2001 779 1725 37 ("./CppStatUtilities.cc") 588)

(insn:TI 1725 2001 2002 37 ./CppStatUtilities.cc:588 (set (mem/s:DI (plus:DI (reg/f:DI 1 dx [orig:227 ivtmp.477 ] [227])
                (const_int 24 [0x18])) [3 <variable>.startVal+0 S8 A8])
        (reg:DI 2 cx [226])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 1723 (insn_list:REG_DEP_OUTPUT 1709 (insn_list:REG_DEP_OUTPUT 1717 (insn_list:REG_DEP_ANTI 1708 (insn_list:REG_DEP_ANTI 1710 (insn_list:REG_DEP_ANTI 1712 (insn_list:REG_DEP_ANTI 1716 (insn_list:REG_DEP_ANTI 1718 (insn_list:REG_DEP_ANTI 1720 (insn_list:REG_DEP_TRUE 1724 (nil)))))))))))
    (expr_list:REG_DEAD (reg:DI 2 cx [226])
        (nil)))

(note 2002 1725 1726 37 ("./CppStatUtilities.cc") 591)

(insn 1726 2002 2003 37 ./CppStatUtilities.cc:591 (set (reg:DI 4 si [230])
        (mem:DI (plus:DI (mult:DI (reg:DI 44 r15 [orig:229 D.35278 ] [229])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 3 bx [orig:116 x ] [116])) [3 S8 A64])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 1720 (insn_list:REG_DEP_OUTPUT 744 (insn_list:REG_DEP_TRUE 773 (insn_list:REG_DEP_TRUE 1709 (insn_list:REG_DEP_TRUE 1711 (insn_list:REG_DEP_TRUE 1713 (insn_list:REG_DEP_TRUE 1717 (insn_list:REG_DEP_TRUE 1719 (insn_list:REG_DEP_TRUE 1721 (insn_list:REG_DEP_TRUE 1725 (nil)))))))))))
    (expr_list:REG_DEAD (reg:DI 44 r15 [orig:229 D.35278 ] [229])
        (nil)))

(note 2003 1726 780 37 ("./CppStatUtilities.cc") 594)

(insn:TI 780 2003 2004 37 ./CppStatUtilities.cc:594 (set (reg:DI 0 ax [orig:232 D.35285 ] [232])
        (sign_extend:DI (reg:SI 40 r11 [orig:231 D.35285 ] [231]))) 115 {extendsidi2_rex64} (insn_list:REG_DEP_ANTI 1724 (insn_list:REG_DEP_OUTPUT 765 (insn_list:REG_DEP_TRUE 779 (nil))))
    (nil))

(note 2004 780 1727 37 ("./CppStatUtilities.cc") 591)

(insn:TI 1727 2004 2005 37 ./CppStatUtilities.cc:591 (set (mem/s:DI (plus:DI (reg/f:DI 1 dx [orig:227 ivtmp.477 ] [227])
                (const_int 40 [0x28])) [3 <variable>.endVal+0 S8 A8])
        (reg:DI 4 si [230])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 1723 (insn_list:REG_DEP_OUTPUT 1711 (insn_list:REG_DEP_OUTPUT 1719 (insn_list:REG_DEP_ANTI 1708 (insn_list:REG_DEP_ANTI 1710 (insn_list:REG_DEP_ANTI 1712 (insn_list:REG_DEP_ANTI 1716 (insn_list:REG_DEP_ANTI 1718 (insn_list:REG_DEP_ANTI 1720 (insn_list:REG_DEP_ANTI 1724 (insn_list:REG_DEP_TRUE 1726 (nil))))))))))))
    (expr_list:REG_DEAD (reg:DI 4 si [230])
        (nil)))

(note 2005 1727 1728 37 ("./CppStatUtilities.cc") 594)

(insn 1728 2005 1729 37 ./CppStatUtilities.cc:594 (set (reg:DI 2 cx [233])
        (mem:DI (plus:DI (mult:DI (reg:DI 0 ax [orig:232 D.35285 ] [232])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 3 bx [orig:116 x ] [116])) [3 S8 A64])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_OUTPUT 1724 (insn_list:REG_DEP_TRUE 780 (insn_list:REG_DEP_TRUE 1709 (insn_list:REG_DEP_TRUE 1711 (insn_list:REG_DEP_TRUE 1713 (insn_list:REG_DEP_TRUE 1717 (insn_list:REG_DEP_TRUE 1719 (insn_list:REG_DEP_TRUE 1721 (insn_list:REG_DEP_TRUE 1725 (insn_list:REG_DEP_TRUE 1727 (nil)))))))))))
    (expr_list:REG_DEAD (reg:DI 0 ax [orig:232 D.35285 ] [232])
        (nil)))

(insn:TI 1729 1728 783 37 ./CppStatUtilities.cc:594 (set (mem/s:DI (plus:DI (reg/f:DI 1 dx [orig:227 ivtmp.477 ] [227])
                (const_int 8 [0x8])) [3 <variable>.maxVal+0 S8 A8])
        (reg:DI 2 cx [233])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 1723 (insn_list:REG_DEP_OUTPUT 1709 (insn_list:REG_DEP_OUTPUT 408 (insn_list:REG_DEP_OUTPUT 1711 (insn_list:REG_DEP_OUTPUT 415 (insn_list:REG_DEP_OUTPUT 1713 (insn_list:REG_DEP_OUTPUT 422 (insn_list:REG_DEP_OUTPUT 1717 (insn_list:REG_DEP_OUTPUT 734 (insn_list:REG_DEP_OUTPUT 1719 (insn_list:REG_DEP_OUTPUT 741 (insn_list:REG_DEP_OUTPUT 1721 (insn_list:REG_DEP_OUTPUT 748 (insn_list:REG_DEP_OUTPUT 1725 (insn_list:REG_DEP_OUTPUT 770 (insn_list:REG_DEP_OUTPUT 1727 (insn_list:REG_DEP_OUTPUT 777 (insn_list:REG_DEP_ANTI 400 (insn_list:REG_DEP_ANTI 1708 (insn_list:REG_DEP_ANTI 410 (insn_list:REG_DEP_ANTI 1710 (insn_list:REG_DEP_ANTI 417 (insn_list:REG_DEP_ANTI 1712 (insn_list:REG_DEP_ANTI 728 (insn_list:REG_DEP_ANTI 1716 (insn_list:REG_DEP_ANTI 736 (insn_list:REG_DEP_ANTI 1718 (insn_list:REG_DEP_ANTI 743 (insn_list:REG_DEP_ANTI 1720 (insn_list:REG_DEP_ANTI 764 (insn_list:REG_DEP_ANTI 1724 (insn_list:REG_DEP_ANTI 772 (insn_list:REG_DEP_ANTI 1726 (insn_list:REG_DEP_ANTI 779 (insn_list:REG_DEP_TRUE 1728 (nil))))))))))))))))))))))))))))))))))))
    (expr_list:REG_DEAD (reg:DI 2 cx [233])
        (expr_list:REG_DEAD (reg/f:DI 1 dx [orig:227 ivtmp.477 ] [227])
            (nil))))

(note:HI 783 1729 784 37 ("./CppStatUtilities.cc") 595)

(insn 784 783 1730 37 ./CppStatUtilities.cc:595 (set (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:203 ivtmp.477 ] [203])
                (const_int 96 [0x60])) [5 <variable>.maxInd+0 S4 A8])
        (reg:SI 40 r11 [orig:231 D.35285 ] [231])) 40 {*movsi_1} (insn_list:REG_DEP_TRUE 779 (insn_list:REG_DEP_ANTI 1729 (nil)))
    (expr_list:REG_DEAD (reg:SI 40 r11 [orig:231 D.35285 ] [231])
        (nil)))

(insn 1730 784 1731 37 ./CppStatUtilities.cc:595 (set (reg:DI 40 r11 [orig:235 ivtmp.471 ] [235])
        (plus:DI (reg:DI 37 r8 [orig:199 ivtmp.471 ] [199])
            (const_int 3 [0x3]))) 196 {*lea_2_rex64} (insn_list:REG_DEP_ANTI 780 (insn_list:REG_DEP_ANTI 784 (insn_list:REG_DEP_OUTPUT 779 (nil))))
    (nil))

(insn:TI 1731 1730 822 37 ./CppStatUtilities.cc:595 (set (reg/f:DI 1 dx [orig:239 ivtmp.477 ] [239])
        (plus:DI (reg/f:DI 5 di [orig:203 ivtmp.477 ] [203])
            (const_int 144 [0x90]))) 196 {*lea_2_rex64} (insn_list:REG_DEP_ANTI 1725 (insn_list:REG_DEP_ANTI 770 (insn_list:REG_DEP_ANTI 1727 (insn_list:REG_DEP_ANTI 777 (insn_list:REG_DEP_ANTI 1729 (insn_list:REG_DEP_OUTPUT 1723 (nil)))))))
    (nil))

(insn 822 1731 799 37 ./CppStatUtilities.cc:595 (parallel [
            (set (reg:DI 37 r8 [orig:199 ivtmp.471 ] [199])
                (plus:DI (reg:DI 37 r8 [orig:199 ivtmp.471 ] [199])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 400 (insn_list:REG_DEP_ANTI 410 (insn_list:REG_DEP_ANTI 417 (insn_list:REG_DEP_ANTI 1714 (insn_list:REG_DEP_ANTI 1722 (insn_list:REG_DEP_ANTI 1730 (nil)))))))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(note:HI 799 822 800 37 ("./CppStatUtilities.cc") 588)

(insn:TI 800 799 801 37 ./CppStatUtilities.cc:588 (set (reg:SI 41 r12 [236])
        (mem:SI (plus:DI (mult:DI (reg:DI 40 r11 [orig:235 ivtmp.471 ] [235])
                    (const_int 4 [0x4]))
                (reg/f:DI 42 r13 [orig:114 D.35196 ] [114])) [5 S4 A32])) 40 {*movsi_1} (insn_list:REG_DEP_ANTI 773 (insn_list:REG_DEP_ANTI 777 (insn_list:REG_DEP_OUTPUT 772 (insn_list:REG_DEP_TRUE 1730 (insn_list:REG_DEP_ANTI 1729 (insn_list:REG_DEP_TRUE 784 (nil)))))))
    (expr_list:REG_EQUIV (mem:SI (plus:DI (mult:DI (reg:DI 4 si [orig:235 ivtmp.471 ] [235])
                    (const_int 4 [0x4]))
                (reg/f:DI 42 r13 [orig:114 D.35196 ] [114])) [5 S4 A32])
        (nil)))

(insn:TI 801 800 805 37 ./CppStatUtilities.cc:588 (set (reg:DI 44 r15 [237])
        (sign_extend:DI (reg:SI 41 r12 [236]))) 115 {extendsidi2_rex64} (insn_list:REG_DEP_ANTI 1726 (insn_list:REG_DEP_OUTPUT 773 (insn_list:REG_DEP_TRUE 800 (nil))))
    (nil))

(note:HI 805 801 806 37 ("./CppStatUtilities.cc") 589)

(insn 806 805 807 37 ./CppStatUtilities.cc:589 (set (mem/s:SI (plus:DI (reg/f:DI 1 dx [orig:239 ivtmp.477 ] [239])
                (const_int 16 [0x10])) [5 <variable>.startInd+0 S4 A8])
        (reg:SI 41 r12 [236])) 40 {*movsi_1} (insn_list:REG_DEP_TRUE 1731 (insn_list:REG_DEP_ANTI 1729 (insn_list:REG_DEP_TRUE 800 (nil))))
    (expr_list:REG_DEAD (reg:SI 41 r12 [236])
        (nil)))

(note:HI 807 806 808 37 ("./CppStatUtilities.cc") 591)

(insn 808 807 2006 37 ./CppStatUtilities.cc:591 (set (reg:SI 2 cx [orig:240 D.35278 ] [240])
        (mem:SI (plus:DI (mult:DI (reg:DI 40 r11 [orig:235 ivtmp.471 ] [235])
                    (const_int 4 [0x4]))
                (reg/f:DI 6 bp [orig:112 D.35203 ] [112])) [5 S4 A32])) 40 {*movsi_1} (insn_list:REG_DEP_OUTPUT 1728 (insn_list:REG_DEP_TRUE 1730 (insn_list:REG_DEP_ANTI 1729 (insn_list:REG_DEP_TRUE 784 (insn_list:REG_DEP_TRUE 806 (nil))))))
    (expr_list:REG_EQUIV (mem:SI (plus:DI (mult:DI (reg:DI 4 si [orig:235 ivtmp.471 ] [235])
                    (const_int 4 [0x4]))
                (reg/f:DI 6 bp [orig:112 D.35203 ] [112])) [5 S4 A32])
        (nil)))

(note 2006 808 1732 37 ("./CppStatUtilities.cc") 588)

(insn:TI 1732 2006 2007 37 ./CppStatUtilities.cc:588 (set (reg:DI 4 si [238])
        (mem:DI (plus:DI (mult:DI (reg:DI 44 r15 [237])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 3 bx [orig:116 x ] [116])) [3 S8 A64])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 1727 (insn_list:REG_DEP_OUTPUT 1726 (insn_list:REG_DEP_TRUE 801 (insn_list:REG_DEP_ANTI 1729 (nil)))))
    (expr_list:REG_DEAD (reg:DI 44 r15 [237])
        (nil)))

(note 2007 1732 809 37 ("./CppStatUtilities.cc") 591)

(insn:TI 809 2007 812 37 ./CppStatUtilities.cc:591 (set (reg:DI 39 r10 [orig:241 D.35278 ] [241])
        (sign_extend:DI (reg:SI 2 cx [orig:240 D.35278 ] [240]))) 115 {extendsidi2_rex64} (insn_list:REG_DEP_ANTI 764 (insn_list:REG_DEP_ANTI 772 (insn_list:REG_DEP_ANTI 779 (insn_list:REG_DEP_OUTPUT 1722 (insn_list:REG_DEP_TRUE 808 (nil))))))
    (nil))

(note:HI 812 809 813 37 ("./CppStatUtilities.cc") 592)

(insn 813 812 814 37 ./CppStatUtilities.cc:592 (set (mem/s:SI (plus:DI (reg/f:DI 1 dx [orig:239 ivtmp.477 ] [239])
                (const_int 32 [0x20])) [5 <variable>.endInd+0 S4 A8])
        (reg:SI 2 cx [orig:240 D.35278 ] [240])) 40 {*movsi_1} (insn_list:REG_DEP_TRUE 1731 (insn_list:REG_DEP_ANTI 1729 (insn_list:REG_DEP_ANTI 800 (insn_list:REG_DEP_TRUE 808 (nil)))))
    (expr_list:REG_DEAD (reg:SI 2 cx [orig:240 D.35278 ] [240])
        (nil)))

(note:HI 814 813 815 37 ("./CppStatUtilities.cc") 594)

(insn 815 814 2008 37 ./CppStatUtilities.cc:594 (set (reg:SI 41 r12 [orig:243 D.35285 ] [243])
        (mem:SI (plus:DI (mult:DI (reg:DI 40 r11 [orig:235 ivtmp.471 ] [235])
                    (const_int 4 [0x4]))
                (reg/f:DI 43 r14 [orig:113 D.35200 ] [113])) [5 S4 A32])) 40 {*movsi_1} (insn_list:REG_DEP_ANTI 801 (insn_list:REG_DEP_OUTPUT 800 (insn_list:REG_DEP_TRUE 1730 (insn_list:REG_DEP_ANTI 1729 (insn_list:REG_DEP_TRUE 784 (insn_list:REG_DEP_TRUE 806 (insn_list:REG_DEP_TRUE 813 (nil))))))))
    (expr_list:REG_EQUIV (mem:SI (plus:DI (mult:DI (reg:DI 4 si [orig:235 ivtmp.471 ] [235])
                    (const_int 4 [0x4]))
                (reg/f:DI 43 r14 [orig:113 D.35200 ] [113])) [5 S4 A32])
        (nil)))

(note 2008 815 1733 37 ("./CppStatUtilities.cc") 588)

(insn:TI 1733 2008 2009 37 ./CppStatUtilities.cc:588 (set (mem/s:DI (plus:DI (reg/f:DI 1 dx [orig:239 ivtmp.477 ] [239])
                (const_int 24 [0x18])) [3 <variable>.startVal+0 S8 A8])
        (reg:DI 4 si [238])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 1731 (insn_list:REG_DEP_ANTI 1729 (insn_list:REG_DEP_TRUE 1732 (nil))))
    (expr_list:REG_DEAD (reg:DI 4 si [238])
        (nil)))

(note 2009 1733 1734 37 ("./CppStatUtilities.cc") 591)

(insn 1734 2009 819 37 ./CppStatUtilities.cc:591 (set (reg:DI 0 ax [242])
        (mem:DI (plus:DI (mult:DI (reg:DI 39 r10 [orig:241 D.35278 ] [241])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 3 bx [orig:116 x ] [116])) [3 S8 A64])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 1728 (insn_list:REG_DEP_OUTPUT 780 (insn_list:REG_DEP_TRUE 809 (insn_list:REG_DEP_ANTI 1729 (insn_list:REG_DEP_TRUE 1733 (nil))))))
    (expr_list:REG_DEAD (reg:DI 39 r10 [orig:241 D.35278 ] [241])
        (nil)))

(note:HI 819 1734 821 37 ("./CppStatUtilities.cc") 595)

(insn 821 819 2126 37 ./CppStatUtilities.cc:595 (parallel [
            (set (reg:SI 40 r11 [orig:246 i.505 ] [246])
                (plus:SI (reg:SI 40 r11 [orig:235 ivtmp.471 ] [235])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (insn_list:REG_DEP_ANTI 800 (insn_list:REG_DEP_ANTI 808 (insn_list:REG_DEP_ANTI 815 (insn_list:REG_DEP_TRUE 1730 (nil)))))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(note 2126 821 2010 37 ( i.505 (expr_list:REG_DEP_TRUE (reg:SI 40 r11 [orig:246 i.505 ] [246])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 2010 2126 816 37 ("./CppStatUtilities.cc") 594)

(insn:TI 816 2010 2011 37 ./CppStatUtilities.cc:594 (set (reg:DI 44 r15 [orig:244 D.35285 ] [244])
        (sign_extend:DI (reg:SI 41 r12 [orig:243 D.35285 ] [243]))) 115 {extendsidi2_rex64} (insn_list:REG_DEP_ANTI 1732 (insn_list:REG_DEP_OUTPUT 801 (insn_list:REG_DEP_TRUE 815 (nil))))
    (nil))

(note 2011 816 820 37 ("./CppStatUtilities.cc") 595)

(insn 820 2011 823 37 ./CppStatUtilities.cc:595 (set (mem/s:SI (plus:DI (reg/f:DI 5 di [orig:203 ivtmp.477 ] [203])
                (const_int 144 [0x90])) [5 <variable>.maxInd+0 S4 A8])
        (reg:SI 41 r12 [orig:243 D.35285 ] [243])) 40 {*movsi_1} (insn_list:REG_DEP_ANTI 1729 (insn_list:REG_DEP_ANTI 800 (insn_list:REG_DEP_ANTI 808 (insn_list:REG_DEP_TRUE 815 (nil)))))
    (expr_list:REG_DEAD (reg:SI 41 r12 [orig:243 D.35285 ] [243])
        (nil)))

(insn 823 820 2012 37 ./CppStatUtilities.cc:595 (parallel [
            (set (reg/f:DI 5 di [orig:203 ivtmp.477 ] [203])
                (plus:DI (reg/f:DI 5 di [orig:203 ivtmp.477 ] [203])
                    (const_int 192 [0xc0])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 1709 (insn_list:REG_DEP_ANTI 408 (insn_list:REG_DEP_ANTI 1711 (insn_list:REG_DEP_ANTI 415 (insn_list:REG_DEP_ANTI 1713 (insn_list:REG_DEP_ANTI 422 (insn_list:REG_DEP_ANTI 1715 (insn_list:REG_DEP_ANTI 748 (insn_list:REG_DEP_ANTI 1723 (insn_list:REG_DEP_ANTI 784 (insn_list:REG_DEP_ANTI 1731 (insn_list:REG_DEP_ANTI 820 (nil)))))))))))))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(note 2012 823 1735 37 ("./CppStatUtilities.cc") 591)

(insn:TI 1735 2012 2013 37 ./CppStatUtilities.cc:591 (set (mem/s:DI (plus:DI (reg/f:DI 1 dx [orig:239 ivtmp.477 ] [239])
                (const_int 40 [0x28])) [3 <variable>.endVal+0 S8 A8])
        (reg:DI 0 ax [242])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 1731 (insn_list:REG_DEP_ANTI 1729 (insn_list:REG_DEP_ANTI 1732 (insn_list:REG_DEP_TRUE 1734 (nil)))))
    (expr_list:REG_DEAD (reg:DI 0 ax [242])
        (nil)))

(note 2013 1735 1736 37 ("./CppStatUtilities.cc") 594)

(insn 1736 2013 824 37 ./CppStatUtilities.cc:594 (set (reg:DI 4 si [245])
        (mem:DI (plus:DI (mult:DI (reg:DI 44 r15 [orig:244 D.35285 ] [244])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 3 bx [orig:116 x ] [116])) [3 S8 A64])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_OUTPUT 1732 (insn_list:REG_DEP_TRUE 816 (insn_list:REG_DEP_ANTI 1729 (insn_list:REG_DEP_TRUE 1733 (insn_list:REG_DEP_TRUE 1735 (nil))))))
    (expr_list:REG_DEAD (reg:DI 44 r15 [orig:244 D.35285 ] [244])
        (nil)))

(note:HI 824 1736 825 37 ("./CppStatUtilities.cc") 586)

(insn 825 824 2014 37 ./CppStatUtilities.cc:586 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg/v:SI 38 r9 [163])
            (reg:SI 40 r11 [orig:246 i.505 ] [246]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_OUTPUT 822 (insn_list:REG_DEP_OUTPUT 823 (insn_list:REG_DEP_TRUE 821 (nil))))
    (expr_list:REG_DEAD (reg:SI 40 r11 [orig:246 i.505 ] [246])
        (nil)))

(note 2014 825 1737 37 ("./CppStatUtilities.cc") 594)

(insn:TI 1737 2014 2015 37 ./CppStatUtilities.cc:594 (set (mem/s:DI (plus:DI (reg/f:DI 1 dx [orig:239 ivtmp.477 ] [239])
                (const_int 8 [0x8])) [3 <variable>.maxVal+0 S8 A8])
        (reg:DI 4 si [245])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 1731 (insn_list:REG_DEP_ANTI 1729 (insn_list:REG_DEP_ANTI 1732 (insn_list:REG_DEP_ANTI 1734 (insn_list:REG_DEP_TRUE 1736 (nil))))))
    (expr_list:REG_DEAD (reg:DI 4 si [245])
        (expr_list:REG_DEAD (reg/f:DI 1 dx [orig:239 ivtmp.477 ] [239])
            (nil))))

(note 2015 1737 826 37 ("./CppStatUtilities.cc") 586)

(jump_insn 826 2015 526 37 ./CppStatUtilities.cc:586 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 394)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 400 (insn_list:REG_DEP_ANTI 401 (insn_list:REG_DEP_ANTI 1708 (insn_list:REG_DEP_ANTI 1709 (insn_list:REG_DEP_ANTI 408 (insn_list:REG_DEP_ANTI 410 (insn_list:REG_DEP_ANTI 411 (insn_list:REG_DEP_ANTI 1710 (insn_list:REG_DEP_ANTI 1711 (insn_list:REG_DEP_ANTI 415 (insn_list:REG_DEP_ANTI 417 (insn_list:REG_DEP_ANTI 418 (insn_list:REG_DEP_ANTI 1712 (insn_list:REG_DEP_ANTI 1713 (insn_list:REG_DEP_ANTI 422 (insn_list:REG_DEP_ANTI 1714 (insn_list:REG_DEP_ANTI 1715 (insn_list:REG_DEP_ANTI 728 (insn_list:REG_DEP_ANTI 729 (insn_list:REG_DEP_ANTI 1716 (insn_list:REG_DEP_ANTI 1717 (insn_list:REG_DEP_ANTI 734 (insn_list:REG_DEP_ANTI 736 (insn_list:REG_DEP_ANTI 737 (insn_list:REG_DEP_ANTI 1718 (insn_list:REG_DEP_ANTI 1719 (insn_list:REG_DEP_ANTI 741 (insn_list:REG_DEP_ANTI 743 (insn_list:REG_DEP_ANTI 744 (insn_list:REG_DEP_ANTI 1720 (insn_list:REG_DEP_ANTI 1721 (insn_list:REG_DEP_ANTI 748 (insn_list:REG_DEP_ANTI 1722 (insn_list:REG_DEP_ANTI 1723 (insn_list:REG_DEP_ANTI 764 (insn_list:REG_DEP_ANTI 765 (insn_list:REG_DEP_ANTI 1724 (insn_list:REG_DEP_ANTI 1725 (insn_list:REG_DEP_ANTI 770 (insn_list:REG_DEP_ANTI 772 (insn_list:REG_DEP_ANTI 773 (insn_list:REG_DEP_ANTI 1726 (insn_list:REG_DEP_ANTI 1727 (insn_list:REG_DEP_ANTI 777 (insn_list:REG_DEP_ANTI 779 (insn_list:REG_DEP_ANTI 780 (insn_list:REG_DEP_ANTI 1728 (insn_list:REG_DEP_ANTI 1730 (insn_list:REG_DEP_ANTI 1731 (insn_list:REG_DEP_ANTI 800 (insn_list:REG_DEP_ANTI 801 (insn_list:REG_DEP_ANTI 1732 (insn_list:REG_DEP_ANTI 808 (insn_list:REG_DEP_ANTI 809 (insn_list:REG_DEP_ANTI 1734 (insn_list:REG_DEP_ANTI 815 (insn_list:REG_DEP_ANTI 816 (insn_list:REG_DEP_ANTI 1736 (insn_list:REG_DEP_ANTI 821 (insn_list:REG_DEP_ANTI 822 (insn_list:REG_DEP_ANTI 823 (insn_list:REG_DEP_TRUE 825 (insn_list:REG_DEP_ANTI 1729 (insn_list:REG_DEP_ANTI 784 (insn_list:REG_DEP_ANTI 1733 (insn_list:REG_DEP_ANTI 806 (insn_list:REG_DEP_ANTI 1735 (insn_list:REG_DEP_ANTI 813 (insn_list:REG_DEP_ANTI 1737 (insn_list:REG_DEP_ANTI 820 (nil)))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))
    (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_BR_PROB (const_int 9000 [0x2328])
            (nil))))
;; End of basic block 37, registers live:
 3 [bx] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 42 [r13] 43 [r14]

(note:HI 526 826 2127 NOTE_INSN_LOOP_BEG)

(note 2127 526 2128 38 ( xSize (expr_list:REG_DEP_TRUE (reg/v:SI 41 r12 [orig:117 xSize ] [117])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 2128 2127 2129 38 ( nPeaks (expr_list:REG_DEP_TRUE (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 2129 2128 429 38 ( i.505 (expr_list:REG_DEP_TRUE (reg/v:SI 0 ax [orig:276 i.505 ] [276])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 38, registers live: 6 [bp] 7 [sp] 42 [r13] 43 [r14]
(code_label:HI 429 2129 430 38 221 "" [3 uses])

(note:HI 430 429 431 38 [bb 38] NOTE_INSN_BASIC_BLOCK)

(note:HI 431 430 432 38 ("./CppStatUtilities.cc") 598)

(insn:TI 432 431 2130 38 ./CppStatUtilities.cc:598 (set (reg:DI 5 di [ minLInd ])
        (reg/f:DI 42 r13 [orig:114 D.35196 ] [114])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg/f:DI 42 r13 [orig:114 D.35196 ] [114])
        (nil)))

(note 2130 432 433 38 ( minLInd (expr_list:REG_DEP_TRUE (reg:DI 5 di [ minLInd ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(call_insn:TI 433 2130 2132 38 ./CppStatUtilities.cc:598 (call (mem:QI (symbol_ref:DI ("free") [flags 0x41] <function_decl 0x2b5eb5102400 free>) [0 S1 A8])
        (const_int 0 [0x0])) 555 {*call_0} (insn_list:REG_DEP_TRUE 432 (nil))
    (expr_list:REG_DEAD (reg:DI 5 di [ minLInd ])
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di [ minLInd ]))
        (nil)))

(note 2132 433 2131 38 ( i.505 (nil)) NOTE_INSN_VAR_LOCATION)

(note 2131 2132 434 38 ( minLInd (nil)) NOTE_INSN_VAR_LOCATION)

(note:HI 434 2131 435 38 ("./CppStatUtilities.cc") 599)

(insn:TI 435 434 2133 38 ./CppStatUtilities.cc:599 (set (reg:DI 5 di [ minRInd ])
        (reg/f:DI 6 bp [orig:112 D.35203 ] [112])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 433 (insn_list:REG_DEP_OUTPUT 432 (nil)))
    (expr_list:REG_DEAD (reg/f:DI 6 bp [orig:112 D.35203 ] [112])
        (nil)))

(note 2133 435 436 38 ( minRInd (expr_list:REG_DEP_TRUE (reg:DI 5 di [ minRInd ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(call_insn:TI 436 2133 2134 38 ./CppStatUtilities.cc:599 (call (mem:QI (symbol_ref:DI ("free") [flags 0x41] <function_decl 0x2b5eb5102400 free>) [0 S1 A8])
        (const_int 0 [0x0])) 555 {*call_0} (insn_list:REG_DEP_TRUE 435 (insn_list:REG_DEP_ANTI 433 (nil)))
    (expr_list:REG_DEAD (reg:DI 5 di [ minRInd ])
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di [ minRInd ]))
        (nil)))

(note 2134 436 437 38 ( minRInd (nil)) NOTE_INSN_VAR_LOCATION)

(note:HI 437 2134 1850 38 ("./CppStatUtilities.cc") 600)

(insn:TI 1850 437 438 38 ./CppStatUtilities.cc:601 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) 762 {pro_epilogue_adjust_stack_rex64} (insn_list:REG_DEP_ANTI 433 (insn_list:REG_DEP_ANTI 436 (nil)))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 438 1850 2135 38 ./CppStatUtilities.cc:600 (set (reg:DI 5 di [ maxInd ])
        (reg/f:DI 43 r14 [orig:113 D.35200 ] [113])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 436 (insn_list:REG_DEP_OUTPUT 435 (nil)))
    (expr_list:REG_DEAD (reg/f:DI 43 r14 [orig:113 D.35200 ] [113])
        (nil)))

(note 2135 438 1851 38 ( maxInd (expr_list:REG_DEP_TRUE (reg:DI 5 di [ maxInd ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 1851 2135 2136 38 ./CppStatUtilities.cc:601 (parallel [
            (set (reg:DI 3 bx)
                (mem:DI (reg/f:DI 7 sp) [0 S8 A8]))
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 8 [0x8])))
        ]) 77 {popdi1} (insn_list:REG_DEP_ANTI 436 (insn_list:REG_DEP_TRUE 1850 (nil)))
    (nil))

(note 2136 1851 1852 38 ( x (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 1852 2136 1853 38 ./CppStatUtilities.cc:601 (parallel [
            (set (reg:DI 6 bp)
                (mem:DI (reg/f:DI 7 sp) [0 S8 A8]))
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 8 [0x8])))
        ]) 77 {popdi1} (insn_list:REG_DEP_ANTI 435 (insn_list:REG_DEP_TRUE 1851 (insn_list:REG_DEP_ANTI 436 (insn_list:REG_DEP_TRUE 1850 (nil)))))
    (nil))

(insn:TI 1853 1852 2137 38 ./CppStatUtilities.cc:601 (parallel [
            (set (reg:DI 41 r12)
                (mem:DI (reg/f:DI 7 sp) [0 S8 A8]))
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 8 [0x8])))
        ]) 77 {popdi1} (insn_list:REG_DEP_TRUE 1852 (insn_list:REG_DEP_ANTI 436 (insn_list:REG_DEP_TRUE 1850 (nil))))
    (nil))

(note 2137 1853 1854 38 ( xSize (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 1854 2137 1855 38 ./CppStatUtilities.cc:601 (parallel [
            (set (reg:DI 42 r13)
                (mem:DI (reg/f:DI 7 sp) [0 S8 A8]))
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 8 [0x8])))
        ]) 77 {popdi1} (insn_list:REG_DEP_ANTI 432 (insn_list:REG_DEP_TRUE 1853 (insn_list:REG_DEP_ANTI 436 (insn_list:REG_DEP_TRUE 1850 (nil)))))
    (nil))

(insn:TI 1855 1854 1856 38 ./CppStatUtilities.cc:601 (parallel [
            (set (reg:DI 43 r14)
                (mem:DI (reg/f:DI 7 sp) [0 S8 A8]))
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 8 [0x8])))
        ]) 77 {popdi1} (insn_list:REG_DEP_ANTI 438 (insn_list:REG_DEP_TRUE 1854 (insn_list:REG_DEP_ANTI 436 (insn_list:REG_DEP_TRUE 1850 (nil)))))
    (nil))

(insn:TI 1856 1855 2138 38 ./CppStatUtilities.cc:601 (parallel [
            (set (reg:DI 44 r15)
                (mem:DI (reg/f:DI 7 sp) [0 S8 A8]))
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 8 [0x8])))
        ]) 77 {popdi1} (insn_list:REG_DEP_TRUE 1855 (insn_list:REG_DEP_ANTI 436 (insn_list:REG_DEP_TRUE 1850 (nil))))
    (nil))

(note 2138 1856 439 38 ( nPeaks (nil)) NOTE_INSN_VAR_LOCATION)

(call_insn/j:TI 439 2138 2139 38 ./CppStatUtilities.cc:600 (call (mem:QI (symbol_ref:DI ("free") [flags 0x41] <function_decl 0x2b5eb5102400 free>) [0 S1 A8])
        (const_int 0 [0x0])) 555 {*call_0} (insn_list:REG_DEP_ANTI 432 (insn_list:REG_DEP_ANTI 433 (insn_list:REG_DEP_ANTI 435 (insn_list:REG_DEP_ANTI 1851 (insn_list:REG_DEP_ANTI 1852 (insn_list:REG_DEP_ANTI 1853 (insn_list:REG_DEP_ANTI 1854 (insn_list:REG_DEP_ANTI 1855 (insn_list:REG_DEP_TRUE 1856 (insn_list:REG_DEP_TRUE 438 (insn_list:REG_DEP_ANTI 436 (insn_list:REG_DEP_TRUE 1850 (nil)))))))))))))
    (expr_list:REG_DEAD (reg:DI 5 di [ maxInd ])
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di [ maxInd ]))
        (nil)))

(note 2139 439 440 38 ( maxInd (nil)) NOTE_INSN_VAR_LOCATION)
;; End of basic block 38, registers live:
 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

(barrier:HI 440 2139 2140)

(note 2140 440 2141 39 ( x (expr_list:REG_DEP_TRUE (reg/v/f:DI 3 bx [orig:116 x ] [116])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 2141 2140 2142 39 ( xSize (expr_list:REG_DEP_TRUE (reg/v:SI 41 r12 [orig:117 xSize ] [117])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 2142 2141 1897 39 ( nPeaks (expr_list:REG_DEP_TRUE (reg/v/f:DI 44 r15 [orig:119 nPeaks ] [119])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 39, registers live: 0 [ax] 3 [bx] 6 [bp] 7 [sp] 17 [flags] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(code_label 1897 2142 1804 39 323 "" [1 uses])

(note 1804 1897 1803 39 [bb 39] NOTE_INSN_BASIC_BLOCK)

(jump_insn:TI 1803 1804 113 39 ./CppStatUtilities.cc:512 (set (pc)
        (if_then_else (unordered (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 464)
            (pc))) 533 {*jcc_1} (nil)
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 1 [0x1])
            (nil))))
;; End of basic block 39, registers live:
 0 [ax] 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 40, registers live: 0 [ax] 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note:HI 113 1803 1133 40 [bb 40] NOTE_INSN_BASIC_BLOCK)

(note:HI 1133 113 1135 40 NOTE_INSN_DELETED)

(note:HI 1135 1133 114 40 NOTE_INSN_DELETED)

(insn:TI 114 1135 1799 40 ./CppStatUtilities.cc:512 (set (reg/f:DI 2 cx [orig:86 ivtmp.495 ] [86])
        (reg/f:DI 0 ax [orig:111 D.35206 ] [111])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:111 D.35206 ] [111])
        (nil)))

(insn 1799 114 115 40 (set (reg:SI 0 ax [182])
        (subreg:SI (plus:DI (reg:DI 41 r12 [orig:117 xSize ] [117])
                (const_int -2 [0xfffffffffffffffe])) 0)) 194 {*lea_1_rex64} (insn_list:REG_DEP_ANTI 114 (nil))
    (nil))

(insn 115 1799 2143 40 ./CppStatUtilities.cc:512 (set (reg/v:SI 4 si [orig:104 i ] [104])
        (const_int 1 [0x1])) 40 {*movsi_1} (nil)
    (nil))

(note 2143 115 1310 40 ( i (expr_list:REG_DEP_TRUE (reg/v:SI 4 si [orig:104 i ] [104])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 1310 2143 1311 40 (parallel [
            (set (reg:CCZ 17 flags)
                (compare:CCZ (and:SI (reg:SI 0 ax [182])
                        (const_int 7 [0x7]))
                    (const_int 0 [0x0])))
            (set (reg:SI 0 ax [184])
                (and:SI (reg:SI 0 ax [182])
                    (const_int 7 [0x7])))
        ]) 301 {*andsi_2} (insn_list:REG_DEP_TRUE 1799 (nil))
    (nil))

(jump_insn:TI 1311 1310 1142 40 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 116)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 114 (insn_list:REG_DEP_ANTI 115 (insn_list:REG_DEP_ANTI 1799 (insn_list:REG_DEP_TRUE 1310 (nil)))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1250 [0x4e2])
            (nil))))
;; End of basic block 40, registers live:
 0 [ax] 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 41, registers live: 0 [ax] 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note:HI 1142 1311 1138 41 [bb 41] NOTE_INSN_BASIC_BLOCK)

(note:HI 1138 1142 1152 41 NOTE_INSN_DELETED)

(note:HI 1152 1138 1145 41 ("./CppStatUtilities.cc") 498)

(insn:TI 1145 1152 1649 41 ./CppStatUtilities.cc:498 (set (reg:DI 1 dx [orig:93 prephitmp.466 ] [93])
        (reg/f:DI 2 cx [orig:86 ivtmp.495 ] [86])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg/f:DI 2 cx [orig:86 ivtmp.495 ] [86])
        (nil)))

(insn 1649 1145 1147 41 ./CppStatUtilities.cc:498 (set (reg/f:DI 2 cx [orig:86 ivtmp.495 ] [86])
        (plus:DI (reg/v/f:DI 3 bx [orig:116 x ] [116])
            (const_int 16 [0x10]))) 196 {*lea_2_rex64} (insn_list:REG_DEP_ANTI 1145 (nil))
    (nil))

(note:HI 1147 1649 1148 41 ("./CppStatUtilities.cc") 514)

(insn:TI 1148 1147 1650 41 ./CppStatUtilities.cc:514 (set (reg:DF 23 xmm2 [284])
        (mem:DF (plus:DI (reg:DI 1 dx [orig:93 prephitmp.466 ] [93])
                (const_int 8 [0x8])) [3 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 1145 (nil))
    (expr_list:REG_EQUIV (mem:DF (plus:DI (reg:DI 1 dx [orig:93 prephitmp.466 ] [93])
                (const_int 8 [0x8])) [3 S8 A64])
        (nil)))

(insn:TI 1650 1148 1651 41 ./CppStatUtilities.cc:514 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 23 xmm2 [284])
            (mem:DF (plus:DI (reg/v/f:DI 3 bx [orig:116 x ] [116])
                    (const_int 8 [0x8])) [3 S8 A64]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_TRUE 1148 (nil))
    (expr_list:REG_DEAD (reg:DF 23 xmm2 [284])
        (nil)))

(jump_insn:TI 1651 1650 1828 41 ./CppStatUtilities.cc:514 (set (pc)
        (if_then_else (ltgt (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref/s:DI 146)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 1145 (insn_list:REG_DEP_ANTI 1649 (insn_list:REG_DEP_ANTI 1148 (insn_list:REG_DEP_TRUE 1650 (nil)))))
    (expr_list:REG_BR_PROB (const_int 1100 [0x44c])
        (nil)))
;; End of basic block 41, registers live:
 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 17 [flags] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 42, registers live: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 17 [flags] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note 1828 1651 1652 42 [bb 42] NOTE_INSN_BASIC_BLOCK)

(jump_insn:TI 1652 1828 1155 42 ./CppStatUtilities.cc:514 (set (pc)
        (if_then_else (unordered (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref/s:DI 146)
            (pc))) 533 {*jcc_1} (nil)
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 1 [0x1])
            (nil))))
;; End of basic block 42, registers live:
 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 43, registers live: 0 [ax] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note:HI 1155 1652 1305 43 [bb 43] NOTE_INSN_BASIC_BLOCK)

(insn:TI 1305 1155 1154 43 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [184])
            (const_int 1 [0x1]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(insn 1154 1305 1306 43 ./CppStatUtilities.cc:514 (set (reg/v:SI 4 si [orig:104 i ] [104])
        (const_int 2 [0x2])) 40 {*movsi_1} (nil)
    (expr_list:REG_EQUAL (const_int 2 [0x2])
        (nil)))

(jump_insn:TI 1306 1154 1282 43 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 116)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 1154 (insn_list:REG_DEP_TRUE 1305 (nil)))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1428 [0x594])
            (nil))))
;; End of basic block 43, registers live:
 0 [ax] 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 44, registers live: 0 [ax] 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note:HI 1282 1306 1280 44 [bb 44] NOTE_INSN_BASIC_BLOCK)

(insn:TI 1280 1282 1281 44 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [184])
            (const_int 2 [0x2]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 1281 1280 1257 44 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1574)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 1280 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1666 [0x682])
            (nil))))
;; End of basic block 44, registers live:
 0 [ax] 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 45, registers live: 0 [ax] 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note:HI 1257 1281 1255 45 [bb 45] NOTE_INSN_BASIC_BLOCK)

(insn:TI 1255 1257 1256 45 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [184])
            (const_int 3 [0x3]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 1256 1255 1232 45 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1575)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 1255 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 2000 [0x7d0])
            (nil))))
;; End of basic block 45, registers live:
 0 [ax] 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 46, registers live: 0 [ax] 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note:HI 1232 1256 1230 46 [bb 46] NOTE_INSN_BASIC_BLOCK)

(insn:TI 1230 1232 1231 46 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [184])
            (const_int 4 [0x4]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 1231 1230 1207 46 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1576)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 1230 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 2500 [0x9c4])
            (nil))))
;; End of basic block 46, registers live:
 0 [ax] 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 47, registers live: 0 [ax] 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note:HI 1207 1231 1205 47 [bb 47] NOTE_INSN_BASIC_BLOCK)

(insn:TI 1205 1207 1206 47 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [184])
            (const_int 5 [0x5]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 1206 1205 1182 47 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1577)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 1205 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 3333 [0xd05])
            (nil))))
;; End of basic block 47, registers live:
 0 [ax] 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 48, registers live: 0 [ax] 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note:HI 1182 1206 1180 48 [bb 48] NOTE_INSN_BASIC_BLOCK)

(insn:TI 1180 1182 1181 48 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [184])
            (const_int 6 [0x6]))) 5 {*cmpsi_1_insn} (nil)
    (expr_list:REG_DEAD (reg:SI 0 ax [184])
        (nil)))

(jump_insn:TI 1181 1180 1578 48 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1903)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 1180 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 48, registers live:
 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 49, registers live: 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(code_label:HI 1578 1181 1188 49 317 "" [1 uses])

(note:HI 1188 1578 1184 49 [bb 49] NOTE_INSN_BASIC_BLOCK)

(note:HI 1184 1188 1198 49 NOTE_INSN_DELETED)

(note:HI 1198 1184 1191 49 ("./CppStatUtilities.cc") 498)

(insn:TI 1191 1198 2016 49 ./CppStatUtilities.cc:498 (set (reg:DI 1 dx [orig:93 prephitmp.466 ] [93])
        (reg/f:DI 2 cx [orig:86 ivtmp.495 ] [86])) 81 {*movdi_1_rex64} (nil)
    (nil))

(note 2016 1191 1640 49 ("./CppStatUtilities.cc") 514)

(insn 1640 2016 2144 49 ./CppStatUtilities.cc:514 (set (reg/v:SI 0 ax [orig:287 i.503 ] [287])
        (subreg:SI (plus:DI (reg:DI 4 si [orig:104 i ] [104])
                (const_int 1 [0x1])) 0)) 194 {*lea_1_rex64} (nil)
    (nil))

(note 2144 1640 2017 49 ( i.503 (expr_list:REG_DEP_TRUE (reg/v:SI 0 ax [orig:287 i.503 ] [287])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 2017 2144 1641 49 ("./CppStatUtilities.cc") 498)

(insn 1641 2017 1193 49 ./CppStatUtilities.cc:498 (set (reg/f:DI 2 cx [orig:86 ivtmp.495 ] [86])
        (plus:DI (reg:DI 2 cx [orig:93 prephitmp.466 ] [93])
            (const_int 8 [0x8]))) 196 {*lea_2_rex64} (insn_list:REG_DEP_ANTI 1191 (nil))
    (nil))

(note:HI 1193 1641 1194 49 ("./CppStatUtilities.cc") 514)

(insn:TI 1194 1193 1642 49 ./CppStatUtilities.cc:514 (set (reg:DF 26 xmm5 [288])
        (mem:DF (plus:DI (reg:DI 1 dx [orig:93 prephitmp.466 ] [93])
                (const_int 8 [0x8])) [3 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 1191 (nil))
    (expr_list:REG_EQUIV (mem:DF (plus:DI (reg:DI 1 dx [orig:93 prephitmp.466 ] [93])
                (const_int 8 [0x8])) [3 S8 A64])
        (nil)))

(insn:TI 1642 1194 1643 49 ./CppStatUtilities.cc:514 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 26 xmm5 [288])
            (mem:DF (reg:DI 1 dx [orig:93 prephitmp.466 ] [93]) [3 S8 A64]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_TRUE 1194 (insn_list:REG_DEP_TRUE 1191 (nil)))
    (expr_list:REG_DEAD (reg:DF 26 xmm5 [288])
        (nil)))

(jump_insn:TI 1643 1642 1830 49 ./CppStatUtilities.cc:514 (set (pc)
        (if_then_else (ltgt (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref/s:DI 146)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 1640 (insn_list:REG_DEP_ANTI 1191 (insn_list:REG_DEP_ANTI 1641 (insn_list:REG_DEP_ANTI 1194 (insn_list:REG_DEP_TRUE 1642 (nil))))))
    (expr_list:REG_BR_PROB (const_int 1100 [0x44c])
        (nil)))
;; End of basic block 49, registers live:
 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 17 [flags] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 50, registers live: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 17 [flags] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note 1830 1643 1644 50 [bb 50] NOTE_INSN_BASIC_BLOCK)

(jump_insn:TI 1644 1830 1201 50 ./CppStatUtilities.cc:514 (set (pc)
        (if_then_else (unordered (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref/s:DI 146)
            (pc))) 533 {*jcc_1} (nil)
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 1 [0x1])
            (nil))))
;; End of basic block 50, registers live:
 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 51, registers live: 0 [ax] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note:HI 1201 1644 1200 51 [bb 51] NOTE_INSN_BASIC_BLOCK)

(insn:TI 1200 1201 1577 51 ./CppStatUtilities.cc:514 (set (reg/v:SI 4 si [orig:104 i ] [104])
        (reg/v:SI 0 ax [orig:287 i.503 ] [287])) 40 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg/v:SI 0 ax [orig:287 i.503 ] [287])
        (nil)))
;; End of basic block 51, registers live:
 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 52, registers live: 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(code_label:HI 1577 1200 1213 52 316 "" [1 uses])

(note:HI 1213 1577 1209 52 [bb 52] NOTE_INSN_BASIC_BLOCK)

(note:HI 1209 1213 1223 52 NOTE_INSN_DELETED)

(note:HI 1223 1209 1216 52 ("./CppStatUtilities.cc") 498)

(insn:TI 1216 1223 2018 52 ./CppStatUtilities.cc:498 (set (reg:DI 1 dx [orig:93 prephitmp.466 ] [93])
        (reg/f:DI 2 cx [orig:86 ivtmp.495 ] [86])) 81 {*movdi_1_rex64} (nil)
    (nil))

(note 2018 1216 1635 52 ("./CppStatUtilities.cc") 514)

(insn 1635 2018 2019 52 ./CppStatUtilities.cc:514 (set (reg/v:SI 0 ax [orig:289 i.503 ] [289])
        (subreg:SI (plus:DI (reg:DI 4 si [orig:104 i ] [104])
                (const_int 1 [0x1])) 0)) 194 {*lea_1_rex64} (nil)
    (nil))

(note 2019 1635 1636 52 ("./CppStatUtilities.cc") 498)

(insn 1636 2019 1218 52 ./CppStatUtilities.cc:498 (set (reg/f:DI 2 cx [orig:86 ivtmp.495 ] [86])
        (plus:DI (reg:DI 2 cx [orig:93 prephitmp.466 ] [93])
            (const_int 8 [0x8]))) 196 {*lea_2_rex64} (insn_list:REG_DEP_ANTI 1216 (nil))
    (nil))

(note:HI 1218 1636 1219 52 ("./CppStatUtilities.cc") 514)

(insn:TI 1219 1218 1637 52 ./CppStatUtilities.cc:514 (set (reg:DF 27 xmm6 [290])
        (mem:DF (plus:DI (reg:DI 1 dx [orig:93 prephitmp.466 ] [93])
                (const_int 8 [0x8])) [3 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 1216 (nil))
    (expr_list:REG_EQUIV (mem:DF (plus:DI (reg:DI 1 dx [orig:93 prephitmp.466 ] [93])
                (const_int 8 [0x8])) [3 S8 A64])
        (nil)))

(insn:TI 1637 1219 1638 52 ./CppStatUtilities.cc:514 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 27 xmm6 [290])
            (mem:DF (reg:DI 1 dx [orig:93 prephitmp.466 ] [93]) [3 S8 A64]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_TRUE 1219 (insn_list:REG_DEP_TRUE 1216 (nil)))
    (expr_list:REG_DEAD (reg:DF 27 xmm6 [290])
        (nil)))

(jump_insn:TI 1638 1637 1831 52 ./CppStatUtilities.cc:514 (set (pc)
        (if_then_else (ltgt (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref/s:DI 146)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 1635 (insn_list:REG_DEP_ANTI 1216 (insn_list:REG_DEP_ANTI 1636 (insn_list:REG_DEP_ANTI 1219 (insn_list:REG_DEP_TRUE 1637 (nil))))))
    (expr_list:REG_BR_PROB (const_int 1100 [0x44c])
        (nil)))
;; End of basic block 52, registers live:
 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 17 [flags] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 53, registers live: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 17 [flags] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note 1831 1638 1639 53 [bb 53] NOTE_INSN_BASIC_BLOCK)

(jump_insn:TI 1639 1831 1226 53 ./CppStatUtilities.cc:514 (set (pc)
        (if_then_else (unordered (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref/s:DI 146)
            (pc))) 533 {*jcc_1} (nil)
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 1 [0x1])
            (nil))))
;; End of basic block 53, registers live:
 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 54, registers live: 0 [ax] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note:HI 1226 1639 1225 54 [bb 54] NOTE_INSN_BASIC_BLOCK)

(insn:TI 1225 1226 1576 54 ./CppStatUtilities.cc:514 (set (reg/v:SI 4 si [orig:104 i ] [104])
        (reg/v:SI 0 ax [orig:289 i.503 ] [289])) 40 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg/v:SI 0 ax [orig:289 i.503 ] [289])
        (nil)))
;; End of basic block 54, registers live:
 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 55, registers live: 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(code_label:HI 1576 1225 1238 55 315 "" [1 uses])

(note:HI 1238 1576 1234 55 [bb 55] NOTE_INSN_BASIC_BLOCK)

(note:HI 1234 1238 1248 55 NOTE_INSN_DELETED)

(note:HI 1248 1234 1241 55 ("./CppStatUtilities.cc") 498)

(insn:TI 1241 1248 2020 55 ./CppStatUtilities.cc:498 (set (reg:DI 1 dx [orig:93 prephitmp.466 ] [93])
        (reg/f:DI 2 cx [orig:86 ivtmp.495 ] [86])) 81 {*movdi_1_rex64} (nil)
    (nil))

(note 2020 1241 1630 55 ("./CppStatUtilities.cc") 514)

(insn 1630 2020 2021 55 ./CppStatUtilities.cc:514 (set (reg/v:SI 0 ax [orig:291 i.503 ] [291])
        (subreg:SI (plus:DI (reg:DI 4 si [orig:104 i ] [104])
                (const_int 1 [0x1])) 0)) 194 {*lea_1_rex64} (nil)
    (nil))

(note 2021 1630 1631 55 ("./CppStatUtilities.cc") 498)

(insn 1631 2021 1243 55 ./CppStatUtilities.cc:498 (set (reg/f:DI 2 cx [orig:86 ivtmp.495 ] [86])
        (plus:DI (reg:DI 2 cx [orig:93 prephitmp.466 ] [93])
            (const_int 8 [0x8]))) 196 {*lea_2_rex64} (insn_list:REG_DEP_ANTI 1241 (nil))
    (nil))

(note:HI 1243 1631 1244 55 ("./CppStatUtilities.cc") 514)

(insn:TI 1244 1243 1632 55 ./CppStatUtilities.cc:514 (set (reg:DF 28 xmm7 [292])
        (mem:DF (plus:DI (reg:DI 1 dx [orig:93 prephitmp.466 ] [93])
                (const_int 8 [0x8])) [3 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 1241 (nil))
    (expr_list:REG_EQUIV (mem:DF (plus:DI (reg:DI 1 dx [orig:93 prephitmp.466 ] [93])
                (const_int 8 [0x8])) [3 S8 A64])
        (nil)))

(insn:TI 1632 1244 1633 55 ./CppStatUtilities.cc:514 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 28 xmm7 [292])
            (mem:DF (reg:DI 1 dx [orig:93 prephitmp.466 ] [93]) [3 S8 A64]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_TRUE 1244 (insn_list:REG_DEP_TRUE 1241 (nil)))
    (expr_list:REG_DEAD (reg:DF 28 xmm7 [292])
        (nil)))

(jump_insn:TI 1633 1632 1832 55 ./CppStatUtilities.cc:514 (set (pc)
        (if_then_else (ltgt (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref/s:DI 146)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 1630 (insn_list:REG_DEP_ANTI 1241 (insn_list:REG_DEP_ANTI 1631 (insn_list:REG_DEP_ANTI 1244 (insn_list:REG_DEP_TRUE 1632 (nil))))))
    (expr_list:REG_BR_PROB (const_int 1100 [0x44c])
        (nil)))
;; End of basic block 55, registers live:
 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 17 [flags] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 56, registers live: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 17 [flags] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note 1832 1633 1634 56 [bb 56] NOTE_INSN_BASIC_BLOCK)

(jump_insn:TI 1634 1832 1251 56 ./CppStatUtilities.cc:514 (set (pc)
        (if_then_else (unordered (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref/s:DI 146)
            (pc))) 533 {*jcc_1} (nil)
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 1 [0x1])
            (nil))))
;; End of basic block 56, registers live:
 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 57, registers live: 0 [ax] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note:HI 1251 1634 1250 57 [bb 57] NOTE_INSN_BASIC_BLOCK)

(insn:TI 1250 1251 1575 57 ./CppStatUtilities.cc:514 (set (reg/v:SI 4 si [orig:104 i ] [104])
        (reg/v:SI 0 ax [orig:291 i.503 ] [291])) 40 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg/v:SI 0 ax [orig:291 i.503 ] [291])
        (nil)))
;; End of basic block 57, registers live:
 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 58, registers live: 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(code_label:HI 1575 1250 1263 58 314 "" [1 uses])

(note:HI 1263 1575 1259 58 [bb 58] NOTE_INSN_BASIC_BLOCK)

(note:HI 1259 1263 1273 58 NOTE_INSN_DELETED)

(note:HI 1273 1259 1266 58 ("./CppStatUtilities.cc") 498)

(insn:TI 1266 1273 2022 58 ./CppStatUtilities.cc:498 (set (reg:DI 1 dx [orig:93 prephitmp.466 ] [93])
        (reg/f:DI 2 cx [orig:86 ivtmp.495 ] [86])) 81 {*movdi_1_rex64} (nil)
    (nil))

(note 2022 1266 1625 58 ("./CppStatUtilities.cc") 514)

(insn 1625 2022 2023 58 ./CppStatUtilities.cc:514 (set (reg/v:SI 0 ax [orig:293 i.503 ] [293])
        (subreg:SI (plus:DI (reg:DI 4 si [orig:104 i ] [104])
                (const_int 1 [0x1])) 0)) 194 {*lea_1_rex64} (nil)
    (nil))

(note 2023 1625 1626 58 ("./CppStatUtilities.cc") 498)

(insn 1626 2023 1268 58 ./CppStatUtilities.cc:498 (set (reg/f:DI 2 cx [orig:86 ivtmp.495 ] [86])
        (plus:DI (reg:DI 2 cx [orig:93 prephitmp.466 ] [93])
            (const_int 8 [0x8]))) 196 {*lea_2_rex64} (insn_list:REG_DEP_ANTI 1266 (nil))
    (nil))

(note:HI 1268 1626 1269 58 ("./CppStatUtilities.cc") 514)

(insn:TI 1269 1268 1627 58 ./CppStatUtilities.cc:514 (set (reg:DF 45 xmm8 [294])
        (mem:DF (plus:DI (reg:DI 1 dx [orig:93 prephitmp.466 ] [93])
                (const_int 8 [0x8])) [3 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 1266 (nil))
    (expr_list:REG_EQUIV (mem:DF (plus:DI (reg:DI 1 dx [orig:93 prephitmp.466 ] [93])
                (const_int 8 [0x8])) [3 S8 A64])
        (nil)))

(insn:TI 1627 1269 1628 58 ./CppStatUtilities.cc:514 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 45 xmm8 [294])
            (mem:DF (reg:DI 1 dx [orig:93 prephitmp.466 ] [93]) [3 S8 A64]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_TRUE 1269 (insn_list:REG_DEP_TRUE 1266 (nil)))
    (expr_list:REG_DEAD (reg:DF 45 xmm8 [294])
        (nil)))

(jump_insn:TI 1628 1627 1833 58 ./CppStatUtilities.cc:514 (set (pc)
        (if_then_else (ltgt (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref/s:DI 146)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 1625 (insn_list:REG_DEP_ANTI 1266 (insn_list:REG_DEP_ANTI 1626 (insn_list:REG_DEP_ANTI 1269 (insn_list:REG_DEP_TRUE 1627 (nil))))))
    (expr_list:REG_BR_PROB (const_int 1100 [0x44c])
        (nil)))
;; End of basic block 58, registers live:
 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 17 [flags] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 59, registers live: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 17 [flags] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note 1833 1628 1629 59 [bb 59] NOTE_INSN_BASIC_BLOCK)

(jump_insn:TI 1629 1833 1276 59 ./CppStatUtilities.cc:514 (set (pc)
        (if_then_else (unordered (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref/s:DI 146)
            (pc))) 533 {*jcc_1} (nil)
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 1 [0x1])
            (nil))))
;; End of basic block 59, registers live:
 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 60, registers live: 0 [ax] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note:HI 1276 1629 1275 60 [bb 60] NOTE_INSN_BASIC_BLOCK)

(insn:TI 1275 1276 1574 60 ./CppStatUtilities.cc:514 (set (reg/v:SI 4 si [orig:104 i ] [104])
        (reg/v:SI 0 ax [orig:293 i.503 ] [293])) 40 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg/v:SI 0 ax [orig:293 i.503 ] [293])
        (nil)))
;; End of basic block 60, registers live:
 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 61, registers live: 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(code_label:HI 1574 1275 1288 61 313 "" [1 uses])

(note:HI 1288 1574 1284 61 [bb 61] NOTE_INSN_BASIC_BLOCK)

(note:HI 1284 1288 1298 61 NOTE_INSN_DELETED)

(note:HI 1298 1284 1291 61 ("./CppStatUtilities.cc") 498)

(insn:TI 1291 1298 2024 61 ./CppStatUtilities.cc:498 (set (reg:DI 1 dx [orig:93 prephitmp.466 ] [93])
        (reg/f:DI 2 cx [orig:86 ivtmp.495 ] [86])) 81 {*movdi_1_rex64} (nil)
    (nil))

(note 2024 1291 1620 61 ("./CppStatUtilities.cc") 514)

(insn 1620 2024 2025 61 ./CppStatUtilities.cc:514 (set (reg/v:SI 0 ax [orig:295 i.503 ] [295])
        (subreg:SI (plus:DI (reg:DI 4 si [orig:104 i ] [104])
                (const_int 1 [0x1])) 0)) 194 {*lea_1_rex64} (nil)
    (nil))

(note 2025 1620 1621 61 ("./CppStatUtilities.cc") 498)

(insn 1621 2025 1293 61 ./CppStatUtilities.cc:498 (set (reg/f:DI 2 cx [orig:86 ivtmp.495 ] [86])
        (plus:DI (reg:DI 2 cx [orig:93 prephitmp.466 ] [93])
            (const_int 8 [0x8]))) 196 {*lea_2_rex64} (insn_list:REG_DEP_ANTI 1291 (nil))
    (nil))

(note:HI 1293 1621 1294 61 ("./CppStatUtilities.cc") 514)

(insn:TI 1294 1293 1622 61 ./CppStatUtilities.cc:514 (set (reg:DF 46 xmm9 [296])
        (mem:DF (plus:DI (reg:DI 1 dx [orig:93 prephitmp.466 ] [93])
                (const_int 8 [0x8])) [3 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 1291 (nil))
    (expr_list:REG_EQUIV (mem:DF (plus:DI (reg:DI 1 dx [orig:93 prephitmp.466 ] [93])
                (const_int 8 [0x8])) [3 S8 A64])
        (nil)))

(insn:TI 1622 1294 1623 61 ./CppStatUtilities.cc:514 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 46 xmm9 [296])
            (mem:DF (reg:DI 1 dx [orig:93 prephitmp.466 ] [93]) [3 S8 A64]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_TRUE 1294 (insn_list:REG_DEP_TRUE 1291 (nil)))
    (expr_list:REG_DEAD (reg:DF 46 xmm9 [296])
        (nil)))

(jump_insn:TI 1623 1622 1834 61 ./CppStatUtilities.cc:514 (set (pc)
        (if_then_else (ltgt (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref/s:DI 146)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 1620 (insn_list:REG_DEP_ANTI 1291 (insn_list:REG_DEP_ANTI 1621 (insn_list:REG_DEP_ANTI 1294 (insn_list:REG_DEP_TRUE 1622 (nil))))))
    (expr_list:REG_BR_PROB (const_int 1100 [0x44c])
        (nil)))
;; End of basic block 61, registers live:
 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 17 [flags] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 62, registers live: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 17 [flags] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note 1834 1623 1624 62 [bb 62] NOTE_INSN_BASIC_BLOCK)

(jump_insn:TI 1624 1834 1301 62 ./CppStatUtilities.cc:514 (set (pc)
        (if_then_else (unordered (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref/s:DI 146)
            (pc))) 533 {*jcc_1} (nil)
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 1 [0x1])
            (nil))))
;; End of basic block 62, registers live:
 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 63, registers live: 0 [ax] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note:HI 1301 1624 1300 63 [bb 63] NOTE_INSN_BASIC_BLOCK)

(insn:TI 1300 1301 520 63 ./CppStatUtilities.cc:514 (set (reg/v:SI 4 si [orig:104 i ] [104])
        (reg/v:SI 0 ax [orig:295 i.503 ] [295])) 40 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg/v:SI 0 ax [orig:295 i.503 ] [295])
        (nil)))
;; End of basic block 63, registers live:
 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

(note:HI 520 1300 2145 NOTE_INSN_LOOP_BEG)

(note 2145 520 116 64 ( i.503 (expr_list:REG_DEP_TRUE (reg/v:SI 0 ax [orig:287 i.503 ] [287])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 64, registers live: 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(code_label:HI 116 2145 117 64 172 "" [3 uses])

(note:HI 117 116 118 64 [bb 64] NOTE_INSN_BASIC_BLOCK)

(note:HI 118 117 1798 64 NOTE_INSN_DELETED)

(insn:TI 1798 118 120 64 ./CppStatUtilities.cc:514 (set (reg/v:SI 5 di [orig:83 i.503 ] [83])
        (subreg:SI (plus:DI (reg:DI 4 si [orig:104 i ] [104])
                (const_int 1 [0x1])) 0)) 194 {*lea_1_rex64} (nil)
    (nil))

(insn:TI 120 1798 121 64 ./CppStatUtilities.cc:514 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 5 di [orig:83 i.503 ] [83])
            (reg/v:SI 41 r12 [orig:117 xSize ] [117]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_TRUE 1798 (nil))
    (nil))

(jump_insn:TI 121 120 132 64 ./CppStatUtilities.cc:514 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref/s:DI 541)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 1798 (insn_list:REG_DEP_TRUE 120 (nil)))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 500 [0x1f4])
            (nil))))
;; End of basic block 64, registers live:
 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

(note:HI 132 121 2146 ("./CppStatUtilities.cc") 498)

(note 2146 132 131 65 ( i.503 (expr_list:REG_DEP_TRUE (reg/v:SI 5 di [orig:83 i.503 ] [83])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 65, registers live: 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note:HI 131 2146 133 65 [bb 65] NOTE_INSN_BASIC_BLOCK)

(insn:TI 133 131 1793 65 ./CppStatUtilities.cc:498 (set (reg:DI 1 dx [orig:93 prephitmp.466 ] [93])
        (reg/f:DI 2 cx [orig:86 ivtmp.495 ] [86])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 1793 133 135 65 ./CppStatUtilities.cc:498 (set (reg/f:DI 0 ax [186])
        (plus:DI (reg:DI 2 cx [orig:93 prephitmp.466 ] [93])
            (const_int 8 [0x8]))) 196 {*lea_2_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 2 cx [orig:93 prephitmp.466 ] [93])
        (nil)))

(note:HI 135 1793 136 65 ("./CppStatUtilities.cc") 514)

(insn:TI 136 135 1794 65 ./CppStatUtilities.cc:514 (set (reg:DF 22 xmm1 [126])
        (mem:DF (plus:DI (reg:DI 1 dx [orig:93 prephitmp.466 ] [93])
                (const_int 8 [0x8])) [3 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 133 (nil))
    (expr_list:REG_EQUIV (mem:DF (plus:DI (reg:DI 1 dx [orig:93 prephitmp.466 ] [93])
                (const_int 8 [0x8])) [3 S8 A64])
        (nil)))

(insn:TI 1794 136 1795 65 ./CppStatUtilities.cc:514 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 22 xmm1 [126])
            (mem:DF (reg:DI 1 dx [orig:93 prephitmp.466 ] [93]) [3 S8 A64]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_TRUE 136 (insn_list:REG_DEP_TRUE 133 (nil)))
    (expr_list:REG_DEAD (reg:DF 22 xmm1 [126])
        (nil)))

(jump_insn:TI 1795 1794 1805 65 ./CppStatUtilities.cc:514 (set (pc)
        (if_then_else (unordered (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 146)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 133 (insn_list:REG_DEP_ANTI 1793 (insn_list:REG_DEP_ANTI 136 (insn_list:REG_DEP_TRUE 1794 (nil)))))
    (expr_list:REG_BR_PROB (const_int 1 [0x1])
        (nil)))
;; End of basic block 65, registers live:
 0 [ax] 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 17 [flags] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 66, registers live: 0 [ax] 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 17 [flags] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note 1805 1795 1796 66 [bb 66] NOTE_INSN_BASIC_BLOCK)

(jump_insn:TI 1796 1805 521 66 ./CppStatUtilities.cc:514 (set (pc)
        (if_then_else (ltgt (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 146)
            (pc))) 533 {*jcc_1} (nil)
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 1100 [0x44c])
            (nil))))
;; End of basic block 66, registers live:
 0 [ax] 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

(note:HI 521 1796 142 NOTE_INSN_LOOP_END)

;; Start of basic block 67, registers live: 0 [ax] 3 [bx] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note:HI 142 521 1324 67 [bb 67] NOTE_INSN_BASIC_BLOCK)

(insn:TI 1324 142 143 67 ./CppStatUtilities.cc:514 (set (reg:DF 47 xmm10 [196])
        (mem:DF (plus:DI (reg:DI 0 ax [orig:93 prephitmp.466 ] [93])
                (const_int 8 [0x8])) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (expr_list:REG_EQUIV (mem:DF (plus:DI (reg:DI 1 dx [orig:93 prephitmp.466 ] [93])
                (const_int 8 [0x8])) [3 S8 A64])
        (nil)))

(insn 143 1324 1615 67 ./CppStatUtilities.cc:514 (set (reg/v:SI 4 si [orig:104 i ] [104])
        (reg/v:SI 5 di [orig:83 i.503 ] [83])) 40 {*movsi_1} (nil)
    (nil))

(insn:TI 1615 143 1328 67 ./CppStatUtilities.cc:514 (set (reg/v:SI 37 r8 [orig:194 i.503 ] [194])
        (subreg:SI (plus:DI (reg:DI 4 si [orig:104 i ] [104])
                (const_int 1 [0x1])) 0)) 194 {*lea_1_rex64} (insn_list:REG_DEP_TRUE 143 (nil))
    (nil))

(note:HI 1328 1615 1321 67 ("./CppStatUtilities.cc") 498)

(insn 1321 1328 1616 67 ./CppStatUtilities.cc:498 (set (reg:DI 1 dx [orig:93 prephitmp.466 ] [93])
        (reg:DI 0 ax [orig:195 ivtmp.495 ] [195])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 1616 1321 1323 67 ./CppStatUtilities.cc:498 (set (reg/f:DI 2 cx [orig:298 ivtmp.495 ] [298])
        (plus:DI (reg/f:DI 0 ax [186])
            (const_int 8 [0x8]))) 196 {*lea_2_rex64} (nil)
    (nil))

(note:HI 1323 1616 1617 67 ("./CppStatUtilities.cc") 514)

(insn:TI 1617 1323 1618 67 ./CppStatUtilities.cc:514 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 47 xmm10 [196])
            (mem:DF (reg:DI 0 ax [orig:93 prephitmp.466 ] [93]) [3 S8 A64]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_TRUE 1324 (nil))
    (expr_list:REG_DEAD (reg:DF 47 xmm10 [196])
        (nil)))

(jump_insn:TI 1618 1617 2147 67 ./CppStatUtilities.cc:514 (set (pc)
        (if_then_else (ltgt (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref/s:DI 146)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 143 (insn_list:REG_DEP_ANTI 1615 (insn_list:REG_DEP_ANTI 1321 (insn_list:REG_DEP_ANTI 1616 (insn_list:REG_DEP_ANTI 1324 (insn_list:REG_DEP_TRUE 1617 (nil)))))))
    (expr_list:REG_BR_PROB (const_int 1100 [0x44c])
        (nil)))
;; End of basic block 67, registers live:
 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 17 [flags] 37 [r8] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

(note 2147 1618 1835 68 ( i.503 (expr_list:REG_DEP_TRUE (reg/v:SI 37 r8 [orig:194 i.503 ] [194])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 68, registers live: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 17 [flags] 37 [r8] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note 1835 2147 1619 68 [bb 68] NOTE_INSN_BASIC_BLOCK)

(jump_insn:TI 1619 1835 1331 68 ./CppStatUtilities.cc:514 (set (pc)
        (if_then_else (unordered (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref/s:DI 146)
            (pc))) 533 {*jcc_1} (nil)
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 1 [0x1])
            (nil))))
;; End of basic block 68, registers live:
 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 69, registers live: 0 [ax] 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp] 37 [r8] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note:HI 1331 1619 1348 69 [bb 69] NOTE_INSN_BASIC_BLOCK)

(note:HI 1348 1331 1341 69 ("./CppStatUtilities.cc") 498)

(insn:TI 1341 1348 2026 69 ./CppStatUtilities.cc:498 (set (reg:DI 1 dx [orig:93 prephitmp.466 ] [93])
        (reg/f:DI 2 cx [orig:298 ivtmp.495 ] [298])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg/f:DI 2 cx [orig:298 ivtmp.495 ] [298])
        (nil)))

(note 2026 1341 1330 69 ("./CppStatUtilities.cc") 514)

(insn 1330 2026 2027 69 ./CppStatUtilities.cc:514 (set (reg/v:SI 4 si [orig:104 i ] [104])
        (reg/v:SI 37 r8 [orig:194 i.503 ] [194])) 40 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg/v:SI 37 r8 [orig:194 i.503 ] [194])
        (nil)))

(note 2027 1330 1611 69 ("./CppStatUtilities.cc") 498)

(insn 1611 2027 1343 69 ./CppStatUtilities.cc:498 (set (reg/f:DI 2 cx [orig:301 ivtmp.495 ] [301])
        (plus:DI (reg/f:DI 0 ax [186])
            (const_int 16 [0x10]))) 196 {*lea_2_rex64} (insn_list:REG_DEP_ANTI 1341 (nil))
    (nil))

(note:HI 1343 1611 1344 69 ("./CppStatUtilities.cc") 514)

(insn:TI 1344 1343 1612 69 ./CppStatUtilities.cc:514 (set (reg:DF 48 xmm11 [299])
        (mem:DF (plus:DI (reg:DI 1 dx [orig:93 prephitmp.466 ] [93])
                (const_int 8 [0x8])) [3 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 1341 (nil))
    (expr_list:REG_EQUIV (mem:DF (plus:DI (reg:DI 1 dx [orig:93 prephitmp.466 ] [93])
                (const_int 8 [0x8])) [3 S8 A64])
        (nil)))

(insn:TI 1612 1344 1613 69 ./CppStatUtilities.cc:514 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 48 xmm11 [299])
            (mem:DF (plus:DI (reg/f:DI 0 ax [186])
                    (const_int 8 [0x8])) [3 S8 A64]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_TRUE 1344 (nil))
    (expr_list:REG_DEAD (reg:DF 48 xmm11 [299])
        (nil)))

(jump_insn:TI 1613 1612 1836 69 ./CppStatUtilities.cc:514 (set (pc)
        (if_then_else (ltgt (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref/s:DI 146)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 1330 (insn_list:REG_DEP_ANTI 1341 (insn_list:REG_DEP_ANTI 1611 (insn_list:REG_DEP_ANTI 1344 (insn_list:REG_DEP_TRUE 1612 (nil))))))
    (expr_list:REG_BR_PROB (const_int 1100 [0x44c])
        (nil)))
;; End of basic block 69, registers live:
 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 17 [flags] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 70, registers live: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 17 [flags] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note 1836 1613 1614 70 [bb 70] NOTE_INSN_BASIC_BLOCK)

(jump_insn:TI 1614 1836 1351 70 ./CppStatUtilities.cc:514 (set (pc)
        (if_then_else (unordered (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref/s:DI 146)
            (pc))) 533 {*jcc_1} (nil)
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 1 [0x1])
            (nil))))
;; End of basic block 70, registers live:
 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 71, registers live: 0 [ax] 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note:HI 1351 1614 1454 71 [bb 71] NOTE_INSN_BASIC_BLOCK)

(note:HI 1454 1351 1368 71 NOTE_INSN_DELETED)

(note:HI 1368 1454 1361 71 ("./CppStatUtilities.cc") 498)

(insn:TI 1361 1368 2028 71 ./CppStatUtilities.cc:498 (set (reg:DI 1 dx [orig:93 prephitmp.466 ] [93])
        (reg/f:DI 2 cx [orig:301 ivtmp.495 ] [301])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg/f:DI 2 cx [orig:301 ivtmp.495 ] [301])
        (nil)))

(note 2028 1361 1605 71 ("./CppStatUtilities.cc") 514)

(insn 1605 2028 1606 71 ./CppStatUtilities.cc:514 (set (reg/v:SI 4 si [orig:104 i ] [104])
        (subreg:SI (plus:DI (reg:DI 5 di [orig:83 i.503 ] [83])
                (const_int 2 [0x2])) 0)) 194 {*lea_1_rex64} (nil)
    (nil))

(insn 1606 1605 1364 71 ./CppStatUtilities.cc:514 (set (reg/v:SI 37 r8 [orig:300 i.503 ] [300])
        (subreg:SI (plus:DI (reg:DI 5 di [orig:83 i.503 ] [83])
                (const_int 3 [0x3])) 0)) 194 {*lea_1_rex64} (nil)
    (nil))

(insn:TI 1364 1606 2029 71 ./CppStatUtilities.cc:514 (set (reg:DF 49 xmm12 [302])
        (mem:DF (plus:DI (reg:DI 1 dx [orig:93 prephitmp.466 ] [93])
                (const_int 8 [0x8])) [3 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 1361 (nil))
    (expr_list:REG_EQUIV (mem:DF (plus:DI (reg:DI 1 dx [orig:93 prephitmp.466 ] [93])
                (const_int 8 [0x8])) [3 S8 A64])
        (nil)))

(note 2029 1364 1607 71 ("./CppStatUtilities.cc") 498)

(insn 1607 2029 1363 71 ./CppStatUtilities.cc:498 (set (reg/f:DI 2 cx [orig:304 ivtmp.495 ] [304])
        (plus:DI (reg/f:DI 0 ax [186])
            (const_int 24 [0x18]))) 196 {*lea_2_rex64} (insn_list:REG_DEP_ANTI 1361 (nil))
    (nil))

(note:HI 1363 1607 1608 71 ("./CppStatUtilities.cc") 514)

(insn:TI 1608 1363 1609 71 ./CppStatUtilities.cc:514 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 49 xmm12 [302])
            (mem:DF (plus:DI (reg/f:DI 0 ax [186])
                    (const_int 16 [0x10])) [3 S8 A64]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_TRUE 1364 (nil))
    (expr_list:REG_DEAD (reg:DF 49 xmm12 [302])
        (nil)))

(jump_insn:TI 1609 1608 1837 71 ./CppStatUtilities.cc:514 (set (pc)
        (if_then_else (ltgt (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref/s:DI 146)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 1605 (insn_list:REG_DEP_ANTI 1606 (insn_list:REG_DEP_ANTI 1361 (insn_list:REG_DEP_ANTI 1607 (insn_list:REG_DEP_ANTI 1364 (insn_list:REG_DEP_TRUE 1608 (nil)))))))
    (expr_list:REG_BR_PROB (const_int 1100 [0x44c])
        (nil)))
;; End of basic block 71, registers live:
 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 17 [flags] 37 [r8] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 72, registers live: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 17 [flags] 37 [r8] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note 1837 1609 1610 72 [bb 72] NOTE_INSN_BASIC_BLOCK)

(jump_insn:TI 1610 1837 1371 72 ./CppStatUtilities.cc:514 (set (pc)
        (if_then_else (unordered (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref/s:DI 146)
            (pc))) 533 {*jcc_1} (nil)
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 1 [0x1])
            (nil))))
;; End of basic block 72, registers live:
 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 73, registers live: 0 [ax] 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp] 37 [r8] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note:HI 1371 1610 1388 73 [bb 73] NOTE_INSN_BASIC_BLOCK)

(note:HI 1388 1371 1381 73 ("./CppStatUtilities.cc") 498)

(insn:TI 1381 1388 2030 73 ./CppStatUtilities.cc:498 (set (reg:DI 1 dx [orig:93 prephitmp.466 ] [93])
        (reg/f:DI 2 cx [orig:304 ivtmp.495 ] [304])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg/f:DI 2 cx [orig:304 ivtmp.495 ] [304])
        (nil)))

(note 2030 1381 1370 73 ("./CppStatUtilities.cc") 514)

(insn 1370 2030 2031 73 ./CppStatUtilities.cc:514 (set (reg/v:SI 4 si [orig:104 i ] [104])
        (reg/v:SI 37 r8 [orig:300 i.503 ] [300])) 40 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg/v:SI 37 r8 [orig:300 i.503 ] [300])
        (nil)))

(note 2031 1370 1601 73 ("./CppStatUtilities.cc") 498)

(insn 1601 2031 1383 73 ./CppStatUtilities.cc:498 (set (reg/f:DI 2 cx [orig:307 ivtmp.495 ] [307])
        (plus:DI (reg/f:DI 0 ax [186])
            (const_int 32 [0x20]))) 196 {*lea_2_rex64} (insn_list:REG_DEP_ANTI 1381 (nil))
    (nil))

(note:HI 1383 1601 1384 73 ("./CppStatUtilities.cc") 514)

(insn:TI 1384 1383 1600 73 ./CppStatUtilities.cc:514 (set (reg:DF 50 xmm13 [305])
        (mem:DF (plus:DI (reg:DI 1 dx [orig:93 prephitmp.466 ] [93])
                (const_int 8 [0x8])) [3 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 1381 (nil))
    (expr_list:REG_EQUIV (mem:DF (plus:DI (reg:DI 1 dx [orig:93 prephitmp.466 ] [93])
                (const_int 8 [0x8])) [3 S8 A64])
        (nil)))

(insn 1600 1384 1602 73 ./CppStatUtilities.cc:514 (set (reg/v:SI 37 r8 [orig:303 i.503 ] [303])
        (subreg:SI (plus:DI (reg:DI 5 di [orig:83 i.503 ] [83])
                (const_int 4 [0x4])) 0)) 194 {*lea_1_rex64} (insn_list:REG_DEP_ANTI 1370 (nil))
    (nil))

(insn:TI 1602 1600 1603 73 ./CppStatUtilities.cc:514 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 50 xmm13 [305])
            (mem:DF (plus:DI (reg/f:DI 0 ax [186])
                    (const_int 24 [0x18])) [3 S8 A64]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_TRUE 1384 (nil))
    (expr_list:REG_DEAD (reg:DF 50 xmm13 [305])
        (nil)))

(jump_insn:TI 1603 1602 1838 73 ./CppStatUtilities.cc:514 (set (pc)
        (if_then_else (ltgt (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref/s:DI 146)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 1370 (insn_list:REG_DEP_ANTI 1600 (insn_list:REG_DEP_ANTI 1381 (insn_list:REG_DEP_ANTI 1601 (insn_list:REG_DEP_ANTI 1384 (insn_list:REG_DEP_TRUE 1602 (nil)))))))
    (expr_list:REG_BR_PROB (const_int 1100 [0x44c])
        (nil)))
;; End of basic block 73, registers live:
 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 17 [flags] 37 [r8] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 74, registers live: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 17 [flags] 37 [r8] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note 1838 1603 1604 74 [bb 74] NOTE_INSN_BASIC_BLOCK)

(jump_insn:TI 1604 1838 1391 74 ./CppStatUtilities.cc:514 (set (pc)
        (if_then_else (unordered (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref/s:DI 146)
            (pc))) 533 {*jcc_1} (nil)
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 1 [0x1])
            (nil))))
;; End of basic block 74, registers live:
 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 75, registers live: 0 [ax] 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp] 37 [r8] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note:HI 1391 1604 1408 75 [bb 75] NOTE_INSN_BASIC_BLOCK)

(note:HI 1408 1391 1401 75 ("./CppStatUtilities.cc") 498)

(insn:TI 1401 1408 2032 75 ./CppStatUtilities.cc:498 (set (reg:DI 1 dx [orig:93 prephitmp.466 ] [93])
        (reg/f:DI 2 cx [orig:307 ivtmp.495 ] [307])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg/f:DI 2 cx [orig:307 ivtmp.495 ] [307])
        (nil)))

(note 2032 1401 1390 75 ("./CppStatUtilities.cc") 514)

(insn 1390 2032 2033 75 ./CppStatUtilities.cc:514 (set (reg/v:SI 4 si [orig:104 i ] [104])
        (reg/v:SI 37 r8 [orig:303 i.503 ] [303])) 40 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg/v:SI 37 r8 [orig:303 i.503 ] [303])
        (nil)))

(note 2033 1390 1596 75 ("./CppStatUtilities.cc") 498)

(insn 1596 2033 1403 75 ./CppStatUtilities.cc:498 (set (reg/f:DI 2 cx [orig:310 ivtmp.495 ] [310])
        (plus:DI (reg/f:DI 0 ax [186])
            (const_int 40 [0x28]))) 196 {*lea_2_rex64} (insn_list:REG_DEP_ANTI 1401 (nil))
    (nil))

(note:HI 1403 1596 1404 75 ("./CppStatUtilities.cc") 514)

(insn:TI 1404 1403 1595 75 ./CppStatUtilities.cc:514 (set (reg:DF 51 xmm14 [308])
        (mem:DF (plus:DI (reg:DI 1 dx [orig:93 prephitmp.466 ] [93])
                (const_int 8 [0x8])) [3 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 1401 (nil))
    (expr_list:REG_EQUIV (mem:DF (plus:DI (reg:DI 1 dx [orig:93 prephitmp.466 ] [93])
                (const_int 8 [0x8])) [3 S8 A64])
        (nil)))

(insn 1595 1404 1597 75 ./CppStatUtilities.cc:514 (set (reg/v:SI 37 r8 [orig:306 i.503 ] [306])
        (subreg:SI (plus:DI (reg:DI 5 di [orig:83 i.503 ] [83])
                (const_int 5 [0x5])) 0)) 194 {*lea_1_rex64} (insn_list:REG_DEP_ANTI 1390 (nil))
    (nil))

(insn:TI 1597 1595 1598 75 ./CppStatUtilities.cc:514 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 51 xmm14 [308])
            (mem:DF (plus:DI (reg/f:DI 0 ax [186])
                    (const_int 32 [0x20])) [3 S8 A64]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_TRUE 1404 (nil))
    (expr_list:REG_DEAD (reg:DF 51 xmm14 [308])
        (nil)))

(jump_insn:TI 1598 1597 1839 75 ./CppStatUtilities.cc:514 (set (pc)
        (if_then_else (ltgt (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref/s:DI 146)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 1390 (insn_list:REG_DEP_ANTI 1595 (insn_list:REG_DEP_ANTI 1401 (insn_list:REG_DEP_ANTI 1596 (insn_list:REG_DEP_ANTI 1404 (insn_list:REG_DEP_TRUE 1597 (nil)))))))
    (expr_list:REG_BR_PROB (const_int 1100 [0x44c])
        (nil)))
;; End of basic block 75, registers live:
 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 17 [flags] 37 [r8] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 76, registers live: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 17 [flags] 37 [r8] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note 1839 1598 1599 76 [bb 76] NOTE_INSN_BASIC_BLOCK)

(jump_insn:TI 1599 1839 1411 76 ./CppStatUtilities.cc:514 (set (pc)
        (if_then_else (unordered (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref/s:DI 146)
            (pc))) 533 {*jcc_1} (nil)
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 1 [0x1])
            (nil))))
;; End of basic block 76, registers live:
 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 77, registers live: 0 [ax] 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp] 37 [r8] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note:HI 1411 1599 1428 77 [bb 77] NOTE_INSN_BASIC_BLOCK)

(note:HI 1428 1411 1421 77 ("./CppStatUtilities.cc") 498)

(insn:TI 1421 1428 2034 77 ./CppStatUtilities.cc:498 (set (reg:DI 1 dx [orig:93 prephitmp.466 ] [93])
        (reg/f:DI 2 cx [orig:310 ivtmp.495 ] [310])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg/f:DI 2 cx [orig:310 ivtmp.495 ] [310])
        (nil)))

(note 2034 1421 1410 77 ("./CppStatUtilities.cc") 514)

(insn 1410 2034 2035 77 ./CppStatUtilities.cc:514 (set (reg/v:SI 4 si [orig:104 i ] [104])
        (reg/v:SI 37 r8 [orig:306 i.503 ] [306])) 40 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg/v:SI 37 r8 [orig:306 i.503 ] [306])
        (nil)))

(note 2035 1410 1591 77 ("./CppStatUtilities.cc") 498)

(insn 1591 2035 1423 77 ./CppStatUtilities.cc:498 (set (reg/f:DI 2 cx [orig:313 ivtmp.495 ] [313])
        (plus:DI (reg/f:DI 0 ax [186])
            (const_int 48 [0x30]))) 196 {*lea_2_rex64} (insn_list:REG_DEP_ANTI 1421 (nil))
    (nil))

(note:HI 1423 1591 1424 77 ("./CppStatUtilities.cc") 514)

(insn:TI 1424 1423 1590 77 ./CppStatUtilities.cc:514 (set (reg:DF 52 xmm15 [311])
        (mem:DF (plus:DI (reg:DI 1 dx [orig:93 prephitmp.466 ] [93])
                (const_int 8 [0x8])) [3 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 1421 (nil))
    (expr_list:REG_EQUIV (mem:DF (plus:DI (reg:DI 1 dx [orig:93 prephitmp.466 ] [93])
                (const_int 8 [0x8])) [3 S8 A64])
        (nil)))

(insn 1590 1424 1592 77 ./CppStatUtilities.cc:514 (set (reg/v:SI 37 r8 [orig:309 i.503 ] [309])
        (subreg:SI (plus:DI (reg:DI 5 di [orig:83 i.503 ] [83])
                (const_int 6 [0x6])) 0)) 194 {*lea_1_rex64} (insn_list:REG_DEP_ANTI 1410 (nil))
    (nil))

(insn:TI 1592 1590 1593 77 ./CppStatUtilities.cc:514 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 52 xmm15 [311])
            (mem:DF (plus:DI (reg/f:DI 0 ax [186])
                    (const_int 40 [0x28])) [3 S8 A64]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_TRUE 1424 (nil))
    (expr_list:REG_DEAD (reg:DF 52 xmm15 [311])
        (nil)))

(jump_insn:TI 1593 1592 1840 77 ./CppStatUtilities.cc:514 (set (pc)
        (if_then_else (ltgt (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref/s:DI 146)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 1410 (insn_list:REG_DEP_ANTI 1590 (insn_list:REG_DEP_ANTI 1421 (insn_list:REG_DEP_ANTI 1591 (insn_list:REG_DEP_ANTI 1424 (insn_list:REG_DEP_TRUE 1592 (nil)))))))
    (expr_list:REG_BR_PROB (const_int 1100 [0x44c])
        (nil)))
;; End of basic block 77, registers live:
 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 17 [flags] 37 [r8] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 78, registers live: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 17 [flags] 37 [r8] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note 1840 1593 1594 78 [bb 78] NOTE_INSN_BASIC_BLOCK)

(jump_insn:TI 1594 1840 1431 78 ./CppStatUtilities.cc:514 (set (pc)
        (if_then_else (unordered (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref/s:DI 146)
            (pc))) 533 {*jcc_1} (nil)
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 1 [0x1])
            (nil))))
;; End of basic block 78, registers live:
 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 79, registers live: 0 [ax] 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp] 37 [r8] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note:HI 1431 1594 1448 79 [bb 79] NOTE_INSN_BASIC_BLOCK)

(note:HI 1448 1431 1441 79 ("./CppStatUtilities.cc") 498)

(insn:TI 1441 1448 1434 79 ./CppStatUtilities.cc:498 (set (reg:DI 1 dx [orig:93 prephitmp.466 ] [93])
        (reg/f:DI 2 cx [orig:313 ivtmp.495 ] [313])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg/f:DI 2 cx [orig:313 ivtmp.495 ] [313])
        (nil)))

(note:HI 1434 1441 1435 79 ("./CppStatUtilities.cc") 514)

(insn 1435 1434 1430 79 ./CppStatUtilities.cc:514 (parallel [
            (set (reg/v:SI 5 di [orig:312 i.503 ] [312])
                (plus:SI (reg/v:SI 5 di [orig:83 i.503 ] [83])
                    (const_int 7 [0x7])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 1430 1435 1444 79 ./CppStatUtilities.cc:514 (set (reg/v:SI 4 si [orig:104 i ] [104])
        (reg/v:SI 37 r8 [orig:309 i.503 ] [309])) 40 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg/v:SI 37 r8 [orig:309 i.503 ] [309])
        (nil)))

(insn:TI 1444 1430 2036 79 ./CppStatUtilities.cc:514 (set (reg:DF 21 xmm0 [314])
        (mem:DF (plus:DI (reg:DI 1 dx [orig:93 prephitmp.466 ] [93])
                (const_int 8 [0x8])) [3 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 1441 (nil))
    (expr_list:REG_EQUIV (mem:DF (plus:DI (reg:DI 1 dx [orig:93 prephitmp.466 ] [93])
                (const_int 8 [0x8])) [3 S8 A64])
        (nil)))

(note 2036 1444 1586 79 ("./CppStatUtilities.cc") 498)

(insn 1586 2036 1443 79 ./CppStatUtilities.cc:498 (set (reg/f:DI 2 cx [orig:86 ivtmp.495 ] [86])
        (plus:DI (reg/f:DI 0 ax [186])
            (const_int 56 [0x38]))) 196 {*lea_2_rex64} (insn_list:REG_DEP_ANTI 1441 (nil))
    (nil))

(note:HI 1443 1586 1587 79 ("./CppStatUtilities.cc") 514)

(insn:TI 1587 1443 1588 79 ./CppStatUtilities.cc:514 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 21 xmm0 [314])
            (mem:DF (plus:DI (reg/f:DI 0 ax [186])
                    (const_int 48 [0x30])) [3 S8 A64]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_OUTPUT 1435 (insn_list:REG_DEP_TRUE 1444 (nil)))
    (expr_list:REG_DEAD (reg:DF 21 xmm0 [314])
        (expr_list:REG_DEAD (reg/f:DI 0 ax [186])
            (nil))))

(jump_insn:TI 1588 1587 1841 79 ./CppStatUtilities.cc:514 (set (pc)
        (if_then_else (ltgt (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref/s:DI 146)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 1430 (insn_list:REG_DEP_ANTI 1435 (insn_list:REG_DEP_ANTI 1441 (insn_list:REG_DEP_ANTI 1586 (insn_list:REG_DEP_ANTI 1444 (insn_list:REG_DEP_TRUE 1587 (nil)))))))
    (expr_list:REG_BR_PROB (const_int 1100 [0x44c])
        (nil)))
;; End of basic block 79, registers live:
 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 17 [flags] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 80, registers live: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 17 [flags] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note 1841 1588 1589 80 [bb 80] NOTE_INSN_BASIC_BLOCK)

(jump_insn:TI 1589 1841 1451 80 ./CppStatUtilities.cc:514 (set (pc)
        (if_then_else (unordered (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref/s:DI 146)
            (pc))) 533 {*jcc_1} (nil)
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 1 [0x1])
            (nil))))
;; End of basic block 80, registers live:
 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 81, registers live: 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note:HI 1451 1589 1450 81 [bb 81] NOTE_INSN_BASIC_BLOCK)

(insn:TI 1450 1451 2060 81 ./CppStatUtilities.cc:514 (set (reg/v:SI 4 si [orig:104 i ] [104])
        (reg/v:SI 5 di [orig:312 i.503 ] [312])) 40 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg/v:SI 5 di [orig:312 i.503 ] [312])
        (nil)))

(jump_insn 2060 1450 2061 81 (set (pc)
        (label_ref 116)) -1 (nil)
    (nil))
;; End of basic block 81, registers live:
 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

(barrier 2061 2060 2148)

(note 2148 2061 541 82 ( i.503 (expr_list:REG_DEP_TRUE (reg/v:SI 5 di [orig:83 i.503 ] [83])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 82, registers live: 3 [bx] 4 [si] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(code_label:HI 541 2148 123 82 225 "" [1 uses])

(note:HI 123 541 126 82 [bb 82] NOTE_INSN_BASIC_BLOCK)

(note:HI 126 123 125 82 NOTE_INSN_DELETED)

(insn:TI 125 126 2149 82 ./CppStatUtilities.cc:514 (set (reg:DI 0 ax [orig:124 i.504 ] [124])
        (sign_extend:DI (reg/v:SI 4 si [orig:104 i ] [104]))) 115 {extendsidi2_rex64} (nil)
    (nil))

(note 2149 125 127 82 ( i.504 (expr_list:REG_DEP_TRUE (reg:DI 0 ax [orig:124 i.504 ] [124])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 127 2149 2150 82 ./CppStatUtilities.cc:514 (set (reg:DI 1 dx [orig:93 prephitmp.466 ] [93])
        (plus:DI (mult:DI (reg:DI 0 ax [orig:124 i.504 ] [124])
                (const_int 8 [0x8]))
            (reg/v/f:DI 3 bx [orig:116 x ] [116]))) 196 {*lea_2_rex64} (insn_list:REG_DEP_TRUE 125 (nil))
    (expr_list:REG_DEAD (reg:DI 0 ax [orig:124 i.504 ] [124])
        (nil)))
;; End of basic block 82, registers live:
 1 [dx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

(note 2150 127 146 83 ( i.503 (expr_list:REG_DEP_TRUE (reg/v:SI 37 r8 [orig:309 i.503 ] [309])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 83, registers live: 1 [dx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(code_label:HI 146 2150 147 83 175 "" [30 uses])

(note:HI 147 146 148 83 [bb 83] NOTE_INSN_BASIC_BLOCK)

(note:HI 148 147 150 83 NOTE_INSN_DELETED)

(note:HI 150 148 151 83 ("./CppStatUtilities.cc") 520)

(insn:TI 151 150 2151 83 ./CppStatUtilities.cc:520 (set (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
        (mem:DF (reg:DI 1 dx [orig:93 prephitmp.466 ] [93]) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg:DI 1 dx [orig:93 prephitmp.466 ] [93])
        (nil)))

(note 2151 151 152 83 ( minVal (expr_list:REG_DEP_TRUE (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note:HI 152 2151 1792 83 ("./CppStatUtilities.cc") 523)

(insn 1792 152 2152 83 ./CppStatUtilities.cc:523 (set (reg/v:SI 1 dx [orig:85 i.501 ] [85])
        (subreg:SI (plus:DI (reg:DI 4 si [orig:104 i ] [104])
                (const_int 1 [0x1])) 0)) 194 {*lea_1_rex64} (insn_list:REG_DEP_ANTI 151 (nil))
    (nil))

(note 2152 1792 2037 83 ( i.501 (expr_list:REG_DEP_TRUE (reg/v:SI 1 dx [orig:85 i.501 ] [85])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 2037 2152 149 83 ("./CppStatUtilities.cc") 519)

(insn:TI 149 2037 154 83 ./CppStatUtilities.cc:519 (set (mem:SI (reg/f:DI 42 r13 [orig:114 D.35196 ] [114]) [5 S4 A32])
        (reg/v:SI 4 si [orig:104 i ] [104])) 40 {*movsi_1} (nil)
    (nil))

(note:HI 154 149 155 83 ("./CppStatUtilities.cc") 525)

(insn:TI 155 154 159 83 ./CppStatUtilities.cc:525 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg/v:SI 41 r12 [orig:117 xSize ] [117])
            (reg/v:SI 1 dx [orig:85 i.501 ] [85]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_TRUE 1792 (nil))
    (nil))

(insn 159 155 2153 83 ./CppStatUtilities.cc:525 (set (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
        (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 151 (nil))
    (nil))

(note 2153 159 156 83 ( maxVal (expr_list:REG_DEP_TRUE (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(jump_insn:TI 156 2153 2154 83 ./CppStatUtilities.cc:525 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 472)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 151 (insn_list:REG_DEP_ANTI 1792 (insn_list:REG_DEP_ANTI 159 (insn_list:REG_DEP_TRUE 155 (insn_list:REG_DEP_ANTI 149 (nil))))))
    (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_BR_PROB (const_int 10000 [0x2710])
            (nil))))
;; End of basic block 83, registers live:
 1 [dx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

(note 2154 156 478 84 ( i.503 (expr_list:REG_DEP_TRUE (reg/v:SI 5 di [orig:83 i.503 ] [83])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 84, registers live: 3 [bx] 4 [si] 6 [bp] 7 [sp] 23 [xmm2] 42 [r13] 43 [r14] 44 [r15]
(note:HI 478 2154 479 84 [bb 84] NOTE_INSN_BASIC_BLOCK)

(note:HI 479 478 481 84 ("./CppStatUtilities.cc") 570)

(insn:TI 481 479 1869 84 ./CppStatUtilities.cc:570 (set (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
        (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])) 94 {*movdf_integer} (nil)
    (nil))

(insn 1869 481 483 84 ./CppStatUtilities.cc:570 (parallel [
            (set (reg:DI 2 cx [orig:98 prephitmp.418 ] [98])
                (const_int 0 [0x0]))
            (clobber (reg:CC 17 flags))
        ]) 78 {*movdi_xor_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 483 1869 2155 84 ./CppStatUtilities.cc:570 (set (reg:SI 1 dx [orig:100 prephitmp.406 ] [100])
        (const_int 1 [0x1])) 40 {*movsi_1} (nil)
    (nil))

(note 2155 483 484 84 ( i.501 (nil)) NOTE_INSN_VAR_LOCATION)

(insn 484 2155 2156 84 ./CppStatUtilities.cc:570 (set (reg:DI 5 di [orig:99 prephitmp.410 ] [99])
        (const_int 48 [0x30])) 81 {*movdi_1_rex64} (nil)
    (nil))

(note 2156 484 2062 84 ( i.503 (expr_list:REG_DEP_TRUE (reg/v:SI 37 r8 [orig:309 i.503 ] [309])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(jump_insn 2062 2156 2063 84 (set (pc)
        (label_ref 356)) -1 (nil)
    (nil))
;; End of basic block 84, registers live:
 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 42 [r13] 43 [r14] 44 [r15]

(barrier 2063 2062 2157)

(note 2157 2063 2158 85 ( i (nil)) NOTE_INSN_VAR_LOCATION)

(note 2158 2157 2159 85 ( count (expr_list:REG_DEP_TRUE (reg:DI 37 r8 [orig:161 count ] [161])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 2159 2158 2160 85 ( i.501 (expr_list:REG_DEP_TRUE (reg/v:SI 1 dx [orig:85 i.501 ] [85])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 2160 2159 2161 85 ( i.503 (expr_list:REG_DEP_TRUE (reg/v:SI 5 di [orig:83 i.503 ] [83])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 2161 2160 234 85 ( i.504 (nil)) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 85, registers live: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 24 [xmm3] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(code_label:HI 234 2161 235 85 186 "" [3 uses])

(note:HI 235 234 236 85 [bb 85] NOTE_INSN_BASIC_BLOCK)

(note:HI 236 235 1782 85 ("./CppStatUtilities.cc") 545)

(insn:TI 1782 236 1783 85 ./CppStatUtilities.cc:545 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
            (reg:DF 22 xmm1 [160]))) 31 {*cmpfp_iu_sse} (nil)
    (nil))

(jump_insn 1783 1782 1808 85 ./CppStatUtilities.cc:545 (set (pc)
        (if_then_else (ltgt (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 280)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 1782 (nil))
    (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 85, registers live:
 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 17 [flags] 22 [xmm1] 23 [xmm2] 24 [xmm3] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 86, registers live: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 17 [flags] 22 [xmm1] 23 [xmm2] 24 [xmm3] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note 1808 1783 1784 86 [bb 86] NOTE_INSN_BASIC_BLOCK)

(jump_insn:TI 1784 1808 242 86 ./CppStatUtilities.cc:545 (set (pc)
        (if_then_else (unordered (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 280)
            (pc))) 533 {*jcc_1} (nil)
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 1 [0x1])
            (nil))))
;; End of basic block 86, registers live:
 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 24 [xmm3] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 87, registers live: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 24 [xmm3] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note:HI 242 1784 243 87 [bb 87] NOTE_INSN_BASIC_BLOCK)

(note:HI 243 242 244 87 NOTE_INSN_DELETED)

(insn:TI 244 243 2162 87 ./CppStatUtilities.cc:545 (set (reg:DI 5 di [orig:79 temp.526 ] [79])
        (plus:DI (plus:DI (reg/v/f:DI 3 bx [orig:116 x ] [116])
                (reg:DI 0 ax [orig:75 temp.534 ] [75]))
            (const_int -8 [0xfffffffffffffff8]))) 196 {*lea_2_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 0 ax [orig:75 temp.534 ] [75])
        (nil)))

(note 2162 244 1779 87 ( i.503 (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 1779 2162 1780 87 ./CppStatUtilities.cc:545 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
            (mem:DF (reg:DI 5 di [orig:79 temp.526 ] [79]) [3 S8 A64]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_TRUE 244 (nil))
    (nil))

(jump_insn:TI 1780 1779 1809 87 ./CppStatUtilities.cc:545 (set (pc)
        (if_then_else (ltgt (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 280)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 244 (insn_list:REG_DEP_TRUE 1779 (nil)))
    (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 87, registers live:
 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 17 [flags] 22 [xmm1] 23 [xmm2] 24 [xmm3] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 88, registers live: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 17 [flags] 22 [xmm1] 23 [xmm2] 24 [xmm3] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note 1809 1780 1781 88 [bb 88] NOTE_INSN_BASIC_BLOCK)

(jump_insn:TI 1781 1809 250 88 ./CppStatUtilities.cc:545 (set (pc)
        (if_then_else (unordered (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 280)
            (pc))) 533 {*jcc_1} (nil)
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 1 [0x1])
            (nil))))
;; End of basic block 88, registers live:
 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 24 [xmm3] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 89, registers live: 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 23 [xmm2] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note:HI 250 1781 255 89 [bb 89] NOTE_INSN_BASIC_BLOCK)

(note:HI 255 250 1585 89 ("./CppStatUtilities.cc") 549)

(insn:TI 1585 255 2038 89 (set (reg:SI 0 ax [178])
        (reg/v:SI 1 dx [orig:85 i.501 ] [85])) 40 {*movsi_1} (nil)
    (nil))

(note 2038 1585 1704 89 ("./CppStatUtilities.cc") 545)

(insn 1704 2038 2039 89 ./CppStatUtilities.cc:547 (set (reg:SI 40 r11 [134])
        (subreg:SI (plus:DI (reg:DI 1 dx [orig:85 i.501 ] [85])
                (const_int -1 [0xffffffffffffffff])) 0)) 194 {*lea_1_rex64} (nil)
    (nil))

(note 2039 1704 840 89 ("./CppStatUtilities.cc") 549)

(insn:TI 840 2039 256 89 (set (reg:SI 0 ax [178])
        (not:SI (reg:SI 0 ax [178]))) 398 {*one_cmplsi2_1} (insn_list:REG_DEP_TRUE 1585 (nil))
    (nil))

(insn 256 840 841 89 ./CppStatUtilities.cc:549 (set (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
        (mem:DF (reg:DI 5 di [orig:79 temp.526 ] [79]) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg:DI 5 di [orig:79 temp.526 ] [79])
        (nil)))

(insn:TI 841 256 2040 89 (parallel [
            (set (reg:SI 0 ax [179])
                (plus:SI (reg:SI 0 ax [178])
                    (reg/v:SI 41 r12 [orig:117 xSize ] [117])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (insn_list:REG_DEP_TRUE 840 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(note 2040 841 254 89 ("./CppStatUtilities.cc") 545)

(insn 254 2040 2041 89 ./CppStatUtilities.cc:547 (set (mem:SI (plus:DI (mult:DI (reg:DI 37 r8 [orig:161 count ] [161])
                    (const_int 4 [0x4]))
                (reg/f:DI 6 bp [orig:112 D.35203 ] [112])) [5 S4 A32])
        (reg:SI 40 r11 [134])) 40 {*movsi_1} (insn_list:REG_DEP_TRUE 1704 (nil))
    (expr_list:REG_DEAD (reg:SI 40 r11 [134])
        (expr_list:REG_DEAD (reg:DI 37 r8 [orig:161 count ] [161])
            (expr_list:REG_EQUAL (plus:SI (reg/v:SI 1 dx [orig:85 i.501 ] [85])
                    (const_int -1 [0xffffffffffffffff]))
                (nil)))))

(note 2041 254 842 89 ("./CppStatUtilities.cc") 549)

(insn:TI 842 2041 1705 89 (parallel [
            (set (reg:SI 0 ax [179])
                (and:SI (reg:SI 0 ax [179])
                    (const_int 7 [0x7])))
            (clobber (reg:CC 17 flags))
        ]) 299 {*andsi_1} (insn_list:REG_DEP_TRUE 841 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 1705 842 1706 89 ./CppStatUtilities.cc:551 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
            (mem:DF (reg:DI 4 si [162]) [3 S8 A64]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_OUTPUT 841 (insn_list:REG_DEP_OUTPUT 842 (nil)))
    (nil))

(jump_insn:TI 1706 1705 1813 89 ./CppStatUtilities.cc:551 (set (pc)
        (if_then_else (ltgt (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 271)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 1704 (insn_list:REG_DEP_ANTI 256 (insn_list:REG_DEP_ANTI 1585 (insn_list:REG_DEP_ANTI 840 (insn_list:REG_DEP_ANTI 841 (insn_list:REG_DEP_ANTI 842 (insn_list:REG_DEP_TRUE 1705 (insn_list:REG_DEP_ANTI 254 (nil)))))))))
    (expr_list:REG_BR_PROB (const_int 500 [0x1f4])
        (nil)))
;; End of basic block 89, registers live:
 0 [ax] 1 [dx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 17 [flags] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 90, registers live: 0 [ax] 1 [dx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 17 [flags] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note 1813 1706 1707 90 [bb 90] NOTE_INSN_BASIC_BLOCK)

(jump_insn:TI 1707 1813 855 90 ./CppStatUtilities.cc:551 (set (pc)
        (if_then_else (unordered (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 271)
            (pc))) 533 {*jcc_1} (nil)
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 1 [0x1])
            (nil))))
;; End of basic block 90, registers live:
 0 [ax] 1 [dx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 91, registers live: 0 [ax] 1 [dx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note:HI 855 1707 849 91 [bb 91] NOTE_INSN_BASIC_BLOCK)

(note:HI 849 855 850 91 ("./CppStatUtilities.cc") 553)

(insn:TI 850 849 1703 91 ./CppStatUtilities.cc:553 (parallel [
            (set (reg/v:SI 1 dx [orig:85 i.501 ] [85])
                (plus:SI (reg/v:SI 1 dx [orig:85 i.501 ] [85])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 1703 850 852 91 ./CppStatUtilities.cc:553 (set (reg:DI 2 cx [orig:197 ivtmp.489 ] [197])
        (plus:DI (reg:DI 4 si [162])
            (const_int 8 [0x8]))) 196 {*lea_2_rex64} (nil)
    (nil))

(note:HI 852 1703 853 91 ("./CppStatUtilities.cc") 551)

(insn:TI 853 852 854 91 ./CppStatUtilities.cc:551 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg/v:SI 41 r12 [orig:117 xSize ] [117])
            (reg/v:SI 1 dx [orig:85 i.501 ] [85]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_TRUE 850 (nil))
    (nil))

(jump_insn:TI 854 853 999 91 ./CppStatUtilities.cc:551 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0x0]))
            (label_ref/s 271)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 850 (insn_list:REG_DEP_ANTI 1703 (insn_list:REG_DEP_TRUE 853 (nil))))
    (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_BR_PROB (const_int 1100 [0x44c])
            (nil))))
;; End of basic block 91, registers live:
 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 92, registers live: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note:HI 999 854 997 92 [bb 92] NOTE_INSN_BASIC_BLOCK)

(insn:TI 997 999 998 92 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [179])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (nil)
    (nil))

(jump_insn:TI 998 997 979 92 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 268)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 997 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1250 [0x4e2])
            (nil))))
;; End of basic block 92, registers live:
 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 93, registers live: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note:HI 979 998 977 93 [bb 93] NOTE_INSN_BASIC_BLOCK)

(insn:TI 977 979 978 93 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [179])
            (const_int 1 [0x1]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 978 977 959 93 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1568)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 977 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1428 [0x594])
            (nil))))
;; End of basic block 93, registers live:
 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 94, registers live: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note:HI 959 978 957 94 [bb 94] NOTE_INSN_BASIC_BLOCK)

(insn:TI 957 959 958 94 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [179])
            (const_int 2 [0x2]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 958 957 939 94 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1569)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 957 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1666 [0x682])
            (nil))))
;; End of basic block 94, registers live:
 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 95, registers live: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note:HI 939 958 937 95 [bb 95] NOTE_INSN_BASIC_BLOCK)

(insn:TI 937 939 938 95 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [179])
            (const_int 3 [0x3]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 938 937 919 95 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1570)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 937 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 2000 [0x7d0])
            (nil))))
;; End of basic block 95, registers live:
 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 96, registers live: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note:HI 919 938 917 96 [bb 96] NOTE_INSN_BASIC_BLOCK)

(insn:TI 917 919 918 96 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [179])
            (const_int 4 [0x4]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 918 917 899 96 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1571)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 917 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 2500 [0x9c4])
            (nil))))
;; End of basic block 96, registers live:
 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 97, registers live: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note:HI 899 918 897 97 [bb 97] NOTE_INSN_BASIC_BLOCK)

(insn:TI 897 899 898 97 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [179])
            (const_int 5 [0x5]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 898 897 879 97 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1572)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 897 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 3333 [0xd05])
            (nil))))
;; End of basic block 97, registers live:
 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 98, registers live: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note:HI 879 898 877 98 [bb 98] NOTE_INSN_BASIC_BLOCK)

(insn:TI 877 879 878 98 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [179])
            (const_int 6 [0x6]))) 5 {*cmpsi_1_insn} (nil)
    (expr_list:REG_DEAD (reg:SI 0 ax [179])
        (nil)))

(jump_insn:TI 878 877 862 98 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1573)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 877 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 98, registers live:
 1 [dx] 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 99, registers live: 1 [dx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note:HI 862 878 1700 99 [bb 99] NOTE_INSN_BASIC_BLOCK)

(insn:TI 1700 862 1701 99 ./CppStatUtilities.cc:551 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
            (mem:DF (plus:DI (reg:DI 4 si [162])
                    (const_int 8 [0x8])) [3 S8 A64]))) 31 {*cmpfp_iu_sse} (nil)
    (nil))

(jump_insn:TI 1701 1700 1814 99 ./CppStatUtilities.cc:551 (set (pc)
        (if_then_else (ltgt (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 271)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 1700 (nil))
    (expr_list:REG_BR_PROB (const_int 500 [0x1f4])
        (nil)))
;; End of basic block 99, registers live:
 1 [dx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 17 [flags] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 100, registers live: 1 [dx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 17 [flags] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note 1814 1701 1702 100 [bb 100] NOTE_INSN_BASIC_BLOCK)

(jump_insn:TI 1702 1814 871 100 ./CppStatUtilities.cc:551 (set (pc)
        (if_then_else (unordered (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 271)
            (pc))) 533 {*jcc_1} (nil)
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 1 [0x1])
            (nil))))
;; End of basic block 100, registers live:
 1 [dx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 101, registers live: 1 [dx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note:HI 871 1702 865 101 [bb 101] NOTE_INSN_BASIC_BLOCK)

(note:HI 865 871 1699 101 ("./CppStatUtilities.cc") 553)

(insn:TI 1699 865 866 101 ./CppStatUtilities.cc:553 (set (reg:DI 2 cx [orig:197 ivtmp.489 ] [197])
        (plus:DI (reg:DI 4 si [162])
            (const_int 16 [0x10]))) 196 {*lea_2_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 4 si [162])
        (nil)))

(insn 866 1699 868 101 ./CppStatUtilities.cc:553 (parallel [
            (set (reg/v:SI 1 dx [orig:85 i.501 ] [85])
                (plus:SI (reg/v:SI 1 dx [orig:85 i.501 ] [85])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(note:HI 868 866 1573 101 ("./CppStatUtilities.cc") 551)
;; End of basic block 101, registers live:
 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 102, registers live: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(code_label:HI 1573 868 882 102 312 "" [1 uses])

(note:HI 882 1573 1696 102 [bb 102] NOTE_INSN_BASIC_BLOCK)

(insn:TI 1696 882 1697 102 ./CppStatUtilities.cc:551 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
            (mem:DF (reg:DI 2 cx [orig:197 ivtmp.489 ] [197]) [3 S8 A64]))) 31 {*cmpfp_iu_sse} (nil)
    (nil))

(jump_insn:TI 1697 1696 1815 102 ./CppStatUtilities.cc:551 (set (pc)
        (if_then_else (ltgt (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 271)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 1696 (nil))
    (expr_list:REG_BR_PROB (const_int 500 [0x1f4])
        (nil)))
;; End of basic block 102, registers live:
 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 17 [flags] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 103, registers live: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 17 [flags] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note 1815 1697 1698 103 [bb 103] NOTE_INSN_BASIC_BLOCK)

(jump_insn:TI 1698 1815 891 103 ./CppStatUtilities.cc:551 (set (pc)
        (if_then_else (unordered (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 271)
            (pc))) 533 {*jcc_1} (nil)
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 1 [0x1])
            (nil))))
;; End of basic block 103, registers live:
 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 104, registers live: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note:HI 891 1698 885 104 [bb 104] NOTE_INSN_BASIC_BLOCK)

(note:HI 885 891 886 104 ("./CppStatUtilities.cc") 553)

(insn:TI 886 885 887 104 ./CppStatUtilities.cc:553 (parallel [
            (set (reg/v:SI 1 dx [orig:85 i.501 ] [85])
                (plus:SI (reg/v:SI 1 dx [orig:85 i.501 ] [85])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 887 886 888 104 ./CppStatUtilities.cc:553 (parallel [
            (set (reg:DI 2 cx [orig:197 ivtmp.489 ] [197])
                (plus:DI (reg:DI 2 cx [orig:197 ivtmp.489 ] [197])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(note:HI 888 887 1572 104 ("./CppStatUtilities.cc") 551)
;; End of basic block 104, registers live:
 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 105, registers live: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(code_label:HI 1572 888 902 105 311 "" [1 uses])

(note:HI 902 1572 1693 105 [bb 105] NOTE_INSN_BASIC_BLOCK)

(insn:TI 1693 902 1694 105 ./CppStatUtilities.cc:551 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
            (mem:DF (reg:DI 2 cx [orig:197 ivtmp.489 ] [197]) [3 S8 A64]))) 31 {*cmpfp_iu_sse} (nil)
    (nil))

(jump_insn:TI 1694 1693 1816 105 ./CppStatUtilities.cc:551 (set (pc)
        (if_then_else (ltgt (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 271)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 1693 (nil))
    (expr_list:REG_BR_PROB (const_int 500 [0x1f4])
        (nil)))
;; End of basic block 105, registers live:
 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 17 [flags] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 106, registers live: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 17 [flags] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note 1816 1694 1695 106 [bb 106] NOTE_INSN_BASIC_BLOCK)

(jump_insn:TI 1695 1816 911 106 ./CppStatUtilities.cc:551 (set (pc)
        (if_then_else (unordered (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 271)
            (pc))) 533 {*jcc_1} (nil)
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 1 [0x1])
            (nil))))
;; End of basic block 106, registers live:
 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 107, registers live: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note:HI 911 1695 905 107 [bb 107] NOTE_INSN_BASIC_BLOCK)

(note:HI 905 911 906 107 ("./CppStatUtilities.cc") 553)

(insn:TI 906 905 907 107 ./CppStatUtilities.cc:553 (parallel [
            (set (reg/v:SI 1 dx [orig:85 i.501 ] [85])
                (plus:SI (reg/v:SI 1 dx [orig:85 i.501 ] [85])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 907 906 908 107 ./CppStatUtilities.cc:553 (parallel [
            (set (reg:DI 2 cx [orig:197 ivtmp.489 ] [197])
                (plus:DI (reg:DI 2 cx [orig:197 ivtmp.489 ] [197])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(note:HI 908 907 1571 107 ("./CppStatUtilities.cc") 551)
;; End of basic block 107, registers live:
 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 108, registers live: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(code_label:HI 1571 908 922 108 310 "" [1 uses])

(note:HI 922 1571 1690 108 [bb 108] NOTE_INSN_BASIC_BLOCK)

(insn:TI 1690 922 1691 108 ./CppStatUtilities.cc:551 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
            (mem:DF (reg:DI 2 cx [orig:197 ivtmp.489 ] [197]) [3 S8 A64]))) 31 {*cmpfp_iu_sse} (nil)
    (nil))

(jump_insn:TI 1691 1690 1817 108 ./CppStatUtilities.cc:551 (set (pc)
        (if_then_else (ltgt (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 271)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 1690 (nil))
    (expr_list:REG_BR_PROB (const_int 500 [0x1f4])
        (nil)))
;; End of basic block 108, registers live:
 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 17 [flags] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 109, registers live: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 17 [flags] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note 1817 1691 1692 109 [bb 109] NOTE_INSN_BASIC_BLOCK)

(jump_insn:TI 1692 1817 931 109 ./CppStatUtilities.cc:551 (set (pc)
        (if_then_else (unordered (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 271)
            (pc))) 533 {*jcc_1} (nil)
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 1 [0x1])
            (nil))))
;; End of basic block 109, registers live:
 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 110, registers live: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note:HI 931 1692 925 110 [bb 110] NOTE_INSN_BASIC_BLOCK)

(note:HI 925 931 926 110 ("./CppStatUtilities.cc") 553)

(insn:TI 926 925 927 110 ./CppStatUtilities.cc:553 (parallel [
            (set (reg/v:SI 1 dx [orig:85 i.501 ] [85])
                (plus:SI (reg/v:SI 1 dx [orig:85 i.501 ] [85])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 927 926 928 110 ./CppStatUtilities.cc:553 (parallel [
            (set (reg:DI 2 cx [orig:197 ivtmp.489 ] [197])
                (plus:DI (reg:DI 2 cx [orig:197 ivtmp.489 ] [197])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(note:HI 928 927 1570 110 ("./CppStatUtilities.cc") 551)
;; End of basic block 110, registers live:
 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 111, registers live: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(code_label:HI 1570 928 942 111 309 "" [1 uses])

(note:HI 942 1570 1687 111 [bb 111] NOTE_INSN_BASIC_BLOCK)

(insn:TI 1687 942 1688 111 ./CppStatUtilities.cc:551 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
            (mem:DF (reg:DI 2 cx [orig:197 ivtmp.489 ] [197]) [3 S8 A64]))) 31 {*cmpfp_iu_sse} (nil)
    (nil))

(jump_insn:TI 1688 1687 1818 111 ./CppStatUtilities.cc:551 (set (pc)
        (if_then_else (ltgt (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 271)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 1687 (nil))
    (expr_list:REG_BR_PROB (const_int 500 [0x1f4])
        (nil)))
;; End of basic block 111, registers live:
 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 17 [flags] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 112, registers live: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 17 [flags] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note 1818 1688 1689 112 [bb 112] NOTE_INSN_BASIC_BLOCK)

(jump_insn:TI 1689 1818 951 112 ./CppStatUtilities.cc:551 (set (pc)
        (if_then_else (unordered (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 271)
            (pc))) 533 {*jcc_1} (nil)
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 1 [0x1])
            (nil))))
;; End of basic block 112, registers live:
 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 113, registers live: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note:HI 951 1689 945 113 [bb 113] NOTE_INSN_BASIC_BLOCK)

(note:HI 945 951 946 113 ("./CppStatUtilities.cc") 553)

(insn:TI 946 945 947 113 ./CppStatUtilities.cc:553 (parallel [
            (set (reg/v:SI 1 dx [orig:85 i.501 ] [85])
                (plus:SI (reg/v:SI 1 dx [orig:85 i.501 ] [85])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 947 946 948 113 ./CppStatUtilities.cc:553 (parallel [
            (set (reg:DI 2 cx [orig:197 ivtmp.489 ] [197])
                (plus:DI (reg:DI 2 cx [orig:197 ivtmp.489 ] [197])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(note:HI 948 947 1569 113 ("./CppStatUtilities.cc") 551)
;; End of basic block 113, registers live:
 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 114, registers live: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(code_label:HI 1569 948 962 114 308 "" [1 uses])

(note:HI 962 1569 1684 114 [bb 114] NOTE_INSN_BASIC_BLOCK)

(insn:TI 1684 962 1685 114 ./CppStatUtilities.cc:551 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
            (mem:DF (reg:DI 2 cx [orig:197 ivtmp.489 ] [197]) [3 S8 A64]))) 31 {*cmpfp_iu_sse} (nil)
    (nil))

(jump_insn:TI 1685 1684 1819 114 ./CppStatUtilities.cc:551 (set (pc)
        (if_then_else (ltgt (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 271)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 1684 (nil))
    (expr_list:REG_BR_PROB (const_int 500 [0x1f4])
        (nil)))
;; End of basic block 114, registers live:
 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 17 [flags] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 115, registers live: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 17 [flags] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note 1819 1685 1686 115 [bb 115] NOTE_INSN_BASIC_BLOCK)

(jump_insn:TI 1686 1819 971 115 ./CppStatUtilities.cc:551 (set (pc)
        (if_then_else (unordered (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 271)
            (pc))) 533 {*jcc_1} (nil)
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 1 [0x1])
            (nil))))
;; End of basic block 115, registers live:
 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 116, registers live: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note:HI 971 1686 965 116 [bb 116] NOTE_INSN_BASIC_BLOCK)

(note:HI 965 971 966 116 ("./CppStatUtilities.cc") 553)

(insn:TI 966 965 967 116 ./CppStatUtilities.cc:553 (parallel [
            (set (reg/v:SI 1 dx [orig:85 i.501 ] [85])
                (plus:SI (reg/v:SI 1 dx [orig:85 i.501 ] [85])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 967 966 968 116 ./CppStatUtilities.cc:553 (parallel [
            (set (reg:DI 2 cx [orig:197 ivtmp.489 ] [197])
                (plus:DI (reg:DI 2 cx [orig:197 ivtmp.489 ] [197])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(note:HI 968 967 1568 116 ("./CppStatUtilities.cc") 551)
;; End of basic block 116, registers live:
 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 117, registers live: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(code_label:HI 1568 968 982 117 307 "" [1 uses])

(note:HI 982 1568 1681 117 [bb 117] NOTE_INSN_BASIC_BLOCK)

(insn:TI 1681 982 1682 117 ./CppStatUtilities.cc:551 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
            (mem:DF (reg:DI 2 cx [orig:197 ivtmp.489 ] [197]) [3 S8 A64]))) 31 {*cmpfp_iu_sse} (nil)
    (nil))

(jump_insn:TI 1682 1681 1820 117 ./CppStatUtilities.cc:551 (set (pc)
        (if_then_else (ltgt (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 271)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 1681 (nil))
    (expr_list:REG_BR_PROB (const_int 500 [0x1f4])
        (nil)))
;; End of basic block 117, registers live:
 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 17 [flags] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 118, registers live: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 17 [flags] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note 1820 1682 1683 118 [bb 118] NOTE_INSN_BASIC_BLOCK)

(jump_insn:TI 1683 1820 991 118 ./CppStatUtilities.cc:551 (set (pc)
        (if_then_else (unordered (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 271)
            (pc))) 533 {*jcc_1} (nil)
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 1 [0x1])
            (nil))))
;; End of basic block 118, registers live:
 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 119, registers live: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note:HI 991 1683 985 119 [bb 119] NOTE_INSN_BASIC_BLOCK)

(note:HI 985 991 986 119 ("./CppStatUtilities.cc") 553)

(insn:TI 986 985 987 119 ./CppStatUtilities.cc:553 (parallel [
            (set (reg/v:SI 1 dx [orig:85 i.501 ] [85])
                (plus:SI (reg/v:SI 1 dx [orig:85 i.501 ] [85])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 987 986 988 119 ./CppStatUtilities.cc:553 (parallel [
            (set (reg:DI 2 cx [orig:197 ivtmp.489 ] [197])
                (plus:DI (reg:DI 2 cx [orig:197 ivtmp.489 ] [197])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(note:HI 988 987 989 119 ("./CppStatUtilities.cc") 551)

(insn:TI 989 988 990 119 ./CppStatUtilities.cc:551 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg/v:SI 41 r12 [orig:117 xSize ] [117])
            (reg/v:SI 1 dx [orig:85 i.501 ] [85]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_OUTPUT 987 (insn_list:REG_DEP_TRUE 986 (nil)))
    (nil))

(jump_insn:TI 990 989 251 119 ./CppStatUtilities.cc:551 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0x0]))
            (label_ref/s 271)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 986 (insn_list:REG_DEP_ANTI 987 (insn_list:REG_DEP_TRUE 989 (nil))))
    (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_BR_PROB (const_int 1100 [0x44c])
            (nil))))
;; End of basic block 119, registers live:
 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

(note:HI 251 990 522 ("./CppStatUtilities.cc") 547)

(note:HI 522 251 268 89 NOTE_INSN_LOOP_BEG)

;; Start of basic block 120, registers live: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(code_label:HI 268 522 269 120 200 "" [2 uses])

(note:HI 269 268 1775 120 [bb 120] NOTE_INSN_BASIC_BLOCK)

(insn:TI 1775 269 1776 120 ./CppStatUtilities.cc:551 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
            (mem:DF (reg:DI 2 cx [orig:197 ivtmp.489 ] [197]) [3 S8 A64]))) 31 {*cmpfp_iu_sse} (nil)
    (nil))

(jump_insn:TI 1776 1775 1810 120 ./CppStatUtilities.cc:551 (set (pc)
        (if_then_else (unordered (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 271)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 1775 (nil))
    (expr_list:REG_BR_PROB (const_int 1 [0x1])
        (nil)))
;; End of basic block 120, registers live:
 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 17 [flags] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 121, registers live: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 17 [flags] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note 1810 1776 1777 121 [bb 121] NOTE_INSN_BASIC_BLOCK)

(jump_insn:TI 1777 1810 523 121 ./CppStatUtilities.cc:551 (set (pc)
        (if_then_else (ltgt (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 271)
            (pc))) 533 {*jcc_1} (nil)
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 500 [0x1f4])
            (nil))))
;; End of basic block 121, registers live:
 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

(note:HI 523 1777 261 NOTE_INSN_LOOP_END)

;; Start of basic block 122, registers live: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note:HI 261 523 262 122 [bb 122] NOTE_INSN_BASIC_BLOCK)

(note:HI 262 261 265 122 NOTE_INSN_DELETED)

(note:HI 265 262 1678 122 ("./CppStatUtilities.cc") 551)

(insn:TI 1678 265 2042 122 ./CppStatUtilities.cc:551 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
            (mem:DF (plus:DI (reg:DI 2 cx [orig:197 ivtmp.489 ] [197])
                    (const_int 8 [0x8])) [3 S8 A64]))) 31 {*cmpfp_iu_sse} (nil)
    (nil))

(note 2042 1678 1677 122 ("./CppStatUtilities.cc") 553)

(insn:TI 1677 2042 263 122 ./CppStatUtilities.cc:553 (set (reg:SI 0 ax [180])
        (subreg:SI (plus:DI (reg:DI 1 dx [orig:85 i.501 ] [85])
                (const_int 1 [0x1])) 0)) 194 {*lea_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 1 dx [orig:85 i.501 ] [85])
        (nil)))

(insn:TI 263 1677 2043 122 ./CppStatUtilities.cc:553 (set (reg/v:SI 1 dx [orig:85 i.501 ] [85])
        (reg:SI 0 ax [180])) 40 {*movsi_1} (insn_list:REG_DEP_TRUE 1677 (nil))
    (nil))

(note 2043 263 1679 122 ("./CppStatUtilities.cc") 551)

(jump_insn:TI 1679 2043 1821 122 ./CppStatUtilities.cc:551 (set (pc)
        (if_then_else (ltgt (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 271)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 1677 (insn_list:REG_DEP_ANTI 263 (insn_list:REG_DEP_TRUE 1678 (nil))))
    (expr_list:REG_BR_PROB (const_int 500 [0x1f4])
        (nil)))
;; End of basic block 122, registers live:
 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 17 [flags] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 123, registers live: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 17 [flags] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note 1821 1679 1680 123 [bb 123] NOTE_INSN_BASIC_BLOCK)

(jump_insn:TI 1680 1821 1011 123 ./CppStatUtilities.cc:551 (set (pc)
        (if_then_else (unordered (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 271)
            (pc))) 533 {*jcc_1} (nil)
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 1 [0x1])
            (nil))))
;; End of basic block 123, registers live:
 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 124, registers live: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note:HI 1011 1680 1005 124 [bb 124] NOTE_INSN_BASIC_BLOCK)

(note:HI 1005 1011 1006 124 ("./CppStatUtilities.cc") 553)

(insn:TI 1006 1005 1008 124 ./CppStatUtilities.cc:553 (parallel [
            (set (reg/v:SI 1 dx [orig:85 i.501 ] [85])
                (plus:SI (reg/v:SI 1 dx [orig:85 i.501 ] [85])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(note:HI 1008 1006 1674 124 ("./CppStatUtilities.cc") 551)

(insn:TI 1674 1008 1675 124 ./CppStatUtilities.cc:551 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
            (mem:DF (plus:DI (reg:DI 2 cx [orig:197 ivtmp.489 ] [197])
                    (const_int 16 [0x10])) [3 S8 A64]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_OUTPUT 1006 (nil))
    (nil))

(jump_insn:TI 1675 1674 1822 124 ./CppStatUtilities.cc:551 (set (pc)
        (if_then_else (ltgt (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 271)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 1006 (insn_list:REG_DEP_TRUE 1674 (nil)))
    (expr_list:REG_BR_PROB (const_int 500 [0x1f4])
        (nil)))
;; End of basic block 124, registers live:
 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 17 [flags] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 125, registers live: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 17 [flags] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note 1822 1675 1676 125 [bb 125] NOTE_INSN_BASIC_BLOCK)

(jump_insn:TI 1676 1822 1026 125 ./CppStatUtilities.cc:551 (set (pc)
        (if_then_else (unordered (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 271)
            (pc))) 533 {*jcc_1} (nil)
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 1 [0x1])
            (nil))))
;; End of basic block 125, registers live:
 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 126, registers live: 0 [ax] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note:HI 1026 1676 1020 126 [bb 126] NOTE_INSN_BASIC_BLOCK)

(note:HI 1020 1026 1023 126 NOTE_INSN_DELETED)

(note:HI 1023 1020 1671 126 NOTE_INSN_DELETED)

(insn:TI 1671 1023 2044 126 ./CppStatUtilities.cc:551 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
            (mem:DF (plus:DI (reg:DI 2 cx [orig:197 ivtmp.489 ] [197])
                    (const_int 24 [0x18])) [3 S8 A64]))) 31 {*cmpfp_iu_sse} (nil)
    (nil))

(note 2044 1671 1670 126 ("./CppStatUtilities.cc") 553)

(insn:TI 1670 2044 2045 126 ./CppStatUtilities.cc:553 (set (reg/v:SI 1 dx [orig:85 i.501 ] [85])
        (subreg:SI (plus:DI (reg:DI 0 ax [180])
                (const_int 2 [0x2])) 0)) 194 {*lea_1_rex64} (nil)
    (nil))

(note 2045 1670 1672 126 ("./CppStatUtilities.cc") 551)

(jump_insn:TI 1672 2045 1823 126 ./CppStatUtilities.cc:551 (set (pc)
        (if_then_else (ltgt (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 271)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 1670 (insn_list:REG_DEP_TRUE 1671 (nil)))
    (expr_list:REG_BR_PROB (const_int 500 [0x1f4])
        (nil)))
;; End of basic block 126, registers live:
 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 17 [flags] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 127, registers live: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 17 [flags] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note 1823 1672 1673 127 [bb 127] NOTE_INSN_BASIC_BLOCK)

(jump_insn:TI 1673 1823 1041 127 ./CppStatUtilities.cc:551 (set (pc)
        (if_then_else (unordered (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 271)
            (pc))) 533 {*jcc_1} (nil)
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 1 [0x1])
            (nil))))
;; End of basic block 127, registers live:
 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 128, registers live: 0 [ax] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note:HI 1041 1673 1035 128 [bb 128] NOTE_INSN_BASIC_BLOCK)

(note:HI 1035 1041 1038 128 NOTE_INSN_DELETED)

(note:HI 1038 1035 1667 128 NOTE_INSN_DELETED)

(insn:TI 1667 1038 2046 128 ./CppStatUtilities.cc:551 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
            (mem:DF (plus:DI (reg:DI 2 cx [orig:197 ivtmp.489 ] [197])
                    (const_int 32 [0x20])) [3 S8 A64]))) 31 {*cmpfp_iu_sse} (nil)
    (nil))

(note 2046 1667 1666 128 ("./CppStatUtilities.cc") 553)

(insn:TI 1666 2046 2047 128 ./CppStatUtilities.cc:553 (set (reg/v:SI 1 dx [orig:85 i.501 ] [85])
        (subreg:SI (plus:DI (reg:DI 0 ax [180])
                (const_int 3 [0x3])) 0)) 194 {*lea_1_rex64} (nil)
    (nil))

(note 2047 1666 1668 128 ("./CppStatUtilities.cc") 551)

(jump_insn:TI 1668 2047 1824 128 ./CppStatUtilities.cc:551 (set (pc)
        (if_then_else (ltgt (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 271)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 1666 (insn_list:REG_DEP_TRUE 1667 (nil)))
    (expr_list:REG_BR_PROB (const_int 500 [0x1f4])
        (nil)))
;; End of basic block 128, registers live:
 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 17 [flags] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 129, registers live: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 17 [flags] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note 1824 1668 1669 129 [bb 129] NOTE_INSN_BASIC_BLOCK)

(jump_insn:TI 1669 1824 1056 129 ./CppStatUtilities.cc:551 (set (pc)
        (if_then_else (unordered (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 271)
            (pc))) 533 {*jcc_1} (nil)
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 1 [0x1])
            (nil))))
;; End of basic block 129, registers live:
 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 130, registers live: 0 [ax] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note:HI 1056 1669 1050 130 [bb 130] NOTE_INSN_BASIC_BLOCK)

(note:HI 1050 1056 1053 130 NOTE_INSN_DELETED)

(note:HI 1053 1050 1663 130 NOTE_INSN_DELETED)

(insn:TI 1663 1053 2048 130 ./CppStatUtilities.cc:551 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
            (mem:DF (plus:DI (reg:DI 2 cx [orig:197 ivtmp.489 ] [197])
                    (const_int 40 [0x28])) [3 S8 A64]))) 31 {*cmpfp_iu_sse} (nil)
    (nil))

(note 2048 1663 1662 130 ("./CppStatUtilities.cc") 553)

(insn:TI 1662 2048 2049 130 ./CppStatUtilities.cc:553 (set (reg/v:SI 1 dx [orig:85 i.501 ] [85])
        (subreg:SI (plus:DI (reg:DI 0 ax [180])
                (const_int 4 [0x4])) 0)) 194 {*lea_1_rex64} (nil)
    (nil))

(note 2049 1662 1664 130 ("./CppStatUtilities.cc") 551)

(jump_insn:TI 1664 2049 1825 130 ./CppStatUtilities.cc:551 (set (pc)
        (if_then_else (ltgt (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 271)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 1662 (insn_list:REG_DEP_TRUE 1663 (nil)))
    (expr_list:REG_BR_PROB (const_int 500 [0x1f4])
        (nil)))
;; End of basic block 130, registers live:
 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 17 [flags] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 131, registers live: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 17 [flags] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note 1825 1664 1665 131 [bb 131] NOTE_INSN_BASIC_BLOCK)

(jump_insn:TI 1665 1825 1071 131 ./CppStatUtilities.cc:551 (set (pc)
        (if_then_else (unordered (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 271)
            (pc))) 533 {*jcc_1} (nil)
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 1 [0x1])
            (nil))))
;; End of basic block 131, registers live:
 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 132, registers live: 0 [ax] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note:HI 1071 1665 1065 132 [bb 132] NOTE_INSN_BASIC_BLOCK)

(note:HI 1065 1071 1068 132 NOTE_INSN_DELETED)

(note:HI 1068 1065 1659 132 NOTE_INSN_DELETED)

(insn:TI 1659 1068 2050 132 ./CppStatUtilities.cc:551 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
            (mem:DF (plus:DI (reg:DI 2 cx [orig:197 ivtmp.489 ] [197])
                    (const_int 48 [0x30])) [3 S8 A64]))) 31 {*cmpfp_iu_sse} (nil)
    (nil))

(note 2050 1659 1658 132 ("./CppStatUtilities.cc") 553)

(insn:TI 1658 2050 2051 132 ./CppStatUtilities.cc:553 (set (reg/v:SI 1 dx [orig:85 i.501 ] [85])
        (subreg:SI (plus:DI (reg:DI 0 ax [180])
                (const_int 5 [0x5])) 0)) 194 {*lea_1_rex64} (nil)
    (nil))

(note 2051 1658 1660 132 ("./CppStatUtilities.cc") 551)

(jump_insn:TI 1660 2051 1826 132 ./CppStatUtilities.cc:551 (set (pc)
        (if_then_else (ltgt (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 271)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 1658 (insn_list:REG_DEP_TRUE 1659 (nil)))
    (expr_list:REG_BR_PROB (const_int 500 [0x1f4])
        (nil)))
;; End of basic block 132, registers live:
 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 17 [flags] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 133, registers live: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 17 [flags] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note 1826 1660 1661 133 [bb 133] NOTE_INSN_BASIC_BLOCK)

(jump_insn:TI 1661 1826 1086 133 ./CppStatUtilities.cc:551 (set (pc)
        (if_then_else (unordered (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 271)
            (pc))) 533 {*jcc_1} (nil)
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 1 [0x1])
            (nil))))
;; End of basic block 133, registers live:
 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 134, registers live: 0 [ax] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note:HI 1086 1661 1080 134 [bb 134] NOTE_INSN_BASIC_BLOCK)

(note:HI 1080 1086 1083 134 NOTE_INSN_DELETED)

(note:HI 1083 1080 1655 134 NOTE_INSN_DELETED)

(insn:TI 1655 1083 2052 134 ./CppStatUtilities.cc:551 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
            (mem:DF (plus:DI (reg:DI 2 cx [orig:197 ivtmp.489 ] [197])
                    (const_int 56 [0x38])) [3 S8 A64]))) 31 {*cmpfp_iu_sse} (nil)
    (nil))

(note 2052 1655 1654 134 ("./CppStatUtilities.cc") 553)

(insn:TI 1654 2052 2053 134 ./CppStatUtilities.cc:553 (set (reg/v:SI 1 dx [orig:85 i.501 ] [85])
        (subreg:SI (plus:DI (reg:DI 0 ax [180])
                (const_int 6 [0x6])) 0)) 194 {*lea_1_rex64} (nil)
    (nil))

(note 2053 1654 1656 134 ("./CppStatUtilities.cc") 551)

(jump_insn:TI 1656 2053 1827 134 ./CppStatUtilities.cc:551 (set (pc)
        (if_then_else (ltgt (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 271)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 1654 (insn_list:REG_DEP_TRUE 1655 (nil)))
    (expr_list:REG_BR_PROB (const_int 500 [0x1f4])
        (nil)))
;; End of basic block 134, registers live:
 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 17 [flags] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 135, registers live: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 17 [flags] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note 1827 1656 1657 135 [bb 135] NOTE_INSN_BASIC_BLOCK)

(jump_insn:TI 1657 1827 1101 135 ./CppStatUtilities.cc:551 (set (pc)
        (if_then_else (unordered (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 271)
            (pc))) 533 {*jcc_1} (nil)
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 1 [0x1])
            (nil))))
;; End of basic block 135, registers live:
 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 136, registers live: 0 [ax] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note:HI 1101 1657 1095 136 [bb 136] NOTE_INSN_BASIC_BLOCK)

(note:HI 1095 1101 1653 136 ("./CppStatUtilities.cc") 553)

(insn:TI 1653 1095 1097 136 ./CppStatUtilities.cc:553 (set (reg/v:SI 1 dx [orig:85 i.501 ] [85])
        (subreg:SI (plus:DI (reg:DI 0 ax [180])
                (const_int 7 [0x7])) 0)) 194 {*lea_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 0 ax [180])
        (nil)))

(insn 1097 1653 1098 136 ./CppStatUtilities.cc:553 (parallel [
            (set (reg:DI 2 cx [orig:197 ivtmp.489 ] [197])
                (plus:DI (reg:DI 2 cx [orig:197 ivtmp.489 ] [197])
                    (const_int 64 [0x40])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(note:HI 1098 1097 1099 136 ("./CppStatUtilities.cc") 551)

(insn:TI 1099 1098 1100 136 ./CppStatUtilities.cc:551 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg/v:SI 41 r12 [orig:117 xSize ] [117])
            (reg/v:SI 1 dx [orig:85 i.501 ] [85]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_OUTPUT 1097 (insn_list:REG_DEP_TRUE 1653 (nil)))
    (nil))

(jump_insn:TI 1100 1099 271 136 ./CppStatUtilities.cc:551 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 268)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 1653 (insn_list:REG_DEP_ANTI 1097 (insn_list:REG_DEP_TRUE 1099 (nil))))
    (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_BR_PROB (const_int 8900 [0x22c4])
            (nil))))
;; End of basic block 136, registers live:
 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 137, registers live: 1 [dx] 3 [bx] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(code_label:HI 271 1100 272 137 202 "" [34 uses])

(note:HI 272 271 273 137 [bb 137] NOTE_INSN_BASIC_BLOCK)

(note:HI 273 272 279 137 NOTE_INSN_DELETED)

(note:HI 279 273 275 137 NOTE_INSN_DELETED)

(note:HI 275 279 276 137 ("./CppStatUtilities.cc") 555)

(insn:TI 276 275 2054 137 ./CppStatUtilities.cc:555 (parallel [
            (set (reg/v:SI 1 dx [orig:85 i.501 ] [85])
                (plus:SI (reg/v:SI 1 dx [orig:85 i.501 ] [85])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(note 2054 276 274 137 ("./CppStatUtilities.cc") 548)

(insn 274 2054 2055 137 ./CppStatUtilities.cc:548 (parallel [
            (set (reg/v:SI 38 r9 [orig:103 count ] [103])
                (plus:SI (reg/v:SI 38 r9 [orig:103 count ] [103])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(note 2055 274 277 137 ("./CppStatUtilities.cc") 555)

(insn:TI 277 2055 537 137 ./CppStatUtilities.cc:555 (set (reg:DI 4 si [orig:135 i.501 ] [135])
        (sign_extend:DI (reg/v:SI 1 dx [orig:85 i.501 ] [85]))) 115 {extendsidi2_rex64} (insn_list:REG_DEP_TRUE 276 (nil))
    (nil))

(insn 537 277 1774 137 (set (reg:DI 37 r8 [orig:161 count ] [161])
        (sign_extend:DI (reg/v:SI 38 r9 [orig:103 count ] [103]))) 115 {extendsidi2_rex64} (insn_list:REG_DEP_TRUE 274 (nil))
    (nil))

(insn:TI 1774 537 536 137 ./CppStatUtilities.cc:555 (set (reg:DI 2 cx [orig:95 prephitmp.451 ] [95])
        (mult:DI (reg:DI 4 si [orig:135 i.501 ] [135])
            (const_int 8 [0x8]))) 196 {*lea_2_rex64} (insn_list:REG_DEP_TRUE 277 (nil))
    (expr_list:REG_DEAD (reg:DI 4 si [orig:135 i.501 ] [135])
        (nil)))

(insn:TI 536 1774 2064 137 (set (reg:DF 22 xmm1 [160])
        (mem:DF (plus:DI (reg/v/f:DI 3 bx [orig:116 x ] [116])
                (reg:DI 2 cx [orig:95 prephitmp.451 ] [95])) [3 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 1774 (nil))
    (nil))

(jump_insn 2064 536 2065 137 (set (pc)
        (label_ref 280)) -1 (nil)
    (nil))
;; End of basic block 137, registers live:
 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 24 [xmm3] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

(barrier 2065 2064 2163)

(note 2163 2065 1858 138 ( i.501 (expr_list:REG_DEP_TRUE (reg/v:SI 1 dx [orig:85 i.501 ] [85])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 138, registers live: 1 [dx] 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(code_label 1858 2163 212 138 320 "" [2 uses])

(note:HI 212 1858 1786 138 [bb 138] NOTE_INSN_BASIC_BLOCK)

(insn:TI 1786 212 2066 138 ./CppStatUtilities.cc:535 (set (reg:SI 0 ax [orig:96 prephitmp.445 ] [96])
        (subreg:SI (plus:DI (reg:DI 1 dx [orig:85 i.501 ] [85])
                (const_int -1 [0xffffffffffffffff])) 0)) 194 {*lea_1_rex64} (nil)
    (nil))

(jump_insn 2066 1786 2067 138 (set (pc)
        (label_ref 224)) -1 (nil)
    (nil))
;; End of basic block 138, registers live:
 0 [ax] 1 [dx] 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

(barrier 2067 2066 2164)

(note 2164 2067 2165 139 ( i (expr_list:REG_DEP_TRUE (reg/v:SI 4 si [orig:104 i ] [104])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 2165 2164 2166 139 ( count (nil)) NOTE_INSN_VAR_LOCATION)

(note 2166 2165 2167 139 ( i.501 (nil)) NOTE_INSN_VAR_LOCATION)

(note 2167 2166 2168 139 ( i.502 (expr_list:REG_DEP_TRUE (reg:DI 38 r9 [orig:150 i.502 ] [150])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 2168 2167 2169 139 ( i.503 (expr_list:REG_DEP_TRUE (reg/v:SI 37 r8 [orig:309 i.503 ] [309])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 2169 2168 441 139 ( i.504 (expr_list:REG_DEP_TRUE (reg:DI 0 ax [orig:124 i.504 ] [124])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 139, registers live: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 23 [xmm2] 42 [r13] 43 [r14] 44 [r15]
(code_label:HI 441 2169 442 139 217 "" [1 uses])

(note:HI 442 441 443 139 [bb 139] NOTE_INSN_BASIC_BLOCK)

(note:HI 443 442 444 139 ("./CppStatUtilities.cc") 578)

(insn:TI 444 443 445 139 ./CppStatUtilities.cc:578 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
            (reg:DF 21 xmm0 [orig:110 D.35219 ] [110]))) 31 {*cmpfp_iu_sse} (nil)
    (expr_list:REG_DEAD (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
        (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:110 D.35219 ] [110])
            (nil))))

(jump_insn 445 444 375 139 ./CppStatUtilities.cc:578 (set (pc)
        (if_then_else (unlt (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 378)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 444 (nil))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 139, registers live:
 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 140, registers live: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 42 [r13] 43 [r14] 44 [r15]
(note:HI 375 445 376 140 [bb 140] NOTE_INSN_BASIC_BLOCK)

(note:HI 376 375 377 140 ("./CppStatUtilities.cc") 580)

(insn:TI 377 376 2068 140 ./CppStatUtilities.cc:580 (set (mem:SI (plus:DI (reg/f:DI 6 bp [orig:112 D.35203 ] [112])
                (reg:DI 2 cx [orig:98 prephitmp.418 ] [98])) [5 S4 A32])
        (reg/v:SI 4 si [orig:84 i.502 ] [84])) 40 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg/v:SI 4 si [orig:84 i.502 ] [84])
        (expr_list:REG_DEAD (reg:DI 2 cx [orig:98 prephitmp.418 ] [98])
            (nil))))

(jump_insn 2068 377 2069 140 (set (pc)
        (label_ref 378)) -1 (nil)
    (nil))
;; End of basic block 140, registers live:
 1 [dx] 3 [bx] 5 [di] 6 [bp] 7 [sp] 42 [r13] 43 [r14] 44 [r15]

(barrier 2069 2068 2170)

(note 2170 2069 2171 141 ( i (nil)) NOTE_INSN_VAR_LOCATION)

(note 2171 2170 2172 141 ( minVal (nil)) NOTE_INSN_VAR_LOCATION)

(note 2172 2171 2173 141 ( maxVal (nil)) NOTE_INSN_VAR_LOCATION)

(note 2173 2172 2174 141 ( i.502 (nil)) NOTE_INSN_VAR_LOCATION)

(note 2174 2173 2175 141 ( i.503 (nil)) NOTE_INSN_VAR_LOCATION)

(note 2175 2174 449 141 ( i.504 (nil)) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 141, registers live: 3 [bx] 6 [bp] 7 [sp] 42 [r13] 43 [r14] 44 [r15]
(code_label:HI 449 2175 450 141 167 "" [1 uses])

(note:HI 450 449 451 141 [bb 141] NOTE_INSN_BASIC_BLOCK)

(note:HI 451 450 453 141 NOTE_INSN_DELETED)

(note:HI 453 451 454 141 ("./CppStatUtilities.cc") 520)

(insn:TI 454 453 2176 141 ./CppStatUtilities.cc:520 (set (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
        (mem:DF (reg/v/f:DI 3 bx [orig:116 x ] [116]) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(note 2176 454 1874 141 ( minVal (expr_list:REG_DEP_TRUE (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn 1874 2176 2177 141 ./CppStatUtilities.cc:520 (parallel [
            (set (reg:DI 38 r9 [orig:103 count ] [103])
                (const_int 0 [0x0]))
            (clobber (reg:CC 17 flags))
        ]) 78 {*movdi_xor_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(note 2177 1874 1873 141 ( count (expr_list:REG_DEP_TRUE (reg:DI 38 r9 [orig:103 count ] [103])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 1873 2177 2178 141 ./CppStatUtilities.cc:520 (parallel [
            (set (reg:DI 4 si [orig:84 i.502 ] [84])
                (const_int 0 [0x0]))
            (clobber (reg:CC 17 flags))
        ]) 78 {*movdi_xor_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(note 2178 1873 1872 141 ( i.502 (expr_list:REG_DEP_TRUE (reg:DI 4 si [orig:84 i.502 ] [84])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn 1872 2178 459 141 ./CppStatUtilities.cc:520 (parallel [
            (set (reg:DI 2 cx [orig:98 prephitmp.418 ] [98])
                (const_int 0 [0x0]))
            (clobber (reg:CC 17 flags))
        ]) 78 {*movdi_xor_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 459 1872 455 141 ./CppStatUtilities.cc:520 (set (reg:QI 37 r8 [orig:97 prephitmp.420 ] [97])
        (const_int 1 [0x1])) 55 {*movqi_1} (nil)
    (nil))

(insn:TI 455 459 2179 141 ./CppStatUtilities.cc:520 (set (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
        (reg/v:DF 23 xmm2 [orig:102 minVal ] [102])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 454 (nil))
    (nil))

(note 2179 455 460 141 ( maxVal (expr_list:REG_DEP_TRUE (reg/v:DF 24 xmm3 [orig:101 maxVal ] [101])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn 460 2179 461 141 ./CppStatUtilities.cc:520 (set (reg:SI 1 dx [orig:100 prephitmp.406 ] [100])
        (const_int 1 [0x1])) 40 {*movsi_1} (nil)
    (nil))

(insn:TI 461 460 2056 141 ./CppStatUtilities.cc:520 (set (reg:DI 5 di [orig:99 prephitmp.410 ] [99])
        (const_int 48 [0x30])) 81 {*movdi_1_rex64} (nil)
    (nil))

(note 2056 461 452 141 ("./CppStatUtilities.cc") 519)

(insn 452 2056 2070 141 ./CppStatUtilities.cc:519 (set (mem:SI (reg/f:DI 42 r13 [orig:114 D.35196 ] [114]) [5 S4 A32])
        (const_int 0 [0x0])) 40 {*movsi_1} (nil)
    (nil))

(jump_insn 2070 452 2071 141 (set (pc)
        (label_ref 339)) -1 (nil)
    (nil))
;; End of basic block 141, registers live:
 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 37 [r8] 38 [r9] 42 [r13] 43 [r14] 44 [r15]

(barrier 2071 2070 2180)

(note 2180 2071 2181 142 ( i (expr_list:REG_DEP_TRUE (reg/v:SI 4 si [orig:104 i ] [104])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 2181 2180 2182 142 ( count (nil)) NOTE_INSN_VAR_LOCATION)

(note 2182 2181 2183 142 ( minVal (nil)) NOTE_INSN_VAR_LOCATION)

(note 2183 2182 2184 142 ( maxVal (nil)) NOTE_INSN_VAR_LOCATION)

(note 2184 2183 1903 142 ( i.502 (nil)) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 142, registers live: 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(code_label 1903 2184 1163 142 327 "" [1 uses])

(note:HI 1163 1903 1159 142 [bb 142] NOTE_INSN_BASIC_BLOCK)

(note:HI 1159 1163 1173 142 NOTE_INSN_DELETED)

(note:HI 1173 1159 1166 142 ("./CppStatUtilities.cc") 498)

(insn:TI 1166 1173 1645 142 ./CppStatUtilities.cc:498 (set (reg:DI 1 dx [orig:93 prephitmp.466 ] [93])
        (reg/f:DI 2 cx [orig:86 ivtmp.495 ] [86])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg/f:DI 2 cx [orig:86 ivtmp.495 ] [86])
        (nil)))

(insn 1645 1166 1168 142 ./CppStatUtilities.cc:498 (set (reg/f:DI 2 cx [orig:86 ivtmp.495 ] [86])
        (plus:DI (reg/v/f:DI 3 bx [orig:116 x ] [116])
            (const_int 24 [0x18]))) 196 {*lea_2_rex64} (insn_list:REG_DEP_ANTI 1166 (nil))
    (nil))

(note:HI 1168 1645 1169 142 ("./CppStatUtilities.cc") 514)

(insn:TI 1169 1168 1646 142 ./CppStatUtilities.cc:514 (set (reg:DF 25 xmm4 [286])
        (mem:DF (plus:DI (reg:DI 1 dx [orig:93 prephitmp.466 ] [93])
                (const_int 8 [0x8])) [3 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 1166 (nil))
    (expr_list:REG_EQUIV (mem:DF (plus:DI (reg:DI 1 dx [orig:93 prephitmp.466 ] [93])
                (const_int 8 [0x8])) [3 S8 A64])
        (nil)))

(insn:TI 1646 1169 1647 142 ./CppStatUtilities.cc:514 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 25 xmm4 [286])
            (mem:DF (plus:DI (reg/v/f:DI 3 bx [orig:116 x ] [116])
                    (const_int 16 [0x10])) [3 S8 A64]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_TRUE 1169 (nil))
    (expr_list:REG_DEAD (reg:DF 25 xmm4 [286])
        (nil)))

(jump_insn:TI 1647 1646 1829 142 ./CppStatUtilities.cc:514 (set (pc)
        (if_then_else (ltgt (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref/s:DI 146)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 1166 (insn_list:REG_DEP_ANTI 1645 (insn_list:REG_DEP_ANTI 1169 (insn_list:REG_DEP_TRUE 1646 (nil)))))
    (expr_list:REG_BR_PROB (const_int 1100 [0x44c])
        (nil)))
;; End of basic block 142, registers live:
 1 [dx] 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 17 [flags] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 143, registers live: 1 [dx] 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 17 [flags] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note 1829 1647 1648 143 [bb 143] NOTE_INSN_BASIC_BLOCK)

(jump_insn:TI 1648 1829 1176 143 ./CppStatUtilities.cc:514 (set (pc)
        (if_then_else (unordered (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref/s:DI 146)
            (pc))) 533 {*jcc_1} (nil)
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 1 [0x1])
            (nil))))
;; End of basic block 143, registers live:
 1 [dx] 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 144, registers live: 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note:HI 1176 1648 1175 144 [bb 144] NOTE_INSN_BASIC_BLOCK)

(insn:TI 1175 1176 2185 144 ./CppStatUtilities.cc:514 (set (strict_low_part (reg:QI 4 si))
        (const_int 3 [0x3])) 58 {*movstrictqi_1} (nil)
    (nil))

(note 2185 1175 2072 144 ( i (nil)) NOTE_INSN_VAR_LOCATION)

(jump_insn 2072 2185 2073 144 (set (pc)
        (label_ref 1578)) -1 (nil)
    (nil))
;; End of basic block 144, registers live:
 2 [cx] 3 [bx] 4 [si] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

(barrier 2073 2072 1896)

;; Start of basic block 145, registers live: 7 [sp]
(code_label 1896 2073 61 145 322 "" [1 uses])

(note:HI 61 1896 62 145 [bb 145] NOTE_INSN_BASIC_BLOCK)

(insn:TI 62 61 1863 145 ./CppStatUtilities.cc:505 (set (reg:SI 2 cx)
        (const_int 505 [0x1f9])) 40 {*movsi_1} (nil)
    (nil))
;; End of basic block 145, registers live:
 2 [cx] 7 [sp]

;; Start of basic block 146, registers live: 2 [cx] 7 [sp]
(code_label 1863 62 1861 146 321 "" [2 uses])

(note 1861 1863 65 146 [bb 146] NOTE_INSN_BASIC_BLOCK)

(insn:TI 65 1861 63 146 ./CppStatUtilities.cc:505 (set (reg:DI 5 di [ stderr ])
        (mem/f/c/i:DI (symbol_ref:DI ("stderr") [flags 0x40] <var_decl 0x2b5eb42da790 stderr>) [11 stderr+0 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 63 65 64 146 ./CppStatUtilities.cc:505 (set (reg:DI 1 dx)
        (symbol_ref/f:DI ("*.LC3") [flags 0x2] <string_cst 0x2b5eb671c300>)) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 64 63 1879 146 ./CppStatUtilities.cc:505 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC4") [flags 0x2] <string_cst 0x2b5eb66c6f50>)) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn:TI 1879 64 67 146 ./CppStatUtilities.cc:505 (parallel [
            (set (reg:DI 0 ax)
                (const_int 0 [0x0]))
            (clobber (reg:CC 17 flags))
        ]) 78 {*movdi_xor_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(call_insn:TI 67 1879 68 146 ./CppStatUtilities.cc:505 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("fprintf") [flags 0x41] <function_decl 0x2b5eb3c9fd00 fprintf>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_TRUE 65 (insn_list:REG_DEP_TRUE 64 (insn_list:REG_DEP_TRUE 63 (insn_list:REG_DEP_TRUE 1879 (nil)))))
    (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_DEAD (reg:DI 1 dx)
            (expr_list:REG_DEAD (reg:DI 4 si)
                (expr_list:REG_DEAD (reg:DI 5 di [ stderr ])
                    (expr_list:REG_UNUSED (reg:SI 0 ax)
                        (nil))))))
    (expr_list:REG_DEP_TRUE (use (reg:QI 0 ax))
        (expr_list:REG_DEP_TRUE (use (reg:DI 5 di [ stderr ]))
            (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
                (expr_list:REG_DEP_TRUE (use (reg:DI 1 dx))
                    (expr_list:REG_DEP_TRUE (use (reg:SI 2 cx))
                        (nil)))))))

(insn:TI 68 67 69 146 ./CppStatUtilities.cc:505 (set (reg:SI 5 di)
        (const_int 1 [0x1])) 40 {*movsi_1} (insn_list:REG_DEP_ANTI 67 (insn_list:REG_DEP_OUTPUT 65 (nil)))
    (nil))

(call_insn:TI 69 68 70 146 ./CppStatUtilities.cc:505 (call (mem:QI (symbol_ref:DI ("exit") [flags 0x41] <function_decl 0x2b5eb3cc3b00 exit>) [0 S1 A8])
        (const_int 0 [0x0])) 555 {*call_0} (insn_list:REG_DEP_ANTI 65 (insn_list:REG_DEP_ANTI 1879 (insn_list:REG_DEP_ANTI 64 (insn_list:REG_DEP_ANTI 63 (insn_list:REG_DEP_TRUE 68 (insn_list:REG_DEP_ANTI 67 (nil)))))))
    (expr_list:REG_DEAD (reg:SI 5 di)
        (expr_list:REG_NORETURN (const_int 0 [0x0])
            (expr_list:REG_EH_REGION (const_int 0 [0x0])
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 5 di))
        (nil)))
;; End of basic block 146, registers live:
 7 [sp]

(barrier:HI 70 69 487)

(note:HI 487 70 488 NOTE_INSN_FUNCTION_END)

(note:HI 488 487 1583 NOTE_INSN_DELETED)

(note 1583 488 0 NOTE_INSN_DELETED)


;; Function void hist(double*, int, double*, int, int, double**, double**, double**) (_Z4histPdiS_iiPS_S0_S0_)


Basic block 0:
IN:
Stack adjustment: 8
Reg 1: y+0
Reg 2: ySize+0
Reg 4: xSize+0
Reg 5: x+0
Reg 37: nBins+0
Reg 38: _hmid+0
Variables:
  name: x
    offset 0
      (reg:DI 5 di [ x ])
  name: xSize
    offset 0
      (reg:SI 4 si [ xSize ])
  name: y
    offset 0
      (reg:DI 1 dx [ y ])
  name: ySize
    offset 0
      (reg:SI 2 cx [ ySize ])
  name: nBins
    offset 0
      (reg:SI 37 r8 [ nBins ])
  name: _hmid
    offset 0
      (reg:DI 38 r9 [ _hmid ])
  name: _hx
    offset 0
      (mem/f/c/i:DI (reg/f:DI 16 argp) [23 _hx+0 S8 A64])
  name: _hy
    offset 0
      (mem/f/c/i:DI (plus:DI (reg/f:DI 16 argp)
        (const_int 8 [0x8])) [23 _hy+0 S8 A64])

OUT:
Stack adjustment: 128
Reg 44: xSize+0
Variables:
  name: hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [25 hmid+0 S8 A8])
  name: dt
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [24 dt+0 S8 A8])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [28 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 44 r15 [orig:88 xSize ] [88])
  name: y
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [29 y+0 S8 A8])
  name: ySize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [30 ySize+0 S4 A8])
  name: nBins
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [31 nBins+0 S4 A8])
  name: _hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [32 _hmid+0 S8 A8])
  name: _hx
    offset 0
      (mem/f/c/i:DI (reg/f:DI 16 argp) [23 _hx+0 S8 A64])
  name: _hy
    offset 0
      (mem/f/c/i:DI (plus:DI (reg/f:DI 16 argp)
        (const_int 8 [0x8])) [23 _hy+0 S8 A64])
  name: ymin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [27 ymin+0 S8 A8])
  name: tmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [26 tmin+0 S8 A8])


Basic block 1:
IN:
Stack adjustment: 128
Reg 44: xSize+0
Variables:
  name: hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [25 hmid+0 S8 A8])
  name: dt
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [24 dt+0 S8 A8])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [28 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 44 r15 [orig:88 xSize ] [88])
  name: y
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [29 y+0 S8 A8])
  name: ySize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [30 ySize+0 S4 A8])
  name: nBins
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [31 nBins+0 S4 A8])
  name: _hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [32 _hmid+0 S8 A8])
  name: _hx
    offset 0
      (mem/f/c/i:DI (reg/f:DI 16 argp) [23 _hx+0 S8 A64])
  name: _hy
    offset 0
      (mem/f/c/i:DI (plus:DI (reg/f:DI 16 argp)
        (const_int 8 [0x8])) [23 _hy+0 S8 A64])
  name: ymin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [27 ymin+0 S8 A8])
  name: tmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [26 tmin+0 S8 A8])

OUT:
Stack adjustment: 128
Reg 4: i+0
Reg 42: i+0
Reg 44: xSize+0
Variables:
  name: hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [25 hmid+0 S8 A8])
  name: dt
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [24 dt+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:163 i ] [163])
      (reg:DI 42 r13 [orig:67 i ] [67])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [28 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 44 r15 [orig:88 xSize ] [88])
  name: y
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [29 y+0 S8 A8])
  name: ySize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [30 ySize+0 S4 A8])
  name: nBins
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [31 nBins+0 S4 A8])
  name: _hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [32 _hmid+0 S8 A8])
  name: _hx
    offset 0
      (mem/f/c/i:DI (reg/f:DI 16 argp) [23 _hx+0 S8 A64])
  name: _hy
    offset 0
      (mem/f/c/i:DI (plus:DI (reg/f:DI 16 argp)
        (const_int 8 [0x8])) [23 _hy+0 S8 A64])
  name: ymin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [27 ymin+0 S8 A8])
  name: tmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [26 tmin+0 S8 A8])


Basic block 2:
IN:
Stack adjustment: 128
Reg 4: i+0
Reg 42: i+0
Reg 44: xSize+0
Variables:
  name: hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [25 hmid+0 S8 A8])
  name: dt
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [24 dt+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:163 i ] [163])
      (reg:DI 42 r13 [orig:67 i ] [67])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [28 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 44 r15 [orig:88 xSize ] [88])
  name: y
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [29 y+0 S8 A8])
  name: ySize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [30 ySize+0 S4 A8])
  name: nBins
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [31 nBins+0 S4 A8])
  name: _hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [32 _hmid+0 S8 A8])
  name: _hx
    offset 0
      (mem/f/c/i:DI (reg/f:DI 16 argp) [23 _hx+0 S8 A64])
  name: _hy
    offset 0
      (mem/f/c/i:DI (plus:DI (reg/f:DI 16 argp)
        (const_int 8 [0x8])) [23 _hy+0 S8 A64])
  name: ymin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [27 ymin+0 S8 A8])
  name: tmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [26 tmin+0 S8 A8])

OUT:
Stack adjustment: 128
Reg 4: i+0
Reg 42: i+0
Reg 44: xSize+0
Variables:
  name: hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [25 hmid+0 S8 A8])
  name: dt
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [24 dt+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:163 i ] [163])
      (reg:DI 42 r13 [orig:67 i ] [67])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [28 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 44 r15 [orig:88 xSize ] [88])
  name: y
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [29 y+0 S8 A8])
  name: ySize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [30 ySize+0 S4 A8])
  name: nBins
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [31 nBins+0 S4 A8])
  name: _hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [32 _hmid+0 S8 A8])
  name: _hx
    offset 0
      (mem/f/c/i:DI (reg/f:DI 16 argp) [23 _hx+0 S8 A64])
  name: _hy
    offset 0
      (mem/f/c/i:DI (plus:DI (reg/f:DI 16 argp)
        (const_int 8 [0x8])) [23 _hy+0 S8 A64])
  name: ymin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [27 ymin+0 S8 A8])
  name: tmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [26 tmin+0 S8 A8])


Basic block 3:
IN:
Stack adjustment: 128
Reg 4: i+0
Reg 42: i+0
Reg 44: xSize+0
Variables:
  name: hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [25 hmid+0 S8 A8])
  name: dt
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [24 dt+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:163 i ] [163])
      (reg:DI 42 r13 [orig:67 i ] [67])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [28 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 44 r15 [orig:88 xSize ] [88])
  name: y
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [29 y+0 S8 A8])
  name: ySize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [30 ySize+0 S4 A8])
  name: nBins
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [31 nBins+0 S4 A8])
  name: _hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [32 _hmid+0 S8 A8])
  name: _hx
    offset 0
      (mem/f/c/i:DI (reg/f:DI 16 argp) [23 _hx+0 S8 A64])
  name: _hy
    offset 0
      (mem/f/c/i:DI (plus:DI (reg/f:DI 16 argp)
        (const_int 8 [0x8])) [23 _hy+0 S8 A64])
  name: ymin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [27 ymin+0 S8 A8])
  name: tmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [26 tmin+0 S8 A8])

OUT:
Stack adjustment: 128
Reg 4: i+0
Reg 42: i+0
Reg 44: xSize+0
Variables:
  name: hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [25 hmid+0 S8 A8])
  name: dt
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [24 dt+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:163 i ] [163])
      (reg:DI 42 r13 [orig:67 i ] [67])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [28 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 44 r15 [orig:88 xSize ] [88])
  name: y
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [29 y+0 S8 A8])
  name: ySize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [30 ySize+0 S4 A8])
  name: nBins
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [31 nBins+0 S4 A8])
  name: _hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [32 _hmid+0 S8 A8])
  name: _hx
    offset 0
      (mem/f/c/i:DI (reg/f:DI 16 argp) [23 _hx+0 S8 A64])
  name: _hy
    offset 0
      (mem/f/c/i:DI (plus:DI (reg/f:DI 16 argp)
        (const_int 8 [0x8])) [23 _hy+0 S8 A64])
  name: ymin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [27 ymin+0 S8 A8])
  name: tmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [26 tmin+0 S8 A8])


Basic block 4:
IN:
Stack adjustment: 128
Reg 4: i+0
Reg 42: i+0
Reg 44: xSize+0
Variables:
  name: hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [25 hmid+0 S8 A8])
  name: dt
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [24 dt+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:163 i ] [163])
      (reg:DI 42 r13 [orig:67 i ] [67])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [28 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 44 r15 [orig:88 xSize ] [88])
  name: y
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [29 y+0 S8 A8])
  name: ySize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [30 ySize+0 S4 A8])
  name: nBins
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [31 nBins+0 S4 A8])
  name: _hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [32 _hmid+0 S8 A8])
  name: _hx
    offset 0
      (mem/f/c/i:DI (reg/f:DI 16 argp) [23 _hx+0 S8 A64])
  name: _hy
    offset 0
      (mem/f/c/i:DI (plus:DI (reg/f:DI 16 argp)
        (const_int 8 [0x8])) [23 _hy+0 S8 A64])
  name: ymin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [27 ymin+0 S8 A8])
  name: tmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [26 tmin+0 S8 A8])

OUT:
Stack adjustment: 128
Reg 4: i+0
Reg 42: i+0
Reg 44: xSize+0
Variables:
  name: hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [25 hmid+0 S8 A8])
  name: dt
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [24 dt+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:163 i ] [163])
      (reg:DI 42 r13 [orig:67 i ] [67])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [28 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 44 r15 [orig:88 xSize ] [88])
  name: y
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [29 y+0 S8 A8])
  name: ySize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [30 ySize+0 S4 A8])
  name: nBins
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [31 nBins+0 S4 A8])
  name: _hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [32 _hmid+0 S8 A8])
  name: _hx
    offset 0
      (mem/f/c/i:DI (reg/f:DI 16 argp) [23 _hx+0 S8 A64])
  name: _hy
    offset 0
      (mem/f/c/i:DI (plus:DI (reg/f:DI 16 argp)
        (const_int 8 [0x8])) [23 _hy+0 S8 A64])
  name: ymin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [27 ymin+0 S8 A8])
  name: tmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [26 tmin+0 S8 A8])


Basic block 5:
IN:
Stack adjustment: 128
Reg 4: i+0
Reg 42: i+0
Reg 44: xSize+0
Variables:
  name: hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [25 hmid+0 S8 A8])
  name: dt
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [24 dt+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:163 i ] [163])
      (reg:DI 42 r13 [orig:67 i ] [67])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [28 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 44 r15 [orig:88 xSize ] [88])
  name: y
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [29 y+0 S8 A8])
  name: ySize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [30 ySize+0 S4 A8])
  name: nBins
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [31 nBins+0 S4 A8])
  name: _hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [32 _hmid+0 S8 A8])
  name: _hx
    offset 0
      (mem/f/c/i:DI (reg/f:DI 16 argp) [23 _hx+0 S8 A64])
  name: _hy
    offset 0
      (mem/f/c/i:DI (plus:DI (reg/f:DI 16 argp)
        (const_int 8 [0x8])) [23 _hy+0 S8 A64])
  name: ymin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [27 ymin+0 S8 A8])
  name: tmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [26 tmin+0 S8 A8])

OUT:
Stack adjustment: 128
Reg 4: i+0
Reg 42: i+0
Reg 44: xSize+0
Variables:
  name: hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [25 hmid+0 S8 A8])
  name: dt
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [24 dt+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:163 i ] [163])
      (reg:DI 42 r13 [orig:67 i ] [67])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [28 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 44 r15 [orig:88 xSize ] [88])
  name: y
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [29 y+0 S8 A8])
  name: ySize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [30 ySize+0 S4 A8])
  name: nBins
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [31 nBins+0 S4 A8])
  name: _hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [32 _hmid+0 S8 A8])
  name: _hx
    offset 0
      (mem/f/c/i:DI (reg/f:DI 16 argp) [23 _hx+0 S8 A64])
  name: _hy
    offset 0
      (mem/f/c/i:DI (plus:DI (reg/f:DI 16 argp)
        (const_int 8 [0x8])) [23 _hy+0 S8 A64])
  name: ymin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [27 ymin+0 S8 A8])
  name: tmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [26 tmin+0 S8 A8])


Basic block 6:
IN:
Stack adjustment: 128
Reg 4: i+0
Reg 42: i+0
Reg 44: xSize+0
Variables:
  name: hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [25 hmid+0 S8 A8])
  name: dt
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [24 dt+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:163 i ] [163])
      (reg:DI 42 r13 [orig:67 i ] [67])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [28 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 44 r15 [orig:88 xSize ] [88])
  name: y
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [29 y+0 S8 A8])
  name: ySize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [30 ySize+0 S4 A8])
  name: nBins
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [31 nBins+0 S4 A8])
  name: _hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [32 _hmid+0 S8 A8])
  name: _hx
    offset 0
      (mem/f/c/i:DI (reg/f:DI 16 argp) [23 _hx+0 S8 A64])
  name: _hy
    offset 0
      (mem/f/c/i:DI (plus:DI (reg/f:DI 16 argp)
        (const_int 8 [0x8])) [23 _hy+0 S8 A64])
  name: ymin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [27 ymin+0 S8 A8])
  name: tmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [26 tmin+0 S8 A8])

OUT:
Stack adjustment: 128
Reg 4: i+0
Reg 42: i+0
Reg 44: xSize+0
Variables:
  name: hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [25 hmid+0 S8 A8])
  name: dt
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [24 dt+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:163 i ] [163])
      (reg:DI 42 r13 [orig:67 i ] [67])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [28 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 44 r15 [orig:88 xSize ] [88])
  name: y
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [29 y+0 S8 A8])
  name: ySize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [30 ySize+0 S4 A8])
  name: nBins
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [31 nBins+0 S4 A8])
  name: _hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [32 _hmid+0 S8 A8])
  name: _hx
    offset 0
      (mem/f/c/i:DI (reg/f:DI 16 argp) [23 _hx+0 S8 A64])
  name: _hy
    offset 0
      (mem/f/c/i:DI (plus:DI (reg/f:DI 16 argp)
        (const_int 8 [0x8])) [23 _hy+0 S8 A64])
  name: ymin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [27 ymin+0 S8 A8])
  name: tmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [26 tmin+0 S8 A8])


Basic block 7:
IN:
Stack adjustment: 128
Reg 4: i+0
Reg 42: i+0
Reg 44: xSize+0
Variables:
  name: hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [25 hmid+0 S8 A8])
  name: dt
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [24 dt+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:163 i ] [163])
      (reg:DI 42 r13 [orig:67 i ] [67])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [28 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 44 r15 [orig:88 xSize ] [88])
  name: y
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [29 y+0 S8 A8])
  name: ySize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [30 ySize+0 S4 A8])
  name: nBins
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [31 nBins+0 S4 A8])
  name: _hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [32 _hmid+0 S8 A8])
  name: _hx
    offset 0
      (mem/f/c/i:DI (reg/f:DI 16 argp) [23 _hx+0 S8 A64])
  name: _hy
    offset 0
      (mem/f/c/i:DI (plus:DI (reg/f:DI 16 argp)
        (const_int 8 [0x8])) [23 _hy+0 S8 A64])
  name: ymin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [27 ymin+0 S8 A8])
  name: tmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [26 tmin+0 S8 A8])

OUT:
Stack adjustment: 128
Reg 4: i+0
Reg 42: i+0
Reg 44: xSize+0
Variables:
  name: hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [25 hmid+0 S8 A8])
  name: dt
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [24 dt+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:163 i ] [163])
      (reg:DI 42 r13 [orig:67 i ] [67])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [28 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 44 r15 [orig:88 xSize ] [88])
  name: y
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [29 y+0 S8 A8])
  name: ySize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [30 ySize+0 S4 A8])
  name: nBins
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [31 nBins+0 S4 A8])
  name: _hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [32 _hmid+0 S8 A8])
  name: _hx
    offset 0
      (mem/f/c/i:DI (reg/f:DI 16 argp) [23 _hx+0 S8 A64])
  name: _hy
    offset 0
      (mem/f/c/i:DI (plus:DI (reg/f:DI 16 argp)
        (const_int 8 [0x8])) [23 _hy+0 S8 A64])
  name: ymin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [27 ymin+0 S8 A8])
  name: tmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [26 tmin+0 S8 A8])


Basic block 8:
IN:
Stack adjustment: 128
Reg 4: i+0
Reg 42: i+0
Reg 44: xSize+0
Variables:
  name: hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [25 hmid+0 S8 A8])
  name: dt
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [24 dt+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:163 i ] [163])
      (reg:DI 42 r13 [orig:67 i ] [67])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [28 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 44 r15 [orig:88 xSize ] [88])
  name: y
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [29 y+0 S8 A8])
  name: ySize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [30 ySize+0 S4 A8])
  name: nBins
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [31 nBins+0 S4 A8])
  name: _hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [32 _hmid+0 S8 A8])
  name: _hx
    offset 0
      (mem/f/c/i:DI (reg/f:DI 16 argp) [23 _hx+0 S8 A64])
  name: _hy
    offset 0
      (mem/f/c/i:DI (plus:DI (reg/f:DI 16 argp)
        (const_int 8 [0x8])) [23 _hy+0 S8 A64])
  name: ymin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [27 ymin+0 S8 A8])
  name: tmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [26 tmin+0 S8 A8])

OUT:
Stack adjustment: 128
Reg 4: i+0
Reg 42: i+0
Reg 44: xSize+0
Variables:
  name: hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [25 hmid+0 S8 A8])
  name: dt
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [24 dt+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:163 i ] [163])
      (reg:DI 42 r13 [orig:67 i ] [67])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [28 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 44 r15 [orig:88 xSize ] [88])
  name: y
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [29 y+0 S8 A8])
  name: ySize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [30 ySize+0 S4 A8])
  name: nBins
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [31 nBins+0 S4 A8])
  name: _hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [32 _hmid+0 S8 A8])
  name: _hx
    offset 0
      (mem/f/c/i:DI (reg/f:DI 16 argp) [23 _hx+0 S8 A64])
  name: _hy
    offset 0
      (mem/f/c/i:DI (plus:DI (reg/f:DI 16 argp)
        (const_int 8 [0x8])) [23 _hy+0 S8 A64])
  name: ymin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [27 ymin+0 S8 A8])
  name: tmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [26 tmin+0 S8 A8])


Basic block 9:
IN:
Stack adjustment: 128
Reg 4: i+0
Reg 42: i+0
Reg 44: xSize+0
Variables:
  name: hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [25 hmid+0 S8 A8])
  name: dt
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [24 dt+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:163 i ] [163])
      (reg:DI 42 r13 [orig:67 i ] [67])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [28 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 44 r15 [orig:88 xSize ] [88])
  name: y
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [29 y+0 S8 A8])
  name: ySize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [30 ySize+0 S4 A8])
  name: nBins
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [31 nBins+0 S4 A8])
  name: _hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [32 _hmid+0 S8 A8])
  name: _hx
    offset 0
      (mem/f/c/i:DI (reg/f:DI 16 argp) [23 _hx+0 S8 A64])
  name: _hy
    offset 0
      (mem/f/c/i:DI (plus:DI (reg/f:DI 16 argp)
        (const_int 8 [0x8])) [23 _hy+0 S8 A64])
  name: ymin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [27 ymin+0 S8 A8])
  name: tmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [26 tmin+0 S8 A8])

OUT:
Stack adjustment: 128
Reg 42: i+0
Reg 44: xSize+0
Variables:
  name: hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [25 hmid+0 S8 A8])
  name: dt
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [24 dt+0 S8 A8])
  name: i
    offset 0
      (reg:DI 42 r13 [orig:67 i ] [67])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [28 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 44 r15 [orig:88 xSize ] [88])
  name: y
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [29 y+0 S8 A8])
  name: ySize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [30 ySize+0 S4 A8])
  name: nBins
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [31 nBins+0 S4 A8])
  name: _hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [32 _hmid+0 S8 A8])
  name: _hx
    offset 0
      (mem/f/c/i:DI (reg/f:DI 16 argp) [23 _hx+0 S8 A64])
  name: _hy
    offset 0
      (mem/f/c/i:DI (plus:DI (reg/f:DI 16 argp)
        (const_int 8 [0x8])) [23 _hy+0 S8 A64])
  name: ymin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [27 ymin+0 S8 A8])
  name: tmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [26 tmin+0 S8 A8])


Basic block 10:
IN:
Stack adjustment: 128
Reg 4: i+0
Reg 42: i+0
Reg 44: xSize+0
Variables:
  name: hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [25 hmid+0 S8 A8])
  name: dt
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [24 dt+0 S8 A8])
  name: i
    offset 0
      (reg:DI 42 r13 [orig:67 i ] [67])
      (reg/v:SI 4 si [orig:163 i ] [163])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [28 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 44 r15 [orig:88 xSize ] [88])
  name: y
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [29 y+0 S8 A8])
  name: ySize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [30 ySize+0 S4 A8])
  name: nBins
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [31 nBins+0 S4 A8])
  name: _hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [32 _hmid+0 S8 A8])
  name: _hx
    offset 0
      (mem/f/c/i:DI (reg/f:DI 16 argp) [23 _hx+0 S8 A64])
  name: _hy
    offset 0
      (mem/f/c/i:DI (plus:DI (reg/f:DI 16 argp)
        (const_int 8 [0x8])) [23 _hy+0 S8 A64])
  name: ymin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [27 ymin+0 S8 A8])
  name: tmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [26 tmin+0 S8 A8])

OUT:
Stack adjustment: 128
Reg 4: i+0
Reg 42: i+0
Reg 44: xSize+0
Variables:
  name: hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [25 hmid+0 S8 A8])
  name: dt
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [24 dt+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:163 i ] [163])
      (reg:DI 42 r13 [orig:67 i ] [67])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [28 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 44 r15 [orig:88 xSize ] [88])
  name: y
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [29 y+0 S8 A8])
  name: ySize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [30 ySize+0 S4 A8])
  name: nBins
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [31 nBins+0 S4 A8])
  name: _hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [32 _hmid+0 S8 A8])
  name: _hx
    offset 0
      (mem/f/c/i:DI (reg/f:DI 16 argp) [23 _hx+0 S8 A64])
  name: _hy
    offset 0
      (mem/f/c/i:DI (plus:DI (reg/f:DI 16 argp)
        (const_int 8 [0x8])) [23 _hy+0 S8 A64])
  name: ymin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [27 ymin+0 S8 A8])
  name: tmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [26 tmin+0 S8 A8])


Basic block 11:
IN:
Stack adjustment: 128
Reg 4: i+0
Reg 42: i+0
Reg 44: xSize+0
Variables:
  name: hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [25 hmid+0 S8 A8])
  name: dt
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [24 dt+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:163 i ] [163])
      (reg:DI 42 r13 [orig:67 i ] [67])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [28 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 44 r15 [orig:88 xSize ] [88])
  name: y
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [29 y+0 S8 A8])
  name: ySize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [30 ySize+0 S4 A8])
  name: nBins
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [31 nBins+0 S4 A8])
  name: _hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [32 _hmid+0 S8 A8])
  name: _hx
    offset 0
      (mem/f/c/i:DI (reg/f:DI 16 argp) [23 _hx+0 S8 A64])
  name: _hy
    offset 0
      (mem/f/c/i:DI (plus:DI (reg/f:DI 16 argp)
        (const_int 8 [0x8])) [23 _hy+0 S8 A64])
  name: ymin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [27 ymin+0 S8 A8])
  name: tmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [26 tmin+0 S8 A8])

OUT:
Stack adjustment: 128
Reg 4: i+0
Reg 42: i+0
Reg 44: xSize+0
Variables:
  name: hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [25 hmid+0 S8 A8])
  name: dt
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [24 dt+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:163 i ] [163])
      (reg:DI 42 r13 [orig:67 i ] [67])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [28 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 44 r15 [orig:88 xSize ] [88])
  name: y
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [29 y+0 S8 A8])
  name: ySize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [30 ySize+0 S4 A8])
  name: nBins
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [31 nBins+0 S4 A8])
  name: _hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [32 _hmid+0 S8 A8])
  name: _hx
    offset 0
      (mem/f/c/i:DI (reg/f:DI 16 argp) [23 _hx+0 S8 A64])
  name: _hy
    offset 0
      (mem/f/c/i:DI (plus:DI (reg/f:DI 16 argp)
        (const_int 8 [0x8])) [23 _hy+0 S8 A64])
  name: ymin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [27 ymin+0 S8 A8])
  name: tmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [26 tmin+0 S8 A8])


Basic block 12:
IN:
Stack adjustment: 128
Reg 4: i+0
Reg 42: i+0
Reg 44: xSize+0
Variables:
  name: hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [25 hmid+0 S8 A8])
  name: dt
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [24 dt+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:163 i ] [163])
      (reg:DI 42 r13 [orig:67 i ] [67])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [28 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 44 r15 [orig:88 xSize ] [88])
  name: y
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [29 y+0 S8 A8])
  name: ySize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [30 ySize+0 S4 A8])
  name: nBins
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [31 nBins+0 S4 A8])
  name: _hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [32 _hmid+0 S8 A8])
  name: _hx
    offset 0
      (mem/f/c/i:DI (reg/f:DI 16 argp) [23 _hx+0 S8 A64])
  name: _hy
    offset 0
      (mem/f/c/i:DI (plus:DI (reg/f:DI 16 argp)
        (const_int 8 [0x8])) [23 _hy+0 S8 A64])
  name: ymin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [27 ymin+0 S8 A8])
  name: tmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [26 tmin+0 S8 A8])

OUT:
Stack adjustment: 128
Reg 4: i+0
Reg 42: i+0
Reg 44: xSize+0
Variables:
  name: hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [25 hmid+0 S8 A8])
  name: dt
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [24 dt+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:163 i ] [163])
      (reg:DI 42 r13 [orig:67 i ] [67])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [28 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 44 r15 [orig:88 xSize ] [88])
  name: y
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [29 y+0 S8 A8])
  name: ySize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [30 ySize+0 S4 A8])
  name: nBins
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [31 nBins+0 S4 A8])
  name: _hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [32 _hmid+0 S8 A8])
  name: _hx
    offset 0
      (mem/f/c/i:DI (reg/f:DI 16 argp) [23 _hx+0 S8 A64])
  name: _hy
    offset 0
      (mem/f/c/i:DI (plus:DI (reg/f:DI 16 argp)
        (const_int 8 [0x8])) [23 _hy+0 S8 A64])
  name: ymin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [27 ymin+0 S8 A8])
  name: tmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [26 tmin+0 S8 A8])


Basic block 13:
IN:
Stack adjustment: 128
Reg 4: i+0
Reg 42: i+0
Reg 44: xSize+0
Variables:
  name: hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [25 hmid+0 S8 A8])
  name: dt
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [24 dt+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:163 i ] [163])
      (reg:DI 42 r13 [orig:67 i ] [67])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [28 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 44 r15 [orig:88 xSize ] [88])
  name: y
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [29 y+0 S8 A8])
  name: ySize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [30 ySize+0 S4 A8])
  name: nBins
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [31 nBins+0 S4 A8])
  name: _hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [32 _hmid+0 S8 A8])
  name: _hx
    offset 0
      (mem/f/c/i:DI (reg/f:DI 16 argp) [23 _hx+0 S8 A64])
  name: _hy
    offset 0
      (mem/f/c/i:DI (plus:DI (reg/f:DI 16 argp)
        (const_int 8 [0x8])) [23 _hy+0 S8 A64])
  name: ymin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [27 ymin+0 S8 A8])
  name: tmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [26 tmin+0 S8 A8])

OUT:
Stack adjustment: 128
Reg 4: i+0
Reg 42: i+0
Reg 44: xSize+0
Variables:
  name: hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [25 hmid+0 S8 A8])
  name: dt
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [24 dt+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:163 i ] [163])
      (reg:DI 42 r13 [orig:67 i ] [67])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [28 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 44 r15 [orig:88 xSize ] [88])
  name: y
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [29 y+0 S8 A8])
  name: ySize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [30 ySize+0 S4 A8])
  name: nBins
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [31 nBins+0 S4 A8])
  name: _hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [32 _hmid+0 S8 A8])
  name: _hx
    offset 0
      (mem/f/c/i:DI (reg/f:DI 16 argp) [23 _hx+0 S8 A64])
  name: _hy
    offset 0
      (mem/f/c/i:DI (plus:DI (reg/f:DI 16 argp)
        (const_int 8 [0x8])) [23 _hy+0 S8 A64])
  name: ymin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [27 ymin+0 S8 A8])
  name: tmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [26 tmin+0 S8 A8])


Basic block 14:
IN:
Stack adjustment: 128
Reg 4: i+0
Reg 42: i+0
Reg 44: xSize+0
Variables:
  name: hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [25 hmid+0 S8 A8])
  name: dt
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [24 dt+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:163 i ] [163])
      (reg:DI 42 r13 [orig:67 i ] [67])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [28 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 44 r15 [orig:88 xSize ] [88])
  name: y
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [29 y+0 S8 A8])
  name: ySize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [30 ySize+0 S4 A8])
  name: nBins
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [31 nBins+0 S4 A8])
  name: _hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [32 _hmid+0 S8 A8])
  name: _hx
    offset 0
      (mem/f/c/i:DI (reg/f:DI 16 argp) [23 _hx+0 S8 A64])
  name: _hy
    offset 0
      (mem/f/c/i:DI (plus:DI (reg/f:DI 16 argp)
        (const_int 8 [0x8])) [23 _hy+0 S8 A64])
  name: ymin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [27 ymin+0 S8 A8])
  name: tmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [26 tmin+0 S8 A8])

OUT:
Stack adjustment: 128
Reg 4: i+0
Reg 42: i+0
Reg 44: xSize+0
Variables:
  name: hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [25 hmid+0 S8 A8])
  name: dt
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [24 dt+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:163 i ] [163])
      (reg:DI 42 r13 [orig:67 i ] [67])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [28 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 44 r15 [orig:88 xSize ] [88])
  name: y
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [29 y+0 S8 A8])
  name: ySize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [30 ySize+0 S4 A8])
  name: nBins
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [31 nBins+0 S4 A8])
  name: _hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [32 _hmid+0 S8 A8])
  name: _hx
    offset 0
      (mem/f/c/i:DI (reg/f:DI 16 argp) [23 _hx+0 S8 A64])
  name: _hy
    offset 0
      (mem/f/c/i:DI (plus:DI (reg/f:DI 16 argp)
        (const_int 8 [0x8])) [23 _hy+0 S8 A64])
  name: ymin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [27 ymin+0 S8 A8])
  name: tmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [26 tmin+0 S8 A8])


Basic block 15:
IN:
Stack adjustment: 128
Reg 4: i+0
Reg 42: i+0
Reg 44: xSize+0
Variables:
  name: hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [25 hmid+0 S8 A8])
  name: dt
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [24 dt+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:163 i ] [163])
      (reg:DI 42 r13 [orig:67 i ] [67])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [28 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 44 r15 [orig:88 xSize ] [88])
  name: y
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [29 y+0 S8 A8])
  name: ySize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [30 ySize+0 S4 A8])
  name: nBins
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [31 nBins+0 S4 A8])
  name: _hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [32 _hmid+0 S8 A8])
  name: _hx
    offset 0
      (mem/f/c/i:DI (reg/f:DI 16 argp) [23 _hx+0 S8 A64])
  name: _hy
    offset 0
      (mem/f/c/i:DI (plus:DI (reg/f:DI 16 argp)
        (const_int 8 [0x8])) [23 _hy+0 S8 A64])
  name: ymin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [27 ymin+0 S8 A8])
  name: tmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [26 tmin+0 S8 A8])

OUT:
Stack adjustment: 128
Reg 4: i+0
Reg 42: i+0
Reg 44: xSize+0
Variables:
  name: hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [25 hmid+0 S8 A8])
  name: dt
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [24 dt+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:163 i ] [163])
      (reg:DI 42 r13 [orig:67 i ] [67])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [28 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 44 r15 [orig:88 xSize ] [88])
  name: y
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [29 y+0 S8 A8])
  name: ySize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [30 ySize+0 S4 A8])
  name: nBins
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [31 nBins+0 S4 A8])
  name: _hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [32 _hmid+0 S8 A8])
  name: _hx
    offset 0
      (mem/f/c/i:DI (reg/f:DI 16 argp) [23 _hx+0 S8 A64])
  name: _hy
    offset 0
      (mem/f/c/i:DI (plus:DI (reg/f:DI 16 argp)
        (const_int 8 [0x8])) [23 _hy+0 S8 A64])
  name: ymin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [27 ymin+0 S8 A8])
  name: tmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [26 tmin+0 S8 A8])


Basic block 16:
IN:
Stack adjustment: 128
Reg 4: i+0
Reg 42: i+0
Reg 44: xSize+0
Variables:
  name: hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [25 hmid+0 S8 A8])
  name: dt
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [24 dt+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:163 i ] [163])
      (reg:DI 42 r13 [orig:67 i ] [67])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [28 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 44 r15 [orig:88 xSize ] [88])
  name: y
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [29 y+0 S8 A8])
  name: ySize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [30 ySize+0 S4 A8])
  name: nBins
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [31 nBins+0 S4 A8])
  name: _hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [32 _hmid+0 S8 A8])
  name: _hx
    offset 0
      (mem/f/c/i:DI (reg/f:DI 16 argp) [23 _hx+0 S8 A64])
  name: _hy
    offset 0
      (mem/f/c/i:DI (plus:DI (reg/f:DI 16 argp)
        (const_int 8 [0x8])) [23 _hy+0 S8 A64])
  name: ymin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [27 ymin+0 S8 A8])
  name: tmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [26 tmin+0 S8 A8])

OUT:
Stack adjustment: 128
Reg 2: i+0
Reg 3: i+0
Reg 4: i+0
Reg 5: i+0
Reg 37: i+0
Reg 40: i+0
Reg 42: i+0
Reg 43: i+0
Reg 44: xSize+0
Variables:
  name: hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [25 hmid+0 S8 A8])
  name: dt
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [24 dt+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:163 i ] [163])
      (reg:SI 43 r14 [orig:198 i ] [198])
      (reg:SI 3 bx [orig:193 i ] [193])
      (reg:SI 40 r11 [orig:188 i ] [188])
      (reg:SI 2 cx [orig:183 i ] [183])
      (reg:SI 5 di [orig:178 i ] [178])
      (reg:SI 37 r8 [orig:173 i ] [173])
      (reg:DI 42 r13 [orig:67 i ] [67])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [28 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 44 r15 [orig:88 xSize ] [88])
  name: y
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [29 y+0 S8 A8])
  name: ySize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [30 ySize+0 S4 A8])
  name: nBins
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [31 nBins+0 S4 A8])
  name: _hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [32 _hmid+0 S8 A8])
  name: _hx
    offset 0
      (mem/f/c/i:DI (reg/f:DI 16 argp) [23 _hx+0 S8 A64])
  name: _hy
    offset 0
      (mem/f/c/i:DI (plus:DI (reg/f:DI 16 argp)
        (const_int 8 [0x8])) [23 _hy+0 S8 A64])
  name: ymin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [27 ymin+0 S8 A8])
  name: tmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [26 tmin+0 S8 A8])


Basic block 17:
IN:
Stack adjustment: 128
Reg 2: i+0
Reg 3: i+0
Reg 4: i+0
Reg 5: i+0
Reg 37: i+0
Reg 40: i+0
Reg 42: i+0
Reg 43: i+0
Reg 44: xSize+0
Variables:
  name: hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [25 hmid+0 S8 A8])
  name: dt
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [24 dt+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:163 i ] [163])
      (reg:DI 42 r13 [orig:67 i ] [67])
      (reg:SI 43 r14 [orig:198 i ] [198])
      (reg:SI 3 bx [orig:193 i ] [193])
      (reg:SI 40 r11 [orig:188 i ] [188])
      (reg:SI 2 cx [orig:183 i ] [183])
      (reg:SI 5 di [orig:178 i ] [178])
      (reg:SI 37 r8 [orig:173 i ] [173])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [28 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 44 r15 [orig:88 xSize ] [88])
  name: y
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [29 y+0 S8 A8])
  name: ySize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [30 ySize+0 S4 A8])
  name: nBins
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [31 nBins+0 S4 A8])
  name: _hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [32 _hmid+0 S8 A8])
  name: _hx
    offset 0
      (mem/f/c/i:DI (reg/f:DI 16 argp) [23 _hx+0 S8 A64])
  name: _hy
    offset 0
      (mem/f/c/i:DI (plus:DI (reg/f:DI 16 argp)
        (const_int 8 [0x8])) [23 _hy+0 S8 A64])
  name: ymin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [27 ymin+0 S8 A8])
  name: tmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [26 tmin+0 S8 A8])

OUT:
Stack adjustment: 128
Reg 2: i+0
Reg 3: i+0
Reg 4: i+0
Reg 5: i+0
Reg 37: i+0
Reg 40: i+0
Reg 42: i+0
Reg 43: i+0
Reg 44: xSize+0
Variables:
  name: hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [25 hmid+0 S8 A8])
  name: dt
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [24 dt+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:163 i ] [163])
      (reg:DI 42 r13 [orig:67 i ] [67])
      (reg:SI 43 r14 [orig:198 i ] [198])
      (reg:SI 3 bx [orig:193 i ] [193])
      (reg:SI 40 r11 [orig:188 i ] [188])
      (reg:SI 2 cx [orig:183 i ] [183])
      (reg:SI 5 di [orig:178 i ] [178])
      (reg:SI 37 r8 [orig:173 i ] [173])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [28 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 44 r15 [orig:88 xSize ] [88])
  name: y
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [29 y+0 S8 A8])
  name: ySize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [30 ySize+0 S4 A8])
  name: nBins
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [31 nBins+0 S4 A8])
  name: _hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [32 _hmid+0 S8 A8])
  name: _hx
    offset 0
      (mem/f/c/i:DI (reg/f:DI 16 argp) [23 _hx+0 S8 A64])
  name: _hy
    offset 0
      (mem/f/c/i:DI (plus:DI (reg/f:DI 16 argp)
        (const_int 8 [0x8])) [23 _hy+0 S8 A64])
  name: ymin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [27 ymin+0 S8 A8])
  name: tmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [26 tmin+0 S8 A8])


Basic block 18:
IN:
Stack adjustment: 128
Reg 2: i+0
Reg 3: i+0
Reg 4: i+0
Reg 5: i+0
Reg 37: i+0
Reg 40: i+0
Reg 42: i+0
Reg 43: i+0
Reg 44: xSize+0
Variables:
  name: hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [25 hmid+0 S8 A8])
  name: dt
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [24 dt+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:163 i ] [163])
      (reg:DI 42 r13 [orig:67 i ] [67])
      (reg:SI 43 r14 [orig:198 i ] [198])
      (reg:SI 3 bx [orig:193 i ] [193])
      (reg:SI 40 r11 [orig:188 i ] [188])
      (reg:SI 2 cx [orig:183 i ] [183])
      (reg:SI 5 di [orig:178 i ] [178])
      (reg:SI 37 r8 [orig:173 i ] [173])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [28 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 44 r15 [orig:88 xSize ] [88])
  name: y
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [29 y+0 S8 A8])
  name: ySize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [30 ySize+0 S4 A8])
  name: nBins
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [31 nBins+0 S4 A8])
  name: _hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [32 _hmid+0 S8 A8])
  name: _hx
    offset 0
      (mem/f/c/i:DI (reg/f:DI 16 argp) [23 _hx+0 S8 A64])
  name: _hy
    offset 0
      (mem/f/c/i:DI (plus:DI (reg/f:DI 16 argp)
        (const_int 8 [0x8])) [23 _hy+0 S8 A64])
  name: ymin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [27 ymin+0 S8 A8])
  name: tmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [26 tmin+0 S8 A8])

OUT:
Stack adjustment: 128
Reg 43: i+0
Reg 44: xSize+0
Variables:
  name: hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [25 hmid+0 S8 A8])
  name: dt
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [24 dt+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 43 r14 [orig:203 i ] [203])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [28 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 44 r15 [orig:88 xSize ] [88])
  name: y
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [29 y+0 S8 A8])
  name: ySize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [30 ySize+0 S4 A8])
  name: nBins
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [31 nBins+0 S4 A8])
  name: _hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [32 _hmid+0 S8 A8])
  name: _hx
    offset 0
      (mem/f/c/i:DI (reg/f:DI 16 argp) [23 _hx+0 S8 A64])
  name: _hy
    offset 0
      (mem/f/c/i:DI (plus:DI (reg/f:DI 16 argp)
        (const_int 8 [0x8])) [23 _hy+0 S8 A64])
  name: ymin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [27 ymin+0 S8 A8])
  name: tmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [26 tmin+0 S8 A8])


Basic block 19:
IN:
Stack adjustment: 128
Reg 43: i+0
Reg 44: xSize+0
Variables:
  name: hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [25 hmid+0 S8 A8])
  name: dt
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [24 dt+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 43 r14 [orig:203 i ] [203])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [28 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 44 r15 [orig:88 xSize ] [88])
  name: y
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [29 y+0 S8 A8])
  name: ySize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [30 ySize+0 S4 A8])
  name: nBins
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [31 nBins+0 S4 A8])
  name: _hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [32 _hmid+0 S8 A8])
  name: _hx
    offset 0
      (mem/f/c/i:DI (reg/f:DI 16 argp) [23 _hx+0 S8 A64])
  name: _hy
    offset 0
      (mem/f/c/i:DI (plus:DI (reg/f:DI 16 argp)
        (const_int 8 [0x8])) [23 _hy+0 S8 A64])
  name: ymin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [27 ymin+0 S8 A8])
  name: tmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [26 tmin+0 S8 A8])

OUT:
Stack adjustment: 128
Reg 43: i+0
Reg 44: xSize+0
Variables:
  name: hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [25 hmid+0 S8 A8])
  name: dt
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [24 dt+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 43 r14 [orig:203 i ] [203])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [28 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 44 r15 [orig:88 xSize ] [88])
  name: y
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [29 y+0 S8 A8])
  name: ySize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [30 ySize+0 S4 A8])
  name: nBins
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [31 nBins+0 S4 A8])
  name: _hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [32 _hmid+0 S8 A8])
  name: _hx
    offset 0
      (mem/f/c/i:DI (reg/f:DI 16 argp) [23 _hx+0 S8 A64])
  name: _hy
    offset 0
      (mem/f/c/i:DI (plus:DI (reg/f:DI 16 argp)
        (const_int 8 [0x8])) [23 _hy+0 S8 A64])
  name: ymin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [27 ymin+0 S8 A8])
  name: tmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [26 tmin+0 S8 A8])


Basic block 20:
IN:
Stack adjustment: 128
Reg 43: i+0
Reg 44: xSize+0
Variables:
  name: hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [25 hmid+0 S8 A8])
  name: dt
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [24 dt+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 43 r14 [orig:203 i ] [203])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [28 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 44 r15 [orig:88 xSize ] [88])
  name: y
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [29 y+0 S8 A8])
  name: ySize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [30 ySize+0 S4 A8])
  name: nBins
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [31 nBins+0 S4 A8])
  name: _hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [32 _hmid+0 S8 A8])
  name: _hx
    offset 0
      (mem/f/c/i:DI (reg/f:DI 16 argp) [23 _hx+0 S8 A64])
  name: _hy
    offset 0
      (mem/f/c/i:DI (plus:DI (reg/f:DI 16 argp)
        (const_int 8 [0x8])) [23 _hy+0 S8 A64])
  name: ymin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [27 ymin+0 S8 A8])
  name: tmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [26 tmin+0 S8 A8])

OUT:
Stack adjustment: 128
Reg 43: i+0
Reg 44: xSize+0
Variables:
  name: hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [25 hmid+0 S8 A8])
  name: dt
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [24 dt+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 43 r14 [orig:203 i ] [203])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [28 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 44 r15 [orig:88 xSize ] [88])
  name: y
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [29 y+0 S8 A8])
  name: ySize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [30 ySize+0 S4 A8])
  name: nBins
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [31 nBins+0 S4 A8])
  name: _hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [32 _hmid+0 S8 A8])
  name: _hx
    offset 0
      (mem/f/c/i:DI (reg/f:DI 16 argp) [23 _hx+0 S8 A64])
  name: _hy
    offset 0
      (mem/f/c/i:DI (plus:DI (reg/f:DI 16 argp)
        (const_int 8 [0x8])) [23 _hy+0 S8 A64])
  name: ymin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [27 ymin+0 S8 A8])
  name: tmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [26 tmin+0 S8 A8])


Basic block 21:
IN:
Stack adjustment: 128
Reg 43: i+0
Reg 44: xSize+0
Variables:
  name: hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [25 hmid+0 S8 A8])
  name: dt
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [24 dt+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 43 r14 [orig:203 i ] [203])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [28 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 44 r15 [orig:88 xSize ] [88])
  name: y
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [29 y+0 S8 A8])
  name: ySize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [30 ySize+0 S4 A8])
  name: nBins
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [31 nBins+0 S4 A8])
  name: _hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [32 _hmid+0 S8 A8])
  name: _hx
    offset 0
      (mem/f/c/i:DI (reg/f:DI 16 argp) [23 _hx+0 S8 A64])
  name: _hy
    offset 0
      (mem/f/c/i:DI (plus:DI (reg/f:DI 16 argp)
        (const_int 8 [0x8])) [23 _hy+0 S8 A64])
  name: ymin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [27 ymin+0 S8 A8])
  name: tmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [26 tmin+0 S8 A8])

OUT:
Stack adjustment: 128
Reg 43: i+0
Reg 44: xSize+0
Variables:
  name: hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [25 hmid+0 S8 A8])
  name: dt
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [24 dt+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 43 r14 [orig:203 i ] [203])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [28 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 44 r15 [orig:88 xSize ] [88])
  name: y
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [29 y+0 S8 A8])
  name: ySize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [30 ySize+0 S4 A8])
  name: nBins
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [31 nBins+0 S4 A8])
  name: _hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [32 _hmid+0 S8 A8])
  name: _hx
    offset 0
      (mem/f/c/i:DI (reg/f:DI 16 argp) [23 _hx+0 S8 A64])
  name: _hy
    offset 0
      (mem/f/c/i:DI (plus:DI (reg/f:DI 16 argp)
        (const_int 8 [0x8])) [23 _hy+0 S8 A64])
  name: ymin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [27 ymin+0 S8 A8])
  name: tmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [26 tmin+0 S8 A8])


Basic block 22:
IN:
Stack adjustment: 128
Reg 43: i+0
Reg 44: xSize+0
Variables:
  name: hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [25 hmid+0 S8 A8])
  name: dt
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [24 dt+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 43 r14 [orig:203 i ] [203])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [28 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 44 r15 [orig:88 xSize ] [88])
  name: y
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [29 y+0 S8 A8])
  name: ySize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [30 ySize+0 S4 A8])
  name: nBins
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [31 nBins+0 S4 A8])
  name: _hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [32 _hmid+0 S8 A8])
  name: _hx
    offset 0
      (mem/f/c/i:DI (reg/f:DI 16 argp) [23 _hx+0 S8 A64])
  name: _hy
    offset 0
      (mem/f/c/i:DI (plus:DI (reg/f:DI 16 argp)
        (const_int 8 [0x8])) [23 _hy+0 S8 A64])
  name: ymin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [27 ymin+0 S8 A8])
  name: tmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [26 tmin+0 S8 A8])

OUT:
Stack adjustment: 128
Reg 44: xSize+0
Variables:
  name: hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [25 hmid+0 S8 A8])
  name: dt
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [24 dt+0 S8 A8])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [28 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 44 r15 [orig:88 xSize ] [88])
  name: y
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [29 y+0 S8 A8])
  name: ySize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [30 ySize+0 S4 A8])
  name: nBins
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [31 nBins+0 S4 A8])
  name: _hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [32 _hmid+0 S8 A8])
  name: _hx
    offset 0
      (mem/f/c/i:DI (reg/f:DI 16 argp) [23 _hx+0 S8 A64])
  name: _hy
    offset 0
      (mem/f/c/i:DI (plus:DI (reg/f:DI 16 argp)
        (const_int 8 [0x8])) [23 _hy+0 S8 A64])
  name: ymin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [27 ymin+0 S8 A8])
  name: tmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [26 tmin+0 S8 A8])


Basic block 23:
IN:
Stack adjustment: 128
Reg 43: i+0
Reg 44: xSize+0
Variables:
  name: hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [25 hmid+0 S8 A8])
  name: dt
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [24 dt+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 43 r14 [orig:203 i ] [203])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [28 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 44 r15 [orig:88 xSize ] [88])
  name: y
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [29 y+0 S8 A8])
  name: ySize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [30 ySize+0 S4 A8])
  name: nBins
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [31 nBins+0 S4 A8])
  name: _hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [32 _hmid+0 S8 A8])
  name: _hx
    offset 0
      (mem/f/c/i:DI (reg/f:DI 16 argp) [23 _hx+0 S8 A64])
  name: _hy
    offset 0
      (mem/f/c/i:DI (plus:DI (reg/f:DI 16 argp)
        (const_int 8 [0x8])) [23 _hy+0 S8 A64])
  name: ymin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [27 ymin+0 S8 A8])
  name: tmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [26 tmin+0 S8 A8])

OUT:
Stack adjustment: 128
Reg 43: i+0
Reg 44: xSize+0
Variables:
  name: hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [25 hmid+0 S8 A8])
  name: dt
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [24 dt+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 43 r14 [orig:203 i ] [203])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [28 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 44 r15 [orig:88 xSize ] [88])
  name: y
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [29 y+0 S8 A8])
  name: ySize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [30 ySize+0 S4 A8])
  name: nBins
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [31 nBins+0 S4 A8])
  name: _hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [32 _hmid+0 S8 A8])
  name: _hx
    offset 0
      (mem/f/c/i:DI (reg/f:DI 16 argp) [23 _hx+0 S8 A64])
  name: _hy
    offset 0
      (mem/f/c/i:DI (plus:DI (reg/f:DI 16 argp)
        (const_int 8 [0x8])) [23 _hy+0 S8 A64])
  name: ymin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [27 ymin+0 S8 A8])
  name: tmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [26 tmin+0 S8 A8])


Basic block 24:
IN:
Stack adjustment: 128
Reg 43: i+0
Reg 44: xSize+0
Variables:
  name: hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [25 hmid+0 S8 A8])
  name: dt
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [24 dt+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 43 r14 [orig:203 i ] [203])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [28 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 44 r15 [orig:88 xSize ] [88])
  name: y
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [29 y+0 S8 A8])
  name: ySize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [30 ySize+0 S4 A8])
  name: nBins
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [31 nBins+0 S4 A8])
  name: _hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [32 _hmid+0 S8 A8])
  name: _hx
    offset 0
      (mem/f/c/i:DI (reg/f:DI 16 argp) [23 _hx+0 S8 A64])
  name: _hy
    offset 0
      (mem/f/c/i:DI (plus:DI (reg/f:DI 16 argp)
        (const_int 8 [0x8])) [23 _hy+0 S8 A64])
  name: ymin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [27 ymin+0 S8 A8])
  name: tmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [26 tmin+0 S8 A8])

OUT:
Stack adjustment: 128
Reg 43: i+0
Reg 44: xSize+0
Variables:
  name: hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [25 hmid+0 S8 A8])
  name: dt
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [24 dt+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 43 r14 [orig:203 i ] [203])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [28 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 44 r15 [orig:88 xSize ] [88])
  name: y
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [29 y+0 S8 A8])
  name: ySize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [30 ySize+0 S4 A8])
  name: nBins
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [31 nBins+0 S4 A8])
  name: _hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [32 _hmid+0 S8 A8])
  name: _hx
    offset 0
      (mem/f/c/i:DI (reg/f:DI 16 argp) [23 _hx+0 S8 A64])
  name: _hy
    offset 0
      (mem/f/c/i:DI (plus:DI (reg/f:DI 16 argp)
        (const_int 8 [0x8])) [23 _hy+0 S8 A64])
  name: ymin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [27 ymin+0 S8 A8])
  name: tmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [26 tmin+0 S8 A8])


Basic block 25:
IN:
Stack adjustment: 128
Reg 43: i+0
Reg 44: xSize+0
Variables:
  name: hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [25 hmid+0 S8 A8])
  name: dt
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [24 dt+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 43 r14 [orig:203 i ] [203])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [28 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 44 r15 [orig:88 xSize ] [88])
  name: y
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [29 y+0 S8 A8])
  name: ySize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [30 ySize+0 S4 A8])
  name: nBins
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [31 nBins+0 S4 A8])
  name: _hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [32 _hmid+0 S8 A8])
  name: _hx
    offset 0
      (mem/f/c/i:DI (reg/f:DI 16 argp) [23 _hx+0 S8 A64])
  name: _hy
    offset 0
      (mem/f/c/i:DI (plus:DI (reg/f:DI 16 argp)
        (const_int 8 [0x8])) [23 _hy+0 S8 A64])
  name: ymin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [27 ymin+0 S8 A8])
  name: tmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [26 tmin+0 S8 A8])

OUT:
Stack adjustment: 128
Reg 43: i+0
Reg 44: xSize+0
Variables:
  name: hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [25 hmid+0 S8 A8])
  name: dt
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [24 dt+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 43 r14 [orig:203 i ] [203])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [28 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 44 r15 [orig:88 xSize ] [88])
  name: y
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [29 y+0 S8 A8])
  name: ySize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [30 ySize+0 S4 A8])
  name: nBins
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [31 nBins+0 S4 A8])
  name: _hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [32 _hmid+0 S8 A8])
  name: _hx
    offset 0
      (mem/f/c/i:DI (reg/f:DI 16 argp) [23 _hx+0 S8 A64])
  name: _hy
    offset 0
      (mem/f/c/i:DI (plus:DI (reg/f:DI 16 argp)
        (const_int 8 [0x8])) [23 _hy+0 S8 A64])
  name: ymin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [27 ymin+0 S8 A8])
  name: tmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [26 tmin+0 S8 A8])


Basic block 26:
IN:
Stack adjustment: 128
Reg 2: i+0
Reg 3: i+0
Reg 4: i+0
Reg 5: i+0
Reg 37: i+0
Reg 40: i+0
Reg 42: i+0
Reg 43: i+0 i+0
Reg 44: xSize+0
Variables:
  name: hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [25 hmid+0 S8 A8])
  name: dt
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [24 dt+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:163 i ] [163])
      (reg:DI 42 r13 [orig:67 i ] [67])
      (reg:SI 43 r14 [orig:198 i ] [198])
      (reg:SI 3 bx [orig:193 i ] [193])
      (reg:SI 40 r11 [orig:188 i ] [188])
      (reg:SI 2 cx [orig:183 i ] [183])
      (reg:SI 5 di [orig:178 i ] [178])
      (reg:SI 37 r8 [orig:173 i ] [173])
  name: i
    offset 0
      (reg/v:SI 43 r14 [orig:203 i ] [203])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [28 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 44 r15 [orig:88 xSize ] [88])
  name: y
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [29 y+0 S8 A8])
  name: ySize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [30 ySize+0 S4 A8])
  name: nBins
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [31 nBins+0 S4 A8])
  name: _hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [32 _hmid+0 S8 A8])
  name: _hx
    offset 0
      (mem/f/c/i:DI (reg/f:DI 16 argp) [23 _hx+0 S8 A64])
  name: _hy
    offset 0
      (mem/f/c/i:DI (plus:DI (reg/f:DI 16 argp)
        (const_int 8 [0x8])) [23 _hy+0 S8 A64])
  name: ymin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [27 ymin+0 S8 A8])
  name: tmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [26 tmin+0 S8 A8])

OUT:
Stack adjustment: 128
Reg 2: i+0
Reg 3: i+0
Reg 4: i+0
Reg 5: i+0
Reg 37: i+0
Reg 40: i+0
Reg 42: i+0
Reg 43: i+0 i+0
Reg 44: xSize+0
Variables:
  name: hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [25 hmid+0 S8 A8])
  name: dt
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [24 dt+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:163 i ] [163])
      (reg:DI 42 r13 [orig:67 i ] [67])
      (reg:SI 43 r14 [orig:198 i ] [198])
      (reg:SI 3 bx [orig:193 i ] [193])
      (reg:SI 40 r11 [orig:188 i ] [188])
      (reg:SI 2 cx [orig:183 i ] [183])
      (reg:SI 5 di [orig:178 i ] [178])
      (reg:SI 37 r8 [orig:173 i ] [173])
  name: i
    offset 0
      (reg/v:SI 43 r14 [orig:203 i ] [203])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [28 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 44 r15 [orig:88 xSize ] [88])
  name: y
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [29 y+0 S8 A8])
  name: ySize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [30 ySize+0 S4 A8])
  name: nBins
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [31 nBins+0 S4 A8])
  name: _hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [32 _hmid+0 S8 A8])
  name: _hx
    offset 0
      (mem/f/c/i:DI (reg/f:DI 16 argp) [23 _hx+0 S8 A64])
  name: _hy
    offset 0
      (mem/f/c/i:DI (plus:DI (reg/f:DI 16 argp)
        (const_int 8 [0x8])) [23 _hy+0 S8 A64])
  name: ymin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [27 ymin+0 S8 A8])
  name: tmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [26 tmin+0 S8 A8])


Basic block 27:
IN:
Stack adjustment: 128
Reg 2: i+0
Reg 3: i+0
Reg 4: i+0
Reg 5: i+0
Reg 37: i+0
Reg 40: i+0
Reg 42: i+0
Reg 43: i+0 i+0
Reg 44: xSize+0
Variables:
  name: hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [25 hmid+0 S8 A8])
  name: dt
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [24 dt+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:163 i ] [163])
      (reg:DI 42 r13 [orig:67 i ] [67])
      (reg:SI 43 r14 [orig:198 i ] [198])
      (reg:SI 3 bx [orig:193 i ] [193])
      (reg:SI 40 r11 [orig:188 i ] [188])
      (reg:SI 2 cx [orig:183 i ] [183])
      (reg:SI 5 di [orig:178 i ] [178])
      (reg:SI 37 r8 [orig:173 i ] [173])
  name: i
    offset 0
      (reg/v:SI 43 r14 [orig:203 i ] [203])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [28 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 44 r15 [orig:88 xSize ] [88])
  name: y
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [29 y+0 S8 A8])
  name: ySize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [30 ySize+0 S4 A8])
  name: nBins
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [31 nBins+0 S4 A8])
  name: _hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [32 _hmid+0 S8 A8])
  name: _hx
    offset 0
      (mem/f/c/i:DI (reg/f:DI 16 argp) [23 _hx+0 S8 A64])
  name: _hy
    offset 0
      (mem/f/c/i:DI (plus:DI (reg/f:DI 16 argp)
        (const_int 8 [0x8])) [23 _hy+0 S8 A64])
  name: ymin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [27 ymin+0 S8 A8])
  name: tmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [26 tmin+0 S8 A8])

OUT:
Stack adjustment: 128
Reg 43: i+0
Reg 44: xSize+0
Variables:
  name: hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [25 hmid+0 S8 A8])
  name: dt
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [24 dt+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 43 r14 [orig:252 i ] [252])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [28 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 44 r15 [orig:88 xSize ] [88])
  name: y
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [29 y+0 S8 A8])
  name: ySize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [30 ySize+0 S4 A8])
  name: nBins
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [31 nBins+0 S4 A8])
  name: _hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [32 _hmid+0 S8 A8])
  name: _hx
    offset 0
      (mem/f/c/i:DI (reg/f:DI 16 argp) [23 _hx+0 S8 A64])
  name: _hy
    offset 0
      (mem/f/c/i:DI (plus:DI (reg/f:DI 16 argp)
        (const_int 8 [0x8])) [23 _hy+0 S8 A64])
  name: ymin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [27 ymin+0 S8 A8])
  name: tmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [26 tmin+0 S8 A8])


Basic block 28:
IN:
Stack adjustment: 128
Reg 43: i+0
Reg 44: xSize+0
Variables:
  name: hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [25 hmid+0 S8 A8])
  name: dt
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [24 dt+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 43 r14 [orig:252 i ] [252])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [28 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 44 r15 [orig:88 xSize ] [88])
  name: y
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [29 y+0 S8 A8])
  name: ySize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [30 ySize+0 S4 A8])
  name: nBins
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [31 nBins+0 S4 A8])
  name: _hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [32 _hmid+0 S8 A8])
  name: _hx
    offset 0
      (mem/f/c/i:DI (reg/f:DI 16 argp) [23 _hx+0 S8 A64])
  name: _hy
    offset 0
      (mem/f/c/i:DI (plus:DI (reg/f:DI 16 argp)
        (const_int 8 [0x8])) [23 _hy+0 S8 A64])
  name: ymin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [27 ymin+0 S8 A8])
  name: tmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [26 tmin+0 S8 A8])

OUT:
Stack adjustment: 128
Reg 43: i+0
Reg 44: xSize+0
Variables:
  name: hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [25 hmid+0 S8 A8])
  name: dt
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [24 dt+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 43 r14 [orig:252 i ] [252])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [28 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 44 r15 [orig:88 xSize ] [88])
  name: y
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [29 y+0 S8 A8])
  name: ySize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [30 ySize+0 S4 A8])
  name: nBins
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [31 nBins+0 S4 A8])
  name: _hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [32 _hmid+0 S8 A8])
  name: _hx
    offset 0
      (mem/f/c/i:DI (reg/f:DI 16 argp) [23 _hx+0 S8 A64])
  name: _hy
    offset 0
      (mem/f/c/i:DI (plus:DI (reg/f:DI 16 argp)
        (const_int 8 [0x8])) [23 _hy+0 S8 A64])
  name: ymin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [27 ymin+0 S8 A8])
  name: tmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [26 tmin+0 S8 A8])


Basic block 29:
IN:
Stack adjustment: 128
Reg 43: i+0
Reg 44: xSize+0
Variables:
  name: hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [25 hmid+0 S8 A8])
  name: dt
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [24 dt+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 43 r14 [orig:252 i ] [252])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [28 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 44 r15 [orig:88 xSize ] [88])
  name: y
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [29 y+0 S8 A8])
  name: ySize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [30 ySize+0 S4 A8])
  name: nBins
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [31 nBins+0 S4 A8])
  name: _hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [32 _hmid+0 S8 A8])
  name: _hx
    offset 0
      (mem/f/c/i:DI (reg/f:DI 16 argp) [23 _hx+0 S8 A64])
  name: _hy
    offset 0
      (mem/f/c/i:DI (plus:DI (reg/f:DI 16 argp)
        (const_int 8 [0x8])) [23 _hy+0 S8 A64])
  name: ymin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [27 ymin+0 S8 A8])
  name: tmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [26 tmin+0 S8 A8])

OUT:
Stack adjustment: 128
Reg 43: i+0
Reg 44: xSize+0
Variables:
  name: hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [25 hmid+0 S8 A8])
  name: dt
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [24 dt+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 43 r14 [orig:252 i ] [252])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [28 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 44 r15 [orig:88 xSize ] [88])
  name: y
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [29 y+0 S8 A8])
  name: ySize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [30 ySize+0 S4 A8])
  name: nBins
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [31 nBins+0 S4 A8])
  name: _hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [32 _hmid+0 S8 A8])
  name: _hx
    offset 0
      (mem/f/c/i:DI (reg/f:DI 16 argp) [23 _hx+0 S8 A64])
  name: _hy
    offset 0
      (mem/f/c/i:DI (plus:DI (reg/f:DI 16 argp)
        (const_int 8 [0x8])) [23 _hy+0 S8 A64])
  name: ymin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [27 ymin+0 S8 A8])
  name: tmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [26 tmin+0 S8 A8])


Basic block 30:
IN:
Stack adjustment: 128
Reg 43: i+0
Reg 44: xSize+0
Variables:
  name: hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [25 hmid+0 S8 A8])
  name: dt
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [24 dt+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 43 r14 [orig:252 i ] [252])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [28 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 44 r15 [orig:88 xSize ] [88])
  name: y
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [29 y+0 S8 A8])
  name: ySize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [30 ySize+0 S4 A8])
  name: nBins
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [31 nBins+0 S4 A8])
  name: _hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [32 _hmid+0 S8 A8])
  name: _hx
    offset 0
      (mem/f/c/i:DI (reg/f:DI 16 argp) [23 _hx+0 S8 A64])
  name: _hy
    offset 0
      (mem/f/c/i:DI (plus:DI (reg/f:DI 16 argp)
        (const_int 8 [0x8])) [23 _hy+0 S8 A64])
  name: ymin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [27 ymin+0 S8 A8])
  name: tmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [26 tmin+0 S8 A8])

OUT:
Stack adjustment: 128
Reg 43: i+0
Reg 44: xSize+0
Variables:
  name: hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [25 hmid+0 S8 A8])
  name: dt
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [24 dt+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 43 r14 [orig:252 i ] [252])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [28 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 44 r15 [orig:88 xSize ] [88])
  name: y
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [29 y+0 S8 A8])
  name: ySize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [30 ySize+0 S4 A8])
  name: nBins
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [31 nBins+0 S4 A8])
  name: _hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [32 _hmid+0 S8 A8])
  name: _hx
    offset 0
      (mem/f/c/i:DI (reg/f:DI 16 argp) [23 _hx+0 S8 A64])
  name: _hy
    offset 0
      (mem/f/c/i:DI (plus:DI (reg/f:DI 16 argp)
        (const_int 8 [0x8])) [23 _hy+0 S8 A64])
  name: ymin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [27 ymin+0 S8 A8])
  name: tmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [26 tmin+0 S8 A8])


Basic block 31:
IN:
Stack adjustment: 128
Reg 43: i+0
Reg 44: xSize+0
Variables:
  name: hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [25 hmid+0 S8 A8])
  name: dt
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [24 dt+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 43 r14 [orig:252 i ] [252])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [28 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 44 r15 [orig:88 xSize ] [88])
  name: y
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [29 y+0 S8 A8])
  name: ySize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [30 ySize+0 S4 A8])
  name: nBins
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [31 nBins+0 S4 A8])
  name: _hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [32 _hmid+0 S8 A8])
  name: _hx
    offset 0
      (mem/f/c/i:DI (reg/f:DI 16 argp) [23 _hx+0 S8 A64])
  name: _hy
    offset 0
      (mem/f/c/i:DI (plus:DI (reg/f:DI 16 argp)
        (const_int 8 [0x8])) [23 _hy+0 S8 A64])
  name: ymin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [27 ymin+0 S8 A8])
  name: tmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [26 tmin+0 S8 A8])

OUT:
Stack adjustment: 128
Reg 44: xSize+0
Variables:
  name: hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [25 hmid+0 S8 A8])
  name: dt
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [24 dt+0 S8 A8])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [28 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 44 r15 [orig:88 xSize ] [88])
  name: y
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [29 y+0 S8 A8])
  name: ySize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [30 ySize+0 S4 A8])
  name: nBins
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [31 nBins+0 S4 A8])
  name: _hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [32 _hmid+0 S8 A8])
  name: _hx
    offset 0
      (mem/f/c/i:DI (reg/f:DI 16 argp) [23 _hx+0 S8 A64])
  name: _hy
    offset 0
      (mem/f/c/i:DI (plus:DI (reg/f:DI 16 argp)
        (const_int 8 [0x8])) [23 _hy+0 S8 A64])
  name: ymin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [27 ymin+0 S8 A8])
  name: tmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [26 tmin+0 S8 A8])


Basic block 32:
IN:
Stack adjustment: 128
Reg 43: i+0
Reg 44: xSize+0
Variables:
  name: hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [25 hmid+0 S8 A8])
  name: dt
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [24 dt+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 43 r14 [orig:252 i ] [252])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [28 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 44 r15 [orig:88 xSize ] [88])
  name: y
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [29 y+0 S8 A8])
  name: ySize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [30 ySize+0 S4 A8])
  name: nBins
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [31 nBins+0 S4 A8])
  name: _hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [32 _hmid+0 S8 A8])
  name: _hx
    offset 0
      (mem/f/c/i:DI (reg/f:DI 16 argp) [23 _hx+0 S8 A64])
  name: _hy
    offset 0
      (mem/f/c/i:DI (plus:DI (reg/f:DI 16 argp)
        (const_int 8 [0x8])) [23 _hy+0 S8 A64])
  name: ymin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [27 ymin+0 S8 A8])
  name: tmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [26 tmin+0 S8 A8])

OUT:
Stack adjustment: 128
Reg 43: i+0
Reg 44: xSize+0
Variables:
  name: hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [25 hmid+0 S8 A8])
  name: dt
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [24 dt+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 43 r14 [orig:252 i ] [252])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [28 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 44 r15 [orig:88 xSize ] [88])
  name: y
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [29 y+0 S8 A8])
  name: ySize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [30 ySize+0 S4 A8])
  name: nBins
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [31 nBins+0 S4 A8])
  name: _hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [32 _hmid+0 S8 A8])
  name: _hx
    offset 0
      (mem/f/c/i:DI (reg/f:DI 16 argp) [23 _hx+0 S8 A64])
  name: _hy
    offset 0
      (mem/f/c/i:DI (plus:DI (reg/f:DI 16 argp)
        (const_int 8 [0x8])) [23 _hy+0 S8 A64])
  name: ymin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [27 ymin+0 S8 A8])
  name: tmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [26 tmin+0 S8 A8])


Basic block 33:
IN:
Stack adjustment: 128
Reg 43: i+0
Reg 44: xSize+0
Variables:
  name: hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [25 hmid+0 S8 A8])
  name: dt
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [24 dt+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 43 r14 [orig:252 i ] [252])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [28 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 44 r15 [orig:88 xSize ] [88])
  name: y
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [29 y+0 S8 A8])
  name: ySize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [30 ySize+0 S4 A8])
  name: nBins
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [31 nBins+0 S4 A8])
  name: _hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [32 _hmid+0 S8 A8])
  name: _hx
    offset 0
      (mem/f/c/i:DI (reg/f:DI 16 argp) [23 _hx+0 S8 A64])
  name: _hy
    offset 0
      (mem/f/c/i:DI (plus:DI (reg/f:DI 16 argp)
        (const_int 8 [0x8])) [23 _hy+0 S8 A64])
  name: ymin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [27 ymin+0 S8 A8])
  name: tmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [26 tmin+0 S8 A8])

OUT:
Stack adjustment: 128
Reg 43: i+0
Reg 44: xSize+0
Variables:
  name: hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [25 hmid+0 S8 A8])
  name: dt
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [24 dt+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 43 r14 [orig:252 i ] [252])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [28 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 44 r15 [orig:88 xSize ] [88])
  name: y
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [29 y+0 S8 A8])
  name: ySize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [30 ySize+0 S4 A8])
  name: nBins
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [31 nBins+0 S4 A8])
  name: _hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [32 _hmid+0 S8 A8])
  name: _hx
    offset 0
      (mem/f/c/i:DI (reg/f:DI 16 argp) [23 _hx+0 S8 A64])
  name: _hy
    offset 0
      (mem/f/c/i:DI (plus:DI (reg/f:DI 16 argp)
        (const_int 8 [0x8])) [23 _hy+0 S8 A64])
  name: ymin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [27 ymin+0 S8 A8])
  name: tmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [26 tmin+0 S8 A8])


Basic block 34:
IN:
Stack adjustment: 128
Reg 43: i+0
Reg 44: xSize+0
Variables:
  name: hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [25 hmid+0 S8 A8])
  name: dt
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [24 dt+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 43 r14 [orig:252 i ] [252])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [28 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 44 r15 [orig:88 xSize ] [88])
  name: y
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [29 y+0 S8 A8])
  name: ySize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [30 ySize+0 S4 A8])
  name: nBins
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [31 nBins+0 S4 A8])
  name: _hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [32 _hmid+0 S8 A8])
  name: _hx
    offset 0
      (mem/f/c/i:DI (reg/f:DI 16 argp) [23 _hx+0 S8 A64])
  name: _hy
    offset 0
      (mem/f/c/i:DI (plus:DI (reg/f:DI 16 argp)
        (const_int 8 [0x8])) [23 _hy+0 S8 A64])
  name: ymin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [27 ymin+0 S8 A8])
  name: tmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [26 tmin+0 S8 A8])

OUT:
Stack adjustment: 128
Reg 43: i+0
Reg 44: xSize+0
Variables:
  name: hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [25 hmid+0 S8 A8])
  name: dt
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [24 dt+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 43 r14 [orig:252 i ] [252])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [28 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 44 r15 [orig:88 xSize ] [88])
  name: y
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [29 y+0 S8 A8])
  name: ySize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [30 ySize+0 S4 A8])
  name: nBins
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [31 nBins+0 S4 A8])
  name: _hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [32 _hmid+0 S8 A8])
  name: _hx
    offset 0
      (mem/f/c/i:DI (reg/f:DI 16 argp) [23 _hx+0 S8 A64])
  name: _hy
    offset 0
      (mem/f/c/i:DI (plus:DI (reg/f:DI 16 argp)
        (const_int 8 [0x8])) [23 _hy+0 S8 A64])
  name: ymin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [27 ymin+0 S8 A8])
  name: tmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [26 tmin+0 S8 A8])


Basic block 35:
IN:
Stack adjustment: 128
Reg 2: i+0
Reg 3: i+0
Reg 4: i+0
Reg 5: i+0
Reg 37: i+0
Reg 40: i+0
Reg 42: i+0
Reg 43: i+0 i+0 i+0
Reg 44: xSize+0
Variables:
  name: hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [25 hmid+0 S8 A8])
  name: dt
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [24 dt+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:163 i ] [163])
      (reg:DI 42 r13 [orig:67 i ] [67])
      (reg:SI 43 r14 [orig:198 i ] [198])
      (reg:SI 3 bx [orig:193 i ] [193])
      (reg:SI 40 r11 [orig:188 i ] [188])
      (reg:SI 2 cx [orig:183 i ] [183])
      (reg:SI 5 di [orig:178 i ] [178])
      (reg:SI 37 r8 [orig:173 i ] [173])
  name: i
    offset 0
      (reg/v:SI 43 r14 [orig:203 i ] [203])
  name: i
    offset 0
      (reg/v:SI 43 r14 [orig:252 i ] [252])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [28 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 44 r15 [orig:88 xSize ] [88])
  name: y
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [29 y+0 S8 A8])
  name: ySize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [30 ySize+0 S4 A8])
  name: nBins
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [31 nBins+0 S4 A8])
  name: _hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [32 _hmid+0 S8 A8])
  name: _hx
    offset 0
      (mem/f/c/i:DI (reg/f:DI 16 argp) [23 _hx+0 S8 A64])
  name: _hy
    offset 0
      (mem/f/c/i:DI (plus:DI (reg/f:DI 16 argp)
        (const_int 8 [0x8])) [23 _hy+0 S8 A64])
  name: ymin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [27 ymin+0 S8 A8])
  name: tmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [26 tmin+0 S8 A8])

OUT:
Stack adjustment: 128
Reg 2: i+0
Reg 3: i+0
Reg 4: i+0
Reg 5: i+0
Reg 22: fy+0
Reg 23: fx+0
Reg 37: i+0
Reg 42: i+0
Reg 43: i+0 i+0 i+0
Reg 44: xSize+0
Variables:
  name: hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [25 hmid+0 S8 A8])
  name: dt
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [24 dt+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:163 i ] [163])
      (reg:DI 42 r13 [orig:67 i ] [67])
      (reg:SI 43 r14 [orig:198 i ] [198])
      (reg:SI 3 bx [orig:193 i ] [193])
      (reg:SI 2 cx [orig:183 i ] [183])
      (reg:SI 5 di [orig:178 i ] [178])
      (reg:SI 37 r8 [orig:173 i ] [173])
  name: i
    offset 0
      (reg/v:SI 43 r14 [orig:203 i ] [203])
  name: i
    offset 0
      (reg/v:SI 43 r14 [orig:252 i ] [252])
  name: fx
    offset 0
      (reg/v:DF 23 xmm2 [orig:69 fx ] [69])
  name: fy
    offset 0
      (reg/v:DF 22 xmm1 [orig:68 fy ] [68])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [28 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 44 r15 [orig:88 xSize ] [88])
  name: y
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [29 y+0 S8 A8])
  name: ySize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [30 ySize+0 S4 A8])
  name: nBins
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [31 nBins+0 S4 A8])
  name: _hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [32 _hmid+0 S8 A8])
  name: _hx
    offset 0
      (mem/f/c/i:DI (reg/f:DI 16 argp) [23 _hx+0 S8 A64])
  name: _hy
    offset 0
      (mem/f/c/i:DI (plus:DI (reg/f:DI 16 argp)
        (const_int 8 [0x8])) [23 _hy+0 S8 A64])
  name: ymin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [27 ymin+0 S8 A8])
  name: tmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [26 tmin+0 S8 A8])


Basic block 36:
IN:
Stack adjustment: 128
Reg 2: i+0
Reg 3: i+0
Reg 4: i+0
Reg 5: i+0
Reg 22: fy+0
Reg 23: fx+0
Reg 37: i+0
Reg 42: i+0
Reg 43: i+0 i+0 i+0
Reg 44: xSize+0
Variables:
  name: hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [25 hmid+0 S8 A8])
  name: dt
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [24 dt+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:163 i ] [163])
      (reg:DI 42 r13 [orig:67 i ] [67])
      (reg:SI 43 r14 [orig:198 i ] [198])
      (reg:SI 3 bx [orig:193 i ] [193])
      (reg:SI 2 cx [orig:183 i ] [183])
      (reg:SI 5 di [orig:178 i ] [178])
      (reg:SI 37 r8 [orig:173 i ] [173])
  name: i
    offset 0
      (reg/v:SI 43 r14 [orig:203 i ] [203])
  name: i
    offset 0
      (reg/v:SI 43 r14 [orig:252 i ] [252])
  name: fx
    offset 0
      (reg/v:DF 23 xmm2 [orig:69 fx ] [69])
  name: fy
    offset 0
      (reg/v:DF 22 xmm1 [orig:68 fy ] [68])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [28 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 44 r15 [orig:88 xSize ] [88])
  name: y
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [29 y+0 S8 A8])
  name: ySize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [30 ySize+0 S4 A8])
  name: nBins
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [31 nBins+0 S4 A8])
  name: _hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [32 _hmid+0 S8 A8])
  name: _hx
    offset 0
      (mem/f/c/i:DI (reg/f:DI 16 argp) [23 _hx+0 S8 A64])
  name: _hy
    offset 0
      (mem/f/c/i:DI (plus:DI (reg/f:DI 16 argp)
        (const_int 8 [0x8])) [23 _hy+0 S8 A64])
  name: ymin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [27 ymin+0 S8 A8])
  name: tmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [26 tmin+0 S8 A8])

OUT:
Stack adjustment: 128
Reg 2: i+0
Reg 3: i+0
Reg 4: i+0
Reg 5: i+0
Reg 22: fy+0
Reg 23: fx+0
Reg 37: i+0
Reg 42: i+0
Reg 43: i+0 i+0 i+0
Reg 44: xSize+0
Variables:
  name: hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [25 hmid+0 S8 A8])
  name: dt
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [24 dt+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:163 i ] [163])
      (reg:DI 42 r13 [orig:67 i ] [67])
      (reg:SI 43 r14 [orig:198 i ] [198])
      (reg:SI 3 bx [orig:193 i ] [193])
      (reg:SI 5 di [orig:178 i ] [178])
      (reg:SI 37 r8 [orig:173 i ] [173])
  name: i
    offset 0
      (reg/v:SI 43 r14 [orig:203 i ] [203])
  name: i
    offset 0
      (reg/v:SI 43 r14 [orig:252 i ] [252])
  name: fx
    offset 0
      (reg/v:DF 23 xmm2 [orig:69 fx ] [69])
  name: fy
    offset 0
      (reg/v:DF 22 xmm1 [orig:68 fy ] [68])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:300 i ] [300])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [28 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 44 r15 [orig:88 xSize ] [88])
  name: y
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [29 y+0 S8 A8])
  name: ySize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [30 ySize+0 S4 A8])
  name: nBins
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [31 nBins+0 S4 A8])
  name: _hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [32 _hmid+0 S8 A8])
  name: _hx
    offset 0
      (mem/f/c/i:DI (reg/f:DI 16 argp) [23 _hx+0 S8 A64])
  name: _hy
    offset 0
      (mem/f/c/i:DI (plus:DI (reg/f:DI 16 argp)
        (const_int 8 [0x8])) [23 _hy+0 S8 A64])
  name: ymin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [27 ymin+0 S8 A8])
  name: tmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [26 tmin+0 S8 A8])


Basic block 37:
IN:
Stack adjustment: 128
Reg 2: i+0
Reg 3: i+0
Reg 4: i+0
Reg 5: i+0
Reg 22: fy+0
Reg 23: fx+0
Reg 37: i+0
Reg 42: i+0
Reg 43: i+0 i+0 i+0
Reg 44: xSize+0
Variables:
  name: hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [25 hmid+0 S8 A8])
  name: dt
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [24 dt+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:163 i ] [163])
      (reg:DI 42 r13 [orig:67 i ] [67])
      (reg:SI 43 r14 [orig:198 i ] [198])
      (reg:SI 3 bx [orig:193 i ] [193])
      (reg:SI 5 di [orig:178 i ] [178])
      (reg:SI 37 r8 [orig:173 i ] [173])
  name: i
    offset 0
      (reg/v:SI 43 r14 [orig:203 i ] [203])
  name: i
    offset 0
      (reg/v:SI 43 r14 [orig:252 i ] [252])
  name: fx
    offset 0
      (reg/v:DF 23 xmm2 [orig:69 fx ] [69])
  name: fy
    offset 0
      (reg/v:DF 22 xmm1 [orig:68 fy ] [68])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:300 i ] [300])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [28 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 44 r15 [orig:88 xSize ] [88])
  name: y
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [29 y+0 S8 A8])
  name: ySize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [30 ySize+0 S4 A8])
  name: nBins
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [31 nBins+0 S4 A8])
  name: _hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [32 _hmid+0 S8 A8])
  name: _hx
    offset 0
      (mem/f/c/i:DI (reg/f:DI 16 argp) [23 _hx+0 S8 A64])
  name: _hy
    offset 0
      (mem/f/c/i:DI (plus:DI (reg/f:DI 16 argp)
        (const_int 8 [0x8])) [23 _hy+0 S8 A64])
  name: ymin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [27 ymin+0 S8 A8])
  name: tmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [26 tmin+0 S8 A8])

OUT:
Stack adjustment: 128
Reg 2: i+0
Reg 3: i+0
Reg 4: i+0
Reg 5: i+0
Reg 22: fy+0
Reg 23: fx+0
Reg 37: i+0
Reg 42: i+0
Reg 43: i+0 i+0 i+0
Reg 44: xSize+0
Variables:
  name: hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [25 hmid+0 S8 A8])
  name: dt
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [24 dt+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:163 i ] [163])
      (reg:DI 42 r13 [orig:67 i ] [67])
      (reg:SI 43 r14 [orig:198 i ] [198])
      (reg:SI 3 bx [orig:193 i ] [193])
      (reg:SI 5 di [orig:178 i ] [178])
      (reg:SI 37 r8 [orig:173 i ] [173])
  name: i
    offset 0
      (reg/v:SI 43 r14 [orig:203 i ] [203])
  name: i
    offset 0
      (reg/v:SI 43 r14 [orig:252 i ] [252])
  name: fx
    offset 0
      (reg/v:DF 23 xmm2 [orig:69 fx ] [69])
  name: fy
    offset 0
      (reg/v:DF 22 xmm1 [orig:68 fy ] [68])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:300 i ] [300])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [28 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 44 r15 [orig:88 xSize ] [88])
  name: y
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [29 y+0 S8 A8])
  name: ySize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [30 ySize+0 S4 A8])
  name: nBins
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [31 nBins+0 S4 A8])
  name: _hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [32 _hmid+0 S8 A8])
  name: _hx
    offset 0
      (mem/f/c/i:DI (reg/f:DI 16 argp) [23 _hx+0 S8 A64])
  name: _hy
    offset 0
      (mem/f/c/i:DI (plus:DI (reg/f:DI 16 argp)
        (const_int 8 [0x8])) [23 _hy+0 S8 A64])
  name: ymin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [27 ymin+0 S8 A8])
  name: tmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [26 tmin+0 S8 A8])


Basic block 38:
IN:
Stack adjustment: 128
Reg 2: i+0
Reg 3: i+0
Reg 4: i+0
Reg 5: i+0
Reg 22: fy+0
Reg 23: fx+0
Reg 37: i+0
Reg 42: i+0
Reg 43: i+0 i+0 i+0
Reg 44: xSize+0
Variables:
  name: hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [25 hmid+0 S8 A8])
  name: dt
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [24 dt+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:163 i ] [163])
      (reg:DI 42 r13 [orig:67 i ] [67])
      (reg:SI 43 r14 [orig:198 i ] [198])
      (reg:SI 3 bx [orig:193 i ] [193])
      (reg:SI 5 di [orig:178 i ] [178])
      (reg:SI 37 r8 [orig:173 i ] [173])
  name: i
    offset 0
      (reg/v:SI 43 r14 [orig:203 i ] [203])
  name: i
    offset 0
      (reg/v:SI 43 r14 [orig:252 i ] [252])
  name: fx
    offset 0
      (reg/v:DF 23 xmm2 [orig:69 fx ] [69])
  name: fy
    offset 0
      (reg/v:DF 22 xmm1 [orig:68 fy ] [68])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:300 i ] [300])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [28 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 44 r15 [orig:88 xSize ] [88])
  name: y
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [29 y+0 S8 A8])
  name: ySize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [30 ySize+0 S4 A8])
  name: nBins
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [31 nBins+0 S4 A8])
  name: _hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [32 _hmid+0 S8 A8])
  name: _hx
    offset 0
      (mem/f/c/i:DI (reg/f:DI 16 argp) [23 _hx+0 S8 A64])
  name: _hy
    offset 0
      (mem/f/c/i:DI (plus:DI (reg/f:DI 16 argp)
        (const_int 8 [0x8])) [23 _hy+0 S8 A64])
  name: ymin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [27 ymin+0 S8 A8])
  name: tmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [26 tmin+0 S8 A8])

OUT:
Stack adjustment: 128
Reg 2: i+0
Reg 3: i+0
Reg 4: i+0
Reg 5: i+0
Reg 22: fy+0
Reg 23: fx+0
Reg 37: i+0
Reg 42: i+0
Reg 43: i+0 i+0 i+0
Reg 44: xSize+0
Variables:
  name: hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [25 hmid+0 S8 A8])
  name: dt
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [24 dt+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:163 i ] [163])
      (reg:DI 42 r13 [orig:67 i ] [67])
      (reg:SI 43 r14 [orig:198 i ] [198])
      (reg:SI 3 bx [orig:193 i ] [193])
      (reg:SI 5 di [orig:178 i ] [178])
      (reg:SI 37 r8 [orig:173 i ] [173])
  name: i
    offset 0
      (reg/v:SI 43 r14 [orig:203 i ] [203])
  name: i
    offset 0
      (reg/v:SI 43 r14 [orig:252 i ] [252])
  name: fx
    offset 0
      (reg/v:DF 23 xmm2 [orig:69 fx ] [69])
  name: fy
    offset 0
      (reg/v:DF 22 xmm1 [orig:68 fy ] [68])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:300 i ] [300])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [28 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 44 r15 [orig:88 xSize ] [88])
  name: y
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [29 y+0 S8 A8])
  name: ySize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [30 ySize+0 S4 A8])
  name: nBins
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [31 nBins+0 S4 A8])
  name: _hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [32 _hmid+0 S8 A8])
  name: _hx
    offset 0
      (mem/f/c/i:DI (reg/f:DI 16 argp) [23 _hx+0 S8 A64])
  name: _hy
    offset 0
      (mem/f/c/i:DI (plus:DI (reg/f:DI 16 argp)
        (const_int 8 [0x8])) [23 _hy+0 S8 A64])
  name: ymin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [27 ymin+0 S8 A8])
  name: tmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [26 tmin+0 S8 A8])


Basic block 39:
IN:
Stack adjustment: 128
Reg 2: i+0
Reg 3: i+0
Reg 4: i+0
Reg 5: i+0
Reg 22: fy+0
Reg 23: fx+0
Reg 37: i+0
Reg 42: i+0
Reg 43: i+0 i+0 i+0
Reg 44: xSize+0
Variables:
  name: hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [25 hmid+0 S8 A8])
  name: dt
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [24 dt+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:163 i ] [163])
      (reg:DI 42 r13 [orig:67 i ] [67])
      (reg:SI 43 r14 [orig:198 i ] [198])
      (reg:SI 3 bx [orig:193 i ] [193])
      (reg:SI 5 di [orig:178 i ] [178])
      (reg:SI 37 r8 [orig:173 i ] [173])
  name: i
    offset 0
      (reg/v:SI 43 r14 [orig:203 i ] [203])
  name: i
    offset 0
      (reg/v:SI 43 r14 [orig:252 i ] [252])
  name: fx
    offset 0
      (reg/v:DF 23 xmm2 [orig:69 fx ] [69])
  name: fy
    offset 0
      (reg/v:DF 22 xmm1 [orig:68 fy ] [68])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:300 i ] [300])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [28 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 44 r15 [orig:88 xSize ] [88])
  name: y
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [29 y+0 S8 A8])
  name: ySize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [30 ySize+0 S4 A8])
  name: nBins
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [31 nBins+0 S4 A8])
  name: _hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [32 _hmid+0 S8 A8])
  name: _hx
    offset 0
      (mem/f/c/i:DI (reg/f:DI 16 argp) [23 _hx+0 S8 A64])
  name: _hy
    offset 0
      (mem/f/c/i:DI (plus:DI (reg/f:DI 16 argp)
        (const_int 8 [0x8])) [23 _hy+0 S8 A64])
  name: ymin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [27 ymin+0 S8 A8])
  name: tmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [26 tmin+0 S8 A8])

OUT:
Stack adjustment: 128
Reg 2: i+0
Reg 3: i+0
Reg 4: i+0
Reg 5: i+0
Reg 22: fy+0
Reg 23: fx+0
Reg 37: i+0
Reg 42: i+0
Reg 43: i+0 i+0 i+0
Reg 44: xSize+0
Variables:
  name: hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [25 hmid+0 S8 A8])
  name: dt
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [24 dt+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:163 i ] [163])
      (reg:DI 42 r13 [orig:67 i ] [67])
      (reg:SI 43 r14 [orig:198 i ] [198])
      (reg:SI 3 bx [orig:193 i ] [193])
      (reg:SI 5 di [orig:178 i ] [178])
      (reg:SI 37 r8 [orig:173 i ] [173])
  name: i
    offset 0
      (reg/v:SI 43 r14 [orig:203 i ] [203])
  name: i
    offset 0
      (reg/v:SI 43 r14 [orig:252 i ] [252])
  name: fx
    offset 0
      (reg/v:DF 23 xmm2 [orig:69 fx ] [69])
  name: fy
    offset 0
      (reg/v:DF 22 xmm1 [orig:68 fy ] [68])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:300 i ] [300])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [28 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 44 r15 [orig:88 xSize ] [88])
  name: y
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [29 y+0 S8 A8])
  name: ySize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [30 ySize+0 S4 A8])
  name: nBins
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [31 nBins+0 S4 A8])
  name: _hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [32 _hmid+0 S8 A8])
  name: _hx
    offset 0
      (mem/f/c/i:DI (reg/f:DI 16 argp) [23 _hx+0 S8 A64])
  name: _hy
    offset 0
      (mem/f/c/i:DI (plus:DI (reg/f:DI 16 argp)
        (const_int 8 [0x8])) [23 _hy+0 S8 A64])
  name: ymin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [27 ymin+0 S8 A8])
  name: tmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [26 tmin+0 S8 A8])


Basic block 40:
IN:
Stack adjustment: 128
Reg 2: i+0
Reg 3: i+0
Reg 4: i+0
Reg 5: i+0
Reg 22: fy+0
Reg 23: fx+0
Reg 37: i+0
Reg 42: i+0
Reg 43: i+0 i+0 i+0
Reg 44: xSize+0
Variables:
  name: hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [25 hmid+0 S8 A8])
  name: dt
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [24 dt+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:163 i ] [163])
      (reg:DI 42 r13 [orig:67 i ] [67])
      (reg:SI 43 r14 [orig:198 i ] [198])
      (reg:SI 3 bx [orig:193 i ] [193])
      (reg:SI 5 di [orig:178 i ] [178])
      (reg:SI 37 r8 [orig:173 i ] [173])
  name: i
    offset 0
      (reg/v:SI 43 r14 [orig:203 i ] [203])
  name: i
    offset 0
      (reg/v:SI 43 r14 [orig:252 i ] [252])
  name: fx
    offset 0
      (reg/v:DF 23 xmm2 [orig:69 fx ] [69])
  name: fy
    offset 0
      (reg/v:DF 22 xmm1 [orig:68 fy ] [68])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:300 i ] [300])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [28 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 44 r15 [orig:88 xSize ] [88])
  name: y
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [29 y+0 S8 A8])
  name: ySize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [30 ySize+0 S4 A8])
  name: nBins
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [31 nBins+0 S4 A8])
  name: _hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [32 _hmid+0 S8 A8])
  name: _hx
    offset 0
      (mem/f/c/i:DI (reg/f:DI 16 argp) [23 _hx+0 S8 A64])
  name: _hy
    offset 0
      (mem/f/c/i:DI (plus:DI (reg/f:DI 16 argp)
        (const_int 8 [0x8])) [23 _hy+0 S8 A64])
  name: ymin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [27 ymin+0 S8 A8])
  name: tmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [26 tmin+0 S8 A8])

OUT:
Stack adjustment: 128
Reg 2: i+0
Reg 3: i+0
Reg 4: i+0
Reg 5: i+0
Reg 22: fy+0
Reg 23: fx+0
Reg 37: i+0
Reg 42: i+0
Reg 43: i+0 i+0 i+0
Reg 44: xSize+0
Variables:
  name: hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [25 hmid+0 S8 A8])
  name: dt
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [24 dt+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:163 i ] [163])
      (reg:DI 42 r13 [orig:67 i ] [67])
      (reg:SI 43 r14 [orig:198 i ] [198])
      (reg:SI 3 bx [orig:193 i ] [193])
      (reg:SI 5 di [orig:178 i ] [178])
      (reg:SI 37 r8 [orig:173 i ] [173])
  name: i
    offset 0
      (reg/v:SI 43 r14 [orig:203 i ] [203])
  name: i
    offset 0
      (reg/v:SI 43 r14 [orig:252 i ] [252])
  name: fx
    offset 0
      (reg/v:DF 23 xmm2 [orig:69 fx ] [69])
  name: fy
    offset 0
      (reg/v:DF 22 xmm1 [orig:68 fy ] [68])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:300 i ] [300])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [28 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 44 r15 [orig:88 xSize ] [88])
  name: y
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [29 y+0 S8 A8])
  name: ySize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [30 ySize+0 S4 A8])
  name: nBins
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [31 nBins+0 S4 A8])
  name: _hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [32 _hmid+0 S8 A8])
  name: _hx
    offset 0
      (mem/f/c/i:DI (reg/f:DI 16 argp) [23 _hx+0 S8 A64])
  name: _hy
    offset 0
      (mem/f/c/i:DI (plus:DI (reg/f:DI 16 argp)
        (const_int 8 [0x8])) [23 _hy+0 S8 A64])
  name: ymin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [27 ymin+0 S8 A8])
  name: tmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [26 tmin+0 S8 A8])


Basic block 41:
IN:
Stack adjustment: 128
Reg 2: i+0
Reg 3: i+0
Reg 4: i+0
Reg 5: i+0
Reg 22: fy+0
Reg 23: fx+0
Reg 37: i+0
Reg 42: i+0
Reg 43: i+0 i+0 i+0
Reg 44: xSize+0
Variables:
  name: hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [25 hmid+0 S8 A8])
  name: dt
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [24 dt+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:163 i ] [163])
      (reg:DI 42 r13 [orig:67 i ] [67])
      (reg:SI 43 r14 [orig:198 i ] [198])
      (reg:SI 3 bx [orig:193 i ] [193])
      (reg:SI 5 di [orig:178 i ] [178])
      (reg:SI 37 r8 [orig:173 i ] [173])
  name: i
    offset 0
      (reg/v:SI 43 r14 [orig:203 i ] [203])
  name: i
    offset 0
      (reg/v:SI 43 r14 [orig:252 i ] [252])
  name: fx
    offset 0
      (reg/v:DF 23 xmm2 [orig:69 fx ] [69])
  name: fy
    offset 0
      (reg/v:DF 22 xmm1 [orig:68 fy ] [68])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:300 i ] [300])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [28 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 44 r15 [orig:88 xSize ] [88])
  name: y
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [29 y+0 S8 A8])
  name: ySize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [30 ySize+0 S4 A8])
  name: nBins
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [31 nBins+0 S4 A8])
  name: _hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [32 _hmid+0 S8 A8])
  name: _hx
    offset 0
      (mem/f/c/i:DI (reg/f:DI 16 argp) [23 _hx+0 S8 A64])
  name: _hy
    offset 0
      (mem/f/c/i:DI (plus:DI (reg/f:DI 16 argp)
        (const_int 8 [0x8])) [23 _hy+0 S8 A64])
  name: ymin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [27 ymin+0 S8 A8])
  name: tmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [26 tmin+0 S8 A8])

OUT:
Stack adjustment: 128
Reg 2: i+0
Reg 3: i+0
Reg 4: i+0
Reg 5: i+0
Reg 22: fy+0
Reg 23: fx+0
Reg 37: i+0
Reg 42: i+0
Reg 43: i+0 i+0 i+0
Reg 44: xSize+0
Variables:
  name: hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [25 hmid+0 S8 A8])
  name: dt
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [24 dt+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:163 i ] [163])
      (reg:DI 42 r13 [orig:67 i ] [67])
      (reg:SI 43 r14 [orig:198 i ] [198])
      (reg:SI 3 bx [orig:193 i ] [193])
      (reg:SI 5 di [orig:178 i ] [178])
      (reg:SI 37 r8 [orig:173 i ] [173])
  name: i
    offset 0
      (reg/v:SI 43 r14 [orig:203 i ] [203])
  name: i
    offset 0
      (reg/v:SI 43 r14 [orig:252 i ] [252])
  name: fx
    offset 0
      (reg/v:DF 23 xmm2 [orig:69 fx ] [69])
  name: fy
    offset 0
      (reg/v:DF 22 xmm1 [orig:68 fy ] [68])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:300 i ] [300])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [28 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 44 r15 [orig:88 xSize ] [88])
  name: y
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [29 y+0 S8 A8])
  name: ySize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [30 ySize+0 S4 A8])
  name: nBins
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [31 nBins+0 S4 A8])
  name: _hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [32 _hmid+0 S8 A8])
  name: _hx
    offset 0
      (mem/f/c/i:DI (reg/f:DI 16 argp) [23 _hx+0 S8 A64])
  name: _hy
    offset 0
      (mem/f/c/i:DI (plus:DI (reg/f:DI 16 argp)
        (const_int 8 [0x8])) [23 _hy+0 S8 A64])
  name: ymin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [27 ymin+0 S8 A8])
  name: tmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [26 tmin+0 S8 A8])


Basic block 42:
IN:
Stack adjustment: 128
Reg 2: i+0
Reg 3: i+0
Reg 4: i+0
Reg 5: i+0
Reg 22: fy+0
Reg 23: fx+0
Reg 37: i+0
Reg 42: i+0
Reg 43: i+0 i+0 i+0
Reg 44: xSize+0
Variables:
  name: hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [25 hmid+0 S8 A8])
  name: dt
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [24 dt+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:163 i ] [163])
      (reg:DI 42 r13 [orig:67 i ] [67])
      (reg:SI 43 r14 [orig:198 i ] [198])
      (reg:SI 3 bx [orig:193 i ] [193])
      (reg:SI 5 di [orig:178 i ] [178])
      (reg:SI 37 r8 [orig:173 i ] [173])
  name: i
    offset 0
      (reg/v:SI 43 r14 [orig:203 i ] [203])
  name: i
    offset 0
      (reg/v:SI 43 r14 [orig:252 i ] [252])
  name: fx
    offset 0
      (reg/v:DF 23 xmm2 [orig:69 fx ] [69])
  name: fy
    offset 0
      (reg/v:DF 22 xmm1 [orig:68 fy ] [68])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:300 i ] [300])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [28 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 44 r15 [orig:88 xSize ] [88])
  name: y
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [29 y+0 S8 A8])
  name: ySize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [30 ySize+0 S4 A8])
  name: nBins
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [31 nBins+0 S4 A8])
  name: _hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [32 _hmid+0 S8 A8])
  name: _hx
    offset 0
      (mem/f/c/i:DI (reg/f:DI 16 argp) [23 _hx+0 S8 A64])
  name: _hy
    offset 0
      (mem/f/c/i:DI (plus:DI (reg/f:DI 16 argp)
        (const_int 8 [0x8])) [23 _hy+0 S8 A64])
  name: ymin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [27 ymin+0 S8 A8])
  name: tmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [26 tmin+0 S8 A8])

OUT:
Stack adjustment: 128
Reg 2: i+0
Reg 3: i+0
Reg 4: i+0
Reg 5: i+0
Reg 22: fy+0
Reg 23: fx+0
Reg 37: i+0
Reg 42: i+0
Reg 43: i+0 i+0 i+0
Reg 44: xSize+0
Variables:
  name: hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [25 hmid+0 S8 A8])
  name: dt
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [24 dt+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:163 i ] [163])
      (reg:DI 42 r13 [orig:67 i ] [67])
      (reg:SI 43 r14 [orig:198 i ] [198])
      (reg:SI 3 bx [orig:193 i ] [193])
      (reg:SI 5 di [orig:178 i ] [178])
      (reg:SI 37 r8 [orig:173 i ] [173])
  name: i
    offset 0
      (reg/v:SI 43 r14 [orig:203 i ] [203])
  name: i
    offset 0
      (reg/v:SI 43 r14 [orig:252 i ] [252])
  name: fx
    offset 0
      (reg/v:DF 23 xmm2 [orig:69 fx ] [69])
  name: fy
    offset 0
      (reg/v:DF 22 xmm1 [orig:68 fy ] [68])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:300 i ] [300])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [28 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 44 r15 [orig:88 xSize ] [88])
  name: y
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [29 y+0 S8 A8])
  name: ySize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [30 ySize+0 S4 A8])
  name: nBins
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [31 nBins+0 S4 A8])
  name: _hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [32 _hmid+0 S8 A8])
  name: _hx
    offset 0
      (mem/f/c/i:DI (reg/f:DI 16 argp) [23 _hx+0 S8 A64])
  name: _hy
    offset 0
      (mem/f/c/i:DI (plus:DI (reg/f:DI 16 argp)
        (const_int 8 [0x8])) [23 _hy+0 S8 A64])
  name: ymin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [27 ymin+0 S8 A8])
  name: tmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [26 tmin+0 S8 A8])


Basic block 43:
IN:
Stack adjustment: 128
Reg 2: i+0
Reg 3: i+0
Reg 4: i+0
Reg 5: i+0
Reg 22: fy+0
Reg 23: fx+0
Reg 37: i+0
Reg 42: i+0
Reg 43: i+0 i+0 i+0
Reg 44: xSize+0
Variables:
  name: hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [25 hmid+0 S8 A8])
  name: dt
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [24 dt+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:163 i ] [163])
      (reg:DI 42 r13 [orig:67 i ] [67])
      (reg:SI 43 r14 [orig:198 i ] [198])
      (reg:SI 3 bx [orig:193 i ] [193])
      (reg:SI 5 di [orig:178 i ] [178])
      (reg:SI 37 r8 [orig:173 i ] [173])
  name: i
    offset 0
      (reg/v:SI 43 r14 [orig:203 i ] [203])
  name: i
    offset 0
      (reg/v:SI 43 r14 [orig:252 i ] [252])
  name: fx
    offset 0
      (reg/v:DF 23 xmm2 [orig:69 fx ] [69])
  name: fy
    offset 0
      (reg/v:DF 22 xmm1 [orig:68 fy ] [68])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:300 i ] [300])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [28 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 44 r15 [orig:88 xSize ] [88])
  name: y
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [29 y+0 S8 A8])
  name: ySize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [30 ySize+0 S4 A8])
  name: nBins
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [31 nBins+0 S4 A8])
  name: _hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [32 _hmid+0 S8 A8])
  name: _hx
    offset 0
      (mem/f/c/i:DI (reg/f:DI 16 argp) [23 _hx+0 S8 A64])
  name: _hy
    offset 0
      (mem/f/c/i:DI (plus:DI (reg/f:DI 16 argp)
        (const_int 8 [0x8])) [23 _hy+0 S8 A64])
  name: ymin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [27 ymin+0 S8 A8])
  name: tmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [26 tmin+0 S8 A8])

OUT:
Stack adjustment: 128
Reg 2: i+0
Reg 3: i+0
Reg 4: i+0
Reg 5: i+0
Reg 22: fy+0
Reg 23: fx+0
Reg 37: i+0
Reg 42: i+0
Reg 43: i+0 i+0 i+0
Reg 44: xSize+0
Variables:
  name: hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [25 hmid+0 S8 A8])
  name: dt
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [24 dt+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:163 i ] [163])
      (reg:DI 42 r13 [orig:67 i ] [67])
      (reg:SI 43 r14 [orig:198 i ] [198])
      (reg:SI 3 bx [orig:193 i ] [193])
      (reg:SI 5 di [orig:178 i ] [178])
      (reg:SI 37 r8 [orig:173 i ] [173])
  name: i
    offset 0
      (reg/v:SI 43 r14 [orig:203 i ] [203])
  name: i
    offset 0
      (reg/v:SI 43 r14 [orig:252 i ] [252])
  name: fx
    offset 0
      (reg/v:DF 23 xmm2 [orig:69 fx ] [69])
  name: fy
    offset 0
      (reg/v:DF 22 xmm1 [orig:68 fy ] [68])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:300 i ] [300])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [28 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 44 r15 [orig:88 xSize ] [88])
  name: y
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [29 y+0 S8 A8])
  name: ySize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [30 ySize+0 S4 A8])
  name: nBins
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [31 nBins+0 S4 A8])
  name: _hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [32 _hmid+0 S8 A8])
  name: _hx
    offset 0
      (mem/f/c/i:DI (reg/f:DI 16 argp) [23 _hx+0 S8 A64])
  name: _hy
    offset 0
      (mem/f/c/i:DI (plus:DI (reg/f:DI 16 argp)
        (const_int 8 [0x8])) [23 _hy+0 S8 A64])
  name: ymin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [27 ymin+0 S8 A8])
  name: tmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [26 tmin+0 S8 A8])


Basic block 44:
IN:
Stack adjustment: 128
Reg 2: i+0
Reg 3: i+0
Reg 4: i+0
Reg 5: i+0
Reg 22: fy+0
Reg 23: fx+0
Reg 37: i+0
Reg 42: i+0
Reg 43: i+0 i+0 i+0
Reg 44: xSize+0
Variables:
  name: hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [25 hmid+0 S8 A8])
  name: dt
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [24 dt+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:163 i ] [163])
      (reg:DI 42 r13 [orig:67 i ] [67])
      (reg:SI 43 r14 [orig:198 i ] [198])
      (reg:SI 3 bx [orig:193 i ] [193])
      (reg:SI 5 di [orig:178 i ] [178])
      (reg:SI 37 r8 [orig:173 i ] [173])
  name: i
    offset 0
      (reg/v:SI 43 r14 [orig:203 i ] [203])
  name: i
    offset 0
      (reg/v:SI 43 r14 [orig:252 i ] [252])
  name: fx
    offset 0
      (reg/v:DF 23 xmm2 [orig:69 fx ] [69])
  name: fy
    offset 0
      (reg/v:DF 22 xmm1 [orig:68 fy ] [68])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:300 i ] [300])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [28 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 44 r15 [orig:88 xSize ] [88])
  name: y
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [29 y+0 S8 A8])
  name: ySize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [30 ySize+0 S4 A8])
  name: nBins
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [31 nBins+0 S4 A8])
  name: _hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [32 _hmid+0 S8 A8])
  name: _hx
    offset 0
      (mem/f/c/i:DI (reg/f:DI 16 argp) [23 _hx+0 S8 A64])
  name: _hy
    offset 0
      (mem/f/c/i:DI (plus:DI (reg/f:DI 16 argp)
        (const_int 8 [0x8])) [23 _hy+0 S8 A64])
  name: ymin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [27 ymin+0 S8 A8])
  name: tmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [26 tmin+0 S8 A8])

OUT:
Stack adjustment: 128
Reg 3: i+0
Reg 4: i+0
Reg 5: i+0
Reg 22: fy+0
Reg 23: fx+0
Reg 37: i+0
Reg 42: i+0
Reg 43: i+0 i+0 i+0
Reg 44: xSize+0
Variables:
  name: hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [25 hmid+0 S8 A8])
  name: dt
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [24 dt+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:163 i ] [163])
      (reg:DI 42 r13 [orig:67 i ] [67])
      (reg:SI 43 r14 [orig:198 i ] [198])
      (reg:SI 3 bx [orig:193 i ] [193])
      (reg:SI 5 di [orig:178 i ] [178])
      (reg:SI 37 r8 [orig:173 i ] [173])
  name: i
    offset 0
      (reg/v:SI 43 r14 [orig:203 i ] [203])
  name: i
    offset 0
      (reg/v:SI 43 r14 [orig:252 i ] [252])
  name: fx
    offset 0
      (reg/v:DF 23 xmm2 [orig:69 fx ] [69])
  name: fy
    offset 0
      (reg/v:DF 22 xmm1 [orig:68 fy ] [68])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [28 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 44 r15 [orig:88 xSize ] [88])
  name: y
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [29 y+0 S8 A8])
  name: ySize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [30 ySize+0 S4 A8])
  name: nBins
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [31 nBins+0 S4 A8])
  name: _hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [32 _hmid+0 S8 A8])
  name: _hx
    offset 0
      (mem/f/c/i:DI (reg/f:DI 16 argp) [23 _hx+0 S8 A64])
  name: _hy
    offset 0
      (mem/f/c/i:DI (plus:DI (reg/f:DI 16 argp)
        (const_int 8 [0x8])) [23 _hy+0 S8 A64])
  name: ymin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [27 ymin+0 S8 A8])
  name: tmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [26 tmin+0 S8 A8])


Basic block 45:
IN:
Stack adjustment: 128
Reg 2: i+0
Reg 3: i+0
Reg 4: i+0
Reg 5: i+0
Reg 22: fy+0
Reg 23: fx+0
Reg 37: i+0
Reg 42: i+0
Reg 43: i+0 i+0 i+0
Reg 44: xSize+0
Variables:
  name: hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [25 hmid+0 S8 A8])
  name: dt
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [24 dt+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:163 i ] [163])
      (reg:DI 42 r13 [orig:67 i ] [67])
      (reg:SI 43 r14 [orig:198 i ] [198])
      (reg:SI 3 bx [orig:193 i ] [193])
      (reg:SI 5 di [orig:178 i ] [178])
      (reg:SI 37 r8 [orig:173 i ] [173])
  name: i
    offset 0
      (reg/v:SI 43 r14 [orig:203 i ] [203])
  name: i
    offset 0
      (reg/v:SI 43 r14 [orig:252 i ] [252])
  name: fx
    offset 0
      (reg/v:DF 23 xmm2 [orig:69 fx ] [69])
  name: fy
    offset 0
      (reg/v:DF 22 xmm1 [orig:68 fy ] [68])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:300 i ] [300])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [28 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 44 r15 [orig:88 xSize ] [88])
  name: y
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [29 y+0 S8 A8])
  name: ySize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [30 ySize+0 S4 A8])
  name: nBins
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [31 nBins+0 S4 A8])
  name: _hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [32 _hmid+0 S8 A8])
  name: _hx
    offset 0
      (mem/f/c/i:DI (reg/f:DI 16 argp) [23 _hx+0 S8 A64])
  name: _hy
    offset 0
      (mem/f/c/i:DI (plus:DI (reg/f:DI 16 argp)
        (const_int 8 [0x8])) [23 _hy+0 S8 A64])
  name: ymin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [27 ymin+0 S8 A8])
  name: tmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [26 tmin+0 S8 A8])

OUT:
Stack adjustment: 128
Reg 2: i+0
Reg 3: i+0
Reg 4: i+0
Reg 5: i+0
Reg 22: fy+0
Reg 23: fx+0
Reg 37: i+0
Reg 42: i+0
Reg 43: i+0 i+0 i+0
Reg 44: xSize+0
Variables:
  name: hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [25 hmid+0 S8 A8])
  name: dt
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [24 dt+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:163 i ] [163])
      (reg:DI 42 r13 [orig:67 i ] [67])
      (reg:SI 43 r14 [orig:198 i ] [198])
      (reg:SI 3 bx [orig:193 i ] [193])
      (reg:SI 5 di [orig:178 i ] [178])
      (reg:SI 37 r8 [orig:173 i ] [173])
  name: i
    offset 0
      (reg/v:SI 43 r14 [orig:203 i ] [203])
  name: i
    offset 0
      (reg/v:SI 43 r14 [orig:252 i ] [252])
  name: fx
    offset 0
      (reg/v:DF 23 xmm2 [orig:69 fx ] [69])
  name: fy
    offset 0
      (reg/v:DF 22 xmm1 [orig:68 fy ] [68])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:300 i ] [300])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [28 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 44 r15 [orig:88 xSize ] [88])
  name: y
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [29 y+0 S8 A8])
  name: ySize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [30 ySize+0 S4 A8])
  name: nBins
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [31 nBins+0 S4 A8])
  name: _hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [32 _hmid+0 S8 A8])
  name: _hx
    offset 0
      (mem/f/c/i:DI (reg/f:DI 16 argp) [23 _hx+0 S8 A64])
  name: _hy
    offset 0
      (mem/f/c/i:DI (plus:DI (reg/f:DI 16 argp)
        (const_int 8 [0x8])) [23 _hy+0 S8 A64])
  name: ymin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [27 ymin+0 S8 A8])
  name: tmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [26 tmin+0 S8 A8])


Basic block 46:
IN:
Stack adjustment: 128
Reg 2: i+0
Reg 3: i+0
Reg 4: i+0
Reg 5: i+0
Reg 22: fy+0
Reg 23: fx+0
Reg 37: i+0
Reg 42: i+0
Reg 43: i+0 i+0 i+0
Reg 44: xSize+0
Variables:
  name: hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [25 hmid+0 S8 A8])
  name: dt
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [24 dt+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:163 i ] [163])
      (reg:DI 42 r13 [orig:67 i ] [67])
      (reg:SI 43 r14 [orig:198 i ] [198])
      (reg:SI 3 bx [orig:193 i ] [193])
      (reg:SI 5 di [orig:178 i ] [178])
      (reg:SI 37 r8 [orig:173 i ] [173])
  name: i
    offset 0
      (reg/v:SI 43 r14 [orig:203 i ] [203])
  name: i
    offset 0
      (reg/v:SI 43 r14 [orig:252 i ] [252])
  name: fx
    offset 0
      (reg/v:DF 23 xmm2 [orig:69 fx ] [69])
  name: fy
    offset 0
      (reg/v:DF 22 xmm1 [orig:68 fy ] [68])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:300 i ] [300])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [28 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 44 r15 [orig:88 xSize ] [88])
  name: y
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [29 y+0 S8 A8])
  name: ySize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [30 ySize+0 S4 A8])
  name: nBins
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [31 nBins+0 S4 A8])
  name: _hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [32 _hmid+0 S8 A8])
  name: _hx
    offset 0
      (mem/f/c/i:DI (reg/f:DI 16 argp) [23 _hx+0 S8 A64])
  name: _hy
    offset 0
      (mem/f/c/i:DI (plus:DI (reg/f:DI 16 argp)
        (const_int 8 [0x8])) [23 _hy+0 S8 A64])
  name: ymin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [27 ymin+0 S8 A8])
  name: tmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [26 tmin+0 S8 A8])

OUT:
Stack adjustment: 128
Reg 2: i+0
Reg 3: i+0
Reg 4: i+0
Reg 5: i+0
Reg 22: fy+0
Reg 23: fx+0
Reg 37: i+0
Reg 42: i+0
Reg 43: i+0 i+0 i+0
Reg 44: xSize+0
Variables:
  name: hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [25 hmid+0 S8 A8])
  name: dt
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [24 dt+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:163 i ] [163])
      (reg:DI 42 r13 [orig:67 i ] [67])
      (reg:SI 43 r14 [orig:198 i ] [198])
      (reg:SI 3 bx [orig:193 i ] [193])
      (reg:SI 5 di [orig:178 i ] [178])
      (reg:SI 37 r8 [orig:173 i ] [173])
  name: i
    offset 0
      (reg/v:SI 43 r14 [orig:203 i ] [203])
  name: i
    offset 0
      (reg/v:SI 43 r14 [orig:252 i ] [252])
  name: fx
    offset 0
      (reg/v:DF 23 xmm2 [orig:69 fx ] [69])
  name: fy
    offset 0
      (reg/v:DF 22 xmm1 [orig:68 fy ] [68])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:300 i ] [300])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [28 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 44 r15 [orig:88 xSize ] [88])
  name: y
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [29 y+0 S8 A8])
  name: ySize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [30 ySize+0 S4 A8])
  name: nBins
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [31 nBins+0 S4 A8])
  name: _hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [32 _hmid+0 S8 A8])
  name: _hx
    offset 0
      (mem/f/c/i:DI (reg/f:DI 16 argp) [23 _hx+0 S8 A64])
  name: _hy
    offset 0
      (mem/f/c/i:DI (plus:DI (reg/f:DI 16 argp)
        (const_int 8 [0x8])) [23 _hy+0 S8 A64])
  name: ymin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [27 ymin+0 S8 A8])
  name: tmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [26 tmin+0 S8 A8])


Basic block 47:
IN:
Stack adjustment: 128
Reg 2: i+0
Reg 3: i+0
Reg 4: i+0
Reg 5: i+0
Reg 22: fy+0
Reg 23: fx+0
Reg 37: i+0
Reg 42: i+0
Reg 43: i+0 i+0 i+0
Reg 44: xSize+0
Variables:
  name: hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [25 hmid+0 S8 A8])
  name: dt
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [24 dt+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:163 i ] [163])
      (reg:DI 42 r13 [orig:67 i ] [67])
      (reg:SI 43 r14 [orig:198 i ] [198])
      (reg:SI 3 bx [orig:193 i ] [193])
      (reg:SI 5 di [orig:178 i ] [178])
      (reg:SI 37 r8 [orig:173 i ] [173])
  name: i
    offset 0
      (reg/v:SI 43 r14 [orig:203 i ] [203])
  name: i
    offset 0
      (reg/v:SI 43 r14 [orig:252 i ] [252])
  name: fx
    offset 0
      (reg/v:DF 23 xmm2 [orig:69 fx ] [69])
  name: fy
    offset 0
      (reg/v:DF 22 xmm1 [orig:68 fy ] [68])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:300 i ] [300])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [28 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 44 r15 [orig:88 xSize ] [88])
  name: y
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [29 y+0 S8 A8])
  name: ySize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [30 ySize+0 S4 A8])
  name: nBins
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [31 nBins+0 S4 A8])
  name: _hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [32 _hmid+0 S8 A8])
  name: _hx
    offset 0
      (mem/f/c/i:DI (reg/f:DI 16 argp) [23 _hx+0 S8 A64])
  name: _hy
    offset 0
      (mem/f/c/i:DI (plus:DI (reg/f:DI 16 argp)
        (const_int 8 [0x8])) [23 _hy+0 S8 A64])
  name: ymin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [27 ymin+0 S8 A8])
  name: tmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [26 tmin+0 S8 A8])

OUT:
Stack adjustment: 128
Reg 2: i+0
Reg 3: i+0
Reg 4: i+0
Reg 5: i+0
Reg 22: fy+0
Reg 23: fx+0
Reg 37: i+0
Reg 42: i+0
Reg 43: i+0 i+0 i+0
Reg 44: xSize+0
Variables:
  name: hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [25 hmid+0 S8 A8])
  name: dt
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [24 dt+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:163 i ] [163])
      (reg:DI 42 r13 [orig:67 i ] [67])
      (reg:SI 43 r14 [orig:198 i ] [198])
      (reg:SI 3 bx [orig:193 i ] [193])
      (reg:SI 5 di [orig:178 i ] [178])
      (reg:SI 37 r8 [orig:173 i ] [173])
  name: i
    offset 0
      (reg/v:SI 43 r14 [orig:203 i ] [203])
  name: i
    offset 0
      (reg/v:SI 43 r14 [orig:252 i ] [252])
  name: fx
    offset 0
      (reg/v:DF 23 xmm2 [orig:69 fx ] [69])
  name: fy
    offset 0
      (reg/v:DF 22 xmm1 [orig:68 fy ] [68])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:300 i ] [300])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [28 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 44 r15 [orig:88 xSize ] [88])
  name: y
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [29 y+0 S8 A8])
  name: ySize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [30 ySize+0 S4 A8])
  name: nBins
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [31 nBins+0 S4 A8])
  name: _hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [32 _hmid+0 S8 A8])
  name: _hx
    offset 0
      (mem/f/c/i:DI (reg/f:DI 16 argp) [23 _hx+0 S8 A64])
  name: _hy
    offset 0
      (mem/f/c/i:DI (plus:DI (reg/f:DI 16 argp)
        (const_int 8 [0x8])) [23 _hy+0 S8 A64])
  name: ymin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [27 ymin+0 S8 A8])
  name: tmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [26 tmin+0 S8 A8])


Basic block 48:
IN:
Stack adjustment: 128
Reg 2: i+0
Reg 3: i+0
Reg 4: i+0
Reg 5: i+0
Reg 22: fy+0
Reg 23: fx+0
Reg 37: i+0
Reg 42: i+0
Reg 43: i+0 i+0 i+0
Reg 44: xSize+0
Variables:
  name: hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [25 hmid+0 S8 A8])
  name: dt
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [24 dt+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:163 i ] [163])
      (reg:DI 42 r13 [orig:67 i ] [67])
      (reg:SI 43 r14 [orig:198 i ] [198])
      (reg:SI 3 bx [orig:193 i ] [193])
      (reg:SI 5 di [orig:178 i ] [178])
      (reg:SI 37 r8 [orig:173 i ] [173])
  name: i
    offset 0
      (reg/v:SI 43 r14 [orig:203 i ] [203])
  name: i
    offset 0
      (reg/v:SI 43 r14 [orig:252 i ] [252])
  name: fx
    offset 0
      (reg/v:DF 23 xmm2 [orig:69 fx ] [69])
  name: fy
    offset 0
      (reg/v:DF 22 xmm1 [orig:68 fy ] [68])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:300 i ] [300])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [28 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 44 r15 [orig:88 xSize ] [88])
  name: y
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [29 y+0 S8 A8])
  name: ySize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [30 ySize+0 S4 A8])
  name: nBins
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [31 nBins+0 S4 A8])
  name: _hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [32 _hmid+0 S8 A8])
  name: _hx
    offset 0
      (mem/f/c/i:DI (reg/f:DI 16 argp) [23 _hx+0 S8 A64])
  name: _hy
    offset 0
      (mem/f/c/i:DI (plus:DI (reg/f:DI 16 argp)
        (const_int 8 [0x8])) [23 _hy+0 S8 A64])
  name: ymin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [27 ymin+0 S8 A8])
  name: tmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [26 tmin+0 S8 A8])

OUT:
Stack adjustment: 128
Reg 2: i+0
Reg 3: i+0
Reg 4: i+0
Reg 5: i+0
Reg 22: fy+0
Reg 23: fx+0
Reg 37: i+0
Reg 42: i+0
Reg 43: i+0 i+0 i+0
Reg 44: xSize+0
Variables:
  name: hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [25 hmid+0 S8 A8])
  name: dt
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [24 dt+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:163 i ] [163])
      (reg:DI 42 r13 [orig:67 i ] [67])
      (reg:SI 43 r14 [orig:198 i ] [198])
      (reg:SI 3 bx [orig:193 i ] [193])
      (reg:SI 5 di [orig:178 i ] [178])
      (reg:SI 37 r8 [orig:173 i ] [173])
  name: i
    offset 0
      (reg/v:SI 43 r14 [orig:203 i ] [203])
  name: i
    offset 0
      (reg/v:SI 43 r14 [orig:252 i ] [252])
  name: fx
    offset 0
      (reg/v:DF 23 xmm2 [orig:69 fx ] [69])
  name: fy
    offset 0
      (reg/v:DF 22 xmm1 [orig:68 fy ] [68])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:300 i ] [300])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [28 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 44 r15 [orig:88 xSize ] [88])
  name: y
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [29 y+0 S8 A8])
  name: ySize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [30 ySize+0 S4 A8])
  name: nBins
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [31 nBins+0 S4 A8])
  name: _hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [32 _hmid+0 S8 A8])
  name: _hx
    offset 0
      (mem/f/c/i:DI (reg/f:DI 16 argp) [23 _hx+0 S8 A64])
  name: _hy
    offset 0
      (mem/f/c/i:DI (plus:DI (reg/f:DI 16 argp)
        (const_int 8 [0x8])) [23 _hy+0 S8 A64])
  name: ymin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [27 ymin+0 S8 A8])
  name: tmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [26 tmin+0 S8 A8])


Basic block 49:
IN:
Stack adjustment: 128
Reg 2: i+0
Reg 3: i+0
Reg 4: i+0
Reg 5: i+0
Reg 22: fy+0
Reg 23: fx+0
Reg 37: i+0
Reg 42: i+0
Reg 43: i+0 i+0 i+0
Reg 44: xSize+0
Variables:
  name: hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [25 hmid+0 S8 A8])
  name: dt
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [24 dt+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:163 i ] [163])
      (reg:DI 42 r13 [orig:67 i ] [67])
      (reg:SI 43 r14 [orig:198 i ] [198])
      (reg:SI 3 bx [orig:193 i ] [193])
      (reg:SI 5 di [orig:178 i ] [178])
      (reg:SI 37 r8 [orig:173 i ] [173])
  name: i
    offset 0
      (reg/v:SI 43 r14 [orig:203 i ] [203])
  name: i
    offset 0
      (reg/v:SI 43 r14 [orig:252 i ] [252])
  name: fx
    offset 0
      (reg/v:DF 23 xmm2 [orig:69 fx ] [69])
  name: fy
    offset 0
      (reg/v:DF 22 xmm1 [orig:68 fy ] [68])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:300 i ] [300])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [28 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 44 r15 [orig:88 xSize ] [88])
  name: y
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [29 y+0 S8 A8])
  name: ySize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [30 ySize+0 S4 A8])
  name: nBins
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [31 nBins+0 S4 A8])
  name: _hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [32 _hmid+0 S8 A8])
  name: _hx
    offset 0
      (mem/f/c/i:DI (reg/f:DI 16 argp) [23 _hx+0 S8 A64])
  name: _hy
    offset 0
      (mem/f/c/i:DI (plus:DI (reg/f:DI 16 argp)
        (const_int 8 [0x8])) [23 _hy+0 S8 A64])
  name: ymin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [27 ymin+0 S8 A8])
  name: tmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [26 tmin+0 S8 A8])

OUT:
Stack adjustment: 128
Reg 2: i+0
Reg 3: i+0
Reg 4: i+0
Reg 5: i+0
Reg 22: fy+0
Reg 23: fx+0
Reg 37: i+0
Reg 42: i+0
Reg 43: i+0 i+0 i+0
Reg 44: xSize+0
Variables:
  name: hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [25 hmid+0 S8 A8])
  name: dt
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [24 dt+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:163 i ] [163])
      (reg:DI 42 r13 [orig:67 i ] [67])
      (reg:SI 43 r14 [orig:198 i ] [198])
      (reg:SI 3 bx [orig:193 i ] [193])
      (reg:SI 5 di [orig:178 i ] [178])
      (reg:SI 37 r8 [orig:173 i ] [173])
  name: i
    offset 0
      (reg/v:SI 43 r14 [orig:203 i ] [203])
  name: i
    offset 0
      (reg/v:SI 43 r14 [orig:252 i ] [252])
  name: fx
    offset 0
      (reg/v:DF 23 xmm2 [orig:69 fx ] [69])
  name: fy
    offset 0
      (reg/v:DF 22 xmm1 [orig:68 fy ] [68])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:300 i ] [300])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [28 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 44 r15 [orig:88 xSize ] [88])
  name: y
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [29 y+0 S8 A8])
  name: ySize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [30 ySize+0 S4 A8])
  name: nBins
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [31 nBins+0 S4 A8])
  name: _hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [32 _hmid+0 S8 A8])
  name: _hx
    offset 0
      (mem/f/c/i:DI (reg/f:DI 16 argp) [23 _hx+0 S8 A64])
  name: _hy
    offset 0
      (mem/f/c/i:DI (plus:DI (reg/f:DI 16 argp)
        (const_int 8 [0x8])) [23 _hy+0 S8 A64])
  name: ymin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [27 ymin+0 S8 A8])
  name: tmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [26 tmin+0 S8 A8])


Basic block 50:
IN:
Stack adjustment: 128
Reg 2: i+0
Reg 3: i+0
Reg 4: i+0
Reg 5: i+0
Reg 22: fy+0
Reg 23: fx+0
Reg 37: i+0
Reg 42: i+0
Reg 43: i+0 i+0 i+0
Reg 44: xSize+0
Variables:
  name: hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [25 hmid+0 S8 A8])
  name: dt
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [24 dt+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:163 i ] [163])
      (reg:DI 42 r13 [orig:67 i ] [67])
      (reg:SI 43 r14 [orig:198 i ] [198])
      (reg:SI 3 bx [orig:193 i ] [193])
      (reg:SI 5 di [orig:178 i ] [178])
      (reg:SI 37 r8 [orig:173 i ] [173])
  name: i
    offset 0
      (reg/v:SI 43 r14 [orig:203 i ] [203])
  name: i
    offset 0
      (reg/v:SI 43 r14 [orig:252 i ] [252])
  name: fx
    offset 0
      (reg/v:DF 23 xmm2 [orig:69 fx ] [69])
  name: fy
    offset 0
      (reg/v:DF 22 xmm1 [orig:68 fy ] [68])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:300 i ] [300])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [28 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 44 r15 [orig:88 xSize ] [88])
  name: y
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [29 y+0 S8 A8])
  name: ySize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [30 ySize+0 S4 A8])
  name: nBins
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [31 nBins+0 S4 A8])
  name: _hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [32 _hmid+0 S8 A8])
  name: _hx
    offset 0
      (mem/f/c/i:DI (reg/f:DI 16 argp) [23 _hx+0 S8 A64])
  name: _hy
    offset 0
      (mem/f/c/i:DI (plus:DI (reg/f:DI 16 argp)
        (const_int 8 [0x8])) [23 _hy+0 S8 A64])
  name: ymin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [27 ymin+0 S8 A8])
  name: tmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [26 tmin+0 S8 A8])

OUT:
Stack adjustment: 128
Reg 2: i+0
Reg 3: i+0
Reg 4: i+0
Reg 5: i+0
Reg 22: fy+0
Reg 23: fx+0
Reg 37: i+0
Reg 42: i+0
Reg 43: i+0 i+0 i+0
Reg 44: xSize+0
Variables:
  name: hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [25 hmid+0 S8 A8])
  name: dt
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [24 dt+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:163 i ] [163])
      (reg:DI 42 r13 [orig:67 i ] [67])
      (reg:SI 43 r14 [orig:198 i ] [198])
      (reg:SI 3 bx [orig:193 i ] [193])
      (reg:SI 5 di [orig:178 i ] [178])
      (reg:SI 37 r8 [orig:173 i ] [173])
  name: i
    offset 0
      (reg/v:SI 43 r14 [orig:203 i ] [203])
  name: i
    offset 0
      (reg/v:SI 43 r14 [orig:252 i ] [252])
  name: fx
    offset 0
      (reg/v:DF 23 xmm2 [orig:69 fx ] [69])
  name: fy
    offset 0
      (reg/v:DF 22 xmm1 [orig:68 fy ] [68])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:300 i ] [300])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [28 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 44 r15 [orig:88 xSize ] [88])
  name: y
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [29 y+0 S8 A8])
  name: ySize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [30 ySize+0 S4 A8])
  name: nBins
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [31 nBins+0 S4 A8])
  name: _hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [32 _hmid+0 S8 A8])
  name: _hx
    offset 0
      (mem/f/c/i:DI (reg/f:DI 16 argp) [23 _hx+0 S8 A64])
  name: _hy
    offset 0
      (mem/f/c/i:DI (plus:DI (reg/f:DI 16 argp)
        (const_int 8 [0x8])) [23 _hy+0 S8 A64])
  name: ymin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [27 ymin+0 S8 A8])
  name: tmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [26 tmin+0 S8 A8])


Basic block 51:
IN:
Stack adjustment: 128
Reg 2: i+0
Reg 3: i+0
Reg 4: i+0
Reg 5: i+0
Reg 22: fy+0
Reg 23: fx+0
Reg 37: i+0
Reg 42: i+0
Reg 43: i+0 i+0 i+0
Reg 44: xSize+0
Variables:
  name: hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [25 hmid+0 S8 A8])
  name: dt
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [24 dt+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:163 i ] [163])
      (reg:DI 42 r13 [orig:67 i ] [67])
      (reg:SI 43 r14 [orig:198 i ] [198])
      (reg:SI 3 bx [orig:193 i ] [193])
      (reg:SI 5 di [orig:178 i ] [178])
      (reg:SI 37 r8 [orig:173 i ] [173])
  name: i
    offset 0
      (reg/v:SI 43 r14 [orig:203 i ] [203])
  name: i
    offset 0
      (reg/v:SI 43 r14 [orig:252 i ] [252])
  name: fx
    offset 0
      (reg/v:DF 23 xmm2 [orig:69 fx ] [69])
  name: fy
    offset 0
      (reg/v:DF 22 xmm1 [orig:68 fy ] [68])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:300 i ] [300])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [28 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 44 r15 [orig:88 xSize ] [88])
  name: y
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [29 y+0 S8 A8])
  name: ySize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [30 ySize+0 S4 A8])
  name: nBins
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [31 nBins+0 S4 A8])
  name: _hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [32 _hmid+0 S8 A8])
  name: _hx
    offset 0
      (mem/f/c/i:DI (reg/f:DI 16 argp) [23 _hx+0 S8 A64])
  name: _hy
    offset 0
      (mem/f/c/i:DI (plus:DI (reg/f:DI 16 argp)
        (const_int 8 [0x8])) [23 _hy+0 S8 A64])
  name: ymin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [27 ymin+0 S8 A8])
  name: tmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [26 tmin+0 S8 A8])

OUT:
Stack adjustment: 128
Reg 2: i+0
Reg 4: i+0
Reg 5: i+0
Reg 22: fy+0
Reg 23: fx+0
Variables:
  name: hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [25 hmid+0 S8 A8])
  name: dt
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [24 dt+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:163 i ] [163])
      (reg:SI 5 di [orig:178 i ] [178])
  name: fx
    offset 0
      (reg/v:DF 23 xmm2 [orig:69 fx ] [69])
  name: fy
    offset 0
      (reg/v:DF 22 xmm1 [orig:68 fy ] [68])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:300 i ] [300])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [28 x+0 S8 A8])
  name: y
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [29 y+0 S8 A8])
  name: ySize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [30 ySize+0 S4 A8])
  name: nBins
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [31 nBins+0 S4 A8])
  name: _hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [32 _hmid+0 S8 A8])
  name: _hx
    offset 0
      (mem/f/c/i:DI (reg/f:DI 16 argp) [23 _hx+0 S8 A64])
  name: _hy
    offset 0
      (mem/f/c/i:DI (plus:DI (reg/f:DI 16 argp)
        (const_int 8 [0x8])) [23 _hy+0 S8 A64])
  name: ymin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [27 ymin+0 S8 A8])
  name: tmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [26 tmin+0 S8 A8])


Basic block 52:
IN:
Stack adjustment: 128
Reg 2: i+0 i+0
Reg 3: i+0
Reg 4: i+0
Reg 5: i+0
Reg 22: fy+0
Reg 23: fx+0
Reg 37: i+0
Reg 42: i+0
Reg 43: i+0 i+0 i+0
Reg 44: xSize+0
Variables:
  name: hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [25 hmid+0 S8 A8])
  name: dt
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [24 dt+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:163 i ] [163])
      (reg:DI 42 r13 [orig:67 i ] [67])
      (reg:SI 43 r14 [orig:198 i ] [198])
      (reg:SI 5 di [orig:178 i ] [178])
      (reg:SI 3 bx [orig:193 i ] [193])
      (reg:SI 37 r8 [orig:173 i ] [173])
      (reg:SI 2 cx [orig:183 i ] [183])
  name: i
    offset 0
      (reg/v:SI 43 r14 [orig:203 i ] [203])
  name: i
    offset 0
      (reg/v:SI 43 r14 [orig:252 i ] [252])
  name: fx
    offset 0
      (reg/v:DF 23 xmm2 [orig:69 fx ] [69])
  name: fy
    offset 0
      (reg/v:DF 22 xmm1 [orig:68 fy ] [68])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:300 i ] [300])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [28 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 44 r15 [orig:88 xSize ] [88])
  name: y
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [29 y+0 S8 A8])
  name: ySize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [30 ySize+0 S4 A8])
  name: nBins
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [31 nBins+0 S4 A8])
  name: _hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [32 _hmid+0 S8 A8])
  name: _hx
    offset 0
      (mem/f/c/i:DI (reg/f:DI 16 argp) [23 _hx+0 S8 A64])
  name: _hy
    offset 0
      (mem/f/c/i:DI (plus:DI (reg/f:DI 16 argp)
        (const_int 8 [0x8])) [23 _hy+0 S8 A64])
  name: ymin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [27 ymin+0 S8 A8])
  name: tmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [26 tmin+0 S8 A8])

OUT:
Stack adjustment: 8
Reg 1: _hy+0
Reg 2: _hx+0
Reg 22: fy+0
Reg 23: fx+0
Reg 37: i+0
Variables:
  name: hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [25 hmid+0 S8 A8])
  name: dt
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [24 dt+0 S8 A8])
  name: i
    offset 0
      (reg:SI 37 r8 [orig:173 i ] [173])
  name: fx
    offset 0
      (reg/v:DF 23 xmm2 [orig:69 fx ] [69])
  name: fy
    offset 0
      (reg/v:DF 22 xmm1 [orig:68 fy ] [68])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [28 x+0 S8 A8])
  name: y
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [29 y+0 S8 A8])
  name: ySize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [30 ySize+0 S4 A8])
  name: nBins
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [31 nBins+0 S4 A8])
  name: _hmid
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [32 _hmid+0 S8 A8])
  name: _hx
    offset 0
      (reg:DI 2 cx [orig:93 _hx ] [93])
      (mem/f/c/i:DI (reg/f:DI 16 argp) [23 _hx+0 S8 A64])
  name: _hy
    offset 0
      (reg:DI 1 dx [orig:94 _hy ] [94])
      (mem/f/c/i:DI (plus:DI (reg/f:DI 16 argp)
        (const_int 8 [0x8])) [23 _hy+0 S8 A64])
  name: ymin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [27 ymin+0 S8 A8])
  name: tmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [26 tmin+0 S8 A8])


53 basic blocks, 90 edges.

Basic block 0 prev -1, next 1, loop_depth 0, count 0, freq 1111, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
Successors:  17 [10.0%]  (can_fallthru) 1 [90.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 6 [bp] 7 [sp] 41 [r12] 44 [r15]

Basic block 1 prev 0, next 2, loop_depth 0, count 0, freq 1000, maybe hot.
Predecessors:  0 [90.0%]  (fallthru,can_fallthru)
Successors:  2 [90.0%]  (fallthru,can_fallthru) 17 [10.0%]  (can_fallthru)
Registers live at start: 6 [bp] 7 [sp] 41 [r12] 44 [r15]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 4 [si] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 44 [r15]

Basic block 2 prev 1, next 3, loop_depth 0, count 0, freq 771, maybe hot.
Predecessors:  1 [90.0%]  (fallthru,can_fallthru)
Successors:  3 [87.5%]  (fallthru,can_fallthru) 16 [12.5%]  (can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 4 [si] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 44 [r15]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 4 [si] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 44 [r15]
Invalid sum of incoming frequencies 900, should be 771

Basic block 3 prev 2, next 4, loop_depth 0, count 0, freq 750, maybe hot.
Predecessors:  2 [87.5%]  (fallthru,can_fallthru)
Successors:  4 [85.7%]  (fallthru,can_fallthru) 15 [14.3%]  (can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 4 [si] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 44 [r15]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 4 [si] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 44 [r15]

Basic block 4 prev 3, next 5, loop_depth 0, count 0, freq 720, maybe hot.
Predecessors:  3 [85.7%]  (fallthru,can_fallthru)
Successors:  5 [83.3%]  (fallthru,can_fallthru) 14 [16.7%]  (can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 4 [si] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 44 [r15]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 4 [si] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 44 [r15]

Basic block 5 prev 4, next 6, loop_depth 0, count 0, freq 675, maybe hot.
Predecessors:  4 [83.3%]  (fallthru,can_fallthru)
Successors:  6 [80.0%]  (fallthru,can_fallthru) 13 [20.0%]  (can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 4 [si] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 44 [r15]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 4 [si] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 44 [r15]

Basic block 6 prev 5, next 7, loop_depth 0, count 0, freq 600, maybe hot.
Predecessors:  5 [80.0%]  (fallthru,can_fallthru)
Successors:  7 [75.0%]  (fallthru,can_fallthru) 12 [25.0%]  (can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 4 [si] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 44 [r15]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 4 [si] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 44 [r15]

Basic block 7 prev 6, next 8, loop_depth 0, count 0, freq 450, maybe hot.
Predecessors:  6 [75.0%]  (fallthru,can_fallthru)
Successors:  8 [66.7%]  (fallthru,can_fallthru) 11 [33.3%]  (can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 4 [si] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 44 [r15]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 4 [si] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 44 [r15]

Basic block 8 prev 7, next 9, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  7 [66.7%]  (fallthru,can_fallthru)
Successors:  9 [50.0%]  (fallthru,can_fallthru) 10 [50.0%]  (can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 4 [si] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 44 [r15]
Registers live at end: 0 [ax] 1 [dx] 4 [si] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 44 [r15]
Invalid sum of incoming frequencies 300, should be 900

Basic block 9 prev 8, next 10, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  8 [50.0%]  (fallthru,can_fallthru)
Successors:  10 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 4 [si] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 44 [r15]
Registers live at end: 1 [dx] 4 [si] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 44 [r15]
Invalid sum of incoming frequencies 450, should be 900

Basic block 10 prev 9, next 11, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  9 [100.0%]  (fallthru,can_fallthru) 8 [50.0%]  (can_fallthru)
Successors:  11 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 4 [si] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 44 [r15]
Registers live at end: 1 [dx] 4 [si] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 44 [r15]
Invalid sum of incoming frequencies 1350, should be 900

Basic block 11 prev 10, next 12, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  10 [100.0%]  (fallthru,can_fallthru) 7 [33.3%]  (can_fallthru)
Successors:  12 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 4 [si] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 44 [r15]
Registers live at end: 1 [dx] 4 [si] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 44 [r15]
Invalid sum of incoming frequencies 1050, should be 900

Basic block 12 prev 11, next 13, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  11 [100.0%]  (fallthru,can_fallthru) 6 [25.0%]  (can_fallthru)
Successors:  13 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 4 [si] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 44 [r15]
Registers live at end: 1 [dx] 4 [si] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 44 [r15]
Invalid sum of incoming frequencies 1050, should be 900

Basic block 13 prev 12, next 14, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  12 [100.0%]  (fallthru,can_fallthru) 5 [20.0%]  (can_fallthru)
Successors:  14 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 4 [si] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 44 [r15]
Registers live at end: 1 [dx] 4 [si] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 44 [r15]
Invalid sum of incoming frequencies 1035, should be 900

Basic block 14 prev 13, next 15, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  13 [100.0%]  (fallthru,can_fallthru) 4 [16.7%]  (can_fallthru)
Successors:  15 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 4 [si] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 44 [r15]
Registers live at end: 1 [dx] 4 [si] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 44 [r15]
Invalid sum of incoming frequencies 1020, should be 900

Basic block 15 prev 14, next 16, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  14 [100.0%]  (fallthru,can_fallthru) 3 [14.3%]  (can_fallthru)
Successors:  16 [90.0%]  (fallthru,can_fallthru) 17 [10.0%]  (can_fallthru)
Registers live at start: 1 [dx] 4 [si] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 44 [r15]
Registers live at end: 1 [dx] 4 [si] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 44 [r15]
Invalid sum of incoming frequencies 1007, should be 900

Basic block 16 prev 15, next 17, loop_depth 1, count 0, freq 1013, maybe hot.
Predecessors:  15 [90.0%]  (fallthru,can_fallthru) 16 [90.0%]  (dfs_back,can_fallthru) 2 [12.5%]  (can_fallthru)
Successors:  16 [90.0%]  (dfs_back,can_fallthru) 17 [10.0%]  (fallthru,can_fallthru,loop_exit)
Registers live at start: 1 [dx] 4 [si] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 44 [r15]
Registers live at end: 1 [dx] 4 [si] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 44 [r15]
Invalid sum of incoming frequencies 1818, should be 1013

Basic block 17 prev 16, next 18, loop_depth 0, count 0, freq 1111, maybe hot.
Predecessors:  15 [10.0%]  (can_fallthru) 16 [10.0%]  (fallthru,can_fallthru,loop_exit) 1 [10.0%]  (can_fallthru) 0 [10.0%]  (can_fallthru)
Successors:  26 [10.0%]  (can_fallthru) 18 [90.0%]  (fallthru,can_fallthru)
Registers live at start: 6 [bp] 7 [sp] 41 [r12] 44 [r15]
Registers live at end: 6 [bp] 7 [sp] 41 [r12] 44 [r15]
Invalid sum of incoming frequencies 402, should be 1111

Basic block 18 prev 17, next 19, loop_depth 0, count 0, freq 1000, maybe hot.
Predecessors:  17 [90.0%]  (fallthru,can_fallthru)
Successors:  19 [90.0%]  (fallthru,can_fallthru) 26 [10.0%]  (can_fallthru)
Registers live at start: 6 [bp] 7 [sp] 41 [r12] 44 [r15]
Registers live at end: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 19 prev 18, next 20, loop_depth 0, count 0, freq 600, maybe hot.
Predecessors:  18 [90.0%]  (fallthru,can_fallthru)
Successors:  20 [75.0%]  (fallthru,can_fallthru) 25 [25.0%]  (can_fallthru)
Registers live at start: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Invalid sum of incoming frequencies 900, should be 600

Basic block 20 prev 19, next 21, loop_depth 0, count 0, freq 450, maybe hot.
Predecessors:  19 [75.0%]  (fallthru,can_fallthru)
Successors:  21 [66.7%]  (fallthru,can_fallthru) 24 [33.3%]  (can_fallthru)
Registers live at start: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 21 prev 20, next 22, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  20 [66.7%]  (fallthru,can_fallthru)
Successors:  22 [50.0%]  (fallthru,can_fallthru) 23 [50.0%]  (can_fallthru)
Registers live at start: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 43 [r14] 44 [r15]
Invalid sum of incoming frequencies 300, should be 900

Basic block 22 prev 21, next 23, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  21 [50.0%]  (fallthru,can_fallthru)
Successors:  23 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 6 [bp] 7 [sp] 41 [r12] 43 [r14] 44 [r15]
Registers live at end: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 43 [r14] 44 [r15]
Invalid sum of incoming frequencies 450, should be 900

Basic block 23 prev 22, next 24, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  22 [100.0%]  (fallthru,can_fallthru) 21 [50.0%]  (can_fallthru)
Successors:  24 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 43 [r14] 44 [r15]
Registers live at end: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 43 [r14] 44 [r15]
Invalid sum of incoming frequencies 1350, should be 900

Basic block 24 prev 23, next 25, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  23 [100.0%]  (fallthru,can_fallthru) 20 [33.3%]  (can_fallthru)
Successors:  25 [90.0%]  (fallthru,can_fallthru) 26 [10.0%]  (can_fallthru)
Registers live at start: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 43 [r14] 44 [r15]
Registers live at end: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 43 [r14] 44 [r15]
Invalid sum of incoming frequencies 1050, should be 900

Basic block 25 prev 24, next 26, loop_depth 1, count 0, freq 2025, maybe hot.
Predecessors:  24 [90.0%]  (fallthru,can_fallthru) 25 [90.0%]  (dfs_back,can_fallthru) 19 [25.0%]  (can_fallthru)
Successors:  25 [90.0%]  (dfs_back,can_fallthru) 26 [10.0%]  (fallthru,can_fallthru,loop_exit)
Registers live at start: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 43 [r14] 44 [r15]
Registers live at end: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 43 [r14] 44 [r15]
Invalid sum of incoming frequencies 2783, should be 2025

Basic block 26 prev 25, next 27, loop_depth 0, count 0, freq 1111, maybe hot.
Predecessors:  24 [10.0%]  (can_fallthru) 25 [10.0%]  (fallthru,can_fallthru,loop_exit) 18 [10.0%]  (can_fallthru) 17 [10.0%]  (can_fallthru)
Successors:  35 [10.0%]  (can_fallthru) 27 [90.0%]  (fallthru,can_fallthru)
Registers live at start: 6 [bp] 7 [sp] 41 [r12] 44 [r15]
Registers live at end: 6 [bp] 7 [sp] 41 [r12] 44 [r15]
Invalid sum of incoming frequencies 504, should be 1111

Basic block 27 prev 26, next 28, loop_depth 0, count 0, freq 1000, maybe hot.
Predecessors:  26 [90.0%]  (fallthru,can_fallthru)
Successors:  28 [90.0%]  (fallthru,can_fallthru) 35 [10.0%]  (can_fallthru)
Registers live at start: 6 [bp] 7 [sp] 41 [r12] 44 [r15]
Registers live at end: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 28 prev 27, next 29, loop_depth 0, count 0, freq 600, maybe hot.
Predecessors:  27 [90.0%]  (fallthru,can_fallthru)
Successors:  29 [75.0%]  (fallthru,can_fallthru) 34 [25.0%]  (can_fallthru)
Registers live at start: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Invalid sum of incoming frequencies 900, should be 600

Basic block 29 prev 28, next 30, loop_depth 0, count 0, freq 450, maybe hot.
Predecessors:  28 [75.0%]  (fallthru,can_fallthru)
Successors:  30 [66.7%]  (fallthru,can_fallthru) 33 [33.3%]  (can_fallthru)
Registers live at start: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 30 prev 29, next 31, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  29 [66.7%]  (fallthru,can_fallthru)
Successors:  31 [50.0%]  (fallthru,can_fallthru) 32 [50.0%]  (can_fallthru)
Registers live at start: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 43 [r14] 44 [r15]
Invalid sum of incoming frequencies 300, should be 900

Basic block 31 prev 30, next 32, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  30 [50.0%]  (fallthru,can_fallthru)
Successors:  32 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 6 [bp] 7 [sp] 41 [r12] 43 [r14] 44 [r15]
Registers live at end: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 43 [r14] 44 [r15]
Invalid sum of incoming frequencies 450, should be 900

Basic block 32 prev 31, next 33, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  31 [100.0%]  (fallthru,can_fallthru) 30 [50.0%]  (can_fallthru)
Successors:  33 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 43 [r14] 44 [r15]
Registers live at end: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 43 [r14] 44 [r15]
Invalid sum of incoming frequencies 1350, should be 900

Basic block 33 prev 32, next 34, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  32 [100.0%]  (fallthru,can_fallthru) 29 [33.3%]  (can_fallthru)
Successors:  34 [90.0%]  (fallthru,can_fallthru) 35 [10.0%]  (can_fallthru)
Registers live at start: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 43 [r14] 44 [r15]
Registers live at end: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 43 [r14] 44 [r15]
Invalid sum of incoming frequencies 1050, should be 900

Basic block 34 prev 33, next 35, loop_depth 1, count 0, freq 2025, maybe hot.
Predecessors:  33 [90.0%]  (fallthru,can_fallthru) 34 [90.0%]  (dfs_back,can_fallthru) 28 [25.0%]  (can_fallthru)
Successors:  34 [90.0%]  (dfs_back,can_fallthru) 35 [10.0%]  (fallthru,can_fallthru,loop_exit)
Registers live at start: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 43 [r14] 44 [r15]
Registers live at end: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 43 [r14] 44 [r15]
Invalid sum of incoming frequencies 2783, should be 2025

Basic block 35 prev 34, next 36, loop_depth 0, count 0, freq 1111, maybe hot.
Predecessors:  33 [10.0%]  (can_fallthru) 34 [10.0%]  (fallthru,can_fallthru,loop_exit) 27 [10.0%]  (can_fallthru) 26 [10.0%]  (can_fallthru)
Successors:  52 [10.0%]  (can_fallthru) 36 [90.0%]  (fallthru,can_fallthru)
Registers live at start: 6 [bp] 7 [sp] 41 [r12] 44 [r15]
Registers live at end: 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 41 [r12]
Invalid sum of incoming frequencies 504, should be 1111

Basic block 36 prev 35, next 37, loop_depth 0, count 0, freq 1000, maybe hot.
Predecessors:  35 [90.0%]  (fallthru,can_fallthru)
Successors:  37 [90.0%]  (fallthru,can_fallthru) 52 [10.0%]  (can_fallthru)
Registers live at start: 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 41 [r12]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 41 [r12]

Basic block 37 prev 36, next 38, loop_depth 0, count 0, freq 771, maybe hot.
Predecessors:  36 [90.0%]  (fallthru,can_fallthru)
Successors:  38 [87.5%]  (fallthru,can_fallthru) 51 [12.5%]  (can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 41 [r12]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 41 [r12]
Invalid sum of incoming frequencies 900, should be 771

Basic block 38 prev 37, next 39, loop_depth 0, count 0, freq 750, maybe hot.
Predecessors:  37 [87.5%]  (fallthru,can_fallthru)
Successors:  39 [85.7%]  (fallthru,can_fallthru) 50 [14.3%]  (can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 41 [r12]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 41 [r12]

Basic block 39 prev 38, next 40, loop_depth 0, count 0, freq 720, maybe hot.
Predecessors:  38 [85.7%]  (fallthru,can_fallthru)
Successors:  40 [83.3%]  (fallthru,can_fallthru) 49 [16.7%]  (can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 41 [r12]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 41 [r12]

Basic block 40 prev 39, next 41, loop_depth 0, count 0, freq 675, maybe hot.
Predecessors:  39 [83.3%]  (fallthru,can_fallthru)
Successors:  41 [80.0%]  (fallthru,can_fallthru) 48 [20.0%]  (can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 41 [r12]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 41 [r12]

Basic block 41 prev 40, next 42, loop_depth 0, count 0, freq 600, maybe hot.
Predecessors:  40 [80.0%]  (fallthru,can_fallthru)
Successors:  42 [75.0%]  (fallthru,can_fallthru) 47 [25.0%]  (can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 41 [r12]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 41 [r12]

Basic block 42 prev 41, next 43, loop_depth 0, count 0, freq 450, maybe hot.
Predecessors:  41 [75.0%]  (fallthru,can_fallthru)
Successors:  43 [66.7%]  (fallthru,can_fallthru) 46 [33.3%]  (can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 41 [r12]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 41 [r12]

Basic block 43 prev 42, next 44, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  42 [66.7%]  (fallthru,can_fallthru)
Successors:  44 [50.0%]  (fallthru,can_fallthru) 45 [50.0%]  (can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 41 [r12]
Registers live at end: 1 [dx] 2 [cx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 41 [r12]
Invalid sum of incoming frequencies 300, should be 900

Basic block 44 prev 43, next 45, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  43 [50.0%]  (fallthru,can_fallthru)
Successors:  45 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 41 [r12]
Registers live at end: 1 [dx] 2 [cx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 41 [r12]
Invalid sum of incoming frequencies 450, should be 900

Basic block 45 prev 44, next 46, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  44 [100.0%]  (fallthru,can_fallthru) 43 [50.0%]  (can_fallthru)
Successors:  46 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 41 [r12]
Registers live at end: 1 [dx] 2 [cx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 41 [r12]
Invalid sum of incoming frequencies 1350, should be 900

Basic block 46 prev 45, next 47, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  45 [100.0%]  (fallthru,can_fallthru) 42 [33.3%]  (can_fallthru)
Successors:  47 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 41 [r12]
Registers live at end: 1 [dx] 2 [cx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 41 [r12]
Invalid sum of incoming frequencies 1050, should be 900

Basic block 47 prev 46, next 48, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  46 [100.0%]  (fallthru,can_fallthru) 41 [25.0%]  (can_fallthru)
Successors:  48 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 41 [r12]
Registers live at end: 1 [dx] 2 [cx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 41 [r12]
Invalid sum of incoming frequencies 1050, should be 900

Basic block 48 prev 47, next 49, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  47 [100.0%]  (fallthru,can_fallthru) 40 [20.0%]  (can_fallthru)
Successors:  49 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 41 [r12]
Registers live at end: 1 [dx] 2 [cx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 41 [r12]
Invalid sum of incoming frequencies 1035, should be 900

Basic block 49 prev 48, next 50, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  48 [100.0%]  (fallthru,can_fallthru) 39 [16.7%]  (can_fallthru)
Successors:  50 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 41 [r12]
Registers live at end: 1 [dx] 2 [cx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 41 [r12]
Invalid sum of incoming frequencies 1020, should be 900

Basic block 50 prev 49, next 51, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  49 [100.0%]  (fallthru,can_fallthru) 38 [14.3%]  (can_fallthru)
Successors:  51 [90.0%]  (fallthru,can_fallthru) 52 [10.0%]  (can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 41 [r12]
Registers live at end: 1 [dx] 2 [cx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 41 [r12]
Invalid sum of incoming frequencies 1007, should be 900

Basic block 51 prev 50, next 52, loop_depth 1, count 0, freq 1013, maybe hot.
Predecessors:  50 [90.0%]  (fallthru,can_fallthru) 51 [90.0%]  (dfs_back,can_fallthru) 37 [12.5%]  (can_fallthru)
Successors:  51 [90.0%]  (dfs_back,can_fallthru) 52 [10.0%]  (fallthru,can_fallthru,loop_exit)
Registers live at start: 1 [dx] 2 [cx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 41 [r12]
Registers live at end: 1 [dx] 2 [cx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 41 [r12]
Invalid sum of incoming frequencies 1818, should be 1013

Basic block 52 prev 51, next -2, loop_depth 0, count 0, freq 1111, maybe hot.
Predecessors:  50 [10.0%]  (can_fallthru) 51 [10.0%]  (fallthru,can_fallthru,loop_exit) 36 [10.0%]  (can_fallthru) 35 [10.0%]  (can_fallthru)
Successors:  EXIT [100.0%] 
Registers live at start: 6 [bp] 7 [sp] 41 [r12]
Registers live at end: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Invalid sum of incoming frequencies 402, should be 1111

(note:HI 1 0 1571 ("./CppStatUtilities.cc") 449)

(note 1571 1 1572 0 ( x (expr_list:REG_DEP_TRUE (reg:DI 5 di [ x ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 1572 1571 1573 0 ( xSize (expr_list:REG_DEP_TRUE (reg:SI 4 si [ xSize ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 1573 1572 1574 0 ( y (expr_list:REG_DEP_TRUE (reg:DI 1 dx [ y ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 1574 1573 1575 0 ( ySize (expr_list:REG_DEP_TRUE (reg:SI 2 cx [ ySize ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 1575 1574 1576 0 ( nBins (expr_list:REG_DEP_TRUE (reg:SI 37 r8 [ nBins ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 1576 1575 1577 0 ( _hmid (expr_list:REG_DEP_TRUE (reg:DI 38 r9 [ _hmid ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 1577 1576 1578 0 ( _hx (expr_list:REG_DEP_TRUE (mem/f/c/i:DI (reg/f:DI 16 argp) [23 _hx+0 S8 A64])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 1578 1577 13 0 ( _hy (expr_list:REG_DEP_TRUE (mem/f/c/i:DI (plus:DI (reg/f:DI 16 argp)
            (const_int 8 [0x8])) [23 _hy+0 S8 A64])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 0, registers live: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note:HI 13 1578 11 0 [bb 0] NOTE_INSN_BASIC_BLOCK)

(note:HI 11 13 34 0 NOTE_INSN_FUNCTION_BEG)

(note:HI 34 11 1518 0 NOTE_INSN_DELETED)

(insn/f:TI 1518 34 4 0 ./CppStatUtilities.cc:449 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0 S8 A8])
        (reg:DI 44 r15)) 74 {*pushdi2_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 44 r15)
        (nil)))

(insn 4 1518 1519 0 ./CppStatUtilities.cc:449 (set (reg/v:SI 44 r15 [orig:88 xSize ] [88])
        (reg:SI 4 si [ xSize ])) 40 {*movsi_1} (insn_list:REG_DEP_ANTI 1518 (nil))
    (nil))

(insn/f:TI 1519 4 1520 0 ./CppStatUtilities.cc:449 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0 S8 A8])
        (reg:DI 43 r14)) 74 {*pushdi2_rex64} (insn_list:REG_DEP_TRUE 1518 (nil))
    (expr_list:REG_DEAD (reg:DI 43 r14)
        (nil)))

(insn/f:TI 1520 1519 1521 0 ./CppStatUtilities.cc:449 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0 S8 A8])
        (reg:DI 42 r13)) 74 {*pushdi2_rex64} (insn_list:REG_DEP_TRUE 1518 (insn_list:REG_DEP_TRUE 1519 (nil)))
    (expr_list:REG_DEAD (reg:DI 42 r13)
        (nil)))

(insn/f:TI 1521 1520 1522 0 ./CppStatUtilities.cc:449 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0 S8 A8])
        (reg:DI 41 r12)) 74 {*pushdi2_rex64} (insn_list:REG_DEP_TRUE 1518 (insn_list:REG_DEP_TRUE 1519 (insn_list:REG_DEP_TRUE 1520 (nil))))
    (expr_list:REG_DEAD (reg:DI 41 r12)
        (nil)))

(insn/f:TI 1522 1521 1523 0 ./CppStatUtilities.cc:449 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0 S8 A8])
        (reg:DI 6 bp)) 74 {*pushdi2_rex64} (insn_list:REG_DEP_TRUE 1518 (insn_list:REG_DEP_TRUE 1519 (insn_list:REG_DEP_TRUE 1520 (insn_list:REG_DEP_TRUE 1521 (nil)))))
    (expr_list:REG_DEAD (reg:DI 6 bp)
        (nil)))

(insn/f:TI 1523 1522 1524 0 ./CppStatUtilities.cc:449 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0 S8 A8])
        (reg:DI 3 bx)) 74 {*pushdi2_rex64} (insn_list:REG_DEP_TRUE 1518 (insn_list:REG_DEP_TRUE 1519 (insn_list:REG_DEP_TRUE 1520 (insn_list:REG_DEP_TRUE 1521 (insn_list:REG_DEP_TRUE 1522 (nil))))))
    (expr_list:REG_DEAD (reg:DI 3 bx)
        (nil)))

(insn/f:TI 1524 1523 1525 0 ./CppStatUtilities.cc:449 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int -72 [0xffffffffffffffb8])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) 762 {pro_epilogue_adjust_stack_rex64} (insn_list:REG_DEP_TRUE 1518 (insn_list:REG_DEP_TRUE 1519 (insn_list:REG_DEP_TRUE 1520 (insn_list:REG_DEP_TRUE 1521 (insn_list:REG_DEP_TRUE 1522 (insn_list:REG_DEP_TRUE 1523 (nil)))))))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(note 1525 1524 5 0 NOTE_INSN_PROLOGUE_END)

(insn:TI 5 1525 6 0 ./CppStatUtilities.cc:449 (set (mem/f/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 24 [0x18])) [29 y+0 S8 A8])
        (reg:DI 1 dx [ y ])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 1524 (nil))
    (expr_list:REG_DEAD (reg:DI 1 dx [ y ])
        (nil)))

(insn 6 5 7 0 ./CppStatUtilities.cc:449 (set (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                (const_int 20 [0x14])) [30 ySize+0 S4 A8])
        (reg:SI 2 cx [ ySize ])) 40 {*movsi_1} (insn_list:REG_DEP_TRUE 1524 (nil))
    (expr_list:REG_DEAD (reg:SI 2 cx [ ySize ])
        (nil)))

(insn:TI 7 6 8 0 ./CppStatUtilities.cc:449 (set (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                (const_int 16 [0x10])) [31 nBins+0 S4 A8])
        (reg:SI 37 r8 [ nBins ])) 40 {*movsi_1} (insn_list:REG_DEP_TRUE 1524 (nil))
    (expr_list:REG_DEAD (reg:SI 37 r8 [ nBins ])
        (nil)))

(insn 8 7 3 0 ./CppStatUtilities.cc:449 (set (mem/f/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])) [32 _hmid+0 S8 A8])
        (reg:DI 38 r9 [ _hmid ])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 1524 (nil))
    (expr_list:REG_DEAD (reg:DI 38 r9 [ _hmid ])
        (nil)))

(insn:TI 3 8 15 0 ./CppStatUtilities.cc:449 (set (mem/f/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 32 [0x20])) [28 x+0 S8 A8])
        (reg:DI 5 di [ x ])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 1524 (nil))
    (nil))

(note:HI 15 3 18 0 ("./CppStatUtilities.cc") 451)

(call_insn:TI 18 15 1584 0 ./CppStatUtilities.cc:451 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("min") [flags 0x41] <function_decl 0x2b5eb631ee00 min>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_ANTI 1518 (insn_list:REG_DEP_ANTI 1519 (insn_list:REG_DEP_ANTI 1520 (insn_list:REG_DEP_ANTI 1521 (insn_list:REG_DEP_ANTI 1522 (insn_list:REG_DEP_ANTI 1523 (insn_list:REG_DEP_ANTI 8 (insn_list:REG_DEP_ANTI 7 (insn_list:REG_DEP_ANTI 3 (insn_list:REG_DEP_ANTI 4 (insn_list:REG_DEP_ANTI 6 (insn_list:REG_DEP_ANTI 5 (insn_list:REG_DEP_TRUE 1524 (nil))))))))))))))
    (expr_list:REG_DEAD (reg:SI 4 si [ xSize ])
        (expr_list:REG_DEAD (reg:DI 5 di [ x ])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di [ x ]))
        (expr_list:REG_DEP_TRUE (use (reg:SI 4 si [ xSize ]))
            (nil))))

(note 1584 18 1583 0 ( _hmid (expr_list:REG_DEP_TRUE (mem/c:DI (plus:DI (reg/f:DI 16 argp)
            (const_int -120 [0xffffffffffffff88])) [32 _hmid+0 S8 A8])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 1583 1584 1582 0 ( nBins (expr_list:REG_DEP_TRUE (mem/c:SI (plus:DI (reg/f:DI 16 argp)
            (const_int -112 [0xffffffffffffff90])) [31 nBins+0 S4 A8])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 1582 1583 1581 0 ( ySize (expr_list:REG_DEP_TRUE (mem/c:SI (plus:DI (reg/f:DI 16 argp)
            (const_int -108 [0xffffffffffffff94])) [30 ySize+0 S4 A8])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 1581 1582 1580 0 ( y (expr_list:REG_DEP_TRUE (mem/c:DI (plus:DI (reg/f:DI 16 argp)
            (const_int -104 [0xffffffffffffff98])) [29 y+0 S8 A8])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 1580 1581 1579 0 ( xSize (expr_list:REG_DEP_TRUE (reg/v:SI 44 r15 [orig:88 xSize ] [88])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 1579 1580 20 0 ( x (expr_list:REG_DEP_TRUE (mem/c:DI (plus:DI (reg/f:DI 16 argp)
            (const_int -96 [0xffffffffffffffa0])) [28 x+0 S8 A8])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note:HI 20 1579 22 0 ("./CppStatUtilities.cc") 452)

(insn:TI 22 20 21 0 ./CppStatUtilities.cc:452 (set (reg:DI 5 di [ x ])
        (mem/f/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 32 [0x20])) [28 x+0 S8 A8])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 3 (insn_list:REG_DEP_TRUE 1524 (insn_list:REG_DEP_ANTI 18 (nil))))
    (nil))

(insn 21 22 1544 0 ./CppStatUtilities.cc:452 (set (reg:SI 4 si [ xSize ])
        (reg/v:SI 44 r15 [orig:88 xSize ] [88])) 40 {*movsi_1} (insn_list:REG_DEP_ANTI 18 (insn_list:REG_DEP_TRUE 4 (nil)))
    (nil))

(note 1544 21 19 0 ("./CppStatUtilities.cc") 451)

(insn 19 1544 1585 0 ./CppStatUtilities.cc:451 (set (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                (const_int 48 [0x30])) [26 tmin+0 S8 A8])
        (reg:DF 21 xmm0)) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 1524 (insn_list:REG_DEP_TRUE 18 (nil)))
    (expr_list:REG_DEAD (reg:DF 21 xmm0)
        (nil)))

(note 1585 19 1545 0 ( tmin (expr_list:REG_DEP_TRUE (mem/c:DF (plus:DI (reg/f:DI 16 argp)
            (const_int -80 [0xffffffffffffffb0])) [26 tmin+0 S8 A8])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 1545 1585 23 0 ("./CppStatUtilities.cc") 452)

(call_insn:TI 23 1545 25 0 ./CppStatUtilities.cc:452 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("max") [flags 0x41] <function_decl 0x2b5eb631ef00 max>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_ANTI 8 (insn_list:REG_DEP_ANTI 7 (insn_list:REG_DEP_ANTI 19 (insn_list:REG_DEP_ANTI 6 (insn_list:REG_DEP_ANTI 5 (insn_list:REG_DEP_TRUE 1524 (insn_list:REG_DEP_TRUE 22 (insn_list:REG_DEP_TRUE 21 (insn_list:REG_DEP_ANTI 18 (nil))))))))))
    (expr_list:REG_DEAD (reg:SI 4 si [ xSize ])
        (expr_list:REG_DEAD (reg:DI 5 di [ x ])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di [ x ]))
        (expr_list:REG_DEP_TRUE (use (reg:SI 4 si [ xSize ]))
            (nil))))

(note:HI 25 23 26 0 ("./CppStatUtilities.cc") 454)

(insn:TI 26 25 27 0 ./CppStatUtilities.cc:454 (set (reg:SI 4 si [ ySize ])
        (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                (const_int 20 [0x14])) [30 ySize+0 S4 A8])) 40 {*movsi_1} (insn_list:REG_DEP_OUTPUT 21 (insn_list:REG_DEP_TRUE 1524 (insn_list:REG_DEP_ANTI 23 (nil))))
    (nil))

(insn 27 26 1546 0 ./CppStatUtilities.cc:454 (set (reg:DI 5 di [ y ])
        (mem/f/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 24 [0x18])) [29 y+0 S8 A8])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_OUTPUT 22 (insn_list:REG_DEP_TRUE 1524 (insn_list:REG_DEP_ANTI 23 (nil))))
    (nil))

(note 1546 27 24 0 ("./CppStatUtilities.cc") 452)

(insn 24 1546 1586 0 ./CppStatUtilities.cc:452 (set (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                (const_int 64 [0x40])) [24 dt+0 S8 A8])
        (reg:DF 21 xmm0)) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 1524 (insn_list:REG_DEP_TRUE 23 (nil)))
    (expr_list:REG_DEAD (reg:DF 21 xmm0)
        (nil)))

(note 1586 24 1547 0 ( dt (expr_list:REG_DEP_TRUE (mem/c:DF (plus:DI (reg/f:DI 16 argp)
            (const_int -64 [0xffffffffffffffc0])) [24 dt+0 S8 A8])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 1547 1586 28 0 ("./CppStatUtilities.cc") 454)

(call_insn:TI 28 1547 30 0 ./CppStatUtilities.cc:454 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("min") [flags 0x41] <function_decl 0x2b5eb631ee00 min>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_ANTI 8 (insn_list:REG_DEP_ANTI 7 (insn_list:REG_DEP_ANTI 24 (insn_list:REG_DEP_ANTI 6 (insn_list:REG_DEP_ANTI 5 (insn_list:REG_DEP_TRUE 1524 (insn_list:REG_DEP_TRUE 27 (insn_list:REG_DEP_TRUE 26 (insn_list:REG_DEP_ANTI 23 (nil))))))))))
    (expr_list:REG_DEAD (reg:SI 4 si [ ySize ])
        (expr_list:REG_DEAD (reg:DI 5 di [ y ])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di [ y ]))
        (expr_list:REG_DEP_TRUE (use (reg:SI 4 si [ ySize ]))
            (nil))))

(note:HI 30 28 31 0 ("./CppStatUtilities.cc") 455)

(insn:TI 31 30 32 0 ./CppStatUtilities.cc:455 (set (reg:SI 4 si [ ySize ])
        (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                (const_int 20 [0x14])) [30 ySize+0 S4 A8])) 40 {*movsi_1} (insn_list:REG_DEP_OUTPUT 26 (insn_list:REG_DEP_TRUE 1524 (insn_list:REG_DEP_ANTI 28 (nil))))
    (nil))

(insn 32 31 1548 0 ./CppStatUtilities.cc:455 (set (reg:DI 5 di [ y ])
        (mem/f/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 24 [0x18])) [29 y+0 S8 A8])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_OUTPUT 27 (insn_list:REG_DEP_TRUE 1524 (insn_list:REG_DEP_ANTI 28 (nil))))
    (nil))

(note 1548 32 29 0 ("./CppStatUtilities.cc") 454)

(insn 29 1548 1587 0 ./CppStatUtilities.cc:454 (set (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                (const_int 40 [0x28])) [27 ymin+0 S8 A8])
        (reg:DF 21 xmm0)) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 1524 (insn_list:REG_DEP_TRUE 28 (nil)))
    (expr_list:REG_DEAD (reg:DF 21 xmm0)
        (nil)))

(note 1587 29 1549 0 ( ymin (expr_list:REG_DEP_TRUE (mem/c:DF (plus:DI (reg/f:DI 16 argp)
            (const_int -88 [0xffffffffffffffa8])) [27 ymin+0 S8 A8])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 1549 1587 33 0 ("./CppStatUtilities.cc") 455)

(call_insn:TI 33 1549 35 0 ./CppStatUtilities.cc:455 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("max") [flags 0x41] <function_decl 0x2b5eb631ef00 max>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_ANTI 8 (insn_list:REG_DEP_ANTI 7 (insn_list:REG_DEP_ANTI 29 (insn_list:REG_DEP_ANTI 6 (insn_list:REG_DEP_ANTI 5 (insn_list:REG_DEP_TRUE 1524 (insn_list:REG_DEP_TRUE 32 (insn_list:REG_DEP_TRUE 31 (insn_list:REG_DEP_ANTI 28 (nil))))))))))
    (expr_list:REG_DEAD (reg:SI 4 si [ ySize ])
        (expr_list:REG_DEAD (reg:DI 5 di [ y ])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di [ y ]))
        (expr_list:REG_DEP_TRUE (use (reg:SI 4 si [ ySize ]))
            (nil))))

(note:HI 35 33 1460 0 ("./CppStatUtilities.cc") 457)

(insn:TI 1460 35 67 0 ./CppStatUtilities.cc:457 (set (reg:DF 25 xmm4)
        (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                (const_int 48 [0x30])) [26 tmin+0 S8 A8])) 94 {*movdf_integer} (insn_list:REG_DEP_OUTPUT 18 (insn_list:REG_DEP_OUTPUT 23 (insn_list:REG_DEP_OUTPUT 28 (insn_list:REG_DEP_TRUE 1524 (insn_list:REG_DEP_ANTI 33 (nil))))))
    (nil))

(note:HI 67 1460 68 0 ("./CppStatUtilities.cc") 460)

(insn 68 67 51 0 ./CppStatUtilities.cc:460 (set (reg:DI 3 bx [orig:86 D.35109 ] [86])
        (sign_extend:DI (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                    (const_int 16 [0x10])) [31 nBins+0 S4 A8]))) 115 {extendsidi2_rex64} (insn_list:REG_DEP_ANTI 1523 (insn_list:REG_DEP_TRUE 1524 (insn_list:REG_DEP_ANTI 33 (nil))))
    (nil))

(note:HI 51 68 1462 0 ("./CppStatUtilities.cc") 458)

(insn:TI 1462 51 1550 0 ./CppStatUtilities.cc:458 (set (reg:DF 24 xmm3)
        (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                (const_int 64 [0x40])) [24 dt+0 S8 A8])) 94 {*movdf_integer} (insn_list:REG_DEP_OUTPUT 18 (insn_list:REG_DEP_OUTPUT 23 (insn_list:REG_DEP_OUTPUT 28 (insn_list:REG_DEP_TRUE 1524 (insn_list:REG_DEP_ANTI 33 (nil))))))
    (nil))

(note 1550 1462 251 0 ("./CppStatUtilities.cc") 457)

(insn:TI 251 1550 1551 0 ./CppStatUtilities.cc:457 (set (reg:DF 25 xmm4)
        (unspec:DF [
                (reg:DF 25 xmm4)
                (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                        (const_int 40 [0x28])) [27 ymin+0 S8 A8])
            ] 51)) 759 {*ieee_smindf3} (insn_list:REG_DEP_TRUE 1460 (insn_list:REG_DEP_TRUE 1524 (insn_list:REG_DEP_ANTI 33 (nil))))
    (nil))

(note 1551 251 252 0 ("./CppStatUtilities.cc") 458)

(insn:TI 252 1551 1552 0 ./CppStatUtilities.cc:458 (set (reg:DF 24 xmm3)
        (unspec:DF [
                (reg:DF 24 xmm3)
                (reg:DF 21 xmm0)
            ] 52)) 760 {*ieee_smaxdf3} (insn_list:REG_DEP_TRUE 1462 (insn_list:REG_DEP_TRUE 33 (nil)))
    (expr_list:REG_DEAD (reg:DF 21 xmm0)
        (nil)))

(note 1552 252 1517 0 ("./CppStatUtilities.cc") 460)

(insn:TI 1517 1552 1553 0 ./CppStatUtilities.cc:460 (set (reg:DI 5 di [95])
        (mult:DI (reg:DI 3 bx [orig:86 D.35109 ] [86])
            (const_int 8 [0x8]))) 196 {*lea_2_rex64} (insn_list:REG_DEP_ANTI 33 (insn_list:REG_DEP_OUTPUT 32 (insn_list:REG_DEP_TRUE 68 (nil))))
    (nil))

(note 1553 1517 1463 0 ("./CppStatUtilities.cc") 458)

(insn:TI 1463 1553 1554 0 ./CppStatUtilities.cc:458 (set (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                (const_int 64 [0x40])) [24 dt+0 S8 A8])
        (reg:DF 24 xmm3)) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 252 (insn_list:REG_DEP_TRUE 1524 (insn_list:REG_DEP_ANTI 33 (insn_list:REG_DEP_ANTI 1462 (nil)))))
    (expr_list:REG_DEAD (reg:DF 24 xmm3)
        (nil)))

(note 1554 1463 1461 0 ("./CppStatUtilities.cc") 457)

(insn:TI 1461 1554 1555 0 ./CppStatUtilities.cc:457 (set (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                (const_int 48 [0x30])) [26 tmin+0 S8 A8])
        (reg:DF 25 xmm4)) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 251 (insn_list:REG_DEP_TRUE 1524 (insn_list:REG_DEP_ANTI 33 (insn_list:REG_DEP_ANTI 1460 (nil)))))
    (expr_list:REG_DEAD (reg:DF 25 xmm4)
        (nil)))

(note 1555 1461 71 0 ("./CppStatUtilities.cc") 460)

(call_insn:TI 71 1555 75 0 ./CppStatUtilities.cc:460 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("malloc") [flags 0x41] <function_decl 0x2b5eb3cce100 malloc>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_ANTI 1460 (insn_list:REG_DEP_ANTI 1462 (insn_list:REG_DEP_ANTI 68 (insn_list:REG_DEP_OUTPUT 18 (insn_list:REG_DEP_OUTPUT 23 (insn_list:REG_DEP_OUTPUT 28 (insn_list:REG_DEP_ANTI 8 (insn_list:REG_DEP_ANTI 7 (insn_list:REG_DEP_ANTI 1461 (insn_list:REG_DEP_ANTI 251 (insn_list:REG_DEP_ANTI 1463 (insn_list:REG_DEP_ANTI 252 (insn_list:REG_DEP_OUTPUT 31 (insn_list:REG_DEP_ANTI 6 (insn_list:REG_DEP_ANTI 5 (insn_list:REG_DEP_TRUE 1524 (insn_list:REG_DEP_TRUE 1517 (insn_list:REG_DEP_ANTI 33 (nil)))))))))))))))))))
    (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))

(note:HI 75 71 76 0 ("./CppStatUtilities.cc") 461)

(insn:TI 76 75 77 0 ./CppStatUtilities.cc:461 (set (reg:DI 4 si)
        (const_int 8 [0x8])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 33 (insn_list:REG_DEP_OUTPUT 71 (insn_list:REG_DEP_OUTPUT 31 (nil))))
    (nil))

(insn 77 76 1556 0 ./CppStatUtilities.cc:461 (set (reg:DI 5 di [ D.35109 ])
        (reg:DI 3 bx [orig:86 D.35109 ] [86])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 71 (insn_list:REG_DEP_OUTPUT 1517 (insn_list:REG_DEP_TRUE 68 (nil))))
    (nil))

(note 1556 77 74 0 ("./CppStatUtilities.cc") 460)

(insn 74 1556 1588 0 ./CppStatUtilities.cc:460 (set (mem/f/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 56 [0x38])) [25 hmid+0 S8 A8])
        (reg/f:DI 0 ax [orig:58 ivtmp.606 ] [58])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 1524 (insn_list:REG_DEP_TRUE 71 (nil)))
    (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:58 ivtmp.606 ] [58])
        (nil)))

(note 1588 74 1557 0 ( hmid (expr_list:REG_DEP_TRUE (mem/c:DI (plus:DI (reg/f:DI 16 argp)
            (const_int -72 [0xffffffffffffffb8])) [25 hmid+0 S8 A8])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 1557 1588 78 0 ("./CppStatUtilities.cc") 461)

(call_insn:TI 78 1557 82 0 ./CppStatUtilities.cc:461 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("calloc") [flags 0x41] <function_decl 0x2b5eb3cbd200 calloc>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_ANTI 8 (insn_list:REG_DEP_ANTI 7 (insn_list:REG_DEP_ANTI 1461 (insn_list:REG_DEP_OUTPUT 251 (insn_list:REG_DEP_ANTI 1463 (insn_list:REG_DEP_ANTI 252 (insn_list:REG_DEP_OUTPUT 33 (insn_list:REG_DEP_ANTI 6 (insn_list:REG_DEP_ANTI 5 (insn_list:REG_DEP_ANTI 74 (insn_list:REG_DEP_TRUE 1524 (insn_list:REG_DEP_TRUE 77 (insn_list:REG_DEP_TRUE 76 (insn_list:REG_DEP_ANTI 71 (nil)))))))))))))))
    (expr_list:REG_DEAD (reg:DI 4 si)
        (expr_list:REG_DEAD (reg:DI 5 di [ D.35109 ])
            (expr_list:REG_EH_REGION (const_int 0 [0x0])
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di [ D.35109 ]))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (nil))))

(note:HI 82 78 83 0 ("./CppStatUtilities.cc") 462)

(insn:TI 83 82 84 0 ./CppStatUtilities.cc:462 (set (reg:DI 4 si)
        (const_int 8 [0x8])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 78 (insn_list:REG_DEP_OUTPUT 76 (nil)))
    (nil))

(insn 84 83 1558 0 ./CppStatUtilities.cc:462 (set (reg:DI 5 di [ D.35109 ])
        (reg:DI 3 bx [orig:86 D.35109 ] [86])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 78 (insn_list:REG_DEP_OUTPUT 77 (insn_list:REG_DEP_TRUE 68 (nil))))
    (expr_list:REG_DEAD (reg:DI 3 bx [orig:86 D.35109 ] [86])
        (nil)))

(note 1558 84 79 0 ("./CppStatUtilities.cc") 461)

(insn 79 1558 1559 0 ./CppStatUtilities.cc:461 (set (reg/f:DI 41 r12 [97])
        (reg:DI 0 ax)) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 1521 (insn_list:REG_DEP_TRUE 78 (nil)))
    (expr_list:REG_DEAD (reg:DI 0 ax)
        (expr_list:REG_NOALIAS (reg/f:DI 41 r12 [97])
            (nil))))

(note 1559 79 85 0 ("./CppStatUtilities.cc") 462)

(call_insn:TI 85 1559 89 0 ./CppStatUtilities.cc:462 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("calloc") [flags 0x41] <function_decl 0x2b5eb3cbd200 calloc>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_ANTI 8 (insn_list:REG_DEP_ANTI 7 (insn_list:REG_DEP_ANTI 1461 (insn_list:REG_DEP_OUTPUT 251 (insn_list:REG_DEP_ANTI 1463 (insn_list:REG_DEP_ANTI 252 (insn_list:REG_DEP_OUTPUT 33 (insn_list:REG_DEP_ANTI 6 (insn_list:REG_DEP_ANTI 5 (insn_list:REG_DEP_ANTI 79 (insn_list:REG_DEP_TRUE 1524 (insn_list:REG_DEP_TRUE 84 (insn_list:REG_DEP_TRUE 83 (insn_list:REG_DEP_ANTI 78 (nil)))))))))))))))
    (expr_list:REG_DEAD (reg:DI 4 si)
        (expr_list:REG_DEAD (reg:DI 5 di [ D.35109 ])
            (expr_list:REG_EH_REGION (const_int 0 [0x0])
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di [ D.35109 ]))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (nil))))

(note:HI 89 85 91 0 ("./CppStatUtilities.cc") 464)

(insn 91 89 1464 0 ./CppStatUtilities.cc:464 (set (reg:DF 21 xmm0 [100])
        (float:DF (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                    (const_int 16 [0x10])) [31 nBins+0 S4 A8]))) 175 {*floatsidf2_sse} (insn_list:REG_DEP_ANTI 252 (insn_list:REG_DEP_OUTPUT 71 (insn_list:REG_DEP_OUTPUT 78 (insn_list:REG_DEP_OUTPUT 33 (insn_list:REG_DEP_TRUE 1524 (insn_list:REG_DEP_ANTI 85 (nil)))))))
    (nil))

(insn:TI 1464 91 93 0 ./CppStatUtilities.cc:464 (set (reg:DF 23 xmm2)
        (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                (const_int 64 [0x40])) [24 dt+0 S8 A8])) 94 {*movdf_integer} (insn_list:REG_DEP_OUTPUT 18 (insn_list:REG_DEP_OUTPUT 23 (insn_list:REG_DEP_OUTPUT 28 (insn_list:REG_DEP_OUTPUT 33 (insn_list:REG_DEP_OUTPUT 71 (insn_list:REG_DEP_OUTPUT 78 (insn_list:REG_DEP_TRUE 1524 (insn_list:REG_DEP_ANTI 85 (nil)))))))))
    (nil))

(note:HI 93 1464 1542 0 ("./CppStatUtilities.cc") 469)

(insn 1542 93 1560 0 ./CppStatUtilities.cc:469 (set (reg:SI 42 r13)
        (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                (const_int 16 [0x10])) [31 nBins+0 S4 A8])) 40 {*movsi_1} (insn_list:REG_DEP_ANTI 1520 (insn_list:REG_DEP_TRUE 1524 (insn_list:REG_DEP_ANTI 85 (nil))))
    (nil))

(note 1560 1542 86 0 ("./CppStatUtilities.cc") 462)

(insn:TI 86 1560 1561 0 ./CppStatUtilities.cc:462 (set (reg/f:DI 6 bp [98])
        (reg:DI 0 ax)) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 1522 (insn_list:REG_DEP_TRUE 85 (nil)))
    (expr_list:REG_DEAD (reg:DI 0 ax)
        (expr_list:REG_NOALIAS (reg/f:DI 6 bp [98])
            (nil))))

(note 1561 86 90 0 ("./CppStatUtilities.cc") 464)

(insn:TI 90 1561 1562 0 ./CppStatUtilities.cc:464 (set (reg:DF 23 xmm2)
        (minus:DF (reg:DF 23 xmm2)
            (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                    (const_int 48 [0x30])) [26 tmin+0 S8 A8]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 1464 (insn_list:REG_DEP_TRUE 1524 (insn_list:REG_DEP_ANTI 85 (nil))))
    (nil))

(note 1562 90 1543 0 ("./CppStatUtilities.cc") 469)

(insn:TI 1543 1562 1563 0 ./CppStatUtilities.cc:469 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg:SI 42 r13)
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (insn_list:REG_DEP_OUTPUT 1524 (insn_list:REG_DEP_OUTPUT 18 (insn_list:REG_DEP_OUTPUT 23 (insn_list:REG_DEP_OUTPUT 28 (insn_list:REG_DEP_OUTPUT 33 (insn_list:REG_DEP_OUTPUT 71 (insn_list:REG_DEP_OUTPUT 78 (insn_list:REG_DEP_OUTPUT 85 (insn_list:REG_DEP_TRUE 1542 (nil))))))))))
    (expr_list:REG_DEAD (reg:SI 42 r13)
        (nil)))

(note 1563 1543 1465 0 ("./CppStatUtilities.cc") 464)

(insn:TI 1465 1563 1466 0 ./CppStatUtilities.cc:464 (set (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                (const_int 64 [0x40])) [24 dt+0 S8 A8])
        (reg:DF 23 xmm2)) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 90 (insn_list:REG_DEP_TRUE 1524 (insn_list:REG_DEP_ANTI 85 (insn_list:REG_DEP_ANTI 1464 (nil)))))
    (expr_list:REG_DEAD (reg:DF 23 xmm2)
        (nil)))

(insn:TI 1466 1465 92 0 ./CppStatUtilities.cc:464 (set (reg:DF 22 xmm1)
        (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                (const_int 64 [0x40])) [24 dt+0 S8 A8])) 94 {*movdf_integer} (insn_list:REG_DEP_OUTPUT 18 (insn_list:REG_DEP_OUTPUT 23 (insn_list:REG_DEP_OUTPUT 28 (insn_list:REG_DEP_OUTPUT 33 (insn_list:REG_DEP_OUTPUT 71 (insn_list:REG_DEP_OUTPUT 78 (insn_list:REG_DEP_TRUE 1524 (insn_list:REG_DEP_ANTI 85 (insn_list:REG_DEP_TRUE 1465 (nil))))))))))
    (nil))

(insn:TI 92 1466 1467 0 ./CppStatUtilities.cc:464 (set (reg:DF 22 xmm1)
        (div:DF (reg:DF 22 xmm1)
            (reg:DF 21 xmm0 [100]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 1466 (insn_list:REG_DEP_TRUE 91 (nil)))
    (expr_list:REG_DEAD (reg:DF 21 xmm0 [100])
        (nil)))

(insn:TI 1467 92 1564 0 ./CppStatUtilities.cc:464 (set (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                (const_int 64 [0x40])) [24 dt+0 S8 A8])
        (reg:DF 22 xmm1)) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 92 (insn_list:REG_DEP_TRUE 1524 (insn_list:REG_DEP_ANTI 85 (insn_list:REG_DEP_OUTPUT 1465 (insn_list:REG_DEP_ANTI 1464 (insn_list:REG_DEP_ANTI 1466 (nil)))))))
    (expr_list:REG_DEAD (reg:DF 22 xmm1)
        (nil)))

(note 1564 1467 95 0 ("./CppStatUtilities.cc") 469)

(jump_insn 95 1564 230 0 ./CppStatUtilities.cc:469 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 114)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 1518 (insn_list:REG_DEP_ANTI 1519 (insn_list:REG_DEP_ANTI 1520 (insn_list:REG_DEP_ANTI 1521 (insn_list:REG_DEP_ANTI 1522 (insn_list:REG_DEP_ANTI 1523 (insn_list:REG_DEP_ANTI 1524 (insn_list:REG_DEP_ANTI 3 (insn_list:REG_DEP_ANTI 4 (insn_list:REG_DEP_ANTI 5 (insn_list:REG_DEP_ANTI 6 (insn_list:REG_DEP_ANTI 7 (insn_list:REG_DEP_ANTI 8 (insn_list:REG_DEP_ANTI 18 (insn_list:REG_DEP_ANTI 19 (insn_list:REG_DEP_ANTI 21 (insn_list:REG_DEP_ANTI 22 (insn_list:REG_DEP_ANTI 23 (insn_list:REG_DEP_ANTI 24 (insn_list:REG_DEP_ANTI 26 (insn_list:REG_DEP_ANTI 27 (insn_list:REG_DEP_ANTI 28 (insn_list:REG_DEP_ANTI 29 (insn_list:REG_DEP_ANTI 31 (insn_list:REG_DEP_ANTI 32 (insn_list:REG_DEP_ANTI 33 (insn_list:REG_DEP_ANTI 1460 (insn_list:REG_DEP_ANTI 251 (insn_list:REG_DEP_ANTI 1461 (insn_list:REG_DEP_ANTI 1462 (insn_list:REG_DEP_ANTI 252 (insn_list:REG_DEP_ANTI 1463 (insn_list:REG_DEP_ANTI 68 (insn_list:REG_DEP_ANTI 1517 (insn_list:REG_DEP_ANTI 71 (insn_list:REG_DEP_ANTI 74 (insn_list:REG_DEP_ANTI 76 (insn_list:REG_DEP_ANTI 77 (insn_list:REG_DEP_ANTI 78 (insn_list:REG_DEP_ANTI 79 (insn_list:REG_DEP_ANTI 83 (insn_list:REG_DEP_ANTI 84 (insn_list:REG_DEP_ANTI 86 (insn_list:REG_DEP_ANTI 1464 (insn_list:REG_DEP_ANTI 90 (insn_list:REG_DEP_ANTI 91 (insn_list:REG_DEP_ANTI 1466 (insn_list:REG_DEP_ANTI 92 (insn_list:REG_DEP_ANTI 1542 (insn_list:REG_DEP_TRUE 1543 (insn_list:REG_DEP_ANTI 85 (insn_list:REG_DEP_ANTI 1465 (insn_list:REG_DEP_ANTI 1467 (nil))))))))))))))))))))))))))))))))))))))))))))))))))))))
    (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
            (nil))))
;; End of basic block 0, registers live:
 6 [bp] 7 [sp] 41 [r12] 44 [r15]

(note:HI 230 95 97 NOTE_INSN_LOOP_END)

;; Start of basic block 1, registers live: 6 [bp] 7 [sp] 41 [r12] 44 [r15]
(note:HI 97 230 98 1 [bb 1] NOTE_INSN_BASIC_BLOCK)

(note:HI 98 97 1053 1 NOTE_INSN_DELETED)

(note:HI 1053 98 1537 1 NOTE_INSN_DELETED)

(insn:TI 1537 1053 1589 1 ./CppStatUtilities.cc:470 (parallel [
            (set (reg:DI 42 r13 [orig:67 i ] [67])
                (const_int 0 [0x0]))
            (clobber (reg:CC 17 flags))
        ]) 78 {*movdi_xor_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(note 1589 1537 1496 1 ( i (expr_list:REG_DEP_TRUE (reg:DI 42 r13 [orig:67 i ] [67])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn 1496 1589 1059 1 ./CppStatUtilities.cc:469 (set (reg:DF 22 xmm1 [orig:63 pretmp.572 ] [63])
        (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                (const_int 64 [0x40])) [24 dt+0 S8 A8])) 94 {*movdf_integer} (nil)
    (nil))

(insn:TI 1059 1496 1498 1 ./CppStatUtilities.cc:470 (set (reg:DF 23 xmm2 [103])
        (float:DF (reg:SI 42 r13 [orig:67 i ] [67]))) 175 {*floatsidf2_sse} (insn_list:REG_DEP_TRUE 1537 (nil))
    (expr_list:REG_DEAD (reg:SI 42 r13 [orig:67 i ] [67])
        (nil)))

(insn 1498 1059 99 1 ./CppStatUtilities.cc:470 (set (reg:DI 0 ax)
        (mem/f/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 56 [0x38])) [25 hmid+0 S8 A8])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn:TI 99 1498 1497 1 ./CppStatUtilities.cc:469 (set (reg:DF 22 xmm1 [orig:63 pretmp.572 ] [63])
        (mult:DF (reg:DF 22 xmm1 [orig:63 pretmp.572 ] [63])
            (mem/u/c/i:DF (symbol_ref/u:DI ("*.LC5") [flags 0x2]) [3 S8 A64]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 1496 (nil))
    (nil))

(insn 1497 99 1064 1 (set (reg:SI 2 cx [160])
        (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                (const_int 16 [0x10])) [31 nBins+0 S4 A8])) 40 {*movsi_1} (nil)
    (nil))

(insn 1064 1497 1499 1 ./CppStatUtilities.cc:469 (set (reg/v:SI 4 si [orig:163 i ] [163])
        (const_int 1 [0x1])) 40 {*movsi_1} (nil)
    (nil))

(insn:TI 1499 1064 1054 1 ./CppStatUtilities.cc:469 (set (reg/f:DI 1 dx [orig:167 ivtmp.606 ] [167])
        (reg:DI 0 ax)) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 1498 (nil))
    (nil))

(insn:TI 1054 1499 1065 1 (parallel [
            (set (reg:SI 2 cx [160])
                (plus:SI (reg:SI 2 cx [160])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (insn_list:REG_DEP_TRUE 1497 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 1065 1054 1055 1 ./CppStatUtilities.cc:469 (parallel [
            (set (reg/f:DI 1 dx [orig:167 ivtmp.606 ] [167])
                (plus:DI (reg/f:DI 1 dx [orig:167 ivtmp.606 ] [167])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_TRUE 1499 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 1055 1065 1066 1 (parallel [
            (set (reg:SI 2 cx [160])
                (and:SI (reg:SI 2 cx [160])
                    (const_int 7 [0x7])))
            (clobber (reg:CC 17 flags))
        ]) 299 {*andsi_1} (insn_list:REG_DEP_TRUE 1054 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 1066 1055 100 1 ./CppStatUtilities.cc:469 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 4 si [orig:163 i ] [163])
            (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                    (const_int 16 [0x10])) [31 nBins+0 S4 A8]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_OUTPUT 1054 (insn_list:REG_DEP_OUTPUT 1055 (insn_list:REG_DEP_OUTPUT 1537 (insn_list:REG_DEP_OUTPUT 1065 (insn_list:REG_DEP_TRUE 1064 (nil))))))
    (nil))

(insn:TI 100 1066 1060 1 ./CppStatUtilities.cc:469 (set (reg:DF 22 xmm1 [orig:63 pretmp.572 ] [63])
        (plus:DF (reg:DF 22 xmm1 [orig:63 pretmp.572 ] [63])
            (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                    (const_int 48 [0x30])) [26 tmin+0 S8 A8]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 99 (nil))
    (nil))

(insn:TI 1060 100 1061 1 ./CppStatUtilities.cc:470 (set (reg:DF 23 xmm2 [103])
        (mult:DF (reg:DF 23 xmm2 [103])
            (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                    (const_int 64 [0x40])) [24 dt+0 S8 A8]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 1059 (nil))
    (nil))

(insn:TI 1061 1060 1062 1 ./CppStatUtilities.cc:470 (set (reg:DF 23 xmm2 [103])
        (plus:DF (reg:DF 23 xmm2 [103])
            (reg:DF 22 xmm1 [orig:63 pretmp.572 ] [63]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 1060 (insn_list:REG_DEP_TRUE 100 (nil)))
    (nil))

(insn:TI 1062 1061 1067 1 ./CppStatUtilities.cc:470 (set (mem:DF (reg:DI 0 ax) [3 S8 A64])
        (reg:DF 23 xmm2 [103])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 1061 (insn_list:REG_DEP_TRUE 1498 (nil)))
    (expr_list:REG_DEAD (reg:DF 23 xmm2 [103])
        (nil)))

(jump_insn 1067 1062 1590 1 ./CppStatUtilities.cc:469 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 114)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 1496 (insn_list:REG_DEP_ANTI 99 (insn_list:REG_DEP_ANTI 100 (insn_list:REG_DEP_ANTI 1497 (insn_list:REG_DEP_ANTI 1054 (insn_list:REG_DEP_ANTI 1055 (insn_list:REG_DEP_ANTI 1537 (insn_list:REG_DEP_ANTI 1059 (insn_list:REG_DEP_ANTI 1060 (insn_list:REG_DEP_ANTI 1061 (insn_list:REG_DEP_ANTI 1498 (insn_list:REG_DEP_ANTI 1064 (insn_list:REG_DEP_ANTI 1499 (insn_list:REG_DEP_ANTI 1065 (insn_list:REG_DEP_TRUE 1066 (insn_list:REG_DEP_ANTI 1062 (nil)))))))))))))))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
            (nil))))
;; End of basic block 1, registers live:
 0 [ax] 1 [dx] 2 [cx] 4 [si] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 44 [r15]

(note 1590 1067 1228 2 ( i (expr_list:REG_DEP_TRUE (reg/v:SI 4 si [orig:163 i ] [163])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 2, registers live: 0 [ax] 1 [dx] 2 [cx] 4 [si] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 44 [r15]
(note:HI 1228 1590 1226 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn:TI 1226 1228 1227 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 2 cx [160])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (nil)
    (nil))

(jump_insn:TI 1227 1226 1206 2 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 102)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 1226 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1250 [0x4e2])
            (nil))))
;; End of basic block 2, registers live:
 0 [ax] 1 [dx] 2 [cx] 4 [si] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 44 [r15]

;; Start of basic block 3, registers live: 0 [ax] 1 [dx] 2 [cx] 4 [si] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 44 [r15]
(note:HI 1206 1227 1204 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn:TI 1204 1206 1205 3 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 2 cx [160])
            (const_int 1 [0x1]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 1205 1204 1184 3 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1449)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 1204 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1428 [0x594])
            (nil))))
;; End of basic block 3, registers live:
 0 [ax] 1 [dx] 2 [cx] 4 [si] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 44 [r15]

;; Start of basic block 4, registers live: 0 [ax] 1 [dx] 2 [cx] 4 [si] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 44 [r15]
(note:HI 1184 1205 1182 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn:TI 1182 1184 1183 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 2 cx [160])
            (const_int 2 [0x2]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 1183 1182 1162 4 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1450)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 1182 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1666 [0x682])
            (nil))))
;; End of basic block 4, registers live:
 0 [ax] 1 [dx] 2 [cx] 4 [si] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 44 [r15]

;; Start of basic block 5, registers live: 0 [ax] 1 [dx] 2 [cx] 4 [si] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 44 [r15]
(note:HI 1162 1183 1160 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn:TI 1160 1162 1161 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 2 cx [160])
            (const_int 3 [0x3]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 1161 1160 1140 5 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1451)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 1160 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 2000 [0x7d0])
            (nil))))
;; End of basic block 5, registers live:
 0 [ax] 1 [dx] 2 [cx] 4 [si] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 44 [r15]

;; Start of basic block 6, registers live: 0 [ax] 1 [dx] 2 [cx] 4 [si] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 44 [r15]
(note:HI 1140 1161 1138 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn:TI 1138 1140 1139 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 2 cx [160])
            (const_int 4 [0x4]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 1139 1138 1118 6 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1452)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 1138 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 2500 [0x9c4])
            (nil))))
;; End of basic block 6, registers live:
 0 [ax] 1 [dx] 2 [cx] 4 [si] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 44 [r15]

;; Start of basic block 7, registers live: 0 [ax] 1 [dx] 2 [cx] 4 [si] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 44 [r15]
(note:HI 1118 1139 1116 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn:TI 1116 1118 1117 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 2 cx [160])
            (const_int 5 [0x5]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 1117 1116 1096 7 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1453)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 1116 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 3333 [0xd05])
            (nil))))
;; End of basic block 7, registers live:
 0 [ax] 1 [dx] 2 [cx] 4 [si] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 44 [r15]

;; Start of basic block 8, registers live: 0 [ax] 1 [dx] 2 [cx] 4 [si] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 44 [r15]
(note:HI 1096 1117 1094 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn:TI 1094 1096 1095 8 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 2 cx [160])
            (const_int 6 [0x6]))) 5 {*cmpsi_1_insn} (nil)
    (expr_list:REG_DEAD (reg:SI 2 cx [160])
        (nil)))

(jump_insn:TI 1095 1094 1086 8 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1454)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 1094 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 8, registers live:
 0 [ax] 1 [dx] 4 [si] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 44 [r15]

;; Start of basic block 9, registers live: 0 [ax] 1 [dx] 4 [si] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 44 [r15]
(note:HI 1086 1095 1500 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn:TI 1500 1086 1082 9 ./CppStatUtilities.cc:470 (set (reg:DF 46 xmm9 [438])
        (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                (const_int 64 [0x40])) [24 dt+0 S8 A8])) 94 {*movdf_integer} (nil)
    (nil))

(insn 1082 1500 1591 9 ./CppStatUtilities.cc:469 (set (strict_low_part (reg:QI 4 si))
        (const_int 2 [0x2])) 58 {*movstrictqi_1} (nil)
    (expr_list:REG_EQUAL (const_int 2 [0x2])
        (nil)))

(note 1591 1082 1536 9 ( i (expr_list:REG_DEP_TRUE (reg:DI 42 r13 [orig:67 i ] [67])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 1536 1591 1079 9 ./CppStatUtilities.cc:469 (parallel [
            (set (reg/f:DI 1 dx [orig:167 ivtmp.606 ] [167])
                (plus:DI (reg/f:DI 1 dx [orig:167 ivtmp.606 ] [167])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 1079 1536 1080 9 ./CppStatUtilities.cc:470 (set (reg:DF 46 xmm9 [438])
        (plus:DF (reg:DF 46 xmm9 [438])
            (reg:DF 22 xmm1 [orig:63 pretmp.572 ] [63]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 1500 (nil))
    (expr_list:REG_EQUIV (mem:DF (plus:DI (reg:DI 0 ax)
                (const_int 8 [0x8])) [3 S8 A64])
        (nil)))

(insn:TI 1080 1079 1592 9 ./CppStatUtilities.cc:470 (set (mem:DF (plus:DI (reg:DI 0 ax)
                (const_int 8 [0x8])) [3 S8 A64])
        (reg:DF 46 xmm9 [438])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 1079 (nil))
    (expr_list:REG_DEAD (reg:DF 46 xmm9 [438])
        (expr_list:REG_DEAD (reg:DI 0 ax)
            (nil))))
;; End of basic block 9, registers live:
 1 [dx] 4 [si] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 44 [r15]

(note 1592 1080 1454 10 ( i (expr_list:REG_DEP_TRUE (reg:DI 42 r13 [orig:67 i ] [67])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 10, registers live: 1 [dx] 4 [si] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 44 [r15]
(code_label:HI 1454 1592 1108 10 449 "" [1 uses])

(note:HI 1108 1454 1099 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn:TI 1099 1108 1104 10 ./CppStatUtilities.cc:470 (set (reg:DF 47 xmm10 [439])
        (float:DF (reg/v:SI 4 si [orig:163 i ] [163]))) 175 {*floatsidf2_sse} (nil)
    (nil))

(insn 1104 1099 1100 10 ./CppStatUtilities.cc:469 (parallel [
            (set (reg/v:SI 4 si [orig:163 i ] [163])
                (plus:SI (reg/v:SI 4 si [orig:163 i ] [163])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (insn_list:REG_DEP_ANTI 1099 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 1100 1104 1101 10 ./CppStatUtilities.cc:470 (set (reg:DF 47 xmm10 [439])
        (mult:DF (reg:DF 47 xmm10 [439])
            (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                    (const_int 64 [0x40])) [24 dt+0 S8 A8]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 1099 (nil))
    (nil))

(insn:TI 1101 1100 1102 10 ./CppStatUtilities.cc:470 (set (reg:DF 47 xmm10 [439])
        (plus:DF (reg:DF 47 xmm10 [439])
            (reg:DF 22 xmm1 [orig:63 pretmp.572 ] [63]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 1100 (nil))
    (nil))

(insn:TI 1102 1101 1105 10 ./CppStatUtilities.cc:470 (set (mem:DF (reg/f:DI 1 dx [orig:167 ivtmp.606 ] [167]) [3 S8 A64])
        (reg:DF 47 xmm10 [439])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 1101 (nil))
    (expr_list:REG_DEAD (reg:DF 47 xmm10 [439])
        (nil)))

(insn 1105 1102 1593 10 ./CppStatUtilities.cc:469 (parallel [
            (set (reg/f:DI 1 dx [orig:167 ivtmp.606 ] [167])
                (plus:DI (reg/f:DI 1 dx [orig:167 ivtmp.606 ] [167])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 1102 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 10, registers live:
 1 [dx] 4 [si] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 44 [r15]

(note 1593 1105 1453 11 ( i (expr_list:REG_DEP_TRUE (reg/v:SI 4 si [orig:163 i ] [163])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 11, registers live: 1 [dx] 4 [si] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 44 [r15]
(code_label:HI 1453 1593 1130 11 448 "" [1 uses])

(note:HI 1130 1453 1121 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn:TI 1121 1130 1126 11 ./CppStatUtilities.cc:470 (set (reg:DF 48 xmm11 [442])
        (float:DF (reg/v:SI 4 si [orig:163 i ] [163]))) 175 {*floatsidf2_sse} (nil)
    (nil))

(insn 1126 1121 1122 11 ./CppStatUtilities.cc:469 (parallel [
            (set (reg/v:SI 4 si [orig:163 i ] [163])
                (plus:SI (reg/v:SI 4 si [orig:163 i ] [163])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (insn_list:REG_DEP_ANTI 1121 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 1122 1126 1123 11 ./CppStatUtilities.cc:470 (set (reg:DF 48 xmm11 [442])
        (mult:DF (reg:DF 48 xmm11 [442])
            (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                    (const_int 64 [0x40])) [24 dt+0 S8 A8]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 1121 (nil))
    (nil))

(insn:TI 1123 1122 1124 11 ./CppStatUtilities.cc:470 (set (reg:DF 48 xmm11 [442])
        (plus:DF (reg:DF 48 xmm11 [442])
            (reg:DF 22 xmm1 [orig:63 pretmp.572 ] [63]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 1122 (nil))
    (nil))

(insn:TI 1124 1123 1127 11 ./CppStatUtilities.cc:470 (set (mem:DF (reg/f:DI 1 dx [orig:167 ivtmp.606 ] [167]) [3 S8 A64])
        (reg:DF 48 xmm11 [442])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 1123 (nil))
    (expr_list:REG_DEAD (reg:DF 48 xmm11 [442])
        (nil)))

(insn 1127 1124 1452 11 ./CppStatUtilities.cc:469 (parallel [
            (set (reg/f:DI 1 dx [orig:167 ivtmp.606 ] [167])
                (plus:DI (reg/f:DI 1 dx [orig:167 ivtmp.606 ] [167])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 1124 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 11, registers live:
 1 [dx] 4 [si] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 44 [r15]

;; Start of basic block 12, registers live: 1 [dx] 4 [si] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 44 [r15]
(code_label:HI 1452 1127 1152 12 447 "" [1 uses])

(note:HI 1152 1452 1143 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn:TI 1143 1152 1148 12 ./CppStatUtilities.cc:470 (set (reg:DF 49 xmm12 [445])
        (float:DF (reg/v:SI 4 si [orig:163 i ] [163]))) 175 {*floatsidf2_sse} (nil)
    (nil))

(insn 1148 1143 1144 12 ./CppStatUtilities.cc:469 (parallel [
            (set (reg/v:SI 4 si [orig:163 i ] [163])
                (plus:SI (reg/v:SI 4 si [orig:163 i ] [163])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (insn_list:REG_DEP_ANTI 1143 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 1144 1148 1145 12 ./CppStatUtilities.cc:470 (set (reg:DF 49 xmm12 [445])
        (mult:DF (reg:DF 49 xmm12 [445])
            (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                    (const_int 64 [0x40])) [24 dt+0 S8 A8]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 1143 (nil))
    (nil))

(insn:TI 1145 1144 1146 12 ./CppStatUtilities.cc:470 (set (reg:DF 49 xmm12 [445])
        (plus:DF (reg:DF 49 xmm12 [445])
            (reg:DF 22 xmm1 [orig:63 pretmp.572 ] [63]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 1144 (nil))
    (nil))

(insn:TI 1146 1145 1149 12 ./CppStatUtilities.cc:470 (set (mem:DF (reg/f:DI 1 dx [orig:167 ivtmp.606 ] [167]) [3 S8 A64])
        (reg:DF 49 xmm12 [445])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 1145 (nil))
    (expr_list:REG_DEAD (reg:DF 49 xmm12 [445])
        (nil)))

(insn 1149 1146 1451 12 ./CppStatUtilities.cc:469 (parallel [
            (set (reg/f:DI 1 dx [orig:167 ivtmp.606 ] [167])
                (plus:DI (reg/f:DI 1 dx [orig:167 ivtmp.606 ] [167])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 1146 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 12, registers live:
 1 [dx] 4 [si] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 44 [r15]

;; Start of basic block 13, registers live: 1 [dx] 4 [si] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 44 [r15]
(code_label:HI 1451 1149 1174 13 446 "" [1 uses])

(note:HI 1174 1451 1165 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn:TI 1165 1174 1170 13 ./CppStatUtilities.cc:470 (set (reg:DF 50 xmm13 [448])
        (float:DF (reg/v:SI 4 si [orig:163 i ] [163]))) 175 {*floatsidf2_sse} (nil)
    (nil))

(insn 1170 1165 1166 13 ./CppStatUtilities.cc:469 (parallel [
            (set (reg/v:SI 4 si [orig:163 i ] [163])
                (plus:SI (reg/v:SI 4 si [orig:163 i ] [163])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (insn_list:REG_DEP_ANTI 1165 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 1166 1170 1167 13 ./CppStatUtilities.cc:470 (set (reg:DF 50 xmm13 [448])
        (mult:DF (reg:DF 50 xmm13 [448])
            (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                    (const_int 64 [0x40])) [24 dt+0 S8 A8]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 1165 (nil))
    (nil))

(insn:TI 1167 1166 1168 13 ./CppStatUtilities.cc:470 (set (reg:DF 50 xmm13 [448])
        (plus:DF (reg:DF 50 xmm13 [448])
            (reg:DF 22 xmm1 [orig:63 pretmp.572 ] [63]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 1166 (nil))
    (nil))

(insn:TI 1168 1167 1171 13 ./CppStatUtilities.cc:470 (set (mem:DF (reg/f:DI 1 dx [orig:167 ivtmp.606 ] [167]) [3 S8 A64])
        (reg:DF 50 xmm13 [448])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 1167 (nil))
    (expr_list:REG_DEAD (reg:DF 50 xmm13 [448])
        (nil)))

(insn 1171 1168 1450 13 ./CppStatUtilities.cc:469 (parallel [
            (set (reg/f:DI 1 dx [orig:167 ivtmp.606 ] [167])
                (plus:DI (reg/f:DI 1 dx [orig:167 ivtmp.606 ] [167])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 1168 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 13, registers live:
 1 [dx] 4 [si] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 44 [r15]

;; Start of basic block 14, registers live: 1 [dx] 4 [si] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 44 [r15]
(code_label:HI 1450 1171 1196 14 445 "" [1 uses])

(note:HI 1196 1450 1187 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn:TI 1187 1196 1192 14 ./CppStatUtilities.cc:470 (set (reg:DF 51 xmm14 [451])
        (float:DF (reg/v:SI 4 si [orig:163 i ] [163]))) 175 {*floatsidf2_sse} (nil)
    (nil))

(insn 1192 1187 1188 14 ./CppStatUtilities.cc:469 (parallel [
            (set (reg/v:SI 4 si [orig:163 i ] [163])
                (plus:SI (reg/v:SI 4 si [orig:163 i ] [163])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (insn_list:REG_DEP_ANTI 1187 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 1188 1192 1189 14 ./CppStatUtilities.cc:470 (set (reg:DF 51 xmm14 [451])
        (mult:DF (reg:DF 51 xmm14 [451])
            (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                    (const_int 64 [0x40])) [24 dt+0 S8 A8]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 1187 (nil))
    (nil))

(insn:TI 1189 1188 1190 14 ./CppStatUtilities.cc:470 (set (reg:DF 51 xmm14 [451])
        (plus:DF (reg:DF 51 xmm14 [451])
            (reg:DF 22 xmm1 [orig:63 pretmp.572 ] [63]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 1188 (nil))
    (nil))

(insn:TI 1190 1189 1193 14 ./CppStatUtilities.cc:470 (set (mem:DF (reg/f:DI 1 dx [orig:167 ivtmp.606 ] [167]) [3 S8 A64])
        (reg:DF 51 xmm14 [451])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 1189 (nil))
    (expr_list:REG_DEAD (reg:DF 51 xmm14 [451])
        (nil)))

(insn 1193 1190 1449 14 ./CppStatUtilities.cc:469 (parallel [
            (set (reg/f:DI 1 dx [orig:167 ivtmp.606 ] [167])
                (plus:DI (reg/f:DI 1 dx [orig:167 ivtmp.606 ] [167])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 1190 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 14, registers live:
 1 [dx] 4 [si] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 44 [r15]

;; Start of basic block 15, registers live: 1 [dx] 4 [si] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 44 [r15]
(code_label:HI 1449 1193 1218 15 444 "" [1 uses])

(note:HI 1218 1449 1209 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn:TI 1209 1218 1214 15 ./CppStatUtilities.cc:470 (set (reg:DF 52 xmm15 [454])
        (float:DF (reg/v:SI 4 si [orig:163 i ] [163]))) 175 {*floatsidf2_sse} (nil)
    (nil))

(insn 1214 1209 1210 15 ./CppStatUtilities.cc:469 (parallel [
            (set (reg/v:SI 4 si [orig:163 i ] [163])
                (plus:SI (reg/v:SI 4 si [orig:163 i ] [163])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (insn_list:REG_DEP_ANTI 1209 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 1210 1214 1211 15 ./CppStatUtilities.cc:470 (set (reg:DF 52 xmm15 [454])
        (mult:DF (reg:DF 52 xmm15 [454])
            (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                    (const_int 64 [0x40])) [24 dt+0 S8 A8]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 1209 (nil))
    (nil))

(insn:TI 1211 1210 1212 15 ./CppStatUtilities.cc:470 (set (reg:DF 52 xmm15 [454])
        (plus:DF (reg:DF 52 xmm15 [454])
            (reg:DF 22 xmm1 [orig:63 pretmp.572 ] [63]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 1210 (nil))
    (nil))

(insn:TI 1212 1211 1215 15 ./CppStatUtilities.cc:470 (set (mem:DF (reg/f:DI 1 dx [orig:167 ivtmp.606 ] [167]) [3 S8 A64])
        (reg:DF 52 xmm15 [454])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 1211 (nil))
    (expr_list:REG_DEAD (reg:DF 52 xmm15 [454])
        (nil)))

(insn 1215 1212 1216 15 ./CppStatUtilities.cc:469 (parallel [
            (set (reg/f:DI 1 dx [orig:167 ivtmp.606 ] [167])
                (plus:DI (reg/f:DI 1 dx [orig:167 ivtmp.606 ] [167])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 1212 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 1216 1215 1217 15 ./CppStatUtilities.cc:469 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 4 si [orig:163 i ] [163])
            (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                    (const_int 16 [0x10])) [31 nBins+0 S4 A8]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_OUTPUT 1215 (insn_list:REG_DEP_TRUE 1214 (nil)))
    (nil))

(jump_insn:TI 1217 1216 102 15 ./CppStatUtilities.cc:469 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 114)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 1209 (insn_list:REG_DEP_ANTI 1210 (insn_list:REG_DEP_ANTI 1211 (insn_list:REG_DEP_ANTI 1214 (insn_list:REG_DEP_ANTI 1215 (insn_list:REG_DEP_TRUE 1216 (insn_list:REG_DEP_ANTI 1212 (nil))))))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
            (nil))))
;; End of basic block 15, registers live:
 1 [dx] 4 [si] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 44 [r15]

;; Start of basic block 16, registers live: 1 [dx] 4 [si] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 44 [r15]
(code_label:HI 102 1217 103 16 339 "" [2 uses])

(note:HI 103 102 1502 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn:TI 1502 103 1503 16 ./CppStatUtilities.cc:469 (set (reg:SI 38 r9 [161])
        (subreg:SI (plus:DI (reg:DI 4 si [orig:163 i ] [163])
                (const_int 1 [0x1])) 0)) 194 {*lea_1_rex64} (nil)
    (nil))

(insn 1503 1502 1504 16 ./CppStatUtilities.cc:469 (set (reg:SI 37 r8 [orig:173 i ] [173])
        (subreg:SI (plus:DI (reg:DI 4 si [orig:163 i ] [163])
                (const_int 2 [0x2])) 0)) 194 {*lea_1_rex64} (nil)
    (nil))

(insn 1504 1503 1505 16 ./CppStatUtilities.cc:469 (set (reg:SI 5 di [orig:178 i ] [178])
        (subreg:SI (plus:DI (reg:DI 4 si [orig:163 i ] [163])
                (const_int 3 [0x3])) 0)) 194 {*lea_1_rex64} (nil)
    (nil))

(insn:TI 1505 1504 1506 16 ./CppStatUtilities.cc:469 (set (reg:SI 2 cx [orig:183 i ] [183])
        (subreg:SI (plus:DI (reg:DI 4 si [orig:163 i ] [163])
                (const_int 4 [0x4])) 0)) 194 {*lea_1_rex64} (nil)
    (nil))

(insn 1506 1505 1507 16 ./CppStatUtilities.cc:469 (set (reg:SI 40 r11 [orig:188 i ] [188])
        (subreg:SI (plus:DI (reg:DI 4 si [orig:163 i ] [163])
                (const_int 5 [0x5])) 0)) 194 {*lea_1_rex64} (nil)
    (nil))

(insn 1507 1506 1508 16 ./CppStatUtilities.cc:469 (set (reg:SI 3 bx [orig:193 i ] [193])
        (subreg:SI (plus:DI (reg:DI 4 si [orig:163 i ] [163])
                (const_int 6 [0x6])) 0)) 194 {*lea_1_rex64} (nil)
    (nil))

(insn:TI 1508 1507 105 16 ./CppStatUtilities.cc:469 (set (reg:SI 43 r14 [orig:198 i ] [198])
        (subreg:SI (plus:DI (reg:DI 4 si [orig:163 i ] [163])
                (const_int 7 [0x7])) 0)) 194 {*lea_1_rex64} (nil)
    (nil))

(insn 105 1508 1231 16 ./CppStatUtilities.cc:470 (set (reg:DF 23 xmm2 [164])
        (float:DF (reg/v:SI 4 si [orig:163 i ] [163]))) 175 {*floatsidf2_sse} (nil)
    (nil))

(insn:TI 1231 105 1338 16 ./CppStatUtilities.cc:470 (set (reg:DF 45 xmm8 [169])
        (float:DF (reg:SI 38 r9 [161]))) 175 {*floatsidf2_sse} (insn_list:REG_DEP_TRUE 1502 (nil))
    (expr_list:REG_DEAD (reg:SI 38 r9 [161])
        (nil)))

(insn 1338 1231 1248 16 ./CppStatUtilities.cc:469 (parallel [
            (set (reg/v:SI 4 si [orig:163 i ] [163])
                (plus:SI (reg/v:SI 4 si [orig:163 i ] [163])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (insn_list:REG_DEP_ANTI 105 (insn_list:REG_DEP_ANTI 1502 (insn_list:REG_DEP_ANTI 1503 (insn_list:REG_DEP_ANTI 1504 (insn_list:REG_DEP_ANTI 1505 (insn_list:REG_DEP_ANTI 1506 (insn_list:REG_DEP_ANTI 1507 (insn_list:REG_DEP_ANTI 1508 (nil)))))))))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 1248 1338 1265 16 ./CppStatUtilities.cc:470 (set (reg:DF 28 xmm7 [174])
        (float:DF (reg:SI 37 r8 [orig:173 i ] [173]))) 175 {*floatsidf2_sse} (insn_list:REG_DEP_TRUE 1503 (nil))
    (expr_list:REG_DEAD (reg:SI 37 r8 [orig:173 i ] [173])
        (nil)))

(insn:TI 1265 1248 1282 16 ./CppStatUtilities.cc:470 (set (reg:DF 27 xmm6 [179])
        (float:DF (reg:SI 5 di [orig:178 i ] [178]))) 175 {*floatsidf2_sse} (insn_list:REG_DEP_TRUE 1504 (nil))
    (expr_list:REG_DEAD (reg:SI 5 di [orig:178 i ] [178])
        (nil)))

(insn:TI 1282 1265 1299 16 ./CppStatUtilities.cc:470 (set (reg:DF 26 xmm5 [184])
        (float:DF (reg:SI 2 cx [orig:183 i ] [183]))) 175 {*floatsidf2_sse} (insn_list:REG_DEP_TRUE 1505 (nil))
    (expr_list:REG_DEAD (reg:SI 2 cx [orig:183 i ] [183])
        (nil)))

(insn:TI 1299 1282 1316 16 ./CppStatUtilities.cc:470 (set (reg:DF 25 xmm4 [189])
        (float:DF (reg:SI 40 r11 [orig:188 i ] [188]))) 175 {*floatsidf2_sse} (insn_list:REG_DEP_TRUE 1506 (nil))
    (expr_list:REG_DEAD (reg:SI 40 r11 [orig:188 i ] [188])
        (nil)))

(insn:TI 1316 1299 1333 16 ./CppStatUtilities.cc:470 (set (reg:DF 24 xmm3 [194])
        (float:DF (reg:SI 3 bx [orig:193 i ] [193]))) 175 {*floatsidf2_sse} (insn_list:REG_DEP_TRUE 1507 (nil))
    (expr_list:REG_DEAD (reg:SI 3 bx [orig:193 i ] [193])
        (nil)))

(insn:TI 1333 1316 106 16 ./CppStatUtilities.cc:470 (set (reg:DF 21 xmm0 [199])
        (float:DF (reg:SI 43 r14 [orig:198 i ] [198]))) 175 {*floatsidf2_sse} (insn_list:REG_DEP_TRUE 1508 (nil))
    (expr_list:REG_DEAD (reg:SI 43 r14 [orig:198 i ] [198])
        (nil)))

(insn:TI 106 1333 1232 16 ./CppStatUtilities.cc:470 (set (reg:DF 23 xmm2 [164])
        (mult:DF (reg:DF 23 xmm2 [164])
            (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                    (const_int 64 [0x40])) [24 dt+0 S8 A8]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 105 (nil))
    (nil))

(insn:TI 1232 106 1249 16 ./CppStatUtilities.cc:470 (set (reg:DF 45 xmm8 [169])
        (mult:DF (reg:DF 45 xmm8 [169])
            (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                    (const_int 64 [0x40])) [24 dt+0 S8 A8]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 1231 (nil))
    (nil))

(insn:TI 1249 1232 1266 16 ./CppStatUtilities.cc:470 (set (reg:DF 28 xmm7 [174])
        (mult:DF (reg:DF 28 xmm7 [174])
            (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                    (const_int 64 [0x40])) [24 dt+0 S8 A8]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 1248 (nil))
    (nil))

(insn:TI 1266 1249 1283 16 ./CppStatUtilities.cc:470 (set (reg:DF 27 xmm6 [179])
        (mult:DF (reg:DF 27 xmm6 [179])
            (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                    (const_int 64 [0x40])) [24 dt+0 S8 A8]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 1265 (nil))
    (nil))

(insn:TI 1283 1266 1300 16 ./CppStatUtilities.cc:470 (set (reg:DF 26 xmm5 [184])
        (mult:DF (reg:DF 26 xmm5 [184])
            (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                    (const_int 64 [0x40])) [24 dt+0 S8 A8]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 1282 (nil))
    (nil))

(insn:TI 1300 1283 1317 16 ./CppStatUtilities.cc:470 (set (reg:DF 25 xmm4 [189])
        (mult:DF (reg:DF 25 xmm4 [189])
            (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                    (const_int 64 [0x40])) [24 dt+0 S8 A8]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 1299 (nil))
    (nil))

(insn:TI 1317 1300 1334 16 ./CppStatUtilities.cc:470 (set (reg:DF 24 xmm3 [194])
        (mult:DF (reg:DF 24 xmm3 [194])
            (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                    (const_int 64 [0x40])) [24 dt+0 S8 A8]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 1316 (nil))
    (nil))

(insn:TI 1334 1317 107 16 ./CppStatUtilities.cc:470 (set (reg:DF 21 xmm0 [199])
        (mult:DF (reg:DF 21 xmm0 [199])
            (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                    (const_int 64 [0x40])) [24 dt+0 S8 A8]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 1333 (nil))
    (nil))

(insn:TI 107 1334 1233 16 ./CppStatUtilities.cc:470 (set (reg:DF 23 xmm2 [164])
        (plus:DF (reg:DF 23 xmm2 [164])
            (reg:DF 22 xmm1 [orig:63 pretmp.572 ] [63]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 106 (nil))
    (nil))

(insn:TI 1233 107 1250 16 ./CppStatUtilities.cc:470 (set (reg:DF 45 xmm8 [169])
        (plus:DF (reg:DF 45 xmm8 [169])
            (reg:DF 22 xmm1 [orig:63 pretmp.572 ] [63]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 1232 (nil))
    (nil))

(insn:TI 1250 1233 1267 16 ./CppStatUtilities.cc:470 (set (reg:DF 28 xmm7 [174])
        (plus:DF (reg:DF 28 xmm7 [174])
            (reg:DF 22 xmm1 [orig:63 pretmp.572 ] [63]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 1249 (nil))
    (nil))

(insn:TI 1267 1250 1284 16 ./CppStatUtilities.cc:470 (set (reg:DF 27 xmm6 [179])
        (plus:DF (reg:DF 27 xmm6 [179])
            (reg:DF 22 xmm1 [orig:63 pretmp.572 ] [63]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 1266 (nil))
    (nil))

(insn:TI 1284 1267 108 16 ./CppStatUtilities.cc:470 (set (reg:DF 26 xmm5 [184])
        (plus:DF (reg:DF 26 xmm5 [184])
            (reg:DF 22 xmm1 [orig:63 pretmp.572 ] [63]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 1283 (nil))
    (nil))

(insn 108 1284 1301 16 ./CppStatUtilities.cc:470 (set (mem:DF (reg/f:DI 1 dx [orig:167 ivtmp.606 ] [167]) [3 S8 A64])
        (reg:DF 23 xmm2 [164])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 107 (nil))
    (expr_list:REG_DEAD (reg:DF 23 xmm2 [164])
        (nil)))

(insn:TI 1301 108 1234 16 ./CppStatUtilities.cc:470 (set (reg:DF 25 xmm4 [189])
        (plus:DF (reg:DF 25 xmm4 [189])
            (reg:DF 22 xmm1 [orig:63 pretmp.572 ] [63]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 1300 (nil))
    (nil))

(insn 1234 1301 1318 16 ./CppStatUtilities.cc:470 (set (mem:DF (plus:DI (reg/f:DI 1 dx [orig:167 ivtmp.606 ] [167])
                (const_int 8 [0x8])) [3 S8 A64])
        (reg:DF 45 xmm8 [169])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 1233 (nil))
    (expr_list:REG_DEAD (reg:DF 45 xmm8 [169])
        (nil)))

(insn:TI 1318 1234 1251 16 ./CppStatUtilities.cc:470 (set (reg:DF 24 xmm3 [194])
        (plus:DF (reg:DF 24 xmm3 [194])
            (reg:DF 22 xmm1 [orig:63 pretmp.572 ] [63]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 1317 (nil))
    (nil))

(insn 1251 1318 1335 16 ./CppStatUtilities.cc:470 (set (mem:DF (plus:DI (reg/f:DI 1 dx [orig:167 ivtmp.606 ] [167])
                (const_int 16 [0x10])) [3 S8 A64])
        (reg:DF 28 xmm7 [174])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 1250 (nil))
    (expr_list:REG_DEAD (reg:DF 28 xmm7 [174])
        (nil)))

(insn:TI 1335 1251 1268 16 ./CppStatUtilities.cc:470 (set (reg:DF 21 xmm0 [199])
        (plus:DF (reg:DF 21 xmm0 [199])
            (reg:DF 22 xmm1 [orig:63 pretmp.572 ] [63]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 1334 (nil))
    (nil))

(insn 1268 1335 1285 16 ./CppStatUtilities.cc:470 (set (mem:DF (plus:DI (reg/f:DI 1 dx [orig:167 ivtmp.606 ] [167])
                (const_int 24 [0x18])) [3 S8 A64])
        (reg:DF 27 xmm6 [179])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 1267 (nil))
    (expr_list:REG_DEAD (reg:DF 27 xmm6 [179])
        (nil)))

(insn:TI 1285 1268 1302 16 ./CppStatUtilities.cc:470 (set (mem:DF (plus:DI (reg/f:DI 1 dx [orig:167 ivtmp.606 ] [167])
                (const_int 32 [0x20])) [3 S8 A64])
        (reg:DF 26 xmm5 [184])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 1284 (nil))
    (expr_list:REG_DEAD (reg:DF 26 xmm5 [184])
        (nil)))

(insn:TI 1302 1285 1319 16 ./CppStatUtilities.cc:470 (set (mem:DF (plus:DI (reg/f:DI 1 dx [orig:167 ivtmp.606 ] [167])
                (const_int 40 [0x28])) [3 S8 A64])
        (reg:DF 25 xmm4 [189])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 1301 (nil))
    (expr_list:REG_DEAD (reg:DF 25 xmm4 [189])
        (nil)))

(insn:TI 1319 1302 1336 16 ./CppStatUtilities.cc:470 (set (mem:DF (plus:DI (reg/f:DI 1 dx [orig:167 ivtmp.606 ] [167])
                (const_int 48 [0x30])) [3 S8 A64])
        (reg:DF 24 xmm3 [194])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 1318 (nil))
    (expr_list:REG_DEAD (reg:DF 24 xmm3 [194])
        (nil)))

(insn:TI 1336 1319 1339 16 ./CppStatUtilities.cc:470 (set (mem:DF (plus:DI (reg/f:DI 1 dx [orig:167 ivtmp.606 ] [167])
                (const_int 56 [0x38])) [3 S8 A64])
        (reg:DF 21 xmm0 [199])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 1335 (nil))
    (expr_list:REG_DEAD (reg:DF 21 xmm0 [199])
        (nil)))

(insn 1339 1336 1340 16 ./CppStatUtilities.cc:469 (parallel [
            (set (reg/f:DI 1 dx [orig:167 ivtmp.606 ] [167])
                (plus:DI (reg/f:DI 1 dx [orig:167 ivtmp.606 ] [167])
                    (const_int 64 [0x40])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 108 (insn_list:REG_DEP_ANTI 1234 (insn_list:REG_DEP_ANTI 1251 (insn_list:REG_DEP_ANTI 1268 (insn_list:REG_DEP_ANTI 1285 (insn_list:REG_DEP_ANTI 1302 (insn_list:REG_DEP_ANTI 1319 (insn_list:REG_DEP_ANTI 1336 (nil)))))))))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 1340 1339 1341 16 ./CppStatUtilities.cc:469 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 4 si [orig:163 i ] [163])
            (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                    (const_int 16 [0x10])) [31 nBins+0 S4 A8]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_OUTPUT 1339 (insn_list:REG_DEP_TRUE 1338 (nil)))
    (nil))

(jump_insn:TI 1341 1340 229 16 ./CppStatUtilities.cc:469 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 102)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 105 (insn_list:REG_DEP_ANTI 106 (insn_list:REG_DEP_ANTI 107 (insn_list:REG_DEP_ANTI 1502 (insn_list:REG_DEP_ANTI 1231 (insn_list:REG_DEP_ANTI 1232 (insn_list:REG_DEP_ANTI 1233 (insn_list:REG_DEP_ANTI 1503 (insn_list:REG_DEP_ANTI 1248 (insn_list:REG_DEP_ANTI 1249 (insn_list:REG_DEP_ANTI 1250 (insn_list:REG_DEP_ANTI 1504 (insn_list:REG_DEP_ANTI 1265 (insn_list:REG_DEP_ANTI 1266 (insn_list:REG_DEP_ANTI 1267 (insn_list:REG_DEP_ANTI 1505 (insn_list:REG_DEP_ANTI 1282 (insn_list:REG_DEP_ANTI 1283 (insn_list:REG_DEP_ANTI 1284 (insn_list:REG_DEP_ANTI 1506 (insn_list:REG_DEP_ANTI 1299 (insn_list:REG_DEP_ANTI 1300 (insn_list:REG_DEP_ANTI 1301 (insn_list:REG_DEP_ANTI 1507 (insn_list:REG_DEP_ANTI 1316 (insn_list:REG_DEP_ANTI 1317 (insn_list:REG_DEP_ANTI 1318 (insn_list:REG_DEP_ANTI 1508 (insn_list:REG_DEP_ANTI 1333 (insn_list:REG_DEP_ANTI 1334 (insn_list:REG_DEP_ANTI 1335 (insn_list:REG_DEP_ANTI 1338 (insn_list:REG_DEP_ANTI 1339 (insn_list:REG_DEP_TRUE 1340 (insn_list:REG_DEP_ANTI 108 (insn_list:REG_DEP_ANTI 1234 (insn_list:REG_DEP_ANTI 1251 (insn_list:REG_DEP_ANTI 1268 (insn_list:REG_DEP_ANTI 1285 (insn_list:REG_DEP_ANTI 1302 (insn_list:REG_DEP_ANTI 1319 (insn_list:REG_DEP_ANTI 1336 (nil)))))))))))))))))))))))))))))))))))))))))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 9000 [0x2328])
            (nil))))
;; End of basic block 16, registers live:
 1 [dx] 4 [si] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 44 [r15]

(note:HI 229 1341 114 NOTE_INSN_LOOP_BEG)

;; Start of basic block 17, registers live: 6 [bp] 7 [sp] 41 [r12] 44 [r15]
(code_label:HI 114 229 115 17 337 "" [3 uses])

(note:HI 115 114 116 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(note:HI 116 115 117 17 ("./CppStatUtilities.cc") 473)

(insn:TI 117 116 118 17 ./CppStatUtilities.cc:473 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 44 r15 [orig:88 xSize ] [88])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (nil)
    (nil))

(jump_insn:TI 118 117 232 17 ./CppStatUtilities.cc:473 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 145)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 117 (nil))
    (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
            (nil))))
;; End of basic block 17, registers live:
 6 [bp] 7 [sp] 41 [r12] 44 [r15]

(note:HI 232 118 120 NOTE_INSN_LOOP_END)

;; Start of basic block 18, registers live: 6 [bp] 7 [sp] 41 [r12] 44 [r15]
(note:HI 120 232 239 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(note:HI 239 120 843 18 NOTE_INSN_DELETED)

(note:HI 843 239 851 18 NOTE_INSN_DELETED)

(note:HI 851 843 854 18 NOTE_INSN_DELETED)

(note:HI 854 851 857 18 NOTE_INSN_DELETED)

(note:HI 857 854 859 18 NOTE_INSN_DELETED)

(note:HI 859 857 1484 18 NOTE_INSN_DELETED)

(insn:TI 1484 859 1509 18 ./CppStatUtilities.cc:474 (set (reg:DI 3 bx)
        (mem/f/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 32 [0x20])) [28 x+0 S8 A8])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 1509 1484 845 18 (set (reg:SI 42 r13 [155])
        (subreg:SI (plus:DI (reg:DI 44 r15 [orig:88 xSize ] [88])
                (const_int -1 [0xffffffffffffffff])) 0)) 194 {*lea_1_rex64} (nil)
    (nil))

(insn:TI 845 1509 849 18 (parallel [
            (set (reg:SI 42 r13 [155])
                (and:SI (reg:SI 42 r13 [155])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) 299 {*andsi_1} (insn_list:REG_DEP_TRUE 1509 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 849 845 850 18 ./CppStatUtilities.cc:474 (set (reg:DF 21 xmm0 [107])
        (mem:DF (reg:DI 3 bx) [3 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 1484 (nil))
    (expr_list:REG_DEAD (reg:DI 3 bx)
        (nil)))

(insn:TI 850 849 852 18 ./CppStatUtilities.cc:474 (set (reg:DF 21 xmm0 [107])
        (minus:DF (reg:DF 21 xmm0 [107])
            (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                    (const_int 48 [0x30])) [26 tmin+0 S8 A8]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 849 (nil))
    (nil))

(insn:TI 852 850 853 18 ./CppStatUtilities.cc:474 (set (reg:DF 21 xmm0)
        (div:DF (reg:DF 21 xmm0 [107])
            (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                    (const_int 64 [0x40])) [24 dt+0 S8 A8]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 850 (nil))
    (nil))

(call_insn/u:TI 853 852 1594 18 ./CppStatUtilities.cc:474 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("floor") [flags 0x41] <function_decl 0x2b5eb3c39300 floor>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_TRUE 852 (nil))
    (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DF 21 xmm0))
        (nil)))

(note 1594 853 855 18 ( i (expr_list:REG_DEP_TRUE (reg:SI 43 r14 [orig:198 i ] [198])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 855 1594 1486 18 ./CppStatUtilities.cc:474 (set (reg:SI 0 ax [109])
        (fix:SI (reg:DF 21 xmm0))) 145 {fix_truncdfsi_sse} (insn_list:REG_DEP_TRUE 853 (nil))
    (expr_list:REG_DEAD (reg:DF 21 xmm0)
        (nil)))

(insn 1486 855 864 18 ./CppStatUtilities.cc:473 (set (reg/f:DI 3 bx [orig:204 ivtmp.601 ] [204])
        (mem/f/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 32 [0x20])) [28 x+0 S8 A8])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 849 (insn_list:REG_DEP_OUTPUT 1484 (insn_list:REG_DEP_ANTI 853 (nil))))
    (nil))

(insn:TI 864 1486 856 18 ./CppStatUtilities.cc:473 (parallel [
            (set (reg/f:DI 3 bx [orig:204 ivtmp.601 ] [204])
                (plus:DI (reg/f:DI 3 bx [orig:204 ivtmp.601 ] [204])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_TRUE 1486 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 856 864 858 18 ./CppStatUtilities.cc:474 (set (reg:DI 0 ax [110])
        (sign_extend:DI (reg:SI 0 ax [109]))) 115 {extendsidi2_rex64} (insn_list:REG_DEP_TRUE 855 (nil))
    (nil))

(insn:TI 858 856 1595 18 ./CppStatUtilities.cc:474 (set (reg:DI 43 r14 [orig:82 D.35145 ] [82])
        (plus:DI (mult:DI (reg:DI 0 ax [110])
                (const_int 8 [0x8]))
            (reg/f:DI 41 r12 [97]))) 196 {*lea_2_rex64} (insn_list:REG_DEP_TRUE 856 (nil))
    (expr_list:REG_DEAD (reg:DI 0 ax [110])
        (nil)))

(note 1595 858 1485 18 ( i (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 1485 1595 860 18 ./CppStatUtilities.cc:474 (set (reg:DF 52 xmm15 [114])
        (mem:DF (reg:DI 43 r14 [orig:82 D.35145 ] [82]) [3 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 858 (insn_list:REG_DEP_ANTI 853 (nil)))
    (nil))

(insn:TI 860 1485 861 18 ./CppStatUtilities.cc:474 (set (reg:DF 52 xmm15 [114])
        (plus:DF (reg:DF 52 xmm15 [114])
            (mem/u/c/i:DF (symbol_ref/u:DI ("*.LC6") [flags 0x2]) [3 S8 A64]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 1485 (insn_list:REG_DEP_ANTI 853 (nil)))
    (expr_list:REG_EQUIV (mem:DF (reg:DI 0 ax [orig:82 D.35145 ] [82]) [3 S8 A64])
        (nil)))

(insn:TI 861 860 863 18 ./CppStatUtilities.cc:474 (set (mem:DF (reg:DI 43 r14 [orig:82 D.35145 ] [82]) [3 S8 A64])
        (reg:DF 52 xmm15 [114])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 860 (insn_list:REG_DEP_TRUE 858 (insn_list:REG_DEP_ANTI 849 (insn_list:REG_DEP_ANTI 853 (insn_list:REG_DEP_ANTI 1485 (nil))))))
    (expr_list:REG_DEAD (reg:DF 52 xmm15 [114])
        (expr_list:REG_DEAD (reg:DI 43 r14 [orig:82 D.35145 ] [82])
            (nil))))

(insn 863 861 1596 18 ./CppStatUtilities.cc:473 (set (reg/v:SI 43 r14 [orig:203 i ] [203])
        (const_int 1 [0x1])) 40 {*movsi_1} (insn_list:REG_DEP_ANTI 1485 (insn_list:REG_DEP_ANTI 861 (insn_list:REG_DEP_OUTPUT 858 (nil))))
    (nil))

(note 1596 863 865 18 ( i (expr_list:REG_DEP_TRUE (reg/v:SI 43 r14 [orig:203 i ] [203])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 865 1596 866 18 ./CppStatUtilities.cc:473 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 43 r14 [orig:203 i ] [203])
            (reg/v:SI 44 r15 [orig:88 xSize ] [88]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_OUTPUT 845 (insn_list:REG_DEP_OUTPUT 853 (insn_list:REG_DEP_OUTPUT 864 (insn_list:REG_DEP_TRUE 863 (nil)))))
    (nil))

(jump_insn:TI 866 865 966 18 ./CppStatUtilities.cc:473 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 145)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 1509 (insn_list:REG_DEP_ANTI 845 (insn_list:REG_DEP_ANTI 1484 (insn_list:REG_DEP_ANTI 849 (insn_list:REG_DEP_ANTI 850 (insn_list:REG_DEP_ANTI 852 (insn_list:REG_DEP_ANTI 855 (insn_list:REG_DEP_ANTI 856 (insn_list:REG_DEP_ANTI 858 (insn_list:REG_DEP_ANTI 1485 (insn_list:REG_DEP_ANTI 860 (insn_list:REG_DEP_ANTI 863 (insn_list:REG_DEP_ANTI 1486 (insn_list:REG_DEP_ANTI 864 (insn_list:REG_DEP_TRUE 865 (insn_list:REG_DEP_ANTI 853 (insn_list:REG_DEP_ANTI 861 (nil))))))))))))))))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
            (nil))))
;; End of basic block 18, registers live:
 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 19, registers live: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note:HI 966 866 964 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn:TI 964 966 965 19 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 42 r13 [155])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (nil)
    (nil))

(jump_insn:TI 965 964 935 19 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 123)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 964 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 2500 [0x9c4])
            (nil))))
;; End of basic block 19, registers live:
 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 20, registers live: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note:HI 935 965 933 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn:TI 933 935 934 20 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 42 r13 [155])
            (const_int 1 [0x1]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 934 933 904 20 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1447)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 933 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 3333 [0xd05])
            (nil))))
;; End of basic block 20, registers live:
 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 21, registers live: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note:HI 904 934 902 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn:TI 902 904 903 21 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 42 r13 [155])
            (const_int 2 [0x2]))) 5 {*cmpsi_1_insn} (nil)
    (expr_list:REG_DEAD (reg:SI 42 r13 [155])
        (nil)))

(jump_insn:TI 903 902 894 21 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1448)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 902 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 21, registers live:
 3 [bx] 6 [bp] 7 [sp] 41 [r12] 43 [r14] 44 [r15]

;; Start of basic block 22, registers live: 6 [bp] 7 [sp] 41 [r12] 43 [r14] 44 [r15]
(note:HI 894 903 878 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(note:HI 878 894 881 22 NOTE_INSN_DELETED)

(note:HI 881 878 884 22 NOTE_INSN_DELETED)

(note:HI 884 881 886 22 NOTE_INSN_DELETED)

(note:HI 886 884 1487 22 NOTE_INSN_DELETED)

(insn:TI 1487 886 890 22 ./CppStatUtilities.cc:474 (set (reg:DI 1 dx)
        (mem/f/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 32 [0x20])) [28 x+0 S8 A8])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 890 1487 1597 22 ./CppStatUtilities.cc:473 (set (strict_low_part (reg:QI 43 r14))
        (const_int 2 [0x2])) 58 {*movstrictqi_1} (nil)
    (expr_list:REG_EQUAL (const_int 2 [0x2])
        (nil)))

(note 1597 890 876 22 ( i (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 876 1597 877 22 ./CppStatUtilities.cc:474 (set (reg:DF 21 xmm0 [406])
        (mem:DF (plus:DI (reg:DI 1 dx)
                (const_int 8 [0x8])) [3 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 1487 (nil))
    (expr_list:REG_DEAD (reg:DI 1 dx)
        (nil)))

(insn:TI 877 876 879 22 ./CppStatUtilities.cc:474 (set (reg:DF 21 xmm0 [406])
        (minus:DF (reg:DF 21 xmm0 [406])
            (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                    (const_int 48 [0x30])) [26 tmin+0 S8 A8]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 876 (nil))
    (nil))

(insn:TI 879 877 880 22 ./CppStatUtilities.cc:474 (set (reg:DF 21 xmm0)
        (div:DF (reg:DF 21 xmm0 [406])
            (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                    (const_int 64 [0x40])) [24 dt+0 S8 A8]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 877 (nil))
    (nil))

(call_insn/u:TI 880 879 882 22 ./CppStatUtilities.cc:474 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("floor") [flags 0x41] <function_decl 0x2b5eb3c39300 floor>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_ANTI 876 (insn_list:REG_DEP_OUTPUT 1487 (insn_list:REG_DEP_TRUE 879 (nil))))
    (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DF 21 xmm0))
        (nil)))

(insn:TI 882 880 1489 22 ./CppStatUtilities.cc:474 (set (reg:SI 0 ax [410])
        (fix:SI (reg:DF 21 xmm0))) 145 {fix_truncdfsi_sse} (insn_list:REG_DEP_TRUE 880 (nil))
    (expr_list:REG_DEAD (reg:DF 21 xmm0)
        (nil)))

(insn 1489 882 891 22 ./CppStatUtilities.cc:473 (set (reg/f:DI 3 bx [orig:204 ivtmp.601 ] [204])
        (mem/f/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 32 [0x20])) [28 x+0 S8 A8])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 880 (nil))
    (nil))

(insn:TI 891 1489 883 22 ./CppStatUtilities.cc:473 (parallel [
            (set (reg/f:DI 3 bx [orig:204 ivtmp.601 ] [204])
                (plus:DI (reg/f:DI 3 bx [orig:204 ivtmp.601 ] [204])
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_TRUE 1489 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 883 891 885 22 ./CppStatUtilities.cc:474 (set (reg:DI 0 ax [411])
        (sign_extend:DI (reg:SI 0 ax [410]))) 115 {extendsidi2_rex64} (insn_list:REG_DEP_TRUE 882 (nil))
    (nil))

(insn:TI 885 883 1488 22 ./CppStatUtilities.cc:474 (set (reg:DI 40 r11 [orig:413 D.35145 ] [413])
        (plus:DI (mult:DI (reg:DI 0 ax [411])
                (const_int 8 [0x8]))
            (reg/f:DI 41 r12 [97]))) 196 {*lea_2_rex64} (insn_list:REG_DEP_OUTPUT 880 (insn_list:REG_DEP_TRUE 883 (nil)))
    (expr_list:REG_DEAD (reg:DI 0 ax [411])
        (nil)))

(insn:TI 1488 885 887 22 ./CppStatUtilities.cc:474 (set (reg:DF 21 xmm0 [415])
        (mem:DF (reg:DI 40 r11 [orig:413 D.35145 ] [413]) [3 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_ANTI 882 (insn_list:REG_DEP_TRUE 885 (insn_list:REG_DEP_ANTI 880 (nil))))
    (nil))

(insn:TI 887 1488 888 22 ./CppStatUtilities.cc:474 (set (reg:DF 21 xmm0 [415])
        (plus:DF (reg:DF 21 xmm0 [415])
            (mem/u/c/i:DF (symbol_ref/u:DI ("*.LC6") [flags 0x2]) [3 S8 A64]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 1488 (insn_list:REG_DEP_ANTI 880 (nil)))
    (expr_list:REG_EQUIV (mem:DF (reg:DI 0 ax [orig:413 D.35145 ] [413]) [3 S8 A64])
        (nil)))

(insn:TI 888 887 1598 22 ./CppStatUtilities.cc:474 (set (mem:DF (reg:DI 40 r11 [orig:413 D.35145 ] [413]) [3 S8 A64])
        (reg:DF 21 xmm0 [415])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 885 (insn_list:REG_DEP_TRUE 887 (insn_list:REG_DEP_ANTI 876 (insn_list:REG_DEP_ANTI 880 (insn_list:REG_DEP_ANTI 1488 (nil))))))
    (expr_list:REG_DEAD (reg:DF 21 xmm0 [415])
        (expr_list:REG_DEAD (reg:DI 40 r11 [orig:413 D.35145 ] [413])
            (nil))))
;; End of basic block 22, registers live:
 3 [bx] 6 [bp] 7 [sp] 41 [r12] 43 [r14] 44 [r15]

(note 1598 888 1448 23 ( i (expr_list:REG_DEP_TRUE (reg/v:SI 43 r14 [orig:203 i ] [203])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 23, registers live: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 43 [r14] 44 [r15]
(code_label:HI 1448 1598 925 23 443 "" [1 uses])

(note:HI 925 1448 909 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(note:HI 909 925 912 23 NOTE_INSN_DELETED)

(note:HI 912 909 915 23 NOTE_INSN_DELETED)

(note:HI 915 912 917 23 NOTE_INSN_DELETED)

(note:HI 917 915 907 23 NOTE_INSN_DELETED)

(insn:TI 907 917 921 23 ./CppStatUtilities.cc:474 (set (reg:DF 21 xmm0 [416])
        (mem:DF (reg/f:DI 3 bx [orig:204 ivtmp.601 ] [204]) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn 921 907 922 23 ./CppStatUtilities.cc:473 (parallel [
            (set (reg/v:SI 43 r14 [orig:203 i ] [203])
                (plus:SI (reg/v:SI 43 r14 [orig:203 i ] [203])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 922 921 908 23 ./CppStatUtilities.cc:473 (parallel [
            (set (reg/f:DI 3 bx [orig:204 ivtmp.601 ] [204])
                (plus:DI (reg/f:DI 3 bx [orig:204 ivtmp.601 ] [204])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 907 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 908 922 910 23 ./CppStatUtilities.cc:474 (set (reg:DF 21 xmm0 [416])
        (minus:DF (reg:DF 21 xmm0 [416])
            (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                    (const_int 48 [0x30])) [26 tmin+0 S8 A8]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 907 (nil))
    (nil))

(insn:TI 910 908 911 23 ./CppStatUtilities.cc:474 (set (reg:DF 21 xmm0)
        (div:DF (reg:DF 21 xmm0 [416])
            (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                    (const_int 64 [0x40])) [24 dt+0 S8 A8]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 908 (nil))
    (nil))

(call_insn/u:TI 911 910 913 23 ./CppStatUtilities.cc:474 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("floor") [flags 0x41] <function_decl 0x2b5eb3c39300 floor>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_TRUE 910 (nil))
    (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DF 21 xmm0))
        (nil)))

(insn:TI 913 911 914 23 ./CppStatUtilities.cc:474 (set (reg:SI 0 ax [420])
        (fix:SI (reg:DF 21 xmm0))) 145 {fix_truncdfsi_sse} (insn_list:REG_DEP_TRUE 911 (nil))
    (expr_list:REG_DEAD (reg:DF 21 xmm0)
        (nil)))

(insn:TI 914 913 916 23 ./CppStatUtilities.cc:474 (set (reg:DI 0 ax [421])
        (sign_extend:DI (reg:SI 0 ax [420]))) 115 {extendsidi2_rex64} (insn_list:REG_DEP_TRUE 913 (nil))
    (nil))

(insn:TI 916 914 1490 23 ./CppStatUtilities.cc:474 (set (reg:DI 2 cx [orig:423 D.35145 ] [423])
        (plus:DI (mult:DI (reg:DI 0 ax [421])
                (const_int 8 [0x8]))
            (reg/f:DI 41 r12 [97]))) 196 {*lea_2_rex64} (insn_list:REG_DEP_OUTPUT 911 (insn_list:REG_DEP_TRUE 914 (nil)))
    (expr_list:REG_DEAD (reg:DI 0 ax [421])
        (nil)))

(insn:TI 1490 916 918 23 ./CppStatUtilities.cc:474 (set (reg:DF 24 xmm3 [425])
        (mem:DF (reg:DI 2 cx [orig:423 D.35145 ] [423]) [3 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 916 (insn_list:REG_DEP_ANTI 911 (nil)))
    (nil))

(insn:TI 918 1490 919 23 ./CppStatUtilities.cc:474 (set (reg:DF 24 xmm3 [425])
        (plus:DF (reg:DF 24 xmm3 [425])
            (mem/u/c/i:DF (symbol_ref/u:DI ("*.LC6") [flags 0x2]) [3 S8 A64]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 1490 (insn_list:REG_DEP_ANTI 911 (nil)))
    (expr_list:REG_EQUIV (mem:DF (reg:DI 0 ax [orig:423 D.35145 ] [423]) [3 S8 A64])
        (nil)))

(insn:TI 919 918 1447 23 ./CppStatUtilities.cc:474 (set (mem:DF (reg:DI 2 cx [orig:423 D.35145 ] [423]) [3 S8 A64])
        (reg:DF 24 xmm3 [425])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 918 (insn_list:REG_DEP_TRUE 916 (insn_list:REG_DEP_ANTI 907 (insn_list:REG_DEP_ANTI 911 (insn_list:REG_DEP_ANTI 1490 (nil))))))
    (expr_list:REG_DEAD (reg:DF 24 xmm3 [425])
        (expr_list:REG_DEAD (reg:DI 2 cx [orig:423 D.35145 ] [423])
            (nil))))
;; End of basic block 23, registers live:
 3 [bx] 6 [bp] 7 [sp] 41 [r12] 43 [r14] 44 [r15]

;; Start of basic block 24, registers live: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 43 [r14] 44 [r15]
(code_label:HI 1447 919 956 24 442 "" [1 uses])

(note:HI 956 1447 940 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(note:HI 940 956 943 24 NOTE_INSN_DELETED)

(note:HI 943 940 946 24 NOTE_INSN_DELETED)

(note:HI 946 943 948 24 NOTE_INSN_DELETED)

(note:HI 948 946 938 24 NOTE_INSN_DELETED)

(insn:TI 938 948 952 24 ./CppStatUtilities.cc:474 (set (reg:DF 21 xmm0 [426])
        (mem:DF (reg/f:DI 3 bx [orig:204 ivtmp.601 ] [204]) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn 952 938 953 24 ./CppStatUtilities.cc:473 (parallel [
            (set (reg/v:SI 43 r14 [orig:203 i ] [203])
                (plus:SI (reg/v:SI 43 r14 [orig:203 i ] [203])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 953 952 939 24 ./CppStatUtilities.cc:473 (parallel [
            (set (reg/f:DI 3 bx [orig:204 ivtmp.601 ] [204])
                (plus:DI (reg/f:DI 3 bx [orig:204 ivtmp.601 ] [204])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 938 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 939 953 941 24 ./CppStatUtilities.cc:474 (set (reg:DF 21 xmm0 [426])
        (minus:DF (reg:DF 21 xmm0 [426])
            (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                    (const_int 48 [0x30])) [26 tmin+0 S8 A8]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 938 (nil))
    (nil))

(insn:TI 941 939 942 24 ./CppStatUtilities.cc:474 (set (reg:DF 21 xmm0)
        (div:DF (reg:DF 21 xmm0 [426])
            (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                    (const_int 64 [0x40])) [24 dt+0 S8 A8]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 939 (nil))
    (nil))

(call_insn/u:TI 942 941 944 24 ./CppStatUtilities.cc:474 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("floor") [flags 0x41] <function_decl 0x2b5eb3c39300 floor>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_TRUE 941 (nil))
    (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DF 21 xmm0))
        (nil)))

(insn:TI 944 942 954 24 ./CppStatUtilities.cc:474 (set (reg:SI 0 ax [430])
        (fix:SI (reg:DF 21 xmm0))) 145 {fix_truncdfsi_sse} (insn_list:REG_DEP_TRUE 942 (nil))
    (expr_list:REG_DEAD (reg:DF 21 xmm0)
        (nil)))

(insn 954 944 945 24 ./CppStatUtilities.cc:473 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 43 r14 [orig:203 i ] [203])
            (reg/v:SI 44 r15 [orig:88 xSize ] [88]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_OUTPUT 942 (insn_list:REG_DEP_OUTPUT 953 (insn_list:REG_DEP_TRUE 952 (nil))))
    (nil))

(insn:TI 945 954 947 24 ./CppStatUtilities.cc:474 (set (reg:DI 0 ax [431])
        (sign_extend:DI (reg:SI 0 ax [430]))) 115 {extendsidi2_rex64} (insn_list:REG_DEP_TRUE 944 (nil))
    (nil))

(insn:TI 947 945 1491 24 ./CppStatUtilities.cc:474 (set (reg:DI 4 si [orig:433 D.35145 ] [433])
        (plus:DI (mult:DI (reg:DI 0 ax [431])
                (const_int 8 [0x8]))
            (reg/f:DI 41 r12 [97]))) 196 {*lea_2_rex64} (insn_list:REG_DEP_OUTPUT 942 (insn_list:REG_DEP_TRUE 945 (nil)))
    (expr_list:REG_DEAD (reg:DI 0 ax [431])
        (nil)))

(insn:TI 1491 947 949 24 ./CppStatUtilities.cc:474 (set (reg:DF 25 xmm4 [435])
        (mem:DF (reg:DI 4 si [orig:433 D.35145 ] [433]) [3 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 947 (insn_list:REG_DEP_ANTI 942 (nil)))
    (nil))

(insn:TI 949 1491 950 24 ./CppStatUtilities.cc:474 (set (reg:DF 25 xmm4 [435])
        (plus:DF (reg:DF 25 xmm4 [435])
            (mem/u/c/i:DF (symbol_ref/u:DI ("*.LC6") [flags 0x2]) [3 S8 A64]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 1491 (insn_list:REG_DEP_ANTI 942 (nil)))
    (expr_list:REG_EQUIV (mem:DF (reg:DI 0 ax [orig:433 D.35145 ] [433]) [3 S8 A64])
        (nil)))

(insn:TI 950 949 955 24 ./CppStatUtilities.cc:474 (set (mem:DF (reg:DI 4 si [orig:433 D.35145 ] [433]) [3 S8 A64])
        (reg:DF 25 xmm4 [435])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 949 (insn_list:REG_DEP_TRUE 947 (insn_list:REG_DEP_ANTI 938 (insn_list:REG_DEP_ANTI 942 (insn_list:REG_DEP_ANTI 1491 (nil))))))
    (expr_list:REG_DEAD (reg:DF 25 xmm4 [435])
        (expr_list:REG_DEAD (reg:DI 4 si [orig:433 D.35145 ] [433])
            (nil))))

(jump_insn 955 950 123 24 ./CppStatUtilities.cc:473 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 145)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 938 (insn_list:REG_DEP_ANTI 939 (insn_list:REG_DEP_ANTI 941 (insn_list:REG_DEP_ANTI 944 (insn_list:REG_DEP_ANTI 945 (insn_list:REG_DEP_ANTI 947 (insn_list:REG_DEP_ANTI 1491 (insn_list:REG_DEP_ANTI 949 (insn_list:REG_DEP_ANTI 952 (insn_list:REG_DEP_ANTI 953 (insn_list:REG_DEP_TRUE 954 (insn_list:REG_DEP_ANTI 942 (insn_list:REG_DEP_ANTI 950 (nil))))))))))))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
            (nil))))
;; End of basic block 24, registers live:
 3 [bx] 6 [bp] 7 [sp] 41 [r12] 43 [r14] 44 [r15]

;; Start of basic block 25, registers live: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 43 [r14] 44 [r15]
(code_label:HI 123 955 124 25 342 "" [2 uses])

(note:HI 124 123 128 25 [bb 25] NOTE_INSN_BASIC_BLOCK)

(note:HI 128 124 131 25 NOTE_INSN_DELETED)

(note:HI 131 128 134 25 NOTE_INSN_DELETED)

(note:HI 134 131 136 25 NOTE_INSN_DELETED)

(note:HI 136 134 971 25 NOTE_INSN_DELETED)

(note:HI 971 136 974 25 NOTE_INSN_DELETED)

(note:HI 974 971 977 25 NOTE_INSN_DELETED)

(note:HI 977 974 979 25 NOTE_INSN_DELETED)

(note:HI 979 977 997 25 NOTE_INSN_DELETED)

(note:HI 997 979 1000 25 NOTE_INSN_DELETED)

(note:HI 1000 997 1003 25 NOTE_INSN_DELETED)

(note:HI 1003 1000 1005 25 NOTE_INSN_DELETED)

(note:HI 1005 1003 1023 25 NOTE_INSN_DELETED)

(note:HI 1023 1005 1026 25 NOTE_INSN_DELETED)

(note:HI 1026 1023 1029 25 NOTE_INSN_DELETED)

(note:HI 1029 1026 1031 25 NOTE_INSN_DELETED)

(note:HI 1031 1029 126 25 NOTE_INSN_DELETED)

(insn:TI 126 1031 1035 25 ./CppStatUtilities.cc:474 (set (reg:DF 21 xmm0 [205])
        (mem:DF (reg/f:DI 3 bx [orig:204 ivtmp.601 ] [204]) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn 1035 126 127 25 ./CppStatUtilities.cc:473 (parallel [
            (set (reg/v:SI 43 r14 [orig:203 i ] [203])
                (plus:SI (reg/v:SI 43 r14 [orig:203 i ] [203])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 127 1035 129 25 ./CppStatUtilities.cc:474 (set (reg:DF 21 xmm0 [205])
        (minus:DF (reg:DF 21 xmm0 [205])
            (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                    (const_int 48 [0x30])) [26 tmin+0 S8 A8]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 126 (nil))
    (nil))

(insn:TI 129 127 130 25 ./CppStatUtilities.cc:474 (set (reg:DF 21 xmm0)
        (div:DF (reg:DF 21 xmm0 [205])
            (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                    (const_int 64 [0x40])) [24 dt+0 S8 A8]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 127 (nil))
    (nil))

(call_insn/u:TI 130 129 132 25 ./CppStatUtilities.cc:474 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("floor") [flags 0x41] <function_decl 0x2b5eb3c39300 floor>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_TRUE 129 (nil))
    (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DF 21 xmm0))
        (nil)))

(insn:TI 132 130 133 25 ./CppStatUtilities.cc:474 (set (reg:SI 0 ax [209])
        (fix:SI (reg:DF 21 xmm0))) 145 {fix_truncdfsi_sse} (insn_list:REG_DEP_TRUE 130 (nil))
    (expr_list:REG_DEAD (reg:DF 21 xmm0)
        (nil)))

(insn:TI 133 132 135 25 ./CppStatUtilities.cc:474 (set (reg:DI 0 ax [210])
        (sign_extend:DI (reg:SI 0 ax [209]))) 115 {extendsidi2_rex64} (insn_list:REG_DEP_TRUE 132 (nil))
    (nil))

(insn:TI 135 133 1492 25 ./CppStatUtilities.cc:474 (set (reg:DI 39 r10 [orig:212 D.35145 ] [212])
        (plus:DI (mult:DI (reg:DI 0 ax [210])
                (const_int 8 [0x8]))
            (reg/f:DI 41 r12 [97]))) 196 {*lea_2_rex64} (insn_list:REG_DEP_OUTPUT 130 (insn_list:REG_DEP_TRUE 133 (nil)))
    (expr_list:REG_DEAD (reg:DI 0 ax [210])
        (nil)))

(insn:TI 1492 135 138 25 ./CppStatUtilities.cc:474 (set (reg:DF 45 xmm8 [214])
        (mem:DF (reg:DI 39 r10 [orig:212 D.35145 ] [212]) [3 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 135 (insn_list:REG_DEP_ANTI 130 (nil)))
    (nil))

(insn:TI 138 1492 139 25 ./CppStatUtilities.cc:474 (set (reg:DF 45 xmm8 [214])
        (plus:DF (reg:DF 45 xmm8 [214])
            (mem/u/c/i:DF (symbol_ref/u:DI ("*.LC6") [flags 0x2]) [3 S8 A64]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 1492 (insn_list:REG_DEP_ANTI 130 (nil)))
    (expr_list:REG_EQUIV (mem:DF (reg:DI 0 ax [orig:212 D.35145 ] [212]) [3 S8 A64])
        (nil)))

(insn:TI 139 138 969 25 ./CppStatUtilities.cc:474 (set (mem:DF (reg:DI 39 r10 [orig:212 D.35145 ] [212]) [3 S8 A64])
        (reg:DF 45 xmm8 [214])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 138 (insn_list:REG_DEP_TRUE 135 (insn_list:REG_DEP_ANTI 126 (insn_list:REG_DEP_ANTI 130 (insn_list:REG_DEP_ANTI 1492 (nil))))))
    (expr_list:REG_DEAD (reg:DF 45 xmm8 [214])
        (expr_list:REG_DEAD (reg:DI 39 r10 [orig:212 D.35145 ] [212])
            (nil))))

(insn:TI 969 139 970 25 ./CppStatUtilities.cc:474 (set (reg:DF 21 xmm0 [217])
        (mem:DF (plus:DI (reg/f:DI 3 bx [orig:204 ivtmp.601 ] [204])
                (const_int 8 [0x8])) [3 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_ANTI 132 (insn_list:REG_DEP_ANTI 130 (insn_list:REG_DEP_TRUE 139 (nil))))
    (nil))

(insn:TI 970 969 972 25 ./CppStatUtilities.cc:474 (set (reg:DF 21 xmm0 [217])
        (minus:DF (reg:DF 21 xmm0 [217])
            (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                    (const_int 48 [0x30])) [26 tmin+0 S8 A8]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 969 (insn_list:REG_DEP_ANTI 130 (nil)))
    (nil))

(insn:TI 972 970 973 25 ./CppStatUtilities.cc:474 (set (reg:DF 21 xmm0)
        (div:DF (reg:DF 21 xmm0 [217])
            (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                    (const_int 64 [0x40])) [24 dt+0 S8 A8]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 970 (insn_list:REG_DEP_ANTI 130 (nil)))
    (nil))

(call_insn/u:TI 973 972 975 25 ./CppStatUtilities.cc:474 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("floor") [flags 0x41] <function_decl 0x2b5eb3c39300 floor>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_OUTPUT 138 (insn_list:REG_DEP_ANTI 1492 (insn_list:REG_DEP_ANTI 135 (insn_list:REG_DEP_OUTPUT 133 (insn_list:REG_DEP_TRUE 972 (insn_list:REG_DEP_ANTI 130 (insn_list:REG_DEP_TRUE 139 (nil))))))))
    (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DF 21 xmm0))
        (nil)))

(insn:TI 975 973 976 25 ./CppStatUtilities.cc:474 (set (reg:SI 0 ax [221])
        (fix:SI (reg:DF 21 xmm0))) 145 {fix_truncdfsi_sse} (insn_list:REG_DEP_ANTI 135 (insn_list:REG_DEP_OUTPUT 133 (insn_list:REG_DEP_TRUE 973 (nil))))
    (expr_list:REG_DEAD (reg:DF 21 xmm0)
        (nil)))

(insn:TI 976 975 978 25 ./CppStatUtilities.cc:474 (set (reg:DI 0 ax [222])
        (sign_extend:DI (reg:SI 0 ax [221]))) 115 {extendsidi2_rex64} (insn_list:REG_DEP_TRUE 975 (nil))
    (nil))

(insn:TI 978 976 1493 25 ./CppStatUtilities.cc:474 (set (reg:DI 38 r9 [orig:224 D.35145 ] [224])
        (plus:DI (mult:DI (reg:DI 0 ax [222])
                (const_int 8 [0x8]))
            (reg/f:DI 41 r12 [97]))) 196 {*lea_2_rex64} (insn_list:REG_DEP_OUTPUT 130 (insn_list:REG_DEP_OUTPUT 973 (insn_list:REG_DEP_TRUE 976 (nil))))
    (expr_list:REG_DEAD (reg:DI 0 ax [222])
        (nil)))

(insn:TI 1493 978 980 25 ./CppStatUtilities.cc:474 (set (reg:DF 28 xmm7 [226])
        (mem:DF (reg:DI 38 r9 [orig:224 D.35145 ] [224]) [3 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_OUTPUT 130 (insn_list:REG_DEP_TRUE 978 (insn_list:REG_DEP_ANTI 973 (nil))))
    (nil))

(insn:TI 980 1493 981 25 ./CppStatUtilities.cc:474 (set (reg:DF 28 xmm7 [226])
        (plus:DF (reg:DF 28 xmm7 [226])
            (mem/u/c/i:DF (symbol_ref/u:DI ("*.LC6") [flags 0x2]) [3 S8 A64]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 1493 (insn_list:REG_DEP_ANTI 973 (nil)))
    (expr_list:REG_EQUIV (mem:DF (reg:DI 0 ax [orig:224 D.35145 ] [224]) [3 S8 A64])
        (nil)))

(insn:TI 981 980 995 25 ./CppStatUtilities.cc:474 (set (mem:DF (reg:DI 38 r9 [orig:224 D.35145 ] [224]) [3 S8 A64])
        (reg:DF 28 xmm7 [226])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 978 (insn_list:REG_DEP_TRUE 980 (insn_list:REG_DEP_ANTI 126 (insn_list:REG_DEP_ANTI 130 (insn_list:REG_DEP_ANTI 1492 (insn_list:REG_DEP_ANTI 969 (insn_list:REG_DEP_ANTI 973 (insn_list:REG_DEP_ANTI 1493 (nil)))))))))
    (expr_list:REG_DEAD (reg:DF 28 xmm7 [226])
        (expr_list:REG_DEAD (reg:DI 38 r9 [orig:224 D.35145 ] [224])
            (nil))))

(insn:TI 995 981 996 25 ./CppStatUtilities.cc:474 (set (reg:DF 21 xmm0 [229])
        (mem:DF (plus:DI (reg/f:DI 3 bx [orig:204 ivtmp.601 ] [204])
                (const_int 16 [0x10])) [3 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_ANTI 975 (insn_list:REG_DEP_ANTI 973 (insn_list:REG_DEP_TRUE 981 (nil))))
    (nil))

(insn:TI 996 995 998 25 ./CppStatUtilities.cc:474 (set (reg:DF 21 xmm0 [229])
        (minus:DF (reg:DF 21 xmm0 [229])
            (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                    (const_int 48 [0x30])) [26 tmin+0 S8 A8]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 995 (insn_list:REG_DEP_ANTI 973 (nil)))
    (nil))

(insn:TI 998 996 999 25 ./CppStatUtilities.cc:474 (set (reg:DF 21 xmm0)
        (div:DF (reg:DF 21 xmm0 [229])
            (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                    (const_int 64 [0x40])) [24 dt+0 S8 A8]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 996 (insn_list:REG_DEP_ANTI 973 (nil)))
    (nil))

(call_insn/u:TI 999 998 1001 25 ./CppStatUtilities.cc:474 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("floor") [flags 0x41] <function_decl 0x2b5eb3c39300 floor>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_OUTPUT 138 (insn_list:REG_DEP_ANTI 1492 (insn_list:REG_DEP_ANTI 139 (insn_list:REG_DEP_OUTPUT 135 (insn_list:REG_DEP_ANTI 1493 (insn_list:REG_DEP_OUTPUT 980 (insn_list:REG_DEP_ANTI 978 (insn_list:REG_DEP_OUTPUT 976 (insn_list:REG_DEP_TRUE 998 (insn_list:REG_DEP_ANTI 973 (insn_list:REG_DEP_TRUE 981 (nil))))))))))))
    (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DF 21 xmm0))
        (nil)))

(insn:TI 1001 999 1002 25 ./CppStatUtilities.cc:474 (set (reg:SI 0 ax [233])
        (fix:SI (reg:DF 21 xmm0))) 145 {fix_truncdfsi_sse} (insn_list:REG_DEP_ANTI 978 (insn_list:REG_DEP_OUTPUT 976 (insn_list:REG_DEP_TRUE 999 (nil))))
    (expr_list:REG_DEAD (reg:DF 21 xmm0)
        (nil)))

(insn:TI 1002 1001 1004 25 ./CppStatUtilities.cc:474 (set (reg:DI 0 ax [234])
        (sign_extend:DI (reg:SI 0 ax [233]))) 115 {extendsidi2_rex64} (insn_list:REG_DEP_TRUE 1001 (nil))
    (nil))

(insn:TI 1004 1002 1494 25 ./CppStatUtilities.cc:474 (set (reg:DI 37 r8 [orig:236 D.35145 ] [236])
        (plus:DI (mult:DI (reg:DI 0 ax [234])
                (const_int 8 [0x8]))
            (reg/f:DI 41 r12 [97]))) 196 {*lea_2_rex64} (insn_list:REG_DEP_OUTPUT 130 (insn_list:REG_DEP_OUTPUT 973 (insn_list:REG_DEP_OUTPUT 999 (insn_list:REG_DEP_TRUE 1002 (nil)))))
    (expr_list:REG_DEAD (reg:DI 0 ax [234])
        (nil)))

(insn:TI 1494 1004 1006 25 ./CppStatUtilities.cc:474 (set (reg:DF 27 xmm6 [238])
        (mem:DF (reg:DI 37 r8 [orig:236 D.35145 ] [236]) [3 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_OUTPUT 130 (insn_list:REG_DEP_OUTPUT 973 (insn_list:REG_DEP_TRUE 1004 (insn_list:REG_DEP_ANTI 999 (nil)))))
    (nil))

(insn:TI 1006 1494 1007 25 ./CppStatUtilities.cc:474 (set (reg:DF 27 xmm6 [238])
        (plus:DF (reg:DF 27 xmm6 [238])
            (mem/u/c/i:DF (symbol_ref/u:DI ("*.LC6") [flags 0x2]) [3 S8 A64]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 1494 (insn_list:REG_DEP_ANTI 999 (nil)))
    (expr_list:REG_EQUIV (mem:DF (reg:DI 0 ax [orig:236 D.35145 ] [236]) [3 S8 A64])
        (nil)))

(insn:TI 1007 1006 1021 25 ./CppStatUtilities.cc:474 (set (mem:DF (reg:DI 37 r8 [orig:236 D.35145 ] [236]) [3 S8 A64])
        (reg:DF 27 xmm6 [238])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 1004 (insn_list:REG_DEP_TRUE 1006 (insn_list:REG_DEP_ANTI 126 (insn_list:REG_DEP_ANTI 130 (insn_list:REG_DEP_ANTI 1492 (insn_list:REG_DEP_ANTI 969 (insn_list:REG_DEP_ANTI 973 (insn_list:REG_DEP_ANTI 1493 (insn_list:REG_DEP_ANTI 995 (insn_list:REG_DEP_ANTI 999 (insn_list:REG_DEP_ANTI 1494 (nil))))))))))))
    (expr_list:REG_DEAD (reg:DF 27 xmm6 [238])
        (expr_list:REG_DEAD (reg:DI 37 r8 [orig:236 D.35145 ] [236])
            (nil))))

(insn:TI 1021 1007 1036 25 ./CppStatUtilities.cc:474 (set (reg:DF 21 xmm0 [241])
        (mem:DF (plus:DI (reg/f:DI 3 bx [orig:204 ivtmp.601 ] [204])
                (const_int 24 [0x18])) [3 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_ANTI 1001 (insn_list:REG_DEP_ANTI 999 (insn_list:REG_DEP_TRUE 1007 (nil))))
    (nil))

(insn 1036 1021 1022 25 ./CppStatUtilities.cc:473 (parallel [
            (set (reg/f:DI 3 bx [orig:204 ivtmp.601 ] [204])
                (plus:DI (reg/f:DI 3 bx [orig:204 ivtmp.601 ] [204])
                    (const_int 32 [0x20])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 126 (insn_list:REG_DEP_ANTI 969 (insn_list:REG_DEP_ANTI 995 (insn_list:REG_DEP_ANTI 1021 (nil)))))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 1022 1036 1024 25 ./CppStatUtilities.cc:474 (set (reg:DF 21 xmm0 [241])
        (minus:DF (reg:DF 21 xmm0 [241])
            (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                    (const_int 48 [0x30])) [26 tmin+0 S8 A8]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 1021 (insn_list:REG_DEP_ANTI 999 (nil)))
    (nil))

(insn:TI 1024 1022 1025 25 ./CppStatUtilities.cc:474 (set (reg:DF 21 xmm0)
        (div:DF (reg:DF 21 xmm0 [241])
            (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                    (const_int 64 [0x40])) [24 dt+0 S8 A8]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 1022 (insn_list:REG_DEP_ANTI 999 (nil)))
    (nil))

(call_insn/u:TI 1025 1024 1027 25 ./CppStatUtilities.cc:474 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("floor") [flags 0x41] <function_decl 0x2b5eb3c39300 floor>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_OUTPUT 138 (insn_list:REG_DEP_ANTI 1492 (insn_list:REG_DEP_ANTI 139 (insn_list:REG_DEP_OUTPUT 135 (insn_list:REG_DEP_ANTI 1493 (insn_list:REG_DEP_OUTPUT 978 (insn_list:REG_DEP_ANTI 1494 (insn_list:REG_DEP_ANTI 981 (insn_list:REG_DEP_OUTPUT 980 (insn_list:REG_DEP_OUTPUT 1006 (insn_list:REG_DEP_ANTI 1004 (insn_list:REG_DEP_OUTPUT 1002 (insn_list:REG_DEP_TRUE 1024 (insn_list:REG_DEP_ANTI 999 (insn_list:REG_DEP_TRUE 1007 (nil))))))))))))))))
    (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DF 21 xmm0))
        (nil)))

(insn:TI 1027 1025 1037 25 ./CppStatUtilities.cc:474 (set (reg:SI 0 ax [245])
        (fix:SI (reg:DF 21 xmm0))) 145 {fix_truncdfsi_sse} (insn_list:REG_DEP_ANTI 1004 (insn_list:REG_DEP_OUTPUT 1002 (insn_list:REG_DEP_TRUE 1025 (nil))))
    (expr_list:REG_DEAD (reg:DF 21 xmm0)
        (nil)))

(insn 1037 1027 1028 25 ./CppStatUtilities.cc:473 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 43 r14 [orig:203 i ] [203])
            (reg/v:SI 44 r15 [orig:88 xSize ] [88]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_OUTPUT 130 (insn_list:REG_DEP_OUTPUT 973 (insn_list:REG_DEP_OUTPUT 999 (insn_list:REG_DEP_OUTPUT 1025 (insn_list:REG_DEP_OUTPUT 1036 (insn_list:REG_DEP_TRUE 1035 (nil)))))))
    (nil))

(insn:TI 1028 1037 1030 25 ./CppStatUtilities.cc:474 (set (reg:DI 0 ax [246])
        (sign_extend:DI (reg:SI 0 ax [245]))) 115 {extendsidi2_rex64} (insn_list:REG_DEP_TRUE 1027 (nil))
    (nil))

(insn:TI 1030 1028 1495 25 ./CppStatUtilities.cc:474 (set (reg:DI 5 di [orig:248 D.35145 ] [248])
        (plus:DI (mult:DI (reg:DI 0 ax [246])
                (const_int 8 [0x8]))
            (reg/f:DI 41 r12 [97]))) 196 {*lea_2_rex64} (insn_list:REG_DEP_OUTPUT 130 (insn_list:REG_DEP_OUTPUT 973 (insn_list:REG_DEP_OUTPUT 999 (insn_list:REG_DEP_OUTPUT 1025 (insn_list:REG_DEP_TRUE 1028 (nil))))))
    (expr_list:REG_DEAD (reg:DI 0 ax [246])
        (nil)))

(insn:TI 1495 1030 1032 25 ./CppStatUtilities.cc:474 (set (reg:DF 26 xmm5 [250])
        (mem:DF (reg:DI 5 di [orig:248 D.35145 ] [248]) [3 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_OUTPUT 130 (insn_list:REG_DEP_OUTPUT 973 (insn_list:REG_DEP_OUTPUT 999 (insn_list:REG_DEP_TRUE 1030 (insn_list:REG_DEP_ANTI 1025 (nil))))))
    (nil))

(insn:TI 1032 1495 1033 25 ./CppStatUtilities.cc:474 (set (reg:DF 26 xmm5 [250])
        (plus:DF (reg:DF 26 xmm5 [250])
            (mem/u/c/i:DF (symbol_ref/u:DI ("*.LC6") [flags 0x2]) [3 S8 A64]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 1495 (insn_list:REG_DEP_ANTI 1025 (nil)))
    (expr_list:REG_EQUIV (mem:DF (reg:DI 0 ax [orig:248 D.35145 ] [248]) [3 S8 A64])
        (nil)))

(insn:TI 1033 1032 1038 25 ./CppStatUtilities.cc:474 (set (mem:DF (reg:DI 5 di [orig:248 D.35145 ] [248]) [3 S8 A64])
        (reg:DF 26 xmm5 [250])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 1032 (insn_list:REG_DEP_TRUE 1030 (insn_list:REG_DEP_ANTI 126 (insn_list:REG_DEP_ANTI 130 (insn_list:REG_DEP_ANTI 1492 (insn_list:REG_DEP_ANTI 969 (insn_list:REG_DEP_ANTI 973 (insn_list:REG_DEP_ANTI 1493 (insn_list:REG_DEP_ANTI 995 (insn_list:REG_DEP_ANTI 999 (insn_list:REG_DEP_ANTI 1494 (insn_list:REG_DEP_ANTI 1021 (insn_list:REG_DEP_ANTI 1025 (insn_list:REG_DEP_ANTI 1495 (nil)))))))))))))))
    (expr_list:REG_DEAD (reg:DF 26 xmm5 [250])
        (expr_list:REG_DEAD (reg:DI 5 di [orig:248 D.35145 ] [248])
            (nil))))

(jump_insn 1038 1033 231 25 ./CppStatUtilities.cc:473 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 123)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 126 (insn_list:REG_DEP_ANTI 127 (insn_list:REG_DEP_ANTI 129 (insn_list:REG_DEP_ANTI 130 (insn_list:REG_DEP_ANTI 132 (insn_list:REG_DEP_ANTI 133 (insn_list:REG_DEP_ANTI 135 (insn_list:REG_DEP_ANTI 1492 (insn_list:REG_DEP_ANTI 138 (insn_list:REG_DEP_ANTI 139 (insn_list:REG_DEP_ANTI 969 (insn_list:REG_DEP_ANTI 970 (insn_list:REG_DEP_ANTI 972 (insn_list:REG_DEP_ANTI 973 (insn_list:REG_DEP_ANTI 975 (insn_list:REG_DEP_ANTI 976 (insn_list:REG_DEP_ANTI 978 (insn_list:REG_DEP_ANTI 1493 (insn_list:REG_DEP_ANTI 980 (insn_list:REG_DEP_ANTI 981 (insn_list:REG_DEP_ANTI 995 (insn_list:REG_DEP_ANTI 996 (insn_list:REG_DEP_ANTI 998 (insn_list:REG_DEP_ANTI 999 (insn_list:REG_DEP_ANTI 1001 (insn_list:REG_DEP_ANTI 1002 (insn_list:REG_DEP_ANTI 1004 (insn_list:REG_DEP_ANTI 1494 (insn_list:REG_DEP_ANTI 1006 (insn_list:REG_DEP_ANTI 1007 (insn_list:REG_DEP_ANTI 1021 (insn_list:REG_DEP_ANTI 1022 (insn_list:REG_DEP_ANTI 1024 (insn_list:REG_DEP_ANTI 1027 (insn_list:REG_DEP_ANTI 1028 (insn_list:REG_DEP_ANTI 1030 (insn_list:REG_DEP_ANTI 1495 (insn_list:REG_DEP_ANTI 1032 (insn_list:REG_DEP_ANTI 1035 (insn_list:REG_DEP_ANTI 1036 (insn_list:REG_DEP_TRUE 1037 (insn_list:REG_DEP_ANTI 1025 (insn_list:REG_DEP_ANTI 1033 (nil))))))))))))))))))))))))))))))))))))))))))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 9000 [0x2328])
            (nil))))
;; End of basic block 25, registers live:
 3 [bx] 6 [bp] 7 [sp] 41 [r12] 43 [r14] 44 [r15]

(note:HI 231 1038 1599 NOTE_INSN_LOOP_BEG)

(note 1599 231 145 26 ( i (expr_list:REG_DEP_TRUE (reg/v:SI 4 si [orig:163 i ] [163])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 26, registers live: 6 [bp] 7 [sp] 41 [r12] 44 [r15]
(code_label:HI 145 1599 146 26 340 "" [3 uses])

(note:HI 146 145 147 26 [bb 26] NOTE_INSN_BASIC_BLOCK)

(note:HI 147 146 1540 26 ("./CppStatUtilities.cc") 477)

(insn:TI 1540 147 1541 26 ./CppStatUtilities.cc:477 (set (reg:SI 0 ax)
        (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                (const_int 20 [0x14])) [30 ySize+0 S4 A8])) 40 {*movsi_1} (nil)
    (nil))

(insn:TI 1541 1540 149 26 ./CppStatUtilities.cc:477 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg:SI 0 ax)
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (insn_list:REG_DEP_TRUE 1540 (nil))
    (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))

(jump_insn:TI 149 1541 234 26 ./CppStatUtilities.cc:477 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 176)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 1540 (insn_list:REG_DEP_TRUE 1541 (nil)))
    (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
            (nil))))
;; End of basic block 26, registers live:
 6 [bp] 7 [sp] 41 [r12] 44 [r15]

(note:HI 234 149 151 NOTE_INSN_LOOP_END)

;; Start of basic block 27, registers live: 6 [bp] 7 [sp] 41 [r12] 44 [r15]
(note:HI 151 234 240 27 [bb 27] NOTE_INSN_BASIC_BLOCK)

(note:HI 240 151 633 27 NOTE_INSN_DELETED)

(note:HI 633 240 641 27 NOTE_INSN_DELETED)

(note:HI 641 633 644 27 NOTE_INSN_DELETED)

(note:HI 644 641 647 27 NOTE_INSN_DELETED)

(note:HI 647 644 649 27 NOTE_INSN_DELETED)

(note:HI 649 647 1472 27 NOTE_INSN_DELETED)

(insn:TI 1472 649 1471 27 ./CppStatUtilities.cc:478 (set (reg:DI 40 r11)
        (mem/f/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 24 [0x18])) [29 y+0 S8 A8])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 1471 1472 653 27 (set (reg:SI 42 r13 [150])
        (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                (const_int 20 [0x14])) [30 ySize+0 S4 A8])) 40 {*movsi_1} (nil)
    (nil))

(insn 653 1471 1600 27 ./CppStatUtilities.cc:477 (set (reg/v:SI 43 r14 [orig:252 i ] [252])
        (const_int 1 [0x1])) 40 {*movsi_1} (nil)
    (nil))

(note 1600 653 1601 27 ( i (nil)) NOTE_INSN_VAR_LOCATION)

(note 1601 1600 639 27 ( i (expr_list:REG_DEP_TRUE (reg/v:SI 43 r14 [orig:252 i ] [252])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 639 1601 634 27 ./CppStatUtilities.cc:478 (set (reg:DF 21 xmm0 [116])
        (mem:DF (reg:DI 40 r11) [3 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 1472 (nil))
    (expr_list:REG_DEAD (reg:DI 40 r11)
        (nil)))

(insn 634 639 635 27 (parallel [
            (set (reg:SI 42 r13 [150])
                (plus:SI (reg:SI 42 r13 [150])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (insn_list:REG_DEP_TRUE 1471 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 635 634 640 27 (parallel [
            (set (reg:SI 42 r13 [150])
                (and:SI (reg:SI 42 r13 [150])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) 299 {*andsi_1} (insn_list:REG_DEP_TRUE 634 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 640 635 642 27 ./CppStatUtilities.cc:478 (set (reg:DF 21 xmm0 [116])
        (minus:DF (reg:DF 21 xmm0 [116])
            (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                    (const_int 48 [0x30])) [26 tmin+0 S8 A8]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 639 (nil))
    (nil))

(insn:TI 642 640 643 27 ./CppStatUtilities.cc:478 (set (reg:DF 21 xmm0)
        (div:DF (reg:DF 21 xmm0 [116])
            (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                    (const_int 64 [0x40])) [24 dt+0 S8 A8]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 640 (nil))
    (nil))

(call_insn/u:TI 643 642 1602 27 ./CppStatUtilities.cc:478 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("floor") [flags 0x41] <function_decl 0x2b5eb3c39300 floor>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_ANTI 639 (insn_list:REG_DEP_OUTPUT 1472 (insn_list:REG_DEP_TRUE 642 (nil))))
    (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DF 21 xmm0))
        (nil)))

(note 1602 643 645 27 ( i (expr_list:REG_DEP_TRUE (reg:SI 3 bx [orig:193 i ] [193])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 645 1602 1474 27 ./CppStatUtilities.cc:478 (set (reg:SI 0 ax [118])
        (fix:SI (reg:DF 21 xmm0))) 145 {fix_truncdfsi_sse} (insn_list:REG_DEP_TRUE 643 (nil))
    (expr_list:REG_DEAD (reg:DF 21 xmm0)
        (nil)))

(insn 1474 645 1603 27 ./CppStatUtilities.cc:477 (set (reg/f:DI 3 bx [orig:253 ivtmp.596 ] [253])
        (mem/f/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 24 [0x18])) [29 y+0 S8 A8])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 643 (nil))
    (nil))

(note 1603 1474 654 27 ( i (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 654 1603 655 27 ./CppStatUtilities.cc:477 (parallel [
            (set (reg/f:DI 3 bx [orig:253 ivtmp.596 ] [253])
                (plus:DI (reg/f:DI 3 bx [orig:253 ivtmp.596 ] [253])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_TRUE 1474 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 655 654 646 27 ./CppStatUtilities.cc:477 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 43 r14 [orig:252 i ] [252])
            (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                    (const_int 20 [0x14])) [30 ySize+0 S4 A8]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_OUTPUT 634 (insn_list:REG_DEP_OUTPUT 635 (insn_list:REG_DEP_OUTPUT 654 (insn_list:REG_DEP_TRUE 653 (insn_list:REG_DEP_ANTI 643 (nil))))))
    (nil))

(insn:TI 646 655 648 27 ./CppStatUtilities.cc:478 (set (reg:DI 0 ax [119])
        (sign_extend:DI (reg:SI 0 ax [118]))) 115 {extendsidi2_rex64} (insn_list:REG_DEP_TRUE 645 (nil))
    (nil))

(insn:TI 648 646 1473 27 ./CppStatUtilities.cc:478 (set (reg:DI 0 ax [orig:80 D.35164 ] [80])
        (plus:DI (mult:DI (reg:DI 0 ax [119])
                (const_int 8 [0x8]))
            (reg/f:DI 6 bp [98]))) 196 {*lea_2_rex64} (insn_list:REG_DEP_TRUE 646 (nil))
    (nil))

(insn:TI 1473 648 650 27 ./CppStatUtilities.cc:478 (set (reg:DF 22 xmm1 [123])
        (mem:DF (reg:DI 0 ax [orig:80 D.35164 ] [80]) [3 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 648 (insn_list:REG_DEP_ANTI 643 (nil)))
    (nil))

(insn:TI 650 1473 651 27 ./CppStatUtilities.cc:478 (set (reg:DF 22 xmm1 [123])
        (plus:DF (reg:DF 22 xmm1 [123])
            (mem/u/c/i:DF (symbol_ref/u:DI ("*.LC6") [flags 0x2]) [3 S8 A64]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 1473 (insn_list:REG_DEP_ANTI 643 (nil)))
    (expr_list:REG_EQUIV (mem:DF (reg:DI 0 ax [orig:80 D.35164 ] [80]) [3 S8 A64])
        (nil)))

(insn:TI 651 650 656 27 ./CppStatUtilities.cc:478 (set (mem:DF (reg:DI 0 ax [orig:80 D.35164 ] [80]) [3 S8 A64])
        (reg:DF 22 xmm1 [123])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 650 (insn_list:REG_DEP_TRUE 648 (insn_list:REG_DEP_ANTI 639 (insn_list:REG_DEP_ANTI 643 (insn_list:REG_DEP_ANTI 1473 (nil))))))
    (expr_list:REG_DEAD (reg:DF 22 xmm1 [123])
        (expr_list:REG_DEAD (reg:DI 0 ax [orig:80 D.35164 ] [80])
            (nil))))

(jump_insn 656 651 756 27 ./CppStatUtilities.cc:477 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 176)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 1471 (insn_list:REG_DEP_ANTI 634 (insn_list:REG_DEP_ANTI 635 (insn_list:REG_DEP_ANTI 1472 (insn_list:REG_DEP_ANTI 639 (insn_list:REG_DEP_ANTI 640 (insn_list:REG_DEP_ANTI 642 (insn_list:REG_DEP_ANTI 645 (insn_list:REG_DEP_ANTI 646 (insn_list:REG_DEP_ANTI 648 (insn_list:REG_DEP_ANTI 1473 (insn_list:REG_DEP_ANTI 650 (insn_list:REG_DEP_ANTI 653 (insn_list:REG_DEP_ANTI 1474 (insn_list:REG_DEP_ANTI 654 (insn_list:REG_DEP_TRUE 655 (insn_list:REG_DEP_ANTI 643 (insn_list:REG_DEP_ANTI 651 (nil)))))))))))))))))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
            (nil))))
;; End of basic block 27, registers live:
 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 28, registers live: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note:HI 756 656 754 28 [bb 28] NOTE_INSN_BASIC_BLOCK)

(insn:TI 754 756 755 28 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 42 r13 [150])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (nil)
    (nil))

(jump_insn:TI 755 754 725 28 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 154)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 754 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 2500 [0x9c4])
            (nil))))
;; End of basic block 28, registers live:
 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 29, registers live: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note:HI 725 755 723 29 [bb 29] NOTE_INSN_BASIC_BLOCK)

(insn:TI 723 725 724 29 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 42 r13 [150])
            (const_int 1 [0x1]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 724 723 694 29 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1445)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 723 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 3333 [0xd05])
            (nil))))
;; End of basic block 29, registers live:
 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 30, registers live: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note:HI 694 724 692 30 [bb 30] NOTE_INSN_BASIC_BLOCK)

(insn:TI 692 694 693 30 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 42 r13 [150])
            (const_int 2 [0x2]))) 5 {*cmpsi_1_insn} (nil)
    (expr_list:REG_DEAD (reg:SI 42 r13 [150])
        (nil)))

(jump_insn:TI 693 692 684 30 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1446)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 692 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 30, registers live:
 3 [bx] 6 [bp] 7 [sp] 41 [r12] 43 [r14] 44 [r15]

;; Start of basic block 31, registers live: 6 [bp] 7 [sp] 41 [r12] 43 [r14] 44 [r15]
(note:HI 684 693 668 31 [bb 31] NOTE_INSN_BASIC_BLOCK)

(note:HI 668 684 671 31 NOTE_INSN_DELETED)

(note:HI 671 668 674 31 NOTE_INSN_DELETED)

(note:HI 674 671 676 31 NOTE_INSN_DELETED)

(note:HI 676 674 1475 31 NOTE_INSN_DELETED)

(insn:TI 1475 676 680 31 ./CppStatUtilities.cc:478 (set (reg:DI 2 cx)
        (mem/f/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 24 [0x18])) [29 y+0 S8 A8])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 680 1475 1604 31 ./CppStatUtilities.cc:477 (set (strict_low_part (reg:QI 43 r14))
        (const_int 2 [0x2])) 58 {*movstrictqi_1} (nil)
    (expr_list:REG_EQUAL (const_int 2 [0x2])
        (nil)))

(note 1604 680 666 31 ( i (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 666 1604 667 31 ./CppStatUtilities.cc:478 (set (reg:DF 21 xmm0 [376])
        (mem:DF (plus:DI (reg:DI 2 cx)
                (const_int 8 [0x8])) [3 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 1475 (nil))
    (expr_list:REG_DEAD (reg:DI 2 cx)
        (nil)))

(insn:TI 667 666 669 31 ./CppStatUtilities.cc:478 (set (reg:DF 21 xmm0 [376])
        (minus:DF (reg:DF 21 xmm0 [376])
            (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                    (const_int 48 [0x30])) [26 tmin+0 S8 A8]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 666 (nil))
    (nil))

(insn:TI 669 667 670 31 ./CppStatUtilities.cc:478 (set (reg:DF 21 xmm0)
        (div:DF (reg:DF 21 xmm0 [376])
            (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                    (const_int 64 [0x40])) [24 dt+0 S8 A8]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 667 (nil))
    (nil))

(call_insn/u:TI 670 669 672 31 ./CppStatUtilities.cc:478 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("floor") [flags 0x41] <function_decl 0x2b5eb3c39300 floor>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_ANTI 666 (insn_list:REG_DEP_OUTPUT 1475 (insn_list:REG_DEP_TRUE 669 (nil))))
    (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DF 21 xmm0))
        (nil)))

(insn:TI 672 670 1477 31 ./CppStatUtilities.cc:478 (set (reg:SI 0 ax [380])
        (fix:SI (reg:DF 21 xmm0))) 145 {fix_truncdfsi_sse} (insn_list:REG_DEP_TRUE 670 (nil))
    (expr_list:REG_DEAD (reg:DF 21 xmm0)
        (nil)))

(insn 1477 672 681 31 ./CppStatUtilities.cc:477 (set (reg/f:DI 3 bx [orig:253 ivtmp.596 ] [253])
        (mem/f/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 24 [0x18])) [29 y+0 S8 A8])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 670 (nil))
    (nil))

(insn:TI 681 1477 673 31 ./CppStatUtilities.cc:477 (parallel [
            (set (reg/f:DI 3 bx [orig:253 ivtmp.596 ] [253])
                (plus:DI (reg/f:DI 3 bx [orig:253 ivtmp.596 ] [253])
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_TRUE 1477 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 673 681 675 31 ./CppStatUtilities.cc:478 (set (reg:DI 0 ax [381])
        (sign_extend:DI (reg:SI 0 ax [380]))) 115 {extendsidi2_rex64} (insn_list:REG_DEP_TRUE 672 (nil))
    (nil))

(insn:TI 675 673 1476 31 ./CppStatUtilities.cc:478 (set (reg:DI 1 dx [orig:383 D.35164 ] [383])
        (plus:DI (mult:DI (reg:DI 0 ax [381])
                (const_int 8 [0x8]))
            (reg/f:DI 6 bp [98]))) 196 {*lea_2_rex64} (insn_list:REG_DEP_OUTPUT 670 (insn_list:REG_DEP_TRUE 673 (nil)))
    (expr_list:REG_DEAD (reg:DI 0 ax [381])
        (nil)))

(insn:TI 1476 675 677 31 ./CppStatUtilities.cc:478 (set (reg:DF 23 xmm2 [385])
        (mem:DF (reg:DI 1 dx [orig:383 D.35164 ] [383]) [3 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 675 (insn_list:REG_DEP_ANTI 670 (nil)))
    (nil))

(insn:TI 677 1476 678 31 ./CppStatUtilities.cc:478 (set (reg:DF 23 xmm2 [385])
        (plus:DF (reg:DF 23 xmm2 [385])
            (mem/u/c/i:DF (symbol_ref/u:DI ("*.LC6") [flags 0x2]) [3 S8 A64]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 1476 (insn_list:REG_DEP_ANTI 670 (nil)))
    (expr_list:REG_EQUIV (mem:DF (reg:DI 0 ax [orig:383 D.35164 ] [383]) [3 S8 A64])
        (nil)))

(insn:TI 678 677 1605 31 ./CppStatUtilities.cc:478 (set (mem:DF (reg:DI 1 dx [orig:383 D.35164 ] [383]) [3 S8 A64])
        (reg:DF 23 xmm2 [385])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 677 (insn_list:REG_DEP_TRUE 675 (insn_list:REG_DEP_ANTI 666 (insn_list:REG_DEP_ANTI 670 (insn_list:REG_DEP_ANTI 1476 (nil))))))
    (expr_list:REG_DEAD (reg:DF 23 xmm2 [385])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:383 D.35164 ] [383])
            (nil))))
;; End of basic block 31, registers live:
 3 [bx] 6 [bp] 7 [sp] 41 [r12] 43 [r14] 44 [r15]

(note 1605 678 1446 32 ( i (expr_list:REG_DEP_TRUE (reg/v:SI 43 r14 [orig:252 i ] [252])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 32, registers live: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 43 [r14] 44 [r15]
(code_label:HI 1446 1605 715 32 441 "" [1 uses])

(note:HI 715 1446 699 32 [bb 32] NOTE_INSN_BASIC_BLOCK)

(note:HI 699 715 702 32 NOTE_INSN_DELETED)

(note:HI 702 699 705 32 NOTE_INSN_DELETED)

(note:HI 705 702 707 32 NOTE_INSN_DELETED)

(note:HI 707 705 697 32 NOTE_INSN_DELETED)

(insn:TI 697 707 711 32 ./CppStatUtilities.cc:478 (set (reg:DF 21 xmm0 [386])
        (mem:DF (reg/f:DI 3 bx [orig:253 ivtmp.596 ] [253]) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn 711 697 712 32 ./CppStatUtilities.cc:477 (parallel [
            (set (reg/v:SI 43 r14 [orig:252 i ] [252])
                (plus:SI (reg/v:SI 43 r14 [orig:252 i ] [252])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 712 711 698 32 ./CppStatUtilities.cc:477 (parallel [
            (set (reg/f:DI 3 bx [orig:253 ivtmp.596 ] [253])
                (plus:DI (reg/f:DI 3 bx [orig:253 ivtmp.596 ] [253])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 697 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 698 712 700 32 ./CppStatUtilities.cc:478 (set (reg:DF 21 xmm0 [386])
        (minus:DF (reg:DF 21 xmm0 [386])
            (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                    (const_int 48 [0x30])) [26 tmin+0 S8 A8]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 697 (nil))
    (nil))

(insn:TI 700 698 701 32 ./CppStatUtilities.cc:478 (set (reg:DF 21 xmm0)
        (div:DF (reg:DF 21 xmm0 [386])
            (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                    (const_int 64 [0x40])) [24 dt+0 S8 A8]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 698 (nil))
    (nil))

(call_insn/u:TI 701 700 703 32 ./CppStatUtilities.cc:478 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("floor") [flags 0x41] <function_decl 0x2b5eb3c39300 floor>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_TRUE 700 (nil))
    (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DF 21 xmm0))
        (nil)))

(insn:TI 703 701 704 32 ./CppStatUtilities.cc:478 (set (reg:SI 0 ax [390])
        (fix:SI (reg:DF 21 xmm0))) 145 {fix_truncdfsi_sse} (insn_list:REG_DEP_TRUE 701 (nil))
    (expr_list:REG_DEAD (reg:DF 21 xmm0)
        (nil)))

(insn:TI 704 703 706 32 ./CppStatUtilities.cc:478 (set (reg:DI 0 ax [391])
        (sign_extend:DI (reg:SI 0 ax [390]))) 115 {extendsidi2_rex64} (insn_list:REG_DEP_TRUE 703 (nil))
    (nil))

(insn:TI 706 704 1478 32 ./CppStatUtilities.cc:478 (set (reg:DI 4 si [orig:393 D.35164 ] [393])
        (plus:DI (mult:DI (reg:DI 0 ax [391])
                (const_int 8 [0x8]))
            (reg/f:DI 6 bp [98]))) 196 {*lea_2_rex64} (insn_list:REG_DEP_OUTPUT 701 (insn_list:REG_DEP_TRUE 704 (nil)))
    (expr_list:REG_DEAD (reg:DI 0 ax [391])
        (nil)))

(insn:TI 1478 706 708 32 ./CppStatUtilities.cc:478 (set (reg:DF 46 xmm9 [395])
        (mem:DF (reg:DI 4 si [orig:393 D.35164 ] [393]) [3 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 706 (insn_list:REG_DEP_ANTI 701 (nil)))
    (nil))

(insn:TI 708 1478 709 32 ./CppStatUtilities.cc:478 (set (reg:DF 46 xmm9 [395])
        (plus:DF (reg:DF 46 xmm9 [395])
            (mem/u/c/i:DF (symbol_ref/u:DI ("*.LC6") [flags 0x2]) [3 S8 A64]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 1478 (insn_list:REG_DEP_ANTI 701 (nil)))
    (expr_list:REG_EQUIV (mem:DF (reg:DI 0 ax [orig:393 D.35164 ] [393]) [3 S8 A64])
        (nil)))

(insn:TI 709 708 1445 32 ./CppStatUtilities.cc:478 (set (mem:DF (reg:DI 4 si [orig:393 D.35164 ] [393]) [3 S8 A64])
        (reg:DF 46 xmm9 [395])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 708 (insn_list:REG_DEP_TRUE 706 (insn_list:REG_DEP_ANTI 697 (insn_list:REG_DEP_ANTI 701 (insn_list:REG_DEP_ANTI 1478 (nil))))))
    (expr_list:REG_DEAD (reg:DF 46 xmm9 [395])
        (expr_list:REG_DEAD (reg:DI 4 si [orig:393 D.35164 ] [393])
            (nil))))
;; End of basic block 32, registers live:
 3 [bx] 6 [bp] 7 [sp] 41 [r12] 43 [r14] 44 [r15]

;; Start of basic block 33, registers live: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 43 [r14] 44 [r15]
(code_label:HI 1445 709 746 33 440 "" [1 uses])

(note:HI 746 1445 730 33 [bb 33] NOTE_INSN_BASIC_BLOCK)

(note:HI 730 746 733 33 NOTE_INSN_DELETED)

(note:HI 733 730 736 33 NOTE_INSN_DELETED)

(note:HI 736 733 738 33 NOTE_INSN_DELETED)

(note:HI 738 736 728 33 NOTE_INSN_DELETED)

(insn:TI 728 738 742 33 ./CppStatUtilities.cc:478 (set (reg:DF 21 xmm0 [396])
        (mem:DF (reg/f:DI 3 bx [orig:253 ivtmp.596 ] [253]) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn 742 728 743 33 ./CppStatUtilities.cc:477 (parallel [
            (set (reg/v:SI 43 r14 [orig:252 i ] [252])
                (plus:SI (reg/v:SI 43 r14 [orig:252 i ] [252])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 743 742 729 33 ./CppStatUtilities.cc:477 (parallel [
            (set (reg/f:DI 3 bx [orig:253 ivtmp.596 ] [253])
                (plus:DI (reg/f:DI 3 bx [orig:253 ivtmp.596 ] [253])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 728 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 729 743 731 33 ./CppStatUtilities.cc:478 (set (reg:DF 21 xmm0 [396])
        (minus:DF (reg:DF 21 xmm0 [396])
            (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                    (const_int 48 [0x30])) [26 tmin+0 S8 A8]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 728 (nil))
    (nil))

(insn:TI 731 729 732 33 ./CppStatUtilities.cc:478 (set (reg:DF 21 xmm0)
        (div:DF (reg:DF 21 xmm0 [396])
            (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                    (const_int 64 [0x40])) [24 dt+0 S8 A8]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 729 (nil))
    (nil))

(call_insn/u:TI 732 731 734 33 ./CppStatUtilities.cc:478 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("floor") [flags 0x41] <function_decl 0x2b5eb3c39300 floor>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_TRUE 731 (nil))
    (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DF 21 xmm0))
        (nil)))

(insn:TI 734 732 744 33 ./CppStatUtilities.cc:478 (set (reg:SI 0 ax [400])
        (fix:SI (reg:DF 21 xmm0))) 145 {fix_truncdfsi_sse} (insn_list:REG_DEP_TRUE 732 (nil))
    (expr_list:REG_DEAD (reg:DF 21 xmm0)
        (nil)))

(insn 744 734 735 33 ./CppStatUtilities.cc:477 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 43 r14 [orig:252 i ] [252])
            (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                    (const_int 20 [0x14])) [30 ySize+0 S4 A8]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_OUTPUT 743 (insn_list:REG_DEP_TRUE 742 (insn_list:REG_DEP_ANTI 732 (nil))))
    (nil))

(insn:TI 735 744 737 33 ./CppStatUtilities.cc:478 (set (reg:DI 0 ax [401])
        (sign_extend:DI (reg:SI 0 ax [400]))) 115 {extendsidi2_rex64} (insn_list:REG_DEP_TRUE 734 (nil))
    (nil))

(insn:TI 737 735 1479 33 ./CppStatUtilities.cc:478 (set (reg:DI 5 di [orig:403 D.35164 ] [403])
        (plus:DI (mult:DI (reg:DI 0 ax [401])
                (const_int 8 [0x8]))
            (reg/f:DI 6 bp [98]))) 196 {*lea_2_rex64} (insn_list:REG_DEP_OUTPUT 732 (insn_list:REG_DEP_TRUE 735 (nil)))
    (expr_list:REG_DEAD (reg:DI 0 ax [401])
        (nil)))

(insn:TI 1479 737 739 33 ./CppStatUtilities.cc:478 (set (reg:DF 47 xmm10 [405])
        (mem:DF (reg:DI 5 di [orig:403 D.35164 ] [403]) [3 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 737 (insn_list:REG_DEP_ANTI 732 (nil)))
    (nil))

(insn:TI 739 1479 740 33 ./CppStatUtilities.cc:478 (set (reg:DF 47 xmm10 [405])
        (plus:DF (reg:DF 47 xmm10 [405])
            (mem/u/c/i:DF (symbol_ref/u:DI ("*.LC6") [flags 0x2]) [3 S8 A64]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 1479 (insn_list:REG_DEP_ANTI 732 (nil)))
    (expr_list:REG_EQUIV (mem:DF (reg:DI 0 ax [orig:403 D.35164 ] [403]) [3 S8 A64])
        (nil)))

(insn:TI 740 739 745 33 ./CppStatUtilities.cc:478 (set (mem:DF (reg:DI 5 di [orig:403 D.35164 ] [403]) [3 S8 A64])
        (reg:DF 47 xmm10 [405])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 739 (insn_list:REG_DEP_TRUE 737 (insn_list:REG_DEP_ANTI 728 (insn_list:REG_DEP_ANTI 732 (insn_list:REG_DEP_ANTI 1479 (nil))))))
    (expr_list:REG_DEAD (reg:DF 47 xmm10 [405])
        (expr_list:REG_DEAD (reg:DI 5 di [orig:403 D.35164 ] [403])
            (nil))))

(jump_insn 745 740 154 33 ./CppStatUtilities.cc:477 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 176)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 728 (insn_list:REG_DEP_ANTI 729 (insn_list:REG_DEP_ANTI 731 (insn_list:REG_DEP_ANTI 734 (insn_list:REG_DEP_ANTI 735 (insn_list:REG_DEP_ANTI 737 (insn_list:REG_DEP_ANTI 1479 (insn_list:REG_DEP_ANTI 739 (insn_list:REG_DEP_ANTI 742 (insn_list:REG_DEP_ANTI 743 (insn_list:REG_DEP_TRUE 744 (insn_list:REG_DEP_ANTI 732 (insn_list:REG_DEP_ANTI 740 (nil))))))))))))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
            (nil))))
;; End of basic block 33, registers live:
 3 [bx] 6 [bp] 7 [sp] 41 [r12] 43 [r14] 44 [r15]

;; Start of basic block 34, registers live: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 43 [r14] 44 [r15]
(code_label:HI 154 745 155 34 345 "" [2 uses])

(note:HI 155 154 159 34 [bb 34] NOTE_INSN_BASIC_BLOCK)

(note:HI 159 155 162 34 NOTE_INSN_DELETED)

(note:HI 162 159 165 34 NOTE_INSN_DELETED)

(note:HI 165 162 167 34 NOTE_INSN_DELETED)

(note:HI 167 165 761 34 NOTE_INSN_DELETED)

(note:HI 761 167 764 34 NOTE_INSN_DELETED)

(note:HI 764 761 767 34 NOTE_INSN_DELETED)

(note:HI 767 764 769 34 NOTE_INSN_DELETED)

(note:HI 769 767 787 34 NOTE_INSN_DELETED)

(note:HI 787 769 790 34 NOTE_INSN_DELETED)

(note:HI 790 787 793 34 NOTE_INSN_DELETED)

(note:HI 793 790 795 34 NOTE_INSN_DELETED)

(note:HI 795 793 813 34 NOTE_INSN_DELETED)

(note:HI 813 795 816 34 NOTE_INSN_DELETED)

(note:HI 816 813 819 34 NOTE_INSN_DELETED)

(note:HI 819 816 821 34 NOTE_INSN_DELETED)

(note:HI 821 819 157 34 NOTE_INSN_DELETED)

(insn:TI 157 821 825 34 ./CppStatUtilities.cc:478 (set (reg:DF 21 xmm0 [254])
        (mem:DF (reg/f:DI 3 bx [orig:253 ivtmp.596 ] [253]) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn 825 157 158 34 ./CppStatUtilities.cc:477 (parallel [
            (set (reg/v:SI 43 r14 [orig:252 i ] [252])
                (plus:SI (reg/v:SI 43 r14 [orig:252 i ] [252])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 158 825 160 34 ./CppStatUtilities.cc:478 (set (reg:DF 21 xmm0 [254])
        (minus:DF (reg:DF 21 xmm0 [254])
            (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                    (const_int 48 [0x30])) [26 tmin+0 S8 A8]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 157 (nil))
    (nil))

(insn:TI 160 158 161 34 ./CppStatUtilities.cc:478 (set (reg:DF 21 xmm0)
        (div:DF (reg:DF 21 xmm0 [254])
            (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                    (const_int 64 [0x40])) [24 dt+0 S8 A8]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 158 (nil))
    (nil))

(call_insn/u:TI 161 160 163 34 ./CppStatUtilities.cc:478 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("floor") [flags 0x41] <function_decl 0x2b5eb3c39300 floor>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_TRUE 160 (nil))
    (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DF 21 xmm0))
        (nil)))

(insn:TI 163 161 164 34 ./CppStatUtilities.cc:478 (set (reg:SI 0 ax [258])
        (fix:SI (reg:DF 21 xmm0))) 145 {fix_truncdfsi_sse} (insn_list:REG_DEP_TRUE 161 (nil))
    (expr_list:REG_DEAD (reg:DF 21 xmm0)
        (nil)))

(insn:TI 164 163 166 34 ./CppStatUtilities.cc:478 (set (reg:DI 0 ax [259])
        (sign_extend:DI (reg:SI 0 ax [258]))) 115 {extendsidi2_rex64} (insn_list:REG_DEP_TRUE 163 (nil))
    (nil))

(insn:TI 166 164 1480 34 ./CppStatUtilities.cc:478 (set (reg:DI 42 r13 [orig:261 D.35164 ] [261])
        (plus:DI (mult:DI (reg:DI 0 ax [259])
                (const_int 8 [0x8]))
            (reg/f:DI 6 bp [98]))) 196 {*lea_2_rex64} (insn_list:REG_DEP_TRUE 164 (nil))
    (expr_list:REG_DEAD (reg:DI 0 ax [259])
        (nil)))

(insn:TI 1480 166 169 34 ./CppStatUtilities.cc:478 (set (reg:DF 51 xmm14 [263])
        (mem:DF (reg:DI 42 r13 [orig:261 D.35164 ] [261]) [3 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 166 (insn_list:REG_DEP_ANTI 161 (nil)))
    (nil))

(insn:TI 169 1480 170 34 ./CppStatUtilities.cc:478 (set (reg:DF 51 xmm14 [263])
        (plus:DF (reg:DF 51 xmm14 [263])
            (mem/u/c/i:DF (symbol_ref/u:DI ("*.LC6") [flags 0x2]) [3 S8 A64]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 1480 (insn_list:REG_DEP_ANTI 161 (nil)))
    (expr_list:REG_EQUIV (mem:DF (reg:DI 0 ax [orig:261 D.35164 ] [261]) [3 S8 A64])
        (nil)))

(insn:TI 170 169 759 34 ./CppStatUtilities.cc:478 (set (mem:DF (reg:DI 42 r13 [orig:261 D.35164 ] [261]) [3 S8 A64])
        (reg:DF 51 xmm14 [263])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 169 (insn_list:REG_DEP_TRUE 166 (insn_list:REG_DEP_ANTI 157 (insn_list:REG_DEP_ANTI 161 (insn_list:REG_DEP_ANTI 1480 (nil))))))
    (expr_list:REG_DEAD (reg:DF 51 xmm14 [263])
        (expr_list:REG_DEAD (reg:DI 42 r13 [orig:261 D.35164 ] [261])
            (nil))))

(insn:TI 759 170 760 34 ./CppStatUtilities.cc:478 (set (reg:DF 21 xmm0 [266])
        (mem:DF (plus:DI (reg/f:DI 3 bx [orig:253 ivtmp.596 ] [253])
                (const_int 8 [0x8])) [3 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_ANTI 163 (insn_list:REG_DEP_ANTI 161 (insn_list:REG_DEP_TRUE 170 (nil))))
    (nil))

(insn:TI 760 759 762 34 ./CppStatUtilities.cc:478 (set (reg:DF 21 xmm0 [266])
        (minus:DF (reg:DF 21 xmm0 [266])
            (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                    (const_int 48 [0x30])) [26 tmin+0 S8 A8]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 759 (insn_list:REG_DEP_ANTI 161 (nil)))
    (nil))

(insn:TI 762 760 763 34 ./CppStatUtilities.cc:478 (set (reg:DF 21 xmm0)
        (div:DF (reg:DF 21 xmm0 [266])
            (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                    (const_int 64 [0x40])) [24 dt+0 S8 A8]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 760 (insn_list:REG_DEP_ANTI 161 (nil)))
    (nil))

(call_insn/u:TI 763 762 765 34 ./CppStatUtilities.cc:478 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("floor") [flags 0x41] <function_decl 0x2b5eb3c39300 floor>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_OUTPUT 169 (insn_list:REG_DEP_ANTI 166 (insn_list:REG_DEP_OUTPUT 164 (insn_list:REG_DEP_TRUE 762 (insn_list:REG_DEP_ANTI 161 (insn_list:REG_DEP_TRUE 170 (nil)))))))
    (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DF 21 xmm0))
        (nil)))

(insn:TI 765 763 766 34 ./CppStatUtilities.cc:478 (set (reg:SI 0 ax [270])
        (fix:SI (reg:DF 21 xmm0))) 145 {fix_truncdfsi_sse} (insn_list:REG_DEP_ANTI 166 (insn_list:REG_DEP_OUTPUT 164 (insn_list:REG_DEP_TRUE 763 (nil))))
    (expr_list:REG_DEAD (reg:DF 21 xmm0)
        (nil)))

(insn:TI 766 765 768 34 ./CppStatUtilities.cc:478 (set (reg:DI 0 ax [271])
        (sign_extend:DI (reg:SI 0 ax [270]))) 115 {extendsidi2_rex64} (insn_list:REG_DEP_TRUE 765 (nil))
    (nil))

(insn:TI 768 766 1481 34 ./CppStatUtilities.cc:478 (set (reg:DI 39 r10 [orig:273 D.35164 ] [273])
        (plus:DI (mult:DI (reg:DI 0 ax [271])
                (const_int 8 [0x8]))
            (reg/f:DI 6 bp [98]))) 196 {*lea_2_rex64} (insn_list:REG_DEP_OUTPUT 161 (insn_list:REG_DEP_OUTPUT 763 (insn_list:REG_DEP_TRUE 766 (nil))))
    (expr_list:REG_DEAD (reg:DI 0 ax [271])
        (nil)))

(insn:TI 1481 768 770 34 ./CppStatUtilities.cc:478 (set (reg:DF 50 xmm13 [275])
        (mem:DF (reg:DI 39 r10 [orig:273 D.35164 ] [273]) [3 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_OUTPUT 161 (insn_list:REG_DEP_TRUE 768 (insn_list:REG_DEP_ANTI 763 (nil))))
    (nil))

(insn:TI 770 1481 771 34 ./CppStatUtilities.cc:478 (set (reg:DF 50 xmm13 [275])
        (plus:DF (reg:DF 50 xmm13 [275])
            (mem/u/c/i:DF (symbol_ref/u:DI ("*.LC6") [flags 0x2]) [3 S8 A64]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 1481 (insn_list:REG_DEP_ANTI 763 (nil)))
    (expr_list:REG_EQUIV (mem:DF (reg:DI 0 ax [orig:273 D.35164 ] [273]) [3 S8 A64])
        (nil)))

(insn:TI 771 770 785 34 ./CppStatUtilities.cc:478 (set (mem:DF (reg:DI 39 r10 [orig:273 D.35164 ] [273]) [3 S8 A64])
        (reg:DF 50 xmm13 [275])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 770 (insn_list:REG_DEP_TRUE 768 (insn_list:REG_DEP_ANTI 157 (insn_list:REG_DEP_ANTI 161 (insn_list:REG_DEP_ANTI 1480 (insn_list:REG_DEP_ANTI 759 (insn_list:REG_DEP_ANTI 763 (insn_list:REG_DEP_ANTI 1481 (nil)))))))))
    (expr_list:REG_DEAD (reg:DF 50 xmm13 [275])
        (expr_list:REG_DEAD (reg:DI 39 r10 [orig:273 D.35164 ] [273])
            (nil))))

(insn:TI 785 771 786 34 ./CppStatUtilities.cc:478 (set (reg:DF 21 xmm0 [278])
        (mem:DF (plus:DI (reg/f:DI 3 bx [orig:253 ivtmp.596 ] [253])
                (const_int 16 [0x10])) [3 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_ANTI 765 (insn_list:REG_DEP_ANTI 763 (insn_list:REG_DEP_TRUE 771 (nil))))
    (nil))

(insn:TI 786 785 788 34 ./CppStatUtilities.cc:478 (set (reg:DF 21 xmm0 [278])
        (minus:DF (reg:DF 21 xmm0 [278])
            (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                    (const_int 48 [0x30])) [26 tmin+0 S8 A8]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 785 (insn_list:REG_DEP_ANTI 763 (nil)))
    (nil))

(insn:TI 788 786 789 34 ./CppStatUtilities.cc:478 (set (reg:DF 21 xmm0)
        (div:DF (reg:DF 21 xmm0 [278])
            (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                    (const_int 64 [0x40])) [24 dt+0 S8 A8]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 786 (insn_list:REG_DEP_ANTI 763 (nil)))
    (nil))

(call_insn/u:TI 789 788 791 34 ./CppStatUtilities.cc:478 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("floor") [flags 0x41] <function_decl 0x2b5eb3c39300 floor>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_ANTI 170 (insn_list:REG_DEP_OUTPUT 169 (insn_list:REG_DEP_OUTPUT 770 (insn_list:REG_DEP_ANTI 1481 (insn_list:REG_DEP_ANTI 768 (insn_list:REG_DEP_OUTPUT 766 (insn_list:REG_DEP_TRUE 788 (insn_list:REG_DEP_ANTI 763 (insn_list:REG_DEP_TRUE 771 (nil))))))))))
    (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DF 21 xmm0))
        (nil)))

(insn:TI 791 789 792 34 ./CppStatUtilities.cc:478 (set (reg:SI 0 ax [282])
        (fix:SI (reg:DF 21 xmm0))) 145 {fix_truncdfsi_sse} (insn_list:REG_DEP_ANTI 768 (insn_list:REG_DEP_OUTPUT 766 (insn_list:REG_DEP_TRUE 789 (nil))))
    (expr_list:REG_DEAD (reg:DF 21 xmm0)
        (nil)))

(insn:TI 792 791 794 34 ./CppStatUtilities.cc:478 (set (reg:DI 0 ax [283])
        (sign_extend:DI (reg:SI 0 ax [282]))) 115 {extendsidi2_rex64} (insn_list:REG_DEP_TRUE 791 (nil))
    (nil))

(insn:TI 794 792 1482 34 ./CppStatUtilities.cc:478 (set (reg:DI 38 r9 [orig:285 D.35164 ] [285])
        (plus:DI (mult:DI (reg:DI 0 ax [283])
                (const_int 8 [0x8]))
            (reg/f:DI 6 bp [98]))) 196 {*lea_2_rex64} (insn_list:REG_DEP_OUTPUT 161 (insn_list:REG_DEP_OUTPUT 763 (insn_list:REG_DEP_OUTPUT 789 (insn_list:REG_DEP_TRUE 792 (nil)))))
    (expr_list:REG_DEAD (reg:DI 0 ax [283])
        (nil)))

(insn:TI 1482 794 796 34 ./CppStatUtilities.cc:478 (set (reg:DF 49 xmm12 [287])
        (mem:DF (reg:DI 38 r9 [orig:285 D.35164 ] [285]) [3 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_OUTPUT 161 (insn_list:REG_DEP_OUTPUT 763 (insn_list:REG_DEP_TRUE 794 (insn_list:REG_DEP_ANTI 789 (nil)))))
    (nil))

(insn:TI 796 1482 797 34 ./CppStatUtilities.cc:478 (set (reg:DF 49 xmm12 [287])
        (plus:DF (reg:DF 49 xmm12 [287])
            (mem/u/c/i:DF (symbol_ref/u:DI ("*.LC6") [flags 0x2]) [3 S8 A64]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 1482 (insn_list:REG_DEP_ANTI 789 (nil)))
    (expr_list:REG_EQUIV (mem:DF (reg:DI 0 ax [orig:285 D.35164 ] [285]) [3 S8 A64])
        (nil)))

(insn:TI 797 796 811 34 ./CppStatUtilities.cc:478 (set (mem:DF (reg:DI 38 r9 [orig:285 D.35164 ] [285]) [3 S8 A64])
        (reg:DF 49 xmm12 [287])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 796 (insn_list:REG_DEP_TRUE 794 (insn_list:REG_DEP_ANTI 157 (insn_list:REG_DEP_ANTI 161 (insn_list:REG_DEP_ANTI 1480 (insn_list:REG_DEP_ANTI 759 (insn_list:REG_DEP_ANTI 763 (insn_list:REG_DEP_ANTI 1481 (insn_list:REG_DEP_ANTI 785 (insn_list:REG_DEP_ANTI 789 (insn_list:REG_DEP_ANTI 1482 (nil))))))))))))
    (expr_list:REG_DEAD (reg:DF 49 xmm12 [287])
        (expr_list:REG_DEAD (reg:DI 38 r9 [orig:285 D.35164 ] [285])
            (nil))))

(insn:TI 811 797 826 34 ./CppStatUtilities.cc:478 (set (reg:DF 21 xmm0 [290])
        (mem:DF (plus:DI (reg/f:DI 3 bx [orig:253 ivtmp.596 ] [253])
                (const_int 24 [0x18])) [3 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_ANTI 791 (insn_list:REG_DEP_ANTI 789 (insn_list:REG_DEP_TRUE 797 (nil))))
    (nil))

(insn 826 811 812 34 ./CppStatUtilities.cc:477 (parallel [
            (set (reg/f:DI 3 bx [orig:253 ivtmp.596 ] [253])
                (plus:DI (reg/f:DI 3 bx [orig:253 ivtmp.596 ] [253])
                    (const_int 32 [0x20])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 157 (insn_list:REG_DEP_ANTI 759 (insn_list:REG_DEP_ANTI 785 (insn_list:REG_DEP_ANTI 811 (nil)))))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 812 826 814 34 ./CppStatUtilities.cc:478 (set (reg:DF 21 xmm0 [290])
        (minus:DF (reg:DF 21 xmm0 [290])
            (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                    (const_int 48 [0x30])) [26 tmin+0 S8 A8]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 811 (insn_list:REG_DEP_ANTI 789 (nil)))
    (nil))

(insn:TI 814 812 815 34 ./CppStatUtilities.cc:478 (set (reg:DF 21 xmm0)
        (div:DF (reg:DF 21 xmm0 [290])
            (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                    (const_int 64 [0x40])) [24 dt+0 S8 A8]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 812 (insn_list:REG_DEP_ANTI 789 (nil)))
    (nil))

(call_insn/u:TI 815 814 817 34 ./CppStatUtilities.cc:478 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("floor") [flags 0x41] <function_decl 0x2b5eb3c39300 floor>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_ANTI 170 (insn_list:REG_DEP_OUTPUT 169 (insn_list:REG_DEP_OUTPUT 770 (insn_list:REG_DEP_OUTPUT 796 (insn_list:REG_DEP_ANTI 1481 (insn_list:REG_DEP_ANTI 771 (insn_list:REG_DEP_OUTPUT 768 (insn_list:REG_DEP_ANTI 1482 (insn_list:REG_DEP_ANTI 794 (insn_list:REG_DEP_OUTPUT 792 (insn_list:REG_DEP_TRUE 814 (insn_list:REG_DEP_ANTI 789 (insn_list:REG_DEP_TRUE 797 (nil))))))))))))))
    (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DF 21 xmm0))
        (nil)))

(insn:TI 817 815 827 34 ./CppStatUtilities.cc:478 (set (reg:SI 0 ax [294])
        (fix:SI (reg:DF 21 xmm0))) 145 {fix_truncdfsi_sse} (insn_list:REG_DEP_ANTI 794 (insn_list:REG_DEP_OUTPUT 792 (insn_list:REG_DEP_TRUE 815 (nil))))
    (expr_list:REG_DEAD (reg:DF 21 xmm0)
        (nil)))

(insn 827 817 818 34 ./CppStatUtilities.cc:477 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 43 r14 [orig:252 i ] [252])
            (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                    (const_int 20 [0x14])) [30 ySize+0 S4 A8]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_OUTPUT 161 (insn_list:REG_DEP_OUTPUT 763 (insn_list:REG_DEP_OUTPUT 789 (insn_list:REG_DEP_OUTPUT 826 (insn_list:REG_DEP_TRUE 825 (insn_list:REG_DEP_ANTI 815 (nil)))))))
    (nil))

(insn:TI 818 827 820 34 ./CppStatUtilities.cc:478 (set (reg:DI 0 ax [295])
        (sign_extend:DI (reg:SI 0 ax [294]))) 115 {extendsidi2_rex64} (insn_list:REG_DEP_TRUE 817 (nil))
    (nil))

(insn:TI 820 818 1483 34 ./CppStatUtilities.cc:478 (set (reg:DI 37 r8 [orig:297 D.35164 ] [297])
        (plus:DI (mult:DI (reg:DI 0 ax [295])
                (const_int 8 [0x8]))
            (reg/f:DI 6 bp [98]))) 196 {*lea_2_rex64} (insn_list:REG_DEP_OUTPUT 161 (insn_list:REG_DEP_OUTPUT 763 (insn_list:REG_DEP_OUTPUT 789 (insn_list:REG_DEP_OUTPUT 815 (insn_list:REG_DEP_TRUE 818 (nil))))))
    (expr_list:REG_DEAD (reg:DI 0 ax [295])
        (nil)))

(insn:TI 1483 820 822 34 ./CppStatUtilities.cc:478 (set (reg:DF 48 xmm11 [299])
        (mem:DF (reg:DI 37 r8 [orig:297 D.35164 ] [297]) [3 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_OUTPUT 161 (insn_list:REG_DEP_OUTPUT 763 (insn_list:REG_DEP_OUTPUT 789 (insn_list:REG_DEP_TRUE 820 (insn_list:REG_DEP_ANTI 815 (nil))))))
    (nil))

(insn:TI 822 1483 823 34 ./CppStatUtilities.cc:478 (set (reg:DF 48 xmm11 [299])
        (plus:DF (reg:DF 48 xmm11 [299])
            (mem/u/c/i:DF (symbol_ref/u:DI ("*.LC6") [flags 0x2]) [3 S8 A64]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 1483 (insn_list:REG_DEP_ANTI 815 (nil)))
    (expr_list:REG_EQUIV (mem:DF (reg:DI 0 ax [orig:297 D.35164 ] [297]) [3 S8 A64])
        (nil)))

(insn:TI 823 822 828 34 ./CppStatUtilities.cc:478 (set (mem:DF (reg:DI 37 r8 [orig:297 D.35164 ] [297]) [3 S8 A64])
        (reg:DF 48 xmm11 [299])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 822 (insn_list:REG_DEP_TRUE 820 (insn_list:REG_DEP_ANTI 157 (insn_list:REG_DEP_ANTI 161 (insn_list:REG_DEP_ANTI 1480 (insn_list:REG_DEP_ANTI 759 (insn_list:REG_DEP_ANTI 763 (insn_list:REG_DEP_ANTI 1481 (insn_list:REG_DEP_ANTI 785 (insn_list:REG_DEP_ANTI 789 (insn_list:REG_DEP_ANTI 1482 (insn_list:REG_DEP_ANTI 811 (insn_list:REG_DEP_ANTI 815 (insn_list:REG_DEP_ANTI 1483 (nil)))))))))))))))
    (expr_list:REG_DEAD (reg:DF 48 xmm11 [299])
        (expr_list:REG_DEAD (reg:DI 37 r8 [orig:297 D.35164 ] [297])
            (nil))))

(jump_insn 828 823 233 34 ./CppStatUtilities.cc:477 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 154)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 157 (insn_list:REG_DEP_ANTI 158 (insn_list:REG_DEP_ANTI 160 (insn_list:REG_DEP_ANTI 161 (insn_list:REG_DEP_ANTI 163 (insn_list:REG_DEP_ANTI 164 (insn_list:REG_DEP_ANTI 166 (insn_list:REG_DEP_ANTI 1480 (insn_list:REG_DEP_ANTI 169 (insn_list:REG_DEP_ANTI 170 (insn_list:REG_DEP_ANTI 759 (insn_list:REG_DEP_ANTI 760 (insn_list:REG_DEP_ANTI 762 (insn_list:REG_DEP_ANTI 763 (insn_list:REG_DEP_ANTI 765 (insn_list:REG_DEP_ANTI 766 (insn_list:REG_DEP_ANTI 768 (insn_list:REG_DEP_ANTI 1481 (insn_list:REG_DEP_ANTI 770 (insn_list:REG_DEP_ANTI 771 (insn_list:REG_DEP_ANTI 785 (insn_list:REG_DEP_ANTI 786 (insn_list:REG_DEP_ANTI 788 (insn_list:REG_DEP_ANTI 789 (insn_list:REG_DEP_ANTI 791 (insn_list:REG_DEP_ANTI 792 (insn_list:REG_DEP_ANTI 794 (insn_list:REG_DEP_ANTI 1482 (insn_list:REG_DEP_ANTI 796 (insn_list:REG_DEP_ANTI 797 (insn_list:REG_DEP_ANTI 811 (insn_list:REG_DEP_ANTI 812 (insn_list:REG_DEP_ANTI 814 (insn_list:REG_DEP_ANTI 817 (insn_list:REG_DEP_ANTI 818 (insn_list:REG_DEP_ANTI 820 (insn_list:REG_DEP_ANTI 1483 (insn_list:REG_DEP_ANTI 822 (insn_list:REG_DEP_ANTI 825 (insn_list:REG_DEP_ANTI 826 (insn_list:REG_DEP_TRUE 827 (insn_list:REG_DEP_ANTI 815 (insn_list:REG_DEP_ANTI 823 (nil))))))))))))))))))))))))))))))))))))))))))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 9000 [0x2328])
            (nil))))
;; End of basic block 34, registers live:
 3 [bx] 6 [bp] 7 [sp] 41 [r12] 43 [r14] 44 [r15]

(note:HI 233 828 1606 NOTE_INSN_LOOP_BEG)

(note 1606 233 1607 35 ( i (expr_list:REG_DEP_TRUE (reg/v:SI 4 si [orig:163 i ] [163])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 1607 1606 176 35 ( i (expr_list:REG_DEP_TRUE (reg/v:SI 43 r14 [orig:203 i ] [203])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 35, registers live: 6 [bp] 7 [sp] 41 [r12] 44 [r15]
(code_label:HI 176 1607 177 35 343 "" [3 uses])

(note:HI 177 176 178 35 [bb 35] NOTE_INSN_BASIC_BLOCK)

(note:HI 178 177 179 35 ("./CppStatUtilities.cc") 482)

(insn:TI 179 178 1608 35 ./CppStatUtilities.cc:482 (set (reg/v:DF 23 xmm2 [orig:69 fx ] [69])
        (float:DF (reg/v:SI 44 r15 [orig:88 xSize ] [88]))) 175 {*floatsidf2_sse} (nil)
    (expr_list:REG_DEAD (reg/v:SI 44 r15 [orig:88 xSize ] [88])
        (nil)))

(note 1608 179 184 35 ( fx (expr_list:REG_DEP_TRUE (reg/v:DF 23 xmm2 [orig:69 fx ] [69])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note:HI 184 1608 1538 35 ("./CppStatUtilities.cc") 485)

(insn 1538 184 181 35 ./CppStatUtilities.cc:485 (set (reg:SI 40 r11)
        (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                (const_int 16 [0x10])) [31 nBins+0 S4 A8])) 40 {*movsi_1} (nil)
    (nil))

(note:HI 181 1538 182 35 ("./CppStatUtilities.cc") 483)

(insn 182 181 1609 35 ./CppStatUtilities.cc:483 (set (reg/v:DF 22 xmm1 [orig:68 fy ] [68])
        (float:DF (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                    (const_int 20 [0x14])) [30 ySize+0 S4 A8]))) 175 {*floatsidf2_sse} (nil)
    (nil))

(note 1609 182 183 35 ( fy (expr_list:REG_DEP_TRUE (reg/v:DF 22 xmm1 [orig:68 fy ] [68])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 183 1609 1565 35 ./CppStatUtilities.cc:483 (set (reg/v:DF 22 xmm1 [orig:68 fy ] [68])
        (mult:DF (reg/v:DF 22 xmm1 [orig:68 fy ] [68])
            (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                    (const_int 64 [0x40])) [24 dt+0 S8 A8]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 182 (nil))
    (nil))

(note 1565 183 1539 35 ("./CppStatUtilities.cc") 485)

(insn:TI 1539 1565 1566 35 ./CppStatUtilities.cc:485 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg:SI 40 r11)
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (insn_list:REG_DEP_TRUE 1538 (nil))
    (expr_list:REG_DEAD (reg:SI 40 r11)
        (nil)))

(note 1566 1539 180 35 ("./CppStatUtilities.cc") 482)

(insn:TI 180 1566 1567 35 ./CppStatUtilities.cc:482 (set (reg/v:DF 23 xmm2 [orig:69 fx ] [69])
        (mult:DF (reg/v:DF 23 xmm2 [orig:69 fx ] [69])
            (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                    (const_int 64 [0x40])) [24 dt+0 S8 A8]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 179 (nil))
    (nil))

(note 1567 180 186 35 ("./CppStatUtilities.cc") 485)

(jump_insn 186 1567 236 35 ./CppStatUtilities.cc:485 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 208)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 179 (insn_list:REG_DEP_ANTI 180 (insn_list:REG_DEP_ANTI 182 (insn_list:REG_DEP_ANTI 183 (insn_list:REG_DEP_ANTI 1538 (insn_list:REG_DEP_TRUE 1539 (nil)))))))
    (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
            (nil))))
;; End of basic block 35, registers live:
 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 41 [r12]

(note:HI 236 186 188 NOTE_INSN_LOOP_END)

;; Start of basic block 36, registers live: 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 41 [r12]
(note:HI 188 236 262 36 [bb 36] NOTE_INSN_BASIC_BLOCK)

(note:HI 262 188 1470 36 NOTE_INSN_DELETED)

(insn:TI 1470 262 269 36 (set (reg:SI 0 ax [145])
        (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                (const_int 16 [0x10])) [31 nBins+0 S4 A8])) 40 {*movsi_1} (nil)
    (nil))

(insn 269 1470 273 36 ./CppStatUtilities.cc:487 (set (reg:DF 27 xmm6 [126])
        (mem:DF (reg/f:DI 41 r12 [97]) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:TI 273 269 277 36 ./CppStatUtilities.cc:488 (set (reg:DF 26 xmm5 [128])
        (mem:DF (reg/f:DI 6 bp [98]) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn 277 273 1610 36 ./CppStatUtilities.cc:485 (set (reg/v:SI 2 cx [orig:300 i ] [300])
        (const_int 1 [0x1])) 40 {*movsi_1} (nil)
    (nil))

(note 1610 277 270 36 ( i (expr_list:REG_DEP_TRUE (reg/v:SI 2 cx [orig:300 i ] [300])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 270 1610 278 36 ./CppStatUtilities.cc:487 (set (reg:DF 27 xmm6 [126])
        (div:DF (reg:DF 27 xmm6 [126])
            (reg/v:DF 23 xmm2 [orig:69 fx ] [69]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 269 (nil))
    (nil))

(insn 278 270 263 36 ./CppStatUtilities.cc:485 (set (reg:DI 1 dx [orig:301 ivtmp.588 ] [301])
        (const_int 1 [0x1])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn:TI 263 278 274 36 (parallel [
            (set (reg:SI 0 ax [145])
                (plus:SI (reg:SI 0 ax [145])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (insn_list:REG_DEP_TRUE 1470 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 274 263 264 36 ./CppStatUtilities.cc:488 (set (reg:DF 26 xmm5 [128])
        (div:DF (reg:DF 26 xmm5 [128])
            (reg/v:DF 22 xmm1 [orig:68 fy ] [68]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 273 (nil))
    (nil))

(insn:TI 264 274 279 36 (parallel [
            (set (reg:SI 0 ax [145])
                (and:SI (reg:SI 0 ax [145])
                    (const_int 7 [0x7])))
            (clobber (reg:CC 17 flags))
        ]) 299 {*andsi_1} (insn_list:REG_DEP_TRUE 263 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 279 264 271 36 ./CppStatUtilities.cc:485 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 2 cx [orig:300 i ] [300])
            (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                    (const_int 16 [0x10])) [31 nBins+0 S4 A8]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_OUTPUT 263 (insn_list:REG_DEP_OUTPUT 264 (insn_list:REG_DEP_TRUE 277 (nil))))
    (nil))

(insn:TI 271 279 275 36 ./CppStatUtilities.cc:487 (set (mem:DF (reg/f:DI 41 r12 [97]) [3 S8 A64])
        (reg:DF 27 xmm6 [126])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 270 (insn_list:REG_DEP_ANTI 269 (nil)))
    (expr_list:REG_DEAD (reg:DF 27 xmm6 [126])
        (nil)))

(insn:TI 275 271 280 36 ./CppStatUtilities.cc:488 (set (mem:DF (reg/f:DI 6 bp [98]) [3 S8 A64])
        (reg:DF 26 xmm5 [128])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 274 (insn_list:REG_DEP_ANTI 273 (nil)))
    (expr_list:REG_DEAD (reg:DF 26 xmm5 [128])
        (nil)))

(jump_insn:TI 280 275 469 36 ./CppStatUtilities.cc:485 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 208)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 1470 (insn_list:REG_DEP_ANTI 263 (insn_list:REG_DEP_ANTI 264 (insn_list:REG_DEP_ANTI 269 (insn_list:REG_DEP_ANTI 270 (insn_list:REG_DEP_ANTI 273 (insn_list:REG_DEP_ANTI 274 (insn_list:REG_DEP_ANTI 277 (insn_list:REG_DEP_ANTI 278 (insn_list:REG_DEP_TRUE 279 (insn_list:REG_DEP_ANTI 271 (insn_list:REG_DEP_ANTI 275 (nil)))))))))))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
            (nil))))
;; End of basic block 36, registers live:
 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 41 [r12]

;; Start of basic block 37, registers live: 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 41 [r12]
(note:HI 469 280 467 37 [bb 37] NOTE_INSN_BASIC_BLOCK)

(insn:TI 467 469 468 37 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [145])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (nil)
    (nil))

(jump_insn:TI 468 467 443 37 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 191)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 467 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1250 [0x4e2])
            (nil))))
;; End of basic block 37, registers live:
 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 41 [r12]

;; Start of basic block 38, registers live: 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 41 [r12]
(note:HI 443 468 441 38 [bb 38] NOTE_INSN_BASIC_BLOCK)

(insn:TI 441 443 442 38 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [145])
            (const_int 1 [0x1]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 442 441 417 38 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1439)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 441 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1428 [0x594])
            (nil))))
;; End of basic block 38, registers live:
 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 41 [r12]

;; Start of basic block 39, registers live: 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 41 [r12]
(note:HI 417 442 415 39 [bb 39] NOTE_INSN_BASIC_BLOCK)

(insn:TI 415 417 416 39 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [145])
            (const_int 2 [0x2]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 416 415 391 39 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1440)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 415 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1666 [0x682])
            (nil))))
;; End of basic block 39, registers live:
 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 41 [r12]

;; Start of basic block 40, registers live: 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 41 [r12]
(note:HI 391 416 389 40 [bb 40] NOTE_INSN_BASIC_BLOCK)

(insn:TI 389 391 390 40 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [145])
            (const_int 3 [0x3]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 390 389 365 40 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1441)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 389 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 2000 [0x7d0])
            (nil))))
;; End of basic block 40, registers live:
 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 41 [r12]

;; Start of basic block 41, registers live: 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 41 [r12]
(note:HI 365 390 363 41 [bb 41] NOTE_INSN_BASIC_BLOCK)

(insn:TI 363 365 364 41 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [145])
            (const_int 4 [0x4]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 364 363 339 41 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1442)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 363 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 2500 [0x9c4])
            (nil))))
;; End of basic block 41, registers live:
 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 41 [r12]

;; Start of basic block 42, registers live: 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 41 [r12]
(note:HI 339 364 337 42 [bb 42] NOTE_INSN_BASIC_BLOCK)

(insn:TI 337 339 338 42 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [145])
            (const_int 5 [0x5]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 338 337 313 42 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1443)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 337 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 3333 [0xd05])
            (nil))))
;; End of basic block 42, registers live:
 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 41 [r12]

;; Start of basic block 43, registers live: 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 41 [r12]
(note:HI 313 338 311 43 [bb 43] NOTE_INSN_BASIC_BLOCK)

(insn:TI 311 313 312 43 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [145])
            (const_int 6 [0x6]))) 5 {*cmpsi_1_insn} (nil)
    (expr_list:REG_DEAD (reg:SI 0 ax [145])
        (nil)))

(jump_insn:TI 312 311 303 43 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1444)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 311 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 43, registers live:
 1 [dx] 2 [cx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 41 [r12]

;; Start of basic block 44, registers live: 1 [dx] 2 [cx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 41 [r12]
(note:HI 303 312 291 44 [bb 44] NOTE_INSN_BASIC_BLOCK)

(insn:TI 291 303 299 44 ./CppStatUtilities.cc:487 (set (reg:DF 45 xmm8 [348])
        (mem:DF (plus:DI (reg/f:DI 41 r12 [97])
                (const_int 8 [0x8])) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn 299 291 1611 44 ./CppStatUtilities.cc:485 (set (strict_low_part (reg:QI 2 cx))
        (const_int 2 [0x2])) 58 {*movstrictqi_1} (nil)
    (expr_list:REG_EQUAL (const_int 2 [0x2])
        (nil)))

(note 1611 299 295 44 ( i (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 295 1611 300 44 ./CppStatUtilities.cc:488 (set (reg:DF 28 xmm7 [350])
        (mem:DF (plus:DI (reg/f:DI 6 bp [98])
                (const_int 8 [0x8])) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn 300 295 292 44 ./CppStatUtilities.cc:485 (set (strict_low_part (reg:QI 1 dx))
        (const_int 2 [0x2])) 58 {*movstrictqi_1} (nil)
    (expr_list:REG_EQUAL (const_int 2 [0x2])
        (nil)))

(insn:TI 292 300 296 44 ./CppStatUtilities.cc:487 (set (reg:DF 45 xmm8 [348])
        (div:DF (reg:DF 45 xmm8 [348])
            (reg/v:DF 23 xmm2 [orig:69 fx ] [69]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 291 (nil))
    (nil))

(insn:TI 296 292 293 44 ./CppStatUtilities.cc:488 (set (reg:DF 28 xmm7 [350])
        (div:DF (reg:DF 28 xmm7 [350])
            (reg/v:DF 22 xmm1 [orig:68 fy ] [68]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 295 (nil))
    (nil))

(insn:TI 293 296 297 44 ./CppStatUtilities.cc:487 (set (mem:DF (plus:DI (reg/f:DI 41 r12 [97])
                (const_int 8 [0x8])) [3 S8 A64])
        (reg:DF 45 xmm8 [348])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 292 (insn_list:REG_DEP_ANTI 291 (nil)))
    (expr_list:REG_DEAD (reg:DF 45 xmm8 [348])
        (nil)))

(insn:TI 297 293 1612 44 ./CppStatUtilities.cc:488 (set (mem:DF (plus:DI (reg/f:DI 6 bp [98])
                (const_int 8 [0x8])) [3 S8 A64])
        (reg:DF 28 xmm7 [350])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 296 (insn_list:REG_DEP_ANTI 295 (nil)))
    (expr_list:REG_DEAD (reg:DF 28 xmm7 [350])
        (nil)))
;; End of basic block 44, registers live:
 1 [dx] 2 [cx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 41 [r12]

(note 1612 297 1444 45 ( i (expr_list:REG_DEP_TRUE (reg/v:SI 2 cx [orig:300 i ] [300])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 45, registers live: 1 [dx] 2 [cx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 41 [r12]
(code_label:HI 1444 1612 329 45 439 "" [1 uses])

(note:HI 329 1444 317 45 [bb 45] NOTE_INSN_BASIC_BLOCK)

(insn:TI 317 329 325 45 ./CppStatUtilities.cc:487 (set (reg:DF 47 xmm10 [352])
        (mem:DF (plus:DI (mult:DI (reg:DI 1 dx [orig:301 ivtmp.588 ] [301])
                    (const_int 8 [0x8]))
                (reg/f:DI 41 r12 [97])) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn 325 317 321 45 ./CppStatUtilities.cc:485 (parallel [
            (set (reg/v:SI 2 cx [orig:300 i ] [300])
                (plus:SI (reg/v:SI 2 cx [orig:300 i ] [300])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 321 325 318 45 ./CppStatUtilities.cc:488 (set (reg:DF 46 xmm9 [354])
        (mem:DF (plus:DI (mult:DI (reg:DI 1 dx [orig:301 ivtmp.588 ] [301])
                    (const_int 8 [0x8]))
                (reg/f:DI 6 bp [98])) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:TI 318 321 322 45 ./CppStatUtilities.cc:487 (set (reg:DF 47 xmm10 [352])
        (div:DF (reg:DF 47 xmm10 [352])
            (reg/v:DF 23 xmm2 [orig:69 fx ] [69]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 317 (nil))
    (nil))

(insn:TI 322 318 319 45 ./CppStatUtilities.cc:488 (set (reg:DF 46 xmm9 [354])
        (div:DF (reg:DF 46 xmm9 [354])
            (reg/v:DF 22 xmm1 [orig:68 fy ] [68]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 321 (nil))
    (nil))

(insn:TI 319 322 323 45 ./CppStatUtilities.cc:487 (set (mem:DF (plus:DI (mult:DI (reg:DI 1 dx [orig:301 ivtmp.588 ] [301])
                    (const_int 8 [0x8]))
                (reg/f:DI 41 r12 [97])) [3 S8 A64])
        (reg:DF 47 xmm10 [352])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 318 (insn_list:REG_DEP_ANTI 317 (nil)))
    (expr_list:REG_DEAD (reg:DF 47 xmm10 [352])
        (nil)))

(insn:TI 323 319 326 45 ./CppStatUtilities.cc:488 (set (mem:DF (plus:DI (mult:DI (reg:DI 1 dx [orig:301 ivtmp.588 ] [301])
                    (const_int 8 [0x8]))
                (reg/f:DI 6 bp [98])) [3 S8 A64])
        (reg:DF 46 xmm9 [354])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 322 (insn_list:REG_DEP_ANTI 321 (nil)))
    (expr_list:REG_DEAD (reg:DF 46 xmm9 [354])
        (nil)))

(insn 326 323 1443 45 ./CppStatUtilities.cc:485 (parallel [
            (set (reg:DI 1 dx [orig:301 ivtmp.588 ] [301])
                (plus:DI (reg:DI 1 dx [orig:301 ivtmp.588 ] [301])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 317 (insn_list:REG_DEP_ANTI 319 (insn_list:REG_DEP_ANTI 321 (insn_list:REG_DEP_ANTI 323 (nil)))))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 45, registers live:
 1 [dx] 2 [cx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 41 [r12]

;; Start of basic block 46, registers live: 1 [dx] 2 [cx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 41 [r12]
(code_label:HI 1443 326 355 46 438 "" [1 uses])

(note:HI 355 1443 343 46 [bb 46] NOTE_INSN_BASIC_BLOCK)

(insn:TI 343 355 351 46 ./CppStatUtilities.cc:487 (set (reg:DF 49 xmm12 [356])
        (mem:DF (plus:DI (mult:DI (reg:DI 1 dx [orig:301 ivtmp.588 ] [301])
                    (const_int 8 [0x8]))
                (reg/f:DI 41 r12 [97])) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn 351 343 347 46 ./CppStatUtilities.cc:485 (parallel [
            (set (reg/v:SI 2 cx [orig:300 i ] [300])
                (plus:SI (reg/v:SI 2 cx [orig:300 i ] [300])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 347 351 344 46 ./CppStatUtilities.cc:488 (set (reg:DF 48 xmm11 [358])
        (mem:DF (plus:DI (mult:DI (reg:DI 1 dx [orig:301 ivtmp.588 ] [301])
                    (const_int 8 [0x8]))
                (reg/f:DI 6 bp [98])) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:TI 344 347 348 46 ./CppStatUtilities.cc:487 (set (reg:DF 49 xmm12 [356])
        (div:DF (reg:DF 49 xmm12 [356])
            (reg/v:DF 23 xmm2 [orig:69 fx ] [69]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 343 (nil))
    (nil))

(insn:TI 348 344 345 46 ./CppStatUtilities.cc:488 (set (reg:DF 48 xmm11 [358])
        (div:DF (reg:DF 48 xmm11 [358])
            (reg/v:DF 22 xmm1 [orig:68 fy ] [68]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 347 (nil))
    (nil))

(insn:TI 345 348 349 46 ./CppStatUtilities.cc:487 (set (mem:DF (plus:DI (mult:DI (reg:DI 1 dx [orig:301 ivtmp.588 ] [301])
                    (const_int 8 [0x8]))
                (reg/f:DI 41 r12 [97])) [3 S8 A64])
        (reg:DF 49 xmm12 [356])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 344 (insn_list:REG_DEP_ANTI 343 (nil)))
    (expr_list:REG_DEAD (reg:DF 49 xmm12 [356])
        (nil)))

(insn:TI 349 345 352 46 ./CppStatUtilities.cc:488 (set (mem:DF (plus:DI (mult:DI (reg:DI 1 dx [orig:301 ivtmp.588 ] [301])
                    (const_int 8 [0x8]))
                (reg/f:DI 6 bp [98])) [3 S8 A64])
        (reg:DF 48 xmm11 [358])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 348 (insn_list:REG_DEP_ANTI 347 (nil)))
    (expr_list:REG_DEAD (reg:DF 48 xmm11 [358])
        (nil)))

(insn 352 349 1442 46 ./CppStatUtilities.cc:485 (parallel [
            (set (reg:DI 1 dx [orig:301 ivtmp.588 ] [301])
                (plus:DI (reg:DI 1 dx [orig:301 ivtmp.588 ] [301])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 343 (insn_list:REG_DEP_ANTI 345 (insn_list:REG_DEP_ANTI 347 (insn_list:REG_DEP_ANTI 349 (nil)))))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 46, registers live:
 1 [dx] 2 [cx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 41 [r12]

;; Start of basic block 47, registers live: 1 [dx] 2 [cx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 41 [r12]
(code_label:HI 1442 352 381 47 437 "" [1 uses])

(note:HI 381 1442 369 47 [bb 47] NOTE_INSN_BASIC_BLOCK)

(insn:TI 369 381 377 47 ./CppStatUtilities.cc:487 (set (reg:DF 51 xmm14 [360])
        (mem:DF (plus:DI (mult:DI (reg:DI 1 dx [orig:301 ivtmp.588 ] [301])
                    (const_int 8 [0x8]))
                (reg/f:DI 41 r12 [97])) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn 377 369 373 47 ./CppStatUtilities.cc:485 (parallel [
            (set (reg/v:SI 2 cx [orig:300 i ] [300])
                (plus:SI (reg/v:SI 2 cx [orig:300 i ] [300])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 373 377 370 47 ./CppStatUtilities.cc:488 (set (reg:DF 50 xmm13 [362])
        (mem:DF (plus:DI (mult:DI (reg:DI 1 dx [orig:301 ivtmp.588 ] [301])
                    (const_int 8 [0x8]))
                (reg/f:DI 6 bp [98])) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:TI 370 373 374 47 ./CppStatUtilities.cc:487 (set (reg:DF 51 xmm14 [360])
        (div:DF (reg:DF 51 xmm14 [360])
            (reg/v:DF 23 xmm2 [orig:69 fx ] [69]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 369 (nil))
    (nil))

(insn:TI 374 370 371 47 ./CppStatUtilities.cc:488 (set (reg:DF 50 xmm13 [362])
        (div:DF (reg:DF 50 xmm13 [362])
            (reg/v:DF 22 xmm1 [orig:68 fy ] [68]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 373 (nil))
    (nil))

(insn:TI 371 374 375 47 ./CppStatUtilities.cc:487 (set (mem:DF (plus:DI (mult:DI (reg:DI 1 dx [orig:301 ivtmp.588 ] [301])
                    (const_int 8 [0x8]))
                (reg/f:DI 41 r12 [97])) [3 S8 A64])
        (reg:DF 51 xmm14 [360])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 370 (insn_list:REG_DEP_ANTI 369 (nil)))
    (expr_list:REG_DEAD (reg:DF 51 xmm14 [360])
        (nil)))

(insn:TI 375 371 378 47 ./CppStatUtilities.cc:488 (set (mem:DF (plus:DI (mult:DI (reg:DI 1 dx [orig:301 ivtmp.588 ] [301])
                    (const_int 8 [0x8]))
                (reg/f:DI 6 bp [98])) [3 S8 A64])
        (reg:DF 50 xmm13 [362])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 374 (insn_list:REG_DEP_ANTI 373 (nil)))
    (expr_list:REG_DEAD (reg:DF 50 xmm13 [362])
        (nil)))

(insn 378 375 1441 47 ./CppStatUtilities.cc:485 (parallel [
            (set (reg:DI 1 dx [orig:301 ivtmp.588 ] [301])
                (plus:DI (reg:DI 1 dx [orig:301 ivtmp.588 ] [301])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 369 (insn_list:REG_DEP_ANTI 371 (insn_list:REG_DEP_ANTI 373 (insn_list:REG_DEP_ANTI 375 (nil)))))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 47, registers live:
 1 [dx] 2 [cx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 41 [r12]

;; Start of basic block 48, registers live: 1 [dx] 2 [cx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 41 [r12]
(code_label:HI 1441 378 407 48 436 "" [1 uses])

(note:HI 407 1441 395 48 [bb 48] NOTE_INSN_BASIC_BLOCK)

(insn:TI 395 407 403 48 ./CppStatUtilities.cc:487 (set (reg:DF 21 xmm0 [364])
        (mem:DF (plus:DI (mult:DI (reg:DI 1 dx [orig:301 ivtmp.588 ] [301])
                    (const_int 8 [0x8]))
                (reg/f:DI 41 r12 [97])) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn 403 395 399 48 ./CppStatUtilities.cc:485 (parallel [
            (set (reg/v:SI 2 cx [orig:300 i ] [300])
                (plus:SI (reg/v:SI 2 cx [orig:300 i ] [300])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 399 403 396 48 ./CppStatUtilities.cc:488 (set (reg:DF 52 xmm15 [366])
        (mem:DF (plus:DI (mult:DI (reg:DI 1 dx [orig:301 ivtmp.588 ] [301])
                    (const_int 8 [0x8]))
                (reg/f:DI 6 bp [98])) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:TI 396 399 400 48 ./CppStatUtilities.cc:487 (set (reg:DF 21 xmm0 [364])
        (div:DF (reg:DF 21 xmm0 [364])
            (reg/v:DF 23 xmm2 [orig:69 fx ] [69]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 395 (nil))
    (nil))

(insn:TI 400 396 397 48 ./CppStatUtilities.cc:488 (set (reg:DF 52 xmm15 [366])
        (div:DF (reg:DF 52 xmm15 [366])
            (reg/v:DF 22 xmm1 [orig:68 fy ] [68]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 399 (nil))
    (nil))

(insn:TI 397 400 401 48 ./CppStatUtilities.cc:487 (set (mem:DF (plus:DI (mult:DI (reg:DI 1 dx [orig:301 ivtmp.588 ] [301])
                    (const_int 8 [0x8]))
                (reg/f:DI 41 r12 [97])) [3 S8 A64])
        (reg:DF 21 xmm0 [364])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 396 (insn_list:REG_DEP_ANTI 395 (nil)))
    (expr_list:REG_DEAD (reg:DF 21 xmm0 [364])
        (nil)))

(insn:TI 401 397 404 48 ./CppStatUtilities.cc:488 (set (mem:DF (plus:DI (mult:DI (reg:DI 1 dx [orig:301 ivtmp.588 ] [301])
                    (const_int 8 [0x8]))
                (reg/f:DI 6 bp [98])) [3 S8 A64])
        (reg:DF 52 xmm15 [366])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 400 (insn_list:REG_DEP_ANTI 399 (nil)))
    (expr_list:REG_DEAD (reg:DF 52 xmm15 [366])
        (nil)))

(insn 404 401 1440 48 ./CppStatUtilities.cc:485 (parallel [
            (set (reg:DI 1 dx [orig:301 ivtmp.588 ] [301])
                (plus:DI (reg:DI 1 dx [orig:301 ivtmp.588 ] [301])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 395 (insn_list:REG_DEP_ANTI 397 (insn_list:REG_DEP_ANTI 399 (insn_list:REG_DEP_ANTI 401 (nil)))))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 48, registers live:
 1 [dx] 2 [cx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 41 [r12]

;; Start of basic block 49, registers live: 1 [dx] 2 [cx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 41 [r12]
(code_label:HI 1440 404 433 49 435 "" [1 uses])

(note:HI 433 1440 421 49 [bb 49] NOTE_INSN_BASIC_BLOCK)

(insn:TI 421 433 429 49 ./CppStatUtilities.cc:487 (set (reg:DF 25 xmm4 [368])
        (mem:DF (plus:DI (mult:DI (reg:DI 1 dx [orig:301 ivtmp.588 ] [301])
                    (const_int 8 [0x8]))
                (reg/f:DI 41 r12 [97])) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn 429 421 425 49 ./CppStatUtilities.cc:485 (parallel [
            (set (reg/v:SI 2 cx [orig:300 i ] [300])
                (plus:SI (reg/v:SI 2 cx [orig:300 i ] [300])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 425 429 422 49 ./CppStatUtilities.cc:488 (set (reg:DF 24 xmm3 [370])
        (mem:DF (plus:DI (mult:DI (reg:DI 1 dx [orig:301 ivtmp.588 ] [301])
                    (const_int 8 [0x8]))
                (reg/f:DI 6 bp [98])) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:TI 422 425 426 49 ./CppStatUtilities.cc:487 (set (reg:DF 25 xmm4 [368])
        (div:DF (reg:DF 25 xmm4 [368])
            (reg/v:DF 23 xmm2 [orig:69 fx ] [69]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 421 (nil))
    (nil))

(insn:TI 426 422 423 49 ./CppStatUtilities.cc:488 (set (reg:DF 24 xmm3 [370])
        (div:DF (reg:DF 24 xmm3 [370])
            (reg/v:DF 22 xmm1 [orig:68 fy ] [68]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 425 (nil))
    (nil))

(insn:TI 423 426 427 49 ./CppStatUtilities.cc:487 (set (mem:DF (plus:DI (mult:DI (reg:DI 1 dx [orig:301 ivtmp.588 ] [301])
                    (const_int 8 [0x8]))
                (reg/f:DI 41 r12 [97])) [3 S8 A64])
        (reg:DF 25 xmm4 [368])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 422 (insn_list:REG_DEP_ANTI 421 (nil)))
    (expr_list:REG_DEAD (reg:DF 25 xmm4 [368])
        (nil)))

(insn:TI 427 423 430 49 ./CppStatUtilities.cc:488 (set (mem:DF (plus:DI (mult:DI (reg:DI 1 dx [orig:301 ivtmp.588 ] [301])
                    (const_int 8 [0x8]))
                (reg/f:DI 6 bp [98])) [3 S8 A64])
        (reg:DF 24 xmm3 [370])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 426 (insn_list:REG_DEP_ANTI 425 (nil)))
    (expr_list:REG_DEAD (reg:DF 24 xmm3 [370])
        (nil)))

(insn 430 427 1439 49 ./CppStatUtilities.cc:485 (parallel [
            (set (reg:DI 1 dx [orig:301 ivtmp.588 ] [301])
                (plus:DI (reg:DI 1 dx [orig:301 ivtmp.588 ] [301])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 421 (insn_list:REG_DEP_ANTI 423 (insn_list:REG_DEP_ANTI 425 (insn_list:REG_DEP_ANTI 427 (nil)))))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 49, registers live:
 1 [dx] 2 [cx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 41 [r12]

;; Start of basic block 50, registers live: 1 [dx] 2 [cx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 41 [r12]
(code_label:HI 1439 430 459 50 434 "" [1 uses])

(note:HI 459 1439 447 50 [bb 50] NOTE_INSN_BASIC_BLOCK)

(insn:TI 447 459 455 50 ./CppStatUtilities.cc:487 (set (reg:DF 27 xmm6 [372])
        (mem:DF (plus:DI (mult:DI (reg:DI 1 dx [orig:301 ivtmp.588 ] [301])
                    (const_int 8 [0x8]))
                (reg/f:DI 41 r12 [97])) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn 455 447 451 50 ./CppStatUtilities.cc:485 (parallel [
            (set (reg/v:SI 2 cx [orig:300 i ] [300])
                (plus:SI (reg/v:SI 2 cx [orig:300 i ] [300])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 451 455 448 50 ./CppStatUtilities.cc:488 (set (reg:DF 26 xmm5 [374])
        (mem:DF (plus:DI (mult:DI (reg:DI 1 dx [orig:301 ivtmp.588 ] [301])
                    (const_int 8 [0x8]))
                (reg/f:DI 6 bp [98])) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:TI 448 451 452 50 ./CppStatUtilities.cc:487 (set (reg:DF 27 xmm6 [372])
        (div:DF (reg:DF 27 xmm6 [372])
            (reg/v:DF 23 xmm2 [orig:69 fx ] [69]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 447 (nil))
    (nil))

(insn:TI 452 448 449 50 ./CppStatUtilities.cc:488 (set (reg:DF 26 xmm5 [374])
        (div:DF (reg:DF 26 xmm5 [374])
            (reg/v:DF 22 xmm1 [orig:68 fy ] [68]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 451 (nil))
    (nil))

(insn:TI 449 452 453 50 ./CppStatUtilities.cc:487 (set (mem:DF (plus:DI (mult:DI (reg:DI 1 dx [orig:301 ivtmp.588 ] [301])
                    (const_int 8 [0x8]))
                (reg/f:DI 41 r12 [97])) [3 S8 A64])
        (reg:DF 27 xmm6 [372])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 448 (insn_list:REG_DEP_ANTI 447 (nil)))
    (expr_list:REG_DEAD (reg:DF 27 xmm6 [372])
        (nil)))

(insn:TI 453 449 456 50 ./CppStatUtilities.cc:488 (set (mem:DF (plus:DI (mult:DI (reg:DI 1 dx [orig:301 ivtmp.588 ] [301])
                    (const_int 8 [0x8]))
                (reg/f:DI 6 bp [98])) [3 S8 A64])
        (reg:DF 26 xmm5 [374])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 452 (insn_list:REG_DEP_ANTI 451 (nil)))
    (expr_list:REG_DEAD (reg:DF 26 xmm5 [374])
        (nil)))

(insn 456 453 457 50 ./CppStatUtilities.cc:485 (parallel [
            (set (reg:DI 1 dx [orig:301 ivtmp.588 ] [301])
                (plus:DI (reg:DI 1 dx [orig:301 ivtmp.588 ] [301])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 447 (insn_list:REG_DEP_ANTI 449 (insn_list:REG_DEP_ANTI 451 (insn_list:REG_DEP_ANTI 453 (nil)))))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 457 456 458 50 ./CppStatUtilities.cc:485 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 2 cx [orig:300 i ] [300])
            (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                    (const_int 16 [0x10])) [31 nBins+0 S4 A8]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_OUTPUT 456 (insn_list:REG_DEP_TRUE 455 (nil)))
    (nil))

(jump_insn:TI 458 457 191 50 ./CppStatUtilities.cc:485 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 208)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 447 (insn_list:REG_DEP_ANTI 448 (insn_list:REG_DEP_ANTI 451 (insn_list:REG_DEP_ANTI 452 (insn_list:REG_DEP_ANTI 455 (insn_list:REG_DEP_ANTI 456 (insn_list:REG_DEP_TRUE 457 (insn_list:REG_DEP_ANTI 449 (insn_list:REG_DEP_ANTI 453 (nil))))))))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
            (nil))))
;; End of basic block 50, registers live:
 1 [dx] 2 [cx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 41 [r12]

;; Start of basic block 51, registers live: 1 [dx] 2 [cx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 41 [r12]
(code_label:HI 191 458 192 51 348 "" [2 uses])

(note:HI 192 191 196 51 [bb 51] NOTE_INSN_BASIC_BLOCK)

(insn:TI 196 192 1510 51 ./CppStatUtilities.cc:487 (set (reg:DF 45 xmm8 [302])
        (mem:DF (plus:DI (mult:DI (reg:DI 1 dx [orig:301 ivtmp.588 ] [301])
                    (const_int 8 [0x8]))
                (reg/f:DI 41 r12 [97])) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn 1510 196 200 51 ./CppStatUtilities.cc:485 (set (reg:DI 3 bx [146])
        (plus:DI (reg:DI 1 dx [orig:301 ivtmp.588 ] [301])
            (const_int 1 [0x1]))) 196 {*lea_2_rex64} (nil)
    (nil))

(insn:TI 200 1510 1511 51 ./CppStatUtilities.cc:488 (set (reg:DF 28 xmm7 [304])
        (mem:DF (plus:DI (mult:DI (reg:DI 1 dx [orig:301 ivtmp.588 ] [301])
                    (const_int 8 [0x8]))
                (reg/f:DI 6 bp [98])) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn 1511 200 197 51 ./CppStatUtilities.cc:485 (set (reg:DI 42 r13 [orig:313 ivtmp.588 ] [313])
        (plus:DI (reg:DI 1 dx [orig:301 ivtmp.588 ] [301])
            (const_int 2 [0x2]))) 196 {*lea_2_rex64} (nil)
    (nil))

(insn:TI 197 1511 1512 51 ./CppStatUtilities.cc:487 (set (reg:DF 45 xmm8 [302])
        (div:DF (reg:DF 45 xmm8 [302])
            (reg/v:DF 23 xmm2 [orig:69 fx ] [69]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 196 (nil))
    (nil))

(insn 1512 197 1613 51 ./CppStatUtilities.cc:485 (set (reg:DI 44 r15 [orig:319 ivtmp.588 ] [319])
        (plus:DI (reg:DI 1 dx [orig:301 ivtmp.588 ] [301])
            (const_int 3 [0x3]))) 196 {*lea_2_rex64} (nil)
    (nil))

(note 1613 1512 1513 51 ( xSize (nil)) NOTE_INSN_VAR_LOCATION)

(insn 1513 1613 1614 51 ./CppStatUtilities.cc:485 (set (reg:DI 43 r14 [orig:325 ivtmp.588 ] [325])
        (plus:DI (reg:DI 1 dx [orig:301 ivtmp.588 ] [301])
            (const_int 4 [0x4]))) 196 {*lea_2_rex64} (nil)
    (nil))

(note 1614 1513 1615 51 ( i (nil)) NOTE_INSN_VAR_LOCATION)

(note 1615 1614 201 51 ( i (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 201 1615 1514 51 ./CppStatUtilities.cc:488 (set (reg:DF 28 xmm7 [304])
        (div:DF (reg:DF 28 xmm7 [304])
            (reg/v:DF 22 xmm1 [orig:68 fy ] [68]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 200 (nil))
    (nil))

(insn 1514 201 1515 51 ./CppStatUtilities.cc:485 (set (reg:DI 39 r10 [orig:331 ivtmp.588 ] [331])
        (plus:DI (reg:DI 1 dx [orig:301 ivtmp.588 ] [301])
            (const_int 5 [0x5]))) 196 {*lea_2_rex64} (nil)
    (nil))

(insn 1515 1514 1516 51 ./CppStatUtilities.cc:485 (set (reg:DI 38 r9 [orig:337 ivtmp.588 ] [337])
        (plus:DI (reg:DI 1 dx [orig:301 ivtmp.588 ] [301])
            (const_int 6 [0x6]))) 196 {*lea_2_rex64} (nil)
    (nil))

(insn:TI 1516 1515 607 51 ./CppStatUtilities.cc:485 (set (reg:DI 37 r8 [orig:343 ivtmp.588 ] [343])
        (plus:DI (reg:DI 1 dx [orig:301 ivtmp.588 ] [301])
            (const_int 7 [0x7]))) 196 {*lea_2_rex64} (nil)
    (nil))

(insn 607 1516 198 51 ./CppStatUtilities.cc:485 (parallel [
            (set (reg/v:SI 2 cx [orig:300 i ] [300])
                (plus:SI (reg/v:SI 2 cx [orig:300 i ] [300])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 198 607 202 51 ./CppStatUtilities.cc:487 (set (mem:DF (plus:DI (mult:DI (reg:DI 1 dx [orig:301 ivtmp.588 ] [301])
                    (const_int 8 [0x8]))
                (reg/f:DI 41 r12 [97])) [3 S8 A64])
        (reg:DF 45 xmm8 [302])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 197 (insn_list:REG_DEP_ANTI 196 (nil)))
    (expr_list:REG_DEAD (reg:DF 45 xmm8 [302])
        (nil)))

(insn:TI 202 198 608 51 ./CppStatUtilities.cc:488 (set (mem:DF (plus:DI (mult:DI (reg:DI 1 dx [orig:301 ivtmp.588 ] [301])
                    (const_int 8 [0x8]))
                (reg/f:DI 6 bp [98])) [3 S8 A64])
        (reg:DF 28 xmm7 [304])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 201 (insn_list:REG_DEP_ANTI 200 (nil)))
    (expr_list:REG_DEAD (reg:DF 28 xmm7 [304])
        (nil)))

(insn 608 202 609 51 ./CppStatUtilities.cc:485 (parallel [
            (set (reg:DI 1 dx [orig:301 ivtmp.588 ] [301])
                (plus:DI (reg:DI 1 dx [orig:301 ivtmp.588 ] [301])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 196 (insn_list:REG_DEP_ANTI 198 (insn_list:REG_DEP_ANTI 200 (insn_list:REG_DEP_ANTI 202 (insn_list:REG_DEP_ANTI 1510 (insn_list:REG_DEP_ANTI 1511 (insn_list:REG_DEP_ANTI 1512 (insn_list:REG_DEP_ANTI 1513 (insn_list:REG_DEP_ANTI 1514 (insn_list:REG_DEP_ANTI 1515 (insn_list:REG_DEP_ANTI 1516 (nil))))))))))))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 609 608 473 51 ./CppStatUtilities.cc:485 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 2 cx [orig:300 i ] [300])
            (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                    (const_int 16 [0x10])) [31 nBins+0 S4 A8]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_OUTPUT 608 (insn_list:REG_DEP_TRUE 607 (nil)))
    (nil))

(insn:TI 473 609 477 51 ./CppStatUtilities.cc:487 (set (reg:DF 27 xmm6 [308])
        (mem:DF (plus:DI (mult:DI (reg:DI 3 bx [146])
                    (const_int 8 [0x8]))
                (reg/f:DI 41 r12 [97])) [3 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 1510 (insn_list:REG_DEP_TRUE 198 (nil)))
    (nil))

(insn:TI 477 473 474 51 ./CppStatUtilities.cc:488 (set (reg:DF 26 xmm5 [310])
        (mem:DF (plus:DI (mult:DI (reg:DI 3 bx [146])
                    (const_int 8 [0x8]))
                (reg/f:DI 6 bp [98])) [3 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 1510 (insn_list:REG_DEP_TRUE 202 (nil)))
    (nil))

(insn:TI 474 477 478 51 ./CppStatUtilities.cc:487 (set (reg:DF 27 xmm6 [308])
        (div:DF (reg:DF 27 xmm6 [308])
            (reg/v:DF 23 xmm2 [orig:69 fx ] [69]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 473 (nil))
    (nil))

(insn:TI 478 474 475 51 ./CppStatUtilities.cc:488 (set (reg:DF 26 xmm5 [310])
        (div:DF (reg:DF 26 xmm5 [310])
            (reg/v:DF 22 xmm1 [orig:68 fy ] [68]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 477 (nil))
    (nil))

(insn:TI 475 478 479 51 ./CppStatUtilities.cc:487 (set (mem:DF (plus:DI (mult:DI (reg:DI 3 bx [146])
                    (const_int 8 [0x8]))
                (reg/f:DI 41 r12 [97])) [3 S8 A64])
        (reg:DF 27 xmm6 [308])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 474 (insn_list:REG_DEP_TRUE 1510 (insn_list:REG_DEP_OUTPUT 198 (insn_list:REG_DEP_ANTI 196 (insn_list:REG_DEP_ANTI 473 (nil))))))
    (expr_list:REG_DEAD (reg:DF 27 xmm6 [308])
        (nil)))

(insn:TI 479 475 494 51 ./CppStatUtilities.cc:488 (set (mem:DF (plus:DI (mult:DI (reg:DI 3 bx [146])
                    (const_int 8 [0x8]))
                (reg/f:DI 6 bp [98])) [3 S8 A64])
        (reg:DF 26 xmm5 [310])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 478 (insn_list:REG_DEP_TRUE 1510 (insn_list:REG_DEP_OUTPUT 202 (insn_list:REG_DEP_ANTI 200 (insn_list:REG_DEP_ANTI 477 (nil))))))
    (expr_list:REG_DEAD (reg:DF 26 xmm5 [310])
        (expr_list:REG_DEAD (reg:DI 3 bx [146])
            (nil))))

(insn:TI 494 479 498 51 ./CppStatUtilities.cc:487 (set (reg:DF 25 xmm4 [314])
        (mem:DF (plus:DI (mult:DI (reg:DI 42 r13 [orig:313 ivtmp.588 ] [313])
                    (const_int 8 [0x8]))
                (reg/f:DI 41 r12 [97])) [3 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 1511 (insn_list:REG_DEP_TRUE 198 (insn_list:REG_DEP_TRUE 475 (nil))))
    (nil))

(insn:TI 498 494 495 51 ./CppStatUtilities.cc:488 (set (reg:DF 24 xmm3 [316])
        (mem:DF (plus:DI (mult:DI (reg:DI 42 r13 [orig:313 ivtmp.588 ] [313])
                    (const_int 8 [0x8]))
                (reg/f:DI 6 bp [98])) [3 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 1511 (insn_list:REG_DEP_TRUE 202 (insn_list:REG_DEP_TRUE 479 (nil))))
    (nil))

(insn:TI 495 498 499 51 ./CppStatUtilities.cc:487 (set (reg:DF 25 xmm4 [314])
        (div:DF (reg:DF 25 xmm4 [314])
            (reg/v:DF 23 xmm2 [orig:69 fx ] [69]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 494 (nil))
    (nil))

(insn:TI 499 495 496 51 ./CppStatUtilities.cc:488 (set (reg:DF 24 xmm3 [316])
        (div:DF (reg:DF 24 xmm3 [316])
            (reg/v:DF 22 xmm1 [orig:68 fy ] [68]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 498 (nil))
    (nil))

(insn:TI 496 499 500 51 ./CppStatUtilities.cc:487 (set (mem:DF (plus:DI (mult:DI (reg:DI 42 r13 [orig:313 ivtmp.588 ] [313])
                    (const_int 8 [0x8]))
                (reg/f:DI 41 r12 [97])) [3 S8 A64])
        (reg:DF 25 xmm4 [314])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 1511 (insn_list:REG_DEP_TRUE 495 (insn_list:REG_DEP_OUTPUT 198 (insn_list:REG_DEP_OUTPUT 475 (insn_list:REG_DEP_ANTI 196 (insn_list:REG_DEP_ANTI 473 (insn_list:REG_DEP_ANTI 494 (nil))))))))
    (expr_list:REG_DEAD (reg:DF 25 xmm4 [314])
        (nil)))

(insn:TI 500 496 515 51 ./CppStatUtilities.cc:488 (set (mem:DF (plus:DI (mult:DI (reg:DI 42 r13 [orig:313 ivtmp.588 ] [313])
                    (const_int 8 [0x8]))
                (reg/f:DI 6 bp [98])) [3 S8 A64])
        (reg:DF 24 xmm3 [316])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 1511 (insn_list:REG_DEP_TRUE 499 (insn_list:REG_DEP_OUTPUT 202 (insn_list:REG_DEP_OUTPUT 479 (insn_list:REG_DEP_ANTI 200 (insn_list:REG_DEP_ANTI 477 (insn_list:REG_DEP_ANTI 498 (nil))))))))
    (expr_list:REG_DEAD (reg:DF 24 xmm3 [316])
        (expr_list:REG_DEAD (reg:DI 42 r13 [orig:313 ivtmp.588 ] [313])
            (nil))))

(insn:TI 515 500 519 51 ./CppStatUtilities.cc:487 (set (reg:DF 21 xmm0 [320])
        (mem:DF (plus:DI (mult:DI (reg:DI 44 r15 [orig:319 ivtmp.588 ] [319])
                    (const_int 8 [0x8]))
                (reg/f:DI 41 r12 [97])) [3 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 1512 (insn_list:REG_DEP_TRUE 198 (insn_list:REG_DEP_TRUE 475 (insn_list:REG_DEP_TRUE 496 (nil)))))
    (nil))

(insn:TI 519 515 516 51 ./CppStatUtilities.cc:488 (set (reg:DF 52 xmm15 [322])
        (mem:DF (plus:DI (mult:DI (reg:DI 44 r15 [orig:319 ivtmp.588 ] [319])
                    (const_int 8 [0x8]))
                (reg/f:DI 6 bp [98])) [3 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 1512 (insn_list:REG_DEP_TRUE 202 (insn_list:REG_DEP_TRUE 479 (insn_list:REG_DEP_TRUE 500 (nil)))))
    (nil))

(insn:TI 516 519 520 51 ./CppStatUtilities.cc:487 (set (reg:DF 21 xmm0 [320])
        (div:DF (reg:DF 21 xmm0 [320])
            (reg/v:DF 23 xmm2 [orig:69 fx ] [69]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 515 (nil))
    (nil))

(insn:TI 520 516 517 51 ./CppStatUtilities.cc:488 (set (reg:DF 52 xmm15 [322])
        (div:DF (reg:DF 52 xmm15 [322])
            (reg/v:DF 22 xmm1 [orig:68 fy ] [68]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 519 (nil))
    (nil))

(insn:TI 517 520 521 51 ./CppStatUtilities.cc:487 (set (mem:DF (plus:DI (mult:DI (reg:DI 44 r15 [orig:319 ivtmp.588 ] [319])
                    (const_int 8 [0x8]))
                (reg/f:DI 41 r12 [97])) [3 S8 A64])
        (reg:DF 21 xmm0 [320])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 1512 (insn_list:REG_DEP_TRUE 516 (insn_list:REG_DEP_OUTPUT 198 (insn_list:REG_DEP_OUTPUT 475 (insn_list:REG_DEP_OUTPUT 496 (insn_list:REG_DEP_ANTI 196 (insn_list:REG_DEP_ANTI 473 (insn_list:REG_DEP_ANTI 494 (insn_list:REG_DEP_ANTI 515 (nil))))))))))
    (expr_list:REG_DEAD (reg:DF 21 xmm0 [320])
        (nil)))

(insn:TI 521 517 536 51 ./CppStatUtilities.cc:488 (set (mem:DF (plus:DI (mult:DI (reg:DI 44 r15 [orig:319 ivtmp.588 ] [319])
                    (const_int 8 [0x8]))
                (reg/f:DI 6 bp [98])) [3 S8 A64])
        (reg:DF 52 xmm15 [322])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 520 (insn_list:REG_DEP_TRUE 1512 (insn_list:REG_DEP_OUTPUT 202 (insn_list:REG_DEP_OUTPUT 479 (insn_list:REG_DEP_OUTPUT 500 (insn_list:REG_DEP_ANTI 200 (insn_list:REG_DEP_ANTI 477 (insn_list:REG_DEP_ANTI 498 (insn_list:REG_DEP_ANTI 519 (nil))))))))))
    (expr_list:REG_DEAD (reg:DF 52 xmm15 [322])
        (expr_list:REG_DEAD (reg:DI 44 r15 [orig:319 ivtmp.588 ] [319])
            (nil))))

(insn:TI 536 521 540 51 ./CppStatUtilities.cc:487 (set (reg:DF 51 xmm14 [326])
        (mem:DF (plus:DI (mult:DI (reg:DI 43 r14 [orig:325 ivtmp.588 ] [325])
                    (const_int 8 [0x8]))
                (reg/f:DI 41 r12 [97])) [3 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 1513 (insn_list:REG_DEP_TRUE 198 (insn_list:REG_DEP_TRUE 475 (insn_list:REG_DEP_TRUE 496 (insn_list:REG_DEP_TRUE 517 (nil))))))
    (nil))

(insn:TI 540 536 537 51 ./CppStatUtilities.cc:488 (set (reg:DF 50 xmm13 [328])
        (mem:DF (plus:DI (mult:DI (reg:DI 43 r14 [orig:325 ivtmp.588 ] [325])
                    (const_int 8 [0x8]))
                (reg/f:DI 6 bp [98])) [3 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 1513 (insn_list:REG_DEP_TRUE 202 (insn_list:REG_DEP_TRUE 479 (insn_list:REG_DEP_TRUE 500 (insn_list:REG_DEP_TRUE 521 (nil))))))
    (nil))

(insn:TI 537 540 541 51 ./CppStatUtilities.cc:487 (set (reg:DF 51 xmm14 [326])
        (div:DF (reg:DF 51 xmm14 [326])
            (reg/v:DF 23 xmm2 [orig:69 fx ] [69]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 536 (nil))
    (nil))

(insn:TI 541 537 538 51 ./CppStatUtilities.cc:488 (set (reg:DF 50 xmm13 [328])
        (div:DF (reg:DF 50 xmm13 [328])
            (reg/v:DF 22 xmm1 [orig:68 fy ] [68]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 540 (nil))
    (nil))

(insn:TI 538 541 542 51 ./CppStatUtilities.cc:487 (set (mem:DF (plus:DI (mult:DI (reg:DI 43 r14 [orig:325 ivtmp.588 ] [325])
                    (const_int 8 [0x8]))
                (reg/f:DI 41 r12 [97])) [3 S8 A64])
        (reg:DF 51 xmm14 [326])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 537 (insn_list:REG_DEP_TRUE 1513 (insn_list:REG_DEP_OUTPUT 198 (insn_list:REG_DEP_OUTPUT 475 (insn_list:REG_DEP_OUTPUT 496 (insn_list:REG_DEP_OUTPUT 517 (insn_list:REG_DEP_ANTI 196 (insn_list:REG_DEP_ANTI 473 (insn_list:REG_DEP_ANTI 494 (insn_list:REG_DEP_ANTI 515 (insn_list:REG_DEP_ANTI 536 (nil))))))))))))
    (expr_list:REG_DEAD (reg:DF 51 xmm14 [326])
        (nil)))

(insn:TI 542 538 557 51 ./CppStatUtilities.cc:488 (set (mem:DF (plus:DI (mult:DI (reg:DI 43 r14 [orig:325 ivtmp.588 ] [325])
                    (const_int 8 [0x8]))
                (reg/f:DI 6 bp [98])) [3 S8 A64])
        (reg:DF 50 xmm13 [328])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 541 (insn_list:REG_DEP_TRUE 1513 (insn_list:REG_DEP_OUTPUT 202 (insn_list:REG_DEP_OUTPUT 479 (insn_list:REG_DEP_OUTPUT 500 (insn_list:REG_DEP_OUTPUT 521 (insn_list:REG_DEP_ANTI 200 (insn_list:REG_DEP_ANTI 477 (insn_list:REG_DEP_ANTI 498 (insn_list:REG_DEP_ANTI 519 (insn_list:REG_DEP_ANTI 540 (nil))))))))))))
    (expr_list:REG_DEAD (reg:DF 50 xmm13 [328])
        (expr_list:REG_DEAD (reg:DI 43 r14 [orig:325 ivtmp.588 ] [325])
            (nil))))

(insn:TI 557 542 561 51 ./CppStatUtilities.cc:487 (set (reg:DF 49 xmm12 [332])
        (mem:DF (plus:DI (mult:DI (reg:DI 39 r10 [orig:331 ivtmp.588 ] [331])
                    (const_int 8 [0x8]))
                (reg/f:DI 41 r12 [97])) [3 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 1514 (insn_list:REG_DEP_TRUE 198 (insn_list:REG_DEP_TRUE 475 (insn_list:REG_DEP_TRUE 496 (insn_list:REG_DEP_TRUE 517 (insn_list:REG_DEP_TRUE 538 (nil)))))))
    (nil))

(insn:TI 561 557 558 51 ./CppStatUtilities.cc:488 (set (reg:DF 48 xmm11 [334])
        (mem:DF (plus:DI (mult:DI (reg:DI 39 r10 [orig:331 ivtmp.588 ] [331])
                    (const_int 8 [0x8]))
                (reg/f:DI 6 bp [98])) [3 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 1514 (insn_list:REG_DEP_TRUE 202 (insn_list:REG_DEP_TRUE 479 (insn_list:REG_DEP_TRUE 500 (insn_list:REG_DEP_TRUE 521 (insn_list:REG_DEP_TRUE 542 (nil)))))))
    (nil))

(insn:TI 558 561 562 51 ./CppStatUtilities.cc:487 (set (reg:DF 49 xmm12 [332])
        (div:DF (reg:DF 49 xmm12 [332])
            (reg/v:DF 23 xmm2 [orig:69 fx ] [69]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 557 (nil))
    (nil))

(insn:TI 562 558 559 51 ./CppStatUtilities.cc:488 (set (reg:DF 48 xmm11 [334])
        (div:DF (reg:DF 48 xmm11 [334])
            (reg/v:DF 22 xmm1 [orig:68 fy ] [68]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 561 (nil))
    (nil))

(insn:TI 559 562 563 51 ./CppStatUtilities.cc:487 (set (mem:DF (plus:DI (mult:DI (reg:DI 39 r10 [orig:331 ivtmp.588 ] [331])
                    (const_int 8 [0x8]))
                (reg/f:DI 41 r12 [97])) [3 S8 A64])
        (reg:DF 49 xmm12 [332])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 558 (insn_list:REG_DEP_TRUE 1514 (insn_list:REG_DEP_OUTPUT 198 (insn_list:REG_DEP_OUTPUT 475 (insn_list:REG_DEP_OUTPUT 496 (insn_list:REG_DEP_OUTPUT 517 (insn_list:REG_DEP_OUTPUT 538 (insn_list:REG_DEP_ANTI 196 (insn_list:REG_DEP_ANTI 473 (insn_list:REG_DEP_ANTI 494 (insn_list:REG_DEP_ANTI 515 (insn_list:REG_DEP_ANTI 536 (insn_list:REG_DEP_ANTI 557 (nil))))))))))))))
    (expr_list:REG_DEAD (reg:DF 49 xmm12 [332])
        (nil)))

(insn:TI 563 559 578 51 ./CppStatUtilities.cc:488 (set (mem:DF (plus:DI (mult:DI (reg:DI 39 r10 [orig:331 ivtmp.588 ] [331])
                    (const_int 8 [0x8]))
                (reg/f:DI 6 bp [98])) [3 S8 A64])
        (reg:DF 48 xmm11 [334])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 562 (insn_list:REG_DEP_TRUE 1514 (insn_list:REG_DEP_OUTPUT 202 (insn_list:REG_DEP_OUTPUT 479 (insn_list:REG_DEP_OUTPUT 500 (insn_list:REG_DEP_OUTPUT 521 (insn_list:REG_DEP_OUTPUT 542 (insn_list:REG_DEP_ANTI 200 (insn_list:REG_DEP_ANTI 477 (insn_list:REG_DEP_ANTI 498 (insn_list:REG_DEP_ANTI 519 (insn_list:REG_DEP_ANTI 540 (insn_list:REG_DEP_ANTI 561 (nil))))))))))))))
    (expr_list:REG_DEAD (reg:DF 48 xmm11 [334])
        (expr_list:REG_DEAD (reg:DI 39 r10 [orig:331 ivtmp.588 ] [331])
            (nil))))

(insn:TI 578 563 582 51 ./CppStatUtilities.cc:487 (set (reg:DF 47 xmm10 [338])
        (mem:DF (plus:DI (mult:DI (reg:DI 38 r9 [orig:337 ivtmp.588 ] [337])
                    (const_int 8 [0x8]))
                (reg/f:DI 41 r12 [97])) [3 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 1515 (insn_list:REG_DEP_TRUE 198 (insn_list:REG_DEP_TRUE 475 (insn_list:REG_DEP_TRUE 496 (insn_list:REG_DEP_TRUE 517 (insn_list:REG_DEP_TRUE 538 (insn_list:REG_DEP_TRUE 559 (nil))))))))
    (nil))

(insn:TI 582 578 579 51 ./CppStatUtilities.cc:488 (set (reg:DF 46 xmm9 [340])
        (mem:DF (plus:DI (mult:DI (reg:DI 38 r9 [orig:337 ivtmp.588 ] [337])
                    (const_int 8 [0x8]))
                (reg/f:DI 6 bp [98])) [3 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 1515 (insn_list:REG_DEP_TRUE 202 (insn_list:REG_DEP_TRUE 479 (insn_list:REG_DEP_TRUE 500 (insn_list:REG_DEP_TRUE 521 (insn_list:REG_DEP_TRUE 542 (insn_list:REG_DEP_TRUE 563 (nil))))))))
    (nil))

(insn:TI 579 582 583 51 ./CppStatUtilities.cc:487 (set (reg:DF 47 xmm10 [338])
        (div:DF (reg:DF 47 xmm10 [338])
            (reg/v:DF 23 xmm2 [orig:69 fx ] [69]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 578 (nil))
    (nil))

(insn:TI 583 579 580 51 ./CppStatUtilities.cc:488 (set (reg:DF 46 xmm9 [340])
        (div:DF (reg:DF 46 xmm9 [340])
            (reg/v:DF 22 xmm1 [orig:68 fy ] [68]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 582 (nil))
    (nil))

(insn:TI 580 583 584 51 ./CppStatUtilities.cc:487 (set (mem:DF (plus:DI (mult:DI (reg:DI 38 r9 [orig:337 ivtmp.588 ] [337])
                    (const_int 8 [0x8]))
                (reg/f:DI 41 r12 [97])) [3 S8 A64])
        (reg:DF 47 xmm10 [338])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 579 (insn_list:REG_DEP_TRUE 1515 (insn_list:REG_DEP_OUTPUT 198 (insn_list:REG_DEP_OUTPUT 475 (insn_list:REG_DEP_OUTPUT 496 (insn_list:REG_DEP_OUTPUT 517 (insn_list:REG_DEP_OUTPUT 538 (insn_list:REG_DEP_OUTPUT 559 (insn_list:REG_DEP_ANTI 196 (insn_list:REG_DEP_ANTI 473 (insn_list:REG_DEP_ANTI 494 (insn_list:REG_DEP_ANTI 515 (insn_list:REG_DEP_ANTI 536 (insn_list:REG_DEP_ANTI 557 (insn_list:REG_DEP_ANTI 578 (nil))))))))))))))))
    (expr_list:REG_DEAD (reg:DF 47 xmm10 [338])
        (nil)))

(insn:TI 584 580 599 51 ./CppStatUtilities.cc:488 (set (mem:DF (plus:DI (mult:DI (reg:DI 38 r9 [orig:337 ivtmp.588 ] [337])
                    (const_int 8 [0x8]))
                (reg/f:DI 6 bp [98])) [3 S8 A64])
        (reg:DF 46 xmm9 [340])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 583 (insn_list:REG_DEP_TRUE 1515 (insn_list:REG_DEP_OUTPUT 202 (insn_list:REG_DEP_OUTPUT 479 (insn_list:REG_DEP_OUTPUT 500 (insn_list:REG_DEP_OUTPUT 521 (insn_list:REG_DEP_OUTPUT 542 (insn_list:REG_DEP_OUTPUT 563 (insn_list:REG_DEP_ANTI 200 (insn_list:REG_DEP_ANTI 477 (insn_list:REG_DEP_ANTI 498 (insn_list:REG_DEP_ANTI 519 (insn_list:REG_DEP_ANTI 540 (insn_list:REG_DEP_ANTI 561 (insn_list:REG_DEP_ANTI 582 (nil))))))))))))))))
    (expr_list:REG_DEAD (reg:DF 46 xmm9 [340])
        (expr_list:REG_DEAD (reg:DI 38 r9 [orig:337 ivtmp.588 ] [337])
            (nil))))

(insn:TI 599 584 603 51 ./CppStatUtilities.cc:487 (set (reg:DF 45 xmm8 [344])
        (mem:DF (plus:DI (mult:DI (reg:DI 37 r8 [orig:343 ivtmp.588 ] [343])
                    (const_int 8 [0x8]))
                (reg/f:DI 41 r12 [97])) [3 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_OUTPUT 197 (insn_list:REG_DEP_TRUE 1516 (insn_list:REG_DEP_TRUE 198 (insn_list:REG_DEP_TRUE 475 (insn_list:REG_DEP_TRUE 496 (insn_list:REG_DEP_TRUE 517 (insn_list:REG_DEP_TRUE 538 (insn_list:REG_DEP_TRUE 559 (insn_list:REG_DEP_TRUE 580 (nil))))))))))
    (nil))

(insn:TI 603 599 600 51 ./CppStatUtilities.cc:488 (set (reg:DF 28 xmm7 [346])
        (mem:DF (plus:DI (mult:DI (reg:DI 37 r8 [orig:343 ivtmp.588 ] [343])
                    (const_int 8 [0x8]))
                (reg/f:DI 6 bp [98])) [3 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_OUTPUT 201 (insn_list:REG_DEP_TRUE 1516 (insn_list:REG_DEP_TRUE 202 (insn_list:REG_DEP_TRUE 479 (insn_list:REG_DEP_TRUE 500 (insn_list:REG_DEP_TRUE 521 (insn_list:REG_DEP_TRUE 542 (insn_list:REG_DEP_TRUE 563 (insn_list:REG_DEP_TRUE 584 (nil))))))))))
    (nil))

(insn:TI 600 603 604 51 ./CppStatUtilities.cc:487 (set (reg:DF 45 xmm8 [344])
        (div:DF (reg:DF 45 xmm8 [344])
            (reg/v:DF 23 xmm2 [orig:69 fx ] [69]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 599 (nil))
    (nil))

(insn:TI 604 600 601 51 ./CppStatUtilities.cc:488 (set (reg:DF 28 xmm7 [346])
        (div:DF (reg:DF 28 xmm7 [346])
            (reg/v:DF 22 xmm1 [orig:68 fy ] [68]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 603 (nil))
    (nil))

(insn:TI 601 604 605 51 ./CppStatUtilities.cc:487 (set (mem:DF (plus:DI (mult:DI (reg:DI 37 r8 [orig:343 ivtmp.588 ] [343])
                    (const_int 8 [0x8]))
                (reg/f:DI 41 r12 [97])) [3 S8 A64])
        (reg:DF 45 xmm8 [344])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 600 (insn_list:REG_DEP_TRUE 1516 (insn_list:REG_DEP_OUTPUT 198 (insn_list:REG_DEP_OUTPUT 475 (insn_list:REG_DEP_OUTPUT 496 (insn_list:REG_DEP_OUTPUT 517 (insn_list:REG_DEP_OUTPUT 538 (insn_list:REG_DEP_OUTPUT 559 (insn_list:REG_DEP_OUTPUT 580 (insn_list:REG_DEP_ANTI 196 (insn_list:REG_DEP_ANTI 473 (insn_list:REG_DEP_ANTI 494 (insn_list:REG_DEP_ANTI 515 (insn_list:REG_DEP_ANTI 536 (insn_list:REG_DEP_ANTI 557 (insn_list:REG_DEP_ANTI 578 (insn_list:REG_DEP_ANTI 599 (nil))))))))))))))))))
    (expr_list:REG_DEAD (reg:DF 45 xmm8 [344])
        (nil)))

(insn:TI 605 601 610 51 ./CppStatUtilities.cc:488 (set (mem:DF (plus:DI (mult:DI (reg:DI 37 r8 [orig:343 ivtmp.588 ] [343])
                    (const_int 8 [0x8]))
                (reg/f:DI 6 bp [98])) [3 S8 A64])
        (reg:DF 28 xmm7 [346])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 1516 (insn_list:REG_DEP_TRUE 604 (insn_list:REG_DEP_OUTPUT 202 (insn_list:REG_DEP_OUTPUT 479 (insn_list:REG_DEP_OUTPUT 500 (insn_list:REG_DEP_OUTPUT 521 (insn_list:REG_DEP_OUTPUT 542 (insn_list:REG_DEP_OUTPUT 563 (insn_list:REG_DEP_OUTPUT 584 (insn_list:REG_DEP_ANTI 200 (insn_list:REG_DEP_ANTI 477 (insn_list:REG_DEP_ANTI 498 (insn_list:REG_DEP_ANTI 519 (insn_list:REG_DEP_ANTI 540 (insn_list:REG_DEP_ANTI 561 (insn_list:REG_DEP_ANTI 582 (insn_list:REG_DEP_ANTI 603 (nil))))))))))))))))))
    (expr_list:REG_DEAD (reg:DF 28 xmm7 [346])
        (expr_list:REG_DEAD (reg:DI 37 r8 [orig:343 ivtmp.588 ] [343])
            (nil))))

(jump_insn 610 605 235 51 ./CppStatUtilities.cc:485 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 191)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 196 (insn_list:REG_DEP_ANTI 197 (insn_list:REG_DEP_ANTI 200 (insn_list:REG_DEP_ANTI 201 (insn_list:REG_DEP_ANTI 1510 (insn_list:REG_DEP_ANTI 473 (insn_list:REG_DEP_ANTI 474 (insn_list:REG_DEP_ANTI 477 (insn_list:REG_DEP_ANTI 478 (insn_list:REG_DEP_ANTI 1511 (insn_list:REG_DEP_ANTI 494 (insn_list:REG_DEP_ANTI 495 (insn_list:REG_DEP_ANTI 498 (insn_list:REG_DEP_ANTI 499 (insn_list:REG_DEP_ANTI 1512 (insn_list:REG_DEP_ANTI 515 (insn_list:REG_DEP_ANTI 516 (insn_list:REG_DEP_ANTI 519 (insn_list:REG_DEP_ANTI 520 (insn_list:REG_DEP_ANTI 1513 (insn_list:REG_DEP_ANTI 536 (insn_list:REG_DEP_ANTI 537 (insn_list:REG_DEP_ANTI 540 (insn_list:REG_DEP_ANTI 541 (insn_list:REG_DEP_ANTI 1514 (insn_list:REG_DEP_ANTI 557 (insn_list:REG_DEP_ANTI 558 (insn_list:REG_DEP_ANTI 561 (insn_list:REG_DEP_ANTI 562 (insn_list:REG_DEP_ANTI 1515 (insn_list:REG_DEP_ANTI 578 (insn_list:REG_DEP_ANTI 579 (insn_list:REG_DEP_ANTI 582 (insn_list:REG_DEP_ANTI 583 (insn_list:REG_DEP_ANTI 1516 (insn_list:REG_DEP_ANTI 599 (insn_list:REG_DEP_ANTI 600 (insn_list:REG_DEP_ANTI 603 (insn_list:REG_DEP_ANTI 604 (insn_list:REG_DEP_ANTI 607 (insn_list:REG_DEP_ANTI 608 (insn_list:REG_DEP_TRUE 609 (insn_list:REG_DEP_ANTI 198 (insn_list:REG_DEP_ANTI 202 (insn_list:REG_DEP_ANTI 475 (insn_list:REG_DEP_ANTI 479 (insn_list:REG_DEP_ANTI 496 (insn_list:REG_DEP_ANTI 500 (insn_list:REG_DEP_ANTI 517 (insn_list:REG_DEP_ANTI 521 (insn_list:REG_DEP_ANTI 538 (insn_list:REG_DEP_ANTI 542 (insn_list:REG_DEP_ANTI 559 (insn_list:REG_DEP_ANTI 563 (insn_list:REG_DEP_ANTI 580 (insn_list:REG_DEP_ANTI 584 (insn_list:REG_DEP_ANTI 601 (insn_list:REG_DEP_ANTI 605 (nil)))))))))))))))))))))))))))))))))))))))))))))))))))))))))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 9000 [0x2328])
            (nil))))
;; End of basic block 51, registers live:
 1 [dx] 2 [cx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 41 [r12]

(note:HI 235 610 1616 NOTE_INSN_LOOP_BEG)

(note 1616 235 1617 52 ( xSize (expr_list:REG_DEP_TRUE (reg/v:SI 44 r15 [orig:88 xSize ] [88])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 1617 1616 1618 52 ( i (expr_list:REG_DEP_TRUE (reg/v:SI 4 si [orig:163 i ] [163])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 1618 1617 1619 52 ( i (expr_list:REG_DEP_TRUE (reg/v:SI 43 r14 [orig:203 i ] [203])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 1619 1618 208 52 ( i (expr_list:REG_DEP_TRUE (reg/v:SI 43 r14 [orig:252 i ] [252])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 52, registers live: 6 [bp] 7 [sp] 41 [r12]
(code_label:HI 208 1619 209 52 346 "" [3 uses])

(note:HI 209 208 210 52 [bb 52] NOTE_INSN_BASIC_BLOCK)

(note:HI 210 209 216 52 ("./CppStatUtilities.cc") 491)

(note:HI 216 210 1469 52 NOTE_INSN_FUNCTION_END)

(insn:TI 1469 216 1468 52 ./CppStatUtilities.cc:491 (set (reg:DI 5 di)
        (mem/f/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 56 [0x38])) [25 hmid+0 S8 A8])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 1468 1469 1620 52 ./CppStatUtilities.cc:491 (set (reg:DI 4 si)
        (mem/f/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])) [32 _hmid+0 S8 A8])) 81 {*movdi_1_rex64} (nil)
    (nil))

(note 1620 1468 212 52 ( i (expr_list:REG_DEP_TRUE (reg:DI 42 r13 [orig:67 i ] [67])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note:HI 212 1620 1458 52 ("./CppStatUtilities.cc") 492)

(insn:TI 1458 212 1621 52 ./CppStatUtilities.cc:492 (set (reg:DI 2 cx [orig:93 _hx ] [93])
        (mem/c/i:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 128 [0x80])) [23 _hx+0 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_EQUIV (mem/c/i:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 128 [0x80])) [23 _hx+0 S8 A64])
        (nil)))

(note 1621 1458 214 52 ( i (nil)) NOTE_INSN_VAR_LOCATION)

(note:HI 214 1621 1457 52 ("./CppStatUtilities.cc") 493)

(insn 1457 214 1568 52 ./CppStatUtilities.cc:493 (set (reg:DI 1 dx [orig:94 _hy ] [94])
        (mem/c/i:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 136 [0x88])) [23 _hy+0 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_EQUIV (mem/c/i:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 136 [0x88])) [23 _hy+0 S8 A64])
        (nil)))

(note 1568 1457 211 52 ("./CppStatUtilities.cc") 491)

(insn:TI 211 1568 1569 52 ./CppStatUtilities.cc:491 (set (mem/f:DI (reg:DI 4 si) [22 S8 A64])
        (reg:DI 5 di)) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 1469 (insn_list:REG_DEP_TRUE 1468 (nil)))
    (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (nil))))

(note 1569 211 213 52 ("./CppStatUtilities.cc") 492)

(insn:TI 213 1569 1570 52 ./CppStatUtilities.cc:492 (set (mem/f:DI (reg:DI 2 cx [orig:93 _hx ] [93]) [22 S8 A64])
        (reg/f:DI 41 r12 [97])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 1458 (insn_list:REG_DEP_OUTPUT 211 (nil)))
    (expr_list:REG_DEAD (reg/f:DI 41 r12 [97])
        (expr_list:REG_DEAD (reg:DI 2 cx [orig:93 _hx ] [93])
            (nil))))

(note 1570 213 215 52 ("./CppStatUtilities.cc") 493)

(insn 215 1570 217 52 ./CppStatUtilities.cc:493 (set (mem/f:DI (reg:DI 1 dx [orig:94 _hy ] [94]) [22 S8 A64])
        (reg/f:DI 6 bp [98])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 1457 (insn_list:REG_DEP_OUTPUT 211 (insn_list:REG_DEP_OUTPUT 213 (nil))))
    (expr_list:REG_DEAD (reg/f:DI 6 bp [98])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:94 _hy ] [94])
            (nil))))

(note:HI 217 215 1526 52 ("./CppStatUtilities.cc") 494)

(note 1526 217 1527 52 NOTE_INSN_EPILOGUE_BEG)

(insn 1527 1526 1528 52 ./CppStatUtilities.cc:494 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 72 [0x48])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) 762 {pro_epilogue_adjust_stack_rex64} (insn_list:REG_DEP_OUTPUT 211 (insn_list:REG_DEP_OUTPUT 213 (insn_list:REG_DEP_OUTPUT 215 (insn_list:REG_DEP_ANTI 1469 (insn_list:REG_DEP_ANTI 1468 (insn_list:REG_DEP_ANTI 1458 (insn_list:REG_DEP_ANTI 1457 (nil))))))))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 1528 1527 1529 52 ./CppStatUtilities.cc:494 (parallel [
            (set (reg:DI 3 bx)
                (mem:DI (reg/f:DI 7 sp) [0 S8 A8]))
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 8 [0x8])))
        ]) 77 {popdi1} (insn_list:REG_DEP_TRUE 211 (insn_list:REG_DEP_TRUE 213 (insn_list:REG_DEP_TRUE 215 (insn_list:REG_DEP_TRUE 1527 (nil)))))
    (nil))

(insn:TI 1529 1528 1530 52 ./CppStatUtilities.cc:494 (parallel [
            (set (reg:DI 6 bp)
                (mem:DI (reg/f:DI 7 sp) [0 S8 A8]))
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 8 [0x8])))
        ]) 77 {popdi1} (insn_list:REG_DEP_TRUE 1528 (insn_list:REG_DEP_TRUE 211 (insn_list:REG_DEP_TRUE 213 (insn_list:REG_DEP_TRUE 215 (insn_list:REG_DEP_TRUE 1527 (nil))))))
    (nil))

(insn:TI 1530 1529 1531 52 ./CppStatUtilities.cc:494 (parallel [
            (set (reg:DI 41 r12)
                (mem:DI (reg/f:DI 7 sp) [0 S8 A8]))
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 8 [0x8])))
        ]) 77 {popdi1} (insn_list:REG_DEP_TRUE 1529 (insn_list:REG_DEP_TRUE 211 (insn_list:REG_DEP_TRUE 213 (insn_list:REG_DEP_TRUE 215 (insn_list:REG_DEP_TRUE 1527 (nil))))))
    (nil))

(insn:TI 1531 1530 1622 52 ./CppStatUtilities.cc:494 (parallel [
            (set (reg:DI 42 r13)
                (mem:DI (reg/f:DI 7 sp) [0 S8 A8]))
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 8 [0x8])))
        ]) 77 {popdi1} (insn_list:REG_DEP_TRUE 1530 (insn_list:REG_DEP_TRUE 211 (insn_list:REG_DEP_TRUE 213 (insn_list:REG_DEP_TRUE 215 (insn_list:REG_DEP_TRUE 1527 (nil))))))
    (nil))

(note 1622 1531 1532 52 ( i (expr_list:REG_DEP_TRUE (reg:SI 43 r14 [orig:198 i ] [198])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 1532 1622 1623 52 ./CppStatUtilities.cc:494 (parallel [
            (set (reg:DI 43 r14)
                (mem:DI (reg/f:DI 7 sp) [0 S8 A8]))
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 8 [0x8])))
        ]) 77 {popdi1} (insn_list:REG_DEP_TRUE 1531 (insn_list:REG_DEP_TRUE 211 (insn_list:REG_DEP_TRUE 213 (insn_list:REG_DEP_TRUE 215 (insn_list:REG_DEP_TRUE 1527 (nil))))))
    (nil))

(note 1623 1532 1624 52 ( i (expr_list:REG_DEP_TRUE (reg:SI 37 r8 [orig:173 i ] [173])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 1624 1623 1625 52 ( i (nil)) NOTE_INSN_VAR_LOCATION)

(note 1625 1624 1533 52 ( i (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 1533 1625 1626 52 ./CppStatUtilities.cc:494 (parallel [
            (set (reg:DI 44 r15)
                (mem:DI (reg/f:DI 7 sp) [0 S8 A8]))
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 8 [0x8])))
        ]) 77 {popdi1} (insn_list:REG_DEP_TRUE 1532 (insn_list:REG_DEP_TRUE 211 (insn_list:REG_DEP_TRUE 213 (insn_list:REG_DEP_TRUE 215 (insn_list:REG_DEP_TRUE 1527 (nil))))))
    (nil))

(note 1626 1533 1534 52 ( xSize (nil)) NOTE_INSN_VAR_LOCATION)

(jump_insn:TI 1534 1626 1535 52 ./CppStatUtilities.cc:494 (return) 562 {return_internal} (insn_list:REG_DEP_TRUE 1532 (insn_list:REG_DEP_TRUE 1531 (insn_list:REG_DEP_TRUE 1530 (insn_list:REG_DEP_TRUE 1527 (insn_list:REG_DEP_TRUE 1533 (insn_list:REG_DEP_TRUE 1529 (insn_list:REG_DEP_TRUE 1469 (insn_list:REG_DEP_TRUE 1468 (insn_list:REG_DEP_ANTI 211 (insn_list:REG_DEP_TRUE 1528 (insn_list:REG_DEP_TRUE 1458 (insn_list:REG_DEP_ANTI 213 (insn_list:REG_DEP_TRUE 1457 (insn_list:REG_DEP_ANTI 215 (nil)))))))))))))))
    (nil))
;; End of basic block 52, registers live:
 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

(barrier 1535 1534 1459)

(note 1459 1535 0 NOTE_INSN_DELETED)


;; Function void hist(double*, int, int, double**, double**) (_Z4histPdiiPS_S0_)


Basic block 0:
IN:
Stack adjustment: 8
Reg 1: nBins+0
Reg 2: _hx+0
Reg 4: xSize+0
Reg 5: x+0
Reg 37: _hy+0
Variables:
  name: x
    offset 0
      (reg:DI 5 di [ x ])
  name: xSize
    offset 0
      (reg:SI 4 si [ xSize ])
  name: nBins
    offset 0
      (reg:SI 1 dx [ nBins ])
  name: _hx
    offset 0
      (reg:DI 2 cx [ _hx ])
  name: _hy
    offset 0
      (reg:DI 37 r8 [ _hy ])

OUT:
Stack adjustment: 112
Reg 42: hy+0
Reg 43: xSize+0
Reg 44: nBins+0
Variables:
  name: xmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [36 xmin+0 S8 A8])
  name: hy
    offset 0
      (reg:DI 0 ax [orig:68 hy ] [68])
      (reg/v/f:DI 42 r13 [orig:68 hy ] [68])
  name: dx
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [34 dx+0 S8 A8])
  name: hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [35 hx+0 S8 A8])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [37 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 43 r14 [orig:76 xSize ] [76])
  name: nBins
    offset 0
      (reg/v:SI 44 r15 [orig:77 nBins ] [77])
  name: _hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [38 _hx+0 S8 A8])
  name: _hy
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [39 _hy+0 S8 A8])


Basic block 1:
IN:
Stack adjustment: 112
Reg 42: hy+0
Reg 43: xSize+0
Reg 44: nBins+0
Variables:
  name: xmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [36 xmin+0 S8 A8])
  name: _hy
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [39 _hy+0 S8 A8])
  name: _hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [38 _hx+0 S8 A8])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [37 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 43 r14 [orig:76 xSize ] [76])
  name: hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [35 hx+0 S8 A8])
  name: hy
    offset 0
      (reg:DI 0 ax [orig:68 hy ] [68])
      (reg/v/f:DI 42 r13 [orig:68 hy ] [68])
  name: dx
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [34 dx+0 S8 A8])
  name: nBins
    offset 0
      (reg/v:SI 44 r15 [orig:77 nBins ] [77])

OUT:
Stack adjustment: 112
Reg 4: i+0
Reg 41: i+0
Reg 42: hy+0
Reg 43: xSize+0
Reg 44: nBins+0
Variables:
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [37 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 43 r14 [orig:76 xSize ] [76])
  name: nBins
    offset 0
      (reg/v:SI 44 r15 [orig:77 nBins ] [77])
  name: _hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [38 _hx+0 S8 A8])
  name: _hy
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [39 _hy+0 S8 A8])
  name: xmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [36 xmin+0 S8 A8])
  name: hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [35 hx+0 S8 A8])
  name: hy
    offset 0
      (reg/v/f:DI 42 r13 [orig:68 hy ] [68])
  name: dx
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [34 dx+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:125 i ] [125])
      (reg:DI 41 r12 [orig:65 i ] [65])


Basic block 2:
IN:
Stack adjustment: 112
Reg 4: i+0
Reg 41: i+0
Reg 42: hy+0
Reg 43: xSize+0
Reg 44: nBins+0
Variables:
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [37 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 43 r14 [orig:76 xSize ] [76])
  name: nBins
    offset 0
      (reg/v:SI 44 r15 [orig:77 nBins ] [77])
  name: _hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [38 _hx+0 S8 A8])
  name: _hy
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [39 _hy+0 S8 A8])
  name: xmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [36 xmin+0 S8 A8])
  name: hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [35 hx+0 S8 A8])
  name: hy
    offset 0
      (reg/v/f:DI 42 r13 [orig:68 hy ] [68])
  name: dx
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [34 dx+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:125 i ] [125])
      (reg:DI 41 r12 [orig:65 i ] [65])

OUT:
Stack adjustment: 112
Reg 4: i+0
Reg 41: i+0
Reg 42: hy+0
Reg 43: xSize+0
Reg 44: nBins+0
Variables:
  name: xmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [36 xmin+0 S8 A8])
  name: hy
    offset 0
      (reg/v/f:DI 42 r13 [orig:68 hy ] [68])
  name: dx
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [34 dx+0 S8 A8])
  name: hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [35 hx+0 S8 A8])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [37 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 43 r14 [orig:76 xSize ] [76])
  name: nBins
    offset 0
      (reg/v:SI 44 r15 [orig:77 nBins ] [77])
  name: _hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [38 _hx+0 S8 A8])
  name: _hy
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [39 _hy+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:125 i ] [125])
      (reg:DI 41 r12 [orig:65 i ] [65])


Basic block 3:
IN:
Stack adjustment: 112
Reg 4: i+0
Reg 41: i+0
Reg 42: hy+0
Reg 43: xSize+0
Reg 44: nBins+0
Variables:
  name: xmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [36 xmin+0 S8 A8])
  name: _hy
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [39 _hy+0 S8 A8])
  name: _hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [38 _hx+0 S8 A8])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [37 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 43 r14 [orig:76 xSize ] [76])
  name: hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [35 hx+0 S8 A8])
  name: hy
    offset 0
      (reg/v/f:DI 42 r13 [orig:68 hy ] [68])
  name: dx
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [34 dx+0 S8 A8])
  name: nBins
    offset 0
      (reg/v:SI 44 r15 [orig:77 nBins ] [77])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:125 i ] [125])
      (reg:DI 41 r12 [orig:65 i ] [65])

OUT:
Stack adjustment: 112
Reg 4: i+0
Reg 41: i+0
Reg 42: hy+0
Reg 43: xSize+0
Reg 44: nBins+0
Variables:
  name: xmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [36 xmin+0 S8 A8])
  name: hy
    offset 0
      (reg/v/f:DI 42 r13 [orig:68 hy ] [68])
  name: dx
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [34 dx+0 S8 A8])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [37 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 43 r14 [orig:76 xSize ] [76])
  name: hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [35 hx+0 S8 A8])
  name: _hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [38 _hx+0 S8 A8])
  name: _hy
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [39 _hy+0 S8 A8])
  name: nBins
    offset 0
      (reg/v:SI 44 r15 [orig:77 nBins ] [77])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:125 i ] [125])
      (reg:DI 41 r12 [orig:65 i ] [65])


Basic block 4:
IN:
Stack adjustment: 112
Reg 4: i+0
Reg 41: i+0
Reg 42: hy+0
Reg 43: xSize+0
Reg 44: nBins+0
Variables:
  name: xmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [36 xmin+0 S8 A8])
  name: _hy
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [39 _hy+0 S8 A8])
  name: _hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [38 _hx+0 S8 A8])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [37 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 43 r14 [orig:76 xSize ] [76])
  name: hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [35 hx+0 S8 A8])
  name: hy
    offset 0
      (reg/v/f:DI 42 r13 [orig:68 hy ] [68])
  name: dx
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [34 dx+0 S8 A8])
  name: nBins
    offset 0
      (reg/v:SI 44 r15 [orig:77 nBins ] [77])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:125 i ] [125])
      (reg:DI 41 r12 [orig:65 i ] [65])

OUT:
Stack adjustment: 112
Reg 4: i+0
Reg 41: i+0
Reg 42: hy+0
Reg 43: xSize+0
Reg 44: nBins+0
Variables:
  name: xmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [36 xmin+0 S8 A8])
  name: hy
    offset 0
      (reg/v/f:DI 42 r13 [orig:68 hy ] [68])
  name: dx
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [34 dx+0 S8 A8])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [37 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 43 r14 [orig:76 xSize ] [76])
  name: hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [35 hx+0 S8 A8])
  name: _hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [38 _hx+0 S8 A8])
  name: _hy
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [39 _hy+0 S8 A8])
  name: nBins
    offset 0
      (reg/v:SI 44 r15 [orig:77 nBins ] [77])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:125 i ] [125])
      (reg:DI 41 r12 [orig:65 i ] [65])


Basic block 5:
IN:
Stack adjustment: 112
Reg 4: i+0
Reg 41: i+0
Reg 42: hy+0
Reg 43: xSize+0
Reg 44: nBins+0
Variables:
  name: xmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [36 xmin+0 S8 A8])
  name: _hy
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [39 _hy+0 S8 A8])
  name: _hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [38 _hx+0 S8 A8])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [37 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 43 r14 [orig:76 xSize ] [76])
  name: hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [35 hx+0 S8 A8])
  name: hy
    offset 0
      (reg/v/f:DI 42 r13 [orig:68 hy ] [68])
  name: dx
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [34 dx+0 S8 A8])
  name: nBins
    offset 0
      (reg/v:SI 44 r15 [orig:77 nBins ] [77])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:125 i ] [125])
      (reg:DI 41 r12 [orig:65 i ] [65])

OUT:
Stack adjustment: 112
Reg 4: i+0
Reg 41: i+0
Reg 42: hy+0
Reg 43: xSize+0
Reg 44: nBins+0
Variables:
  name: xmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [36 xmin+0 S8 A8])
  name: hy
    offset 0
      (reg/v/f:DI 42 r13 [orig:68 hy ] [68])
  name: dx
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [34 dx+0 S8 A8])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [37 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 43 r14 [orig:76 xSize ] [76])
  name: hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [35 hx+0 S8 A8])
  name: _hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [38 _hx+0 S8 A8])
  name: _hy
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [39 _hy+0 S8 A8])
  name: nBins
    offset 0
      (reg/v:SI 44 r15 [orig:77 nBins ] [77])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:125 i ] [125])
      (reg:DI 41 r12 [orig:65 i ] [65])


Basic block 6:
IN:
Stack adjustment: 112
Reg 4: i+0
Reg 41: i+0
Reg 42: hy+0
Reg 43: xSize+0
Reg 44: nBins+0
Variables:
  name: xmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [36 xmin+0 S8 A8])
  name: _hy
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [39 _hy+0 S8 A8])
  name: _hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [38 _hx+0 S8 A8])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [37 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 43 r14 [orig:76 xSize ] [76])
  name: hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [35 hx+0 S8 A8])
  name: hy
    offset 0
      (reg/v/f:DI 42 r13 [orig:68 hy ] [68])
  name: dx
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [34 dx+0 S8 A8])
  name: nBins
    offset 0
      (reg/v:SI 44 r15 [orig:77 nBins ] [77])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:125 i ] [125])
      (reg:DI 41 r12 [orig:65 i ] [65])

OUT:
Stack adjustment: 112
Reg 4: i+0
Reg 41: i+0
Reg 42: hy+0
Reg 43: xSize+0
Reg 44: nBins+0
Variables:
  name: xmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [36 xmin+0 S8 A8])
  name: hy
    offset 0
      (reg/v/f:DI 42 r13 [orig:68 hy ] [68])
  name: dx
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [34 dx+0 S8 A8])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [37 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 43 r14 [orig:76 xSize ] [76])
  name: hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [35 hx+0 S8 A8])
  name: _hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [38 _hx+0 S8 A8])
  name: _hy
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [39 _hy+0 S8 A8])
  name: nBins
    offset 0
      (reg/v:SI 44 r15 [orig:77 nBins ] [77])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:125 i ] [125])
      (reg:DI 41 r12 [orig:65 i ] [65])


Basic block 7:
IN:
Stack adjustment: 112
Reg 4: i+0
Reg 41: i+0
Reg 42: hy+0
Reg 43: xSize+0
Reg 44: nBins+0
Variables:
  name: xmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [36 xmin+0 S8 A8])
  name: _hy
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [39 _hy+0 S8 A8])
  name: _hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [38 _hx+0 S8 A8])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [37 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 43 r14 [orig:76 xSize ] [76])
  name: hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [35 hx+0 S8 A8])
  name: hy
    offset 0
      (reg/v/f:DI 42 r13 [orig:68 hy ] [68])
  name: dx
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [34 dx+0 S8 A8])
  name: nBins
    offset 0
      (reg/v:SI 44 r15 [orig:77 nBins ] [77])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:125 i ] [125])
      (reg:DI 41 r12 [orig:65 i ] [65])

OUT:
Stack adjustment: 112
Reg 4: i+0
Reg 41: i+0
Reg 42: hy+0
Reg 43: xSize+0
Reg 44: nBins+0
Variables:
  name: xmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [36 xmin+0 S8 A8])
  name: hy
    offset 0
      (reg/v/f:DI 42 r13 [orig:68 hy ] [68])
  name: dx
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [34 dx+0 S8 A8])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [37 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 43 r14 [orig:76 xSize ] [76])
  name: hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [35 hx+0 S8 A8])
  name: _hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [38 _hx+0 S8 A8])
  name: _hy
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [39 _hy+0 S8 A8])
  name: nBins
    offset 0
      (reg/v:SI 44 r15 [orig:77 nBins ] [77])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:125 i ] [125])
      (reg:DI 41 r12 [orig:65 i ] [65])


Basic block 8:
IN:
Stack adjustment: 112
Reg 4: i+0
Reg 41: i+0
Reg 42: hy+0
Reg 43: xSize+0
Reg 44: nBins+0
Variables:
  name: xmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [36 xmin+0 S8 A8])
  name: _hy
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [39 _hy+0 S8 A8])
  name: _hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [38 _hx+0 S8 A8])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [37 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 43 r14 [orig:76 xSize ] [76])
  name: hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [35 hx+0 S8 A8])
  name: hy
    offset 0
      (reg/v/f:DI 42 r13 [orig:68 hy ] [68])
  name: dx
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [34 dx+0 S8 A8])
  name: nBins
    offset 0
      (reg/v:SI 44 r15 [orig:77 nBins ] [77])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:125 i ] [125])
      (reg:DI 41 r12 [orig:65 i ] [65])

OUT:
Stack adjustment: 112
Reg 4: i+0
Reg 41: i+0
Reg 42: hy+0
Reg 43: xSize+0
Reg 44: nBins+0
Variables:
  name: xmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [36 xmin+0 S8 A8])
  name: hy
    offset 0
      (reg/v/f:DI 42 r13 [orig:68 hy ] [68])
  name: dx
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [34 dx+0 S8 A8])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [37 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 43 r14 [orig:76 xSize ] [76])
  name: hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [35 hx+0 S8 A8])
  name: _hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [38 _hx+0 S8 A8])
  name: _hy
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [39 _hy+0 S8 A8])
  name: nBins
    offset 0
      (reg/v:SI 44 r15 [orig:77 nBins ] [77])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:125 i ] [125])
      (reg:DI 41 r12 [orig:65 i ] [65])


Basic block 9:
IN:
Stack adjustment: 112
Reg 4: i+0
Reg 41: i+0
Reg 42: hy+0
Reg 43: xSize+0
Reg 44: nBins+0
Variables:
  name: xmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [36 xmin+0 S8 A8])
  name: _hy
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [39 _hy+0 S8 A8])
  name: _hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [38 _hx+0 S8 A8])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [37 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 43 r14 [orig:76 xSize ] [76])
  name: hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [35 hx+0 S8 A8])
  name: hy
    offset 0
      (reg/v/f:DI 42 r13 [orig:68 hy ] [68])
  name: dx
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [34 dx+0 S8 A8])
  name: nBins
    offset 0
      (reg/v:SI 44 r15 [orig:77 nBins ] [77])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:125 i ] [125])
      (reg:DI 41 r12 [orig:65 i ] [65])

OUT:
Stack adjustment: 112
Reg 41: i+0
Reg 42: hy+0
Reg 43: xSize+0
Reg 44: nBins+0
Variables:
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [37 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 43 r14 [orig:76 xSize ] [76])
  name: nBins
    offset 0
      (reg/v:SI 44 r15 [orig:77 nBins ] [77])
  name: _hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [38 _hx+0 S8 A8])
  name: _hy
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [39 _hy+0 S8 A8])
  name: xmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [36 xmin+0 S8 A8])
  name: hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [35 hx+0 S8 A8])
  name: hy
    offset 0
      (reg/v/f:DI 42 r13 [orig:68 hy ] [68])
  name: dx
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [34 dx+0 S8 A8])
  name: i
    offset 0
      (reg:DI 41 r12 [orig:65 i ] [65])


Basic block 10:
IN:
Stack adjustment: 112
Reg 4: i+0
Reg 41: i+0
Reg 42: hy+0
Reg 43: xSize+0
Reg 44: nBins+0
Variables:
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [37 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 43 r14 [orig:76 xSize ] [76])
  name: nBins
    offset 0
      (reg/v:SI 44 r15 [orig:77 nBins ] [77])
  name: _hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [38 _hx+0 S8 A8])
  name: _hy
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [39 _hy+0 S8 A8])
  name: xmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [36 xmin+0 S8 A8])
  name: hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [35 hx+0 S8 A8])
  name: hy
    offset 0
      (reg/v/f:DI 42 r13 [orig:68 hy ] [68])
  name: dx
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [34 dx+0 S8 A8])
  name: i
    offset 0
      (reg:DI 41 r12 [orig:65 i ] [65])
      (reg/v:SI 4 si [orig:125 i ] [125])

OUT:
Stack adjustment: 112
Reg 4: i+0
Reg 41: i+0
Reg 42: hy+0
Reg 43: xSize+0
Reg 44: nBins+0
Variables:
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [37 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 43 r14 [orig:76 xSize ] [76])
  name: nBins
    offset 0
      (reg/v:SI 44 r15 [orig:77 nBins ] [77])
  name: _hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [38 _hx+0 S8 A8])
  name: _hy
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [39 _hy+0 S8 A8])
  name: xmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [36 xmin+0 S8 A8])
  name: hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [35 hx+0 S8 A8])
  name: hy
    offset 0
      (reg/v/f:DI 42 r13 [orig:68 hy ] [68])
  name: dx
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [34 dx+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:125 i ] [125])
      (reg:DI 41 r12 [orig:65 i ] [65])


Basic block 11:
IN:
Stack adjustment: 112
Reg 4: i+0
Reg 41: i+0
Reg 42: hy+0
Reg 43: xSize+0
Reg 44: nBins+0
Variables:
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [37 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 43 r14 [orig:76 xSize ] [76])
  name: nBins
    offset 0
      (reg/v:SI 44 r15 [orig:77 nBins ] [77])
  name: _hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [38 _hx+0 S8 A8])
  name: _hy
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [39 _hy+0 S8 A8])
  name: xmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [36 xmin+0 S8 A8])
  name: hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [35 hx+0 S8 A8])
  name: hy
    offset 0
      (reg/v/f:DI 42 r13 [orig:68 hy ] [68])
  name: dx
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [34 dx+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:125 i ] [125])
      (reg:DI 41 r12 [orig:65 i ] [65])

OUT:
Stack adjustment: 112
Reg 4: i+0
Reg 41: i+0
Reg 42: hy+0
Reg 43: xSize+0
Reg 44: nBins+0
Variables:
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [37 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 43 r14 [orig:76 xSize ] [76])
  name: nBins
    offset 0
      (reg/v:SI 44 r15 [orig:77 nBins ] [77])
  name: _hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [38 _hx+0 S8 A8])
  name: _hy
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [39 _hy+0 S8 A8])
  name: xmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [36 xmin+0 S8 A8])
  name: hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [35 hx+0 S8 A8])
  name: hy
    offset 0
      (reg/v/f:DI 42 r13 [orig:68 hy ] [68])
  name: dx
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [34 dx+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:125 i ] [125])
      (reg:DI 41 r12 [orig:65 i ] [65])


Basic block 12:
IN:
Stack adjustment: 112
Reg 4: i+0
Reg 41: i+0
Reg 42: hy+0
Reg 43: xSize+0
Reg 44: nBins+0
Variables:
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [37 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 43 r14 [orig:76 xSize ] [76])
  name: nBins
    offset 0
      (reg/v:SI 44 r15 [orig:77 nBins ] [77])
  name: _hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [38 _hx+0 S8 A8])
  name: _hy
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [39 _hy+0 S8 A8])
  name: xmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [36 xmin+0 S8 A8])
  name: hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [35 hx+0 S8 A8])
  name: hy
    offset 0
      (reg/v/f:DI 42 r13 [orig:68 hy ] [68])
  name: dx
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [34 dx+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:125 i ] [125])
      (reg:DI 41 r12 [orig:65 i ] [65])

OUT:
Stack adjustment: 112
Reg 4: i+0
Reg 41: i+0
Reg 42: hy+0
Reg 43: xSize+0
Reg 44: nBins+0
Variables:
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [37 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 43 r14 [orig:76 xSize ] [76])
  name: nBins
    offset 0
      (reg/v:SI 44 r15 [orig:77 nBins ] [77])
  name: _hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [38 _hx+0 S8 A8])
  name: _hy
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [39 _hy+0 S8 A8])
  name: xmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [36 xmin+0 S8 A8])
  name: hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [35 hx+0 S8 A8])
  name: hy
    offset 0
      (reg/v/f:DI 42 r13 [orig:68 hy ] [68])
  name: dx
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [34 dx+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:125 i ] [125])
      (reg:DI 41 r12 [orig:65 i ] [65])


Basic block 13:
IN:
Stack adjustment: 112
Reg 4: i+0
Reg 41: i+0
Reg 42: hy+0
Reg 43: xSize+0
Reg 44: nBins+0
Variables:
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [37 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 43 r14 [orig:76 xSize ] [76])
  name: nBins
    offset 0
      (reg/v:SI 44 r15 [orig:77 nBins ] [77])
  name: _hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [38 _hx+0 S8 A8])
  name: _hy
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [39 _hy+0 S8 A8])
  name: xmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [36 xmin+0 S8 A8])
  name: hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [35 hx+0 S8 A8])
  name: hy
    offset 0
      (reg/v/f:DI 42 r13 [orig:68 hy ] [68])
  name: dx
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [34 dx+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:125 i ] [125])
      (reg:DI 41 r12 [orig:65 i ] [65])

OUT:
Stack adjustment: 112
Reg 4: i+0
Reg 41: i+0
Reg 42: hy+0
Reg 43: xSize+0
Reg 44: nBins+0
Variables:
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [37 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 43 r14 [orig:76 xSize ] [76])
  name: nBins
    offset 0
      (reg/v:SI 44 r15 [orig:77 nBins ] [77])
  name: _hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [38 _hx+0 S8 A8])
  name: _hy
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [39 _hy+0 S8 A8])
  name: xmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [36 xmin+0 S8 A8])
  name: hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [35 hx+0 S8 A8])
  name: hy
    offset 0
      (reg/v/f:DI 42 r13 [orig:68 hy ] [68])
  name: dx
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [34 dx+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:125 i ] [125])
      (reg:DI 41 r12 [orig:65 i ] [65])


Basic block 14:
IN:
Stack adjustment: 112
Reg 4: i+0
Reg 41: i+0
Reg 42: hy+0
Reg 43: xSize+0
Reg 44: nBins+0
Variables:
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [37 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 43 r14 [orig:76 xSize ] [76])
  name: nBins
    offset 0
      (reg/v:SI 44 r15 [orig:77 nBins ] [77])
  name: _hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [38 _hx+0 S8 A8])
  name: _hy
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [39 _hy+0 S8 A8])
  name: xmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [36 xmin+0 S8 A8])
  name: hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [35 hx+0 S8 A8])
  name: hy
    offset 0
      (reg/v/f:DI 42 r13 [orig:68 hy ] [68])
  name: dx
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [34 dx+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:125 i ] [125])
      (reg:DI 41 r12 [orig:65 i ] [65])

OUT:
Stack adjustment: 112
Reg 4: i+0
Reg 41: i+0
Reg 42: hy+0
Reg 43: xSize+0
Reg 44: nBins+0
Variables:
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [37 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 43 r14 [orig:76 xSize ] [76])
  name: nBins
    offset 0
      (reg/v:SI 44 r15 [orig:77 nBins ] [77])
  name: _hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [38 _hx+0 S8 A8])
  name: _hy
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [39 _hy+0 S8 A8])
  name: xmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [36 xmin+0 S8 A8])
  name: hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [35 hx+0 S8 A8])
  name: hy
    offset 0
      (reg/v/f:DI 42 r13 [orig:68 hy ] [68])
  name: dx
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [34 dx+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:125 i ] [125])
      (reg:DI 41 r12 [orig:65 i ] [65])


Basic block 15:
IN:
Stack adjustment: 112
Reg 4: i+0
Reg 41: i+0
Reg 42: hy+0
Reg 43: xSize+0
Reg 44: nBins+0
Variables:
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [37 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 43 r14 [orig:76 xSize ] [76])
  name: nBins
    offset 0
      (reg/v:SI 44 r15 [orig:77 nBins ] [77])
  name: _hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [38 _hx+0 S8 A8])
  name: _hy
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [39 _hy+0 S8 A8])
  name: xmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [36 xmin+0 S8 A8])
  name: hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [35 hx+0 S8 A8])
  name: hy
    offset 0
      (reg/v/f:DI 42 r13 [orig:68 hy ] [68])
  name: dx
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [34 dx+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:125 i ] [125])
      (reg:DI 41 r12 [orig:65 i ] [65])

OUT:
Stack adjustment: 112
Reg 4: i+0
Reg 41: i+0
Reg 42: hy+0
Reg 43: xSize+0
Reg 44: nBins+0
Variables:
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [37 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 43 r14 [orig:76 xSize ] [76])
  name: nBins
    offset 0
      (reg/v:SI 44 r15 [orig:77 nBins ] [77])
  name: _hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [38 _hx+0 S8 A8])
  name: _hy
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [39 _hy+0 S8 A8])
  name: xmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [36 xmin+0 S8 A8])
  name: hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [35 hx+0 S8 A8])
  name: hy
    offset 0
      (reg/v/f:DI 42 r13 [orig:68 hy ] [68])
  name: dx
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [34 dx+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:125 i ] [125])
      (reg:DI 41 r12 [orig:65 i ] [65])


Basic block 16:
IN:
Stack adjustment: 112
Reg 4: i+0
Reg 41: i+0
Reg 42: hy+0
Reg 43: xSize+0
Reg 44: nBins+0
Variables:
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [37 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 43 r14 [orig:76 xSize ] [76])
  name: nBins
    offset 0
      (reg/v:SI 44 r15 [orig:77 nBins ] [77])
  name: _hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [38 _hx+0 S8 A8])
  name: _hy
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [39 _hy+0 S8 A8])
  name: xmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [36 xmin+0 S8 A8])
  name: hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [35 hx+0 S8 A8])
  name: hy
    offset 0
      (reg/v/f:DI 42 r13 [orig:68 hy ] [68])
  name: dx
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [34 dx+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:125 i ] [125])
      (reg:DI 41 r12 [orig:65 i ] [65])

OUT:
Stack adjustment: 112
Reg 3: i+0
Reg 4: i+0
Reg 6: i+0
Reg 37: i+0
Reg 38: i+0
Reg 39: i+0
Reg 40: i+0
Reg 41: i+0
Reg 42: hy+0
Reg 43: xSize+0
Reg 44: nBins+0
Variables:
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [37 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 43 r14 [orig:76 xSize ] [76])
  name: nBins
    offset 0
      (reg/v:SI 44 r15 [orig:77 nBins ] [77])
  name: _hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [38 _hx+0 S8 A8])
  name: _hy
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [39 _hy+0 S8 A8])
  name: xmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [36 xmin+0 S8 A8])
  name: hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [35 hx+0 S8 A8])
  name: hy
    offset 0
      (reg/v/f:DI 42 r13 [orig:68 hy ] [68])
  name: dx
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [34 dx+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:125 i ] [125])
      (reg:SI 3 bx [orig:160 i ] [160])
      (reg:SI 37 r8 [orig:155 i ] [155])
      (reg:SI 6 bp [orig:150 i ] [150])
      (reg:SI 38 r9 [orig:145 i ] [145])
      (reg:SI 39 r10 [orig:140 i ] [140])
      (reg:SI 40 r11 [orig:135 i ] [135])
      (reg:DI 41 r12 [orig:65 i ] [65])


Basic block 17:
IN:
Stack adjustment: 112
Reg 3: i+0
Reg 4: i+0
Reg 6: i+0
Reg 37: i+0
Reg 38: i+0
Reg 39: i+0
Reg 40: i+0
Reg 41: i+0
Reg 42: hy+0
Reg 43: xSize+0
Reg 44: nBins+0
Variables:
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [37 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 43 r14 [orig:76 xSize ] [76])
  name: nBins
    offset 0
      (reg/v:SI 44 r15 [orig:77 nBins ] [77])
  name: _hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [38 _hx+0 S8 A8])
  name: _hy
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [39 _hy+0 S8 A8])
  name: xmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [36 xmin+0 S8 A8])
  name: hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [35 hx+0 S8 A8])
  name: hy
    offset 0
      (reg/v/f:DI 42 r13 [orig:68 hy ] [68])
      (reg:DI 0 ax [orig:68 hy ] [68])
  name: dx
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [34 dx+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:125 i ] [125])
      (reg:DI 41 r12 [orig:65 i ] [65])
      (reg:SI 3 bx [orig:160 i ] [160])
      (reg:SI 37 r8 [orig:155 i ] [155])
      (reg:SI 6 bp [orig:150 i ] [150])
      (reg:SI 38 r9 [orig:145 i ] [145])
      (reg:SI 39 r10 [orig:140 i ] [140])
      (reg:SI 40 r11 [orig:135 i ] [135])

OUT:
Stack adjustment: 112
Reg 3: i+0
Reg 4: i+0
Reg 6: i+0
Reg 37: i+0
Reg 38: i+0
Reg 39: i+0
Reg 40: i+0
Reg 41: i+0
Reg 42: hy+0
Reg 43: xSize+0
Reg 44: nBins+0
Variables:
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [37 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 43 r14 [orig:76 xSize ] [76])
  name: nBins
    offset 0
      (reg/v:SI 44 r15 [orig:77 nBins ] [77])
  name: _hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [38 _hx+0 S8 A8])
  name: _hy
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [39 _hy+0 S8 A8])
  name: xmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [36 xmin+0 S8 A8])
  name: hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [35 hx+0 S8 A8])
  name: hy
    offset 0
      (reg/v/f:DI 42 r13 [orig:68 hy ] [68])
      (reg:DI 0 ax [orig:68 hy ] [68])
  name: dx
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [34 dx+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:125 i ] [125])
      (reg:DI 41 r12 [orig:65 i ] [65])
      (reg:SI 3 bx [orig:160 i ] [160])
      (reg:SI 37 r8 [orig:155 i ] [155])
      (reg:SI 6 bp [orig:150 i ] [150])
      (reg:SI 38 r9 [orig:145 i ] [145])
      (reg:SI 39 r10 [orig:140 i ] [140])
      (reg:SI 40 r11 [orig:135 i ] [135])


Basic block 18:
IN:
Stack adjustment: 112
Reg 3: i+0
Reg 4: i+0
Reg 6: i+0
Reg 37: i+0
Reg 38: i+0
Reg 39: i+0
Reg 40: i+0
Reg 41: i+0
Reg 42: hy+0
Reg 43: xSize+0
Reg 44: nBins+0
Variables:
  name: xmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [36 xmin+0 S8 A8])
  name: hy
    offset 0
      (reg/v/f:DI 42 r13 [orig:68 hy ] [68])
      (reg:DI 0 ax [orig:68 hy ] [68])
  name: dx
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [34 dx+0 S8 A8])
  name: hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [35 hx+0 S8 A8])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [37 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 43 r14 [orig:76 xSize ] [76])
  name: nBins
    offset 0
      (reg/v:SI 44 r15 [orig:77 nBins ] [77])
  name: _hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [38 _hx+0 S8 A8])
  name: _hy
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [39 _hy+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:125 i ] [125])
      (reg:DI 41 r12 [orig:65 i ] [65])
      (reg:SI 3 bx [orig:160 i ] [160])
      (reg:SI 37 r8 [orig:155 i ] [155])
      (reg:SI 6 bp [orig:150 i ] [150])
      (reg:SI 38 r9 [orig:145 i ] [145])
      (reg:SI 39 r10 [orig:140 i ] [140])
      (reg:SI 40 r11 [orig:135 i ] [135])

OUT:
Stack adjustment: 112
Reg 41: i+0
Reg 42: hy+0
Reg 43: xSize+0
Reg 44: nBins+0
Variables:
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [37 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 43 r14 [orig:76 xSize ] [76])
  name: nBins
    offset 0
      (reg/v:SI 44 r15 [orig:77 nBins ] [77])
  name: _hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [38 _hx+0 S8 A8])
  name: _hy
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [39 _hy+0 S8 A8])
  name: xmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [36 xmin+0 S8 A8])
  name: hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [35 hx+0 S8 A8])
  name: hy
    offset 0
      (reg/v/f:DI 42 r13 [orig:68 hy ] [68])
  name: dx
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [34 dx+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 41 r12 [orig:165 i ] [165])


Basic block 19:
IN:
Stack adjustment: 112
Reg 41: i+0
Reg 42: hy+0
Reg 43: xSize+0
Reg 44: nBins+0
Variables:
  name: xmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [36 xmin+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 41 r12 [orig:165 i ] [165])
  name: hy
    offset 0
      (reg/v/f:DI 42 r13 [orig:68 hy ] [68])
  name: dx
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [34 dx+0 S8 A8])
  name: hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [35 hx+0 S8 A8])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [37 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 43 r14 [orig:76 xSize ] [76])
  name: nBins
    offset 0
      (reg/v:SI 44 r15 [orig:77 nBins ] [77])
  name: _hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [38 _hx+0 S8 A8])
  name: _hy
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [39 _hy+0 S8 A8])

OUT:
Stack adjustment: 112
Reg 41: i+0
Reg 42: hy+0
Reg 43: xSize+0
Reg 44: nBins+0
Variables:
  name: i
    offset 0
      (reg/v:SI 41 r12 [orig:165 i ] [165])
  name: _hy
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [39 _hy+0 S8 A8])
  name: _hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [38 _hx+0 S8 A8])
  name: hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [35 hx+0 S8 A8])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [37 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 43 r14 [orig:76 xSize ] [76])
  name: xmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [36 xmin+0 S8 A8])
  name: hy
    offset 0
      (reg/v/f:DI 42 r13 [orig:68 hy ] [68])
  name: dx
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [34 dx+0 S8 A8])
  name: nBins
    offset 0
      (reg/v:SI 44 r15 [orig:77 nBins ] [77])


Basic block 20:
IN:
Stack adjustment: 112
Reg 41: i+0
Reg 42: hy+0
Reg 43: xSize+0
Reg 44: nBins+0
Variables:
  name: i
    offset 0
      (reg/v:SI 41 r12 [orig:165 i ] [165])
  name: hy
    offset 0
      (reg/v/f:DI 42 r13 [orig:68 hy ] [68])
  name: xmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [36 xmin+0 S8 A8])
  name: dx
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [34 dx+0 S8 A8])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [37 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 43 r14 [orig:76 xSize ] [76])
  name: hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [35 hx+0 S8 A8])
  name: _hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [38 _hx+0 S8 A8])
  name: _hy
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [39 _hy+0 S8 A8])
  name: nBins
    offset 0
      (reg/v:SI 44 r15 [orig:77 nBins ] [77])

OUT:
Stack adjustment: 112
Reg 41: i+0
Reg 42: hy+0
Reg 43: xSize+0
Reg 44: nBins+0
Variables:
  name: i
    offset 0
      (reg/v:SI 41 r12 [orig:165 i ] [165])
  name: _hy
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [39 _hy+0 S8 A8])
  name: _hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [38 _hx+0 S8 A8])
  name: hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [35 hx+0 S8 A8])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [37 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 43 r14 [orig:76 xSize ] [76])
  name: xmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [36 xmin+0 S8 A8])
  name: hy
    offset 0
      (reg/v/f:DI 42 r13 [orig:68 hy ] [68])
  name: dx
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [34 dx+0 S8 A8])
  name: nBins
    offset 0
      (reg/v:SI 44 r15 [orig:77 nBins ] [77])


Basic block 21:
IN:
Stack adjustment: 112
Reg 41: i+0
Reg 42: hy+0
Reg 43: xSize+0
Reg 44: nBins+0
Variables:
  name: i
    offset 0
      (reg/v:SI 41 r12 [orig:165 i ] [165])
  name: hy
    offset 0
      (reg/v/f:DI 42 r13 [orig:68 hy ] [68])
  name: xmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [36 xmin+0 S8 A8])
  name: dx
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [34 dx+0 S8 A8])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [37 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 43 r14 [orig:76 xSize ] [76])
  name: hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [35 hx+0 S8 A8])
  name: _hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [38 _hx+0 S8 A8])
  name: _hy
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [39 _hy+0 S8 A8])
  name: nBins
    offset 0
      (reg/v:SI 44 r15 [orig:77 nBins ] [77])

OUT:
Stack adjustment: 112
Reg 41: i+0
Reg 42: hy+0
Reg 43: xSize+0
Reg 44: nBins+0
Variables:
  name: i
    offset 0
      (reg/v:SI 41 r12 [orig:165 i ] [165])
  name: _hy
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [39 _hy+0 S8 A8])
  name: _hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [38 _hx+0 S8 A8])
  name: hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [35 hx+0 S8 A8])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [37 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 43 r14 [orig:76 xSize ] [76])
  name: xmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [36 xmin+0 S8 A8])
  name: hy
    offset 0
      (reg/v/f:DI 42 r13 [orig:68 hy ] [68])
  name: dx
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [34 dx+0 S8 A8])
  name: nBins
    offset 0
      (reg/v:SI 44 r15 [orig:77 nBins ] [77])


Basic block 22:
IN:
Stack adjustment: 112
Reg 41: i+0
Reg 42: hy+0
Reg 43: xSize+0
Reg 44: nBins+0
Variables:
  name: i
    offset 0
      (reg/v:SI 41 r12 [orig:165 i ] [165])
  name: hy
    offset 0
      (reg/v/f:DI 42 r13 [orig:68 hy ] [68])
  name: xmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [36 xmin+0 S8 A8])
  name: dx
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [34 dx+0 S8 A8])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [37 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 43 r14 [orig:76 xSize ] [76])
  name: hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [35 hx+0 S8 A8])
  name: _hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [38 _hx+0 S8 A8])
  name: _hy
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [39 _hy+0 S8 A8])
  name: nBins
    offset 0
      (reg/v:SI 44 r15 [orig:77 nBins ] [77])

OUT:
Stack adjustment: 112
Reg 42: hy+0
Reg 43: xSize+0
Reg 44: nBins+0
Variables:
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [37 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 43 r14 [orig:76 xSize ] [76])
  name: nBins
    offset 0
      (reg/v:SI 44 r15 [orig:77 nBins ] [77])
  name: _hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [38 _hx+0 S8 A8])
  name: _hy
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [39 _hy+0 S8 A8])
  name: xmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [36 xmin+0 S8 A8])
  name: hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [35 hx+0 S8 A8])
  name: hy
    offset 0
      (reg/v/f:DI 42 r13 [orig:68 hy ] [68])
  name: dx
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [34 dx+0 S8 A8])


Basic block 23:
IN:
Stack adjustment: 112
Reg 41: i+0
Reg 42: hy+0
Reg 43: xSize+0
Reg 44: nBins+0
Variables:
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [37 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 43 r14 [orig:76 xSize ] [76])
  name: nBins
    offset 0
      (reg/v:SI 44 r15 [orig:77 nBins ] [77])
  name: _hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [38 _hx+0 S8 A8])
  name: _hy
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [39 _hy+0 S8 A8])
  name: xmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [36 xmin+0 S8 A8])
  name: hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [35 hx+0 S8 A8])
  name: hy
    offset 0
      (reg/v/f:DI 42 r13 [orig:68 hy ] [68])
  name: dx
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [34 dx+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 41 r12 [orig:165 i ] [165])

OUT:
Stack adjustment: 112
Reg 41: i+0
Reg 42: hy+0
Reg 43: xSize+0
Reg 44: nBins+0
Variables:
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [37 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 43 r14 [orig:76 xSize ] [76])
  name: nBins
    offset 0
      (reg/v:SI 44 r15 [orig:77 nBins ] [77])
  name: _hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [38 _hx+0 S8 A8])
  name: _hy
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [39 _hy+0 S8 A8])
  name: xmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [36 xmin+0 S8 A8])
  name: hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [35 hx+0 S8 A8])
  name: hy
    offset 0
      (reg/v/f:DI 42 r13 [orig:68 hy ] [68])
  name: dx
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [34 dx+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 41 r12 [orig:165 i ] [165])


Basic block 24:
IN:
Stack adjustment: 112
Reg 41: i+0
Reg 42: hy+0
Reg 43: xSize+0
Reg 44: nBins+0
Variables:
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [37 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 43 r14 [orig:76 xSize ] [76])
  name: nBins
    offset 0
      (reg/v:SI 44 r15 [orig:77 nBins ] [77])
  name: _hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [38 _hx+0 S8 A8])
  name: _hy
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [39 _hy+0 S8 A8])
  name: xmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [36 xmin+0 S8 A8])
  name: hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [35 hx+0 S8 A8])
  name: hy
    offset 0
      (reg/v/f:DI 42 r13 [orig:68 hy ] [68])
  name: dx
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [34 dx+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 41 r12 [orig:165 i ] [165])

OUT:
Stack adjustment: 112
Reg 41: i+0
Reg 42: hy+0
Reg 43: xSize+0
Reg 44: nBins+0
Variables:
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [37 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 43 r14 [orig:76 xSize ] [76])
  name: nBins
    offset 0
      (reg/v:SI 44 r15 [orig:77 nBins ] [77])
  name: _hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [38 _hx+0 S8 A8])
  name: _hy
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [39 _hy+0 S8 A8])
  name: xmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [36 xmin+0 S8 A8])
  name: hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [35 hx+0 S8 A8])
  name: hy
    offset 0
      (reg/v/f:DI 42 r13 [orig:68 hy ] [68])
  name: dx
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [34 dx+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 41 r12 [orig:165 i ] [165])


Basic block 25:
IN:
Stack adjustment: 112
Reg 41: i+0
Reg 42: hy+0
Reg 43: xSize+0
Reg 44: nBins+0
Variables:
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [37 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 43 r14 [orig:76 xSize ] [76])
  name: nBins
    offset 0
      (reg/v:SI 44 r15 [orig:77 nBins ] [77])
  name: _hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [38 _hx+0 S8 A8])
  name: _hy
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [39 _hy+0 S8 A8])
  name: xmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [36 xmin+0 S8 A8])
  name: hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [35 hx+0 S8 A8])
  name: hy
    offset 0
      (reg/v/f:DI 42 r13 [orig:68 hy ] [68])
  name: dx
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [34 dx+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 41 r12 [orig:165 i ] [165])

OUT:
Stack adjustment: 112
Reg 41: i+0
Reg 42: hy+0
Reg 43: xSize+0
Reg 44: nBins+0
Variables:
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [37 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 43 r14 [orig:76 xSize ] [76])
  name: nBins
    offset 0
      (reg/v:SI 44 r15 [orig:77 nBins ] [77])
  name: _hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [38 _hx+0 S8 A8])
  name: _hy
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [39 _hy+0 S8 A8])
  name: xmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [36 xmin+0 S8 A8])
  name: hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [35 hx+0 S8 A8])
  name: hy
    offset 0
      (reg/v/f:DI 42 r13 [orig:68 hy ] [68])
  name: dx
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [34 dx+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 41 r12 [orig:165 i ] [165])


Basic block 26:
IN:
Stack adjustment: 112
Reg 3: i+0
Reg 4: i+0
Reg 6: i+0
Reg 37: i+0
Reg 38: i+0
Reg 39: i+0
Reg 40: i+0
Reg 41: i+0 i+0
Reg 42: hy+0
Reg 43: xSize+0
Reg 44: nBins+0
Variables:
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [37 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 43 r14 [orig:76 xSize ] [76])
  name: nBins
    offset 0
      (reg/v:SI 44 r15 [orig:77 nBins ] [77])
  name: _hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [38 _hx+0 S8 A8])
  name: _hy
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [39 _hy+0 S8 A8])
  name: xmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [36 xmin+0 S8 A8])
  name: hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [35 hx+0 S8 A8])
  name: hy
    offset 0
      (reg/v/f:DI 42 r13 [orig:68 hy ] [68])
      (reg:DI 0 ax [orig:68 hy ] [68])
  name: dx
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [34 dx+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:125 i ] [125])
      (reg:DI 41 r12 [orig:65 i ] [65])
      (reg:SI 3 bx [orig:160 i ] [160])
      (reg:SI 37 r8 [orig:155 i ] [155])
      (reg:SI 6 bp [orig:150 i ] [150])
      (reg:SI 38 r9 [orig:145 i ] [145])
      (reg:SI 39 r10 [orig:140 i ] [140])
      (reg:SI 40 r11 [orig:135 i ] [135])
  name: i
    offset 0
      (reg/v:SI 41 r12 [orig:165 i ] [165])

OUT:
Stack adjustment: 112
Reg 3: i+0
Reg 4: i+0
Reg 6: i+0
Reg 22: f+0
Reg 37: i+0
Reg 38: i+0
Reg 39: i+0
Reg 40: i+0
Reg 41: i+0 i+0
Reg 42: hy+0
Reg 43: xSize+0
Reg 44: nBins+0
Variables:
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [37 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 43 r14 [orig:76 xSize ] [76])
  name: nBins
    offset 0
      (reg/v:SI 44 r15 [orig:77 nBins ] [77])
  name: _hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [38 _hx+0 S8 A8])
  name: _hy
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [39 _hy+0 S8 A8])
  name: xmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [36 xmin+0 S8 A8])
  name: hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [35 hx+0 S8 A8])
  name: hy
    offset 0
      (reg/v/f:DI 42 r13 [orig:68 hy ] [68])
      (reg:DI 0 ax [orig:68 hy ] [68])
  name: dx
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [34 dx+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:125 i ] [125])
      (reg:DI 41 r12 [orig:65 i ] [65])
      (reg:SI 3 bx [orig:160 i ] [160])
      (reg:SI 37 r8 [orig:155 i ] [155])
      (reg:SI 6 bp [orig:150 i ] [150])
      (reg:SI 38 r9 [orig:145 i ] [145])
      (reg:SI 39 r10 [orig:140 i ] [140])
      (reg:SI 40 r11 [orig:135 i ] [135])
  name: i
    offset 0
      (reg/v:SI 41 r12 [orig:165 i ] [165])
  name: f
    offset 0
      (reg/v:DF 22 xmm1 [orig:66 f ] [66])


Basic block 27:
IN:
Stack adjustment: 112
Reg 3: i+0
Reg 4: i+0
Reg 6: i+0
Reg 22: f+0
Reg 37: i+0
Reg 38: i+0
Reg 39: i+0
Reg 40: i+0
Reg 41: i+0 i+0
Reg 42: hy+0
Reg 43: xSize+0
Reg 44: nBins+0
Variables:
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [37 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 43 r14 [orig:76 xSize ] [76])
  name: nBins
    offset 0
      (reg/v:SI 44 r15 [orig:77 nBins ] [77])
  name: _hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [38 _hx+0 S8 A8])
  name: _hy
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [39 _hy+0 S8 A8])
  name: xmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [36 xmin+0 S8 A8])
  name: hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [35 hx+0 S8 A8])
  name: hy
    offset 0
      (reg/v/f:DI 42 r13 [orig:68 hy ] [68])
      (reg:DI 0 ax [orig:68 hy ] [68])
  name: dx
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [34 dx+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:125 i ] [125])
      (reg:DI 41 r12 [orig:65 i ] [65])
      (reg:SI 3 bx [orig:160 i ] [160])
      (reg:SI 37 r8 [orig:155 i ] [155])
      (reg:SI 6 bp [orig:150 i ] [150])
      (reg:SI 38 r9 [orig:145 i ] [145])
      (reg:SI 39 r10 [orig:140 i ] [140])
      (reg:SI 40 r11 [orig:135 i ] [135])
  name: i
    offset 0
      (reg/v:SI 41 r12 [orig:165 i ] [165])
  name: f
    offset 0
      (reg/v:DF 22 xmm1 [orig:66 f ] [66])

OUT:
Stack adjustment: 112
Reg 2: i+0
Reg 3: i+0
Reg 4: i+0
Reg 6: i+0
Reg 22: f+0
Reg 37: i+0
Reg 38: i+0
Reg 39: i+0
Reg 40: i+0
Reg 41: i+0 i+0
Reg 42: hy+0
Reg 43: xSize+0
Reg 44: nBins+0
Variables:
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [37 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 43 r14 [orig:76 xSize ] [76])
  name: nBins
    offset 0
      (reg/v:SI 44 r15 [orig:77 nBins ] [77])
  name: _hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [38 _hx+0 S8 A8])
  name: _hy
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [39 _hy+0 S8 A8])
  name: xmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [36 xmin+0 S8 A8])
  name: hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [35 hx+0 S8 A8])
  name: hy
    offset 0
      (reg/v/f:DI 42 r13 [orig:68 hy ] [68])
  name: dx
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [34 dx+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:125 i ] [125])
      (reg:DI 41 r12 [orig:65 i ] [65])
      (reg:SI 3 bx [orig:160 i ] [160])
      (reg:SI 37 r8 [orig:155 i ] [155])
      (reg:SI 6 bp [orig:150 i ] [150])
      (reg:SI 38 r9 [orig:145 i ] [145])
      (reg:SI 39 r10 [orig:140 i ] [140])
      (reg:SI 40 r11 [orig:135 i ] [135])
  name: i
    offset 0
      (reg/v:SI 41 r12 [orig:165 i ] [165])
  name: f
    offset 0
      (reg/v:DF 22 xmm1 [orig:66 f ] [66])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:213 i ] [213])


Basic block 28:
IN:
Stack adjustment: 112
Reg 2: i+0
Reg 3: i+0
Reg 4: i+0
Reg 6: i+0
Reg 22: f+0
Reg 37: i+0
Reg 38: i+0
Reg 39: i+0
Reg 40: i+0
Reg 41: i+0 i+0
Reg 42: hy+0
Reg 43: xSize+0
Reg 44: nBins+0
Variables:
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [37 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 43 r14 [orig:76 xSize ] [76])
  name: nBins
    offset 0
      (reg/v:SI 44 r15 [orig:77 nBins ] [77])
  name: _hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [38 _hx+0 S8 A8])
  name: _hy
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [39 _hy+0 S8 A8])
  name: xmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [36 xmin+0 S8 A8])
  name: hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [35 hx+0 S8 A8])
  name: hy
    offset 0
      (reg/v/f:DI 42 r13 [orig:68 hy ] [68])
  name: dx
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [34 dx+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:125 i ] [125])
      (reg:DI 41 r12 [orig:65 i ] [65])
      (reg:SI 3 bx [orig:160 i ] [160])
      (reg:SI 37 r8 [orig:155 i ] [155])
      (reg:SI 6 bp [orig:150 i ] [150])
      (reg:SI 38 r9 [orig:145 i ] [145])
      (reg:SI 39 r10 [orig:140 i ] [140])
      (reg:SI 40 r11 [orig:135 i ] [135])
  name: i
    offset 0
      (reg/v:SI 41 r12 [orig:165 i ] [165])
  name: f
    offset 0
      (reg/v:DF 22 xmm1 [orig:66 f ] [66])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:213 i ] [213])

OUT:
Stack adjustment: 112
Reg 2: i+0
Reg 3: i+0
Reg 4: i+0
Reg 6: i+0
Reg 22: f+0
Reg 37: i+0
Reg 38: i+0
Reg 39: i+0
Reg 40: i+0
Reg 41: i+0 i+0
Reg 42: hy+0
Reg 43: xSize+0
Reg 44: nBins+0
Variables:
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [37 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 43 r14 [orig:76 xSize ] [76])
  name: nBins
    offset 0
      (reg/v:SI 44 r15 [orig:77 nBins ] [77])
  name: _hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [38 _hx+0 S8 A8])
  name: _hy
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [39 _hy+0 S8 A8])
  name: xmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [36 xmin+0 S8 A8])
  name: hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [35 hx+0 S8 A8])
  name: hy
    offset 0
      (reg/v/f:DI 42 r13 [orig:68 hy ] [68])
  name: dx
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [34 dx+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:125 i ] [125])
      (reg:DI 41 r12 [orig:65 i ] [65])
      (reg:SI 3 bx [orig:160 i ] [160])
      (reg:SI 37 r8 [orig:155 i ] [155])
      (reg:SI 6 bp [orig:150 i ] [150])
      (reg:SI 38 r9 [orig:145 i ] [145])
      (reg:SI 39 r10 [orig:140 i ] [140])
      (reg:SI 40 r11 [orig:135 i ] [135])
  name: i
    offset 0
      (reg/v:SI 41 r12 [orig:165 i ] [165])
  name: f
    offset 0
      (reg/v:DF 22 xmm1 [orig:66 f ] [66])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:213 i ] [213])


Basic block 29:
IN:
Stack adjustment: 112
Reg 2: i+0
Reg 3: i+0
Reg 4: i+0
Reg 6: i+0
Reg 22: f+0
Reg 37: i+0
Reg 38: i+0
Reg 39: i+0
Reg 40: i+0
Reg 41: i+0 i+0
Reg 42: hy+0
Reg 43: xSize+0
Reg 44: nBins+0
Variables:
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [37 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 43 r14 [orig:76 xSize ] [76])
  name: nBins
    offset 0
      (reg/v:SI 44 r15 [orig:77 nBins ] [77])
  name: _hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [38 _hx+0 S8 A8])
  name: _hy
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [39 _hy+0 S8 A8])
  name: xmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [36 xmin+0 S8 A8])
  name: hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [35 hx+0 S8 A8])
  name: hy
    offset 0
      (reg/v/f:DI 42 r13 [orig:68 hy ] [68])
  name: dx
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [34 dx+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:125 i ] [125])
      (reg:DI 41 r12 [orig:65 i ] [65])
      (reg:SI 3 bx [orig:160 i ] [160])
      (reg:SI 37 r8 [orig:155 i ] [155])
      (reg:SI 6 bp [orig:150 i ] [150])
      (reg:SI 38 r9 [orig:145 i ] [145])
      (reg:SI 39 r10 [orig:140 i ] [140])
      (reg:SI 40 r11 [orig:135 i ] [135])
  name: i
    offset 0
      (reg/v:SI 41 r12 [orig:165 i ] [165])
  name: f
    offset 0
      (reg/v:DF 22 xmm1 [orig:66 f ] [66])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:213 i ] [213])

OUT:
Stack adjustment: 112
Reg 2: i+0
Reg 3: i+0
Reg 4: i+0
Reg 6: i+0
Reg 22: f+0
Reg 37: i+0
Reg 38: i+0
Reg 39: i+0
Reg 40: i+0
Reg 41: i+0 i+0
Reg 42: hy+0
Reg 43: xSize+0
Reg 44: nBins+0
Variables:
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [37 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 43 r14 [orig:76 xSize ] [76])
  name: nBins
    offset 0
      (reg/v:SI 44 r15 [orig:77 nBins ] [77])
  name: _hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [38 _hx+0 S8 A8])
  name: _hy
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [39 _hy+0 S8 A8])
  name: xmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [36 xmin+0 S8 A8])
  name: hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [35 hx+0 S8 A8])
  name: hy
    offset 0
      (reg/v/f:DI 42 r13 [orig:68 hy ] [68])
  name: dx
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [34 dx+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:125 i ] [125])
      (reg:DI 41 r12 [orig:65 i ] [65])
      (reg:SI 3 bx [orig:160 i ] [160])
      (reg:SI 37 r8 [orig:155 i ] [155])
      (reg:SI 6 bp [orig:150 i ] [150])
      (reg:SI 38 r9 [orig:145 i ] [145])
      (reg:SI 39 r10 [orig:140 i ] [140])
      (reg:SI 40 r11 [orig:135 i ] [135])
  name: i
    offset 0
      (reg/v:SI 41 r12 [orig:165 i ] [165])
  name: f
    offset 0
      (reg/v:DF 22 xmm1 [orig:66 f ] [66])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:213 i ] [213])


Basic block 30:
IN:
Stack adjustment: 112
Reg 2: i+0
Reg 3: i+0
Reg 4: i+0
Reg 6: i+0
Reg 22: f+0
Reg 37: i+0
Reg 38: i+0
Reg 39: i+0
Reg 40: i+0
Reg 41: i+0 i+0
Reg 42: hy+0
Reg 43: xSize+0
Reg 44: nBins+0
Variables:
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [37 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 43 r14 [orig:76 xSize ] [76])
  name: nBins
    offset 0
      (reg/v:SI 44 r15 [orig:77 nBins ] [77])
  name: _hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [38 _hx+0 S8 A8])
  name: _hy
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [39 _hy+0 S8 A8])
  name: xmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [36 xmin+0 S8 A8])
  name: hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [35 hx+0 S8 A8])
  name: hy
    offset 0
      (reg/v/f:DI 42 r13 [orig:68 hy ] [68])
  name: dx
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [34 dx+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:125 i ] [125])
      (reg:DI 41 r12 [orig:65 i ] [65])
      (reg:SI 3 bx [orig:160 i ] [160])
      (reg:SI 37 r8 [orig:155 i ] [155])
      (reg:SI 6 bp [orig:150 i ] [150])
      (reg:SI 38 r9 [orig:145 i ] [145])
      (reg:SI 39 r10 [orig:140 i ] [140])
      (reg:SI 40 r11 [orig:135 i ] [135])
  name: i
    offset 0
      (reg/v:SI 41 r12 [orig:165 i ] [165])
  name: f
    offset 0
      (reg/v:DF 22 xmm1 [orig:66 f ] [66])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:213 i ] [213])

OUT:
Stack adjustment: 112
Reg 2: i+0
Reg 3: i+0
Reg 4: i+0
Reg 6: i+0
Reg 22: f+0
Reg 37: i+0
Reg 38: i+0
Reg 39: i+0
Reg 40: i+0
Reg 41: i+0 i+0
Reg 42: hy+0
Reg 43: xSize+0
Reg 44: nBins+0
Variables:
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [37 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 43 r14 [orig:76 xSize ] [76])
  name: nBins
    offset 0
      (reg/v:SI 44 r15 [orig:77 nBins ] [77])
  name: _hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [38 _hx+0 S8 A8])
  name: _hy
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [39 _hy+0 S8 A8])
  name: xmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [36 xmin+0 S8 A8])
  name: hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [35 hx+0 S8 A8])
  name: hy
    offset 0
      (reg/v/f:DI 42 r13 [orig:68 hy ] [68])
  name: dx
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [34 dx+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:125 i ] [125])
      (reg:DI 41 r12 [orig:65 i ] [65])
      (reg:SI 3 bx [orig:160 i ] [160])
      (reg:SI 37 r8 [orig:155 i ] [155])
      (reg:SI 6 bp [orig:150 i ] [150])
      (reg:SI 38 r9 [orig:145 i ] [145])
      (reg:SI 39 r10 [orig:140 i ] [140])
      (reg:SI 40 r11 [orig:135 i ] [135])
  name: i
    offset 0
      (reg/v:SI 41 r12 [orig:165 i ] [165])
  name: f
    offset 0
      (reg/v:DF 22 xmm1 [orig:66 f ] [66])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:213 i ] [213])


Basic block 31:
IN:
Stack adjustment: 112
Reg 2: i+0
Reg 3: i+0
Reg 4: i+0
Reg 6: i+0
Reg 22: f+0
Reg 37: i+0
Reg 38: i+0
Reg 39: i+0
Reg 40: i+0
Reg 41: i+0 i+0
Reg 42: hy+0
Reg 43: xSize+0
Reg 44: nBins+0
Variables:
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [37 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 43 r14 [orig:76 xSize ] [76])
  name: nBins
    offset 0
      (reg/v:SI 44 r15 [orig:77 nBins ] [77])
  name: _hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [38 _hx+0 S8 A8])
  name: _hy
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [39 _hy+0 S8 A8])
  name: xmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [36 xmin+0 S8 A8])
  name: hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [35 hx+0 S8 A8])
  name: hy
    offset 0
      (reg/v/f:DI 42 r13 [orig:68 hy ] [68])
  name: dx
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [34 dx+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:125 i ] [125])
      (reg:DI 41 r12 [orig:65 i ] [65])
      (reg:SI 3 bx [orig:160 i ] [160])
      (reg:SI 37 r8 [orig:155 i ] [155])
      (reg:SI 6 bp [orig:150 i ] [150])
      (reg:SI 38 r9 [orig:145 i ] [145])
      (reg:SI 39 r10 [orig:140 i ] [140])
      (reg:SI 40 r11 [orig:135 i ] [135])
  name: i
    offset 0
      (reg/v:SI 41 r12 [orig:165 i ] [165])
  name: f
    offset 0
      (reg/v:DF 22 xmm1 [orig:66 f ] [66])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:213 i ] [213])

OUT:
Stack adjustment: 112
Reg 2: i+0
Reg 3: i+0
Reg 4: i+0
Reg 6: i+0
Reg 22: f+0
Reg 37: i+0
Reg 38: i+0
Reg 39: i+0
Reg 40: i+0
Reg 41: i+0 i+0
Reg 42: hy+0
Reg 43: xSize+0
Reg 44: nBins+0
Variables:
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [37 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 43 r14 [orig:76 xSize ] [76])
  name: nBins
    offset 0
      (reg/v:SI 44 r15 [orig:77 nBins ] [77])
  name: _hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [38 _hx+0 S8 A8])
  name: _hy
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [39 _hy+0 S8 A8])
  name: xmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [36 xmin+0 S8 A8])
  name: hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [35 hx+0 S8 A8])
  name: hy
    offset 0
      (reg/v/f:DI 42 r13 [orig:68 hy ] [68])
  name: dx
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [34 dx+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:125 i ] [125])
      (reg:DI 41 r12 [orig:65 i ] [65])
      (reg:SI 3 bx [orig:160 i ] [160])
      (reg:SI 37 r8 [orig:155 i ] [155])
      (reg:SI 6 bp [orig:150 i ] [150])
      (reg:SI 38 r9 [orig:145 i ] [145])
      (reg:SI 39 r10 [orig:140 i ] [140])
      (reg:SI 40 r11 [orig:135 i ] [135])
  name: i
    offset 0
      (reg/v:SI 41 r12 [orig:165 i ] [165])
  name: f
    offset 0
      (reg/v:DF 22 xmm1 [orig:66 f ] [66])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:213 i ] [213])


Basic block 32:
IN:
Stack adjustment: 112
Reg 2: i+0
Reg 3: i+0
Reg 4: i+0
Reg 6: i+0
Reg 22: f+0
Reg 37: i+0
Reg 38: i+0
Reg 39: i+0
Reg 40: i+0
Reg 41: i+0 i+0
Reg 42: hy+0
Reg 43: xSize+0
Reg 44: nBins+0
Variables:
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [37 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 43 r14 [orig:76 xSize ] [76])
  name: nBins
    offset 0
      (reg/v:SI 44 r15 [orig:77 nBins ] [77])
  name: _hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [38 _hx+0 S8 A8])
  name: _hy
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [39 _hy+0 S8 A8])
  name: xmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [36 xmin+0 S8 A8])
  name: hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [35 hx+0 S8 A8])
  name: hy
    offset 0
      (reg/v/f:DI 42 r13 [orig:68 hy ] [68])
  name: dx
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [34 dx+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:125 i ] [125])
      (reg:DI 41 r12 [orig:65 i ] [65])
      (reg:SI 3 bx [orig:160 i ] [160])
      (reg:SI 37 r8 [orig:155 i ] [155])
      (reg:SI 6 bp [orig:150 i ] [150])
      (reg:SI 38 r9 [orig:145 i ] [145])
      (reg:SI 39 r10 [orig:140 i ] [140])
      (reg:SI 40 r11 [orig:135 i ] [135])
  name: i
    offset 0
      (reg/v:SI 41 r12 [orig:165 i ] [165])
  name: f
    offset 0
      (reg/v:DF 22 xmm1 [orig:66 f ] [66])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:213 i ] [213])

OUT:
Stack adjustment: 112
Reg 2: i+0
Reg 3: i+0
Reg 4: i+0
Reg 6: i+0
Reg 22: f+0
Reg 37: i+0
Reg 38: i+0
Reg 39: i+0
Reg 40: i+0
Reg 41: i+0 i+0
Reg 42: hy+0
Reg 43: xSize+0
Reg 44: nBins+0
Variables:
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [37 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 43 r14 [orig:76 xSize ] [76])
  name: nBins
    offset 0
      (reg/v:SI 44 r15 [orig:77 nBins ] [77])
  name: _hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [38 _hx+0 S8 A8])
  name: _hy
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [39 _hy+0 S8 A8])
  name: xmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [36 xmin+0 S8 A8])
  name: hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [35 hx+0 S8 A8])
  name: hy
    offset 0
      (reg/v/f:DI 42 r13 [orig:68 hy ] [68])
  name: dx
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [34 dx+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:125 i ] [125])
      (reg:DI 41 r12 [orig:65 i ] [65])
      (reg:SI 3 bx [orig:160 i ] [160])
      (reg:SI 37 r8 [orig:155 i ] [155])
      (reg:SI 6 bp [orig:150 i ] [150])
      (reg:SI 38 r9 [orig:145 i ] [145])
      (reg:SI 39 r10 [orig:140 i ] [140])
      (reg:SI 40 r11 [orig:135 i ] [135])
  name: i
    offset 0
      (reg/v:SI 41 r12 [orig:165 i ] [165])
  name: f
    offset 0
      (reg/v:DF 22 xmm1 [orig:66 f ] [66])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:213 i ] [213])


Basic block 33:
IN:
Stack adjustment: 112
Reg 2: i+0
Reg 3: i+0
Reg 4: i+0
Reg 6: i+0
Reg 22: f+0
Reg 37: i+0
Reg 38: i+0
Reg 39: i+0
Reg 40: i+0
Reg 41: i+0 i+0
Reg 42: hy+0
Reg 43: xSize+0
Reg 44: nBins+0
Variables:
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [37 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 43 r14 [orig:76 xSize ] [76])
  name: nBins
    offset 0
      (reg/v:SI 44 r15 [orig:77 nBins ] [77])
  name: _hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [38 _hx+0 S8 A8])
  name: _hy
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [39 _hy+0 S8 A8])
  name: xmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [36 xmin+0 S8 A8])
  name: hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [35 hx+0 S8 A8])
  name: hy
    offset 0
      (reg/v/f:DI 42 r13 [orig:68 hy ] [68])
  name: dx
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [34 dx+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:125 i ] [125])
      (reg:DI 41 r12 [orig:65 i ] [65])
      (reg:SI 3 bx [orig:160 i ] [160])
      (reg:SI 37 r8 [orig:155 i ] [155])
      (reg:SI 6 bp [orig:150 i ] [150])
      (reg:SI 38 r9 [orig:145 i ] [145])
      (reg:SI 39 r10 [orig:140 i ] [140])
      (reg:SI 40 r11 [orig:135 i ] [135])
  name: i
    offset 0
      (reg/v:SI 41 r12 [orig:165 i ] [165])
  name: f
    offset 0
      (reg/v:DF 22 xmm1 [orig:66 f ] [66])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:213 i ] [213])

OUT:
Stack adjustment: 112
Reg 2: i+0
Reg 3: i+0
Reg 4: i+0
Reg 6: i+0
Reg 22: f+0
Reg 37: i+0
Reg 38: i+0
Reg 39: i+0
Reg 40: i+0
Reg 41: i+0 i+0
Reg 42: hy+0
Reg 43: xSize+0
Reg 44: nBins+0
Variables:
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [37 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 43 r14 [orig:76 xSize ] [76])
  name: nBins
    offset 0
      (reg/v:SI 44 r15 [orig:77 nBins ] [77])
  name: _hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [38 _hx+0 S8 A8])
  name: _hy
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [39 _hy+0 S8 A8])
  name: xmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [36 xmin+0 S8 A8])
  name: hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [35 hx+0 S8 A8])
  name: hy
    offset 0
      (reg/v/f:DI 42 r13 [orig:68 hy ] [68])
  name: dx
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [34 dx+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:125 i ] [125])
      (reg:DI 41 r12 [orig:65 i ] [65])
      (reg:SI 3 bx [orig:160 i ] [160])
      (reg:SI 37 r8 [orig:155 i ] [155])
      (reg:SI 6 bp [orig:150 i ] [150])
      (reg:SI 38 r9 [orig:145 i ] [145])
      (reg:SI 39 r10 [orig:140 i ] [140])
      (reg:SI 40 r11 [orig:135 i ] [135])
  name: i
    offset 0
      (reg/v:SI 41 r12 [orig:165 i ] [165])
  name: f
    offset 0
      (reg/v:DF 22 xmm1 [orig:66 f ] [66])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:213 i ] [213])


Basic block 34:
IN:
Stack adjustment: 112
Reg 2: i+0
Reg 3: i+0
Reg 4: i+0
Reg 6: i+0
Reg 22: f+0
Reg 37: i+0
Reg 38: i+0
Reg 39: i+0
Reg 40: i+0
Reg 41: i+0 i+0
Reg 42: hy+0
Reg 43: xSize+0
Reg 44: nBins+0
Variables:
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [37 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 43 r14 [orig:76 xSize ] [76])
  name: nBins
    offset 0
      (reg/v:SI 44 r15 [orig:77 nBins ] [77])
  name: _hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [38 _hx+0 S8 A8])
  name: _hy
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [39 _hy+0 S8 A8])
  name: xmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [36 xmin+0 S8 A8])
  name: hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [35 hx+0 S8 A8])
  name: hy
    offset 0
      (reg/v/f:DI 42 r13 [orig:68 hy ] [68])
  name: dx
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [34 dx+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:125 i ] [125])
      (reg:DI 41 r12 [orig:65 i ] [65])
      (reg:SI 3 bx [orig:160 i ] [160])
      (reg:SI 37 r8 [orig:155 i ] [155])
      (reg:SI 6 bp [orig:150 i ] [150])
      (reg:SI 38 r9 [orig:145 i ] [145])
      (reg:SI 39 r10 [orig:140 i ] [140])
      (reg:SI 40 r11 [orig:135 i ] [135])
  name: i
    offset 0
      (reg/v:SI 41 r12 [orig:165 i ] [165])
  name: f
    offset 0
      (reg/v:DF 22 xmm1 [orig:66 f ] [66])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:213 i ] [213])

OUT:
Stack adjustment: 112
Reg 2: i+0
Reg 3: i+0
Reg 4: i+0
Reg 6: i+0
Reg 22: f+0
Reg 37: i+0
Reg 38: i+0
Reg 39: i+0
Reg 40: i+0
Reg 41: i+0 i+0
Reg 42: hy+0
Reg 43: xSize+0
Reg 44: nBins+0
Variables:
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [37 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 43 r14 [orig:76 xSize ] [76])
  name: nBins
    offset 0
      (reg/v:SI 44 r15 [orig:77 nBins ] [77])
  name: _hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [38 _hx+0 S8 A8])
  name: _hy
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [39 _hy+0 S8 A8])
  name: xmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [36 xmin+0 S8 A8])
  name: hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [35 hx+0 S8 A8])
  name: hy
    offset 0
      (reg/v/f:DI 42 r13 [orig:68 hy ] [68])
  name: dx
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [34 dx+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:125 i ] [125])
      (reg:DI 41 r12 [orig:65 i ] [65])
      (reg:SI 3 bx [orig:160 i ] [160])
      (reg:SI 37 r8 [orig:155 i ] [155])
      (reg:SI 6 bp [orig:150 i ] [150])
      (reg:SI 38 r9 [orig:145 i ] [145])
      (reg:SI 39 r10 [orig:140 i ] [140])
      (reg:SI 40 r11 [orig:135 i ] [135])
  name: i
    offset 0
      (reg/v:SI 41 r12 [orig:165 i ] [165])
  name: f
    offset 0
      (reg/v:DF 22 xmm1 [orig:66 f ] [66])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:213 i ] [213])


Basic block 35:
IN:
Stack adjustment: 112
Reg 2: i+0
Reg 3: i+0
Reg 4: i+0
Reg 6: i+0
Reg 22: f+0
Reg 37: i+0
Reg 38: i+0
Reg 39: i+0
Reg 40: i+0
Reg 41: i+0 i+0
Reg 42: hy+0
Reg 43: xSize+0
Reg 44: nBins+0
Variables:
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [37 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 43 r14 [orig:76 xSize ] [76])
  name: nBins
    offset 0
      (reg/v:SI 44 r15 [orig:77 nBins ] [77])
  name: _hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [38 _hx+0 S8 A8])
  name: _hy
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [39 _hy+0 S8 A8])
  name: xmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [36 xmin+0 S8 A8])
  name: hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [35 hx+0 S8 A8])
  name: hy
    offset 0
      (reg/v/f:DI 42 r13 [orig:68 hy ] [68])
  name: dx
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [34 dx+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:125 i ] [125])
      (reg:DI 41 r12 [orig:65 i ] [65])
      (reg:SI 3 bx [orig:160 i ] [160])
      (reg:SI 37 r8 [orig:155 i ] [155])
      (reg:SI 6 bp [orig:150 i ] [150])
      (reg:SI 38 r9 [orig:145 i ] [145])
      (reg:SI 39 r10 [orig:140 i ] [140])
      (reg:SI 40 r11 [orig:135 i ] [135])
  name: i
    offset 0
      (reg/v:SI 41 r12 [orig:165 i ] [165])
  name: f
    offset 0
      (reg/v:DF 22 xmm1 [orig:66 f ] [66])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:213 i ] [213])

OUT:
Stack adjustment: 112
Reg 3: i+0
Reg 6: i+0
Reg 22: f+0
Reg 37: i+0
Reg 38: i+0
Reg 39: i+0
Reg 40: i+0
Reg 41: i+0 i+0
Reg 42: hy+0
Reg 43: xSize+0
Reg 44: nBins+0
Variables:
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [37 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 43 r14 [orig:76 xSize ] [76])
  name: nBins
    offset 0
      (reg/v:SI 44 r15 [orig:77 nBins ] [77])
  name: _hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [38 _hx+0 S8 A8])
  name: _hy
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [39 _hy+0 S8 A8])
  name: xmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [36 xmin+0 S8 A8])
  name: hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [35 hx+0 S8 A8])
  name: hy
    offset 0
      (reg/v/f:DI 42 r13 [orig:68 hy ] [68])
  name: dx
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [34 dx+0 S8 A8])
  name: i
    offset 0
      (reg:DI 41 r12 [orig:65 i ] [65])
      (reg:SI 3 bx [orig:160 i ] [160])
      (reg:SI 37 r8 [orig:155 i ] [155])
      (reg:SI 6 bp [orig:150 i ] [150])
      (reg:SI 38 r9 [orig:145 i ] [145])
      (reg:SI 39 r10 [orig:140 i ] [140])
      (reg:SI 40 r11 [orig:135 i ] [135])
  name: i
    offset 0
      (reg/v:SI 41 r12 [orig:165 i ] [165])
  name: f
    offset 0
      (reg/v:DF 22 xmm1 [orig:66 f ] [66])


Basic block 36:
IN:
Stack adjustment: 112
Reg 2: i+0
Reg 3: i+0
Reg 4: i+0
Reg 6: i+0
Reg 22: f+0
Reg 37: i+0
Reg 38: i+0
Reg 39: i+0
Reg 40: i+0
Reg 41: i+0 i+0
Reg 42: hy+0
Reg 43: xSize+0
Reg 44: nBins+0
Variables:
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [37 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 43 r14 [orig:76 xSize ] [76])
  name: nBins
    offset 0
      (reg/v:SI 44 r15 [orig:77 nBins ] [77])
  name: _hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [38 _hx+0 S8 A8])
  name: _hy
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [39 _hy+0 S8 A8])
  name: xmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [36 xmin+0 S8 A8])
  name: hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [35 hx+0 S8 A8])
  name: hy
    offset 0
      (reg/v/f:DI 42 r13 [orig:68 hy ] [68])
  name: dx
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [34 dx+0 S8 A8])
  name: i
    offset 0
      (reg:DI 41 r12 [orig:65 i ] [65])
      (reg:SI 3 bx [orig:160 i ] [160])
      (reg:SI 37 r8 [orig:155 i ] [155])
      (reg:SI 6 bp [orig:150 i ] [150])
      (reg:SI 38 r9 [orig:145 i ] [145])
      (reg:SI 39 r10 [orig:140 i ] [140])
      (reg:SI 40 r11 [orig:135 i ] [135])
      (reg/v:SI 4 si [orig:125 i ] [125])
  name: i
    offset 0
      (reg/v:SI 41 r12 [orig:165 i ] [165])
  name: f
    offset 0
      (reg/v:DF 22 xmm1 [orig:66 f ] [66])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:213 i ] [213])

OUT:
Stack adjustment: 112
Reg 2: i+0
Reg 3: i+0
Reg 4: i+0
Reg 6: i+0
Reg 22: f+0
Reg 37: i+0
Reg 38: i+0
Reg 39: i+0
Reg 40: i+0
Reg 41: i+0 i+0
Reg 42: hy+0
Reg 43: xSize+0
Reg 44: nBins+0
Variables:
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [37 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 43 r14 [orig:76 xSize ] [76])
  name: nBins
    offset 0
      (reg/v:SI 44 r15 [orig:77 nBins ] [77])
  name: _hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [38 _hx+0 S8 A8])
  name: _hy
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [39 _hy+0 S8 A8])
  name: xmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [36 xmin+0 S8 A8])
  name: hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [35 hx+0 S8 A8])
  name: hy
    offset 0
      (reg/v/f:DI 42 r13 [orig:68 hy ] [68])
  name: dx
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [34 dx+0 S8 A8])
  name: i
    offset 0
      (reg:DI 41 r12 [orig:65 i ] [65])
      (reg:SI 3 bx [orig:160 i ] [160])
      (reg:SI 37 r8 [orig:155 i ] [155])
      (reg:SI 6 bp [orig:150 i ] [150])
      (reg:SI 38 r9 [orig:145 i ] [145])
      (reg:SI 39 r10 [orig:140 i ] [140])
      (reg:SI 40 r11 [orig:135 i ] [135])
      (reg/v:SI 4 si [orig:125 i ] [125])
  name: i
    offset 0
      (reg/v:SI 41 r12 [orig:165 i ] [165])
  name: f
    offset 0
      (reg/v:DF 22 xmm1 [orig:66 f ] [66])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:213 i ] [213])


Basic block 37:
IN:
Stack adjustment: 112
Reg 2: i+0
Reg 3: i+0
Reg 4: i+0
Reg 6: i+0
Reg 22: f+0
Reg 37: i+0
Reg 38: i+0
Reg 39: i+0
Reg 40: i+0
Reg 41: i+0 i+0
Reg 42: hy+0
Reg 43: xSize+0
Reg 44: nBins+0
Variables:
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [37 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 43 r14 [orig:76 xSize ] [76])
  name: nBins
    offset 0
      (reg/v:SI 44 r15 [orig:77 nBins ] [77])
  name: _hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [38 _hx+0 S8 A8])
  name: _hy
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [39 _hy+0 S8 A8])
  name: xmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [36 xmin+0 S8 A8])
  name: hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [35 hx+0 S8 A8])
  name: hy
    offset 0
      (reg/v/f:DI 42 r13 [orig:68 hy ] [68])
  name: dx
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [34 dx+0 S8 A8])
  name: i
    offset 0
      (reg:DI 41 r12 [orig:65 i ] [65])
      (reg:SI 3 bx [orig:160 i ] [160])
      (reg:SI 37 r8 [orig:155 i ] [155])
      (reg:SI 6 bp [orig:150 i ] [150])
      (reg/v:SI 4 si [orig:125 i ] [125])
      (reg:SI 38 r9 [orig:145 i ] [145])
      (reg:SI 39 r10 [orig:140 i ] [140])
      (reg:SI 40 r11 [orig:135 i ] [135])
  name: i
    offset 0
      (reg/v:SI 41 r12 [orig:165 i ] [165])
  name: f
    offset 0
      (reg/v:DF 22 xmm1 [orig:66 f ] [66])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:213 i ] [213])

OUT:
Stack adjustment: 112
Reg 2: i+0
Reg 3: i+0
Reg 4: i+0
Reg 6: i+0
Reg 22: f+0
Reg 37: i+0
Reg 38: i+0
Reg 39: i+0
Reg 40: i+0
Reg 41: i+0 i+0
Reg 42: hy+0
Reg 43: xSize+0
Reg 44: nBins+0
Variables:
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [37 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 43 r14 [orig:76 xSize ] [76])
  name: nBins
    offset 0
      (reg/v:SI 44 r15 [orig:77 nBins ] [77])
  name: _hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [38 _hx+0 S8 A8])
  name: _hy
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [39 _hy+0 S8 A8])
  name: xmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [36 xmin+0 S8 A8])
  name: hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [35 hx+0 S8 A8])
  name: hy
    offset 0
      (reg/v/f:DI 42 r13 [orig:68 hy ] [68])
  name: dx
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [34 dx+0 S8 A8])
  name: i
    offset 0
      (reg:DI 41 r12 [orig:65 i ] [65])
      (reg:SI 3 bx [orig:160 i ] [160])
      (reg:SI 37 r8 [orig:155 i ] [155])
      (reg:SI 6 bp [orig:150 i ] [150])
      (reg/v:SI 4 si [orig:125 i ] [125])
      (reg:SI 38 r9 [orig:145 i ] [145])
      (reg:SI 39 r10 [orig:140 i ] [140])
      (reg:SI 40 r11 [orig:135 i ] [135])
  name: i
    offset 0
      (reg/v:SI 41 r12 [orig:165 i ] [165])
  name: f
    offset 0
      (reg/v:DF 22 xmm1 [orig:66 f ] [66])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:213 i ] [213])


Basic block 38:
IN:
Stack adjustment: 112
Reg 2: i+0
Reg 3: i+0
Reg 4: i+0
Reg 6: i+0
Reg 22: f+0
Reg 37: i+0
Reg 38: i+0
Reg 39: i+0
Reg 40: i+0
Reg 41: i+0 i+0
Reg 42: hy+0
Reg 43: xSize+0
Reg 44: nBins+0
Variables:
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [37 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 43 r14 [orig:76 xSize ] [76])
  name: nBins
    offset 0
      (reg/v:SI 44 r15 [orig:77 nBins ] [77])
  name: _hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [38 _hx+0 S8 A8])
  name: _hy
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [39 _hy+0 S8 A8])
  name: xmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [36 xmin+0 S8 A8])
  name: hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [35 hx+0 S8 A8])
  name: hy
    offset 0
      (reg/v/f:DI 42 r13 [orig:68 hy ] [68])
  name: dx
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [34 dx+0 S8 A8])
  name: i
    offset 0
      (reg:DI 41 r12 [orig:65 i ] [65])
      (reg:SI 3 bx [orig:160 i ] [160])
      (reg/v:SI 4 si [orig:125 i ] [125])
      (reg:SI 37 r8 [orig:155 i ] [155])
      (reg:SI 6 bp [orig:150 i ] [150])
      (reg:SI 38 r9 [orig:145 i ] [145])
      (reg:SI 39 r10 [orig:140 i ] [140])
      (reg:SI 40 r11 [orig:135 i ] [135])
  name: i
    offset 0
      (reg/v:SI 41 r12 [orig:165 i ] [165])
  name: f
    offset 0
      (reg/v:DF 22 xmm1 [orig:66 f ] [66])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:213 i ] [213])

OUT:
Stack adjustment: 112
Reg 2: i+0
Reg 3: i+0
Reg 4: i+0
Reg 6: i+0
Reg 22: f+0
Reg 37: i+0
Reg 38: i+0
Reg 39: i+0
Reg 40: i+0
Reg 41: i+0 i+0
Reg 42: hy+0
Reg 43: xSize+0
Reg 44: nBins+0
Variables:
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [37 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 43 r14 [orig:76 xSize ] [76])
  name: nBins
    offset 0
      (reg/v:SI 44 r15 [orig:77 nBins ] [77])
  name: _hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [38 _hx+0 S8 A8])
  name: _hy
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [39 _hy+0 S8 A8])
  name: xmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [36 xmin+0 S8 A8])
  name: hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [35 hx+0 S8 A8])
  name: hy
    offset 0
      (reg/v/f:DI 42 r13 [orig:68 hy ] [68])
  name: dx
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [34 dx+0 S8 A8])
  name: i
    offset 0
      (reg:DI 41 r12 [orig:65 i ] [65])
      (reg:SI 3 bx [orig:160 i ] [160])
      (reg/v:SI 4 si [orig:125 i ] [125])
      (reg:SI 37 r8 [orig:155 i ] [155])
      (reg:SI 6 bp [orig:150 i ] [150])
      (reg:SI 38 r9 [orig:145 i ] [145])
      (reg:SI 39 r10 [orig:140 i ] [140])
      (reg:SI 40 r11 [orig:135 i ] [135])
  name: i
    offset 0
      (reg/v:SI 41 r12 [orig:165 i ] [165])
  name: f
    offset 0
      (reg/v:DF 22 xmm1 [orig:66 f ] [66])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:213 i ] [213])


Basic block 39:
IN:
Stack adjustment: 112
Reg 2: i+0
Reg 3: i+0
Reg 4: i+0
Reg 6: i+0
Reg 22: f+0
Reg 37: i+0
Reg 38: i+0
Reg 39: i+0
Reg 40: i+0
Reg 41: i+0 i+0
Reg 42: hy+0
Reg 43: xSize+0
Reg 44: nBins+0
Variables:
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [37 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 43 r14 [orig:76 xSize ] [76])
  name: nBins
    offset 0
      (reg/v:SI 44 r15 [orig:77 nBins ] [77])
  name: _hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [38 _hx+0 S8 A8])
  name: _hy
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [39 _hy+0 S8 A8])
  name: xmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [36 xmin+0 S8 A8])
  name: hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [35 hx+0 S8 A8])
  name: hy
    offset 0
      (reg/v/f:DI 42 r13 [orig:68 hy ] [68])
  name: dx
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [34 dx+0 S8 A8])
  name: i
    offset 0
      (reg:DI 41 r12 [orig:65 i ] [65])
      (reg/v:SI 4 si [orig:125 i ] [125])
      (reg:SI 3 bx [orig:160 i ] [160])
      (reg:SI 37 r8 [orig:155 i ] [155])
      (reg:SI 6 bp [orig:150 i ] [150])
      (reg:SI 38 r9 [orig:145 i ] [145])
      (reg:SI 39 r10 [orig:140 i ] [140])
      (reg:SI 40 r11 [orig:135 i ] [135])
  name: i
    offset 0
      (reg/v:SI 41 r12 [orig:165 i ] [165])
  name: f
    offset 0
      (reg/v:DF 22 xmm1 [orig:66 f ] [66])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:213 i ] [213])

OUT:
Stack adjustment: 112
Reg 2: i+0
Reg 3: i+0
Reg 4: i+0
Reg 6: i+0
Reg 22: f+0
Reg 37: i+0
Reg 38: i+0
Reg 39: i+0
Reg 40: i+0
Reg 41: i+0 i+0
Reg 42: hy+0
Reg 43: xSize+0
Reg 44: nBins+0
Variables:
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [37 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 43 r14 [orig:76 xSize ] [76])
  name: nBins
    offset 0
      (reg/v:SI 44 r15 [orig:77 nBins ] [77])
  name: _hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [38 _hx+0 S8 A8])
  name: _hy
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [39 _hy+0 S8 A8])
  name: xmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [36 xmin+0 S8 A8])
  name: hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [35 hx+0 S8 A8])
  name: hy
    offset 0
      (reg/v/f:DI 42 r13 [orig:68 hy ] [68])
  name: dx
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [34 dx+0 S8 A8])
  name: i
    offset 0
      (reg:DI 41 r12 [orig:65 i ] [65])
      (reg/v:SI 4 si [orig:125 i ] [125])
      (reg:SI 3 bx [orig:160 i ] [160])
      (reg:SI 37 r8 [orig:155 i ] [155])
      (reg:SI 6 bp [orig:150 i ] [150])
      (reg:SI 38 r9 [orig:145 i ] [145])
      (reg:SI 39 r10 [orig:140 i ] [140])
      (reg:SI 40 r11 [orig:135 i ] [135])
  name: i
    offset 0
      (reg/v:SI 41 r12 [orig:165 i ] [165])
  name: f
    offset 0
      (reg/v:DF 22 xmm1 [orig:66 f ] [66])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:213 i ] [213])


Basic block 40:
IN:
Stack adjustment: 112
Reg 2: i+0
Reg 3: i+0
Reg 4: i+0
Reg 6: i+0
Reg 22: f+0
Reg 37: i+0
Reg 38: i+0
Reg 39: i+0
Reg 40: i+0
Reg 41: i+0 i+0
Reg 42: hy+0
Reg 43: xSize+0
Reg 44: nBins+0
Variables:
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [37 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 43 r14 [orig:76 xSize ] [76])
  name: nBins
    offset 0
      (reg/v:SI 44 r15 [orig:77 nBins ] [77])
  name: _hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [38 _hx+0 S8 A8])
  name: _hy
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [39 _hy+0 S8 A8])
  name: xmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [36 xmin+0 S8 A8])
  name: hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [35 hx+0 S8 A8])
  name: hy
    offset 0
      (reg/v/f:DI 42 r13 [orig:68 hy ] [68])
  name: dx
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [34 dx+0 S8 A8])
  name: i
    offset 0
      (reg:DI 41 r12 [orig:65 i ] [65])
      (reg/v:SI 4 si [orig:125 i ] [125])
      (reg:SI 3 bx [orig:160 i ] [160])
      (reg:SI 37 r8 [orig:155 i ] [155])
      (reg:SI 6 bp [orig:150 i ] [150])
      (reg:SI 38 r9 [orig:145 i ] [145])
      (reg:SI 39 r10 [orig:140 i ] [140])
      (reg:SI 40 r11 [orig:135 i ] [135])
  name: i
    offset 0
      (reg/v:SI 41 r12 [orig:165 i ] [165])
  name: f
    offset 0
      (reg/v:DF 22 xmm1 [orig:66 f ] [66])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:213 i ] [213])

OUT:
Stack adjustment: 112
Reg 2: i+0
Reg 3: i+0
Reg 4: i+0
Reg 6: i+0
Reg 22: f+0
Reg 37: i+0
Reg 38: i+0
Reg 39: i+0
Reg 40: i+0
Reg 41: i+0 i+0
Reg 42: hy+0
Reg 43: xSize+0
Reg 44: nBins+0
Variables:
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [37 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 43 r14 [orig:76 xSize ] [76])
  name: nBins
    offset 0
      (reg/v:SI 44 r15 [orig:77 nBins ] [77])
  name: _hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [38 _hx+0 S8 A8])
  name: _hy
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [39 _hy+0 S8 A8])
  name: xmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [36 xmin+0 S8 A8])
  name: hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [35 hx+0 S8 A8])
  name: hy
    offset 0
      (reg/v/f:DI 42 r13 [orig:68 hy ] [68])
  name: dx
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [34 dx+0 S8 A8])
  name: i
    offset 0
      (reg:DI 41 r12 [orig:65 i ] [65])
      (reg/v:SI 4 si [orig:125 i ] [125])
      (reg:SI 3 bx [orig:160 i ] [160])
      (reg:SI 37 r8 [orig:155 i ] [155])
      (reg:SI 6 bp [orig:150 i ] [150])
      (reg:SI 38 r9 [orig:145 i ] [145])
      (reg:SI 39 r10 [orig:140 i ] [140])
      (reg:SI 40 r11 [orig:135 i ] [135])
  name: i
    offset 0
      (reg/v:SI 41 r12 [orig:165 i ] [165])
  name: f
    offset 0
      (reg/v:DF 22 xmm1 [orig:66 f ] [66])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:213 i ] [213])


Basic block 41:
IN:
Stack adjustment: 112
Reg 2: i+0
Reg 3: i+0
Reg 4: i+0
Reg 6: i+0
Reg 22: f+0
Reg 37: i+0
Reg 38: i+0
Reg 39: i+0
Reg 40: i+0
Reg 41: i+0 i+0
Reg 42: hy+0
Reg 43: xSize+0
Reg 44: nBins+0
Variables:
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [37 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 43 r14 [orig:76 xSize ] [76])
  name: nBins
    offset 0
      (reg/v:SI 44 r15 [orig:77 nBins ] [77])
  name: _hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [38 _hx+0 S8 A8])
  name: _hy
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [39 _hy+0 S8 A8])
  name: xmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [36 xmin+0 S8 A8])
  name: hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [35 hx+0 S8 A8])
  name: hy
    offset 0
      (reg/v/f:DI 42 r13 [orig:68 hy ] [68])
  name: dx
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [34 dx+0 S8 A8])
  name: i
    offset 0
      (reg:DI 41 r12 [orig:65 i ] [65])
      (reg/v:SI 4 si [orig:125 i ] [125])
      (reg:SI 3 bx [orig:160 i ] [160])
      (reg:SI 37 r8 [orig:155 i ] [155])
      (reg:SI 6 bp [orig:150 i ] [150])
      (reg:SI 38 r9 [orig:145 i ] [145])
      (reg:SI 39 r10 [orig:140 i ] [140])
      (reg:SI 40 r11 [orig:135 i ] [135])
  name: i
    offset 0
      (reg/v:SI 41 r12 [orig:165 i ] [165])
  name: f
    offset 0
      (reg/v:DF 22 xmm1 [orig:66 f ] [66])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:213 i ] [213])

OUT:
Stack adjustment: 112
Reg 2: i+0
Reg 3: i+0
Reg 4: i+0
Reg 6: i+0
Reg 22: f+0
Reg 37: i+0
Reg 38: i+0
Reg 39: i+0
Reg 40: i+0
Reg 41: i+0 i+0
Reg 42: hy+0
Reg 43: xSize+0
Reg 44: nBins+0
Variables:
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [37 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 43 r14 [orig:76 xSize ] [76])
  name: nBins
    offset 0
      (reg/v:SI 44 r15 [orig:77 nBins ] [77])
  name: _hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [38 _hx+0 S8 A8])
  name: _hy
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [39 _hy+0 S8 A8])
  name: xmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [36 xmin+0 S8 A8])
  name: hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [35 hx+0 S8 A8])
  name: hy
    offset 0
      (reg/v/f:DI 42 r13 [orig:68 hy ] [68])
  name: dx
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [34 dx+0 S8 A8])
  name: i
    offset 0
      (reg:DI 41 r12 [orig:65 i ] [65])
      (reg/v:SI 4 si [orig:125 i ] [125])
      (reg:SI 3 bx [orig:160 i ] [160])
      (reg:SI 37 r8 [orig:155 i ] [155])
      (reg:SI 6 bp [orig:150 i ] [150])
      (reg:SI 38 r9 [orig:145 i ] [145])
      (reg:SI 39 r10 [orig:140 i ] [140])
      (reg:SI 40 r11 [orig:135 i ] [135])
  name: i
    offset 0
      (reg/v:SI 41 r12 [orig:165 i ] [165])
  name: f
    offset 0
      (reg/v:DF 22 xmm1 [orig:66 f ] [66])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:213 i ] [213])


Basic block 42:
IN:
Stack adjustment: 112
Reg 2: i+0
Reg 3: i+0
Reg 4: i+0
Reg 6: i+0
Reg 22: f+0
Reg 37: i+0
Reg 38: i+0
Reg 39: i+0
Reg 40: i+0
Reg 41: i+0 i+0
Reg 42: hy+0
Reg 43: xSize+0
Reg 44: nBins+0
Variables:
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [37 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 43 r14 [orig:76 xSize ] [76])
  name: nBins
    offset 0
      (reg/v:SI 44 r15 [orig:77 nBins ] [77])
  name: _hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [38 _hx+0 S8 A8])
  name: _hy
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [39 _hy+0 S8 A8])
  name: xmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [36 xmin+0 S8 A8])
  name: hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [35 hx+0 S8 A8])
  name: hy
    offset 0
      (reg/v/f:DI 42 r13 [orig:68 hy ] [68])
  name: dx
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [34 dx+0 S8 A8])
  name: i
    offset 0
      (reg:DI 41 r12 [orig:65 i ] [65])
      (reg/v:SI 4 si [orig:125 i ] [125])
      (reg:SI 3 bx [orig:160 i ] [160])
      (reg:SI 37 r8 [orig:155 i ] [155])
      (reg:SI 6 bp [orig:150 i ] [150])
      (reg:SI 38 r9 [orig:145 i ] [145])
      (reg:SI 39 r10 [orig:140 i ] [140])
      (reg:SI 40 r11 [orig:135 i ] [135])
  name: i
    offset 0
      (reg/v:SI 41 r12 [orig:165 i ] [165])
  name: f
    offset 0
      (reg/v:DF 22 xmm1 [orig:66 f ] [66])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:213 i ] [213])

OUT:
Stack adjustment: 112
Reg 2: i+0
Reg 3: i+0
Reg 4: i+0
Reg 6: i+0
Reg 22: f+0
Reg 37: i+0
Reg 38: i+0
Reg 39: i+0
Reg 40: i+0
Reg 41: i+0 i+0
Reg 42: hy+0
Reg 43: xSize+0
Reg 44: nBins+0
Variables:
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [37 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 43 r14 [orig:76 xSize ] [76])
  name: nBins
    offset 0
      (reg/v:SI 44 r15 [orig:77 nBins ] [77])
  name: _hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [38 _hx+0 S8 A8])
  name: _hy
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [39 _hy+0 S8 A8])
  name: xmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [36 xmin+0 S8 A8])
  name: hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [35 hx+0 S8 A8])
  name: hy
    offset 0
      (reg/v/f:DI 42 r13 [orig:68 hy ] [68])
  name: dx
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [34 dx+0 S8 A8])
  name: i
    offset 0
      (reg:DI 41 r12 [orig:65 i ] [65])
      (reg/v:SI 4 si [orig:125 i ] [125])
      (reg:SI 3 bx [orig:160 i ] [160])
      (reg:SI 37 r8 [orig:155 i ] [155])
      (reg:SI 6 bp [orig:150 i ] [150])
      (reg:SI 38 r9 [orig:145 i ] [145])
      (reg:SI 39 r10 [orig:140 i ] [140])
      (reg:SI 40 r11 [orig:135 i ] [135])
  name: i
    offset 0
      (reg/v:SI 41 r12 [orig:165 i ] [165])
  name: f
    offset 0
      (reg/v:DF 22 xmm1 [orig:66 f ] [66])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:213 i ] [213])


Basic block 43:
IN:
Stack adjustment: 112
Reg 2: i+0
Reg 3: i+0
Reg 4: i+0
Reg 6: i+0
Reg 22: f+0
Reg 37: i+0
Reg 38: i+0
Reg 39: i+0
Reg 40: i+0
Reg 41: i+0 i+0
Reg 42: hy+0
Reg 43: xSize+0
Reg 44: nBins+0
Variables:
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [37 x+0 S8 A8])
  name: xSize
    offset 0
      (reg/v:SI 43 r14 [orig:76 xSize ] [76])
  name: nBins
    offset 0
      (reg/v:SI 44 r15 [orig:77 nBins ] [77])
  name: _hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [38 _hx+0 S8 A8])
  name: _hy
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [39 _hy+0 S8 A8])
  name: xmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [36 xmin+0 S8 A8])
  name: hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [35 hx+0 S8 A8])
  name: hy
    offset 0
      (reg/v/f:DI 42 r13 [orig:68 hy ] [68])
      (reg:DI 0 ax [orig:68 hy ] [68])
  name: dx
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [34 dx+0 S8 A8])
  name: i
    offset 0
      (reg:DI 41 r12 [orig:65 i ] [65])
      (reg/v:SI 4 si [orig:125 i ] [125])
      (reg:SI 3 bx [orig:160 i ] [160])
      (reg:SI 37 r8 [orig:155 i ] [155])
      (reg:SI 6 bp [orig:150 i ] [150])
      (reg:SI 38 r9 [orig:145 i ] [145])
      (reg:SI 39 r10 [orig:140 i ] [140])
      (reg:SI 40 r11 [orig:135 i ] [135])
  name: i
    offset 0
      (reg/v:SI 41 r12 [orig:165 i ] [165])
  name: f
    offset 0
      (reg/v:DF 22 xmm1 [orig:66 f ] [66])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:213 i ] [213])

OUT:
Stack adjustment: 8
Reg 4: i+0
Reg 22: f+0
Reg 37: i+0
Reg 38: i+0
Reg 39: i+0
Reg 40: i+0
Variables:
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -96 [0xffffffffffffffa0])) [37 x+0 S8 A8])
  name: _hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [38 _hx+0 S8 A8])
  name: _hy
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -112 [0xffffffffffffff90])) [39 _hy+0 S8 A8])
  name: xmin
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -88 [0xffffffffffffffa8])) [36 xmin+0 S8 A8])
  name: hx
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [35 hx+0 S8 A8])
  name: dx
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [34 dx+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 4 si [orig:125 i ] [125])
      (reg:SI 37 r8 [orig:155 i ] [155])
      (reg:SI 38 r9 [orig:145 i ] [145])
      (reg:SI 39 r10 [orig:140 i ] [140])
      (reg:SI 40 r11 [orig:135 i ] [135])
  name: f
    offset 0
      (reg/v:DF 22 xmm1 [orig:66 f ] [66])


44 basic blocks, 74 edges.

Basic block 0 prev -1, next 1, loop_depth 0, count 0, freq 1111, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
Successors:  17 [10.0%]  (can_fallthru) 1 [90.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 7 [sp] 42 [r13] 43 [r14] 44 [r15]

Basic block 1 prev 0, next 2, loop_depth 0, count 0, freq 1000, maybe hot.
Predecessors:  0 [90.0%]  (fallthru,can_fallthru)
Successors:  2 [90.0%]  (fallthru,can_fallthru) 17 [10.0%]  (can_fallthru)
Registers live at start: 7 [sp] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 42 [r13] 43 [r14] 44 [r15]

Basic block 2 prev 1, next 3, loop_depth 0, count 0, freq 771, maybe hot.
Predecessors:  1 [90.0%]  (fallthru,can_fallthru)
Successors:  3 [87.5%]  (fallthru,can_fallthru) 16 [12.5%]  (can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 42 [r13] 43 [r14] 44 [r15]
Invalid sum of incoming frequencies 900, should be 771

Basic block 3 prev 2, next 4, loop_depth 0, count 0, freq 750, maybe hot.
Predecessors:  2 [87.5%]  (fallthru,can_fallthru)
Successors:  4 [85.7%]  (fallthru,can_fallthru) 15 [14.3%]  (can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 42 [r13] 43 [r14] 44 [r15]

Basic block 4 prev 3, next 5, loop_depth 0, count 0, freq 720, maybe hot.
Predecessors:  3 [85.7%]  (fallthru,can_fallthru)
Successors:  5 [83.3%]  (fallthru,can_fallthru) 14 [16.7%]  (can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 42 [r13] 43 [r14] 44 [r15]

Basic block 5 prev 4, next 6, loop_depth 0, count 0, freq 675, maybe hot.
Predecessors:  4 [83.3%]  (fallthru,can_fallthru)
Successors:  6 [80.0%]  (fallthru,can_fallthru) 13 [20.0%]  (can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 42 [r13] 43 [r14] 44 [r15]

Basic block 6 prev 5, next 7, loop_depth 0, count 0, freq 600, maybe hot.
Predecessors:  5 [80.0%]  (fallthru,can_fallthru)
Successors:  7 [75.0%]  (fallthru,can_fallthru) 12 [25.0%]  (can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 42 [r13] 43 [r14] 44 [r15]

Basic block 7 prev 6, next 8, loop_depth 0, count 0, freq 450, maybe hot.
Predecessors:  6 [75.0%]  (fallthru,can_fallthru)
Successors:  8 [66.7%]  (fallthru,can_fallthru) 11 [33.3%]  (can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 42 [r13] 43 [r14] 44 [r15]

Basic block 8 prev 7, next 9, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  7 [66.7%]  (fallthru,can_fallthru)
Successors:  9 [50.0%]  (fallthru,can_fallthru) 10 [50.0%]  (can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 0 [ax] 1 [dx] 4 [si] 7 [sp] 22 [xmm1] 42 [r13] 43 [r14] 44 [r15]
Invalid sum of incoming frequencies 300, should be 900

Basic block 9 prev 8, next 10, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  8 [50.0%]  (fallthru,can_fallthru)
Successors:  10 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 4 [si] 7 [sp] 22 [xmm1] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 1 [dx] 4 [si] 7 [sp] 22 [xmm1] 42 [r13] 43 [r14] 44 [r15]
Invalid sum of incoming frequencies 450, should be 900

Basic block 10 prev 9, next 11, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  9 [100.0%]  (fallthru,can_fallthru) 8 [50.0%]  (can_fallthru)
Successors:  11 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 4 [si] 7 [sp] 22 [xmm1] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 1 [dx] 4 [si] 7 [sp] 22 [xmm1] 42 [r13] 43 [r14] 44 [r15]
Invalid sum of incoming frequencies 1350, should be 900

Basic block 11 prev 10, next 12, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  10 [100.0%]  (fallthru,can_fallthru) 7 [33.3%]  (can_fallthru)
Successors:  12 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 4 [si] 7 [sp] 22 [xmm1] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 1 [dx] 4 [si] 7 [sp] 22 [xmm1] 42 [r13] 43 [r14] 44 [r15]
Invalid sum of incoming frequencies 1050, should be 900

Basic block 12 prev 11, next 13, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  11 [100.0%]  (fallthru,can_fallthru) 6 [25.0%]  (can_fallthru)
Successors:  13 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 4 [si] 7 [sp] 22 [xmm1] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 1 [dx] 4 [si] 7 [sp] 22 [xmm1] 42 [r13] 43 [r14] 44 [r15]
Invalid sum of incoming frequencies 1050, should be 900

Basic block 13 prev 12, next 14, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  12 [100.0%]  (fallthru,can_fallthru) 5 [20.0%]  (can_fallthru)
Successors:  14 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 4 [si] 7 [sp] 22 [xmm1] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 1 [dx] 4 [si] 7 [sp] 22 [xmm1] 42 [r13] 43 [r14] 44 [r15]
Invalid sum of incoming frequencies 1035, should be 900

Basic block 14 prev 13, next 15, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  13 [100.0%]  (fallthru,can_fallthru) 4 [16.7%]  (can_fallthru)
Successors:  15 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 4 [si] 7 [sp] 22 [xmm1] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 1 [dx] 4 [si] 7 [sp] 22 [xmm1] 42 [r13] 43 [r14] 44 [r15]
Invalid sum of incoming frequencies 1020, should be 900

Basic block 15 prev 14, next 16, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  14 [100.0%]  (fallthru,can_fallthru) 3 [14.3%]  (can_fallthru)
Successors:  16 [90.0%]  (fallthru,can_fallthru) 17 [10.0%]  (can_fallthru)
Registers live at start: 1 [dx] 4 [si] 7 [sp] 22 [xmm1] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 1 [dx] 4 [si] 7 [sp] 22 [xmm1] 42 [r13] 43 [r14] 44 [r15]
Invalid sum of incoming frequencies 1007, should be 900

Basic block 16 prev 15, next 17, loop_depth 1, count 0, freq 1013, maybe hot.
Predecessors:  15 [90.0%]  (fallthru,can_fallthru) 16 [90.0%]  (dfs_back,can_fallthru) 2 [12.5%]  (can_fallthru)
Successors:  16 [90.0%]  (dfs_back,can_fallthru) 17 [10.0%]  (fallthru,can_fallthru,loop_exit)
Registers live at start: 1 [dx] 4 [si] 7 [sp] 22 [xmm1] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 1 [dx] 4 [si] 7 [sp] 22 [xmm1] 42 [r13] 43 [r14] 44 [r15]
Invalid sum of incoming frequencies 1818, should be 1013

Basic block 17 prev 16, next 18, loop_depth 0, count 0, freq 1111, maybe hot.
Predecessors:  15 [10.0%]  (can_fallthru) 16 [10.0%]  (fallthru,can_fallthru,loop_exit) 1 [10.0%]  (can_fallthru) 0 [10.0%]  (can_fallthru)
Successors:  26 [10.0%]  (can_fallthru) 18 [90.0%]  (fallthru,can_fallthru)
Registers live at start: 7 [sp] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 7 [sp] 42 [r13] 43 [r14] 44 [r15]
Invalid sum of incoming frequencies 402, should be 1111

Basic block 18 prev 17, next 19, loop_depth 0, count 0, freq 1000, maybe hot.
Predecessors:  17 [90.0%]  (fallthru,can_fallthru)
Successors:  19 [90.0%]  (fallthru,can_fallthru) 26 [10.0%]  (can_fallthru)
Registers live at start: 7 [sp] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 19 prev 18, next 20, loop_depth 0, count 0, freq 600, maybe hot.
Predecessors:  18 [90.0%]  (fallthru,can_fallthru)
Successors:  20 [75.0%]  (fallthru,can_fallthru) 25 [25.0%]  (can_fallthru)
Registers live at start: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Invalid sum of incoming frequencies 900, should be 600

Basic block 20 prev 19, next 21, loop_depth 0, count 0, freq 450, maybe hot.
Predecessors:  19 [75.0%]  (fallthru,can_fallthru)
Successors:  21 [66.7%]  (fallthru,can_fallthru) 24 [33.3%]  (can_fallthru)
Registers live at start: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 21 prev 20, next 22, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  20 [66.7%]  (fallthru,can_fallthru)
Successors:  22 [50.0%]  (fallthru,can_fallthru) 23 [50.0%]  (can_fallthru)
Registers live at start: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 3 [bx] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Invalid sum of incoming frequencies 300, should be 900

Basic block 22 prev 21, next 23, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  21 [50.0%]  (fallthru,can_fallthru)
Successors:  23 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 3 [bx] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Invalid sum of incoming frequencies 450, should be 900

Basic block 23 prev 22, next 24, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  22 [100.0%]  (fallthru,can_fallthru) 21 [50.0%]  (can_fallthru)
Successors:  24 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 3 [bx] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 3 [bx] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Invalid sum of incoming frequencies 1350, should be 900

Basic block 24 prev 23, next 25, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  23 [100.0%]  (fallthru,can_fallthru) 20 [33.3%]  (can_fallthru)
Successors:  25 [90.0%]  (fallthru,can_fallthru) 26 [10.0%]  (can_fallthru)
Registers live at start: 3 [bx] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 3 [bx] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Invalid sum of incoming frequencies 1050, should be 900

Basic block 25 prev 24, next 26, loop_depth 1, count 0, freq 2025, maybe hot.
Predecessors:  24 [90.0%]  (fallthru,can_fallthru) 25 [90.0%]  (dfs_back,can_fallthru) 19 [25.0%]  (can_fallthru)
Successors:  25 [90.0%]  (dfs_back,can_fallthru) 26 [10.0%]  (fallthru,can_fallthru,loop_exit)
Registers live at start: 3 [bx] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 3 [bx] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Invalid sum of incoming frequencies 2783, should be 2025

Basic block 26 prev 25, next 27, loop_depth 0, count 0, freq 1111, maybe hot.
Predecessors:  24 [10.0%]  (can_fallthru) 25 [10.0%]  (fallthru,can_fallthru,loop_exit) 18 [10.0%]  (can_fallthru) 17 [10.0%]  (can_fallthru)
Successors:  43 [10.0%]  (can_fallthru) 27 [90.0%]  (fallthru,can_fallthru)
Registers live at start: 7 [sp] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 7 [sp] 22 [xmm1] 42 [r13] 44 [r15]
Invalid sum of incoming frequencies 504, should be 1111

Basic block 27 prev 26, next 28, loop_depth 0, count 0, freq 1000, maybe hot.
Predecessors:  26 [90.0%]  (fallthru,can_fallthru)
Successors:  28 [90.0%]  (fallthru,can_fallthru) 43 [10.0%]  (can_fallthru)
Registers live at start: 7 [sp] 22 [xmm1] 42 [r13] 44 [r15]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 7 [sp] 22 [xmm1] 42 [r13] 44 [r15]

Basic block 28 prev 27, next 29, loop_depth 0, count 0, freq 771, maybe hot.
Predecessors:  27 [90.0%]  (fallthru,can_fallthru)
Successors:  29 [87.5%]  (fallthru,can_fallthru) 42 [12.5%]  (can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 7 [sp] 22 [xmm1] 42 [r13] 44 [r15]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 7 [sp] 22 [xmm1] 42 [r13] 44 [r15]
Invalid sum of incoming frequencies 900, should be 771

Basic block 29 prev 28, next 30, loop_depth 0, count 0, freq 750, maybe hot.
Predecessors:  28 [87.5%]  (fallthru,can_fallthru)
Successors:  30 [85.7%]  (fallthru,can_fallthru) 41 [14.3%]  (can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 7 [sp] 22 [xmm1] 42 [r13] 44 [r15]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 7 [sp] 22 [xmm1] 42 [r13] 44 [r15]

Basic block 30 prev 29, next 31, loop_depth 0, count 0, freq 720, maybe hot.
Predecessors:  29 [85.7%]  (fallthru,can_fallthru)
Successors:  31 [83.3%]  (fallthru,can_fallthru) 40 [16.7%]  (can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 7 [sp] 22 [xmm1] 42 [r13] 44 [r15]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 7 [sp] 22 [xmm1] 42 [r13] 44 [r15]

Basic block 31 prev 30, next 32, loop_depth 0, count 0, freq 675, maybe hot.
Predecessors:  30 [83.3%]  (fallthru,can_fallthru)
Successors:  32 [80.0%]  (fallthru,can_fallthru) 39 [20.0%]  (can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 7 [sp] 22 [xmm1] 42 [r13] 44 [r15]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 7 [sp] 22 [xmm1] 42 [r13] 44 [r15]

Basic block 32 prev 31, next 33, loop_depth 0, count 0, freq 600, maybe hot.
Predecessors:  31 [80.0%]  (fallthru,can_fallthru)
Successors:  33 [75.0%]  (fallthru,can_fallthru) 38 [25.0%]  (can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 7 [sp] 22 [xmm1] 42 [r13] 44 [r15]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 7 [sp] 22 [xmm1] 42 [r13] 44 [r15]

Basic block 33 prev 32, next 34, loop_depth 0, count 0, freq 450, maybe hot.
Predecessors:  32 [75.0%]  (fallthru,can_fallthru)
Successors:  34 [66.7%]  (fallthru,can_fallthru) 37 [33.3%]  (can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 7 [sp] 22 [xmm1] 42 [r13] 44 [r15]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 7 [sp] 22 [xmm1] 42 [r13] 44 [r15]

Basic block 34 prev 33, next 35, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  33 [66.7%]  (fallthru,can_fallthru)
Successors:  35 [50.0%]  (fallthru,can_fallthru) 36 [50.0%]  (can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 7 [sp] 22 [xmm1] 42 [r13] 44 [r15]
Registers live at end: 0 [ax] 2 [cx] 7 [sp] 22 [xmm1] 42 [r13] 44 [r15]
Invalid sum of incoming frequencies 300, should be 900

Basic block 35 prev 34, next 36, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  34 [50.0%]  (fallthru,can_fallthru)
Successors:  36 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 2 [cx] 7 [sp] 22 [xmm1] 42 [r13] 44 [r15]
Registers live at end: 0 [ax] 2 [cx] 7 [sp] 22 [xmm1] 42 [r13] 44 [r15]
Invalid sum of incoming frequencies 450, should be 900

Basic block 36 prev 35, next 37, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  35 [100.0%]  (fallthru,can_fallthru) 34 [50.0%]  (can_fallthru)
Successors:  37 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 0 [ax] 2 [cx] 7 [sp] 22 [xmm1] 42 [r13] 44 [r15]
Registers live at end: 0 [ax] 2 [cx] 7 [sp] 22 [xmm1] 42 [r13] 44 [r15]
Invalid sum of incoming frequencies 1350, should be 900

Basic block 37 prev 36, next 38, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  36 [100.0%]  (fallthru,can_fallthru) 33 [33.3%]  (can_fallthru)
Successors:  38 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 0 [ax] 2 [cx] 7 [sp] 22 [xmm1] 42 [r13] 44 [r15]
Registers live at end: 0 [ax] 2 [cx] 7 [sp] 22 [xmm1] 42 [r13] 44 [r15]
Invalid sum of incoming frequencies 1050, should be 900

Basic block 38 prev 37, next 39, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  37 [100.0%]  (fallthru,can_fallthru) 32 [25.0%]  (can_fallthru)
Successors:  39 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 0 [ax] 2 [cx] 7 [sp] 22 [xmm1] 42 [r13] 44 [r15]
Registers live at end: 0 [ax] 2 [cx] 7 [sp] 22 [xmm1] 42 [r13] 44 [r15]
Invalid sum of incoming frequencies 1050, should be 900

Basic block 39 prev 38, next 40, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  38 [100.0%]  (fallthru,can_fallthru) 31 [20.0%]  (can_fallthru)
Successors:  40 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 0 [ax] 2 [cx] 7 [sp] 22 [xmm1] 42 [r13] 44 [r15]
Registers live at end: 0 [ax] 2 [cx] 7 [sp] 22 [xmm1] 42 [r13] 44 [r15]
Invalid sum of incoming frequencies 1035, should be 900

Basic block 40 prev 39, next 41, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  39 [100.0%]  (fallthru,can_fallthru) 30 [16.7%]  (can_fallthru)
Successors:  41 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 0 [ax] 2 [cx] 7 [sp] 22 [xmm1] 42 [r13] 44 [r15]
Registers live at end: 0 [ax] 2 [cx] 7 [sp] 22 [xmm1] 42 [r13] 44 [r15]
Invalid sum of incoming frequencies 1020, should be 900

Basic block 41 prev 40, next 42, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  40 [100.0%]  (fallthru,can_fallthru) 29 [14.3%]  (can_fallthru)
Successors:  42 [90.0%]  (fallthru,can_fallthru) 43 [10.0%]  (can_fallthru)
Registers live at start: 0 [ax] 2 [cx] 7 [sp] 22 [xmm1] 42 [r13] 44 [r15]
Registers live at end: 0 [ax] 2 [cx] 7 [sp] 22 [xmm1] 42 [r13] 44 [r15]
Invalid sum of incoming frequencies 1007, should be 900

Basic block 42 prev 41, next 43, loop_depth 1, count 0, freq 1013, maybe hot.
Predecessors:  41 [90.0%]  (fallthru,can_fallthru) 42 [90.0%]  (dfs_back,can_fallthru) 28 [12.5%]  (can_fallthru)
Successors:  42 [90.0%]  (dfs_back,can_fallthru) 43 [10.0%]  (fallthru,can_fallthru,loop_exit)
Registers live at start: 0 [ax] 2 [cx] 7 [sp] 22 [xmm1] 42 [r13] 44 [r15]
Registers live at end: 0 [ax] 2 [cx] 7 [sp] 22 [xmm1] 42 [r13] 44 [r15]
Invalid sum of incoming frequencies 1818, should be 1013

Basic block 43 prev 42, next -2, loop_depth 0, count 0, freq 1111, maybe hot.
Predecessors:  41 [10.0%]  (can_fallthru) 42 [10.0%]  (fallthru,can_fallthru,loop_exit) 27 [10.0%]  (can_fallthru) 26 [10.0%]  (can_fallthru)
Successors:  EXIT [100.0%] 
Registers live at start: 7 [sp] 42 [r13]
Registers live at end: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Invalid sum of incoming frequencies 402, should be 1111

(note:HI 1 0 1139 ("./CppStatUtilities.cc") 412)

(note 1139 1 1140 0 ( x (expr_list:REG_DEP_TRUE (reg:DI 5 di [ x ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 1140 1139 1141 0 ( xSize (expr_list:REG_DEP_TRUE (reg:SI 4 si [ xSize ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 1141 1140 1142 0 ( nBins (expr_list:REG_DEP_TRUE (reg:SI 1 dx [ nBins ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 1142 1141 1143 0 ( _hx (expr_list:REG_DEP_TRUE (reg:DI 2 cx [ _hx ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 1143 1142 10 0 ( _hy (expr_list:REG_DEP_TRUE (reg:DI 37 r8 [ _hy ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 0, registers live: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note:HI 10 1143 8 0 [bb 0] NOTE_INSN_BASIC_BLOCK)

(note:HI 8 10 1101 0 NOTE_INSN_FUNCTION_BEG)

(insn/f:TI 1101 8 5 0 ./CppStatUtilities.cc:412 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0 S8 A8])
        (reg:DI 44 r15)) 74 {*pushdi2_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 44 r15)
        (nil)))

(insn 5 1101 1102 0 ./CppStatUtilities.cc:412 (set (reg/v:SI 44 r15 [orig:77 nBins ] [77])
        (reg:SI 1 dx [ nBins ])) 40 {*movsi_1} (insn_list:REG_DEP_ANTI 1101 (nil))
    (expr_list:REG_DEAD (reg:SI 1 dx [ nBins ])
        (nil)))

(insn/f:TI 1102 5 4 0 ./CppStatUtilities.cc:412 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0 S8 A8])
        (reg:DI 43 r14)) 74 {*pushdi2_rex64} (insn_list:REG_DEP_TRUE 1101 (nil))
    (expr_list:REG_DEAD (reg:DI 43 r14)
        (nil)))

(insn 4 1102 1103 0 ./CppStatUtilities.cc:412 (set (reg/v:SI 43 r14 [orig:76 xSize ] [76])
        (reg:SI 4 si [ xSize ])) 40 {*movsi_1} (insn_list:REG_DEP_ANTI 1102 (nil))
    (nil))

(insn/f:TI 1103 4 1104 0 ./CppStatUtilities.cc:412 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0 S8 A8])
        (reg:DI 42 r13)) 74 {*pushdi2_rex64} (insn_list:REG_DEP_TRUE 1101 (insn_list:REG_DEP_TRUE 1102 (nil)))
    (expr_list:REG_DEAD (reg:DI 42 r13)
        (nil)))

(insn/f:TI 1104 1103 1105 0 ./CppStatUtilities.cc:412 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0 S8 A8])
        (reg:DI 41 r12)) 74 {*pushdi2_rex64} (insn_list:REG_DEP_TRUE 1101 (insn_list:REG_DEP_TRUE 1102 (insn_list:REG_DEP_TRUE 1103 (nil))))
    (expr_list:REG_DEAD (reg:DI 41 r12)
        (nil)))

(insn/f:TI 1105 1104 1106 0 ./CppStatUtilities.cc:412 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0 S8 A8])
        (reg:DI 6 bp)) 74 {*pushdi2_rex64} (insn_list:REG_DEP_TRUE 1101 (insn_list:REG_DEP_TRUE 1102 (insn_list:REG_DEP_TRUE 1103 (insn_list:REG_DEP_TRUE 1104 (nil)))))
    (expr_list:REG_DEAD (reg:DI 6 bp)
        (nil)))

(insn/f:TI 1106 1105 22 0 ./CppStatUtilities.cc:412 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0 S8 A8])
        (reg:DI 3 bx)) 74 {*pushdi2_rex64} (insn_list:REG_DEP_TRUE 1101 (insn_list:REG_DEP_TRUE 1102 (insn_list:REG_DEP_TRUE 1103 (insn_list:REG_DEP_TRUE 1104 (insn_list:REG_DEP_TRUE 1105 (nil))))))
    (expr_list:REG_DEAD (reg:DI 3 bx)
        (nil)))

(note:HI 22 1106 23 0 ("./CppStatUtilities.cc") 417)

(insn 23 22 1121 0 ./CppStatUtilities.cc:417 (set (reg:DI 3 bx [orig:74 D.35027 ] [74])
        (sign_extend:DI (reg/v:SI 44 r15 [orig:77 nBins ] [77]))) 115 {extendsidi2_rex64} (insn_list:REG_DEP_ANTI 1106 (insn_list:REG_DEP_TRUE 5 (nil)))
    (nil))

(note 1121 23 1107 0 ("./CppStatUtilities.cc") 412)

(insn/f:TI 1107 1121 1108 0 ./CppStatUtilities.cc:412 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int -56 [0xffffffffffffffc8])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) 762 {pro_epilogue_adjust_stack_rex64} (insn_list:REG_DEP_TRUE 1101 (insn_list:REG_DEP_TRUE 1102 (insn_list:REG_DEP_TRUE 1103 (insn_list:REG_DEP_TRUE 1104 (insn_list:REG_DEP_TRUE 1105 (insn_list:REG_DEP_TRUE 1106 (nil)))))))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(note 1108 1107 6 0 NOTE_INSN_PROLOGUE_END)

(insn:TI 6 1108 7 0 ./CppStatUtilities.cc:412 (set (mem/f/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])) [38 _hx+0 S8 A8])
        (reg:DI 2 cx [ _hx ])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 1107 (nil))
    (expr_list:REG_DEAD (reg:DI 2 cx [ _hx ])
        (nil)))

(insn 7 6 3 0 ./CppStatUtilities.cc:412 (set (mem/f/c:DI (reg/f:DI 7 sp) [39 _hy+0 S8 A8])
        (reg:DI 37 r8 [ _hy ])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 1107 (nil))
    (expr_list:REG_DEAD (reg:DI 37 r8 [ _hy ])
        (nil)))

(insn:TI 3 7 12 0 ./CppStatUtilities.cc:412 (set (mem/f/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 16 [0x10])) [37 x+0 S8 A8])
        (reg:DI 5 di [ x ])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 1107 (nil))
    (nil))

(note:HI 12 3 15 0 ("./CppStatUtilities.cc") 414)

(call_insn:TI 15 12 1148 0 ./CppStatUtilities.cc:414 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("min") [flags 0x41] <function_decl 0x2b5eb631ee00 min>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_ANTI 1101 (insn_list:REG_DEP_ANTI 1102 (insn_list:REG_DEP_ANTI 1103 (insn_list:REG_DEP_ANTI 1104 (insn_list:REG_DEP_ANTI 1105 (insn_list:REG_DEP_ANTI 1106 (insn_list:REG_DEP_ANTI 7 (insn_list:REG_DEP_ANTI 3 (insn_list:REG_DEP_ANTI 4 (insn_list:REG_DEP_ANTI 6 (insn_list:REG_DEP_ANTI 5 (insn_list:REG_DEP_TRUE 1107 (nil)))))))))))))
    (expr_list:REG_DEAD (reg:SI 4 si [ xSize ])
        (expr_list:REG_DEAD (reg:DI 5 di [ x ])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di [ x ]))
        (expr_list:REG_DEP_TRUE (use (reg:SI 4 si [ xSize ]))
            (nil))))

(note 1148 15 1147 0 ( _hy (expr_list:REG_DEP_TRUE (mem/c:DI (plus:DI (reg/f:DI 16 argp)
            (const_int -112 [0xffffffffffffff90])) [39 _hy+0 S8 A8])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 1147 1148 1146 0 ( _hx (expr_list:REG_DEP_TRUE (mem/c:DI (plus:DI (reg/f:DI 16 argp)
            (const_int -104 [0xffffffffffffff98])) [38 _hx+0 S8 A8])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 1146 1147 1145 0 ( nBins (expr_list:REG_DEP_TRUE (reg/v:SI 44 r15 [orig:77 nBins ] [77])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 1145 1146 1144 0 ( xSize (expr_list:REG_DEP_TRUE (reg/v:SI 43 r14 [orig:76 xSize ] [76])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 1144 1145 17 0 ( x (expr_list:REG_DEP_TRUE (mem/c:DI (plus:DI (reg/f:DI 16 argp)
            (const_int -96 [0xffffffffffffffa0])) [37 x+0 S8 A8])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note:HI 17 1144 19 0 ("./CppStatUtilities.cc") 415)

(insn:TI 19 17 18 0 ./CppStatUtilities.cc:415 (set (reg:DI 5 di [ x ])
        (mem/f/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 16 [0x10])) [37 x+0 S8 A8])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 3 (insn_list:REG_DEP_TRUE 1107 (insn_list:REG_DEP_ANTI 15 (nil))))
    (nil))

(insn 18 19 1122 0 ./CppStatUtilities.cc:415 (set (reg:SI 4 si [ xSize ])
        (reg/v:SI 43 r14 [orig:76 xSize ] [76])) 40 {*movsi_1} (insn_list:REG_DEP_ANTI 15 (insn_list:REG_DEP_TRUE 4 (nil)))
    (nil))

(note 1122 18 16 0 ("./CppStatUtilities.cc") 414)

(insn 16 1122 1149 0 ./CppStatUtilities.cc:414 (set (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                (const_int 24 [0x18])) [36 xmin+0 S8 A8])
        (reg:DF 21 xmm0)) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 1107 (insn_list:REG_DEP_TRUE 15 (nil)))
    (expr_list:REG_DEAD (reg:DF 21 xmm0)
        (nil)))

(note 1149 16 1123 0 ( xmin (expr_list:REG_DEP_TRUE (mem/c:DF (plus:DI (reg/f:DI 16 argp)
            (const_int -88 [0xffffffffffffffa8])) [36 xmin+0 S8 A8])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 1123 1149 20 0 ("./CppStatUtilities.cc") 415)

(call_insn:TI 20 1123 1124 0 ./CppStatUtilities.cc:415 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("max") [flags 0x41] <function_decl 0x2b5eb631ef00 max>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_ANTI 7 (insn_list:REG_DEP_ANTI 16 (insn_list:REG_DEP_ANTI 6 (insn_list:REG_DEP_ANTI 5 (insn_list:REG_DEP_TRUE 1107 (insn_list:REG_DEP_TRUE 19 (insn_list:REG_DEP_TRUE 18 (insn_list:REG_DEP_ANTI 15 (nil)))))))))
    (expr_list:REG_DEAD (reg:SI 4 si [ xSize ])
        (expr_list:REG_DEAD (reg:DI 5 di [ x ])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di [ x ]))
        (expr_list:REG_DEP_TRUE (use (reg:SI 4 si [ xSize ]))
            (nil))))

(note 1124 20 1100 0 ("./CppStatUtilities.cc") 417)

(insn:TI 1100 1124 1125 0 ./CppStatUtilities.cc:417 (set (reg:DI 5 di [80])
        (mult:DI (reg:DI 3 bx [orig:74 D.35027 ] [74])
            (const_int 8 [0x8]))) 196 {*lea_2_rex64} (insn_list:REG_DEP_ANTI 20 (insn_list:REG_DEP_OUTPUT 19 (insn_list:REG_DEP_TRUE 23 (nil))))
    (nil))

(note 1125 1100 21 0 ("./CppStatUtilities.cc") 415)

(insn 21 1125 1150 0 ./CppStatUtilities.cc:415 (set (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                (const_int 40 [0x28])) [34 dx+0 S8 A8])
        (reg:DF 21 xmm0)) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 1107 (insn_list:REG_DEP_TRUE 20 (nil)))
    (expr_list:REG_DEAD (reg:DF 21 xmm0)
        (nil)))

(note 1150 21 1126 0 ( dx (expr_list:REG_DEP_TRUE (mem/c:DF (plus:DI (reg/f:DI 16 argp)
            (const_int -72 [0xffffffffffffffb8])) [34 dx+0 S8 A8])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 1126 1150 26 0 ("./CppStatUtilities.cc") 417)

(call_insn:TI 26 1126 30 0 ./CppStatUtilities.cc:417 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("malloc") [flags 0x41] <function_decl 0x2b5eb3cce100 malloc>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_OUTPUT 15 (insn_list:REG_DEP_ANTI 7 (insn_list:REG_DEP_ANTI 21 (insn_list:REG_DEP_OUTPUT 18 (insn_list:REG_DEP_ANTI 6 (insn_list:REG_DEP_ANTI 5 (insn_list:REG_DEP_TRUE 1107 (insn_list:REG_DEP_TRUE 1100 (insn_list:REG_DEP_ANTI 20 (nil))))))))))
    (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))

(note:HI 30 26 31 0 ("./CppStatUtilities.cc") 418)

(insn:TI 31 30 32 0 ./CppStatUtilities.cc:418 (set (reg:DI 4 si)
        (const_int 8 [0x8])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 20 (insn_list:REG_DEP_OUTPUT 26 (insn_list:REG_DEP_OUTPUT 18 (nil))))
    (nil))

(insn 32 31 1127 0 ./CppStatUtilities.cc:418 (set (reg:DI 5 di [ D.35027 ])
        (reg:DI 3 bx [orig:74 D.35027 ] [74])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 26 (insn_list:REG_DEP_OUTPUT 1100 (insn_list:REG_DEP_TRUE 23 (nil))))
    (expr_list:REG_DEAD (reg:DI 3 bx [orig:74 D.35027 ] [74])
        (nil)))

(note 1127 32 29 0 ("./CppStatUtilities.cc") 417)

(insn 29 1127 1151 0 ./CppStatUtilities.cc:417 (set (mem/f/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 32 [0x20])) [35 hx+0 S8 A8])
        (reg/f:DI 0 ax [orig:58 ivtmp.664 ] [58])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 1107 (insn_list:REG_DEP_TRUE 26 (nil)))
    (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:58 ivtmp.664 ] [58])
        (nil)))

(note 1151 29 1128 0 ( hx (expr_list:REG_DEP_TRUE (mem/c:DI (plus:DI (reg/f:DI 16 argp)
            (const_int -80 [0xffffffffffffffb0])) [35 hx+0 S8 A8])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 1128 1151 33 0 ("./CppStatUtilities.cc") 418)

(call_insn:TI 33 1128 37 0 ./CppStatUtilities.cc:418 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("calloc") [flags 0x41] <function_decl 0x2b5eb3cbd200 calloc>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_ANTI 7 (insn_list:REG_DEP_ANTI 21 (insn_list:REG_DEP_OUTPUT 20 (insn_list:REG_DEP_ANTI 6 (insn_list:REG_DEP_ANTI 5 (insn_list:REG_DEP_ANTI 29 (insn_list:REG_DEP_TRUE 1107 (insn_list:REG_DEP_TRUE 32 (insn_list:REG_DEP_TRUE 31 (insn_list:REG_DEP_ANTI 26 (nil)))))))))))
    (expr_list:REG_DEAD (reg:DI 4 si)
        (expr_list:REG_DEAD (reg:DI 5 di [ D.35027 ])
            (expr_list:REG_EH_REGION (const_int 0 [0x0])
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di [ D.35027 ]))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (nil))))

(note:HI 37 33 1062 0 ("./CppStatUtilities.cc") 420)

(insn:TI 1062 37 41 0 ./CppStatUtilities.cc:420 (set (reg:DF 23 xmm2)
        (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                (const_int 40 [0x28])) [34 dx+0 S8 A8])) 94 {*movdf_integer} (insn_list:REG_DEP_OUTPUT 15 (insn_list:REG_DEP_OUTPUT 20 (insn_list:REG_DEP_OUTPUT 26 (insn_list:REG_DEP_TRUE 1107 (insn_list:REG_DEP_ANTI 33 (nil))))))
    (nil))

(note:HI 41 1062 42 0 ("./CppStatUtilities.cc") 425)

(insn 42 41 1129 0 ./CppStatUtilities.cc:425 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 44 r15 [orig:77 nBins ] [77])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (insn_list:REG_DEP_OUTPUT 1107 (insn_list:REG_DEP_OUTPUT 15 (insn_list:REG_DEP_OUTPUT 20 (insn_list:REG_DEP_OUTPUT 26 (insn_list:REG_DEP_OUTPUT 33 (insn_list:REG_DEP_TRUE 5 (nil)))))))
    (nil))

(note 1129 42 39 0 ("./CppStatUtilities.cc") 420)

(insn:TI 39 1129 1130 0 ./CppStatUtilities.cc:420 (set (reg:DF 21 xmm0 [84])
        (float:DF (reg/v:SI 44 r15 [orig:77 nBins ] [77]))) 175 {*floatsidf2_sse} (insn_list:REG_DEP_ANTI 21 (insn_list:REG_DEP_OUTPUT 26 (insn_list:REG_DEP_OUTPUT 33 (insn_list:REG_DEP_OUTPUT 20 (insn_list:REG_DEP_TRUE 5 (nil))))))
    (nil))

(note 1130 39 34 0 ("./CppStatUtilities.cc") 418)

(insn 34 1130 1152 0 ./CppStatUtilities.cc:418 (set (reg/v/f:DI 42 r13 [orig:68 hy ] [68])
        (reg:DI 0 ax)) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 1103 (insn_list:REG_DEP_TRUE 33 (nil)))
    (expr_list:REG_NOALIAS (reg/f:DI 82)
        (nil)))

(note 1152 34 1131 0 ( hy (expr_list:REG_DEP_TRUE (reg/v/f:DI 42 r13 [orig:68 hy ] [68])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 1131 1152 38 0 ("./CppStatUtilities.cc") 420)

(insn:TI 38 1131 1132 0 ./CppStatUtilities.cc:420 (set (reg:DF 23 xmm2)
        (minus:DF (reg:DF 23 xmm2)
            (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                    (const_int 24 [0x18])) [36 xmin+0 S8 A8]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 1062 (insn_list:REG_DEP_TRUE 1107 (insn_list:REG_DEP_ANTI 33 (nil))))
    (nil))

(note 1132 38 36 0 ("./CppStatUtilities.cc") 418)

(insn 36 1132 1133 0 ./CppStatUtilities.cc:418 (set (mem/f/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 48 [0x30])) [33 ivtmp.654+0 S8 A8])
        (reg:DI 0 ax [orig:68 hy ] [68])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 1107 (insn_list:REG_DEP_TRUE 33 (nil)))
    (expr_list:REG_DEAD (reg:DI 0 ax [orig:68 hy ] [68])
        (nil)))

(note 1133 36 1063 0 ("./CppStatUtilities.cc") 420)

(insn:TI 1063 1133 1064 0 ./CppStatUtilities.cc:420 (set (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                (const_int 40 [0x28])) [34 dx+0 S8 A8])
        (reg:DF 23 xmm2)) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 38 (insn_list:REG_DEP_TRUE 1107 (insn_list:REG_DEP_ANTI 33 (insn_list:REG_DEP_ANTI 1062 (nil)))))
    (expr_list:REG_DEAD (reg:DF 23 xmm2)
        (nil)))

(insn:TI 1064 1063 40 0 ./CppStatUtilities.cc:420 (set (reg:DF 22 xmm1)
        (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                (const_int 40 [0x28])) [34 dx+0 S8 A8])) 94 {*movdf_integer} (insn_list:REG_DEP_OUTPUT 15 (insn_list:REG_DEP_OUTPUT 20 (insn_list:REG_DEP_OUTPUT 26 (insn_list:REG_DEP_TRUE 1107 (insn_list:REG_DEP_ANTI 33 (insn_list:REG_DEP_TRUE 1063 (nil)))))))
    (nil))

(insn:TI 40 1064 1065 0 ./CppStatUtilities.cc:420 (set (reg:DF 22 xmm1)
        (div:DF (reg:DF 22 xmm1)
            (reg:DF 21 xmm0 [84]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 1064 (insn_list:REG_DEP_TRUE 39 (nil)))
    (expr_list:REG_DEAD (reg:DF 21 xmm0 [84])
        (nil)))

(insn:TI 1065 40 1134 0 ./CppStatUtilities.cc:420 (set (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                (const_int 40 [0x28])) [34 dx+0 S8 A8])
        (reg:DF 22 xmm1)) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 40 (insn_list:REG_DEP_TRUE 1107 (insn_list:REG_DEP_ANTI 33 (insn_list:REG_DEP_OUTPUT 1063 (insn_list:REG_DEP_ANTI 1062 (insn_list:REG_DEP_ANTI 1064 (nil)))))))
    (expr_list:REG_DEAD (reg:DF 22 xmm1)
        (nil)))

(note 1134 1065 43 0 ("./CppStatUtilities.cc") 425)

(jump_insn 43 1134 133 0 ./CppStatUtilities.cc:425 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 62)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 1101 (insn_list:REG_DEP_ANTI 1102 (insn_list:REG_DEP_ANTI 1103 (insn_list:REG_DEP_ANTI 1104 (insn_list:REG_DEP_ANTI 1105 (insn_list:REG_DEP_ANTI 1106 (insn_list:REG_DEP_ANTI 1107 (insn_list:REG_DEP_ANTI 3 (insn_list:REG_DEP_ANTI 4 (insn_list:REG_DEP_ANTI 5 (insn_list:REG_DEP_ANTI 6 (insn_list:REG_DEP_ANTI 7 (insn_list:REG_DEP_ANTI 15 (insn_list:REG_DEP_ANTI 16 (insn_list:REG_DEP_ANTI 18 (insn_list:REG_DEP_ANTI 19 (insn_list:REG_DEP_ANTI 20 (insn_list:REG_DEP_ANTI 21 (insn_list:REG_DEP_ANTI 23 (insn_list:REG_DEP_ANTI 1100 (insn_list:REG_DEP_ANTI 26 (insn_list:REG_DEP_ANTI 29 (insn_list:REG_DEP_ANTI 31 (insn_list:REG_DEP_ANTI 32 (insn_list:REG_DEP_ANTI 34 (insn_list:REG_DEP_ANTI 1062 (insn_list:REG_DEP_ANTI 38 (insn_list:REG_DEP_ANTI 39 (insn_list:REG_DEP_ANTI 1064 (insn_list:REG_DEP_ANTI 40 (insn_list:REG_DEP_TRUE 42 (insn_list:REG_DEP_ANTI 33 (insn_list:REG_DEP_ANTI 36 (insn_list:REG_DEP_ANTI 1063 (insn_list:REG_DEP_ANTI 1065 (nil))))))))))))))))))))))))))))))))))))
    (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
            (nil))))
;; End of basic block 0, registers live:
 7 [sp] 42 [r13] 43 [r14] 44 [r15]

(note:HI 133 43 1153 NOTE_INSN_LOOP_END)

(note 1153 133 45 1 ( hy (expr_list:REG_DEP_TRUE (reg:DI 0 ax [orig:68 hy ] [68])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 1, registers live: 7 [sp] 42 [r13] 43 [r14] 44 [r15]
(note:HI 45 1153 46 1 [bb 1] NOTE_INSN_BASIC_BLOCK)

(note:HI 46 45 677 1 NOTE_INSN_DELETED)

(note:HI 677 46 1120 1 NOTE_INSN_DELETED)

(insn:TI 1120 677 1154 1 ./CppStatUtilities.cc:426 (parallel [
            (set (reg:DI 41 r12 [orig:65 i ] [65])
                (const_int 0 [0x0]))
            (clobber (reg:CC 17 flags))
        ]) 78 {*movdi_xor_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(note 1154 1120 1085 1 ( i (expr_list:REG_DEP_TRUE (reg:DI 41 r12 [orig:65 i ] [65])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn 1085 1154 683 1 ./CppStatUtilities.cc:425 (set (reg:DF 22 xmm1 [orig:62 pretmp.640 ] [62])
        (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                (const_int 40 [0x28])) [34 dx+0 S8 A8])) 94 {*movdf_integer} (nil)
    (nil))

(insn:TI 683 1085 1086 1 ./CppStatUtilities.cc:426 (set (reg:DF 48 xmm11 [87])
        (float:DF (reg:SI 41 r12 [orig:65 i ] [65]))) 175 {*floatsidf2_sse} (insn_list:REG_DEP_TRUE 1120 (nil))
    (expr_list:REG_DEAD (reg:SI 41 r12 [orig:65 i ] [65])
        (nil)))

(insn 1086 683 1155 1 ./CppStatUtilities.cc:426 (set (reg:DI 0 ax)
        (mem/f/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 32 [0x20])) [35 hx+0 S8 A8])) 81 {*movdi_1_rex64} (nil)
    (nil))

(note 1155 1086 47 1 ( hy (expr_list:REG_DEP_TRUE (reg/v/f:DI 42 r13 [orig:68 hy ] [68])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 47 1155 1097 1 ./CppStatUtilities.cc:425 (set (reg:DF 22 xmm1 [orig:62 pretmp.640 ] [62])
        (mult:DF (reg:DF 22 xmm1 [orig:62 pretmp.640 ] [62])
            (mem/u/c/i:DF (symbol_ref/u:DI ("*.LC7") [flags 0x2]) [3 S8 A64]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 1085 (nil))
    (nil))

(insn 1097 47 688 1 (set (reg:SI 2 cx [122])
        (subreg:SI (plus:DI (reg:DI 44 r15 [orig:77 nBins ] [77])
                (const_int -1 [0xffffffffffffffff])) 0)) 194 {*lea_1_rex64} (nil)
    (nil))

(insn 688 1097 1087 1 ./CppStatUtilities.cc:425 (set (reg/v:SI 4 si [orig:125 i ] [125])
        (const_int 1 [0x1])) 40 {*movsi_1} (nil)
    (nil))

(insn:TI 1087 688 679 1 ./CppStatUtilities.cc:425 (set (reg/f:DI 1 dx [orig:129 ivtmp.664 ] [129])
        (reg:DI 0 ax)) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 1086 (nil))
    (nil))

(insn 679 1087 689 1 (parallel [
            (set (reg:SI 2 cx [122])
                (and:SI (reg:SI 2 cx [122])
                    (const_int 7 [0x7])))
            (clobber (reg:CC 17 flags))
        ]) 299 {*andsi_1} (insn_list:REG_DEP_TRUE 1097 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 689 679 690 1 ./CppStatUtilities.cc:425 (parallel [
            (set (reg/f:DI 1 dx [orig:129 ivtmp.664 ] [129])
                (plus:DI (reg/f:DI 1 dx [orig:129 ivtmp.664 ] [129])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_TRUE 1087 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 690 689 48 1 ./CppStatUtilities.cc:425 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 4 si [orig:125 i ] [125])
            (reg/v:SI 44 r15 [orig:77 nBins ] [77]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_OUTPUT 679 (insn_list:REG_DEP_OUTPUT 1120 (insn_list:REG_DEP_OUTPUT 689 (insn_list:REG_DEP_TRUE 688 (nil)))))
    (nil))

(insn:TI 48 690 684 1 ./CppStatUtilities.cc:425 (set (reg:DF 22 xmm1 [orig:62 pretmp.640 ] [62])
        (plus:DF (reg:DF 22 xmm1 [orig:62 pretmp.640 ] [62])
            (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                    (const_int 24 [0x18])) [36 xmin+0 S8 A8]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 47 (nil))
    (nil))

(insn:TI 684 48 685 1 ./CppStatUtilities.cc:426 (set (reg:DF 48 xmm11 [87])
        (mult:DF (reg:DF 48 xmm11 [87])
            (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                    (const_int 40 [0x28])) [34 dx+0 S8 A8]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 683 (nil))
    (nil))

(insn:TI 685 684 686 1 ./CppStatUtilities.cc:426 (set (reg:DF 48 xmm11 [87])
        (plus:DF (reg:DF 48 xmm11 [87])
            (reg:DF 22 xmm1 [orig:62 pretmp.640 ] [62]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 684 (insn_list:REG_DEP_TRUE 48 (nil)))
    (nil))

(insn:TI 686 685 691 1 ./CppStatUtilities.cc:426 (set (mem:DF (reg:DI 0 ax) [3 S8 A64])
        (reg:DF 48 xmm11 [87])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 685 (insn_list:REG_DEP_TRUE 1086 (nil)))
    (expr_list:REG_DEAD (reg:DF 48 xmm11 [87])
        (nil)))

(jump_insn 691 686 1156 1 ./CppStatUtilities.cc:425 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 62)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 1085 (insn_list:REG_DEP_ANTI 47 (insn_list:REG_DEP_ANTI 48 (insn_list:REG_DEP_ANTI 1097 (insn_list:REG_DEP_ANTI 679 (insn_list:REG_DEP_ANTI 1120 (insn_list:REG_DEP_ANTI 683 (insn_list:REG_DEP_ANTI 684 (insn_list:REG_DEP_ANTI 685 (insn_list:REG_DEP_ANTI 1086 (insn_list:REG_DEP_ANTI 688 (insn_list:REG_DEP_ANTI 1087 (insn_list:REG_DEP_ANTI 689 (insn_list:REG_DEP_TRUE 690 (insn_list:REG_DEP_ANTI 686 (nil))))))))))))))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
            (nil))))
;; End of basic block 1, registers live:
 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 42 [r13] 43 [r14] 44 [r15]

(note 1156 691 852 2 ( i (expr_list:REG_DEP_TRUE (reg/v:SI 4 si [orig:125 i ] [125])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 2, registers live: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 42 [r13] 43 [r14] 44 [r15]
(note:HI 852 1156 850 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn:TI 850 852 851 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 2 cx [122])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (nil)
    (nil))

(jump_insn:TI 851 850 830 2 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 50)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 850 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1250 [0x4e2])
            (nil))))
;; End of basic block 2, registers live:
 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 3, registers live: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 42 [r13] 43 [r14] 44 [r15]
(note:HI 830 851 828 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn:TI 828 830 829 3 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 2 cx [122])
            (const_int 1 [0x1]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 829 828 808 3 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1053)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 828 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1428 [0x594])
            (nil))))
;; End of basic block 3, registers live:
 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 4, registers live: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 42 [r13] 43 [r14] 44 [r15]
(note:HI 808 829 806 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn:TI 806 808 807 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 2 cx [122])
            (const_int 2 [0x2]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 807 806 786 4 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1054)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 806 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1666 [0x682])
            (nil))))
;; End of basic block 4, registers live:
 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 5, registers live: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 42 [r13] 43 [r14] 44 [r15]
(note:HI 786 807 784 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn:TI 784 786 785 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 2 cx [122])
            (const_int 3 [0x3]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 785 784 764 5 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1055)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 784 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 2000 [0x7d0])
            (nil))))
;; End of basic block 5, registers live:
 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 6, registers live: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 42 [r13] 43 [r14] 44 [r15]
(note:HI 764 785 762 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn:TI 762 764 763 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 2 cx [122])
            (const_int 4 [0x4]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 763 762 742 6 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1056)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 762 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 2500 [0x9c4])
            (nil))))
;; End of basic block 6, registers live:
 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 7, registers live: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 42 [r13] 43 [r14] 44 [r15]
(note:HI 742 763 740 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn:TI 740 742 741 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 2 cx [122])
            (const_int 5 [0x5]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 741 740 720 7 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1057)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 740 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 3333 [0xd05])
            (nil))))
;; End of basic block 7, registers live:
 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 8, registers live: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 42 [r13] 43 [r14] 44 [r15]
(note:HI 720 741 718 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn:TI 718 720 719 8 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 2 cx [122])
            (const_int 6 [0x6]))) 5 {*cmpsi_1_insn} (nil)
    (expr_list:REG_DEAD (reg:SI 2 cx [122])
        (nil)))

(jump_insn:TI 719 718 710 8 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1058)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 718 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 8, registers live:
 0 [ax] 1 [dx] 4 [si] 7 [sp] 22 [xmm1] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 9, registers live: 0 [ax] 1 [dx] 4 [si] 7 [sp] 22 [xmm1] 42 [r13] 43 [r14] 44 [r15]
(note:HI 710 719 1088 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn:TI 1088 710 706 9 ./CppStatUtilities.cc:426 (set (reg:DF 49 xmm12 [291])
        (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                (const_int 40 [0x28])) [34 dx+0 S8 A8])) 94 {*movdf_integer} (nil)
    (nil))

(insn 706 1088 1157 9 ./CppStatUtilities.cc:425 (set (strict_low_part (reg:QI 4 si))
        (const_int 2 [0x2])) 58 {*movstrictqi_1} (nil)
    (expr_list:REG_EQUAL (const_int 2 [0x2])
        (nil)))

(note 1157 706 1119 9 ( i (expr_list:REG_DEP_TRUE (reg:DI 41 r12 [orig:65 i ] [65])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 1119 1157 703 9 ./CppStatUtilities.cc:425 (parallel [
            (set (reg/f:DI 1 dx [orig:129 ivtmp.664 ] [129])
                (plus:DI (reg/f:DI 1 dx [orig:129 ivtmp.664 ] [129])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 703 1119 704 9 ./CppStatUtilities.cc:426 (set (reg:DF 49 xmm12 [291])
        (plus:DF (reg:DF 49 xmm12 [291])
            (reg:DF 22 xmm1 [orig:62 pretmp.640 ] [62]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 1088 (nil))
    (expr_list:REG_EQUIV (mem:DF (plus:DI (reg:DI 0 ax)
                (const_int 8 [0x8])) [3 S8 A64])
        (nil)))

(insn:TI 704 703 1158 9 ./CppStatUtilities.cc:426 (set (mem:DF (plus:DI (reg:DI 0 ax)
                (const_int 8 [0x8])) [3 S8 A64])
        (reg:DF 49 xmm12 [291])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 703 (nil))
    (expr_list:REG_DEAD (reg:DF 49 xmm12 [291])
        (expr_list:REG_DEAD (reg:DI 0 ax)
            (nil))))
;; End of basic block 9, registers live:
 1 [dx] 4 [si] 7 [sp] 22 [xmm1] 42 [r13] 43 [r14] 44 [r15]

(note 1158 704 1058 10 ( i (expr_list:REG_DEP_TRUE (reg:DI 41 r12 [orig:65 i ] [65])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 10, registers live: 1 [dx] 4 [si] 7 [sp] 22 [xmm1] 42 [r13] 43 [r14] 44 [r15]
(code_label:HI 1058 1158 732 10 544 "" [1 uses])

(note:HI 732 1058 723 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn:TI 723 732 728 10 ./CppStatUtilities.cc:426 (set (reg:DF 50 xmm13 [292])
        (float:DF (reg/v:SI 4 si [orig:125 i ] [125]))) 175 {*floatsidf2_sse} (nil)
    (nil))

(insn 728 723 724 10 ./CppStatUtilities.cc:425 (parallel [
            (set (reg/v:SI 4 si [orig:125 i ] [125])
                (plus:SI (reg/v:SI 4 si [orig:125 i ] [125])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (insn_list:REG_DEP_ANTI 723 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 724 728 725 10 ./CppStatUtilities.cc:426 (set (reg:DF 50 xmm13 [292])
        (mult:DF (reg:DF 50 xmm13 [292])
            (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                    (const_int 40 [0x28])) [34 dx+0 S8 A8]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 723 (nil))
    (nil))

(insn:TI 725 724 726 10 ./CppStatUtilities.cc:426 (set (reg:DF 50 xmm13 [292])
        (plus:DF (reg:DF 50 xmm13 [292])
            (reg:DF 22 xmm1 [orig:62 pretmp.640 ] [62]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 724 (nil))
    (nil))

(insn:TI 726 725 729 10 ./CppStatUtilities.cc:426 (set (mem:DF (reg/f:DI 1 dx [orig:129 ivtmp.664 ] [129]) [3 S8 A64])
        (reg:DF 50 xmm13 [292])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 725 (nil))
    (expr_list:REG_DEAD (reg:DF 50 xmm13 [292])
        (nil)))

(insn 729 726 1159 10 ./CppStatUtilities.cc:425 (parallel [
            (set (reg/f:DI 1 dx [orig:129 ivtmp.664 ] [129])
                (plus:DI (reg/f:DI 1 dx [orig:129 ivtmp.664 ] [129])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 726 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 10, registers live:
 1 [dx] 4 [si] 7 [sp] 22 [xmm1] 42 [r13] 43 [r14] 44 [r15]

(note 1159 729 1057 11 ( i (expr_list:REG_DEP_TRUE (reg/v:SI 4 si [orig:125 i ] [125])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 11, registers live: 1 [dx] 4 [si] 7 [sp] 22 [xmm1] 42 [r13] 43 [r14] 44 [r15]
(code_label:HI 1057 1159 754 11 543 "" [1 uses])

(note:HI 754 1057 745 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn:TI 745 754 750 11 ./CppStatUtilities.cc:426 (set (reg:DF 51 xmm14 [295])
        (float:DF (reg/v:SI 4 si [orig:125 i ] [125]))) 175 {*floatsidf2_sse} (nil)
    (nil))

(insn 750 745 746 11 ./CppStatUtilities.cc:425 (parallel [
            (set (reg/v:SI 4 si [orig:125 i ] [125])
                (plus:SI (reg/v:SI 4 si [orig:125 i ] [125])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (insn_list:REG_DEP_ANTI 745 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 746 750 747 11 ./CppStatUtilities.cc:426 (set (reg:DF 51 xmm14 [295])
        (mult:DF (reg:DF 51 xmm14 [295])
            (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                    (const_int 40 [0x28])) [34 dx+0 S8 A8]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 745 (nil))
    (nil))

(insn:TI 747 746 748 11 ./CppStatUtilities.cc:426 (set (reg:DF 51 xmm14 [295])
        (plus:DF (reg:DF 51 xmm14 [295])
            (reg:DF 22 xmm1 [orig:62 pretmp.640 ] [62]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 746 (nil))
    (nil))

(insn:TI 748 747 751 11 ./CppStatUtilities.cc:426 (set (mem:DF (reg/f:DI 1 dx [orig:129 ivtmp.664 ] [129]) [3 S8 A64])
        (reg:DF 51 xmm14 [295])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 747 (nil))
    (expr_list:REG_DEAD (reg:DF 51 xmm14 [295])
        (nil)))

(insn 751 748 1056 11 ./CppStatUtilities.cc:425 (parallel [
            (set (reg/f:DI 1 dx [orig:129 ivtmp.664 ] [129])
                (plus:DI (reg/f:DI 1 dx [orig:129 ivtmp.664 ] [129])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 748 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 11, registers live:
 1 [dx] 4 [si] 7 [sp] 22 [xmm1] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 12, registers live: 1 [dx] 4 [si] 7 [sp] 22 [xmm1] 42 [r13] 43 [r14] 44 [r15]
(code_label:HI 1056 751 776 12 542 "" [1 uses])

(note:HI 776 1056 767 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn:TI 767 776 772 12 ./CppStatUtilities.cc:426 (set (reg:DF 52 xmm15 [298])
        (float:DF (reg/v:SI 4 si [orig:125 i ] [125]))) 175 {*floatsidf2_sse} (nil)
    (nil))

(insn 772 767 768 12 ./CppStatUtilities.cc:425 (parallel [
            (set (reg/v:SI 4 si [orig:125 i ] [125])
                (plus:SI (reg/v:SI 4 si [orig:125 i ] [125])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (insn_list:REG_DEP_ANTI 767 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 768 772 769 12 ./CppStatUtilities.cc:426 (set (reg:DF 52 xmm15 [298])
        (mult:DF (reg:DF 52 xmm15 [298])
            (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                    (const_int 40 [0x28])) [34 dx+0 S8 A8]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 767 (nil))
    (nil))

(insn:TI 769 768 770 12 ./CppStatUtilities.cc:426 (set (reg:DF 52 xmm15 [298])
        (plus:DF (reg:DF 52 xmm15 [298])
            (reg:DF 22 xmm1 [orig:62 pretmp.640 ] [62]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 768 (nil))
    (nil))

(insn:TI 770 769 773 12 ./CppStatUtilities.cc:426 (set (mem:DF (reg/f:DI 1 dx [orig:129 ivtmp.664 ] [129]) [3 S8 A64])
        (reg:DF 52 xmm15 [298])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 769 (nil))
    (expr_list:REG_DEAD (reg:DF 52 xmm15 [298])
        (nil)))

(insn 773 770 1055 12 ./CppStatUtilities.cc:425 (parallel [
            (set (reg/f:DI 1 dx [orig:129 ivtmp.664 ] [129])
                (plus:DI (reg/f:DI 1 dx [orig:129 ivtmp.664 ] [129])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 770 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 12, registers live:
 1 [dx] 4 [si] 7 [sp] 22 [xmm1] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 13, registers live: 1 [dx] 4 [si] 7 [sp] 22 [xmm1] 42 [r13] 43 [r14] 44 [r15]
(code_label:HI 1055 773 798 13 541 "" [1 uses])

(note:HI 798 1055 789 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn:TI 789 798 794 13 ./CppStatUtilities.cc:426 (set (reg:DF 21 xmm0 [301])
        (float:DF (reg/v:SI 4 si [orig:125 i ] [125]))) 175 {*floatsidf2_sse} (nil)
    (nil))

(insn 794 789 790 13 ./CppStatUtilities.cc:425 (parallel [
            (set (reg/v:SI 4 si [orig:125 i ] [125])
                (plus:SI (reg/v:SI 4 si [orig:125 i ] [125])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (insn_list:REG_DEP_ANTI 789 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 790 794 791 13 ./CppStatUtilities.cc:426 (set (reg:DF 21 xmm0 [301])
        (mult:DF (reg:DF 21 xmm0 [301])
            (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                    (const_int 40 [0x28])) [34 dx+0 S8 A8]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 789 (nil))
    (nil))

(insn:TI 791 790 792 13 ./CppStatUtilities.cc:426 (set (reg:DF 21 xmm0 [301])
        (plus:DF (reg:DF 21 xmm0 [301])
            (reg:DF 22 xmm1 [orig:62 pretmp.640 ] [62]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 790 (nil))
    (nil))

(insn:TI 792 791 795 13 ./CppStatUtilities.cc:426 (set (mem:DF (reg/f:DI 1 dx [orig:129 ivtmp.664 ] [129]) [3 S8 A64])
        (reg:DF 21 xmm0 [301])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 791 (nil))
    (expr_list:REG_DEAD (reg:DF 21 xmm0 [301])
        (nil)))

(insn 795 792 1054 13 ./CppStatUtilities.cc:425 (parallel [
            (set (reg/f:DI 1 dx [orig:129 ivtmp.664 ] [129])
                (plus:DI (reg/f:DI 1 dx [orig:129 ivtmp.664 ] [129])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 792 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 13, registers live:
 1 [dx] 4 [si] 7 [sp] 22 [xmm1] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 14, registers live: 1 [dx] 4 [si] 7 [sp] 22 [xmm1] 42 [r13] 43 [r14] 44 [r15]
(code_label:HI 1054 795 820 14 540 "" [1 uses])

(note:HI 820 1054 811 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn:TI 811 820 816 14 ./CppStatUtilities.cc:426 (set (reg:DF 23 xmm2 [304])
        (float:DF (reg/v:SI 4 si [orig:125 i ] [125]))) 175 {*floatsidf2_sse} (nil)
    (nil))

(insn 816 811 812 14 ./CppStatUtilities.cc:425 (parallel [
            (set (reg/v:SI 4 si [orig:125 i ] [125])
                (plus:SI (reg/v:SI 4 si [orig:125 i ] [125])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (insn_list:REG_DEP_ANTI 811 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 812 816 813 14 ./CppStatUtilities.cc:426 (set (reg:DF 23 xmm2 [304])
        (mult:DF (reg:DF 23 xmm2 [304])
            (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                    (const_int 40 [0x28])) [34 dx+0 S8 A8]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 811 (nil))
    (nil))

(insn:TI 813 812 814 14 ./CppStatUtilities.cc:426 (set (reg:DF 23 xmm2 [304])
        (plus:DF (reg:DF 23 xmm2 [304])
            (reg:DF 22 xmm1 [orig:62 pretmp.640 ] [62]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 812 (nil))
    (nil))

(insn:TI 814 813 817 14 ./CppStatUtilities.cc:426 (set (mem:DF (reg/f:DI 1 dx [orig:129 ivtmp.664 ] [129]) [3 S8 A64])
        (reg:DF 23 xmm2 [304])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 813 (nil))
    (expr_list:REG_DEAD (reg:DF 23 xmm2 [304])
        (nil)))

(insn 817 814 1053 14 ./CppStatUtilities.cc:425 (parallel [
            (set (reg/f:DI 1 dx [orig:129 ivtmp.664 ] [129])
                (plus:DI (reg/f:DI 1 dx [orig:129 ivtmp.664 ] [129])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 814 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 14, registers live:
 1 [dx] 4 [si] 7 [sp] 22 [xmm1] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 15, registers live: 1 [dx] 4 [si] 7 [sp] 22 [xmm1] 42 [r13] 43 [r14] 44 [r15]
(code_label:HI 1053 817 842 15 539 "" [1 uses])

(note:HI 842 1053 833 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn:TI 833 842 838 15 ./CppStatUtilities.cc:426 (set (reg:DF 24 xmm3 [307])
        (float:DF (reg/v:SI 4 si [orig:125 i ] [125]))) 175 {*floatsidf2_sse} (nil)
    (nil))

(insn 838 833 834 15 ./CppStatUtilities.cc:425 (parallel [
            (set (reg/v:SI 4 si [orig:125 i ] [125])
                (plus:SI (reg/v:SI 4 si [orig:125 i ] [125])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (insn_list:REG_DEP_ANTI 833 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 834 838 835 15 ./CppStatUtilities.cc:426 (set (reg:DF 24 xmm3 [307])
        (mult:DF (reg:DF 24 xmm3 [307])
            (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                    (const_int 40 [0x28])) [34 dx+0 S8 A8]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 833 (nil))
    (nil))

(insn:TI 835 834 836 15 ./CppStatUtilities.cc:426 (set (reg:DF 24 xmm3 [307])
        (plus:DF (reg:DF 24 xmm3 [307])
            (reg:DF 22 xmm1 [orig:62 pretmp.640 ] [62]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 834 (nil))
    (nil))

(insn:TI 836 835 839 15 ./CppStatUtilities.cc:426 (set (mem:DF (reg/f:DI 1 dx [orig:129 ivtmp.664 ] [129]) [3 S8 A64])
        (reg:DF 24 xmm3 [307])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 835 (nil))
    (expr_list:REG_DEAD (reg:DF 24 xmm3 [307])
        (nil)))

(insn 839 836 840 15 ./CppStatUtilities.cc:425 (parallel [
            (set (reg/f:DI 1 dx [orig:129 ivtmp.664 ] [129])
                (plus:DI (reg/f:DI 1 dx [orig:129 ivtmp.664 ] [129])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 836 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 840 839 841 15 ./CppStatUtilities.cc:425 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 4 si [orig:125 i ] [125])
            (reg/v:SI 44 r15 [orig:77 nBins ] [77]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_OUTPUT 839 (insn_list:REG_DEP_TRUE 838 (nil)))
    (nil))

(jump_insn:TI 841 840 50 15 ./CppStatUtilities.cc:425 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 62)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 833 (insn_list:REG_DEP_ANTI 834 (insn_list:REG_DEP_ANTI 835 (insn_list:REG_DEP_ANTI 838 (insn_list:REG_DEP_ANTI 839 (insn_list:REG_DEP_TRUE 840 (insn_list:REG_DEP_ANTI 836 (nil))))))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
            (nil))))
;; End of basic block 15, registers live:
 1 [dx] 4 [si] 7 [sp] 22 [xmm1] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 16, registers live: 1 [dx] 4 [si] 7 [sp] 22 [xmm1] 42 [r13] 43 [r14] 44 [r15]
(code_label:HI 50 841 51 16 453 "" [2 uses])

(note:HI 51 50 1090 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn:TI 1090 51 1091 16 ./CppStatUtilities.cc:425 (set (reg:SI 2 cx [124])
        (subreg:SI (plus:DI (reg:DI 4 si [orig:125 i ] [125])
                (const_int 1 [0x1])) 0)) 194 {*lea_1_rex64} (nil)
    (nil))

(insn 1091 1090 1092 16 ./CppStatUtilities.cc:425 (set (reg:SI 40 r11 [orig:135 i ] [135])
        (subreg:SI (plus:DI (reg:DI 4 si [orig:125 i ] [125])
                (const_int 2 [0x2])) 0)) 194 {*lea_1_rex64} (nil)
    (nil))

(insn 1092 1091 1093 16 ./CppStatUtilities.cc:425 (set (reg:SI 39 r10 [orig:140 i ] [140])
        (subreg:SI (plus:DI (reg:DI 4 si [orig:125 i ] [125])
                (const_int 3 [0x3])) 0)) 194 {*lea_1_rex64} (nil)
    (nil))

(insn:TI 1093 1092 1094 16 ./CppStatUtilities.cc:425 (set (reg:SI 38 r9 [orig:145 i ] [145])
        (subreg:SI (plus:DI (reg:DI 4 si [orig:125 i ] [125])
                (const_int 4 [0x4])) 0)) 194 {*lea_1_rex64} (nil)
    (nil))

(insn 1094 1093 1095 16 ./CppStatUtilities.cc:425 (set (reg:SI 6 bp [orig:150 i ] [150])
        (subreg:SI (plus:DI (reg:DI 4 si [orig:125 i ] [125])
                (const_int 5 [0x5])) 0)) 194 {*lea_1_rex64} (nil)
    (nil))

(insn 1095 1094 1096 16 ./CppStatUtilities.cc:425 (set (reg:SI 37 r8 [orig:155 i ] [155])
        (subreg:SI (plus:DI (reg:DI 4 si [orig:125 i ] [125])
                (const_int 6 [0x6])) 0)) 194 {*lea_1_rex64} (nil)
    (nil))

(insn:TI 1096 1095 53 16 ./CppStatUtilities.cc:425 (set (reg:SI 3 bx [orig:160 i ] [160])
        (subreg:SI (plus:DI (reg:DI 4 si [orig:125 i ] [125])
                (const_int 7 [0x7])) 0)) 194 {*lea_1_rex64} (nil)
    (nil))

(insn 53 1096 855 16 ./CppStatUtilities.cc:426 (set (reg:DF 48 xmm11 [126])
        (float:DF (reg/v:SI 4 si [orig:125 i ] [125]))) 175 {*floatsidf2_sse} (nil)
    (nil))

(insn:TI 855 53 962 16 ./CppStatUtilities.cc:426 (set (reg:DF 47 xmm10 [131])
        (float:DF (reg:SI 2 cx [124]))) 175 {*floatsidf2_sse} (insn_list:REG_DEP_TRUE 1090 (nil))
    (expr_list:REG_DEAD (reg:SI 2 cx [124])
        (nil)))

(insn 962 855 872 16 ./CppStatUtilities.cc:425 (parallel [
            (set (reg/v:SI 4 si [orig:125 i ] [125])
                (plus:SI (reg/v:SI 4 si [orig:125 i ] [125])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (insn_list:REG_DEP_ANTI 53 (insn_list:REG_DEP_ANTI 1090 (insn_list:REG_DEP_ANTI 1091 (insn_list:REG_DEP_ANTI 1092 (insn_list:REG_DEP_ANTI 1093 (insn_list:REG_DEP_ANTI 1094 (insn_list:REG_DEP_ANTI 1095 (insn_list:REG_DEP_ANTI 1096 (nil)))))))))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 872 962 889 16 ./CppStatUtilities.cc:426 (set (reg:DF 46 xmm9 [136])
        (float:DF (reg:SI 40 r11 [orig:135 i ] [135]))) 175 {*floatsidf2_sse} (insn_list:REG_DEP_TRUE 1091 (nil))
    (expr_list:REG_DEAD (reg:SI 40 r11 [orig:135 i ] [135])
        (nil)))

(insn:TI 889 872 906 16 ./CppStatUtilities.cc:426 (set (reg:DF 45 xmm8 [141])
        (float:DF (reg:SI 39 r10 [orig:140 i ] [140]))) 175 {*floatsidf2_sse} (insn_list:REG_DEP_TRUE 1092 (nil))
    (expr_list:REG_DEAD (reg:SI 39 r10 [orig:140 i ] [140])
        (nil)))

(insn:TI 906 889 923 16 ./CppStatUtilities.cc:426 (set (reg:DF 28 xmm7 [146])
        (float:DF (reg:SI 38 r9 [orig:145 i ] [145]))) 175 {*floatsidf2_sse} (insn_list:REG_DEP_TRUE 1093 (nil))
    (expr_list:REG_DEAD (reg:SI 38 r9 [orig:145 i ] [145])
        (nil)))

(insn:TI 923 906 940 16 ./CppStatUtilities.cc:426 (set (reg:DF 27 xmm6 [151])
        (float:DF (reg:SI 6 bp [orig:150 i ] [150]))) 175 {*floatsidf2_sse} (insn_list:REG_DEP_TRUE 1094 (nil))
    (expr_list:REG_DEAD (reg:SI 6 bp [orig:150 i ] [150])
        (nil)))

(insn:TI 940 923 957 16 ./CppStatUtilities.cc:426 (set (reg:DF 26 xmm5 [156])
        (float:DF (reg:SI 37 r8 [orig:155 i ] [155]))) 175 {*floatsidf2_sse} (insn_list:REG_DEP_TRUE 1095 (nil))
    (expr_list:REG_DEAD (reg:SI 37 r8 [orig:155 i ] [155])
        (nil)))

(insn:TI 957 940 54 16 ./CppStatUtilities.cc:426 (set (reg:DF 25 xmm4 [161])
        (float:DF (reg:SI 3 bx [orig:160 i ] [160]))) 175 {*floatsidf2_sse} (insn_list:REG_DEP_TRUE 1096 (nil))
    (expr_list:REG_DEAD (reg:SI 3 bx [orig:160 i ] [160])
        (nil)))

(insn:TI 54 957 856 16 ./CppStatUtilities.cc:426 (set (reg:DF 48 xmm11 [126])
        (mult:DF (reg:DF 48 xmm11 [126])
            (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                    (const_int 40 [0x28])) [34 dx+0 S8 A8]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 53 (nil))
    (nil))

(insn:TI 856 54 873 16 ./CppStatUtilities.cc:426 (set (reg:DF 47 xmm10 [131])
        (mult:DF (reg:DF 47 xmm10 [131])
            (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                    (const_int 40 [0x28])) [34 dx+0 S8 A8]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 855 (nil))
    (nil))

(insn:TI 873 856 890 16 ./CppStatUtilities.cc:426 (set (reg:DF 46 xmm9 [136])
        (mult:DF (reg:DF 46 xmm9 [136])
            (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                    (const_int 40 [0x28])) [34 dx+0 S8 A8]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 872 (nil))
    (nil))

(insn:TI 890 873 907 16 ./CppStatUtilities.cc:426 (set (reg:DF 45 xmm8 [141])
        (mult:DF (reg:DF 45 xmm8 [141])
            (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                    (const_int 40 [0x28])) [34 dx+0 S8 A8]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 889 (nil))
    (nil))

(insn:TI 907 890 924 16 ./CppStatUtilities.cc:426 (set (reg:DF 28 xmm7 [146])
        (mult:DF (reg:DF 28 xmm7 [146])
            (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                    (const_int 40 [0x28])) [34 dx+0 S8 A8]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 906 (nil))
    (nil))

(insn:TI 924 907 941 16 ./CppStatUtilities.cc:426 (set (reg:DF 27 xmm6 [151])
        (mult:DF (reg:DF 27 xmm6 [151])
            (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                    (const_int 40 [0x28])) [34 dx+0 S8 A8]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 923 (nil))
    (nil))

(insn:TI 941 924 958 16 ./CppStatUtilities.cc:426 (set (reg:DF 26 xmm5 [156])
        (mult:DF (reg:DF 26 xmm5 [156])
            (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                    (const_int 40 [0x28])) [34 dx+0 S8 A8]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 940 (nil))
    (nil))

(insn:TI 958 941 55 16 ./CppStatUtilities.cc:426 (set (reg:DF 25 xmm4 [161])
        (mult:DF (reg:DF 25 xmm4 [161])
            (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                    (const_int 40 [0x28])) [34 dx+0 S8 A8]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 957 (nil))
    (nil))

(insn:TI 55 958 857 16 ./CppStatUtilities.cc:426 (set (reg:DF 48 xmm11 [126])
        (plus:DF (reg:DF 48 xmm11 [126])
            (reg:DF 22 xmm1 [orig:62 pretmp.640 ] [62]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 54 (nil))
    (nil))

(insn:TI 857 55 874 16 ./CppStatUtilities.cc:426 (set (reg:DF 47 xmm10 [131])
        (plus:DF (reg:DF 47 xmm10 [131])
            (reg:DF 22 xmm1 [orig:62 pretmp.640 ] [62]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 856 (nil))
    (nil))

(insn:TI 874 857 891 16 ./CppStatUtilities.cc:426 (set (reg:DF 46 xmm9 [136])
        (plus:DF (reg:DF 46 xmm9 [136])
            (reg:DF 22 xmm1 [orig:62 pretmp.640 ] [62]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 873 (nil))
    (nil))

(insn:TI 891 874 908 16 ./CppStatUtilities.cc:426 (set (reg:DF 45 xmm8 [141])
        (plus:DF (reg:DF 45 xmm8 [141])
            (reg:DF 22 xmm1 [orig:62 pretmp.640 ] [62]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 890 (nil))
    (nil))

(insn:TI 908 891 56 16 ./CppStatUtilities.cc:426 (set (reg:DF 28 xmm7 [146])
        (plus:DF (reg:DF 28 xmm7 [146])
            (reg:DF 22 xmm1 [orig:62 pretmp.640 ] [62]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 907 (nil))
    (nil))

(insn 56 908 925 16 ./CppStatUtilities.cc:426 (set (mem:DF (reg/f:DI 1 dx [orig:129 ivtmp.664 ] [129]) [3 S8 A64])
        (reg:DF 48 xmm11 [126])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 55 (nil))
    (expr_list:REG_DEAD (reg:DF 48 xmm11 [126])
        (nil)))

(insn:TI 925 56 858 16 ./CppStatUtilities.cc:426 (set (reg:DF 27 xmm6 [151])
        (plus:DF (reg:DF 27 xmm6 [151])
            (reg:DF 22 xmm1 [orig:62 pretmp.640 ] [62]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 924 (nil))
    (nil))

(insn 858 925 942 16 ./CppStatUtilities.cc:426 (set (mem:DF (plus:DI (reg/f:DI 1 dx [orig:129 ivtmp.664 ] [129])
                (const_int 8 [0x8])) [3 S8 A64])
        (reg:DF 47 xmm10 [131])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 857 (nil))
    (expr_list:REG_DEAD (reg:DF 47 xmm10 [131])
        (nil)))

(insn:TI 942 858 875 16 ./CppStatUtilities.cc:426 (set (reg:DF 26 xmm5 [156])
        (plus:DF (reg:DF 26 xmm5 [156])
            (reg:DF 22 xmm1 [orig:62 pretmp.640 ] [62]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 941 (nil))
    (nil))

(insn 875 942 959 16 ./CppStatUtilities.cc:426 (set (mem:DF (plus:DI (reg/f:DI 1 dx [orig:129 ivtmp.664 ] [129])
                (const_int 16 [0x10])) [3 S8 A64])
        (reg:DF 46 xmm9 [136])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 874 (nil))
    (expr_list:REG_DEAD (reg:DF 46 xmm9 [136])
        (nil)))

(insn:TI 959 875 892 16 ./CppStatUtilities.cc:426 (set (reg:DF 25 xmm4 [161])
        (plus:DF (reg:DF 25 xmm4 [161])
            (reg:DF 22 xmm1 [orig:62 pretmp.640 ] [62]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 958 (nil))
    (nil))

(insn 892 959 909 16 ./CppStatUtilities.cc:426 (set (mem:DF (plus:DI (reg/f:DI 1 dx [orig:129 ivtmp.664 ] [129])
                (const_int 24 [0x18])) [3 S8 A64])
        (reg:DF 45 xmm8 [141])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 891 (nil))
    (expr_list:REG_DEAD (reg:DF 45 xmm8 [141])
        (nil)))

(insn:TI 909 892 926 16 ./CppStatUtilities.cc:426 (set (mem:DF (plus:DI (reg/f:DI 1 dx [orig:129 ivtmp.664 ] [129])
                (const_int 32 [0x20])) [3 S8 A64])
        (reg:DF 28 xmm7 [146])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 908 (nil))
    (expr_list:REG_DEAD (reg:DF 28 xmm7 [146])
        (nil)))

(insn:TI 926 909 943 16 ./CppStatUtilities.cc:426 (set (mem:DF (plus:DI (reg/f:DI 1 dx [orig:129 ivtmp.664 ] [129])
                (const_int 40 [0x28])) [3 S8 A64])
        (reg:DF 27 xmm6 [151])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 925 (nil))
    (expr_list:REG_DEAD (reg:DF 27 xmm6 [151])
        (nil)))

(insn:TI 943 926 960 16 ./CppStatUtilities.cc:426 (set (mem:DF (plus:DI (reg/f:DI 1 dx [orig:129 ivtmp.664 ] [129])
                (const_int 48 [0x30])) [3 S8 A64])
        (reg:DF 26 xmm5 [156])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 942 (nil))
    (expr_list:REG_DEAD (reg:DF 26 xmm5 [156])
        (nil)))

(insn:TI 960 943 963 16 ./CppStatUtilities.cc:426 (set (mem:DF (plus:DI (reg/f:DI 1 dx [orig:129 ivtmp.664 ] [129])
                (const_int 56 [0x38])) [3 S8 A64])
        (reg:DF 25 xmm4 [161])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 959 (nil))
    (expr_list:REG_DEAD (reg:DF 25 xmm4 [161])
        (nil)))

(insn 963 960 964 16 ./CppStatUtilities.cc:425 (parallel [
            (set (reg/f:DI 1 dx [orig:129 ivtmp.664 ] [129])
                (plus:DI (reg/f:DI 1 dx [orig:129 ivtmp.664 ] [129])
                    (const_int 64 [0x40])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 56 (insn_list:REG_DEP_ANTI 858 (insn_list:REG_DEP_ANTI 875 (insn_list:REG_DEP_ANTI 892 (insn_list:REG_DEP_ANTI 909 (insn_list:REG_DEP_ANTI 926 (insn_list:REG_DEP_ANTI 943 (insn_list:REG_DEP_ANTI 960 (nil)))))))))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 964 963 965 16 ./CppStatUtilities.cc:425 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 4 si [orig:125 i ] [125])
            (reg/v:SI 44 r15 [orig:77 nBins ] [77]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_OUTPUT 963 (insn_list:REG_DEP_TRUE 962 (nil)))
    (nil))

(jump_insn:TI 965 964 132 16 ./CppStatUtilities.cc:425 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 50)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 53 (insn_list:REG_DEP_ANTI 54 (insn_list:REG_DEP_ANTI 55 (insn_list:REG_DEP_ANTI 1090 (insn_list:REG_DEP_ANTI 855 (insn_list:REG_DEP_ANTI 856 (insn_list:REG_DEP_ANTI 857 (insn_list:REG_DEP_ANTI 1091 (insn_list:REG_DEP_ANTI 872 (insn_list:REG_DEP_ANTI 873 (insn_list:REG_DEP_ANTI 874 (insn_list:REG_DEP_ANTI 1092 (insn_list:REG_DEP_ANTI 889 (insn_list:REG_DEP_ANTI 890 (insn_list:REG_DEP_ANTI 891 (insn_list:REG_DEP_ANTI 1093 (insn_list:REG_DEP_ANTI 906 (insn_list:REG_DEP_ANTI 907 (insn_list:REG_DEP_ANTI 908 (insn_list:REG_DEP_ANTI 1094 (insn_list:REG_DEP_ANTI 923 (insn_list:REG_DEP_ANTI 924 (insn_list:REG_DEP_ANTI 925 (insn_list:REG_DEP_ANTI 1095 (insn_list:REG_DEP_ANTI 940 (insn_list:REG_DEP_ANTI 941 (insn_list:REG_DEP_ANTI 942 (insn_list:REG_DEP_ANTI 1096 (insn_list:REG_DEP_ANTI 957 (insn_list:REG_DEP_ANTI 958 (insn_list:REG_DEP_ANTI 959 (insn_list:REG_DEP_ANTI 962 (insn_list:REG_DEP_ANTI 963 (insn_list:REG_DEP_TRUE 964 (insn_list:REG_DEP_ANTI 56 (insn_list:REG_DEP_ANTI 858 (insn_list:REG_DEP_ANTI 875 (insn_list:REG_DEP_ANTI 892 (insn_list:REG_DEP_ANTI 909 (insn_list:REG_DEP_ANTI 926 (insn_list:REG_DEP_ANTI 943 (insn_list:REG_DEP_ANTI 960 (nil)))))))))))))))))))))))))))))))))))))))))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 9000 [0x2328])
            (nil))))
;; End of basic block 16, registers live:
 1 [dx] 4 [si] 7 [sp] 22 [xmm1] 42 [r13] 43 [r14] 44 [r15]

(note:HI 132 965 1160 NOTE_INSN_LOOP_BEG)

(note 1160 132 62 17 ( hy (expr_list:REG_DEP_TRUE (reg/v/f:DI 42 r13 [orig:68 hy ] [68])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 17, registers live: 7 [sp] 42 [r13] 43 [r14] 44 [r15]
(code_label:HI 62 1160 63 17 451 "" [3 uses])

(note:HI 63 62 64 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(note:HI 64 63 65 17 ("./CppStatUtilities.cc") 429)

(insn:TI 65 64 66 17 ./CppStatUtilities.cc:429 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 43 r14 [orig:76 xSize ] [76])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (nil)
    (nil))

(jump_insn:TI 66 65 135 17 ./CppStatUtilities.cc:429 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 93)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 65 (nil))
    (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
            (nil))))
;; End of basic block 17, registers live:
 7 [sp] 42 [r13] 43 [r14] 44 [r15]

(note:HI 135 66 68 NOTE_INSN_LOOP_END)

;; Start of basic block 18, registers live: 7 [sp] 42 [r13] 43 [r14] 44 [r15]
(note:HI 68 135 139 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(note:HI 139 68 467 18 NOTE_INSN_DELETED)

(note:HI 467 139 475 18 NOTE_INSN_DELETED)

(note:HI 475 467 478 18 NOTE_INSN_DELETED)

(note:HI 478 475 481 18 NOTE_INSN_DELETED)

(note:HI 481 478 483 18 NOTE_INSN_DELETED)

(note:HI 483 481 1073 18 NOTE_INSN_DELETED)

(insn:TI 1073 483 1098 18 ./CppStatUtilities.cc:430 (set (reg:DI 37 r8)
        (mem/f/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 16 [0x10])) [37 x+0 S8 A8])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 1098 1073 487 18 (set (reg:SI 6 bp [117])
        (subreg:SI (plus:DI (reg:DI 43 r14 [orig:76 xSize ] [76])
                (const_int -1 [0xffffffffffffffff])) 0)) 194 {*lea_1_rex64} (nil)
    (nil))

(insn 487 1098 1161 18 ./CppStatUtilities.cc:429 (set (reg/v:SI 41 r12 [orig:165 i ] [165])
        (const_int 1 [0x1])) 40 {*movsi_1} (nil)
    (nil))

(note 1161 487 469 18 ( i (expr_list:REG_DEP_TRUE (reg/v:SI 41 r12 [orig:165 i ] [165])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 469 1161 473 18 (parallel [
            (set (reg:SI 6 bp [117])
                (and:SI (reg:SI 6 bp [117])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) 299 {*andsi_1} (insn_list:REG_DEP_TRUE 1098 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 473 469 474 18 ./CppStatUtilities.cc:430 (set (reg:DF 21 xmm0 [91])
        (mem:DF (reg:DI 37 r8) [3 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 1073 (nil))
    (expr_list:REG_DEAD (reg:DI 37 r8)
        (nil)))

(insn:TI 474 473 476 18 ./CppStatUtilities.cc:430 (set (reg:DF 21 xmm0 [91])
        (minus:DF (reg:DF 21 xmm0 [91])
            (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                    (const_int 24 [0x18])) [36 xmin+0 S8 A8]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 473 (nil))
    (nil))

(insn:TI 476 474 477 18 ./CppStatUtilities.cc:430 (set (reg:DF 21 xmm0)
        (div:DF (reg:DF 21 xmm0 [91])
            (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                    (const_int 40 [0x28])) [34 dx+0 S8 A8]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 474 (nil))
    (nil))

(call_insn/u:TI 477 476 1162 18 ./CppStatUtilities.cc:430 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("floor") [flags 0x41] <function_decl 0x2b5eb3c39300 floor>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_ANTI 473 (insn_list:REG_DEP_OUTPUT 1073 (insn_list:REG_DEP_TRUE 476 (nil))))
    (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DF 21 xmm0))
        (nil)))

(note 1162 477 479 18 ( i (expr_list:REG_DEP_TRUE (reg:SI 3 bx [orig:160 i ] [160])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 479 1162 1075 18 ./CppStatUtilities.cc:430 (set (reg:SI 0 ax [93])
        (fix:SI (reg:DF 21 xmm0))) 145 {fix_truncdfsi_sse} (insn_list:REG_DEP_TRUE 477 (nil))
    (expr_list:REG_DEAD (reg:DF 21 xmm0)
        (nil)))

(insn 1075 479 1163 18 ./CppStatUtilities.cc:429 (set (reg/f:DI 3 bx [orig:166 ivtmp.659 ] [166])
        (mem/f/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 16 [0x10])) [37 x+0 S8 A8])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 477 (nil))
    (nil))

(note 1163 1075 488 18 ( i (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 488 1163 489 18 ./CppStatUtilities.cc:429 (parallel [
            (set (reg/f:DI 3 bx [orig:166 ivtmp.659 ] [166])
                (plus:DI (reg/f:DI 3 bx [orig:166 ivtmp.659 ] [166])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_TRUE 1075 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 489 488 480 18 ./CppStatUtilities.cc:429 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 41 r12 [orig:165 i ] [165])
            (reg/v:SI 43 r14 [orig:76 xSize ] [76]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_OUTPUT 469 (insn_list:REG_DEP_OUTPUT 477 (insn_list:REG_DEP_OUTPUT 488 (insn_list:REG_DEP_TRUE 487 (nil)))))
    (nil))

(insn:TI 480 489 482 18 ./CppStatUtilities.cc:430 (set (reg:DI 0 ax [94])
        (sign_extend:DI (reg:SI 0 ax [93]))) 115 {extendsidi2_rex64} (insn_list:REG_DEP_TRUE 479 (nil))
    (nil))

(insn:TI 482 480 1074 18 ./CppStatUtilities.cc:430 (set (reg:DI 5 di [orig:72 D.35062 ] [72])
        (plus:DI (mult:DI (reg:DI 0 ax [94])
                (const_int 8 [0x8]))
            (reg/v/f:DI 42 r13 [orig:68 hy ] [68]))) 196 {*lea_2_rex64} (insn_list:REG_DEP_OUTPUT 477 (insn_list:REG_DEP_TRUE 480 (nil)))
    (expr_list:REG_DEAD (reg:DI 0 ax [94])
        (nil)))

(insn:TI 1074 482 484 18 ./CppStatUtilities.cc:430 (set (reg:DF 22 xmm1 [98])
        (mem:DF (reg:DI 5 di [orig:72 D.35062 ] [72]) [3 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 482 (insn_list:REG_DEP_ANTI 477 (nil)))
    (nil))

(insn:TI 484 1074 485 18 ./CppStatUtilities.cc:430 (set (reg:DF 22 xmm1 [98])
        (plus:DF (reg:DF 22 xmm1 [98])
            (mem/u/c/i:DF (symbol_ref/u:DI ("*.LC8") [flags 0x2]) [3 S8 A64]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 1074 (insn_list:REG_DEP_ANTI 477 (nil)))
    (expr_list:REG_EQUIV (mem:DF (reg:DI 0 ax [orig:72 D.35062 ] [72]) [3 S8 A64])
        (nil)))

(insn:TI 485 484 490 18 ./CppStatUtilities.cc:430 (set (mem:DF (reg:DI 5 di [orig:72 D.35062 ] [72]) [3 S8 A64])
        (reg:DF 22 xmm1 [98])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 484 (insn_list:REG_DEP_TRUE 482 (insn_list:REG_DEP_ANTI 473 (insn_list:REG_DEP_ANTI 477 (insn_list:REG_DEP_ANTI 1074 (nil))))))
    (expr_list:REG_DEAD (reg:DF 22 xmm1 [98])
        (expr_list:REG_DEAD (reg:DI 5 di [orig:72 D.35062 ] [72])
            (nil))))

(jump_insn 490 485 590 18 ./CppStatUtilities.cc:429 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 93)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 1098 (insn_list:REG_DEP_ANTI 469 (insn_list:REG_DEP_ANTI 1073 (insn_list:REG_DEP_ANTI 473 (insn_list:REG_DEP_ANTI 474 (insn_list:REG_DEP_ANTI 476 (insn_list:REG_DEP_ANTI 479 (insn_list:REG_DEP_ANTI 480 (insn_list:REG_DEP_ANTI 482 (insn_list:REG_DEP_ANTI 1074 (insn_list:REG_DEP_ANTI 484 (insn_list:REG_DEP_ANTI 487 (insn_list:REG_DEP_ANTI 1075 (insn_list:REG_DEP_ANTI 488 (insn_list:REG_DEP_TRUE 489 (insn_list:REG_DEP_ANTI 477 (insn_list:REG_DEP_ANTI 485 (nil))))))))))))))))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
            (nil))))
;; End of basic block 18, registers live:
 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 19, registers live: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note:HI 590 490 588 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn:TI 588 590 589 19 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 6 bp [117])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (nil)
    (nil))

(jump_insn:TI 589 588 559 19 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 71)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 588 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 2500 [0x9c4])
            (nil))))
;; End of basic block 19, registers live:
 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 20, registers live: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note:HI 559 589 557 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn:TI 557 559 558 20 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 6 bp [117])
            (const_int 1 [0x1]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 558 557 528 20 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1051)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 557 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 3333 [0xd05])
            (nil))))
;; End of basic block 20, registers live:
 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 21, registers live: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note:HI 528 558 526 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn:TI 526 528 527 21 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 6 bp [117])
            (const_int 2 [0x2]))) 5 {*cmpsi_1_insn} (nil)
    (expr_list:REG_DEAD (reg:SI 6 bp [117])
        (nil)))

(jump_insn:TI 527 526 518 21 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1052)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 526 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 21, registers live:
 3 [bx] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 22, registers live: 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note:HI 518 527 502 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(note:HI 502 518 505 22 NOTE_INSN_DELETED)

(note:HI 505 502 508 22 NOTE_INSN_DELETED)

(note:HI 508 505 510 22 NOTE_INSN_DELETED)

(note:HI 510 508 1076 22 NOTE_INSN_DELETED)

(insn:TI 1076 510 514 22 ./CppStatUtilities.cc:430 (set (reg:DI 38 r9)
        (mem/f/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 16 [0x10])) [37 x+0 S8 A8])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 514 1076 1164 22 ./CppStatUtilities.cc:429 (set (strict_low_part (reg:QI 41 r12))
        (const_int 2 [0x2])) 58 {*movstrictqi_1} (nil)
    (expr_list:REG_EQUAL (const_int 2 [0x2])
        (nil)))

(note 1164 514 500 22 ( i (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 500 1164 501 22 ./CppStatUtilities.cc:430 (set (reg:DF 21 xmm0 [259])
        (mem:DF (plus:DI (reg:DI 38 r9)
                (const_int 8 [0x8])) [3 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 1076 (nil))
    (expr_list:REG_DEAD (reg:DI 38 r9)
        (nil)))

(insn:TI 501 500 503 22 ./CppStatUtilities.cc:430 (set (reg:DF 21 xmm0 [259])
        (minus:DF (reg:DF 21 xmm0 [259])
            (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                    (const_int 24 [0x18])) [36 xmin+0 S8 A8]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 500 (nil))
    (nil))

(insn:TI 503 501 504 22 ./CppStatUtilities.cc:430 (set (reg:DF 21 xmm0)
        (div:DF (reg:DF 21 xmm0 [259])
            (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                    (const_int 40 [0x28])) [34 dx+0 S8 A8]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 501 (nil))
    (nil))

(call_insn/u:TI 504 503 506 22 ./CppStatUtilities.cc:430 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("floor") [flags 0x41] <function_decl 0x2b5eb3c39300 floor>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_ANTI 500 (insn_list:REG_DEP_OUTPUT 1076 (insn_list:REG_DEP_TRUE 503 (nil))))
    (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DF 21 xmm0))
        (nil)))

(insn:TI 506 504 1078 22 ./CppStatUtilities.cc:430 (set (reg:SI 0 ax [263])
        (fix:SI (reg:DF 21 xmm0))) 145 {fix_truncdfsi_sse} (insn_list:REG_DEP_TRUE 504 (nil))
    (expr_list:REG_DEAD (reg:DF 21 xmm0)
        (nil)))

(insn 1078 506 515 22 ./CppStatUtilities.cc:429 (set (reg/f:DI 3 bx [orig:166 ivtmp.659 ] [166])
        (mem/f/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 16 [0x10])) [37 x+0 S8 A8])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 504 (nil))
    (nil))

(insn:TI 515 1078 507 22 ./CppStatUtilities.cc:429 (parallel [
            (set (reg/f:DI 3 bx [orig:166 ivtmp.659 ] [166])
                (plus:DI (reg/f:DI 3 bx [orig:166 ivtmp.659 ] [166])
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_TRUE 1078 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 507 515 509 22 ./CppStatUtilities.cc:430 (set (reg:DI 0 ax [264])
        (sign_extend:DI (reg:SI 0 ax [263]))) 115 {extendsidi2_rex64} (insn_list:REG_DEP_TRUE 506 (nil))
    (nil))

(insn:TI 509 507 1077 22 ./CppStatUtilities.cc:430 (set (reg:DI 6 bp [orig:266 D.35062 ] [266])
        (plus:DI (mult:DI (reg:DI 0 ax [264])
                (const_int 8 [0x8]))
            (reg/v/f:DI 42 r13 [orig:68 hy ] [68]))) 196 {*lea_2_rex64} (insn_list:REG_DEP_TRUE 507 (nil))
    (expr_list:REG_DEAD (reg:DI 0 ax [264])
        (nil)))

(insn:TI 1077 509 511 22 ./CppStatUtilities.cc:430 (set (reg:DF 25 xmm4 [268])
        (mem:DF (reg:DI 6 bp [orig:266 D.35062 ] [266]) [3 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 509 (insn_list:REG_DEP_ANTI 504 (nil)))
    (nil))

(insn:TI 511 1077 512 22 ./CppStatUtilities.cc:430 (set (reg:DF 25 xmm4 [268])
        (plus:DF (reg:DF 25 xmm4 [268])
            (mem/u/c/i:DF (symbol_ref/u:DI ("*.LC8") [flags 0x2]) [3 S8 A64]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 1077 (insn_list:REG_DEP_ANTI 504 (nil)))
    (expr_list:REG_EQUIV (mem:DF (reg:DI 0 ax [orig:266 D.35062 ] [266]) [3 S8 A64])
        (nil)))

(insn:TI 512 511 1165 22 ./CppStatUtilities.cc:430 (set (mem:DF (reg:DI 6 bp [orig:266 D.35062 ] [266]) [3 S8 A64])
        (reg:DF 25 xmm4 [268])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 511 (insn_list:REG_DEP_TRUE 509 (insn_list:REG_DEP_ANTI 500 (insn_list:REG_DEP_ANTI 504 (insn_list:REG_DEP_ANTI 1077 (nil))))))
    (expr_list:REG_DEAD (reg:DF 25 xmm4 [268])
        (expr_list:REG_DEAD (reg:DI 6 bp [orig:266 D.35062 ] [266])
            (nil))))
;; End of basic block 22, registers live:
 3 [bx] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

(note 1165 512 1052 23 ( i (expr_list:REG_DEP_TRUE (reg/v:SI 41 r12 [orig:165 i ] [165])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 23, registers live: 3 [bx] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(code_label:HI 1052 1165 549 23 538 "" [1 uses])

(note:HI 549 1052 533 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(note:HI 533 549 536 23 NOTE_INSN_DELETED)

(note:HI 536 533 539 23 NOTE_INSN_DELETED)

(note:HI 539 536 541 23 NOTE_INSN_DELETED)

(note:HI 541 539 531 23 NOTE_INSN_DELETED)

(insn:TI 531 541 545 23 ./CppStatUtilities.cc:430 (set (reg:DF 21 xmm0 [269])
        (mem:DF (reg/f:DI 3 bx [orig:166 ivtmp.659 ] [166]) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn 545 531 546 23 ./CppStatUtilities.cc:429 (parallel [
            (set (reg/v:SI 41 r12 [orig:165 i ] [165])
                (plus:SI (reg/v:SI 41 r12 [orig:165 i ] [165])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 546 545 532 23 ./CppStatUtilities.cc:429 (parallel [
            (set (reg/f:DI 3 bx [orig:166 ivtmp.659 ] [166])
                (plus:DI (reg/f:DI 3 bx [orig:166 ivtmp.659 ] [166])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 531 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 532 546 534 23 ./CppStatUtilities.cc:430 (set (reg:DF 21 xmm0 [269])
        (minus:DF (reg:DF 21 xmm0 [269])
            (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                    (const_int 24 [0x18])) [36 xmin+0 S8 A8]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 531 (nil))
    (nil))

(insn:TI 534 532 535 23 ./CppStatUtilities.cc:430 (set (reg:DF 21 xmm0)
        (div:DF (reg:DF 21 xmm0 [269])
            (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                    (const_int 40 [0x28])) [34 dx+0 S8 A8]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 532 (nil))
    (nil))

(call_insn/u:TI 535 534 537 23 ./CppStatUtilities.cc:430 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("floor") [flags 0x41] <function_decl 0x2b5eb3c39300 floor>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_TRUE 534 (nil))
    (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DF 21 xmm0))
        (nil)))

(insn:TI 537 535 538 23 ./CppStatUtilities.cc:430 (set (reg:SI 0 ax [273])
        (fix:SI (reg:DF 21 xmm0))) 145 {fix_truncdfsi_sse} (insn_list:REG_DEP_TRUE 535 (nil))
    (expr_list:REG_DEAD (reg:DF 21 xmm0)
        (nil)))

(insn:TI 538 537 540 23 ./CppStatUtilities.cc:430 (set (reg:DI 0 ax [274])
        (sign_extend:DI (reg:SI 0 ax [273]))) 115 {extendsidi2_rex64} (insn_list:REG_DEP_TRUE 537 (nil))
    (nil))

(insn:TI 540 538 1079 23 ./CppStatUtilities.cc:430 (set (reg:DI 39 r10 [orig:276 D.35062 ] [276])
        (plus:DI (mult:DI (reg:DI 0 ax [274])
                (const_int 8 [0x8]))
            (reg/v/f:DI 42 r13 [orig:68 hy ] [68]))) 196 {*lea_2_rex64} (insn_list:REG_DEP_OUTPUT 535 (insn_list:REG_DEP_TRUE 538 (nil)))
    (expr_list:REG_DEAD (reg:DI 0 ax [274])
        (nil)))

(insn:TI 1079 540 542 23 ./CppStatUtilities.cc:430 (set (reg:DF 26 xmm5 [278])
        (mem:DF (reg:DI 39 r10 [orig:276 D.35062 ] [276]) [3 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 540 (insn_list:REG_DEP_ANTI 535 (nil)))
    (nil))

(insn:TI 542 1079 543 23 ./CppStatUtilities.cc:430 (set (reg:DF 26 xmm5 [278])
        (plus:DF (reg:DF 26 xmm5 [278])
            (mem/u/c/i:DF (symbol_ref/u:DI ("*.LC8") [flags 0x2]) [3 S8 A64]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 1079 (insn_list:REG_DEP_ANTI 535 (nil)))
    (expr_list:REG_EQUIV (mem:DF (reg:DI 0 ax [orig:276 D.35062 ] [276]) [3 S8 A64])
        (nil)))

(insn:TI 543 542 1051 23 ./CppStatUtilities.cc:430 (set (mem:DF (reg:DI 39 r10 [orig:276 D.35062 ] [276]) [3 S8 A64])
        (reg:DF 26 xmm5 [278])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 540 (insn_list:REG_DEP_TRUE 542 (insn_list:REG_DEP_ANTI 531 (insn_list:REG_DEP_ANTI 535 (insn_list:REG_DEP_ANTI 1079 (nil))))))
    (expr_list:REG_DEAD (reg:DF 26 xmm5 [278])
        (expr_list:REG_DEAD (reg:DI 39 r10 [orig:276 D.35062 ] [276])
            (nil))))
;; End of basic block 23, registers live:
 3 [bx] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 24, registers live: 3 [bx] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(code_label:HI 1051 543 580 24 537 "" [1 uses])

(note:HI 580 1051 564 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(note:HI 564 580 567 24 NOTE_INSN_DELETED)

(note:HI 567 564 570 24 NOTE_INSN_DELETED)

(note:HI 570 567 572 24 NOTE_INSN_DELETED)

(note:HI 572 570 562 24 NOTE_INSN_DELETED)

(insn:TI 562 572 576 24 ./CppStatUtilities.cc:430 (set (reg:DF 21 xmm0 [279])
        (mem:DF (reg/f:DI 3 bx [orig:166 ivtmp.659 ] [166]) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn 576 562 577 24 ./CppStatUtilities.cc:429 (parallel [
            (set (reg/v:SI 41 r12 [orig:165 i ] [165])
                (plus:SI (reg/v:SI 41 r12 [orig:165 i ] [165])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 577 576 563 24 ./CppStatUtilities.cc:429 (parallel [
            (set (reg/f:DI 3 bx [orig:166 ivtmp.659 ] [166])
                (plus:DI (reg/f:DI 3 bx [orig:166 ivtmp.659 ] [166])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 562 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 563 577 565 24 ./CppStatUtilities.cc:430 (set (reg:DF 21 xmm0 [279])
        (minus:DF (reg:DF 21 xmm0 [279])
            (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                    (const_int 24 [0x18])) [36 xmin+0 S8 A8]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 562 (nil))
    (nil))

(insn:TI 565 563 566 24 ./CppStatUtilities.cc:430 (set (reg:DF 21 xmm0)
        (div:DF (reg:DF 21 xmm0 [279])
            (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                    (const_int 40 [0x28])) [34 dx+0 S8 A8]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 563 (nil))
    (nil))

(call_insn/u:TI 566 565 568 24 ./CppStatUtilities.cc:430 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("floor") [flags 0x41] <function_decl 0x2b5eb3c39300 floor>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_TRUE 565 (nil))
    (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DF 21 xmm0))
        (nil)))

(insn:TI 568 566 578 24 ./CppStatUtilities.cc:430 (set (reg:SI 0 ax [283])
        (fix:SI (reg:DF 21 xmm0))) 145 {fix_truncdfsi_sse} (insn_list:REG_DEP_TRUE 566 (nil))
    (expr_list:REG_DEAD (reg:DF 21 xmm0)
        (nil)))

(insn 578 568 569 24 ./CppStatUtilities.cc:429 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 41 r12 [orig:165 i ] [165])
            (reg/v:SI 43 r14 [orig:76 xSize ] [76]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_OUTPUT 566 (insn_list:REG_DEP_OUTPUT 577 (insn_list:REG_DEP_TRUE 576 (nil))))
    (nil))

(insn:TI 569 578 571 24 ./CppStatUtilities.cc:430 (set (reg:DI 0 ax [284])
        (sign_extend:DI (reg:SI 0 ax [283]))) 115 {extendsidi2_rex64} (insn_list:REG_DEP_TRUE 568 (nil))
    (nil))

(insn:TI 571 569 1080 24 ./CppStatUtilities.cc:430 (set (reg:DI 40 r11 [orig:286 D.35062 ] [286])
        (plus:DI (mult:DI (reg:DI 0 ax [284])
                (const_int 8 [0x8]))
            (reg/v/f:DI 42 r13 [orig:68 hy ] [68]))) 196 {*lea_2_rex64} (insn_list:REG_DEP_OUTPUT 566 (insn_list:REG_DEP_TRUE 569 (nil)))
    (expr_list:REG_DEAD (reg:DI 0 ax [284])
        (nil)))

(insn:TI 1080 571 573 24 ./CppStatUtilities.cc:430 (set (reg:DF 27 xmm6 [288])
        (mem:DF (reg:DI 40 r11 [orig:286 D.35062 ] [286]) [3 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 571 (insn_list:REG_DEP_ANTI 566 (nil)))
    (nil))

(insn:TI 573 1080 574 24 ./CppStatUtilities.cc:430 (set (reg:DF 27 xmm6 [288])
        (plus:DF (reg:DF 27 xmm6 [288])
            (mem/u/c/i:DF (symbol_ref/u:DI ("*.LC8") [flags 0x2]) [3 S8 A64]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 1080 (insn_list:REG_DEP_ANTI 566 (nil)))
    (expr_list:REG_EQUIV (mem:DF (reg:DI 0 ax [orig:286 D.35062 ] [286]) [3 S8 A64])
        (nil)))

(insn:TI 574 573 579 24 ./CppStatUtilities.cc:430 (set (mem:DF (reg:DI 40 r11 [orig:286 D.35062 ] [286]) [3 S8 A64])
        (reg:DF 27 xmm6 [288])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 571 (insn_list:REG_DEP_TRUE 573 (insn_list:REG_DEP_ANTI 562 (insn_list:REG_DEP_ANTI 566 (insn_list:REG_DEP_ANTI 1080 (nil))))))
    (expr_list:REG_DEAD (reg:DF 27 xmm6 [288])
        (expr_list:REG_DEAD (reg:DI 40 r11 [orig:286 D.35062 ] [286])
            (nil))))

(jump_insn 579 574 71 24 ./CppStatUtilities.cc:429 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 93)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 562 (insn_list:REG_DEP_ANTI 563 (insn_list:REG_DEP_ANTI 565 (insn_list:REG_DEP_ANTI 568 (insn_list:REG_DEP_ANTI 569 (insn_list:REG_DEP_ANTI 571 (insn_list:REG_DEP_ANTI 1080 (insn_list:REG_DEP_ANTI 573 (insn_list:REG_DEP_ANTI 576 (insn_list:REG_DEP_ANTI 577 (insn_list:REG_DEP_TRUE 578 (insn_list:REG_DEP_ANTI 566 (insn_list:REG_DEP_ANTI 574 (nil))))))))))))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
            (nil))))
;; End of basic block 24, registers live:
 3 [bx] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 25, registers live: 3 [bx] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(code_label:HI 71 579 72 25 456 "" [2 uses])

(note:HI 72 71 76 25 [bb 25] NOTE_INSN_BASIC_BLOCK)

(note:HI 76 72 79 25 NOTE_INSN_DELETED)

(note:HI 79 76 82 25 NOTE_INSN_DELETED)

(note:HI 82 79 84 25 NOTE_INSN_DELETED)

(note:HI 84 82 595 25 NOTE_INSN_DELETED)

(note:HI 595 84 598 25 NOTE_INSN_DELETED)

(note:HI 598 595 601 25 NOTE_INSN_DELETED)

(note:HI 601 598 603 25 NOTE_INSN_DELETED)

(note:HI 603 601 621 25 NOTE_INSN_DELETED)

(note:HI 621 603 624 25 NOTE_INSN_DELETED)

(note:HI 624 621 627 25 NOTE_INSN_DELETED)

(note:HI 627 624 629 25 NOTE_INSN_DELETED)

(note:HI 629 627 647 25 NOTE_INSN_DELETED)

(note:HI 647 629 650 25 NOTE_INSN_DELETED)

(note:HI 650 647 653 25 NOTE_INSN_DELETED)

(note:HI 653 650 655 25 NOTE_INSN_DELETED)

(note:HI 655 653 74 25 NOTE_INSN_DELETED)

(insn:TI 74 655 659 25 ./CppStatUtilities.cc:430 (set (reg:DF 21 xmm0 [167])
        (mem:DF (reg/f:DI 3 bx [orig:166 ivtmp.659 ] [166]) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn 659 74 75 25 ./CppStatUtilities.cc:429 (parallel [
            (set (reg/v:SI 41 r12 [orig:165 i ] [165])
                (plus:SI (reg/v:SI 41 r12 [orig:165 i ] [165])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 75 659 77 25 ./CppStatUtilities.cc:430 (set (reg:DF 21 xmm0 [167])
        (minus:DF (reg:DF 21 xmm0 [167])
            (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                    (const_int 24 [0x18])) [36 xmin+0 S8 A8]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 74 (nil))
    (nil))

(insn:TI 77 75 78 25 ./CppStatUtilities.cc:430 (set (reg:DF 21 xmm0)
        (div:DF (reg:DF 21 xmm0 [167])
            (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                    (const_int 40 [0x28])) [34 dx+0 S8 A8]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 75 (nil))
    (nil))

(call_insn/u:TI 78 77 80 25 ./CppStatUtilities.cc:430 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("floor") [flags 0x41] <function_decl 0x2b5eb3c39300 floor>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_TRUE 77 (nil))
    (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DF 21 xmm0))
        (nil)))

(insn:TI 80 78 81 25 ./CppStatUtilities.cc:430 (set (reg:SI 0 ax [171])
        (fix:SI (reg:DF 21 xmm0))) 145 {fix_truncdfsi_sse} (insn_list:REG_DEP_TRUE 78 (nil))
    (expr_list:REG_DEAD (reg:DF 21 xmm0)
        (nil)))

(insn:TI 81 80 83 25 ./CppStatUtilities.cc:430 (set (reg:DI 0 ax [172])
        (sign_extend:DI (reg:SI 0 ax [171]))) 115 {extendsidi2_rex64} (insn_list:REG_DEP_TRUE 80 (nil))
    (nil))

(insn:TI 83 81 1081 25 ./CppStatUtilities.cc:430 (set (reg:DI 5 di [orig:174 D.35062 ] [174])
        (plus:DI (mult:DI (reg:DI 0 ax [172])
                (const_int 8 [0x8]))
            (reg/v/f:DI 42 r13 [orig:68 hy ] [68]))) 196 {*lea_2_rex64} (insn_list:REG_DEP_OUTPUT 78 (insn_list:REG_DEP_TRUE 81 (nil)))
    (expr_list:REG_DEAD (reg:DI 0 ax [172])
        (nil)))

(insn:TI 1081 83 86 25 ./CppStatUtilities.cc:430 (set (reg:DF 47 xmm10 [176])
        (mem:DF (reg:DI 5 di [orig:174 D.35062 ] [174]) [3 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 83 (insn_list:REG_DEP_ANTI 78 (nil)))
    (nil))

(insn:TI 86 1081 87 25 ./CppStatUtilities.cc:430 (set (reg:DF 47 xmm10 [176])
        (plus:DF (reg:DF 47 xmm10 [176])
            (mem/u/c/i:DF (symbol_ref/u:DI ("*.LC8") [flags 0x2]) [3 S8 A64]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 1081 (insn_list:REG_DEP_ANTI 78 (nil)))
    (expr_list:REG_EQUIV (mem:DF (reg:DI 0 ax [orig:174 D.35062 ] [174]) [3 S8 A64])
        (nil)))

(insn:TI 87 86 593 25 ./CppStatUtilities.cc:430 (set (mem:DF (reg:DI 5 di [orig:174 D.35062 ] [174]) [3 S8 A64])
        (reg:DF 47 xmm10 [176])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 86 (insn_list:REG_DEP_TRUE 83 (insn_list:REG_DEP_ANTI 74 (insn_list:REG_DEP_ANTI 78 (insn_list:REG_DEP_ANTI 1081 (nil))))))
    (expr_list:REG_DEAD (reg:DF 47 xmm10 [176])
        (expr_list:REG_DEAD (reg:DI 5 di [orig:174 D.35062 ] [174])
            (nil))))

(insn:TI 593 87 594 25 ./CppStatUtilities.cc:430 (set (reg:DF 21 xmm0 [179])
        (mem:DF (plus:DI (reg/f:DI 3 bx [orig:166 ivtmp.659 ] [166])
                (const_int 8 [0x8])) [3 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_ANTI 80 (insn_list:REG_DEP_ANTI 78 (insn_list:REG_DEP_TRUE 87 (nil))))
    (nil))

(insn:TI 594 593 596 25 ./CppStatUtilities.cc:430 (set (reg:DF 21 xmm0 [179])
        (minus:DF (reg:DF 21 xmm0 [179])
            (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                    (const_int 24 [0x18])) [36 xmin+0 S8 A8]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 593 (insn_list:REG_DEP_ANTI 78 (nil)))
    (nil))

(insn:TI 596 594 597 25 ./CppStatUtilities.cc:430 (set (reg:DF 21 xmm0)
        (div:DF (reg:DF 21 xmm0 [179])
            (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                    (const_int 40 [0x28])) [34 dx+0 S8 A8]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 594 (insn_list:REG_DEP_ANTI 78 (nil)))
    (nil))

(call_insn/u:TI 597 596 599 25 ./CppStatUtilities.cc:430 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("floor") [flags 0x41] <function_decl 0x2b5eb3c39300 floor>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_OUTPUT 86 (insn_list:REG_DEP_ANTI 1081 (insn_list:REG_DEP_ANTI 83 (insn_list:REG_DEP_OUTPUT 81 (insn_list:REG_DEP_TRUE 596 (insn_list:REG_DEP_ANTI 78 (insn_list:REG_DEP_TRUE 87 (nil))))))))
    (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DF 21 xmm0))
        (nil)))

(insn:TI 599 597 600 25 ./CppStatUtilities.cc:430 (set (reg:SI 0 ax [183])
        (fix:SI (reg:DF 21 xmm0))) 145 {fix_truncdfsi_sse} (insn_list:REG_DEP_ANTI 83 (insn_list:REG_DEP_OUTPUT 81 (insn_list:REG_DEP_TRUE 597 (nil))))
    (expr_list:REG_DEAD (reg:DF 21 xmm0)
        (nil)))

(insn:TI 600 599 602 25 ./CppStatUtilities.cc:430 (set (reg:DI 0 ax [184])
        (sign_extend:DI (reg:SI 0 ax [183]))) 115 {extendsidi2_rex64} (insn_list:REG_DEP_TRUE 599 (nil))
    (nil))

(insn:TI 602 600 1082 25 ./CppStatUtilities.cc:430 (set (reg:DI 4 si [orig:186 D.35062 ] [186])
        (plus:DI (mult:DI (reg:DI 0 ax [184])
                (const_int 8 [0x8]))
            (reg/v/f:DI 42 r13 [orig:68 hy ] [68]))) 196 {*lea_2_rex64} (insn_list:REG_DEP_OUTPUT 78 (insn_list:REG_DEP_OUTPUT 597 (insn_list:REG_DEP_TRUE 600 (nil))))
    (expr_list:REG_DEAD (reg:DI 0 ax [184])
        (nil)))

(insn:TI 1082 602 604 25 ./CppStatUtilities.cc:430 (set (reg:DF 46 xmm9 [188])
        (mem:DF (reg:DI 4 si [orig:186 D.35062 ] [186]) [3 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_OUTPUT 78 (insn_list:REG_DEP_TRUE 602 (insn_list:REG_DEP_ANTI 597 (nil))))
    (nil))

(insn:TI 604 1082 605 25 ./CppStatUtilities.cc:430 (set (reg:DF 46 xmm9 [188])
        (plus:DF (reg:DF 46 xmm9 [188])
            (mem/u/c/i:DF (symbol_ref/u:DI ("*.LC8") [flags 0x2]) [3 S8 A64]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 1082 (insn_list:REG_DEP_ANTI 597 (nil)))
    (expr_list:REG_EQUIV (mem:DF (reg:DI 0 ax [orig:186 D.35062 ] [186]) [3 S8 A64])
        (nil)))

(insn:TI 605 604 619 25 ./CppStatUtilities.cc:430 (set (mem:DF (reg:DI 4 si [orig:186 D.35062 ] [186]) [3 S8 A64])
        (reg:DF 46 xmm9 [188])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 604 (insn_list:REG_DEP_TRUE 602 (insn_list:REG_DEP_ANTI 74 (insn_list:REG_DEP_ANTI 78 (insn_list:REG_DEP_ANTI 1081 (insn_list:REG_DEP_ANTI 593 (insn_list:REG_DEP_ANTI 597 (insn_list:REG_DEP_ANTI 1082 (nil)))))))))
    (expr_list:REG_DEAD (reg:DF 46 xmm9 [188])
        (expr_list:REG_DEAD (reg:DI 4 si [orig:186 D.35062 ] [186])
            (nil))))

(insn:TI 619 605 620 25 ./CppStatUtilities.cc:430 (set (reg:DF 21 xmm0 [191])
        (mem:DF (plus:DI (reg/f:DI 3 bx [orig:166 ivtmp.659 ] [166])
                (const_int 16 [0x10])) [3 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_ANTI 599 (insn_list:REG_DEP_ANTI 597 (insn_list:REG_DEP_TRUE 605 (nil))))
    (nil))

(insn:TI 620 619 622 25 ./CppStatUtilities.cc:430 (set (reg:DF 21 xmm0 [191])
        (minus:DF (reg:DF 21 xmm0 [191])
            (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                    (const_int 24 [0x18])) [36 xmin+0 S8 A8]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 619 (insn_list:REG_DEP_ANTI 597 (nil)))
    (nil))

(insn:TI 622 620 623 25 ./CppStatUtilities.cc:430 (set (reg:DF 21 xmm0)
        (div:DF (reg:DF 21 xmm0 [191])
            (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                    (const_int 40 [0x28])) [34 dx+0 S8 A8]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 620 (insn_list:REG_DEP_ANTI 597 (nil)))
    (nil))

(call_insn/u:TI 623 622 625 25 ./CppStatUtilities.cc:430 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("floor") [flags 0x41] <function_decl 0x2b5eb3c39300 floor>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_OUTPUT 86 (insn_list:REG_DEP_OUTPUT 604 (insn_list:REG_DEP_ANTI 1081 (insn_list:REG_DEP_ANTI 87 (insn_list:REG_DEP_OUTPUT 83 (insn_list:REG_DEP_ANTI 1082 (insn_list:REG_DEP_ANTI 602 (insn_list:REG_DEP_OUTPUT 600 (insn_list:REG_DEP_TRUE 622 (insn_list:REG_DEP_ANTI 597 (insn_list:REG_DEP_TRUE 605 (nil))))))))))))
    (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DF 21 xmm0))
        (nil)))

(insn:TI 625 623 626 25 ./CppStatUtilities.cc:430 (set (reg:SI 0 ax [195])
        (fix:SI (reg:DF 21 xmm0))) 145 {fix_truncdfsi_sse} (insn_list:REG_DEP_ANTI 602 (insn_list:REG_DEP_OUTPUT 600 (insn_list:REG_DEP_TRUE 623 (nil))))
    (expr_list:REG_DEAD (reg:DF 21 xmm0)
        (nil)))

(insn:TI 626 625 628 25 ./CppStatUtilities.cc:430 (set (reg:DI 0 ax [196])
        (sign_extend:DI (reg:SI 0 ax [195]))) 115 {extendsidi2_rex64} (insn_list:REG_DEP_TRUE 625 (nil))
    (nil))

(insn:TI 628 626 1083 25 ./CppStatUtilities.cc:430 (set (reg:DI 1 dx [orig:198 D.35062 ] [198])
        (plus:DI (mult:DI (reg:DI 0 ax [196])
                (const_int 8 [0x8]))
            (reg/v/f:DI 42 r13 [orig:68 hy ] [68]))) 196 {*lea_2_rex64} (insn_list:REG_DEP_OUTPUT 78 (insn_list:REG_DEP_OUTPUT 597 (insn_list:REG_DEP_OUTPUT 623 (insn_list:REG_DEP_TRUE 626 (nil)))))
    (expr_list:REG_DEAD (reg:DI 0 ax [196])
        (nil)))

(insn:TI 1083 628 630 25 ./CppStatUtilities.cc:430 (set (reg:DF 45 xmm8 [200])
        (mem:DF (reg:DI 1 dx [orig:198 D.35062 ] [198]) [3 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_OUTPUT 78 (insn_list:REG_DEP_OUTPUT 597 (insn_list:REG_DEP_TRUE 628 (insn_list:REG_DEP_ANTI 623 (nil)))))
    (nil))

(insn:TI 630 1083 631 25 ./CppStatUtilities.cc:430 (set (reg:DF 45 xmm8 [200])
        (plus:DF (reg:DF 45 xmm8 [200])
            (mem/u/c/i:DF (symbol_ref/u:DI ("*.LC8") [flags 0x2]) [3 S8 A64]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 1083 (insn_list:REG_DEP_ANTI 623 (nil)))
    (expr_list:REG_EQUIV (mem:DF (reg:DI 0 ax [orig:198 D.35062 ] [198]) [3 S8 A64])
        (nil)))

(insn:TI 631 630 645 25 ./CppStatUtilities.cc:430 (set (mem:DF (reg:DI 1 dx [orig:198 D.35062 ] [198]) [3 S8 A64])
        (reg:DF 45 xmm8 [200])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 630 (insn_list:REG_DEP_TRUE 628 (insn_list:REG_DEP_ANTI 74 (insn_list:REG_DEP_ANTI 78 (insn_list:REG_DEP_ANTI 1081 (insn_list:REG_DEP_ANTI 593 (insn_list:REG_DEP_ANTI 597 (insn_list:REG_DEP_ANTI 1082 (insn_list:REG_DEP_ANTI 619 (insn_list:REG_DEP_ANTI 623 (insn_list:REG_DEP_ANTI 1083 (nil))))))))))))
    (expr_list:REG_DEAD (reg:DF 45 xmm8 [200])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:198 D.35062 ] [198])
            (nil))))

(insn:TI 645 631 660 25 ./CppStatUtilities.cc:430 (set (reg:DF 21 xmm0 [203])
        (mem:DF (plus:DI (reg/f:DI 3 bx [orig:166 ivtmp.659 ] [166])
                (const_int 24 [0x18])) [3 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_ANTI 625 (insn_list:REG_DEP_ANTI 623 (insn_list:REG_DEP_TRUE 631 (nil))))
    (nil))

(insn 660 645 646 25 ./CppStatUtilities.cc:429 (parallel [
            (set (reg/f:DI 3 bx [orig:166 ivtmp.659 ] [166])
                (plus:DI (reg/f:DI 3 bx [orig:166 ivtmp.659 ] [166])
                    (const_int 32 [0x20])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 74 (insn_list:REG_DEP_ANTI 593 (insn_list:REG_DEP_ANTI 619 (insn_list:REG_DEP_ANTI 645 (nil)))))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 646 660 648 25 ./CppStatUtilities.cc:430 (set (reg:DF 21 xmm0 [203])
        (minus:DF (reg:DF 21 xmm0 [203])
            (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                    (const_int 24 [0x18])) [36 xmin+0 S8 A8]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 645 (insn_list:REG_DEP_ANTI 623 (nil)))
    (nil))

(insn:TI 648 646 649 25 ./CppStatUtilities.cc:430 (set (reg:DF 21 xmm0)
        (div:DF (reg:DF 21 xmm0 [203])
            (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                    (const_int 40 [0x28])) [34 dx+0 S8 A8]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 646 (insn_list:REG_DEP_ANTI 623 (nil)))
    (nil))

(call_insn/u:TI 649 648 651 25 ./CppStatUtilities.cc:430 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("floor") [flags 0x41] <function_decl 0x2b5eb3c39300 floor>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_OUTPUT 86 (insn_list:REG_DEP_OUTPUT 604 (insn_list:REG_DEP_OUTPUT 630 (insn_list:REG_DEP_ANTI 1081 (insn_list:REG_DEP_ANTI 87 (insn_list:REG_DEP_OUTPUT 83 (insn_list:REG_DEP_ANTI 1082 (insn_list:REG_DEP_ANTI 605 (insn_list:REG_DEP_OUTPUT 602 (insn_list:REG_DEP_ANTI 1083 (insn_list:REG_DEP_ANTI 628 (insn_list:REG_DEP_OUTPUT 626 (insn_list:REG_DEP_TRUE 648 (insn_list:REG_DEP_ANTI 623 (insn_list:REG_DEP_TRUE 631 (nil))))))))))))))))
    (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DF 21 xmm0))
        (nil)))

(insn:TI 651 649 661 25 ./CppStatUtilities.cc:430 (set (reg:SI 0 ax [207])
        (fix:SI (reg:DF 21 xmm0))) 145 {fix_truncdfsi_sse} (insn_list:REG_DEP_ANTI 628 (insn_list:REG_DEP_OUTPUT 626 (insn_list:REG_DEP_TRUE 649 (nil))))
    (expr_list:REG_DEAD (reg:DF 21 xmm0)
        (nil)))

(insn 661 651 652 25 ./CppStatUtilities.cc:429 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 41 r12 [orig:165 i ] [165])
            (reg/v:SI 43 r14 [orig:76 xSize ] [76]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_OUTPUT 78 (insn_list:REG_DEP_OUTPUT 597 (insn_list:REG_DEP_OUTPUT 623 (insn_list:REG_DEP_OUTPUT 649 (insn_list:REG_DEP_OUTPUT 660 (insn_list:REG_DEP_TRUE 659 (nil)))))))
    (nil))

(insn:TI 652 661 654 25 ./CppStatUtilities.cc:430 (set (reg:DI 0 ax [208])
        (sign_extend:DI (reg:SI 0 ax [207]))) 115 {extendsidi2_rex64} (insn_list:REG_DEP_TRUE 651 (nil))
    (nil))

(insn:TI 654 652 1084 25 ./CppStatUtilities.cc:430 (set (reg:DI 2 cx [orig:210 D.35062 ] [210])
        (plus:DI (mult:DI (reg:DI 0 ax [208])
                (const_int 8 [0x8]))
            (reg/v/f:DI 42 r13 [orig:68 hy ] [68]))) 196 {*lea_2_rex64} (insn_list:REG_DEP_OUTPUT 78 (insn_list:REG_DEP_OUTPUT 597 (insn_list:REG_DEP_OUTPUT 623 (insn_list:REG_DEP_OUTPUT 649 (insn_list:REG_DEP_TRUE 652 (nil))))))
    (expr_list:REG_DEAD (reg:DI 0 ax [208])
        (nil)))

(insn:TI 1084 654 656 25 ./CppStatUtilities.cc:430 (set (reg:DF 28 xmm7 [212])
        (mem:DF (reg:DI 2 cx [orig:210 D.35062 ] [210]) [3 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_OUTPUT 78 (insn_list:REG_DEP_OUTPUT 597 (insn_list:REG_DEP_OUTPUT 623 (insn_list:REG_DEP_TRUE 654 (insn_list:REG_DEP_ANTI 649 (nil))))))
    (nil))

(insn:TI 656 1084 657 25 ./CppStatUtilities.cc:430 (set (reg:DF 28 xmm7 [212])
        (plus:DF (reg:DF 28 xmm7 [212])
            (mem/u/c/i:DF (symbol_ref/u:DI ("*.LC8") [flags 0x2]) [3 S8 A64]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 1084 (insn_list:REG_DEP_ANTI 649 (nil)))
    (expr_list:REG_EQUIV (mem:DF (reg:DI 0 ax [orig:210 D.35062 ] [210]) [3 S8 A64])
        (nil)))

(insn:TI 657 656 662 25 ./CppStatUtilities.cc:430 (set (mem:DF (reg:DI 2 cx [orig:210 D.35062 ] [210]) [3 S8 A64])
        (reg:DF 28 xmm7 [212])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 656 (insn_list:REG_DEP_TRUE 654 (insn_list:REG_DEP_ANTI 74 (insn_list:REG_DEP_ANTI 78 (insn_list:REG_DEP_ANTI 1081 (insn_list:REG_DEP_ANTI 593 (insn_list:REG_DEP_ANTI 597 (insn_list:REG_DEP_ANTI 1082 (insn_list:REG_DEP_ANTI 619 (insn_list:REG_DEP_ANTI 623 (insn_list:REG_DEP_ANTI 1083 (insn_list:REG_DEP_ANTI 645 (insn_list:REG_DEP_ANTI 649 (insn_list:REG_DEP_ANTI 1084 (nil)))))))))))))))
    (expr_list:REG_DEAD (reg:DF 28 xmm7 [212])
        (expr_list:REG_DEAD (reg:DI 2 cx [orig:210 D.35062 ] [210])
            (nil))))

(jump_insn 662 657 134 25 ./CppStatUtilities.cc:429 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 71)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 74 (insn_list:REG_DEP_ANTI 75 (insn_list:REG_DEP_ANTI 77 (insn_list:REG_DEP_ANTI 78 (insn_list:REG_DEP_ANTI 80 (insn_list:REG_DEP_ANTI 81 (insn_list:REG_DEP_ANTI 83 (insn_list:REG_DEP_ANTI 1081 (insn_list:REG_DEP_ANTI 86 (insn_list:REG_DEP_ANTI 87 (insn_list:REG_DEP_ANTI 593 (insn_list:REG_DEP_ANTI 594 (insn_list:REG_DEP_ANTI 596 (insn_list:REG_DEP_ANTI 597 (insn_list:REG_DEP_ANTI 599 (insn_list:REG_DEP_ANTI 600 (insn_list:REG_DEP_ANTI 602 (insn_list:REG_DEP_ANTI 1082 (insn_list:REG_DEP_ANTI 604 (insn_list:REG_DEP_ANTI 605 (insn_list:REG_DEP_ANTI 619 (insn_list:REG_DEP_ANTI 620 (insn_list:REG_DEP_ANTI 622 (insn_list:REG_DEP_ANTI 623 (insn_list:REG_DEP_ANTI 625 (insn_list:REG_DEP_ANTI 626 (insn_list:REG_DEP_ANTI 628 (insn_list:REG_DEP_ANTI 1083 (insn_list:REG_DEP_ANTI 630 (insn_list:REG_DEP_ANTI 631 (insn_list:REG_DEP_ANTI 645 (insn_list:REG_DEP_ANTI 646 (insn_list:REG_DEP_ANTI 648 (insn_list:REG_DEP_ANTI 651 (insn_list:REG_DEP_ANTI 652 (insn_list:REG_DEP_ANTI 654 (insn_list:REG_DEP_ANTI 1084 (insn_list:REG_DEP_ANTI 656 (insn_list:REG_DEP_ANTI 659 (insn_list:REG_DEP_ANTI 660 (insn_list:REG_DEP_TRUE 661 (insn_list:REG_DEP_ANTI 649 (insn_list:REG_DEP_ANTI 657 (nil))))))))))))))))))))))))))))))))))))))))))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 9000 [0x2328])
            (nil))))
;; End of basic block 25, registers live:
 3 [bx] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

(note:HI 134 662 1166 NOTE_INSN_LOOP_BEG)

(note 1166 134 1167 26 ( hy (expr_list:REG_DEP_TRUE (reg/v/f:DI 42 r13 [orig:68 hy ] [68])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 1167 1166 93 26 ( i (expr_list:REG_DEP_TRUE (reg/v:SI 4 si [orig:125 i ] [125])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 26, registers live: 7 [sp] 42 [r13] 43 [r14] 44 [r15]
(code_label:HI 93 1167 94 26 454 "" [3 uses])

(note:HI 94 93 95 26 [bb 26] NOTE_INSN_BASIC_BLOCK)

(note:HI 95 94 96 26 ("./CppStatUtilities.cc") 433)

(insn:TI 96 95 1168 26 ./CppStatUtilities.cc:433 (set (reg/v:DF 22 xmm1 [orig:66 f ] [66])
        (float:DF (reg/v:SI 43 r14 [orig:76 xSize ] [76]))) 175 {*floatsidf2_sse} (nil)
    (expr_list:REG_DEAD (reg/v:SI 43 r14 [orig:76 xSize ] [76])
        (nil)))

(note 1168 96 98 26 ( f (expr_list:REG_DEP_TRUE (reg/v:DF 22 xmm1 [orig:66 f ] [66])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note:HI 98 1168 99 26 ("./CppStatUtilities.cc") 434)

(insn 99 98 1135 26 ./CppStatUtilities.cc:434 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 44 r15 [orig:77 nBins ] [77])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (nil)
    (nil))

(note 1135 99 97 26 ("./CppStatUtilities.cc") 433)

(insn:TI 97 1135 1136 26 ./CppStatUtilities.cc:433 (set (reg/v:DF 22 xmm1 [orig:66 f ] [66])
        (mult:DF (reg/v:DF 22 xmm1 [orig:66 f ] [66])
            (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                    (const_int 40 [0x28])) [34 dx+0 S8 A8]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 96 (nil))
    (nil))

(note 1136 97 100 26 ("./CppStatUtilities.cc") 434)

(jump_insn 100 1136 137 26 ./CppStatUtilities.cc:434 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 117)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 96 (insn_list:REG_DEP_ANTI 97 (insn_list:REG_DEP_TRUE 99 (nil))))
    (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
            (nil))))
;; End of basic block 26, registers live:
 7 [sp] 22 [xmm1] 42 [r13] 44 [r15]

(note:HI 137 100 102 NOTE_INSN_LOOP_END)

;; Start of basic block 27, registers live: 7 [sp] 22 [xmm1] 42 [r13] 44 [r15]
(note:HI 102 137 156 27 [bb 27] NOTE_INSN_BASIC_BLOCK)

(note:HI 156 102 1069 27 NOTE_INSN_DELETED)

(insn:TI 1069 156 1099 27 ./CppStatUtilities.cc:435 (set (reg:DI 0 ax)
        (mem/f/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 48 [0x30])) [33 ivtmp.654+0 S8 A8])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 1099 1069 167 27 (set (reg:SI 1 dx [112])
        (subreg:SI (plus:DI (reg:DI 44 r15 [orig:77 nBins ] [77])
                (const_int -1 [0xffffffffffffffff])) 0)) 194 {*lea_1_rex64} (nil)
    (nil))

(insn 167 1099 1169 27 ./CppStatUtilities.cc:434 (set (reg/v:SI 2 cx [orig:213 i ] [213])
        (const_int 1 [0x1])) 40 {*movsi_1} (nil)
    (nil))

(note 1169 167 158 27 ( i (expr_list:REG_DEP_TRUE (reg/v:SI 2 cx [orig:213 i ] [213])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 158 1169 163 27 (parallel [
            (set (reg:SI 1 dx [112])
                (and:SI (reg:SI 1 dx [112])
                    (const_int 7 [0x7])))
            (clobber (reg:CC 17 flags))
        ]) 299 {*andsi_1} (insn_list:REG_DEP_TRUE 1099 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 163 158 164 27 ./CppStatUtilities.cc:435 (set (reg:DF 24 xmm3 [100])
        (mem:DF (reg:DI 0 ax) [3 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 1069 (nil))
    (nil))

(insn:TI 164 163 165 27 ./CppStatUtilities.cc:435 (set (reg:DF 24 xmm3 [100])
        (div:DF (reg:DF 24 xmm3 [100])
            (reg/v:DF 22 xmm1 [orig:66 f ] [66]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 163 (nil))
    (nil))

(insn:TI 165 164 168 27 ./CppStatUtilities.cc:435 (set (mem:DF (reg:DI 0 ax) [3 S8 A64])
        (reg:DF 24 xmm3 [100])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 164 (insn_list:REG_DEP_TRUE 1069 (insn_list:REG_DEP_ANTI 163 (nil))))
    (expr_list:REG_DEAD (reg:DF 24 xmm3 [100])
        (nil)))

(insn 168 165 169 27 ./CppStatUtilities.cc:434 (parallel [
            (set (reg/f:DI 0 ax [orig:214 ivtmp.654 ] [214])
                (plus:DI (reg/f:DI 0 ax [orig:214 ivtmp.654 ] [214])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 163 (insn_list:REG_DEP_ANTI 165 (insn_list:REG_DEP_TRUE 1069 (nil))))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 169 168 170 27 ./CppStatUtilities.cc:434 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 2 cx [orig:213 i ] [213])
            (reg/v:SI 44 r15 [orig:77 nBins ] [77]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_OUTPUT 158 (insn_list:REG_DEP_OUTPUT 168 (insn_list:REG_DEP_TRUE 167 (nil))))
    (nil))

(jump_insn:TI 170 169 331 27 ./CppStatUtilities.cc:434 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 117)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 1099 (insn_list:REG_DEP_ANTI 158 (insn_list:REG_DEP_ANTI 1069 (insn_list:REG_DEP_ANTI 163 (insn_list:REG_DEP_ANTI 164 (insn_list:REG_DEP_ANTI 167 (insn_list:REG_DEP_ANTI 168 (insn_list:REG_DEP_TRUE 169 (insn_list:REG_DEP_ANTI 165 (nil))))))))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
            (nil))))
;; End of basic block 27, registers live:
 0 [ax] 1 [dx] 2 [cx] 7 [sp] 22 [xmm1] 42 [r13] 44 [r15]

;; Start of basic block 28, registers live: 0 [ax] 1 [dx] 2 [cx] 7 [sp] 22 [xmm1] 42 [r13] 44 [r15]
(note:HI 331 170 329 28 [bb 28] NOTE_INSN_BASIC_BLOCK)

(insn:TI 329 331 330 28 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [112])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (nil)
    (nil))

(jump_insn:TI 330 329 309 28 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 104)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 329 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1250 [0x4e2])
            (nil))))
;; End of basic block 28, registers live:
 0 [ax] 1 [dx] 2 [cx] 7 [sp] 22 [xmm1] 42 [r13] 44 [r15]

;; Start of basic block 29, registers live: 0 [ax] 1 [dx] 2 [cx] 7 [sp] 22 [xmm1] 42 [r13] 44 [r15]
(note:HI 309 330 307 29 [bb 29] NOTE_INSN_BASIC_BLOCK)

(insn:TI 307 309 308 29 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [112])
            (const_int 1 [0x1]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 308 307 287 29 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1045)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 307 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1428 [0x594])
            (nil))))
;; End of basic block 29, registers live:
 0 [ax] 1 [dx] 2 [cx] 7 [sp] 22 [xmm1] 42 [r13] 44 [r15]

;; Start of basic block 30, registers live: 0 [ax] 1 [dx] 2 [cx] 7 [sp] 22 [xmm1] 42 [r13] 44 [r15]
(note:HI 287 308 285 30 [bb 30] NOTE_INSN_BASIC_BLOCK)

(insn:TI 285 287 286 30 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [112])
            (const_int 2 [0x2]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 286 285 265 30 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1046)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 285 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1666 [0x682])
            (nil))))
;; End of basic block 30, registers live:
 0 [ax] 1 [dx] 2 [cx] 7 [sp] 22 [xmm1] 42 [r13] 44 [r15]

;; Start of basic block 31, registers live: 0 [ax] 1 [dx] 2 [cx] 7 [sp] 22 [xmm1] 42 [r13] 44 [r15]
(note:HI 265 286 263 31 [bb 31] NOTE_INSN_BASIC_BLOCK)

(insn:TI 263 265 264 31 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [112])
            (const_int 3 [0x3]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 264 263 243 31 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1047)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 263 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 2000 [0x7d0])
            (nil))))
;; End of basic block 31, registers live:
 0 [ax] 1 [dx] 2 [cx] 7 [sp] 22 [xmm1] 42 [r13] 44 [r15]

;; Start of basic block 32, registers live: 0 [ax] 1 [dx] 2 [cx] 7 [sp] 22 [xmm1] 42 [r13] 44 [r15]
(note:HI 243 264 241 32 [bb 32] NOTE_INSN_BASIC_BLOCK)

(insn:TI 241 243 242 32 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [112])
            (const_int 4 [0x4]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 242 241 221 32 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1048)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 241 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 2500 [0x9c4])
            (nil))))
;; End of basic block 32, registers live:
 0 [ax] 1 [dx] 2 [cx] 7 [sp] 22 [xmm1] 42 [r13] 44 [r15]

;; Start of basic block 33, registers live: 0 [ax] 1 [dx] 2 [cx] 7 [sp] 22 [xmm1] 42 [r13] 44 [r15]
(note:HI 221 242 219 33 [bb 33] NOTE_INSN_BASIC_BLOCK)

(insn:TI 219 221 220 33 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [112])
            (const_int 5 [0x5]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 220 219 199 33 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1049)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 219 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 3333 [0xd05])
            (nil))))
;; End of basic block 33, registers live:
 0 [ax] 1 [dx] 2 [cx] 7 [sp] 22 [xmm1] 42 [r13] 44 [r15]

;; Start of basic block 34, registers live: 0 [ax] 1 [dx] 2 [cx] 7 [sp] 22 [xmm1] 42 [r13] 44 [r15]
(note:HI 199 220 197 34 [bb 34] NOTE_INSN_BASIC_BLOCK)

(insn:TI 197 199 198 34 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [112])
            (const_int 6 [0x6]))) 5 {*cmpsi_1_insn} (nil)
    (expr_list:REG_DEAD (reg:SI 1 dx [112])
        (nil)))

(jump_insn:TI 198 197 189 34 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1050)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 197 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 34, registers live:
 0 [ax] 2 [cx] 7 [sp] 22 [xmm1] 42 [r13] 44 [r15]

;; Start of basic block 35, registers live: 2 [cx] 7 [sp] 22 [xmm1] 42 [r13] 44 [r15]
(note:HI 189 198 1071 35 [bb 35] NOTE_INSN_BASIC_BLOCK)

(insn:TI 1071 189 1170 35 ./CppStatUtilities.cc:435 (set (reg:DI 4 si)
        (mem/f/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 48 [0x30])) [33 ivtmp.654+0 S8 A8])) 81 {*movdi_1_rex64} (nil)
    (nil))

(note 1170 1071 185 35 ( i (expr_list:REG_DEP_TRUE (reg:DI 41 r12 [orig:65 i ] [65])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn 185 1170 1171 35 ./CppStatUtilities.cc:434 (set (strict_low_part (reg:QI 2 cx))
        (const_int 2 [0x2])) 58 {*movstrictqi_1} (nil)
    (expr_list:REG_EQUAL (const_int 2 [0x2])
        (nil)))

(note 1171 185 181 35 ( i (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 181 1171 1072 35 ./CppStatUtilities.cc:435 (set (reg:DF 25 xmm4 [245])
        (mem:DF (plus:DI (reg:DI 4 si)
                (const_int 8 [0x8])) [3 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 1071 (nil))
    (nil))

(insn 1072 181 186 35 ./CppStatUtilities.cc:434 (set (reg/f:DI 0 ax [orig:214 ivtmp.654 ] [214])
        (reg:DI 4 si)) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 1071 (nil))
    (nil))

(insn:TI 186 1072 182 35 ./CppStatUtilities.cc:434 (parallel [
            (set (reg/f:DI 0 ax [orig:214 ivtmp.654 ] [214])
                (plus:DI (reg/f:DI 0 ax [orig:214 ivtmp.654 ] [214])
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_TRUE 1072 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 182 186 183 35 ./CppStatUtilities.cc:435 (set (reg:DF 25 xmm4 [245])
        (div:DF (reg:DF 25 xmm4 [245])
            (reg/v:DF 22 xmm1 [orig:66 f ] [66]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 181 (nil))
    (nil))

(insn:TI 183 182 1172 35 ./CppStatUtilities.cc:435 (set (mem:DF (plus:DI (reg:DI 4 si)
                (const_int 8 [0x8])) [3 S8 A64])
        (reg:DF 25 xmm4 [245])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 182 (insn_list:REG_DEP_TRUE 1071 (insn_list:REG_DEP_ANTI 181 (nil))))
    (expr_list:REG_DEAD (reg:DF 25 xmm4 [245])
        (expr_list:REG_DEAD (reg:DI 4 si)
            (nil))))
;; End of basic block 35, registers live:
 0 [ax] 2 [cx] 7 [sp] 22 [xmm1] 42 [r13] 44 [r15]

(note 1172 183 1173 36 ( i (expr_list:REG_DEP_TRUE (reg/v:SI 2 cx [orig:213 i ] [213])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 1173 1172 1050 36 ( i (expr_list:REG_DEP_TRUE (reg:DI 41 r12 [orig:65 i ] [65])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 36, registers live: 0 [ax] 2 [cx] 7 [sp] 22 [xmm1] 42 [r13] 44 [r15]
(code_label:HI 1050 1173 211 36 536 "" [1 uses])

(note:HI 211 1050 203 36 [bb 36] NOTE_INSN_BASIC_BLOCK)

(insn:TI 203 211 207 36 ./CppStatUtilities.cc:435 (set (reg:DF 26 xmm5 [247])
        (mem:DF (reg/f:DI 0 ax [orig:214 ivtmp.654 ] [214]) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn 207 203 204 36 ./CppStatUtilities.cc:434 (parallel [
            (set (reg/v:SI 2 cx [orig:213 i ] [213])
                (plus:SI (reg/v:SI 2 cx [orig:213 i ] [213])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 204 207 205 36 ./CppStatUtilities.cc:435 (set (reg:DF 26 xmm5 [247])
        (div:DF (reg:DF 26 xmm5 [247])
            (reg/v:DF 22 xmm1 [orig:66 f ] [66]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 203 (nil))
    (nil))

(insn:TI 205 204 208 36 ./CppStatUtilities.cc:435 (set (mem:DF (reg/f:DI 0 ax [orig:214 ivtmp.654 ] [214]) [3 S8 A64])
        (reg:DF 26 xmm5 [247])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 204 (insn_list:REG_DEP_ANTI 203 (nil)))
    (expr_list:REG_DEAD (reg:DF 26 xmm5 [247])
        (nil)))

(insn 208 205 1049 36 ./CppStatUtilities.cc:434 (parallel [
            (set (reg/f:DI 0 ax [orig:214 ivtmp.654 ] [214])
                (plus:DI (reg/f:DI 0 ax [orig:214 ivtmp.654 ] [214])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 203 (insn_list:REG_DEP_ANTI 205 (nil)))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 36, registers live:
 0 [ax] 2 [cx] 7 [sp] 22 [xmm1] 42 [r13] 44 [r15]

;; Start of basic block 37, registers live: 0 [ax] 2 [cx] 7 [sp] 22 [xmm1] 42 [r13] 44 [r15]
(code_label:HI 1049 208 233 37 535 "" [1 uses])

(note:HI 233 1049 225 37 [bb 37] NOTE_INSN_BASIC_BLOCK)

(insn:TI 225 233 229 37 ./CppStatUtilities.cc:435 (set (reg:DF 27 xmm6 [249])
        (mem:DF (reg/f:DI 0 ax [orig:214 ivtmp.654 ] [214]) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn 229 225 226 37 ./CppStatUtilities.cc:434 (parallel [
            (set (reg/v:SI 2 cx [orig:213 i ] [213])
                (plus:SI (reg/v:SI 2 cx [orig:213 i ] [213])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 226 229 227 37 ./CppStatUtilities.cc:435 (set (reg:DF 27 xmm6 [249])
        (div:DF (reg:DF 27 xmm6 [249])
            (reg/v:DF 22 xmm1 [orig:66 f ] [66]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 225 (nil))
    (nil))

(insn:TI 227 226 230 37 ./CppStatUtilities.cc:435 (set (mem:DF (reg/f:DI 0 ax [orig:214 ivtmp.654 ] [214]) [3 S8 A64])
        (reg:DF 27 xmm6 [249])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 226 (insn_list:REG_DEP_ANTI 225 (nil)))
    (expr_list:REG_DEAD (reg:DF 27 xmm6 [249])
        (nil)))

(insn 230 227 1048 37 ./CppStatUtilities.cc:434 (parallel [
            (set (reg/f:DI 0 ax [orig:214 ivtmp.654 ] [214])
                (plus:DI (reg/f:DI 0 ax [orig:214 ivtmp.654 ] [214])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 225 (insn_list:REG_DEP_ANTI 227 (nil)))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 37, registers live:
 0 [ax] 2 [cx] 7 [sp] 22 [xmm1] 42 [r13] 44 [r15]

;; Start of basic block 38, registers live: 0 [ax] 2 [cx] 7 [sp] 22 [xmm1] 42 [r13] 44 [r15]
(code_label:HI 1048 230 255 38 534 "" [1 uses])

(note:HI 255 1048 247 38 [bb 38] NOTE_INSN_BASIC_BLOCK)

(insn:TI 247 255 251 38 ./CppStatUtilities.cc:435 (set (reg:DF 28 xmm7 [251])
        (mem:DF (reg/f:DI 0 ax [orig:214 ivtmp.654 ] [214]) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn 251 247 248 38 ./CppStatUtilities.cc:434 (parallel [
            (set (reg/v:SI 2 cx [orig:213 i ] [213])
                (plus:SI (reg/v:SI 2 cx [orig:213 i ] [213])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 248 251 249 38 ./CppStatUtilities.cc:435 (set (reg:DF 28 xmm7 [251])
        (div:DF (reg:DF 28 xmm7 [251])
            (reg/v:DF 22 xmm1 [orig:66 f ] [66]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 247 (nil))
    (nil))

(insn:TI 249 248 252 38 ./CppStatUtilities.cc:435 (set (mem:DF (reg/f:DI 0 ax [orig:214 ivtmp.654 ] [214]) [3 S8 A64])
        (reg:DF 28 xmm7 [251])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 248 (insn_list:REG_DEP_ANTI 247 (nil)))
    (expr_list:REG_DEAD (reg:DF 28 xmm7 [251])
        (nil)))

(insn 252 249 1047 38 ./CppStatUtilities.cc:434 (parallel [
            (set (reg/f:DI 0 ax [orig:214 ivtmp.654 ] [214])
                (plus:DI (reg/f:DI 0 ax [orig:214 ivtmp.654 ] [214])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 247 (insn_list:REG_DEP_ANTI 249 (nil)))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 38, registers live:
 0 [ax] 2 [cx] 7 [sp] 22 [xmm1] 42 [r13] 44 [r15]

;; Start of basic block 39, registers live: 0 [ax] 2 [cx] 7 [sp] 22 [xmm1] 42 [r13] 44 [r15]
(code_label:HI 1047 252 277 39 533 "" [1 uses])

(note:HI 277 1047 269 39 [bb 39] NOTE_INSN_BASIC_BLOCK)

(insn:TI 269 277 273 39 ./CppStatUtilities.cc:435 (set (reg:DF 45 xmm8 [253])
        (mem:DF (reg/f:DI 0 ax [orig:214 ivtmp.654 ] [214]) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn 273 269 270 39 ./CppStatUtilities.cc:434 (parallel [
            (set (reg/v:SI 2 cx [orig:213 i ] [213])
                (plus:SI (reg/v:SI 2 cx [orig:213 i ] [213])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 270 273 271 39 ./CppStatUtilities.cc:435 (set (reg:DF 45 xmm8 [253])
        (div:DF (reg:DF 45 xmm8 [253])
            (reg/v:DF 22 xmm1 [orig:66 f ] [66]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 269 (nil))
    (nil))

(insn:TI 271 270 274 39 ./CppStatUtilities.cc:435 (set (mem:DF (reg/f:DI 0 ax [orig:214 ivtmp.654 ] [214]) [3 S8 A64])
        (reg:DF 45 xmm8 [253])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 270 (insn_list:REG_DEP_ANTI 269 (nil)))
    (expr_list:REG_DEAD (reg:DF 45 xmm8 [253])
        (nil)))

(insn 274 271 1046 39 ./CppStatUtilities.cc:434 (parallel [
            (set (reg/f:DI 0 ax [orig:214 ivtmp.654 ] [214])
                (plus:DI (reg/f:DI 0 ax [orig:214 ivtmp.654 ] [214])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 269 (insn_list:REG_DEP_ANTI 271 (nil)))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 39, registers live:
 0 [ax] 2 [cx] 7 [sp] 22 [xmm1] 42 [r13] 44 [r15]

;; Start of basic block 40, registers live: 0 [ax] 2 [cx] 7 [sp] 22 [xmm1] 42 [r13] 44 [r15]
(code_label:HI 1046 274 299 40 532 "" [1 uses])

(note:HI 299 1046 291 40 [bb 40] NOTE_INSN_BASIC_BLOCK)

(insn:TI 291 299 295 40 ./CppStatUtilities.cc:435 (set (reg:DF 46 xmm9 [255])
        (mem:DF (reg/f:DI 0 ax [orig:214 ivtmp.654 ] [214]) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn 295 291 292 40 ./CppStatUtilities.cc:434 (parallel [
            (set (reg/v:SI 2 cx [orig:213 i ] [213])
                (plus:SI (reg/v:SI 2 cx [orig:213 i ] [213])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 292 295 293 40 ./CppStatUtilities.cc:435 (set (reg:DF 46 xmm9 [255])
        (div:DF (reg:DF 46 xmm9 [255])
            (reg/v:DF 22 xmm1 [orig:66 f ] [66]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 291 (nil))
    (nil))

(insn:TI 293 292 296 40 ./CppStatUtilities.cc:435 (set (mem:DF (reg/f:DI 0 ax [orig:214 ivtmp.654 ] [214]) [3 S8 A64])
        (reg:DF 46 xmm9 [255])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 292 (insn_list:REG_DEP_ANTI 291 (nil)))
    (expr_list:REG_DEAD (reg:DF 46 xmm9 [255])
        (nil)))

(insn 296 293 1045 40 ./CppStatUtilities.cc:434 (parallel [
            (set (reg/f:DI 0 ax [orig:214 ivtmp.654 ] [214])
                (plus:DI (reg/f:DI 0 ax [orig:214 ivtmp.654 ] [214])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 291 (insn_list:REG_DEP_ANTI 293 (nil)))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 40, registers live:
 0 [ax] 2 [cx] 7 [sp] 22 [xmm1] 42 [r13] 44 [r15]

;; Start of basic block 41, registers live: 0 [ax] 2 [cx] 7 [sp] 22 [xmm1] 42 [r13] 44 [r15]
(code_label:HI 1045 296 321 41 531 "" [1 uses])

(note:HI 321 1045 313 41 [bb 41] NOTE_INSN_BASIC_BLOCK)

(insn:TI 313 321 317 41 ./CppStatUtilities.cc:435 (set (reg:DF 47 xmm10 [257])
        (mem:DF (reg/f:DI 0 ax [orig:214 ivtmp.654 ] [214]) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn 317 313 314 41 ./CppStatUtilities.cc:434 (parallel [
            (set (reg/v:SI 2 cx [orig:213 i ] [213])
                (plus:SI (reg/v:SI 2 cx [orig:213 i ] [213])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 314 317 315 41 ./CppStatUtilities.cc:435 (set (reg:DF 47 xmm10 [257])
        (div:DF (reg:DF 47 xmm10 [257])
            (reg/v:DF 22 xmm1 [orig:66 f ] [66]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 313 (nil))
    (nil))

(insn:TI 315 314 318 41 ./CppStatUtilities.cc:435 (set (mem:DF (reg/f:DI 0 ax [orig:214 ivtmp.654 ] [214]) [3 S8 A64])
        (reg:DF 47 xmm10 [257])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 314 (insn_list:REG_DEP_ANTI 313 (nil)))
    (expr_list:REG_DEAD (reg:DF 47 xmm10 [257])
        (nil)))

(insn 318 315 319 41 ./CppStatUtilities.cc:434 (parallel [
            (set (reg/f:DI 0 ax [orig:214 ivtmp.654 ] [214])
                (plus:DI (reg/f:DI 0 ax [orig:214 ivtmp.654 ] [214])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 313 (insn_list:REG_DEP_ANTI 315 (nil)))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 319 318 320 41 ./CppStatUtilities.cc:434 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 2 cx [orig:213 i ] [213])
            (reg/v:SI 44 r15 [orig:77 nBins ] [77]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_OUTPUT 318 (insn_list:REG_DEP_TRUE 317 (nil)))
    (nil))

(jump_insn:TI 320 319 104 41 ./CppStatUtilities.cc:434 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 117)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 313 (insn_list:REG_DEP_ANTI 314 (insn_list:REG_DEP_ANTI 317 (insn_list:REG_DEP_ANTI 318 (insn_list:REG_DEP_TRUE 319 (insn_list:REG_DEP_ANTI 315 (nil)))))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
            (nil))))
;; End of basic block 41, registers live:
 0 [ax] 2 [cx] 7 [sp] 22 [xmm1] 42 [r13] 44 [r15]

;; Start of basic block 42, registers live: 0 [ax] 2 [cx] 7 [sp] 22 [xmm1] 42 [r13] 44 [r15]
(code_label:HI 104 320 105 42 459 "" [2 uses])

(note:HI 105 104 109 42 [bb 42] NOTE_INSN_BASIC_BLOCK)

(insn:TI 109 105 441 42 ./CppStatUtilities.cc:435 (set (reg:DF 24 xmm3 [215])
        (mem:DF (reg/f:DI 0 ax [orig:214 ivtmp.654 ] [214]) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn 441 109 335 42 ./CppStatUtilities.cc:434 (parallel [
            (set (reg/v:SI 2 cx [orig:213 i ] [213])
                (plus:SI (reg/v:SI 2 cx [orig:213 i ] [213])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 335 441 352 42 ./CppStatUtilities.cc:435 (set (reg:DF 23 xmm2 [219])
        (mem:DF (plus:DI (reg/f:DI 0 ax [orig:214 ivtmp.654 ] [214])
                (const_int 8 [0x8])) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:TI 352 335 110 42 ./CppStatUtilities.cc:435 (set (reg:DF 21 xmm0 [223])
        (mem:DF (plus:DI (reg/f:DI 0 ax [orig:214 ivtmp.654 ] [214])
                (const_int 16 [0x10])) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn 110 352 369 42 ./CppStatUtilities.cc:435 (set (reg:DF 24 xmm3 [215])
        (div:DF (reg:DF 24 xmm3 [215])
            (reg/v:DF 22 xmm1 [orig:66 f ] [66]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 109 (nil))
    (nil))

(insn:TI 369 110 336 42 ./CppStatUtilities.cc:435 (set (reg:DF 52 xmm15 [227])
        (mem:DF (plus:DI (reg/f:DI 0 ax [orig:214 ivtmp.654 ] [214])
                (const_int 24 [0x18])) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn 336 369 386 42 ./CppStatUtilities.cc:435 (set (reg:DF 23 xmm2 [219])
        (div:DF (reg:DF 23 xmm2 [219])
            (reg/v:DF 22 xmm1 [orig:66 f ] [66]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 335 (nil))
    (nil))

(insn:TI 386 336 353 42 ./CppStatUtilities.cc:435 (set (reg:DF 51 xmm14 [231])
        (mem:DF (plus:DI (reg/f:DI 0 ax [orig:214 ivtmp.654 ] [214])
                (const_int 32 [0x20])) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn 353 386 403 42 ./CppStatUtilities.cc:435 (set (reg:DF 21 xmm0 [223])
        (div:DF (reg:DF 21 xmm0 [223])
            (reg/v:DF 22 xmm1 [orig:66 f ] [66]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 352 (nil))
    (nil))

(insn:TI 403 353 370 42 ./CppStatUtilities.cc:435 (set (reg:DF 50 xmm13 [235])
        (mem:DF (plus:DI (reg/f:DI 0 ax [orig:214 ivtmp.654 ] [214])
                (const_int 40 [0x28])) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn 370 403 420 42 ./CppStatUtilities.cc:435 (set (reg:DF 52 xmm15 [227])
        (div:DF (reg:DF 52 xmm15 [227])
            (reg/v:DF 22 xmm1 [orig:66 f ] [66]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 369 (nil))
    (nil))

(insn:TI 420 370 387 42 ./CppStatUtilities.cc:435 (set (reg:DF 49 xmm12 [239])
        (mem:DF (plus:DI (reg/f:DI 0 ax [orig:214 ivtmp.654 ] [214])
                (const_int 48 [0x30])) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn 387 420 437 42 ./CppStatUtilities.cc:435 (set (reg:DF 51 xmm14 [231])
        (div:DF (reg:DF 51 xmm14 [231])
            (reg/v:DF 22 xmm1 [orig:66 f ] [66]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 386 (nil))
    (nil))

(insn:TI 437 387 404 42 ./CppStatUtilities.cc:435 (set (reg:DF 48 xmm11 [243])
        (mem:DF (plus:DI (reg/f:DI 0 ax [orig:214 ivtmp.654 ] [214])
                (const_int 56 [0x38])) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn 404 437 421 42 ./CppStatUtilities.cc:435 (set (reg:DF 50 xmm13 [235])
        (div:DF (reg:DF 50 xmm13 [235])
            (reg/v:DF 22 xmm1 [orig:66 f ] [66]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 403 (nil))
    (nil))

(insn:TI 421 404 111 42 ./CppStatUtilities.cc:435 (set (reg:DF 49 xmm12 [239])
        (div:DF (reg:DF 49 xmm12 [239])
            (reg/v:DF 22 xmm1 [orig:66 f ] [66]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 420 (nil))
    (nil))

(insn 111 421 438 42 ./CppStatUtilities.cc:435 (set (mem:DF (reg/f:DI 0 ax [orig:214 ivtmp.654 ] [214]) [3 S8 A64])
        (reg:DF 24 xmm3 [215])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 110 (insn_list:REG_DEP_ANTI 109 (nil)))
    (expr_list:REG_DEAD (reg:DF 24 xmm3 [215])
        (nil)))

(insn:TI 438 111 337 42 ./CppStatUtilities.cc:435 (set (reg:DF 48 xmm11 [243])
        (div:DF (reg:DF 48 xmm11 [243])
            (reg/v:DF 22 xmm1 [orig:66 f ] [66]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 437 (nil))
    (nil))

(insn 337 438 354 42 ./CppStatUtilities.cc:435 (set (mem:DF (plus:DI (reg/f:DI 0 ax [orig:214 ivtmp.654 ] [214])
                (const_int 8 [0x8])) [3 S8 A64])
        (reg:DF 23 xmm2 [219])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 336 (insn_list:REG_DEP_ANTI 335 (nil)))
    (expr_list:REG_DEAD (reg:DF 23 xmm2 [219])
        (nil)))

(insn:TI 354 337 371 42 ./CppStatUtilities.cc:435 (set (mem:DF (plus:DI (reg/f:DI 0 ax [orig:214 ivtmp.654 ] [214])
                (const_int 16 [0x10])) [3 S8 A64])
        (reg:DF 21 xmm0 [223])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 353 (insn_list:REG_DEP_ANTI 352 (nil)))
    (expr_list:REG_DEAD (reg:DF 21 xmm0 [223])
        (nil)))

(insn:TI 371 354 388 42 ./CppStatUtilities.cc:435 (set (mem:DF (plus:DI (reg/f:DI 0 ax [orig:214 ivtmp.654 ] [214])
                (const_int 24 [0x18])) [3 S8 A64])
        (reg:DF 52 xmm15 [227])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 370 (insn_list:REG_DEP_ANTI 369 (nil)))
    (expr_list:REG_DEAD (reg:DF 52 xmm15 [227])
        (nil)))

(insn:TI 388 371 405 42 ./CppStatUtilities.cc:435 (set (mem:DF (plus:DI (reg/f:DI 0 ax [orig:214 ivtmp.654 ] [214])
                (const_int 32 [0x20])) [3 S8 A64])
        (reg:DF 51 xmm14 [231])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 387 (insn_list:REG_DEP_ANTI 386 (nil)))
    (expr_list:REG_DEAD (reg:DF 51 xmm14 [231])
        (nil)))

(insn:TI 405 388 422 42 ./CppStatUtilities.cc:435 (set (mem:DF (plus:DI (reg/f:DI 0 ax [orig:214 ivtmp.654 ] [214])
                (const_int 40 [0x28])) [3 S8 A64])
        (reg:DF 50 xmm13 [235])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 404 (insn_list:REG_DEP_ANTI 403 (nil)))
    (expr_list:REG_DEAD (reg:DF 50 xmm13 [235])
        (nil)))

(insn:TI 422 405 439 42 ./CppStatUtilities.cc:435 (set (mem:DF (plus:DI (reg/f:DI 0 ax [orig:214 ivtmp.654 ] [214])
                (const_int 48 [0x30])) [3 S8 A64])
        (reg:DF 49 xmm12 [239])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 421 (insn_list:REG_DEP_ANTI 420 (nil)))
    (expr_list:REG_DEAD (reg:DF 49 xmm12 [239])
        (nil)))

(insn:TI 439 422 442 42 ./CppStatUtilities.cc:435 (set (mem:DF (plus:DI (reg/f:DI 0 ax [orig:214 ivtmp.654 ] [214])
                (const_int 56 [0x38])) [3 S8 A64])
        (reg:DF 48 xmm11 [243])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 438 (insn_list:REG_DEP_ANTI 437 (nil)))
    (expr_list:REG_DEAD (reg:DF 48 xmm11 [243])
        (nil)))

(insn 442 439 443 42 ./CppStatUtilities.cc:434 (parallel [
            (set (reg/f:DI 0 ax [orig:214 ivtmp.654 ] [214])
                (plus:DI (reg/f:DI 0 ax [orig:214 ivtmp.654 ] [214])
                    (const_int 64 [0x40])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 109 (insn_list:REG_DEP_ANTI 111 (insn_list:REG_DEP_ANTI 335 (insn_list:REG_DEP_ANTI 337 (insn_list:REG_DEP_ANTI 352 (insn_list:REG_DEP_ANTI 354 (insn_list:REG_DEP_ANTI 369 (insn_list:REG_DEP_ANTI 371 (insn_list:REG_DEP_ANTI 386 (insn_list:REG_DEP_ANTI 388 (insn_list:REG_DEP_ANTI 403 (insn_list:REG_DEP_ANTI 405 (insn_list:REG_DEP_ANTI 420 (insn_list:REG_DEP_ANTI 422 (insn_list:REG_DEP_ANTI 437 (insn_list:REG_DEP_ANTI 439 (nil)))))))))))))))))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 443 442 444 42 ./CppStatUtilities.cc:434 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 2 cx [orig:213 i ] [213])
            (reg/v:SI 44 r15 [orig:77 nBins ] [77]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_OUTPUT 442 (insn_list:REG_DEP_TRUE 441 (nil)))
    (nil))

(jump_insn:TI 444 443 136 42 ./CppStatUtilities.cc:434 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 104)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 109 (insn_list:REG_DEP_ANTI 110 (insn_list:REG_DEP_ANTI 335 (insn_list:REG_DEP_ANTI 336 (insn_list:REG_DEP_ANTI 352 (insn_list:REG_DEP_ANTI 353 (insn_list:REG_DEP_ANTI 369 (insn_list:REG_DEP_ANTI 370 (insn_list:REG_DEP_ANTI 386 (insn_list:REG_DEP_ANTI 387 (insn_list:REG_DEP_ANTI 403 (insn_list:REG_DEP_ANTI 404 (insn_list:REG_DEP_ANTI 420 (insn_list:REG_DEP_ANTI 421 (insn_list:REG_DEP_ANTI 437 (insn_list:REG_DEP_ANTI 438 (insn_list:REG_DEP_ANTI 441 (insn_list:REG_DEP_ANTI 442 (insn_list:REG_DEP_TRUE 443 (insn_list:REG_DEP_ANTI 111 (insn_list:REG_DEP_ANTI 337 (insn_list:REG_DEP_ANTI 354 (insn_list:REG_DEP_ANTI 371 (insn_list:REG_DEP_ANTI 388 (insn_list:REG_DEP_ANTI 405 (insn_list:REG_DEP_ANTI 422 (insn_list:REG_DEP_ANTI 439 (nil))))))))))))))))))))))))))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 9000 [0x2328])
            (nil))))
;; End of basic block 42, registers live:
 0 [ax] 2 [cx] 7 [sp] 22 [xmm1] 42 [r13] 44 [r15]

(note:HI 136 444 1174 NOTE_INSN_LOOP_BEG)

(note 1174 136 117 43 ( hy (expr_list:REG_DEP_TRUE (reg/v/f:DI 42 r13 [orig:68 hy ] [68])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 43, registers live: 7 [sp] 42 [r13]
(code_label:HI 117 1174 118 43 457 "" [3 uses])

(note:HI 118 117 119 43 [bb 43] NOTE_INSN_BASIC_BLOCK)

(note:HI 119 118 123 43 ("./CppStatUtilities.cc") 437)

(note:HI 123 119 1067 43 NOTE_INSN_FUNCTION_END)

(insn:TI 1067 123 1066 43 ./CppStatUtilities.cc:437 (set (reg:DI 1 dx)
        (mem/f/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 32 [0x20])) [35 hx+0 S8 A8])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 1066 1067 1175 43 ./CppStatUtilities.cc:437 (set (reg:DI 2 cx)
        (mem/f/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])) [38 _hx+0 S8 A8])) 81 {*movdi_1_rex64} (nil)
    (nil))

(note 1175 1066 121 43 ( i (nil)) NOTE_INSN_VAR_LOCATION)

(note:HI 121 1175 1068 43 ("./CppStatUtilities.cc") 438)

(insn:TI 1068 121 1137 43 ./CppStatUtilities.cc:438 (set (reg:DI 0 ax)
        (mem/f/c:DI (reg/f:DI 7 sp) [39 _hy+0 S8 A8])) 81 {*movdi_1_rex64} (nil)
    (nil))

(note 1137 1068 120 43 ("./CppStatUtilities.cc") 437)

(insn:TI 120 1137 1138 43 ./CppStatUtilities.cc:437 (set (mem/f:DI (reg:DI 2 cx) [22 S8 A64])
        (reg:DI 1 dx)) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 1066 (insn_list:REG_DEP_TRUE 1067 (nil)))
    (expr_list:REG_DEAD (reg:DI 1 dx)
        (expr_list:REG_DEAD (reg:DI 2 cx)
            (nil))))

(note 1138 120 122 43 ("./CppStatUtilities.cc") 438)

(insn:TI 122 1138 124 43 ./CppStatUtilities.cc:438 (set (mem/f:DI (reg:DI 0 ax) [22 S8 A64])
        (reg/v/f:DI 42 r13 [orig:68 hy ] [68])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 1068 (insn_list:REG_DEP_OUTPUT 120 (nil)))
    (expr_list:REG_DEAD (reg/v/f:DI 42 r13 [orig:68 hy ] [68])
        (expr_list:REG_DEAD (reg:DI 0 ax)
            (nil))))

(note:HI 124 122 1109 43 ("./CppStatUtilities.cc") 439)

(note 1109 124 1110 43 NOTE_INSN_EPILOGUE_BEG)

(insn 1110 1109 1111 43 ./CppStatUtilities.cc:439 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 56 [0x38])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) 762 {pro_epilogue_adjust_stack_rex64} (insn_list:REG_DEP_OUTPUT 120 (insn_list:REG_DEP_OUTPUT 122 (insn_list:REG_DEP_ANTI 1067 (insn_list:REG_DEP_ANTI 1066 (insn_list:REG_DEP_ANTI 1068 (nil))))))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 1111 1110 1112 43 ./CppStatUtilities.cc:439 (parallel [
            (set (reg:DI 3 bx)
                (mem:DI (reg/f:DI 7 sp) [0 S8 A8]))
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 8 [0x8])))
        ]) 77 {popdi1} (insn_list:REG_DEP_TRUE 120 (insn_list:REG_DEP_TRUE 122 (insn_list:REG_DEP_TRUE 1110 (nil))))
    (nil))

(insn:TI 1112 1111 1113 43 ./CppStatUtilities.cc:439 (parallel [
            (set (reg:DI 6 bp)
                (mem:DI (reg/f:DI 7 sp) [0 S8 A8]))
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 8 [0x8])))
        ]) 77 {popdi1} (insn_list:REG_DEP_TRUE 1111 (insn_list:REG_DEP_TRUE 120 (insn_list:REG_DEP_TRUE 122 (insn_list:REG_DEP_TRUE 1110 (nil)))))
    (nil))

(insn:TI 1113 1112 1176 43 ./CppStatUtilities.cc:439 (parallel [
            (set (reg:DI 41 r12)
                (mem:DI (reg/f:DI 7 sp) [0 S8 A8]))
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 8 [0x8])))
        ]) 77 {popdi1} (insn_list:REG_DEP_TRUE 1112 (insn_list:REG_DEP_TRUE 120 (insn_list:REG_DEP_TRUE 122 (insn_list:REG_DEP_TRUE 1110 (nil)))))
    (nil))

(note 1176 1113 1177 43 ( i (nil)) NOTE_INSN_VAR_LOCATION)

(note 1177 1176 1114 43 ( i (expr_list:REG_DEP_TRUE (reg/v:SI 4 si [orig:125 i ] [125])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 1114 1177 1178 43 ./CppStatUtilities.cc:439 (parallel [
            (set (reg:DI 42 r13)
                (mem:DI (reg/f:DI 7 sp) [0 S8 A8]))
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 8 [0x8])))
        ]) 77 {popdi1} (insn_list:REG_DEP_TRUE 1113 (insn_list:REG_DEP_TRUE 120 (insn_list:REG_DEP_TRUE 122 (insn_list:REG_DEP_TRUE 1110 (nil)))))
    (nil))

(note 1178 1114 1115 43 ( hy (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 1115 1178 1179 43 ./CppStatUtilities.cc:439 (parallel [
            (set (reg:DI 43 r14)
                (mem:DI (reg/f:DI 7 sp) [0 S8 A8]))
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 8 [0x8])))
        ]) 77 {popdi1} (insn_list:REG_DEP_TRUE 1114 (insn_list:REG_DEP_TRUE 120 (insn_list:REG_DEP_TRUE 122 (insn_list:REG_DEP_TRUE 1110 (nil)))))
    (nil))

(note 1179 1115 1116 43 ( xSize (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 1116 1179 1180 43 ./CppStatUtilities.cc:439 (parallel [
            (set (reg:DI 44 r15)
                (mem:DI (reg/f:DI 7 sp) [0 S8 A8]))
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 8 [0x8])))
        ]) 77 {popdi1} (insn_list:REG_DEP_TRUE 1115 (insn_list:REG_DEP_TRUE 120 (insn_list:REG_DEP_TRUE 122 (insn_list:REG_DEP_TRUE 1110 (nil)))))
    (nil))

(note 1180 1116 1117 43 ( nBins (nil)) NOTE_INSN_VAR_LOCATION)

(jump_insn:TI 1117 1180 1118 43 ./CppStatUtilities.cc:439 (return) 562 {return_internal} (insn_list:REG_DEP_TRUE 1115 (insn_list:REG_DEP_TRUE 1114 (insn_list:REG_DEP_TRUE 1113 (insn_list:REG_DEP_TRUE 1110 (insn_list:REG_DEP_TRUE 1116 (insn_list:REG_DEP_TRUE 1112 (insn_list:REG_DEP_TRUE 1111 (insn_list:REG_DEP_TRUE 1066 (insn_list:REG_DEP_TRUE 1067 (insn_list:REG_DEP_ANTI 120 (insn_list:REG_DEP_TRUE 1068 (insn_list:REG_DEP_ANTI 122 (nil)))))))))))))
    (nil))
;; End of basic block 43, registers live:
 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

(barrier 1118 1117 1061)

(note 1061 1118 0 NOTE_INSN_DELETED)


;; Function void summaryStats_t::print() const (_ZNK14summaryStats_t5printEv)


Basic block 0:
IN:
Stack adjustment: 8
Reg 5: this+0
Variables:
  name: this
    offset 0
      (reg:DI 5 di [ this ])

OUT:
Stack adjustment: 8


1 basic blocks, 2 edges.

Basic block 0 prev -1, next -2, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
Successors:  EXIT [100.0%]  (ab,sibcall)
Registers live at start: 3 [bx] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

(note:HI 1 0 132 ("./CppStatUtilities.cc") 54)

(note 132 1 6 0 ( this (expr_list:REG_DEP_TRUE (reg:DI 5 di [ this ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 0, registers live: 3 [bx] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note:HI 6 132 4 0 [bb 0] NOTE_INSN_BASIC_BLOCK)

(note:HI 4 6 113 0 NOTE_INSN_FUNCTION_BEG)

(insn/f:TI 113 4 114 0 ./CppStatUtilities.cc:54 (set (mem:DI (plus:DI (reg/f:DI 7 sp)
                (const_int -48 [0xffffffffffffffd0])) [0 S8 A8])
        (reg:DI 3 bx)) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 3 bx)
        (nil)))

(insn/f 114 113 8 0 ./CppStatUtilities.cc:54 (set (mem:DI (plus:DI (reg/f:DI 7 sp)
                (const_int -40 [0xffffffffffffffd8])) [0 S8 A8])
        (reg:DI 6 bp)) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 6 bp)
        (nil)))

(note:HI 8 114 16 0 ("./CppStatUtilities.cc") 59)

(insn 16 8 128 0 ./CppStatUtilities.cc:59 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC9") [flags 0x2] <string_cst 0x2b5eb6a34840>)) 81 {*movdi_1_rex64} (nil)
    (nil))

(note 128 16 115 0 ("./CppStatUtilities.cc") 54)

(insn/f:TI 115 128 116 0 ./CppStatUtilities.cc:54 (set (mem:DI (plus:DI (reg/f:DI 7 sp)
                (const_int -32 [0xffffffffffffffe0])) [0 S8 A8])
        (reg:DI 41 r12)) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 41 r12)
        (nil)))

(insn/f 116 115 117 0 ./CppStatUtilities.cc:54 (set (mem:DI (plus:DI (reg/f:DI 7 sp)
                (const_int -24 [0xffffffffffffffe8])) [0 S8 A8])
        (reg:DI 42 r13)) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 42 r13)
        (nil)))

(insn/f:TI 117 116 118 0 ./CppStatUtilities.cc:54 (set (mem:DI (plus:DI (reg/f:DI 7 sp)
                (const_int -16 [0xfffffffffffffff0])) [0 S8 A8])
        (reg:DI 43 r14)) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 43 r14)
        (nil)))

(insn/f 118 117 119 0 ./CppStatUtilities.cc:54 (set (mem:DI (plus:DI (reg/f:DI 7 sp)
                (const_int -8 [0xfffffffffffffff8])) [0 S8 A8])
        (reg:DI 44 r15)) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 44 r15)
        (nil)))

(insn/f 119 118 120 0 ./CppStatUtilities.cc:54 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int -72 [0xffffffffffffffb8])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) 762 {pro_epilogue_adjust_stack_rex64} (insn_list:REG_DEP_ANTI 113 (insn_list:REG_DEP_ANTI 114 (insn_list:REG_DEP_ANTI 115 (insn_list:REG_DEP_ANTI 116 (insn_list:REG_DEP_ANTI 117 (insn_list:REG_DEP_ANTI 118 (nil)))))))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(note 120 119 129 0 NOTE_INSN_PROLOGUE_END)

(note 129 120 106 0 ("./CppStatUtilities.cc") 59)

(insn:TI 106 129 9 0 ./CppStatUtilities.cc:59 (set (reg:DI 3 bx [orig:73 D.34452 ] [73])
        (mem/s:DI (reg/f:DI 5 di [orig:80 this ] [80]) [3 <variable>.min+0 S8 A64])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 113 (insn_list:REG_DEP_TRUE 114 (insn_list:REG_DEP_TRUE 115 (insn_list:REG_DEP_TRUE 116 (insn_list:REG_DEP_TRUE 117 (insn_list:REG_DEP_TRUE 118 (insn_list:REG_DEP_TRUE 119 (nil))))))))
    (nil))

(insn 9 106 101 0 ./CppStatUtilities.cc:59 (set (reg:DF 8 st)
        (mem/s:DF (plus:DI (reg/f:DI 5 di [orig:80 this ] [80])
                (const_int 32 [0x20])) [3 <variable>.mad+0 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 113 (insn_list:REG_DEP_TRUE 114 (insn_list:REG_DEP_TRUE 115 (insn_list:REG_DEP_TRUE 116 (insn_list:REG_DEP_TRUE 117 (insn_list:REG_DEP_TRUE 118 (insn_list:REG_DEP_TRUE 119 (nil))))))))
    (nil))

(insn:TI 101 9 102 0 ./CppStatUtilities.cc:59 (set (reg:DI 6 bp [orig:78 D.34447 ] [78])
        (mem/s:DI (plus:DI (reg/f:DI 5 di [orig:80 this ] [80])
                (const_int 8 [0x8])) [3 <variable>.max+0 S8 A64])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 113 (insn_list:REG_DEP_TRUE 114 (insn_list:REG_DEP_TRUE 115 (insn_list:REG_DEP_TRUE 116 (insn_list:REG_DEP_TRUE 117 (insn_list:REG_DEP_TRUE 118 (insn_list:REG_DEP_TRUE 119 (nil))))))))
    (nil))

(insn 102 101 103 0 ./CppStatUtilities.cc:59 (set (reg:DI 44 r15 [orig:77 D.34448 ] [77])
        (mem/s:DI (plus:DI (reg/f:DI 5 di [orig:80 this ] [80])
                (const_int 48 [0x30])) [3 <variable>.q3+0 S8 A64])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 113 (insn_list:REG_DEP_TRUE 114 (insn_list:REG_DEP_TRUE 115 (insn_list:REG_DEP_TRUE 116 (insn_list:REG_DEP_TRUE 117 (insn_list:REG_DEP_TRUE 118 (insn_list:REG_DEP_TRUE 119 (nil))))))))
    (nil))

(insn:TI 103 102 104 0 ./CppStatUtilities.cc:59 (set (reg:DI 43 r14 [orig:76 D.34449 ] [76])
        (mem/s:DI (plus:DI (reg/f:DI 5 di [orig:80 this ] [80])
                (const_int 24 [0x18])) [3 <variable>.mean+0 S8 A64])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 113 (insn_list:REG_DEP_TRUE 114 (insn_list:REG_DEP_TRUE 115 (insn_list:REG_DEP_TRUE 116 (insn_list:REG_DEP_TRUE 117 (insn_list:REG_DEP_TRUE 118 (insn_list:REG_DEP_TRUE 119 (nil))))))))
    (nil))

(insn 104 103 88 0 ./CppStatUtilities.cc:59 (set (reg:DI 42 r13 [orig:75 D.34450 ] [75])
        (mem/s:DI (plus:DI (reg/f:DI 5 di [orig:80 this ] [80])
                (const_int 16 [0x10])) [3 <variable>.med+0 S8 A64])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 113 (insn_list:REG_DEP_TRUE 114 (insn_list:REG_DEP_TRUE 115 (insn_list:REG_DEP_TRUE 116 (insn_list:REG_DEP_TRUE 117 (insn_list:REG_DEP_TRUE 118 (insn_list:REG_DEP_TRUE 119 (nil))))))))
    (nil))

(insn 88 104 105 0 ./CppStatUtilities.cc:59 (set (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                (const_int 16 [0x10])) [61 D.34446+0 S8 A8])
        (reg:DF 8 st)) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 9 (insn_list:REG_DEP_TRUE 119 (nil)))
    (expr_list:REG_DEAD (reg:DF 8 st)
        (nil)))

(insn:TI 105 88 17 0 ./CppStatUtilities.cc:59 (set (reg:DI 41 r12 [orig:74 D.34451 ] [74])
        (mem/s:DI (plus:DI (reg/f:DI 5 di [orig:80 this ] [80])
                (const_int 40 [0x28])) [3 <variable>.q1+0 S8 A64])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 113 (insn_list:REG_DEP_TRUE 114 (insn_list:REG_DEP_TRUE 115 (insn_list:REG_DEP_TRUE 116 (insn_list:REG_DEP_TRUE 117 (insn_list:REG_DEP_TRUE 118 (insn_list:REG_DEP_TRUE 119 (nil))))))))
    (expr_list:REG_DEAD (reg/f:DI 5 di [orig:80 this ] [80])
        (nil)))

(insn 17 105 133 0 ./CppStatUtilities.cc:59 (set (reg:DI 5 di)
        (symbol_ref:DI ("_ZSt4cerr") [flags 0x40] <var_decl 0x2b5eb61c5840 cerr>)) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 9 (insn_list:REG_DEP_ANTI 101 (insn_list:REG_DEP_ANTI 102 (insn_list:REG_DEP_ANTI 103 (insn_list:REG_DEP_ANTI 104 (insn_list:REG_DEP_ANTI 105 (insn_list:REG_DEP_ANTI 106 (nil))))))))
    (nil))

(note 133 17 18 0 ( this (nil)) NOTE_INSN_VAR_LOCATION)

(call_insn:TI 18 133 107 0 ./CppStatUtilities.cc:59 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_PKc") [flags 0x41] <function_decl 0x2b5eb606a900 operator<<>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_ANTI 113 (insn_list:REG_DEP_ANTI 114 (insn_list:REG_DEP_ANTI 115 (insn_list:REG_DEP_ANTI 116 (insn_list:REG_DEP_ANTI 117 (insn_list:REG_DEP_ANTI 118 (insn_list:REG_DEP_ANTI 9 (insn_list:REG_DEP_ANTI 101 (insn_list:REG_DEP_ANTI 102 (insn_list:REG_DEP_ANTI 103 (insn_list:REG_DEP_ANTI 104 (insn_list:REG_DEP_ANTI 105 (insn_list:REG_DEP_ANTI 106 (insn_list:REG_DEP_ANTI 88 (insn_list:REG_DEP_TRUE 17 (insn_list:REG_DEP_TRUE 16 (insn_list:REG_DEP_TRUE 119 (nil))))))))))))))))))
    (expr_list:REG_DEAD (reg:DI 4 si)
        (expr_list:REG_DEAD (reg:DI 5 di)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (nil))))

(insn:TI 107 18 19 0 ./CppStatUtilities.cc:59 (set (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])) [0 S8 A8])
        (reg:DI 3 bx [orig:73 D.34452 ] [73])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 119 (insn_list:REG_DEP_TRUE 106 (insn_list:REG_DEP_ANTI 18 (nil))))
    (expr_list:REG_DEAD (reg:DI 3 bx [orig:73 D.34452 ] [73])
        (nil)))

(insn 19 107 90 0 ./CppStatUtilities.cc:59 (set (reg:DI 5 di [orig:72 D.34453 ] [72])
        (reg:DI 0 ax)) 81 {*movdi_1_rex64} (insn_list:REG_DEP_OUTPUT 17 (insn_list:REG_DEP_TRUE 18 (nil)))
    (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))

(insn:TI 90 19 22 0 ./CppStatUtilities.cc:59 (set (reg:DF 21 xmm0 [ D.34452 ])
        (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])) [0 S8 A8])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 119 (insn_list:REG_DEP_ANTI 18 (insn_list:REG_DEP_TRUE 107 (nil))))
    (nil))

(call_insn:TI 22 90 24 0 ./CppStatUtilities.cc:59 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_ZNSolsEd") [flags 0x41] <function_decl 0x2b5eb6055f00 operator<<>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_ANTI 107 (insn_list:REG_DEP_OUTPUT 88 (insn_list:REG_DEP_OUTPUT 16 (insn_list:REG_DEP_TRUE 90 (insn_list:REG_DEP_TRUE 119 (insn_list:REG_DEP_TRUE 19 (insn_list:REG_DEP_ANTI 18 (nil))))))))
    (expr_list:REG_DEAD (reg:DF 21 xmm0 [ D.34452 ])
        (expr_list:REG_DEAD (reg:DI 5 di [ D.34453 ])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di [ D.34453 ]))
        (expr_list:REG_DEP_TRUE (use (reg:DF 21 xmm0 [ D.34452 ]))
            (nil))))

(insn:TI 24 22 23 0 ./CppStatUtilities.cc:59 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC10") [flags 0x2] <string_cst 0x2b5eb6a34930>)) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 18 (insn_list:REG_DEP_OUTPUT 22 (insn_list:REG_DEP_OUTPUT 16 (nil))))
    (nil))

(insn 23 24 26 0 ./CppStatUtilities.cc:59 (set (reg:DI 5 di [orig:71 D.34454 ] [71])
        (reg:DI 0 ax)) 81 {*movdi_1_rex64} (insn_list:REG_DEP_OUTPUT 19 (insn_list:REG_DEP_TRUE 22 (nil)))
    (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))

(call_insn:TI 26 23 108 0 ./CppStatUtilities.cc:59 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_PKc") [flags 0x41] <function_decl 0x2b5eb606a900 operator<<>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_OUTPUT 90 (insn_list:REG_DEP_OUTPUT 88 (insn_list:REG_DEP_TRUE 119 (insn_list:REG_DEP_TRUE 23 (insn_list:REG_DEP_TRUE 24 (insn_list:REG_DEP_ANTI 22 (nil)))))))
    (expr_list:REG_DEAD (reg:DI 4 si)
        (expr_list:REG_DEAD (reg:DI 5 di [ D.34454 ])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di [ D.34454 ]))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (nil))))

(insn:TI 108 26 27 0 ./CppStatUtilities.cc:59 (set (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])) [0 S8 A8])
        (reg:DI 41 r12 [orig:74 D.34451 ] [74])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 105 (insn_list:REG_DEP_TRUE 119 (insn_list:REG_DEP_ANTI 26 (nil))))
    (expr_list:REG_DEAD (reg:DI 41 r12 [orig:74 D.34451 ] [74])
        (nil)))

(insn 27 108 92 0 ./CppStatUtilities.cc:59 (set (reg:DI 5 di [orig:70 D.34455 ] [70])
        (reg:DI 0 ax)) 81 {*movdi_1_rex64} (insn_list:REG_DEP_OUTPUT 23 (insn_list:REG_DEP_TRUE 26 (nil)))
    (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))

(insn:TI 92 27 30 0 ./CppStatUtilities.cc:59 (set (reg:DF 21 xmm0 [ D.34451 ])
        (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])) [0 S8 A8])) 94 {*movdf_integer} (insn_list:REG_DEP_ANTI 22 (insn_list:REG_DEP_OUTPUT 90 (insn_list:REG_DEP_TRUE 119 (insn_list:REG_DEP_ANTI 26 (insn_list:REG_DEP_TRUE 108 (nil))))))
    (nil))

(call_insn:TI 30 92 32 0 ./CppStatUtilities.cc:59 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_ZNSolsEd") [flags 0x41] <function_decl 0x2b5eb6055f00 operator<<>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_ANTI 108 (insn_list:REG_DEP_OUTPUT 88 (insn_list:REG_DEP_OUTPUT 24 (insn_list:REG_DEP_TRUE 92 (insn_list:REG_DEP_TRUE 119 (insn_list:REG_DEP_TRUE 27 (insn_list:REG_DEP_ANTI 26 (nil))))))))
    (expr_list:REG_DEAD (reg:DF 21 xmm0 [ D.34451 ])
        (expr_list:REG_DEAD (reg:DI 5 di [ D.34455 ])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di [ D.34455 ]))
        (expr_list:REG_DEP_TRUE (use (reg:DF 21 xmm0 [ D.34451 ]))
            (nil))))

(insn:TI 32 30 31 0 ./CppStatUtilities.cc:59 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC11") [flags 0x2] <string_cst 0x2b5eb6a34960>)) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 26 (insn_list:REG_DEP_OUTPUT 30 (insn_list:REG_DEP_OUTPUT 24 (nil))))
    (nil))

(insn 31 32 34 0 ./CppStatUtilities.cc:59 (set (reg:DI 5 di [orig:69 D.34456 ] [69])
        (reg:DI 0 ax)) 81 {*movdi_1_rex64} (insn_list:REG_DEP_OUTPUT 27 (insn_list:REG_DEP_TRUE 30 (nil)))
    (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))

(call_insn:TI 34 31 109 0 ./CppStatUtilities.cc:59 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_PKc") [flags 0x41] <function_decl 0x2b5eb606a900 operator<<>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_OUTPUT 92 (insn_list:REG_DEP_OUTPUT 88 (insn_list:REG_DEP_TRUE 119 (insn_list:REG_DEP_TRUE 31 (insn_list:REG_DEP_TRUE 32 (insn_list:REG_DEP_ANTI 30 (nil)))))))
    (expr_list:REG_DEAD (reg:DI 4 si)
        (expr_list:REG_DEAD (reg:DI 5 di [ D.34456 ])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di [ D.34456 ]))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (nil))))

(insn:TI 109 34 35 0 ./CppStatUtilities.cc:59 (set (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])) [0 S8 A8])
        (reg:DI 42 r13 [orig:75 D.34450 ] [75])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 104 (insn_list:REG_DEP_TRUE 119 (insn_list:REG_DEP_ANTI 34 (nil))))
    (expr_list:REG_DEAD (reg:DI 42 r13 [orig:75 D.34450 ] [75])
        (nil)))

(insn 35 109 94 0 ./CppStatUtilities.cc:59 (set (reg:DI 5 di [orig:68 D.34457 ] [68])
        (reg:DI 0 ax)) 81 {*movdi_1_rex64} (insn_list:REG_DEP_OUTPUT 31 (insn_list:REG_DEP_TRUE 34 (nil)))
    (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))

(insn:TI 94 35 38 0 ./CppStatUtilities.cc:59 (set (reg:DF 21 xmm0 [ D.34450 ])
        (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])) [0 S8 A8])) 94 {*movdf_integer} (insn_list:REG_DEP_ANTI 30 (insn_list:REG_DEP_OUTPUT 92 (insn_list:REG_DEP_TRUE 119 (insn_list:REG_DEP_ANTI 34 (insn_list:REG_DEP_TRUE 109 (nil))))))
    (nil))

(call_insn:TI 38 94 40 0 ./CppStatUtilities.cc:59 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_ZNSolsEd") [flags 0x41] <function_decl 0x2b5eb6055f00 operator<<>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_ANTI 109 (insn_list:REG_DEP_OUTPUT 88 (insn_list:REG_DEP_OUTPUT 32 (insn_list:REG_DEP_TRUE 94 (insn_list:REG_DEP_TRUE 119 (insn_list:REG_DEP_TRUE 35 (insn_list:REG_DEP_ANTI 34 (nil))))))))
    (expr_list:REG_DEAD (reg:DF 21 xmm0 [ D.34450 ])
        (expr_list:REG_DEAD (reg:DI 5 di [ D.34457 ])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di [ D.34457 ]))
        (expr_list:REG_DEP_TRUE (use (reg:DF 21 xmm0 [ D.34450 ]))
            (nil))))

(insn:TI 40 38 39 0 ./CppStatUtilities.cc:59 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC12") [flags 0x2] <string_cst 0x2b5eb6a34a20>)) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 34 (insn_list:REG_DEP_OUTPUT 38 (insn_list:REG_DEP_OUTPUT 32 (nil))))
    (nil))

(insn 39 40 42 0 ./CppStatUtilities.cc:59 (set (reg:DI 5 di [orig:67 D.34458 ] [67])
        (reg:DI 0 ax)) 81 {*movdi_1_rex64} (insn_list:REG_DEP_OUTPUT 35 (insn_list:REG_DEP_TRUE 38 (nil)))
    (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))

(call_insn:TI 42 39 110 0 ./CppStatUtilities.cc:59 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_PKc") [flags 0x41] <function_decl 0x2b5eb606a900 operator<<>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_OUTPUT 94 (insn_list:REG_DEP_OUTPUT 88 (insn_list:REG_DEP_TRUE 119 (insn_list:REG_DEP_TRUE 39 (insn_list:REG_DEP_TRUE 40 (insn_list:REG_DEP_ANTI 38 (nil)))))))
    (expr_list:REG_DEAD (reg:DI 4 si)
        (expr_list:REG_DEAD (reg:DI 5 di [ D.34458 ])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di [ D.34458 ]))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (nil))))

(insn:TI 110 42 43 0 ./CppStatUtilities.cc:59 (set (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])) [0 S8 A8])
        (reg:DI 43 r14 [orig:76 D.34449 ] [76])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 103 (insn_list:REG_DEP_TRUE 119 (insn_list:REG_DEP_ANTI 42 (nil))))
    (expr_list:REG_DEAD (reg:DI 43 r14 [orig:76 D.34449 ] [76])
        (nil)))

(insn 43 110 96 0 ./CppStatUtilities.cc:59 (set (reg:DI 5 di [orig:66 D.34459 ] [66])
        (reg:DI 0 ax)) 81 {*movdi_1_rex64} (insn_list:REG_DEP_OUTPUT 39 (insn_list:REG_DEP_TRUE 42 (nil)))
    (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))

(insn:TI 96 43 46 0 ./CppStatUtilities.cc:59 (set (reg:DF 21 xmm0 [ D.34449 ])
        (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])) [0 S8 A8])) 94 {*movdf_integer} (insn_list:REG_DEP_ANTI 38 (insn_list:REG_DEP_OUTPUT 94 (insn_list:REG_DEP_TRUE 119 (insn_list:REG_DEP_ANTI 42 (insn_list:REG_DEP_TRUE 110 (nil))))))
    (nil))

(call_insn:TI 46 96 48 0 ./CppStatUtilities.cc:59 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_ZNSolsEd") [flags 0x41] <function_decl 0x2b5eb6055f00 operator<<>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_ANTI 110 (insn_list:REG_DEP_OUTPUT 88 (insn_list:REG_DEP_OUTPUT 40 (insn_list:REG_DEP_TRUE 96 (insn_list:REG_DEP_TRUE 119 (insn_list:REG_DEP_TRUE 43 (insn_list:REG_DEP_ANTI 42 (nil))))))))
    (expr_list:REG_DEAD (reg:DF 21 xmm0 [ D.34449 ])
        (expr_list:REG_DEAD (reg:DI 5 di [ D.34459 ])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di [ D.34459 ]))
        (expr_list:REG_DEP_TRUE (use (reg:DF 21 xmm0 [ D.34449 ]))
            (nil))))

(insn:TI 48 46 47 0 ./CppStatUtilities.cc:59 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC13") [flags 0x2] <string_cst 0x2b5eb6a34ae0>)) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 42 (insn_list:REG_DEP_OUTPUT 46 (insn_list:REG_DEP_OUTPUT 40 (nil))))
    (nil))

(insn 47 48 50 0 ./CppStatUtilities.cc:59 (set (reg:DI 5 di [orig:65 D.34460 ] [65])
        (reg:DI 0 ax)) 81 {*movdi_1_rex64} (insn_list:REG_DEP_OUTPUT 43 (insn_list:REG_DEP_TRUE 46 (nil)))
    (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))

(call_insn:TI 50 47 111 0 ./CppStatUtilities.cc:59 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_PKc") [flags 0x41] <function_decl 0x2b5eb606a900 operator<<>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_OUTPUT 96 (insn_list:REG_DEP_OUTPUT 88 (insn_list:REG_DEP_TRUE 119 (insn_list:REG_DEP_TRUE 47 (insn_list:REG_DEP_TRUE 48 (insn_list:REG_DEP_ANTI 46 (nil)))))))
    (expr_list:REG_DEAD (reg:DI 4 si)
        (expr_list:REG_DEAD (reg:DI 5 di [ D.34460 ])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di [ D.34460 ]))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (nil))))

(insn:TI 111 50 51 0 ./CppStatUtilities.cc:59 (set (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])) [0 S8 A8])
        (reg:DI 44 r15 [orig:77 D.34448 ] [77])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 102 (insn_list:REG_DEP_TRUE 119 (insn_list:REG_DEP_ANTI 50 (nil))))
    (expr_list:REG_DEAD (reg:DI 44 r15 [orig:77 D.34448 ] [77])
        (nil)))

(insn 51 111 98 0 ./CppStatUtilities.cc:59 (set (reg:DI 5 di [orig:64 D.34461 ] [64])
        (reg:DI 0 ax)) 81 {*movdi_1_rex64} (insn_list:REG_DEP_OUTPUT 47 (insn_list:REG_DEP_TRUE 50 (nil)))
    (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))

(insn:TI 98 51 54 0 ./CppStatUtilities.cc:59 (set (reg:DF 21 xmm0 [ D.34448 ])
        (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])) [0 S8 A8])) 94 {*movdf_integer} (insn_list:REG_DEP_ANTI 46 (insn_list:REG_DEP_OUTPUT 96 (insn_list:REG_DEP_TRUE 119 (insn_list:REG_DEP_ANTI 50 (insn_list:REG_DEP_TRUE 111 (nil))))))
    (nil))

(call_insn:TI 54 98 56 0 ./CppStatUtilities.cc:59 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_ZNSolsEd") [flags 0x41] <function_decl 0x2b5eb6055f00 operator<<>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_ANTI 111 (insn_list:REG_DEP_OUTPUT 88 (insn_list:REG_DEP_OUTPUT 48 (insn_list:REG_DEP_TRUE 98 (insn_list:REG_DEP_TRUE 119 (insn_list:REG_DEP_TRUE 51 (insn_list:REG_DEP_ANTI 50 (nil))))))))
    (expr_list:REG_DEAD (reg:DF 21 xmm0 [ D.34448 ])
        (expr_list:REG_DEAD (reg:DI 5 di [ D.34461 ])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di [ D.34461 ]))
        (expr_list:REG_DEP_TRUE (use (reg:DF 21 xmm0 [ D.34448 ]))
            (nil))))

(insn:TI 56 54 55 0 ./CppStatUtilities.cc:59 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC14") [flags 0x2] <string_cst 0x2b5eb6a34b10>)) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 50 (insn_list:REG_DEP_OUTPUT 54 (insn_list:REG_DEP_OUTPUT 48 (nil))))
    (nil))

(insn 55 56 58 0 ./CppStatUtilities.cc:59 (set (reg:DI 5 di [orig:63 D.34462 ] [63])
        (reg:DI 0 ax)) 81 {*movdi_1_rex64} (insn_list:REG_DEP_OUTPUT 51 (insn_list:REG_DEP_TRUE 54 (nil)))
    (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))

(call_insn:TI 58 55 112 0 ./CppStatUtilities.cc:59 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_PKc") [flags 0x41] <function_decl 0x2b5eb606a900 operator<<>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_OUTPUT 98 (insn_list:REG_DEP_OUTPUT 88 (insn_list:REG_DEP_TRUE 119 (insn_list:REG_DEP_TRUE 55 (insn_list:REG_DEP_TRUE 56 (insn_list:REG_DEP_ANTI 54 (nil)))))))
    (expr_list:REG_DEAD (reg:DI 4 si)
        (expr_list:REG_DEAD (reg:DI 5 di [ D.34462 ])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di [ D.34462 ]))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (nil))))

(insn:TI 112 58 59 0 ./CppStatUtilities.cc:59 (set (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])) [0 S8 A8])
        (reg:DI 6 bp [orig:78 D.34447 ] [78])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 119 (insn_list:REG_DEP_TRUE 101 (insn_list:REG_DEP_ANTI 58 (nil))))
    (expr_list:REG_DEAD (reg:DI 6 bp [orig:78 D.34447 ] [78])
        (nil)))

(insn 59 112 100 0 ./CppStatUtilities.cc:59 (set (reg:DI 5 di [orig:62 D.34463 ] [62])
        (reg:DI 0 ax)) 81 {*movdi_1_rex64} (insn_list:REG_DEP_OUTPUT 55 (insn_list:REG_DEP_TRUE 58 (nil)))
    (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))

(insn:TI 100 59 62 0 ./CppStatUtilities.cc:59 (set (reg:DF 21 xmm0 [ D.34447 ])
        (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])) [0 S8 A8])) 94 {*movdf_integer} (insn_list:REG_DEP_ANTI 54 (insn_list:REG_DEP_OUTPUT 98 (insn_list:REG_DEP_TRUE 119 (insn_list:REG_DEP_ANTI 58 (insn_list:REG_DEP_TRUE 112 (nil))))))
    (nil))

(call_insn:TI 62 100 64 0 ./CppStatUtilities.cc:59 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_ZNSolsEd") [flags 0x41] <function_decl 0x2b5eb6055f00 operator<<>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_ANTI 112 (insn_list:REG_DEP_OUTPUT 88 (insn_list:REG_DEP_OUTPUT 56 (insn_list:REG_DEP_TRUE 100 (insn_list:REG_DEP_TRUE 119 (insn_list:REG_DEP_TRUE 59 (insn_list:REG_DEP_ANTI 58 (nil))))))))
    (expr_list:REG_DEAD (reg:DF 21 xmm0 [ D.34447 ])
        (expr_list:REG_DEAD (reg:DI 5 di [ D.34463 ])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di [ D.34463 ]))
        (expr_list:REG_DEP_TRUE (use (reg:DF 21 xmm0 [ D.34447 ]))
            (nil))))

(insn:TI 64 62 63 0 ./CppStatUtilities.cc:59 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC15") [flags 0x2] <string_cst 0x2b5eb6a34b40>)) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 58 (insn_list:REG_DEP_OUTPUT 62 (insn_list:REG_DEP_OUTPUT 56 (nil))))
    (nil))

(insn 63 64 66 0 ./CppStatUtilities.cc:59 (set (reg:DI 5 di [orig:61 D.34464 ] [61])
        (reg:DI 0 ax)) 81 {*movdi_1_rex64} (insn_list:REG_DEP_OUTPUT 59 (insn_list:REG_DEP_TRUE 62 (nil)))
    (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))

(call_insn:TI 66 63 68 0 ./CppStatUtilities.cc:59 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_PKc") [flags 0x41] <function_decl 0x2b5eb606a900 operator<<>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_OUTPUT 100 (insn_list:REG_DEP_OUTPUT 88 (insn_list:REG_DEP_TRUE 119 (insn_list:REG_DEP_TRUE 63 (insn_list:REG_DEP_TRUE 64 (insn_list:REG_DEP_ANTI 62 (nil)))))))
    (expr_list:REG_DEAD (reg:DI 4 si)
        (expr_list:REG_DEAD (reg:DI 5 di [ D.34464 ])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di [ D.34464 ]))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (nil))))

(insn:TI 68 66 67 0 ./CppStatUtilities.cc:59 (set (reg:DF 21 xmm0 [ D.34446 ])
        (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                (const_int 16 [0x10])) [61 D.34446+0 S8 A8])) 94 {*movdf_integer} (insn_list:REG_DEP_ANTI 62 (insn_list:REG_DEP_OUTPUT 100 (insn_list:REG_DEP_TRUE 119 (insn_list:REG_DEP_ANTI 66 (nil)))))
    (nil))

(insn 67 68 70 0 ./CppStatUtilities.cc:59 (set (reg:DI 5 di [orig:60 D.34465 ] [60])
        (reg:DI 0 ax)) 81 {*movdi_1_rex64} (insn_list:REG_DEP_OUTPUT 63 (insn_list:REG_DEP_TRUE 66 (nil)))
    (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))

(call_insn:TI 70 67 72 0 ./CppStatUtilities.cc:59 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_ZNSolsEd") [flags 0x41] <function_decl 0x2b5eb6055f00 operator<<>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_OUTPUT 88 (insn_list:REG_DEP_OUTPUT 64 (insn_list:REG_DEP_TRUE 68 (insn_list:REG_DEP_TRUE 119 (insn_list:REG_DEP_TRUE 67 (insn_list:REG_DEP_ANTI 66 (nil)))))))
    (expr_list:REG_DEAD (reg:DF 21 xmm0 [ D.34446 ])
        (expr_list:REG_DEAD (reg:DI 5 di [ D.34465 ])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di [ D.34465 ]))
        (expr_list:REG_DEP_TRUE (use (reg:DF 21 xmm0 [ D.34446 ]))
            (nil))))

(note:HI 72 70 121 0 ("/usr/lib/gcc/x86_64-redhat-linux/4.1.2/../../../../include/c++/4.1.2/bits/ostream.tcc") 72)

(insn:TI 121 72 122 0 ./CppStatUtilities.cc:60 (set (reg:DI 3 bx)
        (mem:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 24 [0x18])) [0 S8 A8])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 107 (insn_list:REG_DEP_OUTPUT 106 (insn_list:REG_DEP_TRUE 119 (insn_list:REG_DEP_ANTI 70 (nil)))))
    (nil))

(insn 122 121 130 0 ./CppStatUtilities.cc:60 (set (reg:DI 6 bp)
        (mem:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 32 [0x20])) [0 S8 A8])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 112 (insn_list:REG_DEP_OUTPUT 101 (insn_list:REG_DEP_TRUE 119 (insn_list:REG_DEP_ANTI 70 (nil)))))
    (nil))

(note 130 122 71 0 ("./CppStatUtilities.cc") 59)

(insn 71 130 134 0 ./CppStatUtilities.cc:59 (set (reg:DI 5 di [orig:58 this ] [58])
        (reg:DI 0 ax)) 81 {*movdi_1_rex64} (insn_list:REG_DEP_OUTPUT 67 (insn_list:REG_DEP_TRUE 70 (nil)))
    (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))

(note 134 71 131 0 ( this (expr_list:REG_DEP_TRUE (reg:DI 5 di [orig:58 this ] [58])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 131 134 123 0 ("/usr/lib/gcc/x86_64-redhat-linux/4.1.2/../../../../include/c++/4.1.2/bits/ostream.tcc") 72)

(insn:TI 123 131 124 0 ./CppStatUtilities.cc:60 (set (reg:DI 41 r12)
        (mem:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 40 [0x28])) [0 S8 A8])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 108 (insn_list:REG_DEP_OUTPUT 105 (insn_list:REG_DEP_TRUE 119 (insn_list:REG_DEP_ANTI 70 (nil)))))
    (nil))

(insn 124 123 125 0 ./CppStatUtilities.cc:60 (set (reg:DI 42 r13)
        (mem:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 48 [0x30])) [0 S8 A8])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 109 (insn_list:REG_DEP_OUTPUT 104 (insn_list:REG_DEP_TRUE 119 (insn_list:REG_DEP_ANTI 70 (nil)))))
    (nil))

(insn:TI 125 124 126 0 ./CppStatUtilities.cc:60 (set (reg:DI 43 r14)
        (mem:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 56 [0x38])) [0 S8 A8])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 110 (insn_list:REG_DEP_OUTPUT 103 (insn_list:REG_DEP_TRUE 119 (insn_list:REG_DEP_ANTI 70 (nil)))))
    (nil))

(insn 126 125 127 0 ./CppStatUtilities.cc:60 (set (reg:DI 44 r15)
        (mem:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 64 [0x40])) [0 S8 A8])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 111 (insn_list:REG_DEP_OUTPUT 102 (insn_list:REG_DEP_TRUE 119 (insn_list:REG_DEP_ANTI 70 (nil)))))
    (nil))

(insn 127 126 74 0 ./CppStatUtilities.cc:60 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 72 [0x48])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) 762 {pro_epilogue_adjust_stack_rex64} (insn_list:REG_DEP_ANTI 88 (insn_list:REG_DEP_ANTI 18 (insn_list:REG_DEP_ANTI 107 (insn_list:REG_DEP_ANTI 90 (insn_list:REG_DEP_ANTI 22 (insn_list:REG_DEP_ANTI 26 (insn_list:REG_DEP_ANTI 108 (insn_list:REG_DEP_ANTI 92 (insn_list:REG_DEP_ANTI 30 (insn_list:REG_DEP_ANTI 34 (insn_list:REG_DEP_ANTI 109 (insn_list:REG_DEP_ANTI 94 (insn_list:REG_DEP_ANTI 38 (insn_list:REG_DEP_ANTI 42 (insn_list:REG_DEP_ANTI 110 (insn_list:REG_DEP_ANTI 96 (insn_list:REG_DEP_ANTI 46 (insn_list:REG_DEP_ANTI 50 (insn_list:REG_DEP_ANTI 111 (insn_list:REG_DEP_ANTI 98 (insn_list:REG_DEP_ANTI 54 (insn_list:REG_DEP_ANTI 58 (insn_list:REG_DEP_ANTI 112 (insn_list:REG_DEP_ANTI 100 (insn_list:REG_DEP_ANTI 62 (insn_list:REG_DEP_ANTI 66 (insn_list:REG_DEP_ANTI 68 (insn_list:REG_DEP_TRUE 119 (insn_list:REG_DEP_ANTI 70 (insn_list:REG_DEP_ANTI 121 (insn_list:REG_DEP_ANTI 122 (insn_list:REG_DEP_ANTI 123 (insn_list:REG_DEP_ANTI 124 (insn_list:REG_DEP_ANTI 125 (insn_list:REG_DEP_ANTI 126 (nil))))))))))))))))))))))))))))))))))))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(call_insn/j:TI 74 127 135 0 /usr/lib/gcc/x86_64-redhat-linux/4.1.2/../../../../include/c++/4.1.2/bits/ostream.tcc:72 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_ZSt4endlIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_") [flags 0x41] <function_decl 0x2b5eb6063d00 endl>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_ANTI 113 (insn_list:REG_DEP_ANTI 114 (insn_list:REG_DEP_ANTI 115 (insn_list:REG_DEP_ANTI 116 (insn_list:REG_DEP_ANTI 117 (insn_list:REG_DEP_ANTI 118 (insn_list:REG_DEP_ANTI 119 (insn_list:REG_DEP_ANTI 9 (insn_list:REG_DEP_ANTI 101 (insn_list:REG_DEP_ANTI 102 (insn_list:REG_DEP_ANTI 103 (insn_list:REG_DEP_ANTI 104 (insn_list:REG_DEP_ANTI 105 (insn_list:REG_DEP_ANTI 106 (insn_list:REG_DEP_ANTI 16 (insn_list:REG_DEP_ANTI 17 (insn_list:REG_DEP_ANTI 18 (insn_list:REG_DEP_ANTI 19 (insn_list:REG_DEP_ANTI 107 (insn_list:REG_DEP_ANTI 90 (insn_list:REG_DEP_ANTI 22 (insn_list:REG_DEP_ANTI 23 (insn_list:REG_DEP_ANTI 24 (insn_list:REG_DEP_ANTI 26 (insn_list:REG_DEP_ANTI 27 (insn_list:REG_DEP_ANTI 108 (insn_list:REG_DEP_ANTI 92 (insn_list:REG_DEP_ANTI 30 (insn_list:REG_DEP_ANTI 31 (insn_list:REG_DEP_ANTI 32 (insn_list:REG_DEP_ANTI 34 (insn_list:REG_DEP_ANTI 35 (insn_list:REG_DEP_ANTI 109 (insn_list:REG_DEP_ANTI 94 (insn_list:REG_DEP_ANTI 38 (insn_list:REG_DEP_ANTI 39 (insn_list:REG_DEP_ANTI 40 (insn_list:REG_DEP_ANTI 42 (insn_list:REG_DEP_ANTI 43 (insn_list:REG_DEP_ANTI 110 (insn_list:REG_DEP_ANTI 96 (insn_list:REG_DEP_ANTI 46 (insn_list:REG_DEP_ANTI 47 (insn_list:REG_DEP_ANTI 48 (insn_list:REG_DEP_ANTI 50 (insn_list:REG_DEP_ANTI 51 (insn_list:REG_DEP_ANTI 111 (insn_list:REG_DEP_ANTI 98 (insn_list:REG_DEP_ANTI 54 (insn_list:REG_DEP_ANTI 55 (insn_list:REG_DEP_ANTI 56 (insn_list:REG_DEP_ANTI 58 (insn_list:REG_DEP_ANTI 59 (insn_list:REG_DEP_ANTI 112 (insn_list:REG_DEP_ANTI 100 (insn_list:REG_DEP_ANTI 62 (insn_list:REG_DEP_ANTI 63 (insn_list:REG_DEP_ANTI 67 (insn_list:REG_DEP_ANTI 121 (insn_list:REG_DEP_ANTI 122 (insn_list:REG_DEP_ANTI 123 (insn_list:REG_DEP_ANTI 124 (insn_list:REG_DEP_ANTI 125 (insn_list:REG_DEP_ANTI 126 (insn_list:REG_DEP_ANTI 68 (insn_list:REG_DEP_ANTI 88 (insn_list:REG_DEP_ANTI 66 (insn_list:REG_DEP_ANTI 64 (insn_list:REG_DEP_TRUE 71 (insn_list:REG_DEP_ANTI 70 (insn_list:REG_DEP_TRUE 127 (nil))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))
    (expr_list:REG_DEAD (reg:DI 5 di [ this ])
        (expr_list:REG_UNUSED (reg:DI 0 ax)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di [ this ]))
        (nil)))

(note 135 74 75 0 ( this (nil)) NOTE_INSN_VAR_LOCATION)
;; End of basic block 0, registers live:
 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

(barrier:HI 75 135 77)

(note:HI 77 75 78 NOTE_INSN_FUNCTION_END)

(note:HI 78 77 87 NOTE_INSN_DELETED)

(note 87 78 0 NOTE_INSN_DELETED)


;; Function double* percentiles(const double*, int, const double*, int, int) (_Z11percentilesPKdiS0_ii)


Basic block 0:
IN:
Stack adjustment: 8
Reg 1: prob+0
Reg 2: probLen+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 37: perLen+0
Variables:
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: prob
    offset 0
      (reg:DI 1 dx [ prob ])
  name: probLen
    offset 0
      (reg:SI 2 cx [ probLen ])
  name: perLen
    offset 0
      (reg:SI 37 r8 [ perLen ])
  name: data
    offset 0
      (reg:DI 5 di [ data ])

OUT:
Stack adjustment: 160
Reg 1: prob+0
Reg 2: probLen+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 37: perLen+0
Reg 41: dataLen+0
Reg 43: data+0
Variables:
  name: dataLen
    offset 0
      (reg/v:SI 41 r12 [orig:102 dataLen ] [102])
      (reg:SI 4 si [ dataLen ])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
      (reg:DI 1 dx [ prob ])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
      (reg:SI 2 cx [ probLen ])
  name: perLen
    offset 0
      (reg:SI 37 r8 [ perLen ])
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])
      (reg:DI 5 di [ data ])


Basic block 1:
IN:
Stack adjustment: 160
Reg 1: prob+0
Reg 2: probLen+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 37: perLen+0
Reg 41: dataLen+0
Reg 43: data+0
Variables:
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg/v:SI 41 r12 [orig:102 dataLen ] [102])
      (reg:SI 4 si [ dataLen ])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
      (reg:DI 1 dx [ prob ])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
      (reg:SI 2 cx [ probLen ])
  name: perLen
    offset 0
      (reg:SI 37 r8 [ perLen ])

OUT:
Stack adjustment: 160
Reg 1: prob+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 37: perLen+0
Reg 41: dataLen+0
Reg 43: data+0
Variables:
  name: dataLen
    offset 0
      (reg/v:SI 41 r12 [orig:102 dataLen ] [102])
      (reg:SI 4 si [ dataLen ])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
      (reg:DI 1 dx [ prob ])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: perLen
    offset 0
      (reg:SI 37 r8 [ perLen ])
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])
      (reg:DI 5 di [ data ])


Basic block 2:
IN:
Stack adjustment: 160
Reg 1: prob+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 37: perLen+0
Reg 41: dataLen+0
Reg 43: data+0
Variables:
  name: dataLen
    offset 0
      (reg/v:SI 41 r12 [orig:102 dataLen ] [102])
      (reg:SI 4 si [ dataLen ])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
      (reg:DI 1 dx [ prob ])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: perLen
    offset 0
      (reg:SI 37 r8 [ perLen ])
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])
      (reg:DI 5 di [ data ])

OUT:
Stack adjustment: 160
Reg 1: prob+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 37: perLen+0
Reg 41: dataLen+0
Reg 43: data+0
Variables:
  name: dataLen
    offset 0
      (reg/v:SI 41 r12 [orig:102 dataLen ] [102])
      (reg:SI 4 si [ dataLen ])
  name: prob
    offset 0
      (reg:DI 1 dx [ prob ])
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: perLen
    offset 0
      (reg:SI 37 r8 [ perLen ])
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])
      (reg:DI 5 di [ data ])


Basic block 3:
IN:
Stack adjustment: 160
Reg 1: prob+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 37: perLen+0
Reg 41: dataLen+0
Reg 43: data+0
Variables:
  name: dataLen
    offset 0
      (reg/v:SI 41 r12 [orig:102 dataLen ] [102])
      (reg:SI 4 si [ dataLen ])
  name: prob
    offset 0
      (reg:DI 1 dx [ prob ])
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: perLen
    offset 0
      (reg:SI 37 r8 [ perLen ])
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])
      (reg:DI 5 di [ data ])

OUT:
Stack adjustment: 160
Reg 1: prob+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 37: perLen+0
Reg 41: dataLen+0
Reg 43: data+0
Variables:
  name: dataLen
    offset 0
      (reg/v:SI 41 r12 [orig:102 dataLen ] [102])
      (reg:SI 4 si [ dataLen ])
  name: prob
    offset 0
      (reg:DI 1 dx [ prob ])
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: perLen
    offset 0
      (reg:SI 37 r8 [ perLen ])
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])
      (reg:DI 5 di [ data ])


Basic block 4:
IN:
Stack adjustment: 160
Reg 1: prob+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 37: perLen+0
Reg 41: dataLen+0
Reg 43: data+0
Variables:
  name: dataLen
    offset 0
      (reg/v:SI 41 r12 [orig:102 dataLen ] [102])
      (reg:SI 4 si [ dataLen ])
  name: prob
    offset 0
      (reg:DI 1 dx [ prob ])
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: perLen
    offset 0
      (reg:SI 37 r8 [ perLen ])
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])
      (reg:DI 5 di [ data ])

OUT:
Stack adjustment: 160
Reg 4: dataLen+0
Reg 5: data+0
Reg 6: i+0
Reg 37: perLen+0
Reg 41: dataLen+0
Reg 43: data+0
Variables:
  name: dataLen
    offset 0
      (reg/v:SI 41 r12 [orig:102 dataLen ] [102])
      (reg:SI 4 si [ dataLen ])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: perLen
    offset 0
      (reg:SI 37 r8 [ perLen ])
  name: i
    offset 0
      (reg:DI 6 bp [orig:79 i ] [79])
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])
      (reg:DI 5 di [ data ])


Basic block 5:
IN:
Stack adjustment: 160
Reg 4: dataLen+0
Reg 5: data+0
Reg 6: i+0
Reg 37: perLen+0
Reg 41: dataLen+0
Reg 43: data+0
Variables:
  name: dataLen
    offset 0
      (reg/v:SI 41 r12 [orig:102 dataLen ] [102])
      (reg:SI 4 si [ dataLen ])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: perLen
    offset 0
      (reg:SI 37 r8 [ perLen ])
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])
      (reg:DI 5 di [ data ])
  name: i
    offset 0
      (reg:DI 6 bp [orig:79 i ] [79])

OUT:
Stack adjustment: 160
Reg 3: prob.766+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 6: i+0
Reg 37: perLen+0
Reg 41: dataLen+0
Reg 43: data+0
Variables:
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg/v:SI 41 r12 [orig:102 dataLen ] [102])
      (reg:SI 4 si [ dataLen ])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: perLen
    offset 0
      (reg:SI 37 r8 [ perLen ])
  name: i
    offset 0
      (reg:DI 6 bp [orig:79 i ] [79])
  name: prob.766
    offset 0
      (reg/v/f:DI 3 bx [orig:61 prob.766 ] [61])


Basic block 6:
IN:
Stack adjustment: 160
Reg 3: prob.766+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 6: i+0
Reg 37: perLen+0
Reg 41: dataLen+0
Reg 43: data+0
Variables:
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg/v:SI 41 r12 [orig:102 dataLen ] [102])
      (reg:SI 4 si [ dataLen ])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: perLen
    offset 0
      (reg:SI 37 r8 [ perLen ])
  name: i
    offset 0
      (reg:DI 6 bp [orig:79 i ] [79])
  name: prob.766
    offset 0
      (reg/v/f:DI 3 bx [orig:61 prob.766 ] [61])

OUT:
Stack adjustment: 160
Reg 3: prob.766+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 6: i+0
Reg 37: perLen+0
Reg 41: dataLen+0
Reg 43: data+0
Variables:
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg/v:SI 41 r12 [orig:102 dataLen ] [102])
      (reg:SI 4 si [ dataLen ])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: perLen
    offset 0
      (reg:SI 37 r8 [ perLen ])
  name: i
    offset 0
      (reg:DI 6 bp [orig:79 i ] [79])
  name: prob.766
    offset 0
      (reg/v/f:DI 3 bx [orig:61 prob.766 ] [61])


Basic block 7:
IN:
Stack adjustment: 160
Reg 3: prob.766+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 6: i+0
Reg 37: perLen+0
Reg 41: dataLen+0
Reg 43: data+0
Variables:
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg/v:SI 41 r12 [orig:102 dataLen ] [102])
      (reg:SI 4 si [ dataLen ])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: perLen
    offset 0
      (reg:SI 37 r8 [ perLen ])
  name: i
    offset 0
      (reg:DI 6 bp [orig:79 i ] [79])
  name: prob.766
    offset 0
      (reg/v/f:DI 3 bx [orig:61 prob.766 ] [61])

OUT:
Stack adjustment: 160
Reg 3: prob.766+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 6: i+0
Reg 37: perLen+0
Reg 41: dataLen+0
Reg 43: data+0
Variables:
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg/v:SI 41 r12 [orig:102 dataLen ] [102])
      (reg:SI 4 si [ dataLen ])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: perLen
    offset 0
      (reg:SI 37 r8 [ perLen ])
  name: i
    offset 0
      (reg:DI 6 bp [orig:79 i ] [79])
  name: prob.766
    offset 0
      (reg/v/f:DI 3 bx [orig:61 prob.766 ] [61])


Basic block 8:
IN:
Stack adjustment: 160
Reg 3: prob.766+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 6: i+0
Reg 37: perLen+0
Reg 41: dataLen+0
Reg 43: data+0
Variables:
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg/v:SI 41 r12 [orig:102 dataLen ] [102])
      (reg:SI 4 si [ dataLen ])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: perLen
    offset 0
      (reg:SI 37 r8 [ perLen ])
  name: i
    offset 0
      (reg:DI 6 bp [orig:79 i ] [79])
  name: prob.766
    offset 0
      (reg/v/f:DI 3 bx [orig:61 prob.766 ] [61])

OUT:
Stack adjustment: 160
Reg 3: prob.766+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 6: i+0
Reg 37: perLen+0
Reg 41: dataLen+0
Reg 43: data+0
Variables:
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg/v:SI 41 r12 [orig:102 dataLen ] [102])
      (reg:SI 4 si [ dataLen ])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: perLen
    offset 0
      (reg:SI 37 r8 [ perLen ])
  name: i
    offset 0
      (reg:DI 6 bp [orig:79 i ] [79])
  name: prob.766
    offset 0
      (reg/v/f:DI 3 bx [orig:61 prob.766 ] [61])


Basic block 9:
IN:
Stack adjustment: 160
Reg 3: prob.766+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 6: i+0
Reg 37: perLen+0
Reg 41: dataLen+0
Reg 43: data+0
Variables:
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg/v:SI 41 r12 [orig:102 dataLen ] [102])
      (reg:SI 4 si [ dataLen ])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: perLen
    offset 0
      (reg:SI 37 r8 [ perLen ])
  name: i
    offset 0
      (reg:DI 6 bp [orig:79 i ] [79])
  name: prob.766
    offset 0
      (reg/v/f:DI 3 bx [orig:61 prob.766 ] [61])

OUT:
Stack adjustment: 160
Reg 3: prob.766+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 6: i+0
Reg 37: perLen+0
Reg 41: dataLen+0
Reg 43: data+0
Variables:
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg/v:SI 41 r12 [orig:102 dataLen ] [102])
      (reg:SI 4 si [ dataLen ])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: perLen
    offset 0
      (reg:SI 37 r8 [ perLen ])
  name: i
    offset 0
      (reg:DI 6 bp [orig:79 i ] [79])
  name: prob.766
    offset 0
      (reg/v/f:DI 3 bx [orig:61 prob.766 ] [61])


Basic block 10:
IN:
Stack adjustment: 160
Reg 3: prob.766+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 6: i+0
Reg 37: perLen+0
Reg 41: dataLen+0
Reg 43: data+0
Variables:
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg/v:SI 41 r12 [orig:102 dataLen ] [102])
      (reg:SI 4 si [ dataLen ])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: perLen
    offset 0
      (reg:SI 37 r8 [ perLen ])
  name: i
    offset 0
      (reg:DI 6 bp [orig:79 i ] [79])
  name: prob.766
    offset 0
      (reg/v/f:DI 3 bx [orig:61 prob.766 ] [61])

OUT:
Stack adjustment: 160
Reg 3: prob.766+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 6: i+0
Reg 37: perLen+0
Reg 41: dataLen+0
Reg 43: data+0
Variables:
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg/v:SI 41 r12 [orig:102 dataLen ] [102])
      (reg:SI 4 si [ dataLen ])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: perLen
    offset 0
      (reg:SI 37 r8 [ perLen ])
  name: i
    offset 0
      (reg:DI 6 bp [orig:79 i ] [79])
  name: prob.766
    offset 0
      (reg/v/f:DI 3 bx [orig:61 prob.766 ] [61])


Basic block 11:
IN:
Stack adjustment: 160
Reg 3: prob.766+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 6: i+0
Reg 37: perLen+0
Reg 41: dataLen+0
Reg 43: data+0
Variables:
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg/v:SI 41 r12 [orig:102 dataLen ] [102])
      (reg:SI 4 si [ dataLen ])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: perLen
    offset 0
      (reg:SI 37 r8 [ perLen ])
  name: i
    offset 0
      (reg:DI 6 bp [orig:79 i ] [79])
  name: prob.766
    offset 0
      (reg/v/f:DI 3 bx [orig:61 prob.766 ] [61])

OUT:
Stack adjustment: 160
Reg 3: prob.766+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 6: i+0
Reg 37: perLen+0
Reg 41: dataLen+0
Reg 43: data+0
Variables:
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg/v:SI 41 r12 [orig:102 dataLen ] [102])
      (reg:SI 4 si [ dataLen ])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: perLen
    offset 0
      (reg:SI 37 r8 [ perLen ])
  name: i
    offset 0
      (reg:DI 6 bp [orig:79 i ] [79])
  name: prob.766
    offset 0
      (reg/v/f:DI 3 bx [orig:61 prob.766 ] [61])


Basic block 12:
IN:
Stack adjustment: 160
Reg 3: prob.766+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 6: i+0
Reg 37: perLen+0
Reg 41: dataLen+0
Reg 43: data+0
Variables:
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg/v:SI 41 r12 [orig:102 dataLen ] [102])
      (reg:SI 4 si [ dataLen ])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: perLen
    offset 0
      (reg:SI 37 r8 [ perLen ])
  name: i
    offset 0
      (reg:DI 6 bp [orig:79 i ] [79])
  name: prob.766
    offset 0
      (reg/v/f:DI 3 bx [orig:61 prob.766 ] [61])

OUT:
Stack adjustment: 160
Reg 3: prob.766+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 6: i+0
Reg 37: perLen+0
Reg 41: dataLen+0
Reg 43: data+0
Variables:
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg/v:SI 41 r12 [orig:102 dataLen ] [102])
      (reg:SI 4 si [ dataLen ])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: perLen
    offset 0
      (reg:SI 37 r8 [ perLen ])
  name: i
    offset 0
      (reg:DI 6 bp [orig:79 i ] [79])
  name: prob.766
    offset 0
      (reg/v/f:DI 3 bx [orig:61 prob.766 ] [61])


Basic block 13:
IN:
Stack adjustment: 160
Reg 3: prob.766+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 6: i+0
Reg 37: perLen+0
Reg 41: dataLen+0
Reg 43: data+0
Variables:
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg/v:SI 41 r12 [orig:102 dataLen ] [102])
      (reg:SI 4 si [ dataLen ])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: perLen
    offset 0
      (reg:SI 37 r8 [ perLen ])
  name: i
    offset 0
      (reg:DI 6 bp [orig:79 i ] [79])
  name: prob.766
    offset 0
      (reg/v/f:DI 3 bx [orig:61 prob.766 ] [61])

OUT:
Stack adjustment: 160
Reg 3: prob.766+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 37: perLen+0
Reg 41: dataLen+0
Reg 43: data+0
Variables:
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg/v:SI 41 r12 [orig:102 dataLen ] [102])
      (reg:SI 4 si [ dataLen ])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: perLen
    offset 0
      (reg:SI 37 r8 [ perLen ])
  name: prob.766
    offset 0
      (reg/v/f:DI 3 bx [orig:61 prob.766 ] [61])


Basic block 14:
IN:
Stack adjustment: 160
Reg 3: prob.766+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 37: perLen+0
Reg 41: dataLen+0
Reg 43: data+0
Variables:
  name: dataLen
    offset 0
      (reg/v:SI 41 r12 [orig:102 dataLen ] [102])
      (reg:SI 4 si [ dataLen ])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: perLen
    offset 0
      (reg:SI 37 r8 [ perLen ])
  name: prob.766
    offset 0
      (reg/v/f:DI 3 bx [orig:61 prob.766 ] [61])
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])
      (reg:DI 5 di [ data ])

OUT:
Stack adjustment: 160
Reg 3: prob.766+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 37: perLen+0
Reg 41: dataLen+0
Reg 43: data+0
Variables:
  name: dataLen
    offset 0
      (reg/v:SI 41 r12 [orig:102 dataLen ] [102])
      (reg:SI 4 si [ dataLen ])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: perLen
    offset 0
      (reg:SI 37 r8 [ perLen ])
  name: prob.766
    offset 0
      (reg/v/f:DI 3 bx [orig:61 prob.766 ] [61])
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])
      (reg:DI 5 di [ data ])


Basic block 15:
IN:
Stack adjustment: 160
Reg 3: prob.766+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 6: i+0
Reg 37: perLen+0
Reg 41: dataLen+0
Reg 43: data+0
Variables:
  name: prob.766
    offset 0
      (reg/v/f:DI 3 bx [orig:61 prob.766 ] [61])
  name: dataLen
    offset 0
      (reg/v:SI 41 r12 [orig:102 dataLen ] [102])
      (reg:SI 4 si [ dataLen ])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: perLen
    offset 0
      (reg:SI 37 r8 [ perLen ])
  name: i
    offset 0
      (reg:DI 6 bp [orig:79 i ] [79])
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])
      (reg:DI 5 di [ data ])

OUT:
Stack adjustment: 160
Reg 3: prob.766+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 6: i+0
Reg 37: perLen+0
Reg 41: dataLen+0
Reg 43: data+0
Variables:
  name: prob.766
    offset 0
      (reg/v/f:DI 3 bx [orig:61 prob.766 ] [61])
  name: dataLen
    offset 0
      (reg/v:SI 41 r12 [orig:102 dataLen ] [102])
      (reg:SI 4 si [ dataLen ])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: perLen
    offset 0
      (reg:SI 37 r8 [ perLen ])
  name: i
    offset 0
      (reg:DI 6 bp [orig:79 i ] [79])
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])
      (reg:DI 5 di [ data ])


Basic block 16:
IN:
Stack adjustment: 160
Reg 3: prob.766+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 6: i+0
Reg 37: perLen+0
Reg 41: dataLen+0
Reg 43: data+0
Variables:
  name: prob.766
    offset 0
      (reg/v/f:DI 3 bx [orig:61 prob.766 ] [61])
  name: dataLen
    offset 0
      (reg/v:SI 41 r12 [orig:102 dataLen ] [102])
      (reg:SI 4 si [ dataLen ])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: perLen
    offset 0
      (reg:SI 37 r8 [ perLen ])
  name: i
    offset 0
      (reg:DI 6 bp [orig:79 i ] [79])
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])
      (reg:DI 5 di [ data ])

OUT:
Stack adjustment: 160
Reg 3: prob.766+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 6: i+0
Reg 37: perLen+0
Reg 41: dataLen+0
Reg 43: data+0
Variables:
  name: prob.766
    offset 0
      (reg/v/f:DI 3 bx [orig:61 prob.766 ] [61])
  name: dataLen
    offset 0
      (reg/v:SI 41 r12 [orig:102 dataLen ] [102])
      (reg:SI 4 si [ dataLen ])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: perLen
    offset 0
      (reg:SI 37 r8 [ perLen ])
  name: i
    offset 0
      (reg:DI 6 bp [orig:79 i ] [79])
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])
      (reg:DI 5 di [ data ])


Basic block 17:
IN:
Stack adjustment: 160
Reg 3: prob.766+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 6: i+0
Reg 37: perLen+0
Reg 41: dataLen+0
Reg 43: data+0
Variables:
  name: prob.766
    offset 0
      (reg/v/f:DI 3 bx [orig:61 prob.766 ] [61])
  name: dataLen
    offset 0
      (reg/v:SI 41 r12 [orig:102 dataLen ] [102])
      (reg:SI 4 si [ dataLen ])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: perLen
    offset 0
      (reg:SI 37 r8 [ perLen ])
  name: i
    offset 0
      (reg:DI 6 bp [orig:79 i ] [79])
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])
      (reg:DI 5 di [ data ])

OUT:
Stack adjustment: 160
Reg 3: prob.766+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 6: i+0
Reg 37: perLen+0
Reg 41: dataLen+0
Reg 43: data+0
Variables:
  name: prob.766
    offset 0
      (reg/v/f:DI 3 bx [orig:61 prob.766 ] [61])
  name: dataLen
    offset 0
      (reg/v:SI 41 r12 [orig:102 dataLen ] [102])
      (reg:SI 4 si [ dataLen ])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: perLen
    offset 0
      (reg:SI 37 r8 [ perLen ])
  name: i
    offset 0
      (reg:DI 6 bp [orig:79 i ] [79])
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])
      (reg:DI 5 di [ data ])


Basic block 18:
IN:
Stack adjustment: 160
Reg 3: prob.766+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 6: i+0
Reg 37: perLen+0
Reg 41: dataLen+0
Reg 43: data+0
Variables:
  name: prob.766
    offset 0
      (reg/v/f:DI 3 bx [orig:61 prob.766 ] [61])
  name: dataLen
    offset 0
      (reg/v:SI 41 r12 [orig:102 dataLen ] [102])
      (reg:SI 4 si [ dataLen ])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: perLen
    offset 0
      (reg:SI 37 r8 [ perLen ])
  name: i
    offset 0
      (reg:DI 6 bp [orig:79 i ] [79])
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])
      (reg:DI 5 di [ data ])

OUT:
Stack adjustment: 160
Reg 3: prob.766+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 6: i+0
Reg 37: perLen+0
Reg 41: dataLen+0
Reg 43: data+0
Variables:
  name: prob.766
    offset 0
      (reg/v/f:DI 3 bx [orig:61 prob.766 ] [61])
  name: dataLen
    offset 0
      (reg/v:SI 41 r12 [orig:102 dataLen ] [102])
      (reg:SI 4 si [ dataLen ])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: perLen
    offset 0
      (reg:SI 37 r8 [ perLen ])
  name: i
    offset 0
      (reg:DI 6 bp [orig:79 i ] [79])
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])
      (reg:DI 5 di [ data ])


Basic block 19:
IN:
Stack adjustment: 160
Reg 3: prob.766+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 6: i+0
Reg 37: perLen+0
Reg 41: dataLen+0
Reg 43: data+0
Variables:
  name: prob.766
    offset 0
      (reg/v/f:DI 3 bx [orig:61 prob.766 ] [61])
  name: dataLen
    offset 0
      (reg/v:SI 41 r12 [orig:102 dataLen ] [102])
      (reg:SI 4 si [ dataLen ])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: perLen
    offset 0
      (reg:SI 37 r8 [ perLen ])
  name: i
    offset 0
      (reg:DI 6 bp [orig:79 i ] [79])
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])
      (reg:DI 5 di [ data ])

OUT:
Stack adjustment: 160
Reg 3: prob.766+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 6: i+0
Reg 37: perLen+0
Reg 41: dataLen+0
Reg 43: data+0
Variables:
  name: prob.766
    offset 0
      (reg/v/f:DI 3 bx [orig:61 prob.766 ] [61])
  name: dataLen
    offset 0
      (reg/v:SI 41 r12 [orig:102 dataLen ] [102])
      (reg:SI 4 si [ dataLen ])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: perLen
    offset 0
      (reg:SI 37 r8 [ perLen ])
  name: i
    offset 0
      (reg:DI 6 bp [orig:79 i ] [79])
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])
      (reg:DI 5 di [ data ])


Basic block 20:
IN:
Stack adjustment: 160
Reg 3: prob.766+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 6: i+0
Reg 37: perLen+0
Reg 41: dataLen+0
Reg 43: data+0
Variables:
  name: prob.766
    offset 0
      (reg/v/f:DI 3 bx [orig:61 prob.766 ] [61])
  name: dataLen
    offset 0
      (reg/v:SI 41 r12 [orig:102 dataLen ] [102])
      (reg:SI 4 si [ dataLen ])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: perLen
    offset 0
      (reg:SI 37 r8 [ perLen ])
  name: i
    offset 0
      (reg:DI 6 bp [orig:79 i ] [79])
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])
      (reg:DI 5 di [ data ])

OUT:
Stack adjustment: 160
Reg 3: prob.766+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 6: i+0
Reg 37: perLen+0
Reg 41: dataLen+0
Reg 43: data+0
Variables:
  name: prob.766
    offset 0
      (reg/v/f:DI 3 bx [orig:61 prob.766 ] [61])
  name: dataLen
    offset 0
      (reg/v:SI 41 r12 [orig:102 dataLen ] [102])
      (reg:SI 4 si [ dataLen ])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: perLen
    offset 0
      (reg:SI 37 r8 [ perLen ])
  name: i
    offset 0
      (reg:DI 6 bp [orig:79 i ] [79])
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])
      (reg:DI 5 di [ data ])


Basic block 21:
IN:
Stack adjustment: 160
Reg 3: prob.766+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 6: i+0
Reg 37: perLen+0
Reg 41: dataLen+0
Reg 43: data+0
Variables:
  name: prob.766
    offset 0
      (reg/v/f:DI 3 bx [orig:61 prob.766 ] [61])
  name: dataLen
    offset 0
      (reg/v:SI 41 r12 [orig:102 dataLen ] [102])
      (reg:SI 4 si [ dataLen ])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: perLen
    offset 0
      (reg:SI 37 r8 [ perLen ])
  name: i
    offset 0
      (reg:DI 6 bp [orig:79 i ] [79])
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])
      (reg:DI 5 di [ data ])

OUT:
Stack adjustment: 160
Reg 3: prob.766+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 6: i+0
Reg 37: perLen+0
Reg 41: dataLen+0
Reg 43: data+0
Variables:
  name: prob.766
    offset 0
      (reg/v/f:DI 3 bx [orig:61 prob.766 ] [61])
  name: dataLen
    offset 0
      (reg/v:SI 41 r12 [orig:102 dataLen ] [102])
      (reg:SI 4 si [ dataLen ])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: perLen
    offset 0
      (reg:SI 37 r8 [ perLen ])
  name: i
    offset 0
      (reg:DI 6 bp [orig:79 i ] [79])
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])
      (reg:DI 5 di [ data ])


Basic block 22:
IN:
Stack adjustment: 160
Reg 3: prob.766+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 6: i+0
Reg 37: perLen+0
Reg 41: dataLen+0
Reg 43: data+0
Variables:
  name: prob.766
    offset 0
      (reg/v/f:DI 3 bx [orig:61 prob.766 ] [61])
  name: dataLen
    offset 0
      (reg/v:SI 41 r12 [orig:102 dataLen ] [102])
      (reg:SI 4 si [ dataLen ])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: perLen
    offset 0
      (reg:SI 37 r8 [ perLen ])
  name: i
    offset 0
      (reg:DI 6 bp [orig:79 i ] [79])
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])
      (reg:DI 5 di [ data ])

OUT:
Stack adjustment: 160
Reg 3: prob.766+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 6: i+0
Reg 37: perLen+0
Reg 41: dataLen+0
Reg 43: data+0
Variables:
  name: prob.766
    offset 0
      (reg/v/f:DI 3 bx [orig:61 prob.766 ] [61])
  name: dataLen
    offset 0
      (reg/v:SI 41 r12 [orig:102 dataLen ] [102])
      (reg:SI 4 si [ dataLen ])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: perLen
    offset 0
      (reg:SI 37 r8 [ perLen ])
  name: i
    offset 0
      (reg:DI 6 bp [orig:79 i ] [79])
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])
      (reg:DI 5 di [ data ])


Basic block 23:
IN:
Stack adjustment: 160
Reg 3: prob.766+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 6: i+0
Reg 37: perLen+0
Reg 41: dataLen+0
Reg 43: data+0
Variables:
  name: prob.766
    offset 0
      (reg/v/f:DI 3 bx [orig:61 prob.766 ] [61])
  name: dataLen
    offset 0
      (reg/v:SI 41 r12 [orig:102 dataLen ] [102])
      (reg:SI 4 si [ dataLen ])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: perLen
    offset 0
      (reg:SI 37 r8 [ perLen ])
  name: i
    offset 0
      (reg:DI 6 bp [orig:79 i ] [79])
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])
      (reg:DI 5 di [ data ])

OUT:
Stack adjustment: 160
Reg 3: prob.766+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 6: i+0
Reg 37: perLen+0
Reg 41: dataLen+0
Reg 43: data+0
Variables:
  name: prob.766
    offset 0
      (reg/v/f:DI 3 bx [orig:61 prob.766 ] [61])
  name: dataLen
    offset 0
      (reg/v:SI 41 r12 [orig:102 dataLen ] [102])
      (reg:SI 4 si [ dataLen ])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: perLen
    offset 0
      (reg:SI 37 r8 [ perLen ])
  name: i
    offset 0
      (reg:DI 6 bp [orig:79 i ] [79])
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])
      (reg:DI 5 di [ data ])


Basic block 24:
IN:
Stack adjustment: 160
Reg 3: prob.766+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 6: i+0
Reg 37: perLen+0
Reg 41: dataLen+0
Reg 43: data+0
Variables:
  name: prob.766
    offset 0
      (reg/v/f:DI 3 bx [orig:61 prob.766 ] [61])
  name: dataLen
    offset 0
      (reg/v:SI 41 r12 [orig:102 dataLen ] [102])
      (reg:SI 4 si [ dataLen ])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: perLen
    offset 0
      (reg:SI 37 r8 [ perLen ])
  name: i
    offset 0
      (reg:DI 6 bp [orig:79 i ] [79])
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])
      (reg:DI 5 di [ data ])

OUT:
Stack adjustment: 160
Reg 3: prob.766+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 6: i+0
Reg 37: perLen+0
Reg 41: dataLen+0
Reg 43: data+0
Variables:
  name: prob.766
    offset 0
      (reg/v/f:DI 3 bx [orig:61 prob.766 ] [61])
  name: dataLen
    offset 0
      (reg/v:SI 41 r12 [orig:102 dataLen ] [102])
      (reg:SI 4 si [ dataLen ])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: perLen
    offset 0
      (reg:SI 37 r8 [ perLen ])
  name: i
    offset 0
      (reg:DI 6 bp [orig:79 i ] [79])
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])
      (reg:DI 5 di [ data ])


Basic block 25:
IN:
Stack adjustment: 160
Reg 3: prob.766+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 6: i+0
Reg 37: perLen+0
Reg 41: dataLen+0
Reg 43: data+0
Variables:
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg/v:SI 41 r12 [orig:102 dataLen ] [102])
      (reg:SI 4 si [ dataLen ])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: perLen
    offset 0
      (reg:SI 37 r8 [ perLen ])
  name: i
    offset 0
      (reg:DI 6 bp [orig:79 i ] [79])
  name: prob.766
    offset 0
      (reg/v/f:DI 3 bx [orig:61 prob.766 ] [61])

OUT:
Stack adjustment: 160
Reg 3: prob.766+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 6: i+0
Reg 37: perLen+0
Reg 41: dataLen+0
Reg 43: data+0
Variables:
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg/v:SI 41 r12 [orig:102 dataLen ] [102])
      (reg:SI 4 si [ dataLen ])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: perLen
    offset 0
      (reg:SI 37 r8 [ perLen ])
  name: i
    offset 0
      (reg:DI 6 bp [orig:79 i ] [79])
  name: prob.766
    offset 0
      (reg/v/f:DI 3 bx [orig:61 prob.766 ] [61])


Basic block 26:
IN:
Stack adjustment: 160
Reg 3: prob.766+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 6: i+0
Reg 37: perLen+0
Reg 41: dataLen+0
Reg 43: data+0
Variables:
  name: prob.766
    offset 0
      (reg/v/f:DI 3 bx [orig:61 prob.766 ] [61])
  name: dataLen
    offset 0
      (reg/v:SI 41 r12 [orig:102 dataLen ] [102])
      (reg:SI 4 si [ dataLen ])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: perLen
    offset 0
      (reg:SI 37 r8 [ perLen ])
  name: i
    offset 0
      (reg:DI 6 bp [orig:79 i ] [79])
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])
      (reg:DI 5 di [ data ])

OUT:
Stack adjustment: 160
Reg 3: prob.766+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 6: i+0
Reg 37: perLen+0
Reg 41: dataLen+0
Reg 43: data+0
Variables:
  name: prob.766
    offset 0
      (reg/v/f:DI 3 bx [orig:61 prob.766 ] [61])
  name: dataLen
    offset 0
      (reg/v:SI 41 r12 [orig:102 dataLen ] [102])
      (reg:SI 4 si [ dataLen ])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: perLen
    offset 0
      (reg:SI 37 r8 [ perLen ])
  name: i
    offset 0
      (reg:DI 6 bp [orig:79 i ] [79])
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])
      (reg:DI 5 di [ data ])


Basic block 27:
IN:
Stack adjustment: 160
Reg 3: prob.766+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 6: i+0
Reg 37: perLen+0
Reg 41: dataLen+0
Reg 43: data+0
Variables:
  name: prob.766
    offset 0
      (reg/v/f:DI 3 bx [orig:61 prob.766 ] [61])
  name: dataLen
    offset 0
      (reg/v:SI 41 r12 [orig:102 dataLen ] [102])
      (reg:SI 4 si [ dataLen ])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: perLen
    offset 0
      (reg:SI 37 r8 [ perLen ])
  name: i
    offset 0
      (reg:DI 6 bp [orig:79 i ] [79])
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])
      (reg:DI 5 di [ data ])

OUT:
Stack adjustment: 160
Reg 3: prob.766+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 6: i+0
Reg 37: perLen+0
Reg 41: dataLen+0
Reg 43: data+0
Variables:
  name: prob.766
    offset 0
      (reg/v/f:DI 3 bx [orig:61 prob.766 ] [61])
  name: dataLen
    offset 0
      (reg/v:SI 41 r12 [orig:102 dataLen ] [102])
      (reg:SI 4 si [ dataLen ])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: perLen
    offset 0
      (reg:SI 37 r8 [ perLen ])
  name: i
    offset 0
      (reg:DI 6 bp [orig:79 i ] [79])
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])
      (reg:DI 5 di [ data ])


Basic block 28:
IN:
Stack adjustment: 160
Reg 3: prob.766+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 6: i+0
Reg 37: perLen+0
Reg 41: dataLen+0
Reg 43: data+0
Variables:
  name: prob.766
    offset 0
      (reg/v/f:DI 3 bx [orig:61 prob.766 ] [61])
  name: dataLen
    offset 0
      (reg/v:SI 41 r12 [orig:102 dataLen ] [102])
      (reg:SI 4 si [ dataLen ])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: perLen
    offset 0
      (reg:SI 37 r8 [ perLen ])
  name: i
    offset 0
      (reg:DI 6 bp [orig:79 i ] [79])
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])
      (reg:DI 5 di [ data ])

OUT:
Stack adjustment: 160
Reg 3: prob.766+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 6: i+0
Reg 37: perLen+0
Reg 41: dataLen+0
Reg 43: data+0
Variables:
  name: prob.766
    offset 0
      (reg/v/f:DI 3 bx [orig:61 prob.766 ] [61])
  name: dataLen
    offset 0
      (reg/v:SI 41 r12 [orig:102 dataLen ] [102])
      (reg:SI 4 si [ dataLen ])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: perLen
    offset 0
      (reg:SI 37 r8 [ perLen ])
  name: i
    offset 0
      (reg:DI 6 bp [orig:79 i ] [79])
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])
      (reg:DI 5 di [ data ])


Basic block 29:
IN:
Stack adjustment: 160
Reg 3: prob.766+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 6: i+0
Reg 37: perLen+0
Reg 41: dataLen+0
Reg 43: data+0
Variables:
  name: prob.766
    offset 0
      (reg/v/f:DI 3 bx [orig:61 prob.766 ] [61])
  name: dataLen
    offset 0
      (reg/v:SI 41 r12 [orig:102 dataLen ] [102])
      (reg:SI 4 si [ dataLen ])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: perLen
    offset 0
      (reg:SI 37 r8 [ perLen ])
  name: i
    offset 0
      (reg:DI 6 bp [orig:79 i ] [79])
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])
      (reg:DI 5 di [ data ])

OUT:
Stack adjustment: 160
Reg 3: prob.766+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 6: i+0
Reg 37: perLen+0
Reg 41: dataLen+0
Reg 43: data+0
Variables:
  name: prob.766
    offset 0
      (reg/v/f:DI 3 bx [orig:61 prob.766 ] [61])
  name: dataLen
    offset 0
      (reg/v:SI 41 r12 [orig:102 dataLen ] [102])
      (reg:SI 4 si [ dataLen ])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: perLen
    offset 0
      (reg:SI 37 r8 [ perLen ])
  name: i
    offset 0
      (reg:DI 6 bp [orig:79 i ] [79])
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])
      (reg:DI 5 di [ data ])


Basic block 30:
IN:
Stack adjustment: 160
Reg 3: prob.766+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 6: i+0
Reg 37: perLen+0
Reg 41: dataLen+0
Reg 43: data+0
Variables:
  name: prob.766
    offset 0
      (reg/v/f:DI 3 bx [orig:61 prob.766 ] [61])
  name: dataLen
    offset 0
      (reg/v:SI 41 r12 [orig:102 dataLen ] [102])
      (reg:SI 4 si [ dataLen ])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: perLen
    offset 0
      (reg:SI 37 r8 [ perLen ])
  name: i
    offset 0
      (reg:DI 6 bp [orig:79 i ] [79])
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])
      (reg:DI 5 di [ data ])

OUT:
Stack adjustment: 160
Reg 3: prob.766+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 6: i+0
Reg 37: perLen+0
Reg 41: dataLen+0
Reg 43: data+0
Variables:
  name: prob.766
    offset 0
      (reg/v/f:DI 3 bx [orig:61 prob.766 ] [61])
  name: dataLen
    offset 0
      (reg/v:SI 41 r12 [orig:102 dataLen ] [102])
      (reg:SI 4 si [ dataLen ])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: perLen
    offset 0
      (reg:SI 37 r8 [ perLen ])
  name: i
    offset 0
      (reg:DI 6 bp [orig:79 i ] [79])
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])
      (reg:DI 5 di [ data ])


Basic block 31:
IN:
Stack adjustment: 160
Reg 3: prob.766+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 6: i+0
Reg 37: perLen+0
Reg 41: dataLen+0
Reg 43: data+0
Variables:
  name: prob.766
    offset 0
      (reg/v/f:DI 3 bx [orig:61 prob.766 ] [61])
  name: dataLen
    offset 0
      (reg/v:SI 41 r12 [orig:102 dataLen ] [102])
      (reg:SI 4 si [ dataLen ])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: perLen
    offset 0
      (reg:SI 37 r8 [ perLen ])
  name: i
    offset 0
      (reg:DI 6 bp [orig:79 i ] [79])
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])
      (reg:DI 5 di [ data ])

OUT:
Stack adjustment: 160
Reg 3: prob.766+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 6: i+0
Reg 37: perLen+0
Reg 41: dataLen+0
Reg 43: data+0
Variables:
  name: prob.766
    offset 0
      (reg/v/f:DI 3 bx [orig:61 prob.766 ] [61])
  name: dataLen
    offset 0
      (reg/v:SI 41 r12 [orig:102 dataLen ] [102])
      (reg:SI 4 si [ dataLen ])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: perLen
    offset 0
      (reg:SI 37 r8 [ perLen ])
  name: i
    offset 0
      (reg:DI 6 bp [orig:79 i ] [79])
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])
      (reg:DI 5 di [ data ])


Basic block 32:
IN:
Stack adjustment: 160
Reg 3: prob.766+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 6: i+0
Reg 37: perLen+0
Reg 41: dataLen+0
Reg 43: data+0
Variables:
  name: prob.766
    offset 0
      (reg/v/f:DI 3 bx [orig:61 prob.766 ] [61])
  name: dataLen
    offset 0
      (reg/v:SI 41 r12 [orig:102 dataLen ] [102])
      (reg:SI 4 si [ dataLen ])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: perLen
    offset 0
      (reg:SI 37 r8 [ perLen ])
  name: i
    offset 0
      (reg:DI 6 bp [orig:79 i ] [79])
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])
      (reg:DI 5 di [ data ])

OUT:
Stack adjustment: 160
Reg 3: prob.766+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 6: i+0
Reg 37: perLen+0
Reg 41: dataLen+0
Reg 43: data+0
Variables:
  name: prob.766
    offset 0
      (reg/v/f:DI 3 bx [orig:61 prob.766 ] [61])
  name: dataLen
    offset 0
      (reg/v:SI 41 r12 [orig:102 dataLen ] [102])
      (reg:SI 4 si [ dataLen ])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: perLen
    offset 0
      (reg:SI 37 r8 [ perLen ])
  name: i
    offset 0
      (reg:DI 6 bp [orig:79 i ] [79])
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])
      (reg:DI 5 di [ data ])


Basic block 33:
IN:
Stack adjustment: 160
Reg 3: prob.766+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 6: i+0
Reg 37: perLen+0
Reg 41: dataLen+0
Reg 43: data+0
Variables:
  name: prob.766
    offset 0
      (reg/v/f:DI 3 bx [orig:61 prob.766 ] [61])
  name: dataLen
    offset 0
      (reg/v:SI 41 r12 [orig:102 dataLen ] [102])
      (reg:SI 4 si [ dataLen ])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: perLen
    offset 0
      (reg:SI 37 r8 [ perLen ])
  name: i
    offset 0
      (reg:DI 6 bp [orig:79 i ] [79])
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])
      (reg:DI 5 di [ data ])

OUT:
Stack adjustment: 160
Reg 3: prob.766+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 6: i+0
Reg 37: perLen+0
Reg 41: dataLen+0
Reg 43: data+0
Variables:
  name: prob.766
    offset 0
      (reg/v/f:DI 3 bx [orig:61 prob.766 ] [61])
  name: dataLen
    offset 0
      (reg/v:SI 41 r12 [orig:102 dataLen ] [102])
      (reg:SI 4 si [ dataLen ])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: perLen
    offset 0
      (reg:SI 37 r8 [ perLen ])
  name: i
    offset 0
      (reg:DI 6 bp [orig:79 i ] [79])
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])
      (reg:DI 5 di [ data ])


Basic block 34:
IN:
Stack adjustment: 160
Reg 3: prob.766+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 6: i+0
Reg 37: perLen+0
Reg 41: dataLen+0
Reg 43: data+0
Variables:
  name: prob.766
    offset 0
      (reg/v/f:DI 3 bx [orig:61 prob.766 ] [61])
  name: dataLen
    offset 0
      (reg/v:SI 41 r12 [orig:102 dataLen ] [102])
      (reg:SI 4 si [ dataLen ])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: perLen
    offset 0
      (reg:SI 37 r8 [ perLen ])
  name: i
    offset 0
      (reg:DI 6 bp [orig:79 i ] [79])
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])
      (reg:DI 5 di [ data ])

OUT:
Stack adjustment: 160
Reg 3: prob.766+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 6: i+0
Reg 37: perLen+0
Reg 41: dataLen+0
Reg 43: data+0
Variables:
  name: prob.766
    offset 0
      (reg/v/f:DI 3 bx [orig:61 prob.766 ] [61])
  name: dataLen
    offset 0
      (reg/v:SI 41 r12 [orig:102 dataLen ] [102])
      (reg:SI 4 si [ dataLen ])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: perLen
    offset 0
      (reg:SI 37 r8 [ perLen ])
  name: i
    offset 0
      (reg:DI 6 bp [orig:79 i ] [79])
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])
      (reg:DI 5 di [ data ])


Basic block 35:
IN:
Stack adjustment: 160
Reg 3: prob.766+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 6: i+0
Reg 37: perLen+0
Reg 41: dataLen+0
Reg 43: data+0
Variables:
  name: prob.766
    offset 0
      (reg/v/f:DI 3 bx [orig:61 prob.766 ] [61])
  name: dataLen
    offset 0
      (reg/v:SI 41 r12 [orig:102 dataLen ] [102])
      (reg:SI 4 si [ dataLen ])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: perLen
    offset 0
      (reg:SI 37 r8 [ perLen ])
  name: i
    offset 0
      (reg:DI 6 bp [orig:79 i ] [79])
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])
      (reg:DI 5 di [ data ])

OUT:
Stack adjustment: 160
Reg 3: prob.766+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 6: i+0
Reg 37: perLen+0
Reg 41: dataLen+0
Reg 43: data+0
Variables:
  name: prob.766
    offset 0
      (reg/v/f:DI 3 bx [orig:61 prob.766 ] [61])
  name: dataLen
    offset 0
      (reg/v:SI 41 r12 [orig:102 dataLen ] [102])
      (reg:SI 4 si [ dataLen ])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: perLen
    offset 0
      (reg:SI 37 r8 [ perLen ])
  name: i
    offset 0
      (reg:DI 6 bp [orig:79 i ] [79])
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])
      (reg:DI 5 di [ data ])


Basic block 36:
IN:
Stack adjustment: 160
Reg 3: prob.766+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 6: i+0
Reg 37: perLen+0
Reg 41: dataLen+0
Reg 43: data+0
Variables:
  name: prob.766
    offset 0
      (reg/v/f:DI 3 bx [orig:61 prob.766 ] [61])
  name: dataLen
    offset 0
      (reg/v:SI 41 r12 [orig:102 dataLen ] [102])
      (reg:SI 4 si [ dataLen ])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: perLen
    offset 0
      (reg:SI 37 r8 [ perLen ])
  name: i
    offset 0
      (reg:DI 6 bp [orig:79 i ] [79])
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])
      (reg:DI 5 di [ data ])

OUT:
Stack adjustment: 160
Reg 3: prob.766+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 6: i+0
Reg 37: perLen+0
Reg 41: dataLen+0
Reg 43: data+0
Variables:
  name: prob.766
    offset 0
      (reg/v/f:DI 3 bx [orig:61 prob.766 ] [61])
  name: dataLen
    offset 0
      (reg/v:SI 41 r12 [orig:102 dataLen ] [102])
      (reg:SI 4 si [ dataLen ])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: perLen
    offset 0
      (reg:SI 37 r8 [ perLen ])
  name: i
    offset 0
      (reg:DI 6 bp [orig:79 i ] [79])
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])
      (reg:DI 5 di [ data ])


Basic block 37:
IN:
Stack adjustment: 160
Reg 3: prob.766+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 6: i+0
Reg 37: perLen+0
Reg 41: dataLen+0
Reg 43: data+0
Variables:
  name: prob.766
    offset 0
      (reg/v/f:DI 3 bx [orig:61 prob.766 ] [61])
  name: dataLen
    offset 0
      (reg/v:SI 41 r12 [orig:102 dataLen ] [102])
      (reg:SI 4 si [ dataLen ])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: perLen
    offset 0
      (reg:SI 37 r8 [ perLen ])
  name: i
    offset 0
      (reg:DI 6 bp [orig:79 i ] [79])
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])
      (reg:DI 5 di [ data ])

OUT:
Stack adjustment: 160
Reg 3: prob.766+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 6: i+0
Reg 37: perLen+0
Reg 41: dataLen+0
Reg 43: data+0
Variables:
  name: prob.766
    offset 0
      (reg/v/f:DI 3 bx [orig:61 prob.766 ] [61])
  name: dataLen
    offset 0
      (reg/v:SI 41 r12 [orig:102 dataLen ] [102])
      (reg:SI 4 si [ dataLen ])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: perLen
    offset 0
      (reg:SI 37 r8 [ perLen ])
  name: i
    offset 0
      (reg:DI 6 bp [orig:79 i ] [79])
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])
      (reg:DI 5 di [ data ])


Basic block 38:
IN:
Stack adjustment: 160
Reg 3: prob.766+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 6: i+0
Reg 37: perLen+0
Reg 41: dataLen+0
Reg 43: data+0
Variables:
  name: prob.766
    offset 0
      (reg/v/f:DI 3 bx [orig:61 prob.766 ] [61])
  name: dataLen
    offset 0
      (reg/v:SI 41 r12 [orig:102 dataLen ] [102])
      (reg:SI 4 si [ dataLen ])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: perLen
    offset 0
      (reg:SI 37 r8 [ perLen ])
  name: i
    offset 0
      (reg:DI 6 bp [orig:79 i ] [79])
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])
      (reg:DI 5 di [ data ])

OUT:
Stack adjustment: 160
Reg 3: prob.766+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 6: i+0
Reg 37: perLen+0
Reg 41: dataLen+0
Reg 43: data+0
Variables:
  name: prob.766
    offset 0
      (reg/v/f:DI 3 bx [orig:61 prob.766 ] [61])
  name: dataLen
    offset 0
      (reg/v:SI 41 r12 [orig:102 dataLen ] [102])
      (reg:SI 4 si [ dataLen ])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: perLen
    offset 0
      (reg:SI 37 r8 [ perLen ])
  name: i
    offset 0
      (reg:DI 6 bp [orig:79 i ] [79])
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])
      (reg:DI 5 di [ data ])


Basic block 39:
IN:
Stack adjustment: 160
Reg 3: prob.766+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 6: i+0
Reg 37: perLen+0
Reg 41: dataLen+0
Reg 43: data+0
Variables:
  name: prob.766
    offset 0
      (reg/v/f:DI 3 bx [orig:61 prob.766 ] [61])
  name: dataLen
    offset 0
      (reg/v:SI 41 r12 [orig:102 dataLen ] [102])
      (reg:SI 4 si [ dataLen ])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: perLen
    offset 0
      (reg:SI 37 r8 [ perLen ])
  name: i
    offset 0
      (reg:DI 6 bp [orig:79 i ] [79])
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])
      (reg:DI 5 di [ data ])

OUT:
Stack adjustment: 160
Reg 3: prob.766+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 6: i+0
Reg 37: perLen+0
Reg 41: dataLen+0
Reg 43: data+0
Variables:
  name: prob.766
    offset 0
      (reg/v/f:DI 3 bx [orig:61 prob.766 ] [61])
  name: dataLen
    offset 0
      (reg/v:SI 41 r12 [orig:102 dataLen ] [102])
      (reg:SI 4 si [ dataLen ])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: perLen
    offset 0
      (reg:SI 37 r8 [ perLen ])
  name: i
    offset 0
      (reg:DI 6 bp [orig:79 i ] [79])
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])
      (reg:DI 5 di [ data ])


Basic block 40:
IN:
Stack adjustment: 160
Reg 3: prob.766+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 6: i+0
Reg 37: perLen+0
Reg 41: dataLen+0
Reg 43: data+0
Variables:
  name: prob.766
    offset 0
      (reg/v/f:DI 3 bx [orig:61 prob.766 ] [61])
  name: dataLen
    offset 0
      (reg/v:SI 41 r12 [orig:102 dataLen ] [102])
      (reg:SI 4 si [ dataLen ])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: perLen
    offset 0
      (reg:SI 37 r8 [ perLen ])
  name: i
    offset 0
      (reg:DI 6 bp [orig:79 i ] [79])
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])
      (reg:DI 5 di [ data ])

OUT:
Stack adjustment: 160
Reg 3: prob.766+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 6: i+0
Reg 37: perLen+0
Reg 41: dataLen+0
Reg 43: data+0
Variables:
  name: prob.766
    offset 0
      (reg/v/f:DI 3 bx [orig:61 prob.766 ] [61])
  name: dataLen
    offset 0
      (reg/v:SI 41 r12 [orig:102 dataLen ] [102])
      (reg:SI 4 si [ dataLen ])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: perLen
    offset 0
      (reg:SI 37 r8 [ perLen ])
  name: i
    offset 0
      (reg:DI 6 bp [orig:79 i ] [79])
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])
      (reg:DI 5 di [ data ])


Basic block 41:
IN:
Stack adjustment: 160
Reg 3: prob.766+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 6: i+0
Reg 37: perLen+0
Reg 41: dataLen+0
Reg 43: data+0
Variables:
  name: prob.766
    offset 0
      (reg/v/f:DI 3 bx [orig:61 prob.766 ] [61])
  name: dataLen
    offset 0
      (reg/v:SI 41 r12 [orig:102 dataLen ] [102])
      (reg:SI 4 si [ dataLen ])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: perLen
    offset 0
      (reg:SI 37 r8 [ perLen ])
  name: i
    offset 0
      (reg:DI 6 bp [orig:79 i ] [79])
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])
      (reg:DI 5 di [ data ])

OUT:
Stack adjustment: 160
Reg 3: prob.766+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 6: i+0
Reg 37: perLen+0
Reg 41: dataLen+0
Reg 43: data+0
Variables:
  name: prob.766
    offset 0
      (reg/v/f:DI 3 bx [orig:61 prob.766 ] [61])
  name: dataLen
    offset 0
      (reg/v:SI 41 r12 [orig:102 dataLen ] [102])
      (reg:SI 4 si [ dataLen ])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: perLen
    offset 0
      (reg:SI 37 r8 [ perLen ])
  name: i
    offset 0
      (reg:DI 6 bp [orig:79 i ] [79])
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])
      (reg:DI 5 di [ data ])


Basic block 42:
IN:
Stack adjustment: 160
Reg 1: prob+0
Reg 3: prob.766+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 6: i+0
Reg 37: perLen+0
Reg 41: dataLen+0
Reg 43: data+0
Variables:
  name: prob.766
    offset 0
      (reg/v/f:DI 3 bx [orig:61 prob.766 ] [61])
  name: dataLen
    offset 0
      (reg/v:SI 41 r12 [orig:102 dataLen ] [102])
      (reg:SI 4 si [ dataLen ])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
      (reg:DI 1 dx [ prob ])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: perLen
    offset 0
      (reg:SI 37 r8 [ perLen ])
  name: i
    offset 0
      (reg:DI 6 bp [orig:79 i ] [79])
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])
      (reg:DI 5 di [ data ])

OUT:
Stack adjustment: 160
Reg 6: i+0
Reg 41: dataLen+0
Reg 43: data+0
Variables:
  name: dataLen
    offset 0
      (reg/v:SI 41 r12 [orig:102 dataLen ] [102])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: i
    offset 0
      (reg:DI 6 bp [orig:79 i ] [79])
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])


Basic block 43:
IN:
Stack adjustment: 160
Reg 1: prob+0
Reg 3: prob.766+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 6: i+0
Reg 37: perLen+0
Reg 41: dataLen+0
Reg 43: data+0
Variables:
  name: prob.766
    offset 0
      (reg/v/f:DI 3 bx [orig:61 prob.766 ] [61])
  name: dataLen
    offset 0
      (reg/v:SI 41 r12 [orig:102 dataLen ] [102])
      (reg:SI 4 si [ dataLen ])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
      (reg:DI 1 dx [ prob ])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: perLen
    offset 0
      (reg:SI 37 r8 [ perLen ])
  name: i
    offset 0
      (reg:DI 6 bp [orig:79 i ] [79])
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])
      (reg:DI 5 di [ data ])

OUT:
Stack adjustment: 160
Reg 1: prob+0
Reg 3: prob.766+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 6: i+0
Reg 37: perLen+0
Reg 41: dataLen+0
Reg 43: data+0
Variables:
  name: prob.766
    offset 0
      (reg/v/f:DI 3 bx [orig:61 prob.766 ] [61])
  name: dataLen
    offset 0
      (reg/v:SI 41 r12 [orig:102 dataLen ] [102])
      (reg:SI 4 si [ dataLen ])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
      (reg:DI 1 dx [ prob ])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: perLen
    offset 0
      (reg:SI 37 r8 [ perLen ])
  name: i
    offset 0
      (reg:DI 6 bp [orig:79 i ] [79])
  name: sampleSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -76 [0xffffffffffffffb4])) [68 sampleSize+0 S4 A8])
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])
      (reg:DI 5 di [ data ])


Basic block 44:
IN:
Stack adjustment: 160
Reg 1: prob+0
Reg 3: prob.766+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 6: i+0
Reg 37: perLen+0
Reg 41: dataLen+0
Reg 43: data+0
Variables:
  name: prob.766
    offset 0
      (reg/v/f:DI 3 bx [orig:61 prob.766 ] [61])
  name: dataLen
    offset 0
      (reg/v:SI 41 r12 [orig:102 dataLen ] [102])
      (reg:SI 4 si [ dataLen ])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
      (reg:DI 1 dx [ prob ])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: perLen
    offset 0
      (reg:SI 37 r8 [ perLen ])
  name: i
    offset 0
      (reg:DI 6 bp [orig:79 i ] [79])
  name: sampleSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -76 [0xffffffffffffffb4])) [68 sampleSize+0 S4 A8])
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])
      (reg:DI 5 di [ data ])

OUT:
Stack adjustment: 160
Reg 3: prob.766+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 6: i+0
Reg 37: perLen+0
Reg 41: dataLen+0
Reg 43: data+0
Variables:
  name: prob.766
    offset 0
      (reg/v/f:DI 3 bx [orig:61 prob.766 ] [61])
  name: dataLen
    offset 0
      (reg/v:SI 41 r12 [orig:102 dataLen ] [102])
      (reg:SI 4 si [ dataLen ])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: perLen
    offset 0
      (reg:SI 37 r8 [ perLen ])
  name: i
    offset 0
      (reg:DI 6 bp [orig:79 i ] [79])
  name: sampleSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -76 [0xffffffffffffffb4])) [68 sampleSize+0 S4 A8])
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])
      (reg:DI 5 di [ data ])


Basic block 45:
IN:
Stack adjustment: 160
Reg 1: prob+0
Reg 3: prob.766+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 6: i+0
Reg 37: perLen+0
Reg 41: dataLen+0
Reg 43: data+0
Variables:
  name: prob.766
    offset 0
      (reg/v/f:DI 3 bx [orig:61 prob.766 ] [61])
  name: dataLen
    offset 0
      (reg/v:SI 41 r12 [orig:102 dataLen ] [102])
      (reg:SI 4 si [ dataLen ])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
      (reg:DI 1 dx [ prob ])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: perLen
    offset 0
      (reg:SI 37 r8 [ perLen ])
  name: i
    offset 0
      (reg:DI 6 bp [orig:79 i ] [79])
  name: sampleSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -76 [0xffffffffffffffb4])) [68 sampleSize+0 S4 A8])
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])
      (reg:DI 5 di [ data ])

OUT:
Stack adjustment: 160
Reg 3: prob.766+0
Reg 6: i+0
Reg 41: dataLen+0
Reg 43: data+0
Variables:
  name: prob.766
    offset 0
      (reg/v/f:DI 3 bx [orig:61 prob.766 ] [61])
  name: dataLen
    offset 0
      (reg/v:SI 41 r12 [orig:102 dataLen ] [102])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: i
    offset 0
      (reg:DI 6 bp [orig:79 i ] [79])
  name: sampleSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -76 [0xffffffffffffffb4])) [68 sampleSize+0 S4 A8])
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])


Basic block 46:
IN:
Stack adjustment: 160
Reg 3: prob.766+0
Reg 6: i+0
Reg 41: dataLen+0
Reg 43: data+0
Variables:
  name: prob.766
    offset 0
      (reg/v/f:DI 3 bx [orig:61 prob.766 ] [61])
  name: dataLen
    offset 0
      (reg/v:SI 41 r12 [orig:102 dataLen ] [102])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: i
    offset 0
      (reg:DI 6 bp [orig:79 i ] [79])
  name: sampleSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -76 [0xffffffffffffffb4])) [68 sampleSize+0 S4 A8])
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])

OUT:
Stack adjustment: 160
Reg 3: prob.766+0
Reg 6: i+0
Reg 37: perLen+0
Reg 41: dataLen+0
Reg 43: data+0
Reg 44: b+0
Variables:
  name: prob.766
    offset 0
      (reg/v/f:DI 3 bx [orig:61 prob.766 ] [61])
  name: dataLen
    offset 0
      (reg/v:SI 41 r12 [orig:102 dataLen ] [102])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: perLen
    offset 0
      (reg/v:SI 37 r8 [orig:105 perLen ] [105])
  name: i
    offset 0
      (reg:DI 6 bp [orig:79 i ] [79])
  name: sampleSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -76 [0xffffffffffffffb4])) [68 sampleSize+0 S4 A8])
  name: b
    offset 0
      (reg/v/f:DI 44 r15 [orig:81 b ] [81])
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])


Basic block 47:
IN:
Stack adjustment: 160
Reg 3: prob.766+0
Reg 6: i+0
Reg 37: perLen+0
Reg 41: dataLen+0
Reg 43: data+0
Reg 44: b+0
Variables:
  name: prob.766
    offset 0
      (reg/v/f:DI 3 bx [orig:61 prob.766 ] [61])
  name: dataLen
    offset 0
      (reg/v:SI 41 r12 [orig:102 dataLen ] [102])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: perLen
    offset 0
      (reg/v:SI 37 r8 [orig:105 perLen ] [105])
  name: i
    offset 0
      (reg:DI 6 bp [orig:79 i ] [79])
  name: sampleSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -76 [0xffffffffffffffb4])) [68 sampleSize+0 S4 A8])
  name: b
    offset 0
      (reg/v/f:DI 44 r15 [orig:81 b ] [81])
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])

OUT:
Stack adjustment: 160
Reg 3: prob.766+0
Reg 6: i+0
Reg 37: perLen+0
Reg 41: dataLen+0
Reg 43: data+0
Reg 44: b+0
Variables:
  name: prob.766
    offset 0
      (reg/v/f:DI 3 bx [orig:61 prob.766 ] [61])
  name: dataLen
    offset 0
      (reg/v:SI 41 r12 [orig:102 dataLen ] [102])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: perLen
    offset 0
      (reg/v:SI 37 r8 [orig:105 perLen ] [105])
  name: i
    offset 0
      (reg:DI 6 bp [orig:79 i ] [79])
  name: sampleSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -76 [0xffffffffffffffb4])) [68 sampleSize+0 S4 A8])
  name: b
    offset 0
      (reg/v/f:DI 44 r15 [orig:81 b ] [81])
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])


Basic block 48:
IN:
Stack adjustment: 160
Reg 3: prob.766+0
Reg 6: i+0
Reg 37: perLen+0
Reg 41: dataLen+0
Reg 43: data+0
Reg 44: b+0
Variables:
  name: prob.766
    offset 0
      (reg/v/f:DI 3 bx [orig:61 prob.766 ] [61])
  name: dataLen
    offset 0
      (reg/v:SI 41 r12 [orig:102 dataLen ] [102])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: perLen
    offset 0
      (reg/v:SI 37 r8 [orig:105 perLen ] [105])
  name: i
    offset 0
      (reg:DI 6 bp [orig:79 i ] [79])
  name: sampleSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -76 [0xffffffffffffffb4])) [68 sampleSize+0 S4 A8])
  name: b
    offset 0
      (reg/v/f:DI 44 r15 [orig:81 b ] [81])
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])

OUT:
Stack adjustment: 160
Reg 41: dataLen+0
Reg 43: data+0
Reg 44: b+0
Variables:
  name: dataLen
    offset 0
      (reg/v:SI 41 r12 [orig:102 dataLen ] [102])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: sampleSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -76 [0xffffffffffffffb4])) [68 sampleSize+0 S4 A8])
  name: b
    offset 0
      (reg/v/f:DI 44 r15 [orig:81 b ] [81])
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])


Basic block 49:
IN:
Stack adjustment: 160
Reg 41: dataLen+0
Reg 43: data+0
Reg 44: b+0
Variables:
  name: dataLen
    offset 0
      (reg/v:SI 41 r12 [orig:102 dataLen ] [102])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])
  name: sampleSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -76 [0xffffffffffffffb4])) [68 sampleSize+0 S4 A8])
  name: b
    offset 0
      (reg/v/f:DI 44 r15 [orig:81 b ] [81])

OUT:
Stack adjustment: 160
Reg 41: dataLen+0
Reg 43: data+0
Reg 44: b+0
Variables:
  name: dataLen
    offset 0
      (reg/v:SI 41 r12 [orig:102 dataLen ] [102])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: sampleSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -76 [0xffffffffffffffb4])) [68 sampleSize+0 S4 A8])
  name: b
    offset 0
      (reg/v/f:DI 44 r15 [orig:81 b ] [81])
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])


Basic block 50:
IN:
Stack adjustment: 160
Reg 41: dataLen+0
Reg 43: data+0
Reg 44: b+0
Variables:
  name: dataLen
    offset 0
      (reg/v:SI 41 r12 [orig:102 dataLen ] [102])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])
  name: sampleSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -76 [0xffffffffffffffb4])) [68 sampleSize+0 S4 A8])
  name: b
    offset 0
      (reg/v/f:DI 44 r15 [orig:81 b ] [81])

OUT:
Stack adjustment: 160
Reg 41: dataLen+0
Reg 43: data+0
Reg 44: b+0
Variables:
  name: dataLen
    offset 0
      (reg/v:SI 41 r12 [orig:102 dataLen ] [102])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: sampleSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -76 [0xffffffffffffffb4])) [68 sampleSize+0 S4 A8])
  name: b
    offset 0
      (reg/v/f:DI 44 r15 [orig:81 b ] [81])
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])


Basic block 51:
IN:
Stack adjustment: 160
Reg 41: dataLen+0
Reg 43: data+0
Reg 44: b+0
Variables:
  name: dataLen
    offset 0
      (reg/v:SI 41 r12 [orig:102 dataLen ] [102])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])
  name: sampleSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -76 [0xffffffffffffffb4])) [68 sampleSize+0 S4 A8])
  name: b
    offset 0
      (reg/v/f:DI 44 r15 [orig:81 b ] [81])

OUT:
Stack adjustment: 160
Reg 41: dataLen+0
Reg 43: data+0
Reg 44: b+0
Variables:
  name: dataLen
    offset 0
      (reg/v:SI 41 r12 [orig:102 dataLen ] [102])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: sampleSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -76 [0xffffffffffffffb4])) [68 sampleSize+0 S4 A8])
  name: b
    offset 0
      (reg/v/f:DI 44 r15 [orig:81 b ] [81])
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])


Basic block 52:
IN:
Stack adjustment: 160
Reg 41: dataLen+0
Reg 43: data+0
Reg 44: b+0
Variables:
  name: dataLen
    offset 0
      (reg/v:SI 41 r12 [orig:102 dataLen ] [102])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])
  name: sampleSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -76 [0xffffffffffffffb4])) [68 sampleSize+0 S4 A8])
  name: b
    offset 0
      (reg/v/f:DI 44 r15 [orig:81 b ] [81])

OUT:
Stack adjustment: 160
Reg 41: dataLen+0
Reg 43: data+0
Reg 44: b+0
Variables:
  name: dataLen
    offset 0
      (reg/v:SI 41 r12 [orig:102 dataLen ] [102])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: sampleSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -76 [0xffffffffffffffb4])) [68 sampleSize+0 S4 A8])
  name: b
    offset 0
      (reg/v/f:DI 44 r15 [orig:81 b ] [81])
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])


Basic block 53:
IN:
Stack adjustment: 160
Reg 41: dataLen+0
Reg 43: data+0
Reg 44: b+0
Variables:
  name: dataLen
    offset 0
      (reg/v:SI 41 r12 [orig:102 dataLen ] [102])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])
  name: sampleSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -76 [0xffffffffffffffb4])) [68 sampleSize+0 S4 A8])
  name: b
    offset 0
      (reg/v/f:DI 44 r15 [orig:81 b ] [81])

OUT:
Stack adjustment: 160
Reg 41: dataLen+0
Reg 43: data+0
Reg 44: b+0
Variables:
  name: dataLen
    offset 0
      (reg/v:SI 41 r12 [orig:102 dataLen ] [102])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: sampleSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -76 [0xffffffffffffffb4])) [68 sampleSize+0 S4 A8])
  name: b
    offset 0
      (reg/v/f:DI 44 r15 [orig:81 b ] [81])
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])


Basic block 54:
IN:
Stack adjustment: 160
Reg 41: dataLen+0
Reg 43: data+0
Reg 44: b+0
Variables:
  name: dataLen
    offset 0
      (reg/v:SI 41 r12 [orig:102 dataLen ] [102])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])
  name: sampleSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -76 [0xffffffffffffffb4])) [68 sampleSize+0 S4 A8])
  name: b
    offset 0
      (reg/v/f:DI 44 r15 [orig:81 b ] [81])

OUT:
Stack adjustment: 160
Reg 41: dataLen+0
Reg 43: data+0
Reg 44: b+0
Variables:
  name: dataLen
    offset 0
      (reg/v:SI 41 r12 [orig:102 dataLen ] [102])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: sampleSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -76 [0xffffffffffffffb4])) [68 sampleSize+0 S4 A8])
  name: b
    offset 0
      (reg/v/f:DI 44 r15 [orig:81 b ] [81])
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])


Basic block 55:
IN:
Stack adjustment: 160
Reg 41: dataLen+0
Reg 43: data+0
Reg 44: b+0
Variables:
  name: dataLen
    offset 0
      (reg/v:SI 41 r12 [orig:102 dataLen ] [102])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])
  name: sampleSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -76 [0xffffffffffffffb4])) [68 sampleSize+0 S4 A8])
  name: b
    offset 0
      (reg/v/f:DI 44 r15 [orig:81 b ] [81])

OUT:
Stack adjustment: 160
Reg 41: dataLen+0
Reg 43: data+0
Reg 44: b+0
Variables:
  name: dataLen
    offset 0
      (reg/v:SI 41 r12 [orig:102 dataLen ] [102])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: sampleSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -76 [0xffffffffffffffb4])) [68 sampleSize+0 S4 A8])
  name: b
    offset 0
      (reg/v/f:DI 44 r15 [orig:81 b ] [81])
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])


Basic block 56:
IN:
Stack adjustment: 160
Reg 41: dataLen+0
Reg 43: data+0
Reg 44: b+0
Variables:
  name: dataLen
    offset 0
      (reg/v:SI 41 r12 [orig:102 dataLen ] [102])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])
  name: sampleSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -76 [0xffffffffffffffb4])) [68 sampleSize+0 S4 A8])
  name: b
    offset 0
      (reg/v/f:DI 44 r15 [orig:81 b ] [81])

OUT:
Stack adjustment: 160
Reg 41: dataLen+0
Reg 43: data+0
Reg 44: b+0
Variables:
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])
  name: dataLen
    offset 0
      (reg/v:SI 41 r12 [orig:102 dataLen ] [102])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: sampleSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -76 [0xffffffffffffffb4])) [68 sampleSize+0 S4 A8])
  name: b
    offset 0
      (reg/v/f:DI 44 r15 [orig:81 b ] [81])


Basic block 57:
IN:
Stack adjustment: 160
Reg 41: dataLen+0
Reg 43: data+0
Reg 44: b+0
Variables:
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])
  name: dataLen
    offset 0
      (reg/v:SI 41 r12 [orig:102 dataLen ] [102])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: sampleSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -76 [0xffffffffffffffb4])) [68 sampleSize+0 S4 A8])
  name: b
    offset 0
      (reg/v/f:DI 44 r15 [orig:81 b ] [81])

OUT:
Stack adjustment: 160
Reg 41: dataLen+0
Reg 43: data+0
Reg 44: b+0
Variables:
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])
  name: dataLen
    offset 0
      (reg/v:SI 41 r12 [orig:102 dataLen ] [102])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: sampleSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -76 [0xffffffffffffffb4])) [68 sampleSize+0 S4 A8])
  name: b
    offset 0
      (reg/v/f:DI 44 r15 [orig:81 b ] [81])


Basic block 58:
IN:
Stack adjustment: 160
Reg 41: dataLen+0
Reg 43: data+0
Reg 44: b+0
Variables:
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])
  name: dataLen
    offset 0
      (reg/v:SI 41 r12 [orig:102 dataLen ] [102])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: sampleSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -76 [0xffffffffffffffb4])) [68 sampleSize+0 S4 A8])
  name: b
    offset 0
      (reg/v/f:DI 44 r15 [orig:81 b ] [81])

OUT:
Stack adjustment: 160
Reg 41: dataLen+0
Reg 43: data+0
Reg 44: b+0
Variables:
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])
  name: dataLen
    offset 0
      (reg/v:SI 41 r12 [orig:102 dataLen ] [102])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: sampleSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -76 [0xffffffffffffffb4])) [68 sampleSize+0 S4 A8])
  name: b
    offset 0
      (reg/v/f:DI 44 r15 [orig:81 b ] [81])


Basic block 59:
IN:
Stack adjustment: 160
Reg 41: dataLen+0
Reg 43: data+0
Reg 44: b+0
Variables:
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])
  name: dataLen
    offset 0
      (reg/v:SI 41 r12 [orig:102 dataLen ] [102])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: sampleSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -76 [0xffffffffffffffb4])) [68 sampleSize+0 S4 A8])
  name: b
    offset 0
      (reg/v/f:DI 44 r15 [orig:81 b ] [81])

OUT:
Stack adjustment: 160
Reg 41: dataLen+0
Reg 43: data+0
Reg 44: b+0
Variables:
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])
  name: dataLen
    offset 0
      (reg/v:SI 41 r12 [orig:102 dataLen ] [102])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: sampleSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -76 [0xffffffffffffffb4])) [68 sampleSize+0 S4 A8])
  name: b
    offset 0
      (reg/v/f:DI 44 r15 [orig:81 b ] [81])


Basic block 60:
IN:
Stack adjustment: 160
Reg 41: dataLen+0
Reg 43: data+0
Reg 44: b+0
Variables:
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])
  name: dataLen
    offset 0
      (reg/v:SI 41 r12 [orig:102 dataLen ] [102])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: sampleSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -76 [0xffffffffffffffb4])) [68 sampleSize+0 S4 A8])
  name: b
    offset 0
      (reg/v/f:DI 44 r15 [orig:81 b ] [81])

OUT:
Stack adjustment: 160
Reg 41: dataLen+0
Reg 43: data+0
Reg 44: b+0
Variables:
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])
  name: dataLen
    offset 0
      (reg/v:SI 41 r12 [orig:102 dataLen ] [102])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: sampleSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -76 [0xffffffffffffffb4])) [68 sampleSize+0 S4 A8])
  name: b
    offset 0
      (reg/v/f:DI 44 r15 [orig:81 b ] [81])


Basic block 61:
IN:
Stack adjustment: 160
Reg 41: dataLen+0
Reg 43: data+0
Reg 44: b+0
Variables:
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])
  name: dataLen
    offset 0
      (reg/v:SI 41 r12 [orig:102 dataLen ] [102])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: sampleSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -76 [0xffffffffffffffb4])) [68 sampleSize+0 S4 A8])
  name: b
    offset 0
      (reg/v/f:DI 44 r15 [orig:81 b ] [81])

OUT:
Stack adjustment: 160
Reg 41: dataLen+0
Reg 43: data+0
Reg 44: b+0
Variables:
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])
  name: dataLen
    offset 0
      (reg/v:SI 41 r12 [orig:102 dataLen ] [102])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: sampleSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -76 [0xffffffffffffffb4])) [68 sampleSize+0 S4 A8])
  name: b
    offset 0
      (reg/v/f:DI 44 r15 [orig:81 b ] [81])


Basic block 62:
IN:
Stack adjustment: 160
Reg 41: dataLen+0
Reg 43: data+0
Reg 44: b+0
Variables:
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])
  name: dataLen
    offset 0
      (reg/v:SI 41 r12 [orig:102 dataLen ] [102])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: sampleSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -76 [0xffffffffffffffb4])) [68 sampleSize+0 S4 A8])
  name: b
    offset 0
      (reg/v/f:DI 44 r15 [orig:81 b ] [81])

OUT:
Stack adjustment: 160
Reg 41: dataLen+0
Reg 43: data+0
Reg 44: b+0
Variables:
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])
  name: dataLen
    offset 0
      (reg/v:SI 41 r12 [orig:102 dataLen ] [102])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: sampleSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -76 [0xffffffffffffffb4])) [68 sampleSize+0 S4 A8])
  name: b
    offset 0
      (reg/v/f:DI 44 r15 [orig:81 b ] [81])


Basic block 63:
IN:
Stack adjustment: 160
Reg 41: dataLen+0
Reg 43: data+0
Reg 44: b+0
Variables:
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])
  name: dataLen
    offset 0
      (reg/v:SI 41 r12 [orig:102 dataLen ] [102])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: sampleSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -76 [0xffffffffffffffb4])) [68 sampleSize+0 S4 A8])
  name: b
    offset 0
      (reg/v/f:DI 44 r15 [orig:81 b ] [81])

OUT:
Stack adjustment: 160
Reg 41: dataLen+0
Reg 43: data+0
Reg 44: b+0
Variables:
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])
  name: dataLen
    offset 0
      (reg/v:SI 41 r12 [orig:102 dataLen ] [102])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: sampleSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -76 [0xffffffffffffffb4])) [68 sampleSize+0 S4 A8])
  name: b
    offset 0
      (reg/v/f:DI 44 r15 [orig:81 b ] [81])


Basic block 64:
IN:
Stack adjustment: 160
Reg 3: prob.766+0
Reg 4: k+0
Reg 6: i+0
Reg 37: perLen+0
Reg 41: dataLen+0
Reg 43: data+0
Reg 44: b+0
Variables:
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])
  name: dataLen
    offset 0
      (reg/v:SI 41 r12 [orig:102 dataLen ] [102])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: perLen
    offset 0
      (reg/v:SI 37 r8 [orig:105 perLen ] [105])
  name: i
    offset 0
      (reg:DI 6 bp [orig:79 i ] [79])
  name: sampleSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -76 [0xffffffffffffffb4])) [68 sampleSize+0 S4 A8])
  name: b
    offset 0
      (reg/v/f:DI 44 r15 [orig:81 b ] [81])
  name: k
    offset 0
      (reg/v:SI 4 si [orig:171 k ] [171])
  name: prob.766
    offset 0
      (reg/v/f:DI 3 bx [orig:61 prob.766 ] [61])

OUT:
Stack adjustment: 160
Reg 3: prob.766+0
Reg 6: i+0
Reg 41: dataLen+0
Reg 43: data+0
Reg 44: b+0
Variables:
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])
  name: dataLen
    offset 0
      (reg/v:SI 41 r12 [orig:102 dataLen ] [102])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: i
    offset 0
      (reg:DI 6 bp [orig:79 i ] [79])
  name: sampleSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -76 [0xffffffffffffffb4])) [68 sampleSize+0 S4 A8])
  name: b
    offset 0
      (reg/v/f:DI 44 r15 [orig:81 b ] [81])
  name: prob.766
    offset 0
      (reg/v/f:DI 3 bx [orig:61 prob.766 ] [61])


Basic block 65:
IN:
Stack adjustment: 160
Reg 3: prob.766+0
Reg 6: i+0
Reg 41: dataLen+0
Reg 43: data+0
Reg 44: b+0
Variables:
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])
  name: dataLen
    offset 0
      (reg/v:SI 41 r12 [orig:102 dataLen ] [102])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: i
    offset 0
      (reg:DI 6 bp [orig:79 i ] [79])
  name: sampleSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -76 [0xffffffffffffffb4])) [68 sampleSize+0 S4 A8])
  name: b
    offset 0
      (reg/v/f:DI 44 r15 [orig:81 b ] [81])
  name: prob.766
    offset 0
      (reg/v/f:DI 3 bx [orig:61 prob.766 ] [61])

OUT:
Stack adjustment: 160
Reg 3: prob.766+0
Reg 6: i+0
Reg 41: dataLen+0
Reg 44: b+0
Variables:
  name: dataLen
    offset 0
      (reg/v:SI 41 r12 [orig:102 dataLen ] [102])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: i
    offset 0
      (reg:DI 6 bp [orig:79 i ] [79])
  name: sampleSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -76 [0xffffffffffffffb4])) [68 sampleSize+0 S4 A8])
  name: b
    offset 0
      (reg/v/f:DI 44 r15 [orig:81 b ] [81])
  name: prob.766
    offset 0
      (reg/v/f:DI 3 bx [orig:61 prob.766 ] [61])


Basic block 66:
IN:
Stack adjustment: 160
Reg 3: prob.766+0
Reg 6: i+0
Reg 41: dataLen+0
Reg 44: b+0
Variables:
  name: prob.766
    offset 0
      (reg/v/f:DI 3 bx [orig:61 prob.766 ] [61])
  name: dataLen
    offset 0
      (reg/v:SI 41 r12 [orig:102 dataLen ] [102])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: i
    offset 0
      (reg:DI 6 bp [orig:79 i ] [79])
  name: sampleSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -76 [0xffffffffffffffb4])) [68 sampleSize+0 S4 A8])
  name: b
    offset 0
      (reg/v/f:DI 44 r15 [orig:81 b ] [81])

OUT:
Stack adjustment: 160
Reg 44: b+0
Variables:
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: sampleSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -76 [0xffffffffffffffb4])) [68 sampleSize+0 S4 A8])
  name: b
    offset 0
      (reg/v/f:DI 44 r15 [orig:81 b ] [81])


Basic block 67:
IN:
Stack adjustment: 160
Reg 44: b+0
Variables:
  name: sampleSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -76 [0xffffffffffffffb4])) [68 sampleSize+0 S4 A8])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: b
    offset 0
      (reg/v/f:DI 44 r15 [orig:81 b ] [81])

OUT:
Stack adjustment: 160
Reg 23: x+0
Reg 44: b+0
Reg 45: t+0
Variables:
  name: x
    offset 0
      (reg/v:DF 23 xmm2 [orig:75 x ] [75])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: t
    offset 0
      (reg:DF 45 xmm8 [orig:253 t ] [253])
  name: sampleSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -76 [0xffffffffffffffb4])) [68 sampleSize+0 S4 A8])
  name: b
    offset 0
      (reg/v/f:DI 44 r15 [orig:81 b ] [81])


Basic block 68:
IN:
Stack adjustment: 160
Reg 23: x+0
Reg 44: b+0
Reg 45: t+0
Variables:
  name: x
    offset 0
      (reg/v:DF 23 xmm2 [orig:75 x ] [75])
  name: t
    offset 0
      (reg:DF 45 xmm8 [orig:253 t ] [253])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: sampleSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -76 [0xffffffffffffffb4])) [68 sampleSize+0 S4 A8])
  name: b
    offset 0
      (reg/v/f:DI 44 r15 [orig:81 b ] [81])

OUT:
Stack adjustment: 160
Reg 5: k+0
Reg 6: k+0
Reg 23: x+0
Reg 44: b+0
Reg 45: t+0
Variables:
  name: k
    offset 0
      (reg/v:SI 6 bp [orig:247 k ] [247])
      (reg:DI 5 di [orig:76 k ] [76])
  name: x
    offset 0
      (reg/v:DF 23 xmm2 [orig:75 x ] [75])
  name: t
    offset 0
      (reg:DF 45 xmm8 [orig:253 t ] [253])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: sampleSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -76 [0xffffffffffffffb4])) [68 sampleSize+0 S4 A8])
  name: b
    offset 0
      (reg/v/f:DI 44 r15 [orig:81 b ] [81])


Basic block 69:
IN:
Stack adjustment: 160
Reg 5: k+0
Reg 6: k+0
Reg 23: x+0
Reg 44: b+0
Reg 45: t+0
Variables:
  name: k
    offset 0
      (reg/v:SI 6 bp [orig:247 k ] [247])
      (reg:DI 5 di [orig:76 k ] [76])
  name: x
    offset 0
      (reg/v:DF 23 xmm2 [orig:75 x ] [75])
  name: t
    offset 0
      (reg:DF 45 xmm8 [orig:253 t ] [253])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: sampleSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -76 [0xffffffffffffffb4])) [68 sampleSize+0 S4 A8])
  name: b
    offset 0
      (reg/v/f:DI 44 r15 [orig:81 b ] [81])

OUT:
Stack adjustment: 160
Reg 5: k+0
Reg 6: k+0
Reg 23: x+0
Reg 44: b+0
Reg 45: t+0
Variables:
  name: k
    offset 0
      (reg/v:SI 6 bp [orig:247 k ] [247])
      (reg:DI 5 di [orig:76 k ] [76])
  name: x
    offset 0
      (reg/v:DF 23 xmm2 [orig:75 x ] [75])
  name: t
    offset 0
      (reg:DF 45 xmm8 [orig:253 t ] [253])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: sampleSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -76 [0xffffffffffffffb4])) [68 sampleSize+0 S4 A8])
  name: b
    offset 0
      (reg/v/f:DI 44 r15 [orig:81 b ] [81])


Basic block 70:
IN:
Stack adjustment: 160
Reg 5: k+0
Reg 6: k+0
Reg 23: x+0
Reg 44: b+0
Reg 45: t+0
Variables:
  name: k
    offset 0
      (reg/v:SI 6 bp [orig:247 k ] [247])
      (reg:DI 5 di [orig:76 k ] [76])
  name: x
    offset 0
      (reg/v:DF 23 xmm2 [orig:75 x ] [75])
  name: t
    offset 0
      (reg:DF 45 xmm8 [orig:253 t ] [253])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: sampleSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -76 [0xffffffffffffffb4])) [68 sampleSize+0 S4 A8])
  name: b
    offset 0
      (reg/v/f:DI 44 r15 [orig:81 b ] [81])

OUT:
Stack adjustment: 160
Reg 5: k+0
Reg 6: k+0
Reg 23: x+0
Reg 44: b+0
Reg 45: t+0
Variables:
  name: k
    offset 0
      (reg/v:SI 6 bp [orig:247 k ] [247])
      (reg:DI 5 di [orig:76 k ] [76])
  name: x
    offset 0
      (reg/v:DF 23 xmm2 [orig:75 x ] [75])
  name: t
    offset 0
      (reg:DF 45 xmm8 [orig:253 t ] [253])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: sampleSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -76 [0xffffffffffffffb4])) [68 sampleSize+0 S4 A8])
  name: b
    offset 0
      (reg/v/f:DI 44 r15 [orig:81 b ] [81])


Basic block 71:
IN:
Stack adjustment: 160
Reg 5: k+0
Reg 6: k+0
Reg 23: x+0
Reg 44: b+0
Reg 45: t+0
Variables:
  name: k
    offset 0
      (reg/v:SI 6 bp [orig:247 k ] [247])
      (reg:DI 5 di [orig:76 k ] [76])
  name: x
    offset 0
      (reg/v:DF 23 xmm2 [orig:75 x ] [75])
  name: t
    offset 0
      (reg:DF 45 xmm8 [orig:253 t ] [253])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: sampleSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -76 [0xffffffffffffffb4])) [68 sampleSize+0 S4 A8])
  name: b
    offset 0
      (reg/v/f:DI 44 r15 [orig:81 b ] [81])

OUT:
Stack adjustment: 160
Reg 5: k+0
Reg 6: k+0
Reg 23: x+0
Reg 44: b+0
Reg 45: t+0
Variables:
  name: k
    offset 0
      (reg/v:SI 6 bp [orig:247 k ] [247])
      (reg:DI 5 di [orig:76 k ] [76])
  name: x
    offset 0
      (reg/v:DF 23 xmm2 [orig:75 x ] [75])
  name: t
    offset 0
      (reg:DF 45 xmm8 [orig:253 t ] [253])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: sampleSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -76 [0xffffffffffffffb4])) [68 sampleSize+0 S4 A8])
  name: b
    offset 0
      (reg/v/f:DI 44 r15 [orig:81 b ] [81])


Basic block 72:
IN:
Stack adjustment: 160
Reg 5: k+0
Reg 6: k+0
Reg 23: x+0
Reg 44: b+0
Reg 45: t+0
Variables:
  name: k
    offset 0
      (reg/v:SI 6 bp [orig:247 k ] [247])
      (reg:DI 5 di [orig:76 k ] [76])
  name: x
    offset 0
      (reg/v:DF 23 xmm2 [orig:75 x ] [75])
  name: t
    offset 0
      (reg:DF 45 xmm8 [orig:253 t ] [253])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: sampleSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -76 [0xffffffffffffffb4])) [68 sampleSize+0 S4 A8])
  name: b
    offset 0
      (reg/v/f:DI 44 r15 [orig:81 b ] [81])

OUT:
Stack adjustment: 160
Reg 6: k+0
Reg 44: b+0
Variables:
  name: k
    offset 0
      (reg/v:SI 6 bp [orig:247 k ] [247])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: sampleSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -76 [0xffffffffffffffb4])) [68 sampleSize+0 S4 A8])
  name: b
    offset 0
      (reg/v/f:DI 44 r15 [orig:81 b ] [81])


Basic block 73:
IN:
Stack adjustment: 160
Reg 6: k+0
Reg 44: b+0
Variables:
  name: sampleSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -76 [0xffffffffffffffb4])) [68 sampleSize+0 S4 A8])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: k
    offset 0
      (reg/v:SI 6 bp [orig:247 k ] [247])
  name: b
    offset 0
      (reg/v/f:DI 44 r15 [orig:81 b ] [81])

OUT:
Stack adjustment: 160
Reg 6: k+0
Reg 23: x+0
Reg 44: b+0
Reg 48: t+0
Variables:
  name: k
    offset 0
      (reg/v:SI 6 bp [orig:247 k ] [247])
  name: x
    offset 0
      (reg/v:DF 23 xmm2 [orig:264 x ] [264])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: t
    offset 0
      (reg:DF 48 xmm11 [orig:267 t ] [267])
  name: sampleSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -76 [0xffffffffffffffb4])) [68 sampleSize+0 S4 A8])
  name: b
    offset 0
      (reg/v/f:DI 44 r15 [orig:81 b ] [81])


Basic block 74:
IN:
Stack adjustment: 160
Reg 6: k+0
Reg 23: x+0
Reg 44: b+0
Reg 48: t+0
Variables:
  name: k
    offset 0
      (reg/v:SI 6 bp [orig:247 k ] [247])
  name: x
    offset 0
      (reg/v:DF 23 xmm2 [orig:264 x ] [264])
  name: t
    offset 0
      (reg:DF 48 xmm11 [orig:267 t ] [267])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: sampleSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -76 [0xffffffffffffffb4])) [68 sampleSize+0 S4 A8])
  name: b
    offset 0
      (reg/v/f:DI 44 r15 [orig:81 b ] [81])

OUT:
Stack adjustment: 160
Reg 6: k+0
Reg 23: x+0
Reg 44: b+0
Reg 48: t+0
Variables:
  name: k
    offset 0
      (reg/v:SI 6 bp [orig:247 k ] [247])
  name: x
    offset 0
      (reg/v:DF 23 xmm2 [orig:264 x ] [264])
  name: t
    offset 0
      (reg:DF 48 xmm11 [orig:267 t ] [267])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: sampleSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -76 [0xffffffffffffffb4])) [68 sampleSize+0 S4 A8])
  name: b
    offset 0
      (reg/v/f:DI 44 r15 [orig:81 b ] [81])


Basic block 75:
IN:
Stack adjustment: 160
Reg 5: k+0
Reg 6: k+0
Reg 23: x+0
Reg 44: b+0
Reg 45: t+0
Reg 48: t+0
Variables:
  name: k
    offset 0
      (reg/v:SI 6 bp [orig:247 k ] [247])
      (reg:DI 5 di [orig:76 k ] [76])
  name: x
    offset 0
      (reg/v:DF 23 xmm2 [orig:264 x ] [264])
  name: t
    offset 0
      (reg:DF 48 xmm11 [orig:267 t ] [267])
      (reg:DF 45 xmm8 [orig:253 t ] [253])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: sampleSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -76 [0xffffffffffffffb4])) [68 sampleSize+0 S4 A8])
  name: b
    offset 0
      (reg/v/f:DI 44 r15 [orig:81 b ] [81])

OUT:
Stack adjustment: 160
Reg 6: k+0
Reg 44: b+0
Variables:
  name: k
    offset 0
      (reg/v:SI 6 bp [orig:247 k ] [247])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: sampleSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -76 [0xffffffffffffffb4])) [68 sampleSize+0 S4 A8])
  name: b
    offset 0
      (reg/v/f:DI 44 r15 [orig:81 b ] [81])


Basic block 76:
IN:
Stack adjustment: 160
Reg 6: k+0
Reg 44: b+0
Variables:
  name: sampleSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -76 [0xffffffffffffffb4])) [68 sampleSize+0 S4 A8])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: k
    offset 0
      (reg/v:SI 6 bp [orig:247 k ] [247])
  name: b
    offset 0
      (reg/v/f:DI 44 r15 [orig:81 b ] [81])

OUT:
Stack adjustment: 160
Reg 6: k+0
Reg 23: x+0
Reg 44: b+0
Reg 51: t+0
Variables:
  name: k
    offset 0
      (reg/v:SI 6 bp [orig:247 k ] [247])
  name: x
    offset 0
      (reg/v:DF 23 xmm2 [orig:278 x ] [278])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: t
    offset 0
      (reg:DF 51 xmm14 [orig:281 t ] [281])
  name: sampleSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -76 [0xffffffffffffffb4])) [68 sampleSize+0 S4 A8])
  name: b
    offset 0
      (reg/v/f:DI 44 r15 [orig:81 b ] [81])


Basic block 77:
IN:
Stack adjustment: 160
Reg 6: k+0
Reg 23: x+0
Reg 44: b+0
Reg 51: t+0
Variables:
  name: k
    offset 0
      (reg/v:SI 6 bp [orig:247 k ] [247])
  name: x
    offset 0
      (reg/v:DF 23 xmm2 [orig:278 x ] [278])
  name: t
    offset 0
      (reg:DF 51 xmm14 [orig:281 t ] [281])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: sampleSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -76 [0xffffffffffffffb4])) [68 sampleSize+0 S4 A8])
  name: b
    offset 0
      (reg/v/f:DI 44 r15 [orig:81 b ] [81])

OUT:
Stack adjustment: 160
Reg 6: k+0
Reg 23: x+0
Reg 44: b+0
Reg 51: t+0
Variables:
  name: k
    offset 0
      (reg/v:SI 6 bp [orig:247 k ] [247])
  name: x
    offset 0
      (reg/v:DF 23 xmm2 [orig:278 x ] [278])
  name: t
    offset 0
      (reg:DF 51 xmm14 [orig:281 t ] [281])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: sampleSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -76 [0xffffffffffffffb4])) [68 sampleSize+0 S4 A8])
  name: b
    offset 0
      (reg/v/f:DI 44 r15 [orig:81 b ] [81])


Basic block 78:
IN:
Stack adjustment: 160
Reg 5: k+0
Reg 6: k+0
Reg 23: x+0
Reg 44: b+0
Reg 45: t+0
Reg 51: t+0
Variables:
  name: k
    offset 0
      (reg/v:SI 6 bp [orig:247 k ] [247])
      (reg:DI 5 di [orig:76 k ] [76])
  name: x
    offset 0
      (reg/v:DF 23 xmm2 [orig:278 x ] [278])
  name: t
    offset 0
      (reg:DF 51 xmm14 [orig:281 t ] [281])
      (reg:DF 45 xmm8 [orig:253 t ] [253])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: sampleSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -76 [0xffffffffffffffb4])) [68 sampleSize+0 S4 A8])
  name: b
    offset 0
      (reg/v/f:DI 44 r15 [orig:81 b ] [81])

OUT:
Stack adjustment: 160
Reg 6: k+0
Reg 44: b+0
Variables:
  name: k
    offset 0
      (reg/v:SI 6 bp [orig:247 k ] [247])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: sampleSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -76 [0xffffffffffffffb4])) [68 sampleSize+0 S4 A8])
  name: b
    offset 0
      (reg/v/f:DI 44 r15 [orig:81 b ] [81])


Basic block 79:
IN:
Stack adjustment: 160
Reg 6: k+0
Reg 44: b+0
Variables:
  name: sampleSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -76 [0xffffffffffffffb4])) [68 sampleSize+0 S4 A8])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: k
    offset 0
      (reg/v:SI 6 bp [orig:247 k ] [247])
  name: b
    offset 0
      (reg/v/f:DI 44 r15 [orig:81 b ] [81])

OUT:
Stack adjustment: 160
Reg 6: k+0
Reg 22: t+0
Reg 23: x+0
Reg 44: b+0
Variables:
  name: k
    offset 0
      (reg/v:SI 6 bp [orig:247 k ] [247])
  name: x
    offset 0
      (reg/v:DF 23 xmm2 [orig:292 x ] [292])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: t
    offset 0
      (reg/v:DF 22 xmm1 [orig:295 t ] [295])
  name: sampleSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -76 [0xffffffffffffffb4])) [68 sampleSize+0 S4 A8])
  name: b
    offset 0
      (reg/v/f:DI 44 r15 [orig:81 b ] [81])


Basic block 80:
IN:
Stack adjustment: 160
Reg 6: k+0
Reg 22: t+0
Reg 23: x+0
Reg 44: b+0
Variables:
  name: k
    offset 0
      (reg/v:SI 6 bp [orig:247 k ] [247])
  name: x
    offset 0
      (reg/v:DF 23 xmm2 [orig:292 x ] [292])
  name: t
    offset 0
      (reg/v:DF 22 xmm1 [orig:295 t ] [295])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: sampleSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -76 [0xffffffffffffffb4])) [68 sampleSize+0 S4 A8])
  name: b
    offset 0
      (reg/v/f:DI 44 r15 [orig:81 b ] [81])

OUT:
Stack adjustment: 160
Reg 6: k+0
Reg 22: t+0
Reg 23: x+0
Reg 44: b+0
Variables:
  name: k
    offset 0
      (reg/v:SI 6 bp [orig:247 k ] [247])
  name: x
    offset 0
      (reg/v:DF 23 xmm2 [orig:292 x ] [292])
  name: t
    offset 0
      (reg/v:DF 22 xmm1 [orig:295 t ] [295])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: sampleSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -76 [0xffffffffffffffb4])) [68 sampleSize+0 S4 A8])
  name: b
    offset 0
      (reg/v/f:DI 44 r15 [orig:81 b ] [81])


Basic block 81:
IN:
Stack adjustment: 160
Reg 3: prob.766+0
Reg 5: k+0
Reg 6: k+0 i+0
Reg 22: t+0
Reg 23: x+0
Reg 41: dataLen+0
Reg 44: b+0
Reg 45: t+0
Reg 47: t+0
Variables:
  name: dataLen
    offset 0
      (reg/v:SI 41 r12 [orig:102 dataLen ] [102])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: i
    offset 0
      (reg:DI 6 bp [orig:79 i ] [79])
  name: sampleSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -76 [0xffffffffffffffb4])) [68 sampleSize+0 S4 A8])
  name: b
    offset 0
      (reg/v/f:DI 44 r15 [orig:81 b ] [81])
  name: k
    offset 0
      (reg/v:SI 6 bp [orig:247 k ] [247])
      (reg:DI 5 di [orig:76 k ] [76])
  name: x
    offset 0
      (reg/v:DF 23 xmm2 [orig:335 x ] [335])
  name: t
    offset 0
      (reg:DF 47 xmm10 [orig:338 t ] [338])
      (reg/v:DF 22 xmm1 [orig:295 t ] [295])
      (reg:DF 45 xmm8 [orig:253 t ] [253])
  name: prob.766
    offset 0
      (reg/v/f:DI 3 bx [orig:61 prob.766 ] [61])

OUT:
Stack adjustment: 8
Variables:
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: sampleSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -76 [0xffffffffffffffb4])) [68 sampleSize+0 S4 A8])


Basic block 82:
IN:
Stack adjustment: 160
Reg 6: k+0
Reg 44: b+0
Variables:
  name: sampleSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -76 [0xffffffffffffffb4])) [68 sampleSize+0 S4 A8])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: k
    offset 0
      (reg/v:SI 6 bp [orig:247 k ] [247])
  name: b
    offset 0
      (reg/v/f:DI 44 r15 [orig:81 b ] [81])

OUT:
Stack adjustment: 160
Reg 6: k+0
Reg 23: x+0
Reg 25: t+0
Reg 44: b+0
Variables:
  name: k
    offset 0
      (reg/v:SI 6 bp [orig:247 k ] [247])
  name: x
    offset 0
      (reg/v:DF 23 xmm2 [orig:244 x ] [244])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: t
    offset 0
      (reg:DF 25 xmm4 [orig:74 t ] [74])
  name: sampleSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -76 [0xffffffffffffffb4])) [68 sampleSize+0 S4 A8])
  name: b
    offset 0
      (reg/v/f:DI 44 r15 [orig:81 b ] [81])


Basic block 83:
IN:
Stack adjustment: 160
Reg 6: k+0
Reg 23: x+0
Reg 25: t+0
Reg 44: b+0
Variables:
  name: k
    offset 0
      (reg/v:SI 6 bp [orig:247 k ] [247])
  name: x
    offset 0
      (reg/v:DF 23 xmm2 [orig:244 x ] [244])
  name: t
    offset 0
      (reg:DF 25 xmm4 [orig:74 t ] [74])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: sampleSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -76 [0xffffffffffffffb4])) [68 sampleSize+0 S4 A8])
  name: b
    offset 0
      (reg/v/f:DI 44 r15 [orig:81 b ] [81])

OUT:
Stack adjustment: 160
Reg 44: b+0
Variables:
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: sampleSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -76 [0xffffffffffffffb4])) [68 sampleSize+0 S4 A8])
  name: b
    offset 0
      (reg/v/f:DI 44 r15 [orig:81 b ] [81])


Basic block 84:
IN:
Stack adjustment: 160
Reg 44: b+0
Variables:
  name: sampleSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -76 [0xffffffffffffffb4])) [68 sampleSize+0 S4 A8])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: b
    offset 0
      (reg/v/f:DI 44 r15 [orig:81 b ] [81])

OUT:
Stack adjustment: 160
Reg 23: x+0
Reg 25: t+0
Reg 44: b+0
Variables:
  name: x
    offset 0
      (reg/v:DF 23 xmm2 [orig:250 x ] [250])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: t
    offset 0
      (reg:DF 25 xmm4 [orig:306 t ] [306])
  name: sampleSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -76 [0xffffffffffffffb4])) [68 sampleSize+0 S4 A8])
  name: b
    offset 0
      (reg/v/f:DI 44 r15 [orig:81 b ] [81])


Basic block 85:
IN:
Stack adjustment: 160
Reg 23: x+0
Reg 25: t+0
Reg 44: b+0
Variables:
  name: x
    offset 0
      (reg/v:DF 23 xmm2 [orig:250 x ] [250])
  name: t
    offset 0
      (reg:DF 25 xmm4 [orig:306 t ] [306])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: sampleSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -76 [0xffffffffffffffb4])) [68 sampleSize+0 S4 A8])
  name: b
    offset 0
      (reg/v/f:DI 44 r15 [orig:81 b ] [81])

OUT:
Stack adjustment: 160
Reg 44: b+0
Variables:
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: sampleSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -76 [0xffffffffffffffb4])) [68 sampleSize+0 S4 A8])
  name: b
    offset 0
      (reg/v/f:DI 44 r15 [orig:81 b ] [81])


Basic block 86:
IN:
Stack adjustment: 160
Reg 44: b+0
Variables:
  name: sampleSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -76 [0xffffffffffffffb4])) [68 sampleSize+0 S4 A8])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: b
    offset 0
      (reg/v/f:DI 44 r15 [orig:81 b ] [81])

OUT:
Stack adjustment: 160
Reg 23: x+0
Reg 28: t+0
Reg 44: b+0
Variables:
  name: x
    offset 0
      (reg/v:DF 23 xmm2 [orig:319 x ] [319])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: t
    offset 0
      (reg:DF 28 xmm7 [orig:322 t ] [322])
  name: sampleSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -76 [0xffffffffffffffb4])) [68 sampleSize+0 S4 A8])
  name: b
    offset 0
      (reg/v/f:DI 44 r15 [orig:81 b ] [81])


Basic block 87:
IN:
Stack adjustment: 160
Reg 23: x+0
Reg 28: t+0
Reg 44: b+0
Variables:
  name: x
    offset 0
      (reg/v:DF 23 xmm2 [orig:319 x ] [319])
  name: t
    offset 0
      (reg:DF 28 xmm7 [orig:322 t ] [322])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: sampleSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -76 [0xffffffffffffffb4])) [68 sampleSize+0 S4 A8])
  name: b
    offset 0
      (reg/v/f:DI 44 r15 [orig:81 b ] [81])

OUT:
Stack adjustment: 160
Reg 44: b+0
Variables:
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: sampleSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -76 [0xffffffffffffffb4])) [68 sampleSize+0 S4 A8])
  name: b
    offset 0
      (reg/v/f:DI 44 r15 [orig:81 b ] [81])


Basic block 88:
IN:
Stack adjustment: 160
Reg 44: b+0
Variables:
  name: sampleSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -76 [0xffffffffffffffb4])) [68 sampleSize+0 S4 A8])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: b
    offset 0
      (reg/v/f:DI 44 r15 [orig:81 b ] [81])

OUT:
Stack adjustment: 160
Reg 23: x+0
Reg 44: b+0
Reg 47: t+0
Variables:
  name: x
    offset 0
      (reg/v:DF 23 xmm2 [orig:335 x ] [335])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: t
    offset 0
      (reg:DF 47 xmm10 [orig:338 t ] [338])
  name: sampleSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -76 [0xffffffffffffffb4])) [68 sampleSize+0 S4 A8])
  name: b
    offset 0
      (reg/v/f:DI 44 r15 [orig:81 b ] [81])


Basic block 89:
IN:
Stack adjustment: 160
Reg 23: x+0
Reg 44: b+0
Reg 47: t+0
Variables:
  name: x
    offset 0
      (reg/v:DF 23 xmm2 [orig:335 x ] [335])
  name: t
    offset 0
      (reg:DF 47 xmm10 [orig:338 t ] [338])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: sampleSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -76 [0xffffffffffffffb4])) [68 sampleSize+0 S4 A8])
  name: b
    offset 0
      (reg/v/f:DI 44 r15 [orig:81 b ] [81])

OUT:
Stack adjustment: 160
Reg 6: k+0
Reg 23: x+0
Reg 44: b+0
Reg 47: t+0
Variables:
  name: k
    offset 0
      (reg/v:SI 6 bp [orig:247 k ] [247])
  name: x
    offset 0
      (reg/v:DF 23 xmm2 [orig:335 x ] [335])
  name: t
    offset 0
      (reg:DF 47 xmm10 [orig:338 t ] [338])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: sampleSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -76 [0xffffffffffffffb4])) [68 sampleSize+0 S4 A8])
  name: b
    offset 0
      (reg/v/f:DI 44 r15 [orig:81 b ] [81])


Basic block 90:
IN:
Stack adjustment: 160
Reg 5: k+0
Reg 6: k+0
Reg 22: t+0
Reg 23: x+0
Reg 44: b+0
Reg 45: t+0
Reg 47: t+0
Variables:
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: sampleSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -76 [0xffffffffffffffb4])) [68 sampleSize+0 S4 A8])
  name: b
    offset 0
      (reg/v/f:DI 44 r15 [orig:81 b ] [81])
  name: k
    offset 0
      (reg/v:SI 6 bp [orig:247 k ] [247])
      (reg:DI 5 di [orig:76 k ] [76])
  name: x
    offset 0
      (reg/v:DF 23 xmm2 [orig:292 x ] [292])
  name: t
    offset 0
      (reg/v:DF 22 xmm1 [orig:295 t ] [295])
      (reg:DF 45 xmm8 [orig:253 t ] [253])
      (reg:DF 47 xmm10 [orig:338 t ] [338])

OUT:
Stack adjustment: 160
Reg 6: k+0
Reg 44: b+0
Variables:
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: sampleSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -76 [0xffffffffffffffb4])) [68 sampleSize+0 S4 A8])
  name: b
    offset 0
      (reg/v/f:DI 44 r15 [orig:81 b ] [81])
  name: k
    offset 0
      (reg/v:SI 6 bp [orig:247 k ] [247])


Basic block 91:
IN:
Stack adjustment: 160
Reg 6: k+0
Reg 44: b+0
Variables:
  name: sampleSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -76 [0xffffffffffffffb4])) [68 sampleSize+0 S4 A8])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: k
    offset 0
      (reg/v:SI 6 bp [orig:247 k ] [247])
  name: b
    offset 0
      (reg/v/f:DI 44 r15 [orig:81 b ] [81])

OUT:
Stack adjustment: 160
Reg 6: k+0
Reg 44: b+0
Variables:
  name: sampleSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -76 [0xffffffffffffffb4])) [68 sampleSize+0 S4 A8])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: k
    offset 0
      (reg/v:SI 6 bp [orig:247 k ] [247])
  name: b
    offset 0
      (reg/v/f:DI 44 r15 [orig:81 b ] [81])


Basic block 92:
IN:
Stack adjustment: 160
Reg 44: b+0
Variables:
  name: sampleSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -76 [0xffffffffffffffb4])) [68 sampleSize+0 S4 A8])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: b
    offset 0
      (reg/v/f:DI 44 r15 [orig:81 b ] [81])

OUT:
Stack adjustment: 160
Reg 44: b+0
Variables:
  name: sampleSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -76 [0xffffffffffffffb4])) [68 sampleSize+0 S4 A8])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: b
    offset 0
      (reg/v/f:DI 44 r15 [orig:81 b ] [81])


Basic block 93:
IN:
Stack adjustment: 160
Reg 44: b+0
Variables:
  name: sampleSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -76 [0xffffffffffffffb4])) [68 sampleSize+0 S4 A8])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: b
    offset 0
      (reg/v/f:DI 44 r15 [orig:81 b ] [81])

OUT:
Stack adjustment: 160
Reg 44: b+0
Variables:
  name: sampleSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -76 [0xffffffffffffffb4])) [68 sampleSize+0 S4 A8])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: b
    offset 0
      (reg/v/f:DI 44 r15 [orig:81 b ] [81])


Basic block 94:
IN:
Stack adjustment: 160
Reg 44: b+0
Variables:
  name: sampleSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -76 [0xffffffffffffffb4])) [68 sampleSize+0 S4 A8])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: b
    offset 0
      (reg/v/f:DI 44 r15 [orig:81 b ] [81])

OUT:
Stack adjustment: 160
Reg 44: b+0
Variables:
  name: sampleSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -76 [0xffffffffffffffb4])) [68 sampleSize+0 S4 A8])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: b
    offset 0
      (reg/v/f:DI 44 r15 [orig:81 b ] [81])


Basic block 95:
IN:
Stack adjustment: 160
Reg 3: prob.766+0
Reg 6: i+0
Reg 37: perLen+0
Reg 41: dataLen+0
Reg 43: data+0
Reg 44: b+0
Variables:
  name: prob.766
    offset 0
      (reg/v/f:DI 3 bx [orig:61 prob.766 ] [61])
  name: dataLen
    offset 0
      (reg/v:SI 41 r12 [orig:102 dataLen ] [102])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: perLen
    offset 0
      (reg/v:SI 37 r8 [orig:105 perLen ] [105])
  name: i
    offset 0
      (reg:DI 6 bp [orig:79 i ] [79])
  name: sampleSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -76 [0xffffffffffffffb4])) [68 sampleSize+0 S4 A8])
  name: b
    offset 0
      (reg/v/f:DI 44 r15 [orig:81 b ] [81])
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])

OUT:
Stack adjustment: 160
Reg 3: prob.766+0
Reg 6: i+0
Reg 37: perLen+0
Reg 41: dataLen+0
Reg 43: data+0
Reg 44: b+0
Variables:
  name: prob.766
    offset 0
      (reg/v/f:DI 3 bx [orig:61 prob.766 ] [61])
  name: dataLen
    offset 0
      (reg/v:SI 41 r12 [orig:102 dataLen ] [102])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: perLen
    offset 0
      (reg/v:SI 37 r8 [orig:105 perLen ] [105])
  name: i
    offset 0
      (reg:DI 6 bp [orig:79 i ] [79])
  name: sampleSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -76 [0xffffffffffffffb4])) [68 sampleSize+0 S4 A8])
  name: b
    offset 0
      (reg/v/f:DI 44 r15 [orig:81 b ] [81])
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])


Basic block 96:
IN:
Stack adjustment: 160
Reg 3: prob.766+0
Reg 6: i+0
Reg 37: perLen+0
Reg 41: dataLen+0
Reg 43: data+0
Reg 44: b+0
Variables:
  name: prob.766
    offset 0
      (reg/v/f:DI 3 bx [orig:61 prob.766 ] [61])
  name: dataLen
    offset 0
      (reg/v:SI 41 r12 [orig:102 dataLen ] [102])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: perLen
    offset 0
      (reg/v:SI 37 r8 [orig:105 perLen ] [105])
  name: i
    offset 0
      (reg:DI 6 bp [orig:79 i ] [79])
  name: sampleSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -76 [0xffffffffffffffb4])) [68 sampleSize+0 S4 A8])
  name: b
    offset 0
      (reg/v/f:DI 44 r15 [orig:81 b ] [81])
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])

OUT:
Stack adjustment: 160
Reg 3: prob.766+0
Reg 4: k+0
Reg 6: i+0
Reg 37: perLen+0
Reg 43: data+0
Reg 44: b+0
Variables:
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: perLen
    offset 0
      (reg/v:SI 37 r8 [orig:105 perLen ] [105])
  name: i
    offset 0
      (reg:DI 6 bp [orig:79 i ] [79])
  name: sampleSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -76 [0xffffffffffffffb4])) [68 sampleSize+0 S4 A8])
  name: b
    offset 0
      (reg/v/f:DI 44 r15 [orig:81 b ] [81])
  name: k
    offset 0
      (reg/v:SI 4 si [orig:171 k ] [171])
  name: prob.766
    offset 0
      (reg/v/f:DI 3 bx [orig:61 prob.766 ] [61])


Basic block 97:
IN:
Stack adjustment: 160
Reg 3: prob.766+0
Reg 4: k+0
Reg 6: i+0
Reg 37: perLen+0
Reg 43: data+0
Reg 44: b+0
Variables:
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])
  name: prob.766
    offset 0
      (reg/v/f:DI 3 bx [orig:61 prob.766 ] [61])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: perLen
    offset 0
      (reg/v:SI 37 r8 [orig:105 perLen ] [105])
  name: i
    offset 0
      (reg:DI 6 bp [orig:79 i ] [79])
  name: sampleSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -76 [0xffffffffffffffb4])) [68 sampleSize+0 S4 A8])
  name: b
    offset 0
      (reg/v/f:DI 44 r15 [orig:81 b ] [81])
  name: k
    offset 0
      (reg/v:SI 4 si [orig:171 k ] [171])

OUT:
Stack adjustment: 160
Reg 3: prob.766+0
Reg 4: k+0
Reg 6: i+0
Reg 37: perLen+0
Reg 43: data+0
Reg 44: b+0
Variables:
  name: prob.766
    offset 0
      (reg/v/f:DI 3 bx [orig:61 prob.766 ] [61])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: perLen
    offset 0
      (reg/v:SI 37 r8 [orig:105 perLen ] [105])
  name: i
    offset 0
      (reg:DI 6 bp [orig:79 i ] [79])
  name: sampleSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -76 [0xffffffffffffffb4])) [68 sampleSize+0 S4 A8])
  name: b
    offset 0
      (reg/v/f:DI 44 r15 [orig:81 b ] [81])
  name: k
    offset 0
      (reg/v:SI 4 si [orig:171 k ] [171])
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])


Basic block 98:
IN:
Stack adjustment: 160
Reg 3: prob.766+0
Reg 4: k+0
Reg 6: i+0
Reg 37: perLen+0
Reg 43: data+0
Reg 44: b+0
Variables:
  name: prob.766
    offset 0
      (reg/v/f:DI 3 bx [orig:61 prob.766 ] [61])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: perLen
    offset 0
      (reg/v:SI 37 r8 [orig:105 perLen ] [105])
  name: i
    offset 0
      (reg:DI 6 bp [orig:79 i ] [79])
  name: sampleSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -76 [0xffffffffffffffb4])) [68 sampleSize+0 S4 A8])
  name: b
    offset 0
      (reg/v/f:DI 44 r15 [orig:81 b ] [81])
  name: k
    offset 0
      (reg/v:SI 4 si [orig:171 k ] [171])
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])

OUT:
Stack adjustment: 160
Reg 3: prob.766+0
Reg 4: k+0
Reg 6: i+0
Reg 37: perLen+0
Reg 43: data+0
Reg 44: b+0
Variables:
  name: prob.766
    offset 0
      (reg/v/f:DI 3 bx [orig:61 prob.766 ] [61])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: perLen
    offset 0
      (reg/v:SI 37 r8 [orig:105 perLen ] [105])
  name: i
    offset 0
      (reg:DI 6 bp [orig:79 i ] [79])
  name: sampleSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -76 [0xffffffffffffffb4])) [68 sampleSize+0 S4 A8])
  name: b
    offset 0
      (reg/v/f:DI 44 r15 [orig:81 b ] [81])
  name: k
    offset 0
      (reg/v:SI 4 si [orig:171 k ] [171])
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])


Basic block 99:
IN:
Stack adjustment: 160
Reg 3: prob.766+0
Reg 4: k+0
Reg 6: i+0
Reg 37: perLen+0
Reg 43: data+0
Reg 44: b+0
Variables:
  name: prob.766
    offset 0
      (reg/v/f:DI 3 bx [orig:61 prob.766 ] [61])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: perLen
    offset 0
      (reg/v:SI 37 r8 [orig:105 perLen ] [105])
  name: i
    offset 0
      (reg:DI 6 bp [orig:79 i ] [79])
  name: sampleSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -76 [0xffffffffffffffb4])) [68 sampleSize+0 S4 A8])
  name: b
    offset 0
      (reg/v/f:DI 44 r15 [orig:81 b ] [81])
  name: k
    offset 0
      (reg/v:SI 4 si [orig:171 k ] [171])
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])

OUT:
Stack adjustment: 160
Reg 3: prob.766+0
Reg 4: k+0
Reg 6: i+0
Reg 37: perLen+0
Reg 43: data+0
Reg 44: b+0
Variables:
  name: prob.766
    offset 0
      (reg/v/f:DI 3 bx [orig:61 prob.766 ] [61])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: perLen
    offset 0
      (reg/v:SI 37 r8 [orig:105 perLen ] [105])
  name: i
    offset 0
      (reg:DI 6 bp [orig:79 i ] [79])
  name: sampleSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -76 [0xffffffffffffffb4])) [68 sampleSize+0 S4 A8])
  name: b
    offset 0
      (reg/v/f:DI 44 r15 [orig:81 b ] [81])
  name: k
    offset 0
      (reg/v:SI 4 si [orig:171 k ] [171])
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])


Basic block 100:
IN:
Stack adjustment: 160
Reg 3: prob.766+0
Reg 4: k+0
Reg 6: i+0
Reg 37: perLen+0
Reg 43: data+0
Reg 44: b+0
Variables:
  name: prob.766
    offset 0
      (reg/v/f:DI 3 bx [orig:61 prob.766 ] [61])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: perLen
    offset 0
      (reg/v:SI 37 r8 [orig:105 perLen ] [105])
  name: i
    offset 0
      (reg:DI 6 bp [orig:79 i ] [79])
  name: sampleSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -76 [0xffffffffffffffb4])) [68 sampleSize+0 S4 A8])
  name: b
    offset 0
      (reg/v/f:DI 44 r15 [orig:81 b ] [81])
  name: k
    offset 0
      (reg/v:SI 4 si [orig:171 k ] [171])
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])

OUT:
Stack adjustment: 160
Reg 3: prob.766+0
Reg 4: k+0
Reg 6: i+0
Reg 37: perLen+0
Reg 43: data+0
Reg 44: b+0
Variables:
  name: prob.766
    offset 0
      (reg/v/f:DI 3 bx [orig:61 prob.766 ] [61])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: perLen
    offset 0
      (reg/v:SI 37 r8 [orig:105 perLen ] [105])
  name: i
    offset 0
      (reg:DI 6 bp [orig:79 i ] [79])
  name: sampleSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -76 [0xffffffffffffffb4])) [68 sampleSize+0 S4 A8])
  name: b
    offset 0
      (reg/v/f:DI 44 r15 [orig:81 b ] [81])
  name: k
    offset 0
      (reg/v:SI 4 si [orig:171 k ] [171])
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])


Basic block 101:
IN:
Stack adjustment: 160
Reg 3: prob.766+0
Reg 4: k+0
Reg 6: i+0
Reg 37: perLen+0
Reg 43: data+0
Reg 44: b+0
Variables:
  name: prob.766
    offset 0
      (reg/v/f:DI 3 bx [orig:61 prob.766 ] [61])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: perLen
    offset 0
      (reg/v:SI 37 r8 [orig:105 perLen ] [105])
  name: i
    offset 0
      (reg:DI 6 bp [orig:79 i ] [79])
  name: sampleSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -76 [0xffffffffffffffb4])) [68 sampleSize+0 S4 A8])
  name: b
    offset 0
      (reg/v/f:DI 44 r15 [orig:81 b ] [81])
  name: k
    offset 0
      (reg/v:SI 4 si [orig:171 k ] [171])
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])

OUT:
Stack adjustment: 160
Reg 3: prob.766+0
Reg 4: k+0
Reg 6: i+0
Reg 37: perLen+0
Reg 43: data+0
Reg 44: b+0
Variables:
  name: prob.766
    offset 0
      (reg/v/f:DI 3 bx [orig:61 prob.766 ] [61])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: perLen
    offset 0
      (reg/v:SI 37 r8 [orig:105 perLen ] [105])
  name: i
    offset 0
      (reg:DI 6 bp [orig:79 i ] [79])
  name: sampleSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -76 [0xffffffffffffffb4])) [68 sampleSize+0 S4 A8])
  name: b
    offset 0
      (reg/v/f:DI 44 r15 [orig:81 b ] [81])
  name: k
    offset 0
      (reg/v:SI 4 si [orig:171 k ] [171])
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])


Basic block 102:
IN:
Stack adjustment: 160
Reg 3: prob.766+0
Reg 4: k+0
Reg 6: i+0
Reg 37: perLen+0
Reg 43: data+0
Reg 44: b+0
Variables:
  name: prob.766
    offset 0
      (reg/v/f:DI 3 bx [orig:61 prob.766 ] [61])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: perLen
    offset 0
      (reg/v:SI 37 r8 [orig:105 perLen ] [105])
  name: i
    offset 0
      (reg:DI 6 bp [orig:79 i ] [79])
  name: sampleSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -76 [0xffffffffffffffb4])) [68 sampleSize+0 S4 A8])
  name: b
    offset 0
      (reg/v/f:DI 44 r15 [orig:81 b ] [81])
  name: k
    offset 0
      (reg/v:SI 4 si [orig:171 k ] [171])
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])

OUT:
Stack adjustment: 160
Reg 3: prob.766+0
Reg 4: k+0
Reg 6: i+0
Reg 37: perLen+0
Reg 43: data+0
Reg 44: b+0
Variables:
  name: prob.766
    offset 0
      (reg/v/f:DI 3 bx [orig:61 prob.766 ] [61])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: perLen
    offset 0
      (reg/v:SI 37 r8 [orig:105 perLen ] [105])
  name: i
    offset 0
      (reg:DI 6 bp [orig:79 i ] [79])
  name: sampleSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -76 [0xffffffffffffffb4])) [68 sampleSize+0 S4 A8])
  name: b
    offset 0
      (reg/v/f:DI 44 r15 [orig:81 b ] [81])
  name: k
    offset 0
      (reg/v:SI 4 si [orig:171 k ] [171])
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])


Basic block 103:
IN:
Stack adjustment: 160
Reg 3: prob.766+0
Reg 4: k+0
Reg 6: i+0
Reg 37: perLen+0
Reg 43: data+0
Reg 44: b+0
Variables:
  name: prob.766
    offset 0
      (reg/v/f:DI 3 bx [orig:61 prob.766 ] [61])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: perLen
    offset 0
      (reg/v:SI 37 r8 [orig:105 perLen ] [105])
  name: i
    offset 0
      (reg:DI 6 bp [orig:79 i ] [79])
  name: sampleSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -76 [0xffffffffffffffb4])) [68 sampleSize+0 S4 A8])
  name: b
    offset 0
      (reg/v/f:DI 44 r15 [orig:81 b ] [81])
  name: k
    offset 0
      (reg/v:SI 4 si [orig:171 k ] [171])
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])

OUT:
Stack adjustment: 160
Reg 3: prob.766+0
Reg 4: k+0
Reg 6: i+0
Reg 37: perLen+0
Reg 43: data+0
Reg 44: b+0
Variables:
  name: prob.766
    offset 0
      (reg/v/f:DI 3 bx [orig:61 prob.766 ] [61])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: perLen
    offset 0
      (reg/v:SI 37 r8 [orig:105 perLen ] [105])
  name: i
    offset 0
      (reg:DI 6 bp [orig:79 i ] [79])
  name: sampleSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -76 [0xffffffffffffffb4])) [68 sampleSize+0 S4 A8])
  name: b
    offset 0
      (reg/v/f:DI 44 r15 [orig:81 b ] [81])
  name: k
    offset 0
      (reg/v:SI 4 si [orig:171 k ] [171])
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])


Basic block 104:
IN:
Stack adjustment: 160
Reg 3: prob.766+0
Reg 4: k+0
Reg 6: i+0
Reg 37: perLen+0
Reg 43: data+0
Reg 44: b+0
Variables:
  name: prob.766
    offset 0
      (reg/v/f:DI 3 bx [orig:61 prob.766 ] [61])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: perLen
    offset 0
      (reg/v:SI 37 r8 [orig:105 perLen ] [105])
  name: i
    offset 0
      (reg:DI 6 bp [orig:79 i ] [79])
  name: sampleSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -76 [0xffffffffffffffb4])) [68 sampleSize+0 S4 A8])
  name: b
    offset 0
      (reg/v/f:DI 44 r15 [orig:81 b ] [81])
  name: k
    offset 0
      (reg/v:SI 4 si [orig:171 k ] [171])
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])

OUT:
Stack adjustment: 160
Reg 3: prob.766+0
Reg 37: perLen+0
Reg 43: data+0
Reg 44: b+0
Variables:
  name: prob.766
    offset 0
      (reg/v/f:DI 3 bx [orig:61 prob.766 ] [61])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: perLen
    offset 0
      (reg/v:SI 37 r8 [orig:105 perLen ] [105])
  name: sampleSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -76 [0xffffffffffffffb4])) [68 sampleSize+0 S4 A8])
  name: b
    offset 0
      (reg/v/f:DI 44 r15 [orig:81 b ] [81])
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])


Basic block 105:
IN:
Stack adjustment: 160
Reg 3: prob.766+0
Reg 4: k+0
Reg 6: i+0
Reg 37: perLen+0
Reg 43: data+0
Reg 44: b+0
Variables:
  name: prob.766
    offset 0
      (reg/v/f:DI 3 bx [orig:61 prob.766 ] [61])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: perLen
    offset 0
      (reg/v:SI 37 r8 [orig:105 perLen ] [105])
  name: i
    offset 0
      (reg:DI 6 bp [orig:79 i ] [79])
  name: sampleSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -76 [0xffffffffffffffb4])) [68 sampleSize+0 S4 A8])
  name: b
    offset 0
      (reg/v/f:DI 44 r15 [orig:81 b ] [81])
  name: k
    offset 0
      (reg/v:SI 4 si [orig:171 k ] [171])
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])

OUT:
Stack adjustment: 160
Reg 3: prob.766+0
Reg 4: k+0
Reg 6: i+0
Reg 37: perLen+0
Reg 43: data+0
Reg 44: b+0
Variables:
  name: prob.766
    offset 0
      (reg/v/f:DI 3 bx [orig:61 prob.766 ] [61])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: perLen
    offset 0
      (reg/v:SI 37 r8 [orig:105 perLen ] [105])
  name: i
    offset 0
      (reg:DI 6 bp [orig:79 i ] [79])
  name: sampleSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -76 [0xffffffffffffffb4])) [68 sampleSize+0 S4 A8])
  name: b
    offset 0
      (reg/v/f:DI 44 r15 [orig:81 b ] [81])
  name: k
    offset 0
      (reg/v:SI 4 si [orig:171 k ] [171])
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])


Basic block 106:
IN:
Stack adjustment: 160
Reg 3: prob.766+0
Reg 4: k+0
Reg 6: i+0
Reg 37: perLen+0
Reg 43: data+0
Reg 44: b+0
Variables:
  name: prob.766
    offset 0
      (reg/v/f:DI 3 bx [orig:61 prob.766 ] [61])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: perLen
    offset 0
      (reg/v:SI 37 r8 [orig:105 perLen ] [105])
  name: i
    offset 0
      (reg:DI 6 bp [orig:79 i ] [79])
  name: sampleSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -76 [0xffffffffffffffb4])) [68 sampleSize+0 S4 A8])
  name: b
    offset 0
      (reg/v/f:DI 44 r15 [orig:81 b ] [81])
  name: k
    offset 0
      (reg/v:SI 4 si [orig:171 k ] [171])
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])

OUT:
Stack adjustment: 160
Reg 3: prob.766+0
Reg 4: k+0
Reg 6: i+0
Reg 37: perLen+0
Reg 43: data+0
Reg 44: b+0
Variables:
  name: prob.766
    offset 0
      (reg/v/f:DI 3 bx [orig:61 prob.766 ] [61])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: perLen
    offset 0
      (reg/v:SI 37 r8 [orig:105 perLen ] [105])
  name: i
    offset 0
      (reg:DI 6 bp [orig:79 i ] [79])
  name: sampleSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -76 [0xffffffffffffffb4])) [68 sampleSize+0 S4 A8])
  name: b
    offset 0
      (reg/v/f:DI 44 r15 [orig:81 b ] [81])
  name: k
    offset 0
      (reg/v:SI 4 si [orig:171 k ] [171])
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])


Basic block 107:
IN:
Stack adjustment: 160
Reg 3: prob.766+0
Reg 4: k+0
Reg 6: i+0
Reg 37: perLen+0
Reg 43: data+0
Reg 44: b+0
Variables:
  name: prob.766
    offset 0
      (reg/v/f:DI 3 bx [orig:61 prob.766 ] [61])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: perLen
    offset 0
      (reg/v:SI 37 r8 [orig:105 perLen ] [105])
  name: i
    offset 0
      (reg:DI 6 bp [orig:79 i ] [79])
  name: sampleSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -76 [0xffffffffffffffb4])) [68 sampleSize+0 S4 A8])
  name: b
    offset 0
      (reg/v/f:DI 44 r15 [orig:81 b ] [81])
  name: k
    offset 0
      (reg/v:SI 4 si [orig:171 k ] [171])
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])

OUT:
Stack adjustment: 160
Reg 4: k+0
Reg 6: i+0
Reg 37: perLen+0
Reg 43: data+0
Reg 44: b+0
Variables:
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: perLen
    offset 0
      (reg/v:SI 37 r8 [orig:105 perLen ] [105])
  name: i
    offset 0
      (reg:DI 6 bp [orig:79 i ] [79])
  name: sampleSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -76 [0xffffffffffffffb4])) [68 sampleSize+0 S4 A8])
  name: b
    offset 0
      (reg/v/f:DI 44 r15 [orig:81 b ] [81])
  name: k
    offset 0
      (reg/v:SI 4 si [orig:171 k ] [171])
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])


Basic block 108:
IN:
Stack adjustment: 160
Reg 3: prob.766+0
Reg 4: k+0
Reg 6: i+0
Reg 37: perLen+0
Reg 43: data+0
Reg 44: b+0
Variables:
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])
  name: prob.766
    offset 0
      (reg/v/f:DI 3 bx [orig:61 prob.766 ] [61])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: perLen
    offset 0
      (reg/v:SI 37 r8 [orig:105 perLen ] [105])
  name: i
    offset 0
      (reg:DI 6 bp [orig:79 i ] [79])
  name: sampleSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -76 [0xffffffffffffffb4])) [68 sampleSize+0 S4 A8])
  name: b
    offset 0
      (reg/v/f:DI 44 r15 [orig:81 b ] [81])
  name: k
    offset 0
      (reg/v:SI 4 si [orig:171 k ] [171])

OUT:
Stack adjustment: 160
Reg 3: prob.766+0
Reg 4: k+0
Reg 6: i+0
Reg 37: perLen+0
Reg 43: data+0
Reg 44: b+0
Variables:
  name: prob.766
    offset 0
      (reg/v/f:DI 3 bx [orig:61 prob.766 ] [61])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: perLen
    offset 0
      (reg/v:SI 37 r8 [orig:105 perLen ] [105])
  name: i
    offset 0
      (reg:DI 6 bp [orig:79 i ] [79])
  name: sampleSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -76 [0xffffffffffffffb4])) [68 sampleSize+0 S4 A8])
  name: b
    offset 0
      (reg/v/f:DI 44 r15 [orig:81 b ] [81])
  name: k
    offset 0
      (reg/v:SI 4 si [orig:171 k ] [171])
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])


Basic block 109:
IN:
Stack adjustment: 160
Reg 3: prob.766+0
Reg 4: k+0
Reg 6: i+0
Reg 37: perLen+0
Reg 43: data+0
Reg 44: b+0
Variables:
  name: prob.766
    offset 0
      (reg/v/f:DI 3 bx [orig:61 prob.766 ] [61])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: perLen
    offset 0
      (reg/v:SI 37 r8 [orig:105 perLen ] [105])
  name: i
    offset 0
      (reg:DI 6 bp [orig:79 i ] [79])
  name: sampleSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -76 [0xffffffffffffffb4])) [68 sampleSize+0 S4 A8])
  name: b
    offset 0
      (reg/v/f:DI 44 r15 [orig:81 b ] [81])
  name: k
    offset 0
      (reg/v:SI 4 si [orig:171 k ] [171])
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])

OUT:
Stack adjustment: 160
Reg 3: prob.766+0
Reg 4: k+0
Reg 6: i+0
Reg 43: data+0
Reg 44: b+0
Variables:
  name: prob.766
    offset 0
      (reg/v/f:DI 3 bx [orig:61 prob.766 ] [61])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: i
    offset 0
      (reg:DI 6 bp [orig:79 i ] [79])
  name: sampleSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -76 [0xffffffffffffffb4])) [68 sampleSize+0 S4 A8])
  name: b
    offset 0
      (reg/v/f:DI 44 r15 [orig:81 b ] [81])
  name: k
    offset 0
      (reg/v:SI 4 si [orig:171 k ] [171])
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])


Basic block 110:
IN:
Stack adjustment: 160
Reg 3: prob.766+0
Reg 4: k+0
Reg 6: i+0
Reg 37: perLen+0
Reg 43: data+0
Reg 44: b+0
Variables:
  name: prob.766
    offset 0
      (reg/v/f:DI 3 bx [orig:61 prob.766 ] [61])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: perLen
    offset 0
      (reg/v:SI 37 r8 [orig:105 perLen ] [105])
  name: i
    offset 0
      (reg:DI 6 bp [orig:79 i ] [79])
  name: sampleSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -76 [0xffffffffffffffb4])) [68 sampleSize+0 S4 A8])
  name: b
    offset 0
      (reg/v/f:DI 44 r15 [orig:81 b ] [81])
  name: k
    offset 0
      (reg/v:SI 4 si [orig:171 k ] [171])
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])

OUT:
Stack adjustment: 160
Reg 3: prob.766+0
Reg 4: k+0
Reg 6: i+0
Reg 37: perLen+0
Reg 43: data+0
Reg 44: b+0
Variables:
  name: prob.766
    offset 0
      (reg/v/f:DI 3 bx [orig:61 prob.766 ] [61])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: perLen
    offset 0
      (reg/v:SI 37 r8 [orig:105 perLen ] [105])
  name: i
    offset 0
      (reg:DI 6 bp [orig:79 i ] [79])
  name: sampleSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -76 [0xffffffffffffffb4])) [68 sampleSize+0 S4 A8])
  name: b
    offset 0
      (reg/v/f:DI 44 r15 [orig:81 b ] [81])
  name: k
    offset 0
      (reg/v:SI 4 si [orig:171 k ] [171])
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])


Basic block 111:
IN:
Stack adjustment: 160
Reg 3: prob.766+0
Reg 4: k+0
Reg 6: i+0
Reg 37: perLen+0
Reg 43: data+0
Reg 44: b+0
Variables:
  name: prob.766
    offset 0
      (reg/v/f:DI 3 bx [orig:61 prob.766 ] [61])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: perLen
    offset 0
      (reg/v:SI 37 r8 [orig:105 perLen ] [105])
  name: i
    offset 0
      (reg:DI 6 bp [orig:79 i ] [79])
  name: sampleSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -76 [0xffffffffffffffb4])) [68 sampleSize+0 S4 A8])
  name: b
    offset 0
      (reg/v/f:DI 44 r15 [orig:81 b ] [81])
  name: k
    offset 0
      (reg/v:SI 4 si [orig:171 k ] [171])
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])

OUT:
Stack adjustment: 160
Reg 4: k+0
Reg 43: data+0
Reg 44: b+0
Variables:
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: sampleSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -76 [0xffffffffffffffb4])) [68 sampleSize+0 S4 A8])
  name: b
    offset 0
      (reg/v/f:DI 44 r15 [orig:81 b ] [81])
  name: k
    offset 0
      (reg/v:SI 4 si [orig:171 k ] [171])
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])


Basic block 112:
IN:
Stack adjustment: 160
Reg 4: k+0
Reg 43: data+0
Reg 44: b+0
Variables:
  name: sampleSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -76 [0xffffffffffffffb4])) [68 sampleSize+0 S4 A8])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: k
    offset 0
      (reg/v:SI 4 si [orig:171 k ] [171])
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])
  name: b
    offset 0
      (reg/v/f:DI 44 r15 [orig:81 b ] [81])

OUT:
Stack adjustment: 160
Reg 4: k+0
Reg 43: data+0
Reg 44: b+0
Variables:
  name: sampleSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -76 [0xffffffffffffffb4])) [68 sampleSize+0 S4 A8])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: k
    offset 0
      (reg/v:SI 4 si [orig:171 k ] [171])
  name: b
    offset 0
      (reg/v/f:DI 44 r15 [orig:81 b ] [81])
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])


Basic block 113:
IN:
Stack adjustment: 160
Reg 44: b+0
Variables:
  name: sampleSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -76 [0xffffffffffffffb4])) [68 sampleSize+0 S4 A8])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: b
    offset 0
      (reg/v/f:DI 44 r15 [orig:81 b ] [81])

OUT:
Stack adjustment: 160
Reg 44: b+0
Variables:
  name: sampleSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -76 [0xffffffffffffffb4])) [68 sampleSize+0 S4 A8])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: b
    offset 0
      (reg/v/f:DI 44 r15 [orig:81 b ] [81])


Basic block 114:
IN:
Stack adjustment: 160
Reg 6: k+0
Reg 44: b+0
Variables:
  name: sampleSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -76 [0xffffffffffffffb4])) [68 sampleSize+0 S4 A8])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: k
    offset 0
      (reg/v:SI 6 bp [orig:247 k ] [247])
  name: b
    offset 0
      (reg/v/f:DI 44 r15 [orig:81 b ] [81])

OUT:
Stack adjustment: 160
Reg 6: k+0
Reg 44: b+0
Variables:
  name: sampleSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -76 [0xffffffffffffffb4])) [68 sampleSize+0 S4 A8])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: k
    offset 0
      (reg/v:SI 6 bp [orig:247 k ] [247])
  name: b
    offset 0
      (reg/v/f:DI 44 r15 [orig:81 b ] [81])


Basic block 115:
IN:
Stack adjustment: 160
Reg 6: k+0
Reg 44: b+0
Variables:
  name: sampleSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -76 [0xffffffffffffffb4])) [68 sampleSize+0 S4 A8])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: k
    offset 0
      (reg/v:SI 6 bp [orig:247 k ] [247])
  name: b
    offset 0
      (reg/v/f:DI 44 r15 [orig:81 b ] [81])

OUT:
Stack adjustment: 160
Reg 6: k+0
Reg 44: b+0
Variables:
  name: sampleSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -76 [0xffffffffffffffb4])) [68 sampleSize+0 S4 A8])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: k
    offset 0
      (reg/v:SI 6 bp [orig:247 k ] [247])
  name: b
    offset 0
      (reg/v/f:DI 44 r15 [orig:81 b ] [81])


Basic block 116:
IN:
Stack adjustment: 160
Reg 6: k+0
Reg 44: b+0
Variables:
  name: sampleSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -76 [0xffffffffffffffb4])) [68 sampleSize+0 S4 A8])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: k
    offset 0
      (reg/v:SI 6 bp [orig:247 k ] [247])
  name: b
    offset 0
      (reg/v/f:DI 44 r15 [orig:81 b ] [81])

OUT:
Stack adjustment: 160
Reg 6: k+0
Reg 44: b+0
Variables:
  name: sampleSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -76 [0xffffffffffffffb4])) [68 sampleSize+0 S4 A8])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: k
    offset 0
      (reg/v:SI 6 bp [orig:247 k ] [247])
  name: b
    offset 0
      (reg/v/f:DI 44 r15 [orig:81 b ] [81])


Basic block 117:
IN:
Stack adjustment: 160
Reg 1: prob+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 37: perLen+0
Reg 41: dataLen+0
Reg 43: data+0
Variables:
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg/v:SI 41 r12 [orig:102 dataLen ] [102])
      (reg:SI 4 si [ dataLen ])
  name: prob
    offset 0
      (reg:DI 1 dx [ prob ])
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: perLen
    offset 0
      (reg:SI 37 r8 [ perLen ])

OUT:
Stack adjustment: 160
Reg 1: prob+0
Reg 3: prob.766+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 6: i+0
Reg 37: perLen+0
Reg 41: dataLen+0
Reg 43: data+0
Variables:
  name: prob.766
    offset 0
      (reg/v/f:DI 3 bx [orig:61 prob.766 ] [61])
  name: dataLen
    offset 0
      (reg/v:SI 41 r12 [orig:102 dataLen ] [102])
      (reg:SI 4 si [ dataLen ])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
      (reg:DI 1 dx [ prob ])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: perLen
    offset 0
      (reg:SI 37 r8 [ perLen ])
  name: i
    offset 0
      (reg:DI 6 bp [orig:79 i ] [79])
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])
      (reg:DI 5 di [ data ])


Basic block 118:
IN:
Stack adjustment: 160
Reg 3: prob.766+0
Reg 6: i+0
Reg 41: dataLen+0
Reg 43: data+0
Reg 44: b+0
Variables:
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])
  name: dataLen
    offset 0
      (reg/v:SI 41 r12 [orig:102 dataLen ] [102])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: i
    offset 0
      (reg:DI 6 bp [orig:79 i ] [79])
  name: sampleSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -76 [0xffffffffffffffb4])) [68 sampleSize+0 S4 A8])
  name: b
    offset 0
      (reg/v/f:DI 44 r15 [orig:81 b ] [81])
  name: prob.766
    offset 0
      (reg/v/f:DI 3 bx [orig:61 prob.766 ] [61])

OUT:
Stack adjustment: 160
Reg 3: prob.766+0
Reg 6: i+0
Reg 41: dataLen+0
Reg 43: data+0
Reg 44: b+0
Variables:
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])
  name: dataLen
    offset 0
      (reg/v:SI 41 r12 [orig:102 dataLen ] [102])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: i
    offset 0
      (reg:DI 6 bp [orig:79 i ] [79])
  name: sampleSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -76 [0xffffffffffffffb4])) [68 sampleSize+0 S4 A8])
  name: b
    offset 0
      (reg/v/f:DI 44 r15 [orig:81 b ] [81])
  name: prob.766
    offset 0
      (reg/v/f:DI 3 bx [orig:61 prob.766 ] [61])


Basic block 119:
IN:
Stack adjustment: 160
Reg 3: prob.766+0
Reg 6: i+0
Reg 41: dataLen+0
Reg 43: data+0
Reg 44: b+0
Variables:
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])
  name: dataLen
    offset 0
      (reg/v:SI 41 r12 [orig:102 dataLen ] [102])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: i
    offset 0
      (reg:DI 6 bp [orig:79 i ] [79])
  name: sampleSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -76 [0xffffffffffffffb4])) [68 sampleSize+0 S4 A8])
  name: b
    offset 0
      (reg/v/f:DI 44 r15 [orig:81 b ] [81])
  name: prob.766
    offset 0
      (reg/v/f:DI 3 bx [orig:61 prob.766 ] [61])

OUT:
Stack adjustment: 160
Reg 3: prob.766+0
Reg 6: i+0
Reg 41: dataLen+0
Reg 43: data+0
Reg 44: b+0
Variables:
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])
  name: dataLen
    offset 0
      (reg/v:SI 41 r12 [orig:102 dataLen ] [102])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: i
    offset 0
      (reg:DI 6 bp [orig:79 i ] [79])
  name: sampleSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -76 [0xffffffffffffffb4])) [68 sampleSize+0 S4 A8])
  name: b
    offset 0
      (reg/v/f:DI 44 r15 [orig:81 b ] [81])
  name: prob.766
    offset 0
      (reg/v/f:DI 3 bx [orig:61 prob.766 ] [61])


Basic block 120:
IN:
Stack adjustment: 160
Reg 1: prob+0
Reg 2: probLen+0
Reg 4: dataLen+0
Reg 5: data+0
Reg 37: perLen+0
Reg 41: dataLen+0
Reg 43: data+0
Variables:
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])
      (reg:DI 5 di [ data ])
  name: dataLen
    offset 0
      (reg/v:SI 41 r12 [orig:102 dataLen ] [102])
      (reg:SI 4 si [ dataLen ])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
      (reg:DI 1 dx [ prob ])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
      (reg:SI 2 cx [ probLen ])
  name: perLen
    offset 0
      (reg:SI 37 r8 [ perLen ])

OUT:
Stack adjustment: 160
Reg 41: dataLen+0
Reg 43: data+0
Variables:
  name: dataLen
    offset 0
      (reg/v:SI 41 r12 [orig:102 dataLen ] [102])
  name: prob
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
  name: probLen
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
  name: data
    offset 0
      (reg/v/f:DI 43 r14 [orig:101 data ] [101])


121 basic blocks, 202 edges.

Basic block 0 prev -1, next 1, loop_depth 0, count 0, freq 817, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
Successors:  120 [1.0%]  (can_fallthru) 1 [99.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 1 [dx] 2 [cx] 7 [sp] 37 [r8] 41 [r12] 43 [r14]

Basic block 1 prev 0, next 2, loop_depth 0, count 0, freq 809, maybe hot.
Predecessors:  0 [99.0%]  (fallthru,can_fallthru)
Successors:  43 [3.3%]  (can_fallthru) 2 [96.7%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 7 [sp] 37 [r8] 41 [r12] 43 [r14]
Registers live at end: 1 [dx] 7 [sp] 37 [r8] 41 [r12] 43 [r14]

Basic block 2 prev 1, next 3, loop_depth 0, count 0, freq 782, maybe hot.
Predecessors:  1 [96.7%]  (fallthru,can_fallthru)
Successors:  117 [1.0%]  (can_fallthru) 3 [99.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 7 [sp] 37 [r8] 41 [r12] 43 [r14]
Registers live at end: 7 [sp] 21 [xmm0] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]

Basic block 3 prev 2, next 4, loop_depth 0, count 0, freq 774, maybe hot.
Predecessors:  2 [99.0%]  (fallthru,can_fallthru)
Successors:  117 [3.3%]  (can_fallthru) 4 [96.7%]  (fallthru,can_fallthru)
Registers live at start: 7 [sp] 21 [xmm0] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]
Registers live at end: 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]

Basic block 4 prev 3, next 5, loop_depth 0, count 0, freq 748, maybe hot.
Predecessors:  3 [96.7%]  (fallthru,can_fallthru)
Successors:  5 [87.5%]  (fallthru,can_fallthru) 25 [12.5%]  (can_fallthru)
Registers live at start: 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]
Registers live at end: 0 [ax] 1 [dx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]

Basic block 5 prev 4, next 6, loop_depth 0, count 0, freq 749, maybe hot.
Predecessors:  4 [87.5%]  (fallthru,can_fallthru)
Successors:  42 [1.0%]  (can_fallthru) 6 [99.0%]  (fallthru,can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]
Registers live at end: 0 [ax] 1 [dx] 3 [bx] 6 [bp] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]

Basic block 6 prev 5, next 7, loop_depth 0, count 0, freq 717, maybe hot.
Predecessors:  5 [99.0%]  (fallthru,can_fallthru)
Successors:  42 [3.3%]  (can_fallthru) 7 [96.7%]  (fallthru,can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 3 [bx] 6 [bp] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]
Registers live at end: 0 [ax] 1 [dx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]

Basic block 7 prev 6, next 8, loop_depth 0, count 0, freq 578, maybe hot.
Predecessors:  6 [96.7%]  (fallthru,can_fallthru)
Successors:  8 [85.7%]  (fallthru,can_fallthru) 25 [14.3%]  (can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]
Registers live at end: 0 [ax] 1 [dx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]
Invalid sum of incoming frequencies 693, should be 578

Basic block 8 prev 7, next 9, loop_depth 0, count 0, freq 554, maybe hot.
Predecessors:  7 [85.7%]  (fallthru,can_fallthru)
Successors:  9 [83.3%]  (fallthru,can_fallthru) 23 [16.7%]  (can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]
Registers live at end: 0 [ax] 1 [dx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]

Basic block 9 prev 8, next 10, loop_depth 0, count 0, freq 520, maybe hot.
Predecessors:  8 [83.3%]  (fallthru,can_fallthru)
Successors:  10 [80.0%]  (fallthru,can_fallthru) 21 [20.0%]  (can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]
Registers live at end: 0 [ax] 1 [dx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]

Basic block 10 prev 9, next 11, loop_depth 0, count 0, freq 462, maybe hot.
Predecessors:  9 [80.0%]  (fallthru,can_fallthru)
Successors:  11 [75.0%]  (fallthru,can_fallthru) 19 [25.0%]  (can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]
Registers live at end: 0 [ax] 1 [dx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]

Basic block 11 prev 10, next 12, loop_depth 0, count 0, freq 347, maybe hot.
Predecessors:  10 [75.0%]  (fallthru,can_fallthru)
Successors:  12 [66.7%]  (fallthru,can_fallthru) 17 [33.3%]  (can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]
Registers live at end: 0 [ax] 1 [dx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]

Basic block 12 prev 11, next 13, loop_depth 0, count 0, freq 693, maybe hot.
Predecessors:  11 [66.7%]  (fallthru,can_fallthru)
Successors:  13 [50.0%]  (fallthru,can_fallthru) 15 [50.0%]  (can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]
Registers live at end: 1 [dx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]
Invalid sum of incoming frequencies 231, should be 693

Basic block 13 prev 12, next 14, loop_depth 0, count 0, freq 718, maybe hot.
Predecessors:  12 [50.0%]  (fallthru,can_fallthru)
Successors:  42 [1.0%]  (can_fallthru) 14 [99.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]
Registers live at end: 0 [ax] 3 [bx] 6 [bp] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]
Invalid sum of incoming frequencies 347, should be 718

Basic block 14 prev 13, next 15, loop_depth 0, count 0, freq 687, maybe hot.
Predecessors:  13 [99.0%]  (fallthru,can_fallthru)
Successors:  42 [3.3%]  (can_fallthru) 15 [96.7%]  (fallthru,can_fallthru)
Registers live at start: 0 [ax] 3 [bx] 6 [bp] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]
Registers live at end: 1 [dx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]

Basic block 15 prev 14, next 16, loop_depth 0, count 0, freq 688, maybe hot.
Predecessors:  14 [96.7%]  (fallthru,can_fallthru) 12 [50.0%]  (can_fallthru)
Successors:  42 [1.0%]  (can_fallthru) 16 [99.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]
Registers live at end: 1 [dx] 3 [bx] 6 [bp] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]
Invalid sum of incoming frequencies 1011, should be 688

Basic block 16 prev 15, next 17, loop_depth 0, count 0, freq 658, maybe hot.
Predecessors:  15 [99.0%]  (fallthru,can_fallthru)
Successors:  42 [3.3%]  (can_fallthru) 17 [96.7%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 3 [bx] 6 [bp] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]
Registers live at end: 1 [dx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]

Basic block 17 prev 16, next 18, loop_depth 0, count 0, freq 659, maybe hot.
Predecessors:  16 [96.7%]  (fallthru,can_fallthru) 11 [33.3%]  (can_fallthru)
Successors:  42 [1.0%]  (can_fallthru) 18 [99.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]
Registers live at end: 1 [dx] 3 [bx] 6 [bp] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]

Basic block 18 prev 17, next 19, loop_depth 0, count 0, freq 631, maybe hot.
Predecessors:  17 [99.0%]  (fallthru,can_fallthru)
Successors:  42 [3.3%]  (can_fallthru) 19 [96.7%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 3 [bx] 6 [bp] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]
Registers live at end: 1 [dx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]

Basic block 19 prev 18, next 20, loop_depth 0, count 0, freq 632, maybe hot.
Predecessors:  18 [96.7%]  (fallthru,can_fallthru) 10 [25.0%]  (can_fallthru)
Successors:  42 [1.0%]  (can_fallthru) 20 [99.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]
Registers live at end: 1 [dx] 3 [bx] 6 [bp] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]

Basic block 20 prev 19, next 21, loop_depth 0, count 0, freq 605, maybe hot.
Predecessors:  19 [99.0%]  (fallthru,can_fallthru)
Successors:  42 [3.3%]  (can_fallthru) 21 [96.7%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 3 [bx] 6 [bp] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]
Registers live at end: 1 [dx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]

Basic block 21 prev 20, next 22, loop_depth 0, count 0, freq 606, maybe hot.
Predecessors:  20 [96.7%]  (fallthru,can_fallthru) 9 [20.0%]  (can_fallthru)
Successors:  42 [1.0%]  (can_fallthru) 22 [99.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]
Registers live at end: 1 [dx] 3 [bx] 6 [bp] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]

Basic block 22 prev 21, next 23, loop_depth 0, count 0, freq 580, maybe hot.
Predecessors:  21 [99.0%]  (fallthru,can_fallthru)
Successors:  42 [3.3%]  (can_fallthru) 23 [96.7%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 3 [bx] 6 [bp] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]
Registers live at end: 1 [dx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]

Basic block 23 prev 22, next 24, loop_depth 0, count 0, freq 581, maybe hot.
Predecessors:  22 [96.7%]  (fallthru,can_fallthru) 8 [16.7%]  (can_fallthru)
Successors:  42 [1.0%]  (can_fallthru) 24 [99.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]
Registers live at end: 1 [dx] 3 [bx] 6 [bp] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]

Basic block 24 prev 23, next 25, loop_depth 0, count 0, freq 556, maybe hot.
Predecessors:  23 [99.0%]  (fallthru,can_fallthru)
Successors:  42 [3.3%]  (can_fallthru) 25 [96.7%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 3 [bx] 6 [bp] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]
Registers live at end: 1 [dx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]

Basic block 25 prev 24, next 26, loop_depth 1, count 0, freq 1105, maybe hot.
Predecessors:  24 [96.7%]  (fallthru,can_fallthru) 41 [96.7%]  (dfs_back,can_fallthru) 4 [12.5%]  (can_fallthru) 7 [14.3%]  (can_fallthru)
Successors:  26 [96.7%]  (fallthru,can_fallthru) 43 [3.3%]  (can_fallthru,loop_exit)
Registers live at start: 1 [dx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]
Registers live at end: 1 [dx] 2 [cx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]
Invalid sum of incoming frequencies 1447, should be 1105

Basic block 26 prev 25, next 27, loop_depth 1, count 0, freq 1068, maybe hot.
Predecessors:  25 [96.7%]  (fallthru,can_fallthru)
Successors:  42 [1.0%]  (can_fallthru,loop_exit) 27 [99.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]
Registers live at end: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]

Basic block 27 prev 26, next 28, loop_depth 1, count 0, freq 1057, maybe hot.
Predecessors:  26 [99.0%]  (fallthru,can_fallthru)
Successors:  42 [3.3%]  (can_fallthru,loop_exit) 28 [96.7%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]
Registers live at end: 0 [ax] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]

Basic block 28 prev 27, next 29, loop_depth 1, count 0, freq 1022, maybe hot.
Predecessors:  27 [96.7%]  (fallthru,can_fallthru)
Successors:  42 [1.0%]  (can_fallthru,loop_exit) 29 [99.0%]  (fallthru,can_fallthru)
Registers live at start: 0 [ax] 2 [cx] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]
Registers live at end: 0 [ax] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]

Basic block 29 prev 28, next 30, loop_depth 1, count 0, freq 978, maybe hot.
Predecessors:  28 [99.0%]  (fallthru,can_fallthru)
Successors:  42 [3.3%]  (can_fallthru,loop_exit) 30 [96.7%]  (fallthru,can_fallthru)
Registers live at start: 0 [ax] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]

Basic block 30 prev 29, next 31, loop_depth 1, count 0, freq 979, maybe hot.
Predecessors:  29 [96.7%]  (fallthru,can_fallthru)
Successors:  42 [1.0%]  (can_fallthru,loop_exit) 31 [99.0%]  (fallthru,can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]
Registers live at end: 0 [ax] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]

Basic block 31 prev 30, next 32, loop_depth 1, count 0, freq 937, maybe hot.
Predecessors:  30 [99.0%]  (fallthru,can_fallthru)
Successors:  42 [3.3%]  (can_fallthru,loop_exit) 32 [96.7%]  (fallthru,can_fallthru)
Registers live at start: 0 [ax] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]

Basic block 32 prev 31, next 33, loop_depth 1, count 0, freq 939, maybe hot.
Predecessors:  31 [96.7%]  (fallthru,can_fallthru)
Successors:  42 [1.0%]  (can_fallthru,loop_exit) 33 [99.0%]  (fallthru,can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]
Registers live at end: 0 [ax] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]

Basic block 33 prev 32, next 34, loop_depth 1, count 0, freq 898, maybe hot.
Predecessors:  32 [99.0%]  (fallthru,can_fallthru)
Successors:  42 [3.3%]  (can_fallthru,loop_exit) 34 [96.7%]  (fallthru,can_fallthru)
Registers live at start: 0 [ax] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]

Basic block 34 prev 33, next 35, loop_depth 1, count 0, freq 899, maybe hot.
Predecessors:  33 [96.7%]  (fallthru,can_fallthru)
Successors:  42 [1.0%]  (can_fallthru,loop_exit) 35 [99.0%]  (fallthru,can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]
Registers live at end: 0 [ax] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]

Basic block 35 prev 34, next 36, loop_depth 1, count 0, freq 861, maybe hot.
Predecessors:  34 [99.0%]  (fallthru,can_fallthru)
Successors:  42 [3.3%]  (can_fallthru,loop_exit) 36 [96.7%]  (fallthru,can_fallthru)
Registers live at start: 0 [ax] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]

Basic block 36 prev 35, next 37, loop_depth 1, count 0, freq 862, maybe hot.
Predecessors:  35 [96.7%]  (fallthru,can_fallthru)
Successors:  42 [1.0%]  (can_fallthru,loop_exit) 37 [99.0%]  (fallthru,can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]
Registers live at end: 0 [ax] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]

Basic block 37 prev 36, next 38, loop_depth 1, count 0, freq 825, maybe hot.
Predecessors:  36 [99.0%]  (fallthru,can_fallthru)
Successors:  42 [3.3%]  (can_fallthru,loop_exit) 38 [96.7%]  (fallthru,can_fallthru)
Registers live at start: 0 [ax] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]

Basic block 38 prev 37, next 39, loop_depth 1, count 0, freq 827, maybe hot.
Predecessors:  37 [96.7%]  (fallthru,can_fallthru)
Successors:  42 [1.0%]  (can_fallthru,loop_exit) 39 [99.0%]  (fallthru,can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]
Registers live at end: 0 [ax] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]

Basic block 39 prev 38, next 40, loop_depth 1, count 0, freq 791, maybe hot.
Predecessors:  38 [99.0%]  (fallthru,can_fallthru)
Successors:  42 [3.3%]  (can_fallthru,loop_exit) 40 [96.7%]  (fallthru,can_fallthru)
Registers live at start: 0 [ax] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]

Basic block 40 prev 39, next 41, loop_depth 1, count 0, freq 792, maybe hot.
Predecessors:  39 [96.7%]  (fallthru,can_fallthru)
Successors:  42 [1.0%]  (can_fallthru,loop_exit) 41 [99.0%]  (fallthru,can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]
Registers live at end: 0 [ax] 3 [bx] 6 [bp] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]

Basic block 41 prev 40, next 42, loop_depth 1, count 0, freq 758, maybe hot.
Predecessors:  40 [99.0%]  (fallthru,can_fallthru)
Successors:  42 [3.3%]  (fallthru,can_fallthru,loop_exit) 25 [96.7%]  (dfs_back,can_fallthru)
Registers live at start: 0 [ax] 3 [bx] 6 [bp] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]
Registers live at end: 1 [dx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]

Basic block 42 prev 41, next 43, loop_depth 0, count 0, freq 449, maybe hot.
Predecessors:  26 [1.0%]  (can_fallthru,loop_exit) 27 [3.3%]  (can_fallthru,loop_exit) 41 [3.3%]  (fallthru,can_fallthru,loop_exit) 5 [1.0%]  (can_fallthru) 6 [3.3%]  (can_fallthru) 13 [1.0%]  (can_fallthru) 14 [3.3%]  (can_fallthru) 15 [1.0%]  (can_fallthru) 16 [3.3%]  (can_fallthru) 17 [1.0%]  (can_fallthru) 18 [3.3%]  (can_fallthru) 19 [1.0%]  (can_fallthru) 20 [3.3%]  (can_fallthru) 21 [1.0%]  (can_fallthru) 22 [3.3%]  (can_fallthru) 23 [1.0%]  (can_fallthru) 24 [3.3%]  (can_fallthru) 28 [1.0%]  (can_fallthru,loop_exit) 29 [3.3%]  (can_fallthru,loop_exit) 30 [1.0%]  (can_fallthru,loop_exit) 31 [3.3%]  (can_fallthru,loop_exit) 32 [1.0%]  (can_fallthru,loop_exit) 33 [3.3%]  (can_fallthru,loop_exit) 34 [1.0%]  (can_fallthru,loop_exit) 35 [3.3%]  (can_fallthru,loop_exit) 36 [1.0%]  (can_fallthru,loop_exit) 37 [3.3%]  (can_fallthru,loop_exit) 38 [1.0%]  (can_fallthru,loop_exit) 39 [3.3%]  (can_fallthru,loop_exit) 40 [1.0%]  (can_fallthru,loop_exit) 117 [100.0%] 
Successors: 
Registers live at start: 3 [bx] 6 [bp] 7 [sp]
Registers live at end: 7 [sp]

Basic block 43 prev 42, next 44, loop_depth 0, count 0, freq 360, maybe hot.
Predecessors:  1 [3.3%]  (can_fallthru) 25 [3.3%]  (can_fallthru,loop_exit)
Successors:  45 [50.0%]  (can_fallthru) 44 [50.0%]  (fallthru,can_fallthru)
Registers live at start: 7 [sp] 37 [r8] 41 [r12] 43 [r14]
Registers live at end: 7 [sp] 37 [r8] 41 [r12] 43 [r14]
Invalid sum of incoming frequencies 64, should be 360

Basic block 44 prev 43, next 45, loop_depth 0, count 0, freq 180, maybe hot.
Predecessors:  43 [50.0%]  (fallthru,can_fallthru)
Successors:  45 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 7 [sp] 37 [r8] 41 [r12] 43 [r14]
Registers live at end: 7 [sp] 37 [r8] 41 [r12] 43 [r14]

Basic block 45 prev 44, next 46, loop_depth 0, count 0, freq 360, maybe hot.
Predecessors:  44 [100.0%]  (fallthru,can_fallthru) 43 [50.0%]  (can_fallthru)
Successors:  119 [1.0%]  (can_fallthru) 46 [99.0%]  (fallthru,can_fallthru)
Registers live at start: 7 [sp] 37 [r8] 41 [r12] 43 [r14]
Registers live at end: 0 [ax] 2 [cx] 7 [sp] 37 [r8] 41 [r12] 42 [r13] 43 [r14]

Basic block 46 prev 45, next 47, loop_depth 0, count 0, freq 356, maybe hot.
Predecessors:  45 [99.0%]  (fallthru,can_fallthru)
Successors:  47 [71.0%]  (fallthru,can_fallthru) 95 [29.0%]  (can_fallthru)
Registers live at start: 0 [ax] 7 [sp] 37 [r8] 41 [r12] 42 [r13] 43 [r14]
Registers live at end: 0 [ax] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 47 prev 46, next 48, loop_depth 0, count 0, freq 253, maybe hot.
Predecessors:  46 [71.0%]  (fallthru,can_fallthru)
Successors:  48 [90.0%]  (fallthru,can_fallthru) 64 [10.0%]  (can_fallthru)
Registers live at start: 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 48 prev 47, next 49, loop_depth 0, count 0, freq 228, maybe hot.
Predecessors:  47 [90.0%]  (fallthru,can_fallthru)
Successors:  49 [90.0%]  (fallthru,can_fallthru) 64 [10.0%]  (can_fallthru)
Registers live at start: 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 49 prev 48, next 50, loop_depth 0, count 0, freq 176, maybe hot.
Predecessors:  48 [90.0%]  (fallthru,can_fallthru)
Successors:  50 [87.5%]  (fallthru,can_fallthru) 63 [12.5%]  (can_fallthru)
Registers live at start: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 50 prev 49, next 51, loop_depth 0, count 0, freq 171, maybe hot.
Predecessors:  49 [87.5%]  (fallthru,can_fallthru)
Successors:  51 [85.7%]  (fallthru,can_fallthru) 62 [14.3%]  (can_fallthru)
Registers live at start: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 51 prev 50, next 52, loop_depth 0, count 0, freq 164, maybe hot.
Predecessors:  50 [85.7%]  (fallthru,can_fallthru)
Successors:  52 [83.3%]  (fallthru,can_fallthru) 61 [16.7%]  (can_fallthru)
Registers live at start: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 52 prev 51, next 53, loop_depth 0, count 0, freq 154, maybe hot.
Predecessors:  51 [83.3%]  (fallthru,can_fallthru)
Successors:  53 [80.0%]  (fallthru,can_fallthru) 60 [20.0%]  (can_fallthru)
Registers live at start: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 53 prev 52, next 54, loop_depth 0, count 0, freq 137, maybe hot.
Predecessors:  52 [80.0%]  (fallthru,can_fallthru)
Successors:  54 [75.0%]  (fallthru,can_fallthru) 59 [25.0%]  (can_fallthru)
Registers live at start: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 54 prev 53, next 55, loop_depth 0, count 0, freq 103, maybe hot.
Predecessors:  53 [75.0%]  (fallthru,can_fallthru)
Successors:  55 [66.7%]  (fallthru,can_fallthru) 58 [33.3%]  (can_fallthru)
Registers live at start: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 55 prev 54, next 56, loop_depth 0, count 0, freq 205, maybe hot.
Predecessors:  54 [66.7%]  (fallthru,can_fallthru)
Successors:  56 [50.0%]  (fallthru,can_fallthru) 57 [50.0%]  (can_fallthru)
Registers live at start: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Invalid sum of incoming frequencies 69, should be 205

Basic block 56 prev 55, next 57, loop_depth 0, count 0, freq 205, maybe hot.
Predecessors:  55 [50.0%]  (fallthru,can_fallthru)
Successors:  57 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 6 [bp] 7 [sp] 41 [r12] 43 [r14] 44 [r15]
Invalid sum of incoming frequencies 103, should be 205

Basic block 57 prev 56, next 58, loop_depth 0, count 0, freq 205, maybe hot.
Predecessors:  56 [100.0%]  (fallthru,can_fallthru) 55 [50.0%]  (can_fallthru)
Successors:  58 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 6 [bp] 7 [sp] 41 [r12] 43 [r14] 44 [r15]
Registers live at end: 6 [bp] 7 [sp] 41 [r12] 43 [r14] 44 [r15]
Invalid sum of incoming frequencies 308, should be 205

Basic block 58 prev 57, next 59, loop_depth 0, count 0, freq 205, maybe hot.
Predecessors:  57 [100.0%]  (fallthru,can_fallthru) 54 [33.3%]  (can_fallthru)
Successors:  59 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 6 [bp] 7 [sp] 41 [r12] 43 [r14] 44 [r15]
Registers live at end: 6 [bp] 7 [sp] 41 [r12] 43 [r14] 44 [r15]

Basic block 59 prev 58, next 60, loop_depth 0, count 0, freq 205, maybe hot.
Predecessors:  58 [100.0%]  (fallthru,can_fallthru) 53 [25.0%]  (can_fallthru)
Successors:  60 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 6 [bp] 7 [sp] 41 [r12] 43 [r14] 44 [r15]
Registers live at end: 6 [bp] 7 [sp] 41 [r12] 43 [r14] 44 [r15]

Basic block 60 prev 59, next 61, loop_depth 0, count 0, freq 205, maybe hot.
Predecessors:  59 [100.0%]  (fallthru,can_fallthru) 52 [20.0%]  (can_fallthru)
Successors:  61 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 6 [bp] 7 [sp] 41 [r12] 43 [r14] 44 [r15]
Registers live at end: 6 [bp] 7 [sp] 41 [r12] 43 [r14] 44 [r15]

Basic block 61 prev 60, next 62, loop_depth 0, count 0, freq 205, maybe hot.
Predecessors:  60 [100.0%]  (fallthru,can_fallthru) 51 [16.7%]  (can_fallthru)
Successors:  62 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 6 [bp] 7 [sp] 41 [r12] 43 [r14] 44 [r15]
Registers live at end: 6 [bp] 7 [sp] 41 [r12] 43 [r14] 44 [r15]

Basic block 62 prev 61, next 63, loop_depth 0, count 0, freq 205, maybe hot.
Predecessors:  61 [100.0%]  (fallthru,can_fallthru) 50 [14.3%]  (can_fallthru)
Successors:  63 [90.0%]  (fallthru,can_fallthru) 64 [10.0%]  (can_fallthru)
Registers live at start: 6 [bp] 7 [sp] 41 [r12] 43 [r14] 44 [r15]
Registers live at end: 6 [bp] 7 [sp] 41 [r12] 43 [r14] 44 [r15]

Basic block 63 prev 62, next 64, loop_depth 1, count 0, freq 231, maybe hot.
Predecessors:  62 [90.0%]  (fallthru,can_fallthru) 63 [90.0%]  (dfs_back,can_fallthru) 49 [12.5%]  (can_fallthru)
Successors:  63 [90.0%]  (dfs_back,can_fallthru) 64 [10.0%]  (fallthru,can_fallthru,loop_exit)
Registers live at start: 6 [bp] 7 [sp] 41 [r12] 43 [r14] 44 [r15]
Registers live at end: 6 [bp] 7 [sp] 41 [r12] 43 [r14] 44 [r15]
Invalid sum of incoming frequencies 415, should be 231

Basic block 64 prev 63, next 65, loop_depth 0, count 0, freq 356, maybe hot.
Predecessors:  96 [10.0%]  (can_fallthru) 95 [10.0%]  (can_fallthru) 47 [10.0%]  (can_fallthru) 110 [10.0%]  (can_fallthru) 48 [10.0%]  (can_fallthru) 62 [10.0%]  (can_fallthru) 63 [10.0%]  (fallthru,can_fallthru,loop_exit) 112 [100.0%] 
Successors:  118 [1.0%]  (can_fallthru) 65 [99.0%]  (fallthru,can_fallthru)
Registers live at start: 7 [sp] 44 [r15]
Registers live at end: 7 [sp] 42 [r13] 44 [r15]
Invalid sum of incoming frequencies 129, should be 356

Basic block 65 prev 64, next 66, loop_depth 0, count 0, freq 353, maybe hot.
Predecessors:  64 [99.0%]  (fallthru,can_fallthru)
Successors:  66 [90.0%]  (fallthru,can_fallthru) 81 [10.0%]  (can_fallthru)
Registers live at start: 7 [sp] 42 [r13] 44 [r15]
Registers live at end: 7 [sp] 42 [r13] 44 [r15]

Basic block 66 prev 65, next 67, loop_depth 0, count 0, freq 317, maybe hot.
Predecessors:  65 [90.0%]  (fallthru,can_fallthru)
Successors:  67 [71.0%]  (fallthru,can_fallthru) 113 [29.0%]  (can_fallthru)
Registers live at start: 7 [sp] 42 [r13] 44 [r15]
Registers live at end: 7 [sp] 21 [xmm0] 23 [xmm2] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 67 prev 66, next 68, loop_depth 0, count 0, freq 225, maybe hot.
Predecessors:  66 [71.0%]  (fallthru,can_fallthru)
Successors:  68 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 7 [sp] 21 [xmm0] 23 [xmm2] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 68 prev 67, next 69, loop_depth 0, count 0, freq 317, maybe hot.
Predecessors:  67 [100.0%]  (fallthru,can_fallthru) 113 [100.0%] 
Successors:  69 [90.0%]  (fallthru,can_fallthru) 81 [10.0%]  (can_fallthru)
Registers live at start: 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 69 prev 68, next 70, loop_depth 0, count 0, freq 190, maybe hot.
Predecessors:  68 [90.0%]  (fallthru,can_fallthru)
Successors:  70 [75.0%]  (fallthru,can_fallthru) 90 [25.0%]  (can_fallthru)
Registers live at start: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 70 prev 69, next 71, loop_depth 0, count 0, freq 143, maybe hot.
Predecessors:  69 [75.0%]  (fallthru,can_fallthru)
Successors:  71 [66.7%]  (fallthru,can_fallthru) 78 [33.3%]  (can_fallthru)
Registers live at start: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 71 prev 70, next 72, loop_depth 0, count 0, freq 285, maybe hot.
Predecessors:  70 [66.7%]  (fallthru,can_fallthru)
Successors:  72 [50.0%]  (fallthru,can_fallthru) 75 [50.0%]  (can_fallthru)
Registers live at start: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 3 [bx] 6 [bp] 7 [sp] 42 [r13] 43 [r14] 44 [r15]
Invalid sum of incoming frequencies 95, should be 285

Basic block 72 prev 71, next 73, loop_depth 0, count 0, freq 285, maybe hot.
Predecessors:  71 [50.0%]  (fallthru,can_fallthru)
Successors:  73 [71.0%]  (fallthru,can_fallthru) 114 [29.0%]  (can_fallthru)
Registers live at start: 3 [bx] 6 [bp] 7 [sp] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 3 [bx] 6 [bp] 7 [sp] 21 [xmm0] 23 [xmm2] 42 [r13] 43 [r14] 44 [r15]
Invalid sum of incoming frequencies 143, should be 285

Basic block 73 prev 72, next 74, loop_depth 0, count 0, freq 202, maybe hot.
Predecessors:  72 [71.0%]  (fallthru,can_fallthru)
Successors:  74 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 3 [bx] 6 [bp] 7 [sp] 21 [xmm0] 23 [xmm2] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 3 [bx] 6 [bp] 7 [sp] 42 [r13] 43 [r14] 44 [r15]

Basic block 74 prev 73, next 75, loop_depth 0, count 0, freq 285, maybe hot.
Predecessors:  73 [100.0%]  (fallthru,can_fallthru) 114 [100.0%] 
Successors:  75 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 3 [bx] 6 [bp] 7 [sp] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 3 [bx] 6 [bp] 7 [sp] 42 [r13] 43 [r14] 44 [r15]

Basic block 75 prev 74, next 76, loop_depth 0, count 0, freq 285, maybe hot.
Predecessors:  74 [100.0%]  (fallthru,can_fallthru) 71 [50.0%]  (can_fallthru)
Successors:  76 [71.0%]  (fallthru,can_fallthru) 116 [29.0%]  (can_fallthru)
Registers live at start: 3 [bx] 6 [bp] 7 [sp] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 3 [bx] 6 [bp] 7 [sp] 21 [xmm0] 23 [xmm2] 42 [r13] 43 [r14] 44 [r15]
Invalid sum of incoming frequencies 428, should be 285

Basic block 76 prev 75, next 77, loop_depth 0, count 0, freq 202, maybe hot.
Predecessors:  75 [71.0%]  (fallthru,can_fallthru)
Successors:  77 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 3 [bx] 6 [bp] 7 [sp] 21 [xmm0] 23 [xmm2] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 3 [bx] 6 [bp] 7 [sp] 42 [r13] 43 [r14] 44 [r15]

Basic block 77 prev 76, next 78, loop_depth 0, count 0, freq 285, maybe hot.
Predecessors:  76 [100.0%]  (fallthru,can_fallthru) 116 [100.0%] 
Successors:  78 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 3 [bx] 6 [bp] 7 [sp] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 3 [bx] 6 [bp] 7 [sp] 42 [r13] 43 [r14] 44 [r15]

Basic block 78 prev 77, next 79, loop_depth 0, count 0, freq 285, maybe hot.
Predecessors:  77 [100.0%]  (fallthru,can_fallthru) 70 [33.3%]  (can_fallthru)
Successors:  79 [71.0%]  (fallthru,can_fallthru) 115 [29.0%]  (can_fallthru)
Registers live at start: 3 [bx] 6 [bp] 7 [sp] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 3 [bx] 6 [bp] 7 [sp] 21 [xmm0] 23 [xmm2] 42 [r13] 43 [r14] 44 [r15]

Basic block 79 prev 78, next 80, loop_depth 0, count 0, freq 202, maybe hot.
Predecessors:  78 [71.0%]  (fallthru,can_fallthru)
Successors:  80 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 3 [bx] 6 [bp] 7 [sp] 21 [xmm0] 23 [xmm2] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 3 [bx] 6 [bp] 7 [sp] 42 [r13] 43 [r14] 44 [r15]

Basic block 80 prev 79, next 81, loop_depth 0, count 0, freq 285, maybe hot.
Predecessors:  79 [100.0%]  (fallthru,can_fallthru) 115 [100.0%] 
Successors:  90 [90.0%]  (can_fallthru) 81 [10.0%]  (fallthru,can_fallthru)
Registers live at start: 3 [bx] 6 [bp] 7 [sp] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 3 [bx] 6 [bp] 7 [sp] 42 [r13] 43 [r14] 44 [r15]

Basic block 81 prev 80, next 82, loop_depth 0, count 0, freq 353, maybe hot.
Predecessors:  65 [10.0%]  (can_fallthru) 89 [10.0%]  (can_fallthru,loop_exit) 68 [10.0%]  (can_fallthru) 80 [10.0%]  (fallthru,can_fallthru)
Successors:  EXIT [100.0%] 
Registers live at start: 7 [sp] 42 [r13] 44 [r15]
Registers live at end: 0 [ax] 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Invalid sum of incoming frequencies 160, should be 353

Basic block 82 prev 81, next 83, loop_depth 1, count 0, freq 457, maybe hot.
Predecessors:  90 [71.0%]  (can_fallthru)
Successors:  83 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 3 [bx] 6 [bp] 7 [sp] 21 [xmm0] 23 [xmm2] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 3 [bx] 6 [bp] 7 [sp] 42 [r13] 43 [r14] 44 [r15]

Basic block 83 prev 82, next 84, loop_depth 1, count 0, freq 643, maybe hot.
Predecessors:  82 [100.0%]  (fallthru,can_fallthru) 91 [100.0%] 
Successors:  84 [71.0%]  (fallthru,can_fallthru) 94 [29.0%]  (can_fallthru)
Registers live at start: 3 [bx] 6 [bp] 7 [sp] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 6 [bp] 7 [sp] 21 [xmm0] 23 [xmm2] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 84 prev 83, next 85, loop_depth 1, count 0, freq 457, maybe hot.
Predecessors:  83 [71.0%]  (fallthru,can_fallthru)
Successors:  85 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 6 [bp] 7 [sp] 21 [xmm0] 23 [xmm2] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 85 prev 84, next 86, loop_depth 1, count 0, freq 643, maybe hot.
Predecessors:  84 [100.0%]  (fallthru,can_fallthru) 94 [100.0%] 
Successors:  86 [71.0%]  (fallthru,can_fallthru) 93 [29.0%]  (can_fallthru)
Registers live at start: 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 3 [bx] 6 [bp] 7 [sp] 21 [xmm0] 23 [xmm2] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 86 prev 85, next 87, loop_depth 1, count 0, freq 457, maybe hot.
Predecessors:  85 [71.0%]  (fallthru,can_fallthru)
Successors:  87 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 3 [bx] 6 [bp] 7 [sp] 21 [xmm0] 23 [xmm2] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 87 prev 86, next 88, loop_depth 1, count 0, freq 643, maybe hot.
Predecessors:  86 [100.0%]  (fallthru,can_fallthru) 93 [100.0%] 
Successors:  88 [71.0%]  (fallthru,can_fallthru) 92 [29.0%]  (can_fallthru)
Registers live at start: 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 3 [bx] 6 [bp] 7 [sp] 21 [xmm0] 23 [xmm2] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 88 prev 87, next 89, loop_depth 1, count 0, freq 457, maybe hot.
Predecessors:  87 [71.0%]  (fallthru,can_fallthru)
Successors:  89 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 3 [bx] 6 [bp] 7 [sp] 21 [xmm0] 23 [xmm2] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 89 prev 88, next 90, loop_depth 1, count 0, freq 643, maybe hot.
Predecessors:  88 [100.0%]  (fallthru,can_fallthru) 92 [100.0%] 
Successors:  90 [90.0%]  (fallthru,dfs_back,can_fallthru) 81 [10.0%]  (can_fallthru,loop_exit)
Registers live at start: 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 3 [bx] 6 [bp] 7 [sp] 42 [r13] 43 [r14] 44 [r15]

Basic block 90 prev 89, next 91, loop_depth 1, count 0, freq 643, maybe hot.
Predecessors:  80 [90.0%]  (can_fallthru) 89 [90.0%]  (fallthru,dfs_back,can_fallthru) 69 [25.0%]  (can_fallthru)
Successors:  82 [71.0%]  (can_fallthru) 91 [29.0%]  (fallthru,can_fallthru)
Registers live at start: 3 [bx] 6 [bp] 7 [sp] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 3 [bx] 6 [bp] 7 [sp] 21 [xmm0] 23 [xmm2] 42 [r13] 43 [r14] 44 [r15]
Invalid sum of incoming frequencies 884, should be 643

Basic block 91 prev 90, next 92, loop_depth 1, count 0, freq 187, maybe hot.
Predecessors:  90 [29.0%]  (fallthru,can_fallthru)
Successors:  83 [100.0%] 
Registers live at start: 3 [bx] 6 [bp] 7 [sp] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 3 [bx] 6 [bp] 7 [sp] 42 [r13] 43 [r14] 44 [r15]

Basic block 92 prev 91, next 93, loop_depth 1, count 0, freq 187, maybe hot.
Predecessors:  87 [29.0%]  (can_fallthru)
Successors:  89 [100.0%] 
Registers live at start: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 93 prev 92, next 94, loop_depth 1, count 0, freq 187, maybe hot.
Predecessors:  85 [29.0%]  (can_fallthru)
Successors:  87 [100.0%] 
Registers live at start: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 94 prev 93, next 95, loop_depth 1, count 0, freq 187, maybe hot.
Predecessors:  83 [29.0%]  (can_fallthru)
Successors:  85 [100.0%] 
Registers live at start: 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 95 prev 94, next 96, loop_depth 0, count 0, freq 103, maybe hot.
Predecessors:  46 [29.0%]  (can_fallthru)
Successors:  96 [90.0%]  (fallthru,can_fallthru) 64 [10.0%]  (can_fallthru)
Registers live at start: 0 [ax] 7 [sp] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 0 [ax] 7 [sp] 42 [r13] 43 [r14] 44 [r15]

Basic block 96 prev 95, next 97, loop_depth 0, count 0, freq 93, maybe hot.
Predecessors:  95 [90.0%]  (fallthru,can_fallthru)
Successors:  97 [90.0%]  (fallthru,can_fallthru) 64 [10.0%]  (can_fallthru)
Registers live at start: 0 [ax] 7 [sp] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 42 [r13] 43 [r14] 44 [r15]

Basic block 97 prev 96, next 98, loop_depth 0, count 0, freq 72, maybe hot.
Predecessors:  96 [90.0%]  (fallthru,can_fallthru)
Successors:  98 [87.5%]  (fallthru,can_fallthru) 111 [12.5%]  (can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 42 [r13] 43 [r14] 44 [r15]

Basic block 98 prev 97, next 99, loop_depth 0, count 0, freq 70, maybe hot.
Predecessors:  97 [87.5%]  (fallthru,can_fallthru)
Successors:  99 [85.7%]  (fallthru,can_fallthru) 110 [14.3%]  (can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 42 [r13] 43 [r14] 44 [r15]

Basic block 99 prev 98, next 100, loop_depth 0, count 0, freq 67, maybe hot.
Predecessors:  98 [85.7%]  (fallthru,can_fallthru)
Successors:  100 [83.3%]  (fallthru,can_fallthru) 109 [16.7%]  (can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 42 [r13] 43 [r14] 44 [r15]

Basic block 100 prev 99, next 101, loop_depth 0, count 0, freq 63, maybe hot.
Predecessors:  99 [83.3%]  (fallthru,can_fallthru)
Successors:  101 [80.0%]  (fallthru,can_fallthru) 108 [20.0%]  (can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 42 [r13] 43 [r14] 44 [r15]

Basic block 101 prev 100, next 102, loop_depth 0, count 0, freq 56, maybe hot.
Predecessors:  100 [80.0%]  (fallthru,can_fallthru)
Successors:  102 [75.0%]  (fallthru,can_fallthru) 107 [25.0%]  (can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 42 [r13] 43 [r14] 44 [r15]

Basic block 102 prev 101, next 103, loop_depth 0, count 0, freq 42, maybe hot.
Predecessors:  101 [75.0%]  (fallthru,can_fallthru)
Successors:  103 [66.7%]  (fallthru,can_fallthru) 106 [33.3%]  (can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 42 [r13] 43 [r14] 44 [r15]

Basic block 103 prev 102, next 104, loop_depth 0, count 0, freq 84, maybe hot.
Predecessors:  102 [66.7%]  (fallthru,can_fallthru)
Successors:  104 [50.0%]  (fallthru,can_fallthru) 105 [50.0%]  (can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 0 [ax] 2 [cx] 4 [si] 7 [sp] 42 [r13] 43 [r14] 44 [r15]

Basic block 104 prev 103, next 105, loop_depth 0, count 0, freq 84, maybe hot.
Predecessors:  103 [50.0%]  (fallthru,can_fallthru)
Successors:  105 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 0 [ax] 2 [cx] 4 [si] 7 [sp] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 2 [cx] 4 [si] 7 [sp] 42 [r13] 43 [r14] 44 [r15]

Basic block 105 prev 104, next 106, loop_depth 0, count 0, freq 84, maybe hot.
Predecessors:  104 [100.0%]  (fallthru,can_fallthru) 103 [50.0%]  (can_fallthru)
Successors:  106 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 2 [cx] 4 [si] 7 [sp] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 2 [cx] 4 [si] 7 [sp] 42 [r13] 43 [r14] 44 [r15]

Basic block 106 prev 105, next 107, loop_depth 0, count 0, freq 84, maybe hot.
Predecessors:  105 [100.0%]  (fallthru,can_fallthru) 102 [33.3%]  (can_fallthru)
Successors:  107 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 2 [cx] 4 [si] 7 [sp] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 2 [cx] 4 [si] 7 [sp] 42 [r13] 43 [r14] 44 [r15]

Basic block 107 prev 106, next 108, loop_depth 0, count 0, freq 84, maybe hot.
Predecessors:  106 [100.0%]  (fallthru,can_fallthru) 101 [25.0%]  (can_fallthru)
Successors:  108 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 2 [cx] 4 [si] 7 [sp] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 2 [cx] 4 [si] 7 [sp] 42 [r13] 43 [r14] 44 [r15]

Basic block 108 prev 107, next 109, loop_depth 0, count 0, freq 84, maybe hot.
Predecessors:  107 [100.0%]  (fallthru,can_fallthru) 100 [20.0%]  (can_fallthru)
Successors:  109 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 2 [cx] 4 [si] 7 [sp] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 2 [cx] 4 [si] 7 [sp] 42 [r13] 43 [r14] 44 [r15]

Basic block 109 prev 108, next 110, loop_depth 0, count 0, freq 84, maybe hot.
Predecessors:  108 [100.0%]  (fallthru,can_fallthru) 99 [16.7%]  (can_fallthru)
Successors:  110 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 2 [cx] 4 [si] 7 [sp] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 2 [cx] 4 [si] 7 [sp] 42 [r13] 43 [r14] 44 [r15]

Basic block 110 prev 109, next 111, loop_depth 0, count 0, freq 84, maybe hot.
Predecessors:  109 [100.0%]  (fallthru,can_fallthru) 98 [14.3%]  (can_fallthru)
Successors:  111 [90.0%]  (fallthru,can_fallthru) 64 [10.0%]  (can_fallthru)
Registers live at start: 2 [cx] 4 [si] 7 [sp] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 2 [cx] 4 [si] 7 [sp] 42 [r13] 43 [r14] 44 [r15]

Basic block 111 prev 110, next 112, loop_depth 1, count 0, freq 95, maybe hot.
Predecessors:  110 [90.0%]  (fallthru,can_fallthru) 111 [90.0%]  (dfs_back,can_fallthru) 97 [12.5%]  (can_fallthru)
Successors:  111 [90.0%]  (dfs_back,can_fallthru) 112 [10.0%]  (fallthru)
Registers live at start: 2 [cx] 4 [si] 7 [sp] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 2 [cx] 4 [si] 7 [sp] 42 [r13] 43 [r14] 44 [r15]

Basic block 112 prev 111, next 113, loop_depth 0, count 0, freq 10, maybe hot.
Predecessors:  111 [10.0%]  (fallthru)
Successors:  64 [100.0%] 
Registers live at start: 7 [sp] 44 [r15]
Registers live at end: 7 [sp] 44 [r15]

Basic block 113 prev 112, next 114, loop_depth 0, count 0, freq 92, maybe hot.
Predecessors:  66 [29.0%]  (can_fallthru)
Successors:  68 [100.0%] 
Registers live at start: 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 114 prev 113, next 115, loop_depth 0, count 0, freq 83, maybe hot.
Predecessors:  72 [29.0%]  (can_fallthru)
Successors:  74 [100.0%] 
Registers live at start: 3 [bx] 6 [bp] 7 [sp] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 3 [bx] 6 [bp] 7 [sp] 42 [r13] 43 [r14] 44 [r15]

Basic block 115 prev 114, next 116, loop_depth 0, count 0, freq 83, maybe hot.
Predecessors:  78 [29.0%]  (can_fallthru)
Successors:  80 [100.0%] 
Registers live at start: 3 [bx] 6 [bp] 7 [sp] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 3 [bx] 6 [bp] 7 [sp] 42 [r13] 43 [r14] 44 [r15]

Basic block 116 prev 115, next 117, loop_depth 0, count 0, freq 83, maybe hot.
Predecessors:  75 [29.0%]  (can_fallthru)
Successors:  77 [100.0%] 
Registers live at start: 3 [bx] 6 [bp] 7 [sp] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 3 [bx] 6 [bp] 7 [sp] 42 [r13] 43 [r14] 44 [r15]

Basic block 117 prev 116, next 118, loop_depth 0, count 0, freq 34, maybe hot.
Predecessors:  2 [1.0%]  (can_fallthru) 3 [3.3%]  (can_fallthru)
Successors:  42 [100.0%] 
Registers live at start: 7 [sp]
Registers live at end: 3 [bx] 6 [bp] 7 [sp]

Basic block 118 prev 117, next 119, loop_depth 0, count 0, freq 4.
Predecessors:  64 [1.0%]  (can_fallthru)
Successors:  119 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 7 [sp]
Registers live at end: 2 [cx] 7 [sp]

Basic block 119 prev 118, next 120, loop_depth 0, count 0, freq 8.
Predecessors:  118 [100.0%]  (fallthru,can_fallthru) 45 [1.0%]  (can_fallthru)
Successors: 
Registers live at start: 2 [cx] 7 [sp]
Registers live at end: 7 [sp]

Basic block 120 prev 119, next -2, loop_depth 0, count 0, freq 8.
Predecessors:  0 [1.0%]  (can_fallthru)
Successors: 
Registers live at start: 7 [sp]
Registers live at end: 7 [sp]

(note:HI 1 0 2224 ("./CppStatUtilities.cc") 347)

(note 2224 1 2225 0 ( data (expr_list:REG_DEP_TRUE (reg:DI 5 di [ data ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 2225 2224 2226 0 ( dataLen (expr_list:REG_DEP_TRUE (reg:SI 4 si [ dataLen ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 2226 2225 2227 0 ( prob (expr_list:REG_DEP_TRUE (reg:DI 1 dx [ prob ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 2227 2226 2228 0 ( probLen (expr_list:REG_DEP_TRUE (reg:SI 2 cx [ probLen ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 2228 2227 11 0 ( perLen (expr_list:REG_DEP_TRUE (reg:SI 37 r8 [ perLen ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 0, registers live: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note:HI 11 2228 9 0 [bb 0] NOTE_INSN_BASIC_BLOCK)

(note:HI 9 11 2130 0 NOTE_INSN_FUNCTION_BEG)

(insn/f:TI 2130 9 13 0 ./CppStatUtilities.cc:347 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0 S8 A8])
        (reg:DI 44 r15)) 74 {*pushdi2_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 44 r15)
        (nil)))

(note:HI 13 2130 2129 0 ("./CppStatUtilities.cc") 349)

(insn 2129 13 2186 0 ./CppStatUtilities.cc:349 (set (reg:SI 0 ax [106])
        (subreg:SI (plus:DI (reg:DI 37 r8 [orig:105 perLen ] [105])
                (const_int -1 [0xffffffffffffffff])) 0)) 194 {*lea_1_rex64} (nil)
    (nil))

(note 2186 2129 2131 0 ("./CppStatUtilities.cc") 347)

(insn/f:TI 2131 2186 4 0 ./CppStatUtilities.cc:347 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0 S8 A8])
        (reg:DI 43 r14)) 74 {*pushdi2_rex64} (insn_list:REG_DEP_TRUE 2130 (nil))
    (expr_list:REG_DEAD (reg:DI 43 r14)
        (nil)))

(insn 4 2131 2132 0 ./CppStatUtilities.cc:347 (set (reg/v/f:DI 43 r14 [orig:101 data ] [101])
        (reg:DI 5 di [ data ])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 2131 (nil))
    (expr_list:REG_DEAD (reg:DI 5 di [ data ])
        (nil)))

(insn/f:TI 2132 4 2133 0 ./CppStatUtilities.cc:347 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0 S8 A8])
        (reg:DI 42 r13)) 74 {*pushdi2_rex64} (insn_list:REG_DEP_TRUE 2130 (insn_list:REG_DEP_TRUE 2131 (nil)))
    (expr_list:REG_DEAD (reg:DI 42 r13)
        (nil)))

(insn/f:TI 2133 2132 5 0 ./CppStatUtilities.cc:347 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0 S8 A8])
        (reg:DI 41 r12)) 74 {*pushdi2_rex64} (insn_list:REG_DEP_TRUE 2130 (insn_list:REG_DEP_TRUE 2131 (insn_list:REG_DEP_TRUE 2132 (nil))))
    (expr_list:REG_DEAD (reg:DI 41 r12)
        (nil)))

(insn 5 2133 2134 0 ./CppStatUtilities.cc:347 (set (reg/v:SI 41 r12 [orig:102 dataLen ] [102])
        (reg:SI 4 si [ dataLen ])) 40 {*movsi_1} (insn_list:REG_DEP_ANTI 2133 (nil))
    (expr_list:REG_DEAD (reg:SI 4 si [ dataLen ])
        (nil)))

(insn/f:TI 2134 5 2135 0 ./CppStatUtilities.cc:347 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0 S8 A8])
        (reg:DI 6 bp)) 74 {*pushdi2_rex64} (insn_list:REG_DEP_TRUE 2130 (insn_list:REG_DEP_TRUE 2131 (insn_list:REG_DEP_TRUE 2132 (insn_list:REG_DEP_TRUE 2133 (nil)))))
    (expr_list:REG_DEAD (reg:DI 6 bp)
        (nil)))

(insn/f:TI 2135 2134 2136 0 ./CppStatUtilities.cc:347 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0 S8 A8])
        (reg:DI 3 bx)) 74 {*pushdi2_rex64} (insn_list:REG_DEP_TRUE 2130 (insn_list:REG_DEP_TRUE 2131 (insn_list:REG_DEP_TRUE 2132 (insn_list:REG_DEP_TRUE 2133 (insn_list:REG_DEP_TRUE 2134 (nil))))))
    (expr_list:REG_DEAD (reg:DI 3 bx)
        (nil)))

(insn/f:TI 2136 2135 2137 0 ./CppStatUtilities.cc:347 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int -104 [0xffffffffffffff98])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) 762 {pro_epilogue_adjust_stack_rex64} (insn_list:REG_DEP_TRUE 2130 (insn_list:REG_DEP_TRUE 2131 (insn_list:REG_DEP_TRUE 2132 (insn_list:REG_DEP_TRUE 2133 (insn_list:REG_DEP_TRUE 2134 (insn_list:REG_DEP_TRUE 2135 (nil)))))))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(note 2137 2136 2187 0 NOTE_INSN_PROLOGUE_END)

(note 2187 2137 15 0 ("./CppStatUtilities.cc") 349)

(insn 15 2187 2188 0 ./CppStatUtilities.cc:349 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 0 ax [106])
            (const_int 99 [0x63]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_OUTPUT 2136 (insn_list:REG_DEP_TRUE 2129 (nil)))
    (expr_list:REG_DEAD (reg:SI 0 ax [106])
        (nil)))

(note 2188 15 6 0 ("./CppStatUtilities.cc") 347)

(insn:TI 6 2188 7 0 ./CppStatUtilities.cc:347 (set (mem/f/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 56 [0x38])) [71 prob+0 S8 A8])
        (reg:DI 1 dx [ prob ])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 2136 (nil))
    (nil))

(insn 7 6 2189 0 ./CppStatUtilities.cc:347 (set (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                (const_int 52 [0x34])) [72 probLen+0 S4 A8])
        (reg:SI 2 cx [ probLen ])) 40 {*movsi_1} (insn_list:REG_DEP_TRUE 2136 (nil))
    (nil))

(note 2189 7 16 0 ("./CppStatUtilities.cc") 349)

(jump_insn 16 2189 19 0 ./CppStatUtilities.cc:349 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0x0]))
            (label_ref 37)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 4 (insn_list:REG_DEP_ANTI 5 (insn_list:REG_DEP_ANTI 2129 (insn_list:REG_DEP_TRUE 15 (insn_list:REG_DEP_ANTI 2130 (insn_list:REG_DEP_ANTI 2131 (insn_list:REG_DEP_ANTI 2132 (insn_list:REG_DEP_ANTI 2133 (insn_list:REG_DEP_ANTI 2134 (insn_list:REG_DEP_ANTI 2135 (insn_list:REG_DEP_ANTI 2136 (insn_list:REG_DEP_ANTI 6 (insn_list:REG_DEP_ANTI 7 (nil))))))))))))))
    (expr_list:REG_DEAD (reg:CC 17 flags)
        (expr_list:REG_BR_PROB (const_int 100 [0x64])
            (nil))))
;; End of basic block 0, registers live:
 1 [dx] 2 [cx] 7 [sp] 37 [r8] 41 [r12] 43 [r14]

(note:HI 19 16 2229 ("./CppStatUtilities.cc") 356)

(note 2229 19 2230 1 ( data (expr_list:REG_DEP_TRUE (reg/v/f:DI 43 r14 [orig:101 data ] [101])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 2230 2229 2231 1 ( dataLen (expr_list:REG_DEP_TRUE (reg/v:SI 41 r12 [orig:102 dataLen ] [102])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 2231 2230 2232 1 ( prob (expr_list:REG_DEP_TRUE (mem/c:DI (plus:DI (reg/f:DI 16 argp)
            (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 2232 2231 18 1 ( probLen (expr_list:REG_DEP_TRUE (mem/c:SI (plus:DI (reg/f:DI 16 argp)
            (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 1, registers live: 1 [dx] 2 [cx] 7 [sp] 37 [r8] 41 [r12] 43 [r14]
(note:HI 18 2232 20 1 [bb 1] NOTE_INSN_BASIC_BLOCK)

(insn:TI 20 18 21 1 ./CppStatUtilities.cc:356 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg:SI 2 cx)
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (nil)
    (expr_list:REG_DEAD (reg:SI 2 cx)
        (nil)))

(jump_insn:TI 21 20 24 1 ./CppStatUtilities.cc:356 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0x0]))
            (label_ref 152)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 20 (nil))
    (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 333 [0x14d])
            (nil))))
;; End of basic block 1, registers live:
 1 [dx] 7 [sp] 37 [r8] 41 [r12] 43 [r14]

(note:HI 24 21 23 ("./CppStatUtilities.cc") 357)

;; Start of basic block 2, registers live: 1 [dx] 7 [sp] 37 [r8] 41 [r12] 43 [r14]
(note:HI 23 24 26 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note:HI 26 23 25 2 NOTE_INSN_DELETED)

(insn:TI 25 26 2126 2 ./CppStatUtilities.cc:357 (set (reg:DF 21 xmm0 [orig:59 temp.768 ] [59])
        (mem:DF (reg:DI 1 dx [ prob ]) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg:DI 1 dx [ prob ])
        (nil)))

(insn:TI 2126 25 2127 2 ./CppStatUtilities.cc:357 (set (reg:DF 23 xmm2 [140])
        (const_double:DF 0.0 [0x0.0p+0])) 94 {*movdf_integer} (nil)
    (nil))

(insn:TI 2127 2126 2128 2 ./CppStatUtilities.cc:357 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 23 xmm2)
            (reg:DF 21 xmm0 [orig:59 temp.768 ] [59]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_TRUE 2126 (insn_list:REG_DEP_TRUE 25 (nil)))
    (nil))

(jump_insn 2128 2127 2233 2 ./CppStatUtilities.cc:357 (set (pc)
        (if_then_else (gt (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref 85)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 25 (insn_list:REG_DEP_ANTI 2126 (insn_list:REG_DEP_TRUE 2127 (nil))))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 100 [0x64])
            (nil))))
;; End of basic block 2, registers live:
 7 [sp] 21 [xmm0] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]

(note 2233 2128 30 3 ( prob (expr_list:REG_DEP_TRUE (reg:DI 1 dx [ prob ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 3, registers live: 7 [sp] 21 [xmm0] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]
(note:HI 30 2233 31 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn:TI 31 30 32 3 ./CppStatUtilities.cc:357 (set (reg:DF 22 xmm1 [141])
        (mem/u/c/i:DF (symbol_ref/u:DI ("*.LC18") [flags 0x2]) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (expr_list:REG_EQUIV (const_double:DF 1.0e+0 [0x0.8p+1])
        (nil)))

(insn:TI 32 31 33 3 ./CppStatUtilities.cc:357 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 21 xmm0 [orig:59 temp.768 ] [59])
            (reg:DF 22 xmm1 [141]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_TRUE 31 (nil))
    (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:59 temp.768 ] [59])
        (nil)))

(jump_insn 33 32 143 3 ./CppStatUtilities.cc:357 (set (pc)
        (if_then_else (gt (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 85)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 31 (insn_list:REG_DEP_TRUE 32 (nil)))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 333 [0x14d])
            (nil))))
;; End of basic block 3, registers live:
 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]

;; Start of basic block 4, registers live: 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]
(note:HI 143 33 1366 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(note:HI 1366 143 1368 4 NOTE_INSN_DELETED)

(note:HI 1368 1366 1909 4 NOTE_INSN_DELETED)

(insn:TI 1909 1368 1908 4 (set (reg:SI 0 ax [166])
        (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                (const_int 52 [0x34])) [72 probLen+0 S4 A8])) 40 {*movsi_1} (nil)
    (nil))

(insn 1908 1909 2234 4 ./CppStatUtilities.cc:362 (set (reg/f:DI 1 dx [orig:62 ivtmp.763 ] [62])
        (mem/f/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 56 [0x38])) [71 prob+0 S8 A8])) 81 {*movdi_1_rex64} (nil)
    (nil))

(note 2234 1908 2162 4 ( prob (expr_list:REG_DEP_TRUE (mem/c:DI (plus:DI (reg/f:DI 16 argp)
            (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn 2162 2234 2235 4 ./CppStatUtilities.cc:362 (parallel [
            (set (reg:DI 6 bp [orig:79 i ] [79])
                (const_int 0 [0x0]))
            (clobber (reg:CC 17 flags))
        ]) 78 {*movdi_xor_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(note 2235 2162 1367 4 ( i (expr_list:REG_DEP_TRUE (reg:DI 6 bp [orig:79 i ] [79])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 1367 2235 144 4 (parallel [
            (set (reg:SI 0 ax [166])
                (plus:SI (reg:SI 0 ax [166])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (insn_list:REG_DEP_TRUE 1909 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 144 1367 1564 4 ./CppStatUtilities.cc:362 (parallel [
            (set (reg/f:DI 1 dx [orig:62 ivtmp.763 ] [62])
                (plus:DI (reg/f:DI 1 dx [orig:62 ivtmp.763 ] [62])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_TRUE 1908 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 1564 144 1565 4 (parallel [
            (set (reg:CCZ 17 flags)
                (compare:CCZ (and:SI (reg:SI 0 ax [166])
                        (const_int 7 [0x7]))
                    (const_int 0 [0x0])))
            (set (reg:SI 0 ax [168])
                (and:SI (reg:SI 0 ax [166])
                    (const_int 7 [0x7])))
        ]) 301 {*andsi_2} (insn_list:REG_DEP_OUTPUT 144 (insn_list:REG_DEP_OUTPUT 2162 (insn_list:REG_DEP_TRUE 1367 (nil))))
    (nil))

(jump_insn:TI 1565 1564 1375 4 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 146)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 1908 (insn_list:REG_DEP_ANTI 144 (insn_list:REG_DEP_ANTI 2162 (insn_list:REG_DEP_ANTI 1909 (insn_list:REG_DEP_ANTI 1367 (insn_list:REG_DEP_TRUE 1564 (nil)))))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1250 [0x4e2])
            (nil))))
;; End of basic block 4, registers live:
 0 [ax] 1 [dx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]

;; Start of basic block 5, registers live: 0 [ax] 1 [dx] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]
(note:HI 1375 1565 1378 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn:TI 1378 1375 2236 5 ./CppStatUtilities.cc:353 (set (reg/v/f:DI 3 bx [orig:61 prob.766 ] [61])
        (reg/f:DI 1 dx [orig:62 ivtmp.763 ] [62])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg/f:DI 1 dx [orig:62 ivtmp.763 ] [62])
        (nil)))

(note 2236 1378 1961 5 ( prob.766 (expr_list:REG_DEP_TRUE (reg/v/f:DI 3 bx [orig:61 prob.766 ] [61])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn 1961 2236 1372 5 ./CppStatUtilities.cc:357 (set (reg:DI 1 dx)
        (mem/f/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 56 [0x38])) [71 prob+0 S8 A8])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 1378 (nil))
    (nil))

(insn 1372 1961 1380 5 ./CppStatUtilities.cc:356 (set (reg/v:SI 6 bp [orig:79 i ] [79])
        (const_int 1 [0x1])) 40 {*movsi_1} (nil)
    (nil))

(insn:TI 1380 1372 1381 5 ./CppStatUtilities.cc:357 (set (reg:DF 21 xmm0 [orig:384 D.34913 ] [384])
        (mem:DF (plus:DI (reg:DI 1 dx)
                (const_int 8 [0x8])) [3 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 1961 (nil))
    (nil))

(insn:TI 1381 1380 1382 5 ./CppStatUtilities.cc:357 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 23 xmm2 [140])
            (reg:DF 21 xmm0 [orig:384 D.34913 ] [384]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_TRUE 1380 (nil))
    (expr_list:REG_EQUAL (compare:CCFPU (const_double:DF 0.0 [0x0.0p+0])
            (reg:DF 21 xmm0 [orig:384 D.34913 ] [384]))
        (nil)))

(jump_insn 1382 1381 1389 5 ./CppStatUtilities.cc:357 (set (pc)
        (if_then_else (gt (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref 89)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 1372 (insn_list:REG_DEP_ANTI 1378 (insn_list:REG_DEP_ANTI 1961 (insn_list:REG_DEP_ANTI 1380 (insn_list:REG_DEP_TRUE 1381 (nil))))))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 100 [0x64])
            (nil))))
;; End of basic block 5, registers live:
 0 [ax] 1 [dx] 3 [bx] 6 [bp] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]

;; Start of basic block 6, registers live: 0 [ax] 1 [dx] 3 [bx] 6 [bp] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]
(note:HI 1389 1382 1386 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn:TI 1386 1389 1387 6 ./CppStatUtilities.cc:357 (parallel [
            (set (reg/f:DI 1 dx [orig:62 ivtmp.763 ] [62])
                (plus:DI (reg/f:DI 1 dx [orig:62 ivtmp.763 ] [62])
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 1387 1386 1388 6 ./CppStatUtilities.cc:357 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 21 xmm0 [orig:384 D.34913 ] [384])
            (reg:DF 22 xmm1 [141]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_OUTPUT 1386 (nil))
    (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:384 D.34913 ] [384])
        (expr_list:REG_EQUAL (compare:CCFPU (reg:DF 21 xmm0 [orig:384 D.34913 ] [384])
                (const_double:DF 1.0e+0 [0x0.8p+1]))
            (nil))))

(jump_insn 1388 1387 1561 6 ./CppStatUtilities.cc:357 (set (pc)
        (if_then_else (gt (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref 89)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 1386 (insn_list:REG_DEP_TRUE 1387 (nil)))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 333 [0x14d])
            (nil))))
;; End of basic block 6, registers live:
 0 [ax] 1 [dx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]

;; Start of basic block 7, registers live: 0 [ax] 1 [dx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]
(note:HI 1561 1388 1559 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn:TI 1559 1561 1560 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [168])
            (const_int 1 [0x1]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 1560 1559 1533 7 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 146)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 1559 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1428 [0x594])
            (nil))))
;; End of basic block 7, registers live:
 0 [ax] 1 [dx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]

;; Start of basic block 8, registers live: 0 [ax] 1 [dx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]
(note:HI 1533 1560 1531 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn:TI 1531 1533 1532 8 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [168])
            (const_int 2 [0x2]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 1532 1531 1505 8 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1859)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 1531 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1666 [0x682])
            (nil))))
;; End of basic block 8, registers live:
 0 [ax] 1 [dx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]

;; Start of basic block 9, registers live: 0 [ax] 1 [dx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]
(note:HI 1505 1532 1503 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn:TI 1503 1505 1504 9 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [168])
            (const_int 3 [0x3]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 1504 1503 1477 9 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1860)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 1503 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 2000 [0x7d0])
            (nil))))
;; End of basic block 9, registers live:
 0 [ax] 1 [dx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]

;; Start of basic block 10, registers live: 0 [ax] 1 [dx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]
(note:HI 1477 1504 1475 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn:TI 1475 1477 1476 10 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [168])
            (const_int 4 [0x4]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 1476 1475 1449 10 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1861)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 1475 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 2500 [0x9c4])
            (nil))))
;; End of basic block 10, registers live:
 0 [ax] 1 [dx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]

;; Start of basic block 11, registers live: 0 [ax] 1 [dx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]
(note:HI 1449 1476 1447 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn:TI 1447 1449 1448 11 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [168])
            (const_int 5 [0x5]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 1448 1447 1421 11 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1862)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 1447 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 3333 [0xd05])
            (nil))))
;; End of basic block 11, registers live:
 0 [ax] 1 [dx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]

;; Start of basic block 12, registers live: 0 [ax] 1 [dx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]
(note:HI 1421 1448 1419 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn:TI 1419 1421 1420 12 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [168])
            (const_int 6 [0x6]))) 5 {*cmpsi_1_insn} (nil)
    (expr_list:REG_DEAD (reg:SI 0 ax [168])
        (nil)))

(jump_insn:TI 1420 1419 1399 12 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1863)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 1419 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 12, registers live:
 1 [dx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]

;; Start of basic block 13, registers live: 1 [dx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]
(note:HI 1399 1420 1963 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn:TI 1963 1399 1396 13 ./CppStatUtilities.cc:357 (set (reg:DI 0 ax)
        (mem/f/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 56 [0x38])) [71 prob+0 S8 A8])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 1396 1963 2237 13 ./CppStatUtilities.cc:356 (set (strict_low_part (reg:QI 6 bp))
        (const_int 2 [0x2])) 58 {*movstrictqi_1} (nil)
    (nil))

(note 2237 1396 1402 13 ( i (nil)) NOTE_INSN_VAR_LOCATION)

(insn 1402 2237 1404 13 ./CppStatUtilities.cc:353 (set (reg/v/f:DI 3 bx [orig:61 prob.766 ] [61])
        (reg/f:DI 1 dx [orig:62 ivtmp.763 ] [62])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg/f:DI 1 dx [orig:62 ivtmp.763 ] [62])
        (nil)))

(insn:TI 1404 1402 1405 13 ./CppStatUtilities.cc:357 (set (reg:DF 21 xmm0 [orig:385 D.34913 ] [385])
        (mem:DF (plus:DI (reg:DI 0 ax)
                (const_int 16 [0x10])) [3 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 1963 (nil))
    (nil))

(insn:TI 1405 1404 1406 13 ./CppStatUtilities.cc:357 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 23 xmm2 [140])
            (reg:DF 21 xmm0 [orig:385 D.34913 ] [385]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_TRUE 1404 (nil))
    (expr_list:REG_EQUAL (compare:CCFPU (const_double:DF 0.0 [0x0.0p+0])
            (reg:DF 21 xmm0 [orig:385 D.34913 ] [385]))
        (nil)))

(jump_insn 1406 1405 1413 13 ./CppStatUtilities.cc:357 (set (pc)
        (if_then_else (gt (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref 89)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 1396 (insn_list:REG_DEP_ANTI 1402 (insn_list:REG_DEP_ANTI 1963 (insn_list:REG_DEP_ANTI 1404 (insn_list:REG_DEP_TRUE 1405 (nil))))))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 100 [0x64])
            (nil))))
;; End of basic block 13, registers live:
 0 [ax] 3 [bx] 6 [bp] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]

;; Start of basic block 14, registers live: 0 [ax] 3 [bx] 6 [bp] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]
(note:HI 1413 1406 1964 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn:TI 1964 1413 1410 14 ./CppStatUtilities.cc:357 (set (reg/f:DI 1 dx [orig:62 ivtmp.763 ] [62])
        (reg:DI 0 ax)) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))

(insn:TI 1410 1964 1411 14 ./CppStatUtilities.cc:357 (parallel [
            (set (reg/f:DI 1 dx [orig:62 ivtmp.763 ] [62])
                (plus:DI (reg/f:DI 1 dx [orig:62 ivtmp.763 ] [62])
                    (const_int 24 [0x18])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_TRUE 1964 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 1411 1410 1412 14 ./CppStatUtilities.cc:357 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 21 xmm0 [orig:385 D.34913 ] [385])
            (reg:DF 22 xmm1 [141]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_OUTPUT 1410 (nil))
    (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:385 D.34913 ] [385])
        (expr_list:REG_EQUAL (compare:CCFPU (reg:DF 21 xmm0 [orig:385 D.34913 ] [385])
                (const_double:DF 1.0e+0 [0x0.8p+1]))
            (nil))))

(jump_insn 1412 1411 2238 14 ./CppStatUtilities.cc:357 (set (pc)
        (if_then_else (gt (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref 89)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 1964 (insn_list:REG_DEP_ANTI 1410 (insn_list:REG_DEP_TRUE 1411 (nil))))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 333 [0x14d])
            (nil))))
;; End of basic block 14, registers live:
 1 [dx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]

(note 2238 1412 1863 15 ( i (expr_list:REG_DEP_TRUE (reg:DI 6 bp [orig:79 i ] [79])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 15, registers live: 1 [dx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]
(code_label:HI 1863 2238 1427 15 709 "" [1 uses])

(note:HI 1427 1863 1432 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn:TI 1432 1427 1424 15 ./CppStatUtilities.cc:357 (set (reg:DF 21 xmm0 [orig:386 D.34913 ] [386])
        (mem:DF (reg/f:DI 1 dx [orig:62 ivtmp.763 ] [62]) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn 1424 1432 1430 15 ./CppStatUtilities.cc:356 (parallel [
            (set (reg/v:SI 6 bp [orig:79 i ] [79])
                (plus:SI (reg/v:SI 6 bp [orig:79 i ] [79])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 1430 1424 1433 15 ./CppStatUtilities.cc:353 (set (reg/v/f:DI 3 bx [orig:61 prob.766 ] [61])
        (reg/f:DI 1 dx [orig:62 ivtmp.763 ] [62])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn:TI 1433 1430 1434 15 ./CppStatUtilities.cc:357 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 23 xmm2 [140])
            (reg:DF 21 xmm0 [orig:386 D.34913 ] [386]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_OUTPUT 1424 (insn_list:REG_DEP_TRUE 1432 (nil)))
    (expr_list:REG_EQUAL (compare:CCFPU (const_double:DF 0.0 [0x0.0p+0])
            (reg:DF 21 xmm0 [orig:386 D.34913 ] [386]))
        (nil)))

(jump_insn 1434 1433 1441 15 ./CppStatUtilities.cc:357 (set (pc)
        (if_then_else (gt (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref 89)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 1424 (insn_list:REG_DEP_ANTI 1430 (insn_list:REG_DEP_ANTI 1432 (insn_list:REG_DEP_TRUE 1433 (nil)))))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 100 [0x64])
            (nil))))
;; End of basic block 15, registers live:
 1 [dx] 3 [bx] 6 [bp] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]

;; Start of basic block 16, registers live: 1 [dx] 3 [bx] 6 [bp] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]
(note:HI 1441 1434 1438 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn:TI 1438 1441 1439 16 ./CppStatUtilities.cc:357 (parallel [
            (set (reg/f:DI 1 dx [orig:62 ivtmp.763 ] [62])
                (plus:DI (reg/f:DI 1 dx [orig:62 ivtmp.763 ] [62])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 1439 1438 1440 16 ./CppStatUtilities.cc:357 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 21 xmm0 [orig:386 D.34913 ] [386])
            (reg:DF 22 xmm1 [141]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_OUTPUT 1438 (nil))
    (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:386 D.34913 ] [386])
        (expr_list:REG_EQUAL (compare:CCFPU (reg:DF 21 xmm0 [orig:386 D.34913 ] [386])
                (const_double:DF 1.0e+0 [0x0.8p+1]))
            (nil))))

(jump_insn 1440 1439 1862 16 ./CppStatUtilities.cc:357 (set (pc)
        (if_then_else (gt (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref 89)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 1438 (insn_list:REG_DEP_TRUE 1439 (nil)))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 333 [0x14d])
            (nil))))
;; End of basic block 16, registers live:
 1 [dx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]

;; Start of basic block 17, registers live: 1 [dx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]
(code_label:HI 1862 1440 1455 17 708 "" [1 uses])

(note:HI 1455 1862 1460 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn:TI 1460 1455 1452 17 ./CppStatUtilities.cc:357 (set (reg:DF 21 xmm0 [orig:387 D.34913 ] [387])
        (mem:DF (reg/f:DI 1 dx [orig:62 ivtmp.763 ] [62]) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn 1452 1460 1458 17 ./CppStatUtilities.cc:356 (parallel [
            (set (reg/v:SI 6 bp [orig:79 i ] [79])
                (plus:SI (reg/v:SI 6 bp [orig:79 i ] [79])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 1458 1452 1461 17 ./CppStatUtilities.cc:353 (set (reg/v/f:DI 3 bx [orig:61 prob.766 ] [61])
        (reg/f:DI 1 dx [orig:62 ivtmp.763 ] [62])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn:TI 1461 1458 1462 17 ./CppStatUtilities.cc:357 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 23 xmm2 [140])
            (reg:DF 21 xmm0 [orig:387 D.34913 ] [387]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_OUTPUT 1452 (insn_list:REG_DEP_TRUE 1460 (nil)))
    (expr_list:REG_EQUAL (compare:CCFPU (const_double:DF 0.0 [0x0.0p+0])
            (reg:DF 21 xmm0 [orig:387 D.34913 ] [387]))
        (nil)))

(jump_insn 1462 1461 1469 17 ./CppStatUtilities.cc:357 (set (pc)
        (if_then_else (gt (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref 89)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 1452 (insn_list:REG_DEP_ANTI 1458 (insn_list:REG_DEP_ANTI 1460 (insn_list:REG_DEP_TRUE 1461 (nil)))))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 100 [0x64])
            (nil))))
;; End of basic block 17, registers live:
 1 [dx] 3 [bx] 6 [bp] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]

;; Start of basic block 18, registers live: 1 [dx] 3 [bx] 6 [bp] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]
(note:HI 1469 1462 1466 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn:TI 1466 1469 1467 18 ./CppStatUtilities.cc:357 (parallel [
            (set (reg/f:DI 1 dx [orig:62 ivtmp.763 ] [62])
                (plus:DI (reg/f:DI 1 dx [orig:62 ivtmp.763 ] [62])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 1467 1466 1468 18 ./CppStatUtilities.cc:357 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 21 xmm0 [orig:387 D.34913 ] [387])
            (reg:DF 22 xmm1 [141]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_OUTPUT 1466 (nil))
    (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:387 D.34913 ] [387])
        (expr_list:REG_EQUAL (compare:CCFPU (reg:DF 21 xmm0 [orig:387 D.34913 ] [387])
                (const_double:DF 1.0e+0 [0x0.8p+1]))
            (nil))))

(jump_insn 1468 1467 1861 18 ./CppStatUtilities.cc:357 (set (pc)
        (if_then_else (gt (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref 89)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 1466 (insn_list:REG_DEP_TRUE 1467 (nil)))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 333 [0x14d])
            (nil))))
;; End of basic block 18, registers live:
 1 [dx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]

;; Start of basic block 19, registers live: 1 [dx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]
(code_label:HI 1861 1468 1483 19 707 "" [1 uses])

(note:HI 1483 1861 1488 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn:TI 1488 1483 1480 19 ./CppStatUtilities.cc:357 (set (reg:DF 21 xmm0 [orig:388 D.34913 ] [388])
        (mem:DF (reg/f:DI 1 dx [orig:62 ivtmp.763 ] [62]) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn 1480 1488 1486 19 ./CppStatUtilities.cc:356 (parallel [
            (set (reg/v:SI 6 bp [orig:79 i ] [79])
                (plus:SI (reg/v:SI 6 bp [orig:79 i ] [79])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 1486 1480 1489 19 ./CppStatUtilities.cc:353 (set (reg/v/f:DI 3 bx [orig:61 prob.766 ] [61])
        (reg/f:DI 1 dx [orig:62 ivtmp.763 ] [62])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn:TI 1489 1486 1490 19 ./CppStatUtilities.cc:357 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 23 xmm2 [140])
            (reg:DF 21 xmm0 [orig:388 D.34913 ] [388]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_OUTPUT 1480 (insn_list:REG_DEP_TRUE 1488 (nil)))
    (expr_list:REG_EQUAL (compare:CCFPU (const_double:DF 0.0 [0x0.0p+0])
            (reg:DF 21 xmm0 [orig:388 D.34913 ] [388]))
        (nil)))

(jump_insn 1490 1489 1497 19 ./CppStatUtilities.cc:357 (set (pc)
        (if_then_else (gt (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref 89)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 1480 (insn_list:REG_DEP_ANTI 1486 (insn_list:REG_DEP_ANTI 1488 (insn_list:REG_DEP_TRUE 1489 (nil)))))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 100 [0x64])
            (nil))))
;; End of basic block 19, registers live:
 1 [dx] 3 [bx] 6 [bp] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]

;; Start of basic block 20, registers live: 1 [dx] 3 [bx] 6 [bp] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]
(note:HI 1497 1490 1494 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn:TI 1494 1497 1495 20 ./CppStatUtilities.cc:357 (parallel [
            (set (reg/f:DI 1 dx [orig:62 ivtmp.763 ] [62])
                (plus:DI (reg/f:DI 1 dx [orig:62 ivtmp.763 ] [62])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 1495 1494 1496 20 ./CppStatUtilities.cc:357 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 21 xmm0 [orig:388 D.34913 ] [388])
            (reg:DF 22 xmm1 [141]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_OUTPUT 1494 (nil))
    (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:388 D.34913 ] [388])
        (expr_list:REG_EQUAL (compare:CCFPU (reg:DF 21 xmm0 [orig:388 D.34913 ] [388])
                (const_double:DF 1.0e+0 [0x0.8p+1]))
            (nil))))

(jump_insn 1496 1495 1860 20 ./CppStatUtilities.cc:357 (set (pc)
        (if_then_else (gt (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref 89)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 1494 (insn_list:REG_DEP_TRUE 1495 (nil)))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 333 [0x14d])
            (nil))))
;; End of basic block 20, registers live:
 1 [dx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]

;; Start of basic block 21, registers live: 1 [dx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]
(code_label:HI 1860 1496 1511 21 706 "" [1 uses])

(note:HI 1511 1860 1516 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn:TI 1516 1511 1508 21 ./CppStatUtilities.cc:357 (set (reg:DF 21 xmm0 [orig:389 D.34913 ] [389])
        (mem:DF (reg/f:DI 1 dx [orig:62 ivtmp.763 ] [62]) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn 1508 1516 1514 21 ./CppStatUtilities.cc:356 (parallel [
            (set (reg/v:SI 6 bp [orig:79 i ] [79])
                (plus:SI (reg/v:SI 6 bp [orig:79 i ] [79])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 1514 1508 1517 21 ./CppStatUtilities.cc:353 (set (reg/v/f:DI 3 bx [orig:61 prob.766 ] [61])
        (reg/f:DI 1 dx [orig:62 ivtmp.763 ] [62])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn:TI 1517 1514 1518 21 ./CppStatUtilities.cc:357 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 23 xmm2 [140])
            (reg:DF 21 xmm0 [orig:389 D.34913 ] [389]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_OUTPUT 1508 (insn_list:REG_DEP_TRUE 1516 (nil)))
    (expr_list:REG_EQUAL (compare:CCFPU (const_double:DF 0.0 [0x0.0p+0])
            (reg:DF 21 xmm0 [orig:389 D.34913 ] [389]))
        (nil)))

(jump_insn 1518 1517 1525 21 ./CppStatUtilities.cc:357 (set (pc)
        (if_then_else (gt (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref 89)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 1508 (insn_list:REG_DEP_ANTI 1514 (insn_list:REG_DEP_ANTI 1516 (insn_list:REG_DEP_TRUE 1517 (nil)))))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 100 [0x64])
            (nil))))
;; End of basic block 21, registers live:
 1 [dx] 3 [bx] 6 [bp] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]

;; Start of basic block 22, registers live: 1 [dx] 3 [bx] 6 [bp] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]
(note:HI 1525 1518 1522 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(insn:TI 1522 1525 1523 22 ./CppStatUtilities.cc:357 (parallel [
            (set (reg/f:DI 1 dx [orig:62 ivtmp.763 ] [62])
                (plus:DI (reg/f:DI 1 dx [orig:62 ivtmp.763 ] [62])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 1523 1522 1524 22 ./CppStatUtilities.cc:357 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 21 xmm0 [orig:389 D.34913 ] [389])
            (reg:DF 22 xmm1 [141]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_OUTPUT 1522 (nil))
    (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:389 D.34913 ] [389])
        (expr_list:REG_EQUAL (compare:CCFPU (reg:DF 21 xmm0 [orig:389 D.34913 ] [389])
                (const_double:DF 1.0e+0 [0x0.8p+1]))
            (nil))))

(jump_insn 1524 1523 1859 22 ./CppStatUtilities.cc:357 (set (pc)
        (if_then_else (gt (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref 89)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 1522 (insn_list:REG_DEP_TRUE 1523 (nil)))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 333 [0x14d])
            (nil))))
;; End of basic block 22, registers live:
 1 [dx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]

;; Start of basic block 23, registers live: 1 [dx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]
(code_label:HI 1859 1524 1539 23 705 "" [1 uses])

(note:HI 1539 1859 1544 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(insn:TI 1544 1539 1536 23 ./CppStatUtilities.cc:357 (set (reg:DF 21 xmm0 [orig:390 D.34913 ] [390])
        (mem:DF (reg/f:DI 1 dx [orig:62 ivtmp.763 ] [62]) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn 1536 1544 1542 23 ./CppStatUtilities.cc:356 (parallel [
            (set (reg/v:SI 6 bp [orig:79 i ] [79])
                (plus:SI (reg/v:SI 6 bp [orig:79 i ] [79])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 1542 1536 1545 23 ./CppStatUtilities.cc:353 (set (reg/v/f:DI 3 bx [orig:61 prob.766 ] [61])
        (reg/f:DI 1 dx [orig:62 ivtmp.763 ] [62])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn:TI 1545 1542 1546 23 ./CppStatUtilities.cc:357 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 23 xmm2 [140])
            (reg:DF 21 xmm0 [orig:390 D.34913 ] [390]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_OUTPUT 1536 (insn_list:REG_DEP_TRUE 1544 (nil)))
    (expr_list:REG_EQUAL (compare:CCFPU (const_double:DF 0.0 [0x0.0p+0])
            (reg:DF 21 xmm0 [orig:390 D.34913 ] [390]))
        (nil)))

(jump_insn 1546 1545 1553 23 ./CppStatUtilities.cc:357 (set (pc)
        (if_then_else (gt (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref 89)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 1536 (insn_list:REG_DEP_ANTI 1542 (insn_list:REG_DEP_ANTI 1544 (insn_list:REG_DEP_TRUE 1545 (nil)))))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 100 [0x64])
            (nil))))
;; End of basic block 23, registers live:
 1 [dx] 3 [bx] 6 [bp] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]

;; Start of basic block 24, registers live: 1 [dx] 3 [bx] 6 [bp] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]
(note:HI 1553 1546 1550 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(insn:TI 1550 1553 1551 24 ./CppStatUtilities.cc:357 (parallel [
            (set (reg/f:DI 1 dx [orig:62 ivtmp.763 ] [62])
                (plus:DI (reg/f:DI 1 dx [orig:62 ivtmp.763 ] [62])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 1551 1550 1552 24 ./CppStatUtilities.cc:357 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 21 xmm0 [orig:390 D.34913 ] [390])
            (reg:DF 22 xmm1 [141]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_OUTPUT 1550 (nil))
    (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:390 D.34913 ] [390])
        (expr_list:REG_EQUAL (compare:CCFPU (reg:DF 21 xmm0 [orig:390 D.34913 ] [390])
                (const_double:DF 1.0e+0 [0x0.8p+1]))
            (nil))))

(jump_insn 1552 1551 146 24 ./CppStatUtilities.cc:357 (set (pc)
        (if_then_else (gt (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref 89)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 1550 (insn_list:REG_DEP_TRUE 1551 (nil)))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 333 [0x14d])
            (nil))))
;; End of basic block 24, registers live:
 1 [dx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]

;; Start of basic block 25, registers live: 1 [dx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]
(code_label:HI 146 1552 147 25 558 "" [3 uses])

(note:HI 147 146 148 25 [bb 25] NOTE_INSN_BASIC_BLOCK)

(note:HI 148 147 2122 25 ("./CppStatUtilities.cc") 356)

(insn:TI 2122 148 150 25 ./CppStatUtilities.cc:356 (set (reg:SI 2 cx [169])
        (subreg:SI (plus:DI (reg:DI 6 bp [orig:79 i ] [79])
                (const_int 1 [0x1])) 0)) 194 {*lea_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 6 bp [orig:79 i ] [79])
        (nil)))

(insn 150 2122 149 25 ./CppStatUtilities.cc:356 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 2 cx [orig:79 i ] [79])
            (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                    (const_int 52 [0x34])) [72 probLen+0 S4 A8]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_TRUE 2122 (nil))
    (nil))

(insn:TI 149 150 151 25 ./CppStatUtilities.cc:356 (set (reg/v:SI 6 bp [orig:79 i ] [79])
        (reg:SI 2 cx [169])) 40 {*movsi_1} (insn_list:REG_DEP_TRUE 2122 (nil))
    (nil))

(jump_insn:TI 151 149 362 25 ./CppStatUtilities.cc:356 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 152)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 2122 (insn_list:REG_DEP_ANTI 149 (insn_list:REG_DEP_TRUE 150 (nil))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 333 [0x14d])
            (nil))))
;; End of basic block 25, registers live:
 1 [dx] 2 [cx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]

(note:HI 362 151 361 NOTE_INSN_LOOP_END)

(note:HI 361 362 69 NOTE_INSN_LOOP_BEG)

;; Start of basic block 26, registers live: 1 [dx] 2 [cx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]
(note:HI 69 361 71 26 [bb 26] NOTE_INSN_BASIC_BLOCK)

(note:HI 71 69 72 26 ("./CppStatUtilities.cc") 357)

(insn:TI 72 71 2190 26 ./CppStatUtilities.cc:357 (set (reg:DF 21 xmm0 [orig:95 D.34913 ] [95])
        (mem:DF (reg/f:DI 1 dx [orig:62 ivtmp.763 ] [62]) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(note 2190 72 70 26 ("./CppStatUtilities.cc") 356)

(insn 70 2190 2191 26 ./CppStatUtilities.cc:353 (set (reg/v/f:DI 3 bx [orig:61 prob.766 ] [61])
        (reg/f:DI 1 dx [orig:62 ivtmp.763 ] [62])) 81 {*movdi_1_rex64} (nil)
    (nil))

(note 2191 70 74 26 ("./CppStatUtilities.cc") 357)

(insn:TI 74 2191 75 26 ./CppStatUtilities.cc:357 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 23 xmm2 [140])
            (reg:DF 21 xmm0 [orig:95 D.34913 ] [95]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_TRUE 72 (nil))
    (expr_list:REG_EQUAL (compare:CCFPU (const_double:DF 0.0 [0x0.0p+0])
            (reg:DF 21 xmm0 [orig:95 D.34913 ] [95]))
        (nil)))

(jump_insn 75 74 77 26 ./CppStatUtilities.cc:357 (set (pc)
        (if_then_else (gt (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref 89)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 70 (insn_list:REG_DEP_ANTI 72 (insn_list:REG_DEP_TRUE 74 (nil))))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 100 [0x64])
            (nil))))
;; End of basic block 26, registers live:
 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]

;; Start of basic block 27, registers live: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]
(note:HI 77 75 2125 27 [bb 27] NOTE_INSN_BASIC_BLOCK)

(insn:TI 2125 77 80 27 ./CppStatUtilities.cc:357 (set (reg/f:DI 0 ax [170])
        (plus:DI (reg/f:DI 1 dx [orig:62 ivtmp.763 ] [62])
            (const_int 8 [0x8]))) 196 {*lea_2_rex64} (nil)
    (expr_list:REG_DEAD (reg/f:DI 1 dx [orig:62 ivtmp.763 ] [62])
        (nil)))

(insn 80 2125 81 27 ./CppStatUtilities.cc:357 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 21 xmm0 [orig:95 D.34913 ] [95])
            (reg:DF 22 xmm1 [141]))) 31 {*cmpfp_iu_sse} (nil)
    (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:95 D.34913 ] [95])
        (expr_list:REG_EQUAL (compare:CCFPU (reg:DF 21 xmm0 [orig:95 D.34913 ] [95])
                (const_double:DF 1.0e+0 [0x0.8p+1]))
            (nil))))

(jump_insn 81 80 1572 27 ./CppStatUtilities.cc:357 (set (pc)
        (if_then_else (gt (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref 89)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 2125 (insn_list:REG_DEP_TRUE 80 (nil)))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 333 [0x14d])
            (nil))))
;; End of basic block 27, registers live:
 0 [ax] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]

;; Start of basic block 28, registers live: 0 [ax] 2 [cx] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]
(note:HI 1572 81 1577 28 [bb 28] NOTE_INSN_BASIC_BLOCK)

(insn:TI 1577 1572 1978 28 ./CppStatUtilities.cc:357 (set (reg:DF 21 xmm0 [orig:392 D.34913 ] [392])
        (mem:DF (reg:DI 0 ax [orig:61 prob.766 ] [61]) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn 1978 1577 1575 28 ./CppStatUtilities.cc:356 (set (reg/v:SI 6 bp [orig:79 i ] [79])
        (subreg:SI (plus:DI (reg:DI 2 cx [169])
                (const_int 1 [0x1])) 0)) 194 {*lea_1_rex64} (nil)
    (nil))

(insn:TI 1575 1978 1578 28 ./CppStatUtilities.cc:353 (set (reg/v/f:DI 3 bx [orig:61 prob.766 ] [61])
        (reg:DI 0 ax [orig:391 ivtmp.763 ] [391])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn:TI 1578 1575 1579 28 ./CppStatUtilities.cc:357 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 23 xmm2 [140])
            (reg:DF 21 xmm0 [orig:392 D.34913 ] [392]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_TRUE 1577 (nil))
    (expr_list:REG_EQUAL (compare:CCFPU (const_double:DF 0.0 [0x0.0p+0])
            (reg:DF 21 xmm0 [orig:392 D.34913 ] [392]))
        (nil)))

(jump_insn 1579 1578 1586 28 ./CppStatUtilities.cc:357 (set (pc)
        (if_then_else (gt (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref 89)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 1978 (insn_list:REG_DEP_ANTI 1575 (insn_list:REG_DEP_ANTI 1577 (insn_list:REG_DEP_TRUE 1578 (nil)))))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 100 [0x64])
            (nil))))
;; End of basic block 28, registers live:
 0 [ax] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]

;; Start of basic block 29, registers live: 0 [ax] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]
(note:HI 1586 1579 1977 29 [bb 29] NOTE_INSN_BASIC_BLOCK)

(insn:TI 1977 1586 1584 29 ./CppStatUtilities.cc:357 (set (reg/f:DI 1 dx [orig:393 ivtmp.763 ] [393])
        (plus:DI (reg/f:DI 0 ax [170])
            (const_int 8 [0x8]))) 196 {*lea_2_rex64} (nil)
    (nil))

(insn 1584 1977 1585 29 ./CppStatUtilities.cc:357 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 21 xmm0 [orig:392 D.34913 ] [392])
            (reg:DF 22 xmm1 [141]))) 31 {*cmpfp_iu_sse} (nil)
    (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:392 D.34913 ] [392])
        (expr_list:REG_EQUAL (compare:CCFPU (reg:DF 21 xmm0 [orig:392 D.34913 ] [392])
                (const_double:DF 1.0e+0 [0x0.8p+1]))
            (nil))))

(jump_insn 1585 1584 1595 29 ./CppStatUtilities.cc:357 (set (pc)
        (if_then_else (gt (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref 89)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 1977 (insn_list:REG_DEP_TRUE 1584 (nil)))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 333 [0x14d])
            (nil))))
;; End of basic block 29, registers live:
 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]

;; Start of basic block 30, registers live: 0 [ax] 1 [dx] 2 [cx] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]
(note:HI 1595 1585 1600 30 [bb 30] NOTE_INSN_BASIC_BLOCK)

(insn:TI 1600 1595 1976 30 ./CppStatUtilities.cc:357 (set (reg:DF 21 xmm0 [orig:394 D.34913 ] [394])
        (mem:DF (plus:DI (reg/f:DI 0 ax [170])
                (const_int 8 [0x8])) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn 1976 1600 1598 30 ./CppStatUtilities.cc:356 (set (reg/v:SI 6 bp [orig:79 i ] [79])
        (subreg:SI (plus:DI (reg:DI 2 cx [169])
                (const_int 2 [0x2])) 0)) 194 {*lea_1_rex64} (nil)
    (nil))

(insn:TI 1598 1976 1601 30 ./CppStatUtilities.cc:353 (set (reg/v/f:DI 3 bx [orig:61 prob.766 ] [61])
        (reg/f:DI 1 dx [orig:393 ivtmp.763 ] [393])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg/f:DI 1 dx [orig:393 ivtmp.763 ] [393])
        (nil)))

(insn:TI 1601 1598 1602 30 ./CppStatUtilities.cc:357 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 23 xmm2 [140])
            (reg:DF 21 xmm0 [orig:394 D.34913 ] [394]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_TRUE 1600 (nil))
    (expr_list:REG_EQUAL (compare:CCFPU (const_double:DF 0.0 [0x0.0p+0])
            (reg:DF 21 xmm0 [orig:394 D.34913 ] [394]))
        (nil)))

(jump_insn 1602 1601 1609 30 ./CppStatUtilities.cc:357 (set (pc)
        (if_then_else (gt (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref 89)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 1976 (insn_list:REG_DEP_ANTI 1598 (insn_list:REG_DEP_ANTI 1600 (insn_list:REG_DEP_TRUE 1601 (nil)))))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 100 [0x64])
            (nil))))
;; End of basic block 30, registers live:
 0 [ax] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]

;; Start of basic block 31, registers live: 0 [ax] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]
(note:HI 1609 1602 1975 31 [bb 31] NOTE_INSN_BASIC_BLOCK)

(insn:TI 1975 1609 1607 31 ./CppStatUtilities.cc:357 (set (reg/f:DI 1 dx [orig:395 ivtmp.763 ] [395])
        (plus:DI (reg/f:DI 0 ax [170])
            (const_int 16 [0x10]))) 196 {*lea_2_rex64} (nil)
    (nil))

(insn 1607 1975 1608 31 ./CppStatUtilities.cc:357 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 21 xmm0 [orig:394 D.34913 ] [394])
            (reg:DF 22 xmm1 [141]))) 31 {*cmpfp_iu_sse} (nil)
    (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:394 D.34913 ] [394])
        (expr_list:REG_EQUAL (compare:CCFPU (reg:DF 21 xmm0 [orig:394 D.34913 ] [394])
                (const_double:DF 1.0e+0 [0x0.8p+1]))
            (nil))))

(jump_insn 1608 1607 1618 31 ./CppStatUtilities.cc:357 (set (pc)
        (if_then_else (gt (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref 89)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 1975 (insn_list:REG_DEP_TRUE 1607 (nil)))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 333 [0x14d])
            (nil))))
;; End of basic block 31, registers live:
 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]

;; Start of basic block 32, registers live: 0 [ax] 1 [dx] 2 [cx] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]
(note:HI 1618 1608 1623 32 [bb 32] NOTE_INSN_BASIC_BLOCK)

(insn:TI 1623 1618 1974 32 ./CppStatUtilities.cc:357 (set (reg:DF 21 xmm0 [orig:396 D.34913 ] [396])
        (mem:DF (plus:DI (reg/f:DI 0 ax [170])
                (const_int 16 [0x10])) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn 1974 1623 1621 32 ./CppStatUtilities.cc:356 (set (reg/v:SI 6 bp [orig:79 i ] [79])
        (subreg:SI (plus:DI (reg:DI 2 cx [169])
                (const_int 3 [0x3])) 0)) 194 {*lea_1_rex64} (nil)
    (nil))

(insn:TI 1621 1974 1624 32 ./CppStatUtilities.cc:353 (set (reg/v/f:DI 3 bx [orig:61 prob.766 ] [61])
        (reg/f:DI 1 dx [orig:395 ivtmp.763 ] [395])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg/f:DI 1 dx [orig:395 ivtmp.763 ] [395])
        (nil)))

(insn:TI 1624 1621 1625 32 ./CppStatUtilities.cc:357 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 23 xmm2 [140])
            (reg:DF 21 xmm0 [orig:396 D.34913 ] [396]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_TRUE 1623 (nil))
    (expr_list:REG_EQUAL (compare:CCFPU (const_double:DF 0.0 [0x0.0p+0])
            (reg:DF 21 xmm0 [orig:396 D.34913 ] [396]))
        (nil)))

(jump_insn 1625 1624 1632 32 ./CppStatUtilities.cc:357 (set (pc)
        (if_then_else (gt (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref 89)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 1974 (insn_list:REG_DEP_ANTI 1621 (insn_list:REG_DEP_ANTI 1623 (insn_list:REG_DEP_TRUE 1624 (nil)))))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 100 [0x64])
            (nil))))
;; End of basic block 32, registers live:
 0 [ax] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]

;; Start of basic block 33, registers live: 0 [ax] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]
(note:HI 1632 1625 1973 33 [bb 33] NOTE_INSN_BASIC_BLOCK)

(insn:TI 1973 1632 1630 33 ./CppStatUtilities.cc:357 (set (reg/f:DI 1 dx [orig:397 ivtmp.763 ] [397])
        (plus:DI (reg/f:DI 0 ax [170])
            (const_int 24 [0x18]))) 196 {*lea_2_rex64} (nil)
    (nil))

(insn 1630 1973 1631 33 ./CppStatUtilities.cc:357 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 21 xmm0 [orig:396 D.34913 ] [396])
            (reg:DF 22 xmm1 [141]))) 31 {*cmpfp_iu_sse} (nil)
    (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:396 D.34913 ] [396])
        (expr_list:REG_EQUAL (compare:CCFPU (reg:DF 21 xmm0 [orig:396 D.34913 ] [396])
                (const_double:DF 1.0e+0 [0x0.8p+1]))
            (nil))))

(jump_insn 1631 1630 1641 33 ./CppStatUtilities.cc:357 (set (pc)
        (if_then_else (gt (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref 89)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 1973 (insn_list:REG_DEP_TRUE 1630 (nil)))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 333 [0x14d])
            (nil))))
;; End of basic block 33, registers live:
 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]

;; Start of basic block 34, registers live: 0 [ax] 1 [dx] 2 [cx] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]
(note:HI 1641 1631 1646 34 [bb 34] NOTE_INSN_BASIC_BLOCK)

(insn:TI 1646 1641 1972 34 ./CppStatUtilities.cc:357 (set (reg:DF 21 xmm0 [orig:398 D.34913 ] [398])
        (mem:DF (plus:DI (reg/f:DI 0 ax [170])
                (const_int 24 [0x18])) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn 1972 1646 1644 34 ./CppStatUtilities.cc:356 (set (reg/v:SI 6 bp [orig:79 i ] [79])
        (subreg:SI (plus:DI (reg:DI 2 cx [169])
                (const_int 4 [0x4])) 0)) 194 {*lea_1_rex64} (nil)
    (nil))

(insn:TI 1644 1972 1647 34 ./CppStatUtilities.cc:353 (set (reg/v/f:DI 3 bx [orig:61 prob.766 ] [61])
        (reg/f:DI 1 dx [orig:397 ivtmp.763 ] [397])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg/f:DI 1 dx [orig:397 ivtmp.763 ] [397])
        (nil)))

(insn:TI 1647 1644 1648 34 ./CppStatUtilities.cc:357 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 23 xmm2 [140])
            (reg:DF 21 xmm0 [orig:398 D.34913 ] [398]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_TRUE 1646 (nil))
    (expr_list:REG_EQUAL (compare:CCFPU (const_double:DF 0.0 [0x0.0p+0])
            (reg:DF 21 xmm0 [orig:398 D.34913 ] [398]))
        (nil)))

(jump_insn 1648 1647 1655 34 ./CppStatUtilities.cc:357 (set (pc)
        (if_then_else (gt (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref 89)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 1972 (insn_list:REG_DEP_ANTI 1644 (insn_list:REG_DEP_ANTI 1646 (insn_list:REG_DEP_TRUE 1647 (nil)))))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 100 [0x64])
            (nil))))
;; End of basic block 34, registers live:
 0 [ax] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]

;; Start of basic block 35, registers live: 0 [ax] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]
(note:HI 1655 1648 1971 35 [bb 35] NOTE_INSN_BASIC_BLOCK)

(insn:TI 1971 1655 1653 35 ./CppStatUtilities.cc:357 (set (reg/f:DI 1 dx [orig:399 ivtmp.763 ] [399])
        (plus:DI (reg/f:DI 0 ax [170])
            (const_int 32 [0x20]))) 196 {*lea_2_rex64} (nil)
    (nil))

(insn 1653 1971 1654 35 ./CppStatUtilities.cc:357 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 21 xmm0 [orig:398 D.34913 ] [398])
            (reg:DF 22 xmm1 [141]))) 31 {*cmpfp_iu_sse} (nil)
    (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:398 D.34913 ] [398])
        (expr_list:REG_EQUAL (compare:CCFPU (reg:DF 21 xmm0 [orig:398 D.34913 ] [398])
                (const_double:DF 1.0e+0 [0x0.8p+1]))
            (nil))))

(jump_insn 1654 1653 1664 35 ./CppStatUtilities.cc:357 (set (pc)
        (if_then_else (gt (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref 89)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 1971 (insn_list:REG_DEP_TRUE 1653 (nil)))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 333 [0x14d])
            (nil))))
;; End of basic block 35, registers live:
 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]

;; Start of basic block 36, registers live: 0 [ax] 1 [dx] 2 [cx] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]
(note:HI 1664 1654 1669 36 [bb 36] NOTE_INSN_BASIC_BLOCK)

(insn:TI 1669 1664 1970 36 ./CppStatUtilities.cc:357 (set (reg:DF 21 xmm0 [orig:400 D.34913 ] [400])
        (mem:DF (plus:DI (reg/f:DI 0 ax [170])
                (const_int 32 [0x20])) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn 1970 1669 1667 36 ./CppStatUtilities.cc:356 (set (reg/v:SI 6 bp [orig:79 i ] [79])
        (subreg:SI (plus:DI (reg:DI 2 cx [169])
                (const_int 5 [0x5])) 0)) 194 {*lea_1_rex64} (nil)
    (nil))

(insn:TI 1667 1970 1670 36 ./CppStatUtilities.cc:353 (set (reg/v/f:DI 3 bx [orig:61 prob.766 ] [61])
        (reg/f:DI 1 dx [orig:399 ivtmp.763 ] [399])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg/f:DI 1 dx [orig:399 ivtmp.763 ] [399])
        (nil)))

(insn:TI 1670 1667 1671 36 ./CppStatUtilities.cc:357 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 23 xmm2 [140])
            (reg:DF 21 xmm0 [orig:400 D.34913 ] [400]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_TRUE 1669 (nil))
    (expr_list:REG_EQUAL (compare:CCFPU (const_double:DF 0.0 [0x0.0p+0])
            (reg:DF 21 xmm0 [orig:400 D.34913 ] [400]))
        (nil)))

(jump_insn 1671 1670 1678 36 ./CppStatUtilities.cc:357 (set (pc)
        (if_then_else (gt (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref 89)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 1970 (insn_list:REG_DEP_ANTI 1667 (insn_list:REG_DEP_ANTI 1669 (insn_list:REG_DEP_TRUE 1670 (nil)))))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 100 [0x64])
            (nil))))
;; End of basic block 36, registers live:
 0 [ax] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]

;; Start of basic block 37, registers live: 0 [ax] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]
(note:HI 1678 1671 1969 37 [bb 37] NOTE_INSN_BASIC_BLOCK)

(insn:TI 1969 1678 1676 37 ./CppStatUtilities.cc:357 (set (reg/f:DI 1 dx [orig:401 ivtmp.763 ] [401])
        (plus:DI (reg/f:DI 0 ax [170])
            (const_int 40 [0x28]))) 196 {*lea_2_rex64} (nil)
    (nil))

(insn 1676 1969 1677 37 ./CppStatUtilities.cc:357 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 21 xmm0 [orig:400 D.34913 ] [400])
            (reg:DF 22 xmm1 [141]))) 31 {*cmpfp_iu_sse} (nil)
    (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:400 D.34913 ] [400])
        (expr_list:REG_EQUAL (compare:CCFPU (reg:DF 21 xmm0 [orig:400 D.34913 ] [400])
                (const_double:DF 1.0e+0 [0x0.8p+1]))
            (nil))))

(jump_insn 1677 1676 1687 37 ./CppStatUtilities.cc:357 (set (pc)
        (if_then_else (gt (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref 89)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 1969 (insn_list:REG_DEP_TRUE 1676 (nil)))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 333 [0x14d])
            (nil))))
;; End of basic block 37, registers live:
 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]

;; Start of basic block 38, registers live: 0 [ax] 1 [dx] 2 [cx] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]
(note:HI 1687 1677 1692 38 [bb 38] NOTE_INSN_BASIC_BLOCK)

(insn:TI 1692 1687 1968 38 ./CppStatUtilities.cc:357 (set (reg:DF 21 xmm0 [orig:402 D.34913 ] [402])
        (mem:DF (plus:DI (reg/f:DI 0 ax [170])
                (const_int 40 [0x28])) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn 1968 1692 1690 38 ./CppStatUtilities.cc:356 (set (reg/v:SI 6 bp [orig:79 i ] [79])
        (subreg:SI (plus:DI (reg:DI 2 cx [169])
                (const_int 6 [0x6])) 0)) 194 {*lea_1_rex64} (nil)
    (nil))

(insn:TI 1690 1968 1693 38 ./CppStatUtilities.cc:353 (set (reg/v/f:DI 3 bx [orig:61 prob.766 ] [61])
        (reg/f:DI 1 dx [orig:401 ivtmp.763 ] [401])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg/f:DI 1 dx [orig:401 ivtmp.763 ] [401])
        (nil)))

(insn:TI 1693 1690 1694 38 ./CppStatUtilities.cc:357 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 23 xmm2 [140])
            (reg:DF 21 xmm0 [orig:402 D.34913 ] [402]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_TRUE 1692 (nil))
    (expr_list:REG_EQUAL (compare:CCFPU (const_double:DF 0.0 [0x0.0p+0])
            (reg:DF 21 xmm0 [orig:402 D.34913 ] [402]))
        (nil)))

(jump_insn 1694 1693 1701 38 ./CppStatUtilities.cc:357 (set (pc)
        (if_then_else (gt (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref 89)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 1968 (insn_list:REG_DEP_ANTI 1690 (insn_list:REG_DEP_ANTI 1692 (insn_list:REG_DEP_TRUE 1693 (nil)))))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 100 [0x64])
            (nil))))
;; End of basic block 38, registers live:
 0 [ax] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]

;; Start of basic block 39, registers live: 0 [ax] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]
(note:HI 1701 1694 1967 39 [bb 39] NOTE_INSN_BASIC_BLOCK)

(insn:TI 1967 1701 1699 39 ./CppStatUtilities.cc:357 (set (reg/f:DI 1 dx [orig:403 ivtmp.763 ] [403])
        (plus:DI (reg/f:DI 0 ax [170])
            (const_int 48 [0x30]))) 196 {*lea_2_rex64} (nil)
    (nil))

(insn 1699 1967 1700 39 ./CppStatUtilities.cc:357 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 21 xmm0 [orig:402 D.34913 ] [402])
            (reg:DF 22 xmm1 [141]))) 31 {*cmpfp_iu_sse} (nil)
    (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:402 D.34913 ] [402])
        (expr_list:REG_EQUAL (compare:CCFPU (reg:DF 21 xmm0 [orig:402 D.34913 ] [402])
                (const_double:DF 1.0e+0 [0x0.8p+1]))
            (nil))))

(jump_insn 1700 1699 1710 39 ./CppStatUtilities.cc:357 (set (pc)
        (if_then_else (gt (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref 89)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 1967 (insn_list:REG_DEP_TRUE 1699 (nil)))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 333 [0x14d])
            (nil))))
;; End of basic block 39, registers live:
 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]

;; Start of basic block 40, registers live: 0 [ax] 1 [dx] 2 [cx] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]
(note:HI 1710 1700 1715 40 [bb 40] NOTE_INSN_BASIC_BLOCK)

(insn:TI 1715 1710 1966 40 ./CppStatUtilities.cc:357 (set (reg:DF 21 xmm0 [orig:404 D.34913 ] [404])
        (mem:DF (plus:DI (reg/f:DI 0 ax [170])
                (const_int 48 [0x30])) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn 1966 1715 1713 40 ./CppStatUtilities.cc:356 (set (reg/v:SI 6 bp [orig:79 i ] [79])
        (subreg:SI (plus:DI (reg:DI 2 cx [169])
                (const_int 7 [0x7])) 0)) 194 {*lea_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 2 cx [169])
        (nil)))

(insn:TI 1713 1966 1716 40 ./CppStatUtilities.cc:353 (set (reg/v/f:DI 3 bx [orig:61 prob.766 ] [61])
        (reg/f:DI 1 dx [orig:403 ivtmp.763 ] [403])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg/f:DI 1 dx [orig:403 ivtmp.763 ] [403])
        (nil)))

(insn:TI 1716 1713 1717 40 ./CppStatUtilities.cc:357 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 23 xmm2 [140])
            (reg:DF 21 xmm0 [orig:404 D.34913 ] [404]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_TRUE 1715 (nil))
    (expr_list:REG_EQUAL (compare:CCFPU (const_double:DF 0.0 [0x0.0p+0])
            (reg:DF 21 xmm0 [orig:404 D.34913 ] [404]))
        (nil)))

(jump_insn 1717 1716 1724 40 ./CppStatUtilities.cc:357 (set (pc)
        (if_then_else (gt (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref 89)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 1966 (insn_list:REG_DEP_ANTI 1713 (insn_list:REG_DEP_ANTI 1715 (insn_list:REG_DEP_TRUE 1716 (nil)))))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 100 [0x64])
            (nil))))
;; End of basic block 40, registers live:
 0 [ax] 3 [bx] 6 [bp] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]

;; Start of basic block 41, registers live: 0 [ax] 3 [bx] 6 [bp] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]
(note:HI 1724 1717 1965 41 [bb 41] NOTE_INSN_BASIC_BLOCK)

(insn:TI 1965 1724 1722 41 ./CppStatUtilities.cc:357 (set (reg/f:DI 1 dx [orig:62 ivtmp.763 ] [62])
        (plus:DI (reg/f:DI 0 ax [170])
            (const_int 56 [0x38]))) 196 {*lea_2_rex64} (nil)
    (expr_list:REG_DEAD (reg/f:DI 0 ax [170])
        (nil)))

(insn 1722 1965 1723 41 ./CppStatUtilities.cc:357 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 21 xmm0 [orig:404 D.34913 ] [404])
            (reg:DF 22 xmm1 [141]))) 31 {*cmpfp_iu_sse} (nil)
    (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:404 D.34913 ] [404])
        (expr_list:REG_EQUAL (compare:CCFPU (reg:DF 21 xmm0 [orig:404 D.34913 ] [404])
                (const_double:DF 1.0e+0 [0x0.8p+1]))
            (nil))))

(jump_insn 1723 1722 2239 41 ./CppStatUtilities.cc:357 (set (pc)
        (if_then_else (unle (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 146)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 1965 (insn_list:REG_DEP_TRUE 1722 (nil)))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 9667 [0x25c3])
            (nil))))
;; End of basic block 41, registers live:
 1 [dx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]

(note 2239 1723 89 42 ( prob (expr_list:REG_DEP_TRUE (mem/c:DI (plus:DI (reg/f:DI 16 argp)
            (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 42, registers live: 3 [bx] 6 [bp] 7 [sp]
(code_label:HI 89 2239 90 42 556 "" [30 uses])

(note:HI 90 89 91 42 [bb 42] NOTE_INSN_BASIC_BLOCK)

(note:HI 91 90 92 42 ("./CppStatUtilities.cc") 360)

(insn:TI 92 91 93 42 ./CppStatUtilities.cc:360 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC19") [flags 0x2] <string_cst 0x2b5eb6ab7840>)) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 93 92 94 42 ./CppStatUtilities.cc:360 (set (reg:DI 5 di)
        (symbol_ref:DI ("_ZSt4cerr") [flags 0x40] <var_decl 0x2b5eb61c5840 cerr>)) 81 {*movdi_1_rex64} (nil)
    (nil))

(call_insn:TI 94 93 2240 42 ./CppStatUtilities.cc:360 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_PKc") [flags 0x41] <function_decl 0x2b5eb606a900 operator<<>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_TRUE 93 (insn_list:REG_DEP_TRUE 92 (nil)))
    (expr_list:REG_DEAD (reg:DI 4 si)
        (expr_list:REG_DEAD (reg:DI 5 di)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (nil))))

(note 2240 94 96 42 ( perLen (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 96 2240 95 42 ./CppStatUtilities.cc:360 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC3") [flags 0x2] <string_cst 0x2b5eb671c300>)) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 94 (insn_list:REG_DEP_OUTPUT 92 (nil)))
    (nil))

(insn 95 96 98 42 ./CppStatUtilities.cc:360 (set (reg:DI 5 di [orig:94 D.34914 ] [94])
        (reg:DI 0 ax)) 81 {*movdi_1_rex64} (insn_list:REG_DEP_OUTPUT 93 (insn_list:REG_DEP_TRUE 94 (nil)))
    (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))

(call_insn:TI 98 95 100 42 ./CppStatUtilities.cc:360 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_PKc") [flags 0x41] <function_decl 0x2b5eb606a900 operator<<>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_TRUE 95 (insn_list:REG_DEP_TRUE 96 (insn_list:REG_DEP_ANTI 94 (nil))))
    (expr_list:REG_DEAD (reg:DI 4 si)
        (expr_list:REG_DEAD (reg:DI 5 di [ D.34914 ])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di [ D.34914 ]))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (nil))))

(insn:TI 100 98 99 42 ./CppStatUtilities.cc:360 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC20") [flags 0x2] <string_cst 0x2b5eb6abb880>)) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 98 (insn_list:REG_DEP_OUTPUT 96 (nil)))
    (nil))

(insn 99 100 102 42 ./CppStatUtilities.cc:360 (set (reg:DI 5 di [orig:93 D.34915 ] [93])
        (reg:DI 0 ax)) 81 {*movdi_1_rex64} (insn_list:REG_DEP_OUTPUT 95 (insn_list:REG_DEP_TRUE 98 (nil)))
    (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))

(call_insn:TI 102 99 104 42 ./CppStatUtilities.cc:360 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_PKc") [flags 0x41] <function_decl 0x2b5eb606a900 operator<<>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_TRUE 99 (insn_list:REG_DEP_TRUE 100 (insn_list:REG_DEP_ANTI 98 (nil))))
    (expr_list:REG_DEAD (reg:DI 4 si)
        (expr_list:REG_DEAD (reg:DI 5 di [ D.34915 ])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di [ D.34915 ]))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (nil))))

(insn:TI 104 102 103 42 ./CppStatUtilities.cc:360 (set (reg:SI 4 si)
        (const_int 359 [0x167])) 40 {*movsi_1} (insn_list:REG_DEP_ANTI 102 (insn_list:REG_DEP_OUTPUT 100 (nil)))
    (nil))

(insn 103 104 106 42 ./CppStatUtilities.cc:360 (set (reg:DI 5 di [orig:92 D.34916 ] [92])
        (reg:DI 0 ax)) 81 {*movdi_1_rex64} (insn_list:REG_DEP_OUTPUT 99 (insn_list:REG_DEP_TRUE 102 (nil)))
    (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))

(call_insn:TI 106 103 108 42 ./CppStatUtilities.cc:360 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_ZNSolsEi") [flags 0x41] <function_decl 0x2b5eb6055b00 operator<<>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_TRUE 103 (insn_list:REG_DEP_TRUE 104 (insn_list:REG_DEP_ANTI 102 (nil))))
    (expr_list:REG_DEAD (reg:SI 4 si)
        (expr_list:REG_DEAD (reg:DI 5 di [ D.34916 ])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di [ D.34916 ]))
        (expr_list:REG_DEP_TRUE (use (reg:SI 4 si))
            (nil))))

(insn:TI 108 106 107 42 ./CppStatUtilities.cc:360 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC22") [flags 0x2] <string_cst 0x2b5eb6539a10>)) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 106 (insn_list:REG_DEP_OUTPUT 104 (nil)))
    (nil))

(insn 107 108 110 42 ./CppStatUtilities.cc:360 (set (reg:DI 5 di [orig:91 D.34917 ] [91])
        (reg:DI 0 ax)) 81 {*movdi_1_rex64} (insn_list:REG_DEP_OUTPUT 103 (insn_list:REG_DEP_TRUE 106 (nil)))
    (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))

(call_insn:TI 110 107 111 42 ./CppStatUtilities.cc:360 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_PKc") [flags 0x41] <function_decl 0x2b5eb606a900 operator<<>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_TRUE 107 (insn_list:REG_DEP_TRUE 108 (insn_list:REG_DEP_ANTI 106 (nil))))
    (expr_list:REG_DEAD (reg:DI 4 si)
        (expr_list:REG_DEAD (reg:DI 5 di [ D.34917 ])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di [ D.34917 ]))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (nil))))

(insn:TI 111 110 2241 42 ./CppStatUtilities.cc:360 (set (reg:DI 5 di [orig:70 this ] [70])
        (reg:DI 0 ax)) 81 {*movdi_1_rex64} (insn_list:REG_DEP_OUTPUT 107 (insn_list:REG_DEP_TRUE 110 (nil)))
    (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))

(note 2241 111 112 42 ( this (expr_list:REG_DEP_TRUE (reg:DI 5 di [orig:70 this ] [70])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note:HI 112 2241 114 42 ("/usr/lib/gcc/x86_64-redhat-linux/4.1.2/../../../../include/c++/4.1.2/bits/ostream.tcc") 72)

(call_insn:TI 114 112 2242 42 /usr/lib/gcc/x86_64-redhat-linux/4.1.2/../../../../include/c++/4.1.2/bits/ostream.tcc:72 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_ZSt4endlIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_") [flags 0x41] <function_decl 0x2b5eb6063d00 endl>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_OUTPUT 108 (insn_list:REG_DEP_TRUE 111 (insn_list:REG_DEP_ANTI 110 (nil))))
    (expr_list:REG_DEAD (reg:DI 5 di [ this ])
        (expr_list:REG_UNUSED (reg:DI 0 ax)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di [ this ]))
        (nil)))

(note 2242 114 116 42 ( this (nil)) NOTE_INSN_VAR_LOCATION)

(note:HI 116 2242 2123 42 ("./CppStatUtilities.cc") 361)

(insn:TI 2123 116 2243 42 ./CppStatUtilities.cc:361 (set (reg:DI 3 bx [orig:60 temp.767 ] [60])
        (mem:DI (reg/v/f:DI 3 bx [orig:61 prob.766 ] [61]) [3 S8 A64])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 114 (nil))
    (nil))

(note 2243 2123 118 42 ( prob.766 (nil)) NOTE_INSN_VAR_LOCATION)

(insn 118 2243 119 42 ./CppStatUtilities.cc:361 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC23") [flags 0x2] <string_cst 0x2b5eb6ab7b10>)) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 110 (insn_list:REG_DEP_OUTPUT 114 (insn_list:REG_DEP_OUTPUT 108 (nil))))
    (nil))

(insn 119 118 120 42 ./CppStatUtilities.cc:361 (set (reg:DI 5 di)
        (symbol_ref:DI ("_ZSt4cerr") [flags 0x40] <var_decl 0x2b5eb61c5840 cerr>)) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 114 (insn_list:REG_DEP_OUTPUT 111 (nil)))
    (nil))

(call_insn:TI 120 119 122 42 ./CppStatUtilities.cc:361 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_PKc") [flags 0x41] <function_decl 0x2b5eb606a900 operator<<>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_ANTI 2123 (insn_list:REG_DEP_TRUE 119 (insn_list:REG_DEP_TRUE 118 (insn_list:REG_DEP_ANTI 114 (nil)))))
    (expr_list:REG_DEAD (reg:DI 4 si)
        (expr_list:REG_DEAD (reg:DI 5 di)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (nil))))

(insn:TI 122 120 121 42 ./CppStatUtilities.cc:361 (set (reg:SI 4 si [ i ])
        (reg/v:SI 6 bp [orig:79 i ] [79])) 40 {*movsi_1} (insn_list:REG_DEP_ANTI 120 (insn_list:REG_DEP_OUTPUT 118 (nil)))
    (expr_list:REG_DEAD (reg/v:SI 6 bp [orig:79 i ] [79])
        (nil)))

(insn 121 122 124 42 ./CppStatUtilities.cc:361 (set (reg:DI 5 di [orig:90 D.34919 ] [90])
        (reg:DI 0 ax)) 81 {*movdi_1_rex64} (insn_list:REG_DEP_OUTPUT 119 (insn_list:REG_DEP_TRUE 120 (nil)))
    (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))

(call_insn:TI 124 121 126 42 ./CppStatUtilities.cc:361 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_ZNSolsEi") [flags 0x41] <function_decl 0x2b5eb6055b00 operator<<>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_TRUE 121 (insn_list:REG_DEP_TRUE 122 (insn_list:REG_DEP_ANTI 120 (nil))))
    (expr_list:REG_DEAD (reg:SI 4 si [ i ])
        (expr_list:REG_DEAD (reg:DI 5 di [ D.34919 ])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di [ D.34919 ]))
        (expr_list:REG_DEP_TRUE (use (reg:SI 4 si [ i ]))
            (nil))))

(insn:TI 126 124 125 42 ./CppStatUtilities.cc:361 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC24") [flags 0x2] <string_cst 0x2b5eb6ab7b40>)) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 124 (insn_list:REG_DEP_OUTPUT 122 (nil)))
    (nil))

(insn 125 126 128 42 ./CppStatUtilities.cc:361 (set (reg:DI 5 di [orig:89 D.34920 ] [89])
        (reg:DI 0 ax)) 81 {*movdi_1_rex64} (insn_list:REG_DEP_OUTPUT 121 (insn_list:REG_DEP_TRUE 124 (nil)))
    (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))

(call_insn:TI 128 125 2124 42 ./CppStatUtilities.cc:361 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_PKc") [flags 0x41] <function_decl 0x2b5eb606a900 operator<<>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_TRUE 125 (insn_list:REG_DEP_TRUE 126 (insn_list:REG_DEP_ANTI 124 (nil))))
    (expr_list:REG_DEAD (reg:DI 4 si)
        (expr_list:REG_DEAD (reg:DI 5 di [ D.34920 ])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di [ D.34920 ]))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (nil))))

(insn:TI 2124 128 129 42 ./CppStatUtilities.cc:361 (set (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])) [0 S8 A8])
        (reg:DI 3 bx [orig:60 temp.767 ] [60])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 2123 (insn_list:REG_DEP_ANTI 128 (nil)))
    (expr_list:REG_DEAD (reg:DI 3 bx [orig:60 temp.767 ] [60])
        (nil)))

(insn 129 2124 1907 42 ./CppStatUtilities.cc:361 (set (reg:DI 5 di [orig:88 D.34921 ] [88])
        (reg:DI 0 ax)) 81 {*movdi_1_rex64} (insn_list:REG_DEP_OUTPUT 125 (insn_list:REG_DEP_TRUE 128 (nil)))
    (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))

(insn:TI 1907 129 132 42 ./CppStatUtilities.cc:361 (set (reg:DF 21 xmm0 [ temp.767 ])
        (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])) [0 S8 A8])) 94 {*movdf_integer} (insn_list:REG_DEP_OUTPUT 94 (insn_list:REG_DEP_OUTPUT 98 (insn_list:REG_DEP_OUTPUT 102 (insn_list:REG_DEP_OUTPUT 106 (insn_list:REG_DEP_OUTPUT 110 (insn_list:REG_DEP_OUTPUT 114 (insn_list:REG_DEP_OUTPUT 120 (insn_list:REG_DEP_OUTPUT 124 (insn_list:REG_DEP_ANTI 128 (insn_list:REG_DEP_TRUE 2124 (nil)))))))))))
    (nil))

(call_insn:TI 132 1907 133 42 ./CppStatUtilities.cc:361 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_ZNSolsEd") [flags 0x41] <function_decl 0x2b5eb6055f00 operator<<>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_ANTI 2124 (insn_list:REG_DEP_OUTPUT 126 (insn_list:REG_DEP_TRUE 1907 (insn_list:REG_DEP_TRUE 129 (insn_list:REG_DEP_ANTI 128 (nil))))))
    (expr_list:REG_DEAD (reg:DF 21 xmm0 [ temp.767 ])
        (expr_list:REG_DEAD (reg:DI 5 di [ D.34921 ])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di [ D.34921 ]))
        (expr_list:REG_DEP_TRUE (use (reg:DF 21 xmm0 [ temp.767 ]))
            (nil))))

(insn:TI 133 132 2244 42 ./CppStatUtilities.cc:361 (set (reg:DI 5 di [orig:68 this ] [68])
        (reg:DI 0 ax)) 81 {*movdi_1_rex64} (insn_list:REG_DEP_OUTPUT 129 (insn_list:REG_DEP_TRUE 132 (nil)))
    (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))

(note 2244 133 134 42 ( this (expr_list:REG_DEP_TRUE (reg:DI 5 di [orig:68 this ] [68])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note:HI 134 2244 136 42 ("/usr/lib/gcc/x86_64-redhat-linux/4.1.2/../../../../include/c++/4.1.2/bits/ostream.tcc") 72)

(call_insn:TI 136 134 2245 42 /usr/lib/gcc/x86_64-redhat-linux/4.1.2/../../../../include/c++/4.1.2/bits/ostream.tcc:72 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_ZSt4endlIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_") [flags 0x41] <function_decl 0x2b5eb6063d00 endl>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_OUTPUT 1907 (insn_list:REG_DEP_ANTI 128 (insn_list:REG_DEP_OUTPUT 126 (insn_list:REG_DEP_TRUE 133 (insn_list:REG_DEP_ANTI 132 (nil))))))
    (expr_list:REG_DEAD (reg:DI 5 di [ this ])
        (expr_list:REG_UNUSED (reg:DI 0 ax)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di [ this ]))
        (nil)))

(note 2245 136 138 42 ( this (nil)) NOTE_INSN_VAR_LOCATION)

(note:HI 138 2245 139 42 ("./CppStatUtilities.cc") 362)

(insn:TI 139 138 140 42 ./CppStatUtilities.cc:362 (set (reg:SI 5 di)
        (const_int 1 [0x1])) 40 {*movsi_1} (insn_list:REG_DEP_ANTI 136 (insn_list:REG_DEP_OUTPUT 133 (nil)))
    (nil))

(call_insn:TI 140 139 141 42 ./CppStatUtilities.cc:362 (call (mem:QI (symbol_ref:DI ("exit") [flags 0x41] <function_decl 0x2b5eb3cc3b00 exit>) [0 S1 A8])
        (const_int 0 [0x0])) 555 {*call_0} (insn_list:REG_DEP_ANTI 92 (insn_list:REG_DEP_ANTI 93 (insn_list:REG_DEP_ANTI 94 (insn_list:REG_DEP_ANTI 95 (insn_list:REG_DEP_ANTI 96 (insn_list:REG_DEP_ANTI 98 (insn_list:REG_DEP_ANTI 99 (insn_list:REG_DEP_ANTI 100 (insn_list:REG_DEP_ANTI 102 (insn_list:REG_DEP_ANTI 103 (insn_list:REG_DEP_ANTI 104 (insn_list:REG_DEP_ANTI 106 (insn_list:REG_DEP_ANTI 107 (insn_list:REG_DEP_ANTI 108 (insn_list:REG_DEP_ANTI 110 (insn_list:REG_DEP_ANTI 111 (insn_list:REG_DEP_ANTI 114 (insn_list:REG_DEP_ANTI 2123 (insn_list:REG_DEP_ANTI 118 (insn_list:REG_DEP_ANTI 119 (insn_list:REG_DEP_ANTI 120 (insn_list:REG_DEP_ANTI 121 (insn_list:REG_DEP_ANTI 122 (insn_list:REG_DEP_ANTI 124 (insn_list:REG_DEP_ANTI 125 (insn_list:REG_DEP_ANTI 129 (insn_list:REG_DEP_ANTI 2124 (insn_list:REG_DEP_ANTI 133 (insn_list:REG_DEP_ANTI 132 (insn_list:REG_DEP_ANTI 1907 (insn_list:REG_DEP_ANTI 128 (insn_list:REG_DEP_ANTI 126 (insn_list:REG_DEP_TRUE 139 (insn_list:REG_DEP_ANTI 136 (nil)))))))))))))))))))))))))))))))))))
    (expr_list:REG_DEAD (reg:SI 5 di)
        (expr_list:REG_NORETURN (const_int 0 [0x0])
            (expr_list:REG_EH_REGION (const_int 0 [0x0])
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 5 di))
        (nil)))
;; End of basic block 42, registers live:
 7 [sp]

(barrier:HI 141 140 2246)

(note 2246 141 2247 43 ( data (expr_list:REG_DEP_TRUE (reg/v/f:DI 43 r14 [orig:101 data ] [101])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 2247 2246 2248 43 ( dataLen (expr_list:REG_DEP_TRUE (reg/v:SI 41 r12 [orig:102 dataLen ] [102])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 2248 2247 2249 43 ( prob (expr_list:REG_DEP_TRUE (mem/c:DI (plus:DI (reg/f:DI 16 argp)
            (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 2249 2248 2250 43 ( perLen (expr_list:REG_DEP_TRUE (reg:SI 37 r8 [ perLen ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 2250 2249 152 43 ( prob.766 (expr_list:REG_DEP_TRUE (reg/v/f:DI 3 bx [orig:61 prob.766 ] [61])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 43, registers live: 7 [sp] 37 [r8] 41 [r12] 43 [r14]
(code_label:HI 152 2250 153 43 550 "" [2 uses])

(note:HI 153 152 154 43 [bb 43] NOTE_INSN_BASIC_BLOCK)

(note:HI 154 153 155 43 ("./CppStatUtilities.cc") 367)

(insn:TI 155 154 159 43 ./CppStatUtilities.cc:367 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg/v:SI 37 r8 [orig:105 perLen ] [105])
            (const_int 99 [0x63]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(insn 159 155 2251 43 ./CppStatUtilities.cc:367 (set (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                (const_int 84 [0x54])) [68 sampleSize+0 S4 A8])
        (reg/v:SI 41 r12 [orig:102 dataLen ] [102])) 40 {*movsi_1} (nil)
    (nil))

(note 2251 159 156 43 ( sampleSize (expr_list:REG_DEP_TRUE (mem/c:SI (plus:DI (reg/f:DI 16 argp)
            (const_int -76 [0xffffffffffffffb4])) [68 sampleSize+0 S4 A8])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(jump_insn:TI 156 2251 163 43 ./CppStatUtilities.cc:367 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 171)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 155 (insn_list:REG_DEP_ANTI 159 (nil)))
    (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 43, registers live:
 7 [sp] 37 [r8] 41 [r12] 43 [r14]

;; Start of basic block 44, registers live: 7 [sp] 37 [r8] 41 [r12] 43 [r14]
(note:HI 163 156 164 44 [bb 44] NOTE_INSN_BASIC_BLOCK)

(note:HI 164 163 166 44 ("./CppStatUtilities.cc") 368)

(note:HI 166 164 165 44 NOTE_INSN_DELETED)

(insn:TI 165 166 168 44 ./CppStatUtilities.cc:368 (set (reg:DF 21 xmm0 [111])
        (float:DF (reg/v:SI 37 r8 [orig:105 perLen ] [105]))) 175 {*floatsidf2_sse} (nil)
    (nil))

(insn:TI 168 165 167 44 ./CppStatUtilities.cc:368 (set (reg:DF 22 xmm1 [114])
        (float:DF (reg/v:SI 41 r12 [orig:102 dataLen ] [102]))) 175 {*floatsidf2_sse} (nil)
    (nil))

(insn:TI 167 168 169 44 ./CppStatUtilities.cc:368 (set (reg:DF 21 xmm0 [111])
        (div:DF (reg:DF 21 xmm0 [111])
            (mem/u/c/i:DF (symbol_ref/u:DI ("*.LC25") [flags 0x2]) [3 S8 A64]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 165 (nil))
    (nil))

(insn:TI 169 167 170 44 ./CppStatUtilities.cc:368 (set (reg:DF 21 xmm0 [111])
        (mult:DF (reg:DF 21 xmm0 [111])
            (reg:DF 22 xmm1 [114]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 168 (insn_list:REG_DEP_TRUE 167 (nil)))
    (expr_list:REG_DEAD (reg:DF 22 xmm1 [114])
        (nil)))

(insn:TI 170 169 1910 44 ./CppStatUtilities.cc:368 (set (reg:SI 1 dx)
        (fix:SI (reg:DF 21 xmm0 [111]))) 145 {fix_truncdfsi_sse} (insn_list:REG_DEP_TRUE 169 (nil))
    (expr_list:REG_DEAD (reg:DF 21 xmm0 [111])
        (nil)))

(insn:TI 1910 170 2252 44 ./CppStatUtilities.cc:368 (set (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                (const_int 84 [0x54])) [68 sampleSize+0 S4 A8])
        (reg:SI 1 dx)) 40 {*movsi_1} (insn_list:REG_DEP_TRUE 170 (nil))
    (expr_list:REG_DEAD (reg:SI 1 dx)
        (nil)))
;; End of basic block 44, registers live:
 7 [sp] 37 [r8] 41 [r12] 43 [r14]

(note 2252 1910 171 45 ( prob (expr_list:REG_DEP_TRUE (mem/c:DI (plus:DI (reg/f:DI 16 argp)
            (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 45, registers live: 7 [sp] 37 [r8] 41 [r12] 43 [r14]
(code_label:HI 171 2252 172 45 561 "" [1 uses])

(note:HI 172 171 173 45 [bb 45] NOTE_INSN_BASIC_BLOCK)

(note:HI 173 172 174 45 ("./CppStatUtilities.cc") 372)

(insn:TI 174 173 1888 45 ./CppStatUtilities.cc:372 (set (reg:DI 2 cx)
        (sign_extend:DI (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                    (const_int 84 [0x54])) [68 sampleSize+0 S4 A8]))) 115 {extendsidi2_rex64} (nil)
    (nil))

(insn 1888 174 2253 45 ./CppStatUtilities.cc:372 (set (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                (const_int 24 [0x18])) [74 S4 A8])
        (reg:SI 37 r8)) 40 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg:SI 37 r8)
        (nil)))

(note 2253 1888 1911 45 ( perLen (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 1911 2253 175 45 ./CppStatUtilities.cc:372 (set (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 64 [0x40])) [70 D.34927+0 S8 A8])
        (reg:DI 2 cx)) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 174 (nil))
    (nil))

(insn 175 1911 176 45 ./CppStatUtilities.cc:372 (parallel [
            (set (reg:DI 2 cx)
                (ashift:DI (reg:DI 2 cx)
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) 409 {*ashldi3_1_rex64} (insn_list:REG_DEP_ANTI 1911 (insn_list:REG_DEP_TRUE 174 (nil)))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 176 175 1912 45 ./CppStatUtilities.cc:372 (set (reg:DI 5 di [ D.34928 ])
        (reg:DI 2 cx)) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 175 (nil))
    (nil))

(insn 1912 176 177 45 ./CppStatUtilities.cc:372 (set (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 72 [0x48])) [69 D.34928+0 S8 A8])
        (reg:DI 2 cx)) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 175 (nil))
    (expr_list:REG_DEAD (reg:DI 2 cx)
        (nil)))

(call_insn:TI 177 1912 180 45 ./CppStatUtilities.cc:372 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("malloc") [flags 0x41] <function_decl 0x2b5eb3cce100 malloc>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_ANTI 1911 (insn_list:REG_DEP_ANTI 174 (insn_list:REG_DEP_ANTI 1888 (insn_list:REG_DEP_ANTI 1912 (insn_list:REG_DEP_OUTPUT 175 (insn_list:REG_DEP_TRUE 176 (nil)))))))
    (expr_list:REG_DEAD (reg:DI 5 di [ D.34928 ])
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di [ D.34928 ]))
        (nil)))

(note:HI 180 177 181 45 ("./CppStatUtilities.cc") 373)

(insn:TI 181 180 2192 45 ./CppStatUtilities.cc:373 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 0 ax [orig:63 ivtmp.758 ] [63])
            (const_int 0 [0x0]))) 0 {cmpdi_ccno_1_rex64} (insn_list:REG_DEP_OUTPUT 175 (insn_list:REG_DEP_TRUE 177 (nil)))
    (nil))

(note 2192 181 178 45 ("./CppStatUtilities.cc") 372)

(insn 178 2192 2193 45 ./CppStatUtilities.cc:372 (set (reg/f:DI 42 r13 [orig:63 ivtmp.758 ] [63])
        (reg:DI 0 ax)) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 177 (nil))
    (expr_list:REG_NOALIAS (reg/f:DI 116)
        (nil)))

(note 2193 178 185 45 ("./CppStatUtilities.cc") 373)

(insn 185 2193 1889 45 ./CppStatUtilities.cc:373 (set (reg:SI 2 cx)
        (const_int 373 [0x175])) 40 {*movsi_1} (insn_list:REG_DEP_ANTI 1912 (insn_list:REG_DEP_ANTI 176 (insn_list:REG_DEP_OUTPUT 177 (insn_list:REG_DEP_OUTPUT 175 (nil)))))
    (nil))

(insn:TI 1889 185 182 45 ./CppStatUtilities.cc:373 (set (reg:SI 37 r8)
        (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                (const_int 24 [0x18])) [74 S4 A8])) 40 {*movsi_1} (insn_list:REG_DEP_ANTI 1888 (insn_list:REG_DEP_ANTI 177 (nil)))
    (nil))

(jump_insn 182 1889 195 45 ./CppStatUtilities.cc:373 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 2150)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 174 (insn_list:REG_DEP_ANTI 1911 (insn_list:REG_DEP_ANTI 175 (insn_list:REG_DEP_ANTI 1912 (insn_list:REG_DEP_ANTI 176 (insn_list:REG_DEP_ANTI 1888 (insn_list:REG_DEP_ANTI 178 (insn_list:REG_DEP_ANTI 185 (insn_list:REG_DEP_ANTI 1889 (insn_list:REG_DEP_TRUE 181 (insn_list:REG_DEP_ANTI 177 (nil))))))))))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 100 [0x64])
            (nil))))
;; End of basic block 45, registers live:
 0 [ax] 2 [cx] 7 [sp] 37 [r8] 41 [r12] 42 [r13] 43 [r14]

;; Start of basic block 46, registers live: 0 [ax] 7 [sp] 37 [r8] 41 [r12] 42 [r13] 43 [r14]
(note:HI 195 182 196 46 [bb 46] NOTE_INSN_BASIC_BLOCK)

(note:HI 196 195 198 46 NOTE_INSN_DELETED)

(note:HI 198 196 199 46 ("./CppStatUtilities.cc") 375)

(insn:TI 199 198 2254 46 ./CppStatUtilities.cc:375 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 37 r8 [orig:105 perLen ] [105])
            (const_int 100 [0x64]))) 5 {*cmpsi_1_insn} (nil)
    (expr_list:REG_DEAD (reg/v:SI 37 r8 [orig:105 perLen ] [105])
        (nil)))

(note 2254 199 2194 46 ( perLen (expr_list:REG_DEP_TRUE (reg/v:SI 37 r8 [orig:105 perLen ] [105])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 2194 2254 197 46 ("./CppStatUtilities.cc") 372)

(insn 197 2194 2255 46 ./CppStatUtilities.cc:372 (set (reg/v/f:DI 44 r15 [orig:81 b ] [81])
        (reg:DI 0 ax [orig:63 ivtmp.758 ] [63])) 81 {*movdi_1_rex64} (nil)
    (nil))

(note 2255 197 2195 46 ( b (expr_list:REG_DEP_TRUE (reg/v/f:DI 44 r15 [orig:81 b ] [81])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 2195 2255 200 46 ("./CppStatUtilities.cc") 375)

(jump_insn:TI 200 2195 210 46 ./CppStatUtilities.cc:375 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 2164)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 197 (insn_list:REG_DEP_TRUE 199 (nil)))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
            (nil))))
;; End of basic block 46, registers live:
 0 [ax] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 47, registers live: 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note:HI 210 200 211 47 [bb 47] NOTE_INSN_BASIC_BLOCK)

(note:HI 211 210 2158 47 ("./CppStatUtilities.cc") 383)

(insn:TI 2158 211 2159 47 ./CppStatUtilities.cc:383 (set (reg:SI 5 di)
        (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                (const_int 84 [0x54])) [68 sampleSize+0 S4 A8])) 40 {*movsi_1} (nil)
    (nil))

(insn:TI 2159 2158 213 47 ./CppStatUtilities.cc:383 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg:SI 5 di)
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (insn_list:REG_DEP_TRUE 2158 (nil))
    (expr_list:REG_DEAD (reg:SI 5 di)
        (nil)))

(jump_insn:TI 213 2159 364 47 ./CppStatUtilities.cc:383 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 251)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 2158 (insn_list:REG_DEP_TRUE 2159 (nil)))
    (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
            (nil))))
;; End of basic block 47, registers live:
 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

(note:HI 364 213 366 NOTE_INSN_LOOP_END)

(note:HI 366 364 235 NOTE_INSN_LOOP_END)

;; Start of basic block 48, registers live: 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note:HI 235 366 745 48 [bb 48] NOTE_INSN_BASIC_BLOCK)

(note:HI 745 235 1956 48 NOTE_INSN_DELETED)

(insn:TI 1956 745 2256 48 (set (reg:SI 3 bx [158])
        (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                (const_int 84 [0x54])) [68 sampleSize+0 S4 A8])) 40 {*movsi_1} (nil)
    (nil))

(note 2256 1956 751 48 ( prob.766 (nil)) NOTE_INSN_VAR_LOCATION)

(call_insn:TI 751 2256 2257 48 ./CppStatUtilities.cc:384 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("rand") [flags 0x41] <function_decl 0x2b5eb50eef00 rand>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_ANTI 1956 (nil))
    (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (nil))

(note 2257 751 752 48 ( perLen (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 752 2257 758 48 ./CppStatUtilities.cc:384 (set (reg:SI 1 dx [orig:85 D.34952 ] [85])
        (reg:SI 0 ax)) 40 {*movsi_1} (insn_list:REG_DEP_TRUE 751 (nil))
    (nil))

(insn 758 752 1957 48 ./CppStatUtilities.cc:383 (set (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                (const_int 48 [0x30])) [73 S4 A8])
        (const_int 1 [0x1])) 40 {*movsi_1} (insn_list:REG_DEP_ANTI 751 (nil))
    (nil))

(insn 1957 758 2095 48 ./CppStatUtilities.cc:383 (set (reg:SI 4 si)
        (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                (const_int 84 [0x54])) [68 sampleSize+0 S4 A8])) 40 {*movsi_1} (insn_list:REG_DEP_ANTI 751 (nil))
    (nil))

(insn:TI 2095 1957 746 48 ./CppStatUtilities.cc:384 (parallel [
            (set (reg:SI 1 dx [119])
                (ashiftrt:SI (reg:SI 1 dx [119])
                    (const_int 31 [0x1f])))
            (clobber (reg:CC 17 flags))
        ]) 443 {*ashrsi3_1} (insn_list:REG_DEP_TRUE 752 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 746 2095 2096 48 (parallel [
            (set (reg:SI 3 bx [158])
                (plus:SI (reg:SI 3 bx [158])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (insn_list:REG_DEP_TRUE 1956 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 2096 746 747 48 ./CppStatUtilities.cc:384 (parallel [
            (set (reg:SI 0 ax [120])
                (div:SI (reg:SI 0 ax)
                    (reg/v:SI 41 r12 [orig:102 dataLen ] [102])))
            (set (reg:SI 1 dx [119])
                (mod:SI (reg:SI 0 ax)
                    (reg/v:SI 41 r12 [orig:102 dataLen ] [102])))
            (use (reg:SI 1 dx [119]))
            (clobber (reg:CC 17 flags))
        ]) 279 {*divmodsi_noext} (insn_list:REG_DEP_ANTI 752 (insn_list:REG_DEP_TRUE 2095 (insn_list:REG_DEP_TRUE 751 (nil))))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_UNUSED (reg:SI 0 ax [120])
            (nil))))

(insn:TI 747 2096 760 48 (parallel [
            (set (reg:SI 3 bx [158])
                (and:SI (reg:SI 3 bx [158])
                    (const_int 7 [0x7])))
            (clobber (reg:CC 17 flags))
        ]) 299 {*andsi_1} (insn_list:REG_DEP_TRUE 746 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 760 747 754 48 ./CppStatUtilities.cc:383 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                    (const_int 48 [0x30])) [73 S4 A8])
            (reg:SI 4 si))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_OUTPUT 746 (insn_list:REG_DEP_OUTPUT 747 (insn_list:REG_DEP_OUTPUT 2095 (insn_list:REG_DEP_OUTPUT 2096 (insn_list:REG_DEP_TRUE 1957 (insn_list:REG_DEP_ANTI 751 (insn_list:REG_DEP_TRUE 758 (nil))))))))
    (expr_list:REG_DEAD (reg:SI 4 si)
        (nil)))

(insn:TI 754 760 2097 48 ./CppStatUtilities.cc:384 (set (reg:DI 1 dx [121])
        (sign_extend:DI (reg:SI 1 dx [119]))) 115 {extendsidi2_rex64} (insn_list:REG_DEP_TRUE 2096 (nil))
    (nil))

(insn:TI 2097 754 2258 48 ./CppStatUtilities.cc:384 (set (reg:DI 6 bp [122])
        (mem:DI (plus:DI (mult:DI (reg:DI 1 dx [121])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 43 r14 [orig:101 data ] [101])) [3 S8 A64])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 754 (insn_list:REG_DEP_ANTI 751 (nil)))
    (expr_list:REG_DEAD (reg:DI 1 dx [121])
        (nil)))

(note 2258 2097 2098 48 ( i (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 2098 2258 2099 48 ./CppStatUtilities.cc:384 (set (mem:DI (reg/f:DI 42 r13 [orig:63 ivtmp.758 ] [63]) [3 S8 A64])
        (reg:DI 6 bp [122])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 751 (insn_list:REG_DEP_TRUE 2097 (nil)))
    (expr_list:REG_DEAD (reg:DI 6 bp [122])
        (nil)))

(insn 2099 2098 761 48 ./CppStatUtilities.cc:383 (set (reg/f:DI 6 bp [orig:200 ivtmp.758 ] [200])
        (plus:DI (reg/f:DI 42 r13 [orig:63 ivtmp.758 ] [63])
            (const_int 8 [0x8]))) 196 {*lea_2_rex64} (insn_list:REG_DEP_ANTI 2098 (insn_list:REG_DEP_OUTPUT 2097 (nil)))
    (nil))

(jump_insn 761 2099 936 48 ./CppStatUtilities.cc:383 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 251)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 1956 (insn_list:REG_DEP_ANTI 746 (insn_list:REG_DEP_ANTI 747 (insn_list:REG_DEP_ANTI 752 (insn_list:REG_DEP_ANTI 2095 (insn_list:REG_DEP_ANTI 2096 (insn_list:REG_DEP_ANTI 754 (insn_list:REG_DEP_ANTI 2097 (insn_list:REG_DEP_ANTI 2099 (insn_list:REG_DEP_ANTI 1957 (insn_list:REG_DEP_TRUE 760 (insn_list:REG_DEP_ANTI 751 (insn_list:REG_DEP_ANTI 2098 (insn_list:REG_DEP_ANTI 758 (nil)))))))))))))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
            (nil))))
;; End of basic block 48, registers live:
 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 49, registers live: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note:HI 936 761 934 49 [bb 49] NOTE_INSN_BASIC_BLOCK)

(insn:TI 934 936 935 49 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 3 bx [158])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (nil)
    (nil))

(jump_insn:TI 935 934 912 49 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 237)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 934 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1250 [0x4e2])
            (nil))))
;; End of basic block 49, registers live:
 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 50, registers live: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note:HI 912 935 910 50 [bb 50] NOTE_INSN_BASIC_BLOCK)

(insn:TI 910 912 911 50 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 3 bx [158])
            (const_int 1 [0x1]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 911 910 888 50 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1847)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 910 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1428 [0x594])
            (nil))))
;; End of basic block 50, registers live:
 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 51, registers live: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note:HI 888 911 886 51 [bb 51] NOTE_INSN_BASIC_BLOCK)

(insn:TI 886 888 887 51 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 3 bx [158])
            (const_int 2 [0x2]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 887 886 864 51 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1848)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 886 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1666 [0x682])
            (nil))))
;; End of basic block 51, registers live:
 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 52, registers live: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note:HI 864 887 862 52 [bb 52] NOTE_INSN_BASIC_BLOCK)

(insn:TI 862 864 863 52 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 3 bx [158])
            (const_int 3 [0x3]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 863 862 840 52 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1849)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 862 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 2000 [0x7d0])
            (nil))))
;; End of basic block 52, registers live:
 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 53, registers live: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note:HI 840 863 838 53 [bb 53] NOTE_INSN_BASIC_BLOCK)

(insn:TI 838 840 839 53 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 3 bx [158])
            (const_int 4 [0x4]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 839 838 816 53 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1850)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 838 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 2500 [0x9c4])
            (nil))))
;; End of basic block 53, registers live:
 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 54, registers live: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note:HI 816 839 814 54 [bb 54] NOTE_INSN_BASIC_BLOCK)

(insn:TI 814 816 815 54 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 3 bx [158])
            (const_int 5 [0x5]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 815 814 792 54 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1851)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 814 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 3333 [0xd05])
            (nil))))
;; End of basic block 54, registers live:
 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 55, registers live: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note:HI 792 815 790 55 [bb 55] NOTE_INSN_BASIC_BLOCK)

(insn:TI 790 792 791 55 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 3 bx [158])
            (const_int 6 [0x6]))) 5 {*cmpsi_1_insn} (nil)
    (expr_list:REG_DEAD (reg:SI 3 bx [158])
        (nil)))

(jump_insn:TI 791 790 782 55 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1852)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 790 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 55, registers live:
 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 56, registers live: 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note:HI 782 791 771 56 [bb 56] NOTE_INSN_BASIC_BLOCK)

(call_insn:TI 771 782 772 56 ./CppStatUtilities.cc:384 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("rand") [flags 0x41] <function_decl 0x2b5eb50eef00 rand>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (nil)
    (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (nil))

(insn:TI 772 771 2093 56 ./CppStatUtilities.cc:384 (set (reg:SI 1 dx [orig:349 D.34952 ] [349])
        (reg:SI 0 ax)) 40 {*movsi_1} (insn_list:REG_DEP_TRUE 771 (nil))
    (nil))

(insn 2093 772 778 56 ./CppStatUtilities.cc:383 (set (reg/f:DI 6 bp [orig:200 ivtmp.758 ] [200])
        (plus:DI (reg/f:DI 42 r13 [orig:63 ivtmp.758 ] [63])
            (const_int 16 [0x10]))) 196 {*lea_2_rex64} (nil)
    (nil))

(insn 778 2093 2089 56 ./CppStatUtilities.cc:383 (set (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                (const_int 48 [0x30])) [73 S4 A8])
        (const_int 2 [0x2])) 40 {*movsi_1} (insn_list:REG_DEP_ANTI 771 (nil))
    (expr_list:REG_EQUAL (const_int 2 [0x2])
        (nil)))

(insn:TI 2089 778 2090 56 ./CppStatUtilities.cc:384 (parallel [
            (set (reg:SI 1 dx [350])
                (ashiftrt:SI (reg:SI 1 dx [350])
                    (const_int 31 [0x1f])))
            (clobber (reg:CC 17 flags))
        ]) 443 {*ashrsi3_1} (insn_list:REG_DEP_TRUE 772 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 2090 2089 774 56 ./CppStatUtilities.cc:384 (parallel [
            (set (reg:SI 0 ax [413])
                (div:SI (reg:SI 0 ax)
                    (reg/v:SI 41 r12 [orig:102 dataLen ] [102])))
            (set (reg:SI 1 dx [350])
                (mod:SI (reg:SI 0 ax)
                    (reg/v:SI 41 r12 [orig:102 dataLen ] [102])))
            (use (reg:SI 1 dx [350]))
            (clobber (reg:CC 17 flags))
        ]) 279 {*divmodsi_noext} (insn_list:REG_DEP_ANTI 772 (insn_list:REG_DEP_TRUE 2089 (insn_list:REG_DEP_TRUE 771 (nil))))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_UNUSED (reg:SI 0 ax [413])
            (nil))))

(insn:TI 774 2090 2091 56 ./CppStatUtilities.cc:384 (set (reg:DI 5 di [351])
        (sign_extend:DI (reg:SI 1 dx [350]))) 115 {extendsidi2_rex64} (insn_list:REG_DEP_OUTPUT 771 (insn_list:REG_DEP_TRUE 2090 (nil)))
    (expr_list:REG_DEAD (reg:SI 1 dx [350])
        (nil)))

(insn:TI 2091 774 2092 56 ./CppStatUtilities.cc:384 (set (reg:DI 3 bx [352])
        (mem:DI (plus:DI (mult:DI (reg:DI 5 di [351])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 43 r14 [orig:101 data ] [101])) [3 S8 A64])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 774 (insn_list:REG_DEP_ANTI 771 (nil)))
    (expr_list:REG_DEAD (reg:DI 5 di [351])
        (nil)))

(insn:TI 2092 2091 1852 56 ./CppStatUtilities.cc:384 (set (mem:DI (plus:DI (reg/f:DI 42 r13 [orig:63 ivtmp.758 ] [63])
                (const_int 8 [0x8])) [3 S8 A64])
        (reg:DI 3 bx [352])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 771 (insn_list:REG_DEP_TRUE 2091 (nil)))
    (expr_list:REG_DEAD (reg:DI 3 bx [352])
        (expr_list:REG_DEAD (reg/f:DI 42 r13 [orig:63 ivtmp.758 ] [63])
            (nil))))
;; End of basic block 56, registers live:
 6 [bp] 7 [sp] 41 [r12] 43 [r14] 44 [r15]

;; Start of basic block 57, registers live: 6 [bp] 7 [sp] 41 [r12] 43 [r14] 44 [r15]
(code_label:HI 1852 2092 806 57 698 "" [1 uses])

(note:HI 806 1852 795 57 [bb 57] NOTE_INSN_BASIC_BLOCK)

(call_insn:TI 795 806 796 57 ./CppStatUtilities.cc:384 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("rand") [flags 0x41] <function_decl 0x2b5eb50eef00 rand>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (nil)
    (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (nil))

(insn:TI 796 795 802 57 ./CppStatUtilities.cc:384 (set (reg:SI 1 dx [orig:353 D.34952 ] [353])
        (reg:SI 0 ax)) 40 {*movsi_1} (insn_list:REG_DEP_TRUE 795 (nil))
    (nil))

(insn 802 796 2084 57 ./CppStatUtilities.cc:383 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                        (const_int 48 [0x30])) [73 S4 A8])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                            (const_int 48 [0x30])) [73 S4 A8])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (insn_list:REG_DEP_ANTI 795 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 2084 802 2085 57 ./CppStatUtilities.cc:384 (parallel [
            (set (reg:SI 1 dx [354])
                (ashiftrt:SI (reg:SI 1 dx [354])
                    (const_int 31 [0x1f])))
            (clobber (reg:CC 17 flags))
        ]) 443 {*ashrsi3_1} (insn_list:REG_DEP_TRUE 796 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 2085 2084 798 57 ./CppStatUtilities.cc:384 (parallel [
            (set (reg:SI 0 ax [414])
                (div:SI (reg:SI 0 ax)
                    (reg/v:SI 41 r12 [orig:102 dataLen ] [102])))
            (set (reg:SI 1 dx [354])
                (mod:SI (reg:SI 0 ax)
                    (reg/v:SI 41 r12 [orig:102 dataLen ] [102])))
            (use (reg:SI 1 dx [354]))
            (clobber (reg:CC 17 flags))
        ]) 279 {*divmodsi_noext} (insn_list:REG_DEP_ANTI 796 (insn_list:REG_DEP_TRUE 2084 (insn_list:REG_DEP_TRUE 795 (nil))))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_UNUSED (reg:SI 0 ax [414])
            (nil))))

(insn:TI 798 2085 2086 57 ./CppStatUtilities.cc:384 (set (reg:DI 37 r8 [355])
        (sign_extend:DI (reg:SI 1 dx [354]))) 115 {extendsidi2_rex64} (insn_list:REG_DEP_OUTPUT 795 (insn_list:REG_DEP_TRUE 2085 (nil)))
    (expr_list:REG_DEAD (reg:SI 1 dx [354])
        (nil)))

(insn:TI 2086 798 2087 57 ./CppStatUtilities.cc:384 (set (reg:DI 42 r13 [356])
        (mem:DI (plus:DI (mult:DI (reg:DI 37 r8 [355])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 43 r14 [orig:101 data ] [101])) [3 S8 A64])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 798 (insn_list:REG_DEP_ANTI 795 (nil)))
    (expr_list:REG_DEAD (reg:DI 37 r8 [355])
        (nil)))

(insn:TI 2087 2086 803 57 ./CppStatUtilities.cc:384 (set (mem:DI (reg/f:DI 6 bp [orig:200 ivtmp.758 ] [200]) [3 S8 A64])
        (reg:DI 42 r13 [356])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 795 (insn_list:REG_DEP_TRUE 2086 (nil)))
    (expr_list:REG_DEAD (reg:DI 42 r13 [356])
        (nil)))

(insn 803 2087 1851 57 ./CppStatUtilities.cc:383 (parallel [
            (set (reg/f:DI 6 bp [orig:200 ivtmp.758 ] [200])
                (plus:DI (reg/f:DI 6 bp [orig:200 ivtmp.758 ] [200])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 2087 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 57, registers live:
 6 [bp] 7 [sp] 41 [r12] 43 [r14] 44 [r15]

;; Start of basic block 58, registers live: 6 [bp] 7 [sp] 41 [r12] 43 [r14] 44 [r15]
(code_label:HI 1851 803 830 58 697 "" [1 uses])

(note:HI 830 1851 819 58 [bb 58] NOTE_INSN_BASIC_BLOCK)

(call_insn:TI 819 830 820 58 ./CppStatUtilities.cc:384 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("rand") [flags 0x41] <function_decl 0x2b5eb50eef00 rand>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (nil)
    (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (nil))

(insn:TI 820 819 826 58 ./CppStatUtilities.cc:384 (set (reg:SI 1 dx [orig:357 D.34952 ] [357])
        (reg:SI 0 ax)) 40 {*movsi_1} (insn_list:REG_DEP_TRUE 819 (nil))
    (nil))

(insn 826 820 2079 58 ./CppStatUtilities.cc:383 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                        (const_int 48 [0x30])) [73 S4 A8])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                            (const_int 48 [0x30])) [73 S4 A8])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (insn_list:REG_DEP_ANTI 819 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 2079 826 2080 58 ./CppStatUtilities.cc:384 (parallel [
            (set (reg:SI 1 dx [358])
                (ashiftrt:SI (reg:SI 1 dx [358])
                    (const_int 31 [0x1f])))
            (clobber (reg:CC 17 flags))
        ]) 443 {*ashrsi3_1} (insn_list:REG_DEP_TRUE 820 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 2080 2079 822 58 ./CppStatUtilities.cc:384 (parallel [
            (set (reg:SI 0 ax [415])
                (div:SI (reg:SI 0 ax)
                    (reg/v:SI 41 r12 [orig:102 dataLen ] [102])))
            (set (reg:SI 1 dx [358])
                (mod:SI (reg:SI 0 ax)
                    (reg/v:SI 41 r12 [orig:102 dataLen ] [102])))
            (use (reg:SI 1 dx [358]))
            (clobber (reg:CC 17 flags))
        ]) 279 {*divmodsi_noext} (insn_list:REG_DEP_ANTI 820 (insn_list:REG_DEP_TRUE 2079 (insn_list:REG_DEP_TRUE 819 (nil))))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_UNUSED (reg:SI 0 ax [415])
            (nil))))

(insn:TI 822 2080 2081 58 ./CppStatUtilities.cc:384 (set (reg:DI 39 r10 [359])
        (sign_extend:DI (reg:SI 1 dx [358]))) 115 {extendsidi2_rex64} (insn_list:REG_DEP_OUTPUT 819 (insn_list:REG_DEP_TRUE 2080 (nil)))
    (expr_list:REG_DEAD (reg:SI 1 dx [358])
        (nil)))

(insn:TI 2081 822 2082 58 ./CppStatUtilities.cc:384 (set (reg:DI 38 r9 [360])
        (mem:DI (plus:DI (mult:DI (reg:DI 39 r10 [359])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 43 r14 [orig:101 data ] [101])) [3 S8 A64])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 822 (insn_list:REG_DEP_ANTI 819 (nil)))
    (expr_list:REG_DEAD (reg:DI 39 r10 [359])
        (nil)))

(insn:TI 2082 2081 827 58 ./CppStatUtilities.cc:384 (set (mem:DI (reg/f:DI 6 bp [orig:200 ivtmp.758 ] [200]) [3 S8 A64])
        (reg:DI 38 r9 [360])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 819 (insn_list:REG_DEP_TRUE 2081 (nil)))
    (expr_list:REG_DEAD (reg:DI 38 r9 [360])
        (nil)))

(insn 827 2082 1850 58 ./CppStatUtilities.cc:383 (parallel [
            (set (reg/f:DI 6 bp [orig:200 ivtmp.758 ] [200])
                (plus:DI (reg/f:DI 6 bp [orig:200 ivtmp.758 ] [200])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 2082 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 58, registers live:
 6 [bp] 7 [sp] 41 [r12] 43 [r14] 44 [r15]

;; Start of basic block 59, registers live: 6 [bp] 7 [sp] 41 [r12] 43 [r14] 44 [r15]
(code_label:HI 1850 827 854 59 696 "" [1 uses])

(note:HI 854 1850 843 59 [bb 59] NOTE_INSN_BASIC_BLOCK)

(call_insn:TI 843 854 844 59 ./CppStatUtilities.cc:384 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("rand") [flags 0x41] <function_decl 0x2b5eb50eef00 rand>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (nil)
    (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (nil))

(insn:TI 844 843 850 59 ./CppStatUtilities.cc:384 (set (reg:SI 1 dx [orig:361 D.34952 ] [361])
        (reg:SI 0 ax)) 40 {*movsi_1} (insn_list:REG_DEP_TRUE 843 (nil))
    (nil))

(insn 850 844 2074 59 ./CppStatUtilities.cc:383 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                        (const_int 48 [0x30])) [73 S4 A8])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                            (const_int 48 [0x30])) [73 S4 A8])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (insn_list:REG_DEP_ANTI 843 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 2074 850 2075 59 ./CppStatUtilities.cc:384 (parallel [
            (set (reg:SI 1 dx [362])
                (ashiftrt:SI (reg:SI 1 dx [362])
                    (const_int 31 [0x1f])))
            (clobber (reg:CC 17 flags))
        ]) 443 {*ashrsi3_1} (insn_list:REG_DEP_TRUE 844 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 2075 2074 846 59 ./CppStatUtilities.cc:384 (parallel [
            (set (reg:SI 0 ax [416])
                (div:SI (reg:SI 0 ax)
                    (reg/v:SI 41 r12 [orig:102 dataLen ] [102])))
            (set (reg:SI 1 dx [362])
                (mod:SI (reg:SI 0 ax)
                    (reg/v:SI 41 r12 [orig:102 dataLen ] [102])))
            (use (reg:SI 1 dx [362]))
            (clobber (reg:CC 17 flags))
        ]) 279 {*divmodsi_noext} (insn_list:REG_DEP_ANTI 844 (insn_list:REG_DEP_TRUE 2074 (insn_list:REG_DEP_TRUE 843 (nil))))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_UNUSED (reg:SI 0 ax [416])
            (nil))))

(insn:TI 846 2075 2076 59 ./CppStatUtilities.cc:384 (set (reg:DI 2 cx [363])
        (sign_extend:DI (reg:SI 1 dx [362]))) 115 {extendsidi2_rex64} (insn_list:REG_DEP_OUTPUT 843 (insn_list:REG_DEP_TRUE 2075 (nil)))
    (expr_list:REG_DEAD (reg:SI 1 dx [362])
        (nil)))

(insn:TI 2076 846 2077 59 ./CppStatUtilities.cc:384 (set (reg:DI 40 r11 [364])
        (mem:DI (plus:DI (mult:DI (reg:DI 2 cx [363])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 43 r14 [orig:101 data ] [101])) [3 S8 A64])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 846 (insn_list:REG_DEP_ANTI 843 (nil)))
    (expr_list:REG_DEAD (reg:DI 2 cx [363])
        (nil)))

(insn:TI 2077 2076 851 59 ./CppStatUtilities.cc:384 (set (mem:DI (reg/f:DI 6 bp [orig:200 ivtmp.758 ] [200]) [3 S8 A64])
        (reg:DI 40 r11 [364])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 843 (insn_list:REG_DEP_TRUE 2076 (nil)))
    (expr_list:REG_DEAD (reg:DI 40 r11 [364])
        (nil)))

(insn 851 2077 1849 59 ./CppStatUtilities.cc:383 (parallel [
            (set (reg/f:DI 6 bp [orig:200 ivtmp.758 ] [200])
                (plus:DI (reg/f:DI 6 bp [orig:200 ivtmp.758 ] [200])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 2077 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 59, registers live:
 6 [bp] 7 [sp] 41 [r12] 43 [r14] 44 [r15]

;; Start of basic block 60, registers live: 6 [bp] 7 [sp] 41 [r12] 43 [r14] 44 [r15]
(code_label:HI 1849 851 878 60 695 "" [1 uses])

(note:HI 878 1849 867 60 [bb 60] NOTE_INSN_BASIC_BLOCK)

(call_insn:TI 867 878 868 60 ./CppStatUtilities.cc:384 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("rand") [flags 0x41] <function_decl 0x2b5eb50eef00 rand>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (nil)
    (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (nil))

(insn:TI 868 867 874 60 ./CppStatUtilities.cc:384 (set (reg:SI 1 dx [orig:365 D.34952 ] [365])
        (reg:SI 0 ax)) 40 {*movsi_1} (insn_list:REG_DEP_TRUE 867 (nil))
    (nil))

(insn 874 868 2069 60 ./CppStatUtilities.cc:383 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                        (const_int 48 [0x30])) [73 S4 A8])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                            (const_int 48 [0x30])) [73 S4 A8])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (insn_list:REG_DEP_ANTI 867 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 2069 874 2070 60 ./CppStatUtilities.cc:384 (parallel [
            (set (reg:SI 1 dx [366])
                (ashiftrt:SI (reg:SI 1 dx [366])
                    (const_int 31 [0x1f])))
            (clobber (reg:CC 17 flags))
        ]) 443 {*ashrsi3_1} (insn_list:REG_DEP_TRUE 868 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 2070 2069 870 60 ./CppStatUtilities.cc:384 (parallel [
            (set (reg:SI 0 ax [417])
                (div:SI (reg:SI 0 ax)
                    (reg/v:SI 41 r12 [orig:102 dataLen ] [102])))
            (set (reg:SI 1 dx [366])
                (mod:SI (reg:SI 0 ax)
                    (reg/v:SI 41 r12 [orig:102 dataLen ] [102])))
            (use (reg:SI 1 dx [366]))
            (clobber (reg:CC 17 flags))
        ]) 279 {*divmodsi_noext} (insn_list:REG_DEP_ANTI 868 (insn_list:REG_DEP_TRUE 2069 (insn_list:REG_DEP_TRUE 867 (nil))))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_UNUSED (reg:SI 0 ax [417])
            (nil))))

(insn:TI 870 2070 2071 60 ./CppStatUtilities.cc:384 (set (reg:DI 3 bx [367])
        (sign_extend:DI (reg:SI 1 dx [366]))) 115 {extendsidi2_rex64} (insn_list:REG_DEP_TRUE 2070 (nil))
    (expr_list:REG_DEAD (reg:SI 1 dx [366])
        (nil)))

(insn:TI 2071 870 2072 60 ./CppStatUtilities.cc:384 (set (reg:DI 4 si [368])
        (mem:DI (plus:DI (mult:DI (reg:DI 3 bx [367])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 43 r14 [orig:101 data ] [101])) [3 S8 A64])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 870 (insn_list:REG_DEP_ANTI 867 (nil)))
    (expr_list:REG_DEAD (reg:DI 3 bx [367])
        (nil)))

(insn:TI 2072 2071 875 60 ./CppStatUtilities.cc:384 (set (mem:DI (reg/f:DI 6 bp [orig:200 ivtmp.758 ] [200]) [3 S8 A64])
        (reg:DI 4 si [368])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 867 (insn_list:REG_DEP_TRUE 2071 (nil)))
    (expr_list:REG_DEAD (reg:DI 4 si [368])
        (nil)))

(insn 875 2072 1848 60 ./CppStatUtilities.cc:383 (parallel [
            (set (reg/f:DI 6 bp [orig:200 ivtmp.758 ] [200])
                (plus:DI (reg/f:DI 6 bp [orig:200 ivtmp.758 ] [200])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 2072 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 60, registers live:
 6 [bp] 7 [sp] 41 [r12] 43 [r14] 44 [r15]

;; Start of basic block 61, registers live: 6 [bp] 7 [sp] 41 [r12] 43 [r14] 44 [r15]
(code_label:HI 1848 875 902 61 694 "" [1 uses])

(note:HI 902 1848 891 61 [bb 61] NOTE_INSN_BASIC_BLOCK)

(call_insn:TI 891 902 892 61 ./CppStatUtilities.cc:384 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("rand") [flags 0x41] <function_decl 0x2b5eb50eef00 rand>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (nil)
    (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (nil))

(insn:TI 892 891 898 61 ./CppStatUtilities.cc:384 (set (reg:SI 1 dx [orig:369 D.34952 ] [369])
        (reg:SI 0 ax)) 40 {*movsi_1} (insn_list:REG_DEP_TRUE 891 (nil))
    (nil))

(insn 898 892 2064 61 ./CppStatUtilities.cc:383 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                        (const_int 48 [0x30])) [73 S4 A8])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                            (const_int 48 [0x30])) [73 S4 A8])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (insn_list:REG_DEP_ANTI 891 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 2064 898 2065 61 ./CppStatUtilities.cc:384 (parallel [
            (set (reg:SI 1 dx [370])
                (ashiftrt:SI (reg:SI 1 dx [370])
                    (const_int 31 [0x1f])))
            (clobber (reg:CC 17 flags))
        ]) 443 {*ashrsi3_1} (insn_list:REG_DEP_TRUE 892 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 2065 2064 894 61 ./CppStatUtilities.cc:384 (parallel [
            (set (reg:SI 0 ax [418])
                (div:SI (reg:SI 0 ax)
                    (reg/v:SI 41 r12 [orig:102 dataLen ] [102])))
            (set (reg:SI 1 dx [370])
                (mod:SI (reg:SI 0 ax)
                    (reg/v:SI 41 r12 [orig:102 dataLen ] [102])))
            (use (reg:SI 1 dx [370]))
            (clobber (reg:CC 17 flags))
        ]) 279 {*divmodsi_noext} (insn_list:REG_DEP_ANTI 892 (insn_list:REG_DEP_TRUE 2064 (insn_list:REG_DEP_TRUE 891 (nil))))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_UNUSED (reg:SI 0 ax [418])
            (nil))))

(insn:TI 894 2065 2066 61 ./CppStatUtilities.cc:384 (set (reg:DI 42 r13 [371])
        (sign_extend:DI (reg:SI 1 dx [370]))) 115 {extendsidi2_rex64} (insn_list:REG_DEP_TRUE 2065 (nil))
    (expr_list:REG_DEAD (reg:SI 1 dx [370])
        (nil)))

(insn:TI 2066 894 2067 61 ./CppStatUtilities.cc:384 (set (reg:DI 5 di [372])
        (mem:DI (plus:DI (mult:DI (reg:DI 42 r13 [371])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 43 r14 [orig:101 data ] [101])) [3 S8 A64])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 894 (insn_list:REG_DEP_ANTI 891 (nil)))
    (expr_list:REG_DEAD (reg:DI 42 r13 [371])
        (nil)))

(insn:TI 2067 2066 899 61 ./CppStatUtilities.cc:384 (set (mem:DI (reg/f:DI 6 bp [orig:200 ivtmp.758 ] [200]) [3 S8 A64])
        (reg:DI 5 di [372])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 891 (insn_list:REG_DEP_TRUE 2066 (nil)))
    (expr_list:REG_DEAD (reg:DI 5 di [372])
        (nil)))

(insn 899 2067 1847 61 ./CppStatUtilities.cc:383 (parallel [
            (set (reg/f:DI 6 bp [orig:200 ivtmp.758 ] [200])
                (plus:DI (reg/f:DI 6 bp [orig:200 ivtmp.758 ] [200])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 2067 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 61, registers live:
 6 [bp] 7 [sp] 41 [r12] 43 [r14] 44 [r15]

;; Start of basic block 62, registers live: 6 [bp] 7 [sp] 41 [r12] 43 [r14] 44 [r15]
(code_label:HI 1847 899 926 62 693 "" [1 uses])

(note:HI 926 1847 915 62 [bb 62] NOTE_INSN_BASIC_BLOCK)

(call_insn:TI 915 926 916 62 ./CppStatUtilities.cc:384 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("rand") [flags 0x41] <function_decl 0x2b5eb50eef00 rand>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (nil)
    (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (nil))

(insn:TI 916 915 922 62 ./CppStatUtilities.cc:384 (set (reg:SI 1 dx [orig:373 D.34952 ] [373])
        (reg:SI 0 ax)) 40 {*movsi_1} (insn_list:REG_DEP_TRUE 915 (nil))
    (nil))

(insn 922 916 1958 62 ./CppStatUtilities.cc:383 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                        (const_int 48 [0x30])) [73 S4 A8])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                            (const_int 48 [0x30])) [73 S4 A8])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (insn_list:REG_DEP_ANTI 915 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 1958 922 2059 62 ./CppStatUtilities.cc:383 (set (reg:SI 37 r8)
        (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                (const_int 84 [0x54])) [68 sampleSize+0 S4 A8])) 40 {*movsi_1} (insn_list:REG_DEP_ANTI 915 (nil))
    (nil))

(insn:TI 2059 1958 2060 62 ./CppStatUtilities.cc:384 (parallel [
            (set (reg:SI 1 dx [374])
                (ashiftrt:SI (reg:SI 1 dx [374])
                    (const_int 31 [0x1f])))
            (clobber (reg:CC 17 flags))
        ]) 443 {*ashrsi3_1} (insn_list:REG_DEP_TRUE 916 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 2060 2059 918 62 ./CppStatUtilities.cc:384 (parallel [
            (set (reg:SI 0 ax [419])
                (div:SI (reg:SI 0 ax)
                    (reg/v:SI 41 r12 [orig:102 dataLen ] [102])))
            (set (reg:SI 1 dx [374])
                (mod:SI (reg:SI 0 ax)
                    (reg/v:SI 41 r12 [orig:102 dataLen ] [102])))
            (use (reg:SI 1 dx [374]))
            (clobber (reg:CC 17 flags))
        ]) 279 {*divmodsi_noext} (insn_list:REG_DEP_ANTI 916 (insn_list:REG_DEP_TRUE 2059 (insn_list:REG_DEP_TRUE 915 (nil))))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_UNUSED (reg:SI 0 ax [419])
            (nil))))

(insn:TI 918 2060 2061 62 ./CppStatUtilities.cc:384 (set (reg:DI 39 r10 [375])
        (sign_extend:DI (reg:SI 1 dx [374]))) 115 {extendsidi2_rex64} (insn_list:REG_DEP_OUTPUT 915 (insn_list:REG_DEP_TRUE 2060 (nil)))
    (expr_list:REG_DEAD (reg:SI 1 dx [374])
        (nil)))

(insn:TI 2061 918 2062 62 ./CppStatUtilities.cc:384 (set (reg:DI 38 r9 [376])
        (mem:DI (plus:DI (mult:DI (reg:DI 39 r10 [375])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 43 r14 [orig:101 data ] [101])) [3 S8 A64])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 918 (insn_list:REG_DEP_ANTI 915 (nil)))
    (expr_list:REG_DEAD (reg:DI 39 r10 [375])
        (nil)))

(insn:TI 2062 2061 923 62 ./CppStatUtilities.cc:384 (set (mem:DI (reg/f:DI 6 bp [orig:200 ivtmp.758 ] [200]) [3 S8 A64])
        (reg:DI 38 r9 [376])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 915 (insn_list:REG_DEP_TRUE 2061 (nil)))
    (expr_list:REG_DEAD (reg:DI 38 r9 [376])
        (nil)))

(insn 923 2062 924 62 ./CppStatUtilities.cc:383 (parallel [
            (set (reg/f:DI 6 bp [orig:200 ivtmp.758 ] [200])
                (plus:DI (reg/f:DI 6 bp [orig:200 ivtmp.758 ] [200])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 2062 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 924 923 925 62 ./CppStatUtilities.cc:383 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                    (const_int 48 [0x30])) [73 S4 A8])
            (reg:SI 37 r8))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_OUTPUT 2059 (insn_list:REG_DEP_OUTPUT 2060 (insn_list:REG_DEP_OUTPUT 923 (insn_list:REG_DEP_TRUE 1958 (insn_list:REG_DEP_ANTI 915 (insn_list:REG_DEP_TRUE 922 (nil)))))))
    (expr_list:REG_DEAD (reg:SI 37 r8)
        (nil)))

(jump_insn:TI 925 924 237 62 ./CppStatUtilities.cc:383 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 251)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 916 (insn_list:REG_DEP_ANTI 2059 (insn_list:REG_DEP_ANTI 2060 (insn_list:REG_DEP_ANTI 918 (insn_list:REG_DEP_ANTI 2061 (insn_list:REG_DEP_ANTI 923 (insn_list:REG_DEP_ANTI 1958 (insn_list:REG_DEP_TRUE 924 (insn_list:REG_DEP_ANTI 915 (insn_list:REG_DEP_ANTI 2062 (insn_list:REG_DEP_ANTI 922 (nil))))))))))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
            (nil))))
;; End of basic block 62, registers live:
 6 [bp] 7 [sp] 41 [r12] 43 [r14] 44 [r15]

;; Start of basic block 63, registers live: 6 [bp] 7 [sp] 41 [r12] 43 [r14] 44 [r15]
(code_label:HI 237 925 238 63 570 "" [2 uses])

(note:HI 238 237 240 63 [bb 63] NOTE_INSN_BASIC_BLOCK)

(call_insn:TI 240 238 241 63 ./CppStatUtilities.cc:384 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("rand") [flags 0x41] <function_decl 0x2b5eb50eef00 rand>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (nil)
    (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (nil))

(insn:TI 241 240 2019 63 ./CppStatUtilities.cc:384 (set (reg:SI 1 dx [orig:196 D.34952 ] [196])
        (reg:SI 0 ax)) 40 {*movsi_1} (insn_list:REG_DEP_TRUE 240 (nil))
    (nil))

(insn:TI 2019 241 2020 63 ./CppStatUtilities.cc:384 (parallel [
            (set (reg:SI 1 dx [197])
                (ashiftrt:SI (reg:SI 1 dx [197])
                    (const_int 31 [0x1f])))
            (clobber (reg:CC 17 flags))
        ]) 443 {*ashrsi3_1} (insn_list:REG_DEP_TRUE 241 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 2020 2019 243 63 ./CppStatUtilities.cc:384 (parallel [
            (set (reg:SI 0 ax [405])
                (div:SI (reg:SI 0 ax)
                    (reg/v:SI 41 r12 [orig:102 dataLen ] [102])))
            (set (reg:SI 1 dx [197])
                (mod:SI (reg:SI 0 ax)
                    (reg/v:SI 41 r12 [orig:102 dataLen ] [102])))
            (use (reg:SI 1 dx [197]))
            (clobber (reg:CC 17 flags))
        ]) 279 {*divmodsi_noext} (insn_list:REG_DEP_ANTI 241 (insn_list:REG_DEP_TRUE 2019 (insn_list:REG_DEP_TRUE 240 (nil))))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_UNUSED (reg:SI 0 ax [405])
            (nil))))

(insn:TI 243 2020 2021 63 ./CppStatUtilities.cc:384 (set (reg:DI 38 r9 [198])
        (sign_extend:DI (reg:SI 1 dx [197]))) 115 {extendsidi2_rex64} (insn_list:REG_DEP_OUTPUT 240 (insn_list:REG_DEP_TRUE 2020 (nil)))
    (expr_list:REG_DEAD (reg:SI 1 dx [197])
        (nil)))

(insn:TI 2021 243 2022 63 ./CppStatUtilities.cc:384 (set (reg:DI 37 r8 [199])
        (mem:DI (plus:DI (mult:DI (reg:DI 38 r9 [198])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 43 r14 [orig:101 data ] [101])) [3 S8 A64])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 243 (insn_list:REG_DEP_ANTI 240 (nil)))
    (expr_list:REG_DEAD (reg:DI 38 r9 [198])
        (nil)))

(insn:TI 2022 2021 939 63 ./CppStatUtilities.cc:384 (set (mem:DI (reg/f:DI 6 bp [orig:200 ivtmp.758 ] [200]) [3 S8 A64])
        (reg:DI 37 r8 [199])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 240 (insn_list:REG_DEP_TRUE 2021 (nil)))
    (expr_list:REG_DEAD (reg:DI 37 r8 [199])
        (nil)))

(call_insn:TI 939 2022 940 63 ./CppStatUtilities.cc:384 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("rand") [flags 0x41] <function_decl 0x2b5eb50eef00 rand>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_ANTI 2021 (insn_list:REG_DEP_ANTI 243 (insn_list:REG_DEP_OUTPUT 2020 (insn_list:REG_DEP_ANTI 240 (insn_list:REG_DEP_TRUE 2022 (nil))))))
    (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (nil))

(insn:TI 940 939 2024 63 ./CppStatUtilities.cc:384 (set (reg:SI 1 dx [orig:202 D.34952 ] [202])
        (reg:SI 0 ax)) 40 {*movsi_1} (insn_list:REG_DEP_ANTI 243 (insn_list:REG_DEP_OUTPUT 2020 (insn_list:REG_DEP_TRUE 939 (nil))))
    (nil))

(insn:TI 2024 940 2025 63 ./CppStatUtilities.cc:384 (parallel [
            (set (reg:SI 1 dx [203])
                (ashiftrt:SI (reg:SI 1 dx [203])
                    (const_int 31 [0x1f])))
            (clobber (reg:CC 17 flags))
        ]) 443 {*ashrsi3_1} (insn_list:REG_DEP_TRUE 940 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 2025 2024 942 63 ./CppStatUtilities.cc:384 (parallel [
            (set (reg:SI 0 ax [406])
                (div:SI (reg:SI 0 ax)
                    (reg/v:SI 41 r12 [orig:102 dataLen ] [102])))
            (set (reg:SI 1 dx [203])
                (mod:SI (reg:SI 0 ax)
                    (reg/v:SI 41 r12 [orig:102 dataLen ] [102])))
            (use (reg:SI 1 dx [203]))
            (clobber (reg:CC 17 flags))
        ]) 279 {*divmodsi_noext} (insn_list:REG_DEP_ANTI 940 (insn_list:REG_DEP_TRUE 2024 (insn_list:REG_DEP_TRUE 939 (nil))))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_UNUSED (reg:SI 0 ax [406])
            (nil))))

(insn:TI 942 2025 2026 63 ./CppStatUtilities.cc:384 (set (reg:DI 42 r13 [204])
        (sign_extend:DI (reg:SI 1 dx [203]))) 115 {extendsidi2_rex64} (insn_list:REG_DEP_TRUE 2025 (nil))
    (expr_list:REG_DEAD (reg:SI 1 dx [203])
        (nil)))

(insn:TI 2026 942 2027 63 ./CppStatUtilities.cc:384 (set (reg:DI 5 di [205])
        (mem:DI (plus:DI (mult:DI (reg:DI 42 r13 [204])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 43 r14 [orig:101 data ] [101])) [3 S8 A64])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_OUTPUT 240 (insn_list:REG_DEP_TRUE 942 (insn_list:REG_DEP_ANTI 939 (nil))))
    (expr_list:REG_DEAD (reg:DI 42 r13 [204])
        (nil)))

(insn:TI 2027 2026 958 63 ./CppStatUtilities.cc:384 (set (mem:DI (plus:DI (reg/f:DI 6 bp [orig:200 ivtmp.758 ] [200])
                (const_int 8 [0x8])) [3 S8 A64])
        (reg:DI 5 di [205])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 939 (insn_list:REG_DEP_TRUE 2026 (nil)))
    (expr_list:REG_DEAD (reg:DI 5 di [205])
        (nil)))

(call_insn:TI 958 2027 959 63 ./CppStatUtilities.cc:384 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("rand") [flags 0x41] <function_decl 0x2b5eb50eef00 rand>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_OUTPUT 243 (insn_list:REG_DEP_ANTI 2022 (insn_list:REG_DEP_ANTI 2021 (insn_list:REG_DEP_ANTI 2026 (insn_list:REG_DEP_ANTI 942 (insn_list:REG_DEP_OUTPUT 2025 (insn_list:REG_DEP_ANTI 939 (insn_list:REG_DEP_TRUE 2027 (nil)))))))))
    (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (nil))

(insn:TI 959 958 2029 63 ./CppStatUtilities.cc:384 (set (reg:SI 1 dx [orig:208 D.34952 ] [208])
        (reg:SI 0 ax)) 40 {*movsi_1} (insn_list:REG_DEP_ANTI 942 (insn_list:REG_DEP_OUTPUT 2025 (insn_list:REG_DEP_TRUE 958 (nil))))
    (nil))

(insn:TI 2029 959 2030 63 ./CppStatUtilities.cc:384 (parallel [
            (set (reg:SI 1 dx [209])
                (ashiftrt:SI (reg:SI 1 dx [209])
                    (const_int 31 [0x1f])))
            (clobber (reg:CC 17 flags))
        ]) 443 {*ashrsi3_1} (insn_list:REG_DEP_TRUE 959 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 2030 2029 961 63 ./CppStatUtilities.cc:384 (parallel [
            (set (reg:SI 0 ax [407])
                (div:SI (reg:SI 0 ax)
                    (reg/v:SI 41 r12 [orig:102 dataLen ] [102])))
            (set (reg:SI 1 dx [209])
                (mod:SI (reg:SI 0 ax)
                    (reg/v:SI 41 r12 [orig:102 dataLen ] [102])))
            (use (reg:SI 1 dx [209]))
            (clobber (reg:CC 17 flags))
        ]) 279 {*divmodsi_noext} (insn_list:REG_DEP_ANTI 959 (insn_list:REG_DEP_TRUE 2029 (insn_list:REG_DEP_TRUE 958 (nil))))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_UNUSED (reg:SI 0 ax [407])
            (nil))))

(insn:TI 961 2030 2031 63 ./CppStatUtilities.cc:384 (set (reg:DI 3 bx [210])
        (sign_extend:DI (reg:SI 1 dx [209]))) 115 {extendsidi2_rex64} (insn_list:REG_DEP_TRUE 2030 (nil))
    (expr_list:REG_DEAD (reg:SI 1 dx [209])
        (nil)))

(insn:TI 2031 961 2032 63 ./CppStatUtilities.cc:384 (set (reg:DI 4 si [211])
        (mem:DI (plus:DI (mult:DI (reg:DI 3 bx [210])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 43 r14 [orig:101 data ] [101])) [3 S8 A64])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_OUTPUT 240 (insn_list:REG_DEP_OUTPUT 939 (insn_list:REG_DEP_TRUE 961 (insn_list:REG_DEP_ANTI 958 (nil)))))
    (expr_list:REG_DEAD (reg:DI 3 bx [210])
        (nil)))

(insn:TI 2032 2031 977 63 ./CppStatUtilities.cc:384 (set (mem:DI (plus:DI (reg/f:DI 6 bp [orig:200 ivtmp.758 ] [200])
                (const_int 16 [0x10])) [3 S8 A64])
        (reg:DI 4 si [211])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 958 (insn_list:REG_DEP_TRUE 2031 (nil)))
    (expr_list:REG_DEAD (reg:DI 4 si [211])
        (nil)))

(call_insn:TI 977 2032 978 63 ./CppStatUtilities.cc:384 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("rand") [flags 0x41] <function_decl 0x2b5eb50eef00 rand>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_OUTPUT 243 (insn_list:REG_DEP_ANTI 2022 (insn_list:REG_DEP_ANTI 2021 (insn_list:REG_DEP_ANTI 2027 (insn_list:REG_DEP_OUTPUT 2026 (insn_list:REG_DEP_ANTI 2031 (insn_list:REG_DEP_ANTI 961 (insn_list:REG_DEP_OUTPUT 2030 (insn_list:REG_DEP_ANTI 958 (insn_list:REG_DEP_TRUE 2032 (nil)))))))))))
    (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (nil))

(insn:TI 978 977 2034 63 ./CppStatUtilities.cc:384 (set (reg:SI 1 dx [orig:214 D.34952 ] [214])
        (reg:SI 0 ax)) 40 {*movsi_1} (insn_list:REG_DEP_ANTI 961 (insn_list:REG_DEP_OUTPUT 2030 (insn_list:REG_DEP_TRUE 977 (nil))))
    (nil))

(insn:TI 2034 978 2035 63 ./CppStatUtilities.cc:384 (parallel [
            (set (reg:SI 1 dx [215])
                (ashiftrt:SI (reg:SI 1 dx [215])
                    (const_int 31 [0x1f])))
            (clobber (reg:CC 17 flags))
        ]) 443 {*ashrsi3_1} (insn_list:REG_DEP_TRUE 978 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 2035 2034 980 63 ./CppStatUtilities.cc:384 (parallel [
            (set (reg:SI 0 ax [408])
                (div:SI (reg:SI 0 ax)
                    (reg/v:SI 41 r12 [orig:102 dataLen ] [102])))
            (set (reg:SI 1 dx [215])
                (mod:SI (reg:SI 0 ax)
                    (reg/v:SI 41 r12 [orig:102 dataLen ] [102])))
            (use (reg:SI 1 dx [215]))
            (clobber (reg:CC 17 flags))
        ]) 279 {*divmodsi_noext} (insn_list:REG_DEP_ANTI 978 (insn_list:REG_DEP_TRUE 2034 (insn_list:REG_DEP_TRUE 977 (nil))))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_UNUSED (reg:SI 0 ax [408])
            (nil))))

(insn:TI 980 2035 2036 63 ./CppStatUtilities.cc:384 (set (reg:DI 2 cx [216])
        (sign_extend:DI (reg:SI 1 dx [215]))) 115 {extendsidi2_rex64} (insn_list:REG_DEP_OUTPUT 240 (insn_list:REG_DEP_OUTPUT 939 (insn_list:REG_DEP_OUTPUT 958 (insn_list:REG_DEP_OUTPUT 977 (insn_list:REG_DEP_TRUE 2035 (nil))))))
    (expr_list:REG_DEAD (reg:SI 1 dx [215])
        (nil)))

(insn:TI 2036 980 2037 63 ./CppStatUtilities.cc:384 (set (reg:DI 40 r11 [217])
        (mem:DI (plus:DI (mult:DI (reg:DI 2 cx [216])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 43 r14 [orig:101 data ] [101])) [3 S8 A64])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_OUTPUT 240 (insn_list:REG_DEP_OUTPUT 939 (insn_list:REG_DEP_OUTPUT 958 (insn_list:REG_DEP_TRUE 980 (insn_list:REG_DEP_ANTI 977 (nil))))))
    (expr_list:REG_DEAD (reg:DI 2 cx [216])
        (nil)))

(insn:TI 2037 2036 996 63 ./CppStatUtilities.cc:384 (set (mem:DI (plus:DI (reg/f:DI 6 bp [orig:200 ivtmp.758 ] [200])
                (const_int 24 [0x18])) [3 S8 A64])
        (reg:DI 40 r11 [217])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 977 (insn_list:REG_DEP_TRUE 2036 (nil)))
    (expr_list:REG_DEAD (reg:DI 40 r11 [217])
        (nil)))

(call_insn:TI 996 2037 997 63 ./CppStatUtilities.cc:384 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("rand") [flags 0x41] <function_decl 0x2b5eb50eef00 rand>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_OUTPUT 243 (insn_list:REG_DEP_ANTI 2022 (insn_list:REG_DEP_ANTI 2021 (insn_list:REG_DEP_ANTI 2027 (insn_list:REG_DEP_OUTPUT 2026 (insn_list:REG_DEP_ANTI 2032 (insn_list:REG_DEP_OUTPUT 2031 (insn_list:REG_DEP_ANTI 2036 (insn_list:REG_DEP_ANTI 980 (insn_list:REG_DEP_OUTPUT 2035 (insn_list:REG_DEP_ANTI 977 (insn_list:REG_DEP_TRUE 2037 (nil)))))))))))))
    (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (nil))

(insn:TI 997 996 2039 63 ./CppStatUtilities.cc:384 (set (reg:SI 1 dx [orig:220 D.34952 ] [220])
        (reg:SI 0 ax)) 40 {*movsi_1} (insn_list:REG_DEP_ANTI 980 (insn_list:REG_DEP_OUTPUT 2035 (insn_list:REG_DEP_TRUE 996 (nil))))
    (nil))

(insn:TI 2039 997 2040 63 ./CppStatUtilities.cc:384 (parallel [
            (set (reg:SI 1 dx [221])
                (ashiftrt:SI (reg:SI 1 dx [221])
                    (const_int 31 [0x1f])))
            (clobber (reg:CC 17 flags))
        ]) 443 {*ashrsi3_1} (insn_list:REG_DEP_TRUE 997 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 2040 2039 999 63 ./CppStatUtilities.cc:384 (parallel [
            (set (reg:SI 0 ax [409])
                (div:SI (reg:SI 0 ax)
                    (reg/v:SI 41 r12 [orig:102 dataLen ] [102])))
            (set (reg:SI 1 dx [221])
                (mod:SI (reg:SI 0 ax)
                    (reg/v:SI 41 r12 [orig:102 dataLen ] [102])))
            (use (reg:SI 1 dx [221]))
            (clobber (reg:CC 17 flags))
        ]) 279 {*divmodsi_noext} (insn_list:REG_DEP_ANTI 997 (insn_list:REG_DEP_TRUE 2039 (insn_list:REG_DEP_TRUE 996 (nil))))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_UNUSED (reg:SI 0 ax [409])
            (nil))))

(insn:TI 999 2040 2041 63 ./CppStatUtilities.cc:384 (set (reg:DI 39 r10 [222])
        (sign_extend:DI (reg:SI 1 dx [221]))) 115 {extendsidi2_rex64} (insn_list:REG_DEP_OUTPUT 240 (insn_list:REG_DEP_OUTPUT 939 (insn_list:REG_DEP_OUTPUT 958 (insn_list:REG_DEP_OUTPUT 977 (insn_list:REG_DEP_OUTPUT 996 (insn_list:REG_DEP_TRUE 2040 (nil)))))))
    (expr_list:REG_DEAD (reg:SI 1 dx [221])
        (nil)))

(insn:TI 2041 999 2042 63 ./CppStatUtilities.cc:384 (set (reg:DI 38 r9 [223])
        (mem:DI (plus:DI (mult:DI (reg:DI 39 r10 [222])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 43 r14 [orig:101 data ] [101])) [3 S8 A64])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 2021 (insn_list:REG_DEP_OUTPUT 939 (insn_list:REG_DEP_OUTPUT 958 (insn_list:REG_DEP_OUTPUT 977 (insn_list:REG_DEP_OUTPUT 243 (insn_list:REG_DEP_TRUE 999 (insn_list:REG_DEP_ANTI 996 (nil))))))))
    (expr_list:REG_DEAD (reg:DI 39 r10 [222])
        (nil)))

(insn:TI 2042 2041 1015 63 ./CppStatUtilities.cc:384 (set (mem:DI (plus:DI (reg/f:DI 6 bp [orig:200 ivtmp.758 ] [200])
                (const_int 32 [0x20])) [3 S8 A64])
        (reg:DI 38 r9 [223])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 996 (insn_list:REG_DEP_TRUE 2041 (nil)))
    (expr_list:REG_DEAD (reg:DI 38 r9 [223])
        (nil)))

(call_insn:TI 1015 2042 1016 63 ./CppStatUtilities.cc:384 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("rand") [flags 0x41] <function_decl 0x2b5eb50eef00 rand>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_ANTI 2037 (insn_list:REG_DEP_ANTI 2041 (insn_list:REG_DEP_ANTI 2022 (insn_list:REG_DEP_OUTPUT 2021 (insn_list:REG_DEP_ANTI 2027 (insn_list:REG_DEP_OUTPUT 2026 (insn_list:REG_DEP_ANTI 2032 (insn_list:REG_DEP_OUTPUT 2031 (insn_list:REG_DEP_ANTI 2036 (insn_list:REG_DEP_OUTPUT 980 (insn_list:REG_DEP_ANTI 999 (insn_list:REG_DEP_OUTPUT 2040 (insn_list:REG_DEP_ANTI 996 (insn_list:REG_DEP_TRUE 2042 (nil)))))))))))))))
    (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (nil))

(insn:TI 1016 1015 2044 63 ./CppStatUtilities.cc:384 (set (reg:SI 1 dx [orig:226 D.34952 ] [226])
        (reg:SI 0 ax)) 40 {*movsi_1} (insn_list:REG_DEP_ANTI 999 (insn_list:REG_DEP_OUTPUT 2040 (insn_list:REG_DEP_TRUE 1015 (nil))))
    (nil))

(insn:TI 2044 1016 2045 63 ./CppStatUtilities.cc:384 (parallel [
            (set (reg:SI 1 dx [227])
                (ashiftrt:SI (reg:SI 1 dx [227])
                    (const_int 31 [0x1f])))
            (clobber (reg:CC 17 flags))
        ]) 443 {*ashrsi3_1} (insn_list:REG_DEP_TRUE 1016 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 2045 2044 1018 63 ./CppStatUtilities.cc:384 (parallel [
            (set (reg:SI 0 ax [410])
                (div:SI (reg:SI 0 ax)
                    (reg/v:SI 41 r12 [orig:102 dataLen ] [102])))
            (set (reg:SI 1 dx [227])
                (mod:SI (reg:SI 0 ax)
                    (reg/v:SI 41 r12 [orig:102 dataLen ] [102])))
            (use (reg:SI 1 dx [227]))
            (clobber (reg:CC 17 flags))
        ]) 279 {*divmodsi_noext} (insn_list:REG_DEP_ANTI 1016 (insn_list:REG_DEP_TRUE 2044 (insn_list:REG_DEP_TRUE 1015 (nil))))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_UNUSED (reg:SI 0 ax [410])
            (nil))))

(insn:TI 1018 2045 2046 63 ./CppStatUtilities.cc:384 (set (reg:DI 37 r8 [228])
        (sign_extend:DI (reg:SI 1 dx [227]))) 115 {extendsidi2_rex64} (insn_list:REG_DEP_ANTI 2022 (insn_list:REG_DEP_OUTPUT 939 (insn_list:REG_DEP_OUTPUT 958 (insn_list:REG_DEP_OUTPUT 977 (insn_list:REG_DEP_OUTPUT 996 (insn_list:REG_DEP_OUTPUT 1015 (insn_list:REG_DEP_OUTPUT 2021 (insn_list:REG_DEP_TRUE 2045 (nil)))))))))
    (expr_list:REG_DEAD (reg:SI 1 dx [227])
        (nil)))

(insn:TI 2046 1018 2047 63 ./CppStatUtilities.cc:384 (set (reg:DI 42 r13 [229])
        (mem:DI (plus:DI (mult:DI (reg:DI 37 r8 [228])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 43 r14 [orig:101 data ] [101])) [3 S8 A64])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 2026 (insn_list:REG_DEP_OUTPUT 942 (insn_list:REG_DEP_TRUE 1018 (insn_list:REG_DEP_ANTI 1015 (nil)))))
    (expr_list:REG_DEAD (reg:DI 37 r8 [228])
        (nil)))

(insn:TI 2047 2046 1034 63 ./CppStatUtilities.cc:384 (set (mem:DI (plus:DI (reg/f:DI 6 bp [orig:200 ivtmp.758 ] [200])
                (const_int 40 [0x28])) [3 S8 A64])
        (reg:DI 42 r13 [229])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 1015 (insn_list:REG_DEP_TRUE 2046 (nil)))
    (expr_list:REG_DEAD (reg:DI 42 r13 [229])
        (nil)))

(call_insn:TI 1034 2047 1035 63 ./CppStatUtilities.cc:384 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("rand") [flags 0x41] <function_decl 0x2b5eb50eef00 rand>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_ANTI 2037 (insn_list:REG_DEP_OUTPUT 999 (insn_list:REG_DEP_ANTI 2042 (insn_list:REG_DEP_ANTI 2041 (insn_list:REG_DEP_ANTI 2046 (insn_list:REG_DEP_ANTI 2027 (insn_list:REG_DEP_OUTPUT 2026 (insn_list:REG_DEP_ANTI 2032 (insn_list:REG_DEP_OUTPUT 2031 (insn_list:REG_DEP_ANTI 2036 (insn_list:REG_DEP_OUTPUT 980 (insn_list:REG_DEP_ANTI 1018 (insn_list:REG_DEP_OUTPUT 2045 (insn_list:REG_DEP_ANTI 1015 (insn_list:REG_DEP_TRUE 2047 (nil))))))))))))))))
    (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (nil))

(insn:TI 1035 1034 2049 63 ./CppStatUtilities.cc:384 (set (reg:SI 1 dx [orig:232 D.34952 ] [232])
        (reg:SI 0 ax)) 40 {*movsi_1} (insn_list:REG_DEP_ANTI 1018 (insn_list:REG_DEP_OUTPUT 2045 (insn_list:REG_DEP_TRUE 1034 (nil))))
    (nil))

(insn:TI 2049 1035 2050 63 ./CppStatUtilities.cc:384 (parallel [
            (set (reg:SI 1 dx [233])
                (ashiftrt:SI (reg:SI 1 dx [233])
                    (const_int 31 [0x1f])))
            (clobber (reg:CC 17 flags))
        ]) 443 {*ashrsi3_1} (insn_list:REG_DEP_TRUE 1035 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 2050 2049 1037 63 ./CppStatUtilities.cc:384 (parallel [
            (set (reg:SI 0 ax [411])
                (div:SI (reg:SI 0 ax)
                    (reg/v:SI 41 r12 [orig:102 dataLen ] [102])))
            (set (reg:SI 1 dx [233])
                (mod:SI (reg:SI 0 ax)
                    (reg/v:SI 41 r12 [orig:102 dataLen ] [102])))
            (use (reg:SI 1 dx [233]))
            (clobber (reg:CC 17 flags))
        ]) 279 {*divmodsi_noext} (insn_list:REG_DEP_ANTI 1035 (insn_list:REG_DEP_TRUE 2049 (insn_list:REG_DEP_TRUE 1034 (nil))))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_UNUSED (reg:SI 0 ax [411])
            (nil))))

(insn:TI 1037 2050 2051 63 ./CppStatUtilities.cc:384 (set (reg:DI 5 di [234])
        (sign_extend:DI (reg:SI 1 dx [233]))) 115 {extendsidi2_rex64} (insn_list:REG_DEP_ANTI 2027 (insn_list:REG_DEP_OUTPUT 958 (insn_list:REG_DEP_OUTPUT 977 (insn_list:REG_DEP_OUTPUT 996 (insn_list:REG_DEP_OUTPUT 1015 (insn_list:REG_DEP_OUTPUT 1034 (insn_list:REG_DEP_OUTPUT 2026 (insn_list:REG_DEP_TRUE 2050 (nil)))))))))
    (expr_list:REG_DEAD (reg:SI 1 dx [233])
        (nil)))

(insn:TI 2051 1037 2052 63 ./CppStatUtilities.cc:384 (set (reg:DI 3 bx [235])
        (mem:DI (plus:DI (mult:DI (reg:DI 5 di [234])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 43 r14 [orig:101 data ] [101])) [3 S8 A64])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 2031 (insn_list:REG_DEP_OUTPUT 961 (insn_list:REG_DEP_TRUE 1037 (insn_list:REG_DEP_ANTI 1034 (nil)))))
    (expr_list:REG_DEAD (reg:DI 5 di [234])
        (nil)))

(insn:TI 2052 2051 1053 63 ./CppStatUtilities.cc:384 (set (mem:DI (plus:DI (reg/f:DI 6 bp [orig:200 ivtmp.758 ] [200])
                (const_int 48 [0x30])) [3 S8 A64])
        (reg:DI 3 bx [235])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 1034 (insn_list:REG_DEP_TRUE 2051 (nil)))
    (expr_list:REG_DEAD (reg:DI 3 bx [235])
        (nil)))

(call_insn:TI 1053 2052 1054 63 ./CppStatUtilities.cc:384 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("rand") [flags 0x41] <function_decl 0x2b5eb50eef00 rand>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_ANTI 2037 (insn_list:REG_DEP_OUTPUT 999 (insn_list:REG_DEP_ANTI 2042 (insn_list:REG_DEP_ANTI 2041 (insn_list:REG_DEP_ANTI 2046 (insn_list:REG_DEP_OUTPUT 1018 (insn_list:REG_DEP_ANTI 2051 (insn_list:REG_DEP_ANTI 2032 (insn_list:REG_DEP_OUTPUT 2031 (insn_list:REG_DEP_ANTI 2036 (insn_list:REG_DEP_OUTPUT 980 (insn_list:REG_DEP_ANTI 1037 (insn_list:REG_DEP_OUTPUT 2050 (insn_list:REG_DEP_ANTI 1034 (insn_list:REG_DEP_TRUE 2052 (nil))))))))))))))))
    (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (nil))

(insn:TI 1054 1053 1060 63 ./CppStatUtilities.cc:384 (set (reg:SI 1 dx [orig:238 D.34952 ] [238])
        (reg:SI 0 ax)) 40 {*movsi_1} (insn_list:REG_DEP_ANTI 1037 (insn_list:REG_DEP_OUTPUT 2050 (insn_list:REG_DEP_TRUE 1053 (nil))))
    (nil))

(insn 1060 1054 1959 63 ./CppStatUtilities.cc:383 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                        (const_int 48 [0x30])) [73 S4 A8])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                            (const_int 48 [0x30])) [73 S4 A8])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (insn_list:REG_DEP_ANTI 1053 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 1959 1060 2054 63 ./CppStatUtilities.cc:383 (set (reg:SI 40 r11)
        (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                (const_int 84 [0x54])) [68 sampleSize+0 S4 A8])) 40 {*movsi_1} (insn_list:REG_DEP_ANTI 2037 (insn_list:REG_DEP_OUTPUT 996 (insn_list:REG_DEP_OUTPUT 1015 (insn_list:REG_DEP_OUTPUT 1034 (insn_list:REG_DEP_OUTPUT 2036 (insn_list:REG_DEP_ANTI 1053 (nil)))))))
    (nil))

(insn:TI 2054 1959 2055 63 ./CppStatUtilities.cc:384 (parallel [
            (set (reg:SI 1 dx [239])
                (ashiftrt:SI (reg:SI 1 dx [239])
                    (const_int 31 [0x1f])))
            (clobber (reg:CC 17 flags))
        ]) 443 {*ashrsi3_1} (insn_list:REG_DEP_TRUE 1054 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 2055 2054 1056 63 ./CppStatUtilities.cc:384 (parallel [
            (set (reg:SI 0 ax [412])
                (div:SI (reg:SI 0 ax)
                    (reg/v:SI 41 r12 [orig:102 dataLen ] [102])))
            (set (reg:SI 1 dx [239])
                (mod:SI (reg:SI 0 ax)
                    (reg/v:SI 41 r12 [orig:102 dataLen ] [102])))
            (use (reg:SI 1 dx [239]))
            (clobber (reg:CC 17 flags))
        ]) 279 {*divmodsi_noext} (insn_list:REG_DEP_ANTI 1054 (insn_list:REG_DEP_TRUE 2054 (insn_list:REG_DEP_TRUE 1053 (nil))))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_UNUSED (reg:SI 0 ax [412])
            (nil))))

(insn:TI 1056 2055 2056 63 ./CppStatUtilities.cc:384 (set (reg:DI 4 si [240])
        (sign_extend:DI (reg:SI 1 dx [239]))) 115 {extendsidi2_rex64} (insn_list:REG_DEP_ANTI 2032 (insn_list:REG_DEP_OUTPUT 977 (insn_list:REG_DEP_OUTPUT 996 (insn_list:REG_DEP_OUTPUT 1015 (insn_list:REG_DEP_OUTPUT 1034 (insn_list:REG_DEP_OUTPUT 1053 (insn_list:REG_DEP_OUTPUT 2031 (insn_list:REG_DEP_TRUE 2055 (nil)))))))))
    (expr_list:REG_DEAD (reg:SI 1 dx [239])
        (nil)))

(insn:TI 2056 1056 2057 63 ./CppStatUtilities.cc:384 (set (reg:DI 2 cx [241])
        (mem:DI (plus:DI (mult:DI (reg:DI 4 si [240])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 43 r14 [orig:101 data ] [101])) [3 S8 A64])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 2036 (insn_list:REG_DEP_OUTPUT 996 (insn_list:REG_DEP_OUTPUT 1015 (insn_list:REG_DEP_OUTPUT 1034 (insn_list:REG_DEP_OUTPUT 980 (insn_list:REG_DEP_TRUE 1056 (insn_list:REG_DEP_ANTI 1053 (nil))))))))
    (expr_list:REG_DEAD (reg:DI 4 si [240])
        (nil)))

(insn:TI 2057 2056 1061 63 ./CppStatUtilities.cc:384 (set (mem:DI (plus:DI (reg/f:DI 6 bp [orig:200 ivtmp.758 ] [200])
                (const_int 56 [0x38])) [3 S8 A64])
        (reg:DI 2 cx [241])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 1053 (insn_list:REG_DEP_TRUE 2056 (nil)))
    (expr_list:REG_DEAD (reg:DI 2 cx [241])
        (nil)))

(insn 1061 2057 1062 63 ./CppStatUtilities.cc:383 (parallel [
            (set (reg/f:DI 6 bp [orig:200 ivtmp.758 ] [200])
                (plus:DI (reg/f:DI 6 bp [orig:200 ivtmp.758 ] [200])
                    (const_int 64 [0x40])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 2022 (insn_list:REG_DEP_ANTI 2027 (insn_list:REG_DEP_ANTI 2032 (insn_list:REG_DEP_ANTI 2037 (insn_list:REG_DEP_ANTI 2042 (insn_list:REG_DEP_ANTI 2047 (insn_list:REG_DEP_ANTI 2052 (insn_list:REG_DEP_ANTI 2057 (nil)))))))))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 1062 1061 1063 63 ./CppStatUtilities.cc:383 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                    (const_int 48 [0x30])) [73 S4 A8])
            (reg:SI 40 r11))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_OUTPUT 240 (insn_list:REG_DEP_OUTPUT 2019 (insn_list:REG_DEP_OUTPUT 2020 (insn_list:REG_DEP_OUTPUT 939 (insn_list:REG_DEP_OUTPUT 2024 (insn_list:REG_DEP_OUTPUT 2025 (insn_list:REG_DEP_OUTPUT 958 (insn_list:REG_DEP_OUTPUT 2029 (insn_list:REG_DEP_OUTPUT 2030 (insn_list:REG_DEP_OUTPUT 977 (insn_list:REG_DEP_OUTPUT 2034 (insn_list:REG_DEP_OUTPUT 2035 (insn_list:REG_DEP_OUTPUT 996 (insn_list:REG_DEP_OUTPUT 2039 (insn_list:REG_DEP_OUTPUT 2040 (insn_list:REG_DEP_OUTPUT 1015 (insn_list:REG_DEP_OUTPUT 2044 (insn_list:REG_DEP_OUTPUT 2045 (insn_list:REG_DEP_OUTPUT 1034 (insn_list:REG_DEP_OUTPUT 2049 (insn_list:REG_DEP_OUTPUT 2050 (insn_list:REG_DEP_OUTPUT 2054 (insn_list:REG_DEP_OUTPUT 2055 (insn_list:REG_DEP_OUTPUT 1061 (insn_list:REG_DEP_TRUE 1959 (insn_list:REG_DEP_ANTI 1053 (insn_list:REG_DEP_TRUE 1060 (nil))))))))))))))))))))))))))))
    (expr_list:REG_DEAD (reg:SI 40 r11)
        (nil)))

(jump_insn:TI 1063 1062 363 63 ./CppStatUtilities.cc:383 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 237)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 240 (insn_list:REG_DEP_ANTI 241 (insn_list:REG_DEP_ANTI 2019 (insn_list:REG_DEP_ANTI 2020 (insn_list:REG_DEP_ANTI 243 (insn_list:REG_DEP_ANTI 2021 (insn_list:REG_DEP_ANTI 2022 (insn_list:REG_DEP_ANTI 939 (insn_list:REG_DEP_ANTI 940 (insn_list:REG_DEP_ANTI 2024 (insn_list:REG_DEP_ANTI 2025 (insn_list:REG_DEP_ANTI 942 (insn_list:REG_DEP_ANTI 2026 (insn_list:REG_DEP_ANTI 2027 (insn_list:REG_DEP_ANTI 958 (insn_list:REG_DEP_ANTI 959 (insn_list:REG_DEP_ANTI 2029 (insn_list:REG_DEP_ANTI 2030 (insn_list:REG_DEP_ANTI 961 (insn_list:REG_DEP_ANTI 2031 (insn_list:REG_DEP_ANTI 2032 (insn_list:REG_DEP_ANTI 977 (insn_list:REG_DEP_ANTI 978 (insn_list:REG_DEP_ANTI 2034 (insn_list:REG_DEP_ANTI 2035 (insn_list:REG_DEP_ANTI 980 (insn_list:REG_DEP_ANTI 2036 (insn_list:REG_DEP_ANTI 2037 (insn_list:REG_DEP_ANTI 996 (insn_list:REG_DEP_ANTI 997 (insn_list:REG_DEP_ANTI 2039 (insn_list:REG_DEP_ANTI 2040 (insn_list:REG_DEP_ANTI 999 (insn_list:REG_DEP_ANTI 2041 (insn_list:REG_DEP_ANTI 2042 (insn_list:REG_DEP_ANTI 1015 (insn_list:REG_DEP_ANTI 1016 (insn_list:REG_DEP_ANTI 2044 (insn_list:REG_DEP_ANTI 2045 (insn_list:REG_DEP_ANTI 1018 (insn_list:REG_DEP_ANTI 2046 (insn_list:REG_DEP_ANTI 2047 (insn_list:REG_DEP_ANTI 1034 (insn_list:REG_DEP_ANTI 1035 (insn_list:REG_DEP_ANTI 2049 (insn_list:REG_DEP_ANTI 2050 (insn_list:REG_DEP_ANTI 1037 (insn_list:REG_DEP_ANTI 2051 (insn_list:REG_DEP_ANTI 2052 (insn_list:REG_DEP_ANTI 1054 (insn_list:REG_DEP_ANTI 2054 (insn_list:REG_DEP_ANTI 2055 (insn_list:REG_DEP_ANTI 1056 (insn_list:REG_DEP_ANTI 2056 (insn_list:REG_DEP_ANTI 1061 (insn_list:REG_DEP_ANTI 1959 (insn_list:REG_DEP_TRUE 1062 (insn_list:REG_DEP_ANTI 1053 (insn_list:REG_DEP_ANTI 2057 (insn_list:REG_DEP_ANTI 1060 (nil)))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 9000 [0x2328])
            (nil))))
;; End of basic block 63, registers live:
 6 [bp] 7 [sp] 41 [r12] 43 [r14] 44 [r15]

(note:HI 363 1063 365 NOTE_INSN_LOOP_BEG)

(note:HI 365 363 2259 NOTE_INSN_LOOP_BEG)

(note 2259 365 2260 64 ( prob.766 (expr_list:REG_DEP_TRUE (reg/v/f:DI 3 bx [orig:61 prob.766 ] [61])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 2260 2259 2261 64 ( perLen (expr_list:REG_DEP_TRUE (reg/v:SI 37 r8 [orig:105 perLen ] [105])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 2261 2260 2262 64 ( i (expr_list:REG_DEP_TRUE (reg:DI 6 bp [orig:79 i ] [79])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 2262 2261 251 64 ( k (expr_list:REG_DEP_TRUE (reg/v:SI 4 si [orig:171 k ] [171])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 64, registers live: 7 [sp] 44 [r15]
(code_label:HI 251 2262 252 64 567 "" [7 uses])

(note:HI 252 251 253 64 [bb 64] NOTE_INSN_BASIC_BLOCK)

(note:HI 253 252 256 64 ("./CppStatUtilities.cc") 387)

(insn:TI 256 253 2263 64 ./CppStatUtilities.cc:387 (set (reg:DI 4 si [ D.34927 ])
        (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 64 [0x40])) [70 D.34927+0 S8 A8])) 81 {*movdi_1_rex64} (nil)
    (nil))

(note 2263 256 254 64 ( k (nil)) NOTE_INSN_VAR_LOCATION)

(insn 254 2263 255 64 ./CppStatUtilities.cc:387 (set (reg:DI 2 cx)
        (symbol_ref:DI ("compareDouble") [flags 0x41] <function_decl 0x2b5eb6409400 compareDouble>)) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 255 254 257 64 ./CppStatUtilities.cc:387 (set (reg:DI 1 dx)
        (const_int 8 [0x8])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn:TI 257 255 258 64 ./CppStatUtilities.cc:387 (set (reg:DI 5 di [ b ])
        (reg/v/f:DI 44 r15 [orig:81 b ] [81])) 81 {*movdi_1_rex64} (nil)
    (nil))

(call_insn:TI 258 257 2264 64 ./CppStatUtilities.cc:387 (call (mem:QI (symbol_ref:DI ("qsort") [flags 0x41] <function_decl 0x2b5eb5107600 qsort>) [0 S1 A8])
        (const_int 0 [0x0])) 555 {*call_0} (insn_list:REG_DEP_TRUE 257 (insn_list:REG_DEP_TRUE 256 (insn_list:REG_DEP_TRUE 254 (insn_list:REG_DEP_TRUE 255 (nil)))))
    (expr_list:REG_DEAD (reg:DI 2 cx)
        (expr_list:REG_DEAD (reg:DI 1 dx)
            (expr_list:REG_DEAD (reg:DI 4 si [ D.34927 ])
                (expr_list:REG_DEAD (reg:DI 5 di [ b ])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di [ b ]))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si [ D.34927 ]))
            (expr_list:REG_DEP_TRUE (use (reg:DI 1 dx))
                (expr_list:REG_DEP_TRUE (use (reg:DI 2 cx))
                    (nil))))))

(note 2264 258 259 64 ( perLen (nil)) NOTE_INSN_VAR_LOCATION)

(note:HI 259 2264 260 64 ("./CppStatUtilities.cc") 389)

(insn:TI 260 259 261 64 ./CppStatUtilities.cc:389 (set (reg:DI 5 di [orig:123 probLen ] [123])
        (sign_extend:DI (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                    (const_int 52 [0x34])) [72 probLen+0 S4 A8]))) 115 {extendsidi2_rex64} (insn_list:REG_DEP_OUTPUT 257 (insn_list:REG_DEP_ANTI 258 (nil)))
    (nil))

(insn:TI 261 260 263 64 ./CppStatUtilities.cc:389 (parallel [
            (set (reg:DI 5 di [124])
                (ashift:DI (reg:DI 5 di [orig:123 probLen ] [123])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) 409 {*ashldi3_1_rex64} (insn_list:REG_DEP_TRUE 260 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(call_insn:TI 263 261 266 64 ./CppStatUtilities.cc:389 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("malloc") [flags 0x41] <function_decl 0x2b5eb3cce100 malloc>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_ANTI 260 (insn_list:REG_DEP_OUTPUT 256 (insn_list:REG_DEP_OUTPUT 254 (insn_list:REG_DEP_OUTPUT 255 (insn_list:REG_DEP_TRUE 261 (insn_list:REG_DEP_ANTI 258 (nil)))))))
    (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))

(note:HI 266 263 267 64 ("./CppStatUtilities.cc") 390)

(insn:TI 267 266 2196 64 ./CppStatUtilities.cc:390 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 0 ax [125])
            (const_int 0 [0x0]))) 0 {cmpdi_ccno_1_rex64} (insn_list:REG_DEP_OUTPUT 258 (insn_list:REG_DEP_OUTPUT 261 (insn_list:REG_DEP_TRUE 263 (nil))))
    (nil))

(note 2196 267 264 64 ("./CppStatUtilities.cc") 389)

(insn 264 2196 2197 64 ./CppStatUtilities.cc:389 (set (reg/f:DI 42 r13 [125])
        (reg:DI 0 ax)) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 263 (nil))
    (expr_list:REG_DEAD (reg:DI 0 ax)
        (expr_list:REG_NOALIAS (reg/f:DI 42 r13 [125])
            (nil))))

(note 2197 264 268 64 ("./CppStatUtilities.cc") 390)

(jump_insn:TI 268 2197 271 64 ./CppStatUtilities.cc:390 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref 279)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 254 (insn_list:REG_DEP_ANTI 255 (insn_list:REG_DEP_ANTI 256 (insn_list:REG_DEP_ANTI 257 (insn_list:REG_DEP_ANTI 258 (insn_list:REG_DEP_ANTI 260 (insn_list:REG_DEP_ANTI 261 (insn_list:REG_DEP_ANTI 264 (insn_list:REG_DEP_TRUE 267 (insn_list:REG_DEP_ANTI 263 (nil)))))))))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 100 [0x64])
            (nil))))
;; End of basic block 64, registers live:
 7 [sp] 42 [r13] 44 [r15]

(note:HI 271 268 273 NOTE_INSN_DELETED)

(note:HI 273 271 270 ("./CppStatUtilities.cc") 392)

;; Start of basic block 65, registers live: 7 [sp] 42 [r13] 44 [r15]
(note:HI 270 273 2156 65 [bb 65] NOTE_INSN_BASIC_BLOCK)

(insn:TI 2156 270 2265 65 ./CppStatUtilities.cc:392 (set (reg:SI 43 r14)
        (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                (const_int 52 [0x34])) [72 probLen+0 S4 A8])) 40 {*movsi_1} (nil)
    (nil))

(note 2265 2156 2157 65 ( data (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 2157 2265 275 65 ./CppStatUtilities.cc:392 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg:SI 43 r14)
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (insn_list:REG_DEP_TRUE 2156 (nil))
    (expr_list:REG_DEAD (reg:SI 43 r14)
        (nil)))

(jump_insn:TI 275 2157 292 65 ./CppStatUtilities.cc:392 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 340)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 2156 (insn_list:REG_DEP_TRUE 2157 (nil)))
    (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
            (nil))))
;; End of basic block 65, registers live:
 7 [sp] 42 [r13] 44 [r15]

;; Start of basic block 66, registers live: 7 [sp] 42 [r13] 44 [r15]
(note:HI 292 275 373 66 [bb 66] NOTE_INSN_BASIC_BLOCK)

(note:HI 373 292 395 66 NOTE_INSN_DELETED)

(note:HI 395 373 1918 66 NOTE_INSN_DELETED)

(insn:TI 1918 395 1921 66 ./CppStatUtilities.cc:390 (set (reg:SI 43 r14 [orig:67 pretmp.736 ] [67])
        (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                (const_int 84 [0x54])) [68 sampleSize+0 S4 A8])) 40 {*movsi_1} (nil)
    (nil))

(insn 1921 1918 2266 66 ./CppStatUtilities.cc:394 (set (reg:DI 3 bx)
        (mem/f/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 56 [0x38])) [71 prob+0 S8 A8])) 81 {*movdi_1_rex64} (nil)
    (nil))

(note 2266 1921 1920 66 ( prob.766 (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 1920 2266 2267 66 (set (reg:SI 41 r12 [153])
        (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                (const_int 52 [0x34])) [72 probLen+0 S4 A8])) 40 {*movsi_1} (nil)
    (nil))

(note 2267 1920 293 66 ( dataLen (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 293 2267 294 66 ./CppStatUtilities.cc:390 (parallel [
            (set (reg:SI 43 r14 [orig:67 pretmp.736 ] [67])
                (plus:SI (reg:SI 43 r14 [orig:67 pretmp.736 ] [67])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (insn_list:REG_DEP_TRUE 1918 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 294 293 396 66 ./CppStatUtilities.cc:390 (set (reg:DF 27 xmm6)
        (float:DF (reg:SI 43 r14 [orig:67 pretmp.736 ] [67]))) 175 {*floatsidf2_sse} (insn_list:REG_DEP_TRUE 293 (nil))
    (nil))

(insn 396 294 397 66 (parallel [
            (set (reg:SI 41 r12 [153])
                (plus:SI (reg:SI 41 r12 [153])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (insn_list:REG_DEP_TRUE 1920 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 397 396 1922 66 (parallel [
            (set (reg:SI 41 r12 [153])
                (and:SI (reg:SI 41 r12 [153])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) 299 {*andsi_1} (insn_list:REG_DEP_TRUE 396 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 1922 397 2268 66 ./CppStatUtilities.cc:394 (set (reg:DF 26 xmm5 [orig:75 x ] [75])
        (reg:DF 27 xmm6)) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 294 (nil))
    (nil))

(note 2268 1922 1919 66 ( x (expr_list:REG_DEP_TRUE (reg:DF 26 xmm5 [orig:75 x ] [75])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn 1919 2268 401 66 ./CppStatUtilities.cc:390 (set (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                (const_int 88 [0x58])) [67 pretmp.737+0 S8 A8])
        (reg:DF 27 xmm6)) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 294 (nil))
    (expr_list:REG_DEAD (reg:DF 27 xmm6)
        (nil)))

(insn:TI 401 1919 403 66 ./CppStatUtilities.cc:394 (set (reg:DF 26 xmm5 [orig:75 x ] [75])
        (mult:DF (reg:DF 26 xmm5 [orig:75 x ] [75])
            (mem:DF (reg:DI 3 bx) [3 S8 A64]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 1922 (insn_list:REG_DEP_TRUE 1921 (nil)))
    (expr_list:REG_DEAD (reg:DI 3 bx)
        (nil)))

(insn:TI 403 401 1892 66 ./CppStatUtilities.cc:395 (set (reg:DF 21 xmm0 [ x ])
        (reg:DF 26 xmm5 [orig:75 x ] [75])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 401 (nil))
    (nil))

(insn 1892 403 2269 66 ./CppStatUtilities.cc:395 (set (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                (const_int 32 [0x20])) [74 S8 A8])
        (reg:DF 26 xmm5)) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 401 (nil))
    (expr_list:REG_DEAD (reg:DF 26 xmm5)
        (nil)))

(note 2269 1892 404 66 ( x (expr_list:REG_DEP_TRUE (reg:DF 21 xmm0 [ x ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(call_insn/u:TI 404 2269 2270 66 ./CppStatUtilities.cc:395 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("floor") [flags 0x41] <function_decl 0x2b5eb3c39300 floor>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_ANTI 1919 (insn_list:REG_DEP_ANTI 1922 (insn_list:REG_DEP_OUTPUT 294 (insn_list:REG_DEP_ANTI 1892 (insn_list:REG_DEP_OUTPUT 401 (insn_list:REG_DEP_TRUE 403 (nil)))))))
    (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DF 21 xmm0 [ x ]))
        (nil)))

(note 2270 404 407 66 ( x (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 407 2270 2271 66 ./CppStatUtilities.cc:397 (set (reg:SI 6 bp [126])
        (fix:SI (reg:DF 21 xmm0 [orig:83 D.34976 ] [83]))) 145 {fix_truncdfsi_sse} (insn_list:REG_DEP_TRUE 404 (nil))
    (nil))

(note 2271 407 1893 66 ( i (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 1893 2271 408 66 ./CppStatUtilities.cc:397 (set (reg:DF 23 xmm2)
        (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                (const_int 32 [0x20])) [74 S8 A8])) 94 {*movdf_integer} (insn_list:REG_DEP_ANTI 404 (nil))
    (nil))

(insn:TI 408 1893 409 66 ./CppStatUtilities.cc:397 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 6 bp [126])
            (reg:SI 43 r14 [orig:67 pretmp.736 ] [67]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_OUTPUT 396 (insn_list:REG_DEP_OUTPUT 397 (insn_list:REG_DEP_OUTPUT 404 (insn_list:REG_DEP_TRUE 293 (insn_list:REG_DEP_TRUE 407 (nil))))))
    (expr_list:REG_DEAD (reg:SI 6 bp [126])
        (nil)))

(jump_insn:TI 409 408 426 66 ./CppStatUtilities.cc:397 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1798)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 1918 (insn_list:REG_DEP_ANTI 293 (insn_list:REG_DEP_ANTI 294 (insn_list:REG_DEP_ANTI 1919 (insn_list:REG_DEP_ANTI 1920 (insn_list:REG_DEP_ANTI 396 (insn_list:REG_DEP_ANTI 397 (insn_list:REG_DEP_ANTI 1922 (insn_list:REG_DEP_ANTI 1921 (insn_list:REG_DEP_ANTI 401 (insn_list:REG_DEP_ANTI 403 (insn_list:REG_DEP_ANTI 1892 (insn_list:REG_DEP_ANTI 407 (insn_list:REG_DEP_ANTI 1893 (insn_list:REG_DEP_TRUE 408 (insn_list:REG_DEP_ANTI 404 (nil)))))))))))))))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
            (nil))))
;; End of basic block 66, registers live:
 7 [sp] 21 [xmm0] 23 [xmm2] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 67, registers live: 7 [sp] 21 [xmm0] 23 [xmm2] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note:HI 426 409 417 67 [bb 67] NOTE_INSN_BASIC_BLOCK)

(insn:TI 417 426 2272 67 ./CppStatUtilities.cc:400 (set (reg:SI 0 ax [254])
        (fix:SI (reg/v:DF 23 xmm2 [orig:75 x ] [75]))) 145 {fix_truncdfsi_sse} (nil)
    (nil))

(note 2272 417 1923 67 ( x (expr_list:REG_DEP_TRUE (reg/v:DF 23 xmm2 [orig:75 x ] [75])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 1923 2272 2273 67 ./CppStatUtilities.cc:395 (set (reg:DF 45 xmm8 [orig:253 t ] [253])
        (reg/v:DF 23 xmm2 [orig:75 x ] [75])) 94 {*movdf_integer} (nil)
    (nil))

(note 2273 1923 1924 67 ( t (expr_list:REG_DEP_TRUE (reg:DF 45 xmm8 [orig:253 t ] [253])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn 1924 2273 420 67 ./CppStatUtilities.cc:400 (set (reg:DF 28 xmm7 [256])
        (mem/u/c/i:DF (symbol_ref/u:DI ("*.LC18") [flags 0x2]) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:TI 420 1924 414 67 ./CppStatUtilities.cc:400 (set (reg/v:DF 23 xmm2 [orig:75 x ] [75])
        (plus:DF (reg/v:DF 23 xmm2 [orig:75 x ] [75])
            (mem/u/c/i:DF (symbol_ref/u:DI ("*.LC18") [flags 0x2]) [3 S8 A64]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_ANTI 1923 (insn_list:REG_DEP_ANTI 417 (nil)))
    (expr_list:REG_EQUAL (plus:DF (reg/v:DF 23 xmm2 [orig:75 x ] [75])
            (const_double:DF 1.0e+0 [0x0.8p+1]))
        (nil)))

(insn:TI 414 420 416 67 ./CppStatUtilities.cc:395 (set (reg:DF 45 xmm8 [orig:253 t ] [253])
        (minus:DF (reg:DF 45 xmm8 [orig:253 t ] [253])
            (reg:DF 21 xmm0 [orig:83 D.34976 ] [83]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 1923 (nil))
    (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:83 D.34976 ] [83])
        (nil)))

(insn:TI 416 414 418 67 ./CppStatUtilities.cc:400 (set (reg:DF 28 xmm7 [256])
        (minus:DF (reg:DF 28 xmm7 [256])
            (reg:DF 45 xmm8 [orig:253 t ] [253]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 414 (insn_list:REG_DEP_TRUE 1924 (nil)))
    (expr_list:REG_EQUAL (minus:DF (const_double:DF 1.0e+0 [0x0.8p+1])
            (reg/v:DF 22 xmm1 [orig:253 t ] [253]))
        (nil)))

(insn:TI 418 416 419 67 ./CppStatUtilities.cc:400 (set (reg:DI 0 ax [255])
        (sign_extend:DI (reg:SI 0 ax [254]))) 115 {extendsidi2_rex64} (insn_list:REG_DEP_TRUE 417 (nil))
    (nil))

(insn:TI 419 418 421 67 ./CppStatUtilities.cc:400 (set (reg:DF 28 xmm7 [256])
        (mult:DF (reg:DF 28 xmm7 [256])
            (mem:DF (plus:DI (mult:DI (reg:DI 0 ax [255])
                        (const_int 8 [0x8]))
                    (reg/v/f:DI 44 r15 [orig:81 b ] [81])) [3 S8 A64]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 416 (insn_list:REG_DEP_TRUE 418 (nil)))
    (expr_list:REG_DEAD (reg:DI 0 ax [255])
        (nil)))

(insn 421 419 422 67 ./CppStatUtilities.cc:400 (set (reg:SI 0 ax [258])
        (fix:SI (reg/v:DF 23 xmm2 [orig:75 x ] [75]))) 145 {fix_truncdfsi_sse} (insn_list:REG_DEP_ANTI 419 (insn_list:REG_DEP_OUTPUT 418 (insn_list:REG_DEP_TRUE 420 (nil))))
    (expr_list:REG_DEAD (reg/v:DF 23 xmm2 [orig:75 x ] [75])
        (nil)))

(insn:TI 422 421 423 67 ./CppStatUtilities.cc:400 (set (reg:DI 0 ax [259])
        (sign_extend:DI (reg:SI 0 ax [258]))) 115 {extendsidi2_rex64} (insn_list:REG_DEP_TRUE 421 (nil))
    (nil))

(insn:TI 423 422 424 67 ./CppStatUtilities.cc:400 (set (reg:DF 45 xmm8 [orig:253 t ] [253])
        (mult:DF (reg:DF 45 xmm8 [orig:253 t ] [253])
            (mem:DF (plus:DI (mult:DI (reg:DI 0 ax [259])
                        (const_int 8 [0x8]))
                    (reg/v/f:DI 44 r15 [orig:81 b ] [81])) [3 S8 A64]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_ANTI 416 (insn_list:REG_DEP_TRUE 414 (insn_list:REG_DEP_TRUE 422 (nil))))
    (expr_list:REG_DEAD (reg:DI 0 ax [259])
        (nil)))

(insn:TI 424 423 425 67 ./CppStatUtilities.cc:400 (set (reg:DF 28 xmm7 [256])
        (plus:DF (reg:DF 28 xmm7 [256])
            (reg:DF 45 xmm8 [orig:253 t ] [253]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 423 (insn_list:REG_DEP_TRUE 419 (nil)))
    (expr_list:REG_DEAD (reg:DF 45 xmm8 [orig:253 t ] [253])
        (nil)))

(insn:TI 425 424 1799 67 ./CppStatUtilities.cc:400 (set (mem:DF (reg/f:DI 42 r13 [125]) [3 S8 A64])
        (reg:DF 28 xmm7 [256])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 424 (insn_list:REG_DEP_ANTI 419 (insn_list:REG_DEP_ANTI 423 (nil))))
    (expr_list:REG_DEAD (reg:DF 28 xmm7 [256])
        (nil)))
;; End of basic block 67, registers live:
 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 68, registers live: 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(code_label:HI 1799 425 439 68 675 "" [1 uses])

(note:HI 439 1799 2154 68 [bb 68] NOTE_INSN_BASIC_BLOCK)

(insn:TI 2154 439 2274 68 ./CppStatUtilities.cc:392 (parallel [
            (set (reg:DI 5 di [orig:76 k ] [76])
                (const_int 0 [0x0]))
            (clobber (reg:CC 17 flags))
        ]) 78 {*movdi_xor_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(note 2274 2154 2153 68 ( k (expr_list:REG_DEP_TRUE (reg:DI 5 di [orig:76 k ] [76])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn 2153 2274 2116 68 ./CppStatUtilities.cc:392 (parallel [
            (set (reg:DI 4 si [orig:65 ivtmp.744 ] [65])
                (const_int 0 [0x0]))
            (clobber (reg:CC 17 flags))
        ]) 78 {*movdi_xor_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 2116 2153 437 68 ./CppStatUtilities.cc:392 (set (reg/v:SI 6 bp [orig:247 k ] [247])
        (subreg:SI (plus:DI (reg:DI 5 di [orig:76 k ] [76])
                (const_int 1 [0x1])) 0)) 194 {*lea_1_rex64} (insn_list:REG_DEP_TRUE 2154 (nil))
    (expr_list:REG_DEAD (reg:DI 5 di [orig:76 k ] [76])
        (nil)))

(insn 437 2116 2117 68 ./CppStatUtilities.cc:392 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 6 bp [orig:247 k ] [247])
            (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                    (const_int 52 [0x34])) [72 probLen+0 S4 A8]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_OUTPUT 2154 (insn_list:REG_DEP_OUTPUT 2153 (insn_list:REG_DEP_TRUE 2116 (nil))))
    (nil))

(insn 2117 437 438 68 ./CppStatUtilities.cc:392 (set (reg:DI 3 bx [orig:243 ivtmp.744 ] [243])
        (plus:DI (reg:DI 4 si [orig:65 ivtmp.744 ] [65])
            (const_int 1 [0x1]))) 196 {*lea_2_rex64} (insn_list:REG_DEP_TRUE 2153 (nil))
    (expr_list:REG_DEAD (reg:DI 4 si [orig:65 ivtmp.744 ] [65])
        (nil)))

(jump_insn:TI 438 2117 2275 68 ./CppStatUtilities.cc:392 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 340)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 2154 (insn_list:REG_DEP_ANTI 2116 (insn_list:REG_DEP_ANTI 2153 (insn_list:REG_DEP_ANTI 2117 (insn_list:REG_DEP_TRUE 437 (nil))))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
            (nil))))
;; End of basic block 68, registers live:
 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

(note 2275 438 598 69 ( k (expr_list:REG_DEP_TRUE (reg/v:SI 6 bp [orig:247 k ] [247])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 69, registers live: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note:HI 598 2275 596 69 [bb 69] NOTE_INSN_BASIC_BLOCK)

(insn:TI 596 598 597 69 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 41 r12 [153])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (nil)
    (nil))

(jump_insn:TI 597 596 547 69 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 297)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 596 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 2500 [0x9c4])
            (nil))))
;; End of basic block 69, registers live:
 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 70, registers live: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note:HI 547 597 545 70 [bb 70] NOTE_INSN_BASIC_BLOCK)

(insn:TI 545 547 546 70 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 41 r12 [153])
            (const_int 1 [0x1]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 546 545 496 70 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1845)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 545 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 3333 [0xd05])
            (nil))))
;; End of basic block 70, registers live:
 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 71, registers live: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note:HI 496 546 494 71 [bb 71] NOTE_INSN_BASIC_BLOCK)

(insn:TI 494 496 495 71 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 41 r12 [153])
            (const_int 2 [0x2]))) 5 {*cmpsi_1_insn} (nil)
    (expr_list:REG_DEAD (reg:SI 41 r12 [153])
        (nil)))

(jump_insn:TI 495 494 457 71 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1846)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 494 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 71, registers live:
 3 [bx] 6 [bp] 7 [sp] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 72, registers live: 3 [bx] 6 [bp] 7 [sp] 42 [r13] 43 [r14] 44 [r15]
(note:HI 457 495 1926 72 [bb 72] NOTE_INSN_BASIC_BLOCK)

(insn:TI 1926 457 1927 72 ./CppStatUtilities.cc:394 (set (reg:DI 37 r8)
        (mem/f/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 56 [0x38])) [71 prob+0 S8 A8])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 1927 1926 448 72 ./CppStatUtilities.cc:394 (set (reg:DF 46 xmm9 [orig:264 x ] [264])
        (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                (const_int 88 [0x58])) [67 pretmp.737+0 S8 A8])) 94 {*movdf_integer} (nil)
    (nil))

(insn:TI 448 1927 450 72 ./CppStatUtilities.cc:394 (set (reg:DF 46 xmm9 [orig:264 x ] [264])
        (mult:DF (reg:DF 46 xmm9 [orig:264 x ] [264])
            (mem:DF (plus:DI (mult:DI (reg:DI 3 bx [orig:243 ivtmp.744 ] [243])
                        (const_int 8 [0x8]))
                    (reg:DI 37 r8)) [3 S8 A64]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 1927 (insn_list:REG_DEP_TRUE 1926 (nil)))
    (expr_list:REG_DEAD (reg:DI 37 r8)
        (nil)))

(insn:TI 450 448 1894 72 ./CppStatUtilities.cc:395 (set (reg:DF 21 xmm0 [ x ])
        (reg:DF 46 xmm9 [orig:264 x ] [264])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 448 (nil))
    (nil))

(insn 1894 450 451 72 ./CppStatUtilities.cc:395 (set (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                (const_int 32 [0x20])) [74 S8 A8])
        (reg:DF 46 xmm9)) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 448 (nil))
    (expr_list:REG_DEAD (reg:DF 46 xmm9)
        (nil)))

(call_insn/u:TI 451 1894 2277 72 ./CppStatUtilities.cc:395 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("floor") [flags 0x41] <function_decl 0x2b5eb3c39300 floor>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_ANTI 1894 (insn_list:REG_DEP_ANTI 448 (insn_list:REG_DEP_OUTPUT 1926 (insn_list:REG_DEP_TRUE 450 (nil)))))
    (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DF 21 xmm0 [ x ]))
        (nil)))

(note 2277 451 2276 72 ( t (nil)) NOTE_INSN_VAR_LOCATION)

(note 2276 2277 454 72 ( x (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 454 2276 1895 72 ./CppStatUtilities.cc:397 (set (reg:SI 41 r12 [266])
        (fix:SI (reg:DF 21 xmm0 [orig:265 D.34976 ] [265]))) 145 {fix_truncdfsi_sse} (insn_list:REG_DEP_TRUE 451 (nil))
    (nil))

(insn:TI 1895 454 455 72 ./CppStatUtilities.cc:397 (set (reg:DF 23 xmm2)
        (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                (const_int 32 [0x20])) [74 S8 A8])) 94 {*movdf_integer} (insn_list:REG_DEP_ANTI 451 (nil))
    (nil))

(insn:TI 455 1895 456 72 ./CppStatUtilities.cc:397 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 41 r12 [266])
            (reg:SI 43 r14 [orig:67 pretmp.736 ] [67]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_OUTPUT 451 (insn_list:REG_DEP_TRUE 454 (nil)))
    (expr_list:REG_DEAD (reg:SI 41 r12 [266])
        (nil)))

(jump_insn:TI 456 455 473 72 ./CppStatUtilities.cc:397 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1803)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 1927 (insn_list:REG_DEP_ANTI 1926 (insn_list:REG_DEP_ANTI 448 (insn_list:REG_DEP_ANTI 450 (insn_list:REG_DEP_ANTI 1894 (insn_list:REG_DEP_ANTI 454 (insn_list:REG_DEP_ANTI 1895 (insn_list:REG_DEP_TRUE 455 (insn_list:REG_DEP_ANTI 451 (nil))))))))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
            (nil))))
;; End of basic block 72, registers live:
 3 [bx] 6 [bp] 7 [sp] 21 [xmm0] 23 [xmm2] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 73, registers live: 3 [bx] 6 [bp] 7 [sp] 21 [xmm0] 23 [xmm2] 42 [r13] 43 [r14] 44 [r15]
(note:HI 473 456 464 73 [bb 73] NOTE_INSN_BASIC_BLOCK)

(insn:TI 464 473 2278 73 ./CppStatUtilities.cc:400 (set (reg:SI 0 ax [268])
        (fix:SI (reg/v:DF 23 xmm2 [orig:264 x ] [264]))) 145 {fix_truncdfsi_sse} (nil)
    (nil))

(note 2278 464 1928 73 ( x (expr_list:REG_DEP_TRUE (reg/v:DF 23 xmm2 [orig:264 x ] [264])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 1928 2278 2279 73 ./CppStatUtilities.cc:395 (set (reg:DF 48 xmm11 [orig:267 t ] [267])
        (reg/v:DF 23 xmm2 [orig:264 x ] [264])) 94 {*movdf_integer} (nil)
    (nil))

(note 2279 1928 1929 73 ( t (expr_list:REG_DEP_TRUE (reg:DF 48 xmm11 [orig:267 t ] [267])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn 1929 2279 467 73 ./CppStatUtilities.cc:400 (set (reg:DF 47 xmm10 [270])
        (mem/u/c/i:DF (symbol_ref/u:DI ("*.LC18") [flags 0x2]) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:TI 467 1929 461 73 ./CppStatUtilities.cc:400 (set (reg/v:DF 23 xmm2 [orig:264 x ] [264])
        (plus:DF (reg/v:DF 23 xmm2 [orig:264 x ] [264])
            (mem/u/c/i:DF (symbol_ref/u:DI ("*.LC18") [flags 0x2]) [3 S8 A64]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_ANTI 1928 (insn_list:REG_DEP_ANTI 464 (nil)))
    (expr_list:REG_EQUAL (plus:DF (reg/v:DF 23 xmm2 [orig:264 x ] [264])
            (const_double:DF 1.0e+0 [0x0.8p+1]))
        (nil)))

(insn:TI 461 467 463 73 ./CppStatUtilities.cc:395 (set (reg:DF 48 xmm11 [orig:267 t ] [267])
        (minus:DF (reg:DF 48 xmm11 [orig:267 t ] [267])
            (reg:DF 21 xmm0 [orig:265 D.34976 ] [265]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 1928 (nil))
    (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:265 D.34976 ] [265])
        (nil)))

(insn:TI 463 461 465 73 ./CppStatUtilities.cc:400 (set (reg:DF 47 xmm10 [270])
        (minus:DF (reg:DF 47 xmm10 [270])
            (reg:DF 48 xmm11 [orig:267 t ] [267]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 461 (insn_list:REG_DEP_TRUE 1929 (nil)))
    (expr_list:REG_EQUAL (minus:DF (const_double:DF 1.0e+0 [0x0.8p+1])
            (reg/v:DF 22 xmm1 [orig:267 t ] [267]))
        (nil)))

(insn:TI 465 463 466 73 ./CppStatUtilities.cc:400 (set (reg:DI 0 ax [269])
        (sign_extend:DI (reg:SI 0 ax [268]))) 115 {extendsidi2_rex64} (insn_list:REG_DEP_TRUE 464 (nil))
    (nil))

(insn:TI 466 465 468 73 ./CppStatUtilities.cc:400 (set (reg:DF 47 xmm10 [270])
        (mult:DF (reg:DF 47 xmm10 [270])
            (mem:DF (plus:DI (mult:DI (reg:DI 0 ax [269])
                        (const_int 8 [0x8]))
                    (reg/v/f:DI 44 r15 [orig:81 b ] [81])) [3 S8 A64]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 463 (insn_list:REG_DEP_TRUE 465 (nil)))
    (expr_list:REG_DEAD (reg:DI 0 ax [269])
        (nil)))

(insn 468 466 469 73 ./CppStatUtilities.cc:400 (set (reg:SI 0 ax [272])
        (fix:SI (reg/v:DF 23 xmm2 [orig:264 x ] [264]))) 145 {fix_truncdfsi_sse} (insn_list:REG_DEP_ANTI 466 (insn_list:REG_DEP_OUTPUT 465 (insn_list:REG_DEP_TRUE 467 (nil))))
    (expr_list:REG_DEAD (reg/v:DF 23 xmm2 [orig:264 x ] [264])
        (nil)))

(insn:TI 469 468 470 73 ./CppStatUtilities.cc:400 (set (reg:DI 0 ax [273])
        (sign_extend:DI (reg:SI 0 ax [272]))) 115 {extendsidi2_rex64} (insn_list:REG_DEP_TRUE 468 (nil))
    (nil))

(insn:TI 470 469 471 73 ./CppStatUtilities.cc:400 (set (reg:DF 48 xmm11 [orig:267 t ] [267])
        (mult:DF (reg:DF 48 xmm11 [orig:267 t ] [267])
            (mem:DF (plus:DI (mult:DI (reg:DI 0 ax [273])
                        (const_int 8 [0x8]))
                    (reg/v/f:DI 44 r15 [orig:81 b ] [81])) [3 S8 A64]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_ANTI 463 (insn_list:REG_DEP_TRUE 461 (insn_list:REG_DEP_TRUE 469 (nil))))
    (expr_list:REG_DEAD (reg:DI 0 ax [273])
        (nil)))

(insn:TI 471 470 472 73 ./CppStatUtilities.cc:400 (set (reg:DF 47 xmm10 [270])
        (plus:DF (reg:DF 47 xmm10 [270])
            (reg:DF 48 xmm11 [orig:267 t ] [267]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 470 (insn_list:REG_DEP_TRUE 466 (nil)))
    (expr_list:REG_DEAD (reg:DF 48 xmm11 [orig:267 t ] [267])
        (nil)))

(insn:TI 472 471 1804 73 ./CppStatUtilities.cc:400 (set (mem:DF (plus:DI (mult:DI (reg:DI 3 bx [orig:243 ivtmp.744 ] [243])
                    (const_int 8 [0x8]))
                (reg/f:DI 42 r13 [125])) [3 S8 A64])
        (reg:DF 47 xmm10 [270])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 471 (insn_list:REG_DEP_ANTI 466 (insn_list:REG_DEP_ANTI 470 (nil))))
    (expr_list:REG_DEAD (reg:DF 47 xmm10 [270])
        (nil)))
;; End of basic block 73, registers live:
 3 [bx] 6 [bp] 7 [sp] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 74, registers live: 3 [bx] 6 [bp] 7 [sp] 42 [r13] 43 [r14] 44 [r15]
(code_label:HI 1804 472 486 74 678 "" [1 uses])

(note:HI 486 1804 482 74 [bb 74] NOTE_INSN_BASIC_BLOCK)

(insn:TI 482 486 483 74 ./CppStatUtilities.cc:392 (parallel [
            (set (reg/v:SI 6 bp [orig:247 k ] [247])
                (plus:SI (reg/v:SI 6 bp [orig:247 k ] [247])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 483 482 2280 74 ./CppStatUtilities.cc:392 (parallel [
            (set (reg:DI 3 bx [orig:243 ivtmp.744 ] [243])
                (plus:DI (reg:DI 3 bx [orig:243 ivtmp.744 ] [243])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 74, registers live:
 3 [bx] 6 [bp] 7 [sp] 42 [r13] 43 [r14] 44 [r15]

(note 2280 483 2281 75 ( k (expr_list:REG_DEP_TRUE (reg/v:SI 6 bp [orig:247 k ] [247])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 2281 2280 1846 75 ( t (expr_list:REG_DEP_TRUE (reg:DF 48 xmm11 [orig:267 t ] [267])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 75, registers live: 3 [bx] 6 [bp] 7 [sp] 42 [r13] 43 [r14] 44 [r15]
(code_label:HI 1846 2281 508 75 692 "" [1 uses])

(note:HI 508 1846 1931 75 [bb 75] NOTE_INSN_BASIC_BLOCK)

(insn:TI 1931 508 1932 75 ./CppStatUtilities.cc:394 (set (reg:DI 2 cx)
        (mem/f/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 56 [0x38])) [71 prob+0 S8 A8])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 1932 1931 499 75 ./CppStatUtilities.cc:394 (set (reg:DF 49 xmm12 [orig:278 x ] [278])
        (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                (const_int 88 [0x58])) [67 pretmp.737+0 S8 A8])) 94 {*movdf_integer} (nil)
    (nil))

(insn:TI 499 1932 501 75 ./CppStatUtilities.cc:394 (set (reg:DF 49 xmm12 [orig:278 x ] [278])
        (mult:DF (reg:DF 49 xmm12 [orig:278 x ] [278])
            (mem:DF (plus:DI (mult:DI (reg:DI 3 bx [orig:243 ivtmp.744 ] [243])
                        (const_int 8 [0x8]))
                    (reg:DI 2 cx)) [3 S8 A64]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 1932 (insn_list:REG_DEP_TRUE 1931 (nil)))
    (expr_list:REG_DEAD (reg:DI 2 cx)
        (nil)))

(insn:TI 501 499 1896 75 ./CppStatUtilities.cc:395 (set (reg:DF 21 xmm0 [ x ])
        (reg:DF 49 xmm12 [orig:278 x ] [278])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 499 (nil))
    (nil))

(insn 1896 501 502 75 ./CppStatUtilities.cc:395 (set (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                (const_int 32 [0x20])) [74 S8 A8])
        (reg:DF 49 xmm12)) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 499 (nil))
    (expr_list:REG_DEAD (reg:DF 49 xmm12)
        (nil)))

(call_insn/u:TI 502 1896 2283 75 ./CppStatUtilities.cc:395 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("floor") [flags 0x41] <function_decl 0x2b5eb3c39300 floor>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_ANTI 1896 (insn_list:REG_DEP_ANTI 499 (insn_list:REG_DEP_OUTPUT 1931 (insn_list:REG_DEP_TRUE 501 (nil)))))
    (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DF 21 xmm0 [ x ]))
        (nil)))

(note 2283 502 2282 75 ( t (nil)) NOTE_INSN_VAR_LOCATION)

(note 2282 2283 505 75 ( x (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 505 2282 1897 75 ./CppStatUtilities.cc:397 (set (reg:SI 40 r11 [280])
        (fix:SI (reg:DF 21 xmm0 [orig:279 D.34976 ] [279]))) 145 {fix_truncdfsi_sse} (insn_list:REG_DEP_TRUE 502 (nil))
    (nil))

(insn:TI 1897 505 506 75 ./CppStatUtilities.cc:397 (set (reg:DF 23 xmm2)
        (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                (const_int 32 [0x20])) [74 S8 A8])) 94 {*movdf_integer} (insn_list:REG_DEP_ANTI 502 (nil))
    (nil))

(insn:TI 506 1897 507 75 ./CppStatUtilities.cc:397 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 40 r11 [280])
            (reg:SI 43 r14 [orig:67 pretmp.736 ] [67]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_OUTPUT 502 (insn_list:REG_DEP_TRUE 505 (nil)))
    (expr_list:REG_DEAD (reg:SI 40 r11 [280])
        (nil)))

(jump_insn:TI 507 506 524 75 ./CppStatUtilities.cc:397 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1807)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 1932 (insn_list:REG_DEP_ANTI 1931 (insn_list:REG_DEP_ANTI 499 (insn_list:REG_DEP_ANTI 501 (insn_list:REG_DEP_ANTI 1896 (insn_list:REG_DEP_ANTI 505 (insn_list:REG_DEP_ANTI 1897 (insn_list:REG_DEP_TRUE 506 (insn_list:REG_DEP_ANTI 502 (nil))))))))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
            (nil))))
;; End of basic block 75, registers live:
 3 [bx] 6 [bp] 7 [sp] 21 [xmm0] 23 [xmm2] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 76, registers live: 3 [bx] 6 [bp] 7 [sp] 21 [xmm0] 23 [xmm2] 42 [r13] 43 [r14] 44 [r15]
(note:HI 524 507 515 76 [bb 76] NOTE_INSN_BASIC_BLOCK)

(insn:TI 515 524 2284 76 ./CppStatUtilities.cc:400 (set (reg:SI 0 ax [282])
        (fix:SI (reg/v:DF 23 xmm2 [orig:278 x ] [278]))) 145 {fix_truncdfsi_sse} (nil)
    (nil))

(note 2284 515 1933 76 ( x (expr_list:REG_DEP_TRUE (reg/v:DF 23 xmm2 [orig:278 x ] [278])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 1933 2284 2285 76 ./CppStatUtilities.cc:395 (set (reg:DF 51 xmm14 [orig:281 t ] [281])
        (reg/v:DF 23 xmm2 [orig:278 x ] [278])) 94 {*movdf_integer} (nil)
    (nil))

(note 2285 1933 1934 76 ( t (expr_list:REG_DEP_TRUE (reg:DF 51 xmm14 [orig:281 t ] [281])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn 1934 2285 518 76 ./CppStatUtilities.cc:400 (set (reg:DF 50 xmm13 [284])
        (mem/u/c/i:DF (symbol_ref/u:DI ("*.LC18") [flags 0x2]) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:TI 518 1934 512 76 ./CppStatUtilities.cc:400 (set (reg/v:DF 23 xmm2 [orig:278 x ] [278])
        (plus:DF (reg/v:DF 23 xmm2 [orig:278 x ] [278])
            (mem/u/c/i:DF (symbol_ref/u:DI ("*.LC18") [flags 0x2]) [3 S8 A64]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_ANTI 1933 (insn_list:REG_DEP_ANTI 515 (nil)))
    (expr_list:REG_EQUAL (plus:DF (reg/v:DF 23 xmm2 [orig:278 x ] [278])
            (const_double:DF 1.0e+0 [0x0.8p+1]))
        (nil)))

(insn:TI 512 518 514 76 ./CppStatUtilities.cc:395 (set (reg:DF 51 xmm14 [orig:281 t ] [281])
        (minus:DF (reg:DF 51 xmm14 [orig:281 t ] [281])
            (reg:DF 21 xmm0 [orig:279 D.34976 ] [279]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 1933 (nil))
    (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:279 D.34976 ] [279])
        (nil)))

(insn:TI 514 512 516 76 ./CppStatUtilities.cc:400 (set (reg:DF 50 xmm13 [284])
        (minus:DF (reg:DF 50 xmm13 [284])
            (reg:DF 51 xmm14 [orig:281 t ] [281]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 512 (insn_list:REG_DEP_TRUE 1934 (nil)))
    (expr_list:REG_EQUAL (minus:DF (const_double:DF 1.0e+0 [0x0.8p+1])
            (reg/v:DF 22 xmm1 [orig:281 t ] [281]))
        (nil)))

(insn:TI 516 514 517 76 ./CppStatUtilities.cc:400 (set (reg:DI 0 ax [283])
        (sign_extend:DI (reg:SI 0 ax [282]))) 115 {extendsidi2_rex64} (insn_list:REG_DEP_TRUE 515 (nil))
    (nil))

(insn:TI 517 516 519 76 ./CppStatUtilities.cc:400 (set (reg:DF 50 xmm13 [284])
        (mult:DF (reg:DF 50 xmm13 [284])
            (mem:DF (plus:DI (mult:DI (reg:DI 0 ax [283])
                        (const_int 8 [0x8]))
                    (reg/v/f:DI 44 r15 [orig:81 b ] [81])) [3 S8 A64]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 514 (insn_list:REG_DEP_TRUE 516 (nil)))
    (expr_list:REG_DEAD (reg:DI 0 ax [283])
        (nil)))

(insn 519 517 520 76 ./CppStatUtilities.cc:400 (set (reg:SI 0 ax [286])
        (fix:SI (reg/v:DF 23 xmm2 [orig:278 x ] [278]))) 145 {fix_truncdfsi_sse} (insn_list:REG_DEP_ANTI 517 (insn_list:REG_DEP_OUTPUT 516 (insn_list:REG_DEP_TRUE 518 (nil))))
    (expr_list:REG_DEAD (reg/v:DF 23 xmm2 [orig:278 x ] [278])
        (nil)))

(insn:TI 520 519 521 76 ./CppStatUtilities.cc:400 (set (reg:DI 0 ax [287])
        (sign_extend:DI (reg:SI 0 ax [286]))) 115 {extendsidi2_rex64} (insn_list:REG_DEP_TRUE 519 (nil))
    (nil))

(insn:TI 521 520 522 76 ./CppStatUtilities.cc:400 (set (reg:DF 51 xmm14 [orig:281 t ] [281])
        (mult:DF (reg:DF 51 xmm14 [orig:281 t ] [281])
            (mem:DF (plus:DI (mult:DI (reg:DI 0 ax [287])
                        (const_int 8 [0x8]))
                    (reg/v/f:DI 44 r15 [orig:81 b ] [81])) [3 S8 A64]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_ANTI 514 (insn_list:REG_DEP_TRUE 512 (insn_list:REG_DEP_TRUE 520 (nil))))
    (expr_list:REG_DEAD (reg:DI 0 ax [287])
        (nil)))

(insn:TI 522 521 523 76 ./CppStatUtilities.cc:400 (set (reg:DF 50 xmm13 [284])
        (plus:DF (reg:DF 50 xmm13 [284])
            (reg:DF 51 xmm14 [orig:281 t ] [281]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 521 (insn_list:REG_DEP_TRUE 517 (nil)))
    (expr_list:REG_DEAD (reg:DF 51 xmm14 [orig:281 t ] [281])
        (nil)))

(insn:TI 523 522 1808 76 ./CppStatUtilities.cc:400 (set (mem:DF (plus:DI (mult:DI (reg:DI 3 bx [orig:243 ivtmp.744 ] [243])
                    (const_int 8 [0x8]))
                (reg/f:DI 42 r13 [125])) [3 S8 A64])
        (reg:DF 50 xmm13 [284])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 522 (insn_list:REG_DEP_ANTI 517 (insn_list:REG_DEP_ANTI 521 (nil))))
    (expr_list:REG_DEAD (reg:DF 50 xmm13 [284])
        (nil)))
;; End of basic block 76, registers live:
 3 [bx] 6 [bp] 7 [sp] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 77, registers live: 3 [bx] 6 [bp] 7 [sp] 42 [r13] 43 [r14] 44 [r15]
(code_label:HI 1808 523 537 77 680 "" [1 uses])

(note:HI 537 1808 533 77 [bb 77] NOTE_INSN_BASIC_BLOCK)

(insn:TI 533 537 534 77 ./CppStatUtilities.cc:392 (parallel [
            (set (reg/v:SI 6 bp [orig:247 k ] [247])
                (plus:SI (reg/v:SI 6 bp [orig:247 k ] [247])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 534 533 2286 77 ./CppStatUtilities.cc:392 (parallel [
            (set (reg:DI 3 bx [orig:243 ivtmp.744 ] [243])
                (plus:DI (reg:DI 3 bx [orig:243 ivtmp.744 ] [243])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 77, registers live:
 3 [bx] 6 [bp] 7 [sp] 42 [r13] 43 [r14] 44 [r15]

(note 2286 534 2287 78 ( k (expr_list:REG_DEP_TRUE (reg/v:SI 6 bp [orig:247 k ] [247])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 2287 2286 1845 78 ( t (expr_list:REG_DEP_TRUE (reg:DF 51 xmm14 [orig:281 t ] [281])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 78, registers live: 3 [bx] 6 [bp] 7 [sp] 42 [r13] 43 [r14] 44 [r15]
(code_label:HI 1845 2287 559 78 691 "" [1 uses])

(note:HI 559 1845 1936 78 [bb 78] NOTE_INSN_BASIC_BLOCK)

(insn:TI 1936 559 1937 78 ./CppStatUtilities.cc:394 (set (reg:DI 41 r12)
        (mem/f/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 56 [0x38])) [71 prob+0 S8 A8])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 1937 1936 550 78 ./CppStatUtilities.cc:394 (set (reg:DF 52 xmm15 [orig:292 x ] [292])
        (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                (const_int 88 [0x58])) [67 pretmp.737+0 S8 A8])) 94 {*movdf_integer} (nil)
    (nil))

(insn:TI 550 1937 552 78 ./CppStatUtilities.cc:394 (set (reg:DF 52 xmm15 [orig:292 x ] [292])
        (mult:DF (reg:DF 52 xmm15 [orig:292 x ] [292])
            (mem:DF (plus:DI (mult:DI (reg:DI 3 bx [orig:243 ivtmp.744 ] [243])
                        (const_int 8 [0x8]))
                    (reg:DI 41 r12)) [3 S8 A64]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 1937 (insn_list:REG_DEP_TRUE 1936 (nil)))
    (expr_list:REG_DEAD (reg:DI 41 r12)
        (nil)))

(insn:TI 552 550 1898 78 ./CppStatUtilities.cc:395 (set (reg:DF 21 xmm0 [ x ])
        (reg:DF 52 xmm15 [orig:292 x ] [292])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 550 (nil))
    (nil))

(insn 1898 552 553 78 ./CppStatUtilities.cc:395 (set (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                (const_int 32 [0x20])) [74 S8 A8])
        (reg:DF 52 xmm15)) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 550 (nil))
    (expr_list:REG_DEAD (reg:DF 52 xmm15)
        (nil)))

(call_insn/u:TI 553 1898 2289 78 ./CppStatUtilities.cc:395 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("floor") [flags 0x41] <function_decl 0x2b5eb3c39300 floor>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_ANTI 1898 (insn_list:REG_DEP_OUTPUT 550 (insn_list:REG_DEP_TRUE 552 (nil))))
    (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DF 21 xmm0 [ x ]))
        (nil)))

(note 2289 553 2288 78 ( t (nil)) NOTE_INSN_VAR_LOCATION)

(note 2288 2289 556 78 ( x (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 556 2288 1899 78 ./CppStatUtilities.cc:397 (set (reg:SI 5 di [294])
        (fix:SI (reg:DF 21 xmm0 [orig:293 D.34976 ] [293]))) 145 {fix_truncdfsi_sse} (insn_list:REG_DEP_TRUE 553 (nil))
    (nil))

(insn:TI 1899 556 557 78 ./CppStatUtilities.cc:397 (set (reg:DF 23 xmm2)
        (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                (const_int 32 [0x20])) [74 S8 A8])) 94 {*movdf_integer} (insn_list:REG_DEP_ANTI 553 (nil))
    (nil))

(insn:TI 557 1899 558 78 ./CppStatUtilities.cc:397 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 5 di [294])
            (reg:SI 43 r14 [orig:67 pretmp.736 ] [67]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_OUTPUT 553 (insn_list:REG_DEP_TRUE 556 (nil)))
    (expr_list:REG_DEAD (reg:SI 5 di [294])
        (nil)))

(jump_insn:TI 558 557 575 78 ./CppStatUtilities.cc:397 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1811)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 1937 (insn_list:REG_DEP_ANTI 1936 (insn_list:REG_DEP_ANTI 550 (insn_list:REG_DEP_ANTI 552 (insn_list:REG_DEP_ANTI 1898 (insn_list:REG_DEP_ANTI 556 (insn_list:REG_DEP_ANTI 1899 (insn_list:REG_DEP_TRUE 557 (insn_list:REG_DEP_ANTI 553 (nil))))))))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
            (nil))))
;; End of basic block 78, registers live:
 3 [bx] 6 [bp] 7 [sp] 21 [xmm0] 23 [xmm2] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 79, registers live: 3 [bx] 6 [bp] 7 [sp] 21 [xmm0] 23 [xmm2] 42 [r13] 43 [r14] 44 [r15]
(note:HI 575 558 566 79 [bb 79] NOTE_INSN_BASIC_BLOCK)

(insn:TI 566 575 2290 79 ./CppStatUtilities.cc:400 (set (reg:SI 0 ax [296])
        (fix:SI (reg/v:DF 23 xmm2 [orig:292 x ] [292]))) 145 {fix_truncdfsi_sse} (nil)
    (nil))

(note 2290 566 1938 79 ( x (expr_list:REG_DEP_TRUE (reg/v:DF 23 xmm2 [orig:292 x ] [292])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 1938 2290 2291 79 ./CppStatUtilities.cc:395 (set (reg/v:DF 22 xmm1 [orig:295 t ] [295])
        (reg/v:DF 23 xmm2 [orig:292 x ] [292])) 94 {*movdf_integer} (nil)
    (nil))

(note 2291 1938 569 79 ( t (expr_list:REG_DEP_TRUE (reg/v:DF 22 xmm1 [orig:295 t ] [295])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 569 2291 563 79 ./CppStatUtilities.cc:400 (set (reg/v:DF 23 xmm2 [orig:292 x ] [292])
        (plus:DF (reg/v:DF 23 xmm2 [orig:292 x ] [292])
            (mem/u/c/i:DF (symbol_ref/u:DI ("*.LC18") [flags 0x2]) [3 S8 A64]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_ANTI 1938 (insn_list:REG_DEP_ANTI 566 (nil)))
    (expr_list:REG_EQUAL (plus:DF (reg/v:DF 23 xmm2 [orig:292 x ] [292])
            (const_double:DF 1.0e+0 [0x0.8p+1]))
        (nil)))

(insn:TI 563 569 1939 79 ./CppStatUtilities.cc:395 (set (reg/v:DF 22 xmm1 [orig:295 t ] [295])
        (minus:DF (reg/v:DF 22 xmm1 [orig:295 t ] [295])
            (reg:DF 21 xmm0 [orig:293 D.34976 ] [293]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 1938 (nil))
    (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:293 D.34976 ] [293])
        (nil)))

(insn 1939 563 565 79 ./CppStatUtilities.cc:400 (set (reg:DF 21 xmm0 [298])
        (mem/u/c/i:DF (symbol_ref/u:DI ("*.LC18") [flags 0x2]) [3 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_ANTI 563 (nil))
    (nil))

(insn:TI 565 1939 567 79 ./CppStatUtilities.cc:400 (set (reg:DF 21 xmm0 [298])
        (minus:DF (reg:DF 21 xmm0 [298])
            (reg/v:DF 22 xmm1 [orig:295 t ] [295]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 563 (insn_list:REG_DEP_TRUE 1939 (nil)))
    (expr_list:REG_EQUAL (minus:DF (const_double:DF 1.0e+0 [0x0.8p+1])
            (reg/v:DF 22 xmm1 [orig:295 t ] [295]))
        (nil)))

(insn:TI 567 565 568 79 ./CppStatUtilities.cc:400 (set (reg:DI 0 ax [297])
        (sign_extend:DI (reg:SI 0 ax [296]))) 115 {extendsidi2_rex64} (insn_list:REG_DEP_TRUE 566 (nil))
    (nil))

(insn:TI 568 567 570 79 ./CppStatUtilities.cc:400 (set (reg:DF 21 xmm0 [298])
        (mult:DF (reg:DF 21 xmm0 [298])
            (mem:DF (plus:DI (mult:DI (reg:DI 0 ax [297])
                        (const_int 8 [0x8]))
                    (reg/v/f:DI 44 r15 [orig:81 b ] [81])) [3 S8 A64]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 565 (insn_list:REG_DEP_TRUE 567 (nil)))
    (expr_list:REG_DEAD (reg:DI 0 ax [297])
        (nil)))

(insn 570 568 571 79 ./CppStatUtilities.cc:400 (set (reg:SI 0 ax [300])
        (fix:SI (reg/v:DF 23 xmm2 [orig:292 x ] [292]))) 145 {fix_truncdfsi_sse} (insn_list:REG_DEP_ANTI 568 (insn_list:REG_DEP_OUTPUT 567 (insn_list:REG_DEP_TRUE 569 (nil))))
    (expr_list:REG_DEAD (reg/v:DF 23 xmm2 [orig:292 x ] [292])
        (nil)))

(insn:TI 571 570 572 79 ./CppStatUtilities.cc:400 (set (reg:DI 0 ax [301])
        (sign_extend:DI (reg:SI 0 ax [300]))) 115 {extendsidi2_rex64} (insn_list:REG_DEP_TRUE 570 (nil))
    (nil))

(insn:TI 572 571 573 79 ./CppStatUtilities.cc:400 (set (reg/v:DF 22 xmm1 [orig:295 t ] [295])
        (mult:DF (reg/v:DF 22 xmm1 [orig:295 t ] [295])
            (mem:DF (plus:DI (mult:DI (reg:DI 0 ax [301])
                        (const_int 8 [0x8]))
                    (reg/v/f:DI 44 r15 [orig:81 b ] [81])) [3 S8 A64]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_ANTI 565 (insn_list:REG_DEP_TRUE 563 (insn_list:REG_DEP_TRUE 571 (nil))))
    (expr_list:REG_DEAD (reg:DI 0 ax [301])
        (nil)))

(insn:TI 573 572 574 79 ./CppStatUtilities.cc:400 (set (reg:DF 21 xmm0 [298])
        (plus:DF (reg:DF 21 xmm0 [298])
            (reg/v:DF 22 xmm1 [orig:295 t ] [295]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 572 (insn_list:REG_DEP_TRUE 568 (nil)))
    (expr_list:REG_DEAD (reg/v:DF 22 xmm1 [orig:295 t ] [295])
        (nil)))

(insn:TI 574 573 1812 79 ./CppStatUtilities.cc:400 (set (mem:DF (plus:DI (mult:DI (reg:DI 3 bx [orig:243 ivtmp.744 ] [243])
                    (const_int 8 [0x8]))
                (reg/f:DI 42 r13 [125])) [3 S8 A64])
        (reg:DF 21 xmm0 [298])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 573 (insn_list:REG_DEP_ANTI 568 (insn_list:REG_DEP_ANTI 572 (nil))))
    (expr_list:REG_DEAD (reg:DF 21 xmm0 [298])
        (nil)))
;; End of basic block 79, registers live:
 3 [bx] 6 [bp] 7 [sp] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 80, registers live: 3 [bx] 6 [bp] 7 [sp] 42 [r13] 43 [r14] 44 [r15]
(code_label:HI 1812 574 588 80 682 "" [1 uses])

(note:HI 588 1812 584 80 [bb 80] NOTE_INSN_BASIC_BLOCK)

(insn:TI 584 588 585 80 ./CppStatUtilities.cc:392 (parallel [
            (set (reg/v:SI 6 bp [orig:247 k ] [247])
                (plus:SI (reg/v:SI 6 bp [orig:247 k ] [247])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 585 584 586 80 ./CppStatUtilities.cc:392 (parallel [
            (set (reg:DI 3 bx [orig:243 ivtmp.744 ] [243])
                (plus:DI (reg:DI 3 bx [orig:243 ivtmp.744 ] [243])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 586 585 587 80 ./CppStatUtilities.cc:392 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 6 bp [orig:247 k ] [247])
            (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                    (const_int 52 [0x34])) [72 probLen+0 S4 A8]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_OUTPUT 585 (insn_list:REG_DEP_TRUE 584 (nil)))
    (nil))

(jump_insn:TI 587 586 2292 80 ./CppStatUtilities.cc:392 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 297)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 584 (insn_list:REG_DEP_ANTI 585 (insn_list:REG_DEP_TRUE 586 (nil))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 9000 [0x2328])
            (nil))))
;; End of basic block 80, registers live:
 3 [bx] 6 [bp] 7 [sp] 42 [r13] 43 [r14] 44 [r15]

(note 2292 587 2293 81 ( k (expr_list:REG_DEP_TRUE (reg/v:SI 6 bp [orig:247 k ] [247])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 2293 2292 2294 81 ( dataLen (expr_list:REG_DEP_TRUE (reg/v:SI 41 r12 [orig:102 dataLen ] [102])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 2294 2293 2295 81 ( t (expr_list:REG_DEP_TRUE (reg:DF 47 xmm10 [orig:338 t ] [338])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 2295 2294 2296 81 ( i (expr_list:REG_DEP_TRUE (reg:DI 6 bp [orig:79 i ] [79])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 2296 2295 340 81 ( prob.766 (expr_list:REG_DEP_TRUE (reg/v/f:DI 3 bx [orig:61 prob.766 ] [61])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 81, registers live: 7 [sp] 42 [r13] 44 [r15]
(code_label:HI 340 2296 341 81 574 "" [3 uses])

(note:HI 341 340 342 81 [bb 81] NOTE_INSN_BASIC_BLOCK)

(note:HI 342 341 348 81 ("./CppStatUtilities.cc") 403)

(note:HI 348 342 343 81 NOTE_INSN_FUNCTION_END)

(insn:TI 343 348 344 81 ./CppStatUtilities.cc:403 (set (reg:DI 5 di [ b ])
        (reg/v/f:DI 44 r15 [orig:81 b ] [81])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg/v/f:DI 44 r15 [orig:81 b ] [81])
        (nil)))

(call_insn:TI 344 343 2298 81 ./CppStatUtilities.cc:403 (call (mem:QI (symbol_ref:DI ("free") [flags 0x41] <function_decl 0x2b5eb5102400 free>) [0 S1 A8])
        (const_int 0 [0x0])) 555 {*call_0} (insn_list:REG_DEP_TRUE 343 (nil))
    (expr_list:REG_DEAD (reg:DI 5 di [ b ])
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di [ b ]))
        (nil)))

(note 2298 344 2297 81 ( t (nil)) NOTE_INSN_VAR_LOCATION)

(note 2297 2298 1714 81 ( x (nil)) NOTE_INSN_VAR_LOCATION)

(note:HI 1714 2297 2138 81 ("./CppStatUtilities.cc") 357)

(note 2138 1714 2139 81 NOTE_INSN_EPILOGUE_BEG)

(insn:TI 2139 2138 349 81 ./CppStatUtilities.cc:406 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 104 [0x68])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) 762 {pro_epilogue_adjust_stack_rex64} (insn_list:REG_DEP_ANTI 344 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(note:HI 349 2139 351 81 ("./CppStatUtilities.cc") 406)

(insn 351 349 357 81 ./CppStatUtilities.cc:406 (set (reg/i:DI 0 ax [ <result> ])
        (reg/f:DI 42 r13 [125])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_OUTPUT 344 (nil))
    (expr_list:REG_DEAD (reg/f:DI 42 r13 [125])
        (nil)))

(insn 357 351 2198 81 ./CppStatUtilities.cc:406 (use (reg/i:DI 0 ax [ <result> ])) -1 (insn_list:REG_DEP_TRUE 351 (nil))
    (nil))

(note 2198 357 2140 81 ("./CppStatUtilities.cc") 357)

(insn:TI 2140 2198 2299 81 ./CppStatUtilities.cc:406 (parallel [
            (set (reg:DI 3 bx)
                (mem:DI (reg/f:DI 7 sp) [0 S8 A8]))
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 8 [0x8])))
        ]) 77 {popdi1} (insn_list:REG_DEP_ANTI 344 (insn_list:REG_DEP_TRUE 2139 (nil)))
    (nil))

(note 2299 2140 2141 81 ( prob.766 (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 2141 2299 2300 81 ./CppStatUtilities.cc:406 (parallel [
            (set (reg:DI 6 bp)
                (mem:DI (reg/f:DI 7 sp) [0 S8 A8]))
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 8 [0x8])))
        ]) 77 {popdi1} (insn_list:REG_DEP_TRUE 2140 (insn_list:REG_DEP_ANTI 344 (insn_list:REG_DEP_TRUE 2139 (nil))))
    (nil))

(note 2300 2141 2301 81 ( k (nil)) NOTE_INSN_VAR_LOCATION)

(note 2301 2300 2142 81 ( i (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 2142 2301 2302 81 ./CppStatUtilities.cc:406 (parallel [
            (set (reg:DI 41 r12)
                (mem:DI (reg/f:DI 7 sp) [0 S8 A8]))
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 8 [0x8])))
        ]) 77 {popdi1} (insn_list:REG_DEP_TRUE 2141 (insn_list:REG_DEP_ANTI 344 (insn_list:REG_DEP_TRUE 2139 (nil))))
    (nil))

(note 2302 2142 2143 81 ( dataLen (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 2143 2302 2144 81 ./CppStatUtilities.cc:406 (parallel [
            (set (reg:DI 42 r13)
                (mem:DI (reg/f:DI 7 sp) [0 S8 A8]))
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 8 [0x8])))
        ]) 77 {popdi1} (insn_list:REG_DEP_ANTI 351 (insn_list:REG_DEP_TRUE 2142 (insn_list:REG_DEP_ANTI 344 (insn_list:REG_DEP_TRUE 2139 (nil)))))
    (nil))

(insn:TI 2144 2143 2145 81 ./CppStatUtilities.cc:406 (parallel [
            (set (reg:DI 43 r14)
                (mem:DI (reg/f:DI 7 sp) [0 S8 A8]))
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 8 [0x8])))
        ]) 77 {popdi1} (insn_list:REG_DEP_TRUE 2143 (insn_list:REG_DEP_ANTI 344 (insn_list:REG_DEP_TRUE 2139 (nil))))
    (nil))

(insn:TI 2145 2144 2303 81 ./CppStatUtilities.cc:406 (parallel [
            (set (reg:DI 44 r15)
                (mem:DI (reg/f:DI 7 sp) [0 S8 A8]))
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 8 [0x8])))
        ]) 77 {popdi1} (insn_list:REG_DEP_ANTI 343 (insn_list:REG_DEP_TRUE 2144 (insn_list:REG_DEP_ANTI 344 (insn_list:REG_DEP_TRUE 2139 (nil)))))
    (nil))

(note 2303 2145 2146 81 ( b (nil)) NOTE_INSN_VAR_LOCATION)

(jump_insn:TI 2146 2303 2147 81 ./CppStatUtilities.cc:406 (return) 562 {return_internal} (insn_list:REG_DEP_TRUE 2144 (insn_list:REG_DEP_TRUE 2143 (insn_list:REG_DEP_TRUE 2142 (insn_list:REG_DEP_TRUE 2139 (insn_list:REG_DEP_TRUE 2145 (insn_list:REG_DEP_TRUE 2141 (insn_list:REG_DEP_TRUE 343 (insn_list:REG_DEP_TRUE 2140 (insn_list:REG_DEP_TRUE 344 (insn_list:REG_DEP_TRUE 351 (insn_list:REG_DEP_ANTI 357 (nil))))))))))))
    (nil))
;; End of basic block 81, registers live:
 0 [ax] 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

(barrier 2147 2146 2304)

(note 2304 2147 2305 82 ( k (expr_list:REG_DEP_TRUE (reg/v:SI 6 bp [orig:247 k ] [247])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 2305 2304 316 82 ( b (expr_list:REG_DEP_TRUE (reg/v/f:DI 44 r15 [orig:81 b ] [81])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 82, registers live: 3 [bx] 6 [bp] 7 [sp] 21 [xmm0] 23 [xmm2] 42 [r13] 43 [r14] 44 [r15]
(code_label:HI 316 2305 317 82 576 "" [1 uses])

(note:HI 317 316 318 82 [bb 82] NOTE_INSN_BASIC_BLOCK)

(note:HI 318 317 320 82 NOTE_INSN_DELETED)

(note:HI 320 318 323 82 ("./CppStatUtilities.cc") 400)

(insn:TI 323 320 2306 82 ./CppStatUtilities.cc:400 (set (reg:SI 0 ax [130])
        (fix:SI (reg/v:DF 23 xmm2 [orig:244 x ] [244]))) 145 {fix_truncdfsi_sse} (nil)
    (nil))

(note 2306 323 2199 82 ( x (expr_list:REG_DEP_TRUE (reg/v:DF 23 xmm2 [orig:244 x ] [244])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 2199 2306 1916 82 ("./CppStatUtilities.cc") 395)

(insn:TI 1916 2199 2307 82 ./CppStatUtilities.cc:395 (set (reg:DF 25 xmm4 [orig:74 t ] [74])
        (reg/v:DF 23 xmm2 [orig:244 x ] [244])) 94 {*movdf_integer} (nil)
    (nil))

(note 2307 1916 2200 82 ( t (expr_list:REG_DEP_TRUE (reg:DF 25 xmm4 [orig:74 t ] [74])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 2200 2307 1917 82 ("./CppStatUtilities.cc") 400)

(insn 1917 2200 327 82 ./CppStatUtilities.cc:400 (set (reg:DF 24 xmm3 [128])
        (mem/u/c/i:DF (symbol_ref/u:DI ("*.LC18") [flags 0x2]) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:TI 327 1917 2201 82 ./CppStatUtilities.cc:400 (set (reg/v:DF 23 xmm2 [orig:244 x ] [244])
        (plus:DF (reg/v:DF 23 xmm2 [orig:244 x ] [244])
            (mem/u/c/i:DF (symbol_ref/u:DI ("*.LC18") [flags 0x2]) [3 S8 A64]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_ANTI 1916 (insn_list:REG_DEP_ANTI 323 (nil)))
    (expr_list:REG_EQUAL (plus:DF (reg/v:DF 23 xmm2 [orig:244 x ] [244])
            (const_double:DF 1.0e+0 [0x0.8p+1]))
        (nil)))

(note 2201 327 319 82 ("./CppStatUtilities.cc") 395)

(insn:TI 319 2201 2202 82 ./CppStatUtilities.cc:395 (set (reg:DF 25 xmm4 [orig:74 t ] [74])
        (minus:DF (reg:DF 25 xmm4 [orig:74 t ] [74])
            (reg:DF 21 xmm0 [orig:245 D.34976 ] [245]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 1916 (nil))
    (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:245 D.34976 ] [245])
        (nil)))

(note 2202 319 322 82 ("./CppStatUtilities.cc") 400)

(insn:TI 322 2202 324 82 ./CppStatUtilities.cc:400 (set (reg:DF 24 xmm3 [128])
        (minus:DF (reg:DF 24 xmm3 [128])
            (reg:DF 25 xmm4 [orig:74 t ] [74]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 319 (insn_list:REG_DEP_TRUE 1917 (nil)))
    (expr_list:REG_EQUAL (minus:DF (const_double:DF 1.0e+0 [0x0.8p+1])
            (reg/v:DF 22 xmm1 [orig:74 t ] [74]))
        (nil)))

(insn:TI 324 322 325 82 ./CppStatUtilities.cc:400 (set (reg:DI 0 ax [131])
        (sign_extend:DI (reg:SI 0 ax [130]))) 115 {extendsidi2_rex64} (insn_list:REG_DEP_TRUE 323 (nil))
    (nil))

(insn:TI 325 324 328 82 ./CppStatUtilities.cc:400 (set (reg:DF 24 xmm3 [128])
        (mult:DF (reg:DF 24 xmm3 [128])
            (mem:DF (plus:DI (mult:DI (reg:DI 0 ax [131])
                        (const_int 8 [0x8]))
                    (reg/v/f:DI 44 r15 [orig:81 b ] [81])) [3 S8 A64]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 322 (insn_list:REG_DEP_TRUE 324 (nil)))
    (expr_list:REG_DEAD (reg:DI 0 ax [131])
        (nil)))

(insn 328 325 329 82 ./CppStatUtilities.cc:400 (set (reg:SI 0 ax [135])
        (fix:SI (reg/v:DF 23 xmm2 [orig:244 x ] [244]))) 145 {fix_truncdfsi_sse} (insn_list:REG_DEP_ANTI 325 (insn_list:REG_DEP_OUTPUT 324 (insn_list:REG_DEP_TRUE 327 (nil))))
    (expr_list:REG_DEAD (reg/v:DF 23 xmm2 [orig:244 x ] [244])
        (nil)))

(insn:TI 329 328 330 82 ./CppStatUtilities.cc:400 (set (reg:DI 0 ax [136])
        (sign_extend:DI (reg:SI 0 ax [135]))) 115 {extendsidi2_rex64} (insn_list:REG_DEP_TRUE 328 (nil))
    (nil))

(insn:TI 330 329 331 82 ./CppStatUtilities.cc:400 (set (reg:DF 25 xmm4 [orig:74 t ] [74])
        (mult:DF (reg:DF 25 xmm4 [orig:74 t ] [74])
            (mem:DF (plus:DI (mult:DI (reg:DI 0 ax [136])
                        (const_int 8 [0x8]))
                    (reg/v/f:DI 44 r15 [orig:81 b ] [81])) [3 S8 A64]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_ANTI 322 (insn_list:REG_DEP_TRUE 319 (insn_list:REG_DEP_TRUE 329 (nil))))
    (expr_list:REG_DEAD (reg:DI 0 ax [136])
        (nil)))

(insn:TI 331 330 332 82 ./CppStatUtilities.cc:400 (set (reg:DF 24 xmm3 [128])
        (plus:DF (reg:DF 24 xmm3 [128])
            (reg:DF 25 xmm4 [orig:74 t ] [74]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 330 (insn_list:REG_DEP_TRUE 325 (nil)))
    (expr_list:REG_DEAD (reg:DF 25 xmm4 [orig:74 t ] [74])
        (nil)))

(insn:TI 332 331 368 82 ./CppStatUtilities.cc:400 (set (mem:DF (plus:DI (mult:DI (reg:DI 3 bx [orig:243 ivtmp.744 ] [243])
                    (const_int 8 [0x8]))
                (reg/f:DI 42 r13 [125])) [3 S8 A64])
        (reg:DF 24 xmm3 [128])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 331 (insn_list:REG_DEP_ANTI 325 (insn_list:REG_DEP_ANTI 330 (nil))))
    (expr_list:REG_DEAD (reg:DF 24 xmm3 [128])
        (nil)))
;; End of basic block 82, registers live:
 3 [bx] 6 [bp] 7 [sp] 42 [r13] 43 [r14] 44 [r15]

(note:HI 368 332 333 NOTE_INSN_LOOP_END)

;; Start of basic block 83, registers live: 3 [bx] 6 [bp] 7 [sp] 42 [r13] 43 [r14] 44 [r15]
(code_label:HI 333 368 334 83 578 "" [1 uses])

(note:HI 334 333 1941 83 [bb 83] NOTE_INSN_BASIC_BLOCK)

(insn:TI 1941 334 2109 83 ./CppStatUtilities.cc:394 (set (reg:DI 39 r10)
        (mem/f/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 56 [0x38])) [71 prob+0 S8 A8])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 2109 1941 737 83 ./CppStatUtilities.cc:392 (set (reg:DI 41 r12 [154])
        (plus:DI (reg:DI 3 bx [orig:243 ivtmp.744 ] [243])
            (const_int 1 [0x1]))) 196 {*lea_2_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 3 bx [orig:243 ivtmp.744 ] [243])
        (nil)))

(insn 737 2109 2308 83 ./CppStatUtilities.cc:392 (parallel [
            (set (reg:SI 6 bp [155])
                (plus:SI (reg/v:SI 6 bp [orig:247 k ] [247])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(note 2308 737 1942 83 ( k (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 1942 2308 601 83 ./CppStatUtilities.cc:394 (set (reg/v:DF 23 xmm2 [orig:250 x ] [250])
        (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                (const_int 88 [0x58])) [67 pretmp.737+0 S8 A8])) 94 {*movdf_integer} (nil)
    (nil))

(insn:TI 601 1942 603 83 ./CppStatUtilities.cc:394 (set (reg/v:DF 23 xmm2 [orig:250 x ] [250])
        (mult:DF (reg/v:DF 23 xmm2 [orig:250 x ] [250])
            (mem:DF (plus:DI (mult:DI (reg:DI 41 r12 [154])
                        (const_int 8 [0x8]))
                    (reg:DI 39 r10)) [3 S8 A64]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 2109 (insn_list:REG_DEP_TRUE 1941 (insn_list:REG_DEP_TRUE 1942 (nil))))
    (expr_list:REG_DEAD (reg:DI 39 r10)
        (nil)))

(insn:TI 603 601 1900 83 ./CppStatUtilities.cc:395 (set (reg:DF 21 xmm0 [ x ])
        (reg/v:DF 23 xmm2 [orig:250 x ] [250])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 601 (nil))
    (nil))

(insn 1900 603 2309 83 ./CppStatUtilities.cc:395 (set (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                (const_int 32 [0x20])) [74 S8 A8])
        (reg:DF 23 xmm2)) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 601 (nil))
    (expr_list:REG_DEAD (reg:DF 23 xmm2)
        (nil)))

(note 2309 1900 604 83 ( x (expr_list:REG_DEP_TRUE (reg:DF 21 xmm0 [ x ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(call_insn/u:TI 604 2309 2311 83 ./CppStatUtilities.cc:395 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("floor") [flags 0x41] <function_decl 0x2b5eb3c39300 floor>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_OUTPUT 1941 (insn_list:REG_DEP_ANTI 1900 (insn_list:REG_DEP_ANTI 601 (insn_list:REG_DEP_TRUE 603 (nil)))))
    (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DF 21 xmm0 [ x ]))
        (nil)))

(note 2311 604 2310 83 ( t (nil)) NOTE_INSN_VAR_LOCATION)

(note 2310 2311 607 83 ( x (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 607 2310 1901 83 ./CppStatUtilities.cc:397 (set (reg:SI 3 bx [252])
        (fix:SI (reg:DF 21 xmm0 [orig:251 D.34976 ] [251]))) 145 {fix_truncdfsi_sse} (insn_list:REG_DEP_ANTI 2109 (insn_list:REG_DEP_TRUE 604 (nil)))
    (nil))

(insn:TI 1901 607 608 83 ./CppStatUtilities.cc:397 (set (reg:DF 23 xmm2)
        (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                (const_int 32 [0x20])) [74 S8 A8])) 94 {*movdf_integer} (insn_list:REG_DEP_ANTI 603 (insn_list:REG_DEP_ANTI 1900 (insn_list:REG_DEP_OUTPUT 601 (insn_list:REG_DEP_ANTI 604 (nil)))))
    (nil))

(insn:TI 608 1901 609 83 ./CppStatUtilities.cc:397 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 3 bx [252])
            (reg:SI 43 r14 [orig:67 pretmp.736 ] [67]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_OUTPUT 737 (insn_list:REG_DEP_OUTPUT 604 (insn_list:REG_DEP_TRUE 607 (nil))))
    (expr_list:REG_DEAD (reg:SI 3 bx [252])
        (nil)))

(jump_insn:TI 609 608 626 83 ./CppStatUtilities.cc:397 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1817)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 737 (insn_list:REG_DEP_ANTI 2109 (insn_list:REG_DEP_ANTI 1942 (insn_list:REG_DEP_ANTI 1941 (insn_list:REG_DEP_ANTI 601 (insn_list:REG_DEP_ANTI 603 (insn_list:REG_DEP_ANTI 1900 (insn_list:REG_DEP_ANTI 607 (insn_list:REG_DEP_ANTI 1901 (insn_list:REG_DEP_TRUE 608 (insn_list:REG_DEP_ANTI 604 (nil))))))))))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
            (nil))))
;; End of basic block 83, registers live:
 6 [bp] 7 [sp] 21 [xmm0] 23 [xmm2] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 84, registers live: 6 [bp] 7 [sp] 21 [xmm0] 23 [xmm2] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note:HI 626 609 617 84 [bb 84] NOTE_INSN_BASIC_BLOCK)

(insn:TI 617 626 2312 84 ./CppStatUtilities.cc:400 (set (reg:SI 0 ax [307])
        (fix:SI (reg/v:DF 23 xmm2 [orig:250 x ] [250]))) 145 {fix_truncdfsi_sse} (nil)
    (nil))

(note 2312 617 1943 84 ( x (expr_list:REG_DEP_TRUE (reg/v:DF 23 xmm2 [orig:250 x ] [250])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 1943 2312 2313 84 ./CppStatUtilities.cc:395 (set (reg:DF 25 xmm4 [orig:306 t ] [306])
        (reg/v:DF 23 xmm2 [orig:250 x ] [250])) 94 {*movdf_integer} (nil)
    (nil))

(note 2313 1943 1944 84 ( t (expr_list:REG_DEP_TRUE (reg:DF 25 xmm4 [orig:306 t ] [306])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn 1944 2313 620 84 ./CppStatUtilities.cc:400 (set (reg:DF 24 xmm3 [309])
        (mem/u/c/i:DF (symbol_ref/u:DI ("*.LC18") [flags 0x2]) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:TI 620 1944 614 84 ./CppStatUtilities.cc:400 (set (reg/v:DF 23 xmm2 [orig:250 x ] [250])
        (plus:DF (reg/v:DF 23 xmm2 [orig:250 x ] [250])
            (mem/u/c/i:DF (symbol_ref/u:DI ("*.LC18") [flags 0x2]) [3 S8 A64]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_ANTI 1943 (insn_list:REG_DEP_ANTI 617 (nil)))
    (expr_list:REG_EQUAL (plus:DF (reg/v:DF 23 xmm2 [orig:250 x ] [250])
            (const_double:DF 1.0e+0 [0x0.8p+1]))
        (nil)))

(insn:TI 614 620 616 84 ./CppStatUtilities.cc:395 (set (reg:DF 25 xmm4 [orig:306 t ] [306])
        (minus:DF (reg:DF 25 xmm4 [orig:306 t ] [306])
            (reg:DF 21 xmm0 [orig:251 D.34976 ] [251]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 1943 (nil))
    (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:251 D.34976 ] [251])
        (nil)))

(insn:TI 616 614 618 84 ./CppStatUtilities.cc:400 (set (reg:DF 24 xmm3 [309])
        (minus:DF (reg:DF 24 xmm3 [309])
            (reg:DF 25 xmm4 [orig:306 t ] [306]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 614 (insn_list:REG_DEP_TRUE 1944 (nil)))
    (expr_list:REG_EQUAL (minus:DF (const_double:DF 1.0e+0 [0x0.8p+1])
            (reg/v:DF 22 xmm1 [orig:306 t ] [306]))
        (nil)))

(insn:TI 618 616 619 84 ./CppStatUtilities.cc:400 (set (reg:DI 0 ax [308])
        (sign_extend:DI (reg:SI 0 ax [307]))) 115 {extendsidi2_rex64} (insn_list:REG_DEP_TRUE 617 (nil))
    (nil))

(insn:TI 619 618 621 84 ./CppStatUtilities.cc:400 (set (reg:DF 24 xmm3 [309])
        (mult:DF (reg:DF 24 xmm3 [309])
            (mem:DF (plus:DI (mult:DI (reg:DI 0 ax [308])
                        (const_int 8 [0x8]))
                    (reg/v/f:DI 44 r15 [orig:81 b ] [81])) [3 S8 A64]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 616 (insn_list:REG_DEP_TRUE 618 (nil)))
    (expr_list:REG_DEAD (reg:DI 0 ax [308])
        (nil)))

(insn 621 619 622 84 ./CppStatUtilities.cc:400 (set (reg:SI 0 ax [311])
        (fix:SI (reg/v:DF 23 xmm2 [orig:250 x ] [250]))) 145 {fix_truncdfsi_sse} (insn_list:REG_DEP_ANTI 619 (insn_list:REG_DEP_OUTPUT 618 (insn_list:REG_DEP_TRUE 620 (nil))))
    (expr_list:REG_DEAD (reg/v:DF 23 xmm2 [orig:250 x ] [250])
        (nil)))

(insn:TI 622 621 623 84 ./CppStatUtilities.cc:400 (set (reg:DI 0 ax [312])
        (sign_extend:DI (reg:SI 0 ax [311]))) 115 {extendsidi2_rex64} (insn_list:REG_DEP_TRUE 621 (nil))
    (nil))

(insn:TI 623 622 624 84 ./CppStatUtilities.cc:400 (set (reg:DF 25 xmm4 [orig:306 t ] [306])
        (mult:DF (reg:DF 25 xmm4 [orig:306 t ] [306])
            (mem:DF (plus:DI (mult:DI (reg:DI 0 ax [312])
                        (const_int 8 [0x8]))
                    (reg/v/f:DI 44 r15 [orig:81 b ] [81])) [3 S8 A64]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_ANTI 616 (insn_list:REG_DEP_TRUE 614 (insn_list:REG_DEP_TRUE 622 (nil))))
    (expr_list:REG_DEAD (reg:DI 0 ax [312])
        (nil)))

(insn:TI 624 623 625 84 ./CppStatUtilities.cc:400 (set (reg:DF 24 xmm3 [309])
        (plus:DF (reg:DF 24 xmm3 [309])
            (reg:DF 25 xmm4 [orig:306 t ] [306]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 623 (insn_list:REG_DEP_TRUE 619 (nil)))
    (expr_list:REG_DEAD (reg:DF 25 xmm4 [orig:306 t ] [306])
        (nil)))

(insn:TI 625 624 1818 84 ./CppStatUtilities.cc:400 (set (mem:DF (plus:DI (mult:DI (reg:DI 41 r12 [154])
                    (const_int 8 [0x8]))
                (reg/f:DI 42 r13 [125])) [3 S8 A64])
        (reg:DF 24 xmm3 [309])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 624 (insn_list:REG_DEP_ANTI 619 (insn_list:REG_DEP_ANTI 623 (nil))))
    (expr_list:REG_DEAD (reg:DF 24 xmm3 [309])
        (nil)))
;; End of basic block 84, registers live:
 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 85, registers live: 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(code_label:HI 1818 625 639 85 684 "" [1 uses])

(note:HI 639 1818 1946 85 [bb 85] NOTE_INSN_BASIC_BLOCK)

(insn:TI 1946 639 2106 85 ./CppStatUtilities.cc:394 (set (reg:DI 1 dx)
        (mem/f/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 56 [0x38])) [71 prob+0 S8 A8])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 2106 1946 1947 85 ./CppStatUtilities.cc:392 (set (reg:DI 3 bx [orig:318 ivtmp.744 ] [318])
        (plus:DI (reg:DI 41 r12 [154])
            (const_int 1 [0x1]))) 196 {*lea_2_rex64} (nil)
    (nil))

(insn:TI 1947 2106 647 85 ./CppStatUtilities.cc:394 (set (reg:DF 26 xmm5 [orig:319 x ] [319])
        (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                (const_int 88 [0x58])) [67 pretmp.737+0 S8 A8])) 94 {*movdf_integer} (nil)
    (nil))

(insn:TI 647 1947 649 85 ./CppStatUtilities.cc:394 (set (reg:DF 26 xmm5 [orig:319 x ] [319])
        (mult:DF (reg:DF 26 xmm5 [orig:319 x ] [319])
            (mem:DF (plus:DI (mult:DI (reg:DI 3 bx [orig:318 ivtmp.744 ] [318])
                        (const_int 8 [0x8]))
                    (reg:DI 1 dx)) [3 S8 A64]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 1947 (insn_list:REG_DEP_TRUE 2106 (insn_list:REG_DEP_TRUE 1946 (nil))))
    (expr_list:REG_DEAD (reg:DI 1 dx)
        (nil)))

(insn:TI 649 647 1902 85 ./CppStatUtilities.cc:395 (set (reg:DF 21 xmm0 [ x ])
        (reg:DF 26 xmm5 [orig:319 x ] [319])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 647 (nil))
    (nil))

(insn 1902 649 650 85 ./CppStatUtilities.cc:395 (set (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                (const_int 32 [0x20])) [74 S8 A8])
        (reg:DF 26 xmm5)) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 647 (nil))
    (expr_list:REG_DEAD (reg:DF 26 xmm5)
        (nil)))

(call_insn/u:TI 650 1902 2315 85 ./CppStatUtilities.cc:395 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("floor") [flags 0x41] <function_decl 0x2b5eb3c39300 floor>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_ANTI 1902 (insn_list:REG_DEP_ANTI 647 (insn_list:REG_DEP_OUTPUT 1946 (insn_list:REG_DEP_TRUE 649 (nil)))))
    (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DF 21 xmm0 [ x ]))
        (nil)))

(note 2315 650 2314 85 ( t (nil)) NOTE_INSN_VAR_LOCATION)

(note 2314 2315 653 85 ( x (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 653 2314 1903 85 ./CppStatUtilities.cc:397 (set (reg:SI 4 si [321])
        (fix:SI (reg:DF 21 xmm0 [orig:320 D.34976 ] [320]))) 145 {fix_truncdfsi_sse} (insn_list:REG_DEP_TRUE 650 (nil))
    (nil))

(insn:TI 1903 653 654 85 ./CppStatUtilities.cc:397 (set (reg:DF 23 xmm2)
        (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                (const_int 32 [0x20])) [74 S8 A8])) 94 {*movdf_integer} (insn_list:REG_DEP_ANTI 650 (nil))
    (nil))

(insn:TI 654 1903 655 85 ./CppStatUtilities.cc:397 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 4 si [321])
            (reg:SI 43 r14 [orig:67 pretmp.736 ] [67]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_OUTPUT 650 (insn_list:REG_DEP_TRUE 653 (nil)))
    (expr_list:REG_DEAD (reg:SI 4 si [321])
        (nil)))

(jump_insn:TI 655 654 672 85 ./CppStatUtilities.cc:397 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1821)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 2106 (insn_list:REG_DEP_ANTI 1947 (insn_list:REG_DEP_ANTI 1946 (insn_list:REG_DEP_ANTI 647 (insn_list:REG_DEP_ANTI 649 (insn_list:REG_DEP_ANTI 1902 (insn_list:REG_DEP_ANTI 653 (insn_list:REG_DEP_ANTI 1903 (insn_list:REG_DEP_TRUE 654 (insn_list:REG_DEP_ANTI 650 (nil)))))))))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
            (nil))))
;; End of basic block 85, registers live:
 3 [bx] 6 [bp] 7 [sp] 21 [xmm0] 23 [xmm2] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 86, registers live: 3 [bx] 6 [bp] 7 [sp] 21 [xmm0] 23 [xmm2] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note:HI 672 655 663 86 [bb 86] NOTE_INSN_BASIC_BLOCK)

(insn:TI 663 672 2316 86 ./CppStatUtilities.cc:400 (set (reg:SI 0 ax [323])
        (fix:SI (reg/v:DF 23 xmm2 [orig:319 x ] [319]))) 145 {fix_truncdfsi_sse} (nil)
    (nil))

(note 2316 663 1948 86 ( x (expr_list:REG_DEP_TRUE (reg/v:DF 23 xmm2 [orig:319 x ] [319])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 1948 2316 2317 86 ./CppStatUtilities.cc:395 (set (reg:DF 28 xmm7 [orig:322 t ] [322])
        (reg/v:DF 23 xmm2 [orig:319 x ] [319])) 94 {*movdf_integer} (nil)
    (nil))

(note 2317 1948 1949 86 ( t (expr_list:REG_DEP_TRUE (reg:DF 28 xmm7 [orig:322 t ] [322])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn 1949 2317 666 86 ./CppStatUtilities.cc:400 (set (reg:DF 27 xmm6 [325])
        (mem/u/c/i:DF (symbol_ref/u:DI ("*.LC18") [flags 0x2]) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:TI 666 1949 660 86 ./CppStatUtilities.cc:400 (set (reg/v:DF 23 xmm2 [orig:319 x ] [319])
        (plus:DF (reg/v:DF 23 xmm2 [orig:319 x ] [319])
            (mem/u/c/i:DF (symbol_ref/u:DI ("*.LC18") [flags 0x2]) [3 S8 A64]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_ANTI 1948 (insn_list:REG_DEP_ANTI 663 (nil)))
    (expr_list:REG_EQUAL (plus:DF (reg/v:DF 23 xmm2 [orig:319 x ] [319])
            (const_double:DF 1.0e+0 [0x0.8p+1]))
        (nil)))

(insn:TI 660 666 662 86 ./CppStatUtilities.cc:395 (set (reg:DF 28 xmm7 [orig:322 t ] [322])
        (minus:DF (reg:DF 28 xmm7 [orig:322 t ] [322])
            (reg:DF 21 xmm0 [orig:320 D.34976 ] [320]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 1948 (nil))
    (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:320 D.34976 ] [320])
        (nil)))

(insn:TI 662 660 664 86 ./CppStatUtilities.cc:400 (set (reg:DF 27 xmm6 [325])
        (minus:DF (reg:DF 27 xmm6 [325])
            (reg:DF 28 xmm7 [orig:322 t ] [322]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 660 (insn_list:REG_DEP_TRUE 1949 (nil)))
    (expr_list:REG_EQUAL (minus:DF (const_double:DF 1.0e+0 [0x0.8p+1])
            (reg/v:DF 22 xmm1 [orig:322 t ] [322]))
        (nil)))

(insn:TI 664 662 665 86 ./CppStatUtilities.cc:400 (set (reg:DI 0 ax [324])
        (sign_extend:DI (reg:SI 0 ax [323]))) 115 {extendsidi2_rex64} (insn_list:REG_DEP_TRUE 663 (nil))
    (nil))

(insn:TI 665 664 667 86 ./CppStatUtilities.cc:400 (set (reg:DF 27 xmm6 [325])
        (mult:DF (reg:DF 27 xmm6 [325])
            (mem:DF (plus:DI (mult:DI (reg:DI 0 ax [324])
                        (const_int 8 [0x8]))
                    (reg/v/f:DI 44 r15 [orig:81 b ] [81])) [3 S8 A64]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 662 (insn_list:REG_DEP_TRUE 664 (nil)))
    (expr_list:REG_DEAD (reg:DI 0 ax [324])
        (nil)))

(insn 667 665 668 86 ./CppStatUtilities.cc:400 (set (reg:SI 0 ax [327])
        (fix:SI (reg/v:DF 23 xmm2 [orig:319 x ] [319]))) 145 {fix_truncdfsi_sse} (insn_list:REG_DEP_ANTI 665 (insn_list:REG_DEP_OUTPUT 664 (insn_list:REG_DEP_TRUE 666 (nil))))
    (expr_list:REG_DEAD (reg/v:DF 23 xmm2 [orig:319 x ] [319])
        (nil)))

(insn:TI 668 667 669 86 ./CppStatUtilities.cc:400 (set (reg:DI 0 ax [328])
        (sign_extend:DI (reg:SI 0 ax [327]))) 115 {extendsidi2_rex64} (insn_list:REG_DEP_TRUE 667 (nil))
    (nil))

(insn:TI 669 668 670 86 ./CppStatUtilities.cc:400 (set (reg:DF 28 xmm7 [orig:322 t ] [322])
        (mult:DF (reg:DF 28 xmm7 [orig:322 t ] [322])
            (mem:DF (plus:DI (mult:DI (reg:DI 0 ax [328])
                        (const_int 8 [0x8]))
                    (reg/v/f:DI 44 r15 [orig:81 b ] [81])) [3 S8 A64]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_ANTI 662 (insn_list:REG_DEP_TRUE 660 (insn_list:REG_DEP_TRUE 668 (nil))))
    (expr_list:REG_DEAD (reg:DI 0 ax [328])
        (nil)))

(insn:TI 670 669 671 86 ./CppStatUtilities.cc:400 (set (reg:DF 27 xmm6 [325])
        (plus:DF (reg:DF 27 xmm6 [325])
            (reg:DF 28 xmm7 [orig:322 t ] [322]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 669 (insn_list:REG_DEP_TRUE 665 (nil)))
    (expr_list:REG_DEAD (reg:DF 28 xmm7 [orig:322 t ] [322])
        (nil)))

(insn:TI 671 670 1822 86 ./CppStatUtilities.cc:400 (set (mem:DF (plus:DI (mult:DI (reg:DI 3 bx [orig:318 ivtmp.744 ] [318])
                    (const_int 8 [0x8]))
                (reg/f:DI 42 r13 [125])) [3 S8 A64])
        (reg:DF 27 xmm6 [325])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 670 (insn_list:REG_DEP_ANTI 665 (insn_list:REG_DEP_ANTI 669 (nil))))
    (expr_list:REG_DEAD (reg:DF 27 xmm6 [325])
        (expr_list:REG_DEAD (reg:DI 3 bx [orig:318 ivtmp.744 ] [318])
            (nil))))
;; End of basic block 86, registers live:
 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 87, registers live: 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(code_label:HI 1822 671 685 87 686 "" [1 uses])

(note:HI 685 1822 1951 87 [bb 87] NOTE_INSN_BASIC_BLOCK)

(insn:TI 1951 685 2103 87 ./CppStatUtilities.cc:394 (set (reg:DI 39 r10)
        (mem/f/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 56 [0x38])) [71 prob+0 S8 A8])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 2103 1951 1952 87 ./CppStatUtilities.cc:392 (set (reg:DI 3 bx [orig:334 ivtmp.744 ] [334])
        (plus:DI (reg:DI 41 r12 [154])
            (const_int 2 [0x2]))) 196 {*lea_2_rex64} (nil)
    (nil))

(insn:TI 1952 2103 693 87 ./CppStatUtilities.cc:394 (set (reg:DF 45 xmm8 [orig:335 x ] [335])
        (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                (const_int 88 [0x58])) [67 pretmp.737+0 S8 A8])) 94 {*movdf_integer} (nil)
    (nil))

(insn:TI 693 1952 695 87 ./CppStatUtilities.cc:394 (set (reg:DF 45 xmm8 [orig:335 x ] [335])
        (mult:DF (reg:DF 45 xmm8 [orig:335 x ] [335])
            (mem:DF (plus:DI (mult:DI (reg:DI 3 bx [orig:334 ivtmp.744 ] [334])
                        (const_int 8 [0x8]))
                    (reg:DI 39 r10)) [3 S8 A64]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 1952 (insn_list:REG_DEP_TRUE 1951 (insn_list:REG_DEP_TRUE 2103 (nil))))
    (expr_list:REG_DEAD (reg:DI 39 r10)
        (nil)))

(insn:TI 695 693 1904 87 ./CppStatUtilities.cc:395 (set (reg:DF 21 xmm0 [ x ])
        (reg:DF 45 xmm8 [orig:335 x ] [335])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 693 (nil))
    (nil))

(insn 1904 695 696 87 ./CppStatUtilities.cc:395 (set (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                (const_int 32 [0x20])) [74 S8 A8])
        (reg:DF 45 xmm8)) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 693 (nil))
    (expr_list:REG_DEAD (reg:DF 45 xmm8)
        (nil)))

(call_insn/u:TI 696 1904 2319 87 ./CppStatUtilities.cc:395 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("floor") [flags 0x41] <function_decl 0x2b5eb3c39300 floor>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_ANTI 1904 (insn_list:REG_DEP_ANTI 693 (insn_list:REG_DEP_OUTPUT 1951 (insn_list:REG_DEP_TRUE 695 (nil)))))
    (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DF 21 xmm0 [ x ]))
        (nil)))

(note 2319 696 2318 87 ( t (nil)) NOTE_INSN_VAR_LOCATION)

(note 2318 2319 699 87 ( x (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 699 2318 1905 87 ./CppStatUtilities.cc:397 (set (reg:SI 38 r9 [337])
        (fix:SI (reg:DF 21 xmm0 [orig:336 D.34976 ] [336]))) 145 {fix_truncdfsi_sse} (insn_list:REG_DEP_TRUE 696 (nil))
    (nil))

(insn:TI 1905 699 700 87 ./CppStatUtilities.cc:397 (set (reg:DF 23 xmm2)
        (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                (const_int 32 [0x20])) [74 S8 A8])) 94 {*movdf_integer} (insn_list:REG_DEP_ANTI 696 (nil))
    (nil))

(insn:TI 700 1905 701 87 ./CppStatUtilities.cc:397 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 38 r9 [337])
            (reg:SI 43 r14 [orig:67 pretmp.736 ] [67]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_OUTPUT 696 (insn_list:REG_DEP_TRUE 699 (nil)))
    (expr_list:REG_DEAD (reg:SI 38 r9 [337])
        (nil)))

(jump_insn:TI 701 700 718 87 ./CppStatUtilities.cc:397 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1825)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 2103 (insn_list:REG_DEP_ANTI 1952 (insn_list:REG_DEP_ANTI 1951 (insn_list:REG_DEP_ANTI 693 (insn_list:REG_DEP_ANTI 695 (insn_list:REG_DEP_ANTI 1904 (insn_list:REG_DEP_ANTI 699 (insn_list:REG_DEP_ANTI 1905 (insn_list:REG_DEP_TRUE 700 (insn_list:REG_DEP_ANTI 696 (nil)))))))))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
            (nil))))
;; End of basic block 87, registers live:
 3 [bx] 6 [bp] 7 [sp] 21 [xmm0] 23 [xmm2] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 88, registers live: 3 [bx] 6 [bp] 7 [sp] 21 [xmm0] 23 [xmm2] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note:HI 718 701 709 88 [bb 88] NOTE_INSN_BASIC_BLOCK)

(insn:TI 709 718 2320 88 ./CppStatUtilities.cc:400 (set (reg:SI 0 ax [339])
        (fix:SI (reg/v:DF 23 xmm2 [orig:335 x ] [335]))) 145 {fix_truncdfsi_sse} (nil)
    (nil))

(note 2320 709 1953 88 ( x (expr_list:REG_DEP_TRUE (reg/v:DF 23 xmm2 [orig:335 x ] [335])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 1953 2320 2321 88 ./CppStatUtilities.cc:395 (set (reg:DF 47 xmm10 [orig:338 t ] [338])
        (reg/v:DF 23 xmm2 [orig:335 x ] [335])) 94 {*movdf_integer} (nil)
    (nil))

(note 2321 1953 1954 88 ( t (expr_list:REG_DEP_TRUE (reg:DF 47 xmm10 [orig:338 t ] [338])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn 1954 2321 712 88 ./CppStatUtilities.cc:400 (set (reg:DF 46 xmm9 [341])
        (mem/u/c/i:DF (symbol_ref/u:DI ("*.LC18") [flags 0x2]) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:TI 712 1954 706 88 ./CppStatUtilities.cc:400 (set (reg/v:DF 23 xmm2 [orig:335 x ] [335])
        (plus:DF (reg/v:DF 23 xmm2 [orig:335 x ] [335])
            (mem/u/c/i:DF (symbol_ref/u:DI ("*.LC18") [flags 0x2]) [3 S8 A64]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_ANTI 1953 (insn_list:REG_DEP_ANTI 709 (nil)))
    (expr_list:REG_EQUAL (plus:DF (reg/v:DF 23 xmm2 [orig:335 x ] [335])
            (const_double:DF 1.0e+0 [0x0.8p+1]))
        (nil)))

(insn:TI 706 712 708 88 ./CppStatUtilities.cc:395 (set (reg:DF 47 xmm10 [orig:338 t ] [338])
        (minus:DF (reg:DF 47 xmm10 [orig:338 t ] [338])
            (reg:DF 21 xmm0 [orig:336 D.34976 ] [336]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 1953 (nil))
    (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:336 D.34976 ] [336])
        (nil)))

(insn:TI 708 706 710 88 ./CppStatUtilities.cc:400 (set (reg:DF 46 xmm9 [341])
        (minus:DF (reg:DF 46 xmm9 [341])
            (reg:DF 47 xmm10 [orig:338 t ] [338]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 706 (insn_list:REG_DEP_TRUE 1954 (nil)))
    (expr_list:REG_EQUAL (minus:DF (const_double:DF 1.0e+0 [0x0.8p+1])
            (reg/v:DF 22 xmm1 [orig:338 t ] [338]))
        (nil)))

(insn:TI 710 708 711 88 ./CppStatUtilities.cc:400 (set (reg:DI 0 ax [340])
        (sign_extend:DI (reg:SI 0 ax [339]))) 115 {extendsidi2_rex64} (insn_list:REG_DEP_TRUE 709 (nil))
    (nil))

(insn:TI 711 710 713 88 ./CppStatUtilities.cc:400 (set (reg:DF 46 xmm9 [341])
        (mult:DF (reg:DF 46 xmm9 [341])
            (mem:DF (plus:DI (mult:DI (reg:DI 0 ax [340])
                        (const_int 8 [0x8]))
                    (reg/v/f:DI 44 r15 [orig:81 b ] [81])) [3 S8 A64]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 708 (insn_list:REG_DEP_TRUE 710 (nil)))
    (expr_list:REG_DEAD (reg:DI 0 ax [340])
        (nil)))

(insn 713 711 714 88 ./CppStatUtilities.cc:400 (set (reg:SI 0 ax [343])
        (fix:SI (reg/v:DF 23 xmm2 [orig:335 x ] [335]))) 145 {fix_truncdfsi_sse} (insn_list:REG_DEP_ANTI 711 (insn_list:REG_DEP_OUTPUT 710 (insn_list:REG_DEP_TRUE 712 (nil))))
    (expr_list:REG_DEAD (reg/v:DF 23 xmm2 [orig:335 x ] [335])
        (nil)))

(insn:TI 714 713 715 88 ./CppStatUtilities.cc:400 (set (reg:DI 0 ax [344])
        (sign_extend:DI (reg:SI 0 ax [343]))) 115 {extendsidi2_rex64} (insn_list:REG_DEP_TRUE 713 (nil))
    (nil))

(insn:TI 715 714 716 88 ./CppStatUtilities.cc:400 (set (reg:DF 47 xmm10 [orig:338 t ] [338])
        (mult:DF (reg:DF 47 xmm10 [orig:338 t ] [338])
            (mem:DF (plus:DI (mult:DI (reg:DI 0 ax [344])
                        (const_int 8 [0x8]))
                    (reg/v/f:DI 44 r15 [orig:81 b ] [81])) [3 S8 A64]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_ANTI 708 (insn_list:REG_DEP_TRUE 706 (insn_list:REG_DEP_TRUE 714 (nil))))
    (expr_list:REG_DEAD (reg:DI 0 ax [344])
        (nil)))

(insn:TI 716 715 717 88 ./CppStatUtilities.cc:400 (set (reg:DF 46 xmm9 [341])
        (plus:DF (reg:DF 46 xmm9 [341])
            (reg:DF 47 xmm10 [orig:338 t ] [338]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 715 (insn_list:REG_DEP_TRUE 711 (nil)))
    (expr_list:REG_DEAD (reg:DF 47 xmm10 [orig:338 t ] [338])
        (nil)))

(insn:TI 717 716 1826 88 ./CppStatUtilities.cc:400 (set (mem:DF (plus:DI (mult:DI (reg:DI 3 bx [orig:334 ivtmp.744 ] [334])
                    (const_int 8 [0x8]))
                (reg/f:DI 42 r13 [125])) [3 S8 A64])
        (reg:DF 46 xmm9 [341])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 716 (insn_list:REG_DEP_ANTI 711 (insn_list:REG_DEP_ANTI 715 (nil))))
    (expr_list:REG_DEAD (reg:DF 46 xmm9 [341])
        (expr_list:REG_DEAD (reg:DI 3 bx [orig:334 ivtmp.744 ] [334])
            (nil))))
;; End of basic block 88, registers live:
 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 89, registers live: 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(code_label:HI 1826 717 731 89 688 "" [1 uses])

(note:HI 731 1826 727 89 [bb 89] NOTE_INSN_BASIC_BLOCK)

(insn:TI 727 731 2322 89 ./CppStatUtilities.cc:392 (parallel [
            (set (reg/v:SI 6 bp [orig:247 k ] [247])
                (plus:SI (reg:SI 6 bp [155])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(note 2322 727 729 89 ( k (expr_list:REG_DEP_TRUE (reg/v:SI 6 bp [orig:247 k ] [247])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn 729 2322 2100 89 ./CppStatUtilities.cc:392 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 6 bp [orig:247 k ] [247])
            (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                    (const_int 52 [0x34])) [72 probLen+0 S4 A8]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_TRUE 727 (nil))
    (nil))

(insn 2100 729 730 89 ./CppStatUtilities.cc:392 (set (reg:DI 3 bx [orig:243 ivtmp.744 ] [243])
        (plus:DI (reg:DI 41 r12 [154])
            (const_int 3 [0x3]))) 196 {*lea_2_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 41 r12 [154])
        (nil)))

(jump_insn:TI 730 2100 367 89 ./CppStatUtilities.cc:392 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 340)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 727 (insn_list:REG_DEP_ANTI 2100 (insn_list:REG_DEP_TRUE 729 (nil))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
            (nil))))
;; End of basic block 89, registers live:
 3 [bx] 6 [bp] 7 [sp] 42 [r13] 43 [r14] 44 [r15]

(note:HI 367 730 2323 NOTE_INSN_LOOP_BEG)

(note 2323 367 2324 90 ( k (expr_list:REG_DEP_TRUE (reg/v:SI 6 bp [orig:247 k ] [247])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 2324 2323 297 90 ( t (expr_list:REG_DEP_TRUE (reg/v:DF 22 xmm1 [orig:295 t ] [295])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 90, registers live: 3 [bx] 6 [bp] 7 [sp] 42 [r13] 43 [r14] 44 [r15]
(code_label:HI 297 2324 298 90 575 "" [2 uses])

(note:HI 298 297 299 90 [bb 90] NOTE_INSN_BASIC_BLOCK)

(note:HI 299 298 1913 90 ("./CppStatUtilities.cc") 394)

(insn:TI 1913 299 1914 90 ./CppStatUtilities.cc:394 (set (reg:DI 38 r9)
        (mem/f/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 56 [0x38])) [71 prob+0 S8 A8])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 1914 1913 300 90 ./CppStatUtilities.cc:394 (set (reg/v:DF 23 xmm2 [orig:244 x ] [244])
        (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                (const_int 88 [0x58])) [67 pretmp.737+0 S8 A8])) 94 {*movdf_integer} (nil)
    (nil))

(insn:TI 300 1914 301 90 ./CppStatUtilities.cc:394 (set (reg/v:DF 23 xmm2 [orig:244 x ] [244])
        (mult:DF (reg/v:DF 23 xmm2 [orig:244 x ] [244])
            (mem:DF (plus:DI (mult:DI (reg:DI 3 bx [orig:243 ivtmp.744 ] [243])
                        (const_int 8 [0x8]))
                    (reg:DI 38 r9)) [3 S8 A64]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 1913 (insn_list:REG_DEP_TRUE 1914 (nil)))
    (expr_list:REG_DEAD (reg:DI 38 r9)
        (nil)))

(note:HI 301 300 302 90 ("./CppStatUtilities.cc") 395)

(insn:TI 302 301 1890 90 ./CppStatUtilities.cc:395 (set (reg:DF 21 xmm0 [ x ])
        (reg/v:DF 23 xmm2 [orig:244 x ] [244])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 300 (nil))
    (nil))

(insn 1890 302 2325 90 ./CppStatUtilities.cc:395 (set (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                (const_int 32 [0x20])) [74 S8 A8])
        (reg:DF 23 xmm2)) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 300 (nil))
    (expr_list:REG_DEAD (reg:DF 23 xmm2)
        (nil)))

(note 2325 1890 303 90 ( x (expr_list:REG_DEP_TRUE (reg:DF 21 xmm0 [ x ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(call_insn/u:TI 303 2325 2327 90 ./CppStatUtilities.cc:395 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("floor") [flags 0x41] <function_decl 0x2b5eb3c39300 floor>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_OUTPUT 1913 (insn_list:REG_DEP_ANTI 1890 (insn_list:REG_DEP_ANTI 300 (insn_list:REG_DEP_TRUE 302 (nil)))))
    (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DF 21 xmm0 [ x ]))
        (nil)))

(note 2327 303 2326 90 ( t (nil)) NOTE_INSN_VAR_LOCATION)

(note 2326 2327 305 90 ( x (nil)) NOTE_INSN_VAR_LOCATION)

(note:HI 305 2326 306 90 ("./CppStatUtilities.cc") 397)

(insn:TI 306 305 1891 90 ./CppStatUtilities.cc:397 (set (reg:SI 37 r8 [246])
        (fix:SI (reg:DF 21 xmm0 [orig:245 D.34976 ] [245]))) 145 {fix_truncdfsi_sse} (insn_list:REG_DEP_TRUE 303 (nil))
    (nil))

(insn:TI 1891 306 307 90 ./CppStatUtilities.cc:397 (set (reg:DF 23 xmm2)
        (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                (const_int 32 [0x20])) [74 S8 A8])) 94 {*movdf_integer} (insn_list:REG_DEP_ANTI 302 (insn_list:REG_DEP_ANTI 1890 (insn_list:REG_DEP_OUTPUT 300 (insn_list:REG_DEP_ANTI 303 (nil)))))
    (nil))

(insn:TI 307 1891 308 90 ./CppStatUtilities.cc:397 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 37 r8 [246])
            (reg:SI 43 r14 [orig:67 pretmp.736 ] [67]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_OUTPUT 303 (insn_list:REG_DEP_TRUE 306 (nil)))
    (expr_list:REG_DEAD (reg:SI 37 r8 [246])
        (nil)))

(jump_insn:TI 308 307 311 90 ./CppStatUtilities.cc:397 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref 316)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 1914 (insn_list:REG_DEP_ANTI 1913 (insn_list:REG_DEP_ANTI 300 (insn_list:REG_DEP_ANTI 302 (insn_list:REG_DEP_ANTI 1890 (insn_list:REG_DEP_ANTI 306 (insn_list:REG_DEP_ANTI 1891 (insn_list:REG_DEP_TRUE 307 (insn_list:REG_DEP_ANTI 303 (nil))))))))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 90, registers live:
 3 [bx] 6 [bp] 7 [sp] 21 [xmm0] 23 [xmm2] 42 [r13] 43 [r14] 44 [r15]

(note:HI 311 308 310 ("./CppStatUtilities.cc") 398)

;; Start of basic block 91, registers live: 3 [bx] 6 [bp] 7 [sp] 42 [r13] 43 [r14] 44 [r15]
(note:HI 310 311 1915 91 [bb 91] NOTE_INSN_BASIC_BLOCK)

(insn:TI 1915 310 2120 91 ./CppStatUtilities.cc:398 (set (reg:DI 40 r11)
        (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 72 [0x48])) [69 D.34928+0 S8 A8])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn:TI 2120 1915 2121 91 ./CppStatUtilities.cc:398 (set (reg:DI 39 r10 [127])
        (mem:DI (plus:DI (plus:DI (reg/v/f:DI 44 r15 [orig:81 b ] [81])
                    (reg:DI 40 r11))
                (const_int -8 [0xfffffffffffffff8])) [3 S8 A64])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 1915 (nil))
    (expr_list:REG_DEAD (reg:DI 40 r11)
        (nil)))

(insn:TI 2121 2120 2203 91 ./CppStatUtilities.cc:398 (set (mem:DI (plus:DI (mult:DI (reg:DI 3 bx [orig:243 ivtmp.744 ] [243])
                    (const_int 8 [0x8]))
                (reg/f:DI 42 r13 [125])) [3 S8 A64])
        (reg:DI 39 r10 [127])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 2120 (nil))
    (expr_list:REG_DEAD (reg:DI 39 r10 [127])
        (nil)))

(jump_insn 2203 2121 2204 91 (set (pc)
        (label_ref 333)) -1 (nil)
    (nil))
;; End of basic block 91, registers live:
 3 [bx] 6 [bp] 7 [sp] 42 [r13] 43 [r14] 44 [r15]

(barrier 2204 2203 2328)

(note 2328 2204 1825 92 ( k (nil)) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 92, registers live: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(code_label:HI 1825 2328 722 92 687 "" [1 uses])

(note:HI 722 1825 1955 92 [bb 92] NOTE_INSN_BASIC_BLOCK)

(insn:TI 1955 722 2101 92 ./CppStatUtilities.cc:398 (set (reg:DI 2 cx)
        (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 72 [0x48])) [69 D.34928+0 S8 A8])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn:TI 2101 1955 2102 92 ./CppStatUtilities.cc:398 (set (reg:DI 40 r11 [348])
        (mem:DI (plus:DI (plus:DI (reg/v/f:DI 44 r15 [orig:81 b ] [81])
                    (reg:DI 2 cx))
                (const_int -8 [0xfffffffffffffff8])) [3 S8 A64])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 1955 (nil))
    (expr_list:REG_DEAD (reg:DI 2 cx)
        (nil)))

(insn:TI 2102 2101 2205 92 ./CppStatUtilities.cc:398 (set (mem:DI (plus:DI (mult:DI (reg:DI 3 bx [orig:334 ivtmp.744 ] [334])
                    (const_int 8 [0x8]))
                (reg/f:DI 42 r13 [125])) [3 S8 A64])
        (reg:DI 40 r11 [348])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 2101 (nil))
    (expr_list:REG_DEAD (reg:DI 40 r11 [348])
        (expr_list:REG_DEAD (reg:DI 3 bx [orig:334 ivtmp.744 ] [334])
            (nil))))

(jump_insn 2205 2102 2206 92 (set (pc)
        (label_ref 1826)) -1 (nil)
    (nil))
;; End of basic block 92, registers live:
 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

(barrier 2206 2205 1821)

;; Start of basic block 93, registers live: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(code_label:HI 1821 2206 676 93 685 "" [1 uses])

(note:HI 676 1821 1950 93 [bb 93] NOTE_INSN_BASIC_BLOCK)

(insn:TI 1950 676 2104 93 ./CppStatUtilities.cc:398 (set (reg:DI 37 r8)
        (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 72 [0x48])) [69 D.34928+0 S8 A8])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn:TI 2104 1950 2105 93 ./CppStatUtilities.cc:398 (set (reg:DI 5 di [332])
        (mem:DI (plus:DI (plus:DI (reg/v/f:DI 44 r15 [orig:81 b ] [81])
                    (reg:DI 37 r8))
                (const_int -8 [0xfffffffffffffff8])) [3 S8 A64])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 1950 (nil))
    (expr_list:REG_DEAD (reg:DI 37 r8)
        (nil)))

(insn:TI 2105 2104 2207 93 ./CppStatUtilities.cc:398 (set (mem:DI (plus:DI (mult:DI (reg:DI 3 bx [orig:318 ivtmp.744 ] [318])
                    (const_int 8 [0x8]))
                (reg/f:DI 42 r13 [125])) [3 S8 A64])
        (reg:DI 5 di [332])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 2104 (nil))
    (expr_list:REG_DEAD (reg:DI 5 di [332])
        (expr_list:REG_DEAD (reg:DI 3 bx [orig:318 ivtmp.744 ] [318])
            (nil))))

(jump_insn 2207 2105 2208 93 (set (pc)
        (label_ref 1822)) -1 (nil)
    (nil))
;; End of basic block 93, registers live:
 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

(barrier 2208 2207 1817)

;; Start of basic block 94, registers live: 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(code_label:HI 1817 2208 630 94 683 "" [1 uses])

(note:HI 630 1817 1945 94 [bb 94] NOTE_INSN_BASIC_BLOCK)

(insn:TI 1945 630 2107 94 ./CppStatUtilities.cc:398 (set (reg:DI 2 cx)
        (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 72 [0x48])) [69 D.34928+0 S8 A8])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn:TI 2107 1945 2108 94 ./CppStatUtilities.cc:398 (set (reg:DI 40 r11 [316])
        (mem:DI (plus:DI (plus:DI (reg/v/f:DI 44 r15 [orig:81 b ] [81])
                    (reg:DI 2 cx))
                (const_int -8 [0xfffffffffffffff8])) [3 S8 A64])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 1945 (nil))
    (expr_list:REG_DEAD (reg:DI 2 cx)
        (nil)))

(insn:TI 2108 2107 2209 94 ./CppStatUtilities.cc:398 (set (mem:DI (plus:DI (mult:DI (reg:DI 41 r12 [154])
                    (const_int 8 [0x8]))
                (reg/f:DI 42 r13 [125])) [3 S8 A64])
        (reg:DI 40 r11 [316])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 2107 (nil))
    (expr_list:REG_DEAD (reg:DI 40 r11 [316])
        (nil)))

(jump_insn 2209 2108 2210 94 (set (pc)
        (label_ref 1818)) -1 (nil)
    (nil))
;; End of basic block 94, registers live:
 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

(barrier 2210 2209 203)

(note:HI 203 2210 2329 ("./CppStatUtilities.cc") 377)

(note 2329 203 2330 95 ( prob.766 (expr_list:REG_DEP_TRUE (reg/v/f:DI 3 bx [orig:61 prob.766 ] [61])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 2330 2329 2331 95 ( dataLen (expr_list:REG_DEP_TRUE (reg/v:SI 41 r12 [orig:102 dataLen ] [102])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 2331 2330 2332 95 ( perLen (expr_list:REG_DEP_TRUE (reg/v:SI 37 r8 [orig:105 perLen ] [105])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 2332 2331 2333 95 ( i (expr_list:REG_DEP_TRUE (reg:DI 6 bp [orig:79 i ] [79])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 2333 2332 2164 95 ( data (expr_list:REG_DEP_TRUE (reg/v/f:DI 43 r14 [orig:101 data ] [101])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 95, registers live: 0 [ax] 7 [sp] 42 [r13] 43 [r14] 44 [r15]
(code_label 2164 2333 202 95 711 "" [1 uses])

(note:HI 202 2164 2160 95 [bb 95] NOTE_INSN_BASIC_BLOCK)

(insn:TI 2160 202 2161 95 ./CppStatUtilities.cc:377 (set (reg:SI 4 si)
        (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                (const_int 84 [0x54])) [68 sampleSize+0 S4 A8])) 40 {*movsi_1} (nil)
    (nil))

(insn:TI 2161 2160 205 95 ./CppStatUtilities.cc:377 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg:SI 4 si)
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (insn_list:REG_DEP_TRUE 2160 (nil))
    (expr_list:REG_DEAD (reg:SI 4 si)
        (nil)))

(jump_insn:TI 205 2161 218 95 ./CppStatUtilities.cc:377 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 251)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 2160 (insn_list:REG_DEP_TRUE 2161 (nil)))
    (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
            (nil))))
;; End of basic block 95, registers live:
 0 [ax] 7 [sp] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 96, registers live: 0 [ax] 7 [sp] 42 [r13] 43 [r14] 44 [r15]
(note:HI 218 205 1086 96 [bb 96] NOTE_INSN_BASIC_BLOCK)

(note:HI 1086 218 1960 96 NOTE_INSN_DELETED)

(insn:TI 1960 1086 1095 96 (set (reg:SI 1 dx [163])
        (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                (const_int 84 [0x54])) [68 sampleSize+0 S4 A8])) 40 {*movsi_1} (nil)
    (nil))

(insn 1095 1960 2334 96 ./CppStatUtilities.cc:377 (set (reg/v:SI 4 si [orig:171 k ] [171])
        (const_int 1 [0x1])) 40 {*movsi_1} (nil)
    (nil))

(note 2334 1095 2016 96 ( k (expr_list:REG_DEP_TRUE (reg/v:SI 4 si [orig:171 k ] [171])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn 2016 2334 2335 96 ./CppStatUtilities.cc:378 (set (reg:DI 41 r12 [117])
        (mem:DI (reg/v/f:DI 43 r14 [orig:101 data ] [101]) [3 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (nil))

(note 2335 2016 1096 96 ( dataLen (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 1096 2335 1087 96 ./CppStatUtilities.cc:377 (set (reg:DI 2 cx [orig:172 ivtmp.750 ] [172])
        (const_int 1 [0x1])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn:TI 1087 1096 2017 96 (parallel [
            (set (reg:SI 1 dx [163])
                (plus:SI (reg:SI 1 dx [163])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (insn_list:REG_DEP_TRUE 1960 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 2017 1087 1088 96 ./CppStatUtilities.cc:378 (set (mem:DI (reg:DI 0 ax [orig:63 ivtmp.758 ] [63]) [3 S8 A64])
        (reg:DI 41 r12 [117])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 2016 (nil))
    (expr_list:REG_DEAD (reg:DI 41 r12 [117])
        (nil)))

(insn:TI 1088 2017 1097 96 (parallel [
            (set (reg:SI 1 dx [163])
                (and:SI (reg:SI 1 dx [163])
                    (const_int 7 [0x7])))
            (clobber (reg:CC 17 flags))
        ]) 299 {*andsi_1} (insn_list:REG_DEP_TRUE 1087 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 1097 1088 1098 96 ./CppStatUtilities.cc:377 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 4 si [orig:171 k ] [171])
            (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                    (const_int 84 [0x54])) [68 sampleSize+0 S4 A8]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_OUTPUT 1087 (insn_list:REG_DEP_OUTPUT 1088 (insn_list:REG_DEP_TRUE 1095 (nil))))
    (nil))

(jump_insn:TI 1098 1097 1245 96 ./CppStatUtilities.cc:377 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 251)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 1960 (insn_list:REG_DEP_ANTI 1087 (insn_list:REG_DEP_ANTI 1088 (insn_list:REG_DEP_ANTI 2016 (insn_list:REG_DEP_ANTI 1095 (insn_list:REG_DEP_ANTI 1096 (insn_list:REG_DEP_TRUE 1097 (insn_list:REG_DEP_ANTI 2017 (nil)))))))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
            (nil))))
;; End of basic block 96, registers live:
 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 97, registers live: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 42 [r13] 43 [r14] 44 [r15]
(note:HI 1245 1098 1243 97 [bb 97] NOTE_INSN_BASIC_BLOCK)

(insn:TI 1243 1245 1244 97 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [163])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (nil)
    (nil))

(jump_insn:TI 1244 1243 1225 97 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 221)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 1243 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1250 [0x4e2])
            (nil))))
;; End of basic block 97, registers live:
 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 98, registers live: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 42 [r13] 43 [r14] 44 [r15]
(note:HI 1225 1244 1223 98 [bb 98] NOTE_INSN_BASIC_BLOCK)

(insn:TI 1223 1225 1224 98 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [163])
            (const_int 1 [0x1]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 1224 1223 1205 98 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1853)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 1223 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1428 [0x594])
            (nil))))
;; End of basic block 98, registers live:
 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 99, registers live: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 42 [r13] 43 [r14] 44 [r15]
(note:HI 1205 1224 1203 99 [bb 99] NOTE_INSN_BASIC_BLOCK)

(insn:TI 1203 1205 1204 99 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [163])
            (const_int 2 [0x2]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 1204 1203 1185 99 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1854)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 1203 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1666 [0x682])
            (nil))))
;; End of basic block 99, registers live:
 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 100, registers live: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 42 [r13] 43 [r14] 44 [r15]
(note:HI 1185 1204 1183 100 [bb 100] NOTE_INSN_BASIC_BLOCK)

(insn:TI 1183 1185 1184 100 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [163])
            (const_int 3 [0x3]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 1184 1183 1165 100 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1855)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 1183 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 2000 [0x7d0])
            (nil))))
;; End of basic block 100, registers live:
 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 101, registers live: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 42 [r13] 43 [r14] 44 [r15]
(note:HI 1165 1184 1163 101 [bb 101] NOTE_INSN_BASIC_BLOCK)

(insn:TI 1163 1165 1164 101 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [163])
            (const_int 4 [0x4]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 1164 1163 1145 101 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1856)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 1163 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 2500 [0x9c4])
            (nil))))
;; End of basic block 101, registers live:
 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 102, registers live: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 42 [r13] 43 [r14] 44 [r15]
(note:HI 1145 1164 1143 102 [bb 102] NOTE_INSN_BASIC_BLOCK)

(insn:TI 1143 1145 1144 102 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [163])
            (const_int 5 [0x5]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 1144 1143 1125 102 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1857)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 1143 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 3333 [0xd05])
            (nil))))
;; End of basic block 102, registers live:
 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 103, registers live: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 42 [r13] 43 [r14] 44 [r15]
(note:HI 1125 1144 1123 103 [bb 103] NOTE_INSN_BASIC_BLOCK)

(insn:TI 1123 1125 1124 103 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [163])
            (const_int 6 [0x6]))) 5 {*cmpsi_1_insn} (nil)
    (expr_list:REG_DEAD (reg:SI 1 dx [163])
        (nil)))

(jump_insn:TI 1124 1123 1115 103 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1858)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 1123 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 103, registers live:
 0 [ax] 2 [cx] 4 [si] 7 [sp] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 104, registers live: 0 [ax] 2 [cx] 4 [si] 7 [sp] 42 [r13] 43 [r14] 44 [r15]
(note:HI 1115 1124 2014 104 [bb 104] NOTE_INSN_BASIC_BLOCK)

(insn:TI 2014 1115 2336 104 ./CppStatUtilities.cc:378 (set (reg:DI 6 bp [377])
        (mem:DI (plus:DI (reg/v/f:DI 43 r14 [orig:101 data ] [101])
                (const_int 8 [0x8])) [3 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (nil))

(note 2336 2014 1111 104 ( i (nil)) NOTE_INSN_VAR_LOCATION)

(insn 1111 2336 2337 104 ./CppStatUtilities.cc:377 (set (strict_low_part (reg:QI 4 si))
        (const_int 2 [0x2])) 58 {*movstrictqi_1} (nil)
    (expr_list:REG_EQUAL (const_int 2 [0x2])
        (nil)))

(note 2337 1111 1112 104 ( k (nil)) NOTE_INSN_VAR_LOCATION)

(insn 1112 2337 2015 104 ./CppStatUtilities.cc:377 (set (strict_low_part (reg:QI 2 cx))
        (const_int 2 [0x2])) 58 {*movstrictqi_1} (nil)
    (expr_list:REG_EQUAL (const_int 2 [0x2])
        (nil)))

(insn:TI 2015 1112 2338 104 ./CppStatUtilities.cc:378 (set (mem:DI (plus:DI (reg:DI 0 ax [orig:63 ivtmp.758 ] [63])
                (const_int 8 [0x8])) [3 S8 A64])
        (reg:DI 6 bp [377])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 2014 (nil))
    (expr_list:REG_DEAD (reg:DI 6 bp [377])
        (expr_list:REG_DEAD (reg:DI 0 ax [orig:63 ivtmp.758 ] [63])
            (nil))))
;; End of basic block 104, registers live:
 2 [cx] 4 [si] 7 [sp] 42 [r13] 43 [r14] 44 [r15]

(note 2338 2015 2339 105 ( i (expr_list:REG_DEP_TRUE (reg:DI 6 bp [orig:79 i ] [79])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 2339 2338 1858 105 ( k (expr_list:REG_DEP_TRUE (reg/v:SI 4 si [orig:171 k ] [171])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 105, registers live: 2 [cx] 4 [si] 7 [sp] 42 [r13] 43 [r14] 44 [r15]
(code_label:HI 1858 2339 1135 105 704 "" [1 uses])

(note:HI 1135 1858 2012 105 [bb 105] NOTE_INSN_BASIC_BLOCK)

(insn:TI 2012 1135 1131 105 ./CppStatUtilities.cc:378 (set (reg:DI 39 r10 [378])
        (mem:DI (plus:DI (mult:DI (reg:DI 2 cx [orig:172 ivtmp.750 ] [172])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 43 r14 [orig:101 data ] [101])) [3 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 1131 2012 2013 105 ./CppStatUtilities.cc:377 (parallel [
            (set (reg/v:SI 4 si [orig:171 k ] [171])
                (plus:SI (reg/v:SI 4 si [orig:171 k ] [171])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 2013 1131 1132 105 ./CppStatUtilities.cc:378 (set (mem:DI (plus:DI (mult:DI (reg:DI 2 cx [orig:172 ivtmp.750 ] [172])
                    (const_int 8 [0x8]))
                (reg/f:DI 42 r13 [orig:63 ivtmp.758 ] [63])) [3 S8 A64])
        (reg:DI 39 r10 [378])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 2012 (nil))
    (expr_list:REG_DEAD (reg:DI 39 r10 [378])
        (nil)))

(insn 1132 2013 1857 105 ./CppStatUtilities.cc:377 (parallel [
            (set (reg:DI 2 cx [orig:172 ivtmp.750 ] [172])
                (plus:DI (reg:DI 2 cx [orig:172 ivtmp.750 ] [172])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 2012 (insn_list:REG_DEP_ANTI 2013 (nil)))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 105, registers live:
 2 [cx] 4 [si] 7 [sp] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 106, registers live: 2 [cx] 4 [si] 7 [sp] 42 [r13] 43 [r14] 44 [r15]
(code_label:HI 1857 1132 1155 106 703 "" [1 uses])

(note:HI 1155 1857 2010 106 [bb 106] NOTE_INSN_BASIC_BLOCK)

(insn:TI 2010 1155 1151 106 ./CppStatUtilities.cc:378 (set (reg:DI 40 r11 [379])
        (mem:DI (plus:DI (mult:DI (reg:DI 2 cx [orig:172 ivtmp.750 ] [172])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 43 r14 [orig:101 data ] [101])) [3 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 1151 2010 2011 106 ./CppStatUtilities.cc:377 (parallel [
            (set (reg/v:SI 4 si [orig:171 k ] [171])
                (plus:SI (reg/v:SI 4 si [orig:171 k ] [171])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 2011 1151 1152 106 ./CppStatUtilities.cc:378 (set (mem:DI (plus:DI (mult:DI (reg:DI 2 cx [orig:172 ivtmp.750 ] [172])
                    (const_int 8 [0x8]))
                (reg/f:DI 42 r13 [orig:63 ivtmp.758 ] [63])) [3 S8 A64])
        (reg:DI 40 r11 [379])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 2010 (nil))
    (expr_list:REG_DEAD (reg:DI 40 r11 [379])
        (nil)))

(insn 1152 2011 1856 106 ./CppStatUtilities.cc:377 (parallel [
            (set (reg:DI 2 cx [orig:172 ivtmp.750 ] [172])
                (plus:DI (reg:DI 2 cx [orig:172 ivtmp.750 ] [172])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 2010 (insn_list:REG_DEP_ANTI 2011 (nil)))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 106, registers live:
 2 [cx] 4 [si] 7 [sp] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 107, registers live: 2 [cx] 4 [si] 7 [sp] 42 [r13] 43 [r14] 44 [r15]
(code_label:HI 1856 1152 1175 107 702 "" [1 uses])

(note:HI 1175 1856 2008 107 [bb 107] NOTE_INSN_BASIC_BLOCK)

(insn:TI 2008 1175 2340 107 ./CppStatUtilities.cc:378 (set (reg:DI 3 bx [380])
        (mem:DI (plus:DI (mult:DI (reg:DI 2 cx [orig:172 ivtmp.750 ] [172])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 43 r14 [orig:101 data ] [101])) [3 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (nil))

(note 2340 2008 1171 107 ( prob.766 (nil)) NOTE_INSN_VAR_LOCATION)

(insn 1171 2340 2009 107 ./CppStatUtilities.cc:377 (parallel [
            (set (reg/v:SI 4 si [orig:171 k ] [171])
                (plus:SI (reg/v:SI 4 si [orig:171 k ] [171])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 2009 1171 1172 107 ./CppStatUtilities.cc:378 (set (mem:DI (plus:DI (mult:DI (reg:DI 2 cx [orig:172 ivtmp.750 ] [172])
                    (const_int 8 [0x8]))
                (reg/f:DI 42 r13 [orig:63 ivtmp.758 ] [63])) [3 S8 A64])
        (reg:DI 3 bx [380])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 2008 (nil))
    (expr_list:REG_DEAD (reg:DI 3 bx [380])
        (nil)))

(insn 1172 2009 2341 107 ./CppStatUtilities.cc:377 (parallel [
            (set (reg:DI 2 cx [orig:172 ivtmp.750 ] [172])
                (plus:DI (reg:DI 2 cx [orig:172 ivtmp.750 ] [172])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 2008 (insn_list:REG_DEP_ANTI 2009 (nil)))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 107, registers live:
 2 [cx] 4 [si] 7 [sp] 42 [r13] 43 [r14] 44 [r15]

(note 2341 1172 1855 108 ( prob.766 (expr_list:REG_DEP_TRUE (reg/v/f:DI 3 bx [orig:61 prob.766 ] [61])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 108, registers live: 2 [cx] 4 [si] 7 [sp] 42 [r13] 43 [r14] 44 [r15]
(code_label:HI 1855 2341 1195 108 701 "" [1 uses])

(note:HI 1195 1855 2006 108 [bb 108] NOTE_INSN_BASIC_BLOCK)

(insn:TI 2006 1195 1191 108 ./CppStatUtilities.cc:378 (set (reg:DI 5 di [381])
        (mem:DI (plus:DI (mult:DI (reg:DI 2 cx [orig:172 ivtmp.750 ] [172])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 43 r14 [orig:101 data ] [101])) [3 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 1191 2006 2007 108 ./CppStatUtilities.cc:377 (parallel [
            (set (reg/v:SI 4 si [orig:171 k ] [171])
                (plus:SI (reg/v:SI 4 si [orig:171 k ] [171])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 2007 1191 1192 108 ./CppStatUtilities.cc:378 (set (mem:DI (plus:DI (mult:DI (reg:DI 2 cx [orig:172 ivtmp.750 ] [172])
                    (const_int 8 [0x8]))
                (reg/f:DI 42 r13 [orig:63 ivtmp.758 ] [63])) [3 S8 A64])
        (reg:DI 5 di [381])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 2006 (nil))
    (expr_list:REG_DEAD (reg:DI 5 di [381])
        (nil)))

(insn 1192 2007 1854 108 ./CppStatUtilities.cc:377 (parallel [
            (set (reg:DI 2 cx [orig:172 ivtmp.750 ] [172])
                (plus:DI (reg:DI 2 cx [orig:172 ivtmp.750 ] [172])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 2006 (insn_list:REG_DEP_ANTI 2007 (nil)))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 108, registers live:
 2 [cx] 4 [si] 7 [sp] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 109, registers live: 2 [cx] 4 [si] 7 [sp] 42 [r13] 43 [r14] 44 [r15]
(code_label:HI 1854 1192 1215 109 700 "" [1 uses])

(note:HI 1215 1854 2004 109 [bb 109] NOTE_INSN_BASIC_BLOCK)

(insn:TI 2004 1215 2342 109 ./CppStatUtilities.cc:378 (set (reg:DI 37 r8 [382])
        (mem:DI (plus:DI (mult:DI (reg:DI 2 cx [orig:172 ivtmp.750 ] [172])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 43 r14 [orig:101 data ] [101])) [3 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (nil))

(note 2342 2004 1211 109 ( perLen (nil)) NOTE_INSN_VAR_LOCATION)

(insn 1211 2342 2005 109 ./CppStatUtilities.cc:377 (parallel [
            (set (reg/v:SI 4 si [orig:171 k ] [171])
                (plus:SI (reg/v:SI 4 si [orig:171 k ] [171])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 2005 1211 1212 109 ./CppStatUtilities.cc:378 (set (mem:DI (plus:DI (mult:DI (reg:DI 2 cx [orig:172 ivtmp.750 ] [172])
                    (const_int 8 [0x8]))
                (reg/f:DI 42 r13 [orig:63 ivtmp.758 ] [63])) [3 S8 A64])
        (reg:DI 37 r8 [382])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 2004 (nil))
    (expr_list:REG_DEAD (reg:DI 37 r8 [382])
        (nil)))

(insn 1212 2005 2343 109 ./CppStatUtilities.cc:377 (parallel [
            (set (reg:DI 2 cx [orig:172 ivtmp.750 ] [172])
                (plus:DI (reg:DI 2 cx [orig:172 ivtmp.750 ] [172])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 2004 (insn_list:REG_DEP_ANTI 2005 (nil)))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 109, registers live:
 2 [cx] 4 [si] 7 [sp] 42 [r13] 43 [r14] 44 [r15]

(note 2343 1212 1853 110 ( perLen (expr_list:REG_DEP_TRUE (reg/v:SI 37 r8 [orig:105 perLen ] [105])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 110, registers live: 2 [cx] 4 [si] 7 [sp] 42 [r13] 43 [r14] 44 [r15]
(code_label:HI 1853 2343 1235 110 699 "" [1 uses])

(note:HI 1235 1853 2002 110 [bb 110] NOTE_INSN_BASIC_BLOCK)

(insn:TI 2002 1235 1231 110 ./CppStatUtilities.cc:378 (set (reg:DI 38 r9 [383])
        (mem:DI (plus:DI (mult:DI (reg:DI 2 cx [orig:172 ivtmp.750 ] [172])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 43 r14 [orig:101 data ] [101])) [3 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 1231 2002 2003 110 ./CppStatUtilities.cc:377 (parallel [
            (set (reg/v:SI 4 si [orig:171 k ] [171])
                (plus:SI (reg/v:SI 4 si [orig:171 k ] [171])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 2003 1231 1232 110 ./CppStatUtilities.cc:378 (set (mem:DI (plus:DI (mult:DI (reg:DI 2 cx [orig:172 ivtmp.750 ] [172])
                    (const_int 8 [0x8]))
                (reg/f:DI 42 r13 [orig:63 ivtmp.758 ] [63])) [3 S8 A64])
        (reg:DI 38 r9 [383])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 2002 (nil))
    (expr_list:REG_DEAD (reg:DI 38 r9 [383])
        (nil)))

(insn 1232 2003 1233 110 ./CppStatUtilities.cc:377 (parallel [
            (set (reg:DI 2 cx [orig:172 ivtmp.750 ] [172])
                (plus:DI (reg:DI 2 cx [orig:172 ivtmp.750 ] [172])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 2002 (insn_list:REG_DEP_ANTI 2003 (nil)))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 1233 1232 1234 110 ./CppStatUtilities.cc:377 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 4 si [orig:171 k ] [171])
            (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                    (const_int 84 [0x54])) [68 sampleSize+0 S4 A8]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_OUTPUT 1232 (insn_list:REG_DEP_TRUE 1231 (nil)))
    (nil))

(jump_insn:TI 1234 1233 221 110 ./CppStatUtilities.cc:377 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 251)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 2002 (insn_list:REG_DEP_ANTI 1231 (insn_list:REG_DEP_ANTI 1232 (insn_list:REG_DEP_TRUE 1233 (insn_list:REG_DEP_ANTI 2003 (nil))))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
            (nil))))
;; End of basic block 110, registers live:
 2 [cx] 4 [si] 7 [sp] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 111, registers live: 2 [cx] 4 [si] 7 [sp] 42 [r13] 43 [r14] 44 [r15]
(code_label:HI 221 1234 222 111 569 "" [2 uses])

(note:HI 222 221 1979 111 [bb 111] NOTE_INSN_BASIC_BLOCK)

(insn:TI 1979 222 1981 111 ./CppStatUtilities.cc:378 (set (reg:DI 39 r10 [173])
        (mem:DI (plus:DI (mult:DI (reg:DI 2 cx [orig:172 ivtmp.750 ] [172])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 43 r14 [orig:101 data ] [101])) [3 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 1981 1979 1984 111 ./CppStatUtilities.cc:377 (set (reg:DI 41 r12 [165])
        (plus:DI (reg:DI 2 cx [orig:172 ivtmp.750 ] [172])
            (const_int 1 [0x1]))) 196 {*lea_2_rex64} (nil)
    (nil))

(insn 1984 1981 1987 111 ./CppStatUtilities.cc:377 (set (reg:DI 1 dx [orig:178 ivtmp.750 ] [178])
        (plus:DI (reg:DI 2 cx [orig:172 ivtmp.750 ] [172])
            (const_int 2 [0x2]))) 196 {*lea_2_rex64} (nil)
    (nil))

(insn:TI 1987 1984 2344 111 ./CppStatUtilities.cc:377 (set (reg:DI 37 r8 [orig:181 ivtmp.750 ] [181])
        (plus:DI (reg:DI 2 cx [orig:172 ivtmp.750 ] [172])
            (const_int 3 [0x3]))) 196 {*lea_2_rex64} (nil)
    (nil))

(note 2344 1987 1990 111 ( perLen (nil)) NOTE_INSN_VAR_LOCATION)

(insn 1990 2344 2345 111 ./CppStatUtilities.cc:377 (set (reg:DI 3 bx [orig:184 ivtmp.750 ] [184])
        (plus:DI (reg:DI 2 cx [orig:172 ivtmp.750 ] [172])
            (const_int 4 [0x4]))) 196 {*lea_2_rex64} (nil)
    (nil))

(note 2345 1990 1341 111 ( prob.766 (nil)) NOTE_INSN_VAR_LOCATION)

(insn 1341 2345 1980 111 ./CppStatUtilities.cc:377 (parallel [
            (set (reg/v:SI 4 si [orig:171 k ] [171])
                (plus:SI (reg/v:SI 4 si [orig:171 k ] [171])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 1980 1341 1982 111 ./CppStatUtilities.cc:378 (set (mem:DI (plus:DI (mult:DI (reg:DI 2 cx [orig:172 ivtmp.750 ] [172])
                    (const_int 8 [0x8]))
                (reg/f:DI 42 r13 [orig:63 ivtmp.758 ] [63])) [3 S8 A64])
        (reg:DI 39 r10 [173])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 1979 (nil))
    (expr_list:REG_DEAD (reg:DI 39 r10 [173])
        (nil)))

(insn 1982 1980 2346 111 ./CppStatUtilities.cc:378 (set (reg:DI 6 bp [176])
        (mem:DI (plus:DI (mult:DI (reg:DI 41 r12 [165])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 43 r14 [orig:101 data ] [101])) [3 S8 A64])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 1981 (insn_list:REG_DEP_TRUE 1980 (nil)))
    (nil))

(note 2346 1982 1993 111 ( i (nil)) NOTE_INSN_VAR_LOCATION)

(insn 1993 2346 1983 111 ./CppStatUtilities.cc:377 (set (reg:DI 39 r10 [orig:187 ivtmp.750 ] [187])
        (plus:DI (reg:DI 2 cx [orig:172 ivtmp.750 ] [172])
            (const_int 5 [0x5]))) 196 {*lea_2_rex64} (insn_list:REG_DEP_ANTI 1980 (insn_list:REG_DEP_OUTPUT 1979 (nil)))
    (nil))

(insn:TI 1983 1993 1985 111 ./CppStatUtilities.cc:378 (set (mem:DI (plus:DI (mult:DI (reg:DI 41 r12 [165])
                    (const_int 8 [0x8]))
                (reg/f:DI 42 r13 [orig:63 ivtmp.758 ] [63])) [3 S8 A64])
        (reg:DI 6 bp [176])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 1981 (insn_list:REG_DEP_OUTPUT 1980 (insn_list:REG_DEP_ANTI 1979 (insn_list:REG_DEP_TRUE 1982 (nil)))))
    (expr_list:REG_DEAD (reg:DI 6 bp [176])
        (expr_list:REG_DEAD (reg:DI 41 r12 [165])
            (nil))))

(insn 1985 1983 1996 111 ./CppStatUtilities.cc:378 (set (reg:DI 0 ax [179])
        (mem:DI (plus:DI (mult:DI (reg:DI 1 dx [orig:178 ivtmp.750 ] [178])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 43 r14 [orig:101 data ] [101])) [3 S8 A64])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 1984 (insn_list:REG_DEP_TRUE 1980 (insn_list:REG_DEP_TRUE 1983 (nil))))
    (nil))

(insn 1996 1985 1986 111 ./CppStatUtilities.cc:377 (set (reg:DI 41 r12 [orig:190 ivtmp.750 ] [190])
        (plus:DI (reg:DI 2 cx [orig:172 ivtmp.750 ] [172])
            (const_int 6 [0x6]))) 196 {*lea_2_rex64} (insn_list:REG_DEP_ANTI 1982 (insn_list:REG_DEP_ANTI 1983 (insn_list:REG_DEP_OUTPUT 1981 (nil))))
    (nil))

(insn:TI 1986 1996 1988 111 ./CppStatUtilities.cc:378 (set (mem:DI (plus:DI (mult:DI (reg:DI 1 dx [orig:178 ivtmp.750 ] [178])
                    (const_int 8 [0x8]))
                (reg/f:DI 42 r13 [orig:63 ivtmp.758 ] [63])) [3 S8 A64])
        (reg:DI 0 ax [179])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 1984 (insn_list:REG_DEP_OUTPUT 1980 (insn_list:REG_DEP_OUTPUT 1983 (insn_list:REG_DEP_ANTI 1979 (insn_list:REG_DEP_ANTI 1982 (insn_list:REG_DEP_TRUE 1985 (nil)))))))
    (expr_list:REG_DEAD (reg:DI 0 ax [179])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:178 ivtmp.750 ] [178])
            (nil))))

(insn 1988 1986 1999 111 ./CppStatUtilities.cc:378 (set (reg:DI 38 r9 [182])
        (mem:DI (plus:DI (mult:DI (reg:DI 37 r8 [orig:181 ivtmp.750 ] [181])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 43 r14 [orig:101 data ] [101])) [3 S8 A64])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 1987 (insn_list:REG_DEP_TRUE 1980 (insn_list:REG_DEP_TRUE 1983 (insn_list:REG_DEP_TRUE 1986 (nil)))))
    (nil))

(insn 1999 1988 1342 111 ./CppStatUtilities.cc:377 (set (reg:DI 1 dx [orig:193 ivtmp.750 ] [193])
        (plus:DI (reg:DI 2 cx [orig:172 ivtmp.750 ] [172])
            (const_int 7 [0x7]))) 196 {*lea_2_rex64} (insn_list:REG_DEP_ANTI 1985 (insn_list:REG_DEP_ANTI 1986 (insn_list:REG_DEP_OUTPUT 1984 (nil))))
    (nil))

(insn:TI 1342 1999 1343 111 ./CppStatUtilities.cc:377 (parallel [
            (set (reg:DI 2 cx [orig:172 ivtmp.750 ] [172])
                (plus:DI (reg:DI 2 cx [orig:172 ivtmp.750 ] [172])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 1979 (insn_list:REG_DEP_ANTI 1980 (insn_list:REG_DEP_ANTI 1981 (insn_list:REG_DEP_ANTI 1984 (insn_list:REG_DEP_ANTI 1987 (insn_list:REG_DEP_ANTI 1990 (insn_list:REG_DEP_ANTI 1993 (insn_list:REG_DEP_ANTI 1996 (insn_list:REG_DEP_ANTI 1999 (nil))))))))))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 1343 1342 1989 111 ./CppStatUtilities.cc:377 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 4 si [orig:171 k ] [171])
            (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                    (const_int 84 [0x54])) [68 sampleSize+0 S4 A8]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_OUTPUT 1342 (insn_list:REG_DEP_TRUE 1341 (nil)))
    (nil))

(insn:TI 1989 1343 1991 111 ./CppStatUtilities.cc:378 (set (mem:DI (plus:DI (mult:DI (reg:DI 37 r8 [orig:181 ivtmp.750 ] [181])
                    (const_int 8 [0x8]))
                (reg/f:DI 42 r13 [orig:63 ivtmp.758 ] [63])) [3 S8 A64])
        (reg:DI 38 r9 [182])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 1987 (insn_list:REG_DEP_OUTPUT 1980 (insn_list:REG_DEP_OUTPUT 1983 (insn_list:REG_DEP_OUTPUT 1986 (insn_list:REG_DEP_ANTI 1979 (insn_list:REG_DEP_ANTI 1982 (insn_list:REG_DEP_ANTI 1985 (insn_list:REG_DEP_TRUE 1988 (nil)))))))))
    (expr_list:REG_DEAD (reg:DI 38 r9 [182])
        (expr_list:REG_DEAD (reg:DI 37 r8 [orig:181 ivtmp.750 ] [181])
            (nil))))

(insn 1991 1989 1992 111 ./CppStatUtilities.cc:378 (set (reg:DI 5 di [185])
        (mem:DI (plus:DI (mult:DI (reg:DI 3 bx [orig:184 ivtmp.750 ] [184])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 43 r14 [orig:101 data ] [101])) [3 S8 A64])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 1990 (insn_list:REG_DEP_TRUE 1980 (insn_list:REG_DEP_TRUE 1983 (insn_list:REG_DEP_TRUE 1986 (insn_list:REG_DEP_TRUE 1989 (nil))))))
    (nil))

(insn:TI 1992 1991 1994 111 ./CppStatUtilities.cc:378 (set (mem:DI (plus:DI (mult:DI (reg:DI 3 bx [orig:184 ivtmp.750 ] [184])
                    (const_int 8 [0x8]))
                (reg/f:DI 42 r13 [orig:63 ivtmp.758 ] [63])) [3 S8 A64])
        (reg:DI 5 di [185])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 1990 (insn_list:REG_DEP_OUTPUT 1980 (insn_list:REG_DEP_OUTPUT 1983 (insn_list:REG_DEP_OUTPUT 1986 (insn_list:REG_DEP_OUTPUT 1989 (insn_list:REG_DEP_ANTI 1979 (insn_list:REG_DEP_ANTI 1982 (insn_list:REG_DEP_ANTI 1985 (insn_list:REG_DEP_ANTI 1988 (insn_list:REG_DEP_TRUE 1991 (nil)))))))))))
    (expr_list:REG_DEAD (reg:DI 5 di [185])
        (expr_list:REG_DEAD (reg:DI 3 bx [orig:184 ivtmp.750 ] [184])
            (nil))))

(insn 1994 1992 1995 111 ./CppStatUtilities.cc:378 (set (reg:DI 40 r11 [188])
        (mem:DI (plus:DI (mult:DI (reg:DI 39 r10 [orig:187 ivtmp.750 ] [187])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 43 r14 [orig:101 data ] [101])) [3 S8 A64])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 1993 (insn_list:REG_DEP_TRUE 1980 (insn_list:REG_DEP_TRUE 1983 (insn_list:REG_DEP_TRUE 1986 (insn_list:REG_DEP_TRUE 1989 (insn_list:REG_DEP_TRUE 1992 (nil)))))))
    (nil))

(insn:TI 1995 1994 1997 111 ./CppStatUtilities.cc:378 (set (mem:DI (plus:DI (mult:DI (reg:DI 39 r10 [orig:187 ivtmp.750 ] [187])
                    (const_int 8 [0x8]))
                (reg/f:DI 42 r13 [orig:63 ivtmp.758 ] [63])) [3 S8 A64])
        (reg:DI 40 r11 [188])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 1993 (insn_list:REG_DEP_OUTPUT 1980 (insn_list:REG_DEP_OUTPUT 1983 (insn_list:REG_DEP_OUTPUT 1986 (insn_list:REG_DEP_OUTPUT 1989 (insn_list:REG_DEP_OUTPUT 1992 (insn_list:REG_DEP_ANTI 1979 (insn_list:REG_DEP_ANTI 1982 (insn_list:REG_DEP_ANTI 1985 (insn_list:REG_DEP_ANTI 1988 (insn_list:REG_DEP_ANTI 1991 (insn_list:REG_DEP_TRUE 1994 (nil)))))))))))))
    (expr_list:REG_DEAD (reg:DI 40 r11 [188])
        (expr_list:REG_DEAD (reg:DI 39 r10 [orig:187 ivtmp.750 ] [187])
            (nil))))

(insn 1997 1995 1998 111 ./CppStatUtilities.cc:378 (set (reg:DI 6 bp [191])
        (mem:DI (plus:DI (mult:DI (reg:DI 41 r12 [orig:190 ivtmp.750 ] [190])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 43 r14 [orig:101 data ] [101])) [3 S8 A64])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_OUTPUT 1982 (insn_list:REG_DEP_TRUE 1996 (insn_list:REG_DEP_TRUE 1980 (insn_list:REG_DEP_TRUE 1983 (insn_list:REG_DEP_TRUE 1986 (insn_list:REG_DEP_TRUE 1989 (insn_list:REG_DEP_TRUE 1992 (insn_list:REG_DEP_TRUE 1995 (nil)))))))))
    (nil))

(insn:TI 1998 1997 2000 111 ./CppStatUtilities.cc:378 (set (mem:DI (plus:DI (mult:DI (reg:DI 41 r12 [orig:190 ivtmp.750 ] [190])
                    (const_int 8 [0x8]))
                (reg/f:DI 42 r13 [orig:63 ivtmp.758 ] [63])) [3 S8 A64])
        (reg:DI 6 bp [191])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 1996 (insn_list:REG_DEP_OUTPUT 1980 (insn_list:REG_DEP_OUTPUT 1983 (insn_list:REG_DEP_OUTPUT 1986 (insn_list:REG_DEP_OUTPUT 1989 (insn_list:REG_DEP_OUTPUT 1992 (insn_list:REG_DEP_OUTPUT 1995 (insn_list:REG_DEP_ANTI 1979 (insn_list:REG_DEP_ANTI 1982 (insn_list:REG_DEP_ANTI 1985 (insn_list:REG_DEP_ANTI 1988 (insn_list:REG_DEP_ANTI 1991 (insn_list:REG_DEP_ANTI 1994 (insn_list:REG_DEP_TRUE 1997 (nil)))))))))))))))
    (expr_list:REG_DEAD (reg:DI 6 bp [191])
        (expr_list:REG_DEAD (reg:DI 41 r12 [orig:190 ivtmp.750 ] [190])
            (nil))))

(insn 2000 1998 2001 111 ./CppStatUtilities.cc:378 (set (reg:DI 0 ax [194])
        (mem:DI (plus:DI (mult:DI (reg:DI 1 dx [orig:193 ivtmp.750 ] [193])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 43 r14 [orig:101 data ] [101])) [3 S8 A64])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_OUTPUT 1985 (insn_list:REG_DEP_TRUE 1999 (insn_list:REG_DEP_TRUE 1980 (insn_list:REG_DEP_TRUE 1983 (insn_list:REG_DEP_TRUE 1986 (insn_list:REG_DEP_TRUE 1989 (insn_list:REG_DEP_TRUE 1992 (insn_list:REG_DEP_TRUE 1995 (insn_list:REG_DEP_TRUE 1998 (nil))))))))))
    (nil))

(insn:TI 2001 2000 1344 111 ./CppStatUtilities.cc:378 (set (mem:DI (plus:DI (mult:DI (reg:DI 1 dx [orig:193 ivtmp.750 ] [193])
                    (const_int 8 [0x8]))
                (reg/f:DI 42 r13 [orig:63 ivtmp.758 ] [63])) [3 S8 A64])
        (reg:DI 0 ax [194])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 1999 (insn_list:REG_DEP_OUTPUT 1980 (insn_list:REG_DEP_OUTPUT 1983 (insn_list:REG_DEP_OUTPUT 1986 (insn_list:REG_DEP_OUTPUT 1989 (insn_list:REG_DEP_OUTPUT 1992 (insn_list:REG_DEP_OUTPUT 1995 (insn_list:REG_DEP_OUTPUT 1998 (insn_list:REG_DEP_ANTI 1979 (insn_list:REG_DEP_ANTI 1982 (insn_list:REG_DEP_ANTI 1985 (insn_list:REG_DEP_ANTI 1988 (insn_list:REG_DEP_ANTI 1991 (insn_list:REG_DEP_ANTI 1994 (insn_list:REG_DEP_ANTI 1997 (insn_list:REG_DEP_TRUE 2000 (nil)))))))))))))))))
    (expr_list:REG_DEAD (reg:DI 0 ax [194])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:193 ivtmp.750 ] [193])
            (nil))))

(jump_insn 1344 2001 2211 111 ./CppStatUtilities.cc:377 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 221)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 1979 (insn_list:REG_DEP_ANTI 1981 (insn_list:REG_DEP_ANTI 1982 (insn_list:REG_DEP_ANTI 1984 (insn_list:REG_DEP_ANTI 1985 (insn_list:REG_DEP_ANTI 1987 (insn_list:REG_DEP_ANTI 1988 (insn_list:REG_DEP_ANTI 1990 (insn_list:REG_DEP_ANTI 1991 (insn_list:REG_DEP_ANTI 1993 (insn_list:REG_DEP_ANTI 1994 (insn_list:REG_DEP_ANTI 1996 (insn_list:REG_DEP_ANTI 1997 (insn_list:REG_DEP_ANTI 1999 (insn_list:REG_DEP_ANTI 2000 (insn_list:REG_DEP_ANTI 1341 (insn_list:REG_DEP_ANTI 1342 (insn_list:REG_DEP_TRUE 1343 (insn_list:REG_DEP_ANTI 1980 (insn_list:REG_DEP_ANTI 1983 (insn_list:REG_DEP_ANTI 1986 (insn_list:REG_DEP_ANTI 1989 (insn_list:REG_DEP_ANTI 1992 (insn_list:REG_DEP_ANTI 1995 (insn_list:REG_DEP_ANTI 1998 (insn_list:REG_DEP_ANTI 2001 (nil)))))))))))))))))))))))))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 9000 [0x2328])
            (nil))))
;; End of basic block 111, registers live:
 2 [cx] 4 [si] 7 [sp] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 112, registers live: 7 [sp] 44 [r15]
(note 2211 1344 2212 112 [bb 112] NOTE_INSN_BASIC_BLOCK)

(jump_insn 2212 2211 2213 112 (set (pc)
        (label_ref 251)) -1 (nil)
    (nil))
;; End of basic block 112, registers live:
 7 [sp] 44 [r15]

(barrier 2213 2212 2347)

(note 2347 2213 2348 113 ( data (nil)) NOTE_INSN_VAR_LOCATION)

(note 2348 2347 1798 113 ( k (nil)) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 113, registers live: 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(code_label:HI 1798 2348 430 113 674 "" [1 uses])

(note:HI 430 1798 1925 113 [bb 113] NOTE_INSN_BASIC_BLOCK)

(insn:TI 1925 430 2118 113 ./CppStatUtilities.cc:398 (set (reg:DI 1 dx)
        (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 72 [0x48])) [69 D.34928+0 S8 A8])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn:TI 2118 1925 2119 113 ./CppStatUtilities.cc:398 (set (reg:DI 2 cx [263])
        (mem:DI (plus:DI (plus:DI (reg/v/f:DI 44 r15 [orig:81 b ] [81])
                    (reg:DI 1 dx))
                (const_int -8 [0xfffffffffffffff8])) [3 S8 A64])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 1925 (nil))
    (expr_list:REG_DEAD (reg:DI 1 dx)
        (nil)))

(insn:TI 2119 2118 2214 113 ./CppStatUtilities.cc:398 (set (mem:DI (reg/f:DI 42 r13 [125]) [3 S8 A64])
        (reg:DI 2 cx [263])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 2118 (nil))
    (expr_list:REG_DEAD (reg:DI 2 cx [263])
        (nil)))

(jump_insn 2214 2119 2215 113 (set (pc)
        (label_ref 1799)) -1 (nil)
    (nil))
;; End of basic block 113, registers live:
 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

(barrier 2215 2214 2349)

(note 2349 2215 1803 114 ( k (expr_list:REG_DEP_TRUE (reg/v:SI 6 bp [orig:247 k ] [247])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 114, registers live: 3 [bx] 6 [bp] 7 [sp] 42 [r13] 43 [r14] 44 [r15]
(code_label:HI 1803 2349 477 114 677 "" [1 uses])

(note:HI 477 1803 1930 114 [bb 114] NOTE_INSN_BASIC_BLOCK)

(insn:TI 1930 477 2114 114 ./CppStatUtilities.cc:398 (set (reg:DI 39 r10)
        (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 72 [0x48])) [69 D.34928+0 S8 A8])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn:TI 2114 1930 2115 114 ./CppStatUtilities.cc:398 (set (reg:DI 38 r9 [277])
        (mem:DI (plus:DI (plus:DI (reg/v/f:DI 44 r15 [orig:81 b ] [81])
                    (reg:DI 39 r10))
                (const_int -8 [0xfffffffffffffff8])) [3 S8 A64])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 1930 (nil))
    (expr_list:REG_DEAD (reg:DI 39 r10)
        (nil)))

(insn:TI 2115 2114 2216 114 ./CppStatUtilities.cc:398 (set (mem:DI (plus:DI (mult:DI (reg:DI 3 bx [orig:243 ivtmp.744 ] [243])
                    (const_int 8 [0x8]))
                (reg/f:DI 42 r13 [125])) [3 S8 A64])
        (reg:DI 38 r9 [277])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 2114 (nil))
    (expr_list:REG_DEAD (reg:DI 38 r9 [277])
        (nil)))

(jump_insn 2216 2115 2217 114 (set (pc)
        (label_ref 1804)) -1 (nil)
    (nil))
;; End of basic block 114, registers live:
 3 [bx] 6 [bp] 7 [sp] 42 [r13] 43 [r14] 44 [r15]

(barrier 2217 2216 1811)

;; Start of basic block 115, registers live: 3 [bx] 6 [bp] 7 [sp] 42 [r13] 43 [r14] 44 [r15]
(code_label:HI 1811 2217 579 115 681 "" [1 uses])

(note:HI 579 1811 1940 115 [bb 115] NOTE_INSN_BASIC_BLOCK)

(insn:TI 1940 579 2110 115 ./CppStatUtilities.cc:398 (set (reg:DI 38 r9)
        (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 72 [0x48])) [69 D.34928+0 S8 A8])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn:TI 2110 1940 2111 115 ./CppStatUtilities.cc:398 (set (reg:DI 37 r8 [305])
        (mem:DI (plus:DI (plus:DI (reg/v/f:DI 44 r15 [orig:81 b ] [81])
                    (reg:DI 38 r9))
                (const_int -8 [0xfffffffffffffff8])) [3 S8 A64])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 1940 (nil))
    (expr_list:REG_DEAD (reg:DI 38 r9)
        (nil)))

(insn:TI 2111 2110 2218 115 ./CppStatUtilities.cc:398 (set (mem:DI (plus:DI (mult:DI (reg:DI 3 bx [orig:243 ivtmp.744 ] [243])
                    (const_int 8 [0x8]))
                (reg/f:DI 42 r13 [125])) [3 S8 A64])
        (reg:DI 37 r8 [305])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 2110 (nil))
    (expr_list:REG_DEAD (reg:DI 37 r8 [305])
        (nil)))

(jump_insn 2218 2111 2219 115 (set (pc)
        (label_ref 1812)) -1 (nil)
    (nil))
;; End of basic block 115, registers live:
 3 [bx] 6 [bp] 7 [sp] 42 [r13] 43 [r14] 44 [r15]

(barrier 2219 2218 1807)

;; Start of basic block 116, registers live: 3 [bx] 6 [bp] 7 [sp] 42 [r13] 43 [r14] 44 [r15]
(code_label:HI 1807 2219 528 116 679 "" [1 uses])

(note:HI 528 1807 1935 116 [bb 116] NOTE_INSN_BASIC_BLOCK)

(insn:TI 1935 528 2112 116 ./CppStatUtilities.cc:398 (set (reg:DI 1 dx)
        (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 72 [0x48])) [69 D.34928+0 S8 A8])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn:TI 2112 1935 2113 116 ./CppStatUtilities.cc:398 (set (reg:DI 4 si [291])
        (mem:DI (plus:DI (plus:DI (reg/v/f:DI 44 r15 [orig:81 b ] [81])
                    (reg:DI 1 dx))
                (const_int -8 [0xfffffffffffffff8])) [3 S8 A64])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 1935 (nil))
    (expr_list:REG_DEAD (reg:DI 1 dx)
        (nil)))

(insn:TI 2113 2112 2220 116 ./CppStatUtilities.cc:398 (set (mem:DI (plus:DI (mult:DI (reg:DI 3 bx [orig:243 ivtmp.744 ] [243])
                    (const_int 8 [0x8]))
                (reg/f:DI 42 r13 [125])) [3 S8 A64])
        (reg:DI 4 si [291])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 2112 (nil))
    (expr_list:REG_DEAD (reg:DI 4 si [291])
        (nil)))

(jump_insn 2220 2113 2221 116 (set (pc)
        (label_ref 1808)) -1 (nil)
    (nil))
;; End of basic block 116, registers live:
 3 [bx] 6 [bp] 7 [sp] 42 [r13] 43 [r14] 44 [r15]

(barrier 2221 2220 2350)

(note 2350 2221 2351 117 ( k (nil)) NOTE_INSN_VAR_LOCATION)

(note 2351 2350 2352 117 ( dataLen (expr_list:REG_DEP_TRUE (reg/v:SI 41 r12 [orig:102 dataLen ] [102])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 2352 2351 2353 117 ( prob (expr_list:REG_DEP_TRUE (reg:DI 1 dx [ prob ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 2353 2352 2354 117 ( perLen (expr_list:REG_DEP_TRUE (reg:SI 37 r8 [ perLen ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 2354 2353 2355 117 ( sampleSize (nil)) NOTE_INSN_VAR_LOCATION)

(note 2355 2354 2356 117 ( b (nil)) NOTE_INSN_VAR_LOCATION)

(note 2356 2355 85 117 ( data (expr_list:REG_DEP_TRUE (reg/v/f:DI 43 r14 [orig:101 data ] [101])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 117, registers live: 7 [sp]
(code_label:HI 85 2356 86 117 552 "" [2 uses])

(note:HI 86 85 87 117 [bb 117] NOTE_INSN_BASIC_BLOCK)

(insn:TI 87 86 2357 117 ./CppStatUtilities.cc:357 (set (reg/v/f:DI 3 bx [orig:61 prob.766 ] [61])
        (mem/f/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 56 [0x38])) [71 prob+0 S8 A8])) 81 {*movdi_1_rex64} (nil)
    (nil))

(note 2357 87 2163 117 ( prob.766 (expr_list:REG_DEP_TRUE (reg/v/f:DI 3 bx [orig:61 prob.766 ] [61])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn 2163 2357 2358 117 ./CppStatUtilities.cc:357 (parallel [
            (set (reg:DI 6 bp [orig:79 i ] [79])
                (const_int 0 [0x0]))
            (clobber (reg:CC 17 flags))
        ]) 78 {*movdi_xor_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(note 2358 2163 2222 117 ( i (expr_list:REG_DEP_TRUE (reg:DI 6 bp [orig:79 i ] [79])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(jump_insn 2222 2358 2223 117 (set (pc)
        (label_ref 89)) -1 (nil)
    (nil))
;; End of basic block 117, registers live:
 3 [bx] 6 [bp] 7 [sp]

(barrier 2223 2222 2359)

(note 2359 2223 2360 118 ( data (expr_list:REG_DEP_TRUE (reg/v/f:DI 43 r14 [orig:101 data ] [101])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 2360 2359 2361 118 ( dataLen (expr_list:REG_DEP_TRUE (reg/v:SI 41 r12 [orig:102 dataLen ] [102])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 2361 2360 2362 118 ( prob (expr_list:REG_DEP_TRUE (mem/c:DI (plus:DI (reg/f:DI 16 argp)
            (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 2362 2361 2363 118 ( perLen (nil)) NOTE_INSN_VAR_LOCATION)

(note 2363 2362 2364 118 ( sampleSize (expr_list:REG_DEP_TRUE (mem/c:SI (plus:DI (reg/f:DI 16 argp)
            (const_int -76 [0xffffffffffffffb4])) [68 sampleSize+0 S4 A8])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 2364 2363 279 118 ( b (expr_list:REG_DEP_TRUE (reg/v/f:DI 44 r15 [orig:81 b ] [81])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 118, registers live: 7 [sp]
(code_label:HI 279 2364 280 118 571 "" [1 uses])

(note:HI 280 279 281 118 [bb 118] NOTE_INSN_BASIC_BLOCK)

(note:HI 281 280 282 118 ("./CppStatUtilities.cc") 390)

(insn:TI 282 281 2150 118 ./CppStatUtilities.cc:390 (set (reg:SI 2 cx)
        (const_int 390 [0x186])) 40 {*movsi_1} (nil)
    (nil))
;; End of basic block 118, registers live:
 2 [cx] 7 [sp]

;; Start of basic block 119, registers live: 2 [cx] 7 [sp]
(code_label 2150 282 2148 119 710 "" [1 uses])

(note 2148 2150 285 119 [bb 119] NOTE_INSN_BASIC_BLOCK)

(insn:TI 285 2148 283 119 ./CppStatUtilities.cc:390 (set (reg:DI 5 di [ stderr ])
        (mem/f/c/i:DI (symbol_ref:DI ("stderr") [flags 0x40] <var_decl 0x2b5eb42da790 stderr>) [11 stderr+0 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 283 285 284 119 ./CppStatUtilities.cc:390 (set (reg:DI 1 dx)
        (symbol_ref/f:DI ("*.LC3") [flags 0x2] <string_cst 0x2b5eb671c300>)) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 284 283 2155 119 ./CppStatUtilities.cc:390 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC4") [flags 0x2] <string_cst 0x2b5eb66c6f50>)) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn:TI 2155 284 287 119 ./CppStatUtilities.cc:390 (parallel [
            (set (reg:DI 0 ax)
                (const_int 0 [0x0]))
            (clobber (reg:CC 17 flags))
        ]) 78 {*movdi_xor_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(call_insn:TI 287 2155 288 119 ./CppStatUtilities.cc:390 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("fprintf") [flags 0x41] <function_decl 0x2b5eb3c9fd00 fprintf>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_TRUE 285 (insn_list:REG_DEP_TRUE 284 (insn_list:REG_DEP_TRUE 283 (insn_list:REG_DEP_TRUE 2155 (nil)))))
    (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_DEAD (reg:DI 1 dx)
            (expr_list:REG_DEAD (reg:DI 4 si)
                (expr_list:REG_DEAD (reg:DI 5 di [ stderr ])
                    (expr_list:REG_UNUSED (reg:SI 0 ax)
                        (nil))))))
    (expr_list:REG_DEP_TRUE (use (reg:QI 0 ax))
        (expr_list:REG_DEP_TRUE (use (reg:DI 5 di [ stderr ]))
            (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
                (expr_list:REG_DEP_TRUE (use (reg:DI 1 dx))
                    (expr_list:REG_DEP_TRUE (use (reg:SI 2 cx))
                        (nil)))))))

(insn:TI 288 287 289 119 ./CppStatUtilities.cc:390 (set (reg:SI 5 di)
        (const_int 1 [0x1])) 40 {*movsi_1} (insn_list:REG_DEP_ANTI 287 (insn_list:REG_DEP_OUTPUT 285 (nil)))
    (nil))

(call_insn:TI 289 288 290 119 ./CppStatUtilities.cc:390 (call (mem:QI (symbol_ref:DI ("exit") [flags 0x41] <function_decl 0x2b5eb3cc3b00 exit>) [0 S1 A8])
        (const_int 0 [0x0])) 555 {*call_0} (insn_list:REG_DEP_ANTI 285 (insn_list:REG_DEP_ANTI 2155 (insn_list:REG_DEP_ANTI 284 (insn_list:REG_DEP_ANTI 283 (insn_list:REG_DEP_TRUE 288 (insn_list:REG_DEP_ANTI 287 (nil)))))))
    (expr_list:REG_DEAD (reg:SI 5 di)
        (expr_list:REG_NORETURN (const_int 0 [0x0])
            (expr_list:REG_EH_REGION (const_int 0 [0x0])
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 5 di))
        (nil)))
;; End of basic block 119, registers live:
 7 [sp]

(barrier:HI 290 289 2365)

(note 2365 290 2366 120 ( data (expr_list:REG_DEP_TRUE (reg/v/f:DI 43 r14 [orig:101 data ] [101])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 2366 2365 2367 120 ( dataLen (expr_list:REG_DEP_TRUE (reg/v:SI 41 r12 [orig:102 dataLen ] [102])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 2367 2366 2368 120 ( prob (expr_list:REG_DEP_TRUE (mem/c:DI (plus:DI (reg/f:DI 16 argp)
            (const_int -104 [0xffffffffffffff98])) [71 prob+0 S8 A8])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 2368 2367 2369 120 ( probLen (expr_list:REG_DEP_TRUE (mem/c:SI (plus:DI (reg/f:DI 16 argp)
            (const_int -108 [0xffffffffffffff94])) [72 probLen+0 S4 A8])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 2369 2368 2370 120 ( perLen (expr_list:REG_DEP_TRUE (reg:SI 37 r8 [ perLen ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 2370 2369 2371 120 ( i (nil)) NOTE_INSN_VAR_LOCATION)

(note 2371 2370 2372 120 ( sampleSize (nil)) NOTE_INSN_VAR_LOCATION)

(note 2372 2371 2373 120 ( b (nil)) NOTE_INSN_VAR_LOCATION)

(note 2373 2372 37 120 ( prob.766 (nil)) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 120, registers live: 7 [sp]
(code_label:HI 37 2373 38 120 548 "" [1 uses])

(note:HI 38 37 39 120 [bb 120] NOTE_INSN_BASIC_BLOCK)

(note:HI 39 38 40 120 ("./CppStatUtilities.cc") 352)

(insn:TI 40 39 41 120 ./CppStatUtilities.cc:352 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC19") [flags 0x2] <string_cst 0x2b5eb6ab7840>)) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 41 40 42 120 ./CppStatUtilities.cc:352 (set (reg:DI 5 di)
        (symbol_ref:DI ("_ZSt4cerr") [flags 0x40] <var_decl 0x2b5eb61c5840 cerr>)) 81 {*movdi_1_rex64} (nil)
    (nil))

(call_insn:TI 42 41 2374 120 ./CppStatUtilities.cc:352 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_PKc") [flags 0x41] <function_decl 0x2b5eb606a900 operator<<>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_TRUE 41 (insn_list:REG_DEP_TRUE 40 (nil)))
    (expr_list:REG_DEAD (reg:DI 4 si)
        (expr_list:REG_DEAD (reg:DI 5 di)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (nil))))

(note 2374 42 44 120 ( perLen (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 44 2374 43 120 ./CppStatUtilities.cc:352 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC3") [flags 0x2] <string_cst 0x2b5eb671c300>)) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 42 (insn_list:REG_DEP_OUTPUT 40 (nil)))
    (nil))

(insn 43 44 46 120 ./CppStatUtilities.cc:352 (set (reg:DI 5 di [orig:99 D.34898 ] [99])
        (reg:DI 0 ax)) 81 {*movdi_1_rex64} (insn_list:REG_DEP_OUTPUT 41 (insn_list:REG_DEP_TRUE 42 (nil)))
    (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))

(call_insn:TI 46 43 48 120 ./CppStatUtilities.cc:352 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_PKc") [flags 0x41] <function_decl 0x2b5eb606a900 operator<<>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_TRUE 43 (insn_list:REG_DEP_TRUE 44 (insn_list:REG_DEP_ANTI 42 (nil))))
    (expr_list:REG_DEAD (reg:DI 4 si)
        (expr_list:REG_DEAD (reg:DI 5 di [ D.34898 ])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di [ D.34898 ]))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (nil))))

(insn:TI 48 46 47 120 ./CppStatUtilities.cc:352 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC20") [flags 0x2] <string_cst 0x2b5eb6abb880>)) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 46 (insn_list:REG_DEP_OUTPUT 44 (nil)))
    (nil))

(insn 47 48 50 120 ./CppStatUtilities.cc:352 (set (reg:DI 5 di [orig:98 D.34899 ] [98])
        (reg:DI 0 ax)) 81 {*movdi_1_rex64} (insn_list:REG_DEP_OUTPUT 43 (insn_list:REG_DEP_TRUE 46 (nil)))
    (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))

(call_insn:TI 50 47 52 120 ./CppStatUtilities.cc:352 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_PKc") [flags 0x41] <function_decl 0x2b5eb606a900 operator<<>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_TRUE 47 (insn_list:REG_DEP_TRUE 48 (insn_list:REG_DEP_ANTI 46 (nil))))
    (expr_list:REG_DEAD (reg:DI 4 si)
        (expr_list:REG_DEAD (reg:DI 5 di [ D.34899 ])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di [ D.34899 ]))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (nil))))

(insn:TI 52 50 51 120 ./CppStatUtilities.cc:352 (set (reg:SI 4 si)
        (const_int 351 [0x15f])) 40 {*movsi_1} (insn_list:REG_DEP_ANTI 50 (insn_list:REG_DEP_OUTPUT 48 (nil)))
    (nil))

(insn 51 52 54 120 ./CppStatUtilities.cc:352 (set (reg:DI 5 di [orig:97 D.34900 ] [97])
        (reg:DI 0 ax)) 81 {*movdi_1_rex64} (insn_list:REG_DEP_OUTPUT 47 (insn_list:REG_DEP_TRUE 50 (nil)))
    (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))

(call_insn:TI 54 51 56 120 ./CppStatUtilities.cc:352 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_ZNSolsEi") [flags 0x41] <function_decl 0x2b5eb6055b00 operator<<>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_TRUE 51 (insn_list:REG_DEP_TRUE 52 (insn_list:REG_DEP_ANTI 50 (nil))))
    (expr_list:REG_DEAD (reg:SI 4 si)
        (expr_list:REG_DEAD (reg:DI 5 di [ D.34900 ])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di [ D.34900 ]))
        (expr_list:REG_DEP_TRUE (use (reg:SI 4 si))
            (nil))))

(insn:TI 56 54 55 120 ./CppStatUtilities.cc:352 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC21") [flags 0x2] <string_cst 0x2b5eb6ab8f50>)) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 54 (insn_list:REG_DEP_OUTPUT 52 (nil)))
    (nil))

(insn 55 56 58 120 ./CppStatUtilities.cc:352 (set (reg:DI 5 di [orig:96 D.34901 ] [96])
        (reg:DI 0 ax)) 81 {*movdi_1_rex64} (insn_list:REG_DEP_OUTPUT 51 (insn_list:REG_DEP_TRUE 54 (nil)))
    (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))

(call_insn:TI 58 55 59 120 ./CppStatUtilities.cc:352 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_PKc") [flags 0x41] <function_decl 0x2b5eb606a900 operator<<>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_TRUE 55 (insn_list:REG_DEP_TRUE 56 (insn_list:REG_DEP_ANTI 54 (nil))))
    (expr_list:REG_DEAD (reg:DI 4 si)
        (expr_list:REG_DEAD (reg:DI 5 di [ D.34901 ])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di [ D.34901 ]))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (nil))))

(insn:TI 59 58 2375 120 ./CppStatUtilities.cc:352 (set (reg:DI 5 di [orig:72 this ] [72])
        (reg:DI 0 ax)) 81 {*movdi_1_rex64} (insn_list:REG_DEP_OUTPUT 55 (insn_list:REG_DEP_TRUE 58 (nil)))
    (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))

(note 2375 59 60 120 ( this (expr_list:REG_DEP_TRUE (reg:DI 5 di [orig:72 this ] [72])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note:HI 60 2375 62 120 ("/usr/lib/gcc/x86_64-redhat-linux/4.1.2/../../../../include/c++/4.1.2/bits/ostream.tcc") 72)

(call_insn:TI 62 60 2376 120 /usr/lib/gcc/x86_64-redhat-linux/4.1.2/../../../../include/c++/4.1.2/bits/ostream.tcc:72 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_ZSt4endlIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_") [flags 0x41] <function_decl 0x2b5eb6063d00 endl>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_OUTPUT 56 (insn_list:REG_DEP_TRUE 59 (insn_list:REG_DEP_ANTI 58 (nil))))
    (expr_list:REG_DEAD (reg:DI 5 di [ this ])
        (expr_list:REG_UNUSED (reg:DI 0 ax)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di [ this ]))
        (nil)))

(note 2376 62 64 120 ( this (nil)) NOTE_INSN_VAR_LOCATION)

(note:HI 64 2376 65 120 ("./CppStatUtilities.cc") 353)

(insn:TI 65 64 66 120 ./CppStatUtilities.cc:353 (set (reg:SI 5 di)
        (const_int 1 [0x1])) 40 {*movsi_1} (insn_list:REG_DEP_ANTI 62 (insn_list:REG_DEP_OUTPUT 59 (nil)))
    (nil))

(call_insn:TI 66 65 67 120 ./CppStatUtilities.cc:353 (call (mem:QI (symbol_ref:DI ("exit") [flags 0x41] <function_decl 0x2b5eb3cc3b00 exit>) [0 S1 A8])
        (const_int 0 [0x0])) 555 {*call_0} (insn_list:REG_DEP_ANTI 40 (insn_list:REG_DEP_ANTI 41 (insn_list:REG_DEP_ANTI 42 (insn_list:REG_DEP_ANTI 43 (insn_list:REG_DEP_ANTI 44 (insn_list:REG_DEP_ANTI 46 (insn_list:REG_DEP_ANTI 47 (insn_list:REG_DEP_ANTI 48 (insn_list:REG_DEP_ANTI 50 (insn_list:REG_DEP_ANTI 51 (insn_list:REG_DEP_ANTI 52 (insn_list:REG_DEP_ANTI 54 (insn_list:REG_DEP_ANTI 55 (insn_list:REG_DEP_ANTI 59 (insn_list:REG_DEP_ANTI 58 (insn_list:REG_DEP_ANTI 56 (insn_list:REG_DEP_TRUE 65 (insn_list:REG_DEP_ANTI 62 (nil)))))))))))))))))))
    (expr_list:REG_DEAD (reg:SI 5 di)
        (expr_list:REG_NORETURN (const_int 0 [0x0])
            (expr_list:REG_EH_REGION (const_int 0 [0x0])
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 5 di))
        (nil)))
;; End of basic block 120, registers live:
 7 [sp]

(barrier:HI 67 66 1869)

(note 1869 67 0 NOTE_INSN_DELETED)


;; Function double median(double*, double*, int, int) (_Z6medianPdS_ii)


Basic block 0:
IN:
Stack adjustment: 8
Reg 1: start+0
Reg 2: end+0
Reg 4: w+0
Reg 5: a+0
Variables:
  name: end
    offset 0
      (reg:SI 2 cx [ end ])
  name: a
    offset 0
      (reg:DI 5 di [ a ])
  name: w
    offset 0
      (reg:DI 4 si [ w ])
  name: start
    offset 0
      (reg:SI 1 dx [ start ])

OUT:
Stack adjustment: 96
Reg 1: start+0
Reg 2: end+0
Reg 4: w+0
Reg 5: a+0
Reg 6: start+0
Reg 41: a+0
Reg 43: len+0
Variables:
  name: end
    offset 0
      (reg:SI 2 cx [ end ])
  name: len
    offset 0
      (reg/v:SI 43 r14 [orig:63 len ] [63])
  name: a
    offset 0
      (reg/v/f:DI 41 r12 [orig:71 a ] [71])
      (reg:DI 5 di [ a ])
  name: w
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [76 w+0 S8 A8])
      (reg:DI 4 si [ w ])
  name: start
    offset 0
      (reg/v:SI 6 bp [orig:73 start ] [73])
      (reg:SI 1 dx [ start ])


Basic block 1:
IN:
Stack adjustment: 96
Reg 1: start+0
Reg 2: end+0
Reg 4: w+0
Reg 5: a+0
Reg 6: start+0
Reg 41: a+0
Reg 43: len+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 41 r12 [orig:71 a ] [71])
      (reg:DI 5 di [ a ])
  name: w
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [76 w+0 S8 A8])
      (reg:DI 4 si [ w ])
  name: start
    offset 0
      (reg/v:SI 6 bp [orig:73 start ] [73])
      (reg:SI 1 dx [ start ])
  name: end
    offset 0
      (reg:SI 2 cx [ end ])
  name: len
    offset 0
      (reg/v:SI 43 r14 [orig:63 len ] [63])

OUT:
Stack adjustment: 96
Reg 1: start+0
Reg 2: end+0
Reg 4: w+0
Reg 5: a+0
Reg 6: start+0
Reg 41: a+0
Reg 43: len+0
Variables:
  name: end
    offset 0
      (reg:SI 2 cx [ end ])
  name: len
    offset 0
      (reg/v:SI 43 r14 [orig:63 len ] [63])
  name: a
    offset 0
      (reg/v/f:DI 41 r12 [orig:71 a ] [71])
      (reg:DI 5 di [ a ])
  name: w
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [76 w+0 S8 A8])
      (reg:DI 4 si [ w ])
  name: start
    offset 0
      (reg/v:SI 6 bp [orig:73 start ] [73])
      (reg:SI 1 dx [ start ])


Basic block 2:
IN:
Stack adjustment: 96
Reg 1: start+0
Reg 2: end+0
Reg 4: w+0
Reg 5: a+0
Reg 6: start+0
Reg 41: a+0
Reg 43: len+0
Variables:
  name: end
    offset 0
      (reg:SI 2 cx [ end ])
  name: w
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [76 w+0 S8 A8])
      (reg:DI 4 si [ w ])
  name: len
    offset 0
      (reg/v:SI 43 r14 [orig:63 len ] [63])
  name: a
    offset 0
      (reg/v/f:DI 41 r12 [orig:71 a ] [71])
      (reg:DI 5 di [ a ])
  name: start
    offset 0
      (reg/v:SI 6 bp [orig:73 start ] [73])
      (reg:SI 1 dx [ start ])

OUT:
Stack adjustment: 96
Reg 6: start+0
Reg 41: a+0
Reg 43: len+0
Variables:
  name: start
    offset 0
      (reg/v:SI 6 bp [orig:73 start ] [73])
  name: len
    offset 0
      (reg/v:SI 43 r14 [orig:63 len ] [63])
  name: w
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [76 w+0 S8 A8])
  name: a
    offset 0
      (reg/v/f:DI 41 r12 [orig:71 a ] [71])


Basic block 3:
IN:
Stack adjustment: 96
Reg 6: start+0
Reg 41: a+0
Reg 43: len+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 41 r12 [orig:71 a ] [71])
  name: len
    offset 0
      (reg/v:SI 43 r14 [orig:63 len ] [63])
  name: w
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [76 w+0 S8 A8])
  name: start
    offset 0
      (reg/v:SI 6 bp [orig:73 start ] [73])

OUT:
Stack adjustment: 96
Reg 41: a+0
Reg 43: len+0
Variables:
  name: len
    offset 0
      (reg/v:SI 43 r14 [orig:63 len ] [63])
  name: a
    offset 0
      (reg/v/f:DI 41 r12 [orig:71 a ] [71])
  name: w
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [76 w+0 S8 A8])


Basic block 4:
IN:
Stack adjustment: 96
Reg 41: a+0
Reg 43: len+0
Variables:
  name: w
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [76 w+0 S8 A8])
  name: len
    offset 0
      (reg/v:SI 43 r14 [orig:63 len ] [63])
  name: a
    offset 0
      (reg/v/f:DI 41 r12 [orig:71 a ] [71])

OUT:
Stack adjustment: 96
Reg 41: a+0
Reg 43: len+0
Variables:
  name: len
    offset 0
      (reg/v:SI 43 r14 [orig:63 len ] [63])
  name: w
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [76 w+0 S8 A8])
  name: a
    offset 0
      (reg/v/f:DI 41 r12 [orig:71 a ] [71])


Basic block 5:
IN:
Stack adjustment: 96
Reg 41: a+0
Reg 43: len+0
Variables:
  name: len
    offset 0
      (reg/v:SI 43 r14 [orig:63 len ] [63])
  name: w
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [76 w+0 S8 A8])
  name: a
    offset 0
      (reg/v/f:DI 41 r12 [orig:71 a ] [71])

OUT:
Stack adjustment: 96
Reg 41: a+0
Reg 43: len+0
Variables:
  name: len
    offset 0
      (reg/v:SI 43 r14 [orig:63 len ] [63])
  name: w
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [76 w+0 S8 A8])
  name: a
    offset 0
      (reg/v/f:DI 41 r12 [orig:71 a ] [71])


Basic block 6:
IN:
Stack adjustment: 96
Reg 41: a+0
Reg 43: len+0
Variables:
  name: len
    offset 0
      (reg/v:SI 43 r14 [orig:63 len ] [63])
  name: w
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [76 w+0 S8 A8])
  name: a
    offset 0
      (reg/v/f:DI 41 r12 [orig:71 a ] [71])

OUT:
Stack adjustment: 96
Reg 41: a+0
Reg 43: len+0
Variables:
  name: len
    offset 0
      (reg/v:SI 43 r14 [orig:63 len ] [63])
  name: w
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [76 w+0 S8 A8])
  name: a
    offset 0
      (reg/v/f:DI 41 r12 [orig:71 a ] [71])


Basic block 7:
IN:
Stack adjustment: 96
Reg 41: a+0
Reg 43: len+0
Variables:
  name: len
    offset 0
      (reg/v:SI 43 r14 [orig:63 len ] [63])
  name: w
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [76 w+0 S8 A8])
  name: a
    offset 0
      (reg/v/f:DI 41 r12 [orig:71 a ] [71])

OUT:
Stack adjustment: 96
Reg 41: a+0
Reg 43: len+0
Variables:
  name: len
    offset 0
      (reg/v:SI 43 r14 [orig:63 len ] [63])
  name: w
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [76 w+0 S8 A8])
  name: a
    offset 0
      (reg/v/f:DI 41 r12 [orig:71 a ] [71])


Basic block 8:
IN:
Stack adjustment: 96
Reg 41: a+0
Reg 43: len+0
Variables:
  name: len
    offset 0
      (reg/v:SI 43 r14 [orig:63 len ] [63])
  name: w
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [76 w+0 S8 A8])
  name: a
    offset 0
      (reg/v/f:DI 41 r12 [orig:71 a ] [71])

OUT:
Stack adjustment: 96
Reg 41: a+0
Reg 43: len+0
Variables:
  name: len
    offset 0
      (reg/v:SI 43 r14 [orig:63 len ] [63])
  name: w
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [76 w+0 S8 A8])
  name: a
    offset 0
      (reg/v/f:DI 41 r12 [orig:71 a ] [71])


Basic block 9:
IN:
Stack adjustment: 96
Reg 41: a+0
Reg 43: len+0
Variables:
  name: len
    offset 0
      (reg/v:SI 43 r14 [orig:63 len ] [63])
  name: w
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [76 w+0 S8 A8])
  name: a
    offset 0
      (reg/v/f:DI 41 r12 [orig:71 a ] [71])

OUT:
Stack adjustment: 96
Reg 41: a+0
Reg 43: len+0
Variables:
  name: len
    offset 0
      (reg/v:SI 43 r14 [orig:63 len ] [63])
  name: w
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [76 w+0 S8 A8])
  name: a
    offset 0
      (reg/v/f:DI 41 r12 [orig:71 a ] [71])


Basic block 10:
IN:
Stack adjustment: 96
Reg 41: a+0
Reg 43: len+0
Variables:
  name: len
    offset 0
      (reg/v:SI 43 r14 [orig:63 len ] [63])
  name: w
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [76 w+0 S8 A8])
  name: a
    offset 0
      (reg/v/f:DI 41 r12 [orig:71 a ] [71])

OUT:
Stack adjustment: 96
Reg 41: a+0
Reg 43: len+0
Variables:
  name: len
    offset 0
      (reg/v:SI 43 r14 [orig:63 len ] [63])
  name: w
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [76 w+0 S8 A8])
  name: a
    offset 0
      (reg/v/f:DI 41 r12 [orig:71 a ] [71])


Basic block 11:
IN:
Stack adjustment: 96
Reg 41: a+0
Reg 43: len+0
Variables:
  name: len
    offset 0
      (reg/v:SI 43 r14 [orig:63 len ] [63])
  name: w
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [76 w+0 S8 A8])
  name: a
    offset 0
      (reg/v/f:DI 41 r12 [orig:71 a ] [71])

OUT:
Stack adjustment: 96
Reg 41: a+0
Reg 43: len+0
Variables:
  name: len
    offset 0
      (reg/v:SI 43 r14 [orig:63 len ] [63])
  name: w
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [76 w+0 S8 A8])
  name: a
    offset 0
      (reg/v/f:DI 41 r12 [orig:71 a ] [71])


Basic block 12:
IN:
Stack adjustment: 96
Reg 41: a+0
Reg 43: len+0
Variables:
  name: len
    offset 0
      (reg/v:SI 43 r14 [orig:63 len ] [63])
  name: w
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [76 w+0 S8 A8])
  name: a
    offset 0
      (reg/v/f:DI 41 r12 [orig:71 a ] [71])

OUT:
Stack adjustment: 96
Reg 41: a+0
Reg 43: len+0
Variables:
  name: len
    offset 0
      (reg/v:SI 43 r14 [orig:63 len ] [63])
  name: w
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [76 w+0 S8 A8])
  name: a
    offset 0
      (reg/v/f:DI 41 r12 [orig:71 a ] [71])


Basic block 13:
IN:
Stack adjustment: 96
Reg 41: a+0
Reg 43: len+0
Variables:
  name: len
    offset 0
      (reg/v:SI 43 r14 [orig:63 len ] [63])
  name: w
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [76 w+0 S8 A8])
  name: a
    offset 0
      (reg/v/f:DI 41 r12 [orig:71 a ] [71])

OUT:
Stack adjustment: 96
Reg 41: a+0
Reg 43: len+0
Variables:
  name: len
    offset 0
      (reg/v:SI 43 r14 [orig:63 len ] [63])
  name: w
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [76 w+0 S8 A8])
  name: a
    offset 0
      (reg/v/f:DI 41 r12 [orig:71 a ] [71])


Basic block 14:
IN:
Stack adjustment: 96
Reg 41: a+0
Reg 43: len+0
Variables:
  name: len
    offset 0
      (reg/v:SI 43 r14 [orig:63 len ] [63])
  name: w
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [76 w+0 S8 A8])
  name: a
    offset 0
      (reg/v/f:DI 41 r12 [orig:71 a ] [71])

OUT:
Stack adjustment: 96
Reg 41: a+0
Reg 43: len+0
Variables:
  name: len
    offset 0
      (reg/v:SI 43 r14 [orig:63 len ] [63])
  name: w
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [76 w+0 S8 A8])
  name: a
    offset 0
      (reg/v/f:DI 41 r12 [orig:71 a ] [71])


Basic block 15:
IN:
Stack adjustment: 96
Reg 41: a+0
Reg 43: len+0
Variables:
  name: len
    offset 0
      (reg/v:SI 43 r14 [orig:63 len ] [63])
  name: w
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [76 w+0 S8 A8])
  name: a
    offset 0
      (reg/v/f:DI 41 r12 [orig:71 a ] [71])

OUT:
Stack adjustment: 96
Reg 41: a+0
Reg 43: len+0
Variables:
  name: len
    offset 0
      (reg/v:SI 43 r14 [orig:63 len ] [63])
  name: w
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [76 w+0 S8 A8])
  name: a
    offset 0
      (reg/v/f:DI 41 r12 [orig:71 a ] [71])


Basic block 16:
IN:
Stack adjustment: 96
Reg 41: a+0
Reg 43: len+0
Variables:
  name: len
    offset 0
      (reg/v:SI 43 r14 [orig:63 len ] [63])
  name: w
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [76 w+0 S8 A8])
  name: a
    offset 0
      (reg/v/f:DI 41 r12 [orig:71 a ] [71])

OUT:
Stack adjustment: 96
Reg 41: a+0
Reg 43: len+0
Variables:
  name: len
    offset 0
      (reg/v:SI 43 r14 [orig:63 len ] [63])
  name: w
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [76 w+0 S8 A8])
  name: a
    offset 0
      (reg/v/f:DI 41 r12 [orig:71 a ] [71])


Basic block 17:
IN:
Stack adjustment: 96
Reg 41: a+0
Reg 43: len+0
Variables:
  name: len
    offset 0
      (reg/v:SI 43 r14 [orig:63 len ] [63])
  name: w
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [76 w+0 S8 A8])
  name: a
    offset 0
      (reg/v/f:DI 41 r12 [orig:71 a ] [71])

OUT:
Stack adjustment: 96
Reg 41: a+0
Reg 43: len+0
Variables:
  name: len
    offset 0
      (reg/v:SI 43 r14 [orig:63 len ] [63])
  name: w
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [76 w+0 S8 A8])
  name: a
    offset 0
      (reg/v/f:DI 41 r12 [orig:71 a ] [71])


Basic block 18:
IN:
Stack adjustment: 96
Reg 41: a+0
Reg 43: len+0
Variables:
  name: len
    offset 0
      (reg/v:SI 43 r14 [orig:63 len ] [63])
  name: w
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [76 w+0 S8 A8])
  name: a
    offset 0
      (reg/v/f:DI 41 r12 [orig:71 a ] [71])

OUT:
Stack adjustment: 96
Reg 41: a+0
Reg 43: len+0
Variables:
  name: len
    offset 0
      (reg/v:SI 43 r14 [orig:63 len ] [63])
  name: w
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [76 w+0 S8 A8])
  name: a
    offset 0
      (reg/v/f:DI 41 r12 [orig:71 a ] [71])


Basic block 19:
IN:
Stack adjustment: 96
Reg 41: a+0
Reg 43: len+0
Variables:
  name: len
    offset 0
      (reg/v:SI 43 r14 [orig:63 len ] [63])
  name: w
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [76 w+0 S8 A8])
  name: a
    offset 0
      (reg/v/f:DI 41 r12 [orig:71 a ] [71])

OUT:
Stack adjustment: 96
Reg 43: len+0
Variables:
  name: len
    offset 0
      (reg/v:SI 43 r14 [orig:63 len ] [63])
  name: w
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [76 w+0 S8 A8])


Basic block 20:
IN:
Stack adjustment: 96
Reg 41: a+0
Reg 43: len+0
Variables:
  name: len
    offset 0
      (reg/v:SI 43 r14 [orig:63 len ] [63])
  name: w
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [76 w+0 S8 A8])
  name: a
    offset 0
      (reg/v/f:DI 41 r12 [orig:71 a ] [71])

OUT:
Stack adjustment: 96
Reg 41: a+0
Reg 43: len+0
Variables:
  name: len
    offset 0
      (reg/v:SI 43 r14 [orig:63 len ] [63])
  name: w
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [76 w+0 S8 A8])
  name: a
    offset 0
      (reg/v/f:DI 41 r12 [orig:71 a ] [71])


Basic block 21:
IN:
Stack adjustment: 96
Reg 41: a+0
Reg 43: len+0
Variables:
  name: len
    offset 0
      (reg/v:SI 43 r14 [orig:63 len ] [63])
  name: w
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [76 w+0 S8 A8])
  name: a
    offset 0
      (reg/v/f:DI 41 r12 [orig:71 a ] [71])

OUT:
Stack adjustment: 96
Reg 21: median+0
Reg 41: a+0
Reg 43: len+0
Variables:
  name: median
    offset 0
      (reg/v:DF 21 xmm0 [orig:64 median ] [64])
  name: len
    offset 0
      (reg/v:SI 43 r14 [orig:63 len ] [63])
  name: w
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [76 w+0 S8 A8])
  name: a
    offset 0
      (reg/v/f:DI 41 r12 [orig:71 a ] [71])


Basic block 22:
IN:
Stack adjustment: 96
Reg 21: median+0
Reg 41: a+0
Reg 43: len+0
Variables:
  name: median
    offset 0
      (reg/v:DF 21 xmm0 [orig:64 median ] [64])
  name: len
    offset 0
      (reg/v:SI 43 r14 [orig:63 len ] [63])
  name: w
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [76 w+0 S8 A8])
  name: a
    offset 0
      (reg/v/f:DI 41 r12 [orig:71 a ] [71])

OUT:
Stack adjustment: 96
Reg 41: a+0
Reg 43: len+0
Variables:
  name: len
    offset 0
      (reg/v:SI 43 r14 [orig:63 len ] [63])
  name: w
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [76 w+0 S8 A8])
  name: a
    offset 0
      (reg/v/f:DI 41 r12 [orig:71 a ] [71])


Basic block 23:
IN:
Stack adjustment: 96
Reg 1: start+0
Reg 2: end+0
Reg 4: w+0
Reg 5: a+0
Reg 6: start+0
Reg 41: a+0
Reg 43: len+0
Variables:
  name: end
    offset 0
      (reg:SI 2 cx [ end ])
  name: w
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [76 w+0 S8 A8])
      (reg:DI 4 si [ w ])
  name: len
    offset 0
      (reg/v:SI 43 r14 [orig:63 len ] [63])
  name: a
    offset 0
      (reg/v/f:DI 41 r12 [orig:71 a ] [71])
      (reg:DI 5 di [ a ])
  name: start
    offset 0
      (reg/v:SI 6 bp [orig:73 start ] [73])
      (reg:SI 1 dx [ start ])

OUT:
Stack adjustment: 96
Reg 1: end+0
Reg 2: end+0
Reg 3: start+0
Reg 4: w+0
Reg 5: a+0
Reg 6: start+0
Reg 21: median+0
Reg 41: a+0
Reg 43: len+0
Variables:
  name: a
    offset 0
      (reg:DI 5 di [orig:71 a ] [71])
      (reg/v/f:DI 41 r12 [orig:71 a ] [71])
  name: w
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [76 w+0 S8 A8])
      (reg:DI 4 si [ w ])
  name: start
    offset 0
      (reg:DI 3 bx [orig:76 start ] [76])
      (reg/v:SI 6 bp [orig:73 start ] [73])
  name: end
    offset 0
      (reg:DI 1 dx [orig:77 end ] [77])
      (reg:SI 2 cx [ end ])
  name: median
    offset 0
      (reg/v:DF 21 xmm0 [orig:64 median ] [64])
  name: len
    offset 0
      (reg/v:SI 43 r14 [orig:63 len ] [63])


Basic block 24:
IN:
Stack adjustment: 96
Reg 1: start+0 end+0
Reg 2: end+0
Reg 3: start+0
Reg 4: w+0
Reg 5: a+0
Reg 6: start+0
Reg 21: median+0
Reg 41: a+0
Reg 43: len+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 41 r12 [orig:71 a ] [71])
      (reg:DI 5 di [orig:71 a ] [71])
  name: w
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [76 w+0 S8 A8])
      (reg:DI 4 si [ w ])
  name: start
    offset 0
      (reg/v:SI 6 bp [orig:73 start ] [73])
      (reg:DI 3 bx [orig:76 start ] [76])
      (reg:DI 0 ax [orig:75 start ] [75])
      (reg:SI 1 dx [orig:73 start ] [73])
  name: end
    offset 0
      (reg:SI 2 cx [ end ])
      (reg:DI 1 dx [orig:77 end ] [77])
  name: median
    offset 0
      (reg/v:DF 21 xmm0 [orig:64 median ] [64])
  name: len
    offset 0
      (reg/v:SI 43 r14 [orig:63 len ] [63])

OUT:
Stack adjustment: 8
Reg 1: end+0 start+0
Reg 2: end+0
Reg 4: w+0
Reg 5: a+0
Variables:
  name: a
    offset 0
      (reg:DI 5 di [orig:71 a ] [71])
  name: w
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [76 w+0 S8 A8])
      (reg:DI 4 si [ w ])
  name: start
    offset 0
      (reg:DI 0 ax [orig:75 start ] [75])
      (reg:SI 1 dx [orig:73 start ] [73])
  name: end
    offset 0
      (reg:SI 2 cx [ end ])
      (reg:DI 1 dx [orig:77 end ] [77])


Basic block 25:
IN:
Stack adjustment: 96
Reg 1: start+0
Reg 2: end+0
Reg 4: w+0
Reg 5: a+0
Reg 6: start+0
Reg 41: a+0
Reg 43: len+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 41 r12 [orig:71 a ] [71])
      (reg:DI 5 di [ a ])
  name: w
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [76 w+0 S8 A8])
      (reg:DI 4 si [ w ])
  name: start
    offset 0
      (reg/v:SI 6 bp [orig:73 start ] [73])
      (reg:SI 1 dx [ start ])
  name: end
    offset 0
      (reg:SI 2 cx [ end ])
  name: len
    offset 0
      (reg/v:SI 43 r14 [orig:63 len ] [63])

OUT:
Stack adjustment: 96
Reg 1: start+0
Reg 2: end+0
Reg 4: w+0
Reg 5: a+0
Reg 6: start+0
Reg 21: median+0
Reg 41: a+0
Reg 43: len+0
Variables:
  name: end
    offset 0
      (reg:SI 2 cx [ end ])
  name: median
    offset 0
      (reg/v:DF 21 xmm0 [orig:64 median ] [64])
  name: len
    offset 0
      (reg/v:SI 43 r14 [orig:63 len ] [63])
  name: a
    offset 0
      (reg:DI 5 di [orig:71 a ] [71])
      (reg/v/f:DI 41 r12 [orig:71 a ] [71])
  name: w
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [76 w+0 S8 A8])
      (reg:DI 4 si [ w ])
  name: start
    offset 0
      (reg:DI 0 ax [orig:75 start ] [75])
      (reg:SI 1 dx [orig:73 start ] [73])
      (reg/v:SI 6 bp [orig:73 start ] [73])


Basic block 26:
IN:
Stack adjustment: 96
Reg 41: a+0
Reg 43: len+0
Variables:
  name: len
    offset 0
      (reg/v:SI 43 r14 [orig:63 len ] [63])
  name: w
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [76 w+0 S8 A8])
  name: a
    offset 0
      (reg/v/f:DI 41 r12 [orig:71 a ] [71])

OUT:
Stack adjustment: 96
Reg 21: median+0
Reg 41: a+0
Reg 43: len+0
Variables:
  name: median
    offset 0
      (reg/v:DF 21 xmm0 [orig:64 median ] [64])
  name: len
    offset 0
      (reg/v:SI 43 r14 [orig:63 len ] [63])
  name: w
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [76 w+0 S8 A8])
  name: a
    offset 0
      (reg/v/f:DI 41 r12 [orig:71 a ] [71])


Basic block 27:
IN:
Stack adjustment: 96
Reg 6: start+0
Reg 41: a+0
Reg 43: len+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 41 r12 [orig:71 a ] [71])
  name: len
    offset 0
      (reg/v:SI 43 r14 [orig:63 len ] [63])
  name: w
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [76 w+0 S8 A8])
  name: start
    offset 0
      (reg/v:SI 6 bp [orig:73 start ] [73])

OUT:
Stack adjustment: 96
Reg 6: start+0
Reg 41: a+0
Reg 43: len+0
Variables:
  name: len
    offset 0
      (reg/v:SI 43 r14 [orig:63 len ] [63])
  name: a
    offset 0
      (reg/v/f:DI 41 r12 [orig:71 a ] [71])
  name: w
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -80 [0xffffffffffffffb0])) [76 w+0 S8 A8])
  name: start
    offset 0
      (reg/v:SI 6 bp [orig:73 start ] [73])


28 basic blocks, 43 edges.

Basic block 0 prev -1, next 1, loop_depth 0, count 0, freq 3087, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
Successors:  1 [71.0%]  (fallthru,can_fallthru) 25 [29.0%]  (can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 1 [dx] 2 [cx] 5 [di] 6 [bp] 7 [sp] 41 [r12] 43 [r14] 44 [r15]

Basic block 1 prev 0, next 2, loop_depth 0, count 0, freq 2192, maybe hot.
Predecessors:  0 [71.0%]  (fallthru,can_fallthru)
Successors:  2 [51.2%]  (fallthru,can_fallthru) 23 [48.8%]  (can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 5 [di] 6 [bp] 7 [sp] 41 [r12] 43 [r14] 44 [r15]
Registers live at end: 1 [dx] 2 [cx] 5 [di] 6 [bp] 7 [sp] 41 [r12] 43 [r14] 44 [r15]

Basic block 2 prev 1, next 3, loop_depth 0, count 0, freq 1122, maybe hot.
Predecessors:  1 [51.2%]  (fallthru,can_fallthru)
Successors:  3 [99.0%]  (fallthru,can_fallthru) 27 [1.0%]  (can_fallthru)
Registers live at start: 6 [bp] 7 [sp] 41 [r12] 43 [r14] 44 [r15]
Registers live at end: 0 [ax] 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 3 prev 2, next 4, loop_depth 0, count 0, freq 1111, maybe hot.
Predecessors:  2 [99.0%]  (fallthru,can_fallthru)
Successors:  20 [10.0%]  (can_fallthru) 4 [90.0%]  (fallthru,can_fallthru)
Registers live at start: 0 [ax] 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 3 [bx] 6 [bp] 7 [sp] 43 [r14] 44 [r15]

Basic block 4 prev 3, next 5, loop_depth 0, count 0, freq 1000, maybe hot.
Predecessors:  3 [90.0%]  (fallthru,can_fallthru)
Successors:  5 [90.0%]  (fallthru,can_fallthru) 20 [10.0%]  (can_fallthru)
Registers live at start: 3 [bx] 6 [bp] 7 [sp] 43 [r14] 44 [r15]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 7 [sp] 43 [r14]

Basic block 5 prev 4, next 6, loop_depth 0, count 0, freq 771, maybe hot.
Predecessors:  4 [90.0%]  (fallthru,can_fallthru)
Successors:  6 [87.5%]  (fallthru,can_fallthru) 19 [12.5%]  (can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 7 [sp] 43 [r14]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 7 [sp] 43 [r14]
Invalid sum of incoming frequencies 900, should be 771

Basic block 6 prev 5, next 7, loop_depth 0, count 0, freq 750, maybe hot.
Predecessors:  5 [87.5%]  (fallthru,can_fallthru)
Successors:  7 [85.7%]  (fallthru,can_fallthru) 18 [14.3%]  (can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 7 [sp] 43 [r14]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 7 [sp] 43 [r14]

Basic block 7 prev 6, next 8, loop_depth 0, count 0, freq 720, maybe hot.
Predecessors:  6 [85.7%]  (fallthru,can_fallthru)
Successors:  8 [83.3%]  (fallthru,can_fallthru) 17 [16.7%]  (can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 7 [sp] 43 [r14]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 7 [sp] 43 [r14]

Basic block 8 prev 7, next 9, loop_depth 0, count 0, freq 675, maybe hot.
Predecessors:  7 [83.3%]  (fallthru,can_fallthru)
Successors:  9 [80.0%]  (fallthru,can_fallthru) 16 [20.0%]  (can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 7 [sp] 43 [r14]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 7 [sp] 43 [r14]

Basic block 9 prev 8, next 10, loop_depth 0, count 0, freq 600, maybe hot.
Predecessors:  8 [80.0%]  (fallthru,can_fallthru)
Successors:  10 [75.0%]  (fallthru,can_fallthru) 15 [25.0%]  (can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 7 [sp] 43 [r14]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 7 [sp] 43 [r14]

Basic block 10 prev 9, next 11, loop_depth 0, count 0, freq 450, maybe hot.
Predecessors:  9 [75.0%]  (fallthru,can_fallthru)
Successors:  11 [66.7%]  (fallthru,can_fallthru) 14 [33.3%]  (can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 7 [sp] 43 [r14]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 7 [sp] 43 [r14]

Basic block 11 prev 10, next 12, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  10 [66.7%]  (fallthru,can_fallthru)
Successors:  12 [50.0%]  (fallthru,can_fallthru) 13 [50.0%]  (can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 7 [sp] 43 [r14]
Registers live at end: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 7 [sp] 43 [r14]
Invalid sum of incoming frequencies 300, should be 900

Basic block 12 prev 11, next 13, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  11 [50.0%]  (fallthru,can_fallthru)
Successors:  13 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 3 [bx] 4 [si] 5 [di] 7 [sp] 43 [r14]
Registers live at end: 2 [cx] 3 [bx] 4 [si] 5 [di] 7 [sp] 43 [r14]
Invalid sum of incoming frequencies 450, should be 900

Basic block 13 prev 12, next 14, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  12 [100.0%]  (fallthru,can_fallthru) 11 [50.0%]  (can_fallthru)
Successors:  14 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 2 [cx] 3 [bx] 4 [si] 5 [di] 7 [sp] 43 [r14]
Registers live at end: 2 [cx] 3 [bx] 4 [si] 5 [di] 7 [sp] 43 [r14]
Invalid sum of incoming frequencies 1350, should be 900

Basic block 14 prev 13, next 15, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  13 [100.0%]  (fallthru,can_fallthru) 10 [33.3%]  (can_fallthru)
Successors:  15 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 2 [cx] 3 [bx] 4 [si] 5 [di] 7 [sp] 43 [r14]
Registers live at end: 2 [cx] 3 [bx] 4 [si] 5 [di] 7 [sp] 43 [r14]
Invalid sum of incoming frequencies 1050, should be 900

Basic block 15 prev 14, next 16, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  14 [100.0%]  (fallthru,can_fallthru) 9 [25.0%]  (can_fallthru)
Successors:  16 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 2 [cx] 3 [bx] 4 [si] 5 [di] 7 [sp] 43 [r14]
Registers live at end: 2 [cx] 3 [bx] 4 [si] 5 [di] 7 [sp] 43 [r14]
Invalid sum of incoming frequencies 1050, should be 900

Basic block 16 prev 15, next 17, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  15 [100.0%]  (fallthru,can_fallthru) 8 [20.0%]  (can_fallthru)
Successors:  17 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 2 [cx] 3 [bx] 4 [si] 5 [di] 7 [sp] 43 [r14]
Registers live at end: 2 [cx] 3 [bx] 4 [si] 5 [di] 7 [sp] 43 [r14]
Invalid sum of incoming frequencies 1035, should be 900

Basic block 17 prev 16, next 18, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  16 [100.0%]  (fallthru,can_fallthru) 7 [16.7%]  (can_fallthru)
Successors:  18 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 2 [cx] 3 [bx] 4 [si] 5 [di] 7 [sp] 43 [r14]
Registers live at end: 2 [cx] 3 [bx] 4 [si] 5 [di] 7 [sp] 43 [r14]
Invalid sum of incoming frequencies 1020, should be 900

Basic block 18 prev 17, next 19, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  17 [100.0%]  (fallthru,can_fallthru) 6 [14.3%]  (can_fallthru)
Successors:  19 [90.0%]  (fallthru,can_fallthru) 20 [10.0%]  (can_fallthru)
Registers live at start: 2 [cx] 3 [bx] 4 [si] 5 [di] 7 [sp] 43 [r14]
Registers live at end: 2 [cx] 3 [bx] 4 [si] 5 [di] 7 [sp] 43 [r14]
Invalid sum of incoming frequencies 1007, should be 900

Basic block 19 prev 18, next 20, loop_depth 1, count 0, freq 1013, maybe hot.
Predecessors:  18 [90.0%]  (fallthru,can_fallthru) 19 [90.0%]  (dfs_back,can_fallthru) 5 [12.5%]  (can_fallthru)
Successors:  19 [90.0%]  (dfs_back,can_fallthru) 20 [10.0%]  (fallthru,can_fallthru,loop_exit)
Registers live at start: 2 [cx] 3 [bx] 4 [si] 5 [di] 7 [sp] 43 [r14]
Registers live at end: 2 [cx] 3 [bx] 4 [si] 5 [di] 7 [sp] 43 [r14]
Invalid sum of incoming frequencies 1818, should be 1013

Basic block 20 prev 19, next 21, loop_depth 0, count 0, freq 1111, maybe hot.
Predecessors:  18 [10.0%]  (can_fallthru) 19 [10.0%]  (fallthru,can_fallthru,loop_exit) 4 [10.0%]  (can_fallthru) 3 [10.0%]  (can_fallthru)
Successors:  26 [50.0%]  (can_fallthru) 21 [50.0%]  (fallthru,can_fallthru)
Registers live at start: 3 [bx] 7 [sp] 43 [r14]
Registers live at end: 3 [bx] 7 [sp] 43 [r14]
Invalid sum of incoming frequencies 402, should be 1111

Basic block 21 prev 20, next 22, loop_depth 0, count 0, freq 556, maybe hot.
Predecessors:  20 [50.0%]  (fallthru,can_fallthru)
Successors:  22 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 3 [bx] 7 [sp] 43 [r14]
Registers live at end: 3 [bx] 7 [sp] 21 [xmm0]

Basic block 22 prev 21, next 23, loop_depth 0, count 0, freq 1111, maybe hot.
Predecessors:  21 [100.0%]  (fallthru,can_fallthru) 26 [100.0%] 
Successors:  24 [100.0%] 
Registers live at start: 3 [bx] 7 [sp] 21 [xmm0]
Registers live at end: 7 [sp] 21 [xmm0]

Basic block 23 prev 22, next 24, loop_depth 0, count 0, freq 1070, maybe hot.
Predecessors:  1 [48.8%]  (can_fallthru)
Successors:  24 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 5 [di] 7 [sp]
Registers live at end: 7 [sp] 21 [xmm0]

Basic block 24 prev 23, next 25, loop_depth 0, count 0, freq 3076, maybe hot.
Predecessors:  23 [100.0%]  (fallthru,can_fallthru) 22 [100.0%]  25 [100.0%] 
Successors:  EXIT [100.0%] 
Registers live at start: 7 [sp] 21 [xmm0]
Registers live at end: 3 [bx] 6 [bp] 7 [sp] 21 [xmm0] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 25 prev 24, next 26, loop_depth 0, count 0, freq 895, maybe hot.
Predecessors:  0 [29.0%]  (can_fallthru)
Successors:  24 [100.0%] 
Registers live at start: 1 [dx] 5 [di] 7 [sp]
Registers live at end: 7 [sp] 21 [xmm0]

Basic block 26 prev 25, next 27, loop_depth 0, count 0, freq 556, maybe hot.
Predecessors:  20 [50.0%]  (can_fallthru)
Successors:  22 [100.0%] 
Registers live at start: 3 [bx] 7 [sp] 43 [r14]
Registers live at end: 3 [bx] 7 [sp] 21 [xmm0]

Basic block 27 prev 26, next -2, loop_depth 0, count 0, freq 11, maybe hot.
Predecessors:  2 [1.0%]  (can_fallthru)
Successors: 
Registers live at start: 7 [sp]
Registers live at end: 7 [sp]

(note:HI 1 0 584 ("./CppStatUtilities.cc") 301)

(note 584 1 585 0 ( a (expr_list:REG_DEP_TRUE (reg:DI 5 di [ a ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 585 584 586 0 ( w (expr_list:REG_DEP_TRUE (reg:DI 4 si [ w ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 586 585 587 0 ( start (expr_list:REG_DEP_TRUE (reg:SI 1 dx [ start ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 587 586 9 0 ( end (expr_list:REG_DEP_TRUE (reg:SI 2 cx [ end ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 0, registers live: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note:HI 9 587 7 0 [bb 0] NOTE_INSN_BASIC_BLOCK)

(note:HI 7 9 544 0 NOTE_INSN_FUNCTION_BEG)

(insn/f:TI 544 7 11 0 ./CppStatUtilities.cc:301 (set (mem:DI (plus:DI (reg/f:DI 7 sp)
                (const_int -8 [0xfffffffffffffff8])) [0 S8 A8])
        (reg:DI 44 r15)) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 44 r15)
        (nil)))

(note:HI 11 544 518 0 ("./CppStatUtilities.cc") 304)

(insn 518 11 567 0 ./CppStatUtilities.cc:304 (set (reg:SI 44 r15 [orig:69 D.34825 ] [69])
        (reg/v:SI 2 cx [orig:74 end ] [74])) 40 {*movsi_1} (insn_list:REG_DEP_ANTI 544 (nil))
    (nil))

(note 567 518 543 0 ("./CppStatUtilities.cc") 301)

(insn/f 543 567 568 0 ./CppStatUtilities.cc:301 (set (mem:DI (plus:DI (reg/f:DI 7 sp)
                (const_int -16 [0xfffffffffffffff0])) [0 S8 A8])
        (reg:DI 43 r14)) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 43 r14)
        (nil)))

(note 568 543 12 0 ("./CppStatUtilities.cc") 304)

(insn:TI 12 568 569 0 ./CppStatUtilities.cc:304 (parallel [
            (set (reg:SI 44 r15 [orig:69 D.34825 ] [69])
                (minus:SI (reg:SI 44 r15 [orig:69 D.34825 ] [69])
                    (reg:SI 1 dx [orig:73 start ] [73])))
            (clobber (reg:CC 17 flags))
        ]) 242 {*subsi_1} (insn_list:REG_DEP_TRUE 518 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(note 569 12 540 0 ("./CppStatUtilities.cc") 301)

(insn/f 540 569 541 0 ./CppStatUtilities.cc:301 (set (mem:DI (plus:DI (reg/f:DI 7 sp)
                (const_int -40 [0xffffffffffffffd8])) [0 S8 A8])
        (reg:DI 6 bp)) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 6 bp)
        (nil)))

(insn/f 541 540 570 0 ./CppStatUtilities.cc:301 (set (mem:DI (plus:DI (reg/f:DI 7 sp)
                (const_int -32 [0xffffffffffffffe0])) [0 S8 A8])
        (reg:DI 41 r12)) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 41 r12)
        (nil)))

(note 570 541 538 0 ("./CppStatUtilities.cc") 304)

(insn:TI 538 570 588 0 ./CppStatUtilities.cc:304 (set (reg/v:SI 43 r14 [orig:63 len ] [63])
        (subreg:SI (plus:DI (reg:DI 44 r15 [orig:69 D.34825 ] [69])
                (const_int 1 [0x1])) 0)) 194 {*lea_1_rex64} (insn_list:REG_DEP_ANTI 543 (insn_list:REG_DEP_TRUE 12 (nil)))
    (nil))

(note 588 538 571 0 ( len (expr_list:REG_DEP_TRUE (reg/v:SI 43 r14 [orig:63 len ] [63])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 571 588 539 0 ("./CppStatUtilities.cc") 301)

(insn/f 539 571 542 0 ./CppStatUtilities.cc:301 (set (mem:DI (plus:DI (reg/f:DI 7 sp)
                (const_int -48 [0xffffffffffffffd0])) [0 S8 A8])
        (reg:DI 3 bx)) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 3 bx)
        (nil)))

(insn/f 542 539 545 0 ./CppStatUtilities.cc:301 (set (mem:DI (plus:DI (reg/f:DI 7 sp)
                (const_int -24 [0xffffffffffffffe8])) [0 S8 A8])
        (reg:DI 42 r13)) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 42 r13)
        (nil)))

(insn/f:TI 545 542 546 0 ./CppStatUtilities.cc:301 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int -88 [0xffffffffffffffa8])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) 762 {pro_epilogue_adjust_stack_rex64} (insn_list:REG_DEP_ANTI 539 (insn_list:REG_DEP_ANTI 540 (insn_list:REG_DEP_ANTI 541 (insn_list:REG_DEP_ANTI 542 (insn_list:REG_DEP_ANTI 543 (insn_list:REG_DEP_ANTI 544 (nil)))))))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(note 546 545 3 0 NOTE_INSN_PROLOGUE_END)

(insn 3 546 5 0 ./CppStatUtilities.cc:301 (set (reg/v/f:DI 41 r12 [orig:71 a ] [71])
        (reg:DI 5 di [ a ])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 541 (nil))
    (nil))

(insn 5 3 14 0 ./CppStatUtilities.cc:301 (set (reg/v:SI 6 bp [orig:73 start ] [73])
        (reg:SI 1 dx [ start ])) 40 {*movsi_1} (insn_list:REG_DEP_ANTI 540 (nil))
    (nil))

(note:HI 14 5 15 0 ("./CppStatUtilities.cc") 306)

(insn:TI 15 14 572 0 ./CppStatUtilities.cc:306 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 43 r14 [orig:63 len ] [63])
            (const_int 1 [0x1]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_OUTPUT 545 (insn_list:REG_DEP_OUTPUT 12 (insn_list:REG_DEP_TRUE 538 (nil))))
    (nil))

(note 572 15 4 0 ("./CppStatUtilities.cc") 301)

(insn 4 572 573 0 ./CppStatUtilities.cc:301 (set (mem/f/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 16 [0x10])) [76 w+0 S8 A8])
        (reg:DI 4 si [ w ])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 545 (nil))
    (expr_list:REG_DEAD (reg:DI 4 si [ w ])
        (nil)))

(note 573 4 16 0 ("./CppStatUtilities.cc") 306)

(jump_insn:TI 16 573 589 0 ./CppStatUtilities.cc:306 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 558)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 3 (insn_list:REG_DEP_ANTI 5 (insn_list:REG_DEP_ANTI 518 (insn_list:REG_DEP_ANTI 12 (insn_list:REG_DEP_ANTI 538 (insn_list:REG_DEP_TRUE 15 (insn_list:REG_DEP_ANTI 539 (insn_list:REG_DEP_ANTI 540 (insn_list:REG_DEP_ANTI 541 (insn_list:REG_DEP_ANTI 542 (insn_list:REG_DEP_ANTI 543 (insn_list:REG_DEP_ANTI 544 (insn_list:REG_DEP_ANTI 545 (insn_list:REG_DEP_ANTI 4 (nil)))))))))))))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
            (nil))))
;; End of basic block 0, registers live:
 1 [dx] 2 [cx] 5 [di] 6 [bp] 7 [sp] 41 [r12] 43 [r14] 44 [r15]

(note 589 16 590 1 ( a (expr_list:REG_DEP_TRUE (reg/v/f:DI 41 r12 [orig:71 a ] [71])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 590 589 591 1 ( w (expr_list:REG_DEP_TRUE (mem/c:DI (plus:DI (reg/f:DI 16 argp)
            (const_int -80 [0xffffffffffffffb0])) [76 w+0 S8 A8])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 591 590 25 1 ( start (expr_list:REG_DEP_TRUE (reg/v:SI 6 bp [orig:73 start ] [73])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 1, registers live: 1 [dx] 2 [cx] 5 [di] 6 [bp] 7 [sp] 41 [r12] 43 [r14] 44 [r15]
(note:HI 25 591 26 1 [bb 1] NOTE_INSN_BASIC_BLOCK)

(note:HI 26 25 27 1 ("./CppStatUtilities.cc") 308)

(insn:TI 27 26 28 1 ./CppStatUtilities.cc:308 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 43 r14 [orig:63 len ] [63])
            (const_int 2 [0x2]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 28 27 41 1 ./CppStatUtilities.cc:308 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 559)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 27 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 4880 [0x1310])
            (nil))))
;; End of basic block 1, registers live:
 1 [dx] 2 [cx] 5 [di] 6 [bp] 7 [sp] 41 [r12] 43 [r14] 44 [r15]

;; Start of basic block 2, registers live: 6 [bp] 7 [sp] 41 [r12] 43 [r14] 44 [r15]
(note:HI 41 28 42 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note:HI 42 41 43 2 ("./CppStatUtilities.cc") 311)

(insn:TI 43 42 592 2 ./CppStatUtilities.cc:311 (set (reg:DI 2 cx)
        (sign_extend:DI (reg/v:SI 43 r14 [orig:63 len ] [63]))) 115 {extendsidi2_rex64} (nil)
    (nil))

(note 592 43 520 2 ( end (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 520 592 519 2 ./CppStatUtilities.cc:311 (set (reg:DI 42 r13 [orig:66 D.34839 ] [66])
        (reg:DI 2 cx)) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 43 (nil))
    (nil))

(insn 519 520 44 2 ./CppStatUtilities.cc:311 (set (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 24 [0x18])) [75 D.34838+0 S8 A8])
        (reg:DI 2 cx)) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 43 (nil))
    (expr_list:REG_DEAD (reg:DI 2 cx)
        (nil)))

(insn:TI 44 519 45 2 ./CppStatUtilities.cc:311 (parallel [
            (set (reg:DI 42 r13 [orig:66 D.34839 ] [66])
                (ashift:DI (reg:DI 42 r13 [orig:66 D.34839 ] [66])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) 409 {*ashldi3_1_rex64} (insn_list:REG_DEP_TRUE 520 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 45 44 46 2 ./CppStatUtilities.cc:311 (set (reg:DI 5 di [ D.34839 ])
        (reg:DI 42 r13 [orig:66 D.34839 ] [66])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 44 (nil))
    (nil))

(call_insn:TI 46 45 49 2 ./CppStatUtilities.cc:311 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("malloc") [flags 0x41] <function_decl 0x2b5eb3cce100 malloc>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_ANTI 519 (insn_list:REG_DEP_ANTI 520 (insn_list:REG_DEP_OUTPUT 43 (insn_list:REG_DEP_TRUE 45 (nil)))))
    (expr_list:REG_DEAD (reg:DI 5 di [ D.34839 ])
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di [ D.34839 ]))
        (nil)))

(note:HI 49 46 50 2 ("./CppStatUtilities.cc") 312)

(insn:TI 50 49 574 2 ./CppStatUtilities.cc:312 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 0 ax [orig:65 D.34840 ] [65])
            (const_int 0 [0x0]))) 0 {cmpdi_ccno_1_rex64} (insn_list:REG_DEP_OUTPUT 44 (insn_list:REG_DEP_TRUE 46 (nil)))
    (nil))

(note 574 50 47 2 ("./CppStatUtilities.cc") 311)

(insn 47 574 575 2 ./CppStatUtilities.cc:311 (set (reg/f:DI 3 bx [orig:65 D.34840 ] [65])
        (reg:DI 0 ax)) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 46 (nil))
    (expr_list:REG_NOALIAS (reg/f:DI 81)
        (nil)))

(note 575 47 51 2 ("./CppStatUtilities.cc") 312)

(jump_insn:TI 51 575 64 2 ./CppStatUtilities.cc:312 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 560)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 43 (insn_list:REG_DEP_ANTI 519 (insn_list:REG_DEP_ANTI 520 (insn_list:REG_DEP_ANTI 44 (insn_list:REG_DEP_ANTI 45 (insn_list:REG_DEP_ANTI 47 (insn_list:REG_DEP_TRUE 50 (insn_list:REG_DEP_ANTI 46 (nil)))))))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 100 [0x64])
            (nil))))
;; End of basic block 2, registers live:
 0 [ax] 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 3, registers live: 0 [ax] 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note:HI 64 51 65 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(note:HI 65 64 67 3 NOTE_INSN_DELETED)

(note:HI 67 65 68 3 ("./CppStatUtilities.cc") 314)

(insn:TI 68 67 76 3 ./CppStatUtilities.cc:314 (set (reg:DI 4 si [orig:82 start ] [82])
        (sign_extend:DI (reg/v:SI 6 bp [orig:73 start ] [73]))) 115 {extendsidi2_rex64} (nil)
    (expr_list:REG_DEAD (reg/v:SI 6 bp [orig:73 start ] [73])
        (nil)))

(insn 76 68 78 3 ./CppStatUtilities.cc:314 (set (reg:DI 1 dx [ D.34839 ])
        (reg:DI 42 r13 [orig:66 D.34839 ] [66])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 42 r13 [orig:66 D.34839 ] [66])
        (nil)))

(insn 78 76 593 3 ./CppStatUtilities.cc:314 (set (reg:DI 5 di [ b ])
        (reg:DI 0 ax [orig:65 D.34840 ] [65])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 0 ax [orig:65 D.34840 ] [65])
        (nil)))

(note 593 78 536 3 ( b (expr_list:REG_DEP_TRUE (reg:DI 5 di [ b ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 536 593 594 3 ./CppStatUtilities.cc:314 (set (reg:DI 6 bp [orig:68 D.34828 ] [68])
        (mult:DI (reg:DI 4 si [orig:82 start ] [82])
            (const_int 8 [0x8]))) 196 {*lea_2_rex64} (insn_list:REG_DEP_TRUE 68 (nil))
    (expr_list:REG_DEAD (reg:DI 4 si [orig:82 start ] [82])
        (nil)))

(note 594 536 537 3 ( start (expr_list:REG_DEP_TRUE (reg:DI 4 si [orig:82 start ] [82])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 537 594 595 3 ./CppStatUtilities.cc:314 (set (reg:DI 4 si [83])
        (plus:DI (reg:DI 6 bp [orig:68 D.34828 ] [68])
            (reg/v/f:DI 41 r12 [orig:71 a ] [71]))) 196 {*lea_2_rex64} (insn_list:REG_DEP_OUTPUT 68 (insn_list:REG_DEP_TRUE 536 (nil)))
    (expr_list:REG_DEAD (reg/v/f:DI 41 r12 [orig:71 a ] [71])
        (nil)))

(note 595 537 79 3 ( start (nil)) NOTE_INSN_VAR_LOCATION)

(call_insn:TI 79 595 596 3 ./CppStatUtilities.cc:314 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("memcpy") [flags 0x41] <function_decl 0x2b5eb6bd5500 memcpy>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_TRUE 78 (insn_list:REG_DEP_TRUE 537 (insn_list:REG_DEP_TRUE 76 (nil))))
    (expr_list:REG_DEAD (reg:DI 1 dx [ D.34839 ])
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:DI 5 di [ b ])
                (expr_list:REG_UNUSED (reg:DI 0 ax)
                    (expr_list:REG_EH_REGION (const_int 0 [0x0])
                        (nil))))))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di [ b ]))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (expr_list:REG_DEP_TRUE (use (reg:DI 1 dx [ D.34839 ]))
                (nil)))))

(note 596 79 81 3 ( b (nil)) NOTE_INSN_VAR_LOCATION)

(note:HI 81 596 82 3 ("./CppStatUtilities.cc") 316)

(insn:TI 82 81 83 3 ./CppStatUtilities.cc:316 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 43 r14 [orig:63 len ] [63])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (insn_list:REG_DEP_OUTPUT 79 (nil))
    (nil))

(jump_insn:TI 83 82 161 3 ./CppStatUtilities.cc:316 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 103)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 68 (insn_list:REG_DEP_ANTI 536 (insn_list:REG_DEP_ANTI 537 (insn_list:REG_DEP_ANTI 76 (insn_list:REG_DEP_ANTI 78 (insn_list:REG_DEP_TRUE 82 (insn_list:REG_DEP_ANTI 79 (nil))))))))
    (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
            (nil))))
;; End of basic block 3, registers live:
 3 [bx] 6 [bp] 7 [sp] 43 [r14] 44 [r15]

(note:HI 161 83 85 NOTE_INSN_LOOP_END)

;; Start of basic block 4, registers live: 3 [bx] 6 [bp] 7 [sp] 43 [r14] 44 [r15]
(note:HI 85 161 523 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn:TI 523 85 179 4 ./CppStatUtilities.cc:316 (set (reg:DI 5 di)
        (mem/f/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 16 [0x10])) [76 w+0 S8 A8])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 179 523 163 4 ./CppStatUtilities.cc:317 (set (reg:DF 21 xmm0 [90])
        (mem:DF (reg/f:DI 3 bx [orig:65 D.34840 ] [65]) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:TI 163 179 533 4 (set (reg:DI 0 ax [orig:109 D.34825 ] [109])
        (zero_extend:DI (reg:SI 44 r15 [orig:69 D.34825 ] [69]))) 111 {zero_extendsidi2_rex64} (nil)
    (expr_list:REG_DEAD (reg:SI 44 r15 [orig:69 D.34825 ] [69])
        (nil)))

(insn:TI 533 163 174 4 (set (reg:DI 4 si [93])
        (plus:DI (reg:DI 0 ax [orig:109 D.34825 ] [109])
            (const_int 1 [0x1]))) 196 {*lea_2_rex64} (insn_list:REG_DEP_TRUE 163 (nil))
    (nil))

(insn 174 533 532 4 (parallel [
            (set (reg:DI 0 ax [114])
                (and:DI (reg:DI 0 ax [orig:109 D.34825 ] [109])
                    (const_int 7 [0x7])))
            (clobber (reg:CC 17 flags))
        ]) 297 {*anddi_1_rex64} (insn_list:REG_DEP_ANTI 533 (insn_list:REG_DEP_TRUE 163 (nil)))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 532 174 182 4 ./CppStatUtilities.cc:316 (set (reg:DI 1 dx [orig:60 ivtmp.808 ] [60])
        (plus:DI (reg:DI 6 bp [orig:68 D.34828 ] [68])
            (reg:DI 5 di))) 196 {*lea_2_rex64} (insn_list:REG_DEP_TRUE 523 (nil))
    (expr_list:REG_DEAD (reg:DI 6 bp [orig:68 D.34828 ] [68])
        (expr_list:REG_DEAD (reg:DI 5 di)
            (nil))))

(insn 182 532 185 4 ./CppStatUtilities.cc:317 (set (reg:DI 5 di [orig:117 ivtmp.804 ] [117])
        (const_int 1 [0x1])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 532 (insn_list:REG_DEP_OUTPUT 523 (nil)))
    (nil))

(insn:TI 185 182 180 4 ./CppStatUtilities.cc:316 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 5 di [orig:117 ivtmp.804 ] [117])
            (reg:DI 4 si [93]))) 2 {cmpdi_1_insn_rex64} (insn_list:REG_DEP_OUTPUT 174 (insn_list:REG_DEP_TRUE 182 (insn_list:REG_DEP_TRUE 533 (nil))))
    (nil))

(insn:TI 180 185 534 4 ./CppStatUtilities.cc:317 (set (reg:DF 21 xmm0 [90])
        (mult:DF (reg:DF 21 xmm0 [90])
            (mem:DF (reg:DI 1 dx [orig:60 ivtmp.808 ] [60]) [3 S8 A64]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 179 (insn_list:REG_DEP_TRUE 532 (nil)))
    (nil))

(insn 534 180 181 4 ./CppStatUtilities.cc:317 (set (reg:DI 2 cx [orig:118 ivtmp.808 ] [118])
        (plus:DI (reg:DI 1 dx [orig:60 ivtmp.808 ] [60])
            (const_int 8 [0x8]))) 196 {*lea_2_rex64} (insn_list:REG_DEP_TRUE 532 (nil))
    (nil))

(insn:TI 181 534 186 4 ./CppStatUtilities.cc:317 (set (mem:DF (reg/f:DI 3 bx [orig:65 D.34840 ] [65]) [3 S8 A64])
        (reg:DF 21 xmm0 [90])) 94 {*movdf_integer} (insn_list:REG_DEP_ANTI 179 (insn_list:REG_DEP_TRUE 180 (nil)))
    (expr_list:REG_DEAD (reg:DF 21 xmm0 [90])
        (nil)))

(jump_insn 186 181 347 4 ./CppStatUtilities.cc:316 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 103)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 523 (insn_list:REG_DEP_ANTI 532 (insn_list:REG_DEP_ANTI 163 (insn_list:REG_DEP_ANTI 533 (insn_list:REG_DEP_ANTI 174 (insn_list:REG_DEP_ANTI 179 (insn_list:REG_DEP_ANTI 180 (insn_list:REG_DEP_ANTI 182 (insn_list:REG_DEP_ANTI 534 (insn_list:REG_DEP_TRUE 185 (insn_list:REG_DEP_ANTI 181 (nil))))))))))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
            (nil))))
;; End of basic block 4, registers live:
 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 7 [sp] 43 [r14]

;; Start of basic block 5, registers live: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 7 [sp] 43 [r14]
(note:HI 347 186 345 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn:TI 345 347 346 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 0 ax [114])
            (const_int 0 [0x0]))) 0 {cmpdi_ccno_1_rex64} (nil)
    (nil))

(jump_insn:TI 346 345 325 5 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 88)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 345 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1250 [0x4e2])
            (nil))))
;; End of basic block 5, registers live:
 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 7 [sp] 43 [r14]

;; Start of basic block 6, registers live: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 7 [sp] 43 [r14]
(note:HI 325 346 323 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn:TI 323 325 324 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 0 ax [114])
            (const_int 1 [0x1]))) 2 {cmpdi_1_insn_rex64} (nil)
    (nil))

(jump_insn:TI 324 323 303 6 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 507)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 323 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1428 [0x594])
            (nil))))
;; End of basic block 6, registers live:
 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 7 [sp] 43 [r14]

;; Start of basic block 7, registers live: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 7 [sp] 43 [r14]
(note:HI 303 324 301 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn:TI 301 303 302 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 0 ax [114])
            (const_int 2 [0x2]))) 2 {cmpdi_1_insn_rex64} (nil)
    (nil))

(jump_insn:TI 302 301 281 7 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 508)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 301 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1666 [0x682])
            (nil))))
;; End of basic block 7, registers live:
 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 7 [sp] 43 [r14]

;; Start of basic block 8, registers live: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 7 [sp] 43 [r14]
(note:HI 281 302 279 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn:TI 279 281 280 8 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 0 ax [114])
            (const_int 3 [0x3]))) 2 {cmpdi_1_insn_rex64} (nil)
    (nil))

(jump_insn:TI 280 279 259 8 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 509)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 279 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 2000 [0x7d0])
            (nil))))
;; End of basic block 8, registers live:
 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 7 [sp] 43 [r14]

;; Start of basic block 9, registers live: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 7 [sp] 43 [r14]
(note:HI 259 280 257 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn:TI 257 259 258 9 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 0 ax [114])
            (const_int 4 [0x4]))) 2 {cmpdi_1_insn_rex64} (nil)
    (nil))

(jump_insn:TI 258 257 237 9 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 510)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 257 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 2500 [0x9c4])
            (nil))))
;; End of basic block 9, registers live:
 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 7 [sp] 43 [r14]

;; Start of basic block 10, registers live: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 7 [sp] 43 [r14]
(note:HI 237 258 235 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn:TI 235 237 236 10 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 0 ax [114])
            (const_int 5 [0x5]))) 2 {cmpdi_1_insn_rex64} (nil)
    (nil))

(jump_insn:TI 236 235 215 10 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 511)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 235 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 3333 [0xd05])
            (nil))))
;; End of basic block 10, registers live:
 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 7 [sp] 43 [r14]

;; Start of basic block 11, registers live: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 7 [sp] 43 [r14]
(note:HI 215 236 213 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn:TI 213 215 214 11 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 0 ax [114])
            (const_int 6 [0x6]))) 2 {cmpdi_1_insn_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 0 ax [114])
        (nil)))

(jump_insn:TI 214 213 205 11 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 512)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 213 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 11, registers live:
 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 7 [sp] 43 [r14]

;; Start of basic block 12, registers live: 1 [dx] 3 [bx] 4 [si] 5 [di] 7 [sp] 43 [r14]
(note:HI 205 214 197 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn:TI 197 205 531 12 ./CppStatUtilities.cc:317 (set (reg:DF 22 xmm1 [149])
        (mem:DF (plus:DI (reg/f:DI 3 bx [orig:65 D.34840 ] [65])
                (const_int 8 [0x8])) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn 531 197 200 12 ./CppStatUtilities.cc:317 (set (reg:DI 2 cx [orig:118 ivtmp.808 ] [118])
        (plus:DI (reg:DI 1 dx [orig:60 ivtmp.808 ] [60])
            (const_int 16 [0x10]))) 196 {*lea_2_rex64} (nil)
    (nil))

(insn:TI 200 531 198 12 ./CppStatUtilities.cc:317 (set (strict_low_part (reg:QI 5 di))
        (const_int 2 [0x2])) 58 {*movstrictqi_1} (nil)
    (expr_list:REG_EQUAL (const_int 2 [0x2])
        (nil)))

(insn:TI 198 200 199 12 ./CppStatUtilities.cc:317 (set (reg:DF 22 xmm1 [149])
        (mult:DF (reg:DF 22 xmm1 [149])
            (mem:DF (plus:DI (reg:DI 1 dx [orig:60 ivtmp.808 ] [60])
                    (const_int 8 [0x8])) [3 S8 A64]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 197 (nil))
    (expr_list:REG_DEAD (reg:DI 1 dx [orig:60 ivtmp.808 ] [60])
        (nil)))

(insn:TI 199 198 512 12 ./CppStatUtilities.cc:317 (set (mem:DF (plus:DI (reg/f:DI 3 bx [orig:65 D.34840 ] [65])
                (const_int 8 [0x8])) [3 S8 A64])
        (reg:DF 22 xmm1 [149])) 94 {*movdf_integer} (insn_list:REG_DEP_ANTI 197 (insn_list:REG_DEP_TRUE 198 (nil)))
    (expr_list:REG_DEAD (reg:DF 22 xmm1 [149])
        (nil)))
;; End of basic block 12, registers live:
 2 [cx] 3 [bx] 4 [si] 5 [di] 7 [sp] 43 [r14]

;; Start of basic block 13, registers live: 2 [cx] 3 [bx] 4 [si] 5 [di] 7 [sp] 43 [r14]
(code_label:HI 512 199 227 13 759 "" [1 uses])

(note:HI 227 512 219 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn:TI 219 227 220 13 ./CppStatUtilities.cc:317 (set (reg:DF 23 xmm2 [151])
        (mem:DF (plus:DI (mult:DI (reg:DI 5 di [orig:117 ivtmp.804 ] [117])
                    (const_int 8 [0x8]))
                (reg/f:DI 3 bx [orig:65 D.34840 ] [65])) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:TI 220 219 223 13 ./CppStatUtilities.cc:317 (set (reg:DF 23 xmm2 [151])
        (mult:DF (reg:DF 23 xmm2 [151])
            (mem:DF (reg:DI 2 cx [orig:118 ivtmp.808 ] [118]) [3 S8 A64]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 219 (nil))
    (nil))

(insn 223 220 221 13 ./CppStatUtilities.cc:317 (parallel [
            (set (reg:DI 2 cx [orig:118 ivtmp.808 ] [118])
                (plus:DI (reg:DI 2 cx [orig:118 ivtmp.808 ] [118])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 220 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 221 223 222 13 ./CppStatUtilities.cc:317 (set (mem:DF (plus:DI (mult:DI (reg:DI 5 di [orig:117 ivtmp.804 ] [117])
                    (const_int 8 [0x8]))
                (reg/f:DI 3 bx [orig:65 D.34840 ] [65])) [3 S8 A64])
        (reg:DF 23 xmm2 [151])) 94 {*movdf_integer} (insn_list:REG_DEP_ANTI 219 (insn_list:REG_DEP_TRUE 220 (nil)))
    (expr_list:REG_DEAD (reg:DF 23 xmm2 [151])
        (nil)))

(insn 222 221 511 13 ./CppStatUtilities.cc:317 (parallel [
            (set (reg:DI 5 di [orig:117 ivtmp.804 ] [117])
                (plus:DI (reg:DI 5 di [orig:117 ivtmp.804 ] [117])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 219 (insn_list:REG_DEP_ANTI 221 (nil)))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 13, registers live:
 2 [cx] 3 [bx] 4 [si] 5 [di] 7 [sp] 43 [r14]

;; Start of basic block 14, registers live: 2 [cx] 3 [bx] 4 [si] 5 [di] 7 [sp] 43 [r14]
(code_label:HI 511 222 249 14 758 "" [1 uses])

(note:HI 249 511 241 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn:TI 241 249 242 14 ./CppStatUtilities.cc:317 (set (reg:DF 24 xmm3 [153])
        (mem:DF (plus:DI (mult:DI (reg:DI 5 di [orig:117 ivtmp.804 ] [117])
                    (const_int 8 [0x8]))
                (reg/f:DI 3 bx [orig:65 D.34840 ] [65])) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:TI 242 241 245 14 ./CppStatUtilities.cc:317 (set (reg:DF 24 xmm3 [153])
        (mult:DF (reg:DF 24 xmm3 [153])
            (mem:DF (reg:DI 2 cx [orig:118 ivtmp.808 ] [118]) [3 S8 A64]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 241 (nil))
    (nil))

(insn 245 242 243 14 ./CppStatUtilities.cc:317 (parallel [
            (set (reg:DI 2 cx [orig:118 ivtmp.808 ] [118])
                (plus:DI (reg:DI 2 cx [orig:118 ivtmp.808 ] [118])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 242 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 243 245 244 14 ./CppStatUtilities.cc:317 (set (mem:DF (plus:DI (mult:DI (reg:DI 5 di [orig:117 ivtmp.804 ] [117])
                    (const_int 8 [0x8]))
                (reg/f:DI 3 bx [orig:65 D.34840 ] [65])) [3 S8 A64])
        (reg:DF 24 xmm3 [153])) 94 {*movdf_integer} (insn_list:REG_DEP_ANTI 241 (insn_list:REG_DEP_TRUE 242 (nil)))
    (expr_list:REG_DEAD (reg:DF 24 xmm3 [153])
        (nil)))

(insn 244 243 510 14 ./CppStatUtilities.cc:317 (parallel [
            (set (reg:DI 5 di [orig:117 ivtmp.804 ] [117])
                (plus:DI (reg:DI 5 di [orig:117 ivtmp.804 ] [117])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 241 (insn_list:REG_DEP_ANTI 243 (nil)))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 14, registers live:
 2 [cx] 3 [bx] 4 [si] 5 [di] 7 [sp] 43 [r14]

;; Start of basic block 15, registers live: 2 [cx] 3 [bx] 4 [si] 5 [di] 7 [sp] 43 [r14]
(code_label:HI 510 244 271 15 757 "" [1 uses])

(note:HI 271 510 263 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn:TI 263 271 264 15 ./CppStatUtilities.cc:317 (set (reg:DF 25 xmm4 [155])
        (mem:DF (plus:DI (mult:DI (reg:DI 5 di [orig:117 ivtmp.804 ] [117])
                    (const_int 8 [0x8]))
                (reg/f:DI 3 bx [orig:65 D.34840 ] [65])) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:TI 264 263 267 15 ./CppStatUtilities.cc:317 (set (reg:DF 25 xmm4 [155])
        (mult:DF (reg:DF 25 xmm4 [155])
            (mem:DF (reg:DI 2 cx [orig:118 ivtmp.808 ] [118]) [3 S8 A64]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 263 (nil))
    (nil))

(insn 267 264 265 15 ./CppStatUtilities.cc:317 (parallel [
            (set (reg:DI 2 cx [orig:118 ivtmp.808 ] [118])
                (plus:DI (reg:DI 2 cx [orig:118 ivtmp.808 ] [118])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 264 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 265 267 266 15 ./CppStatUtilities.cc:317 (set (mem:DF (plus:DI (mult:DI (reg:DI 5 di [orig:117 ivtmp.804 ] [117])
                    (const_int 8 [0x8]))
                (reg/f:DI 3 bx [orig:65 D.34840 ] [65])) [3 S8 A64])
        (reg:DF 25 xmm4 [155])) 94 {*movdf_integer} (insn_list:REG_DEP_ANTI 263 (insn_list:REG_DEP_TRUE 264 (nil)))
    (expr_list:REG_DEAD (reg:DF 25 xmm4 [155])
        (nil)))

(insn 266 265 509 15 ./CppStatUtilities.cc:317 (parallel [
            (set (reg:DI 5 di [orig:117 ivtmp.804 ] [117])
                (plus:DI (reg:DI 5 di [orig:117 ivtmp.804 ] [117])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 263 (insn_list:REG_DEP_ANTI 265 (nil)))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 15, registers live:
 2 [cx] 3 [bx] 4 [si] 5 [di] 7 [sp] 43 [r14]

;; Start of basic block 16, registers live: 2 [cx] 3 [bx] 4 [si] 5 [di] 7 [sp] 43 [r14]
(code_label:HI 509 266 293 16 756 "" [1 uses])

(note:HI 293 509 285 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn:TI 285 293 286 16 ./CppStatUtilities.cc:317 (set (reg:DF 26 xmm5 [157])
        (mem:DF (plus:DI (mult:DI (reg:DI 5 di [orig:117 ivtmp.804 ] [117])
                    (const_int 8 [0x8]))
                (reg/f:DI 3 bx [orig:65 D.34840 ] [65])) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:TI 286 285 289 16 ./CppStatUtilities.cc:317 (set (reg:DF 26 xmm5 [157])
        (mult:DF (reg:DF 26 xmm5 [157])
            (mem:DF (reg:DI 2 cx [orig:118 ivtmp.808 ] [118]) [3 S8 A64]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 285 (nil))
    (nil))

(insn 289 286 287 16 ./CppStatUtilities.cc:317 (parallel [
            (set (reg:DI 2 cx [orig:118 ivtmp.808 ] [118])
                (plus:DI (reg:DI 2 cx [orig:118 ivtmp.808 ] [118])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 286 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 287 289 288 16 ./CppStatUtilities.cc:317 (set (mem:DF (plus:DI (mult:DI (reg:DI 5 di [orig:117 ivtmp.804 ] [117])
                    (const_int 8 [0x8]))
                (reg/f:DI 3 bx [orig:65 D.34840 ] [65])) [3 S8 A64])
        (reg:DF 26 xmm5 [157])) 94 {*movdf_integer} (insn_list:REG_DEP_ANTI 285 (insn_list:REG_DEP_TRUE 286 (nil)))
    (expr_list:REG_DEAD (reg:DF 26 xmm5 [157])
        (nil)))

(insn 288 287 508 16 ./CppStatUtilities.cc:317 (parallel [
            (set (reg:DI 5 di [orig:117 ivtmp.804 ] [117])
                (plus:DI (reg:DI 5 di [orig:117 ivtmp.804 ] [117])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 285 (insn_list:REG_DEP_ANTI 287 (nil)))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 16, registers live:
 2 [cx] 3 [bx] 4 [si] 5 [di] 7 [sp] 43 [r14]

;; Start of basic block 17, registers live: 2 [cx] 3 [bx] 4 [si] 5 [di] 7 [sp] 43 [r14]
(code_label:HI 508 288 315 17 755 "" [1 uses])

(note:HI 315 508 307 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn:TI 307 315 308 17 ./CppStatUtilities.cc:317 (set (reg:DF 27 xmm6 [159])
        (mem:DF (plus:DI (mult:DI (reg:DI 5 di [orig:117 ivtmp.804 ] [117])
                    (const_int 8 [0x8]))
                (reg/f:DI 3 bx [orig:65 D.34840 ] [65])) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:TI 308 307 311 17 ./CppStatUtilities.cc:317 (set (reg:DF 27 xmm6 [159])
        (mult:DF (reg:DF 27 xmm6 [159])
            (mem:DF (reg:DI 2 cx [orig:118 ivtmp.808 ] [118]) [3 S8 A64]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 307 (nil))
    (nil))

(insn 311 308 309 17 ./CppStatUtilities.cc:317 (parallel [
            (set (reg:DI 2 cx [orig:118 ivtmp.808 ] [118])
                (plus:DI (reg:DI 2 cx [orig:118 ivtmp.808 ] [118])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 308 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 309 311 310 17 ./CppStatUtilities.cc:317 (set (mem:DF (plus:DI (mult:DI (reg:DI 5 di [orig:117 ivtmp.804 ] [117])
                    (const_int 8 [0x8]))
                (reg/f:DI 3 bx [orig:65 D.34840 ] [65])) [3 S8 A64])
        (reg:DF 27 xmm6 [159])) 94 {*movdf_integer} (insn_list:REG_DEP_ANTI 307 (insn_list:REG_DEP_TRUE 308 (nil)))
    (expr_list:REG_DEAD (reg:DF 27 xmm6 [159])
        (nil)))

(insn 310 309 507 17 ./CppStatUtilities.cc:317 (parallel [
            (set (reg:DI 5 di [orig:117 ivtmp.804 ] [117])
                (plus:DI (reg:DI 5 di [orig:117 ivtmp.804 ] [117])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 307 (insn_list:REG_DEP_ANTI 309 (nil)))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 17, registers live:
 2 [cx] 3 [bx] 4 [si] 5 [di] 7 [sp] 43 [r14]

;; Start of basic block 18, registers live: 2 [cx] 3 [bx] 4 [si] 5 [di] 7 [sp] 43 [r14]
(code_label:HI 507 310 337 18 754 "" [1 uses])

(note:HI 337 507 329 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn:TI 329 337 330 18 ./CppStatUtilities.cc:317 (set (reg:DF 28 xmm7 [161])
        (mem:DF (plus:DI (mult:DI (reg:DI 5 di [orig:117 ivtmp.804 ] [117])
                    (const_int 8 [0x8]))
                (reg/f:DI 3 bx [orig:65 D.34840 ] [65])) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:TI 330 329 333 18 ./CppStatUtilities.cc:317 (set (reg:DF 28 xmm7 [161])
        (mult:DF (reg:DF 28 xmm7 [161])
            (mem:DF (reg:DI 2 cx [orig:118 ivtmp.808 ] [118]) [3 S8 A64]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 329 (nil))
    (nil))

(insn 333 330 331 18 ./CppStatUtilities.cc:317 (parallel [
            (set (reg:DI 2 cx [orig:118 ivtmp.808 ] [118])
                (plus:DI (reg:DI 2 cx [orig:118 ivtmp.808 ] [118])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 330 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 331 333 332 18 ./CppStatUtilities.cc:317 (set (mem:DF (plus:DI (mult:DI (reg:DI 5 di [orig:117 ivtmp.804 ] [117])
                    (const_int 8 [0x8]))
                (reg/f:DI 3 bx [orig:65 D.34840 ] [65])) [3 S8 A64])
        (reg:DF 28 xmm7 [161])) 94 {*movdf_integer} (insn_list:REG_DEP_ANTI 329 (insn_list:REG_DEP_TRUE 330 (nil)))
    (expr_list:REG_DEAD (reg:DF 28 xmm7 [161])
        (nil)))

(insn 332 331 335 18 ./CppStatUtilities.cc:317 (parallel [
            (set (reg:DI 5 di [orig:117 ivtmp.804 ] [117])
                (plus:DI (reg:DI 5 di [orig:117 ivtmp.804 ] [117])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 329 (insn_list:REG_DEP_ANTI 331 (nil)))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 335 332 336 18 ./CppStatUtilities.cc:316 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 5 di [orig:117 ivtmp.804 ] [117])
            (reg:DI 4 si [93]))) 2 {cmpdi_1_insn_rex64} (insn_list:REG_DEP_OUTPUT 333 (insn_list:REG_DEP_TRUE 332 (nil)))
    (nil))

(jump_insn:TI 336 335 88 18 ./CppStatUtilities.cc:316 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 103)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 329 (insn_list:REG_DEP_ANTI 330 (insn_list:REG_DEP_ANTI 332 (insn_list:REG_DEP_ANTI 333 (insn_list:REG_DEP_TRUE 335 (insn_list:REG_DEP_ANTI 331 (nil)))))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
            (nil))))
;; End of basic block 18, registers live:
 2 [cx] 3 [bx] 4 [si] 5 [di] 7 [sp] 43 [r14]

;; Start of basic block 19, registers live: 2 [cx] 3 [bx] 4 [si] 5 [di] 7 [sp] 43 [r14]
(code_label:HI 88 336 89 19 722 "" [2 uses])

(note:HI 89 88 93 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn:TI 93 89 524 19 ./CppStatUtilities.cc:317 (set (reg:DF 52 xmm15 [119])
        (mem:DF (plus:DI (mult:DI (reg:DI 5 di [orig:117 ivtmp.804 ] [117])
                    (const_int 8 [0x8]))
                (reg/f:DI 3 bx [orig:65 D.34840 ] [65])) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn 524 93 525 19 ./CppStatUtilities.cc:317 (set (reg:DI 42 r13 [116])
        (plus:DI (reg:DI 5 di [orig:117 ivtmp.804 ] [117])
            (const_int 1 [0x1]))) 196 {*lea_2_rex64} (nil)
    (nil))

(insn:TI 525 524 597 19 ./CppStatUtilities.cc:317 (set (reg:DI 41 r12 [orig:125 ivtmp.804 ] [125])
        (plus:DI (reg:DI 5 di [orig:117 ivtmp.804 ] [117])
            (const_int 2 [0x2]))) 196 {*lea_2_rex64} (nil)
    (nil))

(note 597 525 526 19 ( a (nil)) NOTE_INSN_VAR_LOCATION)

(insn 526 597 527 19 ./CppStatUtilities.cc:317 (set (reg:DI 40 r11 [orig:129 ivtmp.804 ] [129])
        (plus:DI (reg:DI 5 di [orig:117 ivtmp.804 ] [117])
            (const_int 3 [0x3]))) 196 {*lea_2_rex64} (nil)
    (nil))

(insn 527 526 94 19 ./CppStatUtilities.cc:317 (set (reg:DI 39 r10 [orig:133 ivtmp.804 ] [133])
        (plus:DI (reg:DI 5 di [orig:117 ivtmp.804 ] [117])
            (const_int 4 [0x4]))) 196 {*lea_2_rex64} (nil)
    (nil))

(insn:TI 94 527 528 19 ./CppStatUtilities.cc:317 (set (reg:DF 52 xmm15 [119])
        (mult:DF (reg:DF 52 xmm15 [119])
            (mem:DF (reg:DI 2 cx [orig:118 ivtmp.808 ] [118]) [3 S8 A64]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 93 (nil))
    (nil))

(insn 528 94 529 19 ./CppStatUtilities.cc:317 (set (reg:DI 38 r9 [orig:137 ivtmp.804 ] [137])
        (plus:DI (reg:DI 5 di [orig:117 ivtmp.804 ] [117])
            (const_int 5 [0x5]))) 196 {*lea_2_rex64} (nil)
    (nil))

(insn 529 528 530 19 ./CppStatUtilities.cc:317 (set (reg:DI 37 r8 [orig:141 ivtmp.804 ] [141])
        (plus:DI (reg:DI 5 di [orig:117 ivtmp.804 ] [117])
            (const_int 6 [0x6]))) 196 {*lea_2_rex64} (nil)
    (nil))

(insn:TI 530 529 95 19 ./CppStatUtilities.cc:317 (set (reg:DI 6 bp [orig:145 ivtmp.804 ] [145])
        (plus:DI (reg:DI 5 di [orig:117 ivtmp.804 ] [117])
            (const_int 7 [0x7]))) 196 {*lea_2_rex64} (nil)
    (nil))

(insn:TI 95 530 456 19 ./CppStatUtilities.cc:317 (set (mem:DF (plus:DI (mult:DI (reg:DI 5 di [orig:117 ivtmp.804 ] [117])
                    (const_int 8 [0x8]))
                (reg/f:DI 3 bx [orig:65 D.34840 ] [65])) [3 S8 A64])
        (reg:DF 52 xmm15 [119])) 94 {*movdf_integer} (insn_list:REG_DEP_ANTI 93 (insn_list:REG_DEP_TRUE 94 (nil)))
    (expr_list:REG_DEAD (reg:DF 52 xmm15 [119])
        (nil)))

(insn 456 95 351 19 ./CppStatUtilities.cc:317 (parallel [
            (set (reg:DI 5 di [orig:117 ivtmp.804 ] [117])
                (plus:DI (reg:DI 5 di [orig:117 ivtmp.804 ] [117])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 93 (insn_list:REG_DEP_ANTI 95 (insn_list:REG_DEP_ANTI 524 (insn_list:REG_DEP_ANTI 525 (insn_list:REG_DEP_ANTI 526 (insn_list:REG_DEP_ANTI 527 (insn_list:REG_DEP_ANTI 528 (insn_list:REG_DEP_ANTI 529 (insn_list:REG_DEP_ANTI 530 (nil))))))))))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 351 456 352 19 ./CppStatUtilities.cc:317 (set (reg:DF 51 xmm14 [123])
        (mem:DF (plus:DI (mult:DI (reg:DI 42 r13 [116])
                    (const_int 8 [0x8]))
                (reg/f:DI 3 bx [orig:65 D.34840 ] [65])) [3 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 524 (insn_list:REG_DEP_TRUE 95 (nil)))
    (nil))

(insn:TI 352 351 353 19 ./CppStatUtilities.cc:317 (set (reg:DF 51 xmm14 [123])
        (mult:DF (reg:DF 51 xmm14 [123])
            (mem:DF (plus:DI (reg:DI 2 cx [orig:118 ivtmp.808 ] [118])
                    (const_int 8 [0x8])) [3 S8 A64]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 351 (insn_list:REG_DEP_TRUE 95 (nil)))
    (nil))

(insn:TI 353 352 368 19 ./CppStatUtilities.cc:317 (set (mem:DF (plus:DI (mult:DI (reg:DI 42 r13 [116])
                    (const_int 8 [0x8]))
                (reg/f:DI 3 bx [orig:65 D.34840 ] [65])) [3 S8 A64])
        (reg:DF 51 xmm14 [123])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 524 (insn_list:REG_DEP_OUTPUT 95 (insn_list:REG_DEP_ANTI 93 (insn_list:REG_DEP_ANTI 94 (insn_list:REG_DEP_ANTI 351 (insn_list:REG_DEP_TRUE 352 (nil)))))))
    (expr_list:REG_DEAD (reg:DF 51 xmm14 [123])
        (expr_list:REG_DEAD (reg:DI 42 r13 [116])
            (nil))))

(insn:TI 368 353 369 19 ./CppStatUtilities.cc:317 (set (reg:DF 50 xmm13 [127])
        (mem:DF (plus:DI (mult:DI (reg:DI 41 r12 [orig:125 ivtmp.804 ] [125])
                    (const_int 8 [0x8]))
                (reg/f:DI 3 bx [orig:65 D.34840 ] [65])) [3 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 525 (insn_list:REG_DEP_TRUE 95 (insn_list:REG_DEP_TRUE 353 (nil))))
    (nil))

(insn:TI 369 368 370 19 ./CppStatUtilities.cc:317 (set (reg:DF 50 xmm13 [127])
        (mult:DF (reg:DF 50 xmm13 [127])
            (mem:DF (plus:DI (reg:DI 2 cx [orig:118 ivtmp.808 ] [118])
                    (const_int 16 [0x10])) [3 S8 A64]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 368 (insn_list:REG_DEP_TRUE 95 (insn_list:REG_DEP_TRUE 353 (nil))))
    (nil))

(insn:TI 370 369 385 19 ./CppStatUtilities.cc:317 (set (mem:DF (plus:DI (mult:DI (reg:DI 41 r12 [orig:125 ivtmp.804 ] [125])
                    (const_int 8 [0x8]))
                (reg/f:DI 3 bx [orig:65 D.34840 ] [65])) [3 S8 A64])
        (reg:DF 50 xmm13 [127])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 525 (insn_list:REG_DEP_OUTPUT 95 (insn_list:REG_DEP_OUTPUT 353 (insn_list:REG_DEP_ANTI 93 (insn_list:REG_DEP_ANTI 94 (insn_list:REG_DEP_ANTI 351 (insn_list:REG_DEP_ANTI 352 (insn_list:REG_DEP_ANTI 368 (insn_list:REG_DEP_TRUE 369 (nil))))))))))
    (expr_list:REG_DEAD (reg:DF 50 xmm13 [127])
        (expr_list:REG_DEAD (reg:DI 41 r12 [orig:125 ivtmp.804 ] [125])
            (nil))))

(insn:TI 385 370 386 19 ./CppStatUtilities.cc:317 (set (reg:DF 49 xmm12 [131])
        (mem:DF (plus:DI (mult:DI (reg:DI 40 r11 [orig:129 ivtmp.804 ] [129])
                    (const_int 8 [0x8]))
                (reg/f:DI 3 bx [orig:65 D.34840 ] [65])) [3 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 526 (insn_list:REG_DEP_TRUE 95 (insn_list:REG_DEP_TRUE 353 (insn_list:REG_DEP_TRUE 370 (nil)))))
    (nil))

(insn:TI 386 385 387 19 ./CppStatUtilities.cc:317 (set (reg:DF 49 xmm12 [131])
        (mult:DF (reg:DF 49 xmm12 [131])
            (mem:DF (plus:DI (reg:DI 2 cx [orig:118 ivtmp.808 ] [118])
                    (const_int 24 [0x18])) [3 S8 A64]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 385 (insn_list:REG_DEP_TRUE 95 (insn_list:REG_DEP_TRUE 353 (insn_list:REG_DEP_TRUE 370 (nil)))))
    (nil))

(insn:TI 387 386 402 19 ./CppStatUtilities.cc:317 (set (mem:DF (plus:DI (mult:DI (reg:DI 40 r11 [orig:129 ivtmp.804 ] [129])
                    (const_int 8 [0x8]))
                (reg/f:DI 3 bx [orig:65 D.34840 ] [65])) [3 S8 A64])
        (reg:DF 49 xmm12 [131])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 526 (insn_list:REG_DEP_OUTPUT 95 (insn_list:REG_DEP_OUTPUT 353 (insn_list:REG_DEP_OUTPUT 370 (insn_list:REG_DEP_ANTI 93 (insn_list:REG_DEP_ANTI 94 (insn_list:REG_DEP_ANTI 351 (insn_list:REG_DEP_ANTI 352 (insn_list:REG_DEP_ANTI 368 (insn_list:REG_DEP_ANTI 369 (insn_list:REG_DEP_ANTI 385 (insn_list:REG_DEP_TRUE 386 (nil)))))))))))))
    (expr_list:REG_DEAD (reg:DF 49 xmm12 [131])
        (expr_list:REG_DEAD (reg:DI 40 r11 [orig:129 ivtmp.804 ] [129])
            (nil))))

(insn:TI 402 387 403 19 ./CppStatUtilities.cc:317 (set (reg:DF 48 xmm11 [135])
        (mem:DF (plus:DI (mult:DI (reg:DI 39 r10 [orig:133 ivtmp.804 ] [133])
                    (const_int 8 [0x8]))
                (reg/f:DI 3 bx [orig:65 D.34840 ] [65])) [3 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 527 (insn_list:REG_DEP_TRUE 95 (insn_list:REG_DEP_TRUE 353 (insn_list:REG_DEP_TRUE 370 (insn_list:REG_DEP_TRUE 387 (nil))))))
    (nil))

(insn:TI 403 402 404 19 ./CppStatUtilities.cc:317 (set (reg:DF 48 xmm11 [135])
        (mult:DF (reg:DF 48 xmm11 [135])
            (mem:DF (plus:DI (reg:DI 2 cx [orig:118 ivtmp.808 ] [118])
                    (const_int 32 [0x20])) [3 S8 A64]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 402 (insn_list:REG_DEP_TRUE 95 (insn_list:REG_DEP_TRUE 353 (insn_list:REG_DEP_TRUE 370 (insn_list:REG_DEP_TRUE 387 (nil))))))
    (nil))

(insn:TI 404 403 419 19 ./CppStatUtilities.cc:317 (set (mem:DF (plus:DI (mult:DI (reg:DI 39 r10 [orig:133 ivtmp.804 ] [133])
                    (const_int 8 [0x8]))
                (reg/f:DI 3 bx [orig:65 D.34840 ] [65])) [3 S8 A64])
        (reg:DF 48 xmm11 [135])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 527 (insn_list:REG_DEP_OUTPUT 95 (insn_list:REG_DEP_OUTPUT 353 (insn_list:REG_DEP_OUTPUT 370 (insn_list:REG_DEP_OUTPUT 387 (insn_list:REG_DEP_ANTI 93 (insn_list:REG_DEP_ANTI 94 (insn_list:REG_DEP_ANTI 351 (insn_list:REG_DEP_ANTI 352 (insn_list:REG_DEP_ANTI 368 (insn_list:REG_DEP_ANTI 369 (insn_list:REG_DEP_ANTI 385 (insn_list:REG_DEP_ANTI 386 (insn_list:REG_DEP_ANTI 402 (insn_list:REG_DEP_TRUE 403 (nil))))))))))))))))
    (expr_list:REG_DEAD (reg:DF 48 xmm11 [135])
        (expr_list:REG_DEAD (reg:DI 39 r10 [orig:133 ivtmp.804 ] [133])
            (nil))))

(insn:TI 419 404 420 19 ./CppStatUtilities.cc:317 (set (reg:DF 47 xmm10 [139])
        (mem:DF (plus:DI (mult:DI (reg:DI 38 r9 [orig:137 ivtmp.804 ] [137])
                    (const_int 8 [0x8]))
                (reg/f:DI 3 bx [orig:65 D.34840 ] [65])) [3 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 528 (insn_list:REG_DEP_TRUE 95 (insn_list:REG_DEP_TRUE 353 (insn_list:REG_DEP_TRUE 370 (insn_list:REG_DEP_TRUE 387 (insn_list:REG_DEP_TRUE 404 (nil)))))))
    (nil))

(insn:TI 420 419 421 19 ./CppStatUtilities.cc:317 (set (reg:DF 47 xmm10 [139])
        (mult:DF (reg:DF 47 xmm10 [139])
            (mem:DF (plus:DI (reg:DI 2 cx [orig:118 ivtmp.808 ] [118])
                    (const_int 40 [0x28])) [3 S8 A64]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 419 (insn_list:REG_DEP_TRUE 95 (insn_list:REG_DEP_TRUE 353 (insn_list:REG_DEP_TRUE 370 (insn_list:REG_DEP_TRUE 387 (insn_list:REG_DEP_TRUE 404 (nil)))))))
    (nil))

(insn:TI 421 420 436 19 ./CppStatUtilities.cc:317 (set (mem:DF (plus:DI (mult:DI (reg:DI 38 r9 [orig:137 ivtmp.804 ] [137])
                    (const_int 8 [0x8]))
                (reg/f:DI 3 bx [orig:65 D.34840 ] [65])) [3 S8 A64])
        (reg:DF 47 xmm10 [139])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 528 (insn_list:REG_DEP_OUTPUT 95 (insn_list:REG_DEP_OUTPUT 353 (insn_list:REG_DEP_OUTPUT 370 (insn_list:REG_DEP_OUTPUT 387 (insn_list:REG_DEP_OUTPUT 404 (insn_list:REG_DEP_ANTI 93 (insn_list:REG_DEP_ANTI 94 (insn_list:REG_DEP_ANTI 351 (insn_list:REG_DEP_ANTI 352 (insn_list:REG_DEP_ANTI 368 (insn_list:REG_DEP_ANTI 369 (insn_list:REG_DEP_ANTI 385 (insn_list:REG_DEP_ANTI 386 (insn_list:REG_DEP_ANTI 402 (insn_list:REG_DEP_ANTI 403 (insn_list:REG_DEP_ANTI 419 (insn_list:REG_DEP_TRUE 420 (nil)))))))))))))))))))
    (expr_list:REG_DEAD (reg:DF 47 xmm10 [139])
        (expr_list:REG_DEAD (reg:DI 38 r9 [orig:137 ivtmp.804 ] [137])
            (nil))))

(insn:TI 436 421 437 19 ./CppStatUtilities.cc:317 (set (reg:DF 46 xmm9 [143])
        (mem:DF (plus:DI (mult:DI (reg:DI 37 r8 [orig:141 ivtmp.804 ] [141])
                    (const_int 8 [0x8]))
                (reg/f:DI 3 bx [orig:65 D.34840 ] [65])) [3 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 529 (insn_list:REG_DEP_TRUE 95 (insn_list:REG_DEP_TRUE 353 (insn_list:REG_DEP_TRUE 370 (insn_list:REG_DEP_TRUE 387 (insn_list:REG_DEP_TRUE 404 (insn_list:REG_DEP_TRUE 421 (nil))))))))
    (nil))

(insn:TI 437 436 438 19 ./CppStatUtilities.cc:317 (set (reg:DF 46 xmm9 [143])
        (mult:DF (reg:DF 46 xmm9 [143])
            (mem:DF (plus:DI (reg:DI 2 cx [orig:118 ivtmp.808 ] [118])
                    (const_int 48 [0x30])) [3 S8 A64]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 436 (insn_list:REG_DEP_TRUE 95 (insn_list:REG_DEP_TRUE 353 (insn_list:REG_DEP_TRUE 370 (insn_list:REG_DEP_TRUE 387 (insn_list:REG_DEP_TRUE 404 (insn_list:REG_DEP_TRUE 421 (nil))))))))
    (nil))

(insn:TI 438 437 453 19 ./CppStatUtilities.cc:317 (set (mem:DF (plus:DI (mult:DI (reg:DI 37 r8 [orig:141 ivtmp.804 ] [141])
                    (const_int 8 [0x8]))
                (reg/f:DI 3 bx [orig:65 D.34840 ] [65])) [3 S8 A64])
        (reg:DF 46 xmm9 [143])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 529 (insn_list:REG_DEP_OUTPUT 95 (insn_list:REG_DEP_OUTPUT 353 (insn_list:REG_DEP_OUTPUT 370 (insn_list:REG_DEP_OUTPUT 387 (insn_list:REG_DEP_OUTPUT 404 (insn_list:REG_DEP_OUTPUT 421 (insn_list:REG_DEP_ANTI 93 (insn_list:REG_DEP_ANTI 94 (insn_list:REG_DEP_ANTI 351 (insn_list:REG_DEP_ANTI 352 (insn_list:REG_DEP_ANTI 368 (insn_list:REG_DEP_ANTI 369 (insn_list:REG_DEP_ANTI 385 (insn_list:REG_DEP_ANTI 386 (insn_list:REG_DEP_ANTI 402 (insn_list:REG_DEP_ANTI 403 (insn_list:REG_DEP_ANTI 419 (insn_list:REG_DEP_ANTI 420 (insn_list:REG_DEP_ANTI 436 (insn_list:REG_DEP_TRUE 437 (nil))))))))))))))))))))))
    (expr_list:REG_DEAD (reg:DF 46 xmm9 [143])
        (expr_list:REG_DEAD (reg:DI 37 r8 [orig:141 ivtmp.804 ] [141])
            (nil))))

(insn:TI 453 438 454 19 ./CppStatUtilities.cc:317 (set (reg:DF 45 xmm8 [147])
        (mem:DF (plus:DI (mult:DI (reg:DI 6 bp [orig:145 ivtmp.804 ] [145])
                    (const_int 8 [0x8]))
                (reg/f:DI 3 bx [orig:65 D.34840 ] [65])) [3 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 530 (insn_list:REG_DEP_TRUE 95 (insn_list:REG_DEP_TRUE 353 (insn_list:REG_DEP_TRUE 370 (insn_list:REG_DEP_TRUE 387 (insn_list:REG_DEP_TRUE 404 (insn_list:REG_DEP_TRUE 421 (insn_list:REG_DEP_TRUE 438 (nil)))))))))
    (nil))

(insn:TI 454 453 457 19 ./CppStatUtilities.cc:317 (set (reg:DF 45 xmm8 [147])
        (mult:DF (reg:DF 45 xmm8 [147])
            (mem:DF (plus:DI (reg:DI 2 cx [orig:118 ivtmp.808 ] [118])
                    (const_int 56 [0x38])) [3 S8 A64]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 453 (insn_list:REG_DEP_TRUE 95 (insn_list:REG_DEP_TRUE 353 (insn_list:REG_DEP_TRUE 370 (insn_list:REG_DEP_TRUE 387 (insn_list:REG_DEP_TRUE 404 (insn_list:REG_DEP_TRUE 421 (insn_list:REG_DEP_TRUE 438 (nil)))))))))
    (nil))

(insn 457 454 459 19 ./CppStatUtilities.cc:317 (parallel [
            (set (reg:DI 2 cx [orig:118 ivtmp.808 ] [118])
                (plus:DI (reg:DI 2 cx [orig:118 ivtmp.808 ] [118])
                    (const_int 64 [0x40])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 94 (insn_list:REG_DEP_ANTI 352 (insn_list:REG_DEP_ANTI 369 (insn_list:REG_DEP_ANTI 386 (insn_list:REG_DEP_ANTI 403 (insn_list:REG_DEP_ANTI 420 (insn_list:REG_DEP_ANTI 437 (insn_list:REG_DEP_ANTI 454 (nil)))))))))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 459 457 455 19 ./CppStatUtilities.cc:316 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 5 di [orig:117 ivtmp.804 ] [117])
            (reg:DI 4 si [93]))) 2 {cmpdi_1_insn_rex64} (insn_list:REG_DEP_OUTPUT 457 (insn_list:REG_DEP_TRUE 456 (nil)))
    (nil))

(insn:TI 455 459 460 19 ./CppStatUtilities.cc:317 (set (mem:DF (plus:DI (mult:DI (reg:DI 6 bp [orig:145 ivtmp.804 ] [145])
                    (const_int 8 [0x8]))
                (reg/f:DI 3 bx [orig:65 D.34840 ] [65])) [3 S8 A64])
        (reg:DF 45 xmm8 [147])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 530 (insn_list:REG_DEP_OUTPUT 95 (insn_list:REG_DEP_OUTPUT 353 (insn_list:REG_DEP_OUTPUT 370 (insn_list:REG_DEP_OUTPUT 387 (insn_list:REG_DEP_OUTPUT 404 (insn_list:REG_DEP_OUTPUT 421 (insn_list:REG_DEP_OUTPUT 438 (insn_list:REG_DEP_ANTI 93 (insn_list:REG_DEP_ANTI 94 (insn_list:REG_DEP_ANTI 351 (insn_list:REG_DEP_ANTI 352 (insn_list:REG_DEP_ANTI 368 (insn_list:REG_DEP_ANTI 369 (insn_list:REG_DEP_ANTI 385 (insn_list:REG_DEP_ANTI 386 (insn_list:REG_DEP_ANTI 402 (insn_list:REG_DEP_ANTI 403 (insn_list:REG_DEP_ANTI 419 (insn_list:REG_DEP_ANTI 420 (insn_list:REG_DEP_ANTI 436 (insn_list:REG_DEP_ANTI 437 (insn_list:REG_DEP_ANTI 453 (insn_list:REG_DEP_TRUE 454 (nil)))))))))))))))))))))))))
    (expr_list:REG_DEAD (reg:DF 45 xmm8 [147])
        (expr_list:REG_DEAD (reg:DI 6 bp [orig:145 ivtmp.804 ] [145])
            (nil))))

(jump_insn 460 455 160 19 ./CppStatUtilities.cc:316 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 88)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 93 (insn_list:REG_DEP_ANTI 94 (insn_list:REG_DEP_ANTI 524 (insn_list:REG_DEP_ANTI 351 (insn_list:REG_DEP_ANTI 352 (insn_list:REG_DEP_ANTI 525 (insn_list:REG_DEP_ANTI 368 (insn_list:REG_DEP_ANTI 369 (insn_list:REG_DEP_ANTI 526 (insn_list:REG_DEP_ANTI 385 (insn_list:REG_DEP_ANTI 386 (insn_list:REG_DEP_ANTI 527 (insn_list:REG_DEP_ANTI 402 (insn_list:REG_DEP_ANTI 403 (insn_list:REG_DEP_ANTI 528 (insn_list:REG_DEP_ANTI 419 (insn_list:REG_DEP_ANTI 420 (insn_list:REG_DEP_ANTI 529 (insn_list:REG_DEP_ANTI 436 (insn_list:REG_DEP_ANTI 437 (insn_list:REG_DEP_ANTI 530 (insn_list:REG_DEP_ANTI 453 (insn_list:REG_DEP_ANTI 454 (insn_list:REG_DEP_ANTI 456 (insn_list:REG_DEP_ANTI 457 (insn_list:REG_DEP_TRUE 459 (insn_list:REG_DEP_ANTI 95 (insn_list:REG_DEP_ANTI 353 (insn_list:REG_DEP_ANTI 370 (insn_list:REG_DEP_ANTI 387 (insn_list:REG_DEP_ANTI 404 (insn_list:REG_DEP_ANTI 421 (insn_list:REG_DEP_ANTI 438 (insn_list:REG_DEP_ANTI 455 (nil)))))))))))))))))))))))))))))))))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 9000 [0x2328])
            (nil))))
;; End of basic block 19, registers live:
 2 [cx] 3 [bx] 4 [si] 5 [di] 7 [sp] 43 [r14]

(note:HI 160 460 598 NOTE_INSN_LOOP_BEG)

(note 598 160 103 20 ( a (expr_list:REG_DEP_TRUE (reg/v/f:DI 41 r12 [orig:71 a ] [71])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 20, registers live: 3 [bx] 7 [sp] 43 [r14]
(code_label:HI 103 598 104 20 720 "" [3 uses])

(note:HI 104 103 105 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(note:HI 105 104 112 20 ("./CppStatUtilities.cc") 319)

(note:HI 112 105 108 20 NOTE_INSN_DELETED)

(insn:TI 108 112 106 20 ./CppStatUtilities.cc:319 (set (reg:DI 4 si [ D.34838 ])
        (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 24 [0x18])) [75 D.34838+0 S8 A8])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 106 108 107 20 ./CppStatUtilities.cc:319 (set (reg:DI 2 cx)
        (symbol_ref:DI ("compareDouble") [flags 0x41] <function_decl 0x2b5eb6409400 compareDouble>)) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 107 106 109 20 ./CppStatUtilities.cc:319 (set (reg:DI 1 dx)
        (const_int 8 [0x8])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn:TI 109 107 599 20 ./CppStatUtilities.cc:319 (set (reg:DI 5 di [ b ])
        (reg/f:DI 3 bx [orig:65 D.34840 ] [65])) 81 {*movdi_1_rex64} (nil)
    (nil))

(note 599 109 110 20 ( b (expr_list:REG_DEP_TRUE (reg:DI 5 di [ b ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(call_insn:TI 110 599 600 20 ./CppStatUtilities.cc:319 (call (mem:QI (symbol_ref:DI ("qsort") [flags 0x41] <function_decl 0x2b5eb5107600 qsort>) [0 S1 A8])
        (const_int 0 [0x0])) 555 {*call_0} (insn_list:REG_DEP_TRUE 109 (insn_list:REG_DEP_TRUE 108 (insn_list:REG_DEP_TRUE 106 (insn_list:REG_DEP_TRUE 107 (nil)))))
    (expr_list:REG_DEAD (reg:DI 2 cx)
        (expr_list:REG_DEAD (reg:DI 1 dx)
            (expr_list:REG_DEAD (reg:DI 4 si [ D.34838 ])
                (expr_list:REG_DEAD (reg:DI 5 di [ b ])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di [ b ]))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si [ D.34838 ]))
            (expr_list:REG_DEP_TRUE (use (reg:DI 1 dx))
                (expr_list:REG_DEP_TRUE (use (reg:DI 2 cx))
                    (nil))))))

(note 600 110 111 20 ( b (nil)) NOTE_INSN_VAR_LOCATION)

(note:HI 111 600 535 20 ("./CppStatUtilities.cc") 321)

(insn:TI 535 111 114 20 ./CppStatUtilities.cc:321 (set (reg:CCZ 17 flags)
        (compare:CCZ (and:QI (reg:QI 43 r14 [orig:63 len ] [63])
                (const_int 1 [0x1]))
            (const_int 0 [0x0]))) 289 {*testqi_1_maybe_si} (insn_list:REG_DEP_OUTPUT 110 (nil))
    (nil))

(jump_insn:TI 114 535 117 20 ./CppStatUtilities.cc:321 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref 129)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 106 (insn_list:REG_DEP_ANTI 107 (insn_list:REG_DEP_ANTI 108 (insn_list:REG_DEP_ANTI 109 (insn_list:REG_DEP_TRUE 535 (insn_list:REG_DEP_ANTI 110 (nil)))))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 20, registers live:
 3 [bx] 7 [sp] 43 [r14]

(note:HI 117 114 116 ("./CppStatUtilities.cc") 322)

;; Start of basic block 21, registers live: 3 [bx] 7 [sp] 43 [r14]
(note:HI 116 117 122 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(note:HI 122 116 125 21 NOTE_INSN_DELETED)

(note:HI 125 122 521 21 NOTE_INSN_DELETED)

(insn:TI 521 125 118 21 ./CppStatUtilities.cc:322 (set (reg:SI 0 ax [96])
        (reg/v:SI 43 r14 [orig:63 len ] [63])) 40 {*movsi_1} (nil)
    (nil))

(insn:TI 118 521 119 21 ./CppStatUtilities.cc:322 (parallel [
            (set (reg:SI 0 ax [96])
                (lshiftrt:SI (reg:SI 0 ax [96])
                    (const_int 31 [0x1f])))
            (clobber (reg:CC 17 flags))
        ]) 476 {*lshrsi3_1} (insn_list:REG_DEP_TRUE 521 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 119 118 120 21 ./CppStatUtilities.cc:322 (parallel [
            (set (reg:SI 0 ax [97])
                (plus:SI (reg:SI 0 ax [96])
                    (reg/v:SI 43 r14 [orig:63 len ] [63])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (insn_list:REG_DEP_TRUE 118 (nil))
    (expr_list:REG_DEAD (reg/v:SI 43 r14 [orig:63 len ] [63])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn:TI 120 119 121 21 ./CppStatUtilities.cc:322 (parallel [
            (set (reg:SI 0 ax [97])
                (ashiftrt:SI (reg:SI 0 ax [97])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 441 {*ashrsi3_1_one_bit} (insn_list:REG_DEP_TRUE 119 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_EQUAL (div:SI (reg/v:SI 43 r14 [orig:63 len ] [63])
                (const_int 2 [0x2]))
            (nil))))

(insn:TI 121 120 123 21 ./CppStatUtilities.cc:322 (set (reg:DI 0 ax [99])
        (sign_extend:DI (reg:SI 0 ax [97]))) 115 {extendsidi2_rex64} (insn_list:REG_DEP_TRUE 120 (nil))
    (nil))

(insn:TI 123 121 601 21 ./CppStatUtilities.cc:322 (set (reg/v:DF 21 xmm0 [orig:64 median ] [64])
        (mem:DF (plus:DI (plus:DI (mult:DI (reg:DI 0 ax [99])
                        (const_int 8 [0x8]))
                    (reg/f:DI 3 bx [orig:65 D.34840 ] [65]))
                (const_int -8 [0xfffffffffffffff8])) [3 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 121 (nil))
    (nil))

(note 601 123 124 21 ( median (expr_list:REG_DEP_TRUE (reg/v:DF 21 xmm0 [orig:64 median ] [64])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 124 601 126 21 ./CppStatUtilities.cc:322 (set (reg/v:DF 21 xmm0 [orig:64 median ] [64])
        (plus:DF (reg/v:DF 21 xmm0 [orig:64 median ] [64])
            (mem:DF (plus:DI (mult:DI (reg:DI 0 ax [99])
                        (const_int 8 [0x8]))
                    (reg/f:DI 3 bx [orig:65 D.34840 ] [65])) [3 S8 A64]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 123 (insn_list:REG_DEP_TRUE 121 (nil)))
    (expr_list:REG_DEAD (reg:DI 0 ax [99])
        (nil)))

(insn:TI 126 124 137 21 ./CppStatUtilities.cc:322 (set (reg/v:DF 21 xmm0 [orig:64 median ] [64])
        (mult:DF (reg/v:DF 21 xmm0 [orig:64 median ] [64])
            (mem/u/c/i:DF (symbol_ref/u:DI ("*.LC26") [flags 0x2]) [3 S8 A64]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 124 (nil))
    (nil))
;; End of basic block 21, registers live:
 3 [bx] 7 [sp] 21 [xmm0]

;; Start of basic block 22, registers live: 3 [bx] 7 [sp] 21 [xmm0]
(code_label:HI 137 126 138 22 725 "" [1 uses])

(note:HI 138 137 139 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(note:HI 139 138 140 22 ("./CppStatUtilities.cc") 326)

(insn:TI 140 139 602 22 ./CppStatUtilities.cc:326 (set (reg:DI 5 di [ b ])
        (reg/f:DI 3 bx [orig:65 D.34840 ] [65])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg/f:DI 3 bx [orig:65 D.34840 ] [65])
        (nil)))

(note 602 140 516 22 ( b (expr_list:REG_DEP_TRUE (reg:DI 5 di [ b ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn 516 602 603 22 ./CppStatUtilities.cc:326 (set (mem/c:DF (reg/f:DI 7 sp) [74 S8 A8])
        (reg:DF 21 xmm0)) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg:DF 21 xmm0)
        (nil)))

(note 603 516 141 22 ( median (nil)) NOTE_INSN_VAR_LOCATION)

(call_insn:TI 141 603 604 22 ./CppStatUtilities.cc:326 (call (mem:QI (symbol_ref:DI ("free") [flags 0x41] <function_decl 0x2b5eb5102400 free>) [0 S1 A8])
        (const_int 0 [0x0])) 555 {*call_0} (insn_list:REG_DEP_ANTI 516 (insn_list:REG_DEP_TRUE 140 (nil)))
    (expr_list:REG_DEAD (reg:DI 5 di [ b ])
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di [ b ]))
        (nil)))

(note 604 141 517 22 ( b (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 517 604 578 22 ./CppStatUtilities.cc:326 (set (reg:DF 21 xmm0)
        (mem/c:DF (reg/f:DI 7 sp) [74 S8 A8])) 94 {*movdf_integer} (insn_list:REG_DEP_ANTI 516 (insn_list:REG_DEP_ANTI 141 (nil)))
    (nil))

(jump_insn 578 517 579 22 (set (pc)
        (label_ref 142)) -1 (nil)
    (nil))
;; End of basic block 22, registers live:
 7 [sp] 21 [xmm0]

(barrier 579 578 31)

(note:HI 31 579 605 ("./CppStatUtilities.cc") 309)

(note 605 31 606 23 ( a (expr_list:REG_DEP_TRUE (reg/v/f:DI 41 r12 [orig:71 a ] [71])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 606 605 607 23 ( w (expr_list:REG_DEP_TRUE (mem/c:DI (plus:DI (reg/f:DI 16 argp)
            (const_int -80 [0xffffffffffffffb0])) [76 w+0 S8 A8])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 607 606 608 23 ( start (expr_list:REG_DEP_TRUE (reg/v:SI 6 bp [orig:73 start ] [73])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 608 607 559 23 ( end (expr_list:REG_DEP_TRUE (reg:SI 2 cx [ end ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 23, registers live: 1 [dx] 2 [cx] 5 [di] 7 [sp]
(code_label 559 608 30 23 761 "" [1 uses])

(note:HI 30 559 36 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(note:HI 36 30 32 23 NOTE_INSN_DELETED)

(insn:TI 32 36 33 23 ./CppStatUtilities.cc:309 (set (reg:DI 3 bx [orig:76 start ] [76])
        (sign_extend:DI (reg:SI 1 dx [orig:73 start ] [73]))) 115 {extendsidi2_rex64} (nil)
    (expr_list:REG_DEAD (reg:SI 1 dx [orig:73 start ] [73])
        (nil)))

(insn 33 32 34 23 ./CppStatUtilities.cc:309 (set (reg:DI 1 dx [orig:77 end ] [77])
        (sign_extend:DI (reg/v:SI 2 cx [orig:74 end ] [74]))) 115 {extendsidi2_rex64} (insn_list:REG_DEP_ANTI 32 (nil))
    (expr_list:REG_DEAD (reg/v:SI 2 cx [orig:74 end ] [74])
        (nil)))

(insn:TI 34 33 609 23 ./CppStatUtilities.cc:309 (set (reg/v:DF 21 xmm0 [orig:64 median ] [64])
        (mem:DF (plus:DI (mult:DI (reg:DI 3 bx [orig:76 start ] [76])
                    (const_int 8 [0x8]))
                (reg:DI 5 di [orig:71 a ] [71])) [3 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 32 (nil))
    (expr_list:REG_DEAD (reg:DI 3 bx [orig:76 start ] [76])
        (nil)))

(note 609 34 35 23 ( median (expr_list:REG_DEP_TRUE (reg/v:DF 21 xmm0 [orig:64 median ] [64])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 35 609 37 23 ./CppStatUtilities.cc:309 (set (reg/v:DF 21 xmm0 [orig:64 median ] [64])
        (plus:DF (reg/v:DF 21 xmm0 [orig:64 median ] [64])
            (mem:DF (plus:DI (mult:DI (reg:DI 1 dx [orig:77 end ] [77])
                        (const_int 8 [0x8]))
                    (reg:DI 5 di [orig:71 a ] [71])) [3 S8 A64]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 34 (insn_list:REG_DEP_TRUE 33 (nil)))
    (expr_list:REG_DEAD (reg:DI 1 dx [orig:77 end ] [77])
        (expr_list:REG_DEAD (reg:DI 5 di [orig:71 a ] [71])
            (nil))))

(insn:TI 37 35 610 23 ./CppStatUtilities.cc:309 (set (reg/v:DF 21 xmm0 [orig:64 median ] [64])
        (mult:DF (reg/v:DF 21 xmm0 [orig:64 median ] [64])
            (mem/u/c/i:DF (symbol_ref/u:DI ("*.LC26") [flags 0x2]) [3 S8 A64]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 35 (nil))
    (nil))
;; End of basic block 23, registers live:
 7 [sp] 21 [xmm0]

(note 610 37 142 24 ( start (expr_list:REG_DEP_TRUE (reg/v:SI 6 bp [orig:73 start ] [73])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 24, registers live: 7 [sp] 21 [xmm0]
(code_label:HI 142 610 143 24 715 "" [2 uses])

(note:HI 143 142 147 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(note:HI 147 143 148 24 NOTE_INSN_FUNCTION_END)

(note:HI 148 147 458 24 NOTE_INSN_DELETED)

(note:HI 458 148 547 24 ("./CppStatUtilities.cc") 316)

(note 547 458 548 24 NOTE_INSN_EPILOGUE_BEG)

(insn:TI 548 547 549 24 ./CppStatUtilities.cc:329 (set (reg:DI 3 bx)
        (mem:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 40 [0x28])) [0 S8 A8])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 549 548 611 24 ./CppStatUtilities.cc:329 (set (reg:DI 6 bp)
        (mem:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 48 [0x30])) [0 S8 A8])) 81 {*movdi_1_rex64} (nil)
    (nil))

(note 611 549 576 24 ( start (expr_list:REG_DEP_TRUE (reg:DI 0 ax [orig:75 start ] [75])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 576 611 156 24 NOTE_INSN_DELETED)

(insn 156 576 612 24 ./CppStatUtilities.cc:329 (use (reg/i:DF 21 xmm0 [ <result> ])) -1 (nil)
    (nil))

(note 612 156 577 24 ( median (nil)) NOTE_INSN_VAR_LOCATION)

(note 577 612 550 24 NOTE_INSN_DELETED)

(insn:TI 550 577 613 24 ./CppStatUtilities.cc:329 (set (reg:DI 41 r12)
        (mem:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 56 [0x38])) [0 S8 A8])) 81 {*movdi_1_rex64} (nil)
    (nil))

(note 613 550 551 24 ( a (expr_list:REG_DEP_TRUE (reg:DI 5 di [orig:71 a ] [71])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn 551 613 552 24 ./CppStatUtilities.cc:329 (set (reg:DI 42 r13)
        (mem:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 64 [0x40])) [0 S8 A8])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn:TI 552 551 614 24 ./CppStatUtilities.cc:329 (set (reg:DI 43 r14)
        (mem:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 72 [0x48])) [0 S8 A8])) 81 {*movdi_1_rex64} (nil)
    (nil))

(note 614 552 553 24 ( len (nil)) NOTE_INSN_VAR_LOCATION)

(insn 553 614 554 24 ./CppStatUtilities.cc:329 (set (reg:DI 44 r15)
        (mem:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 80 [0x50])) [0 S8 A8])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 554 553 555 24 ./CppStatUtilities.cc:329 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 88 [0x58])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) 762 {pro_epilogue_adjust_stack_rex64} (insn_list:REG_DEP_ANTI 548 (insn_list:REG_DEP_ANTI 549 (insn_list:REG_DEP_ANTI 550 (insn_list:REG_DEP_ANTI 551 (insn_list:REG_DEP_ANTI 552 (insn_list:REG_DEP_ANTI 553 (nil)))))))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(jump_insn:TI 555 554 556 24 ./CppStatUtilities.cc:329 (return) 562 {return_internal} (insn_list:REG_DEP_TRUE 553 (insn_list:REG_DEP_TRUE 552 (insn_list:REG_DEP_TRUE 551 (insn_list:REG_DEP_TRUE 550 (insn_list:REG_DEP_ANTI 156 (insn_list:REG_DEP_TRUE 554 (insn_list:REG_DEP_TRUE 549 (insn_list:REG_DEP_TRUE 548 (nil)))))))))
    (nil))
;; End of basic block 24, registers live:
 3 [bx] 6 [bp] 7 [sp] 21 [xmm0] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

(barrier 556 555 19)

(note:HI 19 556 615 ("./CppStatUtilities.cc") 307)

(note 615 19 616 25 ( a (expr_list:REG_DEP_TRUE (reg/v/f:DI 41 r12 [orig:71 a ] [71])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 616 615 617 25 ( start (expr_list:REG_DEP_TRUE (reg/v:SI 6 bp [orig:73 start ] [73])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 617 616 618 25 ( end (expr_list:REG_DEP_TRUE (reg:SI 2 cx [ end ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 618 617 558 25 ( len (expr_list:REG_DEP_TRUE (reg/v:SI 43 r14 [orig:63 len ] [63])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 25, registers live: 1 [dx] 5 [di] 7 [sp]
(code_label 558 618 18 25 760 "" [1 uses])

(note:HI 18 558 20 25 [bb 25] NOTE_INSN_BASIC_BLOCK)

(insn:TI 20 18 21 25 ./CppStatUtilities.cc:307 (set (reg:DI 0 ax [orig:75 start ] [75])
        (sign_extend:DI (reg:SI 1 dx [orig:73 start ] [73]))) 115 {extendsidi2_rex64} (nil)
    (expr_list:REG_DEAD (reg:SI 1 dx [orig:73 start ] [73])
        (nil)))

(insn:TI 21 20 619 25 ./CppStatUtilities.cc:307 (set (reg/v:DF 21 xmm0 [orig:64 median ] [64])
        (mem:DF (plus:DI (mult:DI (reg:DI 0 ax [orig:75 start ] [75])
                    (const_int 8 [0x8]))
                (reg:DI 5 di [orig:71 a ] [71])) [3 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 20 (nil))
    (expr_list:REG_DEAD (reg:DI 0 ax [orig:75 start ] [75])
        (expr_list:REG_DEAD (reg:DI 5 di [orig:71 a ] [71])
            (nil))))

(note 619 21 580 25 ( median (expr_list:REG_DEP_TRUE (reg/v:DF 21 xmm0 [orig:64 median ] [64])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(jump_insn 580 619 581 25 (set (pc)
        (label_ref 142)) -1 (nil)
    (nil))
;; End of basic block 25, registers live:
 7 [sp] 21 [xmm0]

(barrier 581 580 620)

(note 620 581 621 26 ( a (expr_list:REG_DEP_TRUE (reg/v/f:DI 41 r12 [orig:71 a ] [71])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 621 620 622 26 ( w (expr_list:REG_DEP_TRUE (mem/c:DI (plus:DI (reg/f:DI 16 argp)
            (const_int -80 [0xffffffffffffffb0])) [76 w+0 S8 A8])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 622 621 623 26 ( start (nil)) NOTE_INSN_VAR_LOCATION)

(note 623 622 624 26 ( end (nil)) NOTE_INSN_VAR_LOCATION)

(note 624 623 129 26 ( median (nil)) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 26, registers live: 3 [bx] 7 [sp] 43 [r14]
(code_label:HI 129 624 130 26 723 "" [1 uses])

(note:HI 130 129 131 26 [bb 26] NOTE_INSN_BASIC_BLOCK)

(note:HI 131 130 522 26 ("./CppStatUtilities.cc") 324)

(insn:TI 522 131 132 26 ./CppStatUtilities.cc:324 (set (reg:SI 0 ax [104])
        (reg/v:SI 43 r14 [orig:63 len ] [63])) 40 {*movsi_1} (nil)
    (nil))

(insn:TI 132 522 133 26 ./CppStatUtilities.cc:324 (parallel [
            (set (reg:SI 0 ax [104])
                (lshiftrt:SI (reg:SI 0 ax [104])
                    (const_int 31 [0x1f])))
            (clobber (reg:CC 17 flags))
        ]) 476 {*lshrsi3_1} (insn_list:REG_DEP_TRUE 522 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 133 132 134 26 ./CppStatUtilities.cc:324 (parallel [
            (set (reg:SI 0 ax [105])
                (plus:SI (reg:SI 0 ax [104])
                    (reg/v:SI 43 r14 [orig:63 len ] [63])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (insn_list:REG_DEP_TRUE 132 (nil))
    (expr_list:REG_DEAD (reg/v:SI 43 r14 [orig:63 len ] [63])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn:TI 134 133 135 26 ./CppStatUtilities.cc:324 (parallel [
            (set (reg:SI 0 ax [105])
                (ashiftrt:SI (reg:SI 0 ax [105])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 441 {*ashrsi3_1_one_bit} (insn_list:REG_DEP_TRUE 133 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_EQUAL (div:SI (reg/v:SI 43 r14 [orig:63 len ] [63])
                (const_int 2 [0x2]))
            (nil))))

(insn:TI 135 134 136 26 ./CppStatUtilities.cc:324 (set (reg:DI 0 ax [107])
        (sign_extend:DI (reg:SI 0 ax [105]))) 115 {extendsidi2_rex64} (insn_list:REG_DEP_TRUE 134 (nil))
    (nil))

(insn:TI 136 135 625 26 ./CppStatUtilities.cc:324 (set (reg/v:DF 21 xmm0 [orig:64 median ] [64])
        (mem:DF (plus:DI (mult:DI (reg:DI 0 ax [107])
                    (const_int 8 [0x8]))
                (reg/f:DI 3 bx [orig:65 D.34840 ] [65])) [3 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 135 (nil))
    (expr_list:REG_DEAD (reg:DI 0 ax [107])
        (nil)))

(note 625 136 582 26 ( median (expr_list:REG_DEP_TRUE (reg/v:DF 21 xmm0 [orig:64 median ] [64])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(jump_insn 582 625 583 26 (set (pc)
        (label_ref 137)) -1 (nil)
    (nil))
;; End of basic block 26, registers live:
 3 [bx] 7 [sp] 21 [xmm0]

(barrier 583 582 626)

(note 626 583 627 27 ( start (expr_list:REG_DEP_TRUE (reg/v:SI 6 bp [orig:73 start ] [73])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 627 626 560 27 ( median (nil)) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 27, registers live: 7 [sp]
(code_label 560 627 53 27 762 "" [1 uses])

(note:HI 53 560 57 27 [bb 27] NOTE_INSN_BASIC_BLOCK)

(insn:TI 57 53 54 27 ./CppStatUtilities.cc:312 (set (reg:DI 5 di [ stderr ])
        (mem/f/c/i:DI (symbol_ref:DI ("stderr") [flags 0x40] <var_decl 0x2b5eb42da790 stderr>) [11 stderr+0 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 54 57 55 27 ./CppStatUtilities.cc:312 (set (reg:SI 2 cx)
        (const_int 312 [0x138])) 40 {*movsi_1} (nil)
    (nil))

(insn 55 54 56 27 ./CppStatUtilities.cc:312 (set (reg:DI 1 dx)
        (symbol_ref/f:DI ("*.LC3") [flags 0x2] <string_cst 0x2b5eb671c300>)) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn:TI 56 55 557 27 ./CppStatUtilities.cc:312 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC4") [flags 0x2] <string_cst 0x2b5eb66c6f50>)) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 557 56 59 27 ./CppStatUtilities.cc:312 (parallel [
            (set (reg:DI 0 ax)
                (const_int 0 [0x0]))
            (clobber (reg:CC 17 flags))
        ]) 78 {*movdi_xor_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(call_insn:TI 59 557 60 27 ./CppStatUtilities.cc:312 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("fprintf") [flags 0x41] <function_decl 0x2b5eb3c9fd00 fprintf>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_TRUE 57 (insn_list:REG_DEP_TRUE 56 (insn_list:REG_DEP_TRUE 54 (insn_list:REG_DEP_TRUE 55 (insn_list:REG_DEP_TRUE 557 (nil))))))
    (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_DEAD (reg:DI 1 dx)
            (expr_list:REG_DEAD (reg:DI 4 si)
                (expr_list:REG_DEAD (reg:DI 5 di [ stderr ])
                    (expr_list:REG_UNUSED (reg:SI 0 ax)
                        (nil))))))
    (expr_list:REG_DEP_TRUE (use (reg:QI 0 ax))
        (expr_list:REG_DEP_TRUE (use (reg:DI 5 di [ stderr ]))
            (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
                (expr_list:REG_DEP_TRUE (use (reg:DI 1 dx))
                    (expr_list:REG_DEP_TRUE (use (reg:SI 2 cx))
                        (nil)))))))

(insn:TI 60 59 61 27 ./CppStatUtilities.cc:312 (set (reg:SI 5 di)
        (const_int 1 [0x1])) 40 {*movsi_1} (insn_list:REG_DEP_ANTI 59 (insn_list:REG_DEP_OUTPUT 57 (nil)))
    (nil))

(call_insn:TI 61 60 62 27 ./CppStatUtilities.cc:312 (call (mem:QI (symbol_ref:DI ("exit") [flags 0x41] <function_decl 0x2b5eb3cc3b00 exit>) [0 S1 A8])
        (const_int 0 [0x0])) 555 {*call_0} (insn_list:REG_DEP_ANTI 57 (insn_list:REG_DEP_ANTI 557 (insn_list:REG_DEP_ANTI 56 (insn_list:REG_DEP_ANTI 54 (insn_list:REG_DEP_ANTI 55 (insn_list:REG_DEP_TRUE 60 (insn_list:REG_DEP_ANTI 59 (nil))))))))
    (expr_list:REG_DEAD (reg:SI 5 di)
        (expr_list:REG_NORETURN (const_int 0 [0x0])
            (expr_list:REG_EH_REGION (const_int 0 [0x0])
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 5 di))
        (nil)))
;; End of basic block 27, registers live:
 7 [sp]

(barrier:HI 62 61 515)

(note 515 62 0 NOTE_INSN_DELETED)


;; Function double median(double*, int, int) (_Z6medianPdii)


Basic block 0:
IN:
Stack adjustment: 8
Reg 1: end+0
Reg 4: start+0
Reg 5: a+0
Variables:
  name: start
    offset 0
      (reg:SI 4 si [ start ])
  name: end
    offset 0
      (reg:SI 1 dx [ end ])
  name: a
    offset 0
      (reg:DI 5 di [ a ])

OUT:
Stack adjustment: 80
Reg 1: end+0
Reg 3: len+0
Reg 4: start+0
Reg 5: a+0
Reg 6: start+0
Reg 42: a+0
Variables:
  name: start
    offset 0
      (reg/v:SI 6 bp [orig:67 start ] [67])
      (reg:SI 4 si [ start ])
  name: end
    offset 0
      (reg:SI 1 dx [ end ])
  name: len
    offset 0
      (reg/v:SI 3 bx [orig:60 len ] [60])
  name: a
    offset 0
      (reg/v/f:DI 42 r13 [orig:66 a ] [66])
      (reg:DI 5 di [ a ])


Basic block 1:
IN:
Stack adjustment: 80
Reg 1: end+0
Reg 3: len+0
Reg 4: start+0
Reg 5: a+0
Reg 6: start+0
Reg 42: a+0
Variables:
  name: start
    offset 0
      (reg/v:SI 6 bp [orig:67 start ] [67])
      (reg:SI 4 si [ start ])
  name: end
    offset 0
      (reg:SI 1 dx [ end ])
  name: len
    offset 0
      (reg/v:SI 3 bx [orig:60 len ] [60])
  name: a
    offset 0
      (reg/v/f:DI 42 r13 [orig:66 a ] [66])
      (reg:DI 5 di [ a ])

OUT:
Stack adjustment: 80
Reg 1: end+0
Reg 3: len+0
Reg 4: start+0
Reg 5: a+0
Reg 6: start+0
Reg 42: a+0
Variables:
  name: start
    offset 0
      (reg/v:SI 6 bp [orig:67 start ] [67])
      (reg:SI 4 si [ start ])
  name: end
    offset 0
      (reg:SI 1 dx [ end ])
  name: len
    offset 0
      (reg/v:SI 3 bx [orig:60 len ] [60])
  name: a
    offset 0
      (reg/v/f:DI 42 r13 [orig:66 a ] [66])
      (reg:DI 5 di [ a ])


Basic block 2:
IN:
Stack adjustment: 80
Reg 1: end+0
Reg 3: len+0
Reg 4: start+0
Reg 5: a+0
Reg 6: start+0
Reg 42: a+0
Variables:
  name: start
    offset 0
      (reg/v:SI 6 bp [orig:67 start ] [67])
      (reg:SI 4 si [ start ])
  name: end
    offset 0
      (reg:SI 1 dx [ end ])
  name: len
    offset 0
      (reg/v:SI 3 bx [orig:60 len ] [60])
  name: a
    offset 0
      (reg/v/f:DI 42 r13 [orig:66 a ] [66])
      (reg:DI 5 di [ a ])

OUT:
Stack adjustment: 80
Reg 3: len+0
Reg 6: start+0
Reg 42: a+0
Variables:
  name: start
    offset 0
      (reg/v:SI 6 bp [orig:67 start ] [67])
  name: len
    offset 0
      (reg/v:SI 3 bx [orig:60 len ] [60])
  name: a
    offset 0
      (reg/v/f:DI 42 r13 [orig:66 a ] [66])


Basic block 3:
IN:
Stack adjustment: 80
Reg 3: len+0
Reg 6: start+0
Reg 42: a+0
Variables:
  name: start
    offset 0
      (reg/v:SI 6 bp [orig:67 start ] [67])
  name: len
    offset 0
      (reg/v:SI 3 bx [orig:60 len ] [60])
  name: a
    offset 0
      (reg/v/f:DI 42 r13 [orig:66 a ] [66])

OUT:
Stack adjustment: 80
Reg 3: len+0
Reg 6: start+0
Reg 42: a+0
Variables:
  name: start
    offset 0
      (reg/v:SI 6 bp [orig:67 start ] [67])
  name: len
    offset 0
      (reg/v:SI 3 bx [orig:60 len ] [60])
  name: a
    offset 0
      (reg/v/f:DI 42 r13 [orig:66 a ] [66])


Basic block 4:
IN:
Stack adjustment: 80
Reg 3: len+0
Reg 6: start+0
Reg 42: a+0
Variables:
  name: start
    offset 0
      (reg/v:SI 6 bp [orig:67 start ] [67])
  name: len
    offset 0
      (reg/v:SI 3 bx [orig:60 len ] [60])
  name: a
    offset 0
      (reg/v/f:DI 42 r13 [orig:66 a ] [66])

OUT:
Stack adjustment: 80
Reg 3: len+0
Reg 6: start+0
Reg 21: median+0
Reg 42: a+0
Variables:
  name: start
    offset 0
      (reg/v:SI 6 bp [orig:67 start ] [67])
  name: median
    offset 0
      (reg/v:DF 21 xmm0 [orig:61 median ] [61])
  name: len
    offset 0
      (reg/v:SI 3 bx [orig:60 len ] [60])
  name: a
    offset 0
      (reg/v/f:DI 42 r13 [orig:66 a ] [66])


Basic block 5:
IN:
Stack adjustment: 80
Reg 3: len+0
Reg 6: start+0
Reg 21: median+0
Reg 42: a+0
Variables:
  name: start
    offset 0
      (reg/v:SI 6 bp [orig:67 start ] [67])
  name: median
    offset 0
      (reg/v:DF 21 xmm0 [orig:61 median ] [61])
  name: len
    offset 0
      (reg/v:SI 3 bx [orig:60 len ] [60])
  name: a
    offset 0
      (reg/v/f:DI 42 r13 [orig:66 a ] [66])

OUT:
Stack adjustment: 80
Reg 3: len+0
Reg 6: start+0
Reg 42: a+0
Variables:
  name: start
    offset 0
      (reg/v:SI 6 bp [orig:67 start ] [67])
  name: len
    offset 0
      (reg/v:SI 3 bx [orig:60 len ] [60])
  name: a
    offset 0
      (reg/v/f:DI 42 r13 [orig:66 a ] [66])


Basic block 6:
IN:
Stack adjustment: 80
Reg 1: end+0
Reg 3: len+0
Reg 4: start+0
Reg 5: a+0
Reg 6: start+0
Reg 42: a+0
Variables:
  name: start
    offset 0
      (reg/v:SI 6 bp [orig:67 start ] [67])
      (reg:SI 4 si [ start ])
  name: end
    offset 0
      (reg:SI 1 dx [ end ])
  name: len
    offset 0
      (reg/v:SI 3 bx [orig:60 len ] [60])
  name: a
    offset 0
      (reg/v/f:DI 42 r13 [orig:66 a ] [66])
      (reg:DI 5 di [ a ])

OUT:
Stack adjustment: 80
Reg 1: end+0
Reg 2: end+0
Reg 3: start+0
Reg 4: start+0
Reg 5: a+0
Reg 6: start+0
Reg 21: median+0
Reg 42: a+0
Variables:
  name: start
    offset 0
      (reg:DI 3 bx [orig:71 start ] [71])
      (reg:SI 4 si [orig:67 start ] [67])
      (reg/v:SI 6 bp [orig:67 start ] [67])
  name: end
    offset 0
      (reg:DI 2 cx [orig:72 end ] [72])
      (reg:SI 1 dx [ end ])
  name: median
    offset 0
      (reg/v:DF 21 xmm0 [orig:61 median ] [61])
  name: a
    offset 0
      (reg:DI 5 di [orig:66 a ] [66])
      (reg/v/f:DI 42 r13 [orig:66 a ] [66])


Basic block 7:
IN:
Stack adjustment: 80
Reg 1: start+0 end+0
Reg 2: end+0
Reg 3: len+0 start+0
Reg 4: start+0
Reg 5: a+0
Reg 6: start+0
Reg 21: median+0
Reg 42: a+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 42 r13 [orig:66 a ] [66])
      (reg:DI 5 di [orig:66 a ] [66])
  name: start
    offset 0
      (reg/v:SI 6 bp [orig:67 start ] [67])
      (reg:SI 4 si [orig:67 start ] [67])
      (reg:DI 1 dx [orig:70 start ] [70])
      (reg:DI 3 bx [orig:71 start ] [71])
  name: end
    offset 0
      (reg:DI 2 cx [orig:72 end ] [72])
      (reg:SI 1 dx [ end ])
  name: median
    offset 0
      (reg/v:DF 21 xmm0 [orig:61 median ] [61])
  name: len
    offset 0
      (reg/v:SI 3 bx [orig:60 len ] [60])

OUT:
Stack adjustment: 8
Reg 1: end+0 start+0
Reg 2: end+0
Reg 4: start+0
Reg 5: a+0
Variables:
  name: start
    offset 0
      (reg:SI 4 si [orig:67 start ] [67])
      (reg:DI 1 dx [orig:70 start ] [70])
  name: end
    offset 0
      (reg:DI 2 cx [orig:72 end ] [72])
      (reg:SI 1 dx [ end ])
  name: a
    offset 0
      (reg:DI 5 di [orig:66 a ] [66])


Basic block 8:
IN:
Stack adjustment: 80
Reg 1: end+0
Reg 3: len+0
Reg 4: start+0
Reg 5: a+0
Reg 6: start+0
Reg 42: a+0
Variables:
  name: start
    offset 0
      (reg/v:SI 6 bp [orig:67 start ] [67])
      (reg:SI 4 si [ start ])
  name: end
    offset 0
      (reg:SI 1 dx [ end ])
  name: len
    offset 0
      (reg/v:SI 3 bx [orig:60 len ] [60])
  name: a
    offset 0
      (reg/v/f:DI 42 r13 [orig:66 a ] [66])
      (reg:DI 5 di [ a ])

OUT:
Stack adjustment: 80
Reg 1: start+0
Reg 3: len+0
Reg 4: start+0
Reg 5: a+0
Reg 6: start+0
Reg 21: median+0
Reg 42: a+0
Variables:
  name: start
    offset 0
      (reg:DI 1 dx [orig:70 start ] [70])
      (reg:SI 4 si [orig:67 start ] [67])
      (reg/v:SI 6 bp [orig:67 start ] [67])
  name: median
    offset 0
      (reg/v:DF 21 xmm0 [orig:61 median ] [61])
  name: len
    offset 0
      (reg/v:SI 3 bx [orig:60 len ] [60])
  name: a
    offset 0
      (reg:DI 5 di [orig:66 a ] [66])
      (reg/v/f:DI 42 r13 [orig:66 a ] [66])


Basic block 9:
IN:
Stack adjustment: 80
Reg 3: len+0
Reg 6: start+0
Reg 42: a+0
Variables:
  name: start
    offset 0
      (reg/v:SI 6 bp [orig:67 start ] [67])
  name: len
    offset 0
      (reg/v:SI 3 bx [orig:60 len ] [60])
  name: a
    offset 0
      (reg/v/f:DI 42 r13 [orig:66 a ] [66])

OUT:
Stack adjustment: 80
Reg 3: len+0
Reg 6: start+0
Reg 21: median+0
Reg 42: a+0
Variables:
  name: start
    offset 0
      (reg/v:SI 6 bp [orig:67 start ] [67])
  name: median
    offset 0
      (reg/v:DF 21 xmm0 [orig:61 median ] [61])
  name: len
    offset 0
      (reg/v:SI 3 bx [orig:60 len ] [60])
  name: a
    offset 0
      (reg/v/f:DI 42 r13 [orig:66 a ] [66])


Basic block 10:
IN:
Stack adjustment: 80
Reg 3: len+0
Reg 6: start+0
Reg 42: a+0
Variables:
  name: start
    offset 0
      (reg/v:SI 6 bp [orig:67 start ] [67])
  name: len
    offset 0
      (reg/v:SI 3 bx [orig:60 len ] [60])
  name: a
    offset 0
      (reg/v/f:DI 42 r13 [orig:66 a ] [66])

OUT:
Stack adjustment: 80
Reg 3: len+0
Reg 6: start+0
Reg 42: a+0
Variables:
  name: start
    offset 0
      (reg/v:SI 6 bp [orig:67 start ] [67])
  name: len
    offset 0
      (reg/v:SI 3 bx [orig:60 len ] [60])
  name: a
    offset 0
      (reg/v/f:DI 42 r13 [orig:66 a ] [66])


11 basic blocks, 15 edges.

Basic block 0 prev -1, next 1, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
Successors:  1 [71.0%]  (fallthru,can_fallthru) 8 [29.0%]  (can_fallthru)
Registers live at start: 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 42 [r13]

Basic block 1 prev 0, next 2, loop_depth 0, count 0, freq 7100, maybe hot.
Predecessors:  0 [71.0%]  (fallthru,can_fallthru)
Successors:  2 [51.2%]  (fallthru,can_fallthru) 6 [48.8%]  (can_fallthru)
Registers live at start: 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 42 [r13]
Registers live at end: 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 42 [r13]

Basic block 2 prev 1, next 3, loop_depth 0, count 0, freq 3635, maybe hot.
Predecessors:  1 [51.2%]  (fallthru,can_fallthru)
Successors:  3 [99.0%]  (fallthru,can_fallthru) 10 [1.0%]  (can_fallthru)
Registers live at start: 3 [bx] 6 [bp] 7 [sp] 42 [r13]
Registers live at end: 0 [ax] 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 3 prev 2, next 4, loop_depth 0, count 0, freq 3599, maybe hot.
Predecessors:  2 [99.0%]  (fallthru,can_fallthru)
Successors:  9 [50.0%]  (can_fallthru) 4 [50.0%]  (fallthru,can_fallthru)
Registers live at start: 0 [ax] 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 3 [bx] 7 [sp] 41 [r12]

Basic block 4 prev 3, next 5, loop_depth 0, count 0, freq 1799, maybe hot.
Predecessors:  3 [50.0%]  (fallthru,can_fallthru)
Successors:  5 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 3 [bx] 7 [sp] 41 [r12]
Registers live at end: 7 [sp] 21 [xmm0] 41 [r12]

Basic block 5 prev 4, next 6, loop_depth 0, count 0, freq 3599, maybe hot.
Predecessors:  4 [100.0%]  (fallthru,can_fallthru) 9 [100.0%] 
Successors:  7 [100.0%] 
Registers live at start: 7 [sp] 21 [xmm0] 41 [r12]
Registers live at end: 7 [sp] 21 [xmm0]

Basic block 6 prev 5, next 7, loop_depth 0, count 0, freq 3465, maybe hot.
Predecessors:  1 [48.8%]  (can_fallthru)
Successors:  7 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 4 [si] 5 [di] 7 [sp]
Registers live at end: 7 [sp] 21 [xmm0]

Basic block 7 prev 6, next 8, loop_depth 0, count 0, freq 9964, maybe hot.
Predecessors:  6 [100.0%]  (fallthru,can_fallthru) 5 [100.0%]  8 [100.0%] 
Successors:  EXIT [100.0%] 
Registers live at start: 7 [sp] 21 [xmm0]
Registers live at end: 3 [bx] 6 [bp] 7 [sp] 21 [xmm0] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 8 prev 7, next 9, loop_depth 0, count 0, freq 2900, maybe hot.
Predecessors:  0 [29.0%]  (can_fallthru)
Successors:  7 [100.0%] 
Registers live at start: 4 [si] 5 [di] 7 [sp]
Registers live at end: 7 [sp] 21 [xmm0]

Basic block 9 prev 8, next 10, loop_depth 0, count 0, freq 1799, maybe hot.
Predecessors:  3 [50.0%]  (can_fallthru)
Successors:  5 [100.0%] 
Registers live at start: 3 [bx] 7 [sp] 41 [r12]
Registers live at end: 7 [sp] 21 [xmm0] 41 [r12]

Basic block 10 prev 9, next -2, loop_depth 0, count 0, freq 36, maybe hot.
Predecessors:  2 [1.0%]  (can_fallthru)
Successors: 
Registers live at start: 7 [sp]
Registers live at end: 7 [sp]

(note:HI 1 0 193 ("./CppStatUtilities.cc") 271)

(note 193 1 194 0 ( a (expr_list:REG_DEP_TRUE (reg:DI 5 di [ a ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 194 193 195 0 ( start (expr_list:REG_DEP_TRUE (reg:SI 4 si [ start ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 195 194 8 0 ( end (expr_list:REG_DEP_TRUE (reg:SI 1 dx [ end ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 0, registers live: 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note:HI 8 195 6 0 [bb 0] NOTE_INSN_BASIC_BLOCK)

(note:HI 6 8 10 0 NOTE_INSN_FUNCTION_BEG)

(note:HI 10 6 146 0 ("./CppStatUtilities.cc") 274)

(insn:TI 146 10 180 0 ./CppStatUtilities.cc:274 (set (reg:SI 0 ax [69])
        (reg/v:SI 1 dx [orig:68 end ] [68])) 40 {*movsi_1} (nil)
    (nil))

(note 180 146 152 0 ("./CppStatUtilities.cc") 271)

(insn/f 152 180 153 0 ./CppStatUtilities.cc:271 (set (mem:DI (plus:DI (reg/f:DI 7 sp)
                (const_int -48 [0xffffffffffffffd0])) [0 S8 A8])
        (reg:DI 3 bx)) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 3 bx)
        (nil)))

(insn/f 153 152 181 0 ./CppStatUtilities.cc:271 (set (mem:DI (plus:DI (reg/f:DI 7 sp)
                (const_int -40 [0xffffffffffffffd8])) [0 S8 A8])
        (reg:DI 6 bp)) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 6 bp)
        (nil)))

(note 181 153 11 0 ("./CppStatUtilities.cc") 274)

(insn:TI 11 181 182 0 ./CppStatUtilities.cc:274 (parallel [
            (set (reg:SI 0 ax [69])
                (minus:SI (reg:SI 0 ax [69])
                    (reg:SI 4 si [orig:67 start ] [67])))
            (clobber (reg:CC 17 flags))
        ]) 242 {*subsi_1} (insn_list:REG_DEP_TRUE 146 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(note 182 11 155 0 ("./CppStatUtilities.cc") 271)

(insn/f 155 182 154 0 ./CppStatUtilities.cc:271 (set (mem:DI (plus:DI (reg/f:DI 7 sp)
                (const_int -24 [0xffffffffffffffe8])) [0 S8 A8])
        (reg:DI 42 r13)) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 42 r13)
        (nil)))

(insn/f 154 155 183 0 ./CppStatUtilities.cc:271 (set (mem:DI (plus:DI (reg/f:DI 7 sp)
                (const_int -32 [0xffffffffffffffe0])) [0 S8 A8])
        (reg:DI 41 r12)) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 41 r12)
        (nil)))

(note 183 154 151 0 ("./CppStatUtilities.cc") 274)

(insn:TI 151 183 196 0 ./CppStatUtilities.cc:274 (set (reg/v:SI 3 bx [orig:60 len ] [60])
        (subreg:SI (plus:DI (reg:DI 0 ax [69])
                (const_int 1 [0x1])) 0)) 194 {*lea_1_rex64} (insn_list:REG_DEP_ANTI 152 (insn_list:REG_DEP_TRUE 11 (nil)))
    (expr_list:REG_DEAD (reg:DI 0 ax [69])
        (nil)))

(note 196 151 184 0 ( len (expr_list:REG_DEP_TRUE (reg/v:SI 3 bx [orig:60 len ] [60])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 184 196 156 0 ("./CppStatUtilities.cc") 271)

(insn/f 156 184 157 0 ./CppStatUtilities.cc:271 (set (mem:DI (plus:DI (reg/f:DI 7 sp)
                (const_int -16 [0xfffffffffffffff0])) [0 S8 A8])
        (reg:DI 43 r14)) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 43 r14)
        (nil)))

(insn/f 157 156 158 0 ./CppStatUtilities.cc:271 (set (mem:DI (plus:DI (reg/f:DI 7 sp)
                (const_int -8 [0xfffffffffffffff8])) [0 S8 A8])
        (reg:DI 44 r15)) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 44 r15)
        (nil)))

(insn/f:TI 158 157 159 0 ./CppStatUtilities.cc:271 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int -72 [0xffffffffffffffb8])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) 762 {pro_epilogue_adjust_stack_rex64} (insn_list:REG_DEP_ANTI 152 (insn_list:REG_DEP_ANTI 153 (insn_list:REG_DEP_ANTI 154 (insn_list:REG_DEP_ANTI 155 (insn_list:REG_DEP_ANTI 156 (insn_list:REG_DEP_ANTI 157 (nil)))))))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(note 159 158 3 0 NOTE_INSN_PROLOGUE_END)

(insn 3 159 4 0 ./CppStatUtilities.cc:271 (set (reg/v/f:DI 42 r13 [orig:66 a ] [66])
        (reg:DI 5 di [ a ])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 155 (nil))
    (nil))

(insn 4 3 13 0 ./CppStatUtilities.cc:271 (set (reg/v:SI 6 bp [orig:67 start ] [67])
        (reg:SI 4 si [ start ])) 40 {*movsi_1} (insn_list:REG_DEP_ANTI 153 (nil))
    (nil))

(note:HI 13 4 14 0 ("./CppStatUtilities.cc") 276)

(insn:TI 14 13 15 0 ./CppStatUtilities.cc:276 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 3 bx [orig:60 len ] [60])
            (const_int 1 [0x1]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_OUTPUT 158 (insn_list:REG_DEP_OUTPUT 11 (insn_list:REG_DEP_TRUE 151 (nil))))
    (nil))

(jump_insn:TI 15 14 197 0 ./CppStatUtilities.cc:276 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 171)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 3 (insn_list:REG_DEP_ANTI 4 (insn_list:REG_DEP_ANTI 146 (insn_list:REG_DEP_ANTI 11 (insn_list:REG_DEP_ANTI 151 (insn_list:REG_DEP_TRUE 14 (insn_list:REG_DEP_ANTI 152 (insn_list:REG_DEP_ANTI 153 (insn_list:REG_DEP_ANTI 154 (insn_list:REG_DEP_ANTI 155 (insn_list:REG_DEP_ANTI 156 (insn_list:REG_DEP_ANTI 157 (insn_list:REG_DEP_ANTI 158 (nil))))))))))))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
            (nil))))
;; End of basic block 0, registers live:
 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 42 [r13]

(note 197 15 198 1 ( a (expr_list:REG_DEP_TRUE (reg/v/f:DI 42 r13 [orig:66 a ] [66])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 198 197 24 1 ( start (expr_list:REG_DEP_TRUE (reg/v:SI 6 bp [orig:67 start ] [67])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 1, registers live: 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 42 [r13]
(note:HI 24 198 25 1 [bb 1] NOTE_INSN_BASIC_BLOCK)

(note:HI 25 24 26 1 ("./CppStatUtilities.cc") 278)

(insn:TI 26 25 27 1 ./CppStatUtilities.cc:278 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 3 bx [orig:60 len ] [60])
            (const_int 2 [0x2]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 27 26 40 1 ./CppStatUtilities.cc:278 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 172)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 26 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 4880 [0x1310])
            (nil))))
;; End of basic block 1, registers live:
 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 42 [r13]

;; Start of basic block 2, registers live: 3 [bx] 6 [bp] 7 [sp] 42 [r13]
(note:HI 40 27 41 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note:HI 41 40 42 2 ("./CppStatUtilities.cc") 281)

(insn:TI 42 41 150 2 ./CppStatUtilities.cc:281 (set (reg:DI 44 r15 [orig:64 D.34796 ] [64])
        (sign_extend:DI (reg/v:SI 3 bx [orig:60 len ] [60]))) 115 {extendsidi2_rex64} (nil)
    (nil))

(insn:TI 150 42 44 2 ./CppStatUtilities.cc:281 (set (reg:DI 43 r14 [orig:63 D.34797 ] [63])
        (mult:DI (reg:DI 44 r15 [orig:64 D.34796 ] [64])
            (const_int 8 [0x8]))) 196 {*lea_2_rex64} (insn_list:REG_DEP_TRUE 42 (nil))
    (nil))

(insn:TI 44 150 45 2 ./CppStatUtilities.cc:281 (set (reg:DI 5 di [ D.34797 ])
        (reg:DI 43 r14 [orig:63 D.34797 ] [63])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 150 (nil))
    (nil))

(call_insn:TI 45 44 199 2 ./CppStatUtilities.cc:281 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("malloc") [flags 0x41] <function_decl 0x2b5eb3cce100 malloc>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_TRUE 44 (nil))
    (expr_list:REG_DEAD (reg:DI 5 di [ D.34797 ])
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di [ D.34797 ]))
        (nil)))

(note 199 45 48 2 ( end (nil)) NOTE_INSN_VAR_LOCATION)

(note:HI 48 199 49 2 ("./CppStatUtilities.cc") 282)

(insn:TI 49 48 185 2 ./CppStatUtilities.cc:282 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 0 ax [orig:62 D.34798 ] [62])
            (const_int 0 [0x0]))) 0 {cmpdi_ccno_1_rex64} (insn_list:REG_DEP_TRUE 45 (nil))
    (nil))

(note 185 49 46 2 ("./CppStatUtilities.cc") 281)

(insn 46 185 186 2 ./CppStatUtilities.cc:281 (set (reg/f:DI 41 r12 [orig:62 D.34798 ] [62])
        (reg:DI 0 ax)) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 45 (nil))
    (expr_list:REG_NOALIAS (reg/f:DI 76)
        (nil)))

(note 186 46 50 2 ("./CppStatUtilities.cc") 282)

(jump_insn:TI 50 186 63 2 ./CppStatUtilities.cc:282 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 173)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 42 (insn_list:REG_DEP_ANTI 150 (insn_list:REG_DEP_ANTI 44 (insn_list:REG_DEP_ANTI 46 (insn_list:REG_DEP_TRUE 49 (insn_list:REG_DEP_ANTI 45 (nil)))))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 100 [0x64])
            (nil))))
;; End of basic block 2, registers live:
 0 [ax] 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 3, registers live: 0 [ax] 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note:HI 63 50 64 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(note:HI 64 63 66 3 NOTE_INSN_DELETED)

(note:HI 66 64 68 3 ("./CppStatUtilities.cc") 284)

(note:HI 68 66 87 3 NOTE_INSN_DELETED)

(note:HI 87 68 67 3 NOTE_INSN_DELETED)

(insn:TI 67 87 75 3 ./CppStatUtilities.cc:284 (set (reg:DI 4 si [orig:77 start ] [77])
        (sign_extend:DI (reg/v:SI 6 bp [orig:67 start ] [67]))) 115 {extendsidi2_rex64} (nil)
    (expr_list:REG_DEAD (reg/v:SI 6 bp [orig:67 start ] [67])
        (nil)))

(insn 75 67 77 3 ./CppStatUtilities.cc:284 (set (reg:DI 1 dx [ D.34797 ])
        (reg:DI 43 r14 [orig:63 D.34797 ] [63])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 43 r14 [orig:63 D.34797 ] [63])
        (nil)))

(insn 77 75 200 3 ./CppStatUtilities.cc:284 (set (reg:DI 5 di [ b ])
        (reg:DI 0 ax [orig:62 D.34798 ] [62])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 0 ax [orig:62 D.34798 ] [62])
        (nil)))

(note 200 77 69 3 ( b (expr_list:REG_DEP_TRUE (reg:DI 5 di [ b ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 69 200 78 3 ./CppStatUtilities.cc:284 (set (reg:DI 4 si [79])
        (plus:DI (mult:DI (reg:DI 4 si [orig:77 start ] [77])
                (const_int 8 [0x8]))
            (reg/v/f:DI 42 r13 [orig:66 a ] [66]))) 196 {*lea_2_rex64} (insn_list:REG_DEP_TRUE 67 (nil))
    (expr_list:REG_DEAD (reg/v/f:DI 42 r13 [orig:66 a ] [66])
        (nil)))

(call_insn:TI 78 69 201 3 ./CppStatUtilities.cc:284 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("memcpy") [flags 0x41] <function_decl 0x2b5eb6bd5500 memcpy>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_TRUE 77 (insn_list:REG_DEP_TRUE 69 (insn_list:REG_DEP_TRUE 75 (nil))))
    (expr_list:REG_DEAD (reg:DI 1 dx [ D.34797 ])
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:DI 5 di [ b ])
                (expr_list:REG_UNUSED (reg:DI 0 ax)
                    (expr_list:REG_EH_REGION (const_int 0 [0x0])
                        (nil))))))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di [ b ]))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (expr_list:REG_DEP_TRUE (use (reg:DI 1 dx [ D.34797 ]))
                (nil)))))

(note 201 78 80 3 ( b (nil)) NOTE_INSN_VAR_LOCATION)

(note:HI 80 201 81 3 ("./CppStatUtilities.cc") 286)

(insn:TI 81 80 82 3 ./CppStatUtilities.cc:286 (set (reg:DI 2 cx)
        (symbol_ref:DI ("compareDouble") [flags 0x41] <function_decl 0x2b5eb6409400 compareDouble>)) 81 {*movdi_1_rex64} (insn_list:REG_DEP_OUTPUT 78 (nil))
    (nil))

(insn 82 81 83 3 ./CppStatUtilities.cc:286 (set (reg:DI 1 dx)
        (const_int 8 [0x8])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 78 (insn_list:REG_DEP_OUTPUT 75 (nil)))
    (nil))

(insn 83 82 84 3 ./CppStatUtilities.cc:286 (set (reg:DI 4 si [ D.34796 ])
        (reg:DI 44 r15 [orig:64 D.34796 ] [64])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 78 (insn_list:REG_DEP_OUTPUT 69 (nil)))
    (expr_list:REG_DEAD (reg:DI 44 r15 [orig:64 D.34796 ] [64])
        (nil)))

(insn:TI 84 83 202 3 ./CppStatUtilities.cc:286 (set (reg:DI 5 di [ b ])
        (reg/f:DI 41 r12 [orig:62 D.34798 ] [62])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 78 (insn_list:REG_DEP_OUTPUT 77 (nil)))
    (nil))

(note 202 84 85 3 ( b (expr_list:REG_DEP_TRUE (reg:DI 5 di [ b ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(call_insn:TI 85 202 203 3 ./CppStatUtilities.cc:286 (call (mem:QI (symbol_ref:DI ("qsort") [flags 0x41] <function_decl 0x2b5eb5107600 qsort>) [0 S1 A8])
        (const_int 0 [0x0])) 555 {*call_0} (insn_list:REG_DEP_TRUE 84 (insn_list:REG_DEP_TRUE 83 (insn_list:REG_DEP_TRUE 81 (insn_list:REG_DEP_TRUE 82 (insn_list:REG_DEP_ANTI 78 (nil))))))
    (expr_list:REG_DEAD (reg:DI 2 cx)
        (expr_list:REG_DEAD (reg:DI 1 dx)
            (expr_list:REG_DEAD (reg:DI 4 si [ D.34796 ])
                (expr_list:REG_DEAD (reg:DI 5 di [ b ])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di [ b ]))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si [ D.34796 ]))
            (expr_list:REG_DEP_TRUE (use (reg:DI 1 dx))
                (expr_list:REG_DEP_TRUE (use (reg:DI 2 cx))
                    (nil))))))

(note 203 85 86 3 ( b (nil)) NOTE_INSN_VAR_LOCATION)

(note:HI 86 203 149 3 ("./CppStatUtilities.cc") 288)

(insn:TI 149 86 89 3 ./CppStatUtilities.cc:288 (set (reg:CCZ 17 flags)
        (compare:CCZ (and:QI (reg:QI 3 bx [orig:60 len ] [60])
                (const_int 1 [0x1]))
            (const_int 0 [0x0]))) 289 {*testqi_1_maybe_si} (insn_list:REG_DEP_OUTPUT 78 (insn_list:REG_DEP_OUTPUT 85 (nil)))
    (nil))

(jump_insn:TI 89 149 92 3 ./CppStatUtilities.cc:288 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref 104)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 67 (insn_list:REG_DEP_ANTI 69 (insn_list:REG_DEP_ANTI 75 (insn_list:REG_DEP_ANTI 77 (insn_list:REG_DEP_ANTI 78 (insn_list:REG_DEP_ANTI 81 (insn_list:REG_DEP_ANTI 82 (insn_list:REG_DEP_ANTI 83 (insn_list:REG_DEP_ANTI 84 (insn_list:REG_DEP_TRUE 149 (insn_list:REG_DEP_ANTI 85 (nil))))))))))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 3, registers live:
 3 [bx] 7 [sp] 41 [r12]

(note:HI 92 89 91 ("./CppStatUtilities.cc") 289)

;; Start of basic block 4, registers live: 3 [bx] 7 [sp] 41 [r12]
(note:HI 91 92 97 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(note:HI 97 91 100 4 NOTE_INSN_DELETED)

(note:HI 100 97 147 4 NOTE_INSN_DELETED)

(insn:TI 147 100 93 4 ./CppStatUtilities.cc:289 (set (reg:SI 0 ax [88])
        (reg/v:SI 3 bx [orig:60 len ] [60])) 40 {*movsi_1} (nil)
    (nil))

(insn:TI 93 147 94 4 ./CppStatUtilities.cc:289 (parallel [
            (set (reg:SI 0 ax [88])
                (lshiftrt:SI (reg:SI 0 ax [88])
                    (const_int 31 [0x1f])))
            (clobber (reg:CC 17 flags))
        ]) 476 {*lshrsi3_1} (insn_list:REG_DEP_TRUE 147 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 94 93 95 4 ./CppStatUtilities.cc:289 (parallel [
            (set (reg:SI 0 ax [89])
                (plus:SI (reg:SI 0 ax [88])
                    (reg/v:SI 3 bx [orig:60 len ] [60])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (insn_list:REG_DEP_TRUE 93 (nil))
    (expr_list:REG_DEAD (reg/v:SI 3 bx [orig:60 len ] [60])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn:TI 95 94 96 4 ./CppStatUtilities.cc:289 (parallel [
            (set (reg:SI 0 ax [89])
                (ashiftrt:SI (reg:SI 0 ax [89])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 441 {*ashrsi3_1_one_bit} (insn_list:REG_DEP_TRUE 94 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_EQUAL (div:SI (reg/v:SI 3 bx [orig:60 len ] [60])
                (const_int 2 [0x2]))
            (nil))))

(insn:TI 96 95 98 4 ./CppStatUtilities.cc:289 (set (reg:DI 0 ax [91])
        (sign_extend:DI (reg:SI 0 ax [89]))) 115 {extendsidi2_rex64} (insn_list:REG_DEP_TRUE 95 (nil))
    (nil))

(insn:TI 98 96 204 4 ./CppStatUtilities.cc:289 (set (reg/v:DF 21 xmm0 [orig:61 median ] [61])
        (mem:DF (plus:DI (plus:DI (mult:DI (reg:DI 0 ax [91])
                        (const_int 8 [0x8]))
                    (reg/f:DI 41 r12 [orig:62 D.34798 ] [62]))
                (const_int -8 [0xfffffffffffffff8])) [3 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 96 (nil))
    (nil))

(note 204 98 99 4 ( median (expr_list:REG_DEP_TRUE (reg/v:DF 21 xmm0 [orig:61 median ] [61])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 99 204 101 4 ./CppStatUtilities.cc:289 (set (reg/v:DF 21 xmm0 [orig:61 median ] [61])
        (plus:DF (reg/v:DF 21 xmm0 [orig:61 median ] [61])
            (mem:DF (plus:DI (mult:DI (reg:DI 0 ax [91])
                        (const_int 8 [0x8]))
                    (reg/f:DI 41 r12 [orig:62 D.34798 ] [62])) [3 S8 A64]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 98 (insn_list:REG_DEP_TRUE 96 (nil)))
    (expr_list:REG_DEAD (reg:DI 0 ax [91])
        (nil)))

(insn:TI 101 99 112 4 ./CppStatUtilities.cc:289 (set (reg/v:DF 21 xmm0 [orig:61 median ] [61])
        (mult:DF (reg/v:DF 21 xmm0 [orig:61 median ] [61])
            (mem/u/c/i:DF (symbol_ref/u:DI ("*.LC27") [flags 0x2]) [3 S8 A64]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 99 (nil))
    (nil))
;; End of basic block 4, registers live:
 7 [sp] 21 [xmm0] 41 [r12]

;; Start of basic block 5, registers live: 7 [sp] 21 [xmm0] 41 [r12]
(code_label:HI 112 101 113 5 773 "" [1 uses])

(note:HI 113 112 114 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(note:HI 114 113 115 5 ("./CppStatUtilities.cc") 293)

(insn:TI 115 114 205 5 ./CppStatUtilities.cc:293 (set (reg:DI 5 di [ b ])
        (reg/f:DI 41 r12 [orig:62 D.34798 ] [62])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg/f:DI 41 r12 [orig:62 D.34798 ] [62])
        (nil)))

(note 205 115 144 5 ( b (expr_list:REG_DEP_TRUE (reg:DI 5 di [ b ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn 144 205 206 5 ./CppStatUtilities.cc:293 (set (mem/c:DF (reg/f:DI 7 sp) [74 S8 A8])
        (reg:DF 21 xmm0)) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg:DF 21 xmm0)
        (nil)))

(note 206 144 116 5 ( median (nil)) NOTE_INSN_VAR_LOCATION)

(call_insn:TI 116 206 207 5 ./CppStatUtilities.cc:293 (call (mem:QI (symbol_ref:DI ("free") [flags 0x41] <function_decl 0x2b5eb5102400 free>) [0 S1 A8])
        (const_int 0 [0x0])) 555 {*call_0} (insn_list:REG_DEP_ANTI 144 (insn_list:REG_DEP_TRUE 115 (nil)))
    (expr_list:REG_DEAD (reg:DI 5 di [ b ])
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di [ b ]))
        (nil)))

(note 207 116 145 5 ( b (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 145 207 187 5 ./CppStatUtilities.cc:293 (set (reg:DF 21 xmm0)
        (mem/c:DF (reg/f:DI 7 sp) [74 S8 A8])) 94 {*movdf_integer} (insn_list:REG_DEP_ANTI 144 (insn_list:REG_DEP_ANTI 116 (nil)))
    (nil))

(jump_insn 187 145 188 5 (set (pc)
        (label_ref 117)) -1 (nil)
    (nil))
;; End of basic block 5, registers live:
 7 [sp] 21 [xmm0]

(barrier 188 187 30)

(note:HI 30 188 208 ("./CppStatUtilities.cc") 279)

(note 208 30 209 6 ( a (expr_list:REG_DEP_TRUE (reg/v/f:DI 42 r13 [orig:66 a ] [66])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 209 208 210 6 ( start (expr_list:REG_DEP_TRUE (reg/v:SI 6 bp [orig:67 start ] [67])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 210 209 172 6 ( end (expr_list:REG_DEP_TRUE (reg:SI 1 dx [ end ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 6, registers live: 1 [dx] 4 [si] 5 [di] 7 [sp]
(code_label 172 210 29 6 776 "" [1 uses])

(note:HI 29 172 35 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(note:HI 35 29 31 6 NOTE_INSN_DELETED)

(insn:TI 31 35 211 6 ./CppStatUtilities.cc:279 (set (reg:DI 3 bx [orig:71 start ] [71])
        (sign_extend:DI (reg:SI 4 si [orig:67 start ] [67]))) 115 {extendsidi2_rex64} (nil)
    (expr_list:REG_DEAD (reg:SI 4 si [orig:67 start ] [67])
        (nil)))

(note 211 31 32 6 ( len (nil)) NOTE_INSN_VAR_LOCATION)

(insn 32 211 33 6 ./CppStatUtilities.cc:279 (set (reg:DI 2 cx [orig:72 end ] [72])
        (sign_extend:DI (reg/v:SI 1 dx [orig:68 end ] [68]))) 115 {extendsidi2_rex64} (nil)
    (expr_list:REG_DEAD (reg/v:SI 1 dx [orig:68 end ] [68])
        (nil)))

(insn:TI 33 32 212 6 ./CppStatUtilities.cc:279 (set (reg/v:DF 21 xmm0 [orig:61 median ] [61])
        (mem:DF (plus:DI (mult:DI (reg:DI 3 bx [orig:71 start ] [71])
                    (const_int 8 [0x8]))
                (reg:DI 5 di [orig:66 a ] [66])) [3 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 31 (nil))
    (expr_list:REG_DEAD (reg:DI 3 bx [orig:71 start ] [71])
        (nil)))

(note 212 33 34 6 ( median (expr_list:REG_DEP_TRUE (reg/v:DF 21 xmm0 [orig:61 median ] [61])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 34 212 36 6 ./CppStatUtilities.cc:279 (set (reg/v:DF 21 xmm0 [orig:61 median ] [61])
        (plus:DF (reg/v:DF 21 xmm0 [orig:61 median ] [61])
            (mem:DF (plus:DI (mult:DI (reg:DI 2 cx [orig:72 end ] [72])
                        (const_int 8 [0x8]))
                    (reg:DI 5 di [orig:66 a ] [66])) [3 S8 A64]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 33 (insn_list:REG_DEP_TRUE 32 (nil)))
    (expr_list:REG_DEAD (reg:DI 2 cx [orig:72 end ] [72])
        (expr_list:REG_DEAD (reg:DI 5 di [orig:66 a ] [66])
            (nil))))

(insn:TI 36 34 213 6 ./CppStatUtilities.cc:279 (set (reg/v:DF 21 xmm0 [orig:61 median ] [61])
        (mult:DF (reg/v:DF 21 xmm0 [orig:61 median ] [61])
            (mem/u/c/i:DF (symbol_ref/u:DI ("*.LC27") [flags 0x2]) [3 S8 A64]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 34 (nil))
    (nil))
;; End of basic block 6, registers live:
 7 [sp] 21 [xmm0]

(note 213 36 214 7 ( start (expr_list:REG_DEP_TRUE (reg/v:SI 6 bp [orig:67 start ] [67])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 214 213 215 7 ( end (expr_list:REG_DEP_TRUE (reg:DI 2 cx [orig:72 end ] [72])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 215 214 117 7 ( len (expr_list:REG_DEP_TRUE (reg/v:SI 3 bx [orig:60 len ] [60])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 7, registers live: 7 [sp] 21 [xmm0]
(code_label:HI 117 215 118 7 766 "" [2 uses])

(note:HI 118 117 122 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(note:HI 122 118 123 7 NOTE_INSN_FUNCTION_END)

(note:HI 123 122 160 7 ("./CppStatUtilities.cc") 296)

(note 160 123 161 7 NOTE_INSN_EPILOGUE_BEG)

(insn:TI 161 160 216 7 ./CppStatUtilities.cc:296 (set (reg:DI 3 bx)
        (mem:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 24 [0x18])) [0 S8 A8])) 81 {*movdi_1_rex64} (nil)
    (nil))

(note 216 161 162 7 ( len (nil)) NOTE_INSN_VAR_LOCATION)

(insn 162 216 217 7 ./CppStatUtilities.cc:296 (set (reg:DI 6 bp)
        (mem:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 32 [0x20])) [0 S8 A8])) 81 {*movdi_1_rex64} (nil)
    (nil))

(note 217 162 131 7 ( start (expr_list:REG_DEP_TRUE (reg:SI 4 si [orig:67 start ] [67])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn 131 217 218 7 ./CppStatUtilities.cc:296 (use (reg/i:DF 21 xmm0 [ <result> ])) -1 (nil)
    (nil))

(note 218 131 163 7 ( median (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 163 218 164 7 ./CppStatUtilities.cc:296 (set (reg:DI 41 r12)
        (mem:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 40 [0x28])) [0 S8 A8])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 164 163 219 7 ./CppStatUtilities.cc:296 (set (reg:DI 42 r13)
        (mem:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 48 [0x30])) [0 S8 A8])) 81 {*movdi_1_rex64} (nil)
    (nil))

(note 219 164 165 7 ( a (expr_list:REG_DEP_TRUE (reg:DI 5 di [orig:66 a ] [66])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 165 219 166 7 ./CppStatUtilities.cc:296 (set (reg:DI 43 r14)
        (mem:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 56 [0x38])) [0 S8 A8])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 166 165 167 7 ./CppStatUtilities.cc:296 (set (reg:DI 44 r15)
        (mem:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 64 [0x40])) [0 S8 A8])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 167 166 168 7 ./CppStatUtilities.cc:296 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 72 [0x48])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) 762 {pro_epilogue_adjust_stack_rex64} (insn_list:REG_DEP_ANTI 161 (insn_list:REG_DEP_ANTI 162 (insn_list:REG_DEP_ANTI 163 (insn_list:REG_DEP_ANTI 164 (insn_list:REG_DEP_ANTI 165 (insn_list:REG_DEP_ANTI 166 (nil)))))))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(jump_insn:TI 168 167 169 7 ./CppStatUtilities.cc:296 (return) 562 {return_internal} (insn_list:REG_DEP_TRUE 166 (insn_list:REG_DEP_TRUE 165 (insn_list:REG_DEP_TRUE 164 (insn_list:REG_DEP_TRUE 163 (insn_list:REG_DEP_ANTI 131 (insn_list:REG_DEP_TRUE 167 (insn_list:REG_DEP_TRUE 162 (insn_list:REG_DEP_TRUE 161 (nil)))))))))
    (nil))
;; End of basic block 7, registers live:
 3 [bx] 6 [bp] 7 [sp] 21 [xmm0] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

(barrier 169 168 18)

(note:HI 18 169 220 ("./CppStatUtilities.cc") 277)

(note 220 18 221 8 ( a (expr_list:REG_DEP_TRUE (reg/v/f:DI 42 r13 [orig:66 a ] [66])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 221 220 222 8 ( start (expr_list:REG_DEP_TRUE (reg/v:SI 6 bp [orig:67 start ] [67])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 222 221 223 8 ( end (expr_list:REG_DEP_TRUE (reg:SI 1 dx [ end ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 223 222 171 8 ( len (expr_list:REG_DEP_TRUE (reg/v:SI 3 bx [orig:60 len ] [60])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 8, registers live: 4 [si] 5 [di] 7 [sp]
(code_label 171 223 17 8 775 "" [1 uses])

(note:HI 17 171 19 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn:TI 19 17 224 8 ./CppStatUtilities.cc:277 (set (reg:DI 1 dx [orig:70 start ] [70])
        (sign_extend:DI (reg:SI 4 si [orig:67 start ] [67]))) 115 {extendsidi2_rex64} (nil)
    (expr_list:REG_DEAD (reg:SI 4 si [orig:67 start ] [67])
        (nil)))

(note 224 19 20 8 ( end (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 20 224 225 8 ./CppStatUtilities.cc:277 (set (reg/v:DF 21 xmm0 [orig:61 median ] [61])
        (mem:DF (plus:DI (mult:DI (reg:DI 1 dx [orig:70 start ] [70])
                    (const_int 8 [0x8]))
                (reg:DI 5 di [orig:66 a ] [66])) [3 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 19 (nil))
    (expr_list:REG_DEAD (reg:DI 1 dx [orig:70 start ] [70])
        (expr_list:REG_DEAD (reg:DI 5 di [orig:66 a ] [66])
            (nil))))

(note 225 20 189 8 ( median (expr_list:REG_DEP_TRUE (reg/v:DF 21 xmm0 [orig:61 median ] [61])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(jump_insn 189 225 190 8 (set (pc)
        (label_ref 117)) -1 (nil)
    (nil))
;; End of basic block 8, registers live:
 7 [sp] 21 [xmm0]

(barrier 190 189 226)

(note 226 190 227 9 ( a (expr_list:REG_DEP_TRUE (reg/v/f:DI 42 r13 [orig:66 a ] [66])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 227 226 228 9 ( start (expr_list:REG_DEP_TRUE (reg/v:SI 6 bp [orig:67 start ] [67])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 228 227 104 9 ( median (nil)) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 9, registers live: 3 [bx] 7 [sp] 41 [r12]
(code_label:HI 104 228 105 9 771 "" [1 uses])

(note:HI 105 104 106 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(note:HI 106 105 148 9 ("./CppStatUtilities.cc") 291)

(insn:TI 148 106 107 9 ./CppStatUtilities.cc:291 (set (reg:SI 0 ax [96])
        (reg/v:SI 3 bx [orig:60 len ] [60])) 40 {*movsi_1} (nil)
    (nil))

(insn:TI 107 148 108 9 ./CppStatUtilities.cc:291 (parallel [
            (set (reg:SI 0 ax [96])
                (lshiftrt:SI (reg:SI 0 ax [96])
                    (const_int 31 [0x1f])))
            (clobber (reg:CC 17 flags))
        ]) 476 {*lshrsi3_1} (insn_list:REG_DEP_TRUE 148 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 108 107 109 9 ./CppStatUtilities.cc:291 (parallel [
            (set (reg:SI 0 ax [97])
                (plus:SI (reg:SI 0 ax [96])
                    (reg/v:SI 3 bx [orig:60 len ] [60])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (insn_list:REG_DEP_TRUE 107 (nil))
    (expr_list:REG_DEAD (reg/v:SI 3 bx [orig:60 len ] [60])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn:TI 109 108 110 9 ./CppStatUtilities.cc:291 (parallel [
            (set (reg:SI 0 ax [97])
                (ashiftrt:SI (reg:SI 0 ax [97])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 441 {*ashrsi3_1_one_bit} (insn_list:REG_DEP_TRUE 108 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_EQUAL (div:SI (reg/v:SI 3 bx [orig:60 len ] [60])
                (const_int 2 [0x2]))
            (nil))))

(insn:TI 110 109 111 9 ./CppStatUtilities.cc:291 (set (reg:DI 0 ax [99])
        (sign_extend:DI (reg:SI 0 ax [97]))) 115 {extendsidi2_rex64} (insn_list:REG_DEP_TRUE 109 (nil))
    (nil))

(insn:TI 111 110 229 9 ./CppStatUtilities.cc:291 (set (reg/v:DF 21 xmm0 [orig:61 median ] [61])
        (mem:DF (plus:DI (mult:DI (reg:DI 0 ax [99])
                    (const_int 8 [0x8]))
                (reg/f:DI 41 r12 [orig:62 D.34798 ] [62])) [3 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 110 (nil))
    (expr_list:REG_DEAD (reg:DI 0 ax [99])
        (nil)))

(note 229 111 191 9 ( median (expr_list:REG_DEP_TRUE (reg/v:DF 21 xmm0 [orig:61 median ] [61])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(jump_insn 191 229 192 9 (set (pc)
        (label_ref 112)) -1 (nil)
    (nil))
;; End of basic block 9, registers live:
 7 [sp] 21 [xmm0] 41 [r12]

(barrier 192 191 230)

(note 230 192 173 10 ( median (nil)) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 10, registers live: 7 [sp]
(code_label 173 230 52 10 777 "" [1 uses])

(note:HI 52 173 56 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn:TI 56 52 53 10 ./CppStatUtilities.cc:282 (set (reg:DI 5 di [ stderr ])
        (mem/f/c/i:DI (symbol_ref:DI ("stderr") [flags 0x40] <var_decl 0x2b5eb42da790 stderr>) [11 stderr+0 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 53 56 54 10 ./CppStatUtilities.cc:282 (set (reg:SI 2 cx)
        (const_int 282 [0x11a])) 40 {*movsi_1} (nil)
    (nil))

(insn 54 53 55 10 ./CppStatUtilities.cc:282 (set (reg:DI 1 dx)
        (symbol_ref/f:DI ("*.LC3") [flags 0x2] <string_cst 0x2b5eb671c300>)) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn:TI 55 54 170 10 ./CppStatUtilities.cc:282 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC4") [flags 0x2] <string_cst 0x2b5eb66c6f50>)) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 170 55 58 10 ./CppStatUtilities.cc:282 (parallel [
            (set (reg:DI 0 ax)
                (const_int 0 [0x0]))
            (clobber (reg:CC 17 flags))
        ]) 78 {*movdi_xor_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(call_insn:TI 58 170 59 10 ./CppStatUtilities.cc:282 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("fprintf") [flags 0x41] <function_decl 0x2b5eb3c9fd00 fprintf>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_TRUE 56 (insn_list:REG_DEP_TRUE 55 (insn_list:REG_DEP_TRUE 53 (insn_list:REG_DEP_TRUE 54 (insn_list:REG_DEP_TRUE 170 (nil))))))
    (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_DEAD (reg:DI 1 dx)
            (expr_list:REG_DEAD (reg:DI 4 si)
                (expr_list:REG_DEAD (reg:DI 5 di [ stderr ])
                    (expr_list:REG_UNUSED (reg:SI 0 ax)
                        (nil))))))
    (expr_list:REG_DEP_TRUE (use (reg:QI 0 ax))
        (expr_list:REG_DEP_TRUE (use (reg:DI 5 di [ stderr ]))
            (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
                (expr_list:REG_DEP_TRUE (use (reg:DI 1 dx))
                    (expr_list:REG_DEP_TRUE (use (reg:SI 2 cx))
                        (nil)))))))

(insn:TI 59 58 60 10 ./CppStatUtilities.cc:282 (set (reg:SI 5 di)
        (const_int 1 [0x1])) 40 {*movsi_1} (insn_list:REG_DEP_ANTI 58 (insn_list:REG_DEP_OUTPUT 56 (nil)))
    (nil))

(call_insn:TI 60 59 61 10 ./CppStatUtilities.cc:282 (call (mem:QI (symbol_ref:DI ("exit") [flags 0x41] <function_decl 0x2b5eb3cc3b00 exit>) [0 S1 A8])
        (const_int 0 [0x0])) 555 {*call_0} (insn_list:REG_DEP_ANTI 56 (insn_list:REG_DEP_ANTI 170 (insn_list:REG_DEP_ANTI 55 (insn_list:REG_DEP_ANTI 53 (insn_list:REG_DEP_ANTI 54 (insn_list:REG_DEP_TRUE 59 (insn_list:REG_DEP_ANTI 58 (nil))))))))
    (expr_list:REG_DEAD (reg:SI 5 di)
        (expr_list:REG_NORETURN (const_int 0 [0x0])
            (expr_list:REG_EH_REGION (const_int 0 [0x0])
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 5 di))
        (nil)))
;; End of basic block 10, registers live:
 7 [sp]

(barrier:HI 61 60 143)

(note 143 61 0 NOTE_INSN_DELETED)


;; Function double median(double*, int) (_Z6medianPdi)


Basic block 0:
IN:
Stack adjustment: 8
Reg 4: dataLen+0
Reg 5: data+0
Variables:
  name: dataLen
    offset 0
      (reg:SI 4 si [ dataLen ])
  name: data
    offset 0
      (reg:DI 5 di [ data ])

OUT:
Stack adjustment: 8


1 basic blocks, 2 edges.

Basic block 0 prev -1, next -2, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
Successors:  EXIT [100.0%]  (ab,sibcall)
Registers live at start: 4 [si] 5 [di] 7 [sp]
Registers live at end: 7 [sp] 21 [xmm0]

(note:HI 1 0 35 ("./CppStatUtilities.cc") 334)

(note 35 1 36 0 ( data (expr_list:REG_DEP_TRUE (reg:DI 5 di [ data ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 36 35 7 0 ( dataLen (expr_list:REG_DEP_TRUE (reg:SI 4 si [ dataLen ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 0, registers live: 4 [si] 5 [di] 7 [sp]
(note:HI 7 36 33 0 [bb 0] NOTE_INSN_BASIC_BLOCK)

(note 33 7 5 0 NOTE_INSN_PROLOGUE_END)

(note:HI 5 33 9 0 NOTE_INSN_FUNCTION_BEG)

(note:HI 9 5 32 0 ("./CppStatUtilities.cc") 336)

(insn:TI 32 9 34 0 ./CppStatUtilities.cc:336 (set (reg:SI 1 dx [62])
        (subreg:SI (plus:DI (reg:DI 4 si [orig:61 dataLen ] [61])
                (const_int -1 [0xffffffffffffffff])) 0)) 194 {*lea_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 4 si [orig:61 dataLen ] [61])
        (nil)))

(insn 34 32 37 0 ./CppStatUtilities.cc:336 (parallel [
            (set (reg:DI 4 si)
                (const_int 0 [0x0]))
            (clobber (reg:CC 17 flags))
        ]) 78 {*movdi_xor_rex64} (insn_list:REG_DEP_ANTI 32 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(note 37 34 14 0 ( dataLen (nil)) NOTE_INSN_VAR_LOCATION)

(call_insn/j:TI 14 37 38 0 ./CppStatUtilities.cc:336 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("_Z6medianPdii") [flags 0x3] <function_decl 0x2b5eb6361e00 median>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_TRUE 34 (insn_list:REG_DEP_TRUE 32 (nil)))
    (expr_list:REG_DEAD (reg:SI 1 dx)
        (expr_list:REG_DEAD (reg:SI 4 si)
            (expr_list:REG_DEAD (reg:DI 5 di [ data ])
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di [ data ]))
        (expr_list:REG_DEP_TRUE (use (reg:SI 4 si))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 dx))
                (nil)))))

(note 38 14 15 0 ( data (nil)) NOTE_INSN_VAR_LOCATION)
;; End of basic block 0, registers live:
 7 [sp] 21 [xmm0]

(barrier:HI 15 38 17)

(note:HI 17 15 18 NOTE_INSN_FUNCTION_END)

(note:HI 18 17 31 NOTE_INSN_DELETED)

(note 31 18 0 NOTE_INSN_DELETED)


;; Function void madInPlace(double*, int, double*, double&, double&, double) (_Z10madInPlacePdiS_RdS0_d)


Basic block 0:
IN:
Stack adjustment: 8
Reg 1: res+0
Reg 2: median+0
Reg 4: n+0
Reg 5: a+0
Reg 21: constant+0
Reg 37: mad+0
Variables:
  name: constant
    offset 0
      (reg:DF 21 xmm0 [ constant ])
  name: a
    offset 0
      (reg:DI 5 di [ a ])
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: res
    offset 0
      (reg:DI 1 dx [ res ])
  name: median
    offset 0
      (reg:DI 2 cx [ median ])
  name: mad
    offset 0
      (reg:DI 37 r8 [ mad ])

OUT:
Stack adjustment: 64
Reg 3: median+0
Reg 6: a+0
Reg 41: res+0
Reg 42: n+0
Reg 43: mad+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 6 bp [orig:63 a ] [63])
  name: n
    offset 0
      (reg/v:SI 42 r13 [orig:64 n ] [64])
  name: res
    offset 0
      (reg/v/f:DI 41 r12 [orig:65 res ] [65])
  name: median
    offset 0
      (reg/v/f:DI 3 bx [orig:66 median ] [66])
  name: mad
    offset 0
      (reg/v/f:DI 43 r14 [orig:67 mad ] [67])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -56 [0xffffffffffffffc8])) [77 constant+0 S8 A8])


Basic block 1:
IN:
Stack adjustment: 64
Reg 3: median+0
Reg 6: a+0
Reg 41: res+0
Reg 42: n+0
Reg 43: mad+0
Variables:
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -56 [0xffffffffffffffc8])) [77 constant+0 S8 A8])
  name: a
    offset 0
      (reg/v/f:DI 6 bp [orig:63 a ] [63])
  name: n
    offset 0
      (reg/v:SI 42 r13 [orig:64 n ] [64])
  name: res
    offset 0
      (reg/v/f:DI 41 r12 [orig:65 res ] [65])
  name: median
    offset 0
      (reg/v/f:DI 3 bx [orig:66 median ] [66])
  name: mad
    offset 0
      (reg/v/f:DI 43 r14 [orig:67 mad ] [67])

OUT:
Stack adjustment: 64
Reg 2: i+0
Reg 3: median+0
Reg 6: a+0
Reg 41: res+0
Reg 42: n+0
Reg 43: mad+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 6 bp [orig:63 a ] [63])
  name: n
    offset 0
      (reg/v:SI 42 r13 [orig:64 n ] [64])
  name: res
    offset 0
      (reg/v/f:DI 41 r12 [orig:65 res ] [65])
  name: median
    offset 0
      (reg/v/f:DI 3 bx [orig:66 median ] [66])
  name: mad
    offset 0
      (reg/v/f:DI 43 r14 [orig:67 mad ] [67])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -56 [0xffffffffffffffc8])) [77 constant+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:82 i ] [82])


Basic block 2:
IN:
Stack adjustment: 64
Reg 2: i+0
Reg 3: median+0
Reg 6: a+0
Reg 41: res+0
Reg 42: n+0
Reg 43: mad+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 6 bp [orig:63 a ] [63])
  name: n
    offset 0
      (reg/v:SI 42 r13 [orig:64 n ] [64])
  name: res
    offset 0
      (reg/v/f:DI 41 r12 [orig:65 res ] [65])
  name: median
    offset 0
      (reg/v/f:DI 3 bx [orig:66 median ] [66])
  name: mad
    offset 0
      (reg/v/f:DI 43 r14 [orig:67 mad ] [67])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -56 [0xffffffffffffffc8])) [77 constant+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:82 i ] [82])

OUT:
Stack adjustment: 64
Reg 2: i+0
Reg 3: median+0
Reg 6: a+0
Reg 41: res+0
Reg 42: n+0
Reg 43: mad+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 6 bp [orig:63 a ] [63])
  name: n
    offset 0
      (reg/v:SI 42 r13 [orig:64 n ] [64])
  name: res
    offset 0
      (reg/v/f:DI 41 r12 [orig:65 res ] [65])
  name: median
    offset 0
      (reg/v/f:DI 3 bx [orig:66 median ] [66])
  name: mad
    offset 0
      (reg/v/f:DI 43 r14 [orig:67 mad ] [67])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -56 [0xffffffffffffffc8])) [77 constant+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:82 i ] [82])


Basic block 3:
IN:
Stack adjustment: 64
Reg 2: i+0
Reg 3: median+0
Reg 6: a+0
Reg 41: res+0
Reg 42: n+0
Reg 43: mad+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 6 bp [orig:63 a ] [63])
  name: n
    offset 0
      (reg/v:SI 42 r13 [orig:64 n ] [64])
  name: res
    offset 0
      (reg/v/f:DI 41 r12 [orig:65 res ] [65])
  name: median
    offset 0
      (reg/v/f:DI 3 bx [orig:66 median ] [66])
  name: mad
    offset 0
      (reg/v/f:DI 43 r14 [orig:67 mad ] [67])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -56 [0xffffffffffffffc8])) [77 constant+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:82 i ] [82])

OUT:
Stack adjustment: 64
Reg 2: i+0
Reg 3: median+0
Reg 6: a+0
Reg 41: res+0
Reg 42: n+0
Reg 43: mad+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 6 bp [orig:63 a ] [63])
  name: n
    offset 0
      (reg/v:SI 42 r13 [orig:64 n ] [64])
  name: res
    offset 0
      (reg/v/f:DI 41 r12 [orig:65 res ] [65])
  name: median
    offset 0
      (reg/v/f:DI 3 bx [orig:66 median ] [66])
  name: mad
    offset 0
      (reg/v/f:DI 43 r14 [orig:67 mad ] [67])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -56 [0xffffffffffffffc8])) [77 constant+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:82 i ] [82])


Basic block 4:
IN:
Stack adjustment: 64
Reg 2: i+0
Reg 3: median+0
Reg 6: a+0
Reg 41: res+0
Reg 42: n+0
Reg 43: mad+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 6 bp [orig:63 a ] [63])
  name: n
    offset 0
      (reg/v:SI 42 r13 [orig:64 n ] [64])
  name: res
    offset 0
      (reg/v/f:DI 41 r12 [orig:65 res ] [65])
  name: median
    offset 0
      (reg/v/f:DI 3 bx [orig:66 median ] [66])
  name: mad
    offset 0
      (reg/v/f:DI 43 r14 [orig:67 mad ] [67])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -56 [0xffffffffffffffc8])) [77 constant+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:82 i ] [82])

OUT:
Stack adjustment: 64
Reg 2: i+0
Reg 3: median+0
Reg 6: a+0
Reg 41: res+0
Reg 42: n+0
Reg 43: mad+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 6 bp [orig:63 a ] [63])
  name: n
    offset 0
      (reg/v:SI 42 r13 [orig:64 n ] [64])
  name: res
    offset 0
      (reg/v/f:DI 41 r12 [orig:65 res ] [65])
  name: median
    offset 0
      (reg/v/f:DI 3 bx [orig:66 median ] [66])
  name: mad
    offset 0
      (reg/v/f:DI 43 r14 [orig:67 mad ] [67])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -56 [0xffffffffffffffc8])) [77 constant+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:82 i ] [82])


Basic block 5:
IN:
Stack adjustment: 64
Reg 2: i+0
Reg 3: median+0
Reg 6: a+0
Reg 41: res+0
Reg 42: n+0
Reg 43: mad+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 6 bp [orig:63 a ] [63])
  name: n
    offset 0
      (reg/v:SI 42 r13 [orig:64 n ] [64])
  name: res
    offset 0
      (reg/v/f:DI 41 r12 [orig:65 res ] [65])
  name: median
    offset 0
      (reg/v/f:DI 3 bx [orig:66 median ] [66])
  name: mad
    offset 0
      (reg/v/f:DI 43 r14 [orig:67 mad ] [67])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -56 [0xffffffffffffffc8])) [77 constant+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:82 i ] [82])

OUT:
Stack adjustment: 64
Reg 2: i+0
Reg 3: median+0
Reg 6: a+0
Reg 41: res+0
Reg 42: n+0
Reg 43: mad+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 6 bp [orig:63 a ] [63])
  name: n
    offset 0
      (reg/v:SI 42 r13 [orig:64 n ] [64])
  name: res
    offset 0
      (reg/v/f:DI 41 r12 [orig:65 res ] [65])
  name: median
    offset 0
      (reg/v/f:DI 3 bx [orig:66 median ] [66])
  name: mad
    offset 0
      (reg/v/f:DI 43 r14 [orig:67 mad ] [67])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -56 [0xffffffffffffffc8])) [77 constant+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:82 i ] [82])


Basic block 6:
IN:
Stack adjustment: 64
Reg 2: i+0
Reg 3: median+0
Reg 6: a+0
Reg 41: res+0
Reg 42: n+0
Reg 43: mad+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 6 bp [orig:63 a ] [63])
  name: n
    offset 0
      (reg/v:SI 42 r13 [orig:64 n ] [64])
  name: res
    offset 0
      (reg/v/f:DI 41 r12 [orig:65 res ] [65])
  name: median
    offset 0
      (reg/v/f:DI 3 bx [orig:66 median ] [66])
  name: mad
    offset 0
      (reg/v/f:DI 43 r14 [orig:67 mad ] [67])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -56 [0xffffffffffffffc8])) [77 constant+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:82 i ] [82])

OUT:
Stack adjustment: 64
Reg 2: i+0
Reg 3: median+0
Reg 6: a+0
Reg 41: res+0
Reg 42: n+0
Reg 43: mad+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 6 bp [orig:63 a ] [63])
  name: n
    offset 0
      (reg/v:SI 42 r13 [orig:64 n ] [64])
  name: res
    offset 0
      (reg/v/f:DI 41 r12 [orig:65 res ] [65])
  name: median
    offset 0
      (reg/v/f:DI 3 bx [orig:66 median ] [66])
  name: mad
    offset 0
      (reg/v/f:DI 43 r14 [orig:67 mad ] [67])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -56 [0xffffffffffffffc8])) [77 constant+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:82 i ] [82])


Basic block 7:
IN:
Stack adjustment: 64
Reg 2: i+0
Reg 3: median+0
Reg 6: a+0
Reg 41: res+0
Reg 42: n+0
Reg 43: mad+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 6 bp [orig:63 a ] [63])
  name: n
    offset 0
      (reg/v:SI 42 r13 [orig:64 n ] [64])
  name: res
    offset 0
      (reg/v/f:DI 41 r12 [orig:65 res ] [65])
  name: median
    offset 0
      (reg/v/f:DI 3 bx [orig:66 median ] [66])
  name: mad
    offset 0
      (reg/v/f:DI 43 r14 [orig:67 mad ] [67])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -56 [0xffffffffffffffc8])) [77 constant+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:82 i ] [82])

OUT:
Stack adjustment: 64
Reg 2: i+0
Reg 3: median+0
Reg 6: a+0
Reg 41: res+0
Reg 42: n+0
Reg 43: mad+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 6 bp [orig:63 a ] [63])
  name: n
    offset 0
      (reg/v:SI 42 r13 [orig:64 n ] [64])
  name: res
    offset 0
      (reg/v/f:DI 41 r12 [orig:65 res ] [65])
  name: median
    offset 0
      (reg/v/f:DI 3 bx [orig:66 median ] [66])
  name: mad
    offset 0
      (reg/v/f:DI 43 r14 [orig:67 mad ] [67])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -56 [0xffffffffffffffc8])) [77 constant+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:82 i ] [82])


Basic block 8:
IN:
Stack adjustment: 64
Reg 2: i+0
Reg 3: median+0
Reg 6: a+0
Reg 41: res+0
Reg 42: n+0
Reg 43: mad+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 6 bp [orig:63 a ] [63])
  name: n
    offset 0
      (reg/v:SI 42 r13 [orig:64 n ] [64])
  name: res
    offset 0
      (reg/v/f:DI 41 r12 [orig:65 res ] [65])
  name: median
    offset 0
      (reg/v/f:DI 3 bx [orig:66 median ] [66])
  name: mad
    offset 0
      (reg/v/f:DI 43 r14 [orig:67 mad ] [67])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -56 [0xffffffffffffffc8])) [77 constant+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:82 i ] [82])

OUT:
Stack adjustment: 64
Reg 2: i+0
Reg 3: median+0
Reg 6: a+0
Reg 41: res+0
Reg 42: n+0
Reg 43: mad+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 6 bp [orig:63 a ] [63])
  name: n
    offset 0
      (reg/v:SI 42 r13 [orig:64 n ] [64])
  name: res
    offset 0
      (reg/v/f:DI 41 r12 [orig:65 res ] [65])
  name: median
    offset 0
      (reg/v/f:DI 3 bx [orig:66 median ] [66])
  name: mad
    offset 0
      (reg/v/f:DI 43 r14 [orig:67 mad ] [67])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -56 [0xffffffffffffffc8])) [77 constant+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:82 i ] [82])


Basic block 9:
IN:
Stack adjustment: 64
Reg 2: i+0
Reg 3: median+0
Reg 6: a+0
Reg 41: res+0
Reg 42: n+0
Reg 43: mad+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 6 bp [orig:63 a ] [63])
  name: n
    offset 0
      (reg/v:SI 42 r13 [orig:64 n ] [64])
  name: res
    offset 0
      (reg/v/f:DI 41 r12 [orig:65 res ] [65])
  name: median
    offset 0
      (reg/v/f:DI 3 bx [orig:66 median ] [66])
  name: mad
    offset 0
      (reg/v/f:DI 43 r14 [orig:67 mad ] [67])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -56 [0xffffffffffffffc8])) [77 constant+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:82 i ] [82])

OUT:
Stack adjustment: 64
Reg 3: median+0
Reg 6: a+0
Reg 41: res+0
Reg 42: n+0
Reg 43: mad+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 6 bp [orig:63 a ] [63])
  name: n
    offset 0
      (reg/v:SI 42 r13 [orig:64 n ] [64])
  name: res
    offset 0
      (reg/v/f:DI 41 r12 [orig:65 res ] [65])
  name: median
    offset 0
      (reg/v/f:DI 3 bx [orig:66 median ] [66])
  name: mad
    offset 0
      (reg/v/f:DI 43 r14 [orig:67 mad ] [67])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -56 [0xffffffffffffffc8])) [77 constant+0 S8 A8])


Basic block 10:
IN:
Stack adjustment: 64
Reg 2: i+0
Reg 3: median+0
Reg 6: a+0
Reg 41: res+0
Reg 42: n+0
Reg 43: mad+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 6 bp [orig:63 a ] [63])
  name: n
    offset 0
      (reg/v:SI 42 r13 [orig:64 n ] [64])
  name: res
    offset 0
      (reg/v/f:DI 41 r12 [orig:65 res ] [65])
  name: median
    offset 0
      (reg/v/f:DI 3 bx [orig:66 median ] [66])
  name: mad
    offset 0
      (reg/v/f:DI 43 r14 [orig:67 mad ] [67])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -56 [0xffffffffffffffc8])) [77 constant+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:82 i ] [82])

OUT:
Stack adjustment: 64
Reg 2: i+0
Reg 3: median+0
Reg 6: a+0
Reg 41: res+0
Reg 42: n+0
Reg 43: mad+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 6 bp [orig:63 a ] [63])
  name: n
    offset 0
      (reg/v:SI 42 r13 [orig:64 n ] [64])
  name: res
    offset 0
      (reg/v/f:DI 41 r12 [orig:65 res ] [65])
  name: median
    offset 0
      (reg/v/f:DI 3 bx [orig:66 median ] [66])
  name: mad
    offset 0
      (reg/v/f:DI 43 r14 [orig:67 mad ] [67])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -56 [0xffffffffffffffc8])) [77 constant+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:82 i ] [82])


Basic block 11:
IN:
Stack adjustment: 64
Reg 2: i+0
Reg 3: median+0
Reg 6: a+0
Reg 41: res+0
Reg 42: n+0
Reg 43: mad+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 6 bp [orig:63 a ] [63])
  name: n
    offset 0
      (reg/v:SI 42 r13 [orig:64 n ] [64])
  name: res
    offset 0
      (reg/v/f:DI 41 r12 [orig:65 res ] [65])
  name: median
    offset 0
      (reg/v/f:DI 3 bx [orig:66 median ] [66])
  name: mad
    offset 0
      (reg/v/f:DI 43 r14 [orig:67 mad ] [67])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -56 [0xffffffffffffffc8])) [77 constant+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:82 i ] [82])

OUT:
Stack adjustment: 64
Reg 2: i+0
Reg 3: median+0
Reg 6: a+0
Reg 41: res+0
Reg 42: n+0
Reg 43: mad+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 6 bp [orig:63 a ] [63])
  name: n
    offset 0
      (reg/v:SI 42 r13 [orig:64 n ] [64])
  name: res
    offset 0
      (reg/v/f:DI 41 r12 [orig:65 res ] [65])
  name: median
    offset 0
      (reg/v/f:DI 3 bx [orig:66 median ] [66])
  name: mad
    offset 0
      (reg/v/f:DI 43 r14 [orig:67 mad ] [67])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -56 [0xffffffffffffffc8])) [77 constant+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:82 i ] [82])


Basic block 12:
IN:
Stack adjustment: 64
Reg 2: i+0
Reg 3: median+0
Reg 6: a+0
Reg 41: res+0
Reg 42: n+0
Reg 43: mad+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 6 bp [orig:63 a ] [63])
  name: n
    offset 0
      (reg/v:SI 42 r13 [orig:64 n ] [64])
  name: res
    offset 0
      (reg/v/f:DI 41 r12 [orig:65 res ] [65])
  name: median
    offset 0
      (reg/v/f:DI 3 bx [orig:66 median ] [66])
  name: mad
    offset 0
      (reg/v/f:DI 43 r14 [orig:67 mad ] [67])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -56 [0xffffffffffffffc8])) [77 constant+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:82 i ] [82])

OUT:
Stack adjustment: 64
Reg 2: i+0
Reg 3: median+0
Reg 6: a+0
Reg 41: res+0
Reg 42: n+0
Reg 43: mad+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 6 bp [orig:63 a ] [63])
  name: n
    offset 0
      (reg/v:SI 42 r13 [orig:64 n ] [64])
  name: res
    offset 0
      (reg/v/f:DI 41 r12 [orig:65 res ] [65])
  name: median
    offset 0
      (reg/v/f:DI 3 bx [orig:66 median ] [66])
  name: mad
    offset 0
      (reg/v/f:DI 43 r14 [orig:67 mad ] [67])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -56 [0xffffffffffffffc8])) [77 constant+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:82 i ] [82])


Basic block 13:
IN:
Stack adjustment: 64
Reg 2: i+0
Reg 3: median+0
Reg 6: a+0
Reg 41: res+0
Reg 42: n+0
Reg 43: mad+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 6 bp [orig:63 a ] [63])
  name: n
    offset 0
      (reg/v:SI 42 r13 [orig:64 n ] [64])
  name: res
    offset 0
      (reg/v/f:DI 41 r12 [orig:65 res ] [65])
  name: median
    offset 0
      (reg/v/f:DI 3 bx [orig:66 median ] [66])
  name: mad
    offset 0
      (reg/v/f:DI 43 r14 [orig:67 mad ] [67])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -56 [0xffffffffffffffc8])) [77 constant+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:82 i ] [82])

OUT:
Stack adjustment: 64
Reg 2: i+0
Reg 3: median+0
Reg 6: a+0
Reg 41: res+0
Reg 42: n+0
Reg 43: mad+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 6 bp [orig:63 a ] [63])
  name: n
    offset 0
      (reg/v:SI 42 r13 [orig:64 n ] [64])
  name: res
    offset 0
      (reg/v/f:DI 41 r12 [orig:65 res ] [65])
  name: median
    offset 0
      (reg/v/f:DI 3 bx [orig:66 median ] [66])
  name: mad
    offset 0
      (reg/v/f:DI 43 r14 [orig:67 mad ] [67])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -56 [0xffffffffffffffc8])) [77 constant+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:82 i ] [82])


Basic block 14:
IN:
Stack adjustment: 64
Reg 2: i+0
Reg 3: median+0
Reg 6: a+0
Reg 41: res+0
Reg 42: n+0
Reg 43: mad+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 6 bp [orig:63 a ] [63])
  name: n
    offset 0
      (reg/v:SI 42 r13 [orig:64 n ] [64])
  name: res
    offset 0
      (reg/v/f:DI 41 r12 [orig:65 res ] [65])
  name: median
    offset 0
      (reg/v/f:DI 3 bx [orig:66 median ] [66])
  name: mad
    offset 0
      (reg/v/f:DI 43 r14 [orig:67 mad ] [67])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -56 [0xffffffffffffffc8])) [77 constant+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:82 i ] [82])

OUT:
Stack adjustment: 64
Reg 2: i+0
Reg 3: median+0
Reg 6: a+0
Reg 41: res+0
Reg 42: n+0
Reg 43: mad+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 6 bp [orig:63 a ] [63])
  name: n
    offset 0
      (reg/v:SI 42 r13 [orig:64 n ] [64])
  name: res
    offset 0
      (reg/v/f:DI 41 r12 [orig:65 res ] [65])
  name: median
    offset 0
      (reg/v/f:DI 3 bx [orig:66 median ] [66])
  name: mad
    offset 0
      (reg/v/f:DI 43 r14 [orig:67 mad ] [67])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -56 [0xffffffffffffffc8])) [77 constant+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:82 i ] [82])


Basic block 15:
IN:
Stack adjustment: 64
Reg 2: i+0
Reg 3: median+0
Reg 6: a+0
Reg 41: res+0
Reg 42: n+0
Reg 43: mad+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 6 bp [orig:63 a ] [63])
  name: n
    offset 0
      (reg/v:SI 42 r13 [orig:64 n ] [64])
  name: res
    offset 0
      (reg/v/f:DI 41 r12 [orig:65 res ] [65])
  name: median
    offset 0
      (reg/v/f:DI 3 bx [orig:66 median ] [66])
  name: mad
    offset 0
      (reg/v/f:DI 43 r14 [orig:67 mad ] [67])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -56 [0xffffffffffffffc8])) [77 constant+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:82 i ] [82])

OUT:
Stack adjustment: 64
Reg 2: i+0
Reg 3: median+0
Reg 6: a+0
Reg 41: res+0
Reg 42: n+0
Reg 43: mad+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 6 bp [orig:63 a ] [63])
  name: n
    offset 0
      (reg/v:SI 42 r13 [orig:64 n ] [64])
  name: res
    offset 0
      (reg/v/f:DI 41 r12 [orig:65 res ] [65])
  name: median
    offset 0
      (reg/v/f:DI 3 bx [orig:66 median ] [66])
  name: mad
    offset 0
      (reg/v/f:DI 43 r14 [orig:67 mad ] [67])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -56 [0xffffffffffffffc8])) [77 constant+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:82 i ] [82])


Basic block 16:
IN:
Stack adjustment: 64
Reg 2: i+0
Reg 3: median+0
Reg 6: a+0
Reg 41: res+0
Reg 42: n+0
Reg 43: mad+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 6 bp [orig:63 a ] [63])
  name: n
    offset 0
      (reg/v:SI 42 r13 [orig:64 n ] [64])
  name: res
    offset 0
      (reg/v/f:DI 41 r12 [orig:65 res ] [65])
  name: median
    offset 0
      (reg/v/f:DI 3 bx [orig:66 median ] [66])
  name: mad
    offset 0
      (reg/v/f:DI 43 r14 [orig:67 mad ] [67])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -56 [0xffffffffffffffc8])) [77 constant+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:82 i ] [82])

OUT:
Stack adjustment: 64
Reg 2: i+0
Reg 3: median+0
Reg 6: a+0
Reg 41: res+0
Reg 42: n+0
Reg 43: mad+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 6 bp [orig:63 a ] [63])
  name: n
    offset 0
      (reg/v:SI 42 r13 [orig:64 n ] [64])
  name: res
    offset 0
      (reg/v/f:DI 41 r12 [orig:65 res ] [65])
  name: median
    offset 0
      (reg/v/f:DI 3 bx [orig:66 median ] [66])
  name: mad
    offset 0
      (reg/v/f:DI 43 r14 [orig:67 mad ] [67])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -56 [0xffffffffffffffc8])) [77 constant+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:82 i ] [82])


Basic block 17:
IN:
Stack adjustment: 64
Reg 2: i+0
Reg 3: median+0
Reg 6: a+0
Reg 41: res+0
Reg 42: n+0
Reg 43: mad+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 6 bp [orig:63 a ] [63])
  name: n
    offset 0
      (reg/v:SI 42 r13 [orig:64 n ] [64])
  name: res
    offset 0
      (reg/v/f:DI 41 r12 [orig:65 res ] [65])
  name: median
    offset 0
      (reg/v/f:DI 3 bx [orig:66 median ] [66])
  name: mad
    offset 0
      (reg/v/f:DI 43 r14 [orig:67 mad ] [67])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -56 [0xffffffffffffffc8])) [77 constant+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:82 i ] [82])

OUT:
Stack adjustment: 8
Variables:
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -56 [0xffffffffffffffc8])) [77 constant+0 S8 A8])


18 basic blocks, 30 edges.

Basic block 0 prev -1, next 1, loop_depth 0, count 0, freq 1111, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
Successors:  17 [10.0%]  (can_fallthru) 1 [90.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 37 [r8] 41 [r12] 42 [r13] 43 [r14]
Registers live at end: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14]

Basic block 1 prev 0, next 2, loop_depth 0, count 0, freq 1000, maybe hot.
Predecessors:  0 [90.0%]  (fallthru,can_fallthru)
Successors:  2 [90.0%]  (fallthru,can_fallthru) 17 [10.0%]  (can_fallthru)
Registers live at start: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14]

Basic block 2 prev 1, next 3, loop_depth 0, count 0, freq 771, maybe hot.
Predecessors:  1 [90.0%]  (fallthru,can_fallthru)
Successors:  3 [87.5%]  (fallthru,can_fallthru) 16 [12.5%]  (can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14]
Invalid sum of incoming frequencies 900, should be 771

Basic block 3 prev 2, next 4, loop_depth 0, count 0, freq 750, maybe hot.
Predecessors:  2 [87.5%]  (fallthru,can_fallthru)
Successors:  4 [85.7%]  (fallthru,can_fallthru) 15 [14.3%]  (can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14]

Basic block 4 prev 3, next 5, loop_depth 0, count 0, freq 720, maybe hot.
Predecessors:  3 [85.7%]  (fallthru,can_fallthru)
Successors:  5 [83.3%]  (fallthru,can_fallthru) 14 [16.7%]  (can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14]

Basic block 5 prev 4, next 6, loop_depth 0, count 0, freq 675, maybe hot.
Predecessors:  4 [83.3%]  (fallthru,can_fallthru)
Successors:  6 [80.0%]  (fallthru,can_fallthru) 13 [20.0%]  (can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14]

Basic block 6 prev 5, next 7, loop_depth 0, count 0, freq 600, maybe hot.
Predecessors:  5 [80.0%]  (fallthru,can_fallthru)
Successors:  7 [75.0%]  (fallthru,can_fallthru) 12 [25.0%]  (can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14]

Basic block 7 prev 6, next 8, loop_depth 0, count 0, freq 450, maybe hot.
Predecessors:  6 [75.0%]  (fallthru,can_fallthru)
Successors:  8 [66.7%]  (fallthru,can_fallthru) 11 [33.3%]  (can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14]

Basic block 8 prev 7, next 9, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  7 [66.7%]  (fallthru,can_fallthru)
Successors:  9 [50.0%]  (fallthru,can_fallthru) 10 [50.0%]  (can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14]
Registers live at end: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14]
Invalid sum of incoming frequencies 300, should be 900

Basic block 9 prev 8, next 10, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  8 [50.0%]  (fallthru,can_fallthru)
Successors:  10 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14]
Registers live at end: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14]
Invalid sum of incoming frequencies 450, should be 900

Basic block 10 prev 9, next 11, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  9 [100.0%]  (fallthru,can_fallthru) 8 [50.0%]  (can_fallthru)
Successors:  11 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14]
Registers live at end: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14]
Invalid sum of incoming frequencies 1350, should be 900

Basic block 11 prev 10, next 12, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  10 [100.0%]  (fallthru,can_fallthru) 7 [33.3%]  (can_fallthru)
Successors:  12 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14]
Registers live at end: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14]
Invalid sum of incoming frequencies 1050, should be 900

Basic block 12 prev 11, next 13, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  11 [100.0%]  (fallthru,can_fallthru) 6 [25.0%]  (can_fallthru)
Successors:  13 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14]
Registers live at end: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14]
Invalid sum of incoming frequencies 1050, should be 900

Basic block 13 prev 12, next 14, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  12 [100.0%]  (fallthru,can_fallthru) 5 [20.0%]  (can_fallthru)
Successors:  14 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14]
Registers live at end: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14]
Invalid sum of incoming frequencies 1035, should be 900

Basic block 14 prev 13, next 15, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  13 [100.0%]  (fallthru,can_fallthru) 4 [16.7%]  (can_fallthru)
Successors:  15 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14]
Registers live at end: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14]
Invalid sum of incoming frequencies 1020, should be 900

Basic block 15 prev 14, next 16, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  14 [100.0%]  (fallthru,can_fallthru) 3 [14.3%]  (can_fallthru)
Successors:  16 [90.0%]  (fallthru,can_fallthru) 17 [10.0%]  (can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14]
Registers live at end: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14]
Invalid sum of incoming frequencies 1007, should be 900

Basic block 16 prev 15, next 17, loop_depth 1, count 0, freq 1013, maybe hot.
Predecessors:  15 [90.0%]  (fallthru,can_fallthru) 16 [90.0%]  (dfs_back,can_fallthru) 2 [12.5%]  (can_fallthru)
Successors:  16 [90.0%]  (dfs_back,can_fallthru) 17 [10.0%]  (fallthru,can_fallthru,loop_exit)
Registers live at start: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14]
Registers live at end: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14]
Invalid sum of incoming frequencies 1818, should be 1013

Basic block 17 prev 16, next -2, loop_depth 0, count 0, freq 1111, maybe hot.
Predecessors:  15 [10.0%]  (can_fallthru) 16 [10.0%]  (fallthru,can_fallthru,loop_exit) 1 [10.0%]  (can_fallthru) 0 [10.0%]  (can_fallthru)
Successors:  EXIT [100.0%] 
Registers live at start: 7 [sp] 41 [r12] 42 [r13] 43 [r14]
Registers live at end: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14]
Invalid sum of incoming frequencies 402, should be 1111

(note:HI 1 0 466 ("./CppStatUtilities.cc") 257)

(note 466 1 467 0 ( a (expr_list:REG_DEP_TRUE (reg:DI 5 di [ a ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 467 466 468 0 ( n (expr_list:REG_DEP_TRUE (reg:SI 4 si [ n ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 468 467 469 0 ( res (expr_list:REG_DEP_TRUE (reg:DI 1 dx [ res ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 469 468 470 0 ( median (expr_list:REG_DEP_TRUE (reg:DI 2 cx [ median ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 470 469 471 0 ( mad (expr_list:REG_DEP_TRUE (reg:DI 37 r8 [ mad ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 471 470 11 0 ( constant (expr_list:REG_DEP_TRUE (reg:DF 21 xmm0 [ constant ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 0, registers live: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 37 [r8] 41 [r12] 42 [r13] 43 [r14]
(note:HI 11 471 9 0 [bb 0] NOTE_INSN_BASIC_BLOCK)

(note:HI 9 11 17 0 NOTE_INSN_FUNCTION_BEG)

(note:HI 17 9 448 0 NOTE_INSN_DELETED)

(insn/f:TI 448 17 7 0 ./CppStatUtilities.cc:257 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0 S8 A8])
        (reg:DI 43 r14)) 74 {*pushdi2_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 43 r14)
        (nil)))

(insn 7 448 449 0 ./CppStatUtilities.cc:257 (set (reg/v/f:DI 43 r14 [orig:67 mad ] [67])
        (reg:DI 37 r8 [ mad ])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 448 (nil))
    (expr_list:REG_DEAD (reg:DI 37 r8 [ mad ])
        (nil)))

(insn/f:TI 449 7 4 0 ./CppStatUtilities.cc:257 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0 S8 A8])
        (reg:DI 42 r13)) 74 {*pushdi2_rex64} (insn_list:REG_DEP_TRUE 448 (nil))
    (expr_list:REG_DEAD (reg:DI 42 r13)
        (nil)))

(insn 4 449 450 0 ./CppStatUtilities.cc:257 (set (reg/v:SI 42 r13 [orig:64 n ] [64])
        (reg:SI 4 si [ n ])) 40 {*movsi_1} (insn_list:REG_DEP_ANTI 449 (nil))
    (nil))

(insn/f:TI 450 4 5 0 ./CppStatUtilities.cc:257 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0 S8 A8])
        (reg:DI 41 r12)) 74 {*pushdi2_rex64} (insn_list:REG_DEP_TRUE 448 (insn_list:REG_DEP_TRUE 449 (nil)))
    (expr_list:REG_DEAD (reg:DI 41 r12)
        (nil)))

(insn 5 450 451 0 ./CppStatUtilities.cc:257 (set (reg/v/f:DI 41 r12 [orig:65 res ] [65])
        (reg:DI 1 dx [ res ])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 450 (nil))
    (expr_list:REG_DEAD (reg:DI 1 dx [ res ])
        (nil)))

(insn/f:TI 451 5 3 0 ./CppStatUtilities.cc:257 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0 S8 A8])
        (reg:DI 6 bp)) 74 {*pushdi2_rex64} (insn_list:REG_DEP_TRUE 448 (insn_list:REG_DEP_TRUE 449 (insn_list:REG_DEP_TRUE 450 (nil))))
    (expr_list:REG_DEAD (reg:DI 6 bp)
        (nil)))

(insn 3 451 452 0 ./CppStatUtilities.cc:257 (set (reg/v/f:DI 6 bp [orig:63 a ] [63])
        (reg:DI 5 di [ a ])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 451 (nil))
    (nil))

(insn/f:TI 452 3 6 0 ./CppStatUtilities.cc:257 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0 S8 A8])
        (reg:DI 3 bx)) 74 {*pushdi2_rex64} (insn_list:REG_DEP_TRUE 448 (insn_list:REG_DEP_TRUE 449 (insn_list:REG_DEP_TRUE 450 (insn_list:REG_DEP_TRUE 451 (nil)))))
    (expr_list:REG_DEAD (reg:DI 3 bx)
        (nil)))

(insn 6 452 453 0 ./CppStatUtilities.cc:257 (set (reg/v/f:DI 3 bx [orig:66 median ] [66])
        (reg:DI 2 cx [ median ])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 452 (nil))
    (expr_list:REG_DEAD (reg:DI 2 cx [ median ])
        (nil)))

(insn/f:TI 453 6 454 0 ./CppStatUtilities.cc:257 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int -16 [0xfffffffffffffff0])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) 762 {pro_epilogue_adjust_stack_rex64} (insn_list:REG_DEP_TRUE 448 (insn_list:REG_DEP_TRUE 449 (insn_list:REG_DEP_TRUE 450 (insn_list:REG_DEP_TRUE 451 (insn_list:REG_DEP_TRUE 452 (nil))))))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(note 454 453 8 0 NOTE_INSN_PROLOGUE_END)

(insn:TI 8 454 13 0 ./CppStatUtilities.cc:257 (set (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])) [77 constant+0 S8 A8])
        (reg:DF 21 xmm0 [ constant ])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 453 (nil))
    (expr_list:REG_DEAD (reg:DF 21 xmm0 [ constant ])
        (nil)))

(note:HI 13 8 16 0 ("./CppStatUtilities.cc") 259)

(call_insn:TI 16 13 477 0 ./CppStatUtilities.cc:259 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("medianInPlace") [flags 0x41] <function_decl 0x2b5eb631e600 medianInPlace>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_ANTI 448 (insn_list:REG_DEP_ANTI 449 (insn_list:REG_DEP_ANTI 450 (insn_list:REG_DEP_ANTI 451 (insn_list:REG_DEP_ANTI 452 (insn_list:REG_DEP_ANTI 7 (insn_list:REG_DEP_ANTI 8 (insn_list:REG_DEP_ANTI 3 (insn_list:REG_DEP_ANTI 4 (insn_list:REG_DEP_ANTI 6 (insn_list:REG_DEP_ANTI 5 (insn_list:REG_DEP_TRUE 453 (nil)))))))))))))
    (expr_list:REG_DEAD (reg:SI 4 si [ n ])
        (expr_list:REG_DEAD (reg:DI 5 di [ a ])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di [ a ]))
        (expr_list:REG_DEP_TRUE (use (reg:SI 4 si [ n ]))
            (nil))))

(note 477 16 476 0 ( constant (expr_list:REG_DEP_TRUE (mem/c:DF (plus:DI (reg/f:DI 16 argp)
            (const_int -56 [0xffffffffffffffc8])) [77 constant+0 S8 A8])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 476 477 475 0 ( mad (expr_list:REG_DEP_TRUE (reg/v/f:DI 43 r14 [orig:67 mad ] [67])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 475 476 474 0 ( median (expr_list:REG_DEP_TRUE (reg/v/f:DI 3 bx [orig:66 median ] [66])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 474 475 473 0 ( res (expr_list:REG_DEP_TRUE (reg/v/f:DI 41 r12 [orig:65 res ] [65])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 473 474 472 0 ( n (expr_list:REG_DEP_TRUE (reg/v:SI 42 r13 [orig:64 n ] [64])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 472 473 19 0 ( a (expr_list:REG_DEP_TRUE (reg/v/f:DI 6 bp [orig:63 a ] [63])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note:HI 19 472 20 0 ("./CppStatUtilities.cc") 262)

(insn:TI 20 19 464 0 ./CppStatUtilities.cc:262 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 42 r13 [orig:64 n ] [64])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (insn_list:REG_DEP_OUTPUT 453 (insn_list:REG_DEP_OUTPUT 16 (insn_list:REG_DEP_TRUE 4 (nil))))
    (nil))

(note 464 20 18 0 ("./CppStatUtilities.cc") 259)

(insn 18 464 465 0 ./CppStatUtilities.cc:259 (set (mem:DF (reg/v/f:DI 3 bx [orig:66 median ] [66]) [3 S8 A64])
        (reg:DF 21 xmm0)) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 6 (insn_list:REG_DEP_TRUE 16 (nil)))
    (expr_list:REG_DEAD (reg:DF 21 xmm0)
        (nil)))

(note 465 18 21 0 ("./CppStatUtilities.cc") 262)

(jump_insn:TI 21 465 60 0 ./CppStatUtilities.cc:262 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 41)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 448 (insn_list:REG_DEP_ANTI 449 (insn_list:REG_DEP_ANTI 450 (insn_list:REG_DEP_ANTI 451 (insn_list:REG_DEP_ANTI 452 (insn_list:REG_DEP_ANTI 453 (insn_list:REG_DEP_ANTI 3 (insn_list:REG_DEP_ANTI 4 (insn_list:REG_DEP_ANTI 5 (insn_list:REG_DEP_ANTI 6 (insn_list:REG_DEP_ANTI 7 (insn_list:REG_DEP_ANTI 8 (insn_list:REG_DEP_TRUE 20 (insn_list:REG_DEP_ANTI 16 (insn_list:REG_DEP_ANTI 18 (nil))))))))))))))))
    (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
            (nil))))
;; End of basic block 0, registers live:
 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14]

(note:HI 60 21 23 NOTE_INSN_LOOP_END)

;; Start of basic block 1, registers live: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14]
(note:HI 23 60 70 1 [bb 1] NOTE_INSN_BASIC_BLOCK)

(note:HI 70 23 77 1 NOTE_INSN_DELETED)

(insn:TI 77 70 446 1 ./CppStatUtilities.cc:263 (set (reg:DF 21 xmm0 [70])
        (mem:DF (reg/v/f:DI 6 bp [orig:63 a ] [63]) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn 446 77 445 1 (set (reg:SI 0 ax [79])
        (subreg:SI (plus:DI (reg:DI 42 r13 [orig:64 n ] [64])
                (const_int -1 [0xffffffffffffffff])) 0)) 194 {*lea_1_rex64} (nil)
    (nil))

(insn:TI 445 446 82 1 (set (reg:V2DF 22 xmm1 [74])
        (vec_concat:V2DF (mem/u/c/i:DF (symbol_ref/u:DI ("*.LC28") [flags 0x2]) [3 S8 A128])
            (const_double:DF 0.0 [0x0.0p+0]))) 1088 {*vec_concatv2df} (nil)
    (nil))

(insn 82 445 478 1 ./CppStatUtilities.cc:262 (set (reg/v:SI 2 cx [orig:82 i ] [82])
        (const_int 1 [0x1])) 40 {*movsi_1} (nil)
    (nil))

(note 478 82 78 1 ( i (expr_list:REG_DEP_TRUE (reg/v:SI 2 cx [orig:82 i ] [82])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 78 478 72 1 ./CppStatUtilities.cc:263 (set (reg:DF 21 xmm0 [70])
        (minus:DF (reg:DF 21 xmm0 [70])
            (mem:DF (reg/v/f:DI 3 bx [orig:66 median ] [66]) [3 S8 A64]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 77 (nil))
    (nil))

(insn 72 78 84 1 (parallel [
            (set (reg:SI 0 ax [79])
                (and:SI (reg:SI 0 ax [79])
                    (const_int 7 [0x7])))
            (clobber (reg:CC 17 flags))
        ]) 299 {*andsi_1} (insn_list:REG_DEP_TRUE 446 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 84 72 83 1 ./CppStatUtilities.cc:262 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 2 cx [orig:82 i ] [82])
            (reg/v:SI 42 r13 [orig:64 n ] [64]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_OUTPUT 72 (insn_list:REG_DEP_TRUE 82 (nil)))
    (nil))

(insn:TI 83 84 447 1 ./CppStatUtilities.cc:262 (set (reg:DI 1 dx [orig:83 ivtmp.921 ] [83])
        (const_int 1 [0x1])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn:TI 447 83 80 1 ./CppStatUtilities.cc:263 (set (reg:V2DF 21 xmm0 [70])
        (and:V2DF (reg:V2DF 21 xmm0 [70])
            (reg:V2DF 22 xmm1 [74]))) 1050 {*andv2df3} (insn_list:REG_DEP_TRUE 445 (insn_list:REG_DEP_TRUE 78 (nil)))
    (nil))

(insn:TI 80 447 85 1 ./CppStatUtilities.cc:263 (set (mem:DF (reg/v/f:DI 41 r12 [orig:65 res ] [65]) [3 S8 A64])
        (reg:DF 21 xmm0 [70])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 447 (insn_list:REG_DEP_ANTI 77 (insn_list:REG_DEP_ANTI 78 (nil))))
    (expr_list:REG_DEAD (reg:DF 21 xmm0 [70])
        (expr_list:REG_EQUAL (abs:DF (reg:DF 69))
            (nil))))

(jump_insn 85 80 253 1 ./CppStatUtilities.cc:262 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 41)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 445 (insn_list:REG_DEP_ANTI 446 (insn_list:REG_DEP_ANTI 72 (insn_list:REG_DEP_ANTI 77 (insn_list:REG_DEP_ANTI 78 (insn_list:REG_DEP_ANTI 447 (insn_list:REG_DEP_ANTI 82 (insn_list:REG_DEP_ANTI 83 (insn_list:REG_DEP_TRUE 84 (insn_list:REG_DEP_ANTI 80 (nil)))))))))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
            (nil))))
;; End of basic block 1, registers live:
 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14]

;; Start of basic block 2, registers live: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14]
(note:HI 253 85 251 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn:TI 251 253 252 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [79])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (nil)
    (nil))

(jump_insn:TI 252 251 230 2 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 26)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 251 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1250 [0x4e2])
            (nil))))
;; End of basic block 2, registers live:
 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14]

;; Start of basic block 3, registers live: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14]
(note:HI 230 252 228 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn:TI 228 230 229 3 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [79])
            (const_int 1 [0x1]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 229 228 207 3 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 414)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 228 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1428 [0x594])
            (nil))))
;; End of basic block 3, registers live:
 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14]

;; Start of basic block 4, registers live: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14]
(note:HI 207 229 205 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn:TI 205 207 206 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [79])
            (const_int 2 [0x2]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 206 205 184 4 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 415)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 205 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1666 [0x682])
            (nil))))
;; End of basic block 4, registers live:
 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14]

;; Start of basic block 5, registers live: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14]
(note:HI 184 206 182 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn:TI 182 184 183 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [79])
            (const_int 3 [0x3]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 183 182 161 5 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 416)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 182 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 2000 [0x7d0])
            (nil))))
;; End of basic block 5, registers live:
 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14]

;; Start of basic block 6, registers live: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14]
(note:HI 161 183 159 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn:TI 159 161 160 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [79])
            (const_int 4 [0x4]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 160 159 138 6 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 417)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 159 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 2500 [0x9c4])
            (nil))))
;; End of basic block 6, registers live:
 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14]

;; Start of basic block 7, registers live: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14]
(note:HI 138 160 136 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn:TI 136 138 137 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [79])
            (const_int 5 [0x5]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 137 136 115 7 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 418)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 136 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 3333 [0xd05])
            (nil))))
;; End of basic block 7, registers live:
 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14]

;; Start of basic block 8, registers live: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14]
(note:HI 115 137 113 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn:TI 113 115 114 8 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [79])
            (const_int 6 [0x6]))) 5 {*cmpsi_1_insn} (nil)
    (expr_list:REG_DEAD (reg:SI 0 ax [79])
        (nil)))

(jump_insn:TI 114 113 105 8 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 419)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 113 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 8, registers live:
 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14]

;; Start of basic block 9, registers live: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14]
(note:HI 105 114 96 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn:TI 96 105 101 9 ./CppStatUtilities.cc:263 (set (reg:DF 23 xmm2 [122])
        (mem:DF (plus:DI (reg/v/f:DI 6 bp [orig:63 a ] [63])
                (const_int 8 [0x8])) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn 101 96 479 9 ./CppStatUtilities.cc:262 (set (strict_low_part (reg:QI 2 cx))
        (const_int 2 [0x2])) 58 {*movstrictqi_1} (nil)
    (expr_list:REG_EQUAL (const_int 2 [0x2])
        (nil)))

(note 479 101 102 9 ( i (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 102 479 97 9 ./CppStatUtilities.cc:262 (set (strict_low_part (reg:QI 1 dx))
        (const_int 2 [0x2])) 58 {*movstrictqi_1} (nil)
    (expr_list:REG_EQUAL (const_int 2 [0x2])
        (nil)))

(insn:TI 97 102 444 9 ./CppStatUtilities.cc:263 (set (reg:DF 23 xmm2 [122])
        (minus:DF (reg:DF 23 xmm2 [122])
            (mem:DF (reg/v/f:DI 3 bx [orig:66 median ] [66]) [3 S8 A64]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 96 (nil))
    (nil))

(insn:TI 444 97 99 9 ./CppStatUtilities.cc:263 (set (reg:V2DF 23 xmm2 [122])
        (and:V2DF (reg:V2DF 23 xmm2 [122])
            (reg:V2DF 22 xmm1 [74]))) 1050 {*andv2df3} (insn_list:REG_DEP_TRUE 97 (nil))
    (nil))

(insn:TI 99 444 480 9 ./CppStatUtilities.cc:263 (set (mem:DF (plus:DI (reg/v/f:DI 41 r12 [orig:65 res ] [65])
                (const_int 8 [0x8])) [3 S8 A64])
        (reg:DF 23 xmm2 [122])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 444 (insn_list:REG_DEP_ANTI 96 (insn_list:REG_DEP_ANTI 97 (nil))))
    (expr_list:REG_DEAD (reg:DF 23 xmm2 [122])
        (expr_list:REG_EQUAL (abs:DF (reg:DF 123))
            (nil))))
;; End of basic block 9, registers live:
 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14]

(note 480 99 419 10 ( i (expr_list:REG_DEP_TRUE (reg/v:SI 2 cx [orig:82 i ] [82])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 10, registers live: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14]
(code_label:HI 419 480 128 10 817 "" [1 uses])

(note:HI 128 419 119 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn:TI 119 128 124 10 ./CppStatUtilities.cc:263 (set (reg:DF 24 xmm3 [125])
        (mem:DF (plus:DI (mult:DI (reg:DI 1 dx [orig:83 ivtmp.921 ] [83])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 6 bp [orig:63 a ] [63])) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn 124 119 120 10 ./CppStatUtilities.cc:262 (parallel [
            (set (reg/v:SI 2 cx [orig:82 i ] [82])
                (plus:SI (reg/v:SI 2 cx [orig:82 i ] [82])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 120 124 443 10 ./CppStatUtilities.cc:263 (set (reg:DF 24 xmm3 [125])
        (minus:DF (reg:DF 24 xmm3 [125])
            (mem:DF (reg/v/f:DI 3 bx [orig:66 median ] [66]) [3 S8 A64]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 119 (nil))
    (nil))

(insn:TI 443 120 122 10 ./CppStatUtilities.cc:263 (set (reg:V2DF 24 xmm3 [125])
        (and:V2DF (reg:V2DF 24 xmm3 [125])
            (reg:V2DF 22 xmm1 [74]))) 1050 {*andv2df3} (insn_list:REG_DEP_TRUE 120 (nil))
    (nil))

(insn:TI 122 443 125 10 ./CppStatUtilities.cc:263 (set (mem:DF (plus:DI (mult:DI (reg:DI 1 dx [orig:83 ivtmp.921 ] [83])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 41 r12 [orig:65 res ] [65])) [3 S8 A64])
        (reg:DF 24 xmm3 [125])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 443 (insn_list:REG_DEP_ANTI 119 (insn_list:REG_DEP_ANTI 120 (nil))))
    (expr_list:REG_DEAD (reg:DF 24 xmm3 [125])
        (expr_list:REG_EQUAL (abs:DF (reg:DF 126))
            (nil))))

(insn 125 122 418 10 ./CppStatUtilities.cc:262 (parallel [
            (set (reg:DI 1 dx [orig:83 ivtmp.921 ] [83])
                (plus:DI (reg:DI 1 dx [orig:83 ivtmp.921 ] [83])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 119 (insn_list:REG_DEP_ANTI 122 (nil)))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 10, registers live:
 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14]

;; Start of basic block 11, registers live: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14]
(code_label:HI 418 125 151 11 816 "" [1 uses])

(note:HI 151 418 142 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn:TI 142 151 147 11 ./CppStatUtilities.cc:263 (set (reg:DF 25 xmm4 [128])
        (mem:DF (plus:DI (mult:DI (reg:DI 1 dx [orig:83 ivtmp.921 ] [83])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 6 bp [orig:63 a ] [63])) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn 147 142 143 11 ./CppStatUtilities.cc:262 (parallel [
            (set (reg/v:SI 2 cx [orig:82 i ] [82])
                (plus:SI (reg/v:SI 2 cx [orig:82 i ] [82])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 143 147 442 11 ./CppStatUtilities.cc:263 (set (reg:DF 25 xmm4 [128])
        (minus:DF (reg:DF 25 xmm4 [128])
            (mem:DF (reg/v/f:DI 3 bx [orig:66 median ] [66]) [3 S8 A64]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 142 (nil))
    (nil))

(insn:TI 442 143 145 11 ./CppStatUtilities.cc:263 (set (reg:V2DF 25 xmm4 [128])
        (and:V2DF (reg:V2DF 25 xmm4 [128])
            (reg:V2DF 22 xmm1 [74]))) 1050 {*andv2df3} (insn_list:REG_DEP_TRUE 143 (nil))
    (nil))

(insn:TI 145 442 148 11 ./CppStatUtilities.cc:263 (set (mem:DF (plus:DI (mult:DI (reg:DI 1 dx [orig:83 ivtmp.921 ] [83])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 41 r12 [orig:65 res ] [65])) [3 S8 A64])
        (reg:DF 25 xmm4 [128])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 442 (insn_list:REG_DEP_ANTI 142 (insn_list:REG_DEP_ANTI 143 (nil))))
    (expr_list:REG_DEAD (reg:DF 25 xmm4 [128])
        (expr_list:REG_EQUAL (abs:DF (reg:DF 129))
            (nil))))

(insn 148 145 417 11 ./CppStatUtilities.cc:262 (parallel [
            (set (reg:DI 1 dx [orig:83 ivtmp.921 ] [83])
                (plus:DI (reg:DI 1 dx [orig:83 ivtmp.921 ] [83])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 142 (insn_list:REG_DEP_ANTI 145 (nil)))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 11, registers live:
 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14]

;; Start of basic block 12, registers live: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14]
(code_label:HI 417 148 174 12 815 "" [1 uses])

(note:HI 174 417 165 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn:TI 165 174 170 12 ./CppStatUtilities.cc:263 (set (reg:DF 26 xmm5 [131])
        (mem:DF (plus:DI (mult:DI (reg:DI 1 dx [orig:83 ivtmp.921 ] [83])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 6 bp [orig:63 a ] [63])) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn 170 165 166 12 ./CppStatUtilities.cc:262 (parallel [
            (set (reg/v:SI 2 cx [orig:82 i ] [82])
                (plus:SI (reg/v:SI 2 cx [orig:82 i ] [82])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 166 170 441 12 ./CppStatUtilities.cc:263 (set (reg:DF 26 xmm5 [131])
        (minus:DF (reg:DF 26 xmm5 [131])
            (mem:DF (reg/v/f:DI 3 bx [orig:66 median ] [66]) [3 S8 A64]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 165 (nil))
    (nil))

(insn:TI 441 166 168 12 ./CppStatUtilities.cc:263 (set (reg:V2DF 26 xmm5 [131])
        (and:V2DF (reg:V2DF 26 xmm5 [131])
            (reg:V2DF 22 xmm1 [74]))) 1050 {*andv2df3} (insn_list:REG_DEP_TRUE 166 (nil))
    (nil))

(insn:TI 168 441 171 12 ./CppStatUtilities.cc:263 (set (mem:DF (plus:DI (mult:DI (reg:DI 1 dx [orig:83 ivtmp.921 ] [83])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 41 r12 [orig:65 res ] [65])) [3 S8 A64])
        (reg:DF 26 xmm5 [131])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 441 (insn_list:REG_DEP_ANTI 165 (insn_list:REG_DEP_ANTI 166 (nil))))
    (expr_list:REG_DEAD (reg:DF 26 xmm5 [131])
        (expr_list:REG_EQUAL (abs:DF (reg:DF 132))
            (nil))))

(insn 171 168 416 12 ./CppStatUtilities.cc:262 (parallel [
            (set (reg:DI 1 dx [orig:83 ivtmp.921 ] [83])
                (plus:DI (reg:DI 1 dx [orig:83 ivtmp.921 ] [83])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 165 (insn_list:REG_DEP_ANTI 168 (nil)))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 12, registers live:
 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14]

;; Start of basic block 13, registers live: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14]
(code_label:HI 416 171 197 13 814 "" [1 uses])

(note:HI 197 416 188 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn:TI 188 197 193 13 ./CppStatUtilities.cc:263 (set (reg:DF 27 xmm6 [134])
        (mem:DF (plus:DI (mult:DI (reg:DI 1 dx [orig:83 ivtmp.921 ] [83])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 6 bp [orig:63 a ] [63])) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn 193 188 189 13 ./CppStatUtilities.cc:262 (parallel [
            (set (reg/v:SI 2 cx [orig:82 i ] [82])
                (plus:SI (reg/v:SI 2 cx [orig:82 i ] [82])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 189 193 440 13 ./CppStatUtilities.cc:263 (set (reg:DF 27 xmm6 [134])
        (minus:DF (reg:DF 27 xmm6 [134])
            (mem:DF (reg/v/f:DI 3 bx [orig:66 median ] [66]) [3 S8 A64]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 188 (nil))
    (nil))

(insn:TI 440 189 191 13 ./CppStatUtilities.cc:263 (set (reg:V2DF 27 xmm6 [134])
        (and:V2DF (reg:V2DF 27 xmm6 [134])
            (reg:V2DF 22 xmm1 [74]))) 1050 {*andv2df3} (insn_list:REG_DEP_TRUE 189 (nil))
    (nil))

(insn:TI 191 440 194 13 ./CppStatUtilities.cc:263 (set (mem:DF (plus:DI (mult:DI (reg:DI 1 dx [orig:83 ivtmp.921 ] [83])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 41 r12 [orig:65 res ] [65])) [3 S8 A64])
        (reg:DF 27 xmm6 [134])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 440 (insn_list:REG_DEP_ANTI 188 (insn_list:REG_DEP_ANTI 189 (nil))))
    (expr_list:REG_DEAD (reg:DF 27 xmm6 [134])
        (expr_list:REG_EQUAL (abs:DF (reg:DF 135))
            (nil))))

(insn 194 191 415 13 ./CppStatUtilities.cc:262 (parallel [
            (set (reg:DI 1 dx [orig:83 ivtmp.921 ] [83])
                (plus:DI (reg:DI 1 dx [orig:83 ivtmp.921 ] [83])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 188 (insn_list:REG_DEP_ANTI 191 (nil)))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 13, registers live:
 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14]

;; Start of basic block 14, registers live: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14]
(code_label:HI 415 194 220 14 813 "" [1 uses])

(note:HI 220 415 211 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn:TI 211 220 216 14 ./CppStatUtilities.cc:263 (set (reg:DF 28 xmm7 [137])
        (mem:DF (plus:DI (mult:DI (reg:DI 1 dx [orig:83 ivtmp.921 ] [83])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 6 bp [orig:63 a ] [63])) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn 216 211 212 14 ./CppStatUtilities.cc:262 (parallel [
            (set (reg/v:SI 2 cx [orig:82 i ] [82])
                (plus:SI (reg/v:SI 2 cx [orig:82 i ] [82])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 212 216 439 14 ./CppStatUtilities.cc:263 (set (reg:DF 28 xmm7 [137])
        (minus:DF (reg:DF 28 xmm7 [137])
            (mem:DF (reg/v/f:DI 3 bx [orig:66 median ] [66]) [3 S8 A64]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 211 (nil))
    (nil))

(insn:TI 439 212 214 14 ./CppStatUtilities.cc:263 (set (reg:V2DF 28 xmm7 [137])
        (and:V2DF (reg:V2DF 28 xmm7 [137])
            (reg:V2DF 22 xmm1 [74]))) 1050 {*andv2df3} (insn_list:REG_DEP_TRUE 212 (nil))
    (nil))

(insn:TI 214 439 217 14 ./CppStatUtilities.cc:263 (set (mem:DF (plus:DI (mult:DI (reg:DI 1 dx [orig:83 ivtmp.921 ] [83])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 41 r12 [orig:65 res ] [65])) [3 S8 A64])
        (reg:DF 28 xmm7 [137])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 439 (insn_list:REG_DEP_ANTI 211 (insn_list:REG_DEP_ANTI 212 (nil))))
    (expr_list:REG_DEAD (reg:DF 28 xmm7 [137])
        (expr_list:REG_EQUAL (abs:DF (reg:DF 138))
            (nil))))

(insn 217 214 414 14 ./CppStatUtilities.cc:262 (parallel [
            (set (reg:DI 1 dx [orig:83 ivtmp.921 ] [83])
                (plus:DI (reg:DI 1 dx [orig:83 ivtmp.921 ] [83])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 211 (insn_list:REG_DEP_ANTI 214 (nil)))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 14, registers live:
 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14]

;; Start of basic block 15, registers live: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14]
(code_label:HI 414 217 243 15 812 "" [1 uses])

(note:HI 243 414 234 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn:TI 234 243 239 15 ./CppStatUtilities.cc:263 (set (reg:DF 45 xmm8 [140])
        (mem:DF (plus:DI (mult:DI (reg:DI 1 dx [orig:83 ivtmp.921 ] [83])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 6 bp [orig:63 a ] [63])) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn 239 234 235 15 ./CppStatUtilities.cc:262 (parallel [
            (set (reg/v:SI 2 cx [orig:82 i ] [82])
                (plus:SI (reg/v:SI 2 cx [orig:82 i ] [82])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 235 239 438 15 ./CppStatUtilities.cc:263 (set (reg:DF 45 xmm8 [140])
        (minus:DF (reg:DF 45 xmm8 [140])
            (mem:DF (reg/v/f:DI 3 bx [orig:66 median ] [66]) [3 S8 A64]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 234 (nil))
    (nil))

(insn:TI 438 235 237 15 ./CppStatUtilities.cc:263 (set (reg:V2DF 45 xmm8 [140])
        (and:V2DF (reg:V2DF 45 xmm8 [140])
            (reg:V2DF 22 xmm1 [74]))) 1050 {*andv2df3} (insn_list:REG_DEP_TRUE 235 (nil))
    (nil))

(insn:TI 237 438 240 15 ./CppStatUtilities.cc:263 (set (mem:DF (plus:DI (mult:DI (reg:DI 1 dx [orig:83 ivtmp.921 ] [83])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 41 r12 [orig:65 res ] [65])) [3 S8 A64])
        (reg:DF 45 xmm8 [140])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 438 (insn_list:REG_DEP_ANTI 234 (insn_list:REG_DEP_ANTI 235 (nil))))
    (expr_list:REG_DEAD (reg:DF 45 xmm8 [140])
        (expr_list:REG_EQUAL (abs:DF (reg:DF 141))
            (nil))))

(insn 240 237 241 15 ./CppStatUtilities.cc:262 (parallel [
            (set (reg:DI 1 dx [orig:83 ivtmp.921 ] [83])
                (plus:DI (reg:DI 1 dx [orig:83 ivtmp.921 ] [83])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 234 (insn_list:REG_DEP_ANTI 237 (nil)))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 241 240 242 15 ./CppStatUtilities.cc:262 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 2 cx [orig:82 i ] [82])
            (reg/v:SI 42 r13 [orig:64 n ] [64]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_OUTPUT 240 (insn_list:REG_DEP_TRUE 239 (nil)))
    (nil))

(jump_insn:TI 242 241 26 15 ./CppStatUtilities.cc:262 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 41)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 234 (insn_list:REG_DEP_ANTI 235 (insn_list:REG_DEP_ANTI 438 (insn_list:REG_DEP_ANTI 239 (insn_list:REG_DEP_ANTI 240 (insn_list:REG_DEP_TRUE 241 (insn_list:REG_DEP_ANTI 237 (nil))))))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
            (nil))))
;; End of basic block 15, registers live:
 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14]

;; Start of basic block 16, registers live: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14]
(code_label:HI 26 242 27 16 783 "" [2 uses])

(note:HI 27 26 31 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn:TI 31 27 424 16 ./CppStatUtilities.cc:263 (set (reg:DF 21 xmm0 [84])
        (mem:DF (plus:DI (mult:DI (reg:DI 1 dx [orig:83 ivtmp.921 ] [83])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 6 bp [orig:63 a ] [63])) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn 424 31 426 16 ./CppStatUtilities.cc:262 (set (reg:DI 40 r11 [80])
        (plus:DI (reg:DI 1 dx [orig:83 ivtmp.921 ] [83])
            (const_int 1 [0x1]))) 196 {*lea_2_rex64} (nil)
    (nil))

(insn:TI 426 424 428 16 ./CppStatUtilities.cc:262 (set (reg:DI 39 r10 [orig:93 ivtmp.921 ] [93])
        (plus:DI (reg:DI 1 dx [orig:83 ivtmp.921 ] [83])
            (const_int 2 [0x2]))) 196 {*lea_2_rex64} (nil)
    (nil))

(insn 428 426 430 16 ./CppStatUtilities.cc:262 (set (reg:DI 38 r9 [orig:98 ivtmp.921 ] [98])
        (plus:DI (reg:DI 1 dx [orig:83 ivtmp.921 ] [83])
            (const_int 3 [0x3]))) 196 {*lea_2_rex64} (nil)
    (nil))

(insn 430 428 32 16 ./CppStatUtilities.cc:262 (set (reg:DI 37 r8 [orig:103 ivtmp.921 ] [103])
        (plus:DI (reg:DI 1 dx [orig:83 ivtmp.921 ] [83])
            (const_int 4 [0x4]))) 196 {*lea_2_rex64} (nil)
    (nil))

(insn:TI 32 430 432 16 ./CppStatUtilities.cc:263 (set (reg:DF 21 xmm0 [84])
        (minus:DF (reg:DF 21 xmm0 [84])
            (mem:DF (reg/v/f:DI 3 bx [orig:66 median ] [66]) [3 S8 A64]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 31 (nil))
    (nil))

(insn 432 32 434 16 ./CppStatUtilities.cc:262 (set (reg:DI 5 di [orig:108 ivtmp.921 ] [108])
        (plus:DI (reg:DI 1 dx [orig:83 ivtmp.921 ] [83])
            (const_int 5 [0x5]))) 196 {*lea_2_rex64} (nil)
    (nil))

(insn 434 432 436 16 ./CppStatUtilities.cc:262 (set (reg:DI 4 si [orig:113 ivtmp.921 ] [113])
        (plus:DI (reg:DI 1 dx [orig:83 ivtmp.921 ] [83])
            (const_int 6 [0x6]))) 196 {*lea_2_rex64} (nil)
    (nil))

(insn:TI 436 434 370 16 ./CppStatUtilities.cc:262 (set (reg:DI 0 ax [orig:118 ivtmp.921 ] [118])
        (plus:DI (reg:DI 1 dx [orig:83 ivtmp.921 ] [83])
            (const_int 7 [0x7]))) 196 {*lea_2_rex64} (nil)
    (nil))

(insn 370 436 423 16 ./CppStatUtilities.cc:262 (parallel [
            (set (reg/v:SI 2 cx [orig:82 i ] [82])
                (plus:SI (reg/v:SI 2 cx [orig:82 i ] [82])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 423 370 35 16 ./CppStatUtilities.cc:263 (set (reg:V2DF 21 xmm0 [84])
        (and:V2DF (reg:V2DF 21 xmm0 [84])
            (reg:V2DF 22 xmm1 [74]))) 1050 {*andv2df3} (insn_list:REG_DEP_TRUE 32 (nil))
    (nil))

(insn:TI 35 423 371 16 ./CppStatUtilities.cc:263 (set (mem:DF (plus:DI (mult:DI (reg:DI 1 dx [orig:83 ivtmp.921 ] [83])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 41 r12 [orig:65 res ] [65])) [3 S8 A64])
        (reg:DF 21 xmm0 [84])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 423 (insn_list:REG_DEP_ANTI 31 (insn_list:REG_DEP_ANTI 32 (nil))))
    (expr_list:REG_DEAD (reg:DF 21 xmm0 [84])
        (expr_list:REG_EQUAL (abs:DF (reg:DF 85))
            (nil))))

(insn 371 35 372 16 ./CppStatUtilities.cc:262 (parallel [
            (set (reg:DI 1 dx [orig:83 ivtmp.921 ] [83])
                (plus:DI (reg:DI 1 dx [orig:83 ivtmp.921 ] [83])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 31 (insn_list:REG_DEP_ANTI 35 (insn_list:REG_DEP_ANTI 424 (insn_list:REG_DEP_ANTI 426 (insn_list:REG_DEP_ANTI 428 (insn_list:REG_DEP_ANTI 430 (insn_list:REG_DEP_ANTI 432 (insn_list:REG_DEP_ANTI 434 (insn_list:REG_DEP_ANTI 436 (nil))))))))))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 372 371 257 16 ./CppStatUtilities.cc:262 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 2 cx [orig:82 i ] [82])
            (reg/v:SI 42 r13 [orig:64 n ] [64]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_OUTPUT 371 (insn_list:REG_DEP_TRUE 370 (nil)))
    (nil))

(insn:TI 257 372 258 16 ./CppStatUtilities.cc:263 (set (reg:DF 52 xmm15 [89])
        (mem:DF (plus:DI (mult:DI (reg:DI 40 r11 [80])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 6 bp [orig:63 a ] [63])) [3 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 424 (insn_list:REG_DEP_TRUE 35 (nil)))
    (nil))

(insn:TI 258 257 425 16 ./CppStatUtilities.cc:263 (set (reg:DF 52 xmm15 [89])
        (minus:DF (reg:DF 52 xmm15 [89])
            (mem:DF (reg/v/f:DI 3 bx [orig:66 median ] [66]) [3 S8 A64]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 257 (insn_list:REG_DEP_TRUE 35 (nil)))
    (nil))

(insn:TI 425 258 260 16 ./CppStatUtilities.cc:263 (set (reg:V2DF 52 xmm15 [89])
        (and:V2DF (reg:V2DF 52 xmm15 [89])
            (reg:V2DF 22 xmm1 [74]))) 1050 {*andv2df3} (insn_list:REG_DEP_TRUE 258 (nil))
    (nil))

(insn:TI 260 425 275 16 ./CppStatUtilities.cc:263 (set (mem:DF (plus:DI (mult:DI (reg:DI 40 r11 [80])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 41 r12 [orig:65 res ] [65])) [3 S8 A64])
        (reg:DF 52 xmm15 [89])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 425 (insn_list:REG_DEP_TRUE 424 (insn_list:REG_DEP_OUTPUT 35 (insn_list:REG_DEP_ANTI 31 (insn_list:REG_DEP_ANTI 32 (insn_list:REG_DEP_ANTI 257 (insn_list:REG_DEP_ANTI 258 (nil))))))))
    (expr_list:REG_DEAD (reg:DF 52 xmm15 [89])
        (expr_list:REG_DEAD (reg:DI 40 r11 [80])
            (expr_list:REG_EQUAL (abs:DF (reg:DF 90))
                (nil)))))

(insn:TI 275 260 276 16 ./CppStatUtilities.cc:263 (set (reg:DF 51 xmm14 [94])
        (mem:DF (plus:DI (mult:DI (reg:DI 39 r10 [orig:93 ivtmp.921 ] [93])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 6 bp [orig:63 a ] [63])) [3 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 426 (insn_list:REG_DEP_TRUE 35 (insn_list:REG_DEP_TRUE 260 (nil))))
    (nil))

(insn:TI 276 275 427 16 ./CppStatUtilities.cc:263 (set (reg:DF 51 xmm14 [94])
        (minus:DF (reg:DF 51 xmm14 [94])
            (mem:DF (reg/v/f:DI 3 bx [orig:66 median ] [66]) [3 S8 A64]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 275 (insn_list:REG_DEP_TRUE 35 (insn_list:REG_DEP_TRUE 260 (nil))))
    (nil))

(insn:TI 427 276 278 16 ./CppStatUtilities.cc:263 (set (reg:V2DF 51 xmm14 [94])
        (and:V2DF (reg:V2DF 51 xmm14 [94])
            (reg:V2DF 22 xmm1 [74]))) 1050 {*andv2df3} (insn_list:REG_DEP_TRUE 276 (nil))
    (nil))

(insn:TI 278 427 293 16 ./CppStatUtilities.cc:263 (set (mem:DF (plus:DI (mult:DI (reg:DI 39 r10 [orig:93 ivtmp.921 ] [93])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 41 r12 [orig:65 res ] [65])) [3 S8 A64])
        (reg:DF 51 xmm14 [94])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 427 (insn_list:REG_DEP_TRUE 426 (insn_list:REG_DEP_OUTPUT 35 (insn_list:REG_DEP_OUTPUT 260 (insn_list:REG_DEP_ANTI 31 (insn_list:REG_DEP_ANTI 32 (insn_list:REG_DEP_ANTI 257 (insn_list:REG_DEP_ANTI 258 (insn_list:REG_DEP_ANTI 275 (insn_list:REG_DEP_ANTI 276 (nil)))))))))))
    (expr_list:REG_DEAD (reg:DF 51 xmm14 [94])
        (expr_list:REG_DEAD (reg:DI 39 r10 [orig:93 ivtmp.921 ] [93])
            (expr_list:REG_EQUAL (abs:DF (reg:DF 95))
                (nil)))))

(insn:TI 293 278 294 16 ./CppStatUtilities.cc:263 (set (reg:DF 50 xmm13 [99])
        (mem:DF (plus:DI (mult:DI (reg:DI 38 r9 [orig:98 ivtmp.921 ] [98])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 6 bp [orig:63 a ] [63])) [3 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 428 (insn_list:REG_DEP_TRUE 35 (insn_list:REG_DEP_TRUE 260 (insn_list:REG_DEP_TRUE 278 (nil)))))
    (nil))

(insn:TI 294 293 429 16 ./CppStatUtilities.cc:263 (set (reg:DF 50 xmm13 [99])
        (minus:DF (reg:DF 50 xmm13 [99])
            (mem:DF (reg/v/f:DI 3 bx [orig:66 median ] [66]) [3 S8 A64]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 293 (insn_list:REG_DEP_TRUE 35 (insn_list:REG_DEP_TRUE 260 (insn_list:REG_DEP_TRUE 278 (nil)))))
    (nil))

(insn:TI 429 294 296 16 ./CppStatUtilities.cc:263 (set (reg:V2DF 50 xmm13 [99])
        (and:V2DF (reg:V2DF 50 xmm13 [99])
            (reg:V2DF 22 xmm1 [74]))) 1050 {*andv2df3} (insn_list:REG_DEP_TRUE 294 (nil))
    (nil))

(insn:TI 296 429 311 16 ./CppStatUtilities.cc:263 (set (mem:DF (plus:DI (mult:DI (reg:DI 38 r9 [orig:98 ivtmp.921 ] [98])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 41 r12 [orig:65 res ] [65])) [3 S8 A64])
        (reg:DF 50 xmm13 [99])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 429 (insn_list:REG_DEP_TRUE 428 (insn_list:REG_DEP_OUTPUT 35 (insn_list:REG_DEP_OUTPUT 260 (insn_list:REG_DEP_OUTPUT 278 (insn_list:REG_DEP_ANTI 31 (insn_list:REG_DEP_ANTI 32 (insn_list:REG_DEP_ANTI 257 (insn_list:REG_DEP_ANTI 258 (insn_list:REG_DEP_ANTI 275 (insn_list:REG_DEP_ANTI 276 (insn_list:REG_DEP_ANTI 293 (insn_list:REG_DEP_ANTI 294 (nil))))))))))))))
    (expr_list:REG_DEAD (reg:DF 50 xmm13 [99])
        (expr_list:REG_DEAD (reg:DI 38 r9 [orig:98 ivtmp.921 ] [98])
            (expr_list:REG_EQUAL (abs:DF (reg:DF 100))
                (nil)))))

(insn:TI 311 296 312 16 ./CppStatUtilities.cc:263 (set (reg:DF 49 xmm12 [104])
        (mem:DF (plus:DI (mult:DI (reg:DI 37 r8 [orig:103 ivtmp.921 ] [103])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 6 bp [orig:63 a ] [63])) [3 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 430 (insn_list:REG_DEP_TRUE 35 (insn_list:REG_DEP_TRUE 260 (insn_list:REG_DEP_TRUE 278 (insn_list:REG_DEP_TRUE 296 (nil))))))
    (nil))

(insn:TI 312 311 431 16 ./CppStatUtilities.cc:263 (set (reg:DF 49 xmm12 [104])
        (minus:DF (reg:DF 49 xmm12 [104])
            (mem:DF (reg/v/f:DI 3 bx [orig:66 median ] [66]) [3 S8 A64]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 311 (insn_list:REG_DEP_TRUE 35 (insn_list:REG_DEP_TRUE 260 (insn_list:REG_DEP_TRUE 278 (insn_list:REG_DEP_TRUE 296 (nil))))))
    (nil))

(insn:TI 431 312 314 16 ./CppStatUtilities.cc:263 (set (reg:V2DF 49 xmm12 [104])
        (and:V2DF (reg:V2DF 49 xmm12 [104])
            (reg:V2DF 22 xmm1 [74]))) 1050 {*andv2df3} (insn_list:REG_DEP_TRUE 312 (nil))
    (nil))

(insn:TI 314 431 329 16 ./CppStatUtilities.cc:263 (set (mem:DF (plus:DI (mult:DI (reg:DI 37 r8 [orig:103 ivtmp.921 ] [103])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 41 r12 [orig:65 res ] [65])) [3 S8 A64])
        (reg:DF 49 xmm12 [104])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 431 (insn_list:REG_DEP_TRUE 430 (insn_list:REG_DEP_OUTPUT 35 (insn_list:REG_DEP_OUTPUT 260 (insn_list:REG_DEP_OUTPUT 278 (insn_list:REG_DEP_OUTPUT 296 (insn_list:REG_DEP_ANTI 31 (insn_list:REG_DEP_ANTI 32 (insn_list:REG_DEP_ANTI 257 (insn_list:REG_DEP_ANTI 258 (insn_list:REG_DEP_ANTI 275 (insn_list:REG_DEP_ANTI 276 (insn_list:REG_DEP_ANTI 293 (insn_list:REG_DEP_ANTI 294 (insn_list:REG_DEP_ANTI 311 (insn_list:REG_DEP_ANTI 312 (nil)))))))))))))))))
    (expr_list:REG_DEAD (reg:DF 49 xmm12 [104])
        (expr_list:REG_DEAD (reg:DI 37 r8 [orig:103 ivtmp.921 ] [103])
            (expr_list:REG_EQUAL (abs:DF (reg:DF 105))
                (nil)))))

(insn:TI 329 314 330 16 ./CppStatUtilities.cc:263 (set (reg:DF 48 xmm11 [109])
        (mem:DF (plus:DI (mult:DI (reg:DI 5 di [orig:108 ivtmp.921 ] [108])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 6 bp [orig:63 a ] [63])) [3 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 432 (insn_list:REG_DEP_TRUE 35 (insn_list:REG_DEP_TRUE 260 (insn_list:REG_DEP_TRUE 278 (insn_list:REG_DEP_TRUE 296 (insn_list:REG_DEP_TRUE 314 (nil)))))))
    (nil))

(insn:TI 330 329 433 16 ./CppStatUtilities.cc:263 (set (reg:DF 48 xmm11 [109])
        (minus:DF (reg:DF 48 xmm11 [109])
            (mem:DF (reg/v/f:DI 3 bx [orig:66 median ] [66]) [3 S8 A64]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 329 (insn_list:REG_DEP_TRUE 35 (insn_list:REG_DEP_TRUE 260 (insn_list:REG_DEP_TRUE 278 (insn_list:REG_DEP_TRUE 296 (insn_list:REG_DEP_TRUE 314 (nil)))))))
    (nil))

(insn:TI 433 330 332 16 ./CppStatUtilities.cc:263 (set (reg:V2DF 48 xmm11 [109])
        (and:V2DF (reg:V2DF 48 xmm11 [109])
            (reg:V2DF 22 xmm1 [74]))) 1050 {*andv2df3} (insn_list:REG_DEP_TRUE 330 (nil))
    (nil))

(insn:TI 332 433 347 16 ./CppStatUtilities.cc:263 (set (mem:DF (plus:DI (mult:DI (reg:DI 5 di [orig:108 ivtmp.921 ] [108])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 41 r12 [orig:65 res ] [65])) [3 S8 A64])
        (reg:DF 48 xmm11 [109])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 433 (insn_list:REG_DEP_TRUE 432 (insn_list:REG_DEP_OUTPUT 35 (insn_list:REG_DEP_OUTPUT 260 (insn_list:REG_DEP_OUTPUT 278 (insn_list:REG_DEP_OUTPUT 296 (insn_list:REG_DEP_OUTPUT 314 (insn_list:REG_DEP_ANTI 31 (insn_list:REG_DEP_ANTI 32 (insn_list:REG_DEP_ANTI 257 (insn_list:REG_DEP_ANTI 258 (insn_list:REG_DEP_ANTI 275 (insn_list:REG_DEP_ANTI 276 (insn_list:REG_DEP_ANTI 293 (insn_list:REG_DEP_ANTI 294 (insn_list:REG_DEP_ANTI 311 (insn_list:REG_DEP_ANTI 312 (insn_list:REG_DEP_ANTI 329 (insn_list:REG_DEP_ANTI 330 (nil))))))))))))))))))))
    (expr_list:REG_DEAD (reg:DF 48 xmm11 [109])
        (expr_list:REG_DEAD (reg:DI 5 di [orig:108 ivtmp.921 ] [108])
            (expr_list:REG_EQUAL (abs:DF (reg:DF 110))
                (nil)))))

(insn:TI 347 332 348 16 ./CppStatUtilities.cc:263 (set (reg:DF 47 xmm10 [114])
        (mem:DF (plus:DI (mult:DI (reg:DI 4 si [orig:113 ivtmp.921 ] [113])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 6 bp [orig:63 a ] [63])) [3 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 434 (insn_list:REG_DEP_TRUE 35 (insn_list:REG_DEP_TRUE 260 (insn_list:REG_DEP_TRUE 278 (insn_list:REG_DEP_TRUE 296 (insn_list:REG_DEP_TRUE 314 (insn_list:REG_DEP_TRUE 332 (nil))))))))
    (nil))

(insn:TI 348 347 435 16 ./CppStatUtilities.cc:263 (set (reg:DF 47 xmm10 [114])
        (minus:DF (reg:DF 47 xmm10 [114])
            (mem:DF (reg/v/f:DI 3 bx [orig:66 median ] [66]) [3 S8 A64]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 347 (insn_list:REG_DEP_TRUE 35 (insn_list:REG_DEP_TRUE 260 (insn_list:REG_DEP_TRUE 278 (insn_list:REG_DEP_TRUE 296 (insn_list:REG_DEP_TRUE 314 (insn_list:REG_DEP_TRUE 332 (nil))))))))
    (nil))

(insn:TI 435 348 350 16 ./CppStatUtilities.cc:263 (set (reg:V2DF 47 xmm10 [114])
        (and:V2DF (reg:V2DF 47 xmm10 [114])
            (reg:V2DF 22 xmm1 [74]))) 1050 {*andv2df3} (insn_list:REG_DEP_TRUE 348 (nil))
    (nil))

(insn:TI 350 435 365 16 ./CppStatUtilities.cc:263 (set (mem:DF (plus:DI (mult:DI (reg:DI 4 si [orig:113 ivtmp.921 ] [113])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 41 r12 [orig:65 res ] [65])) [3 S8 A64])
        (reg:DF 47 xmm10 [114])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 435 (insn_list:REG_DEP_TRUE 434 (insn_list:REG_DEP_OUTPUT 35 (insn_list:REG_DEP_OUTPUT 260 (insn_list:REG_DEP_OUTPUT 278 (insn_list:REG_DEP_OUTPUT 296 (insn_list:REG_DEP_OUTPUT 314 (insn_list:REG_DEP_OUTPUT 332 (insn_list:REG_DEP_ANTI 31 (insn_list:REG_DEP_ANTI 32 (insn_list:REG_DEP_ANTI 257 (insn_list:REG_DEP_ANTI 258 (insn_list:REG_DEP_ANTI 275 (insn_list:REG_DEP_ANTI 276 (insn_list:REG_DEP_ANTI 293 (insn_list:REG_DEP_ANTI 294 (insn_list:REG_DEP_ANTI 311 (insn_list:REG_DEP_ANTI 312 (insn_list:REG_DEP_ANTI 329 (insn_list:REG_DEP_ANTI 330 (insn_list:REG_DEP_ANTI 347 (insn_list:REG_DEP_ANTI 348 (nil)))))))))))))))))))))))
    (expr_list:REG_DEAD (reg:DF 47 xmm10 [114])
        (expr_list:REG_DEAD (reg:DI 4 si [orig:113 ivtmp.921 ] [113])
            (expr_list:REG_EQUAL (abs:DF (reg:DF 115))
                (nil)))))

(insn:TI 365 350 366 16 ./CppStatUtilities.cc:263 (set (reg:DF 46 xmm9 [119])
        (mem:DF (plus:DI (mult:DI (reg:DI 0 ax [orig:118 ivtmp.921 ] [118])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 6 bp [orig:63 a ] [63])) [3 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 436 (insn_list:REG_DEP_TRUE 35 (insn_list:REG_DEP_TRUE 260 (insn_list:REG_DEP_TRUE 278 (insn_list:REG_DEP_TRUE 296 (insn_list:REG_DEP_TRUE 314 (insn_list:REG_DEP_TRUE 332 (insn_list:REG_DEP_TRUE 350 (nil)))))))))
    (nil))

(insn:TI 366 365 437 16 ./CppStatUtilities.cc:263 (set (reg:DF 46 xmm9 [119])
        (minus:DF (reg:DF 46 xmm9 [119])
            (mem:DF (reg/v/f:DI 3 bx [orig:66 median ] [66]) [3 S8 A64]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 365 (insn_list:REG_DEP_TRUE 35 (insn_list:REG_DEP_TRUE 260 (insn_list:REG_DEP_TRUE 278 (insn_list:REG_DEP_TRUE 296 (insn_list:REG_DEP_TRUE 314 (insn_list:REG_DEP_TRUE 332 (insn_list:REG_DEP_TRUE 350 (nil)))))))))
    (nil))

(insn:TI 437 366 368 16 ./CppStatUtilities.cc:263 (set (reg:V2DF 46 xmm9 [119])
        (and:V2DF (reg:V2DF 46 xmm9 [119])
            (reg:V2DF 22 xmm1 [74]))) 1050 {*andv2df3} (insn_list:REG_DEP_TRUE 366 (nil))
    (nil))

(insn:TI 368 437 373 16 ./CppStatUtilities.cc:263 (set (mem:DF (plus:DI (mult:DI (reg:DI 0 ax [orig:118 ivtmp.921 ] [118])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 41 r12 [orig:65 res ] [65])) [3 S8 A64])
        (reg:DF 46 xmm9 [119])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 437 (insn_list:REG_DEP_TRUE 436 (insn_list:REG_DEP_OUTPUT 35 (insn_list:REG_DEP_OUTPUT 260 (insn_list:REG_DEP_OUTPUT 278 (insn_list:REG_DEP_OUTPUT 296 (insn_list:REG_DEP_OUTPUT 314 (insn_list:REG_DEP_OUTPUT 332 (insn_list:REG_DEP_OUTPUT 350 (insn_list:REG_DEP_ANTI 31 (insn_list:REG_DEP_ANTI 32 (insn_list:REG_DEP_ANTI 257 (insn_list:REG_DEP_ANTI 258 (insn_list:REG_DEP_ANTI 275 (insn_list:REG_DEP_ANTI 276 (insn_list:REG_DEP_ANTI 293 (insn_list:REG_DEP_ANTI 294 (insn_list:REG_DEP_ANTI 311 (insn_list:REG_DEP_ANTI 312 (insn_list:REG_DEP_ANTI 329 (insn_list:REG_DEP_ANTI 330 (insn_list:REG_DEP_ANTI 347 (insn_list:REG_DEP_ANTI 348 (insn_list:REG_DEP_ANTI 365 (insn_list:REG_DEP_ANTI 366 (nil))))))))))))))))))))))))))
    (expr_list:REG_DEAD (reg:DF 46 xmm9 [119])
        (expr_list:REG_DEAD (reg:DI 0 ax [orig:118 ivtmp.921 ] [118])
            (expr_list:REG_EQUAL (abs:DF (reg:DF 120))
                (nil)))))

(jump_insn 373 368 59 16 ./CppStatUtilities.cc:262 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 26)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 31 (insn_list:REG_DEP_ANTI 32 (insn_list:REG_DEP_ANTI 423 (insn_list:REG_DEP_ANTI 424 (insn_list:REG_DEP_ANTI 257 (insn_list:REG_DEP_ANTI 258 (insn_list:REG_DEP_ANTI 425 (insn_list:REG_DEP_ANTI 426 (insn_list:REG_DEP_ANTI 275 (insn_list:REG_DEP_ANTI 276 (insn_list:REG_DEP_ANTI 427 (insn_list:REG_DEP_ANTI 428 (insn_list:REG_DEP_ANTI 293 (insn_list:REG_DEP_ANTI 294 (insn_list:REG_DEP_ANTI 429 (insn_list:REG_DEP_ANTI 430 (insn_list:REG_DEP_ANTI 311 (insn_list:REG_DEP_ANTI 312 (insn_list:REG_DEP_ANTI 431 (insn_list:REG_DEP_ANTI 432 (insn_list:REG_DEP_ANTI 329 (insn_list:REG_DEP_ANTI 330 (insn_list:REG_DEP_ANTI 433 (insn_list:REG_DEP_ANTI 434 (insn_list:REG_DEP_ANTI 347 (insn_list:REG_DEP_ANTI 348 (insn_list:REG_DEP_ANTI 435 (insn_list:REG_DEP_ANTI 436 (insn_list:REG_DEP_ANTI 365 (insn_list:REG_DEP_ANTI 366 (insn_list:REG_DEP_ANTI 437 (insn_list:REG_DEP_ANTI 370 (insn_list:REG_DEP_ANTI 371 (insn_list:REG_DEP_TRUE 372 (insn_list:REG_DEP_ANTI 35 (insn_list:REG_DEP_ANTI 260 (insn_list:REG_DEP_ANTI 278 (insn_list:REG_DEP_ANTI 296 (insn_list:REG_DEP_ANTI 314 (insn_list:REG_DEP_ANTI 332 (insn_list:REG_DEP_ANTI 350 (insn_list:REG_DEP_ANTI 368 (nil)))))))))))))))))))))))))))))))))))))))))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 9000 [0x2328])
            (nil))))
;; End of basic block 16, registers live:
 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14]

(note:HI 59 373 41 NOTE_INSN_LOOP_BEG)

;; Start of basic block 17, registers live: 7 [sp] 41 [r12] 42 [r13] 43 [r14]
(code_label:HI 41 59 42 17 781 "" [3 uses])

(note:HI 42 41 43 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(note:HI 43 42 47 17 ("./CppStatUtilities.cc") 265)

(note:HI 47 43 50 17 NOTE_INSN_DELETED)

(note:HI 50 47 44 17 NOTE_INSN_FUNCTION_END)

(insn:TI 44 50 45 17 ./CppStatUtilities.cc:265 (set (reg:SI 4 si [ n ])
        (reg/v:SI 42 r13 [orig:64 n ] [64])) 40 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg/v:SI 42 r13 [orig:64 n ] [64])
        (nil)))

(insn 45 44 46 17 ./CppStatUtilities.cc:265 (set (reg:DI 5 di [ res ])
        (reg/v/f:DI 41 r12 [orig:65 res ] [65])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg/v/f:DI 41 r12 [orig:65 res ] [65])
        (nil)))

(call_insn:TI 46 45 481 17 ./CppStatUtilities.cc:265 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("medianInPlace") [flags 0x41] <function_decl 0x2b5eb631e600 medianInPlace>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_TRUE 45 (insn_list:REG_DEP_TRUE 44 (nil)))
    (expr_list:REG_DEAD (reg:SI 4 si [ n ])
        (expr_list:REG_DEAD (reg:DI 5 di [ res ])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di [ res ]))
        (expr_list:REG_DEP_TRUE (use (reg:SI 4 si [ n ]))
            (nil))))

(note 481 46 48 17 ( i (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 48 481 49 17 ./CppStatUtilities.cc:265 (set (reg:DF 21 xmm0)
        (mult:DF (reg:DF 21 xmm0)
            (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                    (const_int 8 [0x8])) [77 constant+0 S8 A8]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 46 (nil))
    (nil))

(insn:TI 49 48 51 17 ./CppStatUtilities.cc:265 (set (mem:DF (reg/v/f:DI 43 r14 [orig:67 mad ] [67]) [3 S8 A64])
        (reg:DF 21 xmm0)) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 48 (insn_list:REG_DEP_ANTI 46 (nil)))
    (expr_list:REG_DEAD (reg:DF 21 xmm0)
        (expr_list:REG_DEAD (reg/v/f:DI 43 r14 [orig:67 mad ] [67])
            (nil))))

(note:HI 51 49 455 17 ("./CppStatUtilities.cc") 266)

(note 455 51 456 17 NOTE_INSN_EPILOGUE_BEG)

(insn 456 455 457 17 ./CppStatUtilities.cc:266 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) 762 {pro_epilogue_adjust_stack_rex64} (insn_list:REG_DEP_ANTI 46 (insn_list:REG_DEP_OUTPUT 49 (insn_list:REG_DEP_ANTI 48 (nil))))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 457 456 482 17 ./CppStatUtilities.cc:266 (parallel [
            (set (reg:DI 3 bx)
                (mem:DI (reg/f:DI 7 sp) [0 S8 A8]))
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 8 [0x8])))
        ]) 77 {popdi1} (insn_list:REG_DEP_ANTI 46 (insn_list:REG_DEP_TRUE 456 (nil)))
    (nil))

(note 482 457 458 17 ( median (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 458 482 483 17 ./CppStatUtilities.cc:266 (parallel [
            (set (reg:DI 6 bp)
                (mem:DI (reg/f:DI 7 sp) [0 S8 A8]))
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 8 [0x8])))
        ]) 77 {popdi1} (insn_list:REG_DEP_TRUE 457 (insn_list:REG_DEP_ANTI 46 (insn_list:REG_DEP_TRUE 456 (nil))))
    (nil))

(note 483 458 459 17 ( a (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 459 483 484 17 ./CppStatUtilities.cc:266 (parallel [
            (set (reg:DI 41 r12)
                (mem:DI (reg/f:DI 7 sp) [0 S8 A8]))
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 8 [0x8])))
        ]) 77 {popdi1} (insn_list:REG_DEP_ANTI 45 (insn_list:REG_DEP_TRUE 458 (insn_list:REG_DEP_ANTI 46 (insn_list:REG_DEP_TRUE 456 (nil)))))
    (nil))

(note 484 459 460 17 ( res (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 460 484 485 17 ./CppStatUtilities.cc:266 (parallel [
            (set (reg:DI 42 r13)
                (mem:DI (reg/f:DI 7 sp) [0 S8 A8]))
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 8 [0x8])))
        ]) 77 {popdi1} (insn_list:REG_DEP_ANTI 44 (insn_list:REG_DEP_TRUE 459 (insn_list:REG_DEP_ANTI 46 (insn_list:REG_DEP_TRUE 456 (nil)))))
    (nil))

(note 485 460 461 17 ( n (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 461 485 486 17 ./CppStatUtilities.cc:266 (parallel [
            (set (reg:DI 43 r14)
                (mem:DI (reg/f:DI 7 sp) [0 S8 A8]))
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 8 [0x8])))
        ]) 77 {popdi1} (insn_list:REG_DEP_ANTI 49 (insn_list:REG_DEP_TRUE 460 (insn_list:REG_DEP_ANTI 46 (insn_list:REG_DEP_TRUE 456 (nil)))))
    (nil))

(note 486 461 462 17 ( mad (nil)) NOTE_INSN_VAR_LOCATION)

(jump_insn:TI 462 486 463 17 ./CppStatUtilities.cc:266 (return) 562 {return_internal} (insn_list:REG_DEP_TRUE 460 (insn_list:REG_DEP_TRUE 459 (insn_list:REG_DEP_TRUE 48 (insn_list:REG_DEP_ANTI 49 (insn_list:REG_DEP_TRUE 456 (insn_list:REG_DEP_TRUE 461 (insn_list:REG_DEP_TRUE 458 (insn_list:REG_DEP_TRUE 45 (insn_list:REG_DEP_TRUE 44 (insn_list:REG_DEP_TRUE 457 (insn_list:REG_DEP_TRUE 46 (nil))))))))))))
    (nil))
;; End of basic block 17, registers live:
 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14]

(barrier 463 462 421)

(note 421 463 0 NOTE_INSN_DELETED)


;; Function double madInPlace(double*, int, double*, double) (_Z10madInPlacePdiS_d)


Basic block 0:
IN:
Stack adjustment: 8
Reg 1: res+0
Reg 4: n+0
Reg 5: a+0
Reg 21: constant+0
Variables:
  name: n
    offset 0
      (reg:SI 4 si [ n ])
  name: res
    offset 0
      (reg:DI 1 dx [ res ])
  name: constant
    offset 0
      (reg:DF 21 xmm0 [ constant ])
  name: a
    offset 0
      (reg:DI 5 di [ a ])

OUT:
Stack adjustment: 48
Reg 3: a+0
Reg 6: res+0
Reg 23: med+0
Reg 41: n+0
Variables:
  name: n
    offset 0
      (reg/v:SI 41 r12 [orig:65 n ] [65])
  name: res
    offset 0
      (reg/v/f:DI 6 bp [orig:66 res ] [66])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -40 [0xffffffffffffffd8])) [78 constant+0 S8 A8])
  name: med
    offset 0
      (reg/v:DF 23 xmm2 [orig:62 med ] [62])
  name: a
    offset 0
      (reg/v/f:DI 3 bx [orig:64 a ] [64])


Basic block 1:
IN:
Stack adjustment: 48
Reg 3: a+0
Reg 6: res+0
Reg 23: med+0
Reg 41: n+0
Variables:
  name: n
    offset 0
      (reg/v:SI 41 r12 [orig:65 n ] [65])
  name: res
    offset 0
      (reg/v/f:DI 6 bp [orig:66 res ] [66])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -40 [0xffffffffffffffd8])) [78 constant+0 S8 A8])
  name: med
    offset 0
      (reg/v:DF 23 xmm2 [orig:62 med ] [62])
  name: a
    offset 0
      (reg/v/f:DI 3 bx [orig:64 a ] [64])

OUT:
Stack adjustment: 48
Reg 2: i+0
Reg 3: a+0
Reg 6: res+0
Reg 23: med+0
Reg 41: n+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 3 bx [orig:64 a ] [64])
  name: n
    offset 0
      (reg/v:SI 41 r12 [orig:65 n ] [65])
  name: res
    offset 0
      (reg/v/f:DI 6 bp [orig:66 res ] [66])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -40 [0xffffffffffffffd8])) [78 constant+0 S8 A8])
  name: med
    offset 0
      (reg/v:DF 23 xmm2 [orig:62 med ] [62])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:81 i ] [81])


Basic block 2:
IN:
Stack adjustment: 48
Reg 2: i+0
Reg 3: a+0
Reg 6: res+0
Reg 23: med+0
Reg 41: n+0
Variables:
  name: n
    offset 0
      (reg/v:SI 41 r12 [orig:65 n ] [65])
  name: res
    offset 0
      (reg/v/f:DI 6 bp [orig:66 res ] [66])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -40 [0xffffffffffffffd8])) [78 constant+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:81 i ] [81])
  name: med
    offset 0
      (reg/v:DF 23 xmm2 [orig:62 med ] [62])
  name: a
    offset 0
      (reg/v/f:DI 3 bx [orig:64 a ] [64])

OUT:
Stack adjustment: 48
Reg 2: i+0
Reg 3: a+0
Reg 6: res+0
Reg 23: med+0
Reg 41: n+0
Variables:
  name: n
    offset 0
      (reg/v:SI 41 r12 [orig:65 n ] [65])
  name: res
    offset 0
      (reg/v/f:DI 6 bp [orig:66 res ] [66])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -40 [0xffffffffffffffd8])) [78 constant+0 S8 A8])
  name: a
    offset 0
      (reg/v/f:DI 3 bx [orig:64 a ] [64])
  name: med
    offset 0
      (reg/v:DF 23 xmm2 [orig:62 med ] [62])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:81 i ] [81])


Basic block 3:
IN:
Stack adjustment: 48
Reg 2: i+0
Reg 3: a+0
Reg 6: res+0
Reg 23: med+0
Reg 41: n+0
Variables:
  name: n
    offset 0
      (reg/v:SI 41 r12 [orig:65 n ] [65])
  name: res
    offset 0
      (reg/v/f:DI 6 bp [orig:66 res ] [66])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -40 [0xffffffffffffffd8])) [78 constant+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:81 i ] [81])
  name: med
    offset 0
      (reg/v:DF 23 xmm2 [orig:62 med ] [62])
  name: a
    offset 0
      (reg/v/f:DI 3 bx [orig:64 a ] [64])

OUT:
Stack adjustment: 48
Reg 2: i+0
Reg 3: a+0
Reg 6: res+0
Reg 23: med+0
Reg 41: n+0
Variables:
  name: n
    offset 0
      (reg/v:SI 41 r12 [orig:65 n ] [65])
  name: res
    offset 0
      (reg/v/f:DI 6 bp [orig:66 res ] [66])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -40 [0xffffffffffffffd8])) [78 constant+0 S8 A8])
  name: a
    offset 0
      (reg/v/f:DI 3 bx [orig:64 a ] [64])
  name: med
    offset 0
      (reg/v:DF 23 xmm2 [orig:62 med ] [62])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:81 i ] [81])


Basic block 4:
IN:
Stack adjustment: 48
Reg 2: i+0
Reg 3: a+0
Reg 6: res+0
Reg 23: med+0
Reg 41: n+0
Variables:
  name: n
    offset 0
      (reg/v:SI 41 r12 [orig:65 n ] [65])
  name: res
    offset 0
      (reg/v/f:DI 6 bp [orig:66 res ] [66])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -40 [0xffffffffffffffd8])) [78 constant+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:81 i ] [81])
  name: med
    offset 0
      (reg/v:DF 23 xmm2 [orig:62 med ] [62])
  name: a
    offset 0
      (reg/v/f:DI 3 bx [orig:64 a ] [64])

OUT:
Stack adjustment: 48
Reg 2: i+0
Reg 3: a+0
Reg 6: res+0
Reg 23: med+0
Reg 41: n+0
Variables:
  name: n
    offset 0
      (reg/v:SI 41 r12 [orig:65 n ] [65])
  name: res
    offset 0
      (reg/v/f:DI 6 bp [orig:66 res ] [66])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -40 [0xffffffffffffffd8])) [78 constant+0 S8 A8])
  name: a
    offset 0
      (reg/v/f:DI 3 bx [orig:64 a ] [64])
  name: med
    offset 0
      (reg/v:DF 23 xmm2 [orig:62 med ] [62])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:81 i ] [81])


Basic block 5:
IN:
Stack adjustment: 48
Reg 2: i+0
Reg 3: a+0
Reg 6: res+0
Reg 23: med+0
Reg 41: n+0
Variables:
  name: n
    offset 0
      (reg/v:SI 41 r12 [orig:65 n ] [65])
  name: res
    offset 0
      (reg/v/f:DI 6 bp [orig:66 res ] [66])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -40 [0xffffffffffffffd8])) [78 constant+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:81 i ] [81])
  name: med
    offset 0
      (reg/v:DF 23 xmm2 [orig:62 med ] [62])
  name: a
    offset 0
      (reg/v/f:DI 3 bx [orig:64 a ] [64])

OUT:
Stack adjustment: 48
Reg 2: i+0
Reg 3: a+0
Reg 6: res+0
Reg 23: med+0
Reg 41: n+0
Variables:
  name: n
    offset 0
      (reg/v:SI 41 r12 [orig:65 n ] [65])
  name: res
    offset 0
      (reg/v/f:DI 6 bp [orig:66 res ] [66])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -40 [0xffffffffffffffd8])) [78 constant+0 S8 A8])
  name: a
    offset 0
      (reg/v/f:DI 3 bx [orig:64 a ] [64])
  name: med
    offset 0
      (reg/v:DF 23 xmm2 [orig:62 med ] [62])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:81 i ] [81])


Basic block 6:
IN:
Stack adjustment: 48
Reg 2: i+0
Reg 3: a+0
Reg 6: res+0
Reg 23: med+0
Reg 41: n+0
Variables:
  name: n
    offset 0
      (reg/v:SI 41 r12 [orig:65 n ] [65])
  name: res
    offset 0
      (reg/v/f:DI 6 bp [orig:66 res ] [66])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -40 [0xffffffffffffffd8])) [78 constant+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:81 i ] [81])
  name: med
    offset 0
      (reg/v:DF 23 xmm2 [orig:62 med ] [62])
  name: a
    offset 0
      (reg/v/f:DI 3 bx [orig:64 a ] [64])

OUT:
Stack adjustment: 48
Reg 2: i+0
Reg 3: a+0
Reg 6: res+0
Reg 23: med+0
Reg 41: n+0
Variables:
  name: n
    offset 0
      (reg/v:SI 41 r12 [orig:65 n ] [65])
  name: res
    offset 0
      (reg/v/f:DI 6 bp [orig:66 res ] [66])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -40 [0xffffffffffffffd8])) [78 constant+0 S8 A8])
  name: a
    offset 0
      (reg/v/f:DI 3 bx [orig:64 a ] [64])
  name: med
    offset 0
      (reg/v:DF 23 xmm2 [orig:62 med ] [62])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:81 i ] [81])


Basic block 7:
IN:
Stack adjustment: 48
Reg 2: i+0
Reg 3: a+0
Reg 6: res+0
Reg 23: med+0
Reg 41: n+0
Variables:
  name: n
    offset 0
      (reg/v:SI 41 r12 [orig:65 n ] [65])
  name: res
    offset 0
      (reg/v/f:DI 6 bp [orig:66 res ] [66])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -40 [0xffffffffffffffd8])) [78 constant+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:81 i ] [81])
  name: med
    offset 0
      (reg/v:DF 23 xmm2 [orig:62 med ] [62])
  name: a
    offset 0
      (reg/v/f:DI 3 bx [orig:64 a ] [64])

OUT:
Stack adjustment: 48
Reg 2: i+0
Reg 3: a+0
Reg 6: res+0
Reg 23: med+0
Reg 41: n+0
Variables:
  name: n
    offset 0
      (reg/v:SI 41 r12 [orig:65 n ] [65])
  name: res
    offset 0
      (reg/v/f:DI 6 bp [orig:66 res ] [66])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -40 [0xffffffffffffffd8])) [78 constant+0 S8 A8])
  name: a
    offset 0
      (reg/v/f:DI 3 bx [orig:64 a ] [64])
  name: med
    offset 0
      (reg/v:DF 23 xmm2 [orig:62 med ] [62])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:81 i ] [81])


Basic block 8:
IN:
Stack adjustment: 48
Reg 2: i+0
Reg 3: a+0
Reg 6: res+0
Reg 23: med+0
Reg 41: n+0
Variables:
  name: n
    offset 0
      (reg/v:SI 41 r12 [orig:65 n ] [65])
  name: res
    offset 0
      (reg/v/f:DI 6 bp [orig:66 res ] [66])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -40 [0xffffffffffffffd8])) [78 constant+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:81 i ] [81])
  name: med
    offset 0
      (reg/v:DF 23 xmm2 [orig:62 med ] [62])
  name: a
    offset 0
      (reg/v/f:DI 3 bx [orig:64 a ] [64])

OUT:
Stack adjustment: 48
Reg 2: i+0
Reg 3: a+0
Reg 6: res+0
Reg 23: med+0
Reg 41: n+0
Variables:
  name: n
    offset 0
      (reg/v:SI 41 r12 [orig:65 n ] [65])
  name: res
    offset 0
      (reg/v/f:DI 6 bp [orig:66 res ] [66])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -40 [0xffffffffffffffd8])) [78 constant+0 S8 A8])
  name: a
    offset 0
      (reg/v/f:DI 3 bx [orig:64 a ] [64])
  name: med
    offset 0
      (reg/v:DF 23 xmm2 [orig:62 med ] [62])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:81 i ] [81])


Basic block 9:
IN:
Stack adjustment: 48
Reg 2: i+0
Reg 3: a+0
Reg 6: res+0
Reg 23: med+0
Reg 41: n+0
Variables:
  name: n
    offset 0
      (reg/v:SI 41 r12 [orig:65 n ] [65])
  name: res
    offset 0
      (reg/v/f:DI 6 bp [orig:66 res ] [66])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -40 [0xffffffffffffffd8])) [78 constant+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:81 i ] [81])
  name: med
    offset 0
      (reg/v:DF 23 xmm2 [orig:62 med ] [62])
  name: a
    offset 0
      (reg/v/f:DI 3 bx [orig:64 a ] [64])

OUT:
Stack adjustment: 48
Reg 3: a+0
Reg 6: res+0
Reg 23: med+0
Reg 41: n+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 3 bx [orig:64 a ] [64])
  name: n
    offset 0
      (reg/v:SI 41 r12 [orig:65 n ] [65])
  name: res
    offset 0
      (reg/v/f:DI 6 bp [orig:66 res ] [66])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -40 [0xffffffffffffffd8])) [78 constant+0 S8 A8])
  name: med
    offset 0
      (reg/v:DF 23 xmm2 [orig:62 med ] [62])


Basic block 10:
IN:
Stack adjustment: 48
Reg 2: i+0
Reg 3: a+0
Reg 6: res+0
Reg 23: med+0
Reg 41: n+0
Variables:
  name: n
    offset 0
      (reg/v:SI 41 r12 [orig:65 n ] [65])
  name: res
    offset 0
      (reg/v/f:DI 6 bp [orig:66 res ] [66])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -40 [0xffffffffffffffd8])) [78 constant+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:81 i ] [81])
  name: med
    offset 0
      (reg/v:DF 23 xmm2 [orig:62 med ] [62])
  name: a
    offset 0
      (reg/v/f:DI 3 bx [orig:64 a ] [64])

OUT:
Stack adjustment: 48
Reg 2: i+0
Reg 3: a+0
Reg 6: res+0
Reg 23: med+0
Reg 41: n+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 3 bx [orig:64 a ] [64])
  name: n
    offset 0
      (reg/v:SI 41 r12 [orig:65 n ] [65])
  name: res
    offset 0
      (reg/v/f:DI 6 bp [orig:66 res ] [66])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -40 [0xffffffffffffffd8])) [78 constant+0 S8 A8])
  name: med
    offset 0
      (reg/v:DF 23 xmm2 [orig:62 med ] [62])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:81 i ] [81])


Basic block 11:
IN:
Stack adjustment: 48
Reg 2: i+0
Reg 3: a+0
Reg 6: res+0
Reg 23: med+0
Reg 41: n+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 3 bx [orig:64 a ] [64])
  name: n
    offset 0
      (reg/v:SI 41 r12 [orig:65 n ] [65])
  name: res
    offset 0
      (reg/v/f:DI 6 bp [orig:66 res ] [66])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -40 [0xffffffffffffffd8])) [78 constant+0 S8 A8])
  name: med
    offset 0
      (reg/v:DF 23 xmm2 [orig:62 med ] [62])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:81 i ] [81])

OUT:
Stack adjustment: 48
Reg 2: i+0
Reg 3: a+0
Reg 6: res+0
Reg 23: med+0
Reg 41: n+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 3 bx [orig:64 a ] [64])
  name: n
    offset 0
      (reg/v:SI 41 r12 [orig:65 n ] [65])
  name: res
    offset 0
      (reg/v/f:DI 6 bp [orig:66 res ] [66])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -40 [0xffffffffffffffd8])) [78 constant+0 S8 A8])
  name: med
    offset 0
      (reg/v:DF 23 xmm2 [orig:62 med ] [62])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:81 i ] [81])


Basic block 12:
IN:
Stack adjustment: 48
Reg 2: i+0
Reg 3: a+0
Reg 6: res+0
Reg 23: med+0
Reg 41: n+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 3 bx [orig:64 a ] [64])
  name: n
    offset 0
      (reg/v:SI 41 r12 [orig:65 n ] [65])
  name: res
    offset 0
      (reg/v/f:DI 6 bp [orig:66 res ] [66])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -40 [0xffffffffffffffd8])) [78 constant+0 S8 A8])
  name: med
    offset 0
      (reg/v:DF 23 xmm2 [orig:62 med ] [62])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:81 i ] [81])

OUT:
Stack adjustment: 48
Reg 2: i+0
Reg 3: a+0
Reg 6: res+0
Reg 23: med+0
Reg 41: n+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 3 bx [orig:64 a ] [64])
  name: n
    offset 0
      (reg/v:SI 41 r12 [orig:65 n ] [65])
  name: res
    offset 0
      (reg/v/f:DI 6 bp [orig:66 res ] [66])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -40 [0xffffffffffffffd8])) [78 constant+0 S8 A8])
  name: med
    offset 0
      (reg/v:DF 23 xmm2 [orig:62 med ] [62])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:81 i ] [81])


Basic block 13:
IN:
Stack adjustment: 48
Reg 2: i+0
Reg 3: a+0
Reg 6: res+0
Reg 23: med+0
Reg 41: n+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 3 bx [orig:64 a ] [64])
  name: n
    offset 0
      (reg/v:SI 41 r12 [orig:65 n ] [65])
  name: res
    offset 0
      (reg/v/f:DI 6 bp [orig:66 res ] [66])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -40 [0xffffffffffffffd8])) [78 constant+0 S8 A8])
  name: med
    offset 0
      (reg/v:DF 23 xmm2 [orig:62 med ] [62])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:81 i ] [81])

OUT:
Stack adjustment: 48
Reg 2: i+0
Reg 3: a+0
Reg 6: res+0
Reg 23: med+0
Reg 41: n+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 3 bx [orig:64 a ] [64])
  name: n
    offset 0
      (reg/v:SI 41 r12 [orig:65 n ] [65])
  name: res
    offset 0
      (reg/v/f:DI 6 bp [orig:66 res ] [66])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -40 [0xffffffffffffffd8])) [78 constant+0 S8 A8])
  name: med
    offset 0
      (reg/v:DF 23 xmm2 [orig:62 med ] [62])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:81 i ] [81])


Basic block 14:
IN:
Stack adjustment: 48
Reg 2: i+0
Reg 3: a+0
Reg 6: res+0
Reg 23: med+0
Reg 41: n+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 3 bx [orig:64 a ] [64])
  name: n
    offset 0
      (reg/v:SI 41 r12 [orig:65 n ] [65])
  name: res
    offset 0
      (reg/v/f:DI 6 bp [orig:66 res ] [66])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -40 [0xffffffffffffffd8])) [78 constant+0 S8 A8])
  name: med
    offset 0
      (reg/v:DF 23 xmm2 [orig:62 med ] [62])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:81 i ] [81])

OUT:
Stack adjustment: 48
Reg 2: i+0
Reg 3: a+0
Reg 6: res+0
Reg 23: med+0
Reg 41: n+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 3 bx [orig:64 a ] [64])
  name: n
    offset 0
      (reg/v:SI 41 r12 [orig:65 n ] [65])
  name: res
    offset 0
      (reg/v/f:DI 6 bp [orig:66 res ] [66])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -40 [0xffffffffffffffd8])) [78 constant+0 S8 A8])
  name: med
    offset 0
      (reg/v:DF 23 xmm2 [orig:62 med ] [62])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:81 i ] [81])


Basic block 15:
IN:
Stack adjustment: 48
Reg 2: i+0
Reg 3: a+0
Reg 6: res+0
Reg 23: med+0
Reg 41: n+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 3 bx [orig:64 a ] [64])
  name: n
    offset 0
      (reg/v:SI 41 r12 [orig:65 n ] [65])
  name: res
    offset 0
      (reg/v/f:DI 6 bp [orig:66 res ] [66])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -40 [0xffffffffffffffd8])) [78 constant+0 S8 A8])
  name: med
    offset 0
      (reg/v:DF 23 xmm2 [orig:62 med ] [62])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:81 i ] [81])

OUT:
Stack adjustment: 48
Reg 2: i+0
Reg 3: a+0
Reg 6: res+0
Reg 23: med+0
Reg 41: n+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 3 bx [orig:64 a ] [64])
  name: n
    offset 0
      (reg/v:SI 41 r12 [orig:65 n ] [65])
  name: res
    offset 0
      (reg/v/f:DI 6 bp [orig:66 res ] [66])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -40 [0xffffffffffffffd8])) [78 constant+0 S8 A8])
  name: med
    offset 0
      (reg/v:DF 23 xmm2 [orig:62 med ] [62])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:81 i ] [81])


Basic block 16:
IN:
Stack adjustment: 48
Reg 2: i+0
Reg 3: a+0
Reg 6: res+0
Reg 23: med+0
Reg 41: n+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 3 bx [orig:64 a ] [64])
  name: n
    offset 0
      (reg/v:SI 41 r12 [orig:65 n ] [65])
  name: res
    offset 0
      (reg/v/f:DI 6 bp [orig:66 res ] [66])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -40 [0xffffffffffffffd8])) [78 constant+0 S8 A8])
  name: med
    offset 0
      (reg/v:DF 23 xmm2 [orig:62 med ] [62])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:81 i ] [81])

OUT:
Stack adjustment: 48
Reg 2: i+0
Reg 3: a+0
Reg 6: res+0
Reg 23: med+0
Reg 41: n+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 3 bx [orig:64 a ] [64])
  name: n
    offset 0
      (reg/v:SI 41 r12 [orig:65 n ] [65])
  name: res
    offset 0
      (reg/v/f:DI 6 bp [orig:66 res ] [66])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -40 [0xffffffffffffffd8])) [78 constant+0 S8 A8])
  name: med
    offset 0
      (reg/v:DF 23 xmm2 [orig:62 med ] [62])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:81 i ] [81])


Basic block 17:
IN:
Stack adjustment: 48
Reg 2: i+0
Reg 3: a+0
Reg 6: res+0
Reg 23: med+0
Reg 41: n+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 3 bx [orig:64 a ] [64])
  name: n
    offset 0
      (reg/v:SI 41 r12 [orig:65 n ] [65])
  name: res
    offset 0
      (reg/v/f:DI 6 bp [orig:66 res ] [66])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -40 [0xffffffffffffffd8])) [78 constant+0 S8 A8])
  name: med
    offset 0
      (reg/v:DF 23 xmm2 [orig:62 med ] [62])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:81 i ] [81])

OUT:
Stack adjustment: 8
Variables:
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -40 [0xffffffffffffffd8])) [78 constant+0 S8 A8])


18 basic blocks, 30 edges.

Basic block 0 prev -1, next 1, loop_depth 0, count 0, freq 1111, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
Successors:  17 [10.0%]  (can_fallthru) 1 [90.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 41 [r12]
Registers live at end: 3 [bx] 6 [bp] 7 [sp] 23 [xmm2] 41 [r12]

Basic block 1 prev 0, next 2, loop_depth 0, count 0, freq 1000, maybe hot.
Predecessors:  0 [90.0%]  (fallthru,can_fallthru)
Successors:  2 [90.0%]  (fallthru,can_fallthru) 17 [10.0%]  (can_fallthru)
Registers live at start: 3 [bx] 6 [bp] 7 [sp] 23 [xmm2] 41 [r12]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 41 [r12]

Basic block 2 prev 1, next 3, loop_depth 0, count 0, freq 771, maybe hot.
Predecessors:  1 [90.0%]  (fallthru,can_fallthru)
Successors:  3 [87.5%]  (fallthru,can_fallthru) 16 [12.5%]  (can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 41 [r12]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 41 [r12]
Invalid sum of incoming frequencies 900, should be 771

Basic block 3 prev 2, next 4, loop_depth 0, count 0, freq 750, maybe hot.
Predecessors:  2 [87.5%]  (fallthru,can_fallthru)
Successors:  4 [85.7%]  (fallthru,can_fallthru) 15 [14.3%]  (can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 41 [r12]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 41 [r12]

Basic block 4 prev 3, next 5, loop_depth 0, count 0, freq 720, maybe hot.
Predecessors:  3 [85.7%]  (fallthru,can_fallthru)
Successors:  5 [83.3%]  (fallthru,can_fallthru) 14 [16.7%]  (can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 41 [r12]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 41 [r12]

Basic block 5 prev 4, next 6, loop_depth 0, count 0, freq 675, maybe hot.
Predecessors:  4 [83.3%]  (fallthru,can_fallthru)
Successors:  6 [80.0%]  (fallthru,can_fallthru) 13 [20.0%]  (can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 41 [r12]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 41 [r12]

Basic block 6 prev 5, next 7, loop_depth 0, count 0, freq 600, maybe hot.
Predecessors:  5 [80.0%]  (fallthru,can_fallthru)
Successors:  7 [75.0%]  (fallthru,can_fallthru) 12 [25.0%]  (can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 41 [r12]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 41 [r12]

Basic block 7 prev 6, next 8, loop_depth 0, count 0, freq 450, maybe hot.
Predecessors:  6 [75.0%]  (fallthru,can_fallthru)
Successors:  8 [66.7%]  (fallthru,can_fallthru) 11 [33.3%]  (can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 41 [r12]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 41 [r12]

Basic block 8 prev 7, next 9, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  7 [66.7%]  (fallthru,can_fallthru)
Successors:  9 [50.0%]  (fallthru,can_fallthru) 10 [50.0%]  (can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 41 [r12]
Registers live at end: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 41 [r12]
Invalid sum of incoming frequencies 300, should be 900

Basic block 9 prev 8, next 10, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  8 [50.0%]  (fallthru,can_fallthru)
Successors:  10 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 41 [r12]
Registers live at end: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 41 [r12]
Invalid sum of incoming frequencies 450, should be 900

Basic block 10 prev 9, next 11, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  9 [100.0%]  (fallthru,can_fallthru) 8 [50.0%]  (can_fallthru)
Successors:  11 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 41 [r12]
Registers live at end: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 41 [r12]
Invalid sum of incoming frequencies 1350, should be 900

Basic block 11 prev 10, next 12, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  10 [100.0%]  (fallthru,can_fallthru) 7 [33.3%]  (can_fallthru)
Successors:  12 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 41 [r12]
Registers live at end: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 41 [r12]
Invalid sum of incoming frequencies 1050, should be 900

Basic block 12 prev 11, next 13, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  11 [100.0%]  (fallthru,can_fallthru) 6 [25.0%]  (can_fallthru)
Successors:  13 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 41 [r12]
Registers live at end: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 41 [r12]
Invalid sum of incoming frequencies 1050, should be 900

Basic block 13 prev 12, next 14, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  12 [100.0%]  (fallthru,can_fallthru) 5 [20.0%]  (can_fallthru)
Successors:  14 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 41 [r12]
Registers live at end: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 41 [r12]
Invalid sum of incoming frequencies 1035, should be 900

Basic block 14 prev 13, next 15, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  13 [100.0%]  (fallthru,can_fallthru) 4 [16.7%]  (can_fallthru)
Successors:  15 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 41 [r12]
Registers live at end: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 41 [r12]
Invalid sum of incoming frequencies 1020, should be 900

Basic block 15 prev 14, next 16, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  14 [100.0%]  (fallthru,can_fallthru) 3 [14.3%]  (can_fallthru)
Successors:  16 [90.0%]  (fallthru,can_fallthru) 17 [10.0%]  (can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 41 [r12]
Registers live at end: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 41 [r12]
Invalid sum of incoming frequencies 1007, should be 900

Basic block 16 prev 15, next 17, loop_depth 1, count 0, freq 1013, maybe hot.
Predecessors:  15 [90.0%]  (fallthru,can_fallthru) 16 [90.0%]  (dfs_back,can_fallthru) 2 [12.5%]  (can_fallthru)
Successors:  16 [90.0%]  (dfs_back,can_fallthru) 17 [10.0%]  (fallthru,can_fallthru,loop_exit)
Registers live at start: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 41 [r12]
Registers live at end: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 41 [r12]
Invalid sum of incoming frequencies 1818, should be 1013

Basic block 17 prev 16, next -2, loop_depth 0, count 0, freq 1111, maybe hot.
Predecessors:  15 [10.0%]  (can_fallthru) 16 [10.0%]  (fallthru,can_fallthru,loop_exit) 1 [10.0%]  (can_fallthru) 0 [10.0%]  (can_fallthru)
Successors:  EXIT [100.0%] 
Registers live at start: 6 [bp] 7 [sp] 41 [r12]
Registers live at end: 3 [bx] 6 [bp] 7 [sp] 21 [xmm0] 41 [r12]
Invalid sum of incoming frequencies 402, should be 1111

(note:HI 1 0 466 ("./CppStatUtilities.cc") 239)

(note 466 1 467 0 ( a (expr_list:REG_DEP_TRUE (reg:DI 5 di [ a ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 467 466 468 0 ( n (expr_list:REG_DEP_TRUE (reg:SI 4 si [ n ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 468 467 469 0 ( res (expr_list:REG_DEP_TRUE (reg:DI 1 dx [ res ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 469 468 9 0 ( constant (expr_list:REG_DEP_TRUE (reg:DF 21 xmm0 [ constant ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 0, registers live: 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 41 [r12]
(note:HI 9 469 7 0 [bb 0] NOTE_INSN_BASIC_BLOCK)

(note:HI 7 9 450 0 NOTE_INSN_FUNCTION_BEG)

(insn/f:TI 450 7 4 0 ./CppStatUtilities.cc:239 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0 S8 A8])
        (reg:DI 41 r12)) 74 {*pushdi2_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 41 r12)
        (nil)))

(insn 4 450 451 0 ./CppStatUtilities.cc:239 (set (reg/v:SI 41 r12 [orig:65 n ] [65])
        (reg:SI 4 si [ n ])) 40 {*movsi_1} (insn_list:REG_DEP_ANTI 450 (nil))
    (nil))

(insn/f:TI 451 4 5 0 ./CppStatUtilities.cc:239 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0 S8 A8])
        (reg:DI 6 bp)) 74 {*pushdi2_rex64} (insn_list:REG_DEP_TRUE 450 (nil))
    (expr_list:REG_DEAD (reg:DI 6 bp)
        (nil)))

(insn 5 451 452 0 ./CppStatUtilities.cc:239 (set (reg/v/f:DI 6 bp [orig:66 res ] [66])
        (reg:DI 1 dx [ res ])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 451 (nil))
    (expr_list:REG_DEAD (reg:DI 1 dx [ res ])
        (nil)))

(insn/f:TI 452 5 3 0 ./CppStatUtilities.cc:239 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0 S8 A8])
        (reg:DI 3 bx)) 74 {*pushdi2_rex64} (insn_list:REG_DEP_TRUE 450 (insn_list:REG_DEP_TRUE 451 (nil)))
    (expr_list:REG_DEAD (reg:DI 3 bx)
        (nil)))

(insn 3 452 453 0 ./CppStatUtilities.cc:239 (set (reg/v/f:DI 3 bx [orig:64 a ] [64])
        (reg:DI 5 di [ a ])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 452 (nil))
    (nil))

(insn/f:TI 453 3 454 0 ./CppStatUtilities.cc:239 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int -16 [0xfffffffffffffff0])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) 762 {pro_epilogue_adjust_stack_rex64} (insn_list:REG_DEP_TRUE 450 (insn_list:REG_DEP_TRUE 451 (insn_list:REG_DEP_TRUE 452 (nil))))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(note 454 453 6 0 NOTE_INSN_PROLOGUE_END)

(insn:TI 6 454 11 0 ./CppStatUtilities.cc:239 (set (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])) [78 constant+0 S8 A8])
        (reg:DF 21 xmm0 [ constant ])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 453 (nil))
    (expr_list:REG_DEAD (reg:DF 21 xmm0 [ constant ])
        (nil)))

(note:HI 11 6 14 0 ("./CppStatUtilities.cc") 241)

(call_insn:TI 14 11 473 0 ./CppStatUtilities.cc:241 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("medianInPlace") [flags 0x41] <function_decl 0x2b5eb631e600 medianInPlace>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_ANTI 450 (insn_list:REG_DEP_ANTI 451 (insn_list:REG_DEP_ANTI 452 (insn_list:REG_DEP_ANTI 6 (insn_list:REG_DEP_ANTI 3 (insn_list:REG_DEP_ANTI 4 (insn_list:REG_DEP_ANTI 5 (insn_list:REG_DEP_TRUE 453 (nil)))))))))
    (expr_list:REG_DEAD (reg:SI 4 si [ n ])
        (expr_list:REG_DEAD (reg:DI 5 di [ a ])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di [ a ]))
        (expr_list:REG_DEP_TRUE (use (reg:SI 4 si [ n ]))
            (nil))))

(note 473 14 472 0 ( constant (expr_list:REG_DEP_TRUE (mem/c:DF (plus:DI (reg/f:DI 16 argp)
            (const_int -40 [0xffffffffffffffd8])) [78 constant+0 S8 A8])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 472 473 471 0 ( res (expr_list:REG_DEP_TRUE (reg/v/f:DI 6 bp [orig:66 res ] [66])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 471 472 470 0 ( n (expr_list:REG_DEP_TRUE (reg/v:SI 41 r12 [orig:65 n ] [65])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 470 471 16 0 ( a (expr_list:REG_DEP_TRUE (reg/v/f:DI 3 bx [orig:64 a ] [64])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note:HI 16 470 17 0 ("./CppStatUtilities.cc") 245)

(insn:TI 17 16 462 0 ./CppStatUtilities.cc:245 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 41 r12 [orig:65 n ] [65])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (insn_list:REG_DEP_OUTPUT 453 (insn_list:REG_DEP_OUTPUT 14 (insn_list:REG_DEP_TRUE 4 (nil))))
    (nil))

(note 462 17 15 0 ("./CppStatUtilities.cc") 241)

(insn 15 462 474 0 ./CppStatUtilities.cc:241 (set (reg/v:DF 23 xmm2 [orig:62 med ] [62])
        (reg:DF 21 xmm0)) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 14 (nil))
    (expr_list:REG_DEAD (reg:DF 21 xmm0)
        (nil)))

(note 474 15 463 0 ( med (expr_list:REG_DEP_TRUE (reg/v:DF 23 xmm2 [orig:62 med ] [62])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 463 474 18 0 ("./CppStatUtilities.cc") 245)

(jump_insn:TI 18 463 63 0 ./CppStatUtilities.cc:245 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 38)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 450 (insn_list:REG_DEP_ANTI 451 (insn_list:REG_DEP_ANTI 452 (insn_list:REG_DEP_ANTI 453 (insn_list:REG_DEP_ANTI 3 (insn_list:REG_DEP_ANTI 4 (insn_list:REG_DEP_ANTI 5 (insn_list:REG_DEP_ANTI 6 (insn_list:REG_DEP_ANTI 15 (insn_list:REG_DEP_TRUE 17 (insn_list:REG_DEP_ANTI 14 (nil))))))))))))
    (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
            (nil))))
;; End of basic block 0, registers live:
 3 [bx] 6 [bp] 7 [sp] 23 [xmm2] 41 [r12]

(note:HI 63 18 20 NOTE_INSN_LOOP_END)

;; Start of basic block 1, registers live: 3 [bx] 6 [bp] 7 [sp] 23 [xmm2] 41 [r12]
(note:HI 20 63 73 1 [bb 1] NOTE_INSN_BASIC_BLOCK)

(note:HI 73 20 80 1 NOTE_INSN_DELETED)

(insn:TI 80 73 448 1 ./CppStatUtilities.cc:246 (set (reg:DF 21 xmm0 [69])
        (mem:DF (reg/v/f:DI 3 bx [orig:64 a ] [64]) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn 448 80 447 1 (set (reg:SI 0 ax [78])
        (subreg:SI (plus:DI (reg:DI 41 r12 [orig:65 n ] [65])
                (const_int -1 [0xffffffffffffffff])) 0)) 194 {*lea_1_rex64} (nil)
    (nil))

(insn:TI 447 448 85 1 (set (reg:V2DF 22 xmm1 [73])
        (vec_concat:V2DF (mem/u/c/i:DF (symbol_ref/u:DI ("*.LC29") [flags 0x2]) [3 S8 A128])
            (const_double:DF 0.0 [0x0.0p+0]))) 1088 {*vec_concatv2df} (nil)
    (nil))

(insn 85 447 475 1 ./CppStatUtilities.cc:245 (set (reg/v:SI 2 cx [orig:81 i ] [81])
        (const_int 1 [0x1])) 40 {*movsi_1} (nil)
    (nil))

(note 475 85 81 1 ( i (expr_list:REG_DEP_TRUE (reg/v:SI 2 cx [orig:81 i ] [81])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 81 475 75 1 ./CppStatUtilities.cc:246 (set (reg:DF 21 xmm0 [69])
        (minus:DF (reg:DF 21 xmm0 [69])
            (reg/v:DF 23 xmm2 [orig:62 med ] [62]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 80 (nil))
    (nil))

(insn 75 81 87 1 (parallel [
            (set (reg:SI 0 ax [78])
                (and:SI (reg:SI 0 ax [78])
                    (const_int 7 [0x7])))
            (clobber (reg:CC 17 flags))
        ]) 299 {*andsi_1} (insn_list:REG_DEP_TRUE 448 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 87 75 86 1 ./CppStatUtilities.cc:245 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 2 cx [orig:81 i ] [81])
            (reg/v:SI 41 r12 [orig:65 n ] [65]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_OUTPUT 75 (insn_list:REG_DEP_TRUE 85 (nil)))
    (nil))

(insn:TI 86 87 449 1 ./CppStatUtilities.cc:245 (set (reg:DI 1 dx [orig:82 ivtmp.957 ] [82])
        (const_int 1 [0x1])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn:TI 449 86 83 1 ./CppStatUtilities.cc:246 (set (reg:V2DF 21 xmm0 [69])
        (and:V2DF (reg:V2DF 21 xmm0 [69])
            (reg:V2DF 22 xmm1 [73]))) 1050 {*andv2df3} (insn_list:REG_DEP_TRUE 447 (insn_list:REG_DEP_TRUE 81 (nil)))
    (nil))

(insn:TI 83 449 88 1 ./CppStatUtilities.cc:246 (set (mem:DF (reg/v/f:DI 6 bp [orig:66 res ] [66]) [3 S8 A64])
        (reg:DF 21 xmm0 [69])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 449 (insn_list:REG_DEP_ANTI 80 (nil)))
    (expr_list:REG_DEAD (reg:DF 21 xmm0 [69])
        (expr_list:REG_EQUAL (abs:DF (reg:DF 68))
            (nil))))

(jump_insn 88 83 256 1 ./CppStatUtilities.cc:245 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 38)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 447 (insn_list:REG_DEP_ANTI 448 (insn_list:REG_DEP_ANTI 75 (insn_list:REG_DEP_ANTI 80 (insn_list:REG_DEP_ANTI 81 (insn_list:REG_DEP_ANTI 449 (insn_list:REG_DEP_ANTI 85 (insn_list:REG_DEP_ANTI 86 (insn_list:REG_DEP_TRUE 87 (insn_list:REG_DEP_ANTI 83 (nil)))))))))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
            (nil))))
;; End of basic block 1, registers live:
 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 41 [r12]

;; Start of basic block 2, registers live: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 41 [r12]
(note:HI 256 88 254 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn:TI 254 256 255 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [78])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (nil)
    (nil))

(jump_insn:TI 255 254 233 2 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 23)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 254 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1250 [0x4e2])
            (nil))))
;; End of basic block 2, registers live:
 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 41 [r12]

;; Start of basic block 3, registers live: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 41 [r12]
(note:HI 233 255 231 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn:TI 231 233 232 3 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [78])
            (const_int 1 [0x1]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 232 231 210 3 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 417)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 231 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1428 [0x594])
            (nil))))
;; End of basic block 3, registers live:
 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 41 [r12]

;; Start of basic block 4, registers live: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 41 [r12]
(note:HI 210 232 208 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn:TI 208 210 209 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [78])
            (const_int 2 [0x2]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 209 208 187 4 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 418)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 208 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1666 [0x682])
            (nil))))
;; End of basic block 4, registers live:
 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 41 [r12]

;; Start of basic block 5, registers live: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 41 [r12]
(note:HI 187 209 185 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn:TI 185 187 186 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [78])
            (const_int 3 [0x3]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 186 185 164 5 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 419)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 185 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 2000 [0x7d0])
            (nil))))
;; End of basic block 5, registers live:
 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 41 [r12]

;; Start of basic block 6, registers live: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 41 [r12]
(note:HI 164 186 162 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn:TI 162 164 163 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [78])
            (const_int 4 [0x4]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 163 162 141 6 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 420)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 162 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 2500 [0x9c4])
            (nil))))
;; End of basic block 6, registers live:
 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 41 [r12]

;; Start of basic block 7, registers live: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 41 [r12]
(note:HI 141 163 139 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn:TI 139 141 140 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [78])
            (const_int 5 [0x5]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 140 139 118 7 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 421)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 139 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 3333 [0xd05])
            (nil))))
;; End of basic block 7, registers live:
 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 41 [r12]

;; Start of basic block 8, registers live: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 41 [r12]
(note:HI 118 140 116 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn:TI 116 118 117 8 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [78])
            (const_int 6 [0x6]))) 5 {*cmpsi_1_insn} (nil)
    (expr_list:REG_DEAD (reg:SI 0 ax [78])
        (nil)))

(jump_insn:TI 117 116 108 8 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 422)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 116 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 8, registers live:
 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 41 [r12]

;; Start of basic block 9, registers live: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 41 [r12]
(note:HI 108 117 99 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn:TI 99 108 104 9 ./CppStatUtilities.cc:246 (set (reg:DF 24 xmm3 [121])
        (mem:DF (plus:DI (reg/v/f:DI 3 bx [orig:64 a ] [64])
                (const_int 8 [0x8])) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn 104 99 476 9 ./CppStatUtilities.cc:245 (set (strict_low_part (reg:QI 2 cx))
        (const_int 2 [0x2])) 58 {*movstrictqi_1} (nil)
    (expr_list:REG_EQUAL (const_int 2 [0x2])
        (nil)))

(note 476 104 105 9 ( i (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 105 476 100 9 ./CppStatUtilities.cc:245 (set (strict_low_part (reg:QI 1 dx))
        (const_int 2 [0x2])) 58 {*movstrictqi_1} (nil)
    (expr_list:REG_EQUAL (const_int 2 [0x2])
        (nil)))

(insn:TI 100 105 446 9 ./CppStatUtilities.cc:246 (set (reg:DF 24 xmm3 [121])
        (minus:DF (reg:DF 24 xmm3 [121])
            (reg/v:DF 23 xmm2 [orig:62 med ] [62]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 99 (nil))
    (nil))

(insn:TI 446 100 102 9 ./CppStatUtilities.cc:246 (set (reg:V2DF 24 xmm3 [121])
        (and:V2DF (reg:V2DF 24 xmm3 [121])
            (reg:V2DF 22 xmm1 [73]))) 1050 {*andv2df3} (insn_list:REG_DEP_TRUE 100 (nil))
    (nil))

(insn:TI 102 446 477 9 ./CppStatUtilities.cc:246 (set (mem:DF (plus:DI (reg/v/f:DI 6 bp [orig:66 res ] [66])
                (const_int 8 [0x8])) [3 S8 A64])
        (reg:DF 24 xmm3 [121])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 446 (insn_list:REG_DEP_ANTI 99 (nil)))
    (expr_list:REG_DEAD (reg:DF 24 xmm3 [121])
        (expr_list:REG_EQUAL (abs:DF (reg:DF 122))
            (nil))))
;; End of basic block 9, registers live:
 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 41 [r12]

(note 477 102 422 10 ( i (expr_list:REG_DEP_TRUE (reg/v:SI 2 cx [orig:81 i ] [81])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 10, registers live: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 41 [r12]
(code_label:HI 422 477 131 10 855 "" [1 uses])

(note:HI 131 422 122 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn:TI 122 131 127 10 ./CppStatUtilities.cc:246 (set (reg:DF 25 xmm4 [124])
        (mem:DF (plus:DI (mult:DI (reg:DI 1 dx [orig:82 ivtmp.957 ] [82])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 3 bx [orig:64 a ] [64])) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn 127 122 123 10 ./CppStatUtilities.cc:245 (parallel [
            (set (reg/v:SI 2 cx [orig:81 i ] [81])
                (plus:SI (reg/v:SI 2 cx [orig:81 i ] [81])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 123 127 445 10 ./CppStatUtilities.cc:246 (set (reg:DF 25 xmm4 [124])
        (minus:DF (reg:DF 25 xmm4 [124])
            (reg/v:DF 23 xmm2 [orig:62 med ] [62]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 122 (nil))
    (nil))

(insn:TI 445 123 125 10 ./CppStatUtilities.cc:246 (set (reg:V2DF 25 xmm4 [124])
        (and:V2DF (reg:V2DF 25 xmm4 [124])
            (reg:V2DF 22 xmm1 [73]))) 1050 {*andv2df3} (insn_list:REG_DEP_TRUE 123 (nil))
    (nil))

(insn:TI 125 445 128 10 ./CppStatUtilities.cc:246 (set (mem:DF (plus:DI (mult:DI (reg:DI 1 dx [orig:82 ivtmp.957 ] [82])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 6 bp [orig:66 res ] [66])) [3 S8 A64])
        (reg:DF 25 xmm4 [124])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 445 (insn_list:REG_DEP_ANTI 122 (nil)))
    (expr_list:REG_DEAD (reg:DF 25 xmm4 [124])
        (expr_list:REG_EQUAL (abs:DF (reg:DF 125))
            (nil))))

(insn 128 125 421 10 ./CppStatUtilities.cc:245 (parallel [
            (set (reg:DI 1 dx [orig:82 ivtmp.957 ] [82])
                (plus:DI (reg:DI 1 dx [orig:82 ivtmp.957 ] [82])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 122 (insn_list:REG_DEP_ANTI 125 (nil)))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 10, registers live:
 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 41 [r12]

;; Start of basic block 11, registers live: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 41 [r12]
(code_label:HI 421 128 154 11 854 "" [1 uses])

(note:HI 154 421 145 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn:TI 145 154 150 11 ./CppStatUtilities.cc:246 (set (reg:DF 26 xmm5 [127])
        (mem:DF (plus:DI (mult:DI (reg:DI 1 dx [orig:82 ivtmp.957 ] [82])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 3 bx [orig:64 a ] [64])) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn 150 145 146 11 ./CppStatUtilities.cc:245 (parallel [
            (set (reg/v:SI 2 cx [orig:81 i ] [81])
                (plus:SI (reg/v:SI 2 cx [orig:81 i ] [81])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 146 150 444 11 ./CppStatUtilities.cc:246 (set (reg:DF 26 xmm5 [127])
        (minus:DF (reg:DF 26 xmm5 [127])
            (reg/v:DF 23 xmm2 [orig:62 med ] [62]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 145 (nil))
    (nil))

(insn:TI 444 146 148 11 ./CppStatUtilities.cc:246 (set (reg:V2DF 26 xmm5 [127])
        (and:V2DF (reg:V2DF 26 xmm5 [127])
            (reg:V2DF 22 xmm1 [73]))) 1050 {*andv2df3} (insn_list:REG_DEP_TRUE 146 (nil))
    (nil))

(insn:TI 148 444 151 11 ./CppStatUtilities.cc:246 (set (mem:DF (plus:DI (mult:DI (reg:DI 1 dx [orig:82 ivtmp.957 ] [82])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 6 bp [orig:66 res ] [66])) [3 S8 A64])
        (reg:DF 26 xmm5 [127])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 444 (insn_list:REG_DEP_ANTI 145 (nil)))
    (expr_list:REG_DEAD (reg:DF 26 xmm5 [127])
        (expr_list:REG_EQUAL (abs:DF (reg:DF 128))
            (nil))))

(insn 151 148 420 11 ./CppStatUtilities.cc:245 (parallel [
            (set (reg:DI 1 dx [orig:82 ivtmp.957 ] [82])
                (plus:DI (reg:DI 1 dx [orig:82 ivtmp.957 ] [82])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 145 (insn_list:REG_DEP_ANTI 148 (nil)))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 11, registers live:
 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 41 [r12]

;; Start of basic block 12, registers live: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 41 [r12]
(code_label:HI 420 151 177 12 853 "" [1 uses])

(note:HI 177 420 168 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn:TI 168 177 173 12 ./CppStatUtilities.cc:246 (set (reg:DF 27 xmm6 [130])
        (mem:DF (plus:DI (mult:DI (reg:DI 1 dx [orig:82 ivtmp.957 ] [82])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 3 bx [orig:64 a ] [64])) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn 173 168 169 12 ./CppStatUtilities.cc:245 (parallel [
            (set (reg/v:SI 2 cx [orig:81 i ] [81])
                (plus:SI (reg/v:SI 2 cx [orig:81 i ] [81])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 169 173 443 12 ./CppStatUtilities.cc:246 (set (reg:DF 27 xmm6 [130])
        (minus:DF (reg:DF 27 xmm6 [130])
            (reg/v:DF 23 xmm2 [orig:62 med ] [62]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 168 (nil))
    (nil))

(insn:TI 443 169 171 12 ./CppStatUtilities.cc:246 (set (reg:V2DF 27 xmm6 [130])
        (and:V2DF (reg:V2DF 27 xmm6 [130])
            (reg:V2DF 22 xmm1 [73]))) 1050 {*andv2df3} (insn_list:REG_DEP_TRUE 169 (nil))
    (nil))

(insn:TI 171 443 174 12 ./CppStatUtilities.cc:246 (set (mem:DF (plus:DI (mult:DI (reg:DI 1 dx [orig:82 ivtmp.957 ] [82])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 6 bp [orig:66 res ] [66])) [3 S8 A64])
        (reg:DF 27 xmm6 [130])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 443 (insn_list:REG_DEP_ANTI 168 (nil)))
    (expr_list:REG_DEAD (reg:DF 27 xmm6 [130])
        (expr_list:REG_EQUAL (abs:DF (reg:DF 131))
            (nil))))

(insn 174 171 419 12 ./CppStatUtilities.cc:245 (parallel [
            (set (reg:DI 1 dx [orig:82 ivtmp.957 ] [82])
                (plus:DI (reg:DI 1 dx [orig:82 ivtmp.957 ] [82])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 168 (insn_list:REG_DEP_ANTI 171 (nil)))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 12, registers live:
 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 41 [r12]

;; Start of basic block 13, registers live: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 41 [r12]
(code_label:HI 419 174 200 13 852 "" [1 uses])

(note:HI 200 419 191 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn:TI 191 200 196 13 ./CppStatUtilities.cc:246 (set (reg:DF 28 xmm7 [133])
        (mem:DF (plus:DI (mult:DI (reg:DI 1 dx [orig:82 ivtmp.957 ] [82])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 3 bx [orig:64 a ] [64])) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn 196 191 192 13 ./CppStatUtilities.cc:245 (parallel [
            (set (reg/v:SI 2 cx [orig:81 i ] [81])
                (plus:SI (reg/v:SI 2 cx [orig:81 i ] [81])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 192 196 442 13 ./CppStatUtilities.cc:246 (set (reg:DF 28 xmm7 [133])
        (minus:DF (reg:DF 28 xmm7 [133])
            (reg/v:DF 23 xmm2 [orig:62 med ] [62]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 191 (nil))
    (nil))

(insn:TI 442 192 194 13 ./CppStatUtilities.cc:246 (set (reg:V2DF 28 xmm7 [133])
        (and:V2DF (reg:V2DF 28 xmm7 [133])
            (reg:V2DF 22 xmm1 [73]))) 1050 {*andv2df3} (insn_list:REG_DEP_TRUE 192 (nil))
    (nil))

(insn:TI 194 442 197 13 ./CppStatUtilities.cc:246 (set (mem:DF (plus:DI (mult:DI (reg:DI 1 dx [orig:82 ivtmp.957 ] [82])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 6 bp [orig:66 res ] [66])) [3 S8 A64])
        (reg:DF 28 xmm7 [133])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 442 (insn_list:REG_DEP_ANTI 191 (nil)))
    (expr_list:REG_DEAD (reg:DF 28 xmm7 [133])
        (expr_list:REG_EQUAL (abs:DF (reg:DF 134))
            (nil))))

(insn 197 194 418 13 ./CppStatUtilities.cc:245 (parallel [
            (set (reg:DI 1 dx [orig:82 ivtmp.957 ] [82])
                (plus:DI (reg:DI 1 dx [orig:82 ivtmp.957 ] [82])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 191 (insn_list:REG_DEP_ANTI 194 (nil)))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 13, registers live:
 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 41 [r12]

;; Start of basic block 14, registers live: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 41 [r12]
(code_label:HI 418 197 223 14 851 "" [1 uses])

(note:HI 223 418 214 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn:TI 214 223 219 14 ./CppStatUtilities.cc:246 (set (reg:DF 45 xmm8 [136])
        (mem:DF (plus:DI (mult:DI (reg:DI 1 dx [orig:82 ivtmp.957 ] [82])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 3 bx [orig:64 a ] [64])) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn 219 214 215 14 ./CppStatUtilities.cc:245 (parallel [
            (set (reg/v:SI 2 cx [orig:81 i ] [81])
                (plus:SI (reg/v:SI 2 cx [orig:81 i ] [81])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 215 219 441 14 ./CppStatUtilities.cc:246 (set (reg:DF 45 xmm8 [136])
        (minus:DF (reg:DF 45 xmm8 [136])
            (reg/v:DF 23 xmm2 [orig:62 med ] [62]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 214 (nil))
    (nil))

(insn:TI 441 215 217 14 ./CppStatUtilities.cc:246 (set (reg:V2DF 45 xmm8 [136])
        (and:V2DF (reg:V2DF 45 xmm8 [136])
            (reg:V2DF 22 xmm1 [73]))) 1050 {*andv2df3} (insn_list:REG_DEP_TRUE 215 (nil))
    (nil))

(insn:TI 217 441 220 14 ./CppStatUtilities.cc:246 (set (mem:DF (plus:DI (mult:DI (reg:DI 1 dx [orig:82 ivtmp.957 ] [82])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 6 bp [orig:66 res ] [66])) [3 S8 A64])
        (reg:DF 45 xmm8 [136])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 441 (insn_list:REG_DEP_ANTI 214 (nil)))
    (expr_list:REG_DEAD (reg:DF 45 xmm8 [136])
        (expr_list:REG_EQUAL (abs:DF (reg:DF 137))
            (nil))))

(insn 220 217 417 14 ./CppStatUtilities.cc:245 (parallel [
            (set (reg:DI 1 dx [orig:82 ivtmp.957 ] [82])
                (plus:DI (reg:DI 1 dx [orig:82 ivtmp.957 ] [82])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 214 (insn_list:REG_DEP_ANTI 217 (nil)))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 14, registers live:
 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 41 [r12]

;; Start of basic block 15, registers live: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 41 [r12]
(code_label:HI 417 220 246 15 850 "" [1 uses])

(note:HI 246 417 237 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn:TI 237 246 242 15 ./CppStatUtilities.cc:246 (set (reg:DF 46 xmm9 [139])
        (mem:DF (plus:DI (mult:DI (reg:DI 1 dx [orig:82 ivtmp.957 ] [82])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 3 bx [orig:64 a ] [64])) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn 242 237 238 15 ./CppStatUtilities.cc:245 (parallel [
            (set (reg/v:SI 2 cx [orig:81 i ] [81])
                (plus:SI (reg/v:SI 2 cx [orig:81 i ] [81])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 238 242 440 15 ./CppStatUtilities.cc:246 (set (reg:DF 46 xmm9 [139])
        (minus:DF (reg:DF 46 xmm9 [139])
            (reg/v:DF 23 xmm2 [orig:62 med ] [62]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 237 (nil))
    (nil))

(insn:TI 440 238 240 15 ./CppStatUtilities.cc:246 (set (reg:V2DF 46 xmm9 [139])
        (and:V2DF (reg:V2DF 46 xmm9 [139])
            (reg:V2DF 22 xmm1 [73]))) 1050 {*andv2df3} (insn_list:REG_DEP_TRUE 238 (nil))
    (nil))

(insn:TI 240 440 243 15 ./CppStatUtilities.cc:246 (set (mem:DF (plus:DI (mult:DI (reg:DI 1 dx [orig:82 ivtmp.957 ] [82])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 6 bp [orig:66 res ] [66])) [3 S8 A64])
        (reg:DF 46 xmm9 [139])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 440 (insn_list:REG_DEP_ANTI 237 (nil)))
    (expr_list:REG_DEAD (reg:DF 46 xmm9 [139])
        (expr_list:REG_EQUAL (abs:DF (reg:DF 140))
            (nil))))

(insn 243 240 244 15 ./CppStatUtilities.cc:245 (parallel [
            (set (reg:DI 1 dx [orig:82 ivtmp.957 ] [82])
                (plus:DI (reg:DI 1 dx [orig:82 ivtmp.957 ] [82])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 237 (insn_list:REG_DEP_ANTI 240 (nil)))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 244 243 245 15 ./CppStatUtilities.cc:245 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 2 cx [orig:81 i ] [81])
            (reg/v:SI 41 r12 [orig:65 n ] [65]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_OUTPUT 243 (insn_list:REG_DEP_TRUE 242 (nil)))
    (nil))

(jump_insn:TI 245 244 23 15 ./CppStatUtilities.cc:245 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 38)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 237 (insn_list:REG_DEP_ANTI 238 (insn_list:REG_DEP_ANTI 440 (insn_list:REG_DEP_ANTI 242 (insn_list:REG_DEP_ANTI 243 (insn_list:REG_DEP_TRUE 244 (insn_list:REG_DEP_ANTI 240 (nil))))))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
            (nil))))
;; End of basic block 15, registers live:
 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 41 [r12]

;; Start of basic block 16, registers live: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 41 [r12]
(code_label:HI 23 245 24 16 821 "" [2 uses])

(note:HI 24 23 28 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn:TI 28 24 426 16 ./CppStatUtilities.cc:246 (set (reg:DF 24 xmm3 [83])
        (mem:DF (plus:DI (mult:DI (reg:DI 1 dx [orig:82 ivtmp.957 ] [82])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 3 bx [orig:64 a ] [64])) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn 426 28 428 16 ./CppStatUtilities.cc:245 (set (reg:DI 40 r11 [79])
        (plus:DI (reg:DI 1 dx [orig:82 ivtmp.957 ] [82])
            (const_int 1 [0x1]))) 196 {*lea_2_rex64} (nil)
    (nil))

(insn:TI 428 426 430 16 ./CppStatUtilities.cc:245 (set (reg:DI 39 r10 [orig:92 ivtmp.957 ] [92])
        (plus:DI (reg:DI 1 dx [orig:82 ivtmp.957 ] [82])
            (const_int 2 [0x2]))) 196 {*lea_2_rex64} (nil)
    (nil))

(insn 430 428 432 16 ./CppStatUtilities.cc:245 (set (reg:DI 38 r9 [orig:97 ivtmp.957 ] [97])
        (plus:DI (reg:DI 1 dx [orig:82 ivtmp.957 ] [82])
            (const_int 3 [0x3]))) 196 {*lea_2_rex64} (nil)
    (nil))

(insn 432 430 29 16 ./CppStatUtilities.cc:245 (set (reg:DI 37 r8 [orig:102 ivtmp.957 ] [102])
        (plus:DI (reg:DI 1 dx [orig:82 ivtmp.957 ] [82])
            (const_int 4 [0x4]))) 196 {*lea_2_rex64} (nil)
    (nil))

(insn:TI 29 432 434 16 ./CppStatUtilities.cc:246 (set (reg:DF 24 xmm3 [83])
        (minus:DF (reg:DF 24 xmm3 [83])
            (reg/v:DF 23 xmm2 [orig:62 med ] [62]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 28 (nil))
    (nil))

(insn 434 29 436 16 ./CppStatUtilities.cc:245 (set (reg:DI 5 di [orig:107 ivtmp.957 ] [107])
        (plus:DI (reg:DI 1 dx [orig:82 ivtmp.957 ] [82])
            (const_int 5 [0x5]))) 196 {*lea_2_rex64} (nil)
    (nil))

(insn 436 434 438 16 ./CppStatUtilities.cc:245 (set (reg:DI 4 si [orig:112 ivtmp.957 ] [112])
        (plus:DI (reg:DI 1 dx [orig:82 ivtmp.957 ] [82])
            (const_int 6 [0x6]))) 196 {*lea_2_rex64} (nil)
    (nil))

(insn:TI 438 436 373 16 ./CppStatUtilities.cc:245 (set (reg:DI 0 ax [orig:117 ivtmp.957 ] [117])
        (plus:DI (reg:DI 1 dx [orig:82 ivtmp.957 ] [82])
            (const_int 7 [0x7]))) 196 {*lea_2_rex64} (nil)
    (nil))

(insn 373 438 425 16 ./CppStatUtilities.cc:245 (parallel [
            (set (reg/v:SI 2 cx [orig:81 i ] [81])
                (plus:SI (reg/v:SI 2 cx [orig:81 i ] [81])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 425 373 32 16 ./CppStatUtilities.cc:246 (set (reg:V2DF 24 xmm3 [83])
        (and:V2DF (reg:V2DF 24 xmm3 [83])
            (reg:V2DF 22 xmm1 [73]))) 1050 {*andv2df3} (insn_list:REG_DEP_TRUE 29 (nil))
    (nil))

(insn:TI 32 425 374 16 ./CppStatUtilities.cc:246 (set (mem:DF (plus:DI (mult:DI (reg:DI 1 dx [orig:82 ivtmp.957 ] [82])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 6 bp [orig:66 res ] [66])) [3 S8 A64])
        (reg:DF 24 xmm3 [83])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 425 (insn_list:REG_DEP_ANTI 28 (nil)))
    (expr_list:REG_DEAD (reg:DF 24 xmm3 [83])
        (expr_list:REG_EQUAL (abs:DF (reg:DF 84))
            (nil))))

(insn 374 32 375 16 ./CppStatUtilities.cc:245 (parallel [
            (set (reg:DI 1 dx [orig:82 ivtmp.957 ] [82])
                (plus:DI (reg:DI 1 dx [orig:82 ivtmp.957 ] [82])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 28 (insn_list:REG_DEP_ANTI 32 (insn_list:REG_DEP_ANTI 426 (insn_list:REG_DEP_ANTI 428 (insn_list:REG_DEP_ANTI 430 (insn_list:REG_DEP_ANTI 432 (insn_list:REG_DEP_ANTI 434 (insn_list:REG_DEP_ANTI 436 (insn_list:REG_DEP_ANTI 438 (nil))))))))))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 375 374 260 16 ./CppStatUtilities.cc:245 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 2 cx [orig:81 i ] [81])
            (reg/v:SI 41 r12 [orig:65 n ] [65]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_OUTPUT 374 (insn_list:REG_DEP_TRUE 373 (nil)))
    (nil))

(insn:TI 260 375 261 16 ./CppStatUtilities.cc:246 (set (reg:DF 21 xmm0 [88])
        (mem:DF (plus:DI (mult:DI (reg:DI 40 r11 [79])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 3 bx [orig:64 a ] [64])) [3 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 426 (insn_list:REG_DEP_TRUE 32 (nil)))
    (nil))

(insn:TI 261 260 427 16 ./CppStatUtilities.cc:246 (set (reg:DF 21 xmm0 [88])
        (minus:DF (reg:DF 21 xmm0 [88])
            (reg/v:DF 23 xmm2 [orig:62 med ] [62]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 260 (nil))
    (nil))

(insn:TI 427 261 263 16 ./CppStatUtilities.cc:246 (set (reg:V2DF 21 xmm0 [88])
        (and:V2DF (reg:V2DF 21 xmm0 [88])
            (reg:V2DF 22 xmm1 [73]))) 1050 {*andv2df3} (insn_list:REG_DEP_TRUE 261 (nil))
    (nil))

(insn:TI 263 427 278 16 ./CppStatUtilities.cc:246 (set (mem:DF (plus:DI (mult:DI (reg:DI 40 r11 [79])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 6 bp [orig:66 res ] [66])) [3 S8 A64])
        (reg:DF 21 xmm0 [88])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 426 (insn_list:REG_DEP_TRUE 427 (insn_list:REG_DEP_OUTPUT 32 (insn_list:REG_DEP_ANTI 28 (insn_list:REG_DEP_ANTI 260 (nil))))))
    (expr_list:REG_DEAD (reg:DF 21 xmm0 [88])
        (expr_list:REG_DEAD (reg:DI 40 r11 [79])
            (expr_list:REG_EQUAL (abs:DF (reg:DF 89))
                (nil)))))

(insn:TI 278 263 279 16 ./CppStatUtilities.cc:246 (set (reg:DF 52 xmm15 [93])
        (mem:DF (plus:DI (mult:DI (reg:DI 39 r10 [orig:92 ivtmp.957 ] [92])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 3 bx [orig:64 a ] [64])) [3 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 428 (insn_list:REG_DEP_TRUE 32 (insn_list:REG_DEP_TRUE 263 (nil))))
    (nil))

(insn:TI 279 278 429 16 ./CppStatUtilities.cc:246 (set (reg:DF 52 xmm15 [93])
        (minus:DF (reg:DF 52 xmm15 [93])
            (reg/v:DF 23 xmm2 [orig:62 med ] [62]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 278 (nil))
    (nil))

(insn:TI 429 279 281 16 ./CppStatUtilities.cc:246 (set (reg:V2DF 52 xmm15 [93])
        (and:V2DF (reg:V2DF 52 xmm15 [93])
            (reg:V2DF 22 xmm1 [73]))) 1050 {*andv2df3} (insn_list:REG_DEP_TRUE 279 (nil))
    (nil))

(insn:TI 281 429 296 16 ./CppStatUtilities.cc:246 (set (mem:DF (plus:DI (mult:DI (reg:DI 39 r10 [orig:92 ivtmp.957 ] [92])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 6 bp [orig:66 res ] [66])) [3 S8 A64])
        (reg:DF 52 xmm15 [93])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 429 (insn_list:REG_DEP_TRUE 428 (insn_list:REG_DEP_OUTPUT 32 (insn_list:REG_DEP_OUTPUT 263 (insn_list:REG_DEP_ANTI 28 (insn_list:REG_DEP_ANTI 260 (insn_list:REG_DEP_ANTI 278 (nil))))))))
    (expr_list:REG_DEAD (reg:DF 52 xmm15 [93])
        (expr_list:REG_DEAD (reg:DI 39 r10 [orig:92 ivtmp.957 ] [92])
            (expr_list:REG_EQUAL (abs:DF (reg:DF 94))
                (nil)))))

(insn:TI 296 281 297 16 ./CppStatUtilities.cc:246 (set (reg:DF 51 xmm14 [98])
        (mem:DF (plus:DI (mult:DI (reg:DI 38 r9 [orig:97 ivtmp.957 ] [97])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 3 bx [orig:64 a ] [64])) [3 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 430 (insn_list:REG_DEP_TRUE 32 (insn_list:REG_DEP_TRUE 263 (insn_list:REG_DEP_TRUE 281 (nil)))))
    (nil))

(insn:TI 297 296 431 16 ./CppStatUtilities.cc:246 (set (reg:DF 51 xmm14 [98])
        (minus:DF (reg:DF 51 xmm14 [98])
            (reg/v:DF 23 xmm2 [orig:62 med ] [62]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 296 (nil))
    (nil))

(insn:TI 431 297 299 16 ./CppStatUtilities.cc:246 (set (reg:V2DF 51 xmm14 [98])
        (and:V2DF (reg:V2DF 51 xmm14 [98])
            (reg:V2DF 22 xmm1 [73]))) 1050 {*andv2df3} (insn_list:REG_DEP_TRUE 297 (nil))
    (nil))

(insn:TI 299 431 314 16 ./CppStatUtilities.cc:246 (set (mem:DF (plus:DI (mult:DI (reg:DI 38 r9 [orig:97 ivtmp.957 ] [97])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 6 bp [orig:66 res ] [66])) [3 S8 A64])
        (reg:DF 51 xmm14 [98])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 431 (insn_list:REG_DEP_TRUE 430 (insn_list:REG_DEP_OUTPUT 32 (insn_list:REG_DEP_OUTPUT 263 (insn_list:REG_DEP_OUTPUT 281 (insn_list:REG_DEP_ANTI 28 (insn_list:REG_DEP_ANTI 260 (insn_list:REG_DEP_ANTI 278 (insn_list:REG_DEP_ANTI 296 (nil))))))))))
    (expr_list:REG_DEAD (reg:DF 51 xmm14 [98])
        (expr_list:REG_DEAD (reg:DI 38 r9 [orig:97 ivtmp.957 ] [97])
            (expr_list:REG_EQUAL (abs:DF (reg:DF 99))
                (nil)))))

(insn:TI 314 299 315 16 ./CppStatUtilities.cc:246 (set (reg:DF 50 xmm13 [103])
        (mem:DF (plus:DI (mult:DI (reg:DI 37 r8 [orig:102 ivtmp.957 ] [102])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 3 bx [orig:64 a ] [64])) [3 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 432 (insn_list:REG_DEP_TRUE 32 (insn_list:REG_DEP_TRUE 263 (insn_list:REG_DEP_TRUE 281 (insn_list:REG_DEP_TRUE 299 (nil))))))
    (nil))

(insn:TI 315 314 433 16 ./CppStatUtilities.cc:246 (set (reg:DF 50 xmm13 [103])
        (minus:DF (reg:DF 50 xmm13 [103])
            (reg/v:DF 23 xmm2 [orig:62 med ] [62]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 314 (nil))
    (nil))

(insn:TI 433 315 317 16 ./CppStatUtilities.cc:246 (set (reg:V2DF 50 xmm13 [103])
        (and:V2DF (reg:V2DF 50 xmm13 [103])
            (reg:V2DF 22 xmm1 [73]))) 1050 {*andv2df3} (insn_list:REG_DEP_TRUE 315 (nil))
    (nil))

(insn:TI 317 433 332 16 ./CppStatUtilities.cc:246 (set (mem:DF (plus:DI (mult:DI (reg:DI 37 r8 [orig:102 ivtmp.957 ] [102])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 6 bp [orig:66 res ] [66])) [3 S8 A64])
        (reg:DF 50 xmm13 [103])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 433 (insn_list:REG_DEP_TRUE 432 (insn_list:REG_DEP_OUTPUT 32 (insn_list:REG_DEP_OUTPUT 263 (insn_list:REG_DEP_OUTPUT 281 (insn_list:REG_DEP_OUTPUT 299 (insn_list:REG_DEP_ANTI 28 (insn_list:REG_DEP_ANTI 260 (insn_list:REG_DEP_ANTI 278 (insn_list:REG_DEP_ANTI 296 (insn_list:REG_DEP_ANTI 314 (nil))))))))))))
    (expr_list:REG_DEAD (reg:DF 50 xmm13 [103])
        (expr_list:REG_DEAD (reg:DI 37 r8 [orig:102 ivtmp.957 ] [102])
            (expr_list:REG_EQUAL (abs:DF (reg:DF 104))
                (nil)))))

(insn:TI 332 317 333 16 ./CppStatUtilities.cc:246 (set (reg:DF 49 xmm12 [108])
        (mem:DF (plus:DI (mult:DI (reg:DI 5 di [orig:107 ivtmp.957 ] [107])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 3 bx [orig:64 a ] [64])) [3 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 434 (insn_list:REG_DEP_TRUE 32 (insn_list:REG_DEP_TRUE 263 (insn_list:REG_DEP_TRUE 281 (insn_list:REG_DEP_TRUE 299 (insn_list:REG_DEP_TRUE 317 (nil)))))))
    (nil))

(insn:TI 333 332 435 16 ./CppStatUtilities.cc:246 (set (reg:DF 49 xmm12 [108])
        (minus:DF (reg:DF 49 xmm12 [108])
            (reg/v:DF 23 xmm2 [orig:62 med ] [62]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 332 (nil))
    (nil))

(insn:TI 435 333 335 16 ./CppStatUtilities.cc:246 (set (reg:V2DF 49 xmm12 [108])
        (and:V2DF (reg:V2DF 49 xmm12 [108])
            (reg:V2DF 22 xmm1 [73]))) 1050 {*andv2df3} (insn_list:REG_DEP_TRUE 333 (nil))
    (nil))

(insn:TI 335 435 350 16 ./CppStatUtilities.cc:246 (set (mem:DF (plus:DI (mult:DI (reg:DI 5 di [orig:107 ivtmp.957 ] [107])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 6 bp [orig:66 res ] [66])) [3 S8 A64])
        (reg:DF 49 xmm12 [108])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 435 (insn_list:REG_DEP_TRUE 434 (insn_list:REG_DEP_OUTPUT 32 (insn_list:REG_DEP_OUTPUT 263 (insn_list:REG_DEP_OUTPUT 281 (insn_list:REG_DEP_OUTPUT 299 (insn_list:REG_DEP_OUTPUT 317 (insn_list:REG_DEP_ANTI 28 (insn_list:REG_DEP_ANTI 260 (insn_list:REG_DEP_ANTI 278 (insn_list:REG_DEP_ANTI 296 (insn_list:REG_DEP_ANTI 314 (insn_list:REG_DEP_ANTI 332 (nil))))))))))))))
    (expr_list:REG_DEAD (reg:DF 49 xmm12 [108])
        (expr_list:REG_DEAD (reg:DI 5 di [orig:107 ivtmp.957 ] [107])
            (expr_list:REG_EQUAL (abs:DF (reg:DF 109))
                (nil)))))

(insn:TI 350 335 351 16 ./CppStatUtilities.cc:246 (set (reg:DF 48 xmm11 [113])
        (mem:DF (plus:DI (mult:DI (reg:DI 4 si [orig:112 ivtmp.957 ] [112])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 3 bx [orig:64 a ] [64])) [3 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 436 (insn_list:REG_DEP_TRUE 32 (insn_list:REG_DEP_TRUE 263 (insn_list:REG_DEP_TRUE 281 (insn_list:REG_DEP_TRUE 299 (insn_list:REG_DEP_TRUE 317 (insn_list:REG_DEP_TRUE 335 (nil))))))))
    (nil))

(insn:TI 351 350 437 16 ./CppStatUtilities.cc:246 (set (reg:DF 48 xmm11 [113])
        (minus:DF (reg:DF 48 xmm11 [113])
            (reg/v:DF 23 xmm2 [orig:62 med ] [62]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 350 (nil))
    (nil))

(insn:TI 437 351 353 16 ./CppStatUtilities.cc:246 (set (reg:V2DF 48 xmm11 [113])
        (and:V2DF (reg:V2DF 48 xmm11 [113])
            (reg:V2DF 22 xmm1 [73]))) 1050 {*andv2df3} (insn_list:REG_DEP_TRUE 351 (nil))
    (nil))

(insn:TI 353 437 368 16 ./CppStatUtilities.cc:246 (set (mem:DF (plus:DI (mult:DI (reg:DI 4 si [orig:112 ivtmp.957 ] [112])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 6 bp [orig:66 res ] [66])) [3 S8 A64])
        (reg:DF 48 xmm11 [113])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 437 (insn_list:REG_DEP_TRUE 436 (insn_list:REG_DEP_OUTPUT 32 (insn_list:REG_DEP_OUTPUT 263 (insn_list:REG_DEP_OUTPUT 281 (insn_list:REG_DEP_OUTPUT 299 (insn_list:REG_DEP_OUTPUT 317 (insn_list:REG_DEP_OUTPUT 335 (insn_list:REG_DEP_ANTI 28 (insn_list:REG_DEP_ANTI 260 (insn_list:REG_DEP_ANTI 278 (insn_list:REG_DEP_ANTI 296 (insn_list:REG_DEP_ANTI 314 (insn_list:REG_DEP_ANTI 332 (insn_list:REG_DEP_ANTI 350 (nil))))))))))))))))
    (expr_list:REG_DEAD (reg:DF 48 xmm11 [113])
        (expr_list:REG_DEAD (reg:DI 4 si [orig:112 ivtmp.957 ] [112])
            (expr_list:REG_EQUAL (abs:DF (reg:DF 114))
                (nil)))))

(insn:TI 368 353 369 16 ./CppStatUtilities.cc:246 (set (reg:DF 47 xmm10 [118])
        (mem:DF (plus:DI (mult:DI (reg:DI 0 ax [orig:117 ivtmp.957 ] [117])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 3 bx [orig:64 a ] [64])) [3 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 438 (insn_list:REG_DEP_TRUE 32 (insn_list:REG_DEP_TRUE 263 (insn_list:REG_DEP_TRUE 281 (insn_list:REG_DEP_TRUE 299 (insn_list:REG_DEP_TRUE 317 (insn_list:REG_DEP_TRUE 335 (insn_list:REG_DEP_TRUE 353 (nil)))))))))
    (nil))

(insn:TI 369 368 439 16 ./CppStatUtilities.cc:246 (set (reg:DF 47 xmm10 [118])
        (minus:DF (reg:DF 47 xmm10 [118])
            (reg/v:DF 23 xmm2 [orig:62 med ] [62]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 368 (nil))
    (nil))

(insn:TI 439 369 371 16 ./CppStatUtilities.cc:246 (set (reg:V2DF 47 xmm10 [118])
        (and:V2DF (reg:V2DF 47 xmm10 [118])
            (reg:V2DF 22 xmm1 [73]))) 1050 {*andv2df3} (insn_list:REG_DEP_TRUE 369 (nil))
    (nil))

(insn:TI 371 439 376 16 ./CppStatUtilities.cc:246 (set (mem:DF (plus:DI (mult:DI (reg:DI 0 ax [orig:117 ivtmp.957 ] [117])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 6 bp [orig:66 res ] [66])) [3 S8 A64])
        (reg:DF 47 xmm10 [118])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 439 (insn_list:REG_DEP_TRUE 438 (insn_list:REG_DEP_OUTPUT 32 (insn_list:REG_DEP_OUTPUT 263 (insn_list:REG_DEP_OUTPUT 281 (insn_list:REG_DEP_OUTPUT 299 (insn_list:REG_DEP_OUTPUT 317 (insn_list:REG_DEP_OUTPUT 335 (insn_list:REG_DEP_OUTPUT 353 (insn_list:REG_DEP_ANTI 28 (insn_list:REG_DEP_ANTI 260 (insn_list:REG_DEP_ANTI 278 (insn_list:REG_DEP_ANTI 296 (insn_list:REG_DEP_ANTI 314 (insn_list:REG_DEP_ANTI 332 (insn_list:REG_DEP_ANTI 350 (insn_list:REG_DEP_ANTI 368 (nil))))))))))))))))))
    (expr_list:REG_DEAD (reg:DF 47 xmm10 [118])
        (expr_list:REG_DEAD (reg:DI 0 ax [orig:117 ivtmp.957 ] [117])
            (expr_list:REG_EQUAL (abs:DF (reg:DF 119))
                (nil)))))

(jump_insn 376 371 62 16 ./CppStatUtilities.cc:245 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 23)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 28 (insn_list:REG_DEP_ANTI 29 (insn_list:REG_DEP_ANTI 425 (insn_list:REG_DEP_ANTI 426 (insn_list:REG_DEP_ANTI 260 (insn_list:REG_DEP_ANTI 261 (insn_list:REG_DEP_ANTI 427 (insn_list:REG_DEP_ANTI 428 (insn_list:REG_DEP_ANTI 278 (insn_list:REG_DEP_ANTI 279 (insn_list:REG_DEP_ANTI 429 (insn_list:REG_DEP_ANTI 430 (insn_list:REG_DEP_ANTI 296 (insn_list:REG_DEP_ANTI 297 (insn_list:REG_DEP_ANTI 431 (insn_list:REG_DEP_ANTI 432 (insn_list:REG_DEP_ANTI 314 (insn_list:REG_DEP_ANTI 315 (insn_list:REG_DEP_ANTI 433 (insn_list:REG_DEP_ANTI 434 (insn_list:REG_DEP_ANTI 332 (insn_list:REG_DEP_ANTI 333 (insn_list:REG_DEP_ANTI 435 (insn_list:REG_DEP_ANTI 436 (insn_list:REG_DEP_ANTI 350 (insn_list:REG_DEP_ANTI 351 (insn_list:REG_DEP_ANTI 437 (insn_list:REG_DEP_ANTI 438 (insn_list:REG_DEP_ANTI 368 (insn_list:REG_DEP_ANTI 369 (insn_list:REG_DEP_ANTI 439 (insn_list:REG_DEP_ANTI 373 (insn_list:REG_DEP_ANTI 374 (insn_list:REG_DEP_TRUE 375 (insn_list:REG_DEP_ANTI 32 (insn_list:REG_DEP_ANTI 263 (insn_list:REG_DEP_ANTI 281 (insn_list:REG_DEP_ANTI 299 (insn_list:REG_DEP_ANTI 317 (insn_list:REG_DEP_ANTI 335 (insn_list:REG_DEP_ANTI 353 (insn_list:REG_DEP_ANTI 371 (nil)))))))))))))))))))))))))))))))))))))))))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 9000 [0x2328])
            (nil))))
;; End of basic block 16, registers live:
 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 23 [xmm2] 41 [r12]

(note:HI 62 376 38 NOTE_INSN_LOOP_BEG)

;; Start of basic block 17, registers live: 6 [bp] 7 [sp] 41 [r12]
(code_label:HI 38 62 39 17 819 "" [3 uses])

(note:HI 39 38 40 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(note:HI 40 39 44 17 ("./CppStatUtilities.cc") 248)

(note:HI 44 40 45 17 NOTE_INSN_DELETED)

(note:HI 45 44 49 17 NOTE_INSN_DELETED)

(note:HI 49 45 41 17 NOTE_INSN_FUNCTION_END)

(insn:TI 41 49 42 17 ./CppStatUtilities.cc:248 (set (reg:SI 4 si [ n ])
        (reg/v:SI 41 r12 [orig:65 n ] [65])) 40 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg/v:SI 41 r12 [orig:65 n ] [65])
        (nil)))

(insn 42 41 43 17 ./CppStatUtilities.cc:248 (set (reg:DI 5 di [ res ])
        (reg/v/f:DI 6 bp [orig:66 res ] [66])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg/v/f:DI 6 bp [orig:66 res ] [66])
        (nil)))

(call_insn:TI 43 42 479 17 ./CppStatUtilities.cc:248 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("medianInPlace") [flags 0x41] <function_decl 0x2b5eb631e600 medianInPlace>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_TRUE 42 (insn_list:REG_DEP_TRUE 41 (nil)))
    (expr_list:REG_DEAD (reg:SI 4 si [ n ])
        (expr_list:REG_DEAD (reg:DI 5 di [ res ])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di [ res ]))
        (expr_list:REG_DEP_TRUE (use (reg:SI 4 si [ n ]))
            (nil))))

(note 479 43 478 17 ( i (nil)) NOTE_INSN_VAR_LOCATION)

(note 478 479 50 17 ( med (nil)) NOTE_INSN_VAR_LOCATION)

(note:HI 50 478 52 17 ("./CppStatUtilities.cc") 251)

(insn:TI 52 50 372 17 ./CppStatUtilities.cc:251 (set (reg/i:DF 21 xmm0 [ <result> ])
        (mult:DF (reg:DF 21 xmm0)
            (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                    (const_int 8 [0x8])) [78 constant+0 S8 A8]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 43 (nil))
    (nil))

(note:HI 372 52 455 17 ("./CppStatUtilities.cc") 245)

(note 455 372 456 17 NOTE_INSN_EPILOGUE_BEG)

(insn 456 455 464 17 ./CppStatUtilities.cc:251 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) 762 {pro_epilogue_adjust_stack_rex64} (insn_list:REG_DEP_ANTI 43 (insn_list:REG_DEP_ANTI 52 (nil)))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(note 464 456 58 17 NOTE_INSN_DELETED)

(insn 58 464 465 17 ./CppStatUtilities.cc:251 (use (reg/i:DF 21 xmm0 [ <result> ])) -1 (insn_list:REG_DEP_TRUE 52 (nil))
    (nil))

(note 465 58 457 17 NOTE_INSN_DELETED)

(insn:TI 457 465 480 17 ./CppStatUtilities.cc:251 (parallel [
            (set (reg:DI 3 bx)
                (mem:DI (reg/f:DI 7 sp) [0 S8 A8]))
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 8 [0x8])))
        ]) 77 {popdi1} (insn_list:REG_DEP_ANTI 43 (insn_list:REG_DEP_TRUE 456 (nil)))
    (nil))

(note 480 457 458 17 ( a (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 458 480 481 17 ./CppStatUtilities.cc:251 (parallel [
            (set (reg:DI 6 bp)
                (mem:DI (reg/f:DI 7 sp) [0 S8 A8]))
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 8 [0x8])))
        ]) 77 {popdi1} (insn_list:REG_DEP_ANTI 42 (insn_list:REG_DEP_TRUE 457 (insn_list:REG_DEP_ANTI 43 (insn_list:REG_DEP_TRUE 456 (nil)))))
    (nil))

(note 481 458 459 17 ( res (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 459 481 482 17 ./CppStatUtilities.cc:251 (parallel [
            (set (reg:DI 41 r12)
                (mem:DI (reg/f:DI 7 sp) [0 S8 A8]))
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 8 [0x8])))
        ]) 77 {popdi1} (insn_list:REG_DEP_ANTI 41 (insn_list:REG_DEP_TRUE 458 (insn_list:REG_DEP_ANTI 43 (insn_list:REG_DEP_TRUE 456 (nil)))))
    (nil))

(note 482 459 460 17 ( n (nil)) NOTE_INSN_VAR_LOCATION)

(jump_insn:TI 460 482 461 17 ./CppStatUtilities.cc:251 (return) 562 {return_internal} (insn_list:REG_DEP_TRUE 52 (insn_list:REG_DEP_ANTI 58 (insn_list:REG_DEP_TRUE 456 (insn_list:REG_DEP_TRUE 459 (insn_list:REG_DEP_TRUE 458 (insn_list:REG_DEP_TRUE 42 (insn_list:REG_DEP_TRUE 41 (insn_list:REG_DEP_TRUE 457 (insn_list:REG_DEP_TRUE 43 (nil))))))))))
    (nil))
;; End of basic block 17, registers live:
 3 [bx] 6 [bp] 7 [sp] 21 [xmm0] 41 [r12]

(barrier 461 460 424)

(note 424 461 0 NOTE_INSN_DELETED)


;; Function double mad(double*, double*, int, int, double&, double) (_Z3madPdS_iiRdd)


Basic block 0:
IN:
Stack adjustment: 8
Reg 1: start+0
Reg 2: end+0
Reg 4: w+0
Reg 5: a+0
Reg 21: constant+0
Reg 37: medianVal+0
Variables:
  name: w
    offset 0
      (reg:DI 4 si [ w ])
  name: start
    offset 0
      (reg:SI 1 dx [ start ])
  name: end
    offset 0
      (reg:SI 2 cx [ end ])
  name: medianVal
    offset 0
      (reg:DI 37 r8 [ medianVal ])
  name: constant
    offset 0
      (reg:DF 21 xmm0 [ constant ])
  name: a
    offset 0
      (reg:DI 5 di [ a ])

OUT:
Stack adjustment: 80
Reg 3: end+0
Reg 6: start+0
Reg 42: medianVal+0
Reg 43: w+0
Reg 44: a+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 44 r15 [orig:71 a ] [71])
  name: w
    offset 0
      (reg/v/f:DI 43 r14 [orig:72 w ] [72])
  name: start
    offset 0
      (reg/v:SI 6 bp [orig:73 start ] [73])
  name: end
    offset 0
      (reg/v:SI 3 bx [orig:74 end ] [74])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:75 medianVal ] [75])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [80 constant+0 S8 A8])


Basic block 1:
IN:
Stack adjustment: 80
Reg 3: end+0
Reg 6: start+0
Reg 42: medianVal+0
Reg 43: w+0
Reg 44: a+0
Variables:
  name: w
    offset 0
      (reg/v/f:DI 43 r14 [orig:72 w ] [72])
  name: start
    offset 0
      (reg/v:SI 6 bp [orig:73 start ] [73])
  name: end
    offset 0
      (reg/v:SI 3 bx [orig:74 end ] [74])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:75 medianVal ] [75])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [80 constant+0 S8 A8])
  name: a
    offset 0
      (reg/v/f:DI 44 r15 [orig:71 a ] [71])

OUT:
Stack adjustment: 80
Reg 2: end.998+0
Reg 3: end+0
Reg 4: k+0
Reg 6: start+0
Reg 42: medianVal+0
Reg 43: w+0
Reg 44: a+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 44 r15 [orig:71 a ] [71])
  name: w
    offset 0
      (reg/v/f:DI 43 r14 [orig:72 w ] [72])
  name: start
    offset 0
      (reg/v:SI 6 bp [orig:73 start ] [73])
  name: end
    offset 0
      (reg/v:SI 3 bx [orig:74 end ] [74])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:75 medianVal ] [75])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [80 constant+0 S8 A8])
  name: end.998
    offset 0
      (reg/v:SI 2 cx [orig:59 end.998 ] [59])
  name: k
    offset 0
      (reg:DI 4 si [orig:65 k ] [65])


Basic block 2:
IN:
Stack adjustment: 80
Reg 2: end.998+0
Reg 3: end+0
Reg 4: k+0
Reg 6: start+0
Reg 42: medianVal+0
Reg 43: w+0
Reg 44: a+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 44 r15 [orig:71 a ] [71])
  name: w
    offset 0
      (reg/v/f:DI 43 r14 [orig:72 w ] [72])
  name: start
    offset 0
      (reg/v:SI 6 bp [orig:73 start ] [73])
  name: end
    offset 0
      (reg/v:SI 3 bx [orig:74 end ] [74])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:75 medianVal ] [75])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [80 constant+0 S8 A8])
  name: end.998
    offset 0
      (reg/v:SI 2 cx [orig:59 end.998 ] [59])
  name: k
    offset 0
      (reg:DI 4 si [orig:65 k ] [65])

OUT:
Stack adjustment: 80
Reg 1: i+0
Reg 2: end.998+0
Reg 3: end+0
Reg 4: k+0
Reg 6: start+0
Reg 42: medianVal+0
Reg 43: w+0
Reg 44: a+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 44 r15 [orig:71 a ] [71])
  name: w
    offset 0
      (reg/v/f:DI 43 r14 [orig:72 w ] [72])
  name: start
    offset 0
      (reg/v:SI 6 bp [orig:73 start ] [73])
  name: end
    offset 0
      (reg/v:SI 3 bx [orig:74 end ] [74])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:75 medianVal ] [75])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [80 constant+0 S8 A8])
  name: end.998
    offset 0
      (reg/v:SI 2 cx [orig:59 end.998 ] [59])
  name: k
    offset 0
      (reg:DI 4 si [orig:65 k ] [65])
  name: i
    offset 0
      (reg/v:SI 1 dx [orig:63 i ] [63])
      (reg:SI 6 bp [orig:63 i ] [63])


Basic block 3:
IN:
Stack adjustment: 80
Reg 1: i+0
Reg 2: end.998+0
Reg 3: end+0
Reg 4: k+0
Reg 6: start+0
Reg 42: medianVal+0
Reg 43: w+0
Reg 44: a+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 44 r15 [orig:71 a ] [71])
  name: w
    offset 0
      (reg/v/f:DI 43 r14 [orig:72 w ] [72])
  name: start
    offset 0
      (reg/v:SI 6 bp [orig:73 start ] [73])
  name: end
    offset 0
      (reg/v:SI 3 bx [orig:74 end ] [74])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:75 medianVal ] [75])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [80 constant+0 S8 A8])
  name: end.998
    offset 0
      (reg/v:SI 2 cx [orig:59 end.998 ] [59])
  name: k
    offset 0
      (reg:DI 4 si [orig:65 k ] [65])
  name: i
    offset 0
      (reg/v:SI 1 dx [orig:63 i ] [63])
      (reg:SI 6 bp [orig:63 i ] [63])

OUT:
Stack adjustment: 80
Reg 1: i+0
Reg 2: end.998+0
Reg 3: end+0
Reg 4: k+0
Reg 6: start+0
Reg 42: medianVal+0
Reg 43: w+0
Reg 44: a+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 44 r15 [orig:71 a ] [71])
  name: w
    offset 0
      (reg/v/f:DI 43 r14 [orig:72 w ] [72])
  name: start
    offset 0
      (reg/v:SI 6 bp [orig:73 start ] [73])
  name: end
    offset 0
      (reg/v:SI 3 bx [orig:74 end ] [74])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:75 medianVal ] [75])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [80 constant+0 S8 A8])
  name: end.998
    offset 0
      (reg/v:SI 2 cx [orig:59 end.998 ] [59])
  name: k
    offset 0
      (reg:DI 4 si [orig:65 k ] [65])
  name: i
    offset 0
      (reg/v:SI 1 dx [orig:63 i ] [63])
      (reg:SI 6 bp [orig:63 i ] [63])


Basic block 4:
IN:
Stack adjustment: 80
Reg 1: i+0
Reg 2: end.998+0
Reg 3: end+0
Reg 4: k+0
Reg 6: start+0
Reg 42: medianVal+0
Reg 43: w+0
Reg 44: a+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 44 r15 [orig:71 a ] [71])
  name: w
    offset 0
      (reg/v/f:DI 43 r14 [orig:72 w ] [72])
  name: start
    offset 0
      (reg/v:SI 6 bp [orig:73 start ] [73])
  name: end
    offset 0
      (reg/v:SI 3 bx [orig:74 end ] [74])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:75 medianVal ] [75])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [80 constant+0 S8 A8])
  name: end.998
    offset 0
      (reg/v:SI 2 cx [orig:59 end.998 ] [59])
  name: k
    offset 0
      (reg:DI 4 si [orig:65 k ] [65])
  name: i
    offset 0
      (reg/v:SI 1 dx [orig:63 i ] [63])
      (reg:SI 6 bp [orig:63 i ] [63])

OUT:
Stack adjustment: 80
Reg 1: i+0
Reg 2: end.998+0
Reg 3: end+0
Reg 4: k+0
Reg 6: start+0
Reg 42: medianVal+0
Reg 43: w+0
Reg 44: a+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 44 r15 [orig:71 a ] [71])
  name: w
    offset 0
      (reg/v/f:DI 43 r14 [orig:72 w ] [72])
  name: start
    offset 0
      (reg/v:SI 6 bp [orig:73 start ] [73])
  name: end
    offset 0
      (reg/v:SI 3 bx [orig:74 end ] [74])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:75 medianVal ] [75])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [80 constant+0 S8 A8])
  name: end.998
    offset 0
      (reg/v:SI 2 cx [orig:59 end.998 ] [59])
  name: k
    offset 0
      (reg:DI 4 si [orig:65 k ] [65])
  name: i
    offset 0
      (reg/v:SI 1 dx [orig:63 i ] [63])
      (reg:SI 6 bp [orig:63 i ] [63])


Basic block 5:
IN:
Stack adjustment: 80
Reg 1: i+0
Reg 2: end.998+0
Reg 3: end+0
Reg 4: k+0
Reg 6: start+0
Reg 42: medianVal+0
Reg 43: w+0
Reg 44: a+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 44 r15 [orig:71 a ] [71])
  name: w
    offset 0
      (reg/v/f:DI 43 r14 [orig:72 w ] [72])
  name: start
    offset 0
      (reg/v:SI 6 bp [orig:73 start ] [73])
  name: end
    offset 0
      (reg/v:SI 3 bx [orig:74 end ] [74])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:75 medianVal ] [75])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [80 constant+0 S8 A8])
  name: end.998
    offset 0
      (reg/v:SI 2 cx [orig:59 end.998 ] [59])
  name: k
    offset 0
      (reg:DI 4 si [orig:65 k ] [65])
  name: i
    offset 0
      (reg/v:SI 1 dx [orig:63 i ] [63])
      (reg:SI 6 bp [orig:63 i ] [63])

OUT:
Stack adjustment: 80
Reg 1: i+0
Reg 2: end.998+0
Reg 3: end+0
Reg 4: k+0
Reg 6: start+0
Reg 42: medianVal+0
Reg 43: w+0
Reg 44: a+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 44 r15 [orig:71 a ] [71])
  name: w
    offset 0
      (reg/v/f:DI 43 r14 [orig:72 w ] [72])
  name: start
    offset 0
      (reg/v:SI 6 bp [orig:73 start ] [73])
  name: end
    offset 0
      (reg/v:SI 3 bx [orig:74 end ] [74])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:75 medianVal ] [75])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [80 constant+0 S8 A8])
  name: end.998
    offset 0
      (reg/v:SI 2 cx [orig:59 end.998 ] [59])
  name: k
    offset 0
      (reg:DI 4 si [orig:65 k ] [65])
  name: i
    offset 0
      (reg/v:SI 1 dx [orig:63 i ] [63])
      (reg:SI 6 bp [orig:63 i ] [63])


Basic block 6:
IN:
Stack adjustment: 80
Reg 1: i+0
Reg 2: end.998+0
Reg 3: end+0
Reg 4: k+0
Reg 6: start+0
Reg 42: medianVal+0
Reg 43: w+0
Reg 44: a+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 44 r15 [orig:71 a ] [71])
  name: w
    offset 0
      (reg/v/f:DI 43 r14 [orig:72 w ] [72])
  name: start
    offset 0
      (reg/v:SI 6 bp [orig:73 start ] [73])
  name: end
    offset 0
      (reg/v:SI 3 bx [orig:74 end ] [74])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:75 medianVal ] [75])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [80 constant+0 S8 A8])
  name: end.998
    offset 0
      (reg/v:SI 2 cx [orig:59 end.998 ] [59])
  name: k
    offset 0
      (reg:DI 4 si [orig:65 k ] [65])
  name: i
    offset 0
      (reg/v:SI 1 dx [orig:63 i ] [63])
      (reg:SI 6 bp [orig:63 i ] [63])

OUT:
Stack adjustment: 80
Reg 1: i+0
Reg 2: end.998+0
Reg 3: end+0
Reg 4: k+0
Reg 6: start+0
Reg 42: medianVal+0
Reg 43: w+0
Reg 44: a+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 44 r15 [orig:71 a ] [71])
  name: w
    offset 0
      (reg/v/f:DI 43 r14 [orig:72 w ] [72])
  name: start
    offset 0
      (reg/v:SI 6 bp [orig:73 start ] [73])
  name: end
    offset 0
      (reg/v:SI 3 bx [orig:74 end ] [74])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:75 medianVal ] [75])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [80 constant+0 S8 A8])
  name: end.998
    offset 0
      (reg/v:SI 2 cx [orig:59 end.998 ] [59])
  name: k
    offset 0
      (reg:DI 4 si [orig:65 k ] [65])
  name: i
    offset 0
      (reg/v:SI 1 dx [orig:63 i ] [63])
      (reg:SI 6 bp [orig:63 i ] [63])


Basic block 7:
IN:
Stack adjustment: 80
Reg 1: i+0
Reg 2: end.998+0
Reg 3: end+0
Reg 4: k+0
Reg 6: start+0
Reg 42: medianVal+0
Reg 43: w+0
Reg 44: a+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 44 r15 [orig:71 a ] [71])
  name: w
    offset 0
      (reg/v/f:DI 43 r14 [orig:72 w ] [72])
  name: start
    offset 0
      (reg/v:SI 6 bp [orig:73 start ] [73])
  name: end
    offset 0
      (reg/v:SI 3 bx [orig:74 end ] [74])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:75 medianVal ] [75])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [80 constant+0 S8 A8])
  name: end.998
    offset 0
      (reg/v:SI 2 cx [orig:59 end.998 ] [59])
  name: k
    offset 0
      (reg:DI 4 si [orig:65 k ] [65])
  name: i
    offset 0
      (reg/v:SI 1 dx [orig:63 i ] [63])
      (reg:SI 6 bp [orig:63 i ] [63])

OUT:
Stack adjustment: 80
Reg 1: i+0
Reg 2: end.998+0
Reg 3: end+0
Reg 4: k+0
Reg 6: start+0
Reg 42: medianVal+0
Reg 43: w+0
Reg 44: a+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 44 r15 [orig:71 a ] [71])
  name: w
    offset 0
      (reg/v/f:DI 43 r14 [orig:72 w ] [72])
  name: start
    offset 0
      (reg/v:SI 6 bp [orig:73 start ] [73])
  name: end
    offset 0
      (reg/v:SI 3 bx [orig:74 end ] [74])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:75 medianVal ] [75])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [80 constant+0 S8 A8])
  name: end.998
    offset 0
      (reg/v:SI 2 cx [orig:59 end.998 ] [59])
  name: k
    offset 0
      (reg:DI 4 si [orig:65 k ] [65])
  name: i
    offset 0
      (reg/v:SI 1 dx [orig:63 i ] [63])
      (reg:SI 6 bp [orig:63 i ] [63])


Basic block 8:
IN:
Stack adjustment: 80
Reg 1: i+0
Reg 2: end.998+0
Reg 3: end+0
Reg 4: k+0
Reg 6: start+0
Reg 42: medianVal+0
Reg 43: w+0
Reg 44: a+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 44 r15 [orig:71 a ] [71])
  name: w
    offset 0
      (reg/v/f:DI 43 r14 [orig:72 w ] [72])
  name: start
    offset 0
      (reg/v:SI 6 bp [orig:73 start ] [73])
  name: end
    offset 0
      (reg/v:SI 3 bx [orig:74 end ] [74])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:75 medianVal ] [75])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [80 constant+0 S8 A8])
  name: end.998
    offset 0
      (reg/v:SI 2 cx [orig:59 end.998 ] [59])
  name: k
    offset 0
      (reg:DI 4 si [orig:65 k ] [65])
  name: i
    offset 0
      (reg/v:SI 1 dx [orig:63 i ] [63])
      (reg:SI 6 bp [orig:63 i ] [63])

OUT:
Stack adjustment: 80
Reg 1: i+0
Reg 2: end.998+0
Reg 3: end+0
Reg 4: k+0
Reg 6: start+0
Reg 42: medianVal+0
Reg 43: w+0
Reg 44: a+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 44 r15 [orig:71 a ] [71])
  name: w
    offset 0
      (reg/v/f:DI 43 r14 [orig:72 w ] [72])
  name: start
    offset 0
      (reg/v:SI 6 bp [orig:73 start ] [73])
  name: end
    offset 0
      (reg/v:SI 3 bx [orig:74 end ] [74])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:75 medianVal ] [75])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [80 constant+0 S8 A8])
  name: end.998
    offset 0
      (reg/v:SI 2 cx [orig:59 end.998 ] [59])
  name: k
    offset 0
      (reg:DI 4 si [orig:65 k ] [65])
  name: i
    offset 0
      (reg/v:SI 1 dx [orig:63 i ] [63])
      (reg:SI 6 bp [orig:63 i ] [63])


Basic block 9:
IN:
Stack adjustment: 80
Reg 1: i+0
Reg 2: end.998+0
Reg 3: end+0
Reg 4: k+0
Reg 6: start+0
Reg 42: medianVal+0
Reg 43: w+0
Reg 44: a+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 44 r15 [orig:71 a ] [71])
  name: w
    offset 0
      (reg/v/f:DI 43 r14 [orig:72 w ] [72])
  name: start
    offset 0
      (reg/v:SI 6 bp [orig:73 start ] [73])
  name: end
    offset 0
      (reg/v:SI 3 bx [orig:74 end ] [74])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:75 medianVal ] [75])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [80 constant+0 S8 A8])
  name: end.998
    offset 0
      (reg/v:SI 2 cx [orig:59 end.998 ] [59])
  name: k
    offset 0
      (reg:DI 4 si [orig:65 k ] [65])
  name: i
    offset 0
      (reg/v:SI 1 dx [orig:63 i ] [63])
      (reg:SI 6 bp [orig:63 i ] [63])

OUT:
Stack adjustment: 80
Reg 1: i+0
Reg 2: end.998+0
Reg 3: end+0
Reg 4: k+0
Reg 6: start+0
Reg 42: medianVal+0
Reg 43: w+0
Reg 44: a+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 44 r15 [orig:71 a ] [71])
  name: w
    offset 0
      (reg/v/f:DI 43 r14 [orig:72 w ] [72])
  name: start
    offset 0
      (reg/v:SI 6 bp [orig:73 start ] [73])
  name: end
    offset 0
      (reg/v:SI 3 bx [orig:74 end ] [74])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:75 medianVal ] [75])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [80 constant+0 S8 A8])
  name: end.998
    offset 0
      (reg/v:SI 2 cx [orig:59 end.998 ] [59])
  name: k
    offset 0
      (reg:DI 4 si [orig:65 k ] [65])
  name: i
    offset 0
      (reg/v:SI 1 dx [orig:63 i ] [63])
      (reg:SI 6 bp [orig:63 i ] [63])


Basic block 10:
IN:
Stack adjustment: 80
Reg 1: i+0
Reg 2: end.998+0
Reg 3: end+0
Reg 4: k+0
Reg 6: start+0
Reg 42: medianVal+0
Reg 43: w+0
Reg 44: a+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 44 r15 [orig:71 a ] [71])
  name: w
    offset 0
      (reg/v/f:DI 43 r14 [orig:72 w ] [72])
  name: start
    offset 0
      (reg/v:SI 6 bp [orig:73 start ] [73])
  name: end
    offset 0
      (reg/v:SI 3 bx [orig:74 end ] [74])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:75 medianVal ] [75])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [80 constant+0 S8 A8])
  name: end.998
    offset 0
      (reg/v:SI 2 cx [orig:59 end.998 ] [59])
  name: k
    offset 0
      (reg:DI 4 si [orig:65 k ] [65])
  name: i
    offset 0
      (reg/v:SI 1 dx [orig:63 i ] [63])
      (reg:SI 6 bp [orig:63 i ] [63])

OUT:
Stack adjustment: 80
Reg 1: i+0
Reg 2: end.998+0
Reg 3: end+0
Reg 4: k+0
Reg 6: start+0
Reg 42: medianVal+0
Reg 43: w+0
Reg 44: a+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 44 r15 [orig:71 a ] [71])
  name: w
    offset 0
      (reg/v/f:DI 43 r14 [orig:72 w ] [72])
  name: start
    offset 0
      (reg/v:SI 6 bp [orig:73 start ] [73])
  name: end
    offset 0
      (reg/v:SI 3 bx [orig:74 end ] [74])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:75 medianVal ] [75])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [80 constant+0 S8 A8])
  name: end.998
    offset 0
      (reg/v:SI 2 cx [orig:59 end.998 ] [59])
  name: k
    offset 0
      (reg:DI 4 si [orig:65 k ] [65])
  name: i
    offset 0
      (reg/v:SI 1 dx [orig:63 i ] [63])
      (reg:SI 6 bp [orig:63 i ] [63])


Basic block 11:
IN:
Stack adjustment: 80
Reg 1: i+0
Reg 2: end.998+0
Reg 3: end+0
Reg 4: k+0
Reg 6: start+0
Reg 42: medianVal+0
Reg 43: w+0
Reg 44: a+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 44 r15 [orig:71 a ] [71])
  name: w
    offset 0
      (reg/v/f:DI 43 r14 [orig:72 w ] [72])
  name: start
    offset 0
      (reg/v:SI 6 bp [orig:73 start ] [73])
  name: end
    offset 0
      (reg/v:SI 3 bx [orig:74 end ] [74])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:75 medianVal ] [75])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [80 constant+0 S8 A8])
  name: end.998
    offset 0
      (reg/v:SI 2 cx [orig:59 end.998 ] [59])
  name: k
    offset 0
      (reg:DI 4 si [orig:65 k ] [65])
  name: i
    offset 0
      (reg/v:SI 1 dx [orig:63 i ] [63])
      (reg:SI 6 bp [orig:63 i ] [63])

OUT:
Stack adjustment: 80
Reg 1: i+0
Reg 2: end.998+0
Reg 3: end+0
Reg 4: k+0
Reg 6: start+0
Reg 42: medianVal+0
Reg 43: w+0
Reg 44: a+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 44 r15 [orig:71 a ] [71])
  name: w
    offset 0
      (reg/v/f:DI 43 r14 [orig:72 w ] [72])
  name: start
    offset 0
      (reg/v:SI 6 bp [orig:73 start ] [73])
  name: end
    offset 0
      (reg/v:SI 3 bx [orig:74 end ] [74])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:75 medianVal ] [75])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [80 constant+0 S8 A8])
  name: end.998
    offset 0
      (reg/v:SI 2 cx [orig:59 end.998 ] [59])
  name: k
    offset 0
      (reg:DI 4 si [orig:65 k ] [65])
  name: i
    offset 0
      (reg/v:SI 1 dx [orig:63 i ] [63])
      (reg:SI 6 bp [orig:63 i ] [63])


Basic block 12:
IN:
Stack adjustment: 80
Reg 1: i+0
Reg 2: end.998+0
Reg 3: end+0
Reg 4: k+0
Reg 6: start+0
Reg 42: medianVal+0
Reg 43: w+0
Reg 44: a+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 44 r15 [orig:71 a ] [71])
  name: w
    offset 0
      (reg/v/f:DI 43 r14 [orig:72 w ] [72])
  name: start
    offset 0
      (reg/v:SI 6 bp [orig:73 start ] [73])
  name: end
    offset 0
      (reg/v:SI 3 bx [orig:74 end ] [74])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:75 medianVal ] [75])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [80 constant+0 S8 A8])
  name: end.998
    offset 0
      (reg/v:SI 2 cx [orig:59 end.998 ] [59])
  name: k
    offset 0
      (reg:DI 4 si [orig:65 k ] [65])
  name: i
    offset 0
      (reg/v:SI 1 dx [orig:63 i ] [63])
      (reg:SI 6 bp [orig:63 i ] [63])

OUT:
Stack adjustment: 80
Reg 1: i+0
Reg 2: end.998+0
Reg 3: end+0
Reg 4: k+0
Reg 6: start+0
Reg 42: medianVal+0
Reg 43: w+0
Reg 44: a+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 44 r15 [orig:71 a ] [71])
  name: w
    offset 0
      (reg/v/f:DI 43 r14 [orig:72 w ] [72])
  name: start
    offset 0
      (reg/v:SI 6 bp [orig:73 start ] [73])
  name: end
    offset 0
      (reg/v:SI 3 bx [orig:74 end ] [74])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:75 medianVal ] [75])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [80 constant+0 S8 A8])
  name: end.998
    offset 0
      (reg/v:SI 2 cx [orig:59 end.998 ] [59])
  name: k
    offset 0
      (reg:DI 4 si [orig:65 k ] [65])
  name: i
    offset 0
      (reg/v:SI 1 dx [orig:63 i ] [63])
      (reg:SI 6 bp [orig:63 i ] [63])


Basic block 13:
IN:
Stack adjustment: 80
Reg 1: i+0
Reg 2: end.998+0
Reg 3: end+0
Reg 4: k+0
Reg 6: start+0
Reg 42: medianVal+0
Reg 43: w+0
Reg 44: a+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 44 r15 [orig:71 a ] [71])
  name: w
    offset 0
      (reg/v/f:DI 43 r14 [orig:72 w ] [72])
  name: start
    offset 0
      (reg/v:SI 6 bp [orig:73 start ] [73])
  name: end
    offset 0
      (reg/v:SI 3 bx [orig:74 end ] [74])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:75 medianVal ] [75])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [80 constant+0 S8 A8])
  name: end.998
    offset 0
      (reg/v:SI 2 cx [orig:59 end.998 ] [59])
  name: k
    offset 0
      (reg:DI 4 si [orig:65 k ] [65])
  name: i
    offset 0
      (reg/v:SI 1 dx [orig:63 i ] [63])
      (reg:SI 6 bp [orig:63 i ] [63])

OUT:
Stack adjustment: 80
Reg 1: i+0
Reg 2: end.998+0
Reg 3: end+0
Reg 4: k+0
Reg 6: start+0
Reg 42: medianVal+0
Reg 43: w+0
Reg 44: a+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 44 r15 [orig:71 a ] [71])
  name: w
    offset 0
      (reg/v/f:DI 43 r14 [orig:72 w ] [72])
  name: start
    offset 0
      (reg/v:SI 6 bp [orig:73 start ] [73])
  name: end
    offset 0
      (reg/v:SI 3 bx [orig:74 end ] [74])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:75 medianVal ] [75])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [80 constant+0 S8 A8])
  name: end.998
    offset 0
      (reg/v:SI 2 cx [orig:59 end.998 ] [59])
  name: k
    offset 0
      (reg:DI 4 si [orig:65 k ] [65])
  name: i
    offset 0
      (reg/v:SI 1 dx [orig:63 i ] [63])
      (reg:SI 6 bp [orig:63 i ] [63])


Basic block 14:
IN:
Stack adjustment: 80
Reg 1: i+0
Reg 2: end.998+0
Reg 3: end+0
Reg 4: k+0
Reg 6: start+0
Reg 42: medianVal+0
Reg 43: w+0
Reg 44: a+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 44 r15 [orig:71 a ] [71])
  name: w
    offset 0
      (reg/v/f:DI 43 r14 [orig:72 w ] [72])
  name: start
    offset 0
      (reg/v:SI 6 bp [orig:73 start ] [73])
  name: end
    offset 0
      (reg/v:SI 3 bx [orig:74 end ] [74])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:75 medianVal ] [75])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [80 constant+0 S8 A8])
  name: end.998
    offset 0
      (reg/v:SI 2 cx [orig:59 end.998 ] [59])
  name: k
    offset 0
      (reg:DI 4 si [orig:65 k ] [65])
  name: i
    offset 0
      (reg/v:SI 1 dx [orig:63 i ] [63])
      (reg:SI 6 bp [orig:63 i ] [63])

OUT:
Stack adjustment: 80
Reg 1: i+0
Reg 2: end.998+0
Reg 3: k+0
Reg 4: k+0
Reg 6: start+0
Reg 42: medianVal+0
Reg 43: w+0
Reg 44: a+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 44 r15 [orig:71 a ] [71])
  name: w
    offset 0
      (reg/v/f:DI 43 r14 [orig:72 w ] [72])
  name: start
    offset 0
      (reg/v:SI 6 bp [orig:73 start ] [73])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:75 medianVal ] [75])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [80 constant+0 S8 A8])
  name: end.998
    offset 0
      (reg/v:SI 2 cx [orig:59 end.998 ] [59])
  name: k
    offset 0
      (reg:DI 3 bx [orig:115 k ] [115])
      (reg/v:SI 4 si [orig:65 k ] [65])
  name: i
    offset 0
      (reg/v:SI 1 dx [orig:63 i ] [63])
      (reg:SI 6 bp [orig:63 i ] [63])


Basic block 15:
IN:
Stack adjustment: 80
Reg 1: i+0
Reg 2: end.998+0
Reg 3: end+0 k+0
Reg 4: k+0
Reg 6: start+0
Reg 42: medianVal+0
Reg 43: w+0
Reg 44: a+0
Variables:
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [80 constant+0 S8 A8])
  name: end.998
    offset 0
      (reg/v:SI 2 cx [orig:59 end.998 ] [59])
  name: i
    offset 0
      (reg/v:SI 1 dx [orig:63 i ] [63])
      (reg:SI 6 bp [orig:63 i ] [63])
  name: k
    offset 0
      (reg/v:SI 4 si [orig:65 k ] [65])
      (reg:DI 3 bx [orig:115 k ] [115])
  name: a
    offset 0
      (reg/v/f:DI 44 r15 [orig:71 a ] [71])
  name: w
    offset 0
      (reg/v/f:DI 43 r14 [orig:72 w ] [72])
  name: start
    offset 0
      (reg/v:SI 6 bp [orig:73 start ] [73])
  name: end
    offset 0
      (reg/v:SI 3 bx [orig:74 end ] [74])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:75 medianVal ] [75])

OUT:
Stack adjustment: 80
Reg 1: i+0
Reg 2: end.998+0
Reg 3: k+0 end+0
Reg 4: k+0
Reg 6: start+0
Reg 42: medianVal+0
Reg 43: w+0
Reg 44: a+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 44 r15 [orig:71 a ] [71])
  name: w
    offset 0
      (reg/v/f:DI 43 r14 [orig:72 w ] [72])
  name: start
    offset 0
      (reg/v:SI 6 bp [orig:73 start ] [73])
  name: end
    offset 0
      (reg/v:SI 3 bx [orig:74 end ] [74])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:75 medianVal ] [75])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [80 constant+0 S8 A8])
  name: end.998
    offset 0
      (reg/v:SI 2 cx [orig:59 end.998 ] [59])
  name: k
    offset 0
      (reg/v:SI 4 si [orig:65 k ] [65])
      (reg:DI 3 bx [orig:115 k ] [115])
  name: i
    offset 0
      (reg/v:SI 1 dx [orig:63 i ] [63])
      (reg:SI 6 bp [orig:63 i ] [63])


Basic block 16:
IN:
Stack adjustment: 80
Reg 1: i+0
Reg 2: end.998+0
Reg 3: end+0 k+0
Reg 4: k+0
Reg 6: start+0
Reg 42: medianVal+0
Reg 43: w+0
Reg 44: a+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 44 r15 [orig:71 a ] [71])
  name: w
    offset 0
      (reg/v/f:DI 43 r14 [orig:72 w ] [72])
  name: start
    offset 0
      (reg/v:SI 6 bp [orig:73 start ] [73])
  name: end
    offset 0
      (reg/v:SI 3 bx [orig:74 end ] [74])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:75 medianVal ] [75])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [80 constant+0 S8 A8])
  name: end.998
    offset 0
      (reg/v:SI 2 cx [orig:59 end.998 ] [59])
  name: k
    offset 0
      (reg/v:SI 4 si [orig:65 k ] [65])
      (reg:DI 3 bx [orig:115 k ] [115])
  name: i
    offset 0
      (reg/v:SI 1 dx [orig:63 i ] [63])
      (reg:SI 6 bp [orig:63 i ] [63])

OUT:
Stack adjustment: 80
Reg 1: i+0
Reg 2: end.998+0
Reg 3: k+0 end+0
Reg 4: k+0
Reg 6: start+0
Reg 42: medianVal+0
Reg 43: w+0
Reg 44: a+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 44 r15 [orig:71 a ] [71])
  name: w
    offset 0
      (reg/v/f:DI 43 r14 [orig:72 w ] [72])
  name: start
    offset 0
      (reg/v:SI 6 bp [orig:73 start ] [73])
  name: end
    offset 0
      (reg/v:SI 3 bx [orig:74 end ] [74])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:75 medianVal ] [75])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [80 constant+0 S8 A8])
  name: end.998
    offset 0
      (reg/v:SI 2 cx [orig:59 end.998 ] [59])
  name: k
    offset 0
      (reg/v:SI 4 si [orig:65 k ] [65])
      (reg:DI 3 bx [orig:115 k ] [115])
  name: i
    offset 0
      (reg/v:SI 1 dx [orig:63 i ] [63])
      (reg:SI 6 bp [orig:63 i ] [63])


Basic block 17:
IN:
Stack adjustment: 80
Reg 1: i+0
Reg 2: end.998+0
Reg 3: end+0 k+0
Reg 4: k+0
Reg 6: start+0
Reg 42: medianVal+0
Reg 43: w+0
Reg 44: a+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 44 r15 [orig:71 a ] [71])
  name: w
    offset 0
      (reg/v/f:DI 43 r14 [orig:72 w ] [72])
  name: start
    offset 0
      (reg/v:SI 6 bp [orig:73 start ] [73])
  name: end
    offset 0
      (reg/v:SI 3 bx [orig:74 end ] [74])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:75 medianVal ] [75])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [80 constant+0 S8 A8])
  name: end.998
    offset 0
      (reg/v:SI 2 cx [orig:59 end.998 ] [59])
  name: k
    offset 0
      (reg/v:SI 4 si [orig:65 k ] [65])
      (reg:DI 3 bx [orig:115 k ] [115])
  name: i
    offset 0
      (reg/v:SI 1 dx [orig:63 i ] [63])
      (reg:SI 6 bp [orig:63 i ] [63])

OUT:
Stack adjustment: 80
Reg 1: i+0
Reg 2: end.998+0
Reg 3: k+0 end+0
Reg 4: k+0
Reg 6: start+0
Reg 42: medianVal+0
Reg 43: w+0
Reg 44: a+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 44 r15 [orig:71 a ] [71])
  name: w
    offset 0
      (reg/v/f:DI 43 r14 [orig:72 w ] [72])
  name: start
    offset 0
      (reg/v:SI 6 bp [orig:73 start ] [73])
  name: end
    offset 0
      (reg/v:SI 3 bx [orig:74 end ] [74])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:75 medianVal ] [75])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [80 constant+0 S8 A8])
  name: end.998
    offset 0
      (reg/v:SI 2 cx [orig:59 end.998 ] [59])
  name: k
    offset 0
      (reg/v:SI 4 si [orig:65 k ] [65])
      (reg:DI 3 bx [orig:115 k ] [115])
  name: i
    offset 0
      (reg/v:SI 1 dx [orig:63 i ] [63])
      (reg:SI 6 bp [orig:63 i ] [63])


Basic block 18:
IN:
Stack adjustment: 80
Reg 1: i+0
Reg 2: end.998+0
Reg 3: end+0 k+0
Reg 4: k+0
Reg 6: start+0
Reg 42: medianVal+0
Reg 43: w+0
Reg 44: a+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 44 r15 [orig:71 a ] [71])
  name: w
    offset 0
      (reg/v/f:DI 43 r14 [orig:72 w ] [72])
  name: start
    offset 0
      (reg/v:SI 6 bp [orig:73 start ] [73])
  name: end
    offset 0
      (reg/v:SI 3 bx [orig:74 end ] [74])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:75 medianVal ] [75])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [80 constant+0 S8 A8])
  name: end.998
    offset 0
      (reg/v:SI 2 cx [orig:59 end.998 ] [59])
  name: k
    offset 0
      (reg/v:SI 4 si [orig:65 k ] [65])
      (reg:DI 3 bx [orig:115 k ] [115])
  name: i
    offset 0
      (reg/v:SI 1 dx [orig:63 i ] [63])
      (reg:SI 6 bp [orig:63 i ] [63])

OUT:
Stack adjustment: 80
Reg 1: i+0
Reg 2: end.998+0
Reg 3: k+0 end+0
Reg 4: k+0
Reg 6: k+0
Reg 42: medianVal+0
Reg 43: w+0
Reg 44: a+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 44 r15 [orig:71 a ] [71])
  name: w
    offset 0
      (reg/v/f:DI 43 r14 [orig:72 w ] [72])
  name: end
    offset 0
      (reg/v:SI 3 bx [orig:74 end ] [74])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:75 medianVal ] [75])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [80 constant+0 S8 A8])
  name: end.998
    offset 0
      (reg/v:SI 2 cx [orig:59 end.998 ] [59])
  name: k
    offset 0
      (reg:DI 6 bp [orig:120 k ] [120])
      (reg/v:SI 4 si [orig:65 k ] [65])
      (reg:DI 3 bx [orig:115 k ] [115])
  name: i
    offset 0
      (reg/v:SI 1 dx [orig:63 i ] [63])
      (reg:SI 6 bp [orig:63 i ] [63])


Basic block 19:
IN:
Stack adjustment: 80
Reg 1: i+0
Reg 2: end.998+0
Reg 3: end+0 k+0
Reg 4: k+0
Reg 6: start+0 k+0
Reg 42: medianVal+0
Reg 43: w+0
Reg 44: a+0
Variables:
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [80 constant+0 S8 A8])
  name: end.998
    offset 0
      (reg/v:SI 2 cx [orig:59 end.998 ] [59])
  name: i
    offset 0
      (reg/v:SI 1 dx [orig:63 i ] [63])
      (reg:SI 6 bp [orig:63 i ] [63])
  name: k
    offset 0
      (reg/v:SI 4 si [orig:65 k ] [65])
      (reg:DI 3 bx [orig:115 k ] [115])
      (reg:DI 6 bp [orig:120 k ] [120])
  name: a
    offset 0
      (reg/v/f:DI 44 r15 [orig:71 a ] [71])
  name: w
    offset 0
      (reg/v/f:DI 43 r14 [orig:72 w ] [72])
  name: start
    offset 0
      (reg/v:SI 6 bp [orig:73 start ] [73])
  name: end
    offset 0
      (reg/v:SI 3 bx [orig:74 end ] [74])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:75 medianVal ] [75])

OUT:
Stack adjustment: 80
Reg 1: i+0
Reg 2: end.998+0
Reg 3: k+0 end+0
Reg 4: k+0
Reg 6: k+0 start+0
Reg 42: medianVal+0
Reg 43: w+0
Reg 44: a+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 44 r15 [orig:71 a ] [71])
  name: w
    offset 0
      (reg/v/f:DI 43 r14 [orig:72 w ] [72])
  name: start
    offset 0
      (reg/v:SI 6 bp [orig:73 start ] [73])
  name: end
    offset 0
      (reg/v:SI 3 bx [orig:74 end ] [74])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:75 medianVal ] [75])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [80 constant+0 S8 A8])
  name: end.998
    offset 0
      (reg/v:SI 2 cx [orig:59 end.998 ] [59])
  name: k
    offset 0
      (reg/v:SI 4 si [orig:65 k ] [65])
      (reg:DI 3 bx [orig:115 k ] [115])
      (reg:DI 6 bp [orig:120 k ] [120])
  name: i
    offset 0
      (reg/v:SI 1 dx [orig:63 i ] [63])
      (reg:SI 6 bp [orig:63 i ] [63])


Basic block 20:
IN:
Stack adjustment: 80
Reg 1: i+0
Reg 2: end.998+0
Reg 3: end+0 k+0
Reg 4: k+0
Reg 6: start+0 k+0
Reg 42: medianVal+0
Reg 43: w+0
Reg 44: a+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 44 r15 [orig:71 a ] [71])
  name: w
    offset 0
      (reg/v/f:DI 43 r14 [orig:72 w ] [72])
  name: start
    offset 0
      (reg/v:SI 6 bp [orig:73 start ] [73])
  name: end
    offset 0
      (reg/v:SI 3 bx [orig:74 end ] [74])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:75 medianVal ] [75])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [80 constant+0 S8 A8])
  name: end.998
    offset 0
      (reg/v:SI 2 cx [orig:59 end.998 ] [59])
  name: k
    offset 0
      (reg/v:SI 4 si [orig:65 k ] [65])
      (reg:DI 3 bx [orig:115 k ] [115])
      (reg:DI 6 bp [orig:120 k ] [120])
  name: i
    offset 0
      (reg/v:SI 1 dx [orig:63 i ] [63])
      (reg:SI 6 bp [orig:63 i ] [63])

OUT:
Stack adjustment: 80
Reg 1: i+0
Reg 2: end.998+0
Reg 3: k+0 end+0
Reg 4: k+0
Reg 6: k+0 start+0
Reg 42: medianVal+0
Reg 43: w+0
Reg 44: a+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 44 r15 [orig:71 a ] [71])
  name: w
    offset 0
      (reg/v/f:DI 43 r14 [orig:72 w ] [72])
  name: start
    offset 0
      (reg/v:SI 6 bp [orig:73 start ] [73])
  name: end
    offset 0
      (reg/v:SI 3 bx [orig:74 end ] [74])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:75 medianVal ] [75])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [80 constant+0 S8 A8])
  name: end.998
    offset 0
      (reg/v:SI 2 cx [orig:59 end.998 ] [59])
  name: k
    offset 0
      (reg/v:SI 4 si [orig:65 k ] [65])
      (reg:DI 3 bx [orig:115 k ] [115])
      (reg:DI 6 bp [orig:120 k ] [120])
  name: i
    offset 0
      (reg/v:SI 1 dx [orig:63 i ] [63])
      (reg:SI 6 bp [orig:63 i ] [63])


Basic block 21:
IN:
Stack adjustment: 80
Reg 1: i+0
Reg 2: end.998+0
Reg 3: end+0 k+0
Reg 4: k+0
Reg 6: start+0 k+0
Reg 42: medianVal+0
Reg 43: w+0
Reg 44: a+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 44 r15 [orig:71 a ] [71])
  name: w
    offset 0
      (reg/v/f:DI 43 r14 [orig:72 w ] [72])
  name: start
    offset 0
      (reg/v:SI 6 bp [orig:73 start ] [73])
  name: end
    offset 0
      (reg/v:SI 3 bx [orig:74 end ] [74])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:75 medianVal ] [75])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [80 constant+0 S8 A8])
  name: end.998
    offset 0
      (reg/v:SI 2 cx [orig:59 end.998 ] [59])
  name: k
    offset 0
      (reg/v:SI 4 si [orig:65 k ] [65])
      (reg:DI 3 bx [orig:115 k ] [115])
      (reg:DI 6 bp [orig:120 k ] [120])
  name: i
    offset 0
      (reg/v:SI 1 dx [orig:63 i ] [63])
      (reg:SI 6 bp [orig:63 i ] [63])

OUT:
Stack adjustment: 80
Reg 1: i+0
Reg 2: end.998+0
Reg 3: k+0 end+0
Reg 4: k+0
Reg 6: k+0 start+0
Reg 42: medianVal+0
Reg 43: w+0
Reg 44: a+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 44 r15 [orig:71 a ] [71])
  name: w
    offset 0
      (reg/v/f:DI 43 r14 [orig:72 w ] [72])
  name: start
    offset 0
      (reg/v:SI 6 bp [orig:73 start ] [73])
  name: end
    offset 0
      (reg/v:SI 3 bx [orig:74 end ] [74])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:75 medianVal ] [75])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [80 constant+0 S8 A8])
  name: end.998
    offset 0
      (reg/v:SI 2 cx [orig:59 end.998 ] [59])
  name: k
    offset 0
      (reg/v:SI 4 si [orig:65 k ] [65])
      (reg:DI 3 bx [orig:115 k ] [115])
      (reg:DI 6 bp [orig:120 k ] [120])
  name: i
    offset 0
      (reg/v:SI 1 dx [orig:63 i ] [63])
      (reg:SI 6 bp [orig:63 i ] [63])


Basic block 22:
IN:
Stack adjustment: 80
Reg 1: i+0
Reg 2: end.998+0
Reg 3: end+0 k+0
Reg 4: k+0
Reg 6: start+0 k+0
Reg 42: medianVal+0
Reg 43: w+0
Reg 44: a+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 44 r15 [orig:71 a ] [71])
  name: w
    offset 0
      (reg/v/f:DI 43 r14 [orig:72 w ] [72])
  name: start
    offset 0
      (reg/v:SI 6 bp [orig:73 start ] [73])
  name: end
    offset 0
      (reg/v:SI 3 bx [orig:74 end ] [74])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:75 medianVal ] [75])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [80 constant+0 S8 A8])
  name: end.998
    offset 0
      (reg/v:SI 2 cx [orig:59 end.998 ] [59])
  name: k
    offset 0
      (reg/v:SI 4 si [orig:65 k ] [65])
      (reg:DI 3 bx [orig:115 k ] [115])
      (reg:DI 6 bp [orig:120 k ] [120])
  name: i
    offset 0
      (reg/v:SI 1 dx [orig:63 i ] [63])
      (reg:SI 6 bp [orig:63 i ] [63])

OUT:
Stack adjustment: 80
Reg 1: i+0
Reg 2: end.998+0
Reg 3: k+0 end+0
Reg 4: k+0
Reg 6: k+0 start+0
Reg 39: k+0
Reg 42: medianVal+0
Reg 43: w+0
Reg 44: a+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 44 r15 [orig:71 a ] [71])
  name: w
    offset 0
      (reg/v/f:DI 43 r14 [orig:72 w ] [72])
  name: start
    offset 0
      (reg/v:SI 6 bp [orig:73 start ] [73])
  name: end
    offset 0
      (reg/v:SI 3 bx [orig:74 end ] [74])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:75 medianVal ] [75])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [80 constant+0 S8 A8])
  name: end.998
    offset 0
      (reg/v:SI 2 cx [orig:59 end.998 ] [59])
  name: k
    offset 0
      (reg:DI 39 r10 [orig:125 k ] [125])
      (reg/v:SI 4 si [orig:65 k ] [65])
      (reg:DI 3 bx [orig:115 k ] [115])
      (reg:DI 6 bp [orig:120 k ] [120])
  name: i
    offset 0
      (reg/v:SI 1 dx [orig:63 i ] [63])
      (reg:SI 6 bp [orig:63 i ] [63])


Basic block 23:
IN:
Stack adjustment: 80
Reg 1: i+0
Reg 2: end.998+0
Reg 3: end+0 k+0
Reg 4: k+0
Reg 6: start+0 k+0
Reg 39: k+0
Reg 42: medianVal+0
Reg 43: w+0
Reg 44: a+0
Variables:
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [80 constant+0 S8 A8])
  name: end.998
    offset 0
      (reg/v:SI 2 cx [orig:59 end.998 ] [59])
  name: i
    offset 0
      (reg/v:SI 1 dx [orig:63 i ] [63])
      (reg:SI 6 bp [orig:63 i ] [63])
  name: k
    offset 0
      (reg/v:SI 4 si [orig:65 k ] [65])
      (reg:DI 3 bx [orig:115 k ] [115])
      (reg:DI 6 bp [orig:120 k ] [120])
      (reg:DI 39 r10 [orig:125 k ] [125])
  name: a
    offset 0
      (reg/v/f:DI 44 r15 [orig:71 a ] [71])
  name: w
    offset 0
      (reg/v/f:DI 43 r14 [orig:72 w ] [72])
  name: start
    offset 0
      (reg/v:SI 6 bp [orig:73 start ] [73])
  name: end
    offset 0
      (reg/v:SI 3 bx [orig:74 end ] [74])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:75 medianVal ] [75])

OUT:
Stack adjustment: 80
Reg 1: i+0
Reg 2: end.998+0
Reg 3: k+0 end+0
Reg 4: k+0
Reg 6: k+0 start+0
Reg 39: k+0
Reg 42: medianVal+0
Reg 43: w+0
Reg 44: a+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 44 r15 [orig:71 a ] [71])
  name: w
    offset 0
      (reg/v/f:DI 43 r14 [orig:72 w ] [72])
  name: start
    offset 0
      (reg/v:SI 6 bp [orig:73 start ] [73])
  name: end
    offset 0
      (reg/v:SI 3 bx [orig:74 end ] [74])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:75 medianVal ] [75])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [80 constant+0 S8 A8])
  name: end.998
    offset 0
      (reg/v:SI 2 cx [orig:59 end.998 ] [59])
  name: k
    offset 0
      (reg/v:SI 4 si [orig:65 k ] [65])
      (reg:DI 3 bx [orig:115 k ] [115])
      (reg:DI 6 bp [orig:120 k ] [120])
      (reg:DI 39 r10 [orig:125 k ] [125])
  name: i
    offset 0
      (reg/v:SI 1 dx [orig:63 i ] [63])
      (reg:SI 6 bp [orig:63 i ] [63])


Basic block 24:
IN:
Stack adjustment: 80
Reg 1: i+0
Reg 2: end.998+0
Reg 3: end+0 k+0
Reg 4: k+0
Reg 6: start+0 k+0
Reg 39: k+0
Reg 42: medianVal+0
Reg 43: w+0
Reg 44: a+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 44 r15 [orig:71 a ] [71])
  name: w
    offset 0
      (reg/v/f:DI 43 r14 [orig:72 w ] [72])
  name: start
    offset 0
      (reg/v:SI 6 bp [orig:73 start ] [73])
  name: end
    offset 0
      (reg/v:SI 3 bx [orig:74 end ] [74])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:75 medianVal ] [75])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [80 constant+0 S8 A8])
  name: end.998
    offset 0
      (reg/v:SI 2 cx [orig:59 end.998 ] [59])
  name: k
    offset 0
      (reg/v:SI 4 si [orig:65 k ] [65])
      (reg:DI 3 bx [orig:115 k ] [115])
      (reg:DI 6 bp [orig:120 k ] [120])
      (reg:DI 39 r10 [orig:125 k ] [125])
  name: i
    offset 0
      (reg/v:SI 1 dx [orig:63 i ] [63])
      (reg:SI 6 bp [orig:63 i ] [63])

OUT:
Stack adjustment: 80
Reg 1: i+0
Reg 2: end.998+0
Reg 3: k+0 end+0
Reg 4: k+0
Reg 6: k+0 start+0
Reg 39: k+0
Reg 42: medianVal+0
Reg 43: w+0
Reg 44: a+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 44 r15 [orig:71 a ] [71])
  name: w
    offset 0
      (reg/v/f:DI 43 r14 [orig:72 w ] [72])
  name: start
    offset 0
      (reg/v:SI 6 bp [orig:73 start ] [73])
  name: end
    offset 0
      (reg/v:SI 3 bx [orig:74 end ] [74])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:75 medianVal ] [75])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [80 constant+0 S8 A8])
  name: end.998
    offset 0
      (reg/v:SI 2 cx [orig:59 end.998 ] [59])
  name: k
    offset 0
      (reg/v:SI 4 si [orig:65 k ] [65])
      (reg:DI 3 bx [orig:115 k ] [115])
      (reg:DI 6 bp [orig:120 k ] [120])
      (reg:DI 39 r10 [orig:125 k ] [125])
  name: i
    offset 0
      (reg/v:SI 1 dx [orig:63 i ] [63])
      (reg:SI 6 bp [orig:63 i ] [63])


Basic block 25:
IN:
Stack adjustment: 80
Reg 1: i+0
Reg 2: end.998+0
Reg 3: end+0 k+0
Reg 4: k+0
Reg 6: start+0 k+0
Reg 39: k+0
Reg 42: medianVal+0
Reg 43: w+0
Reg 44: a+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 44 r15 [orig:71 a ] [71])
  name: w
    offset 0
      (reg/v/f:DI 43 r14 [orig:72 w ] [72])
  name: start
    offset 0
      (reg/v:SI 6 bp [orig:73 start ] [73])
  name: end
    offset 0
      (reg/v:SI 3 bx [orig:74 end ] [74])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:75 medianVal ] [75])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [80 constant+0 S8 A8])
  name: end.998
    offset 0
      (reg/v:SI 2 cx [orig:59 end.998 ] [59])
  name: k
    offset 0
      (reg/v:SI 4 si [orig:65 k ] [65])
      (reg:DI 3 bx [orig:115 k ] [115])
      (reg:DI 6 bp [orig:120 k ] [120])
      (reg:DI 39 r10 [orig:125 k ] [125])
  name: i
    offset 0
      (reg/v:SI 1 dx [orig:63 i ] [63])
      (reg:SI 6 bp [orig:63 i ] [63])

OUT:
Stack adjustment: 80
Reg 1: i+0
Reg 2: end.998+0
Reg 3: k+0 end+0
Reg 4: k+0
Reg 6: k+0 start+0
Reg 39: k+0
Reg 42: medianVal+0
Reg 43: w+0
Reg 44: a+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 44 r15 [orig:71 a ] [71])
  name: w
    offset 0
      (reg/v/f:DI 43 r14 [orig:72 w ] [72])
  name: start
    offset 0
      (reg/v:SI 6 bp [orig:73 start ] [73])
  name: end
    offset 0
      (reg/v:SI 3 bx [orig:74 end ] [74])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:75 medianVal ] [75])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [80 constant+0 S8 A8])
  name: end.998
    offset 0
      (reg/v:SI 2 cx [orig:59 end.998 ] [59])
  name: k
    offset 0
      (reg/v:SI 4 si [orig:65 k ] [65])
      (reg:DI 3 bx [orig:115 k ] [115])
      (reg:DI 6 bp [orig:120 k ] [120])
      (reg:DI 39 r10 [orig:125 k ] [125])
  name: i
    offset 0
      (reg/v:SI 1 dx [orig:63 i ] [63])
      (reg:SI 6 bp [orig:63 i ] [63])


Basic block 26:
IN:
Stack adjustment: 80
Reg 1: i+0
Reg 2: end.998+0
Reg 3: end+0 k+0
Reg 4: k+0
Reg 6: start+0 k+0
Reg 39: k+0
Reg 40: k+0
Reg 42: medianVal+0
Reg 43: w+0
Reg 44: a+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 44 r15 [orig:71 a ] [71])
  name: w
    offset 0
      (reg/v/f:DI 43 r14 [orig:72 w ] [72])
  name: start
    offset 0
      (reg/v:SI 6 bp [orig:73 start ] [73])
  name: end
    offset 0
      (reg/v:SI 3 bx [orig:74 end ] [74])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:75 medianVal ] [75])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [80 constant+0 S8 A8])
  name: end.998
    offset 0
      (reg/v:SI 2 cx [orig:59 end.998 ] [59])
  name: k
    offset 0
      (reg/v:SI 4 si [orig:65 k ] [65])
      (reg:DI 3 bx [orig:115 k ] [115])
      (reg:DI 6 bp [orig:120 k ] [120])
      (reg:DI 39 r10 [orig:125 k ] [125])
      (reg:DI 40 r11 [orig:130 k ] [130])
  name: i
    offset 0
      (reg/v:SI 1 dx [orig:63 i ] [63])
      (reg:SI 6 bp [orig:63 i ] [63])

OUT:
Stack adjustment: 80
Reg 1: i+0
Reg 2: end.998+0
Reg 3: k+0 end+0
Reg 4: k+0
Reg 6: k+0 start+0
Reg 39: k+0
Reg 40: k+0
Reg 42: medianVal+0
Reg 43: w+0
Reg 44: a+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 44 r15 [orig:71 a ] [71])
  name: w
    offset 0
      (reg/v/f:DI 43 r14 [orig:72 w ] [72])
  name: start
    offset 0
      (reg/v:SI 6 bp [orig:73 start ] [73])
  name: end
    offset 0
      (reg/v:SI 3 bx [orig:74 end ] [74])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:75 medianVal ] [75])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [80 constant+0 S8 A8])
  name: end.998
    offset 0
      (reg/v:SI 2 cx [orig:59 end.998 ] [59])
  name: k
    offset 0
      (reg/v:SI 4 si [orig:65 k ] [65])
      (reg:DI 3 bx [orig:115 k ] [115])
      (reg:DI 6 bp [orig:120 k ] [120])
      (reg:DI 39 r10 [orig:125 k ] [125])
      (reg:DI 40 r11 [orig:130 k ] [130])
  name: i
    offset 0
      (reg/v:SI 1 dx [orig:63 i ] [63])
      (reg:SI 6 bp [orig:63 i ] [63])


Basic block 27:
IN:
Stack adjustment: 80
Reg 1: i+0
Reg 2: end.998+0
Reg 3: end+0 k+0
Reg 4: k+0
Reg 6: start+0 k+0
Reg 39: k+0
Reg 40: k+0
Reg 42: medianVal+0
Reg 43: w+0
Reg 44: a+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 44 r15 [orig:71 a ] [71])
  name: w
    offset 0
      (reg/v/f:DI 43 r14 [orig:72 w ] [72])
  name: start
    offset 0
      (reg/v:SI 6 bp [orig:73 start ] [73])
  name: end
    offset 0
      (reg/v:SI 3 bx [orig:74 end ] [74])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:75 medianVal ] [75])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [80 constant+0 S8 A8])
  name: end.998
    offset 0
      (reg/v:SI 2 cx [orig:59 end.998 ] [59])
  name: k
    offset 0
      (reg/v:SI 4 si [orig:65 k ] [65])
      (reg:DI 3 bx [orig:115 k ] [115])
      (reg:DI 6 bp [orig:120 k ] [120])
      (reg:DI 39 r10 [orig:125 k ] [125])
      (reg:DI 40 r11 [orig:130 k ] [130])
  name: i
    offset 0
      (reg/v:SI 1 dx [orig:63 i ] [63])
      (reg:SI 6 bp [orig:63 i ] [63])

OUT:
Stack adjustment: 80
Reg 1: i+0
Reg 2: end.998+0
Reg 3: k+0 end+0
Reg 4: k+0
Reg 6: k+0 start+0
Reg 39: k+0
Reg 40: k+0
Reg 42: medianVal+0
Reg 43: w+0
Reg 44: a+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 44 r15 [orig:71 a ] [71])
  name: w
    offset 0
      (reg/v/f:DI 43 r14 [orig:72 w ] [72])
  name: start
    offset 0
      (reg/v:SI 6 bp [orig:73 start ] [73])
  name: end
    offset 0
      (reg/v:SI 3 bx [orig:74 end ] [74])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:75 medianVal ] [75])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [80 constant+0 S8 A8])
  name: end.998
    offset 0
      (reg/v:SI 2 cx [orig:59 end.998 ] [59])
  name: k
    offset 0
      (reg/v:SI 4 si [orig:65 k ] [65])
      (reg:DI 3 bx [orig:115 k ] [115])
      (reg:DI 6 bp [orig:120 k ] [120])
      (reg:DI 39 r10 [orig:125 k ] [125])
      (reg:DI 40 r11 [orig:130 k ] [130])
  name: i
    offset 0
      (reg/v:SI 1 dx [orig:63 i ] [63])
      (reg:SI 6 bp [orig:63 i ] [63])


Basic block 28:
IN:
Stack adjustment: 80
Reg 1: i+0
Reg 2: end.998+0
Reg 3: end+0 k+0
Reg 4: k+0
Reg 6: start+0 k+0
Reg 39: k+0
Reg 40: k+0
Reg 42: medianVal+0
Reg 43: w+0
Reg 44: a+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 44 r15 [orig:71 a ] [71])
  name: w
    offset 0
      (reg/v/f:DI 43 r14 [orig:72 w ] [72])
  name: start
    offset 0
      (reg/v:SI 6 bp [orig:73 start ] [73])
  name: end
    offset 0
      (reg/v:SI 3 bx [orig:74 end ] [74])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:75 medianVal ] [75])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [80 constant+0 S8 A8])
  name: end.998
    offset 0
      (reg/v:SI 2 cx [orig:59 end.998 ] [59])
  name: k
    offset 0
      (reg/v:SI 4 si [orig:65 k ] [65])
      (reg:DI 3 bx [orig:115 k ] [115])
      (reg:DI 6 bp [orig:120 k ] [120])
      (reg:DI 39 r10 [orig:125 k ] [125])
      (reg:DI 40 r11 [orig:130 k ] [130])
  name: i
    offset 0
      (reg/v:SI 1 dx [orig:63 i ] [63])
      (reg:SI 6 bp [orig:63 i ] [63])

OUT:
Stack adjustment: 80
Reg 1: i+0
Reg 2: end.998+0
Reg 3: k+0 end+0
Reg 4: k+0
Reg 6: k+0 start+0
Reg 39: k+0
Reg 40: k+0
Reg 42: medianVal+0
Reg 43: w+0
Reg 44: a+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 44 r15 [orig:71 a ] [71])
  name: w
    offset 0
      (reg/v/f:DI 43 r14 [orig:72 w ] [72])
  name: start
    offset 0
      (reg/v:SI 6 bp [orig:73 start ] [73])
  name: end
    offset 0
      (reg/v:SI 3 bx [orig:74 end ] [74])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:75 medianVal ] [75])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [80 constant+0 S8 A8])
  name: end.998
    offset 0
      (reg/v:SI 2 cx [orig:59 end.998 ] [59])
  name: k
    offset 0
      (reg/v:SI 4 si [orig:65 k ] [65])
      (reg:DI 3 bx [orig:115 k ] [115])
      (reg:DI 6 bp [orig:120 k ] [120])
      (reg:DI 39 r10 [orig:125 k ] [125])
      (reg:DI 40 r11 [orig:130 k ] [130])
  name: i
    offset 0
      (reg/v:SI 1 dx [orig:63 i ] [63])
      (reg:SI 6 bp [orig:63 i ] [63])


Basic block 29:
IN:
Stack adjustment: 80
Reg 1: i+0
Reg 2: end.998+0
Reg 3: end+0 k+0
Reg 4: k+0
Reg 6: start+0 k+0
Reg 39: k+0
Reg 40: k+0
Reg 42: medianVal+0
Reg 43: k+0 w+0
Reg 44: a+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 44 r15 [orig:71 a ] [71])
  name: w
    offset 0
      (reg/v/f:DI 43 r14 [orig:72 w ] [72])
  name: start
    offset 0
      (reg/v:SI 6 bp [orig:73 start ] [73])
  name: end
    offset 0
      (reg/v:SI 3 bx [orig:74 end ] [74])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:75 medianVal ] [75])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [80 constant+0 S8 A8])
  name: end.998
    offset 0
      (reg/v:SI 2 cx [orig:59 end.998 ] [59])
  name: k
    offset 0
      (reg/v:SI 4 si [orig:65 k ] [65])
      (reg:DI 3 bx [orig:115 k ] [115])
      (reg:DI 6 bp [orig:120 k ] [120])
      (reg:DI 39 r10 [orig:125 k ] [125])
      (reg:DI 40 r11 [orig:130 k ] [130])
      (reg:DI 43 r14 [orig:135 k ] [135])
  name: i
    offset 0
      (reg/v:SI 1 dx [orig:63 i ] [63])
      (reg:SI 6 bp [orig:63 i ] [63])

OUT:
Stack adjustment: 80
Reg 1: i+0
Reg 2: end.998+0
Reg 3: k+0 end+0
Reg 4: k+0
Reg 6: k+0 start+0
Reg 39: k+0
Reg 40: k+0
Reg 42: medianVal+0
Reg 43: w+0 k+0
Reg 44: a+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 44 r15 [orig:71 a ] [71])
  name: w
    offset 0
      (reg/v/f:DI 43 r14 [orig:72 w ] [72])
  name: start
    offset 0
      (reg/v:SI 6 bp [orig:73 start ] [73])
  name: end
    offset 0
      (reg/v:SI 3 bx [orig:74 end ] [74])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:75 medianVal ] [75])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [80 constant+0 S8 A8])
  name: end.998
    offset 0
      (reg/v:SI 2 cx [orig:59 end.998 ] [59])
  name: k
    offset 0
      (reg/v:SI 4 si [orig:65 k ] [65])
      (reg:DI 3 bx [orig:115 k ] [115])
      (reg:DI 6 bp [orig:120 k ] [120])
      (reg:DI 39 r10 [orig:125 k ] [125])
      (reg:DI 40 r11 [orig:130 k ] [130])
      (reg:DI 43 r14 [orig:135 k ] [135])
  name: i
    offset 0
      (reg/v:SI 1 dx [orig:63 i ] [63])
      (reg:SI 6 bp [orig:63 i ] [63])


Basic block 30:
IN:
Stack adjustment: 80
Reg 1: i+0
Reg 2: end.998+0
Reg 3: end+0 k+0
Reg 4: k+0
Reg 6: start+0 k+0
Reg 39: k+0
Reg 40: k+0
Reg 42: medianVal+0
Reg 43: k+0 w+0
Reg 44: a+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 44 r15 [orig:71 a ] [71])
  name: w
    offset 0
      (reg/v/f:DI 43 r14 [orig:72 w ] [72])
  name: start
    offset 0
      (reg/v:SI 6 bp [orig:73 start ] [73])
  name: end
    offset 0
      (reg/v:SI 3 bx [orig:74 end ] [74])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:75 medianVal ] [75])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [80 constant+0 S8 A8])
  name: end.998
    offset 0
      (reg/v:SI 2 cx [orig:59 end.998 ] [59])
  name: k
    offset 0
      (reg/v:SI 4 si [orig:65 k ] [65])
      (reg:DI 3 bx [orig:115 k ] [115])
      (reg:DI 6 bp [orig:120 k ] [120])
      (reg:DI 39 r10 [orig:125 k ] [125])
      (reg:DI 40 r11 [orig:130 k ] [130])
      (reg:DI 43 r14 [orig:135 k ] [135])
  name: i
    offset 0
      (reg/v:SI 1 dx [orig:63 i ] [63])
      (reg:SI 6 bp [orig:63 i ] [63])

OUT:
Stack adjustment: 80
Reg 1: i+0
Reg 2: end.998+0
Reg 3: k+0 end+0
Reg 4: k+0
Reg 6: k+0 start+0
Reg 39: k+0
Reg 40: k+0
Reg 42: medianVal+0
Reg 43: w+0 k+0
Reg 44: a+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 44 r15 [orig:71 a ] [71])
  name: w
    offset 0
      (reg/v/f:DI 43 r14 [orig:72 w ] [72])
  name: start
    offset 0
      (reg/v:SI 6 bp [orig:73 start ] [73])
  name: end
    offset 0
      (reg/v:SI 3 bx [orig:74 end ] [74])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:75 medianVal ] [75])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [80 constant+0 S8 A8])
  name: end.998
    offset 0
      (reg/v:SI 2 cx [orig:59 end.998 ] [59])
  name: k
    offset 0
      (reg/v:SI 4 si [orig:65 k ] [65])
      (reg:DI 3 bx [orig:115 k ] [115])
      (reg:DI 6 bp [orig:120 k ] [120])
      (reg:DI 39 r10 [orig:125 k ] [125])
      (reg:DI 40 r11 [orig:130 k ] [130])
      (reg:DI 43 r14 [orig:135 k ] [135])
  name: i
    offset 0
      (reg/v:SI 1 dx [orig:63 i ] [63])
      (reg:SI 6 bp [orig:63 i ] [63])


Basic block 31:
IN:
Stack adjustment: 80
Reg 1: i+0
Reg 2: end.998+0
Reg 3: end+0 k+0
Reg 4: k+0
Reg 6: start+0 k+0
Reg 39: k+0
Reg 40: k+0
Reg 42: medianVal+0
Reg 43: k+0 w+0
Reg 44: a+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 44 r15 [orig:71 a ] [71])
  name: w
    offset 0
      (reg/v/f:DI 43 r14 [orig:72 w ] [72])
  name: start
    offset 0
      (reg/v:SI 6 bp [orig:73 start ] [73])
  name: end
    offset 0
      (reg/v:SI 3 bx [orig:74 end ] [74])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:75 medianVal ] [75])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [80 constant+0 S8 A8])
  name: end.998
    offset 0
      (reg/v:SI 2 cx [orig:59 end.998 ] [59])
  name: k
    offset 0
      (reg/v:SI 4 si [orig:65 k ] [65])
      (reg:DI 3 bx [orig:115 k ] [115])
      (reg:DI 6 bp [orig:120 k ] [120])
      (reg:DI 39 r10 [orig:125 k ] [125])
      (reg:DI 40 r11 [orig:130 k ] [130])
      (reg:DI 43 r14 [orig:135 k ] [135])
  name: i
    offset 0
      (reg/v:SI 1 dx [orig:63 i ] [63])
      (reg:SI 6 bp [orig:63 i ] [63])

OUT:
Stack adjustment: 80
Reg 1: i+0
Reg 2: end.998+0
Reg 3: k+0 end+0
Reg 4: k+0
Reg 6: k+0 start+0
Reg 39: k+0
Reg 40: k+0
Reg 42: medianVal+0
Reg 43: w+0 k+0
Reg 44: a+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 44 r15 [orig:71 a ] [71])
  name: w
    offset 0
      (reg/v/f:DI 43 r14 [orig:72 w ] [72])
  name: start
    offset 0
      (reg/v:SI 6 bp [orig:73 start ] [73])
  name: end
    offset 0
      (reg/v:SI 3 bx [orig:74 end ] [74])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:75 medianVal ] [75])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [80 constant+0 S8 A8])
  name: end.998
    offset 0
      (reg/v:SI 2 cx [orig:59 end.998 ] [59])
  name: k
    offset 0
      (reg/v:SI 4 si [orig:65 k ] [65])
      (reg:DI 3 bx [orig:115 k ] [115])
      (reg:DI 6 bp [orig:120 k ] [120])
      (reg:DI 39 r10 [orig:125 k ] [125])
      (reg:DI 40 r11 [orig:130 k ] [130])
      (reg:DI 43 r14 [orig:135 k ] [135])
  name: i
    offset 0
      (reg/v:SI 1 dx [orig:63 i ] [63])
      (reg:SI 6 bp [orig:63 i ] [63])


Basic block 32:
IN:
Stack adjustment: 80
Reg 1: i+0
Reg 2: end.998+0
Reg 3: end+0 k+0
Reg 4: k+0
Reg 6: start+0 k+0
Reg 39: k+0
Reg 40: k+0
Reg 42: medianVal+0
Reg 43: k+0 w+0
Reg 44: k+0 a+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 44 r15 [orig:71 a ] [71])
  name: w
    offset 0
      (reg/v/f:DI 43 r14 [orig:72 w ] [72])
  name: start
    offset 0
      (reg/v:SI 6 bp [orig:73 start ] [73])
  name: end
    offset 0
      (reg/v:SI 3 bx [orig:74 end ] [74])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:75 medianVal ] [75])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [80 constant+0 S8 A8])
  name: end.998
    offset 0
      (reg/v:SI 2 cx [orig:59 end.998 ] [59])
  name: k
    offset 0
      (reg/v:SI 4 si [orig:65 k ] [65])
      (reg:DI 3 bx [orig:115 k ] [115])
      (reg:DI 6 bp [orig:120 k ] [120])
      (reg:DI 39 r10 [orig:125 k ] [125])
      (reg:DI 40 r11 [orig:130 k ] [130])
      (reg:DI 43 r14 [orig:135 k ] [135])
      (reg:DI 44 r15 [orig:140 k ] [140])
  name: i
    offset 0
      (reg/v:SI 1 dx [orig:63 i ] [63])
      (reg:SI 6 bp [orig:63 i ] [63])

OUT:
Stack adjustment: 80
Reg 1: i+0
Reg 2: end.998+0
Reg 3: k+0 end+0
Reg 4: k+0
Reg 6: k+0 start+0
Reg 39: k+0
Reg 40: k+0
Reg 42: medianVal+0
Reg 43: w+0 k+0
Reg 44: a+0 k+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 44 r15 [orig:71 a ] [71])
  name: w
    offset 0
      (reg/v/f:DI 43 r14 [orig:72 w ] [72])
  name: start
    offset 0
      (reg/v:SI 6 bp [orig:73 start ] [73])
  name: end
    offset 0
      (reg/v:SI 3 bx [orig:74 end ] [74])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:75 medianVal ] [75])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [80 constant+0 S8 A8])
  name: end.998
    offset 0
      (reg/v:SI 2 cx [orig:59 end.998 ] [59])
  name: k
    offset 0
      (reg/v:SI 4 si [orig:65 k ] [65])
      (reg:DI 3 bx [orig:115 k ] [115])
      (reg:DI 6 bp [orig:120 k ] [120])
      (reg:DI 39 r10 [orig:125 k ] [125])
      (reg:DI 40 r11 [orig:130 k ] [130])
      (reg:DI 43 r14 [orig:135 k ] [135])
      (reg:DI 44 r15 [orig:140 k ] [140])
  name: i
    offset 0
      (reg/v:SI 1 dx [orig:63 i ] [63])
      (reg:SI 6 bp [orig:63 i ] [63])


Basic block 33:
IN:
Stack adjustment: 80
Reg 1: i+0
Reg 2: end.998+0
Reg 3: end+0 k+0
Reg 4: k+0
Reg 6: start+0 k+0
Reg 39: k+0
Reg 40: k+0
Reg 42: medianVal+0
Reg 43: k+0 w+0
Reg 44: k+0 a+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 44 r15 [orig:71 a ] [71])
  name: w
    offset 0
      (reg/v/f:DI 43 r14 [orig:72 w ] [72])
  name: start
    offset 0
      (reg/v:SI 6 bp [orig:73 start ] [73])
  name: end
    offset 0
      (reg/v:SI 3 bx [orig:74 end ] [74])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:75 medianVal ] [75])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [80 constant+0 S8 A8])
  name: end.998
    offset 0
      (reg/v:SI 2 cx [orig:59 end.998 ] [59])
  name: k
    offset 0
      (reg/v:SI 4 si [orig:65 k ] [65])
      (reg:DI 3 bx [orig:115 k ] [115])
      (reg:DI 6 bp [orig:120 k ] [120])
      (reg:DI 39 r10 [orig:125 k ] [125])
      (reg:DI 40 r11 [orig:130 k ] [130])
      (reg:DI 43 r14 [orig:135 k ] [135])
      (reg:DI 44 r15 [orig:140 k ] [140])
  name: i
    offset 0
      (reg/v:SI 1 dx [orig:63 i ] [63])
      (reg:SI 6 bp [orig:63 i ] [63])

OUT:
Stack adjustment: 80
Reg 1: i+0
Reg 2: end.998+0
Reg 3: k+0 end+0
Reg 4: k+0
Reg 6: k+0 start+0
Reg 39: k+0
Reg 40: k+0
Reg 42: medianVal+0
Reg 43: w+0 k+0
Reg 44: a+0 k+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 44 r15 [orig:71 a ] [71])
  name: w
    offset 0
      (reg/v/f:DI 43 r14 [orig:72 w ] [72])
  name: start
    offset 0
      (reg/v:SI 6 bp [orig:73 start ] [73])
  name: end
    offset 0
      (reg/v:SI 3 bx [orig:74 end ] [74])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:75 medianVal ] [75])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [80 constant+0 S8 A8])
  name: end.998
    offset 0
      (reg/v:SI 2 cx [orig:59 end.998 ] [59])
  name: k
    offset 0
      (reg/v:SI 4 si [orig:65 k ] [65])
      (reg:DI 3 bx [orig:115 k ] [115])
      (reg:DI 6 bp [orig:120 k ] [120])
      (reg:DI 39 r10 [orig:125 k ] [125])
      (reg:DI 40 r11 [orig:130 k ] [130])
      (reg:DI 43 r14 [orig:135 k ] [135])
      (reg:DI 44 r15 [orig:140 k ] [140])
  name: i
    offset 0
      (reg/v:SI 1 dx [orig:63 i ] [63])
      (reg:SI 6 bp [orig:63 i ] [63])


Basic block 34:
IN:
Stack adjustment: 80
Reg 1: i+0
Reg 2: end.998+0
Reg 3: end+0 k+0
Reg 4: k+0
Reg 6: start+0 k+0
Reg 39: k+0
Reg 40: k+0
Reg 42: medianVal+0
Reg 43: k+0 w+0
Reg 44: k+0 a+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 44 r15 [orig:71 a ] [71])
  name: w
    offset 0
      (reg/v/f:DI 43 r14 [orig:72 w ] [72])
  name: start
    offset 0
      (reg/v:SI 6 bp [orig:73 start ] [73])
  name: end
    offset 0
      (reg/v:SI 3 bx [orig:74 end ] [74])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:75 medianVal ] [75])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [80 constant+0 S8 A8])
  name: end.998
    offset 0
      (reg/v:SI 2 cx [orig:59 end.998 ] [59])
  name: k
    offset 0
      (reg/v:SI 4 si [orig:65 k ] [65])
      (reg:DI 3 bx [orig:115 k ] [115])
      (reg:DI 6 bp [orig:120 k ] [120])
      (reg:DI 39 r10 [orig:125 k ] [125])
      (reg:DI 40 r11 [orig:130 k ] [130])
      (reg:DI 43 r14 [orig:135 k ] [135])
      (reg:DI 44 r15 [orig:140 k ] [140])
  name: i
    offset 0
      (reg/v:SI 1 dx [orig:63 i ] [63])
      (reg:SI 6 bp [orig:63 i ] [63])

OUT:
Stack adjustment: 80
Reg 1: i+0
Reg 2: end.998+0
Reg 3: k+0 end+0
Reg 4: k+0
Reg 6: k+0 start+0
Reg 39: k+0
Reg 40: k+0
Reg 42: medianVal+0
Reg 43: w+0 k+0
Reg 44: a+0 k+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 44 r15 [orig:71 a ] [71])
  name: w
    offset 0
      (reg/v/f:DI 43 r14 [orig:72 w ] [72])
  name: start
    offset 0
      (reg/v:SI 6 bp [orig:73 start ] [73])
  name: end
    offset 0
      (reg/v:SI 3 bx [orig:74 end ] [74])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:75 medianVal ] [75])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [80 constant+0 S8 A8])
  name: end.998
    offset 0
      (reg/v:SI 2 cx [orig:59 end.998 ] [59])
  name: k
    offset 0
      (reg/v:SI 4 si [orig:65 k ] [65])
      (reg:DI 3 bx [orig:115 k ] [115])
      (reg:DI 6 bp [orig:120 k ] [120])
      (reg:DI 39 r10 [orig:125 k ] [125])
      (reg:DI 40 r11 [orig:130 k ] [130])
      (reg:DI 43 r14 [orig:135 k ] [135])
      (reg:DI 44 r15 [orig:140 k ] [140])
  name: i
    offset 0
      (reg/v:SI 1 dx [orig:63 i ] [63])
      (reg:SI 6 bp [orig:63 i ] [63])


Basic block 35:
IN:
Stack adjustment: 80
Reg 1: i+0
Reg 2: end.998+0
Reg 3: end+0 k+0
Reg 4: k+0
Reg 6: start+0 k+0
Reg 39: k+0
Reg 40: k+0
Reg 42: medianVal+0
Reg 43: k+0 w+0
Reg 44: k+0 a+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 44 r15 [orig:71 a ] [71])
  name: w
    offset 0
      (reg/v/f:DI 43 r14 [orig:72 w ] [72])
  name: start
    offset 0
      (reg/v:SI 6 bp [orig:73 start ] [73])
  name: end
    offset 0
      (reg/v:SI 3 bx [orig:74 end ] [74])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:75 medianVal ] [75])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [80 constant+0 S8 A8])
  name: end.998
    offset 0
      (reg/v:SI 2 cx [orig:59 end.998 ] [59])
  name: k
    offset 0
      (reg/v:SI 4 si [orig:65 k ] [65])
      (reg:DI 3 bx [orig:115 k ] [115])
      (reg:DI 6 bp [orig:120 k ] [120])
      (reg:DI 39 r10 [orig:125 k ] [125])
      (reg:DI 40 r11 [orig:130 k ] [130])
      (reg:DI 43 r14 [orig:135 k ] [135])
      (reg:DI 44 r15 [orig:140 k ] [140])
  name: i
    offset 0
      (reg/v:SI 1 dx [orig:63 i ] [63])
      (reg:SI 6 bp [orig:63 i ] [63])

OUT:
Stack adjustment: 80
Reg 1: i+0
Reg 2: end.998+0
Reg 3: k+0 end+0
Reg 4: k+0
Reg 6: k+0 start+0
Reg 39: k+0
Reg 40: k+0
Reg 42: medianVal+0
Reg 43: w+0 k+0
Reg 44: a+0 k+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 44 r15 [orig:71 a ] [71])
  name: w
    offset 0
      (reg/v/f:DI 43 r14 [orig:72 w ] [72])
  name: start
    offset 0
      (reg/v:SI 6 bp [orig:73 start ] [73])
  name: end
    offset 0
      (reg/v:SI 3 bx [orig:74 end ] [74])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:75 medianVal ] [75])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [80 constant+0 S8 A8])
  name: end.998
    offset 0
      (reg/v:SI 2 cx [orig:59 end.998 ] [59])
  name: k
    offset 0
      (reg/v:SI 4 si [orig:65 k ] [65])
      (reg:DI 3 bx [orig:115 k ] [115])
      (reg:DI 6 bp [orig:120 k ] [120])
      (reg:DI 39 r10 [orig:125 k ] [125])
      (reg:DI 40 r11 [orig:130 k ] [130])
      (reg:DI 43 r14 [orig:135 k ] [135])
      (reg:DI 44 r15 [orig:140 k ] [140])
  name: i
    offset 0
      (reg/v:SI 1 dx [orig:63 i ] [63])
      (reg:SI 6 bp [orig:63 i ] [63])


Basic block 36:
IN:
Stack adjustment: 80
Reg 1: i+0
Reg 2: end.998+0
Reg 3: end+0 k+0
Reg 4: k+0
Reg 5: k+0
Reg 6: start+0 k+0
Reg 39: k+0
Reg 40: k+0
Reg 42: medianVal+0
Reg 43: k+0 w+0
Reg 44: k+0 a+0
Variables:
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [80 constant+0 S8 A8])
  name: end.998
    offset 0
      (reg/v:SI 2 cx [orig:59 end.998 ] [59])
  name: i
    offset 0
      (reg/v:SI 1 dx [orig:63 i ] [63])
      (reg:SI 6 bp [orig:63 i ] [63])
  name: k
    offset 0
      (reg/v:SI 4 si [orig:65 k ] [65])
      (reg:DI 6 bp [orig:120 k ] [120])
      (reg:DI 3 bx [orig:115 k ] [115])
      (reg:DI 5 di [orig:145 k ] [145])
      (reg:DI 44 r15 [orig:140 k ] [140])
      (reg:DI 43 r14 [orig:135 k ] [135])
      (reg:DI 39 r10 [orig:125 k ] [125])
      (reg:DI 40 r11 [orig:130 k ] [130])
      (reg:DI 0 ax [orig:84 k ] [84])
  name: a
    offset 0
      (reg/v/f:DI 44 r15 [orig:71 a ] [71])
  name: w
    offset 0
      (reg/v/f:DI 43 r14 [orig:72 w ] [72])
  name: start
    offset 0
      (reg/v:SI 6 bp [orig:73 start ] [73])
  name: end
    offset 0
      (reg/v:SI 3 bx [orig:74 end ] [74])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:75 medianVal ] [75])

OUT:
Stack adjustment: 80
Reg 1: i+0
Reg 2: end.998+0
Reg 3: k+0 end+0
Reg 4: k+0
Reg 5: k+0
Reg 6: k+0 start+0
Reg 39: k+0
Reg 40: k+0
Reg 42: medianVal+0
Reg 43: w+0 k+0
Reg 44: a+0 k+0
Variables:
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [80 constant+0 S8 A8])
  name: end.998
    offset 0
      (reg/v:SI 2 cx [orig:59 end.998 ] [59])
  name: i
    offset 0
      (reg/v:SI 1 dx [orig:63 i ] [63])
      (reg:SI 6 bp [orig:63 i ] [63])
  name: k
    offset 0
      (reg/v:SI 4 si [orig:65 k ] [65])
      (reg:DI 6 bp [orig:120 k ] [120])
      (reg:DI 3 bx [orig:115 k ] [115])
      (reg:DI 5 di [orig:145 k ] [145])
      (reg:DI 44 r15 [orig:140 k ] [140])
      (reg:DI 43 r14 [orig:135 k ] [135])
      (reg:DI 39 r10 [orig:125 k ] [125])
      (reg:DI 40 r11 [orig:130 k ] [130])
      (reg:DI 0 ax [orig:84 k ] [84])
  name: a
    offset 0
      (reg/v/f:DI 44 r15 [orig:71 a ] [71])
  name: w
    offset 0
      (reg/v/f:DI 43 r14 [orig:72 w ] [72])
  name: start
    offset 0
      (reg/v:SI 6 bp [orig:73 start ] [73])
  name: end
    offset 0
      (reg/v:SI 3 bx [orig:74 end ] [74])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:75 medianVal ] [75])


Basic block 37:
IN:
Stack adjustment: 80
Reg 1: i+0
Reg 2: end.998+0
Reg 3: end+0 k+0
Reg 4: k+0
Reg 5: k+0
Reg 6: start+0 k+0
Reg 39: k+0
Reg 40: k+0
Reg 42: medianVal+0
Reg 43: k+0 w+0
Reg 44: k+0 a+0
Variables:
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [80 constant+0 S8 A8])
  name: end.998
    offset 0
      (reg/v:SI 2 cx [orig:59 end.998 ] [59])
  name: i
    offset 0
      (reg/v:SI 1 dx [orig:63 i ] [63])
      (reg:SI 6 bp [orig:63 i ] [63])
  name: k
    offset 0
      (reg/v:SI 4 si [orig:65 k ] [65])
      (reg:DI 6 bp [orig:120 k ] [120])
      (reg:DI 3 bx [orig:115 k ] [115])
      (reg:DI 5 di [orig:145 k ] [145])
      (reg:DI 44 r15 [orig:140 k ] [140])
      (reg:DI 43 r14 [orig:135 k ] [135])
      (reg:DI 39 r10 [orig:125 k ] [125])
      (reg:DI 40 r11 [orig:130 k ] [130])
      (reg:DI 0 ax [orig:84 k ] [84])
  name: a
    offset 0
      (reg/v/f:DI 44 r15 [orig:71 a ] [71])
  name: w
    offset 0
      (reg/v/f:DI 43 r14 [orig:72 w ] [72])
  name: start
    offset 0
      (reg/v:SI 6 bp [orig:73 start ] [73])
  name: end
    offset 0
      (reg/v:SI 3 bx [orig:74 end ] [74])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:75 medianVal ] [75])

OUT:
Stack adjustment: 80
Reg 1: i+0
Reg 2: end.998+0
Reg 3: k+0 end+0
Reg 4: k+0
Reg 5: k+0
Reg 6: k+0 start+0
Reg 39: k+0
Reg 40: k+0
Reg 42: medianVal+0
Reg 43: w+0 k+0
Reg 44: a+0 k+0
Variables:
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [80 constant+0 S8 A8])
  name: end.998
    offset 0
      (reg/v:SI 2 cx [orig:59 end.998 ] [59])
  name: i
    offset 0
      (reg/v:SI 1 dx [orig:63 i ] [63])
      (reg:SI 6 bp [orig:63 i ] [63])
  name: k
    offset 0
      (reg/v:SI 4 si [orig:65 k ] [65])
      (reg:DI 6 bp [orig:120 k ] [120])
      (reg:DI 3 bx [orig:115 k ] [115])
      (reg:DI 5 di [orig:145 k ] [145])
      (reg:DI 44 r15 [orig:140 k ] [140])
      (reg:DI 43 r14 [orig:135 k ] [135])
      (reg:DI 39 r10 [orig:125 k ] [125])
      (reg:DI 40 r11 [orig:130 k ] [130])
      (reg:DI 0 ax [orig:84 k ] [84])
  name: a
    offset 0
      (reg/v/f:DI 44 r15 [orig:71 a ] [71])
  name: w
    offset 0
      (reg/v/f:DI 43 r14 [orig:72 w ] [72])
  name: start
    offset 0
      (reg/v:SI 6 bp [orig:73 start ] [73])
  name: end
    offset 0
      (reg/v:SI 3 bx [orig:74 end ] [74])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:75 medianVal ] [75])


Basic block 38:
IN:
Stack adjustment: 80
Reg 1: i+0
Reg 2: end.998+0
Reg 3: end+0 k+0
Reg 4: k+0
Reg 5: k+0
Reg 6: start+0 k+0
Reg 39: k+0
Reg 40: k+0
Reg 42: medianVal+0
Reg 43: k+0 w+0
Reg 44: k+0 a+0
Variables:
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [80 constant+0 S8 A8])
  name: end.998
    offset 0
      (reg/v:SI 2 cx [orig:59 end.998 ] [59])
  name: i
    offset 0
      (reg/v:SI 1 dx [orig:63 i ] [63])
      (reg:SI 6 bp [orig:63 i ] [63])
  name: k
    offset 0
      (reg/v:SI 4 si [orig:65 k ] [65])
      (reg:DI 6 bp [orig:120 k ] [120])
      (reg:DI 3 bx [orig:115 k ] [115])
      (reg:DI 5 di [orig:145 k ] [145])
      (reg:DI 0 ax [orig:84 k ] [84])
      (reg:DI 44 r15 [orig:140 k ] [140])
      (reg:DI 43 r14 [orig:135 k ] [135])
      (reg:DI 39 r10 [orig:125 k ] [125])
      (reg:DI 40 r11 [orig:130 k ] [130])
  name: a
    offset 0
      (reg/v/f:DI 44 r15 [orig:71 a ] [71])
  name: w
    offset 0
      (reg/v/f:DI 43 r14 [orig:72 w ] [72])
  name: start
    offset 0
      (reg/v:SI 6 bp [orig:73 start ] [73])
  name: end
    offset 0
      (reg/v:SI 3 bx [orig:74 end ] [74])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:75 medianVal ] [75])

OUT:
Stack adjustment: 80
Reg 2: end.998+0
Reg 3: k+0 end+0
Reg 4: k+0
Reg 5: k+0
Reg 6: k+0 start+0
Reg 42: medianVal+0
Reg 43: w+0 k+0
Reg 44: a+0 k+0
Variables:
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [80 constant+0 S8 A8])
  name: end.998
    offset 0
      (reg/v:SI 2 cx [orig:59 end.998 ] [59])
  name: i
    offset 0
      (reg:SI 6 bp [orig:63 i ] [63])
  name: k
    offset 0
      (reg/v:SI 4 si [orig:65 k ] [65])
      (reg:DI 6 bp [orig:120 k ] [120])
      (reg:DI 3 bx [orig:115 k ] [115])
      (reg:DI 5 di [orig:145 k ] [145])
      (reg:DI 0 ax [orig:84 k ] [84])
      (reg:DI 44 r15 [orig:140 k ] [140])
      (reg:DI 43 r14 [orig:135 k ] [135])
  name: a
    offset 0
      (reg/v/f:DI 44 r15 [orig:71 a ] [71])
  name: w
    offset 0
      (reg/v/f:DI 43 r14 [orig:72 w ] [72])
  name: start
    offset 0
      (reg/v:SI 6 bp [orig:73 start ] [73])
  name: end
    offset 0
      (reg/v:SI 3 bx [orig:74 end ] [74])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:75 medianVal ] [75])


Basic block 39:
IN:
Stack adjustment: 80
Reg 2: end.998+0
Reg 3: end+0 k+0
Reg 4: k+0
Reg 5: k+0
Reg 6: start+0 k+0
Reg 42: medianVal+0
Reg 43: k+0 w+0
Reg 44: k+0 a+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 44 r15 [orig:71 a ] [71])
  name: w
    offset 0
      (reg/v/f:DI 43 r14 [orig:72 w ] [72])
  name: start
    offset 0
      (reg/v:SI 6 bp [orig:73 start ] [73])
  name: end
    offset 0
      (reg/v:SI 3 bx [orig:74 end ] [74])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:75 medianVal ] [75])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [80 constant+0 S8 A8])
  name: end.998
    offset 0
      (reg/v:SI 2 cx [orig:59 end.998 ] [59])
  name: k
    offset 0
      (reg/v:SI 4 si [orig:65 k ] [65])
      (reg:DI 3 bx [orig:115 k ] [115])
      (reg:DI 6 bp [orig:120 k ] [120])
      (reg:DI 43 r14 [orig:135 k ] [135])
      (reg:DI 44 r15 [orig:140 k ] [140])
      (reg:DI 5 di [orig:145 k ] [145])
      (reg:DI 0 ax [orig:84 k ] [84])
  name: i
    offset 0
      (reg:SI 6 bp [orig:63 i ] [63])

OUT:
Stack adjustment: 80
Reg 2: end.998+0
Reg 3: k+0 end+0
Reg 4: k+0
Reg 5: k+0
Reg 6: k+0 start+0
Reg 42: medianVal+0
Reg 43: w+0 k+0
Reg 44: a+0 k+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 44 r15 [orig:71 a ] [71])
  name: w
    offset 0
      (reg/v/f:DI 43 r14 [orig:72 w ] [72])
  name: start
    offset 0
      (reg/v:SI 6 bp [orig:73 start ] [73])
  name: end
    offset 0
      (reg/v:SI 3 bx [orig:74 end ] [74])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:75 medianVal ] [75])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [80 constant+0 S8 A8])
  name: end.998
    offset 0
      (reg/v:SI 2 cx [orig:59 end.998 ] [59])
  name: k
    offset 0
      (reg/v:SI 4 si [orig:65 k ] [65])
      (reg:DI 3 bx [orig:115 k ] [115])
      (reg:DI 6 bp [orig:120 k ] [120])
      (reg:DI 43 r14 [orig:135 k ] [135])
      (reg:DI 44 r15 [orig:140 k ] [140])
      (reg:DI 5 di [orig:145 k ] [145])
      (reg:DI 0 ax [orig:84 k ] [84])
  name: i
    offset 0
      (reg:SI 6 bp [orig:63 i ] [63])


Basic block 40:
IN:
Stack adjustment: 80
Reg 2: end.998+0
Reg 3: end+0 k+0
Reg 4: k+0
Reg 5: k+0
Reg 6: start+0 k+0
Reg 37: k+0
Reg 42: medianVal+0
Reg 43: k+0 w+0
Reg 44: k+0 a+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 44 r15 [orig:71 a ] [71])
  name: w
    offset 0
      (reg/v/f:DI 43 r14 [orig:72 w ] [72])
  name: start
    offset 0
      (reg/v:SI 6 bp [orig:73 start ] [73])
  name: end
    offset 0
      (reg/v:SI 3 bx [orig:74 end ] [74])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:75 medianVal ] [75])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [80 constant+0 S8 A8])
  name: end.998
    offset 0
      (reg/v:SI 2 cx [orig:59 end.998 ] [59])
  name: k
    offset 0
      (reg/v:SI 4 si [orig:65 k ] [65])
      (reg:DI 3 bx [orig:115 k ] [115])
      (reg:DI 6 bp [orig:120 k ] [120])
      (reg:DI 43 r14 [orig:135 k ] [135])
      (reg:DI 44 r15 [orig:140 k ] [140])
      (reg:DI 5 di [orig:145 k ] [145])
      (reg:DI 0 ax [orig:84 k ] [84])
      (reg:DI 37 r8 [orig:150 k ] [150])
  name: i
    offset 0
      (reg:SI 6 bp [orig:63 i ] [63])

OUT:
Stack adjustment: 80
Reg 2: end.998+0
Reg 3: k+0 end+0
Reg 4: k+0
Reg 5: k+0
Reg 6: k+0 start+0
Reg 37: k+0
Reg 42: medianVal+0
Reg 43: w+0 k+0
Reg 44: a+0 k+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 44 r15 [orig:71 a ] [71])
  name: w
    offset 0
      (reg/v/f:DI 43 r14 [orig:72 w ] [72])
  name: start
    offset 0
      (reg/v:SI 6 bp [orig:73 start ] [73])
  name: end
    offset 0
      (reg/v:SI 3 bx [orig:74 end ] [74])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:75 medianVal ] [75])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [80 constant+0 S8 A8])
  name: end.998
    offset 0
      (reg/v:SI 2 cx [orig:59 end.998 ] [59])
  name: k
    offset 0
      (reg/v:SI 4 si [orig:65 k ] [65])
      (reg:DI 3 bx [orig:115 k ] [115])
      (reg:DI 6 bp [orig:120 k ] [120])
      (reg:DI 43 r14 [orig:135 k ] [135])
      (reg:DI 44 r15 [orig:140 k ] [140])
      (reg:DI 5 di [orig:145 k ] [145])
      (reg:DI 0 ax [orig:84 k ] [84])
      (reg:DI 37 r8 [orig:150 k ] [150])
  name: i
    offset 0
      (reg:SI 6 bp [orig:63 i ] [63])


Basic block 41:
IN:
Stack adjustment: 80
Reg 2: end.998+0
Reg 3: end+0 k+0
Reg 4: k+0
Reg 5: k+0
Reg 6: start+0 k+0
Reg 37: k+0
Reg 42: medianVal+0
Reg 43: k+0 w+0
Reg 44: k+0 a+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 44 r15 [orig:71 a ] [71])
  name: w
    offset 0
      (reg/v/f:DI 43 r14 [orig:72 w ] [72])
  name: start
    offset 0
      (reg/v:SI 6 bp [orig:73 start ] [73])
  name: end
    offset 0
      (reg/v:SI 3 bx [orig:74 end ] [74])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:75 medianVal ] [75])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [80 constant+0 S8 A8])
  name: end.998
    offset 0
      (reg/v:SI 2 cx [orig:59 end.998 ] [59])
  name: k
    offset 0
      (reg/v:SI 4 si [orig:65 k ] [65])
      (reg:DI 3 bx [orig:115 k ] [115])
      (reg:DI 6 bp [orig:120 k ] [120])
      (reg:DI 43 r14 [orig:135 k ] [135])
      (reg:DI 44 r15 [orig:140 k ] [140])
      (reg:DI 5 di [orig:145 k ] [145])
      (reg:DI 0 ax [orig:84 k ] [84])
      (reg:DI 37 r8 [orig:150 k ] [150])
  name: i
    offset 0
      (reg:SI 6 bp [orig:63 i ] [63])

OUT:
Stack adjustment: 80
Reg 2: end.998+0
Reg 3: k+0 end+0
Reg 4: k+0
Reg 5: k+0
Reg 6: k+0 start+0
Reg 37: k+0
Reg 42: medianVal+0
Reg 43: w+0 k+0
Reg 44: a+0 k+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 44 r15 [orig:71 a ] [71])
  name: w
    offset 0
      (reg/v/f:DI 43 r14 [orig:72 w ] [72])
  name: start
    offset 0
      (reg/v:SI 6 bp [orig:73 start ] [73])
  name: end
    offset 0
      (reg/v:SI 3 bx [orig:74 end ] [74])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:75 medianVal ] [75])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [80 constant+0 S8 A8])
  name: end.998
    offset 0
      (reg/v:SI 2 cx [orig:59 end.998 ] [59])
  name: k
    offset 0
      (reg/v:SI 4 si [orig:65 k ] [65])
      (reg:DI 3 bx [orig:115 k ] [115])
      (reg:DI 6 bp [orig:120 k ] [120])
      (reg:DI 43 r14 [orig:135 k ] [135])
      (reg:DI 44 r15 [orig:140 k ] [140])
      (reg:DI 5 di [orig:145 k ] [145])
      (reg:DI 0 ax [orig:84 k ] [84])
      (reg:DI 37 r8 [orig:150 k ] [150])
  name: i
    offset 0
      (reg:SI 6 bp [orig:63 i ] [63])


Basic block 42:
IN:
Stack adjustment: 80
Reg 2: end.998+0
Reg 3: end+0 k+0
Reg 4: k+0
Reg 5: k+0
Reg 6: start+0 k+0
Reg 37: k+0
Reg 38: k+0
Reg 42: medianVal+0
Reg 43: k+0 w+0
Reg 44: k+0 a+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 44 r15 [orig:71 a ] [71])
  name: w
    offset 0
      (reg/v/f:DI 43 r14 [orig:72 w ] [72])
  name: start
    offset 0
      (reg/v:SI 6 bp [orig:73 start ] [73])
  name: end
    offset 0
      (reg/v:SI 3 bx [orig:74 end ] [74])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:75 medianVal ] [75])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [80 constant+0 S8 A8])
  name: end.998
    offset 0
      (reg/v:SI 2 cx [orig:59 end.998 ] [59])
  name: k
    offset 0
      (reg/v:SI 4 si [orig:65 k ] [65])
      (reg:DI 3 bx [orig:115 k ] [115])
      (reg:DI 6 bp [orig:120 k ] [120])
      (reg:DI 43 r14 [orig:135 k ] [135])
      (reg:DI 44 r15 [orig:140 k ] [140])
      (reg:DI 5 di [orig:145 k ] [145])
      (reg:DI 0 ax [orig:84 k ] [84])
      (reg:DI 37 r8 [orig:150 k ] [150])
      (reg:DI 38 r9 [orig:158 k ] [158])
  name: i
    offset 0
      (reg:SI 6 bp [orig:63 i ] [63])

OUT:
Stack adjustment: 80
Reg 2: end.998+0
Reg 3: k+0 end+0
Reg 4: k+0
Reg 5: k+0
Reg 6: k+0 start+0
Reg 37: k+0
Reg 38: k+0
Reg 42: medianVal+0
Reg 43: w+0 k+0
Reg 44: a+0 k+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 44 r15 [orig:71 a ] [71])
  name: w
    offset 0
      (reg/v/f:DI 43 r14 [orig:72 w ] [72])
  name: start
    offset 0
      (reg/v:SI 6 bp [orig:73 start ] [73])
  name: end
    offset 0
      (reg/v:SI 3 bx [orig:74 end ] [74])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:75 medianVal ] [75])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [80 constant+0 S8 A8])
  name: end.998
    offset 0
      (reg/v:SI 2 cx [orig:59 end.998 ] [59])
  name: k
    offset 0
      (reg/v:SI 4 si [orig:65 k ] [65])
      (reg:DI 3 bx [orig:115 k ] [115])
      (reg:DI 6 bp [orig:120 k ] [120])
      (reg:DI 43 r14 [orig:135 k ] [135])
      (reg:DI 44 r15 [orig:140 k ] [140])
      (reg:DI 5 di [orig:145 k ] [145])
      (reg:DI 0 ax [orig:84 k ] [84])
      (reg:DI 37 r8 [orig:150 k ] [150])
      (reg:DI 38 r9 [orig:158 k ] [158])
  name: i
    offset 0
      (reg:SI 6 bp [orig:63 i ] [63])


Basic block 43:
IN:
Stack adjustment: 80
Reg 2: end.998+0
Reg 3: end+0 k+0
Reg 4: k+0
Reg 5: k+0
Reg 6: start+0 k+0
Reg 37: k+0
Reg 38: k+0
Reg 42: medianVal+0
Reg 43: k+0 w+0
Reg 44: k+0 a+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 44 r15 [orig:71 a ] [71])
  name: w
    offset 0
      (reg/v/f:DI 43 r14 [orig:72 w ] [72])
  name: start
    offset 0
      (reg/v:SI 6 bp [orig:73 start ] [73])
  name: end
    offset 0
      (reg/v:SI 3 bx [orig:74 end ] [74])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:75 medianVal ] [75])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [80 constant+0 S8 A8])
  name: end.998
    offset 0
      (reg/v:SI 2 cx [orig:59 end.998 ] [59])
  name: k
    offset 0
      (reg/v:SI 4 si [orig:65 k ] [65])
      (reg:DI 3 bx [orig:115 k ] [115])
      (reg:DI 6 bp [orig:120 k ] [120])
      (reg:DI 43 r14 [orig:135 k ] [135])
      (reg:DI 44 r15 [orig:140 k ] [140])
      (reg:DI 5 di [orig:145 k ] [145])
      (reg:DI 0 ax [orig:84 k ] [84])
      (reg:DI 37 r8 [orig:150 k ] [150])
      (reg:DI 38 r9 [orig:158 k ] [158])
  name: i
    offset 0
      (reg:SI 6 bp [orig:63 i ] [63])

OUT:
Stack adjustment: 80
Reg 2: end.998+0
Reg 3: k+0 end+0
Reg 4: k+0
Reg 5: k+0
Reg 6: k+0 start+0
Reg 37: k+0
Reg 38: k+0
Reg 42: medianVal+0
Reg 43: w+0 k+0
Reg 44: a+0 k+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 44 r15 [orig:71 a ] [71])
  name: w
    offset 0
      (reg/v/f:DI 43 r14 [orig:72 w ] [72])
  name: start
    offset 0
      (reg/v:SI 6 bp [orig:73 start ] [73])
  name: end
    offset 0
      (reg/v:SI 3 bx [orig:74 end ] [74])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:75 medianVal ] [75])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [80 constant+0 S8 A8])
  name: end.998
    offset 0
      (reg/v:SI 2 cx [orig:59 end.998 ] [59])
  name: k
    offset 0
      (reg/v:SI 4 si [orig:65 k ] [65])
      (reg:DI 3 bx [orig:115 k ] [115])
      (reg:DI 6 bp [orig:120 k ] [120])
      (reg:DI 43 r14 [orig:135 k ] [135])
      (reg:DI 44 r15 [orig:140 k ] [140])
      (reg:DI 5 di [orig:145 k ] [145])
      (reg:DI 0 ax [orig:84 k ] [84])
      (reg:DI 37 r8 [orig:150 k ] [150])
      (reg:DI 38 r9 [orig:158 k ] [158])
  name: i
    offset 0
      (reg:SI 6 bp [orig:63 i ] [63])


Basic block 44:
IN:
Stack adjustment: 80
Reg 2: end.998+0
Reg 3: end+0 k+0
Reg 4: k+0
Reg 5: k+0
Reg 6: start+0 k+0
Reg 37: k+0
Reg 38: k+0
Reg 42: medianVal+0
Reg 43: k+0 w+0
Reg 44: k+0 a+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 44 r15 [orig:71 a ] [71])
  name: w
    offset 0
      (reg/v/f:DI 43 r14 [orig:72 w ] [72])
  name: start
    offset 0
      (reg/v:SI 6 bp [orig:73 start ] [73])
  name: end
    offset 0
      (reg/v:SI 3 bx [orig:74 end ] [74])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:75 medianVal ] [75])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [80 constant+0 S8 A8])
  name: end.998
    offset 0
      (reg/v:SI 2 cx [orig:59 end.998 ] [59])
  name: k
    offset 0
      (reg/v:SI 4 si [orig:65 k ] [65])
      (reg:DI 3 bx [orig:115 k ] [115])
      (reg:DI 6 bp [orig:120 k ] [120])
      (reg:DI 0 ax [orig:84 k ] [84])
      (reg:DI 43 r14 [orig:135 k ] [135])
      (reg:DI 44 r15 [orig:140 k ] [140])
      (reg:DI 5 di [orig:145 k ] [145])
      (reg:DI 37 r8 [orig:150 k ] [150])
      (reg:DI 38 r9 [orig:158 k ] [158])
  name: i
    offset 0
      (reg:SI 6 bp [orig:63 i ] [63])

OUT:
Stack adjustment: 80
Reg 2: end.998+0
Reg 3: k+0 end+0
Reg 4: k+0
Reg 5: k+0
Reg 6: k+0 start+0
Reg 37: k+0
Reg 38: k+0
Reg 42: medianVal+0
Reg 43: w+0 k+0
Reg 44: a+0 k+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 44 r15 [orig:71 a ] [71])
  name: w
    offset 0
      (reg/v/f:DI 43 r14 [orig:72 w ] [72])
  name: start
    offset 0
      (reg/v:SI 6 bp [orig:73 start ] [73])
  name: end
    offset 0
      (reg/v:SI 3 bx [orig:74 end ] [74])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:75 medianVal ] [75])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [80 constant+0 S8 A8])
  name: end.998
    offset 0
      (reg/v:SI 2 cx [orig:59 end.998 ] [59])
  name: k
    offset 0
      (reg/v:SI 4 si [orig:65 k ] [65])
      (reg:DI 3 bx [orig:115 k ] [115])
      (reg:DI 6 bp [orig:120 k ] [120])
      (reg:DI 0 ax [orig:84 k ] [84])
      (reg:DI 43 r14 [orig:135 k ] [135])
      (reg:DI 44 r15 [orig:140 k ] [140])
      (reg:DI 5 di [orig:145 k ] [145])
      (reg:DI 37 r8 [orig:150 k ] [150])
      (reg:DI 38 r9 [orig:158 k ] [158])
  name: i
    offset 0
      (reg:SI 6 bp [orig:63 i ] [63])


Basic block 45:
IN:
Stack adjustment: 80
Reg 2: end.998+0
Reg 3: end+0 k+0
Reg 4: k+0
Reg 5: k+0
Reg 6: start+0 k+0
Reg 37: k+0
Reg 38: k+0
Reg 42: medianVal+0
Reg 43: k+0 w+0
Reg 44: k+0 a+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 44 r15 [orig:71 a ] [71])
  name: w
    offset 0
      (reg/v/f:DI 43 r14 [orig:72 w ] [72])
  name: start
    offset 0
      (reg/v:SI 6 bp [orig:73 start ] [73])
  name: end
    offset 0
      (reg/v:SI 3 bx [orig:74 end ] [74])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:75 medianVal ] [75])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [80 constant+0 S8 A8])
  name: end.998
    offset 0
      (reg/v:SI 2 cx [orig:59 end.998 ] [59])
  name: k
    offset 0
      (reg/v:SI 4 si [orig:65 k ] [65])
      (reg:DI 3 bx [orig:115 k ] [115])
      (reg:DI 6 bp [orig:120 k ] [120])
      (reg:DI 0 ax [orig:84 k ] [84])
      (reg:DI 43 r14 [orig:135 k ] [135])
      (reg:DI 44 r15 [orig:140 k ] [140])
      (reg:DI 5 di [orig:145 k ] [145])
      (reg:DI 37 r8 [orig:150 k ] [150])
      (reg:DI 38 r9 [orig:158 k ] [158])
  name: i
    offset 0
      (reg:SI 6 bp [orig:63 i ] [63])

OUT:
Stack adjustment: 80
Reg 2: end.998+0
Reg 3: k+0 end+0
Reg 4: k+0
Reg 5: k+0
Reg 6: k+0 start+0
Reg 37: k+0
Reg 38: k+0
Reg 42: medianVal+0
Reg 43: w+0 k+0
Reg 44: a+0 k+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 44 r15 [orig:71 a ] [71])
  name: w
    offset 0
      (reg/v/f:DI 43 r14 [orig:72 w ] [72])
  name: start
    offset 0
      (reg/v:SI 6 bp [orig:73 start ] [73])
  name: end
    offset 0
      (reg/v:SI 3 bx [orig:74 end ] [74])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:75 medianVal ] [75])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [80 constant+0 S8 A8])
  name: end.998
    offset 0
      (reg/v:SI 2 cx [orig:59 end.998 ] [59])
  name: k
    offset 0
      (reg/v:SI 4 si [orig:65 k ] [65])
      (reg:DI 3 bx [orig:115 k ] [115])
      (reg:DI 6 bp [orig:120 k ] [120])
      (reg:DI 0 ax [orig:84 k ] [84])
      (reg:DI 43 r14 [orig:135 k ] [135])
      (reg:DI 44 r15 [orig:140 k ] [140])
      (reg:DI 5 di [orig:145 k ] [145])
      (reg:DI 37 r8 [orig:150 k ] [150])
      (reg:DI 38 r9 [orig:158 k ] [158])
  name: i
    offset 0
      (reg:SI 6 bp [orig:63 i ] [63])


Basic block 46:
IN:
Stack adjustment: 80
Reg 2: end.998+0
Reg 3: end+0 k+0
Reg 4: k+0
Reg 5: k+0
Reg 6: start+0 k+0
Reg 37: k+0
Reg 38: k+0
Reg 42: medianVal+0
Reg 43: k+0 w+0
Reg 44: k+0 a+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 44 r15 [orig:71 a ] [71])
  name: w
    offset 0
      (reg/v/f:DI 43 r14 [orig:72 w ] [72])
  name: start
    offset 0
      (reg/v:SI 6 bp [orig:73 start ] [73])
  name: end
    offset 0
      (reg/v:SI 3 bx [orig:74 end ] [74])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:75 medianVal ] [75])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [80 constant+0 S8 A8])
  name: end.998
    offset 0
      (reg/v:SI 2 cx [orig:59 end.998 ] [59])
  name: k
    offset 0
      (reg/v:SI 4 si [orig:65 k ] [65])
      (reg:DI 3 bx [orig:115 k ] [115])
      (reg:DI 6 bp [orig:120 k ] [120])
      (reg:DI 0 ax [orig:84 k ] [84])
      (reg:DI 43 r14 [orig:135 k ] [135])
      (reg:DI 44 r15 [orig:140 k ] [140])
      (reg:DI 5 di [orig:145 k ] [145])
      (reg:DI 37 r8 [orig:150 k ] [150])
      (reg:DI 38 r9 [orig:158 k ] [158])
  name: i
    offset 0
      (reg:SI 6 bp [orig:63 i ] [63])

OUT:
Stack adjustment: 80
Reg 2: end.998+0
Reg 3: k+0 end+0
Reg 4: k+0
Reg 5: k+0
Reg 6: k+0 start+0
Reg 37: k+0
Reg 38: k+0
Reg 42: medianVal+0
Reg 43: w+0 k+0
Reg 44: a+0 k+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 44 r15 [orig:71 a ] [71])
  name: w
    offset 0
      (reg/v/f:DI 43 r14 [orig:72 w ] [72])
  name: start
    offset 0
      (reg/v:SI 6 bp [orig:73 start ] [73])
  name: end
    offset 0
      (reg/v:SI 3 bx [orig:74 end ] [74])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:75 medianVal ] [75])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [80 constant+0 S8 A8])
  name: end.998
    offset 0
      (reg/v:SI 2 cx [orig:59 end.998 ] [59])
  name: k
    offset 0
      (reg/v:SI 4 si [orig:65 k ] [65])
      (reg:DI 3 bx [orig:115 k ] [115])
      (reg:DI 6 bp [orig:120 k ] [120])
      (reg:DI 0 ax [orig:84 k ] [84])
      (reg:DI 43 r14 [orig:135 k ] [135])
      (reg:DI 44 r15 [orig:140 k ] [140])
      (reg:DI 5 di [orig:145 k ] [145])
      (reg:DI 37 r8 [orig:150 k ] [150])
      (reg:DI 38 r9 [orig:158 k ] [158])
  name: i
    offset 0
      (reg:SI 6 bp [orig:63 i ] [63])


Basic block 47:
IN:
Stack adjustment: 80
Reg 2: end.998+0
Reg 3: end+0 k+0
Reg 4: k+0
Reg 5: k+0
Reg 6: start+0 k+0
Reg 37: k+0
Reg 38: k+0
Reg 42: medianVal+0
Reg 43: k+0 w+0
Reg 44: k+0 a+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 44 r15 [orig:71 a ] [71])
  name: w
    offset 0
      (reg/v/f:DI 43 r14 [orig:72 w ] [72])
  name: start
    offset 0
      (reg/v:SI 6 bp [orig:73 start ] [73])
  name: end
    offset 0
      (reg/v:SI 3 bx [orig:74 end ] [74])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:75 medianVal ] [75])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [80 constant+0 S8 A8])
  name: end.998
    offset 0
      (reg/v:SI 2 cx [orig:59 end.998 ] [59])
  name: k
    offset 0
      (reg/v:SI 4 si [orig:65 k ] [65])
      (reg:DI 3 bx [orig:115 k ] [115])
      (reg:DI 6 bp [orig:120 k ] [120])
      (reg:DI 0 ax [orig:84 k ] [84])
      (reg:DI 43 r14 [orig:135 k ] [135])
      (reg:DI 44 r15 [orig:140 k ] [140])
      (reg:DI 5 di [orig:145 k ] [145])
      (reg:DI 37 r8 [orig:150 k ] [150])
      (reg:DI 38 r9 [orig:158 k ] [158])
  name: i
    offset 0
      (reg:SI 6 bp [orig:63 i ] [63])

OUT:
Stack adjustment: 80
Reg 2: end.998+0
Reg 3: k+0 end+0
Reg 4: k+0
Reg 5: k+0
Reg 6: k+0 start+0
Reg 37: k+0
Reg 38: k+0
Reg 42: medianVal+0
Reg 43: w+0 k+0
Reg 44: a+0 k+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 44 r15 [orig:71 a ] [71])
  name: w
    offset 0
      (reg/v/f:DI 43 r14 [orig:72 w ] [72])
  name: start
    offset 0
      (reg/v:SI 6 bp [orig:73 start ] [73])
  name: end
    offset 0
      (reg/v:SI 3 bx [orig:74 end ] [74])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:75 medianVal ] [75])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [80 constant+0 S8 A8])
  name: end.998
    offset 0
      (reg/v:SI 2 cx [orig:59 end.998 ] [59])
  name: k
    offset 0
      (reg/v:SI 4 si [orig:65 k ] [65])
      (reg:DI 3 bx [orig:115 k ] [115])
      (reg:DI 6 bp [orig:120 k ] [120])
      (reg:DI 0 ax [orig:84 k ] [84])
      (reg:DI 43 r14 [orig:135 k ] [135])
      (reg:DI 44 r15 [orig:140 k ] [140])
      (reg:DI 5 di [orig:145 k ] [145])
      (reg:DI 37 r8 [orig:150 k ] [150])
      (reg:DI 38 r9 [orig:158 k ] [158])
  name: i
    offset 0
      (reg:SI 6 bp [orig:63 i ] [63])


Basic block 48:
IN:
Stack adjustment: 80
Reg 2: end.998+0
Reg 3: end+0 k+0
Reg 4: k+0
Reg 5: k+0
Reg 6: start+0 k+0
Reg 37: k+0
Reg 38: k+0
Reg 42: medianVal+0
Reg 43: k+0 w+0
Reg 44: k+0 a+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 44 r15 [orig:71 a ] [71])
  name: w
    offset 0
      (reg/v/f:DI 43 r14 [orig:72 w ] [72])
  name: start
    offset 0
      (reg/v:SI 6 bp [orig:73 start ] [73])
  name: end
    offset 0
      (reg/v:SI 3 bx [orig:74 end ] [74])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:75 medianVal ] [75])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [80 constant+0 S8 A8])
  name: end.998
    offset 0
      (reg/v:SI 2 cx [orig:59 end.998 ] [59])
  name: k
    offset 0
      (reg/v:SI 4 si [orig:65 k ] [65])
      (reg:DI 6 bp [orig:120 k ] [120])
      (reg:DI 3 bx [orig:115 k ] [115])
      (reg:DI 0 ax [orig:84 k ] [84])
      (reg:DI 43 r14 [orig:135 k ] [135])
      (reg:DI 44 r15 [orig:140 k ] [140])
      (reg:DI 5 di [orig:145 k ] [145])
      (reg:DI 37 r8 [orig:150 k ] [150])
      (reg:DI 38 r9 [orig:158 k ] [158])
  name: i
    offset 0
      (reg:SI 6 bp [orig:63 i ] [63])

OUT:
Stack adjustment: 80
Reg 2: end.998+0
Reg 3: k+0 end+0
Reg 4: k+0
Reg 5: k+0
Reg 6: k+0 start+0
Reg 37: k+0
Reg 38: k+0
Reg 42: medianVal+0
Reg 43: w+0 k+0
Reg 44: a+0 k+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 44 r15 [orig:71 a ] [71])
  name: w
    offset 0
      (reg/v/f:DI 43 r14 [orig:72 w ] [72])
  name: start
    offset 0
      (reg/v:SI 6 bp [orig:73 start ] [73])
  name: end
    offset 0
      (reg/v:SI 3 bx [orig:74 end ] [74])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:75 medianVal ] [75])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [80 constant+0 S8 A8])
  name: end.998
    offset 0
      (reg/v:SI 2 cx [orig:59 end.998 ] [59])
  name: k
    offset 0
      (reg/v:SI 4 si [orig:65 k ] [65])
      (reg:DI 6 bp [orig:120 k ] [120])
      (reg:DI 3 bx [orig:115 k ] [115])
      (reg:DI 0 ax [orig:84 k ] [84])
      (reg:DI 43 r14 [orig:135 k ] [135])
      (reg:DI 44 r15 [orig:140 k ] [140])
      (reg:DI 5 di [orig:145 k ] [145])
      (reg:DI 37 r8 [orig:150 k ] [150])
      (reg:DI 38 r9 [orig:158 k ] [158])
  name: i
    offset 0
      (reg:SI 6 bp [orig:63 i ] [63])


Basic block 49:
IN:
Stack adjustment: 80
Reg 2: end.998+0
Reg 3: end+0 k+0
Reg 4: k+0
Reg 5: k+0
Reg 6: start+0 k+0
Reg 37: k+0
Reg 38: k+0
Reg 42: medianVal+0
Reg 43: k+0 w+0
Reg 44: k+0 a+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 44 r15 [orig:71 a ] [71])
  name: w
    offset 0
      (reg/v/f:DI 43 r14 [orig:72 w ] [72])
  name: start
    offset 0
      (reg/v:SI 6 bp [orig:73 start ] [73])
  name: end
    offset 0
      (reg/v:SI 3 bx [orig:74 end ] [74])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:75 medianVal ] [75])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [80 constant+0 S8 A8])
  name: end.998
    offset 0
      (reg/v:SI 2 cx [orig:59 end.998 ] [59])
  name: k
    offset 0
      (reg/v:SI 4 si [orig:65 k ] [65])
      (reg:DI 6 bp [orig:120 k ] [120])
      (reg:DI 3 bx [orig:115 k ] [115])
      (reg:DI 0 ax [orig:84 k ] [84])
      (reg:DI 43 r14 [orig:135 k ] [135])
      (reg:DI 44 r15 [orig:140 k ] [140])
      (reg:DI 5 di [orig:145 k ] [145])
      (reg:DI 37 r8 [orig:150 k ] [150])
      (reg:DI 38 r9 [orig:158 k ] [158])
  name: i
    offset 0
      (reg:SI 6 bp [orig:63 i ] [63])

OUT:
Stack adjustment: 80
Reg 2: end.998+0
Reg 3: k+0 end+0
Reg 4: k+0
Reg 5: k+0
Reg 6: k+0 start+0
Reg 37: k+0
Reg 38: k+0
Reg 42: medianVal+0
Reg 43: w+0 k+0
Reg 44: a+0 k+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 44 r15 [orig:71 a ] [71])
  name: w
    offset 0
      (reg/v/f:DI 43 r14 [orig:72 w ] [72])
  name: start
    offset 0
      (reg/v:SI 6 bp [orig:73 start ] [73])
  name: end
    offset 0
      (reg/v:SI 3 bx [orig:74 end ] [74])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:75 medianVal ] [75])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [80 constant+0 S8 A8])
  name: end.998
    offset 0
      (reg/v:SI 2 cx [orig:59 end.998 ] [59])
  name: k
    offset 0
      (reg/v:SI 4 si [orig:65 k ] [65])
      (reg:DI 6 bp [orig:120 k ] [120])
      (reg:DI 3 bx [orig:115 k ] [115])
      (reg:DI 0 ax [orig:84 k ] [84])
      (reg:DI 43 r14 [orig:135 k ] [135])
      (reg:DI 44 r15 [orig:140 k ] [140])
      (reg:DI 5 di [orig:145 k ] [145])
      (reg:DI 37 r8 [orig:150 k ] [150])
      (reg:DI 38 r9 [orig:158 k ] [158])
  name: i
    offset 0
      (reg:SI 6 bp [orig:63 i ] [63])


Basic block 50:
IN:
Stack adjustment: 80
Reg 2: end.998+0
Reg 3: end+0 k+0
Reg 4: k+0
Reg 5: k+0
Reg 6: start+0 k+0
Reg 37: k+0
Reg 38: k+0
Reg 42: medianVal+0
Reg 43: k+0 w+0
Reg 44: k+0 a+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 44 r15 [orig:71 a ] [71])
  name: w
    offset 0
      (reg/v/f:DI 43 r14 [orig:72 w ] [72])
  name: start
    offset 0
      (reg/v:SI 6 bp [orig:73 start ] [73])
  name: end
    offset 0
      (reg/v:SI 3 bx [orig:74 end ] [74])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:75 medianVal ] [75])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [80 constant+0 S8 A8])
  name: end.998
    offset 0
      (reg/v:SI 2 cx [orig:59 end.998 ] [59])
  name: k
    offset 0
      (reg/v:SI 4 si [orig:65 k ] [65])
      (reg:DI 6 bp [orig:120 k ] [120])
      (reg:DI 43 r14 [orig:135 k ] [135])
      (reg:DI 3 bx [orig:115 k ] [115])
      (reg:DI 0 ax [orig:84 k ] [84])
      (reg:DI 44 r15 [orig:140 k ] [140])
      (reg:DI 5 di [orig:145 k ] [145])
      (reg:DI 37 r8 [orig:150 k ] [150])
      (reg:DI 38 r9 [orig:158 k ] [158])
  name: i
    offset 0
      (reg:SI 6 bp [orig:63 i ] [63])

OUT:
Stack adjustment: 80
Reg 2: end.998+0
Reg 3: k+0 end+0
Reg 4: k+0
Reg 5: k+0
Reg 6: k+0 start+0
Reg 37: k+0
Reg 38: k+0
Reg 42: medianVal+0
Reg 43: w+0 k+0
Reg 44: a+0 k+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 44 r15 [orig:71 a ] [71])
  name: w
    offset 0
      (reg/v/f:DI 43 r14 [orig:72 w ] [72])
  name: start
    offset 0
      (reg/v:SI 6 bp [orig:73 start ] [73])
  name: end
    offset 0
      (reg/v:SI 3 bx [orig:74 end ] [74])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:75 medianVal ] [75])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [80 constant+0 S8 A8])
  name: end.998
    offset 0
      (reg/v:SI 2 cx [orig:59 end.998 ] [59])
  name: k
    offset 0
      (reg/v:SI 4 si [orig:65 k ] [65])
      (reg:DI 6 bp [orig:120 k ] [120])
      (reg:DI 43 r14 [orig:135 k ] [135])
      (reg:DI 3 bx [orig:115 k ] [115])
      (reg:DI 0 ax [orig:84 k ] [84])
      (reg:DI 44 r15 [orig:140 k ] [140])
      (reg:DI 5 di [orig:145 k ] [145])
      (reg:DI 37 r8 [orig:150 k ] [150])
      (reg:DI 38 r9 [orig:158 k ] [158])
  name: i
    offset 0
      (reg:SI 6 bp [orig:63 i ] [63])


Basic block 51:
IN:
Stack adjustment: 80
Reg 2: end.998+0
Reg 3: end+0 k+0
Reg 4: k+0
Reg 5: k+0
Reg 6: start+0 k+0
Reg 37: k+0
Reg 38: k+0
Reg 42: medianVal+0
Reg 43: k+0 w+0
Reg 44: k+0 a+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 44 r15 [orig:71 a ] [71])
  name: w
    offset 0
      (reg/v/f:DI 43 r14 [orig:72 w ] [72])
  name: start
    offset 0
      (reg/v:SI 6 bp [orig:73 start ] [73])
  name: end
    offset 0
      (reg/v:SI 3 bx [orig:74 end ] [74])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:75 medianVal ] [75])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [80 constant+0 S8 A8])
  name: end.998
    offset 0
      (reg/v:SI 2 cx [orig:59 end.998 ] [59])
  name: k
    offset 0
      (reg/v:SI 4 si [orig:65 k ] [65])
      (reg:DI 6 bp [orig:120 k ] [120])
      (reg:DI 43 r14 [orig:135 k ] [135])
      (reg:DI 3 bx [orig:115 k ] [115])
      (reg:DI 0 ax [orig:84 k ] [84])
      (reg:DI 44 r15 [orig:140 k ] [140])
      (reg:DI 5 di [orig:145 k ] [145])
      (reg:DI 37 r8 [orig:150 k ] [150])
      (reg:DI 38 r9 [orig:158 k ] [158])
  name: i
    offset 0
      (reg:SI 6 bp [orig:63 i ] [63])

OUT:
Stack adjustment: 80
Reg 2: end.998+0
Reg 3: k+0 end+0
Reg 4: k+0
Reg 5: k+0
Reg 6: k+0 start+0
Reg 37: k+0
Reg 38: k+0
Reg 42: medianVal+0
Reg 43: w+0 k+0
Reg 44: a+0 k+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 44 r15 [orig:71 a ] [71])
  name: w
    offset 0
      (reg/v/f:DI 43 r14 [orig:72 w ] [72])
  name: start
    offset 0
      (reg/v:SI 6 bp [orig:73 start ] [73])
  name: end
    offset 0
      (reg/v:SI 3 bx [orig:74 end ] [74])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:75 medianVal ] [75])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [80 constant+0 S8 A8])
  name: end.998
    offset 0
      (reg/v:SI 2 cx [orig:59 end.998 ] [59])
  name: k
    offset 0
      (reg/v:SI 4 si [orig:65 k ] [65])
      (reg:DI 6 bp [orig:120 k ] [120])
      (reg:DI 43 r14 [orig:135 k ] [135])
      (reg:DI 3 bx [orig:115 k ] [115])
      (reg:DI 0 ax [orig:84 k ] [84])
      (reg:DI 44 r15 [orig:140 k ] [140])
      (reg:DI 5 di [orig:145 k ] [145])
      (reg:DI 37 r8 [orig:150 k ] [150])
      (reg:DI 38 r9 [orig:158 k ] [158])
  name: i
    offset 0
      (reg:SI 6 bp [orig:63 i ] [63])


Basic block 52:
IN:
Stack adjustment: 80
Reg 2: end.998+0
Reg 3: end+0 k+0
Reg 4: k+0
Reg 5: k+0
Reg 6: start+0 k+0
Reg 37: k+0
Reg 38: k+0
Reg 42: medianVal+0
Reg 43: k+0 w+0
Reg 44: k+0 a+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 44 r15 [orig:71 a ] [71])
  name: w
    offset 0
      (reg/v/f:DI 43 r14 [orig:72 w ] [72])
  name: start
    offset 0
      (reg/v:SI 6 bp [orig:73 start ] [73])
  name: end
    offset 0
      (reg/v:SI 3 bx [orig:74 end ] [74])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:75 medianVal ] [75])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [80 constant+0 S8 A8])
  name: end.998
    offset 0
      (reg/v:SI 2 cx [orig:59 end.998 ] [59])
  name: k
    offset 0
      (reg/v:SI 4 si [orig:65 k ] [65])
      (reg:DI 6 bp [orig:120 k ] [120])
      (reg:DI 43 r14 [orig:135 k ] [135])
      (reg:DI 3 bx [orig:115 k ] [115])
      (reg:DI 0 ax [orig:84 k ] [84])
      (reg:DI 44 r15 [orig:140 k ] [140])
      (reg:DI 5 di [orig:145 k ] [145])
      (reg:DI 37 r8 [orig:150 k ] [150])
      (reg:DI 38 r9 [orig:158 k ] [158])
  name: i
    offset 0
      (reg:SI 6 bp [orig:63 i ] [63])

OUT:
Stack adjustment: 80
Reg 1: i+0
Reg 2: end.998+0
Reg 3: k+0 end+0
Reg 4: k+0
Reg 5: k+0
Reg 6: k+0 start+0
Reg 42: medianVal+0
Reg 43: w+0 k+0
Reg 44: a+0 k+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 44 r15 [orig:71 a ] [71])
  name: w
    offset 0
      (reg/v/f:DI 43 r14 [orig:72 w ] [72])
  name: start
    offset 0
      (reg/v:SI 6 bp [orig:73 start ] [73])
  name: end
    offset 0
      (reg/v:SI 3 bx [orig:74 end ] [74])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:75 medianVal ] [75])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [80 constant+0 S8 A8])
  name: end.998
    offset 0
      (reg/v:SI 2 cx [orig:59 end.998 ] [59])
  name: k
    offset 0
      (reg/v:SI 4 si [orig:65 k ] [65])
      (reg:DI 6 bp [orig:120 k ] [120])
      (reg:DI 43 r14 [orig:135 k ] [135])
      (reg:DI 3 bx [orig:115 k ] [115])
      (reg:DI 0 ax [orig:84 k ] [84])
      (reg:DI 44 r15 [orig:140 k ] [140])
      (reg:DI 5 di [orig:145 k ] [145])
  name: i
    offset 0
      (reg/v:SI 1 dx [orig:102 i ] [102])
      (reg:SI 6 bp [orig:63 i ] [63])


Basic block 53:
IN:
Stack adjustment: 80
Reg 1: i+0
Reg 2: end.998+0
Reg 3: k+0 end+0
Reg 4: k+0
Reg 5: k+0
Reg 6: k+0 start+0
Reg 39: k+0
Reg 40: k+0
Reg 42: medianVal+0
Reg 43: k+0 w+0
Reg 44: k+0 a+0
Variables:
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [80 constant+0 S8 A8])
  name: end.998
    offset 0
      (reg/v:SI 2 cx [orig:59 end.998 ] [59])
  name: i
    offset 0
      (reg/v:SI 1 dx [orig:102 i ] [102])
      (reg:SI 6 bp [orig:63 i ] [63])
  name: k
    offset 0
      (reg:DI 4 si [orig:65 k ] [65])
      (reg:DI 6 bp [orig:120 k ] [120])
      (reg:DI 3 bx [orig:115 k ] [115])
      (reg:DI 5 di [orig:145 k ] [145])
      (reg:DI 44 r15 [orig:140 k ] [140])
      (reg:DI 43 r14 [orig:135 k ] [135])
      (reg:DI 39 r10 [orig:125 k ] [125])
      (reg:DI 40 r11 [orig:130 k ] [130])
      (reg:DI 0 ax [orig:84 k ] [84])
  name: a
    offset 0
      (reg/v/f:DI 44 r15 [orig:71 a ] [71])
  name: w
    offset 0
      (reg/v/f:DI 43 r14 [orig:72 w ] [72])
  name: start
    offset 0
      (reg/v:SI 6 bp [orig:73 start ] [73])
  name: end
    offset 0
      (reg/v:SI 3 bx [orig:74 end ] [74])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:75 medianVal ] [75])

OUT:
Stack adjustment: 8
Variables:
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [80 constant+0 S8 A8])
  name: i
    offset 0
      (reg:SI 6 bp [orig:63 i ] [63])
  name: mad
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [79 mad+0 S8 A8])


Basic block 54:
IN:
Stack adjustment: 80
Reg 2: end.998+0
Reg 3: end+0 k+0
Reg 4: k+0
Reg 5: k+0
Reg 6: start+0 k+0
Reg 37: k+0
Reg 38: k+0
Reg 42: medianVal+0
Reg 43: k+0 w+0
Reg 44: k+0 a+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 44 r15 [orig:71 a ] [71])
  name: w
    offset 0
      (reg/v/f:DI 43 r14 [orig:72 w ] [72])
  name: start
    offset 0
      (reg/v:SI 6 bp [orig:73 start ] [73])
  name: end
    offset 0
      (reg/v:SI 3 bx [orig:74 end ] [74])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:75 medianVal ] [75])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [80 constant+0 S8 A8])
  name: end.998
    offset 0
      (reg/v:SI 2 cx [orig:59 end.998 ] [59])
  name: k
    offset 0
      (reg/v:SI 4 si [orig:65 k ] [65])
      (reg:DI 6 bp [orig:120 k ] [120])
      (reg:DI 43 r14 [orig:135 k ] [135])
      (reg:DI 3 bx [orig:115 k ] [115])
      (reg:DI 0 ax [orig:84 k ] [84])
      (reg:DI 44 r15 [orig:140 k ] [140])
      (reg:DI 5 di [orig:145 k ] [145])
      (reg:DI 37 r8 [orig:150 k ] [150])
      (reg:DI 38 r9 [orig:158 k ] [158])
  name: i
    offset 0
      (reg:SI 6 bp [orig:63 i ] [63])

OUT:
Stack adjustment: 80
Reg 1: i+0
Reg 2: end.998+0
Reg 3: k+0 end+0
Reg 4: k+0
Reg 5: k+0
Reg 6: k+0 start+0
Reg 42: medianVal+0
Reg 43: w+0 k+0
Reg 44: k+0
Variables:
  name: w
    offset 0
      (reg/v/f:DI 43 r14 [orig:72 w ] [72])
  name: start
    offset 0
      (reg/v:SI 6 bp [orig:73 start ] [73])
  name: end
    offset 0
      (reg/v:SI 3 bx [orig:74 end ] [74])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:75 medianVal ] [75])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [80 constant+0 S8 A8])
  name: end.998
    offset 0
      (reg/v:SI 2 cx [orig:59 end.998 ] [59])
  name: k
    offset 0
      (reg:DI 44 r15 [orig:198 k ] [198])
      (reg/v:SI 4 si [orig:65 k ] [65])
      (reg:DI 6 bp [orig:120 k ] [120])
      (reg:DI 43 r14 [orig:135 k ] [135])
      (reg:DI 3 bx [orig:115 k ] [115])
      (reg:DI 0 ax [orig:84 k ] [84])
      (reg:DI 5 di [orig:145 k ] [145])
  name: i
    offset 0
      (reg/v:SI 1 dx [orig:102 i ] [102])
      (reg:SI 6 bp [orig:63 i ] [63])


Basic block 55:
IN:
Stack adjustment: 80
Reg 1: i+0
Reg 2: end.998+0
Reg 3: end+0 k+0
Reg 4: k+0
Reg 5: k+0
Reg 6: start+0 k+0
Reg 42: medianVal+0
Reg 43: k+0 w+0
Reg 44: k+0
Variables:
  name: end.998
    offset 0
      (reg/v:SI 2 cx [orig:59 end.998 ] [59])
  name: w
    offset 0
      (reg/v/f:DI 43 r14 [orig:72 w ] [72])
  name: start
    offset 0
      (reg/v:SI 6 bp [orig:73 start ] [73])
  name: end
    offset 0
      (reg/v:SI 3 bx [orig:74 end ] [74])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:75 medianVal ] [75])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [80 constant+0 S8 A8])
  name: k
    offset 0
      (reg:DI 44 r15 [orig:198 k ] [198])
      (reg/v:SI 4 si [orig:65 k ] [65])
      (reg:DI 6 bp [orig:120 k ] [120])
      (reg:DI 43 r14 [orig:135 k ] [135])
      (reg:DI 3 bx [orig:115 k ] [115])
      (reg:DI 0 ax [orig:84 k ] [84])
      (reg:DI 5 di [orig:145 k ] [145])
  name: i
    offset 0
      (reg/v:SI 1 dx [orig:102 i ] [102])
      (reg:SI 6 bp [orig:63 i ] [63])

OUT:
Stack adjustment: 80
Reg 1: i+0
Reg 2: end.998+0
Reg 3: k+0 end+0
Reg 4: k+0
Reg 5: k+0
Reg 6: k+0 start+0
Reg 42: medianVal+0
Reg 43: w+0 k+0
Reg 44: k+0
Variables:
  name: end.998
    offset 0
      (reg/v:SI 2 cx [orig:59 end.998 ] [59])
  name: w
    offset 0
      (reg/v/f:DI 43 r14 [orig:72 w ] [72])
  name: start
    offset 0
      (reg/v:SI 6 bp [orig:73 start ] [73])
  name: end
    offset 0
      (reg/v:SI 3 bx [orig:74 end ] [74])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:75 medianVal ] [75])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [80 constant+0 S8 A8])
  name: k
    offset 0
      (reg:DI 44 r15 [orig:198 k ] [198])
      (reg/v:SI 4 si [orig:65 k ] [65])
      (reg:DI 6 bp [orig:120 k ] [120])
      (reg:DI 43 r14 [orig:135 k ] [135])
      (reg:DI 3 bx [orig:115 k ] [115])
      (reg:DI 0 ax [orig:84 k ] [84])
      (reg:DI 5 di [orig:145 k ] [145])
  name: i
    offset 0
      (reg/v:SI 1 dx [orig:102 i ] [102])
      (reg:SI 6 bp [orig:63 i ] [63])


Basic block 56:
IN:
Stack adjustment: 80
Reg 2: end.998+0
Reg 3: end+0 k+0
Reg 4: k+0
Reg 5: k+0
Reg 6: start+0 k+0
Reg 37: k+0
Reg 38: k+0
Reg 42: medianVal+0
Reg 43: k+0 w+0
Reg 44: k+0 a+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 44 r15 [orig:71 a ] [71])
  name: w
    offset 0
      (reg/v/f:DI 43 r14 [orig:72 w ] [72])
  name: start
    offset 0
      (reg/v:SI 6 bp [orig:73 start ] [73])
  name: end
    offset 0
      (reg/v:SI 3 bx [orig:74 end ] [74])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:75 medianVal ] [75])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [80 constant+0 S8 A8])
  name: end.998
    offset 0
      (reg/v:SI 2 cx [orig:59 end.998 ] [59])
  name: k
    offset 0
      (reg/v:SI 4 si [orig:65 k ] [65])
      (reg:DI 6 bp [orig:120 k ] [120])
      (reg:DI 3 bx [orig:115 k ] [115])
      (reg:DI 0 ax [orig:84 k ] [84])
      (reg:DI 43 r14 [orig:135 k ] [135])
      (reg:DI 44 r15 [orig:140 k ] [140])
      (reg:DI 5 di [orig:145 k ] [145])
      (reg:DI 37 r8 [orig:150 k ] [150])
      (reg:DI 38 r9 [orig:158 k ] [158])
  name: i
    offset 0
      (reg:SI 6 bp [orig:63 i ] [63])

OUT:
Stack adjustment: 80
Reg 2: end.998+0
Reg 3: k+0 end+0
Reg 4: k+0
Reg 5: k+0
Reg 6: k+0 start+0
Reg 37: k+0
Reg 38: k+0
Reg 42: medianVal+0
Reg 43: k+0
Reg 44: a+0 k+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 44 r15 [orig:71 a ] [71])
  name: start
    offset 0
      (reg/v:SI 6 bp [orig:73 start ] [73])
  name: end
    offset 0
      (reg/v:SI 3 bx [orig:74 end ] [74])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:75 medianVal ] [75])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [80 constant+0 S8 A8])
  name: end.998
    offset 0
      (reg/v:SI 2 cx [orig:59 end.998 ] [59])
  name: k
    offset 0
      (reg:DI 43 r14 [orig:190 k ] [190])
      (reg/v:SI 4 si [orig:65 k ] [65])
      (reg:DI 6 bp [orig:120 k ] [120])
      (reg:DI 3 bx [orig:115 k ] [115])
      (reg:DI 0 ax [orig:84 k ] [84])
      (reg:DI 44 r15 [orig:140 k ] [140])
      (reg:DI 5 di [orig:145 k ] [145])
      (reg:DI 37 r8 [orig:150 k ] [150])
      (reg:DI 38 r9 [orig:158 k ] [158])
  name: i
    offset 0
      (reg:SI 6 bp [orig:63 i ] [63])


Basic block 57:
IN:
Stack adjustment: 80
Reg 2: end.998+0
Reg 3: end+0 k+0
Reg 4: k+0
Reg 5: k+0
Reg 6: start+0 k+0
Reg 37: k+0
Reg 38: k+0
Reg 42: medianVal+0
Reg 43: k+0 w+0
Reg 44: k+0 a+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 44 r15 [orig:71 a ] [71])
  name: w
    offset 0
      (reg/v/f:DI 43 r14 [orig:72 w ] [72])
  name: start
    offset 0
      (reg/v:SI 6 bp [orig:73 start ] [73])
  name: end
    offset 0
      (reg/v:SI 3 bx [orig:74 end ] [74])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:75 medianVal ] [75])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [80 constant+0 S8 A8])
  name: end.998
    offset 0
      (reg/v:SI 2 cx [orig:59 end.998 ] [59])
  name: k
    offset 0
      (reg/v:SI 4 si [orig:65 k ] [65])
      (reg:DI 3 bx [orig:115 k ] [115])
      (reg:DI 6 bp [orig:120 k ] [120])
      (reg:DI 0 ax [orig:84 k ] [84])
      (reg:DI 43 r14 [orig:135 k ] [135])
      (reg:DI 44 r15 [orig:140 k ] [140])
      (reg:DI 5 di [orig:145 k ] [145])
      (reg:DI 37 r8 [orig:150 k ] [150])
      (reg:DI 38 r9 [orig:158 k ] [158])
  name: i
    offset 0
      (reg:SI 6 bp [orig:63 i ] [63])

OUT:
Stack adjustment: 80
Reg 2: end.998+0
Reg 3: k+0 end+0
Reg 4: k+0
Reg 5: k+0
Reg 6: k+0
Reg 37: k+0
Reg 38: k+0
Reg 42: medianVal+0
Reg 43: w+0 k+0
Reg 44: a+0 k+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 44 r15 [orig:71 a ] [71])
  name: w
    offset 0
      (reg/v/f:DI 43 r14 [orig:72 w ] [72])
  name: end
    offset 0
      (reg/v:SI 3 bx [orig:74 end ] [74])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:75 medianVal ] [75])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [80 constant+0 S8 A8])
  name: end.998
    offset 0
      (reg/v:SI 2 cx [orig:59 end.998 ] [59])
  name: k
    offset 0
      (reg:DI 6 bp [orig:182 k ] [182])
      (reg/v:SI 4 si [orig:65 k ] [65])
      (reg:DI 3 bx [orig:115 k ] [115])
      (reg:DI 0 ax [orig:84 k ] [84])
      (reg:DI 43 r14 [orig:135 k ] [135])
      (reg:DI 44 r15 [orig:140 k ] [140])
      (reg:DI 5 di [orig:145 k ] [145])
      (reg:DI 37 r8 [orig:150 k ] [150])
      (reg:DI 38 r9 [orig:158 k ] [158])
  name: i
    offset 0
      (reg:SI 6 bp [orig:63 i ] [63])


Basic block 58:
IN:
Stack adjustment: 80
Reg 2: end.998+0
Reg 3: end+0 k+0
Reg 4: k+0
Reg 5: k+0
Reg 6: start+0 k+0
Reg 37: k+0
Reg 38: k+0
Reg 42: medianVal+0
Reg 43: k+0 w+0
Reg 44: k+0 a+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 44 r15 [orig:71 a ] [71])
  name: w
    offset 0
      (reg/v/f:DI 43 r14 [orig:72 w ] [72])
  name: start
    offset 0
      (reg/v:SI 6 bp [orig:73 start ] [73])
  name: end
    offset 0
      (reg/v:SI 3 bx [orig:74 end ] [74])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:75 medianVal ] [75])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [80 constant+0 S8 A8])
  name: end.998
    offset 0
      (reg/v:SI 2 cx [orig:59 end.998 ] [59])
  name: k
    offset 0
      (reg/v:SI 4 si [orig:65 k ] [65])
      (reg:DI 3 bx [orig:115 k ] [115])
      (reg:DI 6 bp [orig:120 k ] [120])
      (reg:DI 0 ax [orig:84 k ] [84])
      (reg:DI 43 r14 [orig:135 k ] [135])
      (reg:DI 44 r15 [orig:140 k ] [140])
      (reg:DI 5 di [orig:145 k ] [145])
      (reg:DI 37 r8 [orig:150 k ] [150])
      (reg:DI 38 r9 [orig:158 k ] [158])
  name: i
    offset 0
      (reg:SI 6 bp [orig:63 i ] [63])

OUT:
Stack adjustment: 80
Reg 2: end.998+0
Reg 3: k+0
Reg 4: k+0
Reg 5: k+0
Reg 6: k+0 start+0
Reg 37: k+0
Reg 38: k+0
Reg 42: medianVal+0
Reg 43: w+0 k+0
Reg 44: a+0 k+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 44 r15 [orig:71 a ] [71])
  name: w
    offset 0
      (reg/v/f:DI 43 r14 [orig:72 w ] [72])
  name: start
    offset 0
      (reg/v:SI 6 bp [orig:73 start ] [73])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:75 medianVal ] [75])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [80 constant+0 S8 A8])
  name: end.998
    offset 0
      (reg/v:SI 2 cx [orig:59 end.998 ] [59])
  name: k
    offset 0
      (reg:DI 3 bx [orig:174 k ] [174])
      (reg/v:SI 4 si [orig:65 k ] [65])
      (reg:DI 6 bp [orig:120 k ] [120])
      (reg:DI 0 ax [orig:84 k ] [84])
      (reg:DI 43 r14 [orig:135 k ] [135])
      (reg:DI 44 r15 [orig:140 k ] [140])
      (reg:DI 5 di [orig:145 k ] [145])
      (reg:DI 37 r8 [orig:150 k ] [150])
      (reg:DI 38 r9 [orig:158 k ] [158])
  name: i
    offset 0
      (reg:SI 6 bp [orig:63 i ] [63])


Basic block 59:
IN:
Stack adjustment: 80
Reg 2: end.998+0
Reg 3: end+0 k+0
Reg 4: k+0
Reg 5: k+0
Reg 6: start+0 k+0
Reg 37: k+0
Reg 38: k+0
Reg 42: medianVal+0
Reg 43: k+0 w+0
Reg 44: k+0 a+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 44 r15 [orig:71 a ] [71])
  name: w
    offset 0
      (reg/v/f:DI 43 r14 [orig:72 w ] [72])
  name: start
    offset 0
      (reg/v:SI 6 bp [orig:73 start ] [73])
  name: end
    offset 0
      (reg/v:SI 3 bx [orig:74 end ] [74])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:75 medianVal ] [75])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [80 constant+0 S8 A8])
  name: end.998
    offset 0
      (reg/v:SI 2 cx [orig:59 end.998 ] [59])
  name: k
    offset 0
      (reg/v:SI 4 si [orig:65 k ] [65])
      (reg:DI 3 bx [orig:115 k ] [115])
      (reg:DI 6 bp [orig:120 k ] [120])
      (reg:DI 43 r14 [orig:135 k ] [135])
      (reg:DI 44 r15 [orig:140 k ] [140])
      (reg:DI 5 di [orig:145 k ] [145])
      (reg:DI 0 ax [orig:84 k ] [84])
      (reg:DI 37 r8 [orig:150 k ] [150])
      (reg:DI 38 r9 [orig:158 k ] [158])
  name: i
    offset 0
      (reg:SI 6 bp [orig:63 i ] [63])

OUT:
Stack adjustment: 80
Reg 2: end.998+0
Reg 3: k+0 end+0
Reg 4: k+0
Reg 5: k+0
Reg 6: k+0 start+0
Reg 37: k+0
Reg 38: k+0
Reg 42: medianVal+0
Reg 43: w+0 k+0
Reg 44: a+0 k+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 44 r15 [orig:71 a ] [71])
  name: w
    offset 0
      (reg/v/f:DI 43 r14 [orig:72 w ] [72])
  name: start
    offset 0
      (reg/v:SI 6 bp [orig:73 start ] [73])
  name: end
    offset 0
      (reg/v:SI 3 bx [orig:74 end ] [74])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:75 medianVal ] [75])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [80 constant+0 S8 A8])
  name: end.998
    offset 0
      (reg/v:SI 2 cx [orig:59 end.998 ] [59])
  name: k
    offset 0
      (reg:DI 0 ax [orig:166 k ] [166])
      (reg/v:SI 4 si [orig:65 k ] [65])
      (reg:DI 3 bx [orig:115 k ] [115])
      (reg:DI 6 bp [orig:120 k ] [120])
      (reg:DI 43 r14 [orig:135 k ] [135])
      (reg:DI 44 r15 [orig:140 k ] [140])
      (reg:DI 5 di [orig:145 k ] [145])
      (reg:DI 37 r8 [orig:150 k ] [150])
      (reg:DI 38 r9 [orig:158 k ] [158])
  name: i
    offset 0
      (reg:SI 6 bp [orig:63 i ] [63])


Basic block 60:
IN:
Stack adjustment: 80
Reg 2: end.998+0
Reg 3: end+0 k+0
Reg 4: k+0
Reg 5: k+0
Reg 6: start+0 k+0
Reg 37: k+0
Reg 42: medianVal+0
Reg 43: k+0 w+0
Reg 44: k+0 a+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 44 r15 [orig:71 a ] [71])
  name: w
    offset 0
      (reg/v/f:DI 43 r14 [orig:72 w ] [72])
  name: start
    offset 0
      (reg/v:SI 6 bp [orig:73 start ] [73])
  name: end
    offset 0
      (reg/v:SI 3 bx [orig:74 end ] [74])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:75 medianVal ] [75])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [80 constant+0 S8 A8])
  name: end.998
    offset 0
      (reg/v:SI 2 cx [orig:59 end.998 ] [59])
  name: k
    offset 0
      (reg/v:SI 4 si [orig:65 k ] [65])
      (reg:DI 3 bx [orig:115 k ] [115])
      (reg:DI 6 bp [orig:120 k ] [120])
      (reg:DI 43 r14 [orig:135 k ] [135])
      (reg:DI 44 r15 [orig:140 k ] [140])
      (reg:DI 5 di [orig:145 k ] [145])
      (reg:DI 0 ax [orig:84 k ] [84])
      (reg:DI 37 r8 [orig:150 k ] [150])
  name: i
    offset 0
      (reg:SI 6 bp [orig:63 i ] [63])

OUT:
Stack adjustment: 80
Reg 2: end.998+0
Reg 3: k+0 end+0
Reg 4: k+0
Reg 5: k+0
Reg 6: k+0 start+0
Reg 37: k+0
Reg 38: k+0
Reg 42: medianVal+0
Reg 43: w+0 k+0
Reg 44: a+0 k+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 44 r15 [orig:71 a ] [71])
  name: w
    offset 0
      (reg/v/f:DI 43 r14 [orig:72 w ] [72])
  name: start
    offset 0
      (reg/v:SI 6 bp [orig:73 start ] [73])
  name: end
    offset 0
      (reg/v:SI 3 bx [orig:74 end ] [74])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:75 medianVal ] [75])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [80 constant+0 S8 A8])
  name: end.998
    offset 0
      (reg/v:SI 2 cx [orig:59 end.998 ] [59])
  name: k
    offset 0
      (reg:DI 38 r9 [orig:158 k ] [158])
      (reg/v:SI 4 si [orig:65 k ] [65])
      (reg:DI 3 bx [orig:115 k ] [115])
      (reg:DI 6 bp [orig:120 k ] [120])
      (reg:DI 43 r14 [orig:135 k ] [135])
      (reg:DI 44 r15 [orig:140 k ] [140])
      (reg:DI 5 di [orig:145 k ] [145])
      (reg:DI 0 ax [orig:84 k ] [84])
      (reg:DI 37 r8 [orig:150 k ] [150])
  name: i
    offset 0
      (reg:SI 6 bp [orig:63 i ] [63])


Basic block 61:
IN:
Stack adjustment: 80
Reg 2: end.998+0
Reg 3: end+0 k+0
Reg 4: k+0
Reg 5: k+0
Reg 6: start+0 k+0
Reg 42: medianVal+0
Reg 43: k+0 w+0
Reg 44: k+0 a+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 44 r15 [orig:71 a ] [71])
  name: w
    offset 0
      (reg/v/f:DI 43 r14 [orig:72 w ] [72])
  name: start
    offset 0
      (reg/v:SI 6 bp [orig:73 start ] [73])
  name: end
    offset 0
      (reg/v:SI 3 bx [orig:74 end ] [74])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:75 medianVal ] [75])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [80 constant+0 S8 A8])
  name: end.998
    offset 0
      (reg/v:SI 2 cx [orig:59 end.998 ] [59])
  name: k
    offset 0
      (reg/v:SI 4 si [orig:65 k ] [65])
      (reg:DI 3 bx [orig:115 k ] [115])
      (reg:DI 6 bp [orig:120 k ] [120])
      (reg:DI 43 r14 [orig:135 k ] [135])
      (reg:DI 44 r15 [orig:140 k ] [140])
      (reg:DI 5 di [orig:145 k ] [145])
      (reg:DI 0 ax [orig:84 k ] [84])
  name: i
    offset 0
      (reg:SI 6 bp [orig:63 i ] [63])

OUT:
Stack adjustment: 80
Reg 2: end.998+0
Reg 3: k+0 end+0
Reg 4: k+0
Reg 5: k+0
Reg 6: k+0 start+0
Reg 37: k+0
Reg 42: medianVal+0
Reg 43: w+0 k+0
Reg 44: a+0 k+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 44 r15 [orig:71 a ] [71])
  name: w
    offset 0
      (reg/v/f:DI 43 r14 [orig:72 w ] [72])
  name: start
    offset 0
      (reg/v:SI 6 bp [orig:73 start ] [73])
  name: end
    offset 0
      (reg/v:SI 3 bx [orig:74 end ] [74])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:75 medianVal ] [75])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [80 constant+0 S8 A8])
  name: end.998
    offset 0
      (reg/v:SI 2 cx [orig:59 end.998 ] [59])
  name: k
    offset 0
      (reg:DI 37 r8 [orig:150 k ] [150])
      (reg/v:SI 4 si [orig:65 k ] [65])
      (reg:DI 3 bx [orig:115 k ] [115])
      (reg:DI 6 bp [orig:120 k ] [120])
      (reg:DI 43 r14 [orig:135 k ] [135])
      (reg:DI 44 r15 [orig:140 k ] [140])
      (reg:DI 5 di [orig:145 k ] [145])
      (reg:DI 0 ax [orig:84 k ] [84])
  name: i
    offset 0
      (reg:SI 6 bp [orig:63 i ] [63])


Basic block 62:
IN:
Stack adjustment: 80
Reg 1: i+0
Reg 2: end.998+0
Reg 3: end+0 k+0
Reg 4: k+0
Reg 5: k+0
Reg 6: start+0 k+0
Reg 39: k+0
Reg 40: k+0
Reg 42: medianVal+0
Reg 43: k+0 w+0
Reg 44: k+0 a+0
Variables:
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [80 constant+0 S8 A8])
  name: end.998
    offset 0
      (reg/v:SI 2 cx [orig:59 end.998 ] [59])
  name: i
    offset 0
      (reg/v:SI 1 dx [orig:63 i ] [63])
      (reg:SI 6 bp [orig:63 i ] [63])
  name: k
    offset 0
      (reg/v:SI 4 si [orig:65 k ] [65])
      (reg:DI 6 bp [orig:120 k ] [120])
      (reg:DI 3 bx [orig:115 k ] [115])
      (reg:DI 5 di [orig:145 k ] [145])
      (reg:DI 44 r15 [orig:140 k ] [140])
      (reg:DI 43 r14 [orig:135 k ] [135])
      (reg:DI 39 r10 [orig:125 k ] [125])
      (reg:DI 40 r11 [orig:130 k ] [130])
      (reg:DI 0 ax [orig:84 k ] [84])
  name: a
    offset 0
      (reg/v/f:DI 44 r15 [orig:71 a ] [71])
  name: w
    offset 0
      (reg/v/f:DI 43 r14 [orig:72 w ] [72])
  name: start
    offset 0
      (reg/v:SI 6 bp [orig:73 start ] [73])
  name: end
    offset 0
      (reg/v:SI 3 bx [orig:74 end ] [74])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:75 medianVal ] [75])

OUT:
Stack adjustment: 80
Reg 1: i+0
Reg 2: end.998+0
Reg 3: k+0 end+0
Reg 4: k+0
Reg 5: k+0
Reg 6: k+0 start+0
Reg 39: k+0
Reg 40: k+0
Reg 42: medianVal+0
Reg 43: w+0 k+0
Reg 44: a+0 k+0
Variables:
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [80 constant+0 S8 A8])
  name: end.998
    offset 0
      (reg/v:SI 2 cx [orig:59 end.998 ] [59])
  name: i
    offset 0
      (reg/v:SI 1 dx [orig:63 i ] [63])
      (reg:SI 6 bp [orig:63 i ] [63])
  name: k
    offset 0
      (reg:DI 0 ax [orig:84 k ] [84])
      (reg/v:SI 4 si [orig:65 k ] [65])
      (reg:DI 6 bp [orig:120 k ] [120])
      (reg:DI 3 bx [orig:115 k ] [115])
      (reg:DI 5 di [orig:145 k ] [145])
      (reg:DI 44 r15 [orig:140 k ] [140])
      (reg:DI 43 r14 [orig:135 k ] [135])
      (reg:DI 39 r10 [orig:125 k ] [125])
      (reg:DI 40 r11 [orig:130 k ] [130])
  name: a
    offset 0
      (reg/v/f:DI 44 r15 [orig:71 a ] [71])
  name: w
    offset 0
      (reg/v/f:DI 43 r14 [orig:72 w ] [72])
  name: start
    offset 0
      (reg/v:SI 6 bp [orig:73 start ] [73])
  name: end
    offset 0
      (reg/v:SI 3 bx [orig:74 end ] [74])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:75 medianVal ] [75])


Basic block 63:
IN:
Stack adjustment: 80
Reg 1: i+0
Reg 2: end.998+0
Reg 3: end+0
Reg 4: k+0
Reg 6: start+0
Reg 42: medianVal+0
Reg 43: w+0
Reg 44: a+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 44 r15 [orig:71 a ] [71])
  name: w
    offset 0
      (reg/v/f:DI 43 r14 [orig:72 w ] [72])
  name: start
    offset 0
      (reg/v:SI 6 bp [orig:73 start ] [73])
  name: end
    offset 0
      (reg/v:SI 3 bx [orig:74 end ] [74])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:75 medianVal ] [75])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [80 constant+0 S8 A8])
  name: end.998
    offset 0
      (reg/v:SI 2 cx [orig:59 end.998 ] [59])
  name: k
    offset 0
      (reg:DI 4 si [orig:65 k ] [65])
  name: i
    offset 0
      (reg/v:SI 1 dx [orig:63 i ] [63])
      (reg:SI 6 bp [orig:63 i ] [63])

OUT:
Stack adjustment: 80
Reg 1: i+0
Reg 2: end.998+0
Reg 3: end+0
Reg 6: start+0
Reg 42: medianVal+0
Reg 43: w+0
Reg 44: a+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 44 r15 [orig:71 a ] [71])
  name: w
    offset 0
      (reg/v/f:DI 43 r14 [orig:72 w ] [72])
  name: start
    offset 0
      (reg/v:SI 6 bp [orig:73 start ] [73])
  name: end
    offset 0
      (reg/v:SI 3 bx [orig:74 end ] [74])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:75 medianVal ] [75])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [80 constant+0 S8 A8])
  name: end.998
    offset 0
      (reg/v:SI 2 cx [orig:59 end.998 ] [59])
  name: i
    offset 0
      (reg/v:SI 1 dx [orig:63 i ] [63])
      (reg:SI 6 bp [orig:63 i ] [63])


Basic block 64:
IN:
Stack adjustment: 80
Reg 1: i+0
Reg 2: end.998+0
Reg 3: end+0 k+0
Reg 4: k+0
Reg 6: start+0 k+0
Reg 39: k+0
Reg 40: k+0
Reg 42: medianVal+0
Reg 43: k+0 w+0
Reg 44: k+0 a+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 44 r15 [orig:71 a ] [71])
  name: w
    offset 0
      (reg/v/f:DI 43 r14 [orig:72 w ] [72])
  name: start
    offset 0
      (reg/v:SI 6 bp [orig:73 start ] [73])
  name: end
    offset 0
      (reg/v:SI 3 bx [orig:74 end ] [74])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:75 medianVal ] [75])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [80 constant+0 S8 A8])
  name: end.998
    offset 0
      (reg/v:SI 2 cx [orig:59 end.998 ] [59])
  name: k
    offset 0
      (reg/v:SI 4 si [orig:65 k ] [65])
      (reg:DI 3 bx [orig:115 k ] [115])
      (reg:DI 6 bp [orig:120 k ] [120])
      (reg:DI 39 r10 [orig:125 k ] [125])
      (reg:DI 40 r11 [orig:130 k ] [130])
      (reg:DI 43 r14 [orig:135 k ] [135])
      (reg:DI 44 r15 [orig:140 k ] [140])
  name: i
    offset 0
      (reg/v:SI 1 dx [orig:63 i ] [63])
      (reg:SI 6 bp [orig:63 i ] [63])

OUT:
Stack adjustment: 80
Reg 1: i+0
Reg 2: end.998+0
Reg 3: k+0 end+0
Reg 4: k+0
Reg 5: k+0
Reg 6: k+0 start+0
Reg 39: k+0
Reg 40: k+0
Reg 42: medianVal+0
Reg 43: w+0 k+0
Reg 44: a+0 k+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 44 r15 [orig:71 a ] [71])
  name: w
    offset 0
      (reg/v/f:DI 43 r14 [orig:72 w ] [72])
  name: start
    offset 0
      (reg/v:SI 6 bp [orig:73 start ] [73])
  name: end
    offset 0
      (reg/v:SI 3 bx [orig:74 end ] [74])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:75 medianVal ] [75])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [80 constant+0 S8 A8])
  name: end.998
    offset 0
      (reg/v:SI 2 cx [orig:59 end.998 ] [59])
  name: k
    offset 0
      (reg:DI 5 di [orig:145 k ] [145])
      (reg/v:SI 4 si [orig:65 k ] [65])
      (reg:DI 3 bx [orig:115 k ] [115])
      (reg:DI 6 bp [orig:120 k ] [120])
      (reg:DI 39 r10 [orig:125 k ] [125])
      (reg:DI 40 r11 [orig:130 k ] [130])
      (reg:DI 43 r14 [orig:135 k ] [135])
      (reg:DI 44 r15 [orig:140 k ] [140])
  name: i
    offset 0
      (reg/v:SI 1 dx [orig:63 i ] [63])
      (reg:SI 6 bp [orig:63 i ] [63])


Basic block 65:
IN:
Stack adjustment: 80
Reg 1: i+0
Reg 2: end.998+0
Reg 3: end+0 k+0
Reg 4: k+0
Reg 5: k+0
Reg 6: start+0 k+0
Reg 39: k+0
Reg 40: k+0
Reg 42: medianVal+0
Reg 43: k+0 w+0
Reg 44: k+0 a+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 44 r15 [orig:71 a ] [71])
  name: w
    offset 0
      (reg/v/f:DI 43 r14 [orig:72 w ] [72])
  name: start
    offset 0
      (reg/v:SI 6 bp [orig:73 start ] [73])
  name: end
    offset 0
      (reg/v:SI 3 bx [orig:74 end ] [74])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:75 medianVal ] [75])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [80 constant+0 S8 A8])
  name: end.998
    offset 0
      (reg/v:SI 2 cx [orig:59 end.998 ] [59])
  name: k
    offset 0
      (reg:DI 5 di [orig:145 k ] [145])
      (reg/v:SI 4 si [orig:65 k ] [65])
      (reg:DI 3 bx [orig:115 k ] [115])
      (reg:DI 6 bp [orig:120 k ] [120])
      (reg:DI 39 r10 [orig:125 k ] [125])
      (reg:DI 40 r11 [orig:130 k ] [130])
      (reg:DI 43 r14 [orig:135 k ] [135])
      (reg:DI 44 r15 [orig:140 k ] [140])
  name: i
    offset 0
      (reg/v:SI 1 dx [orig:63 i ] [63])
      (reg:SI 6 bp [orig:63 i ] [63])

OUT:
Stack adjustment: 80
Reg 1: i+0
Reg 2: end.998+0
Reg 3: k+0 end+0
Reg 4: k+0
Reg 5: k+0
Reg 6: k+0 start+0
Reg 39: k+0
Reg 40: k+0
Reg 42: medianVal+0
Reg 43: w+0 k+0
Reg 44: a+0 k+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 44 r15 [orig:71 a ] [71])
  name: w
    offset 0
      (reg/v/f:DI 43 r14 [orig:72 w ] [72])
  name: start
    offset 0
      (reg/v:SI 6 bp [orig:73 start ] [73])
  name: end
    offset 0
      (reg/v:SI 3 bx [orig:74 end ] [74])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:75 medianVal ] [75])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [80 constant+0 S8 A8])
  name: end.998
    offset 0
      (reg/v:SI 2 cx [orig:59 end.998 ] [59])
  name: k
    offset 0
      (reg:DI 5 di [orig:145 k ] [145])
      (reg/v:SI 4 si [orig:65 k ] [65])
      (reg:DI 3 bx [orig:115 k ] [115])
      (reg:DI 6 bp [orig:120 k ] [120])
      (reg:DI 39 r10 [orig:125 k ] [125])
      (reg:DI 40 r11 [orig:130 k ] [130])
      (reg:DI 43 r14 [orig:135 k ] [135])
      (reg:DI 44 r15 [orig:140 k ] [140])
  name: i
    offset 0
      (reg/v:SI 1 dx [orig:63 i ] [63])
      (reg:SI 6 bp [orig:63 i ] [63])


Basic block 66:
IN:
Stack adjustment: 80
Reg 1: i+0
Reg 2: end.998+0
Reg 3: end+0 k+0
Reg 4: k+0
Reg 6: start+0 k+0
Reg 39: k+0
Reg 40: k+0
Reg 42: medianVal+0
Reg 43: k+0 w+0
Reg 44: a+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 44 r15 [orig:71 a ] [71])
  name: w
    offset 0
      (reg/v/f:DI 43 r14 [orig:72 w ] [72])
  name: start
    offset 0
      (reg/v:SI 6 bp [orig:73 start ] [73])
  name: end
    offset 0
      (reg/v:SI 3 bx [orig:74 end ] [74])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:75 medianVal ] [75])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [80 constant+0 S8 A8])
  name: end.998
    offset 0
      (reg/v:SI 2 cx [orig:59 end.998 ] [59])
  name: k
    offset 0
      (reg/v:SI 4 si [orig:65 k ] [65])
      (reg:DI 3 bx [orig:115 k ] [115])
      (reg:DI 6 bp [orig:120 k ] [120])
      (reg:DI 39 r10 [orig:125 k ] [125])
      (reg:DI 40 r11 [orig:130 k ] [130])
      (reg:DI 43 r14 [orig:135 k ] [135])
  name: i
    offset 0
      (reg/v:SI 1 dx [orig:63 i ] [63])
      (reg:SI 6 bp [orig:63 i ] [63])

OUT:
Stack adjustment: 80
Reg 1: i+0
Reg 2: end.998+0
Reg 3: k+0 end+0
Reg 4: k+0
Reg 6: k+0 start+0
Reg 39: k+0
Reg 40: k+0
Reg 42: medianVal+0
Reg 43: w+0 k+0
Reg 44: k+0
Variables:
  name: w
    offset 0
      (reg/v/f:DI 43 r14 [orig:72 w ] [72])
  name: start
    offset 0
      (reg/v:SI 6 bp [orig:73 start ] [73])
  name: end
    offset 0
      (reg/v:SI 3 bx [orig:74 end ] [74])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:75 medianVal ] [75])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [80 constant+0 S8 A8])
  name: end.998
    offset 0
      (reg/v:SI 2 cx [orig:59 end.998 ] [59])
  name: k
    offset 0
      (reg:DI 44 r15 [orig:140 k ] [140])
      (reg/v:SI 4 si [orig:65 k ] [65])
      (reg:DI 3 bx [orig:115 k ] [115])
      (reg:DI 6 bp [orig:120 k ] [120])
      (reg:DI 39 r10 [orig:125 k ] [125])
      (reg:DI 40 r11 [orig:130 k ] [130])
      (reg:DI 43 r14 [orig:135 k ] [135])
  name: i
    offset 0
      (reg/v:SI 1 dx [orig:63 i ] [63])
      (reg:SI 6 bp [orig:63 i ] [63])


Basic block 67:
IN:
Stack adjustment: 80
Reg 1: i+0
Reg 2: end.998+0
Reg 3: end+0 k+0
Reg 4: k+0
Reg 6: start+0 k+0
Reg 39: k+0
Reg 40: k+0
Reg 42: medianVal+0
Reg 43: w+0
Reg 44: a+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 44 r15 [orig:71 a ] [71])
  name: w
    offset 0
      (reg/v/f:DI 43 r14 [orig:72 w ] [72])
  name: start
    offset 0
      (reg/v:SI 6 bp [orig:73 start ] [73])
  name: end
    offset 0
      (reg/v:SI 3 bx [orig:74 end ] [74])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:75 medianVal ] [75])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [80 constant+0 S8 A8])
  name: end.998
    offset 0
      (reg/v:SI 2 cx [orig:59 end.998 ] [59])
  name: k
    offset 0
      (reg/v:SI 4 si [orig:65 k ] [65])
      (reg:DI 3 bx [orig:115 k ] [115])
      (reg:DI 6 bp [orig:120 k ] [120])
      (reg:DI 39 r10 [orig:125 k ] [125])
      (reg:DI 40 r11 [orig:130 k ] [130])
  name: i
    offset 0
      (reg/v:SI 1 dx [orig:63 i ] [63])
      (reg:SI 6 bp [orig:63 i ] [63])

OUT:
Stack adjustment: 80
Reg 1: i+0
Reg 2: end.998+0
Reg 3: k+0 end+0
Reg 4: k+0
Reg 6: k+0 start+0
Reg 39: k+0
Reg 40: k+0
Reg 42: medianVal+0
Reg 43: k+0
Reg 44: a+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 44 r15 [orig:71 a ] [71])
  name: start
    offset 0
      (reg/v:SI 6 bp [orig:73 start ] [73])
  name: end
    offset 0
      (reg/v:SI 3 bx [orig:74 end ] [74])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:75 medianVal ] [75])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [80 constant+0 S8 A8])
  name: end.998
    offset 0
      (reg/v:SI 2 cx [orig:59 end.998 ] [59])
  name: k
    offset 0
      (reg:DI 43 r14 [orig:135 k ] [135])
      (reg/v:SI 4 si [orig:65 k ] [65])
      (reg:DI 3 bx [orig:115 k ] [115])
      (reg:DI 6 bp [orig:120 k ] [120])
      (reg:DI 39 r10 [orig:125 k ] [125])
      (reg:DI 40 r11 [orig:130 k ] [130])
  name: i
    offset 0
      (reg/v:SI 1 dx [orig:63 i ] [63])
      (reg:SI 6 bp [orig:63 i ] [63])


Basic block 68:
IN:
Stack adjustment: 80
Reg 1: i+0
Reg 2: end.998+0
Reg 3: end+0 k+0
Reg 4: k+0
Reg 6: start+0 k+0
Reg 39: k+0
Reg 42: medianVal+0
Reg 43: w+0
Reg 44: a+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 44 r15 [orig:71 a ] [71])
  name: w
    offset 0
      (reg/v/f:DI 43 r14 [orig:72 w ] [72])
  name: start
    offset 0
      (reg/v:SI 6 bp [orig:73 start ] [73])
  name: end
    offset 0
      (reg/v:SI 3 bx [orig:74 end ] [74])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:75 medianVal ] [75])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [80 constant+0 S8 A8])
  name: end.998
    offset 0
      (reg/v:SI 2 cx [orig:59 end.998 ] [59])
  name: k
    offset 0
      (reg/v:SI 4 si [orig:65 k ] [65])
      (reg:DI 3 bx [orig:115 k ] [115])
      (reg:DI 6 bp [orig:120 k ] [120])
      (reg:DI 39 r10 [orig:125 k ] [125])
  name: i
    offset 0
      (reg/v:SI 1 dx [orig:63 i ] [63])
      (reg:SI 6 bp [orig:63 i ] [63])

OUT:
Stack adjustment: 80
Reg 1: i+0
Reg 2: end.998+0
Reg 3: k+0 end+0
Reg 4: k+0
Reg 6: k+0 start+0
Reg 39: k+0
Reg 40: k+0
Reg 42: medianVal+0
Reg 43: w+0
Reg 44: a+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 44 r15 [orig:71 a ] [71])
  name: w
    offset 0
      (reg/v/f:DI 43 r14 [orig:72 w ] [72])
  name: start
    offset 0
      (reg/v:SI 6 bp [orig:73 start ] [73])
  name: end
    offset 0
      (reg/v:SI 3 bx [orig:74 end ] [74])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:75 medianVal ] [75])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [80 constant+0 S8 A8])
  name: end.998
    offset 0
      (reg/v:SI 2 cx [orig:59 end.998 ] [59])
  name: k
    offset 0
      (reg:DI 40 r11 [orig:130 k ] [130])
      (reg/v:SI 4 si [orig:65 k ] [65])
      (reg:DI 3 bx [orig:115 k ] [115])
      (reg:DI 6 bp [orig:120 k ] [120])
      (reg:DI 39 r10 [orig:125 k ] [125])
  name: i
    offset 0
      (reg/v:SI 1 dx [orig:63 i ] [63])
      (reg:SI 6 bp [orig:63 i ] [63])


Basic block 69:
IN:
Stack adjustment: 80
Reg 3: end+0
Reg 6: start+0
Reg 42: medianVal+0
Reg 43: w+0
Reg 44: a+0
Variables:
  name: w
    offset 0
      (reg/v/f:DI 43 r14 [orig:72 w ] [72])
  name: start
    offset 0
      (reg/v:SI 6 bp [orig:73 start ] [73])
  name: end
    offset 0
      (reg/v:SI 3 bx [orig:74 end ] [74])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:75 medianVal ] [75])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [80 constant+0 S8 A8])
  name: a
    offset 0
      (reg/v/f:DI 44 r15 [orig:71 a ] [71])

OUT:
Stack adjustment: 80
Reg 3: end+0
Reg 6: start+0
Reg 42: medianVal+0
Reg 43: w+0
Reg 44: a+0
Variables:
  name: w
    offset 0
      (reg/v/f:DI 43 r14 [orig:72 w ] [72])
  name: start
    offset 0
      (reg/v:SI 6 bp [orig:73 start ] [73])
  name: end
    offset 0
      (reg/v:SI 3 bx [orig:74 end ] [74])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:75 medianVal ] [75])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [80 constant+0 S8 A8])
  name: a
    offset 0
      (reg/v/f:DI 44 r15 [orig:71 a ] [71])


70 basic blocks, 116 edges.

Basic block 0 prev -1, next 1, loop_depth 0, count 0, freq 1122, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
Successors:  1 [99.0%]  (fallthru,can_fallthru) 69 [1.0%]  (can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 37 [r8] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 1 prev 0, next 2, loop_depth 0, count 0, freq 1111, maybe hot.
Predecessors:  0 [99.0%]  (fallthru,can_fallthru)
Successors:  53 [10.0%]  (can_fallthru) 2 [90.0%]  (fallthru,can_fallthru)
Registers live at start: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 2 [cx] 4 [si] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 2 prev 1, next 3, loop_depth 0, count 0, freq 1000, maybe hot.
Predecessors:  1 [90.0%]  (fallthru,can_fallthru)
Successors:  63 [0.0%]  (can_fallthru) 3 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 2 [cx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 17 [flags] 21 [xmm0] 22 [xmm1] 23 [xmm2] 39 [r10] 41 [r12] 42 [r13]

Basic block 3 prev 2, next 4, loop_depth 0, count 0, freq 1000, maybe hot.
Predecessors:  2 [100.0%]  (fallthru,can_fallthru)
Successors:  4 [50.0%]  (fallthru,can_fallthru) 63 [50.0%]  (can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 17 [flags] 21 [xmm0] 22 [xmm1] 23 [xmm2] 39 [r10] 41 [r12] 42 [r13]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 39 [r10] 41 [r12] 42 [r13]

Basic block 4 prev 3, next 5, loop_depth 0, count 0, freq 1000, maybe hot.
Predecessors:  3 [50.0%]  (fallthru,can_fallthru) 63 [100.0%] 
Successors:  5 [90.0%]  (fallthru,can_fallthru) 53 [10.0%]  (can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 23 [xmm2] 39 [r10] 41 [r12] 42 [r13]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 39 [r10] 41 [r12] 42 [r13]

Basic block 5 prev 4, next 6, loop_depth 0, count 0, freq 771, maybe hot.
Predecessors:  4 [90.0%]  (fallthru,can_fallthru)
Successors:  6 [87.5%]  (fallthru,can_fallthru) 36 [12.5%]  (can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 39 [r10] 41 [r12] 42 [r13]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 39 [r10] 41 [r12] 42 [r13]
Invalid sum of incoming frequencies 900, should be 771

Basic block 6 prev 5, next 7, loop_depth 0, count 0, freq 750, maybe hot.
Predecessors:  5 [87.5%]  (fallthru,can_fallthru)
Successors:  7 [85.7%]  (fallthru,can_fallthru) 33 [14.3%]  (can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 39 [r10] 41 [r12] 42 [r13]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 39 [r10] 41 [r12] 42 [r13]

Basic block 7 prev 6, next 8, loop_depth 0, count 0, freq 720, maybe hot.
Predecessors:  6 [85.7%]  (fallthru,can_fallthru)
Successors:  8 [83.3%]  (fallthru,can_fallthru) 30 [16.7%]  (can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 39 [r10] 41 [r12] 42 [r13]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 39 [r10] 41 [r12] 42 [r13]

Basic block 8 prev 7, next 9, loop_depth 0, count 0, freq 675, maybe hot.
Predecessors:  7 [83.3%]  (fallthru,can_fallthru)
Successors:  9 [80.0%]  (fallthru,can_fallthru) 27 [20.0%]  (can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 39 [r10] 41 [r12] 42 [r13]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 39 [r10] 41 [r12] 42 [r13]

Basic block 9 prev 8, next 10, loop_depth 0, count 0, freq 600, maybe hot.
Predecessors:  8 [80.0%]  (fallthru,can_fallthru)
Successors:  10 [75.0%]  (fallthru,can_fallthru) 24 [25.0%]  (can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 39 [r10] 41 [r12] 42 [r13]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 39 [r10] 41 [r12] 42 [r13]

Basic block 10 prev 9, next 11, loop_depth 0, count 0, freq 450, maybe hot.
Predecessors:  9 [75.0%]  (fallthru,can_fallthru)
Successors:  11 [66.7%]  (fallthru,can_fallthru) 20 [33.3%]  (can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 39 [r10] 41 [r12] 42 [r13]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 39 [r10] 41 [r12] 42 [r13]

Basic block 11 prev 10, next 12, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  10 [66.7%]  (fallthru,can_fallthru)
Successors:  12 [50.0%]  (fallthru,can_fallthru) 16 [50.0%]  (can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 39 [r10] 41 [r12] 42 [r13]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 39 [r10] 41 [r12] 42 [r13]
Invalid sum of incoming frequencies 300, should be 900

Basic block 12 prev 11, next 13, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  11 [50.0%]  (fallthru,can_fallthru)
Successors:  14 [0.0%]  (can_fallthru) 13 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 39 [r10] 41 [r12] 42 [r13]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 17 [flags] 21 [xmm0] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 41 [r12] 42 [r13]
Invalid sum of incoming frequencies 450, should be 900

Basic block 13 prev 12, next 14, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  12 [100.0%]  (fallthru,can_fallthru)
Successors:  15 [50.0%]  (can_fallthru) 14 [50.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 17 [flags] 21 [xmm0] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 41 [r12] 42 [r13]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 41 [r12] 42 [r13]

Basic block 14 prev 13, next 15, loop_depth 0, count 0, freq 450, maybe hot.
Predecessors:  13 [50.0%]  (fallthru,can_fallthru) 12 [0.0%]  (can_fallthru)
Successors:  15 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 41 [r12] 42 [r13]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 41 [r12] 42 [r13]

Basic block 15 prev 14, next 16, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  14 [100.0%]  (fallthru,can_fallthru) 13 [50.0%]  (can_fallthru)
Successors:  16 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 41 [r12] 42 [r13]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 41 [r12] 42 [r13]

Basic block 16 prev 15, next 17, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  15 [100.0%]  (fallthru,can_fallthru) 11 [50.0%]  (can_fallthru)
Successors:  18 [0.0%]  (can_fallthru) 17 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 41 [r12] 42 [r13]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 7 [sp] 17 [flags] 21 [xmm0] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 41 [r12] 42 [r13]
Invalid sum of incoming frequencies 1350, should be 900

Basic block 17 prev 16, next 18, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  16 [100.0%]  (fallthru,can_fallthru)
Successors:  19 [50.0%]  (can_fallthru) 18 [50.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 4 [si] 7 [sp] 17 [flags] 21 [xmm0] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 41 [r12] 42 [r13]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 41 [r12] 42 [r13]

Basic block 18 prev 17, next 19, loop_depth 0, count 0, freq 450, maybe hot.
Predecessors:  17 [50.0%]  (fallthru,can_fallthru) 16 [0.0%]  (can_fallthru)
Successors:  19 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 41 [r12] 42 [r13]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 41 [r12] 42 [r13]

Basic block 19 prev 18, next 20, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  18 [100.0%]  (fallthru,can_fallthru) 17 [50.0%]  (can_fallthru)
Successors:  20 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 41 [r12] 42 [r13]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 41 [r12] 42 [r13]

Basic block 20 prev 19, next 21, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  19 [100.0%]  (fallthru,can_fallthru) 10 [33.3%]  (can_fallthru)
Successors:  22 [0.0%]  (can_fallthru) 21 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 41 [r12] 42 [r13]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 7 [sp] 17 [flags] 21 [xmm0] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 41 [r12] 42 [r13]
Invalid sum of incoming frequencies 1050, should be 900

Basic block 21 prev 20, next 22, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  20 [100.0%]  (fallthru,can_fallthru)
Successors:  23 [50.0%]  (can_fallthru) 22 [50.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 4 [si] 7 [sp] 17 [flags] 21 [xmm0] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 41 [r12] 42 [r13]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 41 [r12] 42 [r13]

Basic block 22 prev 21, next 23, loop_depth 0, count 0, freq 450, maybe hot.
Predecessors:  21 [50.0%]  (fallthru,can_fallthru) 20 [0.0%]  (can_fallthru)
Successors:  23 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 41 [r12] 42 [r13]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 41 [r12] 42 [r13]

Basic block 23 prev 22, next 24, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  22 [100.0%]  (fallthru,can_fallthru) 21 [50.0%]  (can_fallthru)
Successors:  24 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 41 [r12] 42 [r13]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 41 [r12] 42 [r13]

Basic block 24 prev 23, next 25, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  23 [100.0%]  (fallthru,can_fallthru) 9 [25.0%]  (can_fallthru)
Successors:  68 [0.0%]  (can_fallthru) 25 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 41 [r12] 42 [r13]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 7 [sp] 17 [flags] 21 [xmm0] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 41 [r12] 42 [r13]
Invalid sum of incoming frequencies 1050, should be 900

Basic block 25 prev 24, next 26, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  24 [100.0%]  (fallthru,can_fallthru)
Successors:  26 [50.0%]  (fallthru,can_fallthru) 68 [50.0%]  (can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 4 [si] 7 [sp] 17 [flags] 21 [xmm0] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 41 [r12] 42 [r13]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 41 [r12] 42 [r13]

Basic block 26 prev 25, next 27, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  25 [50.0%]  (fallthru,can_fallthru) 68 [100.0%] 
Successors:  27 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 41 [r12] 42 [r13]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 41 [r12] 42 [r13]

Basic block 27 prev 26, next 28, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  26 [100.0%]  (fallthru,can_fallthru) 8 [20.0%]  (can_fallthru)
Successors:  67 [0.0%]  (can_fallthru) 28 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 41 [r12] 42 [r13]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 7 [sp] 17 [flags] 21 [xmm0] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 41 [r12] 42 [r13]
Invalid sum of incoming frequencies 1035, should be 900

Basic block 28 prev 27, next 29, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  27 [100.0%]  (fallthru,can_fallthru)
Successors:  29 [50.0%]  (fallthru,can_fallthru) 67 [50.0%]  (can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 4 [si] 7 [sp] 17 [flags] 21 [xmm0] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 41 [r12] 42 [r13]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 41 [r12] 42 [r13]

Basic block 29 prev 28, next 30, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  28 [50.0%]  (fallthru,can_fallthru) 67 [100.0%] 
Successors:  30 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 41 [r12] 42 [r13]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 41 [r12] 42 [r13]

Basic block 30 prev 29, next 31, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  29 [100.0%]  (fallthru,can_fallthru) 7 [16.7%]  (can_fallthru)
Successors:  66 [0.0%]  (can_fallthru) 31 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 41 [r12] 42 [r13]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 7 [sp] 17 [flags] 21 [xmm0] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 41 [r12] 42 [r13]
Invalid sum of incoming frequencies 1020, should be 900

Basic block 31 prev 30, next 32, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  30 [100.0%]  (fallthru,can_fallthru)
Successors:  32 [50.0%]  (fallthru,can_fallthru) 66 [50.0%]  (can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 4 [si] 7 [sp] 17 [flags] 21 [xmm0] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 41 [r12] 42 [r13]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 41 [r12] 42 [r13]

Basic block 32 prev 31, next 33, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  31 [50.0%]  (fallthru,can_fallthru) 66 [100.0%] 
Successors:  33 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 41 [r12] 42 [r13]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 41 [r12] 42 [r13]

Basic block 33 prev 32, next 34, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  32 [100.0%]  (fallthru,can_fallthru) 6 [14.3%]  (can_fallthru)
Successors:  64 [0.0%]  (can_fallthru) 34 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 41 [r12] 42 [r13]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 7 [sp] 17 [flags] 21 [xmm0] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 41 [r12] 42 [r13]
Invalid sum of incoming frequencies 1007, should be 900

Basic block 34 prev 33, next 35, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  33 [100.0%]  (fallthru,can_fallthru)
Successors:  35 [50.0%]  (fallthru,can_fallthru) 64 [50.0%]  (can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 4 [si] 7 [sp] 17 [flags] 21 [xmm0] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 41 [r12] 42 [r13]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 41 [r12] 42 [r13]

Basic block 35 prev 34, next 36, loop_depth 0, count 0, freq 450, maybe hot.
Predecessors:  34 [50.0%]  (fallthru,can_fallthru)
Successors:  36 [90.0%]  (fallthru,can_fallthru) 53 [10.0%]  (can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 41 [r12] 42 [r13]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 41 [r12] 42 [r13]

Basic block 36 prev 35, next 37, loop_depth 1, count 0, freq 1013, maybe hot.
Predecessors:  35 [90.0%]  (fallthru,can_fallthru) 52 [90.0%]  (dfs_back,can_fallthru) 5 [12.5%]  (can_fallthru) 54 [90.0%]  (dfs_back,can_fallthru) 64 [90.0%]  (can_fallthru)
Successors:  62 [0.0%]  (can_fallthru) 37 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 41 [r12] 42 [r13]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 7 [sp] 17 [flags] 21 [xmm0] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 41 [r12] 42 [r13]
Invalid sum of incoming frequencies 1817, should be 1013

Basic block 37 prev 36, next 38, loop_depth 1, count 0, freq 1013, maybe hot.
Predecessors:  36 [100.0%]  (fallthru,can_fallthru)
Successors:  38 [50.0%]  (fallthru,can_fallthru) 62 [50.0%]  (can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 4 [si] 7 [sp] 17 [flags] 21 [xmm0] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 41 [r12] 42 [r13]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 41 [r12] 42 [r13]

Basic block 38 prev 37, next 39, loop_depth 1, count 0, freq 1013, maybe hot.
Predecessors:  37 [50.0%]  (fallthru,can_fallthru) 62 [100.0%] 
Successors:  61 [0.0%]  (can_fallthru) 39 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 41 [r12] 42 [r13]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 7 [sp] 17 [flags] 21 [xmm0] 22 [xmm1] 23 [xmm2] 38 [r9] 39 [r10] 40 [r11] 41 [r12] 42 [r13]

Basic block 39 prev 38, next 40, loop_depth 1, count 0, freq 1013, maybe hot.
Predecessors:  38 [100.0%]  (fallthru,can_fallthru)
Successors:  40 [50.0%]  (fallthru,can_fallthru) 61 [50.0%]  (can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 4 [si] 7 [sp] 17 [flags] 21 [xmm0] 22 [xmm1] 23 [xmm2] 38 [r9] 39 [r10] 40 [r11] 41 [r12] 42 [r13]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 38 [r9] 39 [r10] 40 [r11] 41 [r12] 42 [r13]

Basic block 40 prev 39, next 41, loop_depth 1, count 0, freq 1013, maybe hot.
Predecessors:  39 [50.0%]  (fallthru,can_fallthru) 61 [100.0%] 
Successors:  60 [0.0%]  (can_fallthru) 41 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 39 [r10] 40 [r11] 41 [r12] 42 [r13]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 7 [sp] 17 [flags] 21 [xmm0] 22 [xmm1] 23 [xmm2] 39 [r10] 40 [r11] 41 [r12] 42 [r13]

Basic block 41 prev 40, next 42, loop_depth 1, count 0, freq 1013, maybe hot.
Predecessors:  40 [100.0%]  (fallthru,can_fallthru)
Successors:  42 [50.0%]  (fallthru,can_fallthru) 60 [50.0%]  (can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 4 [si] 7 [sp] 17 [flags] 21 [xmm0] 22 [xmm1] 23 [xmm2] 39 [r10] 40 [r11] 41 [r12] 42 [r13]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 39 [r10] 40 [r11] 41 [r12] 42 [r13]

Basic block 42 prev 41, next 43, loop_depth 1, count 0, freq 1013, maybe hot.
Predecessors:  41 [50.0%]  (fallthru,can_fallthru) 60 [100.0%] 
Successors:  59 [0.0%]  (can_fallthru) 43 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 39 [r10] 40 [r11] 41 [r12] 42 [r13]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 7 [sp] 17 [flags] 21 [xmm0] 22 [xmm1] 23 [xmm2] 39 [r10] 40 [r11] 41 [r12] 42 [r13]

Basic block 43 prev 42, next 44, loop_depth 1, count 0, freq 1013, maybe hot.
Predecessors:  42 [100.0%]  (fallthru,can_fallthru)
Successors:  44 [50.0%]  (fallthru,can_fallthru) 59 [50.0%]  (can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 4 [si] 7 [sp] 17 [flags] 21 [xmm0] 22 [xmm1] 23 [xmm2] 39 [r10] 40 [r11] 41 [r12] 42 [r13]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 39 [r10] 40 [r11] 41 [r12] 42 [r13]

Basic block 44 prev 43, next 45, loop_depth 1, count 0, freq 1013, maybe hot.
Predecessors:  43 [50.0%]  (fallthru,can_fallthru) 59 [100.0%] 
Successors:  58 [0.0%]  (can_fallthru) 45 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 39 [r10] 40 [r11] 41 [r12] 42 [r13]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 7 [sp] 17 [flags] 21 [xmm0] 22 [xmm1] 23 [xmm2] 39 [r10] 40 [r11] 41 [r12] 42 [r13]

Basic block 45 prev 44, next 46, loop_depth 1, count 0, freq 1013, maybe hot.
Predecessors:  44 [100.0%]  (fallthru,can_fallthru)
Successors:  46 [50.0%]  (fallthru,can_fallthru) 58 [50.0%]  (can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 4 [si] 7 [sp] 17 [flags] 21 [xmm0] 22 [xmm1] 23 [xmm2] 39 [r10] 40 [r11] 41 [r12] 42 [r13]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 39 [r10] 40 [r11] 41 [r12] 42 [r13]

Basic block 46 prev 45, next 47, loop_depth 1, count 0, freq 1013, maybe hot.
Predecessors:  45 [50.0%]  (fallthru,can_fallthru) 58 [100.0%] 
Successors:  57 [0.0%]  (can_fallthru) 47 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 39 [r10] 40 [r11] 41 [r12] 42 [r13]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 7 [sp] 17 [flags] 21 [xmm0] 22 [xmm1] 23 [xmm2] 39 [r10] 40 [r11] 41 [r12] 42 [r13]

Basic block 47 prev 46, next 48, loop_depth 1, count 0, freq 1013, maybe hot.
Predecessors:  46 [100.0%]  (fallthru,can_fallthru)
Successors:  48 [50.0%]  (fallthru,can_fallthru) 57 [50.0%]  (can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 4 [si] 7 [sp] 17 [flags] 21 [xmm0] 22 [xmm1] 23 [xmm2] 39 [r10] 40 [r11] 41 [r12] 42 [r13]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 39 [r10] 40 [r11] 41 [r12] 42 [r13]

Basic block 48 prev 47, next 49, loop_depth 1, count 0, freq 1013, maybe hot.
Predecessors:  47 [50.0%]  (fallthru,can_fallthru) 57 [100.0%] 
Successors:  56 [0.0%]  (can_fallthru) 49 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 39 [r10] 40 [r11] 41 [r12] 42 [r13]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 7 [sp] 17 [flags] 21 [xmm0] 22 [xmm1] 23 [xmm2] 39 [r10] 40 [r11] 41 [r12] 42 [r13]

Basic block 49 prev 48, next 50, loop_depth 1, count 0, freq 1013, maybe hot.
Predecessors:  48 [100.0%]  (fallthru,can_fallthru)
Successors:  50 [50.0%]  (fallthru,can_fallthru) 56 [50.0%]  (can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 4 [si] 7 [sp] 17 [flags] 21 [xmm0] 22 [xmm1] 23 [xmm2] 39 [r10] 40 [r11] 41 [r12] 42 [r13]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 39 [r10] 40 [r11] 41 [r12] 42 [r13]

Basic block 50 prev 49, next 51, loop_depth 1, count 0, freq 1013, maybe hot.
Predecessors:  49 [50.0%]  (fallthru,can_fallthru) 56 [100.0%] 
Successors:  54 [0.0%]  (can_fallthru) 51 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 39 [r10] 40 [r11] 41 [r12] 42 [r13]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 7 [sp] 17 [flags] 21 [xmm0] 22 [xmm1] 23 [xmm2] 39 [r10] 40 [r11] 41 [r12] 42 [r13]

Basic block 51 prev 50, next 52, loop_depth 1, count 0, freq 1013, maybe hot.
Predecessors:  50 [100.0%]  (fallthru,can_fallthru)
Successors:  52 [50.0%]  (fallthru,can_fallthru) 54 [50.0%]  (can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 4 [si] 7 [sp] 17 [flags] 21 [xmm0] 22 [xmm1] 23 [xmm2] 39 [r10] 40 [r11] 41 [r12] 42 [r13]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 39 [r10] 40 [r11] 41 [r12] 42 [r13]

Basic block 52 prev 51, next 53, loop_depth 1, count 0, freq 507, maybe hot.
Predecessors:  51 [50.0%]  (fallthru,can_fallthru)
Successors:  36 [90.0%]  (dfs_back,can_fallthru) 53 [10.0%]  (fallthru,can_fallthru,loop_exit)
Registers live at start: 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 39 [r10] 40 [r11] 41 [r12] 42 [r13]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 41 [r12] 42 [r13]

Basic block 53 prev 52, next 54, loop_depth 0, count 0, freq 1111, maybe hot.
Predecessors:  1 [10.0%]  (can_fallthru) 52 [10.0%]  (fallthru,can_fallthru,loop_exit) 4 [10.0%]  (can_fallthru) 35 [10.0%]  (can_fallthru) 55 [100.0%]  65 [100.0%] 
Successors:  EXIT [100.0%] 
Registers live at start: 4 [si] 7 [sp] 41 [r12]
Registers live at end: 3 [bx] 6 [bp] 7 [sp] 21 [xmm0] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Invalid sum of incoming frequencies 403, should be 1111

Basic block 54 prev 53, next 55, loop_depth 1, count 0, freq 506, maybe hot.
Predecessors:  51 [50.0%]  (can_fallthru) 50 [0.0%]  (can_fallthru)
Successors:  36 [90.0%]  (dfs_back,can_fallthru) 55 [10.0%]  (fallthru)
Registers live at start: 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 39 [r10] 40 [r11] 41 [r12] 42 [r13]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 41 [r12] 42 [r13]

Basic block 55 prev 54, next 56, loop_depth 0, count 0, freq 51, maybe hot.
Predecessors:  54 [10.0%]  (fallthru)
Successors:  53 [100.0%] 
Registers live at start: 4 [si] 7 [sp] 41 [r12]
Registers live at end: 4 [si] 7 [sp] 41 [r12]

Basic block 56 prev 55, next 57, loop_depth 1, count 0, freq 506, maybe hot.
Predecessors:  49 [50.0%]  (can_fallthru) 48 [0.0%]  (can_fallthru)
Successors:  50 [100.0%] 
Registers live at start: 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 39 [r10] 40 [r11] 41 [r12] 42 [r13]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 39 [r10] 40 [r11] 41 [r12] 42 [r13]

Basic block 57 prev 56, next 58, loop_depth 1, count 0, freq 506, maybe hot.
Predecessors:  47 [50.0%]  (can_fallthru) 46 [0.0%]  (can_fallthru)
Successors:  48 [100.0%] 
Registers live at start: 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 39 [r10] 40 [r11] 41 [r12] 42 [r13]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 39 [r10] 40 [r11] 41 [r12] 42 [r13]

Basic block 58 prev 57, next 59, loop_depth 1, count 0, freq 506, maybe hot.
Predecessors:  45 [50.0%]  (can_fallthru) 44 [0.0%]  (can_fallthru)
Successors:  46 [100.0%] 
Registers live at start: 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 39 [r10] 40 [r11] 41 [r12] 42 [r13]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 39 [r10] 40 [r11] 41 [r12] 42 [r13]

Basic block 59 prev 58, next 60, loop_depth 1, count 0, freq 506, maybe hot.
Predecessors:  43 [50.0%]  (can_fallthru) 42 [0.0%]  (can_fallthru)
Successors:  44 [100.0%] 
Registers live at start: 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 39 [r10] 40 [r11] 41 [r12] 42 [r13]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 39 [r10] 40 [r11] 41 [r12] 42 [r13]

Basic block 60 prev 59, next 61, loop_depth 1, count 0, freq 506, maybe hot.
Predecessors:  41 [50.0%]  (can_fallthru) 40 [0.0%]  (can_fallthru)
Successors:  42 [100.0%] 
Registers live at start: 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 39 [r10] 40 [r11] 41 [r12] 42 [r13]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 39 [r10] 40 [r11] 41 [r12] 42 [r13]

Basic block 61 prev 60, next 62, loop_depth 1, count 0, freq 506, maybe hot.
Predecessors:  39 [50.0%]  (can_fallthru) 38 [0.0%]  (can_fallthru)
Successors:  40 [100.0%] 
Registers live at start: 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 38 [r9] 39 [r10] 40 [r11] 41 [r12] 42 [r13]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 39 [r10] 40 [r11] 41 [r12] 42 [r13]

Basic block 62 prev 61, next 63, loop_depth 1, count 0, freq 506, maybe hot.
Predecessors:  37 [50.0%]  (can_fallthru) 36 [0.0%]  (can_fallthru)
Successors:  38 [100.0%] 
Registers live at start: 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 41 [r12] 42 [r13]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 41 [r12] 42 [r13]

Basic block 63 prev 62, next 64, loop_depth 0, count 0, freq 500, maybe hot.
Predecessors:  3 [50.0%]  (can_fallthru) 2 [0.0%]  (can_fallthru)
Successors:  4 [100.0%] 
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 39 [r10] 41 [r12] 42 [r13]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 23 [xmm2] 39 [r10] 41 [r12] 42 [r13]

Basic block 64 prev 63, next 65, loop_depth 0, count 0, freq 450, maybe hot.
Predecessors:  34 [50.0%]  (can_fallthru) 33 [0.0%]  (can_fallthru)
Successors:  36 [90.0%]  (can_fallthru) 65 [10.0%]  (fallthru)
Registers live at start: 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 41 [r12] 42 [r13]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 41 [r12] 42 [r13]

Basic block 65 prev 64, next 66, loop_depth 0, count 0, freq 45, maybe hot.
Predecessors:  64 [10.0%]  (fallthru)
Successors:  53 [100.0%] 
Registers live at start: 4 [si] 7 [sp] 41 [r12]
Registers live at end: 4 [si] 7 [sp] 41 [r12]

Basic block 66 prev 65, next 67, loop_depth 0, count 0, freq 450, maybe hot.
Predecessors:  31 [50.0%]  (can_fallthru) 30 [0.0%]  (can_fallthru)
Successors:  32 [100.0%] 
Registers live at start: 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 41 [r12] 42 [r13]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 41 [r12] 42 [r13]

Basic block 67 prev 66, next 68, loop_depth 0, count 0, freq 450, maybe hot.
Predecessors:  28 [50.0%]  (can_fallthru) 27 [0.0%]  (can_fallthru)
Successors:  29 [100.0%] 
Registers live at start: 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 41 [r12] 42 [r13]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 41 [r12] 42 [r13]

Basic block 68 prev 67, next 69, loop_depth 0, count 0, freq 450, maybe hot.
Predecessors:  25 [50.0%]  (can_fallthru) 24 [0.0%]  (can_fallthru)
Successors:  26 [100.0%] 
Registers live at start: 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 41 [r12] 42 [r13]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 41 [r12] 42 [r13]

Basic block 69 prev 68, next -2, loop_depth 0, count 0, freq 11, maybe hot.
Predecessors:  0 [1.0%]  (can_fallthru)
Successors: 
Registers live at start: 7 [sp]
Registers live at end: 7 [sp]

(note:HI 1 0 908 ("./CppStatUtilities.cc") 215)

(note 908 1 909 0 ( a (expr_list:REG_DEP_TRUE (reg:DI 5 di [ a ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 909 908 910 0 ( w (expr_list:REG_DEP_TRUE (reg:DI 4 si [ w ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 910 909 911 0 ( start (expr_list:REG_DEP_TRUE (reg:SI 1 dx [ start ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 911 910 912 0 ( end (expr_list:REG_DEP_TRUE (reg:SI 2 cx [ end ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 912 911 913 0 ( medianVal (expr_list:REG_DEP_TRUE (reg:DI 37 r8 [ medianVal ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 913 912 12 0 ( constant (expr_list:REG_DEP_TRUE (reg:DF 21 xmm0 [ constant ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 0, registers live: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 37 [r8] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note:HI 12 913 10 0 [bb 0] NOTE_INSN_BASIC_BLOCK)

(note:HI 10 12 800 0 NOTE_INSN_FUNCTION_BEG)

(insn/f:TI 800 10 4 0 ./CppStatUtilities.cc:215 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0 S8 A8])
        (reg:DI 44 r15)) 74 {*pushdi2_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 44 r15)
        (nil)))

(insn 4 800 14 0 ./CppStatUtilities.cc:215 (set (reg/v/f:DI 44 r15 [orig:71 a ] [71])
        (reg:DI 5 di [ a ])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 800 (nil))
    (expr_list:REG_DEAD (reg:DI 5 di [ a ])
        (nil)))

(note:HI 14 4 658 0 ("./CppStatUtilities.cc") 218)

(insn 658 14 914 0 ./CppStatUtilities.cc:218 (set (reg:SI 5 di [77])
        (reg:SI 2 cx [orig:74 end ] [74])) 40 {*movsi_1} (insn_list:REG_DEP_ANTI 4 (nil))
    (nil))

(note 914 658 15 0 ( a (expr_list:REG_DEP_TRUE (reg/v/f:DI 44 r15 [orig:71 a ] [71])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 15 914 864 0 ./CppStatUtilities.cc:218 (parallel [
            (set (reg:SI 5 di [77])
                (minus:SI (reg:SI 5 di [77])
                    (reg:SI 1 dx [orig:73 start ] [73])))
            (clobber (reg:CC 17 flags))
        ]) 242 {*subsi_1} (insn_list:REG_DEP_TRUE 658 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(note 864 15 801 0 ("./CppStatUtilities.cc") 215)

(insn/f:TI 801 864 865 0 ./CppStatUtilities.cc:215 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0 S8 A8])
        (reg:DI 43 r14)) 74 {*pushdi2_rex64} (insn_list:REG_DEP_TRUE 800 (nil))
    (expr_list:REG_DEAD (reg:DI 43 r14)
        (nil)))

(note 865 801 16 0 ("./CppStatUtilities.cc") 218)

(insn 16 865 866 0 ./CppStatUtilities.cc:218 (parallel [
            (set (reg:SI 5 di [78])
                (plus:SI (reg:SI 5 di [77])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (insn_list:REG_DEP_TRUE 15 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(note 866 16 5 0 ("./CppStatUtilities.cc") 215)

(insn 5 866 867 0 ./CppStatUtilities.cc:215 (set (reg/v/f:DI 43 r14 [orig:72 w ] [72])
        (reg:DI 4 si [ w ])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 801 (nil))
    (expr_list:REG_DEAD (reg:DI 4 si [ w ])
        (nil)))

(note 867 5 17 0 ("./CppStatUtilities.cc") 218)

(insn:TI 17 867 868 0 ./CppStatUtilities.cc:218 (set (reg:DI 5 di [79])
        (sign_extend:DI (reg:SI 5 di [78]))) 115 {extendsidi2_rex64} (insn_list:REG_DEP_TRUE 16 (nil))
    (nil))

(note 868 17 802 0 ("./CppStatUtilities.cc") 215)

(insn/f:TI 802 868 869 0 ./CppStatUtilities.cc:215 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0 S8 A8])
        (reg:DI 42 r13)) 74 {*pushdi2_rex64} (insn_list:REG_DEP_TRUE 800 (insn_list:REG_DEP_TRUE 801 (nil)))
    (expr_list:REG_DEAD (reg:DI 42 r13)
        (nil)))

(note 869 802 18 0 ("./CppStatUtilities.cc") 218)

(insn 18 869 870 0 ./CppStatUtilities.cc:218 (parallel [
            (set (reg:DI 5 di [80])
                (ashift:DI (reg:DI 5 di [79])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) 409 {*ashldi3_1_rex64} (insn_list:REG_DEP_TRUE 17 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(note 870 18 8 0 ("./CppStatUtilities.cc") 215)

(insn 8 870 803 0 ./CppStatUtilities.cc:215 (set (reg/v/f:DI 42 r13 [orig:75 medianVal ] [75])
        (reg:DI 37 r8 [ medianVal ])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 802 (nil))
    (expr_list:REG_DEAD (reg:DI 37 r8 [ medianVal ])
        (nil)))

(insn/f:TI 803 8 804 0 ./CppStatUtilities.cc:215 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0 S8 A8])
        (reg:DI 41 r12)) 74 {*pushdi2_rex64} (insn_list:REG_DEP_TRUE 800 (insn_list:REG_DEP_TRUE 801 (insn_list:REG_DEP_TRUE 802 (nil))))
    (expr_list:REG_DEAD (reg:DI 41 r12)
        (nil)))

(insn/f:TI 804 803 6 0 ./CppStatUtilities.cc:215 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0 S8 A8])
        (reg:DI 6 bp)) 74 {*pushdi2_rex64} (insn_list:REG_DEP_TRUE 800 (insn_list:REG_DEP_TRUE 801 (insn_list:REG_DEP_TRUE 802 (insn_list:REG_DEP_TRUE 803 (nil)))))
    (expr_list:REG_DEAD (reg:DI 6 bp)
        (nil)))

(insn 6 804 805 0 ./CppStatUtilities.cc:215 (set (reg/v:SI 6 bp [orig:73 start ] [73])
        (reg:SI 1 dx [ start ])) 40 {*movsi_1} (insn_list:REG_DEP_ANTI 804 (nil))
    (expr_list:REG_DEAD (reg:SI 1 dx [ start ])
        (nil)))

(insn/f:TI 805 6 7 0 ./CppStatUtilities.cc:215 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0 S8 A8])
        (reg:DI 3 bx)) 74 {*pushdi2_rex64} (insn_list:REG_DEP_TRUE 800 (insn_list:REG_DEP_TRUE 801 (insn_list:REG_DEP_TRUE 802 (insn_list:REG_DEP_TRUE 803 (insn_list:REG_DEP_TRUE 804 (nil))))))
    (expr_list:REG_DEAD (reg:DI 3 bx)
        (nil)))

(insn 7 805 806 0 ./CppStatUtilities.cc:215 (set (reg/v:SI 3 bx [orig:74 end ] [74])
        (reg:SI 2 cx [ end ])) 40 {*movsi_1} (insn_list:REG_DEP_ANTI 805 (nil))
    (expr_list:REG_DEAD (reg:SI 2 cx [ end ])
        (nil)))

(insn/f:TI 806 7 807 0 ./CppStatUtilities.cc:215 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int -24 [0xffffffffffffffe8])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) 762 {pro_epilogue_adjust_stack_rex64} (insn_list:REG_DEP_TRUE 800 (insn_list:REG_DEP_TRUE 801 (insn_list:REG_DEP_TRUE 802 (insn_list:REG_DEP_TRUE 803 (insn_list:REG_DEP_TRUE 804 (insn_list:REG_DEP_TRUE 805 (nil)))))))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(note 807 806 9 0 NOTE_INSN_PROLOGUE_END)

(insn:TI 9 807 871 0 ./CppStatUtilities.cc:215 (set (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])) [80 constant+0 S8 A8])
        (reg:DF 21 xmm0 [ constant ])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 806 (nil))
    (expr_list:REG_DEAD (reg:DF 21 xmm0 [ constant ])
        (nil)))

(note 871 9 20 0 ("./CppStatUtilities.cc") 218)

(call_insn:TI 20 871 919 0 ./CppStatUtilities.cc:218 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("malloc") [flags 0x41] <function_decl 0x2b5eb3cce100 malloc>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_ANTI 800 (insn_list:REG_DEP_ANTI 801 (insn_list:REG_DEP_ANTI 802 (insn_list:REG_DEP_ANTI 803 (insn_list:REG_DEP_ANTI 804 (insn_list:REG_DEP_ANTI 805 (insn_list:REG_DEP_ANTI 8 (insn_list:REG_DEP_ANTI 9 (insn_list:REG_DEP_ANTI 5 (insn_list:REG_DEP_ANTI 7 (insn_list:REG_DEP_ANTI 658 (insn_list:REG_DEP_ANTI 6 (insn_list:REG_DEP_ANTI 15 (insn_list:REG_DEP_TRUE 18 (insn_list:REG_DEP_TRUE 806 (nil))))))))))))))))
    (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))

(note 919 20 918 0 ( constant (expr_list:REG_DEP_TRUE (mem/c:DF (plus:DI (reg/f:DI 16 argp)
            (const_int -72 [0xffffffffffffffb8])) [80 constant+0 S8 A8])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 918 919 917 0 ( medianVal (expr_list:REG_DEP_TRUE (reg/v/f:DI 42 r13 [orig:75 medianVal ] [75])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 917 918 916 0 ( end (expr_list:REG_DEP_TRUE (reg/v:SI 3 bx [orig:74 end ] [74])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 916 917 915 0 ( start (expr_list:REG_DEP_TRUE (reg/v:SI 6 bp [orig:73 start ] [73])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 915 916 23 0 ( w (expr_list:REG_DEP_TRUE (reg/v/f:DI 43 r14 [orig:72 w ] [72])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note:HI 23 915 24 0 ("./CppStatUtilities.cc") 219)

(insn:TI 24 23 872 0 ./CppStatUtilities.cc:219 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 0 ax [orig:69 D.34700 ] [69])
            (const_int 0 [0x0]))) 0 {cmpdi_ccno_1_rex64} (insn_list:REG_DEP_OUTPUT 806 (insn_list:REG_DEP_OUTPUT 15 (insn_list:REG_DEP_OUTPUT 16 (insn_list:REG_DEP_OUTPUT 18 (insn_list:REG_DEP_TRUE 20 (nil))))))
    (nil))

(note 872 24 21 0 ("./CppStatUtilities.cc") 218)

(insn 21 872 873 0 ./CppStatUtilities.cc:218 (set (reg/f:DI 41 r12 [orig:69 D.34700 ] [69])
        (reg:DI 0 ax)) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 803 (insn_list:REG_DEP_TRUE 20 (nil)))
    (expr_list:REG_DEAD (reg:DI 0 ax)
        (expr_list:REG_NOALIAS (reg/f:DI 81)
            (nil))))

(note 873 21 25 0 ("./CppStatUtilities.cc") 219)

(jump_insn:TI 25 873 38 0 ./CppStatUtilities.cc:219 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 835)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 800 (insn_list:REG_DEP_ANTI 801 (insn_list:REG_DEP_ANTI 802 (insn_list:REG_DEP_ANTI 803 (insn_list:REG_DEP_ANTI 804 (insn_list:REG_DEP_ANTI 805 (insn_list:REG_DEP_ANTI 806 (insn_list:REG_DEP_ANTI 4 (insn_list:REG_DEP_ANTI 5 (insn_list:REG_DEP_ANTI 6 (insn_list:REG_DEP_ANTI 7 (insn_list:REG_DEP_ANTI 8 (insn_list:REG_DEP_ANTI 9 (insn_list:REG_DEP_ANTI 658 (insn_list:REG_DEP_ANTI 15 (insn_list:REG_DEP_ANTI 16 (insn_list:REG_DEP_ANTI 17 (insn_list:REG_DEP_ANTI 18 (insn_list:REG_DEP_ANTI 21 (insn_list:REG_DEP_TRUE 24 (insn_list:REG_DEP_ANTI 20 (nil))))))))))))))))))))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 100 [0x64])
            (nil))))
;; End of basic block 0, registers live:
 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 1, registers live: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note:HI 38 25 39 1 [bb 1] NOTE_INSN_BASIC_BLOCK)

(note:HI 39 38 41 1 NOTE_INSN_DELETED)

(note:HI 41 39 47 1 ("./CppStatUtilities.cc") 221)

(note:HI 47 41 42 1 NOTE_INSN_DELETED)

(insn:TI 42 47 44 1 ./CppStatUtilities.cc:221 (set (reg:SI 2 cx [ end ])
        (reg/v:SI 3 bx [orig:74 end ] [74])) 40 {*movsi_1} (nil)
    (nil))

(insn 44 42 43 1 ./CppStatUtilities.cc:221 (set (reg:DI 4 si [ w ])
        (reg/v/f:DI 43 r14 [orig:72 w ] [72])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 43 44 45 1 ./CppStatUtilities.cc:221 (set (reg:SI 1 dx [ start ])
        (reg/v:SI 6 bp [orig:73 start ] [73])) 40 {*movsi_1} (nil)
    (nil))

(insn:TI 45 43 46 1 ./CppStatUtilities.cc:221 (set (reg:DI 5 di [ a ])
        (reg/v/f:DI 44 r15 [orig:71 a ] [71])) 81 {*movdi_1_rex64} (nil)
    (nil))

(call_insn:TI 46 45 49 1 ./CppStatUtilities.cc:221 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("_Z6medianPdS_ii") [flags 0x3] <function_decl 0x2b5eb6361d00 median>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_TRUE 45 (insn_list:REG_DEP_TRUE 44 (insn_list:REG_DEP_TRUE 42 (insn_list:REG_DEP_TRUE 43 (nil)))))
    (expr_list:REG_DEAD (reg:SI 2 cx [ end ])
        (expr_list:REG_DEAD (reg:SI 1 dx [ start ])
            (expr_list:REG_DEAD (reg:DI 4 si [ w ])
                (expr_list:REG_DEAD (reg:DI 5 di [ a ])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di [ a ]))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si [ w ]))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 dx [ start ]))
                (expr_list:REG_DEP_TRUE (use (reg:SI 2 cx [ end ]))
                    (nil))))))

(note:HI 49 46 751 1 ("./CppStatUtilities.cc") 224)

(insn:TI 751 49 920 1 ./CppStatUtilities.cc:224 (set (reg/v:SI 2 cx [orig:59 end.998 ] [59])
        (subreg:SI (plus:DI (reg:DI 3 bx [orig:74 end ] [74])
                (const_int 1 [0x1])) 0)) 194 {*lea_1_rex64} (insn_list:REG_DEP_ANTI 46 (insn_list:REG_DEP_OUTPUT 42 (nil)))
    (expr_list:REG_DEAD (reg:DI 3 bx [orig:74 end ] [74])
        (nil)))

(note 920 751 51 1 ( end.998 (expr_list:REG_DEP_TRUE (reg/v:SI 2 cx [orig:59 end.998 ] [59])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note:HI 51 920 819 1 ("./CppStatUtilities.cc") 225)

(insn 819 51 921 1 ./CppStatUtilities.cc:225 (parallel [
            (set (reg:DI 4 si [orig:65 k ] [65])
                (const_int 0 [0x0]))
            (clobber (reg:CC 17 flags))
        ]) 78 {*movdi_xor_rex64} (insn_list:REG_DEP_ANTI 46 (insn_list:REG_DEP_OUTPUT 44 (nil)))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(note 921 819 874 1 ( k (expr_list:REG_DEP_TRUE (reg:DI 4 si [orig:65 k ] [65])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 874 921 48 1 ("./CppStatUtilities.cc") 221)

(insn 48 874 875 1 ./CppStatUtilities.cc:221 (set (mem:DF (reg/v/f:DI 42 r13 [orig:75 medianVal ] [75]) [3 S8 A64])
        (reg:DF 21 xmm0)) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 46 (nil))
    (expr_list:REG_DEAD (reg:DF 21 xmm0)
        (nil)))

(note 875 48 52 1 ("./CppStatUtilities.cc") 225)

(insn:TI 52 875 53 1 ./CppStatUtilities.cc:225 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg/v:SI 6 bp [orig:73 start ] [73])
            (reg/v:SI 2 cx [orig:59 end.998 ] [59]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_OUTPUT 46 (insn_list:REG_DEP_OUTPUT 819 (insn_list:REG_DEP_TRUE 751 (nil))))
    (nil))

(jump_insn:TI 53 52 60 1 ./CppStatUtilities.cc:225 (set (pc)
        (if_then_else (ge (reg:CCGC 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 95)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 42 (insn_list:REG_DEP_ANTI 43 (insn_list:REG_DEP_ANTI 44 (insn_list:REG_DEP_ANTI 45 (insn_list:REG_DEP_ANTI 751 (insn_list:REG_DEP_ANTI 819 (insn_list:REG_DEP_TRUE 52 (insn_list:REG_DEP_ANTI 46 (insn_list:REG_DEP_ANTI 48 (nil))))))))))
    (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
            (nil))))
;; End of basic block 1, registers live:
 2 [cx] 4 [si] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 2, registers live: 2 [cx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note:HI 60 53 62 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn:TI 62 60 660 2 ./CppStatUtilities.cc:215 (set (reg:DI 1 dx [orig:82 start ] [82])
        (sign_extend:DI (reg/v:SI 6 bp [orig:73 start ] [73]))) 115 {extendsidi2_rex64} (nil)
    (nil))

(insn 660 62 922 2 (set (reg:SI 0 ax [95])
        (reg:SI 6 bp [orig:63 i ] [63])) 40 {*movsi_1} (nil)
    (nil))

(note 922 660 818 2 ( i (expr_list:REG_DEP_TRUE (reg:SI 6 bp [orig:63 i ] [63])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn 818 922 63 2 ./CppStatUtilities.cc:215 (parallel [
            (set (reg:DI 4 si [orig:65 k ] [65])
                (const_int 0 [0x0]))
            (clobber (reg:CC 17 flags))
        ]) 78 {*movdi_xor_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 63 818 740 2 ./CppStatUtilities.cc:215 (parallel [
            (set (reg:DI 1 dx [orig:61 D.37477 ] [61])
                (ashift:DI (reg:DI 1 dx [orig:82 start ] [82])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) 409 {*ashldi3_1_rex64} (insn_list:REG_DEP_TRUE 62 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 740 63 738 2 (set (reg:DF 23 xmm2 [90])
        (const_double:DF 0.0 [0x0.0p+0])) 94 {*movdf_integer} (nil)
    (nil))

(insn:TI 738 740 137 2 ./CppStatUtilities.cc:215 (set (reg:DI 39 r10 [orig:62 ivtmp.995 ] [62])
        (plus:DI (reg:DI 1 dx [orig:61 D.37477 ] [61])
            (reg/v/f:DI 43 r14 [orig:72 w ] [72]))) 196 {*lea_2_rex64} (insn_list:REG_DEP_TRUE 63 (nil))
    (expr_list:REG_DEAD (reg/v/f:DI 43 r14 [orig:72 w ] [72])
        (nil)))

(insn 137 738 739 2 (set (reg:SI 0 ax [95])
        (not:SI (reg:SI 0 ax [95]))) 398 {*one_cmplsi2_1} (insn_list:REG_DEP_TRUE 660 (nil))
    (nil))

(insn 739 137 138 2 ./CppStatUtilities.cc:215 (set (reg:DI 5 di [orig:106 ivtmp.997 ] [106])
        (plus:DI (reg/v/f:DI 44 r15 [orig:71 a ] [71])
            (reg:DI 1 dx [orig:61 D.37477 ] [61]))) 196 {*lea_2_rex64} (insn_list:REG_DEP_TRUE 63 (nil))
    (expr_list:REG_DEAD (reg/v/f:DI 44 r15 [orig:71 a ] [71])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:61 D.37477 ] [61])
            (nil))))

(insn:TI 138 739 66 2 (parallel [
            (set (reg:SI 0 ax [96])
                (plus:SI (reg:SI 0 ax [95])
                    (reg/v:SI 2 cx [orig:59 end.998 ] [59])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (insn_list:REG_DEP_TRUE 137 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 66 138 143 2 ./CppStatUtilities.cc:215 (set (reg/v:SI 1 dx [orig:63 i ] [63])
        (reg/v:SI 6 bp [orig:73 start ] [73])) 40 {*movsi_1} (insn_list:REG_DEP_ANTI 738 (insn_list:REG_DEP_ANTI 739 (insn_list:REG_DEP_OUTPUT 63 (nil))))
    (expr_list:REG_DEAD (reg/v:SI 6 bp [orig:73 start ] [73])
        (nil)))

(insn:TI 143 66 139 2 ./CppStatUtilities.cc:226 (set (reg:DF 21 xmm0 [orig:67 D.34713 ] [67])
        (mem:DF (reg:DI 39 r10 [orig:62 ivtmp.995 ] [62]) [3 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 738 (nil))
    (nil))

(insn 139 143 741 2 (parallel [
            (set (reg:SI 0 ax [96])
                (and:SI (reg:SI 0 ax [96])
                    (const_int 7 [0x7])))
            (clobber (reg:CC 17 flags))
        ]) 299 {*andsi_1} (insn_list:REG_DEP_TRUE 138 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 741 139 742 2 (set (reg:V2DF 22 xmm1 [87])
        (vec_concat:V2DF (mem/u/c/i:DF (symbol_ref/u:DI ("*.LC31") [flags 0x2]) [3 S8 A128])
            (const_double:DF 0.0 [0x0.0p+0]))) 1088 {*vec_concatv2df} (nil)
    (nil))

(insn:TI 742 741 743 2 ./CppStatUtilities.cc:226 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 21 xmm0 [orig:67 D.34713 ] [67])
            (reg:DF 23 xmm2 [90]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_OUTPUT 63 (insn_list:REG_DEP_OUTPUT 818 (insn_list:REG_DEP_OUTPUT 138 (insn_list:REG_DEP_OUTPUT 139 (insn_list:REG_DEP_TRUE 740 (insn_list:REG_DEP_TRUE 143 (nil)))))))
    (nil))

(jump_insn 743 742 923 2 ./CppStatUtilities.cc:226 (set (pc)
        (if_then_else (unordered (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 785)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 62 (insn_list:REG_DEP_ANTI 63 (insn_list:REG_DEP_ANTI 738 (insn_list:REG_DEP_ANTI 739 (insn_list:REG_DEP_ANTI 66 (insn_list:REG_DEP_ANTI 818 (insn_list:REG_DEP_ANTI 740 (insn_list:REG_DEP_ANTI 741 (insn_list:REG_DEP_ANTI 660 (insn_list:REG_DEP_ANTI 137 (insn_list:REG_DEP_ANTI 138 (insn_list:REG_DEP_ANTI 139 (insn_list:REG_DEP_ANTI 143 (insn_list:REG_DEP_TRUE 742 (nil)))))))))))))))
    (expr_list:REG_BR_PROB (const_int 1 [0x1])
        (nil)))
;; End of basic block 2, registers live:
 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 17 [flags] 21 [xmm0] 22 [xmm1] 23 [xmm2] 39 [r10] 41 [r12] 42 [r13]

(note 923 743 754 3 ( i (expr_list:REG_DEP_TRUE (reg/v:SI 1 dx [orig:63 i ] [63])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 3, registers live: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 17 [flags] 21 [xmm0] 22 [xmm1] 23 [xmm2] 39 [r10] 41 [r12] 42 [r13]
(note 754 923 744 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(jump_insn:TI 744 754 168 3 ./CppStatUtilities.cc:226 (set (pc)
        (if_then_else (ltgt (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 785)
            (pc))) 533 {*jcc_1} (nil)
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 3, registers live:
 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 39 [r10] 41 [r12] 42 [r13]

;; Start of basic block 4, registers live: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 23 [xmm2] 39 [r10] 41 [r12] 42 [r13]
(code_label:HI 168 744 164 4 868 "" [1 uses])

(note:HI 164 168 159 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn:TI 159 164 735 4 ./CppStatUtilities.cc:225 (parallel [
            (set (reg/v:SI 1 dx [orig:102 i ] [102])
                (plus:SI (reg/v:SI 1 dx [orig:63 i ] [63])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 735 159 736 4 ./CppStatUtilities.cc:225 (set (reg:DI 37 r8 [orig:100 ivtmp.995 ] [100])
        (plus:DI (reg:DI 39 r10 [orig:62 ivtmp.995 ] [62])
            (const_int 8 [0x8]))) 196 {*lea_2_rex64} (nil)
    (nil))

(insn 736 735 162 4 ./CppStatUtilities.cc:225 (set (reg:DI 38 r9 [orig:60 ivtmp.997 ] [60])
        (plus:DI (reg:DI 5 di [orig:106 ivtmp.997 ] [106])
            (const_int 8 [0x8]))) 196 {*lea_2_rex64} (nil)
    (nil))

(insn:TI 162 736 163 4 ./CppStatUtilities.cc:225 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg/v:SI 2 cx [orig:59 end.998 ] [59])
            (reg/v:SI 1 dx [orig:102 i ] [102]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_TRUE 159 (nil))
    (nil))

(jump_insn:TI 163 162 408 4 ./CppStatUtilities.cc:225 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 95)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 159 (insn_list:REG_DEP_ANTI 735 (insn_list:REG_DEP_ANTI 736 (insn_list:REG_DEP_TRUE 162 (nil)))))
    (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
            (nil))))
;; End of basic block 4, registers live:
 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 39 [r10] 41 [r12] 42 [r13]

;; Start of basic block 5, registers live: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 39 [r10] 41 [r12] 42 [r13]
(note:HI 408 163 406 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn:TI 406 408 407 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [96])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (nil)
    (nil))

(jump_insn:TI 407 406 374 5 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 68)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 406 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1250 [0x4e2])
            (nil))))
;; End of basic block 5, registers live:
 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 39 [r10] 41 [r12] 42 [r13]

;; Start of basic block 6, registers live: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 39 [r10] 41 [r12] 42 [r13]
(note:HI 374 407 372 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn:TI 372 374 373 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [96])
            (const_int 1 [0x1]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 373 372 340 6 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 645)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 372 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1428 [0x594])
            (nil))))
;; End of basic block 6, registers live:
 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 39 [r10] 41 [r12] 42 [r13]

;; Start of basic block 7, registers live: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 39 [r10] 41 [r12] 42 [r13]
(note:HI 340 373 338 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn:TI 338 340 339 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [96])
            (const_int 2 [0x2]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 339 338 306 7 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 646)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 338 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1666 [0x682])
            (nil))))
;; End of basic block 7, registers live:
 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 39 [r10] 41 [r12] 42 [r13]

;; Start of basic block 8, registers live: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 39 [r10] 41 [r12] 42 [r13]
(note:HI 306 339 304 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn:TI 304 306 305 8 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [96])
            (const_int 3 [0x3]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 305 304 272 8 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 647)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 304 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 2000 [0x7d0])
            (nil))))
;; End of basic block 8, registers live:
 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 39 [r10] 41 [r12] 42 [r13]

;; Start of basic block 9, registers live: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 39 [r10] 41 [r12] 42 [r13]
(note:HI 272 305 270 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn:TI 270 272 271 9 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [96])
            (const_int 4 [0x4]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 271 270 238 9 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 648)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 270 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 2500 [0x9c4])
            (nil))))
;; End of basic block 9, registers live:
 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 39 [r10] 41 [r12] 42 [r13]

;; Start of basic block 10, registers live: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 39 [r10] 41 [r12] 42 [r13]
(note:HI 238 271 236 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn:TI 236 238 237 10 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [96])
            (const_int 5 [0x5]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 237 236 204 10 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 649)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 236 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 3333 [0xd05])
            (nil))))
;; End of basic block 10, registers live:
 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 39 [r10] 41 [r12] 42 [r13]

;; Start of basic block 11, registers live: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 39 [r10] 41 [r12] 42 [r13]
(note:HI 204 237 202 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn:TI 202 204 203 11 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [96])
            (const_int 6 [0x6]))) 5 {*cmpsi_1_insn} (nil)
    (expr_list:REG_DEAD (reg:SI 0 ax [96])
        (nil)))

(jump_insn:TI 203 202 175 11 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 650)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 202 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 11, registers live:
 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 39 [r10] 41 [r12] 42 [r13]

;; Start of basic block 12, registers live: 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 39 [r10] 41 [r12] 42 [r13]
(note:HI 175 203 173 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn:TI 173 175 731 12 ./CppStatUtilities.cc:226 (set (reg:DF 21 xmm0 [orig:111 D.34713 ] [111])
        (mem:DF (plus:DI (reg:DI 39 r10 [orig:62 ivtmp.995 ] [62])
                (const_int 8 [0x8])) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg:DI 39 r10 [orig:62 ivtmp.995 ] [62])
        (nil)))

(insn:TI 731 173 732 12 ./CppStatUtilities.cc:226 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 21 xmm0 [orig:111 D.34713 ] [111])
            (reg:DF 23 xmm2 [90]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_TRUE 173 (nil))
    (nil))

(jump_insn 732 731 756 12 ./CppStatUtilities.cc:226 (set (pc)
        (if_then_else (unordered (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 786)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 173 (insn_list:REG_DEP_TRUE 731 (nil)))
    (expr_list:REG_BR_PROB (const_int 1 [0x1])
        (nil)))
;; End of basic block 12, registers live:
 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 17 [flags] 21 [xmm0] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 41 [r12] 42 [r13]

;; Start of basic block 13, registers live: 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 17 [flags] 21 [xmm0] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 41 [r12] 42 [r13]
(note 756 732 733 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(jump_insn:TI 733 756 786 13 ./CppStatUtilities.cc:226 (set (pc)
        (if_then_else (uneq (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 198)
            (pc))) 533 {*jcc_1} (nil)
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 13, registers live:
 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 41 [r12] 42 [r13]

;; Start of basic block 14, registers live: 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 41 [r12] 42 [r13]
(code_label 786 733 184 14 932 "" [1 uses])

(note:HI 184 786 179 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn:TI 179 184 178 14 ./CppStatUtilities.cc:227 (set (reg:DF 21 xmm0 [orig:111 D.34713 ] [111])
        (mult:DF (reg:DF 21 xmm0 [orig:111 D.34713 ] [111])
            (mem:DF (plus:DI (reg:DI 5 di [orig:106 ivtmp.997 ] [106])
                    (const_int 8 [0x8])) [3 S8 A64]))) 616 {*fop_df_comm_sse} (nil)
    (expr_list:REG_DEAD (reg:DI 5 di [orig:106 ivtmp.997 ] [106])
        (nil)))

(insn 178 179 924 14 ./CppStatUtilities.cc:227 (set (reg:DI 3 bx [orig:115 k ] [115])
        (sign_extend:DI (reg/v:SI 4 si [orig:65 k ] [65]))) 115 {extendsidi2_rex64} (nil)
    (nil))

(note 924 178 183 14 ( end (nil)) NOTE_INSN_VAR_LOCATION)

(insn 183 924 180 14 ./CppStatUtilities.cc:227 (parallel [
            (set (reg/v:SI 4 si [orig:65 k ] [65])
                (plus:SI (reg/v:SI 4 si [orig:65 k ] [65])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (insn_list:REG_DEP_ANTI 178 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 180 183 730 14 ./CppStatUtilities.cc:227 (set (reg:DF 21 xmm0 [orig:111 D.34713 ] [111])
        (minus:DF (reg:DF 21 xmm0 [orig:111 D.34713 ] [111])
            (mem:DF (reg/v/f:DI 42 r13 [orig:75 medianVal ] [75]) [3 S8 A64]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 179 (nil))
    (nil))

(insn:TI 730 180 182 14 ./CppStatUtilities.cc:227 (set (reg:V2DF 21 xmm0 [orig:111 D.34713 ] [111])
        (and:V2DF (reg:V2DF 21 xmm0 [orig:111 D.34713 ] [111])
            (reg:V2DF 22 xmm1 [87]))) 1050 {*andv2df3} (insn_list:REG_DEP_TRUE 180 (nil))
    (nil))

(insn:TI 182 730 925 14 ./CppStatUtilities.cc:227 (set (mem:DF (plus:DI (mult:DI (reg:DI 3 bx [orig:115 k ] [115])
                    (const_int 8 [0x8]))
                (reg/f:DI 41 r12 [orig:69 D.34700 ] [69])) [3 S8 A64])
        (reg:DF 21 xmm0 [orig:111 D.34713 ] [111])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 730 (insn_list:REG_DEP_TRUE 178 (insn_list:REG_DEP_ANTI 179 (nil))))
    (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:111 D.34713 ] [111])
        (expr_list:REG_DEAD (reg:DI 3 bx [orig:115 k ] [115])
            (expr_list:REG_EQUAL (abs:DF (reg:DF 113))
                (nil)))))
;; End of basic block 14, registers live:
 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 41 [r12] 42 [r13]

(note 925 182 198 15 ( end (expr_list:REG_DEP_TRUE (reg/v:SI 3 bx [orig:74 end ] [74])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 15, registers live: 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 41 [r12] 42 [r13]
(code_label:HI 198 925 194 15 870 "" [1 uses])

(note:HI 194 198 189 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn:TI 189 194 190 15 ./CppStatUtilities.cc:225 (parallel [
            (set (reg/v:SI 1 dx [orig:102 i ] [102])
                (plus:SI (reg/v:SI 1 dx [orig:102 i ] [102])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 190 189 191 15 ./CppStatUtilities.cc:225 (parallel [
            (set (reg:DI 37 r8 [orig:100 ivtmp.995 ] [100])
                (plus:DI (reg:DI 37 r8 [orig:100 ivtmp.995 ] [100])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 191 190 650 15 ./CppStatUtilities.cc:225 (parallel [
            (set (reg:DI 38 r9 [orig:60 ivtmp.997 ] [60])
                (plus:DI (reg:DI 38 r9 [orig:60 ivtmp.997 ] [60])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 15, registers live:
 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 41 [r12] 42 [r13]

;; Start of basic block 16, registers live: 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 41 [r12] 42 [r13]
(code_label:HI 650 191 209 16 913 "" [1 uses])

(note:HI 209 650 207 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn:TI 207 209 726 16 ./CppStatUtilities.cc:226 (set (reg:DF 21 xmm0 [orig:116 D.34713 ] [116])
        (mem:DF (reg:DI 37 r8 [orig:100 ivtmp.995 ] [100]) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:TI 726 207 727 16 ./CppStatUtilities.cc:226 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 21 xmm0 [orig:116 D.34713 ] [116])
            (reg:DF 23 xmm2 [90]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_TRUE 207 (nil))
    (nil))

(jump_insn 727 726 758 16 ./CppStatUtilities.cc:226 (set (pc)
        (if_then_else (unordered (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 787)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 207 (insn_list:REG_DEP_TRUE 726 (nil)))
    (expr_list:REG_BR_PROB (const_int 1 [0x1])
        (nil)))
;; End of basic block 16, registers live:
 1 [dx] 2 [cx] 4 [si] 7 [sp] 17 [flags] 21 [xmm0] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 41 [r12] 42 [r13]

;; Start of basic block 17, registers live: 1 [dx] 2 [cx] 4 [si] 7 [sp] 17 [flags] 21 [xmm0] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 41 [r12] 42 [r13]
(note 758 727 728 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(jump_insn:TI 728 758 787 17 ./CppStatUtilities.cc:226 (set (pc)
        (if_then_else (uneq (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 232)
            (pc))) 533 {*jcc_1} (nil)
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 17, registers live:
 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 41 [r12] 42 [r13]

;; Start of basic block 18, registers live: 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 41 [r12] 42 [r13]
(code_label 787 728 218 18 933 "" [1 uses])

(note:HI 218 787 213 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn:TI 213 218 212 18 ./CppStatUtilities.cc:227 (set (reg:DF 21 xmm0 [orig:116 D.34713 ] [116])
        (mult:DF (reg:DF 21 xmm0 [orig:116 D.34713 ] [116])
            (mem:DF (reg:DI 38 r9 [orig:60 ivtmp.997 ] [60]) [3 S8 A64]))) 616 {*fop_df_comm_sse} (nil)
    (nil))

(insn 212 213 926 18 ./CppStatUtilities.cc:227 (set (reg:DI 6 bp [orig:120 k ] [120])
        (sign_extend:DI (reg/v:SI 4 si [orig:65 k ] [65]))) 115 {extendsidi2_rex64} (nil)
    (nil))

(note 926 212 217 18 ( start (nil)) NOTE_INSN_VAR_LOCATION)

(insn 217 926 214 18 ./CppStatUtilities.cc:227 (parallel [
            (set (reg/v:SI 4 si [orig:65 k ] [65])
                (plus:SI (reg/v:SI 4 si [orig:65 k ] [65])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (insn_list:REG_DEP_ANTI 212 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 214 217 725 18 ./CppStatUtilities.cc:227 (set (reg:DF 21 xmm0 [orig:116 D.34713 ] [116])
        (minus:DF (reg:DF 21 xmm0 [orig:116 D.34713 ] [116])
            (mem:DF (reg/v/f:DI 42 r13 [orig:75 medianVal ] [75]) [3 S8 A64]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 213 (nil))
    (nil))

(insn:TI 725 214 216 18 ./CppStatUtilities.cc:227 (set (reg:V2DF 21 xmm0 [orig:116 D.34713 ] [116])
        (and:V2DF (reg:V2DF 21 xmm0 [orig:116 D.34713 ] [116])
            (reg:V2DF 22 xmm1 [87]))) 1050 {*andv2df3} (insn_list:REG_DEP_TRUE 214 (nil))
    (nil))

(insn:TI 216 725 927 18 ./CppStatUtilities.cc:227 (set (mem:DF (plus:DI (mult:DI (reg:DI 6 bp [orig:120 k ] [120])
                    (const_int 8 [0x8]))
                (reg/f:DI 41 r12 [orig:69 D.34700 ] [69])) [3 S8 A64])
        (reg:DF 21 xmm0 [orig:116 D.34713 ] [116])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 725 (insn_list:REG_DEP_TRUE 212 (insn_list:REG_DEP_ANTI 213 (nil))))
    (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:116 D.34713 ] [116])
        (expr_list:REG_DEAD (reg:DI 6 bp [orig:120 k ] [120])
            (expr_list:REG_EQUAL (abs:DF (reg:DF 118))
                (nil)))))
;; End of basic block 18, registers live:
 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 41 [r12] 42 [r13]

(note 927 216 232 19 ( start (expr_list:REG_DEP_TRUE (reg/v:SI 6 bp [orig:73 start ] [73])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 19, registers live: 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 41 [r12] 42 [r13]
(code_label:HI 232 927 228 19 873 "" [1 uses])

(note:HI 228 232 223 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn:TI 223 228 224 19 ./CppStatUtilities.cc:225 (parallel [
            (set (reg/v:SI 1 dx [orig:102 i ] [102])
                (plus:SI (reg/v:SI 1 dx [orig:102 i ] [102])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 224 223 225 19 ./CppStatUtilities.cc:225 (parallel [
            (set (reg:DI 37 r8 [orig:100 ivtmp.995 ] [100])
                (plus:DI (reg:DI 37 r8 [orig:100 ivtmp.995 ] [100])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 225 224 649 19 ./CppStatUtilities.cc:225 (parallel [
            (set (reg:DI 38 r9 [orig:60 ivtmp.997 ] [60])
                (plus:DI (reg:DI 38 r9 [orig:60 ivtmp.997 ] [60])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 19, registers live:
 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 41 [r12] 42 [r13]

;; Start of basic block 20, registers live: 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 41 [r12] 42 [r13]
(code_label:HI 649 225 243 20 912 "" [1 uses])

(note:HI 243 649 241 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn:TI 241 243 721 20 ./CppStatUtilities.cc:226 (set (reg:DF 21 xmm0 [orig:121 D.34713 ] [121])
        (mem:DF (reg:DI 37 r8 [orig:100 ivtmp.995 ] [100]) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:TI 721 241 722 20 ./CppStatUtilities.cc:226 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 21 xmm0 [orig:121 D.34713 ] [121])
            (reg:DF 23 xmm2 [90]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_TRUE 241 (nil))
    (nil))

(jump_insn 722 721 760 20 ./CppStatUtilities.cc:226 (set (pc)
        (if_then_else (unordered (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 788)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 241 (insn_list:REG_DEP_TRUE 721 (nil)))
    (expr_list:REG_BR_PROB (const_int 1 [0x1])
        (nil)))
;; End of basic block 20, registers live:
 1 [dx] 2 [cx] 4 [si] 7 [sp] 17 [flags] 21 [xmm0] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 41 [r12] 42 [r13]

;; Start of basic block 21, registers live: 1 [dx] 2 [cx] 4 [si] 7 [sp] 17 [flags] 21 [xmm0] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 41 [r12] 42 [r13]
(note 760 722 723 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(jump_insn:TI 723 760 788 21 ./CppStatUtilities.cc:226 (set (pc)
        (if_then_else (uneq (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 266)
            (pc))) 533 {*jcc_1} (nil)
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 21, registers live:
 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 41 [r12] 42 [r13]

;; Start of basic block 22, registers live: 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 41 [r12] 42 [r13]
(code_label 788 723 252 22 934 "" [1 uses])

(note:HI 252 788 247 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(insn:TI 247 252 246 22 ./CppStatUtilities.cc:227 (set (reg:DF 21 xmm0 [orig:121 D.34713 ] [121])
        (mult:DF (reg:DF 21 xmm0 [orig:121 D.34713 ] [121])
            (mem:DF (reg:DI 38 r9 [orig:60 ivtmp.997 ] [60]) [3 S8 A64]))) 616 {*fop_df_comm_sse} (nil)
    (nil))

(insn 246 247 251 22 ./CppStatUtilities.cc:227 (set (reg:DI 39 r10 [orig:125 k ] [125])
        (sign_extend:DI (reg/v:SI 4 si [orig:65 k ] [65]))) 115 {extendsidi2_rex64} (nil)
    (nil))

(insn 251 246 248 22 ./CppStatUtilities.cc:227 (parallel [
            (set (reg/v:SI 4 si [orig:65 k ] [65])
                (plus:SI (reg/v:SI 4 si [orig:65 k ] [65])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (insn_list:REG_DEP_ANTI 246 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 248 251 720 22 ./CppStatUtilities.cc:227 (set (reg:DF 21 xmm0 [orig:121 D.34713 ] [121])
        (minus:DF (reg:DF 21 xmm0 [orig:121 D.34713 ] [121])
            (mem:DF (reg/v/f:DI 42 r13 [orig:75 medianVal ] [75]) [3 S8 A64]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 247 (nil))
    (nil))

(insn:TI 720 248 250 22 ./CppStatUtilities.cc:227 (set (reg:V2DF 21 xmm0 [orig:121 D.34713 ] [121])
        (and:V2DF (reg:V2DF 21 xmm0 [orig:121 D.34713 ] [121])
            (reg:V2DF 22 xmm1 [87]))) 1050 {*andv2df3} (insn_list:REG_DEP_TRUE 248 (nil))
    (nil))

(insn:TI 250 720 266 22 ./CppStatUtilities.cc:227 (set (mem:DF (plus:DI (mult:DI (reg:DI 39 r10 [orig:125 k ] [125])
                    (const_int 8 [0x8]))
                (reg/f:DI 41 r12 [orig:69 D.34700 ] [69])) [3 S8 A64])
        (reg:DF 21 xmm0 [orig:121 D.34713 ] [121])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 246 (insn_list:REG_DEP_TRUE 720 (insn_list:REG_DEP_ANTI 247 (nil))))
    (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:121 D.34713 ] [121])
        (expr_list:REG_DEAD (reg:DI 39 r10 [orig:125 k ] [125])
            (expr_list:REG_EQUAL (abs:DF (reg:DF 123))
                (nil)))))
;; End of basic block 22, registers live:
 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 41 [r12] 42 [r13]

;; Start of basic block 23, registers live: 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 41 [r12] 42 [r13]
(code_label:HI 266 250 262 23 876 "" [1 uses])

(note:HI 262 266 257 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(insn:TI 257 262 258 23 ./CppStatUtilities.cc:225 (parallel [
            (set (reg/v:SI 1 dx [orig:102 i ] [102])
                (plus:SI (reg/v:SI 1 dx [orig:102 i ] [102])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 258 257 259 23 ./CppStatUtilities.cc:225 (parallel [
            (set (reg:DI 37 r8 [orig:100 ivtmp.995 ] [100])
                (plus:DI (reg:DI 37 r8 [orig:100 ivtmp.995 ] [100])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 259 258 648 23 ./CppStatUtilities.cc:225 (parallel [
            (set (reg:DI 38 r9 [orig:60 ivtmp.997 ] [60])
                (plus:DI (reg:DI 38 r9 [orig:60 ivtmp.997 ] [60])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 23, registers live:
 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 41 [r12] 42 [r13]

;; Start of basic block 24, registers live: 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 41 [r12] 42 [r13]
(code_label:HI 648 259 277 24 911 "" [1 uses])

(note:HI 277 648 275 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(insn:TI 275 277 716 24 ./CppStatUtilities.cc:226 (set (reg:DF 21 xmm0 [orig:126 D.34713 ] [126])
        (mem:DF (reg:DI 37 r8 [orig:100 ivtmp.995 ] [100]) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:TI 716 275 717 24 ./CppStatUtilities.cc:226 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 21 xmm0 [orig:126 D.34713 ] [126])
            (reg:DF 23 xmm2 [90]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_TRUE 275 (nil))
    (nil))

(jump_insn 717 716 762 24 ./CppStatUtilities.cc:226 (set (pc)
        (if_then_else (unordered (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 789)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 275 (insn_list:REG_DEP_TRUE 716 (nil)))
    (expr_list:REG_BR_PROB (const_int 1 [0x1])
        (nil)))
;; End of basic block 24, registers live:
 1 [dx] 2 [cx] 4 [si] 7 [sp] 17 [flags] 21 [xmm0] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 41 [r12] 42 [r13]

;; Start of basic block 25, registers live: 1 [dx] 2 [cx] 4 [si] 7 [sp] 17 [flags] 21 [xmm0] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 41 [r12] 42 [r13]
(note 762 717 718 25 [bb 25] NOTE_INSN_BASIC_BLOCK)

(jump_insn:TI 718 762 928 25 ./CppStatUtilities.cc:226 (set (pc)
        (if_then_else (ltgt (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 789)
            (pc))) 533 {*jcc_1} (nil)
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 25, registers live:
 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 41 [r12] 42 [r13]

(note 928 718 300 26 ( k (expr_list:REG_DEP_TRUE (reg/v:SI 4 si [orig:65 k ] [65])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 26, registers live: 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 41 [r12] 42 [r13]
(code_label:HI 300 928 296 26 879 "" [1 uses])

(note:HI 296 300 291 26 [bb 26] NOTE_INSN_BASIC_BLOCK)

(insn:TI 291 296 292 26 ./CppStatUtilities.cc:225 (parallel [
            (set (reg/v:SI 1 dx [orig:102 i ] [102])
                (plus:SI (reg/v:SI 1 dx [orig:102 i ] [102])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 292 291 293 26 ./CppStatUtilities.cc:225 (parallel [
            (set (reg:DI 37 r8 [orig:100 ivtmp.995 ] [100])
                (plus:DI (reg:DI 37 r8 [orig:100 ivtmp.995 ] [100])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 293 292 647 26 ./CppStatUtilities.cc:225 (parallel [
            (set (reg:DI 38 r9 [orig:60 ivtmp.997 ] [60])
                (plus:DI (reg:DI 38 r9 [orig:60 ivtmp.997 ] [60])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 26, registers live:
 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 41 [r12] 42 [r13]

;; Start of basic block 27, registers live: 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 41 [r12] 42 [r13]
(code_label:HI 647 293 311 27 910 "" [1 uses])

(note:HI 311 647 309 27 [bb 27] NOTE_INSN_BASIC_BLOCK)

(insn:TI 309 311 711 27 ./CppStatUtilities.cc:226 (set (reg:DF 21 xmm0 [orig:131 D.34713 ] [131])
        (mem:DF (reg:DI 37 r8 [orig:100 ivtmp.995 ] [100]) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:TI 711 309 712 27 ./CppStatUtilities.cc:226 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 21 xmm0 [orig:131 D.34713 ] [131])
            (reg:DF 23 xmm2 [90]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_TRUE 309 (nil))
    (nil))

(jump_insn 712 711 764 27 ./CppStatUtilities.cc:226 (set (pc)
        (if_then_else (unordered (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 790)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 309 (insn_list:REG_DEP_TRUE 711 (nil)))
    (expr_list:REG_BR_PROB (const_int 1 [0x1])
        (nil)))
;; End of basic block 27, registers live:
 1 [dx] 2 [cx] 4 [si] 7 [sp] 17 [flags] 21 [xmm0] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 41 [r12] 42 [r13]

;; Start of basic block 28, registers live: 1 [dx] 2 [cx] 4 [si] 7 [sp] 17 [flags] 21 [xmm0] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 41 [r12] 42 [r13]
(note 764 712 713 28 [bb 28] NOTE_INSN_BASIC_BLOCK)

(jump_insn:TI 713 764 929 28 ./CppStatUtilities.cc:226 (set (pc)
        (if_then_else (ltgt (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 790)
            (pc))) 533 {*jcc_1} (nil)
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 28, registers live:
 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 41 [r12] 42 [r13]

(note 929 713 334 29 ( k (expr_list:REG_DEP_TRUE (reg/v:SI 4 si [orig:65 k ] [65])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 29, registers live: 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 41 [r12] 42 [r13]
(code_label:HI 334 929 330 29 882 "" [1 uses])

(note:HI 330 334 325 29 [bb 29] NOTE_INSN_BASIC_BLOCK)

(insn:TI 325 330 326 29 ./CppStatUtilities.cc:225 (parallel [
            (set (reg/v:SI 1 dx [orig:102 i ] [102])
                (plus:SI (reg/v:SI 1 dx [orig:102 i ] [102])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 326 325 327 29 ./CppStatUtilities.cc:225 (parallel [
            (set (reg:DI 37 r8 [orig:100 ivtmp.995 ] [100])
                (plus:DI (reg:DI 37 r8 [orig:100 ivtmp.995 ] [100])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 327 326 646 29 ./CppStatUtilities.cc:225 (parallel [
            (set (reg:DI 38 r9 [orig:60 ivtmp.997 ] [60])
                (plus:DI (reg:DI 38 r9 [orig:60 ivtmp.997 ] [60])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 29, registers live:
 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 41 [r12] 42 [r13]

;; Start of basic block 30, registers live: 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 41 [r12] 42 [r13]
(code_label:HI 646 327 345 30 909 "" [1 uses])

(note:HI 345 646 343 30 [bb 30] NOTE_INSN_BASIC_BLOCK)

(insn:TI 343 345 706 30 ./CppStatUtilities.cc:226 (set (reg:DF 21 xmm0 [orig:136 D.34713 ] [136])
        (mem:DF (reg:DI 37 r8 [orig:100 ivtmp.995 ] [100]) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:TI 706 343 707 30 ./CppStatUtilities.cc:226 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 21 xmm0 [orig:136 D.34713 ] [136])
            (reg:DF 23 xmm2 [90]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_TRUE 343 (nil))
    (nil))

(jump_insn 707 706 766 30 ./CppStatUtilities.cc:226 (set (pc)
        (if_then_else (unordered (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 791)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 343 (insn_list:REG_DEP_TRUE 706 (nil)))
    (expr_list:REG_BR_PROB (const_int 1 [0x1])
        (nil)))
;; End of basic block 30, registers live:
 1 [dx] 2 [cx] 4 [si] 7 [sp] 17 [flags] 21 [xmm0] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 41 [r12] 42 [r13]

;; Start of basic block 31, registers live: 1 [dx] 2 [cx] 4 [si] 7 [sp] 17 [flags] 21 [xmm0] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 41 [r12] 42 [r13]
(note 766 707 708 31 [bb 31] NOTE_INSN_BASIC_BLOCK)

(jump_insn:TI 708 766 930 31 ./CppStatUtilities.cc:226 (set (pc)
        (if_then_else (ltgt (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 791)
            (pc))) 533 {*jcc_1} (nil)
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 31, registers live:
 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 41 [r12] 42 [r13]

(note 930 708 368 32 ( k (expr_list:REG_DEP_TRUE (reg/v:SI 4 si [orig:65 k ] [65])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 32, registers live: 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 41 [r12] 42 [r13]
(code_label:HI 368 930 364 32 885 "" [1 uses])

(note:HI 364 368 359 32 [bb 32] NOTE_INSN_BASIC_BLOCK)

(insn:TI 359 364 360 32 ./CppStatUtilities.cc:225 (parallel [
            (set (reg/v:SI 1 dx [orig:102 i ] [102])
                (plus:SI (reg/v:SI 1 dx [orig:102 i ] [102])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 360 359 361 32 ./CppStatUtilities.cc:225 (parallel [
            (set (reg:DI 37 r8 [orig:100 ivtmp.995 ] [100])
                (plus:DI (reg:DI 37 r8 [orig:100 ivtmp.995 ] [100])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 361 360 645 32 ./CppStatUtilities.cc:225 (parallel [
            (set (reg:DI 38 r9 [orig:60 ivtmp.997 ] [60])
                (plus:DI (reg:DI 38 r9 [orig:60 ivtmp.997 ] [60])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 32, registers live:
 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 41 [r12] 42 [r13]

;; Start of basic block 33, registers live: 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 41 [r12] 42 [r13]
(code_label:HI 645 361 379 33 908 "" [1 uses])

(note:HI 379 645 377 33 [bb 33] NOTE_INSN_BASIC_BLOCK)

(insn:TI 377 379 701 33 ./CppStatUtilities.cc:226 (set (reg:DF 21 xmm0 [orig:141 D.34713 ] [141])
        (mem:DF (reg:DI 37 r8 [orig:100 ivtmp.995 ] [100]) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:TI 701 377 702 33 ./CppStatUtilities.cc:226 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 21 xmm0 [orig:141 D.34713 ] [141])
            (reg:DF 23 xmm2 [90]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_TRUE 377 (nil))
    (nil))

(jump_insn 702 701 768 33 ./CppStatUtilities.cc:226 (set (pc)
        (if_then_else (unordered (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 792)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 377 (insn_list:REG_DEP_TRUE 701 (nil)))
    (expr_list:REG_BR_PROB (const_int 1 [0x1])
        (nil)))
;; End of basic block 33, registers live:
 1 [dx] 2 [cx] 4 [si] 7 [sp] 17 [flags] 21 [xmm0] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 41 [r12] 42 [r13]

;; Start of basic block 34, registers live: 1 [dx] 2 [cx] 4 [si] 7 [sp] 17 [flags] 21 [xmm0] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 41 [r12] 42 [r13]
(note 768 702 703 34 [bb 34] NOTE_INSN_BASIC_BLOCK)

(jump_insn:TI 703 768 398 34 ./CppStatUtilities.cc:226 (set (pc)
        (if_then_else (ltgt (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 792)
            (pc))) 533 {*jcc_1} (nil)
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 34, registers live:
 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 41 [r12] 42 [r13]

;; Start of basic block 35, registers live: 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 41 [r12] 42 [r13]
(note:HI 398 703 393 35 [bb 35] NOTE_INSN_BASIC_BLOCK)

(insn:TI 393 398 394 35 ./CppStatUtilities.cc:225 (parallel [
            (set (reg/v:SI 1 dx [orig:102 i ] [102])
                (plus:SI (reg/v:SI 1 dx [orig:102 i ] [102])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 394 393 395 35 ./CppStatUtilities.cc:225 (parallel [
            (set (reg:DI 37 r8 [orig:100 ivtmp.995 ] [100])
                (plus:DI (reg:DI 37 r8 [orig:100 ivtmp.995 ] [100])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 395 394 396 35 ./CppStatUtilities.cc:225 (parallel [
            (set (reg:DI 38 r9 [orig:60 ivtmp.997 ] [60])
                (plus:DI (reg:DI 38 r9 [orig:60 ivtmp.997 ] [60])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 396 395 397 35 ./CppStatUtilities.cc:225 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg/v:SI 2 cx [orig:59 end.998 ] [59])
            (reg/v:SI 1 dx [orig:102 i ] [102]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_OUTPUT 394 (insn_list:REG_DEP_OUTPUT 395 (insn_list:REG_DEP_TRUE 393 (nil))))
    (nil))

(jump_insn:TI 397 396 124 35 ./CppStatUtilities.cc:225 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 95)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 393 (insn_list:REG_DEP_ANTI 394 (insn_list:REG_DEP_ANTI 395 (insn_list:REG_DEP_TRUE 396 (nil)))))
    (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
            (nil))))
;; End of basic block 35, registers live:
 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 41 [r12] 42 [r13]

(note:HI 124 397 931 NOTE_INSN_LOOP_BEG)

(note 931 124 68 36 ( k (expr_list:REG_DEP_TRUE (reg/v:SI 4 si [orig:65 k ] [65])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 36, registers live: 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 41 [r12] 42 [r13]
(code_label:HI 68 931 69 36 862 "" [4 uses])

(note:HI 69 68 70 36 [bb 36] NOTE_INSN_BASIC_BLOCK)

(note:HI 70 69 71 36 ("./CppStatUtilities.cc") 226)

(insn:TI 71 70 747 36 ./CppStatUtilities.cc:226 (set (reg:DF 21 xmm0 [orig:101 D.34713 ] [101])
        (mem:DF (reg:DI 37 r8 [orig:100 ivtmp.995 ] [100]) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:TI 747 71 748 36 ./CppStatUtilities.cc:226 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 21 xmm0 [orig:101 D.34713 ] [101])
            (reg:DF 23 xmm2 [90]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_TRUE 71 (nil))
    (nil))

(jump_insn 748 747 752 36 ./CppStatUtilities.cc:226 (set (pc)
        (if_then_else (unordered (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 784)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 71 (insn_list:REG_DEP_TRUE 747 (nil)))
    (expr_list:REG_BR_PROB (const_int 1 [0x1])
        (nil)))
;; End of basic block 36, registers live:
 1 [dx] 2 [cx] 4 [si] 7 [sp] 17 [flags] 21 [xmm0] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 41 [r12] 42 [r13]

;; Start of basic block 37, registers live: 1 [dx] 2 [cx] 4 [si] 7 [sp] 17 [flags] 21 [xmm0] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 41 [r12] 42 [r13]
(note 752 748 749 37 [bb 37] NOTE_INSN_BASIC_BLOCK)

(jump_insn:TI 749 752 87 37 ./CppStatUtilities.cc:226 (set (pc)
        (if_then_else (ltgt (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 784)
            (pc))) 533 {*jcc_1} (nil)
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 37, registers live:
 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 41 [r12] 42 [r13]

;; Start of basic block 38, registers live: 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 41 [r12] 42 [r13]
(code_label:HI 87 749 88 38 863 "" [1 uses])

(note:HI 88 87 411 38 [bb 38] NOTE_INSN_BASIC_BLOCK)

(insn:TI 411 88 612 38 ./CppStatUtilities.cc:226 (set (reg:DF 21 xmm0 [orig:105 D.34713 ] [105])
        (mem:DF (plus:DI (reg:DI 37 r8 [orig:100 ivtmp.995 ] [100])
                (const_int 8 [0x8])) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn 612 411 932 38 ./CppStatUtilities.cc:225 (parallel [
            (set (reg:SI 1 dx [99])
                (plus:SI (reg/v:SI 1 dx [orig:102 i ] [102])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(note 932 612 694 38 ( i (expr_list:REG_DEP_TRUE (reg:SI 6 bp [orig:63 i ] [63])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 694 932 695 38 ./CppStatUtilities.cc:225 (set (reg:DI 39 r10 [97])
        (plus:DI (reg:DI 37 r8 [orig:100 ivtmp.995 ] [100])
            (const_int 8 [0x8]))) 196 {*lea_2_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 37 r8 [orig:100 ivtmp.995 ] [100])
        (nil)))

(insn 695 694 696 38 ./CppStatUtilities.cc:225 (set (reg:DI 40 r11 [98])
        (plus:DI (reg:DI 38 r9 [orig:60 ivtmp.997 ] [60])
            (const_int 8 [0x8]))) 196 {*lea_2_rex64} (nil)
    (nil))

(insn:TI 696 695 697 38 ./CppStatUtilities.cc:226 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 21 xmm0 [orig:105 D.34713 ] [105])
            (reg:DF 23 xmm2 [90]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_OUTPUT 612 (insn_list:REG_DEP_TRUE 411 (nil)))
    (nil))

(jump_insn 697 696 770 38 ./CppStatUtilities.cc:226 (set (pc)
        (if_then_else (unordered (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 793)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 612 (insn_list:REG_DEP_ANTI 694 (insn_list:REG_DEP_ANTI 695 (insn_list:REG_DEP_ANTI 411 (insn_list:REG_DEP_TRUE 696 (nil))))))
    (expr_list:REG_BR_PROB (const_int 1 [0x1])
        (nil)))
;; End of basic block 38, registers live:
 1 [dx] 2 [cx] 4 [si] 7 [sp] 17 [flags] 21 [xmm0] 22 [xmm1] 23 [xmm2] 38 [r9] 39 [r10] 40 [r11] 41 [r12] 42 [r13]

;; Start of basic block 39, registers live: 1 [dx] 2 [cx] 4 [si] 7 [sp] 17 [flags] 21 [xmm0] 22 [xmm1] 23 [xmm2] 38 [r9] 39 [r10] 40 [r11] 41 [r12] 42 [r13]
(note 770 697 698 39 [bb 39] NOTE_INSN_BASIC_BLOCK)

(jump_insn:TI 698 770 933 39 ./CppStatUtilities.cc:226 (set (pc)
        (if_then_else (ltgt (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 793)
            (pc))) 533 {*jcc_1} (nil)
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 39, registers live:
 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 38 [r9] 39 [r10] 40 [r11] 41 [r12] 42 [r13]

(note 933 698 436 40 ( k (expr_list:REG_DEP_TRUE (reg/v:SI 4 si [orig:65 k ] [65])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 40, registers live: 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 39 [r10] 40 [r11] 41 [r12] 42 [r13]
(code_label:HI 436 933 432 40 891 "" [1 uses])

(note:HI 432 436 440 40 [bb 40] NOTE_INSN_BASIC_BLOCK)

(insn:TI 440 432 689 40 ./CppStatUtilities.cc:226 (set (reg:DF 21 xmm0 [orig:153 D.34713 ] [153])
        (mem:DF (plus:DI (reg:DI 39 r10 [97])
                (const_int 8 [0x8])) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:TI 689 440 690 40 ./CppStatUtilities.cc:226 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 21 xmm0 [orig:153 D.34713 ] [153])
            (reg:DF 23 xmm2 [90]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_TRUE 440 (nil))
    (nil))

(jump_insn 690 689 772 40 ./CppStatUtilities.cc:226 (set (pc)
        (if_then_else (unordered (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 794)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 440 (insn_list:REG_DEP_TRUE 689 (nil)))
    (expr_list:REG_BR_PROB (const_int 1 [0x1])
        (nil)))
;; End of basic block 40, registers live:
 1 [dx] 2 [cx] 4 [si] 7 [sp] 17 [flags] 21 [xmm0] 22 [xmm1] 23 [xmm2] 39 [r10] 40 [r11] 41 [r12] 42 [r13]

;; Start of basic block 41, registers live: 1 [dx] 2 [cx] 4 [si] 7 [sp] 17 [flags] 21 [xmm0] 22 [xmm1] 23 [xmm2] 39 [r10] 40 [r11] 41 [r12] 42 [r13]
(note 772 690 691 41 [bb 41] NOTE_INSN_BASIC_BLOCK)

(jump_insn:TI 691 772 934 41 ./CppStatUtilities.cc:226 (set (pc)
        (if_then_else (ltgt (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 794)
            (pc))) 533 {*jcc_1} (nil)
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 41, registers live:
 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 39 [r10] 40 [r11] 41 [r12] 42 [r13]

(note 934 691 465 42 ( k (expr_list:REG_DEP_TRUE (reg/v:SI 4 si [orig:65 k ] [65])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 42, registers live: 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 39 [r10] 40 [r11] 41 [r12] 42 [r13]
(code_label:HI 465 934 461 42 893 "" [1 uses])

(note:HI 461 465 469 42 [bb 42] NOTE_INSN_BASIC_BLOCK)

(insn:TI 469 461 684 42 ./CppStatUtilities.cc:226 (set (reg:DF 21 xmm0 [orig:161 D.34713 ] [161])
        (mem:DF (plus:DI (reg:DI 39 r10 [97])
                (const_int 16 [0x10])) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:TI 684 469 685 42 ./CppStatUtilities.cc:226 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 21 xmm0 [orig:161 D.34713 ] [161])
            (reg:DF 23 xmm2 [90]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_TRUE 469 (nil))
    (nil))

(jump_insn 685 684 774 42 ./CppStatUtilities.cc:226 (set (pc)
        (if_then_else (unordered (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 795)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 469 (insn_list:REG_DEP_TRUE 684 (nil)))
    (expr_list:REG_BR_PROB (const_int 1 [0x1])
        (nil)))
;; End of basic block 42, registers live:
 1 [dx] 2 [cx] 4 [si] 7 [sp] 17 [flags] 21 [xmm0] 22 [xmm1] 23 [xmm2] 39 [r10] 40 [r11] 41 [r12] 42 [r13]

;; Start of basic block 43, registers live: 1 [dx] 2 [cx] 4 [si] 7 [sp] 17 [flags] 21 [xmm0] 22 [xmm1] 23 [xmm2] 39 [r10] 40 [r11] 41 [r12] 42 [r13]
(note 774 685 686 43 [bb 43] NOTE_INSN_BASIC_BLOCK)

(jump_insn:TI 686 774 494 43 ./CppStatUtilities.cc:226 (set (pc)
        (if_then_else (ltgt (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 795)
            (pc))) 533 {*jcc_1} (nil)
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 43, registers live:
 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 39 [r10] 40 [r11] 41 [r12] 42 [r13]

;; Start of basic block 44, registers live: 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 39 [r10] 40 [r11] 41 [r12] 42 [r13]
(code_label:HI 494 686 490 44 895 "" [1 uses])

(note:HI 490 494 498 44 [bb 44] NOTE_INSN_BASIC_BLOCK)

(insn:TI 498 490 679 44 ./CppStatUtilities.cc:226 (set (reg:DF 21 xmm0 [orig:169 D.34713 ] [169])
        (mem:DF (plus:DI (reg:DI 39 r10 [97])
                (const_int 24 [0x18])) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:TI 679 498 680 44 ./CppStatUtilities.cc:226 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 21 xmm0 [orig:169 D.34713 ] [169])
            (reg:DF 23 xmm2 [90]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_TRUE 498 (nil))
    (nil))

(jump_insn 680 679 776 44 ./CppStatUtilities.cc:226 (set (pc)
        (if_then_else (unordered (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 796)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 498 (insn_list:REG_DEP_TRUE 679 (nil)))
    (expr_list:REG_BR_PROB (const_int 1 [0x1])
        (nil)))
;; End of basic block 44, registers live:
 1 [dx] 2 [cx] 4 [si] 7 [sp] 17 [flags] 21 [xmm0] 22 [xmm1] 23 [xmm2] 39 [r10] 40 [r11] 41 [r12] 42 [r13]

;; Start of basic block 45, registers live: 1 [dx] 2 [cx] 4 [si] 7 [sp] 17 [flags] 21 [xmm0] 22 [xmm1] 23 [xmm2] 39 [r10] 40 [r11] 41 [r12] 42 [r13]
(note 776 680 681 45 [bb 45] NOTE_INSN_BASIC_BLOCK)

(jump_insn:TI 681 776 523 45 ./CppStatUtilities.cc:226 (set (pc)
        (if_then_else (ltgt (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 796)
            (pc))) 533 {*jcc_1} (nil)
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 45, registers live:
 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 39 [r10] 40 [r11] 41 [r12] 42 [r13]

;; Start of basic block 46, registers live: 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 39 [r10] 40 [r11] 41 [r12] 42 [r13]
(code_label:HI 523 681 519 46 897 "" [1 uses])

(note:HI 519 523 527 46 [bb 46] NOTE_INSN_BASIC_BLOCK)

(insn:TI 527 519 674 46 ./CppStatUtilities.cc:226 (set (reg:DF 21 xmm0 [orig:177 D.34713 ] [177])
        (mem:DF (plus:DI (reg:DI 39 r10 [97])
                (const_int 32 [0x20])) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:TI 674 527 675 46 ./CppStatUtilities.cc:226 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 21 xmm0 [orig:177 D.34713 ] [177])
            (reg:DF 23 xmm2 [90]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_TRUE 527 (nil))
    (nil))

(jump_insn 675 674 778 46 ./CppStatUtilities.cc:226 (set (pc)
        (if_then_else (unordered (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 797)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 527 (insn_list:REG_DEP_TRUE 674 (nil)))
    (expr_list:REG_BR_PROB (const_int 1 [0x1])
        (nil)))
;; End of basic block 46, registers live:
 1 [dx] 2 [cx] 4 [si] 7 [sp] 17 [flags] 21 [xmm0] 22 [xmm1] 23 [xmm2] 39 [r10] 40 [r11] 41 [r12] 42 [r13]

;; Start of basic block 47, registers live: 1 [dx] 2 [cx] 4 [si] 7 [sp] 17 [flags] 21 [xmm0] 22 [xmm1] 23 [xmm2] 39 [r10] 40 [r11] 41 [r12] 42 [r13]
(note 778 675 676 47 [bb 47] NOTE_INSN_BASIC_BLOCK)

(jump_insn:TI 676 778 552 47 ./CppStatUtilities.cc:226 (set (pc)
        (if_then_else (ltgt (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 797)
            (pc))) 533 {*jcc_1} (nil)
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 47, registers live:
 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 39 [r10] 40 [r11] 41 [r12] 42 [r13]

;; Start of basic block 48, registers live: 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 39 [r10] 40 [r11] 41 [r12] 42 [r13]
(code_label:HI 552 676 548 48 899 "" [1 uses])

(note:HI 548 552 556 48 [bb 48] NOTE_INSN_BASIC_BLOCK)

(insn:TI 556 548 669 48 ./CppStatUtilities.cc:226 (set (reg:DF 21 xmm0 [orig:185 D.34713 ] [185])
        (mem:DF (plus:DI (reg:DI 39 r10 [97])
                (const_int 40 [0x28])) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:TI 669 556 670 48 ./CppStatUtilities.cc:226 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 21 xmm0 [orig:185 D.34713 ] [185])
            (reg:DF 23 xmm2 [90]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_TRUE 556 (nil))
    (nil))

(jump_insn 670 669 780 48 ./CppStatUtilities.cc:226 (set (pc)
        (if_then_else (unordered (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 798)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 556 (insn_list:REG_DEP_TRUE 669 (nil)))
    (expr_list:REG_BR_PROB (const_int 1 [0x1])
        (nil)))
;; End of basic block 48, registers live:
 1 [dx] 2 [cx] 4 [si] 7 [sp] 17 [flags] 21 [xmm0] 22 [xmm1] 23 [xmm2] 39 [r10] 40 [r11] 41 [r12] 42 [r13]

;; Start of basic block 49, registers live: 1 [dx] 2 [cx] 4 [si] 7 [sp] 17 [flags] 21 [xmm0] 22 [xmm1] 23 [xmm2] 39 [r10] 40 [r11] 41 [r12] 42 [r13]
(note 780 670 671 49 [bb 49] NOTE_INSN_BASIC_BLOCK)

(jump_insn:TI 671 780 581 49 ./CppStatUtilities.cc:226 (set (pc)
        (if_then_else (ltgt (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 798)
            (pc))) 533 {*jcc_1} (nil)
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 49, registers live:
 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 39 [r10] 40 [r11] 41 [r12] 42 [r13]

;; Start of basic block 50, registers live: 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 39 [r10] 40 [r11] 41 [r12] 42 [r13]
(code_label:HI 581 671 577 50 901 "" [1 uses])

(note:HI 577 581 585 50 [bb 50] NOTE_INSN_BASIC_BLOCK)

(insn:TI 585 577 664 50 ./CppStatUtilities.cc:226 (set (reg:DF 21 xmm0 [orig:193 D.34713 ] [193])
        (mem:DF (plus:DI (reg:DI 39 r10 [97])
                (const_int 48 [0x30])) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:TI 664 585 665 50 ./CppStatUtilities.cc:226 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 21 xmm0 [orig:193 D.34713 ] [193])
            (reg:DF 23 xmm2 [90]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_TRUE 585 (nil))
    (nil))

(jump_insn 665 664 782 50 ./CppStatUtilities.cc:226 (set (pc)
        (if_then_else (unordered (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 799)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 585 (insn_list:REG_DEP_TRUE 664 (nil)))
    (expr_list:REG_BR_PROB (const_int 1 [0x1])
        (nil)))
;; End of basic block 50, registers live:
 1 [dx] 2 [cx] 4 [si] 7 [sp] 17 [flags] 21 [xmm0] 22 [xmm1] 23 [xmm2] 39 [r10] 40 [r11] 41 [r12] 42 [r13]

;; Start of basic block 51, registers live: 1 [dx] 2 [cx] 4 [si] 7 [sp] 17 [flags] 21 [xmm0] 22 [xmm1] 23 [xmm2] 39 [r10] 40 [r11] 41 [r12] 42 [r13]
(note 782 665 666 51 [bb 51] NOTE_INSN_BASIC_BLOCK)

(jump_insn:TI 666 782 606 51 ./CppStatUtilities.cc:226 (set (pc)
        (if_then_else (ltgt (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 799)
            (pc))) 533 {*jcc_1} (nil)
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 51, registers live:
 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 39 [r10] 40 [r11] 41 [r12] 42 [r13]

;; Start of basic block 52, registers live: 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 39 [r10] 40 [r11] 41 [r12] 42 [r13]
(note:HI 606 666 601 52 [bb 52] NOTE_INSN_BASIC_BLOCK)

(insn:TI 601 606 661 52 ./CppStatUtilities.cc:225 (parallel [
            (set (reg/v:SI 1 dx [orig:102 i ] [102])
                (plus:SI (reg:SI 1 dx [99])
                    (const_int 7 [0x7])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 661 601 662 52 ./CppStatUtilities.cc:225 (set (reg:DI 37 r8 [orig:100 ivtmp.995 ] [100])
        (plus:DI (reg:DI 39 r10 [97])
            (const_int 56 [0x38]))) 196 {*lea_2_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 39 r10 [97])
        (nil)))

(insn 662 661 604 52 ./CppStatUtilities.cc:225 (set (reg:DI 38 r9 [orig:60 ivtmp.997 ] [60])
        (plus:DI (reg:DI 40 r11 [98])
            (const_int 56 [0x38]))) 196 {*lea_2_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 40 r11 [98])
        (nil)))

(insn:TI 604 662 605 52 ./CppStatUtilities.cc:225 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg/v:SI 2 cx [orig:59 end.998 ] [59])
            (reg/v:SI 1 dx [orig:102 i ] [102]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_TRUE 601 (nil))
    (nil))

(jump_insn:TI 605 604 935 52 ./CppStatUtilities.cc:225 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 68)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 601 (insn_list:REG_DEP_ANTI 661 (insn_list:REG_DEP_ANTI 662 (insn_list:REG_DEP_TRUE 604 (nil)))))
    (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_BR_PROB (const_int 9000 [0x2328])
            (nil))))
;; End of basic block 52, registers live:
 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 41 [r12] 42 [r13]

(note 935 605 936 53 ( k (expr_list:REG_DEP_TRUE (reg:DI 4 si [orig:65 k ] [65])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 936 935 95 53 ( i (expr_list:REG_DEP_TRUE (reg/v:SI 1 dx [orig:102 i ] [102])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 53, registers live: 4 [si] 7 [sp] 41 [r12]
(code_label:HI 95 936 96 53 861 "" [5 uses])

(note:HI 96 95 97 53 [bb 53] NOTE_INSN_BASIC_BLOCK)

(note:HI 97 96 105 53 ("./CppStatUtilities.cc") 229)

(note:HI 105 97 109 53 NOTE_INSN_DELETED)

(note:HI 109 105 99 53 NOTE_INSN_FUNCTION_END)

(insn:TI 99 109 937 53 ./CppStatUtilities.cc:229 (set (reg:DI 5 di [ res ])
        (reg/f:DI 41 r12 [orig:69 D.34700 ] [69])) 81 {*movdi_1_rex64} (nil)
    (nil))

(note 937 99 100 53 ( res (expr_list:REG_DEP_TRUE (reg:DI 5 di [ res ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(call_insn:TI 100 937 941 53 ./CppStatUtilities.cc:229 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("medianInPlace") [flags 0x41] <function_decl 0x2b5eb631e600 medianInPlace>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_TRUE 99 (nil))
    (expr_list:REG_DEAD (reg:SI 4 si [ k ])
        (expr_list:REG_DEAD (reg:DI 5 di [ res ])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di [ res ]))
        (expr_list:REG_DEP_TRUE (use (reg:SI 4 si [ k ]))
            (nil))))

(note 941 100 940 53 ( i (expr_list:REG_DEP_TRUE (reg:SI 6 bp [orig:63 i ] [63])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 940 941 939 53 ( k (expr_list:REG_DEP_TRUE (reg:DI 6 bp [orig:120 k ] [120])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 939 940 938 53 ( res (nil)) NOTE_INSN_VAR_LOCATION)

(note 938 939 102 53 ( end.998 (nil)) NOTE_INSN_VAR_LOCATION)

(note:HI 102 938 103 53 ("./CppStatUtilities.cc") 231)

(insn:TI 103 102 942 53 ./CppStatUtilities.cc:231 (set (reg:DI 5 di [ res ])
        (reg/f:DI 41 r12 [orig:69 D.34700 ] [69])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 100 (insn_list:REG_DEP_OUTPUT 99 (nil)))
    (expr_list:REG_DEAD (reg/f:DI 41 r12 [orig:69 D.34700 ] [69])
        (nil)))

(note 942 103 876 53 ( res (expr_list:REG_DEP_TRUE (reg:DI 5 di [ res ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 876 942 101 53 ("./CppStatUtilities.cc") 229)

(insn 101 876 943 53 ./CppStatUtilities.cc:229 (set (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                (const_int 16 [0x10])) [79 mad+0 S8 A8])
        (reg:DF 21 xmm0)) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 100 (nil))
    (expr_list:REG_DEAD (reg:DF 21 xmm0)
        (nil)))

(note 943 101 877 53 ( mad (expr_list:REG_DEP_TRUE (mem/c:DF (plus:DI (reg/f:DI 16 argp)
            (const_int -64 [0xffffffffffffffc0])) [79 mad+0 S8 A8])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 877 943 104 53 ("./CppStatUtilities.cc") 231)

(call_insn:TI 104 877 944 53 ./CppStatUtilities.cc:231 (call (mem:QI (symbol_ref:DI ("free") [flags 0x41] <function_decl 0x2b5eb5102400 free>) [0 S1 A8])
        (const_int 0 [0x0])) 555 {*call_0} (insn_list:REG_DEP_ANTI 101 (insn_list:REG_DEP_TRUE 103 (insn_list:REG_DEP_ANTI 100 (nil))))
    (expr_list:REG_DEAD (reg:DI 5 di [ res ])
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di [ res ]))
        (nil)))

(note 944 104 110 53 ( res (nil)) NOTE_INSN_VAR_LOCATION)

(note:HI 110 944 659 53 ("./CppStatUtilities.cc") 234)

(insn:TI 659 110 112 53 ./CppStatUtilities.cc:234 (set (reg/i:DF 21 xmm0 [ <result> ])
        (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                (const_int 16 [0x10])) [79 mad+0 S8 A8])) 94 {*movdf_integer} (insn_list:REG_DEP_ANTI 101 (insn_list:REG_DEP_OUTPUT 100 (insn_list:REG_DEP_ANTI 104 (nil))))
    (nil))

(insn:TI 112 659 600 53 ./CppStatUtilities.cc:234 (set (reg/i:DF 21 xmm0 [ <result> ])
        (mult:DF (reg/i:DF 21 xmm0 [ <result> ])
            (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                    (const_int 8 [0x8])) [80 constant+0 S8 A8]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 659 (insn_list:REG_DEP_ANTI 104 (nil)))
    (nil))

(note:HI 600 112 808 53 ("./CppStatUtilities.cc") 225)

(note 808 600 809 53 NOTE_INSN_EPILOGUE_BEG)

(insn 809 808 878 53 ./CppStatUtilities.cc:234 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 24 [0x18])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) 762 {pro_epilogue_adjust_stack_rex64} (insn_list:REG_DEP_ANTI 100 (insn_list:REG_DEP_ANTI 101 (insn_list:REG_DEP_ANTI 104 (insn_list:REG_DEP_ANTI 659 (insn_list:REG_DEP_ANTI 112 (nil))))))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(note 878 809 118 53 NOTE_INSN_DELETED)

(insn 118 878 879 53 ./CppStatUtilities.cc:234 (use (reg/i:DF 21 xmm0 [ <result> ])) -1 (insn_list:REG_DEP_TRUE 112 (nil))
    (nil))

(note 879 118 810 53 NOTE_INSN_DELETED)

(insn:TI 810 879 945 53 ./CppStatUtilities.cc:234 (parallel [
            (set (reg:DI 3 bx)
                (mem:DI (reg/f:DI 7 sp) [0 S8 A8]))
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 8 [0x8])))
        ]) 77 {popdi1} (insn_list:REG_DEP_ANTI 104 (insn_list:REG_DEP_TRUE 809 (nil)))
    (nil))

(note 945 810 811 53 ( end (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 811 945 946 53 ./CppStatUtilities.cc:234 (parallel [
            (set (reg:DI 6 bp)
                (mem:DI (reg/f:DI 7 sp) [0 S8 A8]))
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 8 [0x8])))
        ]) 77 {popdi1} (insn_list:REG_DEP_TRUE 810 (insn_list:REG_DEP_ANTI 104 (insn_list:REG_DEP_TRUE 809 (nil))))
    (nil))

(note 946 811 947 53 ( start (nil)) NOTE_INSN_VAR_LOCATION)

(note 947 946 812 53 ( k (expr_list:REG_DEP_TRUE (reg:DI 44 r15 [orig:140 k ] [140])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 812 947 813 53 ./CppStatUtilities.cc:234 (parallel [
            (set (reg:DI 41 r12)
                (mem:DI (reg/f:DI 7 sp) [0 S8 A8]))
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 8 [0x8])))
        ]) 77 {popdi1} (insn_list:REG_DEP_ANTI 99 (insn_list:REG_DEP_ANTI 103 (insn_list:REG_DEP_TRUE 811 (insn_list:REG_DEP_ANTI 104 (insn_list:REG_DEP_TRUE 809 (nil))))))
    (nil))

(insn:TI 813 812 948 53 ./CppStatUtilities.cc:234 (parallel [
            (set (reg:DI 42 r13)
                (mem:DI (reg/f:DI 7 sp) [0 S8 A8]))
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 8 [0x8])))
        ]) 77 {popdi1} (insn_list:REG_DEP_TRUE 812 (insn_list:REG_DEP_ANTI 104 (insn_list:REG_DEP_TRUE 809 (nil))))
    (nil))

(note 948 813 814 53 ( medianVal (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 814 948 949 53 ./CppStatUtilities.cc:234 (parallel [
            (set (reg:DI 43 r14)
                (mem:DI (reg/f:DI 7 sp) [0 S8 A8]))
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 8 [0x8])))
        ]) 77 {popdi1} (insn_list:REG_DEP_TRUE 813 (insn_list:REG_DEP_ANTI 104 (insn_list:REG_DEP_TRUE 809 (nil))))
    (nil))

(note 949 814 815 53 ( w (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 815 949 950 53 ./CppStatUtilities.cc:234 (parallel [
            (set (reg:DI 44 r15)
                (mem:DI (reg/f:DI 7 sp) [0 S8 A8]))
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 8 [0x8])))
        ]) 77 {popdi1} (insn_list:REG_DEP_TRUE 814 (insn_list:REG_DEP_ANTI 104 (insn_list:REG_DEP_TRUE 809 (nil))))
    (nil))

(note 950 815 951 53 ( a (nil)) NOTE_INSN_VAR_LOCATION)

(note 951 950 816 53 ( k (nil)) NOTE_INSN_VAR_LOCATION)

(jump_insn:TI 816 951 817 53 ./CppStatUtilities.cc:234 (return) 562 {return_internal} (insn_list:REG_DEP_ANTI 99 (insn_list:REG_DEP_ANTI 101 (insn_list:REG_DEP_ANTI 659 (insn_list:REG_DEP_TRUE 814 (insn_list:REG_DEP_TRUE 813 (insn_list:REG_DEP_TRUE 812 (insn_list:REG_DEP_TRUE 112 (insn_list:REG_DEP_ANTI 118 (insn_list:REG_DEP_TRUE 809 (insn_list:REG_DEP_TRUE 815 (insn_list:REG_DEP_TRUE 811 (insn_list:REG_DEP_TRUE 103 (insn_list:REG_DEP_TRUE 810 (insn_list:REG_DEP_TRUE 100 (insn_list:REG_DEP_TRUE 104 (nil))))))))))))))))
    (nil))
;; End of basic block 53, registers live:
 3 [bx] 6 [bp] 7 [sp] 21 [xmm0] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

(barrier 817 816 952)

(note 952 817 953 54 ( a (expr_list:REG_DEP_TRUE (reg/v/f:DI 44 r15 [orig:71 a ] [71])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 953 952 954 54 ( w (expr_list:REG_DEP_TRUE (reg/v/f:DI 43 r14 [orig:72 w ] [72])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 954 953 955 54 ( start (expr_list:REG_DEP_TRUE (reg/v:SI 6 bp [orig:73 start ] [73])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 955 954 956 54 ( end (expr_list:REG_DEP_TRUE (reg/v:SI 3 bx [orig:74 end ] [74])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 956 955 957 54 ( medianVal (expr_list:REG_DEP_TRUE (reg/v/f:DI 42 r13 [orig:75 medianVal ] [75])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 957 956 958 54 ( end.998 (expr_list:REG_DEP_TRUE (reg/v:SI 2 cx [orig:59 end.998 ] [59])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 958 957 959 54 ( k (expr_list:REG_DEP_TRUE (reg/v:SI 4 si [orig:65 k ] [65])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 959 958 799 54 ( mad (nil)) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 54, registers live: 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 39 [r10] 40 [r11] 41 [r12] 42 [r13]
(code_label 799 959 596 54 945 "" [2 uses])

(note:HI 596 799 591 54 [bb 54] NOTE_INSN_BASIC_BLOCK)

(insn:TI 591 596 822 54 ./CppStatUtilities.cc:227 (set (reg:DF 21 xmm0 [orig:193 D.34713 ] [193])
        (mult:DF (reg:DF 21 xmm0 [orig:193 D.34713 ] [193])
            (mem:DF (plus:DI (reg:DI 40 r11 [98])
                    (const_int 48 [0x30])) [3 S8 A64]))) 616 {*fop_df_comm_sse} (nil)
    (nil))

(insn 822 591 590 54 ./CppStatUtilities.cc:225 (parallel [
            (set (reg/v:SI 1 dx [orig:102 i ] [102])
                (plus:SI (reg:SI 1 dx [99])
                    (const_int 7 [0x7])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 590 822 960 54 ./CppStatUtilities.cc:227 (set (reg:DI 44 r15 [orig:198 k ] [198])
        (sign_extend:DI (reg/v:SI 4 si [orig:65 k ] [65]))) 115 {extendsidi2_rex64} (nil)
    (nil))

(note 960 590 595 54 ( a (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 595 960 825 54 ./CppStatUtilities.cc:227 (parallel [
            (set (reg/v:SI 4 si [orig:65 k ] [65])
                (plus:SI (reg/v:SI 4 si [orig:65 k ] [65])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (insn_list:REG_DEP_ANTI 590 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 825 595 823 54 ./CppStatUtilities.cc:225 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg/v:SI 2 cx [orig:59 end.998 ] [59])
            (reg/v:SI 1 dx [orig:102 i ] [102]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_OUTPUT 595 (insn_list:REG_DEP_TRUE 822 (nil)))
    (nil))

(insn 823 825 824 54 ./CppStatUtilities.cc:225 (set (reg:DI 37 r8 [orig:100 ivtmp.995 ] [100])
        (plus:DI (reg:DI 39 r10 [97])
            (const_int 56 [0x38]))) 196 {*lea_2_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 39 r10 [97])
        (nil)))

(insn:TI 824 823 592 54 ./CppStatUtilities.cc:225 (set (reg:DI 38 r9 [orig:60 ivtmp.997 ] [60])
        (plus:DI (reg:DI 40 r11 [98])
            (const_int 56 [0x38]))) 196 {*lea_2_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 40 r11 [98])
        (nil)))

(insn:TI 592 824 663 54 ./CppStatUtilities.cc:227 (set (reg:DF 21 xmm0 [orig:193 D.34713 ] [193])
        (minus:DF (reg:DF 21 xmm0 [orig:193 D.34713 ] [193])
            (mem:DF (reg/v/f:DI 42 r13 [orig:75 medianVal ] [75]) [3 S8 A64]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 591 (nil))
    (nil))

(insn:TI 663 592 594 54 ./CppStatUtilities.cc:227 (set (reg:V2DF 21 xmm0 [orig:193 D.34713 ] [193])
        (and:V2DF (reg:V2DF 21 xmm0 [orig:193 D.34713 ] [193])
            (reg:V2DF 22 xmm1 [87]))) 1050 {*andv2df3} (insn_list:REG_DEP_TRUE 592 (nil))
    (nil))

(insn:TI 594 663 826 54 ./CppStatUtilities.cc:227 (set (mem:DF (plus:DI (mult:DI (reg:DI 44 r15 [orig:198 k ] [198])
                    (const_int 8 [0x8]))
                (reg/f:DI 41 r12 [orig:69 D.34700 ] [69])) [3 S8 A64])
        (reg:DF 21 xmm0 [orig:193 D.34713 ] [193])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 590 (insn_list:REG_DEP_TRUE 663 (insn_list:REG_DEP_ANTI 591 (nil))))
    (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:193 D.34713 ] [193])
        (expr_list:REG_DEAD (reg:DI 44 r15 [orig:198 k ] [198])
            (expr_list:REG_EQUAL (abs:DF (reg:DF 196))
                (nil)))))

(jump_insn 826 594 961 54 ./CppStatUtilities.cc:225 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 68)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 590 (insn_list:REG_DEP_ANTI 591 (insn_list:REG_DEP_ANTI 592 (insn_list:REG_DEP_ANTI 663 (insn_list:REG_DEP_ANTI 595 (insn_list:REG_DEP_ANTI 822 (insn_list:REG_DEP_ANTI 823 (insn_list:REG_DEP_ANTI 824 (insn_list:REG_DEP_TRUE 825 (insn_list:REG_DEP_ANTI 594 (nil)))))))))))
    (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_BR_PROB (const_int 9000 [0x2328])
            (nil))))
;; End of basic block 54, registers live:
 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 41 [r12] 42 [r13]

(note 961 826 962 55 ( k (expr_list:REG_DEP_TRUE (reg:DI 44 r15 [orig:198 k ] [198])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 962 961 880 55 ( i (expr_list:REG_DEP_TRUE (reg/v:SI 1 dx [orig:102 i ] [102])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 55, registers live: 4 [si] 7 [sp] 41 [r12]
(note 880 962 881 55 [bb 55] NOTE_INSN_BASIC_BLOCK)

(jump_insn 881 880 882 55 (set (pc)
        (label_ref 95)) -1 (nil)
    (nil))
;; End of basic block 55, registers live:
 4 [si] 7 [sp] 41 [r12]

(barrier 882 881 963)

(note 963 882 964 56 ( a (expr_list:REG_DEP_TRUE (reg/v/f:DI 44 r15 [orig:71 a ] [71])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 964 963 965 56 ( k (expr_list:REG_DEP_TRUE (reg/v:SI 4 si [orig:65 k ] [65])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 965 964 798 56 ( i (expr_list:REG_DEP_TRUE (reg:SI 6 bp [orig:63 i ] [63])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 56, registers live: 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 39 [r10] 40 [r11] 41 [r12] 42 [r13]
(code_label 798 965 567 56 944 "" [2 uses])

(note:HI 567 798 562 56 [bb 56] NOTE_INSN_BASIC_BLOCK)

(insn:TI 562 567 561 56 ./CppStatUtilities.cc:227 (set (reg:DF 21 xmm0 [orig:185 D.34713 ] [185])
        (mult:DF (reg:DF 21 xmm0 [orig:185 D.34713 ] [185])
            (mem:DF (plus:DI (reg:DI 40 r11 [98])
                    (const_int 40 [0x28])) [3 S8 A64]))) 616 {*fop_df_comm_sse} (nil)
    (nil))

(insn 561 562 966 56 ./CppStatUtilities.cc:227 (set (reg:DI 43 r14 [orig:190 k ] [190])
        (sign_extend:DI (reg/v:SI 4 si [orig:65 k ] [65]))) 115 {extendsidi2_rex64} (nil)
    (nil))

(note 966 561 566 56 ( w (nil)) NOTE_INSN_VAR_LOCATION)

(insn 566 966 563 56 ./CppStatUtilities.cc:227 (parallel [
            (set (reg/v:SI 4 si [orig:65 k ] [65])
                (plus:SI (reg/v:SI 4 si [orig:65 k ] [65])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (insn_list:REG_DEP_ANTI 561 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 563 566 668 56 ./CppStatUtilities.cc:227 (set (reg:DF 21 xmm0 [orig:185 D.34713 ] [185])
        (minus:DF (reg:DF 21 xmm0 [orig:185 D.34713 ] [185])
            (mem:DF (reg/v/f:DI 42 r13 [orig:75 medianVal ] [75]) [3 S8 A64]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 562 (nil))
    (nil))

(insn:TI 668 563 565 56 ./CppStatUtilities.cc:227 (set (reg:V2DF 21 xmm0 [orig:185 D.34713 ] [185])
        (and:V2DF (reg:V2DF 21 xmm0 [orig:185 D.34713 ] [185])
            (reg:V2DF 22 xmm1 [87]))) 1050 {*andv2df3} (insn_list:REG_DEP_TRUE 563 (nil))
    (nil))

(insn:TI 565 668 883 56 ./CppStatUtilities.cc:227 (set (mem:DF (plus:DI (mult:DI (reg:DI 43 r14 [orig:190 k ] [190])
                    (const_int 8 [0x8]))
                (reg/f:DI 41 r12 [orig:69 D.34700 ] [69])) [3 S8 A64])
        (reg:DF 21 xmm0 [orig:185 D.34713 ] [185])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 561 (insn_list:REG_DEP_TRUE 668 (insn_list:REG_DEP_ANTI 562 (nil))))
    (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:185 D.34713 ] [185])
        (expr_list:REG_DEAD (reg:DI 43 r14 [orig:190 k ] [190])
            (expr_list:REG_EQUAL (abs:DF (reg:DF 188))
                (nil)))))

(jump_insn 883 565 884 56 (set (pc)
        (label_ref 581)) -1 (nil)
    (nil))
;; End of basic block 56, registers live:
 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 39 [r10] 40 [r11] 41 [r12] 42 [r13]

(barrier 884 883 967)

(note 967 884 797 57 ( w (expr_list:REG_DEP_TRUE (reg/v/f:DI 43 r14 [orig:72 w ] [72])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 57, registers live: 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 39 [r10] 40 [r11] 41 [r12] 42 [r13]
(code_label 797 967 538 57 943 "" [2 uses])

(note:HI 538 797 533 57 [bb 57] NOTE_INSN_BASIC_BLOCK)

(insn:TI 533 538 532 57 ./CppStatUtilities.cc:227 (set (reg:DF 21 xmm0 [orig:177 D.34713 ] [177])
        (mult:DF (reg:DF 21 xmm0 [orig:177 D.34713 ] [177])
            (mem:DF (plus:DI (reg:DI 40 r11 [98])
                    (const_int 32 [0x20])) [3 S8 A64]))) 616 {*fop_df_comm_sse} (nil)
    (nil))

(insn 532 533 968 57 ./CppStatUtilities.cc:227 (set (reg:DI 6 bp [orig:182 k ] [182])
        (sign_extend:DI (reg/v:SI 4 si [orig:65 k ] [65]))) 115 {extendsidi2_rex64} (nil)
    (nil))

(note 968 532 537 57 ( start (nil)) NOTE_INSN_VAR_LOCATION)

(insn 537 968 534 57 ./CppStatUtilities.cc:227 (parallel [
            (set (reg/v:SI 4 si [orig:65 k ] [65])
                (plus:SI (reg/v:SI 4 si [orig:65 k ] [65])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (insn_list:REG_DEP_ANTI 532 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 534 537 673 57 ./CppStatUtilities.cc:227 (set (reg:DF 21 xmm0 [orig:177 D.34713 ] [177])
        (minus:DF (reg:DF 21 xmm0 [orig:177 D.34713 ] [177])
            (mem:DF (reg/v/f:DI 42 r13 [orig:75 medianVal ] [75]) [3 S8 A64]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 533 (nil))
    (nil))

(insn:TI 673 534 536 57 ./CppStatUtilities.cc:227 (set (reg:V2DF 21 xmm0 [orig:177 D.34713 ] [177])
        (and:V2DF (reg:V2DF 21 xmm0 [orig:177 D.34713 ] [177])
            (reg:V2DF 22 xmm1 [87]))) 1050 {*andv2df3} (insn_list:REG_DEP_TRUE 534 (nil))
    (nil))

(insn:TI 536 673 885 57 ./CppStatUtilities.cc:227 (set (mem:DF (plus:DI (mult:DI (reg:DI 6 bp [orig:182 k ] [182])
                    (const_int 8 [0x8]))
                (reg/f:DI 41 r12 [orig:69 D.34700 ] [69])) [3 S8 A64])
        (reg:DF 21 xmm0 [orig:177 D.34713 ] [177])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 673 (insn_list:REG_DEP_TRUE 532 (insn_list:REG_DEP_ANTI 533 (nil))))
    (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:177 D.34713 ] [177])
        (expr_list:REG_DEAD (reg:DI 6 bp [orig:182 k ] [182])
            (expr_list:REG_EQUAL (abs:DF (reg:DF 180))
                (nil)))))

(jump_insn 885 536 886 57 (set (pc)
        (label_ref 552)) -1 (nil)
    (nil))
;; End of basic block 57, registers live:
 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 39 [r10] 40 [r11] 41 [r12] 42 [r13]

(barrier 886 885 969)

(note 969 886 796 58 ( start (expr_list:REG_DEP_TRUE (reg/v:SI 6 bp [orig:73 start ] [73])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 58, registers live: 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 39 [r10] 40 [r11] 41 [r12] 42 [r13]
(code_label 796 969 509 58 942 "" [2 uses])

(note:HI 509 796 504 58 [bb 58] NOTE_INSN_BASIC_BLOCK)

(insn:TI 504 509 503 58 ./CppStatUtilities.cc:227 (set (reg:DF 21 xmm0 [orig:169 D.34713 ] [169])
        (mult:DF (reg:DF 21 xmm0 [orig:169 D.34713 ] [169])
            (mem:DF (plus:DI (reg:DI 40 r11 [98])
                    (const_int 24 [0x18])) [3 S8 A64]))) 616 {*fop_df_comm_sse} (nil)
    (nil))

(insn 503 504 970 58 ./CppStatUtilities.cc:227 (set (reg:DI 3 bx [orig:174 k ] [174])
        (sign_extend:DI (reg/v:SI 4 si [orig:65 k ] [65]))) 115 {extendsidi2_rex64} (nil)
    (nil))

(note 970 503 508 58 ( end (nil)) NOTE_INSN_VAR_LOCATION)

(insn 508 970 505 58 ./CppStatUtilities.cc:227 (parallel [
            (set (reg/v:SI 4 si [orig:65 k ] [65])
                (plus:SI (reg/v:SI 4 si [orig:65 k ] [65])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (insn_list:REG_DEP_ANTI 503 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 505 508 678 58 ./CppStatUtilities.cc:227 (set (reg:DF 21 xmm0 [orig:169 D.34713 ] [169])
        (minus:DF (reg:DF 21 xmm0 [orig:169 D.34713 ] [169])
            (mem:DF (reg/v/f:DI 42 r13 [orig:75 medianVal ] [75]) [3 S8 A64]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 504 (nil))
    (nil))

(insn:TI 678 505 507 58 ./CppStatUtilities.cc:227 (set (reg:V2DF 21 xmm0 [orig:169 D.34713 ] [169])
        (and:V2DF (reg:V2DF 21 xmm0 [orig:169 D.34713 ] [169])
            (reg:V2DF 22 xmm1 [87]))) 1050 {*andv2df3} (insn_list:REG_DEP_TRUE 505 (nil))
    (nil))

(insn:TI 507 678 887 58 ./CppStatUtilities.cc:227 (set (mem:DF (plus:DI (mult:DI (reg:DI 3 bx [orig:174 k ] [174])
                    (const_int 8 [0x8]))
                (reg/f:DI 41 r12 [orig:69 D.34700 ] [69])) [3 S8 A64])
        (reg:DF 21 xmm0 [orig:169 D.34713 ] [169])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 678 (insn_list:REG_DEP_TRUE 503 (insn_list:REG_DEP_ANTI 504 (nil))))
    (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:169 D.34713 ] [169])
        (expr_list:REG_DEAD (reg:DI 3 bx [orig:174 k ] [174])
            (expr_list:REG_EQUAL (abs:DF (reg:DF 172))
                (nil)))))

(jump_insn 887 507 888 58 (set (pc)
        (label_ref 523)) -1 (nil)
    (nil))
;; End of basic block 58, registers live:
 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 39 [r10] 40 [r11] 41 [r12] 42 [r13]

(barrier 888 887 971)

(note 971 888 795 59 ( end (expr_list:REG_DEP_TRUE (reg/v:SI 3 bx [orig:74 end ] [74])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 59, registers live: 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 39 [r10] 40 [r11] 41 [r12] 42 [r13]
(code_label 795 971 480 59 941 "" [2 uses])

(note:HI 480 795 475 59 [bb 59] NOTE_INSN_BASIC_BLOCK)

(insn:TI 475 480 474 59 ./CppStatUtilities.cc:227 (set (reg:DF 21 xmm0 [orig:161 D.34713 ] [161])
        (mult:DF (reg:DF 21 xmm0 [orig:161 D.34713 ] [161])
            (mem:DF (plus:DI (reg:DI 40 r11 [98])
                    (const_int 16 [0x10])) [3 S8 A64]))) 616 {*fop_df_comm_sse} (nil)
    (nil))

(insn 474 475 479 59 ./CppStatUtilities.cc:227 (set (reg:DI 0 ax [orig:166 k ] [166])
        (sign_extend:DI (reg/v:SI 4 si [orig:65 k ] [65]))) 115 {extendsidi2_rex64} (nil)
    (nil))

(insn 479 474 476 59 ./CppStatUtilities.cc:227 (parallel [
            (set (reg/v:SI 4 si [orig:65 k ] [65])
                (plus:SI (reg/v:SI 4 si [orig:65 k ] [65])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (insn_list:REG_DEP_ANTI 474 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 476 479 683 59 ./CppStatUtilities.cc:227 (set (reg:DF 21 xmm0 [orig:161 D.34713 ] [161])
        (minus:DF (reg:DF 21 xmm0 [orig:161 D.34713 ] [161])
            (mem:DF (reg/v/f:DI 42 r13 [orig:75 medianVal ] [75]) [3 S8 A64]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 475 (nil))
    (nil))

(insn:TI 683 476 478 59 ./CppStatUtilities.cc:227 (set (reg:V2DF 21 xmm0 [orig:161 D.34713 ] [161])
        (and:V2DF (reg:V2DF 21 xmm0 [orig:161 D.34713 ] [161])
            (reg:V2DF 22 xmm1 [87]))) 1050 {*andv2df3} (insn_list:REG_DEP_TRUE 476 (nil))
    (nil))

(insn:TI 478 683 889 59 ./CppStatUtilities.cc:227 (set (mem:DF (plus:DI (mult:DI (reg:DI 0 ax [orig:166 k ] [166])
                    (const_int 8 [0x8]))
                (reg/f:DI 41 r12 [orig:69 D.34700 ] [69])) [3 S8 A64])
        (reg:DF 21 xmm0 [orig:161 D.34713 ] [161])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 683 (insn_list:REG_DEP_TRUE 474 (insn_list:REG_DEP_ANTI 475 (nil))))
    (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:161 D.34713 ] [161])
        (expr_list:REG_DEAD (reg:DI 0 ax [orig:166 k ] [166])
            (expr_list:REG_EQUAL (abs:DF (reg:DF 164))
                (nil)))))

(jump_insn 889 478 890 59 (set (pc)
        (label_ref 494)) -1 (nil)
    (nil))
;; End of basic block 59, registers live:
 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 39 [r10] 40 [r11] 41 [r12] 42 [r13]

(barrier 890 889 972)

(note 972 890 794 60 ( k (expr_list:REG_DEP_TRUE (reg/v:SI 4 si [orig:65 k ] [65])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 60, registers live: 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 39 [r10] 40 [r11] 41 [r12] 42 [r13]
(code_label 794 972 451 60 940 "" [2 uses])

(note:HI 451 794 446 60 [bb 60] NOTE_INSN_BASIC_BLOCK)

(insn:TI 446 451 445 60 ./CppStatUtilities.cc:227 (set (reg:DF 21 xmm0 [orig:153 D.34713 ] [153])
        (mult:DF (reg:DF 21 xmm0 [orig:153 D.34713 ] [153])
            (mem:DF (plus:DI (reg:DI 40 r11 [98])
                    (const_int 8 [0x8])) [3 S8 A64]))) 616 {*fop_df_comm_sse} (nil)
    (nil))

(insn 445 446 450 60 ./CppStatUtilities.cc:227 (set (reg:DI 38 r9 [orig:158 k ] [158])
        (sign_extend:DI (reg/v:SI 4 si [orig:65 k ] [65]))) 115 {extendsidi2_rex64} (nil)
    (nil))

(insn 450 445 447 60 ./CppStatUtilities.cc:227 (parallel [
            (set (reg/v:SI 4 si [orig:65 k ] [65])
                (plus:SI (reg/v:SI 4 si [orig:65 k ] [65])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (insn_list:REG_DEP_ANTI 445 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 447 450 688 60 ./CppStatUtilities.cc:227 (set (reg:DF 21 xmm0 [orig:153 D.34713 ] [153])
        (minus:DF (reg:DF 21 xmm0 [orig:153 D.34713 ] [153])
            (mem:DF (reg/v/f:DI 42 r13 [orig:75 medianVal ] [75]) [3 S8 A64]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 446 (nil))
    (nil))

(insn:TI 688 447 449 60 ./CppStatUtilities.cc:227 (set (reg:V2DF 21 xmm0 [orig:153 D.34713 ] [153])
        (and:V2DF (reg:V2DF 21 xmm0 [orig:153 D.34713 ] [153])
            (reg:V2DF 22 xmm1 [87]))) 1050 {*andv2df3} (insn_list:REG_DEP_TRUE 447 (nil))
    (nil))

(insn:TI 449 688 891 60 ./CppStatUtilities.cc:227 (set (mem:DF (plus:DI (mult:DI (reg:DI 38 r9 [orig:158 k ] [158])
                    (const_int 8 [0x8]))
                (reg/f:DI 41 r12 [orig:69 D.34700 ] [69])) [3 S8 A64])
        (reg:DF 21 xmm0 [orig:153 D.34713 ] [153])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 445 (insn_list:REG_DEP_TRUE 688 (insn_list:REG_DEP_ANTI 446 (nil))))
    (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:153 D.34713 ] [153])
        (expr_list:REG_DEAD (reg:DI 38 r9 [orig:158 k ] [158])
            (expr_list:REG_EQUAL (abs:DF (reg:DF 156))
                (nil)))))

(jump_insn 891 449 892 60 (set (pc)
        (label_ref 465)) -1 (nil)
    (nil))
;; End of basic block 60, registers live:
 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 39 [r10] 40 [r11] 41 [r12] 42 [r13]

(barrier 892 891 973)

(note 973 892 793 61 ( k (expr_list:REG_DEP_TRUE (reg/v:SI 4 si [orig:65 k ] [65])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 61, registers live: 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 38 [r9] 39 [r10] 40 [r11] 41 [r12] 42 [r13]
(code_label 793 973 422 61 939 "" [2 uses])

(note:HI 422 793 417 61 [bb 61] NOTE_INSN_BASIC_BLOCK)

(insn:TI 417 422 416 61 ./CppStatUtilities.cc:227 (set (reg:DF 21 xmm0 [orig:105 D.34713 ] [105])
        (mult:DF (reg:DF 21 xmm0 [orig:105 D.34713 ] [105])
            (mem:DF (plus:DI (reg:DI 38 r9 [orig:60 ivtmp.997 ] [60])
                    (const_int 8 [0x8])) [3 S8 A64]))) 616 {*fop_df_comm_sse} (nil)
    (expr_list:REG_DEAD (reg:DI 38 r9 [orig:60 ivtmp.997 ] [60])
        (nil)))

(insn 416 417 421 61 ./CppStatUtilities.cc:227 (set (reg:DI 37 r8 [orig:150 k ] [150])
        (sign_extend:DI (reg/v:SI 4 si [orig:65 k ] [65]))) 115 {extendsidi2_rex64} (nil)
    (nil))

(insn 421 416 418 61 ./CppStatUtilities.cc:227 (parallel [
            (set (reg/v:SI 4 si [orig:65 k ] [65])
                (plus:SI (reg/v:SI 4 si [orig:65 k ] [65])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (insn_list:REG_DEP_ANTI 416 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 418 421 693 61 ./CppStatUtilities.cc:227 (set (reg:DF 21 xmm0 [orig:105 D.34713 ] [105])
        (minus:DF (reg:DF 21 xmm0 [orig:105 D.34713 ] [105])
            (mem:DF (reg/v/f:DI 42 r13 [orig:75 medianVal ] [75]) [3 S8 A64]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 417 (nil))
    (nil))

(insn:TI 693 418 420 61 ./CppStatUtilities.cc:227 (set (reg:V2DF 21 xmm0 [orig:105 D.34713 ] [105])
        (and:V2DF (reg:V2DF 21 xmm0 [orig:105 D.34713 ] [105])
            (reg:V2DF 22 xmm1 [87]))) 1050 {*andv2df3} (insn_list:REG_DEP_TRUE 418 (nil))
    (nil))

(insn:TI 420 693 893 61 ./CppStatUtilities.cc:227 (set (mem:DF (plus:DI (mult:DI (reg:DI 37 r8 [orig:150 k ] [150])
                    (const_int 8 [0x8]))
                (reg/f:DI 41 r12 [orig:69 D.34700 ] [69])) [3 S8 A64])
        (reg:DF 21 xmm0 [orig:105 D.34713 ] [105])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 416 (insn_list:REG_DEP_TRUE 693 (insn_list:REG_DEP_ANTI 417 (nil))))
    (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:105 D.34713 ] [105])
        (expr_list:REG_DEAD (reg:DI 37 r8 [orig:150 k ] [150])
            (expr_list:REG_EQUAL (abs:DF (reg:DF 148))
                (nil)))))

(jump_insn 893 420 894 61 (set (pc)
        (label_ref 436)) -1 (nil)
    (nil))
;; End of basic block 61, registers live:
 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 39 [r10] 40 [r11] 41 [r12] 42 [r13]

(barrier 894 893 79)

(note:HI 79 894 974 ("./CppStatUtilities.cc") 227)

(note 974 79 975 62 ( k (expr_list:REG_DEP_TRUE (reg/v:SI 4 si [orig:65 k ] [65])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 975 974 784 62 ( i (expr_list:REG_DEP_TRUE (reg/v:SI 1 dx [orig:63 i ] [63])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 62, registers live: 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 41 [r12] 42 [r13]
(code_label 784 975 78 62 930 "" [2 uses])

(note:HI 78 784 81 62 [bb 62] NOTE_INSN_BASIC_BLOCK)

(insn:TI 81 78 80 62 ./CppStatUtilities.cc:227 (set (reg:DF 21 xmm0 [orig:101 D.34713 ] [101])
        (mult:DF (reg:DF 21 xmm0 [orig:101 D.34713 ] [101])
            (mem:DF (reg:DI 38 r9 [orig:60 ivtmp.997 ] [60]) [3 S8 A64]))) 616 {*fop_df_comm_sse} (nil)
    (nil))

(insn 80 81 86 62 ./CppStatUtilities.cc:227 (set (reg:DI 0 ax [orig:84 k ] [84])
        (sign_extend:DI (reg/v:SI 4 si [orig:65 k ] [65]))) 115 {extendsidi2_rex64} (nil)
    (nil))

(insn 86 80 82 62 ./CppStatUtilities.cc:227 (parallel [
            (set (reg/v:SI 4 si [orig:65 k ] [65])
                (plus:SI (reg/v:SI 4 si [orig:65 k ] [65])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (insn_list:REG_DEP_ANTI 80 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 82 86 746 62 ./CppStatUtilities.cc:227 (set (reg:DF 21 xmm0 [orig:101 D.34713 ] [101])
        (minus:DF (reg:DF 21 xmm0 [orig:101 D.34713 ] [101])
            (mem:DF (reg/v/f:DI 42 r13 [orig:75 medianVal ] [75]) [3 S8 A64]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 81 (nil))
    (nil))

(insn:TI 746 82 85 62 ./CppStatUtilities.cc:227 (set (reg:V2DF 21 xmm0 [orig:101 D.34713 ] [101])
        (and:V2DF (reg:V2DF 21 xmm0 [orig:101 D.34713 ] [101])
            (reg:V2DF 22 xmm1 [87]))) 1050 {*andv2df3} (insn_list:REG_DEP_TRUE 82 (nil))
    (nil))

(insn:TI 85 746 895 62 ./CppStatUtilities.cc:227 (set (mem:DF (plus:DI (mult:DI (reg:DI 0 ax [orig:84 k ] [84])
                    (const_int 8 [0x8]))
                (reg/f:DI 41 r12 [orig:69 D.34700 ] [69])) [3 S8 A64])
        (reg:DF 21 xmm0 [orig:101 D.34713 ] [101])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 746 (insn_list:REG_DEP_TRUE 80 (insn_list:REG_DEP_ANTI 81 (nil))))
    (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:101 D.34713 ] [101])
        (expr_list:REG_DEAD (reg:DI 0 ax [orig:84 k ] [84])
            (expr_list:REG_EQUAL (abs:DF (reg:DF 86))
                (nil)))))

(jump_insn 895 85 896 62 (set (pc)
        (label_ref 87)) -1 (nil)
    (nil))
;; End of basic block 62, registers live:
 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 41 [r12] 42 [r13]

(barrier 896 895 125)

(note:HI 125 896 976 NOTE_INSN_LOOP_END)

(note 976 125 785 63 ( k (expr_list:REG_DEP_TRUE (reg:DI 4 si [orig:65 k ] [65])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 63, registers live: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 39 [r10] 41 [r12] 42 [r13]
(code_label 785 976 154 63 931 "" [2 uses])

(note:HI 154 785 149 63 [bb 63] NOTE_INSN_BASIC_BLOCK)

(insn:TI 149 154 153 63 ./CppStatUtilities.cc:227 (set (reg:DF 21 xmm0 [orig:67 D.34713 ] [67])
        (mult:DF (reg:DF 21 xmm0 [orig:67 D.34713 ] [67])
            (mem:DF (reg:DI 5 di [orig:106 ivtmp.997 ] [106]) [3 S8 A64]))) 616 {*fop_df_comm_sse} (nil)
    (nil))

(insn 153 149 977 63 ./CppStatUtilities.cc:227 (set (strict_low_part (reg:QI 4 si))
        (const_int 1 [0x1])) 58 {*movstrictqi_1} (nil)
    (nil))

(note 977 153 150 63 ( k (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 150 977 737 63 ./CppStatUtilities.cc:227 (set (reg:DF 21 xmm0 [orig:67 D.34713 ] [67])
        (minus:DF (reg:DF 21 xmm0 [orig:67 D.34713 ] [67])
            (mem:DF (reg/v/f:DI 42 r13 [orig:75 medianVal ] [75]) [3 S8 A64]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 149 (nil))
    (nil))

(insn:TI 737 150 152 63 ./CppStatUtilities.cc:227 (set (reg:V2DF 21 xmm0 [orig:67 D.34713 ] [67])
        (and:V2DF (reg:V2DF 21 xmm0 [orig:67 D.34713 ] [67])
            (reg:V2DF 22 xmm1 [87]))) 1050 {*andv2df3} (insn_list:REG_DEP_TRUE 150 (nil))
    (nil))

(insn:TI 152 737 897 63 ./CppStatUtilities.cc:227 (set (mem:DF (reg/f:DI 41 r12 [orig:69 D.34700 ] [69]) [3 S8 A64])
        (reg:DF 21 xmm0 [orig:67 D.34713 ] [67])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 737 (insn_list:REG_DEP_ANTI 149 (nil)))
    (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:67 D.34713 ] [67])
        (expr_list:REG_EQUAL (abs:DF (reg:DF 108))
            (nil))))

(jump_insn 897 152 898 63 (set (pc)
        (label_ref 168)) -1 (nil)
    (nil))
;; End of basic block 63, registers live:
 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 23 [xmm2] 39 [r10] 41 [r12] 42 [r13]

(barrier 898 897 978)

(note 978 898 792 64 ( k (expr_list:REG_DEP_TRUE (reg/v:SI 4 si [orig:65 k ] [65])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 64, registers live: 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 41 [r12] 42 [r13]
(code_label 792 978 388 64 938 "" [2 uses])

(note:HI 388 792 383 64 [bb 64] NOTE_INSN_BASIC_BLOCK)

(insn:TI 383 388 829 64 ./CppStatUtilities.cc:227 (set (reg:DF 21 xmm0 [orig:141 D.34713 ] [141])
        (mult:DF (reg:DF 21 xmm0 [orig:141 D.34713 ] [141])
            (mem:DF (reg:DI 38 r9 [orig:60 ivtmp.997 ] [60]) [3 S8 A64]))) 616 {*fop_df_comm_sse} (nil)
    (nil))

(insn 829 383 382 64 ./CppStatUtilities.cc:225 (parallel [
            (set (reg/v:SI 1 dx [orig:102 i ] [102])
                (plus:SI (reg/v:SI 1 dx [orig:102 i ] [102])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 382 829 830 64 ./CppStatUtilities.cc:227 (set (reg:DI 5 di [orig:145 k ] [145])
        (sign_extend:DI (reg/v:SI 4 si [orig:65 k ] [65]))) 115 {extendsidi2_rex64} (nil)
    (nil))

(insn:TI 830 382 387 64 ./CppStatUtilities.cc:225 (parallel [
            (set (reg:DI 37 r8 [orig:100 ivtmp.995 ] [100])
                (plus:DI (reg:DI 37 r8 [orig:100 ivtmp.995 ] [100])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 387 830 831 64 ./CppStatUtilities.cc:227 (parallel [
            (set (reg/v:SI 4 si [orig:65 k ] [65])
                (plus:SI (reg/v:SI 4 si [orig:65 k ] [65])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (insn_list:REG_DEP_ANTI 382 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 831 387 832 64 ./CppStatUtilities.cc:225 (parallel [
            (set (reg:DI 38 r9 [orig:60 ivtmp.997 ] [60])
                (plus:DI (reg:DI 38 r9 [orig:60 ivtmp.997 ] [60])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 383 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 832 831 384 64 ./CppStatUtilities.cc:225 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg/v:SI 2 cx [orig:59 end.998 ] [59])
            (reg/v:SI 1 dx [orig:102 i ] [102]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_OUTPUT 387 (insn_list:REG_DEP_OUTPUT 830 (insn_list:REG_DEP_OUTPUT 831 (insn_list:REG_DEP_TRUE 829 (nil)))))
    (nil))

(insn:TI 384 832 700 64 ./CppStatUtilities.cc:227 (set (reg:DF 21 xmm0 [orig:141 D.34713 ] [141])
        (minus:DF (reg:DF 21 xmm0 [orig:141 D.34713 ] [141])
            (mem:DF (reg/v/f:DI 42 r13 [orig:75 medianVal ] [75]) [3 S8 A64]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 383 (nil))
    (nil))

(insn:TI 700 384 386 64 ./CppStatUtilities.cc:227 (set (reg:V2DF 21 xmm0 [orig:141 D.34713 ] [141])
        (and:V2DF (reg:V2DF 21 xmm0 [orig:141 D.34713 ] [141])
            (reg:V2DF 22 xmm1 [87]))) 1050 {*andv2df3} (insn_list:REG_DEP_TRUE 384 (nil))
    (nil))

(insn:TI 386 700 833 64 ./CppStatUtilities.cc:227 (set (mem:DF (plus:DI (mult:DI (reg:DI 5 di [orig:145 k ] [145])
                    (const_int 8 [0x8]))
                (reg/f:DI 41 r12 [orig:69 D.34700 ] [69])) [3 S8 A64])
        (reg:DF 21 xmm0 [orig:141 D.34713 ] [141])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 700 (insn_list:REG_DEP_TRUE 382 (insn_list:REG_DEP_ANTI 383 (nil))))
    (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:141 D.34713 ] [141])
        (expr_list:REG_DEAD (reg:DI 5 di [orig:145 k ] [145])
            (expr_list:REG_EQUAL (abs:DF (reg:DF 143))
                (nil)))))

(jump_insn 833 386 979 64 ./CppStatUtilities.cc:225 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 68)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 382 (insn_list:REG_DEP_ANTI 383 (insn_list:REG_DEP_ANTI 384 (insn_list:REG_DEP_ANTI 700 (insn_list:REG_DEP_ANTI 387 (insn_list:REG_DEP_ANTI 829 (insn_list:REG_DEP_ANTI 830 (insn_list:REG_DEP_ANTI 831 (insn_list:REG_DEP_TRUE 832 (insn_list:REG_DEP_ANTI 386 (nil)))))))))))
    (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_BR_PROB (const_int 9000 [0x2328])
            (nil))))
;; End of basic block 64, registers live:
 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 41 [r12] 42 [r13]

(note 979 833 899 65 ( k (expr_list:REG_DEP_TRUE (reg:DI 5 di [orig:145 k ] [145])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 65, registers live: 4 [si] 7 [sp] 41 [r12]
(note 899 979 900 65 [bb 65] NOTE_INSN_BASIC_BLOCK)

(jump_insn 900 899 901 65 (set (pc)
        (label_ref 95)) -1 (nil)
    (nil))
;; End of basic block 65, registers live:
 4 [si] 7 [sp] 41 [r12]

(barrier 901 900 980)

(note 980 901 791 66 ( k (expr_list:REG_DEP_TRUE (reg/v:SI 4 si [orig:65 k ] [65])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 66, registers live: 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 41 [r12] 42 [r13]
(code_label 791 980 354 66 937 "" [2 uses])

(note:HI 354 791 349 66 [bb 66] NOTE_INSN_BASIC_BLOCK)

(insn:TI 349 354 348 66 ./CppStatUtilities.cc:227 (set (reg:DF 21 xmm0 [orig:136 D.34713 ] [136])
        (mult:DF (reg:DF 21 xmm0 [orig:136 D.34713 ] [136])
            (mem:DF (reg:DI 38 r9 [orig:60 ivtmp.997 ] [60]) [3 S8 A64]))) 616 {*fop_df_comm_sse} (nil)
    (nil))

(insn 348 349 981 66 ./CppStatUtilities.cc:227 (set (reg:DI 44 r15 [orig:140 k ] [140])
        (sign_extend:DI (reg/v:SI 4 si [orig:65 k ] [65]))) 115 {extendsidi2_rex64} (nil)
    (nil))

(note 981 348 353 66 ( a (nil)) NOTE_INSN_VAR_LOCATION)

(insn 353 981 350 66 ./CppStatUtilities.cc:227 (parallel [
            (set (reg/v:SI 4 si [orig:65 k ] [65])
                (plus:SI (reg/v:SI 4 si [orig:65 k ] [65])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (insn_list:REG_DEP_ANTI 348 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 350 353 705 66 ./CppStatUtilities.cc:227 (set (reg:DF 21 xmm0 [orig:136 D.34713 ] [136])
        (minus:DF (reg:DF 21 xmm0 [orig:136 D.34713 ] [136])
            (mem:DF (reg/v/f:DI 42 r13 [orig:75 medianVal ] [75]) [3 S8 A64]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 349 (nil))
    (nil))

(insn:TI 705 350 352 66 ./CppStatUtilities.cc:227 (set (reg:V2DF 21 xmm0 [orig:136 D.34713 ] [136])
        (and:V2DF (reg:V2DF 21 xmm0 [orig:136 D.34713 ] [136])
            (reg:V2DF 22 xmm1 [87]))) 1050 {*andv2df3} (insn_list:REG_DEP_TRUE 350 (nil))
    (nil))

(insn:TI 352 705 902 66 ./CppStatUtilities.cc:227 (set (mem:DF (plus:DI (mult:DI (reg:DI 44 r15 [orig:140 k ] [140])
                    (const_int 8 [0x8]))
                (reg/f:DI 41 r12 [orig:69 D.34700 ] [69])) [3 S8 A64])
        (reg:DF 21 xmm0 [orig:136 D.34713 ] [136])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 348 (insn_list:REG_DEP_TRUE 705 (insn_list:REG_DEP_ANTI 349 (nil))))
    (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:136 D.34713 ] [136])
        (expr_list:REG_DEAD (reg:DI 44 r15 [orig:140 k ] [140])
            (expr_list:REG_EQUAL (abs:DF (reg:DF 138))
                (nil)))))

(jump_insn 902 352 903 66 (set (pc)
        (label_ref 368)) -1 (nil)
    (nil))
;; End of basic block 66, registers live:
 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 41 [r12] 42 [r13]

(barrier 903 902 982)

(note 982 903 983 67 ( a (expr_list:REG_DEP_TRUE (reg/v/f:DI 44 r15 [orig:71 a ] [71])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 983 982 790 67 ( k (expr_list:REG_DEP_TRUE (reg/v:SI 4 si [orig:65 k ] [65])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 67, registers live: 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 41 [r12] 42 [r13]
(code_label 790 983 320 67 936 "" [2 uses])

(note:HI 320 790 315 67 [bb 67] NOTE_INSN_BASIC_BLOCK)

(insn:TI 315 320 314 67 ./CppStatUtilities.cc:227 (set (reg:DF 21 xmm0 [orig:131 D.34713 ] [131])
        (mult:DF (reg:DF 21 xmm0 [orig:131 D.34713 ] [131])
            (mem:DF (reg:DI 38 r9 [orig:60 ivtmp.997 ] [60]) [3 S8 A64]))) 616 {*fop_df_comm_sse} (nil)
    (nil))

(insn 314 315 984 67 ./CppStatUtilities.cc:227 (set (reg:DI 43 r14 [orig:135 k ] [135])
        (sign_extend:DI (reg/v:SI 4 si [orig:65 k ] [65]))) 115 {extendsidi2_rex64} (nil)
    (nil))

(note 984 314 319 67 ( w (nil)) NOTE_INSN_VAR_LOCATION)

(insn 319 984 316 67 ./CppStatUtilities.cc:227 (parallel [
            (set (reg/v:SI 4 si [orig:65 k ] [65])
                (plus:SI (reg/v:SI 4 si [orig:65 k ] [65])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (insn_list:REG_DEP_ANTI 314 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 316 319 710 67 ./CppStatUtilities.cc:227 (set (reg:DF 21 xmm0 [orig:131 D.34713 ] [131])
        (minus:DF (reg:DF 21 xmm0 [orig:131 D.34713 ] [131])
            (mem:DF (reg/v/f:DI 42 r13 [orig:75 medianVal ] [75]) [3 S8 A64]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 315 (nil))
    (nil))

(insn:TI 710 316 318 67 ./CppStatUtilities.cc:227 (set (reg:V2DF 21 xmm0 [orig:131 D.34713 ] [131])
        (and:V2DF (reg:V2DF 21 xmm0 [orig:131 D.34713 ] [131])
            (reg:V2DF 22 xmm1 [87]))) 1050 {*andv2df3} (insn_list:REG_DEP_TRUE 316 (nil))
    (nil))

(insn:TI 318 710 904 67 ./CppStatUtilities.cc:227 (set (mem:DF (plus:DI (mult:DI (reg:DI 43 r14 [orig:135 k ] [135])
                    (const_int 8 [0x8]))
                (reg/f:DI 41 r12 [orig:69 D.34700 ] [69])) [3 S8 A64])
        (reg:DF 21 xmm0 [orig:131 D.34713 ] [131])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 314 (insn_list:REG_DEP_TRUE 710 (insn_list:REG_DEP_ANTI 315 (nil))))
    (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:131 D.34713 ] [131])
        (expr_list:REG_DEAD (reg:DI 43 r14 [orig:135 k ] [135])
            (expr_list:REG_EQUAL (abs:DF (reg:DF 133))
                (nil)))))

(jump_insn 904 318 905 67 (set (pc)
        (label_ref 334)) -1 (nil)
    (nil))
;; End of basic block 67, registers live:
 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 41 [r12] 42 [r13]

(barrier 905 904 985)

(note 985 905 986 68 ( w (expr_list:REG_DEP_TRUE (reg/v/f:DI 43 r14 [orig:72 w ] [72])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 986 985 789 68 ( k (expr_list:REG_DEP_TRUE (reg/v:SI 4 si [orig:65 k ] [65])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 68, registers live: 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 41 [r12] 42 [r13]
(code_label 789 986 286 68 935 "" [2 uses])

(note:HI 286 789 281 68 [bb 68] NOTE_INSN_BASIC_BLOCK)

(insn:TI 281 286 280 68 ./CppStatUtilities.cc:227 (set (reg:DF 21 xmm0 [orig:126 D.34713 ] [126])
        (mult:DF (reg:DF 21 xmm0 [orig:126 D.34713 ] [126])
            (mem:DF (reg:DI 38 r9 [orig:60 ivtmp.997 ] [60]) [3 S8 A64]))) 616 {*fop_df_comm_sse} (nil)
    (nil))

(insn 280 281 285 68 ./CppStatUtilities.cc:227 (set (reg:DI 40 r11 [orig:130 k ] [130])
        (sign_extend:DI (reg/v:SI 4 si [orig:65 k ] [65]))) 115 {extendsidi2_rex64} (nil)
    (nil))

(insn 285 280 282 68 ./CppStatUtilities.cc:227 (parallel [
            (set (reg/v:SI 4 si [orig:65 k ] [65])
                (plus:SI (reg/v:SI 4 si [orig:65 k ] [65])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (insn_list:REG_DEP_ANTI 280 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 282 285 715 68 ./CppStatUtilities.cc:227 (set (reg:DF 21 xmm0 [orig:126 D.34713 ] [126])
        (minus:DF (reg:DF 21 xmm0 [orig:126 D.34713 ] [126])
            (mem:DF (reg/v/f:DI 42 r13 [orig:75 medianVal ] [75]) [3 S8 A64]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 281 (nil))
    (nil))

(insn:TI 715 282 284 68 ./CppStatUtilities.cc:227 (set (reg:V2DF 21 xmm0 [orig:126 D.34713 ] [126])
        (and:V2DF (reg:V2DF 21 xmm0 [orig:126 D.34713 ] [126])
            (reg:V2DF 22 xmm1 [87]))) 1050 {*andv2df3} (insn_list:REG_DEP_TRUE 282 (nil))
    (nil))

(insn:TI 284 715 906 68 ./CppStatUtilities.cc:227 (set (mem:DF (plus:DI (mult:DI (reg:DI 40 r11 [orig:130 k ] [130])
                    (const_int 8 [0x8]))
                (reg/f:DI 41 r12 [orig:69 D.34700 ] [69])) [3 S8 A64])
        (reg:DF 21 xmm0 [orig:126 D.34713 ] [126])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 280 (insn_list:REG_DEP_TRUE 715 (insn_list:REG_DEP_ANTI 281 (nil))))
    (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:126 D.34713 ] [126])
        (expr_list:REG_DEAD (reg:DI 40 r11 [orig:130 k ] [130])
            (expr_list:REG_EQUAL (abs:DF (reg:DF 128))
                (nil)))))

(jump_insn 906 284 907 68 (set (pc)
        (label_ref 300)) -1 (nil)
    (nil))
;; End of basic block 68, registers live:
 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 38 [r9] 41 [r12] 42 [r13]

(barrier 907 906 987)

(note 987 907 988 69 ( end.998 (nil)) NOTE_INSN_VAR_LOCATION)

(note 988 987 989 69 ( k (nil)) NOTE_INSN_VAR_LOCATION)

(note 989 988 835 69 ( i (nil)) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 69, registers live: 7 [sp]
(code_label 835 989 27 69 946 "" [1 uses])

(note:HI 27 835 31 69 [bb 69] NOTE_INSN_BASIC_BLOCK)

(insn:TI 31 27 28 69 ./CppStatUtilities.cc:219 (set (reg:DI 5 di [ stderr ])
        (mem/f/c/i:DI (symbol_ref:DI ("stderr") [flags 0x40] <var_decl 0x2b5eb42da790 stderr>) [11 stderr+0 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 28 31 29 69 ./CppStatUtilities.cc:219 (set (reg:SI 2 cx)
        (const_int 219 [0xdb])) 40 {*movsi_1} (nil)
    (nil))

(insn 29 28 30 69 ./CppStatUtilities.cc:219 (set (reg:DI 1 dx)
        (symbol_ref/f:DI ("*.LC3") [flags 0x2] <string_cst 0x2b5eb671c300>)) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn:TI 30 29 820 69 ./CppStatUtilities.cc:219 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC4") [flags 0x2] <string_cst 0x2b5eb66c6f50>)) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 820 30 33 69 ./CppStatUtilities.cc:219 (parallel [
            (set (reg:DI 0 ax)
                (const_int 0 [0x0]))
            (clobber (reg:CC 17 flags))
        ]) 78 {*movdi_xor_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(call_insn:TI 33 820 34 69 ./CppStatUtilities.cc:219 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("fprintf") [flags 0x41] <function_decl 0x2b5eb3c9fd00 fprintf>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_TRUE 31 (insn_list:REG_DEP_TRUE 30 (insn_list:REG_DEP_TRUE 28 (insn_list:REG_DEP_TRUE 29 (insn_list:REG_DEP_TRUE 820 (nil))))))
    (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_DEAD (reg:DI 1 dx)
            (expr_list:REG_DEAD (reg:DI 4 si)
                (expr_list:REG_DEAD (reg:DI 5 di [ stderr ])
                    (expr_list:REG_UNUSED (reg:SI 0 ax)
                        (nil))))))
    (expr_list:REG_DEP_TRUE (use (reg:QI 0 ax))
        (expr_list:REG_DEP_TRUE (use (reg:DI 5 di [ stderr ]))
            (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
                (expr_list:REG_DEP_TRUE (use (reg:DI 1 dx))
                    (expr_list:REG_DEP_TRUE (use (reg:SI 2 cx))
                        (nil)))))))

(insn:TI 34 33 35 69 ./CppStatUtilities.cc:219 (set (reg:SI 5 di)
        (const_int 1 [0x1])) 40 {*movsi_1} (insn_list:REG_DEP_ANTI 33 (insn_list:REG_DEP_OUTPUT 31 (nil)))
    (nil))

(call_insn:TI 35 34 36 69 ./CppStatUtilities.cc:219 (call (mem:QI (symbol_ref:DI ("exit") [flags 0x41] <function_decl 0x2b5eb3cc3b00 exit>) [0 S1 A8])
        (const_int 0 [0x0])) 555 {*call_0} (insn_list:REG_DEP_ANTI 31 (insn_list:REG_DEP_ANTI 820 (insn_list:REG_DEP_ANTI 30 (insn_list:REG_DEP_ANTI 28 (insn_list:REG_DEP_ANTI 29 (insn_list:REG_DEP_TRUE 34 (insn_list:REG_DEP_ANTI 33 (nil))))))))
    (expr_list:REG_DEAD (reg:SI 5 di)
        (expr_list:REG_NORETURN (const_int 0 [0x0])
            (expr_list:REG_EH_REGION (const_int 0 [0x0])
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 5 di))
        (nil)))
;; End of basic block 69, registers live:
 7 [sp]

(barrier:HI 36 35 657)

(note 657 36 0 NOTE_INSN_DELETED)


;; Function double mad(double*, int, int, double&, double) (_Z3madPdiiRdd)


Basic block 0:
IN:
Stack adjustment: 8
Reg 1: end+0
Reg 2: medianVal+0
Reg 4: start+0
Reg 5: a+0
Reg 21: constant+0
Variables:
  name: constant
    offset 0
      (reg:DF 21 xmm0 [ constant ])
  name: a
    offset 0
      (reg:DI 5 di [ a ])
  name: start
    offset 0
      (reg:SI 4 si [ start ])
  name: end
    offset 0
      (reg:SI 1 dx [ end ])
  name: medianVal
    offset 0
      (reg:DI 2 cx [ medianVal ])

OUT:
Stack adjustment: 80
Reg 6: end+0
Reg 41: start+0
Reg 42: medianVal+0
Reg 43: a+0
Reg 44: len+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 43 r14 [orig:68 a ] [68])
  name: start
    offset 0
      (reg/v:SI 41 r12 [orig:69 start ] [69])
  name: end
    offset 0
      (reg/v:SI 6 bp [orig:70 end ] [70])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:71 medianVal ] [71])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [82 constant+0 S8 A8])
  name: len
    offset 0
      (reg/v:SI 44 r15 [orig:64 len ] [64])


Basic block 1:
IN:
Stack adjustment: 80
Reg 6: end+0
Reg 41: start+0
Reg 42: medianVal+0
Reg 43: a+0
Reg 44: len+0
Variables:
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [82 constant+0 S8 A8])
  name: len
    offset 0
      (reg/v:SI 44 r15 [orig:64 len ] [64])
  name: a
    offset 0
      (reg/v/f:DI 43 r14 [orig:68 a ] [68])
  name: start
    offset 0
      (reg/v:SI 41 r12 [orig:69 start ] [69])
  name: end
    offset 0
      (reg/v:SI 6 bp [orig:70 end ] [70])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:71 medianVal ] [71])

OUT:
Stack adjustment: 80
Reg 1: end.1039+0
Reg 6: end+0
Reg 41: start+0
Reg 42: medianVal+0
Reg 43: a+0
Reg 44: len+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 43 r14 [orig:68 a ] [68])
  name: start
    offset 0
      (reg/v:SI 41 r12 [orig:69 start ] [69])
  name: end
    offset 0
      (reg/v:SI 6 bp [orig:70 end ] [70])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:71 medianVal ] [71])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [82 constant+0 S8 A8])
  name: len
    offset 0
      (reg/v:SI 44 r15 [orig:64 len ] [64])
  name: end.1039
    offset 0
      (reg/v:SI 1 dx [orig:59 end.1039 ] [59])


Basic block 2:
IN:
Stack adjustment: 80
Reg 1: end.1039+0
Reg 6: end+0
Reg 41: start+0
Reg 42: medianVal+0
Reg 43: a+0
Reg 44: len+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 43 r14 [orig:68 a ] [68])
  name: start
    offset 0
      (reg/v:SI 41 r12 [orig:69 start ] [69])
  name: end
    offset 0
      (reg/v:SI 6 bp [orig:70 end ] [70])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:71 medianVal ] [71])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [82 constant+0 S8 A8])
  name: len
    offset 0
      (reg/v:SI 44 r15 [orig:64 len ] [64])
  name: end.1039
    offset 0
      (reg/v:SI 1 dx [orig:59 end.1039 ] [59])

OUT:
Stack adjustment: 80
Reg 1: end.1039+0
Reg 41: start+0
Reg 42: medianVal+0
Reg 43: a+0
Reg 44: len+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 43 r14 [orig:68 a ] [68])
  name: start
    offset 0
      (reg/v:SI 41 r12 [orig:69 start ] [69])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:71 medianVal ] [71])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [82 constant+0 S8 A8])
  name: len
    offset 0
      (reg/v:SI 44 r15 [orig:64 len ] [64])
  name: end.1039
    offset 0
      (reg/v:SI 1 dx [orig:59 end.1039 ] [59])


Basic block 3:
IN:
Stack adjustment: 80
Reg 1: end.1039+0
Reg 41: start+0
Reg 42: medianVal+0
Reg 43: a+0
Reg 44: len+0
Variables:
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [82 constant+0 S8 A8])
  name: len
    offset 0
      (reg/v:SI 44 r15 [orig:64 len ] [64])
  name: a
    offset 0
      (reg/v/f:DI 43 r14 [orig:68 a ] [68])
  name: start
    offset 0
      (reg/v:SI 41 r12 [orig:69 start ] [69])
  name: end.1039
    offset 0
      (reg/v:SI 1 dx [orig:59 end.1039 ] [59])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:71 medianVal ] [71])

OUT:
Stack adjustment: 80
Reg 1: end.1039+0
Reg 41: start+0
Reg 42: medianVal+0
Reg 43: a+0
Reg 44: len+0
Variables:
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [82 constant+0 S8 A8])
  name: end.1039
    offset 0
      (reg/v:SI 1 dx [orig:59 end.1039 ] [59])
  name: len
    offset 0
      (reg/v:SI 44 r15 [orig:64 len ] [64])
  name: start
    offset 0
      (reg/v:SI 41 r12 [orig:69 start ] [69])
  name: a
    offset 0
      (reg/v/f:DI 43 r14 [orig:68 a ] [68])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:71 medianVal ] [71])


Basic block 4:
IN:
Stack adjustment: 80
Reg 1: end.1039+0
Reg 41: start+0
Reg 42: medianVal+0
Reg 43: a+0
Reg 44: len+0
Variables:
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [82 constant+0 S8 A8])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:71 medianVal ] [71])
  name: end.1039
    offset 0
      (reg/v:SI 1 dx [orig:59 end.1039 ] [59])
  name: len
    offset 0
      (reg/v:SI 44 r15 [orig:64 len ] [64])
  name: a
    offset 0
      (reg/v/f:DI 43 r14 [orig:68 a ] [68])
  name: start
    offset 0
      (reg/v:SI 41 r12 [orig:69 start ] [69])

OUT:
Stack adjustment: 80
Reg 1: end.1039+0
Reg 41: start+0
Reg 42: medianVal+0
Reg 43: a+0
Reg 44: len+0
Variables:
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [82 constant+0 S8 A8])
  name: start
    offset 0
      (reg/v:SI 41 r12 [orig:69 start ] [69])
  name: end.1039
    offset 0
      (reg/v:SI 1 dx [orig:59 end.1039 ] [59])
  name: len
    offset 0
      (reg/v:SI 44 r15 [orig:64 len ] [64])
  name: a
    offset 0
      (reg/v/f:DI 43 r14 [orig:68 a ] [68])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:71 medianVal ] [71])


Basic block 5:
IN:
Stack adjustment: 80
Reg 1: end.1039+0
Reg 41: start+0
Reg 42: medianVal+0
Reg 43: a+0
Reg 44: len+0
Variables:
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [82 constant+0 S8 A8])
  name: len
    offset 0
      (reg/v:SI 44 r15 [orig:64 len ] [64])
  name: end.1039
    offset 0
      (reg/v:SI 1 dx [orig:59 end.1039 ] [59])
  name: start
    offset 0
      (reg/v:SI 41 r12 [orig:69 start ] [69])
  name: a
    offset 0
      (reg/v/f:DI 43 r14 [orig:68 a ] [68])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:71 medianVal ] [71])

OUT:
Stack adjustment: 80
Reg 1: end.1039+0
Reg 41: start+0
Reg 42: medianVal+0
Reg 43: a+0
Reg 44: len+0
Variables:
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [82 constant+0 S8 A8])
  name: a
    offset 0
      (reg/v/f:DI 43 r14 [orig:68 a ] [68])
  name: len
    offset 0
      (reg/v:SI 44 r15 [orig:64 len ] [64])
  name: start
    offset 0
      (reg/v:SI 41 r12 [orig:69 start ] [69])
  name: end.1039
    offset 0
      (reg/v:SI 1 dx [orig:59 end.1039 ] [59])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:71 medianVal ] [71])


Basic block 6:
IN:
Stack adjustment: 80
Reg 1: end.1039+0
Reg 41: start+0
Reg 42: medianVal+0
Reg 43: a+0
Reg 44: len+0
Variables:
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [82 constant+0 S8 A8])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:71 medianVal ] [71])
  name: a
    offset 0
      (reg/v/f:DI 43 r14 [orig:68 a ] [68])
  name: len
    offset 0
      (reg/v:SI 44 r15 [orig:64 len ] [64])
  name: end.1039
    offset 0
      (reg/v:SI 1 dx [orig:59 end.1039 ] [59])
  name: start
    offset 0
      (reg/v:SI 41 r12 [orig:69 start ] [69])

OUT:
Stack adjustment: 80
Reg 1: end.1039+0
Reg 41: start+0
Reg 42: medianVal+0
Reg 43: a+0
Reg 44: len+0
Variables:
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [82 constant+0 S8 A8])
  name: start
    offset 0
      (reg/v:SI 41 r12 [orig:69 start ] [69])
  name: a
    offset 0
      (reg/v/f:DI 43 r14 [orig:68 a ] [68])
  name: len
    offset 0
      (reg/v:SI 44 r15 [orig:64 len ] [64])
  name: end.1039
    offset 0
      (reg/v:SI 1 dx [orig:59 end.1039 ] [59])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:71 medianVal ] [71])


Basic block 7:
IN:
Stack adjustment: 80
Reg 1: end.1039+0
Reg 41: start+0
Reg 42: medianVal+0
Reg 43: a+0
Reg 44: len+0
Variables:
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [82 constant+0 S8 A8])
  name: len
    offset 0
      (reg/v:SI 44 r15 [orig:64 len ] [64])
  name: a
    offset 0
      (reg/v/f:DI 43 r14 [orig:68 a ] [68])
  name: start
    offset 0
      (reg/v:SI 41 r12 [orig:69 start ] [69])
  name: end.1039
    offset 0
      (reg/v:SI 1 dx [orig:59 end.1039 ] [59])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:71 medianVal ] [71])

OUT:
Stack adjustment: 80
Reg 1: end.1039+0
Reg 41: start+0
Reg 42: medianVal+0
Reg 43: a+0
Reg 44: len+0
Variables:
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [82 constant+0 S8 A8])
  name: end.1039
    offset 0
      (reg/v:SI 1 dx [orig:59 end.1039 ] [59])
  name: len
    offset 0
      (reg/v:SI 44 r15 [orig:64 len ] [64])
  name: start
    offset 0
      (reg/v:SI 41 r12 [orig:69 start ] [69])
  name: a
    offset 0
      (reg/v/f:DI 43 r14 [orig:68 a ] [68])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:71 medianVal ] [71])


Basic block 8:
IN:
Stack adjustment: 80
Reg 1: end.1039+0
Reg 41: start+0
Reg 42: medianVal+0
Reg 43: a+0
Reg 44: len+0
Variables:
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [82 constant+0 S8 A8])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:71 medianVal ] [71])
  name: end.1039
    offset 0
      (reg/v:SI 1 dx [orig:59 end.1039 ] [59])
  name: len
    offset 0
      (reg/v:SI 44 r15 [orig:64 len ] [64])
  name: a
    offset 0
      (reg/v/f:DI 43 r14 [orig:68 a ] [68])
  name: start
    offset 0
      (reg/v:SI 41 r12 [orig:69 start ] [69])

OUT:
Stack adjustment: 80
Reg 1: end.1039+0
Reg 41: start+0
Reg 42: medianVal+0
Reg 43: a+0
Reg 44: len+0
Variables:
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [82 constant+0 S8 A8])
  name: start
    offset 0
      (reg/v:SI 41 r12 [orig:69 start ] [69])
  name: end.1039
    offset 0
      (reg/v:SI 1 dx [orig:59 end.1039 ] [59])
  name: len
    offset 0
      (reg/v:SI 44 r15 [orig:64 len ] [64])
  name: a
    offset 0
      (reg/v/f:DI 43 r14 [orig:68 a ] [68])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:71 medianVal ] [71])


Basic block 9:
IN:
Stack adjustment: 80
Reg 1: end.1039+0
Reg 41: start+0
Reg 42: medianVal+0
Reg 43: a+0
Reg 44: len+0
Variables:
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [82 constant+0 S8 A8])
  name: len
    offset 0
      (reg/v:SI 44 r15 [orig:64 len ] [64])
  name: end.1039
    offset 0
      (reg/v:SI 1 dx [orig:59 end.1039 ] [59])
  name: start
    offset 0
      (reg/v:SI 41 r12 [orig:69 start ] [69])
  name: a
    offset 0
      (reg/v/f:DI 43 r14 [orig:68 a ] [68])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:71 medianVal ] [71])

OUT:
Stack adjustment: 80
Reg 1: end.1039+0
Reg 41: start+0
Reg 42: medianVal+0
Reg 43: a+0
Reg 44: len+0
Variables:
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [82 constant+0 S8 A8])
  name: a
    offset 0
      (reg/v/f:DI 43 r14 [orig:68 a ] [68])
  name: len
    offset 0
      (reg/v:SI 44 r15 [orig:64 len ] [64])
  name: start
    offset 0
      (reg/v:SI 41 r12 [orig:69 start ] [69])
  name: end.1039
    offset 0
      (reg/v:SI 1 dx [orig:59 end.1039 ] [59])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:71 medianVal ] [71])


Basic block 10:
IN:
Stack adjustment: 80
Reg 1: end.1039+0
Reg 41: start+0
Reg 42: medianVal+0
Reg 43: a+0
Reg 44: len+0
Variables:
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [82 constant+0 S8 A8])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:71 medianVal ] [71])
  name: a
    offset 0
      (reg/v/f:DI 43 r14 [orig:68 a ] [68])
  name: len
    offset 0
      (reg/v:SI 44 r15 [orig:64 len ] [64])
  name: end.1039
    offset 0
      (reg/v:SI 1 dx [orig:59 end.1039 ] [59])
  name: start
    offset 0
      (reg/v:SI 41 r12 [orig:69 start ] [69])

OUT:
Stack adjustment: 80
Reg 1: end.1039+0
Reg 41: start+0
Reg 42: medianVal+0
Reg 43: a+0
Reg 44: len+0
Variables:
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [82 constant+0 S8 A8])
  name: start
    offset 0
      (reg/v:SI 41 r12 [orig:69 start ] [69])
  name: a
    offset 0
      (reg/v/f:DI 43 r14 [orig:68 a ] [68])
  name: len
    offset 0
      (reg/v:SI 44 r15 [orig:64 len ] [64])
  name: end.1039
    offset 0
      (reg/v:SI 1 dx [orig:59 end.1039 ] [59])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:71 medianVal ] [71])


Basic block 11:
IN:
Stack adjustment: 80
Reg 1: end.1039+0
Reg 41: start+0
Reg 42: medianVal+0
Reg 43: a+0
Reg 44: len+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 43 r14 [orig:68 a ] [68])
  name: start
    offset 0
      (reg/v:SI 41 r12 [orig:69 start ] [69])
  name: end.1039
    offset 0
      (reg/v:SI 1 dx [orig:59 end.1039 ] [59])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:71 medianVal ] [71])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [82 constant+0 S8 A8])
  name: len
    offset 0
      (reg/v:SI 44 r15 [orig:64 len ] [64])

OUT:
Stack adjustment: 80
Reg 1: end.1039+0
Reg 41: start+0
Reg 42: medianVal+0
Reg 43: a+0
Reg 44: len+0
Variables:
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [82 constant+0 S8 A8])
  name: len
    offset 0
      (reg/v:SI 44 r15 [orig:64 len ] [64])
  name: a
    offset 0
      (reg/v/f:DI 43 r14 [orig:68 a ] [68])
  name: start
    offset 0
      (reg/v:SI 41 r12 [orig:69 start ] [69])
  name: end.1039
    offset 0
      (reg/v:SI 1 dx [orig:59 end.1039 ] [59])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:71 medianVal ] [71])


Basic block 12:
IN:
Stack adjustment: 80
Reg 1: end.1039+0
Reg 41: start+0
Reg 42: medianVal+0
Reg 43: a+0
Reg 44: len+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 43 r14 [orig:68 a ] [68])
  name: start
    offset 0
      (reg/v:SI 41 r12 [orig:69 start ] [69])
  name: end.1039
    offset 0
      (reg/v:SI 1 dx [orig:59 end.1039 ] [59])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:71 medianVal ] [71])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [82 constant+0 S8 A8])
  name: len
    offset 0
      (reg/v:SI 44 r15 [orig:64 len ] [64])

OUT:
Stack adjustment: 80
Reg 1: end.1039+0
Reg 41: start+0
Reg 42: medianVal+0
Reg 43: a+0
Reg 44: len+0
Variables:
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [82 constant+0 S8 A8])
  name: len
    offset 0
      (reg/v:SI 44 r15 [orig:64 len ] [64])
  name: a
    offset 0
      (reg/v/f:DI 43 r14 [orig:68 a ] [68])
  name: start
    offset 0
      (reg/v:SI 41 r12 [orig:69 start ] [69])
  name: end.1039
    offset 0
      (reg/v:SI 1 dx [orig:59 end.1039 ] [59])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:71 medianVal ] [71])


Basic block 13:
IN:
Stack adjustment: 80
Reg 1: end.1039+0
Reg 41: start+0
Reg 42: medianVal+0
Reg 43: a+0
Reg 44: len+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 43 r14 [orig:68 a ] [68])
  name: start
    offset 0
      (reg/v:SI 41 r12 [orig:69 start ] [69])
  name: end.1039
    offset 0
      (reg/v:SI 1 dx [orig:59 end.1039 ] [59])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:71 medianVal ] [71])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [82 constant+0 S8 A8])
  name: len
    offset 0
      (reg/v:SI 44 r15 [orig:64 len ] [64])

OUT:
Stack adjustment: 80
Reg 1: end.1039+0
Reg 41: start+0
Reg 42: medianVal+0
Reg 43: a+0
Reg 44: len+0
Variables:
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [82 constant+0 S8 A8])
  name: len
    offset 0
      (reg/v:SI 44 r15 [orig:64 len ] [64])
  name: a
    offset 0
      (reg/v/f:DI 43 r14 [orig:68 a ] [68])
  name: start
    offset 0
      (reg/v:SI 41 r12 [orig:69 start ] [69])
  name: end.1039
    offset 0
      (reg/v:SI 1 dx [orig:59 end.1039 ] [59])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:71 medianVal ] [71])


Basic block 14:
IN:
Stack adjustment: 80
Reg 1: end.1039+0
Reg 41: start+0
Reg 42: medianVal+0
Reg 43: a+0
Reg 44: len+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 43 r14 [orig:68 a ] [68])
  name: start
    offset 0
      (reg/v:SI 41 r12 [orig:69 start ] [69])
  name: end.1039
    offset 0
      (reg/v:SI 1 dx [orig:59 end.1039 ] [59])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:71 medianVal ] [71])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [82 constant+0 S8 A8])
  name: len
    offset 0
      (reg/v:SI 44 r15 [orig:64 len ] [64])

OUT:
Stack adjustment: 80
Reg 1: end.1039+0
Reg 41: start+0
Reg 42: medianVal+0
Reg 43: a+0
Reg 44: len+0
Variables:
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [82 constant+0 S8 A8])
  name: len
    offset 0
      (reg/v:SI 44 r15 [orig:64 len ] [64])
  name: a
    offset 0
      (reg/v/f:DI 43 r14 [orig:68 a ] [68])
  name: start
    offset 0
      (reg/v:SI 41 r12 [orig:69 start ] [69])
  name: end.1039
    offset 0
      (reg/v:SI 1 dx [orig:59 end.1039 ] [59])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:71 medianVal ] [71])


Basic block 15:
IN:
Stack adjustment: 80
Reg 1: end.1039+0
Reg 41: start+0
Reg 42: medianVal+0
Reg 43: a+0
Reg 44: len+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 43 r14 [orig:68 a ] [68])
  name: start
    offset 0
      (reg/v:SI 41 r12 [orig:69 start ] [69])
  name: end.1039
    offset 0
      (reg/v:SI 1 dx [orig:59 end.1039 ] [59])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:71 medianVal ] [71])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [82 constant+0 S8 A8])
  name: len
    offset 0
      (reg/v:SI 44 r15 [orig:64 len ] [64])

OUT:
Stack adjustment: 80
Reg 1: end.1039+0
Reg 41: start+0
Reg 42: medianVal+0
Reg 43: a+0
Reg 44: len+0
Variables:
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [82 constant+0 S8 A8])
  name: len
    offset 0
      (reg/v:SI 44 r15 [orig:64 len ] [64])
  name: a
    offset 0
      (reg/v/f:DI 43 r14 [orig:68 a ] [68])
  name: start
    offset 0
      (reg/v:SI 41 r12 [orig:69 start ] [69])
  name: end.1039
    offset 0
      (reg/v:SI 1 dx [orig:59 end.1039 ] [59])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:71 medianVal ] [71])


Basic block 16:
IN:
Stack adjustment: 80
Reg 1: end.1039+0
Reg 41: start+0
Reg 42: medianVal+0
Reg 43: a+0
Reg 44: len+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 43 r14 [orig:68 a ] [68])
  name: start
    offset 0
      (reg/v:SI 41 r12 [orig:69 start ] [69])
  name: end.1039
    offset 0
      (reg/v:SI 1 dx [orig:59 end.1039 ] [59])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:71 medianVal ] [71])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [82 constant+0 S8 A8])
  name: len
    offset 0
      (reg/v:SI 44 r15 [orig:64 len ] [64])

OUT:
Stack adjustment: 80
Reg 1: end.1039+0
Reg 41: start+0
Reg 42: medianVal+0
Reg 43: a+0
Reg 44: len+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 43 r14 [orig:68 a ] [68])
  name: start
    offset 0
      (reg/v:SI 41 r12 [orig:69 start ] [69])
  name: end.1039
    offset 0
      (reg/v:SI 1 dx [orig:59 end.1039 ] [59])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:71 medianVal ] [71])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [82 constant+0 S8 A8])
  name: len
    offset 0
      (reg/v:SI 44 r15 [orig:64 len ] [64])


Basic block 17:
IN:
Stack adjustment: 80
Reg 1: end.1039+0
Reg 41: start+0
Reg 42: medianVal+0
Reg 43: a+0
Reg 44: len+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 43 r14 [orig:68 a ] [68])
  name: start
    offset 0
      (reg/v:SI 41 r12 [orig:69 start ] [69])
  name: end.1039
    offset 0
      (reg/v:SI 1 dx [orig:59 end.1039 ] [59])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:71 medianVal ] [71])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [82 constant+0 S8 A8])
  name: len
    offset 0
      (reg/v:SI 44 r15 [orig:64 len ] [64])

OUT:
Stack adjustment: 80
Reg 1: end.1039+0
Reg 41: start+0
Reg 42: medianVal+0
Reg 43: a+0
Reg 44: len+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 43 r14 [orig:68 a ] [68])
  name: start
    offset 0
      (reg/v:SI 41 r12 [orig:69 start ] [69])
  name: end.1039
    offset 0
      (reg/v:SI 1 dx [orig:59 end.1039 ] [59])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:71 medianVal ] [71])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [82 constant+0 S8 A8])
  name: len
    offset 0
      (reg/v:SI 44 r15 [orig:64 len ] [64])


Basic block 18:
IN:
Stack adjustment: 80
Reg 1: end.1039+0
Reg 6: end+0
Reg 41: start+0
Reg 42: medianVal+0
Reg 43: a+0
Reg 44: len+0
Variables:
  name: end
    offset 0
      (reg/v:SI 6 bp [orig:70 end ] [70])
  name: a
    offset 0
      (reg/v/f:DI 43 r14 [orig:68 a ] [68])
  name: start
    offset 0
      (reg/v:SI 41 r12 [orig:69 start ] [69])
  name: end.1039
    offset 0
      (reg/v:SI 1 dx [orig:59 end.1039 ] [59])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:71 medianVal ] [71])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [82 constant+0 S8 A8])
  name: len
    offset 0
      (reg/v:SI 44 r15 [orig:64 len ] [64])

OUT:
Stack adjustment: 8
Variables:
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [82 constant+0 S8 A8])
  name: mad
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [81 mad+0 S8 A8])


Basic block 19:
IN:
Stack adjustment: 80
Reg 6: end+0
Reg 41: start+0
Reg 42: medianVal+0
Reg 43: a+0
Reg 44: len+0
Variables:
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [82 constant+0 S8 A8])
  name: len
    offset 0
      (reg/v:SI 44 r15 [orig:64 len ] [64])
  name: a
    offset 0
      (reg/v/f:DI 43 r14 [orig:68 a ] [68])
  name: start
    offset 0
      (reg/v:SI 41 r12 [orig:69 start ] [69])
  name: end
    offset 0
      (reg/v:SI 6 bp [orig:70 end ] [70])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:71 medianVal ] [71])

OUT:
Stack adjustment: 80
Reg 6: end+0
Reg 41: start+0
Reg 42: medianVal+0
Reg 43: a+0
Reg 44: len+0
Variables:
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -72 [0xffffffffffffffb8])) [82 constant+0 S8 A8])
  name: end
    offset 0
      (reg/v:SI 6 bp [orig:70 end ] [70])
  name: len
    offset 0
      (reg/v:SI 44 r15 [orig:64 len ] [64])
  name: start
    offset 0
      (reg/v:SI 41 r12 [orig:69 start ] [69])
  name: a
    offset 0
      (reg/v/f:DI 43 r14 [orig:68 a ] [68])
  name: medianVal
    offset 0
      (reg/v/f:DI 42 r13 [orig:71 medianVal ] [71])


20 basic blocks, 32 edges.

Basic block 0 prev -1, next 1, loop_depth 0, count 0, freq 1122, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
Successors:  1 [99.0%]  (fallthru,can_fallthru) 19 [1.0%]  (can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 1 prev 0, next 2, loop_depth 0, count 0, freq 1111, maybe hot.
Predecessors:  0 [99.0%]  (fallthru,can_fallthru)
Successors:  18 [10.0%]  (can_fallthru) 2 [90.0%]  (fallthru,can_fallthru)
Registers live at start: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 1 [dx] 3 [bx] 7 [sp] 22 [xmm1] 41 [r12] 43 [r14] 44 [r15]

Basic block 2 prev 1, next 3, loop_depth 0, count 0, freq 1000, maybe hot.
Predecessors:  1 [90.0%]  (fallthru,can_fallthru)
Successors:  3 [90.0%]  (fallthru,can_fallthru) 18 [10.0%]  (can_fallthru)
Registers live at start: 1 [dx] 3 [bx] 7 [sp] 22 [xmm1] 41 [r12] 43 [r14] 44 [r15]
Registers live at end: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 44 [r15]

Basic block 3 prev 2, next 4, loop_depth 0, count 0, freq 771, maybe hot.
Predecessors:  2 [90.0%]  (fallthru,can_fallthru)
Successors:  4 [87.5%]  (fallthru,can_fallthru) 17 [12.5%]  (can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 44 [r15]
Registers live at end: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 44 [r15]
Invalid sum of incoming frequencies 900, should be 771

Basic block 4 prev 3, next 5, loop_depth 0, count 0, freq 750, maybe hot.
Predecessors:  3 [87.5%]  (fallthru,can_fallthru)
Successors:  5 [85.7%]  (fallthru,can_fallthru) 16 [14.3%]  (can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 44 [r15]
Registers live at end: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 44 [r15]

Basic block 5 prev 4, next 6, loop_depth 0, count 0, freq 720, maybe hot.
Predecessors:  4 [85.7%]  (fallthru,can_fallthru)
Successors:  6 [83.3%]  (fallthru,can_fallthru) 15 [16.7%]  (can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 44 [r15]
Registers live at end: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 44 [r15]

Basic block 6 prev 5, next 7, loop_depth 0, count 0, freq 675, maybe hot.
Predecessors:  5 [83.3%]  (fallthru,can_fallthru)
Successors:  7 [80.0%]  (fallthru,can_fallthru) 14 [20.0%]  (can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 44 [r15]
Registers live at end: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 44 [r15]

Basic block 7 prev 6, next 8, loop_depth 0, count 0, freq 600, maybe hot.
Predecessors:  6 [80.0%]  (fallthru,can_fallthru)
Successors:  8 [75.0%]  (fallthru,can_fallthru) 13 [25.0%]  (can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 44 [r15]
Registers live at end: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 44 [r15]

Basic block 8 prev 7, next 9, loop_depth 0, count 0, freq 450, maybe hot.
Predecessors:  7 [75.0%]  (fallthru,can_fallthru)
Successors:  9 [66.7%]  (fallthru,can_fallthru) 12 [33.3%]  (can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 44 [r15]
Registers live at end: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 44 [r15]

Basic block 9 prev 8, next 10, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  8 [66.7%]  (fallthru,can_fallthru)
Successors:  10 [50.0%]  (fallthru,can_fallthru) 11 [50.0%]  (can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 44 [r15]
Registers live at end: 1 [dx] 2 [cx] 3 [bx] 5 [di] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 44 [r15]
Invalid sum of incoming frequencies 300, should be 900

Basic block 10 prev 9, next 11, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  9 [50.0%]  (fallthru,can_fallthru)
Successors:  11 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 3 [bx] 5 [di] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 44 [r15]
Registers live at end: 1 [dx] 2 [cx] 3 [bx] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 44 [r15]
Invalid sum of incoming frequencies 450, should be 900

Basic block 11 prev 10, next 12, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  10 [100.0%]  (fallthru,can_fallthru) 9 [50.0%]  (can_fallthru)
Successors:  12 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 3 [bx] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 44 [r15]
Registers live at end: 1 [dx] 2 [cx] 3 [bx] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 44 [r15]
Invalid sum of incoming frequencies 1350, should be 900

Basic block 12 prev 11, next 13, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  11 [100.0%]  (fallthru,can_fallthru) 8 [33.3%]  (can_fallthru)
Successors:  13 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 3 [bx] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 44 [r15]
Registers live at end: 1 [dx] 2 [cx] 3 [bx] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 44 [r15]
Invalid sum of incoming frequencies 1050, should be 900

Basic block 13 prev 12, next 14, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  12 [100.0%]  (fallthru,can_fallthru) 7 [25.0%]  (can_fallthru)
Successors:  14 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 3 [bx] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 44 [r15]
Registers live at end: 1 [dx] 2 [cx] 3 [bx] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 44 [r15]
Invalid sum of incoming frequencies 1050, should be 900

Basic block 14 prev 13, next 15, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  13 [100.0%]  (fallthru,can_fallthru) 6 [20.0%]  (can_fallthru)
Successors:  15 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 3 [bx] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 44 [r15]
Registers live at end: 1 [dx] 2 [cx] 3 [bx] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 44 [r15]
Invalid sum of incoming frequencies 1035, should be 900

Basic block 15 prev 14, next 16, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  14 [100.0%]  (fallthru,can_fallthru) 5 [16.7%]  (can_fallthru)
Successors:  16 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 3 [bx] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 44 [r15]
Registers live at end: 1 [dx] 2 [cx] 3 [bx] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 44 [r15]
Invalid sum of incoming frequencies 1020, should be 900

Basic block 16 prev 15, next 17, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  15 [100.0%]  (fallthru,can_fallthru) 4 [14.3%]  (can_fallthru)
Successors:  17 [90.0%]  (fallthru,can_fallthru) 18 [10.0%]  (can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 3 [bx] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 44 [r15]
Registers live at end: 1 [dx] 2 [cx] 3 [bx] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 44 [r15]
Invalid sum of incoming frequencies 1007, should be 900

Basic block 17 prev 16, next 18, loop_depth 1, count 0, freq 1013, maybe hot.
Predecessors:  16 [90.0%]  (fallthru,can_fallthru) 17 [90.0%]  (dfs_back,can_fallthru) 3 [12.5%]  (can_fallthru)
Successors:  17 [90.0%]  (dfs_back,can_fallthru) 18 [10.0%]  (fallthru,can_fallthru,loop_exit)
Registers live at start: 1 [dx] 2 [cx] 3 [bx] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 44 [r15]
Registers live at end: 1 [dx] 2 [cx] 3 [bx] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 44 [r15]
Invalid sum of incoming frequencies 1818, should be 1013

Basic block 18 prev 17, next 19, loop_depth 0, count 0, freq 1111, maybe hot.
Predecessors:  16 [10.0%]  (can_fallthru) 17 [10.0%]  (fallthru,can_fallthru,loop_exit) 2 [10.0%]  (can_fallthru) 1 [10.0%]  (can_fallthru)
Successors:  EXIT [100.0%] 
Registers live at start: 3 [bx] 7 [sp] 44 [r15]
Registers live at end: 3 [bx] 6 [bp] 7 [sp] 21 [xmm0] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Invalid sum of incoming frequencies 402, should be 1111

Basic block 19 prev 18, next -2, loop_depth 0, count 0, freq 11, maybe hot.
Predecessors:  0 [1.0%]  (can_fallthru)
Successors: 
Registers live at start: 7 [sp]
Registers live at end: 7 [sp]

(note:HI 1 0 530 ("./CppStatUtilities.cc") 193)

(note 530 1 531 0 ( a (expr_list:REG_DEP_TRUE (reg:DI 5 di [ a ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 531 530 532 0 ( start (expr_list:REG_DEP_TRUE (reg:SI 4 si [ start ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 532 531 533 0 ( end (expr_list:REG_DEP_TRUE (reg:SI 1 dx [ end ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 533 532 534 0 ( medianVal (expr_list:REG_DEP_TRUE (reg:DI 2 cx [ medianVal ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 534 533 11 0 ( constant (expr_list:REG_DEP_TRUE (reg:DF 21 xmm0 [ constant ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 0, registers live: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note:HI 11 534 9 0 [bb 0] NOTE_INSN_BASIC_BLOCK)

(note:HI 9 11 496 0 NOTE_INSN_FUNCTION_BEG)

(insn/f:TI 496 9 13 0 ./CppStatUtilities.cc:193 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0 S8 A8])
        (reg:DI 44 r15)) 74 {*pushdi2_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 44 r15)
        (nil)))

(note:HI 13 496 468 0 ("./CppStatUtilities.cc") 195)

(insn 468 13 14 0 ./CppStatUtilities.cc:195 (set (reg:SI 0 ax [73])
        (reg:SI 1 dx [orig:70 end ] [70])) 40 {*movsi_1} (nil)
    (nil))

(insn:TI 14 468 516 0 ./CppStatUtilities.cc:195 (parallel [
            (set (reg:SI 0 ax [73])
                (minus:SI (reg:SI 0 ax [73])
                    (reg:SI 4 si [orig:69 start ] [69])))
            (clobber (reg:CC 17 flags))
        ]) 242 {*subsi_1} (insn_list:REG_DEP_TRUE 468 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(note 516 14 497 0 ("./CppStatUtilities.cc") 193)

(insn/f:TI 497 516 517 0 ./CppStatUtilities.cc:193 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0 S8 A8])
        (reg:DI 43 r14)) 74 {*pushdi2_rex64} (insn_list:REG_DEP_TRUE 496 (nil))
    (expr_list:REG_DEAD (reg:DI 43 r14)
        (nil)))

(note 517 497 495 0 ("./CppStatUtilities.cc") 195)

(insn 495 517 535 0 ./CppStatUtilities.cc:195 (set (reg/v:SI 44 r15 [orig:64 len ] [64])
        (subreg:SI (plus:DI (reg:DI 0 ax [73])
                (const_int 1 [0x1])) 0)) 194 {*lea_1_rex64} (insn_list:REG_DEP_ANTI 496 (insn_list:REG_DEP_TRUE 14 (nil)))
    (expr_list:REG_DEAD (reg:DI 0 ax [73])
        (nil)))

(note 535 495 518 0 ( len (expr_list:REG_DEP_TRUE (reg/v:SI 44 r15 [orig:64 len ] [64])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 518 535 4 0 ("./CppStatUtilities.cc") 193)

(insn 4 518 498 0 ./CppStatUtilities.cc:193 (set (reg/v/f:DI 43 r14 [orig:68 a ] [68])
        (reg:DI 5 di [ a ])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 497 (nil))
    (expr_list:REG_DEAD (reg:DI 5 di [ a ])
        (nil)))

(insn/f:TI 498 4 16 0 ./CppStatUtilities.cc:193 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0 S8 A8])
        (reg:DI 42 r13)) 74 {*pushdi2_rex64} (insn_list:REG_DEP_TRUE 496 (insn_list:REG_DEP_TRUE 497 (nil)))
    (expr_list:REG_DEAD (reg:DI 42 r13)
        (nil)))

(note:HI 16 498 17 0 ("./CppStatUtilities.cc") 196)

(insn 17 16 536 0 ./CppStatUtilities.cc:196 (set (reg:DI 5 di [orig:74 len ] [74])
        (sign_extend:DI (reg/v:SI 44 r15 [orig:64 len ] [64]))) 115 {extendsidi2_rex64} (insn_list:REG_DEP_ANTI 4 (insn_list:REG_DEP_TRUE 495 (nil)))
    (nil))

(note 536 17 519 0 ( a (expr_list:REG_DEP_TRUE (reg/v/f:DI 43 r14 [orig:68 a ] [68])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 519 536 7 0 ("./CppStatUtilities.cc") 193)

(insn 7 519 520 0 ./CppStatUtilities.cc:193 (set (reg/v/f:DI 42 r13 [orig:71 medianVal ] [71])
        (reg:DI 2 cx [ medianVal ])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 498 (nil))
    (expr_list:REG_DEAD (reg:DI 2 cx [ medianVal ])
        (nil)))

(note 520 7 18 0 ("./CppStatUtilities.cc") 196)

(insn:TI 18 520 521 0 ./CppStatUtilities.cc:196 (parallel [
            (set (reg:DI 5 di [75])
                (ashift:DI (reg:DI 5 di [orig:74 len ] [74])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) 409 {*ashldi3_1_rex64} (insn_list:REG_DEP_TRUE 17 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(note 521 18 499 0 ("./CppStatUtilities.cc") 193)

(insn/f:TI 499 521 5 0 ./CppStatUtilities.cc:193 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0 S8 A8])
        (reg:DI 41 r12)) 74 {*pushdi2_rex64} (insn_list:REG_DEP_TRUE 496 (insn_list:REG_DEP_TRUE 497 (insn_list:REG_DEP_TRUE 498 (nil))))
    (expr_list:REG_DEAD (reg:DI 41 r12)
        (nil)))

(insn 5 499 500 0 ./CppStatUtilities.cc:193 (set (reg/v:SI 41 r12 [orig:69 start ] [69])
        (reg:SI 4 si [ start ])) 40 {*movsi_1} (insn_list:REG_DEP_ANTI 499 (nil))
    (expr_list:REG_DEAD (reg:SI 4 si [ start ])
        (nil)))

(insn/f:TI 500 5 6 0 ./CppStatUtilities.cc:193 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0 S8 A8])
        (reg:DI 6 bp)) 74 {*pushdi2_rex64} (insn_list:REG_DEP_TRUE 496 (insn_list:REG_DEP_TRUE 497 (insn_list:REG_DEP_TRUE 498 (insn_list:REG_DEP_TRUE 499 (nil)))))
    (expr_list:REG_DEAD (reg:DI 6 bp)
        (nil)))

(insn 6 500 501 0 ./CppStatUtilities.cc:193 (set (reg/v:SI 6 bp [orig:70 end ] [70])
        (reg:SI 1 dx [ end ])) 40 {*movsi_1} (insn_list:REG_DEP_ANTI 500 (nil))
    (expr_list:REG_DEAD (reg:SI 1 dx [ end ])
        (nil)))

(insn/f:TI 501 6 502 0 ./CppStatUtilities.cc:193 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0 S8 A8])
        (reg:DI 3 bx)) 74 {*pushdi2_rex64} (insn_list:REG_DEP_TRUE 496 (insn_list:REG_DEP_TRUE 497 (insn_list:REG_DEP_TRUE 498 (insn_list:REG_DEP_TRUE 499 (insn_list:REG_DEP_TRUE 500 (nil))))))
    (expr_list:REG_DEAD (reg:DI 3 bx)
        (nil)))

(insn/f:TI 502 501 503 0 ./CppStatUtilities.cc:193 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int -24 [0xffffffffffffffe8])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) 762 {pro_epilogue_adjust_stack_rex64} (insn_list:REG_DEP_TRUE 496 (insn_list:REG_DEP_TRUE 497 (insn_list:REG_DEP_TRUE 498 (insn_list:REG_DEP_TRUE 499 (insn_list:REG_DEP_TRUE 500 (insn_list:REG_DEP_TRUE 501 (nil)))))))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(note 503 502 8 0 NOTE_INSN_PROLOGUE_END)

(insn:TI 8 503 522 0 ./CppStatUtilities.cc:193 (set (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])) [82 constant+0 S8 A8])
        (reg:DF 21 xmm0 [ constant ])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 502 (nil))
    (expr_list:REG_DEAD (reg:DF 21 xmm0 [ constant ])
        (nil)))

(note 522 8 20 0 ("./CppStatUtilities.cc") 196)

(call_insn:TI 20 522 540 0 ./CppStatUtilities.cc:196 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("malloc") [flags 0x41] <function_decl 0x2b5eb3cce100 malloc>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_ANTI 496 (insn_list:REG_DEP_ANTI 497 (insn_list:REG_DEP_ANTI 498 (insn_list:REG_DEP_ANTI 499 (insn_list:REG_DEP_ANTI 500 (insn_list:REG_DEP_ANTI 501 (insn_list:REG_DEP_ANTI 8 (insn_list:REG_DEP_ANTI 5 (insn_list:REG_DEP_ANTI 7 (insn_list:REG_DEP_ANTI 6 (insn_list:REG_DEP_ANTI 468 (insn_list:REG_DEP_ANTI 495 (insn_list:REG_DEP_ANTI 14 (insn_list:REG_DEP_TRUE 18 (insn_list:REG_DEP_TRUE 502 (nil))))))))))))))))
    (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))

(note 540 20 539 0 ( constant (expr_list:REG_DEP_TRUE (mem/c:DF (plus:DI (reg/f:DI 16 argp)
            (const_int -72 [0xffffffffffffffb8])) [82 constant+0 S8 A8])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 539 540 538 0 ( medianVal (expr_list:REG_DEP_TRUE (reg/v/f:DI 42 r13 [orig:71 medianVal ] [71])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 538 539 537 0 ( end (expr_list:REG_DEP_TRUE (reg/v:SI 6 bp [orig:70 end ] [70])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 537 538 23 0 ( start (expr_list:REG_DEP_TRUE (reg/v:SI 41 r12 [orig:69 start ] [69])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note:HI 23 537 24 0 ("./CppStatUtilities.cc") 197)

(insn:TI 24 23 523 0 ./CppStatUtilities.cc:197 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 0 ax [orig:66 D.34660 ] [66])
            (const_int 0 [0x0]))) 0 {cmpdi_ccno_1_rex64} (insn_list:REG_DEP_OUTPUT 502 (insn_list:REG_DEP_OUTPUT 14 (insn_list:REG_DEP_OUTPUT 18 (insn_list:REG_DEP_TRUE 20 (nil)))))
    (nil))

(note 523 24 21 0 ("./CppStatUtilities.cc") 196)

(insn 21 523 524 0 ./CppStatUtilities.cc:196 (set (reg/f:DI 3 bx [orig:66 D.34660 ] [66])
        (reg:DI 0 ax)) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 501 (insn_list:REG_DEP_TRUE 20 (nil)))
    (expr_list:REG_DEAD (reg:DI 0 ax)
        (expr_list:REG_NOALIAS (reg/f:DI 76)
            (nil))))

(note 524 21 25 0 ("./CppStatUtilities.cc") 197)

(jump_insn:TI 25 524 38 0 ./CppStatUtilities.cc:197 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 515)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 496 (insn_list:REG_DEP_ANTI 497 (insn_list:REG_DEP_ANTI 498 (insn_list:REG_DEP_ANTI 499 (insn_list:REG_DEP_ANTI 500 (insn_list:REG_DEP_ANTI 501 (insn_list:REG_DEP_ANTI 502 (insn_list:REG_DEP_ANTI 4 (insn_list:REG_DEP_ANTI 5 (insn_list:REG_DEP_ANTI 6 (insn_list:REG_DEP_ANTI 7 (insn_list:REG_DEP_ANTI 8 (insn_list:REG_DEP_ANTI 468 (insn_list:REG_DEP_ANTI 14 (insn_list:REG_DEP_ANTI 495 (insn_list:REG_DEP_ANTI 17 (insn_list:REG_DEP_ANTI 18 (insn_list:REG_DEP_ANTI 21 (insn_list:REG_DEP_TRUE 24 (insn_list:REG_DEP_ANTI 20 (nil)))))))))))))))))))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 100 [0x64])
            (nil))))
;; End of basic block 0, registers live:
 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 1, registers live: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note:HI 38 25 39 1 [bb 1] NOTE_INSN_BASIC_BLOCK)

(note:HI 39 38 41 1 NOTE_INSN_DELETED)

(note:HI 41 39 42 1 ("./CppStatUtilities.cc") 199)

(insn:TI 42 41 43 1 ./CppStatUtilities.cc:199 (set (reg:SI 1 dx [ end ])
        (reg/v:SI 6 bp [orig:70 end ] [70])) 40 {*movsi_1} (nil)
    (nil))

(insn 43 42 44 1 ./CppStatUtilities.cc:199 (set (reg:SI 4 si [ start ])
        (reg/v:SI 41 r12 [orig:69 start ] [69])) 40 {*movsi_1} (nil)
    (nil))

(insn 44 43 45 1 ./CppStatUtilities.cc:199 (set (reg:DI 5 di [ a ])
        (reg/v/f:DI 43 r14 [orig:68 a ] [68])) 81 {*movdi_1_rex64} (nil)
    (nil))

(call_insn:TI 45 44 48 1 ./CppStatUtilities.cc:199 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("_Z6medianPdii") [flags 0x3] <function_decl 0x2b5eb6361e00 median>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_TRUE 44 (insn_list:REG_DEP_TRUE 43 (insn_list:REG_DEP_TRUE 42 (nil))))
    (expr_list:REG_DEAD (reg:SI 1 dx [ end ])
        (expr_list:REG_DEAD (reg:SI 4 si [ start ])
            (expr_list:REG_DEAD (reg:DI 5 di [ a ])
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di [ a ]))
        (expr_list:REG_DEP_TRUE (use (reg:SI 4 si [ start ]))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 dx [ end ]))
                (nil)))))

(note:HI 48 45 494 1 ("./CppStatUtilities.cc") 202)

(insn:TI 494 48 541 1 ./CppStatUtilities.cc:202 (set (reg/v:SI 1 dx [orig:59 end.1039 ] [59])
        (subreg:SI (plus:DI (reg:DI 6 bp [orig:70 end ] [70])
                (const_int 1 [0x1])) 0)) 194 {*lea_1_rex64} (insn_list:REG_DEP_ANTI 45 (insn_list:REG_DEP_OUTPUT 42 (nil)))
    (expr_list:REG_DEAD (reg:DI 6 bp [orig:70 end ] [70])
        (nil)))

(note 541 494 525 1 ( end.1039 (expr_list:REG_DEP_TRUE (reg/v:SI 1 dx [orig:59 end.1039 ] [59])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 525 541 46 1 ("./CppStatUtilities.cc") 199)

(insn 46 525 47 1 ./CppStatUtilities.cc:199 (set (reg:DF 22 xmm1 [orig:65 D.34664 ] [65])
        (reg:DF 21 xmm0)) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 45 (nil))
    (nil))

(insn:TI 47 46 50 1 ./CppStatUtilities.cc:199 (set (mem:DF (reg/v/f:DI 42 r13 [orig:71 medianVal ] [71]) [3 S8 A64])
        (reg:DF 21 xmm0 [orig:65 D.34664 ] [65])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 45 (nil))
    (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:65 D.34664 ] [65])
        (expr_list:REG_DEAD (reg/v/f:DI 42 r13 [orig:71 medianVal ] [71])
            (nil))))

(note:HI 50 47 51 1 ("./CppStatUtilities.cc") 203)

(insn:TI 51 50 52 1 ./CppStatUtilities.cc:203 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg/v:SI 41 r12 [orig:69 start ] [69])
            (reg/v:SI 1 dx [orig:59 end.1039 ] [59]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_OUTPUT 45 (insn_list:REG_DEP_TRUE 494 (nil)))
    (nil))

(jump_insn:TI 52 51 101 1 ./CppStatUtilities.cc:203 (set (pc)
        (if_then_else (ge (reg:CCGC 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 73)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 42 (insn_list:REG_DEP_ANTI 43 (insn_list:REG_DEP_ANTI 44 (insn_list:REG_DEP_ANTI 46 (insn_list:REG_DEP_ANTI 494 (insn_list:REG_DEP_TRUE 51 (insn_list:REG_DEP_ANTI 45 (insn_list:REG_DEP_ANTI 47 (nil)))))))))
    (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
            (nil))))
;; End of basic block 1, registers live:
 1 [dx] 3 [bx] 7 [sp] 22 [xmm1] 41 [r12] 43 [r14] 44 [r15]

(note:HI 101 52 54 NOTE_INSN_LOOP_END)

;; Start of basic block 2, registers live: 1 [dx] 3 [bx] 7 [sp] 22 [xmm1] 41 [r12] 43 [r14] 44 [r15]
(note:HI 54 101 56 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note:HI 56 54 112 2 NOTE_INSN_DELETED)

(note:HI 112 56 114 2 NOTE_INSN_DELETED)

(note:HI 114 112 115 2 NOTE_INSN_DELETED)

(note:HI 115 114 55 2 NOTE_INSN_DELETED)

(insn:TI 55 115 489 2 ./CppStatUtilities.cc:203 (set (reg:DI 4 si [orig:77 start ] [77])
        (sign_extend:DI (reg/v:SI 41 r12 [orig:69 start ] [69]))) 115 {extendsidi2_rex64} (nil)
    (nil))

(insn 489 55 57 2 (set (reg:V2DF 23 xmm2 [85])
        (vec_concat:V2DF (mem/u/c/i:DF (symbol_ref/u:DI ("*.LC32") [flags 0x2]) [3 S8 A128])
            (const_double:DF 0.0 [0x0.0p+0]))) 1088 {*vec_concatv2df} (nil)
    (nil))

(insn:TI 57 489 470 2 ./CppStatUtilities.cc:203 (set (reg:DI 5 di [orig:60 ivtmp.1036 ] [60])
        (plus:DI (mult:DI (reg:DI 4 si [orig:77 start ] [77])
                (const_int 8 [0x8]))
            (reg/v/f:DI 43 r14 [orig:68 a ] [68]))) 196 {*lea_2_rex64} (insn_list:REG_DEP_TRUE 55 (nil))
    (expr_list:REG_DEAD (reg:DI 4 si [orig:77 start ] [77])
        (expr_list:REG_DEAD (reg/v/f:DI 43 r14 [orig:68 a ] [68])
            (nil))))

(insn 470 57 493 2 (set (reg:SI 2 cx [91])
        (reg/v:SI 41 r12 [orig:69 start ] [69])) 40 {*movsi_1} (nil)
    (nil))

(insn 493 470 542 2 ./CppStatUtilities.cc:203 (set (reg:SI 6 bp [83])
        (subreg:SI (plus:DI (reg:DI 41 r12 [orig:69 start ] [69])
                (const_int 1 [0x1])) 0)) 194 {*lea_1_rex64} (nil)
    (nil))

(note 542 493 113 2 ( end (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 113 542 126 2 (set (reg:SI 2 cx [91])
        (not:SI (reg:SI 2 cx [91]))) 398 {*one_cmplsi2_1} (insn_list:REG_DEP_TRUE 470 (nil))
    (nil))

(insn 126 113 122 2 ./CppStatUtilities.cc:204 (set (reg:DI 37 r8 [orig:98 ivtmp.1033 ] [98])
        (const_int 1 [0x1])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn:TI 122 126 490 2 ./CppStatUtilities.cc:204 (set (reg:DF 21 xmm0 [80])
        (mem:DF (reg:DI 5 di [orig:60 ivtmp.1036 ] [60]) [3 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 57 (nil))
    (nil))

(insn 490 122 492 2 (set (reg:SI 4 si [95])
        (subreg:SI (plus:DI (reg:DI 2 cx [91])
                (reg:DI 1 dx [orig:59 end.1039 ] [59])) 0)) 194 {*lea_1_rex64} (insn_list:REG_DEP_ANTI 57 (insn_list:REG_DEP_OUTPUT 55 (insn_list:REG_DEP_TRUE 113 (nil))))
    (expr_list:REG_DEAD (reg:DI 2 cx [91])
        (nil)))

(insn 492 490 123 2 ./CppStatUtilities.cc:204 (set (reg:DI 2 cx [orig:99 ivtmp.1036 ] [99])
        (plus:DI (reg:DI 5 di [orig:60 ivtmp.1036 ] [60])
            (const_int 8 [0x8]))) 196 {*lea_2_rex64} (insn_list:REG_DEP_ANTI 490 (insn_list:REG_DEP_OUTPUT 113 (insn_list:REG_DEP_TRUE 57 (nil))))
    (nil))

(insn:TI 123 492 118 2 ./CppStatUtilities.cc:204 (set (reg:DF 21 xmm0 [80])
        (minus:DF (reg:DF 21 xmm0 [80])
            (reg:DF 22 xmm1 [orig:65 D.34664 ] [65]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 122 (nil))
    (nil))

(insn 118 123 130 2 (parallel [
            (set (reg:SI 4 si [95])
                (and:SI (reg:SI 4 si [95])
                    (const_int 7 [0x7])))
            (clobber (reg:CC 17 flags))
        ]) 299 {*andsi_1} (insn_list:REG_DEP_TRUE 490 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 130 118 491 2 ./CppStatUtilities.cc:203 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg/v:SI 1 dx [orig:59 end.1039 ] [59])
            (reg:SI 6 bp [83]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_OUTPUT 118 (insn_list:REG_DEP_TRUE 493 (nil)))
    (expr_list:REG_DEAD (reg:SI 6 bp [83])
        (nil)))

(insn:TI 491 130 125 2 ./CppStatUtilities.cc:204 (set (reg:V2DF 21 xmm0 [80])
        (and:V2DF (reg:V2DF 21 xmm0 [80])
            (reg:V2DF 23 xmm2 [85]))) 1050 {*andv2df3} (insn_list:REG_DEP_TRUE 489 (insn_list:REG_DEP_TRUE 123 (nil)))
    (nil))

(insn:TI 125 491 131 2 ./CppStatUtilities.cc:204 (set (mem:DF (reg/f:DI 3 bx [orig:66 D.34660 ] [66]) [3 S8 A64])
        (reg:DF 21 xmm0 [80])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 491 (insn_list:REG_DEP_ANTI 122 (nil)))
    (expr_list:REG_DEAD (reg:DF 21 xmm0 [80])
        (expr_list:REG_EQUAL (abs:DF (reg:DF 79))
            (nil))))

(jump_insn 131 125 299 2 ./CppStatUtilities.cc:203 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 73)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 55 (insn_list:REG_DEP_ANTI 57 (insn_list:REG_DEP_ANTI 489 (insn_list:REG_DEP_ANTI 470 (insn_list:REG_DEP_ANTI 113 (insn_list:REG_DEP_ANTI 490 (insn_list:REG_DEP_ANTI 118 (insn_list:REG_DEP_ANTI 122 (insn_list:REG_DEP_ANTI 123 (insn_list:REG_DEP_ANTI 491 (insn_list:REG_DEP_ANTI 126 (insn_list:REG_DEP_ANTI 492 (insn_list:REG_DEP_ANTI 493 (insn_list:REG_DEP_TRUE 130 (insn_list:REG_DEP_ANTI 125 (nil))))))))))))))))
    (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
            (nil))))
;; End of basic block 2, registers live:
 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 44 [r15]

;; Start of basic block 3, registers live: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 44 [r15]
(note:HI 299 131 297 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn:TI 297 299 298 3 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 4 si [95])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (nil)
    (nil))

(jump_insn:TI 298 297 276 3 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 59)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 297 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1250 [0x4e2])
            (nil))))
;; End of basic block 3, registers live:
 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 44 [r15]

;; Start of basic block 4, registers live: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 44 [r15]
(note:HI 276 298 274 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn:TI 274 276 275 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 4 si [95])
            (const_int 1 [0x1]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 275 274 253 4 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 460)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 274 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1428 [0x594])
            (nil))))
;; End of basic block 4, registers live:
 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 44 [r15]

;; Start of basic block 5, registers live: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 44 [r15]
(note:HI 253 275 251 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn:TI 251 253 252 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 4 si [95])
            (const_int 2 [0x2]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 252 251 230 5 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 461)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 251 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1666 [0x682])
            (nil))))
;; End of basic block 5, registers live:
 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 44 [r15]

;; Start of basic block 6, registers live: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 44 [r15]
(note:HI 230 252 228 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn:TI 228 230 229 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 4 si [95])
            (const_int 3 [0x3]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 229 228 207 6 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 462)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 228 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 2000 [0x7d0])
            (nil))))
;; End of basic block 6, registers live:
 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 44 [r15]

;; Start of basic block 7, registers live: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 44 [r15]
(note:HI 207 229 205 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn:TI 205 207 206 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 4 si [95])
            (const_int 4 [0x4]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 206 205 184 7 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 463)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 205 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 2500 [0x9c4])
            (nil))))
;; End of basic block 7, registers live:
 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 44 [r15]

;; Start of basic block 8, registers live: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 44 [r15]
(note:HI 184 206 182 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn:TI 182 184 183 8 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 4 si [95])
            (const_int 5 [0x5]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 183 182 161 8 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 464)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 182 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 3333 [0xd05])
            (nil))))
;; End of basic block 8, registers live:
 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 44 [r15]

;; Start of basic block 9, registers live: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 44 [r15]
(note:HI 161 183 159 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn:TI 159 161 160 9 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 4 si [95])
            (const_int 6 [0x6]))) 5 {*cmpsi_1_insn} (nil)
    (expr_list:REG_DEAD (reg:SI 4 si [95])
        (nil)))

(jump_insn:TI 160 159 151 9 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 465)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 159 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 9, registers live:
 1 [dx] 2 [cx] 3 [bx] 5 [di] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 44 [r15]

;; Start of basic block 10, registers live: 1 [dx] 3 [bx] 5 [di] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 44 [r15]
(note:HI 151 160 141 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn:TI 141 151 488 10 ./CppStatUtilities.cc:204 (set (reg:DF 24 xmm3 [146])
        (mem:DF (plus:DI (reg:DI 5 di [orig:60 ivtmp.1036 ] [60])
                (const_int 8 [0x8])) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn 488 141 145 10 ./CppStatUtilities.cc:204 (set (reg:DI 2 cx [orig:99 ivtmp.1036 ] [99])
        (plus:DI (reg:DI 5 di [orig:60 ivtmp.1036 ] [60])
            (const_int 16 [0x10]))) 196 {*lea_2_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 5 di [orig:60 ivtmp.1036 ] [60])
        (nil)))

(insn:TI 145 488 142 10 ./CppStatUtilities.cc:204 (set (strict_low_part (reg:QI 37 r8))
        (const_int 2 [0x2])) 58 {*movstrictqi_1} (nil)
    (expr_list:REG_EQUAL (const_int 2 [0x2])
        (nil)))

(insn:TI 142 145 487 10 ./CppStatUtilities.cc:204 (set (reg:DF 24 xmm3 [146])
        (minus:DF (reg:DF 24 xmm3 [146])
            (reg:DF 22 xmm1 [orig:65 D.34664 ] [65]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 141 (nil))
    (nil))

(insn:TI 487 142 144 10 ./CppStatUtilities.cc:204 (set (reg:V2DF 24 xmm3 [146])
        (and:V2DF (reg:V2DF 24 xmm3 [146])
            (reg:V2DF 23 xmm2 [85]))) 1050 {*andv2df3} (insn_list:REG_DEP_TRUE 142 (nil))
    (nil))

(insn:TI 144 487 465 10 ./CppStatUtilities.cc:204 (set (mem:DF (plus:DI (reg/f:DI 3 bx [orig:66 D.34660 ] [66])
                (const_int 8 [0x8])) [3 S8 A64])
        (reg:DF 24 xmm3 [146])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 487 (insn_list:REG_DEP_ANTI 141 (nil)))
    (expr_list:REG_DEAD (reg:DF 24 xmm3 [146])
        (expr_list:REG_EQUAL (abs:DF (reg:DF 147))
            (nil))))
;; End of basic block 10, registers live:
 1 [dx] 2 [cx] 3 [bx] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 44 [r15]

;; Start of basic block 11, registers live: 1 [dx] 2 [cx] 3 [bx] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 44 [r15]
(code_label:HI 465 144 174 11 986 "" [1 uses])

(note:HI 174 465 164 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn:TI 164 174 169 11 ./CppStatUtilities.cc:204 (set (reg:DF 25 xmm4 [150])
        (mem:DF (reg:DI 2 cx [orig:99 ivtmp.1036 ] [99]) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn 169 164 165 11 ./CppStatUtilities.cc:204 (parallel [
            (set (reg:DI 2 cx [orig:99 ivtmp.1036 ] [99])
                (plus:DI (reg:DI 2 cx [orig:99 ivtmp.1036 ] [99])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 164 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 165 169 486 11 ./CppStatUtilities.cc:204 (set (reg:DF 25 xmm4 [150])
        (minus:DF (reg:DF 25 xmm4 [150])
            (reg:DF 22 xmm1 [orig:65 D.34664 ] [65]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 164 (nil))
    (nil))

(insn:TI 486 165 167 11 ./CppStatUtilities.cc:204 (set (reg:V2DF 25 xmm4 [150])
        (and:V2DF (reg:V2DF 25 xmm4 [150])
            (reg:V2DF 23 xmm2 [85]))) 1050 {*andv2df3} (insn_list:REG_DEP_TRUE 165 (nil))
    (nil))

(insn:TI 167 486 168 11 ./CppStatUtilities.cc:204 (set (mem:DF (plus:DI (mult:DI (reg:DI 37 r8 [orig:98 ivtmp.1033 ] [98])
                    (const_int 8 [0x8]))
                (reg/f:DI 3 bx [orig:66 D.34660 ] [66])) [3 S8 A64])
        (reg:DF 25 xmm4 [150])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 486 (insn_list:REG_DEP_ANTI 164 (nil)))
    (expr_list:REG_DEAD (reg:DF 25 xmm4 [150])
        (expr_list:REG_EQUAL (abs:DF (reg:DF 151))
            (nil))))

(insn 168 167 464 11 ./CppStatUtilities.cc:204 (parallel [
            (set (reg:DI 37 r8 [orig:98 ivtmp.1033 ] [98])
                (plus:DI (reg:DI 37 r8 [orig:98 ivtmp.1033 ] [98])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 167 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 11, registers live:
 1 [dx] 2 [cx] 3 [bx] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 44 [r15]

;; Start of basic block 12, registers live: 1 [dx] 2 [cx] 3 [bx] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 44 [r15]
(code_label:HI 464 168 197 12 985 "" [1 uses])

(note:HI 197 464 187 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn:TI 187 197 192 12 ./CppStatUtilities.cc:204 (set (reg:DF 26 xmm5 [154])
        (mem:DF (reg:DI 2 cx [orig:99 ivtmp.1036 ] [99]) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn 192 187 188 12 ./CppStatUtilities.cc:204 (parallel [
            (set (reg:DI 2 cx [orig:99 ivtmp.1036 ] [99])
                (plus:DI (reg:DI 2 cx [orig:99 ivtmp.1036 ] [99])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 187 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 188 192 485 12 ./CppStatUtilities.cc:204 (set (reg:DF 26 xmm5 [154])
        (minus:DF (reg:DF 26 xmm5 [154])
            (reg:DF 22 xmm1 [orig:65 D.34664 ] [65]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 187 (nil))
    (nil))

(insn:TI 485 188 190 12 ./CppStatUtilities.cc:204 (set (reg:V2DF 26 xmm5 [154])
        (and:V2DF (reg:V2DF 26 xmm5 [154])
            (reg:V2DF 23 xmm2 [85]))) 1050 {*andv2df3} (insn_list:REG_DEP_TRUE 188 (nil))
    (nil))

(insn:TI 190 485 191 12 ./CppStatUtilities.cc:204 (set (mem:DF (plus:DI (mult:DI (reg:DI 37 r8 [orig:98 ivtmp.1033 ] [98])
                    (const_int 8 [0x8]))
                (reg/f:DI 3 bx [orig:66 D.34660 ] [66])) [3 S8 A64])
        (reg:DF 26 xmm5 [154])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 485 (insn_list:REG_DEP_ANTI 187 (nil)))
    (expr_list:REG_DEAD (reg:DF 26 xmm5 [154])
        (expr_list:REG_EQUAL (abs:DF (reg:DF 155))
            (nil))))

(insn 191 190 463 12 ./CppStatUtilities.cc:204 (parallel [
            (set (reg:DI 37 r8 [orig:98 ivtmp.1033 ] [98])
                (plus:DI (reg:DI 37 r8 [orig:98 ivtmp.1033 ] [98])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 190 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 12, registers live:
 1 [dx] 2 [cx] 3 [bx] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 44 [r15]

;; Start of basic block 13, registers live: 1 [dx] 2 [cx] 3 [bx] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 44 [r15]
(code_label:HI 463 191 220 13 984 "" [1 uses])

(note:HI 220 463 210 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn:TI 210 220 215 13 ./CppStatUtilities.cc:204 (set (reg:DF 27 xmm6 [158])
        (mem:DF (reg:DI 2 cx [orig:99 ivtmp.1036 ] [99]) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn 215 210 211 13 ./CppStatUtilities.cc:204 (parallel [
            (set (reg:DI 2 cx [orig:99 ivtmp.1036 ] [99])
                (plus:DI (reg:DI 2 cx [orig:99 ivtmp.1036 ] [99])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 210 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 211 215 484 13 ./CppStatUtilities.cc:204 (set (reg:DF 27 xmm6 [158])
        (minus:DF (reg:DF 27 xmm6 [158])
            (reg:DF 22 xmm1 [orig:65 D.34664 ] [65]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 210 (nil))
    (nil))

(insn:TI 484 211 213 13 ./CppStatUtilities.cc:204 (set (reg:V2DF 27 xmm6 [158])
        (and:V2DF (reg:V2DF 27 xmm6 [158])
            (reg:V2DF 23 xmm2 [85]))) 1050 {*andv2df3} (insn_list:REG_DEP_TRUE 211 (nil))
    (nil))

(insn:TI 213 484 214 13 ./CppStatUtilities.cc:204 (set (mem:DF (plus:DI (mult:DI (reg:DI 37 r8 [orig:98 ivtmp.1033 ] [98])
                    (const_int 8 [0x8]))
                (reg/f:DI 3 bx [orig:66 D.34660 ] [66])) [3 S8 A64])
        (reg:DF 27 xmm6 [158])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 484 (insn_list:REG_DEP_ANTI 210 (nil)))
    (expr_list:REG_DEAD (reg:DF 27 xmm6 [158])
        (expr_list:REG_EQUAL (abs:DF (reg:DF 159))
            (nil))))

(insn 214 213 462 13 ./CppStatUtilities.cc:204 (parallel [
            (set (reg:DI 37 r8 [orig:98 ivtmp.1033 ] [98])
                (plus:DI (reg:DI 37 r8 [orig:98 ivtmp.1033 ] [98])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 213 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 13, registers live:
 1 [dx] 2 [cx] 3 [bx] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 44 [r15]

;; Start of basic block 14, registers live: 1 [dx] 2 [cx] 3 [bx] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 44 [r15]
(code_label:HI 462 214 243 14 983 "" [1 uses])

(note:HI 243 462 233 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn:TI 233 243 238 14 ./CppStatUtilities.cc:204 (set (reg:DF 28 xmm7 [162])
        (mem:DF (reg:DI 2 cx [orig:99 ivtmp.1036 ] [99]) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn 238 233 234 14 ./CppStatUtilities.cc:204 (parallel [
            (set (reg:DI 2 cx [orig:99 ivtmp.1036 ] [99])
                (plus:DI (reg:DI 2 cx [orig:99 ivtmp.1036 ] [99])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 233 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 234 238 483 14 ./CppStatUtilities.cc:204 (set (reg:DF 28 xmm7 [162])
        (minus:DF (reg:DF 28 xmm7 [162])
            (reg:DF 22 xmm1 [orig:65 D.34664 ] [65]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 233 (nil))
    (nil))

(insn:TI 483 234 236 14 ./CppStatUtilities.cc:204 (set (reg:V2DF 28 xmm7 [162])
        (and:V2DF (reg:V2DF 28 xmm7 [162])
            (reg:V2DF 23 xmm2 [85]))) 1050 {*andv2df3} (insn_list:REG_DEP_TRUE 234 (nil))
    (nil))

(insn:TI 236 483 237 14 ./CppStatUtilities.cc:204 (set (mem:DF (plus:DI (mult:DI (reg:DI 37 r8 [orig:98 ivtmp.1033 ] [98])
                    (const_int 8 [0x8]))
                (reg/f:DI 3 bx [orig:66 D.34660 ] [66])) [3 S8 A64])
        (reg:DF 28 xmm7 [162])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 483 (insn_list:REG_DEP_ANTI 233 (nil)))
    (expr_list:REG_DEAD (reg:DF 28 xmm7 [162])
        (expr_list:REG_EQUAL (abs:DF (reg:DF 163))
            (nil))))

(insn 237 236 461 14 ./CppStatUtilities.cc:204 (parallel [
            (set (reg:DI 37 r8 [orig:98 ivtmp.1033 ] [98])
                (plus:DI (reg:DI 37 r8 [orig:98 ivtmp.1033 ] [98])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 236 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 14, registers live:
 1 [dx] 2 [cx] 3 [bx] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 44 [r15]

;; Start of basic block 15, registers live: 1 [dx] 2 [cx] 3 [bx] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 44 [r15]
(code_label:HI 461 237 266 15 982 "" [1 uses])

(note:HI 266 461 256 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn:TI 256 266 261 15 ./CppStatUtilities.cc:204 (set (reg:DF 45 xmm8 [166])
        (mem:DF (reg:DI 2 cx [orig:99 ivtmp.1036 ] [99]) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn 261 256 257 15 ./CppStatUtilities.cc:204 (parallel [
            (set (reg:DI 2 cx [orig:99 ivtmp.1036 ] [99])
                (plus:DI (reg:DI 2 cx [orig:99 ivtmp.1036 ] [99])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 256 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 257 261 482 15 ./CppStatUtilities.cc:204 (set (reg:DF 45 xmm8 [166])
        (minus:DF (reg:DF 45 xmm8 [166])
            (reg:DF 22 xmm1 [orig:65 D.34664 ] [65]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 256 (nil))
    (nil))

(insn:TI 482 257 259 15 ./CppStatUtilities.cc:204 (set (reg:V2DF 45 xmm8 [166])
        (and:V2DF (reg:V2DF 45 xmm8 [166])
            (reg:V2DF 23 xmm2 [85]))) 1050 {*andv2df3} (insn_list:REG_DEP_TRUE 257 (nil))
    (nil))

(insn:TI 259 482 260 15 ./CppStatUtilities.cc:204 (set (mem:DF (plus:DI (mult:DI (reg:DI 37 r8 [orig:98 ivtmp.1033 ] [98])
                    (const_int 8 [0x8]))
                (reg/f:DI 3 bx [orig:66 D.34660 ] [66])) [3 S8 A64])
        (reg:DF 45 xmm8 [166])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 482 (insn_list:REG_DEP_ANTI 256 (nil)))
    (expr_list:REG_DEAD (reg:DF 45 xmm8 [166])
        (expr_list:REG_EQUAL (abs:DF (reg:DF 167))
            (nil))))

(insn 260 259 460 15 ./CppStatUtilities.cc:204 (parallel [
            (set (reg:DI 37 r8 [orig:98 ivtmp.1033 ] [98])
                (plus:DI (reg:DI 37 r8 [orig:98 ivtmp.1033 ] [98])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 259 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 15, registers live:
 1 [dx] 2 [cx] 3 [bx] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 44 [r15]

;; Start of basic block 16, registers live: 1 [dx] 2 [cx] 3 [bx] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 44 [r15]
(code_label:HI 460 260 289 16 981 "" [1 uses])

(note:HI 289 460 279 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn:TI 279 289 284 16 ./CppStatUtilities.cc:204 (set (reg:DF 46 xmm9 [170])
        (mem:DF (reg:DI 2 cx [orig:99 ivtmp.1036 ] [99]) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn 284 279 280 16 ./CppStatUtilities.cc:204 (parallel [
            (set (reg:DI 2 cx [orig:99 ivtmp.1036 ] [99])
                (plus:DI (reg:DI 2 cx [orig:99 ivtmp.1036 ] [99])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 279 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 280 284 480 16 ./CppStatUtilities.cc:204 (set (reg:DF 46 xmm9 [170])
        (minus:DF (reg:DF 46 xmm9 [170])
            (reg:DF 22 xmm1 [orig:65 D.34664 ] [65]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 279 (nil))
    (nil))

(insn:TI 480 280 282 16 ./CppStatUtilities.cc:204 (set (reg:V2DF 46 xmm9 [170])
        (and:V2DF (reg:V2DF 46 xmm9 [170])
            (reg:V2DF 23 xmm2 [85]))) 1050 {*andv2df3} (insn_list:REG_DEP_TRUE 280 (nil))
    (nil))

(insn:TI 282 480 283 16 ./CppStatUtilities.cc:204 (set (mem:DF (plus:DI (mult:DI (reg:DI 37 r8 [orig:98 ivtmp.1033 ] [98])
                    (const_int 8 [0x8]))
                (reg/f:DI 3 bx [orig:66 D.34660 ] [66])) [3 S8 A64])
        (reg:DF 46 xmm9 [170])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 480 (insn_list:REG_DEP_ANTI 279 (nil)))
    (expr_list:REG_DEAD (reg:DF 46 xmm9 [170])
        (expr_list:REG_EQUAL (abs:DF (reg:DF 171))
            (nil))))

(insn 283 282 481 16 ./CppStatUtilities.cc:204 (parallel [
            (set (reg:DI 37 r8 [orig:98 ivtmp.1033 ] [98])
                (plus:DI (reg:DI 37 r8 [orig:98 ivtmp.1033 ] [98])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 282 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 481 283 287 16 ./CppStatUtilities.cc:203 (set (reg:SI 5 di [173])
        (subreg:SI (plus:DI (reg:DI 41 r12 [orig:69 start ] [69])
                (reg:DI 37 r8 [orig:98 ivtmp.1033 ] [98])) 0)) 194 {*lea_1_rex64} (insn_list:REG_DEP_TRUE 283 (nil))
    (nil))

(insn:TI 287 481 288 16 ./CppStatUtilities.cc:203 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg/v:SI 1 dx [orig:59 end.1039 ] [59])
            (reg:SI 5 di [173]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_OUTPUT 283 (insn_list:REG_DEP_OUTPUT 284 (insn_list:REG_DEP_TRUE 481 (nil))))
    (expr_list:REG_DEAD (reg:SI 5 di [173])
        (nil)))

(jump_insn:TI 288 287 59 16 ./CppStatUtilities.cc:203 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 73)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 279 (insn_list:REG_DEP_ANTI 280 (insn_list:REG_DEP_ANTI 480 (insn_list:REG_DEP_ANTI 283 (insn_list:REG_DEP_ANTI 284 (insn_list:REG_DEP_ANTI 481 (insn_list:REG_DEP_TRUE 287 (insn_list:REG_DEP_ANTI 282 (nil)))))))))
    (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
            (nil))))
;; End of basic block 16, registers live:
 1 [dx] 2 [cx] 3 [bx] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 44 [r15]

;; Start of basic block 17, registers live: 1 [dx] 2 [cx] 3 [bx] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 44 [r15]
(code_label:HI 59 288 60 17 952 "" [2 uses])

(note:HI 60 59 426 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(note:HI 426 60 306 17 NOTE_INSN_DELETED)

(note:HI 306 426 324 17 NOTE_INSN_DELETED)

(note:HI 324 306 342 17 NOTE_INSN_DELETED)

(note:HI 342 324 360 17 NOTE_INSN_DELETED)

(note:HI 360 342 378 17 NOTE_INSN_DELETED)

(note:HI 378 360 396 17 NOTE_INSN_DELETED)

(note:HI 396 378 62 17 NOTE_INSN_DELETED)

(insn:TI 62 396 63 17 ./CppStatUtilities.cc:204 (set (reg:DF 24 xmm3 [100])
        (mem:DF (reg:DI 2 cx [orig:99 ivtmp.1036 ] [99]) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:TI 63 62 471 17 ./CppStatUtilities.cc:204 (set (reg:DF 24 xmm3 [100])
        (minus:DF (reg:DF 24 xmm3 [100])
            (reg:DF 22 xmm1 [orig:65 D.34664 ] [65]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 62 (nil))
    (nil))

(insn:TI 471 63 66 17 ./CppStatUtilities.cc:204 (set (reg:V2DF 24 xmm3 [100])
        (and:V2DF (reg:V2DF 24 xmm3 [100])
            (reg:V2DF 23 xmm2 [85]))) 1050 {*andv2df3} (insn_list:REG_DEP_TRUE 63 (nil))
    (nil))

(insn:TI 66 471 302 17 ./CppStatUtilities.cc:204 (set (mem:DF (plus:DI (mult:DI (reg:DI 37 r8 [orig:98 ivtmp.1033 ] [98])
                    (const_int 8 [0x8]))
                (reg/f:DI 3 bx [orig:66 D.34660 ] [66])) [3 S8 A64])
        (reg:DF 24 xmm3 [100])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 471 (insn_list:REG_DEP_ANTI 62 (nil)))
    (expr_list:REG_DEAD (reg:DF 24 xmm3 [100])
        (expr_list:REG_EQUAL (abs:DF (reg:DF 101))
            (nil))))

(insn:TI 302 66 303 17 ./CppStatUtilities.cc:204 (set (reg:DF 21 xmm0 [106])
        (mem:DF (plus:DI (reg:DI 2 cx [orig:99 ivtmp.1036 ] [99])
                (const_int 8 [0x8])) [3 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 66 (nil))
    (nil))

(insn:TI 303 302 472 17 ./CppStatUtilities.cc:204 (set (reg:DF 21 xmm0 [106])
        (minus:DF (reg:DF 21 xmm0 [106])
            (reg:DF 22 xmm1 [orig:65 D.34664 ] [65]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 302 (nil))
    (nil))

(insn:TI 472 303 305 17 ./CppStatUtilities.cc:204 (set (reg:V2DF 21 xmm0 [106])
        (and:V2DF (reg:V2DF 21 xmm0 [106])
            (reg:V2DF 23 xmm2 [85]))) 1050 {*andv2df3} (insn_list:REG_DEP_TRUE 303 (nil))
    (nil))

(insn:TI 305 472 320 17 ./CppStatUtilities.cc:204 (set (mem:DF (plus:DI (plus:DI (mult:DI (reg:DI 37 r8 [orig:98 ivtmp.1033 ] [98])
                        (const_int 8 [0x8]))
                    (reg/f:DI 3 bx [orig:66 D.34660 ] [66]))
                (const_int 8 [0x8])) [3 S8 A64])
        (reg:DF 21 xmm0 [106])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 472 (insn_list:REG_DEP_ANTI 62 (insn_list:REG_DEP_ANTI 302 (nil))))
    (expr_list:REG_DEAD (reg:DF 21 xmm0 [106])
        (nil)))

(insn:TI 320 305 321 17 ./CppStatUtilities.cc:204 (set (reg:DF 52 xmm15 [112])
        (mem:DF (plus:DI (reg:DI 2 cx [orig:99 ivtmp.1036 ] [99])
                (const_int 16 [0x10])) [3 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 66 (insn_list:REG_DEP_TRUE 305 (nil)))
    (nil))

(insn:TI 321 320 473 17 ./CppStatUtilities.cc:204 (set (reg:DF 52 xmm15 [112])
        (minus:DF (reg:DF 52 xmm15 [112])
            (reg:DF 22 xmm1 [orig:65 D.34664 ] [65]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 320 (nil))
    (nil))

(insn:TI 473 321 323 17 ./CppStatUtilities.cc:204 (set (reg:V2DF 52 xmm15 [112])
        (and:V2DF (reg:V2DF 52 xmm15 [112])
            (reg:V2DF 23 xmm2 [85]))) 1050 {*andv2df3} (insn_list:REG_DEP_TRUE 321 (nil))
    (nil))

(insn:TI 323 473 338 17 ./CppStatUtilities.cc:204 (set (mem:DF (plus:DI (plus:DI (mult:DI (reg:DI 37 r8 [orig:98 ivtmp.1033 ] [98])
                        (const_int 8 [0x8]))
                    (reg/f:DI 3 bx [orig:66 D.34660 ] [66]))
                (const_int 16 [0x10])) [3 S8 A64])
        (reg:DF 52 xmm15 [112])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 473 (insn_list:REG_DEP_ANTI 62 (insn_list:REG_DEP_ANTI 302 (insn_list:REG_DEP_ANTI 320 (nil)))))
    (expr_list:REG_DEAD (reg:DF 52 xmm15 [112])
        (nil)))

(insn:TI 338 323 339 17 ./CppStatUtilities.cc:204 (set (reg:DF 51 xmm14 [118])
        (mem:DF (plus:DI (reg:DI 2 cx [orig:99 ivtmp.1036 ] [99])
                (const_int 24 [0x18])) [3 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 66 (insn_list:REG_DEP_TRUE 305 (insn_list:REG_DEP_TRUE 323 (nil))))
    (nil))

(insn:TI 339 338 474 17 ./CppStatUtilities.cc:204 (set (reg:DF 51 xmm14 [118])
        (minus:DF (reg:DF 51 xmm14 [118])
            (reg:DF 22 xmm1 [orig:65 D.34664 ] [65]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 338 (nil))
    (nil))

(insn:TI 474 339 341 17 ./CppStatUtilities.cc:204 (set (reg:V2DF 51 xmm14 [118])
        (and:V2DF (reg:V2DF 51 xmm14 [118])
            (reg:V2DF 23 xmm2 [85]))) 1050 {*andv2df3} (insn_list:REG_DEP_TRUE 339 (nil))
    (nil))

(insn:TI 341 474 356 17 ./CppStatUtilities.cc:204 (set (mem:DF (plus:DI (plus:DI (mult:DI (reg:DI 37 r8 [orig:98 ivtmp.1033 ] [98])
                        (const_int 8 [0x8]))
                    (reg/f:DI 3 bx [orig:66 D.34660 ] [66]))
                (const_int 24 [0x18])) [3 S8 A64])
        (reg:DF 51 xmm14 [118])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 474 (insn_list:REG_DEP_ANTI 62 (insn_list:REG_DEP_ANTI 302 (insn_list:REG_DEP_ANTI 320 (insn_list:REG_DEP_ANTI 338 (nil))))))
    (expr_list:REG_DEAD (reg:DF 51 xmm14 [118])
        (nil)))

(insn:TI 356 341 357 17 ./CppStatUtilities.cc:204 (set (reg:DF 50 xmm13 [124])
        (mem:DF (plus:DI (reg:DI 2 cx [orig:99 ivtmp.1036 ] [99])
                (const_int 32 [0x20])) [3 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 66 (insn_list:REG_DEP_TRUE 305 (insn_list:REG_DEP_TRUE 323 (insn_list:REG_DEP_TRUE 341 (nil)))))
    (nil))

(insn:TI 357 356 475 17 ./CppStatUtilities.cc:204 (set (reg:DF 50 xmm13 [124])
        (minus:DF (reg:DF 50 xmm13 [124])
            (reg:DF 22 xmm1 [orig:65 D.34664 ] [65]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 356 (nil))
    (nil))

(insn:TI 475 357 359 17 ./CppStatUtilities.cc:204 (set (reg:V2DF 50 xmm13 [124])
        (and:V2DF (reg:V2DF 50 xmm13 [124])
            (reg:V2DF 23 xmm2 [85]))) 1050 {*andv2df3} (insn_list:REG_DEP_TRUE 357 (nil))
    (nil))

(insn:TI 359 475 374 17 ./CppStatUtilities.cc:204 (set (mem:DF (plus:DI (plus:DI (mult:DI (reg:DI 37 r8 [orig:98 ivtmp.1033 ] [98])
                        (const_int 8 [0x8]))
                    (reg/f:DI 3 bx [orig:66 D.34660 ] [66]))
                (const_int 32 [0x20])) [3 S8 A64])
        (reg:DF 50 xmm13 [124])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 475 (insn_list:REG_DEP_ANTI 62 (insn_list:REG_DEP_ANTI 302 (insn_list:REG_DEP_ANTI 320 (insn_list:REG_DEP_ANTI 338 (insn_list:REG_DEP_ANTI 356 (nil)))))))
    (expr_list:REG_DEAD (reg:DF 50 xmm13 [124])
        (nil)))

(insn:TI 374 359 375 17 ./CppStatUtilities.cc:204 (set (reg:DF 49 xmm12 [130])
        (mem:DF (plus:DI (reg:DI 2 cx [orig:99 ivtmp.1036 ] [99])
                (const_int 40 [0x28])) [3 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 66 (insn_list:REG_DEP_TRUE 305 (insn_list:REG_DEP_TRUE 323 (insn_list:REG_DEP_TRUE 341 (insn_list:REG_DEP_TRUE 359 (nil))))))
    (nil))

(insn:TI 375 374 476 17 ./CppStatUtilities.cc:204 (set (reg:DF 49 xmm12 [130])
        (minus:DF (reg:DF 49 xmm12 [130])
            (reg:DF 22 xmm1 [orig:65 D.34664 ] [65]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 374 (nil))
    (nil))

(insn:TI 476 375 377 17 ./CppStatUtilities.cc:204 (set (reg:V2DF 49 xmm12 [130])
        (and:V2DF (reg:V2DF 49 xmm12 [130])
            (reg:V2DF 23 xmm2 [85]))) 1050 {*andv2df3} (insn_list:REG_DEP_TRUE 375 (nil))
    (nil))

(insn:TI 377 476 392 17 ./CppStatUtilities.cc:204 (set (mem:DF (plus:DI (plus:DI (mult:DI (reg:DI 37 r8 [orig:98 ivtmp.1033 ] [98])
                        (const_int 8 [0x8]))
                    (reg/f:DI 3 bx [orig:66 D.34660 ] [66]))
                (const_int 40 [0x28])) [3 S8 A64])
        (reg:DF 49 xmm12 [130])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 476 (insn_list:REG_DEP_ANTI 62 (insn_list:REG_DEP_ANTI 302 (insn_list:REG_DEP_ANTI 320 (insn_list:REG_DEP_ANTI 338 (insn_list:REG_DEP_ANTI 356 (insn_list:REG_DEP_ANTI 374 (nil))))))))
    (expr_list:REG_DEAD (reg:DF 49 xmm12 [130])
        (nil)))

(insn:TI 392 377 393 17 ./CppStatUtilities.cc:204 (set (reg:DF 48 xmm11 [136])
        (mem:DF (plus:DI (reg:DI 2 cx [orig:99 ivtmp.1036 ] [99])
                (const_int 48 [0x30])) [3 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 66 (insn_list:REG_DEP_TRUE 305 (insn_list:REG_DEP_TRUE 323 (insn_list:REG_DEP_TRUE 341 (insn_list:REG_DEP_TRUE 359 (insn_list:REG_DEP_TRUE 377 (nil)))))))
    (nil))

(insn:TI 393 392 477 17 ./CppStatUtilities.cc:204 (set (reg:DF 48 xmm11 [136])
        (minus:DF (reg:DF 48 xmm11 [136])
            (reg:DF 22 xmm1 [orig:65 D.34664 ] [65]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 392 (nil))
    (nil))

(insn:TI 477 393 395 17 ./CppStatUtilities.cc:204 (set (reg:V2DF 48 xmm11 [136])
        (and:V2DF (reg:V2DF 48 xmm11 [136])
            (reg:V2DF 23 xmm2 [85]))) 1050 {*andv2df3} (insn_list:REG_DEP_TRUE 393 (nil))
    (nil))

(insn:TI 395 477 410 17 ./CppStatUtilities.cc:204 (set (mem:DF (plus:DI (plus:DI (mult:DI (reg:DI 37 r8 [orig:98 ivtmp.1033 ] [98])
                        (const_int 8 [0x8]))
                    (reg/f:DI 3 bx [orig:66 D.34660 ] [66]))
                (const_int 48 [0x30])) [3 S8 A64])
        (reg:DF 48 xmm11 [136])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 477 (insn_list:REG_DEP_ANTI 62 (insn_list:REG_DEP_ANTI 302 (insn_list:REG_DEP_ANTI 320 (insn_list:REG_DEP_ANTI 338 (insn_list:REG_DEP_ANTI 356 (insn_list:REG_DEP_ANTI 374 (insn_list:REG_DEP_ANTI 392 (nil)))))))))
    (expr_list:REG_DEAD (reg:DF 48 xmm11 [136])
        (nil)))

(insn:TI 410 395 415 17 ./CppStatUtilities.cc:204 (set (reg:DF 47 xmm10 [142])
        (mem:DF (plus:DI (reg:DI 2 cx [orig:99 ivtmp.1036 ] [99])
                (const_int 56 [0x38])) [3 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 66 (insn_list:REG_DEP_TRUE 305 (insn_list:REG_DEP_TRUE 323 (insn_list:REG_DEP_TRUE 341 (insn_list:REG_DEP_TRUE 359 (insn_list:REG_DEP_TRUE 377 (insn_list:REG_DEP_TRUE 395 (nil))))))))
    (nil))

(insn 415 410 411 17 ./CppStatUtilities.cc:204 (parallel [
            (set (reg:DI 2 cx [orig:99 ivtmp.1036 ] [99])
                (plus:DI (reg:DI 2 cx [orig:99 ivtmp.1036 ] [99])
                    (const_int 64 [0x40])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 62 (insn_list:REG_DEP_ANTI 302 (insn_list:REG_DEP_ANTI 320 (insn_list:REG_DEP_ANTI 338 (insn_list:REG_DEP_ANTI 356 (insn_list:REG_DEP_ANTI 374 (insn_list:REG_DEP_ANTI 392 (insn_list:REG_DEP_ANTI 410 (nil)))))))))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 411 415 478 17 ./CppStatUtilities.cc:204 (set (reg:DF 47 xmm10 [142])
        (minus:DF (reg:DF 47 xmm10 [142])
            (reg:DF 22 xmm1 [orig:65 D.34664 ] [65]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 410 (nil))
    (nil))

(insn:TI 478 411 413 17 ./CppStatUtilities.cc:204 (set (reg:V2DF 47 xmm10 [142])
        (and:V2DF (reg:V2DF 47 xmm10 [142])
            (reg:V2DF 23 xmm2 [85]))) 1050 {*andv2df3} (insn_list:REG_DEP_TRUE 411 (nil))
    (nil))

(insn:TI 413 478 414 17 ./CppStatUtilities.cc:204 (set (mem:DF (plus:DI (plus:DI (mult:DI (reg:DI 37 r8 [orig:98 ivtmp.1033 ] [98])
                        (const_int 8 [0x8]))
                    (reg/f:DI 3 bx [orig:66 D.34660 ] [66]))
                (const_int 56 [0x38])) [3 S8 A64])
        (reg:DF 47 xmm10 [142])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 478 (insn_list:REG_DEP_ANTI 62 (insn_list:REG_DEP_ANTI 302 (insn_list:REG_DEP_ANTI 320 (insn_list:REG_DEP_ANTI 338 (insn_list:REG_DEP_ANTI 356 (insn_list:REG_DEP_ANTI 374 (insn_list:REG_DEP_ANTI 392 (insn_list:REG_DEP_ANTI 410 (nil))))))))))
    (expr_list:REG_DEAD (reg:DF 47 xmm10 [142])
        (nil)))

(insn 414 413 479 17 ./CppStatUtilities.cc:204 (parallel [
            (set (reg:DI 37 r8 [orig:98 ivtmp.1033 ] [98])
                (plus:DI (reg:DI 37 r8 [orig:98 ivtmp.1033 ] [98])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 66 (insn_list:REG_DEP_ANTI 305 (insn_list:REG_DEP_ANTI 323 (insn_list:REG_DEP_ANTI 341 (insn_list:REG_DEP_ANTI 359 (insn_list:REG_DEP_ANTI 377 (insn_list:REG_DEP_ANTI 395 (insn_list:REG_DEP_ANTI 413 (nil)))))))))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 479 414 418 17 ./CppStatUtilities.cc:203 (set (reg:SI 38 r9 [145])
        (subreg:SI (plus:DI (reg:DI 41 r12 [orig:69 start ] [69])
                (reg:DI 37 r8 [orig:98 ivtmp.1033 ] [98])) 0)) 194 {*lea_1_rex64} (insn_list:REG_DEP_TRUE 414 (nil))
    (nil))

(insn:TI 418 479 419 17 ./CppStatUtilities.cc:203 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg/v:SI 1 dx [orig:59 end.1039 ] [59])
            (reg:SI 38 r9 [145]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_OUTPUT 414 (insn_list:REG_DEP_OUTPUT 415 (insn_list:REG_DEP_TRUE 479 (nil))))
    (expr_list:REG_DEAD (reg:SI 38 r9 [145])
        (nil)))

(jump_insn:TI 419 418 100 17 ./CppStatUtilities.cc:203 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 59)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 62 (insn_list:REG_DEP_ANTI 63 (insn_list:REG_DEP_ANTI 471 (insn_list:REG_DEP_ANTI 302 (insn_list:REG_DEP_ANTI 303 (insn_list:REG_DEP_ANTI 472 (insn_list:REG_DEP_ANTI 320 (insn_list:REG_DEP_ANTI 321 (insn_list:REG_DEP_ANTI 473 (insn_list:REG_DEP_ANTI 338 (insn_list:REG_DEP_ANTI 339 (insn_list:REG_DEP_ANTI 474 (insn_list:REG_DEP_ANTI 356 (insn_list:REG_DEP_ANTI 357 (insn_list:REG_DEP_ANTI 475 (insn_list:REG_DEP_ANTI 374 (insn_list:REG_DEP_ANTI 375 (insn_list:REG_DEP_ANTI 476 (insn_list:REG_DEP_ANTI 392 (insn_list:REG_DEP_ANTI 393 (insn_list:REG_DEP_ANTI 477 (insn_list:REG_DEP_ANTI 410 (insn_list:REG_DEP_ANTI 411 (insn_list:REG_DEP_ANTI 478 (insn_list:REG_DEP_ANTI 414 (insn_list:REG_DEP_ANTI 415 (insn_list:REG_DEP_ANTI 479 (insn_list:REG_DEP_TRUE 418 (insn_list:REG_DEP_ANTI 66 (insn_list:REG_DEP_ANTI 305 (insn_list:REG_DEP_ANTI 323 (insn_list:REG_DEP_ANTI 341 (insn_list:REG_DEP_ANTI 359 (insn_list:REG_DEP_ANTI 377 (insn_list:REG_DEP_ANTI 395 (insn_list:REG_DEP_ANTI 413 (nil)))))))))))))))))))))))))))))))))))))
    (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_BR_PROB (const_int 9000 [0x2328])
            (nil))))
;; End of basic block 17, registers live:
 1 [dx] 2 [cx] 3 [bx] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 44 [r15]

(note:HI 100 419 543 NOTE_INSN_LOOP_BEG)

(note 543 100 73 18 ( end (expr_list:REG_DEP_TRUE (reg/v:SI 6 bp [orig:70 end ] [70])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 18, registers live: 3 [bx] 7 [sp] 44 [r15]
(code_label:HI 73 543 74 18 950 "" [3 uses])

(note:HI 74 73 75 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(note:HI 75 74 83 18 ("./CppStatUtilities.cc") 206)

(note:HI 83 75 87 18 NOTE_INSN_DELETED)

(note:HI 87 83 76 18 NOTE_INSN_FUNCTION_END)

(insn:TI 76 87 77 18 ./CppStatUtilities.cc:206 (set (reg:SI 4 si [ len ])
        (reg/v:SI 44 r15 [orig:64 len ] [64])) 40 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg/v:SI 44 r15 [orig:64 len ] [64])
        (nil)))

(insn 77 76 544 18 ./CppStatUtilities.cc:206 (set (reg:DI 5 di [ res ])
        (reg/f:DI 3 bx [orig:66 D.34660 ] [66])) 81 {*movdi_1_rex64} (nil)
    (nil))

(note 544 77 78 18 ( res (expr_list:REG_DEP_TRUE (reg:DI 5 di [ res ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(call_insn:TI 78 544 546 18 ./CppStatUtilities.cc:206 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("medianInPlace") [flags 0x41] <function_decl 0x2b5eb631e600 medianInPlace>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_TRUE 77 (insn_list:REG_DEP_TRUE 76 (nil)))
    (expr_list:REG_DEAD (reg:SI 4 si [ len ])
        (expr_list:REG_DEAD (reg:DI 5 di [ res ])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di [ res ]))
        (expr_list:REG_DEP_TRUE (use (reg:SI 4 si [ len ]))
            (nil))))

(note 546 78 545 18 ( res (nil)) NOTE_INSN_VAR_LOCATION)

(note 545 546 80 18 ( end.1039 (nil)) NOTE_INSN_VAR_LOCATION)

(note:HI 80 545 81 18 ("./CppStatUtilities.cc") 208)

(insn:TI 81 80 547 18 ./CppStatUtilities.cc:208 (set (reg:DI 5 di [ res ])
        (reg/f:DI 3 bx [orig:66 D.34660 ] [66])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 78 (insn_list:REG_DEP_OUTPUT 77 (nil)))
    (expr_list:REG_DEAD (reg/f:DI 3 bx [orig:66 D.34660 ] [66])
        (nil)))

(note 547 81 526 18 ( res (expr_list:REG_DEP_TRUE (reg:DI 5 di [ res ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 526 547 79 18 ("./CppStatUtilities.cc") 206)

(insn 79 526 548 18 ./CppStatUtilities.cc:206 (set (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                (const_int 16 [0x10])) [81 mad+0 S8 A8])
        (reg:DF 21 xmm0)) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 78 (nil))
    (expr_list:REG_DEAD (reg:DF 21 xmm0)
        (nil)))

(note 548 79 527 18 ( mad (expr_list:REG_DEP_TRUE (mem/c:DF (plus:DI (reg/f:DI 16 argp)
            (const_int -64 [0xffffffffffffffc0])) [81 mad+0 S8 A8])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 527 548 82 18 ("./CppStatUtilities.cc") 208)

(call_insn:TI 82 527 549 18 ./CppStatUtilities.cc:208 (call (mem:QI (symbol_ref:DI ("free") [flags 0x41] <function_decl 0x2b5eb5102400 free>) [0 S1 A8])
        (const_int 0 [0x0])) 555 {*call_0} (insn_list:REG_DEP_ANTI 79 (insn_list:REG_DEP_OUTPUT 76 (insn_list:REG_DEP_TRUE 81 (insn_list:REG_DEP_ANTI 78 (nil)))))
    (expr_list:REG_DEAD (reg:DI 5 di [ res ])
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di [ res ]))
        (nil)))

(note 549 82 88 18 ( res (nil)) NOTE_INSN_VAR_LOCATION)

(note:HI 88 549 469 18 ("./CppStatUtilities.cc") 211)

(insn:TI 469 88 90 18 ./CppStatUtilities.cc:211 (set (reg/i:DF 21 xmm0 [ <result> ])
        (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                (const_int 16 [0x10])) [81 mad+0 S8 A8])) 94 {*movdf_integer} (insn_list:REG_DEP_ANTI 79 (insn_list:REG_DEP_OUTPUT 78 (insn_list:REG_DEP_ANTI 82 (nil))))
    (nil))

(insn:TI 90 469 416 18 ./CppStatUtilities.cc:211 (set (reg/i:DF 21 xmm0 [ <result> ])
        (mult:DF (reg/i:DF 21 xmm0 [ <result> ])
            (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                    (const_int 8 [0x8])) [82 constant+0 S8 A8]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 469 (insn_list:REG_DEP_ANTI 82 (nil)))
    (nil))

(note:HI 416 90 504 18 ("./CppStatUtilities.cc") 203)

(note 504 416 505 18 NOTE_INSN_EPILOGUE_BEG)

(insn 505 504 528 18 ./CppStatUtilities.cc:211 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 24 [0x18])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) 762 {pro_epilogue_adjust_stack_rex64} (insn_list:REG_DEP_ANTI 78 (insn_list:REG_DEP_ANTI 79 (insn_list:REG_DEP_ANTI 82 (insn_list:REG_DEP_ANTI 469 (insn_list:REG_DEP_ANTI 90 (nil))))))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(note 528 505 96 18 NOTE_INSN_DELETED)

(insn 96 528 529 18 ./CppStatUtilities.cc:211 (use (reg/i:DF 21 xmm0 [ <result> ])) -1 (insn_list:REG_DEP_TRUE 90 (nil))
    (nil))

(note 529 96 506 18 NOTE_INSN_DELETED)

(insn:TI 506 529 507 18 ./CppStatUtilities.cc:211 (parallel [
            (set (reg:DI 3 bx)
                (mem:DI (reg/f:DI 7 sp) [0 S8 A8]))
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 8 [0x8])))
        ]) 77 {popdi1} (insn_list:REG_DEP_ANTI 77 (insn_list:REG_DEP_ANTI 81 (insn_list:REG_DEP_ANTI 82 (insn_list:REG_DEP_TRUE 505 (nil)))))
    (nil))

(insn:TI 507 506 550 18 ./CppStatUtilities.cc:211 (parallel [
            (set (reg:DI 6 bp)
                (mem:DI (reg/f:DI 7 sp) [0 S8 A8]))
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 8 [0x8])))
        ]) 77 {popdi1} (insn_list:REG_DEP_TRUE 506 (insn_list:REG_DEP_ANTI 82 (insn_list:REG_DEP_TRUE 505 (nil))))
    (nil))

(note 550 507 508 18 ( end (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 508 550 551 18 ./CppStatUtilities.cc:211 (parallel [
            (set (reg:DI 41 r12)
                (mem:DI (reg/f:DI 7 sp) [0 S8 A8]))
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 8 [0x8])))
        ]) 77 {popdi1} (insn_list:REG_DEP_TRUE 507 (insn_list:REG_DEP_ANTI 82 (insn_list:REG_DEP_TRUE 505 (nil))))
    (nil))

(note 551 508 509 18 ( start (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 509 551 552 18 ./CppStatUtilities.cc:211 (parallel [
            (set (reg:DI 42 r13)
                (mem:DI (reg/f:DI 7 sp) [0 S8 A8]))
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 8 [0x8])))
        ]) 77 {popdi1} (insn_list:REG_DEP_TRUE 508 (insn_list:REG_DEP_ANTI 82 (insn_list:REG_DEP_TRUE 505 (nil))))
    (nil))

(note 552 509 510 18 ( medianVal (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 510 552 553 18 ./CppStatUtilities.cc:211 (parallel [
            (set (reg:DI 43 r14)
                (mem:DI (reg/f:DI 7 sp) [0 S8 A8]))
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 8 [0x8])))
        ]) 77 {popdi1} (insn_list:REG_DEP_TRUE 509 (insn_list:REG_DEP_ANTI 82 (insn_list:REG_DEP_TRUE 505 (nil))))
    (nil))

(note 553 510 511 18 ( a (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 511 553 554 18 ./CppStatUtilities.cc:211 (parallel [
            (set (reg:DI 44 r15)
                (mem:DI (reg/f:DI 7 sp) [0 S8 A8]))
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 8 [0x8])))
        ]) 77 {popdi1} (insn_list:REG_DEP_ANTI 76 (insn_list:REG_DEP_TRUE 510 (insn_list:REG_DEP_ANTI 82 (insn_list:REG_DEP_TRUE 505 (nil)))))
    (nil))

(note 554 511 512 18 ( len (nil)) NOTE_INSN_VAR_LOCATION)

(jump_insn:TI 512 554 513 18 ./CppStatUtilities.cc:211 (return) 562 {return_internal} (insn_list:REG_DEP_ANTI 77 (insn_list:REG_DEP_ANTI 79 (insn_list:REG_DEP_ANTI 469 (insn_list:REG_DEP_TRUE 510 (insn_list:REG_DEP_TRUE 509 (insn_list:REG_DEP_TRUE 508 (insn_list:REG_DEP_TRUE 90 (insn_list:REG_DEP_ANTI 96 (insn_list:REG_DEP_TRUE 505 (insn_list:REG_DEP_TRUE 511 (insn_list:REG_DEP_TRUE 507 (insn_list:REG_DEP_TRUE 81 (insn_list:REG_DEP_TRUE 76 (insn_list:REG_DEP_TRUE 506 (insn_list:REG_DEP_TRUE 78 (insn_list:REG_DEP_TRUE 82 (nil)))))))))))))))))
    (nil))
;; End of basic block 18, registers live:
 3 [bx] 6 [bp] 7 [sp] 21 [xmm0] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

(barrier 513 512 555)

(note 555 513 556 19 ( a (expr_list:REG_DEP_TRUE (reg/v/f:DI 43 r14 [orig:68 a ] [68])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 556 555 557 19 ( start (expr_list:REG_DEP_TRUE (reg/v:SI 41 r12 [orig:69 start ] [69])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 557 556 558 19 ( end (expr_list:REG_DEP_TRUE (reg/v:SI 6 bp [orig:70 end ] [70])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 558 557 559 19 ( medianVal (expr_list:REG_DEP_TRUE (reg/v/f:DI 42 r13 [orig:71 medianVal ] [71])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 559 558 560 19 ( len (expr_list:REG_DEP_TRUE (reg/v:SI 44 r15 [orig:64 len ] [64])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 560 559 515 19 ( mad (nil)) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 19, registers live: 7 [sp]
(code_label 515 560 27 19 987 "" [1 uses])

(note:HI 27 515 31 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn:TI 31 27 28 19 ./CppStatUtilities.cc:197 (set (reg:DI 5 di [ stderr ])
        (mem/f/c/i:DI (symbol_ref:DI ("stderr") [flags 0x40] <var_decl 0x2b5eb42da790 stderr>) [11 stderr+0 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 28 31 29 19 ./CppStatUtilities.cc:197 (set (reg:SI 2 cx)
        (const_int 197 [0xc5])) 40 {*movsi_1} (nil)
    (nil))

(insn 29 28 30 19 ./CppStatUtilities.cc:197 (set (reg:DI 1 dx)
        (symbol_ref/f:DI ("*.LC3") [flags 0x2] <string_cst 0x2b5eb671c300>)) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn:TI 30 29 514 19 ./CppStatUtilities.cc:197 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC4") [flags 0x2] <string_cst 0x2b5eb66c6f50>)) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 514 30 33 19 ./CppStatUtilities.cc:197 (parallel [
            (set (reg:DI 0 ax)
                (const_int 0 [0x0]))
            (clobber (reg:CC 17 flags))
        ]) 78 {*movdi_xor_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(call_insn:TI 33 514 34 19 ./CppStatUtilities.cc:197 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("fprintf") [flags 0x41] <function_decl 0x2b5eb3c9fd00 fprintf>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_TRUE 31 (insn_list:REG_DEP_TRUE 30 (insn_list:REG_DEP_TRUE 28 (insn_list:REG_DEP_TRUE 29 (insn_list:REG_DEP_TRUE 514 (nil))))))
    (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_DEAD (reg:DI 1 dx)
            (expr_list:REG_DEAD (reg:DI 4 si)
                (expr_list:REG_DEAD (reg:DI 5 di [ stderr ])
                    (expr_list:REG_UNUSED (reg:SI 0 ax)
                        (nil))))))
    (expr_list:REG_DEP_TRUE (use (reg:QI 0 ax))
        (expr_list:REG_DEP_TRUE (use (reg:DI 5 di [ stderr ]))
            (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
                (expr_list:REG_DEP_TRUE (use (reg:DI 1 dx))
                    (expr_list:REG_DEP_TRUE (use (reg:SI 2 cx))
                        (nil)))))))

(insn:TI 34 33 35 19 ./CppStatUtilities.cc:197 (set (reg:SI 5 di)
        (const_int 1 [0x1])) 40 {*movsi_1} (insn_list:REG_DEP_ANTI 33 (insn_list:REG_DEP_OUTPUT 31 (nil)))
    (nil))

(call_insn:TI 35 34 36 19 ./CppStatUtilities.cc:197 (call (mem:QI (symbol_ref:DI ("exit") [flags 0x41] <function_decl 0x2b5eb3cc3b00 exit>) [0 S1 A8])
        (const_int 0 [0x0])) 555 {*call_0} (insn_list:REG_DEP_ANTI 31 (insn_list:REG_DEP_ANTI 514 (insn_list:REG_DEP_ANTI 30 (insn_list:REG_DEP_ANTI 28 (insn_list:REG_DEP_ANTI 29 (insn_list:REG_DEP_TRUE 34 (insn_list:REG_DEP_ANTI 33 (nil))))))))
    (expr_list:REG_DEAD (reg:SI 5 di)
        (expr_list:REG_NORETURN (const_int 0 [0x0])
            (expr_list:REG_EH_REGION (const_int 0 [0x0])
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 5 di))
        (nil)))
;; End of basic block 19, registers live:
 7 [sp]

(barrier:HI 36 35 467)

(note 467 36 0 NOTE_INSN_DELETED)


;; Function double mad(double*, int, int, double) (_Z3madPdiid)


Basic block 0:
IN:
Stack adjustment: 8
Reg 1: end+0
Reg 4: start+0
Reg 5: a+0
Reg 21: constant+0
Variables:
  name: a
    offset 0
      (reg:DI 5 di [ a ])
  name: start
    offset 0
      (reg:SI 4 si [ start ])
  name: end
    offset 0
      (reg:SI 1 dx [ end ])
  name: constant
    offset 0
      (reg:DF 21 xmm0 [ constant ])

OUT:
Stack adjustment: 64
Reg 6: end+0
Reg 41: start+0
Reg 42: a+0
Reg 43: len+0
Variables:
  name: len
    offset 0
      (reg/v:SI 43 r14 [orig:65 len ] [65])
  name: a
    offset 0
      (reg/v/f:DI 42 r13 [orig:68 a ] [68])
  name: start
    offset 0
      (reg/v:SI 41 r12 [orig:69 start ] [69])
  name: end
    offset 0
      (reg/v:SI 6 bp [orig:70 end ] [70])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [84 constant+0 S8 A8])


Basic block 1:
IN:
Stack adjustment: 64
Reg 6: end+0
Reg 41: start+0
Reg 42: a+0
Reg 43: len+0
Variables:
  name: len
    offset 0
      (reg/v:SI 43 r14 [orig:65 len ] [65])
  name: a
    offset 0
      (reg/v/f:DI 42 r13 [orig:68 a ] [68])
  name: start
    offset 0
      (reg/v:SI 41 r12 [orig:69 start ] [69])
  name: end
    offset 0
      (reg/v:SI 6 bp [orig:70 end ] [70])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [84 constant+0 S8 A8])

OUT:
Stack adjustment: 64
Reg 1: end.1080+0
Reg 6: end+0
Reg 23: med+0
Reg 41: start+0
Reg 42: a+0
Reg 43: len+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 42 r13 [orig:68 a ] [68])
  name: start
    offset 0
      (reg/v:SI 41 r12 [orig:69 start ] [69])
  name: end
    offset 0
      (reg/v:SI 6 bp [orig:70 end ] [70])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [84 constant+0 S8 A8])
  name: len
    offset 0
      (reg/v:SI 43 r14 [orig:65 len ] [65])
  name: med
    offset 0
      (reg/v:DF 23 xmm2 [orig:63 med ] [63])
  name: end.1080
    offset 0
      (reg/v:SI 1 dx [orig:59 end.1080 ] [59])


Basic block 2:
IN:
Stack adjustment: 64
Reg 1: end.1080+0
Reg 6: end+0
Reg 23: med+0
Reg 41: start+0
Reg 42: a+0
Reg 43: len+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 42 r13 [orig:68 a ] [68])
  name: start
    offset 0
      (reg/v:SI 41 r12 [orig:69 start ] [69])
  name: end
    offset 0
      (reg/v:SI 6 bp [orig:70 end ] [70])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [84 constant+0 S8 A8])
  name: len
    offset 0
      (reg/v:SI 43 r14 [orig:65 len ] [65])
  name: med
    offset 0
      (reg/v:DF 23 xmm2 [orig:63 med ] [63])
  name: end.1080
    offset 0
      (reg/v:SI 1 dx [orig:59 end.1080 ] [59])

OUT:
Stack adjustment: 64
Reg 1: end.1080+0
Reg 23: med+0
Reg 41: start+0
Reg 42: a+0
Reg 43: len+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 42 r13 [orig:68 a ] [68])
  name: start
    offset 0
      (reg/v:SI 41 r12 [orig:69 start ] [69])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [84 constant+0 S8 A8])
  name: len
    offset 0
      (reg/v:SI 43 r14 [orig:65 len ] [65])
  name: med
    offset 0
      (reg/v:DF 23 xmm2 [orig:63 med ] [63])
  name: end.1080
    offset 0
      (reg/v:SI 1 dx [orig:59 end.1080 ] [59])


Basic block 3:
IN:
Stack adjustment: 64
Reg 1: end.1080+0
Reg 23: med+0
Reg 41: start+0
Reg 42: a+0
Reg 43: len+0
Variables:
  name: len
    offset 0
      (reg/v:SI 43 r14 [orig:65 len ] [65])
  name: a
    offset 0
      (reg/v/f:DI 42 r13 [orig:68 a ] [68])
  name: start
    offset 0
      (reg/v:SI 41 r12 [orig:69 start ] [69])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [84 constant+0 S8 A8])
  name: med
    offset 0
      (reg/v:DF 23 xmm2 [orig:63 med ] [63])
  name: end.1080
    offset 0
      (reg/v:SI 1 dx [orig:59 end.1080 ] [59])

OUT:
Stack adjustment: 64
Reg 1: end.1080+0
Reg 23: med+0
Reg 41: start+0
Reg 42: a+0
Reg 43: len+0
Variables:
  name: len
    offset 0
      (reg/v:SI 43 r14 [orig:65 len ] [65])
  name: a
    offset 0
      (reg/v/f:DI 42 r13 [orig:68 a ] [68])
  name: start
    offset 0
      (reg/v:SI 41 r12 [orig:69 start ] [69])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [84 constant+0 S8 A8])
  name: med
    offset 0
      (reg/v:DF 23 xmm2 [orig:63 med ] [63])
  name: end.1080
    offset 0
      (reg/v:SI 1 dx [orig:59 end.1080 ] [59])


Basic block 4:
IN:
Stack adjustment: 64
Reg 1: end.1080+0
Reg 23: med+0
Reg 41: start+0
Reg 42: a+0
Reg 43: len+0
Variables:
  name: len
    offset 0
      (reg/v:SI 43 r14 [orig:65 len ] [65])
  name: a
    offset 0
      (reg/v/f:DI 42 r13 [orig:68 a ] [68])
  name: start
    offset 0
      (reg/v:SI 41 r12 [orig:69 start ] [69])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [84 constant+0 S8 A8])
  name: med
    offset 0
      (reg/v:DF 23 xmm2 [orig:63 med ] [63])
  name: end.1080
    offset 0
      (reg/v:SI 1 dx [orig:59 end.1080 ] [59])

OUT:
Stack adjustment: 64
Reg 1: end.1080+0
Reg 23: med+0
Reg 41: start+0
Reg 42: a+0
Reg 43: len+0
Variables:
  name: len
    offset 0
      (reg/v:SI 43 r14 [orig:65 len ] [65])
  name: a
    offset 0
      (reg/v/f:DI 42 r13 [orig:68 a ] [68])
  name: start
    offset 0
      (reg/v:SI 41 r12 [orig:69 start ] [69])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [84 constant+0 S8 A8])
  name: med
    offset 0
      (reg/v:DF 23 xmm2 [orig:63 med ] [63])
  name: end.1080
    offset 0
      (reg/v:SI 1 dx [orig:59 end.1080 ] [59])


Basic block 5:
IN:
Stack adjustment: 64
Reg 1: end.1080+0
Reg 23: med+0
Reg 41: start+0
Reg 42: a+0
Reg 43: len+0
Variables:
  name: len
    offset 0
      (reg/v:SI 43 r14 [orig:65 len ] [65])
  name: a
    offset 0
      (reg/v/f:DI 42 r13 [orig:68 a ] [68])
  name: start
    offset 0
      (reg/v:SI 41 r12 [orig:69 start ] [69])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [84 constant+0 S8 A8])
  name: med
    offset 0
      (reg/v:DF 23 xmm2 [orig:63 med ] [63])
  name: end.1080
    offset 0
      (reg/v:SI 1 dx [orig:59 end.1080 ] [59])

OUT:
Stack adjustment: 64
Reg 1: end.1080+0
Reg 23: med+0
Reg 41: start+0
Reg 42: a+0
Reg 43: len+0
Variables:
  name: len
    offset 0
      (reg/v:SI 43 r14 [orig:65 len ] [65])
  name: a
    offset 0
      (reg/v/f:DI 42 r13 [orig:68 a ] [68])
  name: start
    offset 0
      (reg/v:SI 41 r12 [orig:69 start ] [69])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [84 constant+0 S8 A8])
  name: med
    offset 0
      (reg/v:DF 23 xmm2 [orig:63 med ] [63])
  name: end.1080
    offset 0
      (reg/v:SI 1 dx [orig:59 end.1080 ] [59])


Basic block 6:
IN:
Stack adjustment: 64
Reg 1: end.1080+0
Reg 23: med+0
Reg 41: start+0
Reg 42: a+0
Reg 43: len+0
Variables:
  name: len
    offset 0
      (reg/v:SI 43 r14 [orig:65 len ] [65])
  name: a
    offset 0
      (reg/v/f:DI 42 r13 [orig:68 a ] [68])
  name: start
    offset 0
      (reg/v:SI 41 r12 [orig:69 start ] [69])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [84 constant+0 S8 A8])
  name: med
    offset 0
      (reg/v:DF 23 xmm2 [orig:63 med ] [63])
  name: end.1080
    offset 0
      (reg/v:SI 1 dx [orig:59 end.1080 ] [59])

OUT:
Stack adjustment: 64
Reg 1: end.1080+0
Reg 23: med+0
Reg 41: start+0
Reg 42: a+0
Reg 43: len+0
Variables:
  name: len
    offset 0
      (reg/v:SI 43 r14 [orig:65 len ] [65])
  name: a
    offset 0
      (reg/v/f:DI 42 r13 [orig:68 a ] [68])
  name: start
    offset 0
      (reg/v:SI 41 r12 [orig:69 start ] [69])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [84 constant+0 S8 A8])
  name: med
    offset 0
      (reg/v:DF 23 xmm2 [orig:63 med ] [63])
  name: end.1080
    offset 0
      (reg/v:SI 1 dx [orig:59 end.1080 ] [59])


Basic block 7:
IN:
Stack adjustment: 64
Reg 1: end.1080+0
Reg 23: med+0
Reg 41: start+0
Reg 42: a+0
Reg 43: len+0
Variables:
  name: len
    offset 0
      (reg/v:SI 43 r14 [orig:65 len ] [65])
  name: a
    offset 0
      (reg/v/f:DI 42 r13 [orig:68 a ] [68])
  name: start
    offset 0
      (reg/v:SI 41 r12 [orig:69 start ] [69])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [84 constant+0 S8 A8])
  name: med
    offset 0
      (reg/v:DF 23 xmm2 [orig:63 med ] [63])
  name: end.1080
    offset 0
      (reg/v:SI 1 dx [orig:59 end.1080 ] [59])

OUT:
Stack adjustment: 64
Reg 1: end.1080+0
Reg 23: med+0
Reg 41: start+0
Reg 42: a+0
Reg 43: len+0
Variables:
  name: len
    offset 0
      (reg/v:SI 43 r14 [orig:65 len ] [65])
  name: a
    offset 0
      (reg/v/f:DI 42 r13 [orig:68 a ] [68])
  name: start
    offset 0
      (reg/v:SI 41 r12 [orig:69 start ] [69])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [84 constant+0 S8 A8])
  name: med
    offset 0
      (reg/v:DF 23 xmm2 [orig:63 med ] [63])
  name: end.1080
    offset 0
      (reg/v:SI 1 dx [orig:59 end.1080 ] [59])


Basic block 8:
IN:
Stack adjustment: 64
Reg 1: end.1080+0
Reg 23: med+0
Reg 41: start+0
Reg 42: a+0
Reg 43: len+0
Variables:
  name: len
    offset 0
      (reg/v:SI 43 r14 [orig:65 len ] [65])
  name: a
    offset 0
      (reg/v/f:DI 42 r13 [orig:68 a ] [68])
  name: start
    offset 0
      (reg/v:SI 41 r12 [orig:69 start ] [69])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [84 constant+0 S8 A8])
  name: med
    offset 0
      (reg/v:DF 23 xmm2 [orig:63 med ] [63])
  name: end.1080
    offset 0
      (reg/v:SI 1 dx [orig:59 end.1080 ] [59])

OUT:
Stack adjustment: 64
Reg 1: end.1080+0
Reg 23: med+0
Reg 41: start+0
Reg 42: a+0
Reg 43: len+0
Variables:
  name: len
    offset 0
      (reg/v:SI 43 r14 [orig:65 len ] [65])
  name: a
    offset 0
      (reg/v/f:DI 42 r13 [orig:68 a ] [68])
  name: start
    offset 0
      (reg/v:SI 41 r12 [orig:69 start ] [69])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [84 constant+0 S8 A8])
  name: med
    offset 0
      (reg/v:DF 23 xmm2 [orig:63 med ] [63])
  name: end.1080
    offset 0
      (reg/v:SI 1 dx [orig:59 end.1080 ] [59])


Basic block 9:
IN:
Stack adjustment: 64
Reg 1: end.1080+0
Reg 23: med+0
Reg 41: start+0
Reg 42: a+0
Reg 43: len+0
Variables:
  name: len
    offset 0
      (reg/v:SI 43 r14 [orig:65 len ] [65])
  name: a
    offset 0
      (reg/v/f:DI 42 r13 [orig:68 a ] [68])
  name: start
    offset 0
      (reg/v:SI 41 r12 [orig:69 start ] [69])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [84 constant+0 S8 A8])
  name: med
    offset 0
      (reg/v:DF 23 xmm2 [orig:63 med ] [63])
  name: end.1080
    offset 0
      (reg/v:SI 1 dx [orig:59 end.1080 ] [59])

OUT:
Stack adjustment: 64
Reg 1: end.1080+0
Reg 23: med+0
Reg 41: start+0
Reg 42: a+0
Reg 43: len+0
Variables:
  name: len
    offset 0
      (reg/v:SI 43 r14 [orig:65 len ] [65])
  name: a
    offset 0
      (reg/v/f:DI 42 r13 [orig:68 a ] [68])
  name: start
    offset 0
      (reg/v:SI 41 r12 [orig:69 start ] [69])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [84 constant+0 S8 A8])
  name: med
    offset 0
      (reg/v:DF 23 xmm2 [orig:63 med ] [63])
  name: end.1080
    offset 0
      (reg/v:SI 1 dx [orig:59 end.1080 ] [59])


Basic block 10:
IN:
Stack adjustment: 64
Reg 1: end.1080+0
Reg 23: med+0
Reg 41: start+0
Reg 42: a+0
Reg 43: len+0
Variables:
  name: len
    offset 0
      (reg/v:SI 43 r14 [orig:65 len ] [65])
  name: a
    offset 0
      (reg/v/f:DI 42 r13 [orig:68 a ] [68])
  name: start
    offset 0
      (reg/v:SI 41 r12 [orig:69 start ] [69])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [84 constant+0 S8 A8])
  name: med
    offset 0
      (reg/v:DF 23 xmm2 [orig:63 med ] [63])
  name: end.1080
    offset 0
      (reg/v:SI 1 dx [orig:59 end.1080 ] [59])

OUT:
Stack adjustment: 64
Reg 1: end.1080+0
Reg 23: med+0
Reg 41: start+0
Reg 42: a+0
Reg 43: len+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 42 r13 [orig:68 a ] [68])
  name: start
    offset 0
      (reg/v:SI 41 r12 [orig:69 start ] [69])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [84 constant+0 S8 A8])
  name: len
    offset 0
      (reg/v:SI 43 r14 [orig:65 len ] [65])
  name: med
    offset 0
      (reg/v:DF 23 xmm2 [orig:63 med ] [63])
  name: end.1080
    offset 0
      (reg/v:SI 1 dx [orig:59 end.1080 ] [59])


Basic block 11:
IN:
Stack adjustment: 64
Reg 1: end.1080+0
Reg 23: med+0
Reg 41: start+0
Reg 42: a+0
Reg 43: len+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 42 r13 [orig:68 a ] [68])
  name: start
    offset 0
      (reg/v:SI 41 r12 [orig:69 start ] [69])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [84 constant+0 S8 A8])
  name: len
    offset 0
      (reg/v:SI 43 r14 [orig:65 len ] [65])
  name: med
    offset 0
      (reg/v:DF 23 xmm2 [orig:63 med ] [63])
  name: end.1080
    offset 0
      (reg/v:SI 1 dx [orig:59 end.1080 ] [59])

OUT:
Stack adjustment: 64
Reg 1: end.1080+0
Reg 23: med+0
Reg 41: start+0
Reg 42: a+0
Reg 43: len+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 42 r13 [orig:68 a ] [68])
  name: start
    offset 0
      (reg/v:SI 41 r12 [orig:69 start ] [69])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [84 constant+0 S8 A8])
  name: len
    offset 0
      (reg/v:SI 43 r14 [orig:65 len ] [65])
  name: med
    offset 0
      (reg/v:DF 23 xmm2 [orig:63 med ] [63])
  name: end.1080
    offset 0
      (reg/v:SI 1 dx [orig:59 end.1080 ] [59])


Basic block 12:
IN:
Stack adjustment: 64
Reg 1: end.1080+0
Reg 23: med+0
Reg 41: start+0
Reg 42: a+0
Reg 43: len+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 42 r13 [orig:68 a ] [68])
  name: start
    offset 0
      (reg/v:SI 41 r12 [orig:69 start ] [69])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [84 constant+0 S8 A8])
  name: len
    offset 0
      (reg/v:SI 43 r14 [orig:65 len ] [65])
  name: med
    offset 0
      (reg/v:DF 23 xmm2 [orig:63 med ] [63])
  name: end.1080
    offset 0
      (reg/v:SI 1 dx [orig:59 end.1080 ] [59])

OUT:
Stack adjustment: 64
Reg 1: end.1080+0
Reg 23: med+0
Reg 41: start+0
Reg 42: a+0
Reg 43: len+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 42 r13 [orig:68 a ] [68])
  name: start
    offset 0
      (reg/v:SI 41 r12 [orig:69 start ] [69])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [84 constant+0 S8 A8])
  name: len
    offset 0
      (reg/v:SI 43 r14 [orig:65 len ] [65])
  name: med
    offset 0
      (reg/v:DF 23 xmm2 [orig:63 med ] [63])
  name: end.1080
    offset 0
      (reg/v:SI 1 dx [orig:59 end.1080 ] [59])


Basic block 13:
IN:
Stack adjustment: 64
Reg 1: end.1080+0
Reg 23: med+0
Reg 41: start+0
Reg 42: a+0
Reg 43: len+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 42 r13 [orig:68 a ] [68])
  name: start
    offset 0
      (reg/v:SI 41 r12 [orig:69 start ] [69])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [84 constant+0 S8 A8])
  name: len
    offset 0
      (reg/v:SI 43 r14 [orig:65 len ] [65])
  name: med
    offset 0
      (reg/v:DF 23 xmm2 [orig:63 med ] [63])
  name: end.1080
    offset 0
      (reg/v:SI 1 dx [orig:59 end.1080 ] [59])

OUT:
Stack adjustment: 64
Reg 1: end.1080+0
Reg 23: med+0
Reg 41: start+0
Reg 42: a+0
Reg 43: len+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 42 r13 [orig:68 a ] [68])
  name: start
    offset 0
      (reg/v:SI 41 r12 [orig:69 start ] [69])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [84 constant+0 S8 A8])
  name: len
    offset 0
      (reg/v:SI 43 r14 [orig:65 len ] [65])
  name: med
    offset 0
      (reg/v:DF 23 xmm2 [orig:63 med ] [63])
  name: end.1080
    offset 0
      (reg/v:SI 1 dx [orig:59 end.1080 ] [59])


Basic block 14:
IN:
Stack adjustment: 64
Reg 1: end.1080+0
Reg 23: med+0
Reg 41: start+0
Reg 42: a+0
Reg 43: len+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 42 r13 [orig:68 a ] [68])
  name: start
    offset 0
      (reg/v:SI 41 r12 [orig:69 start ] [69])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [84 constant+0 S8 A8])
  name: len
    offset 0
      (reg/v:SI 43 r14 [orig:65 len ] [65])
  name: med
    offset 0
      (reg/v:DF 23 xmm2 [orig:63 med ] [63])
  name: end.1080
    offset 0
      (reg/v:SI 1 dx [orig:59 end.1080 ] [59])

OUT:
Stack adjustment: 64
Reg 1: end.1080+0
Reg 23: med+0
Reg 41: start+0
Reg 42: a+0
Reg 43: len+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 42 r13 [orig:68 a ] [68])
  name: start
    offset 0
      (reg/v:SI 41 r12 [orig:69 start ] [69])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [84 constant+0 S8 A8])
  name: len
    offset 0
      (reg/v:SI 43 r14 [orig:65 len ] [65])
  name: med
    offset 0
      (reg/v:DF 23 xmm2 [orig:63 med ] [63])
  name: end.1080
    offset 0
      (reg/v:SI 1 dx [orig:59 end.1080 ] [59])


Basic block 15:
IN:
Stack adjustment: 64
Reg 1: end.1080+0
Reg 23: med+0
Reg 41: start+0
Reg 42: a+0
Reg 43: len+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 42 r13 [orig:68 a ] [68])
  name: start
    offset 0
      (reg/v:SI 41 r12 [orig:69 start ] [69])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [84 constant+0 S8 A8])
  name: len
    offset 0
      (reg/v:SI 43 r14 [orig:65 len ] [65])
  name: med
    offset 0
      (reg/v:DF 23 xmm2 [orig:63 med ] [63])
  name: end.1080
    offset 0
      (reg/v:SI 1 dx [orig:59 end.1080 ] [59])

OUT:
Stack adjustment: 64
Reg 1: end.1080+0
Reg 23: med+0
Reg 41: start+0
Reg 42: a+0
Reg 43: len+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 42 r13 [orig:68 a ] [68])
  name: start
    offset 0
      (reg/v:SI 41 r12 [orig:69 start ] [69])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [84 constant+0 S8 A8])
  name: len
    offset 0
      (reg/v:SI 43 r14 [orig:65 len ] [65])
  name: med
    offset 0
      (reg/v:DF 23 xmm2 [orig:63 med ] [63])
  name: end.1080
    offset 0
      (reg/v:SI 1 dx [orig:59 end.1080 ] [59])


Basic block 16:
IN:
Stack adjustment: 64
Reg 1: end.1080+0
Reg 23: med+0
Reg 41: start+0
Reg 42: a+0
Reg 43: len+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 42 r13 [orig:68 a ] [68])
  name: start
    offset 0
      (reg/v:SI 41 r12 [orig:69 start ] [69])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [84 constant+0 S8 A8])
  name: len
    offset 0
      (reg/v:SI 43 r14 [orig:65 len ] [65])
  name: med
    offset 0
      (reg/v:DF 23 xmm2 [orig:63 med ] [63])
  name: end.1080
    offset 0
      (reg/v:SI 1 dx [orig:59 end.1080 ] [59])

OUT:
Stack adjustment: 64
Reg 1: end.1080+0
Reg 23: med+0
Reg 41: start+0
Reg 42: a+0
Reg 43: len+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 42 r13 [orig:68 a ] [68])
  name: start
    offset 0
      (reg/v:SI 41 r12 [orig:69 start ] [69])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [84 constant+0 S8 A8])
  name: len
    offset 0
      (reg/v:SI 43 r14 [orig:65 len ] [65])
  name: med
    offset 0
      (reg/v:DF 23 xmm2 [orig:63 med ] [63])
  name: end.1080
    offset 0
      (reg/v:SI 1 dx [orig:59 end.1080 ] [59])


Basic block 17:
IN:
Stack adjustment: 64
Reg 1: end.1080+0
Reg 23: med+0
Reg 41: start+0
Reg 42: a+0
Reg 43: len+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 42 r13 [orig:68 a ] [68])
  name: start
    offset 0
      (reg/v:SI 41 r12 [orig:69 start ] [69])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [84 constant+0 S8 A8])
  name: len
    offset 0
      (reg/v:SI 43 r14 [orig:65 len ] [65])
  name: med
    offset 0
      (reg/v:DF 23 xmm2 [orig:63 med ] [63])
  name: end.1080
    offset 0
      (reg/v:SI 1 dx [orig:59 end.1080 ] [59])

OUT:
Stack adjustment: 64
Reg 1: end.1080+0
Reg 23: med+0
Reg 41: start+0
Reg 42: a+0
Reg 43: len+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 42 r13 [orig:68 a ] [68])
  name: start
    offset 0
      (reg/v:SI 41 r12 [orig:69 start ] [69])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [84 constant+0 S8 A8])
  name: len
    offset 0
      (reg/v:SI 43 r14 [orig:65 len ] [65])
  name: med
    offset 0
      (reg/v:DF 23 xmm2 [orig:63 med ] [63])
  name: end.1080
    offset 0
      (reg/v:SI 1 dx [orig:59 end.1080 ] [59])


Basic block 18:
IN:
Stack adjustment: 64
Reg 1: end.1080+0
Reg 6: end+0
Reg 23: med+0
Reg 41: start+0
Reg 42: a+0
Reg 43: len+0
Variables:
  name: a
    offset 0
      (reg/v/f:DI 42 r13 [orig:68 a ] [68])
  name: start
    offset 0
      (reg/v:SI 41 r12 [orig:69 start ] [69])
  name: end
    offset 0
      (reg/v:SI 6 bp [orig:70 end ] [70])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [84 constant+0 S8 A8])
  name: len
    offset 0
      (reg/v:SI 43 r14 [orig:65 len ] [65])
  name: med
    offset 0
      (reg/v:DF 23 xmm2 [orig:63 med ] [63])
  name: end.1080
    offset 0
      (reg/v:SI 1 dx [orig:59 end.1080 ] [59])

OUT:
Stack adjustment: 8
Variables:
  name: mad
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -56 [0xffffffffffffffc8])) [83 mad+0 S8 A8])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [84 constant+0 S8 A8])


Basic block 19:
IN:
Stack adjustment: 64
Reg 6: end+0
Reg 41: start+0
Reg 42: a+0
Reg 43: len+0
Variables:
  name: len
    offset 0
      (reg/v:SI 43 r14 [orig:65 len ] [65])
  name: a
    offset 0
      (reg/v/f:DI 42 r13 [orig:68 a ] [68])
  name: start
    offset 0
      (reg/v:SI 41 r12 [orig:69 start ] [69])
  name: end
    offset 0
      (reg/v:SI 6 bp [orig:70 end ] [70])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [84 constant+0 S8 A8])

OUT:
Stack adjustment: 64
Reg 6: end+0
Reg 41: start+0
Reg 42: a+0
Reg 43: len+0
Variables:
  name: len
    offset 0
      (reg/v:SI 43 r14 [orig:65 len ] [65])
  name: a
    offset 0
      (reg/v/f:DI 42 r13 [orig:68 a ] [68])
  name: start
    offset 0
      (reg/v:SI 41 r12 [orig:69 start ] [69])
  name: end
    offset 0
      (reg/v:SI 6 bp [orig:70 end ] [70])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -64 [0xffffffffffffffc0])) [84 constant+0 S8 A8])


20 basic blocks, 32 edges.

Basic block 0 prev -1, next 1, loop_depth 0, count 0, freq 1122, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
Successors:  1 [99.0%]  (fallthru,can_fallthru) 19 [1.0%]  (can_fallthru)
Registers live at start: 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 41 [r12] 42 [r13] 43 [r14]
Registers live at end: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14]

Basic block 1 prev 0, next 2, loop_depth 0, count 0, freq 1111, maybe hot.
Predecessors:  0 [99.0%]  (fallthru,can_fallthru)
Successors:  18 [10.0%]  (can_fallthru) 2 [90.0%]  (fallthru,can_fallthru)
Registers live at start: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14]
Registers live at end: 1 [dx] 3 [bx] 7 [sp] 23 [xmm2] 41 [r12] 42 [r13] 43 [r14]

Basic block 2 prev 1, next 3, loop_depth 0, count 0, freq 1000, maybe hot.
Predecessors:  1 [90.0%]  (fallthru,can_fallthru)
Successors:  3 [90.0%]  (fallthru,can_fallthru) 18 [10.0%]  (can_fallthru)
Registers live at start: 1 [dx] 3 [bx] 7 [sp] 23 [xmm2] 41 [r12] 42 [r13] 43 [r14]
Registers live at end: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]

Basic block 3 prev 2, next 4, loop_depth 0, count 0, freq 771, maybe hot.
Predecessors:  2 [90.0%]  (fallthru,can_fallthru)
Successors:  4 [87.5%]  (fallthru,can_fallthru) 17 [12.5%]  (can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]
Registers live at end: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]
Invalid sum of incoming frequencies 900, should be 771

Basic block 4 prev 3, next 5, loop_depth 0, count 0, freq 750, maybe hot.
Predecessors:  3 [87.5%]  (fallthru,can_fallthru)
Successors:  5 [85.7%]  (fallthru,can_fallthru) 16 [14.3%]  (can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]
Registers live at end: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]

Basic block 5 prev 4, next 6, loop_depth 0, count 0, freq 720, maybe hot.
Predecessors:  4 [85.7%]  (fallthru,can_fallthru)
Successors:  6 [83.3%]  (fallthru,can_fallthru) 15 [16.7%]  (can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]
Registers live at end: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]

Basic block 6 prev 5, next 7, loop_depth 0, count 0, freq 675, maybe hot.
Predecessors:  5 [83.3%]  (fallthru,can_fallthru)
Successors:  7 [80.0%]  (fallthru,can_fallthru) 14 [20.0%]  (can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]
Registers live at end: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]

Basic block 7 prev 6, next 8, loop_depth 0, count 0, freq 600, maybe hot.
Predecessors:  6 [80.0%]  (fallthru,can_fallthru)
Successors:  8 [75.0%]  (fallthru,can_fallthru) 13 [25.0%]  (can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]
Registers live at end: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]

Basic block 8 prev 7, next 9, loop_depth 0, count 0, freq 450, maybe hot.
Predecessors:  7 [75.0%]  (fallthru,can_fallthru)
Successors:  9 [66.7%]  (fallthru,can_fallthru) 12 [33.3%]  (can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]
Registers live at end: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]

Basic block 9 prev 8, next 10, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  8 [66.7%]  (fallthru,can_fallthru)
Successors:  10 [50.0%]  (fallthru,can_fallthru) 11 [50.0%]  (can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]
Registers live at end: 1 [dx] 2 [cx] 3 [bx] 5 [di] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]
Invalid sum of incoming frequencies 300, should be 900

Basic block 10 prev 9, next 11, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  9 [50.0%]  (fallthru,can_fallthru)
Successors:  11 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 3 [bx] 5 [di] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]
Registers live at end: 1 [dx] 2 [cx] 3 [bx] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]
Invalid sum of incoming frequencies 450, should be 900

Basic block 11 prev 10, next 12, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  10 [100.0%]  (fallthru,can_fallthru) 9 [50.0%]  (can_fallthru)
Successors:  12 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 3 [bx] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]
Registers live at end: 1 [dx] 2 [cx] 3 [bx] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]
Invalid sum of incoming frequencies 1350, should be 900

Basic block 12 prev 11, next 13, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  11 [100.0%]  (fallthru,can_fallthru) 8 [33.3%]  (can_fallthru)
Successors:  13 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 3 [bx] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]
Registers live at end: 1 [dx] 2 [cx] 3 [bx] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]
Invalid sum of incoming frequencies 1050, should be 900

Basic block 13 prev 12, next 14, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  12 [100.0%]  (fallthru,can_fallthru) 7 [25.0%]  (can_fallthru)
Successors:  14 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 3 [bx] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]
Registers live at end: 1 [dx] 2 [cx] 3 [bx] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]
Invalid sum of incoming frequencies 1050, should be 900

Basic block 14 prev 13, next 15, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  13 [100.0%]  (fallthru,can_fallthru) 6 [20.0%]  (can_fallthru)
Successors:  15 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 3 [bx] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]
Registers live at end: 1 [dx] 2 [cx] 3 [bx] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]
Invalid sum of incoming frequencies 1035, should be 900

Basic block 15 prev 14, next 16, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  14 [100.0%]  (fallthru,can_fallthru) 5 [16.7%]  (can_fallthru)
Successors:  16 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 3 [bx] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]
Registers live at end: 1 [dx] 2 [cx] 3 [bx] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]
Invalid sum of incoming frequencies 1020, should be 900

Basic block 16 prev 15, next 17, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  15 [100.0%]  (fallthru,can_fallthru) 4 [14.3%]  (can_fallthru)
Successors:  17 [90.0%]  (fallthru,can_fallthru) 18 [10.0%]  (can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 3 [bx] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]
Registers live at end: 1 [dx] 2 [cx] 3 [bx] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]
Invalid sum of incoming frequencies 1007, should be 900

Basic block 17 prev 16, next 18, loop_depth 1, count 0, freq 1013, maybe hot.
Predecessors:  16 [90.0%]  (fallthru,can_fallthru) 17 [90.0%]  (dfs_back,can_fallthru) 3 [12.5%]  (can_fallthru)
Successors:  17 [90.0%]  (dfs_back,can_fallthru) 18 [10.0%]  (fallthru,can_fallthru,loop_exit)
Registers live at start: 1 [dx] 2 [cx] 3 [bx] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]
Registers live at end: 1 [dx] 2 [cx] 3 [bx] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]
Invalid sum of incoming frequencies 1818, should be 1013

Basic block 18 prev 17, next 19, loop_depth 0, count 0, freq 1111, maybe hot.
Predecessors:  16 [10.0%]  (can_fallthru) 17 [10.0%]  (fallthru,can_fallthru,loop_exit) 2 [10.0%]  (can_fallthru) 1 [10.0%]  (can_fallthru)
Successors:  EXIT [100.0%] 
Registers live at start: 3 [bx] 7 [sp] 43 [r14]
Registers live at end: 3 [bx] 6 [bp] 7 [sp] 21 [xmm0] 41 [r12] 42 [r13] 43 [r14]
Invalid sum of incoming frequencies 402, should be 1111

Basic block 19 prev 18, next -2, loop_depth 0, count 0, freq 11, maybe hot.
Predecessors:  0 [1.0%]  (can_fallthru)
Successors: 
Registers live at start: 7 [sp]
Registers live at end: 7 [sp]

(note:HI 1 0 525 ("./CppStatUtilities.cc") 171)

(note 525 1 526 0 ( a (expr_list:REG_DEP_TRUE (reg:DI 5 di [ a ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 526 525 527 0 ( start (expr_list:REG_DEP_TRUE (reg:SI 4 si [ start ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 527 526 528 0 ( end (expr_list:REG_DEP_TRUE (reg:SI 1 dx [ end ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 528 527 10 0 ( constant (expr_list:REG_DEP_TRUE (reg:DF 21 xmm0 [ constant ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 0, registers live: 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 41 [r12] 42 [r13] 43 [r14]
(note:HI 10 528 8 0 [bb 0] NOTE_INSN_BASIC_BLOCK)

(note:HI 8 10 493 0 NOTE_INSN_FUNCTION_BEG)

(insn/f:TI 493 8 12 0 ./CppStatUtilities.cc:171 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0 S8 A8])
        (reg:DI 43 r14)) 74 {*pushdi2_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 43 r14)
        (nil)))

(note:HI 12 493 465 0 ("./CppStatUtilities.cc") 173)

(insn 465 12 13 0 ./CppStatUtilities.cc:173 (set (reg:SI 0 ax [72])
        (reg:SI 1 dx [orig:70 end ] [70])) 40 {*movsi_1} (nil)
    (nil))

(insn:TI 13 465 511 0 ./CppStatUtilities.cc:173 (parallel [
            (set (reg:SI 0 ax [72])
                (minus:SI (reg:SI 0 ax [72])
                    (reg:SI 4 si [orig:69 start ] [69])))
            (clobber (reg:CC 17 flags))
        ]) 242 {*subsi_1} (insn_list:REG_DEP_TRUE 465 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(note 511 13 494 0 ("./CppStatUtilities.cc") 171)

(insn/f:TI 494 511 512 0 ./CppStatUtilities.cc:171 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0 S8 A8])
        (reg:DI 42 r13)) 74 {*pushdi2_rex64} (insn_list:REG_DEP_TRUE 493 (nil))
    (expr_list:REG_DEAD (reg:DI 42 r13)
        (nil)))

(note 512 494 492 0 ("./CppStatUtilities.cc") 173)

(insn 492 512 529 0 ./CppStatUtilities.cc:173 (set (reg/v:SI 43 r14 [orig:65 len ] [65])
        (subreg:SI (plus:DI (reg:DI 0 ax [72])
                (const_int 1 [0x1])) 0)) 194 {*lea_1_rex64} (insn_list:REG_DEP_ANTI 493 (insn_list:REG_DEP_TRUE 13 (nil)))
    (expr_list:REG_DEAD (reg:DI 0 ax [72])
        (nil)))

(note 529 492 513 0 ( len (expr_list:REG_DEP_TRUE (reg/v:SI 43 r14 [orig:65 len ] [65])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 513 529 4 0 ("./CppStatUtilities.cc") 171)

(insn 4 513 495 0 ./CppStatUtilities.cc:171 (set (reg/v/f:DI 42 r13 [orig:68 a ] [68])
        (reg:DI 5 di [ a ])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 494 (nil))
    (expr_list:REG_DEAD (reg:DI 5 di [ a ])
        (nil)))

(insn/f:TI 495 4 15 0 ./CppStatUtilities.cc:171 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0 S8 A8])
        (reg:DI 41 r12)) 74 {*pushdi2_rex64} (insn_list:REG_DEP_TRUE 493 (insn_list:REG_DEP_TRUE 494 (nil)))
    (expr_list:REG_DEAD (reg:DI 41 r12)
        (nil)))

(note:HI 15 495 16 0 ("./CppStatUtilities.cc") 174)

(insn 16 15 530 0 ./CppStatUtilities.cc:174 (set (reg:DI 5 di [orig:73 len ] [73])
        (sign_extend:DI (reg/v:SI 43 r14 [orig:65 len ] [65]))) 115 {extendsidi2_rex64} (insn_list:REG_DEP_ANTI 4 (insn_list:REG_DEP_TRUE 492 (nil)))
    (nil))

(note 530 16 514 0 ( a (expr_list:REG_DEP_TRUE (reg/v/f:DI 42 r13 [orig:68 a ] [68])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 514 530 5 0 ("./CppStatUtilities.cc") 171)

(insn 5 514 515 0 ./CppStatUtilities.cc:171 (set (reg/v:SI 41 r12 [orig:69 start ] [69])
        (reg:SI 4 si [ start ])) 40 {*movsi_1} (insn_list:REG_DEP_ANTI 495 (nil))
    (expr_list:REG_DEAD (reg:SI 4 si [ start ])
        (nil)))

(note 515 5 17 0 ("./CppStatUtilities.cc") 174)

(insn:TI 17 515 516 0 ./CppStatUtilities.cc:174 (parallel [
            (set (reg:DI 5 di [74])
                (ashift:DI (reg:DI 5 di [orig:73 len ] [73])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) 409 {*ashldi3_1_rex64} (insn_list:REG_DEP_TRUE 16 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(note 516 17 496 0 ("./CppStatUtilities.cc") 171)

(insn/f:TI 496 516 6 0 ./CppStatUtilities.cc:171 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0 S8 A8])
        (reg:DI 6 bp)) 74 {*pushdi2_rex64} (insn_list:REG_DEP_TRUE 493 (insn_list:REG_DEP_TRUE 494 (insn_list:REG_DEP_TRUE 495 (nil))))
    (expr_list:REG_DEAD (reg:DI 6 bp)
        (nil)))

(insn 6 496 497 0 ./CppStatUtilities.cc:171 (set (reg/v:SI 6 bp [orig:70 end ] [70])
        (reg:SI 1 dx [ end ])) 40 {*movsi_1} (insn_list:REG_DEP_ANTI 496 (nil))
    (expr_list:REG_DEAD (reg:SI 1 dx [ end ])
        (nil)))

(insn/f:TI 497 6 498 0 ./CppStatUtilities.cc:171 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0 S8 A8])
        (reg:DI 3 bx)) 74 {*pushdi2_rex64} (insn_list:REG_DEP_TRUE 493 (insn_list:REG_DEP_TRUE 494 (insn_list:REG_DEP_TRUE 495 (insn_list:REG_DEP_TRUE 496 (nil)))))
    (expr_list:REG_DEAD (reg:DI 3 bx)
        (nil)))

(insn/f:TI 498 497 499 0 ./CppStatUtilities.cc:171 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int -16 [0xfffffffffffffff0])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) 762 {pro_epilogue_adjust_stack_rex64} (insn_list:REG_DEP_TRUE 493 (insn_list:REG_DEP_TRUE 494 (insn_list:REG_DEP_TRUE 495 (insn_list:REG_DEP_TRUE 496 (insn_list:REG_DEP_TRUE 497 (nil))))))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(note 499 498 7 0 NOTE_INSN_PROLOGUE_END)

(insn:TI 7 499 517 0 ./CppStatUtilities.cc:171 (set (mem/c:DF (reg/f:DI 7 sp) [84 constant+0 S8 A8])
        (reg:DF 21 xmm0 [ constant ])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 498 (nil))
    (expr_list:REG_DEAD (reg:DF 21 xmm0 [ constant ])
        (nil)))

(note 517 7 19 0 ("./CppStatUtilities.cc") 174)

(call_insn:TI 19 517 533 0 ./CppStatUtilities.cc:174 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("malloc") [flags 0x41] <function_decl 0x2b5eb3cce100 malloc>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_ANTI 493 (insn_list:REG_DEP_ANTI 494 (insn_list:REG_DEP_ANTI 495 (insn_list:REG_DEP_ANTI 496 (insn_list:REG_DEP_ANTI 497 (insn_list:REG_DEP_ANTI 7 (insn_list:REG_DEP_ANTI 5 (insn_list:REG_DEP_ANTI 6 (insn_list:REG_DEP_ANTI 465 (insn_list:REG_DEP_ANTI 492 (insn_list:REG_DEP_ANTI 13 (insn_list:REG_DEP_TRUE 17 (insn_list:REG_DEP_TRUE 498 (nil))))))))))))))
    (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))

(note 533 19 532 0 ( constant (expr_list:REG_DEP_TRUE (mem/c:DF (plus:DI (reg/f:DI 16 argp)
            (const_int -64 [0xffffffffffffffc0])) [84 constant+0 S8 A8])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 532 533 531 0 ( end (expr_list:REG_DEP_TRUE (reg/v:SI 6 bp [orig:70 end ] [70])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 531 532 22 0 ( start (expr_list:REG_DEP_TRUE (reg/v:SI 41 r12 [orig:69 start ] [69])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note:HI 22 531 23 0 ("./CppStatUtilities.cc") 175)

(insn:TI 23 22 518 0 ./CppStatUtilities.cc:175 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 0 ax [orig:66 D.34623 ] [66])
            (const_int 0 [0x0]))) 0 {cmpdi_ccno_1_rex64} (insn_list:REG_DEP_OUTPUT 498 (insn_list:REG_DEP_OUTPUT 13 (insn_list:REG_DEP_OUTPUT 17 (insn_list:REG_DEP_TRUE 19 (nil)))))
    (nil))

(note 518 23 20 0 ("./CppStatUtilities.cc") 174)

(insn 20 518 519 0 ./CppStatUtilities.cc:174 (set (reg/f:DI 3 bx [orig:66 D.34623 ] [66])
        (reg:DI 0 ax)) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 497 (insn_list:REG_DEP_TRUE 19 (nil)))
    (expr_list:REG_DEAD (reg:DI 0 ax)
        (expr_list:REG_NOALIAS (reg/f:DI 75)
            (nil))))

(note 519 20 24 0 ("./CppStatUtilities.cc") 175)

(jump_insn:TI 24 519 37 0 ./CppStatUtilities.cc:175 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 510)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 493 (insn_list:REG_DEP_ANTI 494 (insn_list:REG_DEP_ANTI 495 (insn_list:REG_DEP_ANTI 496 (insn_list:REG_DEP_ANTI 497 (insn_list:REG_DEP_ANTI 498 (insn_list:REG_DEP_ANTI 4 (insn_list:REG_DEP_ANTI 5 (insn_list:REG_DEP_ANTI 6 (insn_list:REG_DEP_ANTI 7 (insn_list:REG_DEP_ANTI 465 (insn_list:REG_DEP_ANTI 13 (insn_list:REG_DEP_ANTI 492 (insn_list:REG_DEP_ANTI 16 (insn_list:REG_DEP_ANTI 17 (insn_list:REG_DEP_ANTI 20 (insn_list:REG_DEP_TRUE 23 (insn_list:REG_DEP_ANTI 19 (nil)))))))))))))))))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 100 [0x64])
            (nil))))
;; End of basic block 0, registers live:
 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14]

;; Start of basic block 1, registers live: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14]
(note:HI 37 24 38 1 [bb 1] NOTE_INSN_BASIC_BLOCK)

(note:HI 38 37 40 1 NOTE_INSN_DELETED)

(note:HI 40 38 41 1 ("./CppStatUtilities.cc") 177)

(insn:TI 41 40 42 1 ./CppStatUtilities.cc:177 (set (reg:SI 1 dx [ end ])
        (reg/v:SI 6 bp [orig:70 end ] [70])) 40 {*movsi_1} (nil)
    (nil))

(insn 42 41 43 1 ./CppStatUtilities.cc:177 (set (reg:SI 4 si [ start ])
        (reg/v:SI 41 r12 [orig:69 start ] [69])) 40 {*movsi_1} (nil)
    (nil))

(insn 43 42 44 1 ./CppStatUtilities.cc:177 (set (reg:DI 5 di [ a ])
        (reg/v/f:DI 42 r13 [orig:68 a ] [68])) 81 {*movdi_1_rex64} (nil)
    (nil))

(call_insn:TI 44 43 46 1 ./CppStatUtilities.cc:177 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("_Z6medianPdii") [flags 0x3] <function_decl 0x2b5eb6361e00 median>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_TRUE 43 (insn_list:REG_DEP_TRUE 42 (insn_list:REG_DEP_TRUE 41 (nil))))
    (expr_list:REG_DEAD (reg:SI 1 dx [ end ])
        (expr_list:REG_DEAD (reg:SI 4 si [ start ])
            (expr_list:REG_DEAD (reg:DI 5 di [ a ])
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di [ a ]))
        (expr_list:REG_DEP_TRUE (use (reg:SI 4 si [ start ]))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 dx [ end ]))
                (nil)))))

(note:HI 46 44 491 1 ("./CppStatUtilities.cc") 180)

(insn:TI 491 46 534 1 ./CppStatUtilities.cc:180 (set (reg/v:SI 1 dx [orig:59 end.1080 ] [59])
        (subreg:SI (plus:DI (reg:DI 6 bp [orig:70 end ] [70])
                (const_int 1 [0x1])) 0)) 194 {*lea_1_rex64} (insn_list:REG_DEP_ANTI 44 (insn_list:REG_DEP_OUTPUT 41 (nil)))
    (expr_list:REG_DEAD (reg:DI 6 bp [orig:70 end ] [70])
        (nil)))

(note 534 491 520 1 ( end.1080 (expr_list:REG_DEP_TRUE (reg/v:SI 1 dx [orig:59 end.1080 ] [59])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 520 534 45 1 ("./CppStatUtilities.cc") 177)

(insn 45 520 535 1 ./CppStatUtilities.cc:177 (set (reg/v:DF 23 xmm2 [orig:63 med ] [63])
        (reg:DF 21 xmm0)) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 44 (nil))
    (expr_list:REG_DEAD (reg:DF 21 xmm0)
        (nil)))

(note 535 45 48 1 ( med (expr_list:REG_DEP_TRUE (reg/v:DF 23 xmm2 [orig:63 med ] [63])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note:HI 48 535 49 1 ("./CppStatUtilities.cc") 181)

(insn:TI 49 48 50 1 ./CppStatUtilities.cc:181 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg/v:SI 41 r12 [orig:69 start ] [69])
            (reg/v:SI 1 dx [orig:59 end.1080 ] [59]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_OUTPUT 44 (insn_list:REG_DEP_TRUE 491 (nil)))
    (nil))

(jump_insn:TI 50 49 99 1 ./CppStatUtilities.cc:181 (set (pc)
        (if_then_else (ge (reg:CCGC 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 71)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 41 (insn_list:REG_DEP_ANTI 42 (insn_list:REG_DEP_ANTI 43 (insn_list:REG_DEP_ANTI 45 (insn_list:REG_DEP_ANTI 491 (insn_list:REG_DEP_TRUE 49 (insn_list:REG_DEP_ANTI 44 (nil))))))))
    (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
            (nil))))
;; End of basic block 1, registers live:
 1 [dx] 3 [bx] 7 [sp] 23 [xmm2] 41 [r12] 42 [r13] 43 [r14]

(note:HI 99 50 52 NOTE_INSN_LOOP_END)

;; Start of basic block 2, registers live: 1 [dx] 3 [bx] 7 [sp] 23 [xmm2] 41 [r12] 42 [r13] 43 [r14]
(note:HI 52 99 54 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note:HI 54 52 109 2 NOTE_INSN_DELETED)

(note:HI 109 54 111 2 NOTE_INSN_DELETED)

(note:HI 111 109 112 2 NOTE_INSN_DELETED)

(note:HI 112 111 53 2 NOTE_INSN_DELETED)

(insn:TI 53 112 486 2 ./CppStatUtilities.cc:181 (set (reg:DI 4 si [orig:76 start ] [76])
        (sign_extend:DI (reg/v:SI 41 r12 [orig:69 start ] [69]))) 115 {extendsidi2_rex64} (nil)
    (nil))

(insn 486 53 55 2 (set (reg:V2DF 22 xmm1 [84])
        (vec_concat:V2DF (mem/u/c/i:DF (symbol_ref/u:DI ("*.LC33") [flags 0x2]) [3 S8 A128])
            (const_double:DF 0.0 [0x0.0p+0]))) 1088 {*vec_concatv2df} (nil)
    (nil))

(insn:TI 55 486 467 2 ./CppStatUtilities.cc:181 (set (reg:DI 5 di [orig:60 ivtmp.1077 ] [60])
        (plus:DI (mult:DI (reg:DI 4 si [orig:76 start ] [76])
                (const_int 8 [0x8]))
            (reg/v/f:DI 42 r13 [orig:68 a ] [68]))) 196 {*lea_2_rex64} (insn_list:REG_DEP_TRUE 53 (nil))
    (expr_list:REG_DEAD (reg:DI 4 si [orig:76 start ] [76])
        (expr_list:REG_DEAD (reg/v/f:DI 42 r13 [orig:68 a ] [68])
            (nil))))

(insn 467 55 490 2 (set (reg:SI 2 cx [89])
        (reg/v:SI 41 r12 [orig:69 start ] [69])) 40 {*movsi_1} (nil)
    (nil))

(insn 490 467 536 2 ./CppStatUtilities.cc:181 (set (reg:SI 6 bp [82])
        (subreg:SI (plus:DI (reg:DI 41 r12 [orig:69 start ] [69])
                (const_int 1 [0x1])) 0)) 194 {*lea_1_rex64} (nil)
    (nil))

(note 536 490 110 2 ( end (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 110 536 123 2 (set (reg:SI 2 cx [89])
        (not:SI (reg:SI 2 cx [89]))) 398 {*one_cmplsi2_1} (insn_list:REG_DEP_TRUE 467 (nil))
    (nil))

(insn 123 110 119 2 ./CppStatUtilities.cc:182 (set (reg:DI 37 r8 [orig:96 ivtmp.1074 ] [96])
        (const_int 1 [0x1])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn:TI 119 123 487 2 ./CppStatUtilities.cc:182 (set (reg:DF 21 xmm0 [79])
        (mem:DF (reg:DI 5 di [orig:60 ivtmp.1077 ] [60]) [3 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 55 (nil))
    (nil))

(insn 487 119 489 2 (set (reg:SI 4 si [93])
        (subreg:SI (plus:DI (reg:DI 2 cx [89])
                (reg:DI 1 dx [orig:59 end.1080 ] [59])) 0)) 194 {*lea_1_rex64} (insn_list:REG_DEP_ANTI 55 (insn_list:REG_DEP_OUTPUT 53 (insn_list:REG_DEP_TRUE 110 (nil))))
    (expr_list:REG_DEAD (reg:DI 2 cx [89])
        (nil)))

(insn 489 487 120 2 ./CppStatUtilities.cc:182 (set (reg:DI 2 cx [orig:97 ivtmp.1077 ] [97])
        (plus:DI (reg:DI 5 di [orig:60 ivtmp.1077 ] [60])
            (const_int 8 [0x8]))) 196 {*lea_2_rex64} (insn_list:REG_DEP_ANTI 487 (insn_list:REG_DEP_OUTPUT 110 (insn_list:REG_DEP_TRUE 55 (nil))))
    (nil))

(insn:TI 120 489 115 2 ./CppStatUtilities.cc:182 (set (reg:DF 21 xmm0 [79])
        (minus:DF (reg:DF 21 xmm0 [79])
            (reg/v:DF 23 xmm2 [orig:63 med ] [63]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 119 (nil))
    (nil))

(insn 115 120 127 2 (parallel [
            (set (reg:SI 4 si [93])
                (and:SI (reg:SI 4 si [93])
                    (const_int 7 [0x7])))
            (clobber (reg:CC 17 flags))
        ]) 299 {*andsi_1} (insn_list:REG_DEP_TRUE 487 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 127 115 488 2 ./CppStatUtilities.cc:181 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg/v:SI 1 dx [orig:59 end.1080 ] [59])
            (reg:SI 6 bp [82]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_OUTPUT 115 (insn_list:REG_DEP_TRUE 490 (nil)))
    (expr_list:REG_DEAD (reg:SI 6 bp [82])
        (nil)))

(insn:TI 488 127 122 2 ./CppStatUtilities.cc:182 (set (reg:V2DF 21 xmm0 [79])
        (and:V2DF (reg:V2DF 21 xmm0 [79])
            (reg:V2DF 22 xmm1 [84]))) 1050 {*andv2df3} (insn_list:REG_DEP_TRUE 486 (insn_list:REG_DEP_TRUE 120 (nil)))
    (nil))

(insn:TI 122 488 128 2 ./CppStatUtilities.cc:182 (set (mem:DF (reg/f:DI 3 bx [orig:66 D.34623 ] [66]) [3 S8 A64])
        (reg:DF 21 xmm0 [79])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 488 (insn_list:REG_DEP_ANTI 119 (nil)))
    (expr_list:REG_DEAD (reg:DF 21 xmm0 [79])
        (expr_list:REG_EQUAL (abs:DF (reg:DF 78))
            (nil))))

(jump_insn 128 122 296 2 ./CppStatUtilities.cc:181 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 71)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 53 (insn_list:REG_DEP_ANTI 55 (insn_list:REG_DEP_ANTI 486 (insn_list:REG_DEP_ANTI 467 (insn_list:REG_DEP_ANTI 110 (insn_list:REG_DEP_ANTI 487 (insn_list:REG_DEP_ANTI 115 (insn_list:REG_DEP_ANTI 119 (insn_list:REG_DEP_ANTI 120 (insn_list:REG_DEP_ANTI 488 (insn_list:REG_DEP_ANTI 123 (insn_list:REG_DEP_ANTI 489 (insn_list:REG_DEP_ANTI 490 (insn_list:REG_DEP_TRUE 127 (insn_list:REG_DEP_ANTI 122 (nil))))))))))))))))
    (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
            (nil))))
;; End of basic block 2, registers live:
 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]

;; Start of basic block 3, registers live: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]
(note:HI 296 128 294 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn:TI 294 296 295 3 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 4 si [93])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (nil)
    (nil))

(jump_insn:TI 295 294 273 3 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 57)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 294 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1250 [0x4e2])
            (nil))))
;; End of basic block 3, registers live:
 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]

;; Start of basic block 4, registers live: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]
(note:HI 273 295 271 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn:TI 271 273 272 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 4 si [93])
            (const_int 1 [0x1]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 272 271 250 4 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 457)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 271 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1428 [0x594])
            (nil))))
;; End of basic block 4, registers live:
 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]

;; Start of basic block 5, registers live: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]
(note:HI 250 272 248 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn:TI 248 250 249 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 4 si [93])
            (const_int 2 [0x2]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 249 248 227 5 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 458)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 248 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1666 [0x682])
            (nil))))
;; End of basic block 5, registers live:
 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]

;; Start of basic block 6, registers live: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]
(note:HI 227 249 225 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn:TI 225 227 226 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 4 si [93])
            (const_int 3 [0x3]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 226 225 204 6 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 459)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 225 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 2000 [0x7d0])
            (nil))))
;; End of basic block 6, registers live:
 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]

;; Start of basic block 7, registers live: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]
(note:HI 204 226 202 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn:TI 202 204 203 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 4 si [93])
            (const_int 4 [0x4]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 203 202 181 7 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 460)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 202 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 2500 [0x9c4])
            (nil))))
;; End of basic block 7, registers live:
 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]

;; Start of basic block 8, registers live: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]
(note:HI 181 203 179 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn:TI 179 181 180 8 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 4 si [93])
            (const_int 5 [0x5]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 180 179 158 8 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 461)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 179 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 3333 [0xd05])
            (nil))))
;; End of basic block 8, registers live:
 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]

;; Start of basic block 9, registers live: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]
(note:HI 158 180 156 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn:TI 156 158 157 9 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 4 si [93])
            (const_int 6 [0x6]))) 5 {*cmpsi_1_insn} (nil)
    (expr_list:REG_DEAD (reg:SI 4 si [93])
        (nil)))

(jump_insn:TI 157 156 148 9 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 462)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 156 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 9, registers live:
 1 [dx] 2 [cx] 3 [bx] 5 [di] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]

;; Start of basic block 10, registers live: 1 [dx] 3 [bx] 5 [di] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]
(note:HI 148 157 138 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn:TI 138 148 485 10 ./CppStatUtilities.cc:182 (set (reg:DF 24 xmm3 [144])
        (mem:DF (plus:DI (reg:DI 5 di [orig:60 ivtmp.1077 ] [60])
                (const_int 8 [0x8])) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn 485 138 142 10 ./CppStatUtilities.cc:182 (set (reg:DI 2 cx [orig:97 ivtmp.1077 ] [97])
        (plus:DI (reg:DI 5 di [orig:60 ivtmp.1077 ] [60])
            (const_int 16 [0x10]))) 196 {*lea_2_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 5 di [orig:60 ivtmp.1077 ] [60])
        (nil)))

(insn:TI 142 485 139 10 ./CppStatUtilities.cc:182 (set (strict_low_part (reg:QI 37 r8))
        (const_int 2 [0x2])) 58 {*movstrictqi_1} (nil)
    (expr_list:REG_EQUAL (const_int 2 [0x2])
        (nil)))

(insn:TI 139 142 484 10 ./CppStatUtilities.cc:182 (set (reg:DF 24 xmm3 [144])
        (minus:DF (reg:DF 24 xmm3 [144])
            (reg/v:DF 23 xmm2 [orig:63 med ] [63]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 138 (nil))
    (nil))

(insn:TI 484 139 141 10 ./CppStatUtilities.cc:182 (set (reg:V2DF 24 xmm3 [144])
        (and:V2DF (reg:V2DF 24 xmm3 [144])
            (reg:V2DF 22 xmm1 [84]))) 1050 {*andv2df3} (insn_list:REG_DEP_TRUE 139 (nil))
    (nil))

(insn:TI 141 484 462 10 ./CppStatUtilities.cc:182 (set (mem:DF (plus:DI (reg/f:DI 3 bx [orig:66 D.34623 ] [66])
                (const_int 8 [0x8])) [3 S8 A64])
        (reg:DF 24 xmm3 [144])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 484 (insn_list:REG_DEP_ANTI 138 (nil)))
    (expr_list:REG_DEAD (reg:DF 24 xmm3 [144])
        (expr_list:REG_EQUAL (abs:DF (reg:DF 145))
            (nil))))
;; End of basic block 10, registers live:
 1 [dx] 2 [cx] 3 [bx] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]

;; Start of basic block 11, registers live: 1 [dx] 2 [cx] 3 [bx] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]
(code_label:HI 462 141 171 11 1027 "" [1 uses])

(note:HI 171 462 161 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn:TI 161 171 166 11 ./CppStatUtilities.cc:182 (set (reg:DF 25 xmm4 [148])
        (mem:DF (reg:DI 2 cx [orig:97 ivtmp.1077 ] [97]) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn 166 161 162 11 ./CppStatUtilities.cc:182 (parallel [
            (set (reg:DI 2 cx [orig:97 ivtmp.1077 ] [97])
                (plus:DI (reg:DI 2 cx [orig:97 ivtmp.1077 ] [97])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 161 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 162 166 483 11 ./CppStatUtilities.cc:182 (set (reg:DF 25 xmm4 [148])
        (minus:DF (reg:DF 25 xmm4 [148])
            (reg/v:DF 23 xmm2 [orig:63 med ] [63]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 161 (nil))
    (nil))

(insn:TI 483 162 164 11 ./CppStatUtilities.cc:182 (set (reg:V2DF 25 xmm4 [148])
        (and:V2DF (reg:V2DF 25 xmm4 [148])
            (reg:V2DF 22 xmm1 [84]))) 1050 {*andv2df3} (insn_list:REG_DEP_TRUE 162 (nil))
    (nil))

(insn:TI 164 483 165 11 ./CppStatUtilities.cc:182 (set (mem:DF (plus:DI (mult:DI (reg:DI 37 r8 [orig:96 ivtmp.1074 ] [96])
                    (const_int 8 [0x8]))
                (reg/f:DI 3 bx [orig:66 D.34623 ] [66])) [3 S8 A64])
        (reg:DF 25 xmm4 [148])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 483 (insn_list:REG_DEP_ANTI 161 (nil)))
    (expr_list:REG_DEAD (reg:DF 25 xmm4 [148])
        (expr_list:REG_EQUAL (abs:DF (reg:DF 149))
            (nil))))

(insn 165 164 461 11 ./CppStatUtilities.cc:182 (parallel [
            (set (reg:DI 37 r8 [orig:96 ivtmp.1074 ] [96])
                (plus:DI (reg:DI 37 r8 [orig:96 ivtmp.1074 ] [96])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 164 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 11, registers live:
 1 [dx] 2 [cx] 3 [bx] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]

;; Start of basic block 12, registers live: 1 [dx] 2 [cx] 3 [bx] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]
(code_label:HI 461 165 194 12 1026 "" [1 uses])

(note:HI 194 461 184 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn:TI 184 194 189 12 ./CppStatUtilities.cc:182 (set (reg:DF 26 xmm5 [152])
        (mem:DF (reg:DI 2 cx [orig:97 ivtmp.1077 ] [97]) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn 189 184 185 12 ./CppStatUtilities.cc:182 (parallel [
            (set (reg:DI 2 cx [orig:97 ivtmp.1077 ] [97])
                (plus:DI (reg:DI 2 cx [orig:97 ivtmp.1077 ] [97])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 184 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 185 189 482 12 ./CppStatUtilities.cc:182 (set (reg:DF 26 xmm5 [152])
        (minus:DF (reg:DF 26 xmm5 [152])
            (reg/v:DF 23 xmm2 [orig:63 med ] [63]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 184 (nil))
    (nil))

(insn:TI 482 185 187 12 ./CppStatUtilities.cc:182 (set (reg:V2DF 26 xmm5 [152])
        (and:V2DF (reg:V2DF 26 xmm5 [152])
            (reg:V2DF 22 xmm1 [84]))) 1050 {*andv2df3} (insn_list:REG_DEP_TRUE 185 (nil))
    (nil))

(insn:TI 187 482 188 12 ./CppStatUtilities.cc:182 (set (mem:DF (plus:DI (mult:DI (reg:DI 37 r8 [orig:96 ivtmp.1074 ] [96])
                    (const_int 8 [0x8]))
                (reg/f:DI 3 bx [orig:66 D.34623 ] [66])) [3 S8 A64])
        (reg:DF 26 xmm5 [152])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 482 (insn_list:REG_DEP_ANTI 184 (nil)))
    (expr_list:REG_DEAD (reg:DF 26 xmm5 [152])
        (expr_list:REG_EQUAL (abs:DF (reg:DF 153))
            (nil))))

(insn 188 187 460 12 ./CppStatUtilities.cc:182 (parallel [
            (set (reg:DI 37 r8 [orig:96 ivtmp.1074 ] [96])
                (plus:DI (reg:DI 37 r8 [orig:96 ivtmp.1074 ] [96])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 187 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 12, registers live:
 1 [dx] 2 [cx] 3 [bx] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]

;; Start of basic block 13, registers live: 1 [dx] 2 [cx] 3 [bx] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]
(code_label:HI 460 188 217 13 1025 "" [1 uses])

(note:HI 217 460 207 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn:TI 207 217 212 13 ./CppStatUtilities.cc:182 (set (reg:DF 27 xmm6 [156])
        (mem:DF (reg:DI 2 cx [orig:97 ivtmp.1077 ] [97]) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn 212 207 208 13 ./CppStatUtilities.cc:182 (parallel [
            (set (reg:DI 2 cx [orig:97 ivtmp.1077 ] [97])
                (plus:DI (reg:DI 2 cx [orig:97 ivtmp.1077 ] [97])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 207 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 208 212 481 13 ./CppStatUtilities.cc:182 (set (reg:DF 27 xmm6 [156])
        (minus:DF (reg:DF 27 xmm6 [156])
            (reg/v:DF 23 xmm2 [orig:63 med ] [63]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 207 (nil))
    (nil))

(insn:TI 481 208 210 13 ./CppStatUtilities.cc:182 (set (reg:V2DF 27 xmm6 [156])
        (and:V2DF (reg:V2DF 27 xmm6 [156])
            (reg:V2DF 22 xmm1 [84]))) 1050 {*andv2df3} (insn_list:REG_DEP_TRUE 208 (nil))
    (nil))

(insn:TI 210 481 211 13 ./CppStatUtilities.cc:182 (set (mem:DF (plus:DI (mult:DI (reg:DI 37 r8 [orig:96 ivtmp.1074 ] [96])
                    (const_int 8 [0x8]))
                (reg/f:DI 3 bx [orig:66 D.34623 ] [66])) [3 S8 A64])
        (reg:DF 27 xmm6 [156])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 481 (insn_list:REG_DEP_ANTI 207 (nil)))
    (expr_list:REG_DEAD (reg:DF 27 xmm6 [156])
        (expr_list:REG_EQUAL (abs:DF (reg:DF 157))
            (nil))))

(insn 211 210 459 13 ./CppStatUtilities.cc:182 (parallel [
            (set (reg:DI 37 r8 [orig:96 ivtmp.1074 ] [96])
                (plus:DI (reg:DI 37 r8 [orig:96 ivtmp.1074 ] [96])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 210 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 13, registers live:
 1 [dx] 2 [cx] 3 [bx] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]

;; Start of basic block 14, registers live: 1 [dx] 2 [cx] 3 [bx] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]
(code_label:HI 459 211 240 14 1024 "" [1 uses])

(note:HI 240 459 230 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn:TI 230 240 235 14 ./CppStatUtilities.cc:182 (set (reg:DF 28 xmm7 [160])
        (mem:DF (reg:DI 2 cx [orig:97 ivtmp.1077 ] [97]) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn 235 230 231 14 ./CppStatUtilities.cc:182 (parallel [
            (set (reg:DI 2 cx [orig:97 ivtmp.1077 ] [97])
                (plus:DI (reg:DI 2 cx [orig:97 ivtmp.1077 ] [97])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 230 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 231 235 480 14 ./CppStatUtilities.cc:182 (set (reg:DF 28 xmm7 [160])
        (minus:DF (reg:DF 28 xmm7 [160])
            (reg/v:DF 23 xmm2 [orig:63 med ] [63]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 230 (nil))
    (nil))

(insn:TI 480 231 233 14 ./CppStatUtilities.cc:182 (set (reg:V2DF 28 xmm7 [160])
        (and:V2DF (reg:V2DF 28 xmm7 [160])
            (reg:V2DF 22 xmm1 [84]))) 1050 {*andv2df3} (insn_list:REG_DEP_TRUE 231 (nil))
    (nil))

(insn:TI 233 480 234 14 ./CppStatUtilities.cc:182 (set (mem:DF (plus:DI (mult:DI (reg:DI 37 r8 [orig:96 ivtmp.1074 ] [96])
                    (const_int 8 [0x8]))
                (reg/f:DI 3 bx [orig:66 D.34623 ] [66])) [3 S8 A64])
        (reg:DF 28 xmm7 [160])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 480 (insn_list:REG_DEP_ANTI 230 (nil)))
    (expr_list:REG_DEAD (reg:DF 28 xmm7 [160])
        (expr_list:REG_EQUAL (abs:DF (reg:DF 161))
            (nil))))

(insn 234 233 458 14 ./CppStatUtilities.cc:182 (parallel [
            (set (reg:DI 37 r8 [orig:96 ivtmp.1074 ] [96])
                (plus:DI (reg:DI 37 r8 [orig:96 ivtmp.1074 ] [96])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 233 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 14, registers live:
 1 [dx] 2 [cx] 3 [bx] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]

;; Start of basic block 15, registers live: 1 [dx] 2 [cx] 3 [bx] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]
(code_label:HI 458 234 263 15 1023 "" [1 uses])

(note:HI 263 458 253 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn:TI 253 263 258 15 ./CppStatUtilities.cc:182 (set (reg:DF 45 xmm8 [164])
        (mem:DF (reg:DI 2 cx [orig:97 ivtmp.1077 ] [97]) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn 258 253 254 15 ./CppStatUtilities.cc:182 (parallel [
            (set (reg:DI 2 cx [orig:97 ivtmp.1077 ] [97])
                (plus:DI (reg:DI 2 cx [orig:97 ivtmp.1077 ] [97])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 253 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 254 258 479 15 ./CppStatUtilities.cc:182 (set (reg:DF 45 xmm8 [164])
        (minus:DF (reg:DF 45 xmm8 [164])
            (reg/v:DF 23 xmm2 [orig:63 med ] [63]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 253 (nil))
    (nil))

(insn:TI 479 254 256 15 ./CppStatUtilities.cc:182 (set (reg:V2DF 45 xmm8 [164])
        (and:V2DF (reg:V2DF 45 xmm8 [164])
            (reg:V2DF 22 xmm1 [84]))) 1050 {*andv2df3} (insn_list:REG_DEP_TRUE 254 (nil))
    (nil))

(insn:TI 256 479 257 15 ./CppStatUtilities.cc:182 (set (mem:DF (plus:DI (mult:DI (reg:DI 37 r8 [orig:96 ivtmp.1074 ] [96])
                    (const_int 8 [0x8]))
                (reg/f:DI 3 bx [orig:66 D.34623 ] [66])) [3 S8 A64])
        (reg:DF 45 xmm8 [164])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 479 (insn_list:REG_DEP_ANTI 253 (nil)))
    (expr_list:REG_DEAD (reg:DF 45 xmm8 [164])
        (expr_list:REG_EQUAL (abs:DF (reg:DF 165))
            (nil))))

(insn 257 256 457 15 ./CppStatUtilities.cc:182 (parallel [
            (set (reg:DI 37 r8 [orig:96 ivtmp.1074 ] [96])
                (plus:DI (reg:DI 37 r8 [orig:96 ivtmp.1074 ] [96])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 256 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 15, registers live:
 1 [dx] 2 [cx] 3 [bx] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]

;; Start of basic block 16, registers live: 1 [dx] 2 [cx] 3 [bx] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]
(code_label:HI 457 257 286 16 1022 "" [1 uses])

(note:HI 286 457 276 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn:TI 276 286 281 16 ./CppStatUtilities.cc:182 (set (reg:DF 46 xmm9 [168])
        (mem:DF (reg:DI 2 cx [orig:97 ivtmp.1077 ] [97]) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn 281 276 277 16 ./CppStatUtilities.cc:182 (parallel [
            (set (reg:DI 2 cx [orig:97 ivtmp.1077 ] [97])
                (plus:DI (reg:DI 2 cx [orig:97 ivtmp.1077 ] [97])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 276 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 277 281 477 16 ./CppStatUtilities.cc:182 (set (reg:DF 46 xmm9 [168])
        (minus:DF (reg:DF 46 xmm9 [168])
            (reg/v:DF 23 xmm2 [orig:63 med ] [63]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 276 (nil))
    (nil))

(insn:TI 477 277 279 16 ./CppStatUtilities.cc:182 (set (reg:V2DF 46 xmm9 [168])
        (and:V2DF (reg:V2DF 46 xmm9 [168])
            (reg:V2DF 22 xmm1 [84]))) 1050 {*andv2df3} (insn_list:REG_DEP_TRUE 277 (nil))
    (nil))

(insn:TI 279 477 280 16 ./CppStatUtilities.cc:182 (set (mem:DF (plus:DI (mult:DI (reg:DI 37 r8 [orig:96 ivtmp.1074 ] [96])
                    (const_int 8 [0x8]))
                (reg/f:DI 3 bx [orig:66 D.34623 ] [66])) [3 S8 A64])
        (reg:DF 46 xmm9 [168])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 477 (insn_list:REG_DEP_ANTI 276 (nil)))
    (expr_list:REG_DEAD (reg:DF 46 xmm9 [168])
        (expr_list:REG_EQUAL (abs:DF (reg:DF 169))
            (nil))))

(insn 280 279 478 16 ./CppStatUtilities.cc:182 (parallel [
            (set (reg:DI 37 r8 [orig:96 ivtmp.1074 ] [96])
                (plus:DI (reg:DI 37 r8 [orig:96 ivtmp.1074 ] [96])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 279 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 478 280 284 16 ./CppStatUtilities.cc:181 (set (reg:SI 5 di [171])
        (subreg:SI (plus:DI (reg:DI 41 r12 [orig:69 start ] [69])
                (reg:DI 37 r8 [orig:96 ivtmp.1074 ] [96])) 0)) 194 {*lea_1_rex64} (insn_list:REG_DEP_TRUE 280 (nil))
    (nil))

(insn:TI 284 478 285 16 ./CppStatUtilities.cc:181 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg/v:SI 1 dx [orig:59 end.1080 ] [59])
            (reg:SI 5 di [171]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_OUTPUT 280 (insn_list:REG_DEP_OUTPUT 281 (insn_list:REG_DEP_TRUE 478 (nil))))
    (expr_list:REG_DEAD (reg:SI 5 di [171])
        (nil)))

(jump_insn:TI 285 284 57 16 ./CppStatUtilities.cc:181 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 71)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 276 (insn_list:REG_DEP_ANTI 277 (insn_list:REG_DEP_ANTI 477 (insn_list:REG_DEP_ANTI 280 (insn_list:REG_DEP_ANTI 281 (insn_list:REG_DEP_ANTI 478 (insn_list:REG_DEP_TRUE 284 (insn_list:REG_DEP_ANTI 279 (nil)))))))))
    (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
            (nil))))
;; End of basic block 16, registers live:
 1 [dx] 2 [cx] 3 [bx] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]

;; Start of basic block 17, registers live: 1 [dx] 2 [cx] 3 [bx] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]
(code_label:HI 57 285 58 17 993 "" [2 uses])

(note:HI 58 57 423 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(note:HI 423 58 303 17 NOTE_INSN_DELETED)

(note:HI 303 423 321 17 NOTE_INSN_DELETED)

(note:HI 321 303 339 17 NOTE_INSN_DELETED)

(note:HI 339 321 357 17 NOTE_INSN_DELETED)

(note:HI 357 339 375 17 NOTE_INSN_DELETED)

(note:HI 375 357 393 17 NOTE_INSN_DELETED)

(note:HI 393 375 60 17 NOTE_INSN_DELETED)

(insn:TI 60 393 61 17 ./CppStatUtilities.cc:182 (set (reg:DF 24 xmm3 [98])
        (mem:DF (reg:DI 2 cx [orig:97 ivtmp.1077 ] [97]) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:TI 61 60 468 17 ./CppStatUtilities.cc:182 (set (reg:DF 24 xmm3 [98])
        (minus:DF (reg:DF 24 xmm3 [98])
            (reg/v:DF 23 xmm2 [orig:63 med ] [63]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 60 (nil))
    (nil))

(insn:TI 468 61 64 17 ./CppStatUtilities.cc:182 (set (reg:V2DF 24 xmm3 [98])
        (and:V2DF (reg:V2DF 24 xmm3 [98])
            (reg:V2DF 22 xmm1 [84]))) 1050 {*andv2df3} (insn_list:REG_DEP_TRUE 61 (nil))
    (nil))

(insn:TI 64 468 299 17 ./CppStatUtilities.cc:182 (set (mem:DF (plus:DI (mult:DI (reg:DI 37 r8 [orig:96 ivtmp.1074 ] [96])
                    (const_int 8 [0x8]))
                (reg/f:DI 3 bx [orig:66 D.34623 ] [66])) [3 S8 A64])
        (reg:DF 24 xmm3 [98])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 468 (insn_list:REG_DEP_ANTI 60 (nil)))
    (expr_list:REG_DEAD (reg:DF 24 xmm3 [98])
        (expr_list:REG_EQUAL (abs:DF (reg:DF 99))
            (nil))))

(insn:TI 299 64 300 17 ./CppStatUtilities.cc:182 (set (reg:DF 21 xmm0 [104])
        (mem:DF (plus:DI (reg:DI 2 cx [orig:97 ivtmp.1077 ] [97])
                (const_int 8 [0x8])) [3 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 64 (nil))
    (nil))

(insn:TI 300 299 469 17 ./CppStatUtilities.cc:182 (set (reg:DF 21 xmm0 [104])
        (minus:DF (reg:DF 21 xmm0 [104])
            (reg/v:DF 23 xmm2 [orig:63 med ] [63]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 299 (nil))
    (nil))

(insn:TI 469 300 302 17 ./CppStatUtilities.cc:182 (set (reg:V2DF 21 xmm0 [104])
        (and:V2DF (reg:V2DF 21 xmm0 [104])
            (reg:V2DF 22 xmm1 [84]))) 1050 {*andv2df3} (insn_list:REG_DEP_TRUE 300 (nil))
    (nil))

(insn:TI 302 469 317 17 ./CppStatUtilities.cc:182 (set (mem:DF (plus:DI (plus:DI (mult:DI (reg:DI 37 r8 [orig:96 ivtmp.1074 ] [96])
                        (const_int 8 [0x8]))
                    (reg/f:DI 3 bx [orig:66 D.34623 ] [66]))
                (const_int 8 [0x8])) [3 S8 A64])
        (reg:DF 21 xmm0 [104])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 469 (insn_list:REG_DEP_ANTI 60 (insn_list:REG_DEP_ANTI 299 (nil))))
    (expr_list:REG_DEAD (reg:DF 21 xmm0 [104])
        (nil)))

(insn:TI 317 302 318 17 ./CppStatUtilities.cc:182 (set (reg:DF 52 xmm15 [110])
        (mem:DF (plus:DI (reg:DI 2 cx [orig:97 ivtmp.1077 ] [97])
                (const_int 16 [0x10])) [3 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 64 (insn_list:REG_DEP_TRUE 302 (nil)))
    (nil))

(insn:TI 318 317 470 17 ./CppStatUtilities.cc:182 (set (reg:DF 52 xmm15 [110])
        (minus:DF (reg:DF 52 xmm15 [110])
            (reg/v:DF 23 xmm2 [orig:63 med ] [63]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 317 (nil))
    (nil))

(insn:TI 470 318 320 17 ./CppStatUtilities.cc:182 (set (reg:V2DF 52 xmm15 [110])
        (and:V2DF (reg:V2DF 52 xmm15 [110])
            (reg:V2DF 22 xmm1 [84]))) 1050 {*andv2df3} (insn_list:REG_DEP_TRUE 318 (nil))
    (nil))

(insn:TI 320 470 335 17 ./CppStatUtilities.cc:182 (set (mem:DF (plus:DI (plus:DI (mult:DI (reg:DI 37 r8 [orig:96 ivtmp.1074 ] [96])
                        (const_int 8 [0x8]))
                    (reg/f:DI 3 bx [orig:66 D.34623 ] [66]))
                (const_int 16 [0x10])) [3 S8 A64])
        (reg:DF 52 xmm15 [110])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 470 (insn_list:REG_DEP_ANTI 60 (insn_list:REG_DEP_ANTI 299 (insn_list:REG_DEP_ANTI 317 (nil)))))
    (expr_list:REG_DEAD (reg:DF 52 xmm15 [110])
        (nil)))

(insn:TI 335 320 336 17 ./CppStatUtilities.cc:182 (set (reg:DF 51 xmm14 [116])
        (mem:DF (plus:DI (reg:DI 2 cx [orig:97 ivtmp.1077 ] [97])
                (const_int 24 [0x18])) [3 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 64 (insn_list:REG_DEP_TRUE 302 (insn_list:REG_DEP_TRUE 320 (nil))))
    (nil))

(insn:TI 336 335 471 17 ./CppStatUtilities.cc:182 (set (reg:DF 51 xmm14 [116])
        (minus:DF (reg:DF 51 xmm14 [116])
            (reg/v:DF 23 xmm2 [orig:63 med ] [63]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 335 (nil))
    (nil))

(insn:TI 471 336 338 17 ./CppStatUtilities.cc:182 (set (reg:V2DF 51 xmm14 [116])
        (and:V2DF (reg:V2DF 51 xmm14 [116])
            (reg:V2DF 22 xmm1 [84]))) 1050 {*andv2df3} (insn_list:REG_DEP_TRUE 336 (nil))
    (nil))

(insn:TI 338 471 353 17 ./CppStatUtilities.cc:182 (set (mem:DF (plus:DI (plus:DI (mult:DI (reg:DI 37 r8 [orig:96 ivtmp.1074 ] [96])
                        (const_int 8 [0x8]))
                    (reg/f:DI 3 bx [orig:66 D.34623 ] [66]))
                (const_int 24 [0x18])) [3 S8 A64])
        (reg:DF 51 xmm14 [116])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 471 (insn_list:REG_DEP_ANTI 60 (insn_list:REG_DEP_ANTI 299 (insn_list:REG_DEP_ANTI 317 (insn_list:REG_DEP_ANTI 335 (nil))))))
    (expr_list:REG_DEAD (reg:DF 51 xmm14 [116])
        (nil)))

(insn:TI 353 338 354 17 ./CppStatUtilities.cc:182 (set (reg:DF 50 xmm13 [122])
        (mem:DF (plus:DI (reg:DI 2 cx [orig:97 ivtmp.1077 ] [97])
                (const_int 32 [0x20])) [3 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 64 (insn_list:REG_DEP_TRUE 302 (insn_list:REG_DEP_TRUE 320 (insn_list:REG_DEP_TRUE 338 (nil)))))
    (nil))

(insn:TI 354 353 472 17 ./CppStatUtilities.cc:182 (set (reg:DF 50 xmm13 [122])
        (minus:DF (reg:DF 50 xmm13 [122])
            (reg/v:DF 23 xmm2 [orig:63 med ] [63]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 353 (nil))
    (nil))

(insn:TI 472 354 356 17 ./CppStatUtilities.cc:182 (set (reg:V2DF 50 xmm13 [122])
        (and:V2DF (reg:V2DF 50 xmm13 [122])
            (reg:V2DF 22 xmm1 [84]))) 1050 {*andv2df3} (insn_list:REG_DEP_TRUE 354 (nil))
    (nil))

(insn:TI 356 472 371 17 ./CppStatUtilities.cc:182 (set (mem:DF (plus:DI (plus:DI (mult:DI (reg:DI 37 r8 [orig:96 ivtmp.1074 ] [96])
                        (const_int 8 [0x8]))
                    (reg/f:DI 3 bx [orig:66 D.34623 ] [66]))
                (const_int 32 [0x20])) [3 S8 A64])
        (reg:DF 50 xmm13 [122])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 472 (insn_list:REG_DEP_ANTI 60 (insn_list:REG_DEP_ANTI 299 (insn_list:REG_DEP_ANTI 317 (insn_list:REG_DEP_ANTI 335 (insn_list:REG_DEP_ANTI 353 (nil)))))))
    (expr_list:REG_DEAD (reg:DF 50 xmm13 [122])
        (nil)))

(insn:TI 371 356 372 17 ./CppStatUtilities.cc:182 (set (reg:DF 49 xmm12 [128])
        (mem:DF (plus:DI (reg:DI 2 cx [orig:97 ivtmp.1077 ] [97])
                (const_int 40 [0x28])) [3 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 64 (insn_list:REG_DEP_TRUE 302 (insn_list:REG_DEP_TRUE 320 (insn_list:REG_DEP_TRUE 338 (insn_list:REG_DEP_TRUE 356 (nil))))))
    (nil))

(insn:TI 372 371 473 17 ./CppStatUtilities.cc:182 (set (reg:DF 49 xmm12 [128])
        (minus:DF (reg:DF 49 xmm12 [128])
            (reg/v:DF 23 xmm2 [orig:63 med ] [63]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 371 (nil))
    (nil))

(insn:TI 473 372 374 17 ./CppStatUtilities.cc:182 (set (reg:V2DF 49 xmm12 [128])
        (and:V2DF (reg:V2DF 49 xmm12 [128])
            (reg:V2DF 22 xmm1 [84]))) 1050 {*andv2df3} (insn_list:REG_DEP_TRUE 372 (nil))
    (nil))

(insn:TI 374 473 389 17 ./CppStatUtilities.cc:182 (set (mem:DF (plus:DI (plus:DI (mult:DI (reg:DI 37 r8 [orig:96 ivtmp.1074 ] [96])
                        (const_int 8 [0x8]))
                    (reg/f:DI 3 bx [orig:66 D.34623 ] [66]))
                (const_int 40 [0x28])) [3 S8 A64])
        (reg:DF 49 xmm12 [128])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 473 (insn_list:REG_DEP_ANTI 60 (insn_list:REG_DEP_ANTI 299 (insn_list:REG_DEP_ANTI 317 (insn_list:REG_DEP_ANTI 335 (insn_list:REG_DEP_ANTI 353 (insn_list:REG_DEP_ANTI 371 (nil))))))))
    (expr_list:REG_DEAD (reg:DF 49 xmm12 [128])
        (nil)))

(insn:TI 389 374 390 17 ./CppStatUtilities.cc:182 (set (reg:DF 48 xmm11 [134])
        (mem:DF (plus:DI (reg:DI 2 cx [orig:97 ivtmp.1077 ] [97])
                (const_int 48 [0x30])) [3 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 64 (insn_list:REG_DEP_TRUE 302 (insn_list:REG_DEP_TRUE 320 (insn_list:REG_DEP_TRUE 338 (insn_list:REG_DEP_TRUE 356 (insn_list:REG_DEP_TRUE 374 (nil)))))))
    (nil))

(insn:TI 390 389 474 17 ./CppStatUtilities.cc:182 (set (reg:DF 48 xmm11 [134])
        (minus:DF (reg:DF 48 xmm11 [134])
            (reg/v:DF 23 xmm2 [orig:63 med ] [63]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 389 (nil))
    (nil))

(insn:TI 474 390 392 17 ./CppStatUtilities.cc:182 (set (reg:V2DF 48 xmm11 [134])
        (and:V2DF (reg:V2DF 48 xmm11 [134])
            (reg:V2DF 22 xmm1 [84]))) 1050 {*andv2df3} (insn_list:REG_DEP_TRUE 390 (nil))
    (nil))

(insn:TI 392 474 407 17 ./CppStatUtilities.cc:182 (set (mem:DF (plus:DI (plus:DI (mult:DI (reg:DI 37 r8 [orig:96 ivtmp.1074 ] [96])
                        (const_int 8 [0x8]))
                    (reg/f:DI 3 bx [orig:66 D.34623 ] [66]))
                (const_int 48 [0x30])) [3 S8 A64])
        (reg:DF 48 xmm11 [134])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 474 (insn_list:REG_DEP_ANTI 60 (insn_list:REG_DEP_ANTI 299 (insn_list:REG_DEP_ANTI 317 (insn_list:REG_DEP_ANTI 335 (insn_list:REG_DEP_ANTI 353 (insn_list:REG_DEP_ANTI 371 (insn_list:REG_DEP_ANTI 389 (nil)))))))))
    (expr_list:REG_DEAD (reg:DF 48 xmm11 [134])
        (nil)))

(insn:TI 407 392 412 17 ./CppStatUtilities.cc:182 (set (reg:DF 47 xmm10 [140])
        (mem:DF (plus:DI (reg:DI 2 cx [orig:97 ivtmp.1077 ] [97])
                (const_int 56 [0x38])) [3 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 64 (insn_list:REG_DEP_TRUE 302 (insn_list:REG_DEP_TRUE 320 (insn_list:REG_DEP_TRUE 338 (insn_list:REG_DEP_TRUE 356 (insn_list:REG_DEP_TRUE 374 (insn_list:REG_DEP_TRUE 392 (nil))))))))
    (nil))

(insn 412 407 408 17 ./CppStatUtilities.cc:182 (parallel [
            (set (reg:DI 2 cx [orig:97 ivtmp.1077 ] [97])
                (plus:DI (reg:DI 2 cx [orig:97 ivtmp.1077 ] [97])
                    (const_int 64 [0x40])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 60 (insn_list:REG_DEP_ANTI 299 (insn_list:REG_DEP_ANTI 317 (insn_list:REG_DEP_ANTI 335 (insn_list:REG_DEP_ANTI 353 (insn_list:REG_DEP_ANTI 371 (insn_list:REG_DEP_ANTI 389 (insn_list:REG_DEP_ANTI 407 (nil)))))))))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 408 412 475 17 ./CppStatUtilities.cc:182 (set (reg:DF 47 xmm10 [140])
        (minus:DF (reg:DF 47 xmm10 [140])
            (reg/v:DF 23 xmm2 [orig:63 med ] [63]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 407 (nil))
    (nil))

(insn:TI 475 408 410 17 ./CppStatUtilities.cc:182 (set (reg:V2DF 47 xmm10 [140])
        (and:V2DF (reg:V2DF 47 xmm10 [140])
            (reg:V2DF 22 xmm1 [84]))) 1050 {*andv2df3} (insn_list:REG_DEP_TRUE 408 (nil))
    (nil))

(insn:TI 410 475 411 17 ./CppStatUtilities.cc:182 (set (mem:DF (plus:DI (plus:DI (mult:DI (reg:DI 37 r8 [orig:96 ivtmp.1074 ] [96])
                        (const_int 8 [0x8]))
                    (reg/f:DI 3 bx [orig:66 D.34623 ] [66]))
                (const_int 56 [0x38])) [3 S8 A64])
        (reg:DF 47 xmm10 [140])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 475 (insn_list:REG_DEP_ANTI 60 (insn_list:REG_DEP_ANTI 299 (insn_list:REG_DEP_ANTI 317 (insn_list:REG_DEP_ANTI 335 (insn_list:REG_DEP_ANTI 353 (insn_list:REG_DEP_ANTI 371 (insn_list:REG_DEP_ANTI 389 (insn_list:REG_DEP_ANTI 407 (nil))))))))))
    (expr_list:REG_DEAD (reg:DF 47 xmm10 [140])
        (nil)))

(insn 411 410 476 17 ./CppStatUtilities.cc:182 (parallel [
            (set (reg:DI 37 r8 [orig:96 ivtmp.1074 ] [96])
                (plus:DI (reg:DI 37 r8 [orig:96 ivtmp.1074 ] [96])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 64 (insn_list:REG_DEP_ANTI 302 (insn_list:REG_DEP_ANTI 320 (insn_list:REG_DEP_ANTI 338 (insn_list:REG_DEP_ANTI 356 (insn_list:REG_DEP_ANTI 374 (insn_list:REG_DEP_ANTI 392 (insn_list:REG_DEP_ANTI 410 (nil)))))))))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 476 411 415 17 ./CppStatUtilities.cc:181 (set (reg:SI 38 r9 [143])
        (subreg:SI (plus:DI (reg:DI 41 r12 [orig:69 start ] [69])
                (reg:DI 37 r8 [orig:96 ivtmp.1074 ] [96])) 0)) 194 {*lea_1_rex64} (insn_list:REG_DEP_TRUE 411 (nil))
    (nil))

(insn:TI 415 476 416 17 ./CppStatUtilities.cc:181 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg/v:SI 1 dx [orig:59 end.1080 ] [59])
            (reg:SI 38 r9 [143]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_OUTPUT 411 (insn_list:REG_DEP_OUTPUT 412 (insn_list:REG_DEP_TRUE 476 (nil))))
    (expr_list:REG_DEAD (reg:SI 38 r9 [143])
        (nil)))

(jump_insn:TI 416 415 98 17 ./CppStatUtilities.cc:181 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 57)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 60 (insn_list:REG_DEP_ANTI 61 (insn_list:REG_DEP_ANTI 468 (insn_list:REG_DEP_ANTI 299 (insn_list:REG_DEP_ANTI 300 (insn_list:REG_DEP_ANTI 469 (insn_list:REG_DEP_ANTI 317 (insn_list:REG_DEP_ANTI 318 (insn_list:REG_DEP_ANTI 470 (insn_list:REG_DEP_ANTI 335 (insn_list:REG_DEP_ANTI 336 (insn_list:REG_DEP_ANTI 471 (insn_list:REG_DEP_ANTI 353 (insn_list:REG_DEP_ANTI 354 (insn_list:REG_DEP_ANTI 472 (insn_list:REG_DEP_ANTI 371 (insn_list:REG_DEP_ANTI 372 (insn_list:REG_DEP_ANTI 473 (insn_list:REG_DEP_ANTI 389 (insn_list:REG_DEP_ANTI 390 (insn_list:REG_DEP_ANTI 474 (insn_list:REG_DEP_ANTI 407 (insn_list:REG_DEP_ANTI 408 (insn_list:REG_DEP_ANTI 475 (insn_list:REG_DEP_ANTI 411 (insn_list:REG_DEP_ANTI 412 (insn_list:REG_DEP_ANTI 476 (insn_list:REG_DEP_TRUE 415 (insn_list:REG_DEP_ANTI 64 (insn_list:REG_DEP_ANTI 302 (insn_list:REG_DEP_ANTI 320 (insn_list:REG_DEP_ANTI 338 (insn_list:REG_DEP_ANTI 356 (insn_list:REG_DEP_ANTI 374 (insn_list:REG_DEP_ANTI 392 (insn_list:REG_DEP_ANTI 410 (nil)))))))))))))))))))))))))))))))))))))
    (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_BR_PROB (const_int 9000 [0x2328])
            (nil))))
;; End of basic block 17, registers live:
 1 [dx] 2 [cx] 3 [bx] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8] 41 [r12] 43 [r14]

(note:HI 98 416 537 NOTE_INSN_LOOP_BEG)

(note 537 98 71 18 ( end (expr_list:REG_DEP_TRUE (reg/v:SI 6 bp [orig:70 end ] [70])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 18, registers live: 3 [bx] 7 [sp] 43 [r14]
(code_label:HI 71 537 72 18 991 "" [3 uses])

(note:HI 72 71 73 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(note:HI 73 72 81 18 ("./CppStatUtilities.cc") 184)

(note:HI 81 73 85 18 NOTE_INSN_DELETED)

(note:HI 85 81 74 18 NOTE_INSN_FUNCTION_END)

(insn:TI 74 85 75 18 ./CppStatUtilities.cc:184 (set (reg:SI 4 si [ len ])
        (reg/v:SI 43 r14 [orig:65 len ] [65])) 40 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg/v:SI 43 r14 [orig:65 len ] [65])
        (nil)))

(insn 75 74 538 18 ./CppStatUtilities.cc:184 (set (reg:DI 5 di [ res ])
        (reg/f:DI 3 bx [orig:66 D.34623 ] [66])) 81 {*movdi_1_rex64} (nil)
    (nil))

(note 538 75 76 18 ( res (expr_list:REG_DEP_TRUE (reg:DI 5 di [ res ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(call_insn:TI 76 538 541 18 ./CppStatUtilities.cc:184 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("medianInPlace") [flags 0x41] <function_decl 0x2b5eb631e600 medianInPlace>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_TRUE 75 (insn_list:REG_DEP_TRUE 74 (nil)))
    (expr_list:REG_DEAD (reg:SI 4 si [ len ])
        (expr_list:REG_DEAD (reg:DI 5 di [ res ])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di [ res ]))
        (expr_list:REG_DEP_TRUE (use (reg:SI 4 si [ len ]))
            (nil))))

(note 541 76 540 18 ( end.1080 (nil)) NOTE_INSN_VAR_LOCATION)

(note 540 541 539 18 ( med (nil)) NOTE_INSN_VAR_LOCATION)

(note 539 540 78 18 ( res (nil)) NOTE_INSN_VAR_LOCATION)

(note:HI 78 539 79 18 ("./CppStatUtilities.cc") 186)

(insn:TI 79 78 542 18 ./CppStatUtilities.cc:186 (set (reg:DI 5 di [ res ])
        (reg/f:DI 3 bx [orig:66 D.34623 ] [66])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 76 (insn_list:REG_DEP_OUTPUT 75 (nil)))
    (expr_list:REG_DEAD (reg/f:DI 3 bx [orig:66 D.34623 ] [66])
        (nil)))

(note 542 79 521 18 ( res (expr_list:REG_DEP_TRUE (reg:DI 5 di [ res ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 521 542 77 18 ("./CppStatUtilities.cc") 184)

(insn 77 521 543 18 ./CppStatUtilities.cc:184 (set (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])) [83 mad+0 S8 A8])
        (reg:DF 21 xmm0)) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 76 (nil))
    (expr_list:REG_DEAD (reg:DF 21 xmm0)
        (nil)))

(note 543 77 522 18 ( mad (expr_list:REG_DEP_TRUE (mem/c:DF (plus:DI (reg/f:DI 16 argp)
            (const_int -56 [0xffffffffffffffc8])) [83 mad+0 S8 A8])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 522 543 80 18 ("./CppStatUtilities.cc") 186)

(call_insn:TI 80 522 544 18 ./CppStatUtilities.cc:186 (call (mem:QI (symbol_ref:DI ("free") [flags 0x41] <function_decl 0x2b5eb5102400 free>) [0 S1 A8])
        (const_int 0 [0x0])) 555 {*call_0} (insn_list:REG_DEP_ANTI 77 (insn_list:REG_DEP_OUTPUT 74 (insn_list:REG_DEP_TRUE 79 (insn_list:REG_DEP_ANTI 76 (nil)))))
    (expr_list:REG_DEAD (reg:DI 5 di [ res ])
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di [ res ]))
        (nil)))

(note 544 80 86 18 ( res (nil)) NOTE_INSN_VAR_LOCATION)

(note:HI 86 544 466 18 ("./CppStatUtilities.cc") 189)

(insn:TI 466 86 88 18 ./CppStatUtilities.cc:189 (set (reg/i:DF 21 xmm0 [ <result> ])
        (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])) [83 mad+0 S8 A8])) 94 {*movdf_integer} (insn_list:REG_DEP_ANTI 77 (insn_list:REG_DEP_OUTPUT 76 (insn_list:REG_DEP_ANTI 80 (nil))))
    (nil))

(insn:TI 88 466 413 18 ./CppStatUtilities.cc:189 (set (reg/i:DF 21 xmm0 [ <result> ])
        (mult:DF (reg/i:DF 21 xmm0 [ <result> ])
            (mem/c:DF (reg/f:DI 7 sp) [84 constant+0 S8 A8]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 466 (insn_list:REG_DEP_ANTI 80 (nil)))
    (nil))

(note:HI 413 88 500 18 ("./CppStatUtilities.cc") 181)

(note 500 413 501 18 NOTE_INSN_EPILOGUE_BEG)

(insn 501 500 523 18 ./CppStatUtilities.cc:189 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) 762 {pro_epilogue_adjust_stack_rex64} (insn_list:REG_DEP_ANTI 76 (insn_list:REG_DEP_ANTI 77 (insn_list:REG_DEP_ANTI 80 (insn_list:REG_DEP_ANTI 466 (insn_list:REG_DEP_ANTI 88 (nil))))))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(note 523 501 94 18 NOTE_INSN_DELETED)

(insn 94 523 524 18 ./CppStatUtilities.cc:189 (use (reg/i:DF 21 xmm0 [ <result> ])) -1 (insn_list:REG_DEP_TRUE 88 (nil))
    (nil))

(note 524 94 502 18 NOTE_INSN_DELETED)

(insn:TI 502 524 503 18 ./CppStatUtilities.cc:189 (parallel [
            (set (reg:DI 3 bx)
                (mem:DI (reg/f:DI 7 sp) [0 S8 A8]))
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 8 [0x8])))
        ]) 77 {popdi1} (insn_list:REG_DEP_ANTI 75 (insn_list:REG_DEP_ANTI 79 (insn_list:REG_DEP_ANTI 80 (insn_list:REG_DEP_TRUE 501 (nil)))))
    (nil))

(insn:TI 503 502 545 18 ./CppStatUtilities.cc:189 (parallel [
            (set (reg:DI 6 bp)
                (mem:DI (reg/f:DI 7 sp) [0 S8 A8]))
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 8 [0x8])))
        ]) 77 {popdi1} (insn_list:REG_DEP_TRUE 502 (insn_list:REG_DEP_ANTI 80 (insn_list:REG_DEP_TRUE 501 (nil))))
    (nil))

(note 545 503 504 18 ( end (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 504 545 546 18 ./CppStatUtilities.cc:189 (parallel [
            (set (reg:DI 41 r12)
                (mem:DI (reg/f:DI 7 sp) [0 S8 A8]))
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 8 [0x8])))
        ]) 77 {popdi1} (insn_list:REG_DEP_TRUE 503 (insn_list:REG_DEP_ANTI 80 (insn_list:REG_DEP_TRUE 501 (nil))))
    (nil))

(note 546 504 505 18 ( start (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 505 546 547 18 ./CppStatUtilities.cc:189 (parallel [
            (set (reg:DI 42 r13)
                (mem:DI (reg/f:DI 7 sp) [0 S8 A8]))
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 8 [0x8])))
        ]) 77 {popdi1} (insn_list:REG_DEP_TRUE 504 (insn_list:REG_DEP_ANTI 80 (insn_list:REG_DEP_TRUE 501 (nil))))
    (nil))

(note 547 505 506 18 ( a (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 506 547 548 18 ./CppStatUtilities.cc:189 (parallel [
            (set (reg:DI 43 r14)
                (mem:DI (reg/f:DI 7 sp) [0 S8 A8]))
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 8 [0x8])))
        ]) 77 {popdi1} (insn_list:REG_DEP_ANTI 74 (insn_list:REG_DEP_TRUE 505 (insn_list:REG_DEP_ANTI 80 (insn_list:REG_DEP_TRUE 501 (nil)))))
    (nil))

(note 548 506 507 18 ( len (nil)) NOTE_INSN_VAR_LOCATION)

(jump_insn:TI 507 548 508 18 ./CppStatUtilities.cc:189 (return) 562 {return_internal} (insn_list:REG_DEP_ANTI 75 (insn_list:REG_DEP_ANTI 77 (insn_list:REG_DEP_ANTI 466 (insn_list:REG_DEP_TRUE 505 (insn_list:REG_DEP_TRUE 504 (insn_list:REG_DEP_TRUE 88 (insn_list:REG_DEP_ANTI 94 (insn_list:REG_DEP_TRUE 501 (insn_list:REG_DEP_TRUE 506 (insn_list:REG_DEP_TRUE 503 (insn_list:REG_DEP_TRUE 79 (insn_list:REG_DEP_TRUE 74 (insn_list:REG_DEP_TRUE 502 (insn_list:REG_DEP_TRUE 76 (insn_list:REG_DEP_TRUE 80 (nil))))))))))))))))
    (nil))
;; End of basic block 18, registers live:
 3 [bx] 6 [bp] 7 [sp] 21 [xmm0] 41 [r12] 42 [r13] 43 [r14]

(barrier 508 507 549)

(note 549 508 550 19 ( mad (nil)) NOTE_INSN_VAR_LOCATION)

(note 550 549 551 19 ( a (expr_list:REG_DEP_TRUE (reg/v/f:DI 42 r13 [orig:68 a ] [68])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 551 550 552 19 ( start (expr_list:REG_DEP_TRUE (reg/v:SI 41 r12 [orig:69 start ] [69])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 552 551 553 19 ( end (expr_list:REG_DEP_TRUE (reg/v:SI 6 bp [orig:70 end ] [70])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 553 552 510 19 ( len (expr_list:REG_DEP_TRUE (reg/v:SI 43 r14 [orig:65 len ] [65])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 19, registers live: 7 [sp]
(code_label 510 553 26 19 1028 "" [1 uses])

(note:HI 26 510 30 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn:TI 30 26 27 19 ./CppStatUtilities.cc:175 (set (reg:DI 5 di [ stderr ])
        (mem/f/c/i:DI (symbol_ref:DI ("stderr") [flags 0x40] <var_decl 0x2b5eb42da790 stderr>) [11 stderr+0 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 27 30 28 19 ./CppStatUtilities.cc:175 (set (reg:SI 2 cx)
        (const_int 175 [0xaf])) 40 {*movsi_1} (nil)
    (nil))

(insn 28 27 29 19 ./CppStatUtilities.cc:175 (set (reg:DI 1 dx)
        (symbol_ref/f:DI ("*.LC3") [flags 0x2] <string_cst 0x2b5eb671c300>)) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn:TI 29 28 509 19 ./CppStatUtilities.cc:175 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC4") [flags 0x2] <string_cst 0x2b5eb66c6f50>)) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 509 29 32 19 ./CppStatUtilities.cc:175 (parallel [
            (set (reg:DI 0 ax)
                (const_int 0 [0x0]))
            (clobber (reg:CC 17 flags))
        ]) 78 {*movdi_xor_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(call_insn:TI 32 509 33 19 ./CppStatUtilities.cc:175 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("fprintf") [flags 0x41] <function_decl 0x2b5eb3c9fd00 fprintf>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_TRUE 30 (insn_list:REG_DEP_TRUE 29 (insn_list:REG_DEP_TRUE 27 (insn_list:REG_DEP_TRUE 28 (insn_list:REG_DEP_TRUE 509 (nil))))))
    (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_DEAD (reg:DI 1 dx)
            (expr_list:REG_DEAD (reg:DI 4 si)
                (expr_list:REG_DEAD (reg:DI 5 di [ stderr ])
                    (expr_list:REG_UNUSED (reg:SI 0 ax)
                        (nil))))))
    (expr_list:REG_DEP_TRUE (use (reg:QI 0 ax))
        (expr_list:REG_DEP_TRUE (use (reg:DI 5 di [ stderr ]))
            (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
                (expr_list:REG_DEP_TRUE (use (reg:DI 1 dx))
                    (expr_list:REG_DEP_TRUE (use (reg:SI 2 cx))
                        (nil)))))))

(insn:TI 33 32 34 19 ./CppStatUtilities.cc:175 (set (reg:SI 5 di)
        (const_int 1 [0x1])) 40 {*movsi_1} (insn_list:REG_DEP_ANTI 32 (insn_list:REG_DEP_OUTPUT 30 (nil)))
    (nil))

(call_insn:TI 34 33 35 19 ./CppStatUtilities.cc:175 (call (mem:QI (symbol_ref:DI ("exit") [flags 0x41] <function_decl 0x2b5eb3cc3b00 exit>) [0 S1 A8])
        (const_int 0 [0x0])) 555 {*call_0} (insn_list:REG_DEP_ANTI 30 (insn_list:REG_DEP_ANTI 509 (insn_list:REG_DEP_ANTI 29 (insn_list:REG_DEP_ANTI 27 (insn_list:REG_DEP_ANTI 28 (insn_list:REG_DEP_TRUE 33 (insn_list:REG_DEP_ANTI 32 (nil))))))))
    (expr_list:REG_DEAD (reg:SI 5 di)
        (expr_list:REG_NORETURN (const_int 0 [0x0])
            (expr_list:REG_EH_REGION (const_int 0 [0x0])
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 5 di))
        (nil)))
;; End of basic block 19, registers live:
 7 [sp]

(barrier:HI 35 34 464)

(note 464 35 0 NOTE_INSN_DELETED)


;; Function void summaryStats(double*, int, summaryStats_t&, int, double) (_Z12summaryStatsPdiR14summaryStats_tid)


Basic block 0:
IN:
Stack adjustment: 8
Reg 1: summary+0
Reg 2: sample+0
Reg 4: dataSize+0
Reg 5: data+0
Reg 21: constant+0
Variables:
  name: constant
    offset 0
      (reg:DF 21 xmm0 [ constant ])
  name: data
    offset 0
      (reg:DI 5 di [ data ])
  name: dataSize
    offset 0
      (reg:SI 4 si [ dataSize ])
  name: summary
    offset 0
      (reg:DI 1 dx [ summary ])
  name: sample
    offset 0
      (reg:SI 2 cx [ sample ])

OUT:
Stack adjustment: 160
Reg 1: summary+0
Reg 2: sample+0
Reg 4: dataSize+0
Reg 5: data+0
Reg 21: constant+0
Reg 41: sample+0
Reg 42: data+0
Variables:
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -152 [0xffffffffffffff68])) [89 constant+0 S8 A8])
      (reg:DF 21 xmm0 [ constant ])
  name: data
    offset 0
      (reg/v/f:DI 42 r13 [orig:82 data ] [82])
      (reg:DI 5 di [ data ])
  name: dataSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -132 [0xffffffffffffff7c])) [87 dataSize+0 S4 A8])
      (reg:SI 4 si [ dataSize ])
  name: summary
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -144 [0xffffffffffffff70])) [88 summary+0 S8 A8])
      (reg:DI 1 dx [ summary ])
  name: sample
    offset 0
      (reg:SI 2 cx [orig:85 sample ] [85])
      (reg/v:SI 41 r12 [orig:85 sample ] [85])


Basic block 1:
IN:
Stack adjustment: 160
Reg 1: summary+0
Reg 2: sample+0
Reg 4: dataSize+0
Reg 5: data+0
Reg 21: constant+0
Reg 41: sample+0
Reg 42: data+0
Variables:
  name: data
    offset 0
      (reg/v/f:DI 42 r13 [orig:82 data ] [82])
      (reg:DI 5 di [ data ])
  name: dataSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -132 [0xffffffffffffff7c])) [87 dataSize+0 S4 A8])
      (reg:SI 4 si [ dataSize ])
  name: summary
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -144 [0xffffffffffffff70])) [88 summary+0 S8 A8])
      (reg:DI 1 dx [ summary ])
  name: sample
    offset 0
      (reg:SI 2 cx [orig:85 sample ] [85])
      (reg/v:SI 41 r12 [orig:85 sample ] [85])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -152 [0xffffffffffffff68])) [89 constant+0 S8 A8])
      (reg:DF 21 xmm0 [ constant ])

OUT:
Stack adjustment: 160
Reg 1: summary+0
Reg 21: constant+0
Reg 41: sample+0
Reg 42: data+0
Variables:
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -152 [0xffffffffffffff68])) [89 constant+0 S8 A8])
      (reg:DF 21 xmm0 [ constant ])
  name: data
    offset 0
      (reg/v/f:DI 42 r13 [orig:82 data ] [82])
  name: dataSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -132 [0xffffffffffffff7c])) [87 dataSize+0 S4 A8])
  name: summary
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -144 [0xffffffffffffff70])) [88 summary+0 S8 A8])
      (reg:DI 1 dx [ summary ])
  name: sample
    offset 0
      (reg/v:SI 41 r12 [orig:85 sample ] [85])


Basic block 2:
IN:
Stack adjustment: 160
Reg 1: summary+0
Reg 21: constant+0
Reg 41: sample+0
Reg 42: data+0
Variables:
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -152 [0xffffffffffffff68])) [89 constant+0 S8 A8])
      (reg:DF 21 xmm0 [ constant ])
  name: data
    offset 0
      (reg/v/f:DI 42 r13 [orig:82 data ] [82])
  name: dataSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -132 [0xffffffffffffff7c])) [87 dataSize+0 S4 A8])
  name: summary
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -144 [0xffffffffffffff70])) [88 summary+0 S8 A8])
      (reg:DI 1 dx [ summary ])
  name: sample
    offset 0
      (reg/v:SI 41 r12 [orig:85 sample ] [85])

OUT:
Stack adjustment: 160
Reg 41: sample+0
Reg 42: data+0
Variables:
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -152 [0xffffffffffffff68])) [89 constant+0 S8 A8])
  name: data
    offset 0
      (reg/v/f:DI 42 r13 [orig:82 data ] [82])
  name: dataSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -132 [0xffffffffffffff7c])) [87 dataSize+0 S4 A8])
  name: summary
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -144 [0xffffffffffffff70])) [88 summary+0 S8 A8])
  name: sample
    offset 0
      (reg/v:SI 41 r12 [orig:85 sample ] [85])


Basic block 3:
IN:
Stack adjustment: 160
Reg 41: sample+0
Reg 42: data+0
Variables:
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -152 [0xffffffffffffff68])) [89 constant+0 S8 A8])
  name: data
    offset 0
      (reg/v/f:DI 42 r13 [orig:82 data ] [82])
  name: dataSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -132 [0xffffffffffffff7c])) [87 dataSize+0 S4 A8])
  name: summary
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -144 [0xffffffffffffff70])) [88 summary+0 S8 A8])
  name: sample
    offset 0
      (reg/v:SI 41 r12 [orig:85 sample ] [85])

OUT:
Stack adjustment: 160
Reg 41: sample+0
Reg 42: data+0
Variables:
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -152 [0xffffffffffffff68])) [89 constant+0 S8 A8])
  name: data
    offset 0
      (reg/v/f:DI 42 r13 [orig:82 data ] [82])
  name: dataSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -132 [0xffffffffffffff7c])) [87 dataSize+0 S4 A8])
  name: summary
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -144 [0xffffffffffffff70])) [88 summary+0 S8 A8])
  name: sample
    offset 0
      (reg/v:SI 41 r12 [orig:85 sample ] [85])


Basic block 4:
IN:
Stack adjustment: 160
Reg 41: sample+0
Reg 42: data+0
Variables:
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -152 [0xffffffffffffff68])) [89 constant+0 S8 A8])
  name: data
    offset 0
      (reg/v/f:DI 42 r13 [orig:82 data ] [82])
  name: dataSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -132 [0xffffffffffffff7c])) [87 dataSize+0 S4 A8])
  name: summary
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -144 [0xffffffffffffff70])) [88 summary+0 S8 A8])
  name: sample
    offset 0
      (reg/v:SI 41 r12 [orig:85 sample ] [85])

OUT:
Stack adjustment: 160
Reg 41: sample+0
Reg 42: data+0
Variables:
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -152 [0xffffffffffffff68])) [89 constant+0 S8 A8])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [85 x+0 S8 A8])
  name: data
    offset 0
      (reg/v/f:DI 42 r13 [orig:82 data ] [82])
  name: dataSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -132 [0xffffffffffffff7c])) [87 dataSize+0 S4 A8])
  name: summary
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -144 [0xffffffffffffff70])) [88 summary+0 S8 A8])
  name: sample
    offset 0
      (reg/v:SI 41 r12 [orig:85 sample ] [85])


Basic block 5:
IN:
Stack adjustment: 160
Reg 41: sample+0
Reg 42: data+0
Variables:
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -152 [0xffffffffffffff68])) [89 constant+0 S8 A8])
  name: dataSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -132 [0xffffffffffffff7c])) [87 dataSize+0 S4 A8])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [85 x+0 S8 A8])
  name: data
    offset 0
      (reg/v/f:DI 42 r13 [orig:82 data ] [82])
  name: summary
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -144 [0xffffffffffffff70])) [88 summary+0 S8 A8])
  name: sample
    offset 0
      (reg/v:SI 41 r12 [orig:85 sample ] [85])

OUT:
Stack adjustment: 160
Reg 41: sample+0
Reg 42: data+0
Variables:
  name: data
    offset 0
      (reg/v/f:DI 42 r13 [orig:82 data ] [82])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [85 x+0 S8 A8])
  name: summary
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -144 [0xffffffffffffff70])) [88 summary+0 S8 A8])
  name: sample
    offset 0
      (reg/v:SI 41 r12 [orig:85 sample ] [85])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -152 [0xffffffffffffff68])) [89 constant+0 S8 A8])
  name: dataSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -132 [0xffffffffffffff7c])) [87 dataSize+0 S4 A8])


Basic block 6:
IN:
Stack adjustment: 160
Reg 41: sample+0
Reg 42: data+0
Variables:
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -152 [0xffffffffffffff68])) [89 constant+0 S8 A8])
  name: sample
    offset 0
      (reg/v:SI 41 r12 [orig:85 sample ] [85])
  name: data
    offset 0
      (reg/v/f:DI 42 r13 [orig:82 data ] [82])
  name: dataSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -132 [0xffffffffffffff7c])) [87 dataSize+0 S4 A8])
  name: summary
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -144 [0xffffffffffffff70])) [88 summary+0 S8 A8])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [85 x+0 S8 A8])

OUT:
Stack adjustment: 160
Reg 41: sample+0
Reg 42: data+0
Variables:
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -152 [0xffffffffffffff68])) [89 constant+0 S8 A8])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [85 x+0 S8 A8])
  name: data
    offset 0
      (reg/v/f:DI 42 r13 [orig:82 data ] [82])
  name: dataSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -132 [0xffffffffffffff7c])) [87 dataSize+0 S4 A8])
  name: summary
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -144 [0xffffffffffffff70])) [88 summary+0 S8 A8])
  name: sample
    offset 0
      (reg/v:SI 41 r12 [orig:85 sample ] [85])


Basic block 7:
IN:
Stack adjustment: 160
Reg 41: sample+0
Reg 42: data+0
Variables:
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -152 [0xffffffffffffff68])) [89 constant+0 S8 A8])
  name: dataSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -132 [0xffffffffffffff7c])) [87 dataSize+0 S4 A8])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [85 x+0 S8 A8])
  name: data
    offset 0
      (reg/v/f:DI 42 r13 [orig:82 data ] [82])
  name: summary
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -144 [0xffffffffffffff70])) [88 summary+0 S8 A8])
  name: sample
    offset 0
      (reg/v:SI 41 r12 [orig:85 sample ] [85])

OUT:
Stack adjustment: 160
Reg 41: sample+0
Reg 42: data+0
Variables:
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -152 [0xffffffffffffff68])) [89 constant+0 S8 A8])
  name: data
    offset 0
      (reg/v/f:DI 42 r13 [orig:82 data ] [82])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [85 x+0 S8 A8])
  name: dataSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -132 [0xffffffffffffff7c])) [87 dataSize+0 S4 A8])
  name: summary
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -144 [0xffffffffffffff70])) [88 summary+0 S8 A8])
  name: sample
    offset 0
      (reg/v:SI 41 r12 [orig:85 sample ] [85])


Basic block 8:
IN:
Stack adjustment: 160
Reg 41: sample+0
Reg 42: data+0
Variables:
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -152 [0xffffffffffffff68])) [89 constant+0 S8 A8])
  name: sample
    offset 0
      (reg/v:SI 41 r12 [orig:85 sample ] [85])
  name: data
    offset 0
      (reg/v/f:DI 42 r13 [orig:82 data ] [82])
  name: dataSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -132 [0xffffffffffffff7c])) [87 dataSize+0 S4 A8])
  name: summary
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -144 [0xffffffffffffff70])) [88 summary+0 S8 A8])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [85 x+0 S8 A8])

OUT:
Stack adjustment: 160
Reg 41: sample+0
Reg 42: data+0
Variables:
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -152 [0xffffffffffffff68])) [89 constant+0 S8 A8])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [85 x+0 S8 A8])
  name: data
    offset 0
      (reg/v/f:DI 42 r13 [orig:82 data ] [82])
  name: dataSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -132 [0xffffffffffffff7c])) [87 dataSize+0 S4 A8])
  name: summary
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -144 [0xffffffffffffff70])) [88 summary+0 S8 A8])
  name: sample
    offset 0
      (reg/v:SI 41 r12 [orig:85 sample ] [85])


Basic block 9:
IN:
Stack adjustment: 160
Reg 41: sample+0
Reg 42: data+0
Variables:
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -152 [0xffffffffffffff68])) [89 constant+0 S8 A8])
  name: dataSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -132 [0xffffffffffffff7c])) [87 dataSize+0 S4 A8])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [85 x+0 S8 A8])
  name: data
    offset 0
      (reg/v/f:DI 42 r13 [orig:82 data ] [82])
  name: summary
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -144 [0xffffffffffffff70])) [88 summary+0 S8 A8])
  name: sample
    offset 0
      (reg/v:SI 41 r12 [orig:85 sample ] [85])

OUT:
Stack adjustment: 160
Reg 41: sample+0
Reg 42: data+0
Variables:
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -152 [0xffffffffffffff68])) [89 constant+0 S8 A8])
  name: data
    offset 0
      (reg/v/f:DI 42 r13 [orig:82 data ] [82])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [85 x+0 S8 A8])
  name: dataSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -132 [0xffffffffffffff7c])) [87 dataSize+0 S4 A8])
  name: summary
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -144 [0xffffffffffffff70])) [88 summary+0 S8 A8])
  name: sample
    offset 0
      (reg/v:SI 41 r12 [orig:85 sample ] [85])


Basic block 10:
IN:
Stack adjustment: 160
Reg 41: sample+0
Reg 42: data+0
Variables:
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -152 [0xffffffffffffff68])) [89 constant+0 S8 A8])
  name: sample
    offset 0
      (reg/v:SI 41 r12 [orig:85 sample ] [85])
  name: data
    offset 0
      (reg/v/f:DI 42 r13 [orig:82 data ] [82])
  name: dataSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -132 [0xffffffffffffff7c])) [87 dataSize+0 S4 A8])
  name: summary
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -144 [0xffffffffffffff70])) [88 summary+0 S8 A8])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [85 x+0 S8 A8])

OUT:
Stack adjustment: 160
Reg 41: sample+0
Reg 42: data+0
Variables:
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -152 [0xffffffffffffff68])) [89 constant+0 S8 A8])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [85 x+0 S8 A8])
  name: data
    offset 0
      (reg/v/f:DI 42 r13 [orig:82 data ] [82])
  name: dataSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -132 [0xffffffffffffff7c])) [87 dataSize+0 S4 A8])
  name: summary
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -144 [0xffffffffffffff70])) [88 summary+0 S8 A8])
  name: sample
    offset 0
      (reg/v:SI 41 r12 [orig:85 sample ] [85])


Basic block 11:
IN:
Stack adjustment: 160
Reg 41: sample+0
Reg 42: data+0
Variables:
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -152 [0xffffffffffffff68])) [89 constant+0 S8 A8])
  name: dataSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -132 [0xffffffffffffff7c])) [87 dataSize+0 S4 A8])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [85 x+0 S8 A8])
  name: data
    offset 0
      (reg/v/f:DI 42 r13 [orig:82 data ] [82])
  name: summary
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -144 [0xffffffffffffff70])) [88 summary+0 S8 A8])
  name: sample
    offset 0
      (reg/v:SI 41 r12 [orig:85 sample ] [85])

OUT:
Stack adjustment: 160
Reg 41: sample+0
Reg 42: data+0
Variables:
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -152 [0xffffffffffffff68])) [89 constant+0 S8 A8])
  name: data
    offset 0
      (reg/v/f:DI 42 r13 [orig:82 data ] [82])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [85 x+0 S8 A8])
  name: dataSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -132 [0xffffffffffffff7c])) [87 dataSize+0 S4 A8])
  name: summary
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -144 [0xffffffffffffff70])) [88 summary+0 S8 A8])
  name: sample
    offset 0
      (reg/v:SI 41 r12 [orig:85 sample ] [85])


Basic block 12:
IN:
Stack adjustment: 160
Reg 41: sample+0
Reg 42: data+0
Variables:
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -152 [0xffffffffffffff68])) [89 constant+0 S8 A8])
  name: sample
    offset 0
      (reg/v:SI 41 r12 [orig:85 sample ] [85])
  name: data
    offset 0
      (reg/v/f:DI 42 r13 [orig:82 data ] [82])
  name: dataSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -132 [0xffffffffffffff7c])) [87 dataSize+0 S4 A8])
  name: summary
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -144 [0xffffffffffffff70])) [88 summary+0 S8 A8])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [85 x+0 S8 A8])

OUT:
Stack adjustment: 160
Reg 41: sample+0
Reg 42: data+0
Variables:
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -152 [0xffffffffffffff68])) [89 constant+0 S8 A8])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [85 x+0 S8 A8])
  name: data
    offset 0
      (reg/v/f:DI 42 r13 [orig:82 data ] [82])
  name: dataSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -132 [0xffffffffffffff7c])) [87 dataSize+0 S4 A8])
  name: summary
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -144 [0xffffffffffffff70])) [88 summary+0 S8 A8])
  name: sample
    offset 0
      (reg/v:SI 41 r12 [orig:85 sample ] [85])


Basic block 13:
IN:
Stack adjustment: 160
Reg 41: sample+0
Reg 42: data+0
Variables:
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -152 [0xffffffffffffff68])) [89 constant+0 S8 A8])
  name: dataSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -132 [0xffffffffffffff7c])) [87 dataSize+0 S4 A8])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [85 x+0 S8 A8])
  name: data
    offset 0
      (reg/v/f:DI 42 r13 [orig:82 data ] [82])
  name: summary
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -144 [0xffffffffffffff70])) [88 summary+0 S8 A8])
  name: sample
    offset 0
      (reg/v:SI 41 r12 [orig:85 sample ] [85])

OUT:
Stack adjustment: 160
Reg 41: sample+0
Reg 42: data+0
Variables:
  name: data
    offset 0
      (reg/v/f:DI 42 r13 [orig:82 data ] [82])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [85 x+0 S8 A8])
  name: summary
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -144 [0xffffffffffffff70])) [88 summary+0 S8 A8])
  name: sample
    offset 0
      (reg/v:SI 41 r12 [orig:85 sample ] [85])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -152 [0xffffffffffffff68])) [89 constant+0 S8 A8])
  name: dataSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -132 [0xffffffffffffff7c])) [87 dataSize+0 S4 A8])


Basic block 14:
IN:
Stack adjustment: 160
Reg 41: sample+0
Reg 42: data+0
Variables:
  name: data
    offset 0
      (reg/v/f:DI 42 r13 [orig:82 data ] [82])
  name: dataSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -132 [0xffffffffffffff7c])) [87 dataSize+0 S4 A8])
  name: summary
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -144 [0xffffffffffffff70])) [88 summary+0 S8 A8])
  name: sample
    offset 0
      (reg/v:SI 41 r12 [orig:85 sample ] [85])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -152 [0xffffffffffffff68])) [89 constant+0 S8 A8])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [85 x+0 S8 A8])

OUT:
Stack adjustment: 160
Reg 41: sample+0
Reg 42: data+0
Variables:
  name: data
    offset 0
      (reg/v/f:DI 42 r13 [orig:82 data ] [82])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [85 x+0 S8 A8])
  name: summary
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -144 [0xffffffffffffff70])) [88 summary+0 S8 A8])
  name: sample
    offset 0
      (reg/v:SI 41 r12 [orig:85 sample ] [85])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -152 [0xffffffffffffff68])) [89 constant+0 S8 A8])
  name: dataSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -132 [0xffffffffffffff7c])) [87 dataSize+0 S4 A8])


Basic block 15:
IN:
Stack adjustment: 160
Reg 41: sample+0
Reg 42: data+0
Variables:
  name: data
    offset 0
      (reg/v/f:DI 42 r13 [orig:82 data ] [82])
  name: dataSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -132 [0xffffffffffffff7c])) [87 dataSize+0 S4 A8])
  name: summary
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -144 [0xffffffffffffff70])) [88 summary+0 S8 A8])
  name: sample
    offset 0
      (reg/v:SI 41 r12 [orig:85 sample ] [85])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -152 [0xffffffffffffff68])) [89 constant+0 S8 A8])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [85 x+0 S8 A8])

OUT:
Stack adjustment: 160
Reg 41: sample+0
Reg 42: data+0
Variables:
  name: data
    offset 0
      (reg/v/f:DI 42 r13 [orig:82 data ] [82])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [85 x+0 S8 A8])
  name: summary
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -144 [0xffffffffffffff70])) [88 summary+0 S8 A8])
  name: sample
    offset 0
      (reg/v:SI 41 r12 [orig:85 sample ] [85])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -152 [0xffffffffffffff68])) [89 constant+0 S8 A8])
  name: dataSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -132 [0xffffffffffffff7c])) [87 dataSize+0 S4 A8])


Basic block 16:
IN:
Stack adjustment: 160
Reg 41: sample+0
Reg 42: data+0
Variables:
  name: data
    offset 0
      (reg/v/f:DI 42 r13 [orig:82 data ] [82])
  name: dataSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -132 [0xffffffffffffff7c])) [87 dataSize+0 S4 A8])
  name: summary
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -144 [0xffffffffffffff70])) [88 summary+0 S8 A8])
  name: sample
    offset 0
      (reg/v:SI 41 r12 [orig:85 sample ] [85])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -152 [0xffffffffffffff68])) [89 constant+0 S8 A8])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [85 x+0 S8 A8])

OUT:
Stack adjustment: 160
Reg 41: sample+0
Reg 42: data+0
Variables:
  name: data
    offset 0
      (reg/v/f:DI 42 r13 [orig:82 data ] [82])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [85 x+0 S8 A8])
  name: summary
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -144 [0xffffffffffffff70])) [88 summary+0 S8 A8])
  name: sample
    offset 0
      (reg/v:SI 41 r12 [orig:85 sample ] [85])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -152 [0xffffffffffffff68])) [89 constant+0 S8 A8])
  name: dataSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -132 [0xffffffffffffff7c])) [87 dataSize+0 S4 A8])


Basic block 17:
IN:
Stack adjustment: 160
Reg 41: sample+0
Reg 42: data+0
Variables:
  name: data
    offset 0
      (reg/v/f:DI 42 r13 [orig:82 data ] [82])
  name: dataSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -132 [0xffffffffffffff7c])) [87 dataSize+0 S4 A8])
  name: summary
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -144 [0xffffffffffffff70])) [88 summary+0 S8 A8])
  name: sample
    offset 0
      (reg/v:SI 41 r12 [orig:85 sample ] [85])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -152 [0xffffffffffffff68])) [89 constant+0 S8 A8])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [85 x+0 S8 A8])

OUT:
Stack adjustment: 160
Reg 41: sample+0
Reg 42: data+0
Variables:
  name: data
    offset 0
      (reg/v/f:DI 42 r13 [orig:82 data ] [82])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [85 x+0 S8 A8])
  name: summary
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -144 [0xffffffffffffff70])) [88 summary+0 S8 A8])
  name: sample
    offset 0
      (reg/v:SI 41 r12 [orig:85 sample ] [85])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -152 [0xffffffffffffff68])) [89 constant+0 S8 A8])
  name: dataSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -132 [0xffffffffffffff7c])) [87 dataSize+0 S4 A8])


Basic block 18:
IN:
Stack adjustment: 160
Reg 41: sample+0
Reg 42: data+0
Variables:
  name: data
    offset 0
      (reg/v/f:DI 42 r13 [orig:82 data ] [82])
  name: dataSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -132 [0xffffffffffffff7c])) [87 dataSize+0 S4 A8])
  name: summary
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -144 [0xffffffffffffff70])) [88 summary+0 S8 A8])
  name: sample
    offset 0
      (reg/v:SI 41 r12 [orig:85 sample ] [85])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -152 [0xffffffffffffff68])) [89 constant+0 S8 A8])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [85 x+0 S8 A8])

OUT:
Stack adjustment: 160
Reg 41: sample+0
Reg 42: data+0
Variables:
  name: data
    offset 0
      (reg/v/f:DI 42 r13 [orig:82 data ] [82])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [85 x+0 S8 A8])
  name: summary
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -144 [0xffffffffffffff70])) [88 summary+0 S8 A8])
  name: sample
    offset 0
      (reg/v:SI 41 r12 [orig:85 sample ] [85])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -152 [0xffffffffffffff68])) [89 constant+0 S8 A8])
  name: dataSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -132 [0xffffffffffffff7c])) [87 dataSize+0 S4 A8])


Basic block 19:
IN:
Stack adjustment: 160
Reg 41: sample+0
Reg 42: data+0
Variables:
  name: data
    offset 0
      (reg/v/f:DI 42 r13 [orig:82 data ] [82])
  name: dataSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -132 [0xffffffffffffff7c])) [87 dataSize+0 S4 A8])
  name: summary
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -144 [0xffffffffffffff70])) [88 summary+0 S8 A8])
  name: sample
    offset 0
      (reg/v:SI 41 r12 [orig:85 sample ] [85])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -152 [0xffffffffffffff68])) [89 constant+0 S8 A8])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [85 x+0 S8 A8])

OUT:
Stack adjustment: 160
Reg 41: sample+0
Reg 42: data+0
Variables:
  name: data
    offset 0
      (reg/v/f:DI 42 r13 [orig:82 data ] [82])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [85 x+0 S8 A8])
  name: summary
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -144 [0xffffffffffffff70])) [88 summary+0 S8 A8])
  name: sample
    offset 0
      (reg/v:SI 41 r12 [orig:85 sample ] [85])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -152 [0xffffffffffffff68])) [89 constant+0 S8 A8])
  name: dataSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -132 [0xffffffffffffff7c])) [87 dataSize+0 S4 A8])


Basic block 20:
IN:
Stack adjustment: 160
Reg 41: sample+0
Reg 42: data+0
Variables:
  name: data
    offset 0
      (reg/v/f:DI 42 r13 [orig:82 data ] [82])
  name: dataSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -132 [0xffffffffffffff7c])) [87 dataSize+0 S4 A8])
  name: summary
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -144 [0xffffffffffffff70])) [88 summary+0 S8 A8])
  name: sample
    offset 0
      (reg/v:SI 41 r12 [orig:85 sample ] [85])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -152 [0xffffffffffffff68])) [89 constant+0 S8 A8])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [85 x+0 S8 A8])

OUT:
Stack adjustment: 160
Reg 41: sample+0
Reg 42: data+0
Variables:
  name: data
    offset 0
      (reg/v/f:DI 42 r13 [orig:82 data ] [82])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [85 x+0 S8 A8])
  name: summary
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -144 [0xffffffffffffff70])) [88 summary+0 S8 A8])
  name: sample
    offset 0
      (reg/v:SI 41 r12 [orig:85 sample ] [85])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -152 [0xffffffffffffff68])) [89 constant+0 S8 A8])
  name: dataSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -132 [0xffffffffffffff7c])) [87 dataSize+0 S4 A8])


Basic block 21:
IN:
Stack adjustment: 160
Reg 41: sample+0
Reg 42: data+0
Variables:
  name: data
    offset 0
      (reg/v/f:DI 42 r13 [orig:82 data ] [82])
  name: dataSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -132 [0xffffffffffffff7c])) [87 dataSize+0 S4 A8])
  name: summary
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -144 [0xffffffffffffff70])) [88 summary+0 S8 A8])
  name: sample
    offset 0
      (reg/v:SI 41 r12 [orig:85 sample ] [85])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -152 [0xffffffffffffff68])) [89 constant+0 S8 A8])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [85 x+0 S8 A8])

OUT:
Stack adjustment: 160
Reg 2: i+0
Reg 41: sample+0
Reg 42: data+0
Reg 43: perc+0
Variables:
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:245 i ] [245])
  name: data
    offset 0
      (reg/v/f:DI 42 r13 [orig:82 data ] [82])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [85 x+0 S8 A8])
  name: summary
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -144 [0xffffffffffffff70])) [88 summary+0 S8 A8])
  name: sample
    offset 0
      (reg/v:SI 41 r12 [orig:85 sample ] [85])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -152 [0xffffffffffffff68])) [89 constant+0 S8 A8])
  name: dataSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -132 [0xffffffffffffff7c])) [87 dataSize+0 S4 A8])
  name: perc
    offset 0
      (reg/v/f:DI 43 r14 [orig:74 perc ] [74])


Basic block 22:
IN:
Stack adjustment: 160
Reg 2: i+0
Reg 41: sample+0
Reg 42: data+0
Reg 43: perc+0
Variables:
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:245 i ] [245])
  name: data
    offset 0
      (reg/v/f:DI 42 r13 [orig:82 data ] [82])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [85 x+0 S8 A8])
  name: summary
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -144 [0xffffffffffffff70])) [88 summary+0 S8 A8])
  name: sample
    offset 0
      (reg/v:SI 41 r12 [orig:85 sample ] [85])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -152 [0xffffffffffffff68])) [89 constant+0 S8 A8])
  name: dataSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -132 [0xffffffffffffff7c])) [87 dataSize+0 S4 A8])
  name: perc
    offset 0
      (reg/v/f:DI 43 r14 [orig:74 perc ] [74])

OUT:
Stack adjustment: 160
Reg 2: i+0
Reg 41: sample+0
Reg 42: data+0
Reg 43: perc+0
Variables:
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:245 i ] [245])
  name: data
    offset 0
      (reg/v/f:DI 42 r13 [orig:82 data ] [82])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [85 x+0 S8 A8])
  name: summary
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -144 [0xffffffffffffff70])) [88 summary+0 S8 A8])
  name: sample
    offset 0
      (reg/v:SI 41 r12 [orig:85 sample ] [85])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -152 [0xffffffffffffff68])) [89 constant+0 S8 A8])
  name: dataSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -132 [0xffffffffffffff7c])) [87 dataSize+0 S4 A8])
  name: perc
    offset 0
      (reg/v/f:DI 43 r14 [orig:74 perc ] [74])


Basic block 23:
IN:
Stack adjustment: 160
Reg 2: i+0
Reg 41: sample+0
Reg 42: data+0
Reg 43: perc+0
Variables:
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:245 i ] [245])
  name: data
    offset 0
      (reg/v/f:DI 42 r13 [orig:82 data ] [82])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [85 x+0 S8 A8])
  name: summary
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -144 [0xffffffffffffff70])) [88 summary+0 S8 A8])
  name: sample
    offset 0
      (reg/v:SI 41 r12 [orig:85 sample ] [85])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -152 [0xffffffffffffff68])) [89 constant+0 S8 A8])
  name: dataSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -132 [0xffffffffffffff7c])) [87 dataSize+0 S4 A8])
  name: perc
    offset 0
      (reg/v/f:DI 43 r14 [orig:74 perc ] [74])

OUT:
Stack adjustment: 160
Reg 2: i+0
Reg 41: sample+0
Reg 42: data+0
Reg 43: perc+0
Variables:
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:245 i ] [245])
  name: data
    offset 0
      (reg/v/f:DI 42 r13 [orig:82 data ] [82])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [85 x+0 S8 A8])
  name: summary
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -144 [0xffffffffffffff70])) [88 summary+0 S8 A8])
  name: sample
    offset 0
      (reg/v:SI 41 r12 [orig:85 sample ] [85])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -152 [0xffffffffffffff68])) [89 constant+0 S8 A8])
  name: dataSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -132 [0xffffffffffffff7c])) [87 dataSize+0 S4 A8])
  name: perc
    offset 0
      (reg/v/f:DI 43 r14 [orig:74 perc ] [74])


Basic block 24:
IN:
Stack adjustment: 160
Reg 2: i+0
Reg 41: sample+0
Reg 42: data+0
Reg 43: perc+0
Variables:
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:245 i ] [245])
  name: data
    offset 0
      (reg/v/f:DI 42 r13 [orig:82 data ] [82])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [85 x+0 S8 A8])
  name: summary
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -144 [0xffffffffffffff70])) [88 summary+0 S8 A8])
  name: sample
    offset 0
      (reg/v:SI 41 r12 [orig:85 sample ] [85])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -152 [0xffffffffffffff68])) [89 constant+0 S8 A8])
  name: dataSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -132 [0xffffffffffffff7c])) [87 dataSize+0 S4 A8])
  name: perc
    offset 0
      (reg/v/f:DI 43 r14 [orig:74 perc ] [74])

OUT:
Stack adjustment: 160
Reg 2: i+0
Reg 41: sample+0
Reg 42: data+0
Reg 43: perc+0
Variables:
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:245 i ] [245])
  name: data
    offset 0
      (reg/v/f:DI 42 r13 [orig:82 data ] [82])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [85 x+0 S8 A8])
  name: summary
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -144 [0xffffffffffffff70])) [88 summary+0 S8 A8])
  name: sample
    offset 0
      (reg/v:SI 41 r12 [orig:85 sample ] [85])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -152 [0xffffffffffffff68])) [89 constant+0 S8 A8])
  name: dataSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -132 [0xffffffffffffff7c])) [87 dataSize+0 S4 A8])
  name: perc
    offset 0
      (reg/v/f:DI 43 r14 [orig:74 perc ] [74])


Basic block 25:
IN:
Stack adjustment: 160
Reg 2: i+0
Reg 41: sample+0
Reg 42: data+0
Reg 43: perc+0
Variables:
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:245 i ] [245])
  name: data
    offset 0
      (reg/v/f:DI 42 r13 [orig:82 data ] [82])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [85 x+0 S8 A8])
  name: summary
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -144 [0xffffffffffffff70])) [88 summary+0 S8 A8])
  name: sample
    offset 0
      (reg/v:SI 41 r12 [orig:85 sample ] [85])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -152 [0xffffffffffffff68])) [89 constant+0 S8 A8])
  name: dataSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -132 [0xffffffffffffff7c])) [87 dataSize+0 S4 A8])
  name: perc
    offset 0
      (reg/v/f:DI 43 r14 [orig:74 perc ] [74])

OUT:
Stack adjustment: 160
Reg 2: i+0
Reg 41: sample+0
Reg 42: data+0
Reg 43: perc+0
Variables:
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:245 i ] [245])
  name: data
    offset 0
      (reg/v/f:DI 42 r13 [orig:82 data ] [82])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [85 x+0 S8 A8])
  name: summary
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -144 [0xffffffffffffff70])) [88 summary+0 S8 A8])
  name: sample
    offset 0
      (reg/v:SI 41 r12 [orig:85 sample ] [85])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -152 [0xffffffffffffff68])) [89 constant+0 S8 A8])
  name: dataSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -132 [0xffffffffffffff7c])) [87 dataSize+0 S4 A8])
  name: perc
    offset 0
      (reg/v/f:DI 43 r14 [orig:74 perc ] [74])


Basic block 26:
IN:
Stack adjustment: 160
Reg 2: i+0
Reg 41: sample+0
Reg 42: data+0
Reg 43: perc+0
Variables:
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:245 i ] [245])
  name: data
    offset 0
      (reg/v/f:DI 42 r13 [orig:82 data ] [82])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [85 x+0 S8 A8])
  name: summary
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -144 [0xffffffffffffff70])) [88 summary+0 S8 A8])
  name: sample
    offset 0
      (reg/v:SI 41 r12 [orig:85 sample ] [85])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -152 [0xffffffffffffff68])) [89 constant+0 S8 A8])
  name: dataSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -132 [0xffffffffffffff7c])) [87 dataSize+0 S4 A8])
  name: perc
    offset 0
      (reg/v/f:DI 43 r14 [orig:74 perc ] [74])

OUT:
Stack adjustment: 160
Reg 2: i+0
Reg 41: sample+0
Reg 42: data+0
Reg 43: perc+0
Variables:
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:245 i ] [245])
  name: data
    offset 0
      (reg/v/f:DI 42 r13 [orig:82 data ] [82])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [85 x+0 S8 A8])
  name: summary
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -144 [0xffffffffffffff70])) [88 summary+0 S8 A8])
  name: sample
    offset 0
      (reg/v:SI 41 r12 [orig:85 sample ] [85])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -152 [0xffffffffffffff68])) [89 constant+0 S8 A8])
  name: dataSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -132 [0xffffffffffffff7c])) [87 dataSize+0 S4 A8])
  name: perc
    offset 0
      (reg/v/f:DI 43 r14 [orig:74 perc ] [74])


Basic block 27:
IN:
Stack adjustment: 160
Reg 2: i+0
Reg 41: sample+0
Reg 42: data+0
Reg 43: perc+0
Variables:
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:245 i ] [245])
  name: data
    offset 0
      (reg/v/f:DI 42 r13 [orig:82 data ] [82])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [85 x+0 S8 A8])
  name: summary
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -144 [0xffffffffffffff70])) [88 summary+0 S8 A8])
  name: sample
    offset 0
      (reg/v:SI 41 r12 [orig:85 sample ] [85])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -152 [0xffffffffffffff68])) [89 constant+0 S8 A8])
  name: dataSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -132 [0xffffffffffffff7c])) [87 dataSize+0 S4 A8])
  name: perc
    offset 0
      (reg/v/f:DI 43 r14 [orig:74 perc ] [74])

OUT:
Stack adjustment: 160
Reg 2: i+0
Reg 41: sample+0
Reg 42: data+0
Reg 43: perc+0
Variables:
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:245 i ] [245])
  name: data
    offset 0
      (reg/v/f:DI 42 r13 [orig:82 data ] [82])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [85 x+0 S8 A8])
  name: summary
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -144 [0xffffffffffffff70])) [88 summary+0 S8 A8])
  name: sample
    offset 0
      (reg/v:SI 41 r12 [orig:85 sample ] [85])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -152 [0xffffffffffffff68])) [89 constant+0 S8 A8])
  name: dataSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -132 [0xffffffffffffff7c])) [87 dataSize+0 S4 A8])
  name: perc
    offset 0
      (reg/v/f:DI 43 r14 [orig:74 perc ] [74])


Basic block 28:
IN:
Stack adjustment: 160
Reg 2: i+0
Reg 41: sample+0
Reg 42: data+0
Reg 43: perc+0
Variables:
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:245 i ] [245])
  name: data
    offset 0
      (reg/v/f:DI 42 r13 [orig:82 data ] [82])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [85 x+0 S8 A8])
  name: summary
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -144 [0xffffffffffffff70])) [88 summary+0 S8 A8])
  name: sample
    offset 0
      (reg/v:SI 41 r12 [orig:85 sample ] [85])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -152 [0xffffffffffffff68])) [89 constant+0 S8 A8])
  name: dataSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -132 [0xffffffffffffff7c])) [87 dataSize+0 S4 A8])
  name: perc
    offset 0
      (reg/v/f:DI 43 r14 [orig:74 perc ] [74])

OUT:
Stack adjustment: 160
Reg 2: i+0
Reg 41: sample+0
Reg 42: data+0
Reg 43: perc+0
Variables:
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:245 i ] [245])
  name: data
    offset 0
      (reg/v/f:DI 42 r13 [orig:82 data ] [82])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [85 x+0 S8 A8])
  name: summary
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -144 [0xffffffffffffff70])) [88 summary+0 S8 A8])
  name: sample
    offset 0
      (reg/v:SI 41 r12 [orig:85 sample ] [85])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -152 [0xffffffffffffff68])) [89 constant+0 S8 A8])
  name: dataSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -132 [0xffffffffffffff7c])) [87 dataSize+0 S4 A8])
  name: perc
    offset 0
      (reg/v/f:DI 43 r14 [orig:74 perc ] [74])


Basic block 29:
IN:
Stack adjustment: 160
Reg 2: i+0
Reg 41: sample+0
Reg 42: data+0
Reg 43: perc+0
Variables:
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:245 i ] [245])
  name: data
    offset 0
      (reg/v/f:DI 42 r13 [orig:82 data ] [82])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [85 x+0 S8 A8])
  name: summary
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -144 [0xffffffffffffff70])) [88 summary+0 S8 A8])
  name: sample
    offset 0
      (reg/v:SI 41 r12 [orig:85 sample ] [85])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -152 [0xffffffffffffff68])) [89 constant+0 S8 A8])
  name: dataSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -132 [0xffffffffffffff7c])) [87 dataSize+0 S4 A8])
  name: perc
    offset 0
      (reg/v/f:DI 43 r14 [orig:74 perc ] [74])

OUT:
Stack adjustment: 160
Reg 41: sample+0
Reg 42: data+0
Reg 43: perc+0
Variables:
  name: data
    offset 0
      (reg/v/f:DI 42 r13 [orig:82 data ] [82])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [85 x+0 S8 A8])
  name: summary
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -144 [0xffffffffffffff70])) [88 summary+0 S8 A8])
  name: sample
    offset 0
      (reg/v:SI 41 r12 [orig:85 sample ] [85])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -152 [0xffffffffffffff68])) [89 constant+0 S8 A8])
  name: dataSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -132 [0xffffffffffffff7c])) [87 dataSize+0 S4 A8])
  name: perc
    offset 0
      (reg/v/f:DI 43 r14 [orig:74 perc ] [74])


Basic block 30:
IN:
Stack adjustment: 160
Reg 2: i+0
Reg 41: sample+0
Reg 42: data+0
Reg 43: perc+0
Variables:
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:245 i ] [245])
  name: perc
    offset 0
      (reg/v/f:DI 43 r14 [orig:74 perc ] [74])
  name: data
    offset 0
      (reg/v/f:DI 42 r13 [orig:82 data ] [82])
  name: dataSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -132 [0xffffffffffffff7c])) [87 dataSize+0 S4 A8])
  name: summary
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -144 [0xffffffffffffff70])) [88 summary+0 S8 A8])
  name: sample
    offset 0
      (reg/v:SI 41 r12 [orig:85 sample ] [85])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -152 [0xffffffffffffff68])) [89 constant+0 S8 A8])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [85 x+0 S8 A8])

OUT:
Stack adjustment: 160
Reg 2: i+0
Reg 41: sample+0
Reg 42: data+0
Reg 43: perc+0
Variables:
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [85 x+0 S8 A8])
  name: data
    offset 0
      (reg/v/f:DI 42 r13 [orig:82 data ] [82])
  name: dataSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -132 [0xffffffffffffff7c])) [87 dataSize+0 S4 A8])
  name: summary
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -144 [0xffffffffffffff70])) [88 summary+0 S8 A8])
  name: sample
    offset 0
      (reg/v:SI 41 r12 [orig:85 sample ] [85])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:245 i ] [245])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -152 [0xffffffffffffff68])) [89 constant+0 S8 A8])
  name: perc
    offset 0
      (reg/v/f:DI 43 r14 [orig:74 perc ] [74])


Basic block 31:
IN:
Stack adjustment: 160
Reg 2: i+0
Reg 41: sample+0
Reg 42: data+0
Reg 43: perc+0
Variables:
  name: perc
    offset 0
      (reg/v/f:DI 43 r14 [orig:74 perc ] [74])
  name: data
    offset 0
      (reg/v/f:DI 42 r13 [orig:82 data ] [82])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [85 x+0 S8 A8])
  name: summary
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -144 [0xffffffffffffff70])) [88 summary+0 S8 A8])
  name: sample
    offset 0
      (reg/v:SI 41 r12 [orig:85 sample ] [85])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:245 i ] [245])
  name: dataSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -132 [0xffffffffffffff7c])) [87 dataSize+0 S4 A8])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -152 [0xffffffffffffff68])) [89 constant+0 S8 A8])

OUT:
Stack adjustment: 160
Reg 2: i+0
Reg 41: sample+0
Reg 42: data+0
Reg 43: perc+0
Variables:
  name: data
    offset 0
      (reg/v/f:DI 42 r13 [orig:82 data ] [82])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [85 x+0 S8 A8])
  name: summary
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -144 [0xffffffffffffff70])) [88 summary+0 S8 A8])
  name: sample
    offset 0
      (reg/v:SI 41 r12 [orig:85 sample ] [85])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:245 i ] [245])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -152 [0xffffffffffffff68])) [89 constant+0 S8 A8])
  name: dataSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -132 [0xffffffffffffff7c])) [87 dataSize+0 S4 A8])
  name: perc
    offset 0
      (reg/v/f:DI 43 r14 [orig:74 perc ] [74])


Basic block 32:
IN:
Stack adjustment: 160
Reg 2: i+0
Reg 41: sample+0
Reg 42: data+0
Reg 43: perc+0
Variables:
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -152 [0xffffffffffffff68])) [89 constant+0 S8 A8])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [85 x+0 S8 A8])
  name: summary
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -144 [0xffffffffffffff70])) [88 summary+0 S8 A8])
  name: sample
    offset 0
      (reg/v:SI 41 r12 [orig:85 sample ] [85])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:245 i ] [245])
  name: data
    offset 0
      (reg/v/f:DI 42 r13 [orig:82 data ] [82])
  name: dataSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -132 [0xffffffffffffff7c])) [87 dataSize+0 S4 A8])
  name: perc
    offset 0
      (reg/v/f:DI 43 r14 [orig:74 perc ] [74])

OUT:
Stack adjustment: 160
Reg 2: i+0
Reg 41: sample+0
Reg 42: data+0
Reg 43: perc+0
Variables:
  name: perc
    offset 0
      (reg/v/f:DI 43 r14 [orig:74 perc ] [74])
  name: data
    offset 0
      (reg/v/f:DI 42 r13 [orig:82 data ] [82])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [85 x+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:245 i ] [245])
  name: sample
    offset 0
      (reg/v:SI 41 r12 [orig:85 sample ] [85])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -152 [0xffffffffffffff68])) [89 constant+0 S8 A8])
  name: dataSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -132 [0xffffffffffffff7c])) [87 dataSize+0 S4 A8])
  name: summary
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -144 [0xffffffffffffff70])) [88 summary+0 S8 A8])


Basic block 33:
IN:
Stack adjustment: 160
Reg 2: i+0
Reg 41: sample+0
Reg 42: data+0
Reg 43: perc+0
Variables:
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -152 [0xffffffffffffff68])) [89 constant+0 S8 A8])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [85 x+0 S8 A8])
  name: summary
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -144 [0xffffffffffffff70])) [88 summary+0 S8 A8])
  name: sample
    offset 0
      (reg/v:SI 41 r12 [orig:85 sample ] [85])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:245 i ] [245])
  name: data
    offset 0
      (reg/v/f:DI 42 r13 [orig:82 data ] [82])
  name: dataSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -132 [0xffffffffffffff7c])) [87 dataSize+0 S4 A8])
  name: perc
    offset 0
      (reg/v/f:DI 43 r14 [orig:74 perc ] [74])

OUT:
Stack adjustment: 160
Reg 2: i+0
Reg 41: sample+0
Reg 42: data+0
Reg 43: perc+0
Variables:
  name: perc
    offset 0
      (reg/v/f:DI 43 r14 [orig:74 perc ] [74])
  name: data
    offset 0
      (reg/v/f:DI 42 r13 [orig:82 data ] [82])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [85 x+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:245 i ] [245])
  name: sample
    offset 0
      (reg/v:SI 41 r12 [orig:85 sample ] [85])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -152 [0xffffffffffffff68])) [89 constant+0 S8 A8])
  name: dataSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -132 [0xffffffffffffff7c])) [87 dataSize+0 S4 A8])
  name: summary
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -144 [0xffffffffffffff70])) [88 summary+0 S8 A8])


Basic block 34:
IN:
Stack adjustment: 160
Reg 2: i+0
Reg 41: sample+0
Reg 42: data+0
Reg 43: perc+0
Variables:
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -152 [0xffffffffffffff68])) [89 constant+0 S8 A8])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [85 x+0 S8 A8])
  name: summary
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -144 [0xffffffffffffff70])) [88 summary+0 S8 A8])
  name: sample
    offset 0
      (reg/v:SI 41 r12 [orig:85 sample ] [85])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:245 i ] [245])
  name: data
    offset 0
      (reg/v/f:DI 42 r13 [orig:82 data ] [82])
  name: dataSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -132 [0xffffffffffffff7c])) [87 dataSize+0 S4 A8])
  name: perc
    offset 0
      (reg/v/f:DI 43 r14 [orig:74 perc ] [74])

OUT:
Stack adjustment: 160
Reg 2: i+0
Reg 41: sample+0
Reg 42: data+0
Reg 43: perc+0
Variables:
  name: perc
    offset 0
      (reg/v/f:DI 43 r14 [orig:74 perc ] [74])
  name: data
    offset 0
      (reg/v/f:DI 42 r13 [orig:82 data ] [82])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [85 x+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:245 i ] [245])
  name: sample
    offset 0
      (reg/v:SI 41 r12 [orig:85 sample ] [85])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -152 [0xffffffffffffff68])) [89 constant+0 S8 A8])
  name: dataSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -132 [0xffffffffffffff7c])) [87 dataSize+0 S4 A8])
  name: summary
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -144 [0xffffffffffffff70])) [88 summary+0 S8 A8])


Basic block 35:
IN:
Stack adjustment: 160
Reg 2: i+0
Reg 41: sample+0
Reg 42: data+0
Reg 43: perc+0
Variables:
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -152 [0xffffffffffffff68])) [89 constant+0 S8 A8])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [85 x+0 S8 A8])
  name: summary
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -144 [0xffffffffffffff70])) [88 summary+0 S8 A8])
  name: sample
    offset 0
      (reg/v:SI 41 r12 [orig:85 sample ] [85])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:245 i ] [245])
  name: data
    offset 0
      (reg/v/f:DI 42 r13 [orig:82 data ] [82])
  name: dataSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -132 [0xffffffffffffff7c])) [87 dataSize+0 S4 A8])
  name: perc
    offset 0
      (reg/v/f:DI 43 r14 [orig:74 perc ] [74])

OUT:
Stack adjustment: 160
Reg 2: i+0
Reg 41: sample+0
Reg 42: data+0
Reg 43: perc+0
Variables:
  name: perc
    offset 0
      (reg/v/f:DI 43 r14 [orig:74 perc ] [74])
  name: data
    offset 0
      (reg/v/f:DI 42 r13 [orig:82 data ] [82])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [85 x+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:245 i ] [245])
  name: sample
    offset 0
      (reg/v:SI 41 r12 [orig:85 sample ] [85])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -152 [0xffffffffffffff68])) [89 constant+0 S8 A8])
  name: dataSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -132 [0xffffffffffffff7c])) [87 dataSize+0 S4 A8])
  name: summary
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -144 [0xffffffffffffff70])) [88 summary+0 S8 A8])


Basic block 36:
IN:
Stack adjustment: 160
Reg 2: i+0
Reg 41: sample+0
Reg 42: data+0
Reg 43: perc+0
Variables:
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -152 [0xffffffffffffff68])) [89 constant+0 S8 A8])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [85 x+0 S8 A8])
  name: summary
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -144 [0xffffffffffffff70])) [88 summary+0 S8 A8])
  name: sample
    offset 0
      (reg/v:SI 41 r12 [orig:85 sample ] [85])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:245 i ] [245])
  name: data
    offset 0
      (reg/v/f:DI 42 r13 [orig:82 data ] [82])
  name: dataSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -132 [0xffffffffffffff7c])) [87 dataSize+0 S4 A8])
  name: perc
    offset 0
      (reg/v/f:DI 43 r14 [orig:74 perc ] [74])

OUT:
Stack adjustment: 160
Reg 2: i+0
Reg 41: sample+0
Reg 42: data+0
Reg 43: perc+0
Variables:
  name: perc
    offset 0
      (reg/v/f:DI 43 r14 [orig:74 perc ] [74])
  name: data
    offset 0
      (reg/v/f:DI 42 r13 [orig:82 data ] [82])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [85 x+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:245 i ] [245])
  name: sample
    offset 0
      (reg/v:SI 41 r12 [orig:85 sample ] [85])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -152 [0xffffffffffffff68])) [89 constant+0 S8 A8])
  name: dataSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -132 [0xffffffffffffff7c])) [87 dataSize+0 S4 A8])
  name: summary
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -144 [0xffffffffffffff70])) [88 summary+0 S8 A8])


Basic block 37:
IN:
Stack adjustment: 160
Reg 2: i+0
Reg 41: sample+0
Reg 42: data+0
Reg 43: perc+0
Variables:
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -152 [0xffffffffffffff68])) [89 constant+0 S8 A8])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [85 x+0 S8 A8])
  name: summary
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -144 [0xffffffffffffff70])) [88 summary+0 S8 A8])
  name: sample
    offset 0
      (reg/v:SI 41 r12 [orig:85 sample ] [85])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:245 i ] [245])
  name: data
    offset 0
      (reg/v/f:DI 42 r13 [orig:82 data ] [82])
  name: dataSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -132 [0xffffffffffffff7c])) [87 dataSize+0 S4 A8])
  name: perc
    offset 0
      (reg/v/f:DI 43 r14 [orig:74 perc ] [74])

OUT:
Stack adjustment: 160
Reg 41: sample+0
Reg 42: data+0
Reg 43: perc+0
Variables:
  name: mad
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -128 [0xffffffffffffff80])) [86 mad+0 S8 A8])
  name: perc
    offset 0
      (reg/v/f:DI 43 r14 [orig:74 perc ] [74])
  name: data
    offset 0
      (reg/v/f:DI 42 r13 [orig:82 data ] [82])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [85 x+0 S8 A8])
  name: sample
    offset 0
      (reg/v:SI 41 r12 [orig:85 sample ] [85])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -152 [0xffffffffffffff68])) [89 constant+0 S8 A8])
  name: dataSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -132 [0xffffffffffffff7c])) [87 dataSize+0 S4 A8])
  name: summary
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -144 [0xffffffffffffff70])) [88 summary+0 S8 A8])


Basic block 38:
IN:
Stack adjustment: 160
Reg 1: summary+0
Reg 2: sample+0
Reg 4: dataSize+0
Reg 5: data+0
Reg 21: constant+0
Reg 41: sample+0
Reg 42: data+0
Variables:
  name: data
    offset 0
      (reg/v/f:DI 42 r13 [orig:82 data ] [82])
      (reg:DI 5 di [ data ])
  name: dataSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -132 [0xffffffffffffff7c])) [87 dataSize+0 S4 A8])
      (reg:SI 4 si [ dataSize ])
  name: summary
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -144 [0xffffffffffffff70])) [88 summary+0 S8 A8])
      (reg:DI 1 dx [ summary ])
  name: sample
    offset 0
      (reg:SI 2 cx [orig:85 sample ] [85])
      (reg/v:SI 41 r12 [orig:85 sample ] [85])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -152 [0xffffffffffffff68])) [89 constant+0 S8 A8])
      (reg:DF 21 xmm0 [ constant ])

OUT:
Stack adjustment: 160
Reg 1: summary+0
Reg 5: data+0
Reg 21: constant+0
Reg 41: xLen+0
Reg 42: data+0
Variables:
  name: data
    offset 0
      (reg/v/f:DI 42 r13 [orig:82 data ] [82])
      (reg:DI 5 di [ data ])
  name: dataSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -132 [0xffffffffffffff7c])) [87 dataSize+0 S4 A8])
  name: summary
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -144 [0xffffffffffffff70])) [88 summary+0 S8 A8])
      (reg:DI 1 dx [ summary ])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -152 [0xffffffffffffff68])) [89 constant+0 S8 A8])
      (reg:DF 21 xmm0 [ constant ])
  name: xLen
    offset 0
      (reg/v:SI 41 r12 [orig:75 xLen ] [75])


Basic block 39:
IN:
Stack adjustment: 160
Reg 1: summary+0
Reg 5: data+0
Reg 21: constant+0
Reg 41: xLen+0 sample+0
Reg 42: data+0
Variables:
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -152 [0xffffffffffffff68])) [89 constant+0 S8 A8])
      (reg:DF 21 xmm0 [ constant ])
  name: xLen
    offset 0
      (reg/v:SI 41 r12 [orig:75 xLen ] [75])
  name: data
    offset 0
      (reg/v/f:DI 42 r13 [orig:82 data ] [82])
      (reg:DI 5 di [ data ])
  name: dataSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -132 [0xffffffffffffff7c])) [87 dataSize+0 S4 A8])
  name: summary
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -144 [0xffffffffffffff70])) [88 summary+0 S8 A8])
      (reg:DI 1 dx [ summary ])
  name: sample
    offset 0
      (reg/v:SI 41 r12 [orig:85 sample ] [85])

OUT:
Stack adjustment: 160
Reg 41: sample+0 xLen+0
Reg 42: data+0
Reg 43: perc+0
Variables:
  name: data
    offset 0
      (reg/v/f:DI 42 r13 [orig:82 data ] [82])
  name: dataSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -132 [0xffffffffffffff7c])) [87 dataSize+0 S4 A8])
  name: summary
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -144 [0xffffffffffffff70])) [88 summary+0 S8 A8])
  name: sample
    offset 0
      (reg/v:SI 41 r12 [orig:85 sample ] [85])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -152 [0xffffffffffffff68])) [89 constant+0 S8 A8])
  name: xLen
    offset 0
      (reg/v:SI 41 r12 [orig:75 xLen ] [75])
  name: perc
    offset 0
      (reg/v/f:DI 43 r14 [orig:74 perc ] [74])


Basic block 40:
IN:
Stack adjustment: 160
Reg 41: xLen+0 sample+0
Reg 42: data+0
Reg 43: perc+0
Variables:
  name: data
    offset 0
      (reg/v/f:DI 42 r13 [orig:82 data ] [82])
  name: dataSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -132 [0xffffffffffffff7c])) [87 dataSize+0 S4 A8])
  name: summary
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -144 [0xffffffffffffff70])) [88 summary+0 S8 A8])
  name: sample
    offset 0
      (reg/v:SI 41 r12 [orig:85 sample ] [85])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -152 [0xffffffffffffff68])) [89 constant+0 S8 A8])
  name: xLen
    offset 0
      (reg/v:SI 41 r12 [orig:75 xLen ] [75])
  name: perc
    offset 0
      (reg/v/f:DI 43 r14 [orig:74 perc ] [74])

OUT:
Stack adjustment: 160
Reg 41: sample+0 xLen+0
Reg 42: data+0
Reg 43: perc+0
Variables:
  name: data
    offset 0
      (reg/v/f:DI 42 r13 [orig:82 data ] [82])
  name: dataSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -132 [0xffffffffffffff7c])) [87 dataSize+0 S4 A8])
  name: summary
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -144 [0xffffffffffffff70])) [88 summary+0 S8 A8])
  name: sample
    offset 0
      (reg/v:SI 41 r12 [orig:85 sample ] [85])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -152 [0xffffffffffffff68])) [89 constant+0 S8 A8])
  name: xLen
    offset 0
      (reg/v:SI 41 r12 [orig:75 xLen ] [75])
  name: perc
    offset 0
      (reg/v/f:DI 43 r14 [orig:74 perc ] [74])


Basic block 41:
IN:
Stack adjustment: 160
Reg 41: xLen+0 sample+0
Reg 42: data+0
Reg 43: perc+0
Variables:
  name: data
    offset 0
      (reg/v/f:DI 42 r13 [orig:82 data ] [82])
  name: dataSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -132 [0xffffffffffffff7c])) [87 dataSize+0 S4 A8])
  name: summary
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -144 [0xffffffffffffff70])) [88 summary+0 S8 A8])
  name: sample
    offset 0
      (reg/v:SI 41 r12 [orig:85 sample ] [85])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -152 [0xffffffffffffff68])) [89 constant+0 S8 A8])
  name: xLen
    offset 0
      (reg/v:SI 41 r12 [orig:75 xLen ] [75])
  name: perc
    offset 0
      (reg/v/f:DI 43 r14 [orig:74 perc ] [74])

OUT:
Stack adjustment: 160
Reg 2: i+0
Reg 41: sample+0 xLen+0
Reg 42: data+0
Reg 43: perc+0
Variables:
  name: data
    offset 0
      (reg/v/f:DI 42 r13 [orig:82 data ] [82])
  name: dataSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -132 [0xffffffffffffff7c])) [87 dataSize+0 S4 A8])
  name: summary
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -144 [0xffffffffffffff70])) [88 summary+0 S8 A8])
  name: sample
    offset 0
      (reg/v:SI 41 r12 [orig:85 sample ] [85])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -152 [0xffffffffffffff68])) [89 constant+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:156 i ] [156])
  name: xLen
    offset 0
      (reg/v:SI 41 r12 [orig:75 xLen ] [75])
  name: perc
    offset 0
      (reg/v/f:DI 43 r14 [orig:74 perc ] [74])


Basic block 42:
IN:
Stack adjustment: 160
Reg 2: i+0
Reg 41: xLen+0 sample+0
Reg 42: data+0
Reg 43: perc+0
Variables:
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:156 i ] [156])
  name: dataSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -132 [0xffffffffffffff7c])) [87 dataSize+0 S4 A8])
  name: summary
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -144 [0xffffffffffffff70])) [88 summary+0 S8 A8])
  name: sample
    offset 0
      (reg/v:SI 41 r12 [orig:85 sample ] [85])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -152 [0xffffffffffffff68])) [89 constant+0 S8 A8])
  name: data
    offset 0
      (reg/v/f:DI 42 r13 [orig:82 data ] [82])
  name: xLen
    offset 0
      (reg/v:SI 41 r12 [orig:75 xLen ] [75])
  name: perc
    offset 0
      (reg/v/f:DI 43 r14 [orig:74 perc ] [74])

OUT:
Stack adjustment: 160
Reg 2: i+0
Reg 41: sample+0 xLen+0
Reg 42: data+0
Reg 43: perc+0
Variables:
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:156 i ] [156])
  name: dataSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -132 [0xffffffffffffff7c])) [87 dataSize+0 S4 A8])
  name: summary
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -144 [0xffffffffffffff70])) [88 summary+0 S8 A8])
  name: sample
    offset 0
      (reg/v:SI 41 r12 [orig:85 sample ] [85])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -152 [0xffffffffffffff68])) [89 constant+0 S8 A8])
  name: data
    offset 0
      (reg/v/f:DI 42 r13 [orig:82 data ] [82])
  name: xLen
    offset 0
      (reg/v:SI 41 r12 [orig:75 xLen ] [75])
  name: perc
    offset 0
      (reg/v/f:DI 43 r14 [orig:74 perc ] [74])


Basic block 43:
IN:
Stack adjustment: 160
Reg 2: i+0
Reg 41: xLen+0 sample+0
Reg 42: data+0
Reg 43: perc+0
Variables:
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:156 i ] [156])
  name: dataSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -132 [0xffffffffffffff7c])) [87 dataSize+0 S4 A8])
  name: summary
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -144 [0xffffffffffffff70])) [88 summary+0 S8 A8])
  name: sample
    offset 0
      (reg/v:SI 41 r12 [orig:85 sample ] [85])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -152 [0xffffffffffffff68])) [89 constant+0 S8 A8])
  name: data
    offset 0
      (reg/v/f:DI 42 r13 [orig:82 data ] [82])
  name: xLen
    offset 0
      (reg/v:SI 41 r12 [orig:75 xLen ] [75])
  name: perc
    offset 0
      (reg/v/f:DI 43 r14 [orig:74 perc ] [74])

OUT:
Stack adjustment: 160
Reg 2: i+0
Reg 41: sample+0 xLen+0
Reg 42: data+0
Reg 43: perc+0
Variables:
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:156 i ] [156])
  name: dataSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -132 [0xffffffffffffff7c])) [87 dataSize+0 S4 A8])
  name: summary
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -144 [0xffffffffffffff70])) [88 summary+0 S8 A8])
  name: sample
    offset 0
      (reg/v:SI 41 r12 [orig:85 sample ] [85])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -152 [0xffffffffffffff68])) [89 constant+0 S8 A8])
  name: data
    offset 0
      (reg/v/f:DI 42 r13 [orig:82 data ] [82])
  name: xLen
    offset 0
      (reg/v:SI 41 r12 [orig:75 xLen ] [75])
  name: perc
    offset 0
      (reg/v/f:DI 43 r14 [orig:74 perc ] [74])


Basic block 44:
IN:
Stack adjustment: 160
Reg 2: i+0
Reg 41: xLen+0 sample+0
Reg 42: data+0
Reg 43: perc+0
Variables:
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:156 i ] [156])
  name: dataSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -132 [0xffffffffffffff7c])) [87 dataSize+0 S4 A8])
  name: summary
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -144 [0xffffffffffffff70])) [88 summary+0 S8 A8])
  name: sample
    offset 0
      (reg/v:SI 41 r12 [orig:85 sample ] [85])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -152 [0xffffffffffffff68])) [89 constant+0 S8 A8])
  name: data
    offset 0
      (reg/v/f:DI 42 r13 [orig:82 data ] [82])
  name: xLen
    offset 0
      (reg/v:SI 41 r12 [orig:75 xLen ] [75])
  name: perc
    offset 0
      (reg/v/f:DI 43 r14 [orig:74 perc ] [74])

OUT:
Stack adjustment: 160
Reg 2: i+0
Reg 41: sample+0 xLen+0
Reg 42: data+0
Reg 43: perc+0
Variables:
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:156 i ] [156])
  name: dataSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -132 [0xffffffffffffff7c])) [87 dataSize+0 S4 A8])
  name: summary
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -144 [0xffffffffffffff70])) [88 summary+0 S8 A8])
  name: sample
    offset 0
      (reg/v:SI 41 r12 [orig:85 sample ] [85])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -152 [0xffffffffffffff68])) [89 constant+0 S8 A8])
  name: data
    offset 0
      (reg/v/f:DI 42 r13 [orig:82 data ] [82])
  name: xLen
    offset 0
      (reg/v:SI 41 r12 [orig:75 xLen ] [75])
  name: perc
    offset 0
      (reg/v/f:DI 43 r14 [orig:74 perc ] [74])


Basic block 45:
IN:
Stack adjustment: 160
Reg 2: i+0
Reg 41: xLen+0 sample+0
Reg 42: data+0
Reg 43: perc+0
Variables:
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:156 i ] [156])
  name: dataSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -132 [0xffffffffffffff7c])) [87 dataSize+0 S4 A8])
  name: summary
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -144 [0xffffffffffffff70])) [88 summary+0 S8 A8])
  name: sample
    offset 0
      (reg/v:SI 41 r12 [orig:85 sample ] [85])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -152 [0xffffffffffffff68])) [89 constant+0 S8 A8])
  name: data
    offset 0
      (reg/v/f:DI 42 r13 [orig:82 data ] [82])
  name: xLen
    offset 0
      (reg/v:SI 41 r12 [orig:75 xLen ] [75])
  name: perc
    offset 0
      (reg/v/f:DI 43 r14 [orig:74 perc ] [74])

OUT:
Stack adjustment: 160
Reg 2: i+0
Reg 41: sample+0 xLen+0
Reg 42: data+0
Reg 43: perc+0
Variables:
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:156 i ] [156])
  name: dataSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -132 [0xffffffffffffff7c])) [87 dataSize+0 S4 A8])
  name: summary
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -144 [0xffffffffffffff70])) [88 summary+0 S8 A8])
  name: sample
    offset 0
      (reg/v:SI 41 r12 [orig:85 sample ] [85])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -152 [0xffffffffffffff68])) [89 constant+0 S8 A8])
  name: data
    offset 0
      (reg/v/f:DI 42 r13 [orig:82 data ] [82])
  name: xLen
    offset 0
      (reg/v:SI 41 r12 [orig:75 xLen ] [75])
  name: perc
    offset 0
      (reg/v/f:DI 43 r14 [orig:74 perc ] [74])


Basic block 46:
IN:
Stack adjustment: 160
Reg 2: i+0
Reg 41: xLen+0 sample+0
Reg 42: data+0
Reg 43: perc+0
Variables:
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:156 i ] [156])
  name: dataSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -132 [0xffffffffffffff7c])) [87 dataSize+0 S4 A8])
  name: summary
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -144 [0xffffffffffffff70])) [88 summary+0 S8 A8])
  name: sample
    offset 0
      (reg/v:SI 41 r12 [orig:85 sample ] [85])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -152 [0xffffffffffffff68])) [89 constant+0 S8 A8])
  name: data
    offset 0
      (reg/v/f:DI 42 r13 [orig:82 data ] [82])
  name: xLen
    offset 0
      (reg/v:SI 41 r12 [orig:75 xLen ] [75])
  name: perc
    offset 0
      (reg/v/f:DI 43 r14 [orig:74 perc ] [74])

OUT:
Stack adjustment: 160
Reg 2: i+0
Reg 41: sample+0 xLen+0
Reg 42: data+0
Reg 43: perc+0
Variables:
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:156 i ] [156])
  name: dataSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -132 [0xffffffffffffff7c])) [87 dataSize+0 S4 A8])
  name: summary
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -144 [0xffffffffffffff70])) [88 summary+0 S8 A8])
  name: sample
    offset 0
      (reg/v:SI 41 r12 [orig:85 sample ] [85])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -152 [0xffffffffffffff68])) [89 constant+0 S8 A8])
  name: data
    offset 0
      (reg/v/f:DI 42 r13 [orig:82 data ] [82])
  name: xLen
    offset 0
      (reg/v:SI 41 r12 [orig:75 xLen ] [75])
  name: perc
    offset 0
      (reg/v/f:DI 43 r14 [orig:74 perc ] [74])


Basic block 47:
IN:
Stack adjustment: 160
Reg 2: i+0
Reg 41: xLen+0 sample+0
Reg 42: data+0
Reg 43: perc+0
Variables:
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:156 i ] [156])
  name: dataSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -132 [0xffffffffffffff7c])) [87 dataSize+0 S4 A8])
  name: summary
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -144 [0xffffffffffffff70])) [88 summary+0 S8 A8])
  name: sample
    offset 0
      (reg/v:SI 41 r12 [orig:85 sample ] [85])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -152 [0xffffffffffffff68])) [89 constant+0 S8 A8])
  name: data
    offset 0
      (reg/v/f:DI 42 r13 [orig:82 data ] [82])
  name: xLen
    offset 0
      (reg/v:SI 41 r12 [orig:75 xLen ] [75])
  name: perc
    offset 0
      (reg/v/f:DI 43 r14 [orig:74 perc ] [74])

OUT:
Stack adjustment: 160
Reg 2: i+0
Reg 41: sample+0 xLen+0
Reg 42: data+0
Reg 43: perc+0
Variables:
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:156 i ] [156])
  name: dataSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -132 [0xffffffffffffff7c])) [87 dataSize+0 S4 A8])
  name: summary
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -144 [0xffffffffffffff70])) [88 summary+0 S8 A8])
  name: sample
    offset 0
      (reg/v:SI 41 r12 [orig:85 sample ] [85])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -152 [0xffffffffffffff68])) [89 constant+0 S8 A8])
  name: data
    offset 0
      (reg/v/f:DI 42 r13 [orig:82 data ] [82])
  name: xLen
    offset 0
      (reg/v:SI 41 r12 [orig:75 xLen ] [75])
  name: perc
    offset 0
      (reg/v/f:DI 43 r14 [orig:74 perc ] [74])


Basic block 48:
IN:
Stack adjustment: 160
Reg 2: i+0
Reg 41: xLen+0 sample+0
Reg 42: data+0
Reg 43: perc+0
Variables:
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:156 i ] [156])
  name: dataSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -132 [0xffffffffffffff7c])) [87 dataSize+0 S4 A8])
  name: summary
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -144 [0xffffffffffffff70])) [88 summary+0 S8 A8])
  name: sample
    offset 0
      (reg/v:SI 41 r12 [orig:85 sample ] [85])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -152 [0xffffffffffffff68])) [89 constant+0 S8 A8])
  name: data
    offset 0
      (reg/v/f:DI 42 r13 [orig:82 data ] [82])
  name: xLen
    offset 0
      (reg/v:SI 41 r12 [orig:75 xLen ] [75])
  name: perc
    offset 0
      (reg/v/f:DI 43 r14 [orig:74 perc ] [74])

OUT:
Stack adjustment: 160
Reg 2: i+0
Reg 41: sample+0 xLen+0
Reg 42: data+0
Reg 43: perc+0
Variables:
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:156 i ] [156])
  name: dataSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -132 [0xffffffffffffff7c])) [87 dataSize+0 S4 A8])
  name: summary
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -144 [0xffffffffffffff70])) [88 summary+0 S8 A8])
  name: sample
    offset 0
      (reg/v:SI 41 r12 [orig:85 sample ] [85])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -152 [0xffffffffffffff68])) [89 constant+0 S8 A8])
  name: data
    offset 0
      (reg/v/f:DI 42 r13 [orig:82 data ] [82])
  name: xLen
    offset 0
      (reg/v:SI 41 r12 [orig:75 xLen ] [75])
  name: perc
    offset 0
      (reg/v/f:DI 43 r14 [orig:74 perc ] [74])


Basic block 49:
IN:
Stack adjustment: 160
Reg 2: i+0
Reg 41: xLen+0 sample+0
Reg 42: data+0
Reg 43: perc+0
Variables:
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:156 i ] [156])
  name: dataSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -132 [0xffffffffffffff7c])) [87 dataSize+0 S4 A8])
  name: summary
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -144 [0xffffffffffffff70])) [88 summary+0 S8 A8])
  name: sample
    offset 0
      (reg/v:SI 41 r12 [orig:85 sample ] [85])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -152 [0xffffffffffffff68])) [89 constant+0 S8 A8])
  name: data
    offset 0
      (reg/v/f:DI 42 r13 [orig:82 data ] [82])
  name: xLen
    offset 0
      (reg/v:SI 41 r12 [orig:75 xLen ] [75])
  name: perc
    offset 0
      (reg/v/f:DI 43 r14 [orig:74 perc ] [74])

OUT:
Stack adjustment: 160
Reg 41: sample+0 xLen+0
Reg 42: data+0
Reg 43: perc+0
Variables:
  name: dataSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -132 [0xffffffffffffff7c])) [87 dataSize+0 S4 A8])
  name: summary
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -144 [0xffffffffffffff70])) [88 summary+0 S8 A8])
  name: sample
    offset 0
      (reg/v:SI 41 r12 [orig:85 sample ] [85])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -152 [0xffffffffffffff68])) [89 constant+0 S8 A8])
  name: data
    offset 0
      (reg/v/f:DI 42 r13 [orig:82 data ] [82])
  name: xLen
    offset 0
      (reg/v:SI 41 r12 [orig:75 xLen ] [75])
  name: perc
    offset 0
      (reg/v/f:DI 43 r14 [orig:74 perc ] [74])


Basic block 50:
IN:
Stack adjustment: 160
Reg 2: i+0
Reg 41: xLen+0 sample+0
Reg 42: data+0
Reg 43: perc+0
Variables:
  name: data
    offset 0
      (reg/v/f:DI 42 r13 [orig:82 data ] [82])
  name: dataSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -132 [0xffffffffffffff7c])) [87 dataSize+0 S4 A8])
  name: summary
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -144 [0xffffffffffffff70])) [88 summary+0 S8 A8])
  name: sample
    offset 0
      (reg/v:SI 41 r12 [orig:85 sample ] [85])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -152 [0xffffffffffffff68])) [89 constant+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:156 i ] [156])
  name: xLen
    offset 0
      (reg/v:SI 41 r12 [orig:75 xLen ] [75])
  name: perc
    offset 0
      (reg/v/f:DI 43 r14 [orig:74 perc ] [74])

OUT:
Stack adjustment: 160
Reg 2: i+0
Reg 41: sample+0 xLen+0
Reg 42: data+0
Reg 43: perc+0
Variables:
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:156 i ] [156])
  name: dataSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -132 [0xffffffffffffff7c])) [87 dataSize+0 S4 A8])
  name: summary
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -144 [0xffffffffffffff70])) [88 summary+0 S8 A8])
  name: sample
    offset 0
      (reg/v:SI 41 r12 [orig:85 sample ] [85])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -152 [0xffffffffffffff68])) [89 constant+0 S8 A8])
  name: data
    offset 0
      (reg/v/f:DI 42 r13 [orig:82 data ] [82])
  name: xLen
    offset 0
      (reg/v:SI 41 r12 [orig:75 xLen ] [75])
  name: perc
    offset 0
      (reg/v/f:DI 43 r14 [orig:74 perc ] [74])


Basic block 51:
IN:
Stack adjustment: 160
Reg 2: i+0
Reg 41: xLen+0 sample+0
Reg 42: data+0
Reg 43: perc+0
Variables:
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:156 i ] [156])
  name: dataSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -132 [0xffffffffffffff7c])) [87 dataSize+0 S4 A8])
  name: summary
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -144 [0xffffffffffffff70])) [88 summary+0 S8 A8])
  name: sample
    offset 0
      (reg/v:SI 41 r12 [orig:85 sample ] [85])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -152 [0xffffffffffffff68])) [89 constant+0 S8 A8])
  name: data
    offset 0
      (reg/v/f:DI 42 r13 [orig:82 data ] [82])
  name: xLen
    offset 0
      (reg/v:SI 41 r12 [orig:75 xLen ] [75])
  name: perc
    offset 0
      (reg/v/f:DI 43 r14 [orig:74 perc ] [74])

OUT:
Stack adjustment: 160
Reg 2: i+0
Reg 41: sample+0 xLen+0
Reg 42: data+0
Reg 43: perc+0
Variables:
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:156 i ] [156])
  name: dataSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -132 [0xffffffffffffff7c])) [87 dataSize+0 S4 A8])
  name: summary
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -144 [0xffffffffffffff70])) [88 summary+0 S8 A8])
  name: sample
    offset 0
      (reg/v:SI 41 r12 [orig:85 sample ] [85])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -152 [0xffffffffffffff68])) [89 constant+0 S8 A8])
  name: data
    offset 0
      (reg/v/f:DI 42 r13 [orig:82 data ] [82])
  name: xLen
    offset 0
      (reg/v:SI 41 r12 [orig:75 xLen ] [75])
  name: perc
    offset 0
      (reg/v/f:DI 43 r14 [orig:74 perc ] [74])


Basic block 52:
IN:
Stack adjustment: 160
Reg 2: i+0
Reg 41: xLen+0 sample+0
Reg 42: data+0
Reg 43: perc+0
Variables:
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:156 i ] [156])
  name: dataSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -132 [0xffffffffffffff7c])) [87 dataSize+0 S4 A8])
  name: summary
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -144 [0xffffffffffffff70])) [88 summary+0 S8 A8])
  name: sample
    offset 0
      (reg/v:SI 41 r12 [orig:85 sample ] [85])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -152 [0xffffffffffffff68])) [89 constant+0 S8 A8])
  name: data
    offset 0
      (reg/v/f:DI 42 r13 [orig:82 data ] [82])
  name: xLen
    offset 0
      (reg/v:SI 41 r12 [orig:75 xLen ] [75])
  name: perc
    offset 0
      (reg/v/f:DI 43 r14 [orig:74 perc ] [74])

OUT:
Stack adjustment: 160
Reg 2: i+0
Reg 41: sample+0 xLen+0
Reg 42: data+0
Reg 43: perc+0
Variables:
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:156 i ] [156])
  name: dataSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -132 [0xffffffffffffff7c])) [87 dataSize+0 S4 A8])
  name: summary
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -144 [0xffffffffffffff70])) [88 summary+0 S8 A8])
  name: sample
    offset 0
      (reg/v:SI 41 r12 [orig:85 sample ] [85])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -152 [0xffffffffffffff68])) [89 constant+0 S8 A8])
  name: data
    offset 0
      (reg/v/f:DI 42 r13 [orig:82 data ] [82])
  name: xLen
    offset 0
      (reg/v:SI 41 r12 [orig:75 xLen ] [75])
  name: perc
    offset 0
      (reg/v/f:DI 43 r14 [orig:74 perc ] [74])


Basic block 53:
IN:
Stack adjustment: 160
Reg 2: i+0
Reg 41: xLen+0 sample+0
Reg 42: data+0
Reg 43: perc+0
Variables:
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:156 i ] [156])
  name: dataSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -132 [0xffffffffffffff7c])) [87 dataSize+0 S4 A8])
  name: summary
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -144 [0xffffffffffffff70])) [88 summary+0 S8 A8])
  name: sample
    offset 0
      (reg/v:SI 41 r12 [orig:85 sample ] [85])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -152 [0xffffffffffffff68])) [89 constant+0 S8 A8])
  name: data
    offset 0
      (reg/v/f:DI 42 r13 [orig:82 data ] [82])
  name: xLen
    offset 0
      (reg/v:SI 41 r12 [orig:75 xLen ] [75])
  name: perc
    offset 0
      (reg/v/f:DI 43 r14 [orig:74 perc ] [74])

OUT:
Stack adjustment: 160
Reg 2: i+0
Reg 41: sample+0 xLen+0
Reg 42: data+0
Reg 43: perc+0
Variables:
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:156 i ] [156])
  name: dataSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -132 [0xffffffffffffff7c])) [87 dataSize+0 S4 A8])
  name: summary
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -144 [0xffffffffffffff70])) [88 summary+0 S8 A8])
  name: sample
    offset 0
      (reg/v:SI 41 r12 [orig:85 sample ] [85])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -152 [0xffffffffffffff68])) [89 constant+0 S8 A8])
  name: data
    offset 0
      (reg/v/f:DI 42 r13 [orig:82 data ] [82])
  name: xLen
    offset 0
      (reg/v:SI 41 r12 [orig:75 xLen ] [75])
  name: perc
    offset 0
      (reg/v/f:DI 43 r14 [orig:74 perc ] [74])


Basic block 54:
IN:
Stack adjustment: 160
Reg 2: i+0
Reg 41: xLen+0 sample+0
Reg 42: data+0
Reg 43: perc+0
Variables:
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:156 i ] [156])
  name: dataSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -132 [0xffffffffffffff7c])) [87 dataSize+0 S4 A8])
  name: summary
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -144 [0xffffffffffffff70])) [88 summary+0 S8 A8])
  name: sample
    offset 0
      (reg/v:SI 41 r12 [orig:85 sample ] [85])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -152 [0xffffffffffffff68])) [89 constant+0 S8 A8])
  name: data
    offset 0
      (reg/v/f:DI 42 r13 [orig:82 data ] [82])
  name: xLen
    offset 0
      (reg/v:SI 41 r12 [orig:75 xLen ] [75])
  name: perc
    offset 0
      (reg/v/f:DI 43 r14 [orig:74 perc ] [74])

OUT:
Stack adjustment: 160
Reg 2: i+0
Reg 41: sample+0 xLen+0
Reg 42: data+0
Reg 43: perc+0
Variables:
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:156 i ] [156])
  name: dataSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -132 [0xffffffffffffff7c])) [87 dataSize+0 S4 A8])
  name: summary
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -144 [0xffffffffffffff70])) [88 summary+0 S8 A8])
  name: sample
    offset 0
      (reg/v:SI 41 r12 [orig:85 sample ] [85])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -152 [0xffffffffffffff68])) [89 constant+0 S8 A8])
  name: data
    offset 0
      (reg/v/f:DI 42 r13 [orig:82 data ] [82])
  name: xLen
    offset 0
      (reg/v:SI 41 r12 [orig:75 xLen ] [75])
  name: perc
    offset 0
      (reg/v/f:DI 43 r14 [orig:74 perc ] [74])


Basic block 55:
IN:
Stack adjustment: 160
Reg 2: i+0
Reg 41: xLen+0 sample+0
Reg 42: data+0
Reg 43: perc+0
Variables:
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:156 i ] [156])
  name: dataSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -132 [0xffffffffffffff7c])) [87 dataSize+0 S4 A8])
  name: summary
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -144 [0xffffffffffffff70])) [88 summary+0 S8 A8])
  name: sample
    offset 0
      (reg/v:SI 41 r12 [orig:85 sample ] [85])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -152 [0xffffffffffffff68])) [89 constant+0 S8 A8])
  name: data
    offset 0
      (reg/v/f:DI 42 r13 [orig:82 data ] [82])
  name: xLen
    offset 0
      (reg/v:SI 41 r12 [orig:75 xLen ] [75])
  name: perc
    offset 0
      (reg/v/f:DI 43 r14 [orig:74 perc ] [74])

OUT:
Stack adjustment: 160
Reg 2: i+0
Reg 41: sample+0 xLen+0
Reg 42: data+0
Reg 43: perc+0
Variables:
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:156 i ] [156])
  name: dataSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -132 [0xffffffffffffff7c])) [87 dataSize+0 S4 A8])
  name: summary
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -144 [0xffffffffffffff70])) [88 summary+0 S8 A8])
  name: sample
    offset 0
      (reg/v:SI 41 r12 [orig:85 sample ] [85])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -152 [0xffffffffffffff68])) [89 constant+0 S8 A8])
  name: data
    offset 0
      (reg/v/f:DI 42 r13 [orig:82 data ] [82])
  name: xLen
    offset 0
      (reg/v:SI 41 r12 [orig:75 xLen ] [75])
  name: perc
    offset 0
      (reg/v/f:DI 43 r14 [orig:74 perc ] [74])


Basic block 56:
IN:
Stack adjustment: 160
Reg 2: i+0
Reg 41: xLen+0 sample+0
Reg 42: data+0
Reg 43: perc+0
Variables:
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:156 i ] [156])
  name: dataSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -132 [0xffffffffffffff7c])) [87 dataSize+0 S4 A8])
  name: summary
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -144 [0xffffffffffffff70])) [88 summary+0 S8 A8])
  name: sample
    offset 0
      (reg/v:SI 41 r12 [orig:85 sample ] [85])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -152 [0xffffffffffffff68])) [89 constant+0 S8 A8])
  name: data
    offset 0
      (reg/v/f:DI 42 r13 [orig:82 data ] [82])
  name: xLen
    offset 0
      (reg/v:SI 41 r12 [orig:75 xLen ] [75])
  name: perc
    offset 0
      (reg/v/f:DI 43 r14 [orig:74 perc ] [74])

OUT:
Stack adjustment: 160
Reg 2: i+0
Reg 41: sample+0 xLen+0
Reg 42: data+0
Reg 43: perc+0
Variables:
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:156 i ] [156])
  name: dataSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -132 [0xffffffffffffff7c])) [87 dataSize+0 S4 A8])
  name: summary
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -144 [0xffffffffffffff70])) [88 summary+0 S8 A8])
  name: sample
    offset 0
      (reg/v:SI 41 r12 [orig:85 sample ] [85])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -152 [0xffffffffffffff68])) [89 constant+0 S8 A8])
  name: data
    offset 0
      (reg/v/f:DI 42 r13 [orig:82 data ] [82])
  name: xLen
    offset 0
      (reg/v:SI 41 r12 [orig:75 xLen ] [75])
  name: perc
    offset 0
      (reg/v/f:DI 43 r14 [orig:74 perc ] [74])


Basic block 57:
IN:
Stack adjustment: 160
Reg 2: i+0
Reg 41: xLen+0 sample+0
Reg 42: data+0
Reg 43: perc+0
Variables:
  name: data
    offset 0
      (reg/v/f:DI 42 r13 [orig:82 data ] [82])
  name: dataSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -132 [0xffffffffffffff7c])) [87 dataSize+0 S4 A8])
  name: summary
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -144 [0xffffffffffffff70])) [88 summary+0 S8 A8])
  name: sample
    offset 0
      (reg/v:SI 41 r12 [orig:85 sample ] [85])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -152 [0xffffffffffffff68])) [89 constant+0 S8 A8])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:156 i ] [156])
  name: xLen
    offset 0
      (reg/v:SI 41 r12 [orig:75 xLen ] [75])
  name: perc
    offset 0
      (reg/v/f:DI 43 r14 [orig:74 perc ] [74])

OUT:
Stack adjustment: 160
Reg 41: sample+0 xLen+0
Reg 42: data+0
Reg 43: perc+0
Variables:
  name: mad
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -128 [0xffffffffffffff80])) [86 mad+0 S8 A8])
  name: dataSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -132 [0xffffffffffffff7c])) [87 dataSize+0 S4 A8])
  name: summary
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -144 [0xffffffffffffff70])) [88 summary+0 S8 A8])
  name: sample
    offset 0
      (reg/v:SI 41 r12 [orig:85 sample ] [85])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -152 [0xffffffffffffff68])) [89 constant+0 S8 A8])
  name: data
    offset 0
      (reg/v/f:DI 42 r13 [orig:82 data ] [82])
  name: xLen
    offset 0
      (reg/v:SI 41 r12 [orig:75 xLen ] [75])
  name: perc
    offset 0
      (reg/v/f:DI 43 r14 [orig:74 perc ] [74])


Basic block 58:
IN:
Stack adjustment: 160
Reg 41: xLen+0 sample+0
Reg 42: data+0
Reg 43: perc+0
Variables:
  name: mad
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -128 [0xffffffffffffff80])) [86 mad+0 S8 A8])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [85 x+0 S8 A8])
  name: data
    offset 0
      (reg/v/f:DI 42 r13 [orig:82 data ] [82])
  name: dataSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -132 [0xffffffffffffff7c])) [87 dataSize+0 S4 A8])
  name: summary
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -144 [0xffffffffffffff70])) [88 summary+0 S8 A8])
  name: sample
    offset 0
      (reg/v:SI 41 r12 [orig:85 sample ] [85])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -152 [0xffffffffffffff68])) [89 constant+0 S8 A8])
  name: xLen
    offset 0
      (reg/v:SI 41 r12 [orig:75 xLen ] [75])
  name: perc
    offset 0
      (reg/v/f:DI 43 r14 [orig:74 perc ] [74])

OUT:
Stack adjustment: 160
Reg 42: data+0
Reg 43: perc+0
Variables:
  name: mad
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -128 [0xffffffffffffff80])) [86 mad+0 S8 A8])
  name: perc
    offset 0
      (reg/v/f:DI 43 r14 [orig:74 perc ] [74])
  name: data
    offset 0
      (reg/v/f:DI 42 r13 [orig:82 data ] [82])
  name: dataSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -132 [0xffffffffffffff7c])) [87 dataSize+0 S4 A8])
  name: summary
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -144 [0xffffffffffffff70])) [88 summary+0 S8 A8])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -152 [0xffffffffffffff68])) [89 constant+0 S8 A8])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [85 x+0 S8 A8])


Basic block 59:
IN:
Stack adjustment: 160
Reg 42: data+0
Reg 43: perc+0
Variables:
  name: mad
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -128 [0xffffffffffffff80])) [86 mad+0 S8 A8])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [85 x+0 S8 A8])
  name: data
    offset 0
      (reg/v/f:DI 42 r13 [orig:82 data ] [82])
  name: dataSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -132 [0xffffffffffffff7c])) [87 dataSize+0 S4 A8])
  name: summary
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -144 [0xffffffffffffff70])) [88 summary+0 S8 A8])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -152 [0xffffffffffffff68])) [89 constant+0 S8 A8])
  name: perc
    offset 0
      (reg/v/f:DI 43 r14 [orig:74 perc ] [74])

OUT:
Stack adjustment: 160
Reg 2: i+0
Reg 22: mean.1166+0
Reg 42: data+0
Reg 43: perc+0
Variables:
  name: mad
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -128 [0xffffffffffffff80])) [86 mad+0 S8 A8])
  name: perc
    offset 0
      (reg/v/f:DI 43 r14 [orig:74 perc ] [74])
  name: data
    offset 0
      (reg/v/f:DI 42 r13 [orig:82 data ] [82])
  name: dataSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -132 [0xffffffffffffff7c])) [87 dataSize+0 S4 A8])
  name: summary
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -144 [0xffffffffffffff70])) [88 summary+0 S8 A8])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -152 [0xffffffffffffff68])) [89 constant+0 S8 A8])
  name: mean.1166
    offset 0
      (reg/v:DF 22 xmm1 [orig:287 mean.1166 ] [287])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:285 i ] [285])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [85 x+0 S8 A8])


Basic block 60:
IN:
Stack adjustment: 160
Reg 2: i+0
Reg 22: mean.1166+0
Reg 42: data+0
Reg 43: perc+0
Variables:
  name: mad
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -128 [0xffffffffffffff80])) [86 mad+0 S8 A8])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [85 x+0 S8 A8])
  name: data
    offset 0
      (reg/v/f:DI 42 r13 [orig:82 data ] [82])
  name: dataSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -132 [0xffffffffffffff7c])) [87 dataSize+0 S4 A8])
  name: summary
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -144 [0xffffffffffffff70])) [88 summary+0 S8 A8])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -152 [0xffffffffffffff68])) [89 constant+0 S8 A8])
  name: mean.1166
    offset 0
      (reg/v:DF 22 xmm1 [orig:287 mean.1166 ] [287])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:285 i ] [285])
  name: perc
    offset 0
      (reg/v/f:DI 43 r14 [orig:74 perc ] [74])

OUT:
Stack adjustment: 160
Reg 2: i+0
Reg 22: mean.1166+0
Reg 42: data+0
Reg 43: perc+0
Variables:
  name: mad
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -128 [0xffffffffffffff80])) [86 mad+0 S8 A8])
  name: perc
    offset 0
      (reg/v/f:DI 43 r14 [orig:74 perc ] [74])
  name: data
    offset 0
      (reg/v/f:DI 42 r13 [orig:82 data ] [82])
  name: dataSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -132 [0xffffffffffffff7c])) [87 dataSize+0 S4 A8])
  name: summary
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -144 [0xffffffffffffff70])) [88 summary+0 S8 A8])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -152 [0xffffffffffffff68])) [89 constant+0 S8 A8])
  name: mean.1166
    offset 0
      (reg/v:DF 22 xmm1 [orig:287 mean.1166 ] [287])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:285 i ] [285])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [85 x+0 S8 A8])


Basic block 61:
IN:
Stack adjustment: 160
Reg 2: i+0
Reg 22: mean.1166+0
Reg 42: data+0
Reg 43: perc+0
Variables:
  name: mad
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -128 [0xffffffffffffff80])) [86 mad+0 S8 A8])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [85 x+0 S8 A8])
  name: data
    offset 0
      (reg/v/f:DI 42 r13 [orig:82 data ] [82])
  name: dataSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -132 [0xffffffffffffff7c])) [87 dataSize+0 S4 A8])
  name: summary
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -144 [0xffffffffffffff70])) [88 summary+0 S8 A8])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -152 [0xffffffffffffff68])) [89 constant+0 S8 A8])
  name: mean.1166
    offset 0
      (reg/v:DF 22 xmm1 [orig:287 mean.1166 ] [287])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:285 i ] [285])
  name: perc
    offset 0
      (reg/v/f:DI 43 r14 [orig:74 perc ] [74])

OUT:
Stack adjustment: 160
Reg 2: i+0
Reg 22: mean.1166+0
Reg 42: data+0
Reg 43: perc+0
Variables:
  name: mad
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -128 [0xffffffffffffff80])) [86 mad+0 S8 A8])
  name: perc
    offset 0
      (reg/v/f:DI 43 r14 [orig:74 perc ] [74])
  name: data
    offset 0
      (reg/v/f:DI 42 r13 [orig:82 data ] [82])
  name: dataSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -132 [0xffffffffffffff7c])) [87 dataSize+0 S4 A8])
  name: summary
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -144 [0xffffffffffffff70])) [88 summary+0 S8 A8])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -152 [0xffffffffffffff68])) [89 constant+0 S8 A8])
  name: mean.1166
    offset 0
      (reg/v:DF 22 xmm1 [orig:287 mean.1166 ] [287])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:285 i ] [285])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [85 x+0 S8 A8])


Basic block 62:
IN:
Stack adjustment: 160
Reg 2: i+0
Reg 22: mean.1166+0
Reg 42: data+0
Reg 43: perc+0
Variables:
  name: mad
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -128 [0xffffffffffffff80])) [86 mad+0 S8 A8])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [85 x+0 S8 A8])
  name: data
    offset 0
      (reg/v/f:DI 42 r13 [orig:82 data ] [82])
  name: dataSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -132 [0xffffffffffffff7c])) [87 dataSize+0 S4 A8])
  name: summary
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -144 [0xffffffffffffff70])) [88 summary+0 S8 A8])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -152 [0xffffffffffffff68])) [89 constant+0 S8 A8])
  name: mean.1166
    offset 0
      (reg/v:DF 22 xmm1 [orig:287 mean.1166 ] [287])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:285 i ] [285])
  name: perc
    offset 0
      (reg/v/f:DI 43 r14 [orig:74 perc ] [74])

OUT:
Stack adjustment: 160
Reg 2: i+0
Reg 22: mean.1166+0
Reg 42: data+0
Reg 43: perc+0
Variables:
  name: mad
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -128 [0xffffffffffffff80])) [86 mad+0 S8 A8])
  name: perc
    offset 0
      (reg/v/f:DI 43 r14 [orig:74 perc ] [74])
  name: data
    offset 0
      (reg/v/f:DI 42 r13 [orig:82 data ] [82])
  name: dataSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -132 [0xffffffffffffff7c])) [87 dataSize+0 S4 A8])
  name: summary
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -144 [0xffffffffffffff70])) [88 summary+0 S8 A8])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -152 [0xffffffffffffff68])) [89 constant+0 S8 A8])
  name: mean.1166
    offset 0
      (reg/v:DF 22 xmm1 [orig:287 mean.1166 ] [287])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:285 i ] [285])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [85 x+0 S8 A8])


Basic block 63:
IN:
Stack adjustment: 160
Reg 2: i+0
Reg 22: mean.1166+0
Reg 42: data+0
Reg 43: perc+0
Variables:
  name: mad
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -128 [0xffffffffffffff80])) [86 mad+0 S8 A8])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [85 x+0 S8 A8])
  name: data
    offset 0
      (reg/v/f:DI 42 r13 [orig:82 data ] [82])
  name: dataSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -132 [0xffffffffffffff7c])) [87 dataSize+0 S4 A8])
  name: summary
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -144 [0xffffffffffffff70])) [88 summary+0 S8 A8])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -152 [0xffffffffffffff68])) [89 constant+0 S8 A8])
  name: mean.1166
    offset 0
      (reg/v:DF 22 xmm1 [orig:287 mean.1166 ] [287])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:285 i ] [285])
  name: perc
    offset 0
      (reg/v/f:DI 43 r14 [orig:74 perc ] [74])

OUT:
Stack adjustment: 160
Reg 2: i+0
Reg 22: mean.1166+0
Reg 42: data+0
Reg 43: perc+0
Variables:
  name: mad
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -128 [0xffffffffffffff80])) [86 mad+0 S8 A8])
  name: perc
    offset 0
      (reg/v/f:DI 43 r14 [orig:74 perc ] [74])
  name: data
    offset 0
      (reg/v/f:DI 42 r13 [orig:82 data ] [82])
  name: dataSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -132 [0xffffffffffffff7c])) [87 dataSize+0 S4 A8])
  name: summary
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -144 [0xffffffffffffff70])) [88 summary+0 S8 A8])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -152 [0xffffffffffffff68])) [89 constant+0 S8 A8])
  name: mean.1166
    offset 0
      (reg/v:DF 22 xmm1 [orig:287 mean.1166 ] [287])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:285 i ] [285])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [85 x+0 S8 A8])


Basic block 64:
IN:
Stack adjustment: 160
Reg 2: i+0
Reg 22: mean.1166+0
Reg 42: data+0
Reg 43: perc+0
Variables:
  name: mad
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -128 [0xffffffffffffff80])) [86 mad+0 S8 A8])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [85 x+0 S8 A8])
  name: data
    offset 0
      (reg/v/f:DI 42 r13 [orig:82 data ] [82])
  name: dataSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -132 [0xffffffffffffff7c])) [87 dataSize+0 S4 A8])
  name: summary
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -144 [0xffffffffffffff70])) [88 summary+0 S8 A8])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -152 [0xffffffffffffff68])) [89 constant+0 S8 A8])
  name: mean.1166
    offset 0
      (reg/v:DF 22 xmm1 [orig:287 mean.1166 ] [287])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:285 i ] [285])
  name: perc
    offset 0
      (reg/v/f:DI 43 r14 [orig:74 perc ] [74])

OUT:
Stack adjustment: 160
Reg 2: i+0
Reg 22: mean.1166+0
Reg 42: data+0
Reg 43: perc+0
Variables:
  name: mad
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -128 [0xffffffffffffff80])) [86 mad+0 S8 A8])
  name: perc
    offset 0
      (reg/v/f:DI 43 r14 [orig:74 perc ] [74])
  name: data
    offset 0
      (reg/v/f:DI 42 r13 [orig:82 data ] [82])
  name: dataSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -132 [0xffffffffffffff7c])) [87 dataSize+0 S4 A8])
  name: summary
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -144 [0xffffffffffffff70])) [88 summary+0 S8 A8])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -152 [0xffffffffffffff68])) [89 constant+0 S8 A8])
  name: mean.1166
    offset 0
      (reg/v:DF 22 xmm1 [orig:287 mean.1166 ] [287])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:285 i ] [285])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [85 x+0 S8 A8])


Basic block 65:
IN:
Stack adjustment: 160
Reg 2: i+0
Reg 22: mean.1166+0
Reg 42: data+0
Reg 43: perc+0
Variables:
  name: mad
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -128 [0xffffffffffffff80])) [86 mad+0 S8 A8])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [85 x+0 S8 A8])
  name: data
    offset 0
      (reg/v/f:DI 42 r13 [orig:82 data ] [82])
  name: dataSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -132 [0xffffffffffffff7c])) [87 dataSize+0 S4 A8])
  name: summary
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -144 [0xffffffffffffff70])) [88 summary+0 S8 A8])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -152 [0xffffffffffffff68])) [89 constant+0 S8 A8])
  name: mean.1166
    offset 0
      (reg/v:DF 22 xmm1 [orig:287 mean.1166 ] [287])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:285 i ] [285])
  name: perc
    offset 0
      (reg/v/f:DI 43 r14 [orig:74 perc ] [74])

OUT:
Stack adjustment: 160
Reg 2: i+0
Reg 22: mean.1166+0
Reg 42: data+0
Reg 43: perc+0
Variables:
  name: mad
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -128 [0xffffffffffffff80])) [86 mad+0 S8 A8])
  name: perc
    offset 0
      (reg/v/f:DI 43 r14 [orig:74 perc ] [74])
  name: data
    offset 0
      (reg/v/f:DI 42 r13 [orig:82 data ] [82])
  name: dataSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -132 [0xffffffffffffff7c])) [87 dataSize+0 S4 A8])
  name: summary
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -144 [0xffffffffffffff70])) [88 summary+0 S8 A8])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -152 [0xffffffffffffff68])) [89 constant+0 S8 A8])
  name: mean.1166
    offset 0
      (reg/v:DF 22 xmm1 [orig:287 mean.1166 ] [287])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:285 i ] [285])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [85 x+0 S8 A8])


Basic block 66:
IN:
Stack adjustment: 160
Reg 2: i+0
Reg 22: mean.1166+0
Reg 42: data+0
Reg 43: perc+0
Variables:
  name: mad
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -128 [0xffffffffffffff80])) [86 mad+0 S8 A8])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [85 x+0 S8 A8])
  name: data
    offset 0
      (reg/v/f:DI 42 r13 [orig:82 data ] [82])
  name: dataSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -132 [0xffffffffffffff7c])) [87 dataSize+0 S4 A8])
  name: summary
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -144 [0xffffffffffffff70])) [88 summary+0 S8 A8])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -152 [0xffffffffffffff68])) [89 constant+0 S8 A8])
  name: mean.1166
    offset 0
      (reg/v:DF 22 xmm1 [orig:287 mean.1166 ] [287])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:285 i ] [285])
  name: perc
    offset 0
      (reg/v/f:DI 43 r14 [orig:74 perc ] [74])

OUT:
Stack adjustment: 160
Reg 2: i+0
Reg 22: mean.1166+0
Reg 42: data+0
Reg 43: perc+0
Variables:
  name: mad
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -128 [0xffffffffffffff80])) [86 mad+0 S8 A8])
  name: perc
    offset 0
      (reg/v/f:DI 43 r14 [orig:74 perc ] [74])
  name: data
    offset 0
      (reg/v/f:DI 42 r13 [orig:82 data ] [82])
  name: dataSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -132 [0xffffffffffffff7c])) [87 dataSize+0 S4 A8])
  name: summary
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -144 [0xffffffffffffff70])) [88 summary+0 S8 A8])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -152 [0xffffffffffffff68])) [89 constant+0 S8 A8])
  name: mean.1166
    offset 0
      (reg/v:DF 22 xmm1 [orig:287 mean.1166 ] [287])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:285 i ] [285])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [85 x+0 S8 A8])


Basic block 67:
IN:
Stack adjustment: 160
Reg 2: i+0
Reg 22: mean.1166+0
Reg 42: data+0
Reg 43: perc+0
Variables:
  name: mad
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -128 [0xffffffffffffff80])) [86 mad+0 S8 A8])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [85 x+0 S8 A8])
  name: data
    offset 0
      (reg/v/f:DI 42 r13 [orig:82 data ] [82])
  name: dataSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -132 [0xffffffffffffff7c])) [87 dataSize+0 S4 A8])
  name: summary
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -144 [0xffffffffffffff70])) [88 summary+0 S8 A8])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -152 [0xffffffffffffff68])) [89 constant+0 S8 A8])
  name: mean.1166
    offset 0
      (reg/v:DF 22 xmm1 [orig:287 mean.1166 ] [287])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:285 i ] [285])
  name: perc
    offset 0
      (reg/v/f:DI 43 r14 [orig:74 perc ] [74])

OUT:
Stack adjustment: 160
Reg 22: mean.1166+0
Reg 42: data+0
Reg 43: perc+0
Variables:
  name: mad
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -128 [0xffffffffffffff80])) [86 mad+0 S8 A8])
  name: perc
    offset 0
      (reg/v/f:DI 43 r14 [orig:74 perc ] [74])
  name: data
    offset 0
      (reg/v/f:DI 42 r13 [orig:82 data ] [82])
  name: dataSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -132 [0xffffffffffffff7c])) [87 dataSize+0 S4 A8])
  name: summary
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -144 [0xffffffffffffff70])) [88 summary+0 S8 A8])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -152 [0xffffffffffffff68])) [89 constant+0 S8 A8])
  name: mean.1166
    offset 0
      (reg/v:DF 22 xmm1 [orig:287 mean.1166 ] [287])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [85 x+0 S8 A8])


Basic block 68:
IN:
Stack adjustment: 160
Reg 2: i+0
Reg 22: mean.1166+0
Reg 42: data+0
Reg 43: perc+0
Variables:
  name: mad
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -128 [0xffffffffffffff80])) [86 mad+0 S8 A8])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [85 x+0 S8 A8])
  name: data
    offset 0
      (reg/v/f:DI 42 r13 [orig:82 data ] [82])
  name: dataSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -132 [0xffffffffffffff7c])) [87 dataSize+0 S4 A8])
  name: summary
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -144 [0xffffffffffffff70])) [88 summary+0 S8 A8])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -152 [0xffffffffffffff68])) [89 constant+0 S8 A8])
  name: mean.1166
    offset 0
      (reg/v:DF 22 xmm1 [orig:287 mean.1166 ] [287])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:285 i ] [285])
  name: perc
    offset 0
      (reg/v/f:DI 43 r14 [orig:74 perc ] [74])

OUT:
Stack adjustment: 160
Reg 2: i+0
Reg 22: mean.1166+0
Reg 42: data+0
Reg 43: perc+0
Variables:
  name: mad
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -128 [0xffffffffffffff80])) [86 mad+0 S8 A8])
  name: perc
    offset 0
      (reg/v/f:DI 43 r14 [orig:74 perc ] [74])
  name: data
    offset 0
      (reg/v/f:DI 42 r13 [orig:82 data ] [82])
  name: dataSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -132 [0xffffffffffffff7c])) [87 dataSize+0 S4 A8])
  name: summary
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -144 [0xffffffffffffff70])) [88 summary+0 S8 A8])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -152 [0xffffffffffffff68])) [89 constant+0 S8 A8])
  name: mean.1166
    offset 0
      (reg/v:DF 22 xmm1 [orig:287 mean.1166 ] [287])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:285 i ] [285])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [85 x+0 S8 A8])


Basic block 69:
IN:
Stack adjustment: 160
Reg 2: i+0
Reg 22: mean.1166+0
Reg 42: data+0
Reg 43: perc+0
Variables:
  name: mad
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -128 [0xffffffffffffff80])) [86 mad+0 S8 A8])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [85 x+0 S8 A8])
  name: data
    offset 0
      (reg/v/f:DI 42 r13 [orig:82 data ] [82])
  name: dataSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -132 [0xffffffffffffff7c])) [87 dataSize+0 S4 A8])
  name: summary
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -144 [0xffffffffffffff70])) [88 summary+0 S8 A8])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -152 [0xffffffffffffff68])) [89 constant+0 S8 A8])
  name: mean.1166
    offset 0
      (reg/v:DF 22 xmm1 [orig:287 mean.1166 ] [287])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:285 i ] [285])
  name: perc
    offset 0
      (reg/v/f:DI 43 r14 [orig:74 perc ] [74])

OUT:
Stack adjustment: 160
Reg 2: i+0
Reg 22: mean.1166+0
Reg 42: data+0
Reg 43: perc+0
Variables:
  name: mad
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -128 [0xffffffffffffff80])) [86 mad+0 S8 A8])
  name: perc
    offset 0
      (reg/v/f:DI 43 r14 [orig:74 perc ] [74])
  name: data
    offset 0
      (reg/v/f:DI 42 r13 [orig:82 data ] [82])
  name: dataSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -132 [0xffffffffffffff7c])) [87 dataSize+0 S4 A8])
  name: summary
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -144 [0xffffffffffffff70])) [88 summary+0 S8 A8])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -152 [0xffffffffffffff68])) [89 constant+0 S8 A8])
  name: mean.1166
    offset 0
      (reg/v:DF 22 xmm1 [orig:287 mean.1166 ] [287])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:285 i ] [285])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [85 x+0 S8 A8])


Basic block 70:
IN:
Stack adjustment: 160
Reg 2: i+0
Reg 22: mean.1166+0
Reg 42: data+0
Reg 43: perc+0
Variables:
  name: mad
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -128 [0xffffffffffffff80])) [86 mad+0 S8 A8])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [85 x+0 S8 A8])
  name: data
    offset 0
      (reg/v/f:DI 42 r13 [orig:82 data ] [82])
  name: dataSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -132 [0xffffffffffffff7c])) [87 dataSize+0 S4 A8])
  name: summary
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -144 [0xffffffffffffff70])) [88 summary+0 S8 A8])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -152 [0xffffffffffffff68])) [89 constant+0 S8 A8])
  name: mean.1166
    offset 0
      (reg/v:DF 22 xmm1 [orig:287 mean.1166 ] [287])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:285 i ] [285])
  name: perc
    offset 0
      (reg/v/f:DI 43 r14 [orig:74 perc ] [74])

OUT:
Stack adjustment: 160
Reg 2: i+0
Reg 22: mean.1166+0
Reg 42: data+0
Reg 43: perc+0
Variables:
  name: mad
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -128 [0xffffffffffffff80])) [86 mad+0 S8 A8])
  name: perc
    offset 0
      (reg/v/f:DI 43 r14 [orig:74 perc ] [74])
  name: data
    offset 0
      (reg/v/f:DI 42 r13 [orig:82 data ] [82])
  name: dataSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -132 [0xffffffffffffff7c])) [87 dataSize+0 S4 A8])
  name: summary
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -144 [0xffffffffffffff70])) [88 summary+0 S8 A8])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -152 [0xffffffffffffff68])) [89 constant+0 S8 A8])
  name: mean.1166
    offset 0
      (reg/v:DF 22 xmm1 [orig:287 mean.1166 ] [287])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:285 i ] [285])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [85 x+0 S8 A8])


Basic block 71:
IN:
Stack adjustment: 160
Reg 2: i+0
Reg 22: mean.1166+0
Reg 42: data+0
Reg 43: perc+0
Variables:
  name: mad
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -128 [0xffffffffffffff80])) [86 mad+0 S8 A8])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [85 x+0 S8 A8])
  name: data
    offset 0
      (reg/v/f:DI 42 r13 [orig:82 data ] [82])
  name: dataSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -132 [0xffffffffffffff7c])) [87 dataSize+0 S4 A8])
  name: summary
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -144 [0xffffffffffffff70])) [88 summary+0 S8 A8])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -152 [0xffffffffffffff68])) [89 constant+0 S8 A8])
  name: mean.1166
    offset 0
      (reg/v:DF 22 xmm1 [orig:287 mean.1166 ] [287])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:285 i ] [285])
  name: perc
    offset 0
      (reg/v/f:DI 43 r14 [orig:74 perc ] [74])

OUT:
Stack adjustment: 160
Reg 2: i+0
Reg 22: mean.1166+0
Reg 42: data+0
Reg 43: perc+0
Variables:
  name: mad
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -128 [0xffffffffffffff80])) [86 mad+0 S8 A8])
  name: perc
    offset 0
      (reg/v/f:DI 43 r14 [orig:74 perc ] [74])
  name: data
    offset 0
      (reg/v/f:DI 42 r13 [orig:82 data ] [82])
  name: dataSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -132 [0xffffffffffffff7c])) [87 dataSize+0 S4 A8])
  name: summary
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -144 [0xffffffffffffff70])) [88 summary+0 S8 A8])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -152 [0xffffffffffffff68])) [89 constant+0 S8 A8])
  name: mean.1166
    offset 0
      (reg/v:DF 22 xmm1 [orig:287 mean.1166 ] [287])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:285 i ] [285])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [85 x+0 S8 A8])


Basic block 72:
IN:
Stack adjustment: 160
Reg 2: i+0
Reg 22: mean.1166+0
Reg 42: data+0
Reg 43: perc+0
Variables:
  name: mad
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -128 [0xffffffffffffff80])) [86 mad+0 S8 A8])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [85 x+0 S8 A8])
  name: data
    offset 0
      (reg/v/f:DI 42 r13 [orig:82 data ] [82])
  name: dataSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -132 [0xffffffffffffff7c])) [87 dataSize+0 S4 A8])
  name: summary
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -144 [0xffffffffffffff70])) [88 summary+0 S8 A8])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -152 [0xffffffffffffff68])) [89 constant+0 S8 A8])
  name: mean.1166
    offset 0
      (reg/v:DF 22 xmm1 [orig:287 mean.1166 ] [287])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:285 i ] [285])
  name: perc
    offset 0
      (reg/v/f:DI 43 r14 [orig:74 perc ] [74])

OUT:
Stack adjustment: 160
Reg 2: i+0
Reg 22: mean.1166+0
Reg 42: data+0
Reg 43: perc+0
Variables:
  name: mad
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -128 [0xffffffffffffff80])) [86 mad+0 S8 A8])
  name: perc
    offset 0
      (reg/v/f:DI 43 r14 [orig:74 perc ] [74])
  name: data
    offset 0
      (reg/v/f:DI 42 r13 [orig:82 data ] [82])
  name: dataSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -132 [0xffffffffffffff7c])) [87 dataSize+0 S4 A8])
  name: summary
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -144 [0xffffffffffffff70])) [88 summary+0 S8 A8])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -152 [0xffffffffffffff68])) [89 constant+0 S8 A8])
  name: mean.1166
    offset 0
      (reg/v:DF 22 xmm1 [orig:287 mean.1166 ] [287])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:285 i ] [285])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [85 x+0 S8 A8])


Basic block 73:
IN:
Stack adjustment: 160
Reg 2: i+0
Reg 22: mean.1166+0
Reg 42: data+0
Reg 43: perc+0
Variables:
  name: mad
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -128 [0xffffffffffffff80])) [86 mad+0 S8 A8])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [85 x+0 S8 A8])
  name: data
    offset 0
      (reg/v/f:DI 42 r13 [orig:82 data ] [82])
  name: dataSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -132 [0xffffffffffffff7c])) [87 dataSize+0 S4 A8])
  name: summary
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -144 [0xffffffffffffff70])) [88 summary+0 S8 A8])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -152 [0xffffffffffffff68])) [89 constant+0 S8 A8])
  name: mean.1166
    offset 0
      (reg/v:DF 22 xmm1 [orig:287 mean.1166 ] [287])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:285 i ] [285])
  name: perc
    offset 0
      (reg/v/f:DI 43 r14 [orig:74 perc ] [74])

OUT:
Stack adjustment: 160
Reg 2: i+0
Reg 22: mean.1166+0
Reg 42: data+0
Reg 43: perc+0
Variables:
  name: mad
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -128 [0xffffffffffffff80])) [86 mad+0 S8 A8])
  name: perc
    offset 0
      (reg/v/f:DI 43 r14 [orig:74 perc ] [74])
  name: data
    offset 0
      (reg/v/f:DI 42 r13 [orig:82 data ] [82])
  name: dataSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -132 [0xffffffffffffff7c])) [87 dataSize+0 S4 A8])
  name: summary
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -144 [0xffffffffffffff70])) [88 summary+0 S8 A8])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -152 [0xffffffffffffff68])) [89 constant+0 S8 A8])
  name: mean.1166
    offset 0
      (reg/v:DF 22 xmm1 [orig:287 mean.1166 ] [287])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:285 i ] [285])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [85 x+0 S8 A8])


Basic block 74:
IN:
Stack adjustment: 160
Reg 2: i+0
Reg 22: mean.1166+0
Reg 42: data+0
Reg 43: perc+0
Variables:
  name: mad
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -128 [0xffffffffffffff80])) [86 mad+0 S8 A8])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [85 x+0 S8 A8])
  name: data
    offset 0
      (reg/v/f:DI 42 r13 [orig:82 data ] [82])
  name: dataSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -132 [0xffffffffffffff7c])) [87 dataSize+0 S4 A8])
  name: summary
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -144 [0xffffffffffffff70])) [88 summary+0 S8 A8])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -152 [0xffffffffffffff68])) [89 constant+0 S8 A8])
  name: mean.1166
    offset 0
      (reg/v:DF 22 xmm1 [orig:287 mean.1166 ] [287])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:285 i ] [285])
  name: perc
    offset 0
      (reg/v/f:DI 43 r14 [orig:74 perc ] [74])

OUT:
Stack adjustment: 160
Reg 2: i+0
Reg 22: mean.1166+0
Reg 42: data+0
Reg 43: perc+0
Variables:
  name: mad
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -128 [0xffffffffffffff80])) [86 mad+0 S8 A8])
  name: perc
    offset 0
      (reg/v/f:DI 43 r14 [orig:74 perc ] [74])
  name: data
    offset 0
      (reg/v/f:DI 42 r13 [orig:82 data ] [82])
  name: dataSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -132 [0xffffffffffffff7c])) [87 dataSize+0 S4 A8])
  name: summary
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -144 [0xffffffffffffff70])) [88 summary+0 S8 A8])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -152 [0xffffffffffffff68])) [89 constant+0 S8 A8])
  name: mean.1166
    offset 0
      (reg/v:DF 22 xmm1 [orig:287 mean.1166 ] [287])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:285 i ] [285])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [85 x+0 S8 A8])


Basic block 75:
IN:
Stack adjustment: 160
Reg 2: i+0
Reg 22: mean.1166+0
Reg 42: data+0
Reg 43: perc+0
Variables:
  name: mad
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -128 [0xffffffffffffff80])) [86 mad+0 S8 A8])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [85 x+0 S8 A8])
  name: data
    offset 0
      (reg/v/f:DI 42 r13 [orig:82 data ] [82])
  name: dataSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -132 [0xffffffffffffff7c])) [87 dataSize+0 S4 A8])
  name: summary
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -144 [0xffffffffffffff70])) [88 summary+0 S8 A8])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -152 [0xffffffffffffff68])) [89 constant+0 S8 A8])
  name: mean.1166
    offset 0
      (reg/v:DF 22 xmm1 [orig:287 mean.1166 ] [287])
  name: i
    offset 0
      (reg/v:SI 2 cx [orig:285 i ] [285])
  name: perc
    offset 0
      (reg/v/f:DI 43 r14 [orig:74 perc ] [74])

OUT:
Stack adjustment: 8
Variables:
  name: mad
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -128 [0xffffffffffffff80])) [86 mad+0 S8 A8])
  name: dataSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -132 [0xffffffffffffff7c])) [87 dataSize+0 S4 A8])
  name: summary
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -144 [0xffffffffffffff70])) [88 summary+0 S8 A8])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -152 [0xffffffffffffff68])) [89 constant+0 S8 A8])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [85 x+0 S8 A8])


Basic block 76:
IN:
Stack adjustment: 160
Reg 42: data+0
Reg 43: perc+0
Variables:
  name: mad
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -128 [0xffffffffffffff80])) [86 mad+0 S8 A8])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [85 x+0 S8 A8])
  name: data
    offset 0
      (reg/v/f:DI 42 r13 [orig:82 data ] [82])
  name: dataSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -132 [0xffffffffffffff7c])) [87 dataSize+0 S4 A8])
  name: summary
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -144 [0xffffffffffffff70])) [88 summary+0 S8 A8])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -152 [0xffffffffffffff68])) [89 constant+0 S8 A8])
  name: perc
    offset 0
      (reg/v/f:DI 43 r14 [orig:74 perc ] [74])

OUT:
Stack adjustment: 160
Reg 22: mean.1166+0
Reg 42: data+0
Reg 43: perc+0
Variables:
  name: mad
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -128 [0xffffffffffffff80])) [86 mad+0 S8 A8])
  name: perc
    offset 0
      (reg/v/f:DI 43 r14 [orig:74 perc ] [74])
  name: data
    offset 0
      (reg/v/f:DI 42 r13 [orig:82 data ] [82])
  name: dataSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -132 [0xffffffffffffff7c])) [87 dataSize+0 S4 A8])
  name: summary
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -144 [0xffffffffffffff70])) [88 summary+0 S8 A8])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -152 [0xffffffffffffff68])) [89 constant+0 S8 A8])
  name: mean.1166
    offset 0
      (reg/v:DF 22 xmm1 [orig:287 mean.1166 ] [287])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [85 x+0 S8 A8])


Basic block 77:
IN:
Stack adjustment: 160
Reg 41: sample+0
Reg 42: data+0
Variables:
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -152 [0xffffffffffffff68])) [89 constant+0 S8 A8])
  name: dataSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -132 [0xffffffffffffff7c])) [87 dataSize+0 S4 A8])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [85 x+0 S8 A8])
  name: data
    offset 0
      (reg/v/f:DI 42 r13 [orig:82 data ] [82])
  name: summary
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -144 [0xffffffffffffff70])) [88 summary+0 S8 A8])
  name: sample
    offset 0
      (reg/v:SI 41 r12 [orig:85 sample ] [85])

OUT:
Stack adjustment: 160
Reg 41: sample+0
Reg 42: data+0
Reg 43: perc+0
Variables:
  name: data
    offset 0
      (reg/v/f:DI 42 r13 [orig:82 data ] [82])
  name: x
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -120 [0xffffffffffffff88])) [85 x+0 S8 A8])
  name: summary
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -144 [0xffffffffffffff70])) [88 summary+0 S8 A8])
  name: sample
    offset 0
      (reg/v:SI 41 r12 [orig:85 sample ] [85])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -152 [0xffffffffffffff68])) [89 constant+0 S8 A8])
  name: dataSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -132 [0xffffffffffffff7c])) [87 dataSize+0 S4 A8])
  name: perc
    offset 0
      (reg/v/f:DI 43 r14 [orig:74 perc ] [74])


Basic block 78:
IN:
Stack adjustment: 160
Reg 41: xLen+0 sample+0
Reg 42: data+0
Reg 43: perc+0
Variables:
  name: data
    offset 0
      (reg/v/f:DI 42 r13 [orig:82 data ] [82])
  name: dataSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -132 [0xffffffffffffff7c])) [87 dataSize+0 S4 A8])
  name: summary
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -144 [0xffffffffffffff70])) [88 summary+0 S8 A8])
  name: sample
    offset 0
      (reg/v:SI 41 r12 [orig:85 sample ] [85])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -152 [0xffffffffffffff68])) [89 constant+0 S8 A8])
  name: xLen
    offset 0
      (reg/v:SI 41 r12 [orig:75 xLen ] [75])
  name: perc
    offset 0
      (reg/v/f:DI 43 r14 [orig:74 perc ] [74])

OUT:
Stack adjustment: 160
Reg 41: sample+0 xLen+0
Reg 42: data+0
Reg 43: perc+0
Variables:
  name: data
    offset 0
      (reg/v/f:DI 42 r13 [orig:82 data ] [82])
  name: dataSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -132 [0xffffffffffffff7c])) [87 dataSize+0 S4 A8])
  name: summary
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -144 [0xffffffffffffff70])) [88 summary+0 S8 A8])
  name: sample
    offset 0
      (reg/v:SI 41 r12 [orig:85 sample ] [85])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -152 [0xffffffffffffff68])) [89 constant+0 S8 A8])
  name: xLen
    offset 0
      (reg/v:SI 41 r12 [orig:75 xLen ] [75])
  name: perc
    offset 0
      (reg/v/f:DI 43 r14 [orig:74 perc ] [74])


Basic block 79:
IN:
Stack adjustment: 160
Reg 41: xLen+0 sample+0
Reg 42: data+0
Reg 43: perc+0
Variables:
  name: data
    offset 0
      (reg/v/f:DI 42 r13 [orig:82 data ] [82])
  name: dataSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -132 [0xffffffffffffff7c])) [87 dataSize+0 S4 A8])
  name: summary
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -144 [0xffffffffffffff70])) [88 summary+0 S8 A8])
  name: sample
    offset 0
      (reg/v:SI 41 r12 [orig:85 sample ] [85])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -152 [0xffffffffffffff68])) [89 constant+0 S8 A8])
  name: xLen
    offset 0
      (reg/v:SI 41 r12 [orig:75 xLen ] [75])
  name: perc
    offset 0
      (reg/v/f:DI 43 r14 [orig:74 perc ] [74])

OUT:
Stack adjustment: 160
Reg 41: sample+0 xLen+0
Reg 42: data+0
Reg 43: perc+0
Variables:
  name: data
    offset 0
      (reg/v/f:DI 42 r13 [orig:82 data ] [82])
  name: dataSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -132 [0xffffffffffffff7c])) [87 dataSize+0 S4 A8])
  name: summary
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -144 [0xffffffffffffff70])) [88 summary+0 S8 A8])
  name: sample
    offset 0
      (reg/v:SI 41 r12 [orig:85 sample ] [85])
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -152 [0xffffffffffffff68])) [89 constant+0 S8 A8])
  name: xLen
    offset 0
      (reg/v:SI 41 r12 [orig:75 xLen ] [75])
  name: perc
    offset 0
      (reg/v/f:DI 43 r14 [orig:74 perc ] [74])


Basic block 80:
IN:
Stack adjustment: 160
Reg 41: sample+0
Reg 42: data+0
Variables:
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -152 [0xffffffffffffff68])) [89 constant+0 S8 A8])
  name: data
    offset 0
      (reg/v/f:DI 42 r13 [orig:82 data ] [82])
  name: dataSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -132 [0xffffffffffffff7c])) [87 dataSize+0 S4 A8])
  name: summary
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -144 [0xffffffffffffff70])) [88 summary+0 S8 A8])
  name: sample
    offset 0
      (reg/v:SI 41 r12 [orig:85 sample ] [85])

OUT:
Stack adjustment: 160
Reg 41: sample+0
Reg 42: data+0
Variables:
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -152 [0xffffffffffffff68])) [89 constant+0 S8 A8])
  name: data
    offset 0
      (reg/v/f:DI 42 r13 [orig:82 data ] [82])
  name: dataSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -132 [0xffffffffffffff7c])) [87 dataSize+0 S4 A8])
  name: summary
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -144 [0xffffffffffffff70])) [88 summary+0 S8 A8])
  name: sample
    offset 0
      (reg/v:SI 41 r12 [orig:85 sample ] [85])


Basic block 81:
IN:
Stack adjustment: 160
Reg 41: sample+0
Reg 42: data+0
Variables:
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -152 [0xffffffffffffff68])) [89 constant+0 S8 A8])
  name: data
    offset 0
      (reg/v/f:DI 42 r13 [orig:82 data ] [82])
  name: dataSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -132 [0xffffffffffffff7c])) [87 dataSize+0 S4 A8])
  name: summary
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -144 [0xffffffffffffff70])) [88 summary+0 S8 A8])
  name: sample
    offset 0
      (reg/v:SI 41 r12 [orig:85 sample ] [85])

OUT:
Stack adjustment: 160
Reg 41: sample+0
Reg 42: data+0
Variables:
  name: constant
    offset 0
      (mem/c:DF (plus:DI (reg/f:DI 16 argp)
        (const_int -152 [0xffffffffffffff68])) [89 constant+0 S8 A8])
  name: data
    offset 0
      (reg/v/f:DI 42 r13 [orig:82 data ] [82])
  name: dataSize
    offset 0
      (mem/c:SI (plus:DI (reg/f:DI 16 argp)
        (const_int -132 [0xffffffffffffff7c])) [87 dataSize+0 S4 A8])
  name: summary
    offset 0
      (mem/c:DI (plus:DI (reg/f:DI 16 argp)
        (const_int -144 [0xffffffffffffff70])) [88 summary+0 S8 A8])
  name: sample
    offset 0
      (reg/v:SI 41 r12 [orig:85 sample ] [85])


82 basic blocks, 130 edges.

Basic block 0 prev -1, next 1, loop_depth 0, count 0, freq 1125, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
Successors:  38 [50.0%]  (can_fallthru) 1 [50.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 7 [sp] 17 [flags] 41 [r12] 42 [r13]

Basic block 1 prev 0, next 2, loop_depth 0, count 0, freq 563, maybe hot.
Predecessors:  0 [50.0%]  (fallthru,can_fallthru)
Successors:  2 [51.2%]  (fallthru,can_fallthru) 39 [48.8%]  (can_fallthru)
Registers live at start: 7 [sp] 17 [flags] 41 [r12] 42 [r13]
Registers live at end: 7 [sp] 41 [r12] 42 [r13]

Basic block 2 prev 1, next 3, loop_depth 0, count 0, freq 288, maybe hot.
Predecessors:  1 [51.2%]  (fallthru,can_fallthru)
Successors:  3 [99.0%]  (fallthru,can_fallthru) 80 [1.0%]  (can_fallthru)
Registers live at start: 7 [sp] 41 [r12] 42 [r13]
Registers live at end: 3 [bx] 7 [sp] 41 [r12] 42 [r13] 43 [r14]

Basic block 3 prev 2, next 4, loop_depth 0, count 0, freq 285, maybe hot.
Predecessors:  2 [99.0%]  (fallthru,can_fallthru)
Successors:  81 [1.0%]  (can_fallthru) 4 [99.0%]  (fallthru,can_fallthru)
Registers live at start: 3 [bx] 7 [sp] 41 [r12] 42 [r13] 43 [r14]
Registers live at end: 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 4 prev 3, next 5, loop_depth 0, count 0, freq 282, maybe hot.
Predecessors:  3 [99.0%]  (fallthru,can_fallthru)
Successors:  5 [90.0%]  (fallthru,can_fallthru) 77 [10.0%]  (can_fallthru)
Registers live at start: 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 5 prev 4, next 6, loop_depth 0, count 0, freq 254, maybe hot.
Predecessors:  4 [90.0%]  (fallthru,can_fallthru)
Successors:  6 [90.0%]  (fallthru,can_fallthru) 21 [10.0%]  (can_fallthru)
Registers live at start: 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 6 prev 5, next 7, loop_depth 0, count 0, freq 196, maybe hot.
Predecessors:  5 [90.0%]  (fallthru,can_fallthru)
Successors:  7 [87.5%]  (fallthru,can_fallthru) 20 [12.5%]  (can_fallthru)
Registers live at start: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 7 prev 6, next 8, loop_depth 0, count 0, freq 191, maybe hot.
Predecessors:  6 [87.5%]  (fallthru,can_fallthru)
Successors:  8 [85.7%]  (fallthru,can_fallthru) 19 [14.3%]  (can_fallthru)
Registers live at start: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 8 prev 7, next 9, loop_depth 0, count 0, freq 183, maybe hot.
Predecessors:  7 [85.7%]  (fallthru,can_fallthru)
Successors:  9 [83.3%]  (fallthru,can_fallthru) 18 [16.7%]  (can_fallthru)
Registers live at start: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 9 prev 8, next 10, loop_depth 0, count 0, freq 172, maybe hot.
Predecessors:  8 [83.3%]  (fallthru,can_fallthru)
Successors:  10 [80.0%]  (fallthru,can_fallthru) 17 [20.0%]  (can_fallthru)
Registers live at start: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 10 prev 9, next 11, loop_depth 0, count 0, freq 153, maybe hot.
Predecessors:  9 [80.0%]  (fallthru,can_fallthru)
Successors:  11 [75.0%]  (fallthru,can_fallthru) 16 [25.0%]  (can_fallthru)
Registers live at start: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 11 prev 10, next 12, loop_depth 0, count 0, freq 115, maybe hot.
Predecessors:  10 [75.0%]  (fallthru,can_fallthru)
Successors:  12 [66.7%]  (fallthru,can_fallthru) 15 [33.3%]  (can_fallthru)
Registers live at start: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 12 prev 11, next 13, loop_depth 0, count 0, freq 229, maybe hot.
Predecessors:  11 [66.7%]  (fallthru,can_fallthru)
Successors:  13 [50.0%]  (fallthru,can_fallthru) 14 [50.0%]  (can_fallthru)
Registers live at start: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Invalid sum of incoming frequencies 77, should be 229

Basic block 13 prev 12, next 14, loop_depth 0, count 0, freq 229, maybe hot.
Predecessors:  12 [50.0%]  (fallthru,can_fallthru)
Successors:  14 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 6 [bp] 7 [sp] 41 [r12] 42 [r13] 44 [r15]
Invalid sum of incoming frequencies 115, should be 229

Basic block 14 prev 13, next 15, loop_depth 0, count 0, freq 229, maybe hot.
Predecessors:  13 [100.0%]  (fallthru,can_fallthru) 12 [50.0%]  (can_fallthru)
Successors:  15 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 6 [bp] 7 [sp] 41 [r12] 42 [r13] 44 [r15]
Registers live at end: 6 [bp] 7 [sp] 41 [r12] 42 [r13] 44 [r15]
Invalid sum of incoming frequencies 344, should be 229

Basic block 15 prev 14, next 16, loop_depth 0, count 0, freq 229, maybe hot.
Predecessors:  14 [100.0%]  (fallthru,can_fallthru) 11 [33.3%]  (can_fallthru)
Successors:  16 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 6 [bp] 7 [sp] 41 [r12] 42 [r13] 44 [r15]
Registers live at end: 6 [bp] 7 [sp] 41 [r12] 42 [r13] 44 [r15]

Basic block 16 prev 15, next 17, loop_depth 0, count 0, freq 229, maybe hot.
Predecessors:  15 [100.0%]  (fallthru,can_fallthru) 10 [25.0%]  (can_fallthru)
Successors:  17 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 6 [bp] 7 [sp] 41 [r12] 42 [r13] 44 [r15]
Registers live at end: 6 [bp] 7 [sp] 41 [r12] 42 [r13] 44 [r15]

Basic block 17 prev 16, next 18, loop_depth 0, count 0, freq 229, maybe hot.
Predecessors:  16 [100.0%]  (fallthru,can_fallthru) 9 [20.0%]  (can_fallthru)
Successors:  18 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 6 [bp] 7 [sp] 41 [r12] 42 [r13] 44 [r15]
Registers live at end: 6 [bp] 7 [sp] 41 [r12] 42 [r13] 44 [r15]

Basic block 18 prev 17, next 19, loop_depth 0, count 0, freq 229, maybe hot.
Predecessors:  17 [100.0%]  (fallthru,can_fallthru) 8 [16.7%]  (can_fallthru)
Successors:  19 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 6 [bp] 7 [sp] 41 [r12] 42 [r13] 44 [r15]
Registers live at end: 6 [bp] 7 [sp] 41 [r12] 42 [r13] 44 [r15]

Basic block 19 prev 18, next 20, loop_depth 0, count 0, freq 229, maybe hot.
Predecessors:  18 [100.0%]  (fallthru,can_fallthru) 7 [14.3%]  (can_fallthru)
Successors:  20 [90.0%]  (fallthru,can_fallthru) 21 [10.0%]  (can_fallthru)
Registers live at start: 6 [bp] 7 [sp] 41 [r12] 42 [r13] 44 [r15]
Registers live at end: 6 [bp] 7 [sp] 41 [r12] 42 [r13] 44 [r15]

Basic block 20 prev 19, next 21, loop_depth 1, count 0, freq 257, maybe hot.
Predecessors:  19 [90.0%]  (fallthru,can_fallthru) 20 [90.0%]  (dfs_back,can_fallthru) 6 [12.5%]  (can_fallthru)
Successors:  20 [90.0%]  (dfs_back,can_fallthru) 21 [10.0%]  (fallthru,can_fallthru,loop_exit)
Registers live at start: 6 [bp] 7 [sp] 41 [r12] 42 [r13] 44 [r15]
Registers live at end: 6 [bp] 7 [sp] 41 [r12] 42 [r13] 44 [r15]
Invalid sum of incoming frequencies 462, should be 257

Basic block 21 prev 20, next 22, loop_depth 0, count 0, freq 254, maybe hot.
Predecessors:  19 [10.0%]  (can_fallthru) 5 [10.0%]  (can_fallthru) 20 [10.0%]  (fallthru,can_fallthru,loop_exit)
Successors:  22 [90.0%]  (fallthru,can_fallthru) 37 [10.0%]  (can_fallthru)
Registers live at start: 7 [sp] 41 [r12] 42 [r13] 44 [r15]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Invalid sum of incoming frequencies 74, should be 254

Basic block 22 prev 21, next 23, loop_depth 0, count 0, freq 196, maybe hot.
Predecessors:  21 [90.0%]  (fallthru,can_fallthru)
Successors:  23 [87.5%]  (fallthru,can_fallthru) 36 [12.5%]  (can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 23 prev 22, next 24, loop_depth 0, count 0, freq 191, maybe hot.
Predecessors:  22 [87.5%]  (fallthru,can_fallthru)
Successors:  24 [85.7%]  (fallthru,can_fallthru) 35 [14.3%]  (can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 24 prev 23, next 25, loop_depth 0, count 0, freq 183, maybe hot.
Predecessors:  23 [85.7%]  (fallthru,can_fallthru)
Successors:  25 [83.3%]  (fallthru,can_fallthru) 34 [16.7%]  (can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 25 prev 24, next 26, loop_depth 0, count 0, freq 172, maybe hot.
Predecessors:  24 [83.3%]  (fallthru,can_fallthru)
Successors:  26 [80.0%]  (fallthru,can_fallthru) 33 [20.0%]  (can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 26 prev 25, next 27, loop_depth 0, count 0, freq 153, maybe hot.
Predecessors:  25 [80.0%]  (fallthru,can_fallthru)
Successors:  27 [75.0%]  (fallthru,can_fallthru) 32 [25.0%]  (can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 27 prev 26, next 28, loop_depth 0, count 0, freq 115, maybe hot.
Predecessors:  26 [75.0%]  (fallthru,can_fallthru)
Successors:  28 [66.7%]  (fallthru,can_fallthru) 31 [33.3%]  (can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 28 prev 27, next 29, loop_depth 0, count 0, freq 229, maybe hot.
Predecessors:  27 [66.7%]  (fallthru,can_fallthru)
Successors:  29 [50.0%]  (fallthru,can_fallthru) 30 [50.0%]  (can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 1 [dx] 2 [cx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Invalid sum of incoming frequencies 77, should be 229

Basic block 29 prev 28, next 30, loop_depth 0, count 0, freq 229, maybe hot.
Predecessors:  28 [50.0%]  (fallthru,can_fallthru)
Successors:  30 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 1 [dx] 2 [cx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Invalid sum of incoming frequencies 115, should be 229

Basic block 30 prev 29, next 31, loop_depth 0, count 0, freq 229, maybe hot.
Predecessors:  29 [100.0%]  (fallthru,can_fallthru) 28 [50.0%]  (can_fallthru)
Successors:  31 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 1 [dx] 2 [cx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Invalid sum of incoming frequencies 344, should be 229

Basic block 31 prev 30, next 32, loop_depth 0, count 0, freq 229, maybe hot.
Predecessors:  30 [100.0%]  (fallthru,can_fallthru) 27 [33.3%]  (can_fallthru)
Successors:  32 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 1 [dx] 2 [cx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 32 prev 31, next 33, loop_depth 0, count 0, freq 229, maybe hot.
Predecessors:  31 [100.0%]  (fallthru,can_fallthru) 26 [25.0%]  (can_fallthru)
Successors:  33 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 1 [dx] 2 [cx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 33 prev 32, next 34, loop_depth 0, count 0, freq 229, maybe hot.
Predecessors:  32 [100.0%]  (fallthru,can_fallthru) 25 [20.0%]  (can_fallthru)
Successors:  34 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 1 [dx] 2 [cx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 34 prev 33, next 35, loop_depth 0, count 0, freq 229, maybe hot.
Predecessors:  33 [100.0%]  (fallthru,can_fallthru) 24 [16.7%]  (can_fallthru)
Successors:  35 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 1 [dx] 2 [cx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 35 prev 34, next 36, loop_depth 0, count 0, freq 229, maybe hot.
Predecessors:  34 [100.0%]  (fallthru,can_fallthru) 23 [14.3%]  (can_fallthru)
Successors:  36 [90.0%]  (fallthru,can_fallthru) 37 [10.0%]  (can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 1 [dx] 2 [cx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 36 prev 35, next 37, loop_depth 1, count 0, freq 257, maybe hot.
Predecessors:  35 [90.0%]  (fallthru,can_fallthru) 36 [90.0%]  (dfs_back,can_fallthru) 22 [12.5%]  (can_fallthru)
Successors:  36 [90.0%]  (dfs_back,can_fallthru) 37 [10.0%]  (fallthru,can_fallthru,loop_exit)
Registers live at start: 1 [dx] 2 [cx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 1 [dx] 2 [cx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Invalid sum of incoming frequencies 462, should be 257

Basic block 37 prev 36, next 38, loop_depth 0, count 0, freq 282, maybe hot.
Predecessors:  36 [10.0%]  (fallthru,can_fallthru,loop_exit) 35 [10.0%]  (can_fallthru) 21 [10.0%]  (can_fallthru) 77 [100.0%] 
Successors:  58 [100.0%] 
Registers live at start: 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 6 [bp] 7 [sp] 42 [r13] 43 [r14]
Invalid sum of incoming frequencies 102, should be 282

Basic block 38 prev 37, next 39, loop_depth 0, count 0, freq 563, maybe hot.
Predecessors:  0 [50.0%]  (can_fallthru)
Successors:  39 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 7 [sp] 42 [r13]
Registers live at end: 7 [sp] 41 [r12] 42 [r13]

Basic block 39 prev 38, next 40, loop_depth 0, count 0, freq 837, maybe hot.
Predecessors:  1 [48.8%]  (can_fallthru) 38 [100.0%]  (fallthru,can_fallthru)
Successors:  78 [1.0%]  (can_fallthru) 40 [99.0%]  (fallthru,can_fallthru)
Registers live at start: 7 [sp] 41 [r12] 42 [r13]
Registers live at end: 3 [bx] 7 [sp] 41 [r12] 42 [r13] 43 [r14]

Basic block 40 prev 39, next 41, loop_depth 0, count 0, freq 829, maybe hot.
Predecessors:  39 [99.0%]  (fallthru,can_fallthru)
Successors:  57 [10.0%]  (can_fallthru) 41 [90.0%]  (fallthru,can_fallthru)
Registers live at start: 3 [bx] 7 [sp] 41 [r12] 42 [r13] 43 [r14]
Registers live at end: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14]

Basic block 41 prev 40, next 42, loop_depth 0, count 0, freq 746, maybe hot.
Predecessors:  40 [90.0%]  (fallthru,can_fallthru)
Successors:  42 [90.0%]  (fallthru,can_fallthru) 57 [10.0%]  (can_fallthru)
Registers live at start: 3 [bx] 7 [sp] 41 [r12] 42 [r13] 43 [r14]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14]

Basic block 42 prev 41, next 43, loop_depth 0, count 0, freq 575, maybe hot.
Predecessors:  41 [90.0%]  (fallthru,can_fallthru)
Successors:  43 [87.5%]  (fallthru,can_fallthru) 56 [12.5%]  (can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14]

Basic block 43 prev 42, next 44, loop_depth 0, count 0, freq 559, maybe hot.
Predecessors:  42 [87.5%]  (fallthru,can_fallthru)
Successors:  44 [85.7%]  (fallthru,can_fallthru) 55 [14.3%]  (can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14]

Basic block 44 prev 43, next 45, loop_depth 0, count 0, freq 537, maybe hot.
Predecessors:  43 [85.7%]  (fallthru,can_fallthru)
Successors:  45 [83.3%]  (fallthru,can_fallthru) 54 [16.7%]  (can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14]

Basic block 45 prev 44, next 46, loop_depth 0, count 0, freq 503, maybe hot.
Predecessors:  44 [83.3%]  (fallthru,can_fallthru)
Successors:  46 [80.0%]  (fallthru,can_fallthru) 53 [20.0%]  (can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14]

Basic block 46 prev 45, next 47, loop_depth 0, count 0, freq 447, maybe hot.
Predecessors:  45 [80.0%]  (fallthru,can_fallthru)
Successors:  47 [75.0%]  (fallthru,can_fallthru) 52 [25.0%]  (can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14]

Basic block 47 prev 46, next 48, loop_depth 0, count 0, freq 336, maybe hot.
Predecessors:  46 [75.0%]  (fallthru,can_fallthru)
Successors:  48 [66.7%]  (fallthru,can_fallthru) 51 [33.3%]  (can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14]

Basic block 48 prev 47, next 49, loop_depth 0, count 0, freq 671, maybe hot.
Predecessors:  47 [66.7%]  (fallthru,can_fallthru)
Successors:  49 [50.0%]  (fallthru,can_fallthru) 50 [50.0%]  (can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14]
Registers live at end: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14]
Invalid sum of incoming frequencies 224, should be 671

Basic block 49 prev 48, next 50, loop_depth 0, count 0, freq 671, maybe hot.
Predecessors:  48 [50.0%]  (fallthru,can_fallthru)
Successors:  50 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14]
Registers live at end: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14]
Invalid sum of incoming frequencies 336, should be 671

Basic block 50 prev 49, next 51, loop_depth 0, count 0, freq 671, maybe hot.
Predecessors:  49 [100.0%]  (fallthru,can_fallthru) 48 [50.0%]  (can_fallthru)
Successors:  51 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14]
Registers live at end: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14]
Invalid sum of incoming frequencies 1007, should be 671

Basic block 51 prev 50, next 52, loop_depth 0, count 0, freq 671, maybe hot.
Predecessors:  50 [100.0%]  (fallthru,can_fallthru) 47 [33.3%]  (can_fallthru)
Successors:  52 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14]
Registers live at end: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14]
Invalid sum of incoming frequencies 783, should be 671

Basic block 52 prev 51, next 53, loop_depth 0, count 0, freq 671, maybe hot.
Predecessors:  51 [100.0%]  (fallthru,can_fallthru) 46 [25.0%]  (can_fallthru)
Successors:  53 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14]
Registers live at end: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14]
Invalid sum of incoming frequencies 783, should be 671

Basic block 53 prev 52, next 54, loop_depth 0, count 0, freq 671, maybe hot.
Predecessors:  52 [100.0%]  (fallthru,can_fallthru) 45 [20.0%]  (can_fallthru)
Successors:  54 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14]
Registers live at end: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14]
Invalid sum of incoming frequencies 772, should be 671

Basic block 54 prev 53, next 55, loop_depth 0, count 0, freq 671, maybe hot.
Predecessors:  53 [100.0%]  (fallthru,can_fallthru) 44 [16.7%]  (can_fallthru)
Successors:  55 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14]
Registers live at end: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14]

Basic block 55 prev 54, next 56, loop_depth 0, count 0, freq 671, maybe hot.
Predecessors:  54 [100.0%]  (fallthru,can_fallthru) 43 [14.3%]  (can_fallthru)
Successors:  56 [90.0%]  (fallthru,can_fallthru) 57 [10.0%]  (can_fallthru)
Registers live at start: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14]
Registers live at end: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14]

Basic block 56 prev 55, next 57, loop_depth 1, count 0, freq 755, maybe hot.
Predecessors:  55 [90.0%]  (fallthru,can_fallthru) 56 [90.0%]  (dfs_back,can_fallthru) 42 [12.5%]  (can_fallthru)
Successors:  56 [90.0%]  (dfs_back,can_fallthru) 57 [10.0%]  (fallthru,can_fallthru,loop_exit)
Registers live at start: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14]
Registers live at end: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14]
Invalid sum of incoming frequencies 1356, should be 755

Basic block 57 prev 56, next 58, loop_depth 0, count 0, freq 829, maybe hot.
Predecessors:  40 [10.0%]  (can_fallthru) 56 [10.0%]  (fallthru,can_fallthru,loop_exit) 41 [10.0%]  (can_fallthru) 55 [10.0%]  (can_fallthru)
Successors:  58 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14]
Registers live at end: 6 [bp] 7 [sp] 42 [r13] 43 [r14]
Invalid sum of incoming frequencies 301, should be 829

Basic block 58 prev 57, next 59, loop_depth 0, count 0, freq 1111, maybe hot.
Predecessors:  57 [100.0%]  (fallthru,can_fallthru) 37 [100.0%] 
Successors:  59 [90.0%]  (fallthru,can_fallthru) 76 [10.0%]  (can_fallthru)
Registers live at start: 6 [bp] 7 [sp] 42 [r13] 43 [r14]
Registers live at end: 7 [sp] 42 [r13] 43 [r14]

Basic block 59 prev 58, next 60, loop_depth 0, count 0, freq 1000, maybe hot.
Predecessors:  58 [90.0%]  (fallthru,can_fallthru)
Successors:  60 [90.0%]  (fallthru,can_fallthru) 75 [10.0%]  (can_fallthru)
Registers live at start: 7 [sp] 42 [r13] 43 [r14]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 7 [sp] 22 [xmm1] 42 [r13] 43 [r14]

Basic block 60 prev 59, next 61, loop_depth 0, count 0, freq 771, maybe hot.
Predecessors:  59 [90.0%]  (fallthru,can_fallthru)
Successors:  61 [87.5%]  (fallthru,can_fallthru) 74 [12.5%]  (can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 7 [sp] 22 [xmm1] 42 [r13] 43 [r14]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 7 [sp] 22 [xmm1] 42 [r13] 43 [r14]
Invalid sum of incoming frequencies 900, should be 771

Basic block 61 prev 60, next 62, loop_depth 0, count 0, freq 750, maybe hot.
Predecessors:  60 [87.5%]  (fallthru,can_fallthru)
Successors:  62 [85.7%]  (fallthru,can_fallthru) 73 [14.3%]  (can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 7 [sp] 22 [xmm1] 42 [r13] 43 [r14]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 7 [sp] 22 [xmm1] 42 [r13] 43 [r14]

Basic block 62 prev 61, next 63, loop_depth 0, count 0, freq 720, maybe hot.
Predecessors:  61 [85.7%]  (fallthru,can_fallthru)
Successors:  63 [83.3%]  (fallthru,can_fallthru) 72 [16.7%]  (can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 7 [sp] 22 [xmm1] 42 [r13] 43 [r14]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 7 [sp] 22 [xmm1] 42 [r13] 43 [r14]

Basic block 63 prev 62, next 64, loop_depth 0, count 0, freq 675, maybe hot.
Predecessors:  62 [83.3%]  (fallthru,can_fallthru)
Successors:  64 [80.0%]  (fallthru,can_fallthru) 71 [20.0%]  (can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 7 [sp] 22 [xmm1] 42 [r13] 43 [r14]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 7 [sp] 22 [xmm1] 42 [r13] 43 [r14]

Basic block 64 prev 63, next 65, loop_depth 0, count 0, freq 600, maybe hot.
Predecessors:  63 [80.0%]  (fallthru,can_fallthru)
Successors:  65 [75.0%]  (fallthru,can_fallthru) 70 [25.0%]  (can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 7 [sp] 22 [xmm1] 42 [r13] 43 [r14]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 7 [sp] 22 [xmm1] 42 [r13] 43 [r14]

Basic block 65 prev 64, next 66, loop_depth 0, count 0, freq 450, maybe hot.
Predecessors:  64 [75.0%]  (fallthru,can_fallthru)
Successors:  66 [66.7%]  (fallthru,can_fallthru) 69 [33.3%]  (can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 7 [sp] 22 [xmm1] 42 [r13] 43 [r14]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 7 [sp] 22 [xmm1] 42 [r13] 43 [r14]

Basic block 66 prev 65, next 67, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  65 [66.7%]  (fallthru,can_fallthru)
Successors:  67 [50.0%]  (fallthru,can_fallthru) 68 [50.0%]  (can_fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 7 [sp] 22 [xmm1] 42 [r13] 43 [r14]
Registers live at end: 0 [ax] 2 [cx] 7 [sp] 22 [xmm1] 42 [r13] 43 [r14]
Invalid sum of incoming frequencies 300, should be 900

Basic block 67 prev 66, next 68, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  66 [50.0%]  (fallthru,can_fallthru)
Successors:  68 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 2 [cx] 7 [sp] 22 [xmm1] 42 [r13] 43 [r14]
Registers live at end: 0 [ax] 2 [cx] 7 [sp] 22 [xmm1] 43 [r14]
Invalid sum of incoming frequencies 450, should be 900

Basic block 68 prev 67, next 69, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  67 [100.0%]  (fallthru,can_fallthru) 66 [50.0%]  (can_fallthru)
Successors:  69 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 0 [ax] 2 [cx] 7 [sp] 22 [xmm1] 43 [r14]
Registers live at end: 0 [ax] 2 [cx] 7 [sp] 22 [xmm1] 43 [r14]
Invalid sum of incoming frequencies 1350, should be 900

Basic block 69 prev 68, next 70, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  68 [100.0%]  (fallthru,can_fallthru) 65 [33.3%]  (can_fallthru)
Successors:  70 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 0 [ax] 2 [cx] 7 [sp] 22 [xmm1] 43 [r14]
Registers live at end: 0 [ax] 2 [cx] 7 [sp] 22 [xmm1] 43 [r14]
Invalid sum of incoming frequencies 1050, should be 900

Basic block 70 prev 69, next 71, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  69 [100.0%]  (fallthru,can_fallthru) 64 [25.0%]  (can_fallthru)
Successors:  71 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 0 [ax] 2 [cx] 7 [sp] 22 [xmm1] 43 [r14]
Registers live at end: 0 [ax] 2 [cx] 7 [sp] 22 [xmm1] 43 [r14]
Invalid sum of incoming frequencies 1050, should be 900

Basic block 71 prev 70, next 72, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  70 [100.0%]  (fallthru,can_fallthru) 63 [20.0%]  (can_fallthru)
Successors:  72 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 0 [ax] 2 [cx] 7 [sp] 22 [xmm1] 43 [r14]
Registers live at end: 0 [ax] 2 [cx] 7 [sp] 22 [xmm1] 43 [r14]
Invalid sum of incoming frequencies 1035, should be 900

Basic block 72 prev 71, next 73, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  71 [100.0%]  (fallthru,can_fallthru) 62 [16.7%]  (can_fallthru)
Successors:  73 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 0 [ax] 2 [cx] 7 [sp] 22 [xmm1] 43 [r14]
Registers live at end: 0 [ax] 2 [cx] 7 [sp] 22 [xmm1] 43 [r14]
Invalid sum of incoming frequencies 1020, should be 900

Basic block 73 prev 72, next 74, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  72 [100.0%]  (fallthru,can_fallthru) 61 [14.3%]  (can_fallthru)
Successors:  74 [90.0%]  (fallthru,can_fallthru) 75 [10.0%]  (can_fallthru)
Registers live at start: 0 [ax] 2 [cx] 7 [sp] 22 [xmm1] 43 [r14]
Registers live at end: 0 [ax] 2 [cx] 7 [sp] 22 [xmm1] 43 [r14]
Invalid sum of incoming frequencies 1007, should be 900

Basic block 74 prev 73, next 75, loop_depth 1, count 0, freq 1013, maybe hot.
Predecessors:  73 [90.0%]  (fallthru,can_fallthru) 74 [90.0%]  (dfs_back,can_fallthru) 60 [12.5%]  (can_fallthru)
Successors:  74 [90.0%]  (dfs_back,can_fallthru) 75 [10.0%]  (fallthru,can_fallthru,loop_exit)
Registers live at start: 0 [ax] 2 [cx] 7 [sp] 22 [xmm1] 43 [r14]
Registers live at end: 0 [ax] 2 [cx] 7 [sp] 22 [xmm1] 43 [r14]
Invalid sum of incoming frequencies 1818, should be 1013

Basic block 75 prev 74, next 76, loop_depth 0, count 0, freq 1111, maybe hot.
Predecessors:  73 [10.0%]  (can_fallthru) 74 [10.0%]  (fallthru,can_fallthru,loop_exit) 59 [10.0%]  (can_fallthru) 76 [100.0%] 
Successors:  EXIT [100.0%] 
Registers live at start: 7 [sp] 22 [xmm1] 43 [r14]
Registers live at end: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Invalid sum of incoming frequencies 402, should be 1111

Basic block 76 prev 75, next 77, loop_depth 0, count 0, freq 111, maybe hot.
Predecessors:  58 [10.0%]  (can_fallthru)
Successors:  75 [100.0%] 
Registers live at start: 7 [sp] 43 [r14]
Registers live at end: 7 [sp] 22 [xmm1] 43 [r14]

Basic block 77 prev 76, next 78, loop_depth 0, count 0, freq 28, maybe hot.
Predecessors:  4 [10.0%]  (can_fallthru)
Successors:  37 [100.0%] 
Registers live at start: 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 78 prev 77, next 79, loop_depth 0, count 0, freq 8.
Predecessors:  39 [1.0%]  (can_fallthru)
Successors:  79 [100.0%]  (fallthru,can_fallthru)
Registers live at start: 7 [sp]
Registers live at end: 2 [cx] 7 [sp]

Basic block 79 prev 78, next 80, loop_depth 0, count 0, freq 14, maybe hot.
Predecessors:  80 [100.0%]  78 [100.0%]  (fallthru,can_fallthru) 81 [100.0%] 
Successors: 
Registers live at start: 2 [cx] 7 [sp]
Registers live at end: 7 [sp]

Basic block 80 prev 79, next 81, loop_depth 0, count 0, freq 3.
Predecessors:  2 [1.0%]  (can_fallthru)
Successors:  79 [100.0%] 
Registers live at start: 7 [sp]
Registers live at end: 2 [cx] 7 [sp]

Basic block 81 prev 80, next -2, loop_depth 0, count 0, freq 3.
Predecessors:  3 [1.0%]  (can_fallthru)
Successors:  79 [100.0%] 
Registers live at start: 7 [sp]
Registers live at end: 2 [cx] 7 [sp]

(note:HI 1 0 1992 ("./CppStatUtilities.cc") 69)

(note 1992 1 1993 0 ( data (expr_list:REG_DEP_TRUE (reg:DI 5 di [ data ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 1993 1992 1994 0 ( dataSize (expr_list:REG_DEP_TRUE (reg:SI 4 si [ dataSize ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 1994 1993 1995 0 ( summary (expr_list:REG_DEP_TRUE (reg:DI 1 dx [ summary ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 1995 1994 1996 0 ( sample (expr_list:REG_DEP_TRUE (reg:SI 2 cx [ sample ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 1996 1995 10 0 ( constant (expr_list:REG_DEP_TRUE (reg:DF 21 xmm0 [ constant ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 0, registers live: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note:HI 10 1996 8 0 [bb 0] NOTE_INSN_BASIC_BLOCK)

(note:HI 8 10 1897 0 NOTE_INSN_FUNCTION_BEG)

(insn/f:TI 1897 8 1898 0 ./CppStatUtilities.cc:69 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0 S8 A8])
        (reg:DI 44 r15)) 74 {*pushdi2_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 44 r15)
        (nil)))

(insn/f:TI 1898 1897 1899 0 ./CppStatUtilities.cc:69 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0 S8 A8])
        (reg:DI 43 r14)) 74 {*pushdi2_rex64} (insn_list:REG_DEP_TRUE 1897 (nil))
    (expr_list:REG_DEAD (reg:DI 43 r14)
        (nil)))

(insn/f:TI 1899 1898 3 0 ./CppStatUtilities.cc:69 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0 S8 A8])
        (reg:DI 42 r13)) 74 {*pushdi2_rex64} (insn_list:REG_DEP_TRUE 1897 (insn_list:REG_DEP_TRUE 1898 (nil)))
    (expr_list:REG_DEAD (reg:DI 42 r13)
        (nil)))

(insn 3 1899 1900 0 ./CppStatUtilities.cc:69 (set (reg/v/f:DI 42 r13 [orig:82 data ] [82])
        (reg:DI 5 di [ data ])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 1899 (nil))
    (expr_list:REG_DEAD (reg:DI 5 di [ data ])
        (nil)))

(insn/f:TI 1900 3 6 0 ./CppStatUtilities.cc:69 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0 S8 A8])
        (reg:DI 41 r12)) 74 {*pushdi2_rex64} (insn_list:REG_DEP_TRUE 1897 (insn_list:REG_DEP_TRUE 1898 (insn_list:REG_DEP_TRUE 1899 (nil))))
    (expr_list:REG_DEAD (reg:DI 41 r12)
        (nil)))

(insn 6 1900 1901 0 ./CppStatUtilities.cc:69 (set (reg/v:SI 41 r12 [orig:85 sample ] [85])
        (reg:SI 2 cx [ sample ])) 40 {*movsi_1} (insn_list:REG_DEP_ANTI 1900 (nil))
    (nil))

(insn/f:TI 1901 6 1902 0 ./CppStatUtilities.cc:69 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0 S8 A8])
        (reg:DI 6 bp)) 74 {*pushdi2_rex64} (insn_list:REG_DEP_TRUE 1897 (insn_list:REG_DEP_TRUE 1898 (insn_list:REG_DEP_TRUE 1899 (insn_list:REG_DEP_TRUE 1900 (nil)))))
    (expr_list:REG_DEAD (reg:DI 6 bp)
        (nil)))

(insn/f:TI 1902 1901 1903 0 ./CppStatUtilities.cc:69 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0 S8 A8])
        (reg:DI 3 bx)) 74 {*pushdi2_rex64} (insn_list:REG_DEP_TRUE 1897 (insn_list:REG_DEP_TRUE 1898 (insn_list:REG_DEP_TRUE 1899 (insn_list:REG_DEP_TRUE 1900 (insn_list:REG_DEP_TRUE 1901 (nil))))))
    (expr_list:REG_DEAD (reg:DI 3 bx)
        (nil)))

(insn/f:TI 1903 1902 1904 0 ./CppStatUtilities.cc:69 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int -104 [0xffffffffffffff98])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) 762 {pro_epilogue_adjust_stack_rex64} (insn_list:REG_DEP_TRUE 1897 (insn_list:REG_DEP_TRUE 1898 (insn_list:REG_DEP_TRUE 1899 (insn_list:REG_DEP_TRUE 1900 (insn_list:REG_DEP_TRUE 1901 (insn_list:REG_DEP_TRUE 1902 (nil)))))))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(note 1904 1903 12 0 NOTE_INSN_PROLOGUE_END)

(note:HI 12 1904 13 0 ("./CppStatUtilities.cc") 72)

(insn 13 12 1997 0 ./CppStatUtilities.cc:72 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 2 cx [orig:85 sample ] [85])
            (reg:SI 4 si))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_OUTPUT 1903 (nil))
    (expr_list:REG_DEAD (reg:SI 2 cx [orig:85 sample ] [85])
        (nil)))

(note 1997 13 1958 0 ( dataSize (nil)) NOTE_INSN_VAR_LOCATION)

(note 1958 1997 4 0 ("./CppStatUtilities.cc") 69)

(insn:TI 4 1958 1998 0 ./CppStatUtilities.cc:69 (set (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                (const_int 28 [0x1c])) [87 dataSize+0 S4 A8])
        (reg:SI 4 si [ dataSize ])) 40 {*movsi_1} (insn_list:REG_DEP_TRUE 1903 (nil))
    (expr_list:REG_DEAD (reg:SI 4 si [ dataSize ])
        (nil)))

(note 1998 4 5 0 ( dataSize (expr_list:REG_DEP_TRUE (reg:SI 4 si [ dataSize ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn 5 1998 7 0 ./CppStatUtilities.cc:69 (set (mem/f/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 16 [0x10])) [88 summary+0 S8 A8])
        (reg:DI 1 dx [ summary ])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 1903 (nil))
    (expr_list:REG_DEAD (reg:DI 1 dx [ summary ])
        (nil)))

(insn 7 5 1959 0 ./CppStatUtilities.cc:69 (set (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])) [89 constant+0 S8 A8])
        (reg:DF 21 xmm0 [ constant ])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 1903 (nil))
    (expr_list:REG_DEAD (reg:DF 21 xmm0 [ constant ])
        (nil)))

(note 1959 7 14 0 ("./CppStatUtilities.cc") 72)

(jump_insn:TI 14 1959 17 0 ./CppStatUtilities.cc:72 (set (pc)
        (if_then_else (gt (reg:CC 17 flags)
                (const_int 0 [0x0]))
            (label_ref 282)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 3 (insn_list:REG_DEP_ANTI 6 (insn_list:REG_DEP_TRUE 13 (insn_list:REG_DEP_ANTI 1897 (insn_list:REG_DEP_ANTI 1898 (insn_list:REG_DEP_ANTI 1899 (insn_list:REG_DEP_ANTI 1900 (insn_list:REG_DEP_ANTI 1901 (insn_list:REG_DEP_ANTI 1902 (insn_list:REG_DEP_ANTI 1903 (insn_list:REG_DEP_ANTI 4 (insn_list:REG_DEP_ANTI 5 (insn_list:REG_DEP_ANTI 7 (nil))))))))))))))
    (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 0, registers live:
 7 [sp] 17 [flags] 41 [r12] 42 [r13]

(note:HI 17 14 1999 ("./CppStatUtilities.cc") 74)

(note 1999 17 2000 1 ( data (expr_list:REG_DEP_TRUE (reg/v/f:DI 42 r13 [orig:82 data ] [82])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 2000 1999 2001 1 ( dataSize (expr_list:REG_DEP_TRUE (mem/c:SI (plus:DI (reg/f:DI 16 argp)
            (const_int -132 [0xffffffffffffff7c])) [87 dataSize+0 S4 A8])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 2001 2000 2002 1 ( summary (expr_list:REG_DEP_TRUE (mem/c:DI (plus:DI (reg/f:DI 16 argp)
            (const_int -144 [0xffffffffffffff70])) [88 summary+0 S8 A8])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 2002 2001 16 1 ( constant (expr_list:REG_DEP_TRUE (mem/c:DF (plus:DI (reg/f:DI 16 argp)
            (const_int -152 [0xffffffffffffff68])) [89 constant+0 S8 A8])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 1, registers live: 7 [sp] 17 [flags] 41 [r12] 42 [r13]
(note:HI 16 2002 18 1 [bb 1] NOTE_INSN_BASIC_BLOCK)

(note:HI 18 16 20 1 NOTE_INSN_DELETED)

(note:HI 20 18 22 1 NOTE_INSN_DELETED)

(note:HI 22 20 24 1 NOTE_INSN_DELETED)

(note:HI 24 22 26 1 NOTE_INSN_DELETED)

(note:HI 26 24 1940 1 NOTE_INSN_DELETED)

(insn:TI 1940 26 1938 1 ./CppStatUtilities.cc:74 (set (reg:DI 37 r8)
        (const_int 4607182418800017408 [0x3ff0000000000000])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 1938 1940 1936 1 ./CppStatUtilities.cc:74 (set (reg:DI 5 di)
        (const_int 4602678819172646912 [0x3fe0000000000000])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 1936 1938 1934 1 ./CppStatUtilities.cc:74 (set (reg:DI 4 si)
        (const_int 4598175219545276416 [0x3fd0000000000000])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn:TI 1934 1936 2003 1 ./CppStatUtilities.cc:74 (set (reg:DI 2 cx)
        (const_int 4604930618986332160 [0x3fe8000000000000])) 81 {*movdi_1_rex64} (nil)
    (nil))

(note 2003 1934 1892 1 ( sample (expr_list:REG_DEP_TRUE (reg/v:SI 41 r12 [orig:85 sample ] [85])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn 1892 2003 1941 1 ./CppStatUtilities.cc:74 (set (mem/s:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 48 [0x30])) [3 prob+0 S8 A64])
        (const_int 0 [0x0])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 1941 1892 1939 1 ./CppStatUtilities.cc:74 (set (mem/s:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 56 [0x38])) [3 prob+8 S8 A64])
        (reg:DI 37 r8)) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 1940 (nil))
    (expr_list:REG_DEAD (reg:DI 37 r8)
        (nil)))

(insn:TI 1939 1941 1937 1 ./CppStatUtilities.cc:74 (set (mem/s:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 64 [0x40])) [3 prob+16 S8 A64])
        (reg:DI 5 di)) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 1938 (nil))
    (expr_list:REG_DEAD (reg:DI 5 di)
        (nil)))

(insn 1937 1939 1935 1 ./CppStatUtilities.cc:74 (set (mem/s:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 72 [0x48])) [3 prob+24 S8 A64])
        (reg:DI 4 si)) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 1936 (nil))
    (expr_list:REG_DEAD (reg:DI 4 si)
        (nil)))

(insn:TI 1935 1937 28 1 ./CppStatUtilities.cc:74 (set (mem/s:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 80 [0x50])) [3 prob+32 S8 A64])
        (reg:DI 2 cx)) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 1934 (nil))
    (expr_list:REG_DEAD (reg:DI 2 cx)
        (nil)))

(note:HI 28 1935 30 1 ("./CppStatUtilities.cc") 77)

(jump_insn 30 28 113 1 ./CppStatUtilities.cc:77 (set (pc)
        (if_then_else (eq (reg:CC 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 34)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 1940 (insn_list:REG_DEP_ANTI 1938 (insn_list:REG_DEP_ANTI 1936 (insn_list:REG_DEP_ANTI 1934 (insn_list:REG_DEP_ANTI 1892 (insn_list:REG_DEP_ANTI 1941 (insn_list:REG_DEP_ANTI 1939 (insn_list:REG_DEP_ANTI 1937 (insn_list:REG_DEP_ANTI 1935 (nil))))))))))
    (expr_list:REG_DEAD (reg:CC 17 flags)
        (expr_list:REG_BR_PROB (const_int 4880 [0x1310])
            (nil))))
;; End of basic block 1, registers live:
 7 [sp] 41 [r12] 42 [r13]

;; Start of basic block 2, registers live: 7 [sp] 41 [r12] 42 [r13]
(note:HI 113 30 114 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note:HI 114 113 115 2 ("./CppStatUtilities.cc") 93)

(insn:TI 115 114 1889 2 ./CppStatUtilities.cc:93 (set (reg:DI 0 ax [orig:100 sample ] [100])
        (sign_extend:DI (reg/v:SI 41 r12 [orig:85 sample ] [85]))) 115 {extendsidi2_rex64} (nil)
    (nil))

(insn:TI 1889 115 117 2 ./CppStatUtilities.cc:93 (set (reg:DI 3 bx [orig:81 D.34501 ] [81])
        (mult:DI (reg:DI 0 ax [orig:100 sample ] [100])
            (const_int 8 [0x8]))) 196 {*lea_2_rex64} (insn_list:REG_DEP_TRUE 115 (nil))
    (expr_list:REG_DEAD (reg:DI 0 ax [orig:100 sample ] [100])
        (nil)))

(insn:TI 117 1889 118 2 ./CppStatUtilities.cc:93 (set (reg:DI 5 di [ D.34501 ])
        (reg:DI 3 bx [orig:81 D.34501 ] [81])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 1889 (nil))
    (nil))

(call_insn:TI 118 117 121 2 ./CppStatUtilities.cc:93 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("malloc") [flags 0x41] <function_decl 0x2b5eb3cce100 malloc>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_ANTI 1889 (insn_list:REG_DEP_OUTPUT 115 (insn_list:REG_DEP_TRUE 117 (nil))))
    (expr_list:REG_DEAD (reg:DI 5 di [ D.34501 ])
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di [ D.34501 ]))
        (nil)))

(note:HI 121 118 122 2 ("./CppStatUtilities.cc") 94)

(insn:TI 122 121 1960 2 ./CppStatUtilities.cc:94 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 0 ax [orig:59 ivtmp.1158 ] [59])
            (const_int 0 [0x0]))) 0 {cmpdi_ccno_1_rex64} (insn_list:REG_DEP_TRUE 118 (nil))
    (nil))

(note 1960 122 119 2 ("./CppStatUtilities.cc") 93)

(insn 119 1960 1961 2 ./CppStatUtilities.cc:93 (set (reg/f:DI 43 r14 [orig:59 ivtmp.1158 ] [59])
        (reg:DI 0 ax)) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 118 (nil))
    (expr_list:REG_DEAD (reg:DI 0 ax)
        (expr_list:REG_NOALIAS (reg/f:DI 101)
            (nil))))

(note 1961 119 123 2 ("./CppStatUtilities.cc") 94)

(jump_insn:TI 123 1961 136 2 ./CppStatUtilities.cc:94 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1945)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 115 (insn_list:REG_DEP_ANTI 1889 (insn_list:REG_DEP_ANTI 117 (insn_list:REG_DEP_ANTI 119 (insn_list:REG_DEP_TRUE 122 (insn_list:REG_DEP_ANTI 118 (nil)))))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 100 [0x64])
            (nil))))
;; End of basic block 2, registers live:
 3 [bx] 7 [sp] 41 [r12] 42 [r13] 43 [r14]

;; Start of basic block 3, registers live: 3 [bx] 7 [sp] 41 [r12] 42 [r13] 43 [r14]
(note:HI 136 123 137 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(note:HI 137 136 138 3 ("./CppStatUtilities.cc") 96)

(insn:TI 138 137 139 3 ./CppStatUtilities.cc:96 (set (reg:DI 5 di [ D.34501 ])
        (reg:DI 3 bx [orig:81 D.34501 ] [81])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 3 bx [orig:81 D.34501 ] [81])
        (nil)))

(call_insn:TI 139 138 142 3 ./CppStatUtilities.cc:96 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("malloc") [flags 0x41] <function_decl 0x2b5eb3cce100 malloc>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_TRUE 138 (nil))
    (expr_list:REG_DEAD (reg:DI 5 di [ D.34501 ])
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di [ D.34501 ]))
        (nil)))

(note:HI 142 139 143 3 ("./CppStatUtilities.cc") 97)

(insn:TI 143 142 1962 3 ./CppStatUtilities.cc:97 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 0 ax [102])
            (const_int 0 [0x0]))) 0 {cmpdi_ccno_1_rex64} (insn_list:REG_DEP_TRUE 139 (nil))
    (nil))

(note 1962 143 140 3 ("./CppStatUtilities.cc") 96)

(insn 140 1962 1963 3 ./CppStatUtilities.cc:96 (set (reg/f:DI 44 r15 [102])
        (reg:DI 0 ax)) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 139 (nil))
    (expr_list:REG_DEAD (reg:DI 0 ax)
        (expr_list:REG_NOALIAS (reg/f:DI 44 r15 [102])
            (nil))))

(note 1963 140 144 3 ("./CppStatUtilities.cc") 97)

(jump_insn:TI 144 1963 147 3 ./CppStatUtilities.cc:97 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref 157)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 138 (insn_list:REG_DEP_ANTI 140 (insn_list:REG_DEP_TRUE 143 (insn_list:REG_DEP_ANTI 139 (nil)))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 100 [0x64])
            (nil))))
;; End of basic block 3, registers live:
 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

(note:HI 147 144 146 ("./CppStatUtilities.cc") 93)

;; Start of basic block 4, registers live: 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note:HI 146 147 151 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(note:HI 151 146 152 4 ("./CppStatUtilities.cc") 100)

(insn:TI 152 151 1964 4 ./CppStatUtilities.cc:100 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 41 r12 [orig:85 sample ] [85])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (nil)
    (nil))

(note 1964 152 148 4 ("./CppStatUtilities.cc") 93)

(insn 148 1964 2004 4 ./CppStatUtilities.cc:93 (set (mem/f/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 40 [0x28])) [85 x+0 S8 A8])
        (reg/f:DI 43 r14 [orig:59 ivtmp.1158 ] [59])) 81 {*movdi_1_rex64} (nil)
    (nil))

(note 2004 148 1965 4 ( x (expr_list:REG_DEP_TRUE (mem/c:DI (plus:DI (reg/f:DI 16 argp)
            (const_int -120 [0xffffffffffffff88])) [85 x+0 S8 A8])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 1965 2004 153 4 ("./CppStatUtilities.cc") 100)

(jump_insn:TI 153 1965 170 4 ./CppStatUtilities.cc:100 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1946)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 152 (insn_list:REG_DEP_ANTI 148 (nil)))
    (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
            (nil))))
;; End of basic block 4, registers live:
 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 5, registers live: 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note:HI 170 153 1276 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(note:HI 1276 170 1282 5 NOTE_INSN_DELETED)

(call_insn:TI 1282 1276 1283 5 ./CppStatUtilities.cc:101 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("rand") [flags 0x41] <function_decl 0x2b5eb50eef00 rand>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (nil)
    (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (nil))

(insn:TI 1283 1282 1810 5 ./CppStatUtilities.cc:101 (set (reg:SI 1 dx [orig:77 D.34535 ] [77])
        (reg:SI 0 ax)) 40 {*movsi_1} (insn_list:REG_DEP_TRUE 1282 (nil))
    (nil))

(insn 1810 1283 1289 5 (set (reg:SI 3 bx [153])
        (subreg:SI (plus:DI (reg:DI 41 r12 [orig:85 sample ] [85])
                (const_int -1 [0xffffffffffffffff])) 0)) 194 {*lea_1_rex64} (nil)
    (nil))

(insn 1289 1810 1812 5 ./CppStatUtilities.cc:100 (set (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                (const_int 4 [0x4])) [90 S4 A8])
        (const_int 1 [0x1])) 40 {*movsi_1} (insn_list:REG_DEP_ANTI 1282 (nil))
    (nil))

(insn:TI 1812 1289 1813 5 ./CppStatUtilities.cc:101 (parallel [
            (set (reg:SI 1 dx [104])
                (ashiftrt:SI (reg:SI 1 dx [104])
                    (const_int 31 [0x1f])))
            (clobber (reg:CC 17 flags))
        ]) 443 {*ashrsi3_1} (insn_list:REG_DEP_TRUE 1283 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 1813 1812 1278 5 ./CppStatUtilities.cc:101 (parallel [
            (set (reg:SI 0 ax [105])
                (div:SI (reg:SI 0 ax)
                    (reg/v:SI 41 r12 [orig:85 sample ] [85])))
            (set (reg:SI 1 dx [104])
                (mod:SI (reg:SI 0 ax)
                    (reg/v:SI 41 r12 [orig:85 sample ] [85])))
            (use (reg:SI 1 dx [104]))
            (clobber (reg:CC 17 flags))
        ]) 279 {*divmodsi_noext} (insn_list:REG_DEP_ANTI 1283 (insn_list:REG_DEP_TRUE 1812 (insn_list:REG_DEP_TRUE 1282 (nil))))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_UNUSED (reg:SI 0 ax [105])
            (nil))))

(insn:TI 1278 1813 1291 5 (parallel [
            (set (reg:SI 3 bx [153])
                (and:SI (reg:SI 3 bx [153])
                    (const_int 7 [0x7])))
            (clobber (reg:CC 17 flags))
        ]) 299 {*andsi_1} (insn_list:REG_DEP_TRUE 1810 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 1291 1278 1285 5 ./CppStatUtilities.cc:100 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                    (const_int 4 [0x4])) [90 S4 A8])
            (reg/v:SI 41 r12 [orig:85 sample ] [85]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_OUTPUT 1278 (insn_list:REG_DEP_OUTPUT 1812 (insn_list:REG_DEP_OUTPUT 1813 (insn_list:REG_DEP_ANTI 1282 (insn_list:REG_DEP_TRUE 1289 (nil))))))
    (nil))

(insn:TI 1285 1291 1814 5 ./CppStatUtilities.cc:101 (set (reg:DI 2 cx [106])
        (sign_extend:DI (reg:SI 1 dx [104]))) 115 {extendsidi2_rex64} (insn_list:REG_DEP_OUTPUT 1282 (insn_list:REG_DEP_TRUE 1813 (nil)))
    (expr_list:REG_DEAD (reg:SI 1 dx [104])
        (nil)))

(insn:TI 1814 1285 1815 5 ./CppStatUtilities.cc:101 (set (reg:DI 6 bp [107])
        (mem:DI (plus:DI (mult:DI (reg:DI 2 cx [106])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 42 r13 [orig:82 data ] [82])) [3 S8 A64])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 1285 (insn_list:REG_DEP_ANTI 1282 (nil)))
    (expr_list:REG_DEAD (reg:DI 2 cx [106])
        (nil)))

(insn:TI 1815 1814 1816 5 ./CppStatUtilities.cc:101 (set (mem:DI (reg/f:DI 43 r14 [orig:59 ivtmp.1158 ] [59]) [3 S8 A64])
        (reg:DI 6 bp [107])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 1282 (insn_list:REG_DEP_TRUE 1814 (nil)))
    (expr_list:REG_DEAD (reg:DI 6 bp [107])
        (nil)))

(insn 1816 1815 1292 5 ./CppStatUtilities.cc:100 (set (reg/f:DI 6 bp [orig:201 ivtmp.1158 ] [201])
        (plus:DI (reg/f:DI 43 r14 [orig:59 ivtmp.1158 ] [59])
            (const_int 8 [0x8]))) 196 {*lea_2_rex64} (insn_list:REG_DEP_ANTI 1815 (insn_list:REG_DEP_OUTPUT 1814 (nil)))
    (nil))

(jump_insn 1292 1816 1467 5 ./CppStatUtilities.cc:100 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1686)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 1810 (insn_list:REG_DEP_ANTI 1278 (insn_list:REG_DEP_ANTI 1283 (insn_list:REG_DEP_ANTI 1812 (insn_list:REG_DEP_ANTI 1813 (insn_list:REG_DEP_ANTI 1285 (insn_list:REG_DEP_ANTI 1814 (insn_list:REG_DEP_ANTI 1816 (insn_list:REG_DEP_TRUE 1291 (insn_list:REG_DEP_ANTI 1282 (insn_list:REG_DEP_ANTI 1815 (insn_list:REG_DEP_ANTI 1289 (nil)))))))))))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
            (nil))))
;; End of basic block 5, registers live:
 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 6, registers live: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note:HI 1467 1292 1465 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn:TI 1465 1467 1466 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 3 bx [153])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (nil)
    (nil))

(jump_insn:TI 1466 1465 1443 6 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 172)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 1465 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1250 [0x4e2])
            (nil))))
;; End of basic block 6, registers live:
 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 7, registers live: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note:HI 1443 1466 1441 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn:TI 1441 1443 1442 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 3 bx [153])
            (const_int 1 [0x1]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 1442 1441 1419 7 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1709)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 1441 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1428 [0x594])
            (nil))))
;; End of basic block 7, registers live:
 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 8, registers live: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note:HI 1419 1442 1417 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn:TI 1417 1419 1418 8 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 3 bx [153])
            (const_int 2 [0x2]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 1418 1417 1395 8 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1710)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 1417 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1666 [0x682])
            (nil))))
;; End of basic block 8, registers live:
 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 9, registers live: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note:HI 1395 1418 1393 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn:TI 1393 1395 1394 9 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 3 bx [153])
            (const_int 3 [0x3]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 1394 1393 1371 9 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1711)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 1393 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 2000 [0x7d0])
            (nil))))
;; End of basic block 9, registers live:
 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 10, registers live: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note:HI 1371 1394 1369 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn:TI 1369 1371 1370 10 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 3 bx [153])
            (const_int 4 [0x4]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 1370 1369 1347 10 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1712)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 1369 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 2500 [0x9c4])
            (nil))))
;; End of basic block 10, registers live:
 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 11, registers live: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note:HI 1347 1370 1345 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn:TI 1345 1347 1346 11 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 3 bx [153])
            (const_int 5 [0x5]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 1346 1345 1323 11 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1713)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 1345 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 3333 [0xd05])
            (nil))))
;; End of basic block 11, registers live:
 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 12, registers live: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note:HI 1323 1346 1321 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn:TI 1321 1323 1322 12 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 3 bx [153])
            (const_int 6 [0x6]))) 5 {*cmpsi_1_insn} (nil)
    (expr_list:REG_DEAD (reg:SI 3 bx [153])
        (nil)))

(jump_insn:TI 1322 1321 1313 12 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1714)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 1321 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 12, registers live:
 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 13, registers live: 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note:HI 1313 1322 1302 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(call_insn:TI 1302 1313 1303 13 ./CppStatUtilities.cc:101 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("rand") [flags 0x41] <function_decl 0x2b5eb50eef00 rand>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (nil)
    (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (nil))

(insn:TI 1303 1302 1809 13 ./CppStatUtilities.cc:101 (set (reg:SI 1 dx [orig:351 D.34535 ] [351])
        (reg:SI 0 ax)) 40 {*movsi_1} (insn_list:REG_DEP_TRUE 1302 (nil))
    (nil))

(insn 1809 1303 1309 13 ./CppStatUtilities.cc:100 (set (reg/f:DI 6 bp [orig:201 ivtmp.1158 ] [201])
        (plus:DI (reg/f:DI 43 r14 [orig:59 ivtmp.1158 ] [59])
            (const_int 16 [0x10]))) 196 {*lea_2_rex64} (nil)
    (nil))

(insn 1309 1809 1805 13 ./CppStatUtilities.cc:100 (set (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                (const_int 4 [0x4])) [90 S4 A8])
        (const_int 2 [0x2])) 40 {*movsi_1} (insn_list:REG_DEP_ANTI 1302 (nil))
    (expr_list:REG_EQUAL (const_int 2 [0x2])
        (nil)))

(insn:TI 1805 1309 1806 13 ./CppStatUtilities.cc:101 (parallel [
            (set (reg:SI 1 dx [352])
                (ashiftrt:SI (reg:SI 1 dx [352])
                    (const_int 31 [0x1f])))
            (clobber (reg:CC 17 flags))
        ]) 443 {*ashrsi3_1} (insn_list:REG_DEP_TRUE 1303 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 1806 1805 1305 13 ./CppStatUtilities.cc:101 (parallel [
            (set (reg:SI 0 ax [387])
                (div:SI (reg:SI 0 ax)
                    (reg/v:SI 41 r12 [orig:85 sample ] [85])))
            (set (reg:SI 1 dx [352])
                (mod:SI (reg:SI 0 ax)
                    (reg/v:SI 41 r12 [orig:85 sample ] [85])))
            (use (reg:SI 1 dx [352]))
            (clobber (reg:CC 17 flags))
        ]) 279 {*divmodsi_noext} (insn_list:REG_DEP_ANTI 1303 (insn_list:REG_DEP_TRUE 1805 (insn_list:REG_DEP_TRUE 1302 (nil))))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_UNUSED (reg:SI 0 ax [387])
            (nil))))

(insn:TI 1305 1806 1807 13 ./CppStatUtilities.cc:101 (set (reg:DI 4 si [353])
        (sign_extend:DI (reg:SI 1 dx [352]))) 115 {extendsidi2_rex64} (insn_list:REG_DEP_OUTPUT 1302 (insn_list:REG_DEP_TRUE 1806 (nil)))
    (expr_list:REG_DEAD (reg:SI 1 dx [352])
        (nil)))

(insn:TI 1807 1305 1808 13 ./CppStatUtilities.cc:101 (set (reg:DI 3 bx [354])
        (mem:DI (plus:DI (mult:DI (reg:DI 4 si [353])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 42 r13 [orig:82 data ] [82])) [3 S8 A64])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 1305 (insn_list:REG_DEP_ANTI 1302 (nil)))
    (expr_list:REG_DEAD (reg:DI 4 si [353])
        (nil)))

(insn:TI 1808 1807 1714 13 ./CppStatUtilities.cc:101 (set (mem:DI (plus:DI (reg/f:DI 43 r14 [orig:59 ivtmp.1158 ] [59])
                (const_int 8 [0x8])) [3 S8 A64])
        (reg:DI 3 bx [354])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 1302 (insn_list:REG_DEP_TRUE 1807 (nil)))
    (expr_list:REG_DEAD (reg:DI 3 bx [354])
        (expr_list:REG_DEAD (reg/f:DI 43 r14 [orig:59 ivtmp.1158 ] [59])
            (nil))))
;; End of basic block 13, registers live:
 6 [bp] 7 [sp] 41 [r12] 42 [r13] 44 [r15]

;; Start of basic block 14, registers live: 6 [bp] 7 [sp] 41 [r12] 42 [r13] 44 [r15]
(code_label:HI 1714 1808 1337 14 1186 "" [1 uses])

(note:HI 1337 1714 1326 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(call_insn:TI 1326 1337 1327 14 ./CppStatUtilities.cc:101 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("rand") [flags 0x41] <function_decl 0x2b5eb50eef00 rand>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (nil)
    (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (nil))

(insn:TI 1327 1326 1333 14 ./CppStatUtilities.cc:101 (set (reg:SI 1 dx [orig:355 D.34535 ] [355])
        (reg:SI 0 ax)) 40 {*movsi_1} (insn_list:REG_DEP_TRUE 1326 (nil))
    (nil))

(insn 1333 1327 1800 14 ./CppStatUtilities.cc:100 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                        (const_int 4 [0x4])) [90 S4 A8])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                            (const_int 4 [0x4])) [90 S4 A8])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (insn_list:REG_DEP_ANTI 1326 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 1800 1333 1801 14 ./CppStatUtilities.cc:101 (parallel [
            (set (reg:SI 1 dx [356])
                (ashiftrt:SI (reg:SI 1 dx [356])
                    (const_int 31 [0x1f])))
            (clobber (reg:CC 17 flags))
        ]) 443 {*ashrsi3_1} (insn_list:REG_DEP_TRUE 1327 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 1801 1800 1329 14 ./CppStatUtilities.cc:101 (parallel [
            (set (reg:SI 0 ax [388])
                (div:SI (reg:SI 0 ax)
                    (reg/v:SI 41 r12 [orig:85 sample ] [85])))
            (set (reg:SI 1 dx [356])
                (mod:SI (reg:SI 0 ax)
                    (reg/v:SI 41 r12 [orig:85 sample ] [85])))
            (use (reg:SI 1 dx [356]))
            (clobber (reg:CC 17 flags))
        ]) 279 {*divmodsi_noext} (insn_list:REG_DEP_ANTI 1327 (insn_list:REG_DEP_TRUE 1800 (insn_list:REG_DEP_TRUE 1326 (nil))))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_UNUSED (reg:SI 0 ax [388])
            (nil))))

(insn:TI 1329 1801 1802 14 ./CppStatUtilities.cc:101 (set (reg:DI 5 di [357])
        (sign_extend:DI (reg:SI 1 dx [356]))) 115 {extendsidi2_rex64} (insn_list:REG_DEP_OUTPUT 1326 (insn_list:REG_DEP_TRUE 1801 (nil)))
    (expr_list:REG_DEAD (reg:SI 1 dx [356])
        (nil)))

(insn:TI 1802 1329 1803 14 ./CppStatUtilities.cc:101 (set (reg:DI 43 r14 [358])
        (mem:DI (plus:DI (mult:DI (reg:DI 5 di [357])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 42 r13 [orig:82 data ] [82])) [3 S8 A64])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 1329 (insn_list:REG_DEP_ANTI 1326 (nil)))
    (expr_list:REG_DEAD (reg:DI 5 di [357])
        (nil)))

(insn:TI 1803 1802 1334 14 ./CppStatUtilities.cc:101 (set (mem:DI (reg/f:DI 6 bp [orig:201 ivtmp.1158 ] [201]) [3 S8 A64])
        (reg:DI 43 r14 [358])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 1326 (insn_list:REG_DEP_TRUE 1802 (nil)))
    (expr_list:REG_DEAD (reg:DI 43 r14 [358])
        (nil)))

(insn 1334 1803 1713 14 ./CppStatUtilities.cc:100 (parallel [
            (set (reg/f:DI 6 bp [orig:201 ivtmp.1158 ] [201])
                (plus:DI (reg/f:DI 6 bp [orig:201 ivtmp.1158 ] [201])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 1803 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 14, registers live:
 6 [bp] 7 [sp] 41 [r12] 42 [r13] 44 [r15]

;; Start of basic block 15, registers live: 6 [bp] 7 [sp] 41 [r12] 42 [r13] 44 [r15]
(code_label:HI 1713 1334 1361 15 1185 "" [1 uses])

(note:HI 1361 1713 1350 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(call_insn:TI 1350 1361 1351 15 ./CppStatUtilities.cc:101 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("rand") [flags 0x41] <function_decl 0x2b5eb50eef00 rand>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (nil)
    (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (nil))

(insn:TI 1351 1350 1357 15 ./CppStatUtilities.cc:101 (set (reg:SI 1 dx [orig:359 D.34535 ] [359])
        (reg:SI 0 ax)) 40 {*movsi_1} (insn_list:REG_DEP_TRUE 1350 (nil))
    (nil))

(insn 1357 1351 1795 15 ./CppStatUtilities.cc:100 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                        (const_int 4 [0x4])) [90 S4 A8])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                            (const_int 4 [0x4])) [90 S4 A8])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (insn_list:REG_DEP_ANTI 1350 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 1795 1357 1796 15 ./CppStatUtilities.cc:101 (parallel [
            (set (reg:SI 1 dx [360])
                (ashiftrt:SI (reg:SI 1 dx [360])
                    (const_int 31 [0x1f])))
            (clobber (reg:CC 17 flags))
        ]) 443 {*ashrsi3_1} (insn_list:REG_DEP_TRUE 1351 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 1796 1795 1353 15 ./CppStatUtilities.cc:101 (parallel [
            (set (reg:SI 0 ax [389])
                (div:SI (reg:SI 0 ax)
                    (reg/v:SI 41 r12 [orig:85 sample ] [85])))
            (set (reg:SI 1 dx [360])
                (mod:SI (reg:SI 0 ax)
                    (reg/v:SI 41 r12 [orig:85 sample ] [85])))
            (use (reg:SI 1 dx [360]))
            (clobber (reg:CC 17 flags))
        ]) 279 {*divmodsi_noext} (insn_list:REG_DEP_ANTI 1351 (insn_list:REG_DEP_TRUE 1795 (insn_list:REG_DEP_TRUE 1350 (nil))))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_UNUSED (reg:SI 0 ax [389])
            (nil))))

(insn:TI 1353 1796 1797 15 ./CppStatUtilities.cc:101 (set (reg:DI 38 r9 [361])
        (sign_extend:DI (reg:SI 1 dx [360]))) 115 {extendsidi2_rex64} (insn_list:REG_DEP_OUTPUT 1350 (insn_list:REG_DEP_TRUE 1796 (nil)))
    (expr_list:REG_DEAD (reg:SI 1 dx [360])
        (nil)))

(insn:TI 1797 1353 1798 15 ./CppStatUtilities.cc:101 (set (reg:DI 37 r8 [362])
        (mem:DI (plus:DI (mult:DI (reg:DI 38 r9 [361])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 42 r13 [orig:82 data ] [82])) [3 S8 A64])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 1353 (insn_list:REG_DEP_ANTI 1350 (nil)))
    (expr_list:REG_DEAD (reg:DI 38 r9 [361])
        (nil)))

(insn:TI 1798 1797 1358 15 ./CppStatUtilities.cc:101 (set (mem:DI (reg/f:DI 6 bp [orig:201 ivtmp.1158 ] [201]) [3 S8 A64])
        (reg:DI 37 r8 [362])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 1350 (insn_list:REG_DEP_TRUE 1797 (nil)))
    (expr_list:REG_DEAD (reg:DI 37 r8 [362])
        (nil)))

(insn 1358 1798 1712 15 ./CppStatUtilities.cc:100 (parallel [
            (set (reg/f:DI 6 bp [orig:201 ivtmp.1158 ] [201])
                (plus:DI (reg/f:DI 6 bp [orig:201 ivtmp.1158 ] [201])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 1798 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 15, registers live:
 6 [bp] 7 [sp] 41 [r12] 42 [r13] 44 [r15]

;; Start of basic block 16, registers live: 6 [bp] 7 [sp] 41 [r12] 42 [r13] 44 [r15]
(code_label:HI 1712 1358 1385 16 1184 "" [1 uses])

(note:HI 1385 1712 1374 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(call_insn:TI 1374 1385 1375 16 ./CppStatUtilities.cc:101 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("rand") [flags 0x41] <function_decl 0x2b5eb50eef00 rand>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (nil)
    (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (nil))

(insn:TI 1375 1374 1381 16 ./CppStatUtilities.cc:101 (set (reg:SI 1 dx [orig:363 D.34535 ] [363])
        (reg:SI 0 ax)) 40 {*movsi_1} (insn_list:REG_DEP_TRUE 1374 (nil))
    (nil))

(insn 1381 1375 1790 16 ./CppStatUtilities.cc:100 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                        (const_int 4 [0x4])) [90 S4 A8])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                            (const_int 4 [0x4])) [90 S4 A8])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (insn_list:REG_DEP_ANTI 1374 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 1790 1381 1791 16 ./CppStatUtilities.cc:101 (parallel [
            (set (reg:SI 1 dx [364])
                (ashiftrt:SI (reg:SI 1 dx [364])
                    (const_int 31 [0x1f])))
            (clobber (reg:CC 17 flags))
        ]) 443 {*ashrsi3_1} (insn_list:REG_DEP_TRUE 1375 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 1791 1790 1377 16 ./CppStatUtilities.cc:101 (parallel [
            (set (reg:SI 0 ax [390])
                (div:SI (reg:SI 0 ax)
                    (reg/v:SI 41 r12 [orig:85 sample ] [85])))
            (set (reg:SI 1 dx [364])
                (mod:SI (reg:SI 0 ax)
                    (reg/v:SI 41 r12 [orig:85 sample ] [85])))
            (use (reg:SI 1 dx [364]))
            (clobber (reg:CC 17 flags))
        ]) 279 {*divmodsi_noext} (insn_list:REG_DEP_ANTI 1375 (insn_list:REG_DEP_TRUE 1790 (insn_list:REG_DEP_TRUE 1374 (nil))))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_UNUSED (reg:SI 0 ax [390])
            (nil))))

(insn:TI 1377 1791 1792 16 ./CppStatUtilities.cc:101 (set (reg:DI 40 r11 [365])
        (sign_extend:DI (reg:SI 1 dx [364]))) 115 {extendsidi2_rex64} (insn_list:REG_DEP_OUTPUT 1374 (insn_list:REG_DEP_TRUE 1791 (nil)))
    (expr_list:REG_DEAD (reg:SI 1 dx [364])
        (nil)))

(insn:TI 1792 1377 1793 16 ./CppStatUtilities.cc:101 (set (reg:DI 39 r10 [366])
        (mem:DI (plus:DI (mult:DI (reg:DI 40 r11 [365])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 42 r13 [orig:82 data ] [82])) [3 S8 A64])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 1377 (insn_list:REG_DEP_ANTI 1374 (nil)))
    (expr_list:REG_DEAD (reg:DI 40 r11 [365])
        (nil)))

(insn:TI 1793 1792 1382 16 ./CppStatUtilities.cc:101 (set (mem:DI (reg/f:DI 6 bp [orig:201 ivtmp.1158 ] [201]) [3 S8 A64])
        (reg:DI 39 r10 [366])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 1374 (insn_list:REG_DEP_TRUE 1792 (nil)))
    (expr_list:REG_DEAD (reg:DI 39 r10 [366])
        (nil)))

(insn 1382 1793 1711 16 ./CppStatUtilities.cc:100 (parallel [
            (set (reg/f:DI 6 bp [orig:201 ivtmp.1158 ] [201])
                (plus:DI (reg/f:DI 6 bp [orig:201 ivtmp.1158 ] [201])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 1793 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 16, registers live:
 6 [bp] 7 [sp] 41 [r12] 42 [r13] 44 [r15]

;; Start of basic block 17, registers live: 6 [bp] 7 [sp] 41 [r12] 42 [r13] 44 [r15]
(code_label:HI 1711 1382 1409 17 1183 "" [1 uses])

(note:HI 1409 1711 1398 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(call_insn:TI 1398 1409 1399 17 ./CppStatUtilities.cc:101 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("rand") [flags 0x41] <function_decl 0x2b5eb50eef00 rand>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (nil)
    (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (nil))

(insn:TI 1399 1398 1405 17 ./CppStatUtilities.cc:101 (set (reg:SI 1 dx [orig:367 D.34535 ] [367])
        (reg:SI 0 ax)) 40 {*movsi_1} (insn_list:REG_DEP_TRUE 1398 (nil))
    (nil))

(insn 1405 1399 1785 17 ./CppStatUtilities.cc:100 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                        (const_int 4 [0x4])) [90 S4 A8])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                            (const_int 4 [0x4])) [90 S4 A8])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (insn_list:REG_DEP_ANTI 1398 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 1785 1405 1786 17 ./CppStatUtilities.cc:101 (parallel [
            (set (reg:SI 1 dx [368])
                (ashiftrt:SI (reg:SI 1 dx [368])
                    (const_int 31 [0x1f])))
            (clobber (reg:CC 17 flags))
        ]) 443 {*ashrsi3_1} (insn_list:REG_DEP_TRUE 1399 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 1786 1785 1401 17 ./CppStatUtilities.cc:101 (parallel [
            (set (reg:SI 0 ax [391])
                (div:SI (reg:SI 0 ax)
                    (reg/v:SI 41 r12 [orig:85 sample ] [85])))
            (set (reg:SI 1 dx [368])
                (mod:SI (reg:SI 0 ax)
                    (reg/v:SI 41 r12 [orig:85 sample ] [85])))
            (use (reg:SI 1 dx [368]))
            (clobber (reg:CC 17 flags))
        ]) 279 {*divmodsi_noext} (insn_list:REG_DEP_ANTI 1399 (insn_list:REG_DEP_TRUE 1785 (insn_list:REG_DEP_TRUE 1398 (nil))))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_UNUSED (reg:SI 0 ax [391])
            (nil))))

(insn:TI 1401 1786 1787 17 ./CppStatUtilities.cc:101 (set (reg:DI 3 bx [369])
        (sign_extend:DI (reg:SI 1 dx [368]))) 115 {extendsidi2_rex64} (insn_list:REG_DEP_TRUE 1786 (nil))
    (expr_list:REG_DEAD (reg:SI 1 dx [368])
        (nil)))

(insn:TI 1787 1401 1788 17 ./CppStatUtilities.cc:101 (set (reg:DI 2 cx [370])
        (mem:DI (plus:DI (mult:DI (reg:DI 3 bx [369])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 42 r13 [orig:82 data ] [82])) [3 S8 A64])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 1401 (insn_list:REG_DEP_ANTI 1398 (nil)))
    (expr_list:REG_DEAD (reg:DI 3 bx [369])
        (nil)))

(insn:TI 1788 1787 1406 17 ./CppStatUtilities.cc:101 (set (mem:DI (reg/f:DI 6 bp [orig:201 ivtmp.1158 ] [201]) [3 S8 A64])
        (reg:DI 2 cx [370])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 1398 (insn_list:REG_DEP_TRUE 1787 (nil)))
    (expr_list:REG_DEAD (reg:DI 2 cx [370])
        (nil)))

(insn 1406 1788 1710 17 ./CppStatUtilities.cc:100 (parallel [
            (set (reg/f:DI 6 bp [orig:201 ivtmp.1158 ] [201])
                (plus:DI (reg/f:DI 6 bp [orig:201 ivtmp.1158 ] [201])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 1788 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 17, registers live:
 6 [bp] 7 [sp] 41 [r12] 42 [r13] 44 [r15]

;; Start of basic block 18, registers live: 6 [bp] 7 [sp] 41 [r12] 42 [r13] 44 [r15]
(code_label:HI 1710 1406 1433 18 1182 "" [1 uses])

(note:HI 1433 1710 1422 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(call_insn:TI 1422 1433 1423 18 ./CppStatUtilities.cc:101 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("rand") [flags 0x41] <function_decl 0x2b5eb50eef00 rand>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (nil)
    (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (nil))

(insn:TI 1423 1422 1429 18 ./CppStatUtilities.cc:101 (set (reg:SI 1 dx [orig:371 D.34535 ] [371])
        (reg:SI 0 ax)) 40 {*movsi_1} (insn_list:REG_DEP_TRUE 1422 (nil))
    (nil))

(insn 1429 1423 1780 18 ./CppStatUtilities.cc:100 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                        (const_int 4 [0x4])) [90 S4 A8])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                            (const_int 4 [0x4])) [90 S4 A8])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (insn_list:REG_DEP_ANTI 1422 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 1780 1429 1781 18 ./CppStatUtilities.cc:101 (parallel [
            (set (reg:SI 1 dx [372])
                (ashiftrt:SI (reg:SI 1 dx [372])
                    (const_int 31 [0x1f])))
            (clobber (reg:CC 17 flags))
        ]) 443 {*ashrsi3_1} (insn_list:REG_DEP_TRUE 1423 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 1781 1780 1425 18 ./CppStatUtilities.cc:101 (parallel [
            (set (reg:SI 0 ax [392])
                (div:SI (reg:SI 0 ax)
                    (reg/v:SI 41 r12 [orig:85 sample ] [85])))
            (set (reg:SI 1 dx [372])
                (mod:SI (reg:SI 0 ax)
                    (reg/v:SI 41 r12 [orig:85 sample ] [85])))
            (use (reg:SI 1 dx [372]))
            (clobber (reg:CC 17 flags))
        ]) 279 {*divmodsi_noext} (insn_list:REG_DEP_ANTI 1423 (insn_list:REG_DEP_TRUE 1780 (insn_list:REG_DEP_TRUE 1422 (nil))))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_UNUSED (reg:SI 0 ax [392])
            (nil))))

(insn:TI 1425 1781 1782 18 ./CppStatUtilities.cc:101 (set (reg:DI 43 r14 [373])
        (sign_extend:DI (reg:SI 1 dx [372]))) 115 {extendsidi2_rex64} (insn_list:REG_DEP_TRUE 1781 (nil))
    (expr_list:REG_DEAD (reg:SI 1 dx [372])
        (nil)))

(insn:TI 1782 1425 1783 18 ./CppStatUtilities.cc:101 (set (reg:DI 4 si [374])
        (mem:DI (plus:DI (mult:DI (reg:DI 43 r14 [373])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 42 r13 [orig:82 data ] [82])) [3 S8 A64])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 1425 (insn_list:REG_DEP_ANTI 1422 (nil)))
    (expr_list:REG_DEAD (reg:DI 43 r14 [373])
        (nil)))

(insn:TI 1783 1782 1430 18 ./CppStatUtilities.cc:101 (set (mem:DI (reg/f:DI 6 bp [orig:201 ivtmp.1158 ] [201]) [3 S8 A64])
        (reg:DI 4 si [374])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 1422 (insn_list:REG_DEP_TRUE 1782 (nil)))
    (expr_list:REG_DEAD (reg:DI 4 si [374])
        (nil)))

(insn 1430 1783 1709 18 ./CppStatUtilities.cc:100 (parallel [
            (set (reg/f:DI 6 bp [orig:201 ivtmp.1158 ] [201])
                (plus:DI (reg/f:DI 6 bp [orig:201 ivtmp.1158 ] [201])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 1783 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 18, registers live:
 6 [bp] 7 [sp] 41 [r12] 42 [r13] 44 [r15]

;; Start of basic block 19, registers live: 6 [bp] 7 [sp] 41 [r12] 42 [r13] 44 [r15]
(code_label:HI 1709 1430 1457 19 1181 "" [1 uses])

(note:HI 1457 1709 1446 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(call_insn:TI 1446 1457 1447 19 ./CppStatUtilities.cc:101 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("rand") [flags 0x41] <function_decl 0x2b5eb50eef00 rand>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (nil)
    (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (nil))

(insn:TI 1447 1446 1453 19 ./CppStatUtilities.cc:101 (set (reg:SI 1 dx [orig:375 D.34535 ] [375])
        (reg:SI 0 ax)) 40 {*movsi_1} (insn_list:REG_DEP_TRUE 1446 (nil))
    (nil))

(insn 1453 1447 1775 19 ./CppStatUtilities.cc:100 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                        (const_int 4 [0x4])) [90 S4 A8])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                            (const_int 4 [0x4])) [90 S4 A8])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (insn_list:REG_DEP_ANTI 1446 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 1775 1453 1776 19 ./CppStatUtilities.cc:101 (parallel [
            (set (reg:SI 1 dx [376])
                (ashiftrt:SI (reg:SI 1 dx [376])
                    (const_int 31 [0x1f])))
            (clobber (reg:CC 17 flags))
        ]) 443 {*ashrsi3_1} (insn_list:REG_DEP_TRUE 1447 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 1776 1775 1449 19 ./CppStatUtilities.cc:101 (parallel [
            (set (reg:SI 0 ax [393])
                (div:SI (reg:SI 0 ax)
                    (reg/v:SI 41 r12 [orig:85 sample ] [85])))
            (set (reg:SI 1 dx [376])
                (mod:SI (reg:SI 0 ax)
                    (reg/v:SI 41 r12 [orig:85 sample ] [85])))
            (use (reg:SI 1 dx [376]))
            (clobber (reg:CC 17 flags))
        ]) 279 {*divmodsi_noext} (insn_list:REG_DEP_ANTI 1447 (insn_list:REG_DEP_TRUE 1775 (insn_list:REG_DEP_TRUE 1446 (nil))))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_UNUSED (reg:SI 0 ax [393])
            (nil))))

(insn:TI 1449 1776 1777 19 ./CppStatUtilities.cc:101 (set (reg:DI 37 r8 [377])
        (sign_extend:DI (reg:SI 1 dx [376]))) 115 {extendsidi2_rex64} (insn_list:REG_DEP_OUTPUT 1446 (insn_list:REG_DEP_TRUE 1776 (nil)))
    (expr_list:REG_DEAD (reg:SI 1 dx [376])
        (nil)))

(insn:TI 1777 1449 1778 19 ./CppStatUtilities.cc:101 (set (reg:DI 5 di [378])
        (mem:DI (plus:DI (mult:DI (reg:DI 37 r8 [377])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 42 r13 [orig:82 data ] [82])) [3 S8 A64])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 1449 (insn_list:REG_DEP_ANTI 1446 (nil)))
    (expr_list:REG_DEAD (reg:DI 37 r8 [377])
        (nil)))

(insn:TI 1778 1777 1454 19 ./CppStatUtilities.cc:101 (set (mem:DI (reg/f:DI 6 bp [orig:201 ivtmp.1158 ] [201]) [3 S8 A64])
        (reg:DI 5 di [378])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 1446 (insn_list:REG_DEP_TRUE 1777 (nil)))
    (expr_list:REG_DEAD (reg:DI 5 di [378])
        (nil)))

(insn 1454 1778 1455 19 ./CppStatUtilities.cc:100 (parallel [
            (set (reg/f:DI 6 bp [orig:201 ivtmp.1158 ] [201])
                (plus:DI (reg/f:DI 6 bp [orig:201 ivtmp.1158 ] [201])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 1778 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 1455 1454 1456 19 ./CppStatUtilities.cc:100 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                    (const_int 4 [0x4])) [90 S4 A8])
            (reg/v:SI 41 r12 [orig:85 sample ] [85]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_OUTPUT 1775 (insn_list:REG_DEP_OUTPUT 1776 (insn_list:REG_DEP_OUTPUT 1454 (insn_list:REG_DEP_ANTI 1446 (insn_list:REG_DEP_TRUE 1453 (nil))))))
    (nil))

(jump_insn:TI 1456 1455 172 19 ./CppStatUtilities.cc:100 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1686)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 1447 (insn_list:REG_DEP_ANTI 1775 (insn_list:REG_DEP_ANTI 1776 (insn_list:REG_DEP_ANTI 1449 (insn_list:REG_DEP_ANTI 1777 (insn_list:REG_DEP_ANTI 1454 (insn_list:REG_DEP_TRUE 1455 (insn_list:REG_DEP_ANTI 1446 (insn_list:REG_DEP_ANTI 1778 (insn_list:REG_DEP_ANTI 1453 (nil)))))))))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
            (nil))))
;; End of basic block 19, registers live:
 6 [bp] 7 [sp] 41 [r12] 42 [r13] 44 [r15]

;; Start of basic block 20, registers live: 6 [bp] 7 [sp] 41 [r12] 42 [r13] 44 [r15]
(code_label:HI 172 1456 173 20 1048 "" [2 uses])

(note:HI 173 172 175 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(call_insn:TI 175 173 176 20 ./CppStatUtilities.cc:101 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("rand") [flags 0x41] <function_decl 0x2b5eb50eef00 rand>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (nil)
    (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (nil))

(insn:TI 176 175 1735 20 ./CppStatUtilities.cc:101 (set (reg:SI 1 dx [orig:197 D.34535 ] [197])
        (reg:SI 0 ax)) 40 {*movsi_1} (insn_list:REG_DEP_TRUE 175 (nil))
    (nil))

(insn:TI 1735 176 1736 20 ./CppStatUtilities.cc:101 (parallel [
            (set (reg:SI 1 dx [198])
                (ashiftrt:SI (reg:SI 1 dx [198])
                    (const_int 31 [0x1f])))
            (clobber (reg:CC 17 flags))
        ]) 443 {*ashrsi3_1} (insn_list:REG_DEP_TRUE 176 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 1736 1735 178 20 ./CppStatUtilities.cc:101 (parallel [
            (set (reg:SI 0 ax [379])
                (div:SI (reg:SI 0 ax)
                    (reg/v:SI 41 r12 [orig:85 sample ] [85])))
            (set (reg:SI 1 dx [198])
                (mod:SI (reg:SI 0 ax)
                    (reg/v:SI 41 r12 [orig:85 sample ] [85])))
            (use (reg:SI 1 dx [198]))
            (clobber (reg:CC 17 flags))
        ]) 279 {*divmodsi_noext} (insn_list:REG_DEP_ANTI 176 (insn_list:REG_DEP_TRUE 1735 (insn_list:REG_DEP_TRUE 175 (nil))))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_UNUSED (reg:SI 0 ax [379])
            (nil))))

(insn:TI 178 1736 1737 20 ./CppStatUtilities.cc:101 (set (reg:DI 43 r14 [199])
        (sign_extend:DI (reg:SI 1 dx [198]))) 115 {extendsidi2_rex64} (insn_list:REG_DEP_TRUE 1736 (nil))
    (expr_list:REG_DEAD (reg:SI 1 dx [198])
        (nil)))

(insn:TI 1737 178 1738 20 ./CppStatUtilities.cc:101 (set (reg:DI 4 si [200])
        (mem:DI (plus:DI (mult:DI (reg:DI 43 r14 [199])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 42 r13 [orig:82 data ] [82])) [3 S8 A64])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 178 (insn_list:REG_DEP_ANTI 175 (nil)))
    (expr_list:REG_DEAD (reg:DI 43 r14 [199])
        (nil)))

(insn:TI 1738 1737 1470 20 ./CppStatUtilities.cc:101 (set (mem:DI (reg/f:DI 6 bp [orig:201 ivtmp.1158 ] [201]) [3 S8 A64])
        (reg:DI 4 si [200])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 175 (insn_list:REG_DEP_TRUE 1737 (nil)))
    (expr_list:REG_DEAD (reg:DI 4 si [200])
        (nil)))

(call_insn:TI 1470 1738 1471 20 ./CppStatUtilities.cc:101 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("rand") [flags 0x41] <function_decl 0x2b5eb50eef00 rand>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_ANTI 1737 (insn_list:REG_DEP_ANTI 178 (insn_list:REG_DEP_OUTPUT 1736 (insn_list:REG_DEP_ANTI 175 (insn_list:REG_DEP_TRUE 1738 (nil))))))
    (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (nil))

(insn:TI 1471 1470 1740 20 ./CppStatUtilities.cc:101 (set (reg:SI 1 dx [orig:203 D.34535 ] [203])
        (reg:SI 0 ax)) 40 {*movsi_1} (insn_list:REG_DEP_ANTI 178 (insn_list:REG_DEP_OUTPUT 1736 (insn_list:REG_DEP_TRUE 1470 (nil))))
    (nil))

(insn:TI 1740 1471 1741 20 ./CppStatUtilities.cc:101 (parallel [
            (set (reg:SI 1 dx [204])
                (ashiftrt:SI (reg:SI 1 dx [204])
                    (const_int 31 [0x1f])))
            (clobber (reg:CC 17 flags))
        ]) 443 {*ashrsi3_1} (insn_list:REG_DEP_TRUE 1471 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 1741 1740 1473 20 ./CppStatUtilities.cc:101 (parallel [
            (set (reg:SI 0 ax [380])
                (div:SI (reg:SI 0 ax)
                    (reg/v:SI 41 r12 [orig:85 sample ] [85])))
            (set (reg:SI 1 dx [204])
                (mod:SI (reg:SI 0 ax)
                    (reg/v:SI 41 r12 [orig:85 sample ] [85])))
            (use (reg:SI 1 dx [204]))
            (clobber (reg:CC 17 flags))
        ]) 279 {*divmodsi_noext} (insn_list:REG_DEP_ANTI 1471 (insn_list:REG_DEP_TRUE 1740 (insn_list:REG_DEP_TRUE 1470 (nil))))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_UNUSED (reg:SI 0 ax [380])
            (nil))))

(insn:TI 1473 1741 1742 20 ./CppStatUtilities.cc:101 (set (reg:DI 3 bx [205])
        (sign_extend:DI (reg:SI 1 dx [204]))) 115 {extendsidi2_rex64} (insn_list:REG_DEP_TRUE 1741 (nil))
    (expr_list:REG_DEAD (reg:SI 1 dx [204])
        (nil)))

(insn:TI 1742 1473 1743 20 ./CppStatUtilities.cc:101 (set (reg:DI 2 cx [206])
        (mem:DI (plus:DI (mult:DI (reg:DI 3 bx [205])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 42 r13 [orig:82 data ] [82])) [3 S8 A64])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_OUTPUT 175 (insn_list:REG_DEP_TRUE 1473 (insn_list:REG_DEP_ANTI 1470 (nil))))
    (expr_list:REG_DEAD (reg:DI 3 bx [205])
        (nil)))

(insn:TI 1743 1742 1489 20 ./CppStatUtilities.cc:101 (set (mem:DI (plus:DI (reg/f:DI 6 bp [orig:201 ivtmp.1158 ] [201])
                (const_int 8 [0x8])) [3 S8 A64])
        (reg:DI 2 cx [206])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 1470 (insn_list:REG_DEP_TRUE 1742 (nil)))
    (expr_list:REG_DEAD (reg:DI 2 cx [206])
        (nil)))

(call_insn:TI 1489 1743 1490 20 ./CppStatUtilities.cc:101 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("rand") [flags 0x41] <function_decl 0x2b5eb50eef00 rand>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_ANTI 1738 (insn_list:REG_DEP_OUTPUT 1737 (insn_list:REG_DEP_ANTI 1742 (insn_list:REG_DEP_ANTI 1473 (insn_list:REG_DEP_OUTPUT 1741 (insn_list:REG_DEP_ANTI 1470 (insn_list:REG_DEP_TRUE 1743 (nil))))))))
    (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (nil))

(insn:TI 1490 1489 1745 20 ./CppStatUtilities.cc:101 (set (reg:SI 1 dx [orig:209 D.34535 ] [209])
        (reg:SI 0 ax)) 40 {*movsi_1} (insn_list:REG_DEP_ANTI 1473 (insn_list:REG_DEP_OUTPUT 1741 (insn_list:REG_DEP_TRUE 1489 (nil))))
    (nil))

(insn:TI 1745 1490 1746 20 ./CppStatUtilities.cc:101 (parallel [
            (set (reg:SI 1 dx [210])
                (ashiftrt:SI (reg:SI 1 dx [210])
                    (const_int 31 [0x1f])))
            (clobber (reg:CC 17 flags))
        ]) 443 {*ashrsi3_1} (insn_list:REG_DEP_TRUE 1490 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 1746 1745 1492 20 ./CppStatUtilities.cc:101 (parallel [
            (set (reg:SI 0 ax [381])
                (div:SI (reg:SI 0 ax)
                    (reg/v:SI 41 r12 [orig:85 sample ] [85])))
            (set (reg:SI 1 dx [210])
                (mod:SI (reg:SI 0 ax)
                    (reg/v:SI 41 r12 [orig:85 sample ] [85])))
            (use (reg:SI 1 dx [210]))
            (clobber (reg:CC 17 flags))
        ]) 279 {*divmodsi_noext} (insn_list:REG_DEP_ANTI 1490 (insn_list:REG_DEP_TRUE 1745 (insn_list:REG_DEP_TRUE 1489 (nil))))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_UNUSED (reg:SI 0 ax [381])
            (nil))))

(insn:TI 1492 1746 1747 20 ./CppStatUtilities.cc:101 (set (reg:DI 40 r11 [211])
        (sign_extend:DI (reg:SI 1 dx [210]))) 115 {extendsidi2_rex64} (insn_list:REG_DEP_OUTPUT 175 (insn_list:REG_DEP_OUTPUT 1470 (insn_list:REG_DEP_OUTPUT 1489 (insn_list:REG_DEP_TRUE 1746 (nil)))))
    (expr_list:REG_DEAD (reg:SI 1 dx [210])
        (nil)))

(insn:TI 1747 1492 1748 20 ./CppStatUtilities.cc:101 (set (reg:DI 39 r10 [212])
        (mem:DI (plus:DI (mult:DI (reg:DI 40 r11 [211])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 42 r13 [orig:82 data ] [82])) [3 S8 A64])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_OUTPUT 175 (insn_list:REG_DEP_OUTPUT 1470 (insn_list:REG_DEP_TRUE 1492 (insn_list:REG_DEP_ANTI 1489 (nil)))))
    (expr_list:REG_DEAD (reg:DI 40 r11 [211])
        (nil)))

(insn:TI 1748 1747 1508 20 ./CppStatUtilities.cc:101 (set (mem:DI (plus:DI (reg/f:DI 6 bp [orig:201 ivtmp.1158 ] [201])
                (const_int 16 [0x10])) [3 S8 A64])
        (reg:DI 39 r10 [212])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 1489 (insn_list:REG_DEP_TRUE 1747 (nil)))
    (expr_list:REG_DEAD (reg:DI 39 r10 [212])
        (nil)))

(call_insn:TI 1508 1748 1509 20 ./CppStatUtilities.cc:101 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("rand") [flags 0x41] <function_decl 0x2b5eb50eef00 rand>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_ANTI 1747 (insn_list:REG_DEP_ANTI 1738 (insn_list:REG_DEP_OUTPUT 1737 (insn_list:REG_DEP_ANTI 1743 (insn_list:REG_DEP_OUTPUT 1742 (insn_list:REG_DEP_ANTI 1492 (insn_list:REG_DEP_OUTPUT 1746 (insn_list:REG_DEP_ANTI 1489 (insn_list:REG_DEP_TRUE 1748 (nil))))))))))
    (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (nil))

(insn:TI 1509 1508 1750 20 ./CppStatUtilities.cc:101 (set (reg:SI 1 dx [orig:215 D.34535 ] [215])
        (reg:SI 0 ax)) 40 {*movsi_1} (insn_list:REG_DEP_ANTI 1492 (insn_list:REG_DEP_OUTPUT 1746 (insn_list:REG_DEP_TRUE 1508 (nil))))
    (nil))

(insn:TI 1750 1509 1751 20 ./CppStatUtilities.cc:101 (parallel [
            (set (reg:SI 1 dx [216])
                (ashiftrt:SI (reg:SI 1 dx [216])
                    (const_int 31 [0x1f])))
            (clobber (reg:CC 17 flags))
        ]) 443 {*ashrsi3_1} (insn_list:REG_DEP_TRUE 1509 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 1751 1750 1511 20 ./CppStatUtilities.cc:101 (parallel [
            (set (reg:SI 0 ax [382])
                (div:SI (reg:SI 0 ax)
                    (reg/v:SI 41 r12 [orig:85 sample ] [85])))
            (set (reg:SI 1 dx [216])
                (mod:SI (reg:SI 0 ax)
                    (reg/v:SI 41 r12 [orig:85 sample ] [85])))
            (use (reg:SI 1 dx [216]))
            (clobber (reg:CC 17 flags))
        ]) 279 {*divmodsi_noext} (insn_list:REG_DEP_ANTI 1509 (insn_list:REG_DEP_TRUE 1750 (insn_list:REG_DEP_TRUE 1508 (nil))))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_UNUSED (reg:SI 0 ax [382])
            (nil))))

(insn:TI 1511 1751 1752 20 ./CppStatUtilities.cc:101 (set (reg:DI 38 r9 [217])
        (sign_extend:DI (reg:SI 1 dx [216]))) 115 {extendsidi2_rex64} (insn_list:REG_DEP_OUTPUT 175 (insn_list:REG_DEP_OUTPUT 1470 (insn_list:REG_DEP_OUTPUT 1489 (insn_list:REG_DEP_OUTPUT 1508 (insn_list:REG_DEP_TRUE 1751 (nil))))))
    (expr_list:REG_DEAD (reg:SI 1 dx [216])
        (nil)))

(insn:TI 1752 1511 1753 20 ./CppStatUtilities.cc:101 (set (reg:DI 37 r8 [218])
        (mem:DI (plus:DI (mult:DI (reg:DI 38 r9 [217])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 42 r13 [orig:82 data ] [82])) [3 S8 A64])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_OUTPUT 175 (insn_list:REG_DEP_OUTPUT 1470 (insn_list:REG_DEP_OUTPUT 1489 (insn_list:REG_DEP_TRUE 1511 (insn_list:REG_DEP_ANTI 1508 (nil))))))
    (expr_list:REG_DEAD (reg:DI 38 r9 [217])
        (nil)))

(insn:TI 1753 1752 1527 20 ./CppStatUtilities.cc:101 (set (mem:DI (plus:DI (reg/f:DI 6 bp [orig:201 ivtmp.1158 ] [201])
                (const_int 24 [0x18])) [3 S8 A64])
        (reg:DI 37 r8 [218])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 1508 (insn_list:REG_DEP_TRUE 1752 (nil)))
    (expr_list:REG_DEAD (reg:DI 37 r8 [218])
        (nil)))

(call_insn:TI 1527 1753 1528 20 ./CppStatUtilities.cc:101 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("rand") [flags 0x41] <function_decl 0x2b5eb50eef00 rand>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_OUTPUT 1492 (insn_list:REG_DEP_ANTI 1748 (insn_list:REG_DEP_ANTI 1747 (insn_list:REG_DEP_ANTI 1752 (insn_list:REG_DEP_ANTI 1738 (insn_list:REG_DEP_OUTPUT 1737 (insn_list:REG_DEP_ANTI 1743 (insn_list:REG_DEP_OUTPUT 1742 (insn_list:REG_DEP_ANTI 1511 (insn_list:REG_DEP_OUTPUT 1751 (insn_list:REG_DEP_ANTI 1508 (insn_list:REG_DEP_TRUE 1753 (nil)))))))))))))
    (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (nil))

(insn:TI 1528 1527 1755 20 ./CppStatUtilities.cc:101 (set (reg:SI 1 dx [orig:221 D.34535 ] [221])
        (reg:SI 0 ax)) 40 {*movsi_1} (insn_list:REG_DEP_ANTI 1511 (insn_list:REG_DEP_OUTPUT 1751 (insn_list:REG_DEP_TRUE 1527 (nil))))
    (nil))

(insn:TI 1755 1528 1756 20 ./CppStatUtilities.cc:101 (parallel [
            (set (reg:SI 1 dx [222])
                (ashiftrt:SI (reg:SI 1 dx [222])
                    (const_int 31 [0x1f])))
            (clobber (reg:CC 17 flags))
        ]) 443 {*ashrsi3_1} (insn_list:REG_DEP_TRUE 1528 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 1756 1755 1530 20 ./CppStatUtilities.cc:101 (parallel [
            (set (reg:SI 0 ax [383])
                (div:SI (reg:SI 0 ax)
                    (reg/v:SI 41 r12 [orig:85 sample ] [85])))
            (set (reg:SI 1 dx [222])
                (mod:SI (reg:SI 0 ax)
                    (reg/v:SI 41 r12 [orig:85 sample ] [85])))
            (use (reg:SI 1 dx [222]))
            (clobber (reg:CC 17 flags))
        ]) 279 {*divmodsi_noext} (insn_list:REG_DEP_ANTI 1528 (insn_list:REG_DEP_TRUE 1755 (insn_list:REG_DEP_TRUE 1527 (nil))))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_UNUSED (reg:SI 0 ax [383])
            (nil))))

(insn:TI 1530 1756 1757 20 ./CppStatUtilities.cc:101 (set (reg:DI 5 di [223])
        (sign_extend:DI (reg:SI 1 dx [222]))) 115 {extendsidi2_rex64} (insn_list:REG_DEP_OUTPUT 175 (insn_list:REG_DEP_OUTPUT 1470 (insn_list:REG_DEP_OUTPUT 1489 (insn_list:REG_DEP_OUTPUT 1508 (insn_list:REG_DEP_OUTPUT 1527 (insn_list:REG_DEP_TRUE 1756 (nil)))))))
    (expr_list:REG_DEAD (reg:SI 1 dx [222])
        (nil)))

(insn:TI 1757 1530 1758 20 ./CppStatUtilities.cc:101 (set (reg:DI 43 r14 [224])
        (mem:DI (plus:DI (mult:DI (reg:DI 5 di [223])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 42 r13 [orig:82 data ] [82])) [3 S8 A64])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 1737 (insn_list:REG_DEP_OUTPUT 178 (insn_list:REG_DEP_TRUE 1530 (insn_list:REG_DEP_ANTI 1527 (nil)))))
    (expr_list:REG_DEAD (reg:DI 5 di [223])
        (nil)))

(insn:TI 1758 1757 1546 20 ./CppStatUtilities.cc:101 (set (mem:DI (plus:DI (reg/f:DI 6 bp [orig:201 ivtmp.1158 ] [201])
                (const_int 32 [0x20])) [3 S8 A64])
        (reg:DI 43 r14 [224])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 1527 (insn_list:REG_DEP_TRUE 1757 (nil)))
    (expr_list:REG_DEAD (reg:DI 43 r14 [224])
        (nil)))

(call_insn:TI 1546 1758 1547 20 ./CppStatUtilities.cc:101 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("rand") [flags 0x41] <function_decl 0x2b5eb50eef00 rand>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_OUTPUT 1492 (insn_list:REG_DEP_ANTI 1748 (insn_list:REG_DEP_ANTI 1747 (insn_list:REG_DEP_OUTPUT 1511 (insn_list:REG_DEP_ANTI 1753 (insn_list:REG_DEP_ANTI 1752 (insn_list:REG_DEP_ANTI 1757 (insn_list:REG_DEP_ANTI 1738 (insn_list:REG_DEP_OUTPUT 1737 (insn_list:REG_DEP_ANTI 1743 (insn_list:REG_DEP_OUTPUT 1742 (insn_list:REG_DEP_ANTI 1530 (insn_list:REG_DEP_OUTPUT 1756 (insn_list:REG_DEP_ANTI 1527 (insn_list:REG_DEP_TRUE 1758 (nil))))))))))))))))
    (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (nil))

(insn:TI 1547 1546 1760 20 ./CppStatUtilities.cc:101 (set (reg:SI 1 dx [orig:227 D.34535 ] [227])
        (reg:SI 0 ax)) 40 {*movsi_1} (insn_list:REG_DEP_ANTI 1530 (insn_list:REG_DEP_OUTPUT 1756 (insn_list:REG_DEP_TRUE 1546 (nil))))
    (nil))

(insn:TI 1760 1547 1761 20 ./CppStatUtilities.cc:101 (parallel [
            (set (reg:SI 1 dx [228])
                (ashiftrt:SI (reg:SI 1 dx [228])
                    (const_int 31 [0x1f])))
            (clobber (reg:CC 17 flags))
        ]) 443 {*ashrsi3_1} (insn_list:REG_DEP_TRUE 1547 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 1761 1760 1549 20 ./CppStatUtilities.cc:101 (parallel [
            (set (reg:SI 0 ax [384])
                (div:SI (reg:SI 0 ax)
                    (reg/v:SI 41 r12 [orig:85 sample ] [85])))
            (set (reg:SI 1 dx [228])
                (mod:SI (reg:SI 0 ax)
                    (reg/v:SI 41 r12 [orig:85 sample ] [85])))
            (use (reg:SI 1 dx [228]))
            (clobber (reg:CC 17 flags))
        ]) 279 {*divmodsi_noext} (insn_list:REG_DEP_ANTI 1547 (insn_list:REG_DEP_TRUE 1760 (insn_list:REG_DEP_TRUE 1546 (nil))))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_UNUSED (reg:SI 0 ax [384])
            (nil))))

(insn:TI 1549 1761 1762 20 ./CppStatUtilities.cc:101 (set (reg:DI 4 si [229])
        (sign_extend:DI (reg:SI 1 dx [228]))) 115 {extendsidi2_rex64} (insn_list:REG_DEP_ANTI 1738 (insn_list:REG_DEP_OUTPUT 1470 (insn_list:REG_DEP_OUTPUT 1489 (insn_list:REG_DEP_OUTPUT 1508 (insn_list:REG_DEP_OUTPUT 1527 (insn_list:REG_DEP_OUTPUT 1546 (insn_list:REG_DEP_OUTPUT 1737 (insn_list:REG_DEP_TRUE 1761 (nil)))))))))
    (expr_list:REG_DEAD (reg:SI 1 dx [228])
        (nil)))

(insn:TI 1762 1549 1763 20 ./CppStatUtilities.cc:101 (set (reg:DI 3 bx [230])
        (mem:DI (plus:DI (mult:DI (reg:DI 4 si [229])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 42 r13 [orig:82 data ] [82])) [3 S8 A64])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 1742 (insn_list:REG_DEP_OUTPUT 1473 (insn_list:REG_DEP_TRUE 1549 (insn_list:REG_DEP_ANTI 1546 (nil)))))
    (expr_list:REG_DEAD (reg:DI 4 si [229])
        (nil)))

(insn:TI 1763 1762 1565 20 ./CppStatUtilities.cc:101 (set (mem:DI (plus:DI (reg/f:DI 6 bp [orig:201 ivtmp.1158 ] [201])
                (const_int 40 [0x28])) [3 S8 A64])
        (reg:DI 3 bx [230])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 1546 (insn_list:REG_DEP_TRUE 1762 (nil)))
    (expr_list:REG_DEAD (reg:DI 3 bx [230])
        (nil)))

(call_insn:TI 1565 1763 1566 20 ./CppStatUtilities.cc:101 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("rand") [flags 0x41] <function_decl 0x2b5eb50eef00 rand>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_OUTPUT 1492 (insn_list:REG_DEP_ANTI 1748 (insn_list:REG_DEP_ANTI 1747 (insn_list:REG_DEP_OUTPUT 1511 (insn_list:REG_DEP_ANTI 1753 (insn_list:REG_DEP_ANTI 1752 (insn_list:REG_DEP_ANTI 1757 (insn_list:REG_DEP_OUTPUT 1530 (insn_list:REG_DEP_ANTI 1762 (insn_list:REG_DEP_ANTI 1743 (insn_list:REG_DEP_OUTPUT 1742 (insn_list:REG_DEP_ANTI 1549 (insn_list:REG_DEP_OUTPUT 1761 (insn_list:REG_DEP_ANTI 1546 (insn_list:REG_DEP_TRUE 1763 (nil))))))))))))))))
    (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (nil))

(insn:TI 1566 1565 1765 20 ./CppStatUtilities.cc:101 (set (reg:SI 1 dx [orig:233 D.34535 ] [233])
        (reg:SI 0 ax)) 40 {*movsi_1} (insn_list:REG_DEP_ANTI 1549 (insn_list:REG_DEP_OUTPUT 1761 (insn_list:REG_DEP_TRUE 1565 (nil))))
    (nil))

(insn:TI 1765 1566 1766 20 ./CppStatUtilities.cc:101 (parallel [
            (set (reg:SI 1 dx [234])
                (ashiftrt:SI (reg:SI 1 dx [234])
                    (const_int 31 [0x1f])))
            (clobber (reg:CC 17 flags))
        ]) 443 {*ashrsi3_1} (insn_list:REG_DEP_TRUE 1566 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 1766 1765 1568 20 ./CppStatUtilities.cc:101 (parallel [
            (set (reg:SI 0 ax [385])
                (div:SI (reg:SI 0 ax)
                    (reg/v:SI 41 r12 [orig:85 sample ] [85])))
            (set (reg:SI 1 dx [234])
                (mod:SI (reg:SI 0 ax)
                    (reg/v:SI 41 r12 [orig:85 sample ] [85])))
            (use (reg:SI 1 dx [234]))
            (clobber (reg:CC 17 flags))
        ]) 279 {*divmodsi_noext} (insn_list:REG_DEP_ANTI 1566 (insn_list:REG_DEP_TRUE 1765 (insn_list:REG_DEP_TRUE 1565 (nil))))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_UNUSED (reg:SI 0 ax [385])
            (nil))))

(insn:TI 1568 1766 1767 20 ./CppStatUtilities.cc:101 (set (reg:DI 2 cx [235])
        (sign_extend:DI (reg:SI 1 dx [234]))) 115 {extendsidi2_rex64} (insn_list:REG_DEP_ANTI 1743 (insn_list:REG_DEP_OUTPUT 1489 (insn_list:REG_DEP_OUTPUT 1508 (insn_list:REG_DEP_OUTPUT 1527 (insn_list:REG_DEP_OUTPUT 1546 (insn_list:REG_DEP_OUTPUT 1565 (insn_list:REG_DEP_OUTPUT 1742 (insn_list:REG_DEP_TRUE 1766 (nil)))))))))
    (expr_list:REG_DEAD (reg:SI 1 dx [234])
        (nil)))

(insn:TI 1767 1568 1768 20 ./CppStatUtilities.cc:101 (set (reg:DI 40 r11 [236])
        (mem:DI (plus:DI (mult:DI (reg:DI 2 cx [235])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 42 r13 [orig:82 data ] [82])) [3 S8 A64])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 1747 (insn_list:REG_DEP_OUTPUT 1508 (insn_list:REG_DEP_OUTPUT 1527 (insn_list:REG_DEP_OUTPUT 1546 (insn_list:REG_DEP_OUTPUT 1492 (insn_list:REG_DEP_TRUE 1568 (insn_list:REG_DEP_ANTI 1565 (nil))))))))
    (expr_list:REG_DEAD (reg:DI 2 cx [235])
        (nil)))

(insn:TI 1768 1767 1584 20 ./CppStatUtilities.cc:101 (set (mem:DI (plus:DI (reg/f:DI 6 bp [orig:201 ivtmp.1158 ] [201])
                (const_int 48 [0x30])) [3 S8 A64])
        (reg:DI 40 r11 [236])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 1565 (insn_list:REG_DEP_TRUE 1767 (nil)))
    (expr_list:REG_DEAD (reg:DI 40 r11 [236])
        (nil)))

(call_insn:TI 1584 1768 1585 20 ./CppStatUtilities.cc:101 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("rand") [flags 0x41] <function_decl 0x2b5eb50eef00 rand>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_ANTI 1748 (insn_list:REG_DEP_OUTPUT 1747 (insn_list:REG_DEP_OUTPUT 1511 (insn_list:REG_DEP_ANTI 1753 (insn_list:REG_DEP_ANTI 1752 (insn_list:REG_DEP_ANTI 1757 (insn_list:REG_DEP_OUTPUT 1530 (insn_list:REG_DEP_ANTI 1762 (insn_list:REG_DEP_OUTPUT 1549 (insn_list:REG_DEP_ANTI 1767 (insn_list:REG_DEP_ANTI 1568 (insn_list:REG_DEP_OUTPUT 1766 (insn_list:REG_DEP_ANTI 1565 (insn_list:REG_DEP_TRUE 1768 (nil)))))))))))))))
    (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (nil))

(insn:TI 1585 1584 1591 20 ./CppStatUtilities.cc:101 (set (reg:SI 1 dx [orig:239 D.34535 ] [239])
        (reg:SI 0 ax)) 40 {*movsi_1} (insn_list:REG_DEP_ANTI 1568 (insn_list:REG_DEP_OUTPUT 1766 (insn_list:REG_DEP_TRUE 1584 (nil))))
    (nil))

(insn 1591 1585 1770 20 ./CppStatUtilities.cc:100 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                        (const_int 4 [0x4])) [90 S4 A8])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                            (const_int 4 [0x4])) [90 S4 A8])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (insn_list:REG_DEP_ANTI 1584 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 1770 1591 1771 20 ./CppStatUtilities.cc:101 (parallel [
            (set (reg:SI 1 dx [240])
                (ashiftrt:SI (reg:SI 1 dx [240])
                    (const_int 31 [0x1f])))
            (clobber (reg:CC 17 flags))
        ]) 443 {*ashrsi3_1} (insn_list:REG_DEP_TRUE 1585 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 1771 1770 1587 20 ./CppStatUtilities.cc:101 (parallel [
            (set (reg:SI 0 ax [386])
                (div:SI (reg:SI 0 ax)
                    (reg/v:SI 41 r12 [orig:85 sample ] [85])))
            (set (reg:SI 1 dx [240])
                (mod:SI (reg:SI 0 ax)
                    (reg/v:SI 41 r12 [orig:85 sample ] [85])))
            (use (reg:SI 1 dx [240]))
            (clobber (reg:CC 17 flags))
        ]) 279 {*divmodsi_noext} (insn_list:REG_DEP_ANTI 1585 (insn_list:REG_DEP_TRUE 1770 (insn_list:REG_DEP_TRUE 1584 (nil))))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_UNUSED (reg:SI 0 ax [386])
            (nil))))

(insn:TI 1587 1771 1772 20 ./CppStatUtilities.cc:101 (set (reg:DI 39 r10 [241])
        (sign_extend:DI (reg:SI 1 dx [240]))) 115 {extendsidi2_rex64} (insn_list:REG_DEP_ANTI 1748 (insn_list:REG_DEP_OUTPUT 1508 (insn_list:REG_DEP_OUTPUT 1527 (insn_list:REG_DEP_OUTPUT 1546 (insn_list:REG_DEP_OUTPUT 1565 (insn_list:REG_DEP_OUTPUT 1584 (insn_list:REG_DEP_OUTPUT 1747 (insn_list:REG_DEP_TRUE 1771 (nil)))))))))
    (expr_list:REG_DEAD (reg:SI 1 dx [240])
        (nil)))

(insn:TI 1772 1587 1773 20 ./CppStatUtilities.cc:101 (set (reg:DI 38 r9 [242])
        (mem:DI (plus:DI (mult:DI (reg:DI 39 r10 [241])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 42 r13 [orig:82 data ] [82])) [3 S8 A64])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 1752 (insn_list:REG_DEP_OUTPUT 1527 (insn_list:REG_DEP_OUTPUT 1546 (insn_list:REG_DEP_OUTPUT 1565 (insn_list:REG_DEP_OUTPUT 1511 (insn_list:REG_DEP_TRUE 1587 (insn_list:REG_DEP_ANTI 1584 (nil))))))))
    (expr_list:REG_DEAD (reg:DI 39 r10 [241])
        (nil)))

(insn:TI 1773 1772 1592 20 ./CppStatUtilities.cc:101 (set (mem:DI (plus:DI (reg/f:DI 6 bp [orig:201 ivtmp.1158 ] [201])
                (const_int 56 [0x38])) [3 S8 A64])
        (reg:DI 38 r9 [242])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 1584 (insn_list:REG_DEP_TRUE 1772 (nil)))
    (expr_list:REG_DEAD (reg:DI 38 r9 [242])
        (nil)))

(insn 1592 1773 1593 20 ./CppStatUtilities.cc:100 (parallel [
            (set (reg/f:DI 6 bp [orig:201 ivtmp.1158 ] [201])
                (plus:DI (reg/f:DI 6 bp [orig:201 ivtmp.1158 ] [201])
                    (const_int 64 [0x40])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 1738 (insn_list:REG_DEP_ANTI 1743 (insn_list:REG_DEP_ANTI 1748 (insn_list:REG_DEP_ANTI 1753 (insn_list:REG_DEP_ANTI 1758 (insn_list:REG_DEP_ANTI 1763 (insn_list:REG_DEP_ANTI 1768 (insn_list:REG_DEP_ANTI 1773 (nil)))))))))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 1593 1592 1594 20 ./CppStatUtilities.cc:100 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                    (const_int 4 [0x4])) [90 S4 A8])
            (reg/v:SI 41 r12 [orig:85 sample ] [85]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_OUTPUT 175 (insn_list:REG_DEP_OUTPUT 1735 (insn_list:REG_DEP_OUTPUT 1736 (insn_list:REG_DEP_OUTPUT 1470 (insn_list:REG_DEP_OUTPUT 1740 (insn_list:REG_DEP_OUTPUT 1741 (insn_list:REG_DEP_OUTPUT 1489 (insn_list:REG_DEP_OUTPUT 1745 (insn_list:REG_DEP_OUTPUT 1746 (insn_list:REG_DEP_OUTPUT 1508 (insn_list:REG_DEP_OUTPUT 1750 (insn_list:REG_DEP_OUTPUT 1751 (insn_list:REG_DEP_OUTPUT 1527 (insn_list:REG_DEP_OUTPUT 1755 (insn_list:REG_DEP_OUTPUT 1756 (insn_list:REG_DEP_OUTPUT 1546 (insn_list:REG_DEP_OUTPUT 1760 (insn_list:REG_DEP_OUTPUT 1761 (insn_list:REG_DEP_OUTPUT 1565 (insn_list:REG_DEP_OUTPUT 1765 (insn_list:REG_DEP_OUTPUT 1766 (insn_list:REG_DEP_OUTPUT 1770 (insn_list:REG_DEP_OUTPUT 1771 (insn_list:REG_DEP_OUTPUT 1592 (insn_list:REG_DEP_ANTI 1584 (insn_list:REG_DEP_TRUE 1591 (nil)))))))))))))))))))))))))))
    (nil))

(jump_insn:TI 1594 1593 1686 20 ./CppStatUtilities.cc:100 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 172)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 175 (insn_list:REG_DEP_ANTI 176 (insn_list:REG_DEP_ANTI 1735 (insn_list:REG_DEP_ANTI 1736 (insn_list:REG_DEP_ANTI 178 (insn_list:REG_DEP_ANTI 1737 (insn_list:REG_DEP_ANTI 1738 (insn_list:REG_DEP_ANTI 1470 (insn_list:REG_DEP_ANTI 1471 (insn_list:REG_DEP_ANTI 1740 (insn_list:REG_DEP_ANTI 1741 (insn_list:REG_DEP_ANTI 1473 (insn_list:REG_DEP_ANTI 1742 (insn_list:REG_DEP_ANTI 1743 (insn_list:REG_DEP_ANTI 1489 (insn_list:REG_DEP_ANTI 1490 (insn_list:REG_DEP_ANTI 1745 (insn_list:REG_DEP_ANTI 1746 (insn_list:REG_DEP_ANTI 1492 (insn_list:REG_DEP_ANTI 1747 (insn_list:REG_DEP_ANTI 1748 (insn_list:REG_DEP_ANTI 1508 (insn_list:REG_DEP_ANTI 1509 (insn_list:REG_DEP_ANTI 1750 (insn_list:REG_DEP_ANTI 1751 (insn_list:REG_DEP_ANTI 1511 (insn_list:REG_DEP_ANTI 1752 (insn_list:REG_DEP_ANTI 1753 (insn_list:REG_DEP_ANTI 1527 (insn_list:REG_DEP_ANTI 1528 (insn_list:REG_DEP_ANTI 1755 (insn_list:REG_DEP_ANTI 1756 (insn_list:REG_DEP_ANTI 1530 (insn_list:REG_DEP_ANTI 1757 (insn_list:REG_DEP_ANTI 1758 (insn_list:REG_DEP_ANTI 1546 (insn_list:REG_DEP_ANTI 1547 (insn_list:REG_DEP_ANTI 1760 (insn_list:REG_DEP_ANTI 1761 (insn_list:REG_DEP_ANTI 1549 (insn_list:REG_DEP_ANTI 1762 (insn_list:REG_DEP_ANTI 1763 (insn_list:REG_DEP_ANTI 1565 (insn_list:REG_DEP_ANTI 1566 (insn_list:REG_DEP_ANTI 1765 (insn_list:REG_DEP_ANTI 1766 (insn_list:REG_DEP_ANTI 1568 (insn_list:REG_DEP_ANTI 1767 (insn_list:REG_DEP_ANTI 1768 (insn_list:REG_DEP_ANTI 1585 (insn_list:REG_DEP_ANTI 1770 (insn_list:REG_DEP_ANTI 1771 (insn_list:REG_DEP_ANTI 1587 (insn_list:REG_DEP_ANTI 1772 (insn_list:REG_DEP_ANTI 1592 (insn_list:REG_DEP_TRUE 1593 (insn_list:REG_DEP_ANTI 1584 (insn_list:REG_DEP_ANTI 1773 (insn_list:REG_DEP_ANTI 1591 (nil))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 9000 [0x2328])
            (nil))))
;; End of basic block 20, registers live:
 6 [bp] 7 [sp] 41 [r12] 42 [r13] 44 [r15]

;; Start of basic block 21, registers live: 7 [sp] 41 [r12] 42 [r13] 44 [r15]
(code_label:HI 1686 1594 1275 21 1162 "" [2 uses])

(note:HI 1275 1686 950 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(note:HI 950 1275 194 21 NOTE_INSN_DELETED)

(insn:TI 194 950 1839 21 ./CppStatUtilities.cc:103 (set (reg:DI 5 di [ x ])
        (mem/f/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 40 [0x28])) [85 x+0 S8 A8])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 1839 194 191 21 ./CppStatUtilities.cc:103 (set (reg/f:DI 1 dx [108])
        (plus:DI (reg/f:DI 7 sp)
            (const_int 48 [0x30]))) 196 {*lea_2_rex64} (nil)
    (nil))

(insn 191 1839 190 21 ./CppStatUtilities.cc:103 (set (reg:SI 2 cx)
        (const_int 5 [0x5])) 40 {*movsi_1} (nil)
    (nil))

(insn:TI 190 191 193 21 ./CppStatUtilities.cc:103 (set (reg:SI 37 r8)
        (const_int 100 [0x64])) 40 {*movsi_1} (nil)
    (nil))

(insn 193 190 195 21 ./CppStatUtilities.cc:103 (set (reg:SI 4 si [ sample ])
        (reg/v:SI 41 r12 [orig:85 sample ] [85])) 40 {*movsi_1} (nil)
    (nil))

(call_insn:TI 195 193 1724 21 ./CppStatUtilities.cc:103 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_Z11percentilesPKdiS0_ii") [flags 0x3] <function_decl 0x2b5eb636a000 percentiles>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_TRUE 190 (insn_list:REG_DEP_TRUE 194 (insn_list:REG_DEP_TRUE 193 (insn_list:REG_DEP_TRUE 191 (insn_list:REG_DEP_TRUE 1839 (nil))))))
    (expr_list:REG_DEAD (reg:SI 37 r8)
        (expr_list:REG_DEAD (reg:SI 2 cx)
            (expr_list:REG_DEAD (reg:DI 1 dx)
                (expr_list:REG_DEAD (reg:SI 4 si [ sample ])
                    (expr_list:REG_DEAD (reg:DI 5 di [ x ])
                        (nil))))))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di [ x ]))
        (expr_list:REG_DEP_TRUE (use (reg:SI 4 si [ sample ]))
            (expr_list:REG_DEP_TRUE (use (reg:DI 1 dx))
                (expr_list:REG_DEP_TRUE (use (reg:SI 2 cx))
                    (expr_list:REG_DEP_TRUE (use (reg:SI 37 r8))
                        (nil)))))))

(insn:TI 1724 195 196 21 ./CppStatUtilities.cc:106 (set (reg:DI 1 dx)
        (mem/f/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 40 [0x28])) [85 x+0 S8 A8])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_OUTPUT 1839 (insn_list:REG_DEP_ANTI 195 (nil)))
    (nil))

(insn 196 1724 2005 21 ./CppStatUtilities.cc:103 (set (reg/v/f:DI 43 r14 [orig:74 perc ] [74])
        (reg:DI 0 ax)) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 195 (nil))
    (nil))

(note 2005 196 1840 21 ( perc (expr_list:REG_DEP_TRUE (reg/v/f:DI 43 r14 [orig:74 perc ] [74])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn 1840 2005 1841 21 ./CppStatUtilities.cc:103 (set (reg/f:DI 6 bp [orig:65 prephitmp.1125 ] [65])
        (plus:DI (reg:DI 0 ax [orig:74 perc ] [74])
            (const_int 16 [0x10]))) 196 {*lea_2_rex64} (insn_list:REG_DEP_TRUE 195 (nil))
    (expr_list:REG_DEAD (reg:DI 0 ax [orig:74 perc ] [74])
        (nil)))

(insn:TI 1841 1840 1842 21 (set (reg:V2DF 22 xmm1 [244])
        (vec_concat:V2DF (mem/u/c/i:DF (symbol_ref/u:DI ("*.LC39") [flags 0x2]) [3 S8 A128])
            (const_double:DF 0.0 [0x0.0p+0]))) 1088 {*vec_concatv2df} (insn_list:REG_DEP_ANTI 195 (nil))
    (nil))

(insn 1842 1841 962 21 (set (reg:SI 0 ax [148])
        (subreg:SI (plus:DI (reg:DI 41 r12 [orig:85 sample ] [85])
                (const_int -1 [0xffffffffffffffff])) 0)) 194 {*lea_1_rex64} (insn_list:REG_DEP_ANTI 196 (insn_list:REG_DEP_ANTI 1840 (insn_list:REG_DEP_OUTPUT 195 (nil))))
    (nil))

(insn:TI 962 1842 2006 21 ./CppStatUtilities.cc:105 (set (reg/v:SI 2 cx [orig:245 i ] [245])
        (const_int 1 [0x1])) 40 {*movsi_1} (insn_list:REG_DEP_ANTI 195 (insn_list:REG_DEP_OUTPUT 191 (nil)))
    (nil))

(note 2006 962 957 21 ( i (expr_list:REG_DEP_TRUE (reg/v:SI 2 cx [orig:245 i ] [245])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 957 2006 952 21 ./CppStatUtilities.cc:106 (set (reg:DF 25 xmm4 [110])
        (mem:DF (reg:DI 1 dx) [3 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 1724 (insn_list:REG_DEP_ANTI 195 (nil)))
    (expr_list:REG_DEAD (reg:DI 1 dx)
        (nil)))

(insn 952 957 964 21 (parallel [
            (set (reg:SI 0 ax [148])
                (and:SI (reg:SI 0 ax [148])
                    (const_int 7 [0x7])))
            (clobber (reg:CC 17 flags))
        ]) 299 {*andsi_1} (insn_list:REG_DEP_TRUE 1842 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 964 952 963 21 ./CppStatUtilities.cc:105 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 2 cx [orig:245 i ] [245])
            (reg/v:SI 41 r12 [orig:85 sample ] [85]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_OUTPUT 195 (insn_list:REG_DEP_OUTPUT 952 (insn_list:REG_DEP_TRUE 962 (nil))))
    (nil))

(insn:TI 963 964 958 21 ./CppStatUtilities.cc:105 (set (reg:DI 1 dx [orig:246 ivtmp.1150 ] [246])
        (const_int 1 [0x1])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 957 (insn_list:REG_DEP_OUTPUT 1724 (nil)))
    (nil))

(insn:TI 958 963 1843 21 ./CppStatUtilities.cc:106 (set (reg:DF 25 xmm4 [110])
        (minus:DF (reg:DF 25 xmm4 [110])
            (mem:DF (plus:DI (reg/v/f:DI 43 r14 [orig:74 perc ] [74])
                    (const_int 16 [0x10])) [3 S8 A64]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 196 (insn_list:REG_DEP_TRUE 957 (insn_list:REG_DEP_ANTI 195 (nil))))
    (nil))

(insn:TI 1843 958 960 21 ./CppStatUtilities.cc:106 (set (reg:V2DF 25 xmm4 [110])
        (and:V2DF (reg:V2DF 25 xmm4 [110])
            (reg:V2DF 22 xmm1 [244]))) 1050 {*andv2df3} (insn_list:REG_DEP_TRUE 958 (insn_list:REG_DEP_TRUE 1841 (nil)))
    (nil))

(insn:TI 960 1843 965 21 ./CppStatUtilities.cc:106 (set (mem:DF (reg/f:DI 44 r15 [102]) [3 S8 A64])
        (reg:DF 25 xmm4 [110])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 1843 (insn_list:REG_DEP_ANTI 195 (insn_list:REG_DEP_ANTI 957 (insn_list:REG_DEP_ANTI 958 (nil)))))
    (expr_list:REG_DEAD (reg:DF 25 xmm4 [110])
        (expr_list:REG_EQUAL (abs:DF (reg:DF 109))
            (nil))))

(jump_insn 965 960 1133 21 ./CppStatUtilities.cc:105 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 215)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 1839 (insn_list:REG_DEP_ANTI 190 (insn_list:REG_DEP_ANTI 191 (insn_list:REG_DEP_ANTI 193 (insn_list:REG_DEP_ANTI 194 (insn_list:REG_DEP_ANTI 196 (insn_list:REG_DEP_ANTI 1840 (insn_list:REG_DEP_ANTI 1841 (insn_list:REG_DEP_ANTI 1842 (insn_list:REG_DEP_ANTI 952 (insn_list:REG_DEP_ANTI 1724 (insn_list:REG_DEP_ANTI 957 (insn_list:REG_DEP_ANTI 958 (insn_list:REG_DEP_ANTI 1843 (insn_list:REG_DEP_ANTI 962 (insn_list:REG_DEP_ANTI 963 (insn_list:REG_DEP_TRUE 964 (insn_list:REG_DEP_ANTI 195 (insn_list:REG_DEP_ANTI 960 (nil))))))))))))))))))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
            (nil))))
;; End of basic block 21, registers live:
 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 22, registers live: 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note:HI 1133 965 1131 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(insn:TI 1131 1133 1132 22 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [148])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (nil)
    (nil))

(jump_insn:TI 1132 1131 1110 22 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 200)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 1131 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1250 [0x4e2])
            (nil))))
;; End of basic block 22, registers live:
 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 23, registers live: 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note:HI 1110 1132 1108 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(insn:TI 1108 1110 1109 23 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [148])
            (const_int 1 [0x1]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 1109 1108 1087 23 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1703)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 1108 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1428 [0x594])
            (nil))))
;; End of basic block 23, registers live:
 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 24, registers live: 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note:HI 1087 1109 1085 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(insn:TI 1085 1087 1086 24 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [148])
            (const_int 2 [0x2]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 1086 1085 1064 24 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1704)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 1085 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1666 [0x682])
            (nil))))
;; End of basic block 24, registers live:
 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 25, registers live: 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note:HI 1064 1086 1062 25 [bb 25] NOTE_INSN_BASIC_BLOCK)

(insn:TI 1062 1064 1063 25 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [148])
            (const_int 3 [0x3]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 1063 1062 1041 25 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1705)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 1062 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 2000 [0x7d0])
            (nil))))
;; End of basic block 25, registers live:
 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 26, registers live: 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note:HI 1041 1063 1039 26 [bb 26] NOTE_INSN_BASIC_BLOCK)

(insn:TI 1039 1041 1040 26 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [148])
            (const_int 4 [0x4]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 1040 1039 1018 26 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1706)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 1039 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 2500 [0x9c4])
            (nil))))
;; End of basic block 26, registers live:
 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 27, registers live: 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note:HI 1018 1040 1016 27 [bb 27] NOTE_INSN_BASIC_BLOCK)

(insn:TI 1016 1018 1017 27 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [148])
            (const_int 5 [0x5]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 1017 1016 995 27 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1707)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 1016 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 3333 [0xd05])
            (nil))))
;; End of basic block 27, registers live:
 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 28, registers live: 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note:HI 995 1017 993 28 [bb 28] NOTE_INSN_BASIC_BLOCK)

(insn:TI 993 995 994 28 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [148])
            (const_int 6 [0x6]))) 5 {*cmpsi_1_insn} (nil)
    (expr_list:REG_DEAD (reg:SI 0 ax [148])
        (nil)))

(jump_insn:TI 994 993 985 28 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1708)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 993 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 28, registers live:
 1 [dx] 2 [cx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 29, registers live: 1 [dx] 2 [cx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note:HI 985 994 1725 29 [bb 29] NOTE_INSN_BASIC_BLOCK)

(insn:TI 1725 985 981 29 ./CppStatUtilities.cc:106 (set (reg:DI 3 bx)
        (mem/f/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 40 [0x28])) [85 x+0 S8 A8])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 981 1725 2007 29 ./CppStatUtilities.cc:105 (set (strict_low_part (reg:QI 2 cx))
        (const_int 2 [0x2])) 58 {*movstrictqi_1} (nil)
    (expr_list:REG_EQUAL (const_int 2 [0x2])
        (nil)))

(note 2007 981 982 29 ( i (nil)) NOTE_INSN_VAR_LOCATION)

(insn 982 2007 976 29 ./CppStatUtilities.cc:105 (set (strict_low_part (reg:QI 1 dx))
        (const_int 2 [0x2])) 58 {*movstrictqi_1} (nil)
    (expr_list:REG_EQUAL (const_int 2 [0x2])
        (nil)))

(insn:TI 976 982 977 29 ./CppStatUtilities.cc:106 (set (reg:DF 26 xmm5 [330])
        (mem:DF (plus:DI (reg:DI 3 bx)
                (const_int 8 [0x8])) [3 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 1725 (nil))
    (expr_list:REG_DEAD (reg:DI 3 bx)
        (nil)))

(insn:TI 977 976 1838 29 ./CppStatUtilities.cc:106 (set (reg:DF 26 xmm5 [330])
        (minus:DF (reg:DF 26 xmm5 [330])
            (mem:DF (plus:DI (reg/v/f:DI 43 r14 [orig:74 perc ] [74])
                    (const_int 16 [0x10])) [3 S8 A64]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 976 (nil))
    (nil))

(insn:TI 1838 977 979 29 ./CppStatUtilities.cc:106 (set (reg:V2DF 26 xmm5 [330])
        (and:V2DF (reg:V2DF 26 xmm5 [330])
            (reg:V2DF 22 xmm1 [244]))) 1050 {*andv2df3} (insn_list:REG_DEP_TRUE 977 (nil))
    (nil))

(insn:TI 979 1838 2008 29 ./CppStatUtilities.cc:106 (set (mem:DF (plus:DI (reg/f:DI 44 r15 [102])
                (const_int 8 [0x8])) [3 S8 A64])
        (reg:DF 26 xmm5 [330])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 1838 (insn_list:REG_DEP_ANTI 976 (insn_list:REG_DEP_ANTI 977 (nil))))
    (expr_list:REG_DEAD (reg:DF 26 xmm5 [330])
        (expr_list:REG_EQUAL (abs:DF (reg:DF 331))
            (nil))))
;; End of basic block 29, registers live:
 1 [dx] 2 [cx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

(note 2008 979 1708 30 ( i (expr_list:REG_DEP_TRUE (reg/v:SI 2 cx [orig:245 i ] [245])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 30, registers live: 1 [dx] 2 [cx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(code_label:HI 1708 2008 1008 30 1180 "" [1 uses])

(note:HI 1008 1708 1726 30 [bb 30] NOTE_INSN_BASIC_BLOCK)

(insn:TI 1726 1008 1004 30 ./CppStatUtilities.cc:106 (set (reg:DI 4 si)
        (mem/f/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 40 [0x28])) [85 x+0 S8 A8])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 1004 1726 999 30 ./CppStatUtilities.cc:105 (parallel [
            (set (reg/v:SI 2 cx [orig:245 i ] [245])
                (plus:SI (reg/v:SI 2 cx [orig:245 i ] [245])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 999 1004 1000 30 ./CppStatUtilities.cc:106 (set (reg:DF 27 xmm6 [333])
        (mem:DF (plus:DI (mult:DI (reg:DI 1 dx [orig:246 ivtmp.1150 ] [246])
                    (const_int 8 [0x8]))
                (reg:DI 4 si)) [3 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 1726 (nil))
    (expr_list:REG_DEAD (reg:DI 4 si)
        (nil)))

(insn:TI 1000 999 1837 30 ./CppStatUtilities.cc:106 (set (reg:DF 27 xmm6 [333])
        (minus:DF (reg:DF 27 xmm6 [333])
            (mem:DF (plus:DI (reg/v/f:DI 43 r14 [orig:74 perc ] [74])
                    (const_int 16 [0x10])) [3 S8 A64]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 999 (nil))
    (nil))

(insn:TI 1837 1000 1002 30 ./CppStatUtilities.cc:106 (set (reg:V2DF 27 xmm6 [333])
        (and:V2DF (reg:V2DF 27 xmm6 [333])
            (reg:V2DF 22 xmm1 [244]))) 1050 {*andv2df3} (insn_list:REG_DEP_TRUE 1000 (nil))
    (nil))

(insn:TI 1002 1837 1005 30 ./CppStatUtilities.cc:106 (set (mem:DF (plus:DI (mult:DI (reg:DI 1 dx [orig:246 ivtmp.1150 ] [246])
                    (const_int 8 [0x8]))
                (reg/f:DI 44 r15 [102])) [3 S8 A64])
        (reg:DF 27 xmm6 [333])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 1837 (insn_list:REG_DEP_ANTI 999 (insn_list:REG_DEP_ANTI 1000 (nil))))
    (expr_list:REG_DEAD (reg:DF 27 xmm6 [333])
        (expr_list:REG_EQUAL (abs:DF (reg:DF 334))
            (nil))))

(insn 1005 1002 1707 30 ./CppStatUtilities.cc:105 (parallel [
            (set (reg:DI 1 dx [orig:246 ivtmp.1150 ] [246])
                (plus:DI (reg:DI 1 dx [orig:246 ivtmp.1150 ] [246])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 999 (insn_list:REG_DEP_ANTI 1002 (nil)))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 30, registers live:
 1 [dx] 2 [cx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 31, registers live: 1 [dx] 2 [cx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(code_label:HI 1707 1005 1031 31 1179 "" [1 uses])

(note:HI 1031 1707 1727 31 [bb 31] NOTE_INSN_BASIC_BLOCK)

(insn:TI 1727 1031 1027 31 ./CppStatUtilities.cc:106 (set (reg:DI 5 di)
        (mem/f/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 40 [0x28])) [85 x+0 S8 A8])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 1027 1727 1022 31 ./CppStatUtilities.cc:105 (parallel [
            (set (reg/v:SI 2 cx [orig:245 i ] [245])
                (plus:SI (reg/v:SI 2 cx [orig:245 i ] [245])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 1022 1027 1023 31 ./CppStatUtilities.cc:106 (set (reg:DF 28 xmm7 [336])
        (mem:DF (plus:DI (mult:DI (reg:DI 1 dx [orig:246 ivtmp.1150 ] [246])
                    (const_int 8 [0x8]))
                (reg:DI 5 di)) [3 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 1727 (nil))
    (expr_list:REG_DEAD (reg:DI 5 di)
        (nil)))

(insn:TI 1023 1022 1836 31 ./CppStatUtilities.cc:106 (set (reg:DF 28 xmm7 [336])
        (minus:DF (reg:DF 28 xmm7 [336])
            (mem:DF (reg/f:DI 6 bp [orig:65 prephitmp.1125 ] [65]) [3 S8 A64]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 1022 (nil))
    (nil))

(insn:TI 1836 1023 1025 31 ./CppStatUtilities.cc:106 (set (reg:V2DF 28 xmm7 [336])
        (and:V2DF (reg:V2DF 28 xmm7 [336])
            (reg:V2DF 22 xmm1 [244]))) 1050 {*andv2df3} (insn_list:REG_DEP_TRUE 1023 (nil))
    (nil))

(insn:TI 1025 1836 1028 31 ./CppStatUtilities.cc:106 (set (mem:DF (plus:DI (mult:DI (reg:DI 1 dx [orig:246 ivtmp.1150 ] [246])
                    (const_int 8 [0x8]))
                (reg/f:DI 44 r15 [102])) [3 S8 A64])
        (reg:DF 28 xmm7 [336])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 1836 (insn_list:REG_DEP_ANTI 1022 (insn_list:REG_DEP_ANTI 1023 (nil))))
    (expr_list:REG_DEAD (reg:DF 28 xmm7 [336])
        (expr_list:REG_EQUAL (abs:DF (reg:DF 337))
            (nil))))

(insn 1028 1025 1706 31 ./CppStatUtilities.cc:105 (parallel [
            (set (reg:DI 1 dx [orig:246 ivtmp.1150 ] [246])
                (plus:DI (reg:DI 1 dx [orig:246 ivtmp.1150 ] [246])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 1022 (insn_list:REG_DEP_ANTI 1025 (nil)))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 31, registers live:
 1 [dx] 2 [cx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 32, registers live: 1 [dx] 2 [cx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(code_label:HI 1706 1028 1054 32 1178 "" [1 uses])

(note:HI 1054 1706 1728 32 [bb 32] NOTE_INSN_BASIC_BLOCK)

(insn:TI 1728 1054 1050 32 ./CppStatUtilities.cc:106 (set (reg:DI 37 r8)
        (mem/f/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 40 [0x28])) [85 x+0 S8 A8])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 1050 1728 1045 32 ./CppStatUtilities.cc:105 (parallel [
            (set (reg/v:SI 2 cx [orig:245 i ] [245])
                (plus:SI (reg/v:SI 2 cx [orig:245 i ] [245])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 1045 1050 1046 32 ./CppStatUtilities.cc:106 (set (reg:DF 45 xmm8 [339])
        (mem:DF (plus:DI (mult:DI (reg:DI 1 dx [orig:246 ivtmp.1150 ] [246])
                    (const_int 8 [0x8]))
                (reg:DI 37 r8)) [3 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 1728 (nil))
    (expr_list:REG_DEAD (reg:DI 37 r8)
        (nil)))

(insn:TI 1046 1045 1835 32 ./CppStatUtilities.cc:106 (set (reg:DF 45 xmm8 [339])
        (minus:DF (reg:DF 45 xmm8 [339])
            (mem:DF (reg/f:DI 6 bp [orig:65 prephitmp.1125 ] [65]) [3 S8 A64]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 1045 (nil))
    (nil))

(insn:TI 1835 1046 1048 32 ./CppStatUtilities.cc:106 (set (reg:V2DF 45 xmm8 [339])
        (and:V2DF (reg:V2DF 45 xmm8 [339])
            (reg:V2DF 22 xmm1 [244]))) 1050 {*andv2df3} (insn_list:REG_DEP_TRUE 1046 (nil))
    (nil))

(insn:TI 1048 1835 1051 32 ./CppStatUtilities.cc:106 (set (mem:DF (plus:DI (mult:DI (reg:DI 1 dx [orig:246 ivtmp.1150 ] [246])
                    (const_int 8 [0x8]))
                (reg/f:DI 44 r15 [102])) [3 S8 A64])
        (reg:DF 45 xmm8 [339])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 1835 (insn_list:REG_DEP_ANTI 1045 (insn_list:REG_DEP_ANTI 1046 (nil))))
    (expr_list:REG_DEAD (reg:DF 45 xmm8 [339])
        (expr_list:REG_EQUAL (abs:DF (reg:DF 340))
            (nil))))

(insn 1051 1048 1705 32 ./CppStatUtilities.cc:105 (parallel [
            (set (reg:DI 1 dx [orig:246 ivtmp.1150 ] [246])
                (plus:DI (reg:DI 1 dx [orig:246 ivtmp.1150 ] [246])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 1045 (insn_list:REG_DEP_ANTI 1048 (nil)))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 32, registers live:
 1 [dx] 2 [cx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 33, registers live: 1 [dx] 2 [cx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(code_label:HI 1705 1051 1077 33 1177 "" [1 uses])

(note:HI 1077 1705 1729 33 [bb 33] NOTE_INSN_BASIC_BLOCK)

(insn:TI 1729 1077 1073 33 ./CppStatUtilities.cc:106 (set (reg:DI 0 ax)
        (mem/f/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 40 [0x28])) [85 x+0 S8 A8])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 1073 1729 1068 33 ./CppStatUtilities.cc:105 (parallel [
            (set (reg/v:SI 2 cx [orig:245 i ] [245])
                (plus:SI (reg/v:SI 2 cx [orig:245 i ] [245])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 1068 1073 1069 33 ./CppStatUtilities.cc:106 (set (reg:DF 46 xmm9 [342])
        (mem:DF (plus:DI (mult:DI (reg:DI 1 dx [orig:246 ivtmp.1150 ] [246])
                    (const_int 8 [0x8]))
                (reg:DI 0 ax)) [3 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 1729 (nil))
    (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))

(insn:TI 1069 1068 1834 33 ./CppStatUtilities.cc:106 (set (reg:DF 46 xmm9 [342])
        (minus:DF (reg:DF 46 xmm9 [342])
            (mem:DF (reg/f:DI 6 bp [orig:65 prephitmp.1125 ] [65]) [3 S8 A64]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 1068 (nil))
    (nil))

(insn:TI 1834 1069 1071 33 ./CppStatUtilities.cc:106 (set (reg:V2DF 46 xmm9 [342])
        (and:V2DF (reg:V2DF 46 xmm9 [342])
            (reg:V2DF 22 xmm1 [244]))) 1050 {*andv2df3} (insn_list:REG_DEP_TRUE 1069 (nil))
    (nil))

(insn:TI 1071 1834 1074 33 ./CppStatUtilities.cc:106 (set (mem:DF (plus:DI (mult:DI (reg:DI 1 dx [orig:246 ivtmp.1150 ] [246])
                    (const_int 8 [0x8]))
                (reg/f:DI 44 r15 [102])) [3 S8 A64])
        (reg:DF 46 xmm9 [342])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 1834 (insn_list:REG_DEP_ANTI 1068 (insn_list:REG_DEP_ANTI 1069 (nil))))
    (expr_list:REG_DEAD (reg:DF 46 xmm9 [342])
        (expr_list:REG_EQUAL (abs:DF (reg:DF 343))
            (nil))))

(insn 1074 1071 1704 33 ./CppStatUtilities.cc:105 (parallel [
            (set (reg:DI 1 dx [orig:246 ivtmp.1150 ] [246])
                (plus:DI (reg:DI 1 dx [orig:246 ivtmp.1150 ] [246])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 1068 (insn_list:REG_DEP_ANTI 1071 (nil)))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 33, registers live:
 1 [dx] 2 [cx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 34, registers live: 1 [dx] 2 [cx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(code_label:HI 1704 1074 1100 34 1176 "" [1 uses])

(note:HI 1100 1704 1730 34 [bb 34] NOTE_INSN_BASIC_BLOCK)

(insn:TI 1730 1100 1096 34 ./CppStatUtilities.cc:106 (set (reg:DI 38 r9)
        (mem/f/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 40 [0x28])) [85 x+0 S8 A8])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 1096 1730 1091 34 ./CppStatUtilities.cc:105 (parallel [
            (set (reg/v:SI 2 cx [orig:245 i ] [245])
                (plus:SI (reg/v:SI 2 cx [orig:245 i ] [245])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 1091 1096 1092 34 ./CppStatUtilities.cc:106 (set (reg:DF 47 xmm10 [345])
        (mem:DF (plus:DI (mult:DI (reg:DI 1 dx [orig:246 ivtmp.1150 ] [246])
                    (const_int 8 [0x8]))
                (reg:DI 38 r9)) [3 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 1730 (nil))
    (expr_list:REG_DEAD (reg:DI 38 r9)
        (nil)))

(insn:TI 1092 1091 1833 34 ./CppStatUtilities.cc:106 (set (reg:DF 47 xmm10 [345])
        (minus:DF (reg:DF 47 xmm10 [345])
            (mem:DF (reg/f:DI 6 bp [orig:65 prephitmp.1125 ] [65]) [3 S8 A64]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 1091 (nil))
    (nil))

(insn:TI 1833 1092 1094 34 ./CppStatUtilities.cc:106 (set (reg:V2DF 47 xmm10 [345])
        (and:V2DF (reg:V2DF 47 xmm10 [345])
            (reg:V2DF 22 xmm1 [244]))) 1050 {*andv2df3} (insn_list:REG_DEP_TRUE 1092 (nil))
    (nil))

(insn:TI 1094 1833 1097 34 ./CppStatUtilities.cc:106 (set (mem:DF (plus:DI (mult:DI (reg:DI 1 dx [orig:246 ivtmp.1150 ] [246])
                    (const_int 8 [0x8]))
                (reg/f:DI 44 r15 [102])) [3 S8 A64])
        (reg:DF 47 xmm10 [345])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 1833 (insn_list:REG_DEP_ANTI 1091 (insn_list:REG_DEP_ANTI 1092 (nil))))
    (expr_list:REG_DEAD (reg:DF 47 xmm10 [345])
        (expr_list:REG_EQUAL (abs:DF (reg:DF 346))
            (nil))))

(insn 1097 1094 1703 34 ./CppStatUtilities.cc:105 (parallel [
            (set (reg:DI 1 dx [orig:246 ivtmp.1150 ] [246])
                (plus:DI (reg:DI 1 dx [orig:246 ivtmp.1150 ] [246])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 1091 (insn_list:REG_DEP_ANTI 1094 (nil)))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 34, registers live:
 1 [dx] 2 [cx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 35, registers live: 1 [dx] 2 [cx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(code_label:HI 1703 1097 1123 35 1175 "" [1 uses])

(note:HI 1123 1703 1731 35 [bb 35] NOTE_INSN_BASIC_BLOCK)

(insn:TI 1731 1123 1119 35 ./CppStatUtilities.cc:106 (set (reg:DI 39 r10)
        (mem/f/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 40 [0x28])) [85 x+0 S8 A8])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 1119 1731 1114 35 ./CppStatUtilities.cc:105 (parallel [
            (set (reg/v:SI 2 cx [orig:245 i ] [245])
                (plus:SI (reg/v:SI 2 cx [orig:245 i ] [245])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 1114 1119 1115 35 ./CppStatUtilities.cc:106 (set (reg:DF 48 xmm11 [348])
        (mem:DF (plus:DI (mult:DI (reg:DI 1 dx [orig:246 ivtmp.1150 ] [246])
                    (const_int 8 [0x8]))
                (reg:DI 39 r10)) [3 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 1731 (nil))
    (expr_list:REG_DEAD (reg:DI 39 r10)
        (nil)))

(insn:TI 1115 1114 1832 35 ./CppStatUtilities.cc:106 (set (reg:DF 48 xmm11 [348])
        (minus:DF (reg:DF 48 xmm11 [348])
            (mem:DF (reg/f:DI 6 bp [orig:65 prephitmp.1125 ] [65]) [3 S8 A64]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 1114 (nil))
    (nil))

(insn:TI 1832 1115 1117 35 ./CppStatUtilities.cc:106 (set (reg:V2DF 48 xmm11 [348])
        (and:V2DF (reg:V2DF 48 xmm11 [348])
            (reg:V2DF 22 xmm1 [244]))) 1050 {*andv2df3} (insn_list:REG_DEP_TRUE 1115 (nil))
    (nil))

(insn:TI 1117 1832 1120 35 ./CppStatUtilities.cc:106 (set (mem:DF (plus:DI (mult:DI (reg:DI 1 dx [orig:246 ivtmp.1150 ] [246])
                    (const_int 8 [0x8]))
                (reg/f:DI 44 r15 [102])) [3 S8 A64])
        (reg:DF 48 xmm11 [348])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 1832 (insn_list:REG_DEP_ANTI 1114 (insn_list:REG_DEP_ANTI 1115 (nil))))
    (expr_list:REG_DEAD (reg:DF 48 xmm11 [348])
        (expr_list:REG_EQUAL (abs:DF (reg:DF 349))
            (nil))))

(insn 1120 1117 1121 35 ./CppStatUtilities.cc:105 (parallel [
            (set (reg:DI 1 dx [orig:246 ivtmp.1150 ] [246])
                (plus:DI (reg:DI 1 dx [orig:246 ivtmp.1150 ] [246])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 1114 (insn_list:REG_DEP_ANTI 1117 (nil)))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 1121 1120 1122 35 ./CppStatUtilities.cc:105 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 2 cx [orig:245 i ] [245])
            (reg/v:SI 41 r12 [orig:85 sample ] [85]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_OUTPUT 1120 (insn_list:REG_DEP_TRUE 1119 (nil)))
    (nil))

(jump_insn:TI 1122 1121 200 35 ./CppStatUtilities.cc:105 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 215)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 1731 (insn_list:REG_DEP_ANTI 1114 (insn_list:REG_DEP_ANTI 1115 (insn_list:REG_DEP_ANTI 1832 (insn_list:REG_DEP_ANTI 1119 (insn_list:REG_DEP_ANTI 1120 (insn_list:REG_DEP_TRUE 1121 (insn_list:REG_DEP_ANTI 1117 (nil)))))))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
            (nil))))
;; End of basic block 35, registers live:
 1 [dx] 2 [cx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 36, registers live: 1 [dx] 2 [cx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(code_label:HI 200 1122 201 36 1050 "" [2 uses])

(note:HI 201 200 1732 36 [bb 36] NOTE_INSN_BASIC_BLOCK)

(insn:TI 1732 201 1733 36 ./CppStatUtilities.cc:106 (set (reg:DI 40 r11)
        (mem/f/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 40 [0x28])) [85 x+0 S8 A8])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 1733 1732 1818 36 ./CppStatUtilities.cc:106 (set (reg:DI 3 bx)
        (mem/f/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 40 [0x28])) [85 x+0 S8 A8])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 1818 1733 1820 36 ./CppStatUtilities.cc:105 (set (reg:DI 39 r10 [150])
        (plus:DI (reg:DI 1 dx [orig:246 ivtmp.1150 ] [246])
            (const_int 1 [0x1]))) 196 {*lea_2_rex64} (nil)
    (nil))

(insn:TI 1820 1818 1822 36 ./CppStatUtilities.cc:105 (set (reg:DI 38 r9 [orig:256 ivtmp.1150 ] [256])
        (plus:DI (reg:DI 1 dx [orig:246 ivtmp.1150 ] [246])
            (const_int 2 [0x2]))) 196 {*lea_2_rex64} (nil)
    (nil))

(insn 1822 1820 1824 36 ./CppStatUtilities.cc:105 (set (reg:DI 0 ax [orig:261 ivtmp.1150 ] [261])
        (plus:DI (reg:DI 1 dx [orig:246 ivtmp.1150 ] [246])
            (const_int 3 [0x3]))) 196 {*lea_2_rex64} (nil)
    (nil))

(insn 1824 1822 1826 36 ./CppStatUtilities.cc:105 (set (reg:DI 37 r8 [orig:266 ivtmp.1150 ] [266])
        (plus:DI (reg:DI 1 dx [orig:246 ivtmp.1150 ] [246])
            (const_int 4 [0x4]))) 196 {*lea_2_rex64} (nil)
    (nil))

(insn:TI 1826 1824 1828 36 ./CppStatUtilities.cc:105 (set (reg:DI 5 di [orig:271 ivtmp.1150 ] [271])
        (plus:DI (reg:DI 1 dx [orig:246 ivtmp.1150 ] [246])
            (const_int 5 [0x5]))) 196 {*lea_2_rex64} (nil)
    (nil))

(insn 1828 1826 1250 36 ./CppStatUtilities.cc:105 (set (reg:DI 4 si [orig:276 ivtmp.1150 ] [276])
        (plus:DI (reg:DI 1 dx [orig:246 ivtmp.1150 ] [246])
            (const_int 6 [0x6]))) 196 {*lea_2_rex64} (nil)
    (nil))

(insn 1250 1828 205 36 ./CppStatUtilities.cc:105 (parallel [
            (set (reg/v:SI 2 cx [orig:245 i ] [245])
                (plus:SI (reg/v:SI 2 cx [orig:245 i ] [245])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 205 1250 1830 36 ./CppStatUtilities.cc:106 (set (reg:DF 25 xmm4 [247])
        (mem:DF (plus:DI (mult:DI (reg:DI 1 dx [orig:246 ivtmp.1150 ] [246])
                    (const_int 8 [0x8]))
                (reg:DI 40 r11)) [3 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 1732 (nil))
    (expr_list:REG_DEAD (reg:DI 40 r11)
        (nil)))

(insn 1830 205 206 36 ./CppStatUtilities.cc:105 (set (reg:DI 40 r11 [orig:281 ivtmp.1150 ] [281])
        (plus:DI (reg:DI 1 dx [orig:246 ivtmp.1150 ] [246])
            (const_int 7 [0x7]))) 196 {*lea_2_rex64} (insn_list:REG_DEP_ANTI 205 (insn_list:REG_DEP_OUTPUT 1732 (nil)))
    (nil))

(insn:TI 206 1830 1817 36 ./CppStatUtilities.cc:106 (set (reg:DF 25 xmm4 [247])
        (minus:DF (reg:DF 25 xmm4 [247])
            (mem:DF (reg/f:DI 6 bp [orig:65 prephitmp.1125 ] [65]) [3 S8 A64]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 205 (nil))
    (nil))

(insn:TI 1817 206 209 36 ./CppStatUtilities.cc:106 (set (reg:V2DF 25 xmm4 [247])
        (and:V2DF (reg:V2DF 25 xmm4 [247])
            (reg:V2DF 22 xmm1 [244]))) 1050 {*andv2df3} (insn_list:REG_DEP_TRUE 206 (nil))
    (nil))

(insn:TI 209 1817 1251 36 ./CppStatUtilities.cc:106 (set (mem:DF (plus:DI (mult:DI (reg:DI 1 dx [orig:246 ivtmp.1150 ] [246])
                    (const_int 8 [0x8]))
                (reg/f:DI 44 r15 [102])) [3 S8 A64])
        (reg:DF 25 xmm4 [247])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 1817 (insn_list:REG_DEP_ANTI 205 (insn_list:REG_DEP_ANTI 206 (nil))))
    (expr_list:REG_DEAD (reg:DF 25 xmm4 [247])
        (expr_list:REG_EQUAL (abs:DF (reg:DF 248))
            (nil))))

(insn 1251 209 1252 36 ./CppStatUtilities.cc:105 (parallel [
            (set (reg:DI 1 dx [orig:246 ivtmp.1150 ] [246])
                (plus:DI (reg:DI 1 dx [orig:246 ivtmp.1150 ] [246])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 205 (insn_list:REG_DEP_ANTI 209 (insn_list:REG_DEP_ANTI 1818 (insn_list:REG_DEP_ANTI 1820 (insn_list:REG_DEP_ANTI 1822 (insn_list:REG_DEP_ANTI 1824 (insn_list:REG_DEP_ANTI 1826 (insn_list:REG_DEP_ANTI 1828 (insn_list:REG_DEP_ANTI 1830 (nil))))))))))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 1252 1251 1137 36 ./CppStatUtilities.cc:105 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 2 cx [orig:245 i ] [245])
            (reg/v:SI 41 r12 [orig:85 sample ] [85]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_OUTPUT 1251 (insn_list:REG_DEP_TRUE 1250 (nil)))
    (nil))

(insn:TI 1137 1252 1138 36 ./CppStatUtilities.cc:106 (set (reg:DF 24 xmm3 [252])
        (mem:DF (plus:DI (mult:DI (reg:DI 39 r10 [150])
                    (const_int 8 [0x8]))
                (reg:DI 3 bx)) [3 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 1818 (insn_list:REG_DEP_TRUE 1733 (insn_list:REG_DEP_TRUE 209 (nil))))
    (nil))

(insn:TI 1138 1137 1819 36 ./CppStatUtilities.cc:106 (set (reg:DF 24 xmm3 [252])
        (minus:DF (reg:DF 24 xmm3 [252])
            (mem:DF (reg/f:DI 6 bp [orig:65 prephitmp.1125 ] [65]) [3 S8 A64]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 1137 (insn_list:REG_DEP_TRUE 209 (nil)))
    (nil))

(insn:TI 1819 1138 1140 36 ./CppStatUtilities.cc:106 (set (reg:V2DF 24 xmm3 [252])
        (and:V2DF (reg:V2DF 24 xmm3 [252])
            (reg:V2DF 22 xmm1 [244]))) 1050 {*andv2df3} (insn_list:REG_DEP_TRUE 1138 (nil))
    (nil))

(insn:TI 1140 1819 1155 36 ./CppStatUtilities.cc:106 (set (mem:DF (plus:DI (mult:DI (reg:DI 39 r10 [150])
                    (const_int 8 [0x8]))
                (reg/f:DI 44 r15 [102])) [3 S8 A64])
        (reg:DF 24 xmm3 [252])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 1818 (insn_list:REG_DEP_TRUE 1819 (insn_list:REG_DEP_OUTPUT 209 (insn_list:REG_DEP_ANTI 205 (insn_list:REG_DEP_ANTI 206 (insn_list:REG_DEP_ANTI 1137 (insn_list:REG_DEP_ANTI 1138 (nil))))))))
    (expr_list:REG_DEAD (reg:DF 24 xmm3 [252])
        (expr_list:REG_DEAD (reg:DI 39 r10 [150])
            (expr_list:REG_EQUAL (abs:DF (reg:DF 253))
                (nil)))))

(insn:TI 1155 1140 1156 36 ./CppStatUtilities.cc:106 (set (reg:DF 23 xmm2 [257])
        (mem:DF (plus:DI (mult:DI (reg:DI 38 r9 [orig:256 ivtmp.1150 ] [256])
                    (const_int 8 [0x8]))
                (reg:DI 3 bx)) [3 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 1820 (insn_list:REG_DEP_TRUE 1733 (insn_list:REG_DEP_TRUE 209 (insn_list:REG_DEP_TRUE 1140 (nil)))))
    (nil))

(insn:TI 1156 1155 1821 36 ./CppStatUtilities.cc:106 (set (reg:DF 23 xmm2 [257])
        (minus:DF (reg:DF 23 xmm2 [257])
            (mem:DF (reg/f:DI 6 bp [orig:65 prephitmp.1125 ] [65]) [3 S8 A64]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 1155 (insn_list:REG_DEP_TRUE 209 (insn_list:REG_DEP_TRUE 1140 (nil))))
    (nil))

(insn:TI 1821 1156 1158 36 ./CppStatUtilities.cc:106 (set (reg:V2DF 23 xmm2 [257])
        (and:V2DF (reg:V2DF 23 xmm2 [257])
            (reg:V2DF 22 xmm1 [244]))) 1050 {*andv2df3} (insn_list:REG_DEP_TRUE 1156 (nil))
    (nil))

(insn:TI 1158 1821 1173 36 ./CppStatUtilities.cc:106 (set (mem:DF (plus:DI (mult:DI (reg:DI 38 r9 [orig:256 ivtmp.1150 ] [256])
                    (const_int 8 [0x8]))
                (reg/f:DI 44 r15 [102])) [3 S8 A64])
        (reg:DF 23 xmm2 [257])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 1820 (insn_list:REG_DEP_TRUE 1821 (insn_list:REG_DEP_OUTPUT 209 (insn_list:REG_DEP_OUTPUT 1140 (insn_list:REG_DEP_ANTI 205 (insn_list:REG_DEP_ANTI 206 (insn_list:REG_DEP_ANTI 1137 (insn_list:REG_DEP_ANTI 1138 (insn_list:REG_DEP_ANTI 1155 (insn_list:REG_DEP_ANTI 1156 (nil)))))))))))
    (expr_list:REG_DEAD (reg:DF 23 xmm2 [257])
        (expr_list:REG_DEAD (reg:DI 38 r9 [orig:256 ivtmp.1150 ] [256])
            (expr_list:REG_EQUAL (abs:DF (reg:DF 258))
                (nil)))))

(insn:TI 1173 1158 1174 36 ./CppStatUtilities.cc:106 (set (reg:DF 21 xmm0 [262])
        (mem:DF (plus:DI (mult:DI (reg:DI 0 ax [orig:261 ivtmp.1150 ] [261])
                    (const_int 8 [0x8]))
                (reg:DI 3 bx)) [3 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 1733 (insn_list:REG_DEP_TRUE 1822 (insn_list:REG_DEP_TRUE 209 (insn_list:REG_DEP_TRUE 1140 (insn_list:REG_DEP_TRUE 1158 (nil))))))
    (nil))

(insn:TI 1174 1173 1823 36 ./CppStatUtilities.cc:106 (set (reg:DF 21 xmm0 [262])
        (minus:DF (reg:DF 21 xmm0 [262])
            (mem:DF (reg/f:DI 6 bp [orig:65 prephitmp.1125 ] [65]) [3 S8 A64]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 1173 (insn_list:REG_DEP_TRUE 209 (insn_list:REG_DEP_TRUE 1140 (insn_list:REG_DEP_TRUE 1158 (nil)))))
    (nil))

(insn:TI 1823 1174 1176 36 ./CppStatUtilities.cc:106 (set (reg:V2DF 21 xmm0 [262])
        (and:V2DF (reg:V2DF 21 xmm0 [262])
            (reg:V2DF 22 xmm1 [244]))) 1050 {*andv2df3} (insn_list:REG_DEP_TRUE 1174 (nil))
    (nil))

(insn:TI 1176 1823 1191 36 ./CppStatUtilities.cc:106 (set (mem:DF (plus:DI (mult:DI (reg:DI 0 ax [orig:261 ivtmp.1150 ] [261])
                    (const_int 8 [0x8]))
                (reg/f:DI 44 r15 [102])) [3 S8 A64])
        (reg:DF 21 xmm0 [262])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 1823 (insn_list:REG_DEP_TRUE 1822 (insn_list:REG_DEP_OUTPUT 209 (insn_list:REG_DEP_OUTPUT 1140 (insn_list:REG_DEP_OUTPUT 1158 (insn_list:REG_DEP_ANTI 205 (insn_list:REG_DEP_ANTI 206 (insn_list:REG_DEP_ANTI 1137 (insn_list:REG_DEP_ANTI 1138 (insn_list:REG_DEP_ANTI 1155 (insn_list:REG_DEP_ANTI 1156 (insn_list:REG_DEP_ANTI 1173 (insn_list:REG_DEP_ANTI 1174 (nil))))))))))))))
    (expr_list:REG_DEAD (reg:DF 21 xmm0 [262])
        (expr_list:REG_DEAD (reg:DI 0 ax [orig:261 ivtmp.1150 ] [261])
            (expr_list:REG_EQUAL (abs:DF (reg:DF 263))
                (nil)))))

(insn:TI 1191 1176 1192 36 ./CppStatUtilities.cc:106 (set (reg:DF 52 xmm15 [267])
        (mem:DF (plus:DI (mult:DI (reg:DI 37 r8 [orig:266 ivtmp.1150 ] [266])
                    (const_int 8 [0x8]))
                (reg:DI 3 bx)) [3 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 1824 (insn_list:REG_DEP_TRUE 1733 (insn_list:REG_DEP_TRUE 209 (insn_list:REG_DEP_TRUE 1140 (insn_list:REG_DEP_TRUE 1158 (insn_list:REG_DEP_TRUE 1176 (nil)))))))
    (nil))

(insn:TI 1192 1191 1825 36 ./CppStatUtilities.cc:106 (set (reg:DF 52 xmm15 [267])
        (minus:DF (reg:DF 52 xmm15 [267])
            (mem:DF (reg/f:DI 6 bp [orig:65 prephitmp.1125 ] [65]) [3 S8 A64]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 1191 (insn_list:REG_DEP_TRUE 209 (insn_list:REG_DEP_TRUE 1140 (insn_list:REG_DEP_TRUE 1158 (insn_list:REG_DEP_TRUE 1176 (nil))))))
    (nil))

(insn:TI 1825 1192 1194 36 ./CppStatUtilities.cc:106 (set (reg:V2DF 52 xmm15 [267])
        (and:V2DF (reg:V2DF 52 xmm15 [267])
            (reg:V2DF 22 xmm1 [244]))) 1050 {*andv2df3} (insn_list:REG_DEP_TRUE 1192 (nil))
    (nil))

(insn:TI 1194 1825 1209 36 ./CppStatUtilities.cc:106 (set (mem:DF (plus:DI (mult:DI (reg:DI 37 r8 [orig:266 ivtmp.1150 ] [266])
                    (const_int 8 [0x8]))
                (reg/f:DI 44 r15 [102])) [3 S8 A64])
        (reg:DF 52 xmm15 [267])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 1825 (insn_list:REG_DEP_TRUE 1824 (insn_list:REG_DEP_OUTPUT 209 (insn_list:REG_DEP_OUTPUT 1140 (insn_list:REG_DEP_OUTPUT 1158 (insn_list:REG_DEP_OUTPUT 1176 (insn_list:REG_DEP_ANTI 205 (insn_list:REG_DEP_ANTI 206 (insn_list:REG_DEP_ANTI 1137 (insn_list:REG_DEP_ANTI 1138 (insn_list:REG_DEP_ANTI 1155 (insn_list:REG_DEP_ANTI 1156 (insn_list:REG_DEP_ANTI 1173 (insn_list:REG_DEP_ANTI 1174 (insn_list:REG_DEP_ANTI 1191 (insn_list:REG_DEP_ANTI 1192 (nil)))))))))))))))))
    (expr_list:REG_DEAD (reg:DF 52 xmm15 [267])
        (expr_list:REG_DEAD (reg:DI 37 r8 [orig:266 ivtmp.1150 ] [266])
            (expr_list:REG_EQUAL (abs:DF (reg:DF 268))
                (nil)))))

(insn:TI 1209 1194 1210 36 ./CppStatUtilities.cc:106 (set (reg:DF 51 xmm14 [272])
        (mem:DF (plus:DI (mult:DI (reg:DI 5 di [orig:271 ivtmp.1150 ] [271])
                    (const_int 8 [0x8]))
                (reg:DI 3 bx)) [3 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 1826 (insn_list:REG_DEP_TRUE 1733 (insn_list:REG_DEP_TRUE 209 (insn_list:REG_DEP_TRUE 1140 (insn_list:REG_DEP_TRUE 1158 (insn_list:REG_DEP_TRUE 1176 (insn_list:REG_DEP_TRUE 1194 (nil))))))))
    (nil))

(insn:TI 1210 1209 1827 36 ./CppStatUtilities.cc:106 (set (reg:DF 51 xmm14 [272])
        (minus:DF (reg:DF 51 xmm14 [272])
            (mem:DF (reg/f:DI 6 bp [orig:65 prephitmp.1125 ] [65]) [3 S8 A64]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 1209 (insn_list:REG_DEP_TRUE 209 (insn_list:REG_DEP_TRUE 1140 (insn_list:REG_DEP_TRUE 1158 (insn_list:REG_DEP_TRUE 1176 (insn_list:REG_DEP_TRUE 1194 (nil)))))))
    (nil))

(insn:TI 1827 1210 1212 36 ./CppStatUtilities.cc:106 (set (reg:V2DF 51 xmm14 [272])
        (and:V2DF (reg:V2DF 51 xmm14 [272])
            (reg:V2DF 22 xmm1 [244]))) 1050 {*andv2df3} (insn_list:REG_DEP_TRUE 1210 (nil))
    (nil))

(insn:TI 1212 1827 1227 36 ./CppStatUtilities.cc:106 (set (mem:DF (plus:DI (mult:DI (reg:DI 5 di [orig:271 ivtmp.1150 ] [271])
                    (const_int 8 [0x8]))
                (reg/f:DI 44 r15 [102])) [3 S8 A64])
        (reg:DF 51 xmm14 [272])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 1827 (insn_list:REG_DEP_TRUE 1826 (insn_list:REG_DEP_OUTPUT 209 (insn_list:REG_DEP_OUTPUT 1140 (insn_list:REG_DEP_OUTPUT 1158 (insn_list:REG_DEP_OUTPUT 1176 (insn_list:REG_DEP_OUTPUT 1194 (insn_list:REG_DEP_ANTI 205 (insn_list:REG_DEP_ANTI 206 (insn_list:REG_DEP_ANTI 1137 (insn_list:REG_DEP_ANTI 1138 (insn_list:REG_DEP_ANTI 1155 (insn_list:REG_DEP_ANTI 1156 (insn_list:REG_DEP_ANTI 1173 (insn_list:REG_DEP_ANTI 1174 (insn_list:REG_DEP_ANTI 1191 (insn_list:REG_DEP_ANTI 1192 (insn_list:REG_DEP_ANTI 1209 (insn_list:REG_DEP_ANTI 1210 (nil))))))))))))))))))))
    (expr_list:REG_DEAD (reg:DF 51 xmm14 [272])
        (expr_list:REG_DEAD (reg:DI 5 di [orig:271 ivtmp.1150 ] [271])
            (expr_list:REG_EQUAL (abs:DF (reg:DF 273))
                (nil)))))

(insn:TI 1227 1212 1228 36 ./CppStatUtilities.cc:106 (set (reg:DF 50 xmm13 [277])
        (mem:DF (plus:DI (mult:DI (reg:DI 4 si [orig:276 ivtmp.1150 ] [276])
                    (const_int 8 [0x8]))
                (reg:DI 3 bx)) [3 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 1828 (insn_list:REG_DEP_TRUE 1733 (insn_list:REG_DEP_TRUE 209 (insn_list:REG_DEP_TRUE 1140 (insn_list:REG_DEP_TRUE 1158 (insn_list:REG_DEP_TRUE 1176 (insn_list:REG_DEP_TRUE 1194 (insn_list:REG_DEP_TRUE 1212 (nil)))))))))
    (nil))

(insn:TI 1228 1227 1829 36 ./CppStatUtilities.cc:106 (set (reg:DF 50 xmm13 [277])
        (minus:DF (reg:DF 50 xmm13 [277])
            (mem:DF (reg/f:DI 6 bp [orig:65 prephitmp.1125 ] [65]) [3 S8 A64]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 1227 (insn_list:REG_DEP_TRUE 209 (insn_list:REG_DEP_TRUE 1140 (insn_list:REG_DEP_TRUE 1158 (insn_list:REG_DEP_TRUE 1176 (insn_list:REG_DEP_TRUE 1194 (insn_list:REG_DEP_TRUE 1212 (nil))))))))
    (nil))

(insn:TI 1829 1228 1230 36 ./CppStatUtilities.cc:106 (set (reg:V2DF 50 xmm13 [277])
        (and:V2DF (reg:V2DF 50 xmm13 [277])
            (reg:V2DF 22 xmm1 [244]))) 1050 {*andv2df3} (insn_list:REG_DEP_TRUE 1228 (nil))
    (nil))

(insn:TI 1230 1829 1245 36 ./CppStatUtilities.cc:106 (set (mem:DF (plus:DI (mult:DI (reg:DI 4 si [orig:276 ivtmp.1150 ] [276])
                    (const_int 8 [0x8]))
                (reg/f:DI 44 r15 [102])) [3 S8 A64])
        (reg:DF 50 xmm13 [277])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 1829 (insn_list:REG_DEP_TRUE 1828 (insn_list:REG_DEP_OUTPUT 209 (insn_list:REG_DEP_OUTPUT 1140 (insn_list:REG_DEP_OUTPUT 1158 (insn_list:REG_DEP_OUTPUT 1176 (insn_list:REG_DEP_OUTPUT 1194 (insn_list:REG_DEP_OUTPUT 1212 (insn_list:REG_DEP_ANTI 205 (insn_list:REG_DEP_ANTI 206 (insn_list:REG_DEP_ANTI 1137 (insn_list:REG_DEP_ANTI 1138 (insn_list:REG_DEP_ANTI 1155 (insn_list:REG_DEP_ANTI 1156 (insn_list:REG_DEP_ANTI 1173 (insn_list:REG_DEP_ANTI 1174 (insn_list:REG_DEP_ANTI 1191 (insn_list:REG_DEP_ANTI 1192 (insn_list:REG_DEP_ANTI 1209 (insn_list:REG_DEP_ANTI 1210 (insn_list:REG_DEP_ANTI 1227 (insn_list:REG_DEP_ANTI 1228 (nil)))))))))))))))))))))))
    (expr_list:REG_DEAD (reg:DF 50 xmm13 [277])
        (expr_list:REG_DEAD (reg:DI 4 si [orig:276 ivtmp.1150 ] [276])
            (expr_list:REG_EQUAL (abs:DF (reg:DF 278))
                (nil)))))

(insn:TI 1245 1230 1246 36 ./CppStatUtilities.cc:106 (set (reg:DF 49 xmm12 [282])
        (mem:DF (plus:DI (mult:DI (reg:DI 40 r11 [orig:281 ivtmp.1150 ] [281])
                    (const_int 8 [0x8]))
                (reg:DI 3 bx)) [3 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 1830 (insn_list:REG_DEP_TRUE 1733 (insn_list:REG_DEP_TRUE 209 (insn_list:REG_DEP_TRUE 1140 (insn_list:REG_DEP_TRUE 1158 (insn_list:REG_DEP_TRUE 1176 (insn_list:REG_DEP_TRUE 1194 (insn_list:REG_DEP_TRUE 1212 (insn_list:REG_DEP_TRUE 1230 (nil))))))))))
    (expr_list:REG_DEAD (reg:DI 3 bx)
        (nil)))

(insn:TI 1246 1245 1831 36 ./CppStatUtilities.cc:106 (set (reg:DF 49 xmm12 [282])
        (minus:DF (reg:DF 49 xmm12 [282])
            (mem:DF (reg/f:DI 6 bp [orig:65 prephitmp.1125 ] [65]) [3 S8 A64]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 1245 (insn_list:REG_DEP_TRUE 209 (insn_list:REG_DEP_TRUE 1140 (insn_list:REG_DEP_TRUE 1158 (insn_list:REG_DEP_TRUE 1176 (insn_list:REG_DEP_TRUE 1194 (insn_list:REG_DEP_TRUE 1212 (insn_list:REG_DEP_TRUE 1230 (nil)))))))))
    (nil))

(insn:TI 1831 1246 1248 36 ./CppStatUtilities.cc:106 (set (reg:V2DF 49 xmm12 [282])
        (and:V2DF (reg:V2DF 49 xmm12 [282])
            (reg:V2DF 22 xmm1 [244]))) 1050 {*andv2df3} (insn_list:REG_DEP_TRUE 1246 (nil))
    (nil))

(insn:TI 1248 1831 1253 36 ./CppStatUtilities.cc:106 (set (mem:DF (plus:DI (mult:DI (reg:DI 40 r11 [orig:281 ivtmp.1150 ] [281])
                    (const_int 8 [0x8]))
                (reg/f:DI 44 r15 [102])) [3 S8 A64])
        (reg:DF 49 xmm12 [282])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 1831 (insn_list:REG_DEP_TRUE 1830 (insn_list:REG_DEP_OUTPUT 209 (insn_list:REG_DEP_OUTPUT 1140 (insn_list:REG_DEP_OUTPUT 1158 (insn_list:REG_DEP_OUTPUT 1176 (insn_list:REG_DEP_OUTPUT 1194 (insn_list:REG_DEP_OUTPUT 1212 (insn_list:REG_DEP_OUTPUT 1230 (insn_list:REG_DEP_ANTI 205 (insn_list:REG_DEP_ANTI 206 (insn_list:REG_DEP_ANTI 1137 (insn_list:REG_DEP_ANTI 1138 (insn_list:REG_DEP_ANTI 1155 (insn_list:REG_DEP_ANTI 1156 (insn_list:REG_DEP_ANTI 1173 (insn_list:REG_DEP_ANTI 1174 (insn_list:REG_DEP_ANTI 1191 (insn_list:REG_DEP_ANTI 1192 (insn_list:REG_DEP_ANTI 1209 (insn_list:REG_DEP_ANTI 1210 (insn_list:REG_DEP_ANTI 1227 (insn_list:REG_DEP_ANTI 1228 (insn_list:REG_DEP_ANTI 1245 (insn_list:REG_DEP_ANTI 1246 (nil))))))))))))))))))))))))))
    (expr_list:REG_DEAD (reg:DF 49 xmm12 [282])
        (expr_list:REG_DEAD (reg:DI 40 r11 [orig:281 ivtmp.1150 ] [281])
            (expr_list:REG_EQUAL (abs:DF (reg:DF 283))
                (nil)))))

(jump_insn 1253 1248 323 36 ./CppStatUtilities.cc:105 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 200)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 1732 (insn_list:REG_DEP_ANTI 205 (insn_list:REG_DEP_ANTI 206 (insn_list:REG_DEP_ANTI 1817 (insn_list:REG_DEP_ANTI 1818 (insn_list:REG_DEP_ANTI 1733 (insn_list:REG_DEP_ANTI 1137 (insn_list:REG_DEP_ANTI 1138 (insn_list:REG_DEP_ANTI 1819 (insn_list:REG_DEP_ANTI 1820 (insn_list:REG_DEP_ANTI 1155 (insn_list:REG_DEP_ANTI 1156 (insn_list:REG_DEP_ANTI 1821 (insn_list:REG_DEP_ANTI 1822 (insn_list:REG_DEP_ANTI 1173 (insn_list:REG_DEP_ANTI 1174 (insn_list:REG_DEP_ANTI 1823 (insn_list:REG_DEP_ANTI 1824 (insn_list:REG_DEP_ANTI 1191 (insn_list:REG_DEP_ANTI 1192 (insn_list:REG_DEP_ANTI 1825 (insn_list:REG_DEP_ANTI 1826 (insn_list:REG_DEP_ANTI 1209 (insn_list:REG_DEP_ANTI 1210 (insn_list:REG_DEP_ANTI 1827 (insn_list:REG_DEP_ANTI 1828 (insn_list:REG_DEP_ANTI 1227 (insn_list:REG_DEP_ANTI 1228 (insn_list:REG_DEP_ANTI 1829 (insn_list:REG_DEP_ANTI 1830 (insn_list:REG_DEP_ANTI 1245 (insn_list:REG_DEP_ANTI 1246 (insn_list:REG_DEP_ANTI 1831 (insn_list:REG_DEP_ANTI 1250 (insn_list:REG_DEP_ANTI 1251 (insn_list:REG_DEP_TRUE 1252 (insn_list:REG_DEP_ANTI 209 (insn_list:REG_DEP_ANTI 1140 (insn_list:REG_DEP_ANTI 1158 (insn_list:REG_DEP_ANTI 1176 (insn_list:REG_DEP_ANTI 1194 (insn_list:REG_DEP_ANTI 1212 (insn_list:REG_DEP_ANTI 1230 (insn_list:REG_DEP_ANTI 1248 (nil)))))))))))))))))))))))))))))))))))))))))))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 9000 [0x2328])
            (nil))))
;; End of basic block 36, registers live:
 1 [dx] 2 [cx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

(note:HI 323 1253 325 NOTE_INSN_LOOP_BEG)

(note:HI 325 323 215 NOTE_INSN_LOOP_BEG)

;; Start of basic block 37, registers live: 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(code_label:HI 215 325 216 37 1051 "" [3 uses])

(note:HI 216 215 217 37 [bb 37] NOTE_INSN_BASIC_BLOCK)

(note:HI 217 216 221 37 ("./CppStatUtilities.cc") 108)

(note:HI 221 217 218 37 NOTE_INSN_DELETED)

(insn:TI 218 221 219 37 ./CppStatUtilities.cc:108 (set (reg:SI 4 si [ sample ])
        (reg/v:SI 41 r12 [orig:85 sample ] [85])) 40 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg/v:SI 41 r12 [orig:85 sample ] [85])
        (nil)))

(insn 219 218 2009 37 ./CppStatUtilities.cc:108 (set (reg:DI 5 di [ res ])
        (reg/f:DI 44 r15 [102])) 81 {*movdi_1_rex64} (nil)
    (nil))

(note 2009 219 220 37 ( res (expr_list:REG_DEP_TRUE (reg:DI 5 di [ res ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(call_insn:TI 220 2009 2011 37 ./CppStatUtilities.cc:108 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("medianInPlace") [flags 0x41] <function_decl 0x2b5eb631e600 medianInPlace>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_TRUE 219 (insn_list:REG_DEP_TRUE 218 (nil)))
    (expr_list:REG_DEAD (reg:SI 4 si [ sample ])
        (expr_list:REG_DEAD (reg:DI 5 di [ res ])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di [ res ]))
        (expr_list:REG_DEP_TRUE (use (reg:SI 4 si [ sample ]))
            (nil))))

(note 2011 220 2010 37 ( i (nil)) NOTE_INSN_VAR_LOCATION)

(note 2010 2011 222 37 ( res (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 222 2010 223 37 ./CppStatUtilities.cc:108 (set (reg:DF 21 xmm0)
        (mult:DF (reg:DF 21 xmm0)
            (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                    (const_int 8 [0x8])) [89 constant+0 S8 A8]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 220 (nil))
    (nil))

(note:HI 223 222 224 37 ("./CppStatUtilities.cc") 110)

(insn 224 223 2012 37 ./CppStatUtilities.cc:110 (set (reg:DI 5 di [ res ])
        (reg/f:DI 44 r15 [102])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 220 (insn_list:REG_DEP_OUTPUT 219 (nil)))
    (expr_list:REG_DEAD (reg/f:DI 44 r15 [102])
        (nil)))

(note 2012 224 1966 37 ( res (expr_list:REG_DEP_TRUE (reg:DI 5 di [ res ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 1966 2012 1718 37 ("./CppStatUtilities.cc") 108)

(insn:TI 1718 1966 2013 37 ./CppStatUtilities.cc:108 (set (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                (const_int 32 [0x20])) [86 mad+0 S8 A8])
        (reg:DF 21 xmm0)) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 222 (insn_list:REG_DEP_ANTI 220 (nil)))
    (expr_list:REG_DEAD (reg:DF 21 xmm0)
        (nil)))

(note 2013 1718 1967 37 ( mad (expr_list:REG_DEP_TRUE (mem/c:DF (plus:DI (reg/f:DI 16 argp)
            (const_int -128 [0xffffffffffffff80])) [86 mad+0 S8 A8])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 1967 2013 225 37 ("./CppStatUtilities.cc") 110)

(call_insn:TI 225 1967 2014 37 ./CppStatUtilities.cc:110 (call (mem:QI (symbol_ref:DI ("free") [flags 0x41] <function_decl 0x2b5eb5102400 free>) [0 S1 A8])
        (const_int 0 [0x0])) 555 {*call_0} (insn_list:REG_DEP_ANTI 1718 (insn_list:REG_DEP_ANTI 222 (insn_list:REG_DEP_OUTPUT 218 (insn_list:REG_DEP_TRUE 224 (insn_list:REG_DEP_ANTI 220 (nil))))))
    (expr_list:REG_DEAD (reg:DI 5 di [ res ])
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di [ res ]))
        (nil)))

(note 2014 225 226 37 ( res (nil)) NOTE_INSN_VAR_LOCATION)

(note:HI 226 2014 227 37 ("./CppStatUtilities.cc") 111)

(insn:TI 227 226 228 37 ./CppStatUtilities.cc:111 (set (reg:DI 5 di [ x ])
        (mem/f/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 40 [0x28])) [85 x+0 S8 A8])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_OUTPUT 224 (insn_list:REG_DEP_ANTI 225 (nil)))
    (nil))

(call_insn:TI 228 227 1982 37 ./CppStatUtilities.cc:111 (call (mem:QI (symbol_ref:DI ("free") [flags 0x41] <function_decl 0x2b5eb5102400 free>) [0 S1 A8])
        (const_int 0 [0x0])) 555 {*call_0} (insn_list:REG_DEP_ANTI 219 (insn_list:REG_DEP_ANTI 224 (insn_list:REG_DEP_ANTI 1718 (insn_list:REG_DEP_ANTI 222 (insn_list:REG_DEP_ANTI 220 (insn_list:REG_DEP_ANTI 218 (insn_list:REG_DEP_TRUE 227 (insn_list:REG_DEP_ANTI 225 (nil)))))))))
    (expr_list:REG_DEAD (reg:DI 5 di [ x ])
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di [ x ]))
        (nil)))

(jump_insn 1982 228 1983 37 (set (pc)
        (label_ref 229)) -1 (nil)
    (nil))
;; End of basic block 37, registers live:
 6 [bp] 7 [sp] 42 [r13] 43 [r14]

(barrier 1983 1982 2015)

(note 2015 1983 2016 38 ( mad (nil)) NOTE_INSN_VAR_LOCATION)

(note 2016 2015 2017 38 ( data (expr_list:REG_DEP_TRUE (reg/v/f:DI 42 r13 [orig:82 data ] [82])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 2017 2016 2018 38 ( x (nil)) NOTE_INSN_VAR_LOCATION)

(note 2018 2017 2019 38 ( summary (expr_list:REG_DEP_TRUE (mem/c:DI (plus:DI (reg/f:DI 16 argp)
            (const_int -144 [0xffffffffffffff70])) [88 summary+0 S8 A8])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 2019 2018 2020 38 ( sample (expr_list:REG_DEP_TRUE (reg:SI 2 cx [orig:85 sample ] [85])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 2020 2019 2021 38 ( constant (expr_list:REG_DEP_TRUE (mem/c:DF (plus:DI (reg/f:DI 16 argp)
            (const_int -152 [0xffffffffffffff68])) [89 constant+0 S8 A8])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 2021 2020 2022 38 ( dataSize (expr_list:REG_DEP_TRUE (mem/c:SI (plus:DI (reg/f:DI 16 argp)
            (const_int -132 [0xffffffffffffff7c])) [87 dataSize+0 S4 A8])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 2022 2021 282 38 ( perc (nil)) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 38, registers live: 7 [sp] 42 [r13]
(code_label:HI 282 2022 283 38 1030 "" [1 uses])

(note:HI 283 282 285 38 [bb 38] NOTE_INSN_BASIC_BLOCK)

(note:HI 285 283 287 38 NOTE_INSN_DELETED)

(note:HI 287 285 289 38 NOTE_INSN_DELETED)

(note:HI 289 287 291 38 NOTE_INSN_DELETED)

(note:HI 291 289 293 38 NOTE_INSN_DELETED)

(note:HI 293 291 295 38 NOTE_INSN_DELETED)

(insn:TI 295 293 2023 38 ./CppStatUtilities.cc:74 (set (reg/v:SI 41 r12 [orig:75 xLen ] [75])
        (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                (const_int 28 [0x1c])) [87 dataSize+0 S4 A8])) 40 {*movsi_1} (nil)
    (nil))

(note 2023 295 1929 38 ( xLen (expr_list:REG_DEP_TRUE (reg/v:SI 41 r12 [orig:75 xLen ] [75])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn 1929 2023 1927 38 ./CppStatUtilities.cc:74 (set (reg:DI 4 si)
        (const_int 4607182418800017408 [0x3ff0000000000000])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 1927 1929 2024 38 ./CppStatUtilities.cc:74 (set (reg:DI 2 cx)
        (const_int 4602678819172646912 [0x3fe0000000000000])) 81 {*movdi_1_rex64} (nil)
    (nil))

(note 2024 1927 1925 38 ( sample (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 1925 2024 1923 38 ./CppStatUtilities.cc:74 (set (reg:DI 44 r15)
        (const_int 4598175219545276416 [0x3fd0000000000000])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 1923 1925 1874 38 ./CppStatUtilities.cc:74 (set (reg:DI 43 r14)
        (const_int 4604930618986332160 [0x3fe8000000000000])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 1874 1923 1930 38 ./CppStatUtilities.cc:74 (set (mem/s:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 48 [0x30])) [3 prob+0 S8 A64])
        (const_int 0 [0x0])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn:TI 1930 1874 1928 38 ./CppStatUtilities.cc:74 (set (mem/s:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 56 [0x38])) [3 prob+8 S8 A64])
        (reg:DI 4 si)) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 1929 (nil))
    (expr_list:REG_DEAD (reg:DI 4 si)
        (nil)))

(insn 1928 1930 1926 38 ./CppStatUtilities.cc:74 (set (mem/s:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 64 [0x40])) [3 prob+16 S8 A64])
        (reg:DI 2 cx)) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 1927 (nil))
    (expr_list:REG_DEAD (reg:DI 2 cx)
        (nil)))

(insn:TI 1926 1928 1924 38 ./CppStatUtilities.cc:74 (set (mem/s:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 72 [0x48])) [3 prob+24 S8 A64])
        (reg:DI 44 r15)) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 1925 (nil))
    (expr_list:REG_DEAD (reg:DI 44 r15)
        (nil)))

(insn 1924 1926 2025 38 ./CppStatUtilities.cc:74 (set (mem/s:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 80 [0x50])) [3 prob+32 S8 A64])
        (reg:DI 43 r14)) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 1923 (nil))
    (expr_list:REG_DEAD (reg:DI 43 r14)
        (nil)))
;; End of basic block 38, registers live:
 7 [sp] 41 [r12] 42 [r13]

(note 2025 1924 34 39 ( sample (expr_list:REG_DEP_TRUE (reg/v:SI 41 r12 [orig:85 sample ] [85])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 39, registers live: 7 [sp] 41 [r12] 42 [r13]
(code_label:HI 34 2025 35 39 1034 "" [1 uses])

(note:HI 35 34 36 39 [bb 39] NOTE_INSN_BASIC_BLOCK)

(note:HI 36 35 1891 39 ("./CppStatUtilities.cc") 79)

(insn:TI 1891 36 38 39 ./CppStatUtilities.cc:79 (set (reg/f:DI 1 dx [92])
        (plus:DI (reg/f:DI 7 sp)
            (const_int 48 [0x30]))) 196 {*lea_2_rex64} (nil)
    (nil))

(insn 38 1891 39 39 ./CppStatUtilities.cc:79 (set (reg:SI 37 r8)
        (const_int 100 [0x64])) 40 {*movsi_1} (nil)
    (nil))

(insn 39 38 41 39 ./CppStatUtilities.cc:79 (set (reg:SI 2 cx)
        (const_int 5 [0x5])) 40 {*movsi_1} (nil)
    (nil))

(insn:TI 41 39 42 39 ./CppStatUtilities.cc:79 (set (reg:SI 4 si [ xLen ])
        (reg/v:SI 41 r12 [orig:75 xLen ] [75])) 40 {*movsi_1} (nil)
    (nil))

(insn 42 41 43 39 ./CppStatUtilities.cc:79 (set (reg:DI 5 di [ data ])
        (reg/v/f:DI 42 r13 [orig:82 data ] [82])) 81 {*movdi_1_rex64} (nil)
    (nil))

(call_insn:TI 43 42 45 39 ./CppStatUtilities.cc:79 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_Z11percentilesPKdiS0_ii") [flags 0x3] <function_decl 0x2b5eb636a000 percentiles>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_TRUE 38 (insn_list:REG_DEP_TRUE 42 (insn_list:REG_DEP_TRUE 41 (insn_list:REG_DEP_TRUE 39 (insn_list:REG_DEP_TRUE 1891 (nil))))))
    (expr_list:REG_DEAD (reg:SI 37 r8)
        (expr_list:REG_DEAD (reg:SI 2 cx)
            (expr_list:REG_DEAD (reg:DI 1 dx)
                (expr_list:REG_DEAD (reg:SI 4 si [ xLen ])
                    (expr_list:REG_DEAD (reg:DI 5 di [ data ])
                        (nil))))))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di [ data ]))
        (expr_list:REG_DEP_TRUE (use (reg:SI 4 si [ xLen ]))
            (expr_list:REG_DEP_TRUE (use (reg:DI 1 dx))
                (expr_list:REG_DEP_TRUE (use (reg:SI 2 cx))
                    (expr_list:REG_DEP_TRUE (use (reg:SI 37 r8))
                        (nil)))))))

(note:HI 45 43 46 39 ("./CppStatUtilities.cc") 81)

(insn:TI 46 45 1968 39 ./CppStatUtilities.cc:81 (set (reg:DI 5 di [orig:93 xLen ] [93])
        (sign_extend:DI (reg/v:SI 41 r12 [orig:75 xLen ] [75]))) 115 {extendsidi2_rex64} (insn_list:REG_DEP_ANTI 43 (insn_list:REG_DEP_OUTPUT 42 (nil)))
    (nil))

(note 1968 46 44 39 ("./CppStatUtilities.cc") 79)

(insn 44 1968 2026 39 ./CppStatUtilities.cc:79 (set (reg/v/f:DI 43 r14 [orig:74 perc ] [74])
        (reg:DI 0 ax)) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 43 (nil))
    (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))

(note 2026 44 1969 39 ( perc (expr_list:REG_DEP_TRUE (reg/v/f:DI 43 r14 [orig:74 perc ] [74])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 1969 2026 47 39 ("./CppStatUtilities.cc") 81)

(insn:TI 47 1969 49 39 ./CppStatUtilities.cc:81 (parallel [
            (set (reg:DI 5 di [94])
                (ashift:DI (reg:DI 5 di [orig:93 xLen ] [93])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) 409 {*ashldi3_1_rex64} (insn_list:REG_DEP_TRUE 46 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(call_insn:TI 49 47 52 39 ./CppStatUtilities.cc:81 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("malloc") [flags 0x41] <function_decl 0x2b5eb3cce100 malloc>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_OUTPUT 38 (insn_list:REG_DEP_OUTPUT 41 (insn_list:REG_DEP_OUTPUT 39 (insn_list:REG_DEP_OUTPUT 1891 (insn_list:REG_DEP_ANTI 44 (insn_list:REG_DEP_TRUE 47 (insn_list:REG_DEP_ANTI 43 (nil))))))))
    (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))

(note:HI 52 49 53 39 ("./CppStatUtilities.cc") 82)

(insn:TI 53 52 1970 39 ./CppStatUtilities.cc:82 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 0 ax [95])
            (const_int 0 [0x0]))) 0 {cmpdi_ccno_1_rex64} (insn_list:REG_DEP_OUTPUT 43 (insn_list:REG_DEP_OUTPUT 47 (insn_list:REG_DEP_TRUE 49 (nil))))
    (nil))

(note 1970 53 50 39 ("./CppStatUtilities.cc") 81)

(insn 50 1970 1971 39 ./CppStatUtilities.cc:81 (set (reg/f:DI 3 bx [95])
        (reg:DI 0 ax)) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 49 (nil))
    (expr_list:REG_DEAD (reg:DI 0 ax)
        (expr_list:REG_NOALIAS (reg/f:DI 3 bx [95])
            (nil))))

(note 1971 50 54 39 ("./CppStatUtilities.cc") 82)

(jump_insn:TI 54 1971 57 39 ./CppStatUtilities.cc:82 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref 67)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 1891 (insn_list:REG_DEP_ANTI 38 (insn_list:REG_DEP_ANTI 39 (insn_list:REG_DEP_ANTI 41 (insn_list:REG_DEP_ANTI 42 (insn_list:REG_DEP_ANTI 43 (insn_list:REG_DEP_ANTI 44 (insn_list:REG_DEP_ANTI 46 (insn_list:REG_DEP_ANTI 47 (insn_list:REG_DEP_ANTI 50 (insn_list:REG_DEP_TRUE 53 (insn_list:REG_DEP_ANTI 49 (nil)))))))))))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 100 [0x64])
            (nil))))
;; End of basic block 39, registers live:
 3 [bx] 7 [sp] 41 [r12] 42 [r13] 43 [r14]

(note:HI 57 54 59 NOTE_INSN_DELETED)

(note:HI 59 57 56 ("./CppStatUtilities.cc") 84)

;; Start of basic block 40, registers live: 3 [bx] 7 [sp] 41 [r12] 42 [r13] 43 [r14]
(note:HI 56 59 60 40 [bb 40] NOTE_INSN_BASIC_BLOCK)

(insn:TI 60 56 1890 40 ./CppStatUtilities.cc:84 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 41 r12 [orig:75 xLen ] [75])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (nil)
    (nil))

(insn 1890 60 61 40 ./CppStatUtilities.cc:84 (set (reg/f:DI 6 bp [orig:65 prephitmp.1125 ] [65])
        (plus:DI (reg/v/f:DI 43 r14 [orig:74 perc ] [74])
            (const_int 16 [0x10]))) 196 {*lea_2_rex64} (nil)
    (nil))

(jump_insn:TI 61 1890 80 40 ./CppStatUtilities.cc:84 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 99)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 1890 (insn_list:REG_DEP_TRUE 60 (nil)))
    (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
            (nil))))
;; End of basic block 40, registers live:
 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14]

;; Start of basic block 41, registers live: 3 [bx] 7 [sp] 41 [r12] 42 [r13] 43 [r14]
(note:HI 80 61 624 41 [bb 41] NOTE_INSN_BASIC_BLOCK)

(note:HI 624 80 631 41 NOTE_INSN_DELETED)

(insn:TI 631 624 1868 41 ./CppStatUtilities.cc:85 (set (reg:DF 24 xmm3 [97])
        (mem:DF (reg/v/f:DI 42 r13 [orig:82 data ] [82]) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn 1868 631 1867 41 (set (reg:SI 0 ax [143])
        (subreg:SI (plus:DI (reg:DI 41 r12 [orig:75 xLen ] [75])
                (const_int -1 [0xffffffffffffffff])) 0)) 194 {*lea_1_rex64} (nil)
    (nil))

(insn:TI 1867 1868 636 41 (set (reg:V2DF 22 xmm1 [127])
        (vec_concat:V2DF (mem/u/c/i:DF (symbol_ref/u:DI ("*.LC39") [flags 0x2]) [3 S8 A128])
            (const_double:DF 0.0 [0x0.0p+0]))) 1088 {*vec_concatv2df} (nil)
    (nil))

(insn 636 1867 2027 41 ./CppStatUtilities.cc:84 (set (reg/v:SI 2 cx [orig:156 i ] [156])
        (const_int 1 [0x1])) 40 {*movsi_1} (nil)
    (nil))

(note 2027 636 632 41 ( i (expr_list:REG_DEP_TRUE (reg/v:SI 2 cx [orig:156 i ] [156])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 632 2027 626 41 ./CppStatUtilities.cc:85 (set (reg:DF 24 xmm3 [97])
        (minus:DF (reg:DF 24 xmm3 [97])
            (mem:DF (plus:DI (reg/v/f:DI 43 r14 [orig:74 perc ] [74])
                    (const_int 16 [0x10])) [3 S8 A64]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 631 (nil))
    (nil))

(insn 626 632 638 41 (parallel [
            (set (reg:SI 0 ax [143])
                (and:SI (reg:SI 0 ax [143])
                    (const_int 7 [0x7])))
            (clobber (reg:CC 17 flags))
        ]) 299 {*andsi_1} (insn_list:REG_DEP_TRUE 1868 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 638 626 1866 41 ./CppStatUtilities.cc:84 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 2 cx [orig:156 i ] [156])
            (reg/v:SI 41 r12 [orig:75 xLen ] [75]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_OUTPUT 626 (insn_list:REG_DEP_TRUE 636 (nil)))
    (nil))

(insn:TI 1866 638 637 41 ./CppStatUtilities.cc:82 (set (reg/f:DI 6 bp [orig:65 prephitmp.1125 ] [65])
        (plus:DI (reg/v/f:DI 43 r14 [orig:74 perc ] [74])
            (const_int 16 [0x10]))) 196 {*lea_2_rex64} (nil)
    (nil))

(insn 637 1866 1869 41 ./CppStatUtilities.cc:84 (set (reg:DI 1 dx [orig:157 ivtmp.1144 ] [157])
        (const_int 1 [0x1])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn:TI 1869 637 634 41 ./CppStatUtilities.cc:85 (set (reg:V2DF 24 xmm3 [97])
        (and:V2DF (reg:V2DF 24 xmm3 [97])
            (reg:V2DF 22 xmm1 [127]))) 1050 {*andv2df3} (insn_list:REG_DEP_TRUE 632 (insn_list:REG_DEP_TRUE 1867 (nil)))
    (nil))

(insn:TI 634 1869 639 41 ./CppStatUtilities.cc:85 (set (mem:DF (reg/f:DI 3 bx [95]) [3 S8 A64])
        (reg:DF 24 xmm3 [97])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 1869 (insn_list:REG_DEP_ANTI 631 (insn_list:REG_DEP_ANTI 632 (nil))))
    (expr_list:REG_DEAD (reg:DF 24 xmm3 [97])
        (expr_list:REG_EQUAL (abs:DF (reg:DF 96))
            (nil))))

(jump_insn 639 634 807 41 ./CppStatUtilities.cc:84 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 99)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 1866 (insn_list:REG_DEP_ANTI 1867 (insn_list:REG_DEP_ANTI 1868 (insn_list:REG_DEP_ANTI 626 (insn_list:REG_DEP_ANTI 631 (insn_list:REG_DEP_ANTI 632 (insn_list:REG_DEP_ANTI 1869 (insn_list:REG_DEP_ANTI 636 (insn_list:REG_DEP_ANTI 637 (insn_list:REG_DEP_TRUE 638 (insn_list:REG_DEP_ANTI 634 (nil))))))))))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
            (nil))))
;; End of basic block 41, registers live:
 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14]

;; Start of basic block 42, registers live: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14]
(note:HI 807 639 805 42 [bb 42] NOTE_INSN_BASIC_BLOCK)

(insn:TI 805 807 806 42 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [143])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (nil)
    (nil))

(jump_insn:TI 806 805 784 42 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 84)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 805 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1250 [0x4e2])
            (nil))))
;; End of basic block 42, registers live:
 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14]

;; Start of basic block 43, registers live: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14]
(note:HI 784 806 782 43 [bb 43] NOTE_INSN_BASIC_BLOCK)

(insn:TI 782 784 783 43 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [143])
            (const_int 1 [0x1]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 783 782 761 43 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1697)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 782 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1428 [0x594])
            (nil))))
;; End of basic block 43, registers live:
 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14]

;; Start of basic block 44, registers live: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14]
(note:HI 761 783 759 44 [bb 44] NOTE_INSN_BASIC_BLOCK)

(insn:TI 759 761 760 44 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [143])
            (const_int 2 [0x2]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 760 759 738 44 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1698)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 759 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1666 [0x682])
            (nil))))
;; End of basic block 44, registers live:
 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14]

;; Start of basic block 45, registers live: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14]
(note:HI 738 760 736 45 [bb 45] NOTE_INSN_BASIC_BLOCK)

(insn:TI 736 738 737 45 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [143])
            (const_int 3 [0x3]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 737 736 715 45 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1699)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 736 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 2000 [0x7d0])
            (nil))))
;; End of basic block 45, registers live:
 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14]

;; Start of basic block 46, registers live: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14]
(note:HI 715 737 713 46 [bb 46] NOTE_INSN_BASIC_BLOCK)

(insn:TI 713 715 714 46 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [143])
            (const_int 4 [0x4]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 714 713 692 46 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1700)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 713 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 2500 [0x9c4])
            (nil))))
;; End of basic block 46, registers live:
 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14]

;; Start of basic block 47, registers live: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14]
(note:HI 692 714 690 47 [bb 47] NOTE_INSN_BASIC_BLOCK)

(insn:TI 690 692 691 47 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [143])
            (const_int 5 [0x5]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 691 690 669 47 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1701)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 690 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 3333 [0xd05])
            (nil))))
;; End of basic block 47, registers live:
 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14]

;; Start of basic block 48, registers live: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14]
(note:HI 669 691 667 48 [bb 48] NOTE_INSN_BASIC_BLOCK)

(insn:TI 667 669 668 48 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [143])
            (const_int 6 [0x6]))) 5 {*cmpsi_1_insn} (nil)
    (expr_list:REG_DEAD (reg:SI 0 ax [143])
        (nil)))

(jump_insn:TI 668 667 659 48 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1702)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 667 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 48, registers live:
 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14]

;; Start of basic block 49, registers live: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14]
(note:HI 659 668 650 49 [bb 49] NOTE_INSN_BASIC_BLOCK)

(insn:TI 650 659 655 49 ./CppStatUtilities.cc:85 (set (reg:DF 25 xmm4 [309])
        (mem:DF (plus:DI (reg/v/f:DI 42 r13 [orig:82 data ] [82])
                (const_int 8 [0x8])) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn 655 650 2028 49 ./CppStatUtilities.cc:84 (set (strict_low_part (reg:QI 2 cx))
        (const_int 2 [0x2])) 58 {*movstrictqi_1} (nil)
    (expr_list:REG_EQUAL (const_int 2 [0x2])
        (nil)))

(note 2028 655 656 49 ( i (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 656 2028 651 49 ./CppStatUtilities.cc:84 (set (strict_low_part (reg:QI 1 dx))
        (const_int 2 [0x2])) 58 {*movstrictqi_1} (nil)
    (expr_list:REG_EQUAL (const_int 2 [0x2])
        (nil)))

(insn:TI 651 656 1865 49 ./CppStatUtilities.cc:85 (set (reg:DF 25 xmm4 [309])
        (minus:DF (reg:DF 25 xmm4 [309])
            (mem:DF (plus:DI (reg/v/f:DI 43 r14 [orig:74 perc ] [74])
                    (const_int 16 [0x10])) [3 S8 A64]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 650 (nil))
    (nil))

(insn:TI 1865 651 653 49 ./CppStatUtilities.cc:85 (set (reg:V2DF 25 xmm4 [309])
        (and:V2DF (reg:V2DF 25 xmm4 [309])
            (reg:V2DF 22 xmm1 [127]))) 1050 {*andv2df3} (insn_list:REG_DEP_TRUE 651 (nil))
    (nil))

(insn:TI 653 1865 2029 49 ./CppStatUtilities.cc:85 (set (mem:DF (plus:DI (reg/f:DI 3 bx [95])
                (const_int 8 [0x8])) [3 S8 A64])
        (reg:DF 25 xmm4 [309])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 1865 (insn_list:REG_DEP_ANTI 650 (insn_list:REG_DEP_ANTI 651 (nil))))
    (expr_list:REG_DEAD (reg:DF 25 xmm4 [309])
        (expr_list:REG_EQUAL (abs:DF (reg:DF 310))
            (nil))))
;; End of basic block 49, registers live:
 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14]

(note 2029 653 1702 50 ( i (expr_list:REG_DEP_TRUE (reg/v:SI 2 cx [orig:156 i ] [156])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 50, registers live: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14]
(code_label:HI 1702 2029 682 50 1174 "" [1 uses])

(note:HI 682 1702 673 50 [bb 50] NOTE_INSN_BASIC_BLOCK)

(insn:TI 673 682 678 50 ./CppStatUtilities.cc:85 (set (reg:DF 26 xmm5 [312])
        (mem:DF (plus:DI (mult:DI (reg:DI 1 dx [orig:157 ivtmp.1144 ] [157])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 42 r13 [orig:82 data ] [82])) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn 678 673 674 50 ./CppStatUtilities.cc:84 (parallel [
            (set (reg/v:SI 2 cx [orig:156 i ] [156])
                (plus:SI (reg/v:SI 2 cx [orig:156 i ] [156])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 674 678 1864 50 ./CppStatUtilities.cc:85 (set (reg:DF 26 xmm5 [312])
        (minus:DF (reg:DF 26 xmm5 [312])
            (mem:DF (plus:DI (reg/v/f:DI 43 r14 [orig:74 perc ] [74])
                    (const_int 16 [0x10])) [3 S8 A64]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 673 (nil))
    (nil))

(insn:TI 1864 674 676 50 ./CppStatUtilities.cc:85 (set (reg:V2DF 26 xmm5 [312])
        (and:V2DF (reg:V2DF 26 xmm5 [312])
            (reg:V2DF 22 xmm1 [127]))) 1050 {*andv2df3} (insn_list:REG_DEP_TRUE 674 (nil))
    (nil))

(insn:TI 676 1864 679 50 ./CppStatUtilities.cc:85 (set (mem:DF (plus:DI (mult:DI (reg:DI 1 dx [orig:157 ivtmp.1144 ] [157])
                    (const_int 8 [0x8]))
                (reg/f:DI 3 bx [95])) [3 S8 A64])
        (reg:DF 26 xmm5 [312])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 1864 (insn_list:REG_DEP_ANTI 673 (insn_list:REG_DEP_ANTI 674 (nil))))
    (expr_list:REG_DEAD (reg:DF 26 xmm5 [312])
        (expr_list:REG_EQUAL (abs:DF (reg:DF 313))
            (nil))))

(insn 679 676 1701 50 ./CppStatUtilities.cc:84 (parallel [
            (set (reg:DI 1 dx [orig:157 ivtmp.1144 ] [157])
                (plus:DI (reg:DI 1 dx [orig:157 ivtmp.1144 ] [157])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 673 (insn_list:REG_DEP_ANTI 676 (nil)))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 50, registers live:
 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14]

;; Start of basic block 51, registers live: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14]
(code_label:HI 1701 679 705 51 1173 "" [1 uses])

(note:HI 705 1701 696 51 [bb 51] NOTE_INSN_BASIC_BLOCK)

(insn:TI 696 705 701 51 ./CppStatUtilities.cc:85 (set (reg:DF 27 xmm6 [315])
        (mem:DF (plus:DI (mult:DI (reg:DI 1 dx [orig:157 ivtmp.1144 ] [157])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 42 r13 [orig:82 data ] [82])) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn 701 696 697 51 ./CppStatUtilities.cc:84 (parallel [
            (set (reg/v:SI 2 cx [orig:156 i ] [156])
                (plus:SI (reg/v:SI 2 cx [orig:156 i ] [156])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 697 701 1863 51 ./CppStatUtilities.cc:85 (set (reg:DF 27 xmm6 [315])
        (minus:DF (reg:DF 27 xmm6 [315])
            (mem:DF (reg/f:DI 6 bp [orig:65 prephitmp.1125 ] [65]) [3 S8 A64]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 696 (nil))
    (nil))

(insn:TI 1863 697 699 51 ./CppStatUtilities.cc:85 (set (reg:V2DF 27 xmm6 [315])
        (and:V2DF (reg:V2DF 27 xmm6 [315])
            (reg:V2DF 22 xmm1 [127]))) 1050 {*andv2df3} (insn_list:REG_DEP_TRUE 697 (nil))
    (nil))

(insn:TI 699 1863 702 51 ./CppStatUtilities.cc:85 (set (mem:DF (plus:DI (mult:DI (reg:DI 1 dx [orig:157 ivtmp.1144 ] [157])
                    (const_int 8 [0x8]))
                (reg/f:DI 3 bx [95])) [3 S8 A64])
        (reg:DF 27 xmm6 [315])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 1863 (insn_list:REG_DEP_ANTI 696 (insn_list:REG_DEP_ANTI 697 (nil))))
    (expr_list:REG_DEAD (reg:DF 27 xmm6 [315])
        (expr_list:REG_EQUAL (abs:DF (reg:DF 316))
            (nil))))

(insn 702 699 1700 51 ./CppStatUtilities.cc:84 (parallel [
            (set (reg:DI 1 dx [orig:157 ivtmp.1144 ] [157])
                (plus:DI (reg:DI 1 dx [orig:157 ivtmp.1144 ] [157])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 696 (insn_list:REG_DEP_ANTI 699 (nil)))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 51, registers live:
 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14]

;; Start of basic block 52, registers live: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14]
(code_label:HI 1700 702 728 52 1172 "" [1 uses])

(note:HI 728 1700 719 52 [bb 52] NOTE_INSN_BASIC_BLOCK)

(insn:TI 719 728 724 52 ./CppStatUtilities.cc:85 (set (reg:DF 28 xmm7 [318])
        (mem:DF (plus:DI (mult:DI (reg:DI 1 dx [orig:157 ivtmp.1144 ] [157])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 42 r13 [orig:82 data ] [82])) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn 724 719 720 52 ./CppStatUtilities.cc:84 (parallel [
            (set (reg/v:SI 2 cx [orig:156 i ] [156])
                (plus:SI (reg/v:SI 2 cx [orig:156 i ] [156])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 720 724 1862 52 ./CppStatUtilities.cc:85 (set (reg:DF 28 xmm7 [318])
        (minus:DF (reg:DF 28 xmm7 [318])
            (mem:DF (reg/f:DI 6 bp [orig:65 prephitmp.1125 ] [65]) [3 S8 A64]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 719 (nil))
    (nil))

(insn:TI 1862 720 722 52 ./CppStatUtilities.cc:85 (set (reg:V2DF 28 xmm7 [318])
        (and:V2DF (reg:V2DF 28 xmm7 [318])
            (reg:V2DF 22 xmm1 [127]))) 1050 {*andv2df3} (insn_list:REG_DEP_TRUE 720 (nil))
    (nil))

(insn:TI 722 1862 725 52 ./CppStatUtilities.cc:85 (set (mem:DF (plus:DI (mult:DI (reg:DI 1 dx [orig:157 ivtmp.1144 ] [157])
                    (const_int 8 [0x8]))
                (reg/f:DI 3 bx [95])) [3 S8 A64])
        (reg:DF 28 xmm7 [318])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 1862 (insn_list:REG_DEP_ANTI 719 (insn_list:REG_DEP_ANTI 720 (nil))))
    (expr_list:REG_DEAD (reg:DF 28 xmm7 [318])
        (expr_list:REG_EQUAL (abs:DF (reg:DF 319))
            (nil))))

(insn 725 722 1699 52 ./CppStatUtilities.cc:84 (parallel [
            (set (reg:DI 1 dx [orig:157 ivtmp.1144 ] [157])
                (plus:DI (reg:DI 1 dx [orig:157 ivtmp.1144 ] [157])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 719 (insn_list:REG_DEP_ANTI 722 (nil)))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 52, registers live:
 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14]

;; Start of basic block 53, registers live: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14]
(code_label:HI 1699 725 751 53 1171 "" [1 uses])

(note:HI 751 1699 742 53 [bb 53] NOTE_INSN_BASIC_BLOCK)

(insn:TI 742 751 747 53 ./CppStatUtilities.cc:85 (set (reg:DF 45 xmm8 [321])
        (mem:DF (plus:DI (mult:DI (reg:DI 1 dx [orig:157 ivtmp.1144 ] [157])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 42 r13 [orig:82 data ] [82])) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn 747 742 743 53 ./CppStatUtilities.cc:84 (parallel [
            (set (reg/v:SI 2 cx [orig:156 i ] [156])
                (plus:SI (reg/v:SI 2 cx [orig:156 i ] [156])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 743 747 1861 53 ./CppStatUtilities.cc:85 (set (reg:DF 45 xmm8 [321])
        (minus:DF (reg:DF 45 xmm8 [321])
            (mem:DF (reg/f:DI 6 bp [orig:65 prephitmp.1125 ] [65]) [3 S8 A64]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 742 (nil))
    (nil))

(insn:TI 1861 743 745 53 ./CppStatUtilities.cc:85 (set (reg:V2DF 45 xmm8 [321])
        (and:V2DF (reg:V2DF 45 xmm8 [321])
            (reg:V2DF 22 xmm1 [127]))) 1050 {*andv2df3} (insn_list:REG_DEP_TRUE 743 (nil))
    (nil))

(insn:TI 745 1861 748 53 ./CppStatUtilities.cc:85 (set (mem:DF (plus:DI (mult:DI (reg:DI 1 dx [orig:157 ivtmp.1144 ] [157])
                    (const_int 8 [0x8]))
                (reg/f:DI 3 bx [95])) [3 S8 A64])
        (reg:DF 45 xmm8 [321])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 1861 (insn_list:REG_DEP_ANTI 742 (insn_list:REG_DEP_ANTI 743 (nil))))
    (expr_list:REG_DEAD (reg:DF 45 xmm8 [321])
        (expr_list:REG_EQUAL (abs:DF (reg:DF 322))
            (nil))))

(insn 748 745 1698 53 ./CppStatUtilities.cc:84 (parallel [
            (set (reg:DI 1 dx [orig:157 ivtmp.1144 ] [157])
                (plus:DI (reg:DI 1 dx [orig:157 ivtmp.1144 ] [157])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 742 (insn_list:REG_DEP_ANTI 745 (nil)))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 53, registers live:
 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14]

;; Start of basic block 54, registers live: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14]
(code_label:HI 1698 748 774 54 1170 "" [1 uses])

(note:HI 774 1698 765 54 [bb 54] NOTE_INSN_BASIC_BLOCK)

(insn:TI 765 774 770 54 ./CppStatUtilities.cc:85 (set (reg:DF 46 xmm9 [324])
        (mem:DF (plus:DI (mult:DI (reg:DI 1 dx [orig:157 ivtmp.1144 ] [157])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 42 r13 [orig:82 data ] [82])) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn 770 765 766 54 ./CppStatUtilities.cc:84 (parallel [
            (set (reg/v:SI 2 cx [orig:156 i ] [156])
                (plus:SI (reg/v:SI 2 cx [orig:156 i ] [156])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 766 770 1860 54 ./CppStatUtilities.cc:85 (set (reg:DF 46 xmm9 [324])
        (minus:DF (reg:DF 46 xmm9 [324])
            (mem:DF (reg/f:DI 6 bp [orig:65 prephitmp.1125 ] [65]) [3 S8 A64]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 765 (nil))
    (nil))

(insn:TI 1860 766 768 54 ./CppStatUtilities.cc:85 (set (reg:V2DF 46 xmm9 [324])
        (and:V2DF (reg:V2DF 46 xmm9 [324])
            (reg:V2DF 22 xmm1 [127]))) 1050 {*andv2df3} (insn_list:REG_DEP_TRUE 766 (nil))
    (nil))

(insn:TI 768 1860 771 54 ./CppStatUtilities.cc:85 (set (mem:DF (plus:DI (mult:DI (reg:DI 1 dx [orig:157 ivtmp.1144 ] [157])
                    (const_int 8 [0x8]))
                (reg/f:DI 3 bx [95])) [3 S8 A64])
        (reg:DF 46 xmm9 [324])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 1860 (insn_list:REG_DEP_ANTI 765 (insn_list:REG_DEP_ANTI 766 (nil))))
    (expr_list:REG_DEAD (reg:DF 46 xmm9 [324])
        (expr_list:REG_EQUAL (abs:DF (reg:DF 325))
            (nil))))

(insn 771 768 1697 54 ./CppStatUtilities.cc:84 (parallel [
            (set (reg:DI 1 dx [orig:157 ivtmp.1144 ] [157])
                (plus:DI (reg:DI 1 dx [orig:157 ivtmp.1144 ] [157])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 765 (insn_list:REG_DEP_ANTI 768 (nil)))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 54, registers live:
 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14]

;; Start of basic block 55, registers live: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14]
(code_label:HI 1697 771 797 55 1169 "" [1 uses])

(note:HI 797 1697 788 55 [bb 55] NOTE_INSN_BASIC_BLOCK)

(insn:TI 788 797 793 55 ./CppStatUtilities.cc:85 (set (reg:DF 47 xmm10 [327])
        (mem:DF (plus:DI (mult:DI (reg:DI 1 dx [orig:157 ivtmp.1144 ] [157])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 42 r13 [orig:82 data ] [82])) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn 793 788 789 55 ./CppStatUtilities.cc:84 (parallel [
            (set (reg/v:SI 2 cx [orig:156 i ] [156])
                (plus:SI (reg/v:SI 2 cx [orig:156 i ] [156])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 789 793 1859 55 ./CppStatUtilities.cc:85 (set (reg:DF 47 xmm10 [327])
        (minus:DF (reg:DF 47 xmm10 [327])
            (mem:DF (reg/f:DI 6 bp [orig:65 prephitmp.1125 ] [65]) [3 S8 A64]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 788 (nil))
    (nil))

(insn:TI 1859 789 791 55 ./CppStatUtilities.cc:85 (set (reg:V2DF 47 xmm10 [327])
        (and:V2DF (reg:V2DF 47 xmm10 [327])
            (reg:V2DF 22 xmm1 [127]))) 1050 {*andv2df3} (insn_list:REG_DEP_TRUE 789 (nil))
    (nil))

(insn:TI 791 1859 794 55 ./CppStatUtilities.cc:85 (set (mem:DF (plus:DI (mult:DI (reg:DI 1 dx [orig:157 ivtmp.1144 ] [157])
                    (const_int 8 [0x8]))
                (reg/f:DI 3 bx [95])) [3 S8 A64])
        (reg:DF 47 xmm10 [327])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 1859 (insn_list:REG_DEP_ANTI 788 (insn_list:REG_DEP_ANTI 789 (nil))))
    (expr_list:REG_DEAD (reg:DF 47 xmm10 [327])
        (expr_list:REG_EQUAL (abs:DF (reg:DF 328))
            (nil))))

(insn 794 791 795 55 ./CppStatUtilities.cc:84 (parallel [
            (set (reg:DI 1 dx [orig:157 ivtmp.1144 ] [157])
                (plus:DI (reg:DI 1 dx [orig:157 ivtmp.1144 ] [157])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 788 (insn_list:REG_DEP_ANTI 791 (nil)))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 795 794 796 55 ./CppStatUtilities.cc:84 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 2 cx [orig:156 i ] [156])
            (reg/v:SI 41 r12 [orig:75 xLen ] [75]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_OUTPUT 794 (insn_list:REG_DEP_TRUE 793 (nil)))
    (nil))

(jump_insn:TI 796 795 84 55 ./CppStatUtilities.cc:84 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 99)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 788 (insn_list:REG_DEP_ANTI 789 (insn_list:REG_DEP_ANTI 1859 (insn_list:REG_DEP_ANTI 793 (insn_list:REG_DEP_ANTI 794 (insn_list:REG_DEP_TRUE 795 (insn_list:REG_DEP_ANTI 791 (nil))))))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
            (nil))))
;; End of basic block 55, registers live:
 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14]

;; Start of basic block 56, registers live: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14]
(code_label:HI 84 796 85 56 1040 "" [2 uses])

(note:HI 85 84 89 56 [bb 56] NOTE_INSN_BASIC_BLOCK)

(insn:TI 89 85 1845 56 ./CppStatUtilities.cc:85 (set (reg:DF 24 xmm3 [158])
        (mem:DF (plus:DI (mult:DI (reg:DI 1 dx [orig:157 ivtmp.1144 ] [157])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 42 r13 [orig:82 data ] [82])) [3 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn 1845 89 1847 56 ./CppStatUtilities.cc:84 (set (reg:DI 44 r15 [144])
        (plus:DI (reg:DI 1 dx [orig:157 ivtmp.1144 ] [157])
            (const_int 1 [0x1]))) 196 {*lea_2_rex64} (nil)
    (nil))

(insn:TI 1847 1845 1849 56 ./CppStatUtilities.cc:84 (set (reg:DI 40 r11 [orig:167 ivtmp.1144 ] [167])
        (plus:DI (reg:DI 1 dx [orig:157 ivtmp.1144 ] [157])
            (const_int 2 [0x2]))) 196 {*lea_2_rex64} (nil)
    (nil))

(insn 1849 1847 1851 56 ./CppStatUtilities.cc:84 (set (reg:DI 39 r10 [orig:172 ivtmp.1144 ] [172])
        (plus:DI (reg:DI 1 dx [orig:157 ivtmp.1144 ] [157])
            (const_int 3 [0x3]))) 196 {*lea_2_rex64} (nil)
    (nil))

(insn 1851 1849 90 56 ./CppStatUtilities.cc:84 (set (reg:DI 38 r9 [orig:177 ivtmp.1144 ] [177])
        (plus:DI (reg:DI 1 dx [orig:157 ivtmp.1144 ] [157])
            (const_int 4 [0x4]))) 196 {*lea_2_rex64} (nil)
    (nil))

(insn:TI 90 1851 1853 56 ./CppStatUtilities.cc:85 (set (reg:DF 24 xmm3 [158])
        (minus:DF (reg:DF 24 xmm3 [158])
            (mem:DF (reg/f:DI 6 bp [orig:65 prephitmp.1125 ] [65]) [3 S8 A64]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 89 (nil))
    (nil))

(insn 1853 90 1855 56 ./CppStatUtilities.cc:84 (set (reg:DI 0 ax [orig:182 ivtmp.1144 ] [182])
        (plus:DI (reg:DI 1 dx [orig:157 ivtmp.1144 ] [157])
            (const_int 5 [0x5]))) 196 {*lea_2_rex64} (nil)
    (nil))

(insn 1855 1853 1857 56 ./CppStatUtilities.cc:84 (set (reg:DI 37 r8 [orig:187 ivtmp.1144 ] [187])
        (plus:DI (reg:DI 1 dx [orig:157 ivtmp.1144 ] [157])
            (const_int 6 [0x6]))) 196 {*lea_2_rex64} (nil)
    (nil))

(insn:TI 1857 1855 924 56 ./CppStatUtilities.cc:84 (set (reg:DI 5 di [orig:192 ivtmp.1144 ] [192])
        (plus:DI (reg:DI 1 dx [orig:157 ivtmp.1144 ] [157])
            (const_int 7 [0x7]))) 196 {*lea_2_rex64} (nil)
    (nil))

(insn 924 1857 1844 56 ./CppStatUtilities.cc:84 (parallel [
            (set (reg/v:SI 2 cx [orig:156 i ] [156])
                (plus:SI (reg/v:SI 2 cx [orig:156 i ] [156])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 1844 924 93 56 ./CppStatUtilities.cc:85 (set (reg:V2DF 24 xmm3 [158])
        (and:V2DF (reg:V2DF 24 xmm3 [158])
            (reg:V2DF 22 xmm1 [127]))) 1050 {*andv2df3} (insn_list:REG_DEP_TRUE 90 (nil))
    (nil))

(insn:TI 93 1844 925 56 ./CppStatUtilities.cc:85 (set (mem:DF (plus:DI (mult:DI (reg:DI 1 dx [orig:157 ivtmp.1144 ] [157])
                    (const_int 8 [0x8]))
                (reg/f:DI 3 bx [95])) [3 S8 A64])
        (reg:DF 24 xmm3 [158])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 1844 (insn_list:REG_DEP_ANTI 89 (insn_list:REG_DEP_ANTI 90 (nil))))
    (expr_list:REG_DEAD (reg:DF 24 xmm3 [158])
        (expr_list:REG_EQUAL (abs:DF (reg:DF 159))
            (nil))))

(insn 925 93 926 56 ./CppStatUtilities.cc:84 (parallel [
            (set (reg:DI 1 dx [orig:157 ivtmp.1144 ] [157])
                (plus:DI (reg:DI 1 dx [orig:157 ivtmp.1144 ] [157])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 89 (insn_list:REG_DEP_ANTI 93 (insn_list:REG_DEP_ANTI 1845 (insn_list:REG_DEP_ANTI 1847 (insn_list:REG_DEP_ANTI 1849 (insn_list:REG_DEP_ANTI 1851 (insn_list:REG_DEP_ANTI 1853 (insn_list:REG_DEP_ANTI 1855 (insn_list:REG_DEP_ANTI 1857 (nil))))))))))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 926 925 811 56 ./CppStatUtilities.cc:84 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 2 cx [orig:156 i ] [156])
            (reg/v:SI 41 r12 [orig:75 xLen ] [75]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_OUTPUT 925 (insn_list:REG_DEP_TRUE 924 (nil)))
    (nil))

(insn:TI 811 926 812 56 ./CppStatUtilities.cc:85 (set (reg:DF 23 xmm2 [163])
        (mem:DF (plus:DI (mult:DI (reg:DI 44 r15 [144])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 42 r13 [orig:82 data ] [82])) [3 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 1845 (insn_list:REG_DEP_TRUE 93 (nil)))
    (nil))

(insn:TI 812 811 1846 56 ./CppStatUtilities.cc:85 (set (reg:DF 23 xmm2 [163])
        (minus:DF (reg:DF 23 xmm2 [163])
            (mem:DF (reg/f:DI 6 bp [orig:65 prephitmp.1125 ] [65]) [3 S8 A64]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 811 (insn_list:REG_DEP_TRUE 93 (nil)))
    (nil))

(insn:TI 1846 812 814 56 ./CppStatUtilities.cc:85 (set (reg:V2DF 23 xmm2 [163])
        (and:V2DF (reg:V2DF 23 xmm2 [163])
            (reg:V2DF 22 xmm1 [127]))) 1050 {*andv2df3} (insn_list:REG_DEP_TRUE 812 (nil))
    (nil))

(insn:TI 814 1846 829 56 ./CppStatUtilities.cc:85 (set (mem:DF (plus:DI (mult:DI (reg:DI 44 r15 [144])
                    (const_int 8 [0x8]))
                (reg/f:DI 3 bx [95])) [3 S8 A64])
        (reg:DF 23 xmm2 [163])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 1845 (insn_list:REG_DEP_TRUE 1846 (insn_list:REG_DEP_OUTPUT 93 (insn_list:REG_DEP_ANTI 89 (insn_list:REG_DEP_ANTI 90 (insn_list:REG_DEP_ANTI 811 (insn_list:REG_DEP_ANTI 812 (nil))))))))
    (expr_list:REG_DEAD (reg:DF 23 xmm2 [163])
        (expr_list:REG_DEAD (reg:DI 44 r15 [144])
            (expr_list:REG_EQUAL (abs:DF (reg:DF 164))
                (nil)))))

(insn:TI 829 814 830 56 ./CppStatUtilities.cc:85 (set (reg:DF 21 xmm0 [168])
        (mem:DF (plus:DI (mult:DI (reg:DI 40 r11 [orig:167 ivtmp.1144 ] [167])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 42 r13 [orig:82 data ] [82])) [3 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 1847 (insn_list:REG_DEP_TRUE 93 (insn_list:REG_DEP_TRUE 814 (nil))))
    (nil))

(insn:TI 830 829 1848 56 ./CppStatUtilities.cc:85 (set (reg:DF 21 xmm0 [168])
        (minus:DF (reg:DF 21 xmm0 [168])
            (mem:DF (reg/f:DI 6 bp [orig:65 prephitmp.1125 ] [65]) [3 S8 A64]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 829 (insn_list:REG_DEP_TRUE 93 (insn_list:REG_DEP_TRUE 814 (nil))))
    (nil))

(insn:TI 1848 830 832 56 ./CppStatUtilities.cc:85 (set (reg:V2DF 21 xmm0 [168])
        (and:V2DF (reg:V2DF 21 xmm0 [168])
            (reg:V2DF 22 xmm1 [127]))) 1050 {*andv2df3} (insn_list:REG_DEP_TRUE 830 (nil))
    (nil))

(insn:TI 832 1848 847 56 ./CppStatUtilities.cc:85 (set (mem:DF (plus:DI (mult:DI (reg:DI 40 r11 [orig:167 ivtmp.1144 ] [167])
                    (const_int 8 [0x8]))
                (reg/f:DI 3 bx [95])) [3 S8 A64])
        (reg:DF 21 xmm0 [168])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 1847 (insn_list:REG_DEP_TRUE 1848 (insn_list:REG_DEP_OUTPUT 93 (insn_list:REG_DEP_OUTPUT 814 (insn_list:REG_DEP_ANTI 89 (insn_list:REG_DEP_ANTI 90 (insn_list:REG_DEP_ANTI 811 (insn_list:REG_DEP_ANTI 812 (insn_list:REG_DEP_ANTI 829 (insn_list:REG_DEP_ANTI 830 (nil)))))))))))
    (expr_list:REG_DEAD (reg:DF 21 xmm0 [168])
        (expr_list:REG_DEAD (reg:DI 40 r11 [orig:167 ivtmp.1144 ] [167])
            (expr_list:REG_EQUAL (abs:DF (reg:DF 169))
                (nil)))))

(insn:TI 847 832 848 56 ./CppStatUtilities.cc:85 (set (reg:DF 52 xmm15 [173])
        (mem:DF (plus:DI (mult:DI (reg:DI 39 r10 [orig:172 ivtmp.1144 ] [172])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 42 r13 [orig:82 data ] [82])) [3 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 1849 (insn_list:REG_DEP_TRUE 93 (insn_list:REG_DEP_TRUE 814 (insn_list:REG_DEP_TRUE 832 (nil)))))
    (nil))

(insn:TI 848 847 1850 56 ./CppStatUtilities.cc:85 (set (reg:DF 52 xmm15 [173])
        (minus:DF (reg:DF 52 xmm15 [173])
            (mem:DF (reg/f:DI 6 bp [orig:65 prephitmp.1125 ] [65]) [3 S8 A64]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 847 (insn_list:REG_DEP_TRUE 93 (insn_list:REG_DEP_TRUE 814 (insn_list:REG_DEP_TRUE 832 (nil)))))
    (nil))

(insn:TI 1850 848 850 56 ./CppStatUtilities.cc:85 (set (reg:V2DF 52 xmm15 [173])
        (and:V2DF (reg:V2DF 52 xmm15 [173])
            (reg:V2DF 22 xmm1 [127]))) 1050 {*andv2df3} (insn_list:REG_DEP_TRUE 848 (nil))
    (nil))

(insn:TI 850 1850 865 56 ./CppStatUtilities.cc:85 (set (mem:DF (plus:DI (mult:DI (reg:DI 39 r10 [orig:172 ivtmp.1144 ] [172])
                    (const_int 8 [0x8]))
                (reg/f:DI 3 bx [95])) [3 S8 A64])
        (reg:DF 52 xmm15 [173])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 1850 (insn_list:REG_DEP_TRUE 1849 (insn_list:REG_DEP_OUTPUT 93 (insn_list:REG_DEP_OUTPUT 814 (insn_list:REG_DEP_OUTPUT 832 (insn_list:REG_DEP_ANTI 89 (insn_list:REG_DEP_ANTI 90 (insn_list:REG_DEP_ANTI 811 (insn_list:REG_DEP_ANTI 812 (insn_list:REG_DEP_ANTI 829 (insn_list:REG_DEP_ANTI 830 (insn_list:REG_DEP_ANTI 847 (insn_list:REG_DEP_ANTI 848 (nil))))))))))))))
    (expr_list:REG_DEAD (reg:DF 52 xmm15 [173])
        (expr_list:REG_DEAD (reg:DI 39 r10 [orig:172 ivtmp.1144 ] [172])
            (expr_list:REG_EQUAL (abs:DF (reg:DF 174))
                (nil)))))

(insn:TI 865 850 866 56 ./CppStatUtilities.cc:85 (set (reg:DF 51 xmm14 [178])
        (mem:DF (plus:DI (mult:DI (reg:DI 38 r9 [orig:177 ivtmp.1144 ] [177])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 42 r13 [orig:82 data ] [82])) [3 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 1851 (insn_list:REG_DEP_TRUE 93 (insn_list:REG_DEP_TRUE 814 (insn_list:REG_DEP_TRUE 832 (insn_list:REG_DEP_TRUE 850 (nil))))))
    (nil))

(insn:TI 866 865 1852 56 ./CppStatUtilities.cc:85 (set (reg:DF 51 xmm14 [178])
        (minus:DF (reg:DF 51 xmm14 [178])
            (mem:DF (reg/f:DI 6 bp [orig:65 prephitmp.1125 ] [65]) [3 S8 A64]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 865 (insn_list:REG_DEP_TRUE 93 (insn_list:REG_DEP_TRUE 814 (insn_list:REG_DEP_TRUE 832 (insn_list:REG_DEP_TRUE 850 (nil))))))
    (nil))

(insn:TI 1852 866 868 56 ./CppStatUtilities.cc:85 (set (reg:V2DF 51 xmm14 [178])
        (and:V2DF (reg:V2DF 51 xmm14 [178])
            (reg:V2DF 22 xmm1 [127]))) 1050 {*andv2df3} (insn_list:REG_DEP_TRUE 866 (nil))
    (nil))

(insn:TI 868 1852 883 56 ./CppStatUtilities.cc:85 (set (mem:DF (plus:DI (mult:DI (reg:DI 38 r9 [orig:177 ivtmp.1144 ] [177])
                    (const_int 8 [0x8]))
                (reg/f:DI 3 bx [95])) [3 S8 A64])
        (reg:DF 51 xmm14 [178])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 1852 (insn_list:REG_DEP_TRUE 1851 (insn_list:REG_DEP_OUTPUT 93 (insn_list:REG_DEP_OUTPUT 814 (insn_list:REG_DEP_OUTPUT 832 (insn_list:REG_DEP_OUTPUT 850 (insn_list:REG_DEP_ANTI 89 (insn_list:REG_DEP_ANTI 90 (insn_list:REG_DEP_ANTI 811 (insn_list:REG_DEP_ANTI 812 (insn_list:REG_DEP_ANTI 829 (insn_list:REG_DEP_ANTI 830 (insn_list:REG_DEP_ANTI 847 (insn_list:REG_DEP_ANTI 848 (insn_list:REG_DEP_ANTI 865 (insn_list:REG_DEP_ANTI 866 (nil)))))))))))))))))
    (expr_list:REG_DEAD (reg:DF 51 xmm14 [178])
        (expr_list:REG_DEAD (reg:DI 38 r9 [orig:177 ivtmp.1144 ] [177])
            (expr_list:REG_EQUAL (abs:DF (reg:DF 179))
                (nil)))))

(insn:TI 883 868 884 56 ./CppStatUtilities.cc:85 (set (reg:DF 50 xmm13 [183])
        (mem:DF (plus:DI (mult:DI (reg:DI 0 ax [orig:182 ivtmp.1144 ] [182])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 42 r13 [orig:82 data ] [82])) [3 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 1853 (insn_list:REG_DEP_TRUE 93 (insn_list:REG_DEP_TRUE 814 (insn_list:REG_DEP_TRUE 832 (insn_list:REG_DEP_TRUE 850 (insn_list:REG_DEP_TRUE 868 (nil)))))))
    (nil))

(insn:TI 884 883 1854 56 ./CppStatUtilities.cc:85 (set (reg:DF 50 xmm13 [183])
        (minus:DF (reg:DF 50 xmm13 [183])
            (mem:DF (reg/f:DI 6 bp [orig:65 prephitmp.1125 ] [65]) [3 S8 A64]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 883 (insn_list:REG_DEP_TRUE 93 (insn_list:REG_DEP_TRUE 814 (insn_list:REG_DEP_TRUE 832 (insn_list:REG_DEP_TRUE 850 (insn_list:REG_DEP_TRUE 868 (nil)))))))
    (nil))

(insn:TI 1854 884 886 56 ./CppStatUtilities.cc:85 (set (reg:V2DF 50 xmm13 [183])
        (and:V2DF (reg:V2DF 50 xmm13 [183])
            (reg:V2DF 22 xmm1 [127]))) 1050 {*andv2df3} (insn_list:REG_DEP_TRUE 884 (nil))
    (nil))

(insn:TI 886 1854 901 56 ./CppStatUtilities.cc:85 (set (mem:DF (plus:DI (mult:DI (reg:DI 0 ax [orig:182 ivtmp.1144 ] [182])
                    (const_int 8 [0x8]))
                (reg/f:DI 3 bx [95])) [3 S8 A64])
        (reg:DF 50 xmm13 [183])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 1854 (insn_list:REG_DEP_TRUE 1853 (insn_list:REG_DEP_OUTPUT 93 (insn_list:REG_DEP_OUTPUT 814 (insn_list:REG_DEP_OUTPUT 832 (insn_list:REG_DEP_OUTPUT 850 (insn_list:REG_DEP_OUTPUT 868 (insn_list:REG_DEP_ANTI 89 (insn_list:REG_DEP_ANTI 90 (insn_list:REG_DEP_ANTI 811 (insn_list:REG_DEP_ANTI 812 (insn_list:REG_DEP_ANTI 829 (insn_list:REG_DEP_ANTI 830 (insn_list:REG_DEP_ANTI 847 (insn_list:REG_DEP_ANTI 848 (insn_list:REG_DEP_ANTI 865 (insn_list:REG_DEP_ANTI 866 (insn_list:REG_DEP_ANTI 883 (insn_list:REG_DEP_ANTI 884 (nil))))))))))))))))))))
    (expr_list:REG_DEAD (reg:DF 50 xmm13 [183])
        (expr_list:REG_DEAD (reg:DI 0 ax [orig:182 ivtmp.1144 ] [182])
            (expr_list:REG_EQUAL (abs:DF (reg:DF 184))
                (nil)))))

(insn:TI 901 886 902 56 ./CppStatUtilities.cc:85 (set (reg:DF 49 xmm12 [188])
        (mem:DF (plus:DI (mult:DI (reg:DI 37 r8 [orig:187 ivtmp.1144 ] [187])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 42 r13 [orig:82 data ] [82])) [3 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 1855 (insn_list:REG_DEP_TRUE 93 (insn_list:REG_DEP_TRUE 814 (insn_list:REG_DEP_TRUE 832 (insn_list:REG_DEP_TRUE 850 (insn_list:REG_DEP_TRUE 868 (insn_list:REG_DEP_TRUE 886 (nil))))))))
    (nil))

(insn:TI 902 901 1856 56 ./CppStatUtilities.cc:85 (set (reg:DF 49 xmm12 [188])
        (minus:DF (reg:DF 49 xmm12 [188])
            (mem:DF (reg/f:DI 6 bp [orig:65 prephitmp.1125 ] [65]) [3 S8 A64]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 901 (insn_list:REG_DEP_TRUE 93 (insn_list:REG_DEP_TRUE 814 (insn_list:REG_DEP_TRUE 832 (insn_list:REG_DEP_TRUE 850 (insn_list:REG_DEP_TRUE 868 (insn_list:REG_DEP_TRUE 886 (nil))))))))
    (nil))

(insn:TI 1856 902 904 56 ./CppStatUtilities.cc:85 (set (reg:V2DF 49 xmm12 [188])
        (and:V2DF (reg:V2DF 49 xmm12 [188])
            (reg:V2DF 22 xmm1 [127]))) 1050 {*andv2df3} (insn_list:REG_DEP_TRUE 902 (nil))
    (nil))

(insn:TI 904 1856 919 56 ./CppStatUtilities.cc:85 (set (mem:DF (plus:DI (mult:DI (reg:DI 37 r8 [orig:187 ivtmp.1144 ] [187])
                    (const_int 8 [0x8]))
                (reg/f:DI 3 bx [95])) [3 S8 A64])
        (reg:DF 49 xmm12 [188])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 1856 (insn_list:REG_DEP_TRUE 1855 (insn_list:REG_DEP_OUTPUT 93 (insn_list:REG_DEP_OUTPUT 814 (insn_list:REG_DEP_OUTPUT 832 (insn_list:REG_DEP_OUTPUT 850 (insn_list:REG_DEP_OUTPUT 868 (insn_list:REG_DEP_OUTPUT 886 (insn_list:REG_DEP_ANTI 89 (insn_list:REG_DEP_ANTI 90 (insn_list:REG_DEP_ANTI 811 (insn_list:REG_DEP_ANTI 812 (insn_list:REG_DEP_ANTI 829 (insn_list:REG_DEP_ANTI 830 (insn_list:REG_DEP_ANTI 847 (insn_list:REG_DEP_ANTI 848 (insn_list:REG_DEP_ANTI 865 (insn_list:REG_DEP_ANTI 866 (insn_list:REG_DEP_ANTI 883 (insn_list:REG_DEP_ANTI 884 (insn_list:REG_DEP_ANTI 901 (insn_list:REG_DEP_ANTI 902 (nil)))))))))))))))))))))))
    (expr_list:REG_DEAD (reg:DF 49 xmm12 [188])
        (expr_list:REG_DEAD (reg:DI 37 r8 [orig:187 ivtmp.1144 ] [187])
            (expr_list:REG_EQUAL (abs:DF (reg:DF 189))
                (nil)))))

(insn:TI 919 904 920 56 ./CppStatUtilities.cc:85 (set (reg:DF 48 xmm11 [193])
        (mem:DF (plus:DI (mult:DI (reg:DI 5 di [orig:192 ivtmp.1144 ] [192])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 42 r13 [orig:82 data ] [82])) [3 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 1857 (insn_list:REG_DEP_TRUE 93 (insn_list:REG_DEP_TRUE 814 (insn_list:REG_DEP_TRUE 832 (insn_list:REG_DEP_TRUE 850 (insn_list:REG_DEP_TRUE 868 (insn_list:REG_DEP_TRUE 886 (insn_list:REG_DEP_TRUE 904 (nil)))))))))
    (nil))

(insn:TI 920 919 1858 56 ./CppStatUtilities.cc:85 (set (reg:DF 48 xmm11 [193])
        (minus:DF (reg:DF 48 xmm11 [193])
            (mem:DF (reg/f:DI 6 bp [orig:65 prephitmp.1125 ] [65]) [3 S8 A64]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 919 (insn_list:REG_DEP_TRUE 93 (insn_list:REG_DEP_TRUE 814 (insn_list:REG_DEP_TRUE 832 (insn_list:REG_DEP_TRUE 850 (insn_list:REG_DEP_TRUE 868 (insn_list:REG_DEP_TRUE 886 (insn_list:REG_DEP_TRUE 904 (nil)))))))))
    (nil))

(insn:TI 1858 920 922 56 ./CppStatUtilities.cc:85 (set (reg:V2DF 48 xmm11 [193])
        (and:V2DF (reg:V2DF 48 xmm11 [193])
            (reg:V2DF 22 xmm1 [127]))) 1050 {*andv2df3} (insn_list:REG_DEP_TRUE 920 (nil))
    (nil))

(insn:TI 922 1858 927 56 ./CppStatUtilities.cc:85 (set (mem:DF (plus:DI (mult:DI (reg:DI 5 di [orig:192 ivtmp.1144 ] [192])
                    (const_int 8 [0x8]))
                (reg/f:DI 3 bx [95])) [3 S8 A64])
        (reg:DF 48 xmm11 [193])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 1858 (insn_list:REG_DEP_TRUE 1857 (insn_list:REG_DEP_OUTPUT 93 (insn_list:REG_DEP_OUTPUT 814 (insn_list:REG_DEP_OUTPUT 832 (insn_list:REG_DEP_OUTPUT 850 (insn_list:REG_DEP_OUTPUT 868 (insn_list:REG_DEP_OUTPUT 886 (insn_list:REG_DEP_OUTPUT 904 (insn_list:REG_DEP_ANTI 89 (insn_list:REG_DEP_ANTI 90 (insn_list:REG_DEP_ANTI 811 (insn_list:REG_DEP_ANTI 812 (insn_list:REG_DEP_ANTI 829 (insn_list:REG_DEP_ANTI 830 (insn_list:REG_DEP_ANTI 847 (insn_list:REG_DEP_ANTI 848 (insn_list:REG_DEP_ANTI 865 (insn_list:REG_DEP_ANTI 866 (insn_list:REG_DEP_ANTI 883 (insn_list:REG_DEP_ANTI 884 (insn_list:REG_DEP_ANTI 901 (insn_list:REG_DEP_ANTI 902 (insn_list:REG_DEP_ANTI 919 (insn_list:REG_DEP_ANTI 920 (nil))))))))))))))))))))))))))
    (expr_list:REG_DEAD (reg:DF 48 xmm11 [193])
        (expr_list:REG_DEAD (reg:DI 5 di [orig:192 ivtmp.1144 ] [192])
            (expr_list:REG_EQUAL (abs:DF (reg:DF 194))
                (nil)))))

(jump_insn 927 922 321 56 ./CppStatUtilities.cc:84 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 84)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 89 (insn_list:REG_DEP_ANTI 90 (insn_list:REG_DEP_ANTI 1844 (insn_list:REG_DEP_ANTI 1845 (insn_list:REG_DEP_ANTI 811 (insn_list:REG_DEP_ANTI 812 (insn_list:REG_DEP_ANTI 1846 (insn_list:REG_DEP_ANTI 1847 (insn_list:REG_DEP_ANTI 829 (insn_list:REG_DEP_ANTI 830 (insn_list:REG_DEP_ANTI 1848 (insn_list:REG_DEP_ANTI 1849 (insn_list:REG_DEP_ANTI 847 (insn_list:REG_DEP_ANTI 848 (insn_list:REG_DEP_ANTI 1850 (insn_list:REG_DEP_ANTI 1851 (insn_list:REG_DEP_ANTI 865 (insn_list:REG_DEP_ANTI 866 (insn_list:REG_DEP_ANTI 1852 (insn_list:REG_DEP_ANTI 1853 (insn_list:REG_DEP_ANTI 883 (insn_list:REG_DEP_ANTI 884 (insn_list:REG_DEP_ANTI 1854 (insn_list:REG_DEP_ANTI 1855 (insn_list:REG_DEP_ANTI 901 (insn_list:REG_DEP_ANTI 902 (insn_list:REG_DEP_ANTI 1856 (insn_list:REG_DEP_ANTI 1857 (insn_list:REG_DEP_ANTI 919 (insn_list:REG_DEP_ANTI 920 (insn_list:REG_DEP_ANTI 1858 (insn_list:REG_DEP_ANTI 924 (insn_list:REG_DEP_ANTI 925 (insn_list:REG_DEP_TRUE 926 (insn_list:REG_DEP_ANTI 93 (insn_list:REG_DEP_ANTI 814 (insn_list:REG_DEP_ANTI 832 (insn_list:REG_DEP_ANTI 850 (insn_list:REG_DEP_ANTI 868 (insn_list:REG_DEP_ANTI 886 (insn_list:REG_DEP_ANTI 904 (insn_list:REG_DEP_ANTI 922 (nil)))))))))))))))))))))))))))))))))))))))))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 9000 [0x2328])
            (nil))))
;; End of basic block 56, registers live:
 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 22 [xmm1] 41 [r12] 42 [r13] 43 [r14]

(note:HI 321 927 99 NOTE_INSN_LOOP_BEG)

;; Start of basic block 57, registers live: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14]
(code_label:HI 99 321 100 57 1039 "" [3 uses])

(note:HI 100 99 101 57 [bb 57] NOTE_INSN_BASIC_BLOCK)

(note:HI 101 100 105 57 ("./CppStatUtilities.cc") 87)

(note:HI 105 101 103 57 NOTE_INSN_DELETED)

(insn:TI 103 105 2030 57 ./CppStatUtilities.cc:87 (set (reg:DI 5 di [ res ])
        (reg/f:DI 3 bx [95])) 81 {*movdi_1_rex64} (nil)
    (nil))

(note 2030 103 102 57 ( res (expr_list:REG_DEP_TRUE (reg:DI 5 di [ res ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn 102 2030 104 57 ./CppStatUtilities.cc:87 (set (reg:SI 4 si [ xLen ])
        (reg/v:SI 41 r12 [orig:75 xLen ] [75])) 40 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg/v:SI 41 r12 [orig:75 xLen ] [75])
        (nil)))

(call_insn:TI 104 102 2032 57 ./CppStatUtilities.cc:87 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("medianInPlace") [flags 0x41] <function_decl 0x2b5eb631e600 medianInPlace>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_TRUE 103 (insn_list:REG_DEP_TRUE 102 (nil)))
    (expr_list:REG_DEAD (reg:SI 4 si [ xLen ])
        (expr_list:REG_DEAD (reg:DI 5 di [ res ])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di [ res ]))
        (expr_list:REG_DEP_TRUE (use (reg:SI 4 si [ xLen ]))
            (nil))))

(note 2032 104 2031 57 ( i (nil)) NOTE_INSN_VAR_LOCATION)

(note 2031 2032 106 57 ( res (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 106 2031 107 57 ./CppStatUtilities.cc:87 (set (reg:DF 21 xmm0)
        (mult:DF (reg:DF 21 xmm0)
            (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                    (const_int 8 [0x8])) [89 constant+0 S8 A8]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 104 (nil))
    (nil))

(note:HI 107 106 108 57 ("./CppStatUtilities.cc") 89)

(insn 108 107 2033 57 ./CppStatUtilities.cc:89 (set (reg:DI 5 di [ res ])
        (reg/f:DI 3 bx [95])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 104 (insn_list:REG_DEP_OUTPUT 103 (nil)))
    (expr_list:REG_DEAD (reg/f:DI 3 bx [95])
        (nil)))

(note 2033 108 1972 57 ( res (expr_list:REG_DEP_TRUE (reg:DI 5 di [ res ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 1972 2033 1717 57 ("./CppStatUtilities.cc") 87)

(insn:TI 1717 1972 2034 57 ./CppStatUtilities.cc:87 (set (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                (const_int 32 [0x20])) [86 mad+0 S8 A8])
        (reg:DF 21 xmm0)) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 106 (insn_list:REG_DEP_ANTI 104 (nil)))
    (expr_list:REG_DEAD (reg:DF 21 xmm0)
        (nil)))

(note 2034 1717 1973 57 ( mad (expr_list:REG_DEP_TRUE (mem/c:DF (plus:DI (reg/f:DI 16 argp)
            (const_int -128 [0xffffffffffffff80])) [86 mad+0 S8 A8])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 1973 2034 109 57 ("./CppStatUtilities.cc") 89)

(call_insn:TI 109 1973 2035 57 ./CppStatUtilities.cc:89 (call (mem:QI (symbol_ref:DI ("free") [flags 0x41] <function_decl 0x2b5eb5102400 free>) [0 S1 A8])
        (const_int 0 [0x0])) 555 {*call_0} (insn_list:REG_DEP_ANTI 103 (insn_list:REG_DEP_ANTI 1717 (insn_list:REG_DEP_ANTI 106 (insn_list:REG_DEP_ANTI 102 (insn_list:REG_DEP_TRUE 108 (insn_list:REG_DEP_ANTI 104 (nil)))))))
    (expr_list:REG_DEAD (reg:DI 5 di [ res ])
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di [ res ]))
        (nil)))

(note 2035 109 2036 57 ( res (nil)) NOTE_INSN_VAR_LOCATION)
;; End of basic block 57, registers live:
 6 [bp] 7 [sp] 42 [r13] 43 [r14]

(note 2036 2035 229 58 ( x (expr_list:REG_DEP_TRUE (mem/c:DI (plus:DI (reg/f:DI 16 argp)
            (const_int -120 [0xffffffffffffff88])) [85 x+0 S8 A8])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 58, registers live: 6 [bp] 7 [sp] 42 [r13] 43 [r14]
(code_label:HI 229 2036 230 58 1041 "" [1 uses])

(note:HI 230 229 231 58 [bb 58] NOTE_INSN_BASIC_BLOCK)

(note:HI 231 230 1879 58 ("./CppStatUtilities.cc") 114)

(insn:TI 1879 231 2037 58 ./CppStatUtilities.cc:114 (set (reg:DI 41 r12 [113])
        (mem:DI (reg/v/f:DI 43 r14 [orig:74 perc ] [74]) [3 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (nil))

(note 2037 1879 2038 58 ( sample (nil)) NOTE_INSN_VAR_LOCATION)

(note 2038 2037 1719 58 ( xLen (nil)) NOTE_INSN_VAR_LOCATION)

(insn 1719 2038 240 58 ./CppStatUtilities.cc:114 (set (reg:DI 3 bx)
        (mem/f/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 16 [0x10])) [88 summary+0 S8 A8])) 81 {*movdi_1_rex64} (nil)
    (nil))

(note:HI 240 1719 1720 58 ("./CppStatUtilities.cc") 117)

(insn:TI 1720 240 248 58 ./CppStatUtilities.cc:117 (set (reg:DF 21 xmm0)
        (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                (const_int 32 [0x20])) [86 mad+0 S8 A8])) 94 {*movdf_integer} (nil)
    (nil))

(note:HI 248 1720 1931 58 ("./CppStatUtilities.cc") 123)

(insn 1931 248 1974 58 ./CppStatUtilities.cc:123 (set (reg:SI 1 dx)
        (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                (const_int 28 [0x1c])) [87 dataSize+0 S4 A8])) 40 {*movsi_1} (nil)
    (nil))

(note 1974 1931 1880 58 ("./CppStatUtilities.cc") 114)

(insn:TI 1880 1974 234 58 ./CppStatUtilities.cc:114 (set (mem/s:DI (reg:DI 3 bx) [3 <variable>.min+0 S8 A64])
        (reg:DI 41 r12 [113])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 1719 (insn_list:REG_DEP_TRUE 1879 (nil)))
    (expr_list:REG_DEAD (reg:DI 41 r12 [113])
        (nil)))

(note:HI 234 1880 1881 58 ("./CppStatUtilities.cc") 115)

(insn 1881 234 1975 58 ./CppStatUtilities.cc:115 (set (reg:DI 40 r11 [114])
        (mem:DI (plus:DI (reg/v/f:DI 43 r14 [orig:74 perc ] [74])
                (const_int 8 [0x8])) [3 S8 A64])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 1880 (nil))
    (nil))

(note 1975 1881 1932 58 ("./CppStatUtilities.cc") 123)

(insn:TI 1932 1975 1976 58 ./CppStatUtilities.cc:123 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg:SI 1 dx)
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (insn_list:REG_DEP_TRUE 1931 (nil))
    (expr_list:REG_DEAD (reg:SI 1 dx)
        (nil)))

(note 1976 1932 1882 58 ("./CppStatUtilities.cc") 115)

(insn:TI 1882 1976 237 58 ./CppStatUtilities.cc:115 (set (mem/s:DI (plus:DI (reg:DI 3 bx)
                (const_int 8 [0x8])) [3 <variable>.max+0 S8 A64])
        (reg:DI 40 r11 [114])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 1719 (insn_list:REG_DEP_ANTI 1879 (insn_list:REG_DEP_TRUE 1881 (nil))))
    (expr_list:REG_DEAD (reg:DI 40 r11 [114])
        (nil)))

(note:HI 237 1882 1883 58 ("./CppStatUtilities.cc") 116)

(insn 1883 237 1977 58 ./CppStatUtilities.cc:116 (set (reg:DI 39 r10 [115])
        (mem:DI (reg/f:DI 6 bp [orig:65 prephitmp.1125 ] [65]) [3 S8 A64])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 1880 (insn_list:REG_DEP_TRUE 1882 (nil)))
    (expr_list:REG_DEAD (reg/f:DI 6 bp [orig:65 prephitmp.1125 ] [65])
        (nil)))

(note 1977 1883 241 58 ("./CppStatUtilities.cc") 117)

(insn 241 1977 1978 58 ./CppStatUtilities.cc:117 (set (mem/s:DF (plus:DI (reg:DI 3 bx)
                (const_int 32 [0x20])) [3 <variable>.mad+0 S8 A64])
        (reg:DF 21 xmm0)) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 1720 (insn_list:REG_DEP_TRUE 1719 (insn_list:REG_DEP_ANTI 1879 (insn_list:REG_DEP_ANTI 1881 (insn_list:REG_DEP_ANTI 1883 (nil))))))
    (expr_list:REG_DEAD (reg:DF 21 xmm0)
        (nil)))

(note 1978 241 1884 58 ("./CppStatUtilities.cc") 116)

(insn:TI 1884 1978 242 58 ./CppStatUtilities.cc:116 (set (mem/s:DI (plus:DI (reg:DI 3 bx)
                (const_int 16 [0x10])) [3 <variable>.med+0 S8 A64])
        (reg:DI 39 r10 [115])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 1719 (insn_list:REG_DEP_ANTI 1879 (insn_list:REG_DEP_ANTI 1881 (insn_list:REG_DEP_TRUE 1883 (nil)))))
    (expr_list:REG_DEAD (reg:DI 39 r10 [115])
        (nil)))

(note:HI 242 1884 1885 58 ("./CppStatUtilities.cc") 118)

(insn 1885 242 1886 58 ./CppStatUtilities.cc:118 (set (reg:DI 38 r9 [116])
        (mem:DI (plus:DI (reg/v/f:DI 43 r14 [orig:74 perc ] [74])
                (const_int 24 [0x18])) [3 S8 A64])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 1880 (insn_list:REG_DEP_TRUE 1882 (insn_list:REG_DEP_TRUE 1884 (insn_list:REG_DEP_TRUE 241 (nil)))))
    (nil))

(insn:TI 1886 1885 245 58 ./CppStatUtilities.cc:118 (set (mem/s:DI (plus:DI (reg:DI 3 bx)
                (const_int 40 [0x28])) [3 <variable>.q1+0 S8 A64])
        (reg:DI 38 r9 [116])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 1719 (insn_list:REG_DEP_ANTI 1879 (insn_list:REG_DEP_ANTI 1881 (insn_list:REG_DEP_ANTI 1883 (insn_list:REG_DEP_TRUE 1885 (nil))))))
    (expr_list:REG_DEAD (reg:DI 38 r9 [116])
        (nil)))

(note:HI 245 1886 1887 58 ("./CppStatUtilities.cc") 119)

(insn 1887 245 1888 58 ./CppStatUtilities.cc:119 (set (reg:DI 6 bp [117])
        (mem:DI (plus:DI (reg/v/f:DI 43 r14 [orig:74 perc ] [74])
                (const_int 32 [0x20])) [3 S8 A64])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 1883 (insn_list:REG_DEP_TRUE 1880 (insn_list:REG_DEP_TRUE 1882 (insn_list:REG_DEP_TRUE 1884 (insn_list:REG_DEP_TRUE 241 (insn_list:REG_DEP_TRUE 1886 (nil)))))))
    (nil))

(insn:TI 1888 1887 1979 58 ./CppStatUtilities.cc:119 (set (mem/s:DI (plus:DI (reg:DI 3 bx)
                (const_int 48 [0x30])) [3 <variable>.q3+0 S8 A64])
        (reg:DI 6 bp [117])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 1719 (insn_list:REG_DEP_ANTI 1879 (insn_list:REG_DEP_ANTI 1881 (insn_list:REG_DEP_ANTI 1883 (insn_list:REG_DEP_ANTI 1885 (insn_list:REG_DEP_TRUE 1887 (nil)))))))
    (expr_list:REG_DEAD (reg:DI 6 bp [117])
        (expr_list:REG_DEAD (reg:DI 3 bx)
            (nil))))

(note 1979 1888 250 58 ("./CppStatUtilities.cc") 123)

(jump_insn 250 1979 257 58 ./CppStatUtilities.cc:123 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1949)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 1879 (insn_list:REG_DEP_ANTI 1719 (insn_list:REG_DEP_ANTI 1881 (insn_list:REG_DEP_ANTI 1883 (insn_list:REG_DEP_ANTI 1720 (insn_list:REG_DEP_ANTI 1885 (insn_list:REG_DEP_ANTI 1887 (insn_list:REG_DEP_ANTI 1931 (insn_list:REG_DEP_TRUE 1932 (insn_list:REG_DEP_ANTI 1880 (insn_list:REG_DEP_ANTI 1882 (insn_list:REG_DEP_ANTI 1884 (insn_list:REG_DEP_ANTI 241 (insn_list:REG_DEP_ANTI 1886 (insn_list:REG_DEP_ANTI 1888 (nil))))))))))))))))
    (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
            (nil))))
;; End of basic block 58, registers live:
 7 [sp] 42 [r13] 43 [r14]

;; Start of basic block 59, registers live: 7 [sp] 42 [r13] 43 [r14]
(note:HI 257 250 358 59 [bb 59] NOTE_INSN_BASIC_BLOCK)

(note:HI 358 257 1722 59 NOTE_INSN_DELETED)

(insn:TI 1722 358 366 59 (set (reg:SI 1 dx [138])
        (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                (const_int 28 [0x1c])) [87 dataSize+0 S4 A8])) 40 {*movsi_1} (nil)
    (nil))

(insn 366 1722 2039 59 ./CppStatUtilities.cc:123 (set (reg/v:SI 2 cx [orig:285 i ] [285])
        (const_int 1 [0x1])) 40 {*movsi_1} (nil)
    (nil))

(note 2039 366 1871 59 ( i (expr_list:REG_DEP_TRUE (reg/v:SI 2 cx [orig:285 i ] [285])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn 1871 2039 1723 59 ./CppStatUtilities.cc:123 (set (reg/f:DI 0 ax [orig:286 ivtmp.1141 ] [286])
        (plus:DI (reg/v/f:DI 42 r13 [orig:82 data ] [82])
            (const_int 8 [0x8]))) 196 {*lea_2_rex64} (nil)
    (nil))

(insn:TI 1723 1871 2040 59 ./CppStatUtilities.cc:124 (set (reg/v:DF 22 xmm1 [orig:287 mean.1166 ] [287])
        (const_double:DF 0.0 [0x0.0p+0])) 94 {*movdf_integer} (nil)
    (nil))

(note 2040 1723 359 59 ( mean.1166 (expr_list:REG_DEP_TRUE (reg/v:DF 22 xmm1 [orig:287 mean.1166 ] [287])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 359 2040 364 59 (parallel [
            (set (reg:SI 1 dx [138])
                (plus:SI (reg:SI 1 dx [138])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (insn_list:REG_DEP_TRUE 1722 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 364 359 360 59 ./CppStatUtilities.cc:124 (set (reg/v:DF 22 xmm1 [orig:287 mean.1166 ] [287])
        (plus:DF (reg/v:DF 22 xmm1 [orig:287 mean.1166 ] [287])
            (mem:DF (reg/v/f:DI 42 r13 [orig:82 data ] [82]) [3 S8 A64]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 1723 (nil))
    (nil))

(insn:TI 360 364 368 59 (parallel [
            (set (reg:SI 1 dx [138])
                (and:SI (reg:SI 1 dx [138])
                    (const_int 7 [0x7])))
            (clobber (reg:CC 17 flags))
        ]) 299 {*andsi_1} (insn_list:REG_DEP_TRUE 359 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 368 360 369 59 ./CppStatUtilities.cc:123 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 2 cx [orig:285 i ] [285])
            (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                    (const_int 28 [0x1c])) [87 dataSize+0 S4 A8]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_OUTPUT 359 (insn_list:REG_DEP_OUTPUT 360 (insn_list:REG_DEP_TRUE 366 (nil))))
    (nil))

(jump_insn:TI 369 368 509 59 ./CppStatUtilities.cc:123 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 270)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 1722 (insn_list:REG_DEP_ANTI 359 (insn_list:REG_DEP_ANTI 360 (insn_list:REG_DEP_ANTI 1723 (insn_list:REG_DEP_ANTI 364 (insn_list:REG_DEP_ANTI 366 (insn_list:REG_DEP_ANTI 1871 (insn_list:REG_DEP_TRUE 368 (nil)))))))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
            (nil))))
;; End of basic block 59, registers live:
 0 [ax] 1 [dx] 2 [cx] 7 [sp] 22 [xmm1] 42 [r13] 43 [r14]

;; Start of basic block 60, registers live: 0 [ax] 1 [dx] 2 [cx] 7 [sp] 22 [xmm1] 42 [r13] 43 [r14]
(note:HI 509 369 507 60 [bb 60] NOTE_INSN_BASIC_BLOCK)

(insn:TI 507 509 508 60 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [138])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (nil)
    (nil))

(jump_insn:TI 508 507 490 60 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 261)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 507 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1250 [0x4e2])
            (nil))))
;; End of basic block 60, registers live:
 0 [ax] 1 [dx] 2 [cx] 7 [sp] 22 [xmm1] 42 [r13] 43 [r14]

;; Start of basic block 61, registers live: 0 [ax] 1 [dx] 2 [cx] 7 [sp] 22 [xmm1] 42 [r13] 43 [r14]
(note:HI 490 508 488 61 [bb 61] NOTE_INSN_BASIC_BLOCK)

(insn:TI 488 490 489 61 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [138])
            (const_int 1 [0x1]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 489 488 471 61 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1691)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 488 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1428 [0x594])
            (nil))))
;; End of basic block 61, registers live:
 0 [ax] 1 [dx] 2 [cx] 7 [sp] 22 [xmm1] 42 [r13] 43 [r14]

;; Start of basic block 62, registers live: 0 [ax] 1 [dx] 2 [cx] 7 [sp] 22 [xmm1] 42 [r13] 43 [r14]
(note:HI 471 489 469 62 [bb 62] NOTE_INSN_BASIC_BLOCK)

(insn:TI 469 471 470 62 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [138])
            (const_int 2 [0x2]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 470 469 452 62 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1692)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 469 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1666 [0x682])
            (nil))))
;; End of basic block 62, registers live:
 0 [ax] 1 [dx] 2 [cx] 7 [sp] 22 [xmm1] 42 [r13] 43 [r14]

;; Start of basic block 63, registers live: 0 [ax] 1 [dx] 2 [cx] 7 [sp] 22 [xmm1] 42 [r13] 43 [r14]
(note:HI 452 470 450 63 [bb 63] NOTE_INSN_BASIC_BLOCK)

(insn:TI 450 452 451 63 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [138])
            (const_int 3 [0x3]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 451 450 433 63 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1693)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 450 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 2000 [0x7d0])
            (nil))))
;; End of basic block 63, registers live:
 0 [ax] 1 [dx] 2 [cx] 7 [sp] 22 [xmm1] 42 [r13] 43 [r14]

;; Start of basic block 64, registers live: 0 [ax] 1 [dx] 2 [cx] 7 [sp] 22 [xmm1] 42 [r13] 43 [r14]
(note:HI 433 451 431 64 [bb 64] NOTE_INSN_BASIC_BLOCK)

(insn:TI 431 433 432 64 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [138])
            (const_int 4 [0x4]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 432 431 414 64 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1694)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 431 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 2500 [0x9c4])
            (nil))))
;; End of basic block 64, registers live:
 0 [ax] 1 [dx] 2 [cx] 7 [sp] 22 [xmm1] 42 [r13] 43 [r14]

;; Start of basic block 65, registers live: 0 [ax] 1 [dx] 2 [cx] 7 [sp] 22 [xmm1] 42 [r13] 43 [r14]
(note:HI 414 432 412 65 [bb 65] NOTE_INSN_BASIC_BLOCK)

(insn:TI 412 414 413 65 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [138])
            (const_int 5 [0x5]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:TI 413 412 395 65 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1695)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 412 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 3333 [0xd05])
            (nil))))
;; End of basic block 65, registers live:
 0 [ax] 1 [dx] 2 [cx] 7 [sp] 22 [xmm1] 42 [r13] 43 [r14]

;; Start of basic block 66, registers live: 0 [ax] 1 [dx] 2 [cx] 7 [sp] 22 [xmm1] 42 [r13] 43 [r14]
(note:HI 395 413 393 66 [bb 66] NOTE_INSN_BASIC_BLOCK)

(insn:TI 393 395 394 66 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [138])
            (const_int 6 [0x6]))) 5 {*cmpsi_1_insn} (nil)
    (expr_list:REG_DEAD (reg:SI 1 dx [138])
        (nil)))

(jump_insn:TI 394 393 385 66 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1696)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 393 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 66, registers live:
 0 [ax] 2 [cx] 7 [sp] 22 [xmm1] 42 [r13] 43 [r14]

;; Start of basic block 67, registers live: 2 [cx] 7 [sp] 22 [xmm1] 42 [r13] 43 [r14]
(note:HI 385 394 379 67 [bb 67] NOTE_INSN_BASIC_BLOCK)

(insn:TI 379 385 1870 67 ./CppStatUtilities.cc:124 (set (reg/v:DF 22 xmm1 [orig:287 mean.1166 ] [287])
        (plus:DF (reg/v:DF 22 xmm1 [orig:287 mean.1166 ] [287])
            (mem:DF (plus:DI (reg/v/f:DI 42 r13 [orig:82 data ] [82])
                    (const_int 8 [0x8])) [3 S8 A64]))) 616 {*fop_df_comm_sse} (nil)
    (nil))

(insn 1870 379 381 67 ./CppStatUtilities.cc:123 (set (reg/f:DI 0 ax [orig:286 ivtmp.1141 ] [286])
        (plus:DI (reg/v/f:DI 42 r13 [orig:82 data ] [82])
            (const_int 16 [0x10]))) 196 {*lea_2_rex64} (nil)
    (expr_list:REG_DEAD (reg/v/f:DI 42 r13 [orig:82 data ] [82])
        (nil)))

(insn 381 1870 2041 67 ./CppStatUtilities.cc:123 (set (strict_low_part (reg:QI 2 cx))
        (const_int 2 [0x2])) 58 {*movstrictqi_1} (nil)
    (expr_list:REG_EQUAL (const_int 2 [0x2])
        (nil)))
;; End of basic block 67, registers live:
 0 [ax] 2 [cx] 7 [sp] 22 [xmm1] 43 [r14]

(note 2041 381 2042 68 ( i (nil)) NOTE_INSN_VAR_LOCATION)

(note 2042 2041 1696 68 ( i (expr_list:REG_DEP_TRUE (reg/v:SI 2 cx [orig:285 i ] [285])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 68, registers live: 0 [ax] 2 [cx] 7 [sp] 22 [xmm1] 43 [r14]
(code_label:HI 1696 2042 404 68 1168 "" [1 uses])

(note:HI 404 1696 398 68 [bb 68] NOTE_INSN_BASIC_BLOCK)

(insn:TI 398 404 400 68 ./CppStatUtilities.cc:124 (set (reg/v:DF 22 xmm1 [orig:287 mean.1166 ] [287])
        (plus:DF (reg/v:DF 22 xmm1 [orig:287 mean.1166 ] [287])
            (mem:DF (reg/f:DI 0 ax [orig:286 ivtmp.1141 ] [286]) [3 S8 A64]))) 616 {*fop_df_comm_sse} (nil)
    (nil))

(insn 400 398 401 68 ./CppStatUtilities.cc:123 (parallel [
            (set (reg/v:SI 2 cx [orig:285 i ] [285])
                (plus:SI (reg/v:SI 2 cx [orig:285 i ] [285])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 401 400 1695 68 ./CppStatUtilities.cc:123 (parallel [
            (set (reg/f:DI 0 ax [orig:286 ivtmp.1141 ] [286])
                (plus:DI (reg/f:DI 0 ax [orig:286 ivtmp.1141 ] [286])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 398 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 68, registers live:
 0 [ax] 2 [cx] 7 [sp] 22 [xmm1] 43 [r14]

;; Start of basic block 69, registers live: 0 [ax] 2 [cx] 7 [sp] 22 [xmm1] 43 [r14]
(code_label:HI 1695 401 423 69 1167 "" [1 uses])

(note:HI 423 1695 417 69 [bb 69] NOTE_INSN_BASIC_BLOCK)

(insn:TI 417 423 419 69 ./CppStatUtilities.cc:124 (set (reg/v:DF 22 xmm1 [orig:287 mean.1166 ] [287])
        (plus:DF (reg/v:DF 22 xmm1 [orig:287 mean.1166 ] [287])
            (mem:DF (reg/f:DI 0 ax [orig:286 ivtmp.1141 ] [286]) [3 S8 A64]))) 616 {*fop_df_comm_sse} (nil)
    (nil))

(insn 419 417 420 69 ./CppStatUtilities.cc:123 (parallel [
            (set (reg/v:SI 2 cx [orig:285 i ] [285])
                (plus:SI (reg/v:SI 2 cx [orig:285 i ] [285])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 420 419 1694 69 ./CppStatUtilities.cc:123 (parallel [
            (set (reg/f:DI 0 ax [orig:286 ivtmp.1141 ] [286])
                (plus:DI (reg/f:DI 0 ax [orig:286 ivtmp.1141 ] [286])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 417 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 69, registers live:
 0 [ax] 2 [cx] 7 [sp] 22 [xmm1] 43 [r14]

;; Start of basic block 70, registers live: 0 [ax] 2 [cx] 7 [sp] 22 [xmm1] 43 [r14]
(code_label:HI 1694 420 442 70 1166 "" [1 uses])

(note:HI 442 1694 436 70 [bb 70] NOTE_INSN_BASIC_BLOCK)

(insn:TI 436 442 438 70 ./CppStatUtilities.cc:124 (set (reg/v:DF 22 xmm1 [orig:287 mean.1166 ] [287])
        (plus:DF (reg/v:DF 22 xmm1 [orig:287 mean.1166 ] [287])
            (mem:DF (reg/f:DI 0 ax [orig:286 ivtmp.1141 ] [286]) [3 S8 A64]))) 616 {*fop_df_comm_sse} (nil)
    (nil))

(insn 438 436 439 70 ./CppStatUtilities.cc:123 (parallel [
            (set (reg/v:SI 2 cx [orig:285 i ] [285])
                (plus:SI (reg/v:SI 2 cx [orig:285 i ] [285])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 439 438 1693 70 ./CppStatUtilities.cc:123 (parallel [
            (set (reg/f:DI 0 ax [orig:286 ivtmp.1141 ] [286])
                (plus:DI (reg/f:DI 0 ax [orig:286 ivtmp.1141 ] [286])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 436 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 70, registers live:
 0 [ax] 2 [cx] 7 [sp] 22 [xmm1] 43 [r14]

;; Start of basic block 71, registers live: 0 [ax] 2 [cx] 7 [sp] 22 [xmm1] 43 [r14]
(code_label:HI 1693 439 461 71 1165 "" [1 uses])

(note:HI 461 1693 455 71 [bb 71] NOTE_INSN_BASIC_BLOCK)

(insn:TI 455 461 457 71 ./CppStatUtilities.cc:124 (set (reg/v:DF 22 xmm1 [orig:287 mean.1166 ] [287])
        (plus:DF (reg/v:DF 22 xmm1 [orig:287 mean.1166 ] [287])
            (mem:DF (reg/f:DI 0 ax [orig:286 ivtmp.1141 ] [286]) [3 S8 A64]))) 616 {*fop_df_comm_sse} (nil)
    (nil))

(insn 457 455 458 71 ./CppStatUtilities.cc:123 (parallel [
            (set (reg/v:SI 2 cx [orig:285 i ] [285])
                (plus:SI (reg/v:SI 2 cx [orig:285 i ] [285])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 458 457 1692 71 ./CppStatUtilities.cc:123 (parallel [
            (set (reg/f:DI 0 ax [orig:286 ivtmp.1141 ] [286])
                (plus:DI (reg/f:DI 0 ax [orig:286 ivtmp.1141 ] [286])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 455 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 71, registers live:
 0 [ax] 2 [cx] 7 [sp] 22 [xmm1] 43 [r14]

;; Start of basic block 72, registers live: 0 [ax] 2 [cx] 7 [sp] 22 [xmm1] 43 [r14]
(code_label:HI 1692 458 480 72 1164 "" [1 uses])

(note:HI 480 1692 474 72 [bb 72] NOTE_INSN_BASIC_BLOCK)

(insn:TI 474 480 476 72 ./CppStatUtilities.cc:124 (set (reg/v:DF 22 xmm1 [orig:287 mean.1166 ] [287])
        (plus:DF (reg/v:DF 22 xmm1 [orig:287 mean.1166 ] [287])
            (mem:DF (reg/f:DI 0 ax [orig:286 ivtmp.1141 ] [286]) [3 S8 A64]))) 616 {*fop_df_comm_sse} (nil)
    (nil))

(insn 476 474 477 72 ./CppStatUtilities.cc:123 (parallel [
            (set (reg/v:SI 2 cx [orig:285 i ] [285])
                (plus:SI (reg/v:SI 2 cx [orig:285 i ] [285])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 477 476 1691 72 ./CppStatUtilities.cc:123 (parallel [
            (set (reg/f:DI 0 ax [orig:286 ivtmp.1141 ] [286])
                (plus:DI (reg/f:DI 0 ax [orig:286 ivtmp.1141 ] [286])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 474 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 72, registers live:
 0 [ax] 2 [cx] 7 [sp] 22 [xmm1] 43 [r14]

;; Start of basic block 73, registers live: 0 [ax] 2 [cx] 7 [sp] 22 [xmm1] 43 [r14]
(code_label:HI 1691 477 499 73 1163 "" [1 uses])

(note:HI 499 1691 493 73 [bb 73] NOTE_INSN_BASIC_BLOCK)

(insn:TI 493 499 495 73 ./CppStatUtilities.cc:124 (set (reg/v:DF 22 xmm1 [orig:287 mean.1166 ] [287])
        (plus:DF (reg/v:DF 22 xmm1 [orig:287 mean.1166 ] [287])
            (mem:DF (reg/f:DI 0 ax [orig:286 ivtmp.1141 ] [286]) [3 S8 A64]))) 616 {*fop_df_comm_sse} (nil)
    (nil))

(insn 495 493 496 73 ./CppStatUtilities.cc:123 (parallel [
            (set (reg/v:SI 2 cx [orig:285 i ] [285])
                (plus:SI (reg/v:SI 2 cx [orig:285 i ] [285])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 496 495 497 73 ./CppStatUtilities.cc:123 (parallel [
            (set (reg/f:DI 0 ax [orig:286 ivtmp.1141 ] [286])
                (plus:DI (reg/f:DI 0 ax [orig:286 ivtmp.1141 ] [286])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 493 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 497 496 498 73 ./CppStatUtilities.cc:123 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 2 cx [orig:285 i ] [285])
            (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                    (const_int 28 [0x1c])) [87 dataSize+0 S4 A8]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_OUTPUT 496 (insn_list:REG_DEP_TRUE 495 (nil)))
    (nil))

(jump_insn:TI 498 497 261 73 ./CppStatUtilities.cc:123 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 270)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 493 (insn_list:REG_DEP_ANTI 495 (insn_list:REG_DEP_ANTI 496 (insn_list:REG_DEP_TRUE 497 (nil)))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
            (nil))))
;; End of basic block 73, registers live:
 0 [ax] 2 [cx] 7 [sp] 22 [xmm1] 43 [r14]

;; Start of basic block 74, registers live: 0 [ax] 2 [cx] 7 [sp] 22 [xmm1] 43 [r14]
(code_label:HI 261 498 262 74 1055 "" [2 uses])

(note:HI 262 261 264 74 [bb 74] NOTE_INSN_BASIC_BLOCK)

(insn:TI 264 262 598 74 ./CppStatUtilities.cc:124 (set (reg/v:DF 22 xmm1 [orig:287 mean.1166 ] [287])
        (plus:DF (reg/v:DF 22 xmm1 [orig:287 mean.1166 ] [287])
            (mem:DF (reg/f:DI 0 ax [orig:286 ivtmp.1141 ] [286]) [3 S8 A64]))) 616 {*fop_df_comm_sse} (nil)
    (nil))

(insn 598 264 512 74 ./CppStatUtilities.cc:123 (parallel [
            (set (reg/v:SI 2 cx [orig:285 i ] [285])
                (plus:SI (reg/v:SI 2 cx [orig:285 i ] [285])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 512 598 526 74 ./CppStatUtilities.cc:124 (set (reg/v:DF 22 xmm1 [orig:287 mean.1166 ] [287])
        (plus:DF (reg/v:DF 22 xmm1 [orig:287 mean.1166 ] [287])
            (mem:DF (plus:DI (reg/f:DI 0 ax [orig:286 ivtmp.1141 ] [286])
                    (const_int 8 [0x8])) [3 S8 A64]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 264 (nil))
    (nil))

(insn:TI 526 512 540 74 ./CppStatUtilities.cc:124 (set (reg/v:DF 22 xmm1 [orig:287 mean.1166 ] [287])
        (plus:DF (reg/v:DF 22 xmm1 [orig:287 mean.1166 ] [287])
            (mem:DF (plus:DI (reg/f:DI 0 ax [orig:286 ivtmp.1141 ] [286])
                    (const_int 16 [0x10])) [3 S8 A64]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 512 (nil))
    (nil))

(insn:TI 540 526 554 74 ./CppStatUtilities.cc:124 (set (reg/v:DF 22 xmm1 [orig:287 mean.1166 ] [287])
        (plus:DF (reg/v:DF 22 xmm1 [orig:287 mean.1166 ] [287])
            (mem:DF (plus:DI (reg/f:DI 0 ax [orig:286 ivtmp.1141 ] [286])
                    (const_int 24 [0x18])) [3 S8 A64]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 526 (nil))
    (nil))

(insn:TI 554 540 568 74 ./CppStatUtilities.cc:124 (set (reg/v:DF 22 xmm1 [orig:287 mean.1166 ] [287])
        (plus:DF (reg/v:DF 22 xmm1 [orig:287 mean.1166 ] [287])
            (mem:DF (plus:DI (reg/f:DI 0 ax [orig:286 ivtmp.1141 ] [286])
                    (const_int 32 [0x20])) [3 S8 A64]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 540 (nil))
    (nil))

(insn:TI 568 554 582 74 ./CppStatUtilities.cc:124 (set (reg/v:DF 22 xmm1 [orig:287 mean.1166 ] [287])
        (plus:DF (reg/v:DF 22 xmm1 [orig:287 mean.1166 ] [287])
            (mem:DF (plus:DI (reg/f:DI 0 ax [orig:286 ivtmp.1141 ] [286])
                    (const_int 40 [0x28])) [3 S8 A64]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 554 (nil))
    (nil))

(insn:TI 582 568 596 74 ./CppStatUtilities.cc:124 (set (reg/v:DF 22 xmm1 [orig:287 mean.1166 ] [287])
        (plus:DF (reg/v:DF 22 xmm1 [orig:287 mean.1166 ] [287])
            (mem:DF (plus:DI (reg/f:DI 0 ax [orig:286 ivtmp.1141 ] [286])
                    (const_int 48 [0x30])) [3 S8 A64]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 568 (nil))
    (nil))

(insn:TI 596 582 599 74 ./CppStatUtilities.cc:124 (set (reg/v:DF 22 xmm1 [orig:287 mean.1166 ] [287])
        (plus:DF (reg/v:DF 22 xmm1 [orig:287 mean.1166 ] [287])
            (mem:DF (plus:DI (reg/f:DI 0 ax [orig:286 ivtmp.1141 ] [286])
                    (const_int 56 [0x38])) [3 S8 A64]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 582 (nil))
    (nil))

(insn 599 596 600 74 ./CppStatUtilities.cc:123 (parallel [
            (set (reg/f:DI 0 ax [orig:286 ivtmp.1141 ] [286])
                (plus:DI (reg/f:DI 0 ax [orig:286 ivtmp.1141 ] [286])
                    (const_int 64 [0x40])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (insn_list:REG_DEP_ANTI 264 (insn_list:REG_DEP_ANTI 512 (insn_list:REG_DEP_ANTI 526 (insn_list:REG_DEP_ANTI 540 (insn_list:REG_DEP_ANTI 554 (insn_list:REG_DEP_ANTI 568 (insn_list:REG_DEP_ANTI 582 (insn_list:REG_DEP_ANTI 596 (nil)))))))))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 600 599 601 74 ./CppStatUtilities.cc:123 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 2 cx [orig:285 i ] [285])
            (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                    (const_int 28 [0x1c])) [87 dataSize+0 S4 A8]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_OUTPUT 599 (insn_list:REG_DEP_TRUE 598 (nil)))
    (nil))

(jump_insn:TI 601 600 327 74 ./CppStatUtilities.cc:123 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 261)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_ANTI 264 (insn_list:REG_DEP_ANTI 512 (insn_list:REG_DEP_ANTI 526 (insn_list:REG_DEP_ANTI 540 (insn_list:REG_DEP_ANTI 554 (insn_list:REG_DEP_ANTI 568 (insn_list:REG_DEP_ANTI 582 (insn_list:REG_DEP_ANTI 596 (insn_list:REG_DEP_ANTI 598 (insn_list:REG_DEP_ANTI 599 (insn_list:REG_DEP_TRUE 600 (nil))))))))))))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 9000 [0x2328])
            (nil))))
;; End of basic block 74, registers live:
 0 [ax] 2 [cx] 7 [sp] 22 [xmm1] 43 [r14]

(note:HI 327 601 270 NOTE_INSN_LOOP_BEG)

;; Start of basic block 75, registers live: 7 [sp] 22 [xmm1] 43 [r14]
(code_label:HI 270 327 271 75 1054 "" [3 uses])

(note:HI 271 270 272 75 [bb 75] NOTE_INSN_BASIC_BLOCK)

(note:HI 272 271 312 75 ("./CppStatUtilities.cc") 127)

(note:HI 312 272 273 75 NOTE_INSN_FUNCTION_END)

(insn:TI 273 312 274 75 ./CppStatUtilities.cc:127 (set (reg:DF 23 xmm2 [118])
        (float:DF (mem/c:SI (plus:DI (reg/f:DI 7 sp)
                    (const_int 28 [0x1c])) [87 dataSize+0 S4 A8]))) 175 {*floatsidf2_sse} (nil)
    (nil))

(insn 274 273 1721 75 ./CppStatUtilities.cc:127 (set (reg/v:DF 22 xmm1 [orig:287 mean.1166 ] [287])
        (div:DF (reg/v:DF 22 xmm1 [orig:287 mean.1166 ] [287])
            (reg:DF 23 xmm2 [118]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 273 (nil))
    (expr_list:REG_DEAD (reg:DF 23 xmm2 [118])
        (nil)))

(insn 1721 274 2043 75 ./CppStatUtilities.cc:127 (set (reg:DI 42 r13)
        (mem/f/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 16 [0x10])) [88 summary+0 S8 A8])) 81 {*movdi_1_rex64} (nil)
    (nil))

(note 2043 1721 276 75 ( data (nil)) NOTE_INSN_VAR_LOCATION)

(note:HI 276 2043 277 75 ("./CppStatUtilities.cc") 129)

(insn:TI 277 276 1980 75 ./CppStatUtilities.cc:129 (set (reg:DI 5 di [ perc ])
        (reg/v/f:DI 43 r14 [orig:74 perc ] [74])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg/v/f:DI 43 r14 [orig:74 perc ] [74])
        (nil)))

(note 1980 277 275 75 ("./CppStatUtilities.cc") 127)

(insn:TI 275 1980 1981 75 ./CppStatUtilities.cc:127 (set (mem/s:DF (plus:DI (reg:DI 42 r13)
                (const_int 24 [0x18])) [3 <variable>.mean+0 S8 A64])
        (reg/v:DF 22 xmm1 [orig:287 mean.1166 ] [287])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 1721 (insn_list:REG_DEP_TRUE 274 (nil)))
    (expr_list:REG_DEAD (reg/v:DF 22 xmm1 [orig:287 mean.1166 ] [287])
        (expr_list:REG_DEAD (reg:DI 42 r13)
            (nil))))

(note 1981 275 278 75 ("./CppStatUtilities.cc") 129)

(call_insn:TI 278 1981 2045 75 ./CppStatUtilities.cc:129 (call (mem:QI (symbol_ref:DI ("free") [flags 0x41] <function_decl 0x2b5eb5102400 free>) [0 S1 A8])
        (const_int 0 [0x0])) 555 {*call_0} (insn_list:REG_DEP_ANTI 1721 (insn_list:REG_DEP_ANTI 273 (insn_list:REG_DEP_ANTI 274 (insn_list:REG_DEP_TRUE 277 (insn_list:REG_DEP_TRUE 275 (nil))))))
    (expr_list:REG_DEAD (reg:DI 5 di [ perc ])
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di [ perc ]))
        (nil)))

(note 2045 278 2044 75 ( i (nil)) NOTE_INSN_VAR_LOCATION)

(note 2044 2045 1590 75 ( mean.1166 (nil)) NOTE_INSN_VAR_LOCATION)

(note:HI 1590 2044 1905 75 ("./CppStatUtilities.cc") 100)

(note 1905 1590 1906 75 NOTE_INSN_EPILOGUE_BEG)

(insn:TI 1906 1905 1907 75 ./CppStatUtilities.cc:130 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 104 [0x68])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) 762 {pro_epilogue_adjust_stack_rex64} (insn_list:REG_DEP_ANTI 273 (insn_list:REG_DEP_ANTI 1721 (insn_list:REG_DEP_ANTI 278 (nil))))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:TI 1907 1906 1908 75 ./CppStatUtilities.cc:130 (parallel [
            (set (reg:DI 3 bx)
                (mem:DI (reg/f:DI 7 sp) [0 S8 A8]))
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 8 [0x8])))
        ]) 77 {popdi1} (insn_list:REG_DEP_ANTI 278 (insn_list:REG_DEP_TRUE 1906 (nil)))
    (nil))

(insn:TI 1908 1907 1909 75 ./CppStatUtilities.cc:130 (parallel [
            (set (reg:DI 6 bp)
                (mem:DI (reg/f:DI 7 sp) [0 S8 A8]))
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 8 [0x8])))
        ]) 77 {popdi1} (insn_list:REG_DEP_TRUE 1907 (insn_list:REG_DEP_ANTI 278 (insn_list:REG_DEP_TRUE 1906 (nil))))
    (nil))

(insn:TI 1909 1908 1910 75 ./CppStatUtilities.cc:130 (parallel [
            (set (reg:DI 41 r12)
                (mem:DI (reg/f:DI 7 sp) [0 S8 A8]))
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 8 [0x8])))
        ]) 77 {popdi1} (insn_list:REG_DEP_TRUE 1908 (insn_list:REG_DEP_ANTI 278 (insn_list:REG_DEP_TRUE 1906 (nil))))
    (nil))

(insn:TI 1910 1909 1911 75 ./CppStatUtilities.cc:130 (parallel [
            (set (reg:DI 42 r13)
                (mem:DI (reg/f:DI 7 sp) [0 S8 A8]))
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 8 [0x8])))
        ]) 77 {popdi1} (insn_list:REG_DEP_ANTI 275 (insn_list:REG_DEP_OUTPUT 1721 (insn_list:REG_DEP_TRUE 1909 (insn_list:REG_DEP_ANTI 278 (insn_list:REG_DEP_TRUE 1906 (nil))))))
    (nil))

(insn:TI 1911 1910 2046 75 ./CppStatUtilities.cc:130 (parallel [
            (set (reg:DI 43 r14)
                (mem:DI (reg/f:DI 7 sp) [0 S8 A8]))
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 8 [0x8])))
        ]) 77 {popdi1} (insn_list:REG_DEP_ANTI 277 (insn_list:REG_DEP_TRUE 1910 (insn_list:REG_DEP_ANTI 278 (insn_list:REG_DEP_TRUE 1906 (nil)))))
    (nil))

(note 2046 1911 1912 75 ( perc (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 1912 2046 1913 75 ./CppStatUtilities.cc:130 (parallel [
            (set (reg:DI 44 r15)
                (mem:DI (reg/f:DI 7 sp) [0 S8 A8]))
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 8 [0x8])))
        ]) 77 {popdi1} (insn_list:REG_DEP_TRUE 1911 (insn_list:REG_DEP_ANTI 278 (insn_list:REG_DEP_TRUE 1906 (nil))))
    (nil))

(jump_insn:TI 1913 1912 1914 75 ./CppStatUtilities.cc:130 (return) 562 {return_internal} (insn_list:REG_DEP_ANTI 1721 (insn_list:REG_DEP_TRUE 1911 (insn_list:REG_DEP_TRUE 1910 (insn_list:REG_DEP_TRUE 1909 (insn_list:REG_DEP_TRUE 273 (insn_list:REG_DEP_TRUE 274 (insn_list:REG_DEP_ANTI 275 (insn_list:REG_DEP_TRUE 1906 (insn_list:REG_DEP_TRUE 1912 (insn_list:REG_DEP_TRUE 1908 (insn_list:REG_DEP_TRUE 277 (insn_list:REG_DEP_TRUE 1907 (insn_list:REG_DEP_TRUE 278 (nil))))))))))))))
    (nil))
;; End of basic block 75, registers live:
 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

(barrier 1914 1913 2047)

(note 2047 1914 2048 76 ( data (expr_list:REG_DEP_TRUE (reg/v/f:DI 42 r13 [orig:82 data ] [82])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 2048 2047 1949 76 ( perc (expr_list:REG_DEP_TRUE (reg/v/f:DI 43 r14 [orig:74 perc ] [74])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 76, registers live: 7 [sp] 43 [r14]
(code_label 1949 2048 252 76 1190 "" [1 uses])

(note:HI 252 1949 330 76 [bb 76] NOTE_INSN_BASIC_BLOCK)

(insn:TI 330 252 2049 76 ./CppStatUtilities.cc:123 (set (reg/v:DF 22 xmm1 [orig:287 mean.1166 ] [287])
        (const_double:DF 0.0 [0x0.0p+0])) 94 {*movdf_integer} (nil)
    (nil))

(note 2049 330 1984 76 ( mean.1166 (expr_list:REG_DEP_TRUE (reg/v:DF 22 xmm1 [orig:287 mean.1166 ] [287])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(jump_insn 1984 2049 1985 76 (set (pc)
        (label_ref 270)) -1 (nil)
    (nil))
;; End of basic block 76, registers live:
 7 [sp] 22 [xmm1] 43 [r14]

(barrier 1985 1984 328)

(note:HI 328 1985 2050 NOTE_INSN_LOOP_END)

(note 2050 328 2051 77 ( mad (nil)) NOTE_INSN_VAR_LOCATION)

(note 2051 2050 2052 77 ( sample (expr_list:REG_DEP_TRUE (reg/v:SI 41 r12 [orig:85 sample ] [85])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 2052 2051 2053 77 ( mean.1166 (nil)) NOTE_INSN_VAR_LOCATION)

(note 2053 2052 1946 77 ( perc (nil)) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 77, registers live: 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(code_label 1946 2053 299 77 1189 "" [1 uses])

(note:HI 299 1946 1872 77 [bb 77] NOTE_INSN_BASIC_BLOCK)

(insn:TI 1872 299 306 77 ./CppStatUtilities.cc:103 (set (reg/f:DI 1 dx [125])
        (plus:DI (reg/f:DI 7 sp)
            (const_int 48 [0x30]))) 196 {*lea_2_rex64} (nil)
    (nil))

(insn 306 1872 302 77 ./CppStatUtilities.cc:103 (set (reg:DI 5 di [ x ])
        (reg/f:DI 43 r14 [orig:59 ivtmp.1158 ] [59])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg/f:DI 43 r14 [orig:59 ivtmp.1158 ] [59])
        (nil)))

(insn 302 306 303 77 ./CppStatUtilities.cc:103 (set (reg:SI 37 r8)
        (const_int 100 [0x64])) 40 {*movsi_1} (nil)
    (nil))

(insn:TI 303 302 305 77 ./CppStatUtilities.cc:103 (set (reg:SI 2 cx)
        (const_int 5 [0x5])) 40 {*movsi_1} (nil)
    (nil))

(insn 305 303 307 77 ./CppStatUtilities.cc:103 (set (reg:SI 4 si [ sample ])
        (reg/v:SI 41 r12 [orig:85 sample ] [85])) 40 {*movsi_1} (nil)
    (nil))

(call_insn:TI 307 305 1873 77 ./CppStatUtilities.cc:103 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_Z11percentilesPKdiS0_ii") [flags 0x3] <function_decl 0x2b5eb636a000 percentiles>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_TRUE 302 (insn_list:REG_DEP_TRUE 306 (insn_list:REG_DEP_TRUE 305 (insn_list:REG_DEP_TRUE 303 (insn_list:REG_DEP_TRUE 1872 (nil))))))
    (expr_list:REG_DEAD (reg:SI 37 r8)
        (expr_list:REG_DEAD (reg:SI 2 cx)
            (expr_list:REG_DEAD (reg:DI 1 dx)
                (expr_list:REG_DEAD (reg:SI 4 si [ sample ])
                    (expr_list:REG_DEAD (reg:DI 5 di [ x ])
                        (nil))))))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di [ x ]))
        (expr_list:REG_DEP_TRUE (use (reg:SI 4 si [ sample ]))
            (expr_list:REG_DEP_TRUE (use (reg:DI 1 dx))
                (expr_list:REG_DEP_TRUE (use (reg:SI 2 cx))
                    (expr_list:REG_DEP_TRUE (use (reg:SI 37 r8))
                        (nil)))))))

(insn:TI 1873 307 2054 77 ./CppStatUtilities.cc:103 (set (reg/f:DI 6 bp [orig:65 prephitmp.1125 ] [65])
        (plus:DI (reg:DI 0 ax [orig:74 perc ] [74])
            (const_int 16 [0x10]))) 196 {*lea_2_rex64} (insn_list:REG_DEP_TRUE 307 (nil))
    (nil))

(note 2054 1873 308 77 ( perc (expr_list:REG_DEP_TRUE (reg:DI 0 ax [orig:74 perc ] [74])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn 308 2054 2055 77 ./CppStatUtilities.cc:103 (set (reg/v/f:DI 43 r14 [orig:74 perc ] [74])
        (reg:DI 0 ax)) 81 {*movdi_1_rex64} (insn_list:REG_DEP_ANTI 306 (insn_list:REG_DEP_TRUE 307 (nil)))
    (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))

(note 2055 308 2056 77 ( perc (nil)) NOTE_INSN_VAR_LOCATION)

(note 2056 2055 1986 77 ( perc (expr_list:REG_DEP_TRUE (reg/v/f:DI 43 r14 [orig:74 perc ] [74])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(jump_insn 1986 2056 1987 77 (set (pc)
        (label_ref 215)) -1 (nil)
    (nil))
;; End of basic block 77, registers live:
 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

(barrier 1987 1986 2057)

(note 2057 1987 2058 78 ( x (nil)) NOTE_INSN_VAR_LOCATION)

(note 2058 2057 67 78 ( xLen (expr_list:REG_DEP_TRUE (reg/v:SI 41 r12 [orig:75 xLen ] [75])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 78, registers live: 7 [sp]
(code_label:HI 67 2058 68 78 1035 "" [1 uses])

(note:HI 68 67 69 78 [bb 78] NOTE_INSN_BASIC_BLOCK)

(note:HI 69 68 70 78 ("./CppStatUtilities.cc") 82)

(insn:TI 70 69 322 78 ./CppStatUtilities.cc:82 (set (reg:SI 2 cx)
        (const_int 82 [0x52])) 40 {*movsi_1} (nil)
    (nil))
;; End of basic block 78, registers live:
 2 [cx] 7 [sp]

(note:HI 322 70 1917 NOTE_INSN_LOOP_END)

;; Start of basic block 79, registers live: 2 [cx] 7 [sp]
(code_label 1917 322 1915 79 1187 "" [2 uses])

(note 1915 1917 129 79 [bb 79] NOTE_INSN_BASIC_BLOCK)

(insn:TI 129 1915 127 79 ./CppStatUtilities.cc:94 (set (reg:DI 5 di [ stderr ])
        (mem/f/c/i:DI (symbol_ref:DI ("stderr") [flags 0x40] <var_decl 0x2b5eb42da790 stderr>) [11 stderr+0 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 127 129 128 79 ./CppStatUtilities.cc:94 (set (reg:DI 1 dx)
        (symbol_ref/f:DI ("*.LC3") [flags 0x2] <string_cst 0x2b5eb671c300>)) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 128 127 1933 79 ./CppStatUtilities.cc:94 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC4") [flags 0x2] <string_cst 0x2b5eb66c6f50>)) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn:TI 1933 128 131 79 ./CppStatUtilities.cc:94 (parallel [
            (set (reg:DI 0 ax)
                (const_int 0 [0x0]))
            (clobber (reg:CC 17 flags))
        ]) 78 {*movdi_xor_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(call_insn:TI 131 1933 132 79 ./CppStatUtilities.cc:94 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("fprintf") [flags 0x41] <function_decl 0x2b5eb3c9fd00 fprintf>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_TRUE 129 (insn_list:REG_DEP_TRUE 128 (insn_list:REG_DEP_TRUE 127 (insn_list:REG_DEP_TRUE 1933 (nil)))))
    (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_DEAD (reg:DI 1 dx)
            (expr_list:REG_DEAD (reg:DI 4 si)
                (expr_list:REG_DEAD (reg:DI 5 di [ stderr ])
                    (expr_list:REG_UNUSED (reg:SI 0 ax)
                        (nil))))))
    (expr_list:REG_DEP_TRUE (use (reg:QI 0 ax))
        (expr_list:REG_DEP_TRUE (use (reg:DI 5 di [ stderr ]))
            (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
                (expr_list:REG_DEP_TRUE (use (reg:DI 1 dx))
                    (expr_list:REG_DEP_TRUE (use (reg:SI 2 cx))
                        (nil)))))))

(insn:TI 132 131 133 79 ./CppStatUtilities.cc:94 (set (reg:SI 5 di)
        (const_int 1 [0x1])) 40 {*movsi_1} (insn_list:REG_DEP_ANTI 131 (insn_list:REG_DEP_OUTPUT 129 (nil)))
    (nil))

(call_insn:TI 133 132 134 79 ./CppStatUtilities.cc:94 (call (mem:QI (symbol_ref:DI ("exit") [flags 0x41] <function_decl 0x2b5eb3cc3b00 exit>) [0 S1 A8])
        (const_int 0 [0x0])) 555 {*call_0} (insn_list:REG_DEP_ANTI 129 (insn_list:REG_DEP_ANTI 1933 (insn_list:REG_DEP_ANTI 128 (insn_list:REG_DEP_ANTI 127 (insn_list:REG_DEP_TRUE 132 (insn_list:REG_DEP_ANTI 131 (nil)))))))
    (expr_list:REG_DEAD (reg:SI 5 di)
        (expr_list:REG_NORETURN (const_int 0 [0x0])
            (expr_list:REG_EH_REGION (const_int 0 [0x0])
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 5 di))
        (nil)))
;; End of basic block 79, registers live:
 7 [sp]

(barrier:HI 134 133 2059)

(note 2059 134 2060 80 ( xLen (nil)) NOTE_INSN_VAR_LOCATION)

(note 2060 2059 1945 80 ( perc (nil)) NOTE_INSN_VAR_LOCATION)

;; Start of basic block 80, registers live: 7 [sp]
(code_label 1945 2060 125 80 1188 "" [1 uses])

(note:HI 125 1945 126 80 [bb 80] NOTE_INSN_BASIC_BLOCK)

(insn:TI 126 125 1988 80 ./CppStatUtilities.cc:94 (set (reg:SI 2 cx)
        (const_int 94 [0x5e])) 40 {*movsi_1} (nil)
    (nil))

(jump_insn 1988 126 1989 80 (set (pc)
        (label_ref 1917)) -1 (nil)
    (nil))
;; End of basic block 80, registers live:
 2 [cx] 7 [sp]

(barrier 1989 1988 157)

;; Start of basic block 81, registers live: 7 [sp]
(code_label:HI 157 1989 158 81 1044 "" [1 uses])

(note:HI 158 157 159 81 [bb 81] NOTE_INSN_BASIC_BLOCK)

(note:HI 159 158 160 81 ("./CppStatUtilities.cc") 97)

(insn:TI 160 159 1990 81 ./CppStatUtilities.cc:97 (set (reg:SI 2 cx)
        (const_int 97 [0x61])) 40 {*movsi_1} (nil)
    (nil))

(jump_insn 1990 160 1991 81 (set (pc)
        (label_ref 1917)) -1 (nil)
    (nil))
;; End of basic block 81, registers live:
 2 [cx] 7 [sp]

(barrier 1991 1990 324)

(note:HI 324 1991 326 NOTE_INSN_LOOP_END)

(note:HI 326 324 1716 NOTE_INSN_LOOP_END)

(note 1716 326 0 NOTE_INSN_DELETED)

