1.scalar and vector
module scalar_vector;
reg flag;
reg [7:0]data;
initial
begin
data=8'b10100101;
flag=data[7];
$display("data=%b  flag=%b",data,flag);
end
endmodule

//OUTPUT
data=10100101  flag=1

2.part select
module part_select;
reg [7:0]a,b;
initial
begin
a=8'b00001111;
b=8'b00000001;
b[7:4]=a[3:0];
$display("a=%b b=%b \n lower 4 bit of a=%b \n upper 4 bbit of b=%b",a,b,a[3:0],b[7:4]);
end
endmodule
//OUTPUT
a=00001111 b=11110001
lower 4 bit of a=1111
upper 4 bbit of b=1111
