library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity vsb_interconnect is
--  Port ( );
end vsb_interconnect;

architecture rtl of vsb_interconnect is

begin


end rtl;
