Cadence Genus(TM) Synthesis Solution.
Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

Version: 20.11-s111_1, built Mon Apr 26 02:27:38 PDT 2021
Options: 
Date:    Thu Oct 30 15:03:31 2025
Host:    vlsi-4.iiitk.ac.in (x86_64 w/Linux 3.10.0-1160.el7.x86_64) (6cores*12cpus*1physical cpu*Intel(R) Core(TM) i7-8700 CPU @ 3.20GHz 12288KB) (16201468KB)
PID:     11063
OS:      Red Hat Enterprise Linux Server release 7.9 (Maipo)

Checking out license: Genus_Synthesis (6 seconds elapsed).


***********************************************************************************************************
***********************************************************************************************************



Loading tool scripts...
Finished loading tool scripts (6 seconds elapsed).

WARNING: This version of the tool is 1648 days old.
@genus:root: 1> source booths_multiplier.tcl
Sourcing './booths_multiplier.tcl' (Thu Oct 30 15:04:01 IST 2025)...
#@ Begin verbose source ./booths_multiplier.tcl
@file(booths_multiplier.tcl) 2: file mkdir netlist
@file(booths_multiplier.tcl) 3: file mkdir logs
@file(booths_multiplier.tcl) 6: read_verilog booth_multiplier.v
#@ End verbose source ./booths_multiplier.tcl
invalid command name "read_verilog"
