
---------- Begin Simulation Statistics ----------
final_tick                                13500963500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 235382                       # Simulator instruction rate (inst/s)
host_mem_usage                                 706012                       # Number of bytes of host memory used
host_op_rate                                   236048                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    42.48                       # Real time elapsed on the host
host_tick_rate                              317787709                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000000                       # Number of instructions simulated
sim_ops                                      10028308                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.013501                       # Number of seconds simulated
sim_ticks                                 13500963500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             98.744537                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  300293                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               304111                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              7165                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            603871                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                128                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             420                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              292                       # Number of indirect misses.
system.cpu.branchPred.lookups                  716824                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    6949                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          168                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    10000000                       # Number of instructions committed
system.cpu.committedOps                      10028308                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.700193                       # CPI: cycles per instruction
system.cpu.discardedOps                         15344                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2169439                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           5801208                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          1454463                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        12518205                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.370344                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                         27001927                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2830128     28.22%     28.22% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20549      0.20%     28.43% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::MemRead                5721911     57.06%     85.48% # Class of committed instruction
system.cpu.op_class_0::MemWrite               1455702     14.52%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 10028308                       # Class of committed instruction
system.cpu.tickCycles                        14483722                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        45488                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        123831                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           55                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        80664                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          165                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       161742                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            165                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  13500963500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              27860                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        36460                       # Transaction distribution
system.membus.trans_dist::CleanEvict             9020                       # Transaction distribution
system.membus.trans_dist::ReadExReq             50491                       # Transaction distribution
system.membus.trans_dist::ReadExResp            50491                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         27860                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       202182                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 202182                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     14695808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                14695808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             78351                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   78351    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               78351                       # Request fanout histogram
system.membus.respLayer1.occupancy          727429500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           435353000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.2                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  13500963500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             30589                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        87227                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          403                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           38671                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            50497                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           50497                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           577                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        30012                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1557                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       241271                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                242828                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       125440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     16803328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               16928768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           45645                       # Total snoops (count)
system.tol2bus.snoopTraffic                   4666880                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           126731                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001799                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.042378                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 126503     99.82%     99.82% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    228      0.18%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             126731                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          183211000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         201274995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1442500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  13500963500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                  217                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 2513                       # number of demand (read+write) hits
system.l2.demand_hits::total                     2730                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 217                       # number of overall hits
system.l2.overall_hits::.cpu.data                2513                       # number of overall hits
system.l2.overall_hits::total                    2730                       # number of overall hits
system.l2.demand_misses::.cpu.inst                360                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              77996                       # number of demand (read+write) misses
system.l2.demand_misses::total                  78356                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               360                       # number of overall misses
system.l2.overall_misses::.cpu.data             77996                       # number of overall misses
system.l2.overall_misses::total                 78356                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     30755500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   6909164500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       6939920000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     30755500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   6909164500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      6939920000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              577                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            80509                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                81086                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             577                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           80509                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               81086                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.623917                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.968786                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.966332                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.623917                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.968786                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.966332                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 85431.944444                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 88583.574799                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 88569.094900                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 85431.944444                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 88583.574799                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 88569.094900                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               36460                       # number of writebacks
system.l2.writebacks::total                     36460                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           360                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         77991                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             78351                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          360                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        77991                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            78351                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     27155500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   6128905000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   6156060500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     27155500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   6128905000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   6156060500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.623917                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.968724                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.966270                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.623917                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.968724                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.966270                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 75431.944444                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 78584.772602                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 78570.286276                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 75431.944444                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 78584.772602                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 78570.286276                       # average overall mshr miss latency
system.l2.replacements                          45645                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        50767                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            50767                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        50767                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        50767                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          380                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              380                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          380                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          380                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                 6                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     6                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           50491                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               50491                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   4608553500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    4608553500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         50497                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             50497                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999881                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999881                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 91274.751936                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 91274.751936                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        50491                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          50491                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   4103643500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   4103643500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999881                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999881                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 81274.751936                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 81274.751936                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            217                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                217                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          360                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              360                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     30755500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     30755500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          577                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            577                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.623917                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.623917                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 85431.944444                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85431.944444                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          360                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          360                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     27155500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     27155500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.623917                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.623917                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 75431.944444                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75431.944444                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          2507                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              2507                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        27505                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           27505                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   2300611000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   2300611000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        30012                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         30012                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.916467                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.916467                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 83643.373932                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83643.373932                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        27500                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        27500                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   2025261500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2025261500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.916300                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.916300                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 73645.872727                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73645.872727                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  13500963500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 25663.399496                       # Cycle average of tags in use
system.l2.tags.total_refs                      161682                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     78413                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.061929                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     82000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      31.503336                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       122.861175                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     25509.034984                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000961                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003749                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.778474                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.783185                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          162                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        23445                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         9151                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    725161                       # Number of tag accesses
system.l2.tags.data_accesses                   725161                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  13500963500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          46080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        9982848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10028928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        46080                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         46080                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      4666880                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         4666880                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             360                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           77991                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               78351                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        36460                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              36460                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           3413090                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         739417450                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             742830539                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      3413090                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3413090                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      345670144                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            345670144                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      345670144                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          3413090                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        739417450                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1088500684                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     72920.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       720.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    155954.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000766654250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4549                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4549                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              264213                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              68431                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       78351                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      36460                       # Number of write requests accepted
system.mem_ctrls.readBursts                    156702                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    72920                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     28                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             10062                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              9906                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9902                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              9640                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              9826                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              9814                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              9812                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              9960                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              9694                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9602                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             9770                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             9744                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             9836                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             9708                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             9586                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             9812                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              4594                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4635                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              4758                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4548                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4504                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              4498                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4510                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4656                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              4590                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4462                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4464                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4482                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4582                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             4640                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4460                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4508                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.24                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2529472500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  783370000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              5467110000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     16144.81                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34894.81                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   144702                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   67123                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.36                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.05                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                156702                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                72920                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   62706                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   62767                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   15626                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   15566                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1876                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   2144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        17739                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    828.233384                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   703.991810                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   324.124350                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          140      0.79%      0.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1787     10.07%     10.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          958      5.40%     16.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          496      2.80%     19.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          567      3.20%     22.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          479      2.70%     24.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          721      4.06%     29.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          664      3.74%     32.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        11927     67.24%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        17739                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         4549                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      34.421631                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.385039                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    138.576419                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511          4547     99.96%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8704-9215            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4549                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4549                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.023522                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.021151                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.297484                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4517     99.30%     99.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      0.02%     99.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               10      0.22%     99.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                5      0.11%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                9      0.20%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                7      0.15%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4549                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               10027136                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1792                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4665024                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10028928                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4666880                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       742.70                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       345.53                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    742.83                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    345.67                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.50                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.80                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.70                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   13496892000                       # Total gap between requests
system.mem_ctrls.avgGap                     117557.48                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        46080                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      9981056                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      4665024                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 3413089.739854492713                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 739284718.457316040993                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 345532672.538519203663                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          720                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       155982                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        72920                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     22939000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   5444171000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 304301360500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     31859.72                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     34902.56                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4173085.03                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.26                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             61168380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             32511765                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           555149280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          188901360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1065171120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       2985628080                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2670156960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7558686945                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        559.862779                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   6893001500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    450580000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   6157382000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             65495220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             34807740                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           563503080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          191589660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1065171120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3518250330                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2221632960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7660450110                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        567.400253                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5722934250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    450580000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   7327449250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     13500963500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  13500963500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1038497                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1038497                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1038497                       # number of overall hits
system.cpu.icache.overall_hits::total         1038497                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          577                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            577                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          577                       # number of overall misses
system.cpu.icache.overall_misses::total           577                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     34592000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     34592000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     34592000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     34592000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1039074                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1039074                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1039074                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1039074                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000555                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000555                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000555                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000555                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 59951.473137                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 59951.473137                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 59951.473137                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 59951.473137                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          403                       # number of writebacks
system.cpu.icache.writebacks::total               403                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          577                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          577                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          577                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          577                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     34015000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     34015000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     34015000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     34015000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000555                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000555                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000555                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000555                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 58951.473137                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 58951.473137                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 58951.473137                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 58951.473137                       # average overall mshr miss latency
system.cpu.icache.replacements                    403                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1038497                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1038497                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          577                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           577                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     34592000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     34592000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1039074                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1039074                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000555                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000555                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 59951.473137                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 59951.473137                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          577                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          577                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     34015000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     34015000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000555                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000555                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 58951.473137                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 58951.473137                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  13500963500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           162.816076                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1039074                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               577                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1800.821490                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             92500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   162.816076                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.636000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.636000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          174                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           76                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           98                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.679688                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1039651                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1039651                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13500963500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  13500963500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  13500963500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      7041670                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          7041670                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      7041826                       # number of overall hits
system.cpu.dcache.overall_hits::total         7041826                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        99878                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          99878                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       101335                       # number of overall misses
system.cpu.dcache.overall_misses::total        101335                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   8661238000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   8661238000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   8661238000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   8661238000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      7141548                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      7141548                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      7143161                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      7143161                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.013985                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.013985                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014186                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014186                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 86718.176175                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 86718.176175                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 85471.337642                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 85471.337642                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        50767                       # number of writebacks
system.cpu.dcache.writebacks::total             50767                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        20121                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        20121                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        20121                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        20121                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        79757                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        79757                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        80509                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        80509                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   6978205500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   6978205500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   7056363000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   7056363000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.011168                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011168                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.011271                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011271                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 87493.329739                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 87493.329739                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 87646.884199                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 87646.884199                       # average overall mshr miss latency
system.cpu.dcache.replacements                  80253                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      5656327                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         5656327                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        29723                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         29723                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   2358990500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   2358990500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      5686050                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      5686050                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005227                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005227                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 79365.827810                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 79365.827810                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          463                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          463                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        29260                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        29260                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2293838500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2293838500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005146                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005146                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 78395.027341                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 78395.027341                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1385343                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1385343                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        70155                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        70155                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   6302247500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   6302247500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1455498                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1455498                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.048200                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.048200                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 89833.190792                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 89833.190792                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        19658                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        19658                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        50497                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        50497                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   4684367000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   4684367000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.034694                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.034694                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 92765.253381                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 92765.253381                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          156                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           156                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         1457                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         1457                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         1613                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         1613                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.903286                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.903286                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          752                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          752                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     78157500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     78157500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.466212                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.466212                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 103932.845745                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 103932.845745                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  13500963500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           238.779924                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             7122411                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             80509                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             88.467265                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            186500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   238.779924                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.932734                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.932734                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          154                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           92                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          28653457                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         28653457                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  13500963500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  13500963500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
