Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Dec 12 13:03:14 2024
| Host         : DESKTOP-BTCAB43 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file topp_control_sets_placed.rpt
| Design       : topp
| Device       : xc7a50t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    16 |
| Unused register locations in slices containing registers |    40 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|     10 |            4 |
|     14 |            5 |
|    16+ |            6 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            1 |
| No           | No                    | Yes                    |           16416 |         1773 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |           16110 |         3359 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------------------+------------------+------------------+----------------+
|  Clock Signal  |            Enable Signal            | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+-------------------------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG |                                     |                  |                1 |              2 |
|  clk_IBUF_BUFG | shake/kp/don                        | rst_IBUF         |                2 |             10 |
|  clk_IBUF_BUFG | shake/kp1/don1                      | rst_IBUF         |                2 |             10 |
|  clk_IBUF_BUFG | shake/kp2/don2                      | rst_IBUF         |                2 |             10 |
|  clk_IBUF_BUFG | shake/kp4/don5                      | rst_IBUF         |                1 |             10 |
|  clk_IBUF_BUFG | shake/kp/rc_temp[63]_i_1_n_0        | rst_IBUF         |                1 |             14 |
|  clk_IBUF_BUFG | shake/kp2/rc_temp[63]_i_1_n_0       | rst_IBUF         |                1 |             14 |
|  clk_IBUF_BUFG | shake/kp1/rc_temp[63]_i_1_n_0       | rst_IBUF         |                2 |             14 |
|  clk_IBUF_BUFG | shake/kp3/rc_temp[63]_i_1_n_0       | rst_IBUF         |                1 |             14 |
|  clk_IBUF_BUFG | shake/kp4/rc_temp[63]_i_1_n_0       | rst_IBUF         |                1 |             14 |
|  clk_IBUF_BUFG | shake/kp/temp_in[0][0][63]_i_1_n_0  | rst_IBUF         |              705 |           3200 |
|  clk_IBUF_BUFG | shake/kp2/temp_in[0][0][63]_i_1_n_0 | rst_IBUF         |              663 |           3200 |
|  clk_IBUF_BUFG | shake/kp1/temp_in[0][0][63]_i_1_n_0 | rst_IBUF         |              651 |           3200 |
|  clk_IBUF_BUFG | shake/kp3/temp_in[0][0][63]_i_1_n_0 | rst_IBUF         |              587 |           3200 |
|  clk_IBUF_BUFG | shake/kp4/temp_in[0][0][63]_i_1_n_0 | rst_IBUF         |              740 |           3200 |
|  clk_IBUF_BUFG |                                     | rst_IBUF         |             1773 |          16416 |
+----------------+-------------------------------------+------------------+------------------+----------------+


