[2025-05-30, 17:12:05.501704] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-05-30, 17:12:05.502203] place: INFO : Progress    0%: parsing commands ...
[2025-05-30, 17:12:05.502203] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-05-30, 17:12:05.604976] place: INFO : Progress   20%: loading netlist "exp1_dc_pack.xml" ...
[2025-05-30, 17:12:05.606481] place: INFO : Progress   30%: loading constraint "D:\FDE\Workspace\goffer_exp1\exp1_cons.xml" ...
[2025-05-30, 17:12:05.606481] place: INFO : Effort Level  : 10
[2025-05-30, 17:12:05.606481] place: INFO : Mode          : Timing Driven
[2025-05-30, 17:12:05.606481] place: INFO : Progress   40%: loading delay library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_dly.xml" ...
[2025-05-30, 17:12:05.620095] place: INFO : Design        : "timer_display", resource statistic:
[2025-05-30, 17:12:05.620095] place: INFO :   * Amount of GCLK: 1
[2025-05-30, 17:12:05.620095] place: INFO :   * Amount of GCLKIOB: 1
[2025-05-30, 17:12:05.620095] place: INFO :   * Amount of IOB: 13
[2025-05-30, 17:12:05.620095] place: INFO :   * Amount of SLICE: 42
[2025-05-30, 17:12:05.620095] place: INFO :   * Amount of Net: 104
[2025-05-30, 17:12:05.620095] place: INFO : Device        : "fdp3000k", resource usage:
[2025-05-30, 17:12:05.620095] place: INFO :   * Proportion of GCLK: 25.00%
[2025-05-30, 17:12:05.620095] place: INFO :   * Proportion of GCLKIOB: 25.00%
[2025-05-30, 17:12:05.620095] place: INFO :   * Proportion of IOB: 9.15%
[2025-05-30, 17:12:05.620095] place: INFO :   * Proportion of SLICE(LUT0): 1.37%
[2025-05-30, 17:12:05.620095] place: INFO : Progress   50%: build FPGA architecture ...
[2025-05-30, 17:12:05.644072] place: INFO : Progress   60%: begin to initially place ...
[2025-05-30, 17:12:05.645164] place: INFO :   * Initial cost = 1
[2025-05-30, 17:12:05.645164] place: INFO : Progress   70%: begin to perform place iteration ...
[2025-05-30, 17:12:05.645664] place: INFO : Progress   80%: begin to perform final place iteration ...
[2025-05-30, 17:12:05.650323] place: INFO :   * Final cost = 1
[2025-05-30, 17:12:05.650323] place: INFO : Progress   90%: begin to write placed netlist ...
[2025-05-30, 17:12:05.653327] place: INFO : Successfully finish the placement. Elapsed Time: 0s
[2025-05-30, 17:28:03.922641] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-05-30, 17:28:03.923453] place: INFO : Progress    0%: parsing commands ...
[2025-05-30, 17:28:03.923741] place: INFO : Progress   10%: loading arch library "/Users/junweiwang/Documents/FDU_FPGA/ufde-next/src-tauri/target/release/resource/hw_lib/fdp3p7_arch.xml" ...
[2025-05-30, 17:28:04.292973] place: INFO : Progress   20%: loading netlist "exp1_dc_pack.xml" ...
[2025-05-30, 17:28:04.300537] place: INFO : Progress   30%: loading constraint "/Users/junweiwang/Downloads/goffer_exp1/exp1_cons.xml" ...
[2025-05-30, 17:28:04.300742] place: INFO : Effort Level  : 10
[2025-05-30, 17:28:04.300761] place: INFO : Mode          : Timing Driven
[2025-05-30, 17:28:04.300776] place: INFO : Progress   40%: loading delay library "/Users/junweiwang/Documents/FDU_FPGA/ufde-next/src-tauri/target/release/resource/hw_lib/fdp3p7_dly.xml" ...
[2025-05-30, 17:28:04.335502] place: INFO : Design        : "timer_display", resource statistic:
[2025-05-30, 17:28:04.335581] place: INFO :   * Amount of GCLK: 1
[2025-05-30, 17:28:04.335599] place: INFO :   * Amount of GCLKIOB: 1
[2025-05-30, 17:28:04.335615] place: INFO :   * Amount of IOB: 13
[2025-05-30, 17:28:04.335629] place: INFO :   * Amount of SLICE: 31
[2025-05-30, 17:28:04.335644] place: INFO :   * Amount of Net: 83
[2025-05-30, 17:28:04.335656] place: INFO : Device        : "fdp3000k", resource usage:
[2025-05-30, 17:28:04.335674] place: INFO :   * Proportion of GCLK: 25.00%
[2025-05-30, 17:28:04.335689] place: INFO :   * Proportion of GCLKIOB: 25.00%
[2025-05-30, 17:28:04.335715] place: INFO :   * Proportion of IOB: 9.15%
[2025-05-30, 17:28:04.335729] place: INFO :   * Proportion of SLICE(LUT0): 1.01%
[2025-05-30, 17:28:04.336080] place: INFO : Progress   50%: build FPGA architecture ...
[2025-05-30, 17:28:04.374084] place: INFO : Progress   60%: begin to initially place ...
[2025-05-30, 17:28:04.378828] place: INFO :   * Initial cost = 1
[2025-05-30, 17:28:04.378858] place: INFO : Progress   70%: begin to perform place iteration ...
[2025-05-30, 17:28:04.379749] place: INFO : Progress   80%: begin to perform final place iteration ...
[2025-05-30, 17:28:04.416132] place: INFO :   * Final cost = 1
[2025-05-30, 17:28:04.416316] place: INFO : Progress   90%: begin to write placed netlist ...
[2025-05-30, 17:28:04.421568] place: INFO : Successfully finish the placement. Elapsed Time: 1s
[2025-05-30, 17:29:57.799082] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-05-30, 17:29:57.799653] place: INFO : Progress    0%: parsing commands ...
[2025-05-30, 17:29:57.800010] place: INFO : Progress   10%: loading arch library "/Users/junweiwang/Documents/FDU_FPGA/ufde-next/src-tauri/target/release/resource/hw_lib/fdp3p7_arch.xml" ...
[2025-05-30, 17:29:58.185444] place: INFO : Progress   20%: loading netlist "exp1_dc_pack.xml" ...
[2025-05-30, 17:29:58.193141] place: INFO : Progress   30%: loading constraint "/Users/junweiwang/Downloads/goffer_exp1/exp1_cons.xml" ...
[2025-05-30, 17:29:58.193359] place: INFO : Effort Level  : 10
[2025-05-30, 17:29:58.193378] place: INFO : Mode          : Timing Driven
[2025-05-30, 17:29:58.193392] place: INFO : Progress   40%: loading delay library "/Users/junweiwang/Documents/FDU_FPGA/ufde-next/src-tauri/target/release/resource/hw_lib/fdp3p7_dly.xml" ...
[2025-05-30, 17:29:58.228442] place: INFO : Design        : "timer_display", resource statistic:
[2025-05-30, 17:29:58.228516] place: INFO :   * Amount of GCLK: 1
[2025-05-30, 17:29:58.228534] place: INFO :   * Amount of GCLKIOB: 1
[2025-05-30, 17:29:58.228547] place: INFO :   * Amount of IOB: 13
[2025-05-30, 17:29:58.228561] place: INFO :   * Amount of SLICE: 31
[2025-05-30, 17:29:58.228577] place: INFO :   * Amount of Net: 83
[2025-05-30, 17:29:58.228592] place: INFO : Device        : "fdp3000k", resource usage:
[2025-05-30, 17:29:58.228611] place: INFO :   * Proportion of GCLK: 25.00%
[2025-05-30, 17:29:58.228627] place: INFO :   * Proportion of GCLKIOB: 25.00%
[2025-05-30, 17:29:58.228644] place: INFO :   * Proportion of IOB: 9.15%
[2025-05-30, 17:29:58.228659] place: INFO :   * Proportion of SLICE(LUT0): 1.01%
[2025-05-30, 17:29:58.228965] place: INFO : Progress   50%: build FPGA architecture ...
[2025-05-30, 17:29:58.265082] place: INFO : Progress   60%: begin to initially place ...
[2025-05-30, 17:29:58.269645] place: INFO :   * Initial cost = 1
[2025-05-30, 17:29:58.269676] place: INFO : Progress   70%: begin to perform place iteration ...
[2025-05-30, 17:29:58.273392] place: INFO : Progress   80%: begin to perform final place iteration ...
[2025-05-30, 17:29:58.313694] place: INFO :   * Final cost = 1
[2025-05-30, 17:29:58.313876] place: INFO : Progress   90%: begin to write placed netlist ...
[2025-05-30, 17:29:58.318401] place: INFO : Successfully finish the placement. Elapsed Time: 1s
[2025-05-30, 23:18:25.140668] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-05-30, 23:18:25.142172] place: INFO : Progress    0%: parsing commands ...
[2025-05-30, 23:18:25.142676] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-05-30, 23:18:25.240364] place: INFO : Progress   20%: loading netlist "exp1_dc_pack.xml" ...
[2025-05-30, 23:18:25.241872] place: INFO : Progress   30%: loading constraint "F:\FUDAN\s6\workspace\asic\project\experiments\counter\ufde\goffer_exp1\exp1_cons.xml" ...
[2025-05-30, 23:18:25.241872] place: INFO : Effort Level  : 10
[2025-05-30, 23:18:25.241872] place: INFO : Mode          : Timing Driven
[2025-05-30, 23:18:25.241872] place: INFO : Progress   40%: loading delay library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_dly.xml" ...
[2025-05-30, 23:18:25.255422] place: INFO : Design        : "timer_display", resource statistic:
[2025-05-30, 23:18:25.255422] place: INFO :   * Amount of GCLK: 1
[2025-05-30, 23:18:25.255422] place: INFO :   * Amount of GCLKIOB: 1
[2025-05-30, 23:18:25.255422] place: INFO :   * Amount of IOB: 13
[2025-05-30, 23:18:25.255422] place: INFO :   * Amount of SLICE: 31
[2025-05-30, 23:18:25.255422] place: INFO :   * Amount of Net: 83
[2025-05-30, 23:18:25.255422] place: INFO : Device        : "fdp3000k", resource usage:
[2025-05-30, 23:18:25.255422] place: INFO :   * Proportion of GCLK: 25.00%
[2025-05-30, 23:18:25.255422] place: INFO :   * Proportion of GCLKIOB: 25.00%
[2025-05-30, 23:18:25.255422] place: INFO :   * Proportion of IOB: 9.15%
[2025-05-30, 23:18:25.255422] place: INFO :   * Proportion of SLICE(LUT0): 1.01%
[2025-05-30, 23:18:25.256926] place: INFO : Progress   50%: build FPGA architecture ...
[2025-05-30, 23:18:25.277084] place: INFO : Progress   60%: begin to initially place ...
[2025-05-30, 23:18:25.277589] place: INFO :   * Initial cost = 1
[2025-05-30, 23:18:25.277589] place: INFO : Progress   70%: begin to perform place iteration ...
[2025-05-30, 23:18:25.277589] place: INFO : Progress   80%: begin to perform final place iteration ...
[2025-05-30, 23:18:25.280603] place: INFO :   * Final cost = 1
[2025-05-30, 23:18:25.281606] place: INFO : Progress   90%: begin to write placed netlist ...
[2025-05-30, 23:18:25.285115] place: INFO : Successfully finish the placement. Elapsed Time: 0s
[2025-05-31, 16:06:45.400298] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-05-31, 16:06:45.401629] place: INFO : Progress    0%: parsing commands ...
[2025-05-31, 16:06:45.402030] place: INFO : Progress   10%: loading arch library "/Users/junweiwang/Documents/FDU_FPGA/ufde-next/src-tauri/target/release/resource/hw_lib/fdp3p7_arch.xml" ...
[2025-05-31, 16:06:45.766297] place: INFO : Progress   20%: loading netlist "exp1_dc_pack.xml" ...
[2025-05-31, 16:06:45.775171] place: INFO : Progress   30%: loading constraint "/Volumes/Jimmy1/FUDAN/s6/workspace/asic/project/experiments/counter/ufde/goffer_exp1/exp1_cons.xml" ...
[2025-05-31, 16:06:45.775374] place: INFO : Effort Level  : 10
[2025-05-31, 16:06:45.775395] place: INFO : Mode          : Timing Driven
[2025-05-31, 16:06:45.775408] place: INFO : Progress   40%: loading delay library "/Users/junweiwang/Documents/FDU_FPGA/ufde-next/src-tauri/target/release/resource/hw_lib/fdp3p7_dly.xml" ...
[2025-05-31, 16:06:45.809469] place: INFO : Design        : "timer_display", resource statistic:
[2025-05-31, 16:06:45.809530] place: INFO :   * Amount of GCLK: 1
[2025-05-31, 16:06:45.809547] place: INFO :   * Amount of GCLKIOB: 1
[2025-05-31, 16:06:45.809559] place: INFO :   * Amount of IOB: 13
[2025-05-31, 16:06:45.809571] place: INFO :   * Amount of SLICE: 41
[2025-05-31, 16:06:45.809584] place: INFO :   * Amount of Net: 103
[2025-05-31, 16:06:45.809598] place: INFO : Device        : "fdp3000k", resource usage:
[2025-05-31, 16:06:45.809614] place: INFO :   * Proportion of GCLK: 25.00%
[2025-05-31, 16:06:45.809628] place: INFO :   * Proportion of GCLKIOB: 25.00%
[2025-05-31, 16:06:45.809641] place: INFO :   * Proportion of IOB: 9.15%
[2025-05-31, 16:06:45.809655] place: INFO :   * Proportion of SLICE(LUT0): 1.33%
[2025-05-31, 16:06:45.810830] place: INFO : Progress   50%: build FPGA architecture ...
[2025-05-31, 16:06:45.845761] place: INFO : Progress   60%: begin to initially place ...
[2025-05-31, 16:06:45.851312] place: INFO :   * Initial cost = 1
[2025-05-31, 16:06:45.851334] place: INFO : Progress   70%: begin to perform place iteration ...
[2025-05-31, 16:06:45.852483] place: INFO : Progress   80%: begin to perform final place iteration ...
[2025-05-31, 16:06:45.898697] place: INFO :   * Final cost = 1
[2025-05-31, 16:06:45.898890] place: INFO : Progress   90%: begin to write placed netlist ...
[2025-05-31, 16:06:45.904793] place: INFO : Successfully finish the placement. Elapsed Time: 0s
[2025-05-31, 16:08:58.915761] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-05-31, 16:08:58.916489] place: INFO : Progress    0%: parsing commands ...
[2025-05-31, 16:08:58.916639] place: INFO : Progress   10%: loading arch library "/Users/junweiwang/Documents/FDU_FPGA/ufde-next/src-tauri/target/release/resource/hw_lib/fdp3p7_arch.xml" ...
[2025-05-31, 16:08:59.273630] place: INFO : Progress   20%: loading netlist "exp1_dc_pack.xml" ...
[2025-05-31, 16:08:59.280962] place: INFO : Progress   30%: loading constraint "/Volumes/Jimmy1/FUDAN/s6/workspace/asic/project/experiments/counter/ufde/goffer_exp1/exp1_cons.xml" ...
[2025-05-31, 16:08:59.281083] place: INFO : Effort Level  : 10
[2025-05-31, 16:08:59.281098] place: INFO : Mode          : Timing Driven
[2025-05-31, 16:08:59.281111] place: INFO : Progress   40%: loading delay library "/Users/junweiwang/Documents/FDU_FPGA/ufde-next/src-tauri/target/release/resource/hw_lib/fdp3p7_dly.xml" ...
[2025-05-31, 16:08:59.314403] place: INFO : Design        : "timer_display", resource statistic:
[2025-05-31, 16:08:59.314420] place: INFO :   * Amount of GCLK: 1
[2025-05-31, 16:08:59.314432] place: INFO :   * Amount of GCLKIOB: 1
[2025-05-31, 16:08:59.314444] place: INFO :   * Amount of IOB: 13
[2025-05-31, 16:08:59.314456] place: INFO :   * Amount of SLICE: 31
[2025-05-31, 16:08:59.314468] place: INFO :   * Amount of Net: 83
[2025-05-31, 16:08:59.314478] place: INFO : Device        : "fdp3000k", resource usage:
[2025-05-31, 16:08:59.314494] place: INFO :   * Proportion of GCLK: 25.00%
[2025-05-31, 16:08:59.314508] place: INFO :   * Proportion of GCLKIOB: 25.00%
[2025-05-31, 16:08:59.314519] place: INFO :   * Proportion of IOB: 9.15%
[2025-05-31, 16:08:59.314531] place: INFO :   * Proportion of SLICE(LUT0): 1.01%
[2025-05-31, 16:08:59.314747] place: INFO : Progress   50%: build FPGA architecture ...
[2025-05-31, 16:08:59.349198] place: INFO : Progress   60%: begin to initially place ...
[2025-05-31, 16:08:59.353559] place: INFO :   * Initial cost = 1
[2025-05-31, 16:08:59.353575] place: INFO : Progress   70%: begin to perform place iteration ...
[2025-05-31, 16:08:59.354471] place: INFO : Progress   80%: begin to perform final place iteration ...
[2025-05-31, 16:08:59.390026] place: INFO :   * Final cost = 1
[2025-05-31, 16:08:59.390180] place: INFO : Progress   90%: begin to write placed netlist ...
[2025-05-31, 16:08:59.394781] place: INFO : Successfully finish the placement. Elapsed Time: 1s
[2025-05-31, 16:11:11.305027] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-05-31, 16:11:11.305763] place: INFO : Progress    0%: parsing commands ...
[2025-05-31, 16:11:11.306130] place: INFO : Progress   10%: loading arch library "/Users/junweiwang/Documents/FDU_FPGA/ufde-next/src-tauri/target/release/resource/hw_lib/fdp3p7_arch.xml" ...
[2025-05-31, 16:11:11.662491] place: INFO : Progress   20%: loading netlist "exp1_dc_pack.xml" ...
[2025-05-31, 16:11:11.671278] place: INFO : Progress   30%: loading constraint "/Volumes/Jimmy1/FUDAN/s6/workspace/asic/project/experiments/counter/ufde/goffer_exp1/exp1_cons.xml" ...
[2025-05-31, 16:11:11.671397] place: INFO : Effort Level  : 10
[2025-05-31, 16:11:11.671412] place: INFO : Mode          : Timing Driven
[2025-05-31, 16:11:11.671424] place: INFO : Progress   40%: loading delay library "/Users/junweiwang/Documents/FDU_FPGA/ufde-next/src-tauri/target/release/resource/hw_lib/fdp3p7_dly.xml" ...
[2025-05-31, 16:11:11.704742] place: INFO : Design        : "timer_display", resource statistic:
[2025-05-31, 16:11:11.704767] place: INFO :   * Amount of GCLK: 1
[2025-05-31, 16:11:11.704782] place: INFO :   * Amount of GCLKIOB: 1
[2025-05-31, 16:11:11.704795] place: INFO :   * Amount of IOB: 13
[2025-05-31, 16:11:11.704807] place: INFO :   * Amount of SLICE: 41
[2025-05-31, 16:11:11.704823] place: INFO :   * Amount of Net: 101
[2025-05-31, 16:11:11.704834] place: INFO : Device        : "fdp3000k", resource usage:
[2025-05-31, 16:11:11.704852] place: INFO :   * Proportion of GCLK: 25.00%
[2025-05-31, 16:11:11.704864] place: INFO :   * Proportion of GCLKIOB: 25.00%
[2025-05-31, 16:11:11.704876] place: INFO :   * Proportion of IOB: 9.15%
[2025-05-31, 16:11:11.704889] place: INFO :   * Proportion of SLICE(LUT0): 1.33%
[2025-05-31, 16:11:11.705123] place: INFO : Progress   50%: build FPGA architecture ...
[2025-05-31, 16:11:11.744962] place: INFO : Progress   60%: begin to initially place ...
[2025-05-31, 16:11:11.751086] place: INFO :   * Initial cost = 1
[2025-05-31, 16:11:11.751141] place: INFO : Progress   70%: begin to perform place iteration ...
[2025-05-31, 16:11:11.752333] place: INFO : Progress   80%: begin to perform final place iteration ...
[2025-05-31, 16:11:11.799084] place: INFO :   * Final cost = 1
[2025-05-31, 16:11:11.799252] place: INFO : Progress   90%: begin to write placed netlist ...
[2025-05-31, 16:11:11.804721] place: INFO : Successfully finish the placement. Elapsed Time: 0s
[2025-05-31, 16:14:09.774692] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-05-31, 16:14:09.775481] place: INFO : Progress    0%: parsing commands ...
[2025-05-31, 16:14:09.775991] place: INFO : Progress   10%: loading arch library "/Users/junweiwang/Documents/FDU_FPGA/ufde-next/src-tauri/target/release/resource/hw_lib/fdp3p7_arch.xml" ...
[2025-05-31, 16:14:10.135108] place: INFO : Progress   20%: loading netlist "exp1_dc_pack.xml" ...
[2025-05-31, 16:14:10.144234] place: INFO : Progress   30%: loading constraint "/Volumes/Jimmy1/FUDAN/s6/workspace/asic/project/experiments/counter/ufde/goffer_exp1/exp1_cons.xml" ...
[2025-05-31, 16:14:10.144360] place: INFO : Effort Level  : 10
[2025-05-31, 16:14:10.144375] place: INFO : Mode          : Timing Driven
[2025-05-31, 16:14:10.144387] place: INFO : Progress   40%: loading delay library "/Users/junweiwang/Documents/FDU_FPGA/ufde-next/src-tauri/target/release/resource/hw_lib/fdp3p7_dly.xml" ...
[2025-05-31, 16:14:10.178898] place: INFO : Design        : "timer_display", resource statistic:
[2025-05-31, 16:14:10.178925] place: INFO :   * Amount of GCLK: 1
[2025-05-31, 16:14:10.178940] place: INFO :   * Amount of GCLKIOB: 1
[2025-05-31, 16:14:10.178953] place: INFO :   * Amount of IOB: 13
[2025-05-31, 16:14:10.178965] place: INFO :   * Amount of SLICE: 44
[2025-05-31, 16:14:10.178977] place: INFO :   * Amount of Net: 108
[2025-05-31, 16:14:10.178988] place: INFO : Device        : "fdp3000k", resource usage:
[2025-05-31, 16:14:10.179006] place: INFO :   * Proportion of GCLK: 25.00%
[2025-05-31, 16:14:10.179019] place: INFO :   * Proportion of GCLKIOB: 25.00%
[2025-05-31, 16:14:10.179030] place: INFO :   * Proportion of IOB: 9.15%
[2025-05-31, 16:14:10.179043] place: INFO :   * Proportion of SLICE(LUT0): 1.43%
[2025-05-31, 16:14:10.179266] place: INFO : Progress   50%: build FPGA architecture ...
[2025-05-31, 16:14:10.214361] place: INFO : Progress   60%: begin to initially place ...
[2025-05-31, 16:14:10.219948] place: INFO :   * Initial cost = 1
[2025-05-31, 16:14:10.219970] place: INFO : Progress   70%: begin to perform place iteration ...
[2025-05-31, 16:14:10.221240] place: INFO : Progress   80%: begin to perform final place iteration ...
[2025-05-31, 16:14:10.269035] place: INFO :   * Final cost = 1
[2025-05-31, 16:14:10.269188] place: INFO : Progress   90%: begin to write placed netlist ...
[2025-05-31, 16:14:10.274881] place: INFO : Successfully finish the placement. Elapsed Time: 1s
[2025-05-31, 16:15:40.886322] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-05-31, 16:15:40.887031] place: INFO : Progress    0%: parsing commands ...
[2025-05-31, 16:15:40.887138] place: INFO : Progress   10%: loading arch library "/Users/junweiwang/Documents/FDU_FPGA/ufde-next/src-tauri/target/release/resource/hw_lib/fdp3p7_arch.xml" ...
[2025-05-31, 16:15:41.250556] place: INFO : Progress   20%: loading netlist "exp1_dc_pack.xml" ...
[2025-05-31, 16:15:41.259823] place: INFO : Progress   30%: loading constraint "/Volumes/Jimmy1/FUDAN/s6/workspace/asic/project/experiments/counter/ufde/goffer_exp1/exp1_cons.xml" ...
[2025-05-31, 16:15:41.260045] place: INFO : Effort Level  : 10
[2025-05-31, 16:15:41.260062] place: INFO : Mode          : Timing Driven
[2025-05-31, 16:15:41.260075] place: INFO : Progress   40%: loading delay library "/Users/junweiwang/Documents/FDU_FPGA/ufde-next/src-tauri/target/release/resource/hw_lib/fdp3p7_dly.xml" ...
[2025-05-31, 16:15:41.294067] place: INFO : Design        : "timer_display", resource statistic:
[2025-05-31, 16:15:41.294093] place: INFO :   * Amount of GCLK: 1
[2025-05-31, 16:15:41.294108] place: INFO :   * Amount of GCLKIOB: 1
[2025-05-31, 16:15:41.294123] place: INFO :   * Amount of IOB: 13
[2025-05-31, 16:15:41.294135] place: INFO :   * Amount of SLICE: 42
[2025-05-31, 16:15:41.294149] place: INFO :   * Amount of Net: 104
[2025-05-31, 16:15:41.294161] place: INFO : Device        : "fdp3000k", resource usage:
[2025-05-31, 16:15:41.294178] place: INFO :   * Proportion of GCLK: 25.00%
[2025-05-31, 16:15:41.294193] place: INFO :   * Proportion of GCLKIOB: 25.00%
[2025-05-31, 16:15:41.294206] place: INFO :   * Proportion of IOB: 9.15%
[2025-05-31, 16:15:41.294220] place: INFO :   * Proportion of SLICE(LUT0): 1.37%
[2025-05-31, 16:15:41.294429] place: INFO : Progress   50%: build FPGA architecture ...
[2025-05-31, 16:15:41.329078] place: INFO : Progress   60%: begin to initially place ...
[2025-05-31, 16:15:41.334651] place: INFO :   * Initial cost = 1
[2025-05-31, 16:15:41.334670] place: INFO : Progress   70%: begin to perform place iteration ...
[2025-05-31, 16:15:41.335847] place: INFO : Progress   80%: begin to perform final place iteration ...
[2025-05-31, 16:15:41.386300] place: INFO :   * Final cost = 1
[2025-05-31, 16:15:41.386495] place: INFO : Progress   90%: begin to write placed netlist ...
[2025-05-31, 16:15:41.391845] place: INFO : Successfully finish the placement. Elapsed Time: 1s
[2025-05-31, 16:16:52.645873] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-05-31, 16:16:52.646314] place: INFO : Progress    0%: parsing commands ...
[2025-05-31, 16:16:52.646422] place: INFO : Progress   10%: loading arch library "/Users/junweiwang/Documents/FDU_FPGA/ufde-next/src-tauri/target/release/resource/hw_lib/fdp3p7_arch.xml" ...
[2025-05-31, 16:16:53.009960] place: INFO : Progress   20%: loading netlist "exp1_dc_pack.xml" ...
[2025-05-31, 16:16:53.019203] place: INFO : Progress   30%: loading constraint "/Volumes/Jimmy1/FUDAN/s6/workspace/asic/project/experiments/counter/ufde/goffer_exp1/exp1_cons.xml" ...
[2025-05-31, 16:16:53.019331] place: INFO : Effort Level  : 10
[2025-05-31, 16:16:53.019347] place: INFO : Mode          : Timing Driven
[2025-05-31, 16:16:53.019361] place: INFO : Progress   40%: loading delay library "/Users/junweiwang/Documents/FDU_FPGA/ufde-next/src-tauri/target/release/resource/hw_lib/fdp3p7_dly.xml" ...
[2025-05-31, 16:16:53.054213] place: INFO : Design        : "timer_display", resource statistic:
[2025-05-31, 16:16:53.054297] place: INFO :   * Amount of GCLK: 1
[2025-05-31, 16:16:53.054317] place: INFO :   * Amount of GCLKIOB: 1
[2025-05-31, 16:16:53.054331] place: INFO :   * Amount of IOB: 13
[2025-05-31, 16:16:53.054343] place: INFO :   * Amount of SLICE: 44
[2025-05-31, 16:16:53.054359] place: INFO :   * Amount of Net: 108
[2025-05-31, 16:16:53.054375] place: INFO : Device        : "fdp3000k", resource usage:
[2025-05-31, 16:16:53.054396] place: INFO :   * Proportion of GCLK: 25.00%
[2025-05-31, 16:16:53.054413] place: INFO :   * Proportion of GCLKIOB: 25.00%
[2025-05-31, 16:16:53.054426] place: INFO :   * Proportion of IOB: 9.15%
[2025-05-31, 16:16:53.054438] place: INFO :   * Proportion of SLICE(LUT0): 1.43%
[2025-05-31, 16:16:53.054869] place: INFO : Progress   50%: build FPGA architecture ...
[2025-05-31, 16:16:53.093135] place: INFO : Progress   60%: begin to initially place ...
[2025-05-31, 16:16:53.099165] place: INFO :   * Initial cost = 1
[2025-05-31, 16:16:53.099203] place: INFO : Progress   70%: begin to perform place iteration ...
[2025-05-31, 16:16:53.100419] place: INFO : Progress   80%: begin to perform final place iteration ...
[2025-05-31, 16:16:53.151235] place: INFO :   * Final cost = 1
[2025-05-31, 16:16:53.151419] place: INFO : Progress   90%: begin to write placed netlist ...
[2025-05-31, 16:16:53.157354] place: INFO : Successfully finish the placement. Elapsed Time: 1s
[2025-05-31, 16:39:37.237691] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-05-31, 16:39:37.238494] place: INFO : Progress    0%: parsing commands ...
[2025-05-31, 16:39:37.238809] place: INFO : Progress   10%: loading arch library "/Users/junweiwang/Documents/FDU_FPGA/ufde-next/src-tauri/target/release/resource/hw_lib/fdp3p7_arch.xml" ...
[2025-05-31, 16:39:37.604309] place: INFO : Progress   20%: loading netlist "exp1_dc_pack.xml" ...
[2025-05-31, 16:39:37.624176] place: INFO : Progress   30%: loading constraint "/Volumes/Jimmy1/FUDAN/s6/workspace/asic/project/experiments/counter/ufde/goffer_exp1/exp1_cons.xml" ...
[2025-05-31, 16:39:37.624432] place: INFO : Effort Level  : 10
[2025-05-31, 16:39:37.624450] place: INFO : Mode          : Timing Driven
[2025-05-31, 16:39:37.624465] place: INFO : Progress   40%: loading delay library "/Users/junweiwang/Documents/FDU_FPGA/ufde-next/src-tauri/target/release/resource/hw_lib/fdp3p7_dly.xml" ...
[2025-05-31, 16:39:37.681392] place: INFO : Design        : "timer_display", resource statistic:
[2025-05-31, 16:39:37.681458] place: INFO :   * Amount of GCLK: 1
[2025-05-31, 16:39:37.681474] place: INFO :   * Amount of GCLKIOB: 1
[2025-05-31, 16:39:37.681487] place: INFO :   * Amount of IOB: 13
[2025-05-31, 16:39:37.681498] place: INFO :   * Amount of SLICE: 45
[2025-05-31, 16:39:37.681511] place: INFO :   * Amount of Net: 109
[2025-05-31, 16:39:37.681525] place: INFO : Device        : "fdp3000k", resource usage:
[2025-05-31, 16:39:37.681543] place: INFO :   * Proportion of GCLK: 25.00%
[2025-05-31, 16:39:37.681556] place: INFO :   * Proportion of GCLKIOB: 25.00%
[2025-05-31, 16:39:37.681569] place: INFO :   * Proportion of IOB: 9.15%
[2025-05-31, 16:39:37.681582] place: INFO :   * Proportion of SLICE(LUT0): 1.46%
[2025-05-31, 16:39:37.681855] place: INFO : Progress   50%: build FPGA architecture ...
[2025-05-31, 16:39:37.717414] place: INFO : Progress   60%: begin to initially place ...
[2025-05-31, 16:39:37.723746] place: INFO :   * Initial cost = 1
[2025-05-31, 16:39:37.723809] place: INFO : Progress   70%: begin to perform place iteration ...
[2025-05-31, 16:39:37.725070] place: INFO : Progress   80%: begin to perform final place iteration ...
[2025-05-31, 16:39:37.776483] place: INFO :   * Final cost = 1
[2025-05-31, 16:39:37.776672] place: INFO : Progress   90%: begin to write placed netlist ...
[2025-05-31, 16:39:37.782389] place: INFO : Successfully finish the placement. Elapsed Time: 0s
[2025-05-31, 16:56:53.322867] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-05-31, 16:56:53.323580] place: INFO : Progress    0%: parsing commands ...
[2025-05-31, 16:56:53.323949] place: INFO : Progress   10%: loading arch library "/Users/junweiwang/Documents/FDU_FPGA/ufde-next/src-tauri/target/release/resource/hw_lib/fdp3p7_arch.xml" ...
[2025-05-31, 16:56:53.685319] place: INFO : Progress   20%: loading netlist "exp1_dc_pack.xml" ...
[2025-05-31, 16:56:53.692601] place: INFO : Progress   30%: loading constraint "/Volumes/Jimmy1/FUDAN/s6/workspace/asic/project/experiments/counter/ufde/goffer_exp1/exp1_cons.xml" ...
[2025-05-31, 16:56:53.692736] place: INFO : Effort Level  : 10
[2025-05-31, 16:56:53.692752] place: INFO : Mode          : Timing Driven
[2025-05-31, 16:56:53.692767] place: INFO : Progress   40%: loading delay library "/Users/junweiwang/Documents/FDU_FPGA/ufde-next/src-tauri/target/release/resource/hw_lib/fdp3p7_dly.xml" ...
[2025-05-31, 16:56:53.727742] place: INFO : Design        : "timer_display", resource statistic:
[2025-05-31, 16:56:53.727800] place: INFO :   * Amount of GCLK: 1
[2025-05-31, 16:56:53.727816] place: INFO :   * Amount of GCLKIOB: 1
[2025-05-31, 16:56:53.727829] place: INFO :   * Amount of IOB: 13
[2025-05-31, 16:56:53.727841] place: INFO :   * Amount of SLICE: 31
[2025-05-31, 16:56:53.727854] place: INFO :   * Amount of Net: 82
[2025-05-31, 16:56:53.727869] place: INFO : Device        : "fdp3000k", resource usage:
[2025-05-31, 16:56:53.727887] place: INFO :   * Proportion of GCLK: 25.00%
[2025-05-31, 16:56:53.727902] place: INFO :   * Proportion of GCLKIOB: 25.00%
[2025-05-31, 16:56:53.727917] place: INFO :   * Proportion of IOB: 9.15%
[2025-05-31, 16:56:53.727932] place: INFO :   * Proportion of SLICE(LUT0): 1.01%
[2025-05-31, 16:56:53.728239] place: INFO : Progress   50%: build FPGA architecture ...
[2025-05-31, 16:56:53.763830] place: INFO : Progress   60%: begin to initially place ...
[2025-05-31, 16:56:53.768583] place: INFO :   * Initial cost = 1
[2025-05-31, 16:56:53.768635] place: INFO : Progress   70%: begin to perform place iteration ...
[2025-05-31, 16:56:53.769540] place: INFO : Progress   80%: begin to perform final place iteration ...
[2025-05-31, 16:56:53.804890] place: INFO :   * Final cost = 1
[2025-05-31, 16:56:53.805047] place: INFO : Progress   90%: begin to write placed netlist ...
[2025-05-31, 16:56:53.809586] place: INFO : Successfully finish the placement. Elapsed Time: 0s
[2025-05-31, 17:00:13.496945] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-05-31, 17:00:13.497748] place: INFO : Progress    0%: parsing commands ...
[2025-05-31, 17:00:13.498178] place: INFO : Progress   10%: loading arch library "/Users/junweiwang/Documents/FDU_FPGA/ufde-next/src-tauri/target/release/resource/hw_lib/fdp3p7_arch.xml" ...
[2025-05-31, 17:00:13.859811] place: INFO : Progress   20%: loading netlist "exp1_dc_pack.xml" ...
[2025-05-31, 17:00:13.867430] place: INFO : Progress   30%: loading constraint "/Volumes/Jimmy1/FUDAN/s6/workspace/asic/project/experiments/counter/ufde/goffer_exp1/exp1_cons.xml" ...
[2025-05-31, 17:00:13.868117] place: INFO : Effort Level  : 10
[2025-05-31, 17:00:13.868136] place: INFO : Mode          : Timing Driven
[2025-05-31, 17:00:13.868152] place: INFO : Progress   40%: loading delay library "/Users/junweiwang/Documents/FDU_FPGA/ufde-next/src-tauri/target/release/resource/hw_lib/fdp3p7_dly.xml" ...
[2025-05-31, 17:00:13.902590] place: INFO : Design        : "timer_display", resource statistic:
[2025-05-31, 17:00:13.902624] place: INFO :   * Amount of GCLK: 1
[2025-05-31, 17:00:13.902638] place: INFO :   * Amount of GCLKIOB: 1
[2025-05-31, 17:00:13.902651] place: INFO :   * Amount of IOB: 13
[2025-05-31, 17:00:13.902663] place: INFO :   * Amount of SLICE: 31
[2025-05-31, 17:00:13.902675] place: INFO :   * Amount of Net: 82
[2025-05-31, 17:00:13.902686] place: INFO : Device        : "fdp3000k", resource usage:
[2025-05-31, 17:00:13.902703] place: INFO :   * Proportion of GCLK: 25.00%
[2025-05-31, 17:00:13.902715] place: INFO :   * Proportion of GCLKIOB: 25.00%
[2025-05-31, 17:00:13.902727] place: INFO :   * Proportion of IOB: 9.15%
[2025-05-31, 17:00:13.902740] place: INFO :   * Proportion of SLICE(LUT0): 1.01%
[2025-05-31, 17:00:13.902988] place: INFO : Progress   50%: build FPGA architecture ...
[2025-05-31, 17:00:13.938346] place: INFO : Progress   60%: begin to initially place ...
[2025-05-31, 17:00:13.942813] place: INFO :   * Initial cost = 1
[2025-05-31, 17:00:13.942864] place: INFO : Progress   70%: begin to perform place iteration ...
[2025-05-31, 17:00:13.943861] place: INFO : Progress   80%: begin to perform final place iteration ...
[2025-05-31, 17:00:13.978243] place: INFO :   * Final cost = 1
[2025-05-31, 17:00:13.978446] place: INFO : Progress   90%: begin to write placed netlist ...
[2025-05-31, 17:00:13.983107] place: INFO : Successfully finish the placement. Elapsed Time: 0s
[2025-05-31, 18:52:34.027999] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-05-31, 18:52:34.028703] place: INFO : Progress    0%: parsing commands ...
[2025-05-31, 18:52:34.029062] place: INFO : Progress   10%: loading arch library "/Users/junweiwang/Documents/FDU_FPGA/ufde-next/src-tauri/target/release/resource/hw_lib/fdp3p7_arch.xml" ...
[2025-05-31, 18:52:34.389749] place: INFO : Progress   20%: loading netlist "exp1_dc_pack.xml" ...
[2025-05-31, 18:52:34.397171] place: INFO : Progress   30%: loading constraint "/Volumes/Jimmy1/FUDAN/s6/workspace/asic/project/experiments/counter/ufde/goffer_exp1/exp1_cons.xml" ...
[2025-05-31, 18:52:34.397618] place: INFO : Effort Level  : 10
[2025-05-31, 18:52:34.397647] place: INFO : Mode          : Timing Driven
[2025-05-31, 18:52:34.397662] place: INFO : Progress   40%: loading delay library "/Users/junweiwang/Documents/FDU_FPGA/ufde-next/src-tauri/target/release/resource/hw_lib/fdp3p7_dly.xml" ...
[2025-05-31, 18:52:34.431496] place: INFO : Design        : "timer_display", resource statistic:
[2025-05-31, 18:52:34.431515] place: INFO :   * Amount of GCLK: 1
[2025-05-31, 18:52:34.431528] place: INFO :   * Amount of GCLKIOB: 1
[2025-05-31, 18:52:34.431540] place: INFO :   * Amount of IOB: 13
[2025-05-31, 18:52:34.431552] place: INFO :   * Amount of SLICE: 32
[2025-05-31, 18:52:34.431564] place: INFO :   * Amount of Net: 82
[2025-05-31, 18:52:34.431575] place: INFO : Device        : "fdp3000k", resource usage:
[2025-05-31, 18:52:34.431591] place: INFO :   * Proportion of GCLK: 25.00%
[2025-05-31, 18:52:34.431605] place: INFO :   * Proportion of GCLKIOB: 25.00%
[2025-05-31, 18:52:34.431616] place: INFO :   * Proportion of IOB: 9.15%
[2025-05-31, 18:52:34.431628] place: INFO :   * Proportion of SLICE(LUT0): 1.04%
[2025-05-31, 18:52:34.431830] place: INFO : Progress   50%: build FPGA architecture ...
[2025-05-31, 18:52:34.466502] place: INFO : Progress   60%: begin to initially place ...
[2025-05-31, 18:52:34.470883] place: INFO :   * Initial cost = 1
[2025-05-31, 18:52:34.470899] place: INFO : Progress   70%: begin to perform place iteration ...
[2025-05-31, 18:52:34.471919] place: INFO : Progress   80%: begin to perform final place iteration ...
[2025-05-31, 18:52:34.505594] place: INFO :   * Final cost = 1
[2025-05-31, 18:52:34.505718] place: INFO : Progress   90%: begin to write placed netlist ...
[2025-05-31, 18:52:34.510244] place: INFO : Successfully finish the placement. Elapsed Time: 0s
[2025-05-31, 20:02:45.502734] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-05-31, 20:02:45.514151] place: INFO : Progress    0%: parsing commands ...
[2025-05-31, 20:02:45.514416] place: INFO : Progress   10%: loading arch library "/Users/junweiwang/Documents/FDU_FPGA/ufde-next/src-tauri/target/release/resource/hw_lib/fdp3p7_arch.xml" ...
[2025-05-31, 20:02:45.884195] place: INFO : Progress   20%: loading netlist "exp1_dc_pack.xml" ...
[2025-05-31, 20:02:45.891727] place: INFO : Progress   30%: loading constraint "/Volumes/Jimmy1/FUDAN/s6/workspace/asic/project/experiments/counter_2/ufde/goffer_exp3/exp1_cons.xml" ...
[2025-05-31, 20:02:45.891862] place: INFO : Effort Level  : 10
[2025-05-31, 20:02:45.891878] place: INFO : Mode          : Timing Driven
[2025-05-31, 20:02:45.891890] place: INFO : Progress   40%: loading delay library "/Users/junweiwang/Documents/FDU_FPGA/ufde-next/src-tauri/target/release/resource/hw_lib/fdp3p7_dly.xml" ...
[2025-05-31, 20:02:45.926014] place: INFO : Design        : "timer_display", resource statistic:
[2025-05-31, 20:02:45.926037] place: INFO :   * Amount of GCLK: 1
[2025-05-31, 20:02:45.926050] place: INFO :   * Amount of GCLKIOB: 1
[2025-05-31, 20:02:45.926062] place: INFO :   * Amount of IOB: 14
[2025-05-31, 20:02:45.926073] place: INFO :   * Amount of SLICE: 31
[2025-05-31, 20:02:45.926084] place: INFO :   * Amount of Net: 84
[2025-05-31, 20:02:45.926094] place: INFO : Device        : "fdp3000k", resource usage:
[2025-05-31, 20:02:45.926110] place: INFO :   * Proportion of GCLK: 25.00%
[2025-05-31, 20:02:45.926123] place: INFO :   * Proportion of GCLKIOB: 25.00%
[2025-05-31, 20:02:45.926135] place: INFO :   * Proportion of IOB: 9.86%
[2025-05-31, 20:02:45.926147] place: INFO :   * Proportion of SLICE(LUT0): 1.01%
[2025-05-31, 20:02:45.926621] place: INFO : Progress   50%: build FPGA architecture ...
[2025-05-31, 20:02:45.968778] place: INFO : Progress   60%: begin to initially place ...
[2025-05-31, 20:02:45.974112] place: INFO :   * Initial cost = 1
[2025-05-31, 20:02:45.974149] place: INFO : Progress   70%: begin to perform place iteration ...
[2025-05-31, 20:02:45.975066] place: INFO : Progress   80%: begin to perform final place iteration ...
[2025-05-31, 20:02:46.011565] place: INFO :   * Final cost = 1
[2025-05-31, 20:02:46.011728] place: INFO : Progress   90%: begin to write placed netlist ...
[2025-05-31, 20:02:46.015982] place: INFO : Successfully finish the placement. Elapsed Time: 1s
[2025-05-31, 20:07:19.524618] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-05-31, 20:07:19.525363] place: INFO : Progress    0%: parsing commands ...
[2025-05-31, 20:07:19.525738] place: INFO : Progress   10%: loading arch library "/Users/junweiwang/Documents/FDU_FPGA/ufde-next/src-tauri/target/release/resource/hw_lib/fdp3p7_arch.xml" ...
[2025-05-31, 20:07:19.887218] place: INFO : Progress   20%: loading netlist "exp1_dc_pack.xml" ...
[2025-05-31, 20:07:19.894977] place: INFO : Progress   30%: loading constraint "/Volumes/Jimmy1/FUDAN/s6/workspace/asic/project/experiments/counter_2/ufde/goffer_exp3/exp1_cons.xml" ...
[2025-05-31, 20:07:19.895612] place: INFO : Effort Level  : 10
[2025-05-31, 20:07:19.895636] place: INFO : Mode          : Timing Driven
[2025-05-31, 20:07:19.895650] place: INFO : Progress   40%: loading delay library "/Users/junweiwang/Documents/FDU_FPGA/ufde-next/src-tauri/target/release/resource/hw_lib/fdp3p7_dly.xml" ...
[2025-05-31, 20:07:19.929979] place: INFO : Design        : "timer_display", resource statistic:
[2025-05-31, 20:07:19.930010] place: INFO :   * Amount of GCLK: 1
[2025-05-31, 20:07:19.930026] place: INFO :   * Amount of GCLKIOB: 1
[2025-05-31, 20:07:19.930041] place: INFO :   * Amount of IOB: 14
[2025-05-31, 20:07:19.930055] place: INFO :   * Amount of SLICE: 31
[2025-05-31, 20:07:19.930068] place: INFO :   * Amount of Net: 84
[2025-05-31, 20:07:19.930080] place: INFO : Device        : "fdp3000k", resource usage:
[2025-05-31, 20:07:19.930097] place: INFO :   * Proportion of GCLK: 25.00%
[2025-05-31, 20:07:19.930111] place: INFO :   * Proportion of GCLKIOB: 25.00%
[2025-05-31, 20:07:19.930125] place: INFO :   * Proportion of IOB: 9.86%
[2025-05-31, 20:07:19.930139] place: INFO :   * Proportion of SLICE(LUT0): 1.01%
[2025-05-31, 20:07:19.930369] place: INFO : Progress   50%: build FPGA architecture ...
[2025-05-31, 20:07:19.965483] place: INFO : Progress   60%: begin to initially place ...
[2025-05-31, 20:07:19.970016] place: INFO :   * Initial cost = 1
[2025-05-31, 20:07:19.970035] place: INFO : Progress   70%: begin to perform place iteration ...
[2025-05-31, 20:07:19.970934] place: INFO : Progress   80%: begin to perform final place iteration ...
[2025-05-31, 20:07:20.005625] place: INFO :   * Final cost = 1
[2025-05-31, 20:07:20.005745] place: INFO : Progress   90%: begin to write placed netlist ...
[2025-05-31, 20:07:20.010193] place: INFO : Successfully finish the placement. Elapsed Time: 1s
[2025-05-31, 20:26:37.961981] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-05-31, 20:26:37.962822] place: INFO : Progress    0%: parsing commands ...
[2025-05-31, 20:26:37.963186] place: INFO : Progress   10%: loading arch library "/Users/junweiwang/Documents/FDU_FPGA/ufde-next/src-tauri/target/release/resource/hw_lib/fdp3p7_arch.xml" ...
[2025-05-31, 20:26:38.331191] place: INFO : Progress   20%: loading netlist "exp1_dc_pack.xml" ...
[2025-05-31, 20:26:38.338782] place: INFO : Progress   30%: loading constraint "/Volumes/Jimmy1/FUDAN/s6/workspace/asic/project/experiments/counter/ufde/goffer_exp1/exp1_cons.xml" ...
[2025-05-31, 20:26:38.339284] place: INFO : Effort Level  : 10
[2025-05-31, 20:26:38.339314] place: INFO : Mode          : Timing Driven
[2025-05-31, 20:26:38.339330] place: INFO : Progress   40%: loading delay library "/Users/junweiwang/Documents/FDU_FPGA/ufde-next/src-tauri/target/release/resource/hw_lib/fdp3p7_dly.xml" ...
[2025-05-31, 20:26:38.373760] place: INFO : Design        : "timer_display", resource statistic:
[2025-05-31, 20:26:38.373832] place: INFO :   * Amount of GCLK: 1
[2025-05-31, 20:26:38.373849] place: INFO :   * Amount of GCLKIOB: 1
[2025-05-31, 20:26:38.373864] place: INFO :   * Amount of IOB: 13
[2025-05-31, 20:26:38.373876] place: INFO :   * Amount of SLICE: 32
[2025-05-31, 20:26:38.373889] place: INFO :   * Amount of Net: 82
[2025-05-31, 20:26:38.373903] place: INFO : Device        : "fdp3000k", resource usage:
[2025-05-31, 20:26:38.373926] place: INFO :   * Proportion of GCLK: 25.00%
[2025-05-31, 20:26:38.373939] place: INFO :   * Proportion of GCLKIOB: 25.00%
[2025-05-31, 20:26:38.373953] place: INFO :   * Proportion of IOB: 9.15%
[2025-05-31, 20:26:38.373966] place: INFO :   * Proportion of SLICE(LUT0): 1.04%
[2025-05-31, 20:26:38.374275] place: INFO : Progress   50%: build FPGA architecture ...
[2025-05-31, 20:26:38.410030] place: INFO : Progress   60%: begin to initially place ...
[2025-05-31, 20:26:38.414593] place: INFO :   * Initial cost = 1
[2025-05-31, 20:26:38.414616] place: INFO : Progress   70%: begin to perform place iteration ...
[2025-05-31, 20:26:38.415514] place: INFO : Progress   80%: begin to perform final place iteration ...
[2025-05-31, 20:26:38.450192] place: INFO :   * Final cost = 1
[2025-05-31, 20:26:38.450304] place: INFO : Progress   90%: begin to write placed netlist ...
[2025-05-31, 20:26:38.454649] place: INFO : Successfully finish the placement. Elapsed Time: 1s
[2025-05-31, 20:29:23.656711] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-05-31, 20:29:23.657398] place: INFO : Progress    0%: parsing commands ...
[2025-05-31, 20:29:23.657745] place: INFO : Progress   10%: loading arch library "/Users/junweiwang/Documents/FDU_FPGA/ufde-next/src-tauri/target/release/resource/hw_lib/fdp3p7_arch.xml" ...
[2025-05-31, 20:29:24.019857] place: INFO : Progress   20%: loading netlist "exp1_dc_pack.xml" ...
[2025-05-31, 20:29:24.027432] place: INFO : Progress   30%: loading constraint "/Volumes/Jimmy1/FUDAN/s6/workspace/asic/project/experiments/counter/ufde/goffer_exp1/exp1_cons.xml" ...
[2025-05-31, 20:29:24.028000] place: INFO : Effort Level  : 10
[2025-05-31, 20:29:24.028019] place: INFO : Mode          : Timing Driven
[2025-05-31, 20:29:24.028033] place: INFO : Progress   40%: loading delay library "/Users/junweiwang/Documents/FDU_FPGA/ufde-next/src-tauri/target/release/resource/hw_lib/fdp3p7_dly.xml" ...
[2025-05-31, 20:29:24.061794] place: INFO : Design        : "timer_display", resource statistic:
[2025-05-31, 20:29:24.061832] place: INFO :   * Amount of GCLK: 1
[2025-05-31, 20:29:24.061846] place: INFO :   * Amount of GCLKIOB: 1
[2025-05-31, 20:29:24.061858] place: INFO :   * Amount of IOB: 13
[2025-05-31, 20:29:24.061869] place: INFO :   * Amount of SLICE: 32
[2025-05-31, 20:29:24.061881] place: INFO :   * Amount of Net: 82
[2025-05-31, 20:29:24.061894] place: INFO : Device        : "fdp3000k", resource usage:
[2025-05-31, 20:29:24.061909] place: INFO :   * Proportion of GCLK: 25.00%
[2025-05-31, 20:29:24.061922] place: INFO :   * Proportion of GCLKIOB: 25.00%
[2025-05-31, 20:29:24.061934] place: INFO :   * Proportion of IOB: 9.15%
[2025-05-31, 20:29:24.061972] place: INFO :   * Proportion of SLICE(LUT0): 1.04%
[2025-05-31, 20:29:24.062248] place: INFO : Progress   50%: build FPGA architecture ...
[2025-05-31, 20:29:24.097550] place: INFO : Progress   60%: begin to initially place ...
[2025-05-31, 20:29:24.102528] place: INFO :   * Initial cost = 1
[2025-05-31, 20:29:24.102566] place: INFO : Progress   70%: begin to perform place iteration ...
[2025-05-31, 20:29:24.103469] place: INFO : Progress   80%: begin to perform final place iteration ...
[2025-05-31, 20:29:24.137161] place: INFO :   * Final cost = 1
[2025-05-31, 20:29:24.137296] place: INFO : Progress   90%: begin to write placed netlist ...
[2025-05-31, 20:29:24.141543] place: INFO : Successfully finish the placement. Elapsed Time: 1s
[2025-05-31, 20:29:54.465675] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-05-31, 20:29:54.466451] place: INFO : Progress    0%: parsing commands ...
[2025-05-31, 20:29:54.466574] place: INFO : Progress   10%: loading arch library "/Users/junweiwang/Documents/FDU_FPGA/ufde-next/src-tauri/target/release/resource/hw_lib/fdp3p7_arch.xml" ...
[2025-05-31, 20:29:54.823424] place: INFO : Progress   20%: loading netlist "exp1_dc_pack.xml" ...
[2025-05-31, 20:29:54.831105] place: INFO : Progress   30%: loading constraint "/Volumes/Jimmy1/FUDAN/s6/workspace/asic/project/experiments/counter_2/ufde/goffer_exp3/exp1_cons.xml" ...
[2025-05-31, 20:29:54.831291] place: INFO : Effort Level  : 10
[2025-05-31, 20:29:54.831309] place: INFO : Mode          : Timing Driven
[2025-05-31, 20:29:54.831323] place: INFO : Progress   40%: loading delay library "/Users/junweiwang/Documents/FDU_FPGA/ufde-next/src-tauri/target/release/resource/hw_lib/fdp3p7_dly.xml" ...
[2025-05-31, 20:29:54.866243] place: INFO : Design        : "timer_display", resource statistic:
[2025-05-31, 20:29:54.866308] place: INFO :   * Amount of GCLK: 1
[2025-05-31, 20:29:54.866326] place: INFO :   * Amount of GCLKIOB: 1
[2025-05-31, 20:29:54.866339] place: INFO :   * Amount of IOB: 14
[2025-05-31, 20:29:54.866351] place: INFO :   * Amount of SLICE: 31
[2025-05-31, 20:29:54.866365] place: INFO :   * Amount of Net: 84
[2025-05-31, 20:29:54.866377] place: INFO : Device        : "fdp3000k", resource usage:
[2025-05-31, 20:29:54.866393] place: INFO :   * Proportion of GCLK: 25.00%
[2025-05-31, 20:29:54.866407] place: INFO :   * Proportion of GCLKIOB: 25.00%
[2025-05-31, 20:29:54.866420] place: INFO :   * Proportion of IOB: 9.86%
[2025-05-31, 20:29:54.866432] place: INFO :   * Proportion of SLICE(LUT0): 1.01%
[2025-05-31, 20:29:54.866739] place: INFO : Progress   50%: build FPGA architecture ...
[2025-05-31, 20:29:54.901220] place: INFO : Progress   60%: begin to initially place ...
[2025-05-31, 20:29:54.905901] place: INFO :   * Initial cost = 1
[2025-05-31, 20:29:54.905922] place: INFO : Progress   70%: begin to perform place iteration ...
[2025-05-31, 20:29:54.906831] place: INFO : Progress   80%: begin to perform final place iteration ...
[2025-05-31, 20:29:54.942780] place: INFO :   * Final cost = 1
[2025-05-31, 20:29:54.942934] place: INFO : Progress   90%: begin to write placed netlist ...
[2025-05-31, 20:29:54.947366] place: INFO : Successfully finish the placement. Elapsed Time: 0s
[2025-05-31, 20:35:52.169833] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-05-31, 20:35:52.170522] place: INFO : Progress    0%: parsing commands ...
[2025-05-31, 20:35:52.170834] place: INFO : Progress   10%: loading arch library "/Users/junweiwang/Documents/FDU_FPGA/ufde-next/src-tauri/target/release/resource/hw_lib/fdp3p7_arch.xml" ...
[2025-05-31, 20:35:52.537880] place: INFO : Progress   20%: loading netlist "exp1_dc_pack.xml" ...
[2025-05-31, 20:35:52.545726] place: INFO : Progress   30%: loading constraint "/Volumes/Jimmy1/FUDAN/s6/workspace/asic/project/experiments/counter_2/ufde/goffer_exp3/exp1_cons.xml" ...
[2025-05-31, 20:35:52.546258] place: INFO : Effort Level  : 10
[2025-05-31, 20:35:52.546278] place: INFO : Mode          : Timing Driven
[2025-05-31, 20:35:52.546292] place: INFO : Progress   40%: loading delay library "/Users/junweiwang/Documents/FDU_FPGA/ufde-next/src-tauri/target/release/resource/hw_lib/fdp3p7_dly.xml" ...
[2025-05-31, 20:35:52.580569] place: INFO : Design        : "timer_display", resource statistic:
[2025-05-31, 20:35:52.580617] place: INFO :   * Amount of GCLK: 1
[2025-05-31, 20:35:52.580632] place: INFO :   * Amount of GCLKIOB: 1
[2025-05-31, 20:35:52.580646] place: INFO :   * Amount of IOB: 14
[2025-05-31, 20:35:52.580657] place: INFO :   * Amount of SLICE: 31
[2025-05-31, 20:35:52.580669] place: INFO :   * Amount of Net: 84
[2025-05-31, 20:35:52.580682] place: INFO : Device        : "fdp3000k", resource usage:
[2025-05-31, 20:35:52.580700] place: INFO :   * Proportion of GCLK: 25.00%
[2025-05-31, 20:35:52.580712] place: INFO :   * Proportion of GCLKIOB: 25.00%
[2025-05-31, 20:35:52.580724] place: INFO :   * Proportion of IOB: 9.86%
[2025-05-31, 20:35:52.580738] place: INFO :   * Proportion of SLICE(LUT0): 1.01%
[2025-05-31, 20:35:52.581054] place: INFO : Progress   50%: build FPGA architecture ...
[2025-05-31, 20:35:52.616735] place: INFO : Progress   60%: begin to initially place ...
[2025-05-31, 20:35:52.621578] place: INFO :   * Initial cost = 1
[2025-05-31, 20:35:52.621612] place: INFO : Progress   70%: begin to perform place iteration ...
[2025-05-31, 20:35:52.622554] place: INFO : Progress   80%: begin to perform final place iteration ...
[2025-05-31, 20:35:52.658658] place: INFO :   * Final cost = 1
[2025-05-31, 20:35:52.658810] place: INFO : Progress   90%: begin to write placed netlist ...
[2025-05-31, 20:35:52.663116] place: INFO : Successfully finish the placement. Elapsed Time: 0s
[2025-05-31, 20:39:54.419571] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-05-31, 20:39:54.420356] place: INFO : Progress    0%: parsing commands ...
[2025-05-31, 20:39:54.420744] place: INFO : Progress   10%: loading arch library "/Users/junweiwang/Documents/FDU_FPGA/ufde-next/src-tauri/target/release/resource/hw_lib/fdp3p7_arch.xml" ...
[2025-05-31, 20:39:54.777915] place: INFO : Progress   20%: loading netlist "exp1_dc_pack.xml" ...
[2025-05-31, 20:39:54.785998] place: INFO : Progress   30%: loading constraint "/Volumes/Jimmy1/FUDAN/s6/workspace/asic/project/experiments/counter_2/ufde/goffer_exp3/exp1_cons.xml" ...
[2025-05-31, 20:39:54.786541] place: INFO : Effort Level  : 10
[2025-05-31, 20:39:54.786557] place: INFO : Mode          : Timing Driven
[2025-05-31, 20:39:54.786569] place: INFO : Progress   40%: loading delay library "/Users/junweiwang/Documents/FDU_FPGA/ufde-next/src-tauri/target/release/resource/hw_lib/fdp3p7_dly.xml" ...
[2025-05-31, 20:39:54.820703] place: INFO : Design        : "timer_display", resource statistic:
[2025-05-31, 20:39:54.820756] place: INFO :   * Amount of GCLK: 1
[2025-05-31, 20:39:54.820772] place: INFO :   * Amount of GCLKIOB: 1
[2025-05-31, 20:39:54.820787] place: INFO :   * Amount of IOB: 14
[2025-05-31, 20:39:54.820801] place: INFO :   * Amount of SLICE: 36
[2025-05-31, 20:39:54.820815] place: INFO :   * Amount of Net: 94
[2025-05-31, 20:39:54.820828] place: INFO : Device        : "fdp3000k", resource usage:
[2025-05-31, 20:39:54.820846] place: INFO :   * Proportion of GCLK: 25.00%
[2025-05-31, 20:39:54.820861] place: INFO :   * Proportion of GCLKIOB: 25.00%
[2025-05-31, 20:39:54.820875] place: INFO :   * Proportion of IOB: 9.86%
[2025-05-31, 20:39:54.820890] place: INFO :   * Proportion of SLICE(LUT0): 1.17%
[2025-05-31, 20:39:54.821159] place: INFO : Progress   50%: build FPGA architecture ...
[2025-05-31, 20:39:54.855744] place: INFO : Progress   60%: begin to initially place ...
[2025-05-31, 20:39:54.860999] place: INFO :   * Initial cost = 1
[2025-05-31, 20:39:54.861040] place: INFO : Progress   70%: begin to perform place iteration ...
[2025-05-31, 20:39:54.862079] place: INFO : Progress   80%: begin to perform final place iteration ...
[2025-05-31, 20:39:54.903319] place: INFO :   * Final cost = 1
[2025-05-31, 20:39:54.903507] place: INFO : Progress   90%: begin to write placed netlist ...
[2025-05-31, 20:39:54.908467] place: INFO : Successfully finish the placement. Elapsed Time: 0s
[2025-05-31, 20:43:05.319296] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-05-31, 20:43:05.320020] place: INFO : Progress    0%: parsing commands ...
[2025-05-31, 20:43:05.320392] place: INFO : Progress   10%: loading arch library "/Users/junweiwang/Documents/FDU_FPGA/ufde-next/src-tauri/target/release/resource/hw_lib/fdp3p7_arch.xml" ...
[2025-05-31, 20:43:05.687261] place: INFO : Progress   20%: loading netlist "exp1_dc_pack.xml" ...
[2025-05-31, 20:43:05.695295] place: INFO : Progress   30%: loading constraint "/Volumes/Jimmy1/FUDAN/s6/workspace/asic/project/experiments/counter_2/ufde/goffer_exp3/exp1_cons.xml" ...
[2025-05-31, 20:43:05.695867] place: INFO : Effort Level  : 10
[2025-05-31, 20:43:05.695884] place: INFO : Mode          : Timing Driven
[2025-05-31, 20:43:05.695897] place: INFO : Progress   40%: loading delay library "/Users/junweiwang/Documents/FDU_FPGA/ufde-next/src-tauri/target/release/resource/hw_lib/fdp3p7_dly.xml" ...
[2025-05-31, 20:43:05.730536] place: INFO : Design        : "timer_display", resource statistic:
[2025-05-31, 20:43:05.730586] place: INFO :   * Amount of GCLK: 1
[2025-05-31, 20:43:05.730602] place: INFO :   * Amount of GCLKIOB: 1
[2025-05-31, 20:43:05.730618] place: INFO :   * Amount of IOB: 14
[2025-05-31, 20:43:05.730630] place: INFO :   * Amount of SLICE: 33
[2025-05-31, 20:43:05.730643] place: INFO :   * Amount of Net: 87
[2025-05-31, 20:43:05.730654] place: INFO : Device        : "fdp3000k", resource usage:
[2025-05-31, 20:43:05.730672] place: INFO :   * Proportion of GCLK: 25.00%
[2025-05-31, 20:43:05.730686] place: INFO :   * Proportion of GCLKIOB: 25.00%
[2025-05-31, 20:43:05.730698] place: INFO :   * Proportion of IOB: 9.86%
[2025-05-31, 20:43:05.730712] place: INFO :   * Proportion of SLICE(LUT0): 1.07%
[2025-05-31, 20:43:05.731024] place: INFO : Progress   50%: build FPGA architecture ...
[2025-05-31, 20:43:05.765759] place: INFO : Progress   60%: begin to initially place ...
[2025-05-31, 20:43:05.770437] place: INFO :   * Initial cost = 1
[2025-05-31, 20:43:05.770461] place: INFO : Progress   70%: begin to perform place iteration ...
[2025-05-31, 20:43:05.771394] place: INFO : Progress   80%: begin to perform final place iteration ...
[2025-05-31, 20:43:05.809368] place: INFO :   * Final cost = 1
[2025-05-31, 20:43:05.809536] place: INFO : Progress   90%: begin to write placed netlist ...
[2025-05-31, 20:43:05.814132] place: INFO : Successfully finish the placement. Elapsed Time: 0s
[2025-05-31, 20:44:55.993535] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-05-31, 20:44:55.994222] place: INFO : Progress    0%: parsing commands ...
[2025-05-31, 20:44:55.994323] place: INFO : Progress   10%: loading arch library "/Users/junweiwang/Documents/FDU_FPGA/ufde-next/src-tauri/target/release/resource/hw_lib/fdp3p7_arch.xml" ...
[2025-05-31, 20:44:56.350197] place: INFO : Progress   20%: loading netlist "exp1_dc_pack.xml" ...
[2025-05-31, 20:44:56.358091] place: INFO : Progress   30%: loading constraint "/Volumes/Jimmy1/FUDAN/s6/workspace/asic/project/experiments/counter_2/ufde/goffer_exp3/exp1_cons.xml" ...
[2025-05-31, 20:44:56.358229] place: INFO : Effort Level  : 10
[2025-05-31, 20:44:56.358244] place: INFO : Mode          : Timing Driven
[2025-05-31, 20:44:56.358256] place: INFO : Progress   40%: loading delay library "/Users/junweiwang/Documents/FDU_FPGA/ufde-next/src-tauri/target/release/resource/hw_lib/fdp3p7_dly.xml" ...
[2025-05-31, 20:44:56.392053] place: INFO : Design        : "timer_display", resource statistic:
[2025-05-31, 20:44:56.392082] place: INFO :   * Amount of GCLK: 1
[2025-05-31, 20:44:56.392096] place: INFO :   * Amount of GCLKIOB: 1
[2025-05-31, 20:44:56.392108] place: INFO :   * Amount of IOB: 14
[2025-05-31, 20:44:56.392121] place: INFO :   * Amount of SLICE: 34
[2025-05-31, 20:44:56.392133] place: INFO :   * Amount of Net: 90
[2025-05-31, 20:44:56.392151] place: INFO : Device        : "fdp3000k", resource usage:
[2025-05-31, 20:44:56.392171] place: INFO :   * Proportion of GCLK: 25.00%
[2025-05-31, 20:44:56.392183] place: INFO :   * Proportion of GCLKIOB: 25.00%
[2025-05-31, 20:44:56.392195] place: INFO :   * Proportion of IOB: 9.86%
[2025-05-31, 20:44:56.392208] place: INFO :   * Proportion of SLICE(LUT0): 1.11%
[2025-05-31, 20:44:56.392441] place: INFO : Progress   50%: build FPGA architecture ...
[2025-05-31, 20:44:56.426372] place: INFO : Progress   60%: begin to initially place ...
[2025-05-31, 20:44:56.431093] place: INFO :   * Initial cost = 1
[2025-05-31, 20:44:56.431109] place: INFO : Progress   70%: begin to perform place iteration ...
[2025-05-31, 20:44:56.432075] place: INFO : Progress   80%: begin to perform final place iteration ...
[2025-05-31, 20:44:56.471605] place: INFO :   * Final cost = 1
[2025-05-31, 20:44:56.471769] place: INFO : Progress   90%: begin to write placed netlist ...
[2025-05-31, 20:44:56.476330] place: INFO : Successfully finish the placement. Elapsed Time: 1s
[2025-05-31, 20:48:53.044146] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-05-31, 20:48:53.044690] place: INFO : Progress    0%: parsing commands ...
[2025-05-31, 20:48:53.044817] place: INFO : Progress   10%: loading arch library "/Users/junweiwang/Documents/FDU_FPGA/ufde-next/src-tauri/target/release/resource/hw_lib/fdp3p7_arch.xml" ...
[2025-05-31, 20:48:53.106740] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-05-31, 20:48:53.107298] place: INFO : Progress    0%: parsing commands ...
[2025-05-31, 20:48:53.107438] place: INFO : Progress   10%: loading arch library "/Users/junweiwang/Documents/FDU_FPGA/ufde-next/src-tauri/target/release/resource/hw_lib/fdp3p7_arch.xml" ...
[2025-05-31, 20:48:53.508589] place: INFO : Progress   20%: loading netlist "exp1_dc_pack.xml" ...
[2025-05-31, 20:48:53.519084] place: INFO : Progress   30%: loading constraint "/Volumes/Jimmy1/FUDAN/s6/workspace/asic/project/experiments/counter_2/ufde/goffer_exp3/exp1_cons.xml" ...
[2025-05-31, 20:48:53.519313] place: INFO : Effort Level  : 10
[2025-05-31, 20:48:53.519335] place: INFO : Mode          : Timing Driven
[2025-05-31, 20:48:53.519352] place: INFO : Progress   40%: loading delay library "/Users/junweiwang/Documents/FDU_FPGA/ufde-next/src-tauri/target/release/resource/hw_lib/fdp3p7_dly.xml" ...
[2025-05-31, 20:48:53.562659] place: INFO : Design        : "timer_display", resource statistic:
[2025-05-31, 20:48:53.562736] place: INFO :   * Amount of GCLK: 1
[2025-05-31, 20:48:53.562756] place: INFO :   * Amount of GCLKIOB: 1
[2025-05-31, 20:48:53.562773] place: INFO :   * Amount of IOB: 14
[2025-05-31, 20:48:53.562789] place: INFO :   * Amount of SLICE: 35
[2025-05-31, 20:48:53.562806] place: INFO :   * Amount of Net: 91
[2025-05-31, 20:48:53.562821] place: INFO : Device        : "fdp3000k", resource usage:
[2025-05-31, 20:48:53.562844] place: INFO :   * Proportion of GCLK: 25.00%
[2025-05-31, 20:48:53.562860] place: INFO :   * Proportion of GCLKIOB: 25.00%
[2025-05-31, 20:48:53.562876] place: INFO :   * Proportion of IOB: 9.86%
[2025-05-31, 20:48:53.562892] place: INFO :   * Proportion of SLICE(LUT0): 1.14%
[2025-05-31, 20:48:53.563219] place: INFO : Progress   50%: build FPGA architecture ...
[2025-05-31, 20:48:53.571349] place: INFO : Progress   20%: loading netlist "exp1_dc_pack.xml" ...
[2025-05-31, 20:48:53.581723] place: INFO : Progress   30%: loading constraint "/Volumes/Jimmy1/FUDAN/s6/workspace/asic/project/experiments/counter_2/ufde/goffer_exp3/exp1_cons.xml" ...
[2025-05-31, 20:48:53.581891] place: INFO : Effort Level  : 10
[2025-05-31, 20:48:53.581910] place: INFO : Mode          : Timing Driven
[2025-05-31, 20:48:53.581927] place: INFO : Progress   40%: loading delay library "/Users/junweiwang/Documents/FDU_FPGA/ufde-next/src-tauri/target/release/resource/hw_lib/fdp3p7_dly.xml" ...
[2025-05-31, 20:48:53.609248] place: INFO : Progress   60%: begin to initially place ...
[2025-05-31, 20:48:53.615604] place: INFO :   * Initial cost = 1
[2025-05-31, 20:48:53.615664] place: INFO : Progress   70%: begin to perform place iteration ...
[2025-05-31, 20:48:53.616973] place: INFO : Progress   80%: begin to perform final place iteration ...
[2025-05-31, 20:48:53.624936] place: INFO : Design        : "timer_display", resource statistic:
[2025-05-31, 20:48:53.624972] place: INFO :   * Amount of GCLK: 1
[2025-05-31, 20:48:53.624989] place: INFO :   * Amount of GCLKIOB: 1
[2025-05-31, 20:48:53.625005] place: INFO :   * Amount of IOB: 14
[2025-05-31, 20:48:53.625020] place: INFO :   * Amount of SLICE: 35
[2025-05-31, 20:48:53.625036] place: INFO :   * Amount of Net: 91
[2025-05-31, 20:48:53.625050] place: INFO : Device        : "fdp3000k", resource usage:
[2025-05-31, 20:48:53.625069] place: INFO :   * Proportion of GCLK: 25.00%
[2025-05-31, 20:48:53.625086] place: INFO :   * Proportion of GCLKIOB: 25.00%
[2025-05-31, 20:48:53.625101] place: INFO :   * Proportion of IOB: 9.86%
[2025-05-31, 20:48:53.625117] place: INFO :   * Proportion of SLICE(LUT0): 1.14%
[2025-05-31, 20:48:53.625412] place: INFO : Progress   50%: build FPGA architecture ...
[2025-05-31, 20:48:53.669252] place: INFO :   * Final cost = 1
[2025-05-31, 20:48:53.669441] place: INFO : Progress   90%: begin to write placed netlist ...
[2025-05-31, 20:48:53.669888] place: INFO : Progress   60%: begin to initially place ...
[2025-05-31, 20:48:53.675563] place: INFO : Successfully finish the placement. Elapsed Time: 0s
[2025-05-31, 20:48:53.676282] place: INFO :   * Initial cost = 1
[2025-05-31, 20:48:53.676314] place: INFO : Progress   70%: begin to perform place iteration ...
[2025-05-31, 20:48:53.677654] place: INFO : Progress   80%: begin to perform final place iteration ...
[2025-05-31, 20:48:53.729867] place: INFO :   * Final cost = 1
[2025-05-31, 20:48:53.730079] place: INFO : Progress   90%: begin to write placed netlist ...
[2025-05-31, 20:48:53.736142] place: INFO : Successfully finish the placement. Elapsed Time: 0s
[2025-05-31, 20:48:54.319361] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-05-31, 20:48:54.319806] place: INFO : Progress    0%: parsing commands ...
[2025-05-31, 20:48:54.319931] place: INFO : Progress   10%: loading arch library "/Users/junweiwang/Documents/FDU_FPGA/ufde-next/src-tauri/target/release/resource/hw_lib/fdp3p7_arch.xml" ...
[2025-05-31, 20:48:54.782442] place: INFO : Progress   20%: loading netlist "exp1_dc_pack.xml" ...
[2025-05-31, 20:48:54.793001] place: INFO : Progress   30%: loading constraint "/Volumes/Jimmy1/FUDAN/s6/workspace/asic/project/experiments/counter_2/ufde/goffer_exp3/exp1_cons.xml" ...
[2025-05-31, 20:48:54.793195] place: INFO : Effort Level  : 10
[2025-05-31, 20:48:54.793217] place: INFO : Mode          : Timing Driven
[2025-05-31, 20:48:54.793234] place: INFO : Progress   40%: loading delay library "/Users/junweiwang/Documents/FDU_FPGA/ufde-next/src-tauri/target/release/resource/hw_lib/fdp3p7_dly.xml" ...
[2025-05-31, 20:48:54.836658] place: INFO : Design        : "timer_display", resource statistic:
[2025-05-31, 20:48:54.836723] place: INFO :   * Amount of GCLK: 1
[2025-05-31, 20:48:54.836743] place: INFO :   * Amount of GCLKIOB: 1
[2025-05-31, 20:48:54.836759] place: INFO :   * Amount of IOB: 14
[2025-05-31, 20:48:54.836775] place: INFO :   * Amount of SLICE: 35
[2025-05-31, 20:48:54.836791] place: INFO :   * Amount of Net: 91
[2025-05-31, 20:48:54.836806] place: INFO : Device        : "fdp3000k", resource usage:
[2025-05-31, 20:48:54.836825] place: INFO :   * Proportion of GCLK: 25.00%
[2025-05-31, 20:48:54.836842] place: INFO :   * Proportion of GCLKIOB: 25.00%
[2025-05-31, 20:48:54.836858] place: INFO :   * Proportion of IOB: 9.86%
[2025-05-31, 20:48:54.836875] place: INFO :   * Proportion of SLICE(LUT0): 1.14%
[2025-05-31, 20:48:54.837193] place: INFO : Progress   50%: build FPGA architecture ...
[2025-05-31, 20:48:54.886388] place: INFO : Progress   60%: begin to initially place ...
[2025-05-31, 20:48:54.893022] place: INFO :   * Initial cost = 1
[2025-05-31, 20:48:54.893084] place: INFO : Progress   70%: begin to perform place iteration ...
[2025-05-31, 20:48:54.894975] place: INFO : Progress   80%: begin to perform final place iteration ...
[2025-05-31, 20:48:54.947052] place: INFO :   * Final cost = 1
[2025-05-31, 20:48:54.947263] place: INFO : Progress   90%: begin to write placed netlist ...
[2025-05-31, 20:48:54.953242] place: INFO : Successfully finish the placement. Elapsed Time: 0s
[2025-05-31, 20:50:37.367948] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-05-31, 20:50:37.368760] place: INFO : Progress    0%: parsing commands ...
[2025-05-31, 20:50:37.368889] place: INFO : Progress   10%: loading arch library "/Users/junweiwang/Documents/FDU_FPGA/ufde-next/src-tauri/target/release/resource/hw_lib/fdp3p7_arch.xml" ...
[2025-05-31, 20:50:37.831117] place: INFO : Progress   20%: loading netlist "exp1_dc_pack.xml" ...
[2025-05-31, 20:50:37.842308] place: INFO : Progress   30%: loading constraint "/Volumes/Jimmy1/FUDAN/s6/workspace/asic/project/experiments/counter_2/ufde/goffer_exp3/exp1_cons.xml" ...
[2025-05-31, 20:50:37.842498] place: INFO : Effort Level  : 10
[2025-05-31, 20:50:37.842517] place: INFO : Mode          : Timing Driven
[2025-05-31, 20:50:37.842532] place: INFO : Progress   40%: loading delay library "/Users/junweiwang/Documents/FDU_FPGA/ufde-next/src-tauri/target/release/resource/hw_lib/fdp3p7_dly.xml" ...
[2025-05-31, 20:50:37.885872] place: INFO : Design        : "timer_display", resource statistic:
[2025-05-31, 20:50:37.885893] place: INFO :   * Amount of GCLK: 1
[2025-05-31, 20:50:37.885909] place: INFO :   * Amount of GCLKIOB: 1
[2025-05-31, 20:50:37.885924] place: INFO :   * Amount of IOB: 14
[2025-05-31, 20:50:37.885938] place: INFO :   * Amount of SLICE: 39
[2025-05-31, 20:50:37.885954] place: INFO :   * Amount of Net: 100
[2025-05-31, 20:50:37.885971] place: INFO : Device        : "fdp3000k", resource usage:
[2025-05-31, 20:50:37.885990] place: INFO :   * Proportion of GCLK: 25.00%
[2025-05-31, 20:50:37.886006] place: INFO :   * Proportion of GCLKIOB: 25.00%
[2025-05-31, 20:50:37.886022] place: INFO :   * Proportion of IOB: 9.86%
[2025-05-31, 20:50:37.886038] place: INFO :   * Proportion of SLICE(LUT0): 1.27%
[2025-05-31, 20:50:37.886330] place: INFO : Progress   50%: build FPGA architecture ...
[2025-05-31, 20:50:37.930019] place: INFO : Progress   60%: begin to initially place ...
[2025-05-31, 20:50:37.936703] place: INFO :   * Initial cost = 1
[2025-05-31, 20:50:37.936726] place: INFO : Progress   70%: begin to perform place iteration ...
[2025-05-31, 20:50:37.938153] place: INFO : Progress   80%: begin to perform final place iteration ...
[2025-05-31, 20:50:37.993592] place: INFO :   * Final cost = 1
[2025-05-31, 20:50:37.993750] place: INFO : Progress   90%: begin to write placed netlist ...
[2025-05-31, 20:50:38.000256] place: INFO : Successfully finish the placement. Elapsed Time: 1s
[2025-05-31, 21:00:17.670440] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-05-31, 21:00:17.671188] place: INFO : Progress    0%: parsing commands ...
[2025-05-31, 21:00:17.671584] place: INFO : Progress   10%: loading arch library "/Users/junweiwang/Documents/FDU_FPGA/ufde-next/src-tauri/target/release/resource/hw_lib/fdp3p7_arch.xml" ...
[2025-05-31, 21:00:18.137584] place: INFO : Progress   20%: loading netlist "exp1_dc_pack.xml" ...
[2025-05-31, 21:00:18.148800] place: INFO : Progress   30%: loading constraint "/Volumes/Jimmy1/FUDAN/s6/workspace/asic/project/experiments/counter_2/ufde/goffer_exp3/exp1_cons.xml" ...
[2025-05-31, 21:00:18.149459] place: ERROR: /Users/junweiwang/Documents/FDE-Source-main/common/io/xml/loadxml.cpp(225): parse failed. constraint: reset_signal not found
[2025-05-31, 21:00:18.149938] place: ERROR: [FILE_ERROR] can NOT load constraint.
[2025-05-31, 21:00:27.029095] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-05-31, 21:00:27.029784] place: INFO : Progress    0%: parsing commands ...
[2025-05-31, 21:00:27.029937] place: INFO : Progress   10%: loading arch library "/Users/junweiwang/Documents/FDU_FPGA/ufde-next/src-tauri/target/release/resource/hw_lib/fdp3p7_arch.xml" ...
[2025-05-31, 21:00:27.497620] place: INFO : Progress   20%: loading netlist "exp1_dc_pack.xml" ...
[2025-05-31, 21:00:27.509171] place: INFO : Progress   30%: loading constraint "/Volumes/Jimmy1/FUDAN/s6/workspace/asic/project/experiments/counter_2/ufde/goffer_exp3/exp1_cons.xml" ...
[2025-05-31, 21:00:27.509627] place: ERROR: /Users/junweiwang/Documents/FDE-Source-main/common/io/xml/loadxml.cpp(225): parse failed. constraint: reset_signal not found
[2025-05-31, 21:00:27.509726] place: ERROR: [FILE_ERROR] can NOT load constraint.
[2025-05-31, 21:00:44.189336] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-05-31, 21:00:44.189783] place: INFO : Progress    0%: parsing commands ...
[2025-05-31, 21:00:44.189906] place: INFO : Progress   10%: loading arch library "/Users/junweiwang/Documents/FDU_FPGA/ufde-next/src-tauri/target/release/resource/hw_lib/fdp3p7_arch.xml" ...
[2025-05-31, 21:00:44.653953] place: INFO : Progress   20%: loading netlist "exp1_dc_pack.xml" ...
[2025-05-31, 21:00:44.665082] place: INFO : Progress   30%: loading constraint "/Volumes/Jimmy1/FUDAN/s6/workspace/asic/project/experiments/counter_2/ufde/goffer_exp3/exp1_cons.xml" ...
[2025-05-31, 21:00:44.665236] place: INFO : Effort Level  : 10
[2025-05-31, 21:00:44.665255] place: INFO : Mode          : Timing Driven
[2025-05-31, 21:00:44.665272] place: INFO : Progress   40%: loading delay library "/Users/junweiwang/Documents/FDU_FPGA/ufde-next/src-tauri/target/release/resource/hw_lib/fdp3p7_dly.xml" ...
[2025-05-31, 21:00:44.710174] place: INFO : Design        : "timer_display", resource statistic:
[2025-05-31, 21:00:44.710224] place: INFO :   * Amount of GCLK: 1
[2025-05-31, 21:00:44.710244] place: INFO :   * Amount of GCLKIOB: 1
[2025-05-31, 21:00:44.710261] place: INFO :   * Amount of IOB: 13
[2025-05-31, 21:00:44.710277] place: INFO :   * Amount of SLICE: 39
[2025-05-31, 21:00:44.710293] place: INFO :   * Amount of Net: 97
[2025-05-31, 21:00:44.710309] place: INFO : Device        : "fdp3000k", resource usage:
[2025-05-31, 21:00:44.710331] place: INFO :   * Proportion of GCLK: 25.00%
[2025-05-31, 21:00:44.710348] place: INFO :   * Proportion of GCLKIOB: 25.00%
[2025-05-31, 21:00:44.710367] place: INFO :   * Proportion of IOB: 9.15%
[2025-05-31, 21:00:44.710384] place: INFO :   * Proportion of SLICE(LUT0): 1.27%
[2025-05-31, 21:00:44.710886] place: INFO : Progress   50%: build FPGA architecture ...
[2025-05-31, 21:00:44.755765] place: INFO : Progress   60%: begin to initially place ...
[2025-05-31, 21:00:44.763152] place: INFO :   * Initial cost = 1
[2025-05-31, 21:00:44.763190] place: INFO : Progress   70%: begin to perform place iteration ...
[2025-05-31, 21:00:44.764637] place: INFO : Progress   80%: begin to perform final place iteration ...
[2025-05-31, 21:00:44.819213] place: INFO :   * Final cost = 1
[2025-05-31, 21:00:44.819400] place: INFO : Progress   90%: begin to write placed netlist ...
[2025-05-31, 21:00:44.825939] place: INFO : Successfully finish the placement. Elapsed Time: 0s
