
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

          Version I-2013.12-SP5 for RHEL32 -- Jul 20, 2014
               Copyright (c) 1988-2014 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Information: As of the J-2014.09 version of dc_shell, the 32-bit
             version of the product will not be delivered by default.
             If you require a 32-bit version for any reason, please
             contact Synopsys technical support.

Initializing...
set link_library {/apps/toshiba/sjsu/synopsys/tc240c/tc240c.db_NOMIN25 /apps/synopsys/I-2013.12-SP5/libraries/syn/dw_foundation.sldb}
/apps/toshiba/sjsu/synopsys/tc240c/tc240c.db_NOMIN25 /apps/synopsys/I-2013.12-SP5/libraries/syn/dw_foundation.sldb
set target_library {/apps/toshiba/sjsu/synopsys/tc240c/tc240c.db_NOMIN25}
/apps/toshiba/sjsu/synopsys/tc240c/tc240c.db_NOMIN25
read_verilog fpmul.v
Loading db file '/apps/toshiba/sjsu/synopsys/tc240c/tc240c.db_NOMIN25'
Loading db file '/apps/synopsys/I-2013.12-SP5/libraries/syn/dw_foundation.sldb'
Loading db file '/apps/synopsys/I-2013.12-SP5/libraries/syn/gtech.db'
Loading db file '/apps/synopsys/I-2013.12-SP5/libraries/syn/standard.sldb'
  Loading link library 'tc240c'
  Loading link library 'gtech'
Loading verilog file '/home/go/gond4288/287_project/randist_final/fpmul.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/go/gond4288/287_project/randist_final/fpmul.v
Warning:  /home/go/gond4288/287_project/randist_final/fpmul.v:137: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/go/gond4288/287_project/randist_final/fpmul.v:138: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/go/gond4288/287_project/randist_final/fpmul.v:139: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/go/gond4288/287_project/randist_final/fpmul.v:145: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine fpmul line 153 in file
		'/home/go/gond4288/287_project/randist_final/fpmul.v'.
=================================================================================
|     Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
|  expres_2_piped4_reg  | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
| any_zero_1_piped4_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| any_zero_1_piped3_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  expres_2_piped3_reg  | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|  expres_1_piped3_reg  | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|   fractC_piped3_reg   | Flip-flop |  53   |  Y  | N  | Y  | N  | N  | N  | N  |
| signres_1_piped3_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| pushout_1_piped3_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| any_zero_1_piped2_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  expres_2_piped2_reg  | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|  expres_1_piped2_reg  | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|   fractC_piped2_reg   | Flip-flop |  53   |  Y  | N  | Y  | N  | N  | N  | N  |
| signres_1_piped2_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| pushout_1_piped2_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| any_zero_1_piped1_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  expres_2_piped1_reg  | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|  expres_1_piped1_reg  | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|   fractC_piped1_reg   | Flip-flop |  53   |  Y  | N  | Y  | N  | N  | N  | N  |
| signres_1_piped1_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| pushout_1_piped1_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| pushout_1_piped4_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| signres_1_piped4_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   fractC_piped4_reg   | Flip-flop |  53   |  Y  | N  | Y  | N  | N  | N  | N  |
|  expres_1_piped4_reg  | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
=================================================================================

Inferred memory devices in process
	in routine fpmul line 219 in file
		'/home/go/gond4288/287_project/randist_final/fpmul.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   expres_2_q_reg    | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|  any_zero_1_q_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   pushout_1_q_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   signres_1_q_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    fractC_q_reg     | Flip-flop |  53   |  Y  | N  | Y  | N  | N  | N  | N  |
|     mres_q_reg      | Flip-flop |  106  |  Y  | N  | Y  | N  | N  | N  | N  |
|   expres_1_q_reg    | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine fpmul line 256 in file
		'/home/go/gond4288/287_project/randist_final/fpmul.v'.
=================================================================================
|     Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
| signres_2_piped4_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| pushout_2_piped4_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| pushout_2_piped3_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| signres_2_piped3_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| any_zero_2_piped3_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   expres_piped3_reg   | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
| pushout_2_piped2_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| signres_2_piped2_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| any_zero_2_piped2_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   expres_piped2_reg   | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
| pushout_2_piped1_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| signres_2_piped1_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| any_zero_2_piped1_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   expres_piped1_reg   | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|   expres_piped4_reg   | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
| any_zero_2_piped4_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
=================================================================================

Inferred memory devices in process
	in routine fpmul line 306 in file
		'/home/go/gond4288/287_project/randist_final/fpmul.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   signres_2_q_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   pushout_2_q_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    expres_q_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|    mres_2_q_reg     | Flip-flop |  159  |  Y  | N  | Y  | N  | N  | N  | N  |
|  any_zero_2_q_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine fpmul line 355 in file
		'/home/go/gond4288/287_project/randist_final/fpmul.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    resout_q_reg     | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|   pushout_3_q_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/go/gond4288/287_project/randist_final/fpmul.db:fpmul'
Loaded 1 design.
Current design is 'fpmul'.
fpmul
create_clock clk -name clk -period 3.40909090909
1
set_propagated_clock clk
Information: set_input_delay values are added to the propagated clock skew. (TIM-113)
1
set_clock_uncertainty 0.25 clk
1
set_propagated_clock clk
Information: set_input_delay values are added to the propagated clock skew. (TIM-113)
1
set_output_delay 0.5 -clock clk [all_outputs]
1
set all_inputs_wo_rst_clk [remove_from_collection [remove_from_collection [all_inputs] [get_port clk]] [get_port rst]]
{a[63] a[62] a[61] a[60] a[59] a[58] a[57] a[56] a[55] a[54] a[53] a[52] a[51] a[50] a[49] a[48] a[47] a[46] a[45] a[44] a[43] a[42] a[41] a[40] a[39] a[38] a[37] a[36] a[35] a[34] a[33] a[32] a[31] a[30] a[29] a[28] a[27] a[26] a[25] a[24] a[23] a[22] a[21] a[20] a[19] a[18] a[17] a[16] a[15] a[14] a[13] a[12] a[11] a[10] a[9] a[8] a[7] a[6] a[5] a[4] a[3] a[2] a[1] a[0] b[63] b[62] b[61] b[60] b[59] b[58] b[57] b[56] b[55] b[54] b[53] b[52] b[51] b[50] b[49] b[48] b[47] b[46] b[45] b[44] b[43] b[42] b[41] b[40] b[39] b[38] b[37] b[36] b[35] b[34] b[33] b[32] b[31] b[30] b[29] b[28] ...}
set_driving_cell -lib_cell CND2X1 $all_inputs_wo_rst_clk
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
1
set_input_delay 0.6 -clock clk $all_inputs_wo_rst_clk
1
set_output_delay 0.6 -clock clk [all_outputs]
1
set_fix_hold [ get_clocks clk ]
1
set_output_delay 0.3 -clock clk [all_outputs]
1
create_clock clk -name clk -period 3.18181818182
1
compile_ultra
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | I-2013.12-DWBB_201312.5 |     *     |
| Licensed DW Building Blocks        | I-2013.12-DWBB_201312.5 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 2 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Loaded alib file './alib-52/tc240c.db_NOMIN25.alib'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'fpmul'
 Implement Synthetic for 'fpmul'.
  Processing 'fpmul_DW02_mult_5_stage_J1_0'
  Processing 'fpmul_DW02_mult_5_stage_J1_1'
Information: Added key list 'DesignWare' to design 'fpmul'. (DDB-72)

  Updating timing information
Information: Updating design information... (UID-85)
Information: Checking pipeline property of cell vishal2 (design fpmul_DW02_mult_5_stage_J1_0). (RTDC-137)
Information: cell vishal2 (design fpmul_DW02_mult_5_stage_J1_0) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell vishal1 (design fpmul_DW02_mult_5_stage_J1_1). (RTDC-137)
Information: cell vishal1 (design fpmul_DW02_mult_5_stage_J1_1) is a pipeline. (RTDC-139)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: compile falsified 159 infeasible paths. (OPT-1720)
  Mapping Optimization (Phase 1)
  Retiming fpmul_DW02_mult_5_stage_J1_0 (vishal2)
Warning: The following registers are considered to be
	'fixed' during retiming. They are end-points of timing exceptions
	 such as 'set_false_path'. (RTDC-34)
	 vishal2/G4_158 (CFD1QX1)
	 vishal2/G4_77 (CFD1QX1)
	 vishal2/G4_96 (CFD1QX1)
	 vishal2/G4_108 (CFD1QX1)
	 vishal2/G4_109 (CFD1QX1)
	 vishal2/G4_123 (CFD1QX1)
	 vishal2/G4_125 (CFD1QX1)
	 vishal2/G4_128 (CFD1QX1)
	 vishal2/G4_136 (CFD1QX1)
	 vishal2/G4_34 (CFD1QX1)
	 vishal2/G4_35 (CFD1QX1)
	 vishal2/G4_24 (CFD1QX1)
	 vishal2/G4_10 (CFD1QX1)
	 vishal2/G4_2 (CFD1QX1)
	 vishal2/G4_9 (CFD1QX1)
	 vishal2/G4_18 (CFD1QX1)
	 vishal2/G4_28 (CFD1QX1)
	 vishal2/G4_80 (CFD1QX1)
	 vishal2/G4_92 (CFD1QX1)
	 vishal2/G4_93 (CFD1QX1)
	 vishal2/G4_112 (CFD1QX1)
	 vishal2/G4_120 (CFD1QX1)
	 vishal2/G4_122 (CFD1QX1)
	 vishal2/G4_129 (CFD1QX1)
	 vishal2/G4_130 (CFD1QX1)
	 vishal2/G4_147 (CFD1QX1)
	 vishal2/G4_142 (CFD1QX1)
	 vishal2/G4_117 (CFD1QX1)
	 vishal2/G4_115 (CFD1QX1)
	 vishal2/G4_101 (CFD1QX1)
	 vishal2/G4_94 (CFD1QX1)
	 vishal2/G4_91 (CFD1QX1)
	 vishal2/G4_152 (CFD1QX1)
	 vishal2/G4_148 (CFD1QX1)
	 vishal2/G4_143 (CFD1QX1)
	 vishal2/G4_135 (CFD1QX1)
	 vishal2/G4_75 (CFD1QX1)
	 vishal2/G4_127 (CFD1QX1)
	 vishal2/G4_59 (CFD1QX1)
	 vishal2/G4_118 (CFD1QX1)
	 vishal2/G4_52 (CFD1QX1)
	 vishal2/G4_111 (CFD1QX1)
	 vishal2/G4_102 (CFD1QX1)
	 vishal2/G4_95 (CFD1QX1)
	 vishal2/G4_43 (CFD1QX1)
	 vishal2/G4_84 (CFD1QX1)
	 vishal2/G4_19 (CFD1QX1)
	 vishal2/G4_79 (CFD1QX1)
	 vishal2/G4_71 (CFD1QX1)
	 vishal2/G4_63 (CFD1QX1)
	 vishal2/G4_53 (CFD1QX1)
	 vishal2/G4_29 (CFD1QX1)
	 vishal2/G4_38 (CFD1QX1)
	 vishal2/G4_31 (CFD1QX1)
	 vishal2/G4_21 (CFD1QX1)
	 vishal2/G4_37 (CFD1QX1)
	 vishal2/G4_15 (CFD1QX1)
	 vishal2/G4_47 (CFD1QX1)
	 vishal2/G4_6 (CFD1QX1)
	 vishal2/G4_51 (CFD1QX1)
	 vishal2/G4_70 (CFD1QX1)
	 vishal2/G4_83 (CFD1QX1)
	 vishal2/G4_99 (CFD1QX1)
	 vishal2/G4_110 (CFD1QX1)
	 vishal2/G4_134 (CFD1QX1)
	 vishal2/G4_113 (CFD1QX1)
	 vishal2/G4_88 (CFD1QX1)
	 vishal2/G4_82 (CFD1QX1)
	 vishal2/G4_69 (CFD1QX1)
	 vishal2/G4_66 (CFD1QX1)
	 vishal2/G4_32 (CFD1QX1)
	 vishal2/G4_17 (CFD1QX1)
	 vishal2/G4_16 (CFD1QX1)
	 vishal2/G4_4 (CFD1QX1)
	 vishal2/G4_27 (CFD1QX1)
	 vishal2/G4_44 (CFD1QX1)
	 vishal2/G4_50 (CFD1QX1)
	 vishal2/G4_74 (CFD1QX1)
	 vishal2/G4_76 (CFD1QX1)
	 vishal2/G4_97 (CFD1QX1)
	 vishal2/G4_105 (CFD1QX1)
	 vishal2/G4_121 (CFD1QX1)
	 vishal2/G4_138 (CFD1QX1)
	 vishal2/G4_42 (CFD1QX1)
	 vishal2/G4_25 (CFD1QX1)
	 vishal2/G4_12 (CFD1QX1)
	 vishal2/G4_13 (CFD1QX1)
	 vishal2/G4_26 (CFD1QX1)
	 vishal2/G4_40 (CFD1QX1)
	 vishal2/G4_65 (CFD1QX1)
	 vishal2/G4_81 (CFD1QX1)
	 vishal2/G4_90 (CFD1QX1)
	 vishal2/G4_114 (CFD1QX1)
	 vishal2/G4_116 (CFD1QX1)
	 vishal2/G4_133 (CFD1QX1)
	 vishal2/G4_139 (CFD1QX1)
	 vishal2/G4_153 (CFD1QX1)
	 vishal2/G4_1 (CFD1QX1)
	 vishal2/G4_149 (CFD1QX1)
	 vishal2/G4_137 (CFD1QX1)
	 vishal2/G4_62 (CFD1QX1)
	 vishal2/G4_119 (CFD1QX1)
	 vishal2/G4_3 (CFD1QX1)
	 vishal2/G4_103 (CFD1QX1)
	 vishal2/G4_14 (CFD1QX1)
	 vishal2/G4_85 (CFD1QX1)
	 vishal2/G4_73 (CFD1QX1)
	 vishal2/G4_54 (CFD1QX1)
	 vishal2/G4_39 (CFD1QX1)
	 vishal2/G4_22 (CFD1QX1)
	 vishal2/G4_7 (CFD1QX1)
	 vishal2/G4_67 (CFD1QX1)
	 vishal2/G4_131 (CFD1QX1)
	 vishal2/G4_124 (CFD1QX1)
	 vishal2/G4_107 (CFD1QX1)
	 vishal2/G4_68 (CFD1QX1)
	 vishal2/G4_33 (CFD1QX1)
	 vishal2/G4_0 (CFD1QX1)
	 vishal2/G4_45 (CFD1QX1)
	 vishal2/G4_49 (CFD1QX1)
	 vishal2/G4_98 (CFD1QX1)
	 vishal2/G4_100 (CFD1QX1)
	 vishal2/G4_140 (CFD1QX1)
	 vishal2/G4_57 (CFD1QX1)
	 vishal2/G4_8 (CFD1QX1)
	 vishal2/G4_56 (CFD1QX1)
	 vishal2/G4_60 (CFD1QX1)
	 vishal2/G4_106 (CFD1QX1)
	 vishal2/G4_154 (CFD1QX1)
	 vishal2/G4_78 (CFD1QX1)
	 vishal2/G4_150 (CFD1QX1)
	 vishal2/G4_86 (CFD1QX1)
	 vishal2/G4_20 (CFD1QX1)
	 vishal2/G4_55 (CFD1QX1)
	 vishal2/G4_30 (CFD1QX1)
	 vishal2/G4_23 (CFD1QX1)
	 vishal2/G4_104 (CFD1QX1)
	 vishal2/G4_36 (CFD1QX1)
	 vishal2/G4_46 (CFD1QX1)
	 vishal2/G4_48 (CFD1QX1)
	 vishal2/G4_141 (CFD1QX1)
	 vishal2/G4_61 (CFD1QX1)
	 vishal2/G4_58 (CFD1QX1)
	 vishal2/G4_132 (CFD1QX1)
	 vishal2/G4_155 (CFD1QX1)
	 vishal2/G4_151 (CFD1QX1)
	 vishal2/G4_11 (CFD1QX1)
	 vishal2/G4_87 (CFD1QX1)
	 vishal2/G4_126 (CFD1QX1)
	 vishal2/G4_41 (CFD1QX1)
	 vishal2/G4_144 (CFD1QX1)
	 vishal2/G4_64 (CFD1QX1)
	 vishal2/G4_156 (CFD1QX1)
	 vishal2/G4_145 (CFD1QX1)
	 vishal2/G4_72 (CFD1QX1)
	 vishal2/G4_157 (CFD1QX1)
	 vishal2/G4_5 (CFD1QX1)
	 vishal2/G4_146 (CFD1QX1)
	 vishal2/G4_89 (CFD1QX1)

  Preferred flip-flop is CFD2XL with setup = 0.21


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% 70% 80% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 4.01
  Critical path length = 4.01
  Clock correction = 0.94 (clock-to-Q delay = 0.48, setup = 0.21, uncertainty = 0.25)
  Retiming fpmul_DW02_mult_5_stage_J1_1 (vishal1)
  Preferred flip-flop is CFD2XL with setup = 0.21


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% 70% 80% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 3.15
  Critical path length = 3.15
  Clock correction = 0.94 (clock-to-Q delay = 0.48, setup = 0.21, uncertainty = 0.25)
  Mapping Optimization (Phase 2)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                             MIN DELAY
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            COST   
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:54   75320.0      0.77     260.8       0.0 vishal2/mult_x_1/clk_r_REG142_S2/D      0.00
    0:00:54   75320.0      0.77     260.8       0.0 vishal2/mult_x_1/clk_r_REG142_S2/D      0.00
    0:00:58   75309.0      0.77     260.7       0.0                                0.00
    0:00:58   75309.0      0.77     260.7       0.0                                0.00
    0:00:58   75309.0      0.77     260.7       0.0                                0.00
    0:00:58   75305.5      0.77     260.7       0.0                                0.00
  Re-synthesis Optimization (Phase 1)
  Re-synthesis Optimization (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
    0:01:22   57046.5      0.68     258.5    7184.9                                0.00



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                             MIN DELAY
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            COST   
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:22   57046.5      0.68     258.5    7184.9                                0.00
    0:01:24   57226.0      0.60     220.5    7184.9                                0.00
    0:01:25   57369.0      0.56     199.4    7185.0                                0.00
    0:01:26   57529.0      0.54     192.1    7185.7                                0.00
    0:01:28   57632.0      0.54     179.6    7185.7                                0.00
    0:01:29   57791.0      0.54     167.7    7186.4                                0.00
    0:01:31   57902.0      0.54     155.4    7186.4                                0.00
    0:01:32   57960.0      0.54     151.7    7186.4                                0.00
    0:01:33   58027.0      0.54     143.7    7190.4                                0.00
    0:01:38   58773.0      0.45     143.0    7190.4                                0.00
    0:01:38   58773.0      0.45     143.0    7190.4                                0.00
    0:01:38   58785.0      0.45     142.7    7190.4                                0.00
    0:01:38   58785.0      0.45     142.7    7190.4                                0.00
    0:01:46   59531.5      0.41     137.6    7190.4                                0.00
    0:01:46   59531.5      0.41     137.6    7190.4                                0.00
    0:02:33   66750.0      0.18      57.6    7191.8                                0.00
    0:02:33   66750.0      0.18      57.6    7191.8                                0.00
    0:02:48   67586.0      0.17      53.1    7191.8                                0.00

  Beginning Delay Optimization
  ----------------------------
    0:02:49   67592.5      0.17      51.9    7178.6                                0.00
    0:03:32   71484.5      0.11      30.1    7178.7                                0.00
    0:03:32   71484.5      0.11      30.1    7178.7                                0.00
    0:03:44   72033.0      0.10      28.1    7178.7                                0.00
    0:03:44   72037.0      0.10      27.7    7166.7                                0.00
    0:03:46   72180.0      0.10      27.3    7166.7                                0.00
    0:03:46   72180.0      0.10      27.3    7166.7                                0.00
    0:03:46   72180.0      0.10      27.3    7166.7                                0.00
    0:03:47   72181.0      0.10      27.1    7162.7                             -223.77


  Beginning Design Rule Fixing  (min_path)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                             MIN DELAY
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            COST   
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:03:47   72181.0      0.10      27.1    7162.7                             -223.77
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
    0:03:49   72740.5      0.10      27.0       0.0 vishal1/clk_r_REG71_S4/D    -185.12
    0:03:50   73256.0      0.10      27.0       0.0 vishal2/clk_r_REG686_S3/D   -148.06
    0:03:52   73746.0      0.10      26.9       0.0 vishal1/mult_x_1/clk_r_REG5_S3/D   -112.54
    0:03:53   74319.5      0.10      27.0       0.0 pushout_1_piped3_reg/D       -71.36
    0:03:55   74896.5      0.10      27.0       0.0 vishal1/mult_x_1/clk_r_REG145_S4/D    -30.06
    0:03:56   72659.5      0.10      26.3       0.0                                0.00
    0:04:02   69655.5      0.10      21.0       0.0                              -97.98
    0:04:02   69655.5      0.10      21.0       0.0                              -97.98
    0:04:05   69624.0      0.09      19.7       0.0 vishal2/mult_x_1/clk_r_REG447_S1/D    -97.98
    0:04:07   69586.5      0.09      18.4       0.0                              -97.98
    0:04:25   70526.5      0.08      15.9       0.0                              -97.98
    0:04:26   70935.5      0.08      15.9       0.0 vishal1/clk_r_REG267_S3/D    -72.44
    0:04:28   71376.0      0.08      15.9       0.0 fractC_piped3_reg[30]/D      -46.67
    0:04:29   71831.0      0.08      15.9       0.0 expres_2_q_reg[9]/D          -20.20
    0:04:30   72197.0      0.08      15.9       0.0                                0.00

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                             MIN DELAY
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            COST   
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:04:30   72197.0      0.08      15.9       0.0                                0.00
    0:04:33   71872.5      0.08      15.9      88.4                              -79.08
    0:04:46   72200.5      0.07      15.3       0.0                              -78.62


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                             MIN DELAY
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            COST   
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:04:46   72200.5      0.07      15.3       0.0                              -78.62
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
  Global Optimization (Phase 48)
  Global Optimization (Phase 49)
  Global Optimization (Phase 50)
  Global Optimization (Phase 51)
  Global Optimization (Phase 52)
  Global Optimization (Phase 53)
  Global Optimization (Phase 54)
  Global Optimization (Phase 55)
  Global Optimization (Phase 56)
  Global Optimization (Phase 57)
  Global Optimization (Phase 58)
  Global Optimization (Phase 59)
  Global Optimization (Phase 60)
  Global Optimization (Phase 61)
  Global Optimization (Phase 62)
  Global Optimization (Phase 63)
  Global Optimization (Phase 64)
  Global Optimization (Phase 65)
  Global Optimization (Phase 66)
  Global Optimization (Phase 67)
  Global Optimization (Phase 68)
  Global Optimization (Phase 69)
  Global Optimization (Phase 70)
  Global Optimization (Phase 71)
  Global Optimization (Phase 72)
    0:05:19   64645.0      0.04       5.4       0.0 vishal2/mult_x_1/clk_r_REG660_S1/D   -176.17
    0:05:20   64678.0      0.03       5.1       0.0                             -176.17
    0:05:23   64749.5      0.03       4.9       0.0                             -176.17
    0:05:25   65316.0      0.03       4.9       0.0 fractC_piped4_reg[30]/D     -136.74
    0:05:26   65900.0      0.03       4.9       0.0 expres_2_piped2_reg[7]/D     -91.70
    0:05:27   66467.5      0.03       4.9       0.0 vishal1/mult_x_1/clk_r_REG143_S4/D    -50.86
    0:05:29   67021.0      0.03       4.9       0.0 vishal1/mult_x_1/clk_r_REG113_S4/D    -11.22
    0:05:30   67224.0      0.03       4.4       0.0                               -0.00
    0:05:30   67249.5      0.03       4.1       0.0                               -0.00
    0:05:31   67249.5      0.03       4.1       0.0                               -0.00
    0:05:31   67249.5      0.03       4.1       0.0                               -0.00
    0:05:31   67249.5      0.03       4.1       0.0                               -0.00
    0:05:31   67249.5      0.03       4.1       0.0                               -0.00
    0:05:31   67249.5      0.03       4.1       0.0                               -0.00
    0:05:31   67249.5      0.03       4.1       0.0                               -0.00
    0:05:41   67936.5      0.02       1.7       0.0                               -0.13
    0:05:41   67936.5      0.02       1.7       0.0                               -0.13
    0:05:47   68142.0      0.01       1.5       0.0                               -0.13
    0:05:47   68142.0      0.01       1.5       0.0                               -0.13
    0:05:52   68372.0      0.01       0.9       0.0                               -0.17
    0:05:52   68372.0      0.01       0.9       0.0                               -0.17
    0:06:00   68678.5      0.01       0.6       0.0                               -0.17
    0:06:00   68678.5      0.01       0.6       0.0                               -0.17
    0:06:01   68742.5      0.01       0.4       0.0                               -0.17
    0:06:01   68742.5      0.01       0.4       0.0                               -0.17
    0:06:01   68742.5      0.01       0.4       0.0                               -0.17
Loading db file '/apps/toshiba/sjsu/synopsys/tc240c/tc240c.db_NOMIN25'

  Optimization Complete
  ---------------------
Warning: Design 'fpmul' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'vishal1/CLK': 2288 load(s), 1 driver(s)
1
create_clock clk -name clk -period 4.54545454545
1
update_timing
Information: Updating design information... (UID-85)
Warning: Design 'fpmul' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
1
report_timing -max_paths 5
Warning: There are infeasible paths detected in your design that were ignored during optimization. Please run 'report_timing -attributes' and/or 'create_qor_snapshot/query_qor_snapshot -infeasible_paths' to identify these paths.  (OPT-1721)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 5
Design : fpmul
Version: I-2013.12-SP5
Date   : Wed Apr 20 15:09:16 2016
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: NOMIN25   Library: tc240c
Wire Load Model Mode: top

  Startpoint: vishal1/mult_x_1/clk_r_REG1_S1
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: vishal1/mult_x_1/clk_r_REG260_S2
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  vishal1/mult_x_1/clk_r_REG1_S1/CP (CFD1QX4)             0.00 #     0.00 r
  vishal1/mult_x_1/clk_r_REG1_S1/Q (CFD1QX4)              0.32       0.32 f
  vishal1/U3959/Z (CIVX4)                                 0.14       0.46 r
  vishal1/U4125/Z (CENX2)                                 0.17       0.63 r
  vishal1/U5065/Z (COND2X2)                               0.13       0.76 f
  vishal1/U5131/S (CFA1X1)                                0.42       1.17 r
  vishal1/U14/Z (CENX2)                                   0.16       1.33 r
  vishal1/U13/Z (CENX2)                                   0.17       1.50 r
  vishal1/U5243/Z (COND1X2)                               0.13       1.63 f
  vishal1/U2995/Z (CND2X4)                                0.06       1.68 r
  vishal1/U6517/Z (CENX2)                                 0.14       1.82 r
  vishal1/U6518/Z (CENX2)                                 0.17       1.99 r
  vishal1/U6522/Z (CENX2)                                 0.17       2.16 r
  vishal1/U6526/Z (CENX2)                                 0.15       2.31 r
  vishal1/U6604/S (CFA1X1)                                0.34       2.66 f
  vishal1/U6532/Z (CNR2X1)                                0.08       2.73 r
  vishal1/mult_x_1/clk_r_REG260_S2/D (CFD1QX2)            0.00       2.73 r
  data arrival time                                                  2.73

  clock clk (rise edge)                                   4.55       4.55
  clock network delay (ideal)                             0.00       4.55
  clock uncertainty                                      -0.25       4.30
  vishal1/mult_x_1/clk_r_REG260_S2/CP (CFD1QX2)           0.00       4.30 r
  library setup time                                     -0.20       4.09
  data required time                                                 4.09
  --------------------------------------------------------------------------
  data required time                                                 4.09
  data arrival time                                                 -2.73
  --------------------------------------------------------------------------
  slack (MET)                                                        1.36


  Startpoint: vishal1/mult_x_1/clk_r_REG928_S1
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: vishal1/mult_x_1/clk_r_REG89_S2
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  vishal1/mult_x_1/clk_r_REG928_S1/CP (CFD1QX4)           0.00 #     0.00 r
  vishal1/mult_x_1/clk_r_REG928_S1/Q (CFD1QX4)            0.31       0.31 r
  vishal1/U5302/Z (CNIVX4)                                0.13       0.45 r
  vishal1/U3580/Z (CENX2)                                 0.12       0.57 r
  vishal1/U5303/Z (COND2X1)                               0.13       0.69 f
  vishal1/U5314/S (CFA1X1)                                0.41       1.10 r
  vishal1/U3402/Z (CENX2)                                 0.16       1.26 r
  vishal1/U5576/Z (CENX2)                                 0.17       1.43 r
  vishal1/U5703/Z (CENX2)                                 0.17       1.60 r
  vishal1/U5704/Z (CENX2)                                 0.16       1.76 r
  vishal1/U6509/S (CFA1X1)                                0.39       2.15 f
  vishal1/U6511/Z (CEO3X2)                                0.30       2.45 f
  vishal1/U6596/Z (COND1X2)                               0.09       2.54 r
  vishal1/U6597/Z (CND2X2)                                0.08       2.62 f
  vishal1/U6674/Z (CIVX2)                                 0.03       2.66 r
  vishal1/U6675/Z (CND2X1)                                0.06       2.72 f
  vishal1/mult_x_1/clk_r_REG89_S2/D (CFD1QX1)             0.00       2.72 f
  data arrival time                                                  2.72

  clock clk (rise edge)                                   4.55       4.55
  clock network delay (ideal)                             0.00       4.55
  clock uncertainty                                      -0.25       4.30
  vishal1/mult_x_1/clk_r_REG89_S2/CP (CFD1QX1)            0.00       4.30 r
  library setup time                                     -0.22       4.07
  data required time                                                 4.07
  --------------------------------------------------------------------------
  data required time                                                 4.07
  data arrival time                                                 -2.72
  --------------------------------------------------------------------------
  slack (MET)                                                        1.36


  Startpoint: fractC_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: vishal2/mult_x_1/clk_r_REG443_S1
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fractC_q_reg[1]/CP (CFD2QX2)                            0.00 #     0.00 r
  fractC_q_reg[1]/Q (CFD2QX2)                             0.31       0.31 r
  vishal2/B[1] (fpmul_DW02_mult_5_stage_J1_0)             0.00       0.31 r
  vishal2/U5378/Z (CIVX2)                                 0.07       0.38 f
  vishal2/U5380/Z (CIVX3)                                 0.06       0.45 r
  vishal2/U5701/Z (CNIVX4)                                0.16       0.61 r
  vishal2/U5947/Z (CENXL)                                 0.20       0.80 r
  vishal2/U5948/Z (COND2X1)                               0.18       0.98 f
  vishal2/U7772/CO (CFA1X1)                               0.30       1.28 f
  vishal2/U7779/S (CFA1X1)                                0.43       1.71 r
  vishal2/U243/Z (CENX2)                                  0.16       1.86 r
  vishal2/U242/Z (CENX2)                                  0.18       2.05 r
  vishal2/U241/Z (CENX2)                                  0.17       2.22 r
  vishal2/U240/Z (CENX2)                                  0.16       2.38 r
  vishal2/U13994/Z (CND2X1)                               0.11       2.49 f
  vishal2/U13995/Z (CND2X2)                               0.07       2.55 r
  vishal2/U14135/Z (CEO3X1)                               0.16       2.71 f
  vishal2/mult_x_1/clk_r_REG443_S1/D (CFD1QX1)            0.00       2.71 f
  data arrival time                                                  2.71

  clock clk (rise edge)                                   4.55       4.55
  clock network delay (ideal)                             0.00       4.55
  clock uncertainty                                      -0.25       4.30
  vishal2/mult_x_1/clk_r_REG443_S1/CP (CFD1QX1)           0.00       4.30 r
  library setup time                                     -0.22       4.07
  data required time                                                 4.07
  --------------------------------------------------------------------------
  data required time                                                 4.07
  data arrival time                                                 -2.71
  --------------------------------------------------------------------------
  slack (MET)                                                        1.36


  Startpoint: fractC_q_reg[51]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: vishal2/mult_x_1/clk_r_REG273_S1
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fractC_q_reg[51]/CP (CFD2QX1)                           0.00 #     0.00 r
  fractC_q_reg[51]/Q (CFD2QX1)                            0.30       0.30 r
  vishal2/B[51] (fpmul_DW02_mult_5_stage_J1_0)            0.00       0.30 r
  vishal2/U1517/Z0 (CIVDX2)                               0.11       0.41 f
  vishal2/U190/Z (CENX2)                                  0.15       0.56 f
  vishal2/U842/Z (CIVX4)                                  0.05       0.62 r
  vishal2/U1474/Z (CND2X2)                                0.08       0.69 f
  vishal2/U5949/Z (CNIVX4)                                0.14       0.83 f
  vishal2/U11198/Z (COND2XL)                              0.20       1.03 r
  vishal2/U12682/S (CFA1XL)                               0.49       1.52 f
  vishal2/U12687/CO (CFA1X1)                              0.29       1.81 f
  vishal2/U12689/CO (CFA1X1)                              0.28       2.09 f
  vishal2/U12696/S (CFA1X1)                               0.39       2.48 r
  vishal2/U13933/Z (CEO3X1)                               0.24       2.71 f
  vishal2/mult_x_1/clk_r_REG273_S1/D (CFD1QX1)            0.00       2.71 f
  data arrival time                                                  2.71

  clock clk (rise edge)                                   4.55       4.55
  clock network delay (ideal)                             0.00       4.55
  clock uncertainty                                      -0.25       4.30
  vishal2/mult_x_1/clk_r_REG273_S1/CP (CFD1QX1)           0.00       4.30 r
  library setup time                                     -0.22       4.07
  data required time                                                 4.07
  --------------------------------------------------------------------------
  data required time                                                 4.07
  data arrival time                                                 -2.71
  --------------------------------------------------------------------------
  slack (MET)                                                        1.36


  Startpoint: fractC_q_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: vishal2/mult_x_1/clk_r_REG381_S1
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fractC_q_reg[11]/CP (CFD2QX2)                           0.00 #     0.00 r
  fractC_q_reg[11]/Q (CFD2QX2)                            0.35       0.35 f
  vishal2/B[11] (fpmul_DW02_mult_5_stage_J1_0)            0.00       0.35 f
  vishal2/U5119/Z (CIVX2)                                 0.06       0.41 r
  vishal2/U5120/Z (CIVX3)                                 0.06       0.47 f
  vishal2/U5121/Z (CENX2)                                 0.13       0.60 r
  vishal2/U5123/Z (CND2X4)                                0.11       0.71 f
  vishal2/U5124/Z (CNIVX4)                                0.16       0.88 f
  vishal2/U9639/Z (COND2X1)                               0.13       1.01 r
  vishal2/U3280/Z (CENX1)                                 0.20       1.20 r
  vishal2/U3281/Z (CENX1)                                 0.19       1.40 r
  vishal2/U11304/S (CFA1X1)                               0.38       1.77 f
  vishal2/U13970/S (CFA1X1)                               0.40       2.17 r
  vishal2/U2737/Z (COND1X1)                               0.10       2.27 f
  vishal2/U681/Z (CND2X1)                                 0.07       2.34 r
  vishal2/U13975/Z (CEO3X1)                               0.38       2.71 f
  vishal2/mult_x_1/clk_r_REG381_S1/D (CFD1QX2)            0.00       2.71 f
  data arrival time                                                  2.71

  clock clk (rise edge)                                   4.55       4.55
  clock network delay (ideal)                             0.00       4.55
  clock uncertainty                                      -0.25       4.30
  vishal2/mult_x_1/clk_r_REG381_S1/CP (CFD1QX2)           0.00       4.30 r
  library setup time                                     -0.22       4.07
  data required time                                                 4.07
  --------------------------------------------------------------------------
  data required time                                                 4.07
  data arrival time                                                 -2.71
  --------------------------------------------------------------------------
  slack (MET)                                                        1.36


1
read_verilog fpadd.v
Loading verilog file '/home/go/gond4288/287_project/randist_final/fpadd.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/go/gond4288/287_project/randist_final/fpadd.v
Warning:  Starting with the 2000.11-1 release, the Presto Verilog reader treats Verilog 'integer' types as signed; synthesized result may not match earlier versions of HDL Compiler. (VER-314)
Warning:  /home/go/gond4288/287_project/randist_final/fpadd.v:63: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/go/gond4288/287_project/randist_final/fpadd.v:64: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/go/gond4288/287_project/randist_final/fpadd.v:83: unsigned to signed assignment occurs. (VER-318)
Warning:  /home/go/gond4288/287_project/randist_final/fpadd.v:84: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/go/gond4288/287_project/randist_final/fpadd.v:293: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine fpadd line 91 in file
		'/home/go/gond4288/287_project/randist_final/fpadd.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   sign_cmp_q_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   pushout_1_q_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    fractA_q_reg     | Flip-flop |  105  |  Y  | N  | Y  | N  | N  | N  | N  |
|    fractB_q_reg     | Flip-flop |  105  |  Y  | N  | Y  | N  | N  | N  | N  |
|    signres_q_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     expR_q_reg      | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|      ied_q_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine fpadd line 133 in file
		'/home/go/gond4288/287_project/randist_final/fpadd.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   sign_cmp_q2_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  pushout_1_q2_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    fractA_q2_reg    | Flip-flop |  105  |  Y  | N  | Y  | N  | N  | N  | N  |
|   fractB_ns_1_reg   | Flip-flop |  105  |  Y  | N  | Y  | N  | N  | N  | N  |
|   signres_q2_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     expR_q2_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|     ied_q2_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine fpadd line 175 in file
		'/home/go/gond4288/287_project/randist_final/fpadd.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  pushout_1_q3_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    fractR_q2_reg    | Flip-flop |  105  |  Y  | N  | Y  | N  | N  | N  | N  |
|    fractA_q3_reg    | Flip-flop |  52   |  Y  | N  | Y  | N  | N  | N  | N  |
|   signres_q3_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     expR_q3_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|     ied_q3_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine fpadd line 236 in file
		'/home/go/gond4288/287_project/randist_final/fpadd.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    fractR_q_reg     | Flip-flop |  105  |  Y  | N  | Y  | N  | N  | N  | N  |
|   expR_old_q_reg    | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|     ied_2_q_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   fractA_2_q_reg    | Flip-flop |  52   |  Y  | N  | Y  | N  | N  | N  | N  |
|   signres_2_q_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    expR_2_q_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|   pushout_2_q_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    renorm_q_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine fpadd line 312 in file
		'/home/go/gond4288/287_project/randist_final/fpadd.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   pushout_3_q_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    resout_q_reg     | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/go/gond4288/287_project/randist_final/fpadd.db:fpadd'
Loaded 1 design.
Current design is 'fpadd'.
fpadd
create_clock clk -name clk -period 3.40909090909
1
set_propagated_clock clk
Information: set_input_delay values are added to the propagated clock skew. (TIM-113)
1
set_clock_uncertainty 0.25 clk
1
set_propagated_clock clk
Information: set_input_delay values are added to the propagated clock skew. (TIM-113)
1
set_output_delay 0.5 -clock clk [all_outputs]
1
set all_inputs_wo_rst_clk [remove_from_collection [remove_from_collection [all_inputs] [get_port clk]] [get_port rst]]
{a[63] a[62] a[61] a[60] a[59] a[58] a[57] a[56] a[55] a[54] a[53] a[52] a[51] a[50] a[49] a[48] a[47] a[46] a[45] a[44] a[43] a[42] a[41] a[40] a[39] a[38] a[37] a[36] a[35] a[34] a[33] a[32] a[31] a[30] a[29] a[28] a[27] a[26] a[25] a[24] a[23] a[22] a[21] a[20] a[19] a[18] a[17] a[16] a[15] a[14] a[13] a[12] a[11] a[10] a[9] a[8] a[7] a[6] a[5] a[4] a[3] a[2] a[1] a[0] b[63] b[62] b[61] b[60] b[59] b[58] b[57] b[56] b[55] b[54] b[53] b[52] b[51] b[50] b[49] b[48] b[47] b[46] b[45] b[44] b[43] b[42] b[41] b[40] b[39] b[38] b[37] b[36] b[35] b[34] b[33] b[32] b[31] b[30] b[29] b[28] ...}
set_driving_cell -lib_cell CND2X1 $all_inputs_wo_rst_clk
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
1
set_input_delay 0.6 -clock clk $all_inputs_wo_rst_clk
1
set_output_delay 0.6 -clock clk [all_outputs]
1
set_fix_hold [ get_clocks clk ]
1
set_output_delay 0.3 -clock clk [all_outputs]
1
create_clock clk -name clk -period 3.18181818182
1
compile_ultra
Alib files are up-to-date.
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 6 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'fpadd'
Information: The register 'renorm_q_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'renorm_q_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'renorm_q_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'renorm_q_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'renorm_q_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'fractB_q_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'fractB_q_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'fractB_q_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'fractB_q_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'fractB_q_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'fractB_q_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'fractB_q_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'fractB_q_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'fractB_q_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'fractB_q_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'fractB_q_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'fractB_q_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'fractB_q_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'fractB_q_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'fractB_q_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'fractB_q_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'fractB_q_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'fractB_q_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'fractB_q_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'fractB_q_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'fractB_q_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'fractB_q_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'fractB_q_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'fractB_q_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'fractB_q_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'fractB_q_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'fractB_q_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'fractB_q_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'fractB_q_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'fractB_q_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'fractB_q_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'fractB_q_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'fractB_q_reg[32]' is a constant and will be removed. (OPT-1206)
Information: The register 'fractB_q_reg[33]' is a constant and will be removed. (OPT-1206)
Information: The register 'fractB_q_reg[34]' is a constant and will be removed. (OPT-1206)
Information: The register 'fractB_q_reg[35]' is a constant and will be removed. (OPT-1206)
Information: The register 'fractB_q_reg[36]' is a constant and will be removed. (OPT-1206)
Information: The register 'fractB_q_reg[37]' is a constant and will be removed. (OPT-1206)
Information: The register 'fractB_q_reg[38]' is a constant and will be removed. (OPT-1206)
Information: The register 'fractB_q_reg[39]' is a constant and will be removed. (OPT-1206)
Information: The register 'fractB_q_reg[40]' is a constant and will be removed. (OPT-1206)
Information: The register 'fractB_q_reg[41]' is a constant and will be removed. (OPT-1206)
Information: The register 'fractB_q_reg[42]' is a constant and will be removed. (OPT-1206)
Information: The register 'fractB_q_reg[43]' is a constant and will be removed. (OPT-1206)
Information: The register 'fractB_q_reg[44]' is a constant and will be removed. (OPT-1206)
Information: The register 'fractB_q_reg[45]' is a constant and will be removed. (OPT-1206)
Information: The register 'fractB_q_reg[46]' is a constant and will be removed. (OPT-1206)
Information: The register 'fractB_q_reg[47]' is a constant and will be removed. (OPT-1206)
Information: The register 'fractB_q_reg[48]' is a constant and will be removed. (OPT-1206)
Information: The register 'fractB_q_reg[49]' is a constant and will be removed. (OPT-1206)
Information: The register 'fractB_q_reg[50]' is a constant and will be removed. (OPT-1206)
Information: The register 'fractB_q_reg[104]' is a constant and will be removed. (OPT-1206)
Information: The register 'fractB_ns_1_reg[104]' is a constant and will be removed. (OPT-1206)
Information: The register 'fractA_q_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'fractA_q2_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'fractA_q_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'fractA_q2_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'fractA_q_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'fractA_q2_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'fractA_q_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'fractA_q2_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'fractA_q_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'fractA_q2_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'fractA_q_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'fractA_q2_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'fractA_q_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'fractA_q2_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'fractA_q_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'fractA_q2_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'fractA_q_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'fractA_q2_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'fractA_q_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'fractA_q2_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'fractA_q_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'fractA_q2_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'fractA_q_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'fractA_q2_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'fractA_q_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'fractA_q2_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'fractA_q_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'fractA_q2_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'fractA_q_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'fractA_q2_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'fractA_q_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'fractA_q2_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'fractA_q_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'fractA_q2_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'fractA_q_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'fractA_q2_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'fractA_q_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'fractA_q2_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'fractA_q_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'fractA_q2_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'fractA_q_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'fractA_q2_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'fractA_q_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'fractA_q2_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'fractA_q_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'fractA_q2_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'fractA_q_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'fractA_q2_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'fractA_q_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'fractA_q2_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'fractA_q_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'fractA_q2_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'fractA_q_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'fractA_q2_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'fractA_q_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'fractA_q2_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'fractA_q_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'fractA_q2_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'fractA_q_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'fractA_q2_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'fractA_q_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'fractA_q2_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'fractA_q_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'fractA_q2_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'fractA_q_reg[32]' is a constant and will be removed. (OPT-1206)
Information: The register 'fractA_q2_reg[32]' is a constant and will be removed. (OPT-1206)
Information: The register 'fractA_q_reg[33]' is a constant and will be removed. (OPT-1206)
Information: The register 'fractA_q2_reg[33]' is a constant and will be removed. (OPT-1206)
Information: The register 'fractA_q_reg[34]' is a constant and will be removed. (OPT-1206)
Information: The register 'fractA_q2_reg[34]' is a constant and will be removed. (OPT-1206)
Information: The register 'fractA_q_reg[35]' is a constant and will be removed. (OPT-1206)
Information: The register 'fractA_q2_reg[35]' is a constant and will be removed. (OPT-1206)
Information: The register 'fractA_q_reg[36]' is a constant and will be removed. (OPT-1206)
Information: The register 'fractA_q2_reg[36]' is a constant and will be removed. (OPT-1206)
Information: The register 'fractA_q_reg[37]' is a constant and will be removed. (OPT-1206)
Information: The register 'fractA_q2_reg[37]' is a constant and will be removed. (OPT-1206)
Information: The register 'fractA_q_reg[38]' is a constant and will be removed. (OPT-1206)
Information: The register 'fractA_q2_reg[38]' is a constant and will be removed. (OPT-1206)
Information: The register 'fractA_q_reg[39]' is a constant and will be removed. (OPT-1206)
Information: The register 'fractA_q2_reg[39]' is a constant and will be removed. (OPT-1206)
Information: The register 'fractA_q_reg[40]' is a constant and will be removed. (OPT-1206)
Information: The register 'fractA_q2_reg[40]' is a constant and will be removed. (OPT-1206)
Information: The register 'fractA_q_reg[41]' is a constant and will be removed. (OPT-1206)
Information: The register 'fractA_q2_reg[41]' is a constant and will be removed. (OPT-1206)
Information: The register 'fractA_q_reg[42]' is a constant and will be removed. (OPT-1206)
Information: The register 'fractA_q2_reg[42]' is a constant and will be removed. (OPT-1206)
Information: The register 'fractA_q_reg[43]' is a constant and will be removed. (OPT-1206)
Information: The register 'fractA_q2_reg[43]' is a constant and will be removed. (OPT-1206)
Information: The register 'fractA_q_reg[44]' is a constant and will be removed. (OPT-1206)
Information: The register 'fractA_q2_reg[44]' is a constant and will be removed. (OPT-1206)
Information: The register 'fractA_q_reg[45]' is a constant and will be removed. (OPT-1206)
Information: The register 'fractA_q2_reg[45]' is a constant and will be removed. (OPT-1206)
Information: The register 'fractA_q_reg[46]' is a constant and will be removed. (OPT-1206)
Information: The register 'fractA_q2_reg[46]' is a constant and will be removed. (OPT-1206)
Information: The register 'fractA_q_reg[47]' is a constant and will be removed. (OPT-1206)
Information: The register 'fractA_q2_reg[47]' is a constant and will be removed. (OPT-1206)
Information: The register 'fractA_q_reg[48]' is a constant and will be removed. (OPT-1206)
Information: The register 'fractA_q2_reg[48]' is a constant and will be removed. (OPT-1206)
Information: The register 'fractA_q_reg[49]' is a constant and will be removed. (OPT-1206)
Information: The register 'fractA_q2_reg[49]' is a constant and will be removed. (OPT-1206)
Information: The register 'fractA_q_reg[50]' is a constant and will be removed. (OPT-1206)
Information: The register 'fractA_q2_reg[50]' is a constant and will be removed. (OPT-1206)
Information: The register 'fractA_q_reg[104]' is a constant and will be removed. (OPT-1206)
Information: The register 'fractA_q2_reg[104]' is a constant and will be removed. (OPT-1206)
Information: The register 'fractR_q_reg[104]' is a constant and will be removed. (OPT-1206)
Information: In design 'fpadd', the register 'ied_q_reg[12]' is removed because it is merged to 'ied_q_reg[11]'. (OPT-1215)
Information: In design 'fpadd', the register 'ied_q_reg[13]' is removed because it is merged to 'ied_q_reg[11]'. (OPT-1215)
Information: In design 'fpadd', the register 'ied_q_reg[14]' is removed because it is merged to 'ied_q_reg[11]'. (OPT-1215)
Information: In design 'fpadd', the register 'ied_q_reg[15]' is removed because it is merged to 'ied_q_reg[11]'. (OPT-1215)
Information: In design 'fpadd', the register 'ied_q_reg[16]' is removed because it is merged to 'ied_q_reg[11]'. (OPT-1215)
Information: In design 'fpadd', the register 'ied_q_reg[17]' is removed because it is merged to 'ied_q_reg[11]'. (OPT-1215)
Information: In design 'fpadd', the register 'ied_q_reg[18]' is removed because it is merged to 'ied_q_reg[11]'. (OPT-1215)
Information: In design 'fpadd', the register 'ied_q_reg[19]' is removed because it is merged to 'ied_q_reg[11]'. (OPT-1215)
Information: In design 'fpadd', the register 'ied_q_reg[20]' is removed because it is merged to 'ied_q_reg[11]'. (OPT-1215)
Information: In design 'fpadd', the register 'ied_q_reg[21]' is removed because it is merged to 'ied_q_reg[11]'. (OPT-1215)
Information: In design 'fpadd', the register 'ied_q_reg[22]' is removed because it is merged to 'ied_q_reg[11]'. (OPT-1215)
Information: In design 'fpadd', the register 'ied_q_reg[23]' is removed because it is merged to 'ied_q_reg[11]'. (OPT-1215)
Information: In design 'fpadd', the register 'ied_q_reg[24]' is removed because it is merged to 'ied_q_reg[11]'. (OPT-1215)
Information: In design 'fpadd', the register 'ied_q_reg[25]' is removed because it is merged to 'ied_q_reg[11]'. (OPT-1215)
Information: In design 'fpadd', the register 'ied_q_reg[26]' is removed because it is merged to 'ied_q_reg[11]'. (OPT-1215)
Information: In design 'fpadd', the register 'ied_q_reg[27]' is removed because it is merged to 'ied_q_reg[11]'. (OPT-1215)
Information: In design 'fpadd', the register 'ied_q_reg[28]' is removed because it is merged to 'ied_q_reg[11]'. (OPT-1215)
Information: In design 'fpadd', the register 'ied_q_reg[29]' is removed because it is merged to 'ied_q_reg[11]'. (OPT-1215)
Information: In design 'fpadd', the register 'ied_q_reg[30]' is removed because it is merged to 'ied_q_reg[11]'. (OPT-1215)
Information: In design 'fpadd', the register 'ied_q_reg[31]' is removed because it is merged to 'ied_q_reg[11]'. (OPT-1215)
Information: In design 'fpadd', the register 'ied_q2_reg[12]' is removed because it is merged to 'ied_q2_reg[11]'. (OPT-1215)
Information: In design 'fpadd', the register 'ied_q2_reg[13]' is removed because it is merged to 'ied_q2_reg[11]'. (OPT-1215)
Information: In design 'fpadd', the register 'ied_q2_reg[14]' is removed because it is merged to 'ied_q2_reg[11]'. (OPT-1215)
Information: In design 'fpadd', the register 'ied_q2_reg[15]' is removed because it is merged to 'ied_q2_reg[11]'. (OPT-1215)
Information: In design 'fpadd', the register 'ied_q2_reg[16]' is removed because it is merged to 'ied_q2_reg[11]'. (OPT-1215)
Information: In design 'fpadd', the register 'ied_q2_reg[17]' is removed because it is merged to 'ied_q2_reg[11]'. (OPT-1215)
Information: In design 'fpadd', the register 'ied_q2_reg[18]' is removed because it is merged to 'ied_q2_reg[11]'. (OPT-1215)
Information: In design 'fpadd', the register 'ied_q2_reg[19]' is removed because it is merged to 'ied_q2_reg[11]'. (OPT-1215)
Information: In design 'fpadd', the register 'ied_q2_reg[20]' is removed because it is merged to 'ied_q2_reg[11]'. (OPT-1215)
Information: In design 'fpadd', the register 'ied_q2_reg[21]' is removed because it is merged to 'ied_q2_reg[11]'. (OPT-1215)
Information: In design 'fpadd', the register 'ied_q2_reg[22]' is removed because it is merged to 'ied_q2_reg[11]'. (OPT-1215)
Information: In design 'fpadd', the register 'ied_q2_reg[23]' is removed because it is merged to 'ied_q2_reg[11]'. (OPT-1215)
Information: In design 'fpadd', the register 'ied_q2_reg[24]' is removed because it is merged to 'ied_q2_reg[11]'. (OPT-1215)
Information: In design 'fpadd', the register 'ied_q2_reg[25]' is removed because it is merged to 'ied_q2_reg[11]'. (OPT-1215)
Information: In design 'fpadd', the register 'ied_q2_reg[26]' is removed because it is merged to 'ied_q2_reg[11]'. (OPT-1215)
Information: In design 'fpadd', the register 'ied_q2_reg[27]' is removed because it is merged to 'ied_q2_reg[11]'. (OPT-1215)
Information: In design 'fpadd', the register 'ied_q2_reg[28]' is removed because it is merged to 'ied_q2_reg[11]'. (OPT-1215)
Information: In design 'fpadd', the register 'ied_q2_reg[29]' is removed because it is merged to 'ied_q2_reg[11]'. (OPT-1215)
Information: In design 'fpadd', the register 'ied_q2_reg[30]' is removed because it is merged to 'ied_q2_reg[11]'. (OPT-1215)
Information: In design 'fpadd', the register 'ied_q2_reg[31]' is removed because it is merged to 'ied_q2_reg[11]'. (OPT-1215)
Information: In design 'fpadd', the register 'ied_q3_reg[12]' is removed because it is merged to 'ied_q3_reg[11]'. (OPT-1215)
Information: In design 'fpadd', the register 'ied_q3_reg[13]' is removed because it is merged to 'ied_q3_reg[11]'. (OPT-1215)
Information: In design 'fpadd', the register 'ied_q3_reg[14]' is removed because it is merged to 'ied_q3_reg[11]'. (OPT-1215)
Information: In design 'fpadd', the register 'ied_q3_reg[15]' is removed because it is merged to 'ied_q3_reg[11]'. (OPT-1215)
Information: In design 'fpadd', the register 'ied_q3_reg[16]' is removed because it is merged to 'ied_q3_reg[11]'. (OPT-1215)
Information: In design 'fpadd', the register 'ied_q3_reg[17]' is removed because it is merged to 'ied_q3_reg[11]'. (OPT-1215)
Information: In design 'fpadd', the register 'ied_q3_reg[18]' is removed because it is merged to 'ied_q3_reg[11]'. (OPT-1215)
Information: In design 'fpadd', the register 'ied_q3_reg[19]' is removed because it is merged to 'ied_q3_reg[11]'. (OPT-1215)
Information: In design 'fpadd', the register 'ied_q3_reg[20]' is removed because it is merged to 'ied_q3_reg[11]'. (OPT-1215)
Information: In design 'fpadd', the register 'ied_q3_reg[21]' is removed because it is merged to 'ied_q3_reg[11]'. (OPT-1215)
Information: In design 'fpadd', the register 'ied_q3_reg[22]' is removed because it is merged to 'ied_q3_reg[11]'. (OPT-1215)
Information: In design 'fpadd', the register 'ied_q3_reg[23]' is removed because it is merged to 'ied_q3_reg[11]'. (OPT-1215)
Information: In design 'fpadd', the register 'ied_q3_reg[24]' is removed because it is merged to 'ied_q3_reg[11]'. (OPT-1215)
Information: In design 'fpadd', the register 'ied_q3_reg[25]' is removed because it is merged to 'ied_q3_reg[11]'. (OPT-1215)
Information: In design 'fpadd', the register 'ied_q3_reg[26]' is removed because it is merged to 'ied_q3_reg[11]'. (OPT-1215)
Information: In design 'fpadd', the register 'ied_q3_reg[27]' is removed because it is merged to 'ied_q3_reg[11]'. (OPT-1215)
Information: In design 'fpadd', the register 'ied_q3_reg[28]' is removed because it is merged to 'ied_q3_reg[11]'. (OPT-1215)
Information: In design 'fpadd', the register 'ied_q3_reg[29]' is removed because it is merged to 'ied_q3_reg[11]'. (OPT-1215)
Information: In design 'fpadd', the register 'ied_q3_reg[30]' is removed because it is merged to 'ied_q3_reg[11]'. (OPT-1215)
Information: In design 'fpadd', the register 'ied_q3_reg[31]' is removed because it is merged to 'ied_q3_reg[11]'. (OPT-1215)
Information: In design 'fpadd', the register 'ied_2_q_reg[12]' is removed because it is merged to 'ied_2_q_reg[11]'. (OPT-1215)
Information: In design 'fpadd', the register 'ied_2_q_reg[13]' is removed because it is merged to 'ied_2_q_reg[11]'. (OPT-1215)
Information: In design 'fpadd', the register 'ied_2_q_reg[14]' is removed because it is merged to 'ied_2_q_reg[11]'. (OPT-1215)
Information: In design 'fpadd', the register 'ied_2_q_reg[15]' is removed because it is merged to 'ied_2_q_reg[11]'. (OPT-1215)
Information: In design 'fpadd', the register 'ied_2_q_reg[16]' is removed because it is merged to 'ied_2_q_reg[11]'. (OPT-1215)
Information: In design 'fpadd', the register 'ied_2_q_reg[17]' is removed because it is merged to 'ied_2_q_reg[11]'. (OPT-1215)
Information: In design 'fpadd', the register 'ied_2_q_reg[18]' is removed because it is merged to 'ied_2_q_reg[11]'. (OPT-1215)
Information: In design 'fpadd', the register 'ied_2_q_reg[19]' is removed because it is merged to 'ied_2_q_reg[11]'. (OPT-1215)
Information: In design 'fpadd', the register 'ied_2_q_reg[20]' is removed because it is merged to 'ied_2_q_reg[11]'. (OPT-1215)
Information: In design 'fpadd', the register 'ied_2_q_reg[21]' is removed because it is merged to 'ied_2_q_reg[11]'. (OPT-1215)
Information: In design 'fpadd', the register 'ied_2_q_reg[22]' is removed because it is merged to 'ied_2_q_reg[11]'. (OPT-1215)
Information: In design 'fpadd', the register 'ied_2_q_reg[23]' is removed because it is merged to 'ied_2_q_reg[11]'. (OPT-1215)
Information: In design 'fpadd', the register 'ied_2_q_reg[24]' is removed because it is merged to 'ied_2_q_reg[11]'. (OPT-1215)
Information: In design 'fpadd', the register 'ied_2_q_reg[25]' is removed because it is merged to 'ied_2_q_reg[11]'. (OPT-1215)
Information: In design 'fpadd', the register 'ied_2_q_reg[26]' is removed because it is merged to 'ied_2_q_reg[11]'. (OPT-1215)
Information: In design 'fpadd', the register 'ied_2_q_reg[27]' is removed because it is merged to 'ied_2_q_reg[11]'. (OPT-1215)
Information: In design 'fpadd', the register 'ied_2_q_reg[28]' is removed because it is merged to 'ied_2_q_reg[11]'. (OPT-1215)
Information: In design 'fpadd', the register 'ied_2_q_reg[29]' is removed because it is merged to 'ied_2_q_reg[11]'. (OPT-1215)
Information: In design 'fpadd', the register 'ied_2_q_reg[30]' is removed because it is merged to 'ied_2_q_reg[11]'. (OPT-1215)
Information: In design 'fpadd', the register 'ied_2_q_reg[31]' is removed because it is merged to 'ied_2_q_reg[11]'. (OPT-1215)
 Implement Synthetic for 'fpadd'.
Information: Added key list 'DesignWare' to design 'fpadd'. (DDB-72)

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                             MIN DELAY
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            COST   
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:33   16917.5      0.11      10.9       0.0                                0.00
    0:00:33   16917.5      0.11      10.9       0.0                                0.00
    0:00:33   16917.5      0.11      10.9       0.0                                0.00
    0:00:33   16918.0      0.11      10.9       0.0                                0.00
  Re-synthesis Optimization (Phase 1)
  Re-synthesis Optimization (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
    0:00:40   10654.0      0.00       0.0    7507.5                                0.00



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                             MIN DELAY
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            COST   
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:40   10654.0      0.00       0.0    7507.5                                0.00
    0:00:40   10654.0      0.00       0.0    7507.5                                0.00
    0:00:40   10654.0      0.00       0.0    7507.5                                0.00
    0:00:40   10654.0      0.00       0.0    7507.5                                0.00
    0:00:40   10654.0      0.00       0.0    7507.5                                0.00
    0:00:40   10654.0      0.00       0.0    7507.5                                0.00
    0:00:40   10654.0      0.00       0.0    7507.5                                0.00
    0:00:40   10654.0      0.00       0.0    7507.5                                0.00
    0:00:40   10654.0      0.00       0.0    7507.5                                0.00
    0:00:40   10654.0      0.00       0.0    7507.5                                0.00
    0:00:40   10654.0      0.00       0.0    7507.5                                0.00

  Beginning Delay Optimization
  ----------------------------
    0:00:40   10654.0      0.00       0.0    7507.5                                0.00
    0:00:40   10654.0      0.00       0.0    7507.5                                0.00
    0:00:40   10654.0      0.00       0.0    7507.5                                0.00
    0:00:40   10654.0      0.00       0.0    7507.5                                0.00
    0:00:40   10654.0      0.00       0.0    7507.5                                0.00
    0:00:40   10654.0      0.00       0.0    7507.5                                0.00
    0:00:40   10654.0      0.00       0.0    7507.5                                0.00
    0:00:40   10654.0      0.00       0.0    7507.5                                0.00


  Beginning Design Rule Fixing  (min_path)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                             MIN DELAY
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            COST   
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:41   10654.0      0.00       0.0    7507.5                              -46.49
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
    0:00:42   11252.0      0.00       0.0       0.0 fractA_2_q_reg[58]/D          -2.92
    0:00:43   11296.5      0.16       9.2       0.0                                0.00
    0:00:44   10832.5      0.03       0.3       0.0                              -23.26
    0:00:44   10832.5      0.03       0.3       0.0                              -23.26
Loaded alib file './alib-52/tc240c.db_NOMIN25.alib'
    0:00:45   10839.5      0.00       0.0       0.0                              -23.26
    0:00:45   10839.5      0.00       0.0       0.0                              -23.26
    0:00:46   11239.5      0.00       0.0       0.0                                0.00

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                             MIN DELAY
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            COST   
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:46   11239.5      0.00       0.0       0.0                                0.00
    0:00:47   11186.5      0.00       0.0       0.0                              -13.49
Information: The register 'ied_q_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'ied_q2_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'ied_q3_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'ied_2_q_reg[11]' is a constant and will be removed. (OPT-1206)
    0:00:48   11157.0      0.00       0.0       0.0                              -13.49


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                             MIN DELAY
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            COST   
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:48   11157.0      0.00       0.0       0.0                              -13.49
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
  Global Optimization (Phase 48)
  Global Optimization (Phase 49)
  Global Optimization (Phase 50)
  Global Optimization (Phase 51)
  Global Optimization (Phase 52)
  Global Optimization (Phase 53)
  Global Optimization (Phase 54)
  Global Optimization (Phase 55)
  Global Optimization (Phase 56)
  Global Optimization (Phase 57)
    0:00:52   10285.0      0.00       0.0       0.0                              -41.12
    0:00:52   10285.0      0.00       0.0       0.0                              -41.12
    0:00:54   10816.5      0.00       0.0       0.0 fractA_2_q_reg[56]/D          -2.67
    0:00:54   10844.0      0.00       0.0       0.0                               -0.70
    0:00:54   10844.0      0.00       0.0       0.0                               -0.70
    0:00:54   10844.0      0.00       0.0       0.0                               -0.70
    0:00:54   10844.0      0.00       0.0       0.0                               -0.70
    0:00:54   10844.0      0.00       0.0       0.0                               -0.70
    0:00:54   10844.0      0.00       0.0       0.0                               -0.70
    0:00:54   10844.0      0.00       0.0       0.0                               -0.70
    0:00:54   10844.0      0.00       0.0       0.0                               -0.70
    0:00:54   10844.0      0.00       0.0       0.0                               -0.70
    0:00:54   10844.0      0.00       0.0       0.0                               -0.70
    0:00:54   10844.0      0.00       0.0       0.0                               -0.70
    0:00:54   10844.0      0.00       0.0       0.0                               -0.70
    0:00:54   10844.0      0.00       0.0       0.0                               -0.70
    0:00:54   10844.0      0.00       0.0       0.0                               -0.70
    0:00:54   10844.0      0.00       0.0       0.0                               -0.70
    0:00:54   10844.0      0.00       0.0       0.0                               -0.70
    0:00:54   10844.0      0.00       0.0       0.0                               -0.70
    0:00:54   10844.0      0.00       0.0       0.0                               -0.70
Loading db file '/apps/toshiba/sjsu/synopsys/tc240c/tc240c.db_NOMIN25'

  Optimization Complete
  ---------------------
1
create_clock clk -name clk -period 4.54545454545
1
update_timing
Information: Updating design information... (UID-85)
1
report_timing -max_paths 5
Warning: There are infeasible paths detected in your design that were ignored during optimization. Please run 'report_timing -attributes' and/or 'create_qor_snapshot/query_qor_snapshot -infeasible_paths' to identify these paths.  (OPT-1721)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 5
Design : fpadd
Version: I-2013.12-SP5
Date   : Wed Apr 20 15:10:11 2016
****************************************

Operating Conditions: NOMIN25   Library: tc240c
Wire Load Model Mode: top

  Startpoint: fractR_q2_reg[79]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fractR_q_reg[63]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  fractR_q2_reg[79]/CP (CFD2QX1)           0.00       0.00 r
  fractR_q2_reg[79]/Q (CFD2QX1)            0.29       0.29 f
  U3893/Z (CNR2X2)                         0.07       0.37 r
  U3419/Z (CAN4X1)                         0.22       0.58 r
  U3898/Z (CND4X2)                         0.16       0.74 f
  U3986/Z (CIVX2)                          0.08       0.83 r
  U3399/Z (CNR2X2)                         0.07       0.90 f
  U3998/Z0 (CIVDX1)                        0.04       0.94 r
  U4140/Z0 (CIVDXL)                        0.13       1.06 f
  U3400/Z (CIVX3)                          0.15       1.21 r
  U3214/Z (COND3X1)                        0.17       1.39 f
  U4141/Z (CND3XL)                         0.10       1.49 r
  U4144/Z (CND3X1)                         0.13       1.62 f
  U4145/Z (CND3XL)                         0.10       1.71 r
  U4147/Z (CND3X1)                         0.13       1.84 f
  U4148/Z (CNR2IX2)                        0.12       1.96 r
  U2783/Z (COR2X1)                         0.16       2.13 r
  U2795/Z (CIVX2)                          0.27       2.40 f
  U4804/Z (CANR2XL)                        0.17       2.57 r
  U2982/Z (CND4X1)                         0.14       2.71 f
  fractR_q_reg[63]/D (CFD2QXL)             0.00       2.71 f
  data arrival time                                   2.71

  clock clk (rise edge)                    4.55       4.55
  clock network delay (ideal)              0.00       4.55
  clock uncertainty                       -0.25       4.30
  fractR_q_reg[63]/CP (CFD2QXL)            0.00       4.30 r
  library setup time                      -0.22       4.08
  data required time                                  4.08
  -----------------------------------------------------------
  data required time                                  4.08
  data arrival time                                  -2.71
  -----------------------------------------------------------
  slack (MET)                                         1.36


  Startpoint: sign_cmp_q2_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fractR_q2_reg[80]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  sign_cmp_q2_reg/CP (CFD4QX4)             0.00       0.00 r
  sign_cmp_q2_reg/Q (CFD4QX4)              0.33       0.33 r
  U3412/Z (CNIVX4)                         0.41       0.74 r
  U4199/Z (CEOXL)                          0.40       1.14 r
  U4200/Z (CND2X1)                         0.13       1.27 f
  U4201/Z (CNR2X1)                         0.09       1.36 r
  U4202/Z (CND2X1)                         0.09       1.45 f
  U4218/Z (CNR2X1)                         0.08       1.53 r
  U4249/Z (CND2X1)                         0.12       1.66 f
  U3402/Z (COND1X2)                        0.13       1.78 r
  U2830/Z (CANR1XL)                        0.18       1.96 f
  U5163/Z (CIVX2)                          0.07       2.03 r
  U2856/Z (CIVX1)                          0.05       2.08 f
  U2857/Z (COAN1X1)                        0.18       2.26 f
  U2917/Z (CIVX1)                          0.04       2.30 r
  U2918/Z (CAOR1X1)                        0.14       2.44 r
  U3373/Z (CND2X1)                         0.07       2.51 f
  U3374/Z (CND2X1)                         0.06       2.58 r
  U3376/Z (CENX1)                          0.15       2.73 r
  fractR_q2_reg[80]/D (CFD2QX1)            0.00       2.73 r
  data arrival time                                   2.73

  clock clk (rise edge)                    4.55       4.55
  clock network delay (ideal)              0.00       4.55
  clock uncertainty                       -0.25       4.30
  fractR_q2_reg[80]/CP (CFD2QX1)           0.00       4.30 r
  library setup time                      -0.21       4.09
  data required time                                  4.09
  -----------------------------------------------------------
  data required time                                  4.09
  data arrival time                                  -2.73
  -----------------------------------------------------------
  slack (MET)                                         1.36


  Startpoint: sign_cmp_q2_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fractR_q2_reg[104]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  sign_cmp_q2_reg/CP (CFD4QX4)             0.00       0.00 r
  sign_cmp_q2_reg/Q (CFD4QX4)              0.33       0.33 r
  U3411/Z (CNIVX4)                         0.39       0.72 r
  U4372/Z (CEOX1)                          0.15       0.87 f
  U4373/Z (CNR2X1)                         0.11       0.98 r
  U4452/Z (COND1XL)                        0.09       1.07 f
  U4453/Z (CANR1XL)                        0.18       1.25 r
  U4461/Z (COND1XL)                        0.16       1.41 f
  U4477/Z (CANR1X1)                        0.11       1.52 r
  U4478/Z (CND2X1)                         0.11       1.62 f
  U3401/Z (CANR1X2)                        0.13       1.76 r
  U4503/Z (COND1X1)                        0.10       1.86 f
  U4506/Z (CAOR1X1)                        0.17       2.03 f
  U5768/CO (CFA1X1)                        0.25       2.28 f
  U5725/CO (CFA1X1)                        0.23       2.50 f
  U4509/Z (CEOXL)                          0.20       2.70 f
  fractR_q2_reg[104]/D (CFD2QX1)           0.00       2.70 f
  data arrival time                                   2.70

  clock clk (rise edge)                    4.55       4.55
  clock network delay (ideal)              0.00       4.55
  clock uncertainty                       -0.25       4.30
  fractR_q2_reg[104]/CP (CFD2QX1)          0.00       4.30 r
  library setup time                      -0.23       4.07
  data required time                                  4.07
  -----------------------------------------------------------
  data required time                                  4.07
  data arrival time                                  -2.70
  -----------------------------------------------------------
  slack (MET)                                         1.36


  Startpoint: b[59] (input port clocked by clk)
  Endpoint: ied_q_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.60       0.60 r
  b[59] (in)                               0.05       0.65 r
  U3675/Z (CIVX2)                          0.08       0.72 f
  U3676/Z (CNR2X2)                         0.07       0.80 r
  U3862/Z (COND1X1)                        0.08       0.87 f
  U3863/Z (CANR1X1)                        0.11       0.99 r
  U3869/Z (COND1XL)                        0.11       1.09 f
  U3870/Z (CANR1X1)                        0.13       1.22 r
  U3871/Z (COND1X1)                        0.13       1.35 f
  U3427/Z (CANR1X2)                        0.13       1.47 r
  U3415/Z (CIVX2)                          0.14       1.61 f
  U3416/Z (CIVX4)                          0.13       1.74 r
  U4944/Z (COND1XL)                        0.18       1.92 f
  U4946/Z (CNR2X1)                         0.11       2.04 r
  U4949/Z (COND1X1)                        0.10       2.13 f
  U4950/Z (CND2X1)                         0.07       2.21 r
  U4952/Z (CND3X2)                         0.12       2.32 f
  U4977/Z (CND2X2)                         0.05       2.38 r
  U3421/Z (CND2X2)                         0.08       2.46 f
  U6550/Z (CANR1X1)                        0.10       2.56 r
  U6551/Z (CENX1)                          0.16       2.71 r
  ied_q_reg[9]/D (CFD2QXL)                 0.00       2.71 r
  data arrival time                                   2.71

  clock clk (rise edge)                    4.55       4.55
  clock network delay (ideal)              0.00       4.55
  clock uncertainty                       -0.25       4.30
  ied_q_reg[9]/CP (CFD2QXL)                0.00       4.30 r
  library setup time                      -0.22       4.08
  data required time                                  4.08
  -----------------------------------------------------------
  data required time                                  4.08
  data arrival time                                  -2.71
  -----------------------------------------------------------
  slack (MET)                                         1.36


  Startpoint: b[59] (input port clocked by clk)
  Endpoint: ied_q_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.60       0.60 r
  b[59] (in)                               0.05       0.65 r
  U3675/Z (CIVX2)                          0.08       0.72 f
  U3676/Z (CNR2X2)                         0.07       0.80 r
  U3862/Z (COND1X1)                        0.08       0.87 f
  U3863/Z (CANR1X1)                        0.11       0.99 r
  U3869/Z (COND1XL)                        0.11       1.09 f
  U3870/Z (CANR1X1)                        0.13       1.22 r
  U3871/Z (COND1X1)                        0.13       1.35 f
  U3427/Z (CANR1X2)                        0.13       1.47 r
  U3415/Z (CIVX2)                          0.14       1.61 f
  U3416/Z (CIVX4)                          0.13       1.74 r
  U3392/Z (CMXI2X1)                        0.17       1.92 r
  U3039/Z (CND2IX1)                        0.13       2.05 r
  U4958/Z (CIVX1)                          0.06       2.11 f
  U2733/Z (CNR2X1)                         0.10       2.20 r
  U4976/Z (CAN2X1)                         0.15       2.36 r
  U4977/Z (CND2X2)                         0.07       2.42 f
  U3421/Z (CND2X2)                         0.06       2.49 r
  U6548/Z (CANR1X2)                        0.09       2.57 f
  U3422/Z (CEOX2)                          0.14       2.71 f
  ied_q_reg[10]/D (CFD2QXL)                0.00       2.71 f
  data arrival time                                   2.71

  clock clk (rise edge)                    4.55       4.55
  clock network delay (ideal)              0.00       4.55
  clock uncertainty                       -0.25       4.30
  ied_q_reg[10]/CP (CFD2QXL)               0.00       4.30 r
  library setup time                      -0.22       4.08
  data required time                                  4.08
  -----------------------------------------------------------
  data required time                                  4.08
  data arrival time                                  -2.71
  -----------------------------------------------------------
  slack (MET)                                         1.37


1
read_verilog sqrtln.v
Loading verilog file '/home/go/gond4288/287_project/randist_final/sqrtln.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/go/gond4288/287_project/randist_final/sqrtln.v

Statistics for case statements in always block at line 60 in file
	'/home/go/gond4288/287_project/randist_final/sqrtln.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            62            |    auto/auto     |
|           449            |    auto/auto     |
|           836            |    auto/auto     |
|           1223           |    auto/auto     |
|           1610           |    auto/auto     |
|           1997           |    auto/auto     |
|           2384           |    auto/auto     |
|           2771           |    auto/auto     |
|           3157           |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine sqrtln line 38 in file
		'/home/go/gond4288/287_project/randist_final/sqrtln.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       D_q_reg       | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|    pushout_a_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       A_q_reg       | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|       B_q_reg       | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|       C_q_reg       | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/go/gond4288/287_project/randist_final/sqrtln.db:sqrtln'
Loaded 1 design.
Current design is 'sqrtln'.
sqrtln
create_clock clk -name clk -period 3.40909090909
1
set_propagated_clock clk
Information: set_input_delay values are added to the propagated clock skew. (TIM-113)
1
set_clock_uncertainty 0.25 clk
1
set_propagated_clock clk
Information: set_input_delay values are added to the propagated clock skew. (TIM-113)
1
set_output_delay 0.5 -clock clk [all_outputs]
1
set all_inputs_wo_rst_clk [remove_from_collection [remove_from_collection [all_inputs] [get_port clk]] [get_port rst]]
{vin[8] vin[7] vin[6] vin[5] vin[4] vin[3] vin[2] vin[1] vin[0] pushin}
set_driving_cell -lib_cell CND2X1 $all_inputs_wo_rst_clk
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
1
set_input_delay 0.6 -clock clk $all_inputs_wo_rst_clk
1
set_output_delay 0.6 -clock clk [all_outputs]
1
set_fix_hold [ get_clocks clk ]
1
set_output_delay 0.3 -clock clk [all_outputs]
1
create_clock clk -name clk -period 3.18181818182
1
compile_ultra
Alib files are up-to-date.
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'sqrtln'
Information: The register 'D_q_reg[63]' is a constant and will be removed. (OPT-1206)

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                             MIN DELAY
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            COST   
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:02:14   31727.5      0.82      87.3       0.0                                0.00
    0:02:14   31727.5      0.82      87.3       0.0                                0.00
    0:02:14   31727.5      0.82      87.3       0.0                                0.00
    0:02:14   31726.0      0.79      87.2       0.0                                0.00
  Re-synthesis Optimization (Phase 1)
  Re-synthesis Optimization (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                             MIN DELAY
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            COST   
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:02:32   19821.5      0.04       1.8     454.4                                0.00
    0:02:33   19903.5      0.00       0.0     454.4                                0.00
    0:02:33   19903.5      0.00       0.0     454.4                                0.00
    0:02:33   19903.5      0.00       0.0     454.4                                0.00
    0:02:33   19903.5      0.00       0.0     454.4                                0.00
    0:02:33   19903.5      0.00       0.0     454.4                                0.00
    0:02:33   19903.5      0.00       0.0     454.4                                0.00
    0:02:33   19903.5      0.00       0.0     454.4                                0.00
    0:02:33   19903.5      0.00       0.0     454.4                                0.00
    0:02:33   19903.5      0.00       0.0     454.4                                0.00
    0:02:33   19903.5      0.00       0.0     454.4                                0.00

  Beginning Delay Optimization
  ----------------------------
    0:02:33   19903.5      0.00       0.0     454.4                                0.00
    0:02:33   19903.5      0.00       0.0     454.4                                0.00
    0:02:33   19903.5      0.00       0.0     454.4                                0.00
    0:02:33   19903.5      0.00       0.0     454.4                                0.00
    0:02:33   19903.5      0.00       0.0     454.4                                0.00
    0:02:33   19903.5      0.00       0.0     454.4                                0.00
    0:02:33   19903.5      0.00       0.0     454.4                                0.00
    0:02:33   19903.5      0.00       0.0     454.4                                0.00


  Beginning Design Rule Fixing  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                             MIN DELAY
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            COST   
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:02:33   19903.5      0.00       0.0     454.4                                0.00
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
    0:02:34   19834.5      0.59      69.6       0.0                                0.00
    0:02:36   19118.5      0.25      11.8       0.0                                0.00
    0:02:36   19118.5      0.25      11.8       0.0                                0.00
Loaded alib file './alib-52/tc240c.db_NOMIN25.alib'
    0:02:45   19350.0      0.00       0.0       0.0                                0.00
    0:02:45   19350.0      0.00       0.0       0.0                                0.00

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                             MIN DELAY
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            COST   
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:02:45   19350.0      0.00       0.0       0.0                                0.00
    0:02:46   19350.0      0.00       0.0       0.0                                0.00


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                             MIN DELAY
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            COST   
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:02:47   19350.0      0.00       0.0       0.0                                0.00
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
  Global Optimization (Phase 48)
  Global Optimization (Phase 49)
  Global Optimization (Phase 50)
  Global Optimization (Phase 51)
  Global Optimization (Phase 52)
  Global Optimization (Phase 53)
  Global Optimization (Phase 54)
  Global Optimization (Phase 55)
  Global Optimization (Phase 56)
  Global Optimization (Phase 57)
  Global Optimization (Phase 58)
  Global Optimization (Phase 59)
  Global Optimization (Phase 60)
  Global Optimization (Phase 61)
  Global Optimization (Phase 62)
  Global Optimization (Phase 63)
  Global Optimization (Phase 64)
  Global Optimization (Phase 65)
  Global Optimization (Phase 66)
  Global Optimization (Phase 67)
    0:03:00   18736.0      0.00       0.0       0.0                                0.00
    0:03:00   18736.0      0.00       0.0       0.0                                0.00
    0:03:00   18736.0      0.00       0.0       0.0                                0.00
    0:03:00   18736.0      0.00       0.0       0.0                                0.00
    0:03:00   18736.0      0.00       0.0       0.0                                0.00
    0:03:00   18736.0      0.00       0.0       0.0                                0.00
    0:03:00   18736.0      0.00       0.0       0.0                                0.00
    0:03:00   18736.0      0.00       0.0       0.0                                0.00
    0:03:00   18736.0      0.00       0.0       0.0                                0.00
    0:03:00   18736.0      0.00       0.0       0.0                                0.00
    0:03:00   18736.0      0.00       0.0       0.0                                0.00
    0:03:00   18736.0      0.00       0.0       0.0                                0.00
    0:03:00   18736.0      0.00       0.0       0.0                                0.00
    0:03:00   18736.0      0.00       0.0       0.0                                0.00
    0:03:00   18736.0      0.00       0.0       0.0                                0.00
    0:03:00   18736.0      0.00       0.0       0.0                                0.00
    0:03:00   18736.0      0.00       0.0       0.0                                0.00
    0:03:00   18736.0      0.00       0.0       0.0                                0.00
    0:03:00   18736.0      0.00       0.0       0.0                                0.00
    0:03:00   18736.0      0.00       0.0       0.0                                0.00
Loading db file '/apps/toshiba/sjsu/synopsys/tc240c/tc240c.db_NOMIN25'

  Optimization Complete
  ---------------------
1
create_clock clk -name clk -period 4.54545454545
1
update_timing
Information: Updating design information... (UID-85)
1
report_timing -max_paths 5
Warning: There are infeasible paths detected in your design that were ignored during optimization. Please run 'report_timing -attributes' and/or 'create_qor_snapshot/query_qor_snapshot -infeasible_paths' to identify these paths.  (OPT-1721)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 5
Design : sqrtln
Version: I-2013.12-SP5
Date   : Wed Apr 20 15:13:17 2016
****************************************

Operating Conditions: NOMIN25   Library: tc240c
Wire Load Model Mode: top

  Startpoint: vin[0] (input port clocked by clk)
  Endpoint: C_q_reg[0] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.60       0.60 f
  vin[0] (in)                              0.02       0.62 f
  U8639/Z (CNIVX8)                         0.20       0.82 f
  U8640/Z (CIVX12)                         0.05       0.88 r
  U8874/Z (CNR2X4)                         0.07       0.95 f
  U8875/Z (CIVX8)                          0.05       0.99 r
  U8885/Z (CIVX4)                          0.06       1.05 f
  U8940/Z (CND2X1)                         0.09       1.14 r
  U8706/Z1 (CIVDX2)                        0.23       1.37 r
  U9251/Z (CND2X4)                         0.16       1.53 f
  U10592/Z (CIVX3)                         0.10       1.63 r
  U7776/Z (CND2X1)                         0.11       1.74 f
  U16087/Z (CNR4X1)                        0.19       1.92 r
  U16088/Z (CND4X1)                        0.17       2.09 f
  U16089/Z (CANR2X1)                       0.16       2.25 r
  U16090/Z (COND3X1)                       0.14       2.39 f
  U16091/Z (CANR3X1)                       0.18       2.57 r
  U16092/Z (COND3XL)                       0.14       2.71 f
  C_q_reg[0]/D (CFD2QXL)                   0.00       2.71 f
  data arrival time                                   2.71

  clock clk (rise edge)                    4.55       4.55
  clock network delay (ideal)              0.00       4.55
  clock uncertainty                       -0.25       4.30
  C_q_reg[0]/CP (CFD2QXL)                  0.00       4.30 r
  library setup time                      -0.22       4.08
  data required time                                  4.08
  -----------------------------------------------------------
  data required time                                  4.08
  data arrival time                                  -2.71
  -----------------------------------------------------------
  slack (MET)                                         1.36


  Startpoint: vin[0] (input port clocked by clk)
  Endpoint: D_q_reg[22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.60       0.60 f
  vin[0] (in)                              0.02       0.62 f
  U8639/Z (CNIVX8)                         0.20       0.82 f
  U8640/Z (CIVX12)                         0.05       0.88 r
  U8874/Z (CNR2X4)                         0.07       0.95 f
  U8875/Z (CIVX8)                          0.05       0.99 r
  U8885/Z (CIVX4)                          0.06       1.05 f
  U8641/Z (CND2X2)                         0.06       1.11 r
  U8688/Z (CNIVX2)                         0.21       1.32 r
  U9235/Z (CND2X1)                         0.23       1.55 f
  U9236/Z (CNR2X1)                         0.22       1.77 r
  U9237/Z (CIVX2)                          0.12       1.89 f
  U8675/Z (CNR3X1)                         0.09       1.98 r
  U15910/Z (CND4XL)                        0.14       2.12 f
  U15911/Z (CNR3XL)                        0.15       2.27 r
  U15912/Z (CND4XL)                        0.18       2.45 f
  U15926/Z (CANR3X1)                       0.13       2.58 r
  U15952/Z (CND4XL)                        0.14       2.71 f
  D_q_reg[22]/D (CFD2QXL)                  0.00       2.71 f
  data arrival time                                   2.71

  clock clk (rise edge)                    4.55       4.55
  clock network delay (ideal)              0.00       4.55
  clock uncertainty                       -0.25       4.30
  D_q_reg[22]/CP (CFD2QXL)                 0.00       4.30 r
  library setup time                      -0.22       4.07
  data required time                                  4.07
  -----------------------------------------------------------
  data required time                                  4.07
  data arrival time                                  -2.71
  -----------------------------------------------------------
  slack (MET)                                         1.36


  Startpoint: vin[7] (input port clocked by clk)
  Endpoint: B_q_reg[37]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.60       0.60 r
  vin[7] (in)                              0.11       0.71 r
  U8990/Z (CNR2X1)                         0.13       0.84 f
  U8719/Z (CND2X1)                         0.47       1.31 r
  U8710/Z0 (CIVDX2)                        0.64       1.95 f
  U16339/Z (COND1XL)                       0.12       2.07 r
  U16347/Z (CND2XL)                        0.08       2.15 f
  U16348/Z (CANR1XL)                       0.13       2.28 r
  U16352/Z (CND2XL)                        0.11       2.39 f
  U8645/Z (CANR3X1)                        0.18       2.57 r
  U16358/Z (COND3XL)                       0.14       2.71 f
  B_q_reg[37]/D (CFD2QXL)                  0.00       2.71 f
  data arrival time                                   2.71

  clock clk (rise edge)                    4.55       4.55
  clock network delay (ideal)              0.00       4.55
  clock uncertainty                       -0.25       4.30
  B_q_reg[37]/CP (CFD2QXL)                 0.00       4.30 r
  library setup time                      -0.22       4.08
  data required time                                  4.08
  -----------------------------------------------------------
  data required time                                  4.08
  data arrival time                                  -2.71
  -----------------------------------------------------------
  slack (MET)                                         1.36


  Startpoint: vin[1] (input port clocked by clk)
  Endpoint: C_q_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.60       0.60 r
  vin[1] (in)                              0.02       0.62 r
  U8761/Z (CNIVX8)                         0.19       0.81 r
  U8762/Z (CNR2X4)                         0.07       0.89 f
  U8632/Z (CNIVX20)                        0.18       1.06 f
  U8746/Z (CND2X2)                         0.07       1.13 r
  U9000/Z (CIVX2)                          0.05       1.18 f
  U9001/Z (CIVX2)                          0.07       1.24 r
  U9002/Z (CAN2X2)                         0.23       1.47 r
  U9003/Z (CIVX3)                          0.16       1.63 f
  U13309/Z (CNR2X1)                        0.15       1.77 r
  U13310/Z (CIVX1)                         0.12       1.90 f
  U18410/Z (CNR8X1)                        0.40       2.30 r
  U18414/Z (COND2XL)                       0.07       2.37 f
  U18415/Z (CANR3XL)                       0.22       2.59 r
  U18416/Z (CND3XL)                        0.12       2.71 f
  C_q_reg[14]/D (CFD2QXL)                  0.00       2.71 f
  data arrival time                                   2.71

  clock clk (rise edge)                    4.55       4.55
  clock network delay (ideal)              0.00       4.55
  clock uncertainty                       -0.25       4.30
  C_q_reg[14]/CP (CFD2QXL)                 0.00       4.30 r
  library setup time                      -0.22       4.08
  data required time                                  4.08
  -----------------------------------------------------------
  data required time                                  4.08
  data arrival time                                  -2.71
  -----------------------------------------------------------
  slack (MET)                                         1.36


  Startpoint: vin[1] (input port clocked by clk)
  Endpoint: C_q_reg[46]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.60       0.60 f
  vin[1] (in)                              0.02       0.62 f
  U8761/Z (CNIVX8)                         0.20       0.82 f
  U8769/Z (CND2X4)                         0.07       0.89 r
  U8720/Z0 (CIVDX1)                        0.12       1.01 f
  U8911/Z (CND2X1)                         0.17       1.18 r
  U9350/Z (CIVX2)                          0.12       1.30 f
  U9351/Z (CIVX3)                          0.14       1.44 r
  U9643/Z (CND2X1)                         0.26       1.71 f
  U10555/Z (CIVX2)                         0.09       1.79 r
  U11466/Z (CND2X1)                        0.10       1.89 f
  U18517/Z (CIVXL)                         0.05       1.94 r
  U18518/Z (CND4XL)                        0.12       2.06 f
  U18520/Z (COR4X1)                        0.33       2.39 f
  U18521/Z (CND2X1)                        0.05       2.44 r
  U18528/Z (CND8X1)                        0.27       2.72 f
  C_q_reg[46]/D (CFD2QXL)                  0.00       2.72 f
  data arrival time                                   2.72

  clock clk (rise edge)                    4.55       4.55
  clock network delay (ideal)              0.00       4.55
  clock uncertainty                       -0.25       4.30
  C_q_reg[46]/CP (CFD2QXL)                 0.00       4.30 r
  library setup time                      -0.22       4.08
  data required time                                  4.08
  -----------------------------------------------------------
  data required time                                  4.08
  data arrival time                                  -2.72
  -----------------------------------------------------------
  slack (MET)                                         1.36


1
read_verilog sin.v
Loading verilog file '/home/go/gond4288/287_project/randist_final/sin.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/go/gond4288/287_project/randist_final/sin.v

Statistics for case statements in always block at line 63 in file
	'/home/go/gond4288/287_project/randist_final/sin.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            65            |    auto/auto     |
|           388            |    auto/auto     |
|           711            |    auto/auto     |
|           1034           |    auto/auto     |
|           1357           |    auto/auto     |
|           1680           |    auto/auto     |
|           2003           |    auto/auto     |
|           2326           |    auto/auto     |
|           2649           |    auto/auto     |
|           2972           |    auto/auto     |
|           3295           |    auto/auto     |
|           3618           |    auto/auto     |
|           3941           |    auto/auto     |
|           4264           |    auto/auto     |
|           4587           |    auto/auto     |
|           4910           |    auto/auto     |
|           5232           |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine sin line 44 in file
		'/home/go/gond4288/287_project/randist_final/sin.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       C_q_reg       | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|    pushout_a_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       A_q_reg       | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|       B_q_reg       | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/go/gond4288/287_project/randist_final/sin.db:sin'
Loaded 1 design.
Current design is 'sin'.
sin
create_clock clk -name clk -period 3.40909090909
1
set_propagated_clock clk
Information: set_input_delay values are added to the propagated clock skew. (TIM-113)
1
set_clock_uncertainty 0.25 clk
1
set_propagated_clock clk
Information: set_input_delay values are added to the propagated clock skew. (TIM-113)
1
set_output_delay 0.5 -clock clk [all_outputs]
1
set all_inputs_wo_rst_clk [remove_from_collection [remove_from_collection [all_inputs] [get_port clk]] [get_port rst]]
{vin[9] vin[8] vin[7] vin[6] vin[5] vin[4] vin[3] vin[2] vin[1] vin[0] pushin}
set_driving_cell -lib_cell CND2X1 $all_inputs_wo_rst_clk
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
1
set_input_delay 0.6 -clock clk $all_inputs_wo_rst_clk
1
set_output_delay 0.6 -clock clk [all_outputs]
1
set_fix_hold [ get_clocks clk ]
1
set_output_delay 0.3 -clock clk [all_outputs]
1
create_clock clk -name clk -period 3.18181818182
1
compile_ultra
Alib files are up-to-date.
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'sin'
Information: The register 'B_q_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'A_q_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'A_q_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'A_q_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'A_q_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'A_q_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'A_q_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'A_q_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'A_q_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'A_q_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'A_q_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'A_q_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'A_q_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'A_q_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'A_q_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'A_q_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'A_q_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'A_q_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'C_q_reg[62]' is a constant and will be removed. (OPT-1206)

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                             MIN DELAY
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            COST   
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:02:10   25514.5      0.33      35.6       0.0                                0.00
    0:02:10   25514.5      0.33      35.6       0.0                                0.00
    0:02:10   25514.5      0.33      35.6       0.0                                0.00
    0:02:10   25512.5      0.33      35.6       0.0                                0.00
  Re-synthesis Optimization (Phase 1)
  Re-synthesis Optimization (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                             MIN DELAY
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            COST   
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:02:23   16716.5      0.15      11.6     437.8                                0.00
    0:02:26   16899.0      0.06       3.6     437.8                                0.00
    0:02:27   16973.5      0.02       0.8     437.8                                0.00
    0:02:28   17017.0      0.00       0.0     437.8                                0.00
    0:02:28   17017.0      0.00       0.0     437.8                                0.00
    0:02:28   17017.0      0.00       0.0     437.8                                0.00
    0:02:28   17017.0      0.00       0.0     437.8                                0.00
    0:02:28   17017.0      0.00       0.0     437.8                                0.00
    0:02:28   17017.0      0.00       0.0     437.8                                0.00
    0:02:28   17017.0      0.00       0.0     437.8                                0.00
    0:02:28   17017.0      0.00       0.0     437.8                                0.00
    0:02:28   17017.0      0.00       0.0     437.8                                0.00
    0:02:28   17017.0      0.00       0.0     437.8                                0.00

  Beginning Delay Optimization
  ----------------------------
    0:02:28   17017.0      0.00       0.0     437.8                                0.00
    0:02:28   17017.0      0.00       0.0     437.8                                0.00
    0:02:28   17017.0      0.00       0.0     437.8                                0.00
    0:02:28   17017.0      0.00       0.0     437.8                                0.00
    0:02:28   17017.0      0.00       0.0     437.8                                0.00
    0:02:28   17017.0      0.00       0.0     437.8                                0.00
    0:02:28   17017.0      0.00       0.0     437.8                                0.00
    0:02:28   17017.0      0.00       0.0     437.8                                0.00


  Beginning Design Rule Fixing  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                             MIN DELAY
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            COST   
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:02:28   17017.0      0.00       0.0     437.8                                0.00
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
    0:02:29   16962.5      0.59      39.9       0.0                                0.00
    0:02:31   16106.5      0.24      11.3       0.0                                0.00
    0:02:31   16106.5      0.24      11.3       0.0                                0.00
Loaded alib file './alib-52/tc240c.db_NOMIN25.alib'
    0:02:38   16429.5      0.01       0.3       0.0 A_q_reg[23]/D                  0.00
    0:02:39   16445.5      0.00       0.0       0.0                                0.00
    0:02:39   16445.5      0.00       0.0       0.0                                0.00

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                             MIN DELAY
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            COST   
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:02:39   16445.5      0.00       0.0       0.0                                0.00
    0:02:39   16445.5      0.00       0.0       0.0                                0.00


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                             MIN DELAY
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            COST   
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:02:41   16445.5      0.00       0.0       0.0                                0.00
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
  Global Optimization (Phase 48)
  Global Optimization (Phase 49)
  Global Optimization (Phase 50)
  Global Optimization (Phase 51)
  Global Optimization (Phase 52)
  Global Optimization (Phase 53)
  Global Optimization (Phase 54)
  Global Optimization (Phase 55)
  Global Optimization (Phase 56)
  Global Optimization (Phase 57)
  Global Optimization (Phase 58)
  Global Optimization (Phase 59)
  Global Optimization (Phase 60)
  Global Optimization (Phase 61)
  Global Optimization (Phase 62)
  Global Optimization (Phase 63)
  Global Optimization (Phase 64)
  Global Optimization (Phase 65)
  Global Optimization (Phase 66)
  Global Optimization (Phase 67)
  Global Optimization (Phase 68)
    0:02:54   15816.0      0.00       0.0       0.0                                0.00
    0:02:54   15816.0      0.00       0.0       0.0                                0.00
    0:02:54   15816.0      0.00       0.0       0.0                                0.00
    0:02:54   15816.0      0.00       0.0       0.0                                0.00
    0:02:54   15816.0      0.00       0.0       0.0                                0.00
    0:02:54   15816.0      0.00       0.0       0.0                                0.00
    0:02:54   15816.0      0.00       0.0       0.0                                0.00
    0:02:54   15816.0      0.00       0.0       0.0                                0.00
    0:02:54   15816.0      0.00       0.0       0.0                                0.00
    0:02:54   15816.0      0.00       0.0       0.0                                0.00
    0:02:54   15816.0      0.00       0.0       0.0                                0.00
    0:02:54   15816.0      0.00       0.0       0.0                                0.00
    0:02:54   15816.0      0.00       0.0       0.0                                0.00
    0:02:54   15816.0      0.00       0.0       0.0                                0.00
    0:02:54   15816.0      0.00       0.0       0.0                                0.00
    0:02:54   15816.0      0.00       0.0       0.0                                0.00
    0:02:54   15816.0      0.00       0.0       0.0                                0.00
    0:02:54   15816.0      0.00       0.0       0.0                                0.00
    0:02:54   15816.0      0.00       0.0       0.0                                0.00
    0:02:54   15816.0      0.00       0.0       0.0                                0.00
Loading db file '/apps/toshiba/sjsu/synopsys/tc240c/tc240c.db_NOMIN25'

  Optimization Complete
  ---------------------
1
create_clock clk -name clk -period 4.54545454545
1
update_timing
Information: Updating design information... (UID-85)
1
report_timing -max_paths 5
Warning: There are infeasible paths detected in your design that were ignored during optimization. Please run 'report_timing -attributes' and/or 'create_qor_snapshot/query_qor_snapshot -infeasible_paths' to identify these paths.  (OPT-1721)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 5
Design : sin
Version: I-2013.12-SP5
Date   : Wed Apr 20 15:16:16 2016
****************************************

Operating Conditions: NOMIN25   Library: tc240c
Wire Load Model Mode: top

  Startpoint: vin[3] (input port clocked by clk)
  Endpoint: B_q_reg[23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.60       0.60 f
  vin[3] (in)                              0.04       0.64 f
  U8037/Z (CNIVX1)                         0.12       0.76 f
  U8258/Z (CND2X1)                         0.08       0.84 r
  U8259/Z (CIVX2)                          0.07       0.91 f
  U8314/Z (CNR2IX2)                        0.18       1.08 f
  U8412/Z (CND2X1)                         0.07       1.16 r
  U8807/Z0 (CIVDX1)                        0.08       1.23 f
  U7150/Z (CNR2IX1)                        0.16       1.40 f
  U9940/Z (CIVX4)                          0.05       1.45 r
  U9941/Z (CND2X2)                         0.06       1.51 f
  U16650/Z (CNR3X1)                        0.12       1.63 r
  U16651/Z (CND4XL)                        0.16       1.80 f
  U16652/Z (COR2X1)                        0.16       1.96 f
  U16657/Z (COR4X1)                        0.24       2.20 f
  U16658/Z (CANR2X1)                       0.14       2.34 r
  U16662/Z (COND3X1)                       0.14       2.48 f
  U16663/Z (COR4X1)                        0.23       2.71 f
  B_q_reg[23]/D (CFD2QXL)                  0.00       2.71 f
  data arrival time                                   2.71

  clock clk (rise edge)                    4.55       4.55
  clock network delay (ideal)              0.00       4.55
  clock uncertainty                       -0.25       4.30
  B_q_reg[23]/CP (CFD2QXL)                 0.00       4.30 r
  library setup time                      -0.22       4.08
  data required time                                  4.08
  -----------------------------------------------------------
  data required time                                  4.08
  data arrival time                                  -2.71
  -----------------------------------------------------------
  slack (MET)                                         1.36


  Startpoint: vin[4] (input port clocked by clk)
  Endpoint: C_q_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.60       0.60 r
  vin[4] (in)                              0.07       0.67 r
  U8229/Z (CNR2X1)                         0.12       0.79 f
  U8322/Z (CNR2IX2)                        0.20       0.98 f
  U8767/Z (CIVX4)                          0.05       1.03 r
  U8768/Z (CND2IX1)                        0.12       1.15 r
  U8769/Z (CIVX2)                          0.11       1.27 f
  U8196/Z (CIVX3)                          0.13       1.40 r
  U9539/Z (CND2X1)                         0.19       1.58 f
  U9540/Z (CIVX3)                          0.08       1.66 r
  U10225/Z (CND2X1)                        0.13       1.80 f
  U14384/Z (CNR2X1)                        0.09       1.89 r
  U16530/Z (CND4XL)                        0.13       2.02 f
  U16531/Z (COND11XL)                      0.14       2.16 r
  U16535/Z (CAN3XL)                        0.19       2.35 r
  U16537/Z (COND3XL)                       0.13       2.48 f
  U16538/Z (COR4X1)                        0.23       2.71 f
  C_q_reg[26]/D (CFD2QXL)                  0.00       2.71 f
  data arrival time                                   2.71

  clock clk (rise edge)                    4.55       4.55
  clock network delay (ideal)              0.00       4.55
  clock uncertainty                       -0.25       4.30
  C_q_reg[26]/CP (CFD2QXL)                 0.00       4.30 r
  library setup time                      -0.22       4.08
  data required time                                  4.08
  -----------------------------------------------------------
  data required time                                  4.08
  data arrival time                                  -2.71
  -----------------------------------------------------------
  slack (MET)                                         1.36


  Startpoint: vin[4] (input port clocked by clk)
  Endpoint: B_q_reg[32]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.60       0.60 r
  vin[4] (in)                              0.07       0.67 r
  U8229/Z (CNR2X1)                         0.12       0.79 f
  U8322/Z (CNR2IX2)                        0.20       0.98 f
  U8525/Z (CND2X2)                         0.13       1.11 r
  U8043/Z0 (CIVDX2)                        0.11       1.23 f
  U8705/Z (CIVX2)                          0.14       1.36 r
  U9013/Z (CND2X1)                         0.13       1.49 f
  U9014/Z (CIVX2)                          0.05       1.55 r
  U14734/Z (CND2XL)                        0.10       1.65 f
  U14735/Z (CNR4X1)                        0.22       1.86 r
  U14736/Z (CND4XL)                        0.18       2.05 f
  U14737/Z (CNR4X1)                        0.20       2.25 r
  U14743/Z (COND2XL)                       0.14       2.39 f
  U14746/Z (CANR3X1)                       0.18       2.57 r
  U14771/Z (CND4XL)                        0.14       2.71 f
  B_q_reg[32]/D (CFD2QXL)                  0.00       2.71 f
  data arrival time                                   2.71

  clock clk (rise edge)                    4.55       4.55
  clock network delay (ideal)              0.00       4.55
  clock uncertainty                       -0.25       4.30
  B_q_reg[32]/CP (CFD2QXL)                 0.00       4.30 r
  library setup time                      -0.22       4.07
  data required time                                  4.07
  -----------------------------------------------------------
  data required time                                  4.07
  data arrival time                                  -2.71
  -----------------------------------------------------------
  slack (MET)                                         1.36


  Startpoint: vin[3] (input port clocked by clk)
  Endpoint: C_q_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.60       0.60 f
  vin[3] (in)                              0.04       0.64 f
  U8037/Z (CNIVX1)                         0.12       0.76 f
  U8258/Z (CND2X1)                         0.08       0.84 r
  U8259/Z (CIVX2)                          0.07       0.91 f
  U8260/Z (CNR2IX2)                        0.17       1.08 f
  U8496/Z (CND2X1)                         0.10       1.17 r
  U8497/Z (CIVX2)                          0.12       1.30 f
  U8498/Z (CIVX8)                          0.07       1.37 r
  U8662/Z (CND2IX2)                        0.16       1.53 f
  U9314/Z (CIVX2)                          0.11       1.64 r
  U12770/Z (CND2XL)                        0.12       1.76 f
  U14268/Z (CNR3XL)                        0.17       1.92 r
  U14269/Z (CANR11X1)                      0.14       2.06 f
  U14282/Z (COR4X1)                        0.33       2.39 f
  U7252/Z (CANR3X1)                        0.18       2.57 r
  U14288/Z (COND3XL)                       0.14       2.71 f
  C_q_reg[19]/D (CFD2QXL)                  0.00       2.71 f
  data arrival time                                   2.71

  clock clk (rise edge)                    4.55       4.55
  clock network delay (ideal)              0.00       4.55
  clock uncertainty                       -0.25       4.30
  C_q_reg[19]/CP (CFD2QXL)                 0.00       4.30 r
  library setup time                      -0.22       4.08
  data required time                                  4.08
  -----------------------------------------------------------
  data required time                                  4.08
  data arrival time                                  -2.71
  -----------------------------------------------------------
  slack (MET)                                         1.36


  Startpoint: vin[4] (input port clocked by clk)
  Endpoint: B_q_reg[50]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.60       0.60 r
  vin[4] (in)                              0.07       0.67 r
  U8246/Z (CIVX1)                          0.08       0.75 f
  U8247/Z (CND2X2)                         0.05       0.80 r
  U8292/Z (CNIVX4)                         0.11       0.92 r
  U8293/Z (CNR2X2)                         0.11       1.03 f
  U8340/Z (CND2X1)                         0.08       1.11 r
  U8389/Z0 (CIVDX1)                        0.08       1.19 f
  U7722/Z (CANR1XL)                        0.13       1.32 r
  U8586/Z (CND2XL)                         0.15       1.46 f
  U8048/Z (CNR2IX2)                        0.09       1.55 r
  U8588/Z (CND2X1)                         0.16       1.71 f
  U8589/Z (CIVX2)                          0.08       1.80 r
  U10418/Z (CAN4X1)                        0.20       1.99 r
  U10419/Z (CND2X1)                        0.09       2.08 f
  U13221/Z (CANR4CX1)                      0.13       2.22 r
  U13222/Z (CND2XL)                        0.12       2.34 f
  U13223/Z (CNR4X1)                        0.21       2.55 r
  U13226/Z (COND3XL)                       0.16       2.71 f
  B_q_reg[50]/D (CFD2QXL)                  0.00       2.71 f
  data arrival time                                   2.71

  clock clk (rise edge)                    4.55       4.55
  clock network delay (ideal)              0.00       4.55
  clock uncertainty                       -0.25       4.30
  B_q_reg[50]/CP (CFD2QXL)                 0.00       4.30 r
  library setup time                      -0.22       4.08
  data required time                                  4.08
  -----------------------------------------------------------
  data required time                                  4.08
  data arrival time                                  -2.71
  -----------------------------------------------------------
  slack (MET)                                         1.36


1
read_verilog norm.v
Loading verilog file '/home/go/gond4288/287_project/randist_final/norm.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/go/gond4288/287_project/randist_final/norm.v
Warning:  Starting with the 2000.11-1 release, the Presto Verilog reader treats Verilog 'integer' types as signed; synthesized result may not match earlier versions of HDL Compiler. (VER-314)
Warning:  /home/go/gond4288/287_project/randist_final/norm.v:56: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine norm line 69 in file
		'/home/go/gond4288/287_project/randist_final/norm.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     delta_a_reg     | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|    pushout_a_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/go/gond4288/287_project/randist_final/norm.db:norm'
Loaded 1 design.
Current design is 'norm'.
norm
create_clock clk -name clk -period 3.40909090909
1
set_propagated_clock clk
Information: set_input_delay values are added to the propagated clock skew. (TIM-113)
1
set_clock_uncertainty 0.25 clk
1
set_propagated_clock clk
Information: set_input_delay values are added to the propagated clock skew. (TIM-113)
1
set_output_delay 0.5 -clock clk [all_outputs]
1
set all_inputs_wo_rst_clk [remove_from_collection [remove_from_collection [all_inputs] [get_port clk]] [get_port rst]]
{delta_denorm[63] delta_denorm[62] delta_denorm[61] delta_denorm[60] delta_denorm[59] delta_denorm[58] delta_denorm[57] delta_denorm[56] delta_denorm[55] delta_denorm[54] delta_denorm[53] delta_denorm[52] delta_denorm[51] delta_denorm[50] delta_denorm[49] delta_denorm[48] delta_denorm[47] delta_denorm[46] delta_denorm[45] delta_denorm[44] delta_denorm[43] delta_denorm[42] delta_denorm[41] delta_denorm[40] delta_denorm[39] delta_denorm[38] delta_denorm[37] delta_denorm[36] delta_denorm[35] delta_denorm[34] delta_denorm[33] delta_denorm[32] delta_denorm[31] delta_denorm[30] delta_denorm[29] delta_denorm[28] delta_denorm[27] delta_denorm[26] delta_denorm[25] delta_denorm[24] delta_denorm[23] delta_denorm[22] delta_denorm[21] delta_denorm[20] delta_denorm[19] delta_denorm[18] delta_denorm[17] delta_denorm[16] delta_denorm[15] delta_denorm[14] delta_denorm[13] delta_denorm[12] delta_denorm[11] delta_denorm[10] delta_denorm[9] delta_denorm[8] delta_denorm[7] delta_denorm[6] delta_denorm[5] delta_denorm[4] delta_denorm[3] delta_denorm[2] delta_denorm[1] delta_denorm[0] pushin}
set_driving_cell -lib_cell CND2X1 $all_inputs_wo_rst_clk
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
1
set_input_delay 0.6 -clock clk $all_inputs_wo_rst_clk
1
set_output_delay 0.6 -clock clk [all_outputs]
1
set_fix_hold [ get_clocks clk ]
1
set_output_delay 0.3 -clock clk [all_outputs]
1
create_clock clk -name clk -period 3.18181818182
1
compile_ultra
Alib files are up-to-date.
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 1 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'norm'
Information: The register 'delta_a_reg[63]' is a constant and will be removed. (OPT-1206)
 Implement Synthetic for 'norm'.
Information: Added key list 'DesignWare' to design 'norm'. (DDB-72)

  Updating timing information
Information: Updating design information... (UID-85)
Information: The register 'delta_a_reg[62]' is a constant and will be removed. (OPT-1206)
Information: In design 'norm', the register 'delta_a_reg[60]' is removed because it is merged to 'delta_a_reg[59]'. (OPT-1215)
Information: In design 'norm', the register 'delta_a_reg[61]' is removed because it is merged to 'delta_a_reg[59]'. (OPT-1215)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                             MIN DELAY
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            COST   
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:08    2073.0      0.26       5.8       0.0                                0.00
    0:00:08    2073.0      0.26       5.8       0.0                                0.00
    0:00:08    2073.0      0.26       5.8       0.0                                0.00
    0:00:08    2073.0      0.26       5.8       0.0                                0.00
  Re-synthesis Optimization (Phase 1)
  Re-synthesis Optimization (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                             MIN DELAY
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            COST   
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:12    1388.5      0.00       0.0       0.0                                0.00
    0:00:12    1388.5      0.00       0.0       0.0                                0.00
    0:00:12    1388.5      0.00       0.0       0.0                                0.00
    0:00:12    1388.5      0.00       0.0       0.0                                0.00
    0:00:12    1388.5      0.00       0.0       0.0                                0.00
    0:00:12    1388.5      0.00       0.0       0.0                                0.00
    0:00:12    1388.5      0.00       0.0       0.0                                0.00
    0:00:12    1388.5      0.00       0.0       0.0                                0.00
    0:00:12    1388.5      0.00       0.0       0.0                                0.00
    0:00:12    1388.5      0.00       0.0       0.0                                0.00
    0:00:12    1388.5      0.00       0.0       0.0                                0.00

  Beginning Delay Optimization
  ----------------------------
    0:00:12    1388.5      0.00       0.0       0.0                                0.00
    0:00:12    1388.5      0.00       0.0       0.0                                0.00
    0:00:12    1388.5      0.00       0.0       0.0                                0.00
    0:00:12    1388.5      0.00       0.0       0.0                                0.00
    0:00:12    1388.5      0.00       0.0       0.0                                0.00
    0:00:12    1388.5      0.00       0.0       0.0                                0.00
    0:00:12    1388.5      0.00       0.0       0.0                                0.00
    0:00:12    1388.5      0.00       0.0       0.0                                0.00
    0:00:12    1377.5      1.06      36.6       0.0                                0.00
    0:00:12    1362.0      0.25       4.2       0.0                                0.00
    0:00:12    1362.0      0.25       4.2       0.0                                0.00
Loaded alib file './alib-52/tc240c.db_NOMIN25.alib'
    0:00:13    1372.0      0.00       0.0       0.0                                0.00
    0:00:13    1372.0      0.00       0.0       0.0                                0.00

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                             MIN DELAY
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            COST   
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:13    1372.0      0.00       0.0       0.0                                0.00
    0:00:13    1372.0      0.00       0.0       0.0                                0.00


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                             MIN DELAY
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            COST   
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:13    1372.0      0.00       0.0       0.0                                0.00
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
  Global Optimization (Phase 48)
  Global Optimization (Phase 49)
  Global Optimization (Phase 50)
  Global Optimization (Phase 51)
  Global Optimization (Phase 52)
    0:00:14    1335.5      0.00       0.0       0.0                                0.00
    0:00:14    1335.5      0.00       0.0       0.0                                0.00
    0:00:14    1335.5      0.00       0.0       0.0                                0.00
    0:00:14    1335.5      0.00       0.0       0.0                                0.00
    0:00:14    1335.5      0.00       0.0       0.0                                0.00
    0:00:14    1335.5      0.00       0.0       0.0                                0.00
    0:00:14    1335.5      0.00       0.0       0.0                                0.00
    0:00:14    1335.5      0.00       0.0       0.0                                0.00
    0:00:14    1335.5      0.00       0.0       0.0                                0.00
    0:00:14    1335.5      0.00       0.0       0.0                                0.00
    0:00:14    1335.5      0.00       0.0       0.0                                0.00
    0:00:14    1335.5      0.00       0.0       0.0                                0.00
    0:00:14    1335.5      0.00       0.0       0.0                                0.00
    0:00:14    1335.5      0.00       0.0       0.0                                0.00
    0:00:14    1335.5      0.00       0.0       0.0                                0.00
    0:00:14    1335.5      0.00       0.0       0.0                                0.00
    0:00:14    1335.5      0.00       0.0       0.0                                0.00
    0:00:14    1335.5      0.00       0.0       0.0                                0.00
    0:00:14    1335.5      0.00       0.0       0.0                                0.00
    0:00:14    1335.5      0.00       0.0       0.0                                0.00
Loading db file '/apps/toshiba/sjsu/synopsys/tc240c/tc240c.db_NOMIN25'

  Optimization Complete
  ---------------------
1
create_clock clk -name clk -period 4.54545454545
1
update_timing
Information: Updating design information... (UID-85)
1
report_timing -max_paths 5
Warning: There are infeasible paths detected in your design that were ignored during optimization. Please run 'report_timing -attributes' and/or 'create_qor_snapshot/query_qor_snapshot -infeasible_paths' to identify these paths.  (OPT-1721)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 5
Design : norm
Version: I-2013.12-SP5
Date   : Wed Apr 20 15:16:30 2016
****************************************

Operating Conditions: NOMIN25   Library: tc240c
Wire Load Model Mode: top

  Startpoint: delta_denorm[46]
              (input port clocked by clk)
  Endpoint: delta_a_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.60       0.60 f
  delta_denorm[46] (in)                    0.04       0.64 f
  U609/Z (CNR2X1)                          0.10       0.74 r
  U610/Z (CND2X1)                          0.10       0.84 f
  U611/Z (CNR2X2)                          0.08       0.92 r
  U619/Z (CND2X2)                          0.09       1.01 f
  U631/Z (CIVX2)                           0.05       1.07 r
  U655/Z (CND3X2)                          0.10       1.16 f
  U672/Z1 (CIVDX1)                         0.13       1.29 f
  U674/Z (COND1XL)                         0.13       1.41 r
  U675/Z (CNR2X1)                          0.11       1.52 f
  U676/Z (CND3X2)                          0.09       1.60 r
  U730/Z (CNR2X1)                          0.07       1.67 f
  U731/Z (CND2IXL)                         0.07       1.74 r
  U737/Z (CND2X1)                          0.10       1.83 f
  U738/Z (CNR2X2)                          0.10       1.93 r
  U752/Z (CND2X1)                          0.09       2.02 f
  U848/Z (CNIVX2)                          0.14       2.16 f
  U852/Z (CNR2IX4)                         0.16       2.32 r
  U1148/Z (CANR2XL)                        0.12       2.44 f
  U1149/Z (COND11XL)                       0.09       2.53 r
  U1150/Z (CANR1XL)                        0.11       2.64 f
  U1151/Z (COND1XL)                        0.07       2.71 r
  delta_a_reg[15]/D (CFD2QXL)              0.00       2.71 r
  data arrival time                                   2.71

  clock clk (rise edge)                    4.55       4.55
  clock network delay (ideal)              0.00       4.55
  clock uncertainty                       -0.25       4.30
  delta_a_reg[15]/CP (CFD2QXL)             0.00       4.30 r
  library setup time                      -0.22       4.08
  data required time                                  4.08
  -----------------------------------------------------------
  data required time                                  4.08
  data arrival time                                  -2.71
  -----------------------------------------------------------
  slack (MET)                                         1.37


  Startpoint: delta_denorm[24]
              (input port clocked by clk)
  Endpoint: delta_a_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.60       0.60 f
  delta_denorm[24] (in)                    0.06       0.66 f
  U638/Z (CNR2X1)                          0.08       0.75 r
  U641/Z (CND4X1)                          0.14       0.89 f
  U642/Z (CIVX2)                           0.05       0.95 r
  U643/Z (CND2X2)                          0.08       1.03 f
  U655/Z (CND3X2)                          0.07       1.10 r
  U672/Z0 (CIVDX1)                         0.08       1.18 f
  U661/Z (CND2XL)                          0.07       1.25 r
  U664/Z (CND3X1)                          0.13       1.38 f
  U503/Z (CNR2X1)                          0.12       1.49 r
  U676/Z (CND3X2)                          0.13       1.62 f
  U730/Z (CNR2X1)                          0.08       1.70 r
  U731/Z (CND2IXL)                         0.09       1.80 f
  U737/Z (CND2X1)                          0.07       1.86 r
  U738/Z (CNR2X2)                          0.07       1.93 f
  U748/Z (CND2X1)                          0.09       2.02 r
  U749/Z (CND2X2)                          0.10       2.12 f
  U750/Z (CNR2IX4)                         0.08       2.20 r
  U765/Z (CIVX3)                           0.11       2.32 f
  U773/Z (COND2X1)                         0.16       2.48 r
  U906/Z (CANR2XL)                         0.14       2.62 f
  U907/Z (COND3XL)                         0.09       2.70 r
  delta_a_reg[4]/D (CFD2QXL)               0.00       2.70 r
  data arrival time                                   2.70

  clock clk (rise edge)                    4.55       4.55
  clock network delay (ideal)              0.00       4.55
  clock uncertainty                       -0.25       4.30
  delta_a_reg[4]/CP (CFD2QXL)              0.00       4.30 r
  library setup time                      -0.22       4.07
  data required time                                  4.07
  -----------------------------------------------------------
  data required time                                  4.07
  data arrival time                                  -2.70
  -----------------------------------------------------------
  slack (MET)                                         1.37


  Startpoint: delta_denorm[46]
              (input port clocked by clk)
  Endpoint: delta_a_reg[56]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.60       0.60 f
  delta_denorm[46] (in)                    0.04       0.64 f
  U609/Z (CNR2X1)                          0.10       0.74 r
  U610/Z (CND2X1)                          0.10       0.84 f
  U611/Z (CNR2X2)                          0.08       0.92 r
  U619/Z (CND2X2)                          0.09       1.01 f
  U631/Z (CIVX2)                           0.05       1.07 r
  U655/Z (CND3X2)                          0.10       1.16 f
  U672/Z1 (CIVDX1)                         0.13       1.29 f
  U674/Z (COND1XL)                         0.13       1.41 r
  U675/Z (CNR2X1)                          0.11       1.52 f
  U676/Z (CND3X2)                          0.09       1.60 r
  U730/Z (CNR2X1)                          0.07       1.67 f
  U731/Z (CND2IXL)                         0.07       1.74 r
  U737/Z (CND2X1)                          0.10       1.83 f
  U738/Z (CNR2X2)                          0.10       1.93 r
  U752/Z (CND2X1)                          0.09       2.02 f
  U753/Z (CNIVX1)                          0.14       2.16 f
  U768/Z (CIVX2)                           0.05       2.21 r
  U769/Z (CND2X1)                          0.10       2.31 f
  U770/Z (CIVX2)                           0.08       2.39 r
  U836/Z (CND2X1)                          0.10       2.49 f
  U887/Z (CNR2X1)                          0.07       2.55 r
  U888/Z (CANR1XL)                         0.08       2.63 f
  U889/Z (CNR2XL)                          0.07       2.70 r
  delta_a_reg[56]/D (CFD2QXL)              0.00       2.70 r
  data arrival time                                   2.70

  clock clk (rise edge)                    4.55       4.55
  clock network delay (ideal)              0.00       4.55
  clock uncertainty                       -0.25       4.30
  delta_a_reg[56]/CP (CFD2QXL)             0.00       4.30 r
  library setup time                      -0.22       4.08
  data required time                                  4.08
  -----------------------------------------------------------
  data required time                                  4.08
  data arrival time                                  -2.70
  -----------------------------------------------------------
  slack (MET)                                         1.38


  Startpoint: delta_denorm[46]
              (input port clocked by clk)
  Endpoint: delta_a_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.60       0.60 f
  delta_denorm[46] (in)                    0.04       0.64 f
  U609/Z (CNR2X1)                          0.10       0.74 r
  U610/Z (CND2X1)                          0.10       0.84 f
  U611/Z (CNR2X2)                          0.08       0.92 r
  U619/Z (CND2X2)                          0.09       1.01 f
  U631/Z (CIVX2)                           0.05       1.07 r
  U655/Z (CND3X2)                          0.10       1.16 f
  U672/Z1 (CIVDX1)                         0.13       1.29 f
  U674/Z (COND1XL)                         0.13       1.41 r
  U675/Z (CNR2X1)                          0.11       1.52 f
  U676/Z (CND3X2)                          0.09       1.60 r
  U730/Z (CNR2X1)                          0.07       1.67 f
  U731/Z (CND2IXL)                         0.07       1.74 r
  U737/Z (CND2X1)                          0.10       1.83 f
  U738/Z (CNR2X2)                          0.10       1.93 r
  U752/Z (CND2X1)                          0.09       2.02 f
  U753/Z (CNIVX1)                          0.14       2.16 f
  U854/Z (CNR2X1)                          0.13       2.29 r
  U857/Z1 (CIVDX1)                         0.19       2.48 r
  U901/Z (CANR2XL)                         0.13       2.61 f
  U903/Z (COND3XL)                         0.08       2.69 r
  delta_a_reg[2]/D (CFD2QXL)               0.00       2.69 r
  data arrival time                                   2.69

  clock clk (rise edge)                    4.55       4.55
  clock network delay (ideal)              0.00       4.55
  clock uncertainty                       -0.25       4.30
  delta_a_reg[2]/CP (CFD2QXL)              0.00       4.30 r
  library setup time                      -0.22       4.07
  data required time                                  4.07
  -----------------------------------------------------------
  data required time                                  4.07
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         1.38


  Startpoint: delta_denorm[46]
              (input port clocked by clk)
  Endpoint: delta_a_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.60       0.60 f
  delta_denorm[46] (in)                    0.04       0.64 f
  U609/Z (CNR2X1)                          0.10       0.74 r
  U610/Z (CND2X1)                          0.10       0.84 f
  U611/Z (CNR2X2)                          0.08       0.92 r
  U619/Z (CND2X2)                          0.09       1.01 f
  U631/Z (CIVX2)                           0.05       1.07 r
  U655/Z (CND3X2)                          0.10       1.16 f
  U672/Z1 (CIVDX1)                         0.13       1.29 f
  U674/Z (COND1XL)                         0.13       1.41 r
  U675/Z (CNR2X1)                          0.11       1.52 f
  U676/Z (CND3X2)                          0.09       1.60 r
  U730/Z (CNR2X1)                          0.07       1.67 f
  U731/Z (CND2IXL)                         0.07       1.74 r
  U737/Z (CND2X1)                          0.10       1.83 f
  U738/Z (CNR2X2)                          0.10       1.93 r
  U752/Z (CND2X1)                          0.09       2.02 f
  U848/Z (CNIVX2)                          0.14       2.16 f
  U852/Z (CNR2IX4)                         0.16       2.32 r
  U1071/Z (CIVX2)                          0.06       2.38 f
  U1072/Z (COND2XL)                        0.14       2.52 r
  U1073/Z (CANR3XL)                        0.11       2.63 f
  U1074/Z (COND1XL)                        0.07       2.70 r
  delta_a_reg[1]/D (CFD2QXL)               0.00       2.70 r
  data arrival time                                   2.70

  clock clk (rise edge)                    4.55       4.55
  clock network delay (ideal)              0.00       4.55
  clock uncertainty                       -0.25       4.30
  delta_a_reg[1]/CP (CFD2QXL)              0.00       4.30 r
  library setup time                      -0.22       4.08
  data required time                                  4.08
  -----------------------------------------------------------
  data required time                                  4.08
  data arrival time                                  -2.70
  -----------------------------------------------------------
  slack (MET)                                         1.38


1
read_verilog denorm1.v
Loading verilog file '/home/go/gond4288/287_project/randist_final/denorm1.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/go/gond4288/287_project/randist_final/denorm1.v

Inferred memory devices in process
	in routine denorm1 line 74 in file
		'/home/go/gond4288/287_project/randist_final/denorm1.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   fract_lt_b_reg    | Flip-flop |  10   |  Y  | N  | Y  | N  | N  | N  | N  |
|    pushout_b_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| delta_denorm_b_reg  | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/go/gond4288/287_project/randist_final/denorm1.db:denorm1'
Loaded 1 design.
Current design is 'denorm1'.
denorm1
create_clock clk -name clk -period 3.40909090909
1
set_propagated_clock clk
Information: set_input_delay values are added to the propagated clock skew. (TIM-113)
1
set_clock_uncertainty 0.25 clk
1
set_propagated_clock clk
Information: set_input_delay values are added to the propagated clock skew. (TIM-113)
1
set_output_delay 0.5 -clock clk [all_outputs]
1
set all_inputs_wo_rst_clk [remove_from_collection [remove_from_collection [all_inputs] [get_port clk]] [get_port rst]]
{U1[63] U1[62] U1[61] U1[60] U1[59] U1[58] U1[57] U1[56] U1[55] U1[54] U1[53] U1[52] U1[51] U1[50] U1[49] U1[48] U1[47] U1[46] U1[45] U1[44] U1[43] U1[42] U1[41] U1[40] U1[39] U1[38] U1[37] U1[36] U1[35] U1[34] U1[33] U1[32] U1[31] U1[30] U1[29] U1[28] U1[27] U1[26] U1[25] U1[24] U1[23] U1[22] U1[21] U1[20] U1[19] U1[18] U1[17] U1[16] U1[15] U1[14] U1[13] U1[12] U1[11] U1[10] U1[9] U1[8] U1[7] U1[6] U1[5] U1[4] U1[3] U1[2] U1[1] U1[0] pushin}
set_driving_cell -lib_cell CND2X1 $all_inputs_wo_rst_clk
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
1
set_input_delay 0.6 -clock clk $all_inputs_wo_rst_clk
1
set_output_delay 0.6 -clock clk [all_outputs]
1
set_fix_hold [ get_clocks clk ]
1
set_output_delay 0.3 -clock clk [all_outputs]
1
create_clock clk -name clk -period 3.18181818182
1
compile_ultra
Alib files are up-to-date.
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 7 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'denorm1'
Information: The register 'delta_denorm_b_reg[54]' is a constant and will be removed. (OPT-1206)
Information: The register 'delta_denorm_b_reg[55]' is a constant and will be removed. (OPT-1206)
Information: The register 'delta_denorm_b_reg[56]' is a constant and will be removed. (OPT-1206)
Information: The register 'delta_denorm_b_reg[57]' is a constant and will be removed. (OPT-1206)
Information: The register 'delta_denorm_b_reg[58]' is a constant and will be removed. (OPT-1206)
Information: The register 'delta_denorm_b_reg[59]' is a constant and will be removed. (OPT-1206)
Information: The register 'delta_denorm_b_reg[60]' is a constant and will be removed. (OPT-1206)
Information: The register 'delta_denorm_b_reg[61]' is a constant and will be removed. (OPT-1206)
Information: The register 'delta_denorm_b_reg[62]' is a constant and will be removed. (OPT-1206)
Information: The register 'delta_denorm_b_reg[63]' is a constant and will be removed. (OPT-1206)
 Implement Synthetic for 'denorm1'.
Information: Added key list 'DesignWare' to design 'denorm1'. (DDB-72)

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                             MIN DELAY
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            COST   
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02    1405.5      0.00       0.0       0.0                                0.00
    0:00:02    1405.5      0.00       0.0       0.0                                0.00
    0:00:02    1405.5      0.00       0.0       0.0                                0.00
    0:00:02    1405.5      0.00       0.0       0.0                                0.00
  Re-synthesis Optimization (Phase 1)
  Re-synthesis Optimization (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                             MIN DELAY
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            COST   
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02    1151.0      0.00       0.0       0.0                                0.00
    0:00:02    1151.0      0.00       0.0       0.0                                0.00
    0:00:02    1151.0      0.00       0.0       0.0                                0.00
    0:00:02    1151.0      0.00       0.0       0.0                                0.00
    0:00:02    1151.0      0.00       0.0       0.0                                0.00
    0:00:02    1151.0      0.00       0.0       0.0                                0.00
    0:00:02    1151.0      0.00       0.0       0.0                                0.00
    0:00:02    1151.0      0.00       0.0       0.0                                0.00
    0:00:02    1151.0      0.00       0.0       0.0                                0.00
    0:00:02    1151.0      0.00       0.0       0.0                                0.00
    0:00:02    1151.0      0.00       0.0       0.0                                0.00

  Beginning Delay Optimization
  ----------------------------
    0:00:02    1151.0      0.00       0.0       0.0                                0.00
    0:00:02    1151.0      0.00       0.0       0.0                                0.00
    0:00:02    1151.0      0.00       0.0       0.0                                0.00
    0:00:02    1151.0      0.00       0.0       0.0                                0.00
    0:00:02    1151.0      0.00       0.0       0.0                                0.00
    0:00:02    1151.0      0.00       0.0       0.0                                0.00
    0:00:02    1151.0      0.00       0.0       0.0                                0.00
    0:00:02    1151.0      0.00       0.0       0.0                                0.00
    0:00:02    1151.0      0.00       0.0       0.0                                0.00
    0:00:02    1149.5      0.00       0.0       0.0                                0.00
    0:00:02    1149.5      0.00       0.0       0.0                                0.00
Loaded alib file './alib-52/tc240c.db_NOMIN25.alib'
    0:00:03    1149.5      0.00       0.0       0.0                                0.00
    0:00:03    1149.5      0.00       0.0       0.0                                0.00

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                             MIN DELAY
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            COST   
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:03    1149.5      0.00       0.0       0.0                                0.00
    0:00:03    1149.5      0.00       0.0       0.0                                0.00


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                             MIN DELAY
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            COST   
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:03    1149.5      0.00       0.0       0.0                                0.00
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
  Global Optimization (Phase 48)
  Global Optimization (Phase 49)
    0:00:04    1141.0      0.00       0.0       0.0                                0.00
    0:00:04    1141.0      0.00       0.0       0.0                                0.00
    0:00:04    1141.0      0.00       0.0       0.0                                0.00
    0:00:04    1141.0      0.00       0.0       0.0                                0.00
    0:00:04    1141.0      0.00       0.0       0.0                                0.00
    0:00:04    1141.0      0.00       0.0       0.0                                0.00
    0:00:04    1141.0      0.00       0.0       0.0                                0.00
    0:00:04    1141.0      0.00       0.0       0.0                                0.00
    0:00:04    1141.0      0.00       0.0       0.0                                0.00
    0:00:04    1141.0      0.00       0.0       0.0                                0.00
    0:00:04    1141.0      0.00       0.0       0.0                                0.00
    0:00:04    1141.0      0.00       0.0       0.0                                0.00
    0:00:04    1141.0      0.00       0.0       0.0                                0.00
    0:00:04    1141.0      0.00       0.0       0.0                                0.00
    0:00:04    1141.0      0.00       0.0       0.0                                0.00
    0:00:04    1141.0      0.00       0.0       0.0                                0.00
    0:00:04    1141.0      0.00       0.0       0.0                                0.00
    0:00:04    1141.0      0.00       0.0       0.0                                0.00
    0:00:04    1141.0      0.00       0.0       0.0                                0.00
    0:00:04    1141.0      0.00       0.0       0.0                                0.00
Loading db file '/apps/toshiba/sjsu/synopsys/tc240c/tc240c.db_NOMIN25'

  Optimization Complete
  ---------------------
1
create_clock clk -name clk -period 4.54545454545
1
update_timing
Information: Updating design information... (UID-85)
1
report_timing -max_paths 5
Warning: There are infeasible paths detected in your design that were ignored during optimization. Please run 'report_timing -attributes' and/or 'create_qor_snapshot/query_qor_snapshot -infeasible_paths' to identify these paths.  (OPT-1721)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 5
Design : denorm1
Version: I-2013.12-SP5
Date   : Wed Apr 20 15:16:35 2016
****************************************

Operating Conditions: NOMIN25   Library: tc240c
Wire Load Model Mode: top

  Startpoint: U1[52] (input port clocked by clk)
  Endpoint: delta_denorm_b_reg[43]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.60       0.60 r
  U1[52] (in)                              0.13       0.73 r
  U441/Z (CIVX2)                           0.10       0.84 f
  U442/Z (CNR2IX2)                         0.09       0.92 r
  U443/Z (CND2X2)                          0.11       1.03 f
  U444/Z (CIVX4)                           0.10       1.13 r
  U437/Z (CND2X4)                          0.08       1.21 f
  U445/Z (COND1X2)                         0.08       1.29 r
  U446/Z (CIVX2)                           0.09       1.38 f
  U428/Z (CND2IX1)                         0.12       1.50 r
  U439/Z0 (CIVDX3)                         0.19       1.69 f
  U438/Z (CAOR2X2)                         0.27       1.96 f
  U680/Z (CANR1X1)                         0.17       2.13 r
  U681/Z (CIVX2)                           0.08       2.21 f
  U860/Z (CANR2XL)                         0.12       2.32 r
  U861/Z (COND1XL)                         0.13       2.45 f
  U862/Z (CMXI2XL)                         0.13       2.57 r
  U864/Z (COND3XL)                         0.14       2.71 f
  delta_denorm_b_reg[43]/D (CFD2QXL)       0.00       2.71 f
  data arrival time                                   2.71

  clock clk (rise edge)                    4.55       4.55
  clock network delay (ideal)              0.00       4.55
  clock uncertainty                       -0.25       4.30
  delta_denorm_b_reg[43]/CP (CFD2QXL)      0.00       4.30 r
  library setup time                      -0.22       4.08
  data required time                                  4.08
  -----------------------------------------------------------
  data required time                                  4.08
  data arrival time                                  -2.71
  -----------------------------------------------------------
  slack (MET)                                         1.36


  Startpoint: U1[52] (input port clocked by clk)
  Endpoint: delta_denorm_b_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.60       0.60 r
  U1[52] (in)                              0.13       0.73 r
  U441/Z (CIVX2)                           0.10       0.84 f
  U442/Z (CNR2IX2)                         0.09       0.92 r
  U443/Z (CND2X2)                          0.11       1.03 f
  U444/Z (CIVX4)                           0.10       1.13 r
  U437/Z (CND2X4)                          0.08       1.21 f
  U448/Z (CEOX1)                           0.21       1.42 f
  U469/Z (CND2X1)                          0.12       1.54 r
  U436/Z0 (CIVDX2)                         0.23       1.77 f
  U423/Z (CAOR2X1)                         0.24       2.01 f
  U424/Z (CANR1XL)                         0.24       2.25 r
  U853/Z (COND2XL)                         0.15       2.40 f
  U854/Z (CANR1XL)                         0.19       2.58 r
  U859/Z (COND3X1)                         0.12       2.71 f
  delta_denorm_b_reg[0]/D (CFD2QXL)        0.00       2.71 f
  data arrival time                                   2.71

  clock clk (rise edge)                    4.55       4.55
  clock network delay (ideal)              0.00       4.55
  clock uncertainty                       -0.25       4.30
  delta_denorm_b_reg[0]/CP (CFD2QXL)       0.00       4.30 r
  library setup time                      -0.22       4.08
  data required time                                  4.08
  -----------------------------------------------------------
  data required time                                  4.08
  data arrival time                                  -2.71
  -----------------------------------------------------------
  slack (MET)                                         1.37


  Startpoint: U1[52] (input port clocked by clk)
  Endpoint: delta_denorm_b_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.60       0.60 r
  U1[52] (in)                              0.13       0.73 r
  U441/Z (CIVX2)                           0.10       0.84 f
  U442/Z (CNR2IX2)                         0.09       0.92 r
  U443/Z (CND2X2)                          0.11       1.03 f
  U444/Z (CIVX4)                           0.10       1.13 r
  U437/Z (CND2X4)                          0.08       1.21 f
  U448/Z (CEOX1)                           0.21       1.42 f
  U469/Z (CND2X1)                          0.12       1.54 r
  U436/Z0 (CIVDX2)                         0.23       1.77 f
  U423/Z (CAOR2X1)                         0.24       2.01 f
  U424/Z (CANR1XL)                         0.24       2.25 r
  U540/Z (COND1XL)                         0.21       2.45 f
  U805/Z (CMXI2X1)                         0.11       2.56 r
  U807/Z (COND3XL)                         0.13       2.69 f
  delta_denorm_b_reg[4]/D (CFD2QXL)        0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    4.55       4.55
  clock network delay (ideal)              0.00       4.55
  clock uncertainty                       -0.25       4.30
  delta_denorm_b_reg[4]/CP (CFD2QXL)       0.00       4.30 r
  library setup time                      -0.22       4.08
  data required time                                  4.08
  -----------------------------------------------------------
  data required time                                  4.08
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         1.38


  Startpoint: U1[52] (input port clocked by clk)
  Endpoint: delta_denorm_b_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.60       0.60 r
  U1[52] (in)                              0.13       0.73 r
  U441/Z (CIVX2)                           0.10       0.84 f
  U442/Z (CNR2IX2)                         0.09       0.92 r
  U443/Z (CND2X2)                          0.11       1.03 f
  U444/Z (CIVX4)                           0.10       1.13 r
  U437/Z (CND2X4)                          0.08       1.21 f
  U448/Z (CEOX1)                           0.21       1.42 f
  U469/Z (CND2X1)                          0.12       1.54 r
  U436/Z0 (CIVDX2)                         0.23       1.77 f
  U423/Z (CAOR2X1)                         0.24       2.01 f
  U424/Z (CANR1XL)                         0.24       2.25 r
  U853/Z (COND2XL)                         0.15       2.40 f
  U854/Z (CANR1XL)                         0.19       2.58 r
  U884/Z (COND1XL)                         0.11       2.69 f
  delta_denorm_b_reg[1]/D (CFD2QXL)        0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    4.55       4.55
  clock network delay (ideal)              0.00       4.55
  clock uncertainty                       -0.25       4.30
  delta_denorm_b_reg[1]/CP (CFD2QXL)       0.00       4.30 r
  library setup time                      -0.22       4.08
  data required time                                  4.08
  -----------------------------------------------------------
  data required time                                  4.08
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         1.39


  Startpoint: U1[52] (input port clocked by clk)
  Endpoint: delta_denorm_b_reg[34]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.60       0.60 r
  U1[52] (in)                              0.13       0.73 r
  U441/Z (CIVX2)                           0.10       0.84 f
  U442/Z (CNR2IX2)                         0.09       0.92 r
  U443/Z (CND2X2)                          0.11       1.03 f
  U444/Z (CIVX4)                           0.10       1.13 r
  U437/Z (CND2X4)                          0.08       1.21 f
  U445/Z (COND1X2)                         0.08       1.29 r
  U446/Z (CIVX2)                           0.09       1.38 f
  U451/Z (CND2X2)                          0.08       1.46 r
  U422/Z (CIVX3)                           0.21       1.67 f
  U462/Z (CAOR2XL)                         0.24       1.91 f
  U463/Z (CANR4CXL)                        0.34       2.25 r
  U548/Z (COND1XL)                         0.24       2.49 f
  U732/Z (CMXI2X1)                         0.11       2.60 r
  U733/Z (CND2XL)                          0.08       2.68 f
  delta_denorm_b_reg[34]/D (CFD2QXL)       0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    4.55       4.55
  clock network delay (ideal)              0.00       4.55
  clock uncertainty                       -0.25       4.30
  delta_denorm_b_reg[34]/CP (CFD2QXL)      0.00       4.30 r
  library setup time                      -0.22       4.08
  data required time                                  4.08
  -----------------------------------------------------------
  data required time                                  4.08
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         1.40


1
read_verilog denorm.v
Loading verilog file '/home/go/gond4288/287_project/randist_final/denorm.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/go/gond4288/287_project/randist_final/denorm.v

Inferred memory devices in process
	in routine denorm line 74 in file
		'/home/go/gond4288/287_project/randist_final/denorm.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   fract_lt_b_reg    | Flip-flop |   9   |  Y  | N  | Y  | N  | N  | N  | N  |
|    pushout_b_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| delta_denorm_b_reg  | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/go/gond4288/287_project/randist_final/denorm.db:denorm'
Loaded 1 design.
Current design is 'denorm'.
denorm
create_clock clk -name clk -period 3.40909090909
1
set_propagated_clock clk
Information: set_input_delay values are added to the propagated clock skew. (TIM-113)
1
set_clock_uncertainty 0.25 clk
1
set_propagated_clock clk
Information: set_input_delay values are added to the propagated clock skew. (TIM-113)
1
set_output_delay 0.5 -clock clk [all_outputs]
1
set all_inputs_wo_rst_clk [remove_from_collection [remove_from_collection [all_inputs] [get_port clk]] [get_port rst]]
{U1[63] U1[62] U1[61] U1[60] U1[59] U1[58] U1[57] U1[56] U1[55] U1[54] U1[53] U1[52] U1[51] U1[50] U1[49] U1[48] U1[47] U1[46] U1[45] U1[44] U1[43] U1[42] U1[41] U1[40] U1[39] U1[38] U1[37] U1[36] U1[35] U1[34] U1[33] U1[32] U1[31] U1[30] U1[29] U1[28] U1[27] U1[26] U1[25] U1[24] U1[23] U1[22] U1[21] U1[20] U1[19] U1[18] U1[17] U1[16] U1[15] U1[14] U1[13] U1[12] U1[11] U1[10] U1[9] U1[8] U1[7] U1[6] U1[5] U1[4] U1[3] U1[2] U1[1] U1[0] pushin}
set_driving_cell -lib_cell CND2X1 $all_inputs_wo_rst_clk
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
1
set_input_delay 0.6 -clock clk $all_inputs_wo_rst_clk
1
set_output_delay 0.6 -clock clk [all_outputs]
1
set_fix_hold [ get_clocks clk ]
1
set_output_delay 0.3 -clock clk [all_outputs]
1
create_clock clk -name clk -period 3.18181818182
1
compile_ultra
Alib files are up-to-date.
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 7 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'denorm'
Information: The register 'delta_denorm_b_reg[55]' is a constant and will be removed. (OPT-1206)
Information: The register 'delta_denorm_b_reg[56]' is a constant and will be removed. (OPT-1206)
Information: The register 'delta_denorm_b_reg[57]' is a constant and will be removed. (OPT-1206)
Information: The register 'delta_denorm_b_reg[58]' is a constant and will be removed. (OPT-1206)
Information: The register 'delta_denorm_b_reg[59]' is a constant and will be removed. (OPT-1206)
Information: The register 'delta_denorm_b_reg[60]' is a constant and will be removed. (OPT-1206)
Information: The register 'delta_denorm_b_reg[61]' is a constant and will be removed. (OPT-1206)
Information: The register 'delta_denorm_b_reg[62]' is a constant and will be removed. (OPT-1206)
Information: The register 'delta_denorm_b_reg[63]' is a constant and will be removed. (OPT-1206)
 Implement Synthetic for 'denorm'.
Information: Added key list 'DesignWare' to design 'denorm'. (DDB-72)

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                             MIN DELAY
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            COST   
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:03    1405.5      0.00       0.0       0.0                                0.00
    0:00:03    1405.5      0.00       0.0       0.0                                0.00
    0:00:03    1405.5      0.00       0.0       0.0                                0.00
    0:00:03    1405.5      0.00       0.0       0.0                                0.00
  Re-synthesis Optimization (Phase 1)
  Re-synthesis Optimization (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                             MIN DELAY
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            COST   
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:04    1151.0      0.00       0.0       0.0                                0.00
    0:00:04    1151.0      0.00       0.0       0.0                                0.00
    0:00:04    1151.0      0.00       0.0       0.0                                0.00
    0:00:04    1151.0      0.00       0.0       0.0                                0.00
    0:00:04    1151.0      0.00       0.0       0.0                                0.00
    0:00:04    1151.0      0.00       0.0       0.0                                0.00
    0:00:04    1151.0      0.00       0.0       0.0                                0.00
    0:00:04    1151.0      0.00       0.0       0.0                                0.00
    0:00:04    1151.0      0.00       0.0       0.0                                0.00
    0:00:04    1151.0      0.00       0.0       0.0                                0.00
    0:00:04    1151.0      0.00       0.0       0.0                                0.00

  Beginning Delay Optimization
  ----------------------------
    0:00:04    1151.0      0.00       0.0       0.0                                0.00
    0:00:04    1151.0      0.00       0.0       0.0                                0.00
    0:00:04    1151.0      0.00       0.0       0.0                                0.00
    0:00:04    1151.0      0.00       0.0       0.0                                0.00
    0:00:04    1151.0      0.00       0.0       0.0                                0.00
    0:00:04    1151.0      0.00       0.0       0.0                                0.00
    0:00:04    1151.0      0.00       0.0       0.0                                0.00
    0:00:04    1151.0      0.00       0.0       0.0                                0.00
    0:00:04    1151.0      0.00       0.0       0.0                                0.00
    0:00:04    1149.5      0.00       0.0       0.0                                0.00
    0:00:04    1149.5      0.00       0.0       0.0                                0.00
Loaded alib file './alib-52/tc240c.db_NOMIN25.alib'
    0:00:05    1149.5      0.00       0.0       0.0                                0.00
    0:00:05    1149.5      0.00       0.0       0.0                                0.00

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                             MIN DELAY
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            COST   
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:05    1149.5      0.00       0.0       0.0                                0.00
    0:00:05    1149.5      0.00       0.0       0.0                                0.00


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                             MIN DELAY
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            COST   
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:05    1149.5      0.00       0.0       0.0                                0.00
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
  Global Optimization (Phase 48)
    0:00:05    1137.0      0.00       0.0       0.0                                0.00
    0:00:05    1137.0      0.00       0.0       0.0                                0.00
    0:00:05    1137.0      0.00       0.0       0.0                                0.00
    0:00:05    1137.0      0.00       0.0       0.0                                0.00
    0:00:05    1137.0      0.00       0.0       0.0                                0.00
    0:00:05    1137.0      0.00       0.0       0.0                                0.00
    0:00:05    1137.0      0.00       0.0       0.0                                0.00
    0:00:05    1137.0      0.00       0.0       0.0                                0.00
    0:00:05    1137.0      0.00       0.0       0.0                                0.00
    0:00:05    1137.0      0.00       0.0       0.0                                0.00
    0:00:05    1137.0      0.00       0.0       0.0                                0.00
    0:00:05    1137.0      0.00       0.0       0.0                                0.00
    0:00:05    1137.0      0.00       0.0       0.0                                0.00
    0:00:05    1137.0      0.00       0.0       0.0                                0.00
    0:00:05    1137.0      0.00       0.0       0.0                                0.00
    0:00:05    1137.0      0.00       0.0       0.0                                0.00
    0:00:05    1137.0      0.00       0.0       0.0                                0.00
    0:00:05    1137.0      0.00       0.0       0.0                                0.00
    0:00:05    1137.0      0.00       0.0       0.0                                0.00
    0:00:05    1137.0      0.00       0.0       0.0                                0.00
Loading db file '/apps/toshiba/sjsu/synopsys/tc240c/tc240c.db_NOMIN25'

  Optimization Complete
  ---------------------
1
create_clock clk -name clk -period 4.54545454545
1
update_timing
Information: Updating design information... (UID-85)
1
report_timing -max_paths 5
Warning: There are infeasible paths detected in your design that were ignored during optimization. Please run 'report_timing -attributes' and/or 'create_qor_snapshot/query_qor_snapshot -infeasible_paths' to identify these paths.  (OPT-1721)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 5
Design : denorm
Version: I-2013.12-SP5
Date   : Wed Apr 20 15:16:42 2016
****************************************

Operating Conditions: NOMIN25   Library: tc240c
Wire Load Model Mode: top

  Startpoint: U1[52] (input port clocked by clk)
  Endpoint: delta_denorm_b_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.60       0.60 r
  U1[52] (in)                              0.13       0.73 r
  U438/Z (CIVX2)                           0.10       0.84 f
  U439/Z (CNR2IX2)                         0.09       0.92 r
  U443/Z (CND2X2)                          0.14       1.06 f
  U434/Z (CIVX8)                           0.07       1.13 r
  U444/Z (CND2X2)                          0.08       1.21 f
  U447/Z (CEOX1)                           0.21       1.42 f
  U450/Z (CND2X1)                          0.10       1.52 r
  U457/Z (CIVX2)                           0.26       1.78 f
  U502/Z (CAOR2XL)                         0.23       2.01 f
  U503/Z (CNR2X1)                          0.12       2.13 r
  U504/Z (CIVX2)                           0.07       2.20 f
  U841/Z (CANR2X1)                         0.12       2.32 r
  U842/Z (COND4CXL)                        0.16       2.48 f
  U883/Z (CANR2XL)                         0.12       2.61 r
  U884/Z (COND1XL)                         0.11       2.71 f
  delta_denorm_b_reg[1]/D (CFD2QXL)        0.00       2.71 f
  data arrival time                                   2.71

  clock clk (rise edge)                    4.55       4.55
  clock network delay (ideal)              0.00       4.55
  clock uncertainty                       -0.25       4.30
  delta_denorm_b_reg[1]/CP (CFD2QXL)       0.00       4.30 r
  library setup time                      -0.22       4.08
  data required time                                  4.08
  -----------------------------------------------------------
  data required time                                  4.08
  data arrival time                                  -2.71
  -----------------------------------------------------------
  slack (MET)                                         1.37


  Startpoint: U1[52] (input port clocked by clk)
  Endpoint: delta_denorm_b_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.60       0.60 r
  U1[52] (in)                              0.13       0.73 r
  U438/Z (CIVX2)                           0.10       0.84 f
  U439/Z (CNR2IX2)                         0.09       0.92 r
  U443/Z (CND2X2)                          0.14       1.06 f
  U434/Z (CIVX8)                           0.07       1.13 r
  U444/Z (CND2X2)                          0.08       1.21 f
  U447/Z (CEOX1)                           0.21       1.42 f
  U450/Z (CND2X1)                          0.10       1.52 r
  U457/Z (CIVX2)                           0.26       1.78 f
  U435/Z (CANR2XL)                         0.17       1.96 r
  U516/Z (COND1XL)                         0.20       2.15 f
  U517/Z (CANR2XL)                         0.15       2.30 r
  U518/Z (COND1XL)                         0.17       2.47 f
  U789/Z (CMXI2X1)                         0.11       2.58 r
  U791/Z (COND3XL)                         0.13       2.71 f
  delta_denorm_b_reg[4]/D (CFD2QXL)        0.00       2.71 f
  data arrival time                                   2.71

  clock clk (rise edge)                    4.55       4.55
  clock network delay (ideal)              0.00       4.55
  clock uncertainty                       -0.25       4.30
  delta_denorm_b_reg[4]/CP (CFD2QXL)       0.00       4.30 r
  library setup time                      -0.22       4.08
  data required time                                  4.08
  -----------------------------------------------------------
  data required time                                  4.08
  data arrival time                                  -2.71
  -----------------------------------------------------------
  slack (MET)                                         1.37


  Startpoint: U1[52] (input port clocked by clk)
  Endpoint: delta_denorm_b_reg[43]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.60       0.60 r
  U1[52] (in)                              0.13       0.73 r
  U438/Z (CIVX2)                           0.10       0.84 f
  U439/Z (CNR2IX2)                         0.09       0.92 r
  U443/Z (CND2X2)                          0.14       1.06 f
  U434/Z (CIVX8)                           0.07       1.13 r
  U444/Z (CND2X2)                          0.08       1.21 f
  U445/Z (COND1X2)                         0.08       1.29 r
  U446/Z (CIVX2)                           0.09       1.38 f
  U429/Z (CND2IX1)                         0.10       1.48 r
  U436/Z (CIVX3)                           0.21       1.69 f
  U684/Z (CAOR2XL)                         0.28       1.97 f
  U685/Z (CANR1X1)                         0.17       2.13 r
  U686/Z (CIVX2)                           0.08       2.22 f
  U860/Z (CANR2X1)                         0.10       2.31 r
  U861/Z (COND1XL)                         0.12       2.43 f
  U862/Z (CMXI2XL)                         0.13       2.56 r
  U864/Z (COND3XL)                         0.14       2.70 f
  delta_denorm_b_reg[43]/D (CFD2QXL)       0.00       2.70 f
  data arrival time                                   2.70

  clock clk (rise edge)                    4.55       4.55
  clock network delay (ideal)              0.00       4.55
  clock uncertainty                       -0.25       4.30
  delta_denorm_b_reg[43]/CP (CFD2QXL)      0.00       4.30 r
  library setup time                      -0.22       4.08
  data required time                                  4.08
  -----------------------------------------------------------
  data required time                                  4.08
  data arrival time                                  -2.70
  -----------------------------------------------------------
  slack (MET)                                         1.38


  Startpoint: U1[52] (input port clocked by clk)
  Endpoint: delta_denorm_b_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.60       0.60 r
  U1[52] (in)                              0.13       0.73 r
  U438/Z (CIVX2)                           0.10       0.84 f
  U439/Z (CNR2IX2)                         0.09       0.92 r
  U443/Z (CND2X2)                          0.14       1.06 f
  U434/Z (CIVX8)                           0.07       1.13 r
  U444/Z (CND2X2)                          0.08       1.21 f
  U447/Z (CEOX1)                           0.21       1.42 f
  U450/Z (CND2X1)                          0.10       1.52 r
  U457/Z (CIVX2)                           0.26       1.78 f
  U511/Z (CAOR2XL)                         0.22       2.00 f
  U422/Z (CANR1XL)                         0.24       2.24 r
  U853/Z (COND2XL)                         0.15       2.39 f
  U854/Z (CANR1XL)                         0.19       2.57 r
  U859/Z (COND3X1)                         0.12       2.70 f
  delta_denorm_b_reg[0]/D (CFD2QXL)        0.00       2.70 f
  data arrival time                                   2.70

  clock clk (rise edge)                    4.55       4.55
  clock network delay (ideal)              0.00       4.55
  clock uncertainty                       -0.25       4.30
  delta_denorm_b_reg[0]/CP (CFD2QXL)       0.00       4.30 r
  library setup time                      -0.22       4.08
  data required time                                  4.08
  -----------------------------------------------------------
  data required time                                  4.08
  data arrival time                                  -2.70
  -----------------------------------------------------------
  slack (MET)                                         1.38


  Startpoint: U1[52] (input port clocked by clk)
  Endpoint: delta_denorm_b_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.60       0.60 r
  U1[52] (in)                              0.13       0.73 r
  U438/Z (CIVX2)                           0.10       0.84 f
  U439/Z (CNR2IX2)                         0.09       0.92 r
  U443/Z (CND2X2)                          0.14       1.06 f
  U434/Z (CIVX8)                           0.07       1.13 r
  U444/Z (CND2X2)                          0.08       1.21 f
  U447/Z (CEOX1)                           0.21       1.42 f
  U450/Z (CND2X1)                          0.10       1.52 r
  U457/Z (CIVX2)                           0.26       1.78 f
  U502/Z (CAOR2XL)                         0.23       2.01 f
  U503/Z (CNR2X1)                          0.12       2.13 r
  U504/Z (CIVX2)                           0.07       2.20 f
  U841/Z (CANR2X1)                         0.12       2.32 r
  U842/Z (COND4CXL)                        0.16       2.48 f
  U843/Z (CMX2XL)                          0.21       2.69 f
  delta_denorm_b_reg[2]/D (CFD2QXL)        0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    4.55       4.55
  clock network delay (ideal)              0.00       4.55
  clock uncertainty                       -0.25       4.30
  delta_denorm_b_reg[2]/CP (CFD2QXL)       0.00       4.30 r
  library setup time                      -0.22       4.08
  data required time                                  4.08
  -----------------------------------------------------------
  data required time                                  4.08
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         1.39


1
read_verilog sqrtln_top.v
Loading verilog file '/home/go/gond4288/287_project/randist_final/sqrtln_top.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/go/gond4288/287_project/randist_final/sqrtln_top.v
Warning:  /home/go/gond4288/287_project/randist_final/sqrtln_top.v:264: the undeclared symbol 'pushout_a31' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/go/gond4288/287_project/randist_final/sqrtln_top.v:266: the undeclared symbol 'pushout_a32' assumed to have the default net type, which is 'wire'. (VER-936)

Inferred memory devices in process
	in routine sqrtln_top line 44 in file
		'/home/go/gond4288/287_project/randist_final/sqrtln_top.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      A_s11_reg      | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|  pushout_s111_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  pushout_s110_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      A_s10_reg      | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|      D_s10_reg      | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|   pushout_s19_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      A_s9_reg       | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|      D_s9_reg       | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|   pushout_s18_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      A_s8_reg       | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|      D_s8_reg       | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|   pushout_s17_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      A_s7_reg       | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|      D_s7_reg       | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|   pushout_s16_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      A_s6_reg       | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|      D_s6_reg       | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|   pushout_s15_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      A_s5_reg       | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|      D_s5_reg       | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|   pushout_s14_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      A_s4_reg       | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|      D_s4_reg       | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|   pushout_s13_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      A_s3_reg       | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|      D_s3_reg       | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|   pushout_s12_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      A_s2_reg       | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|      D_s2_reg       | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|   pushout_s11_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      A_s1_reg       | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|      D_s1_reg       | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|      D_s11_reg      | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine sqrtln_top line 144 in file
		'/home/go/gond4288/287_project/randist_final/sqrtln_top.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    D_s3_s211_reg    | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|  pushout_s211_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  pushout_s210_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    D_s3_s210_reg    | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|  C_delta_s210_reg   | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
| B_delta_sq_s210_reg | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|   pushout_s29_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    D_s3_s29_reg     | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|   C_delta_s29_reg   | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
| B_delta_sq_s29_reg  | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|   pushout_s28_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    D_s3_s28_reg     | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|   C_delta_s28_reg   | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
| B_delta_sq_s28_reg  | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|   pushout_s27_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    D_s3_s27_reg     | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|   C_delta_s27_reg   | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
| B_delta_sq_s27_reg  | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|   pushout_s26_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    D_s3_s26_reg     | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|   C_delta_s26_reg   | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
| B_delta_sq_s26_reg  | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|   pushout_s25_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    D_s3_s25_reg     | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|   C_delta_s25_reg   | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
| B_delta_sq_s25_reg  | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|   pushout_s24_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    D_s3_s24_reg     | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|   C_delta_s24_reg   | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
| B_delta_sq_s24_reg  | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|   pushout_s23_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    D_s3_s23_reg     | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|   C_delta_s23_reg   | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
| B_delta_sq_s23_reg  | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|   pushout_s22_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    D_s3_s22_reg     | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|   C_delta_s22_reg   | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
| B_delta_sq_s22_reg  | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|   pushout_s21_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    D_s3_s21_reg     | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|   C_delta_s21_reg   | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
| B_delta_sq_s21_reg  | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
| B_delta_sq_s211_reg | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|  C_delta_s211_reg   | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/go/gond4288/287_project/randist_final/sqrtln_top.db:sqrtln_top'
Loaded 1 design.
Current design is 'sqrtln_top'.
sqrtln_top
create_clock clk -name clk -period 3.40909090909
1
set_propagated_clock clk
Information: set_input_delay values are added to the propagated clock skew. (TIM-113)
1
set_clock_uncertainty 0.25 clk
1
set_propagated_clock clk
Information: set_input_delay values are added to the propagated clock skew. (TIM-113)
1
set_output_delay 0.5 -clock clk [all_outputs]
1
set all_inputs_wo_rst_clk [remove_from_collection [remove_from_collection [all_inputs] [get_port clk]] [get_port rst]]
{A[63] A[62] A[61] A[60] A[59] A[58] A[57] A[56] A[55] A[54] A[53] A[52] A[51] A[50] A[49] A[48] A[47] A[46] A[45] A[44] A[43] A[42] A[41] A[40] A[39] A[38] A[37] A[36] A[35] A[34] A[33] A[32] A[31] A[30] A[29] A[28] A[27] A[26] A[25] A[24] A[23] A[22] A[21] A[20] A[19] A[18] A[17] A[16] A[15] A[14] A[13] A[12] A[11] A[10] A[9] A[8] A[7] A[6] A[5] A[4] A[3] A[2] A[1] A[0] B[63] B[62] B[61] B[60] B[59] B[58] B[57] B[56] B[55] B[54] B[53] B[52] B[51] B[50] B[49] B[48] B[47] B[46] B[45] B[44] B[43] B[42] B[41] B[40] B[39] B[38] B[37] B[36] B[35] B[34] B[33] B[32] B[31] B[30] B[29] B[28] ...}
set_driving_cell -lib_cell CND2X1 $all_inputs_wo_rst_clk
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
1
set_input_delay 0.6 -clock clk $all_inputs_wo_rst_clk
1
set_output_delay 0.6 -clock clk [all_outputs]
1
set_fix_hold [ get_clocks clk ]
1
set_output_delay 0.3 -clock clk [all_outputs]
1
create_clock clk -name clk -period 3.18181818182
1
compile_ultra
Alib files are up-to-date.
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)
Information: Retiming is enabled. SVF file must be used for formal verification. (OPT-1210)

Information: There are 378 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Information: Ungrouping hierarchy fpmul_sqrtln_m11 before Pass 1 (OPT-776)
Information: Added key list 'DesignWare' to design 'sqrtln_top'. (DDB-72)
Information: Ungrouping hierarchy fpmul_sqrtln_m12 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpmul_sqrtln_m13 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpmul_sqrtln_m21 before Pass 1 (OPT-776)
Information: Ungrouping 4 of 16 hierarchies before Pass 1 (OPT-775)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'sqrtln_top'
Information: The register 'fpmul_sqrtln_m21/expres_1_piped1_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/expres_1_piped1_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/expres_1_piped1_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/expres_1_piped1_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/expres_1_piped1_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/expres_1_piped1_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/expres_1_piped1_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/expres_1_piped1_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/expres_1_piped1_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped1_reg[51]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped1_reg[50]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped1_reg[49]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped1_reg[48]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped1_reg[47]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped1_reg[46]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped1_reg[45]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped1_reg[44]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped1_reg[43]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped1_reg[42]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped1_reg[41]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped1_reg[40]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped1_reg[39]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped1_reg[38]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped1_reg[37]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped1_reg[36]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped1_reg[35]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped1_reg[34]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped1_reg[33]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped1_reg[32]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped1_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped1_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped1_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped1_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped1_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped1_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped1_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped1_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped1_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped1_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped1_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped1_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped1_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped1_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped1_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped1_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped1_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped1_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped1_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped1_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped1_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped1_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped1_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped1_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped1_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped1_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped1_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped1_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped1_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped1_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped1_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped1_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped2_reg[51]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped2_reg[50]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped2_reg[49]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped2_reg[48]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped2_reg[47]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped2_reg[46]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped2_reg[45]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped2_reg[44]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped2_reg[43]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped2_reg[42]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped2_reg[40]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped2_reg[39]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped2_reg[38]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped2_reg[37]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped2_reg[36]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped2_reg[35]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped2_reg[34]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped2_reg[33]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped2_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped2_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped2_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped2_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped2_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped2_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped2_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped2_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped2_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped2_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped2_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped2_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped2_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped2_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped2_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped2_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped2_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped2_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped2_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped2_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped2_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped2_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped2_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped2_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped2_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped2_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped2_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped2_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped2_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped2_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped2_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped2_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/expres_1_piped2_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped3_reg[51]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped4_reg[51]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_q_reg[51]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped3_reg[50]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped4_reg[50]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_q_reg[50]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped3_reg[49]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped4_reg[49]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_q_reg[49]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped3_reg[48]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped4_reg[48]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_q_reg[48]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped3_reg[47]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped4_reg[47]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_q_reg[47]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped3_reg[46]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped4_reg[46]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_q_reg[46]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped3_reg[45]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped4_reg[45]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_q_reg[45]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped3_reg[44]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped4_reg[44]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_q_reg[44]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped3_reg[43]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped4_reg[43]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped3_reg[42]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped4_reg[42]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_q_reg[42]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped3_reg[40]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped4_reg[40]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_q_reg[40]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped3_reg[39]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped4_reg[39]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_q_reg[39]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped3_reg[38]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped4_reg[38]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_q_reg[38]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped3_reg[37]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped4_reg[37]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_q_reg[37]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped3_reg[36]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped4_reg[36]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_q_reg[36]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped3_reg[35]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped4_reg[35]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_q_reg[35]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped3_reg[34]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped4_reg[34]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_q_reg[34]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped3_reg[33]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped4_reg[33]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_q_reg[33]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped3_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped4_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_q_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped3_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped4_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_q_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped3_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped4_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_q_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped3_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped4_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_q_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped3_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped4_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_q_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped3_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped4_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_q_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped3_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped4_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_q_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped3_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped4_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped3_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped4_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_q_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped3_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped4_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_q_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped3_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped4_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_q_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped3_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped4_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_q_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped3_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped4_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_q_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped3_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped4_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_q_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped3_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped4_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_q_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped3_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped4_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_q_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped3_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped4_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_q_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped3_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped4_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_q_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped3_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped4_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_q_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped3_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped4_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_q_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped3_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped4_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_q_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped3_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped4_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_q_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped3_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped4_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_q_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped3_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped4_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_q_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped3_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped4_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_q_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped3_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped4_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped3_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped4_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_q_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped3_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped4_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_q_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped3_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped4_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_q_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped3_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped4_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_q_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped3_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped4_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_q_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped3_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped4_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_q_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped2_reg[41]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped3_reg[41]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped4_reg[41]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_q_reg[41]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped2_reg[32]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped3_reg[32]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_piped4_reg[32]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_q_reg[32]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/expres_1_piped3_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/expres_1_piped4_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/expres_1_q_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/expres_1_piped2_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/expres_1_piped3_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/expres_1_piped4_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/expres_1_q_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/expres_1_piped2_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/expres_1_piped3_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/expres_1_piped4_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/expres_1_q_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/expres_1_piped2_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/expres_1_piped3_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/expres_1_piped4_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/expres_1_q_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/expres_1_piped2_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/expres_1_piped3_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/expres_1_piped4_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/expres_1_q_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/expres_1_piped2_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/expres_1_piped3_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/expres_1_piped4_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/expres_1_q_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/expres_1_piped2_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/expres_1_piped3_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/expres_1_piped4_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/expres_1_q_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/expres_1_piped2_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/expres_1_piped3_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/expres_1_piped4_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/expres_1_q_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/expres_1_piped2_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/expres_1_piped3_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/expres_1_piped4_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/expres_1_q_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_q_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_q_reg[43]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/fractC_q_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/expres_1_piped1_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/expres_1_piped1_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/expres_1_piped1_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/expres_1_piped1_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/expres_1_piped1_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/expres_1_piped1_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/expres_1_piped1_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/expres_1_piped1_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/expres_1_piped1_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped1_reg[51]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped1_reg[50]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped1_reg[49]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped1_reg[48]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped1_reg[47]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped1_reg[46]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped1_reg[45]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped1_reg[44]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped1_reg[43]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped1_reg[42]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped1_reg[41]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped1_reg[40]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped1_reg[39]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped1_reg[38]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped1_reg[37]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped1_reg[36]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped1_reg[35]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped1_reg[34]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped1_reg[33]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped1_reg[32]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped1_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped1_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped1_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped1_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped1_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped1_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped1_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped1_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped1_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped1_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped1_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped1_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped1_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped1_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped1_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped1_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped1_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped1_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped1_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped1_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped1_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped1_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped1_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped1_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped1_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped1_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped1_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped1_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped1_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped1_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped1_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped1_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped2_reg[51]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped2_reg[50]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped2_reg[49]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped2_reg[48]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped2_reg[47]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped2_reg[46]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped2_reg[45]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped2_reg[44]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped2_reg[43]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped2_reg[42]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped2_reg[40]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped2_reg[39]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped2_reg[38]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped2_reg[37]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped2_reg[36]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped2_reg[35]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped2_reg[34]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped2_reg[33]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped2_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped2_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped2_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped2_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped2_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped2_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped2_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped2_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped2_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped2_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped2_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped2_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped2_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped2_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped2_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped2_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped2_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped2_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped2_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped2_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped2_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped2_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped2_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped2_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped2_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped2_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped2_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped2_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped2_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped2_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped2_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped2_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/expres_1_piped2_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped3_reg[51]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped4_reg[51]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_q_reg[51]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped3_reg[50]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped4_reg[50]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_q_reg[50]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped3_reg[49]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped4_reg[49]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_q_reg[49]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped3_reg[48]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped4_reg[48]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_q_reg[48]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped3_reg[47]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped4_reg[47]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_q_reg[47]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped3_reg[46]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped4_reg[46]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_q_reg[46]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped3_reg[45]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped4_reg[45]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_q_reg[45]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped3_reg[44]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped4_reg[44]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_q_reg[44]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped3_reg[43]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped4_reg[43]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped3_reg[42]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped4_reg[42]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_q_reg[42]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped3_reg[40]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped4_reg[40]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_q_reg[40]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped3_reg[39]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped4_reg[39]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_q_reg[39]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped3_reg[38]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped4_reg[38]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_q_reg[38]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped3_reg[37]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped4_reg[37]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_q_reg[37]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped3_reg[36]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped4_reg[36]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_q_reg[36]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped3_reg[35]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped4_reg[35]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_q_reg[35]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped3_reg[34]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped4_reg[34]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_q_reg[34]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped3_reg[33]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped4_reg[33]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_q_reg[33]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped3_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped4_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_q_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped3_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped4_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_q_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped3_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped4_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_q_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped3_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped4_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_q_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped3_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped4_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_q_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped3_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped4_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_q_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped3_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped4_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_q_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped3_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped4_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped3_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped4_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_q_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped3_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped4_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_q_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped3_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped4_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_q_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped3_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped4_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_q_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped3_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped4_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_q_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped3_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped4_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_q_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped3_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped4_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_q_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped3_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped4_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_q_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped3_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped4_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_q_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped3_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped4_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_q_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped3_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped4_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_q_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped3_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped4_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_q_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped3_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped4_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_q_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped3_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped4_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_q_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped3_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped4_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_q_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped3_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped4_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_q_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped3_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped4_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_q_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped3_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped4_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped3_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped4_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_q_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped3_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped4_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_q_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped3_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped4_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_q_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped3_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped4_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_q_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped3_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped4_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_q_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped3_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped4_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_q_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped2_reg[41]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped3_reg[41]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped4_reg[41]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_q_reg[41]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped2_reg[32]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped3_reg[32]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_piped4_reg[32]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_q_reg[32]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/expres_1_piped3_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/expres_1_piped4_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/expres_1_q_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/expres_1_piped2_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/expres_1_piped3_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/expres_1_piped4_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/expres_1_q_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/expres_1_piped2_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/expres_1_piped3_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/expres_1_piped4_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/expres_1_q_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/expres_1_piped2_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/expres_1_piped3_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/expres_1_piped4_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/expres_1_q_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/expres_1_piped2_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/expres_1_piped3_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/expres_1_piped4_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/expres_1_q_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/expres_1_piped2_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/expres_1_piped3_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/expres_1_piped4_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/expres_1_q_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/expres_1_piped2_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/expres_1_piped3_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/expres_1_piped4_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/expres_1_q_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/expres_1_piped2_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/expres_1_piped3_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/expres_1_piped4_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/expres_1_q_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/expres_1_piped2_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/expres_1_piped3_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/expres_1_piped4_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/expres_1_q_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_q_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_q_reg[43]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/fractC_q_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m12/expres_2_piped1_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m12/expres_2_piped2_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m12/expres_2_piped3_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m12/expres_2_piped4_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m12/expres_2_q_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m11/expres_2_piped1_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m11/expres_2_piped2_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m11/expres_2_piped3_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m11/expres_2_piped4_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m11/expres_2_q_reg[0]' is a constant and will be removed. (OPT-1206)
Information: In design 'sqrtln_top', the register 'fpmul_sqrtln_m21/expres_1_piped1_reg[1]' is removed because it is merged to 'fpmul_sqrtln_m21/expres_1_piped1_reg[10]'. (OPT-1215)
Information: In design 'sqrtln_top', the register 'fpmul_sqrtln_m21/fractC_piped1_reg[52]' is removed because it is merged to 'fpmul_sqrtln_m21/expres_1_piped1_reg[10]'. (OPT-1215)
Information: In design 'sqrtln_top', the register 'fpmul_sqrtln_m13/expres_1_piped1_reg[10]' is removed because it is merged to 'fpmul_sqrtln_m21/expres_1_piped1_reg[10]'. (OPT-1215)
Information: In design 'sqrtln_top', the register 'fpmul_sqrtln_m13/expres_1_piped1_reg[1]' is removed because it is merged to 'fpmul_sqrtln_m21/expres_1_piped1_reg[10]'. (OPT-1215)
Information: In design 'sqrtln_top', the register 'fpmul_sqrtln_m13/fractC_piped1_reg[52]' is removed because it is merged to 'fpmul_sqrtln_m21/expres_1_piped1_reg[10]'. (OPT-1215)
Information: In design 'sqrtln_top', the register 'fpmul_sqrtln_m12/fractC_piped1_reg[52]' is removed because it is merged to 'fpmul_sqrtln_m21/expres_1_piped1_reg[10]'. (OPT-1215)
Information: In design 'sqrtln_top', the register 'fpmul_sqrtln_m11/fractC_piped1_reg[52]' is removed because it is merged to 'fpmul_sqrtln_m21/expres_1_piped1_reg[10]'. (OPT-1215)
Information: In design 'sqrtln_top', the register 'fpmul_sqrtln_m21/expres_1_piped2_reg[10]' is removed because it is merged to 'fpmul_sqrtln_m21/fractC_piped2_reg[52]'. (OPT-1215)
Information: In design 'sqrtln_top', the register 'fpmul_sqrtln_m21/expres_1_piped2_reg[1]' is removed because it is merged to 'fpmul_sqrtln_m21/fractC_piped2_reg[52]'. (OPT-1215)
Information: In design 'sqrtln_top', the register 'fpmul_sqrtln_m13/fractC_piped2_reg[52]' is removed because it is merged to 'fpmul_sqrtln_m21/fractC_piped2_reg[52]'. (OPT-1215)
Information: In design 'sqrtln_top', the register 'fpmul_sqrtln_m13/expres_1_piped2_reg[10]' is removed because it is merged to 'fpmul_sqrtln_m21/fractC_piped2_reg[52]'. (OPT-1215)
Information: In design 'sqrtln_top', the register 'fpmul_sqrtln_m13/expres_1_piped2_reg[1]' is removed because it is merged to 'fpmul_sqrtln_m21/fractC_piped2_reg[52]'. (OPT-1215)
Information: In design 'sqrtln_top', the register 'fpmul_sqrtln_m12/fractC_piped2_reg[52]' is removed because it is merged to 'fpmul_sqrtln_m21/fractC_piped2_reg[52]'. (OPT-1215)
Information: In design 'sqrtln_top', the register 'fpmul_sqrtln_m11/fractC_piped2_reg[52]' is removed because it is merged to 'fpmul_sqrtln_m21/fractC_piped2_reg[52]'. (OPT-1215)
Information: In design 'sqrtln_top', the register 'fpmul_sqrtln_m21/expres_1_piped3_reg[10]' is removed because it is merged to 'fpmul_sqrtln_m21/fractC_piped3_reg[52]'. (OPT-1215)
Information: In design 'sqrtln_top', the register 'fpmul_sqrtln_m21/expres_1_piped3_reg[1]' is removed because it is merged to 'fpmul_sqrtln_m21/fractC_piped3_reg[52]'. (OPT-1215)
Information: In design 'sqrtln_top', the register 'fpmul_sqrtln_m13/fractC_piped3_reg[52]' is removed because it is merged to 'fpmul_sqrtln_m21/fractC_piped3_reg[52]'. (OPT-1215)
Information: In design 'sqrtln_top', the register 'fpmul_sqrtln_m13/expres_1_piped3_reg[10]' is removed because it is merged to 'fpmul_sqrtln_m21/fractC_piped3_reg[52]'. (OPT-1215)
Information: In design 'sqrtln_top', the register 'fpmul_sqrtln_m13/expres_1_piped3_reg[1]' is removed because it is merged to 'fpmul_sqrtln_m21/fractC_piped3_reg[52]'. (OPT-1215)
Information: In design 'sqrtln_top', the register 'fpmul_sqrtln_m12/fractC_piped3_reg[52]' is removed because it is merged to 'fpmul_sqrtln_m21/fractC_piped3_reg[52]'. (OPT-1215)
Information: In design 'sqrtln_top', the register 'fpmul_sqrtln_m11/fractC_piped3_reg[52]' is removed because it is merged to 'fpmul_sqrtln_m21/fractC_piped3_reg[52]'. (OPT-1215)
Information: In design 'sqrtln_top', the register 'fpmul_sqrtln_m21/expres_1_piped4_reg[10]' is removed because it is merged to 'fpmul_sqrtln_m21/fractC_piped4_reg[52]'. (OPT-1215)
Information: In design 'sqrtln_top', the register 'fpmul_sqrtln_m21/expres_1_piped4_reg[1]' is removed because it is merged to 'fpmul_sqrtln_m21/fractC_piped4_reg[52]'. (OPT-1215)
Information: In design 'sqrtln_top', the register 'fpmul_sqrtln_m13/fractC_piped4_reg[52]' is removed because it is merged to 'fpmul_sqrtln_m21/fractC_piped4_reg[52]'. (OPT-1215)
Information: In design 'sqrtln_top', the register 'fpmul_sqrtln_m13/expres_1_piped4_reg[10]' is removed because it is merged to 'fpmul_sqrtln_m21/fractC_piped4_reg[52]'. (OPT-1215)
Information: In design 'sqrtln_top', the register 'fpmul_sqrtln_m13/expres_1_piped4_reg[1]' is removed because it is merged to 'fpmul_sqrtln_m21/fractC_piped4_reg[52]'. (OPT-1215)
Information: In design 'sqrtln_top', the register 'fpmul_sqrtln_m12/fractC_piped4_reg[52]' is removed because it is merged to 'fpmul_sqrtln_m21/fractC_piped4_reg[52]'. (OPT-1215)
Information: In design 'sqrtln_top', the register 'fpmul_sqrtln_m11/fractC_piped4_reg[52]' is removed because it is merged to 'fpmul_sqrtln_m21/fractC_piped4_reg[52]'. (OPT-1215)
Information: In design 'sqrtln_top', the register 'fpmul_sqrtln_m21/expres_1_q_reg[10]' is removed because it is merged to 'fpmul_sqrtln_m21/fractC_q_reg[52]'. (OPT-1215)
Information: In design 'sqrtln_top', the register 'fpmul_sqrtln_m21/expres_1_q_reg[1]' is removed because it is merged to 'fpmul_sqrtln_m21/fractC_q_reg[52]'. (OPT-1215)
Information: In design 'sqrtln_top', the register 'fpmul_sqrtln_m13/fractC_q_reg[52]' is removed because it is merged to 'fpmul_sqrtln_m21/fractC_q_reg[52]'. (OPT-1215)
Information: In design 'sqrtln_top', the register 'fpmul_sqrtln_m13/expres_1_q_reg[10]' is removed because it is merged to 'fpmul_sqrtln_m21/fractC_q_reg[52]'. (OPT-1215)
Information: In design 'sqrtln_top', the register 'fpmul_sqrtln_m13/expres_1_q_reg[1]' is removed because it is merged to 'fpmul_sqrtln_m21/fractC_q_reg[52]'. (OPT-1215)
Information: In design 'sqrtln_top', the register 'fpmul_sqrtln_m12/fractC_q_reg[52]' is removed because it is merged to 'fpmul_sqrtln_m21/fractC_q_reg[52]'. (OPT-1215)
Information: In design 'sqrtln_top', the register 'fpmul_sqrtln_m11/fractC_q_reg[52]' is removed because it is merged to 'fpmul_sqrtln_m21/fractC_q_reg[52]'. (OPT-1215)
Information: In design 'sqrtln_top', the register 'fpmul_sqrtln_m11/expres_2_piped1_reg[10]' is removed because it is merged to 'fpmul_sqrtln_m12/expres_2_piped1_reg[10]'. (OPT-1215)
Information: In design 'sqrtln_top', the register 'fpmul_sqrtln_m11/expres_2_piped1_reg[9]' is removed because it is merged to 'fpmul_sqrtln_m12/expres_2_piped1_reg[9]'. (OPT-1215)
Information: In design 'sqrtln_top', the register 'fpmul_sqrtln_m11/expres_2_piped1_reg[8]' is removed because it is merged to 'fpmul_sqrtln_m12/expres_2_piped1_reg[8]'. (OPT-1215)
Information: In design 'sqrtln_top', the register 'fpmul_sqrtln_m11/expres_2_piped1_reg[7]' is removed because it is merged to 'fpmul_sqrtln_m12/expres_2_piped1_reg[7]'. (OPT-1215)
Information: In design 'sqrtln_top', the register 'fpmul_sqrtln_m11/expres_2_piped1_reg[6]' is removed because it is merged to 'fpmul_sqrtln_m12/expres_2_piped1_reg[6]'. (OPT-1215)
Information: In design 'sqrtln_top', the register 'fpmul_sqrtln_m11/expres_2_piped1_reg[5]' is removed because it is merged to 'fpmul_sqrtln_m12/expres_2_piped1_reg[5]'. (OPT-1215)
Information: In design 'sqrtln_top', the register 'fpmul_sqrtln_m11/expres_2_piped1_reg[4]' is removed because it is merged to 'fpmul_sqrtln_m12/expres_2_piped1_reg[4]'. (OPT-1215)
Information: In design 'sqrtln_top', the register 'fpmul_sqrtln_m11/expres_2_piped1_reg[3]' is removed because it is merged to 'fpmul_sqrtln_m12/expres_2_piped1_reg[3]'. (OPT-1215)
Information: In design 'sqrtln_top', the register 'fpmul_sqrtln_m11/expres_2_piped1_reg[2]' is removed because it is merged to 'fpmul_sqrtln_m12/expres_2_piped1_reg[2]'. (OPT-1215)
Information: In design 'sqrtln_top', the register 'fpmul_sqrtln_m11/expres_2_piped1_reg[1]' is removed because it is merged to 'fpmul_sqrtln_m12/expres_2_piped1_reg[1]'. (OPT-1215)
Information: In design 'sqrtln_top', the register 'fpmul_sqrtln_m11/expres_2_piped2_reg[10]' is removed because it is merged to 'fpmul_sqrtln_m12/expres_2_piped2_reg[10]'. (OPT-1215)
Information: In design 'sqrtln_top', the register 'fpmul_sqrtln_m11/expres_2_piped3_reg[10]' is removed because it is merged to 'fpmul_sqrtln_m12/expres_2_piped3_reg[10]'. (OPT-1215)
Information: In design 'sqrtln_top', the register 'fpmul_sqrtln_m11/expres_2_piped4_reg[10]' is removed because it is merged to 'fpmul_sqrtln_m12/expres_2_piped4_reg[10]'. (OPT-1215)
Information: In design 'sqrtln_top', the register 'fpmul_sqrtln_m11/expres_2_q_reg[10]' is removed because it is merged to 'fpmul_sqrtln_m12/expres_2_q_reg[10]'. (OPT-1215)
Information: In design 'sqrtln_top', the register 'fpmul_sqrtln_m11/expres_2_piped2_reg[9]' is removed because it is merged to 'fpmul_sqrtln_m12/expres_2_piped2_reg[9]'. (OPT-1215)
Information: In design 'sqrtln_top', the register 'fpmul_sqrtln_m11/expres_2_piped3_reg[9]' is removed because it is merged to 'fpmul_sqrtln_m12/expres_2_piped3_reg[9]'. (OPT-1215)
Information: In design 'sqrtln_top', the register 'fpmul_sqrtln_m11/expres_2_piped4_reg[9]' is removed because it is merged to 'fpmul_sqrtln_m12/expres_2_piped4_reg[9]'. (OPT-1215)
Information: In design 'sqrtln_top', the register 'fpmul_sqrtln_m11/expres_2_q_reg[9]' is removed because it is merged to 'fpmul_sqrtln_m12/expres_2_q_reg[9]'. (OPT-1215)
Information: In design 'sqrtln_top', the register 'fpmul_sqrtln_m11/expres_2_piped2_reg[8]' is removed because it is merged to 'fpmul_sqrtln_m12/expres_2_piped2_reg[8]'. (OPT-1215)
Information: In design 'sqrtln_top', the register 'fpmul_sqrtln_m11/expres_2_piped3_reg[8]' is removed because it is merged to 'fpmul_sqrtln_m12/expres_2_piped3_reg[8]'. (OPT-1215)
Information: In design 'sqrtln_top', the register 'fpmul_sqrtln_m11/expres_2_piped4_reg[8]' is removed because it is merged to 'fpmul_sqrtln_m12/expres_2_piped4_reg[8]'. (OPT-1215)
Information: In design 'sqrtln_top', the register 'fpmul_sqrtln_m11/expres_2_q_reg[8]' is removed because it is merged to 'fpmul_sqrtln_m12/expres_2_q_reg[8]'. (OPT-1215)
Information: In design 'sqrtln_top', the register 'fpmul_sqrtln_m11/expres_2_piped2_reg[7]' is removed because it is merged to 'fpmul_sqrtln_m12/expres_2_piped2_reg[7]'. (OPT-1215)
Information: In design 'sqrtln_top', the register 'fpmul_sqrtln_m11/expres_2_piped3_reg[7]' is removed because it is merged to 'fpmul_sqrtln_m12/expres_2_piped3_reg[7]'. (OPT-1215)
Information: In design 'sqrtln_top', the register 'fpmul_sqrtln_m11/expres_2_piped4_reg[7]' is removed because it is merged to 'fpmul_sqrtln_m12/expres_2_piped4_reg[7]'. (OPT-1215)
Information: In design 'sqrtln_top', the register 'fpmul_sqrtln_m11/expres_2_q_reg[7]' is removed because it is merged to 'fpmul_sqrtln_m12/expres_2_q_reg[7]'. (OPT-1215)
Information: In design 'sqrtln_top', the register 'fpmul_sqrtln_m11/expres_2_piped2_reg[6]' is removed because it is merged to 'fpmul_sqrtln_m12/expres_2_piped2_reg[6]'. (OPT-1215)
Information: In design 'sqrtln_top', the register 'fpmul_sqrtln_m11/expres_2_piped3_reg[6]' is removed because it is merged to 'fpmul_sqrtln_m12/expres_2_piped3_reg[6]'. (OPT-1215)
Information: In design 'sqrtln_top', the register 'fpmul_sqrtln_m11/expres_2_piped4_reg[6]' is removed because it is merged to 'fpmul_sqrtln_m12/expres_2_piped4_reg[6]'. (OPT-1215)
Information: In design 'sqrtln_top', the register 'fpmul_sqrtln_m11/expres_2_q_reg[6]' is removed because it is merged to 'fpmul_sqrtln_m12/expres_2_q_reg[6]'. (OPT-1215)
Information: In design 'sqrtln_top', the register 'fpmul_sqrtln_m11/expres_2_piped2_reg[5]' is removed because it is merged to 'fpmul_sqrtln_m12/expres_2_piped2_reg[5]'. (OPT-1215)
Information: In design 'sqrtln_top', the register 'fpmul_sqrtln_m11/expres_2_piped3_reg[5]' is removed because it is merged to 'fpmul_sqrtln_m12/expres_2_piped3_reg[5]'. (OPT-1215)
Information: In design 'sqrtln_top', the register 'fpmul_sqrtln_m11/expres_2_piped4_reg[5]' is removed because it is merged to 'fpmul_sqrtln_m12/expres_2_piped4_reg[5]'. (OPT-1215)
Information: In design 'sqrtln_top', the register 'fpmul_sqrtln_m11/expres_2_q_reg[5]' is removed because it is merged to 'fpmul_sqrtln_m12/expres_2_q_reg[5]'. (OPT-1215)
Information: In design 'sqrtln_top', the register 'fpmul_sqrtln_m11/expres_2_piped2_reg[4]' is removed because it is merged to 'fpmul_sqrtln_m12/expres_2_piped2_reg[4]'. (OPT-1215)
Information: In design 'sqrtln_top', the register 'fpmul_sqrtln_m11/expres_2_piped3_reg[4]' is removed because it is merged to 'fpmul_sqrtln_m12/expres_2_piped3_reg[4]'. (OPT-1215)
Information: In design 'sqrtln_top', the register 'fpmul_sqrtln_m11/expres_2_piped4_reg[4]' is removed because it is merged to 'fpmul_sqrtln_m12/expres_2_piped4_reg[4]'. (OPT-1215)
Information: In design 'sqrtln_top', the register 'fpmul_sqrtln_m11/expres_2_q_reg[4]' is removed because it is merged to 'fpmul_sqrtln_m12/expres_2_q_reg[4]'. (OPT-1215)
Information: In design 'sqrtln_top', the register 'fpmul_sqrtln_m11/expres_2_piped2_reg[3]' is removed because it is merged to 'fpmul_sqrtln_m12/expres_2_piped2_reg[3]'. (OPT-1215)
Information: In design 'sqrtln_top', the register 'fpmul_sqrtln_m11/expres_2_piped3_reg[3]' is removed because it is merged to 'fpmul_sqrtln_m12/expres_2_piped3_reg[3]'. (OPT-1215)
Information: In design 'sqrtln_top', the register 'fpmul_sqrtln_m11/expres_2_piped4_reg[3]' is removed because it is merged to 'fpmul_sqrtln_m12/expres_2_piped4_reg[3]'. (OPT-1215)
Information: In design 'sqrtln_top', the register 'fpmul_sqrtln_m11/expres_2_q_reg[3]' is removed because it is merged to 'fpmul_sqrtln_m12/expres_2_q_reg[3]'. (OPT-1215)
Information: In design 'sqrtln_top', the register 'fpmul_sqrtln_m11/expres_2_piped2_reg[2]' is removed because it is merged to 'fpmul_sqrtln_m12/expres_2_piped2_reg[2]'. (OPT-1215)
Information: In design 'sqrtln_top', the register 'fpmul_sqrtln_m11/expres_2_piped3_reg[2]' is removed because it is merged to 'fpmul_sqrtln_m12/expres_2_piped3_reg[2]'. (OPT-1215)
Information: In design 'sqrtln_top', the register 'fpmul_sqrtln_m11/expres_2_piped4_reg[2]' is removed because it is merged to 'fpmul_sqrtln_m12/expres_2_piped4_reg[2]'. (OPT-1215)
Information: In design 'sqrtln_top', the register 'fpmul_sqrtln_m11/expres_2_q_reg[2]' is removed because it is merged to 'fpmul_sqrtln_m12/expres_2_q_reg[2]'. (OPT-1215)
Information: In design 'sqrtln_top', the register 'fpmul_sqrtln_m11/expres_2_piped2_reg[1]' is removed because it is merged to 'fpmul_sqrtln_m12/expres_2_piped2_reg[1]'. (OPT-1215)
Information: In design 'sqrtln_top', the register 'fpmul_sqrtln_m11/expres_2_piped3_reg[1]' is removed because it is merged to 'fpmul_sqrtln_m12/expres_2_piped3_reg[1]'. (OPT-1215)
Information: In design 'sqrtln_top', the register 'fpmul_sqrtln_m11/expres_2_piped4_reg[1]' is removed because it is merged to 'fpmul_sqrtln_m12/expres_2_piped4_reg[1]'. (OPT-1215)
Information: In design 'sqrtln_top', the register 'fpmul_sqrtln_m11/expres_2_q_reg[1]' is removed because it is merged to 'fpmul_sqrtln_m12/expres_2_q_reg[1]'. (OPT-1215)
 Implement Synthetic for 'sqrtln_top'.
  Processing 'fpmul_DW02_mult_5_stage_J1_0_0'
Information: The register 'mult_x_1/clk_r_REG724_S1' will be removed. (OPT-1207)
Information: The register 'mult_x_1/clk_r_REG728_S1' will be removed. (OPT-1207)
Information: The register 'mult_x_1/clk_r_REG731_S1' will be removed. (OPT-1207)
Information: The register 'mult_x_1/clk_r_REG732_S1' will be removed. (OPT-1207)
  Processing 'fpmul_DW02_mult_5_stage_J1_1_0'
Information: In design 'fpmul_DW02_mult_5_stage_J1_1_0', the register 'mult_x_1/R_32_clk_r_REG709_S1' is removed because it is merged to 'mult_x_1/clk_r_REG721_S1'. (OPT-1215)
Information: In design 'fpmul_DW02_mult_5_stage_J1_1_0', the register 'mult_x_1/clk_r_REG286_S1' is removed because it is merged to 'mult_x_1/clk_r_REG301_S1'. (OPT-1215)
Information: In design 'fpmul_DW02_mult_5_stage_J1_1_0', the register 'mult_x_1/clk_r_REG296_S1' is removed because it is merged to 'mult_x_1/clk_r_REG301_S1'. (OPT-1215)
Information: In design 'fpmul_DW02_mult_5_stage_J1_1_0', the register 'mult_x_1/clk_r_REG315_S1' is removed because it is merged to 'mult_x_1/clk_r_REG336_S1'. (OPT-1215)
Information: In design 'fpmul_DW02_mult_5_stage_J1_1_0', the register 'mult_x_1/clk_r_REG325_S1' is removed because it is merged to 'mult_x_1/clk_r_REG336_S1'. (OPT-1215)
Information: In design 'fpmul_DW02_mult_5_stage_J1_1_0', the register 'mult_x_1/clk_r_REG326_S1' is removed because it is merged to 'mult_x_1/clk_r_REG336_S1'. (OPT-1215)
Information: In design 'fpmul_DW02_mult_5_stage_J1_1_0', the register 'mult_x_1/clk_r_REG270_S1' is removed because it is merged to 'mult_x_1/clk_r_REG275_S1'. (OPT-1215)
Information: In design 'fpmul_DW02_mult_5_stage_J1_1_0', the register 'mult_x_1/clk_r_REG271_S1' is removed because it is merged to 'mult_x_1/clk_r_REG275_S1'. (OPT-1215)
Information: In design 'fpmul_DW02_mult_5_stage_J1_1_0', the register 'mult_x_1/clk_r_REG733_S1' is removed because it is merged to 'mult_x_1/clk_r_REG742_S1'. (OPT-1215)
Information: In design 'fpmul_DW02_mult_5_stage_J1_1_0', the register 'mult_x_1/clk_r_REG745_S1' is removed because it is merged to 'mult_x_1/clk_r_REG742_S1'. (OPT-1215)
Information: In design 'fpmul_DW02_mult_5_stage_J1_1_0', the register 'mult_x_1/clk_r_REG357_S1' is removed because it is merged to 'mult_x_1/clk_r_REG366_S1'. (OPT-1215)
Information: In design 'fpmul_DW02_mult_5_stage_J1_1_0', the register 'mult_x_1/clk_r_REG345_S1' is removed because it is merged to 'mult_x_1/clk_r_REG366_S1'. (OPT-1215)
Information: In design 'fpmul_DW02_mult_5_stage_J1_1_0', the register 'mult_x_1/clk_r_REG356_S1' is removed because it is merged to 'mult_x_1/clk_r_REG366_S1'. (OPT-1215)
Information: In design 'fpmul_DW02_mult_5_stage_J1_1_0', the register 'mult_x_1/clk_r_REG784_S1' is removed because it is merged to 'mult_x_1/clk_r_REG787_S1'. (OPT-1215)
Information: In design 'fpmul_DW02_mult_5_stage_J1_1_0', the register 'mult_x_1/clk_r_REG539_S1' is removed because it is merged to 'mult_x_1/clk_r_REG536_S1'. (OPT-1215)
Information: In design 'fpmul_DW02_mult_5_stage_J1_1_0', the register 'mult_x_1/clk_r_REG527_S1' is removed because it is merged to 'mult_x_1/clk_r_REG536_S1'. (OPT-1215)
Information: In design 'fpmul_DW02_mult_5_stage_J1_1_0', the register 'mult_x_1/clk_r_REG545_S1' is removed because it is merged to 'mult_x_1/clk_r_REG536_S1'. (OPT-1215)
Information: In design 'fpmul_DW02_mult_5_stage_J1_1_0', the register 'mult_x_1/clk_r_REG408_S1' is removed because it is merged to 'mult_x_1/clk_r_REG419_S1'. (OPT-1215)
Information: In design 'fpmul_DW02_mult_5_stage_J1_1_0', the register 'mult_x_1/clk_r_REG418_S1' is removed because it is merged to 'mult_x_1/clk_r_REG419_S1'. (OPT-1215)
Information: In design 'fpmul_DW02_mult_5_stage_J1_1_0', the register 'mult_x_1/clk_r_REG426_S1' is removed because it is merged to 'mult_x_1/clk_r_REG419_S1'. (OPT-1215)
Information: In design 'fpmul_DW02_mult_5_stage_J1_1_0', the register 'mult_x_1/clk_r_REG763_S1' is removed because it is merged to 'mult_x_1/clk_r_REG754_S1'. (OPT-1215)
Information: In design 'fpmul_DW02_mult_5_stage_J1_1_0', the register 'mult_x_1/clk_r_REG767_S1' is removed because it is merged to 'mult_x_1/clk_r_REG754_S1'. (OPT-1215)
Information: In design 'fpmul_DW02_mult_5_stage_J1_1_0', the register 'mult_x_1/clk_r_REG594_S1' is removed because it is merged to 'mult_x_1/clk_r_REG592_S1'. (OPT-1215)
Information: In design 'fpmul_DW02_mult_5_stage_J1_1_0', the register 'mult_x_1/clk_r_REG584_S1' is removed because it is merged to 'mult_x_1/clk_r_REG592_S1'. (OPT-1215)
Information: In design 'fpmul_DW02_mult_5_stage_J1_1_0', the register 'mult_x_1/clk_r_REG599_S1' is removed because it is merged to 'mult_x_1/clk_r_REG592_S1'. (OPT-1215)
Information: In design 'fpmul_DW02_mult_5_stage_J1_1_0', the register 'mult_x_1/clk_r_REG377_S1' is removed because it is merged to 'mult_x_1/clk_r_REG386_S1'. (OPT-1215)
Information: In design 'fpmul_DW02_mult_5_stage_J1_1_0', the register 'mult_x_1/clk_r_REG395_S1' is removed because it is merged to 'mult_x_1/clk_r_REG386_S1'. (OPT-1215)
Information: In design 'fpmul_DW02_mult_5_stage_J1_1_0', the register 'mult_x_1/clk_r_REG568_S1' is removed because it is merged to 'mult_x_1/clk_r_REG566_S1'. (OPT-1215)
Information: In design 'fpmul_DW02_mult_5_stage_J1_1_0', the register 'mult_x_1/clk_r_REG554_S1' is removed because it is merged to 'mult_x_1/clk_r_REG566_S1'. (OPT-1215)
Information: In design 'fpmul_DW02_mult_5_stage_J1_1_0', the register 'mult_x_1/clk_r_REG573_S1' is removed because it is merged to 'mult_x_1/clk_r_REG566_S1'. (OPT-1215)
Information: In design 'fpmul_DW02_mult_5_stage_J1_1_0', the register 'mult_x_1/clk_r_REG852_S1' is removed because it is merged to 'mult_x_1/clk_r_REG846_S1'. (OPT-1215)
Information: In design 'fpmul_DW02_mult_5_stage_J1_1_0', the register 'mult_x_1/clk_r_REG269_S1' is removed because it is merged to 'mult_x_1/clk_r_REG277_S1'. (OPT-1215)
Information: In design 'fpmul_DW02_mult_5_stage_J1_1_0', the register 'mult_x_1/clk_r_REG437_S1' is removed because it is merged to 'mult_x_1/clk_r_REG447_S1'. (OPT-1215)
Information: In design 'fpmul_DW02_mult_5_stage_J1_1_0', the register 'mult_x_1/clk_r_REG446_S1' is removed because it is merged to 'mult_x_1/clk_r_REG447_S1'. (OPT-1215)
Information: In design 'fpmul_DW02_mult_5_stage_J1_1_0', the register 'mult_x_1/clk_r_REG457_S1' is removed because it is merged to 'mult_x_1/clk_r_REG447_S1'. (OPT-1215)
Information: In design 'fpmul_DW02_mult_5_stage_J1_1_0', the register 'mult_x_1/clk_r_REG466_S1' is removed because it is merged to 'mult_x_1/clk_r_REG480_S1'. (OPT-1215)
Information: In design 'fpmul_DW02_mult_5_stage_J1_1_0', the register 'mult_x_1/clk_r_REG478_S1' is removed because it is merged to 'mult_x_1/clk_r_REG480_S1'. (OPT-1215)
Information: In design 'fpmul_DW02_mult_5_stage_J1_1_0', the register 'mult_x_1/clk_r_REG485_S1' is removed because it is merged to 'mult_x_1/clk_r_REG480_S1'. (OPT-1215)
Information: In design 'fpmul_DW02_mult_5_stage_J1_1_0', the register 'mult_x_1/clk_r_REG500_S1' is removed because it is merged to 'mult_x_1/clk_r_REG512_S1'. (OPT-1215)
Information: In design 'fpmul_DW02_mult_5_stage_J1_1_0', the register 'mult_x_1/clk_r_REG510_S1' is removed because it is merged to 'mult_x_1/clk_r_REG512_S1'. (OPT-1215)
Information: In design 'fpmul_DW02_mult_5_stage_J1_1_0', the register 'mult_x_1/clk_r_REG516_S1' is removed because it is merged to 'mult_x_1/clk_r_REG512_S1'. (OPT-1215)
Information: In design 'fpmul_DW02_mult_5_stage_J1_1_0', the register 'mult_x_1/clk_r_REG814_S1' is removed because it is merged to 'mult_x_1/clk_r_REG821_S1'. (OPT-1215)
Information: In design 'fpmul_DW02_mult_5_stage_J1_1_0', the register 'mult_x_1/clk_r_REG836_S1' is removed because it is merged to 'mult_x_1/clk_r_REG838_S1'. (OPT-1215)
Information: In design 'fpmul_DW02_mult_5_stage_J1_1_0', the register 'mult_x_1/clk_r_REG973_S1' is removed because it is merged to 'mult_x_1/clk_r_REG972_S1'. (OPT-1215)
Information: In design 'fpmul_DW02_mult_5_stage_J1_1_0', the register 'mult_x_1/clk_r_REG628_S1' is removed because it is merged to 'mult_x_1/clk_r_REG608_S1'. (OPT-1215)
Information: In design 'fpmul_DW02_mult_5_stage_J1_1_0', the register 'mult_x_1/clk_r_REG652_S1' is removed because it is merged to 'mult_x_1/clk_r_REG637_S1'. (OPT-1215)
Information: In design 'fpmul_DW02_mult_5_stage_J1_1_0', the register 'mult_x_1/clk_r_REG677_S1' is removed because it is merged to 'mult_x_1/clk_r_REG663_S1'. (OPT-1215)
Information: In design 'fpmul_DW02_mult_5_stage_J1_1_0', the register 'mult_x_1/clk_r_REG699_S1' is removed because it is merged to 'mult_x_1/clk_r_REG687_S1'. (OPT-1215)
Information: In design 'fpmul_DW02_mult_5_stage_J1_1_0', the register 'mult_x_1/clk_r_REG2_S1' is removed because it is merged to 'mult_x_1/clk_r_REG0_S1'. (OPT-1215)
  Processing 'fpadd_0'

  Updating timing information
Information: Updating design information... (UID-85)
Information: Complementing port 'rst' in design 'fpadd_0'.
	 The new name of the port is 'rst_BAR'. (OPT-319)
Information: Complementing port 'rst' in design 'fpadd_1'.
	 The new name of the port is 'rst_BAR'. (OPT-319)
Information: Complementing port 'rst' in design 'fpadd_2'.
	 The new name of the port is 'rst_BAR'. (OPT-319)
Information: Complementing port 'rst_BAR' in design 'fpadd_2'.
	 The new name of the port is 'rst'. (OPT-319)
Information: Complementing port 'rst_BAR' in design 'fpadd_1'.
	 The new name of the port is 'rst'. (OPT-319)
Information: Complementing port 'rst_BAR' in design 'fpadd_0'.
	 The new name of the port is 'rst'. (OPT-319)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG613_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG416_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG199_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG431_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG411_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG335_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG365_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG166_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG372_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG225_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG556_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG342_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG626_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG462_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG292_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG715_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG635_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG566_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG551_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG600_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG571_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG531_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG497_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG586_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG612_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG597_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG336_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG456_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG441_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG396_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG436_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG536_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG401_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG621_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG582_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG581_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG631_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG561_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG611_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG576_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG521_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG406_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG511_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG541_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG496_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG451_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG591_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG481_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG632_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG461_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG471_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG506_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG422_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG486_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG501_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG491_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG606_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG688_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG361_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG367_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG385_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG373_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG616_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG379_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG476_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG426_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG711_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG644_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG516_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG526_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG200_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/R_8_clk_r_REG663_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/R_9_clk_r_REG663_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/R_7_clk_r_REG638_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/R_6_clk_r_REG638_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/R_4_clk_r_REG472_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/R_5_clk_r_REG472_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/R_3_clk_r_REG708_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/R_2_clk_r_REG708_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/R_1_clk_r_REG572_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/R_0_clk_r_REG572_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG366_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG562_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG637_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG209_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG213_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG522_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG256_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG307_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG262_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG354_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG647_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG263_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG517_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG648_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG248_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG608_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG618_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG671_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG412_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG195_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG232_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG330_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG136_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG432_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG341_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG353_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG675_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG392_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG502_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG437_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG652_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG442_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG348_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG196_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG466_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG655_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG537_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG546_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG421_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG360_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG378_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG305_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG687_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG683_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG679_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG691_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG727_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG659_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG667_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG695_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG699_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG703_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG656_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG660_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG664_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG668_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG672_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG676_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG680_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG684_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG692_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG696_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG700_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG707_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG704_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG712_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG719_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG716_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG723_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG720_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG377_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG384_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG380_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG390_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG391_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG386_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG397_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG402_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG407_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG417_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG427_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG446_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG447_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG457_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG467_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG477_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG482_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG487_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG492_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG507_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG527_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG532_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG542_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG547_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG552_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG557_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG567_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG577_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG587_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG605_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG601_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG602_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG607_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG617_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG622_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG623_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG627_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG628_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG641_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG642_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG636_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG643_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG651_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG83_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG71_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG71_S1' will be removed. (OPT-1207)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG65_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG65_S1' will be removed. (OPT-1207)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG101_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG101_S1' will be removed. (OPT-1207)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG95_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG133_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG123_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG170_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG178_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG135_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG282_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG132_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG127_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG122_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG116_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG311_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG229_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG272_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG208_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG203_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG280_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG278_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG175_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG181_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG105_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG310_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG224_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG279_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG277_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG174_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG184_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG180_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG162_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG284_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG260_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG596_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG452_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG592_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG512_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG294_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG306_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG304_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG322_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG329_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG347_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG359_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG371_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG258_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG252_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG254_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG234_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG296_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG286_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG308_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG323_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG298_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG318_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG325_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG331_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG337_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG343_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG349_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG355_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG613_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG416_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG199_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG431_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG411_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG335_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG365_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG166_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG372_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG225_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG556_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG342_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG626_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG462_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG292_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG715_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG635_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG566_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG551_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG600_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG571_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG531_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG497_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG586_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG612_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG597_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG336_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG456_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG441_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG396_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG436_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG536_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG401_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG621_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG582_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG581_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG631_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG561_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG611_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG576_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG521_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG406_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG511_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG541_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG496_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG451_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG591_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG481_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG632_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG461_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG471_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG506_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG422_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG486_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG501_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG491_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG606_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG688_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG361_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG367_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG385_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG373_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG616_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG379_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG476_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG426_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG711_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG644_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG516_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG526_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG200_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/R_8_clk_r_REG663_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/R_9_clk_r_REG663_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/R_7_clk_r_REG638_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/R_6_clk_r_REG638_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/R_4_clk_r_REG472_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/R_5_clk_r_REG472_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/R_3_clk_r_REG708_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/R_2_clk_r_REG708_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/R_1_clk_r_REG572_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/R_0_clk_r_REG572_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG366_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG562_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG637_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG209_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG213_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG522_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG256_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG307_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG262_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG354_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG647_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG263_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG517_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG648_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG248_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG608_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG618_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG671_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG412_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG195_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG232_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG330_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG136_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG432_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG341_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG353_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG675_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG392_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG502_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG437_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG652_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG442_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG348_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG196_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG466_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG655_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG537_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG546_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG421_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG360_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG378_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG305_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG687_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG683_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG679_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG691_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG727_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG659_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG667_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG695_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG699_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG703_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG656_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG660_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG664_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG668_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG672_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG676_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG680_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG684_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG692_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG696_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG700_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG707_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG704_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG712_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG719_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG716_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG723_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG720_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG377_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG384_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG380_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG390_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG391_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG386_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG397_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG402_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG407_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG417_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG427_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG446_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG447_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG457_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG467_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG477_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG482_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG487_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG492_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG507_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG527_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG532_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG542_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG547_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG552_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG557_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG567_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG577_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG587_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG605_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG601_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG602_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG607_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG617_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG622_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG623_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG627_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG628_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG641_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG642_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG636_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG643_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG651_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG83_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG71_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG71_S1' will be removed. (OPT-1207)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG65_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG65_S1' will be removed. (OPT-1207)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG101_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG101_S1' will be removed. (OPT-1207)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG95_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG133_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG123_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG170_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG178_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG135_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG282_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG132_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG127_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG122_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG116_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG311_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG229_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG272_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG208_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG203_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG280_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG278_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG175_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG181_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG105_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG310_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG224_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG279_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG277_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG174_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG184_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG180_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG162_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG284_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG260_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG596_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG452_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG592_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG512_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG294_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG306_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG304_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG322_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG329_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG347_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG359_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG371_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG258_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG252_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG254_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG234_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG296_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG286_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG308_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG323_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG298_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG318_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG325_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG331_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG337_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG343_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG349_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG355_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG168_S2' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG205_S2' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG197_S2' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG129_S2' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG129_S2' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG205_S2' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG197_S2' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG168_S2' is a constant and will be removed. (OPT-1206)
Information: In design 'sqrtln_top', the register 'fpmul_sqrtln_m12/vishal1/mult_x_1/clk_r_REG938_S1' is removed because it is merged to 'fpmul_sqrtln_m12/vishal1/mult_x_1/clk_r_REG721_S1'. (OPT-1215)
Information: In design 'sqrtln_top', the register 'fpmul_sqrtln_m12/vishal1/mult_x_1/clk_r_REG480_S1' is removed because it is merged to 'fpmul_sqrtln_m12/vishal1/mult_x_1/clk_r_REG905_S1'. (OPT-1215)
Information: In design 'sqrtln_top', the register 'fpmul_sqrtln_m12/vishal1/mult_x_1/clk_r_REG881_S1' is removed because it is merged to 'fpmul_sqrtln_m12/vishal1/mult_x_1/clk_r_REG301_S1'. (OPT-1215)
Information: In design 'sqrtln_top', the register 'fpmul_sqrtln_m12/vishal1/mult_x_1/clk_r_REG885_S1' is removed because it is merged to 'fpmul_sqrtln_m12/vishal1/mult_x_1/clk_r_REG336_S1'. (OPT-1215)
Information: In design 'sqrtln_top', the register 'fpmul_sqrtln_m12/vishal1/mult_x_1/clk_r_REG877_S1' is removed because it is merged to 'fpmul_sqrtln_m12/vishal1/mult_x_1/clk_r_REG275_S1'. (OPT-1215)
Information: In design 'sqrtln_top', the register 'fpmul_sqrtln_m12/vishal1/mult_x_1/clk_r_REG536_S1' is removed because it is merged to 'fpmul_sqrtln_m12/vishal1/mult_x_1/clk_r_REG913_S1'. (OPT-1215)
Information: In design 'sqrtln_top', the register 'fpmul_sqrtln_m12/vishal1/mult_x_1/clk_r_REG870_S1' is removed because it is merged to 'fpmul_sqrtln_m12/vishal1/mult_x_1/clk_r_REG971_S1'. (OPT-1215)
Information: In design 'sqrtln_top', the register 'fpmul_sqrtln_m12/vishal1/mult_x_1/clk_r_REG942_S1' is removed because it is merged to 'fpmul_sqrtln_m12/vishal1/mult_x_1/clk_r_REG742_S1'. (OPT-1215)
Information: In design 'sqrtln_top', the register 'fpmul_sqrtln_m12/vishal1/mult_x_1/clk_r_REG889_S1' is removed because it is merged to 'fpmul_sqrtln_m12/vishal1/mult_x_1/clk_r_REG366_S1'. (OPT-1215)
Information: In design 'sqrtln_top', the register 'fpmul_sqrtln_m12/vishal1/mult_x_1/clk_r_REG950_S1' is removed because it is merged to 'fpmul_sqrtln_m12/vishal1/mult_x_1/clk_r_REG787_S1'. (OPT-1215)
Information: In design 'sqrtln_top', the register 'fpmul_sqrtln_m12/vishal1/mult_x_1/clk_r_REG954_S1' is removed because it is merged to 'fpmul_sqrtln_m12/vishal1/mult_x_1/R_36_clk_r_REG796_S1'. (OPT-1215)
Information: In design 'sqrtln_top', the register 'fpmul_sqrtln_m12/vishal1/mult_x_1/clk_r_REG566_S1' is removed because it is merged to 'fpmul_sqrtln_m12/vishal1/mult_x_1/clk_r_REG917_S1'. (OPT-1215)
Information: In design 'sqrtln_top', the register 'fpmul_sqrtln_m12/vishal1/mult_x_1/clk_r_REG970_S1' is removed because it is merged to 'fpmul_sqrtln_m12/vishal1/mult_x_1/R_31_clk_r_REG866_S1'. (OPT-1215)
Information: In design 'sqrtln_top', the register 'fpmul_sqrtln_m12/vishal1/mult_x_1/clk_r_REG376_S1' is removed because it is merged to 'fpmul_sqrtln_m12/vishal1/mult_x_1/clk_r_REG892_S1'. (OPT-1215)
Information: In design 'sqrtln_top', the register 'fpmul_sqrtln_m12/vishal1/mult_x_1/clk_r_REG285_S1' is removed because it is merged to 'fpmul_sqrtln_m12/vishal1/mult_x_1/clk_r_REG880_S1'. (OPT-1215)
Information: In design 'sqrtln_top', the register 'fpmul_sqrtln_m12/vishal1/mult_x_1/clk_r_REG277_S1' is removed because it is merged to 'fpmul_sqrtln_m12/vishal1/mult_x_1/clk_r_REG876_S1'. (OPT-1215)
Information: In design 'sqrtln_top', the register 'fpmul_sqrtln_m12/vishal1/mult_x_1/clk_r_REG846_S1' is removed because it is merged to 'fpmul_sqrtln_m12/vishal1/mult_x_1/clk_r_REG966_S1'. (OPT-1215)
Information: In design 'sqrtln_top', the register 'fpmul_sqrtln_m12/vishal1/mult_x_1/clk_r_REG838_S1' is removed because it is merged to 'fpmul_sqrtln_m12/vishal1/mult_x_1/clk_r_REG962_S1'. (OPT-1215)
Information: In design 'sqrtln_top', the register 'fpmul_sqrtln_m12/vishal1/mult_x_1/clk_r_REG897_S1' is removed because it is merged to 'fpmul_sqrtln_m12/vishal1/mult_x_1/clk_r_REG419_S1'. (OPT-1215)
Information: In design 'sqrtln_top', the register 'fpmul_sqrtln_m12/vishal1/mult_x_1/clk_r_REG946_S1' is removed because it is merged to 'fpmul_sqrtln_m12/vishal1/mult_x_1/clk_r_REG754_S1'. (OPT-1215)
Information: In design 'sqrtln_top', the register 'fpmul_sqrtln_m12/vishal1/mult_x_1/clk_r_REG512_S1' is removed because it is merged to 'fpmul_sqrtln_m12/vishal1/mult_x_1/clk_r_REG909_S1'. (OPT-1215)
Information: In design 'sqrtln_top', the register 'fpmul_sqrtln_m12/vishal1/mult_x_1/clk_r_REG893_S1' is removed because it is merged to 'fpmul_sqrtln_m12/vishal1/mult_x_1/clk_r_REG386_S1'. (OPT-1215)
Information: In design 'sqrtln_top', the register 'fpmul_sqrtln_m12/vishal1/mult_x_1/clk_r_REG821_S1' is removed because it is merged to 'fpmul_sqrtln_m12/vishal1/mult_x_1/clk_r_REG958_S1'. (OPT-1215)
Information: In design 'sqrtln_top', the register 'fpmul_sqrtln_m12/vishal1/mult_x_1/clk_r_REG447_S1' is removed because it is merged to 'fpmul_sqrtln_m12/vishal1/mult_x_1/clk_r_REG901_S1'. (OPT-1215)
Information: In design 'sqrtln_top', the register 'fpmul_sqrtln_m12/vishal1/mult_x_1/clk_r_REG864_S1' is removed because it is merged to 'fpmul_sqrtln_m12/vishal1/mult_x_1/clk_r_REG969_S1'. (OPT-1215)
Information: In design 'sqrtln_top', the register 'fpmul_sqrtln_m12/vishal1/mult_x_1/clk_r_REG926_S1' is removed because it is merged to 'fpmul_sqrtln_m12/vishal1/mult_x_1/clk_r_REG637_S1'. (OPT-1215)
Information: In design 'sqrtln_top', the register 'fpmul_sqrtln_m12/vishal1/mult_x_1/clk_r_REG930_S1' is removed because it is merged to 'fpmul_sqrtln_m12/vishal1/mult_x_1/clk_r_REG663_S1'. (OPT-1215)
Information: In design 'sqrtln_top', the register 'fpmul_sqrtln_m12/vishal1/mult_x_1/clk_r_REG934_S1' is removed because it is merged to 'fpmul_sqrtln_m12/vishal1/mult_x_1/clk_r_REG687_S1'. (OPT-1215)
Information: In design 'sqrtln_top', the register 'fpmul_sqrtln_m12/vishal1/mult_x_1/clk_r_REG874_S1' is removed because it is merged to 'fpmul_sqrtln_m12/vishal1/mult_x_1/clk_r_REG1_S1'. (OPT-1215)
Information: In design 'sqrtln_top', the register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG75_S2' is removed because it is merged to 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG87_S2'. (OPT-1215)
Information: In design 'sqrtln_top', the register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG69_S2' is removed because it is merged to 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG87_S2'. (OPT-1215)
Information: In design 'sqrtln_top', the register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG104_S2' is removed because it is merged to 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG87_S2'. (OPT-1215)
Information: In design 'sqrtln_top', the register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG75_S2' is removed because it is merged to 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG87_S2'. (OPT-1215)
Information: In design 'sqrtln_top', the register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG69_S2' is removed because it is merged to 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG87_S2'. (OPT-1215)
Information: In design 'sqrtln_top', the register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG104_S2' is removed because it is merged to 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG87_S2'. (OPT-1215)
Information: In design 'sqrtln_top', the register 'fpmul_sqrtln_m11/vishal1/mult_x_1/clk_r_REG938_S1' is removed because it is merged to 'fpmul_sqrtln_m11/vishal1/mult_x_1/clk_r_REG721_S1'. (OPT-1215)
Information: In design 'sqrtln_top', the register 'fpmul_sqrtln_m11/vishal1/mult_x_1/clk_r_REG480_S1' is removed because it is merged to 'fpmul_sqrtln_m11/vishal1/mult_x_1/clk_r_REG905_S1'. (OPT-1215)
Information: In design 'sqrtln_top', the register 'fpmul_sqrtln_m11/vishal1/mult_x_1/clk_r_REG881_S1' is removed because it is merged to 'fpmul_sqrtln_m11/vishal1/mult_x_1/clk_r_REG301_S1'. (OPT-1215)
Information: In design 'sqrtln_top', the register 'fpmul_sqrtln_m11/vishal1/mult_x_1/clk_r_REG885_S1' is removed because it is merged to 'fpmul_sqrtln_m11/vishal1/mult_x_1/clk_r_REG336_S1'. (OPT-1215)
Information: In design 'sqrtln_top', the register 'fpmul_sqrtln_m11/vishal1/mult_x_1/clk_r_REG877_S1' is removed because it is merged to 'fpmul_sqrtln_m11/vishal1/mult_x_1/clk_r_REG275_S1'. (OPT-1215)
Information: In design 'sqrtln_top', the register 'fpmul_sqrtln_m11/vishal1/mult_x_1/clk_r_REG536_S1' is removed because it is merged to 'fpmul_sqrtln_m11/vishal1/mult_x_1/clk_r_REG913_S1'. (OPT-1215)
Information: In design 'sqrtln_top', the register 'fpmul_sqrtln_m11/vishal1/mult_x_1/clk_r_REG870_S1' is removed because it is merged to 'fpmul_sqrtln_m11/vishal1/mult_x_1/clk_r_REG971_S1'. (OPT-1215)
Information: In design 'sqrtln_top', the register 'fpmul_sqrtln_m11/vishal1/mult_x_1/clk_r_REG942_S1' is removed because it is merged to 'fpmul_sqrtln_m11/vishal1/mult_x_1/clk_r_REG742_S1'. (OPT-1215)
Information: In design 'sqrtln_top', the register 'fpmul_sqrtln_m11/vishal1/mult_x_1/clk_r_REG889_S1' is removed because it is merged to 'fpmul_sqrtln_m11/vishal1/mult_x_1/clk_r_REG366_S1'. (OPT-1215)
Information: In design 'sqrtln_top', the register 'fpmul_sqrtln_m11/vishal1/mult_x_1/clk_r_REG950_S1' is removed because it is merged to 'fpmul_sqrtln_m11/vishal1/mult_x_1/clk_r_REG787_S1'. (OPT-1215)
Information: In design 'sqrtln_top', the register 'fpmul_sqrtln_m11/vishal1/mult_x_1/clk_r_REG954_S1' is removed because it is merged to 'fpmul_sqrtln_m11/vishal1/mult_x_1/R_36_clk_r_REG796_S1'. (OPT-1215)
Information: In design 'sqrtln_top', the register 'fpmul_sqrtln_m11/vishal1/mult_x_1/clk_r_REG566_S1' is removed because it is merged to 'fpmul_sqrtln_m11/vishal1/mult_x_1/clk_r_REG917_S1'. (OPT-1215)
Information: In design 'sqrtln_top', the register 'fpmul_sqrtln_m11/vishal1/mult_x_1/clk_r_REG970_S1' is removed because it is merged to 'fpmul_sqrtln_m11/vishal1/mult_x_1/R_31_clk_r_REG866_S1'. (OPT-1215)
Information: In design 'sqrtln_top', the register 'fpmul_sqrtln_m11/vishal1/mult_x_1/clk_r_REG376_S1' is removed because it is merged to 'fpmul_sqrtln_m11/vishal1/mult_x_1/clk_r_REG892_S1'. (OPT-1215)
Information: In design 'sqrtln_top', the register 'fpmul_sqrtln_m11/vishal1/mult_x_1/clk_r_REG285_S1' is removed because it is merged to 'fpmul_sqrtln_m11/vishal1/mult_x_1/clk_r_REG880_S1'. (OPT-1215)
Information: In design 'sqrtln_top', the register 'fpmul_sqrtln_m11/vishal1/mult_x_1/clk_r_REG277_S1' is removed because it is merged to 'fpmul_sqrtln_m11/vishal1/mult_x_1/clk_r_REG876_S1'. (OPT-1215)
Information: In design 'sqrtln_top', the register 'fpmul_sqrtln_m11/vishal1/mult_x_1/clk_r_REG846_S1' is removed because it is merged to 'fpmul_sqrtln_m11/vishal1/mult_x_1/clk_r_REG966_S1'. (OPT-1215)
Information: In design 'sqrtln_top', the register 'fpmul_sqrtln_m11/vishal1/mult_x_1/clk_r_REG838_S1' is removed because it is merged to 'fpmul_sqrtln_m11/vishal1/mult_x_1/clk_r_REG962_S1'. (OPT-1215)
Information: In design 'sqrtln_top', the register 'fpmul_sqrtln_m11/vishal1/mult_x_1/clk_r_REG897_S1' is removed because it is merged to 'fpmul_sqrtln_m11/vishal1/mult_x_1/clk_r_REG419_S1'. (OPT-1215)
Information: In design 'sqrtln_top', the register 'fpmul_sqrtln_m11/vishal1/mult_x_1/clk_r_REG946_S1' is removed because it is merged to 'fpmul_sqrtln_m11/vishal1/mult_x_1/clk_r_REG754_S1'. (OPT-1215)
Information: In design 'sqrtln_top', the register 'fpmul_sqrtln_m11/vishal1/mult_x_1/clk_r_REG512_S1' is removed because it is merged to 'fpmul_sqrtln_m11/vishal1/mult_x_1/clk_r_REG909_S1'. (OPT-1215)
Information: In design 'sqrtln_top', the register 'fpmul_sqrtln_m11/vishal1/mult_x_1/clk_r_REG893_S1' is removed because it is merged to 'fpmul_sqrtln_m11/vishal1/mult_x_1/clk_r_REG386_S1'. (OPT-1215)
Information: In design 'sqrtln_top', the register 'fpmul_sqrtln_m11/vishal1/mult_x_1/clk_r_REG821_S1' is removed because it is merged to 'fpmul_sqrtln_m11/vishal1/mult_x_1/clk_r_REG958_S1'. (OPT-1215)
Information: In design 'sqrtln_top', the register 'fpmul_sqrtln_m11/vishal1/mult_x_1/clk_r_REG447_S1' is removed because it is merged to 'fpmul_sqrtln_m11/vishal1/mult_x_1/clk_r_REG901_S1'. (OPT-1215)
Information: In design 'sqrtln_top', the register 'fpmul_sqrtln_m11/vishal1/mult_x_1/clk_r_REG864_S1' is removed because it is merged to 'fpmul_sqrtln_m11/vishal1/mult_x_1/clk_r_REG969_S1'. (OPT-1215)
Information: In design 'sqrtln_top', the register 'fpmul_sqrtln_m11/vishal1/mult_x_1/clk_r_REG926_S1' is removed because it is merged to 'fpmul_sqrtln_m11/vishal1/mult_x_1/clk_r_REG637_S1'. (OPT-1215)
Information: In design 'sqrtln_top', the register 'fpmul_sqrtln_m11/vishal1/mult_x_1/clk_r_REG930_S1' is removed because it is merged to 'fpmul_sqrtln_m11/vishal1/mult_x_1/clk_r_REG663_S1'. (OPT-1215)
Information: In design 'sqrtln_top', the register 'fpmul_sqrtln_m11/vishal1/mult_x_1/clk_r_REG934_S1' is removed because it is merged to 'fpmul_sqrtln_m11/vishal1/mult_x_1/clk_r_REG687_S1'. (OPT-1215)
Information: In design 'sqrtln_top', the register 'fpmul_sqrtln_m11/vishal1/mult_x_1/clk_r_REG874_S1' is removed because it is merged to 'fpmul_sqrtln_m11/vishal1/mult_x_1/clk_r_REG1_S1'. (OPT-1215)
Information: In design 'sqrtln_top', the register 'fpmul_sqrtln_m11/pushout_1_piped1_reg' is removed because it is merged to 'pushout_s11_reg'. (OPT-1215)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG332_S1' will be removed. (OPT-1207)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG423_S1' will be removed. (OPT-1207)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG418_S1' will be removed. (OPT-1207)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG413_S1' will be removed. (OPT-1207)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG381_S1' will be removed. (OPT-1207)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG374_S1' will be removed. (OPT-1207)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG398_S1' will be removed. (OPT-1207)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG393_S1' will be removed. (OPT-1207)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG428_S1' will be removed. (OPT-1207)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG473_S1' will be removed. (OPT-1207)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG493_S1' will be removed. (OPT-1207)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG593_S1' will be removed. (OPT-1207)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG583_S1' will be removed. (OPT-1207)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG578_S1' will be removed. (OPT-1207)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG573_S1' will be removed. (OPT-1207)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG568_S1' will be removed. (OPT-1207)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG553_S1' will be removed. (OPT-1207)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG548_S1' will be removed. (OPT-1207)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG533_S1' will be removed. (OPT-1207)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG528_S1' will be removed. (OPT-1207)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG523_S1' will be removed. (OPT-1207)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG518_S1' will be removed. (OPT-1207)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG513_S1' will be removed. (OPT-1207)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG498_S1' will be removed. (OPT-1207)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG503_S1' will be removed. (OPT-1207)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG478_S1' will be removed. (OPT-1207)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG483_S1' will be removed. (OPT-1207)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG458_S1' will be removed. (OPT-1207)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG453_S1' will be removed. (OPT-1207)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG463_S1' will be removed. (OPT-1207)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG433_S1' will be removed. (OPT-1207)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG368_S1' will be removed. (OPT-1207)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG362_S1' will be removed. (OPT-1207)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG356_S1' will be removed. (OPT-1207)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG350_S1' will be removed. (OPT-1207)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG338_S1' will be removed. (OPT-1207)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG344_S1' will be removed. (OPT-1207)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG403_S1' will be removed. (OPT-1207)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG408_S1' will be removed. (OPT-1207)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG387_S1' will be removed. (OPT-1207)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG468_S1' will be removed. (OPT-1207)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG488_S1' will be removed. (OPT-1207)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG588_S1' will be removed. (OPT-1207)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG538_S1' will be removed. (OPT-1207)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG543_S1' will be removed. (OPT-1207)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG558_S1' will be removed. (OPT-1207)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG563_S1' will be removed. (OPT-1207)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG508_S1' will be removed. (OPT-1207)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG448_S1' will be removed. (OPT-1207)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG438_S1' will be removed. (OPT-1207)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG443_S1' will be removed. (OPT-1207)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG332_S1' will be removed. (OPT-1207)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG423_S1' will be removed. (OPT-1207)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG418_S1' will be removed. (OPT-1207)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG413_S1' will be removed. (OPT-1207)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG381_S1' will be removed. (OPT-1207)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG374_S1' will be removed. (OPT-1207)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG398_S1' will be removed. (OPT-1207)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG393_S1' will be removed. (OPT-1207)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG428_S1' will be removed. (OPT-1207)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG473_S1' will be removed. (OPT-1207)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG493_S1' will be removed. (OPT-1207)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG593_S1' will be removed. (OPT-1207)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG583_S1' will be removed. (OPT-1207)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG578_S1' will be removed. (OPT-1207)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG573_S1' will be removed. (OPT-1207)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG568_S1' will be removed. (OPT-1207)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG553_S1' will be removed. (OPT-1207)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG548_S1' will be removed. (OPT-1207)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG533_S1' will be removed. (OPT-1207)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG528_S1' will be removed. (OPT-1207)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG523_S1' will be removed. (OPT-1207)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG518_S1' will be removed. (OPT-1207)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG513_S1' will be removed. (OPT-1207)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG498_S1' will be removed. (OPT-1207)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG503_S1' will be removed. (OPT-1207)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG478_S1' will be removed. (OPT-1207)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG483_S1' will be removed. (OPT-1207)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG458_S1' will be removed. (OPT-1207)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG453_S1' will be removed. (OPT-1207)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG463_S1' will be removed. (OPT-1207)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG433_S1' will be removed. (OPT-1207)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG368_S1' will be removed. (OPT-1207)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG362_S1' will be removed. (OPT-1207)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG356_S1' will be removed. (OPT-1207)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG350_S1' will be removed. (OPT-1207)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG338_S1' will be removed. (OPT-1207)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG344_S1' will be removed. (OPT-1207)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG403_S1' will be removed. (OPT-1207)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG408_S1' will be removed. (OPT-1207)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG387_S1' will be removed. (OPT-1207)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG468_S1' will be removed. (OPT-1207)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG488_S1' will be removed. (OPT-1207)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG588_S1' will be removed. (OPT-1207)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG538_S1' will be removed. (OPT-1207)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG543_S1' will be removed. (OPT-1207)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG558_S1' will be removed. (OPT-1207)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG563_S1' will be removed. (OPT-1207)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG508_S1' will be removed. (OPT-1207)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG448_S1' will be removed. (OPT-1207)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG438_S1' will be removed. (OPT-1207)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG443_S1' will be removed. (OPT-1207)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: Updating design information... (UID-85)
Information: Ungrouping hierarchy fpadd_sqrtln_a31 'fpadd_0' #insts = 6275. (OPT-777)
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)
  Mapping Optimization (Phase 4)
  Mapping Optimization (Phase 5)
  Mapping Optimization (Phase 6)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG87_S2' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG88_S3' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG76_S3' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/mult_x_1/clk_r_REG70_S3' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG87_S2' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG88_S3' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG76_S3' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m21/vishal2/mult_x_1/clk_r_REG70_S3' is a constant and will be removed. (OPT-1206)
Information: In design 'sqrtln_top', the register 'fpmul_sqrtln_m11/pushout_1_piped2_reg' is removed because it is merged to 'pushout_s12_reg'. (OPT-1215)
  Retiming fpmul_DW02_mult_5_stage_J1_1_0 (fpmul_sqrtln_m11/vishal1)
  Preferred flip-flop is CFD2XL with setup = 0.21


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10%   ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% 70% 80% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 4.23
  Critical path length = 4.23
  Clock correction = 0.91 (clock-to-Q delay = 0.45, setup = 0.21, uncertainty = 0.25)
  Retiming fpmul_DW02_mult_5_stage_J1_0_0 (fpmul_sqrtln_m11/vishal2)
  Preferred flip-flop is CFD2XL with setup = 0.21


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% 70% 80% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 3.69
  Critical path length = 3.69
  Clock correction = 0.92 (clock-to-Q delay = 0.46, setup = 0.21, uncertainty = 0.25)
  Retiming fpmul_DW02_mult_5_stage_J1_0_1 (fpmul_sqrtln_m21/vishal2)
  Preferred flip-flop is CFD2XL with setup = 0.21

Warning: The design contains the following cells
	 which have no influence on the design's function but cannot
	 be removed (e.g. because a dont_touch attribute has been set
	 set on them). Retiming will ignore these cells in order to 
	 achieve good results:
	fpmul_sqrtln_m21/mres_q_reg[50] (CFD2QX1)
	fpmul_sqrtln_m21/mres_q_reg[49] (CFD2QX1)
	fpmul_sqrtln_m21/mres_q_reg[48] (CFD2QX1)
	fpmul_sqrtln_m21/mres_q_reg[47] (CFD2QX1)
	fpmul_sqrtln_m21/mres_q_reg[46] (CFD2QX1)
	fpmul_sqrtln_m21/mres_q_reg[45] (CFD2QX1)
	fpmul_sqrtln_m21/mres_q_reg[44] (CFD2QX1)
	fpmul_sqrtln_m21/mres_q_reg[43] (CFD2QX1)
	fpmul_sqrtln_m21/mres_q_reg[42] (CFD2QX1)
	fpmul_sqrtln_m21/mres_q_reg[41] (CFD2QX1)
	fpmul_sqrtln_m21/mres_q_reg[40] (CFD2QX1)
	fpmul_sqrtln_m21/mres_q_reg[39] (CFD2QX1)
	fpmul_sqrtln_m21/mres_q_reg[38] (CFD2QX1)
	fpmul_sqrtln_m21/mres_q_reg[37] (CFD2QX1)
	fpmul_sqrtln_m21/mres_q_reg[36] (CFD2QX1)
	fpmul_sqrtln_m21/mres_q_reg[35] (CFD2QX1)
	fpmul_sqrtln_m21/mres_q_reg[34] (CFD2QX1)
	fpmul_sqrtln_m21/mres_q_reg[33] (CFD2QX1)
	fpmul_sqrtln_m21/mres_q_reg[32] (CFD2QX1)
	fpmul_sqrtln_m21/mres_q_reg[31] (CFD2QX1)
	fpmul_sqrtln_m21/mres_q_reg[30] (CFD2QX2)
	fpmul_sqrtln_m21/mres_q_reg[29] (CFD2QX1)
	fpmul_sqrtln_m21/mres_q_reg[28] (CFD2QX1)
	fpmul_sqrtln_m21/mres_q_reg[27] (CFD2QX1)
	fpmul_sqrtln_m21/mres_q_reg[26] (CFD2QX1)
	fpmul_sqrtln_m21/mres_q_reg[25] (CFD2QX1)
	fpmul_sqrtln_m21/mres_q_reg[24] (CFD2QX1)
	fpmul_sqrtln_m21/mres_q_reg[23] (CFD2QX1)
	fpmul_sqrtln_m21/mres_q_reg[22] (CFD2QX1)
	fpmul_sqrtln_m21/mres_q_reg[21] (CFD2QX1)
	fpmul_sqrtln_m21/mres_q_reg[20] (CFD2QX1)
	fpmul_sqrtln_m21/mres_q_reg[19] (CFD2QX1)
	fpmul_sqrtln_m21/mres_q_reg[18] (CFD2QX1)
	fpmul_sqrtln_m21/mres_q_reg[17] (CFD2QX1)
	fpmul_sqrtln_m21/mres_q_reg[16] (CFD2QX1)
	fpmul_sqrtln_m21/mres_q_reg[15] (CFD2QX1)
	fpmul_sqrtln_m21/mres_q_reg[14] (CFD2QX1)
	fpmul_sqrtln_m21/mres_q_reg[13] (CFD2QX1)
	fpmul_sqrtln_m21/mres_q_reg[12] (CFD2QX1)
	fpmul_sqrtln_m21/mres_q_reg[11] (CFD4X1)
	fpmul_sqrtln_m21/mres_q_reg[10] (CFD2QX1)
	fpmul_sqrtln_m21/mres_q_reg[9] (CFD2QX1)
	fpmul_sqrtln_m21/mres_q_reg[8] (CFD2QX1)
	fpmul_sqrtln_m21/mres_q_reg[7] (CFD2QX1)
	fpmul_sqrtln_m21/mres_q_reg[6] (CFD2QX1)
	fpmul_sqrtln_m21/mres_q_reg[5] (CFD2QX1)
	fpmul_sqrtln_m21/mres_q_reg[4] (CFD2QX1)
	fpmul_sqrtln_m21/mres_q_reg[3] (CFD2QX1)
	fpmul_sqrtln_m21/mres_q_reg[2] (CFD2QX1)
	fpmul_sqrtln_m21/mres_q_reg[1] (CFD2QX1)
	fpmul_sqrtln_m21/mres_q_reg[0] (CFD2QX1)
	*cell*76972 (CIVX1)
	fpmul_sqrtln_m21/vishal1/clk_r_REG268_S4 (CFD1QXL)
	fpmul_sqrtln_m21/vishal1/clk_r_REG274_S4 (CFD1QXL)
	fpmul_sqrtln_m21/vishal1/clk_r_REG284_S4 (CFD1QXL)
	fpmul_sqrtln_m21/vishal1/clk_r_REG292_S4 (CFD1QXL)
	fpmul_sqrtln_m21/vishal1/clk_r_REG309_S4 (CFD1QXL)
	fpmul_sqrtln_m21/vishal1/clk_r_REG320_S4 (CFD1QXL)
	fpmul_sqrtln_m21/vishal1/clk_r_REG343_S4 (CFD1QXL)
	fpmul_sqrtln_m21/vishal1/clk_r_REG350_S4 (CFD1QXL)
	fpmul_sqrtln_m21/vishal1/clk_r_REG373_S4 (CFD1QXL)
	fpmul_sqrtln_m21/vishal1/clk_r_REG382_S4 (CFD1QXL)
	fpmul_sqrtln_m21/vishal1/clk_r_REG402_S4 (CFD1QXL)
	fpmul_sqrtln_m21/vishal1/clk_r_REG413_S4 (CFD1QXL)
	fpmul_sqrtln_m21/vishal1/clk_r_REG433_S4 (CFD1QXL)
	fpmul_sqrtln_m21/vishal1/clk_r_REG442_S4 (CFD1QXL)
	fpmul_sqrtln_m21/vishal1/clk_r_REG464_S4 (CFD1QXL)
	fpmul_sqrtln_m21/vishal1/clk_r_REG471_S4 (CFD1QXL)
	fpmul_sqrtln_m21/vishal1/clk_r_REG492_S4 (CFD1QXL)
	fpmul_sqrtln_m21/vishal1/clk_r_REG505_S4 (CFD1QXL)
	fpmul_sqrtln_m21/vishal1/clk_r_REG523_S4 (CFD1QXL)
	fpmul_sqrtln_m21/vishal1/clk_r_REG532_S4 (CFD1QXL)
	fpmul_sqrtln_m21/vishal1/clk_r_REG552_S4 (CFD1QXL)
	fpmul_sqrtln_m21/vishal1/clk_r_REG559_S4 (CFD1QXL)
	fpmul_sqrtln_m21/vishal1/clk_r_REG581_S4 (CFD1QXL)
	fpmul_sqrtln_m21/vishal1/clk_r_REG589_S4 (CFD1QXL)
	fpmul_sqrtln_m21/vishal1/clk_r_REG606_S4 (CFD1QXL)
	fpmul_sqrtln_m21/vishal1/clk_r_REG615_S4 (CFD1QXL)
	fpmul_sqrtln_m21/vishal1/clk_r_REG635_S4 (CFD1QXL)
	fpmul_sqrtln_m21/vishal1/clk_r_REG642_S4 (CFD1QXL)
	fpmul_sqrtln_m21/vishal1/clk_r_REG660_S4 (CFD1QXL)
	fpmul_sqrtln_m21/vishal1/clk_r_REG668_S4 (CFD1QXL)
	fpmul_sqrtln_m21/vishal1/clk_r_REG685_S4 (CFD1QXL)
	fpmul_sqrtln_m21/vishal1/clk_r_REG691_S4 (CFD1QXL)
	fpmul_sqrtln_m21/vishal1/clk_r_REG707_S4 (CFD1QXL)
	fpmul_sqrtln_m21/vishal1/clk_r_REG714_S4 (CFD1QXL)
	fpmul_sqrtln_m21/vishal1/clk_r_REG729_S4 (CFD1QXL)
	fpmul_sqrtln_m21/vishal1/clk_r_REG739_S4 (CFD1QXL)
	fpmul_sqrtln_m21/vishal1/clk_r_REG752_S4 (CFD1QXL)
	fpmul_sqrtln_m21/vishal1/clk_r_REG759_S4 (CFD1QXL)
	fpmul_sqrtln_m21/vishal1/clk_r_REG775_S4 (CFD1QXL)
	fpmul_sqrtln_m21/vishal1/clk_r_REG794_S4 (CFD1QXL)
	fpmul_sqrtln_m21/vishal1/clk_r_REG802_S4 (CFD1QXL)
	fpmul_sqrtln_m21/vishal1/clk_r_REG811_S4 (CFD1QXL)
	fpmul_sqrtln_m21/vishal1/clk_r_REG819_S4 (CFD1QXL)
	fpmul_sqrtln_m21/vishal1/clk_r_REG828_S4 (CFD1QXL)
	fpmul_sqrtln_m21/vishal1/clk_r_REG833_S4 (CFD1QXL)
	fpmul_sqrtln_m21/vishal1/clk_r_REG844_S4 (CFD1QXL)
	fpmul_sqrtln_m21/vishal1/clk_r_REG851_S4 (CFD1QXL)
	fpmul_sqrtln_m21/vishal1/clk_r_REG859_S4 (CFD1QXL)
	fpmul_sqrtln_m21/vishal1/clk_r_REG863_S4 (CFD1QXL)
	fpmul_sqrtln_m21/vishal1/clk_r_REG873_S4 (CFD1QXL)
	fpmul_sqrtln_m21/vishal1/clk_r_REG267_S3 (CFD1QXL)
	fpmul_sqrtln_m21/vishal1/clk_r_REG273_S3 (CFD1QXL)
	fpmul_sqrtln_m21/vishal1/clk_r_REG283_S3 (CFD1QXL)
	fpmul_sqrtln_m21/vishal1/clk_r_REG291_S3 (CFD1QXL)
	fpmul_sqrtln_m21/vishal1/clk_r_REG308_S3 (CFD1QXL)
	fpmul_sqrtln_m21/vishal1/clk_r_REG319_S3 (CFD1QXL)
	fpmul_sqrtln_m21/vishal1/clk_r_REG342_S3 (CFD1QXL)
	fpmul_sqrtln_m21/vishal1/clk_r_REG349_S3 (CFD1QXL)
	fpmul_sqrtln_m21/vishal1/clk_r_REG372_S3 (CFD1QXL)
	fpmul_sqrtln_m21/vishal1/clk_r_REG381_S3 (CFD1QXL)
	fpmul_sqrtln_m21/vishal1/clk_r_REG401_S3 (CFD1QXL)
	fpmul_sqrtln_m21/vishal1/clk_r_REG412_S3 (CFD1QXL)
	fpmul_sqrtln_m21/vishal1/clk_r_REG432_S3 (CFD1QXL)
	fpmul_sqrtln_m21/vishal1/clk_r_REG441_S3 (CFD1QXL)
	fpmul_sqrtln_m21/vishal1/clk_r_REG463_S3 (CFD1QXL)
	fpmul_sqrtln_m21/vishal1/clk_r_REG470_S3 (CFD1QXL)
	fpmul_sqrtln_m21/vishal1/clk_r_REG491_S3 (CFD1QXL)
	fpmul_sqrtln_m21/vishal1/clk_r_REG504_S3 (CFD1QXL)
	fpmul_sqrtln_m21/vishal1/clk_r_REG522_S3 (CFD1QXL)
	fpmul_sqrtln_m21/vishal1/clk_r_REG531_S3 (CFD1QXL)
	fpmul_sqrtln_m21/vishal1/clk_r_REG551_S3 (CFD1QXL)
	fpmul_sqrtln_m21/vishal1/clk_r_REG558_S3 (CFD1QXL)
	fpmul_sqrtln_m21/vishal1/clk_r_REG580_S3 (CFD1QXL)
	fpmul_sqrtln_m21/vishal1/clk_r_REG588_S3 (CFD1QXL)
	fpmul_sqrtln_m21/vishal1/clk_r_REG605_S3 (CFD1QXL)
	fpmul_sqrtln_m21/vishal1/clk_r_REG614_S3 (CFD1QXL)
	fpmul_sqrtln_m21/vishal1/clk_r_REG634_S3 (CFD1QXL)
	fpmul_sqrtln_m21/vishal1/clk_r_REG641_S3 (CFD1QXL)
	fpmul_sqrtln_m21/vishal1/clk_r_REG659_S3 (CFD1QXL)
	fpmul_sqrtln_m21/vishal1/clk_r_REG667_S3 (CFD1QXL)
	fpmul_sqrtln_m21/vishal1/clk_r_REG684_S3 (CFD1QXL)
	fpmul_sqrtln_m21/vishal1/clk_r_REG690_S3 (CFD1QXL)
	fpmul_sqrtln_m21/vishal1/clk_r_REG706_S3 (CFD1QXL)
	fpmul_sqrtln_m21/vishal1/clk_r_REG713_S3 (CFD1QXL)
	fpmul_sqrtln_m21/vishal1/clk_r_REG728_S3 (CFD1QXL)
	fpmul_sqrtln_m21/vishal1/clk_r_REG738_S3 (CFD1QXL)
	fpmul_sqrtln_m21/vishal1/clk_r_REG751_S3 (CFD1QXL)
	fpmul_sqrtln_m21/vishal1/clk_r_REG758_S3 (CFD1QXL)
	fpmul_sqrtln_m21/vishal1/clk_r_REG774_S3 (CFD1QXL)
	fpmul_sqrtln_m21/vishal1/clk_r_REG780_S4 (CFD1QXL)
	fpmul_sqrtln_m21/vishal1/clk_r_REG793_S3 (CFD1QXL)
	fpmul_sqrtln_m21/vishal1/clk_r_REG801_S3 (CFD1QXL)
	fpmul_sqrtln_m21/vishal1/clk_r_REG810_S3 (CFD1QXL)
	fpmul_sqrtln_m21/vishal1/clk_r_REG818_S3 (CFD1QXL)
	fpmul_sqrtln_m21/vishal1/clk_r_REG827_S3 (CFD1QXL)
	fpmul_sqrtln_m21/vishal1/clk_r_REG832_S3 (CFD1QXL)
	fpmul_sqrtln_m21/vishal1/clk_r_REG843_S3 (CFD1QXL)
	fpmul_sqrtln_m21/vishal1/clk_r_REG850_S3 (CFD1QXL)
	fpmul_sqrtln_m21/vishal1/clk_r_REG858_S3 (CFD1QXL)
	fpmul_sqrtln_m21/vishal1/clk_r_REG862_S3 (CFD1QXL)
	fpmul_sqrtln_m21/vishal1/clk_r_REG872_S3 (CFD1QXL)
	fpmul_sqrtln_m21/vishal1/clk_r_REG266_S2 (CFD1QX2)
	fpmul_sqrtln_m21/vishal1/clk_r_REG272_S2 (CFD1QXL)
	fpmul_sqrtln_m21/vishal1/clk_r_REG282_S2 (CFD1QXL)
	fpmul_sqrtln_m21/vishal1/clk_r_REG290_S2 (CFD1QXL)
	fpmul_sqrtln_m21/vishal1/clk_r_REG307_S2 (CFD1QXL)
	fpmul_sqrtln_m21/vishal1/clk_r_REG318_S2 (CFD1QXL)
	fpmul_sqrtln_m21/vishal1/clk_r_REG341_S2 (CFD1QXL)
	fpmul_sqrtln_m21/vishal1/clk_r_REG348_S2 (CFD1QXL)
	fpmul_sqrtln_m21/vishal1/clk_r_REG371_S2 (CFD1QXL)
	fpmul_sqrtln_m21/vishal1/clk_r_REG380_S2 (CFD1QXL)
	fpmul_sqrtln_m21/vishal1/clk_r_REG400_S2 (CFD1QXL)
	fpmul_sqrtln_m21/vishal1/clk_r_REG411_S2 (CFD1QXL)
	fpmul_sqrtln_m21/vishal1/clk_r_REG431_S2 (CFD1QXL)
	fpmul_sqrtln_m21/vishal1/clk_r_REG440_S2 (CFD1QXL)
	fpmul_sqrtln_m21/vishal1/clk_r_REG462_S2 (CFD1QXL)
	fpmul_sqrtln_m21/vishal1/clk_r_REG469_S2 (CFD1QXL)
	fpmul_sqrtln_m21/vishal1/clk_r_REG490_S2 (CFD1QXL)
	fpmul_sqrtln_m21/vishal1/clk_r_REG503_S2 (CFD1QXL)
	fpmul_sqrtln_m21/vishal1/clk_r_REG521_S2 (CFD1QXL)
	fpmul_sqrtln_m21/vishal1/clk_r_REG530_S2 (CFD1QXL)
	fpmul_sqrtln_m21/vishal1/clk_r_REG550_S2 (CFD1QXL)
	fpmul_sqrtln_m21/vishal1/clk_r_REG557_S2 (CFD1QXL)
	fpmul_sqrtln_m21/vishal1/clk_r_REG579_S2 (CFD1QXL)
	fpmul_sqrtln_m21/vishal1/clk_r_REG587_S2 (CFD1QXL)
	fpmul_sqrtln_m21/vishal1/clk_r_REG604_S2 (CFD1QXL)
	fpmul_sqrtln_m21/vishal1/clk_r_REG613_S2 (CFD1QXL)
	fpmul_sqrtln_m21/vishal1/clk_r_REG633_S2 (CFD1QXL)
	fpmul_sqrtln_m21/vishal1/clk_r_REG640_S2 (CFD1QXL)
	fpmul_sqrtln_m21/vishal1/clk_r_REG658_S2 (CFD1QXL)
	fpmul_sqrtln_m21/vishal1/clk_r_REG666_S2 (CFD1QXL)
	fpmul_sqrtln_m21/vishal1/clk_r_REG683_S2 (CFD1QXL)
	fpmul_sqrtln_m21/vishal1/clk_r_REG689_S2 (CFD1QXL)
	fpmul_sqrtln_m21/vishal1/clk_r_REG705_S2 (CFD1QXL)
	fpmul_sqrtln_m21/vishal1/clk_r_REG712_S2 (CFD1QXL)
	fpmul_sqrtln_m21/vishal1/clk_r_REG727_S2 (CFD1QXL)
	fpmul_sqrtln_m21/vishal1/clk_r_REG737_S2 (CFD1QXL)
	fpmul_sqrtln_m21/vishal1/clk_r_REG750_S2 (CFD1QXL)
	fpmul_sqrtln_m21/vishal1/clk_r_REG757_S2 (CFD1QXL)
	fpmul_sqrtln_m21/vishal1/clk_r_REG773_S2 (CFD1QXL)
	fpmul_sqrtln_m21/vishal1/clk_r_REG779_S3 (CFD1QXL)
	fpmul_sqrtln_m21/vishal1/clk_r_REG792_S2 (CFD1QXL)
	fpmul_sqrtln_m21/vishal1/clk_r_REG800_S2 (CFD1QXL)
	fpmul_sqrtln_m21/vishal1/clk_r_REG809_S2 (CFD1QXL)
	fpmul_sqrtln_m21/vishal1/clk_r_REG817_S2 (CFD1QXL)
	fpmul_sqrtln_m21/vishal1/clk_r_REG826_S2 (CFD1QXL)
	fpmul_sqrtln_m21/vishal1/clk_r_REG831_S2 (CFD1QXL)
	fpmul_sqrtln_m21/vishal1/clk_r_REG842_S2 (CFD1QXL)
	fpmul_sqrtln_m21/vishal1/clk_r_REG849_S2 (CFD1QXL)
	fpmul_sqrtln_m21/vishal1/clk_r_REG857_S2 (CFD1QXL)
	fpmul_sqrtln_m21/vishal1/clk_r_REG861_S2 (CFD1QXL)
	fpmul_sqrtln_m21/vishal1/clk_r_REG871_S2 (CFD1QXL)
	fpmul_sqrtln_m21/vishal1/*cell*244376 (CENXL)
	fpmul_sqrtln_m21/vishal1/*cell*244197 (CENXL)
	fpmul_sqrtln_m21/vishal1/*cell*216001 (CENX2)
	fpmul_sqrtln_m21/vishal1/*cell*244198 (CENXL)
	fpmul_sqrtln_m21/vishal1/*cell*216007 (CENX2)
	fpmul_sqrtln_m21/vishal1/*cell*216010 (CENX2)
	fpmul_sqrtln_m21/vishal1/*cell*216013 (CENX2)
	fpmul_sqrtln_m21/vishal1/*cell*216016 (CENX2)
	fpmul_sqrtln_m21/vishal1/*cell*216020 (CENX2)
	fpmul_sqrtln_m21/vishal1/*cell*216024 (CENX2)
	fpmul_sqrtln_m21/vishal1/U6814 (CFA1X1)
	fpmul_sqrtln_m21/vishal1/*cell*216026 (CENX2)
	fpmul_sqrtln_m21/vishal1/U6744 (CFA1X1)
	fpmul_sqrtln_m21/vishal1/*cell*216028 (CENX2)
	fpmul_sqrtln_m21/vishal1/U6801 (CFA1X1)
	fpmul_sqrtln_m21/vishal1/*cell*216030 (CENX2)
	fpmul_sqrtln_m21/vishal1/*cell*216032 (CENX2)
	fpmul_sqrtln_m21/vishal1/*cell*216035 (CENX2)
	fpmul_sqrtln_m21/vishal1/U6803 (CFA1X1)
	fpmul_sqrtln_m21/vishal1/*cell*216037 (CENX2)
	fpmul_sqrtln_m21/vishal1/U6749 (CFA1X1)
	fpmul_sqrtln_m21/vishal1/*cell*216039 (CENX2)
	fpmul_sqrtln_m21/vishal1/*cell*244407 (CFA1XL)
	fpmul_sqrtln_m21/vishal1/*cell*216042 (CENX2)
	fpmul_sqrtln_m21/vishal1/U6750 (CFA1X1)
	fpmul_sqrtln_m21/vishal1/*cell*244453 (CENXL)
	fpmul_sqrtln_m21/vishal1/*cell*216046 (CENX2)
	fpmul_sqrtln_m21/vishal1/U6676 (CFA1X1)
	fpmul_sqrtln_m21/vishal1/*cell*244660 (CENXL)
	fpmul_sqrtln_m21/vishal1/clk_r_REG778_S2 (CFD1QXL)
	fpmul_sqrtln_m21/vishal1/*cell*216052 (CENX2)
	fpmul_sqrtln_m21/vishal1/*cell*216055 (CENX2)
	fpmul_sqrtln_m21/vishal1/U6683 (CENX1)
	fpmul_sqrtln_m21/vishal1/clk_r_REG825_S1 (CFD1QXL)
	fpmul_sqrtln_m21/vishal1/clk_r_REG830_S1 (CFD1QXL)
	fpmul_sqrtln_m21/vishal1/clk_r_REG841_S1 (CFD1QXL)
	fpmul_sqrtln_m21/vishal1/clk_r_REG848_S1 (CFD1QXL)
	fpmul_sqrtln_m21/vishal1/clk_r_REG856_S1 (CFD1QXL)
	fpmul_sqrtln_m21/vishal1/clk_r_REG860_S1 (CFD1QXL)
	fpmul_sqrtln_m21/vishal1/*cell*216057 (CNR2X2)
	fpmul_sqrtln_m21/vishal1/*cell*216000 (CND2X2)
	fpmul_sqrtln_m21/vishal1/*cell*216232 (CEOX2)
	fpmul_sqrtln_m21/vishal1/*cell*244199 (COND1X1)
	fpmul_sqrtln_m21/vishal1/*cell*216002 (CNR2IX2)
	fpmul_sqrtln_m21/vishal1/*cell*216006 (CMX2X1)
	fpmul_sqrtln_m21/vishal1/*cell*216009 (COND1X2)
	fpmul_sqrtln_m21/vishal1/*cell*216008 (CND2X2)
	fpmul_sqrtln_m21/vishal1/*cell*244406 (CANR1X1)
	fpmul_sqrtln_m21/vishal1/*cell*216011 (CNR2X2)
	fpmul_sqrtln_m21/vishal1/*cell*216015 (CANR1X2)
	fpmul_sqrtln_m21/vishal1/*cell*216014 (CMXI2X1)
	fpmul_sqrtln_m21/vishal1/*cell*216018 (COND1X2)
	fpmul_sqrtln_m21/vishal1/*cell*216017 (CND2X2)
	fpmul_sqrtln_m21/vishal1/*cell*216022 (CND2X2)
	fpmul_sqrtln_m21/vishal1/*cell*216021 (CND2X2)
	fpmul_sqrtln_m21/vishal1/*cell*216025 (CND2X2)
	fpmul_sqrtln_m21/vishal1/*cell*216027 (CND2X2)
	fpmul_sqrtln_m21/vishal1/*cell*218557 (CND2X2)
	fpmul_sqrtln_m21/vishal1/*cell*216029 (CND2X2)
	fpmul_sqrtln_m21/vishal1/*cell*216031 (CENX2)
	fpmul_sqrtln_m21/vishal1/*cell*216033 (CNR2X2)
	fpmul_sqrtln_m21/vishal1/*cell*216036 (CND2X2)
	fpmul_sqrtln_m21/vishal1/*cell*218587 (CND2X2)
	fpmul_sqrtln_m21/vishal1/*cell*216038 (CND2X2)
	fpmul_sqrtln_m21/vishal1/*cell*218563 (CND2X2)
	fpmul_sqrtln_m21/vishal1/*cell*216040 (CND2X2)
	fpmul_sqrtln_m21/vishal1/*cell*216043 (CND2X2)
	fpmul_sqrtln_m21/vishal1/*cell*245391 (COND1X1)
	fpmul_sqrtln_m21/vishal1/*cell*216045 (CMX2X1)
	fpmul_sqrtln_m21/vishal1/*cell*216047 (CND2X2)
	fpmul_sqrtln_m21/vishal1/*cell*218534 (CND2X2)
	fpmul_sqrtln_m21/vishal1/*cell*216049 (CND2X2)
	fpmul_sqrtln_m21/vishal1/*cell*216050 (CEOX2)
	fpmul_sqrtln_m21/vishal1/*cell*216053 (CANR1X2)
	fpmul_sqrtln_m21/vishal1/U6680 (CNR2IX1)
	fpmul_sqrtln_m21/vishal1/*cell*244472 (COND1X1)
	fpmul_sqrtln_m21/vishal1/U6756 (CND2X1)
	fpmul_sqrtln_m21/vishal1/*cell*245381 (CNR2IXL)
	fpmul_sqrtln_m21/vishal1/U6716 (CENX1)
	fpmul_sqrtln_m21/vishal1/U6759 (CIVX1)
	fpmul_sqrtln_m21/vishal1/U6718 (CIVX1)
	fpmul_sqrtln_m21/vishal1/U6761 (CIVX1)
	fpmul_sqrtln_m21/vishal1/U6720 (CIVX1)
	fpmul_sqrtln_m21/vishal1/U6764 (CEOX1)
	fpmul_sqrtln_m21/vishal1/*cell*216058 (CIVX2)
	fpmul_sqrtln_m21/vishal1/U6765 (CANR5CXL)
	fpmul_sqrtln_m21/vishal1/*cell*216004 (CIVX2)
	fpmul_sqrtln_m21/vishal1/*cell*216019 (CIVX2)
	fpmul_sqrtln_m21/vishal1/*cell*216023 (CND2X2)
	fpmul_sqrtln_m21/vishal1/*cell*218559 (CND3X2)
	fpmul_sqrtln_m21/vishal1/*cell*218558 (CIVX2)
	fpmul_sqrtln_m21/vishal1/*cell*216034 (CIVX2)
	fpmul_sqrtln_m21/vishal1/*cell*218588 (CND2X2)
	fpmul_sqrtln_m21/vishal1/*cell*218564 (CIVX2)
	fpmul_sqrtln_m21/vishal1/*cell*216041 (CIVX2)
	fpmul_sqrtln_m21/vishal1/*cell*244661 (CND2X1)
	fpmul_sqrtln_m21/vishal1/U6506 (CND2X1)
	fpmul_sqrtln_m21/vishal1/*cell*216051 (CNR2X2)
	fpmul_sqrtln_m21/vishal1/U6788 (CFA1X1)
	fpmul_sqrtln_m21/vishal1/*cell*245386 (CIVXL)
	fpmul_sqrtln_m21/vishal1/U6715 (CNR2X1)
	fpmul_sqrtln_m21/vishal1/U6762 (CND2X1)
	fpmul_sqrtln_m21/vishal1/U6763 (CND2X1)
	fpmul_sqrtln_m21/vishal1/*cell*218592 (CND2X2)
	fpmul_sqrtln_m21/vishal1/*cell*218582 (CND2X2)
	fpmul_sqrtln_m21/vishal1/*cell*218589 (COND1X2)
	fpmul_sqrtln_m21/vishal1/*cell*218577 (CND2IX1)
	fpmul_sqrtln_m21/vishal1/*cell*244408 (CND2X1)
	fpmul_sqrtln_m21/vishal1/*cell*218583 (CND2X2)
	fpmul_sqrtln_m21/vishal1/*cell*218591 (CIVX2)
	fpmul_sqrtln_m21/vishal1/*cell*244409 (CND2X1)
	fpmul_sqrtln_m21/vishal1/*cell*218585 (COND1X2)
	fpmul_sqrtln_m21/vishal1/*cell*218584 (CIVX2)
	fpmul_sqrtln_m21/vishal1/*cell*244410 (CANR1X1)

 (RTDC-60)

  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 2.30
  Critical path length = 2.30
  Clock correction = 0.89 (clock-to-Q delay = 0.43, setup = 0.21, uncertainty = 0.25)
  Retiming fpmul_DW02_mult_5_stage_J1_0_2 (fpmul_sqrtln_m13/vishal2)
  Preferred flip-flop is CFD2XL with setup = 0.21

Warning: The design contains the following cells
	 which have no influence on the design's function but cannot
	 be removed (e.g. because a dont_touch attribute has been set
	 set on them). Retiming will ignore these cells in order to 
	 achieve good results:
	fpmul_sqrtln_m13/mres_q_reg[50] (CFD2QX1)
	fpmul_sqrtln_m13/mres_q_reg[49] (CFD2QX1)
	fpmul_sqrtln_m13/mres_q_reg[48] (CFD2QX1)
	fpmul_sqrtln_m13/mres_q_reg[47] (CFD2QX1)
	fpmul_sqrtln_m13/mres_q_reg[46] (CFD2QX1)
	fpmul_sqrtln_m13/mres_q_reg[45] (CFD2QX1)
	fpmul_sqrtln_m13/mres_q_reg[44] (CFD2QX1)
	fpmul_sqrtln_m13/mres_q_reg[43] (CFD2QX1)
	fpmul_sqrtln_m13/mres_q_reg[42] (CFD2QX1)
	fpmul_sqrtln_m13/mres_q_reg[41] (CFD2QX1)
	fpmul_sqrtln_m13/mres_q_reg[40] (CFD2QX1)
	fpmul_sqrtln_m13/mres_q_reg[39] (CFD2QX1)
	fpmul_sqrtln_m13/mres_q_reg[38] (CFD2QX1)
	fpmul_sqrtln_m13/mres_q_reg[37] (CFD2QX1)
	fpmul_sqrtln_m13/mres_q_reg[36] (CFD2QX1)
	fpmul_sqrtln_m13/mres_q_reg[35] (CFD2QX1)
	fpmul_sqrtln_m13/mres_q_reg[34] (CFD2QX1)
	fpmul_sqrtln_m13/mres_q_reg[33] (CFD2QX1)
	fpmul_sqrtln_m13/mres_q_reg[32] (CFD2QX1)
	fpmul_sqrtln_m13/mres_q_reg[31] (CFD2QX1)
	fpmul_sqrtln_m13/mres_q_reg[30] (CFD2QX2)
	fpmul_sqrtln_m13/mres_q_reg[29] (CFD2QX1)
	fpmul_sqrtln_m13/mres_q_reg[28] (CFD2QX1)
	fpmul_sqrtln_m13/mres_q_reg[27] (CFD2QX1)
	fpmul_sqrtln_m13/mres_q_reg[26] (CFD2QX1)
	fpmul_sqrtln_m13/mres_q_reg[25] (CFD2QX1)
	fpmul_sqrtln_m13/mres_q_reg[24] (CFD2QX1)
	fpmul_sqrtln_m13/mres_q_reg[23] (CFD2QX1)
	fpmul_sqrtln_m13/mres_q_reg[22] (CFD2QX1)
	fpmul_sqrtln_m13/mres_q_reg[21] (CFD2QX1)
	fpmul_sqrtln_m13/mres_q_reg[20] (CFD2QX1)
	fpmul_sqrtln_m13/mres_q_reg[19] (CFD2QX1)
	fpmul_sqrtln_m13/mres_q_reg[18] (CFD2QX1)
	fpmul_sqrtln_m13/mres_q_reg[17] (CFD2QX1)
	fpmul_sqrtln_m13/mres_q_reg[16] (CFD2QX1)
	fpmul_sqrtln_m13/mres_q_reg[15] (CFD2QX1)
	fpmul_sqrtln_m13/mres_q_reg[14] (CFD2QX1)
	fpmul_sqrtln_m13/mres_q_reg[13] (CFD2QX1)
	fpmul_sqrtln_m13/mres_q_reg[12] (CFD2QX1)
	fpmul_sqrtln_m13/mres_q_reg[11] (CFD4X1)
	fpmul_sqrtln_m13/mres_q_reg[10] (CFD2QX1)
	fpmul_sqrtln_m13/mres_q_reg[9] (CFD2QX1)
	fpmul_sqrtln_m13/mres_q_reg[8] (CFD2QX1)
	fpmul_sqrtln_m13/mres_q_reg[7] (CFD2QX1)
	fpmul_sqrtln_m13/mres_q_reg[6] (CFD2QX1)
	fpmul_sqrtln_m13/mres_q_reg[5] (CFD2QX1)
	fpmul_sqrtln_m13/mres_q_reg[4] (CFD2QX1)
	fpmul_sqrtln_m13/mres_q_reg[3] (CFD2QX1)
	fpmul_sqrtln_m13/mres_q_reg[2] (CFD2QX1)
	fpmul_sqrtln_m13/mres_q_reg[1] (CFD2QX1)
	fpmul_sqrtln_m13/mres_q_reg[0] (CFD2QX1)
	*cell*235291 (CDLY2X2)
	*cell*77008 (CIVX1)
	fpmul_sqrtln_m13/vishal1/clk_r_REG268_S4 (CFD1QXL)
	fpmul_sqrtln_m13/vishal1/clk_r_REG274_S4 (CFD1QXL)
	fpmul_sqrtln_m13/vishal1/clk_r_REG284_S4 (CFD1QXL)
	fpmul_sqrtln_m13/vishal1/clk_r_REG292_S4 (CFD1QXL)
	fpmul_sqrtln_m13/vishal1/clk_r_REG309_S4 (CFD1QXL)
	fpmul_sqrtln_m13/vishal1/clk_r_REG320_S4 (CFD1QXL)
	fpmul_sqrtln_m13/vishal1/clk_r_REG343_S4 (CFD1QXL)
	fpmul_sqrtln_m13/vishal1/clk_r_REG350_S4 (CFD1QXL)
	fpmul_sqrtln_m13/vishal1/clk_r_REG373_S4 (CFD1QXL)
	fpmul_sqrtln_m13/vishal1/clk_r_REG382_S4 (CFD1QXL)
	fpmul_sqrtln_m13/vishal1/clk_r_REG402_S4 (CFD1QXL)
	fpmul_sqrtln_m13/vishal1/clk_r_REG413_S4 (CFD1QXL)
	fpmul_sqrtln_m13/vishal1/clk_r_REG433_S4 (CFD1QXL)
	fpmul_sqrtln_m13/vishal1/clk_r_REG442_S4 (CFD1QXL)
	fpmul_sqrtln_m13/vishal1/clk_r_REG464_S4 (CFD1QXL)
	fpmul_sqrtln_m13/vishal1/clk_r_REG471_S4 (CFD1QXL)
	fpmul_sqrtln_m13/vishal1/clk_r_REG492_S4 (CFD1QXL)
	fpmul_sqrtln_m13/vishal1/clk_r_REG505_S4 (CFD1QXL)
	fpmul_sqrtln_m13/vishal1/clk_r_REG523_S4 (CFD1QXL)
	fpmul_sqrtln_m13/vishal1/clk_r_REG532_S4 (CFD1QXL)
	fpmul_sqrtln_m13/vishal1/clk_r_REG552_S4 (CFD1QXL)
	fpmul_sqrtln_m13/vishal1/clk_r_REG559_S4 (CFD1QXL)
	fpmul_sqrtln_m13/vishal1/clk_r_REG581_S4 (CFD1QXL)
	fpmul_sqrtln_m13/vishal1/clk_r_REG589_S4 (CFD1QXL)
	fpmul_sqrtln_m13/vishal1/clk_r_REG606_S4 (CFD1QXL)
	fpmul_sqrtln_m13/vishal1/clk_r_REG615_S4 (CFD1QXL)
	fpmul_sqrtln_m13/vishal1/clk_r_REG635_S4 (CFD1QXL)
	fpmul_sqrtln_m13/vishal1/clk_r_REG642_S4 (CFD1QXL)
	fpmul_sqrtln_m13/vishal1/clk_r_REG660_S4 (CFD1QXL)
	fpmul_sqrtln_m13/vishal1/clk_r_REG668_S4 (CFD1QXL)
	fpmul_sqrtln_m13/vishal1/clk_r_REG685_S4 (CFD1QXL)
	fpmul_sqrtln_m13/vishal1/clk_r_REG691_S4 (CFD1QXL)
	fpmul_sqrtln_m13/vishal1/clk_r_REG707_S4 (CFD1QXL)
	fpmul_sqrtln_m13/vishal1/clk_r_REG714_S4 (CFD1QXL)
	fpmul_sqrtln_m13/vishal1/clk_r_REG729_S4 (CFD1QXL)
	fpmul_sqrtln_m13/vishal1/clk_r_REG739_S4 (CFD1QXL)
	fpmul_sqrtln_m13/vishal1/clk_r_REG752_S4 (CFD1QXL)
	fpmul_sqrtln_m13/vishal1/clk_r_REG759_S4 (CFD1QXL)
	fpmul_sqrtln_m13/vishal1/clk_r_REG775_S4 (CFD1QXL)
	fpmul_sqrtln_m13/vishal1/clk_r_REG794_S4 (CFD1QXL)
	fpmul_sqrtln_m13/vishal1/clk_r_REG802_S4 (CFD1QXL)
	fpmul_sqrtln_m13/vishal1/clk_r_REG811_S4 (CFD1QXL)
	fpmul_sqrtln_m13/vishal1/clk_r_REG819_S4 (CFD1QXL)
	fpmul_sqrtln_m13/vishal1/clk_r_REG828_S4 (CFD1QXL)
	fpmul_sqrtln_m13/vishal1/clk_r_REG833_S4 (CFD1QXL)
	fpmul_sqrtln_m13/vishal1/clk_r_REG844_S4 (CFD1QXL)
	fpmul_sqrtln_m13/vishal1/clk_r_REG851_S4 (CFD1QXL)
	fpmul_sqrtln_m13/vishal1/clk_r_REG859_S4 (CFD1QXL)
	fpmul_sqrtln_m13/vishal1/clk_r_REG863_S4 (CFD1QXL)
	fpmul_sqrtln_m13/vishal1/clk_r_REG873_S4 (CFD1QXL)
	fpmul_sqrtln_m13/vishal1/clk_r_REG267_S3 (CFD1QXL)
	fpmul_sqrtln_m13/vishal1/clk_r_REG273_S3 (CFD1QXL)
	fpmul_sqrtln_m13/vishal1/clk_r_REG283_S3 (CFD1QXL)
	fpmul_sqrtln_m13/vishal1/clk_r_REG291_S3 (CFD1QXL)
	fpmul_sqrtln_m13/vishal1/clk_r_REG308_S3 (CFD1QXL)
	fpmul_sqrtln_m13/vishal1/clk_r_REG319_S3 (CFD1QXL)
	fpmul_sqrtln_m13/vishal1/clk_r_REG342_S3 (CFD1QXL)
	fpmul_sqrtln_m13/vishal1/clk_r_REG349_S3 (CFD1QXL)
	fpmul_sqrtln_m13/vishal1/clk_r_REG372_S3 (CFD1QXL)
	fpmul_sqrtln_m13/vishal1/clk_r_REG381_S3 (CFD1QXL)
	fpmul_sqrtln_m13/vishal1/clk_r_REG401_S3 (CFD1QXL)
	fpmul_sqrtln_m13/vishal1/clk_r_REG412_S3 (CFD1QXL)
	fpmul_sqrtln_m13/vishal1/clk_r_REG432_S3 (CFD1QXL)
	fpmul_sqrtln_m13/vishal1/clk_r_REG441_S3 (CFD1QXL)
	fpmul_sqrtln_m13/vishal1/clk_r_REG463_S3 (CFD1QXL)
	fpmul_sqrtln_m13/vishal1/clk_r_REG470_S3 (CFD1QXL)
	fpmul_sqrtln_m13/vishal1/clk_r_REG491_S3 (CFD1QXL)
	fpmul_sqrtln_m13/vishal1/clk_r_REG504_S3 (CFD1QXL)
	fpmul_sqrtln_m13/vishal1/clk_r_REG522_S3 (CFD1QXL)
	fpmul_sqrtln_m13/vishal1/clk_r_REG531_S3 (CFD1QXL)
	fpmul_sqrtln_m13/vishal1/clk_r_REG551_S3 (CFD1QXL)
	fpmul_sqrtln_m13/vishal1/clk_r_REG558_S3 (CFD1QXL)
	fpmul_sqrtln_m13/vishal1/clk_r_REG580_S3 (CFD1QXL)
	fpmul_sqrtln_m13/vishal1/clk_r_REG588_S3 (CFD1QXL)
	fpmul_sqrtln_m13/vishal1/clk_r_REG605_S3 (CFD1QXL)
	fpmul_sqrtln_m13/vishal1/clk_r_REG614_S3 (CFD1QXL)
	fpmul_sqrtln_m13/vishal1/clk_r_REG634_S3 (CFD1QXL)
	fpmul_sqrtln_m13/vishal1/clk_r_REG641_S3 (CFD1QXL)
	fpmul_sqrtln_m13/vishal1/clk_r_REG659_S3 (CFD1QXL)
	fpmul_sqrtln_m13/vishal1/clk_r_REG667_S3 (CFD1QXL)
	fpmul_sqrtln_m13/vishal1/clk_r_REG684_S3 (CFD1QXL)
	fpmul_sqrtln_m13/vishal1/clk_r_REG690_S3 (CFD1QXL)
	fpmul_sqrtln_m13/vishal1/clk_r_REG706_S3 (CFD1QXL)
	fpmul_sqrtln_m13/vishal1/clk_r_REG713_S3 (CFD1QXL)
	fpmul_sqrtln_m13/vishal1/clk_r_REG728_S3 (CFD1QXL)
	fpmul_sqrtln_m13/vishal1/clk_r_REG738_S3 (CFD1QXL)
	fpmul_sqrtln_m13/vishal1/clk_r_REG751_S3 (CFD1QXL)
	fpmul_sqrtln_m13/vishal1/clk_r_REG758_S3 (CFD1QXL)
	fpmul_sqrtln_m13/vishal1/clk_r_REG774_S3 (CFD1QXL)
	fpmul_sqrtln_m13/vishal1/clk_r_REG780_S4 (CFD1QXL)
	fpmul_sqrtln_m13/vishal1/clk_r_REG793_S3 (CFD1QXL)
	fpmul_sqrtln_m13/vishal1/clk_r_REG801_S3 (CFD1QXL)
	fpmul_sqrtln_m13/vishal1/clk_r_REG810_S3 (CFD1QXL)
	fpmul_sqrtln_m13/vishal1/clk_r_REG818_S3 (CFD1QXL)
	fpmul_sqrtln_m13/vishal1/clk_r_REG827_S3 (CFD1QXL)
	fpmul_sqrtln_m13/vishal1/clk_r_REG832_S3 (CFD1QXL)
	fpmul_sqrtln_m13/vishal1/clk_r_REG843_S3 (CFD1QXL)
	fpmul_sqrtln_m13/vishal1/clk_r_REG850_S3 (CFD1QXL)
	fpmul_sqrtln_m13/vishal1/clk_r_REG858_S3 (CFD1QXL)
	fpmul_sqrtln_m13/vishal1/clk_r_REG862_S3 (CFD1QXL)
	fpmul_sqrtln_m13/vishal1/clk_r_REG872_S3 (CFD1QXL)
	fpmul_sqrtln_m13/vishal1/clk_r_REG266_S2 (CFD1QX2)
	fpmul_sqrtln_m13/vishal1/clk_r_REG272_S2 (CFD1QXL)
	fpmul_sqrtln_m13/vishal1/clk_r_REG282_S2 (CFD1QXL)
	fpmul_sqrtln_m13/vishal1/clk_r_REG290_S2 (CFD1QXL)
	fpmul_sqrtln_m13/vishal1/clk_r_REG307_S2 (CFD1QXL)
	fpmul_sqrtln_m13/vishal1/clk_r_REG318_S2 (CFD1QXL)
	fpmul_sqrtln_m13/vishal1/clk_r_REG341_S2 (CFD1QXL)
	fpmul_sqrtln_m13/vishal1/clk_r_REG348_S2 (CFD1QXL)
	fpmul_sqrtln_m13/vishal1/clk_r_REG371_S2 (CFD1QXL)
	fpmul_sqrtln_m13/vishal1/clk_r_REG380_S2 (CFD1QXL)
	fpmul_sqrtln_m13/vishal1/clk_r_REG400_S2 (CFD1QXL)
	fpmul_sqrtln_m13/vishal1/clk_r_REG411_S2 (CFD1QXL)
	fpmul_sqrtln_m13/vishal1/clk_r_REG431_S2 (CFD1QXL)
	fpmul_sqrtln_m13/vishal1/clk_r_REG440_S2 (CFD1QXL)
	fpmul_sqrtln_m13/vishal1/clk_r_REG462_S2 (CFD1QXL)
	fpmul_sqrtln_m13/vishal1/clk_r_REG469_S2 (CFD1QXL)
	fpmul_sqrtln_m13/vishal1/clk_r_REG490_S2 (CFD1QXL)
	fpmul_sqrtln_m13/vishal1/clk_r_REG503_S2 (CFD1QXL)
	fpmul_sqrtln_m13/vishal1/clk_r_REG521_S2 (CFD1QXL)
	fpmul_sqrtln_m13/vishal1/clk_r_REG530_S2 (CFD1QXL)
	fpmul_sqrtln_m13/vishal1/clk_r_REG550_S2 (CFD1QXL)
	fpmul_sqrtln_m13/vishal1/clk_r_REG557_S2 (CFD1QXL)
	fpmul_sqrtln_m13/vishal1/clk_r_REG579_S2 (CFD1QXL)
	fpmul_sqrtln_m13/vishal1/clk_r_REG587_S2 (CFD1QXL)
	fpmul_sqrtln_m13/vishal1/clk_r_REG604_S2 (CFD1QXL)
	fpmul_sqrtln_m13/vishal1/clk_r_REG613_S2 (CFD1QXL)
	fpmul_sqrtln_m13/vishal1/clk_r_REG633_S2 (CFD1QXL)
	fpmul_sqrtln_m13/vishal1/clk_r_REG640_S2 (CFD1QXL)
	fpmul_sqrtln_m13/vishal1/clk_r_REG658_S2 (CFD1QXL)
	fpmul_sqrtln_m13/vishal1/clk_r_REG666_S2 (CFD1QXL)
	fpmul_sqrtln_m13/vishal1/clk_r_REG683_S2 (CFD1QXL)
	fpmul_sqrtln_m13/vishal1/clk_r_REG689_S2 (CFD1QXL)
	fpmul_sqrtln_m13/vishal1/clk_r_REG705_S2 (CFD1QXL)
	fpmul_sqrtln_m13/vishal1/clk_r_REG712_S2 (CFD1QXL)
	fpmul_sqrtln_m13/vishal1/clk_r_REG727_S2 (CFD1QXL)
	fpmul_sqrtln_m13/vishal1/clk_r_REG737_S2 (CFD1QXL)
	fpmul_sqrtln_m13/vishal1/clk_r_REG750_S2 (CFD1QXL)
	fpmul_sqrtln_m13/vishal1/clk_r_REG757_S2 (CFD1QXL)
	fpmul_sqrtln_m13/vishal1/clk_r_REG773_S2 (CFD1QXL)
	fpmul_sqrtln_m13/vishal1/clk_r_REG779_S3 (CFD1QXL)
	fpmul_sqrtln_m13/vishal1/clk_r_REG792_S2 (CFD1QXL)
	fpmul_sqrtln_m13/vishal1/clk_r_REG800_S2 (CFD1QXL)
	fpmul_sqrtln_m13/vishal1/clk_r_REG809_S2 (CFD1QXL)
	fpmul_sqrtln_m13/vishal1/clk_r_REG817_S2 (CFD1QXL)
	fpmul_sqrtln_m13/vishal1/clk_r_REG826_S2 (CFD1QXL)
	fpmul_sqrtln_m13/vishal1/clk_r_REG831_S2 (CFD1QXL)
	fpmul_sqrtln_m13/vishal1/clk_r_REG842_S2 (CFD1QXL)
	fpmul_sqrtln_m13/vishal1/clk_r_REG849_S2 (CFD1QXL)
	fpmul_sqrtln_m13/vishal1/clk_r_REG857_S2 (CFD1QXL)
	fpmul_sqrtln_m13/vishal1/clk_r_REG861_S2 (CFD1QXL)
	fpmul_sqrtln_m13/vishal1/clk_r_REG871_S2 (CFD1QXL)
	fpmul_sqrtln_m13/vishal1/*cell*244640 (CEO3X1)
	fpmul_sqrtln_m13/vishal1/*cell*244281 (CENXL)
	fpmul_sqrtln_m13/vishal1/*cell*243988 (CENXL)
	fpmul_sqrtln_m13/vishal1/*cell*218681 (CENX2)
	fpmul_sqrtln_m13/vishal1/*cell*244432 (CENXL)
	fpmul_sqrtln_m13/vishal1/*cell*218687 (CENX2)
	fpmul_sqrtln_m13/vishal1/*cell*218690 (CENX2)
	fpmul_sqrtln_m13/vishal1/*cell*218693 (CENX2)
	fpmul_sqrtln_m13/vishal1/*cell*218696 (CENX2)
	fpmul_sqrtln_m13/vishal1/*cell*218700 (CENX2)
	fpmul_sqrtln_m13/vishal1/*cell*218704 (CENX2)
	fpmul_sqrtln_m13/vishal1/U6814 (CFA1X1)
	fpmul_sqrtln_m13/vishal1/*cell*218706 (CENX2)
	fpmul_sqrtln_m13/vishal1/U6744 (CFA1X1)
	fpmul_sqrtln_m13/vishal1/*cell*218708 (CENX2)
	fpmul_sqrtln_m13/vishal1/U6801 (CFA1X1)
	fpmul_sqrtln_m13/vishal1/*cell*218710 (CENX2)
	fpmul_sqrtln_m13/vishal1/*cell*218712 (CENX2)
	fpmul_sqrtln_m13/vishal1/*cell*218715 (CENX2)
	fpmul_sqrtln_m13/vishal1/U6803 (CFA1X1)
	fpmul_sqrtln_m13/vishal1/*cell*218717 (CENX2)
	fpmul_sqrtln_m13/vishal1/U6749 (CFA1X1)
	fpmul_sqrtln_m13/vishal1/*cell*218719 (CENX2)
	fpmul_sqrtln_m13/vishal1/*cell*243990 (CFA1XL)
	fpmul_sqrtln_m13/vishal1/*cell*218722 (CENX2)
	fpmul_sqrtln_m13/vishal1/U6750 (CFA1X1)
	fpmul_sqrtln_m13/vishal1/*cell*244433 (CENXL)
	fpmul_sqrtln_m13/vishal1/*cell*218726 (CENX2)
	fpmul_sqrtln_m13/vishal1/U6676 (CFA1X1)
	fpmul_sqrtln_m13/vishal1/*cell*244518 (CENXL)
	fpmul_sqrtln_m13/vishal1/clk_r_REG778_S2 (CFD1QXL)
	fpmul_sqrtln_m13/vishal1/*cell*218732 (CENX2)
	fpmul_sqrtln_m13/vishal1/*cell*218735 (CENX2)
	fpmul_sqrtln_m13/vishal1/U6683 (CENX1)
	fpmul_sqrtln_m13/vishal1/clk_r_REG825_S1 (CFD1QXL)
	fpmul_sqrtln_m13/vishal1/clk_r_REG830_S1 (CFD1QXL)
	fpmul_sqrtln_m13/vishal1/clk_r_REG841_S1 (CFD1QXL)
	fpmul_sqrtln_m13/vishal1/clk_r_REG848_S1 (CFD1QXL)
	fpmul_sqrtln_m13/vishal1/clk_r_REG856_S1 (CFD1QXL)
	fpmul_sqrtln_m13/vishal1/clk_r_REG860_S1 (CFD1QXL)
	fpmul_sqrtln_m13/vishal1/*cell*218737 (CNR2X2)
	fpmul_sqrtln_m13/vishal1/*cell*218680 (CND2X2)
	fpmul_sqrtln_m13/vishal1/*cell*218915 (CEOX2)
	fpmul_sqrtln_m13/vishal1/*cell*244434 (COND1X1)
	fpmul_sqrtln_m13/vishal1/*cell*218682 (CNR2IX2)
	fpmul_sqrtln_m13/vishal1/*cell*218686 (CMX2X1)
	fpmul_sqrtln_m13/vishal1/*cell*218689 (COND1X2)
	fpmul_sqrtln_m13/vishal1/*cell*218688 (CND2X2)
	fpmul_sqrtln_m13/vishal1/*cell*243989 (CANR1X1)
	fpmul_sqrtln_m13/vishal1/*cell*218691 (CNR2X2)
	fpmul_sqrtln_m13/vishal1/*cell*218695 (CANR1X2)
	fpmul_sqrtln_m13/vishal1/*cell*218694 (CMXI2X1)
	fpmul_sqrtln_m13/vishal1/*cell*218698 (COND1X2)
	fpmul_sqrtln_m13/vishal1/*cell*218697 (CND2X2)
	fpmul_sqrtln_m13/vishal1/*cell*218702 (CND2X2)
	fpmul_sqrtln_m13/vishal1/*cell*218701 (CND2X2)
	fpmul_sqrtln_m13/vishal1/*cell*218705 (CND2X2)
	fpmul_sqrtln_m13/vishal1/*cell*218707 (CND2X2)
	fpmul_sqrtln_m13/vishal1/*cell*221692 (CND2X2)
	fpmul_sqrtln_m13/vishal1/*cell*218709 (CND2X2)
	fpmul_sqrtln_m13/vishal1/*cell*218711 (CENX2)
	fpmul_sqrtln_m13/vishal1/*cell*218713 (CNR2X2)
	fpmul_sqrtln_m13/vishal1/*cell*218716 (CND2X2)
	fpmul_sqrtln_m13/vishal1/*cell*221749 (CND2X2)
	fpmul_sqrtln_m13/vishal1/*cell*218718 (CND2X2)
	fpmul_sqrtln_m13/vishal1/*cell*221698 (CND2X2)
	fpmul_sqrtln_m13/vishal1/*cell*218720 (CND2X2)
	fpmul_sqrtln_m13/vishal1/*cell*218723 (CND2X2)
	fpmul_sqrtln_m13/vishal1/*cell*221703 (COND1X2)
	fpmul_sqrtln_m13/vishal1/*cell*218725 (CMX2X1)
	fpmul_sqrtln_m13/vishal1/*cell*218727 (CND2X2)
	fpmul_sqrtln_m13/vishal1/*cell*221620 (CND2X2)
	fpmul_sqrtln_m13/vishal1/*cell*218729 (CND2X2)
	fpmul_sqrtln_m13/vishal1/*cell*218730 (CEOX2)
	fpmul_sqrtln_m13/vishal1/*cell*218733 (CANR1X2)
	fpmul_sqrtln_m13/vishal1/U6680 (CNR2IX1)
	fpmul_sqrtln_m13/vishal1/*cell*244519 (COND1X1)
	fpmul_sqrtln_m13/vishal1/U6756 (CND2X1)
	fpmul_sqrtln_m13/vishal1/U6682 (CNR2IX1)
	fpmul_sqrtln_m13/vishal1/U6716 (CENX1)
	fpmul_sqrtln_m13/vishal1/U6759 (CIVX1)
	fpmul_sqrtln_m13/vishal1/U6718 (CIVX1)
	fpmul_sqrtln_m13/vishal1/U6761 (CIVX1)
	fpmul_sqrtln_m13/vishal1/U6720 (CIVX1)
	fpmul_sqrtln_m13/vishal1/U6764 (CEOX1)
	fpmul_sqrtln_m13/vishal1/*cell*218738 (CIVX2)
	fpmul_sqrtln_m13/vishal1/U6765 (CANR5CXL)
	fpmul_sqrtln_m13/vishal1/*cell*218684 (CIVX2)
	fpmul_sqrtln_m13/vishal1/*cell*218699 (CIVX2)
	fpmul_sqrtln_m13/vishal1/*cell*218703 (CND2X2)
	fpmul_sqrtln_m13/vishal1/*cell*221694 (CND3X2)
	fpmul_sqrtln_m13/vishal1/*cell*221693 (CIVX2)
	fpmul_sqrtln_m13/vishal1/*cell*218714 (CIVX2)
	fpmul_sqrtln_m13/vishal1/*cell*221750 (CND2X2)
	fpmul_sqrtln_m13/vishal1/*cell*221699 (CIVX2)
	fpmul_sqrtln_m13/vishal1/*cell*218721 (CIVX2)
	fpmul_sqrtln_m13/vishal1/*cell*244520 (CND2X1)
	fpmul_sqrtln_m13/vishal1/U6506 (CND2X1)
	fpmul_sqrtln_m13/vishal1/*cell*218731 (CNR2X2)
	fpmul_sqrtln_m13/vishal1/U6788 (CFA1X1)
	fpmul_sqrtln_m13/vishal1/*cell*218734 (CIVX2)
	fpmul_sqrtln_m13/vishal1/U6715 (CNR2X1)
	fpmul_sqrtln_m13/vishal1/U6762 (CND2X1)
	fpmul_sqrtln_m13/vishal1/U6763 (CND2X1)
	fpmul_sqrtln_m13/vishal1/*cell*221754 (CND2X2)
	fpmul_sqrtln_m13/vishal1/*cell*221744 (CND2X2)
	fpmul_sqrtln_m13/vishal1/*cell*221751 (COND1X2)
	fpmul_sqrtln_m13/vishal1/*cell*221739 (CND2IX1)
	fpmul_sqrtln_m13/vishal1/*cell*243991 (CND2X1)
	fpmul_sqrtln_m13/vishal1/*cell*221745 (CND2X2)
	fpmul_sqrtln_m13/vishal1/*cell*221753 (CIVX2)
	fpmul_sqrtln_m13/vishal1/*cell*243992 (CND2X1)
	fpmul_sqrtln_m13/vishal1/*cell*221747 (COND1X2)
	fpmul_sqrtln_m13/vishal1/*cell*221746 (CIVX2)
	fpmul_sqrtln_m13/vishal1/*cell*243993 (CANR1X1)

 (RTDC-60)

  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 2.30
  Critical path length = 2.30
  Clock correction = 0.89 (clock-to-Q delay = 0.43, setup = 0.21, uncertainty = 0.25)
  Retiming fpmul_DW02_mult_5_stage_J1_0_3 (fpmul_sqrtln_m12/vishal2)
  Preferred flip-flop is CFD2XL with setup = 0.21


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% 70% 80% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 3.62
  Critical path length = 3.62
  Clock correction = 0.92 (clock-to-Q delay = 0.46, setup = 0.21, uncertainty = 0.25)
  Retiming fpmul_DW02_mult_5_stage_J1_1_1 (fpmul_sqrtln_m21/vishal1)
  Preferred flip-flop is CFD2XL with setup = 0.21


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% 70% 80% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 4.09
  Critical path length = 4.09
  Clock correction = 0.91 (clock-to-Q delay = 0.45, setup = 0.21, uncertainty = 0.25)
  Retiming fpmul_DW02_mult_5_stage_J1_1_2 (fpmul_sqrtln_m13/vishal1)
  Preferred flip-flop is CFD2XL with setup = 0.21


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% 70% 80% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 4.15
  Critical path length = 4.15
  Clock correction = 0.91 (clock-to-Q delay = 0.45, setup = 0.21, uncertainty = 0.25)
  Retiming fpmul_DW02_mult_5_stage_J1_1_3 (fpmul_sqrtln_m12/vishal1)
  Preferred flip-flop is CFD2XL with setup = 0.21


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10%   ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% 70% 80% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 4.23
  Critical path length = 4.23
  Clock correction = 0.91 (clock-to-Q delay = 0.45, setup = 0.21, uncertainty = 0.25)
Information: The register 'fpmul_sqrtln_m21/vishal2/clk_r_REG527_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'fpmul_sqrtln_m13/vishal2/clk_r_REG527_S1' is a constant and will be removed. (OPT-1206)
  Mapping Optimization (Phase 7)
  Mapping Optimization (Phase 8)
  Mapping Optimization (Phase 9)
  Mapping Optimization (Phase 10)
  Mapping Optimization (Phase 11)
  Mapping Optimization (Phase 12)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                             MIN DELAY
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            COST   
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:04:18  282816.5      1.39    2331.5       0.0 fpmul_sqrtln_m12/vishal1/clk_r_REG1302_S2/D      0.00
    0:04:18  282816.5      1.39    2331.5       0.0 fpmul_sqrtln_m12/vishal1/clk_r_REG1302_S2/D      0.00
    0:04:23  282530.5      1.24    2132.0       0.0 fpmul_sqrtln_m21/vishal1/clk_r_REG1295_S2/D      0.00
    0:04:26  282644.5      1.16    2032.7       0.0 fpmul_sqrtln_m21/vishal1/clk_r_REG1292_S2/D      0.00
    0:04:29  282833.5      1.12    1974.3       0.0 fpmul_sqrtln_m21/vishal1/clk_r_REG1295_S2/D      0.00
    0:04:30  282843.0      1.09    1955.5       0.0 fpmul_sqrtln_m11/vishal1/clk_r_REG1301_S2/D      0.00
    0:04:47  282730.0      1.08    1945.6       0.0                                0.00
    0:04:47  282728.0      1.08    1944.9       0.0                                0.00
    0:04:47  282728.0      1.08    1944.9       0.0                                0.00
    0:04:48  282729.5      1.08    1944.4       0.0                                0.00
  Re-synthesis Optimization (Phase 1)
  Re-synthesis Optimization (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                             MIN DELAY
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            COST   
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:07:06  225477.0      0.76     863.6   14525.2                                0.00
    0:07:09  225727.5      0.73     838.5   14525.2                                0.00
    0:07:11  225900.5      0.71     828.6   14525.2                                0.00
    0:07:12  226041.5      0.69     822.0   14525.2                                0.00
    0:07:14  226189.0      0.68     815.3   14525.2                                0.00
    0:07:15  226298.0      0.67     806.8   14525.2                                0.00
    0:07:16  226407.0      0.66     798.1   14525.2                                0.00
    0:07:17  226497.5      0.66     795.3   14525.2                                0.00
    0:07:19  226595.5      0.65     790.6   14525.2                                0.00
    0:07:20  226656.0      0.65     787.4   14525.2                                0.00
    0:07:21  226721.5      0.65     781.2   14525.2                                0.00
    0:07:23  226796.5      0.65     775.4   14525.2                                0.00
    0:07:24  226877.5      0.65     770.2   14525.2                                0.00
    0:07:25  226950.5      0.65     757.4   14525.2                                0.00
    0:07:27  227022.0      0.65     743.2   14525.2                                0.00
    0:07:28  227094.5      0.65     729.3   14525.2                                0.00
    0:07:29  227147.0      0.65     723.5   14525.2                                0.00
    0:07:31  227208.5      0.65     711.7   14525.2                                0.00
    0:07:32  227289.0      0.65     703.4   14525.2                                0.00
    0:07:33  227378.5      0.65     697.6   14525.2                                0.00
    0:07:34  227468.0      0.65     686.4   14525.2                                0.00
    0:07:35  227540.0      0.65     676.7   14529.2                                0.00
    0:07:36  227619.0      0.65     672.0   14533.2                                0.00
    0:07:58  230078.0      0.59     669.7   14533.2                                0.00
    0:07:58  230078.0      0.59     669.7   14533.2                                0.00
    0:07:59  230119.5      0.59     669.5   14533.2                                0.00
    0:07:59  230119.5      0.59     669.5   14533.2                                0.00
    0:08:09  231125.5      0.58     666.8   14533.2                                0.00
    0:08:09  231125.5      0.58     666.8   14533.2                                0.00
    0:08:26  234762.5      0.51     642.3   14533.2                                0.00
    0:08:26  234762.5      0.51     642.3   14533.2                                0.00
    0:08:33  235078.5      0.51     641.5   14533.2                                0.00

  Beginning Delay Optimization
  ----------------------------
    0:08:33  235078.5      0.51     641.5   14533.2                                0.00
    0:09:21  239969.0      0.44     583.1   14533.2                                0.00
    0:09:21  239969.0      0.44     583.1   14533.2                                0.00
    0:09:30  240353.5      0.44     570.1   14533.2                                0.00
    0:09:30  240353.5      0.44     570.1   14533.2                                0.00
    0:09:43  241244.0      0.43     556.9   14541.2                                0.00
    0:09:43  241244.0      0.43     556.9   14541.2                                0.00
    0:09:43  241244.0      0.43     556.9   14541.2                                0.00


  Beginning Design Rule Fixing  (min_path)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                             MIN DELAY
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            COST   
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:09:46  241244.0      0.43     556.9   14541.2                            -1516.79
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
    0:09:50  241804.0      0.43     557.9       0.0 fpmul_sqrtln_m12/vishal1/clk_r_REG1073_S3/D  -1476.23
    0:09:51  242374.5      0.43     558.3       0.0 fpmul_sqrtln_m21/mres_q_reg[42]/D  -1437.28
    0:09:53  242872.5      0.43     558.1       0.0 fpmul_sqrtln_m11/vishal1/clk_r_REG984_S4/D  -1401.99
    0:09:54  243409.5      0.43     558.1       0.0 fpmul_sqrtln_m13/vishal1/clk_r_REG1277_S4/D  -1364.20
    0:09:56  243909.5      0.43     558.8       0.0 fpmul_sqrtln_m11/vishal1/clk_r_REG1495_S3/D  -1328.39
    0:09:57  244436.0      0.43     559.1       0.0 fpmul_sqrtln_m13/vishal2/clk_r_REG351_S3/D  -1292.33
    0:09:59  244942.0      0.43     558.2       0.0 fpmul_sqrtln_m13/vishal1/clk_r_REG1242_S3/D  -1255.95
    0:10:01  245413.5      0.43     559.0       0.0 fpmul_sqrtln_m11/fractC_piped2_reg[15]/D  -1221.68
    0:10:02  245991.5      0.43     559.0       0.0 fpmul_sqrtln_m12/expres_1_piped4_reg[2]/D  -1179.96
    0:10:03  246568.5      0.43     559.0       0.0 A_s6_reg[63]/D             -1138.44
    0:10:05  247146.5      0.43     559.0       0.0 A_s2_reg[41]/D             -1096.76
    0:10:06  247723.5      0.43     559.0       0.0 A_s8_reg[20]/D             -1055.24
    0:10:07  248301.5      0.43     559.0       0.0 D_s4_reg[62]/D             -1013.56
    0:10:09  248878.5      0.43     559.0       0.0 D_s10_reg[41]/D             -972.04
    0:10:10  249456.5      0.43     559.0       0.0 D_s6_reg[20]/D              -930.36
    0:10:11  250033.5      0.43     559.0       0.0 D_s11_reg[50]/D             -888.84
    0:10:13  250611.0      0.43     559.0       0.0 D_s3_s27_reg[51]/D          -847.18
    0:10:14  251188.0      0.43     559.0       0.0 D_s3_s26_reg[31]/D          -805.67
    0:10:16  251766.0      0.43     559.0       0.0 D_s3_s23_reg[12]/D          -763.98
    0:10:17  252344.0      0.43     559.0       0.0 C_delta_s210_reg[57]/D      -722.29
    0:10:18  252921.0      0.43     559.0       0.0 C_delta_s28_reg[38]/D       -680.78
    0:10:20  253499.0      0.43     559.0       0.0 C_delta_s25_reg[18]/D       -639.09
    0:10:21  254076.0      0.43     559.0       0.0 B_delta_sq_s23_reg[63]/D    -597.58
    0:10:22  254654.0      0.43     559.0       0.0 B_delta_sq_s210_reg[44]/D   -555.89
    0:10:24  255232.0      0.43     559.0       0.0 B_delta_sq_s27_reg[24]/D    -514.20
    0:10:25  255809.0      0.43     559.0       0.0 B_delta_sq_s25_reg[5]/D     -472.69
    0:10:27  256370.5      0.43     559.0       0.0 fpmul_sqrtln_m21/vishal1/clk_r_REG1163_S4/D   -433.68
    0:10:28  256937.5      0.43     559.0       0.0 fpmul_sqrtln_m12/expres_q_reg[1]/D   -393.82
    0:10:29  257506.5      0.43     559.0       0.0 fpmul_sqrtln_m13/vishal1/clk_r_REG1231_S4/D   -353.70
    0:10:31  258076.0      0.43     559.2       0.0 fpmul_sqrtln_m11/any_zero_1_piped2_reg/D   -312.70
    0:10:32  258647.0      0.43     559.4       0.0 fpmul_sqrtln_m11/mres_2_q_reg[110]/D   -272.43
    0:10:34  259227.0      0.43     559.4       0.0 fpmul_sqrtln_m12/fractC_piped4_reg[5]/D   -232.52
    0:10:35  259799.0      0.43     559.8       0.0 fpmul_sqrtln_m13/expres_piped2_reg[3]/D   -193.69
    0:10:37  260383.0      0.43     560.0       0.0 B_delta_sq_s211_reg[36]/D   -152.71
    0:10:39  260884.5      0.43     561.1       0.0 fpadd_sqrtln_a31/fractA_2_q_reg[76]/D   -112.59
    0:10:41  261380.0      0.43     562.1       0.0 fpadd_sqrtln_a41/expR_old_q_reg[3]/D    -76.45
    0:10:43  261835.0      0.43     564.2       0.0 fpadd_sqrtln_a32/fractA_q_reg[65]/D    -43.28
    0:10:45  262349.0      0.43     564.9       0.0 fpadd_sqrtln_a32/fractA_q2_reg[81]/D     -4.81
    0:10:47  262400.5      0.43     565.0       0.0                                0.00
    0:11:08  245856.5      0.44     493.1       0.0                             -844.69
    0:11:08  245856.5      0.44     493.1       0.0                             -844.69
Loaded alib file './alib-52/tc240c.db_NOMIN25.alib'
    0:11:12  245903.5      0.43     490.3       0.0 fpmul_sqrtln_m21/vishal1/clk_r_REG1096_S2/D   -844.69
    0:11:13  245928.0      0.42     488.4       0.0                             -844.69
    0:11:17  246110.5      0.42     485.9       0.0                             -844.69
    0:11:18  246537.5      0.42     486.4       0.0 fpmul_sqrtln_m13/vishal2/clk_r_REG405_S2/D   -817.87
    0:11:20  246971.0      0.42     486.3       0.0 fpmul_sqrtln_m21/vishal2/clk_r_REG497_S4/D   -792.89
    0:11:21  247379.0      0.42     486.3       0.0 fpmul_sqrtln_m21/vishal1/clk_r_REG1386_S4/D   -767.91
    0:11:22  247800.5      0.42     486.3       0.0 fpmul_sqrtln_m11/vishal1/clk_r_REG1228_S3/D   -742.53
    0:11:24  248226.5      0.42     487.2       0.0 fpmul_sqrtln_m13/vishal2/clk_r_REG560_S2/D   -716.32
    0:11:25  248651.5      0.42     488.2       0.0 fpmul_sqrtln_m21/vishal1/clk_r_REG1494_S3/D   -690.29
    0:11:27  249057.5      0.42     489.3       0.0 fpmul_sqrtln_m12/fractC_piped2_reg[2]/D   -664.90
    0:11:28  249512.0      0.42     489.3       0.0 fpmul_sqrtln_m13/any_zero_2_piped2_reg/D   -638.58
    0:11:29  249967.0      0.42     489.3       0.0 A_s4_reg[51]/D              -612.21
    0:11:31  250422.0      0.42     489.3       0.0 A_s2_reg[26]/D              -585.92
    0:11:32  250877.0      0.42     489.3       0.0 A_s8_reg[1]/D               -559.54
    0:11:33  251332.0      0.42     489.3       0.0 D_s6_reg[40]/D              -533.25
    0:11:35  251787.0      0.42     489.3       0.0 D_s3_reg[14]/D              -506.87
    0:11:36  252242.0      0.42     489.3       0.0 D_s3_s27_reg[62]/D          -480.58
    0:11:37  252697.0      0.42     489.3       0.0 D_s3_s210_reg[39]/D         -454.21
    0:11:38  253152.0      0.42     489.3       0.0 D_s3_s23_reg[16]/D          -427.92
    0:11:40  253608.0      0.42     489.3       0.0 C_delta_s25_reg[57]/D       -401.45
    0:11:41  254063.0      0.42     489.3       0.0 C_delta_s27_reg[34]/D       -375.07
    0:11:42  254518.0      0.42     489.3       0.0 C_delta_s210_reg[12]/D      -348.78
    0:11:44  254974.0      0.42     489.3       0.0 B_delta_sq_s22_reg[52]/D    -322.31
    0:11:45  255429.0      0.42     489.3       0.0 B_delta_sq_s24_reg[30]/D    -295.93
    0:11:46  255884.0      0.42     489.3       0.0 B_delta_sq_s27_reg[7]/D     -269.64
    0:11:47  256325.5      0.42     489.3       0.0 fpmul_sqrtln_m21/mres_q_reg[57]/D   -244.75
    0:11:49  256774.5      0.42     489.3       0.0 fpmul_sqrtln_m13/expres_q_reg[1]/D   -218.46
    0:11:50  257228.0      0.42     489.3       0.0 fpmul_sqrtln_m11/fractC_q_reg[38]/D   -191.04
    0:11:52  257675.0      0.42     489.3       0.0 fpmul_sqrtln_m11/fractC_piped4_reg[3]/D   -164.82
    0:11:53  258135.5      0.42     489.9       0.0 fpmul_sqrtln_m12/fractC_piped3_reg[10]/D   -140.04
    0:11:54  258594.0      0.42     490.5       0.0 fpmul_sqrtln_m12/fractC_q_reg[14]/D   -114.82
    0:11:56  259046.5      0.42     491.1       0.0 C_delta_s211_reg[43]/D       -89.05
    0:11:58  259468.0      0.42     492.5       0.0 fpadd_sqrtln_a31/fractA_q2_reg[58]/D    -66.03
    0:12:00  259871.5      0.42     493.1       0.0 fpadd_sqrtln_a41/expR_q3_reg[8]/D    -41.70
    0:12:02  260255.5      0.42     494.9       0.0 fpadd_sqrtln_a32/fractA_2_q_reg[93]/D    -17.07
    0:12:04  260534.0      0.42     494.9       0.0                                0.00

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                             MIN DELAY
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            COST   
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:12:04  260534.0      0.42     494.9       0.0                                0.00
    0:12:10  256377.0      0.42     495.1       0.0                             -283.83
    0:12:42  255163.5      0.42     493.3       0.0                             -284.33


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                             MIN DELAY
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            COST   
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:12:42  255163.5      0.42     493.3       0.0                             -284.33
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
Information: Complementing port 'rst' in design 'fpadd_2'.
	 The new name of the port is 'rst_BAR'. (OPT-319)
Information: Complementing port 'rst' in design 'fpadd_1'.
	 The new name of the port is 'rst_BAR'. (OPT-319)
Information: Complementing port 'pushout' in design 'fpadd_2'.
	 The new name of the port is 'pushout_BAR'. (OPT-319)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
  Global Optimization (Phase 48)
  Global Optimization (Phase 49)
  Global Optimization (Phase 50)
  Global Optimization (Phase 51)
  Global Optimization (Phase 52)
  Global Optimization (Phase 53)
  Global Optimization (Phase 54)
  Global Optimization (Phase 55)
  Global Optimization (Phase 56)
  Global Optimization (Phase 57)
  Global Optimization (Phase 58)
  Global Optimization (Phase 59)
  Global Optimization (Phase 60)
  Global Optimization (Phase 61)
  Global Optimization (Phase 62)
  Global Optimization (Phase 63)
  Global Optimization (Phase 64)
  Global Optimization (Phase 65)
  Global Optimization (Phase 66)
  Global Optimization (Phase 67)
  Global Optimization (Phase 68)
  Global Optimization (Phase 69)
  Global Optimization (Phase 70)
  Global Optimization (Phase 71)
    0:14:06  232683.0      0.40     458.4       0.0 fpmul_sqrtln_m13/vishal1/clk_r_REG1301_S2/D  -1527.20
    0:14:07  232722.5      0.39     458.5       0.0                            -1527.20
    0:14:11  232769.0      0.39     449.4       0.0                            -1527.20
    0:14:12  233349.0      0.39     449.6       0.0 fpmul_sqrtln_m11/mres_2_q_reg[110]/D  -1486.67
    0:14:13  233931.0      0.39     449.6       0.0 fpmul_sqrtln_m12/fractC_piped4_reg[47]/D  -1446.59
    0:14:15  234507.5      0.39     450.0       0.0 fpmul_sqrtln_m13/expres_piped2_reg[8]/D  -1407.49
    0:14:16  235096.0      0.39     450.8       0.0 B_delta_sq_s211_reg[26]/D  -1366.49
    0:14:18  235696.0      0.39     453.2       0.0 fpadd_sqrtln_a31/fractA_q3_reg[85]/D  -1319.96
    0:14:20  236210.5      0.39     455.5       0.0 fpmul_sqrtln_m21/mres_q_reg[42]/D  -1286.89
    0:14:22  236787.5      0.39     455.5       0.0 fpmul_sqrtln_m11/signres_2_piped1_reg/D  -1245.48
    0:14:23  237365.5      0.39     455.5       0.0 fpmul_sqrtln_m21/pushout_2_piped3_reg/D  -1203.80
    0:14:24  237942.5      0.39     455.5       0.0 A_s6_reg[44]/D             -1162.28
    0:14:26  238520.5      0.39     455.5       0.0 A_s10_reg[23]/D            -1120.60
    0:14:27  239097.5      0.39     455.5       0.0 A_s4_reg[1]/D              -1079.08
    0:14:28  239675.5      0.39     455.5       0.0 D_s8_reg[44]/D             -1037.40
    0:14:30  240252.5      0.39     455.5       0.0 D_s2_reg[22]/D              -995.88
    0:14:31  240830.5      0.39     455.5       0.0 D_s6_reg[1]/D               -954.20
    0:14:32  241407.5      0.39     455.5       0.0 D_s3_s26_reg[53]/D          -912.60
    0:14:34  241984.5      0.39     455.5       0.0 D_s3_s29_reg[34]/D          -871.09
    0:14:35  242562.5      0.39     455.5       0.0 D_s3_s22_reg[14]/D          -829.40
    0:14:36  243139.5      0.39     455.5       0.0 C_delta_s24_reg[59]/D       -787.85
    0:14:38  243717.5      0.39     455.5       0.0 C_delta_s27_reg[40]/D       -746.17
    0:14:39  244294.5      0.39     455.5       0.0 C_delta_s29_reg[21]/D       -704.65
    0:14:40  244872.5      0.39     455.5       0.0 C_delta_s22_reg[1]/D        -662.97
    0:14:42  245449.5      0.39     455.5       0.0 B_delta_sq_s24_reg[46]/D    -621.42
    0:14:43  246027.5      0.39     455.5       0.0 B_delta_sq_s27_reg[27]/D    -579.73
    0:14:44  246604.5      0.39     455.5       0.0 B_delta_sq_s29_reg[8]/D     -538.22
    0:14:46  247176.5      0.39     455.5       0.0 A_s11_reg[46]/D             -498.22
    0:14:47  247756.5      0.39     455.5       0.0 A_s11_reg[27]/D             -456.67
    0:14:49  248306.5      0.39     456.3       0.0 fpmul_sqrtln_m11/vishal1/clk_r_REG1331_S4/D   -417.39
    0:14:50  248859.0      0.39     456.3       0.0 fpmul_sqrtln_m11/vishal2/clk_r_REG1007_S2/D   -378.38
    0:14:51  249430.0      0.39     456.3       0.0 fpmul_sqrtln_m21/vishal2/clk_r_REG377_S2/D   -338.35
    0:14:53  249966.0      0.39     456.3       0.0 fpmul_sqrtln_m13/vishal2/clk_r_REG330_S2/D   -302.05
    0:14:55  250504.0      0.39     456.5       0.0 fpmul_sqrtln_m12/vishal2/clk_r_REG743_S3/D   -265.62
    0:14:56  251068.5      0.39     457.7       0.0 fpmul_sqrtln_m21/vishal1/clk_r_REG1191_S3/D   -224.88
    0:14:58  251610.0      0.39     458.7       0.0 fpmul_sqrtln_m13/vishal1/clk_r_REG1343_S4/D   -186.48
    0:14:59  252142.0      0.39     459.2       0.0 fpmul_sqrtln_m12/vishal1/clk_r_REG1630_S2/D   -148.89
    0:15:00  252697.5      0.39     459.5       0.0 fpadd_sqrtln_a41/resout_q_reg[58]/D   -109.82
    0:15:02  253242.0      0.39     464.2       0.0 fpadd_sqrtln_a41/ied_q3_reg[0]/D    -71.82
    0:15:04  253717.5      0.39     467.7       0.0 fpadd_sqrtln_a32/expR_old_q_reg[8]/D    -37.04
    0:15:06  254242.0      0.39     474.4       0.0                                0.00
    0:15:07  254291.5      0.39     470.8       0.0                               -0.01
    0:15:08  254379.5      0.38     467.1       0.0                               -0.13
    0:15:09  254397.0      0.38     463.5       0.0                               -0.13
    0:15:11  254416.5      0.38     459.4       0.0                               -0.19
    0:15:13  254454.5      0.38     453.0       0.0                               -0.27
    0:15:14  254480.0      0.38     448.1       0.0                               -0.64
    0:15:16  254510.5      0.38     445.3       0.0                               -0.85
    0:15:17  254540.0      0.38     442.7       0.0                               -0.97
    0:15:18  254569.0      0.38     438.1       0.0                               -1.07
    0:15:19  254600.5      0.38     436.0       0.0                               -1.16
    0:15:20  254616.0      0.38     434.5       0.0                               -1.27
    0:15:22  254651.5      0.38     431.3       0.0                               -1.39
    0:15:23  254694.5      0.38     429.5       0.0                               -1.59
    0:15:25  254723.5      0.38     422.7       0.0                               -1.77
    0:15:26  254812.5      0.38     415.9       0.0                               -2.10
    0:15:28  254893.5      0.38     405.7       0.0                               -2.46
    0:15:29  254960.0      0.38     401.0       0.0                               -2.74
    0:15:30  255033.0      0.38     396.5       0.0                               -3.01
    0:15:32  255059.0      0.38     396.5       0.0                               -3.01
    0:15:32  255059.0      0.38     396.5       0.0                               -3.01
    0:15:32  255059.0      0.38     396.5       0.0                               -3.01
    0:15:32  255059.0      0.38     396.5       0.0                               -3.01
    0:15:33  255059.0      0.38     396.5       0.0                               -3.01
    0:15:33  255059.0      0.38     396.5       0.0                               -3.01
    0:15:41  255696.0      0.36     396.2       0.0                               -3.11
    0:15:41  255696.0      0.36     396.2       0.0                               -3.11
    0:15:41  255696.0      0.36     396.2       0.0                               -3.11
    0:15:41  255696.0      0.36     396.2       0.0                               -3.11
    0:15:42  255696.0      0.36     396.2       0.0                               -3.11
    0:15:42  255696.0      0.36     396.2       0.0                               -3.11
    0:15:42  255696.0      0.36     396.2       0.0                               -3.11
    0:15:42  255696.0      0.36     396.2       0.0                               -3.11
    0:15:42  255696.0      0.36     396.2       0.0                               -3.11
    0:15:42  255696.0      0.36     396.2       0.0                               -3.11
    0:15:43  255696.0      0.36     396.2       0.0                               -3.11
Loading db file '/apps/toshiba/sjsu/synopsys/tc240c/tc240c.db_NOMIN25'

  Optimization Complete
  ---------------------
Warning: Design 'sqrtln_top' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'fpadd_sqrtln_a41/rst': 7829 load(s), 1 driver(s)
     Net 'fpadd_sqrtln_a32/clk': 13023 load(s), 1 driver(s)
1
create_clock clk -name clk -period 4.54545454545
1
update_timing
Information: Updating design information... (UID-85)
Warning: Design 'sqrtln_top' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
1
report_timing -max_paths 5
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 5
Design : sqrtln_top
Version: I-2013.12-SP5
Date   : Wed Apr 20 15:32:35 2016
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: NOMIN25   Library: tc240c
Wire Load Model Mode: top

  Startpoint: fpmul_sqrtln_m21/vishal1/clk_r_REG1359_S1
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fpmul_sqrtln_m21/vishal1/clk_r_REG1292_S2
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpmul_sqrtln_m21/vishal1/clk_r_REG1359_S1/CP (CFD1QX4)
                                                          0.00 #     0.00 r
  fpmul_sqrtln_m21/vishal1/clk_r_REG1359_S1/Q (CFD1QX4)
                                                          0.28       0.28 f
  fpmul_sqrtln_m21/vishal1/U3899/Z (CNR2X4)               0.11       0.40 r
  fpmul_sqrtln_m21/vishal1/U3341/Z (CIVX3)                0.08       0.47 f
  fpmul_sqrtln_m21/vishal1/U5525/Z (CMX2GX1)              0.24       0.71 f
  fpmul_sqrtln_m21/vishal1/U5526/Z (CND2X2)               0.06       0.77 r
  fpmul_sqrtln_m21/vishal1/U5529/Z (CND2X2)               0.07       0.84 f
  fpmul_sqrtln_m21/vishal1/U5635/Z (COND4CX1)             0.13       0.96 r
  fpmul_sqrtln_m21/vishal1/U5636/Z (CIVX2)                0.08       1.04 f
  fpmul_sqrtln_m21/vishal1/U1403/Z (CENX2)                0.12       1.16 r
  fpmul_sqrtln_m21/vishal1/U3474/Z (CND2X1)               0.12       1.28 f
  fpmul_sqrtln_m21/vishal1/U131/Z (CND2X2)                0.07       1.35 r
  fpmul_sqrtln_m21/vishal1/U5700/Z (CENX2)                0.14       1.49 r
  fpmul_sqrtln_m21/vishal1/U5701/Z (CENX2)                0.17       1.66 r
  fpmul_sqrtln_m21/vishal1/U5787/Z (CENX2)                0.17       1.83 r
  fpmul_sqrtln_m21/vishal1/U5788/Z (CENX2)                0.16       1.98 r
  fpmul_sqrtln_m21/vishal1/U6576/S (CFA1X1)               0.36       2.34 f
  fpmul_sqrtln_m21/vishal1/U5863/Z (CIVX2)                0.05       2.39 r
  fpmul_sqrtln_m21/vishal1/U5958/Z (CND2X2)               0.07       2.47 f
  fpmul_sqrtln_m21/vishal1/U5959/Z (CIVX2)                0.04       2.50 r
  fpmul_sqrtln_m21/vishal1/U1356/Z (COND1X1)              0.07       2.58 f
  fpmul_sqrtln_m21/vishal1/U3470/Z (COND1X1)              0.09       2.67 r
  fpmul_sqrtln_m21/vishal1/U6581/Z (COND1X1)              0.09       2.76 f
  fpmul_sqrtln_m21/vishal1/U6589/Z (CND2X1)               0.06       2.82 r
  fpmul_sqrtln_m21/vishal1/U6659/Z (CND3X2)               0.12       2.94 f
  fpmul_sqrtln_m21/vishal1/U151/Z (CENX2)                 0.13       3.07 f
  fpmul_sqrtln_m21/vishal1/clk_r_REG1292_S2/D (CFD1QX2)
                                                          0.00       3.07 f
  data arrival time                                                  3.07

  clock clk (rise edge)                                   4.55       4.55
  clock network delay (ideal)                             0.00       4.55
  clock uncertainty                                      -0.25       4.30
  fpmul_sqrtln_m21/vishal1/clk_r_REG1292_S2/CP (CFD1QX2)
                                                          0.00       4.30 r
  library setup time                                     -0.22       4.07
  data required time                                                 4.07
  --------------------------------------------------------------------------
  data required time                                                 4.07
  data arrival time                                                 -3.07
  --------------------------------------------------------------------------
  slack (MET)                                                        1.01


  Startpoint: fpmul_sqrtln_m12/vishal1/clk_r_REG1253_S1
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fpmul_sqrtln_m12/vishal1/clk_r_REG974_S2
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpmul_sqrtln_m12/vishal1/clk_r_REG1253_S1/CP (CFD1QX4)
                                                          0.00 #     0.00 r
  fpmul_sqrtln_m12/vishal1/clk_r_REG1253_S1/Q (CFD1QX4)
                                                          0.35       0.35 r
  fpmul_sqrtln_m12/vishal1/U5414/Z (CENX1)                0.20       0.55 r
  fpmul_sqrtln_m12/vishal1/U5415/Z (CIVX2)                0.07       0.62 f
  fpmul_sqrtln_m12/vishal1/U5416/Z (CND2X2)               0.06       0.68 r
  fpmul_sqrtln_m12/vishal1/U3615/Z (CIVX3)                0.07       0.75 f
  fpmul_sqrtln_m12/vishal1/U3614/Z0 (CIVDX2)              0.07       0.82 r
  fpmul_sqrtln_m12/vishal1/U544/Z (CMX2GX2)               0.21       1.03 r
  fpmul_sqrtln_m12/vishal1/U6380/S (CFA1X1)               0.35       1.39 f
  fpmul_sqrtln_m12/vishal1/U2583/Z (COND1X1)              0.08       1.47 r
  fpmul_sqrtln_m12/vishal1/U6391/Z (CND2X1)               0.12       1.59 f
  fpmul_sqrtln_m12/vishal1/U6465/CO (CFA1X1)              0.29       1.88 f
  fpmul_sqrtln_m12/vishal1/U6530/S (CFA1X1)               0.38       2.26 r
  fpmul_sqrtln_m12/vishal1/U467/Z (CEN3X2)                0.40       2.65 f
  fpmul_sqrtln_m12/vishal1/U8939/Z (CENX1)                0.14       2.79 f
  fpmul_sqrtln_m12/vishal1/U8940/Z (CENX1)                0.16       2.95 f
  fpmul_sqrtln_m12/vishal1/U8971/Z (CND2IX1)              0.11       3.07 f
  fpmul_sqrtln_m12/vishal1/clk_r_REG974_S2/D (CFD1QX1)
                                                          0.00       3.07 f
  data arrival time                                                  3.07

  clock clk (rise edge)                                   4.55       4.55
  clock network delay (ideal)                             0.00       4.55
  clock uncertainty                                      -0.25       4.30
  fpmul_sqrtln_m12/vishal1/clk_r_REG974_S2/CP (CFD1QX1)
                                                          0.00       4.30 r
  library setup time                                     -0.22       4.07
  data required time                                                 4.07
  --------------------------------------------------------------------------
  data required time                                                 4.07
  data arrival time                                                 -3.07
  --------------------------------------------------------------------------
  slack (MET)                                                        1.01


  Startpoint: fpmul_sqrtln_m12/vishal1/clk_r_REG1253_S1
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fpmul_sqrtln_m12/vishal1/clk_r_REG1058_S2
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpmul_sqrtln_m12/vishal1/clk_r_REG1253_S1/CP (CFD1QX4)
                                                          0.00 #     0.00 r
  fpmul_sqrtln_m12/vishal1/clk_r_REG1253_S1/Q (CFD1QX4)
                                                          0.35       0.35 r
  fpmul_sqrtln_m12/vishal1/U4908/Z (COND1X1)              0.11       0.46 f
  fpmul_sqrtln_m12/vishal1/U4911/Z (CNR2X2)               0.10       0.56 r
  fpmul_sqrtln_m12/vishal1/U5396/Z (CND2X2)               0.10       0.67 f
  fpmul_sqrtln_m12/vishal1/U5397/Z (CIVX4)                0.08       0.75 r
  fpmul_sqrtln_m12/vishal1/U5444/Z (CIVX4)                0.08       0.83 f
  fpmul_sqrtln_m12/vishal1/U6135/Z (CMX2GX1)              0.22       1.05 f
  fpmul_sqrtln_m12/vishal1/U8602/CO (CFA1X1)              0.25       1.29 f
  fpmul_sqrtln_m12/vishal1/U8639/S (CFA1X1)               0.30       1.60 f
  fpmul_sqrtln_m12/vishal1/U8892/CO (CFA1X1)              0.26       1.86 f
  fpmul_sqrtln_m12/vishal1/U8917/S (CFA1X1)               0.38       2.24 r
  fpmul_sqrtln_m12/vishal1/U9387/S (CFA1X1)               0.32       2.56 f
  fpmul_sqrtln_m12/vishal1/U9604/Z (CEO3XL)               0.41       2.97 r
  fpmul_sqrtln_m12/vishal1/U9608/Z (CNR2XL)               0.05       3.02 f
  fpmul_sqrtln_m12/vishal1/clk_r_REG1058_S2/D (CFD1QXL)
                                                          0.00       3.02 f
  data arrival time                                                  3.02

  clock clk (rise edge)                                   4.55       4.55
  clock network delay (ideal)                             0.00       4.55
  clock uncertainty                                      -0.25       4.30
  fpmul_sqrtln_m12/vishal1/clk_r_REG1058_S2/CP (CFD1QXL)
                                                          0.00       4.30 r
  library setup time                                     -0.27       4.03
  data required time                                                 4.03
  --------------------------------------------------------------------------
  data required time                                                 4.03
  data arrival time                                                 -3.02
  --------------------------------------------------------------------------
  slack (MET)                                                        1.01


  Startpoint: fpmul_sqrtln_m12/vishal1/clk_r_REG1367_S1
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fpmul_sqrtln_m12/vishal1/clk_r_REG1302_S2
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpmul_sqrtln_m12/vishal1/clk_r_REG1367_S1/CP (CFD1QX4)
                                                          0.00 #     0.00 r
  fpmul_sqrtln_m12/vishal1/clk_r_REG1367_S1/Q (CFD1QX4)
                                                          0.28       0.28 r
  fpmul_sqrtln_m12/vishal1/U4348/Z (CIVX2)                0.06       0.34 f
  fpmul_sqrtln_m12/vishal1/U310/Z (CND2X4)                0.06       0.41 r
  fpmul_sqrtln_m12/vishal1/U308/Z (CND2X4)                0.08       0.48 f
  fpmul_sqrtln_m12/vishal1/U4357/Z (CNR2X4)               0.09       0.57 r
  fpmul_sqrtln_m12/vishal1/U4359/Z (CND2X4)               0.11       0.68 f
  fpmul_sqrtln_m12/vishal1/U4658/Z (CMX2GX1)              0.25       0.93 f
  fpmul_sqrtln_m12/vishal1/U4661/Z (COND1X2)              0.09       1.02 r
  fpmul_sqrtln_m12/vishal1/U4663/Z (CND2X2)               0.09       1.11 f
  fpmul_sqrtln_m12/vishal1/U2603/Z (CENX1)                0.17       1.28 r
  fpmul_sqrtln_m12/vishal1/U2604/Z (CENX2)                0.17       1.45 r
  fpmul_sqrtln_m12/vishal1/U8999/CO (CFA1X1)              0.27       1.71 r
  fpmul_sqrtln_m12/vishal1/U8972/Z (CENX1)                0.17       1.89 r
  fpmul_sqrtln_m12/vishal1/U8973/Z (CENX1)                0.18       2.07 r
  fpmul_sqrtln_m12/vishal1/U9012/Z (CEO3X1)               0.44       2.52 f
  fpmul_sqrtln_m12/vishal1/U9368/Z (CND2X2)               0.05       2.57 r
  fpmul_sqrtln_m12/vishal1/U9369/Z (CND2X2)               0.06       2.63 f
  fpmul_sqrtln_m12/vishal1/U9372/Z (CND2X2)               0.05       2.68 r
  fpmul_sqrtln_m12/vishal1/U9382/Z (CND2X2)               0.06       2.74 f
  fpmul_sqrtln_m12/vishal1/U9383/Z (CND2X2)               0.04       2.78 r
  fpmul_sqrtln_m12/vishal1/U9958/Z (COND1X1)              0.06       2.84 f
  fpmul_sqrtln_m12/vishal1/U9960/Z (CANR1X1)              0.08       2.92 r
  fpmul_sqrtln_m12/vishal1/U9966/Z (CND2X1)               0.09       3.01 f
  fpmul_sqrtln_m12/vishal1/U9970/Z (CANR1X1)              0.07       3.08 r
  fpmul_sqrtln_m12/vishal1/clk_r_REG1302_S2/D (CFD1QX2)
                                                          0.00       3.08 r
  data arrival time                                                  3.08

  clock clk (rise edge)                                   4.55       4.55
  clock network delay (ideal)                             0.00       4.55
  clock uncertainty                                      -0.25       4.30
  fpmul_sqrtln_m12/vishal1/clk_r_REG1302_S2/CP (CFD1QX2)
                                                          0.00       4.30 r
  library setup time                                     -0.21       4.09
  data required time                                                 4.09
  --------------------------------------------------------------------------
  data required time                                                 4.09
  data arrival time                                                 -3.08
  --------------------------------------------------------------------------
  slack (MET)                                                        1.01


  Startpoint: fpmul_sqrtln_m13/vishal1/clk_r_REG1740_S1
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fpmul_sqrtln_m13/vishal1/clk_r_REG1301_S2
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpmul_sqrtln_m13/vishal1/clk_r_REG1740_S1/CP (CFD1QX4)
                                                          0.00 #     0.00 r
  fpmul_sqrtln_m13/vishal1/clk_r_REG1740_S1/Q (CFD1QX4)
                                                          0.39       0.39 r
  fpmul_sqrtln_m13/vishal1/U4054/Z (CMXI2XL)              0.20       0.59 r
  fpmul_sqrtln_m13/vishal1/U4055/Z (CAN2X2)               0.18       0.77 r
  fpmul_sqrtln_m13/vishal1/U4057/Z (CEO3X2)               0.26       1.03 f
  fpmul_sqrtln_m13/vishal1/U4241/CO (CFA1X1)              0.30       1.33 f
  fpmul_sqrtln_m13/vishal1/U1312/Z (COND1X1)              0.09       1.42 r
  fpmul_sqrtln_m13/vishal1/U85/Z (CAN2X2)                 0.16       1.58 r
  fpmul_sqrtln_m13/vishal1/U4271/CO (CFA1X1)              0.21       1.79 r
  fpmul_sqrtln_m13/vishal1/U4198/Z (CEO3X2)               0.44       2.23 f
  fpmul_sqrtln_m13/vishal1/U2475/Z (CENX2)                0.15       2.38 f
  fpmul_sqrtln_m13/vishal1/U2476/Z (CENX2)                0.14       2.52 f
  fpmul_sqrtln_m13/vishal1/U9113/Z (CND2X2)               0.05       2.58 r
  fpmul_sqrtln_m13/vishal1/U367/Z (CND2X1)                0.06       2.63 f
  fpmul_sqrtln_m13/vishal1/U9115/Z (CND2X1)               0.07       2.70 r
  fpmul_sqrtln_m13/vishal1/U9133/Z (CND2X2)               0.07       2.77 f
  fpmul_sqrtln_m13/vishal1/U9135/Z (CND2X2)               0.05       2.82 r
  fpmul_sqrtln_m13/vishal1/U9592/Z (CIVX2)                0.04       2.86 f
  fpmul_sqrtln_m13/vishal1/U9593/Z (CND2X1)               0.05       2.91 r
  fpmul_sqrtln_m13/vishal1/U9606/Z (CND3X1)               0.09       3.00 f
  fpmul_sqrtln_m13/vishal1/U9609/Z (CANR1X1)              0.08       3.08 r
  fpmul_sqrtln_m13/vishal1/clk_r_REG1301_S2/D (CFD1QX1)
                                                          0.00       3.08 r
  data arrival time                                                  3.08

  clock clk (rise edge)                                   4.55       4.55
  clock network delay (ideal)                             0.00       4.55
  clock uncertainty                                      -0.25       4.30
  fpmul_sqrtln_m13/vishal1/clk_r_REG1301_S2/CP (CFD1QX1)
                                                          0.00       4.30 r
  library setup time                                     -0.21       4.08
  data required time                                                 4.08
  --------------------------------------------------------------------------
  data required time                                                 4.08
  data arrival time                                                 -3.08
  --------------------------------------------------------------------------
  slack (MET)                                                        1.01


1
read_verilog sin_top.v
Loading verilog file '/home/go/gond4288/287_project/randist_final/sin_top.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/go/gond4288/287_project/randist_final/sin_top.v

Inferred memory devices in process
	in routine sin_top line 32 in file
		'/home/go/gond4288/287_project/randist_final/sin_top.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     C_s111_reg      | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|  pushout_s111_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  pushout_s110_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     C_s110_reg      | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|   pushout_s19_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      C_s19_reg      | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|   pushout_s18_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      C_s18_reg      | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|   pushout_s17_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      C_s17_reg      | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|   pushout_s16_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      C_s16_reg      | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|   pushout_s15_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      C_s15_reg      | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|   pushout_s14_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      C_s14_reg      | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|   pushout_s13_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      C_s13_reg      | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|   pushout_s12_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      C_s12_reg      | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|   pushout_s11_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      C_s11_reg      | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine sin_top line 108 in file
		'/home/go/gond4288/287_project/randist_final/sin_top.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      C_s25_reg      | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|   pushout_s25_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   pushout_s24_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      C_s24_reg      | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|   pushout_s23_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      C_s23_reg      | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|   pushout_s22_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      C_s22_reg      | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|   pushout_s21_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      C_s21_reg      | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine sin_top line 150 in file
		'/home/go/gond4288/287_project/randist_final/sin_top.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     b_s411_reg      | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|  pushout_s411_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  pushout_s410_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     b_s410_reg      | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|   pushout_s49_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      b_s49_reg      | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|   pushout_s48_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      b_s48_reg      | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|   pushout_s47_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      b_s47_reg      | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|   pushout_s46_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      b_s46_reg      | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|   pushout_s45_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      b_s45_reg      | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|   pushout_s44_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      b_s44_reg      | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|   pushout_s43_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      b_s43_reg      | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|   pushout_s42_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      b_s42_reg      | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|   pushout_s41_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      b_s41_reg      | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/go/gond4288/287_project/randist_final/sin_top.db:sin_top'
Loaded 1 design.
Current design is 'sin_top'.
sin_top
create_clock clk -name clk -period 3.40909090909
Information: Building the design 'fpmul'. (HDL-193)
Warning: Cannot find the design 'fpmul' in the library 'WORK'. (LBR-1)
Information: Building the design 'fpadd'. (HDL-193)
Warning: Cannot find the design 'fpadd' in the library 'WORK'. (LBR-1)
Warning: Unable to resolve reference 'fpmul' in 'sin_top'. (LINK-5)
Warning: Unable to resolve reference 'fpadd' in 'sin_top'. (LINK-5)
Warning: Design 'sin_top' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
set_propagated_clock clk
Warning: Design 'sin_top' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: set_input_delay values are added to the propagated clock skew. (TIM-113)
1
set_clock_uncertainty 0.25 clk
Warning: Design 'sin_top' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
set_propagated_clock clk
Warning: Design 'sin_top' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: set_input_delay values are added to the propagated clock skew. (TIM-113)
1
set_output_delay 0.5 -clock clk [all_outputs]
Warning: Design 'sin_top' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
set all_inputs_wo_rst_clk [remove_from_collection [remove_from_collection [all_inputs] [get_port clk]] [get_port rst]]
{A[63] A[62] A[61] A[60] A[59] A[58] A[57] A[56] A[55] A[54] A[53] A[52] A[51] A[50] A[49] A[48] A[47] A[46] A[45] A[44] A[43] A[42] A[41] A[40] A[39] A[38] A[37] A[36] A[35] A[34] A[33] A[32] A[31] A[30] A[29] A[28] A[27] A[26] A[25] A[24] A[23] A[22] A[21] A[20] A[19] A[18] A[17] A[16] A[15] A[14] A[13] A[12] A[11] A[10] A[9] A[8] A[7] A[6] A[5] A[4] A[3] A[2] A[1] A[0] B[63] B[62] B[61] B[60] B[59] B[58] B[57] B[56] B[55] B[54] B[53] B[52] B[51] B[50] B[49] B[48] B[47] B[46] B[45] B[44] B[43] B[42] B[41] B[40] B[39] B[38] B[37] B[36] B[35] B[34] B[33] B[32] B[31] B[30] B[29] B[28] ...}
set_driving_cell -lib_cell CND2X1 $all_inputs_wo_rst_clk
Warning: Design 'sin_top' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
1
set_input_delay 0.6 -clock clk $all_inputs_wo_rst_clk
Warning: Design 'sin_top' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
set_output_delay 0.6 -clock clk [all_outputs]
Warning: Design 'sin_top' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
set_fix_hold [ get_clocks clk ]
Warning: Design 'sin_top' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'sin_top' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
set_output_delay 0.3 -clock clk [all_outputs]
Warning: Design 'sin_top' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
create_clock clk -name clk -period 3.18181818182
Warning: Design 'sin_top' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
compile_ultra
Warning: Design 'sin_top' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
Alib files are up-to-date.
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 265 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'sin_top'
Information: Building the design 'fpmul'. (HDL-193)
Warning: Cannot find the design 'fpmul' in the library 'WORK'. (LBR-1)
Information: Building the design 'fpadd'. (HDL-193)
Warning: Cannot find the design 'fpadd' in the library 'WORK'. (LBR-1)
Warning: Unable to resolve reference 'fpmul' in 'sin_top'. (LINK-5)
Warning: Unable to resolve reference 'fpadd' in 'sin_top'. (LINK-5)
Warning: Design 'sin_top' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                             MIN DELAY
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            COST   
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02   13979.0      0.00       0.0       0.0                                0.00
    0:00:02   13979.0      0.00       0.0       0.0                                0.00
    0:00:02   13979.0      0.00       0.0       0.0                                0.00
    0:00:03   13979.0      0.00       0.0       0.0                                0.00
  Re-synthesis Optimization (Phase 1)
  Re-synthesis Optimization (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                             MIN DELAY
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            COST   
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:05   10469.0      0.00       0.0       0.0                                0.00
    0:00:05   10469.0      0.00       0.0       0.0                                0.00
    0:00:05   10469.0      0.00       0.0       0.0                                0.00
    0:00:05   10469.0      0.00       0.0       0.0                                0.00
    0:00:05   10469.0      0.00       0.0       0.0                                0.00
    0:00:05   10469.0      0.00       0.0       0.0                                0.00
    0:00:05   10469.0      0.00       0.0       0.0                                0.00
    0:00:05   10469.0      0.00       0.0       0.0                                0.00
    0:00:05   10469.0      0.00       0.0       0.0                                0.00
    0:00:05   10469.0      0.00       0.0       0.0                                0.00
    0:00:05   10469.0      0.00       0.0       0.0                                0.00

  Beginning Delay Optimization
  ----------------------------
    0:00:05   10469.0      0.00       0.0       0.0                                0.00
    0:00:05   10469.0      0.00       0.0       0.0                                0.00
    0:00:05   10469.0      0.00       0.0       0.0                                0.00
    0:00:05   10469.0      0.00       0.0       0.0                                0.00
    0:00:05   10469.0      0.00       0.0       0.0                                0.00
    0:00:05   10469.0      0.00       0.0       0.0                                0.00
    0:00:05   10469.0      0.00       0.0       0.0                                0.00
    0:00:05   10469.0      0.00       0.0       0.0                                0.00


  Beginning Design Rule Fixing  (min_path)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                             MIN DELAY
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            COST   
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:05   10469.0      0.00       0.0       0.0                             -351.17
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
    0:00:06   11047.0      0.00       0.0       0.0 C_s110_reg[46]/D            -309.48
    0:00:08   11624.0      0.00       0.0       0.0 C_s12_reg[26]/D             -267.97
    0:00:09   12202.0      0.00       0.0       0.0 C_s15_reg[7]/D              -226.28
    0:00:10   12779.0      0.00       0.0       0.0 C_s23_reg[36]/D             -184.77
    0:00:12   13357.0      0.00       0.0       0.0 b_s43_reg[59]/D             -143.08
    0:00:13   13934.0      0.00       0.0       0.0 b_s45_reg[40]/D             -101.57
    0:00:15   14512.0      0.00       0.0       0.0 b_s48_reg[21]/D              -59.88
    0:00:16   15089.0      0.00       0.0       0.0 b_s410_reg[2]/D              -18.37
    0:00:17   15344.0      0.00       0.0       0.0                                0.00
    0:00:17   15344.0      0.00       0.0       0.0                                0.00
    0:00:17   15344.0      0.00       0.0       0.0                                0.00
Loaded alib file './alib-52/tc240c.db_NOMIN25.alib'
    0:00:18   15344.0      0.00       0.0       0.0                                0.00
    0:00:18   15344.0      0.00       0.0       0.0                                0.00

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                             MIN DELAY
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            COST   
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:18   15344.0      0.00       0.0       0.0                                0.00
    0:00:20   10661.0      0.00       0.0       0.0                             -337.34


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                             MIN DELAY
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            COST   
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:20   10661.0      0.00       0.0       0.0                             -337.34
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
    0:00:22   10533.0      0.00       0.0       0.0                             -344.59
    0:00:22   10533.0      0.00       0.0       0.0                             -344.59
    0:00:24   11104.0      0.00       0.0       0.0 C_s12_reg[50]/D             -303.81
    0:00:26   11670.0      0.00       0.0       0.0 C_s25_reg[29]/D             -263.71
    0:00:28   12236.0      0.00       0.0       0.0 C_s17_reg[7]/D              -223.61
    0:00:30   12809.0      0.00       0.0       0.0 C_s21_reg[33]/D             -182.61
    0:00:32   13387.0      0.00       0.0       0.0 b_s43_reg[58]/D             -140.92
    0:00:35   13964.0      0.00       0.0       0.0 b_s45_reg[39]/D              -99.41
    0:00:37   14542.0      0.00       0.0       0.0 b_s48_reg[20]/D              -57.72
    0:00:39   15119.0      0.00       0.0       0.0 b_s410_reg[0]/D              -16.21
    0:00:40   15344.0      0.00       0.0       0.0                                0.00
    0:00:40   15344.0      0.00       0.0       0.0                                0.00
    0:00:40   15344.0      0.00       0.0       0.0                                0.00
    0:00:40   15344.0      0.00       0.0       0.0                                0.00
    0:00:40   15344.0      0.00       0.0       0.0                                0.00
    0:00:40   15344.0      0.00       0.0       0.0                                0.00
    0:00:40   15344.0      0.00       0.0       0.0                                0.00
    0:00:40   15344.0      0.00       0.0       0.0                                0.00
    0:00:40   15344.0      0.00       0.0       0.0                                0.00
    0:00:40   15344.0      0.00       0.0       0.0                                0.00
    0:00:40   15344.0      0.00       0.0       0.0                                0.00
    0:00:40   15344.0      0.00       0.0       0.0                                0.00
    0:00:40   15344.0      0.00       0.0       0.0                                0.00
    0:00:40   15344.0      0.00       0.0       0.0                                0.00
    0:00:40   15344.0      0.00       0.0       0.0                                0.00
    0:00:40   15344.0      0.00       0.0       0.0                                0.00
    0:00:40   15344.0      0.00       0.0       0.0                                0.00
    0:00:40   15344.0      0.00       0.0       0.0                                0.00
Loading db file '/apps/toshiba/sjsu/synopsys/tc240c/tc240c.db_NOMIN25'

  Optimization Complete
  ---------------------
Warning: Design 'sin_top' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'clk': 1755 load(s), 1 driver(s), 4 inout(s)
     Net 'rst': 1691 load(s), 1 driver(s), 4 inout(s)
1
create_clock clk -name clk -period 4.54545454545
Warning: Design 'sin_top' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
update_timing
Warning: Design 'sin_top' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
Warning: Design 'sin_top' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
1
report_timing -max_paths 5
Warning: Design 'sin_top' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 5
Design : sin_top
Version: I-2013.12-SP5
Date   : Wed Apr 20 15:33:17 2016
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: NOMIN25   Library: tc240c
Wire Load Model Mode: top

  Startpoint: C[4] (input port clocked by clk)
  Endpoint: C_s11_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.60       0.60 f
  C[4] (in)                                0.00       0.60 f
  C_s11_reg[4]/D (CFD2QXL)                 0.00       0.60 f
  data arrival time                                   0.60

  clock clk (rise edge)                    4.55       4.55
  clock network delay (ideal)              0.00       4.55
  clock uncertainty                       -0.25       4.30
  C_s11_reg[4]/CP (CFD2QXL)                0.00       4.30 r
  library setup time                      -0.21       4.08
  data required time                                  4.08
  -----------------------------------------------------------
  data required time                                  4.08
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         3.48


  Startpoint: C[3] (input port clocked by clk)
  Endpoint: C_s11_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.60       0.60 f
  C[3] (in)                                0.00       0.60 f
  C_s11_reg[3]/D (CFD2QXL)                 0.00       0.60 f
  data arrival time                                   0.60

  clock clk (rise edge)                    4.55       4.55
  clock network delay (ideal)              0.00       4.55
  clock uncertainty                       -0.25       4.30
  C_s11_reg[3]/CP (CFD2QXL)                0.00       4.30 r
  library setup time                      -0.21       4.08
  data required time                                  4.08
  -----------------------------------------------------------
  data required time                                  4.08
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         3.48


  Startpoint: C[2] (input port clocked by clk)
  Endpoint: C_s11_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.60       0.60 f
  C[2] (in)                                0.00       0.60 f
  C_s11_reg[2]/D (CFD2QXL)                 0.00       0.60 f
  data arrival time                                   0.60

  clock clk (rise edge)                    4.55       4.55
  clock network delay (ideal)              0.00       4.55
  clock uncertainty                       -0.25       4.30
  C_s11_reg[2]/CP (CFD2QXL)                0.00       4.30 r
  library setup time                      -0.21       4.08
  data required time                                  4.08
  -----------------------------------------------------------
  data required time                                  4.08
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         3.48


  Startpoint: C[1] (input port clocked by clk)
  Endpoint: C_s11_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.60       0.60 f
  C[1] (in)                                0.00       0.60 f
  C_s11_reg[1]/D (CFD2QXL)                 0.00       0.60 f
  data arrival time                                   0.60

  clock clk (rise edge)                    4.55       4.55
  clock network delay (ideal)              0.00       4.55
  clock uncertainty                       -0.25       4.30
  C_s11_reg[1]/CP (CFD2QXL)                0.00       4.30 r
  library setup time                      -0.21       4.08
  data required time                                  4.08
  -----------------------------------------------------------
  data required time                                  4.08
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         3.48


  Startpoint: C[0] (input port clocked by clk)
  Endpoint: C_s11_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.60       0.60 f
  C[0] (in)                                0.00       0.60 f
  C_s11_reg[0]/D (CFD2QXL)                 0.00       0.60 f
  data arrival time                                   0.60

  clock clk (rise edge)                    4.55       4.55
  clock network delay (ideal)              0.00       4.55
  clock uncertainty                       -0.25       4.30
  C_s11_reg[0]/CP (CFD2QXL)                0.00       4.30 r
  library setup time                      -0.21       4.08
  data required time                                  4.08
  -----------------------------------------------------------
  data required time                                  4.08
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         3.48


1
read_verilog randist.v
Loading verilog file '/home/go/gond4288/287_project/randist_final/randist.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/go/gond4288/287_project/randist_final/randist.v
Warning:  /home/go/gond4288/287_project/randist_final/randist.v:73: the undeclared symbol 'pushin_ab' assumed to have the default net type, which is 'wire'. (VER-936)

Inferred memory devices in process
	in routine randist line 31 in file
		'/home/go/gond4288/287_project/randist_final/randist.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      U2_a_reg       | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|    pushin_a_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      U1_a_reg       | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/go/gond4288/287_project/randist_final/randist.db:randist'
Loaded 1 design.
Current design is 'randist'.
randist
create_clock clk -name clk -period 3.40909090909
Information: Building the design 'fpmul'. (HDL-193)
Warning: Cannot find the design 'fpmul' in the library 'WORK'. (LBR-1)
Information: Building the design 'fpadd'. (HDL-193)
Warning: Cannot find the design 'fpadd' in the library 'WORK'. (LBR-1)
Warning: Unable to resolve reference 'fpmul' in 'randist'. (LINK-5)
Warning: Unable to resolve reference 'fpmul' in 'sin_top'. (LINK-5)
Warning: Unable to resolve reference 'fpadd' in 'sin_top'. (LINK-5)
Warning: Design 'randist' has '3' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
set_propagated_clock clk
Warning: Design 'randist' has '3' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: set_input_delay values are added to the propagated clock skew. (TIM-113)
1
set_clock_uncertainty 0.25 clk
Warning: Design 'randist' has '3' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
set_propagated_clock clk
Warning: Design 'randist' has '3' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: set_input_delay values are added to the propagated clock skew. (TIM-113)
1
set_output_delay 0.5 -clock clk [all_outputs]
Warning: Design 'randist' has '3' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
set all_inputs_wo_rst_clk [remove_from_collection [remove_from_collection [all_inputs] [get_port clk]] [get_port rst]]
{pushin U1[63] U1[62] U1[61] U1[60] U1[59] U1[58] U1[57] U1[56] U1[55] U1[54] U1[53] U1[52] U1[51] U1[50] U1[49] U1[48] U1[47] U1[46] U1[45] U1[44] U1[43] U1[42] U1[41] U1[40] U1[39] U1[38] U1[37] U1[36] U1[35] U1[34] U1[33] U1[32] U1[31] U1[30] U1[29] U1[28] U1[27] U1[26] U1[25] U1[24] U1[23] U1[22] U1[21] U1[20] U1[19] U1[18] U1[17] U1[16] U1[15] U1[14] U1[13] U1[12] U1[11] U1[10] U1[9] U1[8] U1[7] U1[6] U1[5] U1[4] U1[3] U1[2] U1[1] U1[0] U2[63] U2[62] U2[61] U2[60] U2[59] U2[58] U2[57] U2[56] U2[55] U2[54] U2[53] U2[52] U2[51] U2[50] U2[49] U2[48] U2[47] U2[46] U2[45] U2[44] U2[43] U2[42] U2[41] U2[40] U2[39] U2[38] U2[37] U2[36] U2[35] U2[34] U2[33] U2[32] U2[31] U2[30] U2[29] ...}
set_driving_cell -lib_cell CND2X1 $all_inputs_wo_rst_clk
Warning: Design 'randist' has '3' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
1
set_input_delay 0.6 -clock clk $all_inputs_wo_rst_clk
Warning: Design 'randist' has '3' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
set_output_delay 0.6 -clock clk [all_outputs]
Warning: Design 'randist' has '3' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
set_fix_hold [ get_clocks clk ]
Warning: Design 'randist' has '3' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'randist' has '3' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
set_output_delay 0.3 -clock clk [all_outputs]
Warning: Design 'randist' has '3' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
create_clock clk -name clk -period 3.18181818182
Warning: Design 'randist' has '3' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
compile_ultra
Warning: Design 'randist' has '3' unresolved references. For more detailed information, use the "link" command. (UID-341)
Alib files are up-to-date.
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)
Information: Retiming is enabled. SVF file must be used for formal verification. (OPT-1210)

Information: There are 1539 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Information: Ungrouping 0 of 19 hierarchies before Pass 1 (OPT-775)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'sqrtln_top'
Information: In design 'sqrtln_top', the register 'fpmul_sqrtln_m11/pushout_1_piped3_reg' is removed because it is merged to 'pushout_s13_reg'. (OPT-1215)
Information: In design 'sqrtln_top', the register 'fpmul_sqrtln_m11/pushout_1_piped4_reg' is removed because it is merged to 'pushout_s14_reg'. (OPT-1215)
Information: In design 'sqrtln_top', the register 'fpmul_sqrtln_m11/pushout_1_q_reg' is removed because it is merged to 'pushout_s15_reg'. (OPT-1215)
Information: In design 'sqrtln_top', the register 'fpmul_sqrtln_m11/pushout_2_piped1_reg' is removed because it is merged to 'pushout_s16_reg'. (OPT-1215)
Information: In design 'sqrtln_top', the register 'fpmul_sqrtln_m11/pushout_2_piped2_reg' is removed because it is merged to 'pushout_s17_reg'. (OPT-1215)
Information: In design 'sqrtln_top', the register 'fpmul_sqrtln_m11/pushout_2_piped3_reg' is removed because it is merged to 'pushout_s18_reg'. (OPT-1215)
Information: In design 'sqrtln_top', the register 'fpmul_sqrtln_m11/pushout_2_piped4_reg' is removed because it is merged to 'pushout_s19_reg'. (OPT-1215)
Information: In design 'sqrtln_top', the register 'fpmul_sqrtln_m11/pushout_2_q_reg' is removed because it is merged to 'pushout_s110_reg'. (OPT-1215)
Information: In design 'sqrtln_top', the register 'fpmul_sqrtln_m11/pushout_3_q_reg' is removed because it is merged to 'pushout_s111_reg'. (OPT-1215)
Information: In design 'sqrtln_top', the register 'fpmul_sqrtln_m21/pushout_1_piped1_reg' is removed because it is merged to 'pushout_s21_reg'. (OPT-1215)
Information: In design 'sqrtln_top', the register 'fpmul_sqrtln_m21/pushout_1_piped2_reg' is removed because it is merged to 'pushout_s22_reg'. (OPT-1215)
Information: In design 'sqrtln_top', the register 'fpmul_sqrtln_m21/pushout_1_piped3_reg' is removed because it is merged to 'pushout_s23_reg'. (OPT-1215)
Information: In design 'sqrtln_top', the register 'fpmul_sqrtln_m21/pushout_1_piped4_reg' is removed because it is merged to 'pushout_s24_reg'. (OPT-1215)
Information: In design 'sqrtln_top', the register 'fpmul_sqrtln_m21/pushout_1_q_reg' is removed because it is merged to 'pushout_s25_reg'. (OPT-1215)
Information: In design 'sqrtln_top', the register 'fpmul_sqrtln_m21/pushout_2_piped1_reg' is removed because it is merged to 'pushout_s26_reg'. (OPT-1215)
Information: In design 'sqrtln_top', the register 'fpmul_sqrtln_m21/pushout_2_piped2_reg' is removed because it is merged to 'pushout_s27_reg'. (OPT-1215)
Information: In design 'sqrtln_top', the register 'fpmul_sqrtln_m21/pushout_2_piped3_reg' is removed because it is merged to 'pushout_s28_reg'. (OPT-1215)
Information: In design 'sqrtln_top', the register 'fpmul_sqrtln_m21/pushout_2_piped4_reg' is removed because it is merged to 'pushout_s29_reg'. (OPT-1215)
Information: In design 'sqrtln_top', the register 'fpmul_sqrtln_m21/pushout_2_q_reg' is removed because it is merged to 'pushout_s210_reg'. (OPT-1215)
Information: In design 'sqrtln_top', the register 'fpmul_sqrtln_m21/pushout_3_q_reg' is removed because it is merged to 'pushout_s211_reg'. (OPT-1215)
 Implement Synthetic for 'sqrtln_top'.
  Processing 'fpmul_DW02_mult_5_stage_J1_0_0'
  Processing 'fpmul_DW02_mult_5_stage_J1_0_3'
  Processing 'sqrtln'
  Processing 'sin'
  Processing 'fpmul_DW02_mult_5_stage_J1_1_1'
Information: In design 'fpmul_DW02_mult_5_stage_J1_1_1', the register 'clk_r_REG1429_S1' is removed because it is merged to 'clk_r_REG1426_S1'. (OPT-1215)
Information: In design 'fpmul_DW02_mult_5_stage_J1_1_1', the register 'clk_r_REG1820_S1' is removed because it is merged to 'clk_r_REG1819_S1'. (OPT-1215)
Information: In design 'fpmul_DW02_mult_5_stage_J1_1_1', the register 'clk_r_REG1575_S1' is removed because it is merged to 'clk_r_REG1577_S1'. (OPT-1215)
Information: In design 'fpmul_DW02_mult_5_stage_J1_1_1', the register 'clk_r_REG1576_S1' is removed because it is merged to 'clk_r_REG1577_S1'. (OPT-1215)
Information: In design 'fpmul_DW02_mult_5_stage_J1_1_1', the register 'clk_r_REG1921_S1' is removed because it is merged to 'R_165_clk_r_REG1919_S1'. (OPT-1215)
Information: In design 'fpmul_DW02_mult_5_stage_J1_1_1', the register 'clk_r_REG1678_S1' is removed because it is merged to 'clk_r_REG1676_S1'. (OPT-1215)
Information: In design 'fpmul_DW02_mult_5_stage_J1_1_1', the register 'clk_r_REG1679_S1' is removed because it is merged to 'clk_r_REG1676_S1'. (OPT-1215)
Information: In design 'fpmul_DW02_mult_5_stage_J1_1_1', the register 'clk_r_REG1739_S1' is removed because it is merged to 'clk_r_REG1738_S1'. (OPT-1215)
Information: In design 'fpmul_DW02_mult_5_stage_J1_1_1', the register 'clk_r_REG1909_S1' is removed because it is merged to 'clk_r_REG1908_S1'. (OPT-1215)
Information: In design 'fpmul_DW02_mult_5_stage_J1_1_1', the register 'clk_r_REG1942_S1' is removed because it is merged to 'R_46_clk_r_REG1940_S1'. (OPT-1215)
Information: In design 'fpmul_DW02_mult_5_stage_J1_1_1', the register 'clk_r_REG1741_S1' is removed because it is merged to 'clk_r_REG1740_S1'. (OPT-1215)
Information: In design 'fpmul_DW02_mult_5_stage_J1_1_1', the register 'clk_r_REG1901_S1' is removed because it is merged to 'clk_r_REG1902_S1'. (OPT-1215)
Information: In design 'fpmul_DW02_mult_5_stage_J1_1_1', the register 'clk_r_REG1932_S1' is removed because it is merged to 'clk_r_REG1931_S1'. (OPT-1215)
Information: In design 'fpmul_DW02_mult_5_stage_J1_1_1', the register 'clk_r_REG1933_S1' is removed because it is merged to 'clk_r_REG1931_S1'. (OPT-1215)
Information: In design 'fpmul_DW02_mult_5_stage_J1_1_1', the register 'clk_r_REG1912_S1' is removed because it is merged to 'clk_r_REG1911_S1'. (OPT-1215)
Information: In design 'fpmul_DW02_mult_5_stage_J1_1_1', the register 'clk_r_REG1913_S1' is removed because it is merged to 'clk_r_REG1911_S1'. (OPT-1215)
Information: In design 'fpmul_DW02_mult_5_stage_J1_1_1', the register 'clk_r_REG1923_S1' is removed because it is merged to 'clk_r_REG1924_S1'. (OPT-1215)
Information: In design 'fpmul_DW02_mult_5_stage_J1_1_1', the register 'clk_r_REG1925_S1' is removed because it is merged to 'clk_r_REG1924_S1'. (OPT-1215)
Information: In design 'fpmul_DW02_mult_5_stage_J1_1_1', the register 'clk_r_REG1904_S1' is removed because it is merged to 'clk_r_REG1905_S1'. (OPT-1215)
Information: In design 'fpmul_DW02_mult_5_stage_J1_1_1', the register 'clk_r_REG1906_S1' is removed because it is merged to 'clk_r_REG1905_S1'. (OPT-1215)
Information: In design 'fpmul_DW02_mult_5_stage_J1_1_1', the register 'clk_r_REG1917_S1' is removed because it is merged to 'clk_r_REG1914_S1'. (OPT-1215)
  Processing 'fpmul_DW02_mult_5_stage_J1_1_3'
Information: In design 'fpmul_DW02_mult_5_stage_J1_1_3', the register 'clk_r_REG1692_S1' is removed because it is merged to 'clk_r_REG1445_S1'. (OPT-1215)
Information: In design 'fpmul_DW02_mult_5_stage_J1_1_3', the register 'clk_r_REG1691_S1' is removed because it is merged to 'clk_r_REG1445_S1'. (OPT-1215)
Information: In design 'fpmul_DW02_mult_5_stage_J1_1_3', the register 'clk_r_REG1705_S1' is removed because it is merged to 'R_192_clk_r_REG1479_S1'. (OPT-1215)
Information: In design 'fpmul_DW02_mult_5_stage_J1_1_3', the register 'clk_r_REG1606_S1' is removed because it is merged to 'R_116_clk_r_REG1608_S1'. (OPT-1215)
Information: In design 'fpmul_DW02_mult_5_stage_J1_1_3', the register 'clk_r_REG1518_S1' is removed because it is merged to 'R_108_clk_r_REG1719_S1'. (OPT-1215)
Information: In design 'fpmul_DW02_mult_5_stage_J1_1_3', the register 'clk_r_REG1583_S1' is removed because it is merged to 'R_60_clk_r_REG1582_S1'. (OPT-1215)
Information: In design 'fpmul_DW02_mult_5_stage_J1_1_3', the register 'clk_r_REG1379_S1' is removed because it is merged to 'clk_r_REG1374_S1'. (OPT-1215)
Information: In design 'fpmul_DW02_mult_5_stage_J1_1_3', the register 'clk_r_REG1264_S1' is removed because it is merged to 'clk_r_REG1654_S1'. (OPT-1215)
Information: In design 'fpmul_DW02_mult_5_stage_J1_1_3', the register 'clk_r_REG1658_S1' is removed because it is merged to 'clk_r_REG1286_S1'. (OPT-1215)
Information: In design 'fpmul_DW02_mult_5_stage_J1_1_3', the register 'clk_r_REG1742_S1' is removed because it is merged to 'clk_r_REG1741_S1'. (OPT-1215)
Information: In design 'fpmul_DW02_mult_5_stage_J1_1_3', the register 'clk_r_REG1743_S1' is removed because it is merged to 'clk_r_REG1741_S1'. (OPT-1215)
Information: In design 'fpmul_DW02_mult_5_stage_J1_1_3', the register 'clk_r_REG1681_S1' is removed because it is merged to 'clk_r_REG1682_S1'. (OPT-1215)
Information: In design 'fpmul_DW02_mult_5_stage_J1_1_3', the register 'clk_r_REG1417_S1' is removed because it is merged to 'clk_r_REG1682_S1'. (OPT-1215)
Information: In design 'fpmul_DW02_mult_5_stage_J1_1_3', the register 'clk_r_REG1486_S1' is removed because it is merged to 'clk_r_REG1704_S1'. (OPT-1215)
  Processing 'fpmul_DW02_mult_5_stage_J1_1_2'
Information: In design 'fpmul_DW02_mult_5_stage_J1_1_2', the register 'clk_r_REG1637_S1' is removed because it is merged to 'R_177_clk_r_REG1641_S1'. (OPT-1215)
Information: In design 'fpmul_DW02_mult_5_stage_J1_1_2', the register 'clk_r_REG1639_S1' is removed because it is merged to 'R_177_clk_r_REG1641_S1'. (OPT-1215)
Information: In design 'fpmul_DW02_mult_5_stage_J1_1_2', the register 'clk_r_REG1642_S1' is removed because it is merged to 'R_57_clk_r_REG1644_S1'. (OPT-1215)
Information: In design 'fpmul_DW02_mult_5_stage_J1_1_2', the register 'clk_r_REG1785_S1' is removed because it is merged to 'R_51_clk_r_REG1784_S1'. (OPT-1215)
Information: In design 'fpmul_DW02_mult_5_stage_J1_1_2', the register 'clk_r_REG1729_S1' is removed because it is merged to 'clk_r_REG1728_S1'. (OPT-1215)
Information: In design 'fpmul_DW02_mult_5_stage_J1_1_2', the register 'clk_r_REG1735_S1' is removed because it is merged to 'clk_r_REG1736_S1'. (OPT-1215)
Information: In design 'fpmul_DW02_mult_5_stage_J1_1_2', the register 'clk_r_REG1734_S1' is removed because it is merged to 'clk_r_REG1736_S1'. (OPT-1215)
Information: In design 'fpmul_DW02_mult_5_stage_J1_1_2', the register 'clk_r_REG1365_S1' is removed because it is merged to 'clk_r_REG1366_S1'. (OPT-1215)
Information: In design 'fpmul_DW02_mult_5_stage_J1_1_2', the register 'clk_r_REG1742_S1' is removed because it is merged to 'clk_r_REG1741_S1'. (OPT-1215)
Information: In design 'fpmul_DW02_mult_5_stage_J1_1_2', the register 'clk_r_REG1744_S1' is removed because it is merged to 'clk_r_REG1745_S1'. (OPT-1215)
Information: In design 'fpmul_DW02_mult_5_stage_J1_1_2', the register 'clk_r_REG1746_S1' is removed because it is merged to 'clk_r_REG1745_S1'. (OPT-1215)
Information: In design 'fpmul_DW02_mult_5_stage_J1_1_2', the register 'clk_r_REG1738_S1' is removed because it is merged to 'clk_r_REG1739_S1'. (OPT-1215)
Information: In design 'fpmul_DW02_mult_5_stage_J1_1_2', the register 'clk_r_REG1732_S1' is removed because it is merged to 'clk_r_REG1731_S1'. (OPT-1215)
Information: In design 'fpmul_DW02_mult_5_stage_J1_1_2', the register 'clk_r_REG1724_S1' is removed because it is merged to 'clk_r_REG1725_S1'. (OPT-1215)
Information: In design 'fpmul_DW02_mult_5_stage_J1_1_2', the register 'clk_r_REG1726_S1' is removed because it is merged to 'clk_r_REG1725_S1'. (OPT-1215)
Information: In design 'fpmul_DW02_mult_5_stage_J1_1_2', the register 'clk_r_REG1721_S1' is removed because it is merged to 'clk_r_REG1722_S1'. (OPT-1215)
Information: In design 'fpmul_DW02_mult_5_stage_J1_1_2', the register 'clk_r_REG1717_S1' is removed because it is merged to 'clk_r_REG1718_S1'. (OPT-1215)
  Processing 'fpmul_DW02_mult_5_stage_J1_1_0'
Information: In design 'fpmul_DW02_mult_5_stage_J1_1_0', the register 'clk_r_REG1609_S1' is removed because it is merged to 'R_67_clk_r_REG1615_S1'. (OPT-1215)
Information: In design 'fpmul_DW02_mult_5_stage_J1_1_0', the register 'clk_r_REG1286_S1' is removed because it is merged to 'clk_r_REG1661_S1'. (OPT-1215)
Information: In design 'fpmul_DW02_mult_5_stage_J1_1_0', the register 'clk_r_REG1693_S1' is removed because it is merged to 'clk_r_REG1692_S1'. (OPT-1215)
Information: In design 'fpmul_DW02_mult_5_stage_J1_1_0', the register 'clk_r_REG1433_S1' is removed because it is merged to 'clk_r_REG1692_S1'. (OPT-1215)
Information: In design 'fpmul_DW02_mult_5_stage_J1_1_0', the register 'R_134_clk_r_REG1766_S1' is removed because it is merged to 'R_139_clk_r_REG1768_S1'. (OPT-1215)
Information: In design 'fpmul_DW02_mult_5_stage_J1_1_0', the register 'R_136_clk_r_REG1612_S1' is removed because it is merged to 'R_137_clk_r_REG1610_S1'. (OPT-1215)
Information: In design 'fpmul_DW02_mult_5_stage_J1_1_0', the register 'clk_r_REG1718_S1' is removed because it is merged to 'R_129_clk_r_REG1482_S1'. (OPT-1215)
Information: In design 'fpmul_DW02_mult_5_stage_J1_1_0', the register 'clk_r_REG1519_S1' is removed because it is merged to 'R_75_clk_r_REG1731_S1'. (OPT-1215)
Information: In design 'fpmul_DW02_mult_5_stage_J1_1_0', the register 'clk_r_REG1653_S1' is removed because it is merged to 'R_73_clk_r_REG1773_S1'. (OPT-1215)
Information: In design 'fpmul_DW02_mult_5_stage_J1_1_0', the register 'clk_r_REG1705_S1' is removed because it is merged to 'clk_r_REG1460_S1'. (OPT-1215)
Information: In design 'fpmul_DW02_mult_5_stage_J1_1_0', the register 'clk_r_REG1704_S1' is removed because it is merged to 'clk_r_REG1460_S1'. (OPT-1215)
Information: In design 'fpmul_DW02_mult_5_stage_J1_1_0', the register 'clk_r_REG1404_S1' is removed because it is merged to 'clk_r_REG1681_S1'. (OPT-1215)
Information: In design 'fpmul_DW02_mult_5_stage_J1_1_0', the register 'clk_r_REG1264_S1' is removed because it is merged to 'clk_r_REG1657_S1'. (OPT-1215)
Information: In design 'fpmul_DW02_mult_5_stage_J1_1_0', the register 'clk_r_REG1711_S1' is removed because it is merged to 'clk_r_REG1471_S1'. (OPT-1215)
Information: In design 'fpmul_DW02_mult_5_stage_J1_1_0', the register 'clk_r_REG1710_S1' is removed because it is merged to 'clk_r_REG1471_S1'. (OPT-1215)
Information: In design 'fpmul_DW02_mult_5_stage_J1_1_0', the register 'clk_r_REG1755_S1' is removed because it is merged to 'clk_r_REG1754_S1'. (OPT-1215)
Information: In design 'fpmul_DW02_mult_5_stage_J1_1_0', the register 'clk_r_REG1756_S1' is removed because it is merged to 'clk_r_REG1754_S1'. (OPT-1215)
Information: In design 'fpmul_DW02_mult_5_stage_J1_1_0', the register 'clk_r_REG1686_S1' is removed because it is merged to 'clk_r_REG1687_S1'. (OPT-1215)
Information: In design 'fpmul_DW02_mult_5_stage_J1_1_0', the register 'clk_r_REG1420_S1' is removed because it is merged to 'clk_r_REG1687_S1'. (OPT-1215)
Information: In design 'fpmul_DW02_mult_5_stage_J1_1_0', the register 'clk_r_REG1744_S1' is removed because it is merged to 'clk_r_REG1743_S1'. (OPT-1215)
Information: In design 'fpmul_DW02_mult_5_stage_J1_1_0', the register 'clk_r_REG1742_S1' is removed because it is merged to 'clk_r_REG1743_S1'. (OPT-1215)
Information: In design 'fpmul_DW02_mult_5_stage_J1_1_0', the register 'clk_r_REG1489_S1' is removed because it is merged to 'clk_r_REG1716_S1'. (OPT-1215)
Information: In design 'fpmul_DW02_mult_5_stage_J1_1_0', the register 'clk_r_REG1448_S1' is removed because it is merged to 'clk_r_REG1699_S1'. (OPT-1215)
Information: In design 'fpmul_DW02_mult_5_stage_J1_1_0', the register 'clk_r_REG1698_S1' is removed because it is merged to 'clk_r_REG1699_S1'. (OPT-1215)
  Processing 'fpadd_2'
  Processing 'fpadd_1'
  Processing 'sin_top'
  Processing 'randist'
  Processing 'denorm'
  Processing 'fpmul_DW02_mult_5_stage_J1_0_2'
Information: The register 'clk_r_REG451_S2' is a constant and will be removed. (OPT-1206)
  Processing 'norm_0'
  Processing 'denorm1'
  Processing 'fpmul_DW02_mult_5_stage_J1_0_1'
Information: The register 'clk_r_REG451_S2' is a constant and will be removed. (OPT-1206)
Information: Building the design 'fpmul'. (HDL-193)
Warning: Cannot find the design 'fpmul' in the library 'WORK'. (LBR-1)
Information: Building the design 'fpadd'. (HDL-193)
Warning: Cannot find the design 'fpadd' in the library 'WORK'. (LBR-1)
Warning: Unable to resolve reference 'fpmul' in 'randist'. (LINK-5)
Warning: Unable to resolve reference 'fpmul' in 'sin_top'. (LINK-5)
Warning: Unable to resolve reference 'fpadd' in 'sin_top'. (LINK-5)
Warning: Design 'randist' has '3' unresolved references. For more detailed information, use the "link" command. (UID-341)

  Updating timing information
Information: Updating design information... (UID-85)
Information: The register 'sqrtln1/D_s1_reg[63]' is a constant and will be removed. (OPT-1206)
Information: The register 'sqrtln1/D_s2_reg[63]' is a constant and will be removed. (OPT-1206)
Information: The register 'sqrtln1/D_s3_reg[63]' is a constant and will be removed. (OPT-1206)
Information: The register 'sqrtln1/D_s4_reg[63]' is a constant and will be removed. (OPT-1206)
Information: The register 'sqrtln1/D_s5_reg[63]' is a constant and will be removed. (OPT-1206)
Information: The register 'sqrtln1/D_s6_reg[63]' is a constant and will be removed. (OPT-1206)
Information: The register 'sqrtln1/D_s7_reg[63]' is a constant and will be removed. (OPT-1206)
Information: The register 'sqrtln1/D_s8_reg[63]' is a constant and will be removed. (OPT-1206)
Information: The register 'sqrtln1/D_s9_reg[63]' is a constant and will be removed. (OPT-1206)
Information: The register 'sqrtln1/D_s10_reg[63]' is a constant and will be removed. (OPT-1206)
Information: The register 'sqrtln1/D_s11_reg[63]' is a constant and will be removed. (OPT-1206)
Information: The register 'sqrtln1/D_s3_s21_reg[63]' is a constant and will be removed. (OPT-1206)
Information: The register 'sqrtln1/D_s3_s22_reg[63]' is a constant and will be removed. (OPT-1206)
Information: The register 'sqrtln1/D_s3_s23_reg[63]' is a constant and will be removed. (OPT-1206)
Information: The register 'sqrtln1/D_s3_s24_reg[63]' is a constant and will be removed. (OPT-1206)
Information: The register 'sqrtln1/D_s3_s25_reg[63]' is a constant and will be removed. (OPT-1206)
Information: The register 'sqrtln1/D_s3_s26_reg[63]' is a constant and will be removed. (OPT-1206)
Information: The register 'sqrtln1/D_s3_s27_reg[63]' is a constant and will be removed. (OPT-1206)
Information: The register 'sqrtln1/D_s3_s28_reg[63]' is a constant and will be removed. (OPT-1206)
Information: The register 'sqrtln1/D_s3_s29_reg[63]' is a constant and will be removed. (OPT-1206)
Information: The register 'sqrtln1/D_s3_s210_reg[63]' is a constant and will be removed. (OPT-1206)
Information: The register 'sqrtln1/D_s3_s211_reg[63]' is a constant and will be removed. (OPT-1206)
Information: The register 'sqrtln1/fpmul_sqrtln_m11/signres_1_piped1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'sqrtln1/fpmul_sqrtln_m11/signres_1_piped2_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'sqrtln1/fpmul_sqrtln_m11/signres_1_piped3_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'sqrtln1/fpmul_sqrtln_m11/signres_1_piped4_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'sqrtln1/fpmul_sqrtln_m11/signres_1_q_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'sqrtln1/fpmul_sqrtln_m11/signres_2_piped1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'sqrtln1/fpmul_sqrtln_m11/signres_2_piped2_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'sqrtln1/fpmul_sqrtln_m11/signres_2_piped3_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'sqrtln1/fpmul_sqrtln_m11/signres_2_piped4_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'sqrtln1/fpmul_sqrtln_m11/signres_2_q_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'sin1/C_s11_reg[62]' is a constant and will be removed. (OPT-1206)
Information: The register 'sin1/C_s12_reg[62]' is a constant and will be removed. (OPT-1206)
Information: The register 'sin1/C_s13_reg[62]' is a constant and will be removed. (OPT-1206)
Information: The register 'sin1/C_s14_reg[62]' is a constant and will be removed. (OPT-1206)
Information: The register 'sin1/C_s15_reg[62]' is a constant and will be removed. (OPT-1206)
Information: The register 'sin1/C_s16_reg[62]' is a constant and will be removed. (OPT-1206)
Information: The register 'sin1/C_s17_reg[62]' is a constant and will be removed. (OPT-1206)
Information: The register 'sin1/C_s18_reg[62]' is a constant and will be removed. (OPT-1206)
Information: The register 'sin1/C_s19_reg[62]' is a constant and will be removed. (OPT-1206)
Information: The register 'sin1/C_s110_reg[62]' is a constant and will be removed. (OPT-1206)
Information: The register 'sin1/C_s111_reg[62]' is a constant and will be removed. (OPT-1206)
Information: The register 'sin1/C_s21_reg[62]' is a constant and will be removed. (OPT-1206)
Information: The register 'sin1/C_s22_reg[62]' is a constant and will be removed. (OPT-1206)
Information: The register 'sin1/C_s23_reg[62]' is a constant and will be removed. (OPT-1206)
Information: The register 'sin1/C_s24_reg[62]' is a constant and will be removed. (OPT-1206)
Information: The register 'sqrtln1/fpmul_sqrtln_m11/resout_q_reg[63]' is a constant and will be removed. (OPT-1206)
Information: In design 'randist', the register 'sqrtln1/fpmul_sqrtln_m12/vishal1/clk_r_REG1650_S1' is removed because it is merged to 'sqrtln1/fpmul_sqrtln_m12/vishal1/R_64_clk_r_REG1761_S1'. (OPT-1215)
Information: In design 'randist', the register 'sqrtln1/fpmul_sqrtln_m12/vishal1/clk_r_REG1756_S1' is removed because it is merged to 'sqrtln1/fpmul_sqrtln_m12/vishal1/R_53_clk_r_REG1753_S1'. (OPT-1215)
Information: In design 'randist', the register 'sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG1644_S1' is removed because it is merged to 'sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG1643_S1'. (OPT-1215)
Information: In design 'randist', the register 'sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG1628_S1' is removed because it is merged to 'sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG1643_S1'. (OPT-1215)
Information: In design 'randist', the register 'sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG1612_S1' is removed because it is merged to 'sqrtln1/fpmul_sqrtln_m21/vishal1/R_146_clk_r_REG1614_S1'. (OPT-1215)
Information: In design 'randist', the register 'sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG1618_S1' is removed because it is merged to 'sqrtln1/fpmul_sqrtln_m21/vishal1/R_170_clk_r_REG1616_S1'. (OPT-1215)
Information: In design 'randist', the register 'sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG1489_S1' is removed because it is merged to 'sqrtln1/fpmul_sqrtln_m21/vishal1/R_167_clk_r_REG1487_S1'. (OPT-1215)
Information: In design 'randist', the register 'sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG1451_S1' is removed because it is merged to 'sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG1452_S1'. (OPT-1215)
Information: In design 'randist', the register 'sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG1450_S1' is removed because it is merged to 'sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG1452_S1'. (OPT-1215)
Information: In design 'randist', the register 'sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG1448_S1' is removed because it is merged to 'sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG1449_S1'. (OPT-1215)
Information: In design 'randist', the register 'sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG1442_S1' is removed because it is merged to 'sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG1443_S1'. (OPT-1215)
Information: In design 'randist', the register 'sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG1444_S1' is removed because it is merged to 'sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG1443_S1'. (OPT-1215)
Information: In design 'randist', the register 'sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG1578_S1' is removed because it is merged to 'sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG1580_S1'. (OPT-1215)
Information: In design 'randist', the register 'sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG1579_S1' is removed because it is merged to 'sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG1580_S1'. (OPT-1215)
Information: In design 'randist', the register 'sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG1582_S1' is removed because it is merged to 'sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG1581_S1'. (OPT-1215)
Information: In design 'randist', the register 'sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG1583_S1' is removed because it is merged to 'sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG1581_S1'. (OPT-1215)
Information: In design 'randist', the register 'sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG1798_S1' is removed because it is merged to 'sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG1800_S1'. (OPT-1215)
Information: In design 'randist', the register 'sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG1799_S1' is removed because it is merged to 'sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG1800_S1'. (OPT-1215)
Information: In design 'randist', the register 'sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG1794_S1' is removed because it is merged to 'sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG1793_S1'. (OPT-1215)
Information: In design 'randist', the register 'sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG1725_S1' is removed because it is merged to 'sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG1733_S1'. (OPT-1215)
Information: In design 'randist', the register 'sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG1724_S1' is removed because it is merged to 'sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG1733_S1'. (OPT-1215)
Information: In design 'randist', the register 'sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG1770_S1' is removed because it is merged to 'sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG1769_S1'. (OPT-1215)
Information: In design 'randist', the register 'sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG1709_S1' is removed because it is merged to 'sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG1710_S1'. (OPT-1215)
Information: In design 'randist', the register 'sqrtln1/fpmul_sqrtln_m21/vishal1/R_148_clk_r_REG1701_S1' is removed because it is merged to 'sqrtln1/fpmul_sqrtln_m21/vishal1/R_155_clk_r_REG1704_S1'. (OPT-1215)
Information: In design 'randist', the register 'sqrtln1/fpmul_sqrtln_m21/vishal1/R_149_clk_r_REG1714_S1' is removed because it is merged to 'sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG1713_S1'. (OPT-1215)
Information: In design 'randist', the register 'sqrtln1/fpmul_sqrtln_m21/vishal1/R_164_clk_r_REG1684_S1' is removed because it is merged to 'sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG1685_S1'. (OPT-1215)
Information: In design 'randist', the register 'sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG1519_S1' is removed because it is merged to 'sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG1520_S1'. (OPT-1215)
Information: In design 'randist', the register 'sqrtln1/fpmul_sqrtln_m12/expres_2_piped1_reg[9]' is removed because it is merged to 'sqrtln1/fpmul_sqrtln_m12/expres_2_piped1_reg[8]'. (OPT-1215)
Information: In design 'randist', the register 'sqrtln1/fpmul_sqrtln_m12/expres_2_piped1_reg[10]' is removed because it is merged to 'sqrtln1/fpmul_sqrtln_m12/expres_2_piped1_reg[8]'. (OPT-1215)
Information: In design 'randist', the register 'sqrtln1/fpmul_sqrtln_m12/vishal1/clk_r_REG1258_S1' is removed because it is merged to 'sqrtln1/fpmul_sqrtln_m12/vishal1/clk_r_REG1653_S1'. (OPT-1215)
Information: In design 'randist', the register 'sqrtln1/fpmul_sqrtln_m11/vishal1/clk_r_REG1258_S1' is removed because it is merged to 'sqrtln1/fpmul_sqrtln_m11/vishal1/clk_r_REG1656_S1'. (OPT-1215)
Information: In design 'randist', the register 'sqrtln1/fpmul_sqrtln_m12/vishal1/clk_r_REG1279_S1' is removed because it is merged to 'sqrtln1/fpmul_sqrtln_m12/vishal1/clk_r_REG1657_S1'. (OPT-1215)
Information: In design 'randist', the register 'sqrtln1/fpmul_sqrtln_m11/vishal1/clk_r_REG1279_S1' is removed because it is merged to 'sqrtln1/fpmul_sqrtln_m11/vishal1/clk_r_REG1660_S1'. (OPT-1215)
Information: In design 'randist', the register 'sqrtln1/fpmul_sqrtln_m12/vishal1/clk_r_REG1268_S1' is removed because it is merged to 'sqrtln1/fpmul_sqrtln_m12/vishal1/clk_r_REG1655_S1'. (OPT-1215)
Information: In design 'randist', the register 'sqrtln1/fpmul_sqrtln_m11/vishal1/clk_r_REG1268_S1' is removed because it is merged to 'sqrtln1/fpmul_sqrtln_m11/vishal1/clk_r_REG1658_S1'. (OPT-1215)
Information: In design 'randist', the register 'sqrtln1/fpmul_sqrtln_m12/vishal1/clk_r_REG1304_S1' is removed because it is merged to 'sqrtln1/fpmul_sqrtln_m12/vishal1/clk_r_REG1661_S1'. (OPT-1215)
Information: In design 'randist', the register 'sqrtln1/fpmul_sqrtln_m11/vishal1/clk_r_REG1303_S1' is removed because it is merged to 'sqrtln1/fpmul_sqrtln_m11/vishal1/clk_r_REG1664_S1'. (OPT-1215)
Information: In design 'randist', the register 'sqrtln1/fpmul_sqrtln_m12/vishal1/clk_r_REG1310_S1' is removed because it is merged to 'sqrtln1/fpmul_sqrtln_m12/vishal1/clk_r_REG1662_S1'. (OPT-1215)
Information: In design 'randist', the register 'sqrtln1/fpmul_sqrtln_m11/vishal1/clk_r_REG1309_S1' is removed because it is merged to 'sqrtln1/fpmul_sqrtln_m11/vishal1/clk_r_REG1665_S1'. (OPT-1215)
Information: In design 'randist', the register 'sqrtln1/fpmul_sqrtln_m12/vishal1/clk_r_REG1293_S1' is removed because it is merged to 'sqrtln1/fpmul_sqrtln_m12/vishal1/clk_r_REG1659_S1'. (OPT-1215)
Information: In design 'randist', the register 'sqrtln1/fpmul_sqrtln_m11/vishal1/clk_r_REG1292_S1' is removed because it is merged to 'sqrtln1/fpmul_sqrtln_m11/vishal1/clk_r_REG1662_S1'. (OPT-1215)
Information: In design 'randist', the register 'sqrtln1/fpmul_sqrtln_m12/vishal1/clk_r_REG1329_S1' is removed because it is merged to 'sqrtln1/fpmul_sqrtln_m12/vishal1/clk_r_REG1665_S1'. (OPT-1215)
Information: In design 'randist', the register 'sqrtln1/fpmul_sqrtln_m11/vishal1/clk_r_REG1328_S1' is removed because it is merged to 'sqrtln1/fpmul_sqrtln_m11/vishal1/clk_r_REG1668_S1'. (OPT-1215)
Information: In design 'randist', the register 'sqrtln1/fpmul_sqrtln_m12/vishal1/clk_r_REG1335_S1' is removed because it is merged to 'sqrtln1/fpmul_sqrtln_m12/vishal1/clk_r_REG1666_S1'. (OPT-1215)
Information: In design 'randist', the register 'sqrtln1/fpmul_sqrtln_m11/vishal1/clk_r_REG1334_S1' is removed because it is merged to 'sqrtln1/fpmul_sqrtln_m11/vishal1/clk_r_REG1669_S1'. (OPT-1215)
Information: In design 'randist', the register 'sqrtln1/fpmul_sqrtln_m12/vishal1/clk_r_REG1317_S1' is removed because it is merged to 'sqrtln1/fpmul_sqrtln_m12/vishal1/clk_r_REG1663_S1'. (OPT-1215)
Information: In design 'randist', the register 'sqrtln1/fpmul_sqrtln_m11/vishal1/clk_r_REG1316_S1' is removed because it is merged to 'sqrtln1/fpmul_sqrtln_m11/vishal1/clk_r_REG1666_S1'. (OPT-1215)
Information: In design 'randist', the register 'sqrtln1/fpmul_sqrtln_m12/vishal1/clk_r_REG1323_S1' is removed because it is merged to 'sqrtln1/fpmul_sqrtln_m12/vishal1/clk_r_REG1664_S1'. (OPT-1215)
Information: In design 'randist', the register 'sqrtln1/fpmul_sqrtln_m11/vishal1/clk_r_REG1322_S1' is removed because it is merged to 'sqrtln1/fpmul_sqrtln_m11/vishal1/clk_r_REG1667_S1'. (OPT-1215)
Information: In design 'randist', the register 'sqrtln1/fpmul_sqrtln_m12/vishal1/clk_r_REG1353_S1' is removed because it is merged to 'sqrtln1/fpmul_sqrtln_m12/vishal1/clk_r_REG1669_S1'. (OPT-1215)
Information: In design 'randist', the register 'sqrtln1/fpmul_sqrtln_m11/vishal1/clk_r_REG1352_S1' is removed because it is merged to 'sqrtln1/fpmul_sqrtln_m11/vishal1/clk_r_REG1672_S1'. (OPT-1215)
Information: In design 'randist', the register 'sqrtln1/fpmul_sqrtln_m12/vishal1/clk_r_REG1361_S1' is removed because it is merged to 'sqrtln1/fpmul_sqrtln_m12/vishal1/clk_r_REG1670_S1'. (OPT-1215)
Information: In design 'randist', the register 'sqrtln1/fpmul_sqrtln_m11/vishal1/clk_r_REG1360_S1' is removed because it is merged to 'sqrtln1/fpmul_sqrtln_m11/vishal1/clk_r_REG1673_S1'. (OPT-1215)
Information: In design 'randist', the register 'sqrtln1/fpmul_sqrtln_m12/vishal1/clk_r_REG1340_S1' is removed because it is merged to 'sqrtln1/fpmul_sqrtln_m12/vishal1/clk_r_REG1667_S1'. (OPT-1215)
Information: In design 'randist', the register 'sqrtln1/fpmul_sqrtln_m11/vishal1/clk_r_REG1339_S1' is removed because it is merged to 'sqrtln1/fpmul_sqrtln_m11/vishal1/clk_r_REG1670_S1'. (OPT-1215)
Information: In design 'randist', the register 'sqrtln1/fpmul_sqrtln_m12/vishal1/clk_r_REG1352_S1' is removed because it is merged to 'sqrtln1/fpmul_sqrtln_m12/vishal1/clk_r_REG1668_S1'. (OPT-1215)
Information: In design 'randist', the register 'sqrtln1/fpmul_sqrtln_m11/vishal1/clk_r_REG1351_S1' is removed because it is merged to 'sqrtln1/fpmul_sqrtln_m11/vishal1/clk_r_REG1671_S1'. (OPT-1215)
Information: In design 'randist', the register 'sqrtln1/fpmul_sqrtln_m12/vishal1/clk_r_REG1381_S1' is removed because it is merged to 'sqrtln1/fpmul_sqrtln_m12/vishal1/clk_r_REG1673_S1'. (OPT-1215)
Information: In design 'randist', the register 'sqrtln1/fpmul_sqrtln_m12/vishal1/clk_r_REG1388_S1' is removed because it is merged to 'sqrtln1/fpmul_sqrtln_m12/vishal1/clk_r_REG1674_S1'. (OPT-1215)
Information: In design 'randist', the register 'sqrtln1/fpmul_sqrtln_m11/vishal1/clk_r_REG1395_S1' is removed because it is merged to 'sqrtln1/fpmul_sqrtln_m11/vishal1/clk_r_REG1677_S1'. (OPT-1215)
Information: In design 'randist', the register 'sqrtln1/fpmul_sqrtln_m12/vishal1/clk_r_REG1380_S1' is removed because it is merged to 'sqrtln1/fpmul_sqrtln_m12/vishal1/clk_r_REG1672_S1'. (OPT-1215)
Information: In design 'randist', the register 'sqrtln1/fpmul_sqrtln_m11/vishal1/clk_r_REG1381_S1' is removed because it is merged to 'sqrtln1/fpmul_sqrtln_m11/vishal1/clk_r_REG1675_S1'. (OPT-1215)
Information: In design 'randist', the register 'sqrtln1/fpmul_sqrtln_m12/vishal1/clk_r_REG1367_S1' is removed because it is merged to 'sqrtln1/fpmul_sqrtln_m12/vishal1/clk_r_REG1671_S1'. (OPT-1215)
Information: In design 'randist', the register 'sqrtln1/fpmul_sqrtln_m11/vishal1/clk_r_REG1366_S1' is removed because it is merged to 'sqrtln1/fpmul_sqrtln_m11/vishal1/clk_r_REG1674_S1'. (OPT-1215)
Information: In design 'randist', the register 'sqrtln1/fpmul_sqrtln_m11/vishal1/clk_r_REG1635_S1' is removed because it is merged to 'sqrtln1/fpmul_sqrtln_m11/vishal1/clk_r_REG1761_S1'. (OPT-1215)
Information: In design 'randist', the register 'sqrtln1/fpmul_sqrtln_m12/vishal1/clk_r_REG1467_S1' is removed because it is merged to 'sqrtln1/fpmul_sqrtln_m12/vishal1/clk_r_REG1700_S1'. (OPT-1215)
Information: In design 'randist', the register 'sqrtln1/fpmul_sqrtln_m11/vishal1/clk_r_REG1470_S1' is removed because it is merged to 'sqrtln1/fpmul_sqrtln_m11/vishal1/clk_r_REG1709_S1'. (OPT-1215)
Information: In design 'randist', the register 'sqrtln1/fpmul_sqrtln_m12/vishal1/clk_r_REG1456_S1' is removed because it is merged to 'sqrtln1/fpmul_sqrtln_m12/vishal1/clk_r_REG1696_S1'. (OPT-1215)
Information: In design 'randist', the register 'sqrtln1/fpmul_sqrtln_m11/vishal1/clk_r_REG1459_S1' is removed because it is merged to 'sqrtln1/fpmul_sqrtln_m11/vishal1/clk_r_REG1703_S1'. (OPT-1215)
Information: In design 'randist', the register 'sqrtln1/fpmul_sqrtln_m13/vishal1/R_175_clk_r_REG1501_S1' is removed because it is merged to 'sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG1503_S1'. (OPT-1215)
Information: In design 'randist', the register 'sqrtln1/fpmul_sqrtln_m12/vishal1/clk_r_REG1506_S1' is removed because it is merged to 'sqrtln1/fpmul_sqrtln_m12/vishal1/clk_r_REG1710_S1'. (OPT-1215)
Information: In design 'randist', the register 'sqrtln1/fpmul_sqrtln_m12/vishal1/clk_r_REG1488_S1' is removed because it is merged to 'sqrtln1/fpmul_sqrtln_m12/vishal1/clk_r_REG1487_S1'. (OPT-1215)
Information: In design 'randist', the register 'sqrtln1/fpmul_sqrtln_m11/vishal1/clk_r_REG1509_S1' is removed because it is merged to 'sqrtln1/fpmul_sqrtln_m11/vishal1/clk_r_REG1722_S1'. (OPT-1215)
Information: In design 'randist', the register 'sqrtln1/fpmul_sqrtln_m11/vishal1/clk_r_REG1491_S1' is removed because it is merged to 'sqrtln1/fpmul_sqrtln_m11/vishal1/clk_r_REG1490_S1'. (OPT-1215)
Information: In design 'randist', the register 'sqrtln1/fpmul_sqrtln_m12/vishal1/clk_r_REG1407_S1' is removed because it is merged to 'sqrtln1/fpmul_sqrtln_m12/vishal1/clk_r_REG1677_S1'. (OPT-1215)
Information: In design 'randist', the register 'sqrtln1/fpmul_sqrtln_m11/vishal1/clk_r_REG1410_S1' is removed because it is merged to 'sqrtln1/fpmul_sqrtln_m11/vishal1/clk_r_REG1682_S1'. (OPT-1215)
Information: In design 'randist', the register 'sqrtln1/fpmul_sqrtln_m12/vishal1/clk_r_REG1415_S1' is removed because it is merged to 'sqrtln1/fpmul_sqrtln_m12/vishal1/clk_r_REG1680_S1'. (OPT-1215)
Information: In design 'randist', the register 'sqrtln1/fpmul_sqrtln_m11/vishal1/clk_r_REG1418_S1' is removed because it is merged to 'sqrtln1/fpmul_sqrtln_m11/vishal1/clk_r_REG1685_S1'. (OPT-1215)
Information: In design 'randist', the register 'sqrtln1/fpmul_sqrtln_m12/vishal1/clk_r_REG1400_S1' is removed because it is merged to 'sqrtln1/fpmul_sqrtln_m12/vishal1/clk_r_REG1676_S1'. (OPT-1215)
Information: In design 'randist', the register 'sqrtln1/fpmul_sqrtln_m11/vishal1/clk_r_REG1403_S1' is removed because it is merged to 'sqrtln1/fpmul_sqrtln_m11/vishal1/clk_r_REG1680_S1'. (OPT-1215)
Information: In design 'randist', the register 'sqrtln1/fpmul_sqrtln_m12/vishal1/clk_r_REG1393_S1' is removed because it is merged to 'sqrtln1/fpmul_sqrtln_m12/vishal1/clk_r_REG1675_S1'. (OPT-1215)
Information: In design 'randist', the register 'sqrtln1/fpmul_sqrtln_m11/vishal1/clk_r_REG1396_S1' is removed because it is merged to 'sqrtln1/fpmul_sqrtln_m11/vishal1/clk_r_REG1678_S1'. (OPT-1215)
Information: In design 'randist', the register 'sqrtln1/fpmul_sqrtln_m12/vishal1/clk_r_REG1443_S1' is removed because it is merged to 'sqrtln1/fpmul_sqrtln_m12/vishal1/clk_r_REG1690_S1'. (OPT-1215)
Information: In design 'randist', the register 'sqrtln1/fpmul_sqrtln_m11/vishal1/clk_r_REG1446_S1' is removed because it is merged to 'sqrtln1/fpmul_sqrtln_m11/vishal1/clk_r_REG1697_S1'. (OPT-1215)
Information: In design 'randist', the register 'sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG1441_S1' is removed because it is merged to 'sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG1442_S1'. (OPT-1215)
Information: In design 'randist', the register 'sqrtln1/fpmul_sqrtln_m12/vishal1/clk_r_REG1429_S1' is removed because it is merged to 'sqrtln1/fpmul_sqrtln_m12/vishal1/clk_r_REG1686_S1'. (OPT-1215)
Information: In design 'randist', the register 'sqrtln1/fpmul_sqrtln_m11/vishal1/clk_r_REG1432_S1' is removed because it is merged to 'sqrtln1/fpmul_sqrtln_m11/vishal1/clk_r_REG1691_S1'. (OPT-1215)
Information: In design 'randist', the register 'sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG1530_S1' is removed because it is merged to 'sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG1529_S1'. (OPT-1215)
Information: In design 'randist', the register 'sqrtln1/fpmul_sqrtln_m12/vishal1/clk_r_REG1517_S1' is removed because it is merged to 'sqrtln1/fpmul_sqrtln_m12/vishal1/clk_r_REG1717_S1'. (OPT-1215)
Information: In design 'randist', the register 'sqrtln1/fpmul_sqrtln_m12/vishal1/clk_r_REG1509_S1' is removed because it is merged to 'sqrtln1/fpmul_sqrtln_m12/vishal1/clk_r_REG1508_S1'. (OPT-1215)
Information: In design 'randist', the register 'sqrtln1/fpmul_sqrtln_m11/vishal1/clk_r_REG1518_S1' is removed because it is merged to 'sqrtln1/fpmul_sqrtln_m11/vishal1/clk_r_REG1729_S1'. (OPT-1215)
Information: In design 'randist', the register 'sqrtln1/fpmul_sqrtln_m11/vishal1/clk_r_REG1511_S1' is removed because it is merged to 'sqrtln1/fpmul_sqrtln_m11/vishal1/clk_r_REG1512_S1'. (OPT-1215)
Information: In design 'randist', the register 'sqrtln1/fpmul_sqrtln_m13/vishal1/R_176_clk_r_REG1657_S1' is removed because it is merged to 'sqrtln1/fpmul_sqrtln_m13/vishal1/R_178_clk_r_REG1655_S1'. (OPT-1215)
Information: In design 'randist', the register 'sqrtln1/fpmul_sqrtln_m13/vishal1/R_179_clk_r_REG1652_S1' is removed because it is merged to 'sqrtln1/fpmul_sqrtln_m13/vishal1/R_178_clk_r_REG1655_S1'. (OPT-1215)
Information: In design 'randist', the register 'sqrtln1/fpmul_sqrtln_m12/vishal1/R_196_clk_r_REG1624_S1' is removed because it is merged to 'sqrtln1/fpmul_sqrtln_m12/vishal1/R_195_clk_r_REG1622_S1'. (OPT-1215)
Information: In design 'randist', the register 'sqrtln1/fpmul_sqrtln_m12/vishal1/R_197_clk_r_REG1627_S1' is removed because it is merged to 'sqrtln1/fpmul_sqrtln_m12/vishal1/R_195_clk_r_REG1622_S1'. (OPT-1215)
Information: In design 'randist', the register 'sqrtln1/fpmul_sqrtln_m12/vishal1/clk_r_REG1605_S1' is removed because it is merged to 'sqrtln1/fpmul_sqrtln_m12/vishal1/clk_r_REG1740_S1'. (OPT-1215)
Information: In design 'randist', the register 'sqrtln1/fpmul_sqrtln_m11/vishal1/clk_r_REG1607_S1' is removed because it is merged to 'sqrtln1/fpmul_sqrtln_m11/vishal1/clk_r_REG1753_S1'. (OPT-1215)
Information: In design 'randist', the register 'sqrtln1/fpmul_sqrtln_m11/vishal1/R_135_clk_r_REG1624_S1' is removed because it is merged to 'sqrtln1/fpmul_sqrtln_m11/vishal1/R_138_clk_r_REG1629_S1'. (OPT-1215)
Information: In design 'randist', the register 'sqrtln1/fpmul_sqrtln_m11/vishal1/R_131_clk_r_REG1627_S1' is removed because it is merged to 'sqrtln1/fpmul_sqrtln_m11/vishal1/R_138_clk_r_REG1629_S1'. (OPT-1215)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: Updating design information... (UID-85)
Information: Ungrouping hierarchy sqrtln1/fpadd_sqrtln_a32 'fpadd_2' #insts = 5876. (OPT-777)
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)
  Mapping Optimization (Phase 4)
Information: In design 'randist', the register 'sqrtln1/fpmul_sqrtln_m12/expres_2_piped2_reg[9]' is removed because it is merged to 'sqrtln1/fpmul_sqrtln_m12/expres_2_piped2_reg[8]'. (OPT-1215)
Information: In design 'randist', the register 'sqrtln1/fpmul_sqrtln_m12/expres_2_piped2_reg[10]' is removed because it is merged to 'sqrtln1/fpmul_sqrtln_m12/expres_2_piped2_reg[8]'. (OPT-1215)
Information: In design 'randist', the register 'sqrtln1/fpmul_sqrtln_m11/expres_1_piped1_reg[9]' is removed because it is merged to 'sqrtln1/fpmul_sqrtln_m11/expres_1_piped1_reg[8]'. (OPT-1215)
  Retiming fpmul_DW02_mult_5_stage_J1_1_0 (sqrtln1/fpmul_sqrtln_m11/vishal1)
  Preferred flip-flop is CFD2XL with setup = 0.21


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% 70% 80% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 3.89
  Critical path length = 3.89
  Clock correction = 0.92 (clock-to-Q delay = 0.46, setup = 0.21, uncertainty = 0.25)
  Retiming fpmul_DW02_mult_5_stage_J1_0_0 (sqrtln1/fpmul_sqrtln_m11/vishal2)
  Preferred flip-flop is CFD2XL with setup = 0.21


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 3.93
  Critical path length = 3.93
  Clock correction = 0.91 (clock-to-Q delay = 0.45, setup = 0.21, uncertainty = 0.25)
  Retiming fpmul_DW02_mult_5_stage_J1_1_3 (sqrtln1/fpmul_sqrtln_m12/vishal1)
  Preferred flip-flop is CFD2XL with setup = 0.21


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% 70% 80% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 4.01
  Critical path length = 4.01
  Clock correction = 0.93 (clock-to-Q delay = 0.47, setup = 0.21, uncertainty = 0.25)
  Retiming fpmul_DW02_mult_5_stage_J1_0_3 (sqrtln1/fpmul_sqrtln_m12/vishal2)
  Preferred flip-flop is CFD2XL with setup = 0.21


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% 70% 80% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 3.80
  Critical path length = 3.80
  Clock correction = 0.91 (clock-to-Q delay = 0.45, setup = 0.21, uncertainty = 0.25)
  Retiming fpmul_DW02_mult_5_stage_J1_1_2 (sqrtln1/fpmul_sqrtln_m13/vishal1)
  Preferred flip-flop is CFD2XL with setup = 0.21


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10%   ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% 70% 80% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 4.13
  Critical path length = 4.13
  Clock correction = 0.92 (clock-to-Q delay = 0.46, setup = 0.21, uncertainty = 0.25)
  Retiming fpmul_DW02_mult_5_stage_J1_0_2 (sqrtln1/fpmul_sqrtln_m13/vishal2)
  Preferred flip-flop is CFD2XL with setup = 0.21

Warning: The design contains the following cells
	 which have no influence on the design's function but cannot
	 be removed (e.g. because a dont_touch attribute has been set
	 set on them). Retiming will ignore these cells in order to 
	 achieve good results:
	sqrtln1/fpmul_sqrtln_m13/mres_q_reg[50] (CFD2QXL)
	sqrtln1/fpmul_sqrtln_m13/mres_q_reg[49] (CFD2QXL)
	sqrtln1/fpmul_sqrtln_m13/mres_q_reg[48] (CFD2QXL)
	sqrtln1/fpmul_sqrtln_m13/mres_q_reg[47] (CFD2QXL)
	sqrtln1/fpmul_sqrtln_m13/mres_q_reg[46] (CFD2QXL)
	sqrtln1/fpmul_sqrtln_m13/mres_q_reg[45] (CFD2QXL)
	sqrtln1/fpmul_sqrtln_m13/mres_q_reg[44] (CFD2QXL)
	sqrtln1/fpmul_sqrtln_m13/mres_q_reg[43] (CFD2QXL)
	sqrtln1/fpmul_sqrtln_m13/mres_q_reg[42] (CFD2QXL)
	sqrtln1/fpmul_sqrtln_m13/mres_q_reg[41] (CFD2QXL)
	sqrtln1/fpmul_sqrtln_m13/mres_q_reg[40] (CFD2QXL)
	sqrtln1/fpmul_sqrtln_m13/mres_q_reg[39] (CFD2QXL)
	sqrtln1/fpmul_sqrtln_m13/mres_q_reg[38] (CFD2QXL)
	sqrtln1/fpmul_sqrtln_m13/mres_q_reg[37] (CFD2QXL)
	sqrtln1/fpmul_sqrtln_m13/mres_q_reg[36] (CFD2QXL)
	sqrtln1/fpmul_sqrtln_m13/mres_q_reg[35] (CFD2QXL)
	sqrtln1/fpmul_sqrtln_m13/mres_q_reg[34] (CFD2QXL)
	sqrtln1/fpmul_sqrtln_m13/mres_q_reg[33] (CFD2QXL)
	sqrtln1/fpmul_sqrtln_m13/mres_q_reg[32] (CFD2QXL)
	sqrtln1/fpmul_sqrtln_m13/mres_q_reg[31] (CFD2QXL)
	sqrtln1/fpmul_sqrtln_m13/mres_q_reg[30] (CFD2QXL)
	sqrtln1/fpmul_sqrtln_m13/mres_q_reg[29] (CFD2QXL)
	sqrtln1/fpmul_sqrtln_m13/mres_q_reg[28] (CFD2QXL)
	sqrtln1/fpmul_sqrtln_m13/mres_q_reg[27] (CFD2QXL)
	sqrtln1/fpmul_sqrtln_m13/mres_q_reg[26] (CFD2QXL)
	sqrtln1/fpmul_sqrtln_m13/mres_q_reg[25] (CFD2QXL)
	sqrtln1/fpmul_sqrtln_m13/mres_q_reg[24] (CFD2QXL)
	sqrtln1/fpmul_sqrtln_m13/mres_q_reg[23] (CFD2QXL)
	sqrtln1/fpmul_sqrtln_m13/mres_q_reg[22] (CFD2QXL)
	sqrtln1/fpmul_sqrtln_m13/mres_q_reg[21] (CFD2QXL)
	sqrtln1/fpmul_sqrtln_m13/mres_q_reg[20] (CFD2QXL)
	sqrtln1/fpmul_sqrtln_m13/mres_q_reg[19] (CFD2QXL)
	sqrtln1/fpmul_sqrtln_m13/mres_q_reg[18] (CFD2QXL)
	sqrtln1/fpmul_sqrtln_m13/mres_q_reg[17] (CFD2QXL)
	sqrtln1/fpmul_sqrtln_m13/mres_q_reg[16] (CFD2QXL)
	sqrtln1/fpmul_sqrtln_m13/mres_q_reg[15] (CFD2QXL)
	sqrtln1/fpmul_sqrtln_m13/mres_q_reg[14] (CFD2QXL)
	sqrtln1/fpmul_sqrtln_m13/mres_q_reg[13] (CFD2QXL)
	sqrtln1/fpmul_sqrtln_m13/mres_q_reg[12] (CFD2QXL)
	sqrtln1/fpmul_sqrtln_m13/mres_q_reg[11] (CFD2QXL)
	sqrtln1/fpmul_sqrtln_m13/mres_q_reg[10] (CFD2QXL)
	sqrtln1/fpmul_sqrtln_m13/mres_q_reg[9] (CFD2QXL)
	sqrtln1/fpmul_sqrtln_m13/mres_q_reg[8] (CFD2QXL)
	sqrtln1/fpmul_sqrtln_m13/mres_q_reg[7] (CFD2QXL)
	sqrtln1/fpmul_sqrtln_m13/mres_q_reg[6] (CFD2QXL)
	sqrtln1/fpmul_sqrtln_m13/mres_q_reg[5] (CFD2QXL)
	sqrtln1/fpmul_sqrtln_m13/mres_q_reg[4] (CFD2QXL)
	sqrtln1/fpmul_sqrtln_m13/mres_q_reg[3] (CFD2QXL)
	sqrtln1/fpmul_sqrtln_m13/mres_q_reg[2] (CFD2QXL)
	sqrtln1/fpmul_sqrtln_m13/mres_q_reg[1] (CFD2QXL)
	sqrtln1/fpmul_sqrtln_m13/mres_q_reg[0] (CFD2QXL)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2065_S4 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2071_S4 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2075_S4 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2081_S4 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2085_S4 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2092_S4 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2096_S4 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2103_S4 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2109_S4 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2113_S4 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2117_S4 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2124_S4 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2128_S4 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2134_S4 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2139_S4 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2145_S4 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2151_S4 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2157_S4 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2163_S4 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2172_S4 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2180_S4 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2188_S4 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2198_S4 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2206_S4 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2215_S4 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2225_S4 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2236_S4 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2246_S4 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2257_S4 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2263_S4 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2274_S4 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2281_S4 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2295_S4 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2303_S4 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2315_S4 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2322_S4 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2334_S4 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2340_S4 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2362_S4 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2372_S4 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2386_S4 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2395_S4 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2407_S4 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2416_S4 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2434_S4 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2442_S4 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2457_S4 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2466_S4 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2483_S4 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2494_S4 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2499_S4 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2064_S3 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2070_S3 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2074_S3 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2080_S3 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2084_S3 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2091_S3 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2095_S3 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2102_S3 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2108_S3 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2112_S3 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2116_S3 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2123_S3 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2127_S3 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2133_S3 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2138_S3 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2144_S3 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2150_S3 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2156_S3 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2162_S3 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2171_S3 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2179_S3 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2187_S3 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2197_S3 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2205_S3 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2214_S3 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2224_S3 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2235_S3 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2245_S3 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2256_S3 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2262_S3 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2273_S3 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2280_S3 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2294_S3 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2302_S3 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2314_S3 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2321_S3 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2333_S3 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2339_S3 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2361_S3 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2371_S3 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2385_S3 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2394_S3 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2406_S3 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2415_S3 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2433_S3 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2441_S3 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2456_S3 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2465_S3 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2482_S3 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2493_S3 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2498_S3 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/U6516 (CENX1)
	sqrtln1/fpmul_sqrtln_m13/vishal1/*cell*214238 (CENX2)
	sqrtln1/fpmul_sqrtln_m13/vishal1/*cell*214232 (CENX2)
	sqrtln1/fpmul_sqrtln_m13/vishal1/U5826 (CENX1)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2107_S2 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/U6491 (CENX1)
	sqrtln1/fpmul_sqrtln_m13/vishal1/U6336 (CENX1)
	sqrtln1/fpmul_sqrtln_m13/vishal1/U6300 (CENX1)
	sqrtln1/fpmul_sqrtln_m13/vishal1/U6340 (CENX1)
	sqrtln1/fpmul_sqrtln_m13/vishal1/U6440 (CENX1)
	sqrtln1/fpmul_sqrtln_m13/vishal1/U6292 (CENX1)
	sqrtln1/fpmul_sqrtln_m13/vishal1/U6291 (CFA1X1)
	sqrtln1/fpmul_sqrtln_m13/vishal1/U6309 (CENX1)
	sqrtln1/fpmul_sqrtln_m13/vishal1/U6308 (CFA1X1)
	sqrtln1/fpmul_sqrtln_m13/vishal1/U6304 (CENX1)
	sqrtln1/fpmul_sqrtln_m13/vishal1/U6303 (CFA1X1)
	sqrtln1/fpmul_sqrtln_m13/vishal1/U6339 (CENX1)
	sqrtln1/fpmul_sqrtln_m13/vishal1/U6442 (CENX1)
	sqrtln1/fpmul_sqrtln_m13/vishal1/U6302 (CENX1)
	sqrtln1/fpmul_sqrtln_m13/vishal1/U6301 (CFA1X1)
	sqrtln1/fpmul_sqrtln_m13/vishal1/U6290 (CENX1)
	sqrtln1/fpmul_sqrtln_m13/vishal1/U6288 (CFA1X1)
	sqrtln1/fpmul_sqrtln_m13/vishal1/U6285 (CENX1)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2244_S2 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/*cell*214294 (CENX2)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2261_S2 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2272_S2 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2279_S2 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2293_S2 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2301_S2 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2313_S2 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2320_S2 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2332_S2 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2338_S2 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2360_S2 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2370_S2 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2384_S2 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2393_S2 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2405_S2 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2414_S2 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2432_S2 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2440_S2 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2455_S2 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2464_S2 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2481_S2 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2492_S2 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2497_S2 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/U6515 (CND2X1)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2083_S2 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/*cell*214233 (COND1X2)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2094_S2 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/*cell*214286 (CND2X2)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2111_S2 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/U6490 (COND1XL)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2121_S2 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2115_S2 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2122_S2 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/U6299 (CANR1XL)
	sqrtln1/fpmul_sqrtln_m13/vishal1/*cell*214101 (CND2X2)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2131_S2 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2132_S2 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2140_S2 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2137_S2 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2148_S2 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2143_S2 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2152_S2 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2149_S2 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2166_S2 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2155_S2 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/U6201 (CND2X1)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2161_S2 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2169_S2 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2182_S2 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/*cell*214262 (CND2X2)
	sqrtln1/fpmul_sqrtln_m13/vishal1/U6441 (CNR2IX1)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2196_S2 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2217_S2 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2204_S2 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2216_S2 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2213_S2 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2238_S2 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2223_S2 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2237_S2 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2234_S2 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2243_S2 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/U6286 (CFA1X1)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2264_S2 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2255_S2 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/*cell*214125 (CENX2)
	sqrtln1/fpmul_sqrtln_m13/vishal1/U6277 (CFA1X1)
	sqrtln1/fpmul_sqrtln_m13/vishal1/*cell*214095 (CIVX2)
	sqrtln1/fpmul_sqrtln_m13/vishal1/*cell*214264 (CENX2)
	sqrtln1/fpmul_sqrtln_m13/vishal1/*cell*214259 (CIVX2)
	sqrtln1/fpmul_sqrtln_m13/vishal1/U6447 (CIVX1)
	sqrtln1/fpmul_sqrtln_m13/vishal1/U5600 (CIVX1)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2413_S1 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2431_S1 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2439_S1 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2454_S1 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2463_S1 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2480_S1 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/U6236 (CEOX1)
	sqrtln1/fpmul_sqrtln_m13/vishal1/*cell*214224 (CNR2X2)
	sqrtln1/fpmul_sqrtln_m13/vishal1/*cell*214165 (CND2X2)
	sqrtln1/fpmul_sqrtln_m13/vishal1/*cell*214234 (CIVX2)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2101_S2 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/U6495 (CNR2IX1)
	sqrtln1/fpmul_sqrtln_m13/vishal1/*cell*214336 (CENX2)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2118_S2 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2119_S2 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/U6335 (CANR1XL)
	sqrtln1/fpmul_sqrtln_m13/vishal1/*cell*214157 (CMXI2X1)
	sqrtln1/fpmul_sqrtln_m13/vishal1/*cell*214104 (CENX2)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2129_S2 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/*cell*214102 (CIVX2)
	sqrtln1/fpmul_sqrtln_m13/vishal1/U6298 (COND1XL)
	sqrtln1/fpmul_sqrtln_m13/vishal1/*cell*214103 (CND2IX1)
	sqrtln1/fpmul_sqrtln_m13/vishal1/U6439 (CND2X1)
	sqrtln1/fpmul_sqrtln_m13/vishal1/*cell*214106 (CND2IX1)
	sqrtln1/fpmul_sqrtln_m13/vishal1/*cell*214107 (CND2X2)
	sqrtln1/fpmul_sqrtln_m13/vishal1/*cell*214258 (CIVX2)
	sqrtln1/fpmul_sqrtln_m13/vishal1/U6200 (CND3XL)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2164_S2 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/*cell*214268 (CND2X2)
	sqrtln1/fpmul_sqrtln_m13/vishal1/*cell*214263 (CENX2)
	sqrtln1/fpmul_sqrtln_m13/vishal1/U5785 (CIVX1)
	sqrtln1/fpmul_sqrtln_m13/vishal1/U6205 (CND2X1)
	sqrtln1/fpmul_sqrtln_m13/vishal1/U6289 (CND2X1)
	sqrtln1/fpmul_sqrtln_m13/vishal1/*cell*214254 (CIVX2)
	sqrtln1/fpmul_sqrtln_m13/vishal1/*cell*214255 (CIVX2)
	sqrtln1/fpmul_sqrtln_m13/vishal1/U6195 (CND2X1)
	sqrtln1/fpmul_sqrtln_m13/vishal1/*cell*214257 (CND2IX1)
	sqrtln1/fpmul_sqrtln_m13/vishal1/*cell*214296 (CIVX2)
	sqrtln1/fpmul_sqrtln_m13/vishal1/*cell*214295 (CENX2)
	sqrtln1/fpmul_sqrtln_m13/vishal1/*cell*214126 (CENX2)
	sqrtln1/fpmul_sqrtln_m13/vishal1/*cell*214265 (CENX2)
	sqrtln1/fpmul_sqrtln_m13/vishal1/U6467 (CFA1X1)
	sqrtln1/fpmul_sqrtln_m13/vishal1/U6446 (CFA1X1)
	sqrtln1/fpmul_sqrtln_m13/vishal1/*cell*214225 (CENX2)
	sqrtln1/fpmul_sqrtln_m13/vishal1/U4880 (CIVX1)
	sqrtln1/fpmul_sqrtln_m13/vishal1/U6234 (CND2X1)
	sqrtln1/fpmul_sqrtln_m13/vishal1/U6235 (CND2X1)
	sqrtln1/fpmul_sqrtln_m13/vishal1/*cell*214167 (CIVX2)
	sqrtln1/fpmul_sqrtln_m13/vishal1/*cell*214166 (CND2X2)
	sqrtln1/fpmul_sqrtln_m13/vishal1/*cell*214105 (CIVX2)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2126_S2 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/*cell*214100 (CIVX2)
	sqrtln1/fpmul_sqrtln_m13/vishal1/U6297 (CND2X1)
	sqrtln1/fpmul_sqrtln_m13/vishal1/U6199 (CND2X1)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2170_S2 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2165_S2 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/*cell*214108 (CIVX2)
	sqrtln1/fpmul_sqrtln_m13/vishal1/U6204 (CND2X1)
	sqrtln1/fpmul_sqrtln_m13/vishal1/*cell*236956 (CANR5CX1)
	sqrtln1/fpmul_sqrtln_m13/vishal1/*cell*214226 (CNR2X2)
	sqrtln1/fpmul_sqrtln_m13/vishal1/U6202 (CND2X1)
	sqrtln1/fpmul_sqrtln_m13/vishal1/U6198 (CND2X1)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2178_S2 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/U6203 (COND1XL)
	sqrtln1/fpmul_sqrtln_m13/vishal1/*cell*236955 (CANR5CX1)
	sqrtln1/fpmul_sqrtln_m13/vishal1/*cell*214109 (CND2X2)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2181_S2 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/U6197 (COND1XL)
	sqrtln1/fpmul_sqrtln_m13/vishal1/*cell*214256 (CIVX2)
	sqrtln1/fpmul_sqrtln_m13/vishal1/*cell*214111 (CND2X2)
	sqrtln1/fpmul_sqrtln_m13/vishal1/*cell*218143 (CIVX2)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2199_S2 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2186_S2 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2189_S2 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m13/vishal1/U5852 (CFA1X1)
	sqrtln1/fpmul_sqrtln_m13/vishal1/U6196 (CANR1XL)
	sqrtln1/fpmul_sqrtln_m13/vishal1/*cell*217722 (CIVX2)
	sqrtln1/fpmul_sqrtln_m13/vishal1/*cell*214326 (CIVX2)
	sqrtln1/fpmul_sqrtln_m13/vishal1/U5827 (CFA1X1)
	sqrtln1/fpmul_sqrtln_m13/vishal1/*cell*217719 (CIVX2)
	sqrtln1/fpmul_sqrtln_m13/vishal1/*cell*217718 (CIVX2)

 (RTDC-60)

  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 2.47
  Critical path length = 2.47
  Clock correction = 0.89 (clock-to-Q delay = 0.43, setup = 0.21, uncertainty = 0.25)
  Retiming fpmul_DW02_mult_5_stage_J1_1_1 (sqrtln1/fpmul_sqrtln_m21/vishal1)
  Preferred flip-flop is CFD2XL with setup = 0.21


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% 70% 80% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 3.78
  Critical path length = 3.78
  Clock correction = 0.91 (clock-to-Q delay = 0.45, setup = 0.21, uncertainty = 0.25)
  Retiming fpmul_DW02_mult_5_stage_J1_0_1 (sqrtln1/fpmul_sqrtln_m21/vishal2)
  Preferred flip-flop is CFD2XL with setup = 0.21

Warning: The design contains the following cells
	 which have no influence on the design's function but cannot
	 be removed (e.g. because a dont_touch attribute has been set
	 set on them). Retiming will ignore these cells in order to 
	 achieve good results:
	sqrtln1/fpmul_sqrtln_m21/mres_q_reg[50] (CFD2QXL)
	sqrtln1/fpmul_sqrtln_m21/mres_q_reg[49] (CFD2QXL)
	sqrtln1/fpmul_sqrtln_m21/mres_q_reg[48] (CFD2QXL)
	sqrtln1/fpmul_sqrtln_m21/mres_q_reg[47] (CFD2QXL)
	sqrtln1/fpmul_sqrtln_m21/mres_q_reg[46] (CFD2QXL)
	sqrtln1/fpmul_sqrtln_m21/mres_q_reg[45] (CFD2QXL)
	sqrtln1/fpmul_sqrtln_m21/mres_q_reg[44] (CFD2QXL)
	sqrtln1/fpmul_sqrtln_m21/mres_q_reg[43] (CFD2QXL)
	sqrtln1/fpmul_sqrtln_m21/mres_q_reg[42] (CFD2QXL)
	sqrtln1/fpmul_sqrtln_m21/mres_q_reg[41] (CFD2QXL)
	sqrtln1/fpmul_sqrtln_m21/mres_q_reg[40] (CFD2QXL)
	sqrtln1/fpmul_sqrtln_m21/mres_q_reg[39] (CFD2QXL)
	sqrtln1/fpmul_sqrtln_m21/mres_q_reg[38] (CFD2QXL)
	sqrtln1/fpmul_sqrtln_m21/mres_q_reg[37] (CFD2QXL)
	sqrtln1/fpmul_sqrtln_m21/mres_q_reg[36] (CFD2QXL)
	sqrtln1/fpmul_sqrtln_m21/mres_q_reg[35] (CFD2QXL)
	sqrtln1/fpmul_sqrtln_m21/mres_q_reg[34] (CFD2QXL)
	sqrtln1/fpmul_sqrtln_m21/mres_q_reg[33] (CFD2QXL)
	sqrtln1/fpmul_sqrtln_m21/mres_q_reg[32] (CFD2QXL)
	sqrtln1/fpmul_sqrtln_m21/mres_q_reg[31] (CFD2QXL)
	sqrtln1/fpmul_sqrtln_m21/mres_q_reg[30] (CFD2QXL)
	sqrtln1/fpmul_sqrtln_m21/mres_q_reg[29] (CFD2QXL)
	sqrtln1/fpmul_sqrtln_m21/mres_q_reg[28] (CFD2QXL)
	sqrtln1/fpmul_sqrtln_m21/mres_q_reg[27] (CFD2QXL)
	sqrtln1/fpmul_sqrtln_m21/mres_q_reg[26] (CFD2QXL)
	sqrtln1/fpmul_sqrtln_m21/mres_q_reg[25] (CFD2QXL)
	sqrtln1/fpmul_sqrtln_m21/mres_q_reg[24] (CFD2QXL)
	sqrtln1/fpmul_sqrtln_m21/mres_q_reg[23] (CFD2QXL)
	sqrtln1/fpmul_sqrtln_m21/mres_q_reg[22] (CFD2QXL)
	sqrtln1/fpmul_sqrtln_m21/mres_q_reg[21] (CFD2QXL)
	sqrtln1/fpmul_sqrtln_m21/mres_q_reg[20] (CFD2QXL)
	sqrtln1/fpmul_sqrtln_m21/mres_q_reg[19] (CFD2QXL)
	sqrtln1/fpmul_sqrtln_m21/mres_q_reg[18] (CFD2QXL)
	sqrtln1/fpmul_sqrtln_m21/mres_q_reg[17] (CFD2QXL)
	sqrtln1/fpmul_sqrtln_m21/mres_q_reg[16] (CFD2QXL)
	sqrtln1/fpmul_sqrtln_m21/mres_q_reg[15] (CFD2QXL)
	sqrtln1/fpmul_sqrtln_m21/mres_q_reg[14] (CFD2QXL)
	sqrtln1/fpmul_sqrtln_m21/mres_q_reg[13] (CFD2QXL)
	sqrtln1/fpmul_sqrtln_m21/mres_q_reg[12] (CFD2QXL)
	sqrtln1/fpmul_sqrtln_m21/mres_q_reg[11] (CFD2QXL)
	sqrtln1/fpmul_sqrtln_m21/mres_q_reg[10] (CFD2QXL)
	sqrtln1/fpmul_sqrtln_m21/mres_q_reg[9] (CFD2QXL)
	sqrtln1/fpmul_sqrtln_m21/mres_q_reg[8] (CFD2QXL)
	sqrtln1/fpmul_sqrtln_m21/mres_q_reg[7] (CFD2QXL)
	sqrtln1/fpmul_sqrtln_m21/mres_q_reg[6] (CFD2QXL)
	sqrtln1/fpmul_sqrtln_m21/mres_q_reg[5] (CFD2QXL)
	sqrtln1/fpmul_sqrtln_m21/mres_q_reg[4] (CFD2QXL)
	sqrtln1/fpmul_sqrtln_m21/mres_q_reg[3] (CFD2QXL)
	sqrtln1/fpmul_sqrtln_m21/mres_q_reg[2] (CFD2QXL)
	sqrtln1/fpmul_sqrtln_m21/mres_q_reg[1] (CFD2QXL)
	sqrtln1/fpmul_sqrtln_m21/mres_q_reg[0] (CFD2QXL)
	sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG2387_S4 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG2394_S4 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG2405_S4 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG2415_S4 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG2424_S4 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG2434_S4 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG2443_S4 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG2448_S4 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG2459_S4 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG2467_S4 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG2477_S4 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG2482_S4 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG2492_S4 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG2496_S4 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG2505_S4 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG2510_S4 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG2519_S4 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG2526_S4 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG2533_S4 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG2539_S4 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG2547_S4 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG2554_S4 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG2563_S4 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG2568_S4 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG2577_S4 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG2582_S4 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG2588_S4 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG2594_S4 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG2600_S4 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG2607_S4 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG2614_S4 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG2618_S4 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG2626_S4 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG2632_S4 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG2636_S4 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG2641_S4 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG2647_S4 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG2654_S4 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG2659_S4 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG2664_S4 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG2670_S4 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG2675_S4 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG2681_S4 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG2685_S4 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG2689_S4 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG2693_S4 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG2697_S4 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG2701_S4 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG2705_S4 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG2709_S4 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG2713_S4 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG2386_S3 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG2393_S3 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG2404_S3 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG2414_S3 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG2423_S3 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG2433_S3 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG2442_S3 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG2447_S3 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG2458_S3 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG2466_S3 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG2476_S3 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG2481_S3 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG2491_S3 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG2495_S3 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG2504_S3 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG2509_S3 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG2518_S3 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG2525_S3 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG2532_S3 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG2538_S3 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG2546_S3 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG2553_S3 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG2562_S3 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG2567_S3 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG2576_S3 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG2581_S3 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG2587_S3 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG2593_S3 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG2599_S3 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG2606_S3 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG2613_S3 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG2617_S3 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG2625_S3 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG2631_S3 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG2635_S3 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG2640_S3 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG2646_S3 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG2653_S3 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG2658_S3 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG2663_S3 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG2669_S3 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG2674_S3 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG2680_S3 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG2684_S3 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG2688_S3 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG2692_S3 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG2696_S3 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG2700_S3 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG2704_S3 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG2708_S3 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG2712_S3 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m21/vishal1/U6248 (CENX1)
	sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG2422_S2 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG2432_S2 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG2441_S2 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG2446_S2 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG2457_S2 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG2465_S2 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG2475_S2 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG2480_S2 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG2490_S2 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG2494_S2 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG2503_S2 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG2508_S2 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG2517_S2 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG2524_S2 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG2531_S2 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG2537_S2 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG2545_S2 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG2552_S2 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG2561_S2 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG2566_S2 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG2575_S2 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG2580_S2 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG2586_S2 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG2592_S2 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG2598_S2 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG2605_S2 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG2612_S2 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG2616_S2 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG2624_S2 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG2630_S2 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG2634_S2 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG2639_S2 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG2645_S2 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG2652_S2 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG2657_S2 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG2662_S2 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG2668_S2 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG2673_S2 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG2679_S2 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG2683_S2 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG2687_S2 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG2691_S2 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG2695_S2 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG2699_S2 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG2703_S2 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG2707_S2 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG2711_S2 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m21/vishal1/U6247 (CND2X1)
	sqrtln1/fpmul_sqrtln_m21/vishal1/U6182 (CENX1)
	sqrtln1/fpmul_sqrtln_m21/vishal1/U6175 (CENX1)
	sqrtln1/fpmul_sqrtln_m21/vishal1/U6320 (CENX1)
	sqrtln1/fpmul_sqrtln_m21/vishal1/*cell*218399 (CENX2)
	sqrtln1/fpmul_sqrtln_m21/vishal1/U6169 (CENX1)
	sqrtln1/fpmul_sqrtln_m21/vishal1/*cell*218514 (CENX2)
	sqrtln1/fpmul_sqrtln_m21/vishal1/*cell*218471 (CENX2)
	sqrtln1/fpmul_sqrtln_m21/vishal1/U6172 (CENX1)
	sqrtln1/fpmul_sqrtln_m21/vishal1/U6173 (CFA1X1)
	sqrtln1/fpmul_sqrtln_m21/vishal1/U6184 (CENX1)
	sqrtln1/fpmul_sqrtln_m21/vishal1/U6183 (CFA1X1)
	sqrtln1/fpmul_sqrtln_m21/vishal1/U6180 (CENX1)
	sqrtln1/fpmul_sqrtln_m21/vishal1/U6181 (CFA1X1)
	sqrtln1/fpmul_sqrtln_m21/vishal1/U6170 (CENX1)
	sqrtln1/fpmul_sqrtln_m21/vishal1/*cell*218402 (CIVX2)
	sqrtln1/fpmul_sqrtln_m21/vishal1/U6178 (CENX1)
	sqrtln1/fpmul_sqrtln_m21/vishal1/U6179 (CFA1X1)
	sqrtln1/fpmul_sqrtln_m21/vishal1/U6176 (CENX1)
	sqrtln1/fpmul_sqrtln_m21/vishal1/U6177 (CFA1X1)
	sqrtln1/fpmul_sqrtln_m21/vishal1/U6171 (CENX1)
	sqrtln1/fpmul_sqrtln_m21/vishal1/*cell*218420 (CIVX2)
	sqrtln1/fpmul_sqrtln_m21/vishal1/*cell*218421 (CIVX2)
	sqrtln1/fpmul_sqrtln_m21/vishal1/*cell*218403 (CENX2)
	sqrtln1/fpmul_sqrtln_m21/vishal1/U6163 (CFA1X1)
	sqrtln1/fpmul_sqrtln_m21/vishal1/*cell*237163 (CFA1XL)
	sqrtln1/fpmul_sqrtln_m21/vishal1/*cell*218601 (CIVX2)
	sqrtln1/fpmul_sqrtln_m21/vishal1/*cell*218600 (CIVX2)
	sqrtln1/fpmul_sqrtln_m21/vishal1/*cell*218594 (CENX2)
	sqrtln1/fpmul_sqrtln_m21/vishal1/*cell*218592 (CIVX2)
	sqrtln1/fpmul_sqrtln_m21/vishal1/*cell*237162 (COND4CXL)
	sqrtln1/fpmul_sqrtln_m21/vishal1/U5917 (CIVX1)
	sqrtln1/fpmul_sqrtln_m21/vishal1/U6217 (CIVX1)
	sqrtln1/fpmul_sqrtln_m21/vishal1/U5370 (CIVX1)
	sqrtln1/fpmul_sqrtln_m21/vishal1/*cell*218574 (CENX2)
	sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG2678_S1 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG2682_S1 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG2686_S1 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG2690_S1 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG2694_S1 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG2698_S1 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG2702_S1 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG2706_S1 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG2710_S1 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m21/vishal1/*cell*218446 (COND1X2)
	sqrtln1/fpmul_sqrtln_m21/vishal1/*cell*218428 (CNR2X2)
	sqrtln1/fpmul_sqrtln_m21/vishal1/U6174 (COND1XL)
	sqrtln1/fpmul_sqrtln_m21/vishal1/*cell*218484 (CND2X2)
	sqrtln1/fpmul_sqrtln_m21/vishal1/*cell*236896 (COND1X1)
	sqrtln1/fpmul_sqrtln_m21/vishal1/*cell*218400 (CND2X2)
	sqrtln1/fpmul_sqrtln_m21/vishal1/*cell*218433 (CANR1X2)
	sqrtln1/fpmul_sqrtln_m21/vishal1/*cell*218606 (CNR2X2)
	sqrtln1/fpmul_sqrtln_m21/vishal1/*cell*218516 (COND1X2)
	sqrtln1/fpmul_sqrtln_m21/vishal1/*cell*218515 (CND2X2)
	sqrtln1/fpmul_sqrtln_m21/vishal1/*cell*218473 (CND2X2)
	sqrtln1/fpmul_sqrtln_m21/vishal1/*cell*218472 (CENX2)
	sqrtln1/fpmul_sqrtln_m21/vishal1/*cell*218603 (CND2X2)
	sqrtln1/fpmul_sqrtln_m21/vishal1/*cell*218604 (CENX2)
	sqrtln1/fpmul_sqrtln_m21/vishal1/U432 (CIVX1)
	sqrtln1/fpmul_sqrtln_m21/vishal1/U5978 (CND2X1)
	sqrtln1/fpmul_sqrtln_m21/vishal1/*cell*218598 (CND2IX1)
	sqrtln1/fpmul_sqrtln_m21/vishal1/*cell*218585 (CIVX2)
	sqrtln1/fpmul_sqrtln_m21/vishal1/*cell*218593 (CIVX2)
	sqrtln1/fpmul_sqrtln_m21/vishal1/*cell*218435 (CIVX2)
	sqrtln1/fpmul_sqrtln_m21/vishal1/*cell*218599 (CND2X2)
	sqrtln1/fpmul_sqrtln_m21/vishal1/*cell*218597 (CND2IX1)
	sqrtln1/fpmul_sqrtln_m21/vishal1/*cell*218425 (CND2X2)
	sqrtln1/fpmul_sqrtln_m21/vishal1/*cell*218596 (CND2X2)
	sqrtln1/fpmul_sqrtln_m21/vishal1/*cell*236894 (COND1XL)
	sqrtln1/fpmul_sqrtln_m21/vishal1/*cell*218584 (CND2X2)
	sqrtln1/fpmul_sqrtln_m21/vishal1/*cell*218651 (CIVX2)
	sqrtln1/fpmul_sqrtln_m21/vishal1/*cell*236898 (CFA1XL)
	sqrtln1/fpmul_sqrtln_m21/vishal1/*cell*218404 (CND2IX1)
	sqrtln1/fpmul_sqrtln_m21/vishal1/*cell*221949 (CIVX2)
	sqrtln1/fpmul_sqrtln_m21/vishal1/*cell*221948 (CIVX2)
	sqrtln1/fpmul_sqrtln_m21/vishal1/*cell*218595 (CNR2IX2)
	sqrtln1/fpmul_sqrtln_m21/vishal1/U6135 (CFA1X1)
	sqrtln1/fpmul_sqrtln_m21/vishal1/*cell*218581 (CIVX2)
	sqrtln1/fpmul_sqrtln_m21/vishal1/*cell*218580 (CND2X2)
	sqrtln1/fpmul_sqrtln_m21/vishal1/*cell*237400 (CEOXL)
	sqrtln1/fpmul_sqrtln_m21/vishal1/*cell*237394 (CEO3XL)
	sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG2672_S1 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG2677_S1 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m21/vishal1/U6380 (CFA1X1)
	sqrtln1/fpmul_sqrtln_m21/vishal1/U6362 (CFA1X1)
	sqrtln1/fpmul_sqrtln_m21/vishal1/*cell*237362 (CENXL)
	sqrtln1/fpmul_sqrtln_m21/vishal1/U4254 (CIVX1)
	sqrtln1/fpmul_sqrtln_m21/vishal1/U6336 (CIVX1)
	sqrtln1/fpmul_sqrtln_m21/vishal1/U5982 (CENX1)
	sqrtln1/fpmul_sqrtln_m21/vishal1/*cell*218563 (CNR2X2)
	sqrtln1/fpmul_sqrtln_m21/vishal1/*cell*218431 (CIVX2)
	sqrtln1/fpmul_sqrtln_m21/vishal1/*cell*218429 (CIVX2)
	sqrtln1/fpmul_sqrtln_m21/vishal1/*cell*218485 (CIVX2)
	sqrtln1/fpmul_sqrtln_m21/vishal1/*cell*218434 (CIVX2)
	sqrtln1/fpmul_sqrtln_m21/vishal1/*cell*218607 (CIVX2)
	sqrtln1/fpmul_sqrtln_m21/vishal1/*cell*218520 (CIVX2)
	sqrtln1/fpmul_sqrtln_m21/vishal1/*cell*218518 (CND2X2)
	sqrtln1/fpmul_sqrtln_m21/vishal1/*cell*218517 (CIVX2)
	sqrtln1/fpmul_sqrtln_m21/vishal1/U5977 (CND3XL)
	sqrtln1/fpmul_sqrtln_m21/vishal1/*cell*218426 (CND2X2)
	sqrtln1/fpmul_sqrtln_m21/vishal1/*cell*218424 (CND2X2)
	sqrtln1/fpmul_sqrtln_m21/vishal1/*cell*218423 (CIVX2)
	sqrtln1/fpmul_sqrtln_m21/vishal1/*cell*221906 (CND2X2)
	sqrtln1/fpmul_sqrtln_m21/vishal1/*cell*237399 (CEOX1)
	sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG2676_S1 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG2666_S1 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG2671_S1 (**SEQGEN**)
	sqrtln1/fpmul_sqrtln_m21/vishal1/*cell*218575 (CENX2)
	sqrtln1/fpmul_sqrtln_m21/vishal1/U6360 (CIVX1)
	sqrtln1/fpmul_sqrtln_m21/vishal1/U6361 (CIVX1)
	sqrtln1/fpmul_sqrtln_m21/vishal1/*cell*237021 (COND1X1)
	sqrtln1/fpmul_sqrtln_m21/vishal1/U6378 (CNR2X1)
	sqrtln1/fpmul_sqrtln_m21/vishal1/*cell*237389 (CEOXL)
	sqrtln1/fpmul_sqrtln_m21/vishal1/*cell*237383 (CEO3XL)
	sqrtln1/fpmul_sqrtln_m21/vishal1/U5981 (CND2X1)
	sqrtln1/fpmul_sqrtln_m21/vishal1/*cell*236897 (COND1X1)
	sqrtln1/fpmul_sqrtln_m21/vishal1/*cell*218519 (CNR2X2)
	sqrtln1/fpmul_sqrtln_m21/vishal1/*cell*218437 (COND1X2)
	sqrtln1/fpmul_sqrtln_m21/vishal1/*cell*236895 (COND1X1)
	sqrtln1/fpmul_sqrtln_m21/vishal1/*cell*221908 (CIVX2)
	sqrtln1/fpmul_sqrtln_m21/vishal1/*cell*237388 (CEOX1)
	sqrtln1/fpmul_sqrtln_m21/vishal1/*cell*218522 (CND3X2)
	sqrtln1/fpmul_sqrtln_m21/vishal1/*cell*218438 (CIVX2)
	sqrtln1/fpmul_sqrtln_m21/vishal1/U6472 (CFA1X1)
	sqrtln1/fpmul_sqrtln_m21/vishal1/*cell*221909 (CNR2X2)
	sqrtln1/fpmul_sqrtln_m21/vishal1/*cell*218523 (CIVX2)
	sqrtln1/fpmul_sqrtln_m21/vishal1/*cell*222024 (CANR1X2)
	sqrtln1/fpmul_sqrtln_m21/vishal1/*cell*222025 (CIVX2)

 (RTDC-60)

  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 2.47
  Critical path length = 2.47
  Clock correction = 0.89 (clock-to-Q delay = 0.43, setup = 0.21, uncertainty = 0.25)
Information: The register 'sqrtln1/fpmul_sqrtln_m11/vishal1/clk_r_REG2668_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'sqrtln1/fpmul_sqrtln_m11/vishal1/clk_r_REG2669_S2' is a constant and will be removed. (OPT-1206)
Information: The register 'sqrtln1/fpmul_sqrtln_m11/vishal1/clk_r_REG2670_S3' is a constant and will be removed. (OPT-1206)
Information: The register 'sqrtln1/fpmul_sqrtln_m11/vishal1/clk_r_REG2671_S4' is a constant and will be removed. (OPT-1206)
Information: The register 'sqrtln1/fpmul_sqrtln_m12/vishal1/clk_r_REG2609_S1' is a constant and will be removed. (OPT-1206)
Information: The register 'sqrtln1/fpmul_sqrtln_m12/vishal1/clk_r_REG2610_S2' is a constant and will be removed. (OPT-1206)
Information: The register 'sqrtln1/fpmul_sqrtln_m12/vishal1/clk_r_REG2611_S3' is a constant and will be removed. (OPT-1206)
Information: The register 'sqrtln1/fpmul_sqrtln_m12/vishal1/clk_r_REG2612_S4' is a constant and will be removed. (OPT-1206)
  Mapping Optimization (Phase 5)
  Mapping Optimization (Phase 6)
  Mapping Optimization (Phase 7)
  Mapping Optimization (Phase 8)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                             MIN DELAY
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            COST   
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:07:21  354811.5      1.41    3575.3       0.0 sqrtln1/fpadd_sqrtln_a31/fractR_q_reg[15]/D      0.00
    0:07:21  354811.5      1.41    3575.3       0.0 sqrtln1/fpadd_sqrtln_a31/fractR_q_reg[15]/D      0.00
    0:07:27  354149.5      1.13    2763.0       0.0 sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2106_S2/D      0.00
Information: The register 'sqrtln1/fpmul_sqrtln_m11/mres_q_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'sqrtln1/fpmul_sqrtln_m12/mres_q_reg[1]' is a constant and will be removed. (OPT-1206)
    0:07:48  353825.5      1.08    2631.8       0.0                                0.00
    0:07:48  353864.0      1.17    2624.5       0.0                                0.00
    0:07:48  353864.0      1.17    2624.5       0.0                                0.00
    0:07:49  353855.5      1.15    2624.2       0.0                                0.00
  Re-synthesis Optimization (Phase 1)
  Re-synthesis Optimization (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                             MIN DELAY
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            COST   
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:09:35  266934.0      0.79    1008.7    3088.4                                0.00
    0:09:37  267105.0      0.74     907.5    3088.4                                0.00
    0:09:38  267175.5      0.70     894.6    3088.4                                0.00
    0:09:40  267247.5      0.70     855.3    3088.4                                0.00
    0:09:42  267315.5      0.70     842.3    3088.4                                0.00
    0:09:44  267424.5      0.70     825.0    3088.4                                0.00
    0:09:46  267582.5      0.70     791.0    3088.4                                0.00
    0:09:47  267683.0      0.70     749.3    3088.4                                0.00
    0:09:47  267692.0      0.70     747.6    3088.4                                0.00
    0:09:54  268439.0      0.65     747.9    3088.4                                0.00
    0:09:54  268439.0      0.65     747.9    3088.4                                0.00
    0:09:54  268439.0      0.65     747.9    3088.4                                0.00
    0:09:54  268439.0      0.65     747.9    3088.4                                0.00
    0:09:54  268439.0      0.65     747.9    3088.4                                0.00
    0:09:54  268439.0      0.65     747.9    3088.4                                0.00
    0:10:03  269569.0      0.54     740.7    3088.4                                0.00
    0:10:03  269569.0      0.54     740.7    3088.4                                0.00
    0:10:19  271399.0      0.51     709.9    3088.4                                0.00

  Beginning Delay Optimization
  ----------------------------
    0:10:19  271399.0      0.51     709.9    3088.4                                0.00
    0:10:25  272634.5      0.47     641.0    3088.4                                0.00
    0:10:25  272634.5      0.47     641.0    3088.4                                0.00
    0:10:26  272634.5      0.47     641.0    3088.4                                0.00
    0:10:26  272636.5      0.47     640.9    3088.4                                0.00
    0:10:31  273146.5      0.46     610.6    3088.4                                0.00
    0:10:31  273146.5      0.46     610.6    3088.4                                0.00
    0:10:34  273246.0      0.45     610.1    3088.4                                0.00


  Beginning Design Rule Fixing  (min_path)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                             MIN DELAY
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            COST   
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:10:38  273246.0      0.45     610.1    3088.4                            -1955.43
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
    0:10:43  273818.0      0.45     622.5       0.0 sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG2077_S3/D  -1915.30
    0:10:47  274373.5      0.45     633.2       0.0 sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG1815_S4/D  -1874.75
    0:10:49  274917.5      0.45     633.2       0.0 sqrtln1/fpmul_sqrtln_m11/vishal1/clk_r_REG2071_S4/D  -1836.19
    0:10:50  275449.5      0.45     633.2       0.0 sqrtln1/fpmul_sqrtln_m11/vishal1/clk_r_REG1779_S2/D  -1798.11
    0:10:51  275994.5      0.45     633.3       0.0 sqrtln1/fpmul_sqrtln_m12/vishal1/clk_r_REG2107_S3/D  -1759.84
    0:10:53  276541.5      0.45     632.7       0.0 sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG1996_S3/D  -1721.49
    0:10:54  277041.0      0.45     633.2       0.0 sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG2692_S3/D  -1685.39
    0:10:56  277564.5      0.45     633.0       0.0 sqrtln1/fpmul_sqrtln_m12/vishal2/clk_r_REG1697_S3/D  -1648.27
    0:10:57  278129.0      0.45     633.1       0.0 sqrtln1/B_delta_sq_s211_reg[51]/D  -1608.30
    0:10:59  278701.5      0.45     633.3       0.0 sqrtln1/B_delta_sq_s211_reg[47]/D  -1567.88
    0:11:03  279288.5      0.45     644.3       0.0 sqrtln1/fpmul_sqrtln_m11/fractC_piped1_reg[15]/D  -1525.28
    0:11:10  279875.0      0.45     647.8       0.0 sqrtln1/fpmul_sqrtln_m12/fractC_piped3_reg[40]/D  -1486.52
    0:11:11  280430.0      0.45     648.1       0.0 sqrtln1/fpmul_sqrtln_m12/mres_q_reg[58]/D  -1447.25
    0:11:13  280976.0      0.45     649.3       0.0 sqrtln1/D_s3_s211_reg[39]/D  -1411.00
    0:11:14  281555.0      0.45     649.3       0.0 sqrtln1/fpadd_sqrtln_a31/fractA_q3_reg[68]/D  -1364.19
    0:11:16  282086.5      0.45     651.0       0.0 sqrtln1/fpmul_sqrtln_m11/fractC_piped2_reg[11]/D  -1328.51
    0:11:17  282664.5      0.45     651.0       0.0 sqrtln1/fpmul_sqrtln_m12/expres_2_piped4_reg[2]/D  -1286.58
    0:11:19  283240.5      0.45     651.0       0.0 sqrtln1/A_s1_reg[60]/D     -1245.17
    0:11:20  283818.5      0.45     651.0       0.0 sqrtln1/A_s4_reg[41]/D     -1203.49
    0:11:22  284395.5      0.45     651.0       0.0 sqrtln1/A_s6_reg[22]/D     -1161.97
    0:11:23  284973.5      0.45     651.0       0.0 sqrtln1/A_s9_reg[3]/D      -1120.29
    0:11:24  285550.5      0.45     651.0       0.0 sqrtln1/D_s1_reg[46]/D     -1078.77
    0:11:26  286128.5      0.45     651.0       0.0 sqrtln1/D_s4_reg[27]/D     -1037.09
    0:11:27  286705.5      0.45     651.0       0.0 sqrtln1/D_s6_reg[8]/D       -995.57
    0:11:29  287283.5      0.45     651.0       0.0 sqrtln1/D_s3_s26_reg[59]/D   -953.89
    0:11:30  287860.5      0.45     651.0       0.0 sqrtln1/D_s3_s29_reg[40]/D   -912.37
    0:11:31  288438.5      0.45     651.0       0.0 sqrtln1/D_s3_s22_reg[20]/D   -870.69
    0:11:33  289015.5      0.45     651.0       0.0 sqrtln1/D_s3_s24_reg[1]/D   -829.17
    0:11:34  289593.5      0.45     651.0       0.0 sqrtln1/C_delta_s27_reg[46]/D   -787.48
    0:11:35  290171.5      0.45     651.0       0.0 sqrtln1/C_delta_s210_reg[27]/D   -745.80
    0:11:37  290748.5      0.45     651.0       0.0 sqrtln1/C_delta_s22_reg[7]/D   -704.28
    0:11:38  291326.5      0.45     651.0       0.0 sqrtln1/B_delta_sq_s25_reg[52]/D   -662.60
    0:11:40  291904.5      0.45     651.0       0.0 sqrtln1/B_delta_sq_s28_reg[33]/D   -620.91
    0:11:41  292481.5      0.45     651.0       0.0 sqrtln1/B_delta_sq_s210_reg[14]/D   -579.40
    0:11:42  293053.5      0.45     651.0       0.0 sqrtln1/fpmul_sqrtln_m21/mres_q_reg[97]/D   -538.75
    0:11:44  293630.5      0.45     651.0       0.0 sqrtln1/A_s11_reg[12]/D     -497.99
    0:11:46  294210.5      0.45     651.2       0.0 sin1/b_s411_reg[41]/D       -455.81
    0:11:47  294788.5      0.45     651.2       0.0 sin1/b_s48_reg[40]/D        -414.12
    0:11:48  295365.5      0.45     651.2       0.0 sin1/b_s45_reg[40]/D        -372.61
    0:11:50  295943.5      0.45     651.2       0.0 sin1/b_s42_reg[39]/D        -330.92
    0:11:51  296520.5      0.45     651.2       0.0 sin1/C_s25_reg[36]/D        -289.41
    0:11:52  297098.5      0.45     651.2       0.0 sin1/C_s22_reg[32]/D        -247.72
    0:11:54  297675.5      0.45     651.2       0.0 sin1/C_s18_reg[29]/D        -206.21
    0:11:55  298253.5      0.45     651.2       0.0 sin1/C_s15_reg[25]/D        -164.52
    0:11:57  298830.5      0.45     651.2       0.0 sin1/C_s12_reg[22]/D        -123.01
    0:11:59  299310.0      0.45     652.9       0.0 sqrtln1/fpadd_sqrtln_a32/expR_old_q_reg[5]/D    -88.00
    0:12:00  299835.5      0.45     654.0       0.0 sqrtln1/fpadd_sqrtln_a41/fractA_q_reg[76]/D    -49.88
    0:12:02  300404.0      0.45     654.1       0.0 sqrtln1/fpadd_sqrtln_a41/signres_2_q_reg/D     -8.01
    0:12:06  300518.0      0.45     654.1       0.0                               -0.01
    0:12:34  280192.5      0.46     500.3       0.0                            -1073.29
    0:12:34  280192.5      0.46     500.3       0.0                            -1073.29
Loaded alib file './alib-52/tc240c.db_NOMIN25.alib'
    0:12:38  280215.0      0.44     499.8       0.0 sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG1863_S2/D  -1073.35
    0:12:39  280280.0      0.43     497.3       0.0                            -1073.35
    0:12:49  281226.5      0.42     489.2       0.0                            -1073.35
    0:12:53  281645.0      0.42     504.0       0.0 sqrtln1/fpmul_sqrtln_m11/mres_2_q_reg[112]/D  -1046.81
    0:12:55  282046.0      0.42     504.5       0.0 sqrtln1/fpmul_sqrtln_m13/vishal2/clk_r_REG690_S4/D  -1021.63
    0:12:56  282461.0      0.42     504.5       0.0 sqrtln1/fpmul_sqrtln_m13/vishal2/clk_r_REG794_S4/D   -995.78
    0:12:58  282904.5      0.42     504.5       0.0 sqrtln1/fpmul_sqrtln_m11/vishal2/clk_r_REG1751_S2/D   -969.75
    0:12:59  283345.0      0.42     504.7       0.0 sqrtln1/fpmul_sqrtln_m12/vishal2/clk_r_REG1928_S2/D   -943.59
    0:13:01  283757.5      0.42     505.2       0.0 sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG2294_S2/D   -917.94
    0:13:02  284185.5      0.42     505.2       0.0 sqrtln1/fpmul_sqrtln_m12/vishal1/clk_r_REG1907_S3/D   -891.48
    0:13:03  284622.5      0.42     505.4       0.0 sqrtln1/fpmul_sqrtln_m12/vishal1/clk_r_REG2096_S3/D   -865.05
    0:13:06  285066.0      0.42     509.3       0.0 sqrtln1/fpmul_sqrtln_m11/expres_piped2_reg[9]/D   -837.55
    0:13:11  285515.5      0.42     517.2       0.0 sqrtln1/fpmul_sqrtln_m11/mres_q_reg[83]/D   -812.35
    0:13:13  285970.0      0.42     517.3       0.0 sqrtln1/fpmul_sqrtln_m12/expres_2_piped1_reg[6]/D   -786.33
    0:13:14  286410.0      0.42     519.6       0.0 sqrtln1/fpmul_sqrtln_m21/mres_2_q_reg[145]/D   -763.16
    0:13:16  286851.0      0.42     519.6       0.0 sqrtln1/fpadd_sqrtln_a31/fractA_q3_reg[75]/D   -736.32
    0:13:18  287264.5      0.42     521.6       0.0 sqrtln1/fpmul_sqrtln_m11/fractC_piped2_reg[42]/D   -714.31
    0:13:19  287719.5      0.42     521.6       0.0 sqrtln1/fpmul_sqrtln_m13/expres_2_piped4_reg[7]/D   -687.81
    0:13:20  288174.5      0.42     521.6       0.0 sqrtln1/A_s10_reg[51]/D     -661.52
    0:13:22  288629.5      0.42     521.6       0.0 sqrtln1/A_s8_reg[28]/D      -635.14
    0:13:23  289084.5      0.42     521.6       0.0 sqrtln1/A_s5_reg[5]/D       -608.85
    0:13:24  289539.5      0.42     521.6       0.0 sqrtln1/D_s3_reg[45]/D      -582.48
    0:13:26  289994.5      0.42     521.6       0.0 sqrtln1/D_s10_reg[23]/D     -556.19
    0:13:27  290449.5      0.42     521.6       0.0 sqrtln1/D_s8_reg[0]/D       -529.81
    0:13:28  290904.5      0.42     521.6       0.0 sqrtln1/D_s3_s22_reg[47]/D   -503.52
    0:13:30  291359.5      0.42     521.6       0.0 sqrtln1/D_s3_s21_reg[24]/D   -477.15
    0:13:31  291814.5      0.42     521.6       0.0 sqrtln1/D_s3_s28_reg[2]/D   -450.86
    0:13:32  292270.5      0.42     521.6       0.0 sqrtln1/C_delta_s26_reg[43]/D   -424.39
    0:13:33  292725.5      0.42     521.6       0.0 sqrtln1/C_delta_s24_reg[20]/D   -398.01
    0:13:35  293181.5      0.42     521.6       0.0 sqrtln1/B_delta_sq_s22_reg[61]/D   -371.54
    0:13:36  293636.5      0.42     521.6       0.0 sqrtln1/B_delta_sq_s29_reg[39]/D   -345.25
    0:13:37  294091.5      0.42     521.6       0.0 sqrtln1/B_delta_sq_s27_reg[16]/D   -318.87
    0:13:39  294541.5      0.42     521.6       0.0 sqrtln1/fpmul_sqrtln_m13/mres_q_reg[74]/D   -293.10
    0:13:40  294996.5      0.42     521.8       0.0 sqrtln1/fpadd_sqrtln_a31/fractA_q2_reg[103]/D   -266.94
    0:13:41  295453.0      0.42     521.8       0.0 sin1/b_s410_reg[25]/D       -240.14
    0:13:43  295908.0      0.42     521.8       0.0 sin1/b_s46_reg[54]/D        -213.85
    0:13:44  296363.0      0.42     521.8       0.0 sin1/b_s43_reg[18]/D        -187.47
    0:13:45  296818.0      0.42     521.8       0.0 sin1/C_s25_reg[44]/D        -161.18
    0:13:47  297273.0      0.42     521.8       0.0 sin1/C_s22_reg[5]/D         -134.81
    0:13:48  297728.0      0.42     521.8       0.0 sin1/C_s17_reg[30]/D        -108.52
    0:13:49  298183.0      0.42     521.8       0.0 sin1/C_s13_reg[54]/D         -82.14
    0:13:51  298591.0      0.42     523.6       0.0 sqrtln1/fpadd_sqrtln_a32/fractA_q_reg[60]/D    -58.13
    0:13:53  299006.0      0.42     523.7       0.0 sqrtln1/fpadd_sqrtln_a32/fractA_q2_reg[93]/D    -33.53
    0:13:55  299411.5      0.42     525.1       0.0 sqrtln1/fpadd_sqrtln_a41/fractA_q2_reg[71]/D    -11.60
    0:13:57  299610.5      0.42     525.1       0.0                                0.00

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                             MIN DELAY
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            COST   
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:13:57  299610.5      0.42     525.1       0.0                                0.00
    0:14:02  298883.0      0.42     525.8       0.0                              -50.16
    0:14:34  298471.0      0.41     549.4       0.0                              -50.81


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                             MIN DELAY
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            COST   
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:14:34  298471.0      0.41     549.4       0.0                              -50.81
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
  Global Optimization (Phase 48)
  Global Optimization (Phase 49)
  Global Optimization (Phase 50)
  Global Optimization (Phase 51)
  Global Optimization (Phase 52)
  Global Optimization (Phase 53)
  Global Optimization (Phase 54)
  Global Optimization (Phase 55)
  Global Optimization (Phase 56)
  Global Optimization (Phase 57)
  Global Optimization (Phase 58)
  Global Optimization (Phase 59)
  Global Optimization (Phase 60)
  Global Optimization (Phase 61)
  Global Optimization (Phase 62)
  Global Optimization (Phase 63)
  Global Optimization (Phase 64)
  Global Optimization (Phase 65)
  Global Optimization (Phase 66)
  Global Optimization (Phase 67)
  Global Optimization (Phase 68)
  Global Optimization (Phase 69)
  Global Optimization (Phase 70)
  Global Optimization (Phase 71)
  Global Optimization (Phase 72)
  Global Optimization (Phase 73)
    0:16:17  269354.5      0.36     418.8       0.0 sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2107_S2/D  -1782.92
    0:16:18  269364.0      0.36     418.5       0.0                            -1782.92
    0:16:22  269563.5      0.36     416.0       0.0                            -1782.92
    0:16:28  270210.5      0.36     453.7       0.0 sqrtln1/fpmul_sqrtln_m11/mres_2_q_reg[130]/D  -1738.56
    0:16:30  270790.5      0.36     453.7       0.0 sqrtln1/fpmul_sqrtln_m12/fractC_piped4_reg[11]/D  -1698.27
    0:16:31  271339.0      0.36     454.2       0.0 sqrtln1/fpmul_sqrtln_m13/expres_2_piped2_reg[1]/D  -1660.33
    0:16:33  271922.5      0.36     456.3       0.0 sqrtln1/C_delta_s211_reg[3]/D  -1619.66
    0:16:35  272457.0      0.36     458.1       0.0 sqrtln1/fpadd_sqrtln_a31/resout_q_reg[51]/D  -1580.28
    0:16:36  273031.0      0.36     458.7       0.0 sqrtln1/fpmul_sqrtln_m12/fractC_piped2_reg[22]/D  -1541.09
    0:16:37  273609.0      0.36     458.7       0.0 sqrtln1/fpmul_sqrtln_m13/expres_2_piped4_reg[6]/D  -1499.15
    0:16:39  274185.0      0.36     458.7       0.0 sqrtln1/A_s4_reg[54]/D     -1457.75
    0:16:40  274763.0      0.36     458.7       0.0 sqrtln1/A_s7_reg[35]/D     -1416.07
    0:16:41  275340.0      0.36     458.7       0.0 sqrtln1/A_s9_reg[16]/D     -1374.56
    0:16:43  275918.0      0.36     458.7       0.0 sqrtln1/D_s2_reg[59]/D     -1332.87
    0:16:44  276495.0      0.36     458.7       0.0 sqrtln1/D_s4_reg[40]/D     -1291.36
    0:16:46  277073.0      0.36     458.7       0.0 sqrtln1/D_s7_reg[21]/D     -1249.67
    0:16:47  277650.0      0.36     458.7       0.0 sqrtln1/D_s9_reg[2]/D      -1208.16
    0:16:49  278228.0      0.36     458.7       0.0 sqrtln1/D_s3_s29_reg[53]/D  -1166.47
    0:16:50  278805.0      0.36     458.7       0.0 sqrtln1/D_s3_s22_reg[33]/D  -1124.96
    0:16:51  279383.0      0.36     458.7       0.0 sqrtln1/D_s3_s25_reg[14]/D  -1083.27
    0:16:53  279960.0      0.36     458.7       0.0 sqrtln1/C_delta_s28_reg[59]/D  -1041.72
    0:16:54  280537.0      0.36     458.7       0.0 sqrtln1/C_delta_s210_reg[40]/D  -1000.14
    0:16:55  281114.0      0.36     458.7       0.0 sqrtln1/C_delta_s22_reg[20]/D   -958.63
    0:16:57  281692.0      0.36     458.7       0.0 sqrtln1/C_delta_s25_reg[1]/D   -916.94
    0:16:58  282269.0      0.36     458.7       0.0 sqrtln1/B_delta_sq_s28_reg[46]/D   -875.39
    0:16:59  282846.0      0.36     458.7       0.0 sqrtln1/B_delta_sq_s210_reg[27]/D   -833.81
    0:17:01  283423.0      0.36     458.7       0.0 sqrtln1/B_delta_sq_s22_reg[7]/D   -792.30
    0:17:02  283993.0      0.36     458.7       0.0 sqrtln1/fpmul_sqrtln_m21/expres_2_q_reg[8]/D   -752.39
    0:17:04  284574.5      0.36     458.9       0.0 sqrtln1/fpadd_sqrtln_a32/fractA_q2_reg[71]/D   -710.46
    0:17:06  285080.0      0.36     463.5       0.0 sqrtln1/fpadd_sqrtln_a32/fractA_q_reg[83]/D   -674.25
    0:17:07  285626.5      0.36     466.0       0.0 sqrtln1/fpadd_sqrtln_a31/ied_2_q_reg[4]/D   -637.01
    0:17:13  286227.5      0.36     471.4       0.0 sin1/pushout_s19_reg/D      -595.34
    0:17:14  286682.5      0.36     471.4       0.0 sin1/b_s48_reg[36]/D        -569.61
    0:17:15  287137.5      0.36     471.4       0.0 sin1/b_s45_reg[0]/D         -543.81
    0:17:17  287592.5      0.36     471.4       0.0 sin1/C_s111_reg[28]/D       -518.08
    0:17:18  288047.5      0.36     471.4       0.0 sin1/C_s23_reg[52]/D        -492.28
    0:17:19  288502.5      0.36     471.4       0.0 sin1/C_s19_reg[14]/D        -466.54
    0:17:21  288957.5      0.36     471.4       0.0 sin1/C_s15_reg[38]/D        -440.74
    0:17:22  289412.5      0.36     471.4       0.0 sin1/C_s12_reg[0]/D         -415.01
    0:17:24  289966.5      0.36     475.4       0.0 sqrtln1/fpadd_sqrtln_a41/fractA_q2_reg[76]/D   -376.58
    0:17:25  290534.0      0.36     475.3       0.0 sqrtln1/fpmul_sqrtln_m11/vishal1/clk_r_REG1807_S2/D   -336.17
    0:17:27  291093.0      0.36     475.4       0.0 sqrtln1/fpmul_sqrtln_m11/vishal2/clk_r_REG1636_S4/D   -296.76
    0:17:28  291655.0      0.36     475.4       0.0 sqrtln1/fpmul_sqrtln_m12/vishal1/clk_r_REG1806_S4/D   -257.44
    0:17:29  292220.0      0.36     475.4       0.0 sqrtln1/fpmul_sqrtln_m12/vishal1/clk_r_REG2092_S3/D   -217.50
    0:17:31  292785.0      0.36     476.5       0.0 sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG1925_S4/D   -178.12
    0:17:33  293332.5      0.36     477.5       0.0 sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2385_S3/D   -137.73
    0:17:35  293873.5      0.36     477.4       0.0 sqrtln1/fpmul_sqrtln_m13/vishal2/clk_r_REG773_S3/D    -99.53
    0:17:36  294423.5      0.36     477.5       0.0 sqrtln1/fpmul_sqrtln_m21/vishal1/clk_r_REG2691_S2/D    -61.02
    0:17:37  294986.0      0.36     477.5       0.0 sqrtln1/fpmul_sqrtln_m21/vishal2/clk_r_REG792_S2/D    -21.40
    0:17:39  295309.5      0.36     471.2       0.0                               -0.00
    0:17:41  295373.0      0.36     462.0       0.0                               -0.00
    0:17:43  295462.0      0.36     449.5       0.0                               -0.28
    0:17:45  295517.5      0.36     431.3       0.0                               -0.56
    0:17:47  295609.5      0.36     418.8       0.0                               -0.83
    0:17:49  295688.5      0.36     411.9       0.0                               -1.46
    0:17:52  295778.5      0.36     401.1       0.0                               -1.80
    0:17:54  295861.0      0.36     397.8       0.0                               -2.18
    0:17:55  295861.0      0.36     397.8       0.0                               -2.18
    0:17:56  295861.0      0.36     397.8       0.0                               -2.18
    0:17:56  295861.0      0.36     397.8       0.0                               -2.18
    0:17:56  295861.0      0.36     397.8       0.0                               -2.18
    0:17:57  295861.0      0.36     397.8       0.0                               -2.18
    0:17:57  295861.0      0.36     397.8       0.0                               -2.18
    0:17:58  295860.5      0.36     397.8       0.0                               -2.18
    0:17:58  295860.5      0.36     397.8       0.0                               -2.18
    0:18:02  296089.5      0.35     398.2       0.0                               -2.18
    0:18:02  296089.5      0.35     398.2       0.0                               -2.18
    0:18:14  296665.5      0.31     393.7       0.0                               -2.28
    0:18:14  296665.5      0.31     393.7       0.0                               -2.28
    0:18:15  296665.5      0.31     393.7       0.0                               -2.28
    0:18:15  296665.5      0.31     393.7       0.0                               -2.28
    0:18:15  296665.5      0.31     393.7       0.0                               -2.28
    0:18:15  296665.5      0.31     393.7       0.0                               -2.28
    0:18:16  296665.5      0.31     393.7       0.0                               -2.28
Loading db file '/apps/toshiba/sjsu/synopsys/tc240c/tc240c.db_NOMIN25'

  Optimization Complete
  ---------------------
Warning: Design 'randist' contains 3 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'sqrtln1/net1129268': 7769 load(s), 1 driver(s)
     Net 'sin1/n1691': 1740 load(s), 1 driver(s)
     Net 'Norm2/clk': 15515 load(s), 1 driver(s), 5 inout(s)
1
create_clock clk -name clk -period 4.54545454545
Information: Building the design 'fpmul'. (HDL-193)
Warning: Cannot find the design 'fpmul' in the library 'WORK'. (LBR-1)
Information: Building the design 'fpadd'. (HDL-193)
Warning: Cannot find the design 'fpadd' in the library 'WORK'. (LBR-1)
Warning: Unable to resolve reference 'fpmul' in 'randist'. (LINK-5)
Warning: Unable to resolve reference 'fpmul' in 'sin_top'. (LINK-5)
Warning: Unable to resolve reference 'fpadd' in 'sin_top'. (LINK-5)
Warning: Design 'randist' has '3' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
update_timing
Warning: Design 'randist' has '3' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
Warning: Design 'randist' contains 3 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
1
report_timing -max_paths 5
Warning: Design 'randist' has '3' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 5
Design : randist
Version: I-2013.12-SP5
Date   : Wed Apr 20 15:51:45 2016
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: NOMIN25   Library: tc240c
Wire Load Model Mode: top

  Startpoint: sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2330_S1
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2106_S2
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2330_S1/CP (CFD1QX4)
                                                          0.00 #     0.00 r
  sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2330_S1/Q (CFD1QX4)
                                                          0.28       0.28 f
  sqrtln1/fpmul_sqrtln_m13/vishal1/U4917/Z (CIVX4)        0.06       0.33 r
  sqrtln1/fpmul_sqrtln_m13/vishal1/U4240/Z (CND2X2)       0.07       0.41 f
  sqrtln1/fpmul_sqrtln_m13/vishal1/U3839/Z (CMX2GX1)      0.22       0.62 f
  sqrtln1/fpmul_sqrtln_m13/vishal1/U486/Z (CIVX1)         0.06       0.68 r
  sqrtln1/fpmul_sqrtln_m13/vishal1/U233/Z (CND2X2)        0.06       0.74 f
  sqrtln1/fpmul_sqrtln_m13/vishal1/U351/Z (CND2X2)        0.06       0.80 r
  sqrtln1/fpmul_sqrtln_m13/vishal1/U5932/Z (CENX2)        0.14       0.93 r
  sqrtln1/fpmul_sqrtln_m13/vishal1/U5940/Z (CND2X1)       0.11       1.04 f
  sqrtln1/fpmul_sqrtln_m13/vishal1/U2014/Z (CND2X2)       0.07       1.11 r
  sqrtln1/fpmul_sqrtln_m13/vishal1/U22/Z (CENX2)          0.15       1.26 r
  sqrtln1/fpmul_sqrtln_m13/vishal1/U21/Z (CENX2)          0.17       1.43 r
  sqrtln1/fpmul_sqrtln_m13/vishal1/U362/Z (CENX2)         0.17       1.60 r
  sqrtln1/fpmul_sqrtln_m13/vishal1/U492/Z (CENX2)         0.17       1.76 r
  sqrtln1/fpmul_sqrtln_m13/vishal1/U4122/Z (CENX2)        0.16       1.92 r
  sqrtln1/fpmul_sqrtln_m13/vishal1/U6372/S (CFA1X1)       0.36       2.28 f
  sqrtln1/fpmul_sqrtln_m13/vishal1/U6368/Z (CND2XL)       0.10       2.38 r
  sqrtln1/fpmul_sqrtln_m13/vishal1/U10265/Z (CND3X1)      0.11       2.49 f
  sqrtln1/fpmul_sqrtln_m13/vishal1/U10266/Z (CND2IX1)     0.13       2.62 f
  sqrtln1/fpmul_sqrtln_m13/vishal1/U10271/Z (CND2X2)      0.05       2.67 r
  sqrtln1/fpmul_sqrtln_m13/vishal1/U10279/Z (CND2X2)      0.06       2.73 f
  sqrtln1/fpmul_sqrtln_m13/vishal1/U10291/Z (CND2X2)      0.05       2.77 r
  sqrtln1/fpmul_sqrtln_m13/vishal1/U10300/Z (CND3X2)      0.08       2.85 f
  sqrtln1/fpmul_sqrtln_m13/vishal1/U10606/Z (CND2XL)      0.05       2.90 r
  sqrtln1/fpmul_sqrtln_m13/vishal1/U10608/Z (CND3XL)      0.11       3.01 f
  sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2106_S2/D (CFD1QX2)
                                                          0.00       3.01 f
  data arrival time                                                  3.01

  clock clk (rise edge)                                   4.55       4.55
  clock network delay (ideal)                             0.00       4.55
  clock uncertainty                                      -0.25       4.30
  sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2106_S2/CP (CFD1QX2)
                                                          0.00       4.30 r
  library setup time                                     -0.23       4.07
  data required time                                                 4.07
  --------------------------------------------------------------------------
  data required time                                                 4.07
  data arrival time                                                 -3.01
  --------------------------------------------------------------------------
  slack (MET)                                                        1.05


  Startpoint: sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2521_S1
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2107_S2
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2521_S1/CP (CFD1X2)
                                                          0.00 #     0.00 r
  sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2521_S1/Q (CFD1X2)
                                                          0.33       0.33 f
  sqrtln1/fpmul_sqrtln_m13/vishal1/U2131/Z (CND2X2)       0.04       0.37 r
  sqrtln1/fpmul_sqrtln_m13/vishal1/U4444/Z (COND1X1)      0.10       0.47 f
  sqrtln1/fpmul_sqrtln_m13/vishal1/U2132/Z (CNR2X2)       0.07       0.54 r
  sqrtln1/fpmul_sqrtln_m13/vishal1/U2126/Z (CEO3X2)       0.45       0.99 f
  sqrtln1/fpmul_sqrtln_m13/vishal1/U504/Z (COND1X2)       0.10       1.10 r
  sqrtln1/fpmul_sqrtln_m13/vishal1/U503/Z (CND2X2)        0.08       1.18 f
  sqrtln1/fpmul_sqrtln_m13/vishal1/U5898/S (CFA1X1)       0.37       1.55 r
  sqrtln1/fpmul_sqrtln_m13/vishal1/U693/Z (CEO3X1)        0.41       1.96 f
  sqrtln1/fpmul_sqrtln_m13/vishal1/U5337/Z (CEO3X2)       0.19       2.15 r
  sqrtln1/fpmul_sqrtln_m13/vishal1/U6178/Z (CIVX2)        0.05       2.20 f
  sqrtln1/fpmul_sqrtln_m13/vishal1/U26/Z (CND2X2)         0.04       2.24 r
  sqrtln1/fpmul_sqrtln_m13/vishal1/U24/Z (COND3X1)        0.14       2.38 f
  sqrtln1/fpmul_sqrtln_m13/vishal1/U6184/Z (CNR2X2)       0.10       2.48 r
  sqrtln1/fpmul_sqrtln_m13/vishal1/U10293/Z (CND2X2)      0.08       2.56 f
  sqrtln1/fpmul_sqrtln_m13/vishal1/U10296/Z (CNR3X2)      0.14       2.70 r
  sqrtln1/fpmul_sqrtln_m13/vishal1/U10297/Z (CND3X2)      0.11       2.81 f
  sqrtln1/fpmul_sqrtln_m13/vishal1/U10300/Z (CND3X2)      0.06       2.87 r
  sqrtln1/fpmul_sqrtln_m13/vishal1/U10301/Z (CENXL)       0.15       3.03 r
  sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2107_S2/D (CFD1QX2)
                                                          0.00       3.03 r
  data arrival time                                                  3.03

  clock clk (rise edge)                                   4.55       4.55
  clock network delay (ideal)                             0.00       4.55
  clock uncertainty                                      -0.25       4.30
  sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2107_S2/CP (CFD1QX2)
                                                          0.00       4.30 r
  library setup time                                     -0.21       4.08
  data required time                                                 4.08
  --------------------------------------------------------------------------
  data required time                                                 4.08
  data arrival time                                                 -3.03
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2100_S1
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG1943_S2
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2100_S1/CP (CFD1QX4)
                                                          0.00 #     0.00 r
  sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2100_S1/Q (CFD1QX4)
                                                          0.33       0.33 r
  sqrtln1/fpmul_sqrtln_m13/vishal1/U2113/Z (CND2X1)       0.11       0.45 f
  sqrtln1/fpmul_sqrtln_m13/vishal1/U5403/Z (CNR2X2)       0.12       0.56 r
  sqrtln1/fpmul_sqrtln_m13/vishal1/U1073/Z0 (CIVDX4)      0.15       0.72 f
  sqrtln1/fpmul_sqrtln_m13/vishal1/U7776/Z (CMXI2X1)      0.11       0.83 r
  sqrtln1/fpmul_sqrtln_m13/vishal1/U1058/Z (CANR1XL)      0.14       0.97 f
  sqrtln1/fpmul_sqrtln_m13/vishal1/U9326/CO (CFA1X1)      0.26       1.22 f
  sqrtln1/fpmul_sqrtln_m13/vishal1/U9341/CO (CFA1X1)      0.26       1.48 f
  sqrtln1/fpmul_sqrtln_m13/vishal1/U9388/CO (CFA1X1)      0.29       1.77 f
  sqrtln1/fpmul_sqrtln_m13/vishal1/U10343/CO (CFA1X1)     0.28       2.05 f
  sqrtln1/fpmul_sqrtln_m13/vishal1/U10346/S (CFA1X1)      0.37       2.42 r
  sqrtln1/fpmul_sqrtln_m13/vishal1/U4503/Z (CENX1)        0.16       2.57 r
  sqrtln1/fpmul_sqrtln_m13/vishal1/U10361/Z (CENX1)       0.19       2.76 r
  sqrtln1/fpmul_sqrtln_m13/vishal1/U3484/Z (CND2IXL)      0.14       2.90 r
  sqrtln1/fpmul_sqrtln_m13/vishal1/U10568/Z (CND2X1)      0.08       2.98 f
  sqrtln1/fpmul_sqrtln_m13/vishal1/U10569/Z (CND2X1)      0.06       3.04 r
  sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG1943_S2/D (CFD1QX1)
                                                          0.00       3.04 r
  data arrival time                                                  3.04

  clock clk (rise edge)                                   4.55       4.55
  clock network delay (ideal)                             0.00       4.55
  clock uncertainty                                      -0.25       4.30
  sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG1943_S2/CP (CFD1QX1)
                                                          0.00       4.30 r
  library setup time                                     -0.20       4.09
  data required time                                                 4.09
  --------------------------------------------------------------------------
  data required time                                                 4.09
  data arrival time                                                 -3.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2154_S1
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG1849_S2
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2154_S1/CP (CFD1QX4)
                                                          0.00 #     0.00 r
  sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2154_S1/Q (CFD1QX4)
                                                          0.29       0.29 r
  sqrtln1/fpmul_sqrtln_m13/vishal1/U5406/Z (CENX2)        0.14       0.43 r
  sqrtln1/fpmul_sqrtln_m13/vishal1/U308/Z (CND2X4)        0.11       0.54 f
  sqrtln1/fpmul_sqrtln_m13/vishal1/U307/Z (CNR2IX4)       0.13       0.67 r
  sqrtln1/fpmul_sqrtln_m13/vishal1/U8275/Z (CMX2XL)       0.21       0.88 r
  sqrtln1/fpmul_sqrtln_m13/vishal1/U8276/Z (CMX2GX2)      0.07       0.95 f
  sqrtln1/fpmul_sqrtln_m13/vishal1/U8340/S (CFA1X1)       0.41       1.35 r
  sqrtln1/fpmul_sqrtln_m13/vishal1/U3151/Z (CENX2)        0.15       1.51 r
  sqrtln1/fpmul_sqrtln_m13/vishal1/U3152/Z (CENX2)        0.17       1.68 r
  sqrtln1/fpmul_sqrtln_m13/vishal1/U2364/Z (CENX1)        0.21       1.88 r
  sqrtln1/fpmul_sqrtln_m13/vishal1/U8304/Z (CENX2)        0.17       2.06 r
  sqrtln1/fpmul_sqrtln_m13/vishal1/U8357/S (CFA1X1)       0.37       2.43 f
  sqrtln1/fpmul_sqrtln_m13/vishal1/U8305/Z (COND1X1)      0.09       2.52 r
  sqrtln1/fpmul_sqrtln_m13/vishal1/U8306/Z (CND2X2)       0.10       2.62 f
  sqrtln1/fpmul_sqrtln_m13/vishal1/U4298/Z (CENX2)        0.15       2.77 f
  sqrtln1/fpmul_sqrtln_m13/vishal1/U4037/Z (CENX2)        0.14       2.91 f
  sqrtln1/fpmul_sqrtln_m13/vishal1/U983/Z (CND2IX1)       0.11       3.02 f
  sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG1849_S2/D (CFD1QX2)
                                                          0.00       3.02 f
  data arrival time                                                  3.02

  clock clk (rise edge)                                   4.55       4.55
  clock network delay (ideal)                             0.00       4.55
  clock uncertainty                                      -0.25       4.30
  sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG1849_S2/CP (CFD1QX2)
                                                          0.00       4.30 r
  library setup time                                     -0.22       4.07
  data required time                                                 4.07
  --------------------------------------------------------------------------
  data required time                                                 4.07
  data arrival time                                                 -3.02
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2072_S1
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG1843_S2
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2072_S1/CP (CFD1QX2)
                                                          0.00 #     0.00 r
  sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG2072_S1/Q (CFD1QX2)
                                                          0.30       0.30 f
  sqrtln1/fpmul_sqrtln_m13/vishal1/U5351/Z (CENX2)        0.15       0.45 f
  sqrtln1/fpmul_sqrtln_m13/vishal1/U5352/Z (CND2X2)       0.07       0.52 r
  sqrtln1/fpmul_sqrtln_m13/vishal1/U4346/Z (CIVX3)        0.07       0.59 f
  sqrtln1/fpmul_sqrtln_m13/vishal1/U6859/Z (CIVX2)        0.09       0.68 r
  sqrtln1/fpmul_sqrtln_m13/vishal1/U3389/Z (CMX2GXL)      0.35       1.03 r
  sqrtln1/fpmul_sqrtln_m13/vishal1/U7931/Z (CENX1)        0.24       1.26 r
  sqrtln1/fpmul_sqrtln_m13/vishal1/U7932/Z (CENX2)        0.18       1.44 r
  sqrtln1/fpmul_sqrtln_m13/vishal1/U7933/Z (COND1X2)      0.11       1.56 f
  sqrtln1/fpmul_sqrtln_m13/vishal1/U7935/Z (CND2X2)       0.06       1.61 r
  sqrtln1/fpmul_sqrtln_m13/vishal1/U8307/S (CFA1X1)       0.35       1.97 f
  sqrtln1/fpmul_sqrtln_m13/vishal1/U8488/S (CFA1X1)       0.42       2.38 r
  sqrtln1/fpmul_sqrtln_m13/vishal1/U10431/Z (CEN3X2)      0.26       2.64 r
  sqrtln1/fpmul_sqrtln_m13/vishal1/U10432/Z (CIVX2)       0.05       2.69 f
  sqrtln1/fpmul_sqrtln_m13/vishal1/U4237/Z (CND2X2)       0.04       2.74 r
  sqrtln1/fpmul_sqrtln_m13/vishal1/U10572/Z (CIVXL)       0.04       2.78 f
  sqrtln1/fpmul_sqrtln_m13/vishal1/U2450/Z (CANR1XL)      0.13       2.91 r
  sqrtln1/fpmul_sqrtln_m13/vishal1/U2059/Z (CND2XL)       0.10       3.02 f
  sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG1843_S2/D (CFD1QX2)
                                                          0.00       3.02 f
  data arrival time                                                  3.02

  clock clk (rise edge)                                   4.55       4.55
  clock network delay (ideal)                             0.00       4.55
  clock uncertainty                                      -0.25       4.30
  sqrtln1/fpmul_sqrtln_m13/vishal1/clk_r_REG1843_S2/CP (CFD1QX2)
                                                          0.00       4.30 r
  library setup time                                     -0.22       4.07
  data required time                                                 4.07
  --------------------------------------------------------------------------
  data required time                                                 4.07
  data arrival time                                                 -3.02
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


1
write -hierarchy -format verilog -output randist_gates.v
Warning: Design 'randist' has '3' unresolved references. For more detailed information, use the "link" command. (UID-341)
Writing verilog file '/home/go/gond4288/287_project/randist_final/randist_gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 414 nets to module sqrtln_top using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 45 nets to module randist using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
quit

Thank you...
