<<<<<<< HEAD
Warnings in file C:\Users\Bryce\Desktop\wordle\wordle4\source\beta.luc:
    Line 78, Column 23 : The signal "control_unit.regfile_rb" is wider than "r.read_address_b" and the most significant bits will be dropped
    Line 76, Column 22 : The signal "control_unit.regfile_write_address" is wider than "r.write_address" and the most significant bits will be dropped
    Line 77, Column 23 : The signal "control_unit.regfile_ra" is wider than "r.read_address_a" and the most significant bits will be dropped
Warnings in file C:\Users\Bryce\Desktop\wordle\wordle4\source\panel_controller.luc:
=======
Warnings in file C:\Users\CompStruct\Desktop\wordle\wordle4\source\au_top.luc:
    Line 65, Column 29 : The signal "keyboard_controller.out" is wider than "betaCPU.keyboard_input" and the most significant bits will be dropped
Warnings in file C:\Users\CompStruct\Desktop\wordle\wordle4\source\panel_controller.luc:
>>>>>>> 81d1d9559e6e53b259c73dd88862c923e336802b
    Line 3, Column 4 : "rst" was never used
Warnings in file C:\Users\CompStruct\Desktop\wordle\wordle4\source\regfile.luc:
    Line 140, Column 31 : The signal "data" is wider than "oka_mode.d" and the most significant bits will be dropped
    Line 96, Column 40 : The signal "data" is wider than "guess_1_letter_1.d" and the most significant bits will be dropped
    Line 97, Column 40 : The signal "data" is wider than "guess_1_letter_2.d" and the most significant bits will be dropped
    Line 98, Column 40 : The signal "data" is wider than "guess_1_letter_3.d" and the most significant bits will be dropped
    Line 99, Column 40 : The signal "data" is wider than "guess_1_letter_4.d" and the most significant bits will be dropped
    Line 101, Column 38 : The signal "data" is wider than "guess_2_letter_1.d" and the most significant bits will be dropped
    Line 102, Column 38 : The signal "data" is wider than "guess_2_letter_2.d" and the most significant bits will be dropped
    Line 103, Column 38 : The signal "data" is wider than "guess_2_letter_3.d" and the most significant bits will be dropped
    Line 104, Column 38 : The signal "data" is wider than "guess_2_letter_4.d" and the most significant bits will be dropped
    Line 106, Column 38 : The signal "data" is wider than "guess_3_letter_1.d" and the most significant bits will be dropped
    Line 107, Column 38 : The signal "data" is wider than "guess_3_letter_2.d" and the most significant bits will be dropped
    Line 108, Column 38 : The signal "data" is wider than "guess_3_letter_3.d" and the most significant bits will be dropped
    Line 109, Column 38 : The signal "data" is wider than "guess_3_letter_4.d" and the most significant bits will be dropped
    Line 111, Column 38 : The signal "data" is wider than "guess_4_letter_1.d" and the most significant bits will be dropped
    Line 112, Column 38 : The signal "data" is wider than "guess_4_letter_2.d" and the most significant bits will be dropped
    Line 113, Column 38 : The signal "data" is wider than "guess_4_letter_3.d" and the most significant bits will be dropped
    Line 114, Column 38 : The signal "data" is wider than "guess_4_letter_4.d" and the most significant bits will be dropped
    Line 116, Column 36 : The signal "data" is wider than "input_letter_1.d" and the most significant bits will be dropped
    Line 117, Column 36 : The signal "data" is wider than "input_letter_2.d" and the most significant bits will be dropped
    Line 118, Column 36 : The signal "data" is wider than "input_letter_3.d" and the most significant bits will be dropped
    Line 119, Column 36 : The signal "data" is wider than "input_letter_4.d" and the most significant bits will be dropped
    Line 121, Column 23 : The signal "data" is wider than "i.d" and the most significant bits will be dropped
    Line 122, Column 23 : The signal "data" is wider than "j.d" and the most significant bits will be dropped
    Line 123, Column 23 : The signal "data" is wider than "k.d" and the most significant bits will be dropped
    Line 125, Column 38 : The signal "data" is wider than "correct_letter_1.d" and the most significant bits will be dropped
    Line 126, Column 38 : The signal "data" is wider than "correct_letter_2.d" and the most significant bits will be dropped
    Line 127, Column 38 : The signal "data" is wider than "correct_letter_3.d" and the most significant bits will be dropped
    Line 129, Column 37 : The signal "data" is wider than "correct_letter_4.d" and the most significant bits will be dropped
    Line 131, Column 33 : The signal "data" is wider than "num_correct.d" and the most significant bits will be dropped
    Line 132, Column 31 : The signal "data" is wider than "input_ctr.d" and the most significant bits will be dropped
    Line 133, Column 29 : The signal "data" is wider than "input_i.d" and the most significant bits will be dropped
    Line 134, Column 31 : The signal "data" is wider than "correct_k.d" and the most significant bits will be dropped
    Line 136, Column 24 : The signal "data" is wider than "g.d" and the most significant bits will be dropped
    Line 137, Column 44 : The signal "data" is wider than "temp_guess_g_letter_i.d" and the most significant bits will be dropped
    Line 138, Column 43 : The signal "data" is wider than "temp_coloured_letter.d" and the most significant bits will be dropped
    Line 139, Column 33 : The signal "data" is wider than "word_index.d" and the most significant bits will be dropped
Warnings in file C:\Users\CompStruct\Desktop\wordle\wordle4\source\beta.luc:
    Line 115, Column 16 : The signal "control_unit.debugger3" is wider than "debugger3" and the most significant bits will be dropped
    Line 80, Column 22 : The signal "control_unit.regfile_write_address" is wider than "r.write_address" and the most significant bits will be dropped
    Line 81, Column 23 : The signal "control_unit.regfile_ra" is wider than "r.read_address_a" and the most significant bits will be dropped
    Line 82, Column 23 : The signal "control_unit.regfile_rb" is wider than "r.read_address_b" and the most significant bits will be dropped
    Line 113, Column 16 : The signal "control_unit.debugger1" is wider than "debugger1" and the most significant bits will be dropped
    Line 114, Column 16 : The signal "control_unit.debugger2" is wider than "debugger2" and the most significant bits will be dropped
Warnings in file C:\Users\CompStruct\Desktop\wordle\wordle4\source\buttons_controller.luc:
    Line 3, Column 4 : "rst" was never used
<<<<<<< HEAD
Warnings in file C:\Users\Bryce\Desktop\wordle\wordle4\source\game.luc:
    Line 656, Column 43 : The signal "regfile_out_b" is wider than "top_matrix4_letter_address" and the most significant bits will be dropped
    Line 168, Column 27 : The signal "regfile_out_a" is wider than "words_selector" and the most significant bits will be dropped
    Line 176, Column 27 : The signal "regfile_out_a" is wider than "words_selector" and the most significant bits will be dropped
    Line 184, Column 27 : The signal "regfile_out_a" is wider than "words_selector" and the most significant bits will be dropped
    Line 192, Column 27 : The signal "regfile_out_a" is wider than "words_selector" and the most significant bits will be dropped
    Line 271, Column 46 : The signal "regfile_out_b" is wider than "bottom_matrix1_letter_address" and the most significant bits will be dropped
    Line 274, Column 46 : The signal "regfile_out_b" is wider than "bottom_matrix2_letter_address" and the most significant bits will be dropped
    Line 277, Column 46 : The signal "regfile_out_b" is wider than "bottom_matrix3_letter_address" and the most significant bits will be dropped
    Line 280, Column 46 : The signal "regfile_out_b" is wider than "bottom_matrix4_letter_address" and the most significant bits will be dropped
    Line 575, Column 43 : The signal "regfile_out_b" is wider than "top_matrix1_letter_address" and the most significant bits will be dropped
    Line 579, Column 43 : The signal "regfile_out_b" is wider than "top_matrix1_letter_address" and the most significant bits will be dropped
    Line 583, Column 43 : The signal "regfile_out_b" is wider than "top_matrix1_letter_address" and the most significant bits will be dropped
    Line 587, Column 43 : The signal "regfile_out_b" is wider than "top_matrix1_letter_address" and the most significant bits will be dropped
    Line 598, Column 43 : The signal "regfile_out_b" is wider than "top_matrix2_letter_address" and the most significant bits will be dropped
    Line 602, Column 43 : The signal "regfile_out_b" is wider than "top_matrix2_letter_address" and the most significant bits will be dropped
    Line 606, Column 43 : The signal "regfile_out_b" is wider than "top_matrix2_letter_address" and the most significant bits will be dropped
    Line 610, Column 43 : The signal "regfile_out_b" is wider than "top_matrix2_letter_address" and the most significant bits will be dropped
    Line 621, Column 43 : The signal "regfile_out_b" is wider than "top_matrix3_letter_address" and the most significant bits will be dropped
    Line 625, Column 43 : The signal "regfile_out_b" is wider than "top_matrix3_letter_address" and the most significant bits will be dropped
    Line 629, Column 43 : The signal "regfile_out_b" is wider than "top_matrix3_letter_address" and the most significant bits will be dropped
    Line 633, Column 43 : The signal "regfile_out_b" is wider than "top_matrix3_letter_address" and the most significant bits will be dropped
    Line 644, Column 43 : The signal "regfile_out_b" is wider than "top_matrix4_letter_address" and the most significant bits will be dropped
    Line 648, Column 43 : The signal "regfile_out_b" is wider than "top_matrix4_letter_address" and the most significant bits will be dropped
    Line 652, Column 43 : The signal "regfile_out_b" is wider than "top_matrix4_letter_address" and the most significant bits will be dropped
Warnings in file C:\Users\Bryce\Desktop\wordle\wordle4\source\regfile.luc:
    Line 136, Column 33 : The signal "data" is wider than "word_index.d" and the most significant bits will be dropped
    Line 93, Column 38 : The signal "data" is wider than "guess_1_letter_1.d" and the most significant bits will be dropped
    Line 94, Column 38 : The signal "data" is wider than "guess_1_letter_2.d" and the most significant bits will be dropped
    Line 95, Column 38 : The signal "data" is wider than "guess_1_letter_3.d" and the most significant bits will be dropped
    Line 96, Column 38 : The signal "data" is wider than "guess_1_letter_4.d" and the most significant bits will be dropped
    Line 98, Column 38 : The signal "data" is wider than "guess_2_letter_1.d" and the most significant bits will be dropped
    Line 99, Column 38 : The signal "data" is wider than "guess_2_letter_2.d" and the most significant bits will be dropped
    Line 100, Column 38 : The signal "data" is wider than "guess_2_letter_3.d" and the most significant bits will be dropped
    Line 101, Column 38 : The signal "data" is wider than "guess_2_letter_4.d" and the most significant bits will be dropped
    Line 103, Column 38 : The signal "data" is wider than "guess_3_letter_1.d" and the most significant bits will be dropped
    Line 104, Column 38 : The signal "data" is wider than "guess_3_letter_2.d" and the most significant bits will be dropped
    Line 105, Column 38 : The signal "data" is wider than "guess_3_letter_3.d" and the most significant bits will be dropped
    Line 106, Column 38 : The signal "data" is wider than "guess_3_letter_4.d" and the most significant bits will be dropped
    Line 108, Column 38 : The signal "data" is wider than "guess_4_letter_1.d" and the most significant bits will be dropped
    Line 109, Column 38 : The signal "data" is wider than "guess_4_letter_2.d" and the most significant bits will be dropped
    Line 110, Column 38 : The signal "data" is wider than "guess_4_letter_3.d" and the most significant bits will be dropped
    Line 111, Column 38 : The signal "data" is wider than "guess_4_letter_4.d" and the most significant bits will be dropped
    Line 113, Column 36 : The signal "data" is wider than "input_letter_1.d" and the most significant bits will be dropped
    Line 114, Column 36 : The signal "data" is wider than "input_letter_2.d" and the most significant bits will be dropped
    Line 115, Column 36 : The signal "data" is wider than "input_letter_3.d" and the most significant bits will be dropped
    Line 116, Column 36 : The signal "data" is wider than "input_letter_4.d" and the most significant bits will be dropped
    Line 118, Column 23 : The signal "data" is wider than "i.d" and the most significant bits will be dropped
    Line 119, Column 23 : The signal "data" is wider than "j.d" and the most significant bits will be dropped
    Line 120, Column 23 : The signal "data" is wider than "k.d" and the most significant bits will be dropped
    Line 128, Column 33 : The signal "data" is wider than "num_correct.d" and the most significant bits will be dropped
    Line 129, Column 31 : The signal "data" is wider than "input_ctr.d" and the most significant bits will be dropped
    Line 130, Column 29 : The signal "data" is wider than "input_i.d" and the most significant bits will be dropped
    Line 131, Column 31 : The signal "data" is wider than "correct_k.d" and the most significant bits will be dropped
    Line 133, Column 24 : The signal "data" is wider than "g.d" and the most significant bits will be dropped
    Line 134, Column 44 : The signal "data" is wider than "temp_guess_g_letter_i.d" and the most significant bits will be dropped
    Line 135, Column 43 : The signal "data" is wider than "temp_coloured_letter.d" and the most significant bits will be dropped
Warnings in file C:\Users\Bryce\Desktop\wordle\wordle4\source\au_top.luc:
    Line 101, Column 29 : The signal "keyboard_controller.out" is wider than "betaCPU.keyboard_input" and the most significant bits will be dropped
    Line 92, Column 4 : "panel_debugger" was never used
=======
Warnings in file C:\Users\CompStruct\Desktop\wordle\wordle4\source\game.luc:
    Line 325, Column 46 : The signal "regfile_out_b" is wider than "bottom_matrix4_letter_address" and the most significant bits will be dropped
    Line 272, Column 27 : The signal "regfile_out_a" is wider than "words_selector" and the most significant bits will be dropped
    Line 282, Column 27 : The signal "regfile_out_a" is wider than "words_selector" and the most significant bits will be dropped
    Line 290, Column 27 : The signal "regfile_out_a" is wider than "words_selector" and the most significant bits will be dropped
    Line 298, Column 27 : The signal "regfile_out_a" is wider than "words_selector" and the most significant bits will be dropped
    Line 316, Column 46 : The signal "regfile_out_b" is wider than "bottom_matrix1_letter_address" and the most significant bits will be dropped
    Line 319, Column 46 : The signal "regfile_out_b" is wider than "bottom_matrix2_letter_address" and the most significant bits will be dropped
    Line 322, Column 46 : The signal "regfile_out_b" is wider than "bottom_matrix3_letter_address" and the most significant bits will be dropped
>>>>>>> 81d1d9559e6e53b259c73dd88862c923e336802b
Starting Vivado...

****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source {C:\Users\CompStruct\Desktop\wordle\wordle4\work\project.tcl}
# set projDir "C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado"
# set projName "wordle4"
# set topName top
# set device xc7a35tftg256-1
# if {[file exists "$projDir/$projName"]} { file delete -force "$projDir/$projName" }
# create_project $projName "$projDir/$projName" -part $device
# set_property design_mode RTL [get_filesets sources_1]
<<<<<<< HEAD
# set verilogSources [list "C:/Users/Bryce/Desktop/wordle/wordle4/work/verilog/au_top_0.v" "C:/Users/Bryce/Desktop/wordle/wordle4/work/verilog/reset_conditioner_1.v" "C:/Users/Bryce/Desktop/wordle/wordle4/work/verilog/beta_2.v" "C:/Users/Bryce/Desktop/wordle/wordle4/work/verilog/buttons_controller_3.v" "C:/Users/Bryce/Desktop/wordle/wordle4/work/verilog/panel_controller_4.v" "C:/Users/Bryce/Desktop/wordle/wordle4/work/verilog/alu_5.v" "C:/Users/Bryce/Desktop/wordle/wordle4/work/verilog/game_6.v" "C:/Users/Bryce/Desktop/wordle/wordle4/work/verilog/regfile_7.v" "C:/Users/Bryce/Desktop/wordle/wordle4/work/verilog/matrix_controller_8.v" "C:/Users/Bryce/Desktop/wordle/wordle4/work/verilog/words_9.v" "C:/Users/Bryce/Desktop/wordle/wordle4/work/verilog/button_10.v" "C:/Users/Bryce/Desktop/wordle/wordle4/work/verilog/adder_11.v" "C:/Users/Bryce/Desktop/wordle/wordle4/work/verilog/compare_12.v" "C:/Users/Bryce/Desktop/wordle/wordle4/work/verilog/boolean_13.v" "C:/Users/Bryce/Desktop/wordle/wordle4/work/verilog/shifter_14.v" "C:/Users/Bryce/Desktop/wordle/wordle4/work/verilog/matrix_15.v" "C:/Users/Bryce/Desktop/wordle/wordle4/work/verilog/button_conditioner_16.v" "C:/Users/Bryce/Desktop/wordle/wordle4/work/verilog/edge_detector_17.v" "C:/Users/Bryce/Desktop/wordle/wordle4/work/verilog/led_strip_writer_18.v" "C:/Users/Bryce/Desktop/wordle/wordle4/work/verilog/white_alphabets_19.v" "C:/Users/Bryce/Desktop/wordle/wordle4/work/verilog/yellow_alphabets_20.v" "C:/Users/Bryce/Desktop/wordle/wordle4/work/verilog/green_alphabets_21.v" "C:/Users/Bryce/Desktop/wordle/wordle4/work/verilog/pipeline_22.v" ]
=======
# set verilogSources [list "C:/Users/CompStruct/Desktop/wordle/wordle4/work/verilog/au_top_0.v" "C:/Users/CompStruct/Desktop/wordle/wordle4/work/verilog/reset_conditioner_1.v" "C:/Users/CompStruct/Desktop/wordle/wordle4/work/verilog/beta_2.v" "C:/Users/CompStruct/Desktop/wordle/wordle4/work/verilog/buttons_controller_3.v" "C:/Users/CompStruct/Desktop/wordle/wordle4/work/verilog/panel_controller_4.v" "C:/Users/CompStruct/Desktop/wordle/wordle4/work/verilog/alu_5.v" "C:/Users/CompStruct/Desktop/wordle/wordle4/work/verilog/game_6.v" "C:/Users/CompStruct/Desktop/wordle/wordle4/work/verilog/regfile_7.v" "C:/Users/CompStruct/Desktop/wordle/wordle4/work/verilog/matrix_controller_8.v" "C:/Users/CompStruct/Desktop/wordle/wordle4/work/verilog/pn_gen_9.v" "C:/Users/CompStruct/Desktop/wordle/wordle4/work/verilog/mini_words_10.v" "C:/Users/CompStruct/Desktop/wordle/wordle4/work/verilog/button_11.v" "C:/Users/CompStruct/Desktop/wordle/wordle4/work/verilog/adder_12.v" "C:/Users/CompStruct/Desktop/wordle/wordle4/work/verilog/compare_13.v" "C:/Users/CompStruct/Desktop/wordle/wordle4/work/verilog/boolean_14.v" "C:/Users/CompStruct/Desktop/wordle/wordle4/work/verilog/shifter_15.v" "C:/Users/CompStruct/Desktop/wordle/wordle4/work/verilog/matrix_16.v" "C:/Users/CompStruct/Desktop/wordle/wordle4/work/verilog/button_conditioner_17.v" "C:/Users/CompStruct/Desktop/wordle/wordle4/work/verilog/edge_detector_18.v" "C:/Users/CompStruct/Desktop/wordle/wordle4/work/verilog/led_strip_writer_19.v" "C:/Users/CompStruct/Desktop/wordle/wordle4/work/verilog/white_alphabets_20.v" "C:/Users/CompStruct/Desktop/wordle/wordle4/work/verilog/pipeline_21.v" ]
>>>>>>> 81d1d9559e6e53b259c73dd88862c923e336802b
# import_files -fileset [get_filesets sources_1] -force -norecurse $verilogSources
# set xdcSources [list "C:/Users/CompStruct/Desktop/wordle/wordle4/work/constraint/alchitry.xdc" "C:/Users/CompStruct/Desktop/wordle/wordle4/constraint/au.xdc" ]
# read_xdc $xdcSources
# set_property STEPS.WRITE_BITSTREAM.ARGS.BIN_FILE true [get_runs impl_1]
# update_compile_order -fileset sources_1
<<<<<<< HEAD
# launch_runs -runs synth_1 -jobs 12

[Sat Apr 16 02:54:06 2022] Launched synth_1...
Run output will be captured here: C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.runs/synth_1/runme.log
# wait_on_run synth_1
[Sat Apr 16 02:54:06 2022] Waiting for synth_1 to finish...
=======
# launch_runs -runs synth_1 -jobs 8
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Sat Apr 16 01:35:42 2022] Launched synth_1...
Run output will be captured here: C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.runs/synth_1/runme.log
# wait_on_run synth_1
[Sat Apr 16 01:35:42 2022] Waiting for synth_1 to finish...

>>>>>>> 81d1d9559e6e53b259c73dd88862c923e336802b

*** Running vivado
    with args -log au_top_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source au_top_0.tcl



****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source au_top_0.tcl -notrace
Command: synth_design -top au_top_0 -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
<<<<<<< HEAD
INFO: [Synth 8-7075] Helper process launched with PID 46696
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 999.637 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'au_top_0' [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/au_top_0.v:7]
INFO: [Synth 8-6157] synthesizing module 'reset_conditioner_1' [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/reset_conditioner_1.v:11]
	Parameter STAGES bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'reset_conditioner_1' (1#1) [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/reset_conditioner_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'beta_2' [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/beta_2.v:7]
INFO: [Synth 8-6157] synthesizing module 'alu_5' [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/alu_5.v:7]
INFO: [Synth 8-6157] synthesizing module 'adder_11' [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/adder_11.v:7]
INFO: [Synth 8-6155] done synthesizing module 'adder_11' (2#1) [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/adder_11.v:7]
INFO: [Synth 8-6157] synthesizing module 'compare_12' [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/compare_12.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/compare_12.v:20]
INFO: [Synth 8-6155] done synthesizing module 'compare_12' (3#1) [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/compare_12.v:7]
INFO: [Synth 8-6157] synthesizing module 'boolean_13' [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/boolean_13.v:7]
INFO: [Synth 8-6155] done synthesizing module 'boolean_13' (4#1) [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/boolean_13.v:7]
INFO: [Synth 8-6157] synthesizing module 'shifter_14' [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/shifter_14.v:7]
INFO: [Synth 8-6155] done synthesizing module 'shifter_14' (5#1) [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/shifter_14.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/alu_5.v:89]
INFO: [Synth 8-6155] done synthesizing module 'alu_5' (6#1) [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/alu_5.v:7]
INFO: [Synth 8-6157] synthesizing module 'game_6' [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/game_6.v:7]
	Parameter RESET_TOP_DISPLAY_game_fsm bound to: 6'b000000 
	Parameter RESET_BOTTOM_DISPLAY_game_fsm bound to: 6'b000001 
	Parameter SET_INPUT_CTR_TO_0_game_fsm bound to: 6'b000010 
	Parameter SET_GUESS_CTR_TO_0_game_fsm bound to: 6'b000011 
	Parameter SET_NUM_CORRECT_INPUTS_TO_0_game_fsm bound to: 6'b000100 
	Parameter IDLE_game_fsm bound to: 6'b000101 
	Parameter RETRIEVE_INPUT_I_game_fsm bound to: 6'b000110 
	Parameter RETRIEVE_CORRECT_K_game_fsm bound to: 6'b000111 
	Parameter COMPARE_INPUT_I_WITH_CORRECT_K_game_fsm bound to: 6'b001000 
	Parameter COMPARE_K_EQUALS_3_AND_INCREMENT_game_fsm bound to: 6'b001001 
	Parameter CHECK_BUTTON_PRESSED_game_fsm bound to: 6'b001010 
	Parameter COMPARE_INPUT_CTR_EQUALS_3_game_fsm bound to: 6'b001011 
	Parameter COMPARE_INPUT_I_WITH_CORRECT_I_game_fsm bound to: 6'b001100 
	Parameter CLEAR_SET_INPUT_CTR_0_game_fsm bound to: 6'b001101 
	Parameter CLEAR_RESET_BOTTOM_DISPLAY_game_fsm bound to: 6'b001110 
	Parameter STORE_INPUT_game_fsm bound to: 6'b001111 
	Parameter INCREMENT_INPUT_CTR_game_fsm bound to: 6'b010000 
	Parameter PRINT_LETTER_TO_MATRIX_game_fsm bound to: 6'b010001 
	Parameter SET_I_TO_ZERO_game_fsm bound to: 6'b010010 
	Parameter SET_K_TO_ZERO_game_fsm bound to: 6'b010011 
	Parameter COMPARE_POSITIONS_K_AND_I_game_fsm bound to: 6'b010100 
	Parameter SET_TEMP_GUESS_G_LETTER_I_ADDR_WHITE_game_fsm bound to: 6'b010101 
	Parameter SET_TEMP_GUESS_G_LETTER_I_ADDR_GREEN_game_fsm bound to: 6'b010110 
	Parameter SET_TEMP_GUESS_G_LETTER_I_ADDR_YELLOW_game_fsm bound to: 6'b010111 
	Parameter SET_WHITE_LETTER_game_fsm bound to: 6'b011000 
	Parameter SET_GREEN_LETTER_game_fsm bound to: 6'b011001 
	Parameter SET_YELLOW_LETTER_game_fsm bound to: 6'b011010 
	Parameter SET_TEMP_COLOURED_LETTER_GREEN_game_fsm bound to: 6'b011011 
	Parameter SET_TEMP_COLOURED_LETTER_YELLOW_game_fsm bound to: 6'b011100 
	Parameter SET_TEMP_COLOURED_LETTER_WHITE_game_fsm bound to: 6'b011101 
	Parameter RESET_NUM_CORRECT_INPUTS_TO_0_game_fsm bound to: 6'b011110 
	Parameter INCREMENT_K_game_fsm bound to: 6'b011111 
	Parameter INCREMENT_NUM_CORRECT_game_fsm bound to: 6'b100000 
	Parameter COMPARE_NUM_CORRECT_EQUALS_3_game_fsm bound to: 6'b100001 
	Parameter COMPARE_I_EQUALS_3_AND_INCREMENT_game_fsm bound to: 6'b100010 
	Parameter INCREMENT_GUESS_CTR_game_fsm bound to: 6'b100011 
	Parameter COMPARE_GUESS_CTR_EQUALS_3_game_fsm bound to: 6'b100100 
	Parameter SHOW_TOP_DISPLAY_game_fsm bound to: 6'b100101 
	Parameter SHOW_TOP_DISPLAY_2_game_fsm bound to: 6'b100110 
	Parameter SHOW_TOP_DISPLAY_3_game_fsm bound to: 6'b100111 
	Parameter SHOW_TOP_DISPLAY_4_game_fsm bound to: 6'b101000 
	Parameter SET_CORRECT_WORD_game_fsm bound to: 6'b101001 
	Parameter SET_CORRECT_LETTER_1_game_fsm bound to: 6'b101010 
	Parameter SET_CORRECT_LETTER_2_game_fsm bound to: 6'b101011 
	Parameter SET_CORRECT_LETTER_3_game_fsm bound to: 6'b101100 
	Parameter SET_CORRECT_LETTER_4_game_fsm bound to: 6'b101101 
	Parameter LOSE_game_fsm bound to: 6'b101110 
	Parameter WIN_game_fsm bound to: 6'b101111 
	Parameter INPUT_CTR bound to: 5'b11100 
	Parameter INPUT_LETTER_1 bound to: 5'b10000 
	Parameter I bound to: 5'b10100 
	Parameter K bound to: 5'b10110 
	Parameter CORRECT_LETTER_1 bound to: 5'b10111 
	Parameter INPUT_I bound to: 5'b11101 
	Parameter CORRECT_K bound to: 5'b11110 
	Parameter G bound to: 6'b100000 
	Parameter GUESS_1_LETTER_1 bound to: 5'b00000 
	Parameter GUESS_2_LETTER_1 bound to: 5'b00100 
	Parameter GUESS_3_LETTER_1 bound to: 5'b01000 
	Parameter GUESS_4_LETTER_1 bound to: 5'b10000 
	Parameter TEMP_GUESS_G_LETTER_I_ADDR bound to: 6'b100001 
	Parameter TEMP_COLOURED_LETTER bound to: 6'b100010 
	Parameter NUM_CORRECT bound to: 5'b11011 
	Parameter CLEAR_SIGNAL bound to: 5'b11111 
	Parameter CHECK_SIGNAL bound to: 5'b11110 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/game_6.v:269]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/game_6.v:366]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/game_6.v:419]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/game_6.v:479]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/game_6.v:553]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/game_6.v:581]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/game_6.v:609]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/game_6.v:637]
INFO: [Synth 8-6155] done synthesizing module 'game_6' (7#1) [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/game_6.v:7]
INFO: [Synth 8-6157] synthesizing module 'regfile_7' [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/regfile_7.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/regfile_7.v:98]
INFO: [Synth 8-6155] done synthesizing module 'regfile_7' (8#1) [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/regfile_7.v:7]
INFO: [Synth 8-6157] synthesizing module 'matrix_controller_8' [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/matrix_controller_8.v:7]
INFO: [Synth 8-6157] synthesizing module 'matrix_15' [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/matrix_15.v:7]
INFO: [Synth 8-6157] synthesizing module 'led_strip_writer_18' [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/led_strip_writer_18.v:11]
	Parameter PIXEL_COUNT bound to: 5'b11001 
	Parameter SEND_PIXEL_state bound to: 1'b0 
	Parameter RESET_state bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'led_strip_writer_18' (9#1) [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/led_strip_writer_18.v:11]
INFO: [Synth 8-6157] synthesizing module 'white_alphabets_19' [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/white_alphabets_19.v:7]
INFO: [Synth 8-6155] done synthesizing module 'white_alphabets_19' (10#1) [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/white_alphabets_19.v:7]
INFO: [Synth 8-6157] synthesizing module 'yellow_alphabets_20' [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/yellow_alphabets_20.v:7]
INFO: [Synth 8-6155] done synthesizing module 'yellow_alphabets_20' (11#1) [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/yellow_alphabets_20.v:7]
INFO: [Synth 8-6157] synthesizing module 'green_alphabets_21' [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/green_alphabets_21.v:7]
INFO: [Synth 8-6155] done synthesizing module 'green_alphabets_21' (12#1) [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/green_alphabets_21.v:7]
INFO: [Synth 8-6155] done synthesizing module 'matrix_15' (13#1) [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/matrix_15.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/matrix_controller_8.v:75]
INFO: [Synth 8-6155] done synthesizing module 'matrix_controller_8' (14#1) [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/matrix_controller_8.v:7]
INFO: [Synth 8-6157] synthesizing module 'words_9' [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/words_9.v:7]
	Parameter INPUTS bound to: 20'b00010001100000110011 
INFO: [Synth 8-6155] done synthesizing module 'words_9' (15#1) [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/words_9.v:7]
INFO: [Synth 8-6155] done synthesizing module 'beta_2' (16#1) [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/beta_2.v:7]
INFO: [Synth 8-6157] synthesizing module 'buttons_controller_3' [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/buttons_controller_3.v:7]
INFO: [Synth 8-6157] synthesizing module 'button_10' [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/button_10.v:7]
INFO: [Synth 8-6157] synthesizing module 'button_conditioner_16' [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/button_conditioner_16.v:13]
	Parameter CLK_FREQ bound to: 26'b10111110101111000010000000 
	Parameter MIN_DELAY bound to: 5'b10100 
	Parameter NUM_SYNC bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'pipeline_22' [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/pipeline_22.v:11]
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_22' (17#1) [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/pipeline_22.v:11]
INFO: [Synth 8-6155] done synthesizing module 'button_conditioner_16' (18#1) [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/button_conditioner_16.v:13]
INFO: [Synth 8-6157] synthesizing module 'edge_detector_17' [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/edge_detector_17.v:12]
	Parameter RISE bound to: 1'b1 
	Parameter FALL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_17' (19#1) [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/edge_detector_17.v:12]
INFO: [Synth 8-6155] done synthesizing module 'button_10' (20#1) [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/button_10.v:7]
INFO: [Synth 8-6155] done synthesizing module 'buttons_controller_3' (21#1) [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/buttons_controller_3.v:7]
INFO: [Synth 8-6157] synthesizing module 'panel_controller_4' [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/panel_controller_4.v:7]
INFO: [Synth 8-6155] done synthesizing module 'panel_controller_4' (22#1) [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/panel_controller_4.v:7]
INFO: [Synth 8-6155] done synthesizing module 'au_top_0' (23#1) [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/au_top_0.v:7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 999.637 ; gain = 0.000
=======
INFO: [Synth 8-7075] Helper process launched with PID 10432
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1247.012 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'au_top_0' [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/au_top_0.v:7]
INFO: [Synth 8-6157] synthesizing module 'reset_conditioner_1' [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/reset_conditioner_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'reset_conditioner_1' (1#1) [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/reset_conditioner_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'beta_2' [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/beta_2.v:7]
INFO: [Synth 8-6157] synthesizing module 'alu_5' [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/alu_5.v:7]
INFO: [Synth 8-6157] synthesizing module 'adder_12' [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/adder_12.v:7]
INFO: [Synth 8-6155] done synthesizing module 'adder_12' (2#1) [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/adder_12.v:7]
INFO: [Synth 8-6157] synthesizing module 'compare_13' [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/compare_13.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/compare_13.v:20]
INFO: [Synth 8-6155] done synthesizing module 'compare_13' (3#1) [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/compare_13.v:7]
INFO: [Synth 8-6157] synthesizing module 'boolean_14' [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/boolean_14.v:7]
INFO: [Synth 8-6155] done synthesizing module 'boolean_14' (4#1) [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/boolean_14.v:7]
INFO: [Synth 8-6157] synthesizing module 'shifter_15' [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/shifter_15.v:7]
INFO: [Synth 8-6155] done synthesizing module 'shifter_15' (5#1) [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/shifter_15.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/alu_5.v:89]
INFO: [Synth 8-6155] done synthesizing module 'alu_5' (6#1) [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/alu_5.v:7]
INFO: [Synth 8-6157] synthesizing module 'game_6' [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/game_6.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/game_6.v:309]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/game_6.v:406]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/game_6.v:459]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/game_6.v:521]
INFO: [Synth 8-6155] done synthesizing module 'game_6' (7#1) [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/game_6.v:7]
INFO: [Synth 8-6157] synthesizing module 'regfile_7' [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/regfile_7.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/regfile_7.v:100]
WARNING: [Synth 8-151] case item 7'b1000000 is unreachable [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/regfile_7.v:216]
WARNING: [Synth 8-151] case item 7'b1000001 is unreachable [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/regfile_7.v:219]
WARNING: [Synth 8-151] case item 7'b1000010 is unreachable [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/regfile_7.v:222]
WARNING: [Synth 8-151] case item 7'b1000011 is unreachable [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/regfile_7.v:225]
WARNING: [Synth 8-151] case item 7'b1000000 is unreachable [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/regfile_7.v:333]
WARNING: [Synth 8-151] case item 7'b1000001 is unreachable [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/regfile_7.v:336]
WARNING: [Synth 8-151] case item 7'b1000010 is unreachable [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/regfile_7.v:339]
WARNING: [Synth 8-151] case item 7'b1000011 is unreachable [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/regfile_7.v:342]
WARNING: [Synth 8-6014] Unused sequential element M_guess_1_letter_1_q_reg was removed.  [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/regfile_7.v:452]
WARNING: [Synth 8-6014] Unused sequential element M_guess_1_letter_2_q_reg was removed.  [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/regfile_7.v:453]
WARNING: [Synth 8-6014] Unused sequential element M_guess_1_letter_3_q_reg was removed.  [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/regfile_7.v:454]
WARNING: [Synth 8-6014] Unused sequential element M_guess_1_letter_4_q_reg was removed.  [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/regfile_7.v:455]
INFO: [Synth 8-6155] done synthesizing module 'regfile_7' (8#1) [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/regfile_7.v:7]
INFO: [Synth 8-6157] synthesizing module 'matrix_controller_8' [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/matrix_controller_8.v:7]
INFO: [Synth 8-6157] synthesizing module 'matrix_16' [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/matrix_16.v:7]
INFO: [Synth 8-6157] synthesizing module 'led_strip_writer_19' [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/led_strip_writer_19.v:11]
INFO: [Synth 8-6155] done synthesizing module 'led_strip_writer_19' (9#1) [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/led_strip_writer_19.v:11]
INFO: [Synth 8-6157] synthesizing module 'white_alphabets_20' [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/white_alphabets_20.v:7]
INFO: [Synth 8-6155] done synthesizing module 'white_alphabets_20' (10#1) [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/white_alphabets_20.v:7]
INFO: [Synth 8-6155] done synthesizing module 'matrix_16' (11#1) [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/matrix_16.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/matrix_controller_8.v:75]
INFO: [Synth 8-6155] done synthesizing module 'matrix_controller_8' (12#1) [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/matrix_controller_8.v:7]
INFO: [Synth 8-6157] synthesizing module 'pn_gen_9' [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/pn_gen_9.v:11]
INFO: [Synth 8-6155] done synthesizing module 'pn_gen_9' (13#1) [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/pn_gen_9.v:11]
INFO: [Synth 8-6157] synthesizing module 'mini_words_10' [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/mini_words_10.v:7]
INFO: [Synth 8-6155] done synthesizing module 'mini_words_10' (14#1) [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/mini_words_10.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/beta_2.v:200]
INFO: [Synth 8-6155] done synthesizing module 'beta_2' (15#1) [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/beta_2.v:7]
INFO: [Synth 8-6157] synthesizing module 'buttons_controller_3' [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/buttons_controller_3.v:7]
INFO: [Synth 8-6157] synthesizing module 'button_11' [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/button_11.v:7]
INFO: [Synth 8-6157] synthesizing module 'button_conditioner_17' [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/button_conditioner_17.v:13]
INFO: [Synth 8-6157] synthesizing module 'pipeline_21' [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/pipeline_21.v:11]
INFO: [Synth 8-6155] done synthesizing module 'pipeline_21' (16#1) [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/pipeline_21.v:11]
INFO: [Synth 8-6155] done synthesizing module 'button_conditioner_17' (17#1) [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/button_conditioner_17.v:13]
INFO: [Synth 8-6157] synthesizing module 'edge_detector_18' [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/edge_detector_18.v:12]
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_18' (18#1) [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/edge_detector_18.v:12]
INFO: [Synth 8-6155] done synthesizing module 'button_11' (19#1) [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/button_11.v:7]
INFO: [Synth 8-6155] done synthesizing module 'buttons_controller_3' (20#1) [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/buttons_controller_3.v:7]
INFO: [Synth 8-6157] synthesizing module 'panel_controller_4' [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/panel_controller_4.v:7]
INFO: [Synth 8-6155] done synthesizing module 'panel_controller_4' (21#1) [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/panel_controller_4.v:7]
WARNING: [Synth 8-6014] Unused sequential element M_panel_debugger_q_reg was removed.  [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/au_top_0.v:113]
INFO: [Synth 8-6155] done synthesizing module 'au_top_0' (22#1) [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/au_top_0.v:7]
WARNING: [Synth 8-3917] design au_top_0 has port io_led[23] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[15] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[7] driven by constant 0
WARNING: [Synth 8-7129] Port rst in module panel_controller_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module buttons_controller_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[15] in module regfile_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[14] in module regfile_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[13] in module regfile_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[12] in module regfile_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[11] in module regfile_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port random_number_out[31] in module game_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port random_number_out[30] in module game_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port random_number_out[29] in module game_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port random_number_out[28] in module game_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port random_number_out[27] in module game_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port random_number_out[26] in module game_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port random_number_out[25] in module game_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port random_number_out[24] in module game_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port random_number_out[23] in module game_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port random_number_out[22] in module game_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port random_number_out[21] in module game_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port random_number_out[20] in module game_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port random_number_out[19] in module game_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port random_number_out[18] in module game_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port random_number_out[17] in module game_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port random_number_out[16] in module game_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port random_number_out[15] in module game_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port random_number_out[14] in module game_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port random_number_out[13] in module game_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port random_number_out[12] in module game_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port random_number_out[11] in module game_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port random_number_out[10] in module game_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port random_number_out[9] in module game_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[15] in module shifter_15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[14] in module shifter_15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[13] in module shifter_15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[12] in module shifter_15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[11] in module shifter_15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[10] in module shifter_15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[9] in module shifter_15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[8] in module shifter_15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[7] in module shifter_15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[6] in module shifter_15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[5] in module shifter_15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[4] in module shifter_15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[5] in module shifter_15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[4] in module shifter_15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[5] in module boolean_14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[4] in module boolean_14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[5] in module compare_13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[4] in module compare_13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[3] in module compare_13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[0] in module compare_13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[5] in module adder_12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[4] in module adder_12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[3] in module adder_12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[2] in module adder_12 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1247.012 ; gain = 0.000
>>>>>>> 81d1d9559e6e53b259c73dd88862c923e336802b
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
<<<<<<< HEAD
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 999.637 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 999.637 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.161 . Memory (MB): peak = 999.637 ; gain = 0.000
=======
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1247.012 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1247.012 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.068 . Memory (MB): peak = 1247.012 ; gain = 0.000
>>>>>>> 81d1d9559e6e53b259c73dd88862c923e336802b
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/CompStruct/Desktop/wordle/wordle4/work/constraint/alchitry.xdc]
Finished Parsing XDC File [C:/Users/CompStruct/Desktop/wordle/wordle4/work/constraint/alchitry.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/CompStruct/Desktop/wordle/wordle4/work/constraint/alchitry.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/CompStruct/Desktop/wordle/wordle4/constraint/au.xdc]
Finished Parsing XDC File [C:/Users/CompStruct/Desktop/wordle/wordle4/constraint/au.xdc]
Completed Processing XDC Constraints

<<<<<<< HEAD
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1009.266 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1009.266 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1009.266 ; gain = 9.629
=======
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1260.762 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1260.762 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1260.762 ; gain = 13.750
>>>>>>> 81d1d9559e6e53b259c73dd88862c923e336802b
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
<<<<<<< HEAD
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1009.266 ; gain = 9.629
=======
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1260.762 ; gain = 13.750
>>>>>>> 81d1d9559e6e53b259c73dd88862c923e336802b
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
<<<<<<< HEAD
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1009.266 ; gain = 9.629
=======
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1260.762 ; gain = 13.750
>>>>>>> 81d1d9559e6e53b259c73dd88862c923e336802b
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'M_game_fsm_q_reg' in module 'game_6'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
<<<<<<< HEAD
SET_CORRECT_WORD_game_fsm | 000000000000000000000000000000000000000001 |                           101001
SET_CORRECT_LETTER_1_game_fsm | 000000000000000000000000000000000000000010 |                           101010
SET_CORRECT_LETTER_2_game_fsm | 000000000000000000000000000000000000000100 |                           101011
SET_CORRECT_LETTER_3_game_fsm | 000000000000000000000000000000000000001000 |                           101100
SET_CORRECT_LETTER_4_game_fsm | 000000000000000000000000000000000000010000 |                           101101
RESET_NUM_CORRECT_INPUTS_TO_0_game_fsm | 000000000000000000000000000000000000100000 |                           011110
SET_GUESS_CTR_TO_0_game_fsm | 000000000000000000000000000000000001000000 |                           000011
RESET_TOP_DISPLAY_game_fsm | 000000000000000000000000000000000010000000 |                           000000
SET_INPUT_CTR_TO_0_game_fsm | 000000000000000000000000000000000100000000 |                           000010
RESET_BOTTOM_DISPLAY_game_fsm | 000000000000000000000000000000001000000000 |                           000001
           IDLE_game_fsm | 000000000000000000000000000000010000000000 |                           000101
CHECK_BUTTON_PRESSED_game_fsm | 000000000000000000000000000000100000000000 |                           001010
  SET_I_TO_ZERO_game_fsm | 000000000000000000000000000001000000000000 |                           010010
  SET_K_TO_ZERO_game_fsm | 000000000000000000000000000010000000000000 |                           010011
RETRIEVE_INPUT_I_game_fsm | 000000000000000000000000000100000000000000 |                           000110
RETRIEVE_CORRECT_K_game_fsm | 000000000000000000000000001000000000000000 |                           000111
COMPARE_INPUT_I_WITH_CORRECT_K_game_fsm | 000000000000000000000000010000000000000000 |                           001000
COMPARE_POSITIONS_K_AND_I_game_fsm | 000000000000000000000000100000000000000000 |                           010100
SET_TEMP_GUESS_G_LETTER_I_ADDR_GREEN_game_fsm | 000000000000000000000001000000000000000000 |                           010110
SET_TEMP_COLOURED_LETTER_GREEN_game_fsm | 000000000000000000000010000000000000000000 |                           011011
SET_GREEN_LETTER_game_fsm | 000000000000000000000100000000000000000000 |                           011001
INCREMENT_NUM_CORRECT_game_fsm | 000000000000000000001000000000000000000000 |                           100000
COMPARE_NUM_CORRECT_EQUALS_3_game_fsm | 000000000000000000010000000000000000000000 |                           100001
                  iSTATE | 000000000000000000100000000000000000000000 |                           101111
SET_TEMP_GUESS_G_LETTER_I_ADDR_YELLOW_game_fsm | 000000000000000001000000000000000000000000 |                           010111
SET_TEMP_COLOURED_LETTER_YELLOW_game_fsm | 000000000000000010000000000000000000000000 |                           011100
SET_YELLOW_LETTER_game_fsm | 000000000000000100000000000000000000000000 |                           011010
SET_TEMP_GUESS_G_LETTER_I_ADDR_WHITE_game_fsm | 000000000000001000000000000000000000000000 |                           010101
SET_TEMP_COLOURED_LETTER_WHITE_game_fsm | 000000000000010000000000000000000000000000 |                           011101
SET_WHITE_LETTER_game_fsm | 000000000000100000000000000000000000000000 |                           011000
COMPARE_K_EQUALS_3_AND_INCREMENT_game_fsm | 000000000001000000000000000000000000000000 |                           001001
COMPARE_I_EQUALS_3_AND_INCREMENT_game_fsm | 000000000010000000000000000000000000000000 |                           100010
SET_NUM_CORRECT_INPUTS_TO_0_game_fsm | 000000000100000000000000000000000000000000 |                           000100
SHOW_TOP_DISPLAY_game_fsm | 000000001000000000000000000000000000000000 |                           100101
SHOW_TOP_DISPLAY_2_game_fsm | 000000010000000000000000000000000000000000 |                           100110
SHOW_TOP_DISPLAY_3_game_fsm | 000000100000000000000000000000000000000000 |                           100111
SHOW_TOP_DISPLAY_4_game_fsm | 000001000000000000000000000000000000000000 |                           101000
INCREMENT_GUESS_CTR_game_fsm | 000010000000000000000000000000000000000000 |                           100011
COMPARE_GUESS_CTR_EQUALS_3_game_fsm | 000100000000000000000000000000000000000000 |                           100100
                 iSTATE0 | 001000000000000000000000000000000000000000 |                           101110
*
PRINT_LETTER_TO_MATRIX_game_fsm | 010000000000000000000000000000000000000000 |                           010001
INCREMENT_INPUT_CTR_game_fsm | 100000000000000000000000000000000000000000 |                           010000
=======
SET_OKA_MODE_TO_ZERO_game_fsm |                           000000 |                           000001
SET_GUESS_CTR_TO_0_game_fsm |                           000001 |                           000101
RESET_NUM_CORRECT_INPUTS_TO_0_game_fsm |                           000010 |                           100000
RESET_TOP_DISPLAY_game_fsm |                           000011 |                           000010
SET_INPUT_CTR_TO_0_game_fsm |                           000100 |                           000100
RESET_BOTTOM_DISPLAY_game_fsm |                           000101 |                           000011
           IDLE_game_fsm |                           000110 |                           000111
                  iSTATE |                           000111 |                           001111
*
CHECK_BUTTON_PRESSED_game_fsm |                           001000 |                           001100
  SET_I_TO_ZERO_game_fsm |                           001001 |                           010100
  SET_K_TO_ZERO_game_fsm |                           001010 |                           010101
RETRIEVE_INPUT_I_game_fsm |                           001011 |                           001000
RETRIEVE_CORRECT_K_game_fsm |                           001100 |                           001001
COMPARE_INPUT_I_WITH_CORRECT_K_game_fsm |                           001101 |                           001010
COMPARE_POSITIONS_K_AND_I_game_fsm |                           001110 |                           010110
SET_TEMP_GUESS_G_LETTER_I_ADDR_GREEN_game_fsm |                           001111 |                           011000
SET_TEMP_COLOURED_LETTER_GREEN_game_fsm |                           010000 |                           011101
SET_GREEN_LETTER_game_fsm |                           010001 |                           011011
INCREMENT_NUM_CORRECT_game_fsm |                           010010 |                           100010
COMPARE_NUM_CORRECT_EQUALS_3_game_fsm |                           010011 |                           100011
SET_TEMP_GUESS_G_LETTER_I_ADDR_YELLOW_game_fsm |                           010100 |                           011001
SET_TEMP_COLOURED_LETTER_YELLOW_game_fsm |                           010101 |                           011110
SET_YELLOW_LETTER_game_fsm |                           010110 |                           011100
SET_TEMP_GUESS_G_LETTER_I_ADDR_WHITE_game_fsm |                           010111 |                           010111
SET_TEMP_COLOURED_LETTER_WHITE_game_fsm |                           011000 |                           011111
SET_WHITE_LETTER_game_fsm |                           011001 |                           011010
COMPARE_K_EQUALS_3_AND_INCREMENT_game_fsm |                           011010 |                           001011
COMPARE_I_EQUALS_3_AND_INCREMENT_game_fsm |                           011011 |                           100100
SET_NUM_CORRECT_INPUTS_TO_0_game_fsm |                           011100 |                           000110
SHOW_TOP_DISPLAY_game_fsm |                           011101 |                           100111
INCREMENT_GUESS_CTR_game_fsm |                           011110 |                           100101
COMPARE_GUESS_CTR_EQUALS_3_game_fsm |                           011111 |                           100110
CHECK_IF_FIRST_INPUT_game_fsm |                           100000 |                           000000
SET_CORRECT_WORD_game_fsm |                           100001 |                           101000
PRINT_LETTER_TO_MATRIX_game_fsm |                           100010 |                           010011
INCREMENT_INPUT_CTR_game_fsm |                           100011 |                           010010
>>>>>>> 81d1d9559e6e53b259c73dd88862c923e336802b
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_game_fsm_q_reg' using encoding 'sequential' in module 'game_6'
---------------------------------------------------------------------------------
<<<<<<< HEAD
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1009.266 ; gain = 9.629
=======
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1260.762 ; gain = 13.750
>>>>>>> 81d1d9559e6e53b259c73dd88862c923e336802b
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   16 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 8     
	   2 Input    8 Bit       Adders := 2     
	   2 Input    7 Bit       Adders := 8     
	   2 Input    5 Bit       Adders := 16    
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
	   4 Input     32 Bit         XORs := 1     
	   2 Input     16 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               11 Bit    Registers := 1     
<<<<<<< HEAD
	                7 Bit    Registers := 33    
=======
	                7 Bit    Registers := 17    
>>>>>>> 81d1d9559e6e53b259c73dd88862c923e336802b
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 26    
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 5     
<<<<<<< HEAD
	                2 Bit    Registers := 12    
	                1 Bit    Registers := 20    
+---Muxes : 
	  41 Input   42 Bit        Muxes := 1     
	   2 Input   42 Bit        Muxes := 10    
	   4 Input   24 Bit        Muxes := 8     
	   2 Input   16 Bit        Muxes := 9     
	   4 Input   16 Bit        Muxes := 4     
	  41 Input   16 Bit        Muxes := 3     
	   6 Input   16 Bit        Muxes := 1     
	   8 Input   16 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 21    
	   6 Input    7 Bit        Muxes := 8     
	   4 Input    7 Bit        Muxes := 5     
	  41 Input    7 Bit        Muxes := 8     
	  41 Input    6 Bit        Muxes := 2     
	   2 Input    6 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 26    
	   4 Input    5 Bit        Muxes := 4     
	   3 Input    5 Bit        Muxes := 2     
	  41 Input    5 Bit        Muxes := 1     
	  10 Input    5 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 6     
	   4 Input    3 Bit        Muxes := 2     
	  41 Input    3 Bit        Muxes := 4     
	   2 Input    2 Bit        Muxes := 2     
	   4 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 125   
	   4 Input    1 Bit        Muxes := 10    
	   6 Input    1 Bit        Muxes := 8     
	  41 Input    1 Bit        Muxes := 2     
	  37 Input    1 Bit        Muxes := 36    
	   9 Input    1 Bit        Muxes := 1     
=======
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 1     
	   2 Input   20 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 9     
	   4 Input   16 Bit        Muxes := 4     
	  36 Input   16 Bit        Muxes := 3     
	   8 Input   16 Bit        Muxes := 2     
	   2 Input    9 Bit        Muxes := 1     
	  36 Input    8 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 2     
	   2 Input    7 Bit        Muxes := 4     
	   2 Input    6 Bit        Muxes := 15    
	  36 Input    6 Bit        Muxes := 4     
	   3 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 22    
	   6 Input    5 Bit        Muxes := 4     
	   4 Input    5 Bit        Muxes := 4     
	   3 Input    5 Bit        Muxes := 2     
	   5 Input    5 Bit        Muxes := 2     
	  36 Input    5 Bit        Muxes := 4     
	   2 Input    3 Bit        Muxes := 5     
	   4 Input    3 Bit        Muxes := 1     
	  36 Input    3 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 70    
	   6 Input    1 Bit        Muxes := 4     
	   5 Input    1 Bit        Muxes := 2     
	  36 Input    1 Bit        Muxes := 3     
	  38 Input    1 Bit        Muxes := 33    
>>>>>>> 81d1d9559e6e53b259c73dd88862c923e336802b
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP adder/add0, operation Mode is: A*B.
DSP Report: operator adder/add0 is absorbed into DSP adder/add0.
WARNING: [Synth 8-3917] design au_top_0 has port io_led[23] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[15] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[7] driven by constant 0
---------------------------------------------------------------------------------
<<<<<<< HEAD
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1009.266 ; gain = 9.629
=======
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1260.762 ; gain = 13.750
>>>>>>> 81d1d9559e6e53b259c73dd88862c923e336802b
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+--------------+------------+---------------+----------------+
|Module Name   | RTL Object | Depth x Width | Implemented As | 
+--------------+------------+---------------+----------------+
|mini_words_10 | out        | 512x20        | LUT            | 
|mini_words_10 | out        | 512x20        | LUT            | 
+--------------+------------+---------------+----------------+


DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|adder_12    | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
<<<<<<< HEAD
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1009.266 ; gain = 9.629
=======
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1260.762 ; gain = 13.750
>>>>>>> 81d1d9559e6e53b259c73dd88862c923e336802b
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
<<<<<<< HEAD
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_disable_timing i_0/i_0/i_892 -from I -to O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_disable_timing i_0/i_0/i_888 -from I0 -to O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_disable_timing i_0/i_0/i_888 -from I1 -to O'
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:34 ; elapsed = 00:01:35 . Memory (MB): peak = 1471.715 ; gain = 472.078
=======
      : betaCPUi_2/r/i_2/read_address_b[4]
      : betaCPUi_2/r/read_address_b[4]
      : betaCPUi_2/control_unit/regfile_rb[4]
      : betaCPUi_2/control_unit/i_0/regfile_rb[4]
      : betaCPUi_2/control_unit/i_0/alu_out[4]
      : betaCPUi_2/control_unit/alu_out[4]
      : betaCPUi_2/game_alu/alu[4]
      : betaCPUi_2/game_alu/i_0/alu[4]
      : betaCPUi_2/game_alu/i_0/b[4]
      : betaCPUi_2/game_alu/b[4]
      : betaCPUi_2/inputAlu_b_inferred/M_game_alu_b[4]
      : betaCPUi_2/inputAlu_b_inferred/out_b[4]
      : betaCPUi_2/r/out_b[4]
      : betaCPUi_2/r/i_2/out_b[4]
      : betaCPUi_2/r/i_2/read_address_b[3]
      : betaCPUi_2/r/read_address_b[3]
      : betaCPUi_2/control_unit/regfile_rb[3]
      : betaCPUi_2/control_unit/i_0/regfile_rb[3]
      : betaCPUi_2/control_unit/i_0/alu_out[3]
      : betaCPUi_2/control_unit/alu_out[3]
      : betaCPUi_2/game_alu/alu[3]
      : betaCPUi_2/game_alu/i_0/alu[3]
      : betaCPUi_2/game_alu/i_0/b[1]
      : betaCPUi_2/game_alu/b[1]
      : betaCPUi_2/inputAlu_b_inferred/M_game_alu_b[1]
      : betaCPUi_2/inputAlu_b_inferred/out_b[1]
      : betaCPUi_2/r/out_b[1]
      : betaCPUi_2/r/i_2/out_b[1]
      : betaCPUi_2/game_alu/i_0/b[1]
      : betaCPUi_2/game_alu/b[1]
      : betaCPUi_2/inputAlu_b_inferred/M_game_alu_b[1]
      : betaCPUi_2/inputAlu_b_inferred/out_b[1]
      : betaCPUi_2/r/out_b[1]
      : betaCPUi_2/r/i_2/out_b[1]
      : betaCPUi_2/r/i_2/read_address_b[2]
      : betaCPUi_2/r/read_address_b[2]
      : betaCPUi_2/control_unit/regfile_rb[2]
      : betaCPUi_2/control_unit/i_0/regfile_rb[2]
      : betaCPUi_2/control_unit/i_0/alu_out[2]
      : betaCPUi_2/control_unit/alu_out[2]
      : betaCPUi_2/game_alu/alu[2]
      : betaCPUi_2/game_alu/i_0/alu[2]
      : betaCPUi_2/control_unit/i_0/alu_out[2]
      : betaCPUi_2/control_unit/alu_out[2]
      : betaCPUi_2/game_alu/alu[2]
      : betaCPUi_2/game_alu/i_0/alu[2]
      : betaCPUi_2/game_alu/i_0/b[4]
      : betaCPUi_2/game_alu/b[4]
      : betaCPUi_2/inputAlu_b_inferred/M_game_alu_b[4]
      : betaCPUi_2/inputAlu_b_inferred/out_b[4]
      : betaCPUi_2/r/out_b[4]
      : betaCPUi_2/r/i_2/out_b[4]
      : betaCPUi_2/game_alu/i_0/b[4]
      : betaCPUi_2/game_alu/b[4]
      : betaCPUi_2/inputAlu_b_inferred/M_game_alu_b[4]
      : betaCPUi_2/inputAlu_b_inferred/out_b[4]
      : betaCPUi_2/r/out_b[4]
      : betaCPUi_2/r/i_2/out_b[4]
      : betaCPUi_2/r/i_2/read_address_b[2]
      : betaCPUi_2/r/read_address_b[2]
      : betaCPUi_2/control_unit/regfile_rb[2]
      : betaCPUi_2/control_unit/i_0/regfile_rb[2]
      : betaCPUi_2/control_unit/i_0/alu_out[0]
      : betaCPUi_2/control_unit/alu_out[0]
      : betaCPUi_2/game_alu/alu[0]
      : betaCPUi_2/game_alu/i_0/alu[0]
      : betaCPUi_2/control_unit/i_0/alu_out[3]
      : betaCPUi_2/control_unit/alu_out[3]
      : betaCPUi_2/game_alu/alu[3]
      : betaCPUi_2/game_alu/i_0/alu[3]
      : betaCPUi_2/game_alu/i_0/b[2]
      : betaCPUi_2/game_alu/b[2]
      : betaCPUi_2/inputAlu_b_inferred/M_game_alu_b[2]
      : betaCPUi_2/inputAlu_b_inferred/out_b[2]
      : betaCPUi_2/r/out_b[2]
      : betaCPUi_2/r/i_2/out_b[2]
      : betaCPUi_2/game_alu/i_0/b[2]
      : betaCPUi_2/game_alu/b[2]
      : betaCPUi_2/inputAlu_b_inferred/M_game_alu_b[2]
      : betaCPUi_2/inputAlu_b_inferred/out_b[2]
      : betaCPUi_2/r/out_b[2]
      : betaCPUi_2/r/i_2/out_b[2]
      : betaCPUi_2/r/i_2/read_address_b[0]
      : betaCPUi_2/r/read_address_b[0]
      : betaCPUi_2/control_unit/regfile_rb[0]
      : betaCPUi_2/control_unit/i_0/regfile_rb[0]
      : betaCPUi_2/control_unit/i_0/alu_out[4]
      : betaCPUi_2/control_unit/alu_out[4]
      : betaCPUi_2/game_alu/alu[4]
      : betaCPUi_2/game_alu/i_0/alu[4]
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_disable_timing betaCPUi_2/r/i_2/i_257 -from S -to Z'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_disable_timing betaCPUi_2/r/i_2/i_257 -from B -to Z'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_disable_timing betaCPUi_2/game_alu/i_0/i_24 -from I -to O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_disable_timing betaCPUi_2/game_alu/i_0/i_20 -from I -to O'
      : i_0/\betaCPU/r /i_2/read_address_b[4]
      : i_0/\betaCPU/r /read_address_b[4]
      : i_0/\betaCPU/control_unit /regfile_rb[4]
      : i_0/\betaCPU/control_unit /i_0/regfile_rb[4]
      : i_0/\betaCPU/control_unit /i_0/alu_out[4]
      : i_0/\betaCPU/control_unit /alu_out[4]
      : i_0/\betaCPU/game_alu /alu[4]
      : i_0/\betaCPU/game_alu /i_0/alu[4]
      : i_0/\betaCPU/game_alu /i_0/b[4]
      : i_0/\betaCPU/game_alu /b[4]
      : i_0/\betaCPU/inputAlu_b_inferred /M_game_alu_b[4]
      : i_0/\betaCPU/inputAlu_b_inferred /out_b[4]
      : i_0/\betaCPU/r /out_b[4]
      : i_0/\betaCPU/r /i_2/out_b[4]
      : i_0/\betaCPU/r /i_2/read_address_b[4]
      : i_0/\betaCPU/r /read_address_b[4]
      : i_0/\betaCPU/control_unit /regfile_rb[4]
      : i_0/\betaCPU/control_unit /i_0/regfile_rb[4]
      : i_0/\betaCPU/control_unit /i_0/alu_out[4]
      : i_0/\betaCPU/control_unit /alu_out[4]
      : i_0/\betaCPU/game_alu /alu[4]
      : i_0/\betaCPU/game_alu /i_0/alu[4]
      : i_0/\betaCPU/game_alu /i_0/b[0]
      : i_0/\betaCPU/game_alu /b[0]
      : i_0/\betaCPU/inputAlu_b_inferred /M_game_alu_b[0]
      : i_0/\betaCPU/inputAlu_b_inferred /out_b[0]
      : i_0/\betaCPU/r /out_b[0]
      : i_0/\betaCPU/r /i_2/out_b[0]
      : i_0/\betaCPU/game_alu /i_0/b[0]
      : i_0/\betaCPU/game_alu /b[0]
      : i_0/\betaCPU/inputAlu_b_inferred /M_game_alu_b[0]
      : i_0/\betaCPU/inputAlu_b_inferred /out_b[0]
      : i_0/\betaCPU/r /out_b[0]
      : i_0/\betaCPU/r /i_2/out_b[0]
      : i_0/\betaCPU/r /i_2/read_address_b[3]
      : i_0/\betaCPU/r /read_address_b[3]
      : i_0/\betaCPU/control_unit /regfile_rb[3]
      : i_0/\betaCPU/control_unit /i_0/regfile_rb[3]
      : i_0/\betaCPU/control_unit /i_0/alu_out[3]
      : i_0/\betaCPU/control_unit /alu_out[3]
      : i_0/\betaCPU/game_alu /alu[3]
      : i_0/\betaCPU/game_alu /i_0/alu[3]
      : i_0/\betaCPU/game_alu /i_0/b[1]
      : i_0/\betaCPU/game_alu /b[1]
      : i_0/\betaCPU/inputAlu_b_inferred /M_game_alu_b[1]
      : i_0/\betaCPU/inputAlu_b_inferred /out_b[1]
      : i_0/\betaCPU/r /out_b[1]
      : i_0/\betaCPU/r /i_2/out_b[1]
      : i_0/\betaCPU/r /i_2/read_address_b[2]
      : i_0/\betaCPU/r /read_address_b[2]
      : i_0/\betaCPU/control_unit /regfile_rb[2]
      : i_0/\betaCPU/control_unit /i_0/regfile_rb[2]
      : i_0/\betaCPU/control_unit /i_0/alu_out[2]
      : i_0/\betaCPU/control_unit /alu_out[2]
      : i_0/\betaCPU/game_alu /alu[2]
      : i_0/\betaCPU/game_alu /i_0/alu[2]
      : i_0/\betaCPU/control_unit /i_0/alu_out[2]
      : i_0/\betaCPU/control_unit /alu_out[2]
      : i_0/\betaCPU/game_alu /alu[2]
      : i_0/\betaCPU/game_alu /i_0/alu[2]
      : i_0/\betaCPU/r /i_2/read_address_b[2]
      : i_0/\betaCPU/r /read_address_b[2]
      : i_0/\betaCPU/control_unit /regfile_rb[2]
      : i_0/\betaCPU/control_unit /i_0/regfile_rb[2]
      : i_0/\betaCPU/control_unit /i_0/alu_out[0]
      : i_0/\betaCPU/control_unit /alu_out[0]
      : i_0/\betaCPU/game_alu /alu[0]
      : i_0/\betaCPU/game_alu /i_0/alu[0]
      : i_0/\betaCPU/control_unit /i_0/alu_out[3]
      : i_0/\betaCPU/control_unit /alu_out[3]
      : i_0/\betaCPU/game_alu /alu[3]
      : i_0/\betaCPU/game_alu /i_0/alu[3]
      : i_0/\betaCPU/game_alu /i_0/b[5]
      : i_0/\betaCPU/game_alu /b[5]
      : i_0/\betaCPU/inputAlu_b_inferred /M_game_alu_b[5]
      : i_0/\betaCPU/inputAlu_b_inferred /out_b[5]
      : i_0/\betaCPU/r /out_b[5]
      : i_0/\betaCPU/r /i_2/out_b[5]
      : i_0/\betaCPU/r /i_2/read_address_b[5]
      : i_0/\betaCPU/r /read_address_b[5]
      : i_0/\betaCPU/control_unit /regfile_rb[5]
      : i_0/\betaCPU/control_unit /i_0/regfile_rb[5]
      : i_0/\betaCPU/control_unit /i_0/alu_out[5]
      : i_0/\betaCPU/control_unit /alu_out[5]
      : i_0/\betaCPU/game_alu /alu[5]
      : i_0/\betaCPU/game_alu /i_0/alu[5]
      : i_0/\betaCPU/r /i_2/read_address_b[0]
      : i_0/\betaCPU/r /read_address_b[0]
      : i_0/\betaCPU/control_unit /regfile_rb[0]
      : i_0/\betaCPU/control_unit /i_0/regfile_rb[0]
      : i_0/\betaCPU/game_alu /i_0/b[2]
      : i_0/\betaCPU/game_alu /b[2]
      : i_0/\betaCPU/inputAlu_b_inferred /M_game_alu_b[2]
      : i_0/\betaCPU/inputAlu_b_inferred /out_b[2]
      : i_0/\betaCPU/r /out_b[2]
      : i_0/\betaCPU/r /i_2/out_b[2]
      : i_0/\betaCPU/control_unit /i_0/alu_out[4]
      : i_0/\betaCPU/control_unit /alu_out[4]
      : i_0/\betaCPU/game_alu /alu[4]
      : i_0/\betaCPU/game_alu /i_0/alu[4]
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_disable_timing i_0/\betaCPU/r /i_2/i_376 -from S -to Z'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_disable_timing i_0/\betaCPU/game_alu /i_0/i_24 -from I -to O'
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 1260.762 ; gain = 13.750
>>>>>>> 81d1d9559e6e53b259c73dd88862c923e336802b
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_1398/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \betaCPU/game_alu/i_822 /O[2]'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \betaCPU/game_alu/i_822 /O[2]'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \betaCPU/game_alu/i_822 /O[1]'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_533/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_535/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_901/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_902/O'
---------------------------------------------------------------------------------
<<<<<<< HEAD
Finished Technology Mapping : Time (s): cpu = 00:01:37 ; elapsed = 00:01:38 . Memory (MB): peak = 1471.715 ; gain = 472.078
=======
Finished Technology Mapping : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 1260.762 ; gain = 13.750
>>>>>>> 81d1d9559e6e53b259c73dd88862c923e336802b
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
<<<<<<< HEAD
Finished IO Insertion : Time (s): cpu = 00:01:40 ; elapsed = 00:01:41 . Memory (MB): peak = 1471.715 ; gain = 472.078
=======
Finished IO Insertion : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 1260.762 ; gain = 13.750
>>>>>>> 81d1d9559e6e53b259c73dd88862c923e336802b
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
<<<<<<< HEAD
Finished Renaming Generated Instances : Time (s): cpu = 00:01:40 ; elapsed = 00:01:41 . Memory (MB): peak = 1471.715 ; gain = 472.078
=======
Finished Renaming Generated Instances : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 1260.762 ; gain = 13.750
>>>>>>> 81d1d9559e6e53b259c73dd88862c923e336802b
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
<<<<<<< HEAD
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:40 ; elapsed = 00:01:42 . Memory (MB): peak = 1471.715 ; gain = 472.078
=======
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 1260.762 ; gain = 13.750
>>>>>>> 81d1d9559e6e53b259c73dd88862c923e336802b
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
<<<<<<< HEAD
Finished Renaming Generated Ports : Time (s): cpu = 00:01:40 ; elapsed = 00:01:42 . Memory (MB): peak = 1471.715 ; gain = 472.078
=======
Finished Renaming Generated Ports : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 1260.762 ; gain = 13.750
>>>>>>> 81d1d9559e6e53b259c73dd88862c923e336802b
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
<<<<<<< HEAD
Finished Handling Custom Attributes : Time (s): cpu = 00:01:40 ; elapsed = 00:01:42 . Memory (MB): peak = 1471.715 ; gain = 472.078
=======
Finished Handling Custom Attributes : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 1260.762 ; gain = 13.750
>>>>>>> 81d1d9559e6e53b259c73dd88862c923e336802b
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
<<<<<<< HEAD
Finished Renaming Generated Nets : Time (s): cpu = 00:01:40 ; elapsed = 00:01:42 . Memory (MB): peak = 1471.715 ; gain = 472.078
=======
Finished Renaming Generated Nets : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 1260.762 ; gain = 13.750
>>>>>>> 81d1d9559e6e53b259c73dd88862c923e336802b
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
<<<<<<< HEAD
|2     |CARRY4 |   104|
|3     |LUT1   |    75|
|4     |LUT2   |   133|
|5     |LUT3   |   126|
|6     |LUT4   |   114|
|7     |LUT5   |   216|
|8     |LUT6   |   504|
|9     |MUXF7  |    70|
|10    |MUXF8  |     9|
|11    |FDRE   |   775|
|12    |FDSE   |    13|
|13    |IBUF   |    14|
|14    |OBUF   |    33|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:40 ; elapsed = 00:01:42 . Memory (MB): peak = 1471.715 ; gain = 472.078
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:32 ; elapsed = 00:01:39 . Memory (MB): peak = 1471.715 ; gain = 462.449
Synthesis Optimization Complete : Time (s): cpu = 00:01:40 ; elapsed = 00:01:42 . Memory (MB): peak = 1471.715 ; gain = 472.078
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1471.715 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 183 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1471.715 ; gain = 0.000
=======
|2     |CARRY4 |    69|
|3     |LUT1   |    40|
|4     |LUT2   |    77|
|5     |LUT3   |    94|
|6     |LUT4   |   103|
|7     |LUT5   |   143|
|8     |LUT6   |   437|
|9     |MUXF7  |    34|
|10    |FDRE   |   535|
|11    |FDSE   |    61|
|12    |IBUF   |     9|
|13    |OBUF   |    29|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 1260.762 ; gain = 13.750
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 18 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:33 ; elapsed = 00:00:41 . Memory (MB): peak = 1260.762 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 1260.762 ; gain = 13.750
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1263.074 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 103 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1266.703 ; gain = 0.000
>>>>>>> 81d1d9559e6e53b259c73dd88862c923e336802b
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 704b8cd8
INFO: [Common 17-83] Releasing license: Synthesis
<<<<<<< HEAD
75 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:47 ; elapsed = 00:01:48 . Memory (MB): peak = 1471.715 ; gain = 472.078
INFO: [Common 17-1381] The checkpoint 'C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.runs/synth_1/au_top_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file au_top_0_utilization_synth.rpt -pb au_top_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Apr 16 02:55:59 2022...
[Sat Apr 16 02:56:02 2022] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:01:55 . Memory (MB): peak = 999.895 ; gain = 0.000
# launch_runs impl_1 -to_step write_bitstream -jobs 12
[Sat Apr 16 02:56:02 2022] Launched impl_1...
Run output will be captured here: C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.runs/impl_1/runme.log
# wait_on_run impl_1
[Sat Apr 16 02:56:02 2022] Waiting for impl_1 to finish...
=======
70 Infos, 88 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 1266.703 ; gain = 19.691
INFO: [Common 17-1381] The checkpoint 'C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.runs/synth_1/au_top_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file au_top_0_utilization_synth.rpt -pb au_top_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Apr 16 01:36:41 2022...
[Sat Apr 16 01:36:43 2022] synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:01:01 . Memory (MB): peak = 1246.770 ; gain = 0.000
# launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Apr 16 01:36:43 2022] Launched impl_1...
Run output will be captured here: C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.runs/impl_1/runme.log
# wait_on_run impl_1
[Sat Apr 16 01:36:43 2022] Waiting for impl_1 to finish...
>>>>>>> 81d1d9559e6e53b259c73dd88862c923e336802b


*** Running vivado
    with args -log au_top_0.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source au_top_0.tcl -notrace



****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source au_top_0.tcl -notrace
Command: link_design -top au_top_0 -part xc7a35tftg256-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tftg256-1
<<<<<<< HEAD
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 999.219 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 183 Unisim elements for replacement
=======
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1246.957 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 103 Unisim elements for replacement
>>>>>>> 81d1d9559e6e53b259c73dd88862c923e336802b
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/CompStruct/Desktop/wordle/wordle4/work/constraint/alchitry.xdc]
Finished Parsing XDC File [C:/Users/CompStruct/Desktop/wordle/wordle4/work/constraint/alchitry.xdc]
Parsing XDC File [C:/Users/CompStruct/Desktop/wordle/wordle4/constraint/au.xdc]
Finished Parsing XDC File [C:/Users/CompStruct/Desktop/wordle/wordle4/constraint/au.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
<<<<<<< HEAD
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 999.219 ; gain = 0.000
=======
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1246.957 ; gain = 0.000
>>>>>>> 81d1d9559e6e53b259c73dd88862c923e336802b
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
<<<<<<< HEAD
link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 999.219 ; gain = 0.000
=======
link_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1246.957 ; gain = 0.000
>>>>>>> 81d1d9559e6e53b259c73dd88862c923e336802b
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

<<<<<<< HEAD
Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.851 . Memory (MB): peak = 999.219 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 13e721789

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1246.562 ; gain = 247.344
=======
Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.808 . Memory (MB): peak = 1246.957 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: e2037ae9

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1408.465 ; gain = 161.508
>>>>>>> 81d1d9559e6e53b259c73dd88862c923e336802b

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter betaCPU/game_alu/M_word_index_q[10]_i_17 into driver instance betaCPU/game_alu/FSM_sequential_M_game_fsm_q[3]_i_8, which resulted in an inversion of 12 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
<<<<<<< HEAD
Phase 1 Retarget | Checksum: 14e9cf93e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.095 . Memory (MB): peak = 1455.840 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 14 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 147dd65dd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.110 . Memory (MB): peak = 1455.840 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 177ffc0f1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.144 . Memory (MB): peak = 1455.840 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 177ffc0f1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.165 . Memory (MB): peak = 1455.840 ; gain = 0.000
=======
Phase 1 Retarget | Checksum: 134ab1a59

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.064 . Memory (MB): peak = 1706.648 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 2 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 18a012dc2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.074 . Memory (MB): peak = 1706.648 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: f29b80f3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.088 . Memory (MB): peak = 1706.648 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: f29b80f3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.101 . Memory (MB): peak = 1706.648 ; gain = 0.000
>>>>>>> 81d1d9559e6e53b259c73dd88862c923e336802b
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
<<<<<<< HEAD
Phase 5 Shift Register Optimization | Checksum: 177ffc0f1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.168 . Memory (MB): peak = 1455.840 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 177ffc0f1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.175 . Memory (MB): peak = 1455.840 ; gain = 0.000
=======
Phase 5 Shift Register Optimization | Checksum: f29b80f3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.104 . Memory (MB): peak = 1706.648 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: f29b80f3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.108 . Memory (MB): peak = 1706.648 ; gain = 0.000
>>>>>>> 81d1d9559e6e53b259c73dd88862c923e336802b
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               2  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

<<<<<<< HEAD
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1455.840 ; gain = 0.000
Ending Logic Optimization Task | Checksum: f33a4642

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.228 . Memory (MB): peak = 1455.840 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: f33a4642

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1455.840 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: f33a4642

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1455.840 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1455.840 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: f33a4642

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1455.840 ; gain = 0.000
=======
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1706.648 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1b8112612

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.141 . Memory (MB): peak = 1706.648 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1b8112612

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1706.648 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1b8112612

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1706.648 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1706.648 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1b8112612

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1706.648 ; gain = 0.000
>>>>>>> 81d1d9559e6e53b259c73dd88862c923e336802b
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
<<<<<<< HEAD
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1455.840 ; gain = 456.621
=======
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1706.648 ; gain = 459.691
>>>>>>> 81d1d9559e6e53b259c73dd88862c923e336802b
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
<<<<<<< HEAD
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.033 . Memory (MB): peak = 1455.840 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.runs/impl_1/au_top_0_opt.dcp' has been generated.
=======
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 1706.648 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.runs/impl_1/au_top_0_opt.dcp' has been generated.
>>>>>>> 81d1d9559e6e53b259c73dd88862c923e336802b
INFO: [runtcl-4] Executing : report_drc -file au_top_0_drc_opted.rpt -pb au_top_0_drc_opted.pb -rpx au_top_0_drc_opted.rpx
Command: report_drc -file au_top_0_drc_opted.rpt -pb au_top_0_drc_opted.pb -rpx au_top_0_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.runs/impl_1/au_top_0_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
<<<<<<< HEAD
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1499.934 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 98913334

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1499.934 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1499.934 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1aa10ad48

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.346 . Memory (MB): peak = 1499.934 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1cc4cb9e4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.730 . Memory (MB): peak = 1499.934 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1cc4cb9e4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.733 . Memory (MB): peak = 1499.934 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1cc4cb9e4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.738 . Memory (MB): peak = 1499.934 ; gain = 0.000
=======
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1747.773 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 10cf0d414

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1747.773 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1747.773 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 18f0f75d7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.234 . Memory (MB): peak = 1747.773 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 2829e956f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.483 . Memory (MB): peak = 1747.773 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 2829e956f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.486 . Memory (MB): peak = 1747.773 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 2829e956f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.490 . Memory (MB): peak = 1747.773 ; gain = 0.000
>>>>>>> 81d1d9559e6e53b259c73dd88862c923e336802b

Phase 2 Global Placement

Phase 2.1 Floorplanning
<<<<<<< HEAD
Phase 2.1 Floorplanning | Checksum: 1d423fc66

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.904 . Memory (MB): peak = 1499.934 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 2378369d5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1499.934 ; gain = 0.000
=======
Phase 2.1 Floorplanning | Checksum: 1dac87f8f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.645 . Memory (MB): peak = 1747.773 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1972cf2ac

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.735 . Memory (MB): peak = 1747.773 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1972cf2ac
>>>>>>> 81d1d9559e6e53b259c73dd88862c923e336802b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.739 . Memory (MB): peak = 1747.773 ; gain = 0.000

<<<<<<< HEAD
Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 46 LUTNM shape to break, 29 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 5, two critical 41, total 46, new lutff created 1
INFO: [Physopt 32-775] End 1 Pass. Optimized 54 nets or cells. Created 46 new cells, deleted 8 existing cells and moved 0 existing cell
=======
Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 36 LUTNM shape to break, 8 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 11, two critical 25, total 36, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 37 nets or LUTs. Breaked 36 LUTs, combined 1 existing LUT and moved 0 existing LUT
>>>>>>> 81d1d9559e6e53b259c73dd88862c923e336802b
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
<<<<<<< HEAD
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1499.934 ; gain = 0.000
=======
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1747.773 ; gain = 0.000
>>>>>>> 81d1d9559e6e53b259c73dd88862c923e336802b

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
<<<<<<< HEAD
|  LUT Combining                                    |           46  |              8  |                    54  |           0  |           1  |  00:00:00  |
=======
|  LUT Combining                                    |           36  |              1  |                    37  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
>>>>>>> 81d1d9559e6e53b259c73dd88862c923e336802b
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
<<<<<<< HEAD
|  Total                                            |           46  |              8  |                    54  |           0  |           8  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 23bfa9e5b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1499.934 ; gain = 0.000
Phase 2.3 Global Placement Core | Checksum: 1659dc6be

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1499.934 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1659dc6be

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1499.934 ; gain = 0.000
=======
|  Total                                            |           36  |              1  |                    37  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 14cc119f3

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1747.773 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 152fd2acb

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1747.773 ; gain = 0.000
Phase 2 Global Placement | Checksum: 152fd2acb

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1747.773 ; gain = 0.000
>>>>>>> 81d1d9559e6e53b259c73dd88862c923e336802b

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
<<<<<<< HEAD
Phase 3.1 Commit Multi Column Macros | Checksum: 1bc018e54

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1499.934 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1682c4626

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1499.934 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1edf04fe6

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1499.934 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1df74b0a4

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1499.934 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 15dd5b7b0

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1499.934 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1df9fa18d

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1499.934 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 2327df0c4

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1499.934 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 14bf42730

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1499.934 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: d75d5c60

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1499.934 ; gain = 0.000
Phase 3 Detail Placement | Checksum: d75d5c60

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1499.934 ; gain = 0.000
=======
Phase 3.1 Commit Multi Column Macros | Checksum: 1c8dc2459

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1747.773 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 113dd5266

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1747.773 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 121fc45b0

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1747.773 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 167b4f83b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1747.773 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 167ad5c9a

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1747.773 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 12186ecfb

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1747.773 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 9c4b8215

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1747.773 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: e65669cd

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1747.773 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 14848e771

Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1747.773 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 14848e771

Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1747.773 ; gain = 0.000
>>>>>>> 81d1d9559e6e53b259c73dd88862c923e336802b

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
<<<<<<< HEAD
Post Placement Optimization Initialization | Checksum: 1111a48f7
=======
Post Placement Optimization Initialization | Checksum: 1571951c2
>>>>>>> 81d1d9559e6e53b259c73dd88862c923e336802b

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
<<<<<<< HEAD
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-26.218 | TNS=-9535.384 |
Phase 1 Physical Synthesis Initialization | Checksum: 1493d628b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.072 . Memory (MB): peak = 1499.934 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 14f17db9e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.076 . Memory (MB): peak = 1499.934 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 1111a48f7

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 1499.934 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-21.283. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:00:36 ; elapsed = 00:00:33 . Memory (MB): peak = 1499.934 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 12b66a561

Time (s): cpu = 00:00:36 ; elapsed = 00:00:33 . Memory (MB): peak = 1499.934 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 12b66a561

Time (s): cpu = 00:00:36 ; elapsed = 00:00:33 . Memory (MB): peak = 1499.934 ; gain = 0.000
=======
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-32.686 | TNS=-11138.641 |
Phase 1 Physical Synthesis Initialization | Checksum: 1d413c866

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 1747.773 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 15f66b049

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 1747.773 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 1571951c2

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1747.773 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-26.989. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 16b31f544

Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1747.773 ; gain = 0.000

Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1747.773 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 16b31f544

Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1747.773 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 16b31f544

Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1747.773 ; gain = 0.000
>>>>>>> 81d1d9559e6e53b259c73dd88862c923e336802b

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

<<<<<<< HEAD
Phase 4.3.1 Print Estimated Congestion | Checksum: 12b66a561

Time (s): cpu = 00:00:36 ; elapsed = 00:00:33 . Memory (MB): peak = 1499.934 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 12b66a561

Time (s): cpu = 00:00:36 ; elapsed = 00:00:33 . Memory (MB): peak = 1499.934 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1499.934 ; gain = 0.000

Time (s): cpu = 00:00:36 ; elapsed = 00:00:33 . Memory (MB): peak = 1499.934 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 7d36ec57

Time (s): cpu = 00:00:36 ; elapsed = 00:00:33 . Memory (MB): peak = 1499.934 ; gain = 0.000
Ending Placer Task | Checksum: 6891a876

Time (s): cpu = 00:00:36 ; elapsed = 00:00:33 . Memory (MB): peak = 1499.934 ; gain = 0.000
=======
Phase 4.3.1 Print Estimated Congestion | Checksum: 16b31f544

Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1747.773 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 16b31f544

Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1747.773 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1747.773 ; gain = 0.000

Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1747.773 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 18ed43057

Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1747.773 ; gain = 0.000
Ending Placer Task | Checksum: 115da8df4

Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1747.773 ; gain = 0.000
>>>>>>> 81d1d9559e6e53b259c73dd88862c923e336802b
INFO: [Common 17-83] Releasing license: Implementation
67 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
<<<<<<< HEAD
place_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:34 . Memory (MB): peak = 1499.934 ; gain = 0.004
=======
place_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:28 . Memory (MB): peak = 1747.773 ; gain = 0.996
>>>>>>> 81d1d9559e6e53b259c73dd88862c923e336802b
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
<<<<<<< HEAD
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.178 . Memory (MB): peak = 1499.934 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.runs/impl_1/au_top_0_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file au_top_0_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 1499.934 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file au_top_0_utilization_placed.rpt -pb au_top_0_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file au_top_0_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1499.934 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1499.934 ; gain = 0.000
=======
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.153 . Memory (MB): peak = 1747.773 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.runs/impl_1/au_top_0_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file au_top_0_io_placed.rpt
report_io: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.042 . Memory (MB): peak = 1747.773 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file au_top_0_utilization_placed.rpt -pb au_top_0_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file au_top_0_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1747.773 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 0.00s |  WALL: 0.23s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1747.773 ; gain = 0.000
>>>>>>> 81d1d9559e6e53b259c73dd88862c923e336802b

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
<<<<<<< HEAD
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.534 | TNS=-7751.785 |
Phase 1 Physical Synthesis Initialization | Checksum: 1674d75f5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.176 . Memory (MB): peak = 1499.934 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.534 | TNS=-7751.785 |
=======
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-27.237 | TNS=-9231.984 |
Phase 1 Physical Synthesis Initialization | Checksum: 102f6e0aa

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.187 . Memory (MB): peak = 1747.773 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-27.237 | TNS=-9231.984 |
>>>>>>> 81d1d9559e6e53b259c73dd88862c923e336802b

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
<<<<<<< HEAD
Phase 2 DSP Register Optimization | Checksum: 1674d75f5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.186 . Memory (MB): peak = 1499.934 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.534 | TNS=-7751.785 |
INFO: [Physopt 32-662] Processed net betaCPU/r/M_guess_1_letter_1_q[6].  Did not re-place instance betaCPU/r/M_guess_1_letter_1_q_reg[6]
INFO: [Physopt 32-702] Processed net betaCPU/r/M_guess_1_letter_1_q[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net keyboard_controller/e_/button_cond/M_ctr_q_reg[7].  Re-placed instance keyboard_controller/e_/button_cond/M_ctr_q_reg[7]
INFO: [Physopt 32-735] Processed net keyboard_controller/e_/button_cond/M_ctr_q_reg[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.530 | TNS=-7750.101 |
INFO: [Physopt 32-663] Processed net keyboard_controller/o_/button_cond/M_ctr_q_reg[12].  Re-placed instance keyboard_controller/o_/button_cond/M_ctr_q_reg[12]
INFO: [Physopt 32-735] Processed net keyboard_controller/o_/button_cond/M_ctr_q_reg[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.526 | TNS=-7748.417 |
INFO: [Physopt 32-663] Processed net keyboard_controller/a_/button_cond/M_ctr_q_reg[0].  Re-placed instance keyboard_controller/a_/button_cond/M_ctr_q_reg[0]
INFO: [Physopt 32-735] Processed net keyboard_controller/a_/button_cond/M_ctr_q_reg[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.525 | TNS=-7747.995 |
INFO: [Physopt 32-663] Processed net keyboard_controller/a_/button_cond/M_ctr_q_reg[5].  Re-placed instance keyboard_controller/a_/button_cond/M_ctr_q_reg[5]
INFO: [Physopt 32-735] Processed net keyboard_controller/a_/button_cond/M_ctr_q_reg[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.525 | TNS=-7747.995 |
INFO: [Physopt 32-663] Processed net keyboard_controller/n_/button_cond/M_ctr_q_reg[9].  Re-placed instance keyboard_controller/n_/button_cond/M_ctr_q_reg[9]
INFO: [Physopt 32-735] Processed net keyboard_controller/n_/button_cond/M_ctr_q_reg[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.514 | TNS=-7743.371 |
INFO: [Physopt 32-663] Processed net button_panel_controller/check_/button_cond/M_ctr_q_reg[14].  Re-placed instance button_panel_controller/check_/button_cond/M_ctr_q_reg[14]
INFO: [Physopt 32-735] Processed net button_panel_controller/check_/button_cond/M_ctr_q_reg[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.512 | TNS=-7742.349 |
INFO: [Physopt 32-663] Processed net keyboard_controller/t_/button_cond/M_ctr_q_reg[5].  Re-placed instance keyboard_controller/t_/button_cond/M_ctr_q_reg[5]
INFO: [Physopt 32-735] Processed net keyboard_controller/t_/button_cond/M_ctr_q_reg[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.505 | TNS=-7739.562 |
INFO: [Physopt 32-663] Processed net button_panel_controller/clear_/button_cond/M_ctr_q_reg[18].  Re-placed instance button_panel_controller/clear_/button_cond/M_ctr_q_reg[18]
INFO: [Physopt 32-735] Processed net button_panel_controller/clear_/button_cond/M_ctr_q_reg[18]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.503 | TNS=-7738.723 |
INFO: [Physopt 32-662] Processed net button_panel_controller/check_/button_cond/M_ctr_q_reg[12].  Did not re-place instance button_panel_controller/check_/button_cond/M_ctr_q_reg[12]
INFO: [Physopt 32-81] Processed net button_panel_controller/check_/button_cond/M_ctr_q_reg[12]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net button_panel_controller/check_/button_cond/M_ctr_q_reg[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.501 | TNS=-7737.885 |
INFO: [Physopt 32-663] Processed net keyboard_controller/l_/button_cond/M_ctr_q_reg[5].  Re-placed instance keyboard_controller/l_/button_cond/M_ctr_q_reg[5]
INFO: [Physopt 32-735] Processed net keyboard_controller/l_/button_cond/M_ctr_q_reg[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.496 | TNS=-7735.791 |
INFO: [Physopt 32-662] Processed net button_panel_controller/clear_/button_cond/M_ctr_q_reg[4].  Did not re-place instance button_panel_controller/clear_/button_cond/M_ctr_q_reg[4]
INFO: [Physopt 32-572] Net button_panel_controller/clear_/button_cond/M_ctr_q_reg[4] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net button_panel_controller/clear_/button_cond/M_ctr_q_reg[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_9_n_0.  Did not re-place instance betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_9
INFO: [Physopt 32-710] Processed net betaCPU/control_unit/D[4]. Critical path length was reduced through logic transformation on cell betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_2_comp.
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.228 | TNS=-7730.301 |
INFO: [Physopt 32-663] Processed net betaCPU/r/M_guess_3_letter_2_q[5].  Re-placed instance betaCPU/r/M_guess_3_letter_2_q_reg[5]
INFO: [Physopt 32-735] Processed net betaCPU/r/M_guess_3_letter_2_q[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.213 | TNS=-7730.373 |
INFO: [Physopt 32-663] Processed net betaCPU/r/M_guess_3_letter_1_q[5].  Re-placed instance betaCPU/r/M_guess_3_letter_1_q_reg[5]
INFO: [Physopt 32-735] Processed net betaCPU/r/M_guess_3_letter_1_q[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.193 | TNS=-7730.513 |
INFO: [Physopt 32-663] Processed net betaCPU/r/M_guess_4_letter_4_q[5].  Re-placed instance betaCPU/r/M_guess_4_letter_4_q_reg[5]
INFO: [Physopt 32-735] Processed net betaCPU/r/M_guess_4_letter_4_q[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.192 | TNS=-7730.598 |
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_15_n_0.  Did not re-place instance betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_15
INFO: [Physopt 32-710] Processed net betaCPU/control_unit/D[4]. Critical path length was reduced through logic transformation on cell betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_2_comp_1.
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_15_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.170 | TNS=-7730.004 |
INFO: [Physopt 32-663] Processed net betaCPU/r/M_guess_1_letter_3_q[5].  Re-placed instance betaCPU/r/M_guess_1_letter_3_q_reg[5]
INFO: [Physopt 32-735] Processed net betaCPU/r/M_guess_1_letter_3_q[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.159 | TNS=-7729.961 |
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_16_n_0.  Did not re-place instance betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_16
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_16_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.128 | TNS=-7727.855 |
INFO: [Physopt 32-663] Processed net betaCPU/r/M_guess_3_letter_3_q[5].  Re-placed instance betaCPU/r/M_guess_3_letter_3_q_reg[5]
INFO: [Physopt 32-735] Processed net betaCPU/r/M_guess_3_letter_3_q[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.055 | TNS=-7727.694 |
INFO: [Physopt 32-663] Processed net betaCPU/r/M_guess_2_letter_3_q[5].  Re-placed instance betaCPU/r/M_guess_2_letter_3_q_reg[5]
INFO: [Physopt 32-735] Processed net betaCPU/r/M_guess_2_letter_3_q[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.054 | TNS=-7727.464 |
INFO: [Physopt 32-663] Processed net betaCPU/r/M_guess_1_letter_1_q[4].  Re-placed instance betaCPU/r/M_guess_1_letter_1_q_reg[4]
INFO: [Physopt 32-735] Processed net betaCPU/r/M_guess_1_letter_1_q[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.051 | TNS=-7727.480 |
INFO: [Physopt 32-663] Processed net betaCPU/r/M_guess_4_letter_2_q[5].  Re-placed instance betaCPU/r/M_guess_4_letter_2_q_reg[5]
INFO: [Physopt 32-735] Processed net betaCPU/r/M_guess_4_letter_2_q[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.050 | TNS=-7727.254 |
INFO: [Physopt 32-663] Processed net betaCPU/r/M_guess_2_letter_4_q[5].  Re-placed instance betaCPU/r/M_guess_2_letter_4_q_reg[5]
INFO: [Physopt 32-735] Processed net betaCPU/r/M_guess_2_letter_4_q[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.042 | TNS=-7727.496 |
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_16_n_0.  Did not re-place instance betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_16
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/M_word_index_q_reg[7][2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net betaCPU/r/M_word_index_q_reg[7]_1[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.013 | TNS=-7723.074 |
INFO: [Physopt 32-663] Processed net betaCPU/r/M_guess_1_letter_2_q[4].  Re-placed instance betaCPU/r/M_guess_1_letter_2_q_reg[4]
INFO: [Physopt 32-735] Processed net betaCPU/r/M_guess_1_letter_2_q[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.999 | TNS=-7723.018 |
INFO: [Physopt 32-663] Processed net betaCPU/r/M_word_index_q[5].  Re-placed instance betaCPU/r/M_word_index_q_reg[5]
INFO: [Physopt 32-735] Processed net betaCPU/r/M_word_index_q[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.995 | TNS=-7722.844 |
INFO: [Physopt 32-663] Processed net betaCPU/r/M_temp_guess_g_letter_i_q[4].  Re-placed instance betaCPU/r/M_temp_guess_g_letter_i_q_reg[4]
INFO: [Physopt 32-735] Processed net betaCPU/r/M_temp_guess_g_letter_i_q[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.994 | TNS=-7722.703 |
INFO: [Physopt 32-663] Processed net betaCPU/r/M_guess_1_letter_1_q[5].  Re-placed instance betaCPU/r/M_guess_1_letter_1_q_reg[5]
INFO: [Physopt 32-735] Processed net betaCPU/r/M_guess_1_letter_1_q[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.988 | TNS=-7722.577 |
INFO: [Physopt 32-663] Processed net betaCPU/r/M_guess_2_letter_2_q[3].  Re-placed instance betaCPU/r/M_guess_2_letter_2_q_reg[3]
INFO: [Physopt 32-735] Processed net betaCPU/r/M_guess_2_letter_2_q[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.976 | TNS=-7722.473 |
INFO: [Physopt 32-663] Processed net betaCPU/r/M_guess_4_letter_1_q[3].  Re-placed instance betaCPU/r/M_guess_4_letter_1_q_reg[3]
INFO: [Physopt 32-735] Processed net betaCPU/r/M_guess_4_letter_1_q[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.974 | TNS=-7722.112 |
INFO: [Physopt 32-663] Processed net betaCPU/r/M_guess_2_letter_2_q[5].  Re-placed instance betaCPU/r/M_guess_2_letter_2_q_reg[5]
INFO: [Physopt 32-735] Processed net betaCPU/r/M_guess_2_letter_2_q[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.973 | TNS=-7722.023 |
INFO: [Physopt 32-663] Processed net betaCPU/r/M_guess_4_letter_3_q[5].  Re-placed instance betaCPU/r/M_guess_4_letter_3_q_reg[5]
INFO: [Physopt 32-735] Processed net betaCPU/r/M_guess_4_letter_3_q[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.967 | TNS=-7721.989 |
INFO: [Physopt 32-662] Processed net betaCPU/r/M_guess_1_letter_3_q[5].  Did not re-place instance betaCPU/r/M_guess_1_letter_3_q_reg[5]
INFO: [Physopt 32-702] Processed net betaCPU/r/M_guess_1_letter_3_q[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_2_n_0.  Did not re-place instance betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_2
INFO: [Physopt 32-710] Processed net betaCPU/control_unit/D[3]. Critical path length was reduced through logic transformation on cell betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_1_comp.
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.961 | TNS=-7717.372 |
INFO: [Physopt 32-663] Processed net betaCPU/r/M_guess_1_letter_4_q[4].  Re-placed instance betaCPU/r/M_guess_1_letter_4_q_reg[4]
INFO: [Physopt 32-735] Processed net betaCPU/r/M_guess_1_letter_4_q[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.930 | TNS=-7717.218 |
INFO: [Physopt 32-663] Processed net betaCPU/r/M_input_letter_1_q[4].  Re-placed instance betaCPU/r/M_input_letter_1_q_reg[4]
INFO: [Physopt 32-735] Processed net betaCPU/r/M_input_letter_1_q[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.925 | TNS=-7717.406 |
INFO: [Physopt 32-663] Processed net betaCPU/r/M_guess_3_letter_2_q[4].  Re-placed instance betaCPU/r/M_guess_3_letter_2_q_reg[4]
INFO: [Physopt 32-735] Processed net betaCPU/r/M_guess_3_letter_2_q[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.921 | TNS=-7717.633 |
INFO: [Physopt 32-663] Processed net betaCPU/r/M_guess_4_letter_2_q[3].  Re-placed instance betaCPU/r/M_guess_4_letter_2_q_reg[3]
INFO: [Physopt 32-735] Processed net betaCPU/r/M_guess_4_letter_2_q[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.917 | TNS=-7717.287 |
INFO: [Physopt 32-702] Processed net betaCPU/r/M_word_index_q_reg[7]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net betaCPU/r/M_word_index_q[7]_i_3_n_0.  Re-placed instance betaCPU/r/M_word_index_q[7]_i_3
INFO: [Physopt 32-735] Processed net betaCPU/r/M_word_index_q[7]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.913 | TNS=-7717.146 |
INFO: [Physopt 32-663] Processed net betaCPU/r/M_word_index_q[4].  Re-placed instance betaCPU/r/M_word_index_q_reg[4]
INFO: [Physopt 32-735] Processed net betaCPU/r/M_word_index_q[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.872 | TNS=-7717.113 |
INFO: [Physopt 32-663] Processed net betaCPU/r/M_guess_1_letter_2_q_reg[3]_0[0].  Re-placed instance betaCPU/r/M_guess_1_letter_2_q_reg[3]
INFO: [Physopt 32-735] Processed net betaCPU/r/M_guess_1_letter_2_q_reg[3]_0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.871 | TNS=-7717.183 |
INFO: [Physopt 32-663] Processed net betaCPU/r/M_guess_3_letter_4_q[4].  Re-placed instance betaCPU/r/M_guess_3_letter_4_q_reg[4]
INFO: [Physopt 32-735] Processed net betaCPU/r/M_guess_3_letter_4_q[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.870 | TNS=-7717.123 |
INFO: [Physopt 32-663] Processed net betaCPU/r/M_input_letter_2_q[3].  Re-placed instance betaCPU/r/M_input_letter_2_q_reg[3]
INFO: [Physopt 32-735] Processed net betaCPU/r/M_input_letter_2_q[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.868 | TNS=-7716.678 |
INFO: [Physopt 32-662] Processed net betaCPU/r/M_guess_3_letter_2_q[4].  Did not re-place instance betaCPU/r/M_guess_3_letter_2_q_reg[4]
INFO: [Physopt 32-702] Processed net betaCPU/r/M_guess_3_letter_2_q[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_guess_1_letter_1_q[4]_i_2_n_0.  Did not re-place instance betaCPU/control_unit/M_guess_1_letter_1_q[4]_i_2
INFO: [Physopt 32-710] Processed net betaCPU/control_unit/D[2]. Critical path length was reduced through logic transformation on cell betaCPU/control_unit/M_guess_1_letter_1_q[4]_i_1_comp.
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/M_guess_1_letter_1_q[4]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.860 | TNS=-7702.953 |
INFO: [Physopt 32-663] Processed net betaCPU/r/M_guess_2_letter_3_q[3].  Re-placed instance betaCPU/r/M_guess_2_letter_3_q_reg[3]
INFO: [Physopt 32-735] Processed net betaCPU/r/M_guess_2_letter_3_q[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.825 | TNS=-7702.708 |
INFO: [Physopt 32-702] Processed net betaCPU/r/M_word_index_q[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/r/FSM_onehot_M_game_fsm_q_reg[27].  Did not re-place instance betaCPU/r/M_word_index_q[8]_i_4
INFO: [Physopt 32-710] Processed net betaCPU/control_unit/D[5]. Critical path length was reduced through logic transformation on cell betaCPU/control_unit/M_word_index_q[8]_i_1_comp.
INFO: [Physopt 32-735] Processed net betaCPU/r/FSM_onehot_M_game_fsm_q_reg[27]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.819 | TNS=-7702.073 |
INFO: [Physopt 32-663] Processed net betaCPU/r/M_input_i_q_reg[4]_0[0].  Re-placed instance betaCPU/r/M_input_i_q_reg[3]
INFO: [Physopt 32-735] Processed net betaCPU/r/M_input_i_q_reg[4]_0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.805 | TNS=-7701.899 |
INFO: [Physopt 32-663] Processed net betaCPU/r/M_correct_k_q_reg[4]_0[0].  Re-placed instance betaCPU/r/M_correct_k_q_reg[3]
INFO: [Physopt 32-735] Processed net betaCPU/r/M_correct_k_q_reg[4]_0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.800 | TNS=-7702.202 |
INFO: [Physopt 32-663] Processed net betaCPU/r/M_guess_1_letter_3_q[3].  Re-placed instance betaCPU/r/M_guess_1_letter_3_q_reg[3]
INFO: [Physopt 32-735] Processed net betaCPU/r/M_guess_1_letter_3_q[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.799 | TNS=-7702.216 |
INFO: [Physopt 32-663] Processed net betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_15_n_0.  Re-placed instance betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_15_comp
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_15_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.797 | TNS=-7701.118 |
INFO: [Physopt 32-663] Processed net betaCPU/r/M_input_letter_3_q[3].  Re-placed instance betaCPU/r/M_input_letter_3_q_reg[3]
INFO: [Physopt 32-735] Processed net betaCPU/r/M_input_letter_3_q[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.776 | TNS=-7700.919 |
INFO: [Physopt 32-663] Processed net betaCPU/r/M_word_index_q[7]_i_3_n_0.  Re-placed instance betaCPU/r/M_word_index_q[7]_i_3
INFO: [Physopt 32-735] Processed net betaCPU/r/M_word_index_q[7]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.768 | TNS=-7700.789 |
INFO: [Physopt 32-663] Processed net betaCPU/r/M_guess_4_letter_4_q[3].  Re-placed instance betaCPU/r/M_guess_4_letter_4_q_reg[3]
INFO: [Physopt 32-735] Processed net betaCPU/r/M_guess_4_letter_4_q[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.748 | TNS=-7700.420 |
INFO: [Physopt 32-702] Processed net betaCPU/r/M_word_index_q[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/r/M_word_index_q_reg[9]_1.  Did not re-place instance betaCPU/r/M_word_index_q[9]_i_3
INFO: [Physopt 32-710] Processed net betaCPU/control_unit/D[6]. Critical path length was reduced through logic transformation on cell betaCPU/control_unit/M_word_index_q[9]_i_1_comp.
INFO: [Physopt 32-735] Processed net betaCPU/r/M_word_index_q_reg[9]_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.746 | TNS=-7699.826 |
INFO: [Physopt 32-663] Processed net betaCPU/r/M_guess_2_letter_4_q[3].  Re-placed instance betaCPU/r/M_guess_2_letter_4_q_reg[3]
INFO: [Physopt 32-735] Processed net betaCPU/r/M_guess_2_letter_4_q[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.738 | TNS=-7699.459 |
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_15_n_0.  Did not re-place instance betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_15_comp
INFO: [Physopt 32-710] Processed net betaCPU/control_unit/D[4]. Critical path length was reduced through logic transformation on cell betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_2_comp.
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_15_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.732 | TNS=-7699.351 |
INFO: [Physopt 32-663] Processed net betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_15_n_0_repN.  Re-placed instance betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_15_comp_2
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_15_n_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.728 | TNS=-7699.261 |
INFO: [Physopt 32-663] Processed net betaCPU/r/M_guess_4_letter_3_q[3].  Re-placed instance betaCPU/r/M_guess_4_letter_3_q_reg[3]
INFO: [Physopt 32-735] Processed net betaCPU/r/M_guess_4_letter_3_q[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.727 | TNS=-7699.035 |
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/regfile_data01_in[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/regfile_data0_inferred__2/i__carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net betaCPU/r/M_matrix1_letter_index_dff_q[2]_i_2_0[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net betaCPU/r/M_matrix1_letter_index_dff_q[2]_i_2_0[0].  Did not re-place instance betaCPU/r/M_matrix1_letter_index_dff_q[2]_i_2
INFO: [Physopt 32-572] Net betaCPU/r/M_matrix1_letter_index_dff_q[2]_i_2_0[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net betaCPU/r/M_matrix1_letter_index_dff_q[2]_i_2_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/r/i__carry_i_6__0_n_0.  Did not re-place instance betaCPU/r/i__carry_i_6__0
INFO: [Physopt 32-710] Processed net betaCPU/r/M_matrix1_letter_index_dff_q[2]_i_2_0[0]. Critical path length was reduced through logic transformation on cell betaCPU/r/M_matrix1_letter_index_dff_q[2]_i_2_comp.
INFO: [Physopt 32-735] Processed net betaCPU/r/i__carry_i_6__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.726 | TNS=-7700.312 |
INFO: [Physopt 32-662] Processed net betaCPU/r/i__carry_i_6__0_n_0_repN_1.  Did not re-place instance betaCPU/r/i__carry_i_6__0_comp_1
INFO: [Physopt 32-735] Processed net betaCPU/r/i__carry_i_6__0_n_0_repN_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.707 | TNS=-7695.127 |
INFO: [Physopt 32-702] Processed net betaCPU/r/M_i_q[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net betaCPU/r/M_stage_q_reg[3]_4 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net betaCPU/r/M_stage_q_reg[3]_4.  Did not re-place instance betaCPU/r/M_guess_1_letter_1_q[1]_i_1
INFO: [Physopt 32-702] Processed net betaCPU/r/M_stage_q_reg[3]_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[27]_1.  Did not re-place instance betaCPU/control_unit/M_guess_1_letter_1_q[1]_i_2
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[27]_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.681 | TNS=-7686.200 |
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_15_n_0_repN.  Did not re-place instance betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_15_comp_2
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_15_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/regfile_data0[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net betaCPU/r/S[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.666 | TNS=-7685.697 |
INFO: [Physopt 32-663] Processed net betaCPU/r/M_correct_k_q_reg[4]_0[1].  Re-placed instance betaCPU/r/M_correct_k_q_reg[4]
INFO: [Physopt 32-735] Processed net betaCPU/r/M_correct_k_q_reg[4]_0[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.654 | TNS=-7684.689 |
INFO: [Physopt 32-702] Processed net betaCPU/r/M_word_index_q_reg[7]_1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net betaCPU/r/M_control_unit_regfile_out_b[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net betaCPU/r/M_control_unit_regfile_out_b[1].  Did not re-place instance betaCPU/r/M_matrix1_letter_index_dff_q[5]_i_2
INFO: [Physopt 32-710] Processed net betaCPU/r/M_word_index_q_reg[7]_1[0]. Critical path length was reduced through logic transformation on cell betaCPU/r/out1_carry__0_i_7_comp.
INFO: [Physopt 32-735] Processed net betaCPU/r/M_control_unit_regfile_out_b[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.646 | TNS=-7685.022 |
INFO: [Physopt 32-662] Processed net betaCPU/r/i__carry_i_6__0_n_0_repN_1.  Did not re-place instance betaCPU/r/i__carry_i_6__0_comp_1
INFO: [Physopt 32-735] Processed net betaCPU/r/i__carry_i_6__0_n_0_repN_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.594 | TNS=-7681.278 |
INFO: [Physopt 32-662] Processed net betaCPU/r/i__carry_i_6__0_n_0_repN_1.  Did not re-place instance betaCPU/r/i__carry_i_6__0_comp_1
INFO: [Physopt 32-702] Processed net betaCPU/r/i__carry_i_6__0_n_0_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/r/i__carry_i_13__0_n_0.  Did not re-place instance betaCPU/r/i__carry_i_13__0
INFO: [Physopt 32-601] Processed net betaCPU/r/i__carry_i_13__0_n_0. Net driver betaCPU/r/i__carry_i_13__0 was replaced.
INFO: [Physopt 32-735] Processed net betaCPU/r/i__carry_i_13__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.572 | TNS=-7661.237 |
INFO: [Physopt 32-572] Net reset_cond/M_stage_q_reg[3]_3 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net reset_cond/M_stage_q_reg[3]_3.  Did not re-place instance reset_cond/M_matrix1_letter_index_dff_q[5]_i_5
INFO: [Physopt 32-710] Processed net betaCPU/r/i__carry_i_6__0_n_0_repN_1. Critical path length was reduced through logic transformation on cell betaCPU/r/i__carry_i_6__0_comp_2.
INFO: [Physopt 32-735] Processed net reset_cond/M_stage_q_reg[3]_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.571 | TNS=-7658.399 |
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_9_n_0.  Did not re-place instance betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_9_comp
INFO: [Physopt 32-572] Net betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_9_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net betaCPU/r/M_control_unit_regfile_out_b[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net betaCPU/r/M_control_unit_regfile_out_b[2].  Did not re-place instance betaCPU/r/M_matrix4_letter_index_dff_q[6]_i_3__0
INFO: [Physopt 32-81] Processed net betaCPU/r/M_control_unit_regfile_out_b[2]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net betaCPU/r/M_control_unit_regfile_out_b[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.545 | TNS=-7658.306 |
INFO: [Physopt 32-702] Processed net betaCPU/r/M_word_index_q_reg[7]_1[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net betaCPU/r/M_control_unit_regfile_out_b[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net betaCPU/r/M_control_unit_regfile_out_b[2].  Did not re-place instance betaCPU/r/M_matrix4_letter_index_dff_q[6]_i_3__0
INFO: [Physopt 32-572] Net betaCPU/r/M_control_unit_regfile_out_b[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net betaCPU/r/M_control_unit_regfile_out_b[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.522 | TNS=-7656.612 |
INFO: [Physopt 32-702] Processed net betaCPU/r/S[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/r/i__carry_i_6_n_0.  Did not re-place instance betaCPU/r/i__carry_i_6
INFO: [Physopt 32-710] Processed net betaCPU/r/S[0]. Critical path length was reduced through logic transformation on cell betaCPU/r/i__carry_i_4__0_comp.
INFO: [Physopt 32-735] Processed net betaCPU/r/i__carry_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.511 | TNS=-7657.355 |
INFO: [Physopt 32-662] Processed net betaCPU/r/i__carry_i_7__0_n_0.  Did not re-place instance betaCPU/r/i__carry_i_7__0
INFO: [Physopt 32-572] Net betaCPU/r/i__carry_i_7__0_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net betaCPU/r/i__carry_i_7__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.467 | TNS=-7652.821 |
INFO: [Physopt 32-662] Processed net betaCPU/r/M_control_unit_regfile_out_b[2]_repN.  Did not re-place instance betaCPU/r/M_matrix4_letter_index_dff_q[6]_i_3__0_replica
INFO: [Physopt 32-81] Processed net betaCPU/r/M_control_unit_regfile_out_b[2]_repN. Replicated 1 times.
INFO: [Physopt 32-735] Processed net betaCPU/r/M_control_unit_regfile_out_b[2]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.461 | TNS=-7653.141 |
INFO: [Physopt 32-662] Processed net betaCPU/r/M_control_unit_regfile_out_b[2]_repN.  Did not re-place instance betaCPU/r/M_matrix4_letter_index_dff_q[6]_i_3__0_replica
INFO: [Physopt 32-735] Processed net betaCPU/r/M_control_unit_regfile_out_b[2]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.442 | TNS=-7652.799 |
INFO: [Physopt 32-663] Processed net betaCPU/r/i__carry_i_12_n_0.  Re-placed instance betaCPU/r/i__carry_i_12
INFO: [Physopt 32-735] Processed net betaCPU/r/i__carry_i_12_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.441 | TNS=-7652.079 |
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_4_n_0.  Did not re-place instance betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_4
INFO: [Physopt 32-710] Processed net betaCPU/control_unit/D[3]. Critical path length was reduced through logic transformation on cell betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_1_comp_1.
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.429 | TNS=-7650.388 |
INFO: [Physopt 32-572] Net betaCPU/r/M_control_unit_regfile_out_b[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net betaCPU/r/M_control_unit_regfile_out_b[2].  Did not re-place instance betaCPU/r/M_matrix4_letter_index_dff_q[6]_i_3__0
INFO: [Physopt 32-572] Net betaCPU/r/M_control_unit_regfile_out_b[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net betaCPU/r/M_control_unit_regfile_out_b[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/r/M_matrix4_letter_index_dff_q[6]_i_6_n_0.  Did not re-place instance betaCPU/r/M_matrix4_letter_index_dff_q[6]_i_6
INFO: [Physopt 32-601] Processed net betaCPU/r/M_matrix4_letter_index_dff_q[6]_i_6_n_0. Net driver betaCPU/r/M_matrix4_letter_index_dff_q[6]_i_6 was replaced.
INFO: [Physopt 32-735] Processed net betaCPU/r/M_matrix4_letter_index_dff_q[6]_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.428 | TNS=-7649.725 |
INFO: [Physopt 32-662] Processed net betaCPU/r/i__carry_i_12_n_0.  Did not re-place instance betaCPU/r/i__carry_i_12
INFO: [Physopt 32-572] Net betaCPU/r/i__carry_i_12_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net betaCPU/r/i__carry_i_12_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.422 | TNS=-7649.407 |
INFO: [Physopt 32-662] Processed net betaCPU/r/i__carry_i_7__0_n_0.  Did not re-place instance betaCPU/r/i__carry_i_7__0
INFO: [Physopt 32-572] Net betaCPU/r/i__carry_i_7__0_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net betaCPU/r/i__carry_i_7__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net reset_cond/M_stage_q_reg[3]_15.  Did not re-place instance reset_cond/M_matrix4_letter_index_dff_q[6]_i_9
INFO: [Physopt 32-710] Processed net betaCPU/r/i__carry_i_7__0_n_0. Critical path length was reduced through logic transformation on cell betaCPU/r/i__carry_i_7__0_comp.
INFO: [Physopt 32-735] Processed net reset_cond/M_stage_q_reg[3]_15. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.411 | TNS=-7648.948 |
INFO: [Physopt 32-663] Processed net betaCPU/r/i__carry_i_9_n_0.  Re-placed instance betaCPU/r/i__carry_i_9
INFO: [Physopt 32-735] Processed net betaCPU/r/i__carry_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.408 | TNS=-7645.315 |
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/i__carry_i_5__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/r/M_stage_q_reg[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/r/M_matrix1_letter_index_dff_q_reg[3]_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net reset_cond/M_stage_q_reg[3]_3 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net reset_cond/M_stage_q_reg[3]_3.  Did not re-place instance reset_cond/M_matrix1_letter_index_dff_q[5]_i_5
INFO: [Physopt 32-702] Processed net reset_cond/M_stage_q_reg[3]_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[33]_1.  Did not re-place instance betaCPU/control_unit/i__carry_i_15__0
INFO: [Physopt 32-710] Processed net reset_cond/M_stage_q_reg[3]_3. Critical path length was reduced through logic transformation on cell reset_cond/M_matrix1_letter_index_dff_q[5]_i_5_comp_1.
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[33]_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.356 | TNS=-7622.287 |
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_stage_q_reg[3]_0.  Did not re-place instance betaCPU/control_unit/M_matrix4_letter_index_dff_q[3]_i_2
INFO: [Physopt 32-572] Net betaCPU/control_unit/M_stage_q_reg[3]_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_stage_q_reg[3]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_8_n_0.  Did not re-place instance betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_8
INFO: [Physopt 32-572] Net betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_8_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.272 | TNS=-7610.797 |
INFO: [Physopt 32-662] Processed net betaCPU/r/i__carry_i_13__0_n_0.  Did not re-place instance betaCPU/r/i__carry_i_13__0
INFO: [Physopt 32-572] Net betaCPU/r/i__carry_i_13__0_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net betaCPU/r/i__carry_i_13__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.195 | TNS=-7606.716 |
INFO: [Physopt 32-662] Processed net betaCPU/r/i__carry_i_14_n_0.  Did not re-place instance betaCPU/r/i__carry_i_14
INFO: [Physopt 32-735] Processed net betaCPU/r/i__carry_i_14_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.163 | TNS=-7605.020 |
INFO: [Physopt 32-662] Processed net betaCPU/r/i__carry_i_12_n_0.  Did not re-place instance betaCPU/r/i__carry_i_12
INFO: [Physopt 32-572] Net betaCPU/r/i__carry_i_12_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net betaCPU/r/i__carry_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[40]_1.  Did not re-place instance betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_17
INFO: [Physopt 32-710] Processed net betaCPU/r/i__carry_i_12_n_0. Critical path length was reduced through logic transformation on cell betaCPU/r/i__carry_i_12_comp.
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[40]_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.155 | TNS=-7603.512 |
INFO: [Physopt 32-663] Processed net betaCPU/control_unit/i__carry_i_31_n_0.  Re-placed instance betaCPU/control_unit/i__carry_i_31
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/i__carry_i_31_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.132 | TNS=-7594.877 |
INFO: [Physopt 32-663] Processed net betaCPU/control_unit/M_matrix4_letter_index_dff_q[3]_i_4_n_0.  Re-placed instance betaCPU/control_unit/M_matrix4_letter_index_dff_q[3]_i_4
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/M_matrix4_letter_index_dff_q[3]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.125 | TNS=-7595.076 |
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_matrix4_letter_index_dff_q[3]_i_4_n_0.  Did not re-place instance betaCPU/control_unit/M_matrix4_letter_index_dff_q[3]_i_4
INFO: [Physopt 32-572] Net betaCPU/control_unit/M_matrix4_letter_index_dff_q[3]_i_4_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/M_matrix4_letter_index_dff_q[3]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.123 | TNS=-7592.294 |
INFO: [Physopt 32-662] Processed net betaCPU/r/i__carry_i_14_n_0.  Did not re-place instance betaCPU/r/i__carry_i_14
INFO: [Physopt 32-702] Processed net betaCPU/r/i__carry_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net betaCPU/control_unit/M_stage_q_reg[3]_3 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_stage_q_reg[3]_3.  Did not re-place instance betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_9
INFO: [Physopt 32-710] Processed net betaCPU/r/i__carry_i_14_n_0. Critical path length was reduced through logic transformation on cell betaCPU/r/i__carry_i_14_comp.
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/M_stage_q_reg[3]_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.077 | TNS=-7588.750 |
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_8_n_0.  Did not re-place instance betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_8
INFO: [Physopt 32-572] Net betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_8_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_15_n_0.  Did not re-place instance betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_15
INFO: [Physopt 32-710] Processed net betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_8_n_0. Critical path length was reduced through logic transformation on cell betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_8_comp.
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_15_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.070 | TNS=-7587.018 |
INFO: [Physopt 32-663] Processed net betaCPU/r/M_guess_1_letter_4_q[2].  Re-placed instance betaCPU/r/M_guess_1_letter_4_q_reg[2]
INFO: [Physopt 32-735] Processed net betaCPU/r/M_guess_1_letter_4_q[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.044 | TNS=-7586.603 |
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_matrix4_letter_index_dff_q[3]_i_4_n_0.  Did not re-place instance betaCPU/control_unit/M_matrix4_letter_index_dff_q[3]_i_4
INFO: [Physopt 32-572] Net betaCPU/control_unit/M_matrix4_letter_index_dff_q[3]_i_4_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_matrix4_letter_index_dff_q[3]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[35]_0.  Re-placed instance betaCPU/control_unit/M_matrix4_letter_index_dff_q[3]_i_6
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[35]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.040 | TNS=-7584.079 |
INFO: [Physopt 32-663] Processed net betaCPU/r/i__carry_i_16_n_0.  Re-placed instance betaCPU/r/i__carry_i_16
INFO: [Physopt 32-735] Processed net betaCPU/r/i__carry_i_16_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.036 | TNS=-7580.566 |
INFO: [Physopt 32-735] Processed net betaCPU/r/M_matrix1_letter_index_dff_q[3]_i_21_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.034 | TNS=-7579.555 |
INFO: [Physopt 32-662] Processed net betaCPU/r/i__carry_i_6_n_0_repN.  Did not re-place instance betaCPU/r/i__carry_i_6_comp
INFO: [Physopt 32-702] Processed net betaCPU/r/i__carry_i_6_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/r/i__carry_i_11__0_n_0.  Did not re-place instance betaCPU/r/i__carry_i_11__0
INFO: [Physopt 32-572] Net betaCPU/r/i__carry_i_11__0_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net betaCPU/r/i__carry_i_11__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[36]_1.  Did not re-place instance betaCPU/control_unit/i__carry__0_i_6
INFO: [Physopt 32-572] Net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[36]_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[36]_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[40]_1.  Did not re-place instance betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_17
INFO: [Physopt 32-710] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[36]_1. Critical path length was reduced through logic transformation on cell betaCPU/control_unit/i__carry__0_i_6_comp.
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[40]_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.003 | TNS=-7578.298 |
INFO: [Physopt 32-702] Processed net betaCPU/r/M_matrix1_letter_index_dff_q_reg[3]_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net betaCPU/r/M_matrix1_letter_index_dff_q[3]_i_19_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-19.981 | TNS=-7574.075 |
INFO: [Physopt 32-663] Processed net betaCPU/r/M_guess_1_letter_2_q[2].  Re-placed instance betaCPU/r/M_guess_1_letter_2_q_reg[2]
INFO: [Physopt 32-735] Processed net betaCPU/r/M_guess_1_letter_2_q[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-19.973 | TNS=-7574.114 |
INFO: [Physopt 32-735] Processed net reset_cond/S[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-19.958 | TNS=-7549.900 |
INFO: [Physopt 32-572] Net betaCPU/r/M_control_unit_regfile_out_b[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net betaCPU/r/M_control_unit_regfile_out_b[1].  Did not re-place instance betaCPU/r/M_matrix1_letter_index_dff_q[5]_i_2
INFO: [Physopt 32-572] Net betaCPU/r/M_control_unit_regfile_out_b[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net betaCPU/r/M_control_unit_regfile_out_b[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/r/M_matrix1_letter_index_dff_q[5]_i_4_n_0.  Did not re-place instance betaCPU/r/M_matrix1_letter_index_dff_q[5]_i_4
INFO: [Physopt 32-572] Net betaCPU/r/M_matrix1_letter_index_dff_q[5]_i_4_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net betaCPU/r/M_matrix1_letter_index_dff_q[5]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-19.940 | TNS=-7547.932 |
INFO: [Physopt 32-572] Net betaCPU/control_unit/M_stage_q_reg[3]_3 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_stage_q_reg[3]_3.  Did not re-place instance betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_9
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_stage_q_reg[3]_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[40]_1.  Did not re-place instance betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_17
INFO: [Physopt 32-710] Processed net betaCPU/control_unit/M_stage_q_reg[3]_3. Critical path length was reduced through logic transformation on cell betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_9_comp_2.
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[40]_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-19.872 | TNS=-7524.456 |
INFO: [Common 17-14] Message 'Physopt 32-619' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[35]_0.  Did not re-place instance betaCPU/control_unit/M_matrix4_letter_index_dff_q[3]_i_6
INFO: [Physopt 32-710] Processed net betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_8_n_0. Critical path length was reduced through logic transformation on cell betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_8_comp_1.
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[35]_0. Optimization improves timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/i__carry_i_31_n_0.  Did not re-place instance betaCPU/control_unit/i__carry_i_31
INFO: [Physopt 32-710] Processed net reset_cond/M_stage_q_reg[3]_3. Critical path length was reduced through logic transformation on cell reset_cond/M_matrix1_letter_index_dff_q[5]_i_5_comp_2.
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/i__carry_i_31_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[35]_0.  Did not re-place instance betaCPU/control_unit/M_matrix4_letter_index_dff_q[3]_i_6
INFO: [Physopt 32-710] Processed net betaCPU/control_unit/M_matrix4_letter_index_dff_q[3]_i_4_n_0. Critical path length was reduced through logic transformation on cell betaCPU/control_unit/M_matrix4_letter_index_dff_q[3]_i_4_comp.
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[35]_0. Optimization improves timing on the net.
INFO: [Common 17-14] Message 'Physopt 32-735' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-662] Processed net betaCPU/r/i__carry_i_13__0_n_0.  Did not re-place instance betaCPU/r/i__carry_i_13__0
INFO: [Physopt 32-572] Net betaCPU/r/i__carry_i_13__0_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net betaCPU/r/i__carry_i_13__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[40]_1.  Did not re-place instance betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_17
INFO: [Physopt 32-710] Processed net betaCPU/r/i__carry_i_13__0_n_0. Critical path length was reduced through logic transformation on cell betaCPU/r/i__carry_i_13__0_comp.
INFO: [Physopt 32-662] Processed net betaCPU/r/M_word_index_q[7]_i_3_n_0.  Did not re-place instance betaCPU/r/M_word_index_q[7]_i_3
INFO: [Physopt 32-710] Processed net betaCPU/r/M_control_unit_regfile_data[7]. Critical path length was reduced through logic transformation on cell betaCPU/r/M_word_index_q[7]_i_1_comp.
INFO: [Physopt 32-702] Processed net betaCPU/r/M_word_index_q[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/r/M_word_index_q_reg[10]_3.  Did not re-place instance betaCPU/r/M_word_index_q[10]_i_5
INFO: [Physopt 32-710] Processed net betaCPU/control_unit/D[7]. Critical path length was reduced through logic transformation on cell betaCPU/control_unit/M_word_index_q[10]_i_2_comp.
INFO: [Physopt 32-662] Processed net betaCPU/r/M_matrix4_letter_index_dff_q[6]_i_5_n_0.  Did not re-place instance betaCPU/r/M_matrix4_letter_index_dff_q[6]_i_5
INFO: [Physopt 32-572] Net betaCPU/r/M_matrix4_letter_index_dff_q[6]_i_5_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net betaCPU/r/M_matrix4_letter_index_dff_q[6]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net betaCPU/control_unit/M_stage_q_reg[3]_14.  Re-placed instance betaCPU/control_unit/M_matrix4_letter_index_dff_q[6]_i_11
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[40]_1.  Did not re-place instance betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_17
INFO: [Physopt 32-710] Processed net betaCPU/r/i__carry_i_14_n_0. Critical path length was reduced through logic transformation on cell betaCPU/r/i__carry_i_14_comp_1.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[33]_1.  Did not re-place instance betaCPU/control_unit/i__carry_i_15__0
INFO: [Physopt 32-710] Processed net betaCPU/r/i__carry_i_6__0_n_0_repN_1. Critical path length was reduced through logic transformation on cell betaCPU/r/i__carry_i_6__0_comp_3.
INFO: [Physopt 32-662] Processed net betaCPU/r/M_matrix1_letter_index_dff_q[5]_i_4_n_0.  Did not re-place instance betaCPU/r/M_matrix1_letter_index_dff_q[5]_i_4
INFO: [Physopt 32-710] Processed net betaCPU/r/M_control_unit_regfile_out_b[1]. Critical path length was reduced through logic transformation on cell betaCPU/r/M_matrix1_letter_index_dff_q[5]_i_2_comp_1.
INFO: [Physopt 32-662] Processed net betaCPU/r/M_matrix1_letter_index_dff_q[5]_i_4_n_0_repN.  Did not re-place instance betaCPU/r/M_matrix1_letter_index_dff_q[5]_i_4_comp
INFO: [Physopt 32-663] Processed net betaCPU/control_unit/M_matrix4_letter_index_dff_q[3]_i_7_n_0.  Re-placed instance betaCPU/control_unit/M_matrix4_letter_index_dff_q[3]_i_7
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[38][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[37]_1[0].  Did not re-place instance betaCPU/control_unit/out1_carry_i_9
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[37]_1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net betaCPU/r/M_temp_coloured_letter_q_reg[0]_0.  Re-placed instance betaCPU/r/M_matrix1_letter_index_dff_q[0]_i_1__0
INFO: [Physopt 32-662] Processed net betaCPU/r/M_temp_coloured_letter_q_reg[0]_0.  Did not re-place instance betaCPU/r/M_matrix1_letter_index_dff_q[0]_i_1__0
INFO: [Physopt 32-702] Processed net betaCPU/r/M_temp_coloured_letter_q_reg[0]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net reset_cond/M_stage_q_reg[3]_14.  Re-placed instance reset_cond/M_matrix4_letter_index_dff_q[3]_i_3
INFO: [Physopt 32-662] Processed net reset_cond/M_stage_q_reg[3]_14.  Did not re-place instance reset_cond/M_matrix4_letter_index_dff_q[3]_i_3
INFO: [Physopt 32-81] Processed net reset_cond/M_stage_q_reg[3]_14. Replicated 1 times.
INFO: [Physopt 32-662] Processed net reset_cond/M_stage_q_reg[3]_14_repN.  Did not re-place instance reset_cond/M_matrix4_letter_index_dff_q[3]_i_3_replica
INFO: [Physopt 32-702] Processed net reset_cond/M_stage_q_reg[3]_14_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net reset_cond/M_stage_q_reg[3]_4 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net reset_cond/M_stage_q_reg[3]_4.  Did not re-place instance reset_cond/i__carry_i_8
INFO: [Physopt 32-710] Processed net reset_cond/M_stage_q_reg[3]_14_repN. Critical path length was reduced through logic transformation on cell reset_cond/M_matrix4_letter_index_dff_q[3]_i_3_replica_comp.
INFO: [Physopt 32-663] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[40]_4.  Re-placed instance betaCPU/control_unit/i__carry_i_15
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[40]_4.  Did not re-place instance betaCPU/control_unit/i__carry_i_15
INFO: [Physopt 32-710] Processed net reset_cond/M_stage_q_reg[3]_14_repN. Critical path length was reduced through logic transformation on cell reset_cond/M_matrix4_letter_index_dff_q[3]_i_3_replica_comp_1.
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/M_word_index_q_reg[7][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/out1_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_stage_q_reg[3]_13[1].  Did not re-place instance betaCPU/control_unit/out1_carry_i_2
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_stage_q_reg[3]_13[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_stage_q_reg[3].  Did not re-place instance betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_5
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_stage_q_reg[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net betaCPU/control_unit/M_stage_q_reg[3]_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-663] Processed net betaCPU/control_unit/M_stage_q_reg[3]_1.  Re-placed instance betaCPU/control_unit/M_matrix1_letter_index_dff_q[1]_i_4
INFO: [Physopt 32-572] Net betaCPU/control_unit/M_stage_q_reg[3]_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_stage_q_reg[3]_1.  Did not re-place instance betaCPU/control_unit/M_matrix1_letter_index_dff_q[1]_i_4
INFO: [Physopt 32-572] Net betaCPU/control_unit/M_stage_q_reg[3]_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_stage_q_reg[3]_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/M_word_index_q_reg[7][1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[11]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/r/M_control_unit_regfile_out_b[0].  Did not re-place instance betaCPU/r/M_matrix1_letter_index_dff_q[4]_i_2
INFO: [Physopt 32-702] Processed net betaCPU/r/M_control_unit_regfile_out_b[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/r/i__carry_i_7_n_0.  Did not re-place instance betaCPU/r/i__carry_i_7
INFO: [Physopt 32-702] Processed net betaCPU/r/i__carry_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/r/i__carry_i_14__0_n_0.  Did not re-place instance betaCPU/r/i__carry_i_14__0
INFO: [Physopt 32-702] Processed net betaCPU/r/i__carry_i_14__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net reset_cond/M_stage_q_reg[3]_34.  Did not re-place instance reset_cond/M_matrix1_letter_index_dff_q[3]_i_11
INFO: [Physopt 32-702] Processed net reset_cond/M_stage_q_reg[3]_34. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net reset_cond/M_stage_q_reg[3]_2 was not replicated.
INFO: [Physopt 32-662] Processed net reset_cond/M_stage_q_reg[3]_2.  Did not re-place instance reset_cond/i__carry_i_8__0
INFO: [Physopt 32-702] Processed net reset_cond/M_stage_q_reg[3]_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[40]_3.  Re-placed instance betaCPU/control_unit/i__carry_i_17__0
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[40]_3.  Did not re-place instance betaCPU/control_unit/i__carry_i_17__0
INFO: [Physopt 32-710] Processed net reset_cond/M_stage_q_reg[3]_2. Critical path length was reduced through logic transformation on cell reset_cond/i__carry_i_8__0_comp.
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[38][2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net reset_cond/M_stage_q_reg[3]_17[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net reset_cond/out1_carry_i_24_n_0.  Did not re-place instance reset_cond/out1_carry_i_24
INFO: [Physopt 32-710] Processed net reset_cond/M_stage_q_reg[3]_17[0]. Critical path length was reduced through logic transformation on cell reset_cond/out1_carry_i_8_comp.
INFO: [Physopt 32-662] Processed net reset_cond/M_temp_coloured_letter_q_reg[1][0].  Did not re-place instance reset_cond/M_matrix1_letter_index_dff_q[1]_i_1__0
INFO: [Physopt 32-702] Processed net reset_cond/M_temp_coloured_letter_q_reg[1][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/r/M_stage_q_reg[3]_5.  Did not re-place instance betaCPU/r/M_matrix1_letter_index_dff_q[1]_i_7
INFO: [Physopt 32-702] Processed net betaCPU/r/M_stage_q_reg[3]_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/r/M_matrix1_letter_index_dff_q[1]_i_16_n_0.  Did not re-place instance betaCPU/r/M_matrix1_letter_index_dff_q[1]_i_16
INFO: [Physopt 32-702] Processed net betaCPU/r/M_matrix1_letter_index_dff_q[1]_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net reset_cond/M_stage_q_reg[3]_5 was not replicated.
INFO: [Physopt 32-662] Processed net reset_cond/M_stage_q_reg[3]_5.  Did not re-place instance reset_cond/M_matrix1_letter_index_dff_q[3]_i_10
INFO: [Physopt 32-702] Processed net reset_cond/M_stage_q_reg[3]_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[40]_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[40]_0.  Did not re-place instance betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_16
INFO: [Physopt 32-710] Processed net reset_cond/M_stage_q_reg[3]_5. Critical path length was reduced through logic transformation on cell reset_cond/M_matrix1_letter_index_dff_q[3]_i_10_comp.
INFO: [Physopt 32-81] Processed net reset_cond/Q[0]. Replicated 3 times.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[35]_1.  Did not re-place instance betaCPU/control_unit/M_matrix1_letter_index_dff_q[1]_i_23
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[35]_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[40]_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[40]_0.  Did not re-place instance betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_16
INFO: [Physopt 32-572] Net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[40]_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[40]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net betaCPU/r/M_guess_1_letter_1_q_reg[6]_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net betaCPU/r/M_guess_1_letter_1_q_reg[6]_0.  Did not re-place instance betaCPU/r/M_matrix1_letter_index_dff_q[6]_i_8
INFO: [Physopt 32-702] Processed net betaCPU/r/M_guess_1_letter_1_q_reg[6]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/r/M_control_unit_regfile_out_a[1].  Did not re-place instance betaCPU/r/out1_carry_i_23
INFO: [Physopt 32-572] Net betaCPU/r/M_control_unit_regfile_out_a[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net betaCPU/r/M_control_unit_regfile_out_a[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/r/out1_carry_i_44_n_0.  Did not re-place instance betaCPU/r/out1_carry_i_44
INFO: [Physopt 32-572] Net betaCPU/r/out1_carry_i_44_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net betaCPU/r/out1_carry_i_44_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net keyboard_controller/o_/button_cond/M_last_q_reg was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net keyboard_controller/o_/button_cond/M_last_q_reg.  Did not re-place instance keyboard_controller/o_/button_cond/out1_carry_i_27
INFO: [Physopt 32-710] Processed net betaCPU/r/out1_carry_i_44_n_0. Critical path length was reduced through logic transformation on cell betaCPU/r/out1_carry_i_44_comp.
INFO: [Physopt 32-662] Processed net betaCPU/r/out1_carry_i_43_n_0.  Did not re-place instance betaCPU/r/out1_carry_i_43
INFO: [Physopt 32-572] Net betaCPU/r/out1_carry_i_43_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net betaCPU/r/out1_carry_i_43_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net keyboard_controller/o_/button_cond/M_last_q_reg was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net keyboard_controller/o_/button_cond/M_last_q_reg.  Did not re-place instance keyboard_controller/o_/button_cond/out1_carry_i_27
INFO: [Physopt 32-572] Net keyboard_controller/o_/button_cond/M_last_q_reg was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net keyboard_controller/o_/button_cond/M_last_q_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net button_panel_controller/clear_/L_edge/M_last_q_reg_1.  Did not re-place instance button_panel_controller/clear_/L_edge/out1_carry__0_i_17
INFO: [Physopt 32-572] Net button_panel_controller/clear_/L_edge/M_last_q_reg_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net button_panel_controller/clear_/L_edge/M_last_q_reg_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net button_panel_controller/clear_/button_cond/M_ctr_q_reg[11]_0.  Did not re-place instance button_panel_controller/clear_/button_cond/M_ctr_q[0]_i_2__8
INFO: [Physopt 32-134] Processed net button_panel_controller/clear_/button_cond/M_ctr_q_reg[11]_0. Rewiring did not optimize the net.
INFO: [Physopt 32-572] Net button_panel_controller/clear_/button_cond/M_ctr_q_reg[11]_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-663] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[40]_2.  Re-placed instance betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[40]
INFO: [Physopt 32-662] Processed net button_panel_controller/check_/button_cond/M_ctr_q_reg[12]_repN.  Did not re-place instance button_panel_controller/check_/button_cond/M_ctr_q_reg[12]_replica
INFO: [Physopt 32-702] Processed net button_panel_controller/check_/button_cond/M_ctr_q_reg[12]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net button_panel_controller/check_/button_cond/M_ctr_q_reg[11]_0.  Did not re-place instance button_panel_controller/check_/button_cond/M_ctr_q[0]_i_2__9
INFO: [Physopt 32-134] Processed net button_panel_controller/check_/button_cond/M_ctr_q_reg[11]_0. Rewiring did not optimize the net.
INFO: [Physopt 32-572] Net button_panel_controller/check_/button_cond/M_ctr_q_reg[11]_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net button_panel_controller/check_/button_cond/M_ctr_q_reg[11]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net button_panel_controller/check_/button_cond/M_ctr_q[0]_i_5__9_n_0.  Re-placed instance button_panel_controller/check_/button_cond/M_ctr_q[0]_i_5__9
INFO: [Physopt 32-663] Processed net keyboard_controller/p_/button_cond/M_ctr_q_reg[5].  Re-placed instance keyboard_controller/p_/button_cond/M_ctr_q_reg[5]
INFO: [Physopt 32-663] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg_n_0_[11].  Re-placed instance betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[11]
INFO: [Physopt 32-663] Processed net keyboard_controller/a_/button_cond/M_ctr_q_reg[1].  Re-placed instance keyboard_controller/a_/button_cond/M_ctr_q_reg[1]
INFO: [Physopt 32-663] Processed net keyboard_controller/o_/button_cond/M_ctr_q_reg[3].  Re-placed instance keyboard_controller/o_/button_cond/M_ctr_q_reg[3]
INFO: [Physopt 32-663] Processed net button_panel_controller/clear_/button_cond/M_ctr_q_reg[19].  Re-placed instance button_panel_controller/clear_/button_cond/M_ctr_q_reg[19]
INFO: [Physopt 32-662] Processed net keyboard_controller/s_/button_cond/M_ctr_q_reg[12].  Did not re-place instance keyboard_controller/s_/button_cond/M_ctr_q_reg[12]
INFO: [Physopt 32-81] Processed net keyboard_controller/s_/button_cond/M_ctr_q_reg[12]. Replicated 1 times.
INFO: [Physopt 32-662] Processed net keyboard_controller/s_/button_cond/M_ctr_q_reg[7].  Did not re-place instance keyboard_controller/s_/button_cond/M_ctr_q_reg[7]
INFO: [Physopt 32-572] Net keyboard_controller/s_/button_cond/M_ctr_q_reg[7] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net keyboard_controller/s_/button_cond/M_ctr_q_reg[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_control_unit_regfile_out_a[0].  Did not re-place instance betaCPU/control_unit/out1_carry_i_22
INFO: [Physopt 32-572] Net betaCPU/control_unit/M_control_unit_regfile_out_a[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_control_unit_regfile_out_a[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/out1_carry_i_38_n_0.  Did not re-place instance betaCPU/control_unit/out1_carry_i_38
INFO: [Physopt 32-572] Net betaCPU/control_unit/out1_carry_i_38_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/out1_carry_i_38_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/out1_carry_i_50_n_0.  Did not re-place instance betaCPU/control_unit/out1_carry_i_50
INFO: [Physopt 32-710] Processed net betaCPU/control_unit/out1_carry_i_38_n_0. Critical path length was reduced through logic transformation on cell betaCPU/control_unit/out1_carry_i_38_comp.
INFO: [Physopt 32-663] Processed net button_panel_controller/check_/button_cond/M_ctr_q_reg[3].  Re-placed instance button_panel_controller/check_/button_cond/M_ctr_q_reg[3]
INFO: [Physopt 32-662] Processed net button_panel_controller/check_/button_cond/M_ctr_q_reg[3].  Did not re-place instance button_panel_controller/check_/button_cond/M_ctr_q_reg[3]
INFO: [Physopt 32-81] Processed net button_panel_controller/check_/button_cond/M_ctr_q_reg[3]. Replicated 1 times.
INFO: [Physopt 32-663] Processed net keyboard_controller/l_/button_cond/M_ctr_q_reg[16].  Re-placed instance keyboard_controller/l_/button_cond/M_ctr_q_reg[16]
INFO: [Physopt 32-663] Processed net keyboard_controller/o_/button_cond/M_ctr_q_reg[5].  Re-placed instance keyboard_controller/o_/button_cond/M_ctr_q_reg[5]
INFO: [Physopt 32-662] Processed net button_panel_controller/check_/button_cond/M_ctr_q_reg[3]_repN.  Did not re-place instance button_panel_controller/check_/button_cond/M_ctr_q_reg[3]_replica
INFO: [Physopt 32-702] Processed net button_panel_controller/check_/button_cond/M_ctr_q_reg[3]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net button_panel_controller/check_/button_cond/M_ctr_q[0]_i_4__9_n_0.  Did not re-place instance button_panel_controller/check_/button_cond/M_ctr_q[0]_i_4__9
INFO: [Physopt 32-702] Processed net button_panel_controller/check_/button_cond/M_ctr_q[0]_i_4__9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net betaCPU/control_unit/D[4] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/D[4].  Did not re-place instance betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_2_comp
INFO: [Physopt 32-572] Net betaCPU/control_unit/D[4] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/D[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net betaCPU/r/M_guess_1_letter_1_q[6].  Re-placed instance betaCPU/r/M_guess_1_letter_1_q_reg[6]
INFO: [Physopt 32-662] Processed net betaCPU/r/M_guess_2_letter_3_q[6].  Did not re-place instance betaCPU/r/M_guess_2_letter_3_q_reg[6]
INFO: [Physopt 32-702] Processed net betaCPU/r/M_guess_2_letter_3_q[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net button_panel_controller/check_/button_cond/M_ctr_q_reg[3]_repN.  Did not re-place instance button_panel_controller/check_/button_cond/M_ctr_q_reg[3]_replica
INFO: [Physopt 32-702] Processed net button_panel_controller/check_/button_cond/M_ctr_q_reg[3]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_15_n_0_repN.  Did not re-place instance betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_15_comp_2
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_15_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/regfile_data0[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/regfile_data01_in[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net betaCPU/r/M_control_unit_regfile_out_b[1].  Re-placed instance betaCPU/r/M_matrix1_letter_index_dff_q[5]_i_2_comp_1
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_16_n_0.  Did not re-place instance betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_16
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/M_word_index_q_reg[7][2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/r/M_word_index_q_reg[7]_1[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/r/M_control_unit_regfile_out_b[2].  Did not re-place instance betaCPU/r/M_matrix4_letter_index_dff_q[6]_i_3__0
INFO: [Physopt 32-663] Processed net betaCPU/r/M_input_letter_4_q[3].  Re-placed instance betaCPU/r/M_input_letter_4_q_reg[3]
INFO: [Physopt 32-702] Processed net betaCPU/r/S[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net betaCPU/r/i__carry_i_6_n_0_repN.  Re-placed instance betaCPU/r/i__carry_i_6_comp
INFO: [Physopt 32-662] Processed net betaCPU/r/M_matrix1_letter_index_dff_q[2]_i_2_0[0].  Did not re-place instance betaCPU/r/M_matrix1_letter_index_dff_q[2]_i_2_comp
INFO: [Physopt 32-662] Processed net betaCPU/r/M_matrix1_letter_index_dff_q[2]_i_2_0[0].  Did not re-place instance betaCPU/r/M_matrix1_letter_index_dff_q[2]_i_2_comp
INFO: [Physopt 32-702] Processed net betaCPU/r/M_matrix1_letter_index_dff_q[2]_i_2_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/r/i__carry_i_7__0_n_0.  Did not re-place instance betaCPU/r/i__carry_i_7__0_comp
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/i__carry_i_5__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_stage_q_reg[3]_0.  Did not re-place instance betaCPU/control_unit/M_matrix4_letter_index_dff_q[3]_i_2
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_stage_q_reg[3]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_8_n_0.  Did not re-place instance betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_8_comp_1
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_matrix4_letter_index_dff_q[3]_i_7_n_0.  Did not re-place instance betaCPU/control_unit/M_matrix4_letter_index_dff_q[3]_i_7
INFO: [Physopt 32-662] Processed net betaCPU/r/i__carry_i_6__0_n_0_repN_1.  Did not re-place instance betaCPU/r/i__carry_i_6__0_comp_3
INFO: [Physopt 32-702] Processed net betaCPU/r/M_stage_q_reg[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/r/M_matrix1_letter_index_dff_q_reg[3]_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/r/i__carry_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/r/i__carry_i_7__0_n_0.  Did not re-place instance betaCPU/r/i__carry_i_7__0_comp
INFO: [Physopt 32-662] Processed net betaCPU/r/i__carry_i_6_n_0_repN.  Did not re-place instance betaCPU/r/i__carry_i_6_comp
INFO: [Physopt 32-662] Processed net betaCPU/r/M_control_unit_regfile_out_b[2].  Did not re-place instance betaCPU/r/M_matrix4_letter_index_dff_q[6]_i_3__0
INFO: [Physopt 32-702] Processed net betaCPU/r/M_control_unit_regfile_out_b[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/r/M_matrix4_letter_index_dff_q[6]_i_5_n_0.  Did not re-place instance betaCPU/r/M_matrix4_letter_index_dff_q[6]_i_5
INFO: [Physopt 32-702] Processed net betaCPU/r/M_matrix4_letter_index_dff_q[6]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_stage_q_reg[3]_14.  Did not re-place instance betaCPU/control_unit/M_matrix4_letter_index_dff_q[6]_i_11
INFO: [Physopt 32-662] Processed net betaCPU/r/i__carry_i_7__0_n_0.  Did not re-place instance betaCPU/r/i__carry_i_7__0_comp
INFO: [Physopt 32-702] Processed net betaCPU/r/i__carry_i_7__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/r/i__carry_i_16_n_0.  Did not re-place instance betaCPU/r/i__carry_i_16
INFO: [Physopt 32-702] Processed net betaCPU/r/i__carry_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_stage_q_reg[3]_3.  Did not re-place instance betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_9_comp_2
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_stage_q_reg[3]_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[38][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[37]_1[0].  Did not re-place instance betaCPU/control_unit/out1_carry_i_9
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[37]_1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/r/M_temp_coloured_letter_q_reg[0]_0.  Did not re-place instance betaCPU/r/M_matrix1_letter_index_dff_q[0]_i_1__0
INFO: [Physopt 32-702] Processed net betaCPU/r/M_temp_coloured_letter_q_reg[0]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net reset_cond/M_stage_q_reg[3]_14_repN.  Did not re-place instance reset_cond/M_matrix4_letter_index_dff_q[3]_i_3_replica_comp_1
INFO: [Physopt 32-702] Processed net reset_cond/M_stage_q_reg[3]_14_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/M_word_index_q_reg[7][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_stage_q_reg[3]_13[1].  Did not re-place instance betaCPU/control_unit/out1_carry_i_2
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_stage_q_reg[3]_13[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_stage_q_reg[3].  Did not re-place instance betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_5
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_stage_q_reg[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_stage_q_reg[3]_1.  Did not re-place instance betaCPU/control_unit/M_matrix1_letter_index_dff_q[1]_i_4
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_stage_q_reg[3]_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/M_word_index_q_reg[7][1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[11]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/r/M_control_unit_regfile_out_b[0].  Did not re-place instance betaCPU/r/M_matrix1_letter_index_dff_q[4]_i_2
INFO: [Physopt 32-702] Processed net betaCPU/r/M_control_unit_regfile_out_b[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/r/i__carry_i_7_n_0.  Did not re-place instance betaCPU/r/i__carry_i_7
INFO: [Physopt 32-702] Processed net betaCPU/r/i__carry_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/r/i__carry_i_14__0_n_0.  Did not re-place instance betaCPU/r/i__carry_i_14__0
INFO: [Physopt 32-702] Processed net betaCPU/r/i__carry_i_14__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net reset_cond/M_stage_q_reg[3]_34.  Did not re-place instance reset_cond/M_matrix1_letter_index_dff_q[3]_i_11
INFO: [Physopt 32-702] Processed net reset_cond/M_stage_q_reg[3]_34. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net reset_cond/M_stage_q_reg[3]_2.  Re-placed instance reset_cond/i__carry_i_8__0_comp
INFO: [Physopt 32-662] Processed net reset_cond/M_stage_q_reg[3]_2.  Did not re-place instance reset_cond/i__carry_i_8__0_comp
INFO: [Physopt 32-702] Processed net reset_cond/M_stage_q_reg[3]_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[38][2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net reset_cond/M_stage_q_reg[3]_17[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net reset_cond/M_temp_coloured_letter_q_reg[1][0].  Did not re-place instance reset_cond/M_matrix1_letter_index_dff_q[1]_i_1__0
INFO: [Physopt 32-702] Processed net reset_cond/M_temp_coloured_letter_q_reg[1][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/r/M_stage_q_reg[3]_5.  Did not re-place instance betaCPU/r/M_matrix1_letter_index_dff_q[1]_i_7
INFO: [Physopt 32-702] Processed net betaCPU/r/M_stage_q_reg[3]_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/r/M_matrix1_letter_index_dff_q[1]_i_16_n_0.  Did not re-place instance betaCPU/r/M_matrix1_letter_index_dff_q[1]_i_16
INFO: [Physopt 32-702] Processed net betaCPU/r/M_matrix1_letter_index_dff_q[1]_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[35]_1.  Did not re-place instance betaCPU/control_unit/M_matrix1_letter_index_dff_q[1]_i_23
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[35]_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[40]_0.  Did not re-place instance betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_16
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[40]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/r/M_guess_1_letter_1_q_reg[6]_0.  Did not re-place instance betaCPU/r/M_matrix1_letter_index_dff_q[6]_i_8
INFO: [Physopt 32-702] Processed net betaCPU/r/M_guess_1_letter_1_q_reg[6]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/r/M_control_unit_regfile_out_a[1].  Did not re-place instance betaCPU/r/out1_carry_i_23
INFO: [Physopt 32-702] Processed net betaCPU/r/M_control_unit_regfile_out_a[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/r/out1_carry_i_43_n_0.  Did not re-place instance betaCPU/r/out1_carry_i_43
INFO: [Physopt 32-702] Processed net betaCPU/r/out1_carry_i_43_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net keyboard_controller/o_/button_cond/M_last_q_reg.  Did not re-place instance keyboard_controller/o_/button_cond/out1_carry_i_27
INFO: [Physopt 32-702] Processed net keyboard_controller/o_/button_cond/M_last_q_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net button_panel_controller/clear_/L_edge/M_last_q_reg_1.  Did not re-place instance button_panel_controller/clear_/L_edge/out1_carry__0_i_17
INFO: [Physopt 32-702] Processed net button_panel_controller/clear_/L_edge/M_last_q_reg_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net button_panel_controller/check_/button_cond/M_ctr_q_reg[11]_0.  Did not re-place instance button_panel_controller/check_/button_cond/M_ctr_q[0]_i_2__9
INFO: [Physopt 32-702] Processed net button_panel_controller/check_/button_cond/M_ctr_q_reg[11]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net button_panel_controller/check_/button_cond/M_ctr_q[0]_i_4__9_n_0.  Did not re-place instance button_panel_controller/check_/button_cond/M_ctr_q[0]_i_4__9
INFO: [Physopt 32-702] Processed net button_panel_controller/check_/button_cond/M_ctr_q[0]_i_4__9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/D[4].  Did not re-place instance betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_2_comp
INFO: [Physopt 32-662] Processed net betaCPU/r/M_guess_1_letter_2_q_reg[3]_0[0].  Did not re-place instance betaCPU/r/M_guess_1_letter_2_q_reg[3]
INFO: [Physopt 32-702] Processed net betaCPU/r/M_guess_1_letter_2_q_reg[3]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_guess_1_letter_1_q[3]_i_2_n_0.  Did not re-place instance betaCPU/control_unit/M_guess_1_letter_1_q[3]_i_2
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_guess_1_letter_1_q[3]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_guess_1_letter_1_q[3]_i_4_n_0.  Did not re-place instance betaCPU/control_unit/M_guess_1_letter_1_q[3]_i_4
INFO: [Physopt 32-663] Processed net betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_15_n_0.  Re-placed instance betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_15_comp_1
INFO: [Physopt 32-702] Processed net betaCPU/r/M_word_index_q_reg[7]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/r/M_word_index_q[7]_i_5_n_0.  Did not re-place instance betaCPU/r/M_word_index_q[7]_i_5
INFO: [Physopt 32-702] Processed net betaCPU/r/M_word_index_q[7]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_word_index_q_reg[10]_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/r/M_control_unit_regfile_out_b[1].  Did not re-place instance betaCPU/r/M_matrix1_letter_index_dff_q[5]_i_2_comp_1
INFO: [Physopt 32-702] Processed net betaCPU/r/M_control_unit_regfile_out_b[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/r/M_matrix1_letter_index_dff_q[5]_i_4_n_0_repN.  Did not re-place instance betaCPU/r/M_matrix1_letter_index_dff_q[5]_i_4_comp
INFO: [Physopt 32-662] Processed net betaCPU/r/M_matrix1_letter_index_dff_q[5]_i_4_n_0_repN.  Did not re-place instance betaCPU/r/M_matrix1_letter_index_dff_q[5]_i_4_comp
INFO: [Physopt 32-702] Processed net betaCPU/r/M_matrix1_letter_index_dff_q[5]_i_4_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/r/M_matrix1_letter_index_dff_q[5]_i_6_n_0.  Did not re-place instance betaCPU/r/M_matrix1_letter_index_dff_q[5]_i_6
INFO: [Physopt 32-702] Processed net betaCPU/r/M_matrix1_letter_index_dff_q[5]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_guess_1_letter_1_q[3]_i_4_n_0.  Did not re-place instance betaCPU/control_unit/M_guess_1_letter_1_q[3]_i_4
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_guess_1_letter_1_q[3]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/regfile_data01_in[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/D[1].  Did not re-place instance betaCPU/control_unit/M_guess_1_letter_1_q[3]_i_1
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/D[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
Phase 3 Critical Path Optimization | Checksum: 1674d75f5

Time (s): cpu = 00:00:52 ; elapsed = 00:00:30 . Memory (MB): peak = 1499.934 ; gain = 0.000

Phase 4 Critical Path Optimization
INFO: [Physopt 32-662] Processed net betaCPU/r/M_guess_1_letter_2_q_reg[3]_0[0].  Did not re-place instance betaCPU/r/M_guess_1_letter_2_q_reg[3]
INFO: [Physopt 32-702] Processed net betaCPU/r/M_guess_1_letter_2_q_reg[3]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net button_panel_controller/check_/button_cond/M_ctr_q_reg[3]_repN.  Did not re-place instance button_panel_controller/check_/button_cond/M_ctr_q_reg[3]_replica
INFO: [Physopt 32-702] Processed net button_panel_controller/check_/button_cond/M_ctr_q_reg[3]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_guess_1_letter_1_q[3]_i_2_n_0.  Did not re-place instance betaCPU/control_unit/M_guess_1_letter_1_q[3]_i_2
INFO: [Physopt 32-710] Processed net betaCPU/control_unit/D[1]. Critical path length was reduced through logic transformation on cell betaCPU/control_unit/M_guess_1_letter_1_q[3]_i_1_comp.
INFO: [Physopt 32-663] Processed net betaCPU/r/M_guess_2_letter_3_q[5].  Re-placed instance betaCPU/r/M_guess_2_letter_3_q_reg[5]
INFO: [Physopt 32-702] Processed net betaCPU/r/M_word_index_q_reg[7]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net betaCPU/control_unit/M_stage_q_reg[3]_9.  Re-placed instance betaCPU/control_unit/M_word_index_q[7]_i_2
INFO: [Physopt 32-662] Processed net betaCPU/r/M_guess_2_letter_3_q[6].  Did not re-place instance betaCPU/r/M_guess_2_letter_3_q_reg[6]
INFO: [Physopt 32-702] Processed net betaCPU/r/M_guess_2_letter_3_q[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_15_n_0_repN.  Did not re-place instance betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_15_comp_2
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_15_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_9_n_0.  Did not re-place instance betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_9_comp
INFO: [Physopt 32-572] Net betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_9_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/r/M_control_unit_regfile_out_b[2]_repN.  Did not re-place instance betaCPU/r/M_matrix4_letter_index_dff_q[6]_i_3__0_replica
INFO: [Physopt 32-663] Processed net betaCPU/r/M_input_letter_4_q[4].  Re-placed instance betaCPU/r/M_input_letter_4_q_reg[4]
INFO: [Physopt 32-663] Processed net betaCPU/r/M_guess_1_letter_3_q[5].  Re-placed instance betaCPU/r/M_guess_1_letter_3_q_reg[5]
INFO: [Physopt 32-663] Processed net betaCPU/r/M_guess_2_letter_4_q[5].  Re-placed instance betaCPU/r/M_guess_2_letter_4_q_reg[5]
INFO: [Physopt 32-662] Processed net betaCPU/r/M_guess_3_letter_3_q[5].  Did not re-place instance betaCPU/r/M_guess_3_letter_3_q_reg[5]
INFO: [Physopt 32-702] Processed net betaCPU/r/M_guess_3_letter_3_q[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_4_n_0.  Re-placed instance betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_4_comp
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/regfile_data0[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/i__carry_i_5__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_stage_q_reg[3]_0.  Did not re-place instance betaCPU/control_unit/M_matrix4_letter_index_dff_q[3]_i_2
INFO: [Physopt 32-572] Net betaCPU/control_unit/M_stage_q_reg[3]_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_stage_q_reg[3]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/r/M_correct_letter_1_q_reg[2]_0.  Did not re-place instance betaCPU/r/M_matrix1_letter_index_dff_q[3]_i_6
INFO: [Physopt 32-572] Net betaCPU/r/M_correct_letter_1_q_reg[2]_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net betaCPU/r/M_correct_letter_1_q_reg[2]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/r/M_matrix1_letter_index_dff_q[3]_i_14_n_0.  Did not re-place instance betaCPU/r/M_matrix1_letter_index_dff_q[3]_i_14
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_8_n_0.  Did not re-place instance betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_8_comp_1
INFO: [Physopt 32-572] Net betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_8_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-663] Processed net betaCPU/r/M_guess_2_letter_3_q[4].  Re-placed instance betaCPU/r/M_guess_2_letter_3_q_reg[4]
INFO: [Physopt 32-702] Processed net betaCPU/r/M_stage_q_reg[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/r/M_matrix1_letter_index_dff_q_reg[3]_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/regfile_data01_in[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/regfile_data0_inferred__2/i__carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net betaCPU/r/M_matrix1_letter_index_dff_q[2]_i_2_0[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net betaCPU/r/M_matrix1_letter_index_dff_q[2]_i_2_0[0].  Did not re-place instance betaCPU/r/M_matrix1_letter_index_dff_q[2]_i_2_comp
INFO: [Physopt 32-572] Net betaCPU/r/M_matrix1_letter_index_dff_q[2]_i_2_0[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net betaCPU/r/M_matrix1_letter_index_dff_q[2]_i_2_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/r/i__carry_i_7__0_n_0.  Did not re-place instance betaCPU/r/i__carry_i_7__0_comp
INFO: [Physopt 32-572] Net betaCPU/r/i__carry_i_7__0_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net betaCPU/r/i__carry_i_7__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/r/i__carry_i_16_n_0.  Did not re-place instance betaCPU/r/i__carry_i_16
INFO: [Physopt 32-572] Net betaCPU/r/i__carry_i_16_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net betaCPU/r/i__carry_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net betaCPU/control_unit/M_stage_q_reg[3]_3 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_stage_q_reg[3]_3.  Did not re-place instance betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_9_comp_2
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_stage_q_reg[3]_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[38][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[37]_1[0].  Did not re-place instance betaCPU/control_unit/out1_carry_i_9
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[37]_1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/r/M_temp_coloured_letter_q_reg[0]_0.  Did not re-place instance betaCPU/r/M_matrix1_letter_index_dff_q[0]_i_1__0
INFO: [Physopt 32-702] Processed net betaCPU/r/M_temp_coloured_letter_q_reg[0]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net reset_cond/M_stage_q_reg[3]_14_repN.  Did not re-place instance reset_cond/M_matrix4_letter_index_dff_q[3]_i_3_replica_comp_1
INFO: [Physopt 32-702] Processed net reset_cond/M_stage_q_reg[3]_14_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/M_word_index_q_reg[7][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/out1_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_stage_q_reg[3]_13[1].  Did not re-place instance betaCPU/control_unit/out1_carry_i_2
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_stage_q_reg[3]_13[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_stage_q_reg[3].  Did not re-place instance betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_5
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_stage_q_reg[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net betaCPU/control_unit/M_stage_q_reg[3]_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_stage_q_reg[3]_1.  Did not re-place instance betaCPU/control_unit/M_matrix1_letter_index_dff_q[1]_i_4
INFO: [Physopt 32-572] Net betaCPU/control_unit/M_stage_q_reg[3]_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_stage_q_reg[3]_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/M_word_index_q_reg[7][1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[11]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/r/M_control_unit_regfile_out_b[0].  Did not re-place instance betaCPU/r/M_matrix1_letter_index_dff_q[4]_i_2
INFO: [Physopt 32-702] Processed net betaCPU/r/M_control_unit_regfile_out_b[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/r/i__carry_i_7_n_0.  Did not re-place instance betaCPU/r/i__carry_i_7
INFO: [Physopt 32-702] Processed net betaCPU/r/i__carry_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/r/i__carry_i_14__0_n_0.  Did not re-place instance betaCPU/r/i__carry_i_14__0
INFO: [Physopt 32-702] Processed net betaCPU/r/i__carry_i_14__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net reset_cond/M_stage_q_reg[3]_34.  Did not re-place instance reset_cond/M_matrix1_letter_index_dff_q[3]_i_11
INFO: [Physopt 32-702] Processed net reset_cond/M_stage_q_reg[3]_34. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net reset_cond/M_stage_q_reg[3]_2 was not replicated.
INFO: [Physopt 32-662] Processed net reset_cond/M_stage_q_reg[3]_2.  Did not re-place instance reset_cond/i__carry_i_8__0_comp
INFO: [Physopt 32-702] Processed net reset_cond/M_stage_q_reg[3]_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[38][2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net reset_cond/M_stage_q_reg[3]_17[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net reset_cond/M_temp_coloured_letter_q_reg[1][0].  Did not re-place instance reset_cond/M_matrix1_letter_index_dff_q[1]_i_1__0
INFO: [Physopt 32-702] Processed net reset_cond/M_temp_coloured_letter_q_reg[1][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/r/M_stage_q_reg[3]_5.  Did not re-place instance betaCPU/r/M_matrix1_letter_index_dff_q[1]_i_7
INFO: [Physopt 32-702] Processed net betaCPU/r/M_stage_q_reg[3]_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/r/M_matrix1_letter_index_dff_q[1]_i_16_n_0.  Did not re-place instance betaCPU/r/M_matrix1_letter_index_dff_q[1]_i_16
INFO: [Physopt 32-702] Processed net betaCPU/r/M_matrix1_letter_index_dff_q[1]_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[35]_1.  Did not re-place instance betaCPU/control_unit/M_matrix1_letter_index_dff_q[1]_i_23
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[35]_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[40]_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[40]_0.  Did not re-place instance betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_16
INFO: [Physopt 32-81] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[40]_0. Replicated 1 times.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[40]_0.  Did not re-place instance betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_16
INFO: [Physopt 32-572] Net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[40]_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[40]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net betaCPU/r/M_guess_1_letter_1_q_reg[6]_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net betaCPU/r/M_guess_1_letter_1_q_reg[6]_0.  Did not re-place instance betaCPU/r/M_matrix1_letter_index_dff_q[6]_i_8
INFO: [Physopt 32-702] Processed net betaCPU/r/M_guess_1_letter_1_q_reg[6]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/r/M_control_unit_regfile_out_a[1].  Did not re-place instance betaCPU/r/out1_carry_i_23
INFO: [Physopt 32-572] Net betaCPU/r/M_control_unit_regfile_out_a[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net betaCPU/r/M_control_unit_regfile_out_a[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/r/out1_carry_i_43_n_0.  Did not re-place instance betaCPU/r/out1_carry_i_43
INFO: [Physopt 32-572] Net betaCPU/r/out1_carry_i_43_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net betaCPU/r/out1_carry_i_43_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net keyboard_controller/o_/button_cond/M_last_q_reg was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net keyboard_controller/o_/button_cond/M_last_q_reg.  Did not re-place instance keyboard_controller/o_/button_cond/out1_carry_i_27
INFO: [Physopt 32-572] Net keyboard_controller/o_/button_cond/M_last_q_reg was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net keyboard_controller/o_/button_cond/M_last_q_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net button_panel_controller/clear_/L_edge/M_last_q_reg_1.  Did not re-place instance button_panel_controller/clear_/L_edge/out1_carry__0_i_17
INFO: [Physopt 32-572] Net button_panel_controller/clear_/L_edge/M_last_q_reg_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net button_panel_controller/clear_/L_edge/M_last_q_reg_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net button_panel_controller/check_/button_cond/M_ctr_q_reg[11]_0.  Did not re-place instance button_panel_controller/check_/button_cond/M_ctr_q[0]_i_2__9
INFO: [Physopt 32-134] Processed net button_panel_controller/check_/button_cond/M_ctr_q_reg[11]_0. Rewiring did not optimize the net.
INFO: [Physopt 32-572] Net button_panel_controller/check_/button_cond/M_ctr_q_reg[11]_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net button_panel_controller/check_/button_cond/M_ctr_q_reg[11]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net button_panel_controller/check_/button_cond/M_ctr_q[0]_i_4__9_n_0.  Did not re-place instance button_panel_controller/check_/button_cond/M_ctr_q[0]_i_4__9
INFO: [Physopt 32-702] Processed net button_panel_controller/check_/button_cond/M_ctr_q[0]_i_4__9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net betaCPU/control_unit/D[3]. Replicated 1 times.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_8_n_0.  Did not re-place instance betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_8_comp_1
INFO: [Physopt 32-572] Net betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_8_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_matrix4_letter_index_dff_q[3]_i_7_n_0.  Did not re-place instance betaCPU/control_unit/M_matrix4_letter_index_dff_q[3]_i_7
INFO: [Physopt 32-710] Processed net betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_8_n_0. Critical path length was reduced through logic transformation on cell betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_8_comp.
INFO: [Physopt 32-663] Processed net betaCPU/r/M_guess_2_letter_2_q[5].  Re-placed instance betaCPU/r/M_guess_2_letter_2_q_reg[5]
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/regfile_data00_in[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/regfile_data0_inferred__1/i__carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net betaCPU/r/M_control_unit_regfile_out_b[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net betaCPU/r/M_control_unit_regfile_out_b[1].  Did not re-place instance betaCPU/r/M_matrix1_letter_index_dff_q[5]_i_2_comp_1
INFO: [Physopt 32-572] Net betaCPU/r/M_control_unit_regfile_out_b[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net betaCPU/r/M_control_unit_regfile_out_b[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/r/M_matrix1_letter_index_dff_q[5]_i_4_n_0_repN.  Did not re-place instance betaCPU/r/M_matrix1_letter_index_dff_q[5]_i_4_comp
INFO: [Physopt 32-702] Processed net betaCPU/r/M_matrix1_letter_index_dff_q[5]_i_4_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/r/M_matrix1_letter_index_dff_q[5]_i_6_n_0.  Did not re-place instance betaCPU/r/M_matrix1_letter_index_dff_q[5]_i_6
INFO: [Physopt 32-572] Net betaCPU/r/M_matrix1_letter_index_dff_q[5]_i_6_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net betaCPU/r/M_matrix1_letter_index_dff_q[5]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net betaCPU/control_unit/D[4] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/D[4].  Did not re-place instance betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_2_comp
INFO: [Physopt 32-572] Net betaCPU/control_unit/D[4] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/D[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net betaCPU/r/M_guess_2_letter_3_q[6].  Re-placed instance betaCPU/r/M_guess_2_letter_3_q_reg[6]
INFO: [Physopt 32-662] Processed net betaCPU/r/M_guess_1_letter_1_q[6].  Did not re-place instance betaCPU/r/M_guess_1_letter_1_q_reg[6]
INFO: [Physopt 32-702] Processed net betaCPU/r/M_guess_1_letter_1_q[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net button_panel_controller/check_/button_cond/M_ctr_q_reg[3]_repN.  Did not re-place instance button_panel_controller/check_/button_cond/M_ctr_q_reg[3]_replica
INFO: [Physopt 32-702] Processed net button_panel_controller/check_/button_cond/M_ctr_q_reg[3]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/regfile_data00_in[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/r/M_control_unit_regfile_out_b[1].  Did not re-place instance betaCPU/r/M_matrix1_letter_index_dff_q[5]_i_2_comp_1
INFO: [Physopt 32-702] Processed net betaCPU/r/M_control_unit_regfile_out_b[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/r/M_matrix1_letter_index_dff_q[5]_i_4_n_0_repN.  Did not re-place instance betaCPU/r/M_matrix1_letter_index_dff_q[5]_i_4_comp
INFO: [Physopt 32-702] Processed net betaCPU/r/M_matrix1_letter_index_dff_q[5]_i_4_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/r/M_matrix1_letter_index_dff_q[5]_i_6_n_0.  Did not re-place instance betaCPU/r/M_matrix1_letter_index_dff_q[5]_i_6
INFO: [Physopt 32-702] Processed net betaCPU/r/M_matrix1_letter_index_dff_q[5]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_stage_q_reg[3]_3.  Did not re-place instance betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_9_comp_2
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_stage_q_reg[3]_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[38][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[37]_1[0].  Did not re-place instance betaCPU/control_unit/out1_carry_i_9
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[37]_1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/r/M_temp_coloured_letter_q_reg[0]_0.  Did not re-place instance betaCPU/r/M_matrix1_letter_index_dff_q[0]_i_1__0
INFO: [Physopt 32-702] Processed net betaCPU/r/M_temp_coloured_letter_q_reg[0]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net reset_cond/M_stage_q_reg[3]_14_repN.  Did not re-place instance reset_cond/M_matrix4_letter_index_dff_q[3]_i_3_replica_comp_1
INFO: [Physopt 32-702] Processed net reset_cond/M_stage_q_reg[3]_14_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/M_word_index_q_reg[7][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_stage_q_reg[3]_13[1].  Did not re-place instance betaCPU/control_unit/out1_carry_i_2
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_stage_q_reg[3]_13[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_stage_q_reg[3].  Did not re-place instance betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_5
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_stage_q_reg[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_stage_q_reg[3]_1.  Did not re-place instance betaCPU/control_unit/M_matrix1_letter_index_dff_q[1]_i_4
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_stage_q_reg[3]_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/M_word_index_q_reg[7][1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[11]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/r/M_control_unit_regfile_out_b[0].  Did not re-place instance betaCPU/r/M_matrix1_letter_index_dff_q[4]_i_2
INFO: [Physopt 32-702] Processed net betaCPU/r/M_control_unit_regfile_out_b[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/r/i__carry_i_7_n_0.  Did not re-place instance betaCPU/r/i__carry_i_7
INFO: [Physopt 32-702] Processed net betaCPU/r/i__carry_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/r/i__carry_i_14__0_n_0.  Did not re-place instance betaCPU/r/i__carry_i_14__0
INFO: [Physopt 32-702] Processed net betaCPU/r/i__carry_i_14__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net reset_cond/M_stage_q_reg[3]_34.  Did not re-place instance reset_cond/M_matrix1_letter_index_dff_q[3]_i_11
INFO: [Physopt 32-702] Processed net reset_cond/M_stage_q_reg[3]_34. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net reset_cond/M_stage_q_reg[3]_2.  Did not re-place instance reset_cond/i__carry_i_8__0_comp
INFO: [Physopt 32-702] Processed net reset_cond/M_stage_q_reg[3]_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[38][2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net reset_cond/M_stage_q_reg[3]_17[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net reset_cond/M_temp_coloured_letter_q_reg[1][0].  Did not re-place instance reset_cond/M_matrix1_letter_index_dff_q[1]_i_1__0
INFO: [Physopt 32-702] Processed net reset_cond/M_temp_coloured_letter_q_reg[1][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/r/M_stage_q_reg[3]_5.  Did not re-place instance betaCPU/r/M_matrix1_letter_index_dff_q[1]_i_7
INFO: [Physopt 32-702] Processed net betaCPU/r/M_stage_q_reg[3]_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/r/M_matrix1_letter_index_dff_q[1]_i_16_n_0.  Did not re-place instance betaCPU/r/M_matrix1_letter_index_dff_q[1]_i_16
INFO: [Physopt 32-702] Processed net betaCPU/r/M_matrix1_letter_index_dff_q[1]_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[35]_1.  Did not re-place instance betaCPU/control_unit/M_matrix1_letter_index_dff_q[1]_i_23
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[35]_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[40]_0.  Did not re-place instance betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_16
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[40]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/r/M_guess_1_letter_1_q_reg[6]_0.  Did not re-place instance betaCPU/r/M_matrix1_letter_index_dff_q[6]_i_8
INFO: [Physopt 32-702] Processed net betaCPU/r/M_guess_1_letter_1_q_reg[6]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/r/M_control_unit_regfile_out_a[1].  Did not re-place instance betaCPU/r/out1_carry_i_23
INFO: [Physopt 32-702] Processed net betaCPU/r/M_control_unit_regfile_out_a[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/r/out1_carry_i_43_n_0.  Did not re-place instance betaCPU/r/out1_carry_i_43
INFO: [Physopt 32-702] Processed net betaCPU/r/out1_carry_i_43_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net keyboard_controller/o_/button_cond/M_last_q_reg.  Did not re-place instance keyboard_controller/o_/button_cond/out1_carry_i_27
INFO: [Physopt 32-702] Processed net keyboard_controller/o_/button_cond/M_last_q_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net button_panel_controller/clear_/L_edge/M_last_q_reg_1.  Did not re-place instance button_panel_controller/clear_/L_edge/out1_carry__0_i_17
INFO: [Physopt 32-702] Processed net button_panel_controller/clear_/L_edge/M_last_q_reg_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net button_panel_controller/check_/button_cond/M_ctr_q_reg[11]_0.  Did not re-place instance button_panel_controller/check_/button_cond/M_ctr_q[0]_i_2__9
INFO: [Physopt 32-702] Processed net button_panel_controller/check_/button_cond/M_ctr_q_reg[11]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net button_panel_controller/check_/button_cond/M_ctr_q[0]_i_4__9_n_0.  Did not re-place instance button_panel_controller/check_/button_cond/M_ctr_q[0]_i_4__9
INFO: [Physopt 32-702] Processed net button_panel_controller/check_/button_cond/M_ctr_q[0]_i_4__9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/D[4].  Did not re-place instance betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_2_comp
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/D[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
Phase 4 Critical Path Optimization | Checksum: 1674d75f5

Time (s): cpu = 00:01:14 ; elapsed = 00:00:43 . Memory (MB): peak = 1499.934 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1499.934 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-15.889 | TNS=-6110.437 |
=======
Phase 2 DSP Register Optimization | Checksum: 102f6e0aa

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.192 . Memory (MB): peak = 1747.773 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-27.237 | TNS=-9231.984 |
INFO: [Physopt 32-663] Processed net betaCPU/r/M_guess_2_letter_1_q[3].  Re-placed instance betaCPU/r/M_guess_2_letter_1_q_reg[3]
INFO: [Physopt 32-735] Processed net betaCPU/r/M_guess_2_letter_1_q[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-27.185 | TNS=-9231.604 |
INFO: [Physopt 32-663] Processed net betaCPU/r/M_correct_letter_3_q[0].  Re-placed instance betaCPU/r/M_correct_letter_3_q_reg[0]
INFO: [Physopt 32-735] Processed net betaCPU/r/M_correct_letter_3_q[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-27.185 | TNS=-9231.439 |
INFO: [Physopt 32-663] Processed net betaCPU/r/M_correct_letter_3_q[2].  Re-placed instance betaCPU/r/M_correct_letter_3_q_reg[2]
INFO: [Physopt 32-735] Processed net betaCPU/r/M_correct_letter_3_q[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-27.185 | TNS=-9231.135 |
INFO: [Physopt 32-663] Processed net betaCPU/r/M_correct_letter_3_q[4].  Re-placed instance betaCPU/r/M_correct_letter_3_q_reg[4]
INFO: [Physopt 32-735] Processed net betaCPU/r/M_correct_letter_3_q[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-27.042 | TNS=-9230.791 |
INFO: [Physopt 32-702] Processed net betaCPU/r/M_correct_letter_3_q[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net keyboard_controller/a_/button_cond/M_ctr_q_reg[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net betaCPU/control_unit/M_guess_2_letter_2_q[6]_i_2_0[0]. Critical path length was reduced through logic transformation on cell betaCPU/control_unit/M_correct_letter_3_q[4]_i_1_comp.
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/M_correct_letter_2_q[4]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-27.011 | TNS=-9228.324 |
INFO: [Physopt 32-663] Processed net betaCPU/r/M_guess_2_letter_1_q[3].  Re-placed instance betaCPU/r/M_guess_2_letter_1_q_reg[3]
INFO: [Physopt 32-735] Processed net betaCPU/r/M_guess_2_letter_1_q[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-26.989 | TNS=-9228.351 |
INFO: [Physopt 32-702] Processed net betaCPU/r/M_k_q[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net betaCPU/control_unit/M_k_q_reg[0]. Critical path length was reduced through logic transformation on cell betaCPU/control_unit/M_k_q[0]_i_1_comp.
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/M_j_q[2]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-26.932 | TNS=-9228.288 |
INFO: [Physopt 32-702] Processed net betaCPU/r/M_j_q[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net betaCPU/control_unit/M_j_q_reg[0]. Critical path length was reduced through logic transformation on cell betaCPU/control_unit/M_j_q[0]_i_1_comp.
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/M_j_q[2]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-26.921 | TNS=-9228.269 |
INFO: [Physopt 32-663] Processed net betaCPU/r/M_guess_2_letter_4_q[3].  Re-placed instance betaCPU/r/M_guess_2_letter_4_q_reg[3]
INFO: [Physopt 32-735] Processed net betaCPU/r/M_guess_2_letter_4_q[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-26.915 | TNS=-9227.830 |
INFO: [Physopt 32-663] Processed net betaCPU/r/M_guess_4_letter_3_q[3].  Re-placed instance betaCPU/r/M_guess_4_letter_3_q_reg[3]
INFO: [Physopt 32-735] Processed net betaCPU/r/M_guess_4_letter_3_q[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-26.900 | TNS=-9227.475 |
INFO: [Physopt 32-663] Processed net betaCPU/r/M_guess_4_letter_2_q[3].  Re-placed instance betaCPU/r/M_guess_4_letter_2_q_reg[3]
INFO: [Physopt 32-735] Processed net betaCPU/r/M_guess_4_letter_2_q[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-26.897 | TNS=-9227.388 |
INFO: [Physopt 32-663] Processed net betaCPU/r/M_guess_2_letter_1_q[6].  Re-placed instance betaCPU/r/M_guess_2_letter_1_q_reg[6]
INFO: [Physopt 32-735] Processed net betaCPU/r/M_guess_2_letter_1_q[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-26.896 | TNS=-9226.850 |
INFO: [Physopt 32-663] Processed net betaCPU/r/M_correct_letter_2_q[1].  Re-placed instance betaCPU/r/M_correct_letter_2_q_reg[1]
INFO: [Physopt 32-735] Processed net betaCPU/r/M_correct_letter_2_q[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-26.896 | TNS=-9226.965 |
INFO: [Physopt 32-663] Processed net betaCPU/r/M_correct_letter_2_q[2].  Re-placed instance betaCPU/r/M_correct_letter_2_q_reg[2]
INFO: [Physopt 32-735] Processed net betaCPU/r/M_correct_letter_2_q[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-26.896 | TNS=-9227.062 |
INFO: [Physopt 32-663] Processed net betaCPU/r/M_correct_letter_2_q[4].  Re-placed instance betaCPU/r/M_correct_letter_2_q_reg[4]
INFO: [Physopt 32-735] Processed net betaCPU/r/M_correct_letter_2_q[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-26.887 | TNS=-9226.937 |
INFO: [Physopt 32-663] Processed net betaCPU/r/M_correct_letter_2_q[0].  Re-placed instance betaCPU/r/M_correct_letter_2_q_reg[0]
INFO: [Physopt 32-735] Processed net betaCPU/r/M_correct_letter_2_q[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-26.885 | TNS=-9227.027 |
INFO: [Physopt 32-663] Processed net betaCPU/r/M_correct_letter_4_q[2].  Re-placed instance betaCPU/r/M_correct_letter_4_q_reg[2]
INFO: [Physopt 32-735] Processed net betaCPU/r/M_correct_letter_4_q[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-26.885 | TNS=-9227.281 |
INFO: [Physopt 32-663] Processed net betaCPU/r/M_correct_letter_4_q[3].  Re-placed instance betaCPU/r/M_correct_letter_4_q_reg[3]
INFO: [Physopt 32-735] Processed net betaCPU/r/M_correct_letter_4_q[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-26.885 | TNS=-9227.273 |
INFO: [Physopt 32-663] Processed net betaCPU/r/M_correct_letter_4_q[4].  Re-placed instance betaCPU/r/M_correct_letter_4_q_reg[4]
INFO: [Physopt 32-735] Processed net betaCPU/r/M_correct_letter_4_q[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-26.883 | TNS=-9227.494 |
INFO: [Physopt 32-663] Processed net betaCPU/r/M_num_correct_q[0].  Re-placed instance betaCPU/r/M_num_correct_q_reg[0]
INFO: [Physopt 32-735] Processed net betaCPU/r/M_num_correct_q[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-26.882 | TNS=-9227.474 |
INFO: [Physopt 32-702] Processed net betaCPU/r/M_num_correct_q[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net keyboard_controller/a_/button_cond/M_ctr_q_reg[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net betaCPU/control_unit/M_i_q[2]_i_2_n_0.  Re-placed instance betaCPU/control_unit/M_i_q[2]_i_2
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/M_i_q[2]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-26.877 | TNS=-9226.649 |
INFO: [Physopt 32-702] Processed net betaCPU/r/M_correct_letter_2_q[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_correct_letter_2_q[4]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net betaCPU/control_unit/M_input_ctr_q[0]_i_2_n_0.  Re-placed instance betaCPU/control_unit/M_input_ctr_q[0]_i_2
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/M_input_ctr_q[0]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-26.870 | TNS=-9227.104 |
INFO: [Physopt 32-663] Processed net betaCPU/r/M_guess_4_letter_2_q[5].  Re-placed instance betaCPU/r/M_guess_4_letter_2_q_reg[5]
INFO: [Physopt 32-735] Processed net betaCPU/r/M_guess_4_letter_2_q[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-26.865 | TNS=-9227.097 |
INFO: [Physopt 32-663] Processed net betaCPU/r/M_guess_4_letter_3_q[2].  Re-placed instance betaCPU/r/M_guess_4_letter_3_q_reg[2]
INFO: [Physopt 32-735] Processed net betaCPU/r/M_guess_4_letter_3_q[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-26.851 | TNS=-9227.023 |
INFO: [Physopt 32-663] Processed net betaCPU/r/M_correct_letter_3_q[3].  Re-placed instance betaCPU/r/M_correct_letter_3_q_reg[3]
INFO: [Physopt 32-735] Processed net betaCPU/r/M_correct_letter_3_q[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-26.847 | TNS=-9227.008 |
INFO: [Physopt 32-663] Processed net betaCPU/r/M_guess_4_letter_1_q[5].  Re-placed instance betaCPU/r/M_guess_4_letter_1_q_reg[5]
INFO: [Physopt 32-735] Processed net betaCPU/r/M_guess_4_letter_1_q[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-26.846 | TNS=-9226.972 |
INFO: [Physopt 32-663] Processed net betaCPU/r/M_guess_4_letter_1_q[0].  Re-placed instance betaCPU/r/M_guess_4_letter_1_q_reg[0]
INFO: [Physopt 32-735] Processed net betaCPU/r/M_guess_4_letter_1_q[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-26.846 | TNS=-9227.208 |
INFO: [Physopt 32-663] Processed net betaCPU/r/M_guess_4_letter_1_q[1].  Re-placed instance betaCPU/r/M_guess_4_letter_1_q_reg[1]
INFO: [Physopt 32-735] Processed net betaCPU/r/M_guess_4_letter_1_q[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-26.846 | TNS=-9226.841 |
INFO: [Physopt 32-663] Processed net betaCPU/r/M_correct_letter_4_q[3].  Re-placed instance betaCPU/r/M_correct_letter_4_q_reg[3]
INFO: [Physopt 32-735] Processed net betaCPU/r/M_correct_letter_4_q[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-26.844 | TNS=-9226.772 |
INFO: [Physopt 32-702] Processed net betaCPU/r/M_guess_4_letter_1_q[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 19 pins.
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/M_guess_2_letter_1_q[6]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-26.844 | TNS=-9224.532 |
INFO: [Physopt 32-663] Processed net betaCPU/r/M_input_letter_1_q[3].  Re-placed instance betaCPU/r/M_input_letter_1_q_reg[3]
INFO: [Physopt 32-735] Processed net betaCPU/r/M_input_letter_1_q[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-26.843 | TNS=-9224.376 |
INFO: [Physopt 32-663] Processed net betaCPU/r/M_temp_coloured_letter_q[3].  Re-placed instance betaCPU/r/M_temp_coloured_letter_q_reg[3]
INFO: [Physopt 32-735] Processed net betaCPU/r/M_temp_coloured_letter_q[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-26.841 | TNS=-9224.195 |
INFO: [Physopt 32-663] Processed net betaCPU/r/M_guess_3_letter_3_q[5].  Re-placed instance betaCPU/r/M_guess_3_letter_3_q_reg[5]
INFO: [Physopt 32-735] Processed net betaCPU/r/M_guess_3_letter_3_q[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-26.840 | TNS=-9223.802 |
INFO: [Physopt 32-663] Processed net betaCPU/r/M_guess_2_letter_3_q[5].  Re-placed instance betaCPU/r/M_guess_2_letter_3_q_reg[5]
INFO: [Physopt 32-735] Processed net betaCPU/r/M_guess_2_letter_3_q[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-26.834 | TNS=-9223.586 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-26.834 | TNS=-9223.586 |
Phase 3 Critical Path Optimization | Checksum: 102f6e0aa

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1747.773 ; gain = 0.000

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-26.834 | TNS=-9223.586 |
INFO: [Physopt 32-663] Processed net betaCPU/r/M_correct_letter_2_q[3].  Re-placed instance betaCPU/r/M_correct_letter_2_q_reg[3]
INFO: [Physopt 32-735] Processed net betaCPU/r/M_correct_letter_2_q[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-26.830 | TNS=-9223.430 |
INFO: [Physopt 32-702] Processed net betaCPU/r/M_correct_letter_2_q[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net keyboard_controller/a_/button_cond/M_ctr_q_reg[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net betaCPU/control_unit/M_guess_2_letter_1_q[6]_i_5_0[0]. Critical path length was reduced through logic transformation on cell betaCPU/control_unit/M_correct_letter_2_q[4]_i_1_comp.
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/M_correct_letter_2_q[4]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-26.822 | TNS=-9221.390 |
INFO: [Physopt 32-702] Processed net betaCPU/r/M_j_q[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net betaCPU/control_unit/M_j_q[2]_i_2_n_0_repN_1.  Re-placed instance betaCPU/control_unit/M_j_q[2]_i_2_comp_1
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/M_j_q[2]_i_2_n_0_repN_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-26.822 | TNS=-9221.350 |
INFO: [Physopt 32-702] Processed net betaCPU/r/M_correct_letter_4_q[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net betaCPU/control_unit/M_guess_2_letter_3_q[6]_i_2_0[0]. Critical path length was reduced through logic transformation on cell betaCPU/control_unit/M_correct_letter_4_q[4]_i_1_comp.
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/M_correct_letter_2_q[4]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-26.822 | TNS=-9220.484 |
INFO: [Physopt 32-663] Processed net betaCPU/r/M_guess_4_letter_1_q[3].  Re-placed instance betaCPU/r/M_guess_4_letter_1_q_reg[3]
INFO: [Physopt 32-735] Processed net betaCPU/r/M_guess_4_letter_1_q[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-26.822 | TNS=-9220.860 |
INFO: [Physopt 32-663] Processed net betaCPU/r/M_temp_guess_g_letter_i_q[3].  Re-placed instance betaCPU/r/M_temp_guess_g_letter_i_q_reg[3]
INFO: [Physopt 32-735] Processed net betaCPU/r/M_temp_guess_g_letter_i_q[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-26.821 | TNS=-9220.558 |
INFO: [Physopt 32-663] Processed net betaCPU/r/M_temp_coloured_letter_q[1].  Re-placed instance betaCPU/r/M_temp_coloured_letter_q_reg[1]
INFO: [Physopt 32-735] Processed net betaCPU/r/M_temp_coloured_letter_q[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-26.821 | TNS=-9220.735 |
INFO: [Physopt 32-663] Processed net betaCPU/r/M_temp_coloured_letter_q[4].  Re-placed instance betaCPU/r/M_temp_coloured_letter_q_reg[4]
INFO: [Physopt 32-735] Processed net betaCPU/r/M_temp_coloured_letter_q[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-26.821 | TNS=-9221.070 |
INFO: [Physopt 32-663] Processed net betaCPU/r/M_temp_coloured_letter_q_reg[6]_0[0].  Re-placed instance betaCPU/r/M_temp_coloured_letter_q_reg[5]
INFO: [Physopt 32-735] Processed net betaCPU/r/M_temp_coloured_letter_q_reg[6]_0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-26.821 | TNS=-9221.070 |
INFO: [Physopt 32-663] Processed net betaCPU/r/M_temp_coloured_letter_q_reg[6]_0[1].  Re-placed instance betaCPU/r/M_temp_coloured_letter_q_reg[6]
INFO: [Physopt 32-735] Processed net betaCPU/r/M_temp_coloured_letter_q_reg[6]_0[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-26.821 | TNS=-9220.807 |
INFO: [Physopt 32-702] Processed net betaCPU/r/M_correct_letter_3_q[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net keyboard_controller/a_/button_cond/M_ctr_q_reg[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_guess_2_letter_1_q[3]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/random_number_generator/in18[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/random_number_generator/M_guess_2_letter_1_q[2]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/M_word_index_q[10]_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net betaCPU/game_alu/FSM_sequential_M_game_fsm_q_reg[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-26.808 | TNS=-9216.399 |
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/FSM_sequential_M_game_fsm_q_reg[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net betaCPU/game_alu/io_led_OBUF[21]_inst_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-26.771 | TNS=-9203.855 |
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/io_led_OBUF[21]_inst_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net betaCPU/game_alu/io_led_OBUF[21]_inst_i_12_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-26.654 | TNS=-9164.192 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net betaCPU/game_alu/io_led_OBUF[21]_inst_i_12_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-26.582 | TNS=-9139.784 |
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/io_led_OBUF[21]_inst_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/M_word_index_q_reg[10]_i_28_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_w_q_reg[2][2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_guess_2_letter_1_q[3]_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_control_unit_regfile_out_b[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/r/M_correct_k_q_reg[2]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/r/M_matrix1_letter_address_dff_q[2]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/FSM_sequential_M_game_fsm_q_reg[1]_1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/M_word_index_q[7]_i_12_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-26.206 | TNS=-9010.816 |
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_word_index_q[7]_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/M_w_q_reg[0][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_w_q_reg[2][1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_guess_2_letter_1_q[3]_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_control_unit_regfile_out_b[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_matrix1_letter_address_dff_q[1]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_stage_q_reg[3]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_word_index_q[7]_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/M_game_alu_alu[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/M_guess_2_letter_1_q_reg[3]_i_6_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_w_q_reg[2][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_control_unit_regfile_out_b[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net betaCPU/control_unit/M_matrix1_letter_address_dff_q[0]_i_3_n_0.  Re-placed instance betaCPU/control_unit/M_matrix1_letter_address_dff_q[0]_i_3
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/M_matrix1_letter_address_dff_q[0]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-25.918 | TNS=-8909.728 |
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_matrix1_letter_address_dff_q[0]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_stage_q_reg[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/M_word_index_q[7]_i_18_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-25.828 | TNS=-8878.137 |
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_word_index_q[7]_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net betaCPU/game_alu/M_game_alu_alu[3].  Re-placed instance betaCPU/game_alu/M_word_index_q[7]_i_22
INFO: [Physopt 32-735] Processed net betaCPU/game_alu/M_game_alu_alu[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-25.680 | TNS=-8826.190 |
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/M_game_alu_alu[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/M_w_q_reg[0][1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/M_guess_2_letter_1_q[3]_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/FSM_sequential_M_game_fsm_q_reg[0]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net betaCPU/control_unit/M_control_unit_regfile_rb[5].  Re-placed instance betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_15
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/M_control_unit_regfile_rb[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-25.443 | TNS=-8742.057 |
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_control_unit_regfile_rb[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/O[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_w_q_reg[6][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_guess_2_letter_1_q[6]_i_63_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_control_unit_regfile_out_b[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/r/M_correct_k_q_reg[4]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_correct_letter_1_q_reg[4]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net reset_cond/M_stage_q_reg[3]_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/FSM_sequential_M_game_fsm_q_reg[0]_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 19 pins.
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/M_matrix1_letter_address_dff_q[0]_i_17_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-25.228 | TNS=-8664.872 |
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_matrix1_letter_address_dff_q[0]_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/M_game_alu_alu[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/io_led_OBUF[21]_inst_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/O[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/M_guess_2_letter_1_q[6]_i_49_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_control_unit_regfile_out_a[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net betaCPU/r/M_correct_k_q_reg[4]_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-25.215 | TNS=-8659.853 |
INFO: [Physopt 32-702] Processed net reset_cond/Q[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/M_game_alu_a[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_control_unit_regfile_out_a[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/io_led_OBUF[5]_inst_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/io_led_OBUF[11]_inst_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/FSM_sequential_M_game_fsm_q_reg[1]_2[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/io_led_OBUF[11]_inst_i_22_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/io_led_OBUF[11]_inst_i_23_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/inputAlu_b_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_control_unit_regfile_data[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-25.215 | TNS=-8659.853 |
Phase 4 Critical Path Optimization | Checksum: 102f6e0aa

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1747.773 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1747.773 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-25.215 | TNS=-8659.853 |
>>>>>>> 81d1d9559e6e53b259c73dd88862c923e336802b

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
<<<<<<< HEAD
|  Critical Path  |          5.645  |       1641.348  |           11  |              0  |                   175  |           0  |           2  |  00:00:42  |
|  Total          |          5.645  |       1641.348  |           11  |              0  |                   175  |           0  |           3  |  00:00:42  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1499.934 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: b459c552

Time (s): cpu = 00:01:14 ; elapsed = 00:00:43 . Memory (MB): peak = 1499.934 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
985 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:01:14 ; elapsed = 00:00:43 . Memory (MB): peak = 1499.934 ; gain = 0.000
=======
|  Critical Path  |          2.022  |        572.131  |            0  |              0  |                    55  |           0  |           2  |  00:00:05  |
|  Total          |          2.022  |        572.131  |            0  |              0  |                    55  |           0  |           3  |  00:00:05  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1747.773 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 1a2186653

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1747.773 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
325 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1747.773 ; gain = 0.000
>>>>>>> 81d1d9559e6e53b259c73dd88862c923e336802b
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
<<<<<<< HEAD
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.197 . Memory (MB): peak = 1505.059 ; gain = 5.125
INFO: [Common 17-1381] The checkpoint 'C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.runs/impl_1/au_top_0_physopt.dcp' has been generated.
=======
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.139 . Memory (MB): peak = 1747.773 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.runs/impl_1/au_top_0_physopt.dcp' has been generated.
>>>>>>> 81d1d9559e6e53b259c73dd88862c923e336802b
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
<<<<<<< HEAD
Checksum: PlaceDB: 61eec5f6 ConstDB: 0 ShapeSum: 55f4adb RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 10773b14e

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1611.918 ; gain = 94.816
Post Restoration Checksum: NetGraph: d0014057 NumContArr: 377270f7 Constraints: 0 Timing: 0
=======

Phase 1 Build RT Design
Checksum: PlaceDB: c824832c ConstDB: 0 ShapeSum: beac049b RouteDB: 0
Post Restoration Checksum: NetGraph: 1321ad30 NumContArr: 4a888140 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 5daa2e70

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1826.195 ; gain = 63.613
>>>>>>> 81d1d9559e6e53b259c73dd88862c923e336802b

Phase 2 Router Initialization

Phase 2.1 Create Timer
<<<<<<< HEAD
Phase 2.1 Create Timer | Checksum: 10773b14e

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1611.926 ; gain = 94.824

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 10773b14e

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1617.945 ; gain = 100.844

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 10773b14e

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1617.945 ; gain = 100.844
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 26bf2f35f

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1630.199 ; gain = 113.098
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-15.090| TNS=-5770.674| WHS=-0.115 | THS=-7.336 |

Phase 2 Router Initialization | Checksum: 2d33d395e

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1630.199 ; gain = 113.098
=======
Phase 2.1 Create Timer | Checksum: 5daa2e70

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1826.195 ; gain = 63.613

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 5daa2e70

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1832.223 ; gain = 69.641

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 5daa2e70

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1832.223 ; gain = 69.641
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 14b9bb5c9

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1839.895 ; gain = 77.312
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-24.124| TNS=-8254.101| WHS=-0.144 | THS=-8.050 |

>>>>>>> 81d1d9559e6e53b259c73dd88862c923e336802b

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
<<<<<<< HEAD
  Number of Failed Nets               = 1814
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1814
=======
  Number of Failed Nets               = 1390
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1390
>>>>>>> 81d1d9559e6e53b259c73dd88862c923e336802b
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1f558d99a

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1841.855 ; gain = 79.273

Phase 3 Initial Routing

Phase 3.1 Global Routing
<<<<<<< HEAD
Phase 3.1 Global Routing | Checksum: 2d33d395e

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1630.484 ; gain = 113.383
Phase 3 Initial Routing | Checksum: 2738bbe73

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1630.484 ; gain = 113.383
INFO: [Route 35-580] Design has 14 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|                    clk_0 |                    clk_0 |                                                                                  betaCPU/r/M_k_q_reg[2]/D|
|                    clk_0 |                    clk_0 |                                                                                  betaCPU/r/M_j_q_reg[2]/D|
|                    clk_0 |                    clk_0 |                                                                                  betaCPU/r/M_g_q_reg[2]/D|
|                    clk_0 |                    clk_0 |                                                                          betaCPU/r/M_input_ctr_q_reg[1]/D|
|                    clk_0 |                    clk_0 |                                                                                  betaCPU/r/M_j_q_reg[0]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
=======
Phase 3.1 Global Routing | Checksum: 1f558d99a

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1841.855 ; gain = 79.273
Phase 3 Initial Routing | Checksum: 1c9f832d2

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1841.855 ; gain = 79.273
INFO: [Route 35-580] Design has 12 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+==============+===============+====================================+
| Launch Clock | Capture Clock | Pin                                |
+==============+===============+====================================+
| clk_0        | clk_0         | betaCPU/r/M_num_correct_q_reg[2]/D |
| clk_0        | clk_0         | betaCPU/r/M_k_q_reg[2]/D           |
| clk_0        | clk_0         | betaCPU/r/M_j_q_reg[2]/D           |
| clk_0        | clk_0         | betaCPU/r/M_oka_mode_q_reg[0]/D    |
| clk_0        | clk_0         | betaCPU/r/M_g_q_reg[2]/D           |
+--------------+---------------+------------------------------------+
>>>>>>> 81d1d9559e6e53b259c73dd88862c923e336802b

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
<<<<<<< HEAD
 Number of Nodes with overlaps = 675
 Number of Nodes with overlaps = 319
 Number of Nodes with overlaps = 188
 Number of Nodes with overlaps = 141
 Number of Nodes with overlaps = 83
 Number of Nodes with overlaps = 52
 Number of Nodes with overlaps = 37
 Number of Nodes with overlaps = 12
=======
 Number of Nodes with overlaps = 399
 Number of Nodes with overlaps = 136
 Number of Nodes with overlaps = 103
 Number of Nodes with overlaps = 48
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
>>>>>>> 81d1d9559e6e53b259c73dd88862c923e336802b
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
<<<<<<< HEAD
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-17.342| TNS=-6371.801| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 218aea28e

Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 1630.484 ; gain = 113.383

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 35
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-16.793| TNS=-6225.015| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: d669cf66

Time (s): cpu = 00:00:30 ; elapsed = 00:00:25 . Memory (MB): peak = 1630.484 ; gain = 113.383

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 84
 Number of Nodes with overlaps = 46
 Number of Nodes with overlaps = 35
 Number of Nodes with overlaps = 33
 Number of Nodes with overlaps = 36
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
=======
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-26.242| TNS=-9049.802| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 2ae92dcfd

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 1841.855 ; gain = 79.273

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 26
 Number of Nodes with overlaps = 51
 Number of Nodes with overlaps = 51
 Number of Nodes with overlaps = 27
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
>>>>>>> 81d1d9559e6e53b259c73dd88862c923e336802b
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-26.093| TNS=-9025.821| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 6e25708f

Time (s): cpu = 00:00:29 ; elapsed = 00:00:25 . Memory (MB): peak = 1841.855 ; gain = 79.273

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 42
 Number of Nodes with overlaps = 34
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-25.310| TNS=-8750.946| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 18f6ee8ab

Time (s): cpu = 00:00:31 ; elapsed = 00:00:26 . Memory (MB): peak = 1841.855 ; gain = 79.273

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
<<<<<<< HEAD
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-16.948| TNS=-6216.770| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 259fc6d41

Time (s): cpu = 00:00:34 ; elapsed = 00:00:27 . Memory (MB): peak = 1630.484 ; gain = 113.383
Phase 4 Rip-up And Reroute | Checksum: 259fc6d41

Time (s): cpu = 00:00:34 ; elapsed = 00:00:27 . Memory (MB): peak = 1630.484 ; gain = 113.383
=======
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-25.365| TNS=-8770.935| WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: 1c36ff133

Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 1841.855 ; gain = 79.273
Phase 4 Rip-up And Reroute | Checksum: 1c36ff133

Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 1841.855 ; gain = 79.273
>>>>>>> 81d1d9559e6e53b259c73dd88862c923e336802b

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
<<<<<<< HEAD
Phase 5.1.1 Update Timing | Checksum: 20ff5ca78

Time (s): cpu = 00:00:34 ; elapsed = 00:00:28 . Memory (MB): peak = 1630.484 ; gain = 113.383
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-16.785| TNS=-6215.646| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 9bf826ce

Time (s): cpu = 00:00:34 ; elapsed = 00:00:28 . Memory (MB): peak = 1635.160 ; gain = 118.059

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 9bf826ce

Time (s): cpu = 00:00:34 ; elapsed = 00:00:28 . Memory (MB): peak = 1635.160 ; gain = 118.059
Phase 5 Delay and Skew Optimization | Checksum: 9bf826ce

Time (s): cpu = 00:00:34 ; elapsed = 00:00:28 . Memory (MB): peak = 1635.160 ; gain = 118.059
=======
Phase 5.1.1 Update Timing | Checksum: 1729d4fc2

Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 1841.855 ; gain = 79.273
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-25.230| TNS=-8718.928| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1426a99f7

Time (s): cpu = 00:00:34 ; elapsed = 00:00:28 . Memory (MB): peak = 1857.012 ; gain = 94.430

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1426a99f7

Time (s): cpu = 00:00:34 ; elapsed = 00:00:28 . Memory (MB): peak = 1857.012 ; gain = 94.430
Phase 5 Delay and Skew Optimization | Checksum: 1426a99f7

Time (s): cpu = 00:00:34 ; elapsed = 00:00:28 . Memory (MB): peak = 1857.012 ; gain = 94.430
>>>>>>> 81d1d9559e6e53b259c73dd88862c923e336802b

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
<<<<<<< HEAD
Phase 6.1.1 Update Timing | Checksum: e35a41e8

Time (s): cpu = 00:00:34 ; elapsed = 00:00:28 . Memory (MB): peak = 1635.160 ; gain = 118.059
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-16.756| TNS=-6190.141| WHS=0.059  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: e35a41e8

Time (s): cpu = 00:00:34 ; elapsed = 00:00:28 . Memory (MB): peak = 1635.160 ; gain = 118.059
Phase 6 Post Hold Fix | Checksum: e35a41e8

Time (s): cpu = 00:00:34 ; elapsed = 00:00:28 . Memory (MB): peak = 1635.160 ; gain = 118.059
=======
Phase 6.1.1 Update Timing | Checksum: 102b28e0e

Time (s): cpu = 00:00:34 ; elapsed = 00:00:28 . Memory (MB): peak = 1857.012 ; gain = 94.430
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-25.169| TNS=-8699.677| WHS=0.037  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1aa4b7572

Time (s): cpu = 00:00:34 ; elapsed = 00:00:28 . Memory (MB): peak = 1857.012 ; gain = 94.430
Phase 6 Post Hold Fix | Checksum: 1aa4b7572

Time (s): cpu = 00:00:34 ; elapsed = 00:00:28 . Memory (MB): peak = 1857.012 ; gain = 94.430
>>>>>>> 81d1d9559e6e53b259c73dd88862c923e336802b

Phase 7 Route finalize

Router Utilization Summary
<<<<<<< HEAD
  Global Vertical Routing Utilization    = 0.684127 %
  Global Horizontal Routing Utilization  = 0.794508 %
=======
  Global Vertical Routing Utilization    = 0.669776 %
  Global Horizontal Routing Utilization  = 0.707965 %
>>>>>>> 81d1d9559e6e53b259c73dd88862c923e336802b
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
<<<<<<< HEAD
North Dir 1x1 Area, Max Cong = 54.0541%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 52.2523%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 69.1176%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 58.8235%, No Congested Regions.
=======
North Dir 1x1 Area, Max Cong = 58.5586%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 62.1622%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 60.2941%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 61.7647%, No Congested Regions.
>>>>>>> 81d1d9559e6e53b259c73dd88862c923e336802b

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

<<<<<<< HEAD
Phase 7 Route finalize | Checksum: 377d3d1b

Time (s): cpu = 00:00:34 ; elapsed = 00:00:28 . Memory (MB): peak = 1635.160 ; gain = 118.059
=======
Phase 7 Route finalize | Checksum: e77583c6

Time (s): cpu = 00:00:34 ; elapsed = 00:00:28 . Memory (MB): peak = 1857.012 ; gain = 94.430
>>>>>>> 81d1d9559e6e53b259c73dd88862c923e336802b

Phase 8 Verifying routed nets

 Verification completed successfully
<<<<<<< HEAD
Phase 8 Verifying routed nets | Checksum: 377d3d1b

Time (s): cpu = 00:00:34 ; elapsed = 00:00:28 . Memory (MB): peak = 1635.160 ; gain = 118.059

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 8cc49e44

Time (s): cpu = 00:00:35 ; elapsed = 00:00:28 . Memory (MB): peak = 1635.160 ; gain = 118.059

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-16.756| TNS=-6190.141| WHS=0.059  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 8cc49e44

Time (s): cpu = 00:00:35 ; elapsed = 00:00:28 . Memory (MB): peak = 1635.160 ; gain = 118.059
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:35 ; elapsed = 00:00:28 . Memory (MB): peak = 1635.160 ; gain = 118.059

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
1005 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:29 . Memory (MB): peak = 1635.160 ; gain = 130.102
=======
Phase 8 Verifying routed nets | Checksum: e77583c6

Time (s): cpu = 00:00:34 ; elapsed = 00:00:28 . Memory (MB): peak = 1857.012 ; gain = 94.430

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1a1c77b5c

Time (s): cpu = 00:00:34 ; elapsed = 00:00:29 . Memory (MB): peak = 1857.012 ; gain = 94.430

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-25.169| TNS=-8699.677| WHS=0.037  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1a1c77b5c

Time (s): cpu = 00:00:34 ; elapsed = 00:00:29 . Memory (MB): peak = 1857.012 ; gain = 94.430
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:34 ; elapsed = 00:00:29 . Memory (MB): peak = 1857.012 ; gain = 94.430

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
346 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:30 . Memory (MB): peak = 1857.012 ; gain = 109.238
>>>>>>> 81d1d9559e6e53b259c73dd88862c923e336802b
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
<<<<<<< HEAD
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.274 . Memory (MB): peak = 1641.035 ; gain = 5.875
INFO: [Common 17-1381] The checkpoint 'C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.runs/impl_1/au_top_0_routed.dcp' has been generated.
=======
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.187 . Memory (MB): peak = 1857.012 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.runs/impl_1/au_top_0_routed.dcp' has been generated.
>>>>>>> 81d1d9559e6e53b259c73dd88862c923e336802b
INFO: [runtcl-4] Executing : report_drc -file au_top_0_drc_routed.rpt -pb au_top_0_drc_routed.pb -rpx au_top_0_drc_routed.rpx
Command: report_drc -file au_top_0_drc_routed.rpt -pb au_top_0_drc_routed.pb -rpx au_top_0_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.runs/impl_1/au_top_0_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file au_top_0_methodology_drc_routed.rpt -pb au_top_0_methodology_drc_routed.pb -rpx au_top_0_methodology_drc_routed.rpx
Command: report_methodology -file au_top_0_methodology_drc_routed.rpt -pb au_top_0_methodology_drc_routed.pb -rpx au_top_0_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.runs/impl_1/au_top_0_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file au_top_0_power_routed.rpt -pb au_top_0_power_summary_routed.pb -rpx au_top_0_power_routed.rpx
Command: report_power -file au_top_0_power_routed.rpt -pb au_top_0_power_summary_routed.pb -rpx au_top_0_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
<<<<<<< HEAD
1017 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
=======
358 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
>>>>>>> 81d1d9559e6e53b259c73dd88862c923e336802b
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file au_top_0_route_status.rpt -pb au_top_0_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file au_top_0_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file au_top_0_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file au_top_0_bus_skew_routed.rpt -pb au_top_0_bus_skew_routed.pb -rpx au_top_0_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force au_top_0.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
<<<<<<< HEAD
Bitstream compression saved 13490144 bits.
Writing bitstream ./au_top_0.bit...
Writing bitstream ./au_top_0.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] 'C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Sat Apr 16 02:58:37 2022. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
=======
Bitstream compression saved 13413056 bits.
Writing bitstream ./au_top_0.bit...
Writing bitstream ./au_top_0.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
>>>>>>> 81d1d9559e6e53b259c73dd88862c923e336802b
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
<<<<<<< HEAD
write_bitstream: Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2114.914 ; gain = 439.816
INFO: [Common 17-206] Exiting Vivado at Sat Apr 16 02:58:37 2022...
[Sat Apr 16 02:58:38 2022] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:02:37 . Memory (MB): peak = 999.895 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Apr 16 02:58:38 2022...
=======
write_bitstream: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2310.691 ; gain = 425.922
INFO: [Common 17-206] Exiting Vivado at Sat Apr 16 01:38:31 2022...
[Sat Apr 16 01:38:34 2022] impl_1 finished
wait_on_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:01:51 . Memory (MB): peak = 1246.770 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Apr 16 01:38:34 2022...
>>>>>>> 81d1d9559e6e53b259c73dd88862c923e336802b
Vivado exited.

Finished building project.
