// Seed: 1722894434
module module_0;
  logic id_1 = id_1;
  initial id_1 <= -1 - -1;
endmodule
module module_1 #(
    parameter id_0 = 32'd95,
    parameter id_2 = 32'd70
) (
    input uwire _id_0,
    input tri id_1,
    input tri1 _id_2,
    output tri0 id_3,
    input supply1 id_4,
    input tri0 id_5
);
  assign id_3 = 1;
  assign id_3 = "" ~^ -1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  assign id_3 = id_1;
  logic [7:0] id_7;
  assign id_7[-1'b0-id_0] = id_4;
  wire id_8;
  wire [-1 'h0 : id_2] id_9, id_10, id_11, id_12, id_13, id_14, id_15, id_16, id_17, id_18;
  assign id_3 = -1;
  wire id_19;
  integer id_20;
  logic [1 'b0 : -1 'b0] id_21;
endmodule
