#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Fri Nov 24 09:26:03 2017
# Process ID: 14492
# Current directory: C:/Users/DELL/Desktop/mips_cpu_32
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5472 C:\Users\DELL\Desktop\mips_cpu_32\mips_cpu_32.xpr
# Log file: C:/Users/DELL/Desktop/mips_cpu_32/vivado.log
# Journal file: C:/Users/DELL/Desktop/mips_cpu_32\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/DELL/Desktop/mips_cpu_32/mips_cpu_32.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Output Repository Path: Could not find the directory 'C:/Users/DELL/Desktop/mips_cpu_32/mips_cpu_32.cache/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/vivado/Vivado/2016.3/data/ip'.
open_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 770.684 ; gain = 120.605
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Top_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Desktop/mips_cpu_32/mips_cpu_32.sim/sim_1/behav'
"xvlog -m64 --relax -prj Top_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Desktop/mips_cpu_32/mips_cpu_32.srcs/sources_1/new/jump.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jump
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Desktop/mips_cpu_32/mips_cpu_32.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Desktop/mips_cpu_32/mips_cpu_32.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Desktop/mips_cpu_32/mips_cpu_32.srcs/sources_1/new/signExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Desktop/mips_cpu_32/mips_cpu_32.srcs/sources_1/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Desktop/mips_cpu_32/mips_cpu_32.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Desktop/mips_cpu_32/mips_cpu_32.srcs/sources_1/new/pcAddImm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcAddImm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Desktop/mips_cpu_32/mips_cpu_32.srcs/sources_1/new/pcAddFour.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcAddFour
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Desktop/mips_cpu_32/mips_cpu_32.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Desktop/mips_cpu_32/mips_cpu_32.srcs/sources_1/new/dataSelect_5_Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataSelect_5_Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Desktop/mips_cpu_32/mips_cpu_32.srcs/sources_1/new/dataSelect_32_Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataSelect_32_Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Desktop/mips_cpu_32/mips_cpu_32.srcs/sources_1/new/dataSelect_321.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataSelect_321
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Desktop/mips_cpu_32/mips_cpu_32.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Desktop/mips_cpu_32/mips_cpu_32.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Desktop/mips_cpu_32/mips_cpu_32.srcs/sim_1/new/Top_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Desktop/mips_cpu_32/mips_cpu_32.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Desktop/mips_cpu_32/mips_cpu_32.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 3d1b48344e6747c09c5ef7cae0fea4ba --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_sim_behav xil_defaultlib.Top_sim xil_defaultlib.glbl -log elaborate.log -cc clang 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 21 differs from formal bit length 32 for port B [C:/Users/DELL/Desktop/mips_cpu_32/mips_cpu_32.srcs/sources_1/new/Top.v:66]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/DELL/Desktop/mips_cpu_32/mips_cpu_32.srcs/sources_1/new/pc.v" Line 3. Module pc doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/DELL/Desktop/mips_cpu_32/mips_cpu_32.srcs/sources_1/new/pcAddFour.v" Line 3. Module pcAddFour doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/DELL/Desktop/mips_cpu_32/mips_cpu_32.srcs/sources_1/new/dataSelect_5_Bit.v" Line 1. Module dataSelect_5_Bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/DELL/Desktop/mips_cpu_32/mips_cpu_32.srcs/sources_1/new/regfile.v" Line 1. Module RegFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/DELL/Desktop/mips_cpu_32/mips_cpu_32.srcs/sources_1/new/signExtend.v" Line 1. Module signExtend doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/DELL/Desktop/mips_cpu_32/mips_cpu_32.srcs/sources_1/new/dataSelect_32_Bit.v" Line 1. Module dataSelect_32_Bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/DELL/Desktop/mips_cpu_32/mips_cpu_32.srcs/sources_1/new/dataSelect_32_Bit.v" Line 1. Module dataSelect_32_Bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/DELL/Desktop/mips_cpu_32/mips_cpu_32.srcs/sources_1/new/ALU.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/DELL/Desktop/mips_cpu_32/mips_cpu_32.srcs/sources_1/new/dataSelect_32_Bit.v" Line 1. Module dataSelect_32_Bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/DELL/Desktop/mips_cpu_32/mips_cpu_32.srcs/sources_1/new/pcAddImm.v" Line 1. Module pcAddImm doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/DELL/Desktop/mips_cpu_32/mips_cpu_32.srcs/sources_1/new/jump.v" Line 2. Module jump doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/DELL/Desktop/mips_cpu_32/mips_cpu_32.srcs/sources_1/new/pc.v" Line 3. Module pc doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/DELL/Desktop/mips_cpu_32/mips_cpu_32.srcs/sources_1/new/pcAddFour.v" Line 3. Module pcAddFour doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/DELL/Desktop/mips_cpu_32/mips_cpu_32.srcs/sources_1/new/dataSelect_5_Bit.v" Line 1. Module dataSelect_5_Bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/DELL/Desktop/mips_cpu_32/mips_cpu_32.srcs/sources_1/new/regfile.v" Line 1. Module RegFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/DELL/Desktop/mips_cpu_32/mips_cpu_32.srcs/sources_1/new/signExtend.v" Line 1. Module signExtend doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/DELL/Desktop/mips_cpu_32/mips_cpu_32.srcs/sources_1/new/dataSelect_32_Bit.v" Line 1. Module dataSelect_32_Bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/DELL/Desktop/mips_cpu_32/mips_cpu_32.srcs/sources_1/new/dataSelect_32_Bit.v" Line 1. Module dataSelect_32_Bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/DELL/Desktop/mips_cpu_32/mips_cpu_32.srcs/sources_1/new/ALU.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/DELL/Desktop/mips_cpu_32/mips_cpu_32.srcs/sources_1/new/dataSelect_32_Bit.v" Line 1. Module dataSelect_32_Bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/DELL/Desktop/mips_cpu_32/mips_cpu_32.srcs/sources_1/new/pcAddImm.v" Line 1. Module pcAddImm doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/DELL/Desktop/mips_cpu_32/mips_cpu_32.srcs/sources_1/new/jump.v" Line 2. Module jump doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dataSelect_321
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.pcAddFour
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.dataSelect_5_Bit
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.signExtend
Compiling module xil_defaultlib.dataSelect_32_Bit
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.pcAddImm
Compiling module xil_defaultlib.jump
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Top_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_sim_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/DELL/Desktop/mips_cpu_32/mips_cpu_32.sim/sim_1/behav/xsim.dir/Top_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Nov 24 09:29:00 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 839.941 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/DELL/Desktop/mips_cpu_32/mips_cpu_32.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Top_sim_behav -key {Behavioral:sim_1:Functional:Top_sim} -tclbatch {Top_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source Top_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Top_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 839.941 ; gain = 0.000
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'run' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 843.176 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Top_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Desktop/mips_cpu_32/mips_cpu_32.sim/sim_1/behav'
"xvlog -m64 --relax -prj Top_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Desktop/mips_cpu_32/mips_cpu_32.srcs/sources_1/new/jump.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jump
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Desktop/mips_cpu_32/mips_cpu_32.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Desktop/mips_cpu_32/mips_cpu_32.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Desktop/mips_cpu_32/mips_cpu_32.srcs/sources_1/new/signExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Desktop/mips_cpu_32/mips_cpu_32.srcs/sources_1/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Desktop/mips_cpu_32/mips_cpu_32.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Desktop/mips_cpu_32/mips_cpu_32.srcs/sources_1/new/pcAddImm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcAddImm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Desktop/mips_cpu_32/mips_cpu_32.srcs/sources_1/new/pcAddFour.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcAddFour
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Desktop/mips_cpu_32/mips_cpu_32.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Desktop/mips_cpu_32/mips_cpu_32.srcs/sources_1/new/dataSelect_5_Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataSelect_5_Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Desktop/mips_cpu_32/mips_cpu_32.srcs/sources_1/new/dataSelect_32_Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataSelect_32_Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Desktop/mips_cpu_32/mips_cpu_32.srcs/sources_1/new/dataSelect_321.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataSelect_321
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Desktop/mips_cpu_32/mips_cpu_32.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Desktop/mips_cpu_32/mips_cpu_32.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Desktop/mips_cpu_32/mips_cpu_32.srcs/sim_1/new/Top_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Desktop/mips_cpu_32/mips_cpu_32.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Desktop/mips_cpu_32/mips_cpu_32.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 3d1b48344e6747c09c5ef7cae0fea4ba --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_sim_behav xil_defaultlib.Top_sim xil_defaultlib.glbl -log elaborate.log -cc clang 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 21 differs from formal bit length 32 for port B [C:/Users/DELL/Desktop/mips_cpu_32/mips_cpu_32.srcs/sources_1/new/Top.v:66]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/DELL/Desktop/mips_cpu_32/mips_cpu_32.srcs/sources_1/new/pc.v" Line 3. Module pc doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/DELL/Desktop/mips_cpu_32/mips_cpu_32.srcs/sources_1/new/pcAddFour.v" Line 3. Module pcAddFour doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/DELL/Desktop/mips_cpu_32/mips_cpu_32.srcs/sources_1/new/dataSelect_5_Bit.v" Line 1. Module dataSelect_5_Bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/DELL/Desktop/mips_cpu_32/mips_cpu_32.srcs/sources_1/new/regfile.v" Line 1. Module RegFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/DELL/Desktop/mips_cpu_32/mips_cpu_32.srcs/sources_1/new/signExtend.v" Line 1. Module signExtend doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/DELL/Desktop/mips_cpu_32/mips_cpu_32.srcs/sources_1/new/dataSelect_32_Bit.v" Line 1. Module dataSelect_32_Bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/DELL/Desktop/mips_cpu_32/mips_cpu_32.srcs/sources_1/new/dataSelect_32_Bit.v" Line 1. Module dataSelect_32_Bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/DELL/Desktop/mips_cpu_32/mips_cpu_32.srcs/sources_1/new/ALU.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/DELL/Desktop/mips_cpu_32/mips_cpu_32.srcs/sources_1/new/dataSelect_32_Bit.v" Line 1. Module dataSelect_32_Bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/DELL/Desktop/mips_cpu_32/mips_cpu_32.srcs/sources_1/new/pcAddImm.v" Line 1. Module pcAddImm doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/DELL/Desktop/mips_cpu_32/mips_cpu_32.srcs/sources_1/new/jump.v" Line 2. Module jump doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/DELL/Desktop/mips_cpu_32/mips_cpu_32.srcs/sources_1/new/pc.v" Line 3. Module pc doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/DELL/Desktop/mips_cpu_32/mips_cpu_32.srcs/sources_1/new/pcAddFour.v" Line 3. Module pcAddFour doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/DELL/Desktop/mips_cpu_32/mips_cpu_32.srcs/sources_1/new/dataSelect_5_Bit.v" Line 1. Module dataSelect_5_Bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/DELL/Desktop/mips_cpu_32/mips_cpu_32.srcs/sources_1/new/regfile.v" Line 1. Module RegFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/DELL/Desktop/mips_cpu_32/mips_cpu_32.srcs/sources_1/new/signExtend.v" Line 1. Module signExtend doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/DELL/Desktop/mips_cpu_32/mips_cpu_32.srcs/sources_1/new/dataSelect_32_Bit.v" Line 1. Module dataSelect_32_Bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/DELL/Desktop/mips_cpu_32/mips_cpu_32.srcs/sources_1/new/dataSelect_32_Bit.v" Line 1. Module dataSelect_32_Bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/DELL/Desktop/mips_cpu_32/mips_cpu_32.srcs/sources_1/new/ALU.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/DELL/Desktop/mips_cpu_32/mips_cpu_32.srcs/sources_1/new/dataSelect_32_Bit.v" Line 1. Module dataSelect_32_Bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/DELL/Desktop/mips_cpu_32/mips_cpu_32.srcs/sources_1/new/pcAddImm.v" Line 1. Module pcAddImm doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/DELL/Desktop/mips_cpu_32/mips_cpu_32.srcs/sources_1/new/jump.v" Line 2. Module jump doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dataSelect_321
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.pcAddFour
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.dataSelect_5_Bit
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.signExtend
Compiling module xil_defaultlib.dataSelect_32_Bit
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.pcAddImm
Compiling module xil_defaultlib.jump
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Top_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_sim_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/DELL/Desktop/mips_cpu_32/mips_cpu_32.sim/sim_1/behav/xsim.dir/Top_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Nov 24 09:37:08 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 843.176 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/DELL/Desktop/mips_cpu_32/mips_cpu_32.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Top_sim_behav -key {Behavioral:sim_1:Functional:Top_sim} -tclbatch {Top_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source Top_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10ns
WARNING: File rom_data.coe referenced on C:/Users/DELL/Desktop/mips_cpu_32/mips_cpu_32.srcs/sources_1/new/ROM.v at line 8 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Top_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 843.176 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 843.176 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Top_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Desktop/mips_cpu_32/mips_cpu_32.sim/sim_1/behav'
"xvlog -m64 --relax -prj Top_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Desktop/mips_cpu_32/mips_cpu_32.srcs/sources_1/new/jump.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jump
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Desktop/mips_cpu_32/mips_cpu_32.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Desktop/mips_cpu_32/mips_cpu_32.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Desktop/mips_cpu_32/mips_cpu_32.srcs/sources_1/new/signExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Desktop/mips_cpu_32/mips_cpu_32.srcs/sources_1/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Desktop/mips_cpu_32/mips_cpu_32.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Desktop/mips_cpu_32/mips_cpu_32.srcs/sources_1/new/pcAddImm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcAddImm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Desktop/mips_cpu_32/mips_cpu_32.srcs/sources_1/new/pcAddFour.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcAddFour
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Desktop/mips_cpu_32/mips_cpu_32.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Desktop/mips_cpu_32/mips_cpu_32.srcs/sources_1/new/dataSelect_5_Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataSelect_5_Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Desktop/mips_cpu_32/mips_cpu_32.srcs/sources_1/new/dataSelect_32_Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataSelect_32_Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Desktop/mips_cpu_32/mips_cpu_32.srcs/sources_1/new/dataSelect_321.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataSelect_321
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Desktop/mips_cpu_32/mips_cpu_32.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Desktop/mips_cpu_32/mips_cpu_32.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Desktop/mips_cpu_32/mips_cpu_32.srcs/sim_1/new/Top_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Desktop/mips_cpu_32/mips_cpu_32.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Desktop/mips_cpu_32/mips_cpu_32.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 3d1b48344e6747c09c5ef7cae0fea4ba --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_sim_behav xil_defaultlib.Top_sim xil_defaultlib.glbl -log elaborate.log -cc clang 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 21 differs from formal bit length 32 for port B [C:/Users/DELL/Desktop/mips_cpu_32/mips_cpu_32.srcs/sources_1/new/Top.v:66]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/DELL/Desktop/mips_cpu_32/mips_cpu_32.srcs/sources_1/new/pc.v" Line 3. Module pc doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/DELL/Desktop/mips_cpu_32/mips_cpu_32.srcs/sources_1/new/pcAddFour.v" Line 3. Module pcAddFour doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/DELL/Desktop/mips_cpu_32/mips_cpu_32.srcs/sources_1/new/dataSelect_5_Bit.v" Line 1. Module dataSelect_5_Bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/DELL/Desktop/mips_cpu_32/mips_cpu_32.srcs/sources_1/new/regfile.v" Line 1. Module RegFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/DELL/Desktop/mips_cpu_32/mips_cpu_32.srcs/sources_1/new/signExtend.v" Line 1. Module signExtend doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/DELL/Desktop/mips_cpu_32/mips_cpu_32.srcs/sources_1/new/dataSelect_32_Bit.v" Line 1. Module dataSelect_32_Bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/DELL/Desktop/mips_cpu_32/mips_cpu_32.srcs/sources_1/new/dataSelect_32_Bit.v" Line 1. Module dataSelect_32_Bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/DELL/Desktop/mips_cpu_32/mips_cpu_32.srcs/sources_1/new/ALU.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/DELL/Desktop/mips_cpu_32/mips_cpu_32.srcs/sources_1/new/dataSelect_32_Bit.v" Line 1. Module dataSelect_32_Bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/DELL/Desktop/mips_cpu_32/mips_cpu_32.srcs/sources_1/new/pcAddImm.v" Line 1. Module pcAddImm doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/DELL/Desktop/mips_cpu_32/mips_cpu_32.srcs/sources_1/new/jump.v" Line 2. Module jump doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/DELL/Desktop/mips_cpu_32/mips_cpu_32.srcs/sources_1/new/pc.v" Line 3. Module pc doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/DELL/Desktop/mips_cpu_32/mips_cpu_32.srcs/sources_1/new/pcAddFour.v" Line 3. Module pcAddFour doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/DELL/Desktop/mips_cpu_32/mips_cpu_32.srcs/sources_1/new/dataSelect_5_Bit.v" Line 1. Module dataSelect_5_Bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/DELL/Desktop/mips_cpu_32/mips_cpu_32.srcs/sources_1/new/regfile.v" Line 1. Module RegFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/DELL/Desktop/mips_cpu_32/mips_cpu_32.srcs/sources_1/new/signExtend.v" Line 1. Module signExtend doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/DELL/Desktop/mips_cpu_32/mips_cpu_32.srcs/sources_1/new/dataSelect_32_Bit.v" Line 1. Module dataSelect_32_Bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/DELL/Desktop/mips_cpu_32/mips_cpu_32.srcs/sources_1/new/dataSelect_32_Bit.v" Line 1. Module dataSelect_32_Bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/DELL/Desktop/mips_cpu_32/mips_cpu_32.srcs/sources_1/new/ALU.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/DELL/Desktop/mips_cpu_32/mips_cpu_32.srcs/sources_1/new/dataSelect_32_Bit.v" Line 1. Module dataSelect_32_Bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/DELL/Desktop/mips_cpu_32/mips_cpu_32.srcs/sources_1/new/pcAddImm.v" Line 1. Module pcAddImm doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/DELL/Desktop/mips_cpu_32/mips_cpu_32.srcs/sources_1/new/jump.v" Line 2. Module jump doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dataSelect_321
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.pcAddFour
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.dataSelect_5_Bit
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.signExtend
Compiling module xil_defaultlib.dataSelect_32_Bit
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.pcAddImm
Compiling module xil_defaultlib.jump
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Top_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_sim_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/DELL/Desktop/mips_cpu_32/mips_cpu_32.sim/sim_1/behav/xsim.dir/Top_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Nov 24 09:37:54 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 843.176 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/DELL/Desktop/mips_cpu_32/mips_cpu_32.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Top_sim_behav -key {Behavioral:sim_1:Functional:Top_sim} -tclbatch {Top_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source Top_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Top_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 843.176 ; gain = 0.000
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
