Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Mon Feb 10 17:39:34 2025
| Host         : DESKTOP-T3E75FC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file tangerineA7_100_wrapper_control_sets_placed.rpt
| Design       : tangerineA7_100_wrapper
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   102 |
|    Minimum number of control sets                        |   102 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   143 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   102 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     9 |
| >= 6 to < 8        |     5 |
| >= 8 to < 10       |     6 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     3 |
| >= 14 to < 16      |     5 |
| >= 16              |    70 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             175 |           77 |
| No           | No                    | Yes                    |              11 |            6 |
| No           | Yes                   | No                     |             177 |           66 |
| Yes          | No                    | No                     |            1498 |          577 |
| Yes          | No                    | Yes                    |             512 |          190 |
| Yes          | Yes                   | No                     |             412 |          135 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|               Clock Signal               |                                                                                 Enable Signal                                                                                |                                                                            Set/Reset Signal                                                                           | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  tangerineA7_100_i/clk_wiz_0/inst/clk64  | tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLetterX[7]_i_1_n_0                                                                                                        | tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLetterX[5]_i_1_n_0                                                                                                 |                1 |              1 |         1.00 |
|  tangerineA7_100_i/clk_wiz_1/inst/clk100 | tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/uartTXD_i_1_n_0                                                                                                                 | tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/reset                                                                                                           |                1 |              1 |         1.00 |
|  tangerineA7_100_i/clk_wiz_1/inst/clk100 | tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/FSM_sequential_txState[3]_i_1_n_0                                                                                               | tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/reset                                                                                                           |                1 |              4 |         4.00 |
|  tangerineA7_100_i/clk_wiz_1/inst/clk100 | tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/opcode0                                                                                                                       | tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/jtImm[18]_i_1_n_0                                                                                                      |                3 |              4 |         1.33 |
|  tangerineA7_100_i/clk_wiz_1/inst/clk100 | tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/mmcm_adv_inst[0]                                                                                                              | tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/mmcm_adv_inst_0                                                                                                        |                1 |              4 |         4.00 |
|  tangerineA7_100_i/clk_wiz_1/inst/clk100 | tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxdSyncInst/E[0]                                                                                                                | tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/reset                                                                                                           |                1 |              4 |         4.00 |
|  tangerineA7_100_i/clk_wiz_1/inst/clk100 | tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/divI0                                                                                                                         |                                                                                                                                                                       |                2 |              4 |         2.00 |
|  tangerineA7_100_i/clk_wiz_1/inst/clk100 | tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/csrA0                                                                                                                         |                                                                                                                                                                       |                2 |              4 |         2.00 |
|  tangerineA7_100_i/clk_wiz_0/inst/clk64  | tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLetterYCount[3]_i_1_n_0                                                                                                   | tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/reset                                                                                                           |                1 |              4 |         4.00 |
|  tangerineA7_100_i/clk_wiz_0/inst/clk64  | tangerineA7_100_i/clk_wiz_1/inst/locked                                                                                                                                      |                                                                                                                                                                       |                3 |              5 |         1.67 |
|  tangerineA7_100_i/clk_wiz_1/inst/clk100 | tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rvState[3]_i_1_n_0                                                                                                            | tangerineA7_100_i/tangerineSOC_0/U0/cpuReset                                                                                                                          |                3 |              5 |         1.67 |
|  tangerineA7_100_i/clk_wiz_0/inst/clk64  | tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/FSM_sequential_pgState[5]_i_1_n_0                                                                                           | tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/reset                                                                                                           |                2 |              6 |         3.00 |
|  tangerineA7_100_i/clk_wiz_1/inst/clk100 | tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/mmcm_adv_inst[0]                                                                                                              |                                                                                                                                                                       |                1 |              6 |         6.00 |
|  tangerineA7_100_i/clk_wiz_0/inst/clk320 |                                                                                                                                                                              | tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red[9]_i_1_n_0                                                                                                          |                2 |              6 |         3.00 |
|  tangerineA7_100_i/clk_wiz_0/inst/clk64  | tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLetterX[7]_i_1_n_0                                                                                                        |                                                                                                                                                                       |                2 |              7 |         3.50 |
|  tangerineA7_100_i/clk_wiz_1/inst/clk100 | tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/csrA0                                                                                                                         | tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/csrA[11]_i_1_n_0                                                                                                       |                3 |              7 |         2.33 |
|  tangerineA7_100_i/clk_wiz_1/inst/clk100 | tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0] | tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0 |                2 |              8 |         4.00 |
|  tangerineA7_100_i/clk_wiz_0/inst/clk64  | tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLetterData[7]_i_1_n_0                                                                                                     |                                                                                                                                                                       |                3 |              8 |         2.67 |
|  tangerineA7_100_i/clk_wiz_1/inst/clk100 |                                                                                                                                                                              | tangerineA7_100_i/tangerineSOC_0/U0/cpuReset                                                                                                                          |                4 |              8 |         2.00 |
|  tangerineA7_100_i/clk_wiz_0/inst/clk64  | tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLetterY[7]_i_2_n_0                                                                                                        | tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgLetterY[7]_i_1_n_0                                                                                                 |                2 |              8 |         4.00 |
|  tangerineA7_100_i/clk_wiz_1/inst/clk100 | tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/wr_reg_7[0]                                                                                                                   |                                                                                                                                                                       |                2 |              8 |         4.00 |
|  tangerineA7_100_i/clk_wiz_1/inst/clk100 | tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/txBuffer                                                                                                                        | tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/reset                                                                                                           |                2 |              8 |         4.00 |
|  tangerineA7_100_i/clk_wiz_1/inst/clk100 |                                                                                                                                                                              | tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/tickTimerPrescalerCounter[16]_i_1_n_0                                                                           |                4 |             10 |         2.50 |
|  tangerineA7_100_i/clk_wiz_0/inst/clk64  | tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/fontRomA[10]_i_1_n_0                                                                                                        |                                                                                                                                                                       |                5 |             11 |         2.20 |
|  tangerineA7_100_i/clk_wiz_0/inst/clk64  |                                                                                                                                                                              | tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgXCount[0]_i_1_n_0                                                                                                  |                3 |             12 |         4.00 |
|  tangerineA7_100_i/clk_wiz_0/inst/clk64  | tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgR[7]_i_1_n_0                                                                                                              |                                                                                                                                                                       |                3 |             12 |         4.00 |
|  tangerineA7_100_i/clk_wiz_0/inst/clk64  | tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgYCount[0]_i_2_n_0                                                                                                         | tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgYCount[0]_i_1_n_0                                                                                                  |                3 |             12 |         4.00 |
|  tangerineA7_100_i/clk_wiz_0/inst/clk64  | tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgDisplayPtrShadow[13]_i_1_n_0                                                                                              | tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/reset                                                                                                           |                2 |             14 |         7.00 |
|  tangerineA7_100_i/clk_wiz_0/inst/clk64  | tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgDisplayPtr[13]_i_1_n_0                                                                                                    | tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/reset                                                                                                           |                5 |             14 |         2.80 |
|  tangerineA7_100_i/clk_wiz_1/inst/clk100 |                                                                                                                                                                              | tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0 |                4 |             14 |         3.50 |
|  tangerineA7_100_i/clk_wiz_0/inst/clk64  | tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/videoRamBA[13]_i_1_n_0                                                                                                      |                                                                                                                                                                       |                5 |             14 |         2.80 |
|  tangerineA7_100_i/clk_wiz_0/inst/clk64  |                                                                                                                                                                              | tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/reset                                                                                                           |                7 |             15 |         2.14 |
|  tangerineA7_100_i/clk_wiz_1/inst/clk100 | tangerineA7_100_i/tangerineSOC_0/U0/sel                                                                                                                                      | tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/reset                                                                                                           |                4 |             16 |         4.00 |
|  tangerineA7_100_i/clk_wiz_1/inst/clk100 | tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/wr_reg_4[0]                                                                                                                   | tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/reset                                                                                                           |                8 |             16 |         2.00 |
|  tangerineA7_100_i/clk_wiz_1/inst/clk100 | tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/txBaudCounter                                                                                                                   | tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/reset                                                                                                           |                6 |             16 |         2.67 |
|  tangerineA7_100_i/clk_wiz_1/inst/clk100 | tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxdSyncInst/FSM_sequential_rxState_reg[1][0]                                                                                    | tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/reset                                                                                                           |                7 |             16 |         2.29 |
|  tangerineA7_100_i/clk_wiz_1/inst/clk100 | tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                 | tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0 |                6 |             20 |         3.33 |
|  tangerineA7_100_i/clk_wiz_1/inst/clk100 | tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en_0[0]                                   | tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0 |                6 |             20 |         3.33 |
|  tangerineA7_100_i/clk_wiz_1/inst/clk100 |                                                                                                                                                                              | tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/tickTimerPrescalerCounter[21]                                                                                   |                7 |             22 |         3.14 |
|  tangerineA7_100_i/clk_wiz_0/inst/clk64  | tangerineA7_100_i/tangerineSOC_0/U0/pixelGenInst/pgBackgroundColor[23]_i_1_n_0                                                                                               |                                                                                                                                                                       |                6 |             24 |         4.00 |
|  tangerineA7_100_i/clk_wiz_0/inst/clk64  |                                                                                                                                                                              | tangerineA7_100_i/hdmiOut_0/U0/dvidInst/TDMS_encoder_green/blank                                                                                                      |               17 |             28 |         1.65 |
|  tangerineA7_100_i/clk_wiz_1/inst/clk100 | tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/a0                                                                                                                            |                                                                                                                                                                       |               10 |             29 |         2.90 |
|  tangerineA7_100_i/clk_wiz_1/inst/clk100 | tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/csrMip[31]_i_1_n_0                                                                                                            | tangerineA7_100_i/tangerineSOC_0/U0/cpuReset                                                                                                                          |               16 |             31 |         1.94 |
|  tangerineA7_100_i/clk_wiz_1/inst/clk100 | tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/divR0                                                                                                                         | tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/divR[31]_i_1_n_0                                                                                                       |                7 |             32 |         4.57 |
|  tangerineA7_100_i/clk_wiz_1/inst/clk100 | tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/regs_reg[10]0                                                                                                                 |                                                                                                                                                                       |               19 |             32 |         1.68 |
|  tangerineA7_100_i/clk_wiz_1/inst/clk100 | tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/regs_reg[20]0                                                                                                                 |                                                                                                                                                                       |               12 |             32 |         2.67 |
|  tangerineA7_100_i/clk_wiz_1/inst/clk100 | tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/E[1]                                                                                                                          | tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/reset                                                                                                           |               10 |             32 |         3.20 |
|  tangerineA7_100_i/clk_wiz_1/inst/clk100 | tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/E[0]                                                                                                                          | tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/reset                                                                                                           |               11 |             32 |         2.91 |
|  tangerineA7_100_i/clk_wiz_1/inst/clk100 | tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/regs_reg[16]0                                                                                                                 |                                                                                                                                                                       |               20 |             32 |         1.60 |
|  tangerineA7_100_i/clk_wiz_1/inst/clk100 | tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/regs_reg[7]0                                                                                                                  |                                                                                                                                                                       |               10 |             32 |         3.20 |
|  tangerineA7_100_i/clk_wiz_1/inst/clk100 | tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/regs_reg[18]0                                                                                                                 |                                                                                                                                                                       |               10 |             32 |         3.20 |
|  tangerineA7_100_i/clk_wiz_1/inst/clk100 | tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/regs[31][31]_i_1_n_0                                                                                                          |                                                                                                                                                                       |                8 |             32 |         4.00 |
|  tangerineA7_100_i/clk_wiz_1/inst/clk100 | tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/regs_reg[17]0                                                                                                                 |                                                                                                                                                                       |               14 |             32 |         2.29 |
|  tangerineA7_100_i/clk_wiz_1/inst/clk100 | tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/regs_reg[13]0                                                                                                                 |                                                                                                                                                                       |               11 |             32 |         2.91 |
|  tangerineA7_100_i/clk_wiz_1/inst/clk100 | tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/regs_reg[25]0                                                                                                                 |                                                                                                                                                                       |               14 |             32 |         2.29 |
|  tangerineA7_100_i/clk_wiz_1/inst/clk100 | tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/regs_reg[27]0                                                                                                                 |                                                                                                                                                                       |               12 |             32 |         2.67 |
|  tangerineA7_100_i/clk_wiz_1/inst/clk100 | tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/regs_reg[8]0                                                                                                                  |                                                                                                                                                                       |                8 |             32 |         4.00 |
|  tangerineA7_100_i/clk_wiz_1/inst/clk100 | tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/regs_reg[26]0                                                                                                                 |                                                                                                                                                                       |               12 |             32 |         2.67 |
|  tangerineA7_100_i/clk_wiz_1/inst/clk100 | tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/regs_reg[3]0                                                                                                                  |                                                                                                                                                                       |               12 |             32 |         2.67 |
|  tangerineA7_100_i/clk_wiz_1/inst/clk100 | tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/regs_reg[5]0                                                                                                                  |                                                                                                                                                                       |               14 |             32 |         2.29 |
|  tangerineA7_100_i/clk_wiz_1/inst/clk100 | tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/regs_reg[19]0                                                                                                                 |                                                                                                                                                                       |               12 |             32 |         2.67 |
|  tangerineA7_100_i/clk_wiz_1/inst/clk100 | tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/regs_reg[23]0                                                                                                                 |                                                                                                                                                                       |               10 |             32 |         3.20 |
|  tangerineA7_100_i/clk_wiz_1/inst/clk100 | tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/regs_reg[9]0                                                                                                                  |                                                                                                                                                                       |               16 |             32 |         2.00 |
|  tangerineA7_100_i/clk_wiz_1/inst/clk100 | tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/regs_reg[12]0                                                                                                                 |                                                                                                                                                                       |               10 |             32 |         3.20 |
|  tangerineA7_100_i/clk_wiz_1/inst/clk100 | tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/regs_reg[29]0                                                                                                                 |                                                                                                                                                                       |               10 |             32 |         3.20 |
|  tangerineA7_100_i/clk_wiz_1/inst/clk100 | tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/regs_reg[24]0                                                                                                                 |                                                                                                                                                                       |               18 |             32 |         1.78 |
|  tangerineA7_100_i/clk_wiz_1/inst/clk100 | tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/regs_reg[15]0                                                                                                                 |                                                                                                                                                                       |               10 |             32 |         3.20 |
|  tangerineA7_100_i/clk_wiz_1/inst/clk100 | tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/regs_reg[1]0                                                                                                                  |                                                                                                                                                                       |               17 |             32 |         1.88 |
|  tangerineA7_100_i/clk_wiz_1/inst/clk100 | tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/regs_reg[11]0                                                                                                                 |                                                                                                                                                                       |               12 |             32 |         2.67 |
|  tangerineA7_100_i/clk_wiz_1/inst/clk100 | tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/regs_reg[6]0                                                                                                                  |                                                                                                                                                                       |                9 |             32 |         3.56 |
|  tangerineA7_100_i/clk_wiz_1/inst/clk100 | tangerineA7_100_i/tangerineSOC_0/U0/inputSyncVSInst/stage3Reg_reg[0]_0                                                                                                       | tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/frameTimerReset_reg_0                                                                                           |                8 |             32 |         4.00 |
|  tangerineA7_100_i/clk_wiz_1/inst/clk100 | tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/registerState_reg                                                                                                             | tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/a_reg[6]_0                                                                                                             |               18 |             32 |         1.78 |
|  tangerineA7_100_i/clk_wiz_1/inst/clk100 | tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/regs_reg[28]0                                                                                                                 |                                                                                                                                                                       |               12 |             32 |         2.67 |
|  tangerineA7_100_i/clk_wiz_1/inst/clk100 | tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/sel                                                                                                                    | tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/tickTimerPrescalerCounter[16]_i_1_n_0                                                                           |                8 |             32 |         4.00 |
|  tangerineA7_100_i/clk_wiz_1/inst/clk100 | tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/regs_reg[21]0                                                                                                                 |                                                                                                                                                                       |               13 |             32 |         2.46 |
|  tangerineA7_100_i/clk_wiz_1/inst/clk100 | tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/regs[2]_31                                                                                                                    | tangerineA7_100_i/tangerineSOC_0/U0/cpuReset                                                                                                                          |               10 |             32 |         3.20 |
|  tangerineA7_100_i/clk_wiz_1/inst/clk100 | tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/pc[31]_i_1_n_0                                                                                                                | tangerineA7_100_i/tangerineSOC_0/U0/cpuReset                                                                                                                          |               19 |             32 |         1.68 |
|  tangerineA7_100_i/clk_wiz_1/inst/clk100 | tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rdVal[31]_i_1_n_0                                                                                                             |                                                                                                                                                                       |               24 |             32 |         1.33 |
|  tangerineA7_100_i/clk_wiz_1/inst/clk100 | tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/dout[31]_i_1__0_n_0                                                                                                           |                                                                                                                                                                       |               10 |             32 |         3.20 |
|  tangerineA7_100_i/clk_wiz_1/inst/clk100 | tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/regs_reg[22]0                                                                                                                 |                                                                                                                                                                       |                8 |             32 |         4.00 |
|  tangerineA7_100_i/clk_wiz_1/inst/clk100 | tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/regs_reg[14]0                                                                                                                 |                                                                                                                                                                       |               10 |             32 |         3.20 |
|  tangerineA7_100_i/clk_wiz_1/inst/clk100 | tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/csrDIn[31]_i_1_n_0                                                                                                            | tangerineA7_100_i/tangerineSOC_0/U0/cpuReset                                                                                                                          |               17 |             32 |         1.88 |
|  tangerineA7_100_i/clk_wiz_1/inst/clk100 | tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/csrMcause[31]_i_1_n_0                                                                                                         | tangerineA7_100_i/tangerineSOC_0/U0/cpuReset                                                                                                                          |               11 |             32 |         2.91 |
|  tangerineA7_100_i/clk_wiz_1/inst/clk100 | tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/csrMepc[31]_i_1_n_0                                                                                                           | tangerineA7_100_i/tangerineSOC_0/U0/cpuReset                                                                                                                          |                9 |             32 |         3.56 |
|  tangerineA7_100_i/clk_wiz_1/inst/clk100 | tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/csrMie[31]_i_1_n_0                                                                                                            | tangerineA7_100_i/tangerineSOC_0/U0/cpuReset                                                                                                                          |               13 |             32 |         2.46 |
|  tangerineA7_100_i/clk_wiz_1/inst/clk100 | tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/regs_reg[30]0                                                                                                                 |                                                                                                                                                                       |                9 |             32 |         3.56 |
|  tangerineA7_100_i/clk_wiz_1/inst/clk100 | tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/csrMscratch[31]_i_1_n_0                                                                                                       | tangerineA7_100_i/tangerineSOC_0/U0/cpuReset                                                                                                                          |               12 |             32 |         2.67 |
|  tangerineA7_100_i/clk_wiz_1/inst/clk100 | tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/csrMstatus[31]_i_1_n_0                                                                                                        | tangerineA7_100_i/tangerineSOC_0/U0/cpuReset                                                                                                                          |               15 |             32 |         2.13 |
|  tangerineA7_100_i/clk_wiz_1/inst/clk100 | tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/csrMtval[31]_i_1_n_0                                                                                                          | tangerineA7_100_i/tangerineSOC_0/U0/cpuReset                                                                                                                          |                6 |             32 |         5.33 |
|  tangerineA7_100_i/clk_wiz_1/inst/clk100 | tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/csrMstatus[63]_i_1_n_0                                                                                                        | tangerineA7_100_i/tangerineSOC_0/U0/cpuReset                                                                                                                          |                8 |             32 |         4.00 |
|  tangerineA7_100_i/clk_wiz_1/inst/clk100 | tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/csrMtvec[31]_i_1_n_0                                                                                                          | tangerineA7_100_i/tangerineSOC_0/U0/cpuReset                                                                                                                          |                9 |             32 |         3.56 |
|  tangerineA7_100_i/clk_wiz_1/inst/clk100 | tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/regs_reg[4]0                                                                                                                  |                                                                                                                                                                       |               21 |             32 |         1.52 |
|  tangerineA7_100_i/clk_wiz_1/inst/clk100 | tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/wr_reg_5[0]                                                                                                                   | tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/reset                                                                                                           |               10 |             33 |         3.30 |
|  tangerineA7_100_i/clk_wiz_0/inst/clk320 |                                                                                                                                                                              |                                                                                                                                                                       |               10 |             34 |         3.40 |
|  tangerineA7_100_i/clk_wiz_1/inst/clk100 | tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/csrDOut0                                                                                                                      | tangerineA7_100_i/tangerineSOC_0/U0/cpuReset                                                                                                                          |               18 |             37 |         2.06 |
|  tangerineA7_100_i/clk_wiz_1/inst/clk100 | tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/dataFetchAddr[31]_i_1_n_0                                                                                                     |                                                                                                                                                                       |               14 |             54 |         3.86 |
|  tangerineA7_100_i/clk_wiz_1/inst/clk100 | tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/divQSign06_out                                                                                                                |                                                                                                                                                                       |               24 |             66 |         2.75 |
|  tangerineA7_100_i/clk_wiz_0/inst/clk64  |                                                                                                                                                                              |                                                                                                                                                                       |               28 |             70 |         2.50 |
|  tangerineA7_100_i/clk_wiz_1/inst/clk100 | tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/funct7_reg[2]_0[0]                                                                                                            | tangerineA7_100_i/tangerineSOC_0/U0/cpuReset                                                                                                                          |               20 |             71 |         3.55 |
|  tangerineA7_100_i/clk_wiz_1/inst/clk100 |                                                                                                                                                                              |                                                                                                                                                                       |               39 |             73 |         1.87 |
|  tangerineA7_100_i/clk_wiz_1/inst/clk100 |                                                                                                                                                                              | tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/reset                                                                                                           |               24 |             73 |         3.04 |
|  tangerineA7_100_i/clk_wiz_1/inst/clk100 | tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/opcode0                                                                                                                       |                                                                                                                                                                       |               88 |            222 |         2.52 |
+------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


