{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1767392453139 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1767392453139 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan  2 14:20:53 2026 " "Processing started: Fri Jan  2 14:20:53 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1767392453139 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767392453139 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off spi_master_wb -c spi_master_wb " "Command: quartus_map --read_settings_files=on --write_settings_files=off spi_master_wb -c spi_master_wb" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767392453140 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1767392453326 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1767392453326 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style ../../../common/sync_fifo/rtl/verilog/sync_fifo.sv(40) " "Unrecognized synthesis attribute \"ram_style\" at ../../../common/sync_fifo/rtl/verilog/sync_fifo.sv(40)" {  } { { "../../../common/sync_fifo/rtl/verilog/sync_fifo.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/sync_fifo/rtl/verilog/sync_fifo.sv" 40 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1767392458824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ptracton/src/Gemini_IP/IP/common/sync_fifo/rtl/verilog/sync_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/ptracton/src/Gemini_IP/IP/common/sync_fifo/rtl/verilog/sync_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sync_fifo " "Found entity 1: sync_fifo" {  } { { "../../../common/sync_fifo/rtl/verilog/sync_fifo.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/sync_fifo/rtl/verilog/sync_fifo.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767392458825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767392458825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ptracton/src/Gemini_IP/IP/interface/SPI_Master/rtl/verilog/spi_master_core.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/ptracton/src/Gemini_IP/IP/interface/SPI_Master/rtl/verilog/spi_master_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spi_master_core " "Found entity 1: spi_master_core" {  } { { "../rtl/verilog/spi_master_core.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/interface/SPI_Master/rtl/verilog/spi_master_core.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767392458826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767392458826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ptracton/src/Gemini_IP/IP/interface/SPI_Master/rtl/verilog/spi_master_registers.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/ptracton/src/Gemini_IP/IP/interface/SPI_Master/rtl/verilog/spi_master_registers.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spi_master_registers " "Found entity 1: spi_master_registers" {  } { { "../rtl/verilog/spi_master_registers.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/interface/SPI_Master/rtl/verilog/spi_master_registers.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767392458826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767392458826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ptracton/src/Gemini_IP/IP/interface/SPI_Master/rtl/verilog/spi_master_wb.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/ptracton/src/Gemini_IP/IP/interface/SPI_Master/rtl/verilog/spi_master_wb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spi_master_wb " "Found entity 1: spi_master_wb" {  } { { "../rtl/verilog/spi_master_wb.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/interface/SPI_Master/rtl/verilog/spi_master_wb.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767392458827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767392458827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ptracton/src/Gemini_IP/IP/common/lib/rtl/wb_slave_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/ptracton/src/Gemini_IP/IP/common/lib/rtl/wb_slave_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wb_slave_adapter " "Found entity 1: wb_slave_adapter" {  } { { "../../../common/lib/rtl/wb_slave_adapter.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/lib/rtl/wb_slave_adapter.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767392458827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767392458827 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "spi_master_wb " "Elaborating entity \"spi_master_wb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1767392458859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_slave_adapter wb_slave_adapter:adapter_inst " "Elaborating entity \"wb_slave_adapter\" for hierarchy \"wb_slave_adapter:adapter_inst\"" {  } { { "../rtl/verilog/spi_master_wb.sv" "adapter_inst" { Text "/home/ptracton/src/Gemini_IP/IP/interface/SPI_Master/rtl/verilog/spi_master_wb.sv" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767392458867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_master_registers spi_master_registers:regs_inst " "Elaborating entity \"spi_master_registers\" for hierarchy \"spi_master_registers:regs_inst\"" {  } { { "../rtl/verilog/spi_master_wb.sv" "regs_inst" { Text "/home/ptracton/src/Gemini_IP/IP/interface/SPI_Master/rtl/verilog/spi_master_wb.sv" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767392458870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_master_core spi_master_core:core_inst " "Elaborating entity \"spi_master_core\" for hierarchy \"spi_master_core:core_inst\"" {  } { { "../rtl/verilog/spi_master_wb.sv" "core_inst" { Text "/home/ptracton/src/Gemini_IP/IP/interface/SPI_Master/rtl/verilog/spi_master_wb.sv" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767392458890 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 spi_master_core.sv(170) " "Verilog HDL assignment warning at spi_master_core.sv(170): truncated value with size 32 to match size of target (6)" {  } { { "../rtl/verilog/spi_master_core.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/interface/SPI_Master/rtl/verilog/spi_master_core.sv" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767392458891 "|spi_master_wb|spi_master_core:core_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 spi_master_core.sv(178) " "Verilog HDL assignment warning at spi_master_core.sv(178): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/verilog/spi_master_core.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/interface/SPI_Master/rtl/verilog/spi_master_core.sv" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767392458892 "|spi_master_wb|spi_master_core:core_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_fifo spi_master_core:core_inst\|sync_fifo:tx_fifo_inst " "Elaborating entity \"sync_fifo\" for hierarchy \"spi_master_core:core_inst\|sync_fifo:tx_fifo_inst\"" {  } { { "../rtl/verilog/spi_master_core.sv" "tx_fifo_inst" { Text "/home/ptracton/src/Gemini_IP/IP/interface/SPI_Master/rtl/verilog/spi_master_core.sv" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767392458904 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sync_fifo.sv(72) " "Verilog HDL assignment warning at sync_fifo.sv(72): truncated value with size 32 to match size of target (4)" {  } { { "../../../common/sync_fifo/rtl/verilog/sync_fifo.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/sync_fifo/rtl/verilog/sync_fifo.sv" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767392458905 "|spi_master_wb|spi_master_core:core_inst|sync_fifo:tx_fifo_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sync_fifo.sv(91) " "Verilog HDL assignment warning at sync_fifo.sv(91): truncated value with size 32 to match size of target (4)" {  } { { "../../../common/sync_fifo/rtl/verilog/sync_fifo.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/sync_fifo/rtl/verilog/sync_fifo.sv" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767392458905 "|spi_master_wb|spi_master_core:core_inst|sync_fifo:tx_fifo_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 sync_fifo.sv(119) " "Verilog HDL assignment warning at sync_fifo.sv(119): truncated value with size 32 to match size of target (5)" {  } { { "../../../common/sync_fifo/rtl/verilog/sync_fifo.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/sync_fifo/rtl/verilog/sync_fifo.sv" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767392458906 "|spi_master_wb|spi_master_core:core_inst|sync_fifo:tx_fifo_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 sync_fifo.sv(120) " "Verilog HDL assignment warning at sync_fifo.sv(120): truncated value with size 32 to match size of target (5)" {  } { { "../../../common/sync_fifo/rtl/verilog/sync_fifo.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/sync_fifo/rtl/verilog/sync_fifo.sv" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767392458906 "|spi_master_wb|spi_master_core:core_inst|sync_fifo:tx_fifo_inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sync_fifo.sv(117) " "Verilog HDL Case Statement information at sync_fifo.sv(117): all case item expressions in this case statement are onehot" {  } { { "../../../common/sync_fifo/rtl/verilog/sync_fifo.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/sync_fifo/rtl/verilog/sync_fifo.sv" 117 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1767392458906 "|spi_master_wb|spi_master_core:core_inst|sync_fifo:tx_fifo_inst"}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "spi_master_core:core_inst\|sync_fifo:rx_fifo_inst\|mem_rtl_0 " "Inferred RAM node \"spi_master_core:core_inst\|sync_fifo:rx_fifo_inst\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1767392459199 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "spi_master_core:core_inst\|sync_fifo:tx_fifo_inst\|mem_rtl_0 " "Inferred RAM node \"spi_master_core:core_inst\|sync_fifo:tx_fifo_inst\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1767392459200 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "spi_master_core:core_inst\|sync_fifo:rx_fifo_inst\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"spi_master_core:core_inst\|sync_fifo:rx_fifo_inst\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767392459344 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767392459344 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767392459344 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767392459344 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767392459344 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767392459344 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767392459344 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767392459344 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767392459344 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767392459344 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767392459344 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767392459344 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767392459344 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767392459344 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1767392459344 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "spi_master_core:core_inst\|sync_fifo:tx_fifo_inst\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"spi_master_core:core_inst\|sync_fifo:tx_fifo_inst\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767392459344 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767392459344 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767392459344 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767392459344 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767392459344 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767392459344 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767392459344 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767392459344 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767392459344 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767392459344 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767392459344 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767392459344 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767392459344 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767392459344 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1767392459344 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1767392459344 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "spi_master_core:core_inst\|sync_fifo:rx_fifo_inst\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"spi_master_core:core_inst\|sync_fifo:rx_fifo_inst\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767392459394 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "spi_master_core:core_inst\|sync_fifo:rx_fifo_inst\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"spi_master_core:core_inst\|sync_fifo:rx_fifo_inst\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767392459394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767392459394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767392459394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767392459394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767392459394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767392459394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767392459394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767392459394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767392459394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767392459394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767392459394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767392459394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767392459394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767392459394 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1767392459394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8ji1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8ji1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8ji1 " "Found entity 1: altsyncram_8ji1" {  } { { "db/altsyncram_8ji1.tdf" "" { Text "/home/ptracton/src/Gemini_IP/IP/interface/SPI_Master/synthesis/db/altsyncram_8ji1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767392459424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767392459424 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "err_o GND " "Pin \"err_o\" is stuck at GND" {  } { { "../rtl/verilog/spi_master_wb.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/interface/SPI_Master/rtl/verilog/spi_master_wb.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767392460104 "|spi_master_wb|err_o"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1767392460104 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1767392460195 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1767392460825 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1767392460945 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767392460945 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "28 " "Design contains 28 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adr_i\[8\] " "No output dependent on input pin \"adr_i\[8\]\"" {  } { { "../rtl/verilog/spi_master_wb.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/interface/SPI_Master/rtl/verilog/spi_master_wb.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1767392461010 "|spi_master_wb|adr_i[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adr_i\[9\] " "No output dependent on input pin \"adr_i\[9\]\"" {  } { { "../rtl/verilog/spi_master_wb.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/interface/SPI_Master/rtl/verilog/spi_master_wb.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1767392461010 "|spi_master_wb|adr_i[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adr_i\[10\] " "No output dependent on input pin \"adr_i\[10\]\"" {  } { { "../rtl/verilog/spi_master_wb.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/interface/SPI_Master/rtl/verilog/spi_master_wb.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1767392461010 "|spi_master_wb|adr_i[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adr_i\[11\] " "No output dependent on input pin \"adr_i\[11\]\"" {  } { { "../rtl/verilog/spi_master_wb.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/interface/SPI_Master/rtl/verilog/spi_master_wb.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1767392461010 "|spi_master_wb|adr_i[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adr_i\[12\] " "No output dependent on input pin \"adr_i\[12\]\"" {  } { { "../rtl/verilog/spi_master_wb.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/interface/SPI_Master/rtl/verilog/spi_master_wb.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1767392461010 "|spi_master_wb|adr_i[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adr_i\[13\] " "No output dependent on input pin \"adr_i\[13\]\"" {  } { { "../rtl/verilog/spi_master_wb.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/interface/SPI_Master/rtl/verilog/spi_master_wb.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1767392461010 "|spi_master_wb|adr_i[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adr_i\[14\] " "No output dependent on input pin \"adr_i\[14\]\"" {  } { { "../rtl/verilog/spi_master_wb.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/interface/SPI_Master/rtl/verilog/spi_master_wb.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1767392461010 "|spi_master_wb|adr_i[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adr_i\[15\] " "No output dependent on input pin \"adr_i\[15\]\"" {  } { { "../rtl/verilog/spi_master_wb.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/interface/SPI_Master/rtl/verilog/spi_master_wb.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1767392461010 "|spi_master_wb|adr_i[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adr_i\[16\] " "No output dependent on input pin \"adr_i\[16\]\"" {  } { { "../rtl/verilog/spi_master_wb.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/interface/SPI_Master/rtl/verilog/spi_master_wb.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1767392461010 "|spi_master_wb|adr_i[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adr_i\[17\] " "No output dependent on input pin \"adr_i\[17\]\"" {  } { { "../rtl/verilog/spi_master_wb.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/interface/SPI_Master/rtl/verilog/spi_master_wb.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1767392461010 "|spi_master_wb|adr_i[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adr_i\[18\] " "No output dependent on input pin \"adr_i\[18\]\"" {  } { { "../rtl/verilog/spi_master_wb.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/interface/SPI_Master/rtl/verilog/spi_master_wb.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1767392461010 "|spi_master_wb|adr_i[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adr_i\[19\] " "No output dependent on input pin \"adr_i\[19\]\"" {  } { { "../rtl/verilog/spi_master_wb.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/interface/SPI_Master/rtl/verilog/spi_master_wb.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1767392461010 "|spi_master_wb|adr_i[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adr_i\[20\] " "No output dependent on input pin \"adr_i\[20\]\"" {  } { { "../rtl/verilog/spi_master_wb.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/interface/SPI_Master/rtl/verilog/spi_master_wb.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1767392461010 "|spi_master_wb|adr_i[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adr_i\[21\] " "No output dependent on input pin \"adr_i\[21\]\"" {  } { { "../rtl/verilog/spi_master_wb.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/interface/SPI_Master/rtl/verilog/spi_master_wb.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1767392461010 "|spi_master_wb|adr_i[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adr_i\[22\] " "No output dependent on input pin \"adr_i\[22\]\"" {  } { { "../rtl/verilog/spi_master_wb.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/interface/SPI_Master/rtl/verilog/spi_master_wb.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1767392461010 "|spi_master_wb|adr_i[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adr_i\[23\] " "No output dependent on input pin \"adr_i\[23\]\"" {  } { { "../rtl/verilog/spi_master_wb.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/interface/SPI_Master/rtl/verilog/spi_master_wb.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1767392461010 "|spi_master_wb|adr_i[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adr_i\[24\] " "No output dependent on input pin \"adr_i\[24\]\"" {  } { { "../rtl/verilog/spi_master_wb.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/interface/SPI_Master/rtl/verilog/spi_master_wb.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1767392461010 "|spi_master_wb|adr_i[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adr_i\[25\] " "No output dependent on input pin \"adr_i\[25\]\"" {  } { { "../rtl/verilog/spi_master_wb.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/interface/SPI_Master/rtl/verilog/spi_master_wb.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1767392461010 "|spi_master_wb|adr_i[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adr_i\[26\] " "No output dependent on input pin \"adr_i\[26\]\"" {  } { { "../rtl/verilog/spi_master_wb.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/interface/SPI_Master/rtl/verilog/spi_master_wb.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1767392461010 "|spi_master_wb|adr_i[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adr_i\[27\] " "No output dependent on input pin \"adr_i\[27\]\"" {  } { { "../rtl/verilog/spi_master_wb.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/interface/SPI_Master/rtl/verilog/spi_master_wb.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1767392461010 "|spi_master_wb|adr_i[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adr_i\[28\] " "No output dependent on input pin \"adr_i\[28\]\"" {  } { { "../rtl/verilog/spi_master_wb.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/interface/SPI_Master/rtl/verilog/spi_master_wb.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1767392461010 "|spi_master_wb|adr_i[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adr_i\[29\] " "No output dependent on input pin \"adr_i\[29\]\"" {  } { { "../rtl/verilog/spi_master_wb.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/interface/SPI_Master/rtl/verilog/spi_master_wb.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1767392461010 "|spi_master_wb|adr_i[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adr_i\[30\] " "No output dependent on input pin \"adr_i\[30\]\"" {  } { { "../rtl/verilog/spi_master_wb.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/interface/SPI_Master/rtl/verilog/spi_master_wb.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1767392461010 "|spi_master_wb|adr_i[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adr_i\[31\] " "No output dependent on input pin \"adr_i\[31\]\"" {  } { { "../rtl/verilog/spi_master_wb.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/interface/SPI_Master/rtl/verilog/spi_master_wb.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1767392461010 "|spi_master_wb|adr_i[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sel_i\[0\] " "No output dependent on input pin \"sel_i\[0\]\"" {  } { { "../rtl/verilog/spi_master_wb.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/interface/SPI_Master/rtl/verilog/spi_master_wb.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1767392461010 "|spi_master_wb|sel_i[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sel_i\[1\] " "No output dependent on input pin \"sel_i\[1\]\"" {  } { { "../rtl/verilog/spi_master_wb.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/interface/SPI_Master/rtl/verilog/spi_master_wb.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1767392461010 "|spi_master_wb|sel_i[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sel_i\[2\] " "No output dependent on input pin \"sel_i\[2\]\"" {  } { { "../rtl/verilog/spi_master_wb.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/interface/SPI_Master/rtl/verilog/spi_master_wb.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1767392461010 "|spi_master_wb|sel_i[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sel_i\[3\] " "No output dependent on input pin \"sel_i\[3\]\"" {  } { { "../rtl/verilog/spi_master_wb.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/interface/SPI_Master/rtl/verilog/spi_master_wb.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1767392461010 "|spi_master_wb|sel_i[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1767392461010 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "996 " "Implemented 996 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "76 " "Implemented 76 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1767392461012 ""} { "Info" "ICUT_CUT_TM_OPINS" "40 " "Implemented 40 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1767392461012 ""} { "Info" "ICUT_CUT_TM_LCELLS" "816 " "Implemented 816 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1767392461012 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1767392461012 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1767392461012 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 41 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "486 " "Peak virtual memory: 486 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1767392461020 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan  2 14:21:01 2026 " "Processing ended: Fri Jan  2 14:21:01 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1767392461020 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1767392461020 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1767392461020 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1767392461020 ""}
