# -------------------------------------------------------------------------- #
#
# Copyright (C) 2022  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and any partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details, at
# https://fpgasoftware.intel.com/eula.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition
# Date created = 19:22:16  July 11, 2024
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		top_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Intel recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "cyclone v"
set_global_assignment -name DEVICE 5cgxfc5c6f27c7
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 21.1.1
set_global_assignment -name PROJECT_CREATION_TIME_DATE "19:22:16  JULY 11, 2024"
set_global_assignment -name LAST_QUARTUS_VERSION "21.1.1 Standard Edition"
set_global_assignment -name FMAX_REQUIREMENT "50 MHz"
set_global_assignment -name TOP_LEVEL_ENTITY top
set_global_assignment -name VHDL_FILE /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/top_entity.vhd
set_global_assignment -name VHDL_FILE /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/types_pkg.vhd
set_global_assignment -name VHDL_FILE /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/cpu_entity.vhd
set_global_assignment -name VHDL_FILE /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/isa_defines_pkg.vhd
set_global_assignment -name VHDL_FILE /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/isa_defines_pkg_body.vhd
set_global_assignment -name VHDL_FILE /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/addr_calc_entity.vhd
set_global_assignment -name VHDL_FILE /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/addr_calc_behav.vhd
set_global_assignment -name VHDL_FILE /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/addr_width_reducer_entity.vhd
set_global_assignment -name VHDL_FILE /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/addr_width_reducer_behav.vhd
set_global_assignment -name VHDL_FILE /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/alu_entity.vhd
set_global_assignment -name VHDL_FILE /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/alu_behav.vhd
set_global_assignment -name VHDL_FILE /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/bpu_entity.vhd
set_global_assignment -name VHDL_FILE /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/gen_ram_entity.vhd
set_global_assignment -name VHDL_FILE /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/gen_ram_behav.vhd
set_global_assignment -name VHDL_FILE /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/bpu_mixed.vhd
set_global_assignment -name VHDL_FILE /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/bta_adder_entity.vhd
set_global_assignment -name VHDL_FILE /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/bta_adder_behav.vhd
set_global_assignment -name VHDL_FILE /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/convert_to_big_endian_entity.vhd
set_global_assignment -name VHDL_FILE /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/convert_to_big_endian_behav.vhd
set_global_assignment -name VHDL_FILE /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/data_memory_extractor_entity.vhd
set_global_assignment -name VHDL_FILE /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/data_memory_extractor_behav.vhd
set_global_assignment -name VHDL_FILE /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/dbpu_entity.vhd
set_global_assignment -name VHDL_FILE /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/dbpu_behav.vhd
set_global_assignment -name VHDL_FILE /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/dc_ex_pipeline_reg_entity.vhd
set_global_assignment -name VHDL_FILE /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/dec_exe_pipeline_reg_behav.vhd
set_global_assignment -name VHDL_FILE /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/decoder_entity.vhd
set_global_assignment -name VHDL_FILE /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/decoder_behav.vhd
set_global_assignment -name VHDL_FILE /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/divider_entity.vhd
set_global_assignment -name VHDL_FILE /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/radix4_srt_divider.vhd
set_global_assignment -name VHDL_FILE /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/divider_behav.vhd
set_global_assignment -name VHDL_FILE /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/ex_mem_pipeline_reg_entity.vhd
set_global_assignment -name VHDL_FILE /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/ex_mem_pipeline_reg_behav.vhd
set_global_assignment -name VHDL_FILE /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/ex_out_mux_entity.vhd
set_global_assignment -name VHDL_FILE /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/ex_out_mux_behav.vhd
set_global_assignment -name VHDL_FILE /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/gen_ram_be_entity.vhd
set_global_assignment -name VHDL_FILE /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/gen_ram_be_behav.vhd
set_global_assignment -name VHDL_FILE /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/gen_rom.vhd
set_global_assignment -name VHDL_FILE /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/if_dc_pipeline_reg_entity.vhd
set_global_assignment -name VHDL_FILE /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/if_dc_pipeline_reg_behav.vhd
set_global_assignment -name VHDL_FILE /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/imm_bta_mux_entity.vhd
set_global_assignment -name VHDL_FILE /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/imm_bta_mux_behav.vhd
set_global_assignment -name VHDL_FILE /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/instruction_word_mux_entity.vhd
set_global_assignment -name VHDL_FILE /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/instruction_word_mux_behav.vhd
set_global_assignment -name VHDL_FILE /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/io_ram_mux_entity.vhd
set_global_assignment -name VHDL_FILE /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/io_ram_mux_behav.vhd
set_global_assignment -name VHDL_FILE /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/mem_mode_mux_entity.vhd
set_global_assignment -name VHDL_FILE /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/mem_mode_multiplexer_behav.vhd
set_global_assignment -name VHDL_FILE /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/mem_wb_pipeline_reg_entity.vhd
set_global_assignment -name VHDL_FILE /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/mem_wb_pipeline_reg_behav.vhd
set_global_assignment -name VHDL_FILE /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/pc_ex_inc_entity.vhd
set_global_assignment -name VHDL_FILE /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/pc_ex_inc_behav.vhd
set_global_assignment -name VHDL_FILE /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/pc_inc_entity.vhd
set_global_assignment -name VHDL_FILE /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/pc_inc_behav.vhd
set_global_assignment -name VHDL_FILE /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/pc_mux_entity.vhd
set_global_assignment -name VHDL_FILE /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/pc_mux_behav.vhd
set_global_assignment -name VHDL_FILE /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/pf_if_pipeline_reg_entity.vhd
set_global_assignment -name VHDL_FILE /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/pc_if_pipeline_reg_behav.vhd
set_global_assignment -name VHDL_FILE /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/register_file_entity.vhd
set_global_assignment -name VHDL_FILE /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/register_file_behav.vhd
set_global_assignment -name VHDL_FILE /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/rs1_fwd_mux_entity.vhd
set_global_assignment -name VHDL_FILE /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/rs1_fwd_mux_behav.vhd
set_global_assignment -name VHDL_FILE /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/rs2_fwd_mux_entity.vhd
set_global_assignment -name VHDL_FILE /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/rs2_fwd_mux_behav.vhd
set_global_assignment -name VHDL_FILE /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/rs2_mux_entity.vhd
set_global_assignment -name VHDL_FILE /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/rs2_multiplexer_behav.vhd
set_global_assignment -name VHDL_FILE /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/sbpu_entity.vhd
set_global_assignment -name VHDL_FILE /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/sbpu_behav.vhd
set_global_assignment -name VHDL_FILE /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/store_data_fwd_mux_entity.vhd
set_global_assignment -name VHDL_FILE /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/store_data_fwd_mux_behav.vhd
set_global_assignment -name VHDL_FILE /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/cpu_struct.vhd
set_global_assignment -name VHDL_FILE /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/io_entity.vhd
set_global_assignment -name VHDL_FILE /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/io_memory_entity.vhd
set_global_assignment -name VHDL_FILE /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/io_memory_behav.vhd
set_global_assignment -name VHDL_FILE /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/io_struct.vhd
set_global_assignment -name VHDL_FILE /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/res_synchronizer_entity.vhd
set_global_assignment -name VHDL_FILE /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/res_synchronizer_behav.vhd
set_global_assignment -name VHDL_FILE /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/top_struct.vhd
#Constraints added from external file
set_location_assignment PIN_P11 -to button_1
set_location_assignment PIN_P12 -to button_2
set_location_assignment PIN_Y15 -to button_3
set_location_assignment PIN_R20 -to clk
set_location_assignment PIN_Y18 -to seven_seg_1[6]
set_location_assignment PIN_AB24 -to res_key
set_location_assignment PIN_Y19 -to seven_seg_1[5]
set_location_assignment PIN_Y20 -to seven_seg_1[4]
set_location_assignment PIN_W18 -to seven_seg_1[3]
set_location_assignment PIN_V17 -to seven_seg_1[2]
set_location_assignment PIN_V18 -to seven_seg_1[1]
set_location_assignment PIN_V19 -to seven_seg_1[0]
set_location_assignment PIN_AF24 -to seven_seg_2[6]
set_location_assignment PIN_AC19 -to seven_seg_2[5]
set_location_assignment PIN_AE25 -to seven_seg_2[4]
set_location_assignment PIN_AE26 -to seven_seg_2[3]
set_location_assignment PIN_AB19 -to seven_seg_2[2]
set_location_assignment PIN_AD26 -to seven_seg_2[1]
set_location_assignment PIN_AA18 -to seven_seg_2[0]
set_location_assignment PIN_W20 -to seven_seg_3[6]
set_location_assignment PIN_W21 -to seven_seg_3[5]
set_location_assignment PIN_V20 -to seven_seg_3[4]
set_location_assignment PIN_V22 -to seven_seg_3[3]
set_location_assignment PIN_U20 -to seven_seg_3[2]
set_location_assignment PIN_AD6 -to seven_seg_3[1]
set_location_assignment PIN_AD7 -to seven_seg_3[0]
set_location_assignment PIN_AC22 -to seven_seg_4[6]
set_location_assignment PIN_AC23 -to seven_seg_4[5]
set_location_assignment PIN_AC24 -to seven_seg_4[4]
set_location_assignment PIN_AA22 -to seven_seg_4[3]
set_location_assignment PIN_AA23 -to seven_seg_4[2]
set_location_assignment PIN_Y23 -to seven_seg_4[1]
set_location_assignment PIN_Y24 -to seven_seg_4[0]
set_location_assignment PIN_AE19 -to switches[9]
set_location_assignment PIN_Y11 -to switches[8]
set_location_assignment PIN_AC10 -to switches[7]
set_location_assignment PIN_V10 -to switches[6]
set_location_assignment PIN_AB10 -to switches[5]
set_location_assignment PIN_W11 -to switches[4]
set_location_assignment PIN_AC8 -to switches[3]
set_location_assignment PIN_AD13 -to switches[2]
set_location_assignment PIN_AE10 -to switches[1]
set_location_assignment PIN_AC9 -to switches[0]
#End of constraints added from external file


set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_global_assignment -name VHDL_INPUT_VERSION VHDL_2008
set_global_assignment -name VHDL_SHOW_LMF_MAPPING_MESSAGES OFF
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top