

================================================================
== Vitis HLS Report for 'compute_attn_matmul_v'
================================================================
* Date:           Wed Jul 31 17:01:28 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Deit_cpp
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+----------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline |
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type   |
    +---------+---------+----------+----------+--------+--------+----------+
    |   102188|   102188|  1.022 ms|  1.022 ms|  102180|  102180|  dataflow|
    +---------+---------+----------+----------+--------+--------+----------+

    + Detail: 
        * Instance: 
        +------------------------------------+-------------------------+---------+---------+-----------+-----------+--------+--------+---------+
        |                                    |                         |  Latency (cycles) |   Latency (absolute)  |     Interval    | Pipeline|
        |              Instance              |          Module         |   min   |   max   |    min    |    max    |   min  |   max  |   Type  |
        +------------------------------------+-------------------------+---------+---------+-----------+-----------+--------+--------+---------+
        |grp_read_k_v_6_fu_140               |read_k_v_6               |   102178|   102178|   1.022 ms|   1.022 ms|  102178|  102178|       no|
        |grp_read_attn_fu_149                |read_attn                |    17038|    17038|   0.170 ms|   0.170 ms|   17038|   17038|       no|
        |grp_read_attn_softmax_info_fu_158   |read_attn_softmax_info   |      140|      140|   1.400 us|   1.400 us|     140|     140|       no|
        |grp_prepare_attn_fu_167             |prepare_attn             |    17030|    17030|   0.170 ms|   0.170 ms|   17030|   17030|       no|
        |grp_compute_attn_matmul_v_7_fu_173  |compute_attn_matmul_v_7  |   102179|   102179|   1.022 ms|   1.022 ms|  102179|  102179|       no|
        |call_ln508_entry_proc25_fu_193      |entry_proc25             |        0|        0|       0 ns|       0 ns|       0|       0|       no|
        |grp_write_attn_matmul_v_fu_200      |write_attn_matmul_v      |     3107|     3107|  31.070 us|  31.070 us|    3107|    3107|       no|
        +------------------------------------+-------------------------+---------+---------+-----------+-----------+--------+--------+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 8, States = { 1 2 3 4 5 6 7 8 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.30>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%attn_softmax_info_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %attn_softmax_info" [Deit_cpp/src/attention.cpp:508]   --->   Operation 9 'read' 'attn_softmax_info_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%attn_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %attn" [Deit_cpp/src/attention.cpp:508]   --->   Operation 10 'read' 'attn_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%v_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %v" [Deit_cpp/src/attention.cpp:508]   --->   Operation 11 'read' 'v_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%attn_matmul_v_c = alloca i64 1" [Deit_cpp/src/attention.cpp:508]   --->   Operation 12 'alloca' 'attn_matmul_v_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 5> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%attn_matmul_v_stream = alloca i64 1"   --->   Operation 13 'alloca' 'attn_matmul_v_stream' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%attn_stream = alloca i64 1"   --->   Operation 14 'alloca' 'attn_stream' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%qxk_out_stream = alloca i64 1"   --->   Operation 15 'alloca' 'qxk_out_stream' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%attn_softmax_info_stream = alloca i64 1"   --->   Operation 16 'alloca' 'attn_softmax_info_stream' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%v_stream = alloca i64 1"   --->   Operation 17 'alloca' 'v_stream' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_1 : Operation 18 [2/2] (0.00ns)   --->   "%call_ln516 = call void @read_k_v.6, i256 %v_stream, i256 %inout2, i64 %v_read" [Deit_cpp/src/attention.cpp:516]   --->   Operation 18 'call' 'call_ln516' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 19 [2/2] (1.08ns)   --->   "%call_ln517 = call void @read_attn, i128 %attn_stream, i256 %inout1, i64 %attn_read" [Deit_cpp/src/attention.cpp:517]   --->   Operation 19 'call' 'call_ln517' <Predicate = true> <Delay = 1.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 20 [2/2] (7.30ns)   --->   "%call_ln518 = call void @read_attn_softmax_info, i256 %attn_softmax_info_stream, i256 %inout4, i64 %attn_softmax_info_read" [Deit_cpp/src/attention.cpp:518]   --->   Operation 20 'call' 'call_ln518' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 21 [1/2] (0.00ns)   --->   "%call_ln516 = call void @read_k_v.6, i256 %v_stream, i256 %inout2, i64 %v_read" [Deit_cpp/src/attention.cpp:516]   --->   Operation 21 'call' 'call_ln516' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 22 [1/2] (0.00ns)   --->   "%call_ln517 = call void @read_attn, i128 %attn_stream, i256 %inout1, i64 %attn_read" [Deit_cpp/src/attention.cpp:517]   --->   Operation 22 'call' 'call_ln517' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 23 [1/2] (0.00ns)   --->   "%call_ln518 = call void @read_attn_softmax_info, i256 %attn_softmax_info_stream, i256 %inout4, i64 %attn_softmax_info_read" [Deit_cpp/src/attention.cpp:518]   --->   Operation 23 'call' 'call_ln518' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 24 [2/2] (0.00ns)   --->   "%call_ln519 = call void @prepare_attn, i128 %attn_stream, i512 %qxk_out_stream" [Deit_cpp/src/attention.cpp:519]   --->   Operation 24 'call' 'call_ln519' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 25 [1/2] (0.00ns)   --->   "%call_ln519 = call void @prepare_attn, i128 %attn_stream, i512 %qxk_out_stream" [Deit_cpp/src/attention.cpp:519]   --->   Operation 25 'call' 'call_ln519' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 26 [2/2] (0.00ns)   --->   "%call_ln520 = call void @compute_attn_matmul_v.7, i256 %attn_matmul_v_stream, i512 %qxk_out_stream, i256 %attn_softmax_info_stream, i256 %v_stream, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i8 %f_x_lsb_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V" [Deit_cpp/src/attention.cpp:520]   --->   Operation 26 'call' 'call_ln520' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 1.86>
ST_6 : Operation 27 [1/1] (0.00ns)   --->   "%attn_matmul_v_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %attn_matmul_v" [Deit_cpp/src/attention.cpp:508]   --->   Operation 27 'read' 'attn_matmul_v_read' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 28 [1/1] (1.86ns)   --->   "%call_ln508 = call void @entry_proc25, i64 %attn_matmul_v_read, i64 %attn_matmul_v_c" [Deit_cpp/src/attention.cpp:508]   --->   Operation 28 'call' 'call_ln508' <Predicate = true> <Delay = 1.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 29 [1/2] (0.00ns)   --->   "%call_ln520 = call void @compute_attn_matmul_v.7, i256 %attn_matmul_v_stream, i512 %qxk_out_stream, i256 %attn_softmax_info_stream, i256 %v_stream, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i8 %f_x_lsb_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V" [Deit_cpp/src/attention.cpp:520]   --->   Operation 29 'call' 'call_ln520' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 30 [2/2] (0.00ns)   --->   "%call_ln521 = call void @write_attn_matmul_v, i256 %inout1, i64 %attn_matmul_v_c, i256 %attn_matmul_v_stream" [Deit_cpp/src/attention.cpp:521]   --->   Operation 30 'call' 'call_ln521' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 31 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @attn_matmul_v_c_str, i32 1, void @p_str, void @p_str, i32 5, i32 0, i64 %attn_matmul_v_c, i64 %attn_matmul_v_c" [Deit_cpp/src/attention.cpp:508]   --->   Operation 31 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln508 = specinterface void @_ssdm_op_SpecInterface, i64 %attn_matmul_v_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0" [Deit_cpp/src/attention.cpp:508]   --->   Operation 32 'specinterface' 'specinterface_ln508' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 33 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln508 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_24" [Deit_cpp/src/attention.cpp:508]   --->   Operation 33 'specdataflowpipeline' 'specdataflowpipeline_ln508' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %inout4, void @empty_6, i32 0, i32 0, void @empty_24, i32 0, i32 1, void @empty_40, void @empty_7, void @empty_24, i32 16, i32 16, i32 16, i32 16, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %inout2, void @empty_6, i32 0, i32 0, void @empty_24, i32 0, i32 1, void @empty_8, void @empty_7, void @empty_24, i32 16, i32 16, i32 16, i32 16, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %inout1, void @empty_6, i32 0, i32 0, void @empty_24, i32 0, i32 1, void @empty_14, void @empty_7, void @empty_24, i32 16, i32 16, i32 16, i32 16, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 37 [1/1] (0.00ns)   --->   "%empty_223 = specchannel i32 @_ssdm_op_SpecChannel, void @attn_matmul_v_stream_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %attn_matmul_v_stream, i256 %attn_matmul_v_stream"   --->   Operation 37 'specchannel' 'empty_223' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %attn_matmul_v_stream, void @empty_71, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 39 [1/1] (0.00ns)   --->   "%empty_224 = specchannel i32 @_ssdm_op_SpecChannel, void @attn_stream_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %attn_stream, i128 %attn_stream"   --->   Operation 39 'specchannel' 'empty_224' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %attn_stream, void @empty_71, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 41 [1/1] (0.00ns)   --->   "%empty_225 = specchannel i32 @_ssdm_op_SpecChannel, void @qxk_out_stream_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %qxk_out_stream, i512 %qxk_out_stream"   --->   Operation 41 'specchannel' 'empty_225' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %qxk_out_stream, void @empty_71, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 43 [1/1] (0.00ns)   --->   "%empty_226 = specchannel i32 @_ssdm_op_SpecChannel, void @attn_softmax_info_stream_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %attn_softmax_info_stream, i256 %attn_softmax_info_stream"   --->   Operation 43 'specchannel' 'empty_226' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %attn_softmax_info_stream, void @empty_71, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 45 [1/1] (0.00ns)   --->   "%empty_227 = specchannel i32 @_ssdm_op_SpecChannel, void @v_stream_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %v_stream, i256 %v_stream"   --->   Operation 45 'specchannel' 'empty_227' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %v_stream, void @empty_71, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 47 [1/2] (0.00ns)   --->   "%call_ln521 = call void @write_attn_matmul_v, i256 %inout1, i64 %attn_matmul_v_c, i256 %attn_matmul_v_stream" [Deit_cpp/src/attention.cpp:521]   --->   Operation 47 'call' 'call_ln521' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 48 [1/1] (0.00ns)   --->   "%ret_ln522 = ret" [Deit_cpp/src/attention.cpp:522]   --->   Operation 48 'ret' 'ret_ln522' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ inout2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ v]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inout1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ attn]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inout4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ attn_softmax_info]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ attn_matmul_v]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ f_x_msb_4_h_table_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ f_x_msb_4_l_table_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ f_x_lsb_table_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ f_x_msb_3_table_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ f_x_msb_2_table_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ exp_x_msb_1_table_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
attn_softmax_info_read     (read                ) [ 001000000]
attn_read                  (read                ) [ 001000000]
v_read                     (read                ) [ 001000000]
attn_matmul_v_c            (alloca              ) [ 001111111]
attn_matmul_v_stream       (alloca              ) [ 001111111]
attn_stream                (alloca              ) [ 011111111]
qxk_out_stream             (alloca              ) [ 001111111]
attn_softmax_info_stream   (alloca              ) [ 011111111]
v_stream                   (alloca              ) [ 011111111]
call_ln516                 (call                ) [ 000000000]
call_ln517                 (call                ) [ 000000000]
call_ln518                 (call                ) [ 000000000]
call_ln519                 (call                ) [ 000000000]
attn_matmul_v_read         (read                ) [ 000000000]
call_ln508                 (call                ) [ 000000000]
call_ln520                 (call                ) [ 000000000]
empty                      (specchannel         ) [ 000000000]
specinterface_ln508        (specinterface       ) [ 000000000]
specdataflowpipeline_ln508 (specdataflowpipeline) [ 000000000]
specinterface_ln0          (specinterface       ) [ 000000000]
specinterface_ln0          (specinterface       ) [ 000000000]
specinterface_ln0          (specinterface       ) [ 000000000]
empty_223                  (specchannel         ) [ 000000000]
specinterface_ln0          (specinterface       ) [ 000000000]
empty_224                  (specchannel         ) [ 000000000]
specinterface_ln0          (specinterface       ) [ 000000000]
empty_225                  (specchannel         ) [ 000000000]
specinterface_ln0          (specinterface       ) [ 000000000]
empty_226                  (specchannel         ) [ 000000000]
specinterface_ln0          (specinterface       ) [ 000000000]
empty_227                  (specchannel         ) [ 000000000]
specinterface_ln0          (specinterface       ) [ 000000000]
call_ln521                 (call                ) [ 000000000]
ret_ln522                  (ret                 ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="inout2">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inout2"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="v">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="inout1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inout1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="attn">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="attn"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="inout4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inout4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="attn_softmax_info">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="attn_softmax_info"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="attn_matmul_v">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="attn_matmul_v"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="f_x_msb_4_h_table_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f_x_msb_4_h_table_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="f_x_msb_4_l_table_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f_x_msb_4_l_table_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="f_x_lsb_table_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f_x_lsb_table_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="f_x_msb_3_table_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f_x_msb_3_table_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="f_x_msb_2_table_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f_x_msb_2_table_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="exp_x_msb_1_table_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp_x_msb_1_table_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="read_k_v.6"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="read_attn"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="read_attn_softmax_info"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prepare_attn"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_attn_matmul_v.7"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="entry_proc25"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="write_attn_matmul_v"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="attn_matmul_v_c_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_40"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="attn_matmul_v_stream_str"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_71"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="attn_stream_str"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="qxk_out_stream_str"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="attn_softmax_info_stream_str"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_stream_str"/></StgValue>
</bind>
</comp>

<comp id="92" class="1004" name="attn_matmul_v_c_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="attn_matmul_v_c/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="attn_matmul_v_stream_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="256" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="attn_matmul_v_stream/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="attn_stream_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="attn_stream/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="qxk_out_stream_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="512" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="qxk_out_stream/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="attn_softmax_info_stream_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="attn_softmax_info_stream/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="v_stream_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v_stream/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="attn_softmax_info_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="64" slack="0"/>
<pin id="118" dir="0" index="1" bw="64" slack="0"/>
<pin id="119" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="attn_softmax_info_read/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="attn_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="64" slack="0"/>
<pin id="124" dir="0" index="1" bw="64" slack="0"/>
<pin id="125" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="attn_read/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="v_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="64" slack="0"/>
<pin id="130" dir="0" index="1" bw="64" slack="0"/>
<pin id="131" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="v_read/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="attn_matmul_v_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="64" slack="0"/>
<pin id="136" dir="0" index="1" bw="64" slack="0"/>
<pin id="137" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="attn_matmul_v_read/6 "/>
</bind>
</comp>

<comp id="140" class="1004" name="grp_read_k_v_6_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="0" slack="0"/>
<pin id="142" dir="0" index="1" bw="256" slack="0"/>
<pin id="143" dir="0" index="2" bw="256" slack="0"/>
<pin id="144" dir="0" index="3" bw="64" slack="0"/>
<pin id="145" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln516/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="grp_read_attn_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="0" slack="0"/>
<pin id="151" dir="0" index="1" bw="128" slack="0"/>
<pin id="152" dir="0" index="2" bw="256" slack="0"/>
<pin id="153" dir="0" index="3" bw="64" slack="0"/>
<pin id="154" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln517/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="grp_read_attn_softmax_info_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="0" slack="0"/>
<pin id="160" dir="0" index="1" bw="256" slack="0"/>
<pin id="161" dir="0" index="2" bw="256" slack="0"/>
<pin id="162" dir="0" index="3" bw="64" slack="0"/>
<pin id="163" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln518/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="grp_prepare_attn_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="0" slack="0"/>
<pin id="169" dir="0" index="1" bw="128" slack="2"/>
<pin id="170" dir="0" index="2" bw="512" slack="2"/>
<pin id="171" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln519/3 "/>
</bind>
</comp>

<comp id="173" class="1004" name="grp_compute_attn_matmul_v_7_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="0" slack="0"/>
<pin id="175" dir="0" index="1" bw="256" slack="4"/>
<pin id="176" dir="0" index="2" bw="512" slack="4"/>
<pin id="177" dir="0" index="3" bw="256" slack="4"/>
<pin id="178" dir="0" index="4" bw="256" slack="4"/>
<pin id="179" dir="0" index="5" bw="6" slack="0"/>
<pin id="180" dir="0" index="6" bw="7" slack="0"/>
<pin id="181" dir="0" index="7" bw="8" slack="0"/>
<pin id="182" dir="0" index="8" bw="32" slack="0"/>
<pin id="183" dir="0" index="9" bw="46" slack="0"/>
<pin id="184" dir="0" index="10" bw="50" slack="0"/>
<pin id="185" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln520/5 "/>
</bind>
</comp>

<comp id="193" class="1004" name="call_ln508_entry_proc25_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="0" slack="0"/>
<pin id="195" dir="0" index="1" bw="64" slack="0"/>
<pin id="196" dir="0" index="2" bw="64" slack="5"/>
<pin id="197" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln508/6 "/>
</bind>
</comp>

<comp id="200" class="1004" name="grp_write_attn_matmul_v_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="0" slack="0"/>
<pin id="202" dir="0" index="1" bw="256" slack="0"/>
<pin id="203" dir="0" index="2" bw="64" slack="6"/>
<pin id="204" dir="0" index="3" bw="256" slack="6"/>
<pin id="205" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln521/7 "/>
</bind>
</comp>

<comp id="208" class="1005" name="attn_softmax_info_read_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="64" slack="1"/>
<pin id="210" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="attn_softmax_info_read "/>
</bind>
</comp>

<comp id="213" class="1005" name="attn_read_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="64" slack="1"/>
<pin id="215" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="attn_read "/>
</bind>
</comp>

<comp id="218" class="1005" name="v_read_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="64" slack="1"/>
<pin id="220" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="v_read "/>
</bind>
</comp>

<comp id="223" class="1005" name="attn_matmul_v_c_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="64" slack="5"/>
<pin id="225" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="attn_matmul_v_c "/>
</bind>
</comp>

<comp id="229" class="1005" name="attn_matmul_v_stream_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="256" slack="4"/>
<pin id="231" dir="1" index="1" bw="256" slack="4"/>
</pin_list>
<bind>
<opset="attn_matmul_v_stream "/>
</bind>
</comp>

<comp id="235" class="1005" name="attn_stream_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="128" slack="0"/>
<pin id="237" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opset="attn_stream "/>
</bind>
</comp>

<comp id="241" class="1005" name="qxk_out_stream_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="512" slack="2"/>
<pin id="243" dir="1" index="1" bw="512" slack="2"/>
</pin_list>
<bind>
<opset="qxk_out_stream "/>
</bind>
</comp>

<comp id="247" class="1005" name="attn_softmax_info_stream_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="256" slack="0"/>
<pin id="249" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opset="attn_softmax_info_stream "/>
</bind>
</comp>

<comp id="253" class="1005" name="v_stream_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="256" slack="0"/>
<pin id="255" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opset="v_stream "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="95"><net_src comp="28" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="28" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="28" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="28" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="28" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="28" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="120"><net_src comp="26" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="10" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="26" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="6" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="26" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="2" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="26" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="12" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="146"><net_src comp="30" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="0" pin="0"/><net_sink comp="140" pin=2"/></net>

<net id="148"><net_src comp="128" pin="2"/><net_sink comp="140" pin=3"/></net>

<net id="155"><net_src comp="32" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="156"><net_src comp="4" pin="0"/><net_sink comp="149" pin=2"/></net>

<net id="157"><net_src comp="122" pin="2"/><net_sink comp="149" pin=3"/></net>

<net id="164"><net_src comp="34" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="8" pin="0"/><net_sink comp="158" pin=2"/></net>

<net id="166"><net_src comp="116" pin="2"/><net_sink comp="158" pin=3"/></net>

<net id="172"><net_src comp="36" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="186"><net_src comp="38" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="187"><net_src comp="14" pin="0"/><net_sink comp="173" pin=5"/></net>

<net id="188"><net_src comp="16" pin="0"/><net_sink comp="173" pin=6"/></net>

<net id="189"><net_src comp="18" pin="0"/><net_sink comp="173" pin=7"/></net>

<net id="190"><net_src comp="20" pin="0"/><net_sink comp="173" pin=8"/></net>

<net id="191"><net_src comp="22" pin="0"/><net_sink comp="173" pin=9"/></net>

<net id="192"><net_src comp="24" pin="0"/><net_sink comp="173" pin=10"/></net>

<net id="198"><net_src comp="40" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="134" pin="2"/><net_sink comp="193" pin=1"/></net>

<net id="206"><net_src comp="42" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="4" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="211"><net_src comp="116" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="158" pin=3"/></net>

<net id="216"><net_src comp="122" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="217"><net_src comp="213" pin="1"/><net_sink comp="149" pin=3"/></net>

<net id="221"><net_src comp="128" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="222"><net_src comp="218" pin="1"/><net_sink comp="140" pin=3"/></net>

<net id="226"><net_src comp="92" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="227"><net_src comp="223" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="228"><net_src comp="223" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="232"><net_src comp="96" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="234"><net_src comp="229" pin="1"/><net_sink comp="200" pin=3"/></net>

<net id="238"><net_src comp="100" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="149" pin=1"/></net>

<net id="240"><net_src comp="235" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="244"><net_src comp="104" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="246"><net_src comp="241" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="250"><net_src comp="108" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="251"><net_src comp="247" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="252"><net_src comp="247" pin="1"/><net_sink comp="173" pin=3"/></net>

<net id="256"><net_src comp="112" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="258"><net_src comp="253" pin="1"/><net_sink comp="173" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: inout1 | {7 8 }
 - Input state : 
	Port: compute_attn_matmul_v : inout2 | {1 2 }
	Port: compute_attn_matmul_v : v | {1 }
	Port: compute_attn_matmul_v : inout1 | {1 2 }
	Port: compute_attn_matmul_v : attn | {1 }
	Port: compute_attn_matmul_v : inout4 | {1 2 }
	Port: compute_attn_matmul_v : attn_softmax_info | {1 }
	Port: compute_attn_matmul_v : attn_matmul_v | {6 }
	Port: compute_attn_matmul_v : f_x_msb_4_h_table_V | {5 6 }
	Port: compute_attn_matmul_v : f_x_msb_4_l_table_V | {5 6 }
	Port: compute_attn_matmul_v : f_x_lsb_table_V | {5 6 }
	Port: compute_attn_matmul_v : f_x_msb_3_table_V | {5 6 }
	Port: compute_attn_matmul_v : f_x_msb_2_table_V | {5 6 }
	Port: compute_attn_matmul_v : exp_x_msb_1_table_V | {5 6 }
  - Chain level:
	State 1
		call_ln516 : 1
		call_ln517 : 1
		call_ln518 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|           Functional Unit          |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |   URAM  |
|----------|------------------------------------|---------|---------|---------|---------|---------|---------|
|          |        grp_read_k_v_6_fu_140       |    0    |    0    |    0    |   552   |   123   |    0    |
|          |        grp_read_attn_fu_149        |    0    |    0    |  0.427  |   621   |   1275  |    0    |
|          |  grp_read_attn_softmax_info_fu_158 |    0    |    0    |  0.427  |   644   |    35   |    0    |
|   call   |       grp_prepare_attn_fu_167      |    0    |    0    |    0    |   544   |   648   |    0    |
|          | grp_compute_attn_matmul_v_7_fu_173 |    32   |   384   |  43.715 |   6651  |  11169  |    0    |
|          |   call_ln508_entry_proc25_fu_193   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   grp_write_attn_matmul_v_fu_200   |    0    |    0    |  0.854  |   904   |    40   |    0    |
|----------|------------------------------------|---------|---------|---------|---------|---------|---------|
|          | attn_softmax_info_read_read_fu_116 |    0    |    0    |    0    |    0    |    0    |    0    |
|   read   |        attn_read_read_fu_122       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         v_read_read_fu_128         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   attn_matmul_v_read_read_fu_134   |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                                    |    32   |   384   |  45.423 |   9916  |  13290  |    0    |
|----------|------------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------------+--------+
|                                |   FF   |
+--------------------------------+--------+
|     attn_matmul_v_c_reg_223    |   64   |
|  attn_matmul_v_stream_reg_229  |   256  |
|        attn_read_reg_213       |   64   |
| attn_softmax_info_read_reg_208 |   64   |
|attn_softmax_info_stream_reg_247|   256  |
|       attn_stream_reg_235      |   128  |
|     qxk_out_stream_reg_241     |   512  |
|         v_read_reg_218         |   64   |
|        v_stream_reg_253        |   256  |
+--------------------------------+--------+
|              Total             |  1664  |
+--------------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------------|------|------|------|--------||---------||---------|
|                Comp               |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------------------|------|------|------|--------||---------||---------|
|       grp_read_k_v_6_fu_140       |  p3  |   2  |  64  |   128  ||    9    |
|        grp_read_attn_fu_149       |  p3  |   2  |  64  |   128  ||    9    |
| grp_read_attn_softmax_info_fu_158 |  p3  |   2  |  64  |   128  ||    9    |
|-----------------------------------|------|------|------|--------||---------||---------|
|               Total               |      |      |      |   384  ||  1.281  ||    27   |
|-----------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |   32   |   384  |   45   |  9916  |  13290 |    0   |
|   Memory  |    -   |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    1   |    -   |   27   |    -   |
|  Register |    -   |    -   |    -   |  1664  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   32   |   384  |   46   |  11580 |  13317 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
