\subsection{arch Architecture Reference}
\label{classp2d__clr__fsm_1_1arch}\index{arch@{arch}}


Collaboration diagram for arch\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=203pt]{d7/da0/classp2d__clr__fsm_1_1arch__coll__graph}
\end{center}
\end{figure}
\subsubsection*{Processes}
 \begin{DoxyCompactItemize}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+522}{\bfseries  ( {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+523}{\bfseries  ( {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+524}{\bfseries  ( {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} )}
\end{DoxyCompactItemize}
\subsubsection*{Components}
 \begin{DoxyCompactItemize}
\item 
{\bf lpm\+\_\+compare}  {\bfseries }  
\end{DoxyCompactItemize}
\subsubsection*{Types}
 \begin{DoxyCompactItemize}
\item 
{\bfseries {\bf state\+\_\+type}{\bfseries \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{idle}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{sel\+\_\+buff}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{rd\+\_\+buff}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }}} 
\item 
{\bfseries {\bf smpl\+\_\+nr\+\_\+array\+\_\+type}{\bfseries \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf n\+\_\+buff}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }}} 
\end{DoxyCompactItemize}
\subsubsection*{Signals}
 \begin{DoxyCompactItemize}
\item 
{\bf current\+\_\+state} {\bfseries {\bfseries {\bf state\+\_\+type}} \textcolor{vhdlchar}{ }} 
\item 
{\bf next\+\_\+state} {\bfseries {\bfseries {\bf state\+\_\+type}} \textcolor{vhdlchar}{ }} 
\item 
{\bf smpl\+\_\+nr\+\_\+array} {\bfseries {\bfseries {\bf smpl\+\_\+nr\+\_\+array\+\_\+type}} \textcolor{vhdlchar}{ }} 
\item 
{\bf pct\+\_\+smpl\+\_\+nr\+\_\+less} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf n\+\_\+buff}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf pct\+\_\+smpl\+\_\+nr\+\_\+sync\+\_\+dis} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf n\+\_\+buff}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf pct\+\_\+buff\+\_\+rdy\+\_\+reg0} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf n\+\_\+buff}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf pct\+\_\+buff\+\_\+rdy\+\_\+reg1} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf n\+\_\+buff}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf pct\+\_\+buff\+\_\+rdy\+\_\+reg2} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf n\+\_\+buff}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf pct\+\_\+buff\+\_\+rdy\+\_\+reg3} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf n\+\_\+buff}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}
\subsubsection*{Instantiations}
 \begin{DoxyCompactItemize}
\item 
{\bf lpm\+\_\+compare\+\_\+component}  {\bfseries lpm\+\_\+compare}   
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}


Definition at line {\bf 53} of file {\bf p2d\+\_\+clr\+\_\+fsm.\+vhd}.



\subsubsection{Member Function Documentation}
\index{p2d\+\_\+clr\+\_\+fsm\+::arch@{p2d\+\_\+clr\+\_\+fsm\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+522@{P\+R\+O\+C\+E\+S\+S\+\_\+522}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+522@{P\+R\+O\+C\+E\+S\+S\+\_\+522}!p2d\+\_\+clr\+\_\+fsm\+::arch@{p2d\+\_\+clr\+\_\+fsm\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+522clk,reset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+522(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classp2d__clr__fsm_1_1arch_a2e2e83b8ad08ccbf8c38ba18916298ce}


Definition at line {\bf 94} of file {\bf p2d\+\_\+clr\+\_\+fsm.\+vhd}.

\index{p2d\+\_\+clr\+\_\+fsm\+::arch@{p2d\+\_\+clr\+\_\+fsm\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+523@{P\+R\+O\+C\+E\+S\+S\+\_\+523}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+523@{P\+R\+O\+C\+E\+S\+S\+\_\+523}!p2d\+\_\+clr\+\_\+fsm\+::arch@{p2d\+\_\+clr\+\_\+fsm\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+523clk,reset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}P\+R\+O\+C\+E\+S\+S\+\_\+523 (
\begin{DoxyParamCaption}
\item[{}]{clk, }
\item[{}]{reset\+\_\+n}
\end{DoxyParamCaption}
)}\label{classp2d__clr__fsm_1_1arch_a56db1a068c06549cbefaafeaa9f9a5a0}


Definition at line {\bf 138} of file {\bf p2d\+\_\+clr\+\_\+fsm.\+vhd}.

\index{p2d\+\_\+clr\+\_\+fsm\+::arch@{p2d\+\_\+clr\+\_\+fsm\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+524@{P\+R\+O\+C\+E\+S\+S\+\_\+524}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+524@{P\+R\+O\+C\+E\+S\+S\+\_\+524}!p2d\+\_\+clr\+\_\+fsm\+::arch@{p2d\+\_\+clr\+\_\+fsm\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+524clk,reset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+524(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classp2d__clr__fsm_1_1arch_a8927015b58469800feb1093c3b0c5e4b}


Definition at line {\bf 156} of file {\bf p2d\+\_\+clr\+\_\+fsm.\+vhd}.



\subsubsection{Member Data Documentation}
\index{p2d\+\_\+clr\+\_\+fsm\+::arch@{p2d\+\_\+clr\+\_\+fsm\+::arch}!current\+\_\+state@{current\+\_\+state}}
\index{current\+\_\+state@{current\+\_\+state}!p2d\+\_\+clr\+\_\+fsm\+::arch@{p2d\+\_\+clr\+\_\+fsm\+::arch}}
\paragraph[{current\+\_\+state}]{\setlength{\rightskip}{0pt plus 5cm}{\bf current\+\_\+state} {\bfseries {\bfseries {\bf state\+\_\+type}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classp2d__clr__fsm_1_1arch_a7ede5b91aac1f3d1b2a884a5e191d554}


Definition at line {\bf 57} of file {\bf p2d\+\_\+clr\+\_\+fsm.\+vhd}.

\index{p2d\+\_\+clr\+\_\+fsm\+::arch@{p2d\+\_\+clr\+\_\+fsm\+::arch}!lpm\+\_\+compare@{lpm\+\_\+compare}}
\index{lpm\+\_\+compare@{lpm\+\_\+compare}!p2d\+\_\+clr\+\_\+fsm\+::arch@{p2d\+\_\+clr\+\_\+fsm\+::arch}}
\paragraph[{lpm\+\_\+compare}]{\setlength{\rightskip}{0pt plus 5cm}{\bf lpm\+\_\+compare} {\bfseries \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Component]}}\label{classp2d__clr__fsm_1_1arch_a1035bfe66a5388c1229a47e34980adb7}


Definition at line {\bf 70} of file {\bf p2d\+\_\+clr\+\_\+fsm.\+vhd}.

\index{p2d\+\_\+clr\+\_\+fsm\+::arch@{p2d\+\_\+clr\+\_\+fsm\+::arch}!lpm\+\_\+compare\+\_\+component@{lpm\+\_\+compare\+\_\+component}}
\index{lpm\+\_\+compare\+\_\+component@{lpm\+\_\+compare\+\_\+component}!p2d\+\_\+clr\+\_\+fsm\+::arch@{p2d\+\_\+clr\+\_\+fsm\+::arch}}
\paragraph[{lpm\+\_\+compare\+\_\+component}]{\setlength{\rightskip}{0pt plus 5cm}{\bf lpm\+\_\+compare\+\_\+component} {\bfseries \textcolor{vhdlchar}{lpm\+\_\+compare}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classp2d__clr__fsm_1_1arch_a7fe23abc3aa9d6dfe7680383bdbed4a1}


Definition at line {\bf 132} of file {\bf p2d\+\_\+clr\+\_\+fsm.\+vhd}.

\index{p2d\+\_\+clr\+\_\+fsm\+::arch@{p2d\+\_\+clr\+\_\+fsm\+::arch}!next\+\_\+state@{next\+\_\+state}}
\index{next\+\_\+state@{next\+\_\+state}!p2d\+\_\+clr\+\_\+fsm\+::arch@{p2d\+\_\+clr\+\_\+fsm\+::arch}}
\paragraph[{next\+\_\+state}]{\setlength{\rightskip}{0pt plus 5cm}{\bf next\+\_\+state} {\bfseries {\bfseries {\bf state\+\_\+type}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classp2d__clr__fsm_1_1arch_a7b92f98d060e763f3dd6fa727ddb03d8}


Definition at line {\bf 57} of file {\bf p2d\+\_\+clr\+\_\+fsm.\+vhd}.

\index{p2d\+\_\+clr\+\_\+fsm\+::arch@{p2d\+\_\+clr\+\_\+fsm\+::arch}!pct\+\_\+buff\+\_\+rdy\+\_\+reg0@{pct\+\_\+buff\+\_\+rdy\+\_\+reg0}}
\index{pct\+\_\+buff\+\_\+rdy\+\_\+reg0@{pct\+\_\+buff\+\_\+rdy\+\_\+reg0}!p2d\+\_\+clr\+\_\+fsm\+::arch@{p2d\+\_\+clr\+\_\+fsm\+::arch}}
\paragraph[{pct\+\_\+buff\+\_\+rdy\+\_\+reg0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pct\+\_\+buff\+\_\+rdy\+\_\+reg0} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf n\+\_\+buff}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classp2d__clr__fsm_1_1arch_a31cb7d897a4b651f0fd46a76c0b6039f}


Definition at line {\bf 64} of file {\bf p2d\+\_\+clr\+\_\+fsm.\+vhd}.

\index{p2d\+\_\+clr\+\_\+fsm\+::arch@{p2d\+\_\+clr\+\_\+fsm\+::arch}!pct\+\_\+buff\+\_\+rdy\+\_\+reg1@{pct\+\_\+buff\+\_\+rdy\+\_\+reg1}}
\index{pct\+\_\+buff\+\_\+rdy\+\_\+reg1@{pct\+\_\+buff\+\_\+rdy\+\_\+reg1}!p2d\+\_\+clr\+\_\+fsm\+::arch@{p2d\+\_\+clr\+\_\+fsm\+::arch}}
\paragraph[{pct\+\_\+buff\+\_\+rdy\+\_\+reg1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pct\+\_\+buff\+\_\+rdy\+\_\+reg1} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf n\+\_\+buff}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classp2d__clr__fsm_1_1arch_aebfdb2b970bd2e7093ffcf9df0b26c8e}


Definition at line {\bf 65} of file {\bf p2d\+\_\+clr\+\_\+fsm.\+vhd}.

\index{p2d\+\_\+clr\+\_\+fsm\+::arch@{p2d\+\_\+clr\+\_\+fsm\+::arch}!pct\+\_\+buff\+\_\+rdy\+\_\+reg2@{pct\+\_\+buff\+\_\+rdy\+\_\+reg2}}
\index{pct\+\_\+buff\+\_\+rdy\+\_\+reg2@{pct\+\_\+buff\+\_\+rdy\+\_\+reg2}!p2d\+\_\+clr\+\_\+fsm\+::arch@{p2d\+\_\+clr\+\_\+fsm\+::arch}}
\paragraph[{pct\+\_\+buff\+\_\+rdy\+\_\+reg2}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pct\+\_\+buff\+\_\+rdy\+\_\+reg2} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf n\+\_\+buff}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classp2d__clr__fsm_1_1arch_a471945d3de4349dce889e5366d6ce296}


Definition at line {\bf 66} of file {\bf p2d\+\_\+clr\+\_\+fsm.\+vhd}.

\index{p2d\+\_\+clr\+\_\+fsm\+::arch@{p2d\+\_\+clr\+\_\+fsm\+::arch}!pct\+\_\+buff\+\_\+rdy\+\_\+reg3@{pct\+\_\+buff\+\_\+rdy\+\_\+reg3}}
\index{pct\+\_\+buff\+\_\+rdy\+\_\+reg3@{pct\+\_\+buff\+\_\+rdy\+\_\+reg3}!p2d\+\_\+clr\+\_\+fsm\+::arch@{p2d\+\_\+clr\+\_\+fsm\+::arch}}
\paragraph[{pct\+\_\+buff\+\_\+rdy\+\_\+reg3}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pct\+\_\+buff\+\_\+rdy\+\_\+reg3} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf n\+\_\+buff}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classp2d__clr__fsm_1_1arch_a6b4c0e8754720e445cc4fae99a8c3c19}


Definition at line {\bf 67} of file {\bf p2d\+\_\+clr\+\_\+fsm.\+vhd}.

\index{p2d\+\_\+clr\+\_\+fsm\+::arch@{p2d\+\_\+clr\+\_\+fsm\+::arch}!pct\+\_\+smpl\+\_\+nr\+\_\+less@{pct\+\_\+smpl\+\_\+nr\+\_\+less}}
\index{pct\+\_\+smpl\+\_\+nr\+\_\+less@{pct\+\_\+smpl\+\_\+nr\+\_\+less}!p2d\+\_\+clr\+\_\+fsm\+::arch@{p2d\+\_\+clr\+\_\+fsm\+::arch}}
\paragraph[{pct\+\_\+smpl\+\_\+nr\+\_\+less}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pct\+\_\+smpl\+\_\+nr\+\_\+less} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf n\+\_\+buff}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classp2d__clr__fsm_1_1arch_af0dbf3473f04b34eb1bd8f35edd53e14}


Definition at line {\bf 62} of file {\bf p2d\+\_\+clr\+\_\+fsm.\+vhd}.

\index{p2d\+\_\+clr\+\_\+fsm\+::arch@{p2d\+\_\+clr\+\_\+fsm\+::arch}!pct\+\_\+smpl\+\_\+nr\+\_\+sync\+\_\+dis@{pct\+\_\+smpl\+\_\+nr\+\_\+sync\+\_\+dis}}
\index{pct\+\_\+smpl\+\_\+nr\+\_\+sync\+\_\+dis@{pct\+\_\+smpl\+\_\+nr\+\_\+sync\+\_\+dis}!p2d\+\_\+clr\+\_\+fsm\+::arch@{p2d\+\_\+clr\+\_\+fsm\+::arch}}
\paragraph[{pct\+\_\+smpl\+\_\+nr\+\_\+sync\+\_\+dis}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pct\+\_\+smpl\+\_\+nr\+\_\+sync\+\_\+dis} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf n\+\_\+buff}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classp2d__clr__fsm_1_1arch_ae2771defe4782973c12248ab6353b7a2}


Definition at line {\bf 63} of file {\bf p2d\+\_\+clr\+\_\+fsm.\+vhd}.

\index{p2d\+\_\+clr\+\_\+fsm\+::arch@{p2d\+\_\+clr\+\_\+fsm\+::arch}!smpl\+\_\+nr\+\_\+array@{smpl\+\_\+nr\+\_\+array}}
\index{smpl\+\_\+nr\+\_\+array@{smpl\+\_\+nr\+\_\+array}!p2d\+\_\+clr\+\_\+fsm\+::arch@{p2d\+\_\+clr\+\_\+fsm\+::arch}}
\paragraph[{smpl\+\_\+nr\+\_\+array}]{\setlength{\rightskip}{0pt plus 5cm}{\bf smpl\+\_\+nr\+\_\+array} {\bfseries {\bfseries {\bf smpl\+\_\+nr\+\_\+array\+\_\+type}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classp2d__clr__fsm_1_1arch_a37d3e20d7b6846d5d5592ccc68642afc}


Definition at line {\bf 60} of file {\bf p2d\+\_\+clr\+\_\+fsm.\+vhd}.

\index{p2d\+\_\+clr\+\_\+fsm\+::arch@{p2d\+\_\+clr\+\_\+fsm\+::arch}!smpl\+\_\+nr\+\_\+array\+\_\+type@{smpl\+\_\+nr\+\_\+array\+\_\+type}}
\index{smpl\+\_\+nr\+\_\+array\+\_\+type@{smpl\+\_\+nr\+\_\+array\+\_\+type}!p2d\+\_\+clr\+\_\+fsm\+::arch@{p2d\+\_\+clr\+\_\+fsm\+::arch}}
\paragraph[{smpl\+\_\+nr\+\_\+array\+\_\+type}]{\setlength{\rightskip}{0pt plus 5cm}{\bf smpl\+\_\+nr\+\_\+array\+\_\+type} {\bfseries \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf n\+\_\+buff}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Type]}}\label{classp2d__clr__fsm_1_1arch_aadc1ea405b09e325f52c3e7d8b3c1473}


Definition at line {\bf 59} of file {\bf p2d\+\_\+clr\+\_\+fsm.\+vhd}.

\index{p2d\+\_\+clr\+\_\+fsm\+::arch@{p2d\+\_\+clr\+\_\+fsm\+::arch}!state\+\_\+type@{state\+\_\+type}}
\index{state\+\_\+type@{state\+\_\+type}!p2d\+\_\+clr\+\_\+fsm\+::arch@{p2d\+\_\+clr\+\_\+fsm\+::arch}}
\paragraph[{state\+\_\+type}]{\setlength{\rightskip}{0pt plus 5cm}{\bf state\+\_\+type} {\bfseries \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{idle}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{sel\+\_\+buff}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{rd\+\_\+buff}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Type]}}\label{classp2d__clr__fsm_1_1arch_a6358909893b26920de1024de9c704239}


Definition at line {\bf 56} of file {\bf p2d\+\_\+clr\+\_\+fsm.\+vhd}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/src/tx\+\_\+path\+\_\+top/packets2data/synth/{\bf p2d\+\_\+clr\+\_\+fsm.\+vhd}\end{DoxyCompactItemize}
