<!-- Original XML: Unit Test Input -->
<openfpga_bitstream_setting>
  <overwrite_bitstream>
    <!-- Location: HP_1_20_10P, SOC: 0, Value: 0, X: 15, Y: 1 -->
    <bit value="0" path="fpga_top.grid_io_bottom_15__1_.logical_tile_io_mode_io__0.mem_iopad_0_clk_0[0]"/>
    <bit value="0" path="fpga_top.grid_io_bottom_15__1_.logical_tile_io_mode_io__0.mem_iopad_0_clk_0[1]"/>
    <bit value="0" path="fpga_top.grid_io_bottom_15__1_.logical_tile_io_mode_io__0.mem_iopad_0_clk_0[2]"/>
    <bit value="0" path="fpga_top.grid_io_bottom_15__1_.logical_tile_io_mode_io__0.mem_iopad_0_clk_0[3]"/>
    <!-- Location: HP_1_8_4P, SOC: 0, Value: 2, X: 7, Y: 1 -->
    <bit value="0" path="fpga_top.grid_io_bottom_7__1_.logical_tile_io_mode_io__0.mem_iopad_0_clk_0[0]"/>
    <bit value="1" path="fpga_top.grid_io_bottom_7__1_.logical_tile_io_mode_io__0.mem_iopad_0_clk_0[1]"/>
    <bit value="0" path="fpga_top.grid_io_bottom_7__1_.logical_tile_io_mode_io__0.mem_iopad_0_clk_0[2]"/>
    <bit value="0" path="fpga_top.grid_io_bottom_7__1_.logical_tile_io_mode_io__0.mem_iopad_0_clk_0[3]"/>
    <!-- Location: HP_2_20_10P, SOC: 0, Value: 1, X: 46, Y: 1 -->
    <bit value="1" path="fpga_top.grid_io_bottom_46__1_.logical_tile_io_mode_io__0.mem_iopad_0_clk_0[0]"/>
    <bit value="0" path="fpga_top.grid_io_bottom_46__1_.logical_tile_io_mode_io__0.mem_iopad_0_clk_0[1]"/>
    <bit value="0" path="fpga_top.grid_io_bottom_46__1_.logical_tile_io_mode_io__0.mem_iopad_0_clk_0[2]"/>
    <bit value="0" path="fpga_top.grid_io_bottom_46__1_.logical_tile_io_mode_io__0.mem_iopad_0_clk_0[3]"/>
    <!-- Location: HP_2_22_11P, SOC: 0, Value: 5, X: 48, Y: 1 -->
    <bit value="1" path="fpga_top.grid_io_bottom_48__1_.logical_tile_io_mode_io__0.mem_iopad_0_clk_0[0]"/>
    <bit value="0" path="fpga_top.grid_io_bottom_48__1_.logical_tile_io_mode_io__0.mem_iopad_0_clk_0[1]"/>
    <bit value="1" path="fpga_top.grid_io_bottom_48__1_.logical_tile_io_mode_io__0.mem_iopad_0_clk_0[2]"/>
    <bit value="0" path="fpga_top.grid_io_bottom_48__1_.logical_tile_io_mode_io__0.mem_iopad_0_clk_0[3]"/>
    <!-- Location: HR_2_0_0P, SOC: 0, Value: 2, X: 1, Y: 25 -->
    <bit value="0" path="fpga_top.grid_io_left_1__25_.logical_tile_io_mode_io__0.mem_iopad_0_clk_0[0]"/>
    <bit value="1" path="fpga_top.grid_io_left_1__25_.logical_tile_io_mode_io__0.mem_iopad_0_clk_0[1]"/>
    <bit value="0" path="fpga_top.grid_io_left_1__25_.logical_tile_io_mode_io__0.mem_iopad_0_clk_0[2]"/>
    <bit value="0" path="fpga_top.grid_io_left_1__25_.logical_tile_io_mode_io__0.mem_iopad_0_clk_0[3]"/>
    <!-- Location: HR_2_2_1P, SOC: 0, Value: 2, X: 1, Y: 26 -->
    <bit value="0" path="fpga_top.grid_io_left_1__26_.logical_tile_io_mode_io__0.mem_iopad_0_clk_0[0]"/>
    <bit value="1" path="fpga_top.grid_io_left_1__26_.logical_tile_io_mode_io__0.mem_iopad_0_clk_0[1]"/>
    <bit value="0" path="fpga_top.grid_io_left_1__26_.logical_tile_io_mode_io__0.mem_iopad_0_clk_0[2]"/>
    <bit value="0" path="fpga_top.grid_io_left_1__26_.logical_tile_io_mode_io__0.mem_iopad_0_clk_0[3]"/>
    <!-- Unknown location: clk_fpga_fabric_dma, SOC: 1, Value: 6, X: 37, Y: 44 -->
  </overwrite_bitstream>
</openfpga_bitstream_setting>
