

================================================================
== Vitis HLS Report for 'calculate_statistics_Pipeline_calc_sum'
================================================================
* Date:           Tue Feb 18 03:51:28 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        pack_stream_to_blk
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval |                    Pipeline                    |
    |   min   |   max   |    min    |    max   | min | max |                      Type                      |
    +---------+---------+-----------+----------+-----+-----+------------------------------------------------+
    |        9|        ?|  90.000 ns|         ?|    8|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+-------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- calc_sum  |        7|        ?|         8|          6|          1|  1 ~ ?|       yes|
        +------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 6, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 6, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.84>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sum = alloca i32 1" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:94]   --->   Operation 11 'alloca' 'sum' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:96]   --->   Operation 12 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_1 = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %empty"   --->   Operation 13 'read' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln96 = store i31 0, i31 %i_1" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:96]   --->   Operation 14 'store' 'store_ln96' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln94 = store i32 0, i32 %sum" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:94]   --->   Operation 15 'store' 'store_ln94' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc10"   --->   Operation 16 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%i = load i31 %i_1" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:96]   --->   Operation 17 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (2.52ns)   --->   "%icmp_ln96 = icmp_eq  i31 %i, i31 %tmp_1" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:96]   --->   Operation 18 'icmp' 'icmp_ln96' <Predicate = true> <Delay = 2.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln96 = br i1 %icmp_ln96, void %for.inc10.split, void %for.end12.loopexit.exitStub" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:96]   --->   Operation 19 'br' 'br_ln96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i8 @_ssdm_op_PartSelect.i8.i31.i32.i32, i31 %i, i32 2, i32 9" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:96]   --->   Operation 20 'partselect' 'lshr_ln1' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln96 = zext i8 %lshr_ln1" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:96]   --->   Operation 21 'zext' 'zext_ln96' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%data_addr = getelementptr i32 %data, i64 0, i64 %zext_ln96" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:98]   --->   Operation 22 'getelementptr' 'data_addr' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%data_1_addr = getelementptr i32 %data_1, i64 0, i64 %zext_ln96" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:98]   --->   Operation 23 'getelementptr' 'data_1_addr' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%data_2_addr = getelementptr i32 %data_2, i64 0, i64 %zext_ln96" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:98]   --->   Operation 24 'getelementptr' 'data_2_addr' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%data_3_addr = getelementptr i32 %data_3, i64 0, i64 %zext_ln96" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:98]   --->   Operation 25 'getelementptr' 'data_3_addr' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_1 : Operation 26 [2/2] (3.25ns)   --->   "%data_load = load i8 %data_addr" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:98]   --->   Operation 26 'load' 'data_load' <Predicate = (!icmp_ln96)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 27 [2/2] (3.25ns)   --->   "%data_1_load = load i8 %data_1_addr" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:98]   --->   Operation 27 'load' 'data_1_load' <Predicate = (!icmp_ln96)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 28 [2/2] (3.25ns)   --->   "%data_2_load = load i8 %data_2_addr" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:98]   --->   Operation 28 'load' 'data_2_load' <Predicate = (!icmp_ln96)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 29 [2/2] (3.25ns)   --->   "%data_3_load = load i8 %data_3_addr" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:98]   --->   Operation 29 'load' 'data_3_load' <Predicate = (!icmp_ln96)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 2 <SV = 1> <Delay = 5.08>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 30 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (2.52ns)   --->   "%add_ln96 = add i31 %i, i31 1" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:96]   --->   Operation 31 'add' 'add_ln96' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln96 = trunc i31 %i" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:96]   --->   Operation 32 'trunc' 'trunc_ln96' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_2 : Operation 33 [1/2] ( I:3.25ns O:3.25ns )   --->   "%data_load = load i8 %data_addr" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:98]   --->   Operation 33 'load' 'data_load' <Predicate = (!icmp_ln96)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 34 [1/2] ( I:3.25ns O:3.25ns )   --->   "%data_1_load = load i8 %data_1_addr" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:98]   --->   Operation 34 'load' 'data_1_load' <Predicate = (!icmp_ln96)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 35 [1/2] ( I:3.25ns O:3.25ns )   --->   "%data_2_load = load i8 %data_2_addr" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:98]   --->   Operation 35 'load' 'data_2_load' <Predicate = (!icmp_ln96)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 36 [1/2] ( I:3.25ns O:3.25ns )   --->   "%data_3_load = load i8 %data_3_addr" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:98]   --->   Operation 36 'load' 'data_3_load' <Predicate = (!icmp_ln96)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 37 [1/1] (1.82ns)   --->   "%tmp = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 0, i32 %data_load, i2 1, i32 %data_1_load, i2 2, i32 %data_2_load, i2 3, i32 %data_3_load, i32 <undef>, i2 %trunc_ln96" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:98]   --->   Operation 37 'sparsemux' 'tmp' <Predicate = (!icmp_ln96)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (1.58ns)   --->   "%store_ln96 = store i31 %add_ln96, i31 %i_1" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:96]   --->   Operation 38 'store' 'store_ln96' <Predicate = (!icmp_ln96)> <Delay = 1.58>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%sum_load_1 = load i32 %sum"   --->   Operation 49 'load' 'sum_load_1' <Predicate = (icmp_ln96)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %sum_out, i32 %sum_load_1"   --->   Operation 50 'write' 'write_ln0' <Predicate = (icmp_ln96)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 51 'ret' 'ret_ln0' <Predicate = (icmp_ln96)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 7.25>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%sum_load = load i32 %sum" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:98]   --->   Operation 39 'load' 'sum_load' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_3 : Operation 40 [5/5] (7.25ns)   --->   "%sum_1 = fadd i32 %sum_load, i32 %tmp" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:98]   --->   Operation 40 'fadd' 'sum_1' <Predicate = (!icmp_ln96)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.25>
ST_4 : Operation 41 [4/5] (7.25ns)   --->   "%sum_1 = fadd i32 %sum_load, i32 %tmp" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:98]   --->   Operation 41 'fadd' 'sum_1' <Predicate = (!icmp_ln96)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.25>
ST_5 : Operation 42 [3/5] (7.25ns)   --->   "%sum_1 = fadd i32 %sum_load, i32 %tmp" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:98]   --->   Operation 42 'fadd' 'sum_1' <Predicate = (!icmp_ln96)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.25>
ST_6 : Operation 43 [2/5] (7.25ns)   --->   "%sum_1 = fadd i32 %sum_load, i32 %tmp" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:98]   --->   Operation 43 'fadd' 'sum_1' <Predicate = (!icmp_ln96)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.25>
ST_7 : Operation 44 [1/5] (7.25ns)   --->   "%sum_1 = fadd i32 %sum_load, i32 %tmp" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:98]   --->   Operation 44 'fadd' 'sum_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.58>
ST_8 : Operation 45 [1/1] (0.00ns)   --->   "%specpipeline_ln97 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:97]   --->   Operation 45 'specpipeline' 'specpipeline_ln97' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 46 [1/1] (0.00ns)   --->   "%specloopname_ln96 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:96]   --->   Operation 46 'specloopname' 'specloopname_ln96' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 47 [1/1] (1.58ns)   --->   "%store_ln94 = store i32 %sum_1, i32 %sum" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:94]   --->   Operation 47 'store' 'store_ln94' <Predicate = true> <Delay = 1.58>
ST_8 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln96 = br void %for.inc10" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:96]   --->   Operation 48 'br' 'br_ln96' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 4.842ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln96', /home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:96) of constant 0 on local variable 'i', /home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:96 [10]  (1.588 ns)
	'load' operation 31 bit ('i', /home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:96) on local variable 'i', /home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:96 [14]  (0.000 ns)
	'getelementptr' operation 8 bit ('data_addr', /home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:98) [26]  (0.000 ns)
	'load' operation 32 bit ('data_load', /home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:98) on array 'data' [30]  (3.254 ns)

 <State 2>: 5.081ns
The critical path consists of the following:
	'load' operation 32 bit ('data_load', /home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:98) on array 'data' [30]  (3.254 ns)
	'sparsemux' operation 32 bit ('tmp', /home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:98) [34]  (1.827 ns)

 <State 3>: 7.256ns
The critical path consists of the following:
	'load' operation 32 bit ('sum_load', /home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:98) on local variable 'sum', /home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:94 [20]  (0.000 ns)
	'fadd' operation 32 bit ('sum', /home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:98) [35]  (7.256 ns)

 <State 4>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', /home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:98) [35]  (7.256 ns)

 <State 5>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', /home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:98) [35]  (7.256 ns)

 <State 6>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', /home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:98) [35]  (7.256 ns)

 <State 7>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', /home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:98) [35]  (7.256 ns)

 <State 8>: 1.588ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln94', /home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:94) of variable 'sum', /home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:98 on local variable 'sum', /home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:94 [37]  (1.588 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
