CompileCommand: PrintIdeal test_add.micro1 bool PrintIdeal = true
CompileCommand: compileonly test_add.micro1 bool compileonly = true
AFTER: print_ideal
   0  Root  === 0 66 87 100 283 801  [[ 0 1 3 20 21 796 797 29 278 906 44 61 75 82 95 108 186 124 239 139 244 160 ]] 
   1  Con  === 0  [[ ]]  #top
   3  StartOSR  === 3 0  [[ 3 5 6 7 8 9 10 ]]  #{0:control, 1:abIO, 2:memory, 3:rawptr:BotPTR, 4:return_address, 5:rawptr:BotPTR}
   5  Parm  === 3  [[ 33 34 26 30 ]] Control !jvms: test_add::micro1 @ bci:4 (line 9)
   6  Parm  === 3  [[ 801 62 279 96 83 ]] I_O !orig=[70] !jvms: test_add::micro1 @ bci:4 (line 9)
   7  Parm  === 3  [[ 80 141 275 26 30 33 34 38 93 452 824 16 895 ]] Memory  Memory: @BotPTR *+bot, idx=Bot; !orig=[71] !jvms: test_add::micro1 @ bci:4 (line 9)
   8  Parm  === 3  [[ 279 801 283 34 66 62 96 87 83 100 ]] FramePtr !jvms: test_add::micro1 @ bci:4 (line 9)
   9  Parm  === 3  [[ 279 801 96 62 83 ]] ReturnAdr !jvms: test_add::micro1 @ bci:4 (line 9)
  10  Parm  === 3  [[ 34 22 22 33 28 28 ]] Parm0: rawptr:BotPTR !jvms: test_add::micro1 @ bci:4 (line 9)
  16  MergeMem  === _ 1 7 37  [[ 801 ]]  { N37:rawptr:BotPTR }  Memory: @BotPTR *+bot, idx=Bot;
  20  ConL  === 0  [[ 22 822 ]]  #long:16
  21  ConI  === 0  [[ 867 845 ]]  #int:0
  22  AddP  === _ 10 10 20  [[ 26 ]]  !jvms: test_add::micro1 @ bci:4 (line 9)
  26  LoadP  === 5 7 22  [[ 60 62 45 894 894 ]]  @rawptr:BotPTR, idx=Raw; #java/lang/Object * (does not depend only on test, raw access)  Oop:java/lang/Object * !jvms: test_add::micro1 @ bci:4 (line 9)
  28  AddP  === _ 10 10 29  [[ 30 ]]  !jvms: test_add::micro1 @ bci:4 (line 9)
  29  ConL  === 0  [[ 28 894 ]]  #long:8
  30  LoadI  === 5 7 28  [[ 62 119 83 96 ]]  @rawptr:BotPTR, idx=Raw; #int (does not depend only on test, raw access) !orig=[73] !jvms: test_add::micro1 @ bci:4 (line 9)
  33  LoadI  === 5 7 10  [[ 62 120 83 96 ]]  @rawptr:BotPTR, idx=Raw; #int (does not depend only on test, raw access) !orig=[74] !jvms: test_add::micro1 @ bci:4 (line 9)
  34  CallLeaf  === 5 1 7 8 1 (10 ) [[ 35 37 ]] # OSR_migration_end void ( rawptr:BotPTR ) !jvms: test_add::micro1 @ bci:4 (line 9)
  35  Proj  === 34  [[ 47 ]] #0 !jvms: test_add::micro1 @ bci:4 (line 9)
  37  Proj  === 34  [[ 16 38 93 275 80 452 799 ]] #2  Memory: @rawptr:BotPTR, idx=Raw; !orig=[72] !jvms: test_add::micro1 @ bci:4 (line 9)
  38  MergeMem  === _ 1 7 37  [[ 62 ]]  { N37:rawptr:BotPTR }  Memory: @BotPTR *+bot, idx=Bot; !jvms: test_add::micro1 @ bci:4 (line 9)
  44  ConP  === 0  [[ 45 83 279 ]]  #null
  45  CmpP  === _ 26 44  [[ 46 ]]  !jvms: test_add::micro1 @ bci:4 (line 9)
  46  Bool  === _ 45  [[ 47 ]] [ne] !jvms: test_add::micro1 @ bci:4 (line 9)
  47  If  === 35 46  [[ 48 49 ]] P=0.999000, C=-1.000000 !orig=[856] !jvms: test_add::micro1 @ bci:4 (line 9)
  48  IfFalse  === 47  [[ 83 ]] #0 !orig=[887],[858] !jvms: test_add::micro1 @ bci:4 (line 9)
  49  IfTrue  === 47  [[ 903 141 895 824 ]] #1 !jvms: test_add::micro1 @ bci:4 (line 9)
  60  CheckCastPP  === 904 26  [[ 96 822 140 140 823 823 794 279 279 ]]  #int[int:>=0] (java/lang/Cloneable,java/io/Serializable):NotNull:exact * !orig=891,[43] !jvms: test_add::micro1 @ bci:4 (line 9)
  61  ConI  === 0  [[ 62 ]]  #int:-115
  62  CallStaticJava  === 905 6 38 8 9 (61 26 30 33 ) [[ 63 ]] # Static uncommon_trap(reason='constraint' action='reinterpret' debug_id='0')  void ( int ) C=0.000100 test_add::micro1 @ bci:4 (line 9) !jvms: test_add::micro1 @ bci:4 (line 9)
  63  Proj  === 62  [[ 66 ]] #0 !jvms: test_add::micro1 @ bci:4 (line 9)
  66  Halt  === 63 1 1 8 1  [[ 0 ]]  !jvms: test_add::micro1 @ bci:4 (line 9)
  80  MergeMem  === _ 1 7 37  [[ 83 ]]  { N37:rawptr:BotPTR }  Memory: @BotPTR *+bot, idx=Bot; !jvms: test_add::micro1 @ bci:4 (line 9)
  82  ConI  === 0  [[ 83 ]]  #int:-138
  83  CallStaticJava  === 48 6 80 8 9 (82 44 30 33 ) [[ 84 ]] # Static uncommon_trap(reason='predicate' action='maybe_recompile' debug_id='0')  void ( int ) C=0.000100 test_add::micro1 @ bci:4 (line 9) !jvms: test_add::micro1 @ bci:4 (line 9)
  84  Proj  === 83  [[ 87 ]] #0 !jvms: test_add::micro1 @ bci:4 (line 9)
  87  Halt  === 84 1 1 8 1  [[ 0 ]]  !jvms: test_add::micro1 @ bci:4 (line 9)
  93  MergeMem  === _ 1 7 37  [[ 96 ]]  { N37:rawptr:BotPTR }  Memory: @BotPTR *+bot, idx=Bot; !jvms: test_add::micro1 @ bci:4 (line 9)
  95  ConI  === 0  [[ 96 ]]  #int:-66
  96  CallStaticJava  === 874 6 93 8 9 (95 60 30 33 ) [[ 97 ]] # Static uncommon_trap(reason='profile_predicate' action='maybe_recompile' debug_id='0')  void ( int ) C=0.000100 test_add::micro1 @ bci:4 (line 9) !jvms: test_add::micro1 @ bci:4 (line 9)
  97  Proj  === 96  [[ 100 ]] #0 !jvms: test_add::micro1 @ bci:4 (line 9)
 100  Halt  === 97 1 1 8 1  [[ 0 ]]  !jvms: test_add::micro1 @ bci:4 (line 9)
 119  Phi  === 853 30 775  [[ 801 279 775 ]]  #int !jvms: test_add::micro1 @ bci:4 (line 9)
 120  Phi  === 853 33 793  [[ 271 284 190 279 279 ]]  #int !jvms: test_add::micro1 @ bci:4 (line 9)
 124  ConP  === 0  [[ 279 ]]  #jdk/incubator/vector/IntVector$IntSpecies (jdk/incubator/vector/VectorSpecies):exact *  Oop:jdk/incubator/vector/IntVector$IntSpecies (jdk/incubator/vector/VectorSpecies):exact *
 139  ConL  === 0  [[ 140 ]]  #long:12
 140  AddP  === _ 60 60 139  [[ 141 ]]  !orig=[864],... !jvms: test_add::micro1 @ bci:9 (line 9)
 141  LoadRange  === 49 7 140  [[ 245 187 ]]  @bottom[int:>=0] (java/lang/Cloneable,java/io/Serializable)+12 * [narrow], idx=5; #int:>=0 !orig=[865],... !jvms: test_add::micro1 @ bci:9 (line 9)
 160  ConI  === 0  [[ 793 ]]  #int:8
 186  ConI  === 0  [[ 187 ]]  #int:-8
 187  AndI  === _ 141 186  [[ 190 ]]  !jvms: VectorIntrinsics::roundDown @ bci:14 (line 101) AbstractSpecies::loopBound @ bci:5 (line 213) test_add::micro1 @ bci:10 (line 9)
 190  CmpI  === _ 120 187  [[ 191 ]]  !jvms: test_add::micro1 @ bci:15 (line 9)
 191  Bool  === _ 190  [[ 192 ]] [lt] !jvms: test_add::micro1 @ bci:15 (line 9)
 192  If  === 853 191  [[ 193 194 ]] P=0.997992, C=20423.000000 !jvms: test_add::micro1 @ bci:15 (line 9)
 193  IfTrue  === 192  [[ 908 ]] #1 !orig=[817],[262] !jvms: test_add::micro1 @ bci:15 (line 9)
 194  IfFalse  === 192  [[ 801 ]] #0 !jvms: test_add::micro1 @ bci:15 (line 9)
 239  ConI  === 0  [[ 442 ]]  #int:2
 244  ConI  === 0  [[ 245 ]]  #int:-7
 245  AddI  === _ 141 244  [[ 867 279 271 ]]  !orig=[866],... !jvms: VectorIntrinsics::checkFromIndexSize @ bci:42 (line 57) IntVector::fromArray @ bci:9 (line 2941) test_add::micro1 @ bci:24 (line 10)
 271  CmpU  === _ 120 245  [[ 272 ]]  !jvms: Objects::checkIndex @ bci:3 (line 385) VectorIntrinsics::checkFromIndexSize @ bci:43 (line 57) IntVector::fromArray @ bci:9 (line 2941) test_add::micro1 @ bci:24 (line 10)
 272  Bool  === _ 271  [[ 908 ]] [lt] !jvms: Objects::checkIndex @ bci:3 (line 385) VectorIntrinsics::checkFromIndexSize @ bci:43 (line 57) IntVector::fromArray @ bci:9 (line 2941) test_add::micro1 @ bci:24 (line 10)
 274  IfTrue  === 908  [[ 824 284 799 794 ]] #1 !jvms: Objects::checkIndex @ bci:3 (line 385) VectorIntrinsics::checkFromIndexSize @ bci:43 (line 57) IntVector::fromArray @ bci:9 (line 2941) test_add::micro1 @ bci:24 (line 10)
 275  MergeMem  === _ 1 7 37  [[ 279 ]]  { N37:rawptr:BotPTR }  Memory: @BotPTR *+bot, idx=Bot; !jvms: Objects::checkIndex @ bci:3 (line 385) VectorIntrinsics::checkFromIndexSize @ bci:43 (line 57) IntVector::fromArray @ bci:9 (line 2941) test_add::micro1 @ bci:24 (line 10)
 277  IfFalse  === 908  [[ 279 ]] #0 !jvms: Objects::checkIndex @ bci:3 (line 385) VectorIntrinsics::checkFromIndexSize @ bci:43 (line 57) IntVector::fromArray @ bci:9 (line 2941) test_add::micro1 @ bci:24 (line 10)
 278  ConI  === 0  [[ 279 ]]  #int:-28
 279  CallStaticJava  === 277 6 275 8 9 (278 60 1 120 119 124 60 1 1 1 1 1 1 1 120 245 44 ) [[ 280 ]] # Static uncommon_trap(reason='range_check' action='make_not_entrant' debug_id='0')  void ( int ) C=0.000100 Objects::checkIndex @ bci:3 (line 385) VectorIntrinsics::checkFromIndexSize @ bci:43 (line 57) IntVector::fromArray @ bci:9 (line 2941) test_add::micro1 @ bci:24 (line 10) !jvms: Objects::checkIndex @ bci:3 (line 385) VectorIntrinsics::checkFromIndexSize @ bci:43 (line 57) IntVector::fromArray @ bci:9 (line 2941) test_add::micro1 @ bci:24 (line 10)
 280  Proj  === 279  [[ 283 ]] #0 !jvms: Objects::checkIndex @ bci:3 (line 385) VectorIntrinsics::checkFromIndexSize @ bci:43 (line 57) IntVector::fromArray @ bci:9 (line 2941) test_add::micro1 @ bci:24 (line 10)
 283  Halt  === 280 1 1 8 1  [[ 0 ]]  !jvms: Objects::checkIndex @ bci:3 (line 385) VectorIntrinsics::checkFromIndexSize @ bci:43 (line 57) IntVector::fromArray @ bci:9 (line 2941) test_add::micro1 @ bci:24 (line 10)
 284  CastII  === 274 120  [[ 793 441 ]]  #int:>=0:www !jvms: Objects::checkIndex @ bci:3 (line 385) VectorIntrinsics::checkFromIndexSize @ bci:43 (line 57) IntVector::fromArray @ bci:9 (line 2941) test_add::micro1 @ bci:24 (line 10)
 441  ConvI2L  === _ 284  [[ 442 ]]  #long:0..maxint:www !jvms: IntVector::arrayAddress @ bci:4 (line 3679) IntVector::fromArray0Template @ bci:20 (line 3432) Int256Vector::fromArray0 @ bci:3 (line 880) IntVector::fromArray @ bci:24 (line 2943) test_add::micro1 @ bci:24 (line 10)
 442  LShiftL  === _ 441 239  [[ 823 ]]  !jvms: IntVector::arrayAddress @ bci:8 (line 3679) IntVector::fromArray0Template @ bci:20 (line 3432) Int256Vector::fromArray0 @ bci:3 (line 880) IntVector::fromArray @ bci:24 (line 2943) test_add::micro1 @ bci:24 (line 10)
 452  MergeMem  === _ 1 7 37  [[ 794 ]]  { N37:rawptr:BotPTR }  Memory: @BotPTR *+bot, idx=Bot; !jvms: IntVector::fromArray0Template @ bci:27 (line 3432) Int256Vector::fromArray0 @ bci:3 (line 880) IntVector::fromArray @ bci:24 (line 2943) test_add::micro1 @ bci:24 (line 10)
 775  AddI  === _ 119 845  [[ 794 119 ]]  !jvms: test_add::micro1 @ bci:33 (line 11)
 793  AddI  === _ 284 160  [[ 794 120 ]]  !jvms: test_add::micro1 @ bci:44 (line 9)
 794  SafePoint  === 274 1 452 1 1 799 60 775 793  [[ 853 ]]  SafePoint  !jvms: test_add::micro1 @ bci:46 (line 9)
 796  ThreadLocal  === 0  [[ 798 ]]  !jvms: test_add::micro1 @ bci:46 (line 9)
 797  ConL  === 0  [[ 798 ]]  #long:960
 798  AddP  === _ 1 796 797  [[ 799 ]]  !jvms: test_add::micro1 @ bci:46 (line 9)
 799  LoadP  === 274 37 798  [[ 794 ]]  @rawptr:BotPTR, idx=Raw; #rawptr:BotPTR (does not depend only on test, raw access) !jvms: test_add::micro1 @ bci:46 (line 9)
 801  Return  === 194 6 16 8 9 returns 119  [[ 0 ]] 
 822  AddP  === _ 60 823 20  [[ 824 ]]  !jvms: IntVector::fromArray0Template @ bci:32 (line 3430) Int256Vector::fromArray0 @ bci:3 (line 880) IntVector::fromArray @ bci:24 (line 2943) test_add::micro1 @ bci:24 (line 10)
 823  AddP  === _ 60 60 442  [[ 822 ]]  !jvms: IntVector::fromArray0Template @ bci:32 (line 3430) Int256Vector::fromArray0 @ bci:3 (line 880) IntVector::fromArray @ bci:24 (line 2943) test_add::micro1 @ bci:24 (line 10)
 824  LoadVector  === 274 7 822  |49  [[ 845 ]]  @int[int:>=0] (java/lang/Cloneable,java/io/Serializable):NotNull:exact+any *, idx=8; mismatched #vectory[8]:{int} !jvms: IntVector::fromArray0Template @ bci:32 (line 3430) Int256Vector::fromArray0 @ bci:3 (line 880) IntVector::fromArray @ bci:24 (line 2943) test_add::micro1 @ bci:24 (line 10)
 845  AddReductionVI  === _ 21 824  [[ 775 ]]  !orig=[766] !jvms: IntVector::reduceLanesTemplate @ bci:78 (line 2777) Int256Vector::reduceLanes @ bci:2 (line 322) test_add::micro1 @ bci:30 (line 11)
 853  Loop  === 853 873 794  [[ 853 120 119 192 ]] inner  !orig=[115] !jvms: IntVector::reduceLanesTemplate @ bci:78 (line 2777) Int256Vector::reduceLanes @ bci:2 (line 322) test_add::micro1 @ bci:30 (line 11)
 867  CmpI  === _ 245 21  [[ 871 ]]  !orig=[257] !jvms: Objects::checkIndex @ bci:3 (line 385) VectorIntrinsics::checkFromIndexSize @ bci:43 (line 57) IntVector::fromArray @ bci:9 (line 2941) test_add::micro1 @ bci:24 (line 10)
 871  Bool  === _ 867  [[ 872 ]] [lt] !jvms: IntVector::reduceLanesTemplate @ bci:78 (line 2777) Int256Vector::reduceLanes @ bci:2 (line 322) test_add::micro1 @ bci:30 (line 11)
 872  If  === 904 871  [[ 873 874 ]] P=0.000001, C=-1.000000 !orig=[861] !jvms: IntVector::reduceLanesTemplate @ bci:78 (line 2777) Int256Vector::reduceLanes @ bci:2 (line 322) test_add::micro1 @ bci:30 (line 11)
 873  IfFalse  === 872  [[ 853 ]] #0 !orig=[862] !jvms: IntVector::reduceLanesTemplate @ bci:78 (line 2777) Int256Vector::reduceLanes @ bci:2 (line 322) test_add::micro1 @ bci:30 (line 11)
 874  IfTrue  === 872  [[ 96 ]] #1 !orig=[863] !jvms: IntVector::reduceLanesTemplate @ bci:78 (line 2777) Int256Vector::reduceLanes @ bci:2 (line 322) test_add::micro1 @ bci:30 (line 11)
 894  AddP  === _ 26 26 29  [[ 895 ]]   Oop:java/lang/Object+8 * [narrowklass] !jvms: IntVector::reduceLanesTemplate @ bci:78 (line 2777) Int256Vector::reduceLanes @ bci:2 (line 322) test_add::micro1 @ bci:30 (line 11)
 895  LoadNKlass  === 49 7 894  [[ 907 ]]  @java/lang/Object+8 * [narrowklass], idx=4; #narrowklass: java/lang/Object: 0x00007fc4bc003728 * !jvms: IntVector::reduceLanesTemplate @ bci:78 (line 2777) Int256Vector::reduceLanes @ bci:2 (line 322) test_add::micro1 @ bci:30 (line 11)
 902  Bool  === _ 907  [[ 903 ]] [ne] !jvms: IntVector::reduceLanesTemplate @ bci:78 (line 2777) Int256Vector::reduceLanes @ bci:2 (line 322) test_add::micro1 @ bci:30 (line 11)
 903  If  === 49 902  [[ 904 905 ]] P=0.100000, C=-1.000000 !orig=[899] !jvms: IntVector::reduceLanesTemplate @ bci:78 (line 2777) Int256Vector::reduceLanes @ bci:2 (line 322) test_add::micro1 @ bci:30 (line 11)
 904  IfFalse  === 903  [[ 60 872 ]] #0 !orig=[900],[805],[58] !jvms: IntVector::reduceLanesTemplate @ bci:78 (line 2777) Int256Vector::reduceLanes @ bci:2 (line 322) test_add::micro1 @ bci:30 (line 11)
 905  IfTrue  === 903  [[ 62 ]] #1 !orig=[901],[806],[59] !jvms: IntVector::reduceLanesTemplate @ bci:78 (line 2777) Int256Vector::reduceLanes @ bci:2 (line 322) test_add::micro1 @ bci:30 (line 11)
 906  ConNKlass  === 0  [[ 907 ]]  #narrowklass: precise [int (java/lang/Cloneable,java/io/Serializable): :Constant:exact * !jvms: IntVector::reduceLanesTemplate @ bci:78 (line 2777) Int256Vector::reduceLanes @ bci:2 (line 322) test_add::micro1 @ bci:30 (line 11)
 907  CmpN  === _ 895 906  [[ 902 ]]  !jvms: IntVector::reduceLanesTemplate @ bci:78 (line 2777) Int256Vector::reduceLanes @ bci:2 (line 322) test_add::micro1 @ bci:30 (line 11)
 908  If  === 193 272  [[ 277 274 ]] P=0.999999, C=-1.000000 !jvms: IntVector::reduceLanesTemplate @ bci:78 (line 2777) Int256Vector::reduceLanes @ bci:2 (line 322) test_add::micro1 @ bci:30 (line 11)
AFTER: print_ideal
    0  Root  === 0 38 112 1042 138 800 994 1283 1031  [[ 0 1 3 22 743 1181 25 33 40 744 46 62 1180 389 88 107 120 133 1168 195 200 846 1107 913 916 922 1106 1067 1182 1203 1241 1245 1248 1257 1260 1261 1262 1263 1264 1285 1339 1343 1346 1355 1358 1359 1360 1361 1362 1363 1364 1365 1369 1370 1383 1397 1419 1420 1429 ]] 
    1  Con  === 0  [[ ]]  #top
    3  Start  === 3 0  [[ 3 5 6 7 8 9 10 ]]  #{0:control, 1:abIO, 2:memory, 3:rawptr:BotPTR, 4:return_address, 5:int[int:>=0] (java/lang/Cloneable,java/io/Serializable):exact *}
    5  Parm  === 3  [[ 30 ]] Control !jvms: test_add::micro1 @ bci:-1 (line 8)
    6  Parm  === 3  [[ 134 800 108 34 ]] I_O !orig=[141] !jvms: test_add::micro1 @ bci:-1 (line 8)
    7  Parm  === 3  [[ 42 134 1139 108 800 34 819 863 864 928 1075 956 1137 1215 1219 1221 1223 1305 1309 1311 1313 1315 1317 1319 1321 ]] Memory  Memory: @BotPTR *+bot, idx=Bot; !orig=[142] !jvms: test_add::micro1 @ bci:-1 (line 8)
    8  Parm  === 3  [[ 112 800 1042 1031 38 34 138 134 108 994 1283 ]] FramePtr !orig=[993] !jvms: test_add::micro1 @ bci:-1 (line 8)
    9  Parm  === 3  [[ 134 800 108 34 ]] ReturnAdr !jvms: test_add::micro1 @ bci:-1 (line 8)
   10  Parm  === 3  [[ 863 26 1320 1318 1316 1314 1312 1310 1306 1224 1222 1220 1216 1140 1076 1322 957 957 930 930 929 134 1357 1357 108 817 1138 41 41 ]] Parm0: int[int:>=0] (java/lang/Cloneable,java/io/Serializable):exact * !jvms: test_add::micro1 @ bci:-1 (line 8)
   22  ConI  === 0  [[ 213 134 134 952 1132 1134 108 1304 1303 134 108 108 799 92 840 1396 1071 1302 924 1210 1212 1213 1214 1292 1294 1295 1296 1300 ]]  #int:0
   25  ConP  === 0  [[ 26 34 ]]  #null
   26  CmpP  === _ 10 25  [[ 27 ]]  !jvms: test_add::micro1 @ bci:9 (line 9)
   27  Bool  === _ 26  [[ 30 ]] [ne] !jvms: test_add::micro1 @ bci:9 (line 9)
   30  If  === 5 27  [[ 31 32 ]] P=0.999999, C=-1.000000 !jvms: test_add::micro1 @ bci:9 (line 9)
   31  IfTrue  === 30  [[ 95 1319 42 1137 819 928 956 1321 1075 1139 1215 1219 1221 1223 1305 1309 1311 1313 1315 1317 ]] #1 !jvms: test_add::micro1 @ bci:9 (line 9)
   32  IfFalse  === 30  [[ 34 ]] #0 !jvms: test_add::micro1 @ bci:9 (line 9)
   33  ConI  === 0  [[ 34 ]]  #int:-10
   34  CallStaticJava  === 32 6 7 8 9 (33 1 1 1 1 1 25 ) [[ 35 ]] # Static uncommon_trap(reason='null_check' action='maybe_recompile' debug_id='0')  void ( int ) C=0.000100 test_add::micro1 @ bci:9 (line 9) !jvms: test_add::micro1 @ bci:9 (line 9)
   35  Proj  === 34  [[ 38 ]] #0 !jvms: test_add::micro1 @ bci:9 (line 9)
   38  Halt  === 35 1 1 8 1  [[ 0 ]]  !jvms: test_add::micro1 @ bci:9 (line 9)
   40  ConL  === 0  [[ 41 ]]  #long:12
   41  AddP  === _ 10 10 40  [[ 42 ]]  !jvms: test_add::micro1 @ bci:9 (line 9)
   42  LoadRange  === 31 7 41  [[ 201 89 914 918 ]]  @bottom[int:>=0] (java/lang/Cloneable,java/io/Serializable)+12 * [narrow], idx=4; #int:>=0 !orig=[806] !jvms: test_add::micro1 @ bci:9 (line 9)
   62  ConI  === 0  [[ 973 1373 1371 1391 927 ]]  #int:8
   88  ConI  === 0  [[ 89 ]]  #int:-8
   89  AndI  === _ 42 88  [[ 1065 946 134 108 92 847 926 ]]  !jvms: VectorIntrinsics::roundDown @ bci:14 (line 101) AbstractSpecies::loopBound @ bci:5 (line 213) test_add::micro1 @ bci:10 (line 9)
   92  CmpI  === _ 89 22  [[ 94 ]]  !orig=90 !jvms: test_add::micro1 @ bci:15 (line 9)
   94  Bool  === _ 92  [[ 95 ]] [le] !jvms: test_add::micro1 @ bci:15 (line 9)
   95  If  === 31 94  [[ 96 97 ]] P=0.001958, C=24517.000000 !jvms: test_add::micro1 @ bci:15 (line 9)
   96  IfTrue  === 95  [[ 100 ]] #1 !jvms: test_add::micro1 @ bci:15 (line 9)
   97  IfFalse  === 95  [[ 905 ]] #0 !jvms: test_add::micro1 @ bci:15 (line 9)
  100  Region  === 100 942 96  [[ 100 800 799 ]] #reducible  !jvms: test_add::micro1 @ bci:49 (line 13)
  107  ConI  === 0  [[ 108 ]]  #int:-138
  108  CallStaticJava  === 865 6 7 8 9 (107 10 22 22 22 89 ) [[ 109 ]] # Static uncommon_trap(reason='predicate' action='maybe_recompile' debug_id='0')  void ( int ) C=0.000100 test_add::micro1 @ bci:15 (line 9) reexecute !jvms: test_add::micro1 @ bci:15 (line 9)
  109  Proj  === 108  [[ 112 ]] #0 !jvms: test_add::micro1 @ bci:15 (line 9)
  112  Halt  === 109 1 1 8 1  [[ 0 ]]  !jvms: test_add::micro1 @ bci:15 (line 9)
  133  ConI  === 0  [[ 134 ]]  #int:-146
  134  CallStaticJava  === 853 6 7 8 9 (133 10 22 22 22 89 ) [[ 135 ]] # Static uncommon_trap(reason='loop_limit_check' action='maybe_recompile' debug_id='0')  void ( int ) C=0.000100 test_add::micro1 @ bci:15 (line 9) reexecute !jvms: test_add::micro1 @ bci:15 (line 9)
  135  Proj  === 134  [[ 138 ]] #0 !jvms: test_add::micro1 @ bci:15 (line 9)
  138  Halt  === 135 1 1 8 1  [[ 0 ]]  !jvms: test_add::micro1 @ bci:15 (line 9)
  195  ConI  === 0  [[ 1354 931 ]]  #int:2
  200  ConI  === 0  [[ 201 ]]  #int:-7
  201  AddI  === _ 42 200  [[ 213 1035 1371 1377 1024 ]]  !orig=[872],808,[226] !jvms: VectorIntrinsics::checkFromIndexSize @ bci:42 (line 57) IntVector::fromArray @ bci:9 (line 2941) test_add::micro1 @ bci:24 (line 10)
  213  CmpI  === _ 201 22  [[ 809 ]]  !jvms: Objects::checkIndex @ bci:3 (line 385) VectorIntrinsics::checkFromIndexSize @ bci:43 (line 57) IntVector::fromArray @ bci:9 (line 2941) test_add::micro1 @ bci:24 (line 10)
  389  ConL  === 0  [[ 1312 929 957 ]]  #long:16
  722  AddI  === _ 840 1070  [[ 1329 863 971 1390 ]]  !orig=1088 !jvms: test_add::micro1 @ bci:33 (line 11)
  743  ThreadLocal  === 0  [[ 745 ]]  !jvms: test_add::micro1 @ bci:46 (line 9)
  744  ConL  === 0  [[ 745 ]]  #long:960
  745  AddP  === _ 1 743 744  [[ 864 ]]  !jvms: test_add::micro1 @ bci:46 (line 9)
  793  IfTrue  === 857  [[ 1326 ]] #1 !jvms: test_add::micro1 @ bci:15 (line 9)
  794  IfFalse  === 948  [[ 942 ]] #0 !jvms: test_add::micro1 @ bci:15 (line 9)
  799  Phi  === 100 943 22  [[ 800 ]]  #int !jvms: test_add::micro1 @ bci:15 (line 9)
  800  Return  === 100 6 7 8 9 returns 799  [[ 0 ]] 
  809  Bool  === _ 213  [[ 905 ]] [lt] !orig=[904] !jvms: IntVector::reduceLanesTemplate @ bci:78 (line 2777) Int256Vector::reduceLanes @ bci:2 (line 322) test_add::micro1 @ bci:30 (line 11)
  817  AddP  === _ 10 1357 1358  [[ 819 ]]  !jvms: IntVector::fromArray0Template @ bci:32 (line 3430) Int256Vector::fromArray0 @ bci:3 (line 880) IntVector::fromArray @ bci:24 (line 2943) test_add::micro1 @ bci:24 (line 10)
  819  LoadVector  === 1381 7 817  |31  [[ 840 ]]  @int[int:>=0] (java/lang/Cloneable,java/io/Serializable):NotNull:exact+any *, idx=8; mismatched #vectory[8]:{int} !jvms: IntVector::fromArray0Template @ bci:32 (line 3430) Int256Vector::fromArray0 @ bci:3 (line 880) IntVector::fromArray @ bci:24 (line 2943) test_add::micro1 @ bci:24 (line 10)
  840  AddReductionVI  === _ 22 819  [[ 722 ]]  !orig=[713] !jvms: IntVector::reduceLanesTemplate @ bci:78 (line 2777) Int256Vector::reduceLanes @ bci:2 (line 322) test_add::micro1 @ bci:30 (line 11)
  846  ConI  === 0  [[ 847 ]]  #int:max-7
  847  CmpI  === _ 89 846  [[ 848 ]]  !jvms: IntVector::reduceLanesTemplate @ bci:78 (line 2777) Int256Vector::reduceLanes @ bci:2 (line 322) test_add::micro1 @ bci:30 (line 11)
  848  Bool  === _ 847  [[ 851 ]] [le] !jvms: IntVector::reduceLanesTemplate @ bci:78 (line 2777) Int256Vector::reduceLanes @ bci:2 (line 322) test_add::micro1 @ bci:30 (line 11)
  851  If  === 885 848  [[ 852 853 ]] P=0.999999, C=-1.000000 !jvms: IntVector::reduceLanesTemplate @ bci:78 (line 2777) Int256Vector::reduceLanes @ bci:2 (line 322) test_add::micro1 @ bci:30 (line 11)
  852  IfTrue  === 851  [[ 1380 ]] #1 !orig=[139] !jvms: IntVector::reduceLanesTemplate @ bci:78 (line 2777) Int256Vector::reduceLanes @ bci:2 (line 322) test_add::micro1 @ bci:30 (line 11)
  853  IfFalse  === 851  [[ 134 ]] #0 !jvms: IntVector::reduceLanesTemplate @ bci:78 (line 2777) Int256Vector::reduceLanes @ bci:2 (line 322) test_add::micro1 @ bci:30 (line 11)
  854  AddI  === _ 1332 1264  [[ 1332 855 973 863 1391 1403 ]]  !orig=[740] !jvms: test_add::micro1 @ bci:44 (line 9)
  855  CmpI  === _ 854 1288  [[ 856 ]]  !orig=[790] !jvms: test_add::micro1 @ bci:15 (line 9)
  856  Bool  === _ 855  [[ 1435 ]] [lt] !orig=[791] !jvms: test_add::micro1 @ bci:15 (line 9)
  857  CountedLoopEnd  === 1326 1404  [[ 858 793 ]] [lt] P=0.998042, C=24469.000000 !orig=[792] !jvms: IntVector::reduceLanesTemplate @ bci:78 (line 2777) Int256Vector::reduceLanes @ bci:2 (line 322) test_add::micro1 @ bci:30 (line 11)
  858  IfFalse  === 857  [[ 863 864 ]] #0 !orig=794 !jvms: test_add::micro1 @ bci:15 (line 9)
  860  IfTrue  === 1435  [[ 861 ]] #1 !jvms: IntVector::reduceLanesTemplate @ bci:78 (line 2777) Int256Vector::reduceLanes @ bci:2 (line 322) test_add::micro1 @ bci:30 (line 11)
  861  OuterStripMinedLoop  === 861 1407 860  [[ 861 1326 1390 1391 ]]  !jvms: IntVector::reduceLanesTemplate @ bci:78 (line 2777) Int256Vector::reduceLanes @ bci:2 (line 322) test_add::micro1 @ bci:30 (line 11)
  863  SafePoint  === 858 1 7 1 1 864 10 722 854  [[ 1435 ]]  SafePoint  !orig=741 !jvms: test_add::micro1 @ bci:46 (line 9)
  864  LoadP  === 858 7 745  [[ 863 ]]  @rawptr:BotPTR, idx=Raw; #rawptr:BotPTR (does not depend only on test, raw access) !orig=[746] !jvms: test_add::micro1 @ bci:46 (line 9)
  865  Region  === 865 886 907 877  [[ 865 108 ]]  !orig=[104] !jvms: IntVector::reduceLanesTemplate @ bci:78 (line 2777) Int256Vector::reduceLanes @ bci:2 (line 322) test_add::micro1 @ bci:30 (line 11)
  876  IfTrue  === 1430  [[ 884 ]] #1 !jvms: IntVector::reduceLanesTemplate @ bci:78 (line 2777) Int256Vector::reduceLanes @ bci:2 (line 322) test_add::micro1 @ bci:30 (line 11)
  877  IfFalse  === 1430  [[ 865 ]] #0 !jvms: IntVector::reduceLanesTemplate @ bci:78 (line 2777) Int256Vector::reduceLanes @ bci:2 (line 322) test_add::micro1 @ bci:30 (line 11)
  878  ConvI2L  === _ 1425  [[ 917 ]]  #long:minint..maxint:www !jvms: IntVector::reduceLanesTemplate @ bci:78 (line 2777) Int256Vector::reduceLanes @ bci:2 (line 322) test_add::micro1 @ bci:30 (line 11)
  882  CmpUL  === _ 917 920  [[ 883 ]]  !jvms: IntVector::reduceLanesTemplate @ bci:78 (line 2777) Int256Vector::reduceLanes @ bci:2 (line 322) test_add::micro1 @ bci:30 (line 11)
  883  Bool  === _ 882  [[ 884 ]] [lt] !jvms: IntVector::reduceLanesTemplate @ bci:78 (line 2777) Int256Vector::reduceLanes @ bci:2 (line 322) test_add::micro1 @ bci:30 (line 11)
  884  If  === 876 883  [[ 885 886 ]] P=0.999999, C=-1.000000 !jvms: IntVector::reduceLanesTemplate @ bci:78 (line 2777) Int256Vector::reduceLanes @ bci:2 (line 322) test_add::micro1 @ bci:30 (line 11)
  885  IfTrue  === 884  [[ 851 956 ]] #1 !orig=[892] !jvms: IntVector::reduceLanesTemplate @ bci:78 (line 2777) Int256Vector::reduceLanes @ bci:2 (line 322) test_add::micro1 @ bci:30 (line 11)
  886  IfFalse  === 884  [[ 865 ]] #0 !jvms: IntVector::reduceLanesTemplate @ bci:78 (line 2777) Int256Vector::reduceLanes @ bci:2 (line 322) test_add::micro1 @ bci:30 (line 11)
  905  If  === 97 809  [[ 906 907 ]] P=0.000001, C=-1.000000 !orig=[867] !jvms: IntVector::reduceLanesTemplate @ bci:78 (line 2777) Int256Vector::reduceLanes @ bci:2 (line 322) test_add::micro1 @ bci:30 (line 11)
  906  IfFalse  === 905  [[ 1430 ]] #0 !orig=[868] !jvms: IntVector::reduceLanesTemplate @ bci:78 (line 2777) Int256Vector::reduceLanes @ bci:2 (line 322) test_add::micro1 @ bci:30 (line 11)
  907  IfTrue  === 905  [[ 865 ]] #1 !orig=[869] !jvms: IntVector::reduceLanesTemplate @ bci:78 (line 2777) Int256Vector::reduceLanes @ bci:2 (line 322) test_add::micro1 @ bci:30 (line 11)
  913  ConI  === 0  [[ 914 ]]  #int:7
  914  CmpI  === _ 42 913  [[ 915 ]]  !jvms: IntVector::reduceLanesTemplate @ bci:78 (line 2777) Int256Vector::reduceLanes @ bci:2 (line 322) test_add::micro1 @ bci:30 (line 11)
  915  Bool  === _ 914  [[ 1430 ]] [ne] !orig=[912],[910],[874] !jvms: IntVector::reduceLanesTemplate @ bci:78 (line 2777) Int256Vector::reduceLanes @ bci:2 (line 322) test_add::micro1 @ bci:30 (line 11)
  916  ConL  === 0  [[ 917 1424 ]]  #long:-8
  917  AddL  === _ 878 916  [[ 882 ]]  !orig=[880] !jvms: IntVector::reduceLanesTemplate @ bci:78 (line 2777) Int256Vector::reduceLanes @ bci:2 (line 322) test_add::micro1 @ bci:30 (line 11)
  918  ConvI2L  === _ 42  [[ 920 ]]  #long:0..maxint !jvms: IntVector::reduceLanesTemplate @ bci:78 (line 2777) Int256Vector::reduceLanes @ bci:2 (line 322) test_add::micro1 @ bci:30 (line 11)
  920  AddL  === _ 918 922  [[ 882 ]]  !orig=[881] !jvms: IntVector::reduceLanesTemplate @ bci:78 (line 2777) Int256Vector::reduceLanes @ bci:2 (line 322) test_add::micro1 @ bci:30 (line 11)
  922  ConL  === 0  [[ 920 ]]  #long:-7
  923  AddI  === _ 936 924  [[ 936 943 ]]  !orig=722,1088 !jvms: test_add::micro1 @ bci:33 (line 11)
  924  AddReductionVI  === _ 22 928  [[ 923 ]]  !orig=840,[713] !jvms: IntVector::reduceLanesTemplate @ bci:78 (line 2777) Int256Vector::reduceLanes @ bci:2 (line 322) test_add::micro1 @ bci:30 (line 11)
  925  Bool  === _ 926  [[ 937 ]] [lt] !orig=856,[791] !jvms: test_add::micro1 @ bci:15 (line 9)
  926  CmpI  === _ 927 89  [[ 925 ]]  !orig=855,[790] !jvms: test_add::micro1 @ bci:15 (line 9)
  927  AddI  === _ 934 62  [[ 926 934 ]]  !orig=854,[740] !jvms: test_add::micro1 @ bci:44 (line 9)
  928  LoadVector  === 949 7 929  |31  [[ 924 ]]  @int[int:>=0] (java/lang/Cloneable,java/io/Serializable):NotNull:exact+any *, idx=8; mismatched #vectory[8]:{int} !orig=819 !jvms: IntVector::fromArray0Template @ bci:32 (line 3430) Int256Vector::fromArray0 @ bci:3 (line 880) IntVector::fromArray @ bci:24 (line 2943) test_add::micro1 @ bci:24 (line 10)
  929  AddP  === _ 10 930 389  [[ 928 ]]  !orig=817 !jvms: IntVector::fromArray0Template @ bci:32 (line 3430) Int256Vector::fromArray0 @ bci:3 (line 880) IntVector::fromArray @ bci:24 (line 2943) test_add::micro1 @ bci:24 (line 10)
  930  AddP  === _ 10 10 931  [[ 929 ]]  !orig=[818] !jvms: IntVector::fromArray0Template @ bci:32 (line 3430) Int256Vector::fromArray0 @ bci:3 (line 880) IntVector::fromArray @ bci:24 (line 2943) test_add::micro1 @ bci:24 (line 10)
  931  LShiftL  === _ 932 195  [[ 930 ]]  !orig=[391] !jvms: IntVector::arrayAddress @ bci:8 (line 3679) IntVector::fromArray0Template @ bci:20 (line 3432) Int256Vector::fromArray0 @ bci:3 (line 880) IntVector::fromArray @ bci:24 (line 2943) test_add::micro1 @ bci:24 (line 10)
  932  ConvI2L  === _ 934  [[ 931 ]]  #long:0..maxint-1:www !orig=[390] !jvms: IntVector::arrayAddress @ bci:4 (line 3679) IntVector::fromArray0Template @ bci:20 (line 3432) Int256Vector::fromArray0 @ bci:3 (line 880) IntVector::fromArray @ bci:24 (line 2943) test_add::micro1 @ bci:24 (line 10)
  934  Phi  === 935 950 927  [[ 927 932 ]]  #int:0..max-1:www #tripcount !orig=149 !jvms: test_add::micro1 @ bci:18 (line 10)
  935  CountedLoop  === 935 1038 938  [[ 934 935 936 937 ]] inner stride: 8 post of N862 !orig=[862],[845],[145] !jvms: IntVector::reduceLanesTemplate @ bci:78 (line 2777) Int256Vector::reduceLanes @ bci:2 (line 322) test_add::micro1 @ bci:30 (line 11)
  936  Phi  === 935 971 923  [[ 923 ]]  #int !orig=148 !jvms: test_add::micro1 @ bci:18 (line 10)
  937  CountedLoopEnd  === 935 925  [[ 938 939 ]] [lt] P=0.500000, C=24469.000000 !orig=857,[792] !jvms: IntVector::reduceLanesTemplate @ bci:78 (line 2777) Int256Vector::reduceLanes @ bci:2 (line 322) test_add::micro1 @ bci:30 (line 11)
  938  IfTrue  === 937  [[ 935 ]] #1 !orig=793 !jvms: test_add::micro1 @ bci:15 (line 9)
  939  IfFalse  === 937  [[ 942 ]] #0 !orig=858,794 !jvms: test_add::micro1 @ bci:15 (line 9)
  942  Region  === 942 939 794  [[ 942 100 943 ]]  !jvms: IntVector::reduceLanesTemplate @ bci:78 (line 2777) Int256Vector::reduceLanes @ bci:2 (line 322) test_add::micro1 @ bci:30 (line 11)
  943  Phi  === 942 923 971  [[ 799 ]]  #int !jvms: IntVector::reduceLanesTemplate @ bci:78 (line 2777) Int256Vector::reduceLanes @ bci:2 (line 322) test_add::micro1 @ bci:30 (line 11)
  944  IfFalse  === 1435  [[ 970 ]] #0 !jvms: IntVector::reduceLanesTemplate @ bci:78 (line 2777) Int256Vector::reduceLanes @ bci:2 (line 322) test_add::micro1 @ bci:30 (line 11)
  946  CmpI  === _ 973 89  [[ 947 ]]  !jvms: IntVector::reduceLanesTemplate @ bci:78 (line 2777) Int256Vector::reduceLanes @ bci:2 (line 322) test_add::micro1 @ bci:30 (line 11)
  947  Bool  === _ 946  [[ 948 ]] [lt] !jvms: IntVector::reduceLanesTemplate @ bci:78 (line 2777) Int256Vector::reduceLanes @ bci:2 (line 322) test_add::micro1 @ bci:30 (line 11)
  948  If  === 970 947  [[ 794 949 ]] P=0.500000, C=-1.000000 !jvms: IntVector::reduceLanesTemplate @ bci:78 (line 2777) Int256Vector::reduceLanes @ bci:2 (line 322) test_add::micro1 @ bci:30 (line 11)
  949  IfTrue  === 948  [[ 1433 950 928 ]] #1 !jvms: IntVector::reduceLanesTemplate @ bci:78 (line 2777) Int256Vector::reduceLanes @ bci:2 (line 322) test_add::micro1 @ bci:30 (line 11)
  950  CastII  === 949 973  [[ 934 1024 1034 ]]  #int:<=max-1:www unconditional dependency !orig=[1033],[985],[896] !jvms: IntVector::reduceLanesTemplate @ bci:78 (line 2777) Int256Vector::reduceLanes @ bci:2 (line 322) test_add::micro1 @ bci:30 (line 11)
  952  AddReductionVI  === _ 22 956  [[ 1390 971 ]]  !orig=840,[713] !jvms: IntVector::reduceLanesTemplate @ bci:78 (line 2777) Int256Vector::reduceLanes @ bci:2 (line 322) test_add::micro1 @ bci:30 (line 11)
  956  LoadVector  === 885 7 957  |31  [[ 952 ]]  @int[int:>=0] (java/lang/Cloneable,java/io/Serializable):NotNull:exact+any *, idx=8; mismatched #vectory[8]:{int} !orig=819 !jvms: IntVector::fromArray0Template @ bci:32 (line 3430) Int256Vector::fromArray0 @ bci:3 (line 880) IntVector::fromArray @ bci:24 (line 2943) test_add::micro1 @ bci:24 (line 10)
  957  AddP  === _ 10 10 389  [[ 956 ]]  !orig=817 !jvms: IntVector::fromArray0Template @ bci:32 (line 3430) Int256Vector::fromArray0 @ bci:3 (line 880) IntVector::fromArray @ bci:24 (line 2943) test_add::micro1 @ bci:24 (line 10)
  970  Region  === 970 1382 944  [[ 970 948 971 973 ]]  !jvms: IntVector::reduceLanesTemplate @ bci:78 (line 2777) Int256Vector::reduceLanes @ bci:2 (line 322) test_add::micro1 @ bci:30 (line 11)
  971  Phi  === 970 952 722  [[ 936 943 ]]  #int !jvms: IntVector::reduceLanesTemplate @ bci:78 (line 2777) Int256Vector::reduceLanes @ bci:2 (line 322) test_add::micro1 @ bci:30 (line 11)
  973  Phi  === 970 62 854  [[ 950 946 ]]  #int !orig=[945] !jvms: IntVector::reduceLanesTemplate @ bci:78 (line 2777) Int256Vector::reduceLanes @ bci:2 (line 322) test_add::micro1 @ bci:30 (line 11)
  994  Halt  === 1416 1 1 8 1  [[ 0 ]]  !jvms: IntVector::reduceLanesTemplate @ bci:78 (line 2777) Int256Vector::reduceLanes @ bci:2 (line 322) test_add::micro1 @ bci:30 (line 11)
 1024  CmpU  === _ 950 201  [[ 1025 ]]  !orig=[1006],[888] !jvms: IntVector::reduceLanesTemplate @ bci:78 (line 2777) Int256Vector::reduceLanes @ bci:2 (line 322) test_add::micro1 @ bci:30 (line 11)
 1025  Bool  === _ 1024  [[ 1433 ]] [lt] !orig=[1007],[889] !jvms: IntVector::reduceLanesTemplate @ bci:78 (line 2777) Int256Vector::reduceLanes @ bci:2 (line 322) test_add::micro1 @ bci:30 (line 11)
 1027  IfTrue  === 1433  [[ 1434 ]] #1 !orig=[1009],[892] !jvms: IntVector::reduceLanesTemplate @ bci:78 (line 2777) Int256Vector::reduceLanes @ bci:2 (line 322) test_add::micro1 @ bci:30 (line 11)
 1028  IfFalse  === 1433  [[ 1031 ]] #0 !orig=[1010],[893] !jvms: IntVector::reduceLanesTemplate @ bci:78 (line 2777) Int256Vector::reduceLanes @ bci:2 (line 322) test_add::micro1 @ bci:30 (line 11)
 1031  Halt  === 1028 1 1 8 1  [[ 0 ]]  !jvms: IntVector::reduceLanesTemplate @ bci:78 (line 2777) Int256Vector::reduceLanes @ bci:2 (line 322) test_add::micro1 @ bci:30 (line 11)
 1034  CastII  === _ 950  [[ 1035 ]]  #int:0..max-1:www !orig=[986],[897] !jvms: IntVector::reduceLanesTemplate @ bci:78 (line 2777) Int256Vector::reduceLanes @ bci:2 (line 322) test_add::micro1 @ bci:30 (line 11)
 1035  CmpU  === _ 1034 201  [[ 1036 ]]  !orig=[987],[898] !jvms: IntVector::reduceLanesTemplate @ bci:78 (line 2777) Int256Vector::reduceLanes @ bci:2 (line 322) test_add::micro1 @ bci:30 (line 11)
 1036  Bool  === _ 1035  [[ 1434 ]] [lt] !orig=[988],[899] !jvms: IntVector::reduceLanesTemplate @ bci:78 (line 2777) Int256Vector::reduceLanes @ bci:2 (line 322) test_add::micro1 @ bci:30 (line 11)
 1038  IfTrue  === 1434  [[ 935 ]] #1 !orig=[990],[902] !jvms: IntVector::reduceLanesTemplate @ bci:78 (line 2777) Int256Vector::reduceLanes @ bci:2 (line 322) test_add::micro1 @ bci:30 (line 11)
 1039  IfFalse  === 1434  [[ 1042 ]] #0 !orig=[991],[903] !jvms: IntVector::reduceLanesTemplate @ bci:78 (line 2777) Int256Vector::reduceLanes @ bci:2 (line 322) test_add::micro1 @ bci:30 (line 11)
 1042  Halt  === 1039 1 1 8 1  [[ 0 ]]  !jvms: IntVector::reduceLanesTemplate @ bci:78 (line 2777) Int256Vector::reduceLanes @ bci:2 (line 322) test_add::micro1 @ bci:30 (line 11)
 1065  ConvI2L  === _ 89  [[ 1347 1423 ]]  #long:minint..maxint:www !orig=[1418] !jvms: IntVector::reduceLanesTemplate @ bci:78 (line 2777) Int256Vector::reduceLanes @ bci:2 (line 322) test_add::micro1 @ bci:30 (line 11)
 1067  ConL  === 0  [[ 1387 1389 ]]  #long:minint
 1070  AddI  === _ 1071 1131  [[ 722 ]]  !orig=722,1088 !jvms: test_add::micro1 @ bci:33 (line 11)
 1071  AddReductionVI  === _ 22 1075  [[ 1070 ]]  !orig=840,[713] !jvms: IntVector::reduceLanesTemplate @ bci:78 (line 2777) Int256Vector::reduceLanes @ bci:2 (line 322) test_add::micro1 @ bci:30 (line 11)
 1075  LoadVector  === 1381 7 1076  |31  [[ 1071 ]]  @int[int:>=0] (java/lang/Cloneable,java/io/Serializable):NotNull:exact+any *, idx=8; mismatched #vectory[8]:{int} !orig=819 !jvms: IntVector::fromArray0Template @ bci:32 (line 3430) Int256Vector::fromArray0 @ bci:3 (line 880) IntVector::fromArray @ bci:24 (line 2943) test_add::micro1 @ bci:24 (line 10)
 1076  AddP  === _ 10 1357 1361  [[ 1075 ]]  !orig=817 !jvms: IntVector::fromArray0Template @ bci:32 (line 3430) Int256Vector::fromArray0 @ bci:3 (line 880) IntVector::fromArray @ bci:24 (line 2943) test_add::micro1 @ bci:24 (line 10)
 1106  ConL  === 0  [[ 1322 ]]  #long:48
 1131  AddI  === _ 1132 1133  [[ 1070 ]]  !orig=722,1088 !jvms: test_add::micro1 @ bci:33 (line 11)
 1132  AddReductionVI  === _ 22 1139  [[ 1131 ]]  !orig=840,[713] !jvms: IntVector::reduceLanesTemplate @ bci:78 (line 2777) Int256Vector::reduceLanes @ bci:2 (line 322) test_add::micro1 @ bci:30 (line 11)
 1133  AddI  === _ 1134 1207  [[ 1131 ]]  !orig=1070,722,1088 !jvms: test_add::micro1 @ bci:33 (line 11)
 1134  AddReductionVI  === _ 22 1137  [[ 1133 ]]  !orig=1071,840,[713] !jvms: IntVector::reduceLanesTemplate @ bci:78 (line 2777) Int256Vector::reduceLanes @ bci:2 (line 322) test_add::micro1 @ bci:30 (line 11)
 1137  LoadVector  === 1381 7 1138  |31  [[ 1134 ]]  @int[int:>=0] (java/lang/Cloneable,java/io/Serializable):NotNull:exact+any *, idx=8; mismatched #vectory[8]:{int} !orig=1075,819 !jvms: IntVector::fromArray0Template @ bci:32 (line 3430) Int256Vector::fromArray0 @ bci:3 (line 880) IntVector::fromArray @ bci:24 (line 2943) test_add::micro1 @ bci:24 (line 10)
 1138  AddP  === _ 10 1357 1360  [[ 1137 ]]  !orig=1076,817 !jvms: IntVector::fromArray0Template @ bci:32 (line 3430) Int256Vector::fromArray0 @ bci:3 (line 880) IntVector::fromArray @ bci:24 (line 2943) test_add::micro1 @ bci:24 (line 10)
 1139  LoadVector  === 1381 7 1140  |31  [[ 1132 ]]  @int[int:>=0] (java/lang/Cloneable,java/io/Serializable):NotNull:exact+any *, idx=8; mismatched #vectory[8]:{int} !orig=819 !jvms: IntVector::fromArray0Template @ bci:32 (line 3430) Int256Vector::fromArray0 @ bci:3 (line 880) IntVector::fromArray @ bci:24 (line 2943) test_add::micro1 @ bci:24 (line 10)
 1140  AddP  === _ 10 1357 1359  [[ 1139 ]]  !orig=817 !jvms: IntVector::fromArray0Template @ bci:32 (line 3430) Int256Vector::fromArray0 @ bci:3 (line 880) IntVector::fromArray @ bci:24 (line 2943) test_add::micro1 @ bci:24 (line 10)
 1180  ConL  === 0  [[ 1310 ]]  #long:80
 1181  ConL  === 0  [[ 1306 ]]  #long:112
 1207  AddI  === _ 1208 1213  [[ 1133 ]]  !orig=722,1088 !jvms: test_add::micro1 @ bci:33 (line 11)
 1208  AddI  === _ 1209 1214  [[ 1207 ]]  !orig=1070,722,1088 !jvms: test_add::micro1 @ bci:33 (line 11)
 1209  AddI  === _ 1210 1211  [[ 1208 ]]  !orig=1131,722,1088 !jvms: test_add::micro1 @ bci:33 (line 11)
 1210  AddReductionVI  === _ 22 1223  [[ 1209 ]]  !orig=1132,840,[713] !jvms: IntVector::reduceLanesTemplate @ bci:78 (line 2777) Int256Vector::reduceLanes @ bci:2 (line 322) test_add::micro1 @ bci:30 (line 11)
 1211  AddI  === _ 1212 1289  [[ 1209 ]]  !orig=1133,1070,722,1088 !jvms: test_add::micro1 @ bci:33 (line 11)
 1212  AddReductionVI  === _ 22 1221  [[ 1211 ]]  !orig=1134,1071,840,[713] !jvms: IntVector::reduceLanesTemplate @ bci:78 (line 2777) Int256Vector::reduceLanes @ bci:2 (line 322) test_add::micro1 @ bci:30 (line 11)
 1213  AddReductionVI  === _ 22 1215  [[ 1207 ]]  !orig=840,[713] !jvms: IntVector::reduceLanesTemplate @ bci:78 (line 2777) Int256Vector::reduceLanes @ bci:2 (line 322) test_add::micro1 @ bci:30 (line 11)
 1214  AddReductionVI  === _ 22 1219  [[ 1208 ]]  !orig=1071,840,[713] !jvms: IntVector::reduceLanesTemplate @ bci:78 (line 2777) Int256Vector::reduceLanes @ bci:2 (line 322) test_add::micro1 @ bci:30 (line 11)
 1215  LoadVector  === 1381 7 1216  |31  [[ 1213 ]]  @int[int:>=0] (java/lang/Cloneable,java/io/Serializable):NotNull:exact+any *, idx=8; mismatched #vectory[8]:{int} !orig=819 !jvms: IntVector::fromArray0Template @ bci:32 (line 3430) Int256Vector::fromArray0 @ bci:3 (line 880) IntVector::fromArray @ bci:24 (line 2943) test_add::micro1 @ bci:24 (line 10)
 1216  AddP  === _ 10 1357 1365  [[ 1215 ]]  !orig=817 !jvms: IntVector::fromArray0Template @ bci:32 (line 3430) Int256Vector::fromArray0 @ bci:3 (line 880) IntVector::fromArray @ bci:24 (line 2943) test_add::micro1 @ bci:24 (line 10)
 1219  LoadVector  === 1381 7 1220  |31  [[ 1214 ]]  @int[int:>=0] (java/lang/Cloneable,java/io/Serializable):NotNull:exact+any *, idx=8; mismatched #vectory[8]:{int} !orig=1075,819 !jvms: IntVector::fromArray0Template @ bci:32 (line 3430) Int256Vector::fromArray0 @ bci:3 (line 880) IntVector::fromArray @ bci:24 (line 2943) test_add::micro1 @ bci:24 (line 10)
 1220  AddP  === _ 10 1357 1364  [[ 1219 ]]  !orig=1076,817 !jvms: IntVector::fromArray0Template @ bci:32 (line 3430) Int256Vector::fromArray0 @ bci:3 (line 880) IntVector::fromArray @ bci:24 (line 2943) test_add::micro1 @ bci:24 (line 10)
 1221  LoadVector  === 1381 7 1222  |31  [[ 1212 ]]  @int[int:>=0] (java/lang/Cloneable,java/io/Serializable):NotNull:exact+any *, idx=8; mismatched #vectory[8]:{int} !orig=1137,1075,819 !jvms: IntVector::fromArray0Template @ bci:32 (line 3430) Int256Vector::fromArray0 @ bci:3 (line 880) IntVector::fromArray @ bci:24 (line 2943) test_add::micro1 @ bci:24 (line 10)
 1222  AddP  === _ 10 1357 1363  [[ 1221 ]]  !orig=1138,1076,817 !jvms: IntVector::fromArray0Template @ bci:32 (line 3430) Int256Vector::fromArray0 @ bci:3 (line 880) IntVector::fromArray @ bci:24 (line 2943) test_add::micro1 @ bci:24 (line 10)
 1223  LoadVector  === 1381 7 1224  |31  [[ 1210 ]]  @int[int:>=0] (java/lang/Cloneable,java/io/Serializable):NotNull:exact+any *, idx=8; mismatched #vectory[8]:{int} !orig=1139,819 !jvms: IntVector::fromArray0Template @ bci:32 (line 3430) Int256Vector::fromArray0 @ bci:3 (line 880) IntVector::fromArray @ bci:24 (line 2943) test_add::micro1 @ bci:24 (line 10)
 1224  AddP  === _ 10 1357 1362  [[ 1223 ]]  !orig=1140,817 !jvms: IntVector::fromArray0Template @ bci:32 (line 3430) Int256Vector::fromArray0 @ bci:3 (line 880) IntVector::fromArray @ bci:24 (line 2943) test_add::micro1 @ bci:24 (line 10)
 1260  ConL  === 0  [[ 1316 ]]  #long:176
 1261  ConL  === 0  [[ 1318 ]]  #long:144
 1262  ConL  === 0  [[ 1320 ]]  #long:208
 1263  ConL  === 0  [[ 1314 ]]  #long:240
 1264  ConI  === 0  [[ 1377 854 ]]  #int:128
 1283  Halt  === 1408 1 1 8 1  [[ 0 ]]  !jvms: IntVector::reduceLanesTemplate @ bci:78 (line 2777) Int256Vector::reduceLanes @ bci:2 (line 322) test_add::micro1 @ bci:30 (line 11)
 1288  ConvL2I  === _ 1389  [[ 855 1373 1394 1393 ]]  #int:<=max-120:www !orig=[976] !jvms: IntVector::reduceLanesTemplate @ bci:78 (line 2777) Int256Vector::reduceLanes @ bci:2 (line 322) test_add::micro1 @ bci:30 (line 11)
 1289  AddI  === _ 1290 1295  [[ 1211 ]]  !orig=722,1088 !jvms: test_add::micro1 @ bci:33 (line 11)
 1290  AddI  === _ 1291 1296  [[ 1289 ]]  !orig=1070,722,1088 !jvms: test_add::micro1 @ bci:33 (line 11)
 1291  AddI  === _ 1292 1293  [[ 1290 ]]  !orig=1131,722,1088 !jvms: test_add::micro1 @ bci:33 (line 11)
 1292  AddReductionVI  === _ 22 1315  [[ 1291 ]]  !orig=1132,840,[713] !jvms: IntVector::reduceLanesTemplate @ bci:78 (line 2777) Int256Vector::reduceLanes @ bci:2 (line 322) test_add::micro1 @ bci:30 (line 11)
 1293  AddI  === _ 1294 1297  [[ 1291 ]]  !orig=1133,1070,722,1088 !jvms: test_add::micro1 @ bci:33 (line 11)
 1294  AddReductionVI  === _ 22 1317  [[ 1293 ]]  !orig=1134,1071,840,[713] !jvms: IntVector::reduceLanesTemplate @ bci:78 (line 2777) Int256Vector::reduceLanes @ bci:2 (line 322) test_add::micro1 @ bci:30 (line 11)
 1295  AddReductionVI  === _ 22 1313  [[ 1289 ]]  !orig=840,[713] !jvms: IntVector::reduceLanesTemplate @ bci:78 (line 2777) Int256Vector::reduceLanes @ bci:2 (line 322) test_add::micro1 @ bci:30 (line 11)
 1296  AddReductionVI  === _ 22 1319  [[ 1290 ]]  !orig=1071,840,[713] !jvms: IntVector::reduceLanesTemplate @ bci:78 (line 2777) Int256Vector::reduceLanes @ bci:2 (line 322) test_add::micro1 @ bci:30 (line 11)
 1297  AddI  === _ 1298 1303  [[ 1293 ]]  !orig=1207,722,1088 !jvms: test_add::micro1 @ bci:33 (line 11)
 1298  AddI  === _ 1299 1304  [[ 1297 ]]  !orig=1208,1070,722,1088 !jvms: test_add::micro1 @ bci:33 (line 11)
 1299  AddI  === _ 1300 1301  [[ 1298 ]]  !orig=1209,1131,722,1088 !jvms: test_add::micro1 @ bci:33 (line 11)
 1300  AddReductionVI  === _ 22 1321  [[ 1299 ]]  !orig=1210,1132,840,[713] !jvms: IntVector::reduceLanesTemplate @ bci:78 (line 2777) Int256Vector::reduceLanes @ bci:2 (line 322) test_add::micro1 @ bci:30 (line 11)
 1301  AddI  === _ 1302 1329  [[ 1299 ]]  !orig=1211,1133,1070,722,1088 !jvms: test_add::micro1 @ bci:33 (line 11)
 1302  AddReductionVI  === _ 22 1311  [[ 1301 ]]  !orig=1212,1134,1071,840,[713] !jvms: IntVector::reduceLanesTemplate @ bci:78 (line 2777) Int256Vector::reduceLanes @ bci:2 (line 322) test_add::micro1 @ bci:30 (line 11)
 1303  AddReductionVI  === _ 22 1305  [[ 1297 ]]  !orig=1213,840,[713] !jvms: IntVector::reduceLanesTemplate @ bci:78 (line 2777) Int256Vector::reduceLanes @ bci:2 (line 322) test_add::micro1 @ bci:30 (line 11)
 1304  AddReductionVI  === _ 22 1309  [[ 1298 ]]  !orig=1214,1071,840,[713] !jvms: IntVector::reduceLanesTemplate @ bci:78 (line 2777) Int256Vector::reduceLanes @ bci:2 (line 322) test_add::micro1 @ bci:30 (line 11)
 1305  LoadVector  === 1381 7 1306  |31  [[ 1303 ]]  @int[int:>=0] (java/lang/Cloneable,java/io/Serializable):NotNull:exact+any *, idx=8; mismatched #vectory[8]:{int} !orig=1215,819 !jvms: IntVector::fromArray0Template @ bci:32 (line 3430) Int256Vector::fromArray0 @ bci:3 (line 880) IntVector::fromArray @ bci:24 (line 2943) test_add::micro1 @ bci:24 (line 10)
 1306  AddP  === _ 10 1357 1181  [[ 1305 ]]  !orig=1216,817 !jvms: IntVector::fromArray0Template @ bci:32 (line 3430) Int256Vector::fromArray0 @ bci:3 (line 880) IntVector::fromArray @ bci:24 (line 2943) test_add::micro1 @ bci:24 (line 10)
 1309  LoadVector  === 1381 7 1310  |31  [[ 1304 ]]  @int[int:>=0] (java/lang/Cloneable,java/io/Serializable):NotNull:exact+any *, idx=8; mismatched #vectory[8]:{int} !orig=1219,1075,819 !jvms: IntVector::fromArray0Template @ bci:32 (line 3430) Int256Vector::fromArray0 @ bci:3 (line 880) IntVector::fromArray @ bci:24 (line 2943) test_add::micro1 @ bci:24 (line 10)
 1310  AddP  === _ 10 1357 1180  [[ 1309 ]]  !orig=1220,1076,817 !jvms: IntVector::fromArray0Template @ bci:32 (line 3430) Int256Vector::fromArray0 @ bci:3 (line 880) IntVector::fromArray @ bci:24 (line 2943) test_add::micro1 @ bci:24 (line 10)
 1311  LoadVector  === 1381 7 1312  |31  [[ 1302 ]]  @int[int:>=0] (java/lang/Cloneable,java/io/Serializable):NotNull:exact+any *, idx=8; mismatched #vectory[8]:{int} !orig=1221,1137,1075,819 !jvms: IntVector::fromArray0Template @ bci:32 (line 3430) Int256Vector::fromArray0 @ bci:3 (line 880) IntVector::fromArray @ bci:24 (line 2943) test_add::micro1 @ bci:24 (line 10)
 1312  AddP  === _ 10 1357 389  [[ 1311 ]]  !orig=1222,1138,1076,817 !jvms: IntVector::fromArray0Template @ bci:32 (line 3430) Int256Vector::fromArray0 @ bci:3 (line 880) IntVector::fromArray @ bci:24 (line 2943) test_add::micro1 @ bci:24 (line 10)
 1313  LoadVector  === 1381 7 1314  |31  [[ 1295 ]]  @int[int:>=0] (java/lang/Cloneable,java/io/Serializable):NotNull:exact+any *, idx=8; mismatched #vectory[8]:{int} !orig=819 !jvms: IntVector::fromArray0Template @ bci:32 (line 3430) Int256Vector::fromArray0 @ bci:3 (line 880) IntVector::fromArray @ bci:24 (line 2943) test_add::micro1 @ bci:24 (line 10)
 1314  AddP  === _ 10 1357 1263  [[ 1313 ]]  !orig=817 !jvms: IntVector::fromArray0Template @ bci:32 (line 3430) Int256Vector::fromArray0 @ bci:3 (line 880) IntVector::fromArray @ bci:24 (line 2943) test_add::micro1 @ bci:24 (line 10)
 1315  LoadVector  === 1381 7 1316  |31  [[ 1292 ]]  @int[int:>=0] (java/lang/Cloneable,java/io/Serializable):NotNull:exact+any *, idx=8; mismatched #vectory[8]:{int} !orig=1139,819 !jvms: IntVector::fromArray0Template @ bci:32 (line 3430) Int256Vector::fromArray0 @ bci:3 (line 880) IntVector::fromArray @ bci:24 (line 2943) test_add::micro1 @ bci:24 (line 10)
 1316  AddP  === _ 10 1357 1260  [[ 1315 ]]  !orig=1140,817 !jvms: IntVector::fromArray0Template @ bci:32 (line 3430) Int256Vector::fromArray0 @ bci:3 (line 880) IntVector::fromArray @ bci:24 (line 2943) test_add::micro1 @ bci:24 (line 10)
 1317  LoadVector  === 1381 7 1318  |31  [[ 1294 ]]  @int[int:>=0] (java/lang/Cloneable,java/io/Serializable):NotNull:exact+any *, idx=8; mismatched #vectory[8]:{int} !orig=1137,1075,819 !jvms: IntVector::fromArray0Template @ bci:32 (line 3430) Int256Vector::fromArray0 @ bci:3 (line 880) IntVector::fromArray @ bci:24 (line 2943) test_add::micro1 @ bci:24 (line 10)
 1318  AddP  === _ 10 1357 1261  [[ 1317 ]]  !orig=1138,1076,817 !jvms: IntVector::fromArray0Template @ bci:32 (line 3430) Int256Vector::fromArray0 @ bci:3 (line 880) IntVector::fromArray @ bci:24 (line 2943) test_add::micro1 @ bci:24 (line 10)
 1319  LoadVector  === 1381 7 1320  |31  [[ 1296 ]]  @int[int:>=0] (java/lang/Cloneable,java/io/Serializable):NotNull:exact+any *, idx=8; mismatched #vectory[8]:{int} !orig=1075,819 !jvms: IntVector::fromArray0Template @ bci:32 (line 3430) Int256Vector::fromArray0 @ bci:3 (line 880) IntVector::fromArray @ bci:24 (line 2943) test_add::micro1 @ bci:24 (line 10)
 1320  AddP  === _ 10 1357 1262  [[ 1319 ]]  !orig=1076,817 !jvms: IntVector::fromArray0Template @ bci:32 (line 3430) Int256Vector::fromArray0 @ bci:3 (line 880) IntVector::fromArray @ bci:24 (line 2943) test_add::micro1 @ bci:24 (line 10)
 1321  LoadVector  === 1381 7 1322  |31  [[ 1300 ]]  @int[int:>=0] (java/lang/Cloneable,java/io/Serializable):NotNull:exact+any *, idx=8; mismatched #vectory[8]:{int} !orig=1223,1139,819 !jvms: IntVector::fromArray0Template @ bci:32 (line 3430) Int256Vector::fromArray0 @ bci:3 (line 880) IntVector::fromArray @ bci:24 (line 2943) test_add::micro1 @ bci:24 (line 10)
 1322  AddP  === _ 10 1357 1106  [[ 1321 ]]  !orig=1224,1140,817 !jvms: IntVector::fromArray0Template @ bci:32 (line 3430) Int256Vector::fromArray0 @ bci:3 (line 880) IntVector::fromArray @ bci:24 (line 2943) test_add::micro1 @ bci:24 (line 10)
 1326  CountedLoop  === 1326 861 793  [[ 1326 857 1329 1332 ]] inner stride: 128 main of N1326 strip mined !orig=[1228],[1146],[1082],[862],[845],[145] !jvms: IntVector::reduceLanesTemplate @ bci:78 (line 2777) Int256Vector::reduceLanes @ bci:2 (line 322) test_add::micro1 @ bci:30 (line 11)
 1329  Phi  === 1326 1390 722  [[ 1301 ]]  #int !orig=[1232],[1149],[1083],148 !jvms: test_add::micro1 @ bci:18 (line 10)
 1332  Phi  === 1326 1391 854  [[ 1351 854 ]]  #int:8..max-121:www #tripcount !orig=[1231],[1154],[1081],149 !jvms: test_add::micro1 @ bci:18 (line 10)
 1346  ConL  === 0  [[ 1347 ]]  #long:-120
 1347  AddL  === _ 1065 1346  [[ 1387 1389 ]]  !jvms: IntVector::reduceLanesTemplate @ bci:78 (line 2777) Int256Vector::reduceLanes @ bci:2 (line 322) test_add::micro1 @ bci:30 (line 11)
 1351  ConvI2L  === _ 1332  [[ 1354 ]]  #long:8..maxint-121:www !orig=[1330],[1253],[1229],[1173],[1152],[1099],[1079],[390] !jvms: IntVector::reduceLanesTemplate @ bci:78 (line 2777) Int256Vector::reduceLanes @ bci:2 (line 322) test_add::micro1 @ bci:30 (line 11)
 1354  LShiftL  === _ 1351 195  [[ 1357 ]]  !orig=[1324],[1256],[1226],[1176],[1142],[1102],[1078],[391] !jvms: IntVector::reduceLanesTemplate @ bci:78 (line 2777) Int256Vector::reduceLanes @ bci:2 (line 322) test_add::micro1 @ bci:30 (line 11)
 1357  AddP  === _ 10 10 1354  [[ 1216 817 1140 1138 1076 1224 1222 1220 1322 1320 1318 1316 1314 1312 1310 1306 ]]  !orig=[1323],[1259],[1225],[1179],[1141],[1105],[1077],[818] !jvms: IntVector::reduceLanesTemplate @ bci:78 (line 2777) Int256Vector::reduceLanes @ bci:2 (line 322) test_add::micro1 @ bci:30 (line 11)
 1358  ConL  === 0  [[ 817 ]]  #long:496
 1359  ConL  === 0  [[ 1140 ]]  #long:432
 1360  ConL  === 0  [[ 1138 ]]  #long:400
 1361  ConL  === 0  [[ 1076 ]]  #long:464
 1362  ConL  === 0  [[ 1224 ]]  #long:304
 1363  ConL  === 0  [[ 1222 ]]  #long:272
 1364  ConL  === 0  [[ 1220 ]]  #long:336
 1365  ConL  === 0  [[ 1216 ]]  #long:368
 1371  CmpU  === _ 201 62  [[ 1409 ]]  !orig=[1006],[888] !jvms: IntVector::reduceLanesTemplate @ bci:78 (line 2777) Int256Vector::reduceLanes @ bci:2 (line 322) test_add::micro1 @ bci:30 (line 11)
 1373  CmpI  === _ 1288 62  [[ 1379 ]]  !orig=[977] !jvms: IntVector::reduceLanesTemplate @ bci:78 (line 2777) Int256Vector::reduceLanes @ bci:2 (line 322) test_add::micro1 @ bci:30 (line 11)
 1377  CmpU  === _ 201 1264  [[ 1405 ]]  !orig=[1276],[987],[898] !jvms: IntVector::reduceLanesTemplate @ bci:78 (line 2777) Int256Vector::reduceLanes @ bci:2 (line 322) test_add::micro1 @ bci:30 (line 11)
 1379  Bool  === _ 1373  [[ 1380 ]] [le] !jvms: IntVector::reduceLanesTemplate @ bci:78 (line 2777) Int256Vector::reduceLanes @ bci:2 (line 322) test_add::micro1 @ bci:30 (line 11)
 1380  If  === 852 1379  [[ 1381 1382 ]] P=0.000001, C=-1.000000 !orig=[979] !jvms: IntVector::reduceLanesTemplate @ bci:78 (line 2777) Int256Vector::reduceLanes @ bci:2 (line 322) test_add::micro1 @ bci:30 (line 11)
 1381  IfFalse  === 1380  [[ 1317 1315 1313 1311 1309 1305 1223 1221 1219 1215 1137 1139 1075 819 1431 1319 1321 ]] #0 !orig=[980] !jvms: IntVector::reduceLanesTemplate @ bci:78 (line 2777) Int256Vector::reduceLanes @ bci:2 (line 322) test_add::micro1 @ bci:30 (line 11)
 1382  IfTrue  === 1380  [[ 970 ]] #1 !orig=[967],858,794 !jvms: IntVector::reduceLanesTemplate @ bci:78 (line 2777) Int256Vector::reduceLanes @ bci:2 (line 322) test_add::micro1 @ bci:30 (line 11)
 1387  CmpL  === _ 1347 1067  [[ 1388 ]]  !jvms: IntVector::reduceLanesTemplate @ bci:78 (line 2777) Int256Vector::reduceLanes @ bci:2 (line 322) test_add::micro1 @ bci:30 (line 11)
 1388  Bool  === _ 1387  [[ 1389 ]] [lt] !jvms: IntVector::reduceLanesTemplate @ bci:78 (line 2777) Int256Vector::reduceLanes @ bci:2 (line 322) test_add::micro1 @ bci:30 (line 11)
 1389  CMoveL  === _ 1388 1347 1067  [[ 1288 ]]  #long:minint..maxint-120:www !orig=[1287] !jvms: IntVector::reduceLanesTemplate @ bci:78 (line 2777) Int256Vector::reduceLanes @ bci:2 (line 322) test_add::micro1 @ bci:30 (line 11)
 1390  Phi  === 861 952 722  [[ 1329 ]]  #int !orig=1329,[1232],[1149],[1083],148 !jvms: test_add::micro1 @ bci:18 (line 10)
 1391  Phi  === 861 62 854  [[ 1332 1394 1393 1402 ]]  #int:8..max-121:www !orig=1332,[1231],[1154],[1081],149 !jvms: test_add::micro1 @ bci:18 (line 10)
 1393  CmpI  === _ 1288 1391  [[ 1395 ]]  !jvms: IntVector::reduceLanesTemplate @ bci:78 (line 2777) Int256Vector::reduceLanes @ bci:2 (line 322) test_add::micro1 @ bci:30 (line 11)
 1394  SubI  === _ 1288 1391  [[ 1396 ]]  !jvms: IntVector::reduceLanesTemplate @ bci:78 (line 2777) Int256Vector::reduceLanes @ bci:2 (line 322) test_add::micro1 @ bci:30 (line 11)
 1395  Bool  === _ 1393  [[ 1396 ]] [lt] !jvms: IntVector::reduceLanesTemplate @ bci:78 (line 2777) Int256Vector::reduceLanes @ bci:2 (line 322) test_add::micro1 @ bci:30 (line 11)
 1396  CMoveI  === _ 1395 1394 22  [[ 1401 1427 ]]  #int !jvms: IntVector::reduceLanesTemplate @ bci:78 (line 2777) Int256Vector::reduceLanes @ bci:2 (line 322) test_add::micro1 @ bci:30 (line 11)
 1397  ConI  === 0  [[ 1401 1427 ]]  #int:128000
 1401  CMoveI  === _ 1428 1396 1397  [[ 1402 ]]  #int:0..128000:www !jvms: IntVector::reduceLanesTemplate @ bci:78 (line 2777) Int256Vector::reduceLanes @ bci:2 (line 322) test_add::micro1 @ bci:30 (line 11)
 1402  AddI  === _ 1401 1391  [[ 1403 ]]  !jvms: IntVector::reduceLanesTemplate @ bci:78 (line 2777) Int256Vector::reduceLanes @ bci:2 (line 322) test_add::micro1 @ bci:30 (line 11)
 1403  CmpI  === _ 854 1402  [[ 1404 ]]  !orig=855,[790] !jvms: test_add::micro1 @ bci:15 (line 9)
 1404  Bool  === _ 1403  [[ 857 ]] [lt] !orig=856,[791] !jvms: test_add::micro1 @ bci:15 (line 9)
 1405  Bool  === _ 1377  [[ 1432 ]] [le] !jvms: IntVector::reduceLanesTemplate @ bci:78 (line 2777) Int256Vector::reduceLanes @ bci:2 (line 322) test_add::micro1 @ bci:30 (line 11)
 1407  IfFalse  === 1432  [[ 861 ]] #0 !orig=[1279],[990],[902] !jvms: IntVector::reduceLanesTemplate @ bci:78 (line 2777) Int256Vector::reduceLanes @ bci:2 (line 322) test_add::micro1 @ bci:30 (line 11)
 1408  IfTrue  === 1432  [[ 1283 ]] #1 !orig=[1280],[991],[903] !jvms: IntVector::reduceLanesTemplate @ bci:78 (line 2777) Int256Vector::reduceLanes @ bci:2 (line 322) test_add::micro1 @ bci:30 (line 11)
 1409  Bool  === _ 1371  [[ 1431 ]] [le] !orig=[1413] !jvms: IntVector::reduceLanesTemplate @ bci:78 (line 2777) Int256Vector::reduceLanes @ bci:2 (line 322) test_add::micro1 @ bci:30 (line 11)
 1415  IfFalse  === 1431  [[ 1432 ]] #0 !orig=[990],[902] !jvms: IntVector::reduceLanesTemplate @ bci:78 (line 2777) Int256Vector::reduceLanes @ bci:2 (line 322) test_add::micro1 @ bci:30 (line 11)
 1416  IfTrue  === 1431  [[ 994 ]] #1 !orig=[991],[903] !jvms: IntVector::reduceLanesTemplate @ bci:78 (line 2777) Int256Vector::reduceLanes @ bci:2 (line 322) test_add::micro1 @ bci:30 (line 11)
 1420  ConL  === 0  [[ 1423 ]]  #long:7
 1423  AddL  === _ 1065 1420  [[ 1424 ]]  !jvms: IntVector::reduceLanesTemplate @ bci:78 (line 2777) Int256Vector::reduceLanes @ bci:2 (line 322) test_add::micro1 @ bci:30 (line 11)
 1424  AndL  === _ 1423 916  [[ 1425 ]]  !jvms: IntVector::reduceLanesTemplate @ bci:78 (line 2777) Int256Vector::reduceLanes @ bci:2 (line 322) test_add::micro1 @ bci:30 (line 11)
 1425  ConvL2I  === _ 1424  [[ 878 ]]  #int !orig=[1426],[871] !jvms: IntVector::reduceLanesTemplate @ bci:78 (line 2777) Int256Vector::reduceLanes @ bci:2 (line 322) test_add::micro1 @ bci:30 (line 11)
 1427  CmpU  === _ 1396 1397  [[ 1428 ]]  !orig=[1399] !jvms: IntVector::reduceLanesTemplate @ bci:78 (line 2777) Int256Vector::reduceLanes @ bci:2 (line 322) test_add::micro1 @ bci:30 (line 11)
 1428  Bool  === _ 1427  [[ 1401 ]] [gt] !orig=[1400] !jvms: IntVector::reduceLanesTemplate @ bci:78 (line 2777) Int256Vector::reduceLanes @ bci:2 (line 322) test_add::micro1 @ bci:30 (line 11)
 1430  If  === 906 915  [[ 877 876 ]] P=0.999999, C=-1.000000 !jvms: IntVector::reduceLanesTemplate @ bci:78 (line 2777) Int256Vector::reduceLanes @ bci:2 (line 322) test_add::micro1 @ bci:30 (line 11)
 1431  If  === 1381 1409  [[ 1416 1415 ]] P=0.000001, C=-1.000000 !jvms: IntVector::reduceLanesTemplate @ bci:78 (line 2777) Int256Vector::reduceLanes @ bci:2 (line 322) test_add::micro1 @ bci:30 (line 11)
 1432  If  === 1415 1405  [[ 1408 1407 ]] P=0.000001, C=-1.000000 !jvms: IntVector::reduceLanesTemplate @ bci:78 (line 2777) Int256Vector::reduceLanes @ bci:2 (line 322) test_add::micro1 @ bci:30 (line 11)
 1433  If  === 949 1025  [[ 1028 1027 ]] P=0.999999, C=-1.000000 !jvms: IntVector::reduceLanesTemplate @ bci:78 (line 2777) Int256Vector::reduceLanes @ bci:2 (line 322) test_add::micro1 @ bci:30 (line 11)
 1434  If  === 1027 1036  [[ 1039 1038 ]] P=0.999999, C=-1.000000 !jvms: IntVector::reduceLanesTemplate @ bci:78 (line 2777) Int256Vector::reduceLanes @ bci:2 (line 322) test_add::micro1 @ bci:30 (line 11)
 1435  If  === 863 856  [[ 944 860 ]] P=0.998042, C=24469.000000 !jvms: IntVector::reduceLanesTemplate @ bci:78 (line 2777) Int256Vector::reduceLanes @ bci:2 (line 322) test_add::micro1 @ bci:30 (line 11)
[time vapi]  90 ms  [res] 548719232
