
;; Function TIM_DMAErrorCCxN (TIM_DMAErrorCCxN, funcdef_no=396, decl_uid=9990, cgraph_uid=400, symbol_order=399)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 9 n_edges 11 count 9 (    1)


TIM_DMAErrorCCxN

Dataflow summary:
def_info->table_size = 121, use_info->table_size = 63
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={3d,2u} r1={2d} r2={2d} r3={2d} r7={1d,8u} r12={2d} r13={1d,9u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={4d,3u} r101={1d} r102={1d,8u} r103={1d,7u} r104={1d} r105={1d} r106={1d} r116={1d,12u} r117={1d,4u} r118={1d,1u} r119={1d,2u} r123={1d,1u} r124={1d,1u} r126={1d,1u} r128={1d,1u} r129={1d,1u} r131={1d,1u} r133={1d,1u} r135={1d,1u} 
;;    total ref usage 186{122d,64u,0e} in 43{42 regular + 1 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d2(0){ }d4(1){ }d6(2){ }d8(3){ }d9(7){ }d12(13){ }d14(14){ }d17(16){ }d19(17){ }d21(18){ }d23(19){ }d25(20){ }d27(21){ }d29(22){ }d31(23){ }d33(24){ }d35(25){ }d37(26){ }d39(27){ }d41(28){ }d43(29){ }d45(30){ }d47(31){ }d105(102){ }d106(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 116 117 118 135
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 116 117 118 135
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 117
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 117

( 2 )->[3]->( 8 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u11(7){ }u12(13){ }u13(102){ }u14(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; lr  def 	 119
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; live  gen 	 119
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116

( 2 )->[4]->( 5 6 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u19(7){ }u20(13){ }u21(102){ }u22(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 117
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 117
;; lr  def 	 100 [cc] 123
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 117
;; live  gen 	 100 [cc] 123
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 117
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 117

( 4 )->[5]->( 8 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u27(7){ }u28(13){ }u29(102){ }u30(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; lr  def 	 124 126
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; live  gen 	 124 126
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116

( 4 )->[6]->( 7 8 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u35(7){ }u36(13){ }u37(102){ }u38(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 117
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 117
;; lr  def 	 100 [cc] 128
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 117
;; live  gen 	 100 [cc] 128
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116

( 6 )->[7]->( 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u43(7){ }u44(13){ }u45(102){ }u46(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; lr  def 	 129 131
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; live  gen 	 129 131
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116

( 6 3 7 5 )->[8]->( 1 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u51(7){ }u52(13){ }u53(102){ }u54(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 133
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; live  gen 	 0 [r0] 133
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 8 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u60(7){ }u61(13){ }u62(102){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 12 to worklist
  Adding insn 92 to worklist
  Adding insn 21 to worklist
  Adding insn 17 to worklist
  Adding insn 29 to worklist
  Adding insn 94 to worklist
  Adding insn 38 to worklist
  Adding insn 34 to worklist
  Adding insn 46 to worklist
  Adding insn 55 to worklist
  Adding insn 51 to worklist
  Adding insn 65 to worklist
  Adding insn 61 to worklist
Finished finding needed instructions:
processing block 8 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 63 to worklist
  Adding insn 60 to worklist
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
  Adding insn 15 to worklist
processing block 5 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
  Adding insn 36 to worklist
  Adding insn 32 to worklist
processing block 7 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
  Adding insn 53 to worklist
  Adding insn 49 to worklist
processing block 6 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
  Adding insn 45 to worklist
  Adding insn 44 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 117
  Adding insn 28 to worklist
  Adding insn 27 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 117
  Adding insn 11 to worklist
  Adding insn 10 to worklist
  Adding insn 7 to worklist
  Adding insn 2 to worklist
  Adding insn 91 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 9 n_edges 11 count 9 (    1)

Pass 0 for finding pseudo/allocno costs


  r135 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r133 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:15000
  r131 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:2205
  r129 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:2205
  r128 costs: LO_REGS:0 HI_REGS:980 CALLER_SAVE_REGS:980 EVEN_REG:980 GENERAL_REGS:980 VFP_D0_D7_REGS:14700 VFP_LO_REGS:14700 ALL_REGS:14700 MEM:9800
  r126 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:3150
  r124 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:3150
  r123 costs: LO_REGS:0 HI_REGS:1400 CALLER_SAVE_REGS:1400 EVEN_REG:1400 GENERAL_REGS:1400 VFP_D0_D7_REGS:21000 VFP_LO_REGS:21000 ALL_REGS:21000 MEM:14000
  r119 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:7500
  r118 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r117 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:57850 VFP_LO_REGS:57850 ALL_REGS:57850 MEM:32900
  r116 costs: LO_REGS:2000 HI_REGS:4000 CALLER_SAVE_REGS:4000 EVEN_REG:4000 GENERAL_REGS:4000 VFP_D0_D7_REGS:97560 VFP_LO_REGS:97560 ALL_REGS:97560 MEM:65040


Pass 1 for finding pseudo/allocno costs

    r135: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r134: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r133: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r132: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r131: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r130: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r129: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r128: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r127: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r126: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r125: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r124: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r123: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r122: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r121: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r120: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r119: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r118: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r116: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r114: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r113: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r135 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r133 costs: GENERAL_REGS:0 MEM:20000
  r131 costs: GENERAL_REGS:0 MEM:2940
  r129 costs: GENERAL_REGS:0 MEM:2940
  r128 costs: LO_REGS:0 HI_REGS:980 CALLER_SAVE_REGS:980 EVEN_REG:980 GENERAL_REGS:980 VFP_D0_D7_REGS:14700 VFP_LO_REGS:14700 ALL_REGS:14700 MEM:9800
  r126 costs: GENERAL_REGS:0 MEM:4200
  r124 costs: GENERAL_REGS:0 MEM:4200
  r123 costs: LO_REGS:0 HI_REGS:1400 CALLER_SAVE_REGS:1400 EVEN_REG:1400 GENERAL_REGS:1400 VFP_D0_D7_REGS:21000 VFP_LO_REGS:21000 ALL_REGS:21000 MEM:14000
  r119 costs: GENERAL_REGS:0 MEM:9000
  r118 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r117 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:62850 VFP_LO_REGS:62850 ALL_REGS:62850 MEM:41900
  r116 costs: LO_REGS:2000 HI_REGS:6000 CALLER_SAVE_REGS:6000 EVEN_REG:6000 GENERAL_REGS:4000 VFP_D0_D7_REGS:112560 VFP_LO_REGS:112560 ALL_REGS:97560 MEM:75040

;;   ======================================================
;;   -- basic block 2 from 91 to 12 -- before reload
;;   ======================================================

;;	  0--> b  0: i   6 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  91 r135=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i   2 r117=r135                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i   7 r116=[r117+0x28]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i   8 loc r116                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i   9 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  10 r118=[r116+0x24]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  11 cc=cmp(r118,r117)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  12 pc={(cc!=0)?L24:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 8
;;   new head = 6
;;   new tail = 12

;;   ======================================================
;;   -- basic block 3 from 14 to 92 -- before reload
;;   ======================================================

;;	  0--> b  0: i  14 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  15 r119=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  17 [r116+0x1c]=r119#0                      :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  18 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  21 [r116+0x44]=r119#0                      :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  92 pc=L56                                  :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 14
;;   new tail = 92

;;   ======================================================
;;   -- basic block 4 from 26 to 29 -- before reload
;;   ======================================================

;;	  0--> b  0: i  26 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  27 r123=[r116+0x28]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  28 cc=cmp(r123,r117)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  29 pc={(cc!=0)?L41:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 26
;;   new tail = 29

;;   ======================================================
;;   -- basic block 5 from 31 to 94 -- before reload
;;   ======================================================

;;	  0--> b  0: i  31 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  32 r124=0x2                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  36 r126=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  34 [r116+0x1c]=r124#0                      :cortex_m4_a:@GENERAL_REGS+0(-1)@VFP_LO_REGS+0(0)
;;	  2--> b  0: i  35 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  38 [r116+0x45]=r126#0                      :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  94 pc=L56                                  :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 31
;;   new tail = 94

;;   ======================================================
;;   -- basic block 6 from 43 to 46 -- before reload
;;   ======================================================

;;	  0--> b  0: i  43 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  44 r128=[r116+0x2c]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  45 cc=cmp(r128,r117)                       :cortex_m4_ex:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  46 pc={(cc!=0)?L56:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 43
;;   new tail = 46

;;   ======================================================
;;   -- basic block 7 from 48 to 55 -- before reload
;;   ======================================================

;;	  0--> b  0: i  48 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  49 r129=0x4                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  53 r131=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  51 [r116+0x1c]=r129#0                      :cortex_m4_a:@GENERAL_REGS+0(-1)@VFP_LO_REGS+0(0)
;;	  2--> b  0: i  52 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  55 [r116+0x46]=r131#0                      :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 48
;;   new tail = 55

;;   ======================================================
;;   -- basic block 8 from 58 to 65 -- before reload
;;   ======================================================

;;	  0--> b  0: i  58 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  59 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  60 r0=r116                                 :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  61 {call [`HAL_TIM_ErrorCallback'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  62 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  63 r133=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  65 [r116+0x1c]=r133#0                      :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 58
;;   new tail = 65


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


TIM_DMAErrorCCxN

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={3d,2u} r1={2d} r2={2d} r3={2d} r7={1d,8u} r12={2d} r13={1d,9u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={4d,3u} r101={1d} r102={1d,8u} r103={1d,7u} r104={1d} r105={1d} r106={1d} r116={1d,12u} r117={1d,4u} r118={1d,1u} r119={1d,2u} r123={1d,1u} r124={1d,1u} r126={1d,1u} r128={1d,1u} r129={1d,1u} r131={1d,1u} r133={1d,1u} r135={1d,1u} 
;;    total ref usage 186{122d,64u,0e} in 43{42 regular + 1 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 91 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3634:3 -1
     (nil))
(insn 91 6 2 2 (set (reg:SI 135)
        (reg:SI 0 r0 [ hdma ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3633:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ hdma ])
        (nil)))
(insn 2 91 7 2 (set (reg/v/f:SI 117 [ hdma ])
        (reg:SI 135)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3633:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 135)
        (nil)))
(insn 7 2 8 2 (set (reg/v/f:SI 116 [ htim ])
        (mem/f:SI (plus:SI (reg/v/f:SI 117 [ hdma ])
                (const_int 40 [0x28])) [9 hdma_6(D)->Parent+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3634:22 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 8 7 9 2 (var_location:SI htim (reg/v/f:SI 116 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3634:22 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3636:3 -1
     (nil))
(insn 10 9 11 2 (set (reg/f:SI 118 [ htim_7->hdma[1] ])
        (mem/f:SI (plus:SI (reg/v/f:SI 116 [ htim ])
                (const_int 36 [0x24])) [5 htim_7->hdma[1]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3636:6 728 {*thumb2_movsi_vfp}
     (nil))
(insn 11 10 12 2 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 118 [ htim_7->hdma[1] ])
            (reg/v/f:SI 117 [ hdma ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3636:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 118 [ htim_7->hdma[1] ])
        (nil)))
(jump_insn 12 11 13 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3636:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 24)
(note 13 12 14 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 14 13 15 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3638:5 -1
     (nil))
(insn 15 14 17 3 (set (reg:SI 119)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3638:19 728 {*thumb2_movsi_vfp}
     (nil))
(insn 17 15 18 3 (set (mem:QI (plus:SI (reg/v/f:SI 116 [ htim ])
                (const_int 28 [0x1c])) [0 htim_7->Channel+0 S1 A32])
        (subreg:QI (reg:SI 119) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3638:19 263 {*arm_movqi_insn}
     (nil))
(debug_insn 18 17 21 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3639:5 -1
     (nil))
(insn 21 18 92 3 (set (mem/v:QI (plus:SI (reg/v/f:SI 116 [ htim ])
                (const_int 68 [0x44])) [0 htim_7->ChannelNState[0]+0 S1 A32])
        (subreg:QI (reg:SI 119) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3639:5 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 119)
        (nil)))
(jump_insn 92 21 93 3 (set (pc)
        (label_ref 56)) 284 {*arm_jump}
     (nil)
 -> 56)
(barrier 93 92 24)
(code_label 24 93 25 4 2 (nil) [1 uses])
(note 25 24 26 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 26 25 27 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3641:8 -1
     (nil))
(insn 27 26 28 4 (set (reg/f:SI 123 [ htim_7->hdma[2] ])
        (mem/f:SI (plus:SI (reg/v/f:SI 116 [ htim ])
                (const_int 40 [0x28])) [5 htim_7->hdma[2]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3641:11 728 {*thumb2_movsi_vfp}
     (nil))
(insn 28 27 29 4 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 123 [ htim_7->hdma[2] ])
            (reg/v/f:SI 117 [ hdma ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3641:11 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 123 [ htim_7->hdma[2] ])
        (nil)))
(jump_insn 29 28 30 4 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 41)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3641:11 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 41)
(note 30 29 31 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 31 30 32 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3643:5 -1
     (nil))
(insn 32 31 36 5 (set (reg:SI 124)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3643:19 728 {*thumb2_movsi_vfp}
     (nil))
(insn 36 32 34 5 (set (reg:SI 126)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3644:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 34 36 35 5 (set (mem:QI (plus:SI (reg/v/f:SI 116 [ htim ])
                (const_int 28 [0x1c])) [0 htim_7->Channel+0 S1 A32])
        (subreg:QI (reg:SI 124) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3643:19 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 124)
        (nil)))
(debug_insn 35 34 38 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3644:5 -1
     (nil))
(insn 38 35 94 5 (set (mem/v:QI (plus:SI (reg/v/f:SI 116 [ htim ])
                (const_int 69 [0x45])) [0 htim_7->ChannelNState[1]+0 S1 A8])
        (subreg:QI (reg:SI 126) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3644:5 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 126)
        (nil)))
(jump_insn 94 38 95 5 (set (pc)
        (label_ref 56)) 284 {*arm_jump}
     (nil)
 -> 56)
(barrier 95 94 41)
(code_label 41 95 42 6 4 (nil) [1 uses])
(note 42 41 43 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 43 42 44 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3646:8 -1
     (nil))
(insn 44 43 45 6 (set (reg/f:SI 128 [ htim_7->hdma[3] ])
        (mem/f:SI (plus:SI (reg/v/f:SI 116 [ htim ])
                (const_int 44 [0x2c])) [5 htim_7->hdma[3]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3646:11 728 {*thumb2_movsi_vfp}
     (nil))
(insn 45 44 46 6 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 128 [ htim_7->hdma[3] ])
            (reg/v/f:SI 117 [ hdma ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3646:11 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 128 [ htim_7->hdma[3] ])
        (expr_list:REG_DEAD (reg/v/f:SI 117 [ hdma ])
            (nil))))
(jump_insn 46 45 47 6 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 56)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3646:11 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 56)
(note 47 46 48 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 48 47 49 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3648:5 -1
     (nil))
(insn 49 48 53 7 (set (reg:SI 129)
        (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3648:19 728 {*thumb2_movsi_vfp}
     (nil))
(insn 53 49 51 7 (set (reg:SI 131)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3649:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 51 53 52 7 (set (mem:QI (plus:SI (reg/v/f:SI 116 [ htim ])
                (const_int 28 [0x1c])) [0 htim_7->Channel+0 S1 A32])
        (subreg:QI (reg:SI 129) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3648:19 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 129)
        (nil)))
(debug_insn 52 51 55 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3649:5 -1
     (nil))
(insn 55 52 56 7 (set (mem/v:QI (plus:SI (reg/v/f:SI 116 [ htim ])
                (const_int 70 [0x46])) [0 htim_7->ChannelNState[2]+0 S1 A16])
        (subreg:QI (reg:SI 131) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3649:5 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 131)
        (nil)))
(code_label 56 55 57 8 3 (nil) [3 uses])
(note 57 56 58 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 58 57 59 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3654:3 -1
     (nil))
(debug_insn 59 58 60 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3659:3 -1
     (nil))
(insn 60 59 61 8 (set (reg:SI 0 r0)
        (reg/v/f:SI 116 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3659:3 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 61 60 62 8 (parallel [
            (call (mem:SI (symbol_ref:SI ("HAL_TIM_ErrorCallback") [flags 0x41]  <function_decl 0000000006bc6000 HAL_TIM_ErrorCallback>) [0 HAL_TIM_ErrorCallback S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3659:3 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_TIM_ErrorCallback") [flags 0x41]  <function_decl 0000000006bc6000 HAL_TIM_ErrorCallback>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 62 61 63 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3662:3 -1
     (nil))
(insn 63 62 65 8 (set (reg:SI 133)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3662:17 728 {*thumb2_movsi_vfp}
     (nil))
(insn 65 63 96 8 (set (mem:QI (plus:SI (reg/v/f:SI 116 [ htim ])
                (const_int 28 [0x1c])) [0 htim_7->Channel+0 S1 A32])
        (subreg:QI (reg:SI 133) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3662:17 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 133)
        (expr_list:REG_DEAD (reg/v/f:SI 116 [ htim ])
            (nil))))
(note 96 65 0 NOTE_INSN_DELETED)

;; Function TIM_DMADelayPulseNCplt (TIM_DMADelayPulseNCplt, funcdef_no=395, decl_uid=9988, cgraph_uid=399, symbol_order=398)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 15 n_edges 22 count 15 (    1)


TIM_DMADelayPulseNCplt

Dataflow summary:
def_info->table_size = 133, use_info->table_size = 107
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={3d,2u} r1={2d} r2={2d} r3={2d} r7={1d,14u} r12={2d} r13={1d,15u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={9d,4u} r101={1d} r102={1d,14u} r103={1d,13u} r104={1d} r105={1d} r106={1d} r121={1d,15u} r122={1d,5u} r123={1d,2u} r124={1d,2u} r126={1d,1u} r129={1d,2u} r130={1d,1u} r132={1d,1u} r133={1d,1u} r135={1d,2u} r136={1d,1u} r138={1d,1u} r139={1d,1u} r141={1d,2u} r142={1d,1u} r144={1d,1u} r145={1d,1u} r147={1d,1u} r149={1d,1u} 
;;    total ref usage 238{134d,104u,0e} in 66{65 regular + 1 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d2(0){ }d4(1){ }d6(2){ }d8(3){ }d9(7){ }d12(13){ }d14(14){ }d17(16){ }d19(17){ }d21(18){ }d23(19){ }d25(20){ }d27(21){ }d29(22){ }d31(23){ }d33(24){ }d35(25){ }d37(26){ }d39(27){ }d41(28){ }d43(29){ }d45(30){ }d47(31){ }d110(102){ }d111(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 3 5 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 121 122 123 149
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 121 122 123 149
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 123
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 123

( 2 )->[3]->( 4 14 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u11(7){ }u12(13){ }u13(102){ }u14(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 123
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 123
;; lr  def 	 100 [cc] 124 126
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 123
;; live  gen 	 124 126
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 124
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 124

( 3 )->[4]->( 14 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u20(7){ }u21(13){ }u22(102){ }u23(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 124
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 124
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 124
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121

( 2 )->[5]->( 6 8 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u26(7){ }u27(13){ }u28(102){ }u29(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122
;; lr  def 	 100 [cc] 129
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122
;; live  gen 	 100 [cc] 129
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 129
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 129

( 5 )->[6]->( 7 14 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u34(7){ }u35(13){ }u36(102){ }u37(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 129
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 129
;; lr  def 	 100 [cc] 130 132
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 129
;; live  gen 	 130 132
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121

( 6 )->[7]->( 14 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u43(7){ }u44(13){ }u45(102){ }u46(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; lr  def 	 133
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; live  gen 	 133
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121

( 5 )->[8]->( 9 11 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u49(7){ }u50(13){ }u51(102){ }u52(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122
;; lr  def 	 100 [cc] 135
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122
;; live  gen 	 100 [cc] 135
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 135
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 135

( 8 )->[9]->( 10 14 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u57(7){ }u58(13){ }u59(102){ }u60(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 135
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 135
;; lr  def 	 100 [cc] 136 138
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 135
;; live  gen 	 136 138
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121

( 9 )->[10]->( 14 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u66(7){ }u67(13){ }u68(102){ }u69(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; lr  def 	 139
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; live  gen 	 139
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121

( 8 )->[11]->( 12 14 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u72(7){ }u73(13){ }u74(102){ }u75(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122
;; lr  def 	 100 [cc] 141
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122
;; live  gen 	 100 [cc] 141
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 141
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 141

( 11 )->[12]->( 13 14 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u80(7){ }u81(13){ }u82(102){ }u83(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 141
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 141
;; lr  def 	 100 [cc] 142 144
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 141
;; live  gen 	 142 144
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121

( 12 )->[13]->( 14 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u89(7){ }u90(13){ }u91(102){ }u92(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; lr  def 	 145
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; live  gen 	 145
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121

( 12 4 7 3 13 6 9 11 10 )->[14]->( 1 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u95(7){ }u96(13){ }u97(102){ }u98(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 147
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; live  gen 	 0 [r0] 147
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 14 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u104(7){ }u105(13){ }u106(102){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 12 to worklist
  Adding insn 21 to worklist
  Adding insn 17 to worklist
  Adding insn 111 to worklist
  Adding insn 30 to worklist
  Adding insn 38 to worklist
  Adding insn 48 to worklist
  Adding insn 43 to worklist
  Adding insn 113 to worklist
  Adding insn 53 to worklist
  Adding insn 61 to worklist
  Adding insn 70 to worklist
  Adding insn 66 to worklist
  Adding insn 115 to worklist
  Adding insn 75 to worklist
  Adding insn 83 to worklist
  Adding insn 92 to worklist
  Adding insn 88 to worklist
  Adding insn 97 to worklist
  Adding insn 107 to worklist
  Adding insn 103 to worklist
Finished finding needed instructions:
processing block 14 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 105 to worklist
  Adding insn 102 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 124
  Adding insn 19 to worklist
  Adding insn 15 to worklist
processing block 7 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
  Adding insn 51 to worklist
processing block 6 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
  Adding insn 46 to worklist
  Adding insn 41 to worklist
processing block 10 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
  Adding insn 73 to worklist
processing block 9 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
  Adding insn 68 to worklist
  Adding insn 64 to worklist
processing block 13 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
  Adding insn 95 to worklist
processing block 12 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
  Adding insn 90 to worklist
  Adding insn 86 to worklist
processing block 11 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 141
  Adding insn 82 to worklist
  Adding insn 81 to worklist
processing block 8 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 135
  Adding insn 60 to worklist
  Adding insn 59 to worklist
processing block 5 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 129
  Adding insn 37 to worklist
  Adding insn 36 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 123
  Adding insn 11 to worklist
  Adding insn 10 to worklist
  Adding insn 7 to worklist
  Adding insn 2 to worklist
  Adding insn 110 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 15 n_edges 22 count 15 (    1)

Pass 0 for finding pseudo/allocno costs


  r149 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r147 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:15000
  r145 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:765
  r144 costs: LO_REGS:0 HI_REGS:408 CALLER_SAVE_REGS:408 EVEN_REG:408 GENERAL_REGS:408 VFP_D0_D7_REGS:3060 VFP_LO_REGS:3060 ALL_REGS:3060 MEM:2040
  r142 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:1530
  r141 costs: LO_REGS:0 HI_REGS:686 CALLER_SAVE_REGS:686 EVEN_REG:686 GENERAL_REGS:686 VFP_D0_D7_REGS:11820 VFP_LO_REGS:11820 ALL_REGS:11820 MEM:7880
  r139 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:1095
  r138 costs: LO_REGS:0 HI_REGS:588 CALLER_SAVE_REGS:588 EVEN_REG:588 GENERAL_REGS:588 VFP_D0_D7_REGS:4410 VFP_LO_REGS:4410 ALL_REGS:4410 MEM:2940
  r136 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:2205
  r135 costs: LO_REGS:0 HI_REGS:980 CALLER_SAVE_REGS:980 EVEN_REG:980 GENERAL_REGS:980 VFP_D0_D7_REGS:16905 VFP_LO_REGS:16905 ALL_REGS:16905 MEM:11270
  r133 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:1575
  r132 costs: LO_REGS:0 HI_REGS:840 CALLER_SAVE_REGS:840 EVEN_REG:840 GENERAL_REGS:840 VFP_D0_D7_REGS:6300 VFP_LO_REGS:6300 ALL_REGS:6300 MEM:4200
  r130 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:3150
  r129 costs: LO_REGS:0 HI_REGS:1400 CALLER_SAVE_REGS:1400 EVEN_REG:1400 GENERAL_REGS:1400 VFP_D0_D7_REGS:24150 VFP_LO_REGS:24150 ALL_REGS:24150 MEM:16100
  r126 costs: LO_REGS:0 HI_REGS:1200 CALLER_SAVE_REGS:1200 EVEN_REG:1200 GENERAL_REGS:1200 VFP_D0_D7_REGS:9000 VFP_LO_REGS:9000 ALL_REGS:9000 MEM:6000
  r124 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:6000
  r123 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:34500 VFP_LO_REGS:34500 ALL_REGS:34500 MEM:23000
  r122 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:62995 VFP_LO_REGS:62995 ALL_REGS:62995 MEM:36330
  r121 costs: LO_REGS:2000 HI_REGS:4000 CALLER_SAVE_REGS:4000 EVEN_REG:4000 GENERAL_REGS:4000 VFP_D0_D7_REGS:100065 VFP_LO_REGS:100065 ALL_REGS:100065 MEM:66710


Pass 1 for finding pseudo/allocno costs

    r149: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r148: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r147: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r146: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r145: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r144: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r143: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r142: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r141: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r140: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r139: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r138: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r137: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r136: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r135: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r134: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r133: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r132: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r131: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r130: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r129: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r128: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r127: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r126: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r125: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r124: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r123: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r122: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r121: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r120: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r119: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r118: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r117: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r116: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r115: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r114: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r113: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r149 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r147 costs: GENERAL_REGS:0 MEM:20000
  r145 costs: GENERAL_REGS:0 MEM:1020
  r144 costs: LO_REGS:0 HI_REGS:408 CALLER_SAVE_REGS:408 EVEN_REG:408 GENERAL_REGS:408 VFP_D0_D7_REGS:3060 VFP_LO_REGS:3060 ALL_REGS:3060 MEM:2040
  r142 costs: GENERAL_REGS:0 MEM:2040
  r141 costs: LO_REGS:0 HI_REGS:686 CALLER_SAVE_REGS:686 EVEN_REG:686 GENERAL_REGS:686 VFP_D0_D7_REGS:11820 VFP_LO_REGS:11820 ALL_REGS:11820 MEM:7880
  r139 costs: GENERAL_REGS:0 MEM:1460
  r138 costs: LO_REGS:0 HI_REGS:588 CALLER_SAVE_REGS:588 EVEN_REG:588 GENERAL_REGS:588 VFP_D0_D7_REGS:4410 VFP_LO_REGS:4410 ALL_REGS:4410 MEM:2940
  r136 costs: GENERAL_REGS:0 MEM:2940
  r135 costs: LO_REGS:0 HI_REGS:980 CALLER_SAVE_REGS:980 EVEN_REG:980 GENERAL_REGS:980 VFP_D0_D7_REGS:16905 VFP_LO_REGS:16905 ALL_REGS:16905 MEM:11270
  r133 costs: GENERAL_REGS:0 MEM:2100
  r132 costs: LO_REGS:0 HI_REGS:840 CALLER_SAVE_REGS:840 EVEN_REG:840 GENERAL_REGS:840 VFP_D0_D7_REGS:6300 VFP_LO_REGS:6300 ALL_REGS:6300 MEM:4200
  r130 costs: GENERAL_REGS:0 MEM:4200
  r129 costs: LO_REGS:0 HI_REGS:1400 CALLER_SAVE_REGS:1400 EVEN_REG:1400 GENERAL_REGS:1400 VFP_D0_D7_REGS:24150 VFP_LO_REGS:24150 ALL_REGS:24150 MEM:16100
  r126 costs: LO_REGS:0 HI_REGS:1200 CALLER_SAVE_REGS:1200 EVEN_REG:1200 GENERAL_REGS:1200 VFP_D0_D7_REGS:9000 VFP_LO_REGS:9000 ALL_REGS:9000 MEM:6000
  r124 costs: GENERAL_REGS:0 MEM:7500
  r123 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:34500 VFP_LO_REGS:34500 ALL_REGS:34500 MEM:23000
  r122 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:67995 VFP_LO_REGS:67995 ALL_REGS:67995 MEM:45330
  r121 costs: LO_REGS:2000 HI_REGS:6000 CALLER_SAVE_REGS:6000 EVEN_REG:6000 GENERAL_REGS:4000 VFP_D0_D7_REGS:115065 VFP_LO_REGS:115065 ALL_REGS:100065 MEM:76710

;;   ======================================================
;;   -- basic block 2 from 110 to 12 -- before reload
;;   ======================================================

;;	  0--> b  0: i   6 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 110 r149=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i   2 r122=r149                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i   7 r121=[r122+0x28]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i   8 loc r121                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i   9 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  10 r123=[r121+0x24]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  11 cc=cmp(r123,r122)                       :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  12 pc={(cc!=0)?L33:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 8
;;   new head = 6
;;   new tail = 12

;;   ======================================================
;;   -- basic block 3 from 14 to 21 -- before reload
;;   ======================================================

;;	  0--> b  0: i  14 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  15 r124=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  17 [r121+0x1c]=r124#0                      :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  18 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  19 r126=[r123+0x1c]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  21 {pc={(r126!=0)?L98:pc};clobber cc;}     :cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 14
;;   new tail = 21

;;   ======================================================
;;   -- basic block 4 from 27 to 111 -- before reload
;;   ======================================================

;;	  0--> b  0: i  27 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  30 [r121+0x44]=r124#0                      :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 111 pc=L98                                  :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 27
;;   new tail = 111

;;   ======================================================
;;   -- basic block 5 from 35 to 38 -- before reload
;;   ======================================================

;;	  0--> b  0: i  35 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  36 r129=[r121+0x28]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  37 cc=cmp(r129,r122)                       :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  38 pc={(cc!=0)?L56:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 35
;;   new tail = 38

;;   ======================================================
;;   -- basic block 6 from 40 to 48 -- before reload
;;   ======================================================

;;	  0--> b  0: i  40 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  41 r130=0x2                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  43 [r121+0x1c]=r130#0                      :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  44 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  46 r132=[r129+0x1c]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  48 {pc={(r132!=0)?L98:pc};clobber cc;}     :cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 40
;;   new tail = 48

;;   ======================================================
;;   -- basic block 7 from 50 to 113 -- before reload
;;   ======================================================

;;	  0--> b  0: i  50 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  51 r133=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  53 [r121+0x45]=r133#0                      :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 113 pc=L98                                  :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 50
;;   new tail = 113

;;   ======================================================
;;   -- basic block 8 from 58 to 61 -- before reload
;;   ======================================================

;;	  0--> b  0: i  58 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  59 r135=[r121+0x2c]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  60 cc=cmp(r135,r122)                       :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  61 pc={(cc!=0)?L78:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 58
;;   new tail = 61

;;   ======================================================
;;   -- basic block 9 from 63 to 70 -- before reload
;;   ======================================================

;;	  0--> b  0: i  63 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  64 r136=0x4                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  66 [r121+0x1c]=r136#0                      :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  67 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  68 r138=[r135+0x1c]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  70 {pc={(r138!=0)?L98:pc};clobber cc;}     :cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 63
;;   new tail = 70

;;   ======================================================
;;   -- basic block 10 from 72 to 115 -- before reload
;;   ======================================================

;;	  0--> b  0: i  72 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  73 r139=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  75 [r121+0x46]=r139#0                      :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 115 pc=L98                                  :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 72
;;   new tail = 115

;;   ======================================================
;;   -- basic block 11 from 80 to 83 -- before reload
;;   ======================================================

;;	  0--> b  0: i  80 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  81 r141=[r121+0x30]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  82 cc=cmp(r141,r122)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  83 pc={(cc!=0)?L98:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 80
;;   new tail = 83

;;   ======================================================
;;   -- basic block 12 from 85 to 92 -- before reload
;;   ======================================================

;;	  0--> b  0: i  85 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  86 r142=0x8                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  88 [r121+0x1c]=r142#0                      :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  89 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  90 r144=[r141+0x1c]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  92 {pc={(r144!=0)?L98:pc};clobber cc;}     :cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 85
;;   new tail = 92

;;   ======================================================
;;   -- basic block 13 from 94 to 97 -- before reload
;;   ======================================================

;;	  0--> b  0: i  94 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  95 r145=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  97 [r121+0x47]=r145#0                      :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 94
;;   new tail = 97

;;   ======================================================
;;   -- basic block 14 from 100 to 107 -- before reload
;;   ======================================================

;;	  0--> b  0: i 100 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 101 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 102 r0=r121                                 :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 103 {call [`HAL_TIM_PWM_PulseFinishedCallback'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 104 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 105 r147=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 107 [r121+0x1c]=r147#0                      :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 100
;;   new tail = 107


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


TIM_DMADelayPulseNCplt

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={3d,2u} r1={2d} r2={2d} r3={2d} r7={1d,14u} r12={2d} r13={1d,15u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={9d,4u} r101={1d} r102={1d,14u} r103={1d,13u} r104={1d} r105={1d} r106={1d} r121={1d,15u} r122={1d,5u} r123={1d,2u} r124={1d,2u} r126={1d,1u} r129={1d,2u} r130={1d,1u} r132={1d,1u} r133={1d,1u} r135={1d,2u} r136={1d,1u} r138={1d,1u} r139={1d,1u} r141={1d,2u} r142={1d,1u} r144={1d,1u} r145={1d,1u} r147={1d,1u} r149={1d,1u} 
;;    total ref usage 238{134d,104u,0e} in 66{65 regular + 1 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 110 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3575:3 -1
     (nil))
(insn 110 6 2 2 (set (reg:SI 149)
        (reg:SI 0 r0 [ hdma ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3574:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ hdma ])
        (nil)))
(insn 2 110 7 2 (set (reg/v/f:SI 122 [ hdma ])
        (reg:SI 149)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3574:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 149)
        (nil)))
(insn 7 2 8 2 (set (reg/v/f:SI 121 [ htim ])
        (mem/f:SI (plus:SI (reg/v/f:SI 122 [ hdma ])
                (const_int 40 [0x28])) [9 hdma_11(D)->Parent+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3575:22 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 8 7 9 2 (var_location:SI htim (reg/v/f:SI 121 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3575:22 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3577:3 -1
     (nil))
(insn 10 9 11 2 (set (reg/f:SI 123 [ htim_12->hdma[1] ])
        (mem/f:SI (plus:SI (reg/v/f:SI 121 [ htim ])
                (const_int 36 [0x24])) [5 htim_12->hdma[1]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3577:6 728 {*thumb2_movsi_vfp}
     (nil))
(insn 11 10 12 2 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 123 [ htim_12->hdma[1] ])
            (reg/v/f:SI 122 [ hdma ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3577:6 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 12 11 13 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 33)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3577:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 33)
(note 13 12 20 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 20 13 14 3 NOTE_INSN_DELETED)
(debug_insn 14 20 15 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3579:5 -1
     (nil))
(insn 15 14 17 3 (set (reg:SI 124)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3579:19 728 {*thumb2_movsi_vfp}
     (nil))
(insn 17 15 18 3 (set (mem:QI (plus:SI (reg/v/f:SI 121 [ htim ])
                (const_int 28 [0x1c])) [0 htim_12->Channel+0 S1 A32])
        (subreg:QI (reg:SI 124) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3579:19 263 {*arm_movqi_insn}
     (nil))
(debug_insn 18 17 19 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3581:5 -1
     (nil))
(insn 19 18 21 3 (set (reg:SI 126 [ hdma_11(D)->Init.Mode ])
        (mem:SI (plus:SI (reg/f:SI 123 [ htim_12->hdma[1] ])
                (const_int 28 [0x1c])) [1 hdma_11(D)->Init.Mode+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3581:8 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 123 [ htim_12->hdma[1] ])
        (nil)))
(jump_insn 21 19 26 3 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 126 [ hdma_11(D)->Init.Mode ])
                        (const_int 0 [0]))
                    (label_ref:SI 98)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3581:8 1025 {*thumb2_cbnz}
     (expr_list:REG_DEAD (reg:SI 126 [ hdma_11(D)->Init.Mode ])
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 536870916 (nil))))
 -> 98)
(note 26 21 27 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 27 26 30 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3583:7 -1
     (nil))
(insn 30 27 111 4 (set (mem/v:QI (plus:SI (reg/v/f:SI 121 [ htim ])
                (const_int 68 [0x44])) [0 htim_12->ChannelNState[0]+0 S1 A32])
        (subreg:QI (reg:SI 124) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3583:7 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 124)
        (nil)))
(jump_insn 111 30 112 4 (set (pc)
        (label_ref 98)) 284 {*arm_jump}
     (nil)
 -> 98)
(barrier 112 111 33)
(code_label 33 112 34 5 11 (nil) [1 uses])
(note 34 33 35 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 35 34 36 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3586:8 -1
     (nil))
(insn 36 35 37 5 (set (reg/f:SI 129 [ htim_12->hdma[2] ])
        (mem/f:SI (plus:SI (reg/v/f:SI 121 [ htim ])
                (const_int 40 [0x28])) [5 htim_12->hdma[2]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3586:11 728 {*thumb2_movsi_vfp}
     (nil))
(insn 37 36 38 5 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 129 [ htim_12->hdma[2] ])
            (reg/v/f:SI 122 [ hdma ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3586:11 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 38 37 39 5 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 56)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3586:11 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 56)
(note 39 38 47 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(note 47 39 40 6 NOTE_INSN_DELETED)
(debug_insn 40 47 41 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3588:5 -1
     (nil))
(insn 41 40 43 6 (set (reg:SI 130)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3588:19 728 {*thumb2_movsi_vfp}
     (nil))
(insn 43 41 44 6 (set (mem:QI (plus:SI (reg/v/f:SI 121 [ htim ])
                (const_int 28 [0x1c])) [0 htim_12->Channel+0 S1 A32])
        (subreg:QI (reg:SI 130) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3588:19 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 130)
        (nil)))
(debug_insn 44 43 46 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3590:5 -1
     (nil))
(insn 46 44 48 6 (set (reg:SI 132 [ hdma_11(D)->Init.Mode ])
        (mem:SI (plus:SI (reg/f:SI 129 [ htim_12->hdma[2] ])
                (const_int 28 [0x1c])) [1 hdma_11(D)->Init.Mode+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3590:8 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 129 [ htim_12->hdma[2] ])
        (nil)))
(jump_insn 48 46 49 6 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 132 [ hdma_11(D)->Init.Mode ])
                        (const_int 0 [0]))
                    (label_ref:SI 98)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3590:8 1025 {*thumb2_cbnz}
     (expr_list:REG_DEAD (reg:SI 132 [ hdma_11(D)->Init.Mode ])
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 536870916 (nil))))
 -> 98)
(note 49 48 50 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 50 49 51 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3592:7 -1
     (nil))
(insn 51 50 53 7 (set (reg:SI 133)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3592:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 53 51 113 7 (set (mem/v:QI (plus:SI (reg/v/f:SI 121 [ htim ])
                (const_int 69 [0x45])) [0 htim_12->ChannelNState[1]+0 S1 A8])
        (subreg:QI (reg:SI 133) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3592:7 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 133)
        (nil)))
(jump_insn 113 53 114 7 (set (pc)
        (label_ref 98)) 284 {*arm_jump}
     (nil)
 -> 98)
(barrier 114 113 56)
(code_label 56 114 57 8 14 (nil) [1 uses])
(note 57 56 58 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 58 57 59 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3595:8 -1
     (nil))
(insn 59 58 60 8 (set (reg/f:SI 135 [ htim_12->hdma[3] ])
        (mem/f:SI (plus:SI (reg/v/f:SI 121 [ htim ])
                (const_int 44 [0x2c])) [5 htim_12->hdma[3]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3595:11 728 {*thumb2_movsi_vfp}
     (nil))
(insn 60 59 61 8 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 135 [ htim_12->hdma[3] ])
            (reg/v/f:SI 122 [ hdma ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3595:11 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 61 60 62 8 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 78)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3595:11 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 78)
(note 62 61 69 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(note 69 62 63 9 NOTE_INSN_DELETED)
(debug_insn 63 69 64 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3597:5 -1
     (nil))
(insn 64 63 66 9 (set (reg:SI 136)
        (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3597:19 728 {*thumb2_movsi_vfp}
     (nil))
(insn 66 64 67 9 (set (mem:QI (plus:SI (reg/v/f:SI 121 [ htim ])
                (const_int 28 [0x1c])) [0 htim_12->Channel+0 S1 A32])
        (subreg:QI (reg:SI 136) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3597:19 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 136)
        (nil)))
(debug_insn 67 66 68 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3599:5 -1
     (nil))
(insn 68 67 70 9 (set (reg:SI 138 [ hdma_11(D)->Init.Mode ])
        (mem:SI (plus:SI (reg/f:SI 135 [ htim_12->hdma[3] ])
                (const_int 28 [0x1c])) [1 hdma_11(D)->Init.Mode+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3599:8 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 135 [ htim_12->hdma[3] ])
        (nil)))
(jump_insn 70 68 71 9 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 138 [ hdma_11(D)->Init.Mode ])
                        (const_int 0 [0]))
                    (label_ref:SI 98)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3599:8 1025 {*thumb2_cbnz}
     (expr_list:REG_DEAD (reg:SI 138 [ hdma_11(D)->Init.Mode ])
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 536870916 (nil))))
 -> 98)
(note 71 70 72 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 72 71 73 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3601:7 -1
     (nil))
(insn 73 72 75 10 (set (reg:SI 139)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3601:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 75 73 115 10 (set (mem/v:QI (plus:SI (reg/v/f:SI 121 [ htim ])
                (const_int 70 [0x46])) [0 htim_12->ChannelNState[2]+0 S1 A16])
        (subreg:QI (reg:SI 139) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3601:7 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 139)
        (nil)))
(jump_insn 115 75 116 10 (set (pc)
        (label_ref 98)) 284 {*arm_jump}
     (nil)
 -> 98)
(barrier 116 115 78)
(code_label 78 116 79 11 16 (nil) [1 uses])
(note 79 78 80 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(debug_insn 80 79 81 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3604:8 -1
     (nil))
(insn 81 80 82 11 (set (reg/f:SI 141 [ htim_12->hdma[4] ])
        (mem/f:SI (plus:SI (reg/v/f:SI 121 [ htim ])
                (const_int 48 [0x30])) [5 htim_12->hdma[4]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3604:11 728 {*thumb2_movsi_vfp}
     (nil))
(insn 82 81 83 11 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 141 [ htim_12->hdma[4] ])
            (reg/v/f:SI 122 [ hdma ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3604:11 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 122 [ hdma ])
        (nil)))
(jump_insn 83 82 84 11 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 98)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3604:11 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 98)
(note 84 83 91 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(note 91 84 85 12 NOTE_INSN_DELETED)
(debug_insn 85 91 86 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3606:5 -1
     (nil))
(insn 86 85 88 12 (set (reg:SI 142)
        (const_int 8 [0x8])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3606:19 728 {*thumb2_movsi_vfp}
     (nil))
(insn 88 86 89 12 (set (mem:QI (plus:SI (reg/v/f:SI 121 [ htim ])
                (const_int 28 [0x1c])) [0 htim_12->Channel+0 S1 A32])
        (subreg:QI (reg:SI 142) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3606:19 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 142)
        (nil)))
(debug_insn 89 88 90 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3608:5 -1
     (nil))
(insn 90 89 92 12 (set (reg:SI 144 [ hdma_11(D)->Init.Mode ])
        (mem:SI (plus:SI (reg/f:SI 141 [ htim_12->hdma[4] ])
                (const_int 28 [0x1c])) [1 hdma_11(D)->Init.Mode+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3608:8 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 141 [ htim_12->hdma[4] ])
        (nil)))
(jump_insn 92 90 93 12 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 144 [ hdma_11(D)->Init.Mode ])
                        (const_int 0 [0]))
                    (label_ref:SI 98)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3608:8 1025 {*thumb2_cbnz}
     (expr_list:REG_DEAD (reg:SI 144 [ hdma_11(D)->Init.Mode ])
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 536870916 (nil))))
 -> 98)
(note 93 92 94 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(debug_insn 94 93 95 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3610:7 -1
     (nil))
(insn 95 94 97 13 (set (reg:SI 145)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3610:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 97 95 98 13 (set (mem/v:QI (plus:SI (reg/v/f:SI 121 [ htim ])
                (const_int 71 [0x47])) [0 htim_12->ChannelNState[3]+0 S1 A8])
        (subreg:QI (reg:SI 145) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3610:7 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 145)
        (nil)))
(code_label 98 97 99 14 13 (nil) [8 uses])
(note 99 98 100 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(debug_insn 100 99 101 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3616:3 -1
     (nil))
(debug_insn 101 100 102 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3621:3 -1
     (nil))
(insn 102 101 103 14 (set (reg:SI 0 r0)
        (reg/v/f:SI 121 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3621:3 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 103 102 104 14 (parallel [
            (call (mem:SI (symbol_ref:SI ("HAL_TIM_PWM_PulseFinishedCallback") [flags 0x41]  <function_decl 0000000006bc3c00 HAL_TIM_PWM_PulseFinishedCallback>) [0 HAL_TIM_PWM_PulseFinishedCallback S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3621:3 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_TIM_PWM_PulseFinishedCallback") [flags 0x41]  <function_decl 0000000006bc3c00 HAL_TIM_PWM_PulseFinishedCallback>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 104 103 105 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3624:3 -1
     (nil))
(insn 105 104 107 14 (set (reg:SI 147)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3624:17 728 {*thumb2_movsi_vfp}
     (nil))
(insn 107 105 117 14 (set (mem:QI (plus:SI (reg/v/f:SI 121 [ htim ])
                (const_int 28 [0x1c])) [0 htim_12->Channel+0 S1 A32])
        (subreg:QI (reg:SI 147) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3624:17 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 147)
        (expr_list:REG_DEAD (reg/v/f:SI 121 [ htim ])
            (nil))))
(note 117 107 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_HallSensor_MspInit (HAL_TIMEx_HallSensor_MspInit, funcdef_no=331, decl_uid=9445, cgraph_uid=335, symbol_order=334)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs




Pass 1 for finding pseudo/allocno costs

    r113: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS


;;   ======================================================
;;   -- basic block 2 from 6 to 6 -- before reload
;;   ======================================================

;;	  0--> b  0: i   6 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 6
;;   new tail = 6


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_HallSensor_MspInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} 
;;    total ref usage 32{25d,7u,0e} in 1{1 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 9 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":306:3 -1
     (nil))
(note 9 6 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_HallSensor_Init (HAL_TIMEx_HallSensor_Init, funcdef_no=329, decl_uid=9441, cgraph_uid=333, symbol_order=332)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 8 n_edges 9 count 8 (    1)


HAL_TIMEx_HallSensor_Init

Dataflow summary:
def_info->table_size = 402, use_info->table_size = 143
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={9d,7u} r1={8d,4u} r2={6d,1u} r3={6d,1u} r7={1d,7u} r12={8d} r13={1d,11u} r14={5d} r15={4d} r16={5d} r17={5d} r18={5d} r19={5d} r20={5d} r21={5d} r22={5d} r23={5d} r24={5d} r25={5d} r26={5d} r27={5d} r28={5d} r29={5d} r30={5d} r31={5d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r53={4d} r54={4d} r55={4d} r56={4d} r57={4d} r58={4d} r59={4d} r60={4d} r61={4d} r62={4d} r63={4d} r64={4d} r65={4d} r66={4d} r67={4d} r68={4d} r69={4d} r70={4d} r71={4d} r72={4d} r73={4d} r74={4d} r75={4d} r76={4d} r77={4d} r78={4d} r79={4d} r80={4d} r81={4d} r82={4d} r83={4d} r84={4d} r85={4d} r86={4d} r87={4d} r88={4d} r89={4d} r90={4d} r91={4d} r92={4d} r93={4d} r94={4d} r95={4d} r96={4d} r97={4d} r98={4d} r99={4d} r100={6d} r101={4d} r102={1d,15u} r103={1d,6u} r104={4d} r105={4d} r106={4d} r113={1d,1u} r119={1d,15u} r120={1d,1u} r121={1d,1u} r122={1d,1u} r124={1d,1u} r125={1d,1u} r126={1d,1u} r127={1d,1u} r128={2d,2u} r129={1d,1u} r130={1d,1u} r131={1d,1u} r132={2d,2u} r133={1d,1u} r134={1d,1u} r136={1d,4u} r137={1d,1u} r138={2d,2u} r139={1d,1u} r140={1d,1u} r141={2d,1u} r142={1d,13u} r143={1d,4u} r146={1d,2u} r149={1d,1u} r151={2d,2u} r152={1d,1u} r156={1d,1u} r159={1d,6u} r161={1d,1u} r165={1d,1u} r168={1d,6u} r181={1d,2u} r182={1d,1u} 
;;    total ref usage 535{400d,135u,0e} in 119{115 regular + 4 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d8(0){ }d16(1){ }d22(2){ }d28(3){ }d29(7){ }d38(13){ }d43(14){ }d52(16){ }d57(17){ }d62(18){ }d67(19){ }d72(20){ }d77(21){ }d82(22){ }d87(23){ }d92(24){ }d97(25){ }d102(26){ }d107(27){ }d112(28){ }d117(29){ }d122(30){ }d127(31){ }d346(102){ }d347(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 6 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 142 143 181 182
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 142 143 181 182
;; live  kill	 100 [cc]
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142 143
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142 143

( 2 )->[3]->( 4 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(7){ }u9(13){ }u10(102){ }u11(103){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142 143
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142
;; lr  def 	 100 [cc] 113 146
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142 143
;; live  gen 	 113 146
;; live  kill	 100 [cc]
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 142 143
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 142 143

( 3 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u16(7){ }u17(13){ }u18(102){ }u19(103){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 142 143
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 142
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 142 143
;; live  gen 	
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142 143
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142 143

( 4 3 )->[5]->( 7 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u24(7){ }u25(13){ }u26(102){ }u27(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142 143
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142 143
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 119 120 121 122 124 125 126 127 128 129 130 131 132 133 134 136 137 138 139 140 141 149 151 152 156 159 161 165 168
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142 143
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 119 120 121 122 124 125 126 127 128 129 130 131 132 133 134 136 137 138 139 140 141 149 151 152 156 159 161 165 168
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 141
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 141

( 2 )->[6]->( 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u129(7){ }u130(13){ }u131(102){ }u132(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 141
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 141
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 141
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 141

( 6 5 )->[7]->( 1 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u133(7){ }u134(13){ }u135(102){ }u136(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 141
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 141
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 141
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 7 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u139(0){ }u140(7){ }u141(13){ }u142(102){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 12 to worklist
  Adding insn 27 to worklist
  Adding insn 23 to worklist
  Adding insn 35 to worklist
  Adding insn 32 to worklist
  Adding insn 167 to worklist
  Adding insn 148 to worklist
  Adding insn 144 to worklist
  Adding insn 140 to worklist
  Adding insn 136 to worklist
  Adding insn 132 to worklist
  Adding insn 128 to worklist
  Adding insn 124 to worklist
  Adding insn 122 to worklist
  Adding insn 120 to worklist
  Adding insn 117 to worklist
  Adding insn 114 to worklist
  Adding insn 109 to worklist
  Adding insn 106 to worklist
  Adding insn 103 to worklist
  Adding insn 100 to worklist
  Adding insn 97 to worklist
  Adding insn 94 to worklist
  Adding insn 91 to worklist
  Adding insn 88 to worklist
  Adding insn 86 to worklist
  Adding insn 84 to worklist
  Adding insn 81 to worklist
  Adding insn 79 to worklist
  Adding insn 77 to worklist
  Adding insn 75 to worklist
  Adding insn 72 to worklist
  Adding insn 70 to worklist
  Adding insn 68 to worklist
  Adding insn 66 to worklist
  Adding insn 63 to worklist
  Adding insn 61 to worklist
  Adding insn 59 to worklist
  Adding insn 56 to worklist
  Adding insn 47 to worklist
  Adding insn 41 to worklist
  Adding insn 157 to worklist
Finished finding needed instructions:
processing block 7 lr out =  0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 156 to worklist
processing block 6 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 141
  Adding insn 6 to worklist
processing block 5 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 141
  Adding insn 5 to worklist
  Adding insn 126 to worklist
  Adding insn 123 to worklist
  Adding insn 174 to worklist
  Adding insn 173 to worklist
  Adding insn 116 to worklist
  Adding insn 113 to worklist
  Adding insn 112 to worklist
  Adding insn 108 to worklist
  Adding insn 96 to worklist
  Adding insn 90 to worklist
  Adding insn 87 to worklist
  Adding insn 172 to worklist
  Adding insn 171 to worklist
  Adding insn 78 to worklist
  Adding insn 170 to worklist
  Adding insn 169 to worklist
  Adding insn 69 to worklist
  Adding insn 65 to worklist
  Adding insn 64 to worklist
  Adding insn 60 to worklist
  Adding insn 58 to worklist
  Adding insn 55 to worklist
  Adding insn 54 to worklist
  Adding insn 53 to worklist
  Adding insn 52 to worklist
  Adding insn 46 to worklist
  Adding insn 45 to worklist
  Adding insn 44 to worklist
  Adding insn 164 to worklist
  Adding insn 39 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142 143
processing block 3 lr out =  0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 142 143
  Adding insn 26 to worklist
processing block 2 lr out =  0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142 143
  Adding insn 11 to worklist
  Adding insn 3 to worklist
  Adding insn 166 to worklist
  Adding insn 165 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 8 n_edges 9 count 8 (    1)

Pass 0 for finding pseudo/allocno costs


  r182 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r181 costs: LO_REGS:2000 HI_REGS:4000 CALLER_SAVE_REGS:4000 EVEN_REG:4000 GENERAL_REGS:4000 VFP_D0_D7_REGS:40000 VFP_LO_REGS:40000 ALL_REGS:40000 MEM:21000
  r168 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:53235
  r165 costs: LO_REGS:0 HI_REGS:3276 CALLER_SAVE_REGS:3276 EVEN_REG:3276 GENERAL_REGS:3276 VFP_D0_D7_REGS:24570 VFP_LO_REGS:24570 ALL_REGS:24570 MEM:16380
  r161 costs: LO_REGS:0 HI_REGS:1638 CALLER_SAVE_REGS:1638 EVEN_REG:1638 GENERAL_REGS:1638 VFP_D0_D7_REGS:23751 VFP_LO_REGS:23751 ALL_REGS:23751 MEM:12285
  r159 costs: LO_REGS:0 HI_REGS:8190 CALLER_SAVE_REGS:8190 EVEN_REG:8190 GENERAL_REGS:8190 VFP_D0_D7_REGS:81081 VFP_LO_REGS:81081 ALL_REGS:81081 MEM:45864
  r156 costs: LO_REGS:0 HI_REGS:1638 CALLER_SAVE_REGS:1638 EVEN_REG:1638 GENERAL_REGS:1638 VFP_D0_D7_REGS:24570 VFP_LO_REGS:24570 ALL_REGS:24570 MEM:16380
  r152 costs: LO_REGS:1638 HI_REGS:3276 CALLER_SAVE_REGS:3276 EVEN_REG:3276 GENERAL_REGS:3276 VFP_D0_D7_REGS:24570 VFP_LO_REGS:24570 ALL_REGS:24570 MEM:16380
  r151 costs: LO_REGS:1638 HI_REGS:1638 CALLER_SAVE_REGS:1638 EVEN_REG:1638 GENERAL_REGS:1638 VFP_D0_D7_REGS:45045 VFP_LO_REGS:45045 ALL_REGS:45045 MEM:25389
  r149 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:12285
  r146 costs: LO_REGS:0 HI_REGS:1638 CALLER_SAVE_REGS:1638 EVEN_REG:1638 GENERAL_REGS:1638 VFP_D0_D7_REGS:36855 VFP_LO_REGS:36855 ALL_REGS:36855 MEM:24570
  r143 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:59140 VFP_LO_REGS:59140 ALL_REGS:59140 MEM:33760
  r142 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:157375 VFP_LO_REGS:157375 ALL_REGS:157375 MEM:94609
  r141 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25710 VFP_LO_REGS:25710 ALL_REGS:25710 MEM:11719
  r140 costs: LO_REGS:0 HI_REGS:1638 CALLER_SAVE_REGS:1638 EVEN_REG:1638 GENERAL_REGS:1638 VFP_D0_D7_REGS:24570 VFP_LO_REGS:24570 ALL_REGS:24570 MEM:16380
  r139 costs: LO_REGS:0 HI_REGS:1638 CALLER_SAVE_REGS:1638 EVEN_REG:1638 GENERAL_REGS:1638 VFP_D0_D7_REGS:24570 VFP_LO_REGS:24570 ALL_REGS:24570 MEM:16380
  r138 costs: LO_REGS:0 HI_REGS:1638 CALLER_SAVE_REGS:1638 EVEN_REG:1638 GENERAL_REGS:1638 VFP_D0_D7_REGS:49140 VFP_LO_REGS:49140 ALL_REGS:49140 MEM:32760
  r137 costs: LO_REGS:0 HI_REGS:1638 CALLER_SAVE_REGS:1638 EVEN_REG:1638 GENERAL_REGS:1638 VFP_D0_D7_REGS:24570 VFP_LO_REGS:24570 ALL_REGS:24570 MEM:16380
  r136 costs: LO_REGS:0 HI_REGS:1638 CALLER_SAVE_REGS:1638 EVEN_REG:1638 GENERAL_REGS:1638 VFP_D0_D7_REGS:61425 VFP_LO_REGS:61425 ALL_REGS:61425 MEM:40950
  r134 costs: LO_REGS:0 HI_REGS:1638 CALLER_SAVE_REGS:1638 EVEN_REG:1638 GENERAL_REGS:1638 VFP_D0_D7_REGS:24570 VFP_LO_REGS:24570 ALL_REGS:24570 MEM:16380
  r133 costs: LO_REGS:0 HI_REGS:1638 CALLER_SAVE_REGS:1638 EVEN_REG:1638 GENERAL_REGS:1638 VFP_D0_D7_REGS:24570 VFP_LO_REGS:24570 ALL_REGS:24570 MEM:16380
  r132 costs: LO_REGS:0 HI_REGS:1638 CALLER_SAVE_REGS:1638 EVEN_REG:1638 GENERAL_REGS:1638 VFP_D0_D7_REGS:49140 VFP_LO_REGS:49140 ALL_REGS:49140 MEM:32760
  r131 costs: LO_REGS:0 HI_REGS:1638 CALLER_SAVE_REGS:1638 EVEN_REG:1638 GENERAL_REGS:1638 VFP_D0_D7_REGS:24570 VFP_LO_REGS:24570 ALL_REGS:24570 MEM:16380
  r130 costs: LO_REGS:0 HI_REGS:1638 CALLER_SAVE_REGS:1638 EVEN_REG:1638 GENERAL_REGS:1638 VFP_D0_D7_REGS:24570 VFP_LO_REGS:24570 ALL_REGS:24570 MEM:16380
  r129 costs: LO_REGS:0 HI_REGS:1638 CALLER_SAVE_REGS:1638 EVEN_REG:1638 GENERAL_REGS:1638 VFP_D0_D7_REGS:24570 VFP_LO_REGS:24570 ALL_REGS:24570 MEM:16380
  r128 costs: LO_REGS:0 HI_REGS:1638 CALLER_SAVE_REGS:1638 EVEN_REG:1638 GENERAL_REGS:1638 VFP_D0_D7_REGS:49140 VFP_LO_REGS:49140 ALL_REGS:49140 MEM:32760
  r127 costs: LO_REGS:0 HI_REGS:1638 CALLER_SAVE_REGS:1638 EVEN_REG:1638 GENERAL_REGS:1638 VFP_D0_D7_REGS:24570 VFP_LO_REGS:24570 ALL_REGS:24570 MEM:16380
  r126 costs: LO_REGS:0 HI_REGS:1638 CALLER_SAVE_REGS:1638 EVEN_REG:1638 GENERAL_REGS:1638 VFP_D0_D7_REGS:24570 VFP_LO_REGS:24570 ALL_REGS:24570 MEM:16380
  r125 costs: LO_REGS:0 HI_REGS:1638 CALLER_SAVE_REGS:1638 EVEN_REG:1638 GENERAL_REGS:1638 VFP_D0_D7_REGS:24570 VFP_LO_REGS:24570 ALL_REGS:24570 MEM:16380
  r124 costs: LO_REGS:0 HI_REGS:1638 CALLER_SAVE_REGS:1638 EVEN_REG:1638 GENERAL_REGS:1638 VFP_D0_D7_REGS:24570 VFP_LO_REGS:24570 ALL_REGS:24570 MEM:16380
  r122 costs: LO_REGS:0 HI_REGS:1638 CALLER_SAVE_REGS:1638 EVEN_REG:1638 GENERAL_REGS:1638 VFP_D0_D7_REGS:24570 VFP_LO_REGS:24570 ALL_REGS:24570 MEM:16380
  r121 costs: LO_REGS:0 HI_REGS:1638 CALLER_SAVE_REGS:1638 EVEN_REG:1638 GENERAL_REGS:1638 VFP_D0_D7_REGS:24570 VFP_LO_REGS:24570 ALL_REGS:24570 MEM:16380
  r120 costs: LO_REGS:0 HI_REGS:1638 CALLER_SAVE_REGS:1638 EVEN_REG:1638 GENERAL_REGS:1638 VFP_D0_D7_REGS:24570 VFP_LO_REGS:24570 ALL_REGS:24570 MEM:16380
  r119 costs: LO_REGS:1638 HI_REGS:3276 CALLER_SAVE_REGS:3276 EVEN_REG:3276 GENERAL_REGS:3276 VFP_D0_D7_REGS:196560 VFP_LO_REGS:196560 ALL_REGS:196560 MEM:131040
  r113 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:10890


Pass 1 for finding pseudo/allocno costs

    r182: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r181: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r180: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r179: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r178: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r177: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r176: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r175: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r174: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r173: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r172: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r171: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r170: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r169: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r168: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r167: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r166: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r165: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r164: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r163: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r162: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r161: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r160: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r159: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r158: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r157: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r156: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r155: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r154: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r153: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r152: preferred LO_REGS, alternative ALL_REGS, allocno ALL_REGS
    r151: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r150: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r149: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r148: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r147: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r146: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r145: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r144: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r143: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r142: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r141: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r140: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r139: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r138: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r137: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r136: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r135: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r134: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r133: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r132: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r131: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r130: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r129: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r128: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r127: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r126: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r125: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r124: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r123: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r122: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r121: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r120: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r119: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r118: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r117: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r116: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r115: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r114: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r113: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r182 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r181 costs: LO_REGS:2000 HI_REGS:6000 CALLER_SAVE_REGS:6000 EVEN_REG:6000 GENERAL_REGS:4000 VFP_D0_D7_REGS:60000 VFP_LO_REGS:60000 ALL_REGS:45000 MEM:40000
  r168 costs: GENERAL_REGS:0 MEM:57330
  r165 costs: LO_REGS:0 HI_REGS:3276 CALLER_SAVE_REGS:3276 EVEN_REG:3276 GENERAL_REGS:3276 VFP_D0_D7_REGS:24570 VFP_LO_REGS:24570 ALL_REGS:24570 MEM:16380
  r161 costs: LO_REGS:0 HI_REGS:1638 CALLER_SAVE_REGS:1638 EVEN_REG:1638 GENERAL_REGS:1638 VFP_D0_D7_REGS:24570 VFP_LO_REGS:24570 ALL_REGS:24570 MEM:16380
  r159 costs: LO_REGS:0 HI_REGS:8190 CALLER_SAVE_REGS:8190 EVEN_REG:8190 GENERAL_REGS:8190 VFP_D0_D7_REGS:85995 VFP_LO_REGS:85995 ALL_REGS:85995 MEM:57330
  r156 costs: LO_REGS:0 HI_REGS:1638 CALLER_SAVE_REGS:1638 EVEN_REG:1638 GENERAL_REGS:1638 VFP_D0_D7_REGS:24570 VFP_LO_REGS:24570 ALL_REGS:24570 MEM:16380
  r152 costs: LO_REGS:1638 HI_REGS:4914 CALLER_SAVE_REGS:4914 EVEN_REG:4914 GENERAL_REGS:3276 VFP_D0_D7_REGS:36855 VFP_LO_REGS:36855 ALL_REGS:24570 MEM:24570
  r151 costs: GENERAL_REGS:1638 VFP_D0_D7_REGS:61425 VFP_LO_REGS:61425 ALL_REGS:49140 MEM:40950
  r149 costs: GENERAL_REGS:0 MEM:16380
  r146 costs: LO_REGS:0 HI_REGS:1638 CALLER_SAVE_REGS:1638 EVEN_REG:1638 GENERAL_REGS:1638 VFP_D0_D7_REGS:36855 VFP_LO_REGS:36855 ALL_REGS:36855 MEM:24570
  r143 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:64140 VFP_LO_REGS:64140 ALL_REGS:64140 MEM:42760
  r142 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:166470 VFP_LO_REGS:166470 ALL_REGS:166470 MEM:110980
  r141 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:44985 VFP_LO_REGS:44985 ALL_REGS:29985 MEM:29990
  r140 costs: LO_REGS:0 HI_REGS:1638 CALLER_SAVE_REGS:1638 EVEN_REG:1638 GENERAL_REGS:1638 VFP_D0_D7_REGS:24570 VFP_LO_REGS:24570 ALL_REGS:24570 MEM:16380
  r139 costs: LO_REGS:0 HI_REGS:1638 CALLER_SAVE_REGS:1638 EVEN_REG:1638 GENERAL_REGS:1638 VFP_D0_D7_REGS:24570 VFP_LO_REGS:24570 ALL_REGS:24570 MEM:16380
  r138 costs: LO_REGS:0 HI_REGS:1638 CALLER_SAVE_REGS:1638 EVEN_REG:1638 GENERAL_REGS:1638 VFP_D0_D7_REGS:49140 VFP_LO_REGS:49140 ALL_REGS:49140 MEM:32760
  r137 costs: LO_REGS:0 HI_REGS:1638 CALLER_SAVE_REGS:1638 EVEN_REG:1638 GENERAL_REGS:1638 VFP_D0_D7_REGS:24570 VFP_LO_REGS:24570 ALL_REGS:24570 MEM:16380
  r136 costs: LO_REGS:0 HI_REGS:1638 CALLER_SAVE_REGS:1638 EVEN_REG:1638 GENERAL_REGS:1638 VFP_D0_D7_REGS:61425 VFP_LO_REGS:61425 ALL_REGS:61425 MEM:40950
  r134 costs: LO_REGS:0 HI_REGS:1638 CALLER_SAVE_REGS:1638 EVEN_REG:1638 GENERAL_REGS:1638 VFP_D0_D7_REGS:24570 VFP_LO_REGS:24570 ALL_REGS:24570 MEM:16380
  r133 costs: LO_REGS:0 HI_REGS:1638 CALLER_SAVE_REGS:1638 EVEN_REG:1638 GENERAL_REGS:1638 VFP_D0_D7_REGS:24570 VFP_LO_REGS:24570 ALL_REGS:24570 MEM:16380
  r132 costs: LO_REGS:0 HI_REGS:1638 CALLER_SAVE_REGS:1638 EVEN_REG:1638 GENERAL_REGS:1638 VFP_D0_D7_REGS:49140 VFP_LO_REGS:49140 ALL_REGS:49140 MEM:32760
  r131 costs: LO_REGS:0 HI_REGS:1638 CALLER_SAVE_REGS:1638 EVEN_REG:1638 GENERAL_REGS:1638 VFP_D0_D7_REGS:24570 VFP_LO_REGS:24570 ALL_REGS:24570 MEM:16380
  r130 costs: LO_REGS:0 HI_REGS:1638 CALLER_SAVE_REGS:1638 EVEN_REG:1638 GENERAL_REGS:1638 VFP_D0_D7_REGS:24570 VFP_LO_REGS:24570 ALL_REGS:24570 MEM:16380
  r129 costs: LO_REGS:0 HI_REGS:1638 CALLER_SAVE_REGS:1638 EVEN_REG:1638 GENERAL_REGS:1638 VFP_D0_D7_REGS:24570 VFP_LO_REGS:24570 ALL_REGS:24570 MEM:16380
  r128 costs: LO_REGS:0 HI_REGS:1638 CALLER_SAVE_REGS:1638 EVEN_REG:1638 GENERAL_REGS:1638 VFP_D0_D7_REGS:49140 VFP_LO_REGS:49140 ALL_REGS:49140 MEM:32760
  r127 costs: LO_REGS:0 HI_REGS:1638 CALLER_SAVE_REGS:1638 EVEN_REG:1638 GENERAL_REGS:1638 VFP_D0_D7_REGS:24570 VFP_LO_REGS:24570 ALL_REGS:24570 MEM:16380
  r126 costs: LO_REGS:0 HI_REGS:1638 CALLER_SAVE_REGS:1638 EVEN_REG:1638 GENERAL_REGS:1638 VFP_D0_D7_REGS:24570 VFP_LO_REGS:24570 ALL_REGS:24570 MEM:16380
  r125 costs: LO_REGS:0 HI_REGS:1638 CALLER_SAVE_REGS:1638 EVEN_REG:1638 GENERAL_REGS:1638 VFP_D0_D7_REGS:24570 VFP_LO_REGS:24570 ALL_REGS:24570 MEM:16380
  r124 costs: LO_REGS:0 HI_REGS:1638 CALLER_SAVE_REGS:1638 EVEN_REG:1638 GENERAL_REGS:1638 VFP_D0_D7_REGS:24570 VFP_LO_REGS:24570 ALL_REGS:24570 MEM:16380
  r122 costs: LO_REGS:0 HI_REGS:1638 CALLER_SAVE_REGS:1638 EVEN_REG:1638 GENERAL_REGS:1638 VFP_D0_D7_REGS:24570 VFP_LO_REGS:24570 ALL_REGS:24570 MEM:16380
  r121 costs: LO_REGS:0 HI_REGS:1638 CALLER_SAVE_REGS:1638 EVEN_REG:1638 GENERAL_REGS:1638 VFP_D0_D7_REGS:24570 VFP_LO_REGS:24570 ALL_REGS:24570 MEM:16380
  r120 costs: LO_REGS:0 HI_REGS:1638 CALLER_SAVE_REGS:1638 EVEN_REG:1638 GENERAL_REGS:1638 VFP_D0_D7_REGS:24570 VFP_LO_REGS:24570 ALL_REGS:24570 MEM:16380
  r119 costs: LO_REGS:1638 HI_REGS:4914 CALLER_SAVE_REGS:4914 EVEN_REG:4914 GENERAL_REGS:3276 VFP_D0_D7_REGS:208845 VFP_LO_REGS:208845 ALL_REGS:196560 MEM:139230
  r113 costs: GENERAL_REGS:0 MEM:10890

;;   ======================================================
;;   -- basic block 2 from 165 to 12 -- before reload
;;   ======================================================

;;	  0--> b  0: i   9 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  10 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 165 r181=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i 166 r182=r1                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i   3 r143=r182                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  11 r142=r181                               :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  12 {pc={(r181==0)?L162:pc};clobber cc;}    :cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 9
;;   new tail = 12

;;   ======================================================
;;   -- basic block 3 from 14 to 27 -- before reload
;;   ======================================================

;;	  0--> b  0: i  14 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  15 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  16 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  17 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  18 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  19 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  20 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  21 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  23 r146=zxn([r142+0x3d])                   :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  26 r113=r146&0xff                          :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  27 {pc={(r146!=0)?L36:pc};clobber cc;}     :cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 14
;;   new tail = 27

;;   ======================================================
;;   -- basic block 4 from 29 to 35 -- before reload
;;   ======================================================

;;	  0--> b  0: i  29 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  32 [r142+0x3c]=r113#0                      :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  33 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  35 {call [`HAL_TIMEx_HallSensor_MspInit'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 29
;;   new tail = 35

;;   ======================================================
;;   -- basic block 5 from 38 to 167 -- before reload
;;   ======================================================

;;	  0--> b  0: i  38 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 164 r151=r142                               :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  39 r149=0x2                                :cortex_m4_ex:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  2--> b  0: i  41 [r142+0x3d]=r149#0                      :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  42 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  44 r152=[r151++]                           :cortex_m4_a,cortex_m4_b:GENERAL_REGS+2(1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  45 r1=r151                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  46 r0=r152                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  47 {call [`TIM_Base_SetConfig'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  48 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  52 r3=[r143+0x8]                           :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  54 r1=[r143]                               :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  55 r0=[r142]                               :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  53 r2=0x3                                  :cortex_m4_ex:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	 12--> b  0: i  56 {call [`TIM_TI1_SetConfig'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+0(-4)VFP_LO_REGS+0(0)
;;	 12--> b  0: i  57 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 13--> b  0: i  58 r119=[r142]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 14--> b  0: i  64 r156=[r143+0x4]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 15--> b  0: i  59 r120=[r119+0x18]                        :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	 16--> b  0: i 108 r165=[r143+0xc]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 17--> b  0: i  60 r121=r120&0xfffffffffffffff3            :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	 18--> b  0: i  61 [r119+0x18]=r121                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 18--> b  0: i  62 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 19--> b  0: i  63 r122=[r119+0x18]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 21--> b  0: i  65 r124=r122|r156                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 22--> b  0: i  66 [r119+0x18]=r124                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 22--> b  0: i  67 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 23--> b  0: i  68 r125=[r119+0x4]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 24--> b  0: i  90 r159=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 25--> b  0: i  69 r126=r125|0x80                          :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	 26--> b  0: i  70 [r119+0x4]=r126                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 26--> b  0: i  71 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 27--> b  0: i 109 [sfp-0x18]=r165                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 28--> b  0: i  72 r127=[r119+0x8]                         :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	 29--> b  0: i 112 r1=sfp-0x1c                             :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 30--> b  0: i 169 r128=r127&0xffffffffffcfffff            :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	 31--> b  0: i 170 r128=r128&0xffffffffffffff8f            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 32--> b  0: i  75 [r119+0x8]=r128                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 32--> b  0: i  76 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 33--> b  0: i  77 r129=[r119+0x8]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 35--> b  0: i  78 r130=r129|0x40                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 36--> b  0: i  79 [r119+0x8]=r130                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 36--> b  0: i  80 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 37--> b  0: i  81 r131=[r119+0x8]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 39--> b  0: i 171 r132=r131&0xfffffffffffeffff            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 40--> b  0: i 172 r132=r132&0xfffffffffffffff8            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 41--> b  0: i  84 [r119+0x8]=r132                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 41--> b  0: i  85 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 42--> b  0: i  86 r133=[r119+0x8]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 44--> b  0: i  87 r134=r133|0x4                           :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 45--> b  0: i  88 [r119+0x8]=r134                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 45--> b  0: i  89 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 46--> b  0: i  96 r161=0x70                               :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 47--> b  0: i 113 r0=r119                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 48--> b  0: i  91 [sfp-0xc]=r159                          :cortex_m4_a:@GENERAL_REGS+0(0)@VFP_LO_REGS+0(0)
;;	 48--> b  0: i  92 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 49--> b  0: i  94 [sfp-0x8]=r159                          :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 49--> b  0: i  95 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 50--> b  0: i  97 [sfp-0x1c]=r161                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 50--> b  0: i  98 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 51--> b  0: i 100 [sfp-0x4]=r159                          :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 51--> b  0: i 101 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 52--> b  0: i 103 [sfp-0x10]=r159                         :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 52--> b  0: i 104 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 53--> b  0: i 106 [sfp-0x14]=r159                         :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 53--> b  0: i 107 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 53--> b  0: i 110 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 54--> b  0: i 114 {call [`TIM_OC2_SetConfig'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	 54--> b  0: i 115 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 55--> b  0: i 116 r136=[r142]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 56--> b  0: i 126 r168=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 57--> b  0: i 117 r137=[r136+0x4]                         :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	 58--> b  0: i   5 r141=r159                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 59--> b  0: i 173 r138=r137&0xfffffffffdffffff            :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	 60--> b  0: i 174 r138=r138&0xffffffffffffff8f            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 61--> b  0: i 120 [r136+0x4]=r138                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 61--> b  0: i 121 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 62--> b  0: i 122 r139=[r136+0x4]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 64--> b  0: i 123 r140=r139|0x50                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 65--> b  0: i 124 [r136+0x4]=r140                         :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	 65--> b  0: i 125 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 66--> b  0: i 128 [r142+0x48]=r168#0                      :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 66--> b  0: i 129 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 67--> b  0: i 132 [r142+0x3e]=r168#0                      :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 67--> b  0: i 133 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 68--> b  0: i 136 [r142+0x3f]=r168#0                      :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 68--> b  0: i 137 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 69--> b  0: i 140 [r142+0x44]=r168#0                      :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 69--> b  0: i 141 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 70--> b  0: i 144 [r142+0x45]=r168#0                      :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 70--> b  0: i 145 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 71--> b  0: i 148 [r142+0x3d]=r168#0                      :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	 71--> b  0: i 149 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 72--> b  0: i 167 pc=L150                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 72
;;   new head = 38
;;   new tail = 167

;;   ======================================================
;;   -- basic block 6 from 6 to 6 -- before reload
;;   ======================================================

;;	  0--> b  0: i   6 r141=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 6
;;   new tail = 6

;;   ======================================================
;;   -- basic block 7 from 156 to 157 -- before reload
;;   ======================================================

;;	  0--> b  0: i 156 r0=r141                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 157 use r0                                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 156
;;   new tail = 157


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_HallSensor_Init

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={9d,7u} r1={8d,4u} r2={6d,1u} r3={6d,1u} r7={1d,7u} r12={8d} r13={1d,11u} r14={5d} r15={4d} r16={5d} r17={5d} r18={5d} r19={5d} r20={5d} r21={5d} r22={5d} r23={5d} r24={5d} r25={5d} r26={5d} r27={5d} r28={5d} r29={5d} r30={5d} r31={5d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r53={4d} r54={4d} r55={4d} r56={4d} r57={4d} r58={4d} r59={4d} r60={4d} r61={4d} r62={4d} r63={4d} r64={4d} r65={4d} r66={4d} r67={4d} r68={4d} r69={4d} r70={4d} r71={4d} r72={4d} r73={4d} r74={4d} r75={4d} r76={4d} r77={4d} r78={4d} r79={4d} r80={4d} r81={4d} r82={4d} r83={4d} r84={4d} r85={4d} r86={4d} r87={4d} r88={4d} r89={4d} r90={4d} r91={4d} r92={4d} r93={4d} r94={4d} r95={4d} r96={4d} r97={4d} r98={4d} r99={4d} r100={6d} r101={4d} r102={1d,15u} r103={1d,6u} r104={4d} r105={4d} r106={4d} r113={1d,1u} r119={1d,15u} r120={1d,1u} r121={1d,1u} r122={1d,1u} r124={1d,1u} r125={1d,1u} r126={1d,1u} r127={1d,1u} r128={2d,2u} r129={1d,1u} r130={1d,1u} r131={1d,1u} r132={2d,2u} r133={1d,1u} r134={1d,1u} r136={1d,4u} r137={1d,1u} r138={2d,2u} r139={1d,1u} r140={1d,1u} r141={2d,1u} r142={1d,13u} r143={1d,4u} r146={1d,2u} r149={1d,1u} r151={2d,2u} r152={1d,1u} r156={1d,1u} r159={1d,6u} r161={1d,1u} r165={1d,1u} r168={1d,6u} r181={1d,2u} r182={1d,1u} 
;;    total ref usage 535{400d,135u,0e} in 119{115 regular + 4 call} insns.
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 7 4 2 NOTE_INSN_DELETED)
(note 4 2 9 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 9 4 10 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":159:3 -1
     (nil))
(debug_insn 10 9 165 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":162:3 -1
     (nil))
(insn 165 10 166 2 (set (reg:SI 181)
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":158:1 728 {*thumb2_movsi_vfp}
     (nil))
(insn 166 165 3 2 (set (reg:SI 182)
        (reg:SI 1 r1 [ sConfig ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":158:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ sConfig ])
        (nil)))
(insn 3 166 11 2 (set (reg/v/f:SI 143 [ sConfig ])
        (reg:SI 182)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":158:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 182)
        (nil)))
(insn 11 3 12 2 (set (reg/v/f:SI 142 [ htim ])
        (reg:SI 181)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":162:6 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 12 11 13 2 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 181)
                        (const_int 0 [0]))
                    (label_ref:SI 162)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":162:6 1024 {*thumb2_cbz}
     (expr_list:REG_DEAD (reg:SI 181)
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 194239900 (nil))))
 -> 162)
(note 13 12 25 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 25 13 14 3 NOTE_INSN_DELETED)
(debug_insn 14 25 15 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":168:3 -1
     (nil))
(debug_insn 15 14 16 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":169:3 -1
     (nil))
(debug_insn 16 15 17 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":170:3 -1
     (nil))
(debug_insn 17 16 18 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":171:3 -1
     (nil))
(debug_insn 18 17 19 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":172:3 -1
     (nil))
(debug_insn 19 18 20 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":173:3 -1
     (nil))
(debug_insn 20 19 21 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":174:3 -1
     (nil))
(debug_insn 21 20 23 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":176:3 -1
     (nil))
(insn 23 21 26 3 (set (reg:SI 146 [ htim_32(D)->State ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 142 [ htim ])
                    (const_int 61 [0x3d])) [0 htim_32(D)->State+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":176:11 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 26 23 27 3 (set (reg:SI 113 [ _1 ])
        (and:SI (reg:SI 146 [ htim_32(D)->State ])
            (const_int 255 [0xff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":176:6 90 {*arm_andsi3_insn}
     (nil))
(jump_insn 27 26 28 3 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 146 [ htim_32(D)->State ])
                        (const_int 0 [0]))
                    (label_ref 36)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":176:6 1025 {*thumb2_cbnz}
     (expr_list:REG_DEAD (reg:SI 146 [ htim_32(D)->State ])
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 719407028 (nil))))
 -> 36)
(note 28 27 29 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 29 28 32 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":179:5 -1
     (nil))
(insn 32 29 33 4 (set (mem:QI (plus:SI (reg/v/f:SI 142 [ htim ])
                (const_int 60 [0x3c])) [0 htim_32(D)->Lock+0 S1 A32])
        (subreg:QI (reg:SI 113 [ _1 ]) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":179:16 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(debug_insn 33 32 35 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":193:5 -1
     (nil))
(call_insn 35 33 36 4 (parallel [
            (call (mem:SI (symbol_ref/i:SI ("HAL_TIMEx_HallSensor_MspInit") [flags 0x3]  <function_decl 0000000006be4b00 HAL_TIMEx_HallSensor_MspInit>) [0 HAL_TIMEx_HallSensor_MspInit S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":193:5 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref/i:SI ("HAL_TIMEx_HallSensor_MspInit") [flags 0x3]  <function_decl 0000000006be4b00 HAL_TIMEx_HallSensor_MspInit>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(code_label 36 35 37 5 25 (nil) [1 uses])
(note 37 36 49 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(note 49 37 50 5 NOTE_INSN_DELETED)
(note 50 49 51 5 NOTE_INSN_DELETED)
(note 51 50 73 5 NOTE_INSN_DELETED)
(note 73 51 82 5 NOTE_INSN_DELETED)
(note 82 73 111 5 NOTE_INSN_DELETED)
(note 111 82 118 5 NOTE_INSN_DELETED)
(note 118 111 38 5 NOTE_INSN_DELETED)
(debug_insn 38 118 164 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":198:3 -1
     (nil))
(insn 164 38 39 5 (set (reg/f:SI 151)
        (reg/v/f:SI 142 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":201:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 39 164 41 5 (set (reg:SI 149)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":198:15 728 {*thumb2_movsi_vfp}
     (nil))
(insn 41 39 42 5 (set (mem/v:QI (plus:SI (reg/v/f:SI 142 [ htim ])
                (const_int 61 [0x3d])) [0 htim_32(D)->State+0 S1 A8])
        (subreg:QI (reg:SI 149) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":198:15 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 149)
        (nil)))
(debug_insn 42 41 44 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":201:3 -1
     (nil))
(insn 44 42 45 5 (set (reg/f:SI 152 [ htim_32(D)->Instance ])
        (mem/f:SI (post_inc:SI (reg/f:SI 151)) [3 htim_32(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":201:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_INC (reg/f:SI 151)
        (nil)))
(insn 45 44 46 5 (set (reg:SI 1 r1)
        (reg/f:SI 151)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":201:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 151)
        (nil)))
(insn 46 45 47 5 (set (reg:SI 0 r0)
        (reg/f:SI 152 [ htim_32(D)->Instance ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":201:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 152 [ htim_32(D)->Instance ])
        (nil)))
(call_insn 47 46 48 5 (parallel [
            (call (mem:SI (symbol_ref:SI ("TIM_Base_SetConfig") [flags 0x41]  <function_decl 0000000006bc6a00 TIM_Base_SetConfig>) [0 TIM_Base_SetConfig S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":201:3 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("TIM_Base_SetConfig") [flags 0x41]  <function_decl 0000000006bc6a00 TIM_Base_SetConfig>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 48 47 52 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":204:3 -1
     (nil))
(insn 52 48 54 5 (set (reg:SI 3 r3)
        (mem:SI (plus:SI (reg/v/f:SI 143 [ sConfig ])
                (const_int 8 [0x8])) [1 sConfig_38(D)->IC1Filter+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":204:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 54 52 55 5 (set (reg:SI 1 r1)
        (mem:SI (reg/v/f:SI 143 [ sConfig ]) [1 sConfig_38(D)->IC1Polarity+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":204:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 55 54 53 5 (set (reg:SI 0 r0)
        (mem/f:SI (reg/v/f:SI 142 [ htim ]) [3 htim_32(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":204:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 53 55 56 5 (set (reg:SI 2 r2)
        (const_int 3 [0x3])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":204:3 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 56 53 57 5 (parallel [
            (call (mem:SI (symbol_ref:SI ("TIM_TI1_SetConfig") [flags 0x41]  <function_decl 0000000006bc6b00 TIM_TI1_SetConfig>) [0 TIM_TI1_SetConfig S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":204:3 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_CALL_DECL (symbol_ref:SI ("TIM_TI1_SetConfig") [flags 0x41]  <function_decl 0000000006bc6b00 TIM_TI1_SetConfig>)
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (nil)))))))
(debug_insn 57 56 58 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":207:3 -1
     (nil))
(insn 58 57 64 5 (set (reg/f:SI 119 [ _7 ])
        (mem/f:SI (reg/v/f:SI 142 [ htim ]) [3 htim_32(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":207:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 64 58 59 5 (set (reg:SI 156 [ sConfig_38(D)->IC1Prescaler ])
        (mem:SI (plus:SI (reg/v/f:SI 143 [ sConfig ])
                (const_int 4 [0x4])) [1 sConfig_38(D)->IC1Prescaler+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":209:25 728 {*thumb2_movsi_vfp}
     (nil))
(insn 59 64 108 5 (set (reg:SI 120 [ _8 ])
        (mem/v:SI (plus:SI (reg/f:SI 119 [ _7 ])
                (const_int 24 [0x18])) [1 _7->CCMR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":207:25 728 {*thumb2_movsi_vfp}
     (nil))
(insn 108 59 60 5 (set (reg:SI 165 [ sConfig_38(D)->Commutation_Delay ])
        (mem:SI (plus:SI (reg/v/f:SI 143 [ sConfig ])
                (const_int 12 [0xc])) [1 sConfig_38(D)->Commutation_Delay+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":229:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 143 [ sConfig ])
        (nil)))
(insn 60 108 61 5 (set (reg:SI 121 [ _9 ])
        (and:SI (reg:SI 120 [ _8 ])
            (const_int -13 [0xfffffffffffffff3]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":207:25 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 120 [ _8 ])
        (nil)))
(insn 61 60 62 5 (set (mem/v:SI (plus:SI (reg/f:SI 119 [ _7 ])
                (const_int 24 [0x18])) [1 _7->CCMR1+0 S4 A32])
        (reg:SI 121 [ _9 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":207:25 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 121 [ _9 ])
        (nil)))
(debug_insn 62 61 63 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":209:3 -1
     (nil))
(insn 63 62 65 5 (set (reg:SI 122 [ _10 ])
        (mem/v:SI (plus:SI (reg/f:SI 119 [ _7 ])
                (const_int 24 [0x18])) [1 _7->CCMR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":209:25 728 {*thumb2_movsi_vfp}
     (nil))
(insn 65 63 66 5 (set (reg:SI 124 [ _12 ])
        (ior:SI (reg:SI 122 [ _10 ])
            (reg:SI 156 [ sConfig_38(D)->IC1Prescaler ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":209:25 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 156 [ sConfig_38(D)->IC1Prescaler ])
        (expr_list:REG_DEAD (reg:SI 122 [ _10 ])
            (nil))))
(insn 66 65 67 5 (set (mem/v:SI (plus:SI (reg/f:SI 119 [ _7 ])
                (const_int 24 [0x18])) [1 _7->CCMR1+0 S4 A32])
        (reg:SI 124 [ _12 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":209:25 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 124 [ _12 ])
        (nil)))
(debug_insn 67 66 68 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":212:3 -1
     (nil))
(insn 68 67 90 5 (set (reg:SI 125 [ _13 ])
        (mem/v:SI (plus:SI (reg/f:SI 119 [ _7 ])
                (const_int 4 [0x4])) [1 _7->CR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":212:23 728 {*thumb2_movsi_vfp}
     (nil))
(insn 90 68 69 5 (set (reg:SI 159)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":223:24 728 {*thumb2_movsi_vfp}
     (nil))
(insn 69 90 70 5 (set (reg:SI 126 [ _14 ])
        (ior:SI (reg:SI 125 [ _13 ])
            (const_int 128 [0x80]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":212:23 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 125 [ _13 ])
        (nil)))
(insn 70 69 71 5 (set (mem/v:SI (plus:SI (reg/f:SI 119 [ _7 ])
                (const_int 4 [0x4])) [1 _7->CR2+0 S4 A32])
        (reg:SI 126 [ _14 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":212:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 126 [ _14 ])
        (nil)))
(debug_insn 71 70 109 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":215:3 -1
     (nil))
(insn 109 71 72 5 (set (mem/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -24 [0xffffffffffffffe8])) [1 OC_Config.Pulse+0 S4 A32])
        (reg:SI 165 [ sConfig_38(D)->Commutation_Delay ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":229:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 165 [ sConfig_38(D)->Commutation_Delay ])
        (nil)))
(insn 72 109 112 5 (set (reg:SI 127 [ _15 ])
        (mem/v:SI (plus:SI (reg/f:SI 119 [ _7 ])
                (const_int 8 [0x8])) [1 _7->SMCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":215:24 728 {*thumb2_movsi_vfp}
     (nil))
(insn 112 72 169 5 (set (reg:SI 1 r1)
        (plus:SI (reg/f:SI 102 sfp)
            (const_int -28 [0xffffffffffffffe4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":231:3 7 {*arm_addsi3}
     (nil))
(insn 169 112 170 5 (set (reg:SI 128 [ _16 ])
        (and:SI (reg:SI 127 [ _15 ])
            (const_int -3145729 [0xffffffffffcfffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":215:24 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 127 [ _15 ])
        (nil)))
(insn 170 169 75 5 (set (reg:SI 128 [ _16 ])
        (and:SI (reg:SI 128 [ _16 ])
            (const_int -113 [0xffffffffffffff8f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":215:24 90 {*arm_andsi3_insn}
     (nil))
(insn 75 170 76 5 (set (mem/v:SI (plus:SI (reg/f:SI 119 [ _7 ])
                (const_int 8 [0x8])) [1 _7->SMCR+0 S4 A32])
        (reg:SI 128 [ _16 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":215:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 128 [ _16 ])
        (nil)))
(debug_insn 76 75 77 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":216:3 -1
     (nil))
(insn 77 76 78 5 (set (reg:SI 129 [ _17 ])
        (mem/v:SI (plus:SI (reg/f:SI 119 [ _7 ])
                (const_int 8 [0x8])) [1 _7->SMCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":216:24 728 {*thumb2_movsi_vfp}
     (nil))
(insn 78 77 79 5 (set (reg:SI 130 [ _18 ])
        (ior:SI (reg:SI 129 [ _17 ])
            (const_int 64 [0x40]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":216:24 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 129 [ _17 ])
        (nil)))
(insn 79 78 80 5 (set (mem/v:SI (plus:SI (reg/f:SI 119 [ _7 ])
                (const_int 8 [0x8])) [1 _7->SMCR+0 S4 A32])
        (reg:SI 130 [ _18 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":216:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 130 [ _18 ])
        (nil)))
(debug_insn 80 79 81 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":219:3 -1
     (nil))
(insn 81 80 171 5 (set (reg:SI 131 [ _19 ])
        (mem/v:SI (plus:SI (reg/f:SI 119 [ _7 ])
                (const_int 8 [0x8])) [1 _7->SMCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":219:24 728 {*thumb2_movsi_vfp}
     (nil))
(insn 171 81 172 5 (set (reg:SI 132 [ _20 ])
        (and:SI (reg:SI 131 [ _19 ])
            (const_int -65537 [0xfffffffffffeffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":219:24 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 131 [ _19 ])
        (nil)))
(insn 172 171 84 5 (set (reg:SI 132 [ _20 ])
        (and:SI (reg:SI 132 [ _20 ])
            (const_int -8 [0xfffffffffffffff8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":219:24 90 {*arm_andsi3_insn}
     (nil))
(insn 84 172 85 5 (set (mem/v:SI (plus:SI (reg/f:SI 119 [ _7 ])
                (const_int 8 [0x8])) [1 _7->SMCR+0 S4 A32])
        (reg:SI 132 [ _20 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":219:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 132 [ _20 ])
        (nil)))
(debug_insn 85 84 86 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":220:3 -1
     (nil))
(insn 86 85 87 5 (set (reg:SI 133 [ _21 ])
        (mem/v:SI (plus:SI (reg/f:SI 119 [ _7 ])
                (const_int 8 [0x8])) [1 _7->SMCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":220:24 728 {*thumb2_movsi_vfp}
     (nil))
(insn 87 86 88 5 (set (reg:SI 134 [ _22 ])
        (ior:SI (reg:SI 133 [ _21 ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":220:24 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 133 [ _21 ])
        (nil)))
(insn 88 87 89 5 (set (mem/v:SI (plus:SI (reg/f:SI 119 [ _7 ])
                (const_int 8 [0x8])) [1 _7->SMCR+0 S4 A32])
        (reg:SI 134 [ _22 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":220:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 134 [ _22 ])
        (nil)))
(debug_insn 89 88 96 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":223:3 -1
     (nil))
(insn 96 89 113 5 (set (reg:SI 161)
        (const_int 112 [0x70])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":225:20 728 {*thumb2_movsi_vfp}
     (nil))
(insn 113 96 91 5 (set (reg:SI 0 r0)
        (reg/f:SI 119 [ _7 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":231:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 119 [ _7 ])
        (nil)))
(insn 91 113 92 5 (set (mem/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -12 [0xfffffffffffffff4])) [1 OC_Config.OCFastMode+0 S4 A32])
        (reg:SI 159)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":223:24 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 92 91 94 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":224:3 -1
     (nil))
(insn 94 92 95 5 (set (mem/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -8 [0xfffffffffffffff8])) [1 OC_Config.OCIdleState+0 S4 A32])
        (reg:SI 159)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":224:25 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 95 94 97 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":225:3 -1
     (nil))
(insn 97 95 98 5 (set (mem/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -28 [0xffffffffffffffe4])) [1 OC_Config.OCMode+0 S4 A32])
        (reg:SI 161)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":225:20 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 161)
        (nil)))
(debug_insn 98 97 100 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":226:3 -1
     (nil))
(insn 100 98 101 5 (set (mem/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -4 [0xfffffffffffffffc])) [1 OC_Config.OCNIdleState+0 S4 A32])
        (reg:SI 159)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":226:26 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 101 100 103 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":227:3 -1
     (nil))
(insn 103 101 104 5 (set (mem/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -16 [0xfffffffffffffff0])) [1 OC_Config.OCNPolarity+0 S4 A32])
        (reg:SI 159)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":227:25 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 104 103 106 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":228:3 -1
     (nil))
(insn 106 104 107 5 (set (mem/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -20 [0xffffffffffffffec])) [1 OC_Config.OCPolarity+0 S4 A32])
        (reg:SI 159)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":228:24 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 107 106 110 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":229:3 -1
     (nil))
(debug_insn 110 107 114 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":231:3 -1
     (nil))
(call_insn 114 110 115 5 (parallel [
            (call (mem:SI (symbol_ref:SI ("TIM_OC2_SetConfig") [flags 0x41]  <function_decl 0000000006bc6c00 TIM_OC2_SetConfig>) [0 TIM_OC2_SetConfig S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":231:3 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("TIM_OC2_SetConfig") [flags 0x41]  <function_decl 0000000006bc6c00 TIM_OC2_SetConfig>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 115 114 116 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":235:3 -1
     (nil))
(insn 116 115 126 5 (set (reg/f:SI 136 [ _24 ])
        (mem/f:SI (reg/v/f:SI 142 [ htim ]) [3 htim_32(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":235:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 126 116 117 5 (set (reg:SI 168)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":239:23 728 {*thumb2_movsi_vfp}
     (nil))
(insn 117 126 5 5 (set (reg:SI 137 [ _25 ])
        (mem/v:SI (plus:SI (reg/f:SI 136 [ _24 ])
                (const_int 4 [0x4])) [1 _24->CR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":235:23 728 {*thumb2_movsi_vfp}
     (nil))
(insn 5 117 173 5 (set (reg:SI 141 [ <retval> ])
        (reg:SI 159)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":250:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 159)
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
(insn 173 5 174 5 (set (reg:SI 138 [ _26 ])
        (and:SI (reg:SI 137 [ _25 ])
            (const_int -33554433 [0xfffffffffdffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":235:23 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 137 [ _25 ])
        (nil)))
(insn 174 173 120 5 (set (reg:SI 138 [ _26 ])
        (and:SI (reg:SI 138 [ _26 ])
            (const_int -113 [0xffffffffffffff8f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":235:23 90 {*arm_andsi3_insn}
     (nil))
(insn 120 174 121 5 (set (mem/v:SI (plus:SI (reg/f:SI 136 [ _24 ])
                (const_int 4 [0x4])) [1 _24->CR2+0 S4 A32])
        (reg:SI 138 [ _26 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":235:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 138 [ _26 ])
        (nil)))
(debug_insn 121 120 122 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":236:3 -1
     (nil))
(insn 122 121 123 5 (set (reg:SI 139 [ _27 ])
        (mem/v:SI (plus:SI (reg/f:SI 136 [ _24 ])
                (const_int 4 [0x4])) [1 _24->CR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":236:23 728 {*thumb2_movsi_vfp}
     (nil))
(insn 123 122 124 5 (set (reg:SI 140 [ _28 ])
        (ior:SI (reg:SI 139 [ _27 ])
            (const_int 80 [0x50]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":236:23 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 139 [ _27 ])
        (nil)))
(insn 124 123 125 5 (set (mem/v:SI (plus:SI (reg/f:SI 136 [ _24 ])
                (const_int 4 [0x4])) [1 _24->CR2+0 S4 A32])
        (reg:SI 140 [ _28 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":236:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 140 [ _28 ])
        (expr_list:REG_DEAD (reg/f:SI 136 [ _24 ])
            (nil))))
(debug_insn 125 124 128 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":239:3 -1
     (nil))
(insn 128 125 129 5 (set (mem/v:QI (plus:SI (reg/v/f:SI 142 [ htim ])
                (const_int 72 [0x48])) [0 htim_32(D)->DMABurstState+0 S1 A32])
        (subreg:QI (reg:SI 168) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":239:23 263 {*arm_movqi_insn}
     (nil))
(debug_insn 129 128 132 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":242:3 -1
     (nil))
(insn 132 129 133 5 (set (mem/v:QI (plus:SI (reg/v/f:SI 142 [ htim ])
                (const_int 62 [0x3e])) [0 htim_32(D)->ChannelState[0]+0 S1 A16])
        (subreg:QI (reg:SI 168) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":242:3 263 {*arm_movqi_insn}
     (nil))
(debug_insn 133 132 136 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":243:3 -1
     (nil))
(insn 136 133 137 5 (set (mem/v:QI (plus:SI (reg/v/f:SI 142 [ htim ])
                (const_int 63 [0x3f])) [0 htim_32(D)->ChannelState[1]+0 S1 A8])
        (subreg:QI (reg:SI 168) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":243:3 263 {*arm_movqi_insn}
     (nil))
(debug_insn 137 136 140 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":244:3 -1
     (nil))
(insn 140 137 141 5 (set (mem/v:QI (plus:SI (reg/v/f:SI 142 [ htim ])
                (const_int 68 [0x44])) [0 htim_32(D)->ChannelNState[0]+0 S1 A32])
        (subreg:QI (reg:SI 168) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":244:3 263 {*arm_movqi_insn}
     (nil))
(debug_insn 141 140 144 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":245:3 -1
     (nil))
(insn 144 141 145 5 (set (mem/v:QI (plus:SI (reg/v/f:SI 142 [ htim ])
                (const_int 69 [0x45])) [0 htim_32(D)->ChannelNState[1]+0 S1 A8])
        (subreg:QI (reg:SI 168) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":245:3 263 {*arm_movqi_insn}
     (nil))
(debug_insn 145 144 148 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":248:3 -1
     (nil))
(insn 148 145 149 5 (set (mem/v:QI (plus:SI (reg/v/f:SI 142 [ htim ])
                (const_int 61 [0x3d])) [0 htim_32(D)->State+0 S1 A8])
        (subreg:QI (reg:SI 168) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":248:15 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 168)
        (expr_list:REG_DEAD (reg/v/f:SI 142 [ htim ])
            (nil))))
(debug_insn 149 148 167 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":250:3 -1
     (nil))
(jump_insn 167 149 168 5 (set (pc)
        (label_ref 150)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":250:10 284 {*arm_jump}
     (nil)
 -> 150)
(barrier 168 167 162)
(code_label 162 168 161 6 26 (nil) [1 uses])
(note 161 162 6 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 6 161 150 6 (set (reg:SI 141 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":164:12 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 150 6 151 7 24 (nil) [1 uses])
(note 151 150 156 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 156 151 157 7 (set (reg/i:SI 0 r0)
        (reg:SI 141 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":251:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 141 [ <retval> ])
        (nil)))
(insn 157 156 175 7 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":251:1 -1
     (nil))
(note 175 157 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_HallSensor_MspDeInit (HAL_TIMEx_HallSensor_MspDeInit, funcdef_no=399, decl_uid=9447, cgraph_uid=336, symbol_order=335)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs




Pass 1 for finding pseudo/allocno costs

    r113: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS


;;   ======================================================
;;   -- basic block 2 from 6 to 8 -- before reload
;;   ======================================================

;;	  0--> b  0: i   6 loc entry_value                         :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   7 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   8 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 6
;;   new tail = 8


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_HallSensor_MspDeInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} 
;;    total ref usage 32{25d,7u,0e} in 3{3 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (var_location:SI htim (entry_value:SI (reg:SI 0 r0 [ htim ]))) -1
     (nil))
(debug_insn 7 6 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":306:3 -1
     (nil))
(debug_insn 8 7 11 2 (var_location:SI htim (clobber (const_int 0 [0]))) -1
     (nil))
(note 11 8 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_HallSensor_DeInit (HAL_TIMEx_HallSensor_DeInit, funcdef_no=330, decl_uid=9443, cgraph_uid=334, symbol_order=333)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs


  r143 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r128 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 MEM:85000
  r126 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:14500 VFP_LO_REGS:14500 ALL_REGS:14500 MEM:7500
  r124 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:29000 VFP_LO_REGS:29000 ALL_REGS:29000 MEM:15000
  r122 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:15000
  r121 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:160000 VFP_LO_REGS:160000 ALL_REGS:160000 MEM:101000
  r119 costs: LO_REGS:0 HI_REGS:500 CALLER_SAVE_REGS:500 EVEN_REG:500 GENERAL_REGS:500 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r118 costs: LO_REGS:0 HI_REGS:500 CALLER_SAVE_REGS:500 EVEN_REG:500 GENERAL_REGS:500 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r116 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r114 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:45000 MEM:30000


Pass 1 for finding pseudo/allocno costs

    r143: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r142: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r141: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r140: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r139: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r138: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r137: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r136: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r135: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r134: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r133: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r132: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r131: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r130: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r129: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r128: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r127: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r126: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r125: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r124: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r123: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r122: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r121: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r120: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r119: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r118: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r116: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r143 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r128 costs: GENERAL_REGS:2000 MEM:100000
  r126 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r124 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r122 costs: GENERAL_REGS:0 MEM:20000
  r121 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:180000 VFP_LO_REGS:180000 ALL_REGS:165000 MEM:120000
  r119 costs: LO_REGS:0 HI_REGS:500 CALLER_SAVE_REGS:500 EVEN_REG:500 GENERAL_REGS:500 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r118 costs: LO_REGS:0 HI_REGS:500 CALLER_SAVE_REGS:500 EVEN_REG:500 GENERAL_REGS:500 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r116 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r114 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:45000 MEM:30000

;;   ======================================================
;;   -- basic block 2 from 75 to 18 -- before reload
;;   ======================================================

;;	  0--> b  0: i   6 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   7 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  75 r143=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i   2 r121=r143                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i   8 r122=0x2                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  13 r113=[r121]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  10 [r121+0x3d]=r122#0                      :cortex_m4_a:@GENERAL_REGS+0(-1)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i  11 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  12 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  14 r114=[r113+0x20]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  15 r124=0x1111                             :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  17 {cc=cmp(r114&r124,0);clobber scratch;}  :cortex_m4_ex:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  18 pc={(cc!=0)?L31:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 8
;;   new head = 6
;;   new tail = 18

;;   ======================================================
;;   -- basic block 3 from 20 to 25 -- before reload
;;   ======================================================

;;	  0--> b  0: i  20 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  21 r116=[r113+0x20]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  22 r126=0x4444                             :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  24 {cc=cmp(r116&r126,0);clobber scratch;}  :cortex_m4_ex:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  25 pc={(cc!=0)?L31:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 20
;;   new tail = 25

;;   ======================================================
;;   -- basic block 4 from 27 to 30 -- before reload
;;   ======================================================

;;	  0--> b  0: i  27 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  28 r118=[r113]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  29 r119=r118&0xfffffffffffffffe            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  30 [r113]=r119                             :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 27
;;   new tail = 30

;;   ======================================================
;;   -- basic block 5 from 33 to 73 -- before reload
;;   ======================================================

;;	  0--> b  0: i  33 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  34 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  35 r0=r121                                 :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  36 {call [`HAL_TIMEx_HallSensor_MspDeInit'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  37 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  38 r128=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  40 [r121+0x48]=r128#0                      :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  41 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  65 [r121+0x3c]=r128#0                      :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  44 [r121+0x3e]=r128#0                      :cortex_m4_a:@GENERAL_REGS+0(0)@VFP_LO_REGS+0(0)
;;	  5--> b  0: i  45 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  72 r0=r128                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  48 [r121+0x3f]=r128#0                      :cortex_m4_a:@GENERAL_REGS+0(0)@VFP_LO_REGS+0(0)
;;	  7--> b  0: i  49 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  52 [r121+0x44]=r128#0                      :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  53 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  56 [r121+0x45]=r128#0                      :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  57 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  60 [r121+0x3d]=r128#0                      :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  61 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  62 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  66 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  67 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  73 use r0                                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 11
;;   new head = 33
;;   new tail = 73


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_HallSensor_DeInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={4d,4u} r1={2d} r2={2d} r3={2d} r7={1d,5u} r12={2d} r13={1d,6u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={3d,2u} r101={1d} r102={1d,5u} r103={1d,4u} r104={1d} r105={1d} r106={1d} r113={1d,4u} r114={1d,1u} r116={1d,1u} r118={1d,1u} r119={1d,1u} r121={1d,10u} r122={1d,1u} r124={1d,1u} r126={1d,1u} r128={1d,8u} r143={1d,1u} 
;;    total ref usage 177{121d,56u,0e} in 46{45 regular + 1 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 16 2 NOTE_INSN_FUNCTION_BEG)
(note 16 3 6 2 NOTE_INSN_DELETED)
(debug_insn 6 16 7 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":261:3 -1
     (nil))
(debug_insn 7 6 75 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":263:3 -1
     (nil))
(insn 75 7 2 2 (set (reg:SI 143)
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":259:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(insn 2 75 8 2 (set (reg/v/f:SI 121 [ htim ])
        (reg:SI 143)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":259:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 143)
        (nil)))
(insn 8 2 13 2 (set (reg:SI 122)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":263:15 728 {*thumb2_movsi_vfp}
     (nil))
(insn 13 8 10 2 (set (reg/f:SI 113 [ _1 ])
        (mem/f:SI (reg/v/f:SI 121 [ htim ]) [3 htim_10(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":266:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 10 13 11 2 (set (mem/v:QI (plus:SI (reg/v/f:SI 121 [ htim ])
                (const_int 61 [0x3d])) [0 htim_10(D)->State+0 S1 A8])
        (subreg:QI (reg:SI 122) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":263:15 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 122)
        (nil)))
(debug_insn 11 10 12 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":266:3 -1
     (nil))
(debug_insn 12 11 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":266:3 -1
     (nil))
(insn 14 12 15 2 (set (reg:SI 114 [ _2 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 32 [0x20])) [1 _1->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":266:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 15 14 17 2 (set (reg:SI 124)
        (const_int 4369 [0x1111])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":266:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 17 15 18 2 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 114 [ _2 ])
                        (reg:SI 124))
                    (const_int 0 [0])))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":266:3 92 {*andsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 124)
        (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
            (nil))))
(jump_insn 18 17 19 2 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 31)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":266:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 31)
(note 19 18 23 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 23 19 20 3 NOTE_INSN_DELETED)
(debug_insn 20 23 21 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":266:3 -1
     (nil))
(insn 21 20 22 3 (set (reg:SI 116 [ _4 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 32 [0x20])) [1 _1->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":266:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 22 21 24 3 (set (reg:SI 126)
        (const_int 17476 [0x4444])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":266:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 24 22 25 3 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 116 [ _4 ])
                        (reg:SI 126))
                    (const_int 0 [0])))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":266:3 92 {*andsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 126)
        (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
            (nil))))
(jump_insn 25 24 26 3 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 31)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":266:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 31)
(note 26 25 27 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 27 26 28 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":266:3 -1
     (nil))
(insn 28 27 29 4 (set (reg:SI 118 [ _6 ])
        (mem/v:SI (reg/f:SI 113 [ _1 ]) [1 _1->CR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":266:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 29 28 30 4 (set (reg:SI 119 [ _7 ])
        (and:SI (reg:SI 118 [ _6 ])
            (const_int -2 [0xfffffffffffffffe]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":266:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 118 [ _6 ])
        (nil)))
(insn 30 29 31 4 (set (mem/v:SI (reg/f:SI 113 [ _1 ]) [1 _1->CR1+0 S4 A32])
        (reg:SI 119 [ _7 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":266:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 119 [ _7 ])
        (expr_list:REG_DEAD (reg/f:SI 113 [ _1 ])
            (nil))))
(code_label 31 30 32 5 34 (nil) [2 uses])
(note 32 31 33 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 33 32 34 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":266:3 -1
     (nil))
(debug_insn 34 33 35 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":277:3 -1
     (nil))
(insn 35 34 36 5 (set (reg:SI 0 r0)
        (reg/v/f:SI 121 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":277:3 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 36 35 37 5 (parallel [
            (call (mem:SI (symbol_ref/i:SI ("HAL_TIMEx_HallSensor_MspDeInit") [flags 0x3]  <function_decl 0000000006be4c00 HAL_TIMEx_HallSensor_MspDeInit>) [0 HAL_TIMEx_HallSensor_MspDeInit S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":277:3 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref/i:SI ("HAL_TIMEx_HallSensor_MspDeInit") [flags 0x3]  <function_decl 0000000006be4c00 HAL_TIMEx_HallSensor_MspDeInit>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 37 36 38 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":281:3 -1
     (nil))
(insn 38 37 40 5 (set (reg:SI 128)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":281:23 728 {*thumb2_movsi_vfp}
     (nil))
(insn 40 38 41 5 (set (mem/v:QI (plus:SI (reg/v/f:SI 121 [ htim ])
                (const_int 72 [0x48])) [0 htim_10(D)->DMABurstState+0 S1 A32])
        (subreg:QI (reg:SI 128) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":281:23 263 {*arm_movqi_insn}
     (nil))
(debug_insn 41 40 65 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":284:3 -1
     (nil))
(insn 65 41 44 5 (set (mem:QI (plus:SI (reg/v/f:SI 121 [ htim ])
                (const_int 60 [0x3c])) [0 htim_10(D)->Lock+0 S1 A32])
        (subreg:QI (reg:SI 128) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":293:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 121 [ htim ])
        (nil)))
(insn 44 65 45 5 (set (mem/v:QI (plus:SI (reg/v/f:SI 121 [ htim ])
                (const_int 62 [0x3e])) [0 htim_10(D)->ChannelState[0]+0 S1 A16])
        (subreg:QI (reg:SI 128) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":284:3 263 {*arm_movqi_insn}
     (nil))
(debug_insn 45 44 72 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":285:3 -1
     (nil))
(insn 72 45 48 5 (set (reg/i:SI 0 r0)
        (reg:SI 128)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":296:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 128)
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
(insn 48 72 49 5 (set (mem/v:QI (plus:SI (reg/v/f:SI 121 [ htim ])
                (const_int 63 [0x3f])) [0 htim_10(D)->ChannelState[1]+0 S1 A8])
        (subreg:QI (reg:SI 128) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":285:3 263 {*arm_movqi_insn}
     (nil))
(debug_insn 49 48 52 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":286:3 -1
     (nil))
(insn 52 49 53 5 (set (mem/v:QI (plus:SI (reg/v/f:SI 121 [ htim ])
                (const_int 68 [0x44])) [0 htim_10(D)->ChannelNState[0]+0 S1 A32])
        (subreg:QI (reg:SI 128) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":286:3 263 {*arm_movqi_insn}
     (nil))
(debug_insn 53 52 56 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":287:3 -1
     (nil))
(insn 56 53 57 5 (set (mem/v:QI (plus:SI (reg/v/f:SI 121 [ htim ])
                (const_int 69 [0x45])) [0 htim_10(D)->ChannelNState[1]+0 S1 A8])
        (subreg:QI (reg:SI 128) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":287:3 263 {*arm_movqi_insn}
     (nil))
(debug_insn 57 56 60 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":290:3 -1
     (nil))
(insn 60 57 61 5 (set (mem/v:QI (plus:SI (reg/v/f:SI 121 [ htim ])
                (const_int 61 [0x3d])) [0 htim_10(D)->State+0 S1 A8])
        (subreg:QI (reg:SI 128) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":290:15 263 {*arm_movqi_insn}
     (nil))
(debug_insn 61 60 62 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":293:3 -1
     (nil))
(debug_insn 62 61 66 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":293:3 -1
     (nil))
(debug_insn 66 62 67 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":293:3 -1
     (nil))
(debug_insn 67 66 73 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":295:3 -1
     (nil))
(insn 73 67 78 5 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":296:1 -1
     (nil))
(note 78 73 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_HallSensor_Start (HAL_TIMEx_HallSensor_Start, funcdef_no=333, decl_uid=9449, cgraph_uid=337, symbol_order=336)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 22 n_edges 35 count 22 (    1)


HAL_TIMEx_HallSensor_Start

Dataflow summary:
def_info->table_size = 155, use_info->table_size = 170
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={4d,4u} r1={3d,1u} r2={3d,1u} r3={2d} r7={1d,21u} r12={2d} r13={1d,22u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={15d,14u} r101={1d} r102={1d,21u} r103={1d,20u} r104={1d} r105={1d} r106={1d} r114={1d,13u,7e} r115={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,2u} r121={1d,2u} r122={1d,3u} r123={2d,4u} r124={6d,2u} r125={1d,10u} r128={1d,2u} r131={1d,1u} r134={1d,1u} r137={1d,1u} r138={1d,4u} r147={1d,1u} r148={1d,1u} r149={1d,1u} r150={1d,1u} r151={1d,1u} r152={1d,1u} r153={1d,1u} r156={1d,1u} 
;;    total ref usage 324{155d,162u,7e} in 97{96 regular + 1 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d3(0){ }d6(1){ }d9(2){ }d11(3){ }d12(7){ }d15(13){ }d17(14){ }d20(16){ }d22(17){ }d24(18){ }d26(19){ }d28(20){ }d30(21){ }d32(22){ }d34(23){ }d36(24){ }d38(25){ }d40(26){ }d42(27){ }d44(28){ }d46(29){ }d48(30){ }d50(31){ }d119(102){ }d120(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 18 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 120 121 122 124 125 128 131 134 137 156
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 120 121 122 124 125 128 131 134 137 156
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 121 122 124 125
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 121 122 124 125

( 2 )->[3]->( 21 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u19(7){ }u20(13){ }u21(102){ }u22(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 121 122 124 125
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 121 122 124 125
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 124 125
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 124 125

( 3 )->[4]->( 21 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u25(7){ }u26(13){ }u27(102){ }u28(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 124 125
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 124 125
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 124 125
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 124 125

( 4 )->[5]->( 21 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u31(7){ }u32(13){ }u33(102){ }u34(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 124 125
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 124 125
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 124 125
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 124 125

( 5 )->[6]->( 14 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u37(7){ }u38(13){ }u39(102){ }u40(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 125
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 125
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 114 138 147
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 125
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 100 [cc] 114 138 147
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114

( 6 )->[7]->( 14 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u61(7){ }u62(13){ }u63(102){ }u64(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114

( 7 )->[8]->( 14 9 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u67(7){ }u68(13){ }u69(102){ }u70(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  def 	 100 [cc] 148
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; live  gen 	 100 [cc] 148
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114

( 8 )->[9]->( 14 10 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u75(7){ }u76(13){ }u77(102){ }u78(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  def 	 100 [cc] 149
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; live  gen 	 100 [cc] 149
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114

( 9 )->[10]->( 14 11 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u83(7){ }u84(13){ }u85(102){ }u86(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  def 	 100 [cc] 150
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; live  gen 	 100 [cc] 150
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114

( 10 )->[11]->( 14 12 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u91(7){ }u92(13){ }u93(102){ }u94(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  def 	 100 [cc] 151
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; live  gen 	 100 [cc] 151
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114

( 11 )->[12]->( 14 13 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u99(7){ }u100(13){ }u101(102){ }u102(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  def 	 100 [cc] 152
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; live  gen 	 100 [cc] 152
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114

( 12 )->[13]->( 14 17 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u107(7){ }u108(13){ }u109(102){ }u110(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  def 	 100 [cc] 153
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; live  gen 	 100 [cc] 153
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114

( 12 10 11 9 8 7 6 13 )->[14]->( 15 19 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u115(7){ }u116(13){ }u117(102){ }u118(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  def 	 100 [cc] 115 123
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; live  gen 	 100 [cc] 115 123
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 123
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 123

( 14 )->[15]->( 16 20 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u126(7){ }u127(13){ }u128(102){ }u129(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 123
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 123
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114

( 15 )->[16]->( 21 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u132(7){ }u133(13){ }u134(102){ }u135(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  def 	 116 117 124
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; live  gen 	 116 117 124
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124

( 13 )->[17]->( 21 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u140(7){ }u141(13){ }u142(102){ }u143(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  def 	 118 119 124
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; live  gen 	 118 119 124
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124

( 2 )->[18]->( 21 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u148(7){ }u149(13){ }u150(102){ }u151(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 124
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 124
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124

( 14 )->[19]->( 21 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u152(7){ }u153(13){ }u154(102){ }u155(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 124
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 124
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124

( 15 )->[20]->( 21 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u156(7){ }u157(13){ }u158(102){ }u159(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 124
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 124
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124

( 5 20 4 18 3 17 16 19 )->[21]->( 1 )
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u160(7){ }u161(13){ }u162(102){ }u163(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 21 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u166(0){ }u167(7){ }u168(13){ }u169(102){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 41 to worklist
  Adding insn 34 to worklist
  Adding insn 28 to worklist
  Adding insn 22 to worklist
  Adding insn 16 to worklist
  Adding insn 44 to worklist
  Adding insn 47 to worklist
  Adding insn 50 to worklist
  Adding insn 78 to worklist
  Adding insn 73 to worklist
  Adding insn 67 to worklist
  Adding insn 63 to worklist
  Adding insn 59 to worklist
  Adding insn 55 to worklist
  Adding insn 81 to worklist
  Adding insn 85 to worklist
  Adding insn 89 to worklist
  Adding insn 93 to worklist
  Adding insn 97 to worklist
  Adding insn 101 to worklist
  Adding insn 105 to worklist
  Adding insn 115 to worklist
  Adding insn 109 to worklist
  Adding insn 118 to worklist
  Adding insn 168 to worklist
  Adding insn 123 to worklist
  Adding insn 121 to worklist
  Adding insn 170 to worklist
  Adding insn 131 to worklist
  Adding insn 129 to worklist
  Adding insn 172 to worklist
  Adding insn 174 to worklist
  Adding insn 139 to worklist
Finished finding needed instructions:
processing block 21 lr out =  0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 138 to worklist
processing block 18 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124
  Adding insn 9 to worklist
processing block 16 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124
  Adding insn 7 to worklist
  Adding insn 122 to worklist
processing block 20 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124
  Adding insn 10 to worklist
processing block 15 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
  Adding insn 117 to worklist
processing block 19 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124
  Adding insn 6 to worklist
processing block 14 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 123
  Adding insn 114 to worklist
  Adding insn 177 to worklist
  Adding insn 176 to worklist
processing block 17 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124
  Adding insn 5 to worklist
  Adding insn 130 to worklist
processing block 13 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
  Adding insn 104 to worklist
  Adding insn 103 to worklist
processing block 12 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
  Adding insn 100 to worklist
  Adding insn 99 to worklist
processing block 11 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
  Adding insn 96 to worklist
  Adding insn 95 to worklist
processing block 10 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
  Adding insn 92 to worklist
  Adding insn 91 to worklist
processing block 9 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
  Adding insn 88 to worklist
  Adding insn 87 to worklist
processing block 8 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
  Adding insn 84 to worklist
  Adding insn 83 to worklist
processing block 7 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
  Adding insn 80 to worklist
processing block 6 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
  Adding insn 77 to worklist
  Adding insn 76 to worklist
  Adding insn 75 to worklist
  Adding insn 72 to worklist
  Adding insn 71 to worklist
  Adding insn 70 to worklist
  Adding insn 53 to worklist
processing block 5 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 124 125
  Adding insn 49 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 124 125
  Adding insn 46 to worklist
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 124 125
  Adding insn 43 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 121 122 124 125
  Adding insn 40 to worklist
  Adding insn 36 to worklist
  Adding insn 30 to worklist
  Adding insn 24 to worklist
  Adding insn 18 to worklist
  Adding insn 2 to worklist
  Adding insn 167 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 22 n_edges 35 count 22 (    1)

Pass 0 for finding pseudo/allocno costs


  r156 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r153 costs: LO_REGS:0 HI_REGS:6 CALLER_SAVE_REGS:6 EVEN_REG:6 GENERAL_REGS:6 VFP_D0_D7_REGS:87 VFP_LO_REGS:87 ALL_REGS:87 MEM:45
  r152 costs: LO_REGS:0 HI_REGS:8 CALLER_SAVE_REGS:8 EVEN_REG:8 GENERAL_REGS:8 VFP_D0_D7_REGS:116 VFP_LO_REGS:116 ALL_REGS:116 MEM:60
  r151 costs: LO_REGS:0 HI_REGS:12 CALLER_SAVE_REGS:12 EVEN_REG:12 GENERAL_REGS:12 VFP_D0_D7_REGS:174 VFP_LO_REGS:174 ALL_REGS:174 MEM:90
  r150 costs: LO_REGS:0 HI_REGS:18 CALLER_SAVE_REGS:18 EVEN_REG:18 GENERAL_REGS:18 VFP_D0_D7_REGS:261 VFP_LO_REGS:261 ALL_REGS:261 MEM:135
  r149 costs: LO_REGS:0 HI_REGS:28 CALLER_SAVE_REGS:28 EVEN_REG:28 GENERAL_REGS:28 VFP_D0_D7_REGS:406 VFP_LO_REGS:406 ALL_REGS:406 MEM:210
  r148 costs: LO_REGS:0 HI_REGS:40 CALLER_SAVE_REGS:40 EVEN_REG:40 GENERAL_REGS:40 VFP_D0_D7_REGS:580 VFP_LO_REGS:580 ALL_REGS:580 MEM:300
  r147 costs: LO_REGS:0 HI_REGS:82 CALLER_SAVE_REGS:82 EVEN_REG:82 GENERAL_REGS:82 VFP_D0_D7_REGS:1189 VFP_LO_REGS:1189 ALL_REGS:1189 MEM:615
  r138 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:1845
  r137 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:11000
  r134 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:11000
  r131 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:11000
  r128 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:21000
  r125 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:73690 VFP_LO_REGS:73690 ALL_REGS:73690 MEM:43460
  r124 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:37546 VFP_LO_REGS:37546 ALL_REGS:37546 MEM:22695
  r123 costs: LO_REGS:0 HI_REGS:76 CALLER_SAVE_REGS:76 EVEN_REG:76 GENERAL_REGS:76 VFP_D0_D7_REGS:2617 VFP_LO_REGS:2617 ALL_REGS:2617 MEM:1580
  r122 costs: LO_REGS:82 HI_REGS:82 CALLER_SAVE_REGS:82 EVEN_REG:82 GENERAL_REGS:82 VFP_D0_D7_REGS:17490 VFP_LO_REGS:17490 ALL_REGS:17490 MEM:11660
  r121 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:18750 VFP_LO_REGS:18750 ALL_REGS:18750 MEM:12500
  r120 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:22500 VFP_LO_REGS:22500 ALL_REGS:22500 MEM:15000
  r119 costs: LO_REGS:0 HI_REGS:4 CALLER_SAVE_REGS:4 EVEN_REG:4 GENERAL_REGS:4 VFP_D0_D7_REGS:60 VFP_LO_REGS:60 ALL_REGS:60 MEM:40
  r118 costs: LO_REGS:0 HI_REGS:4 CALLER_SAVE_REGS:4 EVEN_REG:4 GENERAL_REGS:4 VFP_D0_D7_REGS:60 VFP_LO_REGS:60 ALL_REGS:60 MEM:40
  r117 costs: LO_REGS:0 HI_REGS:32 CALLER_SAVE_REGS:32 EVEN_REG:32 GENERAL_REGS:32 VFP_D0_D7_REGS:480 VFP_LO_REGS:480 ALL_REGS:480 MEM:320
  r116 costs: LO_REGS:0 HI_REGS:32 CALLER_SAVE_REGS:32 EVEN_REG:32 GENERAL_REGS:32 VFP_D0_D7_REGS:480 VFP_LO_REGS:480 ALL_REGS:480 MEM:320
  r115 costs: LO_REGS:0 HI_REGS:76 CALLER_SAVE_REGS:76 EVEN_REG:76 GENERAL_REGS:76 VFP_D0_D7_REGS:1140 VFP_LO_REGS:1140 ALL_REGS:1140 MEM:760
  r114 costs: LO_REGS:0 HI_REGS:82 CALLER_SAVE_REGS:82 EVEN_REG:82 GENERAL_REGS:82 VFP_D0_D7_REGS:3600 VFP_LO_REGS:3600 ALL_REGS:3600 MEM:2400


Pass 1 for finding pseudo/allocno costs

    r156: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r155: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r154: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r153: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r152: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r151: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r150: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r149: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r148: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r147: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r146: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r145: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r144: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r143: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r142: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r141: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r140: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r139: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r138: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r137: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r136: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r135: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r134: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r133: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r132: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r131: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r130: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r129: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r128: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r127: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r126: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r125: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r124: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r123: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r122: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r121: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r120: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r119: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r118: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r116: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r156 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r153 costs: LO_REGS:0 HI_REGS:6 CALLER_SAVE_REGS:6 EVEN_REG:6 GENERAL_REGS:6 VFP_D0_D7_REGS:90 VFP_LO_REGS:90 ALL_REGS:90 MEM:60
  r152 costs: LO_REGS:0 HI_REGS:8 CALLER_SAVE_REGS:8 EVEN_REG:8 GENERAL_REGS:8 VFP_D0_D7_REGS:120 VFP_LO_REGS:120 ALL_REGS:120 MEM:80
  r151 costs: LO_REGS:0 HI_REGS:12 CALLER_SAVE_REGS:12 EVEN_REG:12 GENERAL_REGS:12 VFP_D0_D7_REGS:180 VFP_LO_REGS:180 ALL_REGS:180 MEM:120
  r150 costs: LO_REGS:0 HI_REGS:18 CALLER_SAVE_REGS:18 EVEN_REG:18 GENERAL_REGS:18 VFP_D0_D7_REGS:270 VFP_LO_REGS:270 ALL_REGS:270 MEM:180
  r149 costs: LO_REGS:0 HI_REGS:28 CALLER_SAVE_REGS:28 EVEN_REG:28 GENERAL_REGS:28 VFP_D0_D7_REGS:420 VFP_LO_REGS:420 ALL_REGS:420 MEM:280
  r148 costs: LO_REGS:0 HI_REGS:40 CALLER_SAVE_REGS:40 EVEN_REG:40 GENERAL_REGS:40 VFP_D0_D7_REGS:600 VFP_LO_REGS:600 ALL_REGS:600 MEM:400
  r147 costs: LO_REGS:0 HI_REGS:82 CALLER_SAVE_REGS:82 EVEN_REG:82 GENERAL_REGS:82 VFP_D0_D7_REGS:1230 VFP_LO_REGS:1230 ALL_REGS:1230 MEM:820
  r138 costs: GENERAL_REGS:0 MEM:2050
  r137 costs: GENERAL_REGS:0 MEM:20000
  r134 costs: GENERAL_REGS:0 MEM:20000
  r131 costs: GENERAL_REGS:0 MEM:20000
  r128 costs: GENERAL_REGS:0 MEM:30000
  r125 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:78690 VFP_LO_REGS:78690 ALL_REGS:78690 MEM:52460
  r124 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:53085 VFP_LO_REGS:53085 ALL_REGS:38085 MEM:35390
  r123 costs: LO_REGS:0 HI_REGS:76 CALLER_SAVE_REGS:76 EVEN_REG:76 GENERAL_REGS:76 VFP_D0_D7_REGS:2655 VFP_LO_REGS:2655 ALL_REGS:2655 MEM:1770
  r122 costs: GENERAL_REGS:82 VFP_D0_D7_REGS:18105 VFP_LO_REGS:18105 ALL_REGS:17490 MEM:12070
  r121 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:18750 VFP_LO_REGS:18750 ALL_REGS:18750 MEM:12500
  r120 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:22500 VFP_LO_REGS:22500 ALL_REGS:22500 MEM:15000
  r119 costs: LO_REGS:0 HI_REGS:4 CALLER_SAVE_REGS:4 EVEN_REG:4 GENERAL_REGS:4 VFP_D0_D7_REGS:60 VFP_LO_REGS:60 ALL_REGS:60 MEM:40
  r118 costs: LO_REGS:0 HI_REGS:4 CALLER_SAVE_REGS:4 EVEN_REG:4 GENERAL_REGS:4 VFP_D0_D7_REGS:60 VFP_LO_REGS:60 ALL_REGS:60 MEM:40
  r117 costs: LO_REGS:0 HI_REGS:32 CALLER_SAVE_REGS:32 EVEN_REG:32 GENERAL_REGS:32 VFP_D0_D7_REGS:480 VFP_LO_REGS:480 ALL_REGS:480 MEM:320
  r116 costs: LO_REGS:0 HI_REGS:32 CALLER_SAVE_REGS:32 EVEN_REG:32 GENERAL_REGS:32 VFP_D0_D7_REGS:480 VFP_LO_REGS:480 ALL_REGS:480 MEM:320
  r115 costs: LO_REGS:0 HI_REGS:76 CALLER_SAVE_REGS:76 EVEN_REG:76 GENERAL_REGS:76 VFP_D0_D7_REGS:1140 VFP_LO_REGS:1140 ALL_REGS:1140 MEM:760
  r114 costs: LO_REGS:0 HI_REGS:82 CALLER_SAVE_REGS:82 EVEN_REG:82 GENERAL_REGS:82 VFP_D0_D7_REGS:3600 VFP_LO_REGS:3600 ALL_REGS:3600 MEM:2400

;;   ======================================================
;;   -- basic block 2 from 167 to 41 -- before reload
;;   ======================================================

;;	  0--> b  0: i  13 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  14 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 167 r156=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i   2 r125=r156                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  16 r128=zxn([r125+0x3e])                   :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  22 r131=zxn([r125+0x3f])                   :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  28 r134=zxn([r125+0x44])                   :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  34 r137=zxn([r125+0x45])                   :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  18 r124=zxn(r128#0)                        :cortex_m4_ex:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  7--> b  0: i  19 loc r124#0                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  20 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  24 r120=zxn(r131#0)                        :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  25 loc r120#0                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  26 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  30 r121=zxn(r134#0)                        :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  31 loc r121#0                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  32 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  36 r122=zxn(r137#0)                        :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  37 loc r122#0                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  38 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  39 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  40 cc=cmp(r128,0x1)                        :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 12--> b  0: i  41 pc={(cc!=0)?L144:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 12
;;   new head = 13
;;   new tail = 41

;;   ======================================================
;;   -- basic block 3 from 43 to 44 -- before reload
;;   ======================================================

;;	  0--> b  0: i  43 cc=cmp(r120,0x1)                        :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  44 pc={(cc!=0)?L132:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 43
;;   new tail = 44

;;   ======================================================
;;   -- basic block 4 from 46 to 47 -- before reload
;;   ======================================================

;;	  0--> b  0: i  46 cc=cmp(r121,0x1)                        :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  47 pc={(cc!=0)?L132:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 46
;;   new tail = 47

;;   ======================================================
;;   -- basic block 5 from 49 to 50 -- before reload
;;   ======================================================

;;	  0--> b  0: i  49 cc=cmp(r122,0x1)                        :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  50 pc={(cc!=0)?L132:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 49
;;   new tail = 50

;;   ======================================================
;;   -- basic block 6 from 52 to 78 -- before reload
;;   ======================================================

;;	  0--> b  0: i  52 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  53 r138=0x2                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  55 [r125+0x3e]=r138#0                      :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  56 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  72 r0=[r125]                               :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  59 [r125+0x3f]=r138#0                      :cortex_m4_a:@GENERAL_REGS+0(0)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i  60 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  70 r2=r122                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  63 [r125+0x44]=r138#0                      :cortex_m4_a:@GENERAL_REGS+0(0)@VFP_LO_REGS+0(0)
;;	  5--> b  0: i  64 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  71 r1=0                                    :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  67 [r125+0x45]=r138#0                      :cortex_m4_a:@GENERAL_REGS+0(-1)@VFP_LO_REGS+0(0)
;;	  7--> b  0: i  68 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  73 {call [`TIM_CCxChannelCmd'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+0(-3)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  74 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  75 r114=[r125]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  76 r147=0x40012c00                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 12--> b  0: i  77 cc=cmp(r114,r147)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 13--> b  0: i  78 pc={(cc==0)?L106:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 13
;;   new head = 52
;;   new tail = 78

;;   ======================================================
;;   -- basic block 7 from 80 to 81 -- before reload
;;   ======================================================

;;	  0--> b  0: i  80 cc=cmp(r114,0x40000000)                 :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  81 pc={(cc==0)?L106:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 80
;;   new tail = 81

;;   ======================================================
;;   -- basic block 8 from 83 to 85 -- before reload
;;   ======================================================

;;	  0--> b  0: i  83 r148=0x40000400                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  84 cc=cmp(r114,r148)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  85 pc={(cc==0)?L106:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 83
;;   new tail = 85

;;   ======================================================
;;   -- basic block 9 from 87 to 89 -- before reload
;;   ======================================================

;;	  0--> b  0: i  87 r149=0x40000800                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  88 cc=cmp(r114,r149)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  89 pc={(cc==0)?L106:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 87
;;   new tail = 89

;;   ======================================================
;;   -- basic block 10 from 91 to 93 -- before reload
;;   ======================================================

;;	  0--> b  0: i  91 r150=0x40000c00                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  92 cc=cmp(r114,r150)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  93 pc={(cc==0)?L106:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 91
;;   new tail = 93

;;   ======================================================
;;   -- basic block 11 from 95 to 97 -- before reload
;;   ======================================================

;;	  0--> b  0: i  95 r151=0x40013400                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  96 cc=cmp(r114,r151)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  97 pc={(cc==0)?L106:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 95
;;   new tail = 97

;;   ======================================================
;;   -- basic block 12 from 99 to 101 -- before reload
;;   ======================================================

;;	  0--> b  0: i  99 r152=0x40014000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 100 cc=cmp(r114,r152)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 101 pc={(cc==0)?L106:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 99
;;   new tail = 101

;;   ======================================================
;;   -- basic block 13 from 103 to 105 -- before reload
;;   ======================================================

;;	  0--> b  0: i 103 r153=0x40015000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 104 cc=cmp(r114,r153)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 105 pc={(cc!=0)?L126:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 103
;;   new tail = 105

;;   ======================================================
;;   -- basic block 14 from 108 to 115 -- before reload
;;   ======================================================

;;	  0--> b  0: i 108 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 109 r115=[r114+0x8]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 176 r123=0x10007                            :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 177 r123=r115&r123                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 112 loc r123                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 113 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 114 cc=cmp(r123,0x6)                        :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 115 pc={(cc==0)?L156:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 108
;;   new tail = 115

;;   ======================================================
;;   -- basic block 15 from 117 to 118 -- before reload
;;   ======================================================

;;	  0--> b  0: i 117 cc=cmp(r123,0x10000)                    :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 118 pc={(cc==0)?L160:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 117
;;   new tail = 118

;;   ======================================================
;;   -- basic block 16 from 120 to 168 -- before reload
;;   ======================================================

;;	  0--> b  0: i 120 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 121 r116=[r114]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i   7 r124=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 122 r117=r116|0x1                           :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i 123 [r114]=r117                             :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 168 pc=L132                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 120
;;   new tail = 168

;;   ======================================================
;;   -- basic block 17 from 128 to 170 -- before reload
;;   ======================================================

;;	  0--> b  0: i 128 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 129 r118=[r114]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i   5 r124=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 130 r119=r118|0x1                           :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i 131 [r114]=r119                             :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 170 pc=L132                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 128
;;   new tail = 170

;;   ======================================================
;;   -- basic block 18 from 9 to 172 -- before reload
;;   ======================================================

;;	  0--> b  0: i   9 r124=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 172 pc=L132                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 9
;;   new tail = 172

;;   ======================================================
;;   -- basic block 19 from 6 to 174 -- before reload
;;   ======================================================

;;	  0--> b  0: i   6 r124=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 174 pc=L132                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 6
;;   new tail = 174

;;   ======================================================
;;   -- basic block 20 from 10 to 10 -- before reload
;;   ======================================================

;;	  0--> b  0: i  10 r124=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 10
;;   new tail = 10

;;   ======================================================
;;   -- basic block 21 from 138 to 139 -- before reload
;;   ======================================================

;;	  0--> b  0: i 138 r0=r124                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 139 use r0                                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 138
;;   new tail = 139


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_HallSensor_Start

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={4d,4u} r1={3d,1u} r2={3d,1u} r3={2d} r7={1d,21u} r12={2d} r13={1d,22u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={15d,14u} r101={1d} r102={1d,21u} r103={1d,20u} r104={1d} r105={1d} r106={1d} r114={1d,13u,7e} r115={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,2u} r121={1d,2u} r122={1d,3u} r123={2d,4u} r124={6d,2u} r125={1d,10u} r128={1d,2u} r131={1d,1u} r134={1d,1u} r137={1d,1u} r138={1d,4u} r147={1d,1u} r148={1d,1u} r149={1d,1u} r150={1d,1u} r151={1d,1u} r152={1d,1u} r153={1d,1u} r156={1d,1u} 
;;    total ref usage 324{155d,162u,7e} in 97{96 regular + 1 call} insns.
(note 1 0 11 NOTE_INSN_DELETED)
(note 11 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 11 13 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 13 3 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":335:3 -1
     (nil))
(debug_insn 14 13 167 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":336:3 -1
     (nil))
(insn 167 14 2 2 (set (reg:SI 156)
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":334:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(insn 2 167 16 2 (set (reg/v/f:SI 125 [ htim ])
        (reg:SI 156)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":334:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 156)
        (nil)))
(insn 16 2 22 2 (set (reg:SI 128 [ htim_11(D)->ChannelState[0] ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 125 [ htim ])
                    (const_int 62 [0x3e])) [0 htim_11(D)->ChannelState[0]+0 S1 A16]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":336:31 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 22 16 28 2 (set (reg:SI 131 [ htim_11(D)->ChannelState[1] ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 125 [ htim ])
                    (const_int 63 [0x3f])) [0 htim_11(D)->ChannelState[1]+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":337:31 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 28 22 34 2 (set (reg:SI 134 [ htim_11(D)->ChannelNState[0] ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 125 [ htim ])
                    (const_int 68 [0x44])) [0 htim_11(D)->ChannelNState[0]+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":338:31 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 34 28 18 2 (set (reg:SI 137 [ htim_11(D)->ChannelNState[1] ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 125 [ htim ])
                    (const_int 69 [0x45])) [0 htim_11(D)->ChannelNState[1]+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":339:31 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 18 34 19 2 (set (reg/v:SI 124 [ <retval> ])
        (zero_extend:SI (subreg:QI (reg:SI 128 [ htim_11(D)->ChannelState[0] ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":336:31 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(debug_insn 19 18 20 2 (var_location:QI channel_1_state (subreg:QI (reg/v:SI 124 [ <retval> ]) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":336:31 -1
     (nil))
(debug_insn 20 19 24 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":337:3 -1
     (nil))
(insn 24 20 25 2 (set (reg/v:SI 120 [ channel_2_state ])
        (zero_extend:SI (subreg:QI (reg:SI 131 [ htim_11(D)->ChannelState[1] ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":337:31 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 131 [ htim_11(D)->ChannelState[1] ])
        (nil)))
(debug_insn 25 24 26 2 (var_location:QI channel_2_state (subreg:QI (reg/v:SI 120 [ channel_2_state ]) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":337:31 -1
     (nil))
(debug_insn 26 25 30 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":338:3 -1
     (nil))
(insn 30 26 31 2 (set (reg/v:SI 121 [ complementary_channel_1_state ])
        (zero_extend:SI (subreg:QI (reg:SI 134 [ htim_11(D)->ChannelNState[0] ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":338:31 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 134 [ htim_11(D)->ChannelNState[0] ])
        (nil)))
(debug_insn 31 30 32 2 (var_location:QI complementary_channel_1_state (subreg:QI (reg/v:SI 121 [ complementary_channel_1_state ]) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":338:31 -1
     (nil))
(debug_insn 32 31 36 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":339:3 -1
     (nil))
(insn 36 32 37 2 (set (reg/v:SI 122 [ complementary_channel_2_state ])
        (zero_extend:SI (subreg:QI (reg:SI 137 [ htim_11(D)->ChannelNState[1] ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":339:31 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 137 [ htim_11(D)->ChannelNState[1] ])
        (nil)))
(debug_insn 37 36 38 2 (var_location:QI complementary_channel_2_state (subreg:QI (reg/v:SI 122 [ complementary_channel_2_state ]) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":339:31 -1
     (nil))
(debug_insn 38 37 39 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":342:3 -1
     (nil))
(debug_insn 39 38 40 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":345:3 -1
     (nil))
(insn 40 39 41 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 128 [ htim_11(D)->ChannelState[0] ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":345:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 128 [ htim_11(D)->ChannelState[0] ])
        (nil)))
(jump_insn 41 40 42 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 144)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":345:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 144)
(note 42 41 43 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 43 42 44 3 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 120 [ channel_2_state ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":346:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 120 [ channel_2_state ])
        (nil)))
(jump_insn 44 43 45 3 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 132)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":346:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 132)
(note 45 44 46 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 46 45 47 4 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 121 [ complementary_channel_1_state ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":347:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 121 [ complementary_channel_1_state ])
        (nil)))
(jump_insn 47 46 48 4 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 132)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":347:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 132)
(note 48 47 49 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 49 48 50 5 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 122 [ complementary_channel_2_state ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":348:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 50 49 51 5 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 132)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":348:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 719407028 (nil)))
 -> 132)
(note 51 50 69 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(note 69 51 52 6 NOTE_INSN_DELETED)
(debug_insn 52 69 53 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":354:3 -1
     (nil))
(insn 53 52 55 6 (set (reg:SI 138)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":354:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 55 53 56 6 (set (mem/v:QI (plus:SI (reg/v/f:SI 125 [ htim ])
                (const_int 62 [0x3e])) [0 htim_11(D)->ChannelState[0]+0 S1 A16])
        (subreg:QI (reg:SI 138) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":354:3 263 {*arm_movqi_insn}
     (nil))
(debug_insn 56 55 72 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":355:3 -1
     (nil))
(insn 72 56 59 6 (set (reg:SI 0 r0)
        (mem/f:SI (reg/v/f:SI 125 [ htim ]) [3 htim_11(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":362:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 59 72 60 6 (set (mem/v:QI (plus:SI (reg/v/f:SI 125 [ htim ])
                (const_int 63 [0x3f])) [0 htim_11(D)->ChannelState[1]+0 S1 A8])
        (subreg:QI (reg:SI 138) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":355:3 263 {*arm_movqi_insn}
     (nil))
(debug_insn 60 59 70 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":356:3 -1
     (nil))
(insn 70 60 63 6 (set (reg:SI 2 r2)
        (reg/v:SI 122 [ complementary_channel_2_state ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":362:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 122 [ complementary_channel_2_state ])
        (expr_list:REG_EQUAL (const_int 1 [0x1])
            (nil))))
(insn 63 70 64 6 (set (mem/v:QI (plus:SI (reg/v/f:SI 125 [ htim ])
                (const_int 68 [0x44])) [0 htim_11(D)->ChannelNState[0]+0 S1 A32])
        (subreg:QI (reg:SI 138) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":356:3 263 {*arm_movqi_insn}
     (nil))
(debug_insn 64 63 71 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":357:3 -1
     (nil))
(insn 71 64 67 6 (set (reg:SI 1 r1)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":362:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 67 71 68 6 (set (mem/v:QI (plus:SI (reg/v/f:SI 125 [ htim ])
                (const_int 69 [0x45])) [0 htim_11(D)->ChannelNState[1]+0 S1 A8])
        (subreg:QI (reg:SI 138) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":357:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 138)
        (nil)))
(debug_insn 68 67 73 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":362:3 -1
     (nil))
(call_insn 73 68 74 6 (parallel [
            (call (mem:SI (symbol_ref:SI ("TIM_CCxChannelCmd") [flags 0x41]  <function_decl 0000000006c0d200 TIM_CCxChannelCmd>) [0 TIM_CCxChannelCmd S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":362:3 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_DEAD (reg:SI 0 r0)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("TIM_CCxChannelCmd") [flags 0x41]  <function_decl 0000000006c0d200 TIM_CCxChannelCmd>)
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(debug_insn 74 73 75 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":365:3 -1
     (nil))
(insn 75 74 76 6 (set (reg/f:SI 114 [ _2 ])
        (mem/f:SI (reg/v/f:SI 125 [ htim ]) [3 htim_11(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":365:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 125 [ htim ])
        (nil)))
(insn 76 75 77 6 (set (reg:SI 147)
        (const_int 1073818624 [0x40012c00])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":365:6 728 {*thumb2_movsi_vfp}
     (nil))
(insn 77 76 78 6 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 114 [ _2 ])
            (reg:SI 147))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":365:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 147)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 114 [ _2 ])
                (const_int 1073818624 [0x40012c00]))
            (nil))))
(jump_insn 78 77 79 6 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 106)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":365:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 106)
(note 79 78 80 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 80 79 81 7 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 114 [ _2 ])
            (const_int 1073741824 [0x40000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":365:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 81 80 82 7 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 106)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":365:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 106)
(note 82 81 83 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 83 82 84 8 (set (reg:SI 148)
        (const_int 1073742848 [0x40000400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":365:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 84 83 85 8 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 114 [ _2 ])
            (reg:SI 148))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":365:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 148)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 114 [ _2 ])
                (const_int 1073742848 [0x40000400]))
            (nil))))
(jump_insn 85 84 86 8 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 106)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":365:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 106)
(note 86 85 87 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 87 86 88 9 (set (reg:SI 149)
        (const_int 1073743872 [0x40000800])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":365:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 88 87 89 9 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 114 [ _2 ])
            (reg:SI 149))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":365:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 149)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 114 [ _2 ])
                (const_int 1073743872 [0x40000800]))
            (nil))))
(jump_insn 89 88 90 9 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 106)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":365:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 106)
(note 90 89 91 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 91 90 92 10 (set (reg:SI 150)
        (const_int 1073744896 [0x40000c00])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":365:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 92 91 93 10 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 114 [ _2 ])
            (reg:SI 150))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":365:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 150)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 114 [ _2 ])
                (const_int 1073744896 [0x40000c00]))
            (nil))))
(jump_insn 93 92 94 10 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 106)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":365:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 106)
(note 94 93 95 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 95 94 96 11 (set (reg:SI 151)
        (const_int 1073820672 [0x40013400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":365:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 96 95 97 11 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 114 [ _2 ])
            (reg:SI 151))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":365:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 151)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 114 [ _2 ])
                (const_int 1073820672 [0x40013400]))
            (nil))))
(jump_insn 97 96 98 11 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 106)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":365:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 106)
(note 98 97 99 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 99 98 100 12 (set (reg:SI 152)
        (const_int 1073823744 [0x40014000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":365:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 100 99 101 12 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 114 [ _2 ])
            (reg:SI 152))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":365:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 152)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 114 [ _2 ])
                (const_int 1073823744 [0x40014000]))
            (nil))))
(jump_insn 101 100 102 12 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 106)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":365:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 106)
(note 102 101 103 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 103 102 104 13 (set (reg:SI 153)
        (const_int 1073827840 [0x40015000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":365:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 104 103 105 13 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 114 [ _2 ])
            (reg:SI 153))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":365:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 153)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 114 [ _2 ])
                (const_int 1073827840 [0x40015000]))
            (nil))))
(jump_insn 105 104 106 13 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 126)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":365:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 126)
(code_label 106 105 107 14 38 (nil) [7 uses])
(note 107 106 110 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(note 110 107 108 14 NOTE_INSN_DELETED)
(debug_insn 108 110 109 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":367:5 -1
     (nil))
(insn 109 108 176 14 (set (reg:SI 115 [ _3 ])
        (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 8 [0x8])) [1 _2->SMCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":367:29 728 {*thumb2_movsi_vfp}
     (nil))
(insn 176 109 177 14 (set (reg/v:SI 123 [ tmpsmcr ])
        (const_int 65543 [0x10007])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":367:13 728 {*thumb2_movsi_vfp}
     (nil))
(insn 177 176 112 14 (set (reg/v:SI 123 [ tmpsmcr ])
        (and:SI (reg:SI 115 [ _3 ])
            (reg/v:SI 123 [ tmpsmcr ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":367:13 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (nil)))
(debug_insn 112 177 113 14 (var_location:SI tmpsmcr (reg/v:SI 123 [ tmpsmcr ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":367:13 -1
     (nil))
(debug_insn 113 112 114 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":368:5 -1
     (nil))
(insn 114 113 115 14 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 123 [ tmpsmcr ])
            (const_int 6 [0x6]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":368:8 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 115 114 116 14 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 156)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":368:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 156)
(note 116 115 117 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 117 116 118 15 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 123 [ tmpsmcr ])
            (const_int 65536 [0x10000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":368:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 123 [ tmpsmcr ])
        (nil)))
(jump_insn 118 117 119 15 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 160)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":368:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 160)
(note 119 118 120 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(debug_insn 120 119 121 16 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":370:7 -1
     (nil))
(insn 121 120 7 16 (set (reg:SI 116 [ _4 ])
        (mem/v:SI (reg/f:SI 114 [ _2 ]) [1 _2->CR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":370:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 7 121 122 16 (set (reg/v:SI 124 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":379:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 122 7 123 16 (set (reg:SI 117 [ _5 ])
        (ior:SI (reg:SI 116 [ _4 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":370:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
        (nil)))
(insn 123 122 168 16 (set (mem/v:SI (reg/f:SI 114 [ _2 ]) [1 _2->CR1+0 S4 A32])
        (reg:SI 117 [ _5 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":370:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 117 [ _5 ])
        (expr_list:REG_DEAD (reg/f:SI 114 [ _2 ])
            (nil))))
(jump_insn 168 123 169 16 (set (pc)
        (label_ref 132)) 284 {*arm_jump}
     (nil)
 -> 132)
(barrier 169 168 126)
(code_label 126 169 127 17 39 (nil) [1 uses])
(note 127 126 128 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(debug_insn 128 127 129 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":375:5 -1
     (nil))
(insn 129 128 5 17 (set (reg:SI 118 [ _6 ])
        (mem/v:SI (reg/f:SI 114 [ _2 ]) [1 _2->CR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":375:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 5 129 130 17 (set (reg/v:SI 124 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":379:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 130 5 131 17 (set (reg:SI 119 [ _7 ])
        (ior:SI (reg:SI 118 [ _6 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":375:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 118 [ _6 ])
        (nil)))
(insn 131 130 170 17 (set (mem/v:SI (reg/f:SI 114 [ _2 ]) [1 _2->CR1+0 S4 A32])
        (reg:SI 119 [ _7 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":375:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 119 [ _7 ])
        (expr_list:REG_DEAD (reg/f:SI 114 [ _2 ])
            (nil))))
(jump_insn 170 131 171 17 (set (pc)
        (label_ref 132)) 284 {*arm_jump}
     (nil)
 -> 132)
(barrier 171 170 144)
(code_label 144 171 143 18 40 (nil) [1 uses])
(note 143 144 9 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 9 143 172 18 (set (reg/v:SI 124 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":350:12 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 172 9 173 18 (set (pc)
        (label_ref 132)) 284 {*arm_jump}
     (nil)
 -> 132)
(barrier 173 172 156)
(code_label 156 173 155 19 43 (nil) [1 uses])
(note 155 156 6 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 6 155 174 19 (set (reg/v:SI 124 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":379:10 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 174 6 175 19 (set (pc)
        (label_ref 132)) 284 {*arm_jump}
     (nil)
 -> 132)
(barrier 175 174 160)
(code_label 160 175 159 20 44 (nil) [1 uses])
(note 159 160 10 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 10 159 132 20 (set (reg/v:SI 124 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":379:10 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 132 10 133 21 37 (nil) [7 uses])
(note 133 132 138 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(insn 138 133 139 21 (set (reg/i:SI 0 r0)
        (reg/v:SI 124 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":380:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 124 [ <retval> ])
        (nil)))
(insn 139 138 186 21 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":380:1 -1
     (nil))
(note 186 139 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_HallSensor_Stop (HAL_TIMEx_HallSensor_Stop, funcdef_no=334, decl_uid=9451, cgraph_uid=338, symbol_order=337)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs


  r137 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r128 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:45000
  r126 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:14500 VFP_LO_REGS:14500 ALL_REGS:14500 MEM:7500
  r124 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:29000 VFP_LO_REGS:29000 ALL_REGS:29000 MEM:15000
  r122 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:100000 VFP_LO_REGS:100000 ALL_REGS:100000 MEM:61000
  r120 costs: LO_REGS:0 HI_REGS:500 CALLER_SAVE_REGS:500 EVEN_REG:500 GENERAL_REGS:500 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r119 costs: LO_REGS:0 HI_REGS:500 CALLER_SAVE_REGS:500 EVEN_REG:500 GENERAL_REGS:500 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r117 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r115 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r114 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:45000 MEM:30000


Pass 1 for finding pseudo/allocno costs

    r137: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r136: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r135: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r134: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r133: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r132: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r131: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r130: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r129: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r128: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r127: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r126: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r125: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r124: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r123: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r122: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r121: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r120: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r119: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r118: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r116: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r137 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r128 costs: GENERAL_REGS:0 MEM:50000
  r126 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r124 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r122 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:105000 VFP_LO_REGS:105000 ALL_REGS:105000 MEM:70000
  r120 costs: LO_REGS:0 HI_REGS:500 CALLER_SAVE_REGS:500 EVEN_REG:500 GENERAL_REGS:500 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r119 costs: LO_REGS:0 HI_REGS:500 CALLER_SAVE_REGS:500 EVEN_REG:500 GENERAL_REGS:500 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r117 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r115 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r114 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:45000 MEM:30000

;;   ======================================================
;;   -- basic block 2 from 60 to 20 -- before reload
;;   ======================================================

;;	  0--> b  0: i   6 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   7 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  60 r137=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i   2 r122=r137                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i   9 r2=0                                    :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  11 r0=[r122]                               :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  10 r1=r2                                   :cortex_m4_ex:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  5--> b  0: i  12 {call [`TIM_CCxChannelCmd'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+0(-3)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  13 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  14 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  15 r114=[r122]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  17 r124=0x1111                             :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  16 r115=[r114+0x20]                        :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	 10--> b  0: i  19 {cc=cmp(r115&r124,0);clobber scratch;}  :cortex_m4_ex:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  20 pc={(cc!=0)?L33:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 11
;;   new head = 6
;;   new tail = 20

;;   ======================================================
;;   -- basic block 3 from 22 to 27 -- before reload
;;   ======================================================

;;	  0--> b  0: i  22 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  23 r117=[r114+0x20]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  24 r126=0x4444                             :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  26 {cc=cmp(r117&r126,0);clobber scratch;}  :cortex_m4_ex:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  27 pc={(cc!=0)?L33:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 22
;;   new tail = 27

;;   ======================================================
;;   -- basic block 4 from 29 to 32 -- before reload
;;   ======================================================

;;	  0--> b  0: i  29 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  30 r119=[r114]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  31 r120=r119&0xfffffffffffffffe            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  32 [r114]=r120                             :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 29
;;   new tail = 32

;;   ======================================================
;;   -- basic block 5 from 35 to 58 -- before reload
;;   ======================================================

;;	  0--> b  0: i  35 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  36 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  37 r128=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  39 [r122+0x3e]=r128#0                      :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  40 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  57 r0=0                                    :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  43 [r122+0x3f]=r128#0                      :cortex_m4_a:@GENERAL_REGS+0(0)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i  44 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  47 [r122+0x44]=r128#0                      :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  48 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  51 [r122+0x45]=r128#0                      :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  52 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  58 use r0                                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 6
;;   new head = 35
;;   new tail = 58


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_HallSensor_Stop

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={4d,4u} r1={3d,1u} r2={3d,2u} r3={2d} r7={1d,5u} r12={2d} r13={1d,6u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={3d,2u} r101={1d} r102={1d,5u} r103={1d,4u} r104={1d} r105={1d} r106={1d} r114={1d,4u} r115={1d,1u} r117={1d,1u} r119={1d,1u} r120={1d,1u} r122={1d,6u} r124={1d,1u} r126={1d,1u} r128={1d,4u} r137={1d,1u} 
;;    total ref usage 172{122d,50u,0e} in 37{36 regular + 1 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 8 2 NOTE_INSN_FUNCTION_BEG)
(note 8 3 18 2 NOTE_INSN_DELETED)
(note 18 8 6 2 NOTE_INSN_DELETED)
(debug_insn 6 18 7 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":390:3 -1
     (nil))
(debug_insn 7 6 60 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":395:3 -1
     (nil))
(insn 60 7 2 2 (set (reg:SI 137)
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":388:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(insn 2 60 9 2 (set (reg/v/f:SI 122 [ htim ])
        (reg:SI 137)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":388:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 137)
        (nil)))
(insn 9 2 11 2 (set (reg:SI 2 r2)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":395:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 11 9 10 2 (set (reg:SI 0 r0)
        (mem/f:SI (reg/v/f:SI 122 [ htim ]) [3 htim_11(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":395:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 10 11 12 2 (set (reg:SI 1 r1)
        (reg:SI 2 r2)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":395:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(call_insn 12 10 13 2 (parallel [
            (call (mem:SI (symbol_ref:SI ("TIM_CCxChannelCmd") [flags 0x41]  <function_decl 0000000006c0d200 TIM_CCxChannelCmd>) [0 TIM_CCxChannelCmd S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":395:3 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_DEAD (reg:SI 0 r0)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("TIM_CCxChannelCmd") [flags 0x41]  <function_decl 0000000006c0d200 TIM_CCxChannelCmd>)
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(debug_insn 13 12 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":398:3 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":398:3 -1
     (nil))
(insn 15 14 17 2 (set (reg/f:SI 114 [ _2 ])
        (mem/f:SI (reg/v/f:SI 122 [ htim ]) [3 htim_11(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":398:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 17 15 16 2 (set (reg:SI 124)
        (const_int 4369 [0x1111])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":398:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 16 17 19 2 (set (reg:SI 115 [ _3 ])
        (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 32 [0x20])) [1 _2->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":398:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 19 16 20 2 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 115 [ _3 ])
                        (reg:SI 124))
                    (const_int 0 [0])))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":398:3 92 {*andsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 124)
        (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
            (nil))))
(jump_insn 20 19 21 2 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 33)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":398:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 33)
(note 21 20 25 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 25 21 22 3 NOTE_INSN_DELETED)
(debug_insn 22 25 23 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":398:3 -1
     (nil))
(insn 23 22 24 3 (set (reg:SI 117 [ _5 ])
        (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 32 [0x20])) [1 _2->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":398:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 24 23 26 3 (set (reg:SI 126)
        (const_int 17476 [0x4444])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":398:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 26 24 27 3 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 117 [ _5 ])
                        (reg:SI 126))
                    (const_int 0 [0])))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":398:3 92 {*andsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 126)
        (expr_list:REG_DEAD (reg:SI 117 [ _5 ])
            (nil))))
(jump_insn 27 26 28 3 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 33)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":398:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 33)
(note 28 27 29 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 29 28 30 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":398:3 -1
     (nil))
(insn 30 29 31 4 (set (reg:SI 119 [ _7 ])
        (mem/v:SI (reg/f:SI 114 [ _2 ]) [1 _2->CR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":398:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 31 30 32 4 (set (reg:SI 120 [ _8 ])
        (and:SI (reg:SI 119 [ _7 ])
            (const_int -2 [0xfffffffffffffffe]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":398:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 119 [ _7 ])
        (nil)))
(insn 32 31 33 4 (set (mem/v:SI (reg/f:SI 114 [ _2 ]) [1 _2->CR1+0 S4 A32])
        (reg:SI 120 [ _8 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":398:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 120 [ _8 ])
        (expr_list:REG_DEAD (reg/f:SI 114 [ _2 ])
            (nil))))
(code_label 33 32 34 5 56 (nil) [2 uses])
(note 34 33 35 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 35 34 36 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":398:3 -1
     (nil))
(debug_insn 36 35 37 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":401:3 -1
     (nil))
(insn 37 36 39 5 (set (reg:SI 128)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":401:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 39 37 40 5 (set (mem/v:QI (plus:SI (reg/v/f:SI 122 [ htim ])
                (const_int 62 [0x3e])) [0 htim_11(D)->ChannelState[0]+0 S1 A16])
        (subreg:QI (reg:SI 128) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":401:3 263 {*arm_movqi_insn}
     (nil))
(debug_insn 40 39 57 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":402:3 -1
     (nil))
(insn 57 40 43 5 (set (reg/i:SI 0 r0)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":408:1 728 {*thumb2_movsi_vfp}
     (nil))
(insn 43 57 44 5 (set (mem/v:QI (plus:SI (reg/v/f:SI 122 [ htim ])
                (const_int 63 [0x3f])) [0 htim_11(D)->ChannelState[1]+0 S1 A8])
        (subreg:QI (reg:SI 128) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":402:3 263 {*arm_movqi_insn}
     (nil))
(debug_insn 44 43 47 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":403:3 -1
     (nil))
(insn 47 44 48 5 (set (mem/v:QI (plus:SI (reg/v/f:SI 122 [ htim ])
                (const_int 68 [0x44])) [0 htim_11(D)->ChannelNState[0]+0 S1 A32])
        (subreg:QI (reg:SI 128) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":403:3 263 {*arm_movqi_insn}
     (nil))
(debug_insn 48 47 51 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":404:3 -1
     (nil))
(insn 51 48 52 5 (set (mem/v:QI (plus:SI (reg/v/f:SI 122 [ htim ])
                (const_int 69 [0x45])) [0 htim_11(D)->ChannelNState[1]+0 S1 A8])
        (subreg:QI (reg:SI 128) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":404:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 128)
        (expr_list:REG_DEAD (reg/v/f:SI 122 [ htim ])
            (nil))))
(debug_insn 52 51 58 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":407:3 -1
     (nil))
(insn 58 52 63 5 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":408:1 -1
     (nil))
(note 63 58 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_HallSensor_Start_IT (HAL_TIMEx_HallSensor_Start_IT, funcdef_no=335, decl_uid=9453, cgraph_uid=339, symbol_order=338)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 22 n_edges 35 count 22 (    1)


HAL_TIMEx_HallSensor_Start_IT

Dataflow summary:
def_info->table_size = 157, use_info->table_size = 174
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={4d,4u} r1={3d,1u} r2={3d,1u} r3={2d} r7={1d,21u} r12={2d} r13={1d,22u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={15d,14u} r101={1d} r102={1d,21u} r103={1d,20u} r104={1d} r105={1d} r106={1d} r113={1d,3u} r114={1d,1u} r115={1d,1u} r116={1d,13u,7e} r117={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r122={1d,2u} r123={1d,2u} r124={1d,3u} r125={2d,4u} r126={6d,2u} r127={1d,10u} r130={1d,2u} r133={1d,1u} r136={1d,1u} r139={1d,1u} r140={1d,4u} r148={1d,1u} r149={1d,1u} r150={1d,1u} r151={1d,1u} r152={1d,1u} r153={1d,1u} r154={1d,1u} r157={1d,1u} 
;;    total ref usage 332{158d,167u,7e} in 102{101 regular + 1 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d3(0){ }d6(1){ }d9(2){ }d11(3){ }d12(7){ }d15(13){ }d17(14){ }d20(16){ }d22(17){ }d24(18){ }d26(19){ }d28(20){ }d30(21){ }d32(22){ }d34(23){ }d36(24){ }d38(25){ }d40(26){ }d42(27){ }d44(28){ }d46(29){ }d48(30){ }d50(31){ }d119(102){ }d120(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 18 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 122 123 124 126 127 130 133 136 139 157
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 122 123 124 126 127 130 133 136 139 157
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 124 126 127
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 124 126 127

( 2 )->[3]->( 21 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u19(7){ }u20(13){ }u21(102){ }u22(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 124 126 127
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 124 126 127
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 124 126 127
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 124 126 127

( 3 )->[4]->( 21 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u25(7){ }u26(13){ }u27(102){ }u28(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 124 126 127
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 124 126 127
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 127
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 127

( 4 )->[5]->( 21 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u31(7){ }u32(13){ }u33(102){ }u34(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 127
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 127
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 127
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 127

( 5 )->[6]->( 14 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u37(7){ }u38(13){ }u39(102){ }u40(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 127
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 127
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 113 114 115 116 140 148
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 127
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 100 [cc] 113 114 115 116 140 148
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116

( 6 )->[7]->( 14 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u65(7){ }u66(13){ }u67(102){ }u68(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116

( 7 )->[8]->( 14 9 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u71(7){ }u72(13){ }u73(102){ }u74(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; lr  def 	 100 [cc] 149
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; live  gen 	 100 [cc] 149
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116

( 8 )->[9]->( 14 10 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u79(7){ }u80(13){ }u81(102){ }u82(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; lr  def 	 100 [cc] 150
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; live  gen 	 100 [cc] 150
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116

( 9 )->[10]->( 14 11 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u87(7){ }u88(13){ }u89(102){ }u90(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; lr  def 	 100 [cc] 151
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; live  gen 	 100 [cc] 151
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116

( 10 )->[11]->( 14 12 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u95(7){ }u96(13){ }u97(102){ }u98(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; lr  def 	 100 [cc] 152
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; live  gen 	 100 [cc] 152
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116

( 11 )->[12]->( 14 13 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u103(7){ }u104(13){ }u105(102){ }u106(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; lr  def 	 100 [cc] 153
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; live  gen 	 100 [cc] 153
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116

( 12 )->[13]->( 14 17 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u111(7){ }u112(13){ }u113(102){ }u114(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; lr  def 	 100 [cc] 154
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; live  gen 	 100 [cc] 154
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116

( 12 10 11 9 8 7 6 13 )->[14]->( 15 19 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u119(7){ }u120(13){ }u121(102){ }u122(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; lr  def 	 100 [cc] 117 125
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; live  gen 	 100 [cc] 117 125
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 125
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 125

( 14 )->[15]->( 16 20 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u130(7){ }u131(13){ }u132(102){ }u133(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 125
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 125
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116

( 15 )->[16]->( 21 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u136(7){ }u137(13){ }u138(102){ }u139(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; lr  def 	 118 119 126
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; live  gen 	 118 119 126
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126

( 13 )->[17]->( 21 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u144(7){ }u145(13){ }u146(102){ }u147(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; lr  def 	 120 121 126
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; live  gen 	 120 121 126
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126

( 2 )->[18]->( 21 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u152(7){ }u153(13){ }u154(102){ }u155(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 126
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 126
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126

( 14 )->[19]->( 21 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u156(7){ }u157(13){ }u158(102){ }u159(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 126
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 126
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126

( 15 )->[20]->( 21 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u160(7){ }u161(13){ }u162(102){ }u163(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 126
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 126
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126

( 5 20 4 18 3 17 16 19 )->[21]->( 1 )
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u164(7){ }u165(13){ }u166(102){ }u167(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 21 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u170(0){ }u171(7){ }u172(13){ }u173(102){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 41 to worklist
  Adding insn 34 to worklist
  Adding insn 28 to worklist
  Adding insn 22 to worklist
  Adding insn 16 to worklist
  Adding insn 44 to worklist
  Adding insn 47 to worklist
  Adding insn 50 to worklist
  Adding insn 82 to worklist
  Adding insn 77 to worklist
  Adding insn 72 to worklist
  Adding insn 70 to worklist
  Adding insn 67 to worklist
  Adding insn 63 to worklist
  Adding insn 59 to worklist
  Adding insn 55 to worklist
  Adding insn 85 to worklist
  Adding insn 89 to worklist
  Adding insn 93 to worklist
  Adding insn 97 to worklist
  Adding insn 101 to worklist
  Adding insn 105 to worklist
  Adding insn 109 to worklist
  Adding insn 119 to worklist
  Adding insn 113 to worklist
  Adding insn 122 to worklist
  Adding insn 172 to worklist
  Adding insn 127 to worklist
  Adding insn 125 to worklist
  Adding insn 174 to worklist
  Adding insn 135 to worklist
  Adding insn 133 to worklist
  Adding insn 176 to worklist
  Adding insn 178 to worklist
  Adding insn 143 to worklist
Finished finding needed instructions:
processing block 21 lr out =  0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 142 to worklist
processing block 18 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126
  Adding insn 9 to worklist
processing block 16 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126
  Adding insn 7 to worklist
  Adding insn 126 to worklist
processing block 20 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126
  Adding insn 10 to worklist
processing block 15 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
  Adding insn 121 to worklist
processing block 19 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126
  Adding insn 6 to worklist
processing block 14 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 125
  Adding insn 118 to worklist
  Adding insn 181 to worklist
  Adding insn 180 to worklist
processing block 17 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126
  Adding insn 5 to worklist
  Adding insn 134 to worklist
processing block 13 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
  Adding insn 108 to worklist
  Adding insn 107 to worklist
processing block 12 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
  Adding insn 104 to worklist
  Adding insn 103 to worklist
processing block 11 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
  Adding insn 100 to worklist
  Adding insn 99 to worklist
processing block 10 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
  Adding insn 96 to worklist
  Adding insn 95 to worklist
processing block 9 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
  Adding insn 92 to worklist
  Adding insn 91 to worklist
processing block 8 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
  Adding insn 88 to worklist
  Adding insn 87 to worklist
processing block 7 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
  Adding insn 84 to worklist
processing block 6 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
  Adding insn 81 to worklist
  Adding insn 80 to worklist
  Adding insn 79 to worklist
  Adding insn 76 to worklist
  Adding insn 75 to worklist
  Adding insn 74 to worklist
  Adding insn 71 to worklist
  Adding insn 69 to worklist
  Adding insn 53 to worklist
processing block 5 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 127
  Adding insn 49 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 127
  Adding insn 46 to worklist
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 124 126 127
  Adding insn 43 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 124 126 127
  Adding insn 40 to worklist
  Adding insn 36 to worklist
  Adding insn 30 to worklist
  Adding insn 24 to worklist
  Adding insn 18 to worklist
  Adding insn 2 to worklist
  Adding insn 171 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 22 n_edges 35 count 22 (    1)

Pass 0 for finding pseudo/allocno costs


  r157 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r154 costs: LO_REGS:0 HI_REGS:6 CALLER_SAVE_REGS:6 EVEN_REG:6 GENERAL_REGS:6 VFP_D0_D7_REGS:87 VFP_LO_REGS:87 ALL_REGS:87 MEM:45
  r153 costs: LO_REGS:0 HI_REGS:8 CALLER_SAVE_REGS:8 EVEN_REG:8 GENERAL_REGS:8 VFP_D0_D7_REGS:116 VFP_LO_REGS:116 ALL_REGS:116 MEM:60
  r152 costs: LO_REGS:0 HI_REGS:12 CALLER_SAVE_REGS:12 EVEN_REG:12 GENERAL_REGS:12 VFP_D0_D7_REGS:174 VFP_LO_REGS:174 ALL_REGS:174 MEM:90
  r151 costs: LO_REGS:0 HI_REGS:18 CALLER_SAVE_REGS:18 EVEN_REG:18 GENERAL_REGS:18 VFP_D0_D7_REGS:261 VFP_LO_REGS:261 ALL_REGS:261 MEM:135
  r150 costs: LO_REGS:0 HI_REGS:28 CALLER_SAVE_REGS:28 EVEN_REG:28 GENERAL_REGS:28 VFP_D0_D7_REGS:406 VFP_LO_REGS:406 ALL_REGS:406 MEM:210
  r149 costs: LO_REGS:0 HI_REGS:40 CALLER_SAVE_REGS:40 EVEN_REG:40 GENERAL_REGS:40 VFP_D0_D7_REGS:580 VFP_LO_REGS:580 ALL_REGS:580 MEM:300
  r148 costs: LO_REGS:0 HI_REGS:82 CALLER_SAVE_REGS:82 EVEN_REG:82 GENERAL_REGS:82 VFP_D0_D7_REGS:1189 VFP_LO_REGS:1189 ALL_REGS:1189 MEM:615
  r140 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:1845
  r139 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:11000
  r136 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:11000
  r133 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:11000
  r130 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:21000
  r127 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:73690 VFP_LO_REGS:73690 ALL_REGS:73690 MEM:43460
  r126 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:37546 VFP_LO_REGS:37546 ALL_REGS:37546 MEM:22695
  r125 costs: LO_REGS:0 HI_REGS:76 CALLER_SAVE_REGS:76 EVEN_REG:76 GENERAL_REGS:76 VFP_D0_D7_REGS:2617 VFP_LO_REGS:2617 ALL_REGS:2617 MEM:1580
  r124 costs: LO_REGS:82 HI_REGS:82 CALLER_SAVE_REGS:82 EVEN_REG:82 GENERAL_REGS:82 VFP_D0_D7_REGS:17490 VFP_LO_REGS:17490 ALL_REGS:17490 MEM:11660
  r123 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:18750 VFP_LO_REGS:18750 ALL_REGS:18750 MEM:12500
  r122 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:22500 VFP_LO_REGS:22500 ALL_REGS:22500 MEM:15000
  r121 costs: LO_REGS:0 HI_REGS:4 CALLER_SAVE_REGS:4 EVEN_REG:4 GENERAL_REGS:4 VFP_D0_D7_REGS:60 VFP_LO_REGS:60 ALL_REGS:60 MEM:40
  r120 costs: LO_REGS:0 HI_REGS:4 CALLER_SAVE_REGS:4 EVEN_REG:4 GENERAL_REGS:4 VFP_D0_D7_REGS:60 VFP_LO_REGS:60 ALL_REGS:60 MEM:40
  r119 costs: LO_REGS:0 HI_REGS:32 CALLER_SAVE_REGS:32 EVEN_REG:32 GENERAL_REGS:32 VFP_D0_D7_REGS:480 VFP_LO_REGS:480 ALL_REGS:480 MEM:320
  r118 costs: LO_REGS:0 HI_REGS:32 CALLER_SAVE_REGS:32 EVEN_REG:32 GENERAL_REGS:32 VFP_D0_D7_REGS:480 VFP_LO_REGS:480 ALL_REGS:480 MEM:320
  r117 costs: LO_REGS:0 HI_REGS:76 CALLER_SAVE_REGS:76 EVEN_REG:76 GENERAL_REGS:76 VFP_D0_D7_REGS:1140 VFP_LO_REGS:1140 ALL_REGS:1140 MEM:760
  r116 costs: LO_REGS:0 HI_REGS:82 CALLER_SAVE_REGS:82 EVEN_REG:82 GENERAL_REGS:82 VFP_D0_D7_REGS:3600 VFP_LO_REGS:3600 ALL_REGS:3600 MEM:2400
  r115 costs: LO_REGS:0 HI_REGS:82 CALLER_SAVE_REGS:82 EVEN_REG:82 GENERAL_REGS:82 VFP_D0_D7_REGS:1230 VFP_LO_REGS:1230 ALL_REGS:1230 MEM:820
  r114 costs: LO_REGS:0 HI_REGS:82 CALLER_SAVE_REGS:82 EVEN_REG:82 GENERAL_REGS:82 VFP_D0_D7_REGS:1230 VFP_LO_REGS:1230 ALL_REGS:1230 MEM:820
  r113 costs: LO_REGS:82 HI_REGS:164 CALLER_SAVE_REGS:164 EVEN_REG:164 GENERAL_REGS:164 VFP_D0_D7_REGS:2460 VFP_LO_REGS:2460 ALL_REGS:2460 MEM:1640


Pass 1 for finding pseudo/allocno costs

    r157: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r156: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r155: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r154: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r153: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r152: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r151: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r150: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r149: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r148: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r147: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r146: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r145: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r144: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r143: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r142: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r141: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r140: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r139: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r138: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r137: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r136: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r135: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r134: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r133: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r132: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r131: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r130: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r129: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r128: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r127: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r126: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r125: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r124: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r123: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r122: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r121: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r120: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r119: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r118: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r116: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r157 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r154 costs: LO_REGS:0 HI_REGS:6 CALLER_SAVE_REGS:6 EVEN_REG:6 GENERAL_REGS:6 VFP_D0_D7_REGS:90 VFP_LO_REGS:90 ALL_REGS:90 MEM:60
  r153 costs: LO_REGS:0 HI_REGS:8 CALLER_SAVE_REGS:8 EVEN_REG:8 GENERAL_REGS:8 VFP_D0_D7_REGS:120 VFP_LO_REGS:120 ALL_REGS:120 MEM:80
  r152 costs: LO_REGS:0 HI_REGS:12 CALLER_SAVE_REGS:12 EVEN_REG:12 GENERAL_REGS:12 VFP_D0_D7_REGS:180 VFP_LO_REGS:180 ALL_REGS:180 MEM:120
  r151 costs: LO_REGS:0 HI_REGS:18 CALLER_SAVE_REGS:18 EVEN_REG:18 GENERAL_REGS:18 VFP_D0_D7_REGS:270 VFP_LO_REGS:270 ALL_REGS:270 MEM:180
  r150 costs: LO_REGS:0 HI_REGS:28 CALLER_SAVE_REGS:28 EVEN_REG:28 GENERAL_REGS:28 VFP_D0_D7_REGS:420 VFP_LO_REGS:420 ALL_REGS:420 MEM:280
  r149 costs: LO_REGS:0 HI_REGS:40 CALLER_SAVE_REGS:40 EVEN_REG:40 GENERAL_REGS:40 VFP_D0_D7_REGS:600 VFP_LO_REGS:600 ALL_REGS:600 MEM:400
  r148 costs: LO_REGS:0 HI_REGS:82 CALLER_SAVE_REGS:82 EVEN_REG:82 GENERAL_REGS:82 VFP_D0_D7_REGS:1230 VFP_LO_REGS:1230 ALL_REGS:1230 MEM:820
  r140 costs: GENERAL_REGS:0 MEM:2050
  r139 costs: GENERAL_REGS:0 MEM:20000
  r136 costs: GENERAL_REGS:0 MEM:20000
  r133 costs: GENERAL_REGS:0 MEM:20000
  r130 costs: GENERAL_REGS:0 MEM:30000
  r127 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:78690 VFP_LO_REGS:78690 ALL_REGS:78690 MEM:52460
  r126 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:53085 VFP_LO_REGS:53085 ALL_REGS:38085 MEM:35390
  r125 costs: LO_REGS:0 HI_REGS:76 CALLER_SAVE_REGS:76 EVEN_REG:76 GENERAL_REGS:76 VFP_D0_D7_REGS:2655 VFP_LO_REGS:2655 ALL_REGS:2655 MEM:1770
  r124 costs: GENERAL_REGS:82 VFP_D0_D7_REGS:18105 VFP_LO_REGS:18105 ALL_REGS:17490 MEM:12070
  r123 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:18750 VFP_LO_REGS:18750 ALL_REGS:18750 MEM:12500
  r122 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:22500 VFP_LO_REGS:22500 ALL_REGS:22500 MEM:15000
  r121 costs: LO_REGS:0 HI_REGS:4 CALLER_SAVE_REGS:4 EVEN_REG:4 GENERAL_REGS:4 VFP_D0_D7_REGS:60 VFP_LO_REGS:60 ALL_REGS:60 MEM:40
  r120 costs: LO_REGS:0 HI_REGS:4 CALLER_SAVE_REGS:4 EVEN_REG:4 GENERAL_REGS:4 VFP_D0_D7_REGS:60 VFP_LO_REGS:60 ALL_REGS:60 MEM:40
  r119 costs: LO_REGS:0 HI_REGS:32 CALLER_SAVE_REGS:32 EVEN_REG:32 GENERAL_REGS:32 VFP_D0_D7_REGS:480 VFP_LO_REGS:480 ALL_REGS:480 MEM:320
  r118 costs: LO_REGS:0 HI_REGS:32 CALLER_SAVE_REGS:32 EVEN_REG:32 GENERAL_REGS:32 VFP_D0_D7_REGS:480 VFP_LO_REGS:480 ALL_REGS:480 MEM:320
  r117 costs: LO_REGS:0 HI_REGS:76 CALLER_SAVE_REGS:76 EVEN_REG:76 GENERAL_REGS:76 VFP_D0_D7_REGS:1140 VFP_LO_REGS:1140 ALL_REGS:1140 MEM:760
  r116 costs: LO_REGS:0 HI_REGS:82 CALLER_SAVE_REGS:82 EVEN_REG:82 GENERAL_REGS:82 VFP_D0_D7_REGS:3600 VFP_LO_REGS:3600 ALL_REGS:3600 MEM:2400
  r115 costs: LO_REGS:0 HI_REGS:82 CALLER_SAVE_REGS:82 EVEN_REG:82 GENERAL_REGS:82 VFP_D0_D7_REGS:1230 VFP_LO_REGS:1230 ALL_REGS:1230 MEM:820
  r114 costs: LO_REGS:0 HI_REGS:82 CALLER_SAVE_REGS:82 EVEN_REG:82 GENERAL_REGS:82 VFP_D0_D7_REGS:1230 VFP_LO_REGS:1230 ALL_REGS:1230 MEM:820
  r113 costs: LO_REGS:82 HI_REGS:246 CALLER_SAVE_REGS:246 EVEN_REG:246 GENERAL_REGS:164 VFP_D0_D7_REGS:3075 VFP_LO_REGS:3075 ALL_REGS:2460 MEM:2050

;;   ======================================================
;;   -- basic block 2 from 171 to 41 -- before reload
;;   ======================================================

;;	  0--> b  0: i  13 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  14 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 171 r157=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i   2 r127=r157                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  16 r130=zxn([r127+0x3e])                   :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  22 r133=zxn([r127+0x3f])                   :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  28 r136=zxn([r127+0x44])                   :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  34 r139=zxn([r127+0x45])                   :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  18 r126=zxn(r130#0)                        :cortex_m4_ex:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  7--> b  0: i  19 loc r126#0                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  20 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  24 r122=zxn(r133#0)                        :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  25 loc r122#0                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  26 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  30 r123=zxn(r136#0)                        :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  31 loc r123#0                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  32 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  36 r124=zxn(r139#0)                        :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  37 loc r124#0                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  38 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  39 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  40 cc=cmp(r130,0x1)                        :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 12--> b  0: i  41 pc={(cc!=0)?L148:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 12
;;   new head = 13
;;   new tail = 41

;;   ======================================================
;;   -- basic block 3 from 43 to 44 -- before reload
;;   ======================================================

;;	  0--> b  0: i  43 cc=cmp(r122,0x1)                        :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  44 pc={(cc!=0)?L136:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 43
;;   new tail = 44

;;   ======================================================
;;   -- basic block 4 from 46 to 47 -- before reload
;;   ======================================================

;;	  0--> b  0: i  46 cc=cmp(r123,0x1)                        :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  47 pc={(cc!=0)?L136:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 46
;;   new tail = 47

;;   ======================================================
;;   -- basic block 5 from 49 to 50 -- before reload
;;   ======================================================

;;	  0--> b  0: i  49 cc=cmp(r124,0x1)                        :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  50 pc={(cc!=0)?L136:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 49
;;   new tail = 50

;;   ======================================================
;;   -- basic block 6 from 52 to 82 -- before reload
;;   ======================================================

;;	  0--> b  0: i  52 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  69 r113=[r127]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  53 r140=0x2                                :cortex_m4_ex:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  2--> b  0: i  55 [r127+0x3e]=r140#0                      :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  56 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  59 [r127+0x3f]=r140#0                      :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  60 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  63 [r127+0x44]=r140#0                      :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  64 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  67 [r127+0x45]=r140#0                      :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  68 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  70 r114=[r113+0xc]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  74 r2=r124                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  71 r115=r114|0x2                           :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  9--> b  0: i  72 [r113+0xc]=r115                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  73 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  75 r1=0                                    :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  76 r0=r113                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i  77 {call [`TIM_CCxChannelCmd'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+0(-3)VFP_LO_REGS+0(0)
;;	 12--> b  0: i  78 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 13--> b  0: i  79 r116=[r127]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 14--> b  0: i  80 r148=0x40012c00                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 16--> b  0: i  81 cc=cmp(r116,r148)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 17--> b  0: i  82 pc={(cc==0)?L110:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 17
;;   new head = 52
;;   new tail = 82

;;   ======================================================
;;   -- basic block 7 from 84 to 85 -- before reload
;;   ======================================================

;;	  0--> b  0: i  84 cc=cmp(r116,0x40000000)                 :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  85 pc={(cc==0)?L110:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 84
;;   new tail = 85

;;   ======================================================
;;   -- basic block 8 from 87 to 89 -- before reload
;;   ======================================================

;;	  0--> b  0: i  87 r149=0x40000400                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  88 cc=cmp(r116,r149)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  89 pc={(cc==0)?L110:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 87
;;   new tail = 89

;;   ======================================================
;;   -- basic block 9 from 91 to 93 -- before reload
;;   ======================================================

;;	  0--> b  0: i  91 r150=0x40000800                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  92 cc=cmp(r116,r150)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  93 pc={(cc==0)?L110:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 91
;;   new tail = 93

;;   ======================================================
;;   -- basic block 10 from 95 to 97 -- before reload
;;   ======================================================

;;	  0--> b  0: i  95 r151=0x40000c00                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  96 cc=cmp(r116,r151)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  97 pc={(cc==0)?L110:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 95
;;   new tail = 97

;;   ======================================================
;;   -- basic block 11 from 99 to 101 -- before reload
;;   ======================================================

;;	  0--> b  0: i  99 r152=0x40013400                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 100 cc=cmp(r116,r152)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 101 pc={(cc==0)?L110:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 99
;;   new tail = 101

;;   ======================================================
;;   -- basic block 12 from 103 to 105 -- before reload
;;   ======================================================

;;	  0--> b  0: i 103 r153=0x40014000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 104 cc=cmp(r116,r153)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 105 pc={(cc==0)?L110:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 103
;;   new tail = 105

;;   ======================================================
;;   -- basic block 13 from 107 to 109 -- before reload
;;   ======================================================

;;	  0--> b  0: i 107 r154=0x40015000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 108 cc=cmp(r116,r154)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 109 pc={(cc!=0)?L130:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 107
;;   new tail = 109

;;   ======================================================
;;   -- basic block 14 from 112 to 119 -- before reload
;;   ======================================================

;;	  0--> b  0: i 112 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 113 r117=[r116+0x8]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 180 r125=0x10007                            :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 181 r125=r117&r125                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 116 loc r125                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 117 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 118 cc=cmp(r125,0x6)                        :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 119 pc={(cc==0)?L160:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 112
;;   new tail = 119

;;   ======================================================
;;   -- basic block 15 from 121 to 122 -- before reload
;;   ======================================================

;;	  0--> b  0: i 121 cc=cmp(r125,0x10000)                    :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 122 pc={(cc==0)?L164:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 121
;;   new tail = 122

;;   ======================================================
;;   -- basic block 16 from 124 to 172 -- before reload
;;   ======================================================

;;	  0--> b  0: i 124 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 125 r118=[r116]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i   7 r126=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 126 r119=r118|0x1                           :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i 127 [r116]=r119                             :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 172 pc=L136                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 124
;;   new tail = 172

;;   ======================================================
;;   -- basic block 17 from 132 to 174 -- before reload
;;   ======================================================

;;	  0--> b  0: i 132 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 133 r120=[r116]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i   5 r126=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 134 r121=r120|0x1                           :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i 135 [r116]=r121                             :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 174 pc=L136                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 132
;;   new tail = 174

;;   ======================================================
;;   -- basic block 18 from 9 to 176 -- before reload
;;   ======================================================

;;	  0--> b  0: i   9 r126=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 176 pc=L136                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 9
;;   new tail = 176

;;   ======================================================
;;   -- basic block 19 from 6 to 178 -- before reload
;;   ======================================================

;;	  0--> b  0: i   6 r126=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 178 pc=L136                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 6
;;   new tail = 178

;;   ======================================================
;;   -- basic block 20 from 10 to 10 -- before reload
;;   ======================================================

;;	  0--> b  0: i  10 r126=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 10
;;   new tail = 10

;;   ======================================================
;;   -- basic block 21 from 142 to 143 -- before reload
;;   ======================================================

;;	  0--> b  0: i 142 r0=r126                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 143 use r0                                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 142
;;   new tail = 143


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_HallSensor_Start_IT

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={4d,4u} r1={3d,1u} r2={3d,1u} r3={2d} r7={1d,21u} r12={2d} r13={1d,22u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={15d,14u} r101={1d} r102={1d,21u} r103={1d,20u} r104={1d} r105={1d} r106={1d} r113={1d,3u} r114={1d,1u} r115={1d,1u} r116={1d,13u,7e} r117={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r122={1d,2u} r123={1d,2u} r124={1d,3u} r125={2d,4u} r126={6d,2u} r127={1d,10u} r130={1d,2u} r133={1d,1u} r136={1d,1u} r139={1d,1u} r140={1d,4u} r148={1d,1u} r149={1d,1u} r150={1d,1u} r151={1d,1u} r152={1d,1u} r153={1d,1u} r154={1d,1u} r157={1d,1u} 
;;    total ref usage 332{158d,167u,7e} in 102{101 regular + 1 call} insns.
(note 1 0 11 NOTE_INSN_DELETED)
(note 11 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 11 13 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 13 3 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":417:3 -1
     (nil))
(debug_insn 14 13 171 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":418:3 -1
     (nil))
(insn 171 14 2 2 (set (reg:SI 157)
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":416:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(insn 2 171 16 2 (set (reg/v/f:SI 127 [ htim ])
        (reg:SI 157)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":416:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 157)
        (nil)))
(insn 16 2 22 2 (set (reg:SI 130 [ htim_13(D)->ChannelState[0] ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 127 [ htim ])
                    (const_int 62 [0x3e])) [0 htim_13(D)->ChannelState[0]+0 S1 A16]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":418:31 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 22 16 28 2 (set (reg:SI 133 [ htim_13(D)->ChannelState[1] ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 127 [ htim ])
                    (const_int 63 [0x3f])) [0 htim_13(D)->ChannelState[1]+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":419:31 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 28 22 34 2 (set (reg:SI 136 [ htim_13(D)->ChannelNState[0] ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 127 [ htim ])
                    (const_int 68 [0x44])) [0 htim_13(D)->ChannelNState[0]+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":420:31 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 34 28 18 2 (set (reg:SI 139 [ htim_13(D)->ChannelNState[1] ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 127 [ htim ])
                    (const_int 69 [0x45])) [0 htim_13(D)->ChannelNState[1]+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":421:31 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 18 34 19 2 (set (reg/v:SI 126 [ <retval> ])
        (zero_extend:SI (subreg:QI (reg:SI 130 [ htim_13(D)->ChannelState[0] ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":418:31 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(debug_insn 19 18 20 2 (var_location:QI channel_1_state (subreg:QI (reg/v:SI 126 [ <retval> ]) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":418:31 -1
     (nil))
(debug_insn 20 19 24 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":419:3 -1
     (nil))
(insn 24 20 25 2 (set (reg/v:SI 122 [ channel_2_state ])
        (zero_extend:SI (subreg:QI (reg:SI 133 [ htim_13(D)->ChannelState[1] ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":419:31 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 133 [ htim_13(D)->ChannelState[1] ])
        (nil)))
(debug_insn 25 24 26 2 (var_location:QI channel_2_state (subreg:QI (reg/v:SI 122 [ channel_2_state ]) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":419:31 -1
     (nil))
(debug_insn 26 25 30 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":420:3 -1
     (nil))
(insn 30 26 31 2 (set (reg/v:SI 123 [ complementary_channel_1_state ])
        (zero_extend:SI (subreg:QI (reg:SI 136 [ htim_13(D)->ChannelNState[0] ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":420:31 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 136 [ htim_13(D)->ChannelNState[0] ])
        (nil)))
(debug_insn 31 30 32 2 (var_location:QI complementary_channel_1_state (subreg:QI (reg/v:SI 123 [ complementary_channel_1_state ]) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":420:31 -1
     (nil))
(debug_insn 32 31 36 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":421:3 -1
     (nil))
(insn 36 32 37 2 (set (reg/v:SI 124 [ complementary_channel_2_state ])
        (zero_extend:SI (subreg:QI (reg:SI 139 [ htim_13(D)->ChannelNState[1] ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":421:31 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 139 [ htim_13(D)->ChannelNState[1] ])
        (nil)))
(debug_insn 37 36 38 2 (var_location:QI complementary_channel_2_state (subreg:QI (reg/v:SI 124 [ complementary_channel_2_state ]) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":421:31 -1
     (nil))
(debug_insn 38 37 39 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":424:3 -1
     (nil))
(debug_insn 39 38 40 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":427:3 -1
     (nil))
(insn 40 39 41 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 130 [ htim_13(D)->ChannelState[0] ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":427:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 130 [ htim_13(D)->ChannelState[0] ])
        (nil)))
(jump_insn 41 40 42 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 148)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":427:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 148)
(note 42 41 43 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 43 42 44 3 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 122 [ channel_2_state ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":428:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 122 [ channel_2_state ])
        (nil)))
(jump_insn 44 43 45 3 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 136)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":428:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 136)
(note 45 44 46 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 46 45 47 4 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 123 [ complementary_channel_1_state ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":429:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 123 [ complementary_channel_1_state ])
        (nil)))
(jump_insn 47 46 48 4 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 136)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":429:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 136)
(note 48 47 49 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 49 48 50 5 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 124 [ complementary_channel_2_state ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":430:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 50 49 51 5 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 136)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":430:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 719407028 (nil)))
 -> 136)
(note 51 50 52 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 52 51 69 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":436:3 -1
     (nil))
(insn 69 52 53 6 (set (reg/f:SI 113 [ _1 ])
        (mem/f:SI (reg/v/f:SI 127 [ htim ]) [3 htim_13(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":442:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 53 69 55 6 (set (reg:SI 140)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":436:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 55 53 56 6 (set (mem/v:QI (plus:SI (reg/v/f:SI 127 [ htim ])
                (const_int 62 [0x3e])) [0 htim_13(D)->ChannelState[0]+0 S1 A16])
        (subreg:QI (reg:SI 140) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":436:3 263 {*arm_movqi_insn}
     (nil))
(debug_insn 56 55 59 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":437:3 -1
     (nil))
(insn 59 56 60 6 (set (mem/v:QI (plus:SI (reg/v/f:SI 127 [ htim ])
                (const_int 63 [0x3f])) [0 htim_13(D)->ChannelState[1]+0 S1 A8])
        (subreg:QI (reg:SI 140) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":437:3 263 {*arm_movqi_insn}
     (nil))
(debug_insn 60 59 63 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":438:3 -1
     (nil))
(insn 63 60 64 6 (set (mem/v:QI (plus:SI (reg/v/f:SI 127 [ htim ])
                (const_int 68 [0x44])) [0 htim_13(D)->ChannelNState[0]+0 S1 A32])
        (subreg:QI (reg:SI 140) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":438:3 263 {*arm_movqi_insn}
     (nil))
(debug_insn 64 63 67 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":439:3 -1
     (nil))
(insn 67 64 68 6 (set (mem/v:QI (plus:SI (reg/v/f:SI 127 [ htim ])
                (const_int 69 [0x45])) [0 htim_13(D)->ChannelNState[1]+0 S1 A8])
        (subreg:QI (reg:SI 140) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":439:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 140)
        (nil)))
(debug_insn 68 67 70 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":442:3 -1
     (nil))
(insn 70 68 74 6 (set (reg:SI 114 [ _2 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 12 [0xc])) [1 _1->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":442:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 74 70 71 6 (set (reg:SI 2 r2)
        (reg/v:SI 124 [ complementary_channel_2_state ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":447:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 124 [ complementary_channel_2_state ])
        (expr_list:REG_EQUAL (const_int 1 [0x1])
            (nil))))
(insn 71 74 72 6 (set (reg:SI 115 [ _3 ])
        (ior:SI (reg:SI 114 [ _2 ])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":442:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(insn 72 71 73 6 (set (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 12 [0xc])) [1 _1->DIER+0 S4 A32])
        (reg:SI 115 [ _3 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":442:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (nil)))
(debug_insn 73 72 75 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":447:3 -1
     (nil))
(insn 75 73 76 6 (set (reg:SI 1 r1)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":447:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 76 75 77 6 (set (reg:SI 0 r0)
        (reg/f:SI 113 [ _1 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":447:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 113 [ _1 ])
        (nil)))
(call_insn 77 76 78 6 (parallel [
            (call (mem:SI (symbol_ref:SI ("TIM_CCxChannelCmd") [flags 0x41]  <function_decl 0000000006c0d200 TIM_CCxChannelCmd>) [0 TIM_CCxChannelCmd S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":447:3 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_DEAD (reg:SI 0 r0)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("TIM_CCxChannelCmd") [flags 0x41]  <function_decl 0000000006c0d200 TIM_CCxChannelCmd>)
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(debug_insn 78 77 79 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":450:3 -1
     (nil))
(insn 79 78 80 6 (set (reg/f:SI 116 [ _4 ])
        (mem/f:SI (reg/v/f:SI 127 [ htim ]) [3 htim_13(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":450:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 127 [ htim ])
        (nil)))
(insn 80 79 81 6 (set (reg:SI 148)
        (const_int 1073818624 [0x40012c00])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":450:6 728 {*thumb2_movsi_vfp}
     (nil))
(insn 81 80 82 6 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 116 [ _4 ])
            (reg:SI 148))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":450:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 148)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 116 [ _4 ])
                (const_int 1073818624 [0x40012c00]))
            (nil))))
(jump_insn 82 81 83 6 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 110)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":450:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 110)
(note 83 82 84 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 84 83 85 7 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 116 [ _4 ])
            (const_int 1073741824 [0x40000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":450:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 85 84 86 7 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 110)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":450:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 110)
(note 86 85 87 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 87 86 88 8 (set (reg:SI 149)
        (const_int 1073742848 [0x40000400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":450:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 88 87 89 8 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 116 [ _4 ])
            (reg:SI 149))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":450:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 149)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 116 [ _4 ])
                (const_int 1073742848 [0x40000400]))
            (nil))))
(jump_insn 89 88 90 8 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 110)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":450:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 110)
(note 90 89 91 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 91 90 92 9 (set (reg:SI 150)
        (const_int 1073743872 [0x40000800])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":450:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 92 91 93 9 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 116 [ _4 ])
            (reg:SI 150))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":450:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 150)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 116 [ _4 ])
                (const_int 1073743872 [0x40000800]))
            (nil))))
(jump_insn 93 92 94 9 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 110)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":450:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 110)
(note 94 93 95 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 95 94 96 10 (set (reg:SI 151)
        (const_int 1073744896 [0x40000c00])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":450:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 96 95 97 10 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 116 [ _4 ])
            (reg:SI 151))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":450:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 151)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 116 [ _4 ])
                (const_int 1073744896 [0x40000c00]))
            (nil))))
(jump_insn 97 96 98 10 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 110)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":450:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 110)
(note 98 97 99 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 99 98 100 11 (set (reg:SI 152)
        (const_int 1073820672 [0x40013400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":450:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 100 99 101 11 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 116 [ _4 ])
            (reg:SI 152))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":450:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 152)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 116 [ _4 ])
                (const_int 1073820672 [0x40013400]))
            (nil))))
(jump_insn 101 100 102 11 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 110)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":450:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 110)
(note 102 101 103 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 103 102 104 12 (set (reg:SI 153)
        (const_int 1073823744 [0x40014000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":450:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 104 103 105 12 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 116 [ _4 ])
            (reg:SI 153))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":450:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 153)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 116 [ _4 ])
                (const_int 1073823744 [0x40014000]))
            (nil))))
(jump_insn 105 104 106 12 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 110)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":450:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 110)
(note 106 105 107 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 107 106 108 13 (set (reg:SI 154)
        (const_int 1073827840 [0x40015000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":450:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 108 107 109 13 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 116 [ _4 ])
            (reg:SI 154))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":450:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 154)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 116 [ _4 ])
                (const_int 1073827840 [0x40015000]))
            (nil))))
(jump_insn 109 108 110 13 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 130)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":450:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 130)
(code_label 110 109 111 14 60 (nil) [7 uses])
(note 111 110 114 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(note 114 111 112 14 NOTE_INSN_DELETED)
(debug_insn 112 114 113 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":452:5 -1
     (nil))
(insn 113 112 180 14 (set (reg:SI 117 [ _5 ])
        (mem/v:SI (plus:SI (reg/f:SI 116 [ _4 ])
                (const_int 8 [0x8])) [1 _4->SMCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":452:29 728 {*thumb2_movsi_vfp}
     (nil))
(insn 180 113 181 14 (set (reg/v:SI 125 [ tmpsmcr ])
        (const_int 65543 [0x10007])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":452:13 728 {*thumb2_movsi_vfp}
     (nil))
(insn 181 180 116 14 (set (reg/v:SI 125 [ tmpsmcr ])
        (and:SI (reg:SI 117 [ _5 ])
            (reg/v:SI 125 [ tmpsmcr ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":452:13 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 117 [ _5 ])
        (nil)))
(debug_insn 116 181 117 14 (var_location:SI tmpsmcr (reg/v:SI 125 [ tmpsmcr ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":452:13 -1
     (nil))
(debug_insn 117 116 118 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":453:5 -1
     (nil))
(insn 118 117 119 14 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 125 [ tmpsmcr ])
            (const_int 6 [0x6]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":453:8 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 119 118 120 14 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 160)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":453:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 160)
(note 120 119 121 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 121 120 122 15 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 125 [ tmpsmcr ])
            (const_int 65536 [0x10000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":453:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 125 [ tmpsmcr ])
        (nil)))
(jump_insn 122 121 123 15 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 164)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":453:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 164)
(note 123 122 124 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(debug_insn 124 123 125 16 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":455:7 -1
     (nil))
(insn 125 124 7 16 (set (reg:SI 118 [ _6 ])
        (mem/v:SI (reg/f:SI 116 [ _4 ]) [1 _4->CR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":455:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 7 125 126 16 (set (reg/v:SI 126 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":464:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 126 7 127 16 (set (reg:SI 119 [ _7 ])
        (ior:SI (reg:SI 118 [ _6 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":455:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 118 [ _6 ])
        (nil)))
(insn 127 126 172 16 (set (mem/v:SI (reg/f:SI 116 [ _4 ]) [1 _4->CR1+0 S4 A32])
        (reg:SI 119 [ _7 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":455:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 119 [ _7 ])
        (expr_list:REG_DEAD (reg/f:SI 116 [ _4 ])
            (nil))))
(jump_insn 172 127 173 16 (set (pc)
        (label_ref 136)) 284 {*arm_jump}
     (nil)
 -> 136)
(barrier 173 172 130)
(code_label 130 173 131 17 61 (nil) [1 uses])
(note 131 130 132 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(debug_insn 132 131 133 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":460:5 -1
     (nil))
(insn 133 132 5 17 (set (reg:SI 120 [ _8 ])
        (mem/v:SI (reg/f:SI 116 [ _4 ]) [1 _4->CR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":460:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 5 133 134 17 (set (reg/v:SI 126 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":464:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 134 5 135 17 (set (reg:SI 121 [ _9 ])
        (ior:SI (reg:SI 120 [ _8 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":460:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 120 [ _8 ])
        (nil)))
(insn 135 134 174 17 (set (mem/v:SI (reg/f:SI 116 [ _4 ]) [1 _4->CR1+0 S4 A32])
        (reg:SI 121 [ _9 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":460:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 121 [ _9 ])
        (expr_list:REG_DEAD (reg/f:SI 116 [ _4 ])
            (nil))))
(jump_insn 174 135 175 17 (set (pc)
        (label_ref 136)) 284 {*arm_jump}
     (nil)
 -> 136)
(barrier 175 174 148)
(code_label 148 175 147 18 62 (nil) [1 uses])
(note 147 148 9 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 9 147 176 18 (set (reg/v:SI 126 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":432:12 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 176 9 177 18 (set (pc)
        (label_ref 136)) 284 {*arm_jump}
     (nil)
 -> 136)
(barrier 177 176 160)
(code_label 160 177 159 19 65 (nil) [1 uses])
(note 159 160 6 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 6 159 178 19 (set (reg/v:SI 126 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":464:10 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 178 6 179 19 (set (pc)
        (label_ref 136)) 284 {*arm_jump}
     (nil)
 -> 136)
(barrier 179 178 164)
(code_label 164 179 163 20 66 (nil) [1 uses])
(note 163 164 10 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 10 163 136 20 (set (reg/v:SI 126 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":464:10 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 136 10 137 21 59 (nil) [7 uses])
(note 137 136 142 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(insn 142 137 143 21 (set (reg/i:SI 0 r0)
        (reg/v:SI 126 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":465:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 126 [ <retval> ])
        (nil)))
(insn 143 142 190 21 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":465:1 -1
     (nil))
(note 190 143 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_HallSensor_Stop_IT (HAL_TIMEx_HallSensor_Stop_IT, funcdef_no=336, decl_uid=9455, cgraph_uid=340, symbol_order=339)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs


  r139 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r130 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:45000
  r128 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:14500 VFP_LO_REGS:14500 ALL_REGS:14500 MEM:7500
  r126 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:29000 VFP_LO_REGS:29000 ALL_REGS:29000 MEM:15000
  r124 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:100000 VFP_LO_REGS:100000 ALL_REGS:100000 MEM:61000
  r122 costs: LO_REGS:0 HI_REGS:500 CALLER_SAVE_REGS:500 EVEN_REG:500 GENERAL_REGS:500 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r121 costs: LO_REGS:0 HI_REGS:500 CALLER_SAVE_REGS:500 EVEN_REG:500 GENERAL_REGS:500 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r119 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r117 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r116 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r115 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r114 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:75000 VFP_LO_REGS:75000 ALL_REGS:75000 MEM:50000


Pass 1 for finding pseudo/allocno costs

    r139: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r138: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r137: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r136: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r135: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r134: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r133: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r132: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r131: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r130: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r129: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r128: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r127: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r126: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r125: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r124: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r123: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r122: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r121: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r120: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r119: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r118: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r116: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r139 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r130 costs: GENERAL_REGS:0 MEM:50000
  r128 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r126 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r124 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:105000 VFP_LO_REGS:105000 ALL_REGS:105000 MEM:70000
  r122 costs: LO_REGS:0 HI_REGS:500 CALLER_SAVE_REGS:500 EVEN_REG:500 GENERAL_REGS:500 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r121 costs: LO_REGS:0 HI_REGS:500 CALLER_SAVE_REGS:500 EVEN_REG:500 GENERAL_REGS:500 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r119 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r117 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r116 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r115 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r114 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:75000 VFP_LO_REGS:75000 ALL_REGS:75000 MEM:50000

;;   ======================================================
;;   -- basic block 2 from 64 to 24 -- before reload
;;   ======================================================

;;	  0--> b  0: i   6 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   7 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  64 r139=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i   2 r124=r139                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i   9 r2=0                                    :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  11 r0=[r124]                               :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  10 r1=r2                                   :cortex_m4_ex:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  5--> b  0: i  12 {call [`TIM_CCxChannelCmd'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+0(-3)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  13 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  14 r114=[r124]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  21 r126=0x1111                             :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  15 r115=[r114+0xc]                         :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	 10--> b  0: i  16 r116=r115&0xfffffffffffffffd            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  17 [r114+0xc]=r116                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  18 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  19 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i  20 r117=[r114+0x20]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 14--> b  0: i  23 {cc=cmp(r117&r126,0);clobber scratch;}  :cortex_m4_ex:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	 15--> b  0: i  24 pc={(cc!=0)?L37:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 15
;;   new head = 6
;;   new tail = 24

;;   ======================================================
;;   -- basic block 3 from 26 to 31 -- before reload
;;   ======================================================

;;	  0--> b  0: i  26 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  27 r119=[r114+0x20]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  28 r128=0x4444                             :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  30 {cc=cmp(r119&r128,0);clobber scratch;}  :cortex_m4_ex:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  31 pc={(cc!=0)?L37:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 26
;;   new tail = 31

;;   ======================================================
;;   -- basic block 4 from 33 to 36 -- before reload
;;   ======================================================

;;	  0--> b  0: i  33 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  34 r121=[r114]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  35 r122=r121&0xfffffffffffffffe            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  36 [r114]=r122                             :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 33
;;   new tail = 36

;;   ======================================================
;;   -- basic block 5 from 39 to 62 -- before reload
;;   ======================================================

;;	  0--> b  0: i  39 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  40 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  41 r130=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  43 [r124+0x3e]=r130#0                      :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  44 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  61 r0=0                                    :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  47 [r124+0x3f]=r130#0                      :cortex_m4_a:@GENERAL_REGS+0(0)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i  48 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  51 [r124+0x44]=r130#0                      :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  52 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  55 [r124+0x45]=r130#0                      :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  56 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  62 use r0                                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 6
;;   new head = 39
;;   new tail = 62


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_HallSensor_Stop_IT

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={4d,4u} r1={3d,1u} r2={3d,2u} r3={2d} r7={1d,5u} r12={2d} r13={1d,6u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={3d,2u} r101={1d} r102={1d,5u} r103={1d,4u} r104={1d} r105={1d} r106={1d} r114={1d,6u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r119={1d,1u} r121={1d,1u} r122={1d,1u} r124={1d,6u} r126={1d,1u} r128={1d,1u} r130={1d,4u} r139={1d,1u} 
;;    total ref usage 178{124d,54u,0e} in 41{40 regular + 1 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 8 2 NOTE_INSN_FUNCTION_BEG)
(note 8 3 22 2 NOTE_INSN_DELETED)
(note 22 8 6 2 NOTE_INSN_DELETED)
(debug_insn 6 22 7 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":475:3 -1
     (nil))
(debug_insn 7 6 64 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":480:3 -1
     (nil))
(insn 64 7 2 2 (set (reg:SI 139)
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":473:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(insn 2 64 9 2 (set (reg/v/f:SI 124 [ htim ])
        (reg:SI 139)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":473:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 139)
        (nil)))
(insn 9 2 11 2 (set (reg:SI 2 r2)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":480:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 11 9 10 2 (set (reg:SI 0 r0)
        (mem/f:SI (reg/v/f:SI 124 [ htim ]) [3 htim_13(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":480:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 10 11 12 2 (set (reg:SI 1 r1)
        (reg:SI 2 r2)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":480:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(call_insn 12 10 13 2 (parallel [
            (call (mem:SI (symbol_ref:SI ("TIM_CCxChannelCmd") [flags 0x41]  <function_decl 0000000006c0d200 TIM_CCxChannelCmd>) [0 TIM_CCxChannelCmd S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":480:3 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_DEAD (reg:SI 0 r0)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("TIM_CCxChannelCmd") [flags 0x41]  <function_decl 0000000006c0d200 TIM_CCxChannelCmd>)
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(debug_insn 13 12 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":483:3 -1
     (nil))
(insn 14 13 21 2 (set (reg/f:SI 114 [ _2 ])
        (mem/f:SI (reg/v/f:SI 124 [ htim ]) [3 htim_13(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":483:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 21 14 15 2 (set (reg:SI 126)
        (const_int 4369 [0x1111])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":486:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 15 21 16 2 (set (reg:SI 115 [ _3 ])
        (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 12 [0xc])) [1 _2->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":483:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 16 15 17 2 (set (reg:SI 116 [ _4 ])
        (and:SI (reg:SI 115 [ _3 ])
            (const_int -3 [0xfffffffffffffffd]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":483:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (nil)))
(insn 17 16 18 2 (set (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 12 [0xc])) [1 _2->DIER+0 S4 A32])
        (reg:SI 116 [ _4 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":483:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
        (nil)))
(debug_insn 18 17 19 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":486:3 -1
     (nil))
(debug_insn 19 18 20 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":486:3 -1
     (nil))
(insn 20 19 23 2 (set (reg:SI 117 [ _5 ])
        (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 32 [0x20])) [1 _2->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":486:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 23 20 24 2 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 117 [ _5 ])
                        (reg:SI 126))
                    (const_int 0 [0])))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":486:3 92 {*andsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 126)
        (expr_list:REG_DEAD (reg:SI 117 [ _5 ])
            (nil))))
(jump_insn 24 23 25 2 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 37)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":486:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 37)
(note 25 24 29 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 29 25 26 3 NOTE_INSN_DELETED)
(debug_insn 26 29 27 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":486:3 -1
     (nil))
(insn 27 26 28 3 (set (reg:SI 119 [ _7 ])
        (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 32 [0x20])) [1 _2->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":486:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 28 27 30 3 (set (reg:SI 128)
        (const_int 17476 [0x4444])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":486:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 30 28 31 3 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 119 [ _7 ])
                        (reg:SI 128))
                    (const_int 0 [0])))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":486:3 92 {*andsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 128)
        (expr_list:REG_DEAD (reg:SI 119 [ _7 ])
            (nil))))
(jump_insn 31 30 32 3 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 37)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":486:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 37)
(note 32 31 33 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 33 32 34 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":486:3 -1
     (nil))
(insn 34 33 35 4 (set (reg:SI 121 [ _9 ])
        (mem/v:SI (reg/f:SI 114 [ _2 ]) [1 _2->CR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":486:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 35 34 36 4 (set (reg:SI 122 [ _10 ])
        (and:SI (reg:SI 121 [ _9 ])
            (const_int -2 [0xfffffffffffffffe]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":486:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 121 [ _9 ])
        (nil)))
(insn 36 35 37 4 (set (mem/v:SI (reg/f:SI 114 [ _2 ]) [1 _2->CR1+0 S4 A32])
        (reg:SI 122 [ _10 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":486:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 122 [ _10 ])
        (expr_list:REG_DEAD (reg/f:SI 114 [ _2 ])
            (nil))))
(code_label 37 36 38 5 78 (nil) [2 uses])
(note 38 37 39 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 39 38 40 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":486:3 -1
     (nil))
(debug_insn 40 39 41 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":489:3 -1
     (nil))
(insn 41 40 43 5 (set (reg:SI 130)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":489:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 43 41 44 5 (set (mem/v:QI (plus:SI (reg/v/f:SI 124 [ htim ])
                (const_int 62 [0x3e])) [0 htim_13(D)->ChannelState[0]+0 S1 A16])
        (subreg:QI (reg:SI 130) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":489:3 263 {*arm_movqi_insn}
     (nil))
(debug_insn 44 43 61 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":490:3 -1
     (nil))
(insn 61 44 47 5 (set (reg/i:SI 0 r0)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":496:1 728 {*thumb2_movsi_vfp}
     (nil))
(insn 47 61 48 5 (set (mem/v:QI (plus:SI (reg/v/f:SI 124 [ htim ])
                (const_int 63 [0x3f])) [0 htim_13(D)->ChannelState[1]+0 S1 A8])
        (subreg:QI (reg:SI 130) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":490:3 263 {*arm_movqi_insn}
     (nil))
(debug_insn 48 47 51 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":491:3 -1
     (nil))
(insn 51 48 52 5 (set (mem/v:QI (plus:SI (reg/v/f:SI 124 [ htim ])
                (const_int 68 [0x44])) [0 htim_13(D)->ChannelNState[0]+0 S1 A32])
        (subreg:QI (reg:SI 130) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":491:3 263 {*arm_movqi_insn}
     (nil))
(debug_insn 52 51 55 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":492:3 -1
     (nil))
(insn 55 52 56 5 (set (mem/v:QI (plus:SI (reg/v/f:SI 124 [ htim ])
                (const_int 69 [0x45])) [0 htim_13(D)->ChannelNState[1]+0 S1 A8])
        (subreg:QI (reg:SI 130) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":492:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 130)
        (expr_list:REG_DEAD (reg/v/f:SI 124 [ htim ])
            (nil))))
(debug_insn 56 55 62 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":495:3 -1
     (nil))
(insn 62 56 67 5 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":496:1 -1
     (nil))
(note 67 62 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_HallSensor_Start_DMA (HAL_TIMEx_HallSensor_Start_DMA, funcdef_no=337, decl_uid=9459, cgraph_uid=341, symbol_order=340)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 24 n_edges 40 count 24 (    1)


HAL_TIMEx_HallSensor_Start_DMA

Dataflow summary:
def_info->table_size = 247, use_info->table_size = 199
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={6d,6u} r1={5d,3u} r2={5d,3u} r3={4d,1u} r7={1d,23u} r12={4d} r13={1d,25u} r14={3d} r15={2d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={19d,14u} r101={2d} r102={1d,23u} r103={1d,22u} r104={2d} r105={2d} r106={2d} r114={1d,4u} r120={1d,15u,7e} r121={1d,1u} r122={1d,1u} r123={1d,1u} r124={1d,1u} r125={1d,1u} r126={1d,1u} r127={1d,1u} r128={1d,4u} r129={2d,4u} r130={4d,3u} r131={1d,8u} r132={1d,2u} r133={1d,2u} r136={1d,2u} r139={1d,1u} r140={1d,2u} r145={1d,1u} r146={1d,1u} r147={1d,1u} r149={1d,1u} r151={1d,1u} r152={1d,1u} r153={1d,1u} r154={1d,1u} r155={1d,1u} r156={1d,1u} r157={1d,1u} r160={1d,1u} r161={1d,1u} r162={1d,1u} r163={1d,2u} 
;;    total ref usage 446{249d,190u,7e} in 113{111 regular + 2 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d5(0){ }d10(1){ }d15(2){ }d19(3){ }d20(7){ }d25(13){ }d28(14){ }d33(16){ }d36(17){ }d39(18){ }d42(19){ }d45(20){ }d48(21){ }d51(22){ }d54(23){ }d57(24){ }d60(25){ }d63(26){ }d66(27){ }d69(28){ }d72(29){ }d75(30){ }d78(31){ }d204(102){ }d205(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 23 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 128 130 131 132 133 136 139 160 161 162
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 128 130 131 132 133 136 139 160 161 162
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 130 131 132 133
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 130 131 132 133

( 2 )->[3]->( 22 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u15(7){ }u16(13){ }u17(102){ }u18(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 130 131 132 133
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 130 131 132 133
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 130 131 132 133
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 130 131 132 133

( 3 )->[4]->( 6 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u21(7){ }u22(13){ }u23(102){ }u24(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 130 131 132 133
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 130 131 132 133
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 131 132 133
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 131 132 133

( 6 8 4 9 )->[5]->( 23 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u27(7){ }u28(13){ }u29(102){ }u30(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 130
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 130
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130

( 4 )->[6]->( 7 5 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u31(7){ }u32(13){ }u33(102){ }u34(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 131 132 133
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 131 132 133
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 132 133
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 132 133

( 6 )->[7]->( 8 9 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u37(7){ }u38(13){ }u39(102){ }u40(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 132 133
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 132 133
;; live  gen 	
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 132 133
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 132 133

( 7 )->[8]->( 5 9 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u43(7){ }u44(13){ }u45(102){ }u46(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 132 133
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 132 133
;; live  gen 	
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 132 133
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 132 133

( 7 8 )->[9]->( 5 10 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u49(7){ }u50(13){ }u51(102){ }u52(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 132 133
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 132 133
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 114 130 140 145 146 147 149 163
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 132 133
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 114 130 140 145 146 147 149 163
;; live  kill	 12 [ip] 14 [lr] 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 131
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 131

( 9 )->[10]->( 18 11 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u84(7){ }u85(13){ }u86(102){ }u87(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 131
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131
;; lr  def 	 100 [cc] 120 121 122 151
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 131
;; live  gen 	 100 [cc] 120 121 122 151
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 130
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 130

( 10 )->[11]->( 18 12 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u97(7){ }u98(13){ }u99(102){ }u100(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 130
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 130
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 130
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 130

( 11 )->[12]->( 18 13 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u103(7){ }u104(13){ }u105(102){ }u106(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 130
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120
;; lr  def 	 100 [cc] 152
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 130
;; live  gen 	 100 [cc] 152
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 130
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 130

( 12 )->[13]->( 18 14 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u111(7){ }u112(13){ }u113(102){ }u114(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 130
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120
;; lr  def 	 100 [cc] 153
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 130
;; live  gen 	 100 [cc] 153
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 130
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 130

( 13 )->[14]->( 18 15 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u119(7){ }u120(13){ }u121(102){ }u122(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 130
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120
;; lr  def 	 100 [cc] 154
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 130
;; live  gen 	 100 [cc] 154
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 130
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 130

( 14 )->[15]->( 18 16 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u127(7){ }u128(13){ }u129(102){ }u130(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 130
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120
;; lr  def 	 100 [cc] 155
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 130
;; live  gen 	 100 [cc] 155
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 130
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 130

( 15 )->[16]->( 18 17 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u135(7){ }u136(13){ }u137(102){ }u138(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 130
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120
;; lr  def 	 100 [cc] 156
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 130
;; live  gen 	 100 [cc] 156
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 130
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 130

( 16 )->[17]->( 18 21 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u143(7){ }u144(13){ }u145(102){ }u146(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 130
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120
;; lr  def 	 100 [cc] 157
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 130
;; live  gen 	 100 [cc] 157
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 130
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 130

( 16 14 15 13 12 11 10 17 )->[18]->( 19 23 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u151(7){ }u152(13){ }u153(102){ }u154(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 130
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120
;; lr  def 	 100 [cc] 123 129
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 130
;; live  gen 	 100 [cc] 123 129
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 129 130
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 129 130

( 18 )->[19]->( 20 23 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u162(7){ }u163(13){ }u164(102){ }u165(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 129 130
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 129 130
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 130
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 130

( 19 )->[20]->( 23 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u168(7){ }u169(13){ }u170(102){ }u171(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 130
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120
;; lr  def 	 124 125
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 130
;; live  gen 	 124 125
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130

( 17 )->[21]->( 23 )
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u176(7){ }u177(13){ }u178(102){ }u179(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 130
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120
;; lr  def 	 126 127
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 130
;; live  gen 	 126 127
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130

( 3 )->[22]->( 23 )
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u184(7){ }u185(13){ }u186(102){ }u187(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
;; lr  def 	 130
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
;; live  gen 	 130
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130

( 2 18 20 5 19 22 21 )->[23]->( 1 )
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u189(7){ }u190(13){ }u191(102){ }u192(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 23 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u195(0){ }u196(7){ }u197(13){ }u198(102){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 26 to worklist
  Adding insn 19 to worklist
  Adding insn 13 to worklist
  Adding insn 29 to worklist
  Adding insn 33 to worklist
  Adding insn 194 to worklist
  Adding insn 41 to worklist
  Adding insn 45 to worklist
  Adding insn 48 to worklist
  Adding insn 86 to worklist
  Adding insn 82 to worklist
  Adding insn 74 to worklist
  Adding insn 71 to worklist
  Adding insn 68 to worklist
  Adding insn 64 to worklist
  Adding insn 58 to worklist
  Adding insn 54 to worklist
  Adding insn 96 to worklist
  Adding insn 92 to worklist
  Adding insn 90 to worklist
  Adding insn 99 to worklist
  Adding insn 103 to worklist
  Adding insn 107 to worklist
  Adding insn 111 to worklist
  Adding insn 115 to worklist
  Adding insn 119 to worklist
  Adding insn 123 to worklist
  Adding insn 133 to worklist
  Adding insn 127 to worklist
  Adding insn 136 to worklist
  Adding insn 196 to worklist
  Adding insn 141 to worklist
  Adding insn 139 to worklist
  Adding insn 198 to worklist
  Adding insn 149 to worklist
  Adding insn 147 to worklist
  Adding insn 157 to worklist
Finished finding needed instructions:
processing block 23 lr out =  0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 156 to worklist
processing block 22 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130
  Adding insn 7 to worklist
processing block 5 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130
  Adding insn 6 to worklist
processing block 20 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130
  Adding insn 140 to worklist
processing block 19 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 130
  Adding insn 135 to worklist
processing block 18 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 129 130
  Adding insn 132 to worklist
  Adding insn 201 to worklist
  Adding insn 200 to worklist
processing block 21 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130
  Adding insn 148 to worklist
processing block 17 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 130
  Adding insn 122 to worklist
  Adding insn 121 to worklist
processing block 16 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 130
  Adding insn 118 to worklist
  Adding insn 117 to worklist
processing block 15 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 130
  Adding insn 114 to worklist
  Adding insn 113 to worklist
processing block 14 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 130
  Adding insn 110 to worklist
  Adding insn 109 to worklist
processing block 13 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 130
  Adding insn 106 to worklist
  Adding insn 105 to worklist
processing block 12 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 130
  Adding insn 102 to worklist
  Adding insn 101 to worklist
processing block 11 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 130
  Adding insn 98 to worklist
processing block 10 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 130
  Adding insn 95 to worklist
  Adding insn 94 to worklist
  Adding insn 91 to worklist
  Adding insn 89 to worklist
processing block 9 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 131
  Adding insn 85 to worklist
  Adding insn 193 to worklist
  Adding insn 81 to worklist
  Adding insn 80 to worklist
  Adding insn 79 to worklist
  Adding insn 78 to worklist
  Adding insn 76 to worklist
  Adding insn 73 to worklist
  Adding insn 70 to worklist
  Adding insn 67 to worklist
  Adding insn 66 to worklist
  Adding insn 63 to worklist
  Adding insn 62 to worklist
  Adding insn 61 to worklist
  Adding insn 52 to worklist
processing block 8 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 132 133
processing block 7 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 132 133
processing block 6 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 132 133
  Adding insn 40 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 131 132 133
  Adding insn 32 to worklist
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 130 131 132 133
  Adding insn 28 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 130 131 132 133
  Adding insn 25 to worklist
  Adding insn 21 to worklist
  Adding insn 15 to worklist
  Adding insn 4 to worklist
  Adding insn 192 to worklist
  Adding insn 3 to worklist
  Adding insn 191 to worklist
  Adding insn 2 to worklist
  Adding insn 190 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 24 n_edges 40 count 24 (    1)

Pass 0 for finding pseudo/allocno costs


  r163 costs: LO_REGS:322 HI_REGS:644 CALLER_SAVE_REGS:644 EVEN_REG:644 GENERAL_REGS:644 VFP_D0_D7_REGS:6440 VFP_LO_REGS:6440 ALL_REGS:6440 MEM:3381
  r162 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r161 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r160 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r157 costs: LO_REGS:0 HI_REGS:16 CALLER_SAVE_REGS:16 EVEN_REG:16 GENERAL_REGS:16 VFP_D0_D7_REGS:232 VFP_LO_REGS:232 ALL_REGS:232 MEM:120
  r156 costs: LO_REGS:0 HI_REGS:24 CALLER_SAVE_REGS:24 EVEN_REG:24 GENERAL_REGS:24 VFP_D0_D7_REGS:348 VFP_LO_REGS:348 ALL_REGS:348 MEM:180
  r155 costs: LO_REGS:0 HI_REGS:34 CALLER_SAVE_REGS:34 EVEN_REG:34 GENERAL_REGS:34 VFP_D0_D7_REGS:493 VFP_LO_REGS:493 ALL_REGS:493 MEM:255
  r154 costs: LO_REGS:0 HI_REGS:50 CALLER_SAVE_REGS:50 EVEN_REG:50 GENERAL_REGS:50 VFP_D0_D7_REGS:725 VFP_LO_REGS:725 ALL_REGS:725 MEM:375
  r153 costs: LO_REGS:0 HI_REGS:72 CALLER_SAVE_REGS:72 EVEN_REG:72 GENERAL_REGS:72 VFP_D0_D7_REGS:1044 VFP_LO_REGS:1044 ALL_REGS:1044 MEM:540
  r152 costs: LO_REGS:0 HI_REGS:104 CALLER_SAVE_REGS:104 EVEN_REG:104 GENERAL_REGS:104 VFP_D0_D7_REGS:1508 VFP_LO_REGS:1508 ALL_REGS:1508 MEM:780
  r151 costs: LO_REGS:0 HI_REGS:212 CALLER_SAVE_REGS:212 EVEN_REG:212 GENERAL_REGS:212 VFP_D0_D7_REGS:3074 VFP_LO_REGS:3074 ALL_REGS:3074 MEM:1590
  r149 costs: LO_REGS:0 HI_REGS:322 CALLER_SAVE_REGS:322 EVEN_REG:322 GENERAL_REGS:322 VFP_D0_D7_REGS:4830 VFP_LO_REGS:4830 ALL_REGS:4830 MEM:3220
  r147 costs: LO_REGS:0 HI_REGS:644 CALLER_SAVE_REGS:644 EVEN_REG:644 GENERAL_REGS:644 VFP_D0_D7_REGS:4669 VFP_LO_REGS:4669 ALL_REGS:4669 MEM:2415
  r146 costs: LO_REGS:0 HI_REGS:644 CALLER_SAVE_REGS:644 EVEN_REG:644 GENERAL_REGS:644 VFP_D0_D7_REGS:4669 VFP_LO_REGS:4669 ALL_REGS:4669 MEM:2415
  r145 costs: LO_REGS:0 HI_REGS:644 CALLER_SAVE_REGS:644 EVEN_REG:644 GENERAL_REGS:644 VFP_D0_D7_REGS:4669 VFP_LO_REGS:4669 ALL_REGS:4669 MEM:2415
  r140 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:4025
  r139 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:11000
  r136 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:21000
  r133 costs: LO_REGS:322 HI_REGS:500 CALLER_SAVE_REGS:500 EVEN_REG:500 GENERAL_REGS:500 VFP_D0_D7_REGS:13750 VFP_LO_REGS:13750 ALL_REGS:13750 MEM:3500
  r132 costs: LO_REGS:322 HI_REGS:704 CALLER_SAVE_REGS:704 EVEN_REG:704 GENERAL_REGS:704 VFP_D0_D7_REGS:15280 VFP_LO_REGS:15280 ALL_REGS:15280 MEM:4520
  r131 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:53665 VFP_LO_REGS:53665 ALL_REGS:53665 MEM:30110
  r130 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:53401 VFP_LO_REGS:53401 ALL_REGS:53401 MEM:31215
  r129 costs: LO_REGS:0 HI_REGS:200 CALLER_SAVE_REGS:200 EVEN_REG:200 GENERAL_REGS:200 VFP_D0_D7_REGS:6890 VFP_LO_REGS:6890 ALL_REGS:6890 MEM:4160
  r128 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:34945 VFP_LO_REGS:34945 ALL_REGS:34945 MEM:22679
  r127 costs: LO_REGS:0 HI_REGS:12 CALLER_SAVE_REGS:12 EVEN_REG:12 GENERAL_REGS:12 VFP_D0_D7_REGS:180 VFP_LO_REGS:180 ALL_REGS:180 MEM:120
  r126 costs: LO_REGS:0 HI_REGS:12 CALLER_SAVE_REGS:12 EVEN_REG:12 GENERAL_REGS:12 VFP_D0_D7_REGS:180 VFP_LO_REGS:180 ALL_REGS:180 MEM:120
  r125 costs: LO_REGS:0 HI_REGS:86 CALLER_SAVE_REGS:86 EVEN_REG:86 GENERAL_REGS:86 VFP_D0_D7_REGS:1290 VFP_LO_REGS:1290 ALL_REGS:1290 MEM:860
  r124 costs: LO_REGS:0 HI_REGS:86 CALLER_SAVE_REGS:86 EVEN_REG:86 GENERAL_REGS:86 VFP_D0_D7_REGS:1290 VFP_LO_REGS:1290 ALL_REGS:1290 MEM:860
  r123 costs: LO_REGS:0 HI_REGS:200 CALLER_SAVE_REGS:200 EVEN_REG:200 GENERAL_REGS:200 VFP_D0_D7_REGS:3000 VFP_LO_REGS:3000 ALL_REGS:3000 MEM:2000
  r122 costs: LO_REGS:0 HI_REGS:212 CALLER_SAVE_REGS:212 EVEN_REG:212 GENERAL_REGS:212 VFP_D0_D7_REGS:3180 VFP_LO_REGS:3180 ALL_REGS:3180 MEM:2120
  r121 costs: LO_REGS:0 HI_REGS:212 CALLER_SAVE_REGS:212 EVEN_REG:212 GENERAL_REGS:212 VFP_D0_D7_REGS:3180 VFP_LO_REGS:3180 ALL_REGS:3180 MEM:2120
  r120 costs: LO_REGS:0 HI_REGS:212 CALLER_SAVE_REGS:212 EVEN_REG:212 GENERAL_REGS:212 VFP_D0_D7_REGS:12690 VFP_LO_REGS:12690 ALL_REGS:12690 MEM:8460
  r114 costs: LO_REGS:322 HI_REGS:644 CALLER_SAVE_REGS:644 EVEN_REG:644 GENERAL_REGS:644 VFP_D0_D7_REGS:12075 VFP_LO_REGS:12075 ALL_REGS:12075 MEM:8050


Pass 1 for finding pseudo/allocno costs

    r163: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r162: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r161: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r160: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r159: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r158: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r157: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r156: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r155: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r154: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r153: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r152: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r151: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r150: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r149: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r148: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r147: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r146: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r145: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r144: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r143: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r142: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r141: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r140: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r139: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r138: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r137: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r136: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r135: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r134: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r133: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r132: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r131: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r130: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r129: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r128: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r127: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r126: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r125: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r124: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r123: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r122: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r121: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r120: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r119: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r118: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r117: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r116: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r115: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r163 costs: LO_REGS:322 HI_REGS:966 CALLER_SAVE_REGS:966 EVEN_REG:966 GENERAL_REGS:644 VFP_D0_D7_REGS:9660 VFP_LO_REGS:9660 ALL_REGS:7245 MEM:6440
  r162 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r161 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r160 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r157 costs: LO_REGS:0 HI_REGS:16 CALLER_SAVE_REGS:16 EVEN_REG:16 GENERAL_REGS:16 VFP_D0_D7_REGS:240 VFP_LO_REGS:240 ALL_REGS:240 MEM:160
  r156 costs: LO_REGS:0 HI_REGS:24 CALLER_SAVE_REGS:24 EVEN_REG:24 GENERAL_REGS:24 VFP_D0_D7_REGS:360 VFP_LO_REGS:360 ALL_REGS:360 MEM:240
  r155 costs: LO_REGS:0 HI_REGS:34 CALLER_SAVE_REGS:34 EVEN_REG:34 GENERAL_REGS:34 VFP_D0_D7_REGS:510 VFP_LO_REGS:510 ALL_REGS:510 MEM:340
  r154 costs: LO_REGS:0 HI_REGS:50 CALLER_SAVE_REGS:50 EVEN_REG:50 GENERAL_REGS:50 VFP_D0_D7_REGS:750 VFP_LO_REGS:750 ALL_REGS:750 MEM:500
  r153 costs: LO_REGS:0 HI_REGS:72 CALLER_SAVE_REGS:72 EVEN_REG:72 GENERAL_REGS:72 VFP_D0_D7_REGS:1080 VFP_LO_REGS:1080 ALL_REGS:1080 MEM:720
  r152 costs: LO_REGS:0 HI_REGS:104 CALLER_SAVE_REGS:104 EVEN_REG:104 GENERAL_REGS:104 VFP_D0_D7_REGS:1560 VFP_LO_REGS:1560 ALL_REGS:1560 MEM:1040
  r151 costs: LO_REGS:0 HI_REGS:212 CALLER_SAVE_REGS:212 EVEN_REG:212 GENERAL_REGS:212 VFP_D0_D7_REGS:3180 VFP_LO_REGS:3180 ALL_REGS:3180 MEM:2120
  r149 costs: LO_REGS:0 HI_REGS:322 CALLER_SAVE_REGS:322 EVEN_REG:322 GENERAL_REGS:322 VFP_D0_D7_REGS:4830 VFP_LO_REGS:4830 ALL_REGS:4830 MEM:3220
  r147 costs: LO_REGS:0 HI_REGS:644 CALLER_SAVE_REGS:644 EVEN_REG:644 GENERAL_REGS:644 VFP_D0_D7_REGS:4830 VFP_LO_REGS:4830 ALL_REGS:4830 MEM:3220
  r146 costs: LO_REGS:0 HI_REGS:644 CALLER_SAVE_REGS:644 EVEN_REG:644 GENERAL_REGS:644 VFP_D0_D7_REGS:4830 VFP_LO_REGS:4830 ALL_REGS:4830 MEM:3220
  r145 costs: LO_REGS:0 HI_REGS:644 CALLER_SAVE_REGS:644 EVEN_REG:644 GENERAL_REGS:644 VFP_D0_D7_REGS:4830 VFP_LO_REGS:4830 ALL_REGS:4830 MEM:3220
  r140 costs: GENERAL_REGS:0 MEM:4830
  r139 costs: GENERAL_REGS:0 MEM:20000
  r136 costs: GENERAL_REGS:0 MEM:30000
  r133 costs: LO_REGS:322 HI_REGS:822 CALLER_SAVE_REGS:822 EVEN_REG:822 GENERAL_REGS:500 VFP_D0_D7_REGS:21165 VFP_LO_REGS:21165 ALL_REGS:18750 MEM:14110
  r132 costs: LO_REGS:322 HI_REGS:1026 CALLER_SAVE_REGS:1026 EVEN_REG:1026 GENERAL_REGS:704 VFP_D0_D7_REGS:22695 VFP_LO_REGS:22695 ALL_REGS:20280 MEM:15130
  r131 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:58665 VFP_LO_REGS:58665 ALL_REGS:58665 MEM:39110
  r130 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:70410 VFP_LO_REGS:70410 ALL_REGS:55410 MEM:46940
  r129 costs: LO_REGS:0 HI_REGS:200 CALLER_SAVE_REGS:200 EVEN_REG:200 GENERAL_REGS:200 VFP_D0_D7_REGS:6990 VFP_LO_REGS:6990 ALL_REGS:6990 MEM:4660
  r128 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:35490 VFP_LO_REGS:35490 ALL_REGS:35490 MEM:23660
  r127 costs: LO_REGS:0 HI_REGS:12 CALLER_SAVE_REGS:12 EVEN_REG:12 GENERAL_REGS:12 VFP_D0_D7_REGS:180 VFP_LO_REGS:180 ALL_REGS:180 MEM:120
  r126 costs: LO_REGS:0 HI_REGS:12 CALLER_SAVE_REGS:12 EVEN_REG:12 GENERAL_REGS:12 VFP_D0_D7_REGS:180 VFP_LO_REGS:180 ALL_REGS:180 MEM:120
  r125 costs: LO_REGS:0 HI_REGS:86 CALLER_SAVE_REGS:86 EVEN_REG:86 GENERAL_REGS:86 VFP_D0_D7_REGS:1290 VFP_LO_REGS:1290 ALL_REGS:1290 MEM:860
  r124 costs: LO_REGS:0 HI_REGS:86 CALLER_SAVE_REGS:86 EVEN_REG:86 GENERAL_REGS:86 VFP_D0_D7_REGS:1290 VFP_LO_REGS:1290 ALL_REGS:1290 MEM:860
  r123 costs: LO_REGS:0 HI_REGS:200 CALLER_SAVE_REGS:200 EVEN_REG:200 GENERAL_REGS:200 VFP_D0_D7_REGS:3000 VFP_LO_REGS:3000 ALL_REGS:3000 MEM:2000
  r122 costs: LO_REGS:0 HI_REGS:212 CALLER_SAVE_REGS:212 EVEN_REG:212 GENERAL_REGS:212 VFP_D0_D7_REGS:3180 VFP_LO_REGS:3180 ALL_REGS:3180 MEM:2120
  r121 costs: LO_REGS:0 HI_REGS:212 CALLER_SAVE_REGS:212 EVEN_REG:212 GENERAL_REGS:212 VFP_D0_D7_REGS:3180 VFP_LO_REGS:3180 ALL_REGS:3180 MEM:2120
  r120 costs: LO_REGS:0 HI_REGS:212 CALLER_SAVE_REGS:212 EVEN_REG:212 GENERAL_REGS:212 VFP_D0_D7_REGS:12690 VFP_LO_REGS:12690 ALL_REGS:12690 MEM:8460
  r114 costs: LO_REGS:322 HI_REGS:966 CALLER_SAVE_REGS:966 EVEN_REG:966 GENERAL_REGS:644 VFP_D0_D7_REGS:14490 VFP_LO_REGS:14490 ALL_REGS:12075 MEM:9660

;;   ======================================================
;;   -- basic block 2 from 190 to 26 -- before reload
;;   ======================================================

;;	  0--> b  0: i  10 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  11 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 190 r160=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i   2 r131=r160                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 191 r161=r1                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  13 r136=zxn([r131+0x3e])                   :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 192 r162=r2                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  5--> b  0: i   3 r132=r161                               :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  6--> b  0: i   4 r133=r162                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  15 r130=zxn(r136#0)                        :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  16 loc r130#0                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  17 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  19 r139=zxn([r131+0x44])                   :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  21 r128=zxn(r139#0)                        :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  22 loc r128#0                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  23 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  24 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  25 cc=cmp(r136,0x2)                        :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 12--> b  0: i  26 pc={(cc==0)?L150:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 12
;;   new head = 10
;;   new tail = 26

;;   ======================================================
;;   -- basic block 3 from 28 to 29 -- before reload
;;   ======================================================

;;	  0--> b  0: i  28 cc=cmp(r128,0x2)                        :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  29 pc={(cc==0)?L162:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 28
;;   new tail = 29

;;   ======================================================
;;   -- basic block 4 from 31 to 33 -- before reload
;;   ======================================================

;;	  0--> b  0: i  31 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  32 cc=cmp(r130,0x1)                        :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  33 pc={(cc==0)?L37:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 31
;;   new tail = 33

;;   ======================================================
;;   -- basic block 5 from 6 to 194 -- before reload
;;   ======================================================

;;	  0--> b  0: i   6 r130=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 194 pc=L150                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 6
;;   new tail = 194

;;   ======================================================
;;   -- basic block 6 from 40 to 41 -- before reload
;;   ======================================================

;;	  0--> b  0: i  40 cc=cmp(r128,0x1)                        :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  41 pc={(cc!=0)?L39:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 40
;;   new tail = 41

;;   ======================================================
;;   -- basic block 7 from 43 to 45 -- before reload
;;   ======================================================

;;	  0--> b  0: i  43 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  45 {pc={(r132!=0)?L49:pc};clobber cc;}     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 43
;;   new tail = 45

;;   ======================================================
;;   -- basic block 8 from 48 to 48 -- before reload
;;   ======================================================

;;	  0--> b  0: i  48 {pc={(r133!=0)?L39:pc};clobber cc;}     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 48
;;   new tail = 48

;;   ======================================================
;;   -- basic block 9 from 51 to 86 -- before reload
;;   ======================================================

;;	  0--> b  0: i  51 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  52 r140=0x2                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  54 [r131+0x3e]=r140#0                      :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  55 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  61 r2=0x1                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  58 [r131+0x44]=r140#0                      :cortex_m4_a:@GENERAL_REGS+0(-1)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i  59 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  63 r0=[r131]                               :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  62 r1=0                                    :cortex_m4_ex:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  6--> b  0: i  64 {call [`TIM_CCxChannelCmd'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+0(-3)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  65 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  66 r114=[r131+0x24]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  67 r145=`TIM_DMACaptureCplt'               :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  68 [r114+0x2c]=r145                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  69 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  70 r146=`TIM_DMACaptureHalfCplt'           :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  71 [r114+0x30]=r146                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  72 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i  73 r147=`TIM_DMAError'                     :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 13--> b  0: i  74 [r114+0x34]=r147                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 13--> b  0: i  75 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 14--> b  0: i  76 r149=[r131]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 15--> b  0: i  78 r3=r133                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 16--> b  0: i  79 r2=r132                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 17--> b  0: i  80 r1=r149+0x34                            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 18--> b  0: i  81 r0=r114                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 19--> b  0: i  82 {r0=call [`HAL_DMA_Start_IT'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+1(-3)VFP_LO_REGS+0(0)
;;	 20--> b  0: i 193 r163=r0                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 21--> b  0: i  85 r130=r163                               :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 22--> b  0: i  86 {pc={(r163!=0)?L39:pc};clobber cc;}     :cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 22
;;   new head = 51
;;   new tail = 86

;;   ======================================================
;;   -- basic block 10 from 88 to 96 -- before reload
;;   ======================================================

;;	  0--> b  0: i  88 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  89 r120=[r131]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  94 r151=0x40012c00                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  90 r121=[r120+0xc]                         :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i  91 r122=r121|0x200                         :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  92 [r120+0xc]=r122                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  93 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  95 cc=cmp(r120,r151)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  96 pc={(cc==0)?L124:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 7
;;   new head = 88
;;   new tail = 96

;;   ======================================================
;;   -- basic block 11 from 98 to 99 -- before reload
;;   ======================================================

;;	  0--> b  0: i  98 cc=cmp(r120,0x40000000)                 :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  99 pc={(cc==0)?L124:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 98
;;   new tail = 99

;;   ======================================================
;;   -- basic block 12 from 101 to 103 -- before reload
;;   ======================================================

;;	  0--> b  0: i 101 r152=0x40000400                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 102 cc=cmp(r120,r152)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 103 pc={(cc==0)?L124:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 101
;;   new tail = 103

;;   ======================================================
;;   -- basic block 13 from 105 to 107 -- before reload
;;   ======================================================

;;	  0--> b  0: i 105 r153=0x40000800                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 106 cc=cmp(r120,r153)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 107 pc={(cc==0)?L124:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 105
;;   new tail = 107

;;   ======================================================
;;   -- basic block 14 from 109 to 111 -- before reload
;;   ======================================================

;;	  0--> b  0: i 109 r154=0x40000c00                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 110 cc=cmp(r120,r154)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 111 pc={(cc==0)?L124:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 109
;;   new tail = 111

;;   ======================================================
;;   -- basic block 15 from 113 to 115 -- before reload
;;   ======================================================

;;	  0--> b  0: i 113 r155=0x40013400                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 114 cc=cmp(r120,r155)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 115 pc={(cc==0)?L124:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 113
;;   new tail = 115

;;   ======================================================
;;   -- basic block 16 from 117 to 119 -- before reload
;;   ======================================================

;;	  0--> b  0: i 117 r156=0x40014000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 118 cc=cmp(r120,r156)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 119 pc={(cc==0)?L124:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 117
;;   new tail = 119

;;   ======================================================
;;   -- basic block 17 from 121 to 123 -- before reload
;;   ======================================================

;;	  0--> b  0: i 121 r157=0x40015000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 122 cc=cmp(r120,r157)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 123 pc={(cc!=0)?L144:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 121
;;   new tail = 123

;;   ======================================================
;;   -- basic block 18 from 126 to 133 -- before reload
;;   ======================================================

;;	  0--> b  0: i 126 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 127 r123=[r120+0x8]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 200 r129=0x10007                            :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 201 r129=r123&r129                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 130 loc r129                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 131 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 132 cc=cmp(r129,0x6)                        :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 133 pc={(cc==0)?L150:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 126
;;   new tail = 133

;;   ======================================================
;;   -- basic block 19 from 135 to 136 -- before reload
;;   ======================================================

;;	  0--> b  0: i 135 cc=cmp(r129,0x10000)                    :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 136 pc={(cc==0)?L150:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 135
;;   new tail = 136

;;   ======================================================
;;   -- basic block 20 from 138 to 196 -- before reload
;;   ======================================================

;;	  0--> b  0: i 138 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 139 r124=[r120]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 140 r125=r124|0x1                           :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 141 [r120]=r125                             :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 196 pc=L150                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 138
;;   new tail = 196

;;   ======================================================
;;   -- basic block 21 from 146 to 198 -- before reload
;;   ======================================================

;;	  0--> b  0: i 146 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 147 r126=[r120]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 148 r127=r126|0x1                           :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 149 [r120]=r127                             :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 198 pc=L150                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 146
;;   new tail = 198

;;   ======================================================
;;   -- basic block 22 from 7 to 7 -- before reload
;;   ======================================================

;;	  0--> b  0: i   7 r130=r128                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 7
;;   new tail = 7

;;   ======================================================
;;   -- basic block 23 from 156 to 157 -- before reload
;;   ======================================================

;;	  0--> b  0: i 156 r0=r130                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 157 use r0                                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 156
;;   new tail = 157


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_HallSensor_Start_DMA

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={6d,6u} r1={5d,3u} r2={5d,3u} r3={4d,1u} r7={1d,23u} r12={4d} r13={1d,25u} r14={3d} r15={2d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={19d,14u} r101={2d} r102={1d,23u} r103={1d,22u} r104={2d} r105={2d} r106={2d} r114={1d,4u} r120={1d,15u,7e} r121={1d,1u} r122={1d,1u} r123={1d,1u} r124={1d,1u} r125={1d,1u} r126={1d,1u} r127={1d,1u} r128={1d,4u} r129={2d,4u} r130={4d,3u} r131={1d,8u} r132={1d,2u} r133={1d,2u} r136={1d,2u} r139={1d,1u} r140={1d,2u} r145={1d,1u} r146={1d,1u} r147={1d,1u} r149={1d,1u} r151={1d,1u} r152={1d,1u} r153={1d,1u} r154={1d,1u} r155={1d,1u} r156={1d,1u} r157={1d,1u} r160={1d,1u} r161={1d,1u} r162={1d,1u} r163={1d,2u} 
;;    total ref usage 446{249d,190u,7e} in 113{111 regular + 2 call} insns.
(note 1 0 8 NOTE_INSN_DELETED)
(note 8 1 5 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 5 8 10 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 10 5 11 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":507:3 -1
     (nil))
(debug_insn 11 10 190 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":508:3 -1
     (nil))
(insn 190 11 2 2 (set (reg:SI 160)
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":506:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(insn 2 190 191 2 (set (reg/v/f:SI 131 [ htim ])
        (reg:SI 160)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":506:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 160)
        (nil)))
(insn 191 2 13 2 (set (reg:SI 161)
        (reg:SI 1 r1 [ pData ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":506:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ pData ])
        (nil)))
(insn 13 191 192 2 (set (reg:SI 136 [ htim_20(D)->ChannelState[0] ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 131 [ htim ])
                    (const_int 62 [0x3e])) [0 htim_20(D)->ChannelState[0]+0 S1 A16]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":508:31 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 192 13 3 2 (set (reg:SI 162)
        (reg:SI 2 r2 [ Length ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":506:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [ Length ])
        (nil)))
(insn 3 192 4 2 (set (reg/v/f:SI 132 [ pData ])
        (reg:SI 161)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":506:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 161)
        (nil)))
(insn 4 3 15 2 (set (reg/v:SI 133 [ Length ])
        (reg:SI 162)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":506:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 162)
        (nil)))
(insn 15 4 16 2 (set (reg/v:SI 130 [ <retval> ])
        (zero_extend:SI (subreg:QI (reg:SI 136 [ htim_20(D)->ChannelState[0] ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":508:31 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(debug_insn 16 15 17 2 (var_location:QI channel_1_state (subreg:QI (reg/v:SI 130 [ <retval> ]) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":508:31 -1
     (nil))
(debug_insn 17 16 19 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":509:3 -1
     (nil))
(insn 19 17 21 2 (set (reg:SI 139 [ htim_20(D)->ChannelNState[0] ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 131 [ htim ])
                    (const_int 68 [0x44])) [0 htim_20(D)->ChannelNState[0]+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":509:31 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 21 19 22 2 (set (reg/v:SI 128 [ complementary_channel_1_state ])
        (zero_extend:SI (subreg:QI (reg:SI 139 [ htim_20(D)->ChannelNState[0] ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":509:31 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 139 [ htim_20(D)->ChannelNState[0] ])
        (nil)))
(debug_insn 22 21 23 2 (var_location:QI complementary_channel_1_state (subreg:QI (reg/v:SI 128 [ complementary_channel_1_state ]) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":509:31 -1
     (nil))
(debug_insn 23 22 24 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":512:3 -1
     (nil))
(debug_insn 24 23 25 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":515:3 -1
     (nil))
(insn 25 24 26 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 136 [ htim_20(D)->ChannelState[0] ])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":515:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 136 [ htim_20(D)->ChannelState[0] ])
        (nil)))
(jump_insn 26 25 27 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 150)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":515:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 134217732 (nil)))
 -> 150)
(note 27 26 28 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 28 27 29 3 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 128 [ complementary_channel_1_state ])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":516:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 29 28 30 3 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 162)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":516:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 134217732 (nil)))
 -> 162)
(note 30 29 31 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 31 30 32 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":520:8 -1
     (nil))
(insn 32 31 33 4 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 130 [ <retval> ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":520:11 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 130 [ <retval> ])
        (nil)))
(jump_insn 33 32 39 4 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 37)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":520:11 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 37)
(code_label 39 33 34 5 83 (nil) [3 uses])
(note 34 39 6 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 6 34 194 5 (set (reg/v:SI 130 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":535:12 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 194 6 195 5 (set (pc)
        (label_ref 150)) 284 {*arm_jump}
     (nil)
 -> 150)
(barrier 195 194 37)
(code_label 37 195 38 6 82 (nil) [1 uses])
(note 38 37 40 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 40 38 41 6 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 128 [ complementary_channel_1_state ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":521:12 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 128 [ complementary_channel_1_state ])
        (nil)))
(jump_insn 41 40 42 6 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 39)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":521:12 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 39)
(note 42 41 44 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(note 44 42 43 7 NOTE_INSN_DELETED)
(debug_insn 43 44 45 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":523:5 -1
     (nil))
(jump_insn 45 43 46 7 (parallel [
            (set (pc)
                (if_then_else (ne (reg/v/f:SI 132 [ pData ])
                        (const_int 0 [0]))
                    (label_ref 49)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":523:8 1025 {*thumb2_cbnz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 574129756 (nil)))
 -> 49)
(note 46 45 47 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(note 47 46 48 8 NOTE_INSN_DELETED)
(jump_insn 48 47 49 8 (parallel [
            (set (pc)
                (if_then_else (ne (reg/v:SI 133 [ Length ])
                        (const_int 0 [0]))
                    (label_ref 39)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":523:25 1025 {*thumb2_cbnz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 39)
(code_label 49 48 50 9 84 (nil) [1 uses])
(note 50 49 60 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(note 60 50 77 9 NOTE_INSN_DELETED)
(note 77 60 83 9 NOTE_INSN_DELETED)
(note 83 77 51 9 NOTE_INSN_DELETED)
(debug_insn 51 83 52 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":529:7 -1
     (nil))
(insn 52 51 54 9 (set (reg:SI 140)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":529:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 54 52 55 9 (set (mem/v:QI (plus:SI (reg/v/f:SI 131 [ htim ])
                (const_int 62 [0x3e])) [0 htim_20(D)->ChannelState[0]+0 S1 A16])
        (subreg:QI (reg:SI 140) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":529:7 263 {*arm_movqi_insn}
     (nil))
(debug_insn 55 54 61 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":530:7 -1
     (nil))
(insn 61 55 58 9 (set (reg:SI 2 r2)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":541:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 58 61 59 9 (set (mem/v:QI (plus:SI (reg/v/f:SI 131 [ htim ])
                (const_int 68 [0x44])) [0 htim_20(D)->ChannelNState[0]+0 S1 A32])
        (subreg:QI (reg:SI 140) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":530:7 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 140)
        (nil)))
(debug_insn 59 58 63 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":541:3 -1
     (nil))
(insn 63 59 62 9 (set (reg:SI 0 r0)
        (mem/f:SI (reg/v/f:SI 131 [ htim ]) [3 htim_20(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":541:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 62 63 64 9 (set (reg:SI 1 r1)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":541:3 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 64 62 65 9 (parallel [
            (call (mem:SI (symbol_ref:SI ("TIM_CCxChannelCmd") [flags 0x41]  <function_decl 0000000006c0d200 TIM_CCxChannelCmd>) [0 TIM_CCxChannelCmd S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":541:3 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_DEAD (reg:SI 0 r0)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("TIM_CCxChannelCmd") [flags 0x41]  <function_decl 0000000006c0d200 TIM_CCxChannelCmd>)
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(debug_insn 65 64 66 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":544:3 -1
     (nil))
(insn 66 65 67 9 (set (reg/f:SI 114 [ _2 ])
        (mem/f:SI (plus:SI (reg/v/f:SI 131 [ htim ])
                (const_int 36 [0x24])) [5 htim_20(D)->hdma[1]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":544:13 728 {*thumb2_movsi_vfp}
     (nil))
(insn 67 66 68 9 (set (reg/f:SI 145)
        (symbol_ref:SI ("TIM_DMACaptureCplt") [flags 0x41]  <function_decl 0000000006c0d000 TIM_DMACaptureCplt>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":544:48 728 {*thumb2_movsi_vfp}
     (nil))
(insn 68 67 69 9 (set (mem/f:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 44 [0x2c])) [10 _2->XferCpltCallback+0 S4 A32])
        (reg/f:SI 145)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":544:48 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 145)
        (nil)))
(debug_insn 69 68 70 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":545:3 -1
     (nil))
(insn 70 69 71 9 (set (reg/f:SI 146)
        (symbol_ref:SI ("TIM_DMACaptureHalfCplt") [flags 0x41]  <function_decl 0000000006c0d100 TIM_DMACaptureHalfCplt>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":545:52 728 {*thumb2_movsi_vfp}
     (nil))
(insn 71 70 72 9 (set (mem/f:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 48 [0x30])) [10 _2->XferHalfCpltCallback+0 S4 A32])
        (reg/f:SI 146)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":545:52 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 146)
        (nil)))
(debug_insn 72 71 73 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":547:3 -1
     (nil))
(insn 73 72 74 9 (set (reg/f:SI 147)
        (symbol_ref:SI ("TIM_DMAError") [flags 0x41]  <function_decl 0000000006bc6f00 TIM_DMAError>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":547:49 728 {*thumb2_movsi_vfp}
     (nil))
(insn 74 73 75 9 (set (mem/f:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 52 [0x34])) [10 _2->XferErrorCallback+0 S4 A32])
        (reg/f:SI 147)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":547:49 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 147)
        (nil)))
(debug_insn 75 74 76 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":550:3 -1
     (nil))
(insn 76 75 78 9 (set (reg/f:SI 149 [ htim_20(D)->Instance ])
        (mem/f:SI (reg/v/f:SI 131 [ htim ]) [3 htim_20(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":550:62 728 {*thumb2_movsi_vfp}
     (nil))
(insn 78 76 79 9 (set (reg:SI 3 r3)
        (reg/v:SI 133 [ Length ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":550:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 133 [ Length ])
        (nil)))
(insn 79 78 80 9 (set (reg:SI 2 r2)
        (reg/v/f:SI 132 [ pData ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":550:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 132 [ pData ])
        (nil)))
(insn 80 79 81 9 (set (reg:SI 1 r1)
        (plus:SI (reg/f:SI 149 [ htim_20(D)->Instance ])
            (const_int 52 [0x34]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":550:7 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/f:SI 149 [ htim_20(D)->Instance ])
        (nil)))
(insn 81 80 82 9 (set (reg:SI 0 r0)
        (reg/f:SI 114 [ _2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":550:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 114 [ _2 ])
        (nil)))
(call_insn 82 81 193 9 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_DMA_Start_IT") [flags 0x41]  <function_decl 0000000006873b00 HAL_DMA_Start_IT>) [0 HAL_DMA_Start_IT S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":550:7 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_DMA_Start_IT") [flags 0x41]  <function_decl 0000000006873b00 HAL_DMA_Start_IT>)
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (nil)))))))
(insn 193 82 85 9 (set (reg:SI 163)
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":550:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 85 193 86 9 (set (reg/v:SI 130 [ <retval> ])
        (reg:SI 163)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":550:6 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 86 85 87 9 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 163)
                        (const_int 0 [0]))
                    (label_ref 39)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":550:6 1025 {*thumb2_cbnz}
     (expr_list:REG_DEAD (reg:SI 163)
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 365072228 (nil))))
 -> 39)
(note 87 86 88 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 88 87 89 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":556:3 -1
     (nil))
(insn 89 88 94 10 (set (reg/f:SI 120 [ _9 ])
        (mem/f:SI (reg/v/f:SI 131 [ htim ]) [3 htim_20(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":556:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 131 [ htim ])
        (nil)))
(insn 94 89 90 10 (set (reg:SI 151)
        (const_int 1073818624 [0x40012c00])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":559:6 728 {*thumb2_movsi_vfp}
     (nil))
(insn 90 94 91 10 (set (reg:SI 121 [ _10 ])
        (mem/v:SI (plus:SI (reg/f:SI 120 [ _9 ])
                (const_int 12 [0xc])) [1 _9->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":556:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 91 90 92 10 (set (reg:SI 122 [ _11 ])
        (ior:SI (reg:SI 121 [ _10 ])
            (const_int 512 [0x200]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":556:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 121 [ _10 ])
        (nil)))
(insn 92 91 93 10 (set (mem/v:SI (plus:SI (reg/f:SI 120 [ _9 ])
                (const_int 12 [0xc])) [1 _9->DIER+0 S4 A32])
        (reg:SI 122 [ _11 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":556:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 122 [ _11 ])
        (nil)))
(debug_insn 93 92 95 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":559:3 -1
     (nil))
(insn 95 93 96 10 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 120 [ _9 ])
            (reg:SI 151))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":559:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 151)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 120 [ _9 ])
                (const_int 1073818624 [0x40012c00]))
            (nil))))
(jump_insn 96 95 97 10 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 124)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":559:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 124)
(note 97 96 98 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 98 97 99 11 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 120 [ _9 ])
            (const_int 1073741824 [0x40000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":559:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 99 98 100 11 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 124)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":559:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 124)
(note 100 99 101 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 101 100 102 12 (set (reg:SI 152)
        (const_int 1073742848 [0x40000400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":559:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 102 101 103 12 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 120 [ _9 ])
            (reg:SI 152))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":559:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 152)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 120 [ _9 ])
                (const_int 1073742848 [0x40000400]))
            (nil))))
(jump_insn 103 102 104 12 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 124)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":559:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 124)
(note 104 103 105 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 105 104 106 13 (set (reg:SI 153)
        (const_int 1073743872 [0x40000800])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":559:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 106 105 107 13 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 120 [ _9 ])
            (reg:SI 153))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":559:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 153)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 120 [ _9 ])
                (const_int 1073743872 [0x40000800]))
            (nil))))
(jump_insn 107 106 108 13 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 124)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":559:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 124)
(note 108 107 109 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 109 108 110 14 (set (reg:SI 154)
        (const_int 1073744896 [0x40000c00])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":559:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 110 109 111 14 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 120 [ _9 ])
            (reg:SI 154))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":559:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 154)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 120 [ _9 ])
                (const_int 1073744896 [0x40000c00]))
            (nil))))
(jump_insn 111 110 112 14 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 124)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":559:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 124)
(note 112 111 113 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 113 112 114 15 (set (reg:SI 155)
        (const_int 1073820672 [0x40013400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":559:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 114 113 115 15 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 120 [ _9 ])
            (reg:SI 155))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":559:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 155)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 120 [ _9 ])
                (const_int 1073820672 [0x40013400]))
            (nil))))
(jump_insn 115 114 116 15 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 124)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":559:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 124)
(note 116 115 117 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 117 116 118 16 (set (reg:SI 156)
        (const_int 1073823744 [0x40014000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":559:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 118 117 119 16 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 120 [ _9 ])
            (reg:SI 156))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":559:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 156)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 120 [ _9 ])
                (const_int 1073823744 [0x40014000]))
            (nil))))
(jump_insn 119 118 120 16 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 124)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":559:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 124)
(note 120 119 121 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 121 120 122 17 (set (reg:SI 157)
        (const_int 1073827840 [0x40015000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":559:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 122 121 123 17 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 120 [ _9 ])
            (reg:SI 157))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":559:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 157)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 120 [ _9 ])
                (const_int 1073827840 [0x40015000]))
            (nil))))
(jump_insn 123 122 124 17 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 144)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":559:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 144)
(code_label 124 123 125 18 85 (nil) [7 uses])
(note 125 124 128 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(note 128 125 126 18 NOTE_INSN_DELETED)
(debug_insn 126 128 127 18 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":561:5 -1
     (nil))
(insn 127 126 200 18 (set (reg:SI 123 [ _12 ])
        (mem/v:SI (plus:SI (reg/f:SI 120 [ _9 ])
                (const_int 8 [0x8])) [1 _9->SMCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":561:29 728 {*thumb2_movsi_vfp}
     (nil))
(insn 200 127 201 18 (set (reg/v:SI 129 [ tmpsmcr ])
        (const_int 65543 [0x10007])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":561:13 728 {*thumb2_movsi_vfp}
     (nil))
(insn 201 200 130 18 (set (reg/v:SI 129 [ tmpsmcr ])
        (and:SI (reg:SI 123 [ _12 ])
            (reg/v:SI 129 [ tmpsmcr ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":561:13 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 123 [ _12 ])
        (nil)))
(debug_insn 130 201 131 18 (var_location:SI tmpsmcr (reg/v:SI 129 [ tmpsmcr ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":561:13 -1
     (nil))
(debug_insn 131 130 132 18 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":562:5 -1
     (nil))
(insn 132 131 133 18 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 129 [ tmpsmcr ])
            (const_int 6 [0x6]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":562:8 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 133 132 134 18 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 150)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":562:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 150)
(note 134 133 135 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 135 134 136 19 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 129 [ tmpsmcr ])
            (const_int 65536 [0x10000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":562:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 129 [ tmpsmcr ])
        (nil)))
(jump_insn 136 135 137 19 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 150)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":562:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 150)
(note 137 136 138 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(debug_insn 138 137 139 20 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":564:7 -1
     (nil))
(insn 139 138 140 20 (set (reg:SI 124 [ _13 ])
        (mem/v:SI (reg/f:SI 120 [ _9 ]) [1 _9->CR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":564:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 140 139 141 20 (set (reg:SI 125 [ _14 ])
        (ior:SI (reg:SI 124 [ _13 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":564:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 124 [ _13 ])
        (nil)))
(insn 141 140 196 20 (set (mem/v:SI (reg/f:SI 120 [ _9 ]) [1 _9->CR1+0 S4 A32])
        (reg:SI 125 [ _14 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":564:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 125 [ _14 ])
        (expr_list:REG_DEAD (reg/f:SI 120 [ _9 ])
            (nil))))
(jump_insn 196 141 197 20 (set (pc)
        (label_ref 150)) 284 {*arm_jump}
     (nil)
 -> 150)
(barrier 197 196 144)
(code_label 144 197 145 21 86 (nil) [1 uses])
(note 145 144 146 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(debug_insn 146 145 147 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":569:5 -1
     (nil))
(insn 147 146 148 21 (set (reg:SI 126 [ _15 ])
        (mem/v:SI (reg/f:SI 120 [ _9 ]) [1 _9->CR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":569:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 148 147 149 21 (set (reg:SI 127 [ _16 ])
        (ior:SI (reg:SI 126 [ _15 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":569:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 126 [ _15 ])
        (nil)))
(insn 149 148 198 21 (set (mem/v:SI (reg/f:SI 120 [ _9 ]) [1 _9->CR1+0 S4 A32])
        (reg:SI 127 [ _16 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":569:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 127 [ _16 ])
        (expr_list:REG_DEAD (reg/f:SI 120 [ _9 ])
            (nil))))
(jump_insn 198 149 199 21 (set (pc)
        (label_ref 150)) 284 {*arm_jump}
     (nil)
 -> 150)
(barrier 199 198 162)
(code_label 162 199 161 22 87 (nil) [1 uses])
(note 161 162 7 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(insn 7 161 150 22 (set (reg/v:SI 130 [ <retval> ])
        (reg/v:SI 128 [ complementary_channel_1_state ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":518:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 128 [ complementary_channel_1_state ])
        (expr_list:REG_EQUAL (const_int 2 [0x2])
            (nil))))
(code_label 150 7 151 23 81 (nil) [6 uses])
(note 151 150 156 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(insn 156 151 157 23 (set (reg/i:SI 0 r0)
        (reg/v:SI 130 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":574:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 130 [ <retval> ])
        (nil)))
(insn 157 156 210 23 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":574:1 -1
     (nil))
(note 210 157 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_HallSensor_Stop_DMA (HAL_TIMEx_HallSensor_Stop_DMA, funcdef_no=338, decl_uid=9461, cgraph_uid=342, symbol_order=341)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs


  r138 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r133 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:25000
  r131 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:14500 VFP_LO_REGS:14500 ALL_REGS:14500 MEM:7500
  r129 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:29000 VFP_LO_REGS:29000 ALL_REGS:29000 MEM:15000
  r126 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:100000 VFP_LO_REGS:100000 ALL_REGS:100000 MEM:61000
  r124 costs: LO_REGS:0 HI_REGS:500 CALLER_SAVE_REGS:500 EVEN_REG:500 GENERAL_REGS:500 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r123 costs: LO_REGS:0 HI_REGS:500 CALLER_SAVE_REGS:500 EVEN_REG:500 GENERAL_REGS:500 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r121 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r119 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r118 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:45000 MEM:30000
  r116 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r115 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r114 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:45000 MEM:30000


Pass 1 for finding pseudo/allocno costs

    r138: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r137: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r136: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r135: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r134: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r133: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r132: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r131: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r130: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r129: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r128: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r127: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r126: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r125: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r124: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r123: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r122: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r121: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r120: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r119: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r118: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r116: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r138 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r133 costs: GENERAL_REGS:0 MEM:30000
  r131 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r129 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r126 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:105000 VFP_LO_REGS:105000 ALL_REGS:105000 MEM:70000
  r124 costs: LO_REGS:0 HI_REGS:500 CALLER_SAVE_REGS:500 EVEN_REG:500 GENERAL_REGS:500 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r123 costs: LO_REGS:0 HI_REGS:500 CALLER_SAVE_REGS:500 EVEN_REG:500 GENERAL_REGS:500 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r121 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r119 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r118 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:45000 MEM:30000
  r116 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r115 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r114 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:45000 MEM:30000

;;   ======================================================
;;   -- basic block 2 from 61 to 29 -- before reload
;;   ======================================================

;;	  0--> b  0: i   6 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   7 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  61 r138=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i   2 r126=r138                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i   9 r2=0                                    :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  11 r0=[r126]                               :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  10 r1=r2                                   :cortex_m4_ex:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  5--> b  0: i  12 {call [`TIM_CCxChannelCmd'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+0(-3)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  13 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  14 r114=[r126]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  20 r0=[r126+0x24]                          :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  15 r115=[r114+0xc]                         :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	 10--> b  0: i  16 r116=r115&0xfffffffffffffdff            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  17 [r114+0xc]=r116                         :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  18 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i  21 {r0=call [`HAL_DMA_Abort_IT'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i  22 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i  23 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 13--> b  0: i  24 r118=[r126]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 14--> b  0: i  26 r129=0x1111                             :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 15--> b  0: i  25 r119=[r118+0x20]                        :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	 17--> b  0: i  28 {cc=cmp(r119&r129,0);clobber scratch;}  :cortex_m4_ex:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	 18--> b  0: i  29 pc={(cc!=0)?L42:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 18
;;   new head = 6
;;   new tail = 29

;;   ======================================================
;;   -- basic block 3 from 31 to 36 -- before reload
;;   ======================================================

;;	  0--> b  0: i  31 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  32 r121=[r118+0x20]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  33 r131=0x4444                             :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  35 {cc=cmp(r121&r131,0);clobber scratch;}  :cortex_m4_ex:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  36 pc={(cc!=0)?L42:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 31
;;   new tail = 36

;;   ======================================================
;;   -- basic block 4 from 38 to 41 -- before reload
;;   ======================================================

;;	  0--> b  0: i  38 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  39 r123=[r118]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  40 r124=r123&0xfffffffffffffffe            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  41 [r118]=r124                             :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 38
;;   new tail = 41

;;   ======================================================
;;   -- basic block 5 from 44 to 59 -- before reload
;;   ======================================================

;;	  0--> b  0: i  44 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  45 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  46 r133=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  48 [r126+0x3e]=r133#0                      :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  49 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  58 r0=0                                    :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  52 [r126+0x44]=r133#0                      :cortex_m4_a:@GENERAL_REGS+0(-2)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i  53 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  59 use r0                                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 44
;;   new tail = 59


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_HallSensor_Stop_DMA

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={6d,5u} r1={4d,1u} r2={4d,2u} r3={3d} r7={1d,5u} r12={4d} r13={1d,7u} r14={3d} r15={2d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={4d,2u} r101={2d} r102={1d,5u} r103={1d,4u} r104={2d} r105={2d} r106={2d} r114={1d,2u} r115={1d,1u} r116={1d,1u} r118={1d,4u} r119={1d,1u} r121={1d,1u} r123={1d,1u} r124={1d,1u} r126={1d,6u} r129={1d,1u} r131={1d,1u} r133={1d,2u} r138={1d,1u} 
;;    total ref usage 261{207d,54u,0e} in 41{39 regular + 2 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 8 2 NOTE_INSN_FUNCTION_BEG)
(note 8 3 19 2 NOTE_INSN_DELETED)
(note 19 8 27 2 NOTE_INSN_DELETED)
(note 27 19 6 2 NOTE_INSN_DELETED)
(debug_insn 6 27 7 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":584:3 -1
     (nil))
(debug_insn 7 6 61 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":589:3 -1
     (nil))
(insn 61 7 2 2 (set (reg:SI 138)
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":582:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(insn 2 61 9 2 (set (reg/v/f:SI 126 [ htim ])
        (reg:SI 138)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":582:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 138)
        (nil)))
(insn 9 2 11 2 (set (reg:SI 2 r2)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":589:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 11 9 10 2 (set (reg:SI 0 r0)
        (mem/f:SI (reg/v/f:SI 126 [ htim ]) [3 htim_15(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":589:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 10 11 12 2 (set (reg:SI 1 r1)
        (reg:SI 2 r2)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":589:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(call_insn 12 10 13 2 (parallel [
            (call (mem:SI (symbol_ref:SI ("TIM_CCxChannelCmd") [flags 0x41]  <function_decl 0000000006c0d200 TIM_CCxChannelCmd>) [0 TIM_CCxChannelCmd S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":589:3 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_DEAD (reg:SI 0 r0)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("TIM_CCxChannelCmd") [flags 0x41]  <function_decl 0000000006c0d200 TIM_CCxChannelCmd>)
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(debug_insn 13 12 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":593:3 -1
     (nil))
(insn 14 13 20 2 (set (reg/f:SI 114 [ _2 ])
        (mem/f:SI (reg/v/f:SI 126 [ htim ]) [3 htim_15(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":593:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 20 14 15 2 (set (reg:SI 0 r0)
        (mem/f:SI (plus:SI (reg/v/f:SI 126 [ htim ])
                (const_int 36 [0x24])) [5 htim_15(D)->hdma[1]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":595:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 15 20 16 2 (set (reg:SI 115 [ _3 ])
        (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 12 [0xc])) [1 _2->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":593:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 16 15 17 2 (set (reg:SI 116 [ _4 ])
        (and:SI (reg:SI 115 [ _3 ])
            (const_int -513 [0xfffffffffffffdff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":593:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (nil)))
(insn 17 16 18 2 (set (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 12 [0xc])) [1 _2->DIER+0 S4 A32])
        (reg:SI 116 [ _4 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":593:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
        (expr_list:REG_DEAD (reg/f:SI 114 [ _2 ])
            (nil))))
(debug_insn 18 17 21 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":595:3 -1
     (nil))
(call_insn 21 18 22 2 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_DMA_Abort_IT") [flags 0x41]  <function_decl 0000000006873d00 HAL_DMA_Abort_IT>) [0 HAL_DMA_Abort_IT S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":595:9 291 {*call_value_symbol}
     (expr_list:REG_UNUSED (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_DMA_Abort_IT") [flags 0x41]  <function_decl 0000000006873d00 HAL_DMA_Abort_IT>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 22 21 23 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":598:3 -1
     (nil))
(debug_insn 23 22 24 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":598:3 -1
     (nil))
(insn 24 23 26 2 (set (reg/f:SI 118 [ _6 ])
        (mem/f:SI (reg/v/f:SI 126 [ htim ]) [3 htim_15(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":598:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 26 24 25 2 (set (reg:SI 129)
        (const_int 4369 [0x1111])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":598:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 25 26 28 2 (set (reg:SI 119 [ _7 ])
        (mem/v:SI (plus:SI (reg/f:SI 118 [ _6 ])
                (const_int 32 [0x20])) [1 _6->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":598:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 28 25 29 2 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 119 [ _7 ])
                        (reg:SI 129))
                    (const_int 0 [0])))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":598:3 92 {*andsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 129)
        (expr_list:REG_DEAD (reg:SI 119 [ _7 ])
            (nil))))
(jump_insn 29 28 30 2 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 42)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":598:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 42)
(note 30 29 34 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 34 30 31 3 NOTE_INSN_DELETED)
(debug_insn 31 34 32 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":598:3 -1
     (nil))
(insn 32 31 33 3 (set (reg:SI 121 [ _9 ])
        (mem/v:SI (plus:SI (reg/f:SI 118 [ _6 ])
                (const_int 32 [0x20])) [1 _6->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":598:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 33 32 35 3 (set (reg:SI 131)
        (const_int 17476 [0x4444])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":598:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 35 33 36 3 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 121 [ _9 ])
                        (reg:SI 131))
                    (const_int 0 [0])))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":598:3 92 {*andsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 131)
        (expr_list:REG_DEAD (reg:SI 121 [ _9 ])
            (nil))))
(jump_insn 36 35 37 3 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 42)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":598:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 42)
(note 37 36 38 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 38 37 39 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":598:3 -1
     (nil))
(insn 39 38 40 4 (set (reg:SI 123 [ _11 ])
        (mem/v:SI (reg/f:SI 118 [ _6 ]) [1 _6->CR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":598:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 40 39 41 4 (set (reg:SI 124 [ _12 ])
        (and:SI (reg:SI 123 [ _11 ])
            (const_int -2 [0xfffffffffffffffe]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":598:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 123 [ _11 ])
        (nil)))
(insn 41 40 42 4 (set (mem/v:SI (reg/f:SI 118 [ _6 ]) [1 _6->CR1+0 S4 A32])
        (reg:SI 124 [ _12 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":598:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 124 [ _12 ])
        (expr_list:REG_DEAD (reg/f:SI 118 [ _6 ])
            (nil))))
(code_label 42 41 43 5 105 (nil) [2 uses])
(note 43 42 44 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 44 43 45 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":598:3 -1
     (nil))
(debug_insn 45 44 46 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":601:3 -1
     (nil))
(insn 46 45 48 5 (set (reg:SI 133)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":601:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 48 46 49 5 (set (mem/v:QI (plus:SI (reg/v/f:SI 126 [ htim ])
                (const_int 62 [0x3e])) [0 htim_15(D)->ChannelState[0]+0 S1 A16])
        (subreg:QI (reg:SI 133) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":601:3 263 {*arm_movqi_insn}
     (nil))
(debug_insn 49 48 58 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":602:3 -1
     (nil))
(insn 58 49 52 5 (set (reg/i:SI 0 r0)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":606:1 728 {*thumb2_movsi_vfp}
     (nil))
(insn 52 58 53 5 (set (mem/v:QI (plus:SI (reg/v/f:SI 126 [ htim ])
                (const_int 68 [0x44])) [0 htim_15(D)->ChannelNState[0]+0 S1 A32])
        (subreg:QI (reg:SI 133) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":602:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 133)
        (expr_list:REG_DEAD (reg/v/f:SI 126 [ htim ])
            (nil))))
(debug_insn 53 52 59 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":605:3 -1
     (nil))
(insn 59 53 64 5 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":606:1 -1
     (nil))
(note 64 59 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_OCN_Start (HAL_TIMEx_OCN_Start, funcdef_no=339, decl_uid=9464, cgraph_uid=343, symbol_order=342)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 36 n_edges 52 count 36 (    1)


HAL_TIMEx_OCN_Start

Dataflow summary:
def_info->table_size = 90, use_info->table_size = 228
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,35u} r13={1d,35u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={17d,16u} r102={1d,35u} r103={1d,34u} r117={1d,20u,7e} r118={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r122={1d,1u} r123={1d,1u} r124={1d,1u} r125={2d,4u} r127={1d,3u} r128={1d,1u} r130={1d,1u} r131={1d,1u} r132={1d,1u} r133={8d,1u} r134={1d,9u} r135={1d,4u} r138={1d,1u} r141={1d,1u} r144={1d,1u} r147={1d,1u} r148={1d,1u} r150={1d,1u} r152={1d,1u} r154={1d,1u} r156={1d,1u,1e} r157={1d,1u} r159={1d,1u} r160={1d,1u} r161={1d,1u} r162={1d,1u} r163={1d,1u} r164={1d,1u} r165={1d,1u} r168={1d,1u} r169={1d,2u} 
;;    total ref usage 326{87d,231u,8e} in 127{127 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d41(102){ }d42(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 3 5 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 134 135 168 169
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 134 135 168 169
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135

( 2 )->[3]->( 4 13 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(7){ }u9(13){ }u10(102){ }u11(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
;; lr  def 	 100 [cc] 138
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  gen 	 100 [cc] 138
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135

( 3 )->[4]->( 29 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	

( 2 )->[5]->( 6 8 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u16(7){ }u17(13){ }u18(102){ }u19(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135

( 5 )->[6]->( 7 14 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u22(7){ }u23(13){ }u24(102){ }u25(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
;; lr  def 	 100 [cc] 141
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  gen 	 100 [cc] 141
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135

( 6 )->[7]->( 30 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	

( 5 )->[8]->( 9 11 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u30(7){ }u31(13){ }u32(102){ }u33(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135

( 8 )->[9]->( 10 16 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u36(7){ }u37(13){ }u38(102){ }u39(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
;; lr  def 	 100 [cc] 144
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  gen 	 100 [cc] 144
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135

( 9 )->[10]->( 31 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	

( 8 )->[11]->( 12 15 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u44(7){ }u45(13){ }u46(102){ }u47(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
;; lr  def 	 100 [cc] 147
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  gen 	 100 [cc] 147
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135

( 11 )->[12]->( 32 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	

( 3 )->[13]->( 17 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u52(7){ }u53(13){ }u54(102){ }u55(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
;; lr  def 	 148
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  gen 	 148
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135

( 6 )->[14]->( 17 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u58(7){ }u59(13){ }u60(102){ }u61(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
;; lr  def 	 150
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  gen 	 150
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135

( 11 )->[15]->( 17 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u64(7){ }u65(13){ }u66(102){ }u67(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
;; lr  def 	 154
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  gen 	 154
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135

( 9 )->[16]->( 17 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u70(7){ }u71(13){ }u72(102){ }u73(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
;; lr  def 	 152
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  gen 	 152
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135

( 16 14 13 15 )->[17]->( 25 18 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u76(7){ }u77(13){ }u78(102){ }u79(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; lr  def 	 100 [cc] 117 118 119 127 128 130 131 132 156 157 159
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  gen 	 100 [cc] 117 118 119 127 128 130 131 132 156 157 159
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117

( 17 )->[18]->( 25 19 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u107(7){ }u108(13){ }u109(102){ }u110(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117

( 18 )->[19]->( 25 20 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u113(7){ }u114(13){ }u115(102){ }u116(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  def 	 100 [cc] 160
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  gen 	 100 [cc] 160
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117

( 19 )->[20]->( 25 21 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u121(7){ }u122(13){ }u123(102){ }u124(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  def 	 100 [cc] 161
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  gen 	 100 [cc] 161
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117

( 20 )->[21]->( 25 22 )
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u129(7){ }u130(13){ }u131(102){ }u132(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  def 	 100 [cc] 162
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  gen 	 100 [cc] 162
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117

( 21 )->[22]->( 25 23 )
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u137(7){ }u138(13){ }u139(102){ }u140(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  def 	 100 [cc] 163
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  gen 	 100 [cc] 163
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117

( 22 )->[23]->( 25 24 )
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u145(7){ }u146(13){ }u147(102){ }u148(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  def 	 100 [cc] 164
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  gen 	 100 [cc] 164
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117

( 23 )->[24]->( 25 28 )
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u153(7){ }u154(13){ }u155(102){ }u156(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  def 	 100 [cc] 165
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  gen 	 100 [cc] 165
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117

( 22 23 21 20 19 18 17 24 )->[25]->( 26 33 )
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u161(7){ }u162(13){ }u163(102){ }u164(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  def 	 100 [cc] 120 125
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  gen 	 100 [cc] 120 125
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 125
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 125

( 25 )->[26]->( 27 34 )
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u172(7){ }u173(13){ }u174(102){ }u175(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 125
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 125
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117

( 26 )->[27]->( 35 )
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u178(7){ }u179(13){ }u180(102){ }u181(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  def 	 121 122 133
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  gen 	 121 122 133
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133

( 24 )->[28]->( 35 )
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u186(7){ }u187(13){ }u188(102){ }u189(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  def 	 123 124 133
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  gen 	 123 124 133
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133

( 4 )->[29]->( 35 )
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u194(7){ }u195(13){ }u196(102){ }u197(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 133
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 133
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133

( 7 )->[30]->( 35 )
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u198(7){ }u199(13){ }u200(102){ }u201(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 133
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 133
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133

( 10 )->[31]->( 35 )
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u202(7){ }u203(13){ }u204(102){ }u205(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 133
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 133
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133

( 12 )->[32]->( 35 )
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u206(7){ }u207(13){ }u208(102){ }u209(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 133
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 133
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133

( 25 )->[33]->( 35 )
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u210(7){ }u211(13){ }u212(102){ }u213(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 133
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 133
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133

( 26 )->[34]->( 35 )
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u214(7){ }u215(13){ }u216(102){ }u217(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 133
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 133
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133

( 28 34 30 32 27 31 29 33 )->[35]->( 1 )
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u218(7){ }u219(13){ }u220(102){ }u221(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 35 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u224(0){ }u225(7){ }u226(13){ }u227(102){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 19 to worklist
  Adding insn 26 to worklist
  Adding insn 22 to worklist
  Adding insn 232 to worklist
  Adding insn 33 to worklist
  Adding insn 40 to worklist
  Adding insn 36 to worklist
  Adding insn 236 to worklist
  Adding insn 47 to worklist
  Adding insn 54 to worklist
  Adding insn 50 to worklist
  Adding insn 240 to worklist
  Adding insn 65 to worklist
  Adding insn 61 to worklist
  Adding insn 244 to worklist
  Adding insn 246 to worklist
  Adding insn 73 to worklist
  Adding insn 248 to worklist
  Adding insn 80 to worklist
  Adding insn 250 to worklist
  Adding insn 99 to worklist
  Adding insn 92 to worklist
  Adding insn 134 to worklist
  Adding insn 130 to worklist
  Adding insn 128 to worklist
  Adding insn 122 to worklist
  Adding insn 120 to worklist
  Adding insn 118 to worklist
  Adding insn 115 to worklist
  Adding insn 137 to worklist
  Adding insn 141 to worklist
  Adding insn 145 to worklist
  Adding insn 149 to worklist
  Adding insn 153 to worklist
  Adding insn 157 to worklist
  Adding insn 161 to worklist
  Adding insn 171 to worklist
  Adding insn 165 to worklist
  Adding insn 174 to worklist
  Adding insn 252 to worklist
  Adding insn 179 to worklist
  Adding insn 177 to worklist
  Adding insn 254 to worklist
  Adding insn 187 to worklist
  Adding insn 185 to worklist
  Adding insn 256 to worklist
  Adding insn 258 to worklist
  Adding insn 260 to worklist
  Adding insn 262 to worklist
  Adding insn 264 to worklist
  Adding insn 195 to worklist
Finished finding needed instructions:
processing block 35 lr out =  0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 194 to worklist
processing block 29 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
  Adding insn 9 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
processing block 27 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
  Adding insn 8 to worklist
  Adding insn 178 to worklist
processing block 34 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
  Adding insn 12 to worklist
processing block 26 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
  Adding insn 173 to worklist
processing block 33 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
  Adding insn 10 to worklist
processing block 25 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 125
  Adding insn 170 to worklist
  Adding insn 267 to worklist
  Adding insn 266 to worklist
processing block 28 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
  Adding insn 6 to worklist
  Adding insn 186 to worklist
processing block 24 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
  Adding insn 160 to worklist
  Adding insn 159 to worklist
processing block 23 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
  Adding insn 156 to worklist
  Adding insn 155 to worklist
processing block 22 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
  Adding insn 152 to worklist
  Adding insn 151 to worklist
processing block 21 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
  Adding insn 148 to worklist
  Adding insn 147 to worklist
processing block 20 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
  Adding insn 144 to worklist
  Adding insn 143 to worklist
processing block 19 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
  Adding insn 140 to worklist
  Adding insn 139 to worklist
processing block 18 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
  Adding insn 136 to worklist
processing block 17 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
  Adding insn 133 to worklist
  Adding insn 132 to worklist
  Adding insn 129 to worklist
  Adding insn 121 to worklist
  Adding insn 117 to worklist
  Adding insn 112 to worklist
  Adding insn 111 to worklist
  Adding insn 110 to worklist
  Adding insn 103 to worklist
processing block 13 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
  Adding insn 71 to worklist
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
  Adding insn 25 to worklist
processing block 30 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
  Adding insn 5 to worklist
processing block 7 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
processing block 14 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
  Adding insn 78 to worklist
processing block 6 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
  Adding insn 39 to worklist
processing block 31 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
  Adding insn 11 to worklist
processing block 10 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
processing block 16 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
  Adding insn 90 to worklist
processing block 9 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
  Adding insn 53 to worklist
processing block 32 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
  Adding insn 7 to worklist
processing block 12 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
processing block 15 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
  Adding insn 97 to worklist
processing block 11 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
  Adding insn 64 to worklist
processing block 8 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
  Adding insn 46 to worklist
processing block 5 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
  Adding insn 32 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
  Adding insn 18 to worklist
  Adding insn 229 to worklist
  Adding insn 2 to worklist
  Adding insn 228 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 36 n_edges 52 count 36 (    1)

Pass 0 for finding pseudo/allocno costs


  r169 costs: LO_REGS:2000 HI_REGS:4000 CALLER_SAVE_REGS:4000 EVEN_REG:4000 GENERAL_REGS:4000 VFP_D0_D7_REGS:40000 VFP_LO_REGS:40000 ALL_REGS:40000 MEM:21000
  r168 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r165 costs: LO_REGS:0 HI_REGS:108 CALLER_SAVE_REGS:108 EVEN_REG:108 GENERAL_REGS:108 VFP_D0_D7_REGS:1566 VFP_LO_REGS:1566 ALL_REGS:1566 MEM:810
  r164 costs: LO_REGS:0 HI_REGS:154 CALLER_SAVE_REGS:154 EVEN_REG:154 GENERAL_REGS:154 VFP_D0_D7_REGS:2233 VFP_LO_REGS:2233 ALL_REGS:2233 MEM:1155
  r163 costs: LO_REGS:0 HI_REGS:220 CALLER_SAVE_REGS:220 EVEN_REG:220 GENERAL_REGS:220 VFP_D0_D7_REGS:3190 VFP_LO_REGS:3190 ALL_REGS:3190 MEM:1650
  r162 costs: LO_REGS:0 HI_REGS:316 CALLER_SAVE_REGS:316 EVEN_REG:316 GENERAL_REGS:316 VFP_D0_D7_REGS:4582 VFP_LO_REGS:4582 ALL_REGS:4582 MEM:2370
  r161 costs: LO_REGS:0 HI_REGS:452 CALLER_SAVE_REGS:452 EVEN_REG:452 GENERAL_REGS:452 VFP_D0_D7_REGS:6554 VFP_LO_REGS:6554 ALL_REGS:6554 MEM:3390
  r160 costs: LO_REGS:0 HI_REGS:646 CALLER_SAVE_REGS:646 EVEN_REG:646 GENERAL_REGS:646 VFP_D0_D7_REGS:9367 VFP_LO_REGS:9367 ALL_REGS:9367 MEM:4845
  r159 costs: LO_REGS:0 HI_REGS:1320 CALLER_SAVE_REGS:1320 EVEN_REG:1320 GENERAL_REGS:1320 VFP_D0_D7_REGS:19140 VFP_LO_REGS:19140 ALL_REGS:19140 MEM:9900
  r157 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:19140 VFP_LO_REGS:19140 ALL_REGS:19140 MEM:9900
  r156 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:19800 VFP_LO_REGS:19800 ALL_REGS:19800 MEM:13200
  r154 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:2145
  r152 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:1110
  r150 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:1680
  r148 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:4950
  r147 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:6510 VFP_LO_REGS:6510 ALL_REGS:6510 MEM:4340
  r144 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3360 VFP_LO_REGS:3360 ALL_REGS:3360 MEM:2240
  r141 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:5100 VFP_LO_REGS:5100 ALL_REGS:5100 MEM:3400
  r138 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r135 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:32350 VFP_LO_REGS:32350 ALL_REGS:32350 MEM:15900
  r134 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:44770 VFP_LO_REGS:44770 ALL_REGS:44770 MEM:24180
  r133 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:28174 VFP_LO_REGS:28174 ALL_REGS:28174 MEM:14705
  r132 costs: LO_REGS:0 HI_REGS:1320 CALLER_SAVE_REGS:1320 EVEN_REG:1320 GENERAL_REGS:1320 VFP_D0_D7_REGS:19800 VFP_LO_REGS:19800 ALL_REGS:19800 MEM:13200
  r131 costs: LO_REGS:0 HI_REGS:1320 CALLER_SAVE_REGS:1320 EVEN_REG:1320 GENERAL_REGS:1320 VFP_D0_D7_REGS:19800 VFP_LO_REGS:19800 ALL_REGS:19800 MEM:13200
  r130 costs: LO_REGS:0 HI_REGS:1320 CALLER_SAVE_REGS:1320 EVEN_REG:1320 GENERAL_REGS:1320 VFP_D0_D7_REGS:19800 VFP_LO_REGS:19800 ALL_REGS:19800 MEM:13200
  r128 costs: LO_REGS:0 HI_REGS:1320 CALLER_SAVE_REGS:1320 EVEN_REG:1320 GENERAL_REGS:1320 VFP_D0_D7_REGS:19800 VFP_LO_REGS:19800 ALL_REGS:19800 MEM:13200
  r127 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:29700 VFP_LO_REGS:29700 ALL_REGS:29700 MEM:19800
  r125 costs: LO_REGS:0 HI_REGS:1244 CALLER_SAVE_REGS:1244 EVEN_REG:1244 GENERAL_REGS:1244 VFP_D0_D7_REGS:42848 VFP_LO_REGS:42848 ALL_REGS:42848 MEM:25870
  r124 costs: LO_REGS:0 HI_REGS:76 CALLER_SAVE_REGS:76 EVEN_REG:76 GENERAL_REGS:76 VFP_D0_D7_REGS:1140 VFP_LO_REGS:1140 ALL_REGS:1140 MEM:760
  r123 costs: LO_REGS:0 HI_REGS:76 CALLER_SAVE_REGS:76 EVEN_REG:76 GENERAL_REGS:76 VFP_D0_D7_REGS:1140 VFP_LO_REGS:1140 ALL_REGS:1140 MEM:760
  r122 costs: LO_REGS:0 HI_REGS:540 CALLER_SAVE_REGS:540 EVEN_REG:540 GENERAL_REGS:540 VFP_D0_D7_REGS:8100 VFP_LO_REGS:8100 ALL_REGS:8100 MEM:5400
  r121 costs: LO_REGS:0 HI_REGS:540 CALLER_SAVE_REGS:540 EVEN_REG:540 GENERAL_REGS:540 VFP_D0_D7_REGS:8100 VFP_LO_REGS:8100 ALL_REGS:8100 MEM:5400
  r120 costs: LO_REGS:0 HI_REGS:1244 CALLER_SAVE_REGS:1244 EVEN_REG:1244 GENERAL_REGS:1244 VFP_D0_D7_REGS:18660 VFP_LO_REGS:18660 ALL_REGS:18660 MEM:12440
  r119 costs: LO_REGS:0 HI_REGS:1320 CALLER_SAVE_REGS:1320 EVEN_REG:1320 GENERAL_REGS:1320 VFP_D0_D7_REGS:19800 VFP_LO_REGS:19800 ALL_REGS:19800 MEM:13200
  r118 costs: LO_REGS:0 HI_REGS:1320 CALLER_SAVE_REGS:1320 EVEN_REG:1320 GENERAL_REGS:1320 VFP_D0_D7_REGS:19800 VFP_LO_REGS:19800 ALL_REGS:19800 MEM:13200
  r117 costs: LO_REGS:0 HI_REGS:1320 CALLER_SAVE_REGS:1320 EVEN_REG:1320 GENERAL_REGS:1320 VFP_D0_D7_REGS:118920 VFP_LO_REGS:118920 ALL_REGS:118920 MEM:79280


Pass 1 for finding pseudo/allocno costs

    r169: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r168: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r167: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r166: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r165: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r164: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r163: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r162: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r161: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r160: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r159: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r158: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r157: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r156: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r155: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r154: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r153: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r152: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r151: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r150: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r149: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r148: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r147: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r146: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r145: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r144: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r143: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r142: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r141: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r140: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r139: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r138: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r137: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r136: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r135: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r134: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r133: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r132: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r131: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r130: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r129: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r128: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r127: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r126: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r125: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r124: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r123: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r122: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r121: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r120: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r119: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r118: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r116: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r115: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r114: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r113: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r169 costs: LO_REGS:2000 HI_REGS:6000 CALLER_SAVE_REGS:6000 EVEN_REG:6000 GENERAL_REGS:4000 VFP_D0_D7_REGS:60000 VFP_LO_REGS:60000 ALL_REGS:45000 MEM:40000
  r168 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r165 costs: LO_REGS:0 HI_REGS:108 CALLER_SAVE_REGS:108 EVEN_REG:108 GENERAL_REGS:108 VFP_D0_D7_REGS:1620 VFP_LO_REGS:1620 ALL_REGS:1620 MEM:1080
  r164 costs: LO_REGS:0 HI_REGS:154 CALLER_SAVE_REGS:154 EVEN_REG:154 GENERAL_REGS:154 VFP_D0_D7_REGS:2310 VFP_LO_REGS:2310 ALL_REGS:2310 MEM:1540
  r163 costs: LO_REGS:0 HI_REGS:220 CALLER_SAVE_REGS:220 EVEN_REG:220 GENERAL_REGS:220 VFP_D0_D7_REGS:3300 VFP_LO_REGS:3300 ALL_REGS:3300 MEM:2200
  r162 costs: LO_REGS:0 HI_REGS:316 CALLER_SAVE_REGS:316 EVEN_REG:316 GENERAL_REGS:316 VFP_D0_D7_REGS:4740 VFP_LO_REGS:4740 ALL_REGS:4740 MEM:3160
  r161 costs: LO_REGS:0 HI_REGS:452 CALLER_SAVE_REGS:452 EVEN_REG:452 GENERAL_REGS:452 VFP_D0_D7_REGS:6780 VFP_LO_REGS:6780 ALL_REGS:6780 MEM:4520
  r160 costs: LO_REGS:0 HI_REGS:646 CALLER_SAVE_REGS:646 EVEN_REG:646 GENERAL_REGS:646 VFP_D0_D7_REGS:9690 VFP_LO_REGS:9690 ALL_REGS:9690 MEM:6460
  r159 costs: LO_REGS:0 HI_REGS:1320 CALLER_SAVE_REGS:1320 EVEN_REG:1320 GENERAL_REGS:1320 VFP_D0_D7_REGS:19800 VFP_LO_REGS:19800 ALL_REGS:19800 MEM:13200
  r157 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:19800 VFP_LO_REGS:19800 ALL_REGS:19800 MEM:13200
  r156 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:19800 VFP_LO_REGS:19800 ALL_REGS:19800 MEM:13200
  r154 costs: GENERAL_REGS:0 MEM:2860
  r152 costs: GENERAL_REGS:0 MEM:1480
  r150 costs: GENERAL_REGS:0 MEM:2240
  r148 costs: GENERAL_REGS:0 MEM:6600
  r147 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:6510 VFP_LO_REGS:6510 ALL_REGS:6510 MEM:4340
  r144 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3360 VFP_LO_REGS:3360 ALL_REGS:3360 MEM:2240
  r141 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:5100 VFP_LO_REGS:5100 ALL_REGS:5100 MEM:3400
  r138 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r135 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:37350 VFP_LO_REGS:37350 ALL_REGS:37350 MEM:24900
  r134 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:49770 VFP_LO_REGS:49770 ALL_REGS:49770 MEM:33180
  r133 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:44115 VFP_LO_REGS:44115 ALL_REGS:29115 MEM:29410
  r132 costs: LO_REGS:0 HI_REGS:1320 CALLER_SAVE_REGS:1320 EVEN_REG:1320 GENERAL_REGS:1320 VFP_D0_D7_REGS:19800 VFP_LO_REGS:19800 ALL_REGS:19800 MEM:13200
  r131 costs: LO_REGS:0 HI_REGS:1320 CALLER_SAVE_REGS:1320 EVEN_REG:1320 GENERAL_REGS:1320 VFP_D0_D7_REGS:19800 VFP_LO_REGS:19800 ALL_REGS:19800 MEM:13200
  r130 costs: LO_REGS:0 HI_REGS:1320 CALLER_SAVE_REGS:1320 EVEN_REG:1320 GENERAL_REGS:1320 VFP_D0_D7_REGS:19800 VFP_LO_REGS:19800 ALL_REGS:19800 MEM:13200
  r128 costs: LO_REGS:0 HI_REGS:1320 CALLER_SAVE_REGS:1320 EVEN_REG:1320 GENERAL_REGS:1320 VFP_D0_D7_REGS:19800 VFP_LO_REGS:19800 ALL_REGS:19800 MEM:13200
  r127 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:29700 VFP_LO_REGS:29700 ALL_REGS:29700 MEM:19800
  r125 costs: LO_REGS:0 HI_REGS:1244 CALLER_SAVE_REGS:1244 EVEN_REG:1244 GENERAL_REGS:1244 VFP_D0_D7_REGS:43470 VFP_LO_REGS:43470 ALL_REGS:43470 MEM:28980
  r124 costs: LO_REGS:0 HI_REGS:76 CALLER_SAVE_REGS:76 EVEN_REG:76 GENERAL_REGS:76 VFP_D0_D7_REGS:1140 VFP_LO_REGS:1140 ALL_REGS:1140 MEM:760
  r123 costs: LO_REGS:0 HI_REGS:76 CALLER_SAVE_REGS:76 EVEN_REG:76 GENERAL_REGS:76 VFP_D0_D7_REGS:1140 VFP_LO_REGS:1140 ALL_REGS:1140 MEM:760
  r122 costs: LO_REGS:0 HI_REGS:540 CALLER_SAVE_REGS:540 EVEN_REG:540 GENERAL_REGS:540 VFP_D0_D7_REGS:8100 VFP_LO_REGS:8100 ALL_REGS:8100 MEM:5400
  r121 costs: LO_REGS:0 HI_REGS:540 CALLER_SAVE_REGS:540 EVEN_REG:540 GENERAL_REGS:540 VFP_D0_D7_REGS:8100 VFP_LO_REGS:8100 ALL_REGS:8100 MEM:5400
  r120 costs: LO_REGS:0 HI_REGS:1244 CALLER_SAVE_REGS:1244 EVEN_REG:1244 GENERAL_REGS:1244 VFP_D0_D7_REGS:18660 VFP_LO_REGS:18660 ALL_REGS:18660 MEM:12440
  r119 costs: LO_REGS:0 HI_REGS:1320 CALLER_SAVE_REGS:1320 EVEN_REG:1320 GENERAL_REGS:1320 VFP_D0_D7_REGS:19800 VFP_LO_REGS:19800 ALL_REGS:19800 MEM:13200
  r118 costs: LO_REGS:0 HI_REGS:1320 CALLER_SAVE_REGS:1320 EVEN_REG:1320 GENERAL_REGS:1320 VFP_D0_D7_REGS:19800 VFP_LO_REGS:19800 ALL_REGS:19800 MEM:13200
  r117 costs: LO_REGS:0 HI_REGS:1320 CALLER_SAVE_REGS:1320 EVEN_REG:1320 GENERAL_REGS:1320 VFP_D0_D7_REGS:118920 VFP_LO_REGS:118920 ALL_REGS:118920 MEM:79280

;;   ======================================================
;;   -- basic block 2 from 228 to 19 -- before reload
;;   ======================================================

;;	  0--> b  0: i  15 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  16 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  17 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 228 r168=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i 229 r169=r1                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i   2 r134=r168                               :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i  18 r135=r169                               :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  19 {pc={(r169!=0)?L30:pc};clobber cc;}     :cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 15
;;   new tail = 19

;;   ======================================================
;;   -- basic block 3 from 22 to 26 -- before reload
;;   ======================================================

;;	  0--> b  0: i  22 r138=zxn([r134+0x44])                   :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  25 cc=cmp(r138,0x1)                        :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  26 pc={(cc==0)?L230:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 22
;;   new tail = 26

;;   ======================================================
;;   -- basic block 4 from 232 to 232 -- before reload
;;   ======================================================

;;	  0--> b  0: i 232 pc=L200                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 232
;;   new tail = 232

;;   ======================================================
;;   -- basic block 5 from 32 to 33 -- before reload
;;   ======================================================

;;	  0--> b  0: i  32 cc=cmp(r135,0x4)                        :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  33 pc={(cc!=0)?L44:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 32
;;   new tail = 33

;;   ======================================================
;;   -- basic block 6 from 36 to 40 -- before reload
;;   ======================================================

;;	  0--> b  0: i  36 r141=zxn([r134+0x45])                   :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  39 cc=cmp(r141,0x1)                        :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  40 pc={(cc==0)?L234:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 36
;;   new tail = 40

;;   ======================================================
;;   -- basic block 7 from 236 to 236 -- before reload
;;   ======================================================

;;	  0--> b  0: i 236 pc=L204                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 236
;;   new tail = 236

;;   ======================================================
;;   -- basic block 8 from 46 to 47 -- before reload
;;   ======================================================

;;	  0--> b  0: i  46 cc=cmp(r135,0x8)                        :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  47 pc={(cc!=0)?L58:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 46
;;   new tail = 47

;;   ======================================================
;;   -- basic block 9 from 50 to 54 -- before reload
;;   ======================================================

;;	  0--> b  0: i  50 r144=zxn([r134+0x46])                   :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  53 cc=cmp(r144,0x1)                        :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  54 pc={(cc==0)?L238:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 50
;;   new tail = 54

;;   ======================================================
;;   -- basic block 10 from 240 to 240 -- before reload
;;   ======================================================

;;	  0--> b  0: i 240 pc=L208                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 240
;;   new tail = 240

;;   ======================================================
;;   -- basic block 11 from 61 to 65 -- before reload
;;   ======================================================

;;	  0--> b  0: i  61 r147=zxn([r134+0x47])                   :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  64 cc=cmp(r147,0x1)                        :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  65 pc={(cc==0)?L242:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 61
;;   new tail = 65

;;   ======================================================
;;   -- basic block 12 from 244 to 244 -- before reload
;;   ======================================================

;;	  0--> b  0: i 244 pc=L212                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 244
;;   new tail = 244

;;   ======================================================
;;   -- basic block 13 from 71 to 246 -- before reload
;;   ======================================================

;;	  0--> b  0: i  71 r148=0x2                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  73 [r134+0x44]=r148#0                      :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 246 pc=L100                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 71
;;   new tail = 246

;;   ======================================================
;;   -- basic block 14 from 78 to 248 -- before reload
;;   ======================================================

;;	  0--> b  0: i  78 r150=0x2                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  80 [r134+0x45]=r150#0                      :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 248 pc=L100                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 78
;;   new tail = 248

;;   ======================================================
;;   -- basic block 15 from 85 to 250 -- before reload
;;   ======================================================

;;	  0--> b  0: i  85 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  97 r154=0x2                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  99 [r134+0x47]=r154#0                      :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 250 pc=L100                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 85
;;   new tail = 250

;;   ======================================================
;;   -- basic block 16 from 90 to 92 -- before reload
;;   ======================================================

;;	  0--> b  0: i  90 r152=0x2                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  92 [r134+0x46]=r152#0                      :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 90
;;   new tail = 92

;;   ======================================================
;;   -- basic block 17 from 102 to 134 -- before reload
;;   ======================================================

;;	  0--> b  0: i 102 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 103 r117=[r134]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 104 loc r117                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 105 loc r135                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 106 loc 0x4                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 107 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 108 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 109 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 110 r156=r135&0x1f                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 115 r128=[r117+0x20]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 111 r157=0x4                                :cortex_m4_ex:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i 112 r127=r157<<r156                         :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 113 loc r127                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 114 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 117 r130=~r127&r128                         :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 118 [r117+0x20]=r130                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 119 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 120 r131=[r117+0x20]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 132 r159=0x40012c00                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 121 r132=r127|r131                          :cortex_m4_ex:@GENERAL_REGS+1(-1)@VFP_LO_REGS+0(0)
;;	 10--> b  0: i 122 [r117+0x20]=r132                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 123 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 124 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 125 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 126 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 127 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 11--> b  0: i 128 r118=[r117+0x44]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 13--> b  0: i 129 r119=r118|0x8000                        :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 14--> b  0: i 130 [r117+0x44]=r119                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 14--> b  0: i 131 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 15--> b  0: i 133 cc=cmp(r117,r159)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 16--> b  0: i 134 pc={(cc==0)?L162:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 16
;;   new head = 102
;;   new tail = 134

;;   ======================================================
;;   -- basic block 18 from 136 to 137 -- before reload
;;   ======================================================

;;	  0--> b  0: i 136 cc=cmp(r117,0x40000000)                 :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 137 pc={(cc==0)?L162:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 136
;;   new tail = 137

;;   ======================================================
;;   -- basic block 19 from 139 to 141 -- before reload
;;   ======================================================

;;	  0--> b  0: i 139 r160=0x40000400                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 140 cc=cmp(r117,r160)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 141 pc={(cc==0)?L162:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 139
;;   new tail = 141

;;   ======================================================
;;   -- basic block 20 from 143 to 145 -- before reload
;;   ======================================================

;;	  0--> b  0: i 143 r161=0x40000800                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 144 cc=cmp(r117,r161)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 145 pc={(cc==0)?L162:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 143
;;   new tail = 145

;;   ======================================================
;;   -- basic block 21 from 147 to 149 -- before reload
;;   ======================================================

;;	  0--> b  0: i 147 r162=0x40000c00                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 148 cc=cmp(r117,r162)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 149 pc={(cc==0)?L162:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 147
;;   new tail = 149

;;   ======================================================
;;   -- basic block 22 from 151 to 153 -- before reload
;;   ======================================================

;;	  0--> b  0: i 151 r163=0x40013400                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 152 cc=cmp(r117,r163)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 153 pc={(cc==0)?L162:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 151
;;   new tail = 153

;;   ======================================================
;;   -- basic block 23 from 155 to 157 -- before reload
;;   ======================================================

;;	  0--> b  0: i 155 r164=0x40014000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 156 cc=cmp(r117,r164)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 157 pc={(cc==0)?L162:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 155
;;   new tail = 157

;;   ======================================================
;;   -- basic block 24 from 159 to 161 -- before reload
;;   ======================================================

;;	  0--> b  0: i 159 r165=0x40015000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 160 cc=cmp(r117,r165)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 161 pc={(cc!=0)?L182:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 159
;;   new tail = 161

;;   ======================================================
;;   -- basic block 25 from 164 to 171 -- before reload
;;   ======================================================

;;	  0--> b  0: i 164 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 165 r120=[r117+0x8]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 266 r125=0x10007                            :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 267 r125=r120&r125                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 168 loc r125                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 169 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 170 cc=cmp(r125,0x6)                        :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 171 pc={(cc==0)?L216:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 164
;;   new tail = 171

;;   ======================================================
;;   -- basic block 26 from 173 to 174 -- before reload
;;   ======================================================

;;	  0--> b  0: i 173 cc=cmp(r125,0x10000)                    :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 174 pc={(cc==0)?L220:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 173
;;   new tail = 174

;;   ======================================================
;;   -- basic block 27 from 176 to 252 -- before reload
;;   ======================================================

;;	  0--> b  0: i 176 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 177 r121=[r117]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i   8 r133=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 178 r122=r121|0x1                           :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i 179 [r117]=r122                             :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 252 pc=L188                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 176
;;   new tail = 252

;;   ======================================================
;;   -- basic block 28 from 184 to 254 -- before reload
;;   ======================================================

;;	  0--> b  0: i 184 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 185 r123=[r117]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i   6 r133=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 186 r124=r123|0x1                           :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i 187 [r117]=r124                             :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 254 pc=L188                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 184
;;   new tail = 254

;;   ======================================================
;;   -- basic block 29 from 9 to 256 -- before reload
;;   ======================================================

;;	  0--> b  0: i   9 r133=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 256 pc=L188                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 9
;;   new tail = 256

;;   ======================================================
;;   -- basic block 30 from 5 to 258 -- before reload
;;   ======================================================

;;	  0--> b  0: i   5 r133=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 258 pc=L188                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 5
;;   new tail = 258

;;   ======================================================
;;   -- basic block 31 from 11 to 260 -- before reload
;;   ======================================================

;;	  0--> b  0: i  11 r133=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 260 pc=L188                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 11
;;   new tail = 260

;;   ======================================================
;;   -- basic block 32 from 7 to 262 -- before reload
;;   ======================================================

;;	  0--> b  0: i   7 r133=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 262 pc=L188                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 7
;;   new tail = 262

;;   ======================================================
;;   -- basic block 33 from 10 to 264 -- before reload
;;   ======================================================

;;	  0--> b  0: i  10 r133=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 264 pc=L188                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 10
;;   new tail = 264

;;   ======================================================
;;   -- basic block 34 from 12 to 12 -- before reload
;;   ======================================================

;;	  0--> b  0: i  12 r133=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 12
;;   new tail = 12

;;   ======================================================
;;   -- basic block 35 from 194 to 195 -- before reload
;;   ======================================================

;;	  0--> b  0: i 194 r0=r133                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 195 use r0                                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 194
;;   new tail = 195


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_OCN_Start

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,35u} r13={1d,35u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={17d,16u} r102={1d,35u} r103={1d,34u} r117={1d,20u,7e} r118={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r122={1d,1u} r123={1d,1u} r124={1d,1u} r125={2d,4u} r127={1d,3u} r128={1d,1u} r130={1d,1u} r131={1d,1u} r132={1d,1u} r133={8d,1u} r134={1d,9u} r135={1d,4u} r138={1d,1u} r141={1d,1u} r144={1d,1u} r147={1d,1u} r148={1d,1u} r150={1d,1u} r152={1d,1u} r154={1d,1u} r156={1d,1u,1e} r157={1d,1u} r159={1d,1u} r160={1d,1u} r161={1d,1u} r162={1d,1u} r163={1d,1u} r164={1d,1u} r165={1d,1u} r168={1d,1u} r169={1d,2u} 
;;    total ref usage 326{87d,231u,8e} in 127{127 regular + 0 call} insns.
(note 1 0 13 NOTE_INSN_DELETED)
(note 13 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 13 4 2 NOTE_INSN_DELETED)
(note 4 3 15 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 15 4 16 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":646:3 -1
     (nil))
(debug_insn 16 15 17 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":649:3 -1
     (nil))
(debug_insn 17 16 228 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":652:3 -1
     (nil))
(insn 228 17 229 2 (set (reg:SI 168)
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":645:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(insn 229 228 2 2 (set (reg:SI 169)
        (reg:SI 1 r1 [ Channel ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":645:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ Channel ])
        (nil)))
(insn 2 229 18 2 (set (reg/v/f:SI 134 [ htim ])
        (reg:SI 168)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":645:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 168)
        (nil)))
(insn 18 2 19 2 (set (reg/v:SI 135 [ Channel ])
        (reg:SI 169)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":652:46 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 19 18 20 2 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 169)
                        (const_int 0 [0]))
                    (label_ref 30)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":652:46 1025 {*thumb2_cbnz}
     (expr_list:REG_DEAD (reg:SI 169)
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 536870916 (nil))))
 -> 30)
(note 20 19 24 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 24 20 22 3 NOTE_INSN_DELETED)
(insn 22 24 25 3 (set (reg:SI 138 [ htim_19(D)->ChannelNState[0] ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 134 [ htim ])
                    (const_int 68 [0x44])) [0 htim_19(D)->ChannelNState[0]+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":652:7 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 25 22 26 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 138 [ htim_19(D)->ChannelNState[0] ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":652:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 138 [ htim_19(D)->ChannelNState[0] ])
        (nil)))
(jump_insn 26 25 231 3 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 230)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":652:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 230)
(note 231 26 232 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(jump_insn 232 231 233 4 (set (pc)
        (label_ref 200)) 284 {*arm_jump}
     (nil)
 -> 200)
(barrier 233 232 30)
(code_label 30 233 31 5 108 (nil) [1 uses])
(note 31 30 32 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 32 31 33 5 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 135 [ Channel ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":652:46 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 33 32 34 5 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 44)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":652:46 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 44)
(note 34 33 38 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(note 38 34 36 6 NOTE_INSN_DELETED)
(insn 36 38 39 6 (set (reg:SI 141 [ htim_19(D)->ChannelNState[1] ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 134 [ htim ])
                    (const_int 69 [0x45])) [0 htim_19(D)->ChannelNState[1]+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":652:7 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 39 36 40 6 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 141 [ htim_19(D)->ChannelNState[1] ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":652:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 141 [ htim_19(D)->ChannelNState[1] ])
        (nil)))
(jump_insn 40 39 235 6 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 234)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":652:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1073741828 (nil)))
 -> 234)
(note 235 40 236 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(jump_insn 236 235 237 7 (set (pc)
        (label_ref 204)) 284 {*arm_jump}
     (nil)
 -> 204)
(barrier 237 236 44)
(code_label 44 237 45 8 111 (nil) [1 uses])
(note 45 44 46 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 46 45 47 8 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 135 [ Channel ])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":652:46 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 47 46 48 8 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 58)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":652:46 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 58)
(note 48 47 52 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(note 52 48 50 9 NOTE_INSN_DELETED)
(insn 50 52 53 9 (set (reg:SI 144 [ htim_19(D)->ChannelNState[2] ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 134 [ htim ])
                    (const_int 70 [0x46])) [0 htim_19(D)->ChannelNState[2]+0 S1 A16]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":652:7 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 53 50 54 9 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 144 [ htim_19(D)->ChannelNState[2] ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":652:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 144 [ htim_19(D)->ChannelNState[2] ])
        (nil)))
(jump_insn 54 53 239 9 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 238)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":652:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 238)
(note 239 54 240 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(jump_insn 240 239 241 10 (set (pc)
        (label_ref 208)) 284 {*arm_jump}
     (nil)
 -> 208)
(barrier 241 240 58)
(code_label 58 241 59 11 113 (nil) [1 uses])
(note 59 58 63 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(note 63 59 61 11 NOTE_INSN_DELETED)
(insn 61 63 64 11 (set (reg:SI 147 [ htim_19(D)->ChannelNState[3] ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 134 [ htim ])
                    (const_int 71 [0x47])) [0 htim_19(D)->ChannelNState[3]+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":652:7 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 64 61 65 11 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 147 [ htim_19(D)->ChannelNState[3] ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":652:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 147 [ htim_19(D)->ChannelNState[3] ])
        (nil)))
(jump_insn 65 64 243 11 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 242)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":652:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 242)
(note 243 65 244 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(jump_insn 244 243 245 12 (set (pc)
        (label_ref 212)) 284 {*arm_jump}
     (nil)
 -> 212)
(barrier 245 244 230)
(code_label 230 245 70 13 129 (nil) [1 uses])
(note 70 230 71 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 71 70 73 13 (set (reg:SI 148)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":658:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 73 71 246 13 (set (mem/v:QI (plus:SI (reg/v/f:SI 134 [ htim ])
                (const_int 68 [0x44])) [0 htim_19(D)->ChannelNState[0]+0 S1 A32])
        (subreg:QI (reg:SI 148) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":658:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 148)
        (nil)))
(jump_insn 246 73 247 13 (set (pc)
        (label_ref 100)) 284 {*arm_jump}
     (nil)
 -> 100)
(barrier 247 246 234)
(code_label 234 247 77 14 130 (nil) [1 uses])
(note 77 234 78 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 78 77 80 14 (set (reg:SI 150)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":658:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 80 78 248 14 (set (mem/v:QI (plus:SI (reg/v/f:SI 134 [ htim ])
                (const_int 69 [0x45])) [0 htim_19(D)->ChannelNState[1]+0 S1 A8])
        (subreg:QI (reg:SI 150) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":658:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 150)
        (nil)))
(jump_insn 248 80 249 14 (set (pc)
        (label_ref 100)) 284 {*arm_jump}
     (nil)
 -> 100)
(barrier 249 248 242)
(code_label 242 249 84 15 132 (nil) [1 uses])
(note 84 242 85 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(debug_insn 85 84 97 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":658:3 -1
     (nil))
(insn 97 85 99 15 (set (reg:SI 154)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":658:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 99 97 250 15 (set (mem/v:QI (plus:SI (reg/v/f:SI 134 [ htim ])
                (const_int 71 [0x47])) [0 htim_19(D)->ChannelNState[3]+0 S1 A8])
        (subreg:QI (reg:SI 154) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":658:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 154)
        (nil)))
(jump_insn 250 99 251 15 (set (pc)
        (label_ref 100)) 284 {*arm_jump}
     (nil)
 -> 100)
(barrier 251 250 238)
(code_label 238 251 89 16 131 (nil) [1 uses])
(note 89 238 90 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 90 89 92 16 (set (reg:SI 152)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":658:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 92 90 100 16 (set (mem/v:QI (plus:SI (reg/v/f:SI 134 [ htim ])
                (const_int 70 [0x46])) [0 htim_19(D)->ChannelNState[2]+0 S1 A16])
        (subreg:QI (reg:SI 152) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":658:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 152)
        (nil)))
(code_label 100 92 101 17 116 (nil) [3 uses])
(note 101 100 116 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(note 116 101 102 17 NOTE_INSN_DELETED)
(debug_insn 102 116 103 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":661:3 -1
     (nil))
(insn 103 102 104 17 (set (reg/f:SI 117 [ _5 ])
        (mem/f:SI (reg/v/f:SI 134 [ htim ]) [3 htim_19(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":661:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 134 [ htim ])
        (nil)))
(debug_insn 104 103 105 17 (var_location:SI TIMx (reg/f:SI 117 [ _5 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":661:3 -1
     (nil))
(debug_insn 105 104 106 17 (var_location:SI Channel (reg/v:SI 135 [ Channel ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":661:3 -1
     (nil))
(debug_insn 106 105 107 17 (var_location:SI ChannelNState (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":661:3 -1
     (nil))
(debug_insn 107 106 108 17 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3678:13 -1
     (nil))
(debug_insn 108 107 109 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3680:3 -1
     (nil))
(debug_insn 109 108 110 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:3 -1
     (nil))
(insn 110 109 115 17 (set (reg:SI 156)
        (and:SI (reg/v:SI 135 [ Channel ])
            (const_int 31 [0x1f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:36 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 135 [ Channel ])
        (nil)))
(insn 115 110 111 17 (set (reg:SI 128 [ _34 ])
        (mem/v:SI (plus:SI (reg/f:SI 117 [ _5 ])
                (const_int 32 [0x20])) [1 _5->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 111 115 112 17 (set (reg:SI 157)
        (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 112 111 113 17 (set (reg/v:SI 127 [ tmp ])
        (ashift:SI (reg:SI 157)
            (reg:SI 156))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 157)
        (expr_list:REG_DEAD (reg:SI 156)
            (expr_list:REG_EQUAL (ashift:SI (const_int 4 [0x4])
                    (reg:SI 156))
                (nil)))))
(debug_insn 113 112 114 17 (var_location:SI tmp (reg/v:SI 127 [ tmp ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 -1
     (nil))
(debug_insn 114 113 117 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:3 -1
     (nil))
(insn 117 114 118 17 (set (reg:SI 130 [ _36 ])
        (and:SI (not:SI (reg/v:SI 127 [ tmp ]))
            (reg:SI 128 [ _34 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 100 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg:SI 128 [ _34 ])
        (nil)))
(insn 118 117 119 17 (set (mem/v:SI (plus:SI (reg/f:SI 117 [ _5 ])
                (const_int 32 [0x20])) [1 _5->CCER+0 S4 A32])
        (reg:SI 130 [ _36 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 130 [ _36 ])
        (nil)))
(debug_insn 119 118 120 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:3 -1
     (nil))
(insn 120 119 132 17 (set (reg:SI 131 [ _37 ])
        (mem/v:SI (plus:SI (reg/f:SI 117 [ _5 ])
                (const_int 32 [0x20])) [1 _5->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 132 120 121 17 (set (reg:SI 159)
        (const_int 1073818624 [0x40012c00])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:6 728 {*thumb2_movsi_vfp}
     (nil))
(insn 121 132 122 17 (set (reg:SI 132 [ _38 ])
        (ior:SI (reg/v:SI 127 [ tmp ])
            (reg:SI 131 [ _37 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:14 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 131 [ _37 ])
        (expr_list:REG_DEAD (reg/v:SI 127 [ tmp ])
            (nil))))
(insn 122 121 123 17 (set (mem/v:SI (plus:SI (reg/f:SI 117 [ _5 ])
                (const_int 32 [0x20])) [1 _5->CCER+0 S4 A32])
        (reg:SI 132 [ _38 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 132 [ _38 ])
        (nil)))
(debug_insn 123 122 124 17 (var_location:SI TIMx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":661:3 -1
     (nil))
(debug_insn 124 123 125 17 (var_location:SI Channel (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":661:3 -1
     (nil))
(debug_insn 125 124 126 17 (var_location:SI ChannelNState (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":661:3 -1
     (nil))
(debug_insn 126 125 127 17 (var_location:SI tmp (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":661:3 -1
     (nil))
(debug_insn 127 126 128 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":664:3 -1
     (nil))
(insn 128 127 129 17 (set (reg:SI 118 [ _6 ])
        (mem/v:SI (plus:SI (reg/f:SI 117 [ _5 ])
                (const_int 68 [0x44])) [1 _5->BDTR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":664:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 129 128 130 17 (set (reg:SI 119 [ _7 ])
        (ior:SI (reg:SI 118 [ _6 ])
            (const_int 32768 [0x8000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":664:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 118 [ _6 ])
        (nil)))
(insn 130 129 131 17 (set (mem/v:SI (plus:SI (reg/f:SI 117 [ _5 ])
                (const_int 68 [0x44])) [1 _5->BDTR+0 S4 A32])
        (reg:SI 119 [ _7 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":664:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 119 [ _7 ])
        (nil)))
(debug_insn 131 130 133 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:3 -1
     (nil))
(insn 133 131 134 17 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 117 [ _5 ])
            (reg:SI 159))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 159)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 117 [ _5 ])
                (const_int 1073818624 [0x40012c00]))
            (nil))))
(jump_insn 134 133 135 17 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 162)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 162)
(note 135 134 136 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 136 135 137 18 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 117 [ _5 ])
            (const_int 1073741824 [0x40000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 137 136 138 18 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 162)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 162)
(note 138 137 139 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 139 138 140 19 (set (reg:SI 160)
        (const_int 1073742848 [0x40000400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 140 139 141 19 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 117 [ _5 ])
            (reg:SI 160))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 160)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 117 [ _5 ])
                (const_int 1073742848 [0x40000400]))
            (nil))))
(jump_insn 141 140 142 19 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 162)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 162)
(note 142 141 143 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 143 142 144 20 (set (reg:SI 161)
        (const_int 1073743872 [0x40000800])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 144 143 145 20 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 117 [ _5 ])
            (reg:SI 161))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 161)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 117 [ _5 ])
                (const_int 1073743872 [0x40000800]))
            (nil))))
(jump_insn 145 144 146 20 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 162)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 162)
(note 146 145 147 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(insn 147 146 148 21 (set (reg:SI 162)
        (const_int 1073744896 [0x40000c00])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 148 147 149 21 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 117 [ _5 ])
            (reg:SI 162))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 162)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 117 [ _5 ])
                (const_int 1073744896 [0x40000c00]))
            (nil))))
(jump_insn 149 148 150 21 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 162)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 162)
(note 150 149 151 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(insn 151 150 152 22 (set (reg:SI 163)
        (const_int 1073820672 [0x40013400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 152 151 153 22 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 117 [ _5 ])
            (reg:SI 163))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 163)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 117 [ _5 ])
                (const_int 1073820672 [0x40013400]))
            (nil))))
(jump_insn 153 152 154 22 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 162)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 162)
(note 154 153 155 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(insn 155 154 156 23 (set (reg:SI 164)
        (const_int 1073823744 [0x40014000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 156 155 157 23 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 117 [ _5 ])
            (reg:SI 164))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 164)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 117 [ _5 ])
                (const_int 1073823744 [0x40014000]))
            (nil))))
(jump_insn 157 156 158 23 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 162)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 162)
(note 158 157 159 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(insn 159 158 160 24 (set (reg:SI 165)
        (const_int 1073827840 [0x40015000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 160 159 161 24 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 117 [ _5 ])
            (reg:SI 165))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 165)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 117 [ _5 ])
                (const_int 1073827840 [0x40015000]))
            (nil))))
(jump_insn 161 160 162 24 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 182)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 182)
(code_label 162 161 163 25 118 (nil) [7 uses])
(note 163 162 166 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(note 166 163 164 25 NOTE_INSN_DELETED)
(debug_insn 164 166 165 25 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":669:5 -1
     (nil))
(insn 165 164 266 25 (set (reg:SI 120 [ _8 ])
        (mem/v:SI (plus:SI (reg/f:SI 117 [ _5 ])
                (const_int 8 [0x8])) [1 _5->SMCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":669:29 728 {*thumb2_movsi_vfp}
     (nil))
(insn 266 165 267 25 (set (reg/v:SI 125 [ tmpsmcr ])
        (const_int 65543 [0x10007])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":669:13 728 {*thumb2_movsi_vfp}
     (nil))
(insn 267 266 168 25 (set (reg/v:SI 125 [ tmpsmcr ])
        (and:SI (reg:SI 120 [ _8 ])
            (reg/v:SI 125 [ tmpsmcr ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":669:13 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 120 [ _8 ])
        (nil)))
(debug_insn 168 267 169 25 (var_location:SI tmpsmcr (reg/v:SI 125 [ tmpsmcr ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":669:13 -1
     (nil))
(debug_insn 169 168 170 25 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":670:5 -1
     (nil))
(insn 170 169 171 25 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 125 [ tmpsmcr ])
            (const_int 6 [0x6]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":670:8 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 171 170 172 25 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 216)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":670:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 216)
(note 172 171 173 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
(insn 173 172 174 26 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 125 [ tmpsmcr ])
            (const_int 65536 [0x10000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":670:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 125 [ tmpsmcr ])
        (nil)))
(jump_insn 174 173 175 26 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 220)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":670:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 220)
(note 175 174 176 27 [bb 27] NOTE_INSN_BASIC_BLOCK)
(debug_insn 176 175 177 27 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":672:7 -1
     (nil))
(insn 177 176 8 27 (set (reg:SI 121 [ _9 ])
        (mem/v:SI (reg/f:SI 117 [ _5 ]) [1 _5->CR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":672:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 8 177 178 27 (set (reg:SI 133 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":681:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 178 8 179 27 (set (reg:SI 122 [ _10 ])
        (ior:SI (reg:SI 121 [ _9 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":672:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 121 [ _9 ])
        (nil)))
(insn 179 178 252 27 (set (mem/v:SI (reg/f:SI 117 [ _5 ]) [1 _5->CR1+0 S4 A32])
        (reg:SI 122 [ _10 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":672:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 122 [ _10 ])
        (expr_list:REG_DEAD (reg/f:SI 117 [ _5 ])
            (nil))))
(jump_insn 252 179 253 27 (set (pc)
        (label_ref 188)) 284 {*arm_jump}
     (nil)
 -> 188)
(barrier 253 252 182)
(code_label 182 253 183 28 119 (nil) [1 uses])
(note 183 182 184 28 [bb 28] NOTE_INSN_BASIC_BLOCK)
(debug_insn 184 183 185 28 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":677:5 -1
     (nil))
(insn 185 184 6 28 (set (reg:SI 123 [ _11 ])
        (mem/v:SI (reg/f:SI 117 [ _5 ]) [1 _5->CR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":677:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 6 185 186 28 (set (reg:SI 133 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":681:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 186 6 187 28 (set (reg:SI 124 [ _12 ])
        (ior:SI (reg:SI 123 [ _11 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":677:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 123 [ _11 ])
        (nil)))
(insn 187 186 254 28 (set (mem/v:SI (reg/f:SI 117 [ _5 ]) [1 _5->CR1+0 S4 A32])
        (reg:SI 124 [ _12 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":677:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 124 [ _12 ])
        (expr_list:REG_DEAD (reg/f:SI 117 [ _5 ])
            (nil))))
(jump_insn 254 187 255 28 (set (pc)
        (label_ref 188)) 284 {*arm_jump}
     (nil)
 -> 188)
(barrier 255 254 200)
(code_label 200 255 199 29 120 (nil) [1 uses])
(note 199 200 9 29 [bb 29] NOTE_INSN_BASIC_BLOCK)
(insn 9 199 256 29 (set (reg:SI 133 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":654:12 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 256 9 257 29 (set (pc)
        (label_ref 188)) 284 {*arm_jump}
     (nil)
 -> 188)
(barrier 257 256 204)
(code_label 204 257 203 30 121 (nil) [1 uses])
(note 203 204 5 30 [bb 30] NOTE_INSN_BASIC_BLOCK)
(insn 5 203 258 30 (set (reg:SI 133 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":654:12 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 258 5 259 30 (set (pc)
        (label_ref 188)) 284 {*arm_jump}
     (nil)
 -> 188)
(barrier 259 258 208)
(code_label 208 259 207 31 122 (nil) [1 uses])
(note 207 208 11 31 [bb 31] NOTE_INSN_BASIC_BLOCK)
(insn 11 207 260 31 (set (reg:SI 133 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":654:12 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 260 11 261 31 (set (pc)
        (label_ref 188)) 284 {*arm_jump}
     (nil)
 -> 188)
(barrier 261 260 212)
(code_label 212 261 211 32 123 (nil) [1 uses])
(note 211 212 7 32 [bb 32] NOTE_INSN_BASIC_BLOCK)
(insn 7 211 262 32 (set (reg:SI 133 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":654:12 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 262 7 263 32 (set (pc)
        (label_ref 188)) 284 {*arm_jump}
     (nil)
 -> 188)
(barrier 263 262 216)
(code_label 216 263 215 33 124 (nil) [1 uses])
(note 215 216 10 33 [bb 33] NOTE_INSN_BASIC_BLOCK)
(insn 10 215 264 33 (set (reg:SI 133 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":681:10 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 264 10 265 33 (set (pc)
        (label_ref 188)) 284 {*arm_jump}
     (nil)
 -> 188)
(barrier 265 264 220)
(code_label 220 265 219 34 125 (nil) [1 uses])
(note 219 220 12 34 [bb 34] NOTE_INSN_BASIC_BLOCK)
(insn 12 219 188 34 (set (reg:SI 133 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":681:10 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 188 12 189 35 109 (nil) [7 uses])
(note 189 188 194 35 [bb 35] NOTE_INSN_BASIC_BLOCK)
(insn 194 189 195 35 (set (reg/i:SI 0 r0)
        (reg:SI 133 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":682:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 133 [ <retval> ])
        (nil)))
(insn 195 194 276 35 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":682:1 -1
     (nil))
(note 276 195 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_OCN_Stop (HAL_TIMEx_OCN_Stop, funcdef_no=340, decl_uid=9467, cgraph_uid=344, symbol_order=343)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 16 n_edges 22 count 16 (    1)


HAL_TIMEx_OCN_Stop

Dataflow summary:
def_info->table_size = 63, use_info->table_size = 126
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,15u} r13={1d,15u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={7d,6u} r102={1d,15u} r103={1d,14u} r113={1d,13u} r114={1d,1u} r116={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,1u} r122={1d,1u} r124={1d,1u} r125={1d,1u} r128={1d,1u} r130={1d,1u} r131={1d,1u} r133={1d,5u} r134={1d,6u} r135={1d,1u,1e} r136={1d,1u} r137={1d,1u} r139={1d,1u} r141={1d,1u} r143={1d,1u} r145={1d,1u} r147={1d,1u} r149={1d,1u} r151={1d,1u} r153={1d,1u} r156={1d,1u} r157={1d,1u} 
;;    total ref usage 178{60d,117u,1e} in 80{80 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d31(102){ }d32(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 3 5 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 113 114 128 130 131 133 134 135 136 137 139 156 157
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 113 114 128 130 131 133 134 135 136 137 139 156 157
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 133 134
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 133 134

( 2 )->[3]->( 4 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u29(7){ }u30(13){ }u31(102){ }u32(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 133 134
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  def 	 100 [cc] 116 141
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 133 134
;; live  gen 	 100 [cc] 116 141
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 133 134
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 133 134

( 3 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u39(7){ }u40(13){ }u41(102){ }u42(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 133 134
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  def 	 118 119
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 133 134
;; live  gen 	 118 119
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 133 134
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 133 134

( 4 2 3 )->[5]->( 6 8 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u47(7){ }u48(13){ }u49(102){ }u50(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 133 134
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  def 	 100 [cc] 120 143
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 133 134
;; live  gen 	 100 [cc] 120 143
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 133 134
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 133 134

( 5 )->[6]->( 7 8 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u57(7){ }u58(13){ }u59(102){ }u60(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 133 134
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  def 	 100 [cc] 122 145
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 133 134
;; live  gen 	 100 [cc] 122 145
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 133 134
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 133 134

( 6 )->[7]->( 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u67(7){ }u68(13){ }u69(102){ }u70(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 133 134
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  def 	 124 125
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 133 134
;; live  gen 	 124 125
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 134
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 134

( 7 5 6 )->[8]->( 9 10 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u75(7){ }u76(13){ }u77(102){ }u78(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 134
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 134
;; live  gen 	
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 134
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 134

( 8 )->[9]->( 15 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u81(7){ }u82(13){ }u83(102){ }u84(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; lr  def 	 147
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; live  gen 	 147
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 8 )->[10]->( 11 12 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u87(7){ }u88(13){ }u89(102){ }u90(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 134
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 134
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 134
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 134

( 10 )->[11]->( 15 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u93(7){ }u94(13){ }u95(102){ }u96(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; lr  def 	 149
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; live  gen 	 149
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 10 )->[12]->( 13 14 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u99(7){ }u100(13){ }u101(102){ }u102(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 134
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 134
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133

( 12 )->[13]->( 15 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u105(7){ }u106(13){ }u107(102){ }u108(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; lr  def 	 151
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; live  gen 	 151
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 12 )->[14]->( 15 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u111(7){ }u112(13){ }u113(102){ }u114(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; lr  def 	 153
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; live  gen 	 153
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 11 14 9 13 )->[15]->( 1 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u117(7){ }u118(13){ }u119(102){ }u120(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 15 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u122(0){ }u123(7){ }u124(13){ }u125(102){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 38 to worklist
  Adding insn 34 to worklist
  Adding insn 27 to worklist
  Adding insn 26 to worklist
  Adding insn 24 to worklist
  Adding insn 18 to worklist
  Adding insn 45 to worklist
  Adding insn 41 to worklist
  Adding insn 50 to worklist
  Adding insn 48 to worklist
  Adding insn 60 to worklist
  Adding insn 56 to worklist
  Adding insn 67 to worklist
  Adding insn 63 to worklist
  Adding insn 72 to worklist
  Adding insn 70 to worklist
  Adding insn 78 to worklist
  Adding insn 122 to worklist
  Adding insn 82 to worklist
  Adding insn 88 to worklist
  Adding insn 124 to worklist
  Adding insn 92 to worklist
  Adding insn 98 to worklist
  Adding insn 126 to worklist
  Adding insn 102 to worklist
  Adding insn 109 to worklist
  Adding insn 118 to worklist
Finished finding needed instructions:
processing block 15 lr out =  0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 117 to worklist
processing block 9 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 80 to worklist
processing block 11 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 90 to worklist
processing block 13 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 100 to worklist
processing block 14 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 107 to worklist
processing block 12 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
  Adding insn 97 to worklist
processing block 10 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 134
  Adding insn 87 to worklist
processing block 8 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 134
processing block 7 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 134
  Adding insn 71 to worklist
processing block 6 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 133 134
  Adding insn 66 to worklist
  Adding insn 64 to worklist
processing block 5 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 133 134
  Adding insn 59 to worklist
  Adding insn 57 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 133 134
  Adding insn 49 to worklist
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 133 134
  Adding insn 44 to worklist
  Adding insn 42 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 133 134
  Adding insn 37 to worklist
  Adding insn 35 to worklist
  Adding insn 23 to worklist
  Adding insn 21 to worklist
  Adding insn 20 to worklist
  Adding insn 19 to worklist
  Adding insn 9 to worklist
  Adding insn 3 to worklist
  Adding insn 121 to worklist
  Adding insn 2 to worklist
  Adding insn 120 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 16 n_edges 22 count 16 (    1)

Pass 0 for finding pseudo/allocno costs


  r157 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r156 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r153 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:3255
  r151 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:1680
  r149 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:2550
  r147 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:7500
  r145 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:14500 VFP_LO_REGS:14500 ALL_REGS:14500 MEM:7500
  r143 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:29000 VFP_LO_REGS:29000 ALL_REGS:29000 MEM:15000
  r141 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:14500 VFP_LO_REGS:14500 ALL_REGS:14500 MEM:7500
  r139 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:29000 VFP_LO_REGS:29000 ALL_REGS:29000 MEM:15000
  r137 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:29000 VFP_LO_REGS:29000 ALL_REGS:29000 MEM:15000
  r136 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r135 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r134 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:52450 VFP_LO_REGS:52450 ALL_REGS:52450 MEM:29300
  r133 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:39985 VFP_LO_REGS:39985 ALL_REGS:39985 MEM:20990
  r131 costs: LO_REGS:0 HI_REGS:4000 CALLER_SAVE_REGS:4000 EVEN_REG:4000 GENERAL_REGS:4000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r130 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r128 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r125 costs: LO_REGS:0 HI_REGS:500 CALLER_SAVE_REGS:500 EVEN_REG:500 GENERAL_REGS:500 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r124 costs: LO_REGS:0 HI_REGS:500 CALLER_SAVE_REGS:500 EVEN_REG:500 GENERAL_REGS:500 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r122 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r120 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r119 costs: LO_REGS:0 HI_REGS:500 CALLER_SAVE_REGS:500 EVEN_REG:500 GENERAL_REGS:500 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r118 costs: LO_REGS:0 HI_REGS:500 CALLER_SAVE_REGS:500 EVEN_REG:500 GENERAL_REGS:500 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r116 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r114 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:135000 VFP_LO_REGS:135000 ALL_REGS:135000 MEM:90000


Pass 1 for finding pseudo/allocno costs

    r157: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r156: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r155: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r154: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r153: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r152: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r151: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r150: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r149: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r148: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r147: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r146: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r145: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r144: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r143: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r142: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r141: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r140: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r139: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r138: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r137: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r136: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r135: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r134: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r133: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r132: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r131: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r130: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r129: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r128: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r127: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r126: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r125: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r124: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r123: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r122: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r121: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r120: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r119: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r118: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r116: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r157 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r156 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r153 costs: GENERAL_REGS:0 MEM:4340
  r151 costs: GENERAL_REGS:0 MEM:2240
  r149 costs: GENERAL_REGS:0 MEM:3400
  r147 costs: GENERAL_REGS:0 MEM:10000
  r145 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r143 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r141 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r139 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r137 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r136 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r135 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r134 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:57450 VFP_LO_REGS:57450 ALL_REGS:57450 MEM:38300
  r133 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:44985 VFP_LO_REGS:44985 ALL_REGS:44985 MEM:29990
  r131 costs: LO_REGS:0 HI_REGS:4000 CALLER_SAVE_REGS:4000 EVEN_REG:4000 GENERAL_REGS:4000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r130 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r128 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r125 costs: LO_REGS:0 HI_REGS:500 CALLER_SAVE_REGS:500 EVEN_REG:500 GENERAL_REGS:500 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r124 costs: LO_REGS:0 HI_REGS:500 CALLER_SAVE_REGS:500 EVEN_REG:500 GENERAL_REGS:500 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r122 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r120 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r119 costs: LO_REGS:0 HI_REGS:500 CALLER_SAVE_REGS:500 EVEN_REG:500 GENERAL_REGS:500 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r118 costs: LO_REGS:0 HI_REGS:500 CALLER_SAVE_REGS:500 EVEN_REG:500 GENERAL_REGS:500 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r116 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r114 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:135000 VFP_LO_REGS:135000 ALL_REGS:135000 MEM:90000

;;   ======================================================
;;   -- basic block 2 from 120 to 38 -- before reload
;;   ======================================================

;;	  0--> b  0: i   7 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   8 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 120 r156=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i   2 r133=r156                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 121 r157=r1                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i   9 r113=[r133]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  10 loc r113                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i   3 r134=r157                               :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i  11 loc r134                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  12 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  13 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  14 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  15 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  16 loc 0x4<<r134&0x1f                      :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  17 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  18 r128=[r113+0x20]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  19 r135=r134&0x1f                          :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  20 r137=0x4                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  21 r136=r137<<r135                         :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  23 r130=~r136&r128                         :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  24 [r113+0x20]=r130                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  25 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  26 r131=[r113+0x20]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 12--> b  0: i  27 [r113+0x20]=r131                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 12--> b  0: i  28 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i  29 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i  30 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i  31 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i  32 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i  33 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 13--> b  0: i  34 r114=[r113+0x20]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 14--> b  0: i  35 r139=0x1111                             :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 15--> b  0: i  37 {cc=cmp(r114&r139,0);clobber scratch;}  :cortex_m4_ex:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	 16--> b  0: i  38 pc={(cc!=0)?L51:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 16
;;   new head = 7
;;   new tail = 38

;;   ======================================================
;;   -- basic block 3 from 40 to 45 -- before reload
;;   ======================================================

;;	  0--> b  0: i  40 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  41 r116=[r113+0x20]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  42 r141=0x4444                             :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  44 {cc=cmp(r116&r141,0);clobber scratch;}  :cortex_m4_ex:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  45 pc={(cc!=0)?L51:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 40
;;   new tail = 45

;;   ======================================================
;;   -- basic block 4 from 47 to 50 -- before reload
;;   ======================================================

;;	  0--> b  0: i  47 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  48 r118=[r113+0x44]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  49 r119=r118&0xffffffffffff7fff            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  50 [r113+0x44]=r119                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 47
;;   new tail = 50

;;   ======================================================
;;   -- basic block 5 from 53 to 60 -- before reload
;;   ======================================================

;;	  0--> b  0: i  53 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  54 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  55 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  56 r120=[r113+0x20]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  57 r143=0x1111                             :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  59 {cc=cmp(r120&r143,0);clobber scratch;}  :cortex_m4_ex:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  60 pc={(cc!=0)?L73:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 53
;;   new tail = 60

;;   ======================================================
;;   -- basic block 6 from 62 to 67 -- before reload
;;   ======================================================

;;	  0--> b  0: i  62 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  63 r122=[r113+0x20]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  64 r145=0x4444                             :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  66 {cc=cmp(r122&r145,0);clobber scratch;}  :cortex_m4_ex:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  67 pc={(cc!=0)?L73:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 62
;;   new tail = 67

;;   ======================================================
;;   -- basic block 7 from 69 to 72 -- before reload
;;   ======================================================

;;	  0--> b  0: i  69 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  70 r124=[r113]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  71 r125=r124&0xfffffffffffffffe            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  72 [r113]=r125                             :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 69
;;   new tail = 72

;;   ======================================================
;;   -- basic block 8 from 75 to 78 -- before reload
;;   ======================================================

;;	  0--> b  0: i  75 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  76 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  78 {pc={(r134!=0)?L85:pc};clobber cc;}     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 75
;;   new tail = 78

;;   ======================================================
;;   -- basic block 9 from 80 to 122 -- before reload
;;   ======================================================

;;	  0--> b  0: i  80 r147=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  82 [r133+0x44]=r147#0                      :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 122 pc=L110                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 80
;;   new tail = 122

;;   ======================================================
;;   -- basic block 10 from 87 to 88 -- before reload
;;   ======================================================

;;	  0--> b  0: i  87 cc=cmp(r134,0x4)                        :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  88 pc={(cc!=0)?L95:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 87
;;   new tail = 88

;;   ======================================================
;;   -- basic block 11 from 90 to 124 -- before reload
;;   ======================================================

;;	  0--> b  0: i  90 r149=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  92 [r133+0x45]=r149#0                      :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 124 pc=L110                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 90
;;   new tail = 124

;;   ======================================================
;;   -- basic block 12 from 97 to 98 -- before reload
;;   ======================================================

;;	  0--> b  0: i  97 cc=cmp(r134,0x8)                        :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  98 pc={(cc!=0)?L105:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 97
;;   new tail = 98

;;   ======================================================
;;   -- basic block 13 from 100 to 126 -- before reload
;;   ======================================================

;;	  0--> b  0: i 100 r151=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 102 [r133+0x46]=r151#0                      :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 126 pc=L110                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 100
;;   new tail = 126

;;   ======================================================
;;   -- basic block 14 from 107 to 109 -- before reload
;;   ======================================================

;;	  0--> b  0: i 107 r153=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 109 [r133+0x47]=r153#0                      :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 107
;;   new tail = 109

;;   ======================================================
;;   -- basic block 15 from 112 to 118 -- before reload
;;   ======================================================

;;	  0--> b  0: i 112 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 117 r0=0                                    :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 118 use r0                                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 112
;;   new tail = 118


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_OCN_Stop

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,15u} r13={1d,15u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={7d,6u} r102={1d,15u} r103={1d,14u} r113={1d,13u} r114={1d,1u} r116={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,1u} r122={1d,1u} r124={1d,1u} r125={1d,1u} r128={1d,1u} r130={1d,1u} r131={1d,1u} r133={1d,5u} r134={1d,6u} r135={1d,1u,1e} r136={1d,1u} r137={1d,1u} r139={1d,1u} r141={1d,1u} r143={1d,1u} r145={1d,1u} r147={1d,1u} r149={1d,1u} r151={1d,1u} r153={1d,1u} r156={1d,1u} r157={1d,1u} 
;;    total ref usage 178{60d,117u,1e} in 80{80 regular + 0 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 4 5 22 2 NOTE_INSN_FUNCTION_BEG)
(note 22 4 36 2 NOTE_INSN_DELETED)
(note 36 22 7 2 NOTE_INSN_DELETED)
(debug_insn 7 36 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":699:3 -1
     (nil))
(debug_insn 8 7 120 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":702:3 -1
     (nil))
(insn 120 8 2 2 (set (reg:SI 156)
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":697:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(insn 2 120 121 2 (set (reg/v/f:SI 133 [ htim ])
        (reg:SI 156)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":697:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 156)
        (nil)))
(insn 121 2 9 2 (set (reg:SI 157)
        (reg:SI 1 r1 [ Channel ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":697:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ Channel ])
        (nil)))
(insn 9 121 10 2 (set (reg/f:SI 113 [ _1 ])
        (mem/f:SI (reg/v/f:SI 133 [ htim ]) [3 htim_18(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":702:3 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 10 9 3 2 (var_location:SI TIMx (reg/f:SI 113 [ _1 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":702:3 -1
     (nil))
(insn 3 10 11 2 (set (reg/v:SI 134 [ Channel ])
        (reg:SI 157)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":697:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 157)
        (nil)))
(debug_insn 11 3 12 2 (var_location:SI Channel (reg/v:SI 134 [ Channel ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":702:3 -1
     (nil))
(debug_insn 12 11 13 2 (var_location:SI ChannelNState (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":702:3 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3678:13 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3680:3 -1
     (nil))
(debug_insn 15 14 16 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:3 -1
     (nil))
(debug_insn 16 15 17 2 (var_location:SI tmp (ashift:SI (const_int 4 [0x4])
        (and:SI (reg/v:SI 134 [ Channel ])
            (const_int 31 [0x1f])))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 -1
     (nil))
(debug_insn 17 16 18 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:3 -1
     (nil))
(insn 18 17 19 2 (set (reg:SI 128 [ _28 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 32 [0x20])) [1 _1->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 19 18 20 2 (set (reg:SI 135)
        (and:SI (reg/v:SI 134 [ Channel ])
            (const_int 31 [0x1f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:36 90 {*arm_andsi3_insn}
     (nil))
(insn 20 19 21 2 (set (reg:SI 137)
        (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 21 20 23 2 (set (reg:SI 136 [ tmp ])
        (ashift:SI (reg:SI 137)
            (reg:SI 135))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 137)
        (expr_list:REG_DEAD (reg:SI 135)
            (expr_list:REG_EQUAL (ashift:SI (const_int 4 [0x4])
                    (reg:SI 135))
                (nil)))))
(insn 23 21 24 2 (set (reg:SI 130 [ _30 ])
        (and:SI (not:SI (reg:SI 136 [ tmp ]))
            (reg:SI 128 [ _28 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 100 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg:SI 136 [ tmp ])
        (expr_list:REG_DEAD (reg:SI 128 [ _28 ])
            (nil))))
(insn 24 23 25 2 (set (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 32 [0x20])) [1 _1->CCER+0 S4 A32])
        (reg:SI 130 [ _30 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 130 [ _30 ])
        (nil)))
(debug_insn 25 24 26 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:3 -1
     (nil))
(insn 26 25 27 2 (set (reg:SI 131 [ _31 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 32 [0x20])) [1 _1->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 27 26 28 2 (set (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 32 [0x20])) [1 _1->CCER+0 S4 A32])
        (reg:SI 131 [ _31 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 131 [ _31 ])
        (nil)))
(debug_insn 28 27 29 2 (var_location:SI TIMx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":702:3 -1
     (nil))
(debug_insn 29 28 30 2 (var_location:SI Channel (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":702:3 -1
     (nil))
(debug_insn 30 29 31 2 (var_location:SI ChannelNState (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":702:3 -1
     (nil))
(debug_insn 31 30 32 2 (var_location:SI tmp (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":702:3 -1
     (nil))
(debug_insn 32 31 33 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":705:3 -1
     (nil))
(debug_insn 33 32 34 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":705:3 -1
     (nil))
(insn 34 33 35 2 (set (reg:SI 114 [ _2 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 32 [0x20])) [1 _1->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":705:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 35 34 37 2 (set (reg:SI 139)
        (const_int 4369 [0x1111])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":705:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 37 35 38 2 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 114 [ _2 ])
                        (reg:SI 139))
                    (const_int 0 [0])))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":705:3 92 {*andsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 139)
        (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
            (nil))))
(jump_insn 38 37 39 2 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 51)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":705:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 51)
(note 39 38 43 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 43 39 40 3 NOTE_INSN_DELETED)
(debug_insn 40 43 41 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":705:3 -1
     (nil))
(insn 41 40 42 3 (set (reg:SI 116 [ _4 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 32 [0x20])) [1 _1->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":705:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 42 41 44 3 (set (reg:SI 141)
        (const_int 17476 [0x4444])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":705:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 44 42 45 3 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 116 [ _4 ])
                        (reg:SI 141))
                    (const_int 0 [0])))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":705:3 92 {*andsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 141)
        (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
            (nil))))
(jump_insn 45 44 46 3 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 51)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":705:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 51)
(note 46 45 47 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 47 46 48 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":705:3 -1
     (nil))
(insn 48 47 49 4 (set (reg:SI 118 [ _6 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 68 [0x44])) [1 _1->BDTR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":705:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 49 48 50 4 (set (reg:SI 119 [ _7 ])
        (and:SI (reg:SI 118 [ _6 ])
            (const_int -32769 [0xffffffffffff7fff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":705:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 118 [ _6 ])
        (nil)))
(insn 50 49 51 4 (set (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 68 [0x44])) [1 _1->BDTR+0 S4 A32])
        (reg:SI 119 [ _7 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":705:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 119 [ _7 ])
        (nil)))
(code_label 51 50 52 5 138 (nil) [2 uses])
(note 52 51 58 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(note 58 52 53 5 NOTE_INSN_DELETED)
(debug_insn 53 58 54 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":705:3 -1
     (nil))
(debug_insn 54 53 55 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":708:3 -1
     (nil))
(debug_insn 55 54 56 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":708:3 -1
     (nil))
(insn 56 55 57 5 (set (reg:SI 120 [ _8 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 32 [0x20])) [1 _1->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":708:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 57 56 59 5 (set (reg:SI 143)
        (const_int 4369 [0x1111])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":708:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 59 57 60 5 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 120 [ _8 ])
                        (reg:SI 143))
                    (const_int 0 [0])))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":708:3 92 {*andsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 143)
        (expr_list:REG_DEAD (reg:SI 120 [ _8 ])
            (nil))))
(jump_insn 60 59 61 5 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 73)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":708:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 73)
(note 61 60 65 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(note 65 61 62 6 NOTE_INSN_DELETED)
(debug_insn 62 65 63 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":708:3 -1
     (nil))
(insn 63 62 64 6 (set (reg:SI 122 [ _10 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 32 [0x20])) [1 _1->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":708:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 64 63 66 6 (set (reg:SI 145)
        (const_int 17476 [0x4444])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":708:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 66 64 67 6 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 122 [ _10 ])
                        (reg:SI 145))
                    (const_int 0 [0])))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":708:3 92 {*andsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 145)
        (expr_list:REG_DEAD (reg:SI 122 [ _10 ])
            (nil))))
(jump_insn 67 66 68 6 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 73)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":708:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 73)
(note 68 67 69 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 69 68 70 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":708:3 -1
     (nil))
(insn 70 69 71 7 (set (reg:SI 124 [ _12 ])
        (mem/v:SI (reg/f:SI 113 [ _1 ]) [1 _1->CR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":708:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 71 70 72 7 (set (reg:SI 125 [ _13 ])
        (and:SI (reg:SI 124 [ _12 ])
            (const_int -2 [0xfffffffffffffffe]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":708:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 124 [ _12 ])
        (nil)))
(insn 72 71 73 7 (set (mem/v:SI (reg/f:SI 113 [ _1 ]) [1 _1->CR1+0 S4 A32])
        (reg:SI 125 [ _13 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":708:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 125 [ _13 ])
        (expr_list:REG_DEAD (reg/f:SI 113 [ _1 ])
            (nil))))
(code_label 73 72 74 8 139 (nil) [2 uses])
(note 74 73 77 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(note 77 74 75 8 NOTE_INSN_DELETED)
(debug_insn 75 77 76 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":708:3 -1
     (nil))
(debug_insn 76 75 78 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":711:3 -1
     (nil))
(jump_insn 78 76 79 8 (parallel [
            (set (pc)
                (if_then_else (ne (reg/v:SI 134 [ Channel ])
                        (const_int 0 [0]))
                    (label_ref 85)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":711:3 1025 {*thumb2_cbnz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 85)
(note 79 78 80 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 80 79 82 9 (set (reg:SI 147)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":711:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 82 80 122 9 (set (mem/v:QI (plus:SI (reg/v/f:SI 133 [ htim ])
                (const_int 68 [0x44])) [0 htim_18(D)->ChannelNState[0]+0 S1 A32])
        (subreg:QI (reg:SI 147) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":711:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 147)
        (expr_list:REG_DEAD (reg/v/f:SI 133 [ htim ])
            (nil))))
(jump_insn 122 82 123 9 (set (pc)
        (label_ref 110)) 284 {*arm_jump}
     (nil)
 -> 110)
(barrier 123 122 85)
(code_label 85 123 86 10 140 (nil) [1 uses])
(note 86 85 87 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 87 86 88 10 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 134 [ Channel ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":711:3 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 88 87 89 10 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 95)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":711:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 95)
(note 89 88 90 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 90 89 92 11 (set (reg:SI 149)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":711:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 92 90 124 11 (set (mem/v:QI (plus:SI (reg/v/f:SI 133 [ htim ])
                (const_int 69 [0x45])) [0 htim_18(D)->ChannelNState[1]+0 S1 A8])
        (subreg:QI (reg:SI 149) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":711:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 149)
        (expr_list:REG_DEAD (reg/v/f:SI 133 [ htim ])
            (nil))))
(jump_insn 124 92 125 11 (set (pc)
        (label_ref 110)) 284 {*arm_jump}
     (nil)
 -> 110)
(barrier 125 124 95)
(code_label 95 125 96 12 142 (nil) [1 uses])
(note 96 95 97 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 97 96 98 12 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 134 [ Channel ])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":711:3 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 134 [ Channel ])
        (nil)))
(jump_insn 98 97 99 12 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 105)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":711:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 105)
(note 99 98 100 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 100 99 102 13 (set (reg:SI 151)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":711:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 102 100 126 13 (set (mem/v:QI (plus:SI (reg/v/f:SI 133 [ htim ])
                (const_int 70 [0x46])) [0 htim_18(D)->ChannelNState[2]+0 S1 A16])
        (subreg:QI (reg:SI 151) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":711:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 151)
        (expr_list:REG_DEAD (reg/v/f:SI 133 [ htim ])
            (nil))))
(jump_insn 126 102 127 13 (set (pc)
        (label_ref 110)) 284 {*arm_jump}
     (nil)
 -> 110)
(barrier 127 126 105)
(code_label 105 127 106 14 143 (nil) [1 uses])
(note 106 105 107 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 107 106 109 14 (set (reg:SI 153)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":711:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 109 107 110 14 (set (mem/v:QI (plus:SI (reg/v/f:SI 133 [ htim ])
                (const_int 71 [0x47])) [0 htim_18(D)->ChannelNState[3]+0 S1 A8])
        (subreg:QI (reg:SI 153) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":711:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 153)
        (expr_list:REG_DEAD (reg/v/f:SI 133 [ htim ])
            (nil))))
(code_label 110 109 111 15 141 (nil) [3 uses])
(note 111 110 112 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(debug_insn 112 111 117 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":714:3 -1
     (nil))
(insn 117 112 118 15 (set (reg/i:SI 0 r0)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":715:1 728 {*thumb2_movsi_vfp}
     (nil))
(insn 118 117 132 15 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":715:1 -1
     (nil))
(note 132 118 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_OCN_Start_IT (HAL_TIMEx_OCN_Start_IT, funcdef_no=341, decl_uid=9470, cgraph_uid=345, symbol_order=344)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 42 n_edges 63 count 42 (    1)


HAL_TIMEx_OCN_Start_IT

Dataflow summary:
def_info->table_size = 108, use_info->table_size = 282
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,4u} r1={1d,1u} r2={1d} r3={1d} r7={1d,41u} r13={1d,41u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={20d,18u} r102={1d,41u} r103={1d,40u} r117={4d,29u,7e} r118={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r122={1d,1u} r123={1d,1u} r124={1d,1u} r125={1d,1u} r126={1d,1u} r127={1d,1u} r128={1d,1u} r129={1d,1u} r130={1d,1u} r131={1d,1u} r132={1d,1u} r133={1d,1u} r134={1d,1u} r135={2d,4u} r137={1d,3u} r138={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,1u} r143={9d,1u} r144={1d,12u} r145={1d,7u} r148={1d,1u} r151={1d,1u} r154={1d,1u} r157={1d,1u} r158={1d,1u} r160={1d,1u} r162={1d,1u} r164={1d,1u} r166={1d,2u} r167={1d,1u,1e} r168={1d,1u} r170={1d,1u} r171={1d,1u} r172={1d,1u} r173={1d,1u} r174={1d,1u} r175={1d,1u} r176={1d,1u} r179={1d,1u} r180={1d,2u} 
;;    total ref usage 398{105d,285u,8e} in 181{181 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d44(102){ }d45(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 3 5 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 144 145 179 180
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 144 145 179 180
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145

( 2 )->[3]->( 4 13 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u9(7){ }u10(13){ }u11(102){ }u12(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144
;; lr  def 	 100 [cc] 148
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; live  gen 	 100 [cc] 148
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145

( 3 )->[4]->( 34 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	

( 2 )->[5]->( 6 8 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u17(7){ }u18(13){ }u19(102){ }u20(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145

( 5 )->[6]->( 7 15 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u23(7){ }u24(13){ }u25(102){ }u26(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144
;; lr  def 	 100 [cc] 151
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; live  gen 	 100 [cc] 151
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145

( 6 )->[7]->( 35 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	

( 5 )->[8]->( 9 11 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u31(7){ }u32(13){ }u33(102){ }u34(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145

( 8 )->[9]->( 10 17 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u37(7){ }u38(13){ }u39(102){ }u40(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144
;; lr  def 	 100 [cc] 154
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; live  gen 	 100 [cc] 154
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145

( 9 )->[10]->( 36 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	

( 8 )->[11]->( 12 14 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u45(7){ }u46(13){ }u47(102){ }u48(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144
;; lr  def 	 100 [cc] 157
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; live  gen 	 100 [cc] 157
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145

( 11 )->[12]->( 37 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	

( 3 )->[13]->( 22 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u53(7){ }u54(13){ }u55(102){ }u56(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144
;; lr  def 	 117 118 119 158
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; live  gen 	 117 118 119 158
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 145
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 145

( 11 )->[14]->( 15 16 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u64(7){ }u65(13){ }u66(102){ }u67(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145

( 14 6 )->[15]->( 19 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u70(7){ }u71(13){ }u72(102){ }u73(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144
;; lr  def 	 160
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; live  gen 	 160
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145

( 14 )->[16]->( 17 18 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u76(7){ }u77(13){ }u78(102){ }u79(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145

( 16 9 )->[17]->( 20 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u82(7){ }u83(13){ }u84(102){ }u85(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144
;; lr  def 	 162
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; live  gen 	 162
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145

( 16 )->[18]->( 38 21 19 20 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u88(7){ }u89(13){ }u90(102){ }u91(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; lr  def 	 100 [cc] 164 166
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; live  gen 	 164 166
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145

( 18 15 )->[19]->( 22 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u97(7){ }u98(13){ }u99(102){ }u100(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144
;; lr  def 	 117 120 121
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; live  gen 	 117 120 121
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 145
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 145

( 18 17 )->[20]->( 22 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u106(7){ }u107(13){ }u108(102){ }u109(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144
;; lr  def 	 117 122 123
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; live  gen 	 117 122 123
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 145
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 145

( 18 )->[21]->( 22 )
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u115(7){ }u116(13){ }u117(102){ }u118(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144
;; lr  def 	 117 124 125
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; live  gen 	 117 124 125
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 145
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 145

( 13 19 21 20 )->[22]->( 30 23 )
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u124(7){ }u125(13){ }u126(102){ }u127(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 145
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 145
;; lr  def 	 100 [cc] 126 127 128 129 137 138 140 141 142 167 168 170
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 145
;; live  gen 	 100 [cc] 126 127 128 129 137 138 140 141 142 167 168 170
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117

( 22 )->[23]->( 30 24 )
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u157(7){ }u158(13){ }u159(102){ }u160(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117

( 23 )->[24]->( 30 25 )
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u163(7){ }u164(13){ }u165(102){ }u166(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  def 	 100 [cc] 171
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  gen 	 100 [cc] 171
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117

( 24 )->[25]->( 30 26 )
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u171(7){ }u172(13){ }u173(102){ }u174(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  def 	 100 [cc] 172
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  gen 	 100 [cc] 172
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117

( 25 )->[26]->( 30 27 )
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u179(7){ }u180(13){ }u181(102){ }u182(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  def 	 100 [cc] 173
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  gen 	 100 [cc] 173
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117

( 26 )->[27]->( 30 28 )
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u187(7){ }u188(13){ }u189(102){ }u190(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  def 	 100 [cc] 174
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  gen 	 100 [cc] 174
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117

( 27 )->[28]->( 30 29 )
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u195(7){ }u196(13){ }u197(102){ }u198(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  def 	 100 [cc] 175
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  gen 	 100 [cc] 175
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117

( 28 )->[29]->( 30 33 )
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u203(7){ }u204(13){ }u205(102){ }u206(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  def 	 100 [cc] 176
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  gen 	 100 [cc] 176
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117

( 27 28 26 25 24 23 22 29 )->[30]->( 31 39 )
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u211(7){ }u212(13){ }u213(102){ }u214(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  def 	 100 [cc] 130 135
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  gen 	 100 [cc] 130 135
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 135
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 135

( 30 )->[31]->( 32 40 )
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u222(7){ }u223(13){ }u224(102){ }u225(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 135
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 135
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117

( 31 )->[32]->( 41 )
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u228(7){ }u229(13){ }u230(102){ }u231(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  def 	 131 132 143
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  gen 	 131 132 143
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143

( 29 )->[33]->( 41 )
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u236(7){ }u237(13){ }u238(102){ }u239(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  def 	 133 134 143
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  gen 	 133 134 143
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143

( 4 )->[34]->( 41 )
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u244(7){ }u245(13){ }u246(102){ }u247(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 143
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 143
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143

( 7 )->[35]->( 41 )
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u248(7){ }u249(13){ }u250(102){ }u251(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 143
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 143
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143

( 10 )->[36]->( 41 )
;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u252(7){ }u253(13){ }u254(102){ }u255(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 143
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 143
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143

( 12 )->[37]->( 41 )
;; bb 37 artificial_defs: { }
;; bb 37 artificial_uses: { u256(7){ }u257(13){ }u258(102){ }u259(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 143
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 143
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143

( 18 )->[38]->( 41 )
;; bb 38 artificial_defs: { }
;; bb 38 artificial_uses: { u260(7){ }u261(13){ }u262(102){ }u263(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 143
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 143
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143

( 30 )->[39]->( 41 )
;; bb 39 artificial_defs: { }
;; bb 39 artificial_uses: { u264(7){ }u265(13){ }u266(102){ }u267(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 143
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 143
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143

( 31 )->[40]->( 41 )
;; bb 40 artificial_defs: { }
;; bb 40 artificial_uses: { u268(7){ }u269(13){ }u270(102){ }u271(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 143
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 143
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143

( 36 33 40 38 37 35 32 34 39 )->[41]->( 1 )
;; bb 41 artificial_defs: { }
;; bb 41 artificial_uses: { u272(7){ }u273(13){ }u274(102){ }u275(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 41 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u278(0){ }u279(7){ }u280(13){ }u281(102){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 22 to worklist
  Adding insn 29 to worklist
  Adding insn 25 to worklist
  Adding insn 311 to worklist
  Adding insn 36 to worklist
  Adding insn 43 to worklist
  Adding insn 39 to worklist
  Adding insn 314 to worklist
  Adding insn 50 to worklist
  Adding insn 57 to worklist
  Adding insn 53 to worklist
  Adding insn 318 to worklist
  Adding insn 68 to worklist
  Adding insn 64 to worklist
  Adding insn 322 to worklist
  Adding insn 324 to worklist
  Adding insn 82 to worklist
  Adding insn 80 to worklist
  Adding insn 76 to worklist
  Adding insn 92 to worklist
  Adding insn 326 to worklist
  Adding insn 97 to worklist
  Adding insn 104 to worklist
  Adding insn 328 to worklist
  Adding insn 108 to worklist
  Adding insn 119 to worklist
  Adding insn 116 to worklist
  Adding insn 330 to worklist
  Adding insn 129 to worklist
  Adding insn 127 to worklist
  Adding insn 332 to worklist
  Adding insn 141 to worklist
  Adding insn 139 to worklist
  Adding insn 153 to worklist
  Adding insn 151 to worklist
  Adding insn 195 to worklist
  Adding insn 191 to worklist
  Adding insn 189 to worklist
  Adding insn 183 to worklist
  Adding insn 181 to worklist
  Adding insn 179 to worklist
  Adding insn 176 to worklist
  Adding insn 163 to worklist
  Adding insn 161 to worklist
  Adding insn 198 to worklist
  Adding insn 202 to worklist
  Adding insn 206 to worklist
  Adding insn 210 to worklist
  Adding insn 214 to worklist
  Adding insn 218 to worklist
  Adding insn 222 to worklist
  Adding insn 232 to worklist
  Adding insn 226 to worklist
  Adding insn 235 to worklist
  Adding insn 334 to worklist
  Adding insn 240 to worklist
  Adding insn 238 to worklist
  Adding insn 336 to worklist
  Adding insn 248 to worklist
  Adding insn 246 to worklist
  Adding insn 338 to worklist
  Adding insn 340 to worklist
  Adding insn 342 to worklist
  Adding insn 344 to worklist
  Adding insn 346 to worklist
  Adding insn 348 to worklist
  Adding insn 257 to worklist
Finished finding needed instructions:
processing block 41 lr out =  0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 256 to worklist
processing block 34 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143
  Adding insn 11 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
processing block 32 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143
  Adding insn 8 to worklist
  Adding insn 239 to worklist
processing block 40 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143
  Adding insn 13 to worklist
processing block 31 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
  Adding insn 234 to worklist
processing block 39 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143
  Adding insn 9 to worklist
processing block 30 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 135
  Adding insn 231 to worklist
  Adding insn 351 to worklist
  Adding insn 350 to worklist
processing block 33 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143
  Adding insn 7 to worklist
  Adding insn 247 to worklist
processing block 29 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
  Adding insn 221 to worklist
  Adding insn 220 to worklist
processing block 28 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
  Adding insn 217 to worklist
  Adding insn 216 to worklist
processing block 27 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
  Adding insn 213 to worklist
  Adding insn 212 to worklist
processing block 26 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
  Adding insn 209 to worklist
  Adding insn 208 to worklist
processing block 25 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
  Adding insn 205 to worklist
  Adding insn 204 to worklist
processing block 24 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
  Adding insn 201 to worklist
  Adding insn 200 to worklist
processing block 23 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
  Adding insn 197 to worklist
processing block 22 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
  Adding insn 194 to worklist
  Adding insn 193 to worklist
  Adding insn 190 to worklist
  Adding insn 182 to worklist
  Adding insn 178 to worklist
  Adding insn 173 to worklist
  Adding insn 172 to worklist
  Adding insn 171 to worklist
  Adding insn 162 to worklist
processing block 13 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 145
  Adding insn 81 to worklist
  Adding insn 79 to worklist
  Adding insn 74 to worklist
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
  Adding insn 28 to worklist
processing block 35 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143
  Adding insn 6 to worklist
processing block 7 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
processing block 19 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 145
  Adding insn 128 to worklist
  Adding insn 126 to worklist
processing block 15 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
  Adding insn 95 to worklist
processing block 6 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
  Adding insn 42 to worklist
processing block 36 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143
  Adding insn 12 to worklist
processing block 10 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
processing block 20 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 145
  Adding insn 140 to worklist
  Adding insn 138 to worklist
processing block 17 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
  Adding insn 106 to worklist
processing block 9 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
  Adding insn 56 to worklist
processing block 37 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143
  Adding insn 10 to worklist
processing block 12 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
processing block 38 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143
  Adding insn 5 to worklist
processing block 21 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 145
  Adding insn 152 to worklist
  Adding insn 150 to worklist
processing block 18 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
  Adding insn 118 to worklist
  Adding insn 114 to worklist
processing block 16 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
  Adding insn 103 to worklist
processing block 14 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
  Adding insn 91 to worklist
processing block 11 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
  Adding insn 67 to worklist
processing block 8 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
  Adding insn 49 to worklist
processing block 5 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
  Adding insn 35 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
  Adding insn 21 to worklist
  Adding insn 308 to worklist
  Adding insn 2 to worklist
  Adding insn 307 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 42 n_edges 63 count 42 (    1)

Pass 0 for finding pseudo/allocno costs


  r180 costs: LO_REGS:2000 HI_REGS:4000 CALLER_SAVE_REGS:4000 EVEN_REG:4000 GENERAL_REGS:4000 VFP_D0_D7_REGS:40000 VFP_LO_REGS:40000 ALL_REGS:40000 MEM:21000
  r179 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r176 costs: LO_REGS:0 HI_REGS:86 CALLER_SAVE_REGS:86 EVEN_REG:86 GENERAL_REGS:86 VFP_D0_D7_REGS:1247 VFP_LO_REGS:1247 ALL_REGS:1247 MEM:645
  r175 costs: LO_REGS:0 HI_REGS:124 CALLER_SAVE_REGS:124 EVEN_REG:124 GENERAL_REGS:124 VFP_D0_D7_REGS:1798 VFP_LO_REGS:1798 ALL_REGS:1798 MEM:930
  r174 costs: LO_REGS:0 HI_REGS:176 CALLER_SAVE_REGS:176 EVEN_REG:176 GENERAL_REGS:176 VFP_D0_D7_REGS:2552 VFP_LO_REGS:2552 ALL_REGS:2552 MEM:1320
  r173 costs: LO_REGS:0 HI_REGS:252 CALLER_SAVE_REGS:252 EVEN_REG:252 GENERAL_REGS:252 VFP_D0_D7_REGS:3654 VFP_LO_REGS:3654 ALL_REGS:3654 MEM:1890
  r172 costs: LO_REGS:0 HI_REGS:362 CALLER_SAVE_REGS:362 EVEN_REG:362 GENERAL_REGS:362 VFP_D0_D7_REGS:5249 VFP_LO_REGS:5249 ALL_REGS:5249 MEM:2715
  r171 costs: LO_REGS:0 HI_REGS:516 CALLER_SAVE_REGS:516 EVEN_REG:516 GENERAL_REGS:516 VFP_D0_D7_REGS:7482 VFP_LO_REGS:7482 ALL_REGS:7482 MEM:3870
  r170 costs: LO_REGS:0 HI_REGS:1056 CALLER_SAVE_REGS:1056 EVEN_REG:1056 GENERAL_REGS:1056 VFP_D0_D7_REGS:15312 VFP_LO_REGS:15312 ALL_REGS:15312 MEM:7920
  r168 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:15312 VFP_LO_REGS:15312 ALL_REGS:15312 MEM:7920
  r167 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:15840 VFP_LO_REGS:15840 ALL_REGS:15840 MEM:10560
  r166 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:10230 VFP_LO_REGS:10230 ALL_REGS:10230 MEM:6820
  r164 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:5115
  r162 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:1110
  r160 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:1680
  r158 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:4950
  r157 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:6510 VFP_LO_REGS:6510 ALL_REGS:6510 MEM:4340
  r154 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3360 VFP_LO_REGS:3360 ALL_REGS:3360 MEM:2240
  r151 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:5100 VFP_LO_REGS:5100 ALL_REGS:5100 MEM:3400
  r148 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r145 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:41995 VFP_LO_REGS:41995 ALL_REGS:41995 MEM:22330
  r144 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:48730 VFP_LO_REGS:48730 ALL_REGS:48730 MEM:26820
  r143 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:29980 VFP_LO_REGS:29980 ALL_REGS:29980 MEM:15350
  r142 costs: LO_REGS:0 HI_REGS:1056 CALLER_SAVE_REGS:1056 EVEN_REG:1056 GENERAL_REGS:1056 VFP_D0_D7_REGS:15840 VFP_LO_REGS:15840 ALL_REGS:15840 MEM:10560
  r141 costs: LO_REGS:0 HI_REGS:1056 CALLER_SAVE_REGS:1056 EVEN_REG:1056 GENERAL_REGS:1056 VFP_D0_D7_REGS:15840 VFP_LO_REGS:15840 ALL_REGS:15840 MEM:10560
  r140 costs: LO_REGS:0 HI_REGS:1056 CALLER_SAVE_REGS:1056 EVEN_REG:1056 GENERAL_REGS:1056 VFP_D0_D7_REGS:15840 VFP_LO_REGS:15840 ALL_REGS:15840 MEM:10560
  r138 costs: LO_REGS:0 HI_REGS:1056 CALLER_SAVE_REGS:1056 EVEN_REG:1056 GENERAL_REGS:1056 VFP_D0_D7_REGS:15840 VFP_LO_REGS:15840 ALL_REGS:15840 MEM:10560
  r137 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:23760 VFP_LO_REGS:23760 ALL_REGS:23760 MEM:15840
  r135 costs: LO_REGS:0 HI_REGS:994 CALLER_SAVE_REGS:994 EVEN_REG:994 GENERAL_REGS:994 VFP_D0_D7_REGS:34243 VFP_LO_REGS:34243 ALL_REGS:34243 MEM:20675
  r134 costs: LO_REGS:0 HI_REGS:60 CALLER_SAVE_REGS:60 EVEN_REG:60 GENERAL_REGS:60 VFP_D0_D7_REGS:900 VFP_LO_REGS:900 ALL_REGS:900 MEM:600
  r133 costs: LO_REGS:0 HI_REGS:60 CALLER_SAVE_REGS:60 EVEN_REG:60 GENERAL_REGS:60 VFP_D0_D7_REGS:900 VFP_LO_REGS:900 ALL_REGS:900 MEM:600
  r132 costs: LO_REGS:0 HI_REGS:432 CALLER_SAVE_REGS:432 EVEN_REG:432 GENERAL_REGS:432 VFP_D0_D7_REGS:6480 VFP_LO_REGS:6480 ALL_REGS:6480 MEM:4320
  r131 costs: LO_REGS:0 HI_REGS:432 CALLER_SAVE_REGS:432 EVEN_REG:432 GENERAL_REGS:432 VFP_D0_D7_REGS:6480 VFP_LO_REGS:6480 ALL_REGS:6480 MEM:4320
  r130 costs: LO_REGS:0 HI_REGS:994 CALLER_SAVE_REGS:994 EVEN_REG:994 GENERAL_REGS:994 VFP_D0_D7_REGS:14910 VFP_LO_REGS:14910 ALL_REGS:14910 MEM:9940
  r129 costs: LO_REGS:0 HI_REGS:1056 CALLER_SAVE_REGS:1056 EVEN_REG:1056 GENERAL_REGS:1056 VFP_D0_D7_REGS:15840 VFP_LO_REGS:15840 ALL_REGS:15840 MEM:10560
  r128 costs: LO_REGS:0 HI_REGS:1056 CALLER_SAVE_REGS:1056 EVEN_REG:1056 GENERAL_REGS:1056 VFP_D0_D7_REGS:15840 VFP_LO_REGS:15840 ALL_REGS:15840 MEM:10560
  r127 costs: LO_REGS:0 HI_REGS:1056 CALLER_SAVE_REGS:1056 EVEN_REG:1056 GENERAL_REGS:1056 VFP_D0_D7_REGS:15840 VFP_LO_REGS:15840 ALL_REGS:15840 MEM:10560
  r126 costs: LO_REGS:0 HI_REGS:1056 CALLER_SAVE_REGS:1056 EVEN_REG:1056 GENERAL_REGS:1056 VFP_D0_D7_REGS:15840 VFP_LO_REGS:15840 ALL_REGS:15840 MEM:10560
  r125 costs: LO_REGS:0 HI_REGS:264 CALLER_SAVE_REGS:264 EVEN_REG:264 GENERAL_REGS:264 VFP_D0_D7_REGS:3960 VFP_LO_REGS:3960 ALL_REGS:3960 MEM:2640
  r124 costs: LO_REGS:0 HI_REGS:264 CALLER_SAVE_REGS:264 EVEN_REG:264 GENERAL_REGS:264 VFP_D0_D7_REGS:3960 VFP_LO_REGS:3960 ALL_REGS:3960 MEM:2640
  r123 costs: LO_REGS:0 HI_REGS:264 CALLER_SAVE_REGS:264 EVEN_REG:264 GENERAL_REGS:264 VFP_D0_D7_REGS:3960 VFP_LO_REGS:3960 ALL_REGS:3960 MEM:2640
  r122 costs: LO_REGS:0 HI_REGS:264 CALLER_SAVE_REGS:264 EVEN_REG:264 GENERAL_REGS:264 VFP_D0_D7_REGS:3960 VFP_LO_REGS:3960 ALL_REGS:3960 MEM:2640
  r121 costs: LO_REGS:0 HI_REGS:264 CALLER_SAVE_REGS:264 EVEN_REG:264 GENERAL_REGS:264 VFP_D0_D7_REGS:3960 VFP_LO_REGS:3960 ALL_REGS:3960 MEM:2640
  r120 costs: LO_REGS:0 HI_REGS:264 CALLER_SAVE_REGS:264 EVEN_REG:264 GENERAL_REGS:264 VFP_D0_D7_REGS:3960 VFP_LO_REGS:3960 ALL_REGS:3960 MEM:2640
  r119 costs: LO_REGS:0 HI_REGS:660 CALLER_SAVE_REGS:660 EVEN_REG:660 GENERAL_REGS:660 VFP_D0_D7_REGS:9900 VFP_LO_REGS:9900 ALL_REGS:9900 MEM:6600
  r118 costs: LO_REGS:0 HI_REGS:660 CALLER_SAVE_REGS:660 EVEN_REG:660 GENERAL_REGS:660 VFP_D0_D7_REGS:9900 VFP_LO_REGS:9900 ALL_REGS:9900 MEM:6600
  r117 costs: LO_REGS:0 HI_REGS:1452 CALLER_SAVE_REGS:1452 EVEN_REG:1452 GENERAL_REGS:1452 VFP_D0_D7_REGS:135690 VFP_LO_REGS:135690 ALL_REGS:135690 MEM:90460


Pass 1 for finding pseudo/allocno costs

    r180: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r179: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r178: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r177: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r176: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r175: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r174: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r173: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r172: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r171: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r170: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r169: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r168: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r167: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r166: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r165: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r164: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r163: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r162: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r161: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r160: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r159: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r158: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r157: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r156: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r155: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r154: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r153: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r152: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r151: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r150: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r149: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r148: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r147: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r146: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r145: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r144: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r143: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r142: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r141: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r140: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r139: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r138: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r137: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r136: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r135: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r134: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r133: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r132: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r131: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r130: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r129: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r128: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r127: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r126: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r125: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r124: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r123: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r122: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r121: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r120: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r119: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r118: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r116: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r115: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r114: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r113: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r180 costs: LO_REGS:2000 HI_REGS:6000 CALLER_SAVE_REGS:6000 EVEN_REG:6000 GENERAL_REGS:4000 VFP_D0_D7_REGS:60000 VFP_LO_REGS:60000 ALL_REGS:45000 MEM:40000
  r179 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r176 costs: LO_REGS:0 HI_REGS:86 CALLER_SAVE_REGS:86 EVEN_REG:86 GENERAL_REGS:86 VFP_D0_D7_REGS:1290 VFP_LO_REGS:1290 ALL_REGS:1290 MEM:860
  r175 costs: LO_REGS:0 HI_REGS:124 CALLER_SAVE_REGS:124 EVEN_REG:124 GENERAL_REGS:124 VFP_D0_D7_REGS:1860 VFP_LO_REGS:1860 ALL_REGS:1860 MEM:1240
  r174 costs: LO_REGS:0 HI_REGS:176 CALLER_SAVE_REGS:176 EVEN_REG:176 GENERAL_REGS:176 VFP_D0_D7_REGS:2640 VFP_LO_REGS:2640 ALL_REGS:2640 MEM:1760
  r173 costs: LO_REGS:0 HI_REGS:252 CALLER_SAVE_REGS:252 EVEN_REG:252 GENERAL_REGS:252 VFP_D0_D7_REGS:3780 VFP_LO_REGS:3780 ALL_REGS:3780 MEM:2520
  r172 costs: LO_REGS:0 HI_REGS:362 CALLER_SAVE_REGS:362 EVEN_REG:362 GENERAL_REGS:362 VFP_D0_D7_REGS:5430 VFP_LO_REGS:5430 ALL_REGS:5430 MEM:3620
  r171 costs: LO_REGS:0 HI_REGS:516 CALLER_SAVE_REGS:516 EVEN_REG:516 GENERAL_REGS:516 VFP_D0_D7_REGS:7740 VFP_LO_REGS:7740 ALL_REGS:7740 MEM:5160
  r170 costs: LO_REGS:0 HI_REGS:1056 CALLER_SAVE_REGS:1056 EVEN_REG:1056 GENERAL_REGS:1056 VFP_D0_D7_REGS:15840 VFP_LO_REGS:15840 ALL_REGS:15840 MEM:10560
  r168 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:15840 VFP_LO_REGS:15840 ALL_REGS:15840 MEM:10560
  r167 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:15840 VFP_LO_REGS:15840 ALL_REGS:15840 MEM:10560
  r166 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:10230 VFP_LO_REGS:10230 ALL_REGS:10230 MEM:6820
  r164 costs: GENERAL_REGS:0 MEM:6820
  r162 costs: GENERAL_REGS:0 MEM:1480
  r160 costs: GENERAL_REGS:0 MEM:2240
  r158 costs: GENERAL_REGS:0 MEM:6600
  r157 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:6510 VFP_LO_REGS:6510 ALL_REGS:6510 MEM:4340
  r154 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3360 VFP_LO_REGS:3360 ALL_REGS:3360 MEM:2240
  r151 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:5100 VFP_LO_REGS:5100 ALL_REGS:5100 MEM:3400
  r148 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r145 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:46995 VFP_LO_REGS:46995 ALL_REGS:46995 MEM:31330
  r144 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:53730 VFP_LO_REGS:53730 ALL_REGS:53730 MEM:35820
  r143 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:46050 VFP_LO_REGS:46050 ALL_REGS:31050 MEM:30700
  r142 costs: LO_REGS:0 HI_REGS:1056 CALLER_SAVE_REGS:1056 EVEN_REG:1056 GENERAL_REGS:1056 VFP_D0_D7_REGS:15840 VFP_LO_REGS:15840 ALL_REGS:15840 MEM:10560
  r141 costs: LO_REGS:0 HI_REGS:1056 CALLER_SAVE_REGS:1056 EVEN_REG:1056 GENERAL_REGS:1056 VFP_D0_D7_REGS:15840 VFP_LO_REGS:15840 ALL_REGS:15840 MEM:10560
  r140 costs: LO_REGS:0 HI_REGS:1056 CALLER_SAVE_REGS:1056 EVEN_REG:1056 GENERAL_REGS:1056 VFP_D0_D7_REGS:15840 VFP_LO_REGS:15840 ALL_REGS:15840 MEM:10560
  r138 costs: LO_REGS:0 HI_REGS:1056 CALLER_SAVE_REGS:1056 EVEN_REG:1056 GENERAL_REGS:1056 VFP_D0_D7_REGS:15840 VFP_LO_REGS:15840 ALL_REGS:15840 MEM:10560
  r137 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:23760 VFP_LO_REGS:23760 ALL_REGS:23760 MEM:15840
  r135 costs: LO_REGS:0 HI_REGS:994 CALLER_SAVE_REGS:994 EVEN_REG:994 GENERAL_REGS:994 VFP_D0_D7_REGS:34740 VFP_LO_REGS:34740 ALL_REGS:34740 MEM:23160
  r134 costs: LO_REGS:0 HI_REGS:60 CALLER_SAVE_REGS:60 EVEN_REG:60 GENERAL_REGS:60 VFP_D0_D7_REGS:900 VFP_LO_REGS:900 ALL_REGS:900 MEM:600
  r133 costs: LO_REGS:0 HI_REGS:60 CALLER_SAVE_REGS:60 EVEN_REG:60 GENERAL_REGS:60 VFP_D0_D7_REGS:900 VFP_LO_REGS:900 ALL_REGS:900 MEM:600
  r132 costs: LO_REGS:0 HI_REGS:432 CALLER_SAVE_REGS:432 EVEN_REG:432 GENERAL_REGS:432 VFP_D0_D7_REGS:6480 VFP_LO_REGS:6480 ALL_REGS:6480 MEM:4320
  r131 costs: LO_REGS:0 HI_REGS:432 CALLER_SAVE_REGS:432 EVEN_REG:432 GENERAL_REGS:432 VFP_D0_D7_REGS:6480 VFP_LO_REGS:6480 ALL_REGS:6480 MEM:4320
  r130 costs: LO_REGS:0 HI_REGS:994 CALLER_SAVE_REGS:994 EVEN_REG:994 GENERAL_REGS:994 VFP_D0_D7_REGS:14910 VFP_LO_REGS:14910 ALL_REGS:14910 MEM:9940
  r129 costs: LO_REGS:0 HI_REGS:1056 CALLER_SAVE_REGS:1056 EVEN_REG:1056 GENERAL_REGS:1056 VFP_D0_D7_REGS:15840 VFP_LO_REGS:15840 ALL_REGS:15840 MEM:10560
  r128 costs: LO_REGS:0 HI_REGS:1056 CALLER_SAVE_REGS:1056 EVEN_REG:1056 GENERAL_REGS:1056 VFP_D0_D7_REGS:15840 VFP_LO_REGS:15840 ALL_REGS:15840 MEM:10560
  r127 costs: LO_REGS:0 HI_REGS:1056 CALLER_SAVE_REGS:1056 EVEN_REG:1056 GENERAL_REGS:1056 VFP_D0_D7_REGS:15840 VFP_LO_REGS:15840 ALL_REGS:15840 MEM:10560
  r126 costs: LO_REGS:0 HI_REGS:1056 CALLER_SAVE_REGS:1056 EVEN_REG:1056 GENERAL_REGS:1056 VFP_D0_D7_REGS:15840 VFP_LO_REGS:15840 ALL_REGS:15840 MEM:10560
  r125 costs: LO_REGS:0 HI_REGS:264 CALLER_SAVE_REGS:264 EVEN_REG:264 GENERAL_REGS:264 VFP_D0_D7_REGS:3960 VFP_LO_REGS:3960 ALL_REGS:3960 MEM:2640
  r124 costs: LO_REGS:0 HI_REGS:264 CALLER_SAVE_REGS:264 EVEN_REG:264 GENERAL_REGS:264 VFP_D0_D7_REGS:3960 VFP_LO_REGS:3960 ALL_REGS:3960 MEM:2640
  r123 costs: LO_REGS:0 HI_REGS:264 CALLER_SAVE_REGS:264 EVEN_REG:264 GENERAL_REGS:264 VFP_D0_D7_REGS:3960 VFP_LO_REGS:3960 ALL_REGS:3960 MEM:2640
  r122 costs: LO_REGS:0 HI_REGS:264 CALLER_SAVE_REGS:264 EVEN_REG:264 GENERAL_REGS:264 VFP_D0_D7_REGS:3960 VFP_LO_REGS:3960 ALL_REGS:3960 MEM:2640
  r121 costs: LO_REGS:0 HI_REGS:264 CALLER_SAVE_REGS:264 EVEN_REG:264 GENERAL_REGS:264 VFP_D0_D7_REGS:3960 VFP_LO_REGS:3960 ALL_REGS:3960 MEM:2640
  r120 costs: LO_REGS:0 HI_REGS:264 CALLER_SAVE_REGS:264 EVEN_REG:264 GENERAL_REGS:264 VFP_D0_D7_REGS:3960 VFP_LO_REGS:3960 ALL_REGS:3960 MEM:2640
  r119 costs: LO_REGS:0 HI_REGS:660 CALLER_SAVE_REGS:660 EVEN_REG:660 GENERAL_REGS:660 VFP_D0_D7_REGS:9900 VFP_LO_REGS:9900 ALL_REGS:9900 MEM:6600
  r118 costs: LO_REGS:0 HI_REGS:660 CALLER_SAVE_REGS:660 EVEN_REG:660 GENERAL_REGS:660 VFP_D0_D7_REGS:9900 VFP_LO_REGS:9900 ALL_REGS:9900 MEM:6600
  r117 costs: LO_REGS:0 HI_REGS:1452 CALLER_SAVE_REGS:1452 EVEN_REG:1452 GENERAL_REGS:1452 VFP_D0_D7_REGS:135690 VFP_LO_REGS:135690 ALL_REGS:135690 MEM:90460

;;   ======================================================
;;   -- basic block 2 from 287 to 22 -- before reload
;;   ======================================================

;;	  0--> b  0: i 287 loc r0                                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  16 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  17 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  18 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  19 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  20 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 307 r179=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i 308 r180=r1                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i   2 r144=r179                               :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i  21 r145=r180                               :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  22 {pc={(r180!=0)?L33:pc};clobber cc;}     :cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 287
;;   new tail = 22

;;   ======================================================
;;   -- basic block 3 from 25 to 29 -- before reload
;;   ======================================================

;;	  0--> b  0: i  25 r148=zxn([r144+0x44])                   :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  28 cc=cmp(r148,0x1)                        :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  29 pc={(cc==0)?L309:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 25
;;   new tail = 29

;;   ======================================================
;;   -- basic block 4 from 311 to 311 -- before reload
;;   ======================================================

;;	  0--> b  0: i 311 pc=L262                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 311
;;   new tail = 311

;;   ======================================================
;;   -- basic block 5 from 35 to 36 -- before reload
;;   ======================================================

;;	  0--> b  0: i  35 cc=cmp(r145,0x4)                        :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  36 pc={(cc!=0)?L47:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 35
;;   new tail = 36

;;   ======================================================
;;   -- basic block 6 from 39 to 43 -- before reload
;;   ======================================================

;;	  0--> b  0: i  39 r151=zxn([r144+0x45])                   :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  42 cc=cmp(r151,0x1)                        :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  43 pc={(cc==0)?L93:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 39
;;   new tail = 43

;;   ======================================================
;;   -- basic block 7 from 314 to 314 -- before reload
;;   ======================================================

;;	  0--> b  0: i 314 pc=L266                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 314
;;   new tail = 314

;;   ======================================================
;;   -- basic block 8 from 49 to 50 -- before reload
;;   ======================================================

;;	  0--> b  0: i  49 cc=cmp(r145,0x8)                        :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  50 pc={(cc!=0)?L61:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 49
;;   new tail = 50

;;   ======================================================
;;   -- basic block 9 from 53 to 57 -- before reload
;;   ======================================================

;;	  0--> b  0: i  53 r154=zxn([r144+0x46])                   :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  56 cc=cmp(r154,0x1)                        :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  57 pc={(cc==0)?L316:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 53
;;   new tail = 57

;;   ======================================================
;;   -- basic block 10 from 318 to 318 -- before reload
;;   ======================================================

;;	  0--> b  0: i 318 pc=L270                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 318
;;   new tail = 318

;;   ======================================================
;;   -- basic block 11 from 64 to 68 -- before reload
;;   ======================================================

;;	  0--> b  0: i  64 r157=zxn([r144+0x47])                   :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  67 cc=cmp(r157,0x1)                        :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  68 pc={(cc==0)?L320:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 64
;;   new tail = 68

;;   ======================================================
;;   -- basic block 12 from 322 to 322 -- before reload
;;   ======================================================

;;	  0--> b  0: i 322 pc=L274                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 322
;;   new tail = 322

;;   ======================================================
;;   -- basic block 13 from 74 to 324 -- before reload
;;   ======================================================

;;	  0--> b  0: i  79 r117=[r144]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  74 r158=0x2                                :cortex_m4_ex:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  2--> b  0: i  76 [r144+0x44]=r158#0                      :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  77 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  78 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  80 r118=[r117+0xc]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  81 r119=r118|0x2                           :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  82 [r117+0xc]=r119                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  83 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  84 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  85 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 324 pc=L157                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 7
;;   new head = 79
;;   new tail = 324

;;   ======================================================
;;   -- basic block 14 from 90 to 92 -- before reload
;;   ======================================================

;;	  0--> b  0: i  90 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  91 cc=cmp(r145,0x4)                        :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  92 pc={(cc!=0)?L101:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 90
;;   new tail = 92

;;   ======================================================
;;   -- basic block 15 from 95 to 326 -- before reload
;;   ======================================================

;;	  0--> b  0: i  95 r160=0x2                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  97 [r144+0x45]=r160#0                      :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  98 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 326 pc=L123                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 95
;;   new tail = 326

;;   ======================================================
;;   -- basic block 16 from 103 to 104 -- before reload
;;   ======================================================

;;	  0--> b  0: i 103 cc=cmp(r145,0x8)                        :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 104 pc={(cc!=0)?L112:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 103
;;   new tail = 104

;;   ======================================================
;;   -- basic block 17 from 106 to 328 -- before reload
;;   ======================================================

;;	  0--> b  0: i 106 r162=0x2                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 108 [r144+0x46]=r162#0                      :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 109 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 328 pc=L135                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 106
;;   new tail = 328

;;   ======================================================
;;   -- basic block 18 from 114 to 119 -- before reload
;;   ======================================================

;;	  0--> b  0: i 114 r164=0x2                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 118 r166=r145-0x4                           :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 116 [r144+0x47]=r164#0                      :cortex_m4_a:@GENERAL_REGS+0(-1)@VFP_LO_REGS+0(0)
;;	  2--> b  0: i 117 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 119 {pc={(leu(r166,0x8))?[r166*0x4+L120]:L278};clobber cc;clobber scratch;use L120;}:cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 114
;;   new tail = 119

;;   ======================================================
;;   -- basic block 19 from 125 to 330 -- before reload
;;   ======================================================

;;	  0--> b  0: i 125 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 126 r117=[r144]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 127 r120=[r117+0xc]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 128 r121=r120|0x4                           :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 129 [r117+0xc]=r121                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 130 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 131 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 132 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 330 pc=L157                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 6
;;   new head = 125
;;   new tail = 330

;;   ======================================================
;;   -- basic block 20 from 137 to 332 -- before reload
;;   ======================================================

;;	  0--> b  0: i 137 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 138 r117=[r144]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 139 r122=[r117+0xc]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 140 r123=r122|0x8                           :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 141 [r117+0xc]=r123                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 142 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 143 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 144 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 332 pc=L157                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 6
;;   new head = 137
;;   new tail = 332

;;   ======================================================
;;   -- basic block 21 from 149 to 156 -- before reload
;;   ======================================================

;;	  0--> b  0: i 149 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 150 r117=[r144]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 151 r124=[r117+0xc]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 152 r125=r124|0x10                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 153 [r117+0xc]=r125                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 154 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 155 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 156 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 149
;;   new tail = 156

;;   ======================================================
;;   -- basic block 22 from 159 to 195 -- before reload
;;   ======================================================

;;	  0--> b  0: i 159 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 160 loc [D#15]                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 161 r126=[r117+0xc]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 171 r167=r145&0x1f                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 162 r127=r126|0x80                          :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i 163 [r117+0xc]=r127                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 164 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 165 loc D#14                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 166 loc r145                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 167 loc 0x4                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 168 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 169 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 170 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 176 r138=[r117+0x20]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 172 r168=0x4                                :cortex_m4_ex:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  6--> b  0: i 173 r137=r168<<r167                         :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 174 loc r137                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 175 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 178 r140=~r137&r138                         :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 179 [r117+0x20]=r140                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 180 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 181 r141=[r117+0x20]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 193 r170=0x40012c00                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 11--> b  0: i 182 r142=r137|r141                          :cortex_m4_ex:@GENERAL_REGS+1(-1)@VFP_LO_REGS+0(0)
;;	 12--> b  0: i 183 [r117+0x20]=r142                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 12--> b  0: i 184 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i 185 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i 186 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i 187 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i 188 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 13--> b  0: i 189 r128=[r117+0x44]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 15--> b  0: i 190 r129=r128|0x8000                        :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 16--> b  0: i 191 [r117+0x44]=r129                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 16--> b  0: i 192 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 17--> b  0: i 194 cc=cmp(r117,r170)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 18--> b  0: i 195 pc={(cc==0)?L223:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 18
;;   new head = 159
;;   new tail = 195

;;   ======================================================
;;   -- basic block 23 from 197 to 198 -- before reload
;;   ======================================================

;;	  0--> b  0: i 197 cc=cmp(r117,0x40000000)                 :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 198 pc={(cc==0)?L223:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 197
;;   new tail = 198

;;   ======================================================
;;   -- basic block 24 from 200 to 202 -- before reload
;;   ======================================================

;;	  0--> b  0: i 200 r171=0x40000400                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 201 cc=cmp(r117,r171)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 202 pc={(cc==0)?L223:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 200
;;   new tail = 202

;;   ======================================================
;;   -- basic block 25 from 204 to 206 -- before reload
;;   ======================================================

;;	  0--> b  0: i 204 r172=0x40000800                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 205 cc=cmp(r117,r172)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 206 pc={(cc==0)?L223:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 204
;;   new tail = 206

;;   ======================================================
;;   -- basic block 26 from 208 to 210 -- before reload
;;   ======================================================

;;	  0--> b  0: i 208 r173=0x40000c00                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 209 cc=cmp(r117,r173)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 210 pc={(cc==0)?L223:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 208
;;   new tail = 210

;;   ======================================================
;;   -- basic block 27 from 212 to 214 -- before reload
;;   ======================================================

;;	  0--> b  0: i 212 r174=0x40013400                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 213 cc=cmp(r117,r174)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 214 pc={(cc==0)?L223:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 212
;;   new tail = 214

;;   ======================================================
;;   -- basic block 28 from 216 to 218 -- before reload
;;   ======================================================

;;	  0--> b  0: i 216 r175=0x40014000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 217 cc=cmp(r117,r175)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 218 pc={(cc==0)?L223:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 216
;;   new tail = 218

;;   ======================================================
;;   -- basic block 29 from 220 to 222 -- before reload
;;   ======================================================

;;	  0--> b  0: i 220 r176=0x40015000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 221 cc=cmp(r117,r176)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 222 pc={(cc!=0)?L243:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 220
;;   new tail = 222

;;   ======================================================
;;   -- basic block 30 from 225 to 232 -- before reload
;;   ======================================================

;;	  0--> b  0: i 225 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 226 r130=[r117+0x8]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 350 r135=0x10007                            :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 351 r135=r130&r135                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 229 loc r135                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 230 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 231 cc=cmp(r135,0x6)                        :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 232 pc={(cc==0)?L282:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 225
;;   new tail = 232

;;   ======================================================
;;   -- basic block 31 from 234 to 235 -- before reload
;;   ======================================================

;;	  0--> b  0: i 234 cc=cmp(r135,0x10000)                    :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 235 pc={(cc==0)?L286:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 234
;;   new tail = 235

;;   ======================================================
;;   -- basic block 32 from 237 to 334 -- before reload
;;   ======================================================

;;	  0--> b  0: i 237 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 238 r131=[r117]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i   8 r143=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 239 r132=r131|0x1                           :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i 240 [r117]=r132                             :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 334 pc=L249                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 237
;;   new tail = 334

;;   ======================================================
;;   -- basic block 33 from 245 to 336 -- before reload
;;   ======================================================

;;	  0--> b  0: i 245 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 246 r133=[r117]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i   7 r143=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 247 r134=r133|0x1                           :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i 248 [r117]=r134                             :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 336 pc=L249                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 245
;;   new tail = 336

;;   ======================================================
;;   -- basic block 34 from 11 to 338 -- before reload
;;   ======================================================

;;	  0--> b  0: i  11 r143=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 338 pc=L249                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 11
;;   new tail = 338

;;   ======================================================
;;   -- basic block 35 from 6 to 340 -- before reload
;;   ======================================================

;;	  0--> b  0: i   6 r143=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 340 pc=L249                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 6
;;   new tail = 340

;;   ======================================================
;;   -- basic block 36 from 12 to 342 -- before reload
;;   ======================================================

;;	  0--> b  0: i  12 r143=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 342 pc=L249                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 12
;;   new tail = 342

;;   ======================================================
;;   -- basic block 37 from 10 to 344 -- before reload
;;   ======================================================

;;	  0--> b  0: i  10 r143=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 344 pc=L249                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 10
;;   new tail = 344

;;   ======================================================
;;   -- basic block 38 from 5 to 346 -- before reload
;;   ======================================================

;;	  0--> b  0: i   5 r143=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 346 pc=L249                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 5
;;   new tail = 346

;;   ======================================================
;;   -- basic block 39 from 9 to 348 -- before reload
;;   ======================================================

;;	  0--> b  0: i   9 r143=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 348 pc=L249                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 9
;;   new tail = 348

;;   ======================================================
;;   -- basic block 40 from 13 to 13 -- before reload
;;   ======================================================

;;	  0--> b  0: i  13 r143=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 13
;;   new tail = 13

;;   ======================================================
;;   -- basic block 41 from 251 to 257 -- before reload
;;   ======================================================

;;	  0--> b  0: i 251 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 256 r0=r143                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 257 use r0                                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 251
;;   new tail = 257


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_OCN_Start_IT

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,4u} r1={1d,1u} r2={1d} r3={1d} r7={1d,41u} r13={1d,41u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={20d,18u} r102={1d,41u} r103={1d,40u} r117={4d,29u,7e} r118={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r122={1d,1u} r123={1d,1u} r124={1d,1u} r125={1d,1u} r126={1d,1u} r127={1d,1u} r128={1d,1u} r129={1d,1u} r130={1d,1u} r131={1d,1u} r132={1d,1u} r133={1d,1u} r134={1d,1u} r135={2d,4u} r137={1d,3u} r138={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,1u} r143={9d,1u} r144={1d,12u} r145={1d,7u} r148={1d,1u} r151={1d,1u} r154={1d,1u} r157={1d,1u} r158={1d,1u} r160={1d,1u} r162={1d,1u} r164={1d,1u} r166={1d,2u} r167={1d,1u,1e} r168={1d,1u} r170={1d,1u} r171={1d,1u} r172={1d,1u} r173={1d,1u} r174={1d,1u} r175={1d,1u} r176={1d,1u} r179={1d,1u} r180={1d,2u} 
;;    total ref usage 398{105d,285u,8e} in 181{181 regular + 0 call} insns.
(note 1 0 14 NOTE_INSN_DELETED)
(note 14 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 14 4 2 NOTE_INSN_DELETED)
(note 4 3 287 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 287 4 16 2 (var_location:SI D#15 (reg:SI 0 r0 [ htim ])) -1
     (nil))
(debug_insn 16 287 17 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":731:3 -1
     (nil))
(debug_insn 17 16 18 2 (var_location:QI status (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":731:21 -1
     (nil))
(debug_insn 18 17 19 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":732:3 -1
     (nil))
(debug_insn 19 18 20 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":735:3 -1
     (nil))
(debug_insn 20 19 307 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":738:3 -1
     (nil))
(insn 307 20 308 2 (set (reg:SI 179)
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":730:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(insn 308 307 2 2 (set (reg:SI 180)
        (reg:SI 1 r1 [ Channel ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":730:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ Channel ])
        (nil)))
(insn 2 308 21 2 (set (reg/v/f:SI 144 [ htim ])
        (reg:SI 179)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":730:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 179)
        (nil)))
(insn 21 2 22 2 (set (reg/v:SI 145 [ Channel ])
        (reg:SI 180)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":738:46 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 22 21 23 2 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 180)
                        (const_int 0 [0]))
                    (label_ref 33)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":738:46 1025 {*thumb2_cbnz}
     (expr_list:REG_DEAD (reg:SI 180)
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 536870916 (nil))))
 -> 33)
(note 23 22 27 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 27 23 25 3 NOTE_INSN_DELETED)
(insn 25 27 28 3 (set (reg:SI 148 [ htim_33(D)->ChannelNState[0] ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 144 [ htim ])
                    (const_int 68 [0x44])) [0 htim_33(D)->ChannelNState[0]+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":738:7 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 28 25 29 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 148 [ htim_33(D)->ChannelNState[0] ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":738:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 148 [ htim_33(D)->ChannelNState[0] ])
        (nil)))
(jump_insn 29 28 310 3 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 309)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":738:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 309)
(note 310 29 311 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(jump_insn 311 310 312 4 (set (pc)
        (label_ref 262)) 284 {*arm_jump}
     (nil)
 -> 262)
(barrier 312 311 33)
(code_label 33 312 34 5 149 (nil) [1 uses])
(note 34 33 35 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 35 34 36 5 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 145 [ Channel ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":738:46 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 36 35 37 5 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 47)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":738:46 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 47)
(note 37 36 41 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(note 41 37 39 6 NOTE_INSN_DELETED)
(insn 39 41 42 6 (set (reg:SI 151 [ htim_33(D)->ChannelNState[1] ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 144 [ htim ])
                    (const_int 69 [0x45])) [0 htim_33(D)->ChannelNState[1]+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":738:7 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 42 39 43 6 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 151 [ htim_33(D)->ChannelNState[1] ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":738:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 151 [ htim_33(D)->ChannelNState[1] ])
        (nil)))
(jump_insn 43 42 313 6 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 93)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":738:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 93)
(note 313 43 314 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(jump_insn 314 313 315 7 (set (pc)
        (label_ref 266)) 284 {*arm_jump}
     (nil)
 -> 266)
(barrier 315 314 47)
(code_label 47 315 48 8 152 (nil) [1 uses])
(note 48 47 49 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 49 48 50 8 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 145 [ Channel ])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":738:46 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 50 49 51 8 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 61)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":738:46 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 61)
(note 51 50 55 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(note 55 51 53 9 NOTE_INSN_DELETED)
(insn 53 55 56 9 (set (reg:SI 154 [ htim_33(D)->ChannelNState[2] ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 144 [ htim ])
                    (const_int 70 [0x46])) [0 htim_33(D)->ChannelNState[2]+0 S1 A16]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":738:7 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 56 53 57 9 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 154 [ htim_33(D)->ChannelNState[2] ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":738:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 154 [ htim_33(D)->ChannelNState[2] ])
        (nil)))
(jump_insn 57 56 317 9 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 316)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":738:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 316)
(note 317 57 318 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(jump_insn 318 317 319 10 (set (pc)
        (label_ref 270)) 284 {*arm_jump}
     (nil)
 -> 270)
(barrier 319 318 61)
(code_label 61 319 62 11 154 (nil) [1 uses])
(note 62 61 66 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(note 66 62 64 11 NOTE_INSN_DELETED)
(insn 64 66 67 11 (set (reg:SI 157 [ htim_33(D)->ChannelNState[3] ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 144 [ htim ])
                    (const_int 71 [0x47])) [0 htim_33(D)->ChannelNState[3]+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":738:7 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 67 64 68 11 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 157 [ htim_33(D)->ChannelNState[3] ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":738:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 157 [ htim_33(D)->ChannelNState[3] ])
        (nil)))
(jump_insn 68 67 321 11 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 320)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":738:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 320)
(note 321 68 322 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(jump_insn 322 321 323 12 (set (pc)
        (label_ref 274)) 284 {*arm_jump}
     (nil)
 -> 274)
(barrier 323 322 309)
(code_label 309 323 73 13 175 (nil) [1 uses])
(note 73 309 79 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 79 73 74 13 (set (reg/f:SI 117 [ _5 ])
        (mem/f:SI (reg/v/f:SI 144 [ htim ]) [3 htim_33(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":751:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 144 [ htim ])
        (nil)))
(insn 74 79 76 13 (set (reg:SI 158)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":744:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 76 74 77 13 (set (mem/v:QI (plus:SI (reg/v/f:SI 144 [ htim ])
                (const_int 68 [0x44])) [0 htim_33(D)->ChannelNState[0]+0 S1 A32])
        (subreg:QI (reg:SI 158) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":744:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 158)
        (nil)))
(debug_insn 77 76 78 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":746:3 -1
     (nil))
(debug_insn 78 77 80 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":751:7 -1
     (nil))
(insn 80 78 81 13 (set (reg:SI 118 [ _6 ])
        (mem/v:SI (plus:SI (reg/f:SI 117 [ _5 ])
                (const_int 12 [0xc])) [1 _5->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":751:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 81 80 82 13 (set (reg:SI 119 [ _7 ])
        (ior:SI (reg:SI 118 [ _6 ])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":751:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 118 [ _6 ])
        (nil)))
(insn 82 81 83 13 (set (mem/v:SI (plus:SI (reg/f:SI 117 [ _5 ])
                (const_int 12 [0xc])) [1 _5->DIER+0 S4 A32])
        (reg:SI 119 [ _7 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":751:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 119 [ _7 ])
        (nil)))
(debug_insn 83 82 84 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":752:7 -1
     (nil))
(debug_insn 84 83 85 13 (var_location:QI status (const_int 0 [0])) -1
     (nil))
(debug_insn 85 84 324 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":782:3 -1
     (nil))
(jump_insn 324 85 325 13 (set (pc)
        (label_ref 157)) 284 {*arm_jump}
     (nil)
 -> 157)
(barrier 325 324 320)
(code_label 320 325 89 14 177 (nil) [1 uses])
(note 89 320 90 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(debug_insn 90 89 91 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":744:3 -1
     (nil))
(insn 91 90 92 14 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 145 [ Channel ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":744:3 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 92 91 93 14 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 101)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":744:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1073741828 (nil)))
 -> 101)
(code_label 93 92 94 15 153 (nil) [1 uses])
(note 94 93 95 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 95 94 97 15 (set (reg:SI 160)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":744:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 97 95 98 15 (set (mem/v:QI (plus:SI (reg/v/f:SI 144 [ htim ])
                (const_int 69 [0x45])) [0 htim_33(D)->ChannelNState[1]+0 S1 A8])
        (subreg:QI (reg:SI 160) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":744:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 160)
        (nil)))
(debug_insn 98 97 326 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":746:3 -1
     (nil))
(jump_insn 326 98 327 15 (set (pc)
        (label_ref 123)) 284 {*arm_jump}
     (nil)
 -> 123)
(barrier 327 326 101)
(code_label 101 327 102 16 157 (nil) [1 uses])
(note 102 101 103 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 103 102 104 16 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 145 [ Channel ])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":744:3 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 104 103 316 16 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 112)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":744:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 112)
(code_label 316 104 105 17 176 (nil) [1 uses])
(note 105 316 106 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 106 105 108 17 (set (reg:SI 162)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":744:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 108 106 109 17 (set (mem/v:QI (plus:SI (reg/v/f:SI 144 [ htim ])
                (const_int 70 [0x46])) [0 htim_33(D)->ChannelNState[2]+0 S1 A16])
        (subreg:QI (reg:SI 162) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":744:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 162)
        (nil)))
(debug_insn 109 108 328 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":746:3 -1
     (nil))
(jump_insn 328 109 329 17 (set (pc)
        (label_ref 135)) 284 {*arm_jump}
     (nil)
 -> 135)
(barrier 329 328 112)
(code_label 112 329 113 18 159 (nil) [1 uses])
(note 113 112 114 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 114 113 118 18 (set (reg:SI 164)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":744:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 118 114 116 18 (set (reg:SI 166)
        (plus:SI (reg/v:SI 145 [ Channel ])
            (const_int -4 [0xfffffffffffffffc]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":746:3 7 {*arm_addsi3}
     (nil))
(insn 116 118 117 18 (set (mem/v:QI (plus:SI (reg/v/f:SI 144 [ htim ])
                (const_int 71 [0x47])) [0 htim_33(D)->ChannelNState[3]+0 S1 A8])
        (subreg:QI (reg:SI 164) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":744:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 164)
        (nil)))
(debug_insn 117 116 119 18 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":746:3 -1
     (nil))
(jump_insn 119 117 120 18 (parallel [
            (set (pc)
                (if_then_else (leu (reg:SI 166)
                        (const_int 8 [0x8]))
                    (mem/u/c:SI (plus:SI (mult:SI (reg:SI 166)
                                (const_int 4 [0x4]))
                            (label_ref:SI 120)) [0  S4 A32])
                    (label_ref:SI 278)))
            (clobber (reg:CC 100 cc))
            (clobber (scratch:SI))
            (use (label_ref:SI 120))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":746:3 1007 {*thumb2_casesi_internal}
     (expr_list:REG_DEAD (reg:SI 166)
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (insn_list:REG_LABEL_TARGET 278 (insn_list:REG_LABEL_TARGET 249 (nil)))))
 -> 120)
(code_label 120 119 121 162 (nil) [2 uses])
(jump_table_data 121 120 122 (addr_diff_vec:SI (label_ref:SI 120)
         [
            (label_ref:SI 123)
            (label_ref:SI 278)
            (label_ref:SI 278)
            (label_ref:SI 278)
            (label_ref:SI 135)
            (label_ref:SI 278)
            (label_ref:SI 278)
            (label_ref:SI 278)
            (label_ref:SI 147)
        ]
        (const_int 0 [0])
        (const_int 0 [0])))
(barrier 122 121 123)
(code_label 123 122 124 19 158 (nil) [2 uses])
(note 124 123 125 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(debug_insn 125 124 126 19 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":758:7 -1
     (nil))
(insn 126 125 127 19 (set (reg/f:SI 117 [ _5 ])
        (mem/f:SI (reg/v/f:SI 144 [ htim ]) [3 htim_33(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":758:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 144 [ htim ])
        (nil)))
(insn 127 126 128 19 (set (reg:SI 120 [ _9 ])
        (mem/v:SI (plus:SI (reg/f:SI 117 [ _5 ])
                (const_int 12 [0xc])) [1 _8->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":758:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 128 127 129 19 (set (reg:SI 121 [ _10 ])
        (ior:SI (reg:SI 120 [ _9 ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":758:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 120 [ _9 ])
        (nil)))
(insn 129 128 130 19 (set (mem/v:SI (plus:SI (reg/f:SI 117 [ _5 ])
                (const_int 12 [0xc])) [1 _8->DIER+0 S4 A32])
        (reg:SI 121 [ _10 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":758:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 121 [ _10 ])
        (nil)))
(debug_insn 130 129 131 19 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":759:7 -1
     (nil))
(debug_insn 131 130 132 19 (var_location:QI status (const_int 0 [0])) -1
     (nil))
(debug_insn 132 131 330 19 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":782:3 -1
     (nil))
(jump_insn 330 132 331 19 (set (pc)
        (label_ref 157)) 284 {*arm_jump}
     (nil)
 -> 157)
(barrier 331 330 135)
(code_label 135 331 136 20 160 (nil) [2 uses])
(note 136 135 137 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(debug_insn 137 136 138 20 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":765:7 -1
     (nil))
(insn 138 137 139 20 (set (reg/f:SI 117 [ _5 ])
        (mem/f:SI (reg/v/f:SI 144 [ htim ]) [3 htim_33(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":765:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 144 [ htim ])
        (nil)))
(insn 139 138 140 20 (set (reg:SI 122 [ _12 ])
        (mem/v:SI (plus:SI (reg/f:SI 117 [ _5 ])
                (const_int 12 [0xc])) [1 _11->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":765:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 140 139 141 20 (set (reg:SI 123 [ _13 ])
        (ior:SI (reg:SI 122 [ _12 ])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":765:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 122 [ _12 ])
        (nil)))
(insn 141 140 142 20 (set (mem/v:SI (plus:SI (reg/f:SI 117 [ _5 ])
                (const_int 12 [0xc])) [1 _11->DIER+0 S4 A32])
        (reg:SI 123 [ _13 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":765:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 123 [ _13 ])
        (nil)))
(debug_insn 142 141 143 20 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":766:7 -1
     (nil))
(debug_insn 143 142 144 20 (var_location:QI status (const_int 0 [0])) -1
     (nil))
(debug_insn 144 143 332 20 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":782:3 -1
     (nil))
(jump_insn 332 144 333 20 (set (pc)
        (label_ref 157)) 284 {*arm_jump}
     (nil)
 -> 157)
(barrier 333 332 147)
(code_label 147 333 148 21 161 (nil) [1 uses])
(note 148 147 149 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(debug_insn 149 148 150 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":773:7 -1
     (nil))
(insn 150 149 151 21 (set (reg/f:SI 117 [ _5 ])
        (mem/f:SI (reg/v/f:SI 144 [ htim ]) [3 htim_33(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":773:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 144 [ htim ])
        (nil)))
(insn 151 150 152 21 (set (reg:SI 124 [ _15 ])
        (mem/v:SI (plus:SI (reg/f:SI 117 [ _5 ])
                (const_int 12 [0xc])) [1 _14->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":773:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 152 151 153 21 (set (reg:SI 125 [ _16 ])
        (ior:SI (reg:SI 124 [ _15 ])
            (const_int 16 [0x10]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":773:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 124 [ _15 ])
        (nil)))
(insn 153 152 154 21 (set (mem/v:SI (plus:SI (reg/f:SI 117 [ _5 ])
                (const_int 12 [0xc])) [1 _14->DIER+0 S4 A32])
        (reg:SI 125 [ _16 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":773:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 125 [ _16 ])
        (nil)))
(debug_insn 154 153 155 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":774:7 -1
     (nil))
(debug_insn 155 154 156 21 (var_location:QI status (const_int 0 [0])) -1
     (nil))
(debug_insn 156 155 157 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":782:3 -1
     (nil))
(code_label 157 156 158 22 156 (nil) [3 uses])
(note 158 157 177 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(note 177 158 159 22 NOTE_INSN_DELETED)
(debug_insn 159 177 160 22 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":785:5 -1
     (nil))
(debug_insn 160 159 161 22 (var_location:SI D#14 (mem/f:SI (debug_expr:SI D#15) [3 htim_33(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":785:5 -1
     (nil))
(insn 161 160 171 22 (set (reg:SI 126 [ _18 ])
        (mem/v:SI (plus:SI (reg/f:SI 117 [ _5 ])
                (const_int 12 [0xc])) [1 prephitmp_37->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":785:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 171 161 162 22 (set (reg:SI 167)
        (and:SI (reg/v:SI 145 [ Channel ])
            (const_int 31 [0x1f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:36 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 145 [ Channel ])
        (nil)))
(insn 162 171 163 22 (set (reg:SI 127 [ _19 ])
        (ior:SI (reg:SI 126 [ _18 ])
            (const_int 128 [0x80]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":785:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 126 [ _18 ])
        (nil)))
(insn 163 162 164 22 (set (mem/v:SI (plus:SI (reg/f:SI 117 [ _5 ])
                (const_int 12 [0xc])) [1 prephitmp_37->DIER+0 S4 A32])
        (reg:SI 127 [ _19 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":785:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 127 [ _19 ])
        (nil)))
(debug_insn 164 163 165 22 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":788:5 -1
     (nil))
(debug_insn 165 164 166 22 (var_location:SI TIMx (debug_expr:SI D#14)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":788:5 -1
     (nil))
(debug_insn 166 165 167 22 (var_location:SI Channel (reg/v:SI 145 [ Channel ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":788:5 -1
     (nil))
(debug_insn 167 166 168 22 (var_location:SI ChannelNState (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":788:5 -1
     (nil))
(debug_insn 168 167 169 22 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3678:13 -1
     (nil))
(debug_insn 169 168 170 22 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3680:3 -1
     (nil))
(debug_insn 170 169 176 22 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:3 -1
     (nil))
(insn 176 170 172 22 (set (reg:SI 138 [ _54 ])
        (mem/v:SI (plus:SI (reg/f:SI 117 [ _5 ])
                (const_int 32 [0x20])) [1 prephitmp_37->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 172 176 173 22 (set (reg:SI 168)
        (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 173 172 174 22 (set (reg/v:SI 137 [ tmp ])
        (ashift:SI (reg:SI 168)
            (reg:SI 167))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 168)
        (expr_list:REG_DEAD (reg:SI 167)
            (expr_list:REG_EQUAL (ashift:SI (const_int 4 [0x4])
                    (reg:SI 167))
                (nil)))))
(debug_insn 174 173 175 22 (var_location:SI tmp (reg/v:SI 137 [ tmp ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 -1
     (nil))
(debug_insn 175 174 178 22 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:3 -1
     (nil))
(insn 178 175 179 22 (set (reg:SI 140 [ _56 ])
        (and:SI (not:SI (reg/v:SI 137 [ tmp ]))
            (reg:SI 138 [ _54 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 100 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg:SI 138 [ _54 ])
        (nil)))
(insn 179 178 180 22 (set (mem/v:SI (plus:SI (reg/f:SI 117 [ _5 ])
                (const_int 32 [0x20])) [1 prephitmp_37->CCER+0 S4 A32])
        (reg:SI 140 [ _56 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 140 [ _56 ])
        (nil)))
(debug_insn 180 179 181 22 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:3 -1
     (nil))
(insn 181 180 193 22 (set (reg:SI 141 [ _57 ])
        (mem/v:SI (plus:SI (reg/f:SI 117 [ _5 ])
                (const_int 32 [0x20])) [1 prephitmp_37->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 193 181 182 22 (set (reg:SI 170)
        (const_int 1073818624 [0x40012c00])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 182 193 183 22 (set (reg:SI 142 [ _58 ])
        (ior:SI (reg/v:SI 137 [ tmp ])
            (reg:SI 141 [ _57 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:14 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 141 [ _57 ])
        (expr_list:REG_DEAD (reg/v:SI 137 [ tmp ])
            (nil))))
(insn 183 182 184 22 (set (mem/v:SI (plus:SI (reg/f:SI 117 [ _5 ])
                (const_int 32 [0x20])) [1 prephitmp_37->CCER+0 S4 A32])
        (reg:SI 142 [ _58 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 142 [ _58 ])
        (nil)))
(debug_insn 184 183 185 22 (var_location:SI TIMx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":788:5 -1
     (nil))
(debug_insn 185 184 186 22 (var_location:SI Channel (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":788:5 -1
     (nil))
(debug_insn 186 185 187 22 (var_location:SI ChannelNState (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":788:5 -1
     (nil))
(debug_insn 187 186 188 22 (var_location:SI tmp (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":788:5 -1
     (nil))
(debug_insn 188 187 189 22 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":791:5 -1
     (nil))
(insn 189 188 190 22 (set (reg:SI 128 [ _20 ])
        (mem/v:SI (plus:SI (reg/f:SI 117 [ _5 ])
                (const_int 68 [0x44])) [1 prephitmp_37->BDTR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":791:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 190 189 191 22 (set (reg:SI 129 [ _21 ])
        (ior:SI (reg:SI 128 [ _20 ])
            (const_int 32768 [0x8000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":791:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 128 [ _20 ])
        (nil)))
(insn 191 190 192 22 (set (mem/v:SI (plus:SI (reg/f:SI 117 [ _5 ])
                (const_int 68 [0x44])) [1 prephitmp_37->BDTR+0 S4 A32])
        (reg:SI 129 [ _21 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":791:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 129 [ _21 ])
        (nil)))
(debug_insn 192 191 194 22 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:5 -1
     (nil))
(insn 194 192 195 22 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 117 [ _5 ])
            (reg:SI 170))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 170)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 117 [ _5 ])
                (const_int 1073818624 [0x40012c00]))
            (nil))))
(jump_insn 195 194 196 22 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 223)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 223)
(note 196 195 197 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(insn 197 196 198 23 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 117 [ _5 ])
            (const_int 1073741824 [0x40000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:9 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 198 197 199 23 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 223)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 223)
(note 199 198 200 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(insn 200 199 201 24 (set (reg:SI 171)
        (const_int 1073742848 [0x40000400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 201 200 202 24 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 117 [ _5 ])
            (reg:SI 171))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 171)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 117 [ _5 ])
                (const_int 1073742848 [0x40000400]))
            (nil))))
(jump_insn 202 201 203 24 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 223)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 223)
(note 203 202 204 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(insn 204 203 205 25 (set (reg:SI 172)
        (const_int 1073743872 [0x40000800])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 205 204 206 25 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 117 [ _5 ])
            (reg:SI 172))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 172)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 117 [ _5 ])
                (const_int 1073743872 [0x40000800]))
            (nil))))
(jump_insn 206 205 207 25 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 223)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 223)
(note 207 206 208 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
(insn 208 207 209 26 (set (reg:SI 173)
        (const_int 1073744896 [0x40000c00])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 209 208 210 26 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 117 [ _5 ])
            (reg:SI 173))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 173)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 117 [ _5 ])
                (const_int 1073744896 [0x40000c00]))
            (nil))))
(jump_insn 210 209 211 26 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 223)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 223)
(note 211 210 212 27 [bb 27] NOTE_INSN_BASIC_BLOCK)
(insn 212 211 213 27 (set (reg:SI 174)
        (const_int 1073820672 [0x40013400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 213 212 214 27 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 117 [ _5 ])
            (reg:SI 174))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 174)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 117 [ _5 ])
                (const_int 1073820672 [0x40013400]))
            (nil))))
(jump_insn 214 213 215 27 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 223)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 223)
(note 215 214 216 28 [bb 28] NOTE_INSN_BASIC_BLOCK)
(insn 216 215 217 28 (set (reg:SI 175)
        (const_int 1073823744 [0x40014000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 217 216 218 28 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 117 [ _5 ])
            (reg:SI 175))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 175)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 117 [ _5 ])
                (const_int 1073823744 [0x40014000]))
            (nil))))
(jump_insn 218 217 219 28 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 223)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 223)
(note 219 218 220 29 [bb 29] NOTE_INSN_BASIC_BLOCK)
(insn 220 219 221 29 (set (reg:SI 176)
        (const_int 1073827840 [0x40015000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 221 220 222 29 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 117 [ _5 ])
            (reg:SI 176))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 176)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 117 [ _5 ])
                (const_int 1073827840 [0x40015000]))
            (nil))))
(jump_insn 222 221 223 29 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 243)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 243)
(code_label 223 222 224 30 163 (nil) [7 uses])
(note 224 223 227 30 [bb 30] NOTE_INSN_BASIC_BLOCK)
(note 227 224 225 30 NOTE_INSN_DELETED)
(debug_insn 225 227 226 30 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":796:7 -1
     (nil))
(insn 226 225 350 30 (set (reg:SI 130 [ _22 ])
        (mem/v:SI (plus:SI (reg/f:SI 117 [ _5 ])
                (const_int 8 [0x8])) [1 prephitmp_37->SMCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":796:31 728 {*thumb2_movsi_vfp}
     (nil))
(insn 350 226 351 30 (set (reg/v:SI 135 [ tmpsmcr ])
        (const_int 65543 [0x10007])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":796:15 728 {*thumb2_movsi_vfp}
     (nil))
(insn 351 350 229 30 (set (reg/v:SI 135 [ tmpsmcr ])
        (and:SI (reg:SI 130 [ _22 ])
            (reg/v:SI 135 [ tmpsmcr ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":796:15 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 130 [ _22 ])
        (nil)))
(debug_insn 229 351 230 30 (var_location:SI tmpsmcr (reg/v:SI 135 [ tmpsmcr ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":796:15 -1
     (nil))
(debug_insn 230 229 231 30 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":797:7 -1
     (nil))
(insn 231 230 232 30 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 135 [ tmpsmcr ])
            (const_int 6 [0x6]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":797:10 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 232 231 233 30 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 282)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":797:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 282)
(note 233 232 234 31 [bb 31] NOTE_INSN_BASIC_BLOCK)
(insn 234 233 235 31 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 135 [ tmpsmcr ])
            (const_int 65536 [0x10000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":797:11 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 135 [ tmpsmcr ])
        (nil)))
(jump_insn 235 234 236 31 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 286)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":797:11 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 286)
(note 236 235 237 32 [bb 32] NOTE_INSN_BASIC_BLOCK)
(debug_insn 237 236 238 32 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":799:9 -1
     (nil))
(insn 238 237 8 32 (set (reg:SI 131 [ _23 ])
        (mem/v:SI (reg/f:SI 117 [ _5 ]) [1 prephitmp_37->CR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":799:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 8 238 239 32 (set (reg:SI 143 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":799:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 239 8 240 32 (set (reg:SI 132 [ _24 ])
        (ior:SI (reg:SI 131 [ _23 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":799:9 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 131 [ _23 ])
        (nil)))
(insn 240 239 334 32 (set (mem/v:SI (reg/f:SI 117 [ _5 ]) [1 prephitmp_37->CR1+0 S4 A32])
        (reg:SI 132 [ _24 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":799:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 132 [ _24 ])
        (expr_list:REG_DEAD (reg/f:SI 117 [ _5 ])
            (nil))))
(jump_insn 334 240 335 32 (set (pc)
        (label_ref 249)) 284 {*arm_jump}
     (nil)
 -> 249)
(barrier 335 334 243)
(code_label 243 335 244 33 164 (nil) [1 uses])
(note 244 243 245 33 [bb 33] NOTE_INSN_BASIC_BLOCK)
(debug_insn 245 244 246 33 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":804:7 -1
     (nil))
(insn 246 245 7 33 (set (reg:SI 133 [ _25 ])
        (mem/v:SI (reg/f:SI 117 [ _5 ]) [1 prephitmp_37->CR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":804:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 7 246 247 33 (set (reg:SI 143 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":804:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 247 7 248 33 (set (reg:SI 134 [ _26 ])
        (ior:SI (reg:SI 133 [ _25 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":804:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 133 [ _25 ])
        (nil)))
(insn 248 247 336 33 (set (mem/v:SI (reg/f:SI 117 [ _5 ]) [1 prephitmp_37->CR1+0 S4 A32])
        (reg:SI 134 [ _26 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":804:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 134 [ _26 ])
        (expr_list:REG_DEAD (reg/f:SI 117 [ _5 ])
            (nil))))
(jump_insn 336 248 337 33 (set (pc)
        (label_ref 249)) 284 {*arm_jump}
     (nil)
 -> 249)
(barrier 337 336 262)
(code_label 262 337 261 34 165 (nil) [1 uses])
(note 261 262 11 34 [bb 34] NOTE_INSN_BASIC_BLOCK)
(insn 11 261 338 34 (set (reg:SI 143 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":740:12 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 338 11 339 34 (set (pc)
        (label_ref 249)) 284 {*arm_jump}
     (nil)
 -> 249)
(barrier 339 338 266)
(code_label 266 339 265 35 166 (nil) [1 uses])
(note 265 266 6 35 [bb 35] NOTE_INSN_BASIC_BLOCK)
(insn 6 265 340 35 (set (reg:SI 143 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":740:12 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 340 6 341 35 (set (pc)
        (label_ref 249)) 284 {*arm_jump}
     (nil)
 -> 249)
(barrier 341 340 270)
(code_label 270 341 269 36 167 (nil) [1 uses])
(note 269 270 12 36 [bb 36] NOTE_INSN_BASIC_BLOCK)
(insn 12 269 342 36 (set (reg:SI 143 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":740:12 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 342 12 343 36 (set (pc)
        (label_ref 249)) 284 {*arm_jump}
     (nil)
 -> 249)
(barrier 343 342 274)
(code_label 274 343 273 37 168 (nil) [1 uses])
(note 273 274 10 37 [bb 37] NOTE_INSN_BASIC_BLOCK)
(insn 10 273 344 37 (set (reg:SI 143 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":740:12 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 344 10 345 37 (set (pc)
        (label_ref 249)) 284 {*arm_jump}
     (nil)
 -> 249)
(barrier 345 344 278)
(code_label 278 345 277 38 169 (nil) [7 uses])
(note 277 278 5 38 [bb 38] NOTE_INSN_BASIC_BLOCK)
(insn 5 277 346 38 (set (reg:SI 143 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":746:3 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 346 5 347 38 (set (pc)
        (label_ref 249)) 284 {*arm_jump}
     (nil)
 -> 249)
(barrier 347 346 282)
(code_label 282 347 281 39 170 (nil) [1 uses])
(note 281 282 9 39 [bb 39] NOTE_INSN_BASIC_BLOCK)
(insn 9 281 348 39 (set (reg:SI 143 [ <retval> ])
        (const_int 0 [0])) 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 348 9 349 39 (set (pc)
        (label_ref 249)) 284 {*arm_jump}
     (nil)
 -> 249)
(barrier 349 348 286)
(code_label 286 349 285 40 171 (nil) [1 uses])
(note 285 286 13 40 [bb 40] NOTE_INSN_BASIC_BLOCK)
(insn 13 285 249 40 (set (reg:SI 143 [ <retval> ])
        (const_int 0 [0])) 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 249 13 250 41 150 (nil) [8 uses])
(note 250 249 251 41 [bb 41] NOTE_INSN_BASIC_BLOCK)
(debug_insn 251 250 256 41 (var_location:QI status (clobber (const_int 0 [0]))) -1
     (nil))
(insn 256 251 257 41 (set (reg/i:SI 0 r0)
        (reg:SI 143 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":810:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 143 [ <retval> ])
        (nil)))
(insn 257 256 360 41 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":810:1 -1
     (nil))
(note 360 257 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_OCN_Stop_IT (HAL_TIMEx_OCN_Stop_IT, funcdef_no=342, decl_uid=9473, cgraph_uid=346, symbol_order=345)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 24 n_edges 35 count 24 (    1)


HAL_TIMEx_OCN_Stop_IT

Dataflow summary:
def_info->table_size = 86, use_info->table_size = 192
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,23u} r13={1d,23u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={9d,7u} r102={1d,23u} r103={1d,22u} r113={1d,1u} r114={1d,1u} r115={4d,23u} r116={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r123={1d,1u} r124={1d,1u} r125={1d,1u} r127={1d,1u} r129={1d,1u} r130={1d,1u} r131={1d,1u} r133={1d,1u} r135={1d,1u} r136={1d,1u} r137={1d,2u} r140={1d,1u} r142={1d,1u} r143={1d,1u} r144={5d,1u} r145={1d,9u} r146={1d,9u} r147={1d,1u,1e} r148={1d,1u} r149={1d,1u} r151={1d,1u} r153={1d,1u} r155={1d,1u} r157={1d,1u} r159={1d,1u} r161={1d,1u} r163={1d,1u} r165={1d,1u} r167={1d,1u} r170={1d,1u} r171={1d,1u} 
;;    total ref usage 264{82d,181u,1e} in 138{138 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d33(102){ }d34(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 22 3 4 5 6 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 145 146 170 171
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 145 146 170 171
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145 146
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145 146

( 2 )->[3]->( 7 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(7){ }u9(13){ }u10(102){ }u11(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145 146
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145
;; lr  def 	 113 114 115
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145 146
;; live  gen 	 113 114 115
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 145 146
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 145 146

( 2 )->[4]->( 7 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u17(7){ }u18(13){ }u19(102){ }u20(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145 146
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145
;; lr  def 	 115 116 117
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145 146
;; live  gen 	 115 116 117
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 145 146
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 145 146

( 2 )->[5]->( 7 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u26(7){ }u27(13){ }u28(102){ }u29(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145 146
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145
;; lr  def 	 115 118 119
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145 146
;; live  gen 	 115 118 119
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 145 146
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 145 146

( 2 )->[6]->( 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u35(7){ }u36(13){ }u37(102){ }u38(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145 146
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145
;; lr  def 	 115 120 121
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145 146
;; live  gen 	 115 120 121
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 145 146
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 145 146

( 3 4 6 5 )->[7]->( 8 9 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u44(7){ }u45(13){ }u46(102){ }u47(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 145 146
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 146
;; lr  def 	 100 [cc] 137 140 142 143 147 148 149 151
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 145 146
;; live  gen 	 100 [cc] 137 140 142 143 147 148 149 151
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 145 146
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 145 146

( 7 )->[8]->( 9 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u71(7){ }u72(13){ }u73(102){ }u74(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 145 146
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115
;; lr  def 	 123 124
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 145 146
;; live  gen 	 123 124
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 145 146
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 145 146

( 8 7 )->[9]->( 10 12 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u79(7){ }u80(13){ }u81(102){ }u82(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 145 146
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115
;; lr  def 	 100 [cc] 125 153
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 145 146
;; live  gen 	 100 [cc] 125 153
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 145 146
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 145 146

( 9 )->[10]->( 11 12 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u89(7){ }u90(13){ }u91(102){ }u92(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 145 146
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115
;; lr  def 	 100 [cc] 127 155
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 145 146
;; live  gen 	 100 [cc] 127 155
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 145 146
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 145 146

( 10 )->[11]->( 12 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u99(7){ }u100(13){ }u101(102){ }u102(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 145 146
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115
;; lr  def 	 129 130
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 145 146
;; live  gen 	 129 130
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 145 146
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 145 146

( 11 9 10 )->[12]->( 13 15 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u107(7){ }u108(13){ }u109(102){ }u110(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 145 146
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115
;; lr  def 	 100 [cc] 131 157
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 145 146
;; live  gen 	 100 [cc] 131 157
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 145 146
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 145 146

( 12 )->[13]->( 14 15 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u117(7){ }u118(13){ }u119(102){ }u120(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 145 146
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115
;; lr  def 	 100 [cc] 133 159
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 145 146
;; live  gen 	 100 [cc] 133 159
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 145 146
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 145 146

( 13 )->[14]->( 15 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u127(7){ }u128(13){ }u129(102){ }u130(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 145 146
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115
;; lr  def 	 135 136
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 145 146
;; live  gen 	 135 136
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145 146
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145 146

( 14 12 13 )->[15]->( 16 17 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u135(7){ }u136(13){ }u137(102){ }u138(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145 146
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 146
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145 146
;; live  gen 	
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145 146
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145 146

( 15 )->[16]->( 23 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u141(7){ }u142(13){ }u143(102){ }u144(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145 146
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145 146
;; lr  def 	 144 161
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145 146
;; live  gen 	 144 161
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144

( 15 )->[17]->( 18 19 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u148(7){ }u149(13){ }u150(102){ }u151(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145 146
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 146
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145 146
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145 146
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145 146

( 17 )->[18]->( 23 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u154(7){ }u155(13){ }u156(102){ }u157(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145
;; lr  def 	 144 163
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145
;; live  gen 	 144 163
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144

( 17 )->[19]->( 20 21 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u160(7){ }u161(13){ }u162(102){ }u163(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145 146
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 146
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145 146
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145

( 19 )->[20]->( 23 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u166(7){ }u167(13){ }u168(102){ }u169(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145
;; lr  def 	 144 165
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145
;; live  gen 	 144 165
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144

( 19 )->[21]->( 23 )
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u172(7){ }u173(13){ }u174(102){ }u175(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145
;; lr  def 	 144 167
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145
;; live  gen 	 144 167
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144

( 2 )->[22]->( 23 )
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u178(7){ }u179(13){ }u180(102){ }u181(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 144
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 144
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144

( 18 20 22 16 21 )->[23]->( 1 )
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u182(7){ }u183(13){ }u184(102){ }u185(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 23 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u188(0){ }u189(7){ }u190(13){ }u191(102){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 17 to worklist
  Adding insn 203 to worklist
  Adding insn 27 to worklist
  Adding insn 25 to worklist
  Adding insn 205 to worklist
  Adding insn 39 to worklist
  Adding insn 37 to worklist
  Adding insn 207 to worklist
  Adding insn 51 to worklist
  Adding insn 49 to worklist
  Adding insn 63 to worklist
  Adding insn 61 to worklist
  Adding insn 100 to worklist
  Adding insn 94 to worklist
  Adding insn 88 to worklist
  Adding insn 87 to worklist
  Adding insn 85 to worklist
  Adding insn 79 to worklist
  Adding insn 105 to worklist
  Adding insn 103 to worklist
  Adding insn 114 to worklist
  Adding insn 110 to worklist
  Adding insn 121 to worklist
  Adding insn 117 to worklist
  Adding insn 126 to worklist
  Adding insn 124 to worklist
  Adding insn 136 to worklist
  Adding insn 132 to worklist
  Adding insn 143 to worklist
  Adding insn 139 to worklist
  Adding insn 148 to worklist
  Adding insn 146 to worklist
  Adding insn 154 to worklist
  Adding insn 209 to worklist
  Adding insn 158 to worklist
  Adding insn 164 to worklist
  Adding insn 211 to worklist
  Adding insn 168 to worklist
  Adding insn 174 to worklist
  Adding insn 213 to worklist
  Adding insn 178 to worklist
  Adding insn 215 to worklist
  Adding insn 185 to worklist
  Adding insn 195 to worklist
Finished finding needed instructions:
processing block 23 lr out =  0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 194 to worklist
processing block 22 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144
  Adding insn 9 to worklist
processing block 16 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144
  Adding insn 6 to worklist
  Adding insn 156 to worklist
processing block 18 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144
  Adding insn 8 to worklist
  Adding insn 166 to worklist
processing block 20 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144
  Adding insn 5 to worklist
  Adding insn 176 to worklist
processing block 21 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144
  Adding insn 7 to worklist
  Adding insn 183 to worklist
processing block 19 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145
  Adding insn 173 to worklist
processing block 17 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145 146
  Adding insn 163 to worklist
processing block 15 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145 146
processing block 14 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145 146
  Adding insn 147 to worklist
processing block 13 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 145 146
  Adding insn 142 to worklist
  Adding insn 140 to worklist
processing block 12 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 145 146
  Adding insn 135 to worklist
  Adding insn 133 to worklist
processing block 11 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 145 146
  Adding insn 125 to worklist
processing block 10 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 145 146
  Adding insn 120 to worklist
  Adding insn 118 to worklist
processing block 9 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 145 146
  Adding insn 113 to worklist
  Adding insn 111 to worklist
processing block 8 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 145 146
  Adding insn 104 to worklist
processing block 7 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 145 146
  Adding insn 99 to worklist
  Adding insn 97 to worklist
  Adding insn 84 to worklist
  Adding insn 82 to worklist
  Adding insn 81 to worklist
  Adding insn 80 to worklist
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 145 146
  Adding insn 26 to worklist
  Adding insn 24 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 145 146
  Adding insn 38 to worklist
  Adding insn 36 to worklist
processing block 5 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 145 146
  Adding insn 50 to worklist
  Adding insn 48 to worklist
processing block 6 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 145 146
  Adding insn 62 to worklist
  Adding insn 60 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145 146
  Adding insn 3 to worklist
  Adding insn 202 to worklist
  Adding insn 2 to worklist
  Adding insn 201 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 24 n_edges 35 count 24 (    1)

Pass 0 for finding pseudo/allocno costs


  r171 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r170 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r167 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:2610
  r165 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:1335
  r163 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:2040
  r161 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:6000
  r159 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:11600 VFP_LO_REGS:11600 ALL_REGS:11600 MEM:6000
  r157 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:23200 VFP_LO_REGS:23200 ALL_REGS:23200 MEM:12000
  r155 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:11600 VFP_LO_REGS:11600 ALL_REGS:11600 MEM:6000
  r153 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:23200 VFP_LO_REGS:23200 ALL_REGS:23200 MEM:12000
  r151 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:23200 VFP_LO_REGS:23200 ALL_REGS:23200 MEM:12000
  r149 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:23200 VFP_LO_REGS:23200 ALL_REGS:23200 MEM:12000
  r148 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:24000 VFP_LO_REGS:24000 ALL_REGS:24000 MEM:16000
  r147 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:24000 VFP_LO_REGS:24000 ALL_REGS:24000 MEM:16000
  r146 costs: LO_REGS:0 HI_REGS:1600 CALLER_SAVE_REGS:1600 EVEN_REG:1600 GENERAL_REGS:1600 VFP_D0_D7_REGS:62960 VFP_LO_REGS:62960 ALL_REGS:62960 MEM:34040
  r145 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:33985 VFP_LO_REGS:33985 ALL_REGS:33985 MEM:16990
  r144 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:31992 VFP_LO_REGS:31992 ALL_REGS:31992 MEM:15040
  r143 costs: LO_REGS:0 HI_REGS:3200 CALLER_SAVE_REGS:3200 EVEN_REG:3200 GENERAL_REGS:3200 VFP_D0_D7_REGS:24000 VFP_LO_REGS:24000 ALL_REGS:24000 MEM:16000
  r142 costs: LO_REGS:0 HI_REGS:1600 CALLER_SAVE_REGS:1600 EVEN_REG:1600 GENERAL_REGS:1600 VFP_D0_D7_REGS:24000 VFP_LO_REGS:24000 ALL_REGS:24000 MEM:16000
  r140 costs: LO_REGS:0 HI_REGS:1600 CALLER_SAVE_REGS:1600 EVEN_REG:1600 GENERAL_REGS:1600 VFP_D0_D7_REGS:24000 VFP_LO_REGS:24000 ALL_REGS:24000 MEM:16000
  r137 costs: LO_REGS:0 HI_REGS:1600 CALLER_SAVE_REGS:1600 EVEN_REG:1600 GENERAL_REGS:1600 VFP_D0_D7_REGS:24000 VFP_LO_REGS:24000 ALL_REGS:24000 MEM:16000
  r136 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r135 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r133 costs: LO_REGS:0 HI_REGS:800 CALLER_SAVE_REGS:800 EVEN_REG:800 GENERAL_REGS:800 VFP_D0_D7_REGS:12000 VFP_LO_REGS:12000 ALL_REGS:12000 MEM:8000
  r131 costs: LO_REGS:0 HI_REGS:1600 CALLER_SAVE_REGS:1600 EVEN_REG:1600 GENERAL_REGS:1600 VFP_D0_D7_REGS:24000 VFP_LO_REGS:24000 ALL_REGS:24000 MEM:16000
  r130 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r129 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r127 costs: LO_REGS:0 HI_REGS:800 CALLER_SAVE_REGS:800 EVEN_REG:800 GENERAL_REGS:800 VFP_D0_D7_REGS:12000 VFP_LO_REGS:12000 ALL_REGS:12000 MEM:8000
  r125 costs: LO_REGS:0 HI_REGS:1600 CALLER_SAVE_REGS:1600 EVEN_REG:1600 GENERAL_REGS:1600 VFP_D0_D7_REGS:24000 VFP_LO_REGS:24000 ALL_REGS:24000 MEM:16000
  r124 costs: LO_REGS:0 HI_REGS:800 CALLER_SAVE_REGS:800 EVEN_REG:800 GENERAL_REGS:800 VFP_D0_D7_REGS:12000 VFP_LO_REGS:12000 ALL_REGS:12000 MEM:8000
  r123 costs: LO_REGS:0 HI_REGS:800 CALLER_SAVE_REGS:800 EVEN_REG:800 GENERAL_REGS:800 VFP_D0_D7_REGS:12000 VFP_LO_REGS:12000 ALL_REGS:12000 MEM:8000
  r121 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r120 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r119 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r118 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r117 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r116 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r115 costs: LO_REGS:0 HI_REGS:1600 CALLER_SAVE_REGS:1600 EVEN_REG:1600 GENERAL_REGS:1600 VFP_D0_D7_REGS:156000 VFP_LO_REGS:156000 ALL_REGS:156000 MEM:104000
  r114 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r113 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000


Pass 1 for finding pseudo/allocno costs

    r171: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r170: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r169: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r168: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r167: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r166: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r165: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r164: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r163: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r162: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r161: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r160: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r159: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r158: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r157: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r156: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r155: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r154: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r153: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r152: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r151: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r150: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r149: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r148: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r147: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r146: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r145: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r144: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r143: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r142: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r141: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r140: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r139: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r138: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r137: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r136: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r135: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r134: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r133: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r132: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r131: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r130: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r129: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r128: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r127: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r126: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r125: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r124: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r123: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r122: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r121: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r120: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r119: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r118: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r116: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r171 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r170 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r167 costs: GENERAL_REGS:0 MEM:3480
  r165 costs: GENERAL_REGS:0 MEM:1780
  r163 costs: GENERAL_REGS:0 MEM:2720
  r161 costs: GENERAL_REGS:0 MEM:8000
  r159 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:12000 VFP_LO_REGS:12000 ALL_REGS:12000 MEM:8000
  r157 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:24000 VFP_LO_REGS:24000 ALL_REGS:24000 MEM:16000
  r155 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:12000 VFP_LO_REGS:12000 ALL_REGS:12000 MEM:8000
  r153 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:24000 VFP_LO_REGS:24000 ALL_REGS:24000 MEM:16000
  r151 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:24000 VFP_LO_REGS:24000 ALL_REGS:24000 MEM:16000
  r149 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:24000 VFP_LO_REGS:24000 ALL_REGS:24000 MEM:16000
  r148 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:24000 VFP_LO_REGS:24000 ALL_REGS:24000 MEM:16000
  r147 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:24000 VFP_LO_REGS:24000 ALL_REGS:24000 MEM:16000
  r146 costs: LO_REGS:0 HI_REGS:1600 CALLER_SAVE_REGS:1600 EVEN_REG:1600 GENERAL_REGS:1600 VFP_D0_D7_REGS:69960 VFP_LO_REGS:69960 ALL_REGS:69960 MEM:46640
  r145 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:38985 VFP_LO_REGS:38985 ALL_REGS:38985 MEM:25990
  r144 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:49920 VFP_LO_REGS:49920 ALL_REGS:34920 MEM:33280
  r143 costs: LO_REGS:0 HI_REGS:3200 CALLER_SAVE_REGS:3200 EVEN_REG:3200 GENERAL_REGS:3200 VFP_D0_D7_REGS:24000 VFP_LO_REGS:24000 ALL_REGS:24000 MEM:16000
  r142 costs: LO_REGS:0 HI_REGS:1600 CALLER_SAVE_REGS:1600 EVEN_REG:1600 GENERAL_REGS:1600 VFP_D0_D7_REGS:24000 VFP_LO_REGS:24000 ALL_REGS:24000 MEM:16000
  r140 costs: LO_REGS:0 HI_REGS:1600 CALLER_SAVE_REGS:1600 EVEN_REG:1600 GENERAL_REGS:1600 VFP_D0_D7_REGS:24000 VFP_LO_REGS:24000 ALL_REGS:24000 MEM:16000
  r137 costs: LO_REGS:0 HI_REGS:1600 CALLER_SAVE_REGS:1600 EVEN_REG:1600 GENERAL_REGS:1600 VFP_D0_D7_REGS:24000 VFP_LO_REGS:24000 ALL_REGS:24000 MEM:16000
  r136 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r135 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r133 costs: LO_REGS:0 HI_REGS:800 CALLER_SAVE_REGS:800 EVEN_REG:800 GENERAL_REGS:800 VFP_D0_D7_REGS:12000 VFP_LO_REGS:12000 ALL_REGS:12000 MEM:8000
  r131 costs: LO_REGS:0 HI_REGS:1600 CALLER_SAVE_REGS:1600 EVEN_REG:1600 GENERAL_REGS:1600 VFP_D0_D7_REGS:24000 VFP_LO_REGS:24000 ALL_REGS:24000 MEM:16000
  r130 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r129 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r127 costs: LO_REGS:0 HI_REGS:800 CALLER_SAVE_REGS:800 EVEN_REG:800 GENERAL_REGS:800 VFP_D0_D7_REGS:12000 VFP_LO_REGS:12000 ALL_REGS:12000 MEM:8000
  r125 costs: LO_REGS:0 HI_REGS:1600 CALLER_SAVE_REGS:1600 EVEN_REG:1600 GENERAL_REGS:1600 VFP_D0_D7_REGS:24000 VFP_LO_REGS:24000 ALL_REGS:24000 MEM:16000
  r124 costs: LO_REGS:0 HI_REGS:800 CALLER_SAVE_REGS:800 EVEN_REG:800 GENERAL_REGS:800 VFP_D0_D7_REGS:12000 VFP_LO_REGS:12000 ALL_REGS:12000 MEM:8000
  r123 costs: LO_REGS:0 HI_REGS:800 CALLER_SAVE_REGS:800 EVEN_REG:800 GENERAL_REGS:800 VFP_D0_D7_REGS:12000 VFP_LO_REGS:12000 ALL_REGS:12000 MEM:8000
  r121 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r120 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r119 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r118 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r117 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r116 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r115 costs: LO_REGS:0 HI_REGS:1600 CALLER_SAVE_REGS:1600 EVEN_REG:1600 GENERAL_REGS:1600 VFP_D0_D7_REGS:156000 VFP_LO_REGS:156000 ALL_REGS:156000 MEM:104000
  r114 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r113 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000

;;   ======================================================
;;   -- basic block 2 from 201 to 17 -- before reload
;;   ======================================================

;;	  0--> b  0: i  12 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  13 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  14 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  15 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  16 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 202 r171=r1                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i 201 r170=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  2--> b  0: i   3 r146=r171                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i   2 r145=r170                               :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i  17 {pc={(leu(r146,0xc))?[r146*0x4+L18]:L200};clobber cc;clobber scratch;use L18;}:cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 12
;;   new tail = 17

;;   ======================================================
;;   -- basic block 3 from 23 to 203 -- before reload
;;   ======================================================

;;	  0--> b  0: i  23 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  24 r115=[r145]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  25 r113=[r115+0xc]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  26 r114=r113&0xfffffffffffffffd            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  27 [r115+0xc]=r114                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  28 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  29 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  30 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 203 pc=L67                                  :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 6
;;   new head = 23
;;   new tail = 203

;;   ======================================================
;;   -- basic block 4 from 35 to 205 -- before reload
;;   ======================================================

;;	  0--> b  0: i  35 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  36 r115=[r145]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  37 r116=[r115+0xc]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  38 r117=r116&0xfffffffffffffffb            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  39 [r115+0xc]=r117                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  40 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  41 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  42 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 205 pc=L67                                  :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 6
;;   new head = 35
;;   new tail = 205

;;   ======================================================
;;   -- basic block 5 from 47 to 207 -- before reload
;;   ======================================================

;;	  0--> b  0: i  47 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  48 r115=[r145]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  49 r118=[r115+0xc]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  50 r119=r118&0xfffffffffffffff7            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  51 [r115+0xc]=r119                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  52 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  53 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  54 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 207 pc=L67                                  :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 6
;;   new head = 47
;;   new tail = 207

;;   ======================================================
;;   -- basic block 6 from 59 to 66 -- before reload
;;   ======================================================

;;	  0--> b  0: i  59 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  60 r115=[r145]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  61 r120=[r115+0xc]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  62 r121=r120&0xffffffffffffffef            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  63 [r115+0xc]=r121                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  64 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  65 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  66 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 59
;;   new tail = 66

;;   ======================================================
;;   -- basic block 7 from 69 to 100 -- before reload
;;   ======================================================

;;	  0--> b  0: i  69 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  70 loc [r145]                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  71 loc D#17                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  72 loc r146                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  73 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  74 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  75 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  76 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  77 loc 0x4<<r146&0x1f                      :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  78 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  79 r140=[r115+0x20]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  80 r147=r146&0x1f                          :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  81 r149=0x4                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  82 r148=r149<<r147                         :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  84 r142=~r148&r140                         :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  85 [r115+0x20]=r142                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  86 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  87 r143=[r115+0x20]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  88 [r115+0x20]=r143                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  89 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  90 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  91 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  92 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  93 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  94 r137=[r115+0x20]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  95 loc r137                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  96 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  97 r151=0x4444                             :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  99 {cc=cmp(r137&r151,0);clobber scratch;}  :cortex_m4_ex:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	 11--> b  0: i 100 pc={(cc!=0)?L106:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 11
;;   new head = 69
;;   new tail = 100

;;   ======================================================
;;   -- basic block 8 from 102 to 105 -- before reload
;;   ======================================================

;;	  0--> b  0: i 102 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 103 r123=[r115+0xc]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 104 r124=r123&0xffffffffffffff7f            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 105 [r115+0xc]=r124                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 102
;;   new tail = 105

;;   ======================================================
;;   -- basic block 9 from 108 to 114 -- before reload
;;   ======================================================

;;	  0--> b  0: i 108 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 109 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 110 r125=[r115+0x20]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 111 r153=0x1111                             :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 113 {cc=cmp(r125&r153,0);clobber scratch;}  :cortex_m4_ex:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 114 pc={(cc!=0)?L127:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 108
;;   new tail = 114

;;   ======================================================
;;   -- basic block 10 from 116 to 121 -- before reload
;;   ======================================================

;;	  0--> b  0: i 116 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 117 r127=[r115+0x20]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 118 r155=0x4444                             :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 120 {cc=cmp(r127&r155,0);clobber scratch;}  :cortex_m4_ex:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 121 pc={(cc!=0)?L127:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 116
;;   new tail = 121

;;   ======================================================
;;   -- basic block 11 from 123 to 126 -- before reload
;;   ======================================================

;;	  0--> b  0: i 123 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 124 r129=[r115+0x44]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 125 r130=r129&0xffffffffffff7fff            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 126 [r115+0x44]=r130                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 123
;;   new tail = 126

;;   ======================================================
;;   -- basic block 12 from 129 to 136 -- before reload
;;   ======================================================

;;	  0--> b  0: i 129 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 130 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 131 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 132 r131=[r115+0x20]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 133 r157=0x1111                             :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 135 {cc=cmp(r131&r157,0);clobber scratch;}  :cortex_m4_ex:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 136 pc={(cc!=0)?L149:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 129
;;   new tail = 136

;;   ======================================================
;;   -- basic block 13 from 138 to 143 -- before reload
;;   ======================================================

;;	  0--> b  0: i 138 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 139 r133=[r115+0x20]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 140 r159=0x4444                             :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 142 {cc=cmp(r133&r159,0);clobber scratch;}  :cortex_m4_ex:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 143 pc={(cc!=0)?L149:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 138
;;   new tail = 143

;;   ======================================================
;;   -- basic block 14 from 145 to 148 -- before reload
;;   ======================================================

;;	  0--> b  0: i 145 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 146 r135=[r115]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 147 r136=r135&0xfffffffffffffffe            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 148 [r115]=r136                             :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 145
;;   new tail = 148

;;   ======================================================
;;   -- basic block 15 from 151 to 154 -- before reload
;;   ======================================================

;;	  0--> b  0: i 151 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 152 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 154 {pc={(r146!=0)?L161:pc};clobber cc;}    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 151
;;   new tail = 154

;;   ======================================================
;;   -- basic block 16 from 156 to 209 -- before reload
;;   ======================================================

;;	  0--> b  0: i 156 r161=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 158 [r145+0x44]=r161#0                      :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  2--> b  0: i   6 r144=r146                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 209 pc=L186                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 156
;;   new tail = 209

;;   ======================================================
;;   -- basic block 17 from 163 to 164 -- before reload
;;   ======================================================

;;	  0--> b  0: i 163 cc=cmp(r146,0x4)                        :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 164 pc={(cc!=0)?L171:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 163
;;   new tail = 164

;;   ======================================================
;;   -- basic block 18 from 166 to 211 -- before reload
;;   ======================================================

;;	  0--> b  0: i 166 r163=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 168 [r145+0x45]=r163#0                      :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  2--> b  0: i   8 r144=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 211 pc=L186                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 166
;;   new tail = 211

;;   ======================================================
;;   -- basic block 19 from 173 to 174 -- before reload
;;   ======================================================

;;	  0--> b  0: i 173 cc=cmp(r146,0x8)                        :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 174 pc={(cc!=0)?L181:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 173
;;   new tail = 174

;;   ======================================================
;;   -- basic block 20 from 176 to 213 -- before reload
;;   ======================================================

;;	  0--> b  0: i 176 r165=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 178 [r145+0x46]=r165#0                      :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  2--> b  0: i   5 r144=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 213 pc=L186                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 176
;;   new tail = 213

;;   ======================================================
;;   -- basic block 21 from 183 to 215 -- before reload
;;   ======================================================

;;	  0--> b  0: i 183 r167=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 185 [r145+0x47]=r167#0                      :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  2--> b  0: i   7 r144=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 215 pc=L186                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 183
;;   new tail = 215

;;   ======================================================
;;   -- basic block 22 from 9 to 9 -- before reload
;;   ======================================================

;;	  0--> b  0: i   9 r144=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 9
;;   new tail = 9

;;   ======================================================
;;   -- basic block 23 from 188 to 195 -- before reload
;;   ======================================================

;;	  0--> b  0: i 188 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 189 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 194 r0=r144                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 195 use r0                                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 188
;;   new tail = 195


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_OCN_Stop_IT

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,23u} r13={1d,23u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={9d,7u} r102={1d,23u} r103={1d,22u} r113={1d,1u} r114={1d,1u} r115={4d,23u} r116={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r123={1d,1u} r124={1d,1u} r125={1d,1u} r127={1d,1u} r129={1d,1u} r130={1d,1u} r131={1d,1u} r133={1d,1u} r135={1d,1u} r136={1d,1u} r137={1d,2u} r140={1d,1u} r142={1d,1u} r143={1d,1u} r144={5d,1u} r145={1d,9u} r146={1d,9u} r147={1d,1u,1e} r148={1d,1u} r149={1d,1u} r151={1d,1u} r153={1d,1u} r155={1d,1u} r157={1d,1u} r159={1d,1u} r161={1d,1u} r163={1d,1u} r165={1d,1u} r167={1d,1u} r170={1d,1u} r171={1d,1u} 
;;    total ref usage 264{82d,181u,1e} in 138{138 regular + 0 call} insns.
(note 1 0 10 NOTE_INSN_DELETED)
(note 10 1 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 4 10 12 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 12 4 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":826:3 -1
     (nil))
(debug_insn 13 12 14 2 (var_location:QI status (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":826:21 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":827:3 -1
     (nil))
(debug_insn 15 14 16 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":830:3 -1
     (nil))
(debug_insn 16 15 202 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":832:3 -1
     (nil))
(insn 202 16 201 2 (set (reg:SI 171)
        (reg:SI 1 r1 [ Channel ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":825:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ Channel ])
        (nil)))
(insn 201 202 3 2 (set (reg:SI 170)
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":825:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(insn 3 201 2 2 (set (reg/v:SI 146 [ Channel ])
        (reg:SI 171)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":825:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 171)
        (nil)))
(insn 2 3 17 2 (set (reg/v/f:SI 145 [ htim ])
        (reg:SI 170)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":825:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 170)
        (nil)))
(jump_insn 17 2 18 2 (parallel [
            (set (pc)
                (if_then_else (leu (reg/v:SI 146 [ Channel ])
                        (const_int 12 [0xc]))
                    (mem/u/c:SI (plus:SI (mult:SI (reg/v:SI 146 [ Channel ])
                                (const_int 4 [0x4]))
                            (label_ref:SI 18)) [0  S4 A32])
                    (label_ref:SI 200)))
            (clobber (reg:CC 100 cc))
            (clobber (scratch:SI))
            (use (label_ref:SI 18))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":832:3 1007 {*thumb2_casesi_internal}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (insn_list:REG_LABEL_TARGET 200 (insn_list:REG_LABEL_TARGET 186 (nil))))
 -> 18)
(code_label 18 17 19 185 (nil) [2 uses])
(jump_table_data 19 18 20 (addr_diff_vec:SI (label_ref:SI 18)
         [
            (label_ref:SI 21)
            (label_ref:SI 200)
            (label_ref:SI 200)
            (label_ref:SI 200)
            (label_ref:SI 33)
            (label_ref:SI 200)
            (label_ref:SI 200)
            (label_ref:SI 200)
            (label_ref:SI 45)
            (label_ref:SI 200)
            (label_ref:SI 200)
            (label_ref:SI 200)
            (label_ref:SI 57)
        ]
        (const_int 0 [0])
        (const_int 0 [0])))
(barrier 20 19 21)
(code_label 21 20 22 3 188 (nil) [1 uses])
(note 22 21 23 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 23 22 24 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":837:7 -1
     (nil))
(insn 24 23 25 3 (set (reg/f:SI 115 [ _4 ])
        (mem/f:SI (reg/v/f:SI 145 [ htim ]) [3 htim_35(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":837:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 25 24 26 3 (set (reg:SI 113 [ _2 ])
        (mem/v:SI (plus:SI (reg/f:SI 115 [ _4 ])
                (const_int 12 [0xc])) [1 _1->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":837:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 26 25 27 3 (set (reg:SI 114 [ _3 ])
        (and:SI (reg:SI 113 [ _2 ])
            (const_int -3 [0xfffffffffffffffd]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":837:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _2 ])
        (nil)))
(insn 27 26 28 3 (set (mem/v:SI (plus:SI (reg/f:SI 115 [ _4 ])
                (const_int 12 [0xc])) [1 _1->DIER+0 S4 A32])
        (reg:SI 114 [ _3 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":837:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 114 [ _3 ])
        (nil)))
(debug_insn 28 27 29 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":838:7 -1
     (nil))
(debug_insn 29 28 30 3 (var_location:QI status (const_int 0 [0])) -1
     (nil))
(debug_insn 30 29 203 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":867:3 -1
     (nil))
(jump_insn 203 30 204 3 (set (pc)
        (label_ref 67)) 284 {*arm_jump}
     (nil)
 -> 67)
(barrier 204 203 33)
(code_label 33 204 34 4 187 (nil) [1 uses])
(note 34 33 35 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 35 34 36 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":844:7 -1
     (nil))
(insn 36 35 37 4 (set (reg/f:SI 115 [ _4 ])
        (mem/f:SI (reg/v/f:SI 145 [ htim ]) [3 htim_35(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":844:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 37 36 38 4 (set (reg:SI 116 [ _5 ])
        (mem/v:SI (plus:SI (reg/f:SI 115 [ _4 ])
                (const_int 12 [0xc])) [1 _4->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":844:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 38 37 39 4 (set (reg:SI 117 [ _6 ])
        (and:SI (reg:SI 116 [ _5 ])
            (const_int -5 [0xfffffffffffffffb]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":844:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 116 [ _5 ])
        (nil)))
(insn 39 38 40 4 (set (mem/v:SI (plus:SI (reg/f:SI 115 [ _4 ])
                (const_int 12 [0xc])) [1 _4->DIER+0 S4 A32])
        (reg:SI 117 [ _6 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":844:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 117 [ _6 ])
        (nil)))
(debug_insn 40 39 41 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":845:7 -1
     (nil))
(debug_insn 41 40 42 4 (var_location:QI status (const_int 0 [0])) -1
     (nil))
(debug_insn 42 41 205 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":867:3 -1
     (nil))
(jump_insn 205 42 206 4 (set (pc)
        (label_ref 67)) 284 {*arm_jump}
     (nil)
 -> 67)
(barrier 206 205 45)
(code_label 45 206 46 5 186 (nil) [1 uses])
(note 46 45 47 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 47 46 48 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":851:7 -1
     (nil))
(insn 48 47 49 5 (set (reg/f:SI 115 [ _4 ])
        (mem/f:SI (reg/v/f:SI 145 [ htim ]) [3 htim_35(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":851:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 49 48 50 5 (set (reg:SI 118 [ _8 ])
        (mem/v:SI (plus:SI (reg/f:SI 115 [ _4 ])
                (const_int 12 [0xc])) [1 _7->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":851:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 50 49 51 5 (set (reg:SI 119 [ _9 ])
        (and:SI (reg:SI 118 [ _8 ])
            (const_int -9 [0xfffffffffffffff7]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":851:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 118 [ _8 ])
        (nil)))
(insn 51 50 52 5 (set (mem/v:SI (plus:SI (reg/f:SI 115 [ _4 ])
                (const_int 12 [0xc])) [1 _7->DIER+0 S4 A32])
        (reg:SI 119 [ _9 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":851:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 119 [ _9 ])
        (nil)))
(debug_insn 52 51 53 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":852:7 -1
     (nil))
(debug_insn 53 52 54 5 (var_location:QI status (const_int 0 [0])) -1
     (nil))
(debug_insn 54 53 207 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":867:3 -1
     (nil))
(jump_insn 207 54 208 5 (set (pc)
        (label_ref 67)) 284 {*arm_jump}
     (nil)
 -> 67)
(barrier 208 207 57)
(code_label 57 208 58 6 184 (nil) [1 uses])
(note 58 57 59 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 59 58 60 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":858:7 -1
     (nil))
(insn 60 59 61 6 (set (reg/f:SI 115 [ _4 ])
        (mem/f:SI (reg/v/f:SI 145 [ htim ]) [3 htim_35(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":858:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 61 60 62 6 (set (reg:SI 120 [ _11 ])
        (mem/v:SI (plus:SI (reg/f:SI 115 [ _4 ])
                (const_int 12 [0xc])) [1 _10->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":858:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 62 61 63 6 (set (reg:SI 121 [ _12 ])
        (and:SI (reg:SI 120 [ _11 ])
            (const_int -17 [0xffffffffffffffef]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":858:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 120 [ _11 ])
        (nil)))
(insn 63 62 64 6 (set (mem/v:SI (plus:SI (reg/f:SI 115 [ _4 ])
                (const_int 12 [0xc])) [1 _10->DIER+0 S4 A32])
        (reg:SI 121 [ _12 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":858:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 121 [ _12 ])
        (nil)))
(debug_insn 64 63 65 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":859:7 -1
     (nil))
(debug_insn 65 64 66 6 (var_location:QI status (const_int 0 [0])) -1
     (nil))
(debug_insn 66 65 67 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":867:3 -1
     (nil))
(code_label 67 66 68 7 189 (nil) [3 uses])
(note 68 67 83 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(note 83 68 98 7 NOTE_INSN_DELETED)
(note 98 83 69 7 NOTE_INSN_DELETED)
(debug_insn 69 98 70 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":870:5 -1
     (nil))
(debug_insn 70 69 71 7 (var_location:SI D#17 (mem/f:SI (reg/v/f:SI 145 [ htim ]) [3 htim_35(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":870:5 -1
     (nil))
(debug_insn 71 70 72 7 (var_location:SI TIMx (debug_expr:SI D#17)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":870:5 -1
     (nil))
(debug_insn 72 71 73 7 (var_location:SI Channel (reg/v:SI 146 [ Channel ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":870:5 -1
     (nil))
(debug_insn 73 72 74 7 (var_location:SI ChannelNState (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":870:5 -1
     (nil))
(debug_insn 74 73 75 7 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3678:13 -1
     (nil))
(debug_insn 75 74 76 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3680:3 -1
     (nil))
(debug_insn 76 75 77 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:3 -1
     (nil))
(debug_insn 77 76 78 7 (var_location:SI tmp (ashift:SI (const_int 4 [0x4])
        (and:SI (reg/v:SI 146 [ Channel ])
            (const_int 31 [0x1f])))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 -1
     (nil))
(debug_insn 78 77 79 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:3 -1
     (nil))
(insn 79 78 80 7 (set (reg:SI 140 [ _52 ])
        (mem/v:SI (plus:SI (reg/f:SI 115 [ _4 ])
                (const_int 32 [0x20])) [1 prephitmp_70->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 80 79 81 7 (set (reg:SI 147)
        (and:SI (reg/v:SI 146 [ Channel ])
            (const_int 31 [0x1f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:36 90 {*arm_andsi3_insn}
     (nil))
(insn 81 80 82 7 (set (reg:SI 149)
        (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 82 81 84 7 (set (reg:SI 148 [ tmp ])
        (ashift:SI (reg:SI 149)
            (reg:SI 147))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 149)
        (expr_list:REG_DEAD (reg:SI 147)
            (expr_list:REG_EQUAL (ashift:SI (const_int 4 [0x4])
                    (reg:SI 147))
                (nil)))))
(insn 84 82 85 7 (set (reg:SI 142 [ _54 ])
        (and:SI (not:SI (reg:SI 148 [ tmp ]))
            (reg:SI 140 [ _52 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 100 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg:SI 148 [ tmp ])
        (expr_list:REG_DEAD (reg:SI 140 [ _52 ])
            (nil))))
(insn 85 84 86 7 (set (mem/v:SI (plus:SI (reg/f:SI 115 [ _4 ])
                (const_int 32 [0x20])) [1 prephitmp_70->CCER+0 S4 A32])
        (reg:SI 142 [ _54 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 142 [ _54 ])
        (nil)))
(debug_insn 86 85 87 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:3 -1
     (nil))
(insn 87 86 88 7 (set (reg:SI 143 [ _55 ])
        (mem/v:SI (plus:SI (reg/f:SI 115 [ _4 ])
                (const_int 32 [0x20])) [1 prephitmp_70->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 88 87 89 7 (set (mem/v:SI (plus:SI (reg/f:SI 115 [ _4 ])
                (const_int 32 [0x20])) [1 prephitmp_70->CCER+0 S4 A32])
        (reg:SI 143 [ _55 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 143 [ _55 ])
        (nil)))
(debug_insn 89 88 90 7 (var_location:SI TIMx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":870:5 -1
     (nil))
(debug_insn 90 89 91 7 (var_location:SI Channel (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":870:5 -1
     (nil))
(debug_insn 91 90 92 7 (var_location:SI ChannelNState (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":870:5 -1
     (nil))
(debug_insn 92 91 93 7 (var_location:SI tmp (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":870:5 -1
     (nil))
(debug_insn 93 92 94 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":873:5 -1
     (nil))
(insn 94 93 95 7 (set (reg/v:SI 137 [ tmpccer ])
        (mem/v:SI (plus:SI (reg/f:SI 115 [ _4 ])
                (const_int 32 [0x20])) [1 prephitmp_70->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":873:13 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 95 94 96 7 (var_location:SI tmpccer (reg/v:SI 137 [ tmpccer ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":873:13 -1
     (nil))
(debug_insn 96 95 97 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":874:5 -1
     (nil))
(insn 97 96 99 7 (set (reg:SI 151)
        (const_int 17476 [0x4444])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":874:18 728 {*thumb2_movsi_vfp}
     (nil))
(insn 99 97 100 7 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg/v:SI 137 [ tmpccer ])
                        (reg:SI 151))
                    (const_int 0 [0])))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":874:8 92 {*andsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 151)
        (expr_list:REG_DEAD (reg/v:SI 137 [ tmpccer ])
            (nil))))
(jump_insn 100 99 101 7 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 106)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":874:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 106)
(note 101 100 102 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 102 101 103 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":876:7 -1
     (nil))
(insn 103 102 104 8 (set (reg:SI 123 [ _15 ])
        (mem/v:SI (plus:SI (reg/f:SI 115 [ _4 ])
                (const_int 12 [0xc])) [1 prephitmp_70->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":876:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 104 103 105 8 (set (reg:SI 124 [ _16 ])
        (and:SI (reg:SI 123 [ _15 ])
            (const_int -129 [0xffffffffffffff7f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":876:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 123 [ _15 ])
        (nil)))
(insn 105 104 106 8 (set (mem/v:SI (plus:SI (reg/f:SI 115 [ _4 ])
                (const_int 12 [0xc])) [1 prephitmp_70->DIER+0 S4 A32])
        (reg:SI 124 [ _16 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":876:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 124 [ _16 ])
        (nil)))
(code_label 106 105 107 9 190 (nil) [1 uses])
(note 107 106 112 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(note 112 107 108 9 NOTE_INSN_DELETED)
(debug_insn 108 112 109 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":880:5 -1
     (nil))
(debug_insn 109 108 110 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":880:5 -1
     (nil))
(insn 110 109 111 9 (set (reg:SI 125 [ _17 ])
        (mem/v:SI (plus:SI (reg/f:SI 115 [ _4 ])
                (const_int 32 [0x20])) [1 prephitmp_70->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":880:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 111 110 113 9 (set (reg:SI 153)
        (const_int 4369 [0x1111])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":880:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 113 111 114 9 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 125 [ _17 ])
                        (reg:SI 153))
                    (const_int 0 [0])))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":880:5 92 {*andsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 153)
        (expr_list:REG_DEAD (reg:SI 125 [ _17 ])
            (nil))))
(jump_insn 114 113 115 9 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 127)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":880:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 127)
(note 115 114 119 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(note 119 115 116 10 NOTE_INSN_DELETED)
(debug_insn 116 119 117 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":880:5 -1
     (nil))
(insn 117 116 118 10 (set (reg:SI 127 [ _19 ])
        (mem/v:SI (plus:SI (reg/f:SI 115 [ _4 ])
                (const_int 32 [0x20])) [1 prephitmp_70->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":880:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 118 117 120 10 (set (reg:SI 155)
        (const_int 17476 [0x4444])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":880:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 120 118 121 10 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 127 [ _19 ])
                        (reg:SI 155))
                    (const_int 0 [0])))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":880:5 92 {*andsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 155)
        (expr_list:REG_DEAD (reg:SI 127 [ _19 ])
            (nil))))
(jump_insn 121 120 122 10 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 127)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":880:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 127)
(note 122 121 123 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(debug_insn 123 122 124 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":880:5 -1
     (nil))
(insn 124 123 125 11 (set (reg:SI 129 [ _21 ])
        (mem/v:SI (plus:SI (reg/f:SI 115 [ _4 ])
                (const_int 68 [0x44])) [1 prephitmp_70->BDTR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":880:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 125 124 126 11 (set (reg:SI 130 [ _22 ])
        (and:SI (reg:SI 129 [ _21 ])
            (const_int -32769 [0xffffffffffff7fff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":880:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 129 [ _21 ])
        (nil)))
(insn 126 125 127 11 (set (mem/v:SI (plus:SI (reg/f:SI 115 [ _4 ])
                (const_int 68 [0x44])) [1 prephitmp_70->BDTR+0 S4 A32])
        (reg:SI 130 [ _22 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":880:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 130 [ _22 ])
        (nil)))
(code_label 127 126 128 12 191 (nil) [2 uses])
(note 128 127 134 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(note 134 128 129 12 NOTE_INSN_DELETED)
(debug_insn 129 134 130 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":880:5 -1
     (nil))
(debug_insn 130 129 131 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":883:5 -1
     (nil))
(debug_insn 131 130 132 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":883:5 -1
     (nil))
(insn 132 131 133 12 (set (reg:SI 131 [ _23 ])
        (mem/v:SI (plus:SI (reg/f:SI 115 [ _4 ])
                (const_int 32 [0x20])) [1 prephitmp_70->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":883:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 133 132 135 12 (set (reg:SI 157)
        (const_int 4369 [0x1111])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":883:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 135 133 136 12 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 131 [ _23 ])
                        (reg:SI 157))
                    (const_int 0 [0])))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":883:5 92 {*andsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 157)
        (expr_list:REG_DEAD (reg:SI 131 [ _23 ])
            (nil))))
(jump_insn 136 135 137 12 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 149)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":883:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 149)
(note 137 136 141 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(note 141 137 138 13 NOTE_INSN_DELETED)
(debug_insn 138 141 139 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":883:5 -1
     (nil))
(insn 139 138 140 13 (set (reg:SI 133 [ _25 ])
        (mem/v:SI (plus:SI (reg/f:SI 115 [ _4 ])
                (const_int 32 [0x20])) [1 prephitmp_70->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":883:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 140 139 142 13 (set (reg:SI 159)
        (const_int 17476 [0x4444])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":883:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 142 140 143 13 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 133 [ _25 ])
                        (reg:SI 159))
                    (const_int 0 [0])))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":883:5 92 {*andsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 159)
        (expr_list:REG_DEAD (reg:SI 133 [ _25 ])
            (nil))))
(jump_insn 143 142 144 13 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 149)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":883:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 149)
(note 144 143 145 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(debug_insn 145 144 146 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":883:5 -1
     (nil))
(insn 146 145 147 14 (set (reg:SI 135 [ _27 ])
        (mem/v:SI (reg/f:SI 115 [ _4 ]) [1 prephitmp_70->CR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":883:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 147 146 148 14 (set (reg:SI 136 [ _28 ])
        (and:SI (reg:SI 135 [ _27 ])
            (const_int -2 [0xfffffffffffffffe]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":883:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 135 [ _27 ])
        (nil)))
(insn 148 147 149 14 (set (mem/v:SI (reg/f:SI 115 [ _4 ]) [1 prephitmp_70->CR1+0 S4 A32])
        (reg:SI 136 [ _28 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":883:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 136 [ _28 ])
        (expr_list:REG_DEAD (reg/f:SI 115 [ _4 ])
            (nil))))
(code_label 149 148 150 15 192 (nil) [2 uses])
(note 150 149 153 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(note 153 150 151 15 NOTE_INSN_DELETED)
(debug_insn 151 153 152 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":883:5 -1
     (nil))
(debug_insn 152 151 154 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":886:5 -1
     (nil))
(jump_insn 154 152 155 15 (parallel [
            (set (pc)
                (if_then_else (ne (reg/v:SI 146 [ Channel ])
                        (const_int 0 [0]))
                    (label_ref 161)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":886:5 1025 {*thumb2_cbnz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 161)
(note 155 154 156 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 156 155 158 16 (set (reg:SI 161)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":886:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 158 156 6 16 (set (mem/v:QI (plus:SI (reg/v/f:SI 145 [ htim ])
                (const_int 68 [0x44])) [0 htim_35(D)->ChannelNState[0]+0 S1 A32])
        (subreg:QI (reg:SI 161) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":886:5 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 161)
        (expr_list:REG_DEAD (reg/v/f:SI 145 [ htim ])
            (nil))))
(insn 6 158 209 16 (set (reg/v:SI 144 [ <retval> ])
        (reg/v:SI 146 [ Channel ])) 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 146 [ Channel ])
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
(jump_insn 209 6 210 16 (set (pc)
        (label_ref 186)) 284 {*arm_jump}
     (nil)
 -> 186)
(barrier 210 209 161)
(code_label 161 210 162 17 193 (nil) [1 uses])
(note 162 161 163 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 163 162 164 17 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 146 [ Channel ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":886:5 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 164 163 165 17 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 171)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":886:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 171)
(note 165 164 166 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 166 165 168 18 (set (reg:SI 163)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":886:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 168 166 8 18 (set (mem/v:QI (plus:SI (reg/v/f:SI 145 [ htim ])
                (const_int 69 [0x45])) [0 htim_35(D)->ChannelNState[1]+0 S1 A8])
        (subreg:QI (reg:SI 163) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":886:5 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 163)
        (expr_list:REG_DEAD (reg/v/f:SI 145 [ htim ])
            (nil))))
(insn 8 168 211 18 (set (reg/v:SI 144 [ <retval> ])
        (const_int 0 [0])) 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 211 8 212 18 (set (pc)
        (label_ref 186)) 284 {*arm_jump}
     (nil)
 -> 186)
(barrier 212 211 171)
(code_label 171 212 172 19 194 (nil) [1 uses])
(note 172 171 173 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 173 172 174 19 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 146 [ Channel ])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":886:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 146 [ Channel ])
        (nil)))
(jump_insn 174 173 175 19 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 181)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":886:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 181)
(note 175 174 176 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 176 175 178 20 (set (reg:SI 165)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":886:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 178 176 5 20 (set (mem/v:QI (plus:SI (reg/v/f:SI 145 [ htim ])
                (const_int 70 [0x46])) [0 htim_35(D)->ChannelNState[2]+0 S1 A16])
        (subreg:QI (reg:SI 165) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":886:5 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 165)
        (expr_list:REG_DEAD (reg/v/f:SI 145 [ htim ])
            (nil))))
(insn 5 178 213 20 (set (reg/v:SI 144 [ <retval> ])
        (const_int 0 [0])) 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 213 5 214 20 (set (pc)
        (label_ref 186)) 284 {*arm_jump}
     (nil)
 -> 186)
(barrier 214 213 181)
(code_label 181 214 182 21 195 (nil) [1 uses])
(note 182 181 183 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(insn 183 182 185 21 (set (reg:SI 167)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":886:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 185 183 7 21 (set (mem/v:QI (plus:SI (reg/v/f:SI 145 [ htim ])
                (const_int 71 [0x47])) [0 htim_35(D)->ChannelNState[3]+0 S1 A8])
        (subreg:QI (reg:SI 167) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":886:5 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 167)
        (expr_list:REG_DEAD (reg/v/f:SI 145 [ htim ])
            (nil))))
(insn 7 185 215 21 (set (reg/v:SI 144 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":886:5 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 215 7 216 21 (set (pc)
        (label_ref 186)) 284 {*arm_jump}
     (nil)
 -> 186)
(barrier 216 215 200)
(code_label 200 216 199 22 196 (nil) [10 uses])
(note 199 200 9 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(insn 9 199 186 22 (set (reg/v:SI 144 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":832:3 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 186 9 187 23 183 (nil) [4 uses])
(note 187 186 188 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(debug_insn 188 187 189 23 (var_location:QI status (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 189 188 194 23 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":890:3 -1
     (nil))
(insn 194 189 195 23 (set (reg/i:SI 0 r0)
        (reg/v:SI 144 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":891:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 144 [ <retval> ])
        (nil)))
(insn 195 194 222 23 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":891:1 -1
     (nil))
(note 222 195 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_OCN_Start_DMA (HAL_TIMEx_OCN_Start_DMA, funcdef_no=343, decl_uid=9478, cgraph_uid=347, symbol_order=346)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 62 n_edges 98 count 62 (    1)


HAL_TIMEx_OCN_Start_DMA

Dataflow summary:
def_info->table_size = 510, use_info->table_size = 478
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={10d,12u} r1={9d,5u} r2={9d,5u} r3={9d,5u} r7={1d,61u} r12={8d} r13={1d,65u} r14={5d} r15={4d} r16={5d} r17={5d} r18={5d} r19={5d} r20={5d} r21={5d} r22={5d} r23={5d} r24={5d} r25={5d} r26={5d} r27={5d} r28={5d} r29={5d} r30={5d} r31={5d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r53={4d} r54={4d} r55={4d} r56={4d} r57={4d} r58={4d} r59={4d} r60={4d} r61={4d} r62={4d} r63={4d} r64={4d} r65={4d} r66={4d} r67={4d} r68={4d} r69={4d} r70={4d} r71={4d} r72={4d} r73={4d} r74={4d} r75={4d} r76={4d} r77={4d} r78={4d} r79={4d} r80={4d} r81={4d} r82={4d} r83={4d} r84={4d} r85={4d} r86={4d} r87={4d} r88={4d} r89={4d} r90={4d} r91={4d} r92={4d} r93={4d} r94={4d} r95={4d} r96={4d} r97={4d} r98={4d} r99={4d} r100={43d,19u} r101={4d} r102={1d,61u} r103={1d,60u} r104={4d} r105={4d} r106={4d} r120={1d,4u} r127={1d,1u} r128={1d,1u} r129={1d,4u} r136={4d,27u,7e} r137={1d,1u} r138={1d,1u} r139={1d,4u} r146={1d,1u} r147={1d,1u} r148={1d,4u} r155={1d,1u} r156={1d,1u} r157={1d,1u} r158={1d,1u} r159={1d,1u} r160={1d,1u} r161={1d,1u} r162={1d,1u} r163={1d,1u} r164={3d,1u} r165={2d,1u} r166={2d,4u} r168={1d,3u} r169={1d,1u} r171={1d,1u} r172={1d,1u} r173={1d,1u} r174={8d,1u} r175={1d,24u} r176={1d,12u} r177={1d,7u} r178={1d,6u} r181={1d,2u} r184={1d,1u} r189={1d,1u} r194={1d,1u} r199={1d,1u} r204={1d,1u} r209={1d,1u} r212={1d,1u} r213={1d,1u} r215={1d,1u} r217={1d,1u} r219={1d,1u} r221={1d,1u} r222={1d,1u} r223={1d,1u} r225={1d,1u} r227={1d,1u} r228={1d,1u} r229={1d,1u} r231={1d,1u} r233={1d,1u} r234={1d,1u} r235={1d,1u} r237={1d,1u} r239={1d,1u} r240={1d,1u} r241={1d,1u} r243={1d,1u} r245={1d,1u,1e} r246={1d,1u} r248={1d,1u} r249={1d,1u} r250={1d,1u} r251={1d,1u} r252={1d,1u} r253={1d,1u} r254={1d,1u} r257={1d,1u} r258={1d,2u} r259={1d,1u} r260={1d,1u} r261={1d,1u} r262={1d,1u} r263={1d,1u} r264={1d,1u} 
;;    total ref usage 966{497d,461u,8e} in 286{282 regular + 4 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d9(0){ }d18(1){ }d27(2){ }d36(3){ }d37(7){ }d46(13){ }d51(14){ }d60(16){ }d65(17){ }d70(18){ }d75(19){ }d80(20){ }d85(21){ }d90(22){ }d95(23){ }d100(24){ }d105(25){ }d110(26){ }d115(27){ }d120(28){ }d125(29){ }d130(30){ }d135(31){ }d391(102){ }d392(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 3 5 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 175 176 177 178 257 258 259 260
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 175 176 177 178 257 258 259 260
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178

( 2 )->[3]->( 4 11 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u11(7){ }u12(13){ }u13(102){ }u14(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175
;; lr  def 	 100 [cc] 174 181
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  gen 	 100 [cc] 174 181
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 174 175 176 177 178
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 174 175 176 177 178

( 3 )->[4]->( 61 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 174
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 174
;; live  out 	

( 2 )->[5]->( 6 7 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u19(7){ }u20(13){ }u21(102){ }u22(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178

( 5 )->[6]->( 59 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u25(7){ }u26(13){ }u27(102){ }u28(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175
;; lr  def 	 100 [cc] 164 184
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  gen 	 164 184
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 164 175 176 177 178
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 164 175 176 177 178

( 5 )->[7]->( 8 9 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u34(7){ }u35(13){ }u36(102){ }u37(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178

( 7 )->[8]->( 59 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u40(7){ }u41(13){ }u42(102){ }u43(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175
;; lr  def 	 100 [cc] 164 189
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  gen 	 164 189
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 164 175 176 177 178
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 164 175 176 177 178

( 7 )->[9]->( 59 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u49(7){ }u50(13){ }u51(102){ }u52(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175
;; lr  def 	 100 [cc] 164 194
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  gen 	 164 194
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 164 175 176 177 178
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 164 175 176 177 178

( 59 )->[10]->( 11 12 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u58(7){ }u59(13){ }u60(102){ }u61(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  gen 	
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178

( 10 3 )->[11]->( 57 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u64(7){ }u65(13){ }u66(102){ }u67(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175
;; lr  def 	 100 [cc] 165 199
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  gen 	 165 199
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 165 175 176 177 178
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 165 175 176 177 178

( 10 )->[12]->( 13 14 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u73(7){ }u74(13){ }u75(102){ }u76(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178

( 12 )->[13]->( 57 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u79(7){ }u80(13){ }u81(102){ }u82(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175
;; lr  def 	 100 [cc] 165 204
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  gen 	 165 204
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 165 175 176 177 178
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 165 175 176 177 178

( 12 )->[14]->( 15 17 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u88(7){ }u89(13){ }u90(102){ }u91(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178

( 14 )->[15]->( 55 16 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u94(7){ }u95(13){ }u96(102){ }u97(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175
;; lr  def 	 100 [cc] 209
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  gen 	 100 [cc] 209
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178

( 32 34 15 54 20 28 30 18 58 )->[16]->( 61 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u102(7){ }u103(13){ }u104(102){ }u105(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 174
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 174
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 174
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 174

( 14 )->[17]->( 52 18 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u106(7){ }u107(13){ }u108(102){ }u109(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175
;; lr  def 	 100 [cc] 212
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  gen 	 100 [cc] 212
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178

( 17 )->[18]->( 16 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	

( 57 )->[19]->( 20 21 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u114(7){ }u115(13){ }u116(102){ }u117(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 177
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  gen 	
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178

( 19 56 )->[20]->( 16 21 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u120(7){ }u121(13){ }u122(102){ }u123(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 178
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  gen 	
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178

( 19 20 )->[21]->( 22 23 )
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u126(7){ }u127(13){ }u128(102){ }u129(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  gen 	
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178

( 21 )->[22]->( 28 )
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u132(7){ }u133(13){ }u134(102){ }u135(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175
;; lr  def 	 213
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  gen 	 213
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178

( 21 )->[23]->( 24 25 )
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u138(7){ }u139(13){ }u140(102){ }u141(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178

( 23 )->[24]->( 30 )
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u144(7){ }u145(13){ }u146(102){ }u147(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175
;; lr  def 	 215
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  gen 	 215
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178

( 23 )->[25]->( 26 27 )
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u150(7){ }u151(13){ }u152(102){ }u153(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178

( 25 55 )->[26]->( 32 )
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u156(7){ }u157(13){ }u158(102){ }u159(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175
;; lr  def 	 217
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  gen 	 217
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178

( 25 52 53 )->[27]->( 48 28 30 32 34 )
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u162(7){ }u163(13){ }u164(102){ }u165(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176
;; lr  def 	 100 [cc] 219
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  gen 	 219
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178

( 27 22 )->[28]->( 16 29 )
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u170(7){ }u171(13){ }u172(102){ }u173(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 177 178
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 120 221 222 223 225 261
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 120 221 222 223 225 261
;; live  kill	 12 [ip] 14 [lr] 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176

( 28 )->[29]->( 36 )
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u195(7){ }u196(13){ }u197(102){ }u198(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175
;; lr  def 	 127 128 136
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176
;; live  gen 	 127 128 136
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136 176
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136 176

( 27 24 )->[30]->( 16 31 )
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u204(7){ }u205(13){ }u206(102){ }u207(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 177 178
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 129 227 228 229 231 262
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 129 227 228 229 231 262
;; live  kill	 12 [ip] 14 [lr] 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176

( 30 )->[31]->( 36 )
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u229(7){ }u230(13){ }u231(102){ }u232(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175
;; lr  def 	 136 137 138
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176
;; live  gen 	 136 137 138
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136 176
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136 176

( 27 26 )->[32]->( 16 33 )
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u238(7){ }u239(13){ }u240(102){ }u241(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 177 178
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 139 233 234 235 237 263
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 139 233 234 235 237 263
;; live  kill	 12 [ip] 14 [lr] 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176

( 32 )->[33]->( 36 )
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u263(7){ }u264(13){ }u265(102){ }u266(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175
;; lr  def 	 136 146 147
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176
;; live  gen 	 136 146 147
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136 176
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136 176

( 27 )->[34]->( 16 35 )
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u272(7){ }u273(13){ }u274(102){ }u275(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 177 178
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 148 239 240 241 243 264
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 148 239 240 241 243 264
;; live  kill	 12 [ip] 14 [lr] 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176

( 34 )->[35]->( 36 )
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u297(7){ }u298(13){ }u299(102){ }u300(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175
;; lr  def 	 136 155 156
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176
;; live  gen 	 136 155 156
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136 176
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136 176

( 29 31 35 33 )->[36]->( 44 37 )
;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u306(7){ }u307(13){ }u308(102){ }u309(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136 176
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136 176
;; lr  def 	 100 [cc] 157 158 168 169 171 172 173 245 246 248
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136 176
;; live  gen 	 100 [cc] 157 158 168 169 171 172 173 245 246 248
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136

( 36 )->[37]->( 44 38 )
;; bb 37 artificial_defs: { }
;; bb 37 artificial_uses: { u335(7){ }u336(13){ }u337(102){ }u338(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136

( 37 )->[38]->( 44 39 )
;; bb 38 artificial_defs: { }
;; bb 38 artificial_uses: { u341(7){ }u342(13){ }u343(102){ }u344(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136
;; lr  def 	 100 [cc] 249
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136
;; live  gen 	 100 [cc] 249
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136

( 38 )->[39]->( 44 40 )
;; bb 39 artificial_defs: { }
;; bb 39 artificial_uses: { u349(7){ }u350(13){ }u351(102){ }u352(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136
;; lr  def 	 100 [cc] 250
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136
;; live  gen 	 100 [cc] 250
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136

( 39 )->[40]->( 44 41 )
;; bb 40 artificial_defs: { }
;; bb 40 artificial_uses: { u357(7){ }u358(13){ }u359(102){ }u360(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136
;; lr  def 	 100 [cc] 251
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136
;; live  gen 	 100 [cc] 251
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136

( 40 )->[41]->( 44 42 )
;; bb 41 artificial_defs: { }
;; bb 41 artificial_uses: { u365(7){ }u366(13){ }u367(102){ }u368(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136
;; lr  def 	 100 [cc] 252
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136
;; live  gen 	 100 [cc] 252
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136

( 41 )->[42]->( 44 43 )
;; bb 42 artificial_defs: { }
;; bb 42 artificial_uses: { u373(7){ }u374(13){ }u375(102){ }u376(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136
;; lr  def 	 100 [cc] 253
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136
;; live  gen 	 100 [cc] 253
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136

( 42 )->[43]->( 44 47 )
;; bb 43 artificial_defs: { }
;; bb 43 artificial_uses: { u381(7){ }u382(13){ }u383(102){ }u384(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136
;; lr  def 	 100 [cc] 254
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136
;; live  gen 	 100 [cc] 254
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136

( 41 42 40 39 38 37 36 43 )->[44]->( 45 49 )
;; bb 44 artificial_defs: { }
;; bb 44 artificial_uses: { u389(7){ }u390(13){ }u391(102){ }u392(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136
;; lr  def 	 100 [cc] 159 166
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136
;; live  gen 	 100 [cc] 159 166
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136 166
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136 166

( 44 )->[45]->( 46 50 )
;; bb 45 artificial_defs: { }
;; bb 45 artificial_uses: { u400(7){ }u401(13){ }u402(102){ }u403(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136 166
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 166
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136 166
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136

( 45 )->[46]->( 61 )
;; bb 46 artificial_defs: { }
;; bb 46 artificial_uses: { u406(7){ }u407(13){ }u408(102){ }u409(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136
;; lr  def 	 160 161 174
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136
;; live  gen 	 160 161 174
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 174
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 174

( 43 )->[47]->( 61 )
;; bb 47 artificial_defs: { }
;; bb 47 artificial_uses: { u414(7){ }u415(13){ }u416(102){ }u417(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136
;; lr  def 	 162 163 174
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136
;; live  gen 	 162 163 174
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 174
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 174

( 27 )->[48]->( 61 )
;; bb 48 artificial_defs: { }
;; bb 48 artificial_uses: { u422(7){ }u423(13){ }u424(102){ }u425(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 174
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 174
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 174
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 174

( 44 )->[49]->( 61 )
;; bb 49 artificial_defs: { }
;; bb 49 artificial_uses: { u426(7){ }u427(13){ }u428(102){ }u429(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 174
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 174
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 174
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 174

( 45 )->[50]->( 61 )
;; bb 50 artificial_defs: { }
;; bb 50 artificial_uses: { u430(7){ }u431(13){ }u432(102){ }u433(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 174
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 174
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 174
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 174

( 60 )->[51]->( 61 )
;; bb 51 artificial_defs: { }
;; bb 51 artificial_uses: { u434(7){ }u435(13){ }u436(102){ }u437(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 174
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 174
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 174
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 174

( 17 )->[52]->( 53 27 )
;; bb 52 artificial_defs: { }
;; bb 52 artificial_uses: { u438(7){ }u439(13){ }u440(102){ }u441(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 177
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  gen 	
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178

( 52 )->[53]->( 54 27 )
;; bb 53 artificial_defs: { }
;; bb 53 artificial_uses: { u444(7){ }u445(13){ }u446(102){ }u447(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 178
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  gen 	
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178

( 53 )->[54]->( 16 )
;; bb 54 artificial_defs: { }
;; bb 54 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	

( 15 )->[55]->( 56 26 )
;; bb 55 artificial_defs: { }
;; bb 55 artificial_uses: { u450(7){ }u451(13){ }u452(102){ }u453(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 177
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  gen 	
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178

( 55 )->[56]->( 20 )
;; bb 56 artificial_defs: { }
;; bb 56 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  out 	

( 11 13 )->[57]->( 19 58 )
;; bb 57 artificial_defs: { }
;; bb 57 artificial_uses: { u456(7){ }u457(13){ }u458(102){ }u459(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 165 175 176 177 178
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 165
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 165 175 176 177 178
;; live  gen 	
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178

( 57 )->[58]->( 16 )
;; bb 58 artificial_defs: { }
;; bb 58 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	

( 8 6 9 )->[59]->( 60 10 )
;; bb 59 artificial_defs: { }
;; bb 59 artificial_uses: { u462(7){ }u463(13){ }u464(102){ }u465(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 164 175 176 177 178
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 164
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 164 175 176 177 178
;; live  gen 	
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178

( 59 )->[60]->( 51 )
;; bb 60 artificial_defs: { }
;; bb 60 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	

( 50 49 4 16 46 47 48 51 )->[61]->( 1 )
;; bb 61 artificial_defs: { }
;; bb 61 artificial_uses: { u468(7){ }u469(13){ }u470(102){ }u471(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 174
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 174
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 174
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 61 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u474(0){ }u475(7){ }u476(13){ }u477(102){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 22 to worklist
  Adding insn 29 to worklist
  Adding insn 25 to worklist
  Adding insn 519 to worklist
  Adding insn 36 to worklist
  Adding insn 521 to worklist
  Adding insn 39 to worklist
  Adding insn 51 to worklist
  Adding insn 523 to worklist
  Adding insn 54 to worklist
  Adding insn 525 to worklist
  Adding insn 66 to worklist
  Adding insn 78 to worklist
  Adding insn 527 to worklist
  Adding insn 82 to worklist
  Adding insn 94 to worklist
  Adding insn 529 to worklist
  Adding insn 97 to worklist
  Adding insn 109 to worklist
  Adding insn 116 to worklist
  Adding insn 112 to worklist
  Adding insn 531 to worklist
  Adding insn 127 to worklist
  Adding insn 123 to worklist
  Adding insn 534 to worklist
  Adding insn 135 to worklist
  Adding insn 138 to worklist
  Adding insn 143 to worklist
  Adding insn 536 to worklist
  Adding insn 147 to worklist
  Adding insn 154 to worklist
  Adding insn 538 to worklist
  Adding insn 158 to worklist
  Adding insn 165 to worklist
  Adding insn 540 to worklist
  Adding insn 169 to worklist
  Adding insn 179 to worklist
  Adding insn 177 to worklist
  Adding insn 206 to worklist
  Adding insn 202 to worklist
  Adding insn 194 to worklist
  Adding insn 191 to worklist
  Adding insn 188 to worklist
  Adding insn 542 to worklist
  Adding insn 212 to worklist
  Adding insn 210 to worklist
  Adding insn 241 to worklist
  Adding insn 237 to worklist
  Adding insn 229 to worklist
  Adding insn 226 to worklist
  Adding insn 223 to worklist
  Adding insn 544 to worklist
  Adding insn 247 to worklist
  Adding insn 245 to worklist
  Adding insn 276 to worklist
  Adding insn 272 to worklist
  Adding insn 264 to worklist
  Adding insn 261 to worklist
  Adding insn 258 to worklist
  Adding insn 546 to worklist
  Adding insn 282 to worklist
  Adding insn 280 to worklist
  Adding insn 311 to worklist
  Adding insn 307 to worklist
  Adding insn 299 to worklist
  Adding insn 296 to worklist
  Adding insn 293 to worklist
  Adding insn 317 to worklist
  Adding insn 315 to worklist
  Adding insn 355 to worklist
  Adding insn 351 to worklist
  Adding insn 349 to worklist
  Adding insn 343 to worklist
  Adding insn 341 to worklist
  Adding insn 339 to worklist
  Adding insn 336 to worklist
  Adding insn 358 to worklist
  Adding insn 362 to worklist
  Adding insn 366 to worklist
  Adding insn 370 to worklist
  Adding insn 374 to worklist
  Adding insn 378 to worklist
  Adding insn 382 to worklist
  Adding insn 392 to worklist
  Adding insn 386 to worklist
  Adding insn 395 to worklist
  Adding insn 548 to worklist
  Adding insn 400 to worklist
  Adding insn 398 to worklist
  Adding insn 550 to worklist
  Adding insn 408 to worklist
  Adding insn 406 to worklist
  Adding insn 552 to worklist
  Adding insn 554 to worklist
  Adding insn 556 to worklist
  Adding insn 558 to worklist
  Adding insn 419 to worklist
  Adding insn 422 to worklist
  Adding insn 561 to worklist
  Adding insn 431 to worklist
  Adding insn 564 to worklist
  Adding insn 440 to worklist
  Adding insn 567 to worklist
  Adding insn 447 to worklist
  Adding insn 571 to worklist
  Adding insn 454 to worklist
Finished finding needed instructions:
processing block 61 lr out =  0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 453 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 174
processing block 16 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 174
  Adding insn 8 to worklist
processing block 46 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 174
  Adding insn 9 to worklist
  Adding insn 399 to worklist
processing block 50 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 174
  Adding insn 12 to worklist
processing block 45 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136
  Adding insn 394 to worklist
processing block 49 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 174
  Adding insn 10 to worklist
processing block 44 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136 166
  Adding insn 391 to worklist
  Adding insn 574 to worklist
  Adding insn 573 to worklist
processing block 47 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 174
  Adding insn 11 to worklist
  Adding insn 407 to worklist
processing block 43 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136
  Adding insn 381 to worklist
  Adding insn 380 to worklist
processing block 42 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136
  Adding insn 377 to worklist
  Adding insn 376 to worklist
processing block 41 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136
  Adding insn 373 to worklist
  Adding insn 372 to worklist
processing block 40 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136
  Adding insn 369 to worklist
  Adding insn 368 to worklist
processing block 39 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136
  Adding insn 365 to worklist
  Adding insn 364 to worklist
processing block 38 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136
  Adding insn 361 to worklist
  Adding insn 360 to worklist
processing block 37 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136
  Adding insn 357 to worklist
processing block 36 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136
  Adding insn 354 to worklist
  Adding insn 353 to worklist
  Adding insn 350 to worklist
  Adding insn 342 to worklist
  Adding insn 338 to worklist
  Adding insn 333 to worklist
  Adding insn 332 to worklist
  Adding insn 331 to worklist
processing block 29 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136 176
  Adding insn 211 to worklist
  Adding insn 209 to worklist
processing block 28 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176
  Adding insn 514 to worklist
  Adding insn 201 to worklist
  Adding insn 200 to worklist
  Adding insn 199 to worklist
  Adding insn 198 to worklist
  Adding insn 196 to worklist
  Adding insn 193 to worklist
  Adding insn 190 to worklist
  Adding insn 187 to worklist
  Adding insn 186 to worklist
processing block 22 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
  Adding insn 145 to worklist
processing block 31 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136 176
  Adding insn 246 to worklist
  Adding insn 244 to worklist
processing block 30 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176
  Adding insn 515 to worklist
  Adding insn 236 to worklist
  Adding insn 235 to worklist
  Adding insn 234 to worklist
  Adding insn 233 to worklist
  Adding insn 231 to worklist
  Adding insn 228 to worklist
  Adding insn 225 to worklist
  Adding insn 222 to worklist
  Adding insn 221 to worklist
processing block 24 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
  Adding insn 156 to worklist
processing block 33 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136 176
  Adding insn 281 to worklist
  Adding insn 279 to worklist
processing block 32 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176
  Adding insn 516 to worklist
  Adding insn 271 to worklist
  Adding insn 270 to worklist
  Adding insn 269 to worklist
  Adding insn 268 to worklist
  Adding insn 266 to worklist
  Adding insn 263 to worklist
  Adding insn 260 to worklist
  Adding insn 257 to worklist
  Adding insn 256 to worklist
processing block 26 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
  Adding insn 167 to worklist
processing block 48 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 174
  Adding insn 7 to worklist
processing block 35 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136 176
  Adding insn 316 to worklist
  Adding insn 314 to worklist
processing block 34 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176
  Adding insn 517 to worklist
  Adding insn 306 to worklist
  Adding insn 305 to worklist
  Adding insn 304 to worklist
  Adding insn 303 to worklist
  Adding insn 301 to worklist
  Adding insn 298 to worklist
  Adding insn 295 to worklist
  Adding insn 292 to worklist
  Adding insn 291 to worklist
processing block 27 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
  Adding insn 175 to worklist
processing block 25 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
  Adding insn 164 to worklist
processing block 23 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
  Adding insn 153 to worklist
processing block 21 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
processing block 20 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
processing block 19 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
processing block 58 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
processing block 57 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
processing block 11 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 165 175 176 177 178
  Adding insn 88 to worklist
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 174 175 176 177 178
  Adding insn 28 to worklist
  Adding insn 27 to worklist
processing block 51 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 174
  Adding insn 13 to worklist
processing block 60 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
processing block 13 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 165 175 176 177 178
  Adding insn 103 to worklist
processing block 56 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
processing block 55 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
processing block 15 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
  Adding insn 115 to worklist
processing block 54 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
processing block 53 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
processing block 52 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
processing block 18 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
processing block 17 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
  Adding insn 126 to worklist
processing block 14 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
  Adding insn 108 to worklist
processing block 12 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
  Adding insn 93 to worklist
processing block 10 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
processing block 59 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
processing block 6 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 164 175 176 177 178
  Adding insn 45 to worklist
processing block 8 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 164 175 176 177 178
  Adding insn 60 to worklist
processing block 9 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 164 175 176 177 178
  Adding insn 72 to worklist
processing block 7 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
  Adding insn 50 to worklist
processing block 5 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
  Adding insn 35 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
  Adding insn 21 to worklist
  Adding insn 5 to worklist
  Adding insn 513 to worklist
  Adding insn 4 to worklist
  Adding insn 512 to worklist
  Adding insn 511 to worklist
  Adding insn 2 to worklist
  Adding insn 510 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 62 n_edges 98 count 62 (    1)

Pass 0 for finding pseudo/allocno costs


  r264 costs: LO_REGS:184 HI_REGS:368 CALLER_SAVE_REGS:368 EVEN_REG:368 GENERAL_REGS:368 VFP_D0_D7_REGS:2760 VFP_LO_REGS:2760 ALL_REGS:2760 MEM:1840
  r263 costs: LO_REGS:184 HI_REGS:368 CALLER_SAVE_REGS:368 EVEN_REG:368 GENERAL_REGS:368 VFP_D0_D7_REGS:2760 VFP_LO_REGS:2760 ALL_REGS:2760 MEM:1840
  r262 costs: LO_REGS:184 HI_REGS:368 CALLER_SAVE_REGS:368 EVEN_REG:368 GENERAL_REGS:368 VFP_D0_D7_REGS:2760 VFP_LO_REGS:2760 ALL_REGS:2760 MEM:1840
  r261 costs: LO_REGS:184 HI_REGS:368 CALLER_SAVE_REGS:368 EVEN_REG:368 GENERAL_REGS:368 VFP_D0_D7_REGS:2760 VFP_LO_REGS:2760 ALL_REGS:2760 MEM:1840
  r260 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r259 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r258 costs: LO_REGS:2000 HI_REGS:4000 CALLER_SAVE_REGS:4000 EVEN_REG:4000 GENERAL_REGS:4000 VFP_D0_D7_REGS:40000 VFP_LO_REGS:40000 ALL_REGS:40000 MEM:21000
  r257 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r254 costs: LO_REGS:0 HI_REGS:40 CALLER_SAVE_REGS:40 EVEN_REG:40 GENERAL_REGS:40 VFP_D0_D7_REGS:580 VFP_LO_REGS:580 ALL_REGS:580 MEM:300
  r253 costs: LO_REGS:0 HI_REGS:56 CALLER_SAVE_REGS:56 EVEN_REG:56 GENERAL_REGS:56 VFP_D0_D7_REGS:812 VFP_LO_REGS:812 ALL_REGS:812 MEM:420
  r252 costs: LO_REGS:0 HI_REGS:82 CALLER_SAVE_REGS:82 EVEN_REG:82 GENERAL_REGS:82 VFP_D0_D7_REGS:1189 VFP_LO_REGS:1189 ALL_REGS:1189 MEM:615
  r251 costs: LO_REGS:0 HI_REGS:116 CALLER_SAVE_REGS:116 EVEN_REG:116 GENERAL_REGS:116 VFP_D0_D7_REGS:1682 VFP_LO_REGS:1682 ALL_REGS:1682 MEM:870
  r250 costs: LO_REGS:0 HI_REGS:168 CALLER_SAVE_REGS:168 EVEN_REG:168 GENERAL_REGS:168 VFP_D0_D7_REGS:2436 VFP_LO_REGS:2436 ALL_REGS:2436 MEM:1260
  r249 costs: LO_REGS:0 HI_REGS:240 CALLER_SAVE_REGS:240 EVEN_REG:240 GENERAL_REGS:240 VFP_D0_D7_REGS:3480 VFP_LO_REGS:3480 ALL_REGS:3480 MEM:1800
  r248 costs: LO_REGS:0 HI_REGS:490 CALLER_SAVE_REGS:490 EVEN_REG:490 GENERAL_REGS:490 VFP_D0_D7_REGS:7105 VFP_LO_REGS:7105 ALL_REGS:7105 MEM:3675
  r246 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:7105 VFP_LO_REGS:7105 ALL_REGS:7105 MEM:3675
  r245 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:7350 VFP_LO_REGS:7350 ALL_REGS:7350 MEM:4900
  r243 costs: LO_REGS:0 HI_REGS:184 CALLER_SAVE_REGS:184 EVEN_REG:184 GENERAL_REGS:184 VFP_D0_D7_REGS:2760 VFP_LO_REGS:2760 ALL_REGS:2760 MEM:1840
  r241 costs: LO_REGS:0 HI_REGS:368 CALLER_SAVE_REGS:368 EVEN_REG:368 GENERAL_REGS:368 VFP_D0_D7_REGS:2668 VFP_LO_REGS:2668 ALL_REGS:2668 MEM:1380
  r240 costs: LO_REGS:0 HI_REGS:368 CALLER_SAVE_REGS:368 EVEN_REG:368 GENERAL_REGS:368 VFP_D0_D7_REGS:2668 VFP_LO_REGS:2668 ALL_REGS:2668 MEM:1380
  r239 costs: LO_REGS:0 HI_REGS:368 CALLER_SAVE_REGS:368 EVEN_REG:368 GENERAL_REGS:368 VFP_D0_D7_REGS:2668 VFP_LO_REGS:2668 ALL_REGS:2668 MEM:1380
  r237 costs: LO_REGS:0 HI_REGS:184 CALLER_SAVE_REGS:184 EVEN_REG:184 GENERAL_REGS:184 VFP_D0_D7_REGS:2760 VFP_LO_REGS:2760 ALL_REGS:2760 MEM:1840
  r235 costs: LO_REGS:0 HI_REGS:368 CALLER_SAVE_REGS:368 EVEN_REG:368 GENERAL_REGS:368 VFP_D0_D7_REGS:2668 VFP_LO_REGS:2668 ALL_REGS:2668 MEM:1380
  r234 costs: LO_REGS:0 HI_REGS:368 CALLER_SAVE_REGS:368 EVEN_REG:368 GENERAL_REGS:368 VFP_D0_D7_REGS:2668 VFP_LO_REGS:2668 ALL_REGS:2668 MEM:1380
  r233 costs: LO_REGS:0 HI_REGS:368 CALLER_SAVE_REGS:368 EVEN_REG:368 GENERAL_REGS:368 VFP_D0_D7_REGS:2668 VFP_LO_REGS:2668 ALL_REGS:2668 MEM:1380
  r231 costs: LO_REGS:0 HI_REGS:184 CALLER_SAVE_REGS:184 EVEN_REG:184 GENERAL_REGS:184 VFP_D0_D7_REGS:2760 VFP_LO_REGS:2760 ALL_REGS:2760 MEM:1840
  r229 costs: LO_REGS:0 HI_REGS:368 CALLER_SAVE_REGS:368 EVEN_REG:368 GENERAL_REGS:368 VFP_D0_D7_REGS:2668 VFP_LO_REGS:2668 ALL_REGS:2668 MEM:1380
  r228 costs: LO_REGS:0 HI_REGS:368 CALLER_SAVE_REGS:368 EVEN_REG:368 GENERAL_REGS:368 VFP_D0_D7_REGS:2668 VFP_LO_REGS:2668 ALL_REGS:2668 MEM:1380
  r227 costs: LO_REGS:0 HI_REGS:368 CALLER_SAVE_REGS:368 EVEN_REG:368 GENERAL_REGS:368 VFP_D0_D7_REGS:2668 VFP_LO_REGS:2668 ALL_REGS:2668 MEM:1380
  r225 costs: LO_REGS:0 HI_REGS:184 CALLER_SAVE_REGS:184 EVEN_REG:184 GENERAL_REGS:184 VFP_D0_D7_REGS:2760 VFP_LO_REGS:2760 ALL_REGS:2760 MEM:1840
  r223 costs: LO_REGS:0 HI_REGS:368 CALLER_SAVE_REGS:368 EVEN_REG:368 GENERAL_REGS:368 VFP_D0_D7_REGS:2668 VFP_LO_REGS:2668 ALL_REGS:2668 MEM:1380
  r222 costs: LO_REGS:0 HI_REGS:368 CALLER_SAVE_REGS:368 EVEN_REG:368 GENERAL_REGS:368 VFP_D0_D7_REGS:2668 VFP_LO_REGS:2668 ALL_REGS:2668 MEM:1380
  r221 costs: LO_REGS:0 HI_REGS:368 CALLER_SAVE_REGS:368 EVEN_REG:368 GENERAL_REGS:368 VFP_D0_D7_REGS:2668 VFP_LO_REGS:2668 ALL_REGS:2668 MEM:1380
  r219 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:3600
  r217 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:780
  r215 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:1170
  r213 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:3480
  r212 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:5100 VFP_LO_REGS:5100 ALL_REGS:5100 MEM:3400
  r209 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:2610 VFP_LO_REGS:2610 ALL_REGS:2610 MEM:1740
  r204 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3990 VFP_LO_REGS:3990 ALL_REGS:3990 MEM:2660
  r199 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:11730 VFP_LO_REGS:11730 ALL_REGS:11730 MEM:7820
  r194 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:6510 VFP_LO_REGS:6510 ALL_REGS:6510 MEM:4340
  r189 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3360 VFP_LO_REGS:3360 ALL_REGS:3360 MEM:2240
  r184 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:5100 VFP_LO_REGS:5100 ALL_REGS:5100 MEM:3400
  r181 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:10500
  r178 costs: LO_REGS:736 HI_REGS:1044 CALLER_SAVE_REGS:1044 EVEN_REG:1044 GENERAL_REGS:1044 VFP_D0_D7_REGS:17830 VFP_LO_REGS:17830 ALL_REGS:17830 MEM:6220
  r177 costs: LO_REGS:736 HI_REGS:1768 CALLER_SAVE_REGS:1768 EVEN_REG:1768 GENERAL_REGS:1768 VFP_D0_D7_REGS:23260 VFP_LO_REGS:23260 ALL_REGS:23260 MEM:9840
  r176 costs: LO_REGS:0 HI_REGS:1426 CALLER_SAVE_REGS:1426 EVEN_REG:1426 GENERAL_REGS:1426 VFP_D0_D7_REGS:51670 VFP_LO_REGS:51670 ALL_REGS:51670 MEM:28780
  r175 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:60430 VFP_LO_REGS:60430 ALL_REGS:60430 MEM:34620
  r174 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:55680 VFP_LO_REGS:55680 ALL_REGS:55680 MEM:26850
  r173 costs: LO_REGS:0 HI_REGS:490 CALLER_SAVE_REGS:490 EVEN_REG:490 GENERAL_REGS:490 VFP_D0_D7_REGS:7350 VFP_LO_REGS:7350 ALL_REGS:7350 MEM:4900
  r172 costs: LO_REGS:0 HI_REGS:490 CALLER_SAVE_REGS:490 EVEN_REG:490 GENERAL_REGS:490 VFP_D0_D7_REGS:7350 VFP_LO_REGS:7350 ALL_REGS:7350 MEM:4900
  r171 costs: LO_REGS:0 HI_REGS:490 CALLER_SAVE_REGS:490 EVEN_REG:490 GENERAL_REGS:490 VFP_D0_D7_REGS:7350 VFP_LO_REGS:7350 ALL_REGS:7350 MEM:4900
  r169 costs: LO_REGS:0 HI_REGS:490 CALLER_SAVE_REGS:490 EVEN_REG:490 GENERAL_REGS:490 VFP_D0_D7_REGS:7350 VFP_LO_REGS:7350 ALL_REGS:7350 MEM:4900
  r168 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:11025 VFP_LO_REGS:11025 ALL_REGS:11025 MEM:7350
  r166 costs: LO_REGS:0 HI_REGS:460 CALLER_SAVE_REGS:460 EVEN_REG:460 GENERAL_REGS:460 VFP_D0_D7_REGS:15850 VFP_LO_REGS:15850 ALL_REGS:15850 MEM:9570
  r165 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:22860 VFP_LO_REGS:22860 ALL_REGS:22860 MEM:15240
  r164 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:22485 VFP_LO_REGS:22485 ALL_REGS:22485 MEM:14990
  r163 costs: LO_REGS:0 HI_REGS:28 CALLER_SAVE_REGS:28 EVEN_REG:28 GENERAL_REGS:28 VFP_D0_D7_REGS:420 VFP_LO_REGS:420 ALL_REGS:420 MEM:280
  r162 costs: LO_REGS:0 HI_REGS:28 CALLER_SAVE_REGS:28 EVEN_REG:28 GENERAL_REGS:28 VFP_D0_D7_REGS:420 VFP_LO_REGS:420 ALL_REGS:420 MEM:280
  r161 costs: LO_REGS:0 HI_REGS:200 CALLER_SAVE_REGS:200 EVEN_REG:200 GENERAL_REGS:200 VFP_D0_D7_REGS:3000 VFP_LO_REGS:3000 ALL_REGS:3000 MEM:2000
  r160 costs: LO_REGS:0 HI_REGS:200 CALLER_SAVE_REGS:200 EVEN_REG:200 GENERAL_REGS:200 VFP_D0_D7_REGS:3000 VFP_LO_REGS:3000 ALL_REGS:3000 MEM:2000
  r159 costs: LO_REGS:0 HI_REGS:460 CALLER_SAVE_REGS:460 EVEN_REG:460 GENERAL_REGS:460 VFP_D0_D7_REGS:6900 VFP_LO_REGS:6900 ALL_REGS:6900 MEM:4600
  r158 costs: LO_REGS:0 HI_REGS:490 CALLER_SAVE_REGS:490 EVEN_REG:490 GENERAL_REGS:490 VFP_D0_D7_REGS:7350 VFP_LO_REGS:7350 ALL_REGS:7350 MEM:4900
  r157 costs: LO_REGS:0 HI_REGS:490 CALLER_SAVE_REGS:490 EVEN_REG:490 GENERAL_REGS:490 VFP_D0_D7_REGS:7350 VFP_LO_REGS:7350 ALL_REGS:7350 MEM:4900
  r156 costs: LO_REGS:0 HI_REGS:122 CALLER_SAVE_REGS:122 EVEN_REG:122 GENERAL_REGS:122 VFP_D0_D7_REGS:1830 VFP_LO_REGS:1830 ALL_REGS:1830 MEM:1220
  r155 costs: LO_REGS:0 HI_REGS:122 CALLER_SAVE_REGS:122 EVEN_REG:122 GENERAL_REGS:122 VFP_D0_D7_REGS:1830 VFP_LO_REGS:1830 ALL_REGS:1830 MEM:1220
  r148 costs: LO_REGS:184 HI_REGS:368 CALLER_SAVE_REGS:368 EVEN_REG:368 GENERAL_REGS:368 VFP_D0_D7_REGS:6900 VFP_LO_REGS:6900 ALL_REGS:6900 MEM:4600
  r147 costs: LO_REGS:0 HI_REGS:122 CALLER_SAVE_REGS:122 EVEN_REG:122 GENERAL_REGS:122 VFP_D0_D7_REGS:1830 VFP_LO_REGS:1830 ALL_REGS:1830 MEM:1220
  r146 costs: LO_REGS:0 HI_REGS:122 CALLER_SAVE_REGS:122 EVEN_REG:122 GENERAL_REGS:122 VFP_D0_D7_REGS:1830 VFP_LO_REGS:1830 ALL_REGS:1830 MEM:1220
  r139 costs: LO_REGS:184 HI_REGS:368 CALLER_SAVE_REGS:368 EVEN_REG:368 GENERAL_REGS:368 VFP_D0_D7_REGS:6900 VFP_LO_REGS:6900 ALL_REGS:6900 MEM:4600
  r138 costs: LO_REGS:0 HI_REGS:122 CALLER_SAVE_REGS:122 EVEN_REG:122 GENERAL_REGS:122 VFP_D0_D7_REGS:1830 VFP_LO_REGS:1830 ALL_REGS:1830 MEM:1220
  r137 costs: LO_REGS:0 HI_REGS:122 CALLER_SAVE_REGS:122 EVEN_REG:122 GENERAL_REGS:122 VFP_D0_D7_REGS:1830 VFP_LO_REGS:1830 ALL_REGS:1830 MEM:1220
  r136 costs: LO_REGS:0 HI_REGS:488 CALLER_SAVE_REGS:488 EVEN_REG:488 GENERAL_REGS:488 VFP_D0_D7_REGS:51405 VFP_LO_REGS:51405 ALL_REGS:51405 MEM:34270
  r129 costs: LO_REGS:184 HI_REGS:368 CALLER_SAVE_REGS:368 EVEN_REG:368 GENERAL_REGS:368 VFP_D0_D7_REGS:6900 VFP_LO_REGS:6900 ALL_REGS:6900 MEM:4600
  r128 costs: LO_REGS:0 HI_REGS:122 CALLER_SAVE_REGS:122 EVEN_REG:122 GENERAL_REGS:122 VFP_D0_D7_REGS:1830 VFP_LO_REGS:1830 ALL_REGS:1830 MEM:1220
  r127 costs: LO_REGS:0 HI_REGS:122 CALLER_SAVE_REGS:122 EVEN_REG:122 GENERAL_REGS:122 VFP_D0_D7_REGS:1830 VFP_LO_REGS:1830 ALL_REGS:1830 MEM:1220
  r120 costs: LO_REGS:184 HI_REGS:368 CALLER_SAVE_REGS:368 EVEN_REG:368 GENERAL_REGS:368 VFP_D0_D7_REGS:6900 VFP_LO_REGS:6900 ALL_REGS:6900 MEM:4600


Pass 1 for finding pseudo/allocno costs

    r264: preferred LO_REGS, alternative ALL_REGS, allocno ALL_REGS
    r263: preferred LO_REGS, alternative ALL_REGS, allocno ALL_REGS
    r262: preferred LO_REGS, alternative ALL_REGS, allocno ALL_REGS
    r261: preferred LO_REGS, alternative ALL_REGS, allocno ALL_REGS
    r260: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r259: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r258: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r257: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r256: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r255: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r254: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r253: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r252: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r251: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r250: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r249: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r248: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r247: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r246: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r245: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r244: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r243: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r242: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r241: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r240: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r239: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r238: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r237: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r236: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r235: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r234: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r233: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r232: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r231: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r230: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r229: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r228: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r227: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r226: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r225: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r224: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r223: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r222: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r221: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r220: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r219: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r218: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r217: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r216: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r215: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r214: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r213: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r212: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r211: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r210: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r209: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r208: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r207: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r206: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r205: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r204: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r203: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r202: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r201: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r200: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r199: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r198: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r197: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r196: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r195: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r194: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r193: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r192: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r191: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r190: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r189: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r188: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r187: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r186: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r185: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r184: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r183: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r182: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r181: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r180: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r179: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r178: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r177: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r176: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r175: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r174: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r173: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r172: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r171: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r170: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r169: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r168: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r167: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r166: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r165: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r164: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r163: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r162: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r161: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r160: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r159: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r158: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r157: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r156: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r155: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r154: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r153: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r152: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r151: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r150: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r149: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r148: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r147: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r146: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r145: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r144: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r143: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r142: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r141: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r140: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r139: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r138: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r137: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r136: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r135: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r134: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r133: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r132: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r131: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r130: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r129: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r128: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r127: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r126: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r125: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r124: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r123: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r122: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r121: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r120: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r119: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r118: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r117: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r116: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r115: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r114: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r113: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r264 costs: LO_REGS:184 HI_REGS:552 CALLER_SAVE_REGS:552 EVEN_REG:552 GENERAL_REGS:368 VFP_D0_D7_REGS:4140 VFP_LO_REGS:4140 ALL_REGS:2760 MEM:2760
  r263 costs: LO_REGS:184 HI_REGS:552 CALLER_SAVE_REGS:552 EVEN_REG:552 GENERAL_REGS:368 VFP_D0_D7_REGS:4140 VFP_LO_REGS:4140 ALL_REGS:2760 MEM:2760
  r262 costs: LO_REGS:184 HI_REGS:552 CALLER_SAVE_REGS:552 EVEN_REG:552 GENERAL_REGS:368 VFP_D0_D7_REGS:4140 VFP_LO_REGS:4140 ALL_REGS:2760 MEM:2760
  r261 costs: LO_REGS:184 HI_REGS:552 CALLER_SAVE_REGS:552 EVEN_REG:552 GENERAL_REGS:368 VFP_D0_D7_REGS:4140 VFP_LO_REGS:4140 ALL_REGS:2760 MEM:2760
  r260 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r259 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r258 costs: LO_REGS:2000 HI_REGS:6000 CALLER_SAVE_REGS:6000 EVEN_REG:6000 GENERAL_REGS:4000 VFP_D0_D7_REGS:60000 VFP_LO_REGS:60000 ALL_REGS:45000 MEM:40000
  r257 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r254 costs: LO_REGS:0 HI_REGS:40 CALLER_SAVE_REGS:40 EVEN_REG:40 GENERAL_REGS:40 VFP_D0_D7_REGS:600 VFP_LO_REGS:600 ALL_REGS:600 MEM:400
  r253 costs: LO_REGS:0 HI_REGS:56 CALLER_SAVE_REGS:56 EVEN_REG:56 GENERAL_REGS:56 VFP_D0_D7_REGS:840 VFP_LO_REGS:840 ALL_REGS:840 MEM:560
  r252 costs: LO_REGS:0 HI_REGS:82 CALLER_SAVE_REGS:82 EVEN_REG:82 GENERAL_REGS:82 VFP_D0_D7_REGS:1230 VFP_LO_REGS:1230 ALL_REGS:1230 MEM:820
  r251 costs: LO_REGS:0 HI_REGS:116 CALLER_SAVE_REGS:116 EVEN_REG:116 GENERAL_REGS:116 VFP_D0_D7_REGS:1740 VFP_LO_REGS:1740 ALL_REGS:1740 MEM:1160
  r250 costs: LO_REGS:0 HI_REGS:168 CALLER_SAVE_REGS:168 EVEN_REG:168 GENERAL_REGS:168 VFP_D0_D7_REGS:2520 VFP_LO_REGS:2520 ALL_REGS:2520 MEM:1680
  r249 costs: LO_REGS:0 HI_REGS:240 CALLER_SAVE_REGS:240 EVEN_REG:240 GENERAL_REGS:240 VFP_D0_D7_REGS:3600 VFP_LO_REGS:3600 ALL_REGS:3600 MEM:2400
  r248 costs: LO_REGS:0 HI_REGS:490 CALLER_SAVE_REGS:490 EVEN_REG:490 GENERAL_REGS:490 VFP_D0_D7_REGS:7350 VFP_LO_REGS:7350 ALL_REGS:7350 MEM:4900
  r246 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:7350 VFP_LO_REGS:7350 ALL_REGS:7350 MEM:4900
  r245 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:7350 VFP_LO_REGS:7350 ALL_REGS:7350 MEM:4900
  r243 costs: LO_REGS:0 HI_REGS:184 CALLER_SAVE_REGS:184 EVEN_REG:184 GENERAL_REGS:184 VFP_D0_D7_REGS:2760 VFP_LO_REGS:2760 ALL_REGS:2760 MEM:1840
  r241 costs: LO_REGS:0 HI_REGS:368 CALLER_SAVE_REGS:368 EVEN_REG:368 GENERAL_REGS:368 VFP_D0_D7_REGS:2760 VFP_LO_REGS:2760 ALL_REGS:2760 MEM:1840
  r240 costs: LO_REGS:0 HI_REGS:368 CALLER_SAVE_REGS:368 EVEN_REG:368 GENERAL_REGS:368 VFP_D0_D7_REGS:2760 VFP_LO_REGS:2760 ALL_REGS:2760 MEM:1840
  r239 costs: LO_REGS:0 HI_REGS:368 CALLER_SAVE_REGS:368 EVEN_REG:368 GENERAL_REGS:368 VFP_D0_D7_REGS:2760 VFP_LO_REGS:2760 ALL_REGS:2760 MEM:1840
  r237 costs: LO_REGS:0 HI_REGS:184 CALLER_SAVE_REGS:184 EVEN_REG:184 GENERAL_REGS:184 VFP_D0_D7_REGS:2760 VFP_LO_REGS:2760 ALL_REGS:2760 MEM:1840
  r235 costs: LO_REGS:0 HI_REGS:368 CALLER_SAVE_REGS:368 EVEN_REG:368 GENERAL_REGS:368 VFP_D0_D7_REGS:2760 VFP_LO_REGS:2760 ALL_REGS:2760 MEM:1840
  r234 costs: LO_REGS:0 HI_REGS:368 CALLER_SAVE_REGS:368 EVEN_REG:368 GENERAL_REGS:368 VFP_D0_D7_REGS:2760 VFP_LO_REGS:2760 ALL_REGS:2760 MEM:1840
  r233 costs: LO_REGS:0 HI_REGS:368 CALLER_SAVE_REGS:368 EVEN_REG:368 GENERAL_REGS:368 VFP_D0_D7_REGS:2760 VFP_LO_REGS:2760 ALL_REGS:2760 MEM:1840
  r231 costs: LO_REGS:0 HI_REGS:184 CALLER_SAVE_REGS:184 EVEN_REG:184 GENERAL_REGS:184 VFP_D0_D7_REGS:2760 VFP_LO_REGS:2760 ALL_REGS:2760 MEM:1840
  r229 costs: LO_REGS:0 HI_REGS:368 CALLER_SAVE_REGS:368 EVEN_REG:368 GENERAL_REGS:368 VFP_D0_D7_REGS:2760 VFP_LO_REGS:2760 ALL_REGS:2760 MEM:1840
  r228 costs: LO_REGS:0 HI_REGS:368 CALLER_SAVE_REGS:368 EVEN_REG:368 GENERAL_REGS:368 VFP_D0_D7_REGS:2760 VFP_LO_REGS:2760 ALL_REGS:2760 MEM:1840
  r227 costs: LO_REGS:0 HI_REGS:368 CALLER_SAVE_REGS:368 EVEN_REG:368 GENERAL_REGS:368 VFP_D0_D7_REGS:2760 VFP_LO_REGS:2760 ALL_REGS:2760 MEM:1840
  r225 costs: LO_REGS:0 HI_REGS:184 CALLER_SAVE_REGS:184 EVEN_REG:184 GENERAL_REGS:184 VFP_D0_D7_REGS:2760 VFP_LO_REGS:2760 ALL_REGS:2760 MEM:1840
  r223 costs: LO_REGS:0 HI_REGS:368 CALLER_SAVE_REGS:368 EVEN_REG:368 GENERAL_REGS:368 VFP_D0_D7_REGS:2760 VFP_LO_REGS:2760 ALL_REGS:2760 MEM:1840
  r222 costs: LO_REGS:0 HI_REGS:368 CALLER_SAVE_REGS:368 EVEN_REG:368 GENERAL_REGS:368 VFP_D0_D7_REGS:2760 VFP_LO_REGS:2760 ALL_REGS:2760 MEM:1840
  r221 costs: LO_REGS:0 HI_REGS:368 CALLER_SAVE_REGS:368 EVEN_REG:368 GENERAL_REGS:368 VFP_D0_D7_REGS:2760 VFP_LO_REGS:2760 ALL_REGS:2760 MEM:1840
  r219 costs: GENERAL_REGS:0 MEM:4800
  r217 costs: GENERAL_REGS:0 MEM:1040
  r215 costs: GENERAL_REGS:0 MEM:1560
  r213 costs: GENERAL_REGS:0 MEM:4640
  r212 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:5100 VFP_LO_REGS:5100 ALL_REGS:5100 MEM:3400
  r209 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:2610 VFP_LO_REGS:2610 ALL_REGS:2610 MEM:1740
  r204 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3990 VFP_LO_REGS:3990 ALL_REGS:3990 MEM:2660
  r199 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:11730 VFP_LO_REGS:11730 ALL_REGS:11730 MEM:7820
  r194 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:6510 VFP_LO_REGS:6510 ALL_REGS:6510 MEM:4340
  r189 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3360 VFP_LO_REGS:3360 ALL_REGS:3360 MEM:2240
  r184 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:5100 VFP_LO_REGS:5100 ALL_REGS:5100 MEM:3400
  r181 costs: GENERAL_REGS:0 MEM:15000
  r178 costs: LO_REGS:736 HI_REGS:1780 CALLER_SAVE_REGS:1780 EVEN_REG:1780 GENERAL_REGS:1044 VFP_D0_D7_REGS:28350 VFP_LO_REGS:28350 ALL_REGS:22830 MEM:18900
  r177 costs: LO_REGS:736 HI_REGS:2504 CALLER_SAVE_REGS:2504 EVEN_REG:2504 GENERAL_REGS:1768 VFP_D0_D7_REGS:33780 VFP_LO_REGS:33780 ALL_REGS:28260 MEM:22520
  r176 costs: LO_REGS:0 HI_REGS:1426 CALLER_SAVE_REGS:1426 EVEN_REG:1426 GENERAL_REGS:1426 VFP_D0_D7_REGS:56670 VFP_LO_REGS:56670 ALL_REGS:56670 MEM:37780
  r175 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:65430 VFP_LO_REGS:65430 ALL_REGS:65430 MEM:43620
  r174 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:73050 VFP_LO_REGS:73050 ALL_REGS:58050 MEM:48700
  r173 costs: LO_REGS:0 HI_REGS:490 CALLER_SAVE_REGS:490 EVEN_REG:490 GENERAL_REGS:490 VFP_D0_D7_REGS:7350 VFP_LO_REGS:7350 ALL_REGS:7350 MEM:4900
  r172 costs: LO_REGS:0 HI_REGS:490 CALLER_SAVE_REGS:490 EVEN_REG:490 GENERAL_REGS:490 VFP_D0_D7_REGS:7350 VFP_LO_REGS:7350 ALL_REGS:7350 MEM:4900
  r171 costs: LO_REGS:0 HI_REGS:490 CALLER_SAVE_REGS:490 EVEN_REG:490 GENERAL_REGS:490 VFP_D0_D7_REGS:7350 VFP_LO_REGS:7350 ALL_REGS:7350 MEM:4900
  r169 costs: LO_REGS:0 HI_REGS:490 CALLER_SAVE_REGS:490 EVEN_REG:490 GENERAL_REGS:490 VFP_D0_D7_REGS:7350 VFP_LO_REGS:7350 ALL_REGS:7350 MEM:4900
  r168 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:11025 VFP_LO_REGS:11025 ALL_REGS:11025 MEM:7350
  r166 costs: LO_REGS:0 HI_REGS:460 CALLER_SAVE_REGS:460 EVEN_REG:460 GENERAL_REGS:460 VFP_D0_D7_REGS:16080 VFP_LO_REGS:16080 ALL_REGS:16080 MEM:10720
  r165 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:22860 VFP_LO_REGS:22860 ALL_REGS:22860 MEM:15240
  r164 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:22485 VFP_LO_REGS:22485 ALL_REGS:22485 MEM:14990
  r163 costs: LO_REGS:0 HI_REGS:28 CALLER_SAVE_REGS:28 EVEN_REG:28 GENERAL_REGS:28 VFP_D0_D7_REGS:420 VFP_LO_REGS:420 ALL_REGS:420 MEM:280
  r162 costs: LO_REGS:0 HI_REGS:28 CALLER_SAVE_REGS:28 EVEN_REG:28 GENERAL_REGS:28 VFP_D0_D7_REGS:420 VFP_LO_REGS:420 ALL_REGS:420 MEM:280
  r161 costs: LO_REGS:0 HI_REGS:200 CALLER_SAVE_REGS:200 EVEN_REG:200 GENERAL_REGS:200 VFP_D0_D7_REGS:3000 VFP_LO_REGS:3000 ALL_REGS:3000 MEM:2000
  r160 costs: LO_REGS:0 HI_REGS:200 CALLER_SAVE_REGS:200 EVEN_REG:200 GENERAL_REGS:200 VFP_D0_D7_REGS:3000 VFP_LO_REGS:3000 ALL_REGS:3000 MEM:2000
  r159 costs: LO_REGS:0 HI_REGS:460 CALLER_SAVE_REGS:460 EVEN_REG:460 GENERAL_REGS:460 VFP_D0_D7_REGS:6900 VFP_LO_REGS:6900 ALL_REGS:6900 MEM:4600
  r158 costs: LO_REGS:0 HI_REGS:490 CALLER_SAVE_REGS:490 EVEN_REG:490 GENERAL_REGS:490 VFP_D0_D7_REGS:7350 VFP_LO_REGS:7350 ALL_REGS:7350 MEM:4900
  r157 costs: LO_REGS:0 HI_REGS:490 CALLER_SAVE_REGS:490 EVEN_REG:490 GENERAL_REGS:490 VFP_D0_D7_REGS:7350 VFP_LO_REGS:7350 ALL_REGS:7350 MEM:4900
  r156 costs: LO_REGS:0 HI_REGS:122 CALLER_SAVE_REGS:122 EVEN_REG:122 GENERAL_REGS:122 VFP_D0_D7_REGS:1830 VFP_LO_REGS:1830 ALL_REGS:1830 MEM:1220
  r155 costs: LO_REGS:0 HI_REGS:122 CALLER_SAVE_REGS:122 EVEN_REG:122 GENERAL_REGS:122 VFP_D0_D7_REGS:1830 VFP_LO_REGS:1830 ALL_REGS:1830 MEM:1220
  r148 costs: LO_REGS:184 HI_REGS:552 CALLER_SAVE_REGS:552 EVEN_REG:552 GENERAL_REGS:368 VFP_D0_D7_REGS:8280 VFP_LO_REGS:8280 ALL_REGS:6900 MEM:5520
  r147 costs: LO_REGS:0 HI_REGS:122 CALLER_SAVE_REGS:122 EVEN_REG:122 GENERAL_REGS:122 VFP_D0_D7_REGS:1830 VFP_LO_REGS:1830 ALL_REGS:1830 MEM:1220
  r146 costs: LO_REGS:0 HI_REGS:122 CALLER_SAVE_REGS:122 EVEN_REG:122 GENERAL_REGS:122 VFP_D0_D7_REGS:1830 VFP_LO_REGS:1830 ALL_REGS:1830 MEM:1220
  r139 costs: LO_REGS:184 HI_REGS:552 CALLER_SAVE_REGS:552 EVEN_REG:552 GENERAL_REGS:368 VFP_D0_D7_REGS:8280 VFP_LO_REGS:8280 ALL_REGS:6900 MEM:5520
  r138 costs: LO_REGS:0 HI_REGS:122 CALLER_SAVE_REGS:122 EVEN_REG:122 GENERAL_REGS:122 VFP_D0_D7_REGS:1830 VFP_LO_REGS:1830 ALL_REGS:1830 MEM:1220
  r137 costs: LO_REGS:0 HI_REGS:122 CALLER_SAVE_REGS:122 EVEN_REG:122 GENERAL_REGS:122 VFP_D0_D7_REGS:1830 VFP_LO_REGS:1830 ALL_REGS:1830 MEM:1220
  r136 costs: LO_REGS:0 HI_REGS:488 CALLER_SAVE_REGS:488 EVEN_REG:488 GENERAL_REGS:488 VFP_D0_D7_REGS:51405 VFP_LO_REGS:51405 ALL_REGS:51405 MEM:34270
  r129 costs: LO_REGS:184 HI_REGS:552 CALLER_SAVE_REGS:552 EVEN_REG:552 GENERAL_REGS:368 VFP_D0_D7_REGS:8280 VFP_LO_REGS:8280 ALL_REGS:6900 MEM:5520
  r128 costs: LO_REGS:0 HI_REGS:122 CALLER_SAVE_REGS:122 EVEN_REG:122 GENERAL_REGS:122 VFP_D0_D7_REGS:1830 VFP_LO_REGS:1830 ALL_REGS:1830 MEM:1220
  r127 costs: LO_REGS:0 HI_REGS:122 CALLER_SAVE_REGS:122 EVEN_REG:122 GENERAL_REGS:122 VFP_D0_D7_REGS:1830 VFP_LO_REGS:1830 ALL_REGS:1830 MEM:1220
  r120 costs: LO_REGS:184 HI_REGS:552 CALLER_SAVE_REGS:552 EVEN_REG:552 GENERAL_REGS:368 VFP_D0_D7_REGS:8280 VFP_LO_REGS:8280 ALL_REGS:6900 MEM:5520

;;   ======================================================
;;   -- basic block 2 from 473 to 22 -- before reload
;;   ======================================================

;;	  0--> b  0: i 473 loc r0                                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  16 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  17 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  18 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  19 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  20 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 510 r257=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i 511 r258=r1                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 512 r259=r2                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 513 r260=r3                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i   2 r175=r257                               :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  5--> b  0: i   4 r177=r259                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i   5 r178=r260                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  21 r176=r258                               :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  22 {pc={(r258!=0)?L33:pc};clobber cc;}     :cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 8
;;   new head = 473
;;   new tail = 22

;;   ======================================================
;;   -- basic block 3 from 25 to 29 -- before reload
;;   ======================================================

;;	  0--> b  0: i  25 r181=zxn([r175+0x44])                   :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  27 r174=zxn(r181#0)                        :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  28 cc=cmp(r181,0x2)                        :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  29 pc={(cc!=0)?L79:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 25
;;   new tail = 29

;;   ======================================================
;;   -- basic block 4 from 519 to 519 -- before reload
;;   ======================================================

;;	  0--> b  0: i 519 pc=L472                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 519
;;   new tail = 519

;;   ======================================================
;;   -- basic block 5 from 35 to 36 -- before reload
;;   ======================================================

;;	  0--> b  0: i  35 cc=cmp(r176,0x4)                        :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  36 pc={(cc!=0)?L48:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 35
;;   new tail = 36

;;   ======================================================
;;   -- basic block 6 from 39 to 521 -- before reload
;;   ======================================================

;;	  0--> b  0: i  39 r184=zxn([r175+0x45])                   :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  45 {r164=r184==0x2;clobber cc;}            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 521 pc=L444                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 39
;;   new tail = 521

;;   ======================================================
;;   -- basic block 7 from 50 to 51 -- before reload
;;   ======================================================

;;	  0--> b  0: i  50 cc=cmp(r176,0x8)                        :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  51 pc={(cc!=0)?L63:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 50
;;   new tail = 51

;;   ======================================================
;;   -- basic block 8 from 54 to 523 -- before reload
;;   ======================================================

;;	  0--> b  0: i  54 r189=zxn([r175+0x46])                   :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  60 {r164=r189==0x2;clobber cc;}            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 523 pc=L444                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 54
;;   new tail = 523

;;   ======================================================
;;   -- basic block 9 from 66 to 525 -- before reload
;;   ======================================================

;;	  0--> b  0: i  66 r194=zxn([r175+0x47])                   :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  72 {r164=r194==0x2;clobber cc;}            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 525 pc=L444                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 66
;;   new tail = 525

;;   ======================================================
;;   -- basic block 10 from 76 to 78 -- before reload
;;   ======================================================

;;	  0--> b  0: i  76 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  78 {pc={(r176!=0)?L91:pc};clobber cc;}     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 76
;;   new tail = 78

;;   ======================================================
;;   -- basic block 11 from 82 to 527 -- before reload
;;   ======================================================

;;	  0--> b  0: i  82 r199=zxn([r175+0x44])                   :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  88 {r165=r199==0x1;clobber cc;}            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 527 pc=L436                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 82
;;   new tail = 527

;;   ======================================================
;;   -- basic block 12 from 93 to 94 -- before reload
;;   ======================================================

;;	  0--> b  0: i  93 cc=cmp(r176,0x4)                        :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  94 pc={(cc!=0)?L106:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 93
;;   new tail = 94

;;   ======================================================
;;   -- basic block 13 from 97 to 529 -- before reload
;;   ======================================================

;;	  0--> b  0: i  97 r204=zxn([r175+0x45])                   :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 103 {r165=r204==0x1;clobber cc;}            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 529 pc=L436                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 97
;;   new tail = 529

;;   ======================================================
;;   -- basic block 14 from 108 to 109 -- before reload
;;   ======================================================

;;	  0--> b  0: i 108 cc=cmp(r176,0x8)                        :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 109 pc={(cc!=0)?L120:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 108
;;   new tail = 109

;;   ======================================================
;;   -- basic block 15 from 112 to 116 -- before reload
;;   ======================================================

;;	  0--> b  0: i 112 r209=zxn([r175+0x46])                   :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 115 cc=cmp(r209,0x1)                        :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 116 pc={(cc==0)?L426:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 112
;;   new tail = 116

;;   ======================================================
;;   -- basic block 16 from 8 to 531 -- before reload
;;   ======================================================

;;	  0--> b  0: i   8 r174=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 531 pc=L472                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 8
;;   new tail = 531

;;   ======================================================
;;   -- basic block 17 from 123 to 127 -- before reload
;;   ======================================================

;;	  0--> b  0: i 123 r212=zxn([r175+0x47])                   :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 126 cc=cmp(r212,0x1)                        :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 127 pc={(cc==0)?L415:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 123
;;   new tail = 127

;;   ======================================================
;;   -- basic block 18 from 534 to 534 -- before reload
;;   ======================================================

;;	  0--> b  0: i 534 pc=L128                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 534
;;   new tail = 534

;;   ======================================================
;;   -- basic block 19 from 133 to 135 -- before reload
;;   ======================================================

;;	  0--> b  0: i 133 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 135 {pc={(r177!=0)?L139:pc};clobber cc;}    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 133
;;   new tail = 135

;;   ======================================================
;;   -- basic block 20 from 138 to 138 -- before reload
;;   ======================================================

;;	  0--> b  0: i 138 {pc={(r178!=0)?L128:pc};clobber cc;}    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 138
;;   new tail = 138

;;   ======================================================
;;   -- basic block 21 from 141 to 143 -- before reload
;;   ======================================================

;;	  0--> b  0: i 141 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 143 {pc={(r176!=0)?L151:pc};clobber cc;}    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 141
;;   new tail = 143

;;   ======================================================
;;   -- basic block 22 from 145 to 536 -- before reload
;;   ======================================================

;;	  0--> b  0: i 145 r213=0x2                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 147 [r175+0x44]=r213#0                      :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 148 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 536 pc=L183                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 145
;;   new tail = 536

;;   ======================================================
;;   -- basic block 23 from 153 to 154 -- before reload
;;   ======================================================

;;	  0--> b  0: i 153 cc=cmp(r176,0x4)                        :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 154 pc={(cc!=0)?L162:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 153
;;   new tail = 154

;;   ======================================================
;;   -- basic block 24 from 156 to 538 -- before reload
;;   ======================================================

;;	  0--> b  0: i 156 r215=0x2                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 158 [r175+0x45]=r215#0                      :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 159 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 538 pc=L218                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 156
;;   new tail = 538

;;   ======================================================
;;   -- basic block 25 from 164 to 165 -- before reload
;;   ======================================================

;;	  0--> b  0: i 164 cc=cmp(r176,0x8)                        :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 165 pc={(cc!=0)?L173:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 164
;;   new tail = 165

;;   ======================================================
;;   -- basic block 26 from 167 to 540 -- before reload
;;   ======================================================

;;	  0--> b  0: i 167 r217=0x2                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 169 [r175+0x46]=r217#0                      :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 170 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 540 pc=L253                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 167
;;   new tail = 540

;;   ======================================================
;;   -- basic block 27 from 175 to 179 -- before reload
;;   ======================================================

;;	  0--> b  0: i 175 r219=0x2                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 177 [r175+0x47]=r219#0                      :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 178 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 179 {pc={(leu(r176,0xc))?[r176*0x4+L180]:L459};clobber cc;clobber scratch;use L180;}:cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 175
;;   new tail = 179

;;   ======================================================
;;   -- basic block 28 from 185 to 206 -- before reload
;;   ======================================================

;;	  0--> b  0: i 185 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 186 r120=[r175+0x24]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 198 r3=r178                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 200 r1=r177                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 196 r225=[r175]                             :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  5--> b  0: i 199 r2=r225+0x34                            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 187 r221=`TIM_DMADelayPulseNCplt'           :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  7--> b  0: i 188 [r120+0x2c]=r221                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 189 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 190 r222=`TIM_DMADelayPulseHalfCplt'        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 191 [r120+0x30]=r222                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 192 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 193 r223=`TIM_DMAErrorCCxN'                 :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 11--> b  0: i 194 [r120+0x34]=r223                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 11--> b  0: i 195 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i 201 r0=r120                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 13--> b  0: i 202 {r0=call [`HAL_DMA_Start_IT'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+1(-3)VFP_LO_REGS+0(0)
;;	 14--> b  0: i 514 r261=r0                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 15--> b  0: i 206 {pc={(r261!=0)?L128:pc};clobber cc;}    :cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 15
;;   new head = 185
;;   new tail = 206

;;   ======================================================
;;   -- basic block 29 from 208 to 542 -- before reload
;;   ======================================================

;;	  0--> b  0: i 208 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 209 r136=[r175]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 210 r127=[r136+0xc]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 211 r128=r127|0x200                         :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 212 [r136+0xc]=r128                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 213 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 214 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 215 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 542 pc=L321                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 6
;;   new head = 208
;;   new tail = 542

;;   ======================================================
;;   -- basic block 30 from 220 to 241 -- before reload
;;   ======================================================

;;	  0--> b  0: i 220 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 221 r129=[r175+0x28]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 233 r3=r178                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 235 r1=r177                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 231 r231=[r175]                             :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  5--> b  0: i 234 r2=r231+0x38                            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 222 r227=`TIM_DMADelayPulseNCplt'           :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  7--> b  0: i 223 [r129+0x2c]=r227                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 224 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 225 r228=`TIM_DMADelayPulseHalfCplt'        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 226 [r129+0x30]=r228                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 227 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 228 r229=`TIM_DMAErrorCCxN'                 :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 11--> b  0: i 229 [r129+0x34]=r229                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 11--> b  0: i 230 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i 236 r0=r129                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 13--> b  0: i 237 {r0=call [`HAL_DMA_Start_IT'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+1(-3)VFP_LO_REGS+0(0)
;;	 14--> b  0: i 515 r262=r0                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 15--> b  0: i 241 {pc={(r262!=0)?L128:pc};clobber cc;}    :cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 15
;;   new head = 220
;;   new tail = 241

;;   ======================================================
;;   -- basic block 31 from 243 to 544 -- before reload
;;   ======================================================

;;	  0--> b  0: i 243 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 244 r136=[r175]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 245 r137=[r136+0xc]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 246 r138=r137|0x400                         :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 247 [r136+0xc]=r138                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 248 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 249 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 250 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 544 pc=L321                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 6
;;   new head = 243
;;   new tail = 544

;;   ======================================================
;;   -- basic block 32 from 255 to 276 -- before reload
;;   ======================================================

;;	  0--> b  0: i 255 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 256 r139=[r175+0x2c]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 268 r3=r178                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 270 r1=r177                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 266 r237=[r175]                             :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  5--> b  0: i 269 r2=r237+0x3c                            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 257 r233=`TIM_DMADelayPulseNCplt'           :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  7--> b  0: i 258 [r139+0x2c]=r233                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 259 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 260 r234=`TIM_DMADelayPulseHalfCplt'        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 261 [r139+0x30]=r234                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 262 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 263 r235=`TIM_DMAErrorCCxN'                 :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 11--> b  0: i 264 [r139+0x34]=r235                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 11--> b  0: i 265 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i 271 r0=r139                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 13--> b  0: i 272 {r0=call [`HAL_DMA_Start_IT'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+1(-3)VFP_LO_REGS+0(0)
;;	 14--> b  0: i 516 r263=r0                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 15--> b  0: i 276 {pc={(r263!=0)?L128:pc};clobber cc;}    :cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 15
;;   new head = 255
;;   new tail = 276

;;   ======================================================
;;   -- basic block 33 from 278 to 546 -- before reload
;;   ======================================================

;;	  0--> b  0: i 278 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 279 r136=[r175]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 280 r146=[r136+0xc]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 281 r147=r146|0x800                         :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 282 [r136+0xc]=r147                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 283 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 284 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 285 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 546 pc=L321                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 6
;;   new head = 278
;;   new tail = 546

;;   ======================================================
;;   -- basic block 34 from 290 to 311 -- before reload
;;   ======================================================

;;	  0--> b  0: i 290 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 291 r148=[r175+0x30]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 303 r3=r178                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 305 r1=r177                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 301 r243=[r175]                             :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  5--> b  0: i 304 r2=r243+0x40                            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 292 r239=`TIM_DMADelayPulseNCplt'           :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  7--> b  0: i 293 [r148+0x2c]=r239                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 294 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 295 r240=`TIM_DMADelayPulseHalfCplt'        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 296 [r148+0x30]=r240                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 297 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 298 r241=`TIM_DMAErrorCCxN'                 :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 11--> b  0: i 299 [r148+0x34]=r241                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 11--> b  0: i 300 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i 306 r0=r148                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 13--> b  0: i 307 {r0=call [`HAL_DMA_Start_IT'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+1(-3)VFP_LO_REGS+0(0)
;;	 14--> b  0: i 517 r264=r0                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 15--> b  0: i 311 {pc={(r264!=0)?L128:pc};clobber cc;}    :cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 15
;;   new head = 290
;;   new tail = 311

;;   ======================================================
;;   -- basic block 35 from 313 to 320 -- before reload
;;   ======================================================

;;	  0--> b  0: i 313 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 314 r136=[r175]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 315 r155=[r136+0xc]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 316 r156=r155|0x1000                        :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 317 [r136+0xc]=r156                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 318 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 319 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 320 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 313
;;   new tail = 320

;;   ======================================================
;;   -- basic block 36 from 323 to 355 -- before reload
;;   ======================================================

;;	  0--> b  0: i 323 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 324 loc [D#19]                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 325 loc D#18                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 326 loc r176                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 327 loc 0x4                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 328 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 329 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 330 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 336 r169=[r136+0x20]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 331 r245=r176&0x1f                          :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  2--> b  0: i 332 r246=0x4                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 333 r168=r246<<r245                         :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 334 loc r168                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 335 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 338 r171=~r168&r169                         :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 339 [r136+0x20]=r171                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 340 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 341 r172=[r136+0x20]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 353 r248=0x40012c00                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 342 r173=r168|r172                          :cortex_m4_ex:@GENERAL_REGS+1(-1)@VFP_LO_REGS+0(0)
;;	  9--> b  0: i 343 [r136+0x20]=r173                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 344 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 345 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 346 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 347 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 348 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 349 r157=[r136+0x44]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 12--> b  0: i 350 r158=r157|0x8000                        :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 13--> b  0: i 351 [r136+0x44]=r158                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 13--> b  0: i 352 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 14--> b  0: i 354 cc=cmp(r136,r248)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 15--> b  0: i 355 pc={(cc==0)?L383:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 15
;;   new head = 323
;;   new tail = 355

;;   ======================================================
;;   -- basic block 37 from 357 to 358 -- before reload
;;   ======================================================

;;	  0--> b  0: i 357 cc=cmp(r136,0x40000000)                 :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 358 pc={(cc==0)?L383:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 357
;;   new tail = 358

;;   ======================================================
;;   -- basic block 38 from 360 to 362 -- before reload
;;   ======================================================

;;	  0--> b  0: i 360 r249=0x40000400                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 361 cc=cmp(r136,r249)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 362 pc={(cc==0)?L383:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 360
;;   new tail = 362

;;   ======================================================
;;   -- basic block 39 from 364 to 366 -- before reload
;;   ======================================================

;;	  0--> b  0: i 364 r250=0x40000800                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 365 cc=cmp(r136,r250)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 366 pc={(cc==0)?L383:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 364
;;   new tail = 366

;;   ======================================================
;;   -- basic block 40 from 368 to 370 -- before reload
;;   ======================================================

;;	  0--> b  0: i 368 r251=0x40000c00                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 369 cc=cmp(r136,r251)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 370 pc={(cc==0)?L383:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 368
;;   new tail = 370

;;   ======================================================
;;   -- basic block 41 from 372 to 374 -- before reload
;;   ======================================================

;;	  0--> b  0: i 372 r252=0x40013400                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 373 cc=cmp(r136,r252)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 374 pc={(cc==0)?L383:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 372
;;   new tail = 374

;;   ======================================================
;;   -- basic block 42 from 376 to 378 -- before reload
;;   ======================================================

;;	  0--> b  0: i 376 r253=0x40014000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 377 cc=cmp(r136,r253)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 378 pc={(cc==0)?L383:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 376
;;   new tail = 378

;;   ======================================================
;;   -- basic block 43 from 380 to 382 -- before reload
;;   ======================================================

;;	  0--> b  0: i 380 r254=0x40015000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 381 cc=cmp(r136,r254)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 382 pc={(cc!=0)?L403:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 380
;;   new tail = 382

;;   ======================================================
;;   -- basic block 44 from 385 to 392 -- before reload
;;   ======================================================

;;	  0--> b  0: i 385 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 386 r159=[r136+0x8]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 573 r166=0x10007                            :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 574 r166=r159&r166                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 389 loc r166                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 390 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 391 cc=cmp(r166,0x6)                        :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 392 pc={(cc==0)?L463:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 385
;;   new tail = 392

;;   ======================================================
;;   -- basic block 45 from 394 to 395 -- before reload
;;   ======================================================

;;	  0--> b  0: i 394 cc=cmp(r166,0x10000)                    :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 395 pc={(cc==0)?L467:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 394
;;   new tail = 395

;;   ======================================================
;;   -- basic block 46 from 397 to 548 -- before reload
;;   ======================================================

;;	  0--> b  0: i 397 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 398 r160=[r136]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i   9 r174=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 399 r161=r160|0x1                           :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i 400 [r136]=r161                             :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 548 pc=L472                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 397
;;   new tail = 548

;;   ======================================================
;;   -- basic block 47 from 405 to 550 -- before reload
;;   ======================================================

;;	  0--> b  0: i 405 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 406 r162=[r136]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  11 r174=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 407 r163=r162|0x1                           :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i 408 [r136]=r163                             :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 550 pc=L472                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 405
;;   new tail = 550

;;   ======================================================
;;   -- basic block 48 from 7 to 552 -- before reload
;;   ======================================================

;;	  0--> b  0: i   7 r174=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 552 pc=L472                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 7
;;   new tail = 552

;;   ======================================================
;;   -- basic block 49 from 10 to 554 -- before reload
;;   ======================================================

;;	  0--> b  0: i  10 r174=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 554 pc=L472                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 10
;;   new tail = 554

;;   ======================================================
;;   -- basic block 50 from 12 to 556 -- before reload
;;   ======================================================

;;	  0--> b  0: i  12 r174=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 556 pc=L472                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 12
;;   new tail = 556

;;   ======================================================
;;   -- basic block 51 from 13 to 558 -- before reload
;;   ======================================================

;;	  0--> b  0: i  13 r174=0x2                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 411 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 558 pc=L472                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 13
;;   new tail = 558

;;   ======================================================
;;   -- basic block 52 from 417 to 419 -- before reload
;;   ======================================================

;;	  0--> b  0: i 417 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 419 {pc={(r177!=0)?L173:pc};clobber cc;}    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 417
;;   new tail = 419

;;   ======================================================
;;   -- basic block 53 from 422 to 422 -- before reload
;;   ======================================================

;;	  0--> b  0: i 422 {pc={(r178==0)?L173:pc};clobber cc;}    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 422
;;   new tail = 422

;;   ======================================================
;;   -- basic block 54 from 561 to 561 -- before reload
;;   ======================================================

;;	  0--> b  0: i 561 pc=L128                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 561
;;   new tail = 561

;;   ======================================================
;;   -- basic block 55 from 428 to 431 -- before reload
;;   ======================================================

;;	  0--> b  0: i 428 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 431 {pc={(r177!=0)?L432:pc};clobber cc;}    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 428
;;   new tail = 431

;;   ======================================================
;;   -- basic block 56 from 564 to 564 -- before reload
;;   ======================================================

;;	  0--> b  0: i 564 pc=L429                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 564
;;   new tail = 564

;;   ======================================================
;;   -- basic block 57 from 440 to 440 -- before reload
;;   ======================================================

;;	  0--> b  0: i 440 {pc={(r165!=0)?L438:pc};clobber cc;}    :cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 440
;;   new tail = 440

;;   ======================================================
;;   -- basic block 58 from 567 to 567 -- before reload
;;   ======================================================

;;	  0--> b  0: i 567 pc=L128                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 567
;;   new tail = 567

;;   ======================================================
;;   -- basic block 59 from 447 to 447 -- before reload
;;   ======================================================

;;	  0--> b  0: i 447 {pc={(r164==0)?L569:pc};clobber cc;}    :cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 447
;;   new tail = 447

;;   ======================================================
;;   -- basic block 60 from 571 to 571 -- before reload
;;   ======================================================

;;	  0--> b  0: i 571 pc=L471                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 571
;;   new tail = 571

;;   ======================================================
;;   -- basic block 61 from 453 to 454 -- before reload
;;   ======================================================

;;	  0--> b  0: i 453 r0=r174                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 454 use r0                                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 453
;;   new tail = 454


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_OCN_Start_DMA

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={10d,12u} r1={9d,5u} r2={9d,5u} r3={9d,5u} r7={1d,61u} r12={8d} r13={1d,65u} r14={5d} r15={4d} r16={5d} r17={5d} r18={5d} r19={5d} r20={5d} r21={5d} r22={5d} r23={5d} r24={5d} r25={5d} r26={5d} r27={5d} r28={5d} r29={5d} r30={5d} r31={5d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r53={4d} r54={4d} r55={4d} r56={4d} r57={4d} r58={4d} r59={4d} r60={4d} r61={4d} r62={4d} r63={4d} r64={4d} r65={4d} r66={4d} r67={4d} r68={4d} r69={4d} r70={4d} r71={4d} r72={4d} r73={4d} r74={4d} r75={4d} r76={4d} r77={4d} r78={4d} r79={4d} r80={4d} r81={4d} r82={4d} r83={4d} r84={4d} r85={4d} r86={4d} r87={4d} r88={4d} r89={4d} r90={4d} r91={4d} r92={4d} r93={4d} r94={4d} r95={4d} r96={4d} r97={4d} r98={4d} r99={4d} r100={43d,19u} r101={4d} r102={1d,61u} r103={1d,60u} r104={4d} r105={4d} r106={4d} r120={1d,4u} r127={1d,1u} r128={1d,1u} r129={1d,4u} r136={4d,27u,7e} r137={1d,1u} r138={1d,1u} r139={1d,4u} r146={1d,1u} r147={1d,1u} r148={1d,4u} r155={1d,1u} r156={1d,1u} r157={1d,1u} r158={1d,1u} r159={1d,1u} r160={1d,1u} r161={1d,1u} r162={1d,1u} r163={1d,1u} r164={3d,1u} r165={2d,1u} r166={2d,4u} r168={1d,3u} r169={1d,1u} r171={1d,1u} r172={1d,1u} r173={1d,1u} r174={8d,1u} r175={1d,24u} r176={1d,12u} r177={1d,7u} r178={1d,6u} r181={1d,2u} r184={1d,1u} r189={1d,1u} r194={1d,1u} r199={1d,1u} r204={1d,1u} r209={1d,1u} r212={1d,1u} r213={1d,1u} r215={1d,1u} r217={1d,1u} r219={1d,1u} r221={1d,1u} r222={1d,1u} r223={1d,1u} r225={1d,1u} r227={1d,1u} r228={1d,1u} r229={1d,1u} r231={1d,1u} r233={1d,1u} r234={1d,1u} r235={1d,1u} r237={1d,1u} r239={1d,1u} r240={1d,1u} r241={1d,1u} r243={1d,1u} r245={1d,1u,1e} r246={1d,1u} r248={1d,1u} r249={1d,1u} r250={1d,1u} r251={1d,1u} r252={1d,1u} r253={1d,1u} r254={1d,1u} r257={1d,1u} r258={1d,2u} r259={1d,1u} r260={1d,1u} r261={1d,1u} r262={1d,1u} r263={1d,1u} r264={1d,1u} 
;;    total ref usage 966{497d,461u,8e} in 286{282 regular + 4 call} insns.
(note 1 0 14 NOTE_INSN_DELETED)
(note 14 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 14 6 2 NOTE_INSN_DELETED)
(note 6 3 473 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 473 6 16 2 (var_location:SI D#19 (reg:SI 0 r0 [ htim ])) -1
     (nil))
(debug_insn 16 473 17 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":909:3 -1
     (nil))
(debug_insn 17 16 18 2 (var_location:QI status (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":909:21 -1
     (nil))
(debug_insn 18 17 19 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":910:3 -1
     (nil))
(debug_insn 19 18 20 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":913:3 -1
     (nil))
(debug_insn 20 19 510 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":916:3 -1
     (nil))
(insn 510 20 511 2 (set (reg:SI 257)
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":908:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(insn 511 510 512 2 (set (reg:SI 258)
        (reg:SI 1 r1 [ Channel ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":908:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ Channel ])
        (nil)))
(insn 512 511 513 2 (set (reg:SI 259)
        (reg:SI 2 r2 [ pData ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":908:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [ pData ])
        (nil)))
(insn 513 512 2 2 (set (reg:SI 260)
        (reg:SI 3 r3 [ Length ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":908:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [ Length ])
        (nil)))
(insn 2 513 4 2 (set (reg/v/f:SI 175 [ htim ])
        (reg:SI 257)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":908:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 257)
        (nil)))
(insn 4 2 5 2 (set (reg/v/f:SI 177 [ pData ])
        (reg:SI 259)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":908:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 259)
        (nil)))
(insn 5 4 21 2 (set (reg/v:SI 178 [ Length ])
        (reg:SI 260)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":908:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 260)
        (nil)))
(insn 21 5 22 2 (set (reg/v:SI 176 [ Channel ])
        (reg:SI 258)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":916:46 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 22 21 23 2 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 258)
                        (const_int 0 [0]))
                    (label_ref 33)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":916:46 1025 {*thumb2_cbnz}
     (expr_list:REG_DEAD (reg:SI 258)
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 536870916 (nil))))
 -> 33)
(note 23 22 25 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 25 23 27 3 (set (reg:SI 181 [ htim_64(D)->ChannelNState[0] ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 175 [ htim ])
                    (const_int 68 [0x44])) [0 htim_64(D)->ChannelNState[0]+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":916:7 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 27 25 28 3 (set (reg:SI 174 [ <retval> ])
        (zero_extend:SI (subreg:QI (reg:SI 181 [ htim_64(D)->ChannelNState[0] ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":916:7 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 28 27 29 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 181 [ htim_64(D)->ChannelNState[0] ])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":916:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 181 [ htim_64(D)->ChannelNState[0] ])
        (nil)))
(jump_insn 29 28 518 3 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 79)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":916:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 840525100 (nil)))
 -> 79)
(note 518 29 519 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(jump_insn 519 518 520 4 (set (pc)
        (label_ref 472)) 284 {*arm_jump}
     (nil)
 -> 472)
(barrier 520 519 33)
(code_label 33 520 34 5 202 (nil) [1 uses])
(note 34 33 35 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 35 34 36 5 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 176 [ Channel ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":916:46 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 36 35 37 5 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 48)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":916:46 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 48)
(note 37 36 41 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(note 41 37 42 6 NOTE_INSN_DELETED)
(note 42 41 43 6 NOTE_INSN_DELETED)
(note 43 42 39 6 NOTE_INSN_DELETED)
(insn 39 43 45 6 (set (reg:SI 184 [ htim_64(D)->ChannelNState[1] ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 175 [ htim ])
                    (const_int 69 [0x45])) [0 htim_64(D)->ChannelNState[1]+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":916:7 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 45 39 521 6 (parallel [
            (set (reg:SI 164 [ iftmp.21_65 ])
                (eq:SI (reg:SI 184 [ htim_64(D)->ChannelNState[1] ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":916:46 330 {*compare_scc}
     (expr_list:REG_DEAD (reg:SI 184 [ htim_64(D)->ChannelNState[1] ])
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (nil))))
(jump_insn 521 45 522 6 (set (pc)
        (label_ref 444)) 284 {*arm_jump}
     (nil)
 -> 444)
(barrier 522 521 48)
(code_label 48 522 49 7 205 (nil) [1 uses])
(note 49 48 50 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 50 49 51 7 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 176 [ Channel ])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":916:46 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 51 50 52 7 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 63)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":916:46 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 63)
(note 52 51 56 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(note 56 52 57 8 NOTE_INSN_DELETED)
(note 57 56 58 8 NOTE_INSN_DELETED)
(note 58 57 54 8 NOTE_INSN_DELETED)
(insn 54 58 60 8 (set (reg:SI 189 [ htim_64(D)->ChannelNState[2] ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 175 [ htim ])
                    (const_int 70 [0x46])) [0 htim_64(D)->ChannelNState[2]+0 S1 A16]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":916:7 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 60 54 523 8 (parallel [
            (set (reg:SI 164 [ iftmp.21_65 ])
                (eq:SI (reg:SI 189 [ htim_64(D)->ChannelNState[2] ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":916:46 330 {*compare_scc}
     (expr_list:REG_DEAD (reg:SI 189 [ htim_64(D)->ChannelNState[2] ])
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (nil))))
(jump_insn 523 60 524 8 (set (pc)
        (label_ref 444)) 284 {*arm_jump}
     (nil)
 -> 444)
(barrier 524 523 63)
(code_label 63 524 64 9 207 (nil) [1 uses])
(note 64 63 68 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(note 68 64 69 9 NOTE_INSN_DELETED)
(note 69 68 70 9 NOTE_INSN_DELETED)
(note 70 69 66 9 NOTE_INSN_DELETED)
(insn 66 70 72 9 (set (reg:SI 194 [ htim_64(D)->ChannelNState[3] ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 175 [ htim ])
                    (const_int 71 [0x47])) [0 htim_64(D)->ChannelNState[3]+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":916:7 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 72 66 525 9 (parallel [
            (set (reg:SI 164 [ iftmp.21_65 ])
                (eq:SI (reg:SI 194 [ htim_64(D)->ChannelNState[3] ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":916:46 330 {*compare_scc}
     (expr_list:REG_DEAD (reg:SI 194 [ htim_64(D)->ChannelNState[3] ])
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (nil))))
(jump_insn 525 72 526 9 (set (pc)
        (label_ref 444)) 284 {*arm_jump}
     (nil)
 -> 444)
(barrier 526 525 569)
(code_label 569 526 75 10 245 (nil) [1 uses])
(note 75 569 77 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(note 77 75 76 10 NOTE_INSN_DELETED)
(debug_insn 76 77 78 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":920:8 -1
     (nil))
(jump_insn 78 76 79 10 (parallel [
            (set (pc)
                (if_then_else (ne (reg/v:SI 176 [ Channel ])
                        (const_int 0 [0]))
                    (label_ref 91)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":920:51 1025 {*thumb2_cbnz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1073741828 (nil)))
 -> 91)
(code_label 79 78 80 11 204 (nil) [1 uses])
(note 80 79 84 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(note 84 80 85 11 NOTE_INSN_DELETED)
(note 85 84 86 11 NOTE_INSN_DELETED)
(note 86 85 82 11 NOTE_INSN_DELETED)
(insn 82 86 88 11 (set (reg:SI 199 [ htim_64(D)->ChannelNState[0] ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 175 [ htim ])
                    (const_int 68 [0x44])) [0 htim_64(D)->ChannelNState[0]+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":920:12 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 88 82 527 11 (parallel [
            (set (reg:SI 165 [ iftmp.22_72 ])
                (eq:SI (reg:SI 199 [ htim_64(D)->ChannelNState[0] ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":920:51 330 {*compare_scc}
     (expr_list:REG_DEAD (reg:SI 199 [ htim_64(D)->ChannelNState[0] ])
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (nil))))
(jump_insn 527 88 528 11 (set (pc)
        (label_ref 436)) 284 {*arm_jump}
     (nil)
 -> 436)
(barrier 528 527 91)
(code_label 91 528 92 12 208 (nil) [1 uses])
(note 92 91 93 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 93 92 94 12 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 176 [ Channel ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":920:51 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 94 93 95 12 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 106)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":920:51 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 106)
(note 95 94 99 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(note 99 95 100 13 NOTE_INSN_DELETED)
(note 100 99 101 13 NOTE_INSN_DELETED)
(note 101 100 97 13 NOTE_INSN_DELETED)
(insn 97 101 103 13 (set (reg:SI 204 [ htim_64(D)->ChannelNState[1] ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 175 [ htim ])
                    (const_int 69 [0x45])) [0 htim_64(D)->ChannelNState[1]+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":920:12 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 103 97 529 13 (parallel [
            (set (reg:SI 165 [ iftmp.22_72 ])
                (eq:SI (reg:SI 204 [ htim_64(D)->ChannelNState[1] ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":920:51 330 {*compare_scc}
     (expr_list:REG_DEAD (reg:SI 204 [ htim_64(D)->ChannelNState[1] ])
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (nil))))
(jump_insn 529 103 530 13 (set (pc)
        (label_ref 436)) 284 {*arm_jump}
     (nil)
 -> 436)
(barrier 530 529 106)
(code_label 106 530 107 14 210 (nil) [1 uses])
(note 107 106 108 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 108 107 109 14 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 176 [ Channel ])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":920:51 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 109 108 110 14 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 120)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":920:51 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 120)
(note 110 109 114 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(note 114 110 112 15 NOTE_INSN_DELETED)
(insn 112 114 115 15 (set (reg:SI 209 [ htim_64(D)->ChannelNState[2] ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 175 [ htim ])
                    (const_int 70 [0x46])) [0 htim_64(D)->ChannelNState[2]+0 S1 A16]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":920:12 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 115 112 116 15 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 209 [ htim_64(D)->ChannelNState[2] ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":920:11 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 209 [ htim_64(D)->ChannelNState[2] ])
        (nil)))
(jump_insn 116 115 128 15 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 426)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":920:11 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 426)
(code_label 128 116 117 16 214 (nil) [8 uses])
(note 117 128 8 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 8 117 531 16 (set (reg:SI 174 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":933:12 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 531 8 532 16 (set (pc)
        (label_ref 472)) 284 {*arm_jump}
     (nil)
 -> 472)
(barrier 532 531 120)
(code_label 120 532 121 17 211 (nil) [1 uses])
(note 121 120 125 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(note 125 121 123 17 NOTE_INSN_DELETED)
(insn 123 125 126 17 (set (reg:SI 212 [ htim_64(D)->ChannelNState[3] ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 175 [ htim ])
                    (const_int 71 [0x47])) [0 htim_64(D)->ChannelNState[3]+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":920:12 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 126 123 127 17 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 212 [ htim_64(D)->ChannelNState[3] ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":920:11 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 212 [ htim_64(D)->ChannelNState[3] ])
        (nil)))
(jump_insn 127 126 533 17 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 415)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":920:11 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 415)
(note 533 127 534 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(jump_insn 534 533 535 18 (set (pc)
        (label_ref 128)) 284 {*arm_jump}
     (nil)
 -> 128)
(barrier 535 534 438)
(code_label 438 535 132 19 229 (nil) [1 uses])
(note 132 438 134 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(note 134 132 133 19 NOTE_INSN_DELETED)
(debug_insn 133 134 135 19 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":922:5 -1
     (nil))
(jump_insn 135 133 429 19 (parallel [
            (set (pc)
                (if_then_else (ne (reg/v/f:SI 177 [ pData ])
                        (const_int 0 [0]))
                    (label_ref 139)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":922:8 1025 {*thumb2_cbnz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 139)
(code_label 429 135 136 20 227 (nil) [1 uses])
(note 136 429 137 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(note 137 136 138 20 NOTE_INSN_DELETED)
(jump_insn 138 137 139 20 (parallel [
            (set (pc)
                (if_then_else (ne (reg/v:SI 178 [ Length ])
                        (const_int 0 [0]))
                    (label_ref 128)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":922:25 1025 {*thumb2_cbnz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 128)
(code_label 139 138 140 21 215 (nil) [1 uses])
(note 140 139 142 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(note 142 140 141 21 NOTE_INSN_DELETED)
(debug_insn 141 142 143 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":928:7 -1
     (nil))
(jump_insn 143 141 144 21 (parallel [
            (set (pc)
                (if_then_else (ne (reg/v:SI 176 [ Channel ])
                        (const_int 0 [0]))
                    (label_ref 151)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":928:7 1025 {*thumb2_cbnz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 300975468 (nil)))
 -> 151)
(note 144 143 145 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(insn 145 144 147 22 (set (reg:SI 213)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":928:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 147 145 148 22 (set (mem/v:QI (plus:SI (reg/v/f:SI 175 [ htim ])
                (const_int 68 [0x44])) [0 htim_64(D)->ChannelNState[0]+0 S1 A32])
        (subreg:QI (reg:SI 213) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":928:7 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 213)
        (nil)))
(debug_insn 148 147 536 22 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":936:3 -1
     (nil))
(jump_insn 536 148 537 22 (set (pc)
        (label_ref 183)) 284 {*arm_jump}
     (nil)
 -> 183)
(barrier 537 536 151)
(code_label 151 537 152 23 216 (nil) [1 uses])
(note 152 151 153 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(insn 153 152 154 23 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 176 [ Channel ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":928:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 154 153 155 23 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 162)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":928:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 136404516 (nil)))
 -> 162)
(note 155 154 156 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(insn 156 155 158 24 (set (reg:SI 215)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":928:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 158 156 159 24 (set (mem/v:QI (plus:SI (reg/v/f:SI 175 [ htim ])
                (const_int 69 [0x45])) [0 htim_64(D)->ChannelNState[1]+0 S1 A8])
        (subreg:QI (reg:SI 215) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":928:7 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 215)
        (nil)))
(debug_insn 159 158 538 24 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":936:3 -1
     (nil))
(jump_insn 538 159 539 24 (set (pc)
        (label_ref 218)) 284 {*arm_jump}
     (nil)
 -> 218)
(barrier 539 538 162)
(code_label 162 539 163 25 218 (nil) [1 uses])
(note 163 162 164 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(insn 164 163 165 25 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 176 [ Channel ])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":928:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 165 164 432 25 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 173)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":928:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 4 (nil)))
 -> 173)
(code_label 432 165 166 26 228 (nil) [1 uses])
(note 166 432 167 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
(insn 167 166 169 26 (set (reg:SI 217)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":928:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 169 167 170 26 (set (mem/v:QI (plus:SI (reg/v/f:SI 175 [ htim ])
                (const_int 70 [0x46])) [0 htim_64(D)->ChannelNState[2]+0 S1 A16])
        (subreg:QI (reg:SI 217) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":928:7 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 217)
        (nil)))
(debug_insn 170 169 540 26 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":936:3 -1
     (nil))
(jump_insn 540 170 541 26 (set (pc)
        (label_ref 253)) 284 {*arm_jump}
     (nil)
 -> 253)
(barrier 541 540 173)
(code_label 173 541 174 27 220 (nil) [3 uses])
(note 174 173 175 27 [bb 27] NOTE_INSN_BASIC_BLOCK)
(insn 175 174 177 27 (set (reg:SI 219)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":928:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 177 175 178 27 (set (mem/v:QI (plus:SI (reg/v/f:SI 175 [ htim ])
                (const_int 71 [0x47])) [0 htim_64(D)->ChannelNState[3]+0 S1 A8])
        (subreg:QI (reg:SI 219) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":928:7 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 219)
        (nil)))
(debug_insn 178 177 179 27 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":936:3 -1
     (nil))
(jump_insn 179 178 180 27 (parallel [
            (set (pc)
                (if_then_else (leu (reg/v:SI 176 [ Channel ])
                        (const_int 12 [0xc]))
                    (mem/u/c:SI (plus:SI (mult:SI (reg/v:SI 176 [ Channel ])
                                (const_int 4 [0x4]))
                            (label_ref:SI 180)) [0  S4 A32])
                    (label_ref:SI 459)))
            (clobber (reg:CC 100 cc))
            (clobber (scratch:SI))
            (use (label_ref:SI 180))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":936:3 1007 {*thumb2_casesi_internal}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (insn_list:REG_LABEL_TARGET 459 (insn_list:REG_LABEL_TARGET 409 (nil))))
 -> 180)
(code_label 180 179 181 223 (nil) [2 uses])
(jump_table_data 181 180 182 (addr_diff_vec:SI (label_ref:SI 180)
         [
            (label_ref:SI 183)
            (label_ref:SI 459)
            (label_ref:SI 459)
            (label_ref:SI 459)
            (label_ref:SI 218)
            (label_ref:SI 459)
            (label_ref:SI 459)
            (label_ref:SI 459)
            (label_ref:SI 253)
            (label_ref:SI 459)
            (label_ref:SI 459)
            (label_ref:SI 459)
            (label_ref:SI 288)
        ]
        (const_int 0 [0])
        (const_int 0 [0])))
(barrier 182 181 183)
(code_label 183 182 184 28 217 (nil) [2 uses])
(note 184 183 197 28 [bb 28] NOTE_INSN_BASIC_BLOCK)
(note 197 184 203 28 NOTE_INSN_DELETED)
(note 203 197 205 28 NOTE_INSN_DELETED)
(note 205 203 185 28 NOTE_INSN_DELETED)
(debug_insn 185 205 186 28 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":941:7 -1
     (nil))
(insn 186 185 198 28 (set (reg/f:SI 120 [ _9 ])
        (mem/f:SI (plus:SI (reg/v/f:SI 175 [ htim ])
                (const_int 36 [0x24])) [5 htim_64(D)->hdma[1]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":941:17 728 {*thumb2_movsi_vfp}
     (nil))
(insn 198 186 200 28 (set (reg:SI 3 r3)
        (reg/v:SI 178 [ Length ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":948:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 178 [ Length ])
        (nil)))
(insn 200 198 196 28 (set (reg:SI 1 r1)
        (reg/v/f:SI 177 [ pData ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":948:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 177 [ pData ])
        (nil)))
(insn 196 200 199 28 (set (reg/f:SI 225 [ htim_64(D)->Instance ])
        (mem/f:SI (reg/v/f:SI 175 [ htim ]) [3 htim_64(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":948:83 728 {*thumb2_movsi_vfp}
     (nil))
(insn 199 196 187 28 (set (reg:SI 2 r2)
        (plus:SI (reg/f:SI 225 [ htim_64(D)->Instance ])
            (const_int 52 [0x34]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":948:11 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/f:SI 225 [ htim_64(D)->Instance ])
        (nil)))
(insn 187 199 188 28 (set (reg/f:SI 221)
        (symbol_ref:SI ("TIM_DMADelayPulseNCplt") [flags 0x3]  <function_decl 0000000006b32b00 TIM_DMADelayPulseNCplt>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":941:52 728 {*thumb2_movsi_vfp}
     (nil))
(insn 188 187 189 28 (set (mem/f:SI (plus:SI (reg/f:SI 120 [ _9 ])
                (const_int 44 [0x2c])) [10 _9->XferCpltCallback+0 S4 A32])
        (reg/f:SI 221)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":941:52 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 221)
        (nil)))
(debug_insn 189 188 190 28 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":942:7 -1
     (nil))
(insn 190 189 191 28 (set (reg/f:SI 222)
        (symbol_ref:SI ("TIM_DMADelayPulseHalfCplt") [flags 0x41]  <function_decl 0000000006bc6e00 TIM_DMADelayPulseHalfCplt>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":942:56 728 {*thumb2_movsi_vfp}
     (nil))
(insn 191 190 192 28 (set (mem/f:SI (plus:SI (reg/f:SI 120 [ _9 ])
                (const_int 48 [0x30])) [10 _9->XferHalfCpltCallback+0 S4 A32])
        (reg/f:SI 222)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":942:56 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 222)
        (nil)))
(debug_insn 192 191 193 28 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":945:7 -1
     (nil))
(insn 193 192 194 28 (set (reg/f:SI 223)
        (symbol_ref:SI ("TIM_DMAErrorCCxN") [flags 0x3]  <function_decl 0000000006b32c00 TIM_DMAErrorCCxN>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":945:53 728 {*thumb2_movsi_vfp}
     (nil))
(insn 194 193 195 28 (set (mem/f:SI (plus:SI (reg/f:SI 120 [ _9 ])
                (const_int 52 [0x34])) [10 _9->XferErrorCallback+0 S4 A32])
        (reg/f:SI 223)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":945:53 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 223)
        (nil)))
(debug_insn 195 194 201 28 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":948:7 -1
     (nil))
(insn 201 195 202 28 (set (reg:SI 0 r0)
        (reg/f:SI 120 [ _9 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":948:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 120 [ _9 ])
        (nil)))
(call_insn 202 201 514 28 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_DMA_Start_IT") [flags 0x41]  <function_decl 0000000006873b00 HAL_DMA_Start_IT>) [0 HAL_DMA_Start_IT S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":948:11 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_DMA_Start_IT") [flags 0x41]  <function_decl 0000000006873b00 HAL_DMA_Start_IT>)
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (nil)))))))
(insn 514 202 206 28 (set (reg:SI 261)
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":948:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(jump_insn 206 514 207 28 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 261)
                        (const_int 0 [0]))
                    (label_ref 128)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":948:10 1025 {*thumb2_cbnz}
     (expr_list:REG_DEAD (reg:SI 261)
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 365072228 (nil))))
 -> 128)
(note 207 206 208 29 [bb 29] NOTE_INSN_BASIC_BLOCK)
(debug_insn 208 207 209 29 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":955:7 -1
     (nil))
(insn 209 208 210 29 (set (reg/f:SI 136 [ _26 ])
        (mem/f:SI (reg/v/f:SI 175 [ htim ]) [3 htim_64(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":955:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 175 [ htim ])
        (nil)))
(insn 210 209 211 29 (set (reg:SI 127 [ _17 ])
        (mem/v:SI (plus:SI (reg/f:SI 136 [ _26 ])
                (const_int 12 [0xc])) [1 _16->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":955:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 211 210 212 29 (set (reg:SI 128 [ _18 ])
        (ior:SI (reg:SI 127 [ _17 ])
            (const_int 512 [0x200]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":955:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 127 [ _17 ])
        (nil)))
(insn 212 211 213 29 (set (mem/v:SI (plus:SI (reg/f:SI 136 [ _26 ])
                (const_int 12 [0xc])) [1 _16->DIER+0 S4 A32])
        (reg:SI 128 [ _18 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":955:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 128 [ _18 ])
        (nil)))
(debug_insn 213 212 214 29 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":956:7 -1
     (nil))
(debug_insn 214 213 215 29 (var_location:QI status (const_int 0 [0])) -1
     (nil))
(debug_insn 215 214 542 29 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1027:3 -1
     (nil))
(jump_insn 542 215 543 29 (set (pc)
        (label_ref 321)) 284 {*arm_jump}
     (nil)
 -> 321)
(barrier 543 542 218)
(code_label 218 543 219 30 219 (nil) [2 uses])
(note 219 218 232 30 [bb 30] NOTE_INSN_BASIC_BLOCK)
(note 232 219 238 30 NOTE_INSN_DELETED)
(note 238 232 240 30 NOTE_INSN_DELETED)
(note 240 238 220 30 NOTE_INSN_DELETED)
(debug_insn 220 240 221 30 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":962:7 -1
     (nil))
(insn 221 220 233 30 (set (reg/f:SI 129 [ _19 ])
        (mem/f:SI (plus:SI (reg/v/f:SI 175 [ htim ])
                (const_int 40 [0x28])) [5 htim_64(D)->hdma[2]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":962:17 728 {*thumb2_movsi_vfp}
     (nil))
(insn 233 221 235 30 (set (reg:SI 3 r3)
        (reg/v:SI 178 [ Length ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":969:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 178 [ Length ])
        (nil)))
(insn 235 233 231 30 (set (reg:SI 1 r1)
        (reg/v/f:SI 177 [ pData ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":969:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 177 [ pData ])
        (nil)))
(insn 231 235 234 30 (set (reg/f:SI 231 [ htim_64(D)->Instance ])
        (mem/f:SI (reg/v/f:SI 175 [ htim ]) [3 htim_64(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":969:83 728 {*thumb2_movsi_vfp}
     (nil))
(insn 234 231 222 30 (set (reg:SI 2 r2)
        (plus:SI (reg/f:SI 231 [ htim_64(D)->Instance ])
            (const_int 56 [0x38]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":969:11 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/f:SI 231 [ htim_64(D)->Instance ])
        (nil)))
(insn 222 234 223 30 (set (reg/f:SI 227)
        (symbol_ref:SI ("TIM_DMADelayPulseNCplt") [flags 0x3]  <function_decl 0000000006b32b00 TIM_DMADelayPulseNCplt>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":962:52 728 {*thumb2_movsi_vfp}
     (nil))
(insn 223 222 224 30 (set (mem/f:SI (plus:SI (reg/f:SI 129 [ _19 ])
                (const_int 44 [0x2c])) [10 _19->XferCpltCallback+0 S4 A32])
        (reg/f:SI 227)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":962:52 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 227)
        (nil)))
(debug_insn 224 223 225 30 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":963:7 -1
     (nil))
(insn 225 224 226 30 (set (reg/f:SI 228)
        (symbol_ref:SI ("TIM_DMADelayPulseHalfCplt") [flags 0x41]  <function_decl 0000000006bc6e00 TIM_DMADelayPulseHalfCplt>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":963:56 728 {*thumb2_movsi_vfp}
     (nil))
(insn 226 225 227 30 (set (mem/f:SI (plus:SI (reg/f:SI 129 [ _19 ])
                (const_int 48 [0x30])) [10 _19->XferHalfCpltCallback+0 S4 A32])
        (reg/f:SI 228)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":963:56 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 228)
        (nil)))
(debug_insn 227 226 228 30 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":966:7 -1
     (nil))
(insn 228 227 229 30 (set (reg/f:SI 229)
        (symbol_ref:SI ("TIM_DMAErrorCCxN") [flags 0x3]  <function_decl 0000000006b32c00 TIM_DMAErrorCCxN>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":966:53 728 {*thumb2_movsi_vfp}
     (nil))
(insn 229 228 230 30 (set (mem/f:SI (plus:SI (reg/f:SI 129 [ _19 ])
                (const_int 52 [0x34])) [10 _19->XferErrorCallback+0 S4 A32])
        (reg/f:SI 229)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":966:53 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 229)
        (nil)))
(debug_insn 230 229 236 30 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":969:7 -1
     (nil))
(insn 236 230 237 30 (set (reg:SI 0 r0)
        (reg/f:SI 129 [ _19 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":969:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 129 [ _19 ])
        (nil)))
(call_insn 237 236 515 30 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_DMA_Start_IT") [flags 0x41]  <function_decl 0000000006873b00 HAL_DMA_Start_IT>) [0 HAL_DMA_Start_IT S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":969:11 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_DMA_Start_IT") [flags 0x41]  <function_decl 0000000006873b00 HAL_DMA_Start_IT>)
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (nil)))))))
(insn 515 237 241 30 (set (reg:SI 262)
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":969:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(jump_insn 241 515 242 30 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 262)
                        (const_int 0 [0]))
                    (label_ref 128)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":969:10 1025 {*thumb2_cbnz}
     (expr_list:REG_DEAD (reg:SI 262)
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 365072228 (nil))))
 -> 128)
(note 242 241 243 31 [bb 31] NOTE_INSN_BASIC_BLOCK)
(debug_insn 243 242 244 31 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":976:7 -1
     (nil))
(insn 244 243 245 31 (set (reg/f:SI 136 [ _26 ])
        (mem/f:SI (reg/v/f:SI 175 [ htim ]) [3 htim_64(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":976:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 175 [ htim ])
        (nil)))
(insn 245 244 246 31 (set (reg:SI 137 [ _27 ])
        (mem/v:SI (plus:SI (reg/f:SI 136 [ _26 ])
                (const_int 12 [0xc])) [1 _26->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":976:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 246 245 247 31 (set (reg:SI 138 [ _28 ])
        (ior:SI (reg:SI 137 [ _27 ])
            (const_int 1024 [0x400]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":976:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 137 [ _27 ])
        (nil)))
(insn 247 246 248 31 (set (mem/v:SI (plus:SI (reg/f:SI 136 [ _26 ])
                (const_int 12 [0xc])) [1 _26->DIER+0 S4 A32])
        (reg:SI 138 [ _28 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":976:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 138 [ _28 ])
        (nil)))
(debug_insn 248 247 249 31 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":977:7 -1
     (nil))
(debug_insn 249 248 250 31 (var_location:QI status (const_int 0 [0])) -1
     (nil))
(debug_insn 250 249 544 31 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1027:3 -1
     (nil))
(jump_insn 544 250 545 31 (set (pc)
        (label_ref 321)) 284 {*arm_jump}
     (nil)
 -> 321)
(barrier 545 544 253)
(code_label 253 545 254 32 221 (nil) [2 uses])
(note 254 253 267 32 [bb 32] NOTE_INSN_BASIC_BLOCK)
(note 267 254 273 32 NOTE_INSN_DELETED)
(note 273 267 275 32 NOTE_INSN_DELETED)
(note 275 273 255 32 NOTE_INSN_DELETED)
(debug_insn 255 275 256 32 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":983:7 -1
     (nil))
(insn 256 255 268 32 (set (reg/f:SI 139 [ _29 ])
        (mem/f:SI (plus:SI (reg/v/f:SI 175 [ htim ])
                (const_int 44 [0x2c])) [5 htim_64(D)->hdma[3]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":983:17 728 {*thumb2_movsi_vfp}
     (nil))
(insn 268 256 270 32 (set (reg:SI 3 r3)
        (reg/v:SI 178 [ Length ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":990:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 178 [ Length ])
        (nil)))
(insn 270 268 266 32 (set (reg:SI 1 r1)
        (reg/v/f:SI 177 [ pData ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":990:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 177 [ pData ])
        (nil)))
(insn 266 270 269 32 (set (reg/f:SI 237 [ htim_64(D)->Instance ])
        (mem/f:SI (reg/v/f:SI 175 [ htim ]) [3 htim_64(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":990:83 728 {*thumb2_movsi_vfp}
     (nil))
(insn 269 266 257 32 (set (reg:SI 2 r2)
        (plus:SI (reg/f:SI 237 [ htim_64(D)->Instance ])
            (const_int 60 [0x3c]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":990:11 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/f:SI 237 [ htim_64(D)->Instance ])
        (nil)))
(insn 257 269 258 32 (set (reg/f:SI 233)
        (symbol_ref:SI ("TIM_DMADelayPulseNCplt") [flags 0x3]  <function_decl 0000000006b32b00 TIM_DMADelayPulseNCplt>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":983:52 728 {*thumb2_movsi_vfp}
     (nil))
(insn 258 257 259 32 (set (mem/f:SI (plus:SI (reg/f:SI 139 [ _29 ])
                (const_int 44 [0x2c])) [10 _29->XferCpltCallback+0 S4 A32])
        (reg/f:SI 233)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":983:52 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 233)
        (nil)))
(debug_insn 259 258 260 32 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":984:7 -1
     (nil))
(insn 260 259 261 32 (set (reg/f:SI 234)
        (symbol_ref:SI ("TIM_DMADelayPulseHalfCplt") [flags 0x41]  <function_decl 0000000006bc6e00 TIM_DMADelayPulseHalfCplt>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":984:56 728 {*thumb2_movsi_vfp}
     (nil))
(insn 261 260 262 32 (set (mem/f:SI (plus:SI (reg/f:SI 139 [ _29 ])
                (const_int 48 [0x30])) [10 _29->XferHalfCpltCallback+0 S4 A32])
        (reg/f:SI 234)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":984:56 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 234)
        (nil)))
(debug_insn 262 261 263 32 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":987:7 -1
     (nil))
(insn 263 262 264 32 (set (reg/f:SI 235)
        (symbol_ref:SI ("TIM_DMAErrorCCxN") [flags 0x3]  <function_decl 0000000006b32c00 TIM_DMAErrorCCxN>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":987:53 728 {*thumb2_movsi_vfp}
     (nil))
(insn 264 263 265 32 (set (mem/f:SI (plus:SI (reg/f:SI 139 [ _29 ])
                (const_int 52 [0x34])) [10 _29->XferErrorCallback+0 S4 A32])
        (reg/f:SI 235)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":987:53 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 235)
        (nil)))
(debug_insn 265 264 271 32 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":990:7 -1
     (nil))
(insn 271 265 272 32 (set (reg:SI 0 r0)
        (reg/f:SI 139 [ _29 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":990:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 139 [ _29 ])
        (nil)))
(call_insn 272 271 516 32 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_DMA_Start_IT") [flags 0x41]  <function_decl 0000000006873b00 HAL_DMA_Start_IT>) [0 HAL_DMA_Start_IT S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":990:11 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_DMA_Start_IT") [flags 0x41]  <function_decl 0000000006873b00 HAL_DMA_Start_IT>)
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (nil)))))))
(insn 516 272 276 32 (set (reg:SI 263)
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":990:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(jump_insn 276 516 277 32 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 263)
                        (const_int 0 [0]))
                    (label_ref 128)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":990:10 1025 {*thumb2_cbnz}
     (expr_list:REG_DEAD (reg:SI 263)
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 365072228 (nil))))
 -> 128)
(note 277 276 278 33 [bb 33] NOTE_INSN_BASIC_BLOCK)
(debug_insn 278 277 279 33 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":997:7 -1
     (nil))
(insn 279 278 280 33 (set (reg/f:SI 136 [ _26 ])
        (mem/f:SI (reg/v/f:SI 175 [ htim ]) [3 htim_64(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":997:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 175 [ htim ])
        (nil)))
(insn 280 279 281 33 (set (reg:SI 146 [ _37 ])
        (mem/v:SI (plus:SI (reg/f:SI 136 [ _26 ])
                (const_int 12 [0xc])) [1 _36->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":997:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 281 280 282 33 (set (reg:SI 147 [ _38 ])
        (ior:SI (reg:SI 146 [ _37 ])
            (const_int 2048 [0x800]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":997:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 146 [ _37 ])
        (nil)))
(insn 282 281 283 33 (set (mem/v:SI (plus:SI (reg/f:SI 136 [ _26 ])
                (const_int 12 [0xc])) [1 _36->DIER+0 S4 A32])
        (reg:SI 147 [ _38 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":997:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 147 [ _38 ])
        (nil)))
(debug_insn 283 282 284 33 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":998:7 -1
     (nil))
(debug_insn 284 283 285 33 (var_location:QI status (const_int 0 [0])) -1
     (nil))
(debug_insn 285 284 546 33 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1027:3 -1
     (nil))
(jump_insn 546 285 547 33 (set (pc)
        (label_ref 321)) 284 {*arm_jump}
     (nil)
 -> 321)
(barrier 547 546 288)
(code_label 288 547 289 34 222 (nil) [1 uses])
(note 289 288 302 34 [bb 34] NOTE_INSN_BASIC_BLOCK)
(note 302 289 308 34 NOTE_INSN_DELETED)
(note 308 302 310 34 NOTE_INSN_DELETED)
(note 310 308 290 34 NOTE_INSN_DELETED)
(debug_insn 290 310 291 34 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1004:7 -1
     (nil))
(insn 291 290 303 34 (set (reg/f:SI 148 [ _39 ])
        (mem/f:SI (plus:SI (reg/v/f:SI 175 [ htim ])
                (const_int 48 [0x30])) [5 htim_64(D)->hdma[4]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1004:17 728 {*thumb2_movsi_vfp}
     (nil))
(insn 303 291 305 34 (set (reg:SI 3 r3)
        (reg/v:SI 178 [ Length ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1011:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 178 [ Length ])
        (nil)))
(insn 305 303 301 34 (set (reg:SI 1 r1)
        (reg/v/f:SI 177 [ pData ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1011:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 177 [ pData ])
        (nil)))
(insn 301 305 304 34 (set (reg/f:SI 243 [ htim_64(D)->Instance ])
        (mem/f:SI (reg/v/f:SI 175 [ htim ]) [3 htim_64(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1011:83 728 {*thumb2_movsi_vfp}
     (nil))
(insn 304 301 292 34 (set (reg:SI 2 r2)
        (plus:SI (reg/f:SI 243 [ htim_64(D)->Instance ])
            (const_int 64 [0x40]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1011:11 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/f:SI 243 [ htim_64(D)->Instance ])
        (nil)))
(insn 292 304 293 34 (set (reg/f:SI 239)
        (symbol_ref:SI ("TIM_DMADelayPulseNCplt") [flags 0x3]  <function_decl 0000000006b32b00 TIM_DMADelayPulseNCplt>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1004:52 728 {*thumb2_movsi_vfp}
     (nil))
(insn 293 292 294 34 (set (mem/f:SI (plus:SI (reg/f:SI 148 [ _39 ])
                (const_int 44 [0x2c])) [10 _39->XferCpltCallback+0 S4 A32])
        (reg/f:SI 239)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1004:52 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 239)
        (nil)))
(debug_insn 294 293 295 34 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1005:7 -1
     (nil))
(insn 295 294 296 34 (set (reg/f:SI 240)
        (symbol_ref:SI ("TIM_DMADelayPulseHalfCplt") [flags 0x41]  <function_decl 0000000006bc6e00 TIM_DMADelayPulseHalfCplt>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1005:56 728 {*thumb2_movsi_vfp}
     (nil))
(insn 296 295 297 34 (set (mem/f:SI (plus:SI (reg/f:SI 148 [ _39 ])
                (const_int 48 [0x30])) [10 _39->XferHalfCpltCallback+0 S4 A32])
        (reg/f:SI 240)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1005:56 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 240)
        (nil)))
(debug_insn 297 296 298 34 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1008:7 -1
     (nil))
(insn 298 297 299 34 (set (reg/f:SI 241)
        (symbol_ref:SI ("TIM_DMAErrorCCxN") [flags 0x3]  <function_decl 0000000006b32c00 TIM_DMAErrorCCxN>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1008:53 728 {*thumb2_movsi_vfp}
     (nil))
(insn 299 298 300 34 (set (mem/f:SI (plus:SI (reg/f:SI 148 [ _39 ])
                (const_int 52 [0x34])) [10 _39->XferErrorCallback+0 S4 A32])
        (reg/f:SI 241)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1008:53 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 241)
        (nil)))
(debug_insn 300 299 306 34 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1011:7 -1
     (nil))
(insn 306 300 307 34 (set (reg:SI 0 r0)
        (reg/f:SI 148 [ _39 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1011:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 148 [ _39 ])
        (nil)))
(call_insn 307 306 517 34 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_DMA_Start_IT") [flags 0x41]  <function_decl 0000000006873b00 HAL_DMA_Start_IT>) [0 HAL_DMA_Start_IT S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1011:11 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_DMA_Start_IT") [flags 0x41]  <function_decl 0000000006873b00 HAL_DMA_Start_IT>)
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (nil)))))))
(insn 517 307 311 34 (set (reg:SI 264)
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1011:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(jump_insn 311 517 312 34 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 264)
                        (const_int 0 [0]))
                    (label_ref 128)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1011:10 1025 {*thumb2_cbnz}
     (expr_list:REG_DEAD (reg:SI 264)
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 365072228 (nil))))
 -> 128)
(note 312 311 313 35 [bb 35] NOTE_INSN_BASIC_BLOCK)
(debug_insn 313 312 314 35 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1018:7 -1
     (nil))
(insn 314 313 315 35 (set (reg/f:SI 136 [ _26 ])
        (mem/f:SI (reg/v/f:SI 175 [ htim ]) [3 htim_64(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1018:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 175 [ htim ])
        (nil)))
(insn 315 314 316 35 (set (reg:SI 155 [ _47 ])
        (mem/v:SI (plus:SI (reg/f:SI 136 [ _26 ])
                (const_int 12 [0xc])) [1 _46->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1018:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 316 315 317 35 (set (reg:SI 156 [ _48 ])
        (ior:SI (reg:SI 155 [ _47 ])
            (const_int 4096 [0x1000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1018:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 155 [ _47 ])
        (nil)))
(insn 317 316 318 35 (set (mem/v:SI (plus:SI (reg/f:SI 136 [ _26 ])
                (const_int 12 [0xc])) [1 _46->DIER+0 S4 A32])
        (reg:SI 156 [ _48 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1018:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 156 [ _48 ])
        (nil)))
(debug_insn 318 317 319 35 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1019:7 -1
     (nil))
(debug_insn 319 318 320 35 (var_location:QI status (const_int 0 [0])) -1
     (nil))
(debug_insn 320 319 321 35 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1027:3 -1
     (nil))
(code_label 321 320 322 36 224 (nil) [3 uses])
(note 322 321 337 36 [bb 36] NOTE_INSN_BASIC_BLOCK)
(note 337 322 323 36 NOTE_INSN_DELETED)
(debug_insn 323 337 324 36 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1030:5 -1
     (nil))
(debug_insn 324 323 325 36 (var_location:SI D#18 (mem/f:SI (debug_expr:SI D#19) [3 htim_64(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1030:5 -1
     (nil))
(debug_insn 325 324 326 36 (var_location:SI TIMx (debug_expr:SI D#18)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1030:5 -1
     (nil))
(debug_insn 326 325 327 36 (var_location:SI Channel (reg/v:SI 176 [ Channel ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1030:5 -1
     (nil))
(debug_insn 327 326 328 36 (var_location:SI ChannelNState (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1030:5 -1
     (nil))
(debug_insn 328 327 329 36 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3678:13 -1
     (nil))
(debug_insn 329 328 330 36 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3680:3 -1
     (nil))
(debug_insn 330 329 336 36 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:3 -1
     (nil))
(insn 336 330 331 36 (set (reg:SI 169 [ _106 ])
        (mem/v:SI (plus:SI (reg/f:SI 136 [ _26 ])
                (const_int 32 [0x20])) [1 prephitmp_70->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 331 336 332 36 (set (reg:SI 245)
        (and:SI (reg/v:SI 176 [ Channel ])
            (const_int 31 [0x1f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:36 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 176 [ Channel ])
        (nil)))
(insn 332 331 333 36 (set (reg:SI 246)
        (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 333 332 334 36 (set (reg/v:SI 168 [ tmp ])
        (ashift:SI (reg:SI 246)
            (reg:SI 245))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 246)
        (expr_list:REG_DEAD (reg:SI 245)
            (expr_list:REG_EQUAL (ashift:SI (const_int 4 [0x4])
                    (reg:SI 245))
                (nil)))))
(debug_insn 334 333 335 36 (var_location:SI tmp (reg/v:SI 168 [ tmp ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 -1
     (nil))
(debug_insn 335 334 338 36 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:3 -1
     (nil))
(insn 338 335 339 36 (set (reg:SI 171 [ _108 ])
        (and:SI (not:SI (reg/v:SI 168 [ tmp ]))
            (reg:SI 169 [ _106 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 100 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg:SI 169 [ _106 ])
        (nil)))
(insn 339 338 340 36 (set (mem/v:SI (plus:SI (reg/f:SI 136 [ _26 ])
                (const_int 32 [0x20])) [1 prephitmp_70->CCER+0 S4 A32])
        (reg:SI 171 [ _108 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 171 [ _108 ])
        (nil)))
(debug_insn 340 339 341 36 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:3 -1
     (nil))
(insn 341 340 353 36 (set (reg:SI 172 [ _109 ])
        (mem/v:SI (plus:SI (reg/f:SI 136 [ _26 ])
                (const_int 32 [0x20])) [1 prephitmp_70->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 353 341 342 36 (set (reg:SI 248)
        (const_int 1073818624 [0x40012c00])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 342 353 343 36 (set (reg:SI 173 [ _110 ])
        (ior:SI (reg/v:SI 168 [ tmp ])
            (reg:SI 172 [ _109 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:14 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 172 [ _109 ])
        (expr_list:REG_DEAD (reg/v:SI 168 [ tmp ])
            (nil))))
(insn 343 342 344 36 (set (mem/v:SI (plus:SI (reg/f:SI 136 [ _26 ])
                (const_int 32 [0x20])) [1 prephitmp_70->CCER+0 S4 A32])
        (reg:SI 173 [ _110 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 173 [ _110 ])
        (nil)))
(debug_insn 344 343 345 36 (var_location:SI TIMx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1030:5 -1
     (nil))
(debug_insn 345 344 346 36 (var_location:SI Channel (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1030:5 -1
     (nil))
(debug_insn 346 345 347 36 (var_location:SI ChannelNState (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1030:5 -1
     (nil))
(debug_insn 347 346 348 36 (var_location:SI tmp (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1030:5 -1
     (nil))
(debug_insn 348 347 349 36 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1033:5 -1
     (nil))
(insn 349 348 350 36 (set (reg:SI 157 [ _50 ])
        (mem/v:SI (plus:SI (reg/f:SI 136 [ _26 ])
                (const_int 68 [0x44])) [1 prephitmp_70->BDTR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1033:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 350 349 351 36 (set (reg:SI 158 [ _51 ])
        (ior:SI (reg:SI 157 [ _50 ])
            (const_int 32768 [0x8000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1033:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 157 [ _50 ])
        (nil)))
(insn 351 350 352 36 (set (mem/v:SI (plus:SI (reg/f:SI 136 [ _26 ])
                (const_int 68 [0x44])) [1 prephitmp_70->BDTR+0 S4 A32])
        (reg:SI 158 [ _51 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1033:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 158 [ _51 ])
        (nil)))
(debug_insn 352 351 354 36 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:5 -1
     (nil))
(insn 354 352 355 36 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 136 [ _26 ])
            (reg:SI 248))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 248)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 136 [ _26 ])
                (const_int 1073818624 [0x40012c00]))
            (nil))))
(jump_insn 355 354 356 36 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 383)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 383)
(note 356 355 357 37 [bb 37] NOTE_INSN_BASIC_BLOCK)
(insn 357 356 358 37 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 136 [ _26 ])
            (const_int 1073741824 [0x40000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:9 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 358 357 359 37 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 383)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 383)
(note 359 358 360 38 [bb 38] NOTE_INSN_BASIC_BLOCK)
(insn 360 359 361 38 (set (reg:SI 249)
        (const_int 1073742848 [0x40000400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 361 360 362 38 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 136 [ _26 ])
            (reg:SI 249))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 249)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 136 [ _26 ])
                (const_int 1073742848 [0x40000400]))
            (nil))))
(jump_insn 362 361 363 38 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 383)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 383)
(note 363 362 364 39 [bb 39] NOTE_INSN_BASIC_BLOCK)
(insn 364 363 365 39 (set (reg:SI 250)
        (const_int 1073743872 [0x40000800])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 365 364 366 39 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 136 [ _26 ])
            (reg:SI 250))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 250)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 136 [ _26 ])
                (const_int 1073743872 [0x40000800]))
            (nil))))
(jump_insn 366 365 367 39 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 383)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 383)
(note 367 366 368 40 [bb 40] NOTE_INSN_BASIC_BLOCK)
(insn 368 367 369 40 (set (reg:SI 251)
        (const_int 1073744896 [0x40000c00])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 369 368 370 40 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 136 [ _26 ])
            (reg:SI 251))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 251)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 136 [ _26 ])
                (const_int 1073744896 [0x40000c00]))
            (nil))))
(jump_insn 370 369 371 40 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 383)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 383)
(note 371 370 372 41 [bb 41] NOTE_INSN_BASIC_BLOCK)
(insn 372 371 373 41 (set (reg:SI 252)
        (const_int 1073820672 [0x40013400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 373 372 374 41 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 136 [ _26 ])
            (reg:SI 252))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 252)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 136 [ _26 ])
                (const_int 1073820672 [0x40013400]))
            (nil))))
(jump_insn 374 373 375 41 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 383)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 383)
(note 375 374 376 42 [bb 42] NOTE_INSN_BASIC_BLOCK)
(insn 376 375 377 42 (set (reg:SI 253)
        (const_int 1073823744 [0x40014000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 377 376 378 42 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 136 [ _26 ])
            (reg:SI 253))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 253)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 136 [ _26 ])
                (const_int 1073823744 [0x40014000]))
            (nil))))
(jump_insn 378 377 379 42 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 383)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 383)
(note 379 378 380 43 [bb 43] NOTE_INSN_BASIC_BLOCK)
(insn 380 379 381 43 (set (reg:SI 254)
        (const_int 1073827840 [0x40015000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 381 380 382 43 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 136 [ _26 ])
            (reg:SI 254))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 254)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 136 [ _26 ])
                (const_int 1073827840 [0x40015000]))
            (nil))))
(jump_insn 382 381 383 43 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 403)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 403)
(code_label 383 382 384 44 225 (nil) [7 uses])
(note 384 383 387 44 [bb 44] NOTE_INSN_BASIC_BLOCK)
(note 387 384 385 44 NOTE_INSN_DELETED)
(debug_insn 385 387 386 44 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1038:7 -1
     (nil))
(insn 386 385 573 44 (set (reg:SI 159 [ _52 ])
        (mem/v:SI (plus:SI (reg/f:SI 136 [ _26 ])
                (const_int 8 [0x8])) [1 prephitmp_70->SMCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1038:31 728 {*thumb2_movsi_vfp}
     (nil))
(insn 573 386 574 44 (set (reg/v:SI 166 [ tmpsmcr ])
        (const_int 65543 [0x10007])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1038:15 728 {*thumb2_movsi_vfp}
     (nil))
(insn 574 573 389 44 (set (reg/v:SI 166 [ tmpsmcr ])
        (and:SI (reg:SI 159 [ _52 ])
            (reg/v:SI 166 [ tmpsmcr ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1038:15 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 159 [ _52 ])
        (nil)))
(debug_insn 389 574 390 44 (var_location:SI tmpsmcr (reg/v:SI 166 [ tmpsmcr ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1038:15 -1
     (nil))
(debug_insn 390 389 391 44 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1039:7 -1
     (nil))
(insn 391 390 392 44 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 166 [ tmpsmcr ])
            (const_int 6 [0x6]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1039:10 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 392 391 393 44 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 463)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1039:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 463)
(note 393 392 394 45 [bb 45] NOTE_INSN_BASIC_BLOCK)
(insn 394 393 395 45 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 166 [ tmpsmcr ])
            (const_int 65536 [0x10000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1039:11 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 166 [ tmpsmcr ])
        (nil)))
(jump_insn 395 394 396 45 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 467)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1039:11 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 467)
(note 396 395 397 46 [bb 46] NOTE_INSN_BASIC_BLOCK)
(debug_insn 397 396 398 46 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1041:9 -1
     (nil))
(insn 398 397 9 46 (set (reg:SI 160 [ _53 ])
        (mem/v:SI (reg/f:SI 136 [ _26 ]) [1 prephitmp_70->CR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1041:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 9 398 399 46 (set (reg:SI 174 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1041:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 399 9 400 46 (set (reg:SI 161 [ _54 ])
        (ior:SI (reg:SI 160 [ _53 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1041:9 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 160 [ _53 ])
        (nil)))
(insn 400 399 548 46 (set (mem/v:SI (reg/f:SI 136 [ _26 ]) [1 prephitmp_70->CR1+0 S4 A32])
        (reg:SI 161 [ _54 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1041:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 161 [ _54 ])
        (expr_list:REG_DEAD (reg/f:SI 136 [ _26 ])
            (nil))))
(jump_insn 548 400 549 46 (set (pc)
        (label_ref 472)) 284 {*arm_jump}
     (nil)
 -> 472)
(barrier 549 548 403)
(code_label 403 549 404 47 226 (nil) [1 uses])
(note 404 403 405 47 [bb 47] NOTE_INSN_BASIC_BLOCK)
(debug_insn 405 404 406 47 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1046:7 -1
     (nil))
(insn 406 405 11 47 (set (reg:SI 162 [ _55 ])
        (mem/v:SI (reg/f:SI 136 [ _26 ]) [1 prephitmp_70->CR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1046:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 11 406 407 47 (set (reg:SI 174 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1046:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 407 11 408 47 (set (reg:SI 163 [ _56 ])
        (ior:SI (reg:SI 162 [ _55 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1046:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 162 [ _55 ])
        (nil)))
(insn 408 407 550 47 (set (mem/v:SI (reg/f:SI 136 [ _26 ]) [1 prephitmp_70->CR1+0 S4 A32])
        (reg:SI 163 [ _56 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1046:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 163 [ _56 ])
        (expr_list:REG_DEAD (reg/f:SI 136 [ _26 ])
            (nil))))
(jump_insn 550 408 551 47 (set (pc)
        (label_ref 472)) 284 {*arm_jump}
     (nil)
 -> 472)
(barrier 551 550 459)
(code_label 459 551 458 48 231 (nil) [10 uses])
(note 458 459 7 48 [bb 48] NOTE_INSN_BASIC_BLOCK)
(insn 7 458 552 48 (set (reg:SI 174 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":936:3 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 552 7 553 48 (set (pc)
        (label_ref 472)) 284 {*arm_jump}
     (nil)
 -> 472)
(barrier 553 552 463)
(code_label 463 553 462 49 232 (nil) [1 uses])
(note 462 463 10 49 [bb 49] NOTE_INSN_BASIC_BLOCK)
(insn 10 462 554 49 (set (reg:SI 174 [ <retval> ])
        (const_int 0 [0])) 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 554 10 555 49 (set (pc)
        (label_ref 472)) 284 {*arm_jump}
     (nil)
 -> 472)
(barrier 555 554 467)
(code_label 467 555 466 50 233 (nil) [1 uses])
(note 466 467 12 50 [bb 50] NOTE_INSN_BASIC_BLOCK)
(insn 12 466 556 50 (set (reg:SI 174 [ <retval> ])
        (const_int 0 [0])) 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 556 12 557 50 (set (pc)
        (label_ref 472)) 284 {*arm_jump}
     (nil)
 -> 472)
(barrier 557 556 471)
(code_label 471 557 470 51 234 (nil) [1 uses])
(note 470 471 13 51 [bb 51] NOTE_INSN_BASIC_BLOCK)
(insn 13 470 411 51 (set (reg:SI 174 [ <retval> ])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":918:12 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 411 13 558 51 (var_location:QI status (clobber (const_int 0 [0]))) -1
     (nil))
(jump_insn 558 411 559 51 (set (pc)
        (label_ref 472)) 284 {*arm_jump}
     (nil)
 -> 472)
(barrier 559 558 415)
(code_label 415 559 416 52 213 (nil) [1 uses])
(note 416 415 418 52 [bb 52] NOTE_INSN_BASIC_BLOCK)
(note 418 416 417 52 NOTE_INSN_DELETED)
(debug_insn 417 418 419 52 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":922:5 -1
     (nil))
(jump_insn 419 417 420 52 (parallel [
            (set (pc)
                (if_then_else (ne (reg/v/f:SI 177 [ pData ])
                        (const_int 0 [0]))
                    (label_ref 173)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":922:8 1025 {*thumb2_cbnz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 173)
(note 420 419 421 53 [bb 53] NOTE_INSN_BASIC_BLOCK)
(note 421 420 422 53 NOTE_INSN_DELETED)
(jump_insn 422 421 560 53 (parallel [
            (set (pc)
                (if_then_else (eq (reg/v:SI 178 [ Length ])
                        (const_int 0 [0]))
                    (label_ref:SI 173)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":922:25 1024 {*thumb2_cbz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669588 (nil)))
 -> 173)
(note 560 422 561 54 [bb 54] NOTE_INSN_BASIC_BLOCK)
(jump_insn 561 560 562 54 (set (pc)
        (label_ref 128)) 284 {*arm_jump}
     (nil)
 -> 128)
(barrier 562 561 426)
(code_label 426 562 427 55 212 (nil) [1 uses])
(note 427 426 430 55 [bb 55] NOTE_INSN_BASIC_BLOCK)
(note 430 427 428 55 NOTE_INSN_DELETED)
(debug_insn 428 430 431 55 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":922:5 -1
     (nil))
(jump_insn 431 428 563 55 (parallel [
            (set (pc)
                (if_then_else (ne (reg/v/f:SI 177 [ pData ])
                        (const_int 0 [0]))
                    (label_ref:SI 432)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":922:8 1025 {*thumb2_cbnz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619268 (nil)))
 -> 432)
(note 563 431 564 56 [bb 56] NOTE_INSN_BASIC_BLOCK)
(jump_insn 564 563 565 56 (set (pc)
        (label_ref 429)) 284 {*arm_jump}
     (nil)
 -> 429)
(barrier 565 564 436)
(code_label 436 565 437 57 209 (nil) [2 uses])
(note 437 436 439 57 [bb 57] NOTE_INSN_BASIC_BLOCK)
(note 439 437 440 57 NOTE_INSN_DELETED)
(jump_insn 440 439 566 57 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 165 [ iftmp.22_72 ])
                        (const_int 0 [0]))
                    (label_ref 438)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":920:11 1025 {*thumb2_cbnz}
     (expr_list:REG_DEAD (reg:SI 165 [ iftmp.22_72 ])
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 708669604 (nil))))
 -> 438)
(note 566 440 567 58 [bb 58] NOTE_INSN_BASIC_BLOCK)
(jump_insn 567 566 568 58 (set (pc)
        (label_ref 128)) 284 {*arm_jump}
     (nil)
 -> 128)
(barrier 568 567 444)
(code_label 444 568 445 59 206 (nil) [3 uses])
(note 445 444 446 59 [bb 59] NOTE_INSN_BASIC_BLOCK)
(note 446 445 447 59 NOTE_INSN_DELETED)
(jump_insn 447 446 570 59 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 164 [ iftmp.21_65 ])
                        (const_int 0 [0]))
                    (label_ref:SI 569)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":916:6 1024 {*thumb2_cbz}
     (expr_list:REG_DEAD (reg:SI 164 [ iftmp.21_65 ])
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 840525100 (nil))))
 -> 569)
(note 570 447 571 60 [bb 60] NOTE_INSN_BASIC_BLOCK)
(jump_insn 571 570 572 60 (set (pc)
        (label_ref 471)) 284 {*arm_jump}
     (nil)
 -> 471)
(barrier 572 571 472)
(code_label 472 572 455 61 235 (nil) [8 uses])
(note 455 472 453 61 [bb 61] NOTE_INSN_BASIC_BLOCK)
(insn 453 455 454 61 (set (reg/i:SI 0 r0)
        (reg:SI 174 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1052:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 174 [ <retval> ])
        (nil)))
(insn 454 453 583 61 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1052:1 -1
     (nil))
(note 583 454 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_OCN_Stop_DMA (HAL_TIMEx_OCN_Stop_DMA, funcdef_no=344, decl_uid=9481, cgraph_uid=348, symbol_order=347)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 22 n_edges 32 count 22 (    1)


HAL_TIMEx_OCN_Stop_DMA

Dataflow summary:
def_info->table_size = 413, use_info->table_size = 190
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={10d,7u} r1={5d,1u} r2={5d} r3={5d} r7={1d,21u} r12={8d} r13={1d,25u} r14={5d} r15={4d} r16={5d} r17={5d} r18={5d} r19={5d} r20={5d} r21={5d} r22={5d} r23={5d} r24={5d} r25={5d} r26={5d} r27={5d} r28={5d} r29={5d} r30={5d} r31={5d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r53={4d} r54={4d} r55={4d} r56={4d} r57={4d} r58={4d} r59={4d} r60={4d} r61={4d} r62={4d} r63={4d} r64={4d} r65={4d} r66={4d} r67={4d} r68={4d} r69={4d} r70={4d} r71={4d} r72={4d} r73={4d} r74={4d} r75={4d} r76={4d} r77={4d} r78={4d} r79={4d} r80={4d} r81={4d} r82={4d} r83={4d} r84={4d} r85={4d} r86={4d} r87={4d} r88={4d} r89={4d} r90={4d} r91={4d} r92={4d} r93={4d} r94={4d} r95={4d} r96={4d} r97={4d} r98={4d} r99={4d} r100={12d,6u} r101={4d} r102={1d,21u} r103={1d,20u} r104={4d} r105={4d} r106={4d} r113={1d,2u} r114={1d,1u} r115={1d,1u} r117={1d,2u} r118={1d,1u} r119={1d,1u} r121={1d,2u} r122={1d,1u} r123={1d,1u} r125={1d,2u} r126={1d,1u} r127={1d,1u} r129={1d,13u} r130={1d,1u} r132={1d,1u} r134={1d,1u} r135={1d,1u} r136={1d,1u} r138={1d,1u} r140={1d,1u} r141={1d,1u} r144={1d,1u} r146={1d,1u} r147={1d,1u} r148={5d,1u} r149={1d,13u} r150={1d,9u} r155={1d,1u,1e} r156={1d,1u} r157={1d,1u} r159={1d,1u} r161={1d,1u} r163={1d,1u} r165={1d,1u} r167={1d,1u} r169={1d,1u} r171={1d,1u} r173={1d,1u} r176={1d,1u} r177={1d,1u} 
;;    total ref usage 584{406d,177u,1e} in 138{134 regular + 4 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d9(0){ }d14(1){ }d19(2){ }d24(3){ }d25(7){ }d34(13){ }d39(14){ }d48(16){ }d53(17){ }d58(18){ }d63(19){ }d68(20){ }d73(21){ }d78(22){ }d83(23){ }d88(24){ }d93(25){ }d98(26){ }d103(27){ }d108(28){ }d113(29){ }d118(30){ }d123(31){ }d348(102){ }d349(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 20 3 4 5 6 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 149 150 176 177
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 149 150 176 177
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150

( 2 )->[3]->( 7 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(7){ }u9(13){ }u10(102){ }u11(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 113 114 115
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150
;; live  gen 	 0 [r0] 113 114 115
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150

( 2 )->[4]->( 7 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u21(7){ }u22(13){ }u23(102){ }u24(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 117 118 119
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150
;; live  gen 	 0 [r0] 117 118 119
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150

( 2 )->[5]->( 7 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u34(7){ }u35(13){ }u36(102){ }u37(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 121 122 123
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150
;; live  gen 	 0 [r0] 121 122 123
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150

( 2 )->[6]->( 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u47(7){ }u48(13){ }u49(102){ }u50(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 125 126 127
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150
;; live  gen 	 0 [r0] 125 126 127
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150

( 3 4 6 5 )->[7]->( 8 10 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u60(7){ }u61(13){ }u62(102){ }u63(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150
;; lr  def 	 100 [cc] 129 130 144 146 147 155 156 157 159
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150
;; live  gen 	 100 [cc] 129 130 144 146 147 155 156 157 159
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 149 150
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 149 150

( 7 )->[8]->( 9 10 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u87(7){ }u88(13){ }u89(102){ }u90(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 149 150
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129
;; lr  def 	 100 [cc] 132 161
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 149 150
;; live  gen 	 100 [cc] 132 161
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 149 150
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 149 150

( 8 )->[9]->( 10 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u97(7){ }u98(13){ }u99(102){ }u100(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 149 150
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129
;; lr  def 	 134 135
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 149 150
;; live  gen 	 134 135
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 149 150
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 149 150

( 9 7 8 )->[10]->( 11 13 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u105(7){ }u106(13){ }u107(102){ }u108(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 149 150
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129
;; lr  def 	 100 [cc] 136 163
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 149 150
;; live  gen 	 100 [cc] 136 163
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 149 150
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 149 150

( 10 )->[11]->( 12 13 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u115(7){ }u116(13){ }u117(102){ }u118(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 149 150
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129
;; lr  def 	 100 [cc] 138 165
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 149 150
;; live  gen 	 100 [cc] 138 165
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 149 150
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 149 150

( 11 )->[12]->( 13 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u125(7){ }u126(13){ }u127(102){ }u128(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 149 150
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129
;; lr  def 	 140 141
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 149 150
;; live  gen 	 140 141
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150

( 12 10 11 )->[13]->( 14 15 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u133(7){ }u134(13){ }u135(102){ }u136(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 150
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150
;; live  gen 	
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150

( 13 )->[14]->( 21 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u139(7){ }u140(13){ }u141(102){ }u142(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150
;; lr  def 	 148 167
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150
;; live  gen 	 148 167
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148

( 13 )->[15]->( 16 17 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u146(7){ }u147(13){ }u148(102){ }u149(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 150
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150

( 15 )->[16]->( 21 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u152(7){ }u153(13){ }u154(102){ }u155(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149
;; lr  def 	 148 169
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149
;; live  gen 	 148 169
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148

( 15 )->[17]->( 18 19 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u158(7){ }u159(13){ }u160(102){ }u161(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 150
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149

( 17 )->[18]->( 21 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u164(7){ }u165(13){ }u166(102){ }u167(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149
;; lr  def 	 148 171
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149
;; live  gen 	 148 171
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148

( 17 )->[19]->( 21 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u170(7){ }u171(13){ }u172(102){ }u173(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149
;; lr  def 	 148 173
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149
;; live  gen 	 148 173
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148

( 2 )->[20]->( 21 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u176(7){ }u177(13){ }u178(102){ }u179(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 148
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 148
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148

( 16 18 20 14 19 )->[21]->( 1 )
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u180(7){ }u181(13){ }u182(102){ }u183(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 21 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u186(0){ }u187(7){ }u188(13){ }u189(102){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 16 to worklist
  Adding insn 203 to worklist
  Adding insn 30 to worklist
  Adding insn 26 to worklist
  Adding insn 24 to worklist
  Adding insn 205 to worklist
  Adding insn 46 to worklist
  Adding insn 42 to worklist
  Adding insn 40 to worklist
  Adding insn 207 to worklist
  Adding insn 62 to worklist
  Adding insn 58 to worklist
  Adding insn 56 to worklist
  Adding insn 78 to worklist
  Adding insn 74 to worklist
  Adding insn 72 to worklist
  Adding insn 114 to worklist
  Adding insn 110 to worklist
  Adding insn 103 to worklist
  Adding insn 102 to worklist
  Adding insn 100 to worklist
  Adding insn 94 to worklist
  Adding insn 121 to worklist
  Adding insn 117 to worklist
  Adding insn 126 to worklist
  Adding insn 124 to worklist
  Adding insn 136 to worklist
  Adding insn 132 to worklist
  Adding insn 143 to worklist
  Adding insn 139 to worklist
  Adding insn 148 to worklist
  Adding insn 146 to worklist
  Adding insn 154 to worklist
  Adding insn 209 to worklist
  Adding insn 158 to worklist
  Adding insn 164 to worklist
  Adding insn 211 to worklist
  Adding insn 168 to worklist
  Adding insn 174 to worklist
  Adding insn 213 to worklist
  Adding insn 178 to worklist
  Adding insn 215 to worklist
  Adding insn 185 to worklist
  Adding insn 195 to worklist
Finished finding needed instructions:
processing block 21 lr out =  0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 194 to worklist
processing block 20 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148
  Adding insn 9 to worklist
processing block 14 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148
  Adding insn 6 to worklist
  Adding insn 156 to worklist
processing block 16 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148
  Adding insn 8 to worklist
  Adding insn 166 to worklist
processing block 18 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148
  Adding insn 5 to worklist
  Adding insn 176 to worklist
processing block 19 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148
  Adding insn 7 to worklist
  Adding insn 183 to worklist
processing block 17 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149
  Adding insn 173 to worklist
processing block 15 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150
  Adding insn 163 to worklist
processing block 13 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150
processing block 12 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150
  Adding insn 147 to worklist
processing block 11 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 149 150
  Adding insn 142 to worklist
  Adding insn 140 to worklist
processing block 10 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 149 150
  Adding insn 135 to worklist
  Adding insn 133 to worklist
processing block 9 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 149 150
  Adding insn 125 to worklist
processing block 8 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 149 150
  Adding insn 120 to worklist
  Adding insn 118 to worklist
processing block 7 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 149 150
  Adding insn 113 to worklist
  Adding insn 111 to worklist
  Adding insn 99 to worklist
  Adding insn 97 to worklist
  Adding insn 96 to worklist
  Adding insn 95 to worklist
  Adding insn 85 to worklist
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150
  Adding insn 29 to worklist
  Adding insn 25 to worklist
  Adding insn 23 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150
  Adding insn 45 to worklist
  Adding insn 41 to worklist
  Adding insn 39 to worklist
processing block 5 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150
  Adding insn 61 to worklist
  Adding insn 57 to worklist
  Adding insn 55 to worklist
processing block 6 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150
  Adding insn 77 to worklist
  Adding insn 73 to worklist
  Adding insn 71 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150
  Adding insn 3 to worklist
  Adding insn 202 to worklist
  Adding insn 2 to worklist
  Adding insn 201 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 22 n_edges 32 count 22 (    1)

Pass 0 for finding pseudo/allocno costs


  r177 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r176 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r173 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:2610
  r171 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:1335
  r169 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:2040
  r167 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:6000
  r165 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:11600 VFP_LO_REGS:11600 ALL_REGS:11600 MEM:6000
  r163 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:23200 VFP_LO_REGS:23200 ALL_REGS:23200 MEM:12000
  r161 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:11600 VFP_LO_REGS:11600 ALL_REGS:11600 MEM:6000
  r159 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:23200 VFP_LO_REGS:23200 ALL_REGS:23200 MEM:12000
  r157 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:23200 VFP_LO_REGS:23200 ALL_REGS:23200 MEM:12000
  r156 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:24000 VFP_LO_REGS:24000 ALL_REGS:24000 MEM:16000
  r155 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:24000 VFP_LO_REGS:24000 ALL_REGS:24000 MEM:16000
  r150 costs: LO_REGS:0 HI_REGS:1600 CALLER_SAVE_REGS:1600 EVEN_REG:1600 GENERAL_REGS:1600 VFP_D0_D7_REGS:62960 VFP_LO_REGS:62960 ALL_REGS:62960 MEM:34040
  r149 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:57985 VFP_LO_REGS:57985 ALL_REGS:57985 MEM:32990
  r148 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:31992 VFP_LO_REGS:31992 ALL_REGS:31992 MEM:15040
  r147 costs: LO_REGS:0 HI_REGS:3200 CALLER_SAVE_REGS:3200 EVEN_REG:3200 GENERAL_REGS:3200 VFP_D0_D7_REGS:24000 VFP_LO_REGS:24000 ALL_REGS:24000 MEM:16000
  r146 costs: LO_REGS:0 HI_REGS:1600 CALLER_SAVE_REGS:1600 EVEN_REG:1600 GENERAL_REGS:1600 VFP_D0_D7_REGS:24000 VFP_LO_REGS:24000 ALL_REGS:24000 MEM:16000
  r144 costs: LO_REGS:0 HI_REGS:1600 CALLER_SAVE_REGS:1600 EVEN_REG:1600 GENERAL_REGS:1600 VFP_D0_D7_REGS:24000 VFP_LO_REGS:24000 ALL_REGS:24000 MEM:16000
  r141 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r140 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r138 costs: LO_REGS:0 HI_REGS:800 CALLER_SAVE_REGS:800 EVEN_REG:800 GENERAL_REGS:800 VFP_D0_D7_REGS:12000 VFP_LO_REGS:12000 ALL_REGS:12000 MEM:8000
  r136 costs: LO_REGS:0 HI_REGS:1600 CALLER_SAVE_REGS:1600 EVEN_REG:1600 GENERAL_REGS:1600 VFP_D0_D7_REGS:24000 VFP_LO_REGS:24000 ALL_REGS:24000 MEM:16000
  r135 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r134 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r132 costs: LO_REGS:0 HI_REGS:800 CALLER_SAVE_REGS:800 EVEN_REG:800 GENERAL_REGS:800 VFP_D0_D7_REGS:12000 VFP_LO_REGS:12000 ALL_REGS:12000 MEM:8000
  r130 costs: LO_REGS:0 HI_REGS:1600 CALLER_SAVE_REGS:1600 EVEN_REG:1600 GENERAL_REGS:1600 VFP_D0_D7_REGS:24000 VFP_LO_REGS:24000 ALL_REGS:24000 MEM:16000
  r129 costs: LO_REGS:0 HI_REGS:1600 CALLER_SAVE_REGS:1600 EVEN_REG:1600 GENERAL_REGS:1600 VFP_D0_D7_REGS:108000 VFP_LO_REGS:108000 ALL_REGS:108000 MEM:72000
  r127 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r126 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r125 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:9000 VFP_LO_REGS:9000 ALL_REGS:9000 MEM:6000
  r123 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r122 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r121 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:9000 VFP_LO_REGS:9000 ALL_REGS:9000 MEM:6000
  r119 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r118 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r117 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:9000 VFP_LO_REGS:9000 ALL_REGS:9000 MEM:6000
  r115 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r114 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r113 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:9000 VFP_LO_REGS:9000 ALL_REGS:9000 MEM:6000


Pass 1 for finding pseudo/allocno costs

    r177: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r176: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r175: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r174: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r173: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r172: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r171: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r170: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r169: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r168: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r167: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r166: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r165: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r164: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r163: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r162: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r161: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r160: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r159: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r158: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r157: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r156: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r155: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r154: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r153: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r152: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r151: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r150: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r149: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r148: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r147: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r146: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r145: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r144: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r143: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r142: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r141: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r140: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r139: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r138: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r137: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r136: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r135: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r134: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r133: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r132: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r131: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r130: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r129: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r128: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r127: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r126: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r125: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r124: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r123: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r122: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r121: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r120: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r119: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r118: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r116: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r177 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r176 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r173 costs: GENERAL_REGS:0 MEM:3480
  r171 costs: GENERAL_REGS:0 MEM:1780
  r169 costs: GENERAL_REGS:0 MEM:2720
  r167 costs: GENERAL_REGS:0 MEM:8000
  r165 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:12000 VFP_LO_REGS:12000 ALL_REGS:12000 MEM:8000
  r163 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:24000 VFP_LO_REGS:24000 ALL_REGS:24000 MEM:16000
  r161 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:12000 VFP_LO_REGS:12000 ALL_REGS:12000 MEM:8000
  r159 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:24000 VFP_LO_REGS:24000 ALL_REGS:24000 MEM:16000
  r157 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:24000 VFP_LO_REGS:24000 ALL_REGS:24000 MEM:16000
  r156 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:24000 VFP_LO_REGS:24000 ALL_REGS:24000 MEM:16000
  r155 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:24000 VFP_LO_REGS:24000 ALL_REGS:24000 MEM:16000
  r150 costs: LO_REGS:0 HI_REGS:1600 CALLER_SAVE_REGS:1600 EVEN_REG:1600 GENERAL_REGS:1600 VFP_D0_D7_REGS:69960 VFP_LO_REGS:69960 ALL_REGS:69960 MEM:46640
  r149 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:62985 VFP_LO_REGS:62985 ALL_REGS:62985 MEM:41990
  r148 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:49920 VFP_LO_REGS:49920 ALL_REGS:34920 MEM:33280
  r147 costs: LO_REGS:0 HI_REGS:3200 CALLER_SAVE_REGS:3200 EVEN_REG:3200 GENERAL_REGS:3200 VFP_D0_D7_REGS:24000 VFP_LO_REGS:24000 ALL_REGS:24000 MEM:16000
  r146 costs: LO_REGS:0 HI_REGS:1600 CALLER_SAVE_REGS:1600 EVEN_REG:1600 GENERAL_REGS:1600 VFP_D0_D7_REGS:24000 VFP_LO_REGS:24000 ALL_REGS:24000 MEM:16000
  r144 costs: LO_REGS:0 HI_REGS:1600 CALLER_SAVE_REGS:1600 EVEN_REG:1600 GENERAL_REGS:1600 VFP_D0_D7_REGS:24000 VFP_LO_REGS:24000 ALL_REGS:24000 MEM:16000
  r141 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r140 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r138 costs: LO_REGS:0 HI_REGS:800 CALLER_SAVE_REGS:800 EVEN_REG:800 GENERAL_REGS:800 VFP_D0_D7_REGS:12000 VFP_LO_REGS:12000 ALL_REGS:12000 MEM:8000
  r136 costs: LO_REGS:0 HI_REGS:1600 CALLER_SAVE_REGS:1600 EVEN_REG:1600 GENERAL_REGS:1600 VFP_D0_D7_REGS:24000 VFP_LO_REGS:24000 ALL_REGS:24000 MEM:16000
  r135 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r134 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r132 costs: LO_REGS:0 HI_REGS:800 CALLER_SAVE_REGS:800 EVEN_REG:800 GENERAL_REGS:800 VFP_D0_D7_REGS:12000 VFP_LO_REGS:12000 ALL_REGS:12000 MEM:8000
  r130 costs: LO_REGS:0 HI_REGS:1600 CALLER_SAVE_REGS:1600 EVEN_REG:1600 GENERAL_REGS:1600 VFP_D0_D7_REGS:24000 VFP_LO_REGS:24000 ALL_REGS:24000 MEM:16000
  r129 costs: LO_REGS:0 HI_REGS:1600 CALLER_SAVE_REGS:1600 EVEN_REG:1600 GENERAL_REGS:1600 VFP_D0_D7_REGS:108000 VFP_LO_REGS:108000 ALL_REGS:108000 MEM:72000
  r127 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r126 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r125 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:9000 VFP_LO_REGS:9000 ALL_REGS:9000 MEM:6000
  r123 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r122 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r121 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:9000 VFP_LO_REGS:9000 ALL_REGS:9000 MEM:6000
  r119 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r118 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r117 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:9000 VFP_LO_REGS:9000 ALL_REGS:9000 MEM:6000
  r115 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r114 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r113 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:9000 VFP_LO_REGS:9000 ALL_REGS:9000 MEM:6000

;;   ======================================================
;;   -- basic block 2 from 201 to 16 -- before reload
;;   ======================================================

;;	  0--> b  0: i  12 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  13 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  14 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  15 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 202 r177=r1                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i 201 r176=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  2--> b  0: i   3 r150=r177                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i   2 r149=r176                               :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i  16 {pc={(leu(r150,0xc))?[r150*0x4+L17]:L200};clobber cc;clobber scratch;use L17;}:cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 12
;;   new tail = 16

;;   ======================================================
;;   -- basic block 3 from 22 to 203 -- before reload
;;   ======================================================

;;	  0--> b  0: i  22 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  23 r113=[r149]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  29 r0=[r149+0x24]                          :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  24 r114=[r113+0xc]                         :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i  25 r115=r114&0xfffffffffffffdff            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  26 [r113+0xc]=r115                         :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  27 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  30 {r0=call [`HAL_DMA_Abort_IT'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  31 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  32 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  33 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 203 pc=L82                                  :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 7
;;   new head = 22
;;   new tail = 203

;;   ======================================================
;;   -- basic block 4 from 38 to 205 -- before reload
;;   ======================================================

;;	  0--> b  0: i  38 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  39 r117=[r149]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  45 r0=[r149+0x28]                          :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  40 r118=[r117+0xc]                         :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i  41 r119=r118&0xfffffffffffffbff            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  42 [r117+0xc]=r119                         :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  43 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  46 {r0=call [`HAL_DMA_Abort_IT'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  47 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  48 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  49 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 205 pc=L82                                  :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 7
;;   new head = 38
;;   new tail = 205

;;   ======================================================
;;   -- basic block 5 from 54 to 207 -- before reload
;;   ======================================================

;;	  0--> b  0: i  54 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  55 r121=[r149]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  61 r0=[r149+0x2c]                          :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  56 r122=[r121+0xc]                         :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i  57 r123=r122&0xfffffffffffff7ff            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  58 [r121+0xc]=r123                         :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  59 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  62 {r0=call [`HAL_DMA_Abort_IT'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  63 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  64 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  65 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 207 pc=L82                                  :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 7
;;   new head = 54
;;   new tail = 207

;;   ======================================================
;;   -- basic block 6 from 70 to 81 -- before reload
;;   ======================================================

;;	  0--> b  0: i  70 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  71 r125=[r149]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  77 r0=[r149+0x30]                          :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  72 r126=[r125+0xc]                         :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i  73 r127=r126&0xffffffffffffefff            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  74 [r125+0xc]=r127                         :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  75 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  78 {r0=call [`HAL_DMA_Abort_IT'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  79 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  80 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  81 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 6
;;   new head = 70
;;   new tail = 81

;;   ======================================================
;;   -- basic block 7 from 84 to 114 -- before reload
;;   ======================================================

;;	  0--> b  0: i  84 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  85 r129=[r149]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  86 loc r129                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  87 loc r150                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  88 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  89 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  90 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  91 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  92 loc 0x4<<r150&0x1f                      :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  93 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  95 r155=r150&0x1f                          :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  94 r144=[r129+0x20]                        :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i  96 r157=0x4                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  97 r156=r157<<r155                         :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  99 r146=~r156&r144                         :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 100 [r129+0x20]=r146                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 101 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 102 r147=[r129+0x20]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 103 [r129+0x20]=r147                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 104 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 105 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 106 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 107 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 108 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 109 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 110 r130=[r129+0x20]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 111 r159=0x1111                             :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 11--> b  0: i 113 {cc=cmp(r130&r159,0);clobber scratch;}  :cortex_m4_ex:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	 12--> b  0: i 114 pc={(cc!=0)?L127:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 12
;;   new head = 84
;;   new tail = 114

;;   ======================================================
;;   -- basic block 8 from 116 to 121 -- before reload
;;   ======================================================

;;	  0--> b  0: i 116 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 117 r132=[r129+0x20]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 118 r161=0x4444                             :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 120 {cc=cmp(r132&r161,0);clobber scratch;}  :cortex_m4_ex:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 121 pc={(cc!=0)?L127:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 116
;;   new tail = 121

;;   ======================================================
;;   -- basic block 9 from 123 to 126 -- before reload
;;   ======================================================

;;	  0--> b  0: i 123 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 124 r134=[r129+0x44]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 125 r135=r134&0xffffffffffff7fff            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 126 [r129+0x44]=r135                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 123
;;   new tail = 126

;;   ======================================================
;;   -- basic block 10 from 129 to 136 -- before reload
;;   ======================================================

;;	  0--> b  0: i 129 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 130 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 131 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 132 r136=[r129+0x20]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 133 r163=0x1111                             :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 135 {cc=cmp(r136&r163,0);clobber scratch;}  :cortex_m4_ex:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 136 pc={(cc!=0)?L149:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 129
;;   new tail = 136

;;   ======================================================
;;   -- basic block 11 from 138 to 143 -- before reload
;;   ======================================================

;;	  0--> b  0: i 138 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 139 r138=[r129+0x20]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 140 r165=0x4444                             :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 142 {cc=cmp(r138&r165,0);clobber scratch;}  :cortex_m4_ex:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 143 pc={(cc!=0)?L149:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 138
;;   new tail = 143

;;   ======================================================
;;   -- basic block 12 from 145 to 148 -- before reload
;;   ======================================================

;;	  0--> b  0: i 145 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 146 r140=[r129]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 147 r141=r140&0xfffffffffffffffe            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 148 [r129]=r141                             :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 145
;;   new tail = 148

;;   ======================================================
;;   -- basic block 13 from 151 to 154 -- before reload
;;   ======================================================

;;	  0--> b  0: i 151 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 152 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 154 {pc={(r150!=0)?L161:pc};clobber cc;}    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 151
;;   new tail = 154

;;   ======================================================
;;   -- basic block 14 from 156 to 209 -- before reload
;;   ======================================================

;;	  0--> b  0: i 156 r167=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 158 [r149+0x44]=r167#0                      :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  2--> b  0: i   6 r148=r150                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 209 pc=L186                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 156
;;   new tail = 209

;;   ======================================================
;;   -- basic block 15 from 163 to 164 -- before reload
;;   ======================================================

;;	  0--> b  0: i 163 cc=cmp(r150,0x4)                        :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 164 pc={(cc!=0)?L171:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 163
;;   new tail = 164

;;   ======================================================
;;   -- basic block 16 from 166 to 211 -- before reload
;;   ======================================================

;;	  0--> b  0: i 166 r169=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 168 [r149+0x45]=r169#0                      :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  2--> b  0: i   8 r148=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 211 pc=L186                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 166
;;   new tail = 211

;;   ======================================================
;;   -- basic block 17 from 173 to 174 -- before reload
;;   ======================================================

;;	  0--> b  0: i 173 cc=cmp(r150,0x8)                        :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 174 pc={(cc!=0)?L181:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 173
;;   new tail = 174

;;   ======================================================
;;   -- basic block 18 from 176 to 213 -- before reload
;;   ======================================================

;;	  0--> b  0: i 176 r171=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 178 [r149+0x46]=r171#0                      :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  2--> b  0: i   5 r148=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 213 pc=L186                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 176
;;   new tail = 213

;;   ======================================================
;;   -- basic block 19 from 183 to 215 -- before reload
;;   ======================================================

;;	  0--> b  0: i 183 r173=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 185 [r149+0x47]=r173#0                      :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  2--> b  0: i   7 r148=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 215 pc=L186                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 183
;;   new tail = 215

;;   ======================================================
;;   -- basic block 20 from 9 to 9 -- before reload
;;   ======================================================

;;	  0--> b  0: i   9 r148=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 9
;;   new tail = 9

;;   ======================================================
;;   -- basic block 21 from 188 to 195 -- before reload
;;   ======================================================

;;	  0--> b  0: i 188 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 189 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 194 r0=r148                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 195 use r0                                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 188
;;   new tail = 195


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_OCN_Stop_DMA

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={10d,7u} r1={5d,1u} r2={5d} r3={5d} r7={1d,21u} r12={8d} r13={1d,25u} r14={5d} r15={4d} r16={5d} r17={5d} r18={5d} r19={5d} r20={5d} r21={5d} r22={5d} r23={5d} r24={5d} r25={5d} r26={5d} r27={5d} r28={5d} r29={5d} r30={5d} r31={5d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r53={4d} r54={4d} r55={4d} r56={4d} r57={4d} r58={4d} r59={4d} r60={4d} r61={4d} r62={4d} r63={4d} r64={4d} r65={4d} r66={4d} r67={4d} r68={4d} r69={4d} r70={4d} r71={4d} r72={4d} r73={4d} r74={4d} r75={4d} r76={4d} r77={4d} r78={4d} r79={4d} r80={4d} r81={4d} r82={4d} r83={4d} r84={4d} r85={4d} r86={4d} r87={4d} r88={4d} r89={4d} r90={4d} r91={4d} r92={4d} r93={4d} r94={4d} r95={4d} r96={4d} r97={4d} r98={4d} r99={4d} r100={12d,6u} r101={4d} r102={1d,21u} r103={1d,20u} r104={4d} r105={4d} r106={4d} r113={1d,2u} r114={1d,1u} r115={1d,1u} r117={1d,2u} r118={1d,1u} r119={1d,1u} r121={1d,2u} r122={1d,1u} r123={1d,1u} r125={1d,2u} r126={1d,1u} r127={1d,1u} r129={1d,13u} r130={1d,1u} r132={1d,1u} r134={1d,1u} r135={1d,1u} r136={1d,1u} r138={1d,1u} r140={1d,1u} r141={1d,1u} r144={1d,1u} r146={1d,1u} r147={1d,1u} r148={5d,1u} r149={1d,13u} r150={1d,9u} r155={1d,1u,1e} r156={1d,1u} r157={1d,1u} r159={1d,1u} r161={1d,1u} r163={1d,1u} r165={1d,1u} r167={1d,1u} r169={1d,1u} r171={1d,1u} r173={1d,1u} r176={1d,1u} r177={1d,1u} 
;;    total ref usage 584{406d,177u,1e} in 138{134 regular + 4 call} insns.
(note 1 0 10 NOTE_INSN_DELETED)
(note 10 1 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 4 10 12 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 12 4 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1068:3 -1
     (nil))
(debug_insn 13 12 14 2 (var_location:QI status (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1068:21 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1071:3 -1
     (nil))
(debug_insn 15 14 202 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1073:3 -1
     (nil))
(insn 202 15 201 2 (set (reg:SI 177)
        (reg:SI 1 r1 [ Channel ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1067:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ Channel ])
        (nil)))
(insn 201 202 3 2 (set (reg:SI 176)
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1067:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(insn 3 201 2 2 (set (reg/v:SI 150 [ Channel ])
        (reg:SI 177)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1067:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 177)
        (nil)))
(insn 2 3 16 2 (set (reg/v/f:SI 149 [ htim ])
        (reg:SI 176)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1067:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 176)
        (nil)))
(jump_insn 16 2 17 2 (parallel [
            (set (pc)
                (if_then_else (leu (reg/v:SI 150 [ Channel ])
                        (const_int 12 [0xc]))
                    (mem/u/c:SI (plus:SI (mult:SI (reg/v:SI 150 [ Channel ])
                                (const_int 4 [0x4]))
                            (label_ref:SI 17)) [0  S4 A32])
                    (label_ref:SI 200)))
            (clobber (reg:CC 100 cc))
            (clobber (scratch:SI))
            (use (label_ref:SI 17))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1073:3 1007 {*thumb2_casesi_internal}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (insn_list:REG_LABEL_TARGET 200 (insn_list:REG_LABEL_TARGET 186 (nil))))
 -> 17)
(code_label 17 16 18 256 (nil) [2 uses])
(jump_table_data 18 17 19 (addr_diff_vec:SI (label_ref:SI 17)
         [
            (label_ref:SI 20)
            (label_ref:SI 200)
            (label_ref:SI 200)
            (label_ref:SI 200)
            (label_ref:SI 36)
            (label_ref:SI 200)
            (label_ref:SI 200)
            (label_ref:SI 200)
            (label_ref:SI 52)
            (label_ref:SI 200)
            (label_ref:SI 200)
            (label_ref:SI 200)
            (label_ref:SI 68)
        ]
        (const_int 0 [0])
        (const_int 0 [0])))
(barrier 19 18 20)
(code_label 20 19 21 3 259 (nil) [1 uses])
(note 21 20 28 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 28 21 22 3 NOTE_INSN_DELETED)
(debug_insn 22 28 23 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1078:7 -1
     (nil))
(insn 23 22 29 3 (set (reg/f:SI 113 [ _1 ])
        (mem/f:SI (reg/v/f:SI 149 [ htim ]) [3 htim_35(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1078:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 29 23 24 3 (set (reg:SI 0 r0)
        (mem/f:SI (plus:SI (reg/v/f:SI 149 [ htim ])
                (const_int 36 [0x24])) [5 htim_35(D)->hdma[1]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1079:13 728 {*thumb2_movsi_vfp}
     (nil))
(insn 24 29 25 3 (set (reg:SI 114 [ _2 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 12 [0xc])) [1 _1->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1078:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 25 24 26 3 (set (reg:SI 115 [ _3 ])
        (and:SI (reg:SI 114 [ _2 ])
            (const_int -513 [0xfffffffffffffdff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1078:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(insn 26 25 27 3 (set (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 12 [0xc])) [1 _1->DIER+0 S4 A32])
        (reg:SI 115 [ _3 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1078:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (expr_list:REG_DEAD (reg/f:SI 113 [ _1 ])
            (nil))))
(debug_insn 27 26 30 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1079:7 -1
     (nil))
(call_insn 30 27 31 3 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_DMA_Abort_IT") [flags 0x41]  <function_decl 0000000006873d00 HAL_DMA_Abort_IT>) [0 HAL_DMA_Abort_IT S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1079:13 291 {*call_value_symbol}
     (expr_list:REG_UNUSED (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_DMA_Abort_IT") [flags 0x41]  <function_decl 0000000006873d00 HAL_DMA_Abort_IT>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 31 30 32 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1080:7 -1
     (nil))
(debug_insn 32 31 33 3 (var_location:QI status (const_int 0 [0])) -1
     (nil))
(debug_insn 33 32 203 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1112:3 -1
     (nil))
(jump_insn 203 33 204 3 (set (pc)
        (label_ref 82)) 284 {*arm_jump}
     (nil)
 -> 82)
(barrier 204 203 36)
(code_label 36 204 37 4 258 (nil) [1 uses])
(note 37 36 44 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 44 37 38 4 NOTE_INSN_DELETED)
(debug_insn 38 44 39 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1086:7 -1
     (nil))
(insn 39 38 45 4 (set (reg/f:SI 117 [ _5 ])
        (mem/f:SI (reg/v/f:SI 149 [ htim ]) [3 htim_35(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1086:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 45 39 40 4 (set (reg:SI 0 r0)
        (mem/f:SI (plus:SI (reg/v/f:SI 149 [ htim ])
                (const_int 40 [0x28])) [5 htim_35(D)->hdma[2]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1087:13 728 {*thumb2_movsi_vfp}
     (nil))
(insn 40 45 41 4 (set (reg:SI 118 [ _6 ])
        (mem/v:SI (plus:SI (reg/f:SI 117 [ _5 ])
                (const_int 12 [0xc])) [1 _5->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1086:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 41 40 42 4 (set (reg:SI 119 [ _7 ])
        (and:SI (reg:SI 118 [ _6 ])
            (const_int -1025 [0xfffffffffffffbff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1086:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 118 [ _6 ])
        (nil)))
(insn 42 41 43 4 (set (mem/v:SI (plus:SI (reg/f:SI 117 [ _5 ])
                (const_int 12 [0xc])) [1 _5->DIER+0 S4 A32])
        (reg:SI 119 [ _7 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1086:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 119 [ _7 ])
        (expr_list:REG_DEAD (reg/f:SI 117 [ _5 ])
            (nil))))
(debug_insn 43 42 46 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1087:7 -1
     (nil))
(call_insn 46 43 47 4 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_DMA_Abort_IT") [flags 0x41]  <function_decl 0000000006873d00 HAL_DMA_Abort_IT>) [0 HAL_DMA_Abort_IT S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1087:13 291 {*call_value_symbol}
     (expr_list:REG_UNUSED (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_DMA_Abort_IT") [flags 0x41]  <function_decl 0000000006873d00 HAL_DMA_Abort_IT>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 47 46 48 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1088:7 -1
     (nil))
(debug_insn 48 47 49 4 (var_location:QI status (const_int 0 [0])) -1
     (nil))
(debug_insn 49 48 205 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1112:3 -1
     (nil))
(jump_insn 205 49 206 4 (set (pc)
        (label_ref 82)) 284 {*arm_jump}
     (nil)
 -> 82)
(barrier 206 205 52)
(code_label 52 206 53 5 257 (nil) [1 uses])
(note 53 52 60 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(note 60 53 54 5 NOTE_INSN_DELETED)
(debug_insn 54 60 55 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1094:7 -1
     (nil))
(insn 55 54 61 5 (set (reg/f:SI 121 [ _9 ])
        (mem/f:SI (reg/v/f:SI 149 [ htim ]) [3 htim_35(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1094:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 61 55 56 5 (set (reg:SI 0 r0)
        (mem/f:SI (plus:SI (reg/v/f:SI 149 [ htim ])
                (const_int 44 [0x2c])) [5 htim_35(D)->hdma[3]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1095:13 728 {*thumb2_movsi_vfp}
     (nil))
(insn 56 61 57 5 (set (reg:SI 122 [ _10 ])
        (mem/v:SI (plus:SI (reg/f:SI 121 [ _9 ])
                (const_int 12 [0xc])) [1 _9->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1094:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 57 56 58 5 (set (reg:SI 123 [ _11 ])
        (and:SI (reg:SI 122 [ _10 ])
            (const_int -2049 [0xfffffffffffff7ff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1094:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 122 [ _10 ])
        (nil)))
(insn 58 57 59 5 (set (mem/v:SI (plus:SI (reg/f:SI 121 [ _9 ])
                (const_int 12 [0xc])) [1 _9->DIER+0 S4 A32])
        (reg:SI 123 [ _11 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1094:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 123 [ _11 ])
        (expr_list:REG_DEAD (reg/f:SI 121 [ _9 ])
            (nil))))
(debug_insn 59 58 62 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1095:7 -1
     (nil))
(call_insn 62 59 63 5 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_DMA_Abort_IT") [flags 0x41]  <function_decl 0000000006873d00 HAL_DMA_Abort_IT>) [0 HAL_DMA_Abort_IT S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1095:13 291 {*call_value_symbol}
     (expr_list:REG_UNUSED (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_DMA_Abort_IT") [flags 0x41]  <function_decl 0000000006873d00 HAL_DMA_Abort_IT>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 63 62 64 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1096:7 -1
     (nil))
(debug_insn 64 63 65 5 (var_location:QI status (const_int 0 [0])) -1
     (nil))
(debug_insn 65 64 207 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1112:3 -1
     (nil))
(jump_insn 207 65 208 5 (set (pc)
        (label_ref 82)) 284 {*arm_jump}
     (nil)
 -> 82)
(barrier 208 207 68)
(code_label 68 208 69 6 255 (nil) [1 uses])
(note 69 68 76 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(note 76 69 70 6 NOTE_INSN_DELETED)
(debug_insn 70 76 71 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1102:7 -1
     (nil))
(insn 71 70 77 6 (set (reg/f:SI 125 [ _13 ])
        (mem/f:SI (reg/v/f:SI 149 [ htim ]) [3 htim_35(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1102:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 77 71 72 6 (set (reg:SI 0 r0)
        (mem/f:SI (plus:SI (reg/v/f:SI 149 [ htim ])
                (const_int 48 [0x30])) [5 htim_35(D)->hdma[4]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1103:13 728 {*thumb2_movsi_vfp}
     (nil))
(insn 72 77 73 6 (set (reg:SI 126 [ _14 ])
        (mem/v:SI (plus:SI (reg/f:SI 125 [ _13 ])
                (const_int 12 [0xc])) [1 _13->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1102:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 73 72 74 6 (set (reg:SI 127 [ _15 ])
        (and:SI (reg:SI 126 [ _14 ])
            (const_int -4097 [0xffffffffffffefff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1102:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 126 [ _14 ])
        (nil)))
(insn 74 73 75 6 (set (mem/v:SI (plus:SI (reg/f:SI 125 [ _13 ])
                (const_int 12 [0xc])) [1 _13->DIER+0 S4 A32])
        (reg:SI 127 [ _15 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1102:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 127 [ _15 ])
        (expr_list:REG_DEAD (reg/f:SI 125 [ _13 ])
            (nil))))
(debug_insn 75 74 78 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1103:7 -1
     (nil))
(call_insn 78 75 79 6 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_DMA_Abort_IT") [flags 0x41]  <function_decl 0000000006873d00 HAL_DMA_Abort_IT>) [0 HAL_DMA_Abort_IT S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1103:13 291 {*call_value_symbol}
     (expr_list:REG_UNUSED (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_DMA_Abort_IT") [flags 0x41]  <function_decl 0000000006873d00 HAL_DMA_Abort_IT>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 79 78 80 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1104:7 -1
     (nil))
(debug_insn 80 79 81 6 (var_location:QI status (const_int 0 [0])) -1
     (nil))
(debug_insn 81 80 82 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1112:3 -1
     (nil))
(code_label 82 81 83 7 260 (nil) [3 uses])
(note 83 82 98 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(note 98 83 112 7 NOTE_INSN_DELETED)
(note 112 98 84 7 NOTE_INSN_DELETED)
(debug_insn 84 112 85 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1115:5 -1
     (nil))
(insn 85 84 86 7 (set (reg/f:SI 129 [ _17 ])
        (mem/f:SI (reg/v/f:SI 149 [ htim ]) [3 htim_35(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1115:5 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 86 85 87 7 (var_location:SI TIMx (reg/f:SI 129 [ _17 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1115:5 -1
     (nil))
(debug_insn 87 86 88 7 (var_location:SI Channel (reg/v:SI 150 [ Channel ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1115:5 -1
     (nil))
(debug_insn 88 87 89 7 (var_location:SI ChannelNState (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1115:5 -1
     (nil))
(debug_insn 89 88 90 7 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3678:13 -1
     (nil))
(debug_insn 90 89 91 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3680:3 -1
     (nil))
(debug_insn 91 90 92 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:3 -1
     (nil))
(debug_insn 92 91 93 7 (var_location:SI tmp (ashift:SI (const_int 4 [0x4])
        (and:SI (reg/v:SI 150 [ Channel ])
            (const_int 31 [0x1f])))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 -1
     (nil))
(debug_insn 93 92 95 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:3 -1
     (nil))
(insn 95 93 94 7 (set (reg:SI 155)
        (and:SI (reg/v:SI 150 [ Channel ])
            (const_int 31 [0x1f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:36 90 {*arm_andsi3_insn}
     (nil))
(insn 94 95 96 7 (set (reg:SI 144 [ _54 ])
        (mem/v:SI (plus:SI (reg/f:SI 129 [ _17 ])
                (const_int 32 [0x20])) [1 _17->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 96 94 97 7 (set (reg:SI 157)
        (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 97 96 99 7 (set (reg:SI 156 [ tmp ])
        (ashift:SI (reg:SI 157)
            (reg:SI 155))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 157)
        (expr_list:REG_DEAD (reg:SI 155)
            (expr_list:REG_EQUAL (ashift:SI (const_int 4 [0x4])
                    (reg:SI 155))
                (nil)))))
(insn 99 97 100 7 (set (reg:SI 146 [ _56 ])
        (and:SI (not:SI (reg:SI 156 [ tmp ]))
            (reg:SI 144 [ _54 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 100 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg:SI 156 [ tmp ])
        (expr_list:REG_DEAD (reg:SI 144 [ _54 ])
            (nil))))
(insn 100 99 101 7 (set (mem/v:SI (plus:SI (reg/f:SI 129 [ _17 ])
                (const_int 32 [0x20])) [1 _17->CCER+0 S4 A32])
        (reg:SI 146 [ _56 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 146 [ _56 ])
        (nil)))
(debug_insn 101 100 102 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:3 -1
     (nil))
(insn 102 101 103 7 (set (reg:SI 147 [ _57 ])
        (mem/v:SI (plus:SI (reg/f:SI 129 [ _17 ])
                (const_int 32 [0x20])) [1 _17->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 103 102 104 7 (set (mem/v:SI (plus:SI (reg/f:SI 129 [ _17 ])
                (const_int 32 [0x20])) [1 _17->CCER+0 S4 A32])
        (reg:SI 147 [ _57 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 147 [ _57 ])
        (nil)))
(debug_insn 104 103 105 7 (var_location:SI TIMx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1115:5 -1
     (nil))
(debug_insn 105 104 106 7 (var_location:SI Channel (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1115:5 -1
     (nil))
(debug_insn 106 105 107 7 (var_location:SI ChannelNState (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1115:5 -1
     (nil))
(debug_insn 107 106 108 7 (var_location:SI tmp (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1115:5 -1
     (nil))
(debug_insn 108 107 109 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1118:5 -1
     (nil))
(debug_insn 109 108 110 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1118:5 -1
     (nil))
(insn 110 109 111 7 (set (reg:SI 130 [ _18 ])
        (mem/v:SI (plus:SI (reg/f:SI 129 [ _17 ])
                (const_int 32 [0x20])) [1 _17->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1118:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 111 110 113 7 (set (reg:SI 159)
        (const_int 4369 [0x1111])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1118:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 113 111 114 7 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 130 [ _18 ])
                        (reg:SI 159))
                    (const_int 0 [0])))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1118:5 92 {*andsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 159)
        (expr_list:REG_DEAD (reg:SI 130 [ _18 ])
            (nil))))
(jump_insn 114 113 115 7 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 127)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1118:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 127)
(note 115 114 119 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(note 119 115 116 8 NOTE_INSN_DELETED)
(debug_insn 116 119 117 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1118:5 -1
     (nil))
(insn 117 116 118 8 (set (reg:SI 132 [ _20 ])
        (mem/v:SI (plus:SI (reg/f:SI 129 [ _17 ])
                (const_int 32 [0x20])) [1 _17->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1118:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 118 117 120 8 (set (reg:SI 161)
        (const_int 17476 [0x4444])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1118:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 120 118 121 8 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 132 [ _20 ])
                        (reg:SI 161))
                    (const_int 0 [0])))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1118:5 92 {*andsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 161)
        (expr_list:REG_DEAD (reg:SI 132 [ _20 ])
            (nil))))
(jump_insn 121 120 122 8 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 127)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1118:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 127)
(note 122 121 123 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 123 122 124 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1118:5 -1
     (nil))
(insn 124 123 125 9 (set (reg:SI 134 [ _22 ])
        (mem/v:SI (plus:SI (reg/f:SI 129 [ _17 ])
                (const_int 68 [0x44])) [1 _17->BDTR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1118:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 125 124 126 9 (set (reg:SI 135 [ _23 ])
        (and:SI (reg:SI 134 [ _22 ])
            (const_int -32769 [0xffffffffffff7fff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1118:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 134 [ _22 ])
        (nil)))
(insn 126 125 127 9 (set (mem/v:SI (plus:SI (reg/f:SI 129 [ _17 ])
                (const_int 68 [0x44])) [1 _17->BDTR+0 S4 A32])
        (reg:SI 135 [ _23 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1118:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 135 [ _23 ])
        (nil)))
(code_label 127 126 128 10 261 (nil) [2 uses])
(note 128 127 134 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(note 134 128 129 10 NOTE_INSN_DELETED)
(debug_insn 129 134 130 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1118:5 -1
     (nil))
(debug_insn 130 129 131 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1121:5 -1
     (nil))
(debug_insn 131 130 132 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1121:5 -1
     (nil))
(insn 132 131 133 10 (set (reg:SI 136 [ _24 ])
        (mem/v:SI (plus:SI (reg/f:SI 129 [ _17 ])
                (const_int 32 [0x20])) [1 _17->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1121:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 133 132 135 10 (set (reg:SI 163)
        (const_int 4369 [0x1111])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1121:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 135 133 136 10 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 136 [ _24 ])
                        (reg:SI 163))
                    (const_int 0 [0])))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1121:5 92 {*andsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 163)
        (expr_list:REG_DEAD (reg:SI 136 [ _24 ])
            (nil))))
(jump_insn 136 135 137 10 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 149)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1121:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 149)
(note 137 136 141 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(note 141 137 138 11 NOTE_INSN_DELETED)
(debug_insn 138 141 139 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1121:5 -1
     (nil))
(insn 139 138 140 11 (set (reg:SI 138 [ _26 ])
        (mem/v:SI (plus:SI (reg/f:SI 129 [ _17 ])
                (const_int 32 [0x20])) [1 _17->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1121:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 140 139 142 11 (set (reg:SI 165)
        (const_int 17476 [0x4444])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1121:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 142 140 143 11 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 138 [ _26 ])
                        (reg:SI 165))
                    (const_int 0 [0])))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1121:5 92 {*andsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 165)
        (expr_list:REG_DEAD (reg:SI 138 [ _26 ])
            (nil))))
(jump_insn 143 142 144 11 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 149)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1121:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 149)
(note 144 143 145 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(debug_insn 145 144 146 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1121:5 -1
     (nil))
(insn 146 145 147 12 (set (reg:SI 140 [ _28 ])
        (mem/v:SI (reg/f:SI 129 [ _17 ]) [1 _17->CR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1121:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 147 146 148 12 (set (reg:SI 141 [ _29 ])
        (and:SI (reg:SI 140 [ _28 ])
            (const_int -2 [0xfffffffffffffffe]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1121:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 140 [ _28 ])
        (nil)))
(insn 148 147 149 12 (set (mem/v:SI (reg/f:SI 129 [ _17 ]) [1 _17->CR1+0 S4 A32])
        (reg:SI 141 [ _29 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1121:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 141 [ _29 ])
        (expr_list:REG_DEAD (reg/f:SI 129 [ _17 ])
            (nil))))
(code_label 149 148 150 13 262 (nil) [2 uses])
(note 150 149 153 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(note 153 150 151 13 NOTE_INSN_DELETED)
(debug_insn 151 153 152 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1121:5 -1
     (nil))
(debug_insn 152 151 154 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1124:5 -1
     (nil))
(jump_insn 154 152 155 13 (parallel [
            (set (pc)
                (if_then_else (ne (reg/v:SI 150 [ Channel ])
                        (const_int 0 [0]))
                    (label_ref 161)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1124:5 1025 {*thumb2_cbnz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 161)
(note 155 154 156 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 156 155 158 14 (set (reg:SI 167)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1124:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 158 156 6 14 (set (mem/v:QI (plus:SI (reg/v/f:SI 149 [ htim ])
                (const_int 68 [0x44])) [0 htim_35(D)->ChannelNState[0]+0 S1 A32])
        (subreg:QI (reg:SI 167) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1124:5 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 167)
        (expr_list:REG_DEAD (reg/v/f:SI 149 [ htim ])
            (nil))))
(insn 6 158 209 14 (set (reg/v:SI 148 [ <retval> ])
        (reg/v:SI 150 [ Channel ])) 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 150 [ Channel ])
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
(jump_insn 209 6 210 14 (set (pc)
        (label_ref 186)) 284 {*arm_jump}
     (nil)
 -> 186)
(barrier 210 209 161)
(code_label 161 210 162 15 263 (nil) [1 uses])
(note 162 161 163 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 163 162 164 15 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 150 [ Channel ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1124:5 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 164 163 165 15 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 171)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1124:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 171)
(note 165 164 166 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 166 165 168 16 (set (reg:SI 169)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1124:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 168 166 8 16 (set (mem/v:QI (plus:SI (reg/v/f:SI 149 [ htim ])
                (const_int 69 [0x45])) [0 htim_35(D)->ChannelNState[1]+0 S1 A8])
        (subreg:QI (reg:SI 169) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1124:5 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 169)
        (expr_list:REG_DEAD (reg/v/f:SI 149 [ htim ])
            (nil))))
(insn 8 168 211 16 (set (reg/v:SI 148 [ <retval> ])
        (const_int 0 [0])) 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 211 8 212 16 (set (pc)
        (label_ref 186)) 284 {*arm_jump}
     (nil)
 -> 186)
(barrier 212 211 171)
(code_label 171 212 172 17 264 (nil) [1 uses])
(note 172 171 173 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 173 172 174 17 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 150 [ Channel ])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1124:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 150 [ Channel ])
        (nil)))
(jump_insn 174 173 175 17 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 181)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1124:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 181)
(note 175 174 176 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 176 175 178 18 (set (reg:SI 171)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1124:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 178 176 5 18 (set (mem/v:QI (plus:SI (reg/v/f:SI 149 [ htim ])
                (const_int 70 [0x46])) [0 htim_35(D)->ChannelNState[2]+0 S1 A16])
        (subreg:QI (reg:SI 171) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1124:5 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 171)
        (expr_list:REG_DEAD (reg/v/f:SI 149 [ htim ])
            (nil))))
(insn 5 178 213 18 (set (reg/v:SI 148 [ <retval> ])
        (const_int 0 [0])) 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 213 5 214 18 (set (pc)
        (label_ref 186)) 284 {*arm_jump}
     (nil)
 -> 186)
(barrier 214 213 181)
(code_label 181 214 182 19 265 (nil) [1 uses])
(note 182 181 183 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 183 182 185 19 (set (reg:SI 173)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1124:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 185 183 7 19 (set (mem/v:QI (plus:SI (reg/v/f:SI 149 [ htim ])
                (const_int 71 [0x47])) [0 htim_35(D)->ChannelNState[3]+0 S1 A8])
        (subreg:QI (reg:SI 173) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1124:5 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 173)
        (expr_list:REG_DEAD (reg/v/f:SI 149 [ htim ])
            (nil))))
(insn 7 185 215 19 (set (reg/v:SI 148 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1124:5 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 215 7 216 19 (set (pc)
        (label_ref 186)) 284 {*arm_jump}
     (nil)
 -> 186)
(barrier 216 215 200)
(code_label 200 216 199 20 266 (nil) [10 uses])
(note 199 200 9 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 9 199 186 20 (set (reg/v:SI 148 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1073:3 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 186 9 187 21 254 (nil) [4 uses])
(note 187 186 188 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(debug_insn 188 187 189 21 (var_location:QI status (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 189 188 194 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1128:3 -1
     (nil))
(insn 194 189 195 21 (set (reg/i:SI 0 r0)
        (reg/v:SI 148 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1129:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 148 [ <retval> ])
        (nil)))
(insn 195 194 221 21 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1129:1 -1
     (nil))
(note 221 195 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_PWMN_Start (HAL_TIMEx_PWMN_Start, funcdef_no=417, decl_uid=9484, cgraph_uid=349, symbol_order=348)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 36 n_edges 52 count 36 (    1)


HAL_TIMEx_PWMN_Start

Dataflow summary:
def_info->table_size = 90, use_info->table_size = 230
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,35u} r13={1d,35u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={17d,16u} r102={1d,35u} r103={1d,34u} r117={1d,20u,7e} r119={1d,3u} r120={1d,1u} r122={1d,1u} r123={1d,1u} r124={1d,1u} r125={1d,1u} r126={1d,1u} r127={1d,1u} r128={2d,4u} r129={1d,1u} r130={1d,1u} r131={1d,1u} r132={1d,1u} r133={8d,1u} r134={1d,10u} r135={1d,4u} r138={1d,1u} r141={1d,1u} r144={1d,1u} r147={1d,1u} r148={1d,1u} r150={1d,1u} r152={1d,1u} r154={1d,1u} r156={1d,1u,1e} r157={1d,1u} r159={1d,1u} r160={1d,1u} r161={1d,1u} r162={1d,1u} r163={1d,1u} r164={1d,1u} r165={1d,1u} r168={1d,1u} r169={1d,3u} 
;;    total ref usage 328{87d,233u,8e} in 132{132 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d41(102){ }d42(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 3 5 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 134 135 168 169
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 134 135 168 169
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135

( 2 )->[3]->( 4 13 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u10(7){ }u11(13){ }u12(102){ }u13(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
;; lr  def 	 100 [cc] 138
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  gen 	 100 [cc] 138
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135

( 3 )->[4]->( 29 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	

( 2 )->[5]->( 6 8 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u18(7){ }u19(13){ }u20(102){ }u21(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135

( 5 )->[6]->( 7 14 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u24(7){ }u25(13){ }u26(102){ }u27(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
;; lr  def 	 100 [cc] 141
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  gen 	 100 [cc] 141
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135

( 6 )->[7]->( 30 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	

( 5 )->[8]->( 9 11 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u32(7){ }u33(13){ }u34(102){ }u35(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135

( 8 )->[9]->( 10 16 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u38(7){ }u39(13){ }u40(102){ }u41(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
;; lr  def 	 100 [cc] 144
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  gen 	 100 [cc] 144
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135

( 9 )->[10]->( 31 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	

( 8 )->[11]->( 12 15 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u46(7){ }u47(13){ }u48(102){ }u49(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
;; lr  def 	 100 [cc] 147
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  gen 	 100 [cc] 147
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135

( 11 )->[12]->( 32 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	

( 3 )->[13]->( 17 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u54(7){ }u55(13){ }u56(102){ }u57(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
;; lr  def 	 148
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  gen 	 148
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135

( 6 )->[14]->( 17 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u60(7){ }u61(13){ }u62(102){ }u63(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
;; lr  def 	 150
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  gen 	 150
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135

( 11 )->[15]->( 17 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u66(7){ }u67(13){ }u68(102){ }u69(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
;; lr  def 	 154
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  gen 	 154
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135

( 9 )->[16]->( 17 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u72(7){ }u73(13){ }u74(102){ }u75(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
;; lr  def 	 152
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  gen 	 152
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135

( 14 13 16 15 )->[17]->( 25 18 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u78(7){ }u79(13){ }u80(102){ }u81(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; lr  def 	 100 [cc] 117 119 120 122 123 124 125 126 156 157 159
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  gen 	 100 [cc] 117 119 120 122 123 124 125 126 156 157 159
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117

( 17 )->[18]->( 25 19 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u109(7){ }u110(13){ }u111(102){ }u112(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117

( 18 )->[19]->( 25 20 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u115(7){ }u116(13){ }u117(102){ }u118(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  def 	 100 [cc] 160
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  gen 	 100 [cc] 160
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117

( 19 )->[20]->( 25 21 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u123(7){ }u124(13){ }u125(102){ }u126(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  def 	 100 [cc] 161
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  gen 	 100 [cc] 161
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117

( 20 )->[21]->( 25 22 )
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u131(7){ }u132(13){ }u133(102){ }u134(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  def 	 100 [cc] 162
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  gen 	 100 [cc] 162
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117

( 21 )->[22]->( 25 23 )
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u139(7){ }u140(13){ }u141(102){ }u142(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  def 	 100 [cc] 163
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  gen 	 100 [cc] 163
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117

( 22 )->[23]->( 25 24 )
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u147(7){ }u148(13){ }u149(102){ }u150(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  def 	 100 [cc] 164
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  gen 	 100 [cc] 164
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117

( 23 )->[24]->( 25 28 )
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u155(7){ }u156(13){ }u157(102){ }u158(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  def 	 100 [cc] 165
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  gen 	 100 [cc] 165
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117

( 22 23 21 20 19 18 17 24 )->[25]->( 26 33 )
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u163(7){ }u164(13){ }u165(102){ }u166(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  def 	 100 [cc] 127 128
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  gen 	 100 [cc] 127 128
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 128
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 128

( 25 )->[26]->( 27 34 )
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u174(7){ }u175(13){ }u176(102){ }u177(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 128
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 128
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117

( 26 )->[27]->( 35 )
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u180(7){ }u181(13){ }u182(102){ }u183(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  def 	 129 130 133
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  gen 	 129 130 133
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133

( 24 )->[28]->( 35 )
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u188(7){ }u189(13){ }u190(102){ }u191(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  def 	 131 132 133
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  gen 	 131 132 133
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133

( 4 )->[29]->( 35 )
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u196(7){ }u197(13){ }u198(102){ }u199(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 133
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 133
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133

( 7 )->[30]->( 35 )
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u200(7){ }u201(13){ }u202(102){ }u203(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 133
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 133
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133

( 10 )->[31]->( 35 )
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u204(7){ }u205(13){ }u206(102){ }u207(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 133
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 133
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133

( 12 )->[32]->( 35 )
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u208(7){ }u209(13){ }u210(102){ }u211(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 133
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 133
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133

( 25 )->[33]->( 35 )
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u212(7){ }u213(13){ }u214(102){ }u215(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 133
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 133
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133

( 26 )->[34]->( 35 )
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u216(7){ }u217(13){ }u218(102){ }u219(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 133
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 133
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133

( 34 29 30 32 27 31 28 33 )->[35]->( 1 )
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u220(7){ }u221(13){ }u222(102){ }u223(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 35 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u226(0){ }u227(7){ }u228(13){ }u229(102){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 21 to worklist
  Adding insn 28 to worklist
  Adding insn 24 to worklist
  Adding insn 237 to worklist
  Adding insn 35 to worklist
  Adding insn 42 to worklist
  Adding insn 38 to worklist
  Adding insn 241 to worklist
  Adding insn 49 to worklist
  Adding insn 56 to worklist
  Adding insn 52 to worklist
  Adding insn 245 to worklist
  Adding insn 67 to worklist
  Adding insn 63 to worklist
  Adding insn 249 to worklist
  Adding insn 251 to worklist
  Adding insn 75 to worklist
  Adding insn 253 to worklist
  Adding insn 82 to worklist
  Adding insn 255 to worklist
  Adding insn 101 to worklist
  Adding insn 94 to worklist
  Adding insn 135 to worklist
  Adding insn 131 to worklist
  Adding insn 129 to worklist
  Adding insn 123 to worklist
  Adding insn 121 to worklist
  Adding insn 119 to worklist
  Adding insn 116 to worklist
  Adding insn 138 to worklist
  Adding insn 142 to worklist
  Adding insn 146 to worklist
  Adding insn 150 to worklist
  Adding insn 154 to worklist
  Adding insn 158 to worklist
  Adding insn 162 to worklist
  Adding insn 172 to worklist
  Adding insn 166 to worklist
  Adding insn 175 to worklist
  Adding insn 257 to worklist
  Adding insn 180 to worklist
  Adding insn 178 to worklist
  Adding insn 259 to worklist
  Adding insn 188 to worklist
  Adding insn 186 to worklist
  Adding insn 261 to worklist
  Adding insn 263 to worklist
  Adding insn 265 to worklist
  Adding insn 267 to worklist
  Adding insn 269 to worklist
  Adding insn 200 to worklist
Finished finding needed instructions:
processing block 35 lr out =  0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 199 to worklist
processing block 29 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
  Adding insn 9 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
processing block 27 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
  Adding insn 8 to worklist
  Adding insn 179 to worklist
processing block 34 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
  Adding insn 12 to worklist
processing block 26 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
  Adding insn 174 to worklist
processing block 33 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
  Adding insn 10 to worklist
processing block 25 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 128
  Adding insn 171 to worklist
  Adding insn 272 to worklist
  Adding insn 271 to worklist
processing block 28 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
  Adding insn 5 to worklist
  Adding insn 187 to worklist
processing block 24 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
  Adding insn 161 to worklist
  Adding insn 160 to worklist
processing block 23 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
  Adding insn 157 to worklist
  Adding insn 156 to worklist
processing block 22 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
  Adding insn 153 to worklist
  Adding insn 152 to worklist
processing block 21 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
  Adding insn 149 to worklist
  Adding insn 148 to worklist
processing block 20 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
  Adding insn 145 to worklist
  Adding insn 144 to worklist
processing block 19 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
  Adding insn 141 to worklist
  Adding insn 140 to worklist
processing block 18 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
  Adding insn 137 to worklist
processing block 17 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
  Adding insn 134 to worklist
  Adding insn 133 to worklist
  Adding insn 130 to worklist
  Adding insn 122 to worklist
  Adding insn 118 to worklist
  Adding insn 113 to worklist
  Adding insn 112 to worklist
  Adding insn 111 to worklist
  Adding insn 105 to worklist
processing block 13 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
  Adding insn 73 to worklist
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
  Adding insn 27 to worklist
processing block 30 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
  Adding insn 11 to worklist
processing block 7 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
processing block 14 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
  Adding insn 80 to worklist
processing block 6 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
  Adding insn 41 to worklist
processing block 31 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
  Adding insn 6 to worklist
processing block 10 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
processing block 16 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
  Adding insn 92 to worklist
processing block 9 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
  Adding insn 55 to worklist
processing block 32 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
  Adding insn 7 to worklist
processing block 12 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
processing block 15 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
  Adding insn 99 to worklist
processing block 11 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
  Adding insn 66 to worklist
processing block 8 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
  Adding insn 48 to worklist
processing block 5 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
  Adding insn 34 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
  Adding insn 20 to worklist
  Adding insn 234 to worklist
  Adding insn 2 to worklist
  Adding insn 233 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 36 n_edges 52 count 36 (    1)

Pass 0 for finding pseudo/allocno costs


  r169 costs: LO_REGS:2000 HI_REGS:4000 CALLER_SAVE_REGS:4000 EVEN_REG:4000 GENERAL_REGS:4000 VFP_D0_D7_REGS:40000 VFP_LO_REGS:40000 ALL_REGS:40000 MEM:21000
  r168 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r165 costs: LO_REGS:0 HI_REGS:108 CALLER_SAVE_REGS:108 EVEN_REG:108 GENERAL_REGS:108 VFP_D0_D7_REGS:1566 VFP_LO_REGS:1566 ALL_REGS:1566 MEM:810
  r164 costs: LO_REGS:0 HI_REGS:154 CALLER_SAVE_REGS:154 EVEN_REG:154 GENERAL_REGS:154 VFP_D0_D7_REGS:2233 VFP_LO_REGS:2233 ALL_REGS:2233 MEM:1155
  r163 costs: LO_REGS:0 HI_REGS:220 CALLER_SAVE_REGS:220 EVEN_REG:220 GENERAL_REGS:220 VFP_D0_D7_REGS:3190 VFP_LO_REGS:3190 ALL_REGS:3190 MEM:1650
  r162 costs: LO_REGS:0 HI_REGS:316 CALLER_SAVE_REGS:316 EVEN_REG:316 GENERAL_REGS:316 VFP_D0_D7_REGS:4582 VFP_LO_REGS:4582 ALL_REGS:4582 MEM:2370
  r161 costs: LO_REGS:0 HI_REGS:452 CALLER_SAVE_REGS:452 EVEN_REG:452 GENERAL_REGS:452 VFP_D0_D7_REGS:6554 VFP_LO_REGS:6554 ALL_REGS:6554 MEM:3390
  r160 costs: LO_REGS:0 HI_REGS:646 CALLER_SAVE_REGS:646 EVEN_REG:646 GENERAL_REGS:646 VFP_D0_D7_REGS:9367 VFP_LO_REGS:9367 ALL_REGS:9367 MEM:4845
  r159 costs: LO_REGS:0 HI_REGS:1320 CALLER_SAVE_REGS:1320 EVEN_REG:1320 GENERAL_REGS:1320 VFP_D0_D7_REGS:19140 VFP_LO_REGS:19140 ALL_REGS:19140 MEM:9900
  r157 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:19140 VFP_LO_REGS:19140 ALL_REGS:19140 MEM:9900
  r156 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:19800 VFP_LO_REGS:19800 ALL_REGS:19800 MEM:13200
  r154 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:2145
  r152 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:1110
  r150 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:1680
  r148 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:4950
  r147 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:6510 VFP_LO_REGS:6510 ALL_REGS:6510 MEM:4340
  r144 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3360 VFP_LO_REGS:3360 ALL_REGS:3360 MEM:2240
  r141 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:5100 VFP_LO_REGS:5100 ALL_REGS:5100 MEM:3400
  r138 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r135 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:32350 VFP_LO_REGS:32350 ALL_REGS:32350 MEM:15900
  r134 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:44770 VFP_LO_REGS:44770 ALL_REGS:44770 MEM:24180
  r133 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:28174 VFP_LO_REGS:28174 ALL_REGS:28174 MEM:14705
  r132 costs: LO_REGS:0 HI_REGS:76 CALLER_SAVE_REGS:76 EVEN_REG:76 GENERAL_REGS:76 VFP_D0_D7_REGS:1140 VFP_LO_REGS:1140 ALL_REGS:1140 MEM:760
  r131 costs: LO_REGS:0 HI_REGS:76 CALLER_SAVE_REGS:76 EVEN_REG:76 GENERAL_REGS:76 VFP_D0_D7_REGS:1140 VFP_LO_REGS:1140 ALL_REGS:1140 MEM:760
  r130 costs: LO_REGS:0 HI_REGS:540 CALLER_SAVE_REGS:540 EVEN_REG:540 GENERAL_REGS:540 VFP_D0_D7_REGS:8100 VFP_LO_REGS:8100 ALL_REGS:8100 MEM:5400
  r129 costs: LO_REGS:0 HI_REGS:540 CALLER_SAVE_REGS:540 EVEN_REG:540 GENERAL_REGS:540 VFP_D0_D7_REGS:8100 VFP_LO_REGS:8100 ALL_REGS:8100 MEM:5400
  r128 costs: LO_REGS:0 HI_REGS:1244 CALLER_SAVE_REGS:1244 EVEN_REG:1244 GENERAL_REGS:1244 VFP_D0_D7_REGS:42848 VFP_LO_REGS:42848 ALL_REGS:42848 MEM:25870
  r127 costs: LO_REGS:0 HI_REGS:1244 CALLER_SAVE_REGS:1244 EVEN_REG:1244 GENERAL_REGS:1244 VFP_D0_D7_REGS:18660 VFP_LO_REGS:18660 ALL_REGS:18660 MEM:12440
  r126 costs: LO_REGS:0 HI_REGS:1320 CALLER_SAVE_REGS:1320 EVEN_REG:1320 GENERAL_REGS:1320 VFP_D0_D7_REGS:19800 VFP_LO_REGS:19800 ALL_REGS:19800 MEM:13200
  r125 costs: LO_REGS:0 HI_REGS:1320 CALLER_SAVE_REGS:1320 EVEN_REG:1320 GENERAL_REGS:1320 VFP_D0_D7_REGS:19800 VFP_LO_REGS:19800 ALL_REGS:19800 MEM:13200
  r124 costs: LO_REGS:0 HI_REGS:1320 CALLER_SAVE_REGS:1320 EVEN_REG:1320 GENERAL_REGS:1320 VFP_D0_D7_REGS:19800 VFP_LO_REGS:19800 ALL_REGS:19800 MEM:13200
  r123 costs: LO_REGS:0 HI_REGS:1320 CALLER_SAVE_REGS:1320 EVEN_REG:1320 GENERAL_REGS:1320 VFP_D0_D7_REGS:19800 VFP_LO_REGS:19800 ALL_REGS:19800 MEM:13200
  r122 costs: LO_REGS:0 HI_REGS:1320 CALLER_SAVE_REGS:1320 EVEN_REG:1320 GENERAL_REGS:1320 VFP_D0_D7_REGS:19800 VFP_LO_REGS:19800 ALL_REGS:19800 MEM:13200
  r120 costs: LO_REGS:0 HI_REGS:1320 CALLER_SAVE_REGS:1320 EVEN_REG:1320 GENERAL_REGS:1320 VFP_D0_D7_REGS:19800 VFP_LO_REGS:19800 ALL_REGS:19800 MEM:13200
  r119 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:29700 VFP_LO_REGS:29700 ALL_REGS:29700 MEM:19800
  r117 costs: LO_REGS:0 HI_REGS:1320 CALLER_SAVE_REGS:1320 EVEN_REG:1320 GENERAL_REGS:1320 VFP_D0_D7_REGS:118920 VFP_LO_REGS:118920 ALL_REGS:118920 MEM:79280


Pass 1 for finding pseudo/allocno costs

    r169: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r168: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r167: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r166: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r165: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r164: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r163: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r162: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r161: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r160: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r159: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r158: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r157: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r156: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r155: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r154: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r153: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r152: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r151: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r150: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r149: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r148: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r147: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r146: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r145: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r144: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r143: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r142: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r141: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r140: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r139: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r138: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r137: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r136: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r135: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r134: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r133: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r132: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r131: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r130: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r129: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r128: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r127: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r126: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r125: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r124: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r123: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r122: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r121: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r120: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r119: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r118: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r116: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r115: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r114: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r113: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r169 costs: LO_REGS:2000 HI_REGS:6000 CALLER_SAVE_REGS:6000 EVEN_REG:6000 GENERAL_REGS:4000 VFP_D0_D7_REGS:60000 VFP_LO_REGS:60000 ALL_REGS:45000 MEM:40000
  r168 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r165 costs: LO_REGS:0 HI_REGS:108 CALLER_SAVE_REGS:108 EVEN_REG:108 GENERAL_REGS:108 VFP_D0_D7_REGS:1620 VFP_LO_REGS:1620 ALL_REGS:1620 MEM:1080
  r164 costs: LO_REGS:0 HI_REGS:154 CALLER_SAVE_REGS:154 EVEN_REG:154 GENERAL_REGS:154 VFP_D0_D7_REGS:2310 VFP_LO_REGS:2310 ALL_REGS:2310 MEM:1540
  r163 costs: LO_REGS:0 HI_REGS:220 CALLER_SAVE_REGS:220 EVEN_REG:220 GENERAL_REGS:220 VFP_D0_D7_REGS:3300 VFP_LO_REGS:3300 ALL_REGS:3300 MEM:2200
  r162 costs: LO_REGS:0 HI_REGS:316 CALLER_SAVE_REGS:316 EVEN_REG:316 GENERAL_REGS:316 VFP_D0_D7_REGS:4740 VFP_LO_REGS:4740 ALL_REGS:4740 MEM:3160
  r161 costs: LO_REGS:0 HI_REGS:452 CALLER_SAVE_REGS:452 EVEN_REG:452 GENERAL_REGS:452 VFP_D0_D7_REGS:6780 VFP_LO_REGS:6780 ALL_REGS:6780 MEM:4520
  r160 costs: LO_REGS:0 HI_REGS:646 CALLER_SAVE_REGS:646 EVEN_REG:646 GENERAL_REGS:646 VFP_D0_D7_REGS:9690 VFP_LO_REGS:9690 ALL_REGS:9690 MEM:6460
  r159 costs: LO_REGS:0 HI_REGS:1320 CALLER_SAVE_REGS:1320 EVEN_REG:1320 GENERAL_REGS:1320 VFP_D0_D7_REGS:19800 VFP_LO_REGS:19800 ALL_REGS:19800 MEM:13200
  r157 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:19800 VFP_LO_REGS:19800 ALL_REGS:19800 MEM:13200
  r156 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:19800 VFP_LO_REGS:19800 ALL_REGS:19800 MEM:13200
  r154 costs: GENERAL_REGS:0 MEM:2860
  r152 costs: GENERAL_REGS:0 MEM:1480
  r150 costs: GENERAL_REGS:0 MEM:2240
  r148 costs: GENERAL_REGS:0 MEM:6600
  r147 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:6510 VFP_LO_REGS:6510 ALL_REGS:6510 MEM:4340
  r144 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3360 VFP_LO_REGS:3360 ALL_REGS:3360 MEM:2240
  r141 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:5100 VFP_LO_REGS:5100 ALL_REGS:5100 MEM:3400
  r138 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r135 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:37350 VFP_LO_REGS:37350 ALL_REGS:37350 MEM:24900
  r134 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:49770 VFP_LO_REGS:49770 ALL_REGS:49770 MEM:33180
  r133 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:44115 VFP_LO_REGS:44115 ALL_REGS:29115 MEM:29410
  r132 costs: LO_REGS:0 HI_REGS:76 CALLER_SAVE_REGS:76 EVEN_REG:76 GENERAL_REGS:76 VFP_D0_D7_REGS:1140 VFP_LO_REGS:1140 ALL_REGS:1140 MEM:760
  r131 costs: LO_REGS:0 HI_REGS:76 CALLER_SAVE_REGS:76 EVEN_REG:76 GENERAL_REGS:76 VFP_D0_D7_REGS:1140 VFP_LO_REGS:1140 ALL_REGS:1140 MEM:760
  r130 costs: LO_REGS:0 HI_REGS:540 CALLER_SAVE_REGS:540 EVEN_REG:540 GENERAL_REGS:540 VFP_D0_D7_REGS:8100 VFP_LO_REGS:8100 ALL_REGS:8100 MEM:5400
  r129 costs: LO_REGS:0 HI_REGS:540 CALLER_SAVE_REGS:540 EVEN_REG:540 GENERAL_REGS:540 VFP_D0_D7_REGS:8100 VFP_LO_REGS:8100 ALL_REGS:8100 MEM:5400
  r128 costs: LO_REGS:0 HI_REGS:1244 CALLER_SAVE_REGS:1244 EVEN_REG:1244 GENERAL_REGS:1244 VFP_D0_D7_REGS:43470 VFP_LO_REGS:43470 ALL_REGS:43470 MEM:28980
  r127 costs: LO_REGS:0 HI_REGS:1244 CALLER_SAVE_REGS:1244 EVEN_REG:1244 GENERAL_REGS:1244 VFP_D0_D7_REGS:18660 VFP_LO_REGS:18660 ALL_REGS:18660 MEM:12440
  r126 costs: LO_REGS:0 HI_REGS:1320 CALLER_SAVE_REGS:1320 EVEN_REG:1320 GENERAL_REGS:1320 VFP_D0_D7_REGS:19800 VFP_LO_REGS:19800 ALL_REGS:19800 MEM:13200
  r125 costs: LO_REGS:0 HI_REGS:1320 CALLER_SAVE_REGS:1320 EVEN_REG:1320 GENERAL_REGS:1320 VFP_D0_D7_REGS:19800 VFP_LO_REGS:19800 ALL_REGS:19800 MEM:13200
  r124 costs: LO_REGS:0 HI_REGS:1320 CALLER_SAVE_REGS:1320 EVEN_REG:1320 GENERAL_REGS:1320 VFP_D0_D7_REGS:19800 VFP_LO_REGS:19800 ALL_REGS:19800 MEM:13200
  r123 costs: LO_REGS:0 HI_REGS:1320 CALLER_SAVE_REGS:1320 EVEN_REG:1320 GENERAL_REGS:1320 VFP_D0_D7_REGS:19800 VFP_LO_REGS:19800 ALL_REGS:19800 MEM:13200
  r122 costs: LO_REGS:0 HI_REGS:1320 CALLER_SAVE_REGS:1320 EVEN_REG:1320 GENERAL_REGS:1320 VFP_D0_D7_REGS:19800 VFP_LO_REGS:19800 ALL_REGS:19800 MEM:13200
  r120 costs: LO_REGS:0 HI_REGS:1320 CALLER_SAVE_REGS:1320 EVEN_REG:1320 GENERAL_REGS:1320 VFP_D0_D7_REGS:19800 VFP_LO_REGS:19800 ALL_REGS:19800 MEM:13200
  r119 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:29700 VFP_LO_REGS:29700 ALL_REGS:29700 MEM:19800
  r117 costs: LO_REGS:0 HI_REGS:1320 CALLER_SAVE_REGS:1320 EVEN_REG:1320 GENERAL_REGS:1320 VFP_D0_D7_REGS:118920 VFP_LO_REGS:118920 ALL_REGS:118920 MEM:79280

;;   ======================================================
;;   -- basic block 2 from 233 to 21 -- before reload
;;   ======================================================

;;	  0--> b  0: i 233 r168=r0                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 234 r169=r1                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i   2 r134=r168                               :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  2--> b  0: i  15 loc r134                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  16 loc r169                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  17 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  18 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  19 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  20 r135=r169                               :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  21 {pc={(r169!=0)?L32:pc};clobber cc;}     :cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 233
;;   new tail = 21

;;   ======================================================
;;   -- basic block 3 from 24 to 28 -- before reload
;;   ======================================================

;;	  0--> b  0: i  24 r138=zxn([r134+0x44])                   :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  27 cc=cmp(r138,0x1)                        :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  28 pc={(cc==0)?L235:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 24
;;   new tail = 28

;;   ======================================================
;;   -- basic block 4 from 237 to 237 -- before reload
;;   ======================================================

;;	  0--> b  0: i 237 pc=L205                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 237
;;   new tail = 237

;;   ======================================================
;;   -- basic block 5 from 34 to 35 -- before reload
;;   ======================================================

;;	  0--> b  0: i  34 cc=cmp(r135,0x4)                        :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  35 pc={(cc!=0)?L46:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 34
;;   new tail = 35

;;   ======================================================
;;   -- basic block 6 from 38 to 42 -- before reload
;;   ======================================================

;;	  0--> b  0: i  38 r141=zxn([r134+0x45])                   :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  41 cc=cmp(r141,0x1)                        :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  42 pc={(cc==0)?L239:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 38
;;   new tail = 42

;;   ======================================================
;;   -- basic block 7 from 241 to 241 -- before reload
;;   ======================================================

;;	  0--> b  0: i 241 pc=L209                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 241
;;   new tail = 241

;;   ======================================================
;;   -- basic block 8 from 48 to 49 -- before reload
;;   ======================================================

;;	  0--> b  0: i  48 cc=cmp(r135,0x8)                        :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  49 pc={(cc!=0)?L60:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 48
;;   new tail = 49

;;   ======================================================
;;   -- basic block 9 from 52 to 56 -- before reload
;;   ======================================================

;;	  0--> b  0: i  52 r144=zxn([r134+0x46])                   :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  55 cc=cmp(r144,0x1)                        :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  56 pc={(cc==0)?L243:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 52
;;   new tail = 56

;;   ======================================================
;;   -- basic block 10 from 245 to 245 -- before reload
;;   ======================================================

;;	  0--> b  0: i 245 pc=L213                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 245
;;   new tail = 245

;;   ======================================================
;;   -- basic block 11 from 63 to 67 -- before reload
;;   ======================================================

;;	  0--> b  0: i  63 r147=zxn([r134+0x47])                   :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  66 cc=cmp(r147,0x1)                        :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  67 pc={(cc==0)?L247:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 63
;;   new tail = 67

;;   ======================================================
;;   -- basic block 12 from 249 to 249 -- before reload
;;   ======================================================

;;	  0--> b  0: i 249 pc=L217                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 249
;;   new tail = 249

;;   ======================================================
;;   -- basic block 13 from 73 to 251 -- before reload
;;   ======================================================

;;	  0--> b  0: i  73 r148=0x2                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  75 [r134+0x44]=r148#0                      :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 251 pc=L102                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 73
;;   new tail = 251

;;   ======================================================
;;   -- basic block 14 from 80 to 253 -- before reload
;;   ======================================================

;;	  0--> b  0: i  80 r150=0x2                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  82 [r134+0x45]=r150#0                      :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 253 pc=L102                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 80
;;   new tail = 253

;;   ======================================================
;;   -- basic block 15 from 87 to 255 -- before reload
;;   ======================================================

;;	  0--> b  0: i  87 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  99 r154=0x2                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 101 [r134+0x47]=r154#0                      :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 255 pc=L102                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 87
;;   new tail = 255

;;   ======================================================
;;   -- basic block 16 from 92 to 94 -- before reload
;;   ======================================================

;;	  0--> b  0: i  92 r152=0x2                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  94 [r134+0x46]=r152#0                      :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 92
;;   new tail = 94

;;   ======================================================
;;   -- basic block 17 from 104 to 135 -- before reload
;;   ======================================================

;;	  0--> b  0: i 104 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 105 r117=[r134]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 106 loc r117                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 107 loc r135                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 108 loc 0x4                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 109 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 110 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 111 r156=r135&0x1f                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 116 r120=[r117+0x20]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 112 r157=0x4                                :cortex_m4_ex:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i 113 r119=r157<<r156                         :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 114 loc r119                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 115 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 118 r122=~r119&r120                         :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 119 [r117+0x20]=r122                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 120 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 121 r123=[r117+0x20]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 133 r159=0x40012c00                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 122 r124=r119|r123                          :cortex_m4_ex:@GENERAL_REGS+1(-1)@VFP_LO_REGS+0(0)
;;	 10--> b  0: i 123 [r117+0x20]=r124                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 124 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 125 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 126 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 127 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 128 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 11--> b  0: i 129 r125=[r117+0x44]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 13--> b  0: i 130 r126=r125|0x8000                        :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 14--> b  0: i 131 [r117+0x44]=r126                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 14--> b  0: i 132 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 15--> b  0: i 134 cc=cmp(r117,r159)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 16--> b  0: i 135 pc={(cc==0)?L163:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 16
;;   new head = 104
;;   new tail = 135

;;   ======================================================
;;   -- basic block 18 from 137 to 138 -- before reload
;;   ======================================================

;;	  0--> b  0: i 137 cc=cmp(r117,0x40000000)                 :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 138 pc={(cc==0)?L163:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 137
;;   new tail = 138

;;   ======================================================
;;   -- basic block 19 from 140 to 142 -- before reload
;;   ======================================================

;;	  0--> b  0: i 140 r160=0x40000400                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 141 cc=cmp(r117,r160)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 142 pc={(cc==0)?L163:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 140
;;   new tail = 142

;;   ======================================================
;;   -- basic block 20 from 144 to 146 -- before reload
;;   ======================================================

;;	  0--> b  0: i 144 r161=0x40000800                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 145 cc=cmp(r117,r161)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 146 pc={(cc==0)?L163:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 144
;;   new tail = 146

;;   ======================================================
;;   -- basic block 21 from 148 to 150 -- before reload
;;   ======================================================

;;	  0--> b  0: i 148 r162=0x40000c00                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 149 cc=cmp(r117,r162)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 150 pc={(cc==0)?L163:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 148
;;   new tail = 150

;;   ======================================================
;;   -- basic block 22 from 152 to 154 -- before reload
;;   ======================================================

;;	  0--> b  0: i 152 r163=0x40013400                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 153 cc=cmp(r117,r163)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 154 pc={(cc==0)?L163:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 152
;;   new tail = 154

;;   ======================================================
;;   -- basic block 23 from 156 to 158 -- before reload
;;   ======================================================

;;	  0--> b  0: i 156 r164=0x40014000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 157 cc=cmp(r117,r164)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 158 pc={(cc==0)?L163:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 156
;;   new tail = 158

;;   ======================================================
;;   -- basic block 24 from 160 to 162 -- before reload
;;   ======================================================

;;	  0--> b  0: i 160 r165=0x40015000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 161 cc=cmp(r117,r165)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 162 pc={(cc!=0)?L183:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 160
;;   new tail = 162

;;   ======================================================
;;   -- basic block 25 from 165 to 172 -- before reload
;;   ======================================================

;;	  0--> b  0: i 165 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 166 r127=[r117+0x8]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 271 r128=0x10007                            :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 272 r128=r127&r128                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 169 loc r128                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 170 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 171 cc=cmp(r128,0x6)                        :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 172 pc={(cc==0)?L221:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 165
;;   new tail = 172

;;   ======================================================
;;   -- basic block 26 from 174 to 175 -- before reload
;;   ======================================================

;;	  0--> b  0: i 174 cc=cmp(r128,0x10000)                    :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 175 pc={(cc==0)?L225:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 174
;;   new tail = 175

;;   ======================================================
;;   -- basic block 27 from 177 to 257 -- before reload
;;   ======================================================

;;	  0--> b  0: i 177 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 178 r129=[r117]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i   8 r133=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 179 r130=r129|0x1                           :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i 180 [r117]=r130                             :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 257 pc=L189                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 177
;;   new tail = 257

;;   ======================================================
;;   -- basic block 28 from 185 to 259 -- before reload
;;   ======================================================

;;	  0--> b  0: i 185 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 186 r131=[r117]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i   5 r133=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 187 r132=r131|0x1                           :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i 188 [r117]=r132                             :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 259 pc=L189                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 185
;;   new tail = 259

;;   ======================================================
;;   -- basic block 29 from 9 to 261 -- before reload
;;   ======================================================

;;	  0--> b  0: i   9 r133=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 261 pc=L189                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 9
;;   new tail = 261

;;   ======================================================
;;   -- basic block 30 from 11 to 263 -- before reload
;;   ======================================================

;;	  0--> b  0: i  11 r133=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 263 pc=L189                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 11
;;   new tail = 263

;;   ======================================================
;;   -- basic block 31 from 6 to 265 -- before reload
;;   ======================================================

;;	  0--> b  0: i   6 r133=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 265 pc=L189                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 6
;;   new tail = 265

;;   ======================================================
;;   -- basic block 32 from 7 to 267 -- before reload
;;   ======================================================

;;	  0--> b  0: i   7 r133=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 267 pc=L189                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 7
;;   new tail = 267

;;   ======================================================
;;   -- basic block 33 from 10 to 269 -- before reload
;;   ======================================================

;;	  0--> b  0: i  10 r133=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 269 pc=L189                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 10
;;   new tail = 269

;;   ======================================================
;;   -- basic block 34 from 12 to 12 -- before reload
;;   ======================================================

;;	  0--> b  0: i  12 r133=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 12
;;   new tail = 12

;;   ======================================================
;;   -- basic block 35 from 191 to 200 -- before reload
;;   ======================================================

;;	  0--> b  0: i 191 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 192 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 193 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 194 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 199 r0=r133                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 200 use r0                                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 191
;;   new tail = 200


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_PWMN_Start

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,35u} r13={1d,35u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={17d,16u} r102={1d,35u} r103={1d,34u} r117={1d,20u,7e} r119={1d,3u} r120={1d,1u} r122={1d,1u} r123={1d,1u} r124={1d,1u} r125={1d,1u} r126={1d,1u} r127={1d,1u} r128={2d,4u} r129={1d,1u} r130={1d,1u} r131={1d,1u} r132={1d,1u} r133={8d,1u} r134={1d,10u} r135={1d,4u} r138={1d,1u} r141={1d,1u} r144={1d,1u} r147={1d,1u} r148={1d,1u} r150={1d,1u} r152={1d,1u} r154={1d,1u} r156={1d,1u,1e} r157={1d,1u} r159={1d,1u} r160={1d,1u} r161={1d,1u} r162={1d,1u} r163={1d,1u} r164={1d,1u} r165={1d,1u} r168={1d,1u} r169={1d,3u} 
;;    total ref usage 328{87d,233u,8e} in 132{132 regular + 0 call} insns.
(note 1 0 13 NOTE_INSN_DELETED)
(note 13 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 13 4 2 NOTE_INSN_DELETED)
(note 4 3 233 2 NOTE_INSN_FUNCTION_BEG)
(insn 233 4 234 2 (set (reg:SI 168)
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1176:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(insn 234 233 2 2 (set (reg:SI 169)
        (reg:SI 1 r1 [ Channel ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1176:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ Channel ])
        (nil)))
(insn 2 234 15 2 (set (reg/v/f:SI 134 [ htim ])
        (reg:SI 168)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1176:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 168)
        (nil)))
(debug_insn 15 2 16 2 (var_location:SI htim (reg/v/f:SI 134 [ htim ])) -1
     (nil))
(debug_insn 16 15 17 2 (var_location:SI Channel (reg:SI 169)) -1
     (nil))
(debug_insn 17 16 18 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":646:3 -1
     (nil))
(debug_insn 18 17 19 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":649:3 -1
     (nil))
(debug_insn 19 18 20 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":652:3 -1
     (nil))
(insn 20 19 21 2 (set (reg/v:SI 135 [ Channel ])
        (reg:SI 169)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":652:46 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 21 20 22 2 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 169)
                        (const_int 0 [0]))
                    (label_ref 32)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":652:46 1025 {*thumb2_cbnz}
     (expr_list:REG_DEAD (reg:SI 169)
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 536870916 (nil))))
 -> 32)
(note 22 21 26 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 26 22 24 3 NOTE_INSN_DELETED)
(insn 24 26 27 3 (set (reg:SI 138 [ htim_2(D)->ChannelNState[0] ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 134 [ htim ])
                    (const_int 68 [0x44])) [0 htim_2(D)->ChannelNState[0]+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":652:7 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 27 24 28 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 138 [ htim_2(D)->ChannelNState[0] ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":652:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 138 [ htim_2(D)->ChannelNState[0] ])
        (nil)))
(jump_insn 28 27 236 3 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 235)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":652:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 235)
(note 236 28 237 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(jump_insn 237 236 238 4 (set (pc)
        (label_ref 205)) 284 {*arm_jump}
     (nil)
 -> 205)
(barrier 238 237 32)
(code_label 32 238 33 5 270 (nil) [1 uses])
(note 33 32 34 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 34 33 35 5 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 135 [ Channel ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":652:46 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 35 34 36 5 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 46)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":652:46 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 46)
(note 36 35 40 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(note 40 36 38 6 NOTE_INSN_DELETED)
(insn 38 40 41 6 (set (reg:SI 141 [ htim_2(D)->ChannelNState[1] ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 134 [ htim ])
                    (const_int 69 [0x45])) [0 htim_2(D)->ChannelNState[1]+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":652:7 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 41 38 42 6 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 141 [ htim_2(D)->ChannelNState[1] ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":652:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 141 [ htim_2(D)->ChannelNState[1] ])
        (nil)))
(jump_insn 42 41 240 6 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 239)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":652:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1073741828 (nil)))
 -> 239)
(note 240 42 241 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(jump_insn 241 240 242 7 (set (pc)
        (label_ref 209)) 284 {*arm_jump}
     (nil)
 -> 209)
(barrier 242 241 46)
(code_label 46 242 47 8 273 (nil) [1 uses])
(note 47 46 48 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 48 47 49 8 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 135 [ Channel ])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":652:46 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 49 48 50 8 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 60)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":652:46 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 60)
(note 50 49 54 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(note 54 50 52 9 NOTE_INSN_DELETED)
(insn 52 54 55 9 (set (reg:SI 144 [ htim_2(D)->ChannelNState[2] ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 134 [ htim ])
                    (const_int 70 [0x46])) [0 htim_2(D)->ChannelNState[2]+0 S1 A16]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":652:7 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 55 52 56 9 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 144 [ htim_2(D)->ChannelNState[2] ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":652:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 144 [ htim_2(D)->ChannelNState[2] ])
        (nil)))
(jump_insn 56 55 244 9 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 243)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":652:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669612 (nil)))
 -> 243)
(note 244 56 245 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(jump_insn 245 244 246 10 (set (pc)
        (label_ref 213)) 284 {*arm_jump}
     (nil)
 -> 213)
(barrier 246 245 60)
(code_label 60 246 61 11 275 (nil) [1 uses])
(note 61 60 65 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(note 65 61 63 11 NOTE_INSN_DELETED)
(insn 63 65 66 11 (set (reg:SI 147 [ htim_2(D)->ChannelNState[3] ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 134 [ htim ])
                    (const_int 71 [0x47])) [0 htim_2(D)->ChannelNState[3]+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":652:7 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 66 63 67 11 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 147 [ htim_2(D)->ChannelNState[3] ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":652:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 147 [ htim_2(D)->ChannelNState[3] ])
        (nil)))
(jump_insn 67 66 248 11 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 247)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":652:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 247)
(note 248 67 249 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(jump_insn 249 248 250 12 (set (pc)
        (label_ref 217)) 284 {*arm_jump}
     (nil)
 -> 217)
(barrier 250 249 235)
(code_label 235 250 72 13 291 (nil) [1 uses])
(note 72 235 73 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 73 72 75 13 (set (reg:SI 148)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":658:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 75 73 251 13 (set (mem/v:QI (plus:SI (reg/v/f:SI 134 [ htim ])
                (const_int 68 [0x44])) [0 htim_2(D)->ChannelNState[0]+0 S1 A32])
        (subreg:QI (reg:SI 148) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":658:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 148)
        (nil)))
(jump_insn 251 75 252 13 (set (pc)
        (label_ref 102)) 284 {*arm_jump}
     (nil)
 -> 102)
(barrier 252 251 239)
(code_label 239 252 79 14 292 (nil) [1 uses])
(note 79 239 80 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 80 79 82 14 (set (reg:SI 150)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":658:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 82 80 253 14 (set (mem/v:QI (plus:SI (reg/v/f:SI 134 [ htim ])
                (const_int 69 [0x45])) [0 htim_2(D)->ChannelNState[1]+0 S1 A8])
        (subreg:QI (reg:SI 150) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":658:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 150)
        (nil)))
(jump_insn 253 82 254 14 (set (pc)
        (label_ref 102)) 284 {*arm_jump}
     (nil)
 -> 102)
(barrier 254 253 247)
(code_label 247 254 86 15 294 (nil) [1 uses])
(note 86 247 87 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(debug_insn 87 86 99 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":658:3 -1
     (nil))
(insn 99 87 101 15 (set (reg:SI 154)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":658:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 101 99 255 15 (set (mem/v:QI (plus:SI (reg/v/f:SI 134 [ htim ])
                (const_int 71 [0x47])) [0 htim_2(D)->ChannelNState[3]+0 S1 A8])
        (subreg:QI (reg:SI 154) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":658:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 154)
        (nil)))
(jump_insn 255 101 256 15 (set (pc)
        (label_ref 102)) 284 {*arm_jump}
     (nil)
 -> 102)
(barrier 256 255 243)
(code_label 243 256 91 16 293 (nil) [1 uses])
(note 91 243 92 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 92 91 94 16 (set (reg:SI 152)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":658:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 94 92 102 16 (set (mem/v:QI (plus:SI (reg/v/f:SI 134 [ htim ])
                (const_int 70 [0x46])) [0 htim_2(D)->ChannelNState[2]+0 S1 A16])
        (subreg:QI (reg:SI 152) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":658:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 152)
        (nil)))
(code_label 102 94 103 17 278 (nil) [3 uses])
(note 103 102 117 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(note 117 103 104 17 NOTE_INSN_DELETED)
(debug_insn 104 117 105 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":661:3 -1
     (nil))
(insn 105 104 106 17 (set (reg/f:SI 117 [ _15 ])
        (mem/f:SI (reg/v/f:SI 134 [ htim ]) [3 htim_2(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":661:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 134 [ htim ])
        (nil)))
(debug_insn 106 105 107 17 (var_location:SI TIMx (reg/f:SI 117 [ _15 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":661:3 -1
     (nil))
(debug_insn 107 106 108 17 (var_location:SI Channel (reg/v:SI 135 [ Channel ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":661:3 -1
     (nil))
(debug_insn 108 107 109 17 (var_location:SI ChannelNState (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":661:3 -1
     (nil))
(debug_insn 109 108 110 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3680:3 -1
     (nil))
(debug_insn 110 109 111 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:3 -1
     (nil))
(insn 111 110 116 17 (set (reg:SI 156)
        (and:SI (reg/v:SI 135 [ Channel ])
            (const_int 31 [0x1f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:36 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 135 [ Channel ])
        (nil)))
(insn 116 111 112 17 (set (reg:SI 120 [ _18 ])
        (mem/v:SI (plus:SI (reg/f:SI 117 [ _15 ])
                (const_int 32 [0x20])) [1 _15->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 112 116 113 17 (set (reg:SI 157)
        (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 113 112 114 17 (set (reg/v:SI 119 [ tmp ])
        (ashift:SI (reg:SI 157)
            (reg:SI 156))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 157)
        (expr_list:REG_DEAD (reg:SI 156)
            (expr_list:REG_EQUAL (ashift:SI (const_int 4 [0x4])
                    (reg:SI 156))
                (nil)))))
(debug_insn 114 113 115 17 (var_location:SI tmp (reg/v:SI 119 [ tmp ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 -1
     (nil))
(debug_insn 115 114 118 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:3 -1
     (nil))
(insn 118 115 119 17 (set (reg:SI 122 [ _20 ])
        (and:SI (not:SI (reg/v:SI 119 [ tmp ]))
            (reg:SI 120 [ _18 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 100 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg:SI 120 [ _18 ])
        (nil)))
(insn 119 118 120 17 (set (mem/v:SI (plus:SI (reg/f:SI 117 [ _15 ])
                (const_int 32 [0x20])) [1 _15->CCER+0 S4 A32])
        (reg:SI 122 [ _20 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 122 [ _20 ])
        (nil)))
(debug_insn 120 119 121 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:3 -1
     (nil))
(insn 121 120 133 17 (set (reg:SI 123 [ _21 ])
        (mem/v:SI (plus:SI (reg/f:SI 117 [ _15 ])
                (const_int 32 [0x20])) [1 _15->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 133 121 122 17 (set (reg:SI 159)
        (const_int 1073818624 [0x40012c00])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:6 728 {*thumb2_movsi_vfp}
     (nil))
(insn 122 133 123 17 (set (reg:SI 124 [ _22 ])
        (ior:SI (reg/v:SI 119 [ tmp ])
            (reg:SI 123 [ _21 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:14 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 123 [ _21 ])
        (expr_list:REG_DEAD (reg/v:SI 119 [ tmp ])
            (nil))))
(insn 123 122 124 17 (set (mem/v:SI (plus:SI (reg/f:SI 117 [ _15 ])
                (const_int 32 [0x20])) [1 _15->CCER+0 S4 A32])
        (reg:SI 124 [ _22 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 124 [ _22 ])
        (nil)))
(debug_insn 124 123 125 17 (var_location:SI TIMx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":661:3 -1
     (nil))
(debug_insn 125 124 126 17 (var_location:SI Channel (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":661:3 -1
     (nil))
(debug_insn 126 125 127 17 (var_location:SI ChannelNState (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":661:3 -1
     (nil))
(debug_insn 127 126 128 17 (var_location:SI tmp (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":661:3 -1
     (nil))
(debug_insn 128 127 129 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":664:3 -1
     (nil))
(insn 129 128 130 17 (set (reg:SI 125 [ _23 ])
        (mem/v:SI (plus:SI (reg/f:SI 117 [ _15 ])
                (const_int 68 [0x44])) [1 _15->BDTR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":664:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 130 129 131 17 (set (reg:SI 126 [ _24 ])
        (ior:SI (reg:SI 125 [ _23 ])
            (const_int 32768 [0x8000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":664:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 125 [ _23 ])
        (nil)))
(insn 131 130 132 17 (set (mem/v:SI (plus:SI (reg/f:SI 117 [ _15 ])
                (const_int 68 [0x44])) [1 _15->BDTR+0 S4 A32])
        (reg:SI 126 [ _24 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":664:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 126 [ _24 ])
        (nil)))
(debug_insn 132 131 134 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:3 -1
     (nil))
(insn 134 132 135 17 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 117 [ _15 ])
            (reg:SI 159))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 159)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 117 [ _15 ])
                (const_int 1073818624 [0x40012c00]))
            (nil))))
(jump_insn 135 134 136 17 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 163)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 163)
(note 136 135 137 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 137 136 138 18 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 117 [ _15 ])
            (const_int 1073741824 [0x40000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 138 137 139 18 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 163)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 163)
(note 139 138 140 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 140 139 141 19 (set (reg:SI 160)
        (const_int 1073742848 [0x40000400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 141 140 142 19 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 117 [ _15 ])
            (reg:SI 160))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 160)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 117 [ _15 ])
                (const_int 1073742848 [0x40000400]))
            (nil))))
(jump_insn 142 141 143 19 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 163)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 163)
(note 143 142 144 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 144 143 145 20 (set (reg:SI 161)
        (const_int 1073743872 [0x40000800])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 145 144 146 20 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 117 [ _15 ])
            (reg:SI 161))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 161)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 117 [ _15 ])
                (const_int 1073743872 [0x40000800]))
            (nil))))
(jump_insn 146 145 147 20 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 163)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 163)
(note 147 146 148 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(insn 148 147 149 21 (set (reg:SI 162)
        (const_int 1073744896 [0x40000c00])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 149 148 150 21 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 117 [ _15 ])
            (reg:SI 162))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 162)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 117 [ _15 ])
                (const_int 1073744896 [0x40000c00]))
            (nil))))
(jump_insn 150 149 151 21 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 163)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 163)
(note 151 150 152 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(insn 152 151 153 22 (set (reg:SI 163)
        (const_int 1073820672 [0x40013400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 153 152 154 22 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 117 [ _15 ])
            (reg:SI 163))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 163)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 117 [ _15 ])
                (const_int 1073820672 [0x40013400]))
            (nil))))
(jump_insn 154 153 155 22 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 163)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 163)
(note 155 154 156 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(insn 156 155 157 23 (set (reg:SI 164)
        (const_int 1073823744 [0x40014000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 157 156 158 23 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 117 [ _15 ])
            (reg:SI 164))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 164)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 117 [ _15 ])
                (const_int 1073823744 [0x40014000]))
            (nil))))
(jump_insn 158 157 159 23 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 163)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 163)
(note 159 158 160 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(insn 160 159 161 24 (set (reg:SI 165)
        (const_int 1073827840 [0x40015000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 161 160 162 24 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 117 [ _15 ])
            (reg:SI 165))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 165)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 117 [ _15 ])
                (const_int 1073827840 [0x40015000]))
            (nil))))
(jump_insn 162 161 163 24 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 183)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 183)
(code_label 163 162 164 25 280 (nil) [7 uses])
(note 164 163 167 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(note 167 164 165 25 NOTE_INSN_DELETED)
(debug_insn 165 167 166 25 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":669:5 -1
     (nil))
(insn 166 165 271 25 (set (reg:SI 127 [ _25 ])
        (mem/v:SI (plus:SI (reg/f:SI 117 [ _15 ])
                (const_int 8 [0x8])) [1 _15->SMCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":669:29 728 {*thumb2_movsi_vfp}
     (nil))
(insn 271 166 272 25 (set (reg/v:SI 128 [ tmpsmcr ])
        (const_int 65543 [0x10007])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":669:13 728 {*thumb2_movsi_vfp}
     (nil))
(insn 272 271 169 25 (set (reg/v:SI 128 [ tmpsmcr ])
        (and:SI (reg:SI 127 [ _25 ])
            (reg/v:SI 128 [ tmpsmcr ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":669:13 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 127 [ _25 ])
        (nil)))
(debug_insn 169 272 170 25 (var_location:SI tmpsmcr (reg/v:SI 128 [ tmpsmcr ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":669:13 -1
     (nil))
(debug_insn 170 169 171 25 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":670:5 -1
     (nil))
(insn 171 170 172 25 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 128 [ tmpsmcr ])
            (const_int 6 [0x6]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":670:8 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 172 171 173 25 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 221)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":670:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 221)
(note 173 172 174 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
(insn 174 173 175 26 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 128 [ tmpsmcr ])
            (const_int 65536 [0x10000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":670:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 128 [ tmpsmcr ])
        (nil)))
(jump_insn 175 174 176 26 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 225)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":670:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 225)
(note 176 175 177 27 [bb 27] NOTE_INSN_BASIC_BLOCK)
(debug_insn 177 176 178 27 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":672:7 -1
     (nil))
(insn 178 177 8 27 (set (reg:SI 129 [ _27 ])
        (mem/v:SI (reg/f:SI 117 [ _15 ]) [1 _15->CR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":672:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 8 178 179 27 (set (reg:SI 133 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":681:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 179 8 180 27 (set (reg:SI 130 [ _28 ])
        (ior:SI (reg:SI 129 [ _27 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":672:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 129 [ _27 ])
        (nil)))
(insn 180 179 257 27 (set (mem/v:SI (reg/f:SI 117 [ _15 ]) [1 _15->CR1+0 S4 A32])
        (reg:SI 130 [ _28 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":672:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 130 [ _28 ])
        (expr_list:REG_DEAD (reg/f:SI 117 [ _15 ])
            (nil))))
(jump_insn 257 180 258 27 (set (pc)
        (label_ref 189)) 284 {*arm_jump}
     (nil)
 -> 189)
(barrier 258 257 183)
(code_label 183 258 184 28 281 (nil) [1 uses])
(note 184 183 185 28 [bb 28] NOTE_INSN_BASIC_BLOCK)
(debug_insn 185 184 186 28 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":677:5 -1
     (nil))
(insn 186 185 5 28 (set (reg:SI 131 [ _29 ])
        (mem/v:SI (reg/f:SI 117 [ _15 ]) [1 _15->CR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":677:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 5 186 187 28 (set (reg:SI 133 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":681:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 187 5 188 28 (set (reg:SI 132 [ _30 ])
        (ior:SI (reg:SI 131 [ _29 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":677:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 131 [ _29 ])
        (nil)))
(insn 188 187 259 28 (set (mem/v:SI (reg/f:SI 117 [ _15 ]) [1 _15->CR1+0 S4 A32])
        (reg:SI 132 [ _30 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":677:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 132 [ _30 ])
        (expr_list:REG_DEAD (reg/f:SI 117 [ _15 ])
            (nil))))
(jump_insn 259 188 260 28 (set (pc)
        (label_ref 189)) 284 {*arm_jump}
     (nil)
 -> 189)
(barrier 260 259 205)
(code_label 205 260 204 29 282 (nil) [1 uses])
(note 204 205 9 29 [bb 29] NOTE_INSN_BASIC_BLOCK)
(insn 9 204 261 29 (set (reg:SI 133 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":654:12 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 261 9 262 29 (set (pc)
        (label_ref 189)) 284 {*arm_jump}
     (nil)
 -> 189)
(barrier 262 261 209)
(code_label 209 262 208 30 283 (nil) [1 uses])
(note 208 209 11 30 [bb 30] NOTE_INSN_BASIC_BLOCK)
(insn 11 208 263 30 (set (reg:SI 133 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":654:12 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 263 11 264 30 (set (pc)
        (label_ref 189)) 284 {*arm_jump}
     (nil)
 -> 189)
(barrier 264 263 213)
(code_label 213 264 212 31 284 (nil) [1 uses])
(note 212 213 6 31 [bb 31] NOTE_INSN_BASIC_BLOCK)
(insn 6 212 265 31 (set (reg:SI 133 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":654:12 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 265 6 266 31 (set (pc)
        (label_ref 189)) 284 {*arm_jump}
     (nil)
 -> 189)
(barrier 266 265 217)
(code_label 217 266 216 32 285 (nil) [1 uses])
(note 216 217 7 32 [bb 32] NOTE_INSN_BASIC_BLOCK)
(insn 7 216 267 32 (set (reg:SI 133 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":654:12 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 267 7 268 32 (set (pc)
        (label_ref 189)) 284 {*arm_jump}
     (nil)
 -> 189)
(barrier 268 267 221)
(code_label 221 268 220 33 286 (nil) [1 uses])
(note 220 221 10 33 [bb 33] NOTE_INSN_BASIC_BLOCK)
(insn 10 220 269 33 (set (reg:SI 133 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":681:10 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 269 10 270 33 (set (pc)
        (label_ref 189)) 284 {*arm_jump}
     (nil)
 -> 189)
(barrier 270 269 225)
(code_label 225 270 224 34 287 (nil) [1 uses])
(note 224 225 12 34 [bb 34] NOTE_INSN_BASIC_BLOCK)
(insn 12 224 189 34 (set (reg:SI 133 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":681:10 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 189 12 190 35 271 (nil) [7 uses])
(note 190 189 191 35 [bb 35] NOTE_INSN_BASIC_BLOCK)
(debug_insn 191 190 192 35 (var_location:SI htim (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 192 191 193 35 (var_location:SI Channel (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 193 192 194 35 (var_location:SI tmpsmcr (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 194 193 199 35 (var_location:SI tmp (clobber (const_int 0 [0]))) -1
     (nil))
(insn 199 194 200 35 (set (reg/i:SI 0 r0)
        (reg:SI 133 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1176:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 133 [ <retval> ])
        (nil)))
(insn 200 199 281 35 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1176:19 -1
     (nil))
(note 281 200 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_PWMN_Stop (HAL_TIMEx_PWMN_Stop, funcdef_no=419, decl_uid=9487, cgraph_uid=350, symbol_order=349)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 16 n_edges 22 count 16 (    1)


HAL_TIMEx_PWMN_Stop

Dataflow summary:
def_info->table_size = 63, use_info->table_size = 128
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,15u} r13={1d,15u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={7d,6u} r102={1d,15u} r103={1d,14u} r113={1d,13u} r116={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,1u} r122={1d,1u} r124={1d,1u} r125={1d,1u} r126={1d,1u} r128={1d,1u} r130={1d,1u} r131={1d,1u} r133={1d,6u} r134={1d,7u} r135={1d,1u,1e} r136={1d,1u} r137={1d,1u} r139={1d,1u} r141={1d,1u} r143={1d,1u} r145={1d,1u} r147={1d,1u} r149={1d,1u} r151={1d,1u} r153={1d,1u} r156={1d,1u} r157={1d,1u} 
;;    total ref usage 180{60d,119u,1e} in 84{84 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d31(102){ }d32(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 3 5 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 113 116 118 119 120 133 134 135 136 137 139 156 157
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 113 116 118 119 120 133 134 135 136 137 139 156 157
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 133 134
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 133 134

( 2 )->[3]->( 4 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u31(7){ }u32(13){ }u33(102){ }u34(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 133 134
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  def 	 100 [cc] 122 141
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 133 134
;; live  gen 	 100 [cc] 122 141
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 133 134
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 133 134

( 3 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u41(7){ }u42(13){ }u43(102){ }u44(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 133 134
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  def 	 124 125
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 133 134
;; live  gen 	 124 125
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 133 134
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 133 134

( 4 2 3 )->[5]->( 6 8 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u49(7){ }u50(13){ }u51(102){ }u52(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 133 134
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  def 	 100 [cc] 126 143
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 133 134
;; live  gen 	 100 [cc] 126 143
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 133 134
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 133 134

( 5 )->[6]->( 7 8 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u59(7){ }u60(13){ }u61(102){ }u62(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 133 134
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  def 	 100 [cc] 128 145
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 133 134
;; live  gen 	 100 [cc] 128 145
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 133 134
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 133 134

( 6 )->[7]->( 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u69(7){ }u70(13){ }u71(102){ }u72(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 133 134
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  def 	 130 131
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 133 134
;; live  gen 	 130 131
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 134
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 134

( 7 5 6 )->[8]->( 9 10 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u77(7){ }u78(13){ }u79(102){ }u80(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 134
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 134
;; live  gen 	
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 134
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 134

( 8 )->[9]->( 15 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u83(7){ }u84(13){ }u85(102){ }u86(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; lr  def 	 147
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; live  gen 	 147
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 8 )->[10]->( 11 12 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u89(7){ }u90(13){ }u91(102){ }u92(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 134
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 134
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 134
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 134

( 10 )->[11]->( 15 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u95(7){ }u96(13){ }u97(102){ }u98(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; lr  def 	 149
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; live  gen 	 149
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 10 )->[12]->( 13 14 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u101(7){ }u102(13){ }u103(102){ }u104(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 134
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 134
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133

( 12 )->[13]->( 15 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u107(7){ }u108(13){ }u109(102){ }u110(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; lr  def 	 151
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; live  gen 	 151
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 12 )->[14]->( 15 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u113(7){ }u114(13){ }u115(102){ }u116(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; lr  def 	 153
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; live  gen 	 153
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 14 9 11 13 )->[15]->( 1 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u119(7){ }u120(13){ }u121(102){ }u122(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 15 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u124(0){ }u125(7){ }u126(13){ }u127(102){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 39 to worklist
  Adding insn 35 to worklist
  Adding insn 28 to worklist
  Adding insn 27 to worklist
  Adding insn 25 to worklist
  Adding insn 19 to worklist
  Adding insn 46 to worklist
  Adding insn 42 to worklist
  Adding insn 51 to worklist
  Adding insn 49 to worklist
  Adding insn 61 to worklist
  Adding insn 57 to worklist
  Adding insn 68 to worklist
  Adding insn 64 to worklist
  Adding insn 73 to worklist
  Adding insn 71 to worklist
  Adding insn 79 to worklist
  Adding insn 126 to worklist
  Adding insn 83 to worklist
  Adding insn 89 to worklist
  Adding insn 128 to worklist
  Adding insn 93 to worklist
  Adding insn 99 to worklist
  Adding insn 130 to worklist
  Adding insn 103 to worklist
  Adding insn 110 to worklist
  Adding insn 122 to worklist
Finished finding needed instructions:
processing block 15 lr out =  0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 121 to worklist
processing block 9 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 81 to worklist
processing block 11 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 91 to worklist
processing block 13 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 101 to worklist
processing block 14 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 108 to worklist
processing block 12 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
  Adding insn 98 to worklist
processing block 10 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 134
  Adding insn 88 to worklist
processing block 8 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 134
processing block 7 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 134
  Adding insn 72 to worklist
processing block 6 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 133 134
  Adding insn 67 to worklist
  Adding insn 65 to worklist
processing block 5 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 133 134
  Adding insn 60 to worklist
  Adding insn 58 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 133 134
  Adding insn 50 to worklist
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 133 134
  Adding insn 45 to worklist
  Adding insn 43 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 133 134
  Adding insn 38 to worklist
  Adding insn 36 to worklist
  Adding insn 24 to worklist
  Adding insn 22 to worklist
  Adding insn 21 to worklist
  Adding insn 20 to worklist
  Adding insn 11 to worklist
  Adding insn 3 to worklist
  Adding insn 125 to worklist
  Adding insn 2 to worklist
  Adding insn 124 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 16 n_edges 22 count 16 (    1)

Pass 0 for finding pseudo/allocno costs


  r157 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r156 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r153 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:3255
  r151 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:1680
  r149 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:2550
  r147 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:7500
  r145 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:14500 VFP_LO_REGS:14500 ALL_REGS:14500 MEM:7500
  r143 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:29000 VFP_LO_REGS:29000 ALL_REGS:29000 MEM:15000
  r141 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:14500 VFP_LO_REGS:14500 ALL_REGS:14500 MEM:7500
  r139 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:29000 VFP_LO_REGS:29000 ALL_REGS:29000 MEM:15000
  r137 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:29000 VFP_LO_REGS:29000 ALL_REGS:29000 MEM:15000
  r136 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r135 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r134 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:52450 VFP_LO_REGS:52450 ALL_REGS:52450 MEM:29300
  r133 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:39985 VFP_LO_REGS:39985 ALL_REGS:39985 MEM:20990
  r131 costs: LO_REGS:0 HI_REGS:500 CALLER_SAVE_REGS:500 EVEN_REG:500 GENERAL_REGS:500 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r130 costs: LO_REGS:0 HI_REGS:500 CALLER_SAVE_REGS:500 EVEN_REG:500 GENERAL_REGS:500 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r128 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r126 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r125 costs: LO_REGS:0 HI_REGS:500 CALLER_SAVE_REGS:500 EVEN_REG:500 GENERAL_REGS:500 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r124 costs: LO_REGS:0 HI_REGS:500 CALLER_SAVE_REGS:500 EVEN_REG:500 GENERAL_REGS:500 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r122 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r120 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r119 costs: LO_REGS:0 HI_REGS:4000 CALLER_SAVE_REGS:4000 EVEN_REG:4000 GENERAL_REGS:4000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r118 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r116 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:135000 VFP_LO_REGS:135000 ALL_REGS:135000 MEM:90000


Pass 1 for finding pseudo/allocno costs

    r157: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r156: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r155: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r154: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r153: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r152: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r151: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r150: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r149: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r148: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r147: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r146: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r145: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r144: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r143: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r142: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r141: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r140: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r139: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r138: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r137: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r136: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r135: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r134: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r133: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r132: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r131: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r130: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r129: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r128: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r127: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r126: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r125: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r124: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r123: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r122: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r121: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r120: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r119: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r118: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r116: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r114: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r157 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r156 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r153 costs: GENERAL_REGS:0 MEM:4340
  r151 costs: GENERAL_REGS:0 MEM:2240
  r149 costs: GENERAL_REGS:0 MEM:3400
  r147 costs: GENERAL_REGS:0 MEM:10000
  r145 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r143 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r141 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r139 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r137 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r136 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r135 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r134 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:57450 VFP_LO_REGS:57450 ALL_REGS:57450 MEM:38300
  r133 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:44985 VFP_LO_REGS:44985 ALL_REGS:44985 MEM:29990
  r131 costs: LO_REGS:0 HI_REGS:500 CALLER_SAVE_REGS:500 EVEN_REG:500 GENERAL_REGS:500 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r130 costs: LO_REGS:0 HI_REGS:500 CALLER_SAVE_REGS:500 EVEN_REG:500 GENERAL_REGS:500 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r128 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r126 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r125 costs: LO_REGS:0 HI_REGS:500 CALLER_SAVE_REGS:500 EVEN_REG:500 GENERAL_REGS:500 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r124 costs: LO_REGS:0 HI_REGS:500 CALLER_SAVE_REGS:500 EVEN_REG:500 GENERAL_REGS:500 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r122 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r120 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r119 costs: LO_REGS:0 HI_REGS:4000 CALLER_SAVE_REGS:4000 EVEN_REG:4000 GENERAL_REGS:4000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r118 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r116 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:135000 VFP_LO_REGS:135000 ALL_REGS:135000 MEM:90000

;;   ======================================================
;;   -- basic block 2 from 124 to 39 -- before reload
;;   ======================================================

;;	  0--> b  0: i 124 r156=r0                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i   2 r133=r156                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i   7 loc r133                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 125 r157=r1                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i  11 r113=[r133]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i   3 r134=r157                               :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i   8 loc r134                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i   9 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  10 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  12 loc r113                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  13 loc r134                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  14 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  15 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  16 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  17 loc 0x4<<r134&0x1f                      :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  18 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  19 r116=[r113+0x20]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  20 r135=r134&0x1f                          :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  21 r137=0x4                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  22 r136=r137<<r135                         :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  24 r118=~r136&r116                         :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  25 [r113+0x20]=r118                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  26 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  27 r119=[r113+0x20]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 12--> b  0: i  28 [r113+0x20]=r119                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 12--> b  0: i  29 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i  30 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i  31 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i  32 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i  33 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i  34 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 13--> b  0: i  35 r120=[r113+0x20]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 14--> b  0: i  36 r139=0x1111                             :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 15--> b  0: i  38 {cc=cmp(r120&r139,0);clobber scratch;}  :cortex_m4_ex:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	 16--> b  0: i  39 pc={(cc!=0)?L52:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 16
;;   new head = 124
;;   new tail = 39

;;   ======================================================
;;   -- basic block 3 from 41 to 46 -- before reload
;;   ======================================================

;;	  0--> b  0: i  41 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  42 r122=[r113+0x20]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  43 r141=0x4444                             :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  45 {cc=cmp(r122&r141,0);clobber scratch;}  :cortex_m4_ex:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  46 pc={(cc!=0)?L52:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 41
;;   new tail = 46

;;   ======================================================
;;   -- basic block 4 from 48 to 51 -- before reload
;;   ======================================================

;;	  0--> b  0: i  48 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  49 r124=[r113+0x44]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  50 r125=r124&0xffffffffffff7fff            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  51 [r113+0x44]=r125                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 48
;;   new tail = 51

;;   ======================================================
;;   -- basic block 5 from 54 to 61 -- before reload
;;   ======================================================

;;	  0--> b  0: i  54 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  55 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  56 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  57 r126=[r113+0x20]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  58 r143=0x1111                             :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  60 {cc=cmp(r126&r143,0);clobber scratch;}  :cortex_m4_ex:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  61 pc={(cc!=0)?L74:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 54
;;   new tail = 61

;;   ======================================================
;;   -- basic block 6 from 63 to 68 -- before reload
;;   ======================================================

;;	  0--> b  0: i  63 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  64 r128=[r113+0x20]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  65 r145=0x4444                             :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  67 {cc=cmp(r128&r145,0);clobber scratch;}  :cortex_m4_ex:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  68 pc={(cc!=0)?L74:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 63
;;   new tail = 68

;;   ======================================================
;;   -- basic block 7 from 70 to 73 -- before reload
;;   ======================================================

;;	  0--> b  0: i  70 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  71 r130=[r113]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  72 r131=r130&0xfffffffffffffffe            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  73 [r113]=r131                             :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 70
;;   new tail = 73

;;   ======================================================
;;   -- basic block 8 from 76 to 79 -- before reload
;;   ======================================================

;;	  0--> b  0: i  76 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  77 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  79 {pc={(r134!=0)?L86:pc};clobber cc;}     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 76
;;   new tail = 79

;;   ======================================================
;;   -- basic block 9 from 81 to 126 -- before reload
;;   ======================================================

;;	  0--> b  0: i  81 r147=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  83 [r133+0x44]=r147#0                      :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 126 pc=L111                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 81
;;   new tail = 126

;;   ======================================================
;;   -- basic block 10 from 88 to 89 -- before reload
;;   ======================================================

;;	  0--> b  0: i  88 cc=cmp(r134,0x4)                        :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  89 pc={(cc!=0)?L96:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 88
;;   new tail = 89

;;   ======================================================
;;   -- basic block 11 from 91 to 128 -- before reload
;;   ======================================================

;;	  0--> b  0: i  91 r149=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  93 [r133+0x45]=r149#0                      :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 128 pc=L111                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 91
;;   new tail = 128

;;   ======================================================
;;   -- basic block 12 from 98 to 99 -- before reload
;;   ======================================================

;;	  0--> b  0: i  98 cc=cmp(r134,0x8)                        :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  99 pc={(cc!=0)?L106:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 98
;;   new tail = 99

;;   ======================================================
;;   -- basic block 13 from 101 to 130 -- before reload
;;   ======================================================

;;	  0--> b  0: i 101 r151=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 103 [r133+0x46]=r151#0                      :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 130 pc=L111                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 101
;;   new tail = 130

;;   ======================================================
;;   -- basic block 14 from 108 to 110 -- before reload
;;   ======================================================

;;	  0--> b  0: i 108 r153=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 110 [r133+0x47]=r153#0                      :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 108
;;   new tail = 110

;;   ======================================================
;;   -- basic block 15 from 113 to 122 -- before reload
;;   ======================================================

;;	  0--> b  0: i 113 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 114 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 115 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 116 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 121 r0=0                                    :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 122 use r0                                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 113
;;   new tail = 122


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_PWMN_Stop

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,15u} r13={1d,15u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={7d,6u} r102={1d,15u} r103={1d,14u} r113={1d,13u} r116={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,1u} r122={1d,1u} r124={1d,1u} r125={1d,1u} r126={1d,1u} r128={1d,1u} r130={1d,1u} r131={1d,1u} r133={1d,6u} r134={1d,7u} r135={1d,1u,1e} r136={1d,1u} r137={1d,1u} r139={1d,1u} r141={1d,1u} r143={1d,1u} r145={1d,1u} r147={1d,1u} r149={1d,1u} r151={1d,1u} r153={1d,1u} r156={1d,1u} r157={1d,1u} 
;;    total ref usage 180{60d,119u,1e} in 84{84 regular + 0 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 4 5 23 2 NOTE_INSN_FUNCTION_BEG)
(note 23 4 37 2 NOTE_INSN_DELETED)
(note 37 23 124 2 NOTE_INSN_DELETED)
(insn 124 37 2 2 (set (reg:SI 156)
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1227:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(insn 2 124 7 2 (set (reg/v/f:SI 133 [ htim ])
        (reg:SI 156)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1227:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 156)
        (nil)))
(debug_insn 7 2 125 2 (var_location:SI htim (reg/v/f:SI 133 [ htim ])) -1
     (nil))
(insn 125 7 11 2 (set (reg:SI 157)
        (reg:SI 1 r1 [ Channel ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1227:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ Channel ])
        (nil)))
(insn 11 125 3 2 (set (reg/f:SI 113 [ _6 ])
        (mem/f:SI (reg/v/f:SI 133 [ htim ]) [3 htim_2(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":702:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 3 11 8 2 (set (reg/v:SI 134 [ Channel ])
        (reg:SI 157)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1227:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 157)
        (nil)))
(debug_insn 8 3 9 2 (var_location:SI Channel (reg/v:SI 134 [ Channel ])) -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":699:3 -1
     (nil))
(debug_insn 10 9 12 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":702:3 -1
     (nil))
(debug_insn 12 10 13 2 (var_location:SI TIMx (reg/f:SI 113 [ _6 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":702:3 -1
     (nil))
(debug_insn 13 12 14 2 (var_location:SI Channel (reg/v:SI 134 [ Channel ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":702:3 -1
     (nil))
(debug_insn 14 13 15 2 (var_location:SI ChannelNState (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":702:3 -1
     (nil))
(debug_insn 15 14 16 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3680:3 -1
     (nil))
(debug_insn 16 15 17 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:3 -1
     (nil))
(debug_insn 17 16 18 2 (var_location:SI tmp (ashift:SI (const_int 4 [0x4])
        (and:SI (reg/v:SI 134 [ Channel ])
            (const_int 31 [0x1f])))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 -1
     (nil))
(debug_insn 18 17 19 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:3 -1
     (nil))
(insn 19 18 20 2 (set (reg:SI 116 [ _9 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _6 ])
                (const_int 32 [0x20])) [1 _6->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 20 19 21 2 (set (reg:SI 135)
        (and:SI (reg/v:SI 134 [ Channel ])
            (const_int 31 [0x1f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:36 90 {*arm_andsi3_insn}
     (nil))
(insn 21 20 22 2 (set (reg:SI 137)
        (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 22 21 24 2 (set (reg:SI 136 [ tmp ])
        (ashift:SI (reg:SI 137)
            (reg:SI 135))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 137)
        (expr_list:REG_DEAD (reg:SI 135)
            (expr_list:REG_EQUAL (ashift:SI (const_int 4 [0x4])
                    (reg:SI 135))
                (nil)))))
(insn 24 22 25 2 (set (reg:SI 118 [ _11 ])
        (and:SI (not:SI (reg:SI 136 [ tmp ]))
            (reg:SI 116 [ _9 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 100 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg:SI 136 [ tmp ])
        (expr_list:REG_DEAD (reg:SI 116 [ _9 ])
            (nil))))
(insn 25 24 26 2 (set (mem/v:SI (plus:SI (reg/f:SI 113 [ _6 ])
                (const_int 32 [0x20])) [1 _6->CCER+0 S4 A32])
        (reg:SI 118 [ _11 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 118 [ _11 ])
        (nil)))
(debug_insn 26 25 27 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:3 -1
     (nil))
(insn 27 26 28 2 (set (reg:SI 119 [ _12 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _6 ])
                (const_int 32 [0x20])) [1 _6->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 28 27 29 2 (set (mem/v:SI (plus:SI (reg/f:SI 113 [ _6 ])
                (const_int 32 [0x20])) [1 _6->CCER+0 S4 A32])
        (reg:SI 119 [ _12 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 119 [ _12 ])
        (nil)))
(debug_insn 29 28 30 2 (var_location:SI TIMx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":702:3 -1
     (nil))
(debug_insn 30 29 31 2 (var_location:SI Channel (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":702:3 -1
     (nil))
(debug_insn 31 30 32 2 (var_location:SI ChannelNState (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":702:3 -1
     (nil))
(debug_insn 32 31 33 2 (var_location:SI tmp (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":702:3 -1
     (nil))
(debug_insn 33 32 34 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":705:3 -1
     (nil))
(debug_insn 34 33 35 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":705:3 -1
     (nil))
(insn 35 34 36 2 (set (reg:SI 120 [ _13 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _6 ])
                (const_int 32 [0x20])) [1 _6->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":705:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 36 35 38 2 (set (reg:SI 139)
        (const_int 4369 [0x1111])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":705:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 38 36 39 2 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 120 [ _13 ])
                        (reg:SI 139))
                    (const_int 0 [0])))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":705:3 92 {*andsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 139)
        (expr_list:REG_DEAD (reg:SI 120 [ _13 ])
            (nil))))
(jump_insn 39 38 40 2 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 52)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":705:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 52)
(note 40 39 44 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 44 40 41 3 NOTE_INSN_DELETED)
(debug_insn 41 44 42 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":705:3 -1
     (nil))
(insn 42 41 43 3 (set (reg:SI 122 [ _15 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _6 ])
                (const_int 32 [0x20])) [1 _6->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":705:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 43 42 45 3 (set (reg:SI 141)
        (const_int 17476 [0x4444])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":705:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 45 43 46 3 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 122 [ _15 ])
                        (reg:SI 141))
                    (const_int 0 [0])))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":705:3 92 {*andsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 141)
        (expr_list:REG_DEAD (reg:SI 122 [ _15 ])
            (nil))))
(jump_insn 46 45 47 3 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 52)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":705:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 52)
(note 47 46 48 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 48 47 49 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":705:3 -1
     (nil))
(insn 49 48 50 4 (set (reg:SI 124 [ _17 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _6 ])
                (const_int 68 [0x44])) [1 _6->BDTR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":705:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 50 49 51 4 (set (reg:SI 125 [ _18 ])
        (and:SI (reg:SI 124 [ _17 ])
            (const_int -32769 [0xffffffffffff7fff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":705:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 124 [ _17 ])
        (nil)))
(insn 51 50 52 4 (set (mem/v:SI (plus:SI (reg/f:SI 113 [ _6 ])
                (const_int 68 [0x44])) [1 _6->BDTR+0 S4 A32])
        (reg:SI 125 [ _18 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":705:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 125 [ _18 ])
        (nil)))
(code_label 52 51 53 5 300 (nil) [2 uses])
(note 53 52 59 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(note 59 53 54 5 NOTE_INSN_DELETED)
(debug_insn 54 59 55 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":705:3 -1
     (nil))
(debug_insn 55 54 56 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":708:3 -1
     (nil))
(debug_insn 56 55 57 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":708:3 -1
     (nil))
(insn 57 56 58 5 (set (reg:SI 126 [ _19 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _6 ])
                (const_int 32 [0x20])) [1 _6->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":708:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 58 57 60 5 (set (reg:SI 143)
        (const_int 4369 [0x1111])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":708:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 60 58 61 5 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 126 [ _19 ])
                        (reg:SI 143))
                    (const_int 0 [0])))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":708:3 92 {*andsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 143)
        (expr_list:REG_DEAD (reg:SI 126 [ _19 ])
            (nil))))
(jump_insn 61 60 62 5 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 74)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":708:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 74)
(note 62 61 66 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(note 66 62 63 6 NOTE_INSN_DELETED)
(debug_insn 63 66 64 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":708:3 -1
     (nil))
(insn 64 63 65 6 (set (reg:SI 128 [ _21 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _6 ])
                (const_int 32 [0x20])) [1 _6->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":708:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 65 64 67 6 (set (reg:SI 145)
        (const_int 17476 [0x4444])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":708:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 67 65 68 6 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 128 [ _21 ])
                        (reg:SI 145))
                    (const_int 0 [0])))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":708:3 92 {*andsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 145)
        (expr_list:REG_DEAD (reg:SI 128 [ _21 ])
            (nil))))
(jump_insn 68 67 69 6 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 74)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":708:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 74)
(note 69 68 70 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 70 69 71 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":708:3 -1
     (nil))
(insn 71 70 72 7 (set (reg:SI 130 [ _23 ])
        (mem/v:SI (reg/f:SI 113 [ _6 ]) [1 _6->CR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":708:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 72 71 73 7 (set (reg:SI 131 [ _24 ])
        (and:SI (reg:SI 130 [ _23 ])
            (const_int -2 [0xfffffffffffffffe]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":708:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 130 [ _23 ])
        (nil)))
(insn 73 72 74 7 (set (mem/v:SI (reg/f:SI 113 [ _6 ]) [1 _6->CR1+0 S4 A32])
        (reg:SI 131 [ _24 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":708:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 131 [ _24 ])
        (expr_list:REG_DEAD (reg/f:SI 113 [ _6 ])
            (nil))))
(code_label 74 73 75 8 301 (nil) [2 uses])
(note 75 74 78 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(note 78 75 76 8 NOTE_INSN_DELETED)
(debug_insn 76 78 77 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":708:3 -1
     (nil))
(debug_insn 77 76 79 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":711:3 -1
     (nil))
(jump_insn 79 77 80 8 (parallel [
            (set (pc)
                (if_then_else (ne (reg/v:SI 134 [ Channel ])
                        (const_int 0 [0]))
                    (label_ref 86)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":711:3 1025 {*thumb2_cbnz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 86)
(note 80 79 81 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 81 80 83 9 (set (reg:SI 147)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":711:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 83 81 126 9 (set (mem/v:QI (plus:SI (reg/v/f:SI 133 [ htim ])
                (const_int 68 [0x44])) [0 htim_2(D)->ChannelNState[0]+0 S1 A32])
        (subreg:QI (reg:SI 147) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":711:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 147)
        (expr_list:REG_DEAD (reg/v/f:SI 133 [ htim ])
            (nil))))
(jump_insn 126 83 127 9 (set (pc)
        (label_ref 111)) 284 {*arm_jump}
     (nil)
 -> 111)
(barrier 127 126 86)
(code_label 86 127 87 10 302 (nil) [1 uses])
(note 87 86 88 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 88 87 89 10 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 134 [ Channel ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":711:3 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 89 88 90 10 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 96)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":711:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 96)
(note 90 89 91 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 91 90 93 11 (set (reg:SI 149)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":711:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 93 91 128 11 (set (mem/v:QI (plus:SI (reg/v/f:SI 133 [ htim ])
                (const_int 69 [0x45])) [0 htim_2(D)->ChannelNState[1]+0 S1 A8])
        (subreg:QI (reg:SI 149) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":711:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 149)
        (expr_list:REG_DEAD (reg/v/f:SI 133 [ htim ])
            (nil))))
(jump_insn 128 93 129 11 (set (pc)
        (label_ref 111)) 284 {*arm_jump}
     (nil)
 -> 111)
(barrier 129 128 96)
(code_label 96 129 97 12 304 (nil) [1 uses])
(note 97 96 98 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 98 97 99 12 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 134 [ Channel ])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":711:3 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 134 [ Channel ])
        (nil)))
(jump_insn 99 98 100 12 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 106)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":711:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 106)
(note 100 99 101 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 101 100 103 13 (set (reg:SI 151)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":711:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 103 101 130 13 (set (mem/v:QI (plus:SI (reg/v/f:SI 133 [ htim ])
                (const_int 70 [0x46])) [0 htim_2(D)->ChannelNState[2]+0 S1 A16])
        (subreg:QI (reg:SI 151) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":711:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 151)
        (expr_list:REG_DEAD (reg/v/f:SI 133 [ htim ])
            (nil))))
(jump_insn 130 103 131 13 (set (pc)
        (label_ref 111)) 284 {*arm_jump}
     (nil)
 -> 111)
(barrier 131 130 106)
(code_label 106 131 107 14 305 (nil) [1 uses])
(note 107 106 108 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 108 107 110 14 (set (reg:SI 153)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":711:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 110 108 111 14 (set (mem/v:QI (plus:SI (reg/v/f:SI 133 [ htim ])
                (const_int 71 [0x47])) [0 htim_2(D)->ChannelNState[3]+0 S1 A8])
        (subreg:QI (reg:SI 153) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":711:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 153)
        (expr_list:REG_DEAD (reg/v/f:SI 133 [ htim ])
            (nil))))
(code_label 111 110 112 15 303 (nil) [3 uses])
(note 112 111 113 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(debug_insn 113 112 114 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":714:3 -1
     (nil))
(debug_insn 114 113 115 15 (var_location:SI htim (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 115 114 116 15 (var_location:SI Channel (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 116 115 121 15 (var_location:SI tmp (clobber (const_int 0 [0]))) -1
     (nil))
(insn 121 116 122 15 (set (reg/i:SI 0 r0)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1227:19 728 {*thumb2_movsi_vfp}
     (nil))
(insn 122 121 136 15 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1227:19 -1
     (nil))
(note 136 122 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_PWMN_Start_IT (HAL_TIMEx_PWMN_Start_IT, funcdef_no=421, decl_uid=9490, cgraph_uid=351, symbol_order=350)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 42 n_edges 63 count 42 (    1)


HAL_TIMEx_PWMN_Start_IT

Dataflow summary:
def_info->table_size = 108, use_info->table_size = 283
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,4u} r1={1d,1u} r2={1d} r3={1d} r7={1d,41u} r13={1d,41u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={20d,18u} r102={1d,41u} r103={1d,40u} r114={4d,29u,7e} r118={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r122={1d,1u} r123={1d,1u} r124={1d,1u} r125={1d,1u} r126={1d,1u} r127={1d,1u} r129={1d,3u} r130={1d,1u} r132={1d,1u} r133={1d,1u} r134={1d,1u} r135={1d,1u} r136={1d,1u} r137={1d,1u} r138={2d,4u} r139={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,1u} r143={9d,1u} r144={1d,12u} r145={1d,7u} r148={1d,1u} r151={1d,1u} r154={1d,1u} r157={1d,1u} r158={1d,1u} r160={1d,1u} r162={1d,1u} r164={1d,1u} r166={1d,2u} r167={1d,1u,1e} r168={1d,1u} r170={1d,1u} r171={1d,1u} r172={1d,1u} r173={1d,1u} r174={1d,1u} r175={1d,1u} r176={1d,1u} r179={1d,1u} r180={1d,3u} 
;;    total ref usage 399{105d,286u,8e} in 186{186 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d44(102){ }d45(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 3 5 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 144 145 179 180
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 144 145 179 180
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145

( 2 )->[3]->( 4 13 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u10(7){ }u11(13){ }u12(102){ }u13(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144
;; lr  def 	 100 [cc] 148
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; live  gen 	 100 [cc] 148
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145

( 3 )->[4]->( 34 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	

( 2 )->[5]->( 6 8 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u18(7){ }u19(13){ }u20(102){ }u21(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145

( 5 )->[6]->( 7 15 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u24(7){ }u25(13){ }u26(102){ }u27(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144
;; lr  def 	 100 [cc] 151
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; live  gen 	 100 [cc] 151
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145

( 6 )->[7]->( 35 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	

( 5 )->[8]->( 9 11 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u32(7){ }u33(13){ }u34(102){ }u35(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145

( 8 )->[9]->( 10 17 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u38(7){ }u39(13){ }u40(102){ }u41(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144
;; lr  def 	 100 [cc] 154
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; live  gen 	 100 [cc] 154
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145

( 9 )->[10]->( 36 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	

( 8 )->[11]->( 12 14 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u46(7){ }u47(13){ }u48(102){ }u49(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144
;; lr  def 	 100 [cc] 157
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; live  gen 	 100 [cc] 157
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145

( 11 )->[12]->( 37 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	

( 3 )->[13]->( 22 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u54(7){ }u55(13){ }u56(102){ }u57(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144
;; lr  def 	 114 118 119 158
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; live  gen 	 114 118 119 158
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 145
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 145

( 11 )->[14]->( 15 16 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u65(7){ }u66(13){ }u67(102){ }u68(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145

( 14 6 )->[15]->( 19 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u71(7){ }u72(13){ }u73(102){ }u74(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144
;; lr  def 	 160
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; live  gen 	 160
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145

( 14 )->[16]->( 17 18 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u77(7){ }u78(13){ }u79(102){ }u80(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145

( 16 9 )->[17]->( 20 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u83(7){ }u84(13){ }u85(102){ }u86(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144
;; lr  def 	 162
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; live  gen 	 162
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145

( 16 )->[18]->( 38 21 19 20 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u89(7){ }u90(13){ }u91(102){ }u92(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; lr  def 	 100 [cc] 164 166
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; live  gen 	 164 166
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145

( 18 15 )->[19]->( 22 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u98(7){ }u99(13){ }u100(102){ }u101(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144
;; lr  def 	 114 120 121
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; live  gen 	 114 120 121
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 145
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 145

( 18 17 )->[20]->( 22 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u107(7){ }u108(13){ }u109(102){ }u110(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144
;; lr  def 	 114 122 123
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; live  gen 	 114 122 123
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 145
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 145

( 18 )->[21]->( 22 )
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u116(7){ }u117(13){ }u118(102){ }u119(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144
;; lr  def 	 114 124 125
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; live  gen 	 114 124 125
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 145
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 145

( 21 13 19 20 )->[22]->( 30 23 )
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u125(7){ }u126(13){ }u127(102){ }u128(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 145
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 145
;; lr  def 	 100 [cc] 126 127 129 130 132 133 134 135 136 167 168 170
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 145
;; live  gen 	 100 [cc] 126 127 129 130 132 133 134 135 136 167 168 170
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114

( 22 )->[23]->( 30 24 )
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u158(7){ }u159(13){ }u160(102){ }u161(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114

( 23 )->[24]->( 30 25 )
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u164(7){ }u165(13){ }u166(102){ }u167(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  def 	 100 [cc] 171
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; live  gen 	 100 [cc] 171
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114

( 24 )->[25]->( 30 26 )
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u172(7){ }u173(13){ }u174(102){ }u175(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  def 	 100 [cc] 172
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; live  gen 	 100 [cc] 172
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114

( 25 )->[26]->( 30 27 )
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u180(7){ }u181(13){ }u182(102){ }u183(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  def 	 100 [cc] 173
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; live  gen 	 100 [cc] 173
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114

( 26 )->[27]->( 30 28 )
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u188(7){ }u189(13){ }u190(102){ }u191(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  def 	 100 [cc] 174
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; live  gen 	 100 [cc] 174
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114

( 27 )->[28]->( 30 29 )
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u196(7){ }u197(13){ }u198(102){ }u199(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  def 	 100 [cc] 175
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; live  gen 	 100 [cc] 175
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114

( 28 )->[29]->( 30 33 )
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u204(7){ }u205(13){ }u206(102){ }u207(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  def 	 100 [cc] 176
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; live  gen 	 100 [cc] 176
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114

( 27 28 26 25 24 23 22 29 )->[30]->( 31 39 )
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u212(7){ }u213(13){ }u214(102){ }u215(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  def 	 100 [cc] 137 138
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; live  gen 	 100 [cc] 137 138
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 138
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 138

( 30 )->[31]->( 32 40 )
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u223(7){ }u224(13){ }u225(102){ }u226(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 138
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 138
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114

( 31 )->[32]->( 41 )
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u229(7){ }u230(13){ }u231(102){ }u232(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  def 	 139 140 143
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; live  gen 	 139 140 143
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143

( 29 )->[33]->( 41 )
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u237(7){ }u238(13){ }u239(102){ }u240(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  def 	 141 142 143
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; live  gen 	 141 142 143
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143

( 4 )->[34]->( 41 )
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u245(7){ }u246(13){ }u247(102){ }u248(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 143
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 143
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143

( 7 )->[35]->( 41 )
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u249(7){ }u250(13){ }u251(102){ }u252(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 143
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 143
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143

( 10 )->[36]->( 41 )
;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u253(7){ }u254(13){ }u255(102){ }u256(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 143
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 143
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143

( 12 )->[37]->( 41 )
;; bb 37 artificial_defs: { }
;; bb 37 artificial_uses: { u257(7){ }u258(13){ }u259(102){ }u260(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 143
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 143
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143

( 18 )->[38]->( 41 )
;; bb 38 artificial_defs: { }
;; bb 38 artificial_uses: { u261(7){ }u262(13){ }u263(102){ }u264(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 143
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 143
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143

( 30 )->[39]->( 41 )
;; bb 39 artificial_defs: { }
;; bb 39 artificial_uses: { u265(7){ }u266(13){ }u267(102){ }u268(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 143
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 143
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143

( 31 )->[40]->( 41 )
;; bb 40 artificial_defs: { }
;; bb 40 artificial_uses: { u269(7){ }u270(13){ }u271(102){ }u272(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 143
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 143
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143

( 36 40 37 34 38 35 32 33 39 )->[41]->( 1 )
;; bb 41 artificial_defs: { }
;; bb 41 artificial_uses: { u273(7){ }u274(13){ }u275(102){ }u276(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 41 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u279(0){ }u280(7){ }u281(13){ }u282(102){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 24 to worklist
  Adding insn 31 to worklist
  Adding insn 27 to worklist
  Adding insn 316 to worklist
  Adding insn 38 to worklist
  Adding insn 45 to worklist
  Adding insn 41 to worklist
  Adding insn 319 to worklist
  Adding insn 52 to worklist
  Adding insn 59 to worklist
  Adding insn 55 to worklist
  Adding insn 323 to worklist
  Adding insn 70 to worklist
  Adding insn 66 to worklist
  Adding insn 327 to worklist
  Adding insn 329 to worklist
  Adding insn 84 to worklist
  Adding insn 82 to worklist
  Adding insn 78 to worklist
  Adding insn 94 to worklist
  Adding insn 331 to worklist
  Adding insn 99 to worklist
  Adding insn 106 to worklist
  Adding insn 333 to worklist
  Adding insn 110 to worklist
  Adding insn 121 to worklist
  Adding insn 118 to worklist
  Adding insn 335 to worklist
  Adding insn 131 to worklist
  Adding insn 129 to worklist
  Adding insn 337 to worklist
  Adding insn 143 to worklist
  Adding insn 141 to worklist
  Adding insn 155 to worklist
  Adding insn 153 to worklist
  Adding insn 196 to worklist
  Adding insn 192 to worklist
  Adding insn 190 to worklist
  Adding insn 184 to worklist
  Adding insn 182 to worklist
  Adding insn 180 to worklist
  Adding insn 177 to worklist
  Adding insn 165 to worklist
  Adding insn 163 to worklist
  Adding insn 199 to worklist
  Adding insn 203 to worklist
  Adding insn 207 to worklist
  Adding insn 211 to worklist
  Adding insn 215 to worklist
  Adding insn 219 to worklist
  Adding insn 223 to worklist
  Adding insn 233 to worklist
  Adding insn 227 to worklist
  Adding insn 236 to worklist
  Adding insn 339 to worklist
  Adding insn 241 to worklist
  Adding insn 239 to worklist
  Adding insn 341 to worklist
  Adding insn 249 to worklist
  Adding insn 247 to worklist
  Adding insn 343 to worklist
  Adding insn 345 to worklist
  Adding insn 347 to worklist
  Adding insn 349 to worklist
  Adding insn 351 to worklist
  Adding insn 353 to worklist
  Adding insn 262 to worklist
Finished finding needed instructions:
processing block 41 lr out =  0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 261 to worklist
processing block 34 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143
  Adding insn 11 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
processing block 32 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143
  Adding insn 9 to worklist
  Adding insn 240 to worklist
processing block 40 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143
  Adding insn 13 to worklist
processing block 31 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
  Adding insn 235 to worklist
processing block 39 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143
  Adding insn 7 to worklist
processing block 30 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 138
  Adding insn 232 to worklist
  Adding insn 356 to worklist
  Adding insn 355 to worklist
processing block 33 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143
  Adding insn 6 to worklist
  Adding insn 248 to worklist
processing block 29 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
  Adding insn 222 to worklist
  Adding insn 221 to worklist
processing block 28 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
  Adding insn 218 to worklist
  Adding insn 217 to worklist
processing block 27 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
  Adding insn 214 to worklist
  Adding insn 213 to worklist
processing block 26 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
  Adding insn 210 to worklist
  Adding insn 209 to worklist
processing block 25 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
  Adding insn 206 to worklist
  Adding insn 205 to worklist
processing block 24 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
  Adding insn 202 to worklist
  Adding insn 201 to worklist
processing block 23 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
  Adding insn 198 to worklist
processing block 22 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
  Adding insn 195 to worklist
  Adding insn 194 to worklist
  Adding insn 191 to worklist
  Adding insn 183 to worklist
  Adding insn 179 to worklist
  Adding insn 174 to worklist
  Adding insn 173 to worklist
  Adding insn 172 to worklist
  Adding insn 164 to worklist
processing block 13 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 145
  Adding insn 83 to worklist
  Adding insn 81 to worklist
  Adding insn 76 to worklist
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
  Adding insn 30 to worklist
processing block 35 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143
  Adding insn 12 to worklist
processing block 7 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
processing block 19 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 145
  Adding insn 130 to worklist
  Adding insn 128 to worklist
processing block 15 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
  Adding insn 97 to worklist
processing block 6 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
  Adding insn 44 to worklist
processing block 36 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143
  Adding insn 8 to worklist
processing block 10 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
processing block 20 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 145
  Adding insn 142 to worklist
  Adding insn 140 to worklist
processing block 17 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
  Adding insn 108 to worklist
processing block 9 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
  Adding insn 58 to worklist
processing block 37 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143
  Adding insn 10 to worklist
processing block 12 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
processing block 38 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143
  Adding insn 5 to worklist
processing block 21 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 145
  Adding insn 154 to worklist
  Adding insn 152 to worklist
processing block 18 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
  Adding insn 120 to worklist
  Adding insn 116 to worklist
processing block 16 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
  Adding insn 105 to worklist
processing block 14 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
  Adding insn 93 to worklist
processing block 11 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
  Adding insn 69 to worklist
processing block 8 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
  Adding insn 51 to worklist
processing block 5 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
  Adding insn 37 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
  Adding insn 23 to worklist
  Adding insn 313 to worklist
  Adding insn 2 to worklist
  Adding insn 312 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 42 n_edges 63 count 42 (    1)

Pass 0 for finding pseudo/allocno costs


  r180 costs: LO_REGS:2000 HI_REGS:4000 CALLER_SAVE_REGS:4000 EVEN_REG:4000 GENERAL_REGS:4000 VFP_D0_D7_REGS:40000 VFP_LO_REGS:40000 ALL_REGS:40000 MEM:21000
  r179 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r176 costs: LO_REGS:0 HI_REGS:86 CALLER_SAVE_REGS:86 EVEN_REG:86 GENERAL_REGS:86 VFP_D0_D7_REGS:1247 VFP_LO_REGS:1247 ALL_REGS:1247 MEM:645
  r175 costs: LO_REGS:0 HI_REGS:124 CALLER_SAVE_REGS:124 EVEN_REG:124 GENERAL_REGS:124 VFP_D0_D7_REGS:1798 VFP_LO_REGS:1798 ALL_REGS:1798 MEM:930
  r174 costs: LO_REGS:0 HI_REGS:176 CALLER_SAVE_REGS:176 EVEN_REG:176 GENERAL_REGS:176 VFP_D0_D7_REGS:2552 VFP_LO_REGS:2552 ALL_REGS:2552 MEM:1320
  r173 costs: LO_REGS:0 HI_REGS:252 CALLER_SAVE_REGS:252 EVEN_REG:252 GENERAL_REGS:252 VFP_D0_D7_REGS:3654 VFP_LO_REGS:3654 ALL_REGS:3654 MEM:1890
  r172 costs: LO_REGS:0 HI_REGS:362 CALLER_SAVE_REGS:362 EVEN_REG:362 GENERAL_REGS:362 VFP_D0_D7_REGS:5249 VFP_LO_REGS:5249 ALL_REGS:5249 MEM:2715
  r171 costs: LO_REGS:0 HI_REGS:516 CALLER_SAVE_REGS:516 EVEN_REG:516 GENERAL_REGS:516 VFP_D0_D7_REGS:7482 VFP_LO_REGS:7482 ALL_REGS:7482 MEM:3870
  r170 costs: LO_REGS:0 HI_REGS:1056 CALLER_SAVE_REGS:1056 EVEN_REG:1056 GENERAL_REGS:1056 VFP_D0_D7_REGS:15312 VFP_LO_REGS:15312 ALL_REGS:15312 MEM:7920
  r168 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:15312 VFP_LO_REGS:15312 ALL_REGS:15312 MEM:7920
  r167 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:15840 VFP_LO_REGS:15840 ALL_REGS:15840 MEM:10560
  r166 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:10230 VFP_LO_REGS:10230 ALL_REGS:10230 MEM:6820
  r164 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:5115
  r162 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:1110
  r160 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:1680
  r158 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:4950
  r157 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:6510 VFP_LO_REGS:6510 ALL_REGS:6510 MEM:4340
  r154 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3360 VFP_LO_REGS:3360 ALL_REGS:3360 MEM:2240
  r151 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:5100 VFP_LO_REGS:5100 ALL_REGS:5100 MEM:3400
  r148 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r145 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:41995 VFP_LO_REGS:41995 ALL_REGS:41995 MEM:22330
  r144 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:48730 VFP_LO_REGS:48730 ALL_REGS:48730 MEM:26820
  r143 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:29980 VFP_LO_REGS:29980 ALL_REGS:29980 MEM:15350
  r142 costs: LO_REGS:0 HI_REGS:60 CALLER_SAVE_REGS:60 EVEN_REG:60 GENERAL_REGS:60 VFP_D0_D7_REGS:900 VFP_LO_REGS:900 ALL_REGS:900 MEM:600
  r141 costs: LO_REGS:0 HI_REGS:60 CALLER_SAVE_REGS:60 EVEN_REG:60 GENERAL_REGS:60 VFP_D0_D7_REGS:900 VFP_LO_REGS:900 ALL_REGS:900 MEM:600
  r140 costs: LO_REGS:0 HI_REGS:432 CALLER_SAVE_REGS:432 EVEN_REG:432 GENERAL_REGS:432 VFP_D0_D7_REGS:6480 VFP_LO_REGS:6480 ALL_REGS:6480 MEM:4320
  r139 costs: LO_REGS:0 HI_REGS:432 CALLER_SAVE_REGS:432 EVEN_REG:432 GENERAL_REGS:432 VFP_D0_D7_REGS:6480 VFP_LO_REGS:6480 ALL_REGS:6480 MEM:4320
  r138 costs: LO_REGS:0 HI_REGS:994 CALLER_SAVE_REGS:994 EVEN_REG:994 GENERAL_REGS:994 VFP_D0_D7_REGS:34243 VFP_LO_REGS:34243 ALL_REGS:34243 MEM:20675
  r137 costs: LO_REGS:0 HI_REGS:994 CALLER_SAVE_REGS:994 EVEN_REG:994 GENERAL_REGS:994 VFP_D0_D7_REGS:14910 VFP_LO_REGS:14910 ALL_REGS:14910 MEM:9940
  r136 costs: LO_REGS:0 HI_REGS:1056 CALLER_SAVE_REGS:1056 EVEN_REG:1056 GENERAL_REGS:1056 VFP_D0_D7_REGS:15840 VFP_LO_REGS:15840 ALL_REGS:15840 MEM:10560
  r135 costs: LO_REGS:0 HI_REGS:1056 CALLER_SAVE_REGS:1056 EVEN_REG:1056 GENERAL_REGS:1056 VFP_D0_D7_REGS:15840 VFP_LO_REGS:15840 ALL_REGS:15840 MEM:10560
  r134 costs: LO_REGS:0 HI_REGS:1056 CALLER_SAVE_REGS:1056 EVEN_REG:1056 GENERAL_REGS:1056 VFP_D0_D7_REGS:15840 VFP_LO_REGS:15840 ALL_REGS:15840 MEM:10560
  r133 costs: LO_REGS:0 HI_REGS:1056 CALLER_SAVE_REGS:1056 EVEN_REG:1056 GENERAL_REGS:1056 VFP_D0_D7_REGS:15840 VFP_LO_REGS:15840 ALL_REGS:15840 MEM:10560
  r132 costs: LO_REGS:0 HI_REGS:1056 CALLER_SAVE_REGS:1056 EVEN_REG:1056 GENERAL_REGS:1056 VFP_D0_D7_REGS:15840 VFP_LO_REGS:15840 ALL_REGS:15840 MEM:10560
  r130 costs: LO_REGS:0 HI_REGS:1056 CALLER_SAVE_REGS:1056 EVEN_REG:1056 GENERAL_REGS:1056 VFP_D0_D7_REGS:15840 VFP_LO_REGS:15840 ALL_REGS:15840 MEM:10560
  r129 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:23760 VFP_LO_REGS:23760 ALL_REGS:23760 MEM:15840
  r127 costs: LO_REGS:0 HI_REGS:1056 CALLER_SAVE_REGS:1056 EVEN_REG:1056 GENERAL_REGS:1056 VFP_D0_D7_REGS:15840 VFP_LO_REGS:15840 ALL_REGS:15840 MEM:10560
  r126 costs: LO_REGS:0 HI_REGS:1056 CALLER_SAVE_REGS:1056 EVEN_REG:1056 GENERAL_REGS:1056 VFP_D0_D7_REGS:15840 VFP_LO_REGS:15840 ALL_REGS:15840 MEM:10560
  r125 costs: LO_REGS:0 HI_REGS:264 CALLER_SAVE_REGS:264 EVEN_REG:264 GENERAL_REGS:264 VFP_D0_D7_REGS:3960 VFP_LO_REGS:3960 ALL_REGS:3960 MEM:2640
  r124 costs: LO_REGS:0 HI_REGS:264 CALLER_SAVE_REGS:264 EVEN_REG:264 GENERAL_REGS:264 VFP_D0_D7_REGS:3960 VFP_LO_REGS:3960 ALL_REGS:3960 MEM:2640
  r123 costs: LO_REGS:0 HI_REGS:264 CALLER_SAVE_REGS:264 EVEN_REG:264 GENERAL_REGS:264 VFP_D0_D7_REGS:3960 VFP_LO_REGS:3960 ALL_REGS:3960 MEM:2640
  r122 costs: LO_REGS:0 HI_REGS:264 CALLER_SAVE_REGS:264 EVEN_REG:264 GENERAL_REGS:264 VFP_D0_D7_REGS:3960 VFP_LO_REGS:3960 ALL_REGS:3960 MEM:2640
  r121 costs: LO_REGS:0 HI_REGS:264 CALLER_SAVE_REGS:264 EVEN_REG:264 GENERAL_REGS:264 VFP_D0_D7_REGS:3960 VFP_LO_REGS:3960 ALL_REGS:3960 MEM:2640
  r120 costs: LO_REGS:0 HI_REGS:264 CALLER_SAVE_REGS:264 EVEN_REG:264 GENERAL_REGS:264 VFP_D0_D7_REGS:3960 VFP_LO_REGS:3960 ALL_REGS:3960 MEM:2640
  r119 costs: LO_REGS:0 HI_REGS:660 CALLER_SAVE_REGS:660 EVEN_REG:660 GENERAL_REGS:660 VFP_D0_D7_REGS:9900 VFP_LO_REGS:9900 ALL_REGS:9900 MEM:6600
  r118 costs: LO_REGS:0 HI_REGS:660 CALLER_SAVE_REGS:660 EVEN_REG:660 GENERAL_REGS:660 VFP_D0_D7_REGS:9900 VFP_LO_REGS:9900 ALL_REGS:9900 MEM:6600
  r114 costs: LO_REGS:0 HI_REGS:1452 CALLER_SAVE_REGS:1452 EVEN_REG:1452 GENERAL_REGS:1452 VFP_D0_D7_REGS:135690 VFP_LO_REGS:135690 ALL_REGS:135690 MEM:90460


Pass 1 for finding pseudo/allocno costs

    r180: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r179: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r178: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r177: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r176: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r175: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r174: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r173: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r172: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r171: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r170: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r169: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r168: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r167: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r166: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r165: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r164: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r163: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r162: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r161: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r160: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r159: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r158: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r157: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r156: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r155: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r154: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r153: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r152: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r151: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r150: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r149: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r148: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r147: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r146: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r145: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r144: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r143: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r142: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r141: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r140: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r139: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r138: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r137: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r136: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r135: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r134: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r133: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r132: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r131: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r130: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r129: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r128: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r127: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r126: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r125: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r124: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r123: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r122: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r121: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r120: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r119: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r118: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r116: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r115: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r180 costs: LO_REGS:2000 HI_REGS:6000 CALLER_SAVE_REGS:6000 EVEN_REG:6000 GENERAL_REGS:4000 VFP_D0_D7_REGS:60000 VFP_LO_REGS:60000 ALL_REGS:45000 MEM:40000
  r179 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r176 costs: LO_REGS:0 HI_REGS:86 CALLER_SAVE_REGS:86 EVEN_REG:86 GENERAL_REGS:86 VFP_D0_D7_REGS:1290 VFP_LO_REGS:1290 ALL_REGS:1290 MEM:860
  r175 costs: LO_REGS:0 HI_REGS:124 CALLER_SAVE_REGS:124 EVEN_REG:124 GENERAL_REGS:124 VFP_D0_D7_REGS:1860 VFP_LO_REGS:1860 ALL_REGS:1860 MEM:1240
  r174 costs: LO_REGS:0 HI_REGS:176 CALLER_SAVE_REGS:176 EVEN_REG:176 GENERAL_REGS:176 VFP_D0_D7_REGS:2640 VFP_LO_REGS:2640 ALL_REGS:2640 MEM:1760
  r173 costs: LO_REGS:0 HI_REGS:252 CALLER_SAVE_REGS:252 EVEN_REG:252 GENERAL_REGS:252 VFP_D0_D7_REGS:3780 VFP_LO_REGS:3780 ALL_REGS:3780 MEM:2520
  r172 costs: LO_REGS:0 HI_REGS:362 CALLER_SAVE_REGS:362 EVEN_REG:362 GENERAL_REGS:362 VFP_D0_D7_REGS:5430 VFP_LO_REGS:5430 ALL_REGS:5430 MEM:3620
  r171 costs: LO_REGS:0 HI_REGS:516 CALLER_SAVE_REGS:516 EVEN_REG:516 GENERAL_REGS:516 VFP_D0_D7_REGS:7740 VFP_LO_REGS:7740 ALL_REGS:7740 MEM:5160
  r170 costs: LO_REGS:0 HI_REGS:1056 CALLER_SAVE_REGS:1056 EVEN_REG:1056 GENERAL_REGS:1056 VFP_D0_D7_REGS:15840 VFP_LO_REGS:15840 ALL_REGS:15840 MEM:10560
  r168 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:15840 VFP_LO_REGS:15840 ALL_REGS:15840 MEM:10560
  r167 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:15840 VFP_LO_REGS:15840 ALL_REGS:15840 MEM:10560
  r166 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:10230 VFP_LO_REGS:10230 ALL_REGS:10230 MEM:6820
  r164 costs: GENERAL_REGS:0 MEM:6820
  r162 costs: GENERAL_REGS:0 MEM:1480
  r160 costs: GENERAL_REGS:0 MEM:2240
  r158 costs: GENERAL_REGS:0 MEM:6600
  r157 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:6510 VFP_LO_REGS:6510 ALL_REGS:6510 MEM:4340
  r154 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3360 VFP_LO_REGS:3360 ALL_REGS:3360 MEM:2240
  r151 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:5100 VFP_LO_REGS:5100 ALL_REGS:5100 MEM:3400
  r148 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r145 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:46995 VFP_LO_REGS:46995 ALL_REGS:46995 MEM:31330
  r144 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:53730 VFP_LO_REGS:53730 ALL_REGS:53730 MEM:35820
  r143 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:46050 VFP_LO_REGS:46050 ALL_REGS:31050 MEM:30700
  r142 costs: LO_REGS:0 HI_REGS:60 CALLER_SAVE_REGS:60 EVEN_REG:60 GENERAL_REGS:60 VFP_D0_D7_REGS:900 VFP_LO_REGS:900 ALL_REGS:900 MEM:600
  r141 costs: LO_REGS:0 HI_REGS:60 CALLER_SAVE_REGS:60 EVEN_REG:60 GENERAL_REGS:60 VFP_D0_D7_REGS:900 VFP_LO_REGS:900 ALL_REGS:900 MEM:600
  r140 costs: LO_REGS:0 HI_REGS:432 CALLER_SAVE_REGS:432 EVEN_REG:432 GENERAL_REGS:432 VFP_D0_D7_REGS:6480 VFP_LO_REGS:6480 ALL_REGS:6480 MEM:4320
  r139 costs: LO_REGS:0 HI_REGS:432 CALLER_SAVE_REGS:432 EVEN_REG:432 GENERAL_REGS:432 VFP_D0_D7_REGS:6480 VFP_LO_REGS:6480 ALL_REGS:6480 MEM:4320
  r138 costs: LO_REGS:0 HI_REGS:994 CALLER_SAVE_REGS:994 EVEN_REG:994 GENERAL_REGS:994 VFP_D0_D7_REGS:34740 VFP_LO_REGS:34740 ALL_REGS:34740 MEM:23160
  r137 costs: LO_REGS:0 HI_REGS:994 CALLER_SAVE_REGS:994 EVEN_REG:994 GENERAL_REGS:994 VFP_D0_D7_REGS:14910 VFP_LO_REGS:14910 ALL_REGS:14910 MEM:9940
  r136 costs: LO_REGS:0 HI_REGS:1056 CALLER_SAVE_REGS:1056 EVEN_REG:1056 GENERAL_REGS:1056 VFP_D0_D7_REGS:15840 VFP_LO_REGS:15840 ALL_REGS:15840 MEM:10560
  r135 costs: LO_REGS:0 HI_REGS:1056 CALLER_SAVE_REGS:1056 EVEN_REG:1056 GENERAL_REGS:1056 VFP_D0_D7_REGS:15840 VFP_LO_REGS:15840 ALL_REGS:15840 MEM:10560
  r134 costs: LO_REGS:0 HI_REGS:1056 CALLER_SAVE_REGS:1056 EVEN_REG:1056 GENERAL_REGS:1056 VFP_D0_D7_REGS:15840 VFP_LO_REGS:15840 ALL_REGS:15840 MEM:10560
  r133 costs: LO_REGS:0 HI_REGS:1056 CALLER_SAVE_REGS:1056 EVEN_REG:1056 GENERAL_REGS:1056 VFP_D0_D7_REGS:15840 VFP_LO_REGS:15840 ALL_REGS:15840 MEM:10560
  r132 costs: LO_REGS:0 HI_REGS:1056 CALLER_SAVE_REGS:1056 EVEN_REG:1056 GENERAL_REGS:1056 VFP_D0_D7_REGS:15840 VFP_LO_REGS:15840 ALL_REGS:15840 MEM:10560
  r130 costs: LO_REGS:0 HI_REGS:1056 CALLER_SAVE_REGS:1056 EVEN_REG:1056 GENERAL_REGS:1056 VFP_D0_D7_REGS:15840 VFP_LO_REGS:15840 ALL_REGS:15840 MEM:10560
  r129 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:23760 VFP_LO_REGS:23760 ALL_REGS:23760 MEM:15840
  r127 costs: LO_REGS:0 HI_REGS:1056 CALLER_SAVE_REGS:1056 EVEN_REG:1056 GENERAL_REGS:1056 VFP_D0_D7_REGS:15840 VFP_LO_REGS:15840 ALL_REGS:15840 MEM:10560
  r126 costs: LO_REGS:0 HI_REGS:1056 CALLER_SAVE_REGS:1056 EVEN_REG:1056 GENERAL_REGS:1056 VFP_D0_D7_REGS:15840 VFP_LO_REGS:15840 ALL_REGS:15840 MEM:10560
  r125 costs: LO_REGS:0 HI_REGS:264 CALLER_SAVE_REGS:264 EVEN_REG:264 GENERAL_REGS:264 VFP_D0_D7_REGS:3960 VFP_LO_REGS:3960 ALL_REGS:3960 MEM:2640
  r124 costs: LO_REGS:0 HI_REGS:264 CALLER_SAVE_REGS:264 EVEN_REG:264 GENERAL_REGS:264 VFP_D0_D7_REGS:3960 VFP_LO_REGS:3960 ALL_REGS:3960 MEM:2640
  r123 costs: LO_REGS:0 HI_REGS:264 CALLER_SAVE_REGS:264 EVEN_REG:264 GENERAL_REGS:264 VFP_D0_D7_REGS:3960 VFP_LO_REGS:3960 ALL_REGS:3960 MEM:2640
  r122 costs: LO_REGS:0 HI_REGS:264 CALLER_SAVE_REGS:264 EVEN_REG:264 GENERAL_REGS:264 VFP_D0_D7_REGS:3960 VFP_LO_REGS:3960 ALL_REGS:3960 MEM:2640
  r121 costs: LO_REGS:0 HI_REGS:264 CALLER_SAVE_REGS:264 EVEN_REG:264 GENERAL_REGS:264 VFP_D0_D7_REGS:3960 VFP_LO_REGS:3960 ALL_REGS:3960 MEM:2640
  r120 costs: LO_REGS:0 HI_REGS:264 CALLER_SAVE_REGS:264 EVEN_REG:264 GENERAL_REGS:264 VFP_D0_D7_REGS:3960 VFP_LO_REGS:3960 ALL_REGS:3960 MEM:2640
  r119 costs: LO_REGS:0 HI_REGS:660 CALLER_SAVE_REGS:660 EVEN_REG:660 GENERAL_REGS:660 VFP_D0_D7_REGS:9900 VFP_LO_REGS:9900 ALL_REGS:9900 MEM:6600
  r118 costs: LO_REGS:0 HI_REGS:660 CALLER_SAVE_REGS:660 EVEN_REG:660 GENERAL_REGS:660 VFP_D0_D7_REGS:9900 VFP_LO_REGS:9900 ALL_REGS:9900 MEM:6600
  r114 costs: LO_REGS:0 HI_REGS:1452 CALLER_SAVE_REGS:1452 EVEN_REG:1452 GENERAL_REGS:1452 VFP_D0_D7_REGS:135690 VFP_LO_REGS:135690 ALL_REGS:135690 MEM:90460

;;   ======================================================
;;   -- basic block 2 from 292 to 24 -- before reload
;;   ======================================================

;;	  0--> b  0: i 292 loc r0                                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  16 loc D#21                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 312 r179=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i 313 r180=r1                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  17 loc r180                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  18 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  19 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  20 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  21 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  22 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i   2 r144=r179                               :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i  23 r145=r180                               :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  24 {pc={(r180!=0)?L35:pc};clobber cc;}     :cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 292
;;   new tail = 24

;;   ======================================================
;;   -- basic block 3 from 27 to 31 -- before reload
;;   ======================================================

;;	  0--> b  0: i  27 r148=zxn([r144+0x44])                   :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  30 cc=cmp(r148,0x1)                        :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  31 pc={(cc==0)?L314:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 27
;;   new tail = 31

;;   ======================================================
;;   -- basic block 4 from 316 to 316 -- before reload
;;   ======================================================

;;	  0--> b  0: i 316 pc=L267                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 316
;;   new tail = 316

;;   ======================================================
;;   -- basic block 5 from 37 to 38 -- before reload
;;   ======================================================

;;	  0--> b  0: i  37 cc=cmp(r145,0x4)                        :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  38 pc={(cc!=0)?L49:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 37
;;   new tail = 38

;;   ======================================================
;;   -- basic block 6 from 41 to 45 -- before reload
;;   ======================================================

;;	  0--> b  0: i  41 r151=zxn([r144+0x45])                   :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  44 cc=cmp(r151,0x1)                        :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  45 pc={(cc==0)?L95:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 41
;;   new tail = 45

;;   ======================================================
;;   -- basic block 7 from 319 to 319 -- before reload
;;   ======================================================

;;	  0--> b  0: i 319 pc=L271                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 319
;;   new tail = 319

;;   ======================================================
;;   -- basic block 8 from 51 to 52 -- before reload
;;   ======================================================

;;	  0--> b  0: i  51 cc=cmp(r145,0x8)                        :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  52 pc={(cc!=0)?L63:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 51
;;   new tail = 52

;;   ======================================================
;;   -- basic block 9 from 55 to 59 -- before reload
;;   ======================================================

;;	  0--> b  0: i  55 r154=zxn([r144+0x46])                   :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  58 cc=cmp(r154,0x1)                        :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  59 pc={(cc==0)?L321:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 55
;;   new tail = 59

;;   ======================================================
;;   -- basic block 10 from 323 to 323 -- before reload
;;   ======================================================

;;	  0--> b  0: i 323 pc=L275                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 323
;;   new tail = 323

;;   ======================================================
;;   -- basic block 11 from 66 to 70 -- before reload
;;   ======================================================

;;	  0--> b  0: i  66 r157=zxn([r144+0x47])                   :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  69 cc=cmp(r157,0x1)                        :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  70 pc={(cc==0)?L325:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 66
;;   new tail = 70

;;   ======================================================
;;   -- basic block 12 from 327 to 327 -- before reload
;;   ======================================================

;;	  0--> b  0: i 327 pc=L279                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 327
;;   new tail = 327

;;   ======================================================
;;   -- basic block 13 from 76 to 329 -- before reload
;;   ======================================================

;;	  0--> b  0: i  81 r114=[r144]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  76 r158=0x2                                :cortex_m4_ex:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  2--> b  0: i  78 [r144+0x44]=r158#0                      :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  79 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  80 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  82 r118=[r114+0xc]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  83 r119=r118|0x2                           :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  84 [r114+0xc]=r119                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  85 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  86 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  87 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 329 pc=L159                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 7
;;   new head = 81
;;   new tail = 329

;;   ======================================================
;;   -- basic block 14 from 92 to 94 -- before reload
;;   ======================================================

;;	  0--> b  0: i  92 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  93 cc=cmp(r145,0x4)                        :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  94 pc={(cc!=0)?L103:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 92
;;   new tail = 94

;;   ======================================================
;;   -- basic block 15 from 97 to 331 -- before reload
;;   ======================================================

;;	  0--> b  0: i  97 r160=0x2                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  99 [r144+0x45]=r160#0                      :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 100 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 331 pc=L125                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 97
;;   new tail = 331

;;   ======================================================
;;   -- basic block 16 from 105 to 106 -- before reload
;;   ======================================================

;;	  0--> b  0: i 105 cc=cmp(r145,0x8)                        :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 106 pc={(cc!=0)?L114:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 105
;;   new tail = 106

;;   ======================================================
;;   -- basic block 17 from 108 to 333 -- before reload
;;   ======================================================

;;	  0--> b  0: i 108 r162=0x2                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 110 [r144+0x46]=r162#0                      :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 111 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 333 pc=L137                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 108
;;   new tail = 333

;;   ======================================================
;;   -- basic block 18 from 116 to 121 -- before reload
;;   ======================================================

;;	  0--> b  0: i 116 r164=0x2                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 120 r166=r145-0x4                           :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 118 [r144+0x47]=r164#0                      :cortex_m4_a:@GENERAL_REGS+0(-1)@VFP_LO_REGS+0(0)
;;	  2--> b  0: i 119 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 121 {pc={(leu(r166,0x8))?[r166*0x4+L122]:L283};clobber cc;clobber scratch;use L122;}:cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 116
;;   new tail = 121

;;   ======================================================
;;   -- basic block 19 from 127 to 335 -- before reload
;;   ======================================================

;;	  0--> b  0: i 127 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 128 r114=[r144]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 129 r120=[r114+0xc]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 130 r121=r120|0x4                           :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 131 [r114+0xc]=r121                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 132 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 133 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 134 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 335 pc=L159                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 6
;;   new head = 127
;;   new tail = 335

;;   ======================================================
;;   -- basic block 20 from 139 to 337 -- before reload
;;   ======================================================

;;	  0--> b  0: i 139 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 140 r114=[r144]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 141 r122=[r114+0xc]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 142 r123=r122|0x8                           :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 143 [r114+0xc]=r123                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 144 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 145 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 146 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 337 pc=L159                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 6
;;   new head = 139
;;   new tail = 337

;;   ======================================================
;;   -- basic block 21 from 151 to 158 -- before reload
;;   ======================================================

;;	  0--> b  0: i 151 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 152 r114=[r144]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 153 r124=[r114+0xc]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 154 r125=r124|0x10                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 155 [r114+0xc]=r125                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 156 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 157 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 158 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 151
;;   new tail = 158

;;   ======================================================
;;   -- basic block 22 from 161 to 196 -- before reload
;;   ======================================================

;;	  0--> b  0: i 161 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 162 loc [D#21]                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 163 r126=[r114+0xc]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 172 r167=r145&0x1f                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 164 r127=r126|0x80                          :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i 165 [r114+0xc]=r127                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 166 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 167 loc D#20                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 168 loc r145                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 169 loc 0x4                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 170 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 171 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 177 r130=[r114+0x20]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 173 r168=0x4                                :cortex_m4_ex:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  6--> b  0: i 174 r129=r168<<r167                         :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 175 loc r129                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 176 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 179 r132=~r129&r130                         :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 180 [r114+0x20]=r132                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 181 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 182 r133=[r114+0x20]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 194 r170=0x40012c00                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 11--> b  0: i 183 r134=r129|r133                          :cortex_m4_ex:@GENERAL_REGS+1(-1)@VFP_LO_REGS+0(0)
;;	 12--> b  0: i 184 [r114+0x20]=r134                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 12--> b  0: i 185 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i 186 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i 187 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i 188 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i 189 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 13--> b  0: i 190 r135=[r114+0x44]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 15--> b  0: i 191 r136=r135|0x8000                        :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 16--> b  0: i 192 [r114+0x44]=r136                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 16--> b  0: i 193 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 17--> b  0: i 195 cc=cmp(r114,r170)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 18--> b  0: i 196 pc={(cc==0)?L224:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 18
;;   new head = 161
;;   new tail = 196

;;   ======================================================
;;   -- basic block 23 from 198 to 199 -- before reload
;;   ======================================================

;;	  0--> b  0: i 198 cc=cmp(r114,0x40000000)                 :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 199 pc={(cc==0)?L224:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 198
;;   new tail = 199

;;   ======================================================
;;   -- basic block 24 from 201 to 203 -- before reload
;;   ======================================================

;;	  0--> b  0: i 201 r171=0x40000400                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 202 cc=cmp(r114,r171)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 203 pc={(cc==0)?L224:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 201
;;   new tail = 203

;;   ======================================================
;;   -- basic block 25 from 205 to 207 -- before reload
;;   ======================================================

;;	  0--> b  0: i 205 r172=0x40000800                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 206 cc=cmp(r114,r172)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 207 pc={(cc==0)?L224:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 205
;;   new tail = 207

;;   ======================================================
;;   -- basic block 26 from 209 to 211 -- before reload
;;   ======================================================

;;	  0--> b  0: i 209 r173=0x40000c00                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 210 cc=cmp(r114,r173)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 211 pc={(cc==0)?L224:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 209
;;   new tail = 211

;;   ======================================================
;;   -- basic block 27 from 213 to 215 -- before reload
;;   ======================================================

;;	  0--> b  0: i 213 r174=0x40013400                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 214 cc=cmp(r114,r174)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 215 pc={(cc==0)?L224:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 213
;;   new tail = 215

;;   ======================================================
;;   -- basic block 28 from 217 to 219 -- before reload
;;   ======================================================

;;	  0--> b  0: i 217 r175=0x40014000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 218 cc=cmp(r114,r175)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 219 pc={(cc==0)?L224:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 217
;;   new tail = 219

;;   ======================================================
;;   -- basic block 29 from 221 to 223 -- before reload
;;   ======================================================

;;	  0--> b  0: i 221 r176=0x40015000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 222 cc=cmp(r114,r176)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 223 pc={(cc!=0)?L244:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 221
;;   new tail = 223

;;   ======================================================
;;   -- basic block 30 from 226 to 233 -- before reload
;;   ======================================================

;;	  0--> b  0: i 226 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 227 r137=[r114+0x8]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 355 r138=0x10007                            :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 356 r138=r137&r138                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 230 loc r138                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 231 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 232 cc=cmp(r138,0x6)                        :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 233 pc={(cc==0)?L287:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 226
;;   new tail = 233

;;   ======================================================
;;   -- basic block 31 from 235 to 236 -- before reload
;;   ======================================================

;;	  0--> b  0: i 235 cc=cmp(r138,0x10000)                    :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 236 pc={(cc==0)?L291:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 235
;;   new tail = 236

;;   ======================================================
;;   -- basic block 32 from 238 to 339 -- before reload
;;   ======================================================

;;	  0--> b  0: i 238 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 239 r139=[r114]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i   9 r143=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 240 r140=r139|0x1                           :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i 241 [r114]=r140                             :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 339 pc=L250                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 238
;;   new tail = 339

;;   ======================================================
;;   -- basic block 33 from 246 to 341 -- before reload
;;   ======================================================

;;	  0--> b  0: i 246 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 247 r141=[r114]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i   6 r143=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 248 r142=r141|0x1                           :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i 249 [r114]=r142                             :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 341 pc=L250                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 246
;;   new tail = 341

;;   ======================================================
;;   -- basic block 34 from 11 to 343 -- before reload
;;   ======================================================

;;	  0--> b  0: i  11 r143=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 343 pc=L250                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 11
;;   new tail = 343

;;   ======================================================
;;   -- basic block 35 from 12 to 345 -- before reload
;;   ======================================================

;;	  0--> b  0: i  12 r143=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 345 pc=L250                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 12
;;   new tail = 345

;;   ======================================================
;;   -- basic block 36 from 8 to 347 -- before reload
;;   ======================================================

;;	  0--> b  0: i   8 r143=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 347 pc=L250                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 8
;;   new tail = 347

;;   ======================================================
;;   -- basic block 37 from 10 to 349 -- before reload
;;   ======================================================

;;	  0--> b  0: i  10 r143=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 349 pc=L250                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 10
;;   new tail = 349

;;   ======================================================
;;   -- basic block 38 from 5 to 351 -- before reload
;;   ======================================================

;;	  0--> b  0: i   5 r143=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 351 pc=L250                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 5
;;   new tail = 351

;;   ======================================================
;;   -- basic block 39 from 7 to 353 -- before reload
;;   ======================================================

;;	  0--> b  0: i   7 r143=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 353 pc=L250                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 7
;;   new tail = 353

;;   ======================================================
;;   -- basic block 40 from 13 to 13 -- before reload
;;   ======================================================

;;	  0--> b  0: i  13 r143=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 13
;;   new tail = 13

;;   ======================================================
;;   -- basic block 41 from 252 to 262 -- before reload
;;   ======================================================

;;	  0--> b  0: i 252 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 253 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 254 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 255 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 256 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 261 r0=r143                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 262 use r0                                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 252
;;   new tail = 262


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_PWMN_Start_IT

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,4u} r1={1d,1u} r2={1d} r3={1d} r7={1d,41u} r13={1d,41u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={20d,18u} r102={1d,41u} r103={1d,40u} r114={4d,29u,7e} r118={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r122={1d,1u} r123={1d,1u} r124={1d,1u} r125={1d,1u} r126={1d,1u} r127={1d,1u} r129={1d,3u} r130={1d,1u} r132={1d,1u} r133={1d,1u} r134={1d,1u} r135={1d,1u} r136={1d,1u} r137={1d,1u} r138={2d,4u} r139={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,1u} r143={9d,1u} r144={1d,12u} r145={1d,7u} r148={1d,1u} r151={1d,1u} r154={1d,1u} r157={1d,1u} r158={1d,1u} r160={1d,1u} r162={1d,1u} r164={1d,1u} r166={1d,2u} r167={1d,1u,1e} r168={1d,1u} r170={1d,1u} r171={1d,1u} r172={1d,1u} r173={1d,1u} r174={1d,1u} r175={1d,1u} r176={1d,1u} r179={1d,1u} r180={1d,3u} 
;;    total ref usage 399{105d,286u,8e} in 186{186 regular + 0 call} insns.
(note 1 0 14 NOTE_INSN_DELETED)
(note 14 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 14 4 2 NOTE_INSN_DELETED)
(note 4 3 292 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 292 4 16 2 (var_location:SI D#21 (reg:SI 0 r0 [ htim ])) -1
     (nil))
(debug_insn 16 292 312 2 (var_location:SI htim (debug_expr:SI D#21)) -1
     (nil))
(insn 312 16 313 2 (set (reg:SI 179)
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1260:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(insn 313 312 17 2 (set (reg:SI 180)
        (reg:SI 1 r1 [ Channel ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1260:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ Channel ])
        (nil)))
(debug_insn 17 313 18 2 (var_location:SI Channel (reg:SI 180)) -1
     (nil))
(debug_insn 18 17 19 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":731:3 -1
     (nil))
(debug_insn 19 18 20 2 (var_location:QI status (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":731:21 -1
     (nil))
(debug_insn 20 19 21 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":732:3 -1
     (nil))
(debug_insn 21 20 22 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":735:3 -1
     (nil))
(debug_insn 22 21 2 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":738:3 -1
     (nil))
(insn 2 22 23 2 (set (reg/v/f:SI 144 [ htim ])
        (reg:SI 179)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1260:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 179)
        (nil)))
(insn 23 2 24 2 (set (reg/v:SI 145 [ Channel ])
        (reg:SI 180)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":738:46 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 24 23 25 2 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 180)
                        (const_int 0 [0]))
                    (label_ref 35)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":738:46 1025 {*thumb2_cbnz}
     (expr_list:REG_DEAD (reg:SI 180)
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 536870916 (nil))))
 -> 35)
(note 25 24 29 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 29 25 27 3 NOTE_INSN_DELETED)
(insn 27 29 30 3 (set (reg:SI 148 [ htim_2(D)->ChannelNState[0] ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 144 [ htim ])
                    (const_int 68 [0x44])) [0 htim_2(D)->ChannelNState[0]+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":738:7 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 30 27 31 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 148 [ htim_2(D)->ChannelNState[0] ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":738:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 148 [ htim_2(D)->ChannelNState[0] ])
        (nil)))
(jump_insn 31 30 315 3 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 314)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":738:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 314)
(note 315 31 316 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(jump_insn 316 315 317 4 (set (pc)
        (label_ref 267)) 284 {*arm_jump}
     (nil)
 -> 267)
(barrier 317 316 35)
(code_label 35 317 36 5 311 (nil) [1 uses])
(note 36 35 37 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 37 36 38 5 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 145 [ Channel ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":738:46 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 38 37 39 5 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 49)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":738:46 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 49)
(note 39 38 43 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(note 43 39 41 6 NOTE_INSN_DELETED)
(insn 41 43 44 6 (set (reg:SI 151 [ htim_2(D)->ChannelNState[1] ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 144 [ htim ])
                    (const_int 69 [0x45])) [0 htim_2(D)->ChannelNState[1]+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":738:7 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 44 41 45 6 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 151 [ htim_2(D)->ChannelNState[1] ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":738:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 151 [ htim_2(D)->ChannelNState[1] ])
        (nil)))
(jump_insn 45 44 318 6 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 95)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":738:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 95)
(note 318 45 319 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(jump_insn 319 318 320 7 (set (pc)
        (label_ref 271)) 284 {*arm_jump}
     (nil)
 -> 271)
(barrier 320 319 49)
(code_label 49 320 50 8 314 (nil) [1 uses])
(note 50 49 51 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 51 50 52 8 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 145 [ Channel ])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":738:46 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 52 51 53 8 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 63)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":738:46 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 63)
(note 53 52 57 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(note 57 53 55 9 NOTE_INSN_DELETED)
(insn 55 57 58 9 (set (reg:SI 154 [ htim_2(D)->ChannelNState[2] ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 144 [ htim ])
                    (const_int 70 [0x46])) [0 htim_2(D)->ChannelNState[2]+0 S1 A16]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":738:7 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 58 55 59 9 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 154 [ htim_2(D)->ChannelNState[2] ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":738:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 154 [ htim_2(D)->ChannelNState[2] ])
        (nil)))
(jump_insn 59 58 322 9 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 321)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":738:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 321)
(note 322 59 323 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(jump_insn 323 322 324 10 (set (pc)
        (label_ref 275)) 284 {*arm_jump}
     (nil)
 -> 275)
(barrier 324 323 63)
(code_label 63 324 64 11 316 (nil) [1 uses])
(note 64 63 68 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(note 68 64 66 11 NOTE_INSN_DELETED)
(insn 66 68 69 11 (set (reg:SI 157 [ htim_2(D)->ChannelNState[3] ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 144 [ htim ])
                    (const_int 71 [0x47])) [0 htim_2(D)->ChannelNState[3]+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":738:7 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 69 66 70 11 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 157 [ htim_2(D)->ChannelNState[3] ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":738:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 157 [ htim_2(D)->ChannelNState[3] ])
        (nil)))
(jump_insn 70 69 326 11 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 325)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":738:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 325)
(note 326 70 327 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(jump_insn 327 326 328 12 (set (pc)
        (label_ref 279)) 284 {*arm_jump}
     (nil)
 -> 279)
(barrier 328 327 314)
(code_label 314 328 75 13 337 (nil) [1 uses])
(note 75 314 81 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 81 75 76 13 (set (reg/f:SI 114 [ prephitmp_7 ])
        (mem/f:SI (reg/v/f:SI 144 [ htim ]) [3 htim_2(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":751:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 144 [ htim ])
        (nil)))
(insn 76 81 78 13 (set (reg:SI 158)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":744:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 78 76 79 13 (set (mem/v:QI (plus:SI (reg/v/f:SI 144 [ htim ])
                (const_int 68 [0x44])) [0 htim_2(D)->ChannelNState[0]+0 S1 A32])
        (subreg:QI (reg:SI 158) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":744:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 158)
        (nil)))
(debug_insn 79 78 80 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":746:3 -1
     (nil))
(debug_insn 80 79 82 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":751:7 -1
     (nil))
(insn 82 80 83 13 (set (reg:SI 118 [ _16 ])
        (mem/v:SI (plus:SI (reg/f:SI 114 [ prephitmp_7 ])
                (const_int 12 [0xc])) [1 _15->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":751:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 83 82 84 13 (set (reg:SI 119 [ _17 ])
        (ior:SI (reg:SI 118 [ _16 ])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":751:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 118 [ _16 ])
        (nil)))
(insn 84 83 85 13 (set (mem/v:SI (plus:SI (reg/f:SI 114 [ prephitmp_7 ])
                (const_int 12 [0xc])) [1 _15->DIER+0 S4 A32])
        (reg:SI 119 [ _17 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":751:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 119 [ _17 ])
        (nil)))
(debug_insn 85 84 86 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":752:7 -1
     (nil))
(debug_insn 86 85 87 13 (var_location:QI status (const_int 0 [0])) -1
     (nil))
(debug_insn 87 86 329 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":782:3 -1
     (nil))
(jump_insn 329 87 330 13 (set (pc)
        (label_ref 159)) 284 {*arm_jump}
     (nil)
 -> 159)
(barrier 330 329 325)
(code_label 325 330 91 14 339 (nil) [1 uses])
(note 91 325 92 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(debug_insn 92 91 93 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":744:3 -1
     (nil))
(insn 93 92 94 14 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 145 [ Channel ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":744:3 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 94 93 95 14 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 103)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":744:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1073741828 (nil)))
 -> 103)
(code_label 95 94 96 15 315 (nil) [1 uses])
(note 96 95 97 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 97 96 99 15 (set (reg:SI 160)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":744:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 99 97 100 15 (set (mem/v:QI (plus:SI (reg/v/f:SI 144 [ htim ])
                (const_int 69 [0x45])) [0 htim_2(D)->ChannelNState[1]+0 S1 A8])
        (subreg:QI (reg:SI 160) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":744:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 160)
        (nil)))
(debug_insn 100 99 331 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":746:3 -1
     (nil))
(jump_insn 331 100 332 15 (set (pc)
        (label_ref 125)) 284 {*arm_jump}
     (nil)
 -> 125)
(barrier 332 331 103)
(code_label 103 332 104 16 319 (nil) [1 uses])
(note 104 103 105 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 105 104 106 16 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 145 [ Channel ])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":744:3 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 106 105 321 16 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 114)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":744:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 114)
(code_label 321 106 107 17 338 (nil) [1 uses])
(note 107 321 108 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 108 107 110 17 (set (reg:SI 162)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":744:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 110 108 111 17 (set (mem/v:QI (plus:SI (reg/v/f:SI 144 [ htim ])
                (const_int 70 [0x46])) [0 htim_2(D)->ChannelNState[2]+0 S1 A16])
        (subreg:QI (reg:SI 162) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":744:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 162)
        (nil)))
(debug_insn 111 110 333 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":746:3 -1
     (nil))
(jump_insn 333 111 334 17 (set (pc)
        (label_ref 137)) 284 {*arm_jump}
     (nil)
 -> 137)
(barrier 334 333 114)
(code_label 114 334 115 18 321 (nil) [1 uses])
(note 115 114 116 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 116 115 120 18 (set (reg:SI 164)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":744:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 120 116 118 18 (set (reg:SI 166)
        (plus:SI (reg/v:SI 145 [ Channel ])
            (const_int -4 [0xfffffffffffffffc]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":746:3 7 {*arm_addsi3}
     (nil))
(insn 118 120 119 18 (set (mem/v:QI (plus:SI (reg/v/f:SI 144 [ htim ])
                (const_int 71 [0x47])) [0 htim_2(D)->ChannelNState[3]+0 S1 A8])
        (subreg:QI (reg:SI 164) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":744:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 164)
        (nil)))
(debug_insn 119 118 121 18 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":746:3 -1
     (nil))
(jump_insn 121 119 122 18 (parallel [
            (set (pc)
                (if_then_else (leu (reg:SI 166)
                        (const_int 8 [0x8]))
                    (mem/u/c:SI (plus:SI (mult:SI (reg:SI 166)
                                (const_int 4 [0x4]))
                            (label_ref:SI 122)) [0  S4 A32])
                    (label_ref:SI 283)))
            (clobber (reg:CC 100 cc))
            (clobber (scratch:SI))
            (use (label_ref:SI 122))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":746:3 1007 {*thumb2_casesi_internal}
     (expr_list:REG_DEAD (reg:SI 166)
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (insn_list:REG_LABEL_TARGET 283 (insn_list:REG_LABEL_TARGET 250 (nil)))))
 -> 122)
(code_label 122 121 123 324 (nil) [2 uses])
(jump_table_data 123 122 124 (addr_diff_vec:SI (label_ref:SI 122)
         [
            (label_ref:SI 125)
            (label_ref:SI 283)
            (label_ref:SI 283)
            (label_ref:SI 283)
            (label_ref:SI 137)
            (label_ref:SI 283)
            (label_ref:SI 283)
            (label_ref:SI 283)
            (label_ref:SI 149)
        ]
        (const_int 0 [0])
        (const_int 0 [0])))
(barrier 124 123 125)
(code_label 125 124 126 19 320 (nil) [2 uses])
(note 126 125 127 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(debug_insn 127 126 128 19 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":758:7 -1
     (nil))
(insn 128 127 129 19 (set (reg/f:SI 114 [ prephitmp_7 ])
        (mem/f:SI (reg/v/f:SI 144 [ htim ]) [3 htim_2(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":758:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 144 [ htim ])
        (nil)))
(insn 129 128 130 19 (set (reg:SI 120 [ _19 ])
        (mem/v:SI (plus:SI (reg/f:SI 114 [ prephitmp_7 ])
                (const_int 12 [0xc])) [1 _18->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":758:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 130 129 131 19 (set (reg:SI 121 [ _20 ])
        (ior:SI (reg:SI 120 [ _19 ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":758:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 120 [ _19 ])
        (nil)))
(insn 131 130 132 19 (set (mem/v:SI (plus:SI (reg/f:SI 114 [ prephitmp_7 ])
                (const_int 12 [0xc])) [1 _18->DIER+0 S4 A32])
        (reg:SI 121 [ _20 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":758:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 121 [ _20 ])
        (nil)))
(debug_insn 132 131 133 19 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":759:7 -1
     (nil))
(debug_insn 133 132 134 19 (var_location:QI status (const_int 0 [0])) -1
     (nil))
(debug_insn 134 133 335 19 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":782:3 -1
     (nil))
(jump_insn 335 134 336 19 (set (pc)
        (label_ref 159)) 284 {*arm_jump}
     (nil)
 -> 159)
(barrier 336 335 137)
(code_label 137 336 138 20 322 (nil) [2 uses])
(note 138 137 139 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(debug_insn 139 138 140 20 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":765:7 -1
     (nil))
(insn 140 139 141 20 (set (reg/f:SI 114 [ prephitmp_7 ])
        (mem/f:SI (reg/v/f:SI 144 [ htim ]) [3 htim_2(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":765:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 144 [ htim ])
        (nil)))
(insn 141 140 142 20 (set (reg:SI 122 [ _22 ])
        (mem/v:SI (plus:SI (reg/f:SI 114 [ prephitmp_7 ])
                (const_int 12 [0xc])) [1 _21->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":765:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 142 141 143 20 (set (reg:SI 123 [ _23 ])
        (ior:SI (reg:SI 122 [ _22 ])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":765:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 122 [ _22 ])
        (nil)))
(insn 143 142 144 20 (set (mem/v:SI (plus:SI (reg/f:SI 114 [ prephitmp_7 ])
                (const_int 12 [0xc])) [1 _21->DIER+0 S4 A32])
        (reg:SI 123 [ _23 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":765:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 123 [ _23 ])
        (nil)))
(debug_insn 144 143 145 20 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":766:7 -1
     (nil))
(debug_insn 145 144 146 20 (var_location:QI status (const_int 0 [0])) -1
     (nil))
(debug_insn 146 145 337 20 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":782:3 -1
     (nil))
(jump_insn 337 146 338 20 (set (pc)
        (label_ref 159)) 284 {*arm_jump}
     (nil)
 -> 159)
(barrier 338 337 149)
(code_label 149 338 150 21 323 (nil) [1 uses])
(note 150 149 151 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(debug_insn 151 150 152 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":773:7 -1
     (nil))
(insn 152 151 153 21 (set (reg/f:SI 114 [ prephitmp_7 ])
        (mem/f:SI (reg/v/f:SI 144 [ htim ]) [3 htim_2(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":773:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 144 [ htim ])
        (nil)))
(insn 153 152 154 21 (set (reg:SI 124 [ _25 ])
        (mem/v:SI (plus:SI (reg/f:SI 114 [ prephitmp_7 ])
                (const_int 12 [0xc])) [1 _24->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":773:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 154 153 155 21 (set (reg:SI 125 [ _26 ])
        (ior:SI (reg:SI 124 [ _25 ])
            (const_int 16 [0x10]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":773:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 124 [ _25 ])
        (nil)))
(insn 155 154 156 21 (set (mem/v:SI (plus:SI (reg/f:SI 114 [ prephitmp_7 ])
                (const_int 12 [0xc])) [1 _24->DIER+0 S4 A32])
        (reg:SI 125 [ _26 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":773:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 125 [ _26 ])
        (nil)))
(debug_insn 156 155 157 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":774:7 -1
     (nil))
(debug_insn 157 156 158 21 (var_location:QI status (const_int 0 [0])) -1
     (nil))
(debug_insn 158 157 159 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":782:3 -1
     (nil))
(code_label 159 158 160 22 318 (nil) [3 uses])
(note 160 159 178 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(note 178 160 161 22 NOTE_INSN_DELETED)
(debug_insn 161 178 162 22 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":785:5 -1
     (nil))
(debug_insn 162 161 163 22 (var_location:SI D#20 (mem/f:SI (debug_expr:SI D#21) [3 htim_2(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":785:5 -1
     (nil))
(insn 163 162 172 22 (set (reg:SI 126 [ _28 ])
        (mem/v:SI (plus:SI (reg/f:SI 114 [ prephitmp_7 ])
                (const_int 12 [0xc])) [1 prephitmp_7->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":785:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 172 163 164 22 (set (reg:SI 167)
        (and:SI (reg/v:SI 145 [ Channel ])
            (const_int 31 [0x1f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:36 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 145 [ Channel ])
        (nil)))
(insn 164 172 165 22 (set (reg:SI 127 [ _29 ])
        (ior:SI (reg:SI 126 [ _28 ])
            (const_int 128 [0x80]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":785:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 126 [ _28 ])
        (nil)))
(insn 165 164 166 22 (set (mem/v:SI (plus:SI (reg/f:SI 114 [ prephitmp_7 ])
                (const_int 12 [0xc])) [1 prephitmp_7->DIER+0 S4 A32])
        (reg:SI 127 [ _29 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":785:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 127 [ _29 ])
        (nil)))
(debug_insn 166 165 167 22 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":788:5 -1
     (nil))
(debug_insn 167 166 168 22 (var_location:SI TIMx (debug_expr:SI D#20)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":788:5 -1
     (nil))
(debug_insn 168 167 169 22 (var_location:SI Channel (reg/v:SI 145 [ Channel ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":788:5 -1
     (nil))
(debug_insn 169 168 170 22 (var_location:SI ChannelNState (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":788:5 -1
     (nil))
(debug_insn 170 169 171 22 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3680:3 -1
     (nil))
(debug_insn 171 170 177 22 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:3 -1
     (nil))
(insn 177 171 173 22 (set (reg:SI 130 [ _32 ])
        (mem/v:SI (plus:SI (reg/f:SI 114 [ prephitmp_7 ])
                (const_int 32 [0x20])) [1 prephitmp_7->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 173 177 174 22 (set (reg:SI 168)
        (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 174 173 175 22 (set (reg/v:SI 129 [ tmp ])
        (ashift:SI (reg:SI 168)
            (reg:SI 167))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 168)
        (expr_list:REG_DEAD (reg:SI 167)
            (expr_list:REG_EQUAL (ashift:SI (const_int 4 [0x4])
                    (reg:SI 167))
                (nil)))))
(debug_insn 175 174 176 22 (var_location:SI tmp (reg/v:SI 129 [ tmp ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 -1
     (nil))
(debug_insn 176 175 179 22 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:3 -1
     (nil))
(insn 179 176 180 22 (set (reg:SI 132 [ _34 ])
        (and:SI (not:SI (reg/v:SI 129 [ tmp ]))
            (reg:SI 130 [ _32 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 100 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg:SI 130 [ _32 ])
        (nil)))
(insn 180 179 181 22 (set (mem/v:SI (plus:SI (reg/f:SI 114 [ prephitmp_7 ])
                (const_int 32 [0x20])) [1 prephitmp_7->CCER+0 S4 A32])
        (reg:SI 132 [ _34 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 132 [ _34 ])
        (nil)))
(debug_insn 181 180 182 22 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:3 -1
     (nil))
(insn 182 181 194 22 (set (reg:SI 133 [ _35 ])
        (mem/v:SI (plus:SI (reg/f:SI 114 [ prephitmp_7 ])
                (const_int 32 [0x20])) [1 prephitmp_7->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 194 182 183 22 (set (reg:SI 170)
        (const_int 1073818624 [0x40012c00])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 183 194 184 22 (set (reg:SI 134 [ _36 ])
        (ior:SI (reg/v:SI 129 [ tmp ])
            (reg:SI 133 [ _35 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:14 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 133 [ _35 ])
        (expr_list:REG_DEAD (reg/v:SI 129 [ tmp ])
            (nil))))
(insn 184 183 185 22 (set (mem/v:SI (plus:SI (reg/f:SI 114 [ prephitmp_7 ])
                (const_int 32 [0x20])) [1 prephitmp_7->CCER+0 S4 A32])
        (reg:SI 134 [ _36 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 134 [ _36 ])
        (nil)))
(debug_insn 185 184 186 22 (var_location:SI TIMx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":788:5 -1
     (nil))
(debug_insn 186 185 187 22 (var_location:SI Channel (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":788:5 -1
     (nil))
(debug_insn 187 186 188 22 (var_location:SI ChannelNState (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":788:5 -1
     (nil))
(debug_insn 188 187 189 22 (var_location:SI tmp (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":788:5 -1
     (nil))
(debug_insn 189 188 190 22 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":791:5 -1
     (nil))
(insn 190 189 191 22 (set (reg:SI 135 [ _37 ])
        (mem/v:SI (plus:SI (reg/f:SI 114 [ prephitmp_7 ])
                (const_int 68 [0x44])) [1 prephitmp_7->BDTR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":791:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 191 190 192 22 (set (reg:SI 136 [ _38 ])
        (ior:SI (reg:SI 135 [ _37 ])
            (const_int 32768 [0x8000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":791:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 135 [ _37 ])
        (nil)))
(insn 192 191 193 22 (set (mem/v:SI (plus:SI (reg/f:SI 114 [ prephitmp_7 ])
                (const_int 68 [0x44])) [1 prephitmp_7->BDTR+0 S4 A32])
        (reg:SI 136 [ _38 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":791:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 136 [ _38 ])
        (nil)))
(debug_insn 193 192 195 22 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:5 -1
     (nil))
(insn 195 193 196 22 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 114 [ prephitmp_7 ])
            (reg:SI 170))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 170)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 114 [ prephitmp_7 ])
                (const_int 1073818624 [0x40012c00]))
            (nil))))
(jump_insn 196 195 197 22 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 224)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 224)
(note 197 196 198 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(insn 198 197 199 23 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 114 [ prephitmp_7 ])
            (const_int 1073741824 [0x40000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:9 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 199 198 200 23 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 224)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 224)
(note 200 199 201 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(insn 201 200 202 24 (set (reg:SI 171)
        (const_int 1073742848 [0x40000400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 202 201 203 24 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 114 [ prephitmp_7 ])
            (reg:SI 171))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 171)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 114 [ prephitmp_7 ])
                (const_int 1073742848 [0x40000400]))
            (nil))))
(jump_insn 203 202 204 24 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 224)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 224)
(note 204 203 205 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(insn 205 204 206 25 (set (reg:SI 172)
        (const_int 1073743872 [0x40000800])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 206 205 207 25 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 114 [ prephitmp_7 ])
            (reg:SI 172))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 172)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 114 [ prephitmp_7 ])
                (const_int 1073743872 [0x40000800]))
            (nil))))
(jump_insn 207 206 208 25 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 224)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 224)
(note 208 207 209 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
(insn 209 208 210 26 (set (reg:SI 173)
        (const_int 1073744896 [0x40000c00])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 210 209 211 26 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 114 [ prephitmp_7 ])
            (reg:SI 173))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 173)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 114 [ prephitmp_7 ])
                (const_int 1073744896 [0x40000c00]))
            (nil))))
(jump_insn 211 210 212 26 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 224)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 224)
(note 212 211 213 27 [bb 27] NOTE_INSN_BASIC_BLOCK)
(insn 213 212 214 27 (set (reg:SI 174)
        (const_int 1073820672 [0x40013400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 214 213 215 27 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 114 [ prephitmp_7 ])
            (reg:SI 174))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 174)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 114 [ prephitmp_7 ])
                (const_int 1073820672 [0x40013400]))
            (nil))))
(jump_insn 215 214 216 27 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 224)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 224)
(note 216 215 217 28 [bb 28] NOTE_INSN_BASIC_BLOCK)
(insn 217 216 218 28 (set (reg:SI 175)
        (const_int 1073823744 [0x40014000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 218 217 219 28 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 114 [ prephitmp_7 ])
            (reg:SI 175))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 175)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 114 [ prephitmp_7 ])
                (const_int 1073823744 [0x40014000]))
            (nil))))
(jump_insn 219 218 220 28 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 224)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 224)
(note 220 219 221 29 [bb 29] NOTE_INSN_BASIC_BLOCK)
(insn 221 220 222 29 (set (reg:SI 176)
        (const_int 1073827840 [0x40015000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 222 221 223 29 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 114 [ prephitmp_7 ])
            (reg:SI 176))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 176)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 114 [ prephitmp_7 ])
                (const_int 1073827840 [0x40015000]))
            (nil))))
(jump_insn 223 222 224 29 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 244)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 244)
(code_label 224 223 225 30 325 (nil) [7 uses])
(note 225 224 228 30 [bb 30] NOTE_INSN_BASIC_BLOCK)
(note 228 225 226 30 NOTE_INSN_DELETED)
(debug_insn 226 228 227 30 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":796:7 -1
     (nil))
(insn 227 226 355 30 (set (reg:SI 137 [ _39 ])
        (mem/v:SI (plus:SI (reg/f:SI 114 [ prephitmp_7 ])
                (const_int 8 [0x8])) [1 prephitmp_7->SMCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":796:31 728 {*thumb2_movsi_vfp}
     (nil))
(insn 355 227 356 30 (set (reg/v:SI 138 [ tmpsmcr ])
        (const_int 65543 [0x10007])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":796:15 728 {*thumb2_movsi_vfp}
     (nil))
(insn 356 355 230 30 (set (reg/v:SI 138 [ tmpsmcr ])
        (and:SI (reg:SI 137 [ _39 ])
            (reg/v:SI 138 [ tmpsmcr ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":796:15 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 137 [ _39 ])
        (nil)))
(debug_insn 230 356 231 30 (var_location:SI tmpsmcr (reg/v:SI 138 [ tmpsmcr ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":796:15 -1
     (nil))
(debug_insn 231 230 232 30 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":797:7 -1
     (nil))
(insn 232 231 233 30 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 138 [ tmpsmcr ])
            (const_int 6 [0x6]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":797:10 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 233 232 234 30 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 287)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":797:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 287)
(note 234 233 235 31 [bb 31] NOTE_INSN_BASIC_BLOCK)
(insn 235 234 236 31 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 138 [ tmpsmcr ])
            (const_int 65536 [0x10000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":797:11 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 138 [ tmpsmcr ])
        (nil)))
(jump_insn 236 235 237 31 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 291)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":797:11 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 291)
(note 237 236 238 32 [bb 32] NOTE_INSN_BASIC_BLOCK)
(debug_insn 238 237 239 32 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":799:9 -1
     (nil))
(insn 239 238 9 32 (set (reg:SI 139 [ _41 ])
        (mem/v:SI (reg/f:SI 114 [ prephitmp_7 ]) [1 prephitmp_7->CR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":799:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 9 239 240 32 (set (reg:SI 143 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":799:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 240 9 241 32 (set (reg:SI 140 [ _42 ])
        (ior:SI (reg:SI 139 [ _41 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":799:9 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 139 [ _41 ])
        (nil)))
(insn 241 240 339 32 (set (mem/v:SI (reg/f:SI 114 [ prephitmp_7 ]) [1 prephitmp_7->CR1+0 S4 A32])
        (reg:SI 140 [ _42 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":799:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 140 [ _42 ])
        (expr_list:REG_DEAD (reg/f:SI 114 [ prephitmp_7 ])
            (nil))))
(jump_insn 339 241 340 32 (set (pc)
        (label_ref 250)) 284 {*arm_jump}
     (nil)
 -> 250)
(barrier 340 339 244)
(code_label 244 340 245 33 326 (nil) [1 uses])
(note 245 244 246 33 [bb 33] NOTE_INSN_BASIC_BLOCK)
(debug_insn 246 245 247 33 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":804:7 -1
     (nil))
(insn 247 246 6 33 (set (reg:SI 141 [ _43 ])
        (mem/v:SI (reg/f:SI 114 [ prephitmp_7 ]) [1 prephitmp_7->CR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":804:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 6 247 248 33 (set (reg:SI 143 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":804:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 248 6 249 33 (set (reg:SI 142 [ _44 ])
        (ior:SI (reg:SI 141 [ _43 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":804:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 141 [ _43 ])
        (nil)))
(insn 249 248 341 33 (set (mem/v:SI (reg/f:SI 114 [ prephitmp_7 ]) [1 prephitmp_7->CR1+0 S4 A32])
        (reg:SI 142 [ _44 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":804:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 142 [ _44 ])
        (expr_list:REG_DEAD (reg/f:SI 114 [ prephitmp_7 ])
            (nil))))
(jump_insn 341 249 342 33 (set (pc)
        (label_ref 250)) 284 {*arm_jump}
     (nil)
 -> 250)
(barrier 342 341 267)
(code_label 267 342 266 34 327 (nil) [1 uses])
(note 266 267 11 34 [bb 34] NOTE_INSN_BASIC_BLOCK)
(insn 11 266 343 34 (set (reg:SI 143 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":740:12 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 343 11 344 34 (set (pc)
        (label_ref 250)) 284 {*arm_jump}
     (nil)
 -> 250)
(barrier 344 343 271)
(code_label 271 344 270 35 328 (nil) [1 uses])
(note 270 271 12 35 [bb 35] NOTE_INSN_BASIC_BLOCK)
(insn 12 270 345 35 (set (reg:SI 143 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":740:12 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 345 12 346 35 (set (pc)
        (label_ref 250)) 284 {*arm_jump}
     (nil)
 -> 250)
(barrier 346 345 275)
(code_label 275 346 274 36 329 (nil) [1 uses])
(note 274 275 8 36 [bb 36] NOTE_INSN_BASIC_BLOCK)
(insn 8 274 347 36 (set (reg:SI 143 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":740:12 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 347 8 348 36 (set (pc)
        (label_ref 250)) 284 {*arm_jump}
     (nil)
 -> 250)
(barrier 348 347 279)
(code_label 279 348 278 37 330 (nil) [1 uses])
(note 278 279 10 37 [bb 37] NOTE_INSN_BASIC_BLOCK)
(insn 10 278 349 37 (set (reg:SI 143 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":740:12 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 349 10 350 37 (set (pc)
        (label_ref 250)) 284 {*arm_jump}
     (nil)
 -> 250)
(barrier 350 349 283)
(code_label 283 350 282 38 331 (nil) [7 uses])
(note 282 283 5 38 [bb 38] NOTE_INSN_BASIC_BLOCK)
(insn 5 282 351 38 (set (reg:SI 143 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":746:3 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 351 5 352 38 (set (pc)
        (label_ref 250)) 284 {*arm_jump}
     (nil)
 -> 250)
(barrier 352 351 287)
(code_label 287 352 286 39 332 (nil) [1 uses])
(note 286 287 7 39 [bb 39] NOTE_INSN_BASIC_BLOCK)
(insn 7 286 353 39 (set (reg:SI 143 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":797:10 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 353 7 354 39 (set (pc)
        (label_ref 250)) 284 {*arm_jump}
     (nil)
 -> 250)
(barrier 354 353 291)
(code_label 291 354 290 40 333 (nil) [1 uses])
(note 290 291 13 40 [bb 40] NOTE_INSN_BASIC_BLOCK)
(insn 13 290 250 40 (set (reg:SI 143 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":797:11 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 250 13 251 41 312 (nil) [8 uses])
(note 251 250 252 41 [bb 41] NOTE_INSN_BASIC_BLOCK)
(debug_insn 252 251 253 41 (var_location:QI status (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 253 252 254 41 (var_location:SI htim (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 254 253 255 41 (var_location:SI Channel (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 255 254 256 41 (var_location:SI tmpsmcr (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 256 255 261 41 (var_location:SI tmp (clobber (const_int 0 [0]))) -1
     (nil))
(insn 261 256 262 41 (set (reg/i:SI 0 r0)
        (reg:SI 143 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1260:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 143 [ <retval> ])
        (nil)))
(insn 262 261 365 41 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1260:19 -1
     (nil))
(note 365 262 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_PWMN_Stop_IT (HAL_TIMEx_PWMN_Stop_IT, funcdef_no=423, decl_uid=9493, cgraph_uid=352, symbol_order=351)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 24 n_edges 35 count 24 (    1)


HAL_TIMEx_PWMN_Stop_IT

Dataflow summary:
def_info->table_size = 86, use_info->table_size = 194
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,23u} r13={1d,23u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={9d,7u} r102={1d,23u} r103={1d,22u} r113={4d,23u} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r124={1d,1u} r126={1d,1u} r127={1d,1u} r128={1d,2u} r130={1d,1u} r131={1d,1u} r132={1d,1u} r134={1d,1u} r136={1d,1u} r137={1d,1u} r138={1d,1u} r140={1d,1u} r142={1d,1u} r143={1d,1u} r144={5d,1u} r145={1d,10u} r146={1d,10u} r147={1d,1u,1e} r148={1d,1u} r149={1d,1u} r151={1d,1u} r153={1d,1u} r155={1d,1u} r157={1d,1u} r159={1d,1u} r161={1d,1u} r163={1d,1u} r165={1d,1u} r167={1d,1u} r170={1d,1u} r171={1d,1u} 
;;    total ref usage 266{82d,183u,1e} in 144{144 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d33(102){ }d34(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 22 3 4 5 6 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 145 146 170 171
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 145 146 170 171
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145 146
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145 146

( 2 )->[3]->( 7 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u10(7){ }u11(13){ }u12(102){ }u13(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145 146
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145
;; lr  def 	 113 114 115
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145 146
;; live  gen 	 113 114 115
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 145 146
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 145 146

( 2 )->[4]->( 7 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u19(7){ }u20(13){ }u21(102){ }u22(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145 146
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145
;; lr  def 	 113 116 117
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145 146
;; live  gen 	 113 116 117
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 145 146
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 145 146

( 2 )->[5]->( 7 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u28(7){ }u29(13){ }u30(102){ }u31(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145 146
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145
;; lr  def 	 113 118 119
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145 146
;; live  gen 	 113 118 119
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 145 146
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 145 146

( 2 )->[6]->( 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u37(7){ }u38(13){ }u39(102){ }u40(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145 146
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145
;; lr  def 	 113 120 121
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145 146
;; live  gen 	 113 120 121
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 145 146
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 145 146

( 6 3 4 5 )->[7]->( 8 9 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u46(7){ }u47(13){ }u48(102){ }u49(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 145 146
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 146
;; lr  def 	 100 [cc] 124 126 127 128 147 148 149 151
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 145 146
;; live  gen 	 100 [cc] 124 126 127 128 147 148 149 151
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 145 146
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 145 146

( 7 )->[8]->( 9 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u73(7){ }u74(13){ }u75(102){ }u76(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 145 146
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  def 	 130 131
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 145 146
;; live  gen 	 130 131
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 145 146
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 145 146

( 8 7 )->[9]->( 10 12 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u81(7){ }u82(13){ }u83(102){ }u84(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 145 146
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  def 	 100 [cc] 132 153
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 145 146
;; live  gen 	 100 [cc] 132 153
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 145 146
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 145 146

( 9 )->[10]->( 11 12 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u91(7){ }u92(13){ }u93(102){ }u94(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 145 146
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  def 	 100 [cc] 134 155
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 145 146
;; live  gen 	 100 [cc] 134 155
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 145 146
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 145 146

( 10 )->[11]->( 12 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u101(7){ }u102(13){ }u103(102){ }u104(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 145 146
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  def 	 136 137
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 145 146
;; live  gen 	 136 137
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 145 146
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 145 146

( 11 9 10 )->[12]->( 13 15 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u109(7){ }u110(13){ }u111(102){ }u112(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 145 146
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  def 	 100 [cc] 138 157
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 145 146
;; live  gen 	 100 [cc] 138 157
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 145 146
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 145 146

( 12 )->[13]->( 14 15 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u119(7){ }u120(13){ }u121(102){ }u122(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 145 146
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  def 	 100 [cc] 140 159
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 145 146
;; live  gen 	 100 [cc] 140 159
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 145 146
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 145 146

( 13 )->[14]->( 15 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u129(7){ }u130(13){ }u131(102){ }u132(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 145 146
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  def 	 142 143
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 145 146
;; live  gen 	 142 143
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145 146
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145 146

( 14 12 13 )->[15]->( 16 17 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u137(7){ }u138(13){ }u139(102){ }u140(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145 146
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 146
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145 146
;; live  gen 	
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145 146
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145 146

( 15 )->[16]->( 23 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u143(7){ }u144(13){ }u145(102){ }u146(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145 146
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145 146
;; lr  def 	 144 161
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145 146
;; live  gen 	 144 161
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144

( 15 )->[17]->( 18 19 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u150(7){ }u151(13){ }u152(102){ }u153(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145 146
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 146
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145 146
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145 146
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145 146

( 17 )->[18]->( 23 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u156(7){ }u157(13){ }u158(102){ }u159(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145
;; lr  def 	 144 163
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145
;; live  gen 	 144 163
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144

( 17 )->[19]->( 20 21 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u162(7){ }u163(13){ }u164(102){ }u165(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145 146
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 146
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145 146
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145

( 19 )->[20]->( 23 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u168(7){ }u169(13){ }u170(102){ }u171(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145
;; lr  def 	 144 165
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145
;; live  gen 	 144 165
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144

( 19 )->[21]->( 23 )
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u174(7){ }u175(13){ }u176(102){ }u177(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145
;; lr  def 	 144 167
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145
;; live  gen 	 144 167
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144

( 2 )->[22]->( 23 )
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u180(7){ }u181(13){ }u182(102){ }u183(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 144
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 144
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144

( 22 20 16 18 21 )->[23]->( 1 )
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u184(7){ }u185(13){ }u186(102){ }u187(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 23 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u190(0){ }u191(7){ }u192(13){ }u193(102){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 19 to worklist
  Adding insn 209 to worklist
  Adding insn 29 to worklist
  Adding insn 27 to worklist
  Adding insn 211 to worklist
  Adding insn 41 to worklist
  Adding insn 39 to worklist
  Adding insn 213 to worklist
  Adding insn 53 to worklist
  Adding insn 51 to worklist
  Adding insn 65 to worklist
  Adding insn 63 to worklist
  Adding insn 101 to worklist
  Adding insn 95 to worklist
  Adding insn 89 to worklist
  Adding insn 88 to worklist
  Adding insn 86 to worklist
  Adding insn 80 to worklist
  Adding insn 106 to worklist
  Adding insn 104 to worklist
  Adding insn 115 to worklist
  Adding insn 111 to worklist
  Adding insn 122 to worklist
  Adding insn 118 to worklist
  Adding insn 127 to worklist
  Adding insn 125 to worklist
  Adding insn 137 to worklist
  Adding insn 133 to worklist
  Adding insn 144 to worklist
  Adding insn 140 to worklist
  Adding insn 149 to worklist
  Adding insn 147 to worklist
  Adding insn 155 to worklist
  Adding insn 215 to worklist
  Adding insn 159 to worklist
  Adding insn 165 to worklist
  Adding insn 217 to worklist
  Adding insn 169 to worklist
  Adding insn 175 to worklist
  Adding insn 219 to worklist
  Adding insn 179 to worklist
  Adding insn 221 to worklist
  Adding insn 186 to worklist
  Adding insn 201 to worklist
Finished finding needed instructions:
processing block 23 lr out =  0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 200 to worklist
processing block 22 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144
  Adding insn 9 to worklist
processing block 16 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144
  Adding insn 6 to worklist
  Adding insn 157 to worklist
processing block 18 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144
  Adding insn 7 to worklist
  Adding insn 167 to worklist
processing block 20 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144
  Adding insn 8 to worklist
  Adding insn 177 to worklist
processing block 21 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144
  Adding insn 5 to worklist
  Adding insn 184 to worklist
processing block 19 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145
  Adding insn 174 to worklist
processing block 17 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145 146
  Adding insn 164 to worklist
processing block 15 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145 146
processing block 14 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145 146
  Adding insn 148 to worklist
processing block 13 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 145 146
  Adding insn 143 to worklist
  Adding insn 141 to worklist
processing block 12 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 145 146
  Adding insn 136 to worklist
  Adding insn 134 to worklist
processing block 11 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 145 146
  Adding insn 126 to worklist
processing block 10 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 145 146
  Adding insn 121 to worklist
  Adding insn 119 to worklist
processing block 9 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 145 146
  Adding insn 114 to worklist
  Adding insn 112 to worklist
processing block 8 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 145 146
  Adding insn 105 to worklist
processing block 7 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 145 146
  Adding insn 100 to worklist
  Adding insn 98 to worklist
  Adding insn 85 to worklist
  Adding insn 83 to worklist
  Adding insn 82 to worklist
  Adding insn 81 to worklist
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 145 146
  Adding insn 28 to worklist
  Adding insn 26 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 145 146
  Adding insn 40 to worklist
  Adding insn 38 to worklist
processing block 5 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 145 146
  Adding insn 52 to worklist
  Adding insn 50 to worklist
processing block 6 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 145 146
  Adding insn 64 to worklist
  Adding insn 62 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145 146
  Adding insn 3 to worklist
  Adding insn 208 to worklist
  Adding insn 2 to worklist
  Adding insn 207 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 24 n_edges 35 count 24 (    1)

Pass 0 for finding pseudo/allocno costs


  r171 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r170 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r167 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:2610
  r165 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:1335
  r163 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:2040
  r161 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:6000
  r159 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:11600 VFP_LO_REGS:11600 ALL_REGS:11600 MEM:6000
  r157 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:23200 VFP_LO_REGS:23200 ALL_REGS:23200 MEM:12000
  r155 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:11600 VFP_LO_REGS:11600 ALL_REGS:11600 MEM:6000
  r153 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:23200 VFP_LO_REGS:23200 ALL_REGS:23200 MEM:12000
  r151 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:23200 VFP_LO_REGS:23200 ALL_REGS:23200 MEM:12000
  r149 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:23200 VFP_LO_REGS:23200 ALL_REGS:23200 MEM:12000
  r148 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:24000 VFP_LO_REGS:24000 ALL_REGS:24000 MEM:16000
  r147 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:24000 VFP_LO_REGS:24000 ALL_REGS:24000 MEM:16000
  r146 costs: LO_REGS:0 HI_REGS:1600 CALLER_SAVE_REGS:1600 EVEN_REG:1600 GENERAL_REGS:1600 VFP_D0_D7_REGS:62960 VFP_LO_REGS:62960 ALL_REGS:62960 MEM:34040
  r145 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:33985 VFP_LO_REGS:33985 ALL_REGS:33985 MEM:16990
  r144 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:31992 VFP_LO_REGS:31992 ALL_REGS:31992 MEM:15040
  r143 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r142 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r140 costs: LO_REGS:0 HI_REGS:800 CALLER_SAVE_REGS:800 EVEN_REG:800 GENERAL_REGS:800 VFP_D0_D7_REGS:12000 VFP_LO_REGS:12000 ALL_REGS:12000 MEM:8000
  r138 costs: LO_REGS:0 HI_REGS:1600 CALLER_SAVE_REGS:1600 EVEN_REG:1600 GENERAL_REGS:1600 VFP_D0_D7_REGS:24000 VFP_LO_REGS:24000 ALL_REGS:24000 MEM:16000
  r137 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r136 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r134 costs: LO_REGS:0 HI_REGS:800 CALLER_SAVE_REGS:800 EVEN_REG:800 GENERAL_REGS:800 VFP_D0_D7_REGS:12000 VFP_LO_REGS:12000 ALL_REGS:12000 MEM:8000
  r132 costs: LO_REGS:0 HI_REGS:1600 CALLER_SAVE_REGS:1600 EVEN_REG:1600 GENERAL_REGS:1600 VFP_D0_D7_REGS:24000 VFP_LO_REGS:24000 ALL_REGS:24000 MEM:16000
  r131 costs: LO_REGS:0 HI_REGS:800 CALLER_SAVE_REGS:800 EVEN_REG:800 GENERAL_REGS:800 VFP_D0_D7_REGS:12000 VFP_LO_REGS:12000 ALL_REGS:12000 MEM:8000
  r130 costs: LO_REGS:0 HI_REGS:800 CALLER_SAVE_REGS:800 EVEN_REG:800 GENERAL_REGS:800 VFP_D0_D7_REGS:12000 VFP_LO_REGS:12000 ALL_REGS:12000 MEM:8000
  r128 costs: LO_REGS:0 HI_REGS:1600 CALLER_SAVE_REGS:1600 EVEN_REG:1600 GENERAL_REGS:1600 VFP_D0_D7_REGS:24000 VFP_LO_REGS:24000 ALL_REGS:24000 MEM:16000
  r127 costs: LO_REGS:0 HI_REGS:3200 CALLER_SAVE_REGS:3200 EVEN_REG:3200 GENERAL_REGS:3200 VFP_D0_D7_REGS:24000 VFP_LO_REGS:24000 ALL_REGS:24000 MEM:16000
  r126 costs: LO_REGS:0 HI_REGS:1600 CALLER_SAVE_REGS:1600 EVEN_REG:1600 GENERAL_REGS:1600 VFP_D0_D7_REGS:24000 VFP_LO_REGS:24000 ALL_REGS:24000 MEM:16000
  r124 costs: LO_REGS:0 HI_REGS:1600 CALLER_SAVE_REGS:1600 EVEN_REG:1600 GENERAL_REGS:1600 VFP_D0_D7_REGS:24000 VFP_LO_REGS:24000 ALL_REGS:24000 MEM:16000
  r121 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r120 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r119 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r118 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r117 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r116 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r115 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r114 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r113 costs: LO_REGS:0 HI_REGS:1600 CALLER_SAVE_REGS:1600 EVEN_REG:1600 GENERAL_REGS:1600 VFP_D0_D7_REGS:156000 VFP_LO_REGS:156000 ALL_REGS:156000 MEM:104000


Pass 1 for finding pseudo/allocno costs

    r171: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r170: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r169: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r168: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r167: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r166: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r165: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r164: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r163: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r162: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r161: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r160: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r159: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r158: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r157: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r156: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r155: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r154: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r153: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r152: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r151: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r150: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r149: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r148: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r147: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r146: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r145: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r144: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r143: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r142: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r141: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r140: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r139: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r138: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r137: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r136: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r135: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r134: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r133: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r132: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r131: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r130: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r129: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r128: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r127: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r126: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r125: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r124: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r123: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r122: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r121: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r120: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r119: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r118: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r116: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r171 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r170 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r167 costs: GENERAL_REGS:0 MEM:3480
  r165 costs: GENERAL_REGS:0 MEM:1780
  r163 costs: GENERAL_REGS:0 MEM:2720
  r161 costs: GENERAL_REGS:0 MEM:8000
  r159 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:12000 VFP_LO_REGS:12000 ALL_REGS:12000 MEM:8000
  r157 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:24000 VFP_LO_REGS:24000 ALL_REGS:24000 MEM:16000
  r155 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:12000 VFP_LO_REGS:12000 ALL_REGS:12000 MEM:8000
  r153 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:24000 VFP_LO_REGS:24000 ALL_REGS:24000 MEM:16000
  r151 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:24000 VFP_LO_REGS:24000 ALL_REGS:24000 MEM:16000
  r149 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:24000 VFP_LO_REGS:24000 ALL_REGS:24000 MEM:16000
  r148 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:24000 VFP_LO_REGS:24000 ALL_REGS:24000 MEM:16000
  r147 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:24000 VFP_LO_REGS:24000 ALL_REGS:24000 MEM:16000
  r146 costs: LO_REGS:0 HI_REGS:1600 CALLER_SAVE_REGS:1600 EVEN_REG:1600 GENERAL_REGS:1600 VFP_D0_D7_REGS:69960 VFP_LO_REGS:69960 ALL_REGS:69960 MEM:46640
  r145 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:38985 VFP_LO_REGS:38985 ALL_REGS:38985 MEM:25990
  r144 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:49920 VFP_LO_REGS:49920 ALL_REGS:34920 MEM:33280
  r143 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r142 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r140 costs: LO_REGS:0 HI_REGS:800 CALLER_SAVE_REGS:800 EVEN_REG:800 GENERAL_REGS:800 VFP_D0_D7_REGS:12000 VFP_LO_REGS:12000 ALL_REGS:12000 MEM:8000
  r138 costs: LO_REGS:0 HI_REGS:1600 CALLER_SAVE_REGS:1600 EVEN_REG:1600 GENERAL_REGS:1600 VFP_D0_D7_REGS:24000 VFP_LO_REGS:24000 ALL_REGS:24000 MEM:16000
  r137 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r136 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r134 costs: LO_REGS:0 HI_REGS:800 CALLER_SAVE_REGS:800 EVEN_REG:800 GENERAL_REGS:800 VFP_D0_D7_REGS:12000 VFP_LO_REGS:12000 ALL_REGS:12000 MEM:8000
  r132 costs: LO_REGS:0 HI_REGS:1600 CALLER_SAVE_REGS:1600 EVEN_REG:1600 GENERAL_REGS:1600 VFP_D0_D7_REGS:24000 VFP_LO_REGS:24000 ALL_REGS:24000 MEM:16000
  r131 costs: LO_REGS:0 HI_REGS:800 CALLER_SAVE_REGS:800 EVEN_REG:800 GENERAL_REGS:800 VFP_D0_D7_REGS:12000 VFP_LO_REGS:12000 ALL_REGS:12000 MEM:8000
  r130 costs: LO_REGS:0 HI_REGS:800 CALLER_SAVE_REGS:800 EVEN_REG:800 GENERAL_REGS:800 VFP_D0_D7_REGS:12000 VFP_LO_REGS:12000 ALL_REGS:12000 MEM:8000
  r128 costs: LO_REGS:0 HI_REGS:1600 CALLER_SAVE_REGS:1600 EVEN_REG:1600 GENERAL_REGS:1600 VFP_D0_D7_REGS:24000 VFP_LO_REGS:24000 ALL_REGS:24000 MEM:16000
  r127 costs: LO_REGS:0 HI_REGS:3200 CALLER_SAVE_REGS:3200 EVEN_REG:3200 GENERAL_REGS:3200 VFP_D0_D7_REGS:24000 VFP_LO_REGS:24000 ALL_REGS:24000 MEM:16000
  r126 costs: LO_REGS:0 HI_REGS:1600 CALLER_SAVE_REGS:1600 EVEN_REG:1600 GENERAL_REGS:1600 VFP_D0_D7_REGS:24000 VFP_LO_REGS:24000 ALL_REGS:24000 MEM:16000
  r124 costs: LO_REGS:0 HI_REGS:1600 CALLER_SAVE_REGS:1600 EVEN_REG:1600 GENERAL_REGS:1600 VFP_D0_D7_REGS:24000 VFP_LO_REGS:24000 ALL_REGS:24000 MEM:16000
  r121 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r120 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r119 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r118 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r117 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r116 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r115 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r114 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r113 costs: LO_REGS:0 HI_REGS:1600 CALLER_SAVE_REGS:1600 EVEN_REG:1600 GENERAL_REGS:1600 VFP_D0_D7_REGS:156000 VFP_LO_REGS:156000 ALL_REGS:156000 MEM:104000

;;   ======================================================
;;   -- basic block 2 from 207 to 19 -- before reload
;;   ======================================================

;;	  0--> b  0: i 208 r171=r1                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 207 r170=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  2--> b  0: i   3 r146=r171                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i   2 r145=r170                               :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i  12 loc r145                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  13 loc r146                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  14 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  15 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  16 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  17 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  18 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  19 {pc={(leu(r146,0xc))?[r146*0x4+L20]:L206};clobber cc;clobber scratch;use L20;}:cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 208
;;   new tail = 19

;;   ======================================================
;;   -- basic block 3 from 25 to 209 -- before reload
;;   ======================================================

;;	  0--> b  0: i  25 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  26 r113=[r145]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  27 r114=[r113+0xc]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  28 r115=r114&0xfffffffffffffffd            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  29 [r113+0xc]=r115                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  30 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  31 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  32 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 209 pc=L69                                  :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 6
;;   new head = 25
;;   new tail = 209

;;   ======================================================
;;   -- basic block 4 from 37 to 211 -- before reload
;;   ======================================================

;;	  0--> b  0: i  37 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  38 r113=[r145]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  39 r116=[r113+0xc]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  40 r117=r116&0xfffffffffffffffb            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  41 [r113+0xc]=r117                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  42 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  43 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  44 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 211 pc=L69                                  :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 6
;;   new head = 37
;;   new tail = 211

;;   ======================================================
;;   -- basic block 5 from 49 to 213 -- before reload
;;   ======================================================

;;	  0--> b  0: i  49 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  50 r113=[r145]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  51 r118=[r113+0xc]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  52 r119=r118&0xfffffffffffffff7            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  53 [r113+0xc]=r119                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  54 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  55 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  56 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 213 pc=L69                                  :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 6
;;   new head = 49
;;   new tail = 213

;;   ======================================================
;;   -- basic block 6 from 61 to 68 -- before reload
;;   ======================================================

;;	  0--> b  0: i  61 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  62 r113=[r145]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  63 r120=[r113+0xc]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  64 r121=r120&0xffffffffffffffef            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  65 [r113+0xc]=r121                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  66 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  67 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  68 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 61
;;   new tail = 68

;;   ======================================================
;;   -- basic block 7 from 71 to 101 -- before reload
;;   ======================================================

;;	  0--> b  0: i  71 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  72 loc [r145]                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  73 loc D#23                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  74 loc r146                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  75 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  76 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  77 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  78 loc 0x4<<r146&0x1f                      :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  79 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  80 r124=[r113+0x20]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  81 r147=r146&0x1f                          :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  82 r149=0x4                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  83 r148=r149<<r147                         :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  85 r126=~r148&r124                         :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  86 [r113+0x20]=r126                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  87 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  88 r127=[r113+0x20]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  89 [r113+0x20]=r127                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  90 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  91 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  92 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  93 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  94 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  95 r128=[r113+0x20]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  96 loc r128                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  97 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  98 r151=0x4444                             :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 100 {cc=cmp(r128&r151,0);clobber scratch;}  :cortex_m4_ex:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	 11--> b  0: i 101 pc={(cc!=0)?L107:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 11
;;   new head = 71
;;   new tail = 101

;;   ======================================================
;;   -- basic block 8 from 103 to 106 -- before reload
;;   ======================================================

;;	  0--> b  0: i 103 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 104 r130=[r113+0xc]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 105 r131=r130&0xffffffffffffff7f            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 106 [r113+0xc]=r131                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 103
;;   new tail = 106

;;   ======================================================
;;   -- basic block 9 from 109 to 115 -- before reload
;;   ======================================================

;;	  0--> b  0: i 109 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 110 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 111 r132=[r113+0x20]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 112 r153=0x1111                             :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 114 {cc=cmp(r132&r153,0);clobber scratch;}  :cortex_m4_ex:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 115 pc={(cc!=0)?L128:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 109
;;   new tail = 115

;;   ======================================================
;;   -- basic block 10 from 117 to 122 -- before reload
;;   ======================================================

;;	  0--> b  0: i 117 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 118 r134=[r113+0x20]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 119 r155=0x4444                             :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 121 {cc=cmp(r134&r155,0);clobber scratch;}  :cortex_m4_ex:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 122 pc={(cc!=0)?L128:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 117
;;   new tail = 122

;;   ======================================================
;;   -- basic block 11 from 124 to 127 -- before reload
;;   ======================================================

;;	  0--> b  0: i 124 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 125 r136=[r113+0x44]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 126 r137=r136&0xffffffffffff7fff            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 127 [r113+0x44]=r137                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 124
;;   new tail = 127

;;   ======================================================
;;   -- basic block 12 from 130 to 137 -- before reload
;;   ======================================================

;;	  0--> b  0: i 130 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 131 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 132 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 133 r138=[r113+0x20]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 134 r157=0x1111                             :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 136 {cc=cmp(r138&r157,0);clobber scratch;}  :cortex_m4_ex:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 137 pc={(cc!=0)?L150:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 130
;;   new tail = 137

;;   ======================================================
;;   -- basic block 13 from 139 to 144 -- before reload
;;   ======================================================

;;	  0--> b  0: i 139 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 140 r140=[r113+0x20]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 141 r159=0x4444                             :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 143 {cc=cmp(r140&r159,0);clobber scratch;}  :cortex_m4_ex:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 144 pc={(cc!=0)?L150:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 139
;;   new tail = 144

;;   ======================================================
;;   -- basic block 14 from 146 to 149 -- before reload
;;   ======================================================

;;	  0--> b  0: i 146 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 147 r142=[r113]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 148 r143=r142&0xfffffffffffffffe            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 149 [r113]=r143                             :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 146
;;   new tail = 149

;;   ======================================================
;;   -- basic block 15 from 152 to 155 -- before reload
;;   ======================================================

;;	  0--> b  0: i 152 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 153 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 155 {pc={(r146!=0)?L162:pc};clobber cc;}    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 152
;;   new tail = 155

;;   ======================================================
;;   -- basic block 16 from 157 to 215 -- before reload
;;   ======================================================

;;	  0--> b  0: i 157 r161=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 159 [r145+0x44]=r161#0                      :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  2--> b  0: i   6 r144=r146                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 215 pc=L187                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 157
;;   new tail = 215

;;   ======================================================
;;   -- basic block 17 from 164 to 165 -- before reload
;;   ======================================================

;;	  0--> b  0: i 164 cc=cmp(r146,0x4)                        :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 165 pc={(cc!=0)?L172:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 164
;;   new tail = 165

;;   ======================================================
;;   -- basic block 18 from 167 to 217 -- before reload
;;   ======================================================

;;	  0--> b  0: i 167 r163=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 169 [r145+0x45]=r163#0                      :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  2--> b  0: i   7 r144=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 217 pc=L187                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 167
;;   new tail = 217

;;   ======================================================
;;   -- basic block 19 from 174 to 175 -- before reload
;;   ======================================================

;;	  0--> b  0: i 174 cc=cmp(r146,0x8)                        :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 175 pc={(cc!=0)?L182:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 174
;;   new tail = 175

;;   ======================================================
;;   -- basic block 20 from 177 to 219 -- before reload
;;   ======================================================

;;	  0--> b  0: i 177 r165=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 179 [r145+0x46]=r165#0                      :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  2--> b  0: i   8 r144=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 219 pc=L187                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 177
;;   new tail = 219

;;   ======================================================
;;   -- basic block 21 from 184 to 221 -- before reload
;;   ======================================================

;;	  0--> b  0: i 184 r167=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 186 [r145+0x47]=r167#0                      :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  2--> b  0: i   5 r144=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 221 pc=L187                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 184
;;   new tail = 221

;;   ======================================================
;;   -- basic block 22 from 9 to 9 -- before reload
;;   ======================================================

;;	  0--> b  0: i   9 r144=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 9
;;   new tail = 9

;;   ======================================================
;;   -- basic block 23 from 189 to 201 -- before reload
;;   ======================================================

;;	  0--> b  0: i 189 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 190 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 191 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 192 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 193 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 194 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 195 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 200 r0=r144                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 201 use r0                                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 189
;;   new tail = 201


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_PWMN_Stop_IT

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,23u} r13={1d,23u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={9d,7u} r102={1d,23u} r103={1d,22u} r113={4d,23u} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r124={1d,1u} r126={1d,1u} r127={1d,1u} r128={1d,2u} r130={1d,1u} r131={1d,1u} r132={1d,1u} r134={1d,1u} r136={1d,1u} r137={1d,1u} r138={1d,1u} r140={1d,1u} r142={1d,1u} r143={1d,1u} r144={5d,1u} r145={1d,10u} r146={1d,10u} r147={1d,1u,1e} r148={1d,1u} r149={1d,1u} r151={1d,1u} r153={1d,1u} r155={1d,1u} r157={1d,1u} r159={1d,1u} r161={1d,1u} r163={1d,1u} r165={1d,1u} r167={1d,1u} r170={1d,1u} r171={1d,1u} 
;;    total ref usage 266{82d,183u,1e} in 144{144 regular + 0 call} insns.
(note 1 0 10 NOTE_INSN_DELETED)
(note 10 1 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 4 10 208 2 NOTE_INSN_FUNCTION_BEG)
(insn 208 4 207 2 (set (reg:SI 171)
        (reg:SI 1 r1 [ Channel ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1354:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ Channel ])
        (nil)))
(insn 207 208 3 2 (set (reg:SI 170)
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1354:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(insn 3 207 2 2 (set (reg/v:SI 146 [ Channel ])
        (reg:SI 171)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1354:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 171)
        (nil)))
(insn 2 3 12 2 (set (reg/v/f:SI 145 [ htim ])
        (reg:SI 170)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1354:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 170)
        (nil)))
(debug_insn 12 2 13 2 (var_location:SI htim (reg/v/f:SI 145 [ htim ])) -1
     (nil))
(debug_insn 13 12 14 2 (var_location:SI Channel (reg/v:SI 146 [ Channel ])) -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":826:3 -1
     (nil))
(debug_insn 15 14 16 2 (var_location:QI status (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":826:21 -1
     (nil))
(debug_insn 16 15 17 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":827:3 -1
     (nil))
(debug_insn 17 16 18 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":830:3 -1
     (nil))
(debug_insn 18 17 19 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":832:3 -1
     (nil))
(jump_insn 19 18 20 2 (parallel [
            (set (pc)
                (if_then_else (leu (reg/v:SI 146 [ Channel ])
                        (const_int 12 [0xc]))
                    (mem/u/c:SI (plus:SI (mult:SI (reg/v:SI 146 [ Channel ])
                                (const_int 4 [0x4]))
                            (label_ref:SI 20)) [0  S4 A32])
                    (label_ref:SI 206)))
            (clobber (reg:CC 100 cc))
            (clobber (scratch:SI))
            (use (label_ref:SI 20))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":832:3 1007 {*thumb2_casesi_internal}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (insn_list:REG_LABEL_TARGET 206 (insn_list:REG_LABEL_TARGET 187 (nil))))
 -> 20)
(code_label 20 19 21 347 (nil) [2 uses])
(jump_table_data 21 20 22 (addr_diff_vec:SI (label_ref:SI 20)
         [
            (label_ref:SI 23)
            (label_ref:SI 206)
            (label_ref:SI 206)
            (label_ref:SI 206)
            (label_ref:SI 35)
            (label_ref:SI 206)
            (label_ref:SI 206)
            (label_ref:SI 206)
            (label_ref:SI 47)
            (label_ref:SI 206)
            (label_ref:SI 206)
            (label_ref:SI 206)
            (label_ref:SI 59)
        ]
        (const_int 0 [0])
        (const_int 0 [0])))
(barrier 22 21 23)
(code_label 23 22 24 3 350 (nil) [1 uses])
(note 24 23 25 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 25 24 26 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":837:7 -1
     (nil))
(insn 26 25 27 3 (set (reg/f:SI 113 [ _6 ])
        (mem/f:SI (reg/v/f:SI 145 [ htim ]) [3 htim_2(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":837:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 27 26 28 3 (set (reg:SI 114 [ _7 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _6 ])
                (const_int 12 [0xc])) [1 _6->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":837:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 28 27 29 3 (set (reg:SI 115 [ _8 ])
        (and:SI (reg:SI 114 [ _7 ])
            (const_int -3 [0xfffffffffffffffd]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":837:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _7 ])
        (nil)))
(insn 29 28 30 3 (set (mem/v:SI (plus:SI (reg/f:SI 113 [ _6 ])
                (const_int 12 [0xc])) [1 _6->DIER+0 S4 A32])
        (reg:SI 115 [ _8 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":837:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 115 [ _8 ])
        (nil)))
(debug_insn 30 29 31 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":838:7 -1
     (nil))
(debug_insn 31 30 32 3 (var_location:QI status (const_int 0 [0])) -1
     (nil))
(debug_insn 32 31 209 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":867:3 -1
     (nil))
(jump_insn 209 32 210 3 (set (pc)
        (label_ref 69)) 284 {*arm_jump}
     (nil)
 -> 69)
(barrier 210 209 35)
(code_label 35 210 36 4 349 (nil) [1 uses])
(note 36 35 37 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 37 36 38 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":844:7 -1
     (nil))
(insn 38 37 39 4 (set (reg/f:SI 113 [ _6 ])
        (mem/f:SI (reg/v/f:SI 145 [ htim ]) [3 htim_2(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":844:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 39 38 40 4 (set (reg:SI 116 [ _10 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _6 ])
                (const_int 12 [0xc])) [1 _9->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":844:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 40 39 41 4 (set (reg:SI 117 [ _11 ])
        (and:SI (reg:SI 116 [ _10 ])
            (const_int -5 [0xfffffffffffffffb]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":844:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 116 [ _10 ])
        (nil)))
(insn 41 40 42 4 (set (mem/v:SI (plus:SI (reg/f:SI 113 [ _6 ])
                (const_int 12 [0xc])) [1 _9->DIER+0 S4 A32])
        (reg:SI 117 [ _11 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":844:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 117 [ _11 ])
        (nil)))
(debug_insn 42 41 43 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":845:7 -1
     (nil))
(debug_insn 43 42 44 4 (var_location:QI status (const_int 0 [0])) -1
     (nil))
(debug_insn 44 43 211 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":867:3 -1
     (nil))
(jump_insn 211 44 212 4 (set (pc)
        (label_ref 69)) 284 {*arm_jump}
     (nil)
 -> 69)
(barrier 212 211 47)
(code_label 47 212 48 5 348 (nil) [1 uses])
(note 48 47 49 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 49 48 50 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":851:7 -1
     (nil))
(insn 50 49 51 5 (set (reg/f:SI 113 [ _6 ])
        (mem/f:SI (reg/v/f:SI 145 [ htim ]) [3 htim_2(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":851:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 51 50 52 5 (set (reg:SI 118 [ _13 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _6 ])
                (const_int 12 [0xc])) [1 _12->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":851:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 52 51 53 5 (set (reg:SI 119 [ _14 ])
        (and:SI (reg:SI 118 [ _13 ])
            (const_int -9 [0xfffffffffffffff7]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":851:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 118 [ _13 ])
        (nil)))
(insn 53 52 54 5 (set (mem/v:SI (plus:SI (reg/f:SI 113 [ _6 ])
                (const_int 12 [0xc])) [1 _12->DIER+0 S4 A32])
        (reg:SI 119 [ _14 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":851:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 119 [ _14 ])
        (nil)))
(debug_insn 54 53 55 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":852:7 -1
     (nil))
(debug_insn 55 54 56 5 (var_location:QI status (const_int 0 [0])) -1
     (nil))
(debug_insn 56 55 213 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":867:3 -1
     (nil))
(jump_insn 213 56 214 5 (set (pc)
        (label_ref 69)) 284 {*arm_jump}
     (nil)
 -> 69)
(barrier 214 213 59)
(code_label 59 214 60 6 346 (nil) [1 uses])
(note 60 59 61 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 61 60 62 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":858:7 -1
     (nil))
(insn 62 61 63 6 (set (reg/f:SI 113 [ _6 ])
        (mem/f:SI (reg/v/f:SI 145 [ htim ]) [3 htim_2(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":858:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 63 62 64 6 (set (reg:SI 120 [ _16 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _6 ])
                (const_int 12 [0xc])) [1 _15->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":858:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 64 63 65 6 (set (reg:SI 121 [ _17 ])
        (and:SI (reg:SI 120 [ _16 ])
            (const_int -17 [0xffffffffffffffef]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":858:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 120 [ _16 ])
        (nil)))
(insn 65 64 66 6 (set (mem/v:SI (plus:SI (reg/f:SI 113 [ _6 ])
                (const_int 12 [0xc])) [1 _15->DIER+0 S4 A32])
        (reg:SI 121 [ _17 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":858:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 121 [ _17 ])
        (nil)))
(debug_insn 66 65 67 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":859:7 -1
     (nil))
(debug_insn 67 66 68 6 (var_location:QI status (const_int 0 [0])) -1
     (nil))
(debug_insn 68 67 69 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":867:3 -1
     (nil))
(code_label 69 68 70 7 351 (nil) [3 uses])
(note 70 69 84 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(note 84 70 99 7 NOTE_INSN_DELETED)
(note 99 84 71 7 NOTE_INSN_DELETED)
(debug_insn 71 99 72 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":870:5 -1
     (nil))
(debug_insn 72 71 73 7 (var_location:SI D#23 (mem/f:SI (reg/v/f:SI 145 [ htim ]) [3 htim_2(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":870:5 -1
     (nil))
(debug_insn 73 72 74 7 (var_location:SI TIMx (debug_expr:SI D#23)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":870:5 -1
     (nil))
(debug_insn 74 73 75 7 (var_location:SI Channel (reg/v:SI 146 [ Channel ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":870:5 -1
     (nil))
(debug_insn 75 74 76 7 (var_location:SI ChannelNState (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":870:5 -1
     (nil))
(debug_insn 76 75 77 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3680:3 -1
     (nil))
(debug_insn 77 76 78 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:3 -1
     (nil))
(debug_insn 78 77 79 7 (var_location:SI tmp (ashift:SI (const_int 4 [0x4])
        (and:SI (reg/v:SI 146 [ Channel ])
            (const_int 31 [0x1f])))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 -1
     (nil))
(debug_insn 79 78 80 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:3 -1
     (nil))
(insn 80 79 81 7 (set (reg:SI 124 [ _21 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _6 ])
                (const_int 32 [0x20])) [1 prephitmp_68->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 81 80 82 7 (set (reg:SI 147)
        (and:SI (reg/v:SI 146 [ Channel ])
            (const_int 31 [0x1f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:36 90 {*arm_andsi3_insn}
     (nil))
(insn 82 81 83 7 (set (reg:SI 149)
        (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 83 82 85 7 (set (reg:SI 148 [ tmp ])
        (ashift:SI (reg:SI 149)
            (reg:SI 147))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 149)
        (expr_list:REG_DEAD (reg:SI 147)
            (expr_list:REG_EQUAL (ashift:SI (const_int 4 [0x4])
                    (reg:SI 147))
                (nil)))))
(insn 85 83 86 7 (set (reg:SI 126 [ _23 ])
        (and:SI (not:SI (reg:SI 148 [ tmp ]))
            (reg:SI 124 [ _21 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 100 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg:SI 148 [ tmp ])
        (expr_list:REG_DEAD (reg:SI 124 [ _21 ])
            (nil))))
(insn 86 85 87 7 (set (mem/v:SI (plus:SI (reg/f:SI 113 [ _6 ])
                (const_int 32 [0x20])) [1 prephitmp_68->CCER+0 S4 A32])
        (reg:SI 126 [ _23 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 126 [ _23 ])
        (nil)))
(debug_insn 87 86 88 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:3 -1
     (nil))
(insn 88 87 89 7 (set (reg:SI 127 [ _24 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _6 ])
                (const_int 32 [0x20])) [1 prephitmp_68->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 89 88 90 7 (set (mem/v:SI (plus:SI (reg/f:SI 113 [ _6 ])
                (const_int 32 [0x20])) [1 prephitmp_68->CCER+0 S4 A32])
        (reg:SI 127 [ _24 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 127 [ _24 ])
        (nil)))
(debug_insn 90 89 91 7 (var_location:SI TIMx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":870:5 -1
     (nil))
(debug_insn 91 90 92 7 (var_location:SI Channel (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":870:5 -1
     (nil))
(debug_insn 92 91 93 7 (var_location:SI ChannelNState (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":870:5 -1
     (nil))
(debug_insn 93 92 94 7 (var_location:SI tmp (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":870:5 -1
     (nil))
(debug_insn 94 93 95 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":873:5 -1
     (nil))
(insn 95 94 96 7 (set (reg/v:SI 128 [ tmpccer ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _6 ])
                (const_int 32 [0x20])) [1 prephitmp_68->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":873:13 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 96 95 97 7 (var_location:SI tmpccer (reg/v:SI 128 [ tmpccer ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":873:13 -1
     (nil))
(debug_insn 97 96 98 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":874:5 -1
     (nil))
(insn 98 97 100 7 (set (reg:SI 151)
        (const_int 17476 [0x4444])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":874:18 728 {*thumb2_movsi_vfp}
     (nil))
(insn 100 98 101 7 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg/v:SI 128 [ tmpccer ])
                        (reg:SI 151))
                    (const_int 0 [0])))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":874:8 92 {*andsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 151)
        (expr_list:REG_DEAD (reg/v:SI 128 [ tmpccer ])
            (nil))))
(jump_insn 101 100 102 7 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 107)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":874:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 107)
(note 102 101 103 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 103 102 104 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":876:7 -1
     (nil))
(insn 104 103 105 8 (set (reg:SI 130 [ _27 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _6 ])
                (const_int 12 [0xc])) [1 prephitmp_68->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":876:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 105 104 106 8 (set (reg:SI 131 [ _28 ])
        (and:SI (reg:SI 130 [ _27 ])
            (const_int -129 [0xffffffffffffff7f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":876:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 130 [ _27 ])
        (nil)))
(insn 106 105 107 8 (set (mem/v:SI (plus:SI (reg/f:SI 113 [ _6 ])
                (const_int 12 [0xc])) [1 prephitmp_68->DIER+0 S4 A32])
        (reg:SI 131 [ _28 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":876:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 131 [ _28 ])
        (nil)))
(code_label 107 106 108 9 352 (nil) [1 uses])
(note 108 107 113 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(note 113 108 109 9 NOTE_INSN_DELETED)
(debug_insn 109 113 110 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":880:5 -1
     (nil))
(debug_insn 110 109 111 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":880:5 -1
     (nil))
(insn 111 110 112 9 (set (reg:SI 132 [ _29 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _6 ])
                (const_int 32 [0x20])) [1 prephitmp_68->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":880:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 112 111 114 9 (set (reg:SI 153)
        (const_int 4369 [0x1111])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":880:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 114 112 115 9 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 132 [ _29 ])
                        (reg:SI 153))
                    (const_int 0 [0])))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":880:5 92 {*andsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 153)
        (expr_list:REG_DEAD (reg:SI 132 [ _29 ])
            (nil))))
(jump_insn 115 114 116 9 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 128)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":880:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 128)
(note 116 115 120 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(note 120 116 117 10 NOTE_INSN_DELETED)
(debug_insn 117 120 118 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":880:5 -1
     (nil))
(insn 118 117 119 10 (set (reg:SI 134 [ _31 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _6 ])
                (const_int 32 [0x20])) [1 prephitmp_68->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":880:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 119 118 121 10 (set (reg:SI 155)
        (const_int 17476 [0x4444])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":880:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 121 119 122 10 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 134 [ _31 ])
                        (reg:SI 155))
                    (const_int 0 [0])))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":880:5 92 {*andsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 155)
        (expr_list:REG_DEAD (reg:SI 134 [ _31 ])
            (nil))))
(jump_insn 122 121 123 10 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 128)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":880:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 128)
(note 123 122 124 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(debug_insn 124 123 125 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":880:5 -1
     (nil))
(insn 125 124 126 11 (set (reg:SI 136 [ _33 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _6 ])
                (const_int 68 [0x44])) [1 prephitmp_68->BDTR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":880:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 126 125 127 11 (set (reg:SI 137 [ _34 ])
        (and:SI (reg:SI 136 [ _33 ])
            (const_int -32769 [0xffffffffffff7fff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":880:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 136 [ _33 ])
        (nil)))
(insn 127 126 128 11 (set (mem/v:SI (plus:SI (reg/f:SI 113 [ _6 ])
                (const_int 68 [0x44])) [1 prephitmp_68->BDTR+0 S4 A32])
        (reg:SI 137 [ _34 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":880:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 137 [ _34 ])
        (nil)))
(code_label 128 127 129 12 353 (nil) [2 uses])
(note 129 128 135 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(note 135 129 130 12 NOTE_INSN_DELETED)
(debug_insn 130 135 131 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":880:5 -1
     (nil))
(debug_insn 131 130 132 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":883:5 -1
     (nil))
(debug_insn 132 131 133 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":883:5 -1
     (nil))
(insn 133 132 134 12 (set (reg:SI 138 [ _35 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _6 ])
                (const_int 32 [0x20])) [1 prephitmp_68->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":883:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 134 133 136 12 (set (reg:SI 157)
        (const_int 4369 [0x1111])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":883:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 136 134 137 12 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 138 [ _35 ])
                        (reg:SI 157))
                    (const_int 0 [0])))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":883:5 92 {*andsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 157)
        (expr_list:REG_DEAD (reg:SI 138 [ _35 ])
            (nil))))
(jump_insn 137 136 138 12 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 150)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":883:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 150)
(note 138 137 142 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(note 142 138 139 13 NOTE_INSN_DELETED)
(debug_insn 139 142 140 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":883:5 -1
     (nil))
(insn 140 139 141 13 (set (reg:SI 140 [ _37 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _6 ])
                (const_int 32 [0x20])) [1 prephitmp_68->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":883:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 141 140 143 13 (set (reg:SI 159)
        (const_int 17476 [0x4444])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":883:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 143 141 144 13 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 140 [ _37 ])
                        (reg:SI 159))
                    (const_int 0 [0])))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":883:5 92 {*andsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 159)
        (expr_list:REG_DEAD (reg:SI 140 [ _37 ])
            (nil))))
(jump_insn 144 143 145 13 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 150)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":883:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 150)
(note 145 144 146 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(debug_insn 146 145 147 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":883:5 -1
     (nil))
(insn 147 146 148 14 (set (reg:SI 142 [ _39 ])
        (mem/v:SI (reg/f:SI 113 [ _6 ]) [1 prephitmp_68->CR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":883:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 148 147 149 14 (set (reg:SI 143 [ _40 ])
        (and:SI (reg:SI 142 [ _39 ])
            (const_int -2 [0xfffffffffffffffe]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":883:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 142 [ _39 ])
        (nil)))
(insn 149 148 150 14 (set (mem/v:SI (reg/f:SI 113 [ _6 ]) [1 prephitmp_68->CR1+0 S4 A32])
        (reg:SI 143 [ _40 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":883:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 143 [ _40 ])
        (expr_list:REG_DEAD (reg/f:SI 113 [ _6 ])
            (nil))))
(code_label 150 149 151 15 354 (nil) [2 uses])
(note 151 150 154 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(note 154 151 152 15 NOTE_INSN_DELETED)
(debug_insn 152 154 153 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":883:5 -1
     (nil))
(debug_insn 153 152 155 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":886:5 -1
     (nil))
(jump_insn 155 153 156 15 (parallel [
            (set (pc)
                (if_then_else (ne (reg/v:SI 146 [ Channel ])
                        (const_int 0 [0]))
                    (label_ref 162)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":886:5 1025 {*thumb2_cbnz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 162)
(note 156 155 157 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 157 156 159 16 (set (reg:SI 161)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":886:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 159 157 6 16 (set (mem/v:QI (plus:SI (reg/v/f:SI 145 [ htim ])
                (const_int 68 [0x44])) [0 htim_2(D)->ChannelNState[0]+0 S1 A32])
        (subreg:QI (reg:SI 161) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":886:5 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 161)
        (expr_list:REG_DEAD (reg/v/f:SI 145 [ htim ])
            (nil))))
(insn 6 159 215 16 (set (reg/v:SI 144 [ <retval> ])
        (reg/v:SI 146 [ Channel ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":886:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 146 [ Channel ])
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
(jump_insn 215 6 216 16 (set (pc)
        (label_ref 187)) 284 {*arm_jump}
     (nil)
 -> 187)
(barrier 216 215 162)
(code_label 162 216 163 17 355 (nil) [1 uses])
(note 163 162 164 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 164 163 165 17 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 146 [ Channel ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":886:5 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 165 164 166 17 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 172)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":886:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 172)
(note 166 165 167 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 167 166 169 18 (set (reg:SI 163)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":886:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 169 167 7 18 (set (mem/v:QI (plus:SI (reg/v/f:SI 145 [ htim ])
                (const_int 69 [0x45])) [0 htim_2(D)->ChannelNState[1]+0 S1 A8])
        (subreg:QI (reg:SI 163) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":886:5 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 163)
        (expr_list:REG_DEAD (reg/v/f:SI 145 [ htim ])
            (nil))))
(insn 7 169 217 18 (set (reg/v:SI 144 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":886:5 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 217 7 218 18 (set (pc)
        (label_ref 187)) 284 {*arm_jump}
     (nil)
 -> 187)
(barrier 218 217 172)
(code_label 172 218 173 19 356 (nil) [1 uses])
(note 173 172 174 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 174 173 175 19 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 146 [ Channel ])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":886:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 146 [ Channel ])
        (nil)))
(jump_insn 175 174 176 19 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 182)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":886:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 182)
(note 176 175 177 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 177 176 179 20 (set (reg:SI 165)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":886:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 179 177 8 20 (set (mem/v:QI (plus:SI (reg/v/f:SI 145 [ htim ])
                (const_int 70 [0x46])) [0 htim_2(D)->ChannelNState[2]+0 S1 A16])
        (subreg:QI (reg:SI 165) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":886:5 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 165)
        (expr_list:REG_DEAD (reg/v/f:SI 145 [ htim ])
            (nil))))
(insn 8 179 219 20 (set (reg/v:SI 144 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":886:5 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 219 8 220 20 (set (pc)
        (label_ref 187)) 284 {*arm_jump}
     (nil)
 -> 187)
(barrier 220 219 182)
(code_label 182 220 183 21 357 (nil) [1 uses])
(note 183 182 184 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(insn 184 183 186 21 (set (reg:SI 167)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":886:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 186 184 5 21 (set (mem/v:QI (plus:SI (reg/v/f:SI 145 [ htim ])
                (const_int 71 [0x47])) [0 htim_2(D)->ChannelNState[3]+0 S1 A8])
        (subreg:QI (reg:SI 167) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":886:5 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 167)
        (expr_list:REG_DEAD (reg/v/f:SI 145 [ htim ])
            (nil))))
(insn 5 186 221 21 (set (reg/v:SI 144 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":886:5 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 221 5 222 21 (set (pc)
        (label_ref 187)) 284 {*arm_jump}
     (nil)
 -> 187)
(barrier 222 221 206)
(code_label 206 222 205 22 358 (nil) [10 uses])
(note 205 206 9 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(insn 9 205 187 22 (set (reg/v:SI 144 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":832:3 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 187 9 188 23 345 (nil) [4 uses])
(note 188 187 189 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(debug_insn 189 188 190 23 (var_location:QI status (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 190 189 191 23 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":890:3 -1
     (nil))
(debug_insn 191 190 192 23 (var_location:SI htim (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 192 191 193 23 (var_location:SI Channel (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 193 192 194 23 (var_location:QI status (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 194 193 195 23 (var_location:SI tmpccer (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 195 194 200 23 (var_location:SI tmp (clobber (const_int 0 [0]))) -1
     (nil))
(insn 200 195 201 23 (set (reg/i:SI 0 r0)
        (reg/v:SI 144 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1354:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 144 [ <retval> ])
        (nil)))
(insn 201 200 228 23 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1354:19 -1
     (nil))
(note 228 201 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_PWMN_Start_DMA (HAL_TIMEx_PWMN_Start_DMA, funcdef_no=425, decl_uid=9498, cgraph_uid=353, symbol_order=352)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 62 n_edges 98 count 62 (    1)


HAL_TIMEx_PWMN_Start_DMA

Dataflow summary:
def_info->table_size = 510, use_info->table_size = 481
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={10d,12u} r1={9d,5u} r2={9d,5u} r3={9d,5u} r7={1d,61u} r12={8d} r13={1d,65u} r14={5d} r15={4d} r16={5d} r17={5d} r18={5d} r19={5d} r20={5d} r21={5d} r22={5d} r23={5d} r24={5d} r25={5d} r26={5d} r27={5d} r28={5d} r29={5d} r30={5d} r31={5d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r53={4d} r54={4d} r55={4d} r56={4d} r57={4d} r58={4d} r59={4d} r60={4d} r61={4d} r62={4d} r63={4d} r64={4d} r65={4d} r66={4d} r67={4d} r68={4d} r69={4d} r70={4d} r71={4d} r72={4d} r73={4d} r74={4d} r75={4d} r76={4d} r77={4d} r78={4d} r79={4d} r80={4d} r81={4d} r82={4d} r83={4d} r84={4d} r85={4d} r86={4d} r87={4d} r88={4d} r89={4d} r90={4d} r91={4d} r92={4d} r93={4d} r94={4d} r95={4d} r96={4d} r97={4d} r98={4d} r99={4d} r100={43d,19u} r101={4d} r102={1d,61u} r103={1d,60u} r104={4d} r105={4d} r106={4d} r116={3d,1u} r118={2d,1u} r121={4d,27u,7e} r123={1d,4u} r130={1d,1u} r131={1d,1u} r132={1d,4u} r139={1d,1u} r140={1d,1u} r141={1d,4u} r148={1d,1u} r149={1d,1u} r150={1d,4u} r157={1d,1u} r158={1d,1u} r160={1d,3u} r161={1d,1u} r163={1d,1u} r164={1d,1u} r165={1d,1u} r166={1d,1u} r167={1d,1u} r168={1d,1u} r169={2d,4u} r170={1d,1u} r171={1d,1u} r172={1d,1u} r173={1d,1u} r174={8d,1u} r175={1d,24u} r176={1d,12u} r177={1d,8u} r178={1d,7u} r181={1d,2u} r184={1d,1u} r189={1d,1u} r194={1d,1u} r199={1d,1u} r204={1d,1u} r209={1d,1u} r212={1d,1u} r213={1d,1u} r215={1d,1u} r217={1d,1u} r219={1d,1u} r221={1d,1u} r222={1d,1u} r223={1d,1u} r225={1d,1u} r227={1d,1u} r228={1d,1u} r229={1d,1u} r231={1d,1u} r233={1d,1u} r234={1d,1u} r235={1d,1u} r237={1d,1u} r239={1d,1u} r240={1d,1u} r241={1d,1u} r243={1d,1u} r245={1d,1u,1e} r246={1d,1u} r248={1d,1u} r249={1d,1u} r250={1d,1u} r251={1d,1u} r252={1d,1u} r253={1d,1u} r254={1d,1u} r257={1d,1u} r258={1d,3u} r259={1d,1u} r260={1d,1u} r261={1d,1u} r262={1d,1u} r263={1d,1u} r264={1d,1u} 
;;    total ref usage 969{497d,464u,8e} in 295{291 regular + 4 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d9(0){ }d18(1){ }d27(2){ }d36(3){ }d37(7){ }d46(13){ }d51(14){ }d60(16){ }d65(17){ }d70(18){ }d75(19){ }d80(20){ }d85(21){ }d90(22){ }d95(23){ }d100(24){ }d105(25){ }d110(26){ }d115(27){ }d120(28){ }d125(29){ }d130(30){ }d135(31){ }d391(102){ }d392(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 3 5 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 175 176 177 178 257 258 259 260
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 175 176 177 178 257 258 259 260
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178

( 2 )->[3]->( 4 11 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u14(7){ }u15(13){ }u16(102){ }u17(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175
;; lr  def 	 100 [cc] 174 181
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  gen 	 100 [cc] 174 181
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 174 175 176 177 178
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 174 175 176 177 178

( 3 )->[4]->( 61 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 174
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 174
;; live  out 	

( 2 )->[5]->( 6 7 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u22(7){ }u23(13){ }u24(102){ }u25(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178

( 5 )->[6]->( 59 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u28(7){ }u29(13){ }u30(102){ }u31(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175
;; lr  def 	 100 [cc] 116 184
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  gen 	 116 184
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 175 176 177 178
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 175 176 177 178

( 5 )->[7]->( 8 9 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u37(7){ }u38(13){ }u39(102){ }u40(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178

( 7 )->[8]->( 59 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u43(7){ }u44(13){ }u45(102){ }u46(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175
;; lr  def 	 100 [cc] 116 189
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  gen 	 116 189
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 175 176 177 178
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 175 176 177 178

( 7 )->[9]->( 59 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u52(7){ }u53(13){ }u54(102){ }u55(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175
;; lr  def 	 100 [cc] 116 194
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  gen 	 116 194
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 175 176 177 178
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 175 176 177 178

( 59 )->[10]->( 11 12 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u61(7){ }u62(13){ }u63(102){ }u64(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  gen 	
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178

( 10 3 )->[11]->( 57 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u67(7){ }u68(13){ }u69(102){ }u70(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175
;; lr  def 	 100 [cc] 118 199
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  gen 	 118 199
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 175 176 177 178
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 175 176 177 178

( 10 )->[12]->( 13 14 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u76(7){ }u77(13){ }u78(102){ }u79(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178

( 12 )->[13]->( 57 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u82(7){ }u83(13){ }u84(102){ }u85(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175
;; lr  def 	 100 [cc] 118 204
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  gen 	 118 204
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 175 176 177 178
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 175 176 177 178

( 12 )->[14]->( 15 17 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u91(7){ }u92(13){ }u93(102){ }u94(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178

( 14 )->[15]->( 55 16 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u97(7){ }u98(13){ }u99(102){ }u100(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175
;; lr  def 	 100 [cc] 209
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  gen 	 100 [cc] 209
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178

( 32 34 15 54 20 28 30 18 58 )->[16]->( 61 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u105(7){ }u106(13){ }u107(102){ }u108(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 174
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 174
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 174
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 174

( 14 )->[17]->( 52 18 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u109(7){ }u110(13){ }u111(102){ }u112(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175
;; lr  def 	 100 [cc] 212
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  gen 	 100 [cc] 212
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178

( 17 )->[18]->( 16 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	

( 57 )->[19]->( 20 21 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u117(7){ }u118(13){ }u119(102){ }u120(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 177
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  gen 	
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178

( 19 56 )->[20]->( 16 21 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u123(7){ }u124(13){ }u125(102){ }u126(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 178
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  gen 	
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178

( 19 20 )->[21]->( 22 23 )
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u129(7){ }u130(13){ }u131(102){ }u132(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  gen 	
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178

( 21 )->[22]->( 28 )
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u135(7){ }u136(13){ }u137(102){ }u138(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175
;; lr  def 	 213
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  gen 	 213
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178

( 21 )->[23]->( 24 25 )
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u141(7){ }u142(13){ }u143(102){ }u144(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178

( 23 )->[24]->( 30 )
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u147(7){ }u148(13){ }u149(102){ }u150(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175
;; lr  def 	 215
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  gen 	 215
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178

( 23 )->[25]->( 26 27 )
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u153(7){ }u154(13){ }u155(102){ }u156(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178

( 25 55 )->[26]->( 32 )
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u159(7){ }u160(13){ }u161(102){ }u162(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175
;; lr  def 	 217
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  gen 	 217
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178

( 25 52 53 )->[27]->( 48 28 30 32 34 )
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u165(7){ }u166(13){ }u167(102){ }u168(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176
;; lr  def 	 100 [cc] 219
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  gen 	 219
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178

( 27 22 )->[28]->( 16 29 )
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u173(7){ }u174(13){ }u175(102){ }u176(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 177 178
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 123 221 222 223 225 261
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 123 221 222 223 225 261
;; live  kill	 12 [ip] 14 [lr] 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176

( 28 )->[29]->( 36 )
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u198(7){ }u199(13){ }u200(102){ }u201(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175
;; lr  def 	 121 130 131
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176
;; live  gen 	 121 130 131
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 176
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 176

( 27 24 )->[30]->( 16 31 )
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u207(7){ }u208(13){ }u209(102){ }u210(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 177 178
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 132 227 228 229 231 262
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 132 227 228 229 231 262
;; live  kill	 12 [ip] 14 [lr] 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176

( 30 )->[31]->( 36 )
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u232(7){ }u233(13){ }u234(102){ }u235(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175
;; lr  def 	 121 139 140
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176
;; live  gen 	 121 139 140
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 176
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 176

( 27 26 )->[32]->( 16 33 )
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u241(7){ }u242(13){ }u243(102){ }u244(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 177 178
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 141 233 234 235 237 263
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 141 233 234 235 237 263
;; live  kill	 12 [ip] 14 [lr] 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176

( 32 )->[33]->( 36 )
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u266(7){ }u267(13){ }u268(102){ }u269(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175
;; lr  def 	 121 148 149
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176
;; live  gen 	 121 148 149
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 176
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 176

( 27 )->[34]->( 16 35 )
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u275(7){ }u276(13){ }u277(102){ }u278(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 177 178
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 150 239 240 241 243 264
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 150 239 240 241 243 264
;; live  kill	 12 [ip] 14 [lr] 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176

( 34 )->[35]->( 36 )
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u300(7){ }u301(13){ }u302(102){ }u303(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175
;; lr  def 	 121 157 158
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176
;; live  gen 	 121 157 158
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 176
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 176

( 35 29 31 33 )->[36]->( 44 37 )
;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u309(7){ }u310(13){ }u311(102){ }u312(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 176
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 176
;; lr  def 	 100 [cc] 160 161 163 164 165 166 167 245 246 248
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 176
;; live  gen 	 100 [cc] 160 161 163 164 165 166 167 245 246 248
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121

( 36 )->[37]->( 44 38 )
;; bb 37 artificial_defs: { }
;; bb 37 artificial_uses: { u338(7){ }u339(13){ }u340(102){ }u341(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121

( 37 )->[38]->( 44 39 )
;; bb 38 artificial_defs: { }
;; bb 38 artificial_uses: { u344(7){ }u345(13){ }u346(102){ }u347(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; lr  def 	 100 [cc] 249
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; live  gen 	 100 [cc] 249
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121

( 38 )->[39]->( 44 40 )
;; bb 39 artificial_defs: { }
;; bb 39 artificial_uses: { u352(7){ }u353(13){ }u354(102){ }u355(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; lr  def 	 100 [cc] 250
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; live  gen 	 100 [cc] 250
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121

( 39 )->[40]->( 44 41 )
;; bb 40 artificial_defs: { }
;; bb 40 artificial_uses: { u360(7){ }u361(13){ }u362(102){ }u363(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; lr  def 	 100 [cc] 251
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; live  gen 	 100 [cc] 251
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121

( 40 )->[41]->( 44 42 )
;; bb 41 artificial_defs: { }
;; bb 41 artificial_uses: { u368(7){ }u369(13){ }u370(102){ }u371(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; lr  def 	 100 [cc] 252
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; live  gen 	 100 [cc] 252
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121

( 41 )->[42]->( 44 43 )
;; bb 42 artificial_defs: { }
;; bb 42 artificial_uses: { u376(7){ }u377(13){ }u378(102){ }u379(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; lr  def 	 100 [cc] 253
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; live  gen 	 100 [cc] 253
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121

( 42 )->[43]->( 44 47 )
;; bb 43 artificial_defs: { }
;; bb 43 artificial_uses: { u384(7){ }u385(13){ }u386(102){ }u387(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; lr  def 	 100 [cc] 254
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; live  gen 	 100 [cc] 254
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121

( 41 42 40 39 38 37 36 43 )->[44]->( 45 49 )
;; bb 44 artificial_defs: { }
;; bb 44 artificial_uses: { u392(7){ }u393(13){ }u394(102){ }u395(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; lr  def 	 100 [cc] 168 169
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; live  gen 	 100 [cc] 168 169
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 169
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 169

( 44 )->[45]->( 46 50 )
;; bb 45 artificial_defs: { }
;; bb 45 artificial_uses: { u403(7){ }u404(13){ }u405(102){ }u406(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 169
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 169
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 169
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121

( 45 )->[46]->( 61 )
;; bb 46 artificial_defs: { }
;; bb 46 artificial_uses: { u409(7){ }u410(13){ }u411(102){ }u412(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; lr  def 	 170 171 174
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; live  gen 	 170 171 174
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 174
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 174

( 43 )->[47]->( 61 )
;; bb 47 artificial_defs: { }
;; bb 47 artificial_uses: { u417(7){ }u418(13){ }u419(102){ }u420(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; lr  def 	 172 173 174
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; live  gen 	 172 173 174
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 174
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 174

( 27 )->[48]->( 61 )
;; bb 48 artificial_defs: { }
;; bb 48 artificial_uses: { u425(7){ }u426(13){ }u427(102){ }u428(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 174
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 174
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 174
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 174

( 44 )->[49]->( 61 )
;; bb 49 artificial_defs: { }
;; bb 49 artificial_uses: { u429(7){ }u430(13){ }u431(102){ }u432(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 174
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 174
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 174
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 174

( 45 )->[50]->( 61 )
;; bb 50 artificial_defs: { }
;; bb 50 artificial_uses: { u433(7){ }u434(13){ }u435(102){ }u436(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 174
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 174
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 174
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 174

( 60 )->[51]->( 61 )
;; bb 51 artificial_defs: { }
;; bb 51 artificial_uses: { u437(7){ }u438(13){ }u439(102){ }u440(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 174
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 174
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 174
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 174

( 17 )->[52]->( 53 27 )
;; bb 52 artificial_defs: { }
;; bb 52 artificial_uses: { u441(7){ }u442(13){ }u443(102){ }u444(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 177
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  gen 	
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178

( 52 )->[53]->( 54 27 )
;; bb 53 artificial_defs: { }
;; bb 53 artificial_uses: { u447(7){ }u448(13){ }u449(102){ }u450(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 178
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  gen 	
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178

( 53 )->[54]->( 16 )
;; bb 54 artificial_defs: { }
;; bb 54 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	

( 15 )->[55]->( 56 26 )
;; bb 55 artificial_defs: { }
;; bb 55 artificial_uses: { u453(7){ }u454(13){ }u455(102){ }u456(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 177
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  gen 	
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178

( 55 )->[56]->( 20 )
;; bb 56 artificial_defs: { }
;; bb 56 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  out 	

( 11 13 )->[57]->( 19 58 )
;; bb 57 artificial_defs: { }
;; bb 57 artificial_uses: { u459(7){ }u460(13){ }u461(102){ }u462(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 175 176 177 178
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 175 176 177 178
;; live  gen 	
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178

( 57 )->[58]->( 16 )
;; bb 58 artificial_defs: { }
;; bb 58 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	

( 8 6 9 )->[59]->( 60 10 )
;; bb 59 artificial_defs: { }
;; bb 59 artificial_uses: { u465(7){ }u466(13){ }u467(102){ }u468(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 175 176 177 178
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 175 176 177 178
;; live  gen 	
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178

( 59 )->[60]->( 51 )
;; bb 60 artificial_defs: { }
;; bb 60 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	

( 50 49 4 16 46 47 48 51 )->[61]->( 1 )
;; bb 61 artificial_defs: { }
;; bb 61 artificial_uses: { u471(7){ }u472(13){ }u473(102){ }u474(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 174
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 174
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 174
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 61 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u477(0){ }u478(7){ }u479(13){ }u480(102){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 26 to worklist
  Adding insn 33 to worklist
  Adding insn 29 to worklist
  Adding insn 528 to worklist
  Adding insn 40 to worklist
  Adding insn 530 to worklist
  Adding insn 43 to worklist
  Adding insn 55 to worklist
  Adding insn 532 to worklist
  Adding insn 58 to worklist
  Adding insn 534 to worklist
  Adding insn 70 to worklist
  Adding insn 82 to worklist
  Adding insn 536 to worklist
  Adding insn 86 to worklist
  Adding insn 98 to worklist
  Adding insn 538 to worklist
  Adding insn 101 to worklist
  Adding insn 113 to worklist
  Adding insn 120 to worklist
  Adding insn 116 to worklist
  Adding insn 540 to worklist
  Adding insn 131 to worklist
  Adding insn 127 to worklist
  Adding insn 543 to worklist
  Adding insn 139 to worklist
  Adding insn 142 to worklist
  Adding insn 147 to worklist
  Adding insn 545 to worklist
  Adding insn 151 to worklist
  Adding insn 158 to worklist
  Adding insn 547 to worklist
  Adding insn 162 to worklist
  Adding insn 169 to worklist
  Adding insn 549 to worklist
  Adding insn 173 to worklist
  Adding insn 183 to worklist
  Adding insn 181 to worklist
  Adding insn 210 to worklist
  Adding insn 206 to worklist
  Adding insn 198 to worklist
  Adding insn 195 to worklist
  Adding insn 192 to worklist
  Adding insn 551 to worklist
  Adding insn 216 to worklist
  Adding insn 214 to worklist
  Adding insn 245 to worklist
  Adding insn 241 to worklist
  Adding insn 233 to worklist
  Adding insn 230 to worklist
  Adding insn 227 to worklist
  Adding insn 553 to worklist
  Adding insn 251 to worklist
  Adding insn 249 to worklist
  Adding insn 280 to worklist
  Adding insn 276 to worklist
  Adding insn 268 to worklist
  Adding insn 265 to worklist
  Adding insn 262 to worklist
  Adding insn 555 to worklist
  Adding insn 286 to worklist
  Adding insn 284 to worklist
  Adding insn 315 to worklist
  Adding insn 311 to worklist
  Adding insn 303 to worklist
  Adding insn 300 to worklist
  Adding insn 297 to worklist
  Adding insn 321 to worklist
  Adding insn 319 to worklist
  Adding insn 358 to worklist
  Adding insn 354 to worklist
  Adding insn 352 to worklist
  Adding insn 346 to worklist
  Adding insn 344 to worklist
  Adding insn 342 to worklist
  Adding insn 339 to worklist
  Adding insn 361 to worklist
  Adding insn 365 to worklist
  Adding insn 369 to worklist
  Adding insn 373 to worklist
  Adding insn 377 to worklist
  Adding insn 381 to worklist
  Adding insn 385 to worklist
  Adding insn 395 to worklist
  Adding insn 389 to worklist
  Adding insn 398 to worklist
  Adding insn 557 to worklist
  Adding insn 403 to worklist
  Adding insn 401 to worklist
  Adding insn 559 to worklist
  Adding insn 411 to worklist
  Adding insn 409 to worklist
  Adding insn 561 to worklist
  Adding insn 563 to worklist
  Adding insn 565 to worklist
  Adding insn 567 to worklist
  Adding insn 428 to worklist
  Adding insn 431 to worklist
  Adding insn 570 to worklist
  Adding insn 440 to worklist
  Adding insn 573 to worklist
  Adding insn 449 to worklist
  Adding insn 576 to worklist
  Adding insn 456 to worklist
  Adding insn 580 to worklist
  Adding insn 463 to worklist
Finished finding needed instructions:
processing block 61 lr out =  0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 462 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 174
processing block 16 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 174
  Adding insn 9 to worklist
processing block 46 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 174
  Adding insn 11 to worklist
  Adding insn 402 to worklist
processing block 50 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 174
  Adding insn 12 to worklist
processing block 45 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
  Adding insn 397 to worklist
processing block 49 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 174
  Adding insn 10 to worklist
processing block 44 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 169
  Adding insn 394 to worklist
  Adding insn 583 to worklist
  Adding insn 582 to worklist
processing block 47 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 174
  Adding insn 8 to worklist
  Adding insn 410 to worklist
processing block 43 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
  Adding insn 384 to worklist
  Adding insn 383 to worklist
processing block 42 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
  Adding insn 380 to worklist
  Adding insn 379 to worklist
processing block 41 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
  Adding insn 376 to worklist
  Adding insn 375 to worklist
processing block 40 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
  Adding insn 372 to worklist
  Adding insn 371 to worklist
processing block 39 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
  Adding insn 368 to worklist
  Adding insn 367 to worklist
processing block 38 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
  Adding insn 364 to worklist
  Adding insn 363 to worklist
processing block 37 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
  Adding insn 360 to worklist
processing block 36 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
  Adding insn 357 to worklist
  Adding insn 356 to worklist
  Adding insn 353 to worklist
  Adding insn 345 to worklist
  Adding insn 341 to worklist
  Adding insn 336 to worklist
  Adding insn 335 to worklist
  Adding insn 334 to worklist
processing block 29 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 176
  Adding insn 215 to worklist
  Adding insn 213 to worklist
processing block 28 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176
  Adding insn 523 to worklist
  Adding insn 205 to worklist
  Adding insn 204 to worklist
  Adding insn 203 to worklist
  Adding insn 202 to worklist
  Adding insn 200 to worklist
  Adding insn 197 to worklist
  Adding insn 194 to worklist
  Adding insn 191 to worklist
  Adding insn 190 to worklist
processing block 22 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
  Adding insn 149 to worklist
processing block 31 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 176
  Adding insn 250 to worklist
  Adding insn 248 to worklist
processing block 30 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176
  Adding insn 524 to worklist
  Adding insn 240 to worklist
  Adding insn 239 to worklist
  Adding insn 238 to worklist
  Adding insn 237 to worklist
  Adding insn 235 to worklist
  Adding insn 232 to worklist
  Adding insn 229 to worklist
  Adding insn 226 to worklist
  Adding insn 225 to worklist
processing block 24 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
  Adding insn 160 to worklist
processing block 33 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 176
  Adding insn 285 to worklist
  Adding insn 283 to worklist
processing block 32 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176
  Adding insn 525 to worklist
  Adding insn 275 to worklist
  Adding insn 274 to worklist
  Adding insn 273 to worklist
  Adding insn 272 to worklist
  Adding insn 270 to worklist
  Adding insn 267 to worklist
  Adding insn 264 to worklist
  Adding insn 261 to worklist
  Adding insn 260 to worklist
processing block 26 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
  Adding insn 171 to worklist
processing block 48 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 174
  Adding insn 7 to worklist
processing block 35 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 176
  Adding insn 320 to worklist
  Adding insn 318 to worklist
processing block 34 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176
  Adding insn 526 to worklist
  Adding insn 310 to worklist
  Adding insn 309 to worklist
  Adding insn 308 to worklist
  Adding insn 307 to worklist
  Adding insn 305 to worklist
  Adding insn 302 to worklist
  Adding insn 299 to worklist
  Adding insn 296 to worklist
  Adding insn 295 to worklist
processing block 27 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
  Adding insn 179 to worklist
processing block 25 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
  Adding insn 168 to worklist
processing block 23 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
  Adding insn 157 to worklist
processing block 21 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
processing block 20 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
processing block 19 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
processing block 58 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
processing block 57 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
processing block 11 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 175 176 177 178
  Adding insn 92 to worklist
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 174 175 176 177 178
  Adding insn 32 to worklist
  Adding insn 31 to worklist
processing block 51 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 174
  Adding insn 13 to worklist
processing block 60 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
processing block 13 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 175 176 177 178
  Adding insn 107 to worklist
processing block 56 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
processing block 55 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
processing block 15 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
  Adding insn 119 to worklist
processing block 54 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
processing block 53 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
processing block 52 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
processing block 18 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
processing block 17 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
  Adding insn 130 to worklist
processing block 14 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
  Adding insn 112 to worklist
processing block 12 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
  Adding insn 97 to worklist
processing block 10 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
processing block 59 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
processing block 6 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 175 176 177 178
  Adding insn 49 to worklist
processing block 8 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 175 176 177 178
  Adding insn 64 to worklist
processing block 9 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 175 176 177 178
  Adding insn 76 to worklist
processing block 7 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
  Adding insn 54 to worklist
processing block 5 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
  Adding insn 39 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
  Adding insn 25 to worklist
  Adding insn 5 to worklist
  Adding insn 522 to worklist
  Adding insn 4 to worklist
  Adding insn 521 to worklist
  Adding insn 520 to worklist
  Adding insn 2 to worklist
  Adding insn 519 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 62 n_edges 98 count 62 (    1)

Pass 0 for finding pseudo/allocno costs


  r264 costs: LO_REGS:184 HI_REGS:368 CALLER_SAVE_REGS:368 EVEN_REG:368 GENERAL_REGS:368 VFP_D0_D7_REGS:2760 VFP_LO_REGS:2760 ALL_REGS:2760 MEM:1840
  r263 costs: LO_REGS:184 HI_REGS:368 CALLER_SAVE_REGS:368 EVEN_REG:368 GENERAL_REGS:368 VFP_D0_D7_REGS:2760 VFP_LO_REGS:2760 ALL_REGS:2760 MEM:1840
  r262 costs: LO_REGS:184 HI_REGS:368 CALLER_SAVE_REGS:368 EVEN_REG:368 GENERAL_REGS:368 VFP_D0_D7_REGS:2760 VFP_LO_REGS:2760 ALL_REGS:2760 MEM:1840
  r261 costs: LO_REGS:184 HI_REGS:368 CALLER_SAVE_REGS:368 EVEN_REG:368 GENERAL_REGS:368 VFP_D0_D7_REGS:2760 VFP_LO_REGS:2760 ALL_REGS:2760 MEM:1840
  r260 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r259 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r258 costs: LO_REGS:2000 HI_REGS:4000 CALLER_SAVE_REGS:4000 EVEN_REG:4000 GENERAL_REGS:4000 VFP_D0_D7_REGS:40000 VFP_LO_REGS:40000 ALL_REGS:40000 MEM:21000
  r257 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r254 costs: LO_REGS:0 HI_REGS:40 CALLER_SAVE_REGS:40 EVEN_REG:40 GENERAL_REGS:40 VFP_D0_D7_REGS:580 VFP_LO_REGS:580 ALL_REGS:580 MEM:300
  r253 costs: LO_REGS:0 HI_REGS:56 CALLER_SAVE_REGS:56 EVEN_REG:56 GENERAL_REGS:56 VFP_D0_D7_REGS:812 VFP_LO_REGS:812 ALL_REGS:812 MEM:420
  r252 costs: LO_REGS:0 HI_REGS:82 CALLER_SAVE_REGS:82 EVEN_REG:82 GENERAL_REGS:82 VFP_D0_D7_REGS:1189 VFP_LO_REGS:1189 ALL_REGS:1189 MEM:615
  r251 costs: LO_REGS:0 HI_REGS:116 CALLER_SAVE_REGS:116 EVEN_REG:116 GENERAL_REGS:116 VFP_D0_D7_REGS:1682 VFP_LO_REGS:1682 ALL_REGS:1682 MEM:870
  r250 costs: LO_REGS:0 HI_REGS:168 CALLER_SAVE_REGS:168 EVEN_REG:168 GENERAL_REGS:168 VFP_D0_D7_REGS:2436 VFP_LO_REGS:2436 ALL_REGS:2436 MEM:1260
  r249 costs: LO_REGS:0 HI_REGS:240 CALLER_SAVE_REGS:240 EVEN_REG:240 GENERAL_REGS:240 VFP_D0_D7_REGS:3480 VFP_LO_REGS:3480 ALL_REGS:3480 MEM:1800
  r248 costs: LO_REGS:0 HI_REGS:490 CALLER_SAVE_REGS:490 EVEN_REG:490 GENERAL_REGS:490 VFP_D0_D7_REGS:7105 VFP_LO_REGS:7105 ALL_REGS:7105 MEM:3675
  r246 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:7105 VFP_LO_REGS:7105 ALL_REGS:7105 MEM:3675
  r245 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:7350 VFP_LO_REGS:7350 ALL_REGS:7350 MEM:4900
  r243 costs: LO_REGS:0 HI_REGS:184 CALLER_SAVE_REGS:184 EVEN_REG:184 GENERAL_REGS:184 VFP_D0_D7_REGS:2760 VFP_LO_REGS:2760 ALL_REGS:2760 MEM:1840
  r241 costs: LO_REGS:0 HI_REGS:368 CALLER_SAVE_REGS:368 EVEN_REG:368 GENERAL_REGS:368 VFP_D0_D7_REGS:2668 VFP_LO_REGS:2668 ALL_REGS:2668 MEM:1380
  r240 costs: LO_REGS:0 HI_REGS:368 CALLER_SAVE_REGS:368 EVEN_REG:368 GENERAL_REGS:368 VFP_D0_D7_REGS:2668 VFP_LO_REGS:2668 ALL_REGS:2668 MEM:1380
  r239 costs: LO_REGS:0 HI_REGS:368 CALLER_SAVE_REGS:368 EVEN_REG:368 GENERAL_REGS:368 VFP_D0_D7_REGS:2668 VFP_LO_REGS:2668 ALL_REGS:2668 MEM:1380
  r237 costs: LO_REGS:0 HI_REGS:184 CALLER_SAVE_REGS:184 EVEN_REG:184 GENERAL_REGS:184 VFP_D0_D7_REGS:2760 VFP_LO_REGS:2760 ALL_REGS:2760 MEM:1840
  r235 costs: LO_REGS:0 HI_REGS:368 CALLER_SAVE_REGS:368 EVEN_REG:368 GENERAL_REGS:368 VFP_D0_D7_REGS:2668 VFP_LO_REGS:2668 ALL_REGS:2668 MEM:1380
  r234 costs: LO_REGS:0 HI_REGS:368 CALLER_SAVE_REGS:368 EVEN_REG:368 GENERAL_REGS:368 VFP_D0_D7_REGS:2668 VFP_LO_REGS:2668 ALL_REGS:2668 MEM:1380
  r233 costs: LO_REGS:0 HI_REGS:368 CALLER_SAVE_REGS:368 EVEN_REG:368 GENERAL_REGS:368 VFP_D0_D7_REGS:2668 VFP_LO_REGS:2668 ALL_REGS:2668 MEM:1380
  r231 costs: LO_REGS:0 HI_REGS:184 CALLER_SAVE_REGS:184 EVEN_REG:184 GENERAL_REGS:184 VFP_D0_D7_REGS:2760 VFP_LO_REGS:2760 ALL_REGS:2760 MEM:1840
  r229 costs: LO_REGS:0 HI_REGS:368 CALLER_SAVE_REGS:368 EVEN_REG:368 GENERAL_REGS:368 VFP_D0_D7_REGS:2668 VFP_LO_REGS:2668 ALL_REGS:2668 MEM:1380
  r228 costs: LO_REGS:0 HI_REGS:368 CALLER_SAVE_REGS:368 EVEN_REG:368 GENERAL_REGS:368 VFP_D0_D7_REGS:2668 VFP_LO_REGS:2668 ALL_REGS:2668 MEM:1380
  r227 costs: LO_REGS:0 HI_REGS:368 CALLER_SAVE_REGS:368 EVEN_REG:368 GENERAL_REGS:368 VFP_D0_D7_REGS:2668 VFP_LO_REGS:2668 ALL_REGS:2668 MEM:1380
  r225 costs: LO_REGS:0 HI_REGS:184 CALLER_SAVE_REGS:184 EVEN_REG:184 GENERAL_REGS:184 VFP_D0_D7_REGS:2760 VFP_LO_REGS:2760 ALL_REGS:2760 MEM:1840
  r223 costs: LO_REGS:0 HI_REGS:368 CALLER_SAVE_REGS:368 EVEN_REG:368 GENERAL_REGS:368 VFP_D0_D7_REGS:2668 VFP_LO_REGS:2668 ALL_REGS:2668 MEM:1380
  r222 costs: LO_REGS:0 HI_REGS:368 CALLER_SAVE_REGS:368 EVEN_REG:368 GENERAL_REGS:368 VFP_D0_D7_REGS:2668 VFP_LO_REGS:2668 ALL_REGS:2668 MEM:1380
  r221 costs: LO_REGS:0 HI_REGS:368 CALLER_SAVE_REGS:368 EVEN_REG:368 GENERAL_REGS:368 VFP_D0_D7_REGS:2668 VFP_LO_REGS:2668 ALL_REGS:2668 MEM:1380
  r219 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:3600
  r217 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:780
  r215 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:1170
  r213 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:3480
  r212 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:5100 VFP_LO_REGS:5100 ALL_REGS:5100 MEM:3400
  r209 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:2610 VFP_LO_REGS:2610 ALL_REGS:2610 MEM:1740
  r204 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3990 VFP_LO_REGS:3990 ALL_REGS:3990 MEM:2660
  r199 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:11730 VFP_LO_REGS:11730 ALL_REGS:11730 MEM:7820
  r194 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:6510 VFP_LO_REGS:6510 ALL_REGS:6510 MEM:4340
  r189 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3360 VFP_LO_REGS:3360 ALL_REGS:3360 MEM:2240
  r184 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:5100 VFP_LO_REGS:5100 ALL_REGS:5100 MEM:3400
  r181 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:10500
  r178 costs: LO_REGS:736 HI_REGS:1044 CALLER_SAVE_REGS:1044 EVEN_REG:1044 GENERAL_REGS:1044 VFP_D0_D7_REGS:17830 VFP_LO_REGS:17830 ALL_REGS:17830 MEM:6220
  r177 costs: LO_REGS:736 HI_REGS:1768 CALLER_SAVE_REGS:1768 EVEN_REG:1768 GENERAL_REGS:1768 VFP_D0_D7_REGS:23260 VFP_LO_REGS:23260 ALL_REGS:23260 MEM:9840
  r176 costs: LO_REGS:0 HI_REGS:1426 CALLER_SAVE_REGS:1426 EVEN_REG:1426 GENERAL_REGS:1426 VFP_D0_D7_REGS:51670 VFP_LO_REGS:51670 ALL_REGS:51670 MEM:28780
  r175 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:60430 VFP_LO_REGS:60430 ALL_REGS:60430 MEM:34620
  r174 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:55680 VFP_LO_REGS:55680 ALL_REGS:55680 MEM:26850
  r173 costs: LO_REGS:0 HI_REGS:28 CALLER_SAVE_REGS:28 EVEN_REG:28 GENERAL_REGS:28 VFP_D0_D7_REGS:420 VFP_LO_REGS:420 ALL_REGS:420 MEM:280
  r172 costs: LO_REGS:0 HI_REGS:28 CALLER_SAVE_REGS:28 EVEN_REG:28 GENERAL_REGS:28 VFP_D0_D7_REGS:420 VFP_LO_REGS:420 ALL_REGS:420 MEM:280
  r171 costs: LO_REGS:0 HI_REGS:200 CALLER_SAVE_REGS:200 EVEN_REG:200 GENERAL_REGS:200 VFP_D0_D7_REGS:3000 VFP_LO_REGS:3000 ALL_REGS:3000 MEM:2000
  r170 costs: LO_REGS:0 HI_REGS:200 CALLER_SAVE_REGS:200 EVEN_REG:200 GENERAL_REGS:200 VFP_D0_D7_REGS:3000 VFP_LO_REGS:3000 ALL_REGS:3000 MEM:2000
  r169 costs: LO_REGS:0 HI_REGS:460 CALLER_SAVE_REGS:460 EVEN_REG:460 GENERAL_REGS:460 VFP_D0_D7_REGS:15850 VFP_LO_REGS:15850 ALL_REGS:15850 MEM:9570
  r168 costs: LO_REGS:0 HI_REGS:460 CALLER_SAVE_REGS:460 EVEN_REG:460 GENERAL_REGS:460 VFP_D0_D7_REGS:6900 VFP_LO_REGS:6900 ALL_REGS:6900 MEM:4600
  r167 costs: LO_REGS:0 HI_REGS:490 CALLER_SAVE_REGS:490 EVEN_REG:490 GENERAL_REGS:490 VFP_D0_D7_REGS:7350 VFP_LO_REGS:7350 ALL_REGS:7350 MEM:4900
  r166 costs: LO_REGS:0 HI_REGS:490 CALLER_SAVE_REGS:490 EVEN_REG:490 GENERAL_REGS:490 VFP_D0_D7_REGS:7350 VFP_LO_REGS:7350 ALL_REGS:7350 MEM:4900
  r165 costs: LO_REGS:0 HI_REGS:490 CALLER_SAVE_REGS:490 EVEN_REG:490 GENERAL_REGS:490 VFP_D0_D7_REGS:7350 VFP_LO_REGS:7350 ALL_REGS:7350 MEM:4900
  r164 costs: LO_REGS:0 HI_REGS:490 CALLER_SAVE_REGS:490 EVEN_REG:490 GENERAL_REGS:490 VFP_D0_D7_REGS:7350 VFP_LO_REGS:7350 ALL_REGS:7350 MEM:4900
  r163 costs: LO_REGS:0 HI_REGS:490 CALLER_SAVE_REGS:490 EVEN_REG:490 GENERAL_REGS:490 VFP_D0_D7_REGS:7350 VFP_LO_REGS:7350 ALL_REGS:7350 MEM:4900
  r161 costs: LO_REGS:0 HI_REGS:490 CALLER_SAVE_REGS:490 EVEN_REG:490 GENERAL_REGS:490 VFP_D0_D7_REGS:7350 VFP_LO_REGS:7350 ALL_REGS:7350 MEM:4900
  r160 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:11025 VFP_LO_REGS:11025 ALL_REGS:11025 MEM:7350
  r158 costs: LO_REGS:0 HI_REGS:122 CALLER_SAVE_REGS:122 EVEN_REG:122 GENERAL_REGS:122 VFP_D0_D7_REGS:1830 VFP_LO_REGS:1830 ALL_REGS:1830 MEM:1220
  r157 costs: LO_REGS:0 HI_REGS:122 CALLER_SAVE_REGS:122 EVEN_REG:122 GENERAL_REGS:122 VFP_D0_D7_REGS:1830 VFP_LO_REGS:1830 ALL_REGS:1830 MEM:1220
  r150 costs: LO_REGS:184 HI_REGS:368 CALLER_SAVE_REGS:368 EVEN_REG:368 GENERAL_REGS:368 VFP_D0_D7_REGS:6900 VFP_LO_REGS:6900 ALL_REGS:6900 MEM:4600
  r149 costs: LO_REGS:0 HI_REGS:122 CALLER_SAVE_REGS:122 EVEN_REG:122 GENERAL_REGS:122 VFP_D0_D7_REGS:1830 VFP_LO_REGS:1830 ALL_REGS:1830 MEM:1220
  r148 costs: LO_REGS:0 HI_REGS:122 CALLER_SAVE_REGS:122 EVEN_REG:122 GENERAL_REGS:122 VFP_D0_D7_REGS:1830 VFP_LO_REGS:1830 ALL_REGS:1830 MEM:1220
  r141 costs: LO_REGS:184 HI_REGS:368 CALLER_SAVE_REGS:368 EVEN_REG:368 GENERAL_REGS:368 VFP_D0_D7_REGS:6900 VFP_LO_REGS:6900 ALL_REGS:6900 MEM:4600
  r140 costs: LO_REGS:0 HI_REGS:122 CALLER_SAVE_REGS:122 EVEN_REG:122 GENERAL_REGS:122 VFP_D0_D7_REGS:1830 VFP_LO_REGS:1830 ALL_REGS:1830 MEM:1220
  r139 costs: LO_REGS:0 HI_REGS:122 CALLER_SAVE_REGS:122 EVEN_REG:122 GENERAL_REGS:122 VFP_D0_D7_REGS:1830 VFP_LO_REGS:1830 ALL_REGS:1830 MEM:1220
  r132 costs: LO_REGS:184 HI_REGS:368 CALLER_SAVE_REGS:368 EVEN_REG:368 GENERAL_REGS:368 VFP_D0_D7_REGS:6900 VFP_LO_REGS:6900 ALL_REGS:6900 MEM:4600
  r131 costs: LO_REGS:0 HI_REGS:122 CALLER_SAVE_REGS:122 EVEN_REG:122 GENERAL_REGS:122 VFP_D0_D7_REGS:1830 VFP_LO_REGS:1830 ALL_REGS:1830 MEM:1220
  r130 costs: LO_REGS:0 HI_REGS:122 CALLER_SAVE_REGS:122 EVEN_REG:122 GENERAL_REGS:122 VFP_D0_D7_REGS:1830 VFP_LO_REGS:1830 ALL_REGS:1830 MEM:1220
  r123 costs: LO_REGS:184 HI_REGS:368 CALLER_SAVE_REGS:368 EVEN_REG:368 GENERAL_REGS:368 VFP_D0_D7_REGS:6900 VFP_LO_REGS:6900 ALL_REGS:6900 MEM:4600
  r121 costs: LO_REGS:0 HI_REGS:488 CALLER_SAVE_REGS:488 EVEN_REG:488 GENERAL_REGS:488 VFP_D0_D7_REGS:51405 VFP_LO_REGS:51405 ALL_REGS:51405 MEM:34270
  r118 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:22860 VFP_LO_REGS:22860 ALL_REGS:22860 MEM:15240
  r116 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:22485 VFP_LO_REGS:22485 ALL_REGS:22485 MEM:14990


Pass 1 for finding pseudo/allocno costs

    r264: preferred LO_REGS, alternative ALL_REGS, allocno ALL_REGS
    r263: preferred LO_REGS, alternative ALL_REGS, allocno ALL_REGS
    r262: preferred LO_REGS, alternative ALL_REGS, allocno ALL_REGS
    r261: preferred LO_REGS, alternative ALL_REGS, allocno ALL_REGS
    r260: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r259: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r258: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r257: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r256: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r255: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r254: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r253: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r252: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r251: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r250: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r249: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r248: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r247: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r246: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r245: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r244: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r243: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r242: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r241: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r240: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r239: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r238: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r237: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r236: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r235: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r234: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r233: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r232: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r231: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r230: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r229: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r228: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r227: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r226: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r225: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r224: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r223: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r222: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r221: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r220: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r219: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r218: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r217: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r216: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r215: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r214: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r213: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r212: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r211: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r210: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r209: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r208: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r207: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r206: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r205: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r204: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r203: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r202: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r201: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r200: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r199: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r198: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r197: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r196: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r195: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r194: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r193: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r192: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r191: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r190: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r189: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r188: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r187: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r186: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r185: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r184: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r183: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r182: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r181: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r180: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r179: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r178: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r177: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r176: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r175: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r174: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r173: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r172: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r171: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r170: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r169: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r168: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r167: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r166: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r165: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r164: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r163: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r162: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r161: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r160: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r159: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r158: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r157: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r156: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r155: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r154: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r153: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r152: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r151: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r150: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r149: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r148: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r147: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r146: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r145: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r144: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r143: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r142: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r141: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r140: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r139: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r138: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r137: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r136: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r135: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r134: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r133: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r132: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r131: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r130: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r129: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r128: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r127: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r126: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r125: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r124: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r123: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r122: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r121: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r120: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r119: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r118: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r116: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r114: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r113: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r264 costs: LO_REGS:184 HI_REGS:552 CALLER_SAVE_REGS:552 EVEN_REG:552 GENERAL_REGS:368 VFP_D0_D7_REGS:4140 VFP_LO_REGS:4140 ALL_REGS:2760 MEM:2760
  r263 costs: LO_REGS:184 HI_REGS:552 CALLER_SAVE_REGS:552 EVEN_REG:552 GENERAL_REGS:368 VFP_D0_D7_REGS:4140 VFP_LO_REGS:4140 ALL_REGS:2760 MEM:2760
  r262 costs: LO_REGS:184 HI_REGS:552 CALLER_SAVE_REGS:552 EVEN_REG:552 GENERAL_REGS:368 VFP_D0_D7_REGS:4140 VFP_LO_REGS:4140 ALL_REGS:2760 MEM:2760
  r261 costs: LO_REGS:184 HI_REGS:552 CALLER_SAVE_REGS:552 EVEN_REG:552 GENERAL_REGS:368 VFP_D0_D7_REGS:4140 VFP_LO_REGS:4140 ALL_REGS:2760 MEM:2760
  r260 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r259 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r258 costs: LO_REGS:2000 HI_REGS:6000 CALLER_SAVE_REGS:6000 EVEN_REG:6000 GENERAL_REGS:4000 VFP_D0_D7_REGS:60000 VFP_LO_REGS:60000 ALL_REGS:45000 MEM:40000
  r257 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r254 costs: LO_REGS:0 HI_REGS:40 CALLER_SAVE_REGS:40 EVEN_REG:40 GENERAL_REGS:40 VFP_D0_D7_REGS:600 VFP_LO_REGS:600 ALL_REGS:600 MEM:400
  r253 costs: LO_REGS:0 HI_REGS:56 CALLER_SAVE_REGS:56 EVEN_REG:56 GENERAL_REGS:56 VFP_D0_D7_REGS:840 VFP_LO_REGS:840 ALL_REGS:840 MEM:560
  r252 costs: LO_REGS:0 HI_REGS:82 CALLER_SAVE_REGS:82 EVEN_REG:82 GENERAL_REGS:82 VFP_D0_D7_REGS:1230 VFP_LO_REGS:1230 ALL_REGS:1230 MEM:820
  r251 costs: LO_REGS:0 HI_REGS:116 CALLER_SAVE_REGS:116 EVEN_REG:116 GENERAL_REGS:116 VFP_D0_D7_REGS:1740 VFP_LO_REGS:1740 ALL_REGS:1740 MEM:1160
  r250 costs: LO_REGS:0 HI_REGS:168 CALLER_SAVE_REGS:168 EVEN_REG:168 GENERAL_REGS:168 VFP_D0_D7_REGS:2520 VFP_LO_REGS:2520 ALL_REGS:2520 MEM:1680
  r249 costs: LO_REGS:0 HI_REGS:240 CALLER_SAVE_REGS:240 EVEN_REG:240 GENERAL_REGS:240 VFP_D0_D7_REGS:3600 VFP_LO_REGS:3600 ALL_REGS:3600 MEM:2400
  r248 costs: LO_REGS:0 HI_REGS:490 CALLER_SAVE_REGS:490 EVEN_REG:490 GENERAL_REGS:490 VFP_D0_D7_REGS:7350 VFP_LO_REGS:7350 ALL_REGS:7350 MEM:4900
  r246 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:7350 VFP_LO_REGS:7350 ALL_REGS:7350 MEM:4900
  r245 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:7350 VFP_LO_REGS:7350 ALL_REGS:7350 MEM:4900
  r243 costs: LO_REGS:0 HI_REGS:184 CALLER_SAVE_REGS:184 EVEN_REG:184 GENERAL_REGS:184 VFP_D0_D7_REGS:2760 VFP_LO_REGS:2760 ALL_REGS:2760 MEM:1840
  r241 costs: LO_REGS:0 HI_REGS:368 CALLER_SAVE_REGS:368 EVEN_REG:368 GENERAL_REGS:368 VFP_D0_D7_REGS:2760 VFP_LO_REGS:2760 ALL_REGS:2760 MEM:1840
  r240 costs: LO_REGS:0 HI_REGS:368 CALLER_SAVE_REGS:368 EVEN_REG:368 GENERAL_REGS:368 VFP_D0_D7_REGS:2760 VFP_LO_REGS:2760 ALL_REGS:2760 MEM:1840
  r239 costs: LO_REGS:0 HI_REGS:368 CALLER_SAVE_REGS:368 EVEN_REG:368 GENERAL_REGS:368 VFP_D0_D7_REGS:2760 VFP_LO_REGS:2760 ALL_REGS:2760 MEM:1840
  r237 costs: LO_REGS:0 HI_REGS:184 CALLER_SAVE_REGS:184 EVEN_REG:184 GENERAL_REGS:184 VFP_D0_D7_REGS:2760 VFP_LO_REGS:2760 ALL_REGS:2760 MEM:1840
  r235 costs: LO_REGS:0 HI_REGS:368 CALLER_SAVE_REGS:368 EVEN_REG:368 GENERAL_REGS:368 VFP_D0_D7_REGS:2760 VFP_LO_REGS:2760 ALL_REGS:2760 MEM:1840
  r234 costs: LO_REGS:0 HI_REGS:368 CALLER_SAVE_REGS:368 EVEN_REG:368 GENERAL_REGS:368 VFP_D0_D7_REGS:2760 VFP_LO_REGS:2760 ALL_REGS:2760 MEM:1840
  r233 costs: LO_REGS:0 HI_REGS:368 CALLER_SAVE_REGS:368 EVEN_REG:368 GENERAL_REGS:368 VFP_D0_D7_REGS:2760 VFP_LO_REGS:2760 ALL_REGS:2760 MEM:1840
  r231 costs: LO_REGS:0 HI_REGS:184 CALLER_SAVE_REGS:184 EVEN_REG:184 GENERAL_REGS:184 VFP_D0_D7_REGS:2760 VFP_LO_REGS:2760 ALL_REGS:2760 MEM:1840
  r229 costs: LO_REGS:0 HI_REGS:368 CALLER_SAVE_REGS:368 EVEN_REG:368 GENERAL_REGS:368 VFP_D0_D7_REGS:2760 VFP_LO_REGS:2760 ALL_REGS:2760 MEM:1840
  r228 costs: LO_REGS:0 HI_REGS:368 CALLER_SAVE_REGS:368 EVEN_REG:368 GENERAL_REGS:368 VFP_D0_D7_REGS:2760 VFP_LO_REGS:2760 ALL_REGS:2760 MEM:1840
  r227 costs: LO_REGS:0 HI_REGS:368 CALLER_SAVE_REGS:368 EVEN_REG:368 GENERAL_REGS:368 VFP_D0_D7_REGS:2760 VFP_LO_REGS:2760 ALL_REGS:2760 MEM:1840
  r225 costs: LO_REGS:0 HI_REGS:184 CALLER_SAVE_REGS:184 EVEN_REG:184 GENERAL_REGS:184 VFP_D0_D7_REGS:2760 VFP_LO_REGS:2760 ALL_REGS:2760 MEM:1840
  r223 costs: LO_REGS:0 HI_REGS:368 CALLER_SAVE_REGS:368 EVEN_REG:368 GENERAL_REGS:368 VFP_D0_D7_REGS:2760 VFP_LO_REGS:2760 ALL_REGS:2760 MEM:1840
  r222 costs: LO_REGS:0 HI_REGS:368 CALLER_SAVE_REGS:368 EVEN_REG:368 GENERAL_REGS:368 VFP_D0_D7_REGS:2760 VFP_LO_REGS:2760 ALL_REGS:2760 MEM:1840
  r221 costs: LO_REGS:0 HI_REGS:368 CALLER_SAVE_REGS:368 EVEN_REG:368 GENERAL_REGS:368 VFP_D0_D7_REGS:2760 VFP_LO_REGS:2760 ALL_REGS:2760 MEM:1840
  r219 costs: GENERAL_REGS:0 MEM:4800
  r217 costs: GENERAL_REGS:0 MEM:1040
  r215 costs: GENERAL_REGS:0 MEM:1560
  r213 costs: GENERAL_REGS:0 MEM:4640
  r212 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:5100 VFP_LO_REGS:5100 ALL_REGS:5100 MEM:3400
  r209 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:2610 VFP_LO_REGS:2610 ALL_REGS:2610 MEM:1740
  r204 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3990 VFP_LO_REGS:3990 ALL_REGS:3990 MEM:2660
  r199 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:11730 VFP_LO_REGS:11730 ALL_REGS:11730 MEM:7820
  r194 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:6510 VFP_LO_REGS:6510 ALL_REGS:6510 MEM:4340
  r189 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3360 VFP_LO_REGS:3360 ALL_REGS:3360 MEM:2240
  r184 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:5100 VFP_LO_REGS:5100 ALL_REGS:5100 MEM:3400
  r181 costs: GENERAL_REGS:0 MEM:15000
  r178 costs: LO_REGS:736 HI_REGS:1780 CALLER_SAVE_REGS:1780 EVEN_REG:1780 GENERAL_REGS:1044 VFP_D0_D7_REGS:28350 VFP_LO_REGS:28350 ALL_REGS:22830 MEM:18900
  r177 costs: LO_REGS:736 HI_REGS:2504 CALLER_SAVE_REGS:2504 EVEN_REG:2504 GENERAL_REGS:1768 VFP_D0_D7_REGS:33780 VFP_LO_REGS:33780 ALL_REGS:28260 MEM:22520
  r176 costs: LO_REGS:0 HI_REGS:1426 CALLER_SAVE_REGS:1426 EVEN_REG:1426 GENERAL_REGS:1426 VFP_D0_D7_REGS:56670 VFP_LO_REGS:56670 ALL_REGS:56670 MEM:37780
  r175 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:65430 VFP_LO_REGS:65430 ALL_REGS:65430 MEM:43620
  r174 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:73050 VFP_LO_REGS:73050 ALL_REGS:58050 MEM:48700
  r173 costs: LO_REGS:0 HI_REGS:28 CALLER_SAVE_REGS:28 EVEN_REG:28 GENERAL_REGS:28 VFP_D0_D7_REGS:420 VFP_LO_REGS:420 ALL_REGS:420 MEM:280
  r172 costs: LO_REGS:0 HI_REGS:28 CALLER_SAVE_REGS:28 EVEN_REG:28 GENERAL_REGS:28 VFP_D0_D7_REGS:420 VFP_LO_REGS:420 ALL_REGS:420 MEM:280
  r171 costs: LO_REGS:0 HI_REGS:200 CALLER_SAVE_REGS:200 EVEN_REG:200 GENERAL_REGS:200 VFP_D0_D7_REGS:3000 VFP_LO_REGS:3000 ALL_REGS:3000 MEM:2000
  r170 costs: LO_REGS:0 HI_REGS:200 CALLER_SAVE_REGS:200 EVEN_REG:200 GENERAL_REGS:200 VFP_D0_D7_REGS:3000 VFP_LO_REGS:3000 ALL_REGS:3000 MEM:2000
  r169 costs: LO_REGS:0 HI_REGS:460 CALLER_SAVE_REGS:460 EVEN_REG:460 GENERAL_REGS:460 VFP_D0_D7_REGS:16080 VFP_LO_REGS:16080 ALL_REGS:16080 MEM:10720
  r168 costs: LO_REGS:0 HI_REGS:460 CALLER_SAVE_REGS:460 EVEN_REG:460 GENERAL_REGS:460 VFP_D0_D7_REGS:6900 VFP_LO_REGS:6900 ALL_REGS:6900 MEM:4600
  r167 costs: LO_REGS:0 HI_REGS:490 CALLER_SAVE_REGS:490 EVEN_REG:490 GENERAL_REGS:490 VFP_D0_D7_REGS:7350 VFP_LO_REGS:7350 ALL_REGS:7350 MEM:4900
  r166 costs: LO_REGS:0 HI_REGS:490 CALLER_SAVE_REGS:490 EVEN_REG:490 GENERAL_REGS:490 VFP_D0_D7_REGS:7350 VFP_LO_REGS:7350 ALL_REGS:7350 MEM:4900
  r165 costs: LO_REGS:0 HI_REGS:490 CALLER_SAVE_REGS:490 EVEN_REG:490 GENERAL_REGS:490 VFP_D0_D7_REGS:7350 VFP_LO_REGS:7350 ALL_REGS:7350 MEM:4900
  r164 costs: LO_REGS:0 HI_REGS:490 CALLER_SAVE_REGS:490 EVEN_REG:490 GENERAL_REGS:490 VFP_D0_D7_REGS:7350 VFP_LO_REGS:7350 ALL_REGS:7350 MEM:4900
  r163 costs: LO_REGS:0 HI_REGS:490 CALLER_SAVE_REGS:490 EVEN_REG:490 GENERAL_REGS:490 VFP_D0_D7_REGS:7350 VFP_LO_REGS:7350 ALL_REGS:7350 MEM:4900
  r161 costs: LO_REGS:0 HI_REGS:490 CALLER_SAVE_REGS:490 EVEN_REG:490 GENERAL_REGS:490 VFP_D0_D7_REGS:7350 VFP_LO_REGS:7350 ALL_REGS:7350 MEM:4900
  r160 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:11025 VFP_LO_REGS:11025 ALL_REGS:11025 MEM:7350
  r158 costs: LO_REGS:0 HI_REGS:122 CALLER_SAVE_REGS:122 EVEN_REG:122 GENERAL_REGS:122 VFP_D0_D7_REGS:1830 VFP_LO_REGS:1830 ALL_REGS:1830 MEM:1220
  r157 costs: LO_REGS:0 HI_REGS:122 CALLER_SAVE_REGS:122 EVEN_REG:122 GENERAL_REGS:122 VFP_D0_D7_REGS:1830 VFP_LO_REGS:1830 ALL_REGS:1830 MEM:1220
  r150 costs: LO_REGS:184 HI_REGS:552 CALLER_SAVE_REGS:552 EVEN_REG:552 GENERAL_REGS:368 VFP_D0_D7_REGS:8280 VFP_LO_REGS:8280 ALL_REGS:6900 MEM:5520
  r149 costs: LO_REGS:0 HI_REGS:122 CALLER_SAVE_REGS:122 EVEN_REG:122 GENERAL_REGS:122 VFP_D0_D7_REGS:1830 VFP_LO_REGS:1830 ALL_REGS:1830 MEM:1220
  r148 costs: LO_REGS:0 HI_REGS:122 CALLER_SAVE_REGS:122 EVEN_REG:122 GENERAL_REGS:122 VFP_D0_D7_REGS:1830 VFP_LO_REGS:1830 ALL_REGS:1830 MEM:1220
  r141 costs: LO_REGS:184 HI_REGS:552 CALLER_SAVE_REGS:552 EVEN_REG:552 GENERAL_REGS:368 VFP_D0_D7_REGS:8280 VFP_LO_REGS:8280 ALL_REGS:6900 MEM:5520
  r140 costs: LO_REGS:0 HI_REGS:122 CALLER_SAVE_REGS:122 EVEN_REG:122 GENERAL_REGS:122 VFP_D0_D7_REGS:1830 VFP_LO_REGS:1830 ALL_REGS:1830 MEM:1220
  r139 costs: LO_REGS:0 HI_REGS:122 CALLER_SAVE_REGS:122 EVEN_REG:122 GENERAL_REGS:122 VFP_D0_D7_REGS:1830 VFP_LO_REGS:1830 ALL_REGS:1830 MEM:1220
  r132 costs: LO_REGS:184 HI_REGS:552 CALLER_SAVE_REGS:552 EVEN_REG:552 GENERAL_REGS:368 VFP_D0_D7_REGS:8280 VFP_LO_REGS:8280 ALL_REGS:6900 MEM:5520
  r131 costs: LO_REGS:0 HI_REGS:122 CALLER_SAVE_REGS:122 EVEN_REG:122 GENERAL_REGS:122 VFP_D0_D7_REGS:1830 VFP_LO_REGS:1830 ALL_REGS:1830 MEM:1220
  r130 costs: LO_REGS:0 HI_REGS:122 CALLER_SAVE_REGS:122 EVEN_REG:122 GENERAL_REGS:122 VFP_D0_D7_REGS:1830 VFP_LO_REGS:1830 ALL_REGS:1830 MEM:1220
  r123 costs: LO_REGS:184 HI_REGS:552 CALLER_SAVE_REGS:552 EVEN_REG:552 GENERAL_REGS:368 VFP_D0_D7_REGS:8280 VFP_LO_REGS:8280 ALL_REGS:6900 MEM:5520
  r121 costs: LO_REGS:0 HI_REGS:488 CALLER_SAVE_REGS:488 EVEN_REG:488 GENERAL_REGS:488 VFP_D0_D7_REGS:51405 VFP_LO_REGS:51405 ALL_REGS:51405 MEM:34270
  r118 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:22860 VFP_LO_REGS:22860 ALL_REGS:22860 MEM:15240
  r116 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:22485 VFP_LO_REGS:22485 ALL_REGS:22485 MEM:14990

;;   ======================================================
;;   -- basic block 2 from 482 to 26 -- before reload
;;   ======================================================

;;	  0--> b  0: i 482 loc r0                                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  16 loc D#25                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 519 r257=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i 520 r258=r1                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  17 loc r258                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 521 r259=r2                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i 522 r260=r3                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i   2 r175=r257                               :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  5--> b  0: i   4 r177=r259                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  18 loc r177                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i   5 r178=r260                               :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  6--> b  0: i  19 loc r178#0                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  20 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  21 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  22 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  23 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  24 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  25 r176=r258                               :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  26 {pc={(r258!=0)?L37:pc};clobber cc;}     :cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 8
;;   new head = 482
;;   new tail = 26

;;   ======================================================
;;   -- basic block 3 from 29 to 33 -- before reload
;;   ======================================================

;;	  0--> b  0: i  29 r181=zxn([r175+0x44])                   :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  31 r174=zxn(r181#0)                        :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  32 cc=cmp(r181,0x2)                        :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  33 pc={(cc!=0)?L83:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 29
;;   new tail = 33

;;   ======================================================
;;   -- basic block 4 from 528 to 528 -- before reload
;;   ======================================================

;;	  0--> b  0: i 528 pc=L481                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 528
;;   new tail = 528

;;   ======================================================
;;   -- basic block 5 from 39 to 40 -- before reload
;;   ======================================================

;;	  0--> b  0: i  39 cc=cmp(r176,0x4)                        :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  40 pc={(cc!=0)?L52:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 39
;;   new tail = 40

;;   ======================================================
;;   -- basic block 6 from 43 to 530 -- before reload
;;   ======================================================

;;	  0--> b  0: i  43 r184=zxn([r175+0x45])                   :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  49 {r116=r184==0x2;clobber cc;}            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 530 pc=L453                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 43
;;   new tail = 530

;;   ======================================================
;;   -- basic block 7 from 54 to 55 -- before reload
;;   ======================================================

;;	  0--> b  0: i  54 cc=cmp(r176,0x8)                        :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  55 pc={(cc!=0)?L67:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 54
;;   new tail = 55

;;   ======================================================
;;   -- basic block 8 from 58 to 532 -- before reload
;;   ======================================================

;;	  0--> b  0: i  58 r189=zxn([r175+0x46])                   :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  64 {r116=r189==0x2;clobber cc;}            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 532 pc=L453                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 58
;;   new tail = 532

;;   ======================================================
;;   -- basic block 9 from 70 to 534 -- before reload
;;   ======================================================

;;	  0--> b  0: i  70 r194=zxn([r175+0x47])                   :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  76 {r116=r194==0x2;clobber cc;}            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 534 pc=L453                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 70
;;   new tail = 534

;;   ======================================================
;;   -- basic block 10 from 80 to 82 -- before reload
;;   ======================================================

;;	  0--> b  0: i  80 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  82 {pc={(r176!=0)?L95:pc};clobber cc;}     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 80
;;   new tail = 82

;;   ======================================================
;;   -- basic block 11 from 86 to 536 -- before reload
;;   ======================================================

;;	  0--> b  0: i  86 r199=zxn([r175+0x44])                   :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  92 {r118=r199==0x1;clobber cc;}            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 536 pc=L445                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 86
;;   new tail = 536

;;   ======================================================
;;   -- basic block 12 from 97 to 98 -- before reload
;;   ======================================================

;;	  0--> b  0: i  97 cc=cmp(r176,0x4)                        :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  98 pc={(cc!=0)?L110:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 97
;;   new tail = 98

;;   ======================================================
;;   -- basic block 13 from 101 to 538 -- before reload
;;   ======================================================

;;	  0--> b  0: i 101 r204=zxn([r175+0x45])                   :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 107 {r118=r204==0x1;clobber cc;}            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 538 pc=L445                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 101
;;   new tail = 538

;;   ======================================================
;;   -- basic block 14 from 112 to 113 -- before reload
;;   ======================================================

;;	  0--> b  0: i 112 cc=cmp(r176,0x8)                        :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 113 pc={(cc!=0)?L124:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 112
;;   new tail = 113

;;   ======================================================
;;   -- basic block 15 from 116 to 120 -- before reload
;;   ======================================================

;;	  0--> b  0: i 116 r209=zxn([r175+0x46])                   :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 119 cc=cmp(r209,0x1)                        :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 120 pc={(cc==0)?L435:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 116
;;   new tail = 120

;;   ======================================================
;;   -- basic block 16 from 9 to 540 -- before reload
;;   ======================================================

;;	  0--> b  0: i   9 r174=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 540 pc=L481                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 9
;;   new tail = 540

;;   ======================================================
;;   -- basic block 17 from 127 to 131 -- before reload
;;   ======================================================

;;	  0--> b  0: i 127 r212=zxn([r175+0x47])                   :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 130 cc=cmp(r212,0x1)                        :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 131 pc={(cc==0)?L424:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 127
;;   new tail = 131

;;   ======================================================
;;   -- basic block 18 from 543 to 543 -- before reload
;;   ======================================================

;;	  0--> b  0: i 543 pc=L132                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 543
;;   new tail = 543

;;   ======================================================
;;   -- basic block 19 from 137 to 139 -- before reload
;;   ======================================================

;;	  0--> b  0: i 137 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 139 {pc={(r177!=0)?L143:pc};clobber cc;}    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 137
;;   new tail = 139

;;   ======================================================
;;   -- basic block 20 from 142 to 142 -- before reload
;;   ======================================================

;;	  0--> b  0: i 142 {pc={(r178!=0)?L132:pc};clobber cc;}    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 142
;;   new tail = 142

;;   ======================================================
;;   -- basic block 21 from 145 to 147 -- before reload
;;   ======================================================

;;	  0--> b  0: i 145 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 147 {pc={(r176!=0)?L155:pc};clobber cc;}    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 145
;;   new tail = 147

;;   ======================================================
;;   -- basic block 22 from 149 to 545 -- before reload
;;   ======================================================

;;	  0--> b  0: i 149 r213=0x2                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 151 [r175+0x44]=r213#0                      :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 152 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 545 pc=L187                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 149
;;   new tail = 545

;;   ======================================================
;;   -- basic block 23 from 157 to 158 -- before reload
;;   ======================================================

;;	  0--> b  0: i 157 cc=cmp(r176,0x4)                        :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 158 pc={(cc!=0)?L166:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 157
;;   new tail = 158

;;   ======================================================
;;   -- basic block 24 from 160 to 547 -- before reload
;;   ======================================================

;;	  0--> b  0: i 160 r215=0x2                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 162 [r175+0x45]=r215#0                      :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 163 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 547 pc=L222                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 160
;;   new tail = 547

;;   ======================================================
;;   -- basic block 25 from 168 to 169 -- before reload
;;   ======================================================

;;	  0--> b  0: i 168 cc=cmp(r176,0x8)                        :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 169 pc={(cc!=0)?L177:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 168
;;   new tail = 169

;;   ======================================================
;;   -- basic block 26 from 171 to 549 -- before reload
;;   ======================================================

;;	  0--> b  0: i 171 r217=0x2                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 173 [r175+0x46]=r217#0                      :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 174 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 549 pc=L257                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 171
;;   new tail = 549

;;   ======================================================
;;   -- basic block 27 from 179 to 183 -- before reload
;;   ======================================================

;;	  0--> b  0: i 179 r219=0x2                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 181 [r175+0x47]=r219#0                      :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 182 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 183 {pc={(leu(r176,0xc))?[r176*0x4+L184]:L468};clobber cc;clobber scratch;use L184;}:cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 179
;;   new tail = 183

;;   ======================================================
;;   -- basic block 28 from 189 to 210 -- before reload
;;   ======================================================

;;	  0--> b  0: i 189 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 190 r123=[r175+0x24]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 202 r3=r178                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 204 r1=r177                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 200 r225=[r175]                             :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  5--> b  0: i 203 r2=r225+0x34                            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 191 r221=`TIM_DMADelayPulseNCplt'           :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  7--> b  0: i 192 [r123+0x2c]=r221                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 193 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 194 r222=`TIM_DMADelayPulseHalfCplt'        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 195 [r123+0x30]=r222                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 196 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 197 r223=`TIM_DMAErrorCCxN'                 :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 11--> b  0: i 198 [r123+0x34]=r223                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 11--> b  0: i 199 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i 205 r0=r123                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 13--> b  0: i 206 {r0=call [`HAL_DMA_Start_IT'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+1(-3)VFP_LO_REGS+0(0)
;;	 14--> b  0: i 523 r261=r0                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 15--> b  0: i 210 {pc={(r261!=0)?L132:pc};clobber cc;}    :cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 15
;;   new head = 189
;;   new tail = 210

;;   ======================================================
;;   -- basic block 29 from 212 to 551 -- before reload
;;   ======================================================

;;	  0--> b  0: i 212 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 213 r121=[r175]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 214 r130=[r121+0xc]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 215 r131=r130|0x200                         :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 216 [r121+0xc]=r131                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 217 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 218 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 219 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 551 pc=L325                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 6
;;   new head = 212
;;   new tail = 551

;;   ======================================================
;;   -- basic block 30 from 224 to 245 -- before reload
;;   ======================================================

;;	  0--> b  0: i 224 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 225 r132=[r175+0x28]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 237 r3=r178                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 239 r1=r177                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 235 r231=[r175]                             :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  5--> b  0: i 238 r2=r231+0x38                            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 226 r227=`TIM_DMADelayPulseNCplt'           :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  7--> b  0: i 227 [r132+0x2c]=r227                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 228 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 229 r228=`TIM_DMADelayPulseHalfCplt'        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 230 [r132+0x30]=r228                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 231 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 232 r229=`TIM_DMAErrorCCxN'                 :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 11--> b  0: i 233 [r132+0x34]=r229                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 11--> b  0: i 234 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i 240 r0=r132                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 13--> b  0: i 241 {r0=call [`HAL_DMA_Start_IT'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+1(-3)VFP_LO_REGS+0(0)
;;	 14--> b  0: i 524 r262=r0                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 15--> b  0: i 245 {pc={(r262!=0)?L132:pc};clobber cc;}    :cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 15
;;   new head = 224
;;   new tail = 245

;;   ======================================================
;;   -- basic block 31 from 247 to 553 -- before reload
;;   ======================================================

;;	  0--> b  0: i 247 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 248 r121=[r175]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 249 r139=[r121+0xc]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 250 r140=r139|0x400                         :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 251 [r121+0xc]=r140                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 252 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 253 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 254 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 553 pc=L325                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 6
;;   new head = 247
;;   new tail = 553

;;   ======================================================
;;   -- basic block 32 from 259 to 280 -- before reload
;;   ======================================================

;;	  0--> b  0: i 259 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 260 r141=[r175+0x2c]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 272 r3=r178                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 274 r1=r177                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 270 r237=[r175]                             :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  5--> b  0: i 273 r2=r237+0x3c                            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 261 r233=`TIM_DMADelayPulseNCplt'           :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  7--> b  0: i 262 [r141+0x2c]=r233                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 263 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 264 r234=`TIM_DMADelayPulseHalfCplt'        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 265 [r141+0x30]=r234                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 266 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 267 r235=`TIM_DMAErrorCCxN'                 :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 11--> b  0: i 268 [r141+0x34]=r235                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 11--> b  0: i 269 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i 275 r0=r141                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 13--> b  0: i 276 {r0=call [`HAL_DMA_Start_IT'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+1(-3)VFP_LO_REGS+0(0)
;;	 14--> b  0: i 525 r263=r0                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 15--> b  0: i 280 {pc={(r263!=0)?L132:pc};clobber cc;}    :cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 15
;;   new head = 259
;;   new tail = 280

;;   ======================================================
;;   -- basic block 33 from 282 to 555 -- before reload
;;   ======================================================

;;	  0--> b  0: i 282 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 283 r121=[r175]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 284 r148=[r121+0xc]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 285 r149=r148|0x800                         :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 286 [r121+0xc]=r149                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 287 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 288 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 289 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 555 pc=L325                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 6
;;   new head = 282
;;   new tail = 555

;;   ======================================================
;;   -- basic block 34 from 294 to 315 -- before reload
;;   ======================================================

;;	  0--> b  0: i 294 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 295 r150=[r175+0x30]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 307 r3=r178                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 309 r1=r177                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 305 r243=[r175]                             :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  5--> b  0: i 308 r2=r243+0x40                            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 296 r239=`TIM_DMADelayPulseNCplt'           :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  7--> b  0: i 297 [r150+0x2c]=r239                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 298 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 299 r240=`TIM_DMADelayPulseHalfCplt'        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 300 [r150+0x30]=r240                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 301 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 302 r241=`TIM_DMAErrorCCxN'                 :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 11--> b  0: i 303 [r150+0x34]=r241                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 11--> b  0: i 304 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i 310 r0=r150                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 13--> b  0: i 311 {r0=call [`HAL_DMA_Start_IT'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+1(-3)VFP_LO_REGS+0(0)
;;	 14--> b  0: i 526 r264=r0                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 15--> b  0: i 315 {pc={(r264!=0)?L132:pc};clobber cc;}    :cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 15
;;   new head = 294
;;   new tail = 315

;;   ======================================================
;;   -- basic block 35 from 317 to 324 -- before reload
;;   ======================================================

;;	  0--> b  0: i 317 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 318 r121=[r175]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 319 r157=[r121+0xc]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 320 r158=r157|0x1000                        :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 321 [r121+0xc]=r158                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 322 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 323 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 324 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 317
;;   new tail = 324

;;   ======================================================
;;   -- basic block 36 from 327 to 358 -- before reload
;;   ======================================================

;;	  0--> b  0: i 327 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 328 loc [D#25]                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 329 loc D#24                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 330 loc r176                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 331 loc 0x4                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 332 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 333 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 339 r161=[r121+0x20]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 334 r245=r176&0x1f                          :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  2--> b  0: i 335 r246=0x4                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 336 r160=r246<<r245                         :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 337 loc r160                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 338 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 341 r163=~r160&r161                         :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 342 [r121+0x20]=r163                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 343 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 344 r164=[r121+0x20]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 356 r248=0x40012c00                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 345 r165=r160|r164                          :cortex_m4_ex:@GENERAL_REGS+1(-1)@VFP_LO_REGS+0(0)
;;	  9--> b  0: i 346 [r121+0x20]=r165                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 347 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 348 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 349 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 350 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 351 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 352 r166=[r121+0x44]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 12--> b  0: i 353 r167=r166|0x8000                        :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 13--> b  0: i 354 [r121+0x44]=r167                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 13--> b  0: i 355 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 14--> b  0: i 357 cc=cmp(r121,r248)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 15--> b  0: i 358 pc={(cc==0)?L386:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 15
;;   new head = 327
;;   new tail = 358

;;   ======================================================
;;   -- basic block 37 from 360 to 361 -- before reload
;;   ======================================================

;;	  0--> b  0: i 360 cc=cmp(r121,0x40000000)                 :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 361 pc={(cc==0)?L386:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 360
;;   new tail = 361

;;   ======================================================
;;   -- basic block 38 from 363 to 365 -- before reload
;;   ======================================================

;;	  0--> b  0: i 363 r249=0x40000400                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 364 cc=cmp(r121,r249)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 365 pc={(cc==0)?L386:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 363
;;   new tail = 365

;;   ======================================================
;;   -- basic block 39 from 367 to 369 -- before reload
;;   ======================================================

;;	  0--> b  0: i 367 r250=0x40000800                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 368 cc=cmp(r121,r250)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 369 pc={(cc==0)?L386:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 367
;;   new tail = 369

;;   ======================================================
;;   -- basic block 40 from 371 to 373 -- before reload
;;   ======================================================

;;	  0--> b  0: i 371 r251=0x40000c00                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 372 cc=cmp(r121,r251)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 373 pc={(cc==0)?L386:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 371
;;   new tail = 373

;;   ======================================================
;;   -- basic block 41 from 375 to 377 -- before reload
;;   ======================================================

;;	  0--> b  0: i 375 r252=0x40013400                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 376 cc=cmp(r121,r252)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 377 pc={(cc==0)?L386:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 375
;;   new tail = 377

;;   ======================================================
;;   -- basic block 42 from 379 to 381 -- before reload
;;   ======================================================

;;	  0--> b  0: i 379 r253=0x40014000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 380 cc=cmp(r121,r253)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 381 pc={(cc==0)?L386:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 379
;;   new tail = 381

;;   ======================================================
;;   -- basic block 43 from 383 to 385 -- before reload
;;   ======================================================

;;	  0--> b  0: i 383 r254=0x40015000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 384 cc=cmp(r121,r254)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 385 pc={(cc!=0)?L406:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 383
;;   new tail = 385

;;   ======================================================
;;   -- basic block 44 from 388 to 395 -- before reload
;;   ======================================================

;;	  0--> b  0: i 388 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 389 r168=[r121+0x8]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 582 r169=0x10007                            :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 583 r169=r168&r169                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 392 loc r169                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 393 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 394 cc=cmp(r169,0x6)                        :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 395 pc={(cc==0)?L472:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 388
;;   new tail = 395

;;   ======================================================
;;   -- basic block 45 from 397 to 398 -- before reload
;;   ======================================================

;;	  0--> b  0: i 397 cc=cmp(r169,0x10000)                    :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 398 pc={(cc==0)?L476:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 397
;;   new tail = 398

;;   ======================================================
;;   -- basic block 46 from 400 to 557 -- before reload
;;   ======================================================

;;	  0--> b  0: i 400 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 401 r170=[r121]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  11 r174=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 402 r171=r170|0x1                           :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i 403 [r121]=r171                             :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 557 pc=L481                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 400
;;   new tail = 557

;;   ======================================================
;;   -- basic block 47 from 408 to 559 -- before reload
;;   ======================================================

;;	  0--> b  0: i 408 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 409 r172=[r121]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i   8 r174=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 410 r173=r172|0x1                           :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i 411 [r121]=r173                             :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 559 pc=L481                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 408
;;   new tail = 559

;;   ======================================================
;;   -- basic block 48 from 7 to 561 -- before reload
;;   ======================================================

;;	  0--> b  0: i   7 r174=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 561 pc=L481                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 7
;;   new tail = 561

;;   ======================================================
;;   -- basic block 49 from 10 to 563 -- before reload
;;   ======================================================

;;	  0--> b  0: i  10 r174=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 563 pc=L481                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 10
;;   new tail = 563

;;   ======================================================
;;   -- basic block 50 from 12 to 565 -- before reload
;;   ======================================================

;;	  0--> b  0: i  12 r174=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 565 pc=L481                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 12
;;   new tail = 565

;;   ======================================================
;;   -- basic block 51 from 13 to 567 -- before reload
;;   ======================================================

;;	  0--> b  0: i  13 r174=0x2                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 414 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 415 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 416 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 417 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 418 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 419 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 420 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 567 pc=L481                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 13
;;   new tail = 567

;;   ======================================================
;;   -- basic block 52 from 426 to 428 -- before reload
;;   ======================================================

;;	  0--> b  0: i 426 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 428 {pc={(r177!=0)?L177:pc};clobber cc;}    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 426
;;   new tail = 428

;;   ======================================================
;;   -- basic block 53 from 431 to 431 -- before reload
;;   ======================================================

;;	  0--> b  0: i 431 {pc={(r178==0)?L177:pc};clobber cc;}    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 431
;;   new tail = 431

;;   ======================================================
;;   -- basic block 54 from 570 to 570 -- before reload
;;   ======================================================

;;	  0--> b  0: i 570 pc=L132                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 570
;;   new tail = 570

;;   ======================================================
;;   -- basic block 55 from 437 to 440 -- before reload
;;   ======================================================

;;	  0--> b  0: i 437 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 440 {pc={(r177!=0)?L441:pc};clobber cc;}    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 437
;;   new tail = 440

;;   ======================================================
;;   -- basic block 56 from 573 to 573 -- before reload
;;   ======================================================

;;	  0--> b  0: i 573 pc=L438                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 573
;;   new tail = 573

;;   ======================================================
;;   -- basic block 57 from 449 to 449 -- before reload
;;   ======================================================

;;	  0--> b  0: i 449 {pc={(r118!=0)?L447:pc};clobber cc;}    :cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 449
;;   new tail = 449

;;   ======================================================
;;   -- basic block 58 from 576 to 576 -- before reload
;;   ======================================================

;;	  0--> b  0: i 576 pc=L132                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 576
;;   new tail = 576

;;   ======================================================
;;   -- basic block 59 from 456 to 456 -- before reload
;;   ======================================================

;;	  0--> b  0: i 456 {pc={(r116==0)?L578:pc};clobber cc;}    :cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 456
;;   new tail = 456

;;   ======================================================
;;   -- basic block 60 from 580 to 580 -- before reload
;;   ======================================================

;;	  0--> b  0: i 580 pc=L480                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 580
;;   new tail = 580

;;   ======================================================
;;   -- basic block 61 from 462 to 463 -- before reload
;;   ======================================================

;;	  0--> b  0: i 462 r0=r174                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 463 use r0                                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 462
;;   new tail = 463


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_PWMN_Start_DMA

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={10d,12u} r1={9d,5u} r2={9d,5u} r3={9d,5u} r7={1d,61u} r12={8d} r13={1d,65u} r14={5d} r15={4d} r16={5d} r17={5d} r18={5d} r19={5d} r20={5d} r21={5d} r22={5d} r23={5d} r24={5d} r25={5d} r26={5d} r27={5d} r28={5d} r29={5d} r30={5d} r31={5d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r53={4d} r54={4d} r55={4d} r56={4d} r57={4d} r58={4d} r59={4d} r60={4d} r61={4d} r62={4d} r63={4d} r64={4d} r65={4d} r66={4d} r67={4d} r68={4d} r69={4d} r70={4d} r71={4d} r72={4d} r73={4d} r74={4d} r75={4d} r76={4d} r77={4d} r78={4d} r79={4d} r80={4d} r81={4d} r82={4d} r83={4d} r84={4d} r85={4d} r86={4d} r87={4d} r88={4d} r89={4d} r90={4d} r91={4d} r92={4d} r93={4d} r94={4d} r95={4d} r96={4d} r97={4d} r98={4d} r99={4d} r100={43d,19u} r101={4d} r102={1d,61u} r103={1d,60u} r104={4d} r105={4d} r106={4d} r116={3d,1u} r118={2d,1u} r121={4d,27u,7e} r123={1d,4u} r130={1d,1u} r131={1d,1u} r132={1d,4u} r139={1d,1u} r140={1d,1u} r141={1d,4u} r148={1d,1u} r149={1d,1u} r150={1d,4u} r157={1d,1u} r158={1d,1u} r160={1d,3u} r161={1d,1u} r163={1d,1u} r164={1d,1u} r165={1d,1u} r166={1d,1u} r167={1d,1u} r168={1d,1u} r169={2d,4u} r170={1d,1u} r171={1d,1u} r172={1d,1u} r173={1d,1u} r174={8d,1u} r175={1d,24u} r176={1d,12u} r177={1d,8u} r178={1d,7u} r181={1d,2u} r184={1d,1u} r189={1d,1u} r194={1d,1u} r199={1d,1u} r204={1d,1u} r209={1d,1u} r212={1d,1u} r213={1d,1u} r215={1d,1u} r217={1d,1u} r219={1d,1u} r221={1d,1u} r222={1d,1u} r223={1d,1u} r225={1d,1u} r227={1d,1u} r228={1d,1u} r229={1d,1u} r231={1d,1u} r233={1d,1u} r234={1d,1u} r235={1d,1u} r237={1d,1u} r239={1d,1u} r240={1d,1u} r241={1d,1u} r243={1d,1u} r245={1d,1u,1e} r246={1d,1u} r248={1d,1u} r249={1d,1u} r250={1d,1u} r251={1d,1u} r252={1d,1u} r253={1d,1u} r254={1d,1u} r257={1d,1u} r258={1d,3u} r259={1d,1u} r260={1d,1u} r261={1d,1u} r262={1d,1u} r263={1d,1u} r264={1d,1u} 
;;    total ref usage 969{497d,464u,8e} in 295{291 regular + 4 call} insns.
(note 1 0 14 NOTE_INSN_DELETED)
(note 14 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 14 6 2 NOTE_INSN_DELETED)
(note 6 3 482 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 482 6 16 2 (var_location:SI D#25 (reg:SI 0 r0 [ htim ])) -1
     (nil))
(debug_insn 16 482 519 2 (var_location:SI htim (debug_expr:SI D#25)) -1
     (nil))
(insn 519 16 520 2 (set (reg:SI 257)
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1437:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(insn 520 519 17 2 (set (reg:SI 258)
        (reg:SI 1 r1 [ Channel ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1437:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ Channel ])
        (nil)))
(debug_insn 17 520 521 2 (var_location:SI Channel (reg:SI 258)) -1
     (nil))
(insn 521 17 522 2 (set (reg:SI 259)
        (reg:SI 2 r2 [ pData ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1437:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [ pData ])
        (nil)))
(insn 522 521 2 2 (set (reg:SI 260)
        (reg:SI 3 r3 [ Length ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1437:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [ Length ])
        (nil)))
(insn 2 522 4 2 (set (reg/v/f:SI 175 [ htim ])
        (reg:SI 257)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1437:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 257)
        (nil)))
(insn 4 2 18 2 (set (reg/v/f:SI 177 [ pData ])
        (reg:SI 259)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1437:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 259)
        (nil)))
(debug_insn 18 4 5 2 (var_location:SI pData (reg/v/f:SI 177 [ pData ])) -1
     (nil))
(insn 5 18 19 2 (set (reg/v:SI 178 [ Length ])
        (reg:SI 260)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1437:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 260)
        (nil)))
(debug_insn 19 5 20 2 (var_location:HI Length (subreg:HI (reg/v:SI 178 [ Length ]) 0)) -1
     (nil))
(debug_insn 20 19 21 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":909:3 -1
     (nil))
(debug_insn 21 20 22 2 (var_location:QI status (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":909:21 -1
     (nil))
(debug_insn 22 21 23 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":910:3 -1
     (nil))
(debug_insn 23 22 24 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":913:3 -1
     (nil))
(debug_insn 24 23 25 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":916:3 -1
     (nil))
(insn 25 24 26 2 (set (reg/v:SI 176 [ Channel ])
        (reg:SI 258)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":916:46 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 26 25 27 2 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 258)
                        (const_int 0 [0]))
                    (label_ref 37)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":916:46 1025 {*thumb2_cbnz}
     (expr_list:REG_DEAD (reg:SI 258)
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 536870916 (nil))))
 -> 37)
(note 27 26 29 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 29 27 31 3 (set (reg:SI 181 [ htim_2(D)->ChannelNState[0] ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 175 [ htim ])
                    (const_int 68 [0x44])) [0 htim_2(D)->ChannelNState[0]+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":916:7 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 31 29 32 3 (set (reg:SI 174 [ <retval> ])
        (zero_extend:SI (subreg:QI (reg:SI 181 [ htim_2(D)->ChannelNState[0] ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":916:7 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 32 31 33 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 181 [ htim_2(D)->ChannelNState[0] ])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":916:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 181 [ htim_2(D)->ChannelNState[0] ])
        (nil)))
(jump_insn 33 32 527 3 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 83)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":916:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 840525100 (nil)))
 -> 83)
(note 527 33 528 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(jump_insn 528 527 529 4 (set (pc)
        (label_ref 481)) 284 {*arm_jump}
     (nil)
 -> 481)
(barrier 529 528 37)
(code_label 37 529 38 5 364 (nil) [1 uses])
(note 38 37 39 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 39 38 40 5 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 176 [ Channel ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":916:46 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 40 39 41 5 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 52)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":916:46 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 52)
(note 41 40 45 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(note 45 41 46 6 NOTE_INSN_DELETED)
(note 46 45 47 6 NOTE_INSN_DELETED)
(note 47 46 43 6 NOTE_INSN_DELETED)
(insn 43 47 49 6 (set (reg:SI 184 [ htim_2(D)->ChannelNState[1] ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 175 [ htim ])
                    (const_int 69 [0x45])) [0 htim_2(D)->ChannelNState[1]+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":916:7 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 49 43 530 6 (parallel [
            (set (reg:SI 116 [ iftmp.21_15 ])
                (eq:SI (reg:SI 184 [ htim_2(D)->ChannelNState[1] ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":916:46 330 {*compare_scc}
     (expr_list:REG_DEAD (reg:SI 184 [ htim_2(D)->ChannelNState[1] ])
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (nil))))
(jump_insn 530 49 531 6 (set (pc)
        (label_ref 453)) 284 {*arm_jump}
     (nil)
 -> 453)
(barrier 531 530 52)
(code_label 52 531 53 7 367 (nil) [1 uses])
(note 53 52 54 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 54 53 55 7 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 176 [ Channel ])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":916:46 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 55 54 56 7 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 67)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":916:46 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 67)
(note 56 55 60 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(note 60 56 61 8 NOTE_INSN_DELETED)
(note 61 60 62 8 NOTE_INSN_DELETED)
(note 62 61 58 8 NOTE_INSN_DELETED)
(insn 58 62 64 8 (set (reg:SI 189 [ htim_2(D)->ChannelNState[2] ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 175 [ htim ])
                    (const_int 70 [0x46])) [0 htim_2(D)->ChannelNState[2]+0 S1 A16]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":916:7 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 64 58 532 8 (parallel [
            (set (reg:SI 116 [ iftmp.21_15 ])
                (eq:SI (reg:SI 189 [ htim_2(D)->ChannelNState[2] ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":916:46 330 {*compare_scc}
     (expr_list:REG_DEAD (reg:SI 189 [ htim_2(D)->ChannelNState[2] ])
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (nil))))
(jump_insn 532 64 533 8 (set (pc)
        (label_ref 453)) 284 {*arm_jump}
     (nil)
 -> 453)
(barrier 533 532 67)
(code_label 67 533 68 9 369 (nil) [1 uses])
(note 68 67 72 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(note 72 68 73 9 NOTE_INSN_DELETED)
(note 73 72 74 9 NOTE_INSN_DELETED)
(note 74 73 70 9 NOTE_INSN_DELETED)
(insn 70 74 76 9 (set (reg:SI 194 [ htim_2(D)->ChannelNState[3] ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 175 [ htim ])
                    (const_int 71 [0x47])) [0 htim_2(D)->ChannelNState[3]+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":916:7 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 76 70 534 9 (parallel [
            (set (reg:SI 116 [ iftmp.21_15 ])
                (eq:SI (reg:SI 194 [ htim_2(D)->ChannelNState[3] ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":916:46 330 {*compare_scc}
     (expr_list:REG_DEAD (reg:SI 194 [ htim_2(D)->ChannelNState[3] ])
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (nil))))
(jump_insn 534 76 535 9 (set (pc)
        (label_ref 453)) 284 {*arm_jump}
     (nil)
 -> 453)
(barrier 535 534 578)
(code_label 578 535 79 10 407 (nil) [1 uses])
(note 79 578 81 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(note 81 79 80 10 NOTE_INSN_DELETED)
(debug_insn 80 81 82 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":920:8 -1
     (nil))
(jump_insn 82 80 83 10 (parallel [
            (set (pc)
                (if_then_else (ne (reg/v:SI 176 [ Channel ])
                        (const_int 0 [0]))
                    (label_ref 95)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":920:51 1025 {*thumb2_cbnz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1073741828 (nil)))
 -> 95)
(code_label 83 82 84 11 366 (nil) [1 uses])
(note 84 83 88 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(note 88 84 89 11 NOTE_INSN_DELETED)
(note 89 88 90 11 NOTE_INSN_DELETED)
(note 90 89 86 11 NOTE_INSN_DELETED)
(insn 86 90 92 11 (set (reg:SI 199 [ htim_2(D)->ChannelNState[0] ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 175 [ htim ])
                    (const_int 68 [0x44])) [0 htim_2(D)->ChannelNState[0]+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":920:12 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 92 86 536 11 (parallel [
            (set (reg:SI 118 [ iftmp.22_18 ])
                (eq:SI (reg:SI 199 [ htim_2(D)->ChannelNState[0] ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":920:51 330 {*compare_scc}
     (expr_list:REG_DEAD (reg:SI 199 [ htim_2(D)->ChannelNState[0] ])
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (nil))))
(jump_insn 536 92 537 11 (set (pc)
        (label_ref 445)) 284 {*arm_jump}
     (nil)
 -> 445)
(barrier 537 536 95)
(code_label 95 537 96 12 370 (nil) [1 uses])
(note 96 95 97 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 97 96 98 12 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 176 [ Channel ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":920:51 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 98 97 99 12 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 110)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":920:51 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 110)
(note 99 98 103 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(note 103 99 104 13 NOTE_INSN_DELETED)
(note 104 103 105 13 NOTE_INSN_DELETED)
(note 105 104 101 13 NOTE_INSN_DELETED)
(insn 101 105 107 13 (set (reg:SI 204 [ htim_2(D)->ChannelNState[1] ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 175 [ htim ])
                    (const_int 69 [0x45])) [0 htim_2(D)->ChannelNState[1]+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":920:12 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 107 101 538 13 (parallel [
            (set (reg:SI 118 [ iftmp.22_18 ])
                (eq:SI (reg:SI 204 [ htim_2(D)->ChannelNState[1] ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":920:51 330 {*compare_scc}
     (expr_list:REG_DEAD (reg:SI 204 [ htim_2(D)->ChannelNState[1] ])
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (nil))))
(jump_insn 538 107 539 13 (set (pc)
        (label_ref 445)) 284 {*arm_jump}
     (nil)
 -> 445)
(barrier 539 538 110)
(code_label 110 539 111 14 372 (nil) [1 uses])
(note 111 110 112 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 112 111 113 14 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 176 [ Channel ])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":920:51 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 113 112 114 14 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 124)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":920:51 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 124)
(note 114 113 118 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(note 118 114 116 15 NOTE_INSN_DELETED)
(insn 116 118 119 15 (set (reg:SI 209 [ htim_2(D)->ChannelNState[2] ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 175 [ htim ])
                    (const_int 70 [0x46])) [0 htim_2(D)->ChannelNState[2]+0 S1 A16]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":920:12 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 119 116 120 15 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 209 [ htim_2(D)->ChannelNState[2] ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":920:11 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 209 [ htim_2(D)->ChannelNState[2] ])
        (nil)))
(jump_insn 120 119 132 15 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 435)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":920:11 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 435)
(code_label 132 120 121 16 376 (nil) [8 uses])
(note 121 132 9 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 9 121 540 16 (set (reg:SI 174 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":933:12 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 540 9 541 16 (set (pc)
        (label_ref 481)) 284 {*arm_jump}
     (nil)
 -> 481)
(barrier 541 540 124)
(code_label 124 541 125 17 373 (nil) [1 uses])
(note 125 124 129 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(note 129 125 127 17 NOTE_INSN_DELETED)
(insn 127 129 130 17 (set (reg:SI 212 [ htim_2(D)->ChannelNState[3] ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 175 [ htim ])
                    (const_int 71 [0x47])) [0 htim_2(D)->ChannelNState[3]+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":920:12 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 130 127 131 17 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 212 [ htim_2(D)->ChannelNState[3] ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":920:11 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 212 [ htim_2(D)->ChannelNState[3] ])
        (nil)))
(jump_insn 131 130 542 17 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 424)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":920:11 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 424)
(note 542 131 543 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(jump_insn 543 542 544 18 (set (pc)
        (label_ref 132)) 284 {*arm_jump}
     (nil)
 -> 132)
(barrier 544 543 447)
(code_label 447 544 136 19 391 (nil) [1 uses])
(note 136 447 138 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(note 138 136 137 19 NOTE_INSN_DELETED)
(debug_insn 137 138 139 19 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":922:5 -1
     (nil))
(jump_insn 139 137 438 19 (parallel [
            (set (pc)
                (if_then_else (ne (reg/v/f:SI 177 [ pData ])
                        (const_int 0 [0]))
                    (label_ref 143)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":922:8 1025 {*thumb2_cbnz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 143)
(code_label 438 139 140 20 389 (nil) [1 uses])
(note 140 438 141 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(note 141 140 142 20 NOTE_INSN_DELETED)
(jump_insn 142 141 143 20 (parallel [
            (set (pc)
                (if_then_else (ne (reg/v:SI 178 [ Length ])
                        (const_int 0 [0]))
                    (label_ref 132)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":922:25 1025 {*thumb2_cbnz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 132)
(code_label 143 142 144 21 377 (nil) [1 uses])
(note 144 143 146 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(note 146 144 145 21 NOTE_INSN_DELETED)
(debug_insn 145 146 147 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":928:7 -1
     (nil))
(jump_insn 147 145 148 21 (parallel [
            (set (pc)
                (if_then_else (ne (reg/v:SI 176 [ Channel ])
                        (const_int 0 [0]))
                    (label_ref 155)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":928:7 1025 {*thumb2_cbnz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 300975468 (nil)))
 -> 155)
(note 148 147 149 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(insn 149 148 151 22 (set (reg:SI 213)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":928:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 151 149 152 22 (set (mem/v:QI (plus:SI (reg/v/f:SI 175 [ htim ])
                (const_int 68 [0x44])) [0 htim_2(D)->ChannelNState[0]+0 S1 A32])
        (subreg:QI (reg:SI 213) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":928:7 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 213)
        (nil)))
(debug_insn 152 151 545 22 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":936:3 -1
     (nil))
(jump_insn 545 152 546 22 (set (pc)
        (label_ref 187)) 284 {*arm_jump}
     (nil)
 -> 187)
(barrier 546 545 155)
(code_label 155 546 156 23 378 (nil) [1 uses])
(note 156 155 157 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(insn 157 156 158 23 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 176 [ Channel ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":928:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 158 157 159 23 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 166)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":928:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 136404516 (nil)))
 -> 166)
(note 159 158 160 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(insn 160 159 162 24 (set (reg:SI 215)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":928:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 162 160 163 24 (set (mem/v:QI (plus:SI (reg/v/f:SI 175 [ htim ])
                (const_int 69 [0x45])) [0 htim_2(D)->ChannelNState[1]+0 S1 A8])
        (subreg:QI (reg:SI 215) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":928:7 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 215)
        (nil)))
(debug_insn 163 162 547 24 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":936:3 -1
     (nil))
(jump_insn 547 163 548 24 (set (pc)
        (label_ref 222)) 284 {*arm_jump}
     (nil)
 -> 222)
(barrier 548 547 166)
(code_label 166 548 167 25 380 (nil) [1 uses])
(note 167 166 168 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(insn 168 167 169 25 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 176 [ Channel ])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":928:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 169 168 441 25 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 177)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":928:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 4 (nil)))
 -> 177)
(code_label 441 169 170 26 390 (nil) [1 uses])
(note 170 441 171 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
(insn 171 170 173 26 (set (reg:SI 217)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":928:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 173 171 174 26 (set (mem/v:QI (plus:SI (reg/v/f:SI 175 [ htim ])
                (const_int 70 [0x46])) [0 htim_2(D)->ChannelNState[2]+0 S1 A16])
        (subreg:QI (reg:SI 217) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":928:7 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 217)
        (nil)))
(debug_insn 174 173 549 26 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":936:3 -1
     (nil))
(jump_insn 549 174 550 26 (set (pc)
        (label_ref 257)) 284 {*arm_jump}
     (nil)
 -> 257)
(barrier 550 549 177)
(code_label 177 550 178 27 382 (nil) [3 uses])
(note 178 177 179 27 [bb 27] NOTE_INSN_BASIC_BLOCK)
(insn 179 178 181 27 (set (reg:SI 219)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":928:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 181 179 182 27 (set (mem/v:QI (plus:SI (reg/v/f:SI 175 [ htim ])
                (const_int 71 [0x47])) [0 htim_2(D)->ChannelNState[3]+0 S1 A8])
        (subreg:QI (reg:SI 219) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":928:7 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 219)
        (nil)))
(debug_insn 182 181 183 27 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":936:3 -1
     (nil))
(jump_insn 183 182 184 27 (parallel [
            (set (pc)
                (if_then_else (leu (reg/v:SI 176 [ Channel ])
                        (const_int 12 [0xc]))
                    (mem/u/c:SI (plus:SI (mult:SI (reg/v:SI 176 [ Channel ])
                                (const_int 4 [0x4]))
                            (label_ref:SI 184)) [0  S4 A32])
                    (label_ref:SI 468)))
            (clobber (reg:CC 100 cc))
            (clobber (scratch:SI))
            (use (label_ref:SI 184))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":936:3 1007 {*thumb2_casesi_internal}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (insn_list:REG_LABEL_TARGET 468 (insn_list:REG_LABEL_TARGET 412 (nil))))
 -> 184)
(code_label 184 183 185 385 (nil) [2 uses])
(jump_table_data 185 184 186 (addr_diff_vec:SI (label_ref:SI 184)
         [
            (label_ref:SI 187)
            (label_ref:SI 468)
            (label_ref:SI 468)
            (label_ref:SI 468)
            (label_ref:SI 222)
            (label_ref:SI 468)
            (label_ref:SI 468)
            (label_ref:SI 468)
            (label_ref:SI 257)
            (label_ref:SI 468)
            (label_ref:SI 468)
            (label_ref:SI 468)
            (label_ref:SI 292)
        ]
        (const_int 0 [0])
        (const_int 0 [0])))
(barrier 186 185 187)
(code_label 187 186 188 28 379 (nil) [2 uses])
(note 188 187 201 28 [bb 28] NOTE_INSN_BASIC_BLOCK)
(note 201 188 207 28 NOTE_INSN_DELETED)
(note 207 201 209 28 NOTE_INSN_DELETED)
(note 209 207 189 28 NOTE_INSN_DELETED)
(debug_insn 189 209 190 28 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":941:7 -1
     (nil))
(insn 190 189 202 28 (set (reg/f:SI 123 [ _26 ])
        (mem/f:SI (plus:SI (reg/v/f:SI 175 [ htim ])
                (const_int 36 [0x24])) [5 htim_2(D)->hdma[1]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":941:17 728 {*thumb2_movsi_vfp}
     (nil))
(insn 202 190 204 28 (set (reg:SI 3 r3)
        (reg/v:SI 178 [ Length ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":948:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 178 [ Length ])
        (nil)))
(insn 204 202 200 28 (set (reg:SI 1 r1)
        (reg/v/f:SI 177 [ pData ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":948:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 177 [ pData ])
        (nil)))
(insn 200 204 203 28 (set (reg/f:SI 225 [ htim_2(D)->Instance ])
        (mem/f:SI (reg/v/f:SI 175 [ htim ]) [3 htim_2(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":948:83 728 {*thumb2_movsi_vfp}
     (nil))
(insn 203 200 191 28 (set (reg:SI 2 r2)
        (plus:SI (reg/f:SI 225 [ htim_2(D)->Instance ])
            (const_int 52 [0x34]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":948:11 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/f:SI 225 [ htim_2(D)->Instance ])
        (nil)))
(insn 191 203 192 28 (set (reg/f:SI 221)
        (symbol_ref:SI ("TIM_DMADelayPulseNCplt") [flags 0x3]  <function_decl 0000000006b32b00 TIM_DMADelayPulseNCplt>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":941:52 728 {*thumb2_movsi_vfp}
     (nil))
(insn 192 191 193 28 (set (mem/f:SI (plus:SI (reg/f:SI 123 [ _26 ])
                (const_int 44 [0x2c])) [10 _26->XferCpltCallback+0 S4 A32])
        (reg/f:SI 221)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":941:52 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 221)
        (nil)))
(debug_insn 193 192 194 28 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":942:7 -1
     (nil))
(insn 194 193 195 28 (set (reg/f:SI 222)
        (symbol_ref:SI ("TIM_DMADelayPulseHalfCplt") [flags 0x41]  <function_decl 0000000006bc6e00 TIM_DMADelayPulseHalfCplt>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":942:56 728 {*thumb2_movsi_vfp}
     (nil))
(insn 195 194 196 28 (set (mem/f:SI (plus:SI (reg/f:SI 123 [ _26 ])
                (const_int 48 [0x30])) [10 _26->XferHalfCpltCallback+0 S4 A32])
        (reg/f:SI 222)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":942:56 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 222)
        (nil)))
(debug_insn 196 195 197 28 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":945:7 -1
     (nil))
(insn 197 196 198 28 (set (reg/f:SI 223)
        (symbol_ref:SI ("TIM_DMAErrorCCxN") [flags 0x3]  <function_decl 0000000006b32c00 TIM_DMAErrorCCxN>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":945:53 728 {*thumb2_movsi_vfp}
     (nil))
(insn 198 197 199 28 (set (mem/f:SI (plus:SI (reg/f:SI 123 [ _26 ])
                (const_int 52 [0x34])) [10 _26->XferErrorCallback+0 S4 A32])
        (reg/f:SI 223)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":945:53 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 223)
        (nil)))
(debug_insn 199 198 205 28 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":948:7 -1
     (nil))
(insn 205 199 206 28 (set (reg:SI 0 r0)
        (reg/f:SI 123 [ _26 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":948:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 123 [ _26 ])
        (nil)))
(call_insn 206 205 523 28 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_DMA_Start_IT") [flags 0x41]  <function_decl 0000000006873b00 HAL_DMA_Start_IT>) [0 HAL_DMA_Start_IT S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":948:11 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_DMA_Start_IT") [flags 0x41]  <function_decl 0000000006873b00 HAL_DMA_Start_IT>)
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (nil)))))))
(insn 523 206 210 28 (set (reg:SI 261)
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":948:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(jump_insn 210 523 211 28 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 261)
                        (const_int 0 [0]))
                    (label_ref 132)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":948:10 1025 {*thumb2_cbnz}
     (expr_list:REG_DEAD (reg:SI 261)
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 365072228 (nil))))
 -> 132)
(note 211 210 212 29 [bb 29] NOTE_INSN_BASIC_BLOCK)
(debug_insn 212 211 213 29 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":955:7 -1
     (nil))
(insn 213 212 214 29 (set (reg/f:SI 121 [ prephitmp_22 ])
        (mem/f:SI (reg/v/f:SI 175 [ htim ]) [3 htim_2(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":955:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 175 [ htim ])
        (nil)))
(insn 214 213 215 29 (set (reg:SI 130 [ _34 ])
        (mem/v:SI (plus:SI (reg/f:SI 121 [ prephitmp_22 ])
                (const_int 12 [0xc])) [1 _33->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":955:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 215 214 216 29 (set (reg:SI 131 [ _35 ])
        (ior:SI (reg:SI 130 [ _34 ])
            (const_int 512 [0x200]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":955:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 130 [ _34 ])
        (nil)))
(insn 216 215 217 29 (set (mem/v:SI (plus:SI (reg/f:SI 121 [ prephitmp_22 ])
                (const_int 12 [0xc])) [1 _33->DIER+0 S4 A32])
        (reg:SI 131 [ _35 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":955:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 131 [ _35 ])
        (nil)))
(debug_insn 217 216 218 29 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":956:7 -1
     (nil))
(debug_insn 218 217 219 29 (var_location:QI status (const_int 0 [0])) -1
     (nil))
(debug_insn 219 218 551 29 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1027:3 -1
     (nil))
(jump_insn 551 219 552 29 (set (pc)
        (label_ref 325)) 284 {*arm_jump}
     (nil)
 -> 325)
(barrier 552 551 222)
(code_label 222 552 223 30 381 (nil) [2 uses])
(note 223 222 236 30 [bb 30] NOTE_INSN_BASIC_BLOCK)
(note 236 223 242 30 NOTE_INSN_DELETED)
(note 242 236 244 30 NOTE_INSN_DELETED)
(note 244 242 224 30 NOTE_INSN_DELETED)
(debug_insn 224 244 225 30 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":962:7 -1
     (nil))
(insn 225 224 237 30 (set (reg/f:SI 132 [ _36 ])
        (mem/f:SI (plus:SI (reg/v/f:SI 175 [ htim ])
                (const_int 40 [0x28])) [5 htim_2(D)->hdma[2]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":962:17 728 {*thumb2_movsi_vfp}
     (nil))
(insn 237 225 239 30 (set (reg:SI 3 r3)
        (reg/v:SI 178 [ Length ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":969:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 178 [ Length ])
        (nil)))
(insn 239 237 235 30 (set (reg:SI 1 r1)
        (reg/v/f:SI 177 [ pData ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":969:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 177 [ pData ])
        (nil)))
(insn 235 239 238 30 (set (reg/f:SI 231 [ htim_2(D)->Instance ])
        (mem/f:SI (reg/v/f:SI 175 [ htim ]) [3 htim_2(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":969:83 728 {*thumb2_movsi_vfp}
     (nil))
(insn 238 235 226 30 (set (reg:SI 2 r2)
        (plus:SI (reg/f:SI 231 [ htim_2(D)->Instance ])
            (const_int 56 [0x38]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":969:11 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/f:SI 231 [ htim_2(D)->Instance ])
        (nil)))
(insn 226 238 227 30 (set (reg/f:SI 227)
        (symbol_ref:SI ("TIM_DMADelayPulseNCplt") [flags 0x3]  <function_decl 0000000006b32b00 TIM_DMADelayPulseNCplt>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":962:52 728 {*thumb2_movsi_vfp}
     (nil))
(insn 227 226 228 30 (set (mem/f:SI (plus:SI (reg/f:SI 132 [ _36 ])
                (const_int 44 [0x2c])) [10 _36->XferCpltCallback+0 S4 A32])
        (reg/f:SI 227)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":962:52 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 227)
        (nil)))
(debug_insn 228 227 229 30 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":963:7 -1
     (nil))
(insn 229 228 230 30 (set (reg/f:SI 228)
        (symbol_ref:SI ("TIM_DMADelayPulseHalfCplt") [flags 0x41]  <function_decl 0000000006bc6e00 TIM_DMADelayPulseHalfCplt>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":963:56 728 {*thumb2_movsi_vfp}
     (nil))
(insn 230 229 231 30 (set (mem/f:SI (plus:SI (reg/f:SI 132 [ _36 ])
                (const_int 48 [0x30])) [10 _36->XferHalfCpltCallback+0 S4 A32])
        (reg/f:SI 228)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":963:56 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 228)
        (nil)))
(debug_insn 231 230 232 30 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":966:7 -1
     (nil))
(insn 232 231 233 30 (set (reg/f:SI 229)
        (symbol_ref:SI ("TIM_DMAErrorCCxN") [flags 0x3]  <function_decl 0000000006b32c00 TIM_DMAErrorCCxN>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":966:53 728 {*thumb2_movsi_vfp}
     (nil))
(insn 233 232 234 30 (set (mem/f:SI (plus:SI (reg/f:SI 132 [ _36 ])
                (const_int 52 [0x34])) [10 _36->XferErrorCallback+0 S4 A32])
        (reg/f:SI 229)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":966:53 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 229)
        (nil)))
(debug_insn 234 233 240 30 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":969:7 -1
     (nil))
(insn 240 234 241 30 (set (reg:SI 0 r0)
        (reg/f:SI 132 [ _36 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":969:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 132 [ _36 ])
        (nil)))
(call_insn 241 240 524 30 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_DMA_Start_IT") [flags 0x41]  <function_decl 0000000006873b00 HAL_DMA_Start_IT>) [0 HAL_DMA_Start_IT S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":969:11 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_DMA_Start_IT") [flags 0x41]  <function_decl 0000000006873b00 HAL_DMA_Start_IT>)
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (nil)))))))
(insn 524 241 245 30 (set (reg:SI 262)
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":969:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(jump_insn 245 524 246 30 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 262)
                        (const_int 0 [0]))
                    (label_ref 132)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":969:10 1025 {*thumb2_cbnz}
     (expr_list:REG_DEAD (reg:SI 262)
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 365072228 (nil))))
 -> 132)
(note 246 245 247 31 [bb 31] NOTE_INSN_BASIC_BLOCK)
(debug_insn 247 246 248 31 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":976:7 -1
     (nil))
(insn 248 247 249 31 (set (reg/f:SI 121 [ prephitmp_22 ])
        (mem/f:SI (reg/v/f:SI 175 [ htim ]) [3 htim_2(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":976:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 175 [ htim ])
        (nil)))
(insn 249 248 250 31 (set (reg:SI 139 [ _44 ])
        (mem/v:SI (plus:SI (reg/f:SI 121 [ prephitmp_22 ])
                (const_int 12 [0xc])) [1 _43->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":976:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 250 249 251 31 (set (reg:SI 140 [ _45 ])
        (ior:SI (reg:SI 139 [ _44 ])
            (const_int 1024 [0x400]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":976:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 139 [ _44 ])
        (nil)))
(insn 251 250 252 31 (set (mem/v:SI (plus:SI (reg/f:SI 121 [ prephitmp_22 ])
                (const_int 12 [0xc])) [1 _43->DIER+0 S4 A32])
        (reg:SI 140 [ _45 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":976:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 140 [ _45 ])
        (nil)))
(debug_insn 252 251 253 31 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":977:7 -1
     (nil))
(debug_insn 253 252 254 31 (var_location:QI status (const_int 0 [0])) -1
     (nil))
(debug_insn 254 253 553 31 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1027:3 -1
     (nil))
(jump_insn 553 254 554 31 (set (pc)
        (label_ref 325)) 284 {*arm_jump}
     (nil)
 -> 325)
(barrier 554 553 257)
(code_label 257 554 258 32 383 (nil) [2 uses])
(note 258 257 271 32 [bb 32] NOTE_INSN_BASIC_BLOCK)
(note 271 258 277 32 NOTE_INSN_DELETED)
(note 277 271 279 32 NOTE_INSN_DELETED)
(note 279 277 259 32 NOTE_INSN_DELETED)
(debug_insn 259 279 260 32 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":983:7 -1
     (nil))
(insn 260 259 272 32 (set (reg/f:SI 141 [ _46 ])
        (mem/f:SI (plus:SI (reg/v/f:SI 175 [ htim ])
                (const_int 44 [0x2c])) [5 htim_2(D)->hdma[3]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":983:17 728 {*thumb2_movsi_vfp}
     (nil))
(insn 272 260 274 32 (set (reg:SI 3 r3)
        (reg/v:SI 178 [ Length ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":990:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 178 [ Length ])
        (nil)))
(insn 274 272 270 32 (set (reg:SI 1 r1)
        (reg/v/f:SI 177 [ pData ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":990:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 177 [ pData ])
        (nil)))
(insn 270 274 273 32 (set (reg/f:SI 237 [ htim_2(D)->Instance ])
        (mem/f:SI (reg/v/f:SI 175 [ htim ]) [3 htim_2(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":990:83 728 {*thumb2_movsi_vfp}
     (nil))
(insn 273 270 261 32 (set (reg:SI 2 r2)
        (plus:SI (reg/f:SI 237 [ htim_2(D)->Instance ])
            (const_int 60 [0x3c]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":990:11 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/f:SI 237 [ htim_2(D)->Instance ])
        (nil)))
(insn 261 273 262 32 (set (reg/f:SI 233)
        (symbol_ref:SI ("TIM_DMADelayPulseNCplt") [flags 0x3]  <function_decl 0000000006b32b00 TIM_DMADelayPulseNCplt>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":983:52 728 {*thumb2_movsi_vfp}
     (nil))
(insn 262 261 263 32 (set (mem/f:SI (plus:SI (reg/f:SI 141 [ _46 ])
                (const_int 44 [0x2c])) [10 _46->XferCpltCallback+0 S4 A32])
        (reg/f:SI 233)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":983:52 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 233)
        (nil)))
(debug_insn 263 262 264 32 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":984:7 -1
     (nil))
(insn 264 263 265 32 (set (reg/f:SI 234)
        (symbol_ref:SI ("TIM_DMADelayPulseHalfCplt") [flags 0x41]  <function_decl 0000000006bc6e00 TIM_DMADelayPulseHalfCplt>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":984:56 728 {*thumb2_movsi_vfp}
     (nil))
(insn 265 264 266 32 (set (mem/f:SI (plus:SI (reg/f:SI 141 [ _46 ])
                (const_int 48 [0x30])) [10 _46->XferHalfCpltCallback+0 S4 A32])
        (reg/f:SI 234)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":984:56 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 234)
        (nil)))
(debug_insn 266 265 267 32 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":987:7 -1
     (nil))
(insn 267 266 268 32 (set (reg/f:SI 235)
        (symbol_ref:SI ("TIM_DMAErrorCCxN") [flags 0x3]  <function_decl 0000000006b32c00 TIM_DMAErrorCCxN>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":987:53 728 {*thumb2_movsi_vfp}
     (nil))
(insn 268 267 269 32 (set (mem/f:SI (plus:SI (reg/f:SI 141 [ _46 ])
                (const_int 52 [0x34])) [10 _46->XferErrorCallback+0 S4 A32])
        (reg/f:SI 235)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":987:53 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 235)
        (nil)))
(debug_insn 269 268 275 32 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":990:7 -1
     (nil))
(insn 275 269 276 32 (set (reg:SI 0 r0)
        (reg/f:SI 141 [ _46 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":990:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 141 [ _46 ])
        (nil)))
(call_insn 276 275 525 32 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_DMA_Start_IT") [flags 0x41]  <function_decl 0000000006873b00 HAL_DMA_Start_IT>) [0 HAL_DMA_Start_IT S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":990:11 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_DMA_Start_IT") [flags 0x41]  <function_decl 0000000006873b00 HAL_DMA_Start_IT>)
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (nil)))))))
(insn 525 276 280 32 (set (reg:SI 263)
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":990:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(jump_insn 280 525 281 32 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 263)
                        (const_int 0 [0]))
                    (label_ref 132)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":990:10 1025 {*thumb2_cbnz}
     (expr_list:REG_DEAD (reg:SI 263)
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 365072228 (nil))))
 -> 132)
(note 281 280 282 33 [bb 33] NOTE_INSN_BASIC_BLOCK)
(debug_insn 282 281 283 33 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":997:7 -1
     (nil))
(insn 283 282 284 33 (set (reg/f:SI 121 [ prephitmp_22 ])
        (mem/f:SI (reg/v/f:SI 175 [ htim ]) [3 htim_2(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":997:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 175 [ htim ])
        (nil)))
(insn 284 283 285 33 (set (reg:SI 148 [ _54 ])
        (mem/v:SI (plus:SI (reg/f:SI 121 [ prephitmp_22 ])
                (const_int 12 [0xc])) [1 _53->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":997:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 285 284 286 33 (set (reg:SI 149 [ _55 ])
        (ior:SI (reg:SI 148 [ _54 ])
            (const_int 2048 [0x800]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":997:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 148 [ _54 ])
        (nil)))
(insn 286 285 287 33 (set (mem/v:SI (plus:SI (reg/f:SI 121 [ prephitmp_22 ])
                (const_int 12 [0xc])) [1 _53->DIER+0 S4 A32])
        (reg:SI 149 [ _55 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":997:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 149 [ _55 ])
        (nil)))
(debug_insn 287 286 288 33 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":998:7 -1
     (nil))
(debug_insn 288 287 289 33 (var_location:QI status (const_int 0 [0])) -1
     (nil))
(debug_insn 289 288 555 33 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1027:3 -1
     (nil))
(jump_insn 555 289 556 33 (set (pc)
        (label_ref 325)) 284 {*arm_jump}
     (nil)
 -> 325)
(barrier 556 555 292)
(code_label 292 556 293 34 384 (nil) [1 uses])
(note 293 292 306 34 [bb 34] NOTE_INSN_BASIC_BLOCK)
(note 306 293 312 34 NOTE_INSN_DELETED)
(note 312 306 314 34 NOTE_INSN_DELETED)
(note 314 312 294 34 NOTE_INSN_DELETED)
(debug_insn 294 314 295 34 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1004:7 -1
     (nil))
(insn 295 294 307 34 (set (reg/f:SI 150 [ _56 ])
        (mem/f:SI (plus:SI (reg/v/f:SI 175 [ htim ])
                (const_int 48 [0x30])) [5 htim_2(D)->hdma[4]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1004:17 728 {*thumb2_movsi_vfp}
     (nil))
(insn 307 295 309 34 (set (reg:SI 3 r3)
        (reg/v:SI 178 [ Length ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1011:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 178 [ Length ])
        (nil)))
(insn 309 307 305 34 (set (reg:SI 1 r1)
        (reg/v/f:SI 177 [ pData ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1011:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 177 [ pData ])
        (nil)))
(insn 305 309 308 34 (set (reg/f:SI 243 [ htim_2(D)->Instance ])
        (mem/f:SI (reg/v/f:SI 175 [ htim ]) [3 htim_2(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1011:83 728 {*thumb2_movsi_vfp}
     (nil))
(insn 308 305 296 34 (set (reg:SI 2 r2)
        (plus:SI (reg/f:SI 243 [ htim_2(D)->Instance ])
            (const_int 64 [0x40]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1011:11 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/f:SI 243 [ htim_2(D)->Instance ])
        (nil)))
(insn 296 308 297 34 (set (reg/f:SI 239)
        (symbol_ref:SI ("TIM_DMADelayPulseNCplt") [flags 0x3]  <function_decl 0000000006b32b00 TIM_DMADelayPulseNCplt>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1004:52 728 {*thumb2_movsi_vfp}
     (nil))
(insn 297 296 298 34 (set (mem/f:SI (plus:SI (reg/f:SI 150 [ _56 ])
                (const_int 44 [0x2c])) [10 _56->XferCpltCallback+0 S4 A32])
        (reg/f:SI 239)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1004:52 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 239)
        (nil)))
(debug_insn 298 297 299 34 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1005:7 -1
     (nil))
(insn 299 298 300 34 (set (reg/f:SI 240)
        (symbol_ref:SI ("TIM_DMADelayPulseHalfCplt") [flags 0x41]  <function_decl 0000000006bc6e00 TIM_DMADelayPulseHalfCplt>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1005:56 728 {*thumb2_movsi_vfp}
     (nil))
(insn 300 299 301 34 (set (mem/f:SI (plus:SI (reg/f:SI 150 [ _56 ])
                (const_int 48 [0x30])) [10 _56->XferHalfCpltCallback+0 S4 A32])
        (reg/f:SI 240)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1005:56 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 240)
        (nil)))
(debug_insn 301 300 302 34 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1008:7 -1
     (nil))
(insn 302 301 303 34 (set (reg/f:SI 241)
        (symbol_ref:SI ("TIM_DMAErrorCCxN") [flags 0x3]  <function_decl 0000000006b32c00 TIM_DMAErrorCCxN>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1008:53 728 {*thumb2_movsi_vfp}
     (nil))
(insn 303 302 304 34 (set (mem/f:SI (plus:SI (reg/f:SI 150 [ _56 ])
                (const_int 52 [0x34])) [10 _56->XferErrorCallback+0 S4 A32])
        (reg/f:SI 241)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1008:53 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 241)
        (nil)))
(debug_insn 304 303 310 34 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1011:7 -1
     (nil))
(insn 310 304 311 34 (set (reg:SI 0 r0)
        (reg/f:SI 150 [ _56 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1011:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 150 [ _56 ])
        (nil)))
(call_insn 311 310 526 34 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_DMA_Start_IT") [flags 0x41]  <function_decl 0000000006873b00 HAL_DMA_Start_IT>) [0 HAL_DMA_Start_IT S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1011:11 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_DMA_Start_IT") [flags 0x41]  <function_decl 0000000006873b00 HAL_DMA_Start_IT>)
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (nil)))))))
(insn 526 311 315 34 (set (reg:SI 264)
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1011:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(jump_insn 315 526 316 34 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 264)
                        (const_int 0 [0]))
                    (label_ref 132)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1011:10 1025 {*thumb2_cbnz}
     (expr_list:REG_DEAD (reg:SI 264)
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 365072228 (nil))))
 -> 132)
(note 316 315 317 35 [bb 35] NOTE_INSN_BASIC_BLOCK)
(debug_insn 317 316 318 35 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1018:7 -1
     (nil))
(insn 318 317 319 35 (set (reg/f:SI 121 [ prephitmp_22 ])
        (mem/f:SI (reg/v/f:SI 175 [ htim ]) [3 htim_2(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1018:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 175 [ htim ])
        (nil)))
(insn 319 318 320 35 (set (reg:SI 157 [ _64 ])
        (mem/v:SI (plus:SI (reg/f:SI 121 [ prephitmp_22 ])
                (const_int 12 [0xc])) [1 _63->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1018:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 320 319 321 35 (set (reg:SI 158 [ _65 ])
        (ior:SI (reg:SI 157 [ _64 ])
            (const_int 4096 [0x1000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1018:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 157 [ _64 ])
        (nil)))
(insn 321 320 322 35 (set (mem/v:SI (plus:SI (reg/f:SI 121 [ prephitmp_22 ])
                (const_int 12 [0xc])) [1 _63->DIER+0 S4 A32])
        (reg:SI 158 [ _65 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1018:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 158 [ _65 ])
        (nil)))
(debug_insn 322 321 323 35 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1019:7 -1
     (nil))
(debug_insn 323 322 324 35 (var_location:QI status (const_int 0 [0])) -1
     (nil))
(debug_insn 324 323 325 35 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1027:3 -1
     (nil))
(code_label 325 324 326 36 386 (nil) [3 uses])
(note 326 325 340 36 [bb 36] NOTE_INSN_BASIC_BLOCK)
(note 340 326 327 36 NOTE_INSN_DELETED)
(debug_insn 327 340 328 36 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1030:5 -1
     (nil))
(debug_insn 328 327 329 36 (var_location:SI D#24 (mem/f:SI (debug_expr:SI D#25) [3 htim_2(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1030:5 -1
     (nil))
(debug_insn 329 328 330 36 (var_location:SI TIMx (debug_expr:SI D#24)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1030:5 -1
     (nil))
(debug_insn 330 329 331 36 (var_location:SI Channel (reg/v:SI 176 [ Channel ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1030:5 -1
     (nil))
(debug_insn 331 330 332 36 (var_location:SI ChannelNState (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1030:5 -1
     (nil))
(debug_insn 332 331 333 36 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3680:3 -1
     (nil))
(debug_insn 333 332 339 36 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:3 -1
     (nil))
(insn 339 333 334 36 (set (reg:SI 161 [ _69 ])
        (mem/v:SI (plus:SI (reg/f:SI 121 [ prephitmp_22 ])
                (const_int 32 [0x20])) [1 prephitmp_22->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 334 339 335 36 (set (reg:SI 245)
        (and:SI (reg/v:SI 176 [ Channel ])
            (const_int 31 [0x1f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:36 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 176 [ Channel ])
        (nil)))
(insn 335 334 336 36 (set (reg:SI 246)
        (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 336 335 337 36 (set (reg/v:SI 160 [ tmp ])
        (ashift:SI (reg:SI 246)
            (reg:SI 245))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 246)
        (expr_list:REG_DEAD (reg:SI 245)
            (expr_list:REG_EQUAL (ashift:SI (const_int 4 [0x4])
                    (reg:SI 245))
                (nil)))))
(debug_insn 337 336 338 36 (var_location:SI tmp (reg/v:SI 160 [ tmp ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 -1
     (nil))
(debug_insn 338 337 341 36 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:3 -1
     (nil))
(insn 341 338 342 36 (set (reg:SI 163 [ _71 ])
        (and:SI (not:SI (reg/v:SI 160 [ tmp ]))
            (reg:SI 161 [ _69 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 100 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg:SI 161 [ _69 ])
        (nil)))
(insn 342 341 343 36 (set (mem/v:SI (plus:SI (reg/f:SI 121 [ prephitmp_22 ])
                (const_int 32 [0x20])) [1 prephitmp_22->CCER+0 S4 A32])
        (reg:SI 163 [ _71 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 163 [ _71 ])
        (nil)))
(debug_insn 343 342 344 36 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:3 -1
     (nil))
(insn 344 343 356 36 (set (reg:SI 164 [ _72 ])
        (mem/v:SI (plus:SI (reg/f:SI 121 [ prephitmp_22 ])
                (const_int 32 [0x20])) [1 prephitmp_22->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 356 344 345 36 (set (reg:SI 248)
        (const_int 1073818624 [0x40012c00])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 345 356 346 36 (set (reg:SI 165 [ _73 ])
        (ior:SI (reg/v:SI 160 [ tmp ])
            (reg:SI 164 [ _72 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:14 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 164 [ _72 ])
        (expr_list:REG_DEAD (reg/v:SI 160 [ tmp ])
            (nil))))
(insn 346 345 347 36 (set (mem/v:SI (plus:SI (reg/f:SI 121 [ prephitmp_22 ])
                (const_int 32 [0x20])) [1 prephitmp_22->CCER+0 S4 A32])
        (reg:SI 165 [ _73 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 165 [ _73 ])
        (nil)))
(debug_insn 347 346 348 36 (var_location:SI TIMx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1030:5 -1
     (nil))
(debug_insn 348 347 349 36 (var_location:SI Channel (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1030:5 -1
     (nil))
(debug_insn 349 348 350 36 (var_location:SI ChannelNState (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1030:5 -1
     (nil))
(debug_insn 350 349 351 36 (var_location:SI tmp (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1030:5 -1
     (nil))
(debug_insn 351 350 352 36 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1033:5 -1
     (nil))
(insn 352 351 353 36 (set (reg:SI 166 [ _74 ])
        (mem/v:SI (plus:SI (reg/f:SI 121 [ prephitmp_22 ])
                (const_int 68 [0x44])) [1 prephitmp_22->BDTR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1033:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 353 352 354 36 (set (reg:SI 167 [ _75 ])
        (ior:SI (reg:SI 166 [ _74 ])
            (const_int 32768 [0x8000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1033:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 166 [ _74 ])
        (nil)))
(insn 354 353 355 36 (set (mem/v:SI (plus:SI (reg/f:SI 121 [ prephitmp_22 ])
                (const_int 68 [0x44])) [1 prephitmp_22->BDTR+0 S4 A32])
        (reg:SI 167 [ _75 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1033:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 167 [ _75 ])
        (nil)))
(debug_insn 355 354 357 36 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:5 -1
     (nil))
(insn 357 355 358 36 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 121 [ prephitmp_22 ])
            (reg:SI 248))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 248)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 121 [ prephitmp_22 ])
                (const_int 1073818624 [0x40012c00]))
            (nil))))
(jump_insn 358 357 359 36 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 386)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 386)
(note 359 358 360 37 [bb 37] NOTE_INSN_BASIC_BLOCK)
(insn 360 359 361 37 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 121 [ prephitmp_22 ])
            (const_int 1073741824 [0x40000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:9 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 361 360 362 37 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 386)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 386)
(note 362 361 363 38 [bb 38] NOTE_INSN_BASIC_BLOCK)
(insn 363 362 364 38 (set (reg:SI 249)
        (const_int 1073742848 [0x40000400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 364 363 365 38 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 121 [ prephitmp_22 ])
            (reg:SI 249))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 249)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 121 [ prephitmp_22 ])
                (const_int 1073742848 [0x40000400]))
            (nil))))
(jump_insn 365 364 366 38 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 386)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 386)
(note 366 365 367 39 [bb 39] NOTE_INSN_BASIC_BLOCK)
(insn 367 366 368 39 (set (reg:SI 250)
        (const_int 1073743872 [0x40000800])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 368 367 369 39 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 121 [ prephitmp_22 ])
            (reg:SI 250))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 250)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 121 [ prephitmp_22 ])
                (const_int 1073743872 [0x40000800]))
            (nil))))
(jump_insn 369 368 370 39 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 386)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 386)
(note 370 369 371 40 [bb 40] NOTE_INSN_BASIC_BLOCK)
(insn 371 370 372 40 (set (reg:SI 251)
        (const_int 1073744896 [0x40000c00])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 372 371 373 40 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 121 [ prephitmp_22 ])
            (reg:SI 251))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 251)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 121 [ prephitmp_22 ])
                (const_int 1073744896 [0x40000c00]))
            (nil))))
(jump_insn 373 372 374 40 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 386)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 386)
(note 374 373 375 41 [bb 41] NOTE_INSN_BASIC_BLOCK)
(insn 375 374 376 41 (set (reg:SI 252)
        (const_int 1073820672 [0x40013400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 376 375 377 41 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 121 [ prephitmp_22 ])
            (reg:SI 252))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 252)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 121 [ prephitmp_22 ])
                (const_int 1073820672 [0x40013400]))
            (nil))))
(jump_insn 377 376 378 41 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 386)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 386)
(note 378 377 379 42 [bb 42] NOTE_INSN_BASIC_BLOCK)
(insn 379 378 380 42 (set (reg:SI 253)
        (const_int 1073823744 [0x40014000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 380 379 381 42 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 121 [ prephitmp_22 ])
            (reg:SI 253))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 253)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 121 [ prephitmp_22 ])
                (const_int 1073823744 [0x40014000]))
            (nil))))
(jump_insn 381 380 382 42 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 386)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 386)
(note 382 381 383 43 [bb 43] NOTE_INSN_BASIC_BLOCK)
(insn 383 382 384 43 (set (reg:SI 254)
        (const_int 1073827840 [0x40015000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 384 383 385 43 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 121 [ prephitmp_22 ])
            (reg:SI 254))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 254)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 121 [ prephitmp_22 ])
                (const_int 1073827840 [0x40015000]))
            (nil))))
(jump_insn 385 384 386 43 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 406)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 406)
(code_label 386 385 387 44 387 (nil) [7 uses])
(note 387 386 390 44 [bb 44] NOTE_INSN_BASIC_BLOCK)
(note 390 387 388 44 NOTE_INSN_DELETED)
(debug_insn 388 390 389 44 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1038:7 -1
     (nil))
(insn 389 388 582 44 (set (reg:SI 168 [ _76 ])
        (mem/v:SI (plus:SI (reg/f:SI 121 [ prephitmp_22 ])
                (const_int 8 [0x8])) [1 prephitmp_22->SMCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1038:31 728 {*thumb2_movsi_vfp}
     (nil))
(insn 582 389 583 44 (set (reg/v:SI 169 [ tmpsmcr ])
        (const_int 65543 [0x10007])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1038:15 728 {*thumb2_movsi_vfp}
     (nil))
(insn 583 582 392 44 (set (reg/v:SI 169 [ tmpsmcr ])
        (and:SI (reg:SI 168 [ _76 ])
            (reg/v:SI 169 [ tmpsmcr ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1038:15 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 168 [ _76 ])
        (nil)))
(debug_insn 392 583 393 44 (var_location:SI tmpsmcr (reg/v:SI 169 [ tmpsmcr ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1038:15 -1
     (nil))
(debug_insn 393 392 394 44 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1039:7 -1
     (nil))
(insn 394 393 395 44 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 169 [ tmpsmcr ])
            (const_int 6 [0x6]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1039:10 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 395 394 396 44 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 472)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1039:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 472)
(note 396 395 397 45 [bb 45] NOTE_INSN_BASIC_BLOCK)
(insn 397 396 398 45 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 169 [ tmpsmcr ])
            (const_int 65536 [0x10000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1039:11 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 169 [ tmpsmcr ])
        (nil)))
(jump_insn 398 397 399 45 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 476)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1039:11 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 476)
(note 399 398 400 46 [bb 46] NOTE_INSN_BASIC_BLOCK)
(debug_insn 400 399 401 46 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1041:9 -1
     (nil))
(insn 401 400 11 46 (set (reg:SI 170 [ _78 ])
        (mem/v:SI (reg/f:SI 121 [ prephitmp_22 ]) [1 prephitmp_22->CR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1041:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 11 401 402 46 (set (reg:SI 174 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1041:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 402 11 403 46 (set (reg:SI 171 [ _79 ])
        (ior:SI (reg:SI 170 [ _78 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1041:9 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 170 [ _78 ])
        (nil)))
(insn 403 402 557 46 (set (mem/v:SI (reg/f:SI 121 [ prephitmp_22 ]) [1 prephitmp_22->CR1+0 S4 A32])
        (reg:SI 171 [ _79 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1041:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 171 [ _79 ])
        (expr_list:REG_DEAD (reg/f:SI 121 [ prephitmp_22 ])
            (nil))))
(jump_insn 557 403 558 46 (set (pc)
        (label_ref 481)) 284 {*arm_jump}
     (nil)
 -> 481)
(barrier 558 557 406)
(code_label 406 558 407 47 388 (nil) [1 uses])
(note 407 406 408 47 [bb 47] NOTE_INSN_BASIC_BLOCK)
(debug_insn 408 407 409 47 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1046:7 -1
     (nil))
(insn 409 408 8 47 (set (reg:SI 172 [ _80 ])
        (mem/v:SI (reg/f:SI 121 [ prephitmp_22 ]) [1 prephitmp_22->CR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1046:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 8 409 410 47 (set (reg:SI 174 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1046:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 410 8 411 47 (set (reg:SI 173 [ _81 ])
        (ior:SI (reg:SI 172 [ _80 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1046:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 172 [ _80 ])
        (nil)))
(insn 411 410 559 47 (set (mem/v:SI (reg/f:SI 121 [ prephitmp_22 ]) [1 prephitmp_22->CR1+0 S4 A32])
        (reg:SI 173 [ _81 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1046:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 173 [ _81 ])
        (expr_list:REG_DEAD (reg/f:SI 121 [ prephitmp_22 ])
            (nil))))
(jump_insn 559 411 560 47 (set (pc)
        (label_ref 481)) 284 {*arm_jump}
     (nil)
 -> 481)
(barrier 560 559 468)
(code_label 468 560 467 48 393 (nil) [10 uses])
(note 467 468 7 48 [bb 48] NOTE_INSN_BASIC_BLOCK)
(insn 7 467 561 48 (set (reg:SI 174 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":936:3 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 561 7 562 48 (set (pc)
        (label_ref 481)) 284 {*arm_jump}
     (nil)
 -> 481)
(barrier 562 561 472)
(code_label 472 562 471 49 394 (nil) [1 uses])
(note 471 472 10 49 [bb 49] NOTE_INSN_BASIC_BLOCK)
(insn 10 471 563 49 (set (reg:SI 174 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1039:10 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 563 10 564 49 (set (pc)
        (label_ref 481)) 284 {*arm_jump}
     (nil)
 -> 481)
(barrier 564 563 476)
(code_label 476 564 475 50 395 (nil) [1 uses])
(note 475 476 12 50 [bb 50] NOTE_INSN_BASIC_BLOCK)
(insn 12 475 565 50 (set (reg:SI 174 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1039:11 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 565 12 566 50 (set (pc)
        (label_ref 481)) 284 {*arm_jump}
     (nil)
 -> 481)
(barrier 566 565 480)
(code_label 480 566 479 51 396 (nil) [1 uses])
(note 479 480 13 51 [bb 51] NOTE_INSN_BASIC_BLOCK)
(insn 13 479 414 51 (set (reg:SI 174 [ <retval> ])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":918:12 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 414 13 415 51 (var_location:QI status (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 415 414 416 51 (var_location:SI htim (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 416 415 417 51 (var_location:SI Channel (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 417 416 418 51 (var_location:SI pData (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 418 417 419 51 (var_location:HI Length (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 419 418 420 51 (var_location:SI tmpsmcr (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 420 419 567 51 (var_location:SI tmp (clobber (const_int 0 [0]))) -1
     (nil))
(jump_insn 567 420 568 51 (set (pc)
        (label_ref 481)) 284 {*arm_jump}
     (nil)
 -> 481)
(barrier 568 567 424)
(code_label 424 568 425 52 375 (nil) [1 uses])
(note 425 424 427 52 [bb 52] NOTE_INSN_BASIC_BLOCK)
(note 427 425 426 52 NOTE_INSN_DELETED)
(debug_insn 426 427 428 52 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":922:5 -1
     (nil))
(jump_insn 428 426 429 52 (parallel [
            (set (pc)
                (if_then_else (ne (reg/v/f:SI 177 [ pData ])
                        (const_int 0 [0]))
                    (label_ref 177)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":922:8 1025 {*thumb2_cbnz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 177)
(note 429 428 430 53 [bb 53] NOTE_INSN_BASIC_BLOCK)
(note 430 429 431 53 NOTE_INSN_DELETED)
(jump_insn 431 430 569 53 (parallel [
            (set (pc)
                (if_then_else (eq (reg/v:SI 178 [ Length ])
                        (const_int 0 [0]))
                    (label_ref:SI 177)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":922:25 1024 {*thumb2_cbz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669588 (nil)))
 -> 177)
(note 569 431 570 54 [bb 54] NOTE_INSN_BASIC_BLOCK)
(jump_insn 570 569 571 54 (set (pc)
        (label_ref 132)) 284 {*arm_jump}
     (nil)
 -> 132)
(barrier 571 570 435)
(code_label 435 571 436 55 374 (nil) [1 uses])
(note 436 435 439 55 [bb 55] NOTE_INSN_BASIC_BLOCK)
(note 439 436 437 55 NOTE_INSN_DELETED)
(debug_insn 437 439 440 55 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":922:5 -1
     (nil))
(jump_insn 440 437 572 55 (parallel [
            (set (pc)
                (if_then_else (ne (reg/v/f:SI 177 [ pData ])
                        (const_int 0 [0]))
                    (label_ref:SI 441)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":922:8 1025 {*thumb2_cbnz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619268 (nil)))
 -> 441)
(note 572 440 573 56 [bb 56] NOTE_INSN_BASIC_BLOCK)
(jump_insn 573 572 574 56 (set (pc)
        (label_ref 438)) 284 {*arm_jump}
     (nil)
 -> 438)
(barrier 574 573 445)
(code_label 445 574 446 57 371 (nil) [2 uses])
(note 446 445 448 57 [bb 57] NOTE_INSN_BASIC_BLOCK)
(note 448 446 449 57 NOTE_INSN_DELETED)
(jump_insn 449 448 575 57 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 118 [ iftmp.22_18 ])
                        (const_int 0 [0]))
                    (label_ref 447)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":920:11 1025 {*thumb2_cbnz}
     (expr_list:REG_DEAD (reg:SI 118 [ iftmp.22_18 ])
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 708669604 (nil))))
 -> 447)
(note 575 449 576 58 [bb 58] NOTE_INSN_BASIC_BLOCK)
(jump_insn 576 575 577 58 (set (pc)
        (label_ref 132)) 284 {*arm_jump}
     (nil)
 -> 132)
(barrier 577 576 453)
(code_label 453 577 454 59 368 (nil) [3 uses])
(note 454 453 455 59 [bb 59] NOTE_INSN_BASIC_BLOCK)
(note 455 454 456 59 NOTE_INSN_DELETED)
(jump_insn 456 455 579 59 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 116 [ iftmp.21_15 ])
                        (const_int 0 [0]))
                    (label_ref:SI 578)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":916:6 1024 {*thumb2_cbz}
     (expr_list:REG_DEAD (reg:SI 116 [ iftmp.21_15 ])
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 840525100 (nil))))
 -> 578)
(note 579 456 580 60 [bb 60] NOTE_INSN_BASIC_BLOCK)
(jump_insn 580 579 581 60 (set (pc)
        (label_ref 480)) 284 {*arm_jump}
     (nil)
 -> 480)
(barrier 581 580 481)
(code_label 481 581 464 61 397 (nil) [8 uses])
(note 464 481 462 61 [bb 61] NOTE_INSN_BASIC_BLOCK)
(insn 462 464 463 61 (set (reg/i:SI 0 r0)
        (reg:SI 174 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1437:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 174 [ <retval> ])
        (nil)))
(insn 463 462 592 61 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1437:19 -1
     (nil))
(note 592 463 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_PWMN_Stop_DMA (HAL_TIMEx_PWMN_Stop_DMA, funcdef_no=427, decl_uid=9501, cgraph_uid=354, symbol_order=353)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 22 n_edges 32 count 22 (    1)


HAL_TIMEx_PWMN_Stop_DMA

Dataflow summary:
def_info->table_size = 413, use_info->table_size = 192
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={10d,7u} r1={5d,1u} r2={5d} r3={5d} r7={1d,21u} r12={8d} r13={1d,25u} r14={5d} r15={4d} r16={5d} r17={5d} r18={5d} r19={5d} r20={5d} r21={5d} r22={5d} r23={5d} r24={5d} r25={5d} r26={5d} r27={5d} r28={5d} r29={5d} r30={5d} r31={5d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r53={4d} r54={4d} r55={4d} r56={4d} r57={4d} r58={4d} r59={4d} r60={4d} r61={4d} r62={4d} r63={4d} r64={4d} r65={4d} r66={4d} r67={4d} r68={4d} r69={4d} r70={4d} r71={4d} r72={4d} r73={4d} r74={4d} r75={4d} r76={4d} r77={4d} r78={4d} r79={4d} r80={4d} r81={4d} r82={4d} r83={4d} r84={4d} r85={4d} r86={4d} r87={4d} r88={4d} r89={4d} r90={4d} r91={4d} r92={4d} r93={4d} r94={4d} r95={4d} r96={4d} r97={4d} r98={4d} r99={4d} r100={12d,6u} r101={4d} r102={1d,21u} r103={1d,20u} r104={4d} r105={4d} r106={4d} r113={1d,2u} r114={1d,1u} r115={1d,1u} r117={1d,2u} r118={1d,1u} r119={1d,1u} r121={1d,2u} r122={1d,1u} r123={1d,1u} r125={1d,2u} r126={1d,1u} r127={1d,1u} r129={1d,13u} r132={1d,1u} r134={1d,1u} r135={1d,1u} r136={1d,1u} r138={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,1u} r144={1d,1u} r146={1d,1u} r147={1d,1u} r148={5d,1u} r149={1d,14u} r150={1d,10u} r155={1d,1u,1e} r156={1d,1u} r157={1d,1u} r159={1d,1u} r161={1d,1u} r163={1d,1u} r165={1d,1u} r167={1d,1u} r169={1d,1u} r171={1d,1u} r173={1d,1u} r176={1d,1u} r177={1d,1u} 
;;    total ref usage 586{406d,179u,1e} in 143{139 regular + 4 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d9(0){ }d14(1){ }d19(2){ }d24(3){ }d25(7){ }d34(13){ }d39(14){ }d48(16){ }d53(17){ }d58(18){ }d63(19){ }d68(20){ }d73(21){ }d78(22){ }d83(23){ }d88(24){ }d93(25){ }d98(26){ }d103(27){ }d108(28){ }d113(29){ }d118(30){ }d123(31){ }d348(102){ }d349(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 20 3 4 5 6 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 149 150 176 177
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 149 150 176 177
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150

( 2 )->[3]->( 7 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u10(7){ }u11(13){ }u12(102){ }u13(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 113 114 115
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150
;; live  gen 	 0 [r0] 113 114 115
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150

( 2 )->[4]->( 7 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u23(7){ }u24(13){ }u25(102){ }u26(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 117 118 119
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150
;; live  gen 	 0 [r0] 117 118 119
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150

( 2 )->[5]->( 7 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u36(7){ }u37(13){ }u38(102){ }u39(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 121 122 123
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150
;; live  gen 	 0 [r0] 121 122 123
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150

( 2 )->[6]->( 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u49(7){ }u50(13){ }u51(102){ }u52(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 125 126 127
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150
;; live  gen 	 0 [r0] 125 126 127
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150

( 6 3 4 5 )->[7]->( 8 10 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u62(7){ }u63(13){ }u64(102){ }u65(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150
;; lr  def 	 100 [cc] 129 132 134 135 136 155 156 157 159
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150
;; live  gen 	 100 [cc] 129 132 134 135 136 155 156 157 159
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 149 150
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 149 150

( 7 )->[8]->( 9 10 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u89(7){ }u90(13){ }u91(102){ }u92(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 149 150
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129
;; lr  def 	 100 [cc] 138 161
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 149 150
;; live  gen 	 100 [cc] 138 161
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 149 150
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 149 150

( 8 )->[9]->( 10 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u99(7){ }u100(13){ }u101(102){ }u102(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 149 150
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129
;; lr  def 	 140 141
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 149 150
;; live  gen 	 140 141
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 149 150
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 149 150

( 9 7 8 )->[10]->( 11 13 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u107(7){ }u108(13){ }u109(102){ }u110(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 149 150
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129
;; lr  def 	 100 [cc] 142 163
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 149 150
;; live  gen 	 100 [cc] 142 163
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 149 150
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 149 150

( 10 )->[11]->( 12 13 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u117(7){ }u118(13){ }u119(102){ }u120(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 149 150
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129
;; lr  def 	 100 [cc] 144 165
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 149 150
;; live  gen 	 100 [cc] 144 165
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 149 150
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 149 150

( 11 )->[12]->( 13 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u127(7){ }u128(13){ }u129(102){ }u130(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 149 150
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129
;; lr  def 	 146 147
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 149 150
;; live  gen 	 146 147
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150

( 12 10 11 )->[13]->( 14 15 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u135(7){ }u136(13){ }u137(102){ }u138(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 150
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150
;; live  gen 	
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150

( 13 )->[14]->( 21 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u141(7){ }u142(13){ }u143(102){ }u144(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150
;; lr  def 	 148 167
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150
;; live  gen 	 148 167
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148

( 13 )->[15]->( 16 17 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u148(7){ }u149(13){ }u150(102){ }u151(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 150
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150

( 15 )->[16]->( 21 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u154(7){ }u155(13){ }u156(102){ }u157(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149
;; lr  def 	 148 169
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149
;; live  gen 	 148 169
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148

( 15 )->[17]->( 18 19 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u160(7){ }u161(13){ }u162(102){ }u163(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 150
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149

( 17 )->[18]->( 21 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u166(7){ }u167(13){ }u168(102){ }u169(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149
;; lr  def 	 148 171
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149
;; live  gen 	 148 171
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148

( 17 )->[19]->( 21 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u172(7){ }u173(13){ }u174(102){ }u175(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149
;; lr  def 	 148 173
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149
;; live  gen 	 148 173
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148

( 2 )->[20]->( 21 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u178(7){ }u179(13){ }u180(102){ }u181(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 148
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 148
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148

( 20 18 14 16 19 )->[21]->( 1 )
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u182(7){ }u183(13){ }u184(102){ }u185(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 21 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u188(0){ }u189(7){ }u190(13){ }u191(102){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 18 to worklist
  Adding insn 208 to worklist
  Adding insn 32 to worklist
  Adding insn 28 to worklist
  Adding insn 26 to worklist
  Adding insn 210 to worklist
  Adding insn 48 to worklist
  Adding insn 44 to worklist
  Adding insn 42 to worklist
  Adding insn 212 to worklist
  Adding insn 64 to worklist
  Adding insn 60 to worklist
  Adding insn 58 to worklist
  Adding insn 80 to worklist
  Adding insn 76 to worklist
  Adding insn 74 to worklist
  Adding insn 115 to worklist
  Adding insn 111 to worklist
  Adding insn 104 to worklist
  Adding insn 103 to worklist
  Adding insn 101 to worklist
  Adding insn 95 to worklist
  Adding insn 122 to worklist
  Adding insn 118 to worklist
  Adding insn 127 to worklist
  Adding insn 125 to worklist
  Adding insn 137 to worklist
  Adding insn 133 to worklist
  Adding insn 144 to worklist
  Adding insn 140 to worklist
  Adding insn 149 to worklist
  Adding insn 147 to worklist
  Adding insn 155 to worklist
  Adding insn 214 to worklist
  Adding insn 159 to worklist
  Adding insn 165 to worklist
  Adding insn 216 to worklist
  Adding insn 169 to worklist
  Adding insn 175 to worklist
  Adding insn 218 to worklist
  Adding insn 179 to worklist
  Adding insn 220 to worklist
  Adding insn 186 to worklist
  Adding insn 200 to worklist
Finished finding needed instructions:
processing block 21 lr out =  0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 199 to worklist
processing block 20 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148
  Adding insn 9 to worklist
processing block 14 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148
  Adding insn 6 to worklist
  Adding insn 157 to worklist
processing block 16 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148
  Adding insn 7 to worklist
  Adding insn 167 to worklist
processing block 18 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148
  Adding insn 8 to worklist
  Adding insn 177 to worklist
processing block 19 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148
  Adding insn 5 to worklist
  Adding insn 184 to worklist
processing block 17 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149
  Adding insn 174 to worklist
processing block 15 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150
  Adding insn 164 to worklist
processing block 13 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150
processing block 12 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150
  Adding insn 148 to worklist
processing block 11 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 149 150
  Adding insn 143 to worklist
  Adding insn 141 to worklist
processing block 10 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 149 150
  Adding insn 136 to worklist
  Adding insn 134 to worklist
processing block 9 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 149 150
  Adding insn 126 to worklist
processing block 8 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 149 150
  Adding insn 121 to worklist
  Adding insn 119 to worklist
processing block 7 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 149 150
  Adding insn 114 to worklist
  Adding insn 112 to worklist
  Adding insn 100 to worklist
  Adding insn 98 to worklist
  Adding insn 97 to worklist
  Adding insn 96 to worklist
  Adding insn 87 to worklist
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150
  Adding insn 31 to worklist
  Adding insn 27 to worklist
  Adding insn 25 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150
  Adding insn 47 to worklist
  Adding insn 43 to worklist
  Adding insn 41 to worklist
processing block 5 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150
  Adding insn 63 to worklist
  Adding insn 59 to worklist
  Adding insn 57 to worklist
processing block 6 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150
  Adding insn 79 to worklist
  Adding insn 75 to worklist
  Adding insn 73 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150
  Adding insn 3 to worklist
  Adding insn 207 to worklist
  Adding insn 2 to worklist
  Adding insn 206 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 22 n_edges 32 count 22 (    1)

Pass 0 for finding pseudo/allocno costs


  r177 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r176 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r173 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:2610
  r171 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:1335
  r169 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:2040
  r167 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:6000
  r165 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:11600 VFP_LO_REGS:11600 ALL_REGS:11600 MEM:6000
  r163 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:23200 VFP_LO_REGS:23200 ALL_REGS:23200 MEM:12000
  r161 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:11600 VFP_LO_REGS:11600 ALL_REGS:11600 MEM:6000
  r159 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:23200 VFP_LO_REGS:23200 ALL_REGS:23200 MEM:12000
  r157 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:23200 VFP_LO_REGS:23200 ALL_REGS:23200 MEM:12000
  r156 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:24000 VFP_LO_REGS:24000 ALL_REGS:24000 MEM:16000
  r155 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:24000 VFP_LO_REGS:24000 ALL_REGS:24000 MEM:16000
  r150 costs: LO_REGS:0 HI_REGS:1600 CALLER_SAVE_REGS:1600 EVEN_REG:1600 GENERAL_REGS:1600 VFP_D0_D7_REGS:62960 VFP_LO_REGS:62960 ALL_REGS:62960 MEM:34040
  r149 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:57985 VFP_LO_REGS:57985 ALL_REGS:57985 MEM:32990
  r148 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:31992 VFP_LO_REGS:31992 ALL_REGS:31992 MEM:15040
  r147 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r146 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r144 costs: LO_REGS:0 HI_REGS:800 CALLER_SAVE_REGS:800 EVEN_REG:800 GENERAL_REGS:800 VFP_D0_D7_REGS:12000 VFP_LO_REGS:12000 ALL_REGS:12000 MEM:8000
  r142 costs: LO_REGS:0 HI_REGS:1600 CALLER_SAVE_REGS:1600 EVEN_REG:1600 GENERAL_REGS:1600 VFP_D0_D7_REGS:24000 VFP_LO_REGS:24000 ALL_REGS:24000 MEM:16000
  r141 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r140 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r138 costs: LO_REGS:0 HI_REGS:800 CALLER_SAVE_REGS:800 EVEN_REG:800 GENERAL_REGS:800 VFP_D0_D7_REGS:12000 VFP_LO_REGS:12000 ALL_REGS:12000 MEM:8000
  r136 costs: LO_REGS:0 HI_REGS:1600 CALLER_SAVE_REGS:1600 EVEN_REG:1600 GENERAL_REGS:1600 VFP_D0_D7_REGS:24000 VFP_LO_REGS:24000 ALL_REGS:24000 MEM:16000
  r135 costs: LO_REGS:0 HI_REGS:3200 CALLER_SAVE_REGS:3200 EVEN_REG:3200 GENERAL_REGS:3200 VFP_D0_D7_REGS:24000 VFP_LO_REGS:24000 ALL_REGS:24000 MEM:16000
  r134 costs: LO_REGS:0 HI_REGS:1600 CALLER_SAVE_REGS:1600 EVEN_REG:1600 GENERAL_REGS:1600 VFP_D0_D7_REGS:24000 VFP_LO_REGS:24000 ALL_REGS:24000 MEM:16000
  r132 costs: LO_REGS:0 HI_REGS:1600 CALLER_SAVE_REGS:1600 EVEN_REG:1600 GENERAL_REGS:1600 VFP_D0_D7_REGS:24000 VFP_LO_REGS:24000 ALL_REGS:24000 MEM:16000
  r129 costs: LO_REGS:0 HI_REGS:1600 CALLER_SAVE_REGS:1600 EVEN_REG:1600 GENERAL_REGS:1600 VFP_D0_D7_REGS:108000 VFP_LO_REGS:108000 ALL_REGS:108000 MEM:72000
  r127 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r126 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r125 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:9000 VFP_LO_REGS:9000 ALL_REGS:9000 MEM:6000
  r123 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r122 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r121 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:9000 VFP_LO_REGS:9000 ALL_REGS:9000 MEM:6000
  r119 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r118 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r117 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:9000 VFP_LO_REGS:9000 ALL_REGS:9000 MEM:6000
  r115 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r114 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r113 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:9000 VFP_LO_REGS:9000 ALL_REGS:9000 MEM:6000


Pass 1 for finding pseudo/allocno costs

    r177: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r176: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r175: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r174: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r173: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r172: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r171: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r170: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r169: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r168: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r167: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r166: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r165: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r164: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r163: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r162: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r161: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r160: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r159: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r158: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r157: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r156: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r155: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r154: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r153: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r152: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r151: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r150: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r149: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r148: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r147: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r146: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r145: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r144: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r143: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r142: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r141: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r140: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r139: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r138: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r137: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r136: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r135: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r134: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r133: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r132: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r131: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r130: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r129: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r128: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r127: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r126: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r125: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r124: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r123: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r122: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r121: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r120: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r119: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r118: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r116: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r177 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r176 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r173 costs: GENERAL_REGS:0 MEM:3480
  r171 costs: GENERAL_REGS:0 MEM:1780
  r169 costs: GENERAL_REGS:0 MEM:2720
  r167 costs: GENERAL_REGS:0 MEM:8000
  r165 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:12000 VFP_LO_REGS:12000 ALL_REGS:12000 MEM:8000
  r163 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:24000 VFP_LO_REGS:24000 ALL_REGS:24000 MEM:16000
  r161 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:12000 VFP_LO_REGS:12000 ALL_REGS:12000 MEM:8000
  r159 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:24000 VFP_LO_REGS:24000 ALL_REGS:24000 MEM:16000
  r157 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:24000 VFP_LO_REGS:24000 ALL_REGS:24000 MEM:16000
  r156 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:24000 VFP_LO_REGS:24000 ALL_REGS:24000 MEM:16000
  r155 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:24000 VFP_LO_REGS:24000 ALL_REGS:24000 MEM:16000
  r150 costs: LO_REGS:0 HI_REGS:1600 CALLER_SAVE_REGS:1600 EVEN_REG:1600 GENERAL_REGS:1600 VFP_D0_D7_REGS:69960 VFP_LO_REGS:69960 ALL_REGS:69960 MEM:46640
  r149 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:62985 VFP_LO_REGS:62985 ALL_REGS:62985 MEM:41990
  r148 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:49920 VFP_LO_REGS:49920 ALL_REGS:34920 MEM:33280
  r147 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r146 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r144 costs: LO_REGS:0 HI_REGS:800 CALLER_SAVE_REGS:800 EVEN_REG:800 GENERAL_REGS:800 VFP_D0_D7_REGS:12000 VFP_LO_REGS:12000 ALL_REGS:12000 MEM:8000
  r142 costs: LO_REGS:0 HI_REGS:1600 CALLER_SAVE_REGS:1600 EVEN_REG:1600 GENERAL_REGS:1600 VFP_D0_D7_REGS:24000 VFP_LO_REGS:24000 ALL_REGS:24000 MEM:16000
  r141 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r140 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r138 costs: LO_REGS:0 HI_REGS:800 CALLER_SAVE_REGS:800 EVEN_REG:800 GENERAL_REGS:800 VFP_D0_D7_REGS:12000 VFP_LO_REGS:12000 ALL_REGS:12000 MEM:8000
  r136 costs: LO_REGS:0 HI_REGS:1600 CALLER_SAVE_REGS:1600 EVEN_REG:1600 GENERAL_REGS:1600 VFP_D0_D7_REGS:24000 VFP_LO_REGS:24000 ALL_REGS:24000 MEM:16000
  r135 costs: LO_REGS:0 HI_REGS:3200 CALLER_SAVE_REGS:3200 EVEN_REG:3200 GENERAL_REGS:3200 VFP_D0_D7_REGS:24000 VFP_LO_REGS:24000 ALL_REGS:24000 MEM:16000
  r134 costs: LO_REGS:0 HI_REGS:1600 CALLER_SAVE_REGS:1600 EVEN_REG:1600 GENERAL_REGS:1600 VFP_D0_D7_REGS:24000 VFP_LO_REGS:24000 ALL_REGS:24000 MEM:16000
  r132 costs: LO_REGS:0 HI_REGS:1600 CALLER_SAVE_REGS:1600 EVEN_REG:1600 GENERAL_REGS:1600 VFP_D0_D7_REGS:24000 VFP_LO_REGS:24000 ALL_REGS:24000 MEM:16000
  r129 costs: LO_REGS:0 HI_REGS:1600 CALLER_SAVE_REGS:1600 EVEN_REG:1600 GENERAL_REGS:1600 VFP_D0_D7_REGS:108000 VFP_LO_REGS:108000 ALL_REGS:108000 MEM:72000
  r127 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r126 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r125 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:9000 VFP_LO_REGS:9000 ALL_REGS:9000 MEM:6000
  r123 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r122 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r121 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:9000 VFP_LO_REGS:9000 ALL_REGS:9000 MEM:6000
  r119 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r118 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r117 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:9000 VFP_LO_REGS:9000 ALL_REGS:9000 MEM:6000
  r115 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r114 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r113 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:9000 VFP_LO_REGS:9000 ALL_REGS:9000 MEM:6000

;;   ======================================================
;;   -- basic block 2 from 206 to 18 -- before reload
;;   ======================================================

;;	  0--> b  0: i 207 r177=r1                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 206 r176=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  2--> b  0: i   3 r150=r177                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i   2 r149=r176                               :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i  12 loc r149                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  13 loc r150                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  14 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  15 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  16 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  17 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  18 {pc={(leu(r150,0xc))?[r150*0x4+L19]:L205};clobber cc;clobber scratch;use L19;}:cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 207
;;   new tail = 18

;;   ======================================================
;;   -- basic block 3 from 24 to 208 -- before reload
;;   ======================================================

;;	  0--> b  0: i  24 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  25 r113=[r149]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  31 r0=[r149+0x24]                          :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  26 r114=[r113+0xc]                         :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i  27 r115=r114&0xfffffffffffffdff            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  28 [r113+0xc]=r115                         :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  29 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  32 {r0=call [`HAL_DMA_Abort_IT'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  33 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  34 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  35 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 208 pc=L84                                  :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 7
;;   new head = 24
;;   new tail = 208

;;   ======================================================
;;   -- basic block 4 from 40 to 210 -- before reload
;;   ======================================================

;;	  0--> b  0: i  40 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  41 r117=[r149]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  47 r0=[r149+0x28]                          :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  42 r118=[r117+0xc]                         :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i  43 r119=r118&0xfffffffffffffbff            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  44 [r117+0xc]=r119                         :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  45 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  48 {r0=call [`HAL_DMA_Abort_IT'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  49 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  50 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  51 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 210 pc=L84                                  :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 7
;;   new head = 40
;;   new tail = 210

;;   ======================================================
;;   -- basic block 5 from 56 to 212 -- before reload
;;   ======================================================

;;	  0--> b  0: i  56 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  57 r121=[r149]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  63 r0=[r149+0x2c]                          :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  58 r122=[r121+0xc]                         :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i  59 r123=r122&0xfffffffffffff7ff            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  60 [r121+0xc]=r123                         :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  61 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  64 {r0=call [`HAL_DMA_Abort_IT'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  65 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  66 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  67 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 212 pc=L84                                  :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 7
;;   new head = 56
;;   new tail = 212

;;   ======================================================
;;   -- basic block 6 from 72 to 83 -- before reload
;;   ======================================================

;;	  0--> b  0: i  72 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  73 r125=[r149]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  79 r0=[r149+0x30]                          :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  74 r126=[r125+0xc]                         :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i  75 r127=r126&0xffffffffffffefff            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  76 [r125+0xc]=r127                         :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  77 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  80 {r0=call [`HAL_DMA_Abort_IT'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  81 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  82 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  83 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 6
;;   new head = 72
;;   new tail = 83

;;   ======================================================
;;   -- basic block 7 from 86 to 115 -- before reload
;;   ======================================================

;;	  0--> b  0: i  86 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  87 r129=[r149]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  88 loc r129                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  89 loc r150                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  90 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  91 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  92 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  93 loc 0x4<<r150&0x1f                      :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  94 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  96 r155=r150&0x1f                          :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  95 r132=[r129+0x20]                        :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i  97 r157=0x4                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  98 r156=r157<<r155                         :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 100 r134=~r156&r132                         :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 101 [r129+0x20]=r134                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 102 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 103 r135=[r129+0x20]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 104 [r129+0x20]=r135                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 105 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 106 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 107 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 108 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 109 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 110 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 111 r136=[r129+0x20]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 112 r159=0x1111                             :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 11--> b  0: i 114 {cc=cmp(r136&r159,0);clobber scratch;}  :cortex_m4_ex:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	 12--> b  0: i 115 pc={(cc!=0)?L128:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 12
;;   new head = 86
;;   new tail = 115

;;   ======================================================
;;   -- basic block 8 from 117 to 122 -- before reload
;;   ======================================================

;;	  0--> b  0: i 117 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 118 r138=[r129+0x20]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 119 r161=0x4444                             :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 121 {cc=cmp(r138&r161,0);clobber scratch;}  :cortex_m4_ex:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 122 pc={(cc!=0)?L128:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 117
;;   new tail = 122

;;   ======================================================
;;   -- basic block 9 from 124 to 127 -- before reload
;;   ======================================================

;;	  0--> b  0: i 124 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 125 r140=[r129+0x44]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 126 r141=r140&0xffffffffffff7fff            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 127 [r129+0x44]=r141                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 124
;;   new tail = 127

;;   ======================================================
;;   -- basic block 10 from 130 to 137 -- before reload
;;   ======================================================

;;	  0--> b  0: i 130 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 131 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 132 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 133 r142=[r129+0x20]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 134 r163=0x1111                             :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 136 {cc=cmp(r142&r163,0);clobber scratch;}  :cortex_m4_ex:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 137 pc={(cc!=0)?L150:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 130
;;   new tail = 137

;;   ======================================================
;;   -- basic block 11 from 139 to 144 -- before reload
;;   ======================================================

;;	  0--> b  0: i 139 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 140 r144=[r129+0x20]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 141 r165=0x4444                             :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 143 {cc=cmp(r144&r165,0);clobber scratch;}  :cortex_m4_ex:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 144 pc={(cc!=0)?L150:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 139
;;   new tail = 144

;;   ======================================================
;;   -- basic block 12 from 146 to 149 -- before reload
;;   ======================================================

;;	  0--> b  0: i 146 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 147 r146=[r129]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 148 r147=r146&0xfffffffffffffffe            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 149 [r129]=r147                             :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 146
;;   new tail = 149

;;   ======================================================
;;   -- basic block 13 from 152 to 155 -- before reload
;;   ======================================================

;;	  0--> b  0: i 152 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 153 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 155 {pc={(r150!=0)?L162:pc};clobber cc;}    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 152
;;   new tail = 155

;;   ======================================================
;;   -- basic block 14 from 157 to 214 -- before reload
;;   ======================================================

;;	  0--> b  0: i 157 r167=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 159 [r149+0x44]=r167#0                      :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  2--> b  0: i   6 r148=r150                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 214 pc=L187                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 157
;;   new tail = 214

;;   ======================================================
;;   -- basic block 15 from 164 to 165 -- before reload
;;   ======================================================

;;	  0--> b  0: i 164 cc=cmp(r150,0x4)                        :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 165 pc={(cc!=0)?L172:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 164
;;   new tail = 165

;;   ======================================================
;;   -- basic block 16 from 167 to 216 -- before reload
;;   ======================================================

;;	  0--> b  0: i 167 r169=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 169 [r149+0x45]=r169#0                      :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  2--> b  0: i   7 r148=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 216 pc=L187                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 167
;;   new tail = 216

;;   ======================================================
;;   -- basic block 17 from 174 to 175 -- before reload
;;   ======================================================

;;	  0--> b  0: i 174 cc=cmp(r150,0x8)                        :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 175 pc={(cc!=0)?L182:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 174
;;   new tail = 175

;;   ======================================================
;;   -- basic block 18 from 177 to 218 -- before reload
;;   ======================================================

;;	  0--> b  0: i 177 r171=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 179 [r149+0x46]=r171#0                      :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  2--> b  0: i   8 r148=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 218 pc=L187                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 177
;;   new tail = 218

;;   ======================================================
;;   -- basic block 19 from 184 to 220 -- before reload
;;   ======================================================

;;	  0--> b  0: i 184 r173=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 186 [r149+0x47]=r173#0                      :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  2--> b  0: i   5 r148=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 220 pc=L187                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 184
;;   new tail = 220

;;   ======================================================
;;   -- basic block 20 from 9 to 9 -- before reload
;;   ======================================================

;;	  0--> b  0: i   9 r148=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 9
;;   new tail = 9

;;   ======================================================
;;   -- basic block 21 from 189 to 200 -- before reload
;;   ======================================================

;;	  0--> b  0: i 189 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 190 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 191 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 192 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 193 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 194 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 199 r0=r148                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 200 use r0                                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 189
;;   new tail = 200


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_PWMN_Stop_DMA

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={10d,7u} r1={5d,1u} r2={5d} r3={5d} r7={1d,21u} r12={8d} r13={1d,25u} r14={5d} r15={4d} r16={5d} r17={5d} r18={5d} r19={5d} r20={5d} r21={5d} r22={5d} r23={5d} r24={5d} r25={5d} r26={5d} r27={5d} r28={5d} r29={5d} r30={5d} r31={5d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r53={4d} r54={4d} r55={4d} r56={4d} r57={4d} r58={4d} r59={4d} r60={4d} r61={4d} r62={4d} r63={4d} r64={4d} r65={4d} r66={4d} r67={4d} r68={4d} r69={4d} r70={4d} r71={4d} r72={4d} r73={4d} r74={4d} r75={4d} r76={4d} r77={4d} r78={4d} r79={4d} r80={4d} r81={4d} r82={4d} r83={4d} r84={4d} r85={4d} r86={4d} r87={4d} r88={4d} r89={4d} r90={4d} r91={4d} r92={4d} r93={4d} r94={4d} r95={4d} r96={4d} r97={4d} r98={4d} r99={4d} r100={12d,6u} r101={4d} r102={1d,21u} r103={1d,20u} r104={4d} r105={4d} r106={4d} r113={1d,2u} r114={1d,1u} r115={1d,1u} r117={1d,2u} r118={1d,1u} r119={1d,1u} r121={1d,2u} r122={1d,1u} r123={1d,1u} r125={1d,2u} r126={1d,1u} r127={1d,1u} r129={1d,13u} r132={1d,1u} r134={1d,1u} r135={1d,1u} r136={1d,1u} r138={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,1u} r144={1d,1u} r146={1d,1u} r147={1d,1u} r148={5d,1u} r149={1d,14u} r150={1d,10u} r155={1d,1u,1e} r156={1d,1u} r157={1d,1u} r159={1d,1u} r161={1d,1u} r163={1d,1u} r165={1d,1u} r167={1d,1u} r169={1d,1u} r171={1d,1u} r173={1d,1u} r176={1d,1u} r177={1d,1u} 
;;    total ref usage 586{406d,179u,1e} in 143{139 regular + 4 call} insns.
(note 1 0 10 NOTE_INSN_DELETED)
(note 10 1 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 4 10 207 2 NOTE_INSN_FUNCTION_BEG)
(insn 207 4 206 2 (set (reg:SI 177)
        (reg:SI 1 r1 [ Channel ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1596:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ Channel ])
        (nil)))
(insn 206 207 3 2 (set (reg:SI 176)
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1596:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(insn 3 206 2 2 (set (reg/v:SI 150 [ Channel ])
        (reg:SI 177)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1596:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 177)
        (nil)))
(insn 2 3 12 2 (set (reg/v/f:SI 149 [ htim ])
        (reg:SI 176)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1596:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 176)
        (nil)))
(debug_insn 12 2 13 2 (var_location:SI htim (reg/v/f:SI 149 [ htim ])) -1
     (nil))
(debug_insn 13 12 14 2 (var_location:SI Channel (reg/v:SI 150 [ Channel ])) -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1068:3 -1
     (nil))
(debug_insn 15 14 16 2 (var_location:QI status (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1068:21 -1
     (nil))
(debug_insn 16 15 17 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1071:3 -1
     (nil))
(debug_insn 17 16 18 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1073:3 -1
     (nil))
(jump_insn 18 17 19 2 (parallel [
            (set (pc)
                (if_then_else (leu (reg/v:SI 150 [ Channel ])
                        (const_int 12 [0xc]))
                    (mem/u/c:SI (plus:SI (mult:SI (reg/v:SI 150 [ Channel ])
                                (const_int 4 [0x4]))
                            (label_ref:SI 19)) [0  S4 A32])
                    (label_ref:SI 205)))
            (clobber (reg:CC 100 cc))
            (clobber (scratch:SI))
            (use (label_ref:SI 19))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1073:3 1007 {*thumb2_casesi_internal}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (insn_list:REG_LABEL_TARGET 205 (insn_list:REG_LABEL_TARGET 187 (nil))))
 -> 19)
(code_label 19 18 20 418 (nil) [2 uses])
(jump_table_data 20 19 21 (addr_diff_vec:SI (label_ref:SI 19)
         [
            (label_ref:SI 22)
            (label_ref:SI 205)
            (label_ref:SI 205)
            (label_ref:SI 205)
            (label_ref:SI 38)
            (label_ref:SI 205)
            (label_ref:SI 205)
            (label_ref:SI 205)
            (label_ref:SI 54)
            (label_ref:SI 205)
            (label_ref:SI 205)
            (label_ref:SI 205)
            (label_ref:SI 70)
        ]
        (const_int 0 [0])
        (const_int 0 [0])))
(barrier 21 20 22)
(code_label 22 21 23 3 421 (nil) [1 uses])
(note 23 22 30 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 30 23 24 3 NOTE_INSN_DELETED)
(debug_insn 24 30 25 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1078:7 -1
     (nil))
(insn 25 24 31 3 (set (reg/f:SI 113 [ _6 ])
        (mem/f:SI (reg/v/f:SI 149 [ htim ]) [3 htim_2(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1078:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 31 25 26 3 (set (reg:SI 0 r0)
        (mem/f:SI (plus:SI (reg/v/f:SI 149 [ htim ])
                (const_int 36 [0x24])) [5 htim_2(D)->hdma[1]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1079:13 728 {*thumb2_movsi_vfp}
     (nil))
(insn 26 31 27 3 (set (reg:SI 114 [ _7 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _6 ])
                (const_int 12 [0xc])) [1 _6->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1078:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 27 26 28 3 (set (reg:SI 115 [ _8 ])
        (and:SI (reg:SI 114 [ _7 ])
            (const_int -513 [0xfffffffffffffdff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1078:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _7 ])
        (nil)))
(insn 28 27 29 3 (set (mem/v:SI (plus:SI (reg/f:SI 113 [ _6 ])
                (const_int 12 [0xc])) [1 _6->DIER+0 S4 A32])
        (reg:SI 115 [ _8 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1078:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 115 [ _8 ])
        (expr_list:REG_DEAD (reg/f:SI 113 [ _6 ])
            (nil))))
(debug_insn 29 28 32 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1079:7 -1
     (nil))
(call_insn 32 29 33 3 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_DMA_Abort_IT") [flags 0x41]  <function_decl 0000000006873d00 HAL_DMA_Abort_IT>) [0 HAL_DMA_Abort_IT S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1079:13 291 {*call_value_symbol}
     (expr_list:REG_UNUSED (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_DMA_Abort_IT") [flags 0x41]  <function_decl 0000000006873d00 HAL_DMA_Abort_IT>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 33 32 34 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1080:7 -1
     (nil))
(debug_insn 34 33 35 3 (var_location:QI status (const_int 0 [0])) -1
     (nil))
(debug_insn 35 34 208 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1112:3 -1
     (nil))
(jump_insn 208 35 209 3 (set (pc)
        (label_ref 84)) 284 {*arm_jump}
     (nil)
 -> 84)
(barrier 209 208 38)
(code_label 38 209 39 4 420 (nil) [1 uses])
(note 39 38 46 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 46 39 40 4 NOTE_INSN_DELETED)
(debug_insn 40 46 41 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1086:7 -1
     (nil))
(insn 41 40 47 4 (set (reg/f:SI 117 [ _10 ])
        (mem/f:SI (reg/v/f:SI 149 [ htim ]) [3 htim_2(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1086:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 47 41 42 4 (set (reg:SI 0 r0)
        (mem/f:SI (plus:SI (reg/v/f:SI 149 [ htim ])
                (const_int 40 [0x28])) [5 htim_2(D)->hdma[2]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1087:13 728 {*thumb2_movsi_vfp}
     (nil))
(insn 42 47 43 4 (set (reg:SI 118 [ _11 ])
        (mem/v:SI (plus:SI (reg/f:SI 117 [ _10 ])
                (const_int 12 [0xc])) [1 _10->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1086:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 43 42 44 4 (set (reg:SI 119 [ _12 ])
        (and:SI (reg:SI 118 [ _11 ])
            (const_int -1025 [0xfffffffffffffbff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1086:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 118 [ _11 ])
        (nil)))
(insn 44 43 45 4 (set (mem/v:SI (plus:SI (reg/f:SI 117 [ _10 ])
                (const_int 12 [0xc])) [1 _10->DIER+0 S4 A32])
        (reg:SI 119 [ _12 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1086:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 119 [ _12 ])
        (expr_list:REG_DEAD (reg/f:SI 117 [ _10 ])
            (nil))))
(debug_insn 45 44 48 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1087:7 -1
     (nil))
(call_insn 48 45 49 4 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_DMA_Abort_IT") [flags 0x41]  <function_decl 0000000006873d00 HAL_DMA_Abort_IT>) [0 HAL_DMA_Abort_IT S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1087:13 291 {*call_value_symbol}
     (expr_list:REG_UNUSED (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_DMA_Abort_IT") [flags 0x41]  <function_decl 0000000006873d00 HAL_DMA_Abort_IT>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 49 48 50 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1088:7 -1
     (nil))
(debug_insn 50 49 51 4 (var_location:QI status (const_int 0 [0])) -1
     (nil))
(debug_insn 51 50 210 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1112:3 -1
     (nil))
(jump_insn 210 51 211 4 (set (pc)
        (label_ref 84)) 284 {*arm_jump}
     (nil)
 -> 84)
(barrier 211 210 54)
(code_label 54 211 55 5 419 (nil) [1 uses])
(note 55 54 62 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(note 62 55 56 5 NOTE_INSN_DELETED)
(debug_insn 56 62 57 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1094:7 -1
     (nil))
(insn 57 56 63 5 (set (reg/f:SI 121 [ _14 ])
        (mem/f:SI (reg/v/f:SI 149 [ htim ]) [3 htim_2(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1094:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 63 57 58 5 (set (reg:SI 0 r0)
        (mem/f:SI (plus:SI (reg/v/f:SI 149 [ htim ])
                (const_int 44 [0x2c])) [5 htim_2(D)->hdma[3]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1095:13 728 {*thumb2_movsi_vfp}
     (nil))
(insn 58 63 59 5 (set (reg:SI 122 [ _15 ])
        (mem/v:SI (plus:SI (reg/f:SI 121 [ _14 ])
                (const_int 12 [0xc])) [1 _14->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1094:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 59 58 60 5 (set (reg:SI 123 [ _16 ])
        (and:SI (reg:SI 122 [ _15 ])
            (const_int -2049 [0xfffffffffffff7ff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1094:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 122 [ _15 ])
        (nil)))
(insn 60 59 61 5 (set (mem/v:SI (plus:SI (reg/f:SI 121 [ _14 ])
                (const_int 12 [0xc])) [1 _14->DIER+0 S4 A32])
        (reg:SI 123 [ _16 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1094:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 123 [ _16 ])
        (expr_list:REG_DEAD (reg/f:SI 121 [ _14 ])
            (nil))))
(debug_insn 61 60 64 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1095:7 -1
     (nil))
(call_insn 64 61 65 5 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_DMA_Abort_IT") [flags 0x41]  <function_decl 0000000006873d00 HAL_DMA_Abort_IT>) [0 HAL_DMA_Abort_IT S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1095:13 291 {*call_value_symbol}
     (expr_list:REG_UNUSED (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_DMA_Abort_IT") [flags 0x41]  <function_decl 0000000006873d00 HAL_DMA_Abort_IT>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 65 64 66 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1096:7 -1
     (nil))
(debug_insn 66 65 67 5 (var_location:QI status (const_int 0 [0])) -1
     (nil))
(debug_insn 67 66 212 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1112:3 -1
     (nil))
(jump_insn 212 67 213 5 (set (pc)
        (label_ref 84)) 284 {*arm_jump}
     (nil)
 -> 84)
(barrier 213 212 70)
(code_label 70 213 71 6 417 (nil) [1 uses])
(note 71 70 78 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(note 78 71 72 6 NOTE_INSN_DELETED)
(debug_insn 72 78 73 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1102:7 -1
     (nil))
(insn 73 72 79 6 (set (reg/f:SI 125 [ _18 ])
        (mem/f:SI (reg/v/f:SI 149 [ htim ]) [3 htim_2(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1102:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 79 73 74 6 (set (reg:SI 0 r0)
        (mem/f:SI (plus:SI (reg/v/f:SI 149 [ htim ])
                (const_int 48 [0x30])) [5 htim_2(D)->hdma[4]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1103:13 728 {*thumb2_movsi_vfp}
     (nil))
(insn 74 79 75 6 (set (reg:SI 126 [ _19 ])
        (mem/v:SI (plus:SI (reg/f:SI 125 [ _18 ])
                (const_int 12 [0xc])) [1 _18->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1102:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 75 74 76 6 (set (reg:SI 127 [ _20 ])
        (and:SI (reg:SI 126 [ _19 ])
            (const_int -4097 [0xffffffffffffefff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1102:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 126 [ _19 ])
        (nil)))
(insn 76 75 77 6 (set (mem/v:SI (plus:SI (reg/f:SI 125 [ _18 ])
                (const_int 12 [0xc])) [1 _18->DIER+0 S4 A32])
        (reg:SI 127 [ _20 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1102:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 127 [ _20 ])
        (expr_list:REG_DEAD (reg/f:SI 125 [ _18 ])
            (nil))))
(debug_insn 77 76 80 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1103:7 -1
     (nil))
(call_insn 80 77 81 6 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_DMA_Abort_IT") [flags 0x41]  <function_decl 0000000006873d00 HAL_DMA_Abort_IT>) [0 HAL_DMA_Abort_IT S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1103:13 291 {*call_value_symbol}
     (expr_list:REG_UNUSED (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_DMA_Abort_IT") [flags 0x41]  <function_decl 0000000006873d00 HAL_DMA_Abort_IT>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 81 80 82 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1104:7 -1
     (nil))
(debug_insn 82 81 83 6 (var_location:QI status (const_int 0 [0])) -1
     (nil))
(debug_insn 83 82 84 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1112:3 -1
     (nil))
(code_label 84 83 85 7 422 (nil) [3 uses])
(note 85 84 99 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(note 99 85 113 7 NOTE_INSN_DELETED)
(note 113 99 86 7 NOTE_INSN_DELETED)
(debug_insn 86 113 87 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1115:5 -1
     (nil))
(insn 87 86 88 7 (set (reg/f:SI 129 [ _22 ])
        (mem/f:SI (reg/v/f:SI 149 [ htim ]) [3 htim_2(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1115:5 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 88 87 89 7 (var_location:SI TIMx (reg/f:SI 129 [ _22 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1115:5 -1
     (nil))
(debug_insn 89 88 90 7 (var_location:SI Channel (reg/v:SI 150 [ Channel ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1115:5 -1
     (nil))
(debug_insn 90 89 91 7 (var_location:SI ChannelNState (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1115:5 -1
     (nil))
(debug_insn 91 90 92 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3680:3 -1
     (nil))
(debug_insn 92 91 93 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:3 -1
     (nil))
(debug_insn 93 92 94 7 (var_location:SI tmp (ashift:SI (const_int 4 [0x4])
        (and:SI (reg/v:SI 150 [ Channel ])
            (const_int 31 [0x1f])))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 -1
     (nil))
(debug_insn 94 93 96 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:3 -1
     (nil))
(insn 96 94 95 7 (set (reg:SI 155)
        (and:SI (reg/v:SI 150 [ Channel ])
            (const_int 31 [0x1f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:36 90 {*arm_andsi3_insn}
     (nil))
(insn 95 96 97 7 (set (reg:SI 132 [ _25 ])
        (mem/v:SI (plus:SI (reg/f:SI 129 [ _22 ])
                (const_int 32 [0x20])) [1 _22->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 97 95 98 7 (set (reg:SI 157)
        (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 98 97 100 7 (set (reg:SI 156 [ tmp ])
        (ashift:SI (reg:SI 157)
            (reg:SI 155))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 157)
        (expr_list:REG_DEAD (reg:SI 155)
            (expr_list:REG_EQUAL (ashift:SI (const_int 4 [0x4])
                    (reg:SI 155))
                (nil)))))
(insn 100 98 101 7 (set (reg:SI 134 [ _27 ])
        (and:SI (not:SI (reg:SI 156 [ tmp ]))
            (reg:SI 132 [ _25 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 100 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg:SI 156 [ tmp ])
        (expr_list:REG_DEAD (reg:SI 132 [ _25 ])
            (nil))))
(insn 101 100 102 7 (set (mem/v:SI (plus:SI (reg/f:SI 129 [ _22 ])
                (const_int 32 [0x20])) [1 _22->CCER+0 S4 A32])
        (reg:SI 134 [ _27 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 134 [ _27 ])
        (nil)))
(debug_insn 102 101 103 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:3 -1
     (nil))
(insn 103 102 104 7 (set (reg:SI 135 [ _28 ])
        (mem/v:SI (plus:SI (reg/f:SI 129 [ _22 ])
                (const_int 32 [0x20])) [1 _22->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 104 103 105 7 (set (mem/v:SI (plus:SI (reg/f:SI 129 [ _22 ])
                (const_int 32 [0x20])) [1 _22->CCER+0 S4 A32])
        (reg:SI 135 [ _28 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 135 [ _28 ])
        (nil)))
(debug_insn 105 104 106 7 (var_location:SI TIMx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1115:5 -1
     (nil))
(debug_insn 106 105 107 7 (var_location:SI Channel (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1115:5 -1
     (nil))
(debug_insn 107 106 108 7 (var_location:SI ChannelNState (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1115:5 -1
     (nil))
(debug_insn 108 107 109 7 (var_location:SI tmp (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1115:5 -1
     (nil))
(debug_insn 109 108 110 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1118:5 -1
     (nil))
(debug_insn 110 109 111 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1118:5 -1
     (nil))
(insn 111 110 112 7 (set (reg:SI 136 [ _29 ])
        (mem/v:SI (plus:SI (reg/f:SI 129 [ _22 ])
                (const_int 32 [0x20])) [1 _22->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1118:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 112 111 114 7 (set (reg:SI 159)
        (const_int 4369 [0x1111])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1118:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 114 112 115 7 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 136 [ _29 ])
                        (reg:SI 159))
                    (const_int 0 [0])))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1118:5 92 {*andsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 159)
        (expr_list:REG_DEAD (reg:SI 136 [ _29 ])
            (nil))))
(jump_insn 115 114 116 7 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 128)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1118:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 128)
(note 116 115 120 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(note 120 116 117 8 NOTE_INSN_DELETED)
(debug_insn 117 120 118 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1118:5 -1
     (nil))
(insn 118 117 119 8 (set (reg:SI 138 [ _31 ])
        (mem/v:SI (plus:SI (reg/f:SI 129 [ _22 ])
                (const_int 32 [0x20])) [1 _22->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1118:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 119 118 121 8 (set (reg:SI 161)
        (const_int 17476 [0x4444])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1118:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 121 119 122 8 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 138 [ _31 ])
                        (reg:SI 161))
                    (const_int 0 [0])))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1118:5 92 {*andsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 161)
        (expr_list:REG_DEAD (reg:SI 138 [ _31 ])
            (nil))))
(jump_insn 122 121 123 8 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 128)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1118:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 128)
(note 123 122 124 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 124 123 125 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1118:5 -1
     (nil))
(insn 125 124 126 9 (set (reg:SI 140 [ _33 ])
        (mem/v:SI (plus:SI (reg/f:SI 129 [ _22 ])
                (const_int 68 [0x44])) [1 _22->BDTR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1118:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 126 125 127 9 (set (reg:SI 141 [ _34 ])
        (and:SI (reg:SI 140 [ _33 ])
            (const_int -32769 [0xffffffffffff7fff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1118:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 140 [ _33 ])
        (nil)))
(insn 127 126 128 9 (set (mem/v:SI (plus:SI (reg/f:SI 129 [ _22 ])
                (const_int 68 [0x44])) [1 _22->BDTR+0 S4 A32])
        (reg:SI 141 [ _34 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1118:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 141 [ _34 ])
        (nil)))
(code_label 128 127 129 10 423 (nil) [2 uses])
(note 129 128 135 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(note 135 129 130 10 NOTE_INSN_DELETED)
(debug_insn 130 135 131 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1118:5 -1
     (nil))
(debug_insn 131 130 132 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1121:5 -1
     (nil))
(debug_insn 132 131 133 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1121:5 -1
     (nil))
(insn 133 132 134 10 (set (reg:SI 142 [ _35 ])
        (mem/v:SI (plus:SI (reg/f:SI 129 [ _22 ])
                (const_int 32 [0x20])) [1 _22->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1121:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 134 133 136 10 (set (reg:SI 163)
        (const_int 4369 [0x1111])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1121:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 136 134 137 10 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 142 [ _35 ])
                        (reg:SI 163))
                    (const_int 0 [0])))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1121:5 92 {*andsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 163)
        (expr_list:REG_DEAD (reg:SI 142 [ _35 ])
            (nil))))
(jump_insn 137 136 138 10 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 150)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1121:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 150)
(note 138 137 142 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(note 142 138 139 11 NOTE_INSN_DELETED)
(debug_insn 139 142 140 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1121:5 -1
     (nil))
(insn 140 139 141 11 (set (reg:SI 144 [ _37 ])
        (mem/v:SI (plus:SI (reg/f:SI 129 [ _22 ])
                (const_int 32 [0x20])) [1 _22->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1121:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 141 140 143 11 (set (reg:SI 165)
        (const_int 17476 [0x4444])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1121:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 143 141 144 11 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 144 [ _37 ])
                        (reg:SI 165))
                    (const_int 0 [0])))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1121:5 92 {*andsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 165)
        (expr_list:REG_DEAD (reg:SI 144 [ _37 ])
            (nil))))
(jump_insn 144 143 145 11 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 150)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1121:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 150)
(note 145 144 146 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(debug_insn 146 145 147 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1121:5 -1
     (nil))
(insn 147 146 148 12 (set (reg:SI 146 [ _39 ])
        (mem/v:SI (reg/f:SI 129 [ _22 ]) [1 _22->CR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1121:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 148 147 149 12 (set (reg:SI 147 [ _40 ])
        (and:SI (reg:SI 146 [ _39 ])
            (const_int -2 [0xfffffffffffffffe]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1121:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 146 [ _39 ])
        (nil)))
(insn 149 148 150 12 (set (mem/v:SI (reg/f:SI 129 [ _22 ]) [1 _22->CR1+0 S4 A32])
        (reg:SI 147 [ _40 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1121:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 147 [ _40 ])
        (expr_list:REG_DEAD (reg/f:SI 129 [ _22 ])
            (nil))))
(code_label 150 149 151 13 424 (nil) [2 uses])
(note 151 150 154 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(note 154 151 152 13 NOTE_INSN_DELETED)
(debug_insn 152 154 153 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1121:5 -1
     (nil))
(debug_insn 153 152 155 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1124:5 -1
     (nil))
(jump_insn 155 153 156 13 (parallel [
            (set (pc)
                (if_then_else (ne (reg/v:SI 150 [ Channel ])
                        (const_int 0 [0]))
                    (label_ref 162)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1124:5 1025 {*thumb2_cbnz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 162)
(note 156 155 157 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 157 156 159 14 (set (reg:SI 167)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1124:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 159 157 6 14 (set (mem/v:QI (plus:SI (reg/v/f:SI 149 [ htim ])
                (const_int 68 [0x44])) [0 htim_2(D)->ChannelNState[0]+0 S1 A32])
        (subreg:QI (reg:SI 167) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1124:5 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 167)
        (expr_list:REG_DEAD (reg/v/f:SI 149 [ htim ])
            (nil))))
(insn 6 159 214 14 (set (reg/v:SI 148 [ <retval> ])
        (reg/v:SI 150 [ Channel ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1124:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 150 [ Channel ])
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
(jump_insn 214 6 215 14 (set (pc)
        (label_ref 187)) 284 {*arm_jump}
     (nil)
 -> 187)
(barrier 215 214 162)
(code_label 162 215 163 15 425 (nil) [1 uses])
(note 163 162 164 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 164 163 165 15 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 150 [ Channel ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1124:5 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 165 164 166 15 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 172)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1124:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 172)
(note 166 165 167 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 167 166 169 16 (set (reg:SI 169)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1124:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 169 167 7 16 (set (mem/v:QI (plus:SI (reg/v/f:SI 149 [ htim ])
                (const_int 69 [0x45])) [0 htim_2(D)->ChannelNState[1]+0 S1 A8])
        (subreg:QI (reg:SI 169) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1124:5 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 169)
        (expr_list:REG_DEAD (reg/v/f:SI 149 [ htim ])
            (nil))))
(insn 7 169 216 16 (set (reg/v:SI 148 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1124:5 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 216 7 217 16 (set (pc)
        (label_ref 187)) 284 {*arm_jump}
     (nil)
 -> 187)
(barrier 217 216 172)
(code_label 172 217 173 17 426 (nil) [1 uses])
(note 173 172 174 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 174 173 175 17 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 150 [ Channel ])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1124:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 150 [ Channel ])
        (nil)))
(jump_insn 175 174 176 17 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 182)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1124:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 182)
(note 176 175 177 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 177 176 179 18 (set (reg:SI 171)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1124:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 179 177 8 18 (set (mem/v:QI (plus:SI (reg/v/f:SI 149 [ htim ])
                (const_int 70 [0x46])) [0 htim_2(D)->ChannelNState[2]+0 S1 A16])
        (subreg:QI (reg:SI 171) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1124:5 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 171)
        (expr_list:REG_DEAD (reg/v/f:SI 149 [ htim ])
            (nil))))
(insn 8 179 218 18 (set (reg/v:SI 148 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1124:5 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 218 8 219 18 (set (pc)
        (label_ref 187)) 284 {*arm_jump}
     (nil)
 -> 187)
(barrier 219 218 182)
(code_label 182 219 183 19 427 (nil) [1 uses])
(note 183 182 184 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 184 183 186 19 (set (reg:SI 173)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1124:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 186 184 5 19 (set (mem/v:QI (plus:SI (reg/v/f:SI 149 [ htim ])
                (const_int 71 [0x47])) [0 htim_2(D)->ChannelNState[3]+0 S1 A8])
        (subreg:QI (reg:SI 173) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1124:5 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 173)
        (expr_list:REG_DEAD (reg/v/f:SI 149 [ htim ])
            (nil))))
(insn 5 186 220 19 (set (reg/v:SI 148 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1124:5 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 220 5 221 19 (set (pc)
        (label_ref 187)) 284 {*arm_jump}
     (nil)
 -> 187)
(barrier 221 220 205)
(code_label 205 221 204 20 428 (nil) [10 uses])
(note 204 205 9 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 9 204 187 20 (set (reg/v:SI 148 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1073:3 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 187 9 188 21 416 (nil) [4 uses])
(note 188 187 189 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(debug_insn 189 188 190 21 (var_location:QI status (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 190 189 191 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1128:3 -1
     (nil))
(debug_insn 191 190 192 21 (var_location:SI htim (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 192 191 193 21 (var_location:SI Channel (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 193 192 194 21 (var_location:QI status (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 194 193 199 21 (var_location:SI tmp (clobber (const_int 0 [0]))) -1
     (nil))
(insn 199 194 200 21 (set (reg/i:SI 0 r0)
        (reg/v:SI 148 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1596:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 148 [ <retval> ])
        (nil)))
(insn 200 199 226 21 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1596:19 -1
     (nil))
(note 226 200 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_OnePulseN_Start (HAL_TIMEx_OnePulseN_Start, funcdef_no=351, decl_uid=9504, cgraph_uid=355, symbol_order=354)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 9 n_edges 12 count 9 (    1)


HAL_TIMEx_OnePulseN_Start

Dataflow summary:
def_info->table_size = 141, use_info->table_size = 98
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={4d,4u} r1={3d,2u} r2={3d,1u} r3={2d} r7={1d,8u} r12={2d} r13={1d,9u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={6d,5u} r101={1d} r102={1d,8u} r103={1d,7u} r104={1d} r105={1d} r106={1d} r113={1d,6u} r114={1d,2u} r115={1d,1u} r116={1d,1u} r117={1d,2u} r118={1d,2u} r119={1d,2u} r120={1d,2u} r122={1d,3u} r123={1d,1u} r125={1d,1u} r126={1d,1u} r127={1d,1u} r128={3d,3u} r129={1d,10u} r130={1d,2u} r133={1d,2u} r136={1d,1u} r139={1d,1u} r142={1d,1u} r143={1d,4u} r151={1d,1u,1e} r152={1d,1u} r155={1d,1u} r156={1d,2u} 
;;    total ref usage 241{142d,98u,1e} in 82{81 regular + 1 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d3(0){ }d6(1){ }d9(2){ }d11(3){ }d12(7){ }d15(13){ }d17(14){ }d20(16){ }d22(17){ }d24(18){ }d26(19){ }d28(20){ }d30(21){ }d32(22){ }d34(23){ }d36(24){ }d38(25){ }d40(26){ }d42(27){ }d44(28){ }d46(29){ }d48(30){ }d50(31){ }d110(102){ }d111(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 7 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 117 118 119 120 128 129 130 133 136 139 142 155 156
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 117 118 119 120 128 129 130 133 136 139 142 155 156
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 118 119 120 128 129 130
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 118 119 120 128 129 130

( 2 )->[3]->( 8 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u23(7){ }u24(13){ }u25(102){ }u26(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 118 119 120 128 129 130
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 118 119 120 128 129 130
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 119 120 128 129 130
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 119 120 128 129 130

( 3 )->[4]->( 8 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u29(7){ }u30(13){ }u31(102){ }u32(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 119 120 128 129 130
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 119 120 128 129 130
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 120 128 129 130
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 120 128 129 130

( 4 )->[5]->( 8 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u35(7){ }u36(13){ }u37(102){ }u38(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 120 128 129 130
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 120 128 129 130
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 128 129 130
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 128 129 130

( 5 )->[6]->( 8 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u41(7){ }u42(13){ }u43(102){ }u44(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 128 129 130
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 128 129 130
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 113 114 115 116 122 123 125 126 127 128 143 151 152
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 128 129 130
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 113 114 115 116 122 123 125 126 127 128 143 151 152
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128

( 2 )->[7]->( 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u84(7){ }u85(13){ }u86(102){ }u87(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 128
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 128
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128

( 5 4 3 7 6 )->[8]->( 1 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u88(7){ }u89(13){ }u90(102){ }u91(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 8 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u94(0){ }u95(7){ }u96(13){ }u97(102){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 47 to worklist
  Adding insn 40 to worklist
  Adding insn 34 to worklist
  Adding insn 28 to worklist
  Adding insn 22 to worklist
  Adding insn 50 to worklist
  Adding insn 53 to worklist
  Adding insn 56 to worklist
  Adding insn 139 to worklist
  Adding insn 108 to worklist
  Adding insn 106 to worklist
  Adding insn 103 to worklist
  Adding insn 94 to worklist
  Adding insn 92 to worklist
  Adding insn 90 to worklist
  Adding insn 87 to worklist
  Adding insn 73 to worklist
  Adding insn 69 to worklist
  Adding insn 65 to worklist
  Adding insn 61 to worklist
  Adding insn 117 to worklist
Finished finding needed instructions:
processing block 8 lr out =  0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 116 to worklist
processing block 7 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
  Adding insn 7 to worklist
processing block 6 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
  Adding insn 8 to worklist
  Adding insn 107 to worklist
  Adding insn 105 to worklist
  Adding insn 102 to worklist
  Adding insn 101 to worklist
  Adding insn 100 to worklist
  Adding insn 93 to worklist
  Adding insn 89 to worklist
  Adding insn 84 to worklist
  Adding insn 83 to worklist
  Adding insn 82 to worklist
  Adding insn 75 to worklist
  Adding insn 59 to worklist
processing block 5 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 128 129 130
  Adding insn 55 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 120 128 129 130
  Adding insn 52 to worklist
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 119 120 128 129 130
  Adding insn 49 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 118 119 120 128 129 130
  Adding insn 46 to worklist
  Adding insn 42 to worklist
  Adding insn 36 to worklist
  Adding insn 30 to worklist
  Adding insn 24 to worklist
  Adding insn 136 to worklist
  Adding insn 135 to worklist
  Adding insn 138 to worklist
  Adding insn 2 to worklist
  Adding insn 137 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 9 n_edges 12 count 9 (    1)

Pass 0 for finding pseudo/allocno costs


  r156 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r155 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r152 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:1189 VFP_LO_REGS:1189 ALL_REGS:1189 MEM:615
  r151 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:1230 VFP_LO_REGS:1230 ALL_REGS:1230 MEM:820
  r143 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:1845
  r142 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:11000
  r139 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:11000
  r136 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:11000
  r133 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:21000
  r130 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:15615 VFP_LO_REGS:15615 ALL_REGS:15615 MEM:10410
  r129 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:73690 VFP_LO_REGS:73690 ALL_REGS:73690 MEM:43460
  r128 costs: LO_REGS:2082 HI_REGS:2082 CALLER_SAVE_REGS:2082 EVEN_REG:2082 GENERAL_REGS:2082 VFP_D0_D7_REGS:38189 VFP_LO_REGS:38189 ALL_REGS:38189 MEM:23115
  r127 costs: LO_REGS:0 HI_REGS:82 CALLER_SAVE_REGS:82 EVEN_REG:82 GENERAL_REGS:82 VFP_D0_D7_REGS:1230 VFP_LO_REGS:1230 ALL_REGS:1230 MEM:820
  r126 costs: LO_REGS:0 HI_REGS:82 CALLER_SAVE_REGS:82 EVEN_REG:82 GENERAL_REGS:82 VFP_D0_D7_REGS:1230 VFP_LO_REGS:1230 ALL_REGS:1230 MEM:820
  r125 costs: LO_REGS:0 HI_REGS:82 CALLER_SAVE_REGS:82 EVEN_REG:82 GENERAL_REGS:82 VFP_D0_D7_REGS:1230 VFP_LO_REGS:1230 ALL_REGS:1230 MEM:820
  r123 costs: LO_REGS:0 HI_REGS:82 CALLER_SAVE_REGS:82 EVEN_REG:82 GENERAL_REGS:82 VFP_D0_D7_REGS:1230 VFP_LO_REGS:1230 ALL_REGS:1230 MEM:820
  r122 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:1845 VFP_LO_REGS:1845 ALL_REGS:1845 MEM:1230
  r120 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:16875 VFP_LO_REGS:16875 ALL_REGS:16875 MEM:11250
  r119 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:18750 VFP_LO_REGS:18750 ALL_REGS:18750 MEM:12500
  r118 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:22500 VFP_LO_REGS:22500 ALL_REGS:22500 MEM:15000
  r117 costs: LO_REGS:82 HI_REGS:82 CALLER_SAVE_REGS:82 EVEN_REG:82 GENERAL_REGS:82 VFP_D0_D7_REGS:15615 VFP_LO_REGS:15615 ALL_REGS:15615 MEM:10410
  r116 costs: LO_REGS:0 HI_REGS:82 CALLER_SAVE_REGS:82 EVEN_REG:82 GENERAL_REGS:82 VFP_D0_D7_REGS:1230 VFP_LO_REGS:1230 ALL_REGS:1230 MEM:820
  r115 costs: LO_REGS:0 HI_REGS:82 CALLER_SAVE_REGS:82 EVEN_REG:82 GENERAL_REGS:82 VFP_D0_D7_REGS:1230 VFP_LO_REGS:1230 ALL_REGS:1230 MEM:820
  r114 costs: LO_REGS:0 HI_REGS:82 CALLER_SAVE_REGS:82 EVEN_REG:82 GENERAL_REGS:82 VFP_D0_D7_REGS:1845 VFP_LO_REGS:1845 ALL_REGS:1845 MEM:1230
  r113 costs: LO_REGS:82 HI_REGS:164 CALLER_SAVE_REGS:164 EVEN_REG:164 GENERAL_REGS:164 VFP_D0_D7_REGS:3690 VFP_LO_REGS:3690 ALL_REGS:3690 MEM:2460


Pass 1 for finding pseudo/allocno costs

    r156: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r155: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r154: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r153: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r152: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r151: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r150: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r149: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r148: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r147: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r146: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r145: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r144: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r143: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r142: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r141: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r140: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r139: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r138: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r137: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r136: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r135: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r134: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r133: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r132: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r131: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r130: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r129: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r128: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r127: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r126: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r125: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r124: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r123: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r122: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r121: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r120: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r119: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r118: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r117: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r116: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r156 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r155 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r152 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:1230 VFP_LO_REGS:1230 ALL_REGS:1230 MEM:820
  r151 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:1230 VFP_LO_REGS:1230 ALL_REGS:1230 MEM:820
  r143 costs: GENERAL_REGS:0 MEM:2050
  r142 costs: GENERAL_REGS:0 MEM:20000
  r139 costs: GENERAL_REGS:0 MEM:20000
  r136 costs: GENERAL_REGS:0 MEM:20000
  r133 costs: GENERAL_REGS:0 MEM:30000
  r130 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:15615 VFP_LO_REGS:15615 ALL_REGS:15615 MEM:10410
  r129 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:78690 VFP_LO_REGS:78690 ALL_REGS:78690 MEM:52460
  r128 costs: GENERAL_REGS:2082 VFP_D0_D7_REGS:54345 VFP_LO_REGS:54345 ALL_REGS:38730 MEM:36230
  r127 costs: LO_REGS:0 HI_REGS:82 CALLER_SAVE_REGS:82 EVEN_REG:82 GENERAL_REGS:82 VFP_D0_D7_REGS:1230 VFP_LO_REGS:1230 ALL_REGS:1230 MEM:820
  r126 costs: LO_REGS:0 HI_REGS:82 CALLER_SAVE_REGS:82 EVEN_REG:82 GENERAL_REGS:82 VFP_D0_D7_REGS:1230 VFP_LO_REGS:1230 ALL_REGS:1230 MEM:820
  r125 costs: LO_REGS:0 HI_REGS:82 CALLER_SAVE_REGS:82 EVEN_REG:82 GENERAL_REGS:82 VFP_D0_D7_REGS:1230 VFP_LO_REGS:1230 ALL_REGS:1230 MEM:820
  r123 costs: LO_REGS:0 HI_REGS:82 CALLER_SAVE_REGS:82 EVEN_REG:82 GENERAL_REGS:82 VFP_D0_D7_REGS:1230 VFP_LO_REGS:1230 ALL_REGS:1230 MEM:820
  r122 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:1845 VFP_LO_REGS:1845 ALL_REGS:1845 MEM:1230
  r120 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:16875 VFP_LO_REGS:16875 ALL_REGS:16875 MEM:11250
  r119 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:18750 VFP_LO_REGS:18750 ALL_REGS:18750 MEM:12500
  r118 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:22500 VFP_LO_REGS:22500 ALL_REGS:22500 MEM:15000
  r117 costs: GENERAL_REGS:82 VFP_D0_D7_REGS:16230 VFP_LO_REGS:16230 ALL_REGS:15615 MEM:10820
  r116 costs: LO_REGS:0 HI_REGS:82 CALLER_SAVE_REGS:82 EVEN_REG:82 GENERAL_REGS:82 VFP_D0_D7_REGS:1230 VFP_LO_REGS:1230 ALL_REGS:1230 MEM:820
  r115 costs: LO_REGS:0 HI_REGS:82 CALLER_SAVE_REGS:82 EVEN_REG:82 GENERAL_REGS:82 VFP_D0_D7_REGS:1230 VFP_LO_REGS:1230 ALL_REGS:1230 MEM:820
  r114 costs: LO_REGS:0 HI_REGS:82 CALLER_SAVE_REGS:82 EVEN_REG:82 GENERAL_REGS:82 VFP_D0_D7_REGS:1845 VFP_LO_REGS:1845 ALL_REGS:1845 MEM:1230
  r113 costs: LO_REGS:82 HI_REGS:246 CALLER_SAVE_REGS:246 EVEN_REG:246 GENERAL_REGS:164 VFP_D0_D7_REGS:4305 VFP_LO_REGS:4305 ALL_REGS:3690 MEM:2870

;;   ======================================================
;;   -- basic block 2 from 137 to 47 -- before reload
;;   ======================================================

;;	  0--> b  0: i  13 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 137 r155=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i   2 r129=r155                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 138 r156=r1                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  22 r133=zxn([r129+0x3e])                   :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  28 r136=zxn([r129+0x3f])                   :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  34 r139=zxn([r129+0x44])                   :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 135 {cc=cmp(r156,0);r130=r156;}             :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  7--> b  0: i 136 r117={(cc==0)?0x4:0}                    :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  19 loc r117                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  20 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  30 r118=zxn(r136#0)                        :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  36 r119=zxn(r139#0)                        :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  40 r142=zxn([r129+0x45])                   :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 12--> b  0: i  42 r120=zxn(r142#0)                        :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 13--> b  0: i  24 r128=zxn(r133#0)                        :cortex_m4_ex:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	 13--> b  0: i  25 loc r128#0                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 13--> b  0: i  26 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 13--> b  0: i  31 loc r118#0                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 13--> b  0: i  32 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 13--> b  0: i  37 loc r119#0                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 13--> b  0: i  38 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 13--> b  0: i  43 loc r120#0                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 13--> b  0: i  44 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 13--> b  0: i  45 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 14--> b  0: i  46 cc=cmp(r133,0x1)                        :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 15--> b  0: i  47 pc={(cc!=0)?L126:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 15
;;   new head = 13
;;   new tail = 47

;;   ======================================================
;;   -- basic block 3 from 49 to 50 -- before reload
;;   ======================================================

;;	  0--> b  0: i  49 cc=cmp(r118,0x1)                        :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  50 pc={(cc!=0)?L110:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 49
;;   new tail = 50

;;   ======================================================
;;   -- basic block 4 from 52 to 53 -- before reload
;;   ======================================================

;;	  0--> b  0: i  52 cc=cmp(r119,0x1)                        :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  53 pc={(cc!=0)?L110:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 52
;;   new tail = 53

;;   ======================================================
;;   -- basic block 5 from 55 to 56 -- before reload
;;   ======================================================

;;	  0--> b  0: i  55 cc=cmp(r120,0x1)                        :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  56 pc={(cc!=0)?L110:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 55
;;   new tail = 56

;;   ======================================================
;;   -- basic block 6 from 58 to 139 -- before reload
;;   ======================================================

;;	  0--> b  0: i  58 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  59 r143=0x2                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  61 [r129+0x3e]=r143#0                      :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  62 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  65 [r129+0x3f]=r143#0                      :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  66 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  69 [r129+0x44]=r143#0                      :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  70 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  73 [r129+0x45]=r143#0                      :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  74 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  75 r113=[r129]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  76 loc r113                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  77 loc r130                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  78 loc 0x4                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  79 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  80 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  81 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  82 r151=r130&0x1f                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 100 r2=r128                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 101 r1=r117                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  87 r123=[r113+0x20]                        :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	 10--> b  0: i  83 r152=0x4                                :cortex_m4_ex:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	 11--> b  0: i  84 r122=r152<<r151                         :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  85 loc r122                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  86 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i  89 r125=~r122&r123                         :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 13--> b  0: i  90 [r113+0x20]=r125                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 13--> b  0: i  91 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 14--> b  0: i  92 r126=[r113+0x20]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 16--> b  0: i  93 r127=r122|r126                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 17--> b  0: i  94 [r113+0x20]=r127                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 17--> b  0: i  95 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 17--> b  0: i  96 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 17--> b  0: i  97 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 17--> b  0: i  98 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 17--> b  0: i  99 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 18--> b  0: i 102 r0=r113                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 19--> b  0: i 103 {call [`TIM_CCxChannelCmd'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+0(-3)VFP_LO_REGS+0(0)
;;	 19--> b  0: i 104 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 20--> b  0: i 105 r114=[r129]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 21--> b  0: i   8 r128=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 22--> b  0: i 106 r115=[r114+0x44]                        :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	 24--> b  0: i 107 r116=r115|0x8000                        :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 25--> b  0: i 108 [r114+0x44]=r116                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	 25--> b  0: i 109 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 26--> b  0: i 139 pc=L110                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 26
;;   new head = 58
;;   new tail = 139

;;   ======================================================
;;   -- basic block 7 from 7 to 7 -- before reload
;;   ======================================================

;;	  0--> b  0: i   7 r128=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 7
;;   new tail = 7

;;   ======================================================
;;   -- basic block 8 from 116 to 117 -- before reload
;;   ======================================================

;;	  0--> b  0: i 116 r0=r128                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 117 use r0                                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 116
;;   new tail = 117


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_OnePulseN_Start

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={4d,4u} r1={3d,2u} r2={3d,1u} r3={2d} r7={1d,8u} r12={2d} r13={1d,9u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={6d,5u} r101={1d} r102={1d,8u} r103={1d,7u} r104={1d} r105={1d} r106={1d} r113={1d,6u} r114={1d,2u} r115={1d,1u} r116={1d,1u} r117={1d,2u} r118={1d,2u} r119={1d,2u} r120={1d,2u} r122={1d,3u} r123={1d,1u} r125={1d,1u} r126={1d,1u} r127={1d,1u} r128={3d,3u} r129={1d,10u} r130={1d,2u} r133={1d,2u} r136={1d,1u} r139={1d,1u} r142={1d,1u} r143={1d,4u} r151={1d,1u,1e} r152={1d,1u} r155={1d,1u} r156={1d,2u} 
;;    total ref usage 241{142d,98u,1e} in 82{81 regular + 1 call} insns.
(note 1 0 11 NOTE_INSN_DELETED)
(note 11 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 11 4 2 NOTE_INSN_DELETED)
(note 4 3 13 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 13 4 137 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1697:3 -1
     (nil))
(insn 137 13 2 2 (set (reg:SI 155)
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1696:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(insn 2 137 138 2 (set (reg/v/f:SI 129 [ htim ])
        (reg:SI 155)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1696:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 155)
        (nil)))
(insn 138 2 22 2 (set (reg:SI 156)
        (reg:SI 1 r1 [ OutputChannel ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1696:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ OutputChannel ])
        (nil)))
(insn 22 138 28 2 (set (reg:SI 133 [ htim_10(D)->ChannelState[0] ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 129 [ htim ])
                    (const_int 62 [0x3e])) [0 htim_10(D)->ChannelState[0]+0 S1 A16]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1698:31 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 28 22 34 2 (set (reg:SI 136 [ htim_10(D)->ChannelState[1] ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 129 [ htim ])
                    (const_int 63 [0x3f])) [0 htim_10(D)->ChannelState[1]+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1699:31 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 34 28 135 2 (set (reg:SI 139 [ htim_10(D)->ChannelNState[0] ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 129 [ htim ])
                    (const_int 68 [0x44])) [0 htim_10(D)->ChannelNState[0]+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1700:31 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 135 34 136 2 (parallel [
            (set (reg:CC 100 cc)
                (compare:CC (reg:SI 156)
                    (const_int 0 [0])))
            (set (reg/v:SI 130 [ OutputChannel ])
                (reg:SI 156))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1697:77 260 {*movsi_compare0}
     (expr_list:REG_DEAD (reg:SI 156)
        (nil)))
(insn 136 135 19 2 (set (reg:SI 117 [ iftmp.69_5 ])
        (if_then_else:SI (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (const_int 4 [0x4])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1697:77 986 {*thumb2_movsicc_insn}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (nil)))
(debug_insn 19 136 20 2 (var_location:SI input_channel (reg:SI 117 [ iftmp.69_5 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1697:12 -1
     (nil))
(debug_insn 20 19 30 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1698:3 -1
     (nil))
(insn 30 20 36 2 (set (reg/v:SI 118 [ channel_2_state ])
        (zero_extend:SI (subreg:QI (reg:SI 136 [ htim_10(D)->ChannelState[1] ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1699:31 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 136 [ htim_10(D)->ChannelState[1] ])
        (nil)))
(insn 36 30 40 2 (set (reg/v:SI 119 [ complementary_channel_1_state ])
        (zero_extend:SI (subreg:QI (reg:SI 139 [ htim_10(D)->ChannelNState[0] ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1700:31 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 139 [ htim_10(D)->ChannelNState[0] ])
        (nil)))
(insn 40 36 42 2 (set (reg:SI 142 [ htim_10(D)->ChannelNState[1] ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 129 [ htim ])
                    (const_int 69 [0x45])) [0 htim_10(D)->ChannelNState[1]+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1701:31 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 42 40 24 2 (set (reg/v:SI 120 [ complementary_channel_2_state ])
        (zero_extend:SI (subreg:QI (reg:SI 142 [ htim_10(D)->ChannelNState[1] ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1701:31 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 142 [ htim_10(D)->ChannelNState[1] ])
        (nil)))
(insn 24 42 25 2 (set (reg/v:SI 128 [ <retval> ])
        (zero_extend:SI (subreg:QI (reg:SI 133 [ htim_10(D)->ChannelState[0] ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1698:31 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(debug_insn 25 24 26 2 (var_location:QI channel_1_state (subreg:QI (reg/v:SI 128 [ <retval> ]) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1698:31 -1
     (nil))
(debug_insn 26 25 31 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1699:3 -1
     (nil))
(debug_insn 31 26 32 2 (var_location:QI channel_2_state (subreg:QI (reg/v:SI 118 [ channel_2_state ]) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1699:31 -1
     (nil))
(debug_insn 32 31 37 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1700:3 -1
     (nil))
(debug_insn 37 32 38 2 (var_location:QI complementary_channel_1_state (subreg:QI (reg/v:SI 119 [ complementary_channel_1_state ]) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1700:31 -1
     (nil))
(debug_insn 38 37 43 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1701:3 -1
     (nil))
(debug_insn 43 38 44 2 (var_location:QI complementary_channel_2_state (subreg:QI (reg/v:SI 120 [ complementary_channel_2_state ]) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1701:31 -1
     (nil))
(debug_insn 44 43 45 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1704:3 -1
     (nil))
(debug_insn 45 44 46 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1707:3 -1
     (nil))
(insn 46 45 47 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 133 [ htim_10(D)->ChannelState[0] ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1707:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 133 [ htim_10(D)->ChannelState[0] ])
        (nil)))
(jump_insn 47 46 48 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 126)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1707:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 126)
(note 48 47 49 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 49 48 50 3 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 118 [ channel_2_state ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1708:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 118 [ channel_2_state ])
        (nil)))
(jump_insn 50 49 51 3 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 110)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1708:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 110)
(note 51 50 52 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 52 51 53 4 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 119 [ complementary_channel_1_state ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1709:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 119 [ complementary_channel_1_state ])
        (nil)))
(jump_insn 53 52 54 4 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 110)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1709:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 110)
(note 54 53 55 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 55 54 56 5 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 120 [ complementary_channel_2_state ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1710:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 120 [ complementary_channel_2_state ])
        (nil)))
(jump_insn 56 55 57 5 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 110)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1710:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 719407028 (nil)))
 -> 110)
(note 57 56 88 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(note 88 57 58 6 NOTE_INSN_DELETED)
(debug_insn 58 88 59 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1716:3 -1
     (nil))
(insn 59 58 61 6 (set (reg:SI 143)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1716:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 61 59 62 6 (set (mem/v:QI (plus:SI (reg/v/f:SI 129 [ htim ])
                (const_int 62 [0x3e])) [0 htim_10(D)->ChannelState[0]+0 S1 A16])
        (subreg:QI (reg:SI 143) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1716:3 263 {*arm_movqi_insn}
     (nil))
(debug_insn 62 61 65 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1717:3 -1
     (nil))
(insn 65 62 66 6 (set (mem/v:QI (plus:SI (reg/v/f:SI 129 [ htim ])
                (const_int 63 [0x3f])) [0 htim_10(D)->ChannelState[1]+0 S1 A8])
        (subreg:QI (reg:SI 143) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1717:3 263 {*arm_movqi_insn}
     (nil))
(debug_insn 66 65 69 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1718:3 -1
     (nil))
(insn 69 66 70 6 (set (mem/v:QI (plus:SI (reg/v/f:SI 129 [ htim ])
                (const_int 68 [0x44])) [0 htim_10(D)->ChannelNState[0]+0 S1 A32])
        (subreg:QI (reg:SI 143) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1718:3 263 {*arm_movqi_insn}
     (nil))
(debug_insn 70 69 73 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1719:3 -1
     (nil))
(insn 73 70 74 6 (set (mem/v:QI (plus:SI (reg/v/f:SI 129 [ htim ])
                (const_int 69 [0x45])) [0 htim_10(D)->ChannelNState[1]+0 S1 A8])
        (subreg:QI (reg:SI 143) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1719:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 143)
        (nil)))
(debug_insn 74 73 75 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1722:3 -1
     (nil))
(insn 75 74 76 6 (set (reg/f:SI 113 [ _1 ])
        (mem/f:SI (reg/v/f:SI 129 [ htim ]) [3 htim_10(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1722:3 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 76 75 77 6 (var_location:SI TIMx (reg/f:SI 113 [ _1 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1722:3 -1
     (nil))
(debug_insn 77 76 78 6 (var_location:SI Channel (reg/v:SI 130 [ OutputChannel ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1722:3 -1
     (nil))
(debug_insn 78 77 79 6 (var_location:SI ChannelNState (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1722:3 -1
     (nil))
(debug_insn 79 78 80 6 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3678:13 -1
     (nil))
(debug_insn 80 79 81 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3680:3 -1
     (nil))
(debug_insn 81 80 82 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:3 -1
     (nil))
(insn 82 81 100 6 (set (reg:SI 151)
        (and:SI (reg/v:SI 130 [ OutputChannel ])
            (const_int 31 [0x1f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:36 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 130 [ OutputChannel ])
        (nil)))
(insn 100 82 101 6 (set (reg:SI 2 r2)
        (reg/v:SI 128 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1723:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 128 [ <retval> ])
        (expr_list:REG_EQUAL (const_int 1 [0x1])
            (nil))))
(insn 101 100 87 6 (set (reg:SI 1 r1)
        (reg:SI 117 [ iftmp.69_5 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1723:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 117 [ iftmp.69_5 ])
        (nil)))
(insn 87 101 83 6 (set (reg:SI 123 [ _23 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 32 [0x20])) [1 _1->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 83 87 84 6 (set (reg:SI 152)
        (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 84 83 85 6 (set (reg/v:SI 122 [ tmp ])
        (ashift:SI (reg:SI 152)
            (reg:SI 151))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 152)
        (expr_list:REG_DEAD (reg:SI 151)
            (expr_list:REG_EQUAL (ashift:SI (const_int 4 [0x4])
                    (reg:SI 151))
                (nil)))))
(debug_insn 85 84 86 6 (var_location:SI tmp (reg/v:SI 122 [ tmp ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 -1
     (nil))
(debug_insn 86 85 89 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:3 -1
     (nil))
(insn 89 86 90 6 (set (reg:SI 125 [ _25 ])
        (and:SI (not:SI (reg/v:SI 122 [ tmp ]))
            (reg:SI 123 [ _23 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 100 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg:SI 123 [ _23 ])
        (nil)))
(insn 90 89 91 6 (set (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 32 [0x20])) [1 _1->CCER+0 S4 A32])
        (reg:SI 125 [ _25 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 125 [ _25 ])
        (nil)))
(debug_insn 91 90 92 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:3 -1
     (nil))
(insn 92 91 93 6 (set (reg:SI 126 [ _26 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 32 [0x20])) [1 _1->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 93 92 94 6 (set (reg:SI 127 [ _27 ])
        (ior:SI (reg/v:SI 122 [ tmp ])
            (reg:SI 126 [ _26 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:14 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 126 [ _26 ])
        (expr_list:REG_DEAD (reg/v:SI 122 [ tmp ])
            (nil))))
(insn 94 93 95 6 (set (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 32 [0x20])) [1 _1->CCER+0 S4 A32])
        (reg:SI 127 [ _27 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 127 [ _27 ])
        (nil)))
(debug_insn 95 94 96 6 (var_location:SI TIMx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1722:3 -1
     (nil))
(debug_insn 96 95 97 6 (var_location:SI Channel (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1722:3 -1
     (nil))
(debug_insn 97 96 98 6 (var_location:SI ChannelNState (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1722:3 -1
     (nil))
(debug_insn 98 97 99 6 (var_location:SI tmp (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1722:3 -1
     (nil))
(debug_insn 99 98 102 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1723:3 -1
     (nil))
(insn 102 99 103 6 (set (reg:SI 0 r0)
        (reg/f:SI 113 [ _1 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1723:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 113 [ _1 ])
        (nil)))
(call_insn 103 102 104 6 (parallel [
            (call (mem:SI (symbol_ref:SI ("TIM_CCxChannelCmd") [flags 0x41]  <function_decl 0000000006c0d200 TIM_CCxChannelCmd>) [0 TIM_CCxChannelCmd S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1723:3 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_DEAD (reg:SI 0 r0)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("TIM_CCxChannelCmd") [flags 0x41]  <function_decl 0000000006c0d200 TIM_CCxChannelCmd>)
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(debug_insn 104 103 105 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1726:3 -1
     (nil))
(insn 105 104 8 6 (set (reg/f:SI 114 [ _2 ])
        (mem/f:SI (reg/v/f:SI 129 [ htim ]) [3 htim_10(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1726:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 129 [ htim ])
        (nil)))
(insn 8 105 106 6 (set (reg/v:SI 128 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1729:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 106 8 107 6 (set (reg:SI 115 [ _3 ])
        (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 68 [0x44])) [1 _2->BDTR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1726:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 107 106 108 6 (set (reg:SI 116 [ _4 ])
        (ior:SI (reg:SI 115 [ _3 ])
            (const_int 32768 [0x8000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1726:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (nil)))
(insn 108 107 109 6 (set (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 68 [0x44])) [1 _2->BDTR+0 S4 A32])
        (reg:SI 116 [ _4 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1726:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
        (expr_list:REG_DEAD (reg/f:SI 114 [ _2 ])
            (nil))))
(debug_insn 109 108 139 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1729:3 -1
     (nil))
(jump_insn 139 109 140 6 (set (pc)
        (label_ref 110)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1729:10 284 {*arm_jump}
     (nil)
 -> 110)
(barrier 140 139 126)
(code_label 126 140 125 7 435 (nil) [1 uses])
(note 125 126 7 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 7 125 110 7 (set (reg/v:SI 128 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1712:12 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 110 7 111 8 433 (nil) [4 uses])
(note 111 110 116 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 116 111 117 8 (set (reg/i:SI 0 r0)
        (reg/v:SI 128 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1730:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 128 [ <retval> ])
        (nil)))
(insn 117 116 141 8 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1730:1 -1
     (nil))
(note 141 117 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_OnePulseN_Stop (HAL_TIMEx_OnePulseN_Stop, funcdef_no=352, decl_uid=9507, cgraph_uid=356, symbol_order=355)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs


  r159 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r158 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r149 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:45000
  r147 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:14500 VFP_LO_REGS:14500 ALL_REGS:14500 MEM:7500
  r145 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:29000 VFP_LO_REGS:29000 ALL_REGS:29000 MEM:15000
  r143 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:14500 VFP_LO_REGS:14500 ALL_REGS:14500 MEM:7500
  r141 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:29000 VFP_LO_REGS:29000 ALL_REGS:29000 MEM:15000
  r139 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:29000 VFP_LO_REGS:29000 ALL_REGS:29000 MEM:15000
  r138 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r137 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r136 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r135 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:100000 VFP_LO_REGS:100000 ALL_REGS:100000 MEM:61000
  r133 costs: LO_REGS:0 HI_REGS:4000 CALLER_SAVE_REGS:4000 EVEN_REG:4000 GENERAL_REGS:4000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r132 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r130 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r126 costs: LO_REGS:0 HI_REGS:500 CALLER_SAVE_REGS:500 EVEN_REG:500 GENERAL_REGS:500 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r125 costs: LO_REGS:0 HI_REGS:500 CALLER_SAVE_REGS:500 EVEN_REG:500 GENERAL_REGS:500 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r123 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r121 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r120 costs: LO_REGS:0 HI_REGS:500 CALLER_SAVE_REGS:500 EVEN_REG:500 GENERAL_REGS:500 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r119 costs: LO_REGS:0 HI_REGS:500 CALLER_SAVE_REGS:500 EVEN_REG:500 GENERAL_REGS:500 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r117 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r115 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r114 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:75000 VFP_LO_REGS:75000 ALL_REGS:75000 MEM:50000
  r113 costs: LO_REGS:2000 HI_REGS:4000 CALLER_SAVE_REGS:4000 EVEN_REG:4000 GENERAL_REGS:4000 VFP_D0_D7_REGS:90000 VFP_LO_REGS:90000 ALL_REGS:90000 MEM:60000


Pass 1 for finding pseudo/allocno costs

    r159: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r158: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r157: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r156: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r155: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r154: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r153: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r152: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r151: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r150: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r149: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r148: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r147: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r146: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r145: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r144: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r143: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r142: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r141: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r140: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r139: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r138: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r137: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r136: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r135: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r134: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r133: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r132: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r131: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r130: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r129: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r128: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r127: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r126: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r125: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r124: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r123: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r122: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r121: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r120: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r119: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r118: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r116: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r159 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r158 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r149 costs: GENERAL_REGS:0 MEM:50000
  r147 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r145 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r143 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r141 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r139 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r138 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r137 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r136 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r135 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:105000 VFP_LO_REGS:105000 ALL_REGS:105000 MEM:70000
  r133 costs: LO_REGS:0 HI_REGS:4000 CALLER_SAVE_REGS:4000 EVEN_REG:4000 GENERAL_REGS:4000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r132 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r130 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r126 costs: LO_REGS:0 HI_REGS:500 CALLER_SAVE_REGS:500 EVEN_REG:500 GENERAL_REGS:500 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r125 costs: LO_REGS:0 HI_REGS:500 CALLER_SAVE_REGS:500 EVEN_REG:500 GENERAL_REGS:500 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r123 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r121 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r120 costs: LO_REGS:0 HI_REGS:500 CALLER_SAVE_REGS:500 EVEN_REG:500 GENERAL_REGS:500 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r119 costs: LO_REGS:0 HI_REGS:500 CALLER_SAVE_REGS:500 EVEN_REG:500 GENERAL_REGS:500 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r117 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r115 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r114 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:75000 VFP_LO_REGS:75000 ALL_REGS:75000 MEM:50000
  r113 costs: LO_REGS:2000 HI_REGS:6000 CALLER_SAVE_REGS:6000 EVEN_REG:6000 GENERAL_REGS:4000 VFP_D0_D7_REGS:105000 VFP_LO_REGS:105000 ALL_REGS:90000 MEM:70000

;;   ======================================================
;;   -- basic block 2 from 121 to 53 -- before reload
;;   ======================================================

;;	  0--> b  0: i   9 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 121 r158=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i   2 r135=r158                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 122 r159=r1                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  18 r113=[r135]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 119 {cc=cmp(r159,0);r136=r159;}             :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i  15 loc {(cc==0)?0x4:0}                     :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  16 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  17 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  19 loc r113                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  20 loc r136                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  21 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  22 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  23 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  24 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  25 loc 0x4<<r136&0x1f                      :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  26 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  27 r130=[r113+0x20]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  28 r137=r136&0x1f                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  29 r139=0x4                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  30 r138=r139<<r137                         :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  32 r132=~r138&r130                         :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  33 [r113+0x20]=r132                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  34 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  35 r133=[r113+0x20]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 12--> b  0: i  36 [r113+0x20]=r133                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 12--> b  0: i  37 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i  38 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i  39 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i  40 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i  41 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 13--> b  0: i  42 r2=0                                    :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 14--> b  0: i  43 r1={(cc==0)?0x4:0}                      :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 15--> b  0: i  44 r0=r113                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 16--> b  0: i  45 {call [`TIM_CCxChannelCmd'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+0(-3)VFP_LO_REGS+0(0)
;;	 16--> b  0: i  46 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 16--> b  0: i  47 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 17--> b  0: i  48 r114=[r135]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 18--> b  0: i  50 r141=0x1111                             :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 19--> b  0: i  49 r115=[r114+0x20]                        :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	 21--> b  0: i  52 {cc=cmp(r115&r141,0);clobber scratch;}  :cortex_m4_ex:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	 22--> b  0: i  53 pc={(cc!=0)?L66:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 22
;;   new head = 9
;;   new tail = 53

;;   ======================================================
;;   -- basic block 3 from 55 to 60 -- before reload
;;   ======================================================

;;	  0--> b  0: i  55 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  56 r117=[r114+0x20]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  57 r143=0x4444                             :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  59 {cc=cmp(r117&r143,0);clobber scratch;}  :cortex_m4_ex:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  60 pc={(cc!=0)?L66:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 55
;;   new tail = 60

;;   ======================================================
;;   -- basic block 4 from 62 to 65 -- before reload
;;   ======================================================

;;	  0--> b  0: i  62 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  63 r119=[r114+0x44]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  64 r120=r119&0xffffffffffff7fff            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  65 [r114+0x44]=r120                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 62
;;   new tail = 65

;;   ======================================================
;;   -- basic block 5 from 68 to 75 -- before reload
;;   ======================================================

;;	  0--> b  0: i  68 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  69 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  70 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  71 r121=[r114+0x20]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  72 r145=0x1111                             :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  74 {cc=cmp(r121&r145,0);clobber scratch;}  :cortex_m4_ex:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  75 pc={(cc!=0)?L88:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 68
;;   new tail = 75

;;   ======================================================
;;   -- basic block 6 from 77 to 82 -- before reload
;;   ======================================================

;;	  0--> b  0: i  77 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  78 r123=[r114+0x20]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  79 r147=0x4444                             :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  81 {cc=cmp(r123&r147,0);clobber scratch;}  :cortex_m4_ex:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  82 pc={(cc!=0)?L88:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 77
;;   new tail = 82

;;   ======================================================
;;   -- basic block 7 from 84 to 87 -- before reload
;;   ======================================================

;;	  0--> b  0: i  84 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  85 r125=[r114]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  86 r126=r125&0xfffffffffffffffe            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  87 [r114]=r126                             :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 84
;;   new tail = 87

;;   ======================================================
;;   -- basic block 8 from 90 to 113 -- before reload
;;   ======================================================

;;	  0--> b  0: i  90 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  91 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  92 r149=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  94 [r135+0x3e]=r149#0                      :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  95 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 112 r0=0                                    :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  98 [r135+0x3f]=r149#0                      :cortex_m4_a:@GENERAL_REGS+0(0)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i  99 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 102 [r135+0x44]=r149#0                      :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 103 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 106 [r135+0x45]=r149#0                      :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 107 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 113 use r0                                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 6
;;   new head = 90
;;   new tail = 113


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_OnePulseN_Stop

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={4d,4u} r1={3d,2u} r2={3d,1u} r3={2d} r7={1d,8u} r12={2d} r13={1d,9u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={6d,6u} r101={1d} r102={1d,8u} r103={1d,7u} r104={1d} r105={1d} r106={1d} r113={1d,6u} r114={1d,8u} r115={1d,1u} r117={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r123={1d,1u} r125={1d,1u} r126={1d,1u} r130={1d,1u} r132={1d,1u} r133={1d,1u} r135={1d,6u} r136={1d,3u} r137={1d,1u,1e} r138={1d,1u} r139={1d,1u} r141={1d,1u} r143={1d,1u} r145={1d,1u} r147={1d,1u} r149={1d,4u} r158={1d,1u} r159={1d,2u} 
;;    total ref usage 234{140d,93u,1e} in 80{79 regular + 1 call} insns.
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 7 4 2 NOTE_INSN_DELETED)
(note 4 3 120 2 NOTE_INSN_FUNCTION_BEG)
(note 120 4 31 2 NOTE_INSN_DELETED)
(note 31 120 51 2 NOTE_INSN_DELETED)
(note 51 31 9 2 NOTE_INSN_DELETED)
(debug_insn 9 51 121 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1746:3 -1
     (nil))
(insn 121 9 2 2 (set (reg:SI 158)
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1745:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(insn 2 121 122 2 (set (reg/v/f:SI 135 [ htim ])
        (reg:SI 158)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1745:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 158)
        (nil)))
(insn 122 2 18 2 (set (reg:SI 159)
        (reg:SI 1 r1 [ OutputChannel ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1745:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ OutputChannel ])
        (nil)))
(insn 18 122 119 2 (set (reg/f:SI 113 [ _1 ])
        (mem/f:SI (reg/v/f:SI 135 [ htim ]) [3 htim_20(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1752:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 119 18 15 2 (parallel [
            (set (reg:CC 100 cc)
                (compare:CC (reg:SI 159)
                    (const_int 0 [0])))
            (set (reg/v:SI 136 [ OutputChannel ])
                (reg:SI 159))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1746:77 260 {*movsi_compare0}
     (expr_list:REG_DEAD (reg:SI 159)
        (nil)))
(debug_insn 15 119 16 2 (var_location:SI input_channel (if_then_else:SI (eq (reg:CC 100 cc)
            (const_int 0 [0]))
        (const_int 4 [0x4])
        (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1746:12 -1
     (nil))
(debug_insn 16 15 17 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1749:3 -1
     (nil))
(debug_insn 17 16 19 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1752:3 -1
     (nil))
(debug_insn 19 17 20 2 (var_location:SI TIMx (reg/f:SI 113 [ _1 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1752:3 -1
     (nil))
(debug_insn 20 19 21 2 (var_location:SI Channel (reg/v:SI 136 [ OutputChannel ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1752:3 -1
     (nil))
(debug_insn 21 20 22 2 (var_location:SI ChannelNState (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1752:3 -1
     (nil))
(debug_insn 22 21 23 2 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3678:13 -1
     (nil))
(debug_insn 23 22 24 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3680:3 -1
     (nil))
(debug_insn 24 23 25 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:3 -1
     (nil))
(debug_insn 25 24 26 2 (var_location:SI tmp (ashift:SI (const_int 4 [0x4])
        (and:SI (reg/v:SI 136 [ OutputChannel ])
            (const_int 31 [0x1f])))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 -1
     (nil))
(debug_insn 26 25 27 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:3 -1
     (nil))
(insn 27 26 28 2 (set (reg:SI 130 [ _30 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 32 [0x20])) [1 _1->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 28 27 29 2 (set (reg:SI 137)
        (and:SI (reg/v:SI 136 [ OutputChannel ])
            (const_int 31 [0x1f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:36 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 136 [ OutputChannel ])
        (nil)))
(insn 29 28 30 2 (set (reg:SI 139)
        (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 30 29 32 2 (set (reg:SI 138 [ tmp ])
        (ashift:SI (reg:SI 139)
            (reg:SI 137))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 139)
        (expr_list:REG_DEAD (reg:SI 137)
            (expr_list:REG_EQUAL (ashift:SI (const_int 4 [0x4])
                    (reg:SI 137))
                (nil)))))
(insn 32 30 33 2 (set (reg:SI 132 [ _32 ])
        (and:SI (not:SI (reg:SI 138 [ tmp ]))
            (reg:SI 130 [ _30 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 100 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg:SI 138 [ tmp ])
        (expr_list:REG_DEAD (reg:SI 130 [ _30 ])
            (nil))))
(insn 33 32 34 2 (set (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 32 [0x20])) [1 _1->CCER+0 S4 A32])
        (reg:SI 132 [ _32 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 132 [ _32 ])
        (nil)))
(debug_insn 34 33 35 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:3 -1
     (nil))
(insn 35 34 36 2 (set (reg:SI 133 [ _33 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 32 [0x20])) [1 _1->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 36 35 37 2 (set (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 32 [0x20])) [1 _1->CCER+0 S4 A32])
        (reg:SI 133 [ _33 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 133 [ _33 ])
        (nil)))
(debug_insn 37 36 38 2 (var_location:SI TIMx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1752:3 -1
     (nil))
(debug_insn 38 37 39 2 (var_location:SI Channel (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1752:3 -1
     (nil))
(debug_insn 39 38 40 2 (var_location:SI ChannelNState (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1752:3 -1
     (nil))
(debug_insn 40 39 41 2 (var_location:SI tmp (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1752:3 -1
     (nil))
(debug_insn 41 40 42 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1753:3 -1
     (nil))
(insn 42 41 43 2 (set (reg:SI 2 r2)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1753:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 43 42 44 2 (set (reg:SI 1 r1)
        (if_then_else:SI (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (const_int 4 [0x4])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1753:3 986 {*thumb2_movsicc_insn}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (nil)))
(insn 44 43 45 2 (set (reg:SI 0 r0)
        (reg/f:SI 113 [ _1 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1753:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 113 [ _1 ])
        (nil)))
(call_insn 45 44 46 2 (parallel [
            (call (mem:SI (symbol_ref:SI ("TIM_CCxChannelCmd") [flags 0x41]  <function_decl 0000000006c0d200 TIM_CCxChannelCmd>) [0 TIM_CCxChannelCmd S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1753:3 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_DEAD (reg:SI 0 r0)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("TIM_CCxChannelCmd") [flags 0x41]  <function_decl 0000000006c0d200 TIM_CCxChannelCmd>)
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(debug_insn 46 45 47 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1756:3 -1
     (nil))
(debug_insn 47 46 48 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1756:3 -1
     (nil))
(insn 48 47 50 2 (set (reg/f:SI 114 [ _2 ])
        (mem/f:SI (reg/v/f:SI 135 [ htim ]) [3 htim_20(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1756:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 50 48 49 2 (set (reg:SI 141)
        (const_int 4369 [0x1111])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1756:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 49 50 52 2 (set (reg:SI 115 [ _3 ])
        (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 32 [0x20])) [1 _2->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1756:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 52 49 53 2 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 115 [ _3 ])
                        (reg:SI 141))
                    (const_int 0 [0])))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1756:3 92 {*andsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 141)
        (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
            (nil))))
(jump_insn 53 52 54 2 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 66)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1756:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 66)
(note 54 53 58 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 58 54 55 3 NOTE_INSN_DELETED)
(debug_insn 55 58 56 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1756:3 -1
     (nil))
(insn 56 55 57 3 (set (reg:SI 117 [ _5 ])
        (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 32 [0x20])) [1 _2->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1756:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 57 56 59 3 (set (reg:SI 143)
        (const_int 17476 [0x4444])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1756:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 59 57 60 3 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 117 [ _5 ])
                        (reg:SI 143))
                    (const_int 0 [0])))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1756:3 92 {*andsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 143)
        (expr_list:REG_DEAD (reg:SI 117 [ _5 ])
            (nil))))
(jump_insn 60 59 61 3 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 66)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1756:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 66)
(note 61 60 62 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 62 61 63 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1756:3 -1
     (nil))
(insn 63 62 64 4 (set (reg:SI 119 [ _7 ])
        (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 68 [0x44])) [1 _2->BDTR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1756:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 64 63 65 4 (set (reg:SI 120 [ _8 ])
        (and:SI (reg:SI 119 [ _7 ])
            (const_int -32769 [0xffffffffffff7fff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1756:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 119 [ _7 ])
        (nil)))
(insn 65 64 66 4 (set (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 68 [0x44])) [1 _2->BDTR+0 S4 A32])
        (reg:SI 120 [ _8 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1756:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 120 [ _8 ])
        (nil)))
(code_label 66 65 67 5 442 (nil) [2 uses])
(note 67 66 73 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(note 73 67 68 5 NOTE_INSN_DELETED)
(debug_insn 68 73 69 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1756:3 -1
     (nil))
(debug_insn 69 68 70 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1759:3 -1
     (nil))
(debug_insn 70 69 71 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1759:3 -1
     (nil))
(insn 71 70 72 5 (set (reg:SI 121 [ _9 ])
        (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 32 [0x20])) [1 _2->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1759:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 72 71 74 5 (set (reg:SI 145)
        (const_int 4369 [0x1111])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1759:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 74 72 75 5 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 121 [ _9 ])
                        (reg:SI 145))
                    (const_int 0 [0])))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1759:3 92 {*andsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 145)
        (expr_list:REG_DEAD (reg:SI 121 [ _9 ])
            (nil))))
(jump_insn 75 74 76 5 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 88)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1759:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 88)
(note 76 75 80 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(note 80 76 77 6 NOTE_INSN_DELETED)
(debug_insn 77 80 78 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1759:3 -1
     (nil))
(insn 78 77 79 6 (set (reg:SI 123 [ _11 ])
        (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 32 [0x20])) [1 _2->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1759:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 79 78 81 6 (set (reg:SI 147)
        (const_int 17476 [0x4444])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1759:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 81 79 82 6 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 123 [ _11 ])
                        (reg:SI 147))
                    (const_int 0 [0])))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1759:3 92 {*andsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 147)
        (expr_list:REG_DEAD (reg:SI 123 [ _11 ])
            (nil))))
(jump_insn 82 81 83 6 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 88)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1759:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 88)
(note 83 82 84 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 84 83 85 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1759:3 -1
     (nil))
(insn 85 84 86 7 (set (reg:SI 125 [ _13 ])
        (mem/v:SI (reg/f:SI 114 [ _2 ]) [1 _2->CR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1759:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 86 85 87 7 (set (reg:SI 126 [ _14 ])
        (and:SI (reg:SI 125 [ _13 ])
            (const_int -2 [0xfffffffffffffffe]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1759:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 125 [ _13 ])
        (nil)))
(insn 87 86 88 7 (set (mem/v:SI (reg/f:SI 114 [ _2 ]) [1 _2->CR1+0 S4 A32])
        (reg:SI 126 [ _14 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1759:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 126 [ _14 ])
        (expr_list:REG_DEAD (reg/f:SI 114 [ _2 ])
            (nil))))
(code_label 88 87 89 8 443 (nil) [2 uses])
(note 89 88 90 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 90 89 91 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1759:3 -1
     (nil))
(debug_insn 91 90 92 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1762:3 -1
     (nil))
(insn 92 91 94 8 (set (reg:SI 149)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1762:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 94 92 95 8 (set (mem/v:QI (plus:SI (reg/v/f:SI 135 [ htim ])
                (const_int 62 [0x3e])) [0 htim_20(D)->ChannelState[0]+0 S1 A16])
        (subreg:QI (reg:SI 149) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1762:3 263 {*arm_movqi_insn}
     (nil))
(debug_insn 95 94 112 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1763:3 -1
     (nil))
(insn 112 95 98 8 (set (reg/i:SI 0 r0)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1769:1 728 {*thumb2_movsi_vfp}
     (nil))
(insn 98 112 99 8 (set (mem/v:QI (plus:SI (reg/v/f:SI 135 [ htim ])
                (const_int 63 [0x3f])) [0 htim_20(D)->ChannelState[1]+0 S1 A8])
        (subreg:QI (reg:SI 149) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1763:3 263 {*arm_movqi_insn}
     (nil))
(debug_insn 99 98 102 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1764:3 -1
     (nil))
(insn 102 99 103 8 (set (mem/v:QI (plus:SI (reg/v/f:SI 135 [ htim ])
                (const_int 68 [0x44])) [0 htim_20(D)->ChannelNState[0]+0 S1 A32])
        (subreg:QI (reg:SI 149) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1764:3 263 {*arm_movqi_insn}
     (nil))
(debug_insn 103 102 106 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1765:3 -1
     (nil))
(insn 106 103 107 8 (set (mem/v:QI (plus:SI (reg/v/f:SI 135 [ htim ])
                (const_int 69 [0x45])) [0 htim_20(D)->ChannelNState[1]+0 S1 A8])
        (subreg:QI (reg:SI 149) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1765:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 149)
        (expr_list:REG_DEAD (reg/v/f:SI 135 [ htim ])
            (nil))))
(debug_insn 107 106 113 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1768:3 -1
     (nil))
(insn 113 107 127 8 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1769:1 -1
     (nil))
(note 127 113 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_OnePulseN_Start_IT (HAL_TIMEx_OnePulseN_Start_IT, funcdef_no=353, decl_uid=9510, cgraph_uid=357, symbol_order=356)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 9 n_edges 12 count 9 (    1)


HAL_TIMEx_OnePulseN_Start_IT

Dataflow summary:
def_info->table_size = 145, use_info->table_size = 106
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={4d,4u} r1={3d,2u} r2={3d,1u} r3={2d} r7={1d,8u} r12={2d} r13={1d,9u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={6d,5u} r101={1d} r102={1d,8u} r103={1d,7u} r104={1d} r105={1d} r106={1d} r113={1d,10u} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d,2u} r119={1d,1u} r120={1d,1u} r121={1d,2u} r122={1d,2u} r123={1d,2u} r124={1d,2u} r126={1d,3u} r127={1d,1u} r129={1d,1u} r130={1d,1u} r131={1d,1u} r132={3d,3u} r133={1d,10u} r134={1d,2u} r137={1d,2u} r140={1d,1u} r143={1d,1u} r146={1d,1u} r147={1d,4u} r155={1d,1u,1e} r156={1d,1u} r159={1d,1u} r160={1d,2u} 
;;    total ref usage 253{146d,106u,1e} in 90{89 regular + 1 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d3(0){ }d6(1){ }d9(2){ }d11(3){ }d12(7){ }d15(13){ }d17(14){ }d20(16){ }d22(17){ }d24(18){ }d26(19){ }d28(20){ }d30(21){ }d32(22){ }d34(23){ }d36(24){ }d38(25){ }d40(26){ }d42(27){ }d44(28){ }d46(29){ }d48(30){ }d50(31){ }d110(102){ }d111(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 7 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 121 122 123 124 132 133 134 137 140 143 146 159 160
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 121 122 123 124 132 133 134 137 140 143 146 159 160
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 123 124 132 133 134
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 123 124 132 133 134

( 2 )->[3]->( 8 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u23(7){ }u24(13){ }u25(102){ }u26(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 123 124 132 133 134
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 123 124 132 133 134
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 123 124 132 133 134
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 123 124 132 133 134

( 3 )->[4]->( 8 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u29(7){ }u30(13){ }u31(102){ }u32(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 123 124 132 133 134
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 123 124 132 133 134
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 124 132 133 134
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 124 132 133 134

( 4 )->[5]->( 8 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u35(7){ }u36(13){ }u37(102){ }u38(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 124 132 133 134
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 124 132 133 134
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 132 133 134
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 132 133 134

( 5 )->[6]->( 8 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u41(7){ }u42(13){ }u43(102){ }u44(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 132 133 134
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 132 133 134
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 113 114 115 116 117 118 119 120 126 127 129 130 131 132 147 155 156
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 132 133 134
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 113 114 115 116 117 118 119 120 126 127 129 130 131 132 147 155 156
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132

( 2 )->[7]->( 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u92(7){ }u93(13){ }u94(102){ }u95(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 132
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 132
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132

( 5 4 3 7 6 )->[8]->( 1 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u96(7){ }u97(13){ }u98(102){ }u99(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 8 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u102(0){ }u103(7){ }u104(13){ }u105(102){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 47 to worklist
  Adding insn 40 to worklist
  Adding insn 34 to worklist
  Adding insn 28 to worklist
  Adding insn 22 to worklist
  Adding insn 50 to worklist
  Adding insn 53 to worklist
  Adding insn 56 to worklist
  Adding insn 147 to worklist
  Adding insn 116 to worklist
  Adding insn 114 to worklist
  Adding insn 111 to worklist
  Adding insn 102 to worklist
  Adding insn 100 to worklist
  Adding insn 98 to worklist
  Adding insn 95 to worklist
  Adding insn 82 to worklist
  Adding insn 80 to worklist
  Adding insn 78 to worklist
  Adding insn 76 to worklist
  Adding insn 73 to worklist
  Adding insn 69 to worklist
  Adding insn 65 to worklist
  Adding insn 61 to worklist
  Adding insn 125 to worklist
Finished finding needed instructions:
processing block 8 lr out =  0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 124 to worklist
processing block 7 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132
  Adding insn 7 to worklist
processing block 6 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132
  Adding insn 8 to worklist
  Adding insn 115 to worklist
  Adding insn 113 to worklist
  Adding insn 110 to worklist
  Adding insn 109 to worklist
  Adding insn 108 to worklist
  Adding insn 101 to worklist
  Adding insn 97 to worklist
  Adding insn 92 to worklist
  Adding insn 91 to worklist
  Adding insn 90 to worklist
  Adding insn 81 to worklist
  Adding insn 77 to worklist
  Adding insn 75 to worklist
  Adding insn 59 to worklist
processing block 5 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 132 133 134
  Adding insn 55 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 124 132 133 134
  Adding insn 52 to worklist
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 123 124 132 133 134
  Adding insn 49 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 123 124 132 133 134
  Adding insn 46 to worklist
  Adding insn 42 to worklist
  Adding insn 36 to worklist
  Adding insn 30 to worklist
  Adding insn 24 to worklist
  Adding insn 144 to worklist
  Adding insn 143 to worklist
  Adding insn 146 to worklist
  Adding insn 2 to worklist
  Adding insn 145 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 9 n_edges 12 count 9 (    1)

Pass 0 for finding pseudo/allocno costs


  r160 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r159 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r156 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:1189 VFP_LO_REGS:1189 ALL_REGS:1189 MEM:615
  r155 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:1230 VFP_LO_REGS:1230 ALL_REGS:1230 MEM:820
  r147 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:1845
  r146 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:11000
  r143 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:11000
  r140 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:11000
  r137 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:21000
  r134 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:15615 VFP_LO_REGS:15615 ALL_REGS:15615 MEM:10410
  r133 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:73690 VFP_LO_REGS:73690 ALL_REGS:73690 MEM:43460
  r132 costs: LO_REGS:2082 HI_REGS:2082 CALLER_SAVE_REGS:2082 EVEN_REG:2082 GENERAL_REGS:2082 VFP_D0_D7_REGS:38189 VFP_LO_REGS:38189 ALL_REGS:38189 MEM:23115
  r131 costs: LO_REGS:0 HI_REGS:82 CALLER_SAVE_REGS:82 EVEN_REG:82 GENERAL_REGS:82 VFP_D0_D7_REGS:1230 VFP_LO_REGS:1230 ALL_REGS:1230 MEM:820
  r130 costs: LO_REGS:0 HI_REGS:82 CALLER_SAVE_REGS:82 EVEN_REG:82 GENERAL_REGS:82 VFP_D0_D7_REGS:1230 VFP_LO_REGS:1230 ALL_REGS:1230 MEM:820
  r129 costs: LO_REGS:0 HI_REGS:82 CALLER_SAVE_REGS:82 EVEN_REG:82 GENERAL_REGS:82 VFP_D0_D7_REGS:1230 VFP_LO_REGS:1230 ALL_REGS:1230 MEM:820
  r127 costs: LO_REGS:0 HI_REGS:82 CALLER_SAVE_REGS:82 EVEN_REG:82 GENERAL_REGS:82 VFP_D0_D7_REGS:1230 VFP_LO_REGS:1230 ALL_REGS:1230 MEM:820
  r126 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:1845 VFP_LO_REGS:1845 ALL_REGS:1845 MEM:1230
  r124 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:16875 VFP_LO_REGS:16875 ALL_REGS:16875 MEM:11250
  r123 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:18750 VFP_LO_REGS:18750 ALL_REGS:18750 MEM:12500
  r122 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:22500 VFP_LO_REGS:22500 ALL_REGS:22500 MEM:15000
  r121 costs: LO_REGS:82 HI_REGS:82 CALLER_SAVE_REGS:82 EVEN_REG:82 GENERAL_REGS:82 VFP_D0_D7_REGS:15615 VFP_LO_REGS:15615 ALL_REGS:15615 MEM:10410
  r120 costs: LO_REGS:0 HI_REGS:82 CALLER_SAVE_REGS:82 EVEN_REG:82 GENERAL_REGS:82 VFP_D0_D7_REGS:1230 VFP_LO_REGS:1230 ALL_REGS:1230 MEM:820
  r119 costs: LO_REGS:0 HI_REGS:82 CALLER_SAVE_REGS:82 EVEN_REG:82 GENERAL_REGS:82 VFP_D0_D7_REGS:1230 VFP_LO_REGS:1230 ALL_REGS:1230 MEM:820
  r118 costs: LO_REGS:0 HI_REGS:82 CALLER_SAVE_REGS:82 EVEN_REG:82 GENERAL_REGS:82 VFP_D0_D7_REGS:1845 VFP_LO_REGS:1845 ALL_REGS:1845 MEM:1230
  r117 costs: LO_REGS:0 HI_REGS:82 CALLER_SAVE_REGS:82 EVEN_REG:82 GENERAL_REGS:82 VFP_D0_D7_REGS:1230 VFP_LO_REGS:1230 ALL_REGS:1230 MEM:820
  r116 costs: LO_REGS:0 HI_REGS:82 CALLER_SAVE_REGS:82 EVEN_REG:82 GENERAL_REGS:82 VFP_D0_D7_REGS:1230 VFP_LO_REGS:1230 ALL_REGS:1230 MEM:820
  r115 costs: LO_REGS:0 HI_REGS:82 CALLER_SAVE_REGS:82 EVEN_REG:82 GENERAL_REGS:82 VFP_D0_D7_REGS:1230 VFP_LO_REGS:1230 ALL_REGS:1230 MEM:820
  r114 costs: LO_REGS:0 HI_REGS:82 CALLER_SAVE_REGS:82 EVEN_REG:82 GENERAL_REGS:82 VFP_D0_D7_REGS:1230 VFP_LO_REGS:1230 ALL_REGS:1230 MEM:820
  r113 costs: LO_REGS:82 HI_REGS:164 CALLER_SAVE_REGS:164 EVEN_REG:164 GENERAL_REGS:164 VFP_D0_D7_REGS:6150 VFP_LO_REGS:6150 ALL_REGS:6150 MEM:4100


Pass 1 for finding pseudo/allocno costs

    r160: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r159: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r158: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r157: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r156: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r155: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r154: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r153: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r152: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r151: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r150: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r149: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r148: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r147: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r146: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r145: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r144: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r143: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r142: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r141: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r140: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r139: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r138: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r137: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r136: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r135: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r134: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r133: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r132: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r131: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r130: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r129: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r128: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r127: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r126: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r125: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r124: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r123: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r122: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r121: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r120: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r119: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r118: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r116: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r160 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r159 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r156 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:1230 VFP_LO_REGS:1230 ALL_REGS:1230 MEM:820
  r155 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:1230 VFP_LO_REGS:1230 ALL_REGS:1230 MEM:820
  r147 costs: GENERAL_REGS:0 MEM:2050
  r146 costs: GENERAL_REGS:0 MEM:20000
  r143 costs: GENERAL_REGS:0 MEM:20000
  r140 costs: GENERAL_REGS:0 MEM:20000
  r137 costs: GENERAL_REGS:0 MEM:30000
  r134 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:15615 VFP_LO_REGS:15615 ALL_REGS:15615 MEM:10410
  r133 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:78690 VFP_LO_REGS:78690 ALL_REGS:78690 MEM:52460
  r132 costs: GENERAL_REGS:2082 VFP_D0_D7_REGS:54345 VFP_LO_REGS:54345 ALL_REGS:38730 MEM:36230
  r131 costs: LO_REGS:0 HI_REGS:82 CALLER_SAVE_REGS:82 EVEN_REG:82 GENERAL_REGS:82 VFP_D0_D7_REGS:1230 VFP_LO_REGS:1230 ALL_REGS:1230 MEM:820
  r130 costs: LO_REGS:0 HI_REGS:82 CALLER_SAVE_REGS:82 EVEN_REG:82 GENERAL_REGS:82 VFP_D0_D7_REGS:1230 VFP_LO_REGS:1230 ALL_REGS:1230 MEM:820
  r129 costs: LO_REGS:0 HI_REGS:82 CALLER_SAVE_REGS:82 EVEN_REG:82 GENERAL_REGS:82 VFP_D0_D7_REGS:1230 VFP_LO_REGS:1230 ALL_REGS:1230 MEM:820
  r127 costs: LO_REGS:0 HI_REGS:82 CALLER_SAVE_REGS:82 EVEN_REG:82 GENERAL_REGS:82 VFP_D0_D7_REGS:1230 VFP_LO_REGS:1230 ALL_REGS:1230 MEM:820
  r126 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:1845 VFP_LO_REGS:1845 ALL_REGS:1845 MEM:1230
  r124 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:16875 VFP_LO_REGS:16875 ALL_REGS:16875 MEM:11250
  r123 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:18750 VFP_LO_REGS:18750 ALL_REGS:18750 MEM:12500
  r122 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:22500 VFP_LO_REGS:22500 ALL_REGS:22500 MEM:15000
  r121 costs: GENERAL_REGS:82 VFP_D0_D7_REGS:16230 VFP_LO_REGS:16230 ALL_REGS:15615 MEM:10820
  r120 costs: LO_REGS:0 HI_REGS:82 CALLER_SAVE_REGS:82 EVEN_REG:82 GENERAL_REGS:82 VFP_D0_D7_REGS:1230 VFP_LO_REGS:1230 ALL_REGS:1230 MEM:820
  r119 costs: LO_REGS:0 HI_REGS:82 CALLER_SAVE_REGS:82 EVEN_REG:82 GENERAL_REGS:82 VFP_D0_D7_REGS:1230 VFP_LO_REGS:1230 ALL_REGS:1230 MEM:820
  r118 costs: LO_REGS:0 HI_REGS:82 CALLER_SAVE_REGS:82 EVEN_REG:82 GENERAL_REGS:82 VFP_D0_D7_REGS:1845 VFP_LO_REGS:1845 ALL_REGS:1845 MEM:1230
  r117 costs: LO_REGS:0 HI_REGS:82 CALLER_SAVE_REGS:82 EVEN_REG:82 GENERAL_REGS:82 VFP_D0_D7_REGS:1230 VFP_LO_REGS:1230 ALL_REGS:1230 MEM:820
  r116 costs: LO_REGS:0 HI_REGS:82 CALLER_SAVE_REGS:82 EVEN_REG:82 GENERAL_REGS:82 VFP_D0_D7_REGS:1230 VFP_LO_REGS:1230 ALL_REGS:1230 MEM:820
  r115 costs: LO_REGS:0 HI_REGS:82 CALLER_SAVE_REGS:82 EVEN_REG:82 GENERAL_REGS:82 VFP_D0_D7_REGS:1230 VFP_LO_REGS:1230 ALL_REGS:1230 MEM:820
  r114 costs: LO_REGS:0 HI_REGS:82 CALLER_SAVE_REGS:82 EVEN_REG:82 GENERAL_REGS:82 VFP_D0_D7_REGS:1230 VFP_LO_REGS:1230 ALL_REGS:1230 MEM:820
  r113 costs: LO_REGS:82 HI_REGS:246 CALLER_SAVE_REGS:246 EVEN_REG:246 GENERAL_REGS:164 VFP_D0_D7_REGS:6765 VFP_LO_REGS:6765 ALL_REGS:6150 MEM:4510

;;   ======================================================
;;   -- basic block 2 from 145 to 47 -- before reload
;;   ======================================================

;;	  0--> b  0: i  13 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 145 r159=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i   2 r133=r159                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 146 r160=r1                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  22 r137=zxn([r133+0x3e])                   :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  28 r140=zxn([r133+0x3f])                   :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  34 r143=zxn([r133+0x44])                   :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 143 {cc=cmp(r160,0);r134=r160;}             :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  7--> b  0: i 144 r121={(cc==0)?0x4:0}                    :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  19 loc r121                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  20 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  30 r122=zxn(r140#0)                        :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  36 r123=zxn(r143#0)                        :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  40 r146=zxn([r133+0x45])                   :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 12--> b  0: i  42 r124=zxn(r146#0)                        :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 13--> b  0: i  24 r132=zxn(r137#0)                        :cortex_m4_ex:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	 13--> b  0: i  25 loc r132#0                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 13--> b  0: i  26 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 13--> b  0: i  31 loc r122#0                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 13--> b  0: i  32 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 13--> b  0: i  37 loc r123#0                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 13--> b  0: i  38 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 13--> b  0: i  43 loc r124#0                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 13--> b  0: i  44 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 13--> b  0: i  45 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 14--> b  0: i  46 cc=cmp(r137,0x1)                        :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 15--> b  0: i  47 pc={(cc!=0)?L134:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 15
;;   new head = 13
;;   new tail = 47

;;   ======================================================
;;   -- basic block 3 from 49 to 50 -- before reload
;;   ======================================================

;;	  0--> b  0: i  49 cc=cmp(r122,0x1)                        :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  50 pc={(cc!=0)?L118:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 49
;;   new tail = 50

;;   ======================================================
;;   -- basic block 4 from 52 to 53 -- before reload
;;   ======================================================

;;	  0--> b  0: i  52 cc=cmp(r123,0x1)                        :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  53 pc={(cc!=0)?L118:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 52
;;   new tail = 53

;;   ======================================================
;;   -- basic block 5 from 55 to 56 -- before reload
;;   ======================================================

;;	  0--> b  0: i  55 cc=cmp(r124,0x1)                        :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  56 pc={(cc!=0)?L118:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 55
;;   new tail = 56

;;   ======================================================
;;   -- basic block 6 from 58 to 147 -- before reload
;;   ======================================================

;;	  0--> b  0: i  58 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  59 r147=0x2                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  61 [r133+0x3e]=r147#0                      :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  62 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  65 [r133+0x3f]=r147#0                      :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  66 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  69 [r133+0x44]=r147#0                      :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  70 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  73 [r133+0x45]=r147#0                      :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  74 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  75 r113=[r133]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  90 r155=r134&0x1f                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 108 r2=r132                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 109 r1=r121                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  76 r114=[r113+0xc]                         :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	 11--> b  0: i  77 r115=r114|0x2                           :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i  78 [r113+0xc]=r115                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 12--> b  0: i  79 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 13--> b  0: i  80 r116=[r113+0xc]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 15--> b  0: i  81 r117=r116|0x4                           :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 16--> b  0: i  82 [r113+0xc]=r117                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 16--> b  0: i  83 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 16--> b  0: i  84 loc r113                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 16--> b  0: i  85 loc r134                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 16--> b  0: i  86 loc 0x4                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 16--> b  0: i  87 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 16--> b  0: i  88 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 16--> b  0: i  89 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 17--> b  0: i  95 r127=[r113+0x20]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 18--> b  0: i  91 r156=0x4                                :cortex_m4_ex:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	 19--> b  0: i  92 r126=r156<<r155                         :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 19--> b  0: i  93 loc r126                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 19--> b  0: i  94 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 20--> b  0: i  97 r129=~r126&r127                         :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 21--> b  0: i  98 [r113+0x20]=r129                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 21--> b  0: i  99 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 22--> b  0: i 100 r130=[r113+0x20]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 24--> b  0: i 101 r131=r126|r130                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 25--> b  0: i 102 [r113+0x20]=r131                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 25--> b  0: i 103 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 25--> b  0: i 104 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 25--> b  0: i 105 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 25--> b  0: i 106 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 25--> b  0: i 107 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 26--> b  0: i 110 r0=r113                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 27--> b  0: i 111 {call [`TIM_CCxChannelCmd'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+0(-3)VFP_LO_REGS+0(0)
;;	 27--> b  0: i 112 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 28--> b  0: i 113 r118=[r133]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 29--> b  0: i   8 r132=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 30--> b  0: i 114 r119=[r118+0x44]                        :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	 32--> b  0: i 115 r120=r119|0x8000                        :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 33--> b  0: i 116 [r118+0x44]=r120                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	 33--> b  0: i 117 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 34--> b  0: i 147 pc=L118                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 34
;;   new head = 58
;;   new tail = 147

;;   ======================================================
;;   -- basic block 7 from 7 to 7 -- before reload
;;   ======================================================

;;	  0--> b  0: i   7 r132=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 7
;;   new tail = 7

;;   ======================================================
;;   -- basic block 8 from 124 to 125 -- before reload
;;   ======================================================

;;	  0--> b  0: i 124 r0=r132                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 125 use r0                                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 124
;;   new tail = 125


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_OnePulseN_Start_IT

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={4d,4u} r1={3d,2u} r2={3d,1u} r3={2d} r7={1d,8u} r12={2d} r13={1d,9u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={6d,5u} r101={1d} r102={1d,8u} r103={1d,7u} r104={1d} r105={1d} r106={1d} r113={1d,10u} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d,2u} r119={1d,1u} r120={1d,1u} r121={1d,2u} r122={1d,2u} r123={1d,2u} r124={1d,2u} r126={1d,3u} r127={1d,1u} r129={1d,1u} r130={1d,1u} r131={1d,1u} r132={3d,3u} r133={1d,10u} r134={1d,2u} r137={1d,2u} r140={1d,1u} r143={1d,1u} r146={1d,1u} r147={1d,4u} r155={1d,1u,1e} r156={1d,1u} r159={1d,1u} r160={1d,2u} 
;;    total ref usage 253{146d,106u,1e} in 90{89 regular + 1 call} insns.
(note 1 0 11 NOTE_INSN_DELETED)
(note 11 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 11 4 2 NOTE_INSN_DELETED)
(note 4 3 13 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 13 4 145 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1785:3 -1
     (nil))
(insn 145 13 2 2 (set (reg:SI 159)
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1784:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(insn 2 145 146 2 (set (reg/v/f:SI 133 [ htim ])
        (reg:SI 159)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1784:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 159)
        (nil)))
(insn 146 2 22 2 (set (reg:SI 160)
        (reg:SI 1 r1 [ OutputChannel ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1784:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ OutputChannel ])
        (nil)))
(insn 22 146 28 2 (set (reg:SI 137 [ htim_14(D)->ChannelState[0] ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 133 [ htim ])
                    (const_int 62 [0x3e])) [0 htim_14(D)->ChannelState[0]+0 S1 A16]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1786:31 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 28 22 34 2 (set (reg:SI 140 [ htim_14(D)->ChannelState[1] ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 133 [ htim ])
                    (const_int 63 [0x3f])) [0 htim_14(D)->ChannelState[1]+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1787:31 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 34 28 143 2 (set (reg:SI 143 [ htim_14(D)->ChannelNState[0] ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 133 [ htim ])
                    (const_int 68 [0x44])) [0 htim_14(D)->ChannelNState[0]+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1788:31 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 143 34 144 2 (parallel [
            (set (reg:CC 100 cc)
                (compare:CC (reg:SI 160)
                    (const_int 0 [0])))
            (set (reg/v:SI 134 [ OutputChannel ])
                (reg:SI 160))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1785:77 260 {*movsi_compare0}
     (expr_list:REG_DEAD (reg:SI 160)
        (nil)))
(insn 144 143 19 2 (set (reg:SI 121 [ iftmp.71_9 ])
        (if_then_else:SI (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (const_int 4 [0x4])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1785:77 986 {*thumb2_movsicc_insn}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (nil)))
(debug_insn 19 144 20 2 (var_location:SI input_channel (reg:SI 121 [ iftmp.71_9 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1785:12 -1
     (nil))
(debug_insn 20 19 30 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1786:3 -1
     (nil))
(insn 30 20 36 2 (set (reg/v:SI 122 [ channel_2_state ])
        (zero_extend:SI (subreg:QI (reg:SI 140 [ htim_14(D)->ChannelState[1] ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1787:31 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 140 [ htim_14(D)->ChannelState[1] ])
        (nil)))
(insn 36 30 40 2 (set (reg/v:SI 123 [ complementary_channel_1_state ])
        (zero_extend:SI (subreg:QI (reg:SI 143 [ htim_14(D)->ChannelNState[0] ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1788:31 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 143 [ htim_14(D)->ChannelNState[0] ])
        (nil)))
(insn 40 36 42 2 (set (reg:SI 146 [ htim_14(D)->ChannelNState[1] ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 133 [ htim ])
                    (const_int 69 [0x45])) [0 htim_14(D)->ChannelNState[1]+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1789:31 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 42 40 24 2 (set (reg/v:SI 124 [ complementary_channel_2_state ])
        (zero_extend:SI (subreg:QI (reg:SI 146 [ htim_14(D)->ChannelNState[1] ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1789:31 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 146 [ htim_14(D)->ChannelNState[1] ])
        (nil)))
(insn 24 42 25 2 (set (reg/v:SI 132 [ <retval> ])
        (zero_extend:SI (subreg:QI (reg:SI 137 [ htim_14(D)->ChannelState[0] ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1786:31 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(debug_insn 25 24 26 2 (var_location:QI channel_1_state (subreg:QI (reg/v:SI 132 [ <retval> ]) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1786:31 -1
     (nil))
(debug_insn 26 25 31 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1787:3 -1
     (nil))
(debug_insn 31 26 32 2 (var_location:QI channel_2_state (subreg:QI (reg/v:SI 122 [ channel_2_state ]) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1787:31 -1
     (nil))
(debug_insn 32 31 37 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1788:3 -1
     (nil))
(debug_insn 37 32 38 2 (var_location:QI complementary_channel_1_state (subreg:QI (reg/v:SI 123 [ complementary_channel_1_state ]) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1788:31 -1
     (nil))
(debug_insn 38 37 43 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1789:3 -1
     (nil))
(debug_insn 43 38 44 2 (var_location:QI complementary_channel_2_state (subreg:QI (reg/v:SI 124 [ complementary_channel_2_state ]) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1789:31 -1
     (nil))
(debug_insn 44 43 45 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1792:3 -1
     (nil))
(debug_insn 45 44 46 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1795:3 -1
     (nil))
(insn 46 45 47 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 137 [ htim_14(D)->ChannelState[0] ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1795:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 137 [ htim_14(D)->ChannelState[0] ])
        (nil)))
(jump_insn 47 46 48 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 134)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1795:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 134)
(note 48 47 49 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 49 48 50 3 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 122 [ channel_2_state ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1796:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 122 [ channel_2_state ])
        (nil)))
(jump_insn 50 49 51 3 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 118)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1796:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 118)
(note 51 50 52 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 52 51 53 4 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 123 [ complementary_channel_1_state ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1797:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 123 [ complementary_channel_1_state ])
        (nil)))
(jump_insn 53 52 54 4 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 118)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1797:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 118)
(note 54 53 55 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 55 54 56 5 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 124 [ complementary_channel_2_state ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1798:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 124 [ complementary_channel_2_state ])
        (nil)))
(jump_insn 56 55 57 5 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 118)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1798:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 719407028 (nil)))
 -> 118)
(note 57 56 96 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(note 96 57 58 6 NOTE_INSN_DELETED)
(debug_insn 58 96 59 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1804:3 -1
     (nil))
(insn 59 58 61 6 (set (reg:SI 147)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1804:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 61 59 62 6 (set (mem/v:QI (plus:SI (reg/v/f:SI 133 [ htim ])
                (const_int 62 [0x3e])) [0 htim_14(D)->ChannelState[0]+0 S1 A16])
        (subreg:QI (reg:SI 147) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1804:3 263 {*arm_movqi_insn}
     (nil))
(debug_insn 62 61 65 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1805:3 -1
     (nil))
(insn 65 62 66 6 (set (mem/v:QI (plus:SI (reg/v/f:SI 133 [ htim ])
                (const_int 63 [0x3f])) [0 htim_14(D)->ChannelState[1]+0 S1 A8])
        (subreg:QI (reg:SI 147) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1805:3 263 {*arm_movqi_insn}
     (nil))
(debug_insn 66 65 69 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1806:3 -1
     (nil))
(insn 69 66 70 6 (set (mem/v:QI (plus:SI (reg/v/f:SI 133 [ htim ])
                (const_int 68 [0x44])) [0 htim_14(D)->ChannelNState[0]+0 S1 A32])
        (subreg:QI (reg:SI 147) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1806:3 263 {*arm_movqi_insn}
     (nil))
(debug_insn 70 69 73 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1807:3 -1
     (nil))
(insn 73 70 74 6 (set (mem/v:QI (plus:SI (reg/v/f:SI 133 [ htim ])
                (const_int 69 [0x45])) [0 htim_14(D)->ChannelNState[1]+0 S1 A8])
        (subreg:QI (reg:SI 147) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1807:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 147)
        (nil)))
(debug_insn 74 73 75 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1810:3 -1
     (nil))
(insn 75 74 90 6 (set (reg/f:SI 113 [ _1 ])
        (mem/f:SI (reg/v/f:SI 133 [ htim ]) [3 htim_14(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1810:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 90 75 108 6 (set (reg:SI 155)
        (and:SI (reg/v:SI 134 [ OutputChannel ])
            (const_int 31 [0x1f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:36 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 134 [ OutputChannel ])
        (nil)))
(insn 108 90 109 6 (set (reg:SI 2 r2)
        (reg/v:SI 132 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1817:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 132 [ <retval> ])
        (expr_list:REG_EQUAL (const_int 1 [0x1])
            (nil))))
(insn 109 108 76 6 (set (reg:SI 1 r1)
        (reg:SI 121 [ iftmp.71_9 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1817:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 121 [ iftmp.71_9 ])
        (nil)))
(insn 76 109 77 6 (set (reg:SI 114 [ _2 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 12 [0xc])) [1 _1->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1810:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 77 76 78 6 (set (reg:SI 115 [ _3 ])
        (ior:SI (reg:SI 114 [ _2 ])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1810:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(insn 78 77 79 6 (set (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 12 [0xc])) [1 _1->DIER+0 S4 A32])
        (reg:SI 115 [ _3 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1810:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (nil)))
(debug_insn 79 78 80 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1813:3 -1
     (nil))
(insn 80 79 81 6 (set (reg:SI 116 [ _4 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 12 [0xc])) [1 _1->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1813:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 81 80 82 6 (set (reg:SI 117 [ _5 ])
        (ior:SI (reg:SI 116 [ _4 ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1813:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
        (nil)))
(insn 82 81 83 6 (set (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 12 [0xc])) [1 _1->DIER+0 S4 A32])
        (reg:SI 117 [ _5 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1813:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 117 [ _5 ])
        (nil)))
(debug_insn 83 82 84 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1816:3 -1
     (nil))
(debug_insn 84 83 85 6 (var_location:SI TIMx (reg/f:SI 113 [ _1 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1816:3 -1
     (nil))
(debug_insn 85 84 86 6 (var_location:SI Channel (reg/v:SI 134 [ OutputChannel ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1816:3 -1
     (nil))
(debug_insn 86 85 87 6 (var_location:SI ChannelNState (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1816:3 -1
     (nil))
(debug_insn 87 86 88 6 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3678:13 -1
     (nil))
(debug_insn 88 87 89 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3680:3 -1
     (nil))
(debug_insn 89 88 95 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:3 -1
     (nil))
(insn 95 89 91 6 (set (reg:SI 127 [ _29 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 32 [0x20])) [1 _1->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 91 95 92 6 (set (reg:SI 156)
        (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 92 91 93 6 (set (reg/v:SI 126 [ tmp ])
        (ashift:SI (reg:SI 156)
            (reg:SI 155))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 156)
        (expr_list:REG_DEAD (reg:SI 155)
            (expr_list:REG_EQUAL (ashift:SI (const_int 4 [0x4])
                    (reg:SI 155))
                (nil)))))
(debug_insn 93 92 94 6 (var_location:SI tmp (reg/v:SI 126 [ tmp ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 -1
     (nil))
(debug_insn 94 93 97 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:3 -1
     (nil))
(insn 97 94 98 6 (set (reg:SI 129 [ _31 ])
        (and:SI (not:SI (reg/v:SI 126 [ tmp ]))
            (reg:SI 127 [ _29 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 100 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg:SI 127 [ _29 ])
        (nil)))
(insn 98 97 99 6 (set (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 32 [0x20])) [1 _1->CCER+0 S4 A32])
        (reg:SI 129 [ _31 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 129 [ _31 ])
        (nil)))
(debug_insn 99 98 100 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:3 -1
     (nil))
(insn 100 99 101 6 (set (reg:SI 130 [ _32 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 32 [0x20])) [1 _1->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 101 100 102 6 (set (reg:SI 131 [ _33 ])
        (ior:SI (reg/v:SI 126 [ tmp ])
            (reg:SI 130 [ _32 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:14 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 130 [ _32 ])
        (expr_list:REG_DEAD (reg/v:SI 126 [ tmp ])
            (nil))))
(insn 102 101 103 6 (set (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 32 [0x20])) [1 _1->CCER+0 S4 A32])
        (reg:SI 131 [ _33 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 131 [ _33 ])
        (nil)))
(debug_insn 103 102 104 6 (var_location:SI TIMx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1816:3 -1
     (nil))
(debug_insn 104 103 105 6 (var_location:SI Channel (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1816:3 -1
     (nil))
(debug_insn 105 104 106 6 (var_location:SI ChannelNState (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1816:3 -1
     (nil))
(debug_insn 106 105 107 6 (var_location:SI tmp (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1816:3 -1
     (nil))
(debug_insn 107 106 110 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1817:3 -1
     (nil))
(insn 110 107 111 6 (set (reg:SI 0 r0)
        (reg/f:SI 113 [ _1 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1817:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 113 [ _1 ])
        (nil)))
(call_insn 111 110 112 6 (parallel [
            (call (mem:SI (symbol_ref:SI ("TIM_CCxChannelCmd") [flags 0x41]  <function_decl 0000000006c0d200 TIM_CCxChannelCmd>) [0 TIM_CCxChannelCmd S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1817:3 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_DEAD (reg:SI 0 r0)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("TIM_CCxChannelCmd") [flags 0x41]  <function_decl 0000000006c0d200 TIM_CCxChannelCmd>)
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(debug_insn 112 111 113 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1820:3 -1
     (nil))
(insn 113 112 8 6 (set (reg/f:SI 118 [ _6 ])
        (mem/f:SI (reg/v/f:SI 133 [ htim ]) [3 htim_14(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1820:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 133 [ htim ])
        (nil)))
(insn 8 113 114 6 (set (reg/v:SI 132 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1823:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 114 8 115 6 (set (reg:SI 119 [ _7 ])
        (mem/v:SI (plus:SI (reg/f:SI 118 [ _6 ])
                (const_int 68 [0x44])) [1 _6->BDTR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1820:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 115 114 116 6 (set (reg:SI 120 [ _8 ])
        (ior:SI (reg:SI 119 [ _7 ])
            (const_int 32768 [0x8000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1820:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 119 [ _7 ])
        (nil)))
(insn 116 115 117 6 (set (mem/v:SI (plus:SI (reg/f:SI 118 [ _6 ])
                (const_int 68 [0x44])) [1 _6->BDTR+0 S4 A32])
        (reg:SI 120 [ _8 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1820:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 120 [ _8 ])
        (expr_list:REG_DEAD (reg/f:SI 118 [ _6 ])
            (nil))))
(debug_insn 117 116 147 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1823:3 -1
     (nil))
(jump_insn 147 117 148 6 (set (pc)
        (label_ref 118)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1823:10 284 {*arm_jump}
     (nil)
 -> 118)
(barrier 148 147 134)
(code_label 134 148 133 7 451 (nil) [1 uses])
(note 133 134 7 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 7 133 118 7 (set (reg/v:SI 132 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1800:12 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 118 7 119 8 449 (nil) [4 uses])
(note 119 118 124 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 124 119 125 8 (set (reg/i:SI 0 r0)
        (reg/v:SI 132 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1824:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 132 [ <retval> ])
        (nil)))
(insn 125 124 149 8 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1824:1 -1
     (nil))
(note 149 125 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_OnePulseN_Stop_IT (HAL_TIMEx_OnePulseN_Stop_IT, funcdef_no=354, decl_uid=9513, cgraph_uid=358, symbol_order=357)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs


  r163 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r162 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r153 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:45000
  r151 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:14500 VFP_LO_REGS:14500 ALL_REGS:14500 MEM:7500
  r149 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:29000 VFP_LO_REGS:29000 ALL_REGS:29000 MEM:15000
  r147 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:14500 VFP_LO_REGS:14500 ALL_REGS:14500 MEM:7500
  r145 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:29000 VFP_LO_REGS:29000 ALL_REGS:29000 MEM:15000
  r143 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:29000 VFP_LO_REGS:29000 ALL_REGS:29000 MEM:15000
  r142 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r141 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r140 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r139 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:100000 VFP_LO_REGS:100000 ALL_REGS:100000 MEM:61000
  r137 costs: LO_REGS:0 HI_REGS:4000 CALLER_SAVE_REGS:4000 EVEN_REG:4000 GENERAL_REGS:4000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r136 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r134 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r130 costs: LO_REGS:0 HI_REGS:500 CALLER_SAVE_REGS:500 EVEN_REG:500 GENERAL_REGS:500 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r129 costs: LO_REGS:0 HI_REGS:500 CALLER_SAVE_REGS:500 EVEN_REG:500 GENERAL_REGS:500 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r127 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r125 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r124 costs: LO_REGS:0 HI_REGS:500 CALLER_SAVE_REGS:500 EVEN_REG:500 GENERAL_REGS:500 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r123 costs: LO_REGS:0 HI_REGS:500 CALLER_SAVE_REGS:500 EVEN_REG:500 GENERAL_REGS:500 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r121 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r119 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r118 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:75000 VFP_LO_REGS:75000 ALL_REGS:75000 MEM:50000
  r117 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r116 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r115 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r114 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r113 costs: LO_REGS:2000 HI_REGS:4000 CALLER_SAVE_REGS:4000 EVEN_REG:4000 GENERAL_REGS:4000 VFP_D0_D7_REGS:150000 VFP_LO_REGS:150000 ALL_REGS:150000 MEM:100000


Pass 1 for finding pseudo/allocno costs

    r163: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r162: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r161: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r160: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r159: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r158: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r157: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r156: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r155: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r154: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r153: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r152: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r151: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r150: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r149: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r148: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r147: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r146: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r145: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r144: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r143: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r142: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r141: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r140: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r139: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r138: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r137: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r136: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r135: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r134: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r133: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r132: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r131: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r130: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r129: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r128: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r127: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r126: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r125: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r124: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r123: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r122: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r121: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r120: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r119: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r118: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r116: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r163 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r162 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r153 costs: GENERAL_REGS:0 MEM:50000
  r151 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r149 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r147 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r145 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r143 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r142 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r141 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r140 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r139 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:105000 VFP_LO_REGS:105000 ALL_REGS:105000 MEM:70000
  r137 costs: LO_REGS:0 HI_REGS:4000 CALLER_SAVE_REGS:4000 EVEN_REG:4000 GENERAL_REGS:4000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r136 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r134 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r130 costs: LO_REGS:0 HI_REGS:500 CALLER_SAVE_REGS:500 EVEN_REG:500 GENERAL_REGS:500 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r129 costs: LO_REGS:0 HI_REGS:500 CALLER_SAVE_REGS:500 EVEN_REG:500 GENERAL_REGS:500 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r127 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r125 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r124 costs: LO_REGS:0 HI_REGS:500 CALLER_SAVE_REGS:500 EVEN_REG:500 GENERAL_REGS:500 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r123 costs: LO_REGS:0 HI_REGS:500 CALLER_SAVE_REGS:500 EVEN_REG:500 GENERAL_REGS:500 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r121 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r119 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r118 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:75000 VFP_LO_REGS:75000 ALL_REGS:75000 MEM:50000
  r117 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r116 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r115 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r114 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r113 costs: LO_REGS:2000 HI_REGS:6000 CALLER_SAVE_REGS:6000 EVEN_REG:6000 GENERAL_REGS:4000 VFP_D0_D7_REGS:165000 VFP_LO_REGS:165000 ALL_REGS:150000 MEM:110000

;;   ======================================================
;;   -- basic block 2 from 129 to 61 -- before reload
;;   ======================================================

;;	  0--> b  0: i   9 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 129 r162=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i   2 r139=r162                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 130 r163=r1                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  18 r113=[r139]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 127 {cc=cmp(r163,0);r140=r163;}             :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i  15 loc {(cc==0)?0x4:0}                     :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  16 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  17 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  19 r114=[r113+0xc]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  36 r141=r140&0x1f                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  20 r115=r114&0xfffffffffffffffd            :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  8--> b  0: i  21 [r113+0xc]=r115                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  22 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  23 r116=[r113+0xc]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  37 r143=0x4                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  24 r117=r116&0xfffffffffffffffb            :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	 12--> b  0: i  25 [r113+0xc]=r117                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 12--> b  0: i  26 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i  27 loc r113                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i  28 loc r140                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i  29 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i  30 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i  31 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i  32 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i  33 loc 0x4<<r140&0x1f                      :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i  34 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 13--> b  0: i  35 r134=[r113+0x20]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 14--> b  0: i  38 r142=r143<<r141                         :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 15--> b  0: i  40 r136=~r142&r134                         :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 16--> b  0: i  41 [r113+0x20]=r136                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 16--> b  0: i  42 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 17--> b  0: i  43 r137=[r113+0x20]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 18--> b  0: i  44 [r113+0x20]=r137                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 18--> b  0: i  45 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 18--> b  0: i  46 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 18--> b  0: i  47 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 18--> b  0: i  48 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 18--> b  0: i  49 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 19--> b  0: i  50 r2=0                                    :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 20--> b  0: i  51 r1={(cc==0)?0x4:0}                      :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 21--> b  0: i  52 r0=r113                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 22--> b  0: i  53 {call [`TIM_CCxChannelCmd'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+0(-3)VFP_LO_REGS+0(0)
;;	 22--> b  0: i  54 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 22--> b  0: i  55 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 23--> b  0: i  56 r118=[r139]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 24--> b  0: i  58 r145=0x1111                             :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 25--> b  0: i  57 r119=[r118+0x20]                        :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	 27--> b  0: i  60 {cc=cmp(r119&r145,0);clobber scratch;}  :cortex_m4_ex:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	 28--> b  0: i  61 pc={(cc!=0)?L74:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 28
;;   new head = 9
;;   new tail = 61

;;   ======================================================
;;   -- basic block 3 from 63 to 68 -- before reload
;;   ======================================================

;;	  0--> b  0: i  63 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  64 r121=[r118+0x20]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  65 r147=0x4444                             :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  67 {cc=cmp(r121&r147,0);clobber scratch;}  :cortex_m4_ex:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  68 pc={(cc!=0)?L74:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 63
;;   new tail = 68

;;   ======================================================
;;   -- basic block 4 from 70 to 73 -- before reload
;;   ======================================================

;;	  0--> b  0: i  70 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  71 r123=[r118+0x44]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  72 r124=r123&0xffffffffffff7fff            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  73 [r118+0x44]=r124                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 70
;;   new tail = 73

;;   ======================================================
;;   -- basic block 5 from 76 to 83 -- before reload
;;   ======================================================

;;	  0--> b  0: i  76 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  77 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  78 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  79 r125=[r118+0x20]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  80 r149=0x1111                             :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  82 {cc=cmp(r125&r149,0);clobber scratch;}  :cortex_m4_ex:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  83 pc={(cc!=0)?L96:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 76
;;   new tail = 83

;;   ======================================================
;;   -- basic block 6 from 85 to 90 -- before reload
;;   ======================================================

;;	  0--> b  0: i  85 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  86 r127=[r118+0x20]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  87 r151=0x4444                             :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  89 {cc=cmp(r127&r151,0);clobber scratch;}  :cortex_m4_ex:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  90 pc={(cc!=0)?L96:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 85
;;   new tail = 90

;;   ======================================================
;;   -- basic block 7 from 92 to 95 -- before reload
;;   ======================================================

;;	  0--> b  0: i  92 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  93 r129=[r118]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  94 r130=r129&0xfffffffffffffffe            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  95 [r118]=r130                             :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 92
;;   new tail = 95

;;   ======================================================
;;   -- basic block 8 from 98 to 121 -- before reload
;;   ======================================================

;;	  0--> b  0: i  98 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  99 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 100 r153=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 102 [r139+0x3e]=r153#0                      :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 103 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 120 r0=0                                    :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 106 [r139+0x3f]=r153#0                      :cortex_m4_a:@GENERAL_REGS+0(0)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i 107 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 110 [r139+0x44]=r153#0                      :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 111 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 114 [r139+0x45]=r153#0                      :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 115 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 121 use r0                                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 6
;;   new head = 98
;;   new tail = 121


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_OnePulseN_Stop_IT

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={4d,4u} r1={3d,2u} r2={3d,1u} r3={2d} r7={1d,8u} r12={2d} r13={1d,9u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={6d,6u} r101={1d} r102={1d,8u} r103={1d,7u} r104={1d} r105={1d} r106={1d} r113={1d,10u} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d,8u} r119={1d,1u} r121={1d,1u} r123={1d,1u} r124={1d,1u} r125={1d,1u} r127={1d,1u} r129={1d,1u} r130={1d,1u} r134={1d,1u} r136={1d,1u} r137={1d,1u} r139={1d,6u} r140={1d,3u} r141={1d,1u,1e} r142={1d,1u} r143={1d,1u} r145={1d,1u} r147={1d,1u} r149={1d,1u} r151={1d,1u} r153={1d,4u} r162={1d,1u} r163={1d,2u} 
;;    total ref usage 246{144d,101u,1e} in 88{87 regular + 1 call} insns.
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 7 4 2 NOTE_INSN_DELETED)
(note 4 3 128 2 NOTE_INSN_FUNCTION_BEG)
(note 128 4 39 2 NOTE_INSN_DELETED)
(note 39 128 59 2 NOTE_INSN_DELETED)
(note 59 39 9 2 NOTE_INSN_DELETED)
(debug_insn 9 59 129 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1840:3 -1
     (nil))
(insn 129 9 2 2 (set (reg:SI 162)
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1839:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(insn 2 129 130 2 (set (reg/v/f:SI 139 [ htim ])
        (reg:SI 162)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1839:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 162)
        (nil)))
(insn 130 2 18 2 (set (reg:SI 163)
        (reg:SI 1 r1 [ OutputChannel ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1839:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ OutputChannel ])
        (nil)))
(insn 18 130 127 2 (set (reg/f:SI 113 [ _1 ])
        (mem/f:SI (reg/v/f:SI 139 [ htim ]) [3 htim_24(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1846:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 127 18 15 2 (parallel [
            (set (reg:CC 100 cc)
                (compare:CC (reg:SI 163)
                    (const_int 0 [0])))
            (set (reg/v:SI 140 [ OutputChannel ])
                (reg:SI 163))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1840:77 260 {*movsi_compare0}
     (expr_list:REG_DEAD (reg:SI 163)
        (nil)))
(debug_insn 15 127 16 2 (var_location:SI input_channel (if_then_else:SI (eq (reg:CC 100 cc)
            (const_int 0 [0]))
        (const_int 4 [0x4])
        (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1840:12 -1
     (nil))
(debug_insn 16 15 17 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1843:3 -1
     (nil))
(debug_insn 17 16 19 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1846:3 -1
     (nil))
(insn 19 17 36 2 (set (reg:SI 114 [ _2 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 12 [0xc])) [1 _1->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1846:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 36 19 20 2 (set (reg:SI 141)
        (and:SI (reg/v:SI 140 [ OutputChannel ])
            (const_int 31 [0x1f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:36 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 140 [ OutputChannel ])
        (nil)))
(insn 20 36 21 2 (set (reg:SI 115 [ _3 ])
        (and:SI (reg:SI 114 [ _2 ])
            (const_int -3 [0xfffffffffffffffd]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1846:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(insn 21 20 22 2 (set (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 12 [0xc])) [1 _1->DIER+0 S4 A32])
        (reg:SI 115 [ _3 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1846:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (nil)))
(debug_insn 22 21 23 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1849:3 -1
     (nil))
(insn 23 22 37 2 (set (reg:SI 116 [ _4 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 12 [0xc])) [1 _1->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1849:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 37 23 24 2 (set (reg:SI 143)
        (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 24 37 25 2 (set (reg:SI 117 [ _5 ])
        (and:SI (reg:SI 116 [ _4 ])
            (const_int -5 [0xfffffffffffffffb]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1849:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
        (nil)))
(insn 25 24 26 2 (set (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 12 [0xc])) [1 _1->DIER+0 S4 A32])
        (reg:SI 117 [ _5 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1849:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 117 [ _5 ])
        (nil)))
(debug_insn 26 25 27 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1852:3 -1
     (nil))
(debug_insn 27 26 28 2 (var_location:SI TIMx (reg/f:SI 113 [ _1 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1852:3 -1
     (nil))
(debug_insn 28 27 29 2 (var_location:SI Channel (reg/v:SI 140 [ OutputChannel ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1852:3 -1
     (nil))
(debug_insn 29 28 30 2 (var_location:SI ChannelNState (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1852:3 -1
     (nil))
(debug_insn 30 29 31 2 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3678:13 -1
     (nil))
(debug_insn 31 30 32 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3680:3 -1
     (nil))
(debug_insn 32 31 33 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:3 -1
     (nil))
(debug_insn 33 32 34 2 (var_location:SI tmp (ashift:SI (const_int 4 [0x4])
        (and:SI (reg/v:SI 140 [ OutputChannel ])
            (const_int 31 [0x1f])))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 -1
     (nil))
(debug_insn 34 33 35 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:3 -1
     (nil))
(insn 35 34 38 2 (set (reg:SI 134 [ _36 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 32 [0x20])) [1 _1->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 38 35 40 2 (set (reg:SI 142 [ tmp ])
        (ashift:SI (reg:SI 143)
            (reg:SI 141))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 143)
        (expr_list:REG_DEAD (reg:SI 141)
            (expr_list:REG_EQUAL (ashift:SI (const_int 4 [0x4])
                    (reg:SI 141))
                (nil)))))
(insn 40 38 41 2 (set (reg:SI 136 [ _38 ])
        (and:SI (not:SI (reg:SI 142 [ tmp ]))
            (reg:SI 134 [ _36 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 100 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg:SI 142 [ tmp ])
        (expr_list:REG_DEAD (reg:SI 134 [ _36 ])
            (nil))))
(insn 41 40 42 2 (set (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 32 [0x20])) [1 _1->CCER+0 S4 A32])
        (reg:SI 136 [ _38 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 136 [ _38 ])
        (nil)))
(debug_insn 42 41 43 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:3 -1
     (nil))
(insn 43 42 44 2 (set (reg:SI 137 [ _39 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 32 [0x20])) [1 _1->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 44 43 45 2 (set (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 32 [0x20])) [1 _1->CCER+0 S4 A32])
        (reg:SI 137 [ _39 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 137 [ _39 ])
        (nil)))
(debug_insn 45 44 46 2 (var_location:SI TIMx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1852:3 -1
     (nil))
(debug_insn 46 45 47 2 (var_location:SI Channel (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1852:3 -1
     (nil))
(debug_insn 47 46 48 2 (var_location:SI ChannelNState (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1852:3 -1
     (nil))
(debug_insn 48 47 49 2 (var_location:SI tmp (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1852:3 -1
     (nil))
(debug_insn 49 48 50 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1853:3 -1
     (nil))
(insn 50 49 51 2 (set (reg:SI 2 r2)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1853:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 51 50 52 2 (set (reg:SI 1 r1)
        (if_then_else:SI (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (const_int 4 [0x4])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1853:3 986 {*thumb2_movsicc_insn}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (nil)))
(insn 52 51 53 2 (set (reg:SI 0 r0)
        (reg/f:SI 113 [ _1 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1853:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 113 [ _1 ])
        (nil)))
(call_insn 53 52 54 2 (parallel [
            (call (mem:SI (symbol_ref:SI ("TIM_CCxChannelCmd") [flags 0x41]  <function_decl 0000000006c0d200 TIM_CCxChannelCmd>) [0 TIM_CCxChannelCmd S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1853:3 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_DEAD (reg:SI 0 r0)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("TIM_CCxChannelCmd") [flags 0x41]  <function_decl 0000000006c0d200 TIM_CCxChannelCmd>)
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(debug_insn 54 53 55 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1856:3 -1
     (nil))
(debug_insn 55 54 56 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1856:3 -1
     (nil))
(insn 56 55 58 2 (set (reg/f:SI 118 [ _6 ])
        (mem/f:SI (reg/v/f:SI 139 [ htim ]) [3 htim_24(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1856:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 58 56 57 2 (set (reg:SI 145)
        (const_int 4369 [0x1111])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1856:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 57 58 60 2 (set (reg:SI 119 [ _7 ])
        (mem/v:SI (plus:SI (reg/f:SI 118 [ _6 ])
                (const_int 32 [0x20])) [1 _6->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1856:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 60 57 61 2 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 119 [ _7 ])
                        (reg:SI 145))
                    (const_int 0 [0])))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1856:3 92 {*andsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 145)
        (expr_list:REG_DEAD (reg:SI 119 [ _7 ])
            (nil))))
(jump_insn 61 60 62 2 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 74)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1856:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 74)
(note 62 61 66 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 66 62 63 3 NOTE_INSN_DELETED)
(debug_insn 63 66 64 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1856:3 -1
     (nil))
(insn 64 63 65 3 (set (reg:SI 121 [ _9 ])
        (mem/v:SI (plus:SI (reg/f:SI 118 [ _6 ])
                (const_int 32 [0x20])) [1 _6->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1856:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 65 64 67 3 (set (reg:SI 147)
        (const_int 17476 [0x4444])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1856:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 67 65 68 3 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 121 [ _9 ])
                        (reg:SI 147))
                    (const_int 0 [0])))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1856:3 92 {*andsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 147)
        (expr_list:REG_DEAD (reg:SI 121 [ _9 ])
            (nil))))
(jump_insn 68 67 69 3 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 74)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1856:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 74)
(note 69 68 70 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 70 69 71 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1856:3 -1
     (nil))
(insn 71 70 72 4 (set (reg:SI 123 [ _11 ])
        (mem/v:SI (plus:SI (reg/f:SI 118 [ _6 ])
                (const_int 68 [0x44])) [1 _6->BDTR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1856:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 72 71 73 4 (set (reg:SI 124 [ _12 ])
        (and:SI (reg:SI 123 [ _11 ])
            (const_int -32769 [0xffffffffffff7fff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1856:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 123 [ _11 ])
        (nil)))
(insn 73 72 74 4 (set (mem/v:SI (plus:SI (reg/f:SI 118 [ _6 ])
                (const_int 68 [0x44])) [1 _6->BDTR+0 S4 A32])
        (reg:SI 124 [ _12 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1856:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 124 [ _12 ])
        (nil)))
(code_label 74 73 75 5 458 (nil) [2 uses])
(note 75 74 81 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(note 81 75 76 5 NOTE_INSN_DELETED)
(debug_insn 76 81 77 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1856:3 -1
     (nil))
(debug_insn 77 76 78 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1859:3 -1
     (nil))
(debug_insn 78 77 79 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1859:3 -1
     (nil))
(insn 79 78 80 5 (set (reg:SI 125 [ _13 ])
        (mem/v:SI (plus:SI (reg/f:SI 118 [ _6 ])
                (const_int 32 [0x20])) [1 _6->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1859:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 80 79 82 5 (set (reg:SI 149)
        (const_int 4369 [0x1111])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1859:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 82 80 83 5 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 125 [ _13 ])
                        (reg:SI 149))
                    (const_int 0 [0])))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1859:3 92 {*andsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 149)
        (expr_list:REG_DEAD (reg:SI 125 [ _13 ])
            (nil))))
(jump_insn 83 82 84 5 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 96)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1859:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 96)
(note 84 83 88 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(note 88 84 85 6 NOTE_INSN_DELETED)
(debug_insn 85 88 86 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1859:3 -1
     (nil))
(insn 86 85 87 6 (set (reg:SI 127 [ _15 ])
        (mem/v:SI (plus:SI (reg/f:SI 118 [ _6 ])
                (const_int 32 [0x20])) [1 _6->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1859:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 87 86 89 6 (set (reg:SI 151)
        (const_int 17476 [0x4444])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1859:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 89 87 90 6 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 127 [ _15 ])
                        (reg:SI 151))
                    (const_int 0 [0])))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1859:3 92 {*andsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 151)
        (expr_list:REG_DEAD (reg:SI 127 [ _15 ])
            (nil))))
(jump_insn 90 89 91 6 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 96)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1859:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 96)
(note 91 90 92 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 92 91 93 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1859:3 -1
     (nil))
(insn 93 92 94 7 (set (reg:SI 129 [ _17 ])
        (mem/v:SI (reg/f:SI 118 [ _6 ]) [1 _6->CR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1859:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 94 93 95 7 (set (reg:SI 130 [ _18 ])
        (and:SI (reg:SI 129 [ _17 ])
            (const_int -2 [0xfffffffffffffffe]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1859:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 129 [ _17 ])
        (nil)))
(insn 95 94 96 7 (set (mem/v:SI (reg/f:SI 118 [ _6 ]) [1 _6->CR1+0 S4 A32])
        (reg:SI 130 [ _18 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1859:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 130 [ _18 ])
        (expr_list:REG_DEAD (reg/f:SI 118 [ _6 ])
            (nil))))
(code_label 96 95 97 8 459 (nil) [2 uses])
(note 97 96 98 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 98 97 99 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1859:3 -1
     (nil))
(debug_insn 99 98 100 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1862:3 -1
     (nil))
(insn 100 99 102 8 (set (reg:SI 153)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1862:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 102 100 103 8 (set (mem/v:QI (plus:SI (reg/v/f:SI 139 [ htim ])
                (const_int 62 [0x3e])) [0 htim_24(D)->ChannelState[0]+0 S1 A16])
        (subreg:QI (reg:SI 153) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1862:3 263 {*arm_movqi_insn}
     (nil))
(debug_insn 103 102 120 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1863:3 -1
     (nil))
(insn 120 103 106 8 (set (reg/i:SI 0 r0)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1869:1 728 {*thumb2_movsi_vfp}
     (nil))
(insn 106 120 107 8 (set (mem/v:QI (plus:SI (reg/v/f:SI 139 [ htim ])
                (const_int 63 [0x3f])) [0 htim_24(D)->ChannelState[1]+0 S1 A8])
        (subreg:QI (reg:SI 153) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1863:3 263 {*arm_movqi_insn}
     (nil))
(debug_insn 107 106 110 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1864:3 -1
     (nil))
(insn 110 107 111 8 (set (mem/v:QI (plus:SI (reg/v/f:SI 139 [ htim ])
                (const_int 68 [0x44])) [0 htim_24(D)->ChannelNState[0]+0 S1 A32])
        (subreg:QI (reg:SI 153) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1864:3 263 {*arm_movqi_insn}
     (nil))
(debug_insn 111 110 114 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1865:3 -1
     (nil))
(insn 114 111 115 8 (set (mem/v:QI (plus:SI (reg/v/f:SI 139 [ htim ])
                (const_int 69 [0x45])) [0 htim_24(D)->ChannelNState[1]+0 S1 A8])
        (subreg:QI (reg:SI 153) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1865:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 153)
        (expr_list:REG_DEAD (reg/v/f:SI 139 [ htim ])
            (nil))))
(debug_insn 115 114 121 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1868:3 -1
     (nil))
(insn 121 115 135 8 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1869:1 -1
     (nil))
(note 135 121 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_ConfigCommutEvent (HAL_TIMEx_ConfigCommutEvent, funcdef_no=355, decl_uid=9517, cgraph_uid=359, symbol_order=358)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 11 n_edges 14 count 11 (    1)


HAL_TIMEx_ConfigCommutEvent

Dataflow summary:
def_info->table_size = 57, use_info->table_size = 96
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d,1u} r3={1d} r7={1d,10u} r13={1d,10u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={4d,4u} r102={1d,10u} r103={1d,9u} r114={2d,14u} r115={1d,1u} r116={2d,2u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r122={1d,1u} r123={1d,1u} r124={1d,1u} r125={1d,1u} r126={1d,1u} r127={1d,1u} r128={1d,1u} r129={1d,2u,1e} r130={2d,1u} r131={1d,5u} r132={1d,3u} r133={1d,1u} r134={1d,1u} r135={1d,1u} r137={1d,1u} r139={1d,2u} r142={1d,1u} r143={1d,1u} r144={1d,1u} 
;;    total ref usage 158{60d,97u,1e} in 68{68 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d28(102){ }d29(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 9 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 131 132 133 134 142 143 144
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 131 132 133 134 142 143 144
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 132 133
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 132 133

( 2 )->[3]->( 7 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u10(7){ }u11(13){ }u12(102){ }u13(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 132 133
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 132
;; lr  def 	 100 [cc] 129 135
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 132 133
;; live  gen 	 100 [cc] 129 135
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 131 132 133
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 131 132 133

( 3 )->[4]->( 7 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u19(7){ }u20(13){ }u21(102){ }u22(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 131 132 133
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 131 132 133
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 131 132 133
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 131 132 133

( 4 )->[5]->( 7 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u25(7){ }u26(13){ }u27(102){ }u28(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 131 132 133
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129
;; lr  def 	 100 [cc] 137
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 131 132 133
;; live  gen 	 100 [cc] 137
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 132 133
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 132 133

( 5 )->[6]->( 8 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u33(7){ }u34(13){ }u35(102){ }u36(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 133
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131
;; lr  def 	 114
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 133
;; live  gen 	 114
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 131 133
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 131 133

( 4 3 5 )->[7]->( 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u38(7){ }u39(13){ }u40(102){ }u41(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 132 133
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 132
;; lr  def 	 114 115 116 117 118
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 132 133
;; live  gen 	 114 115 116 117 118
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 131 133
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 131 133

( 7 6 )->[8]->( 10 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u54(7){ }u55(13){ }u56(102){ }u57(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 131 133
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 131 133
;; lr  def 	 119 120 121 122 123 124 125 126 127 128 130 139
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 131 133
;; live  gen 	 119 120 121 122 123 124 125 126 127 128 130 139
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130

( 2 )->[9]->( 10 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u82(7){ }u83(13){ }u84(102){ }u85(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 130
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 130
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130

( 9 8 )->[10]->( 1 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u86(7){ }u87(13){ }u88(102){ }u89(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 10 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u92(0){ }u93(7){ }u94(13){ }u95(102){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 16 to worklist
  Adding insn 26 to worklist
  Adding insn 21 to worklist
  Adding insn 29 to worklist
  Adding insn 33 to worklist
  Adding insn 107 to worklist
  Adding insn 49 to worklist
  Adding insn 47 to worklist
  Adding insn 45 to worklist
  Adding insn 42 to worklist
  Adding insn 109 to worklist
  Adding insn 76 to worklist
  Adding insn 71 to worklist
  Adding insn 69 to worklist
  Adding insn 67 to worklist
  Adding insn 65 to worklist
  Adding insn 63 to worklist
  Adding insn 61 to worklist
  Adding insn 59 to worklist
  Adding insn 57 to worklist
  Adding insn 55 to worklist
  Adding insn 53 to worklist
  Adding insn 86 to worklist
Finished finding needed instructions:
processing block 10 lr out =  0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 85 to worklist
processing block 9 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130
  Adding insn 7 to worklist
processing block 8 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130
  Adding insn 6 to worklist
  Adding insn 74 to worklist
  Adding insn 70 to worklist
  Adding insn 66 to worklist
  Adding insn 62 to worklist
  Adding insn 58 to worklist
  Adding insn 54 to worklist
processing block 7 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 131 133
  Adding insn 48 to worklist
  Adding insn 112 to worklist
  Adding insn 111 to worklist
  Adding insn 41 to worklist
processing block 6 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 131 133
  Adding insn 35 to worklist
processing block 5 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 132 133
  Adding insn 32 to worklist
  Adding insn 31 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 131 132 133
  Adding insn 28 to worklist
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 131 132 133
  Adding insn 25 to worklist
  Adding insn 19 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 132 133
  Adding insn 15 to worklist
  Adding insn 14 to worklist
  Adding insn 4 to worklist
  Adding insn 106 to worklist
  Adding insn 3 to worklist
  Adding insn 105 to worklist
  Adding insn 2 to worklist
  Adding insn 104 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 11 n_edges 14 count 11 (    1)

Pass 0 for finding pseudo/allocno costs


  r144 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r143 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r142 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r139 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:14000
  r137 costs: LO_REGS:0 HI_REGS:46 CALLER_SAVE_REGS:46 EVEN_REG:46 GENERAL_REGS:46 VFP_D0_D7_REGS:667 VFP_LO_REGS:667 ALL_REGS:667 MEM:345
  r135 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:13125
  r134 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r133 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:23125 VFP_LO_REGS:23125 ALL_REGS:23125 MEM:9750
  r132 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:36175 VFP_LO_REGS:36175 ALL_REGS:36175 MEM:18450
  r131 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:64390 VFP_LO_REGS:64390 ALL_REGS:64390 MEM:37260
  r130 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25500 VFP_LO_REGS:25500 ALL_REGS:25500 MEM:11500
  r129 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:15345 VFP_LO_REGS:15345 ALL_REGS:15345 MEM:10230
  r128 costs: LO_REGS:0 HI_REGS:1750 CALLER_SAVE_REGS:1750 EVEN_REG:1750 GENERAL_REGS:1750 VFP_D0_D7_REGS:26250 VFP_LO_REGS:26250 ALL_REGS:26250 MEM:17500
  r127 costs: LO_REGS:0 HI_REGS:1750 CALLER_SAVE_REGS:1750 EVEN_REG:1750 GENERAL_REGS:1750 VFP_D0_D7_REGS:26250 VFP_LO_REGS:26250 ALL_REGS:26250 MEM:17500
  r126 costs: LO_REGS:0 HI_REGS:1750 CALLER_SAVE_REGS:1750 EVEN_REG:1750 GENERAL_REGS:1750 VFP_D0_D7_REGS:26250 VFP_LO_REGS:26250 ALL_REGS:26250 MEM:17500
  r125 costs: LO_REGS:0 HI_REGS:1750 CALLER_SAVE_REGS:1750 EVEN_REG:1750 GENERAL_REGS:1750 VFP_D0_D7_REGS:26250 VFP_LO_REGS:26250 ALL_REGS:26250 MEM:17500
  r124 costs: LO_REGS:0 HI_REGS:1750 CALLER_SAVE_REGS:1750 EVEN_REG:1750 GENERAL_REGS:1750 VFP_D0_D7_REGS:26250 VFP_LO_REGS:26250 ALL_REGS:26250 MEM:17500
  r123 costs: LO_REGS:0 HI_REGS:1750 CALLER_SAVE_REGS:1750 EVEN_REG:1750 GENERAL_REGS:1750 VFP_D0_D7_REGS:26250 VFP_LO_REGS:26250 ALL_REGS:26250 MEM:17500
  r122 costs: LO_REGS:0 HI_REGS:1750 CALLER_SAVE_REGS:1750 EVEN_REG:1750 GENERAL_REGS:1750 VFP_D0_D7_REGS:26250 VFP_LO_REGS:26250 ALL_REGS:26250 MEM:17500
  r121 costs: LO_REGS:0 HI_REGS:1750 CALLER_SAVE_REGS:1750 EVEN_REG:1750 GENERAL_REGS:1750 VFP_D0_D7_REGS:26250 VFP_LO_REGS:26250 ALL_REGS:26250 MEM:17500
  r120 costs: LO_REGS:0 HI_REGS:1750 CALLER_SAVE_REGS:1750 EVEN_REG:1750 GENERAL_REGS:1750 VFP_D0_D7_REGS:26250 VFP_LO_REGS:26250 ALL_REGS:26250 MEM:17500
  r119 costs: LO_REGS:0 HI_REGS:1750 CALLER_SAVE_REGS:1750 EVEN_REG:1750 GENERAL_REGS:1750 VFP_D0_D7_REGS:26250 VFP_LO_REGS:26250 ALL_REGS:26250 MEM:17500
  r118 costs: LO_REGS:0 HI_REGS:1740 CALLER_SAVE_REGS:1740 EVEN_REG:1740 GENERAL_REGS:1740 VFP_D0_D7_REGS:26100 VFP_LO_REGS:26100 ALL_REGS:26100 MEM:17400
  r117 costs: LO_REGS:0 HI_REGS:1740 CALLER_SAVE_REGS:1740 EVEN_REG:1740 GENERAL_REGS:1740 VFP_D0_D7_REGS:26100 VFP_LO_REGS:26100 ALL_REGS:26100 MEM:17400
  r116 costs: LO_REGS:0 HI_REGS:1740 CALLER_SAVE_REGS:1740 EVEN_REG:1740 GENERAL_REGS:1740 VFP_D0_D7_REGS:52200 VFP_LO_REGS:52200 ALL_REGS:52200 MEM:34800
  r115 costs: LO_REGS:0 HI_REGS:1740 CALLER_SAVE_REGS:1740 EVEN_REG:1740 GENERAL_REGS:1740 VFP_D0_D7_REGS:26100 VFP_LO_REGS:26100 ALL_REGS:26100 MEM:17400
  r114 costs: LO_REGS:0 HI_REGS:1752 CALLER_SAVE_REGS:1752 EVEN_REG:1752 GENERAL_REGS:1752 VFP_D0_D7_REGS:196590 VFP_LO_REGS:196590 ALL_REGS:196590 MEM:131060


Pass 1 for finding pseudo/allocno costs

    r144: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r143: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r142: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r141: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r140: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r139: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r138: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r137: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r136: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r135: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r134: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r133: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r132: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r131: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r130: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r129: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r128: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r127: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r126: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r125: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r124: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r123: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r122: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r121: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r120: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r119: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r118: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r116: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r144 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r143 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r142 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r139 costs: GENERAL_REGS:0 MEM:26250
  r137 costs: LO_REGS:0 HI_REGS:46 CALLER_SAVE_REGS:46 EVEN_REG:46 GENERAL_REGS:46 VFP_D0_D7_REGS:690 VFP_LO_REGS:690 ALL_REGS:690 MEM:460
  r135 costs: GENERAL_REGS:0 MEM:17500
  r134 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r133 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:28125 VFP_LO_REGS:28125 ALL_REGS:28125 MEM:18750
  r132 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:41175 VFP_LO_REGS:41175 ALL_REGS:41175 MEM:27450
  r131 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:69390 VFP_LO_REGS:69390 ALL_REGS:69390 MEM:46260
  r130 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r129 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:15345 VFP_LO_REGS:15345 ALL_REGS:15345 MEM:10230
  r128 costs: LO_REGS:0 HI_REGS:1750 CALLER_SAVE_REGS:1750 EVEN_REG:1750 GENERAL_REGS:1750 VFP_D0_D7_REGS:26250 VFP_LO_REGS:26250 ALL_REGS:26250 MEM:17500
  r127 costs: LO_REGS:0 HI_REGS:1750 CALLER_SAVE_REGS:1750 EVEN_REG:1750 GENERAL_REGS:1750 VFP_D0_D7_REGS:26250 VFP_LO_REGS:26250 ALL_REGS:26250 MEM:17500
  r126 costs: LO_REGS:0 HI_REGS:1750 CALLER_SAVE_REGS:1750 EVEN_REG:1750 GENERAL_REGS:1750 VFP_D0_D7_REGS:26250 VFP_LO_REGS:26250 ALL_REGS:26250 MEM:17500
  r125 costs: LO_REGS:0 HI_REGS:1750 CALLER_SAVE_REGS:1750 EVEN_REG:1750 GENERAL_REGS:1750 VFP_D0_D7_REGS:26250 VFP_LO_REGS:26250 ALL_REGS:26250 MEM:17500
  r124 costs: LO_REGS:0 HI_REGS:1750 CALLER_SAVE_REGS:1750 EVEN_REG:1750 GENERAL_REGS:1750 VFP_D0_D7_REGS:26250 VFP_LO_REGS:26250 ALL_REGS:26250 MEM:17500
  r123 costs: LO_REGS:0 HI_REGS:1750 CALLER_SAVE_REGS:1750 EVEN_REG:1750 GENERAL_REGS:1750 VFP_D0_D7_REGS:26250 VFP_LO_REGS:26250 ALL_REGS:26250 MEM:17500
  r122 costs: LO_REGS:0 HI_REGS:1750 CALLER_SAVE_REGS:1750 EVEN_REG:1750 GENERAL_REGS:1750 VFP_D0_D7_REGS:26250 VFP_LO_REGS:26250 ALL_REGS:26250 MEM:17500
  r121 costs: LO_REGS:0 HI_REGS:1750 CALLER_SAVE_REGS:1750 EVEN_REG:1750 GENERAL_REGS:1750 VFP_D0_D7_REGS:26250 VFP_LO_REGS:26250 ALL_REGS:26250 MEM:17500
  r120 costs: LO_REGS:0 HI_REGS:1750 CALLER_SAVE_REGS:1750 EVEN_REG:1750 GENERAL_REGS:1750 VFP_D0_D7_REGS:26250 VFP_LO_REGS:26250 ALL_REGS:26250 MEM:17500
  r119 costs: LO_REGS:0 HI_REGS:1750 CALLER_SAVE_REGS:1750 EVEN_REG:1750 GENERAL_REGS:1750 VFP_D0_D7_REGS:26250 VFP_LO_REGS:26250 ALL_REGS:26250 MEM:17500
  r118 costs: LO_REGS:0 HI_REGS:1740 CALLER_SAVE_REGS:1740 EVEN_REG:1740 GENERAL_REGS:1740 VFP_D0_D7_REGS:26100 VFP_LO_REGS:26100 ALL_REGS:26100 MEM:17400
  r117 costs: LO_REGS:0 HI_REGS:1740 CALLER_SAVE_REGS:1740 EVEN_REG:1740 GENERAL_REGS:1740 VFP_D0_D7_REGS:26100 VFP_LO_REGS:26100 ALL_REGS:26100 MEM:17400
  r116 costs: LO_REGS:0 HI_REGS:1740 CALLER_SAVE_REGS:1740 EVEN_REG:1740 GENERAL_REGS:1740 VFP_D0_D7_REGS:52200 VFP_LO_REGS:52200 ALL_REGS:52200 MEM:34800
  r115 costs: LO_REGS:0 HI_REGS:1740 CALLER_SAVE_REGS:1740 EVEN_REG:1740 GENERAL_REGS:1740 VFP_D0_D7_REGS:26100 VFP_LO_REGS:26100 ALL_REGS:26100 MEM:17400
  r114 costs: LO_REGS:0 HI_REGS:1752 CALLER_SAVE_REGS:1752 EVEN_REG:1752 GENERAL_REGS:1752 VFP_D0_D7_REGS:196590 VFP_LO_REGS:196590 ALL_REGS:196590 MEM:131060

;;   ======================================================
;;   -- basic block 2 from 104 to 16 -- before reload
;;   ======================================================

;;	  0--> b  0: i  10 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  11 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  12 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  13 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 104 r142=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i   2 r131=r142                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 105 r143=r1                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  14 r134=zxn([r131+0x3c])                   :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 106 r144=r2                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  5--> b  0: i   3 r132=r143                               :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  6--> b  0: i   4 r133=r144                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  15 cc=cmp(r134,0x1)                        :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  16 pc={(cc==0)?L91:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 8
;;   new head = 10
;;   new tail = 16

;;   ======================================================
;;   -- basic block 3 from 18 to 26 -- before reload
;;   ======================================================

;;	  0--> b  0: i  18 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  19 r135=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  21 [r131+0x3c]=r135#0                      :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  22 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  23 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  25 {cc=cmp(r132&0xffffffffffffffcf,0);r129=r132&0xffffffffffffffcf;}:cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  26 pc={(cc==0)?L38:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 18
;;   new tail = 26

;;   ======================================================
;;   -- basic block 4 from 28 to 29 -- before reload
;;   ======================================================

;;	  0--> b  0: i  28 cc=cmp(r129,0x100000)                   :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  29 pc={(cc==0)?L38:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 28
;;   new tail = 29

;;   ======================================================
;;   -- basic block 5 from 31 to 33 -- before reload
;;   ======================================================

;;	  0--> b  0: i  31 r137=0x100040                           :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  32 cc=cmp(r129,r137)                       :cortex_m4_ex:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  33 pc={(cc==0)?L38:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 31
;;   new tail = 33

;;   ======================================================
;;   -- basic block 6 from 35 to 107 -- before reload
;;   ======================================================

;;	  0--> b  0: i  35 r114=[r131]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 107 pc=L50                                  :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 35
;;   new tail = 107

;;   ======================================================
;;   -- basic block 7 from 40 to 49 -- before reload
;;   ======================================================

;;	  0--> b  0: i  40 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  41 r114=[r131]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  42 r115=[r114+0x8]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 111 r116=r115&0xffffffffffcfffff            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 112 r116=r116&0xffffffffffffff8f            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  45 [r114+0x8]=r116                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  46 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  47 r117=[r114+0x8]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  48 r118=r117|r132                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  49 [r114+0x8]=r118                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 10
;;   new head = 40
;;   new tail = 49

;;   ======================================================
;;   -- basic block 8 from 52 to 109 -- before reload
;;   ======================================================

;;	  0--> b  0: i  52 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  53 r119=[r114+0x4]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  74 r139=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  54 r120=r119|0x1                           :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i  55 [r114+0x4]=r120                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  56 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  57 r121=[r114+0x4]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  58 r122=r121&0xfffffffffffffffb            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  59 [r114+0x4]=r122                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  60 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  61 r123=[r114+0x4]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  62 r124=r123|r133                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  63 [r114+0x4]=r124                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  64 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i  65 r125=[r114+0xc]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 13--> b  0: i   6 r130=r139                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 14--> b  0: i  66 r126=r125&0xffffffffffffffdf            :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	 15--> b  0: i  67 [r114+0xc]=r126                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 15--> b  0: i  68 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 16--> b  0: i  69 r127=[r114+0xc]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 18--> b  0: i  70 r128=r127&0xffffffffffffdfff            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 19--> b  0: i  71 [r114+0xc]=r128                         :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	 19--> b  0: i  72 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 19--> b  0: i  73 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 20--> b  0: i  76 [r131+0x3c]=r139#0                      :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 20--> b  0: i  77 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 20--> b  0: i  78 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 21--> b  0: i 109 pc=L79                                  :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 21
;;   new head = 52
;;   new tail = 109

;;   ======================================================
;;   -- basic block 9 from 7 to 7 -- before reload
;;   ======================================================

;;	  0--> b  0: i   7 r130=0x2                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 7
;;   new tail = 7

;;   ======================================================
;;   -- basic block 10 from 85 to 86 -- before reload
;;   ======================================================

;;	  0--> b  0: i  85 r0=r130                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  86 use r0                                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 85
;;   new tail = 86


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_ConfigCommutEvent

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d,1u} r3={1d} r7={1d,10u} r13={1d,10u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={4d,4u} r102={1d,10u} r103={1d,9u} r114={2d,14u} r115={1d,1u} r116={2d,2u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r122={1d,1u} r123={1d,1u} r124={1d,1u} r125={1d,1u} r126={1d,1u} r127={1d,1u} r128={1d,1u} r129={1d,2u,1e} r130={2d,1u} r131={1d,5u} r132={1d,3u} r133={1d,1u} r134={1d,1u} r135={1d,1u} r137={1d,1u} r139={1d,2u} r142={1d,1u} r143={1d,1u} r144={1d,1u} 
;;    total ref usage 158{60d,97u,1e} in 68{68 regular + 0 call} insns.
(note 1 0 8 NOTE_INSN_DELETED)
(note 8 1 5 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 5 8 10 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 10 5 11 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1936:3 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1937:3 -1
     (nil))
(debug_insn 12 11 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1939:3 -1
     (nil))
(debug_insn 13 12 104 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1939:3 -1
     (nil))
(insn 104 13 2 2 (set (reg:SI 142)
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1934:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(insn 2 104 105 2 (set (reg/v/f:SI 131 [ htim ])
        (reg:SI 142)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1934:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 142)
        (nil)))
(insn 105 2 14 2 (set (reg:SI 143)
        (reg:SI 1 r1 [ InputTrigger ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1934:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ InputTrigger ])
        (nil)))
(insn 14 105 106 2 (set (reg:SI 134 [ htim_22(D)->Lock ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 131 [ htim ])
                    (const_int 60 [0x3c])) [0 htim_22(D)->Lock+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1939:3 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 106 14 3 2 (set (reg:SI 144)
        (reg:SI 2 r2 [ CommutationSource ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1934:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [ CommutationSource ])
        (nil)))
(insn 3 106 4 2 (set (reg/v:SI 132 [ InputTrigger ])
        (reg:SI 143)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1934:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 143)
        (nil)))
(insn 4 3 15 2 (set (reg/v:SI 133 [ CommutationSource ])
        (reg:SI 144)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1934:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 144)
        (nil)))
(insn 15 4 16 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 134 [ htim_22(D)->Lock ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1939:3 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 134 [ htim_22(D)->Lock ])
        (nil)))
(jump_insn 16 15 17 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 91)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1939:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 134217732 (nil)))
 -> 91)
(note 17 16 24 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 24 17 18 3 NOTE_INSN_DELETED)
(debug_insn 18 24 19 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1939:3 -1
     (nil))
(insn 19 18 21 3 (set (reg:SI 135)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1939:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 21 19 22 3 (set (mem:QI (plus:SI (reg/v/f:SI 131 [ htim ])
                (const_int 60 [0x3c])) [0 htim_22(D)->Lock+0 S1 A32])
        (subreg:QI (reg:SI 135) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1939:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 135)
        (nil)))
(debug_insn 22 21 23 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1939:3 -1
     (nil))
(debug_insn 23 22 25 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1942:3 -1
     (nil))
(insn 25 23 26 3 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg/v:SI 132 [ InputTrigger ])
                        (const_int -49 [0xffffffffffffffcf]))
                    (const_int 0 [0])))
            (set (reg:SI 129 [ _37 ])
                (and:SI (reg/v:SI 132 [ InputTrigger ])
                    (const_int -49 [0xffffffffffffffcf])))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1942:6 91 {*andsi3_compare0}
     (nil))
(jump_insn 26 25 27 3 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 38)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1942:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 38)
(note 27 26 28 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 28 27 29 4 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 129 [ _37 ])
            (const_int 1048576 [0x100000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1943:71 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 29 28 30 4 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 38)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1943:71 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 38)
(note 30 29 31 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 31 30 32 5 (set (reg:SI 137)
        (const_int 1048640 [0x100040])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1945:71 728 {*thumb2_movsi_vfp}
     (nil))
(insn 32 31 33 5 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 129 [ _37 ])
            (reg:SI 137))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1945:71 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 137)
        (expr_list:REG_DEAD (reg:SI 129 [ _37 ])
            (expr_list:REG_EQUAL (compare:CC (reg:SI 129 [ _37 ])
                    (const_int 1048640 [0x100040]))
                (nil)))))
(jump_insn 33 32 34 5 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 38)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1945:71 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 38)
(note 34 33 35 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 35 34 107 6 (set (reg/f:SI 114 [ _2 ])
        (mem/f:SI (reg/v/f:SI 131 [ htim ]) [3 htim_22(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1969:9 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 107 35 108 6 (set (pc)
        (label_ref 50)) 284 {*arm_jump}
     (nil)
 -> 50)
(barrier 108 107 38)
(code_label 38 108 39 7 465 (nil) [3 uses])
(note 39 38 43 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(note 43 39 40 7 NOTE_INSN_DELETED)
(debug_insn 40 43 41 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1969:5 -1
     (nil))
(insn 41 40 42 7 (set (reg/f:SI 114 [ _2 ])
        (mem/f:SI (reg/v/f:SI 131 [ htim ]) [3 htim_22(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1969:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 42 41 111 7 (set (reg:SI 115 [ _3 ])
        (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 8 [0x8])) [1 _2->SMCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1969:26 728 {*thumb2_movsi_vfp}
     (nil))
(insn 111 42 112 7 (set (reg:SI 116 [ _4 ])
        (and:SI (reg:SI 115 [ _3 ])
            (const_int -3145729 [0xffffffffffcfffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1969:26 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (nil)))
(insn 112 111 45 7 (set (reg:SI 116 [ _4 ])
        (and:SI (reg:SI 116 [ _4 ])
            (const_int -113 [0xffffffffffffff8f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1969:26 90 {*arm_andsi3_insn}
     (nil))
(insn 45 112 46 7 (set (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 8 [0x8])) [1 _2->SMCR+0 S4 A32])
        (reg:SI 116 [ _4 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1969:26 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
        (nil)))
(debug_insn 46 45 47 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1970:5 -1
     (nil))
(insn 47 46 48 7 (set (reg:SI 117 [ _5 ])
        (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 8 [0x8])) [1 _2->SMCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1970:26 728 {*thumb2_movsi_vfp}
     (nil))
(insn 48 47 49 7 (set (reg:SI 118 [ _6 ])
        (ior:SI (reg:SI 117 [ _5 ])
            (reg/v:SI 132 [ InputTrigger ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1970:26 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 132 [ InputTrigger ])
        (expr_list:REG_DEAD (reg:SI 117 [ _5 ])
            (nil))))
(insn 49 48 50 7 (set (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 8 [0x8])) [1 _2->SMCR+0 S4 A32])
        (reg:SI 118 [ _6 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1970:26 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 118 [ _6 ])
        (nil)))
(code_label 50 49 51 8 466 (nil) [1 uses])
(note 51 50 52 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 52 51 53 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1974:3 -1
     (nil))
(insn 53 52 74 8 (set (reg:SI 119 [ _8 ])
        (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 4 [0x4])) [1 prephitmp_57->CR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1974:23 728 {*thumb2_movsi_vfp}
     (nil))
(insn 74 53 54 8 (set (reg:SI 139)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1985:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 54 74 55 8 (set (reg:SI 120 [ _9 ])
        (ior:SI (reg:SI 119 [ _8 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1974:23 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 119 [ _8 ])
        (nil)))
(insn 55 54 56 8 (set (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 4 [0x4])) [1 prephitmp_57->CR2+0 S4 A32])
        (reg:SI 120 [ _9 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1974:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 120 [ _9 ])
        (nil)))
(debug_insn 56 55 57 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1976:3 -1
     (nil))
(insn 57 56 58 8 (set (reg:SI 121 [ _10 ])
        (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 4 [0x4])) [1 prephitmp_57->CR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1976:23 728 {*thumb2_movsi_vfp}
     (nil))
(insn 58 57 59 8 (set (reg:SI 122 [ _11 ])
        (and:SI (reg:SI 121 [ _10 ])
            (const_int -5 [0xfffffffffffffffb]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1976:23 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 121 [ _10 ])
        (nil)))
(insn 59 58 60 8 (set (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 4 [0x4])) [1 prephitmp_57->CR2+0 S4 A32])
        (reg:SI 122 [ _11 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1976:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 122 [ _11 ])
        (nil)))
(debug_insn 60 59 61 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1977:3 -1
     (nil))
(insn 61 60 62 8 (set (reg:SI 123 [ _12 ])
        (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 4 [0x4])) [1 prephitmp_57->CR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1977:23 728 {*thumb2_movsi_vfp}
     (nil))
(insn 62 61 63 8 (set (reg:SI 124 [ _13 ])
        (ior:SI (reg:SI 123 [ _12 ])
            (reg/v:SI 133 [ CommutationSource ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1977:23 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 133 [ CommutationSource ])
        (expr_list:REG_DEAD (reg:SI 123 [ _12 ])
            (nil))))
(insn 63 62 64 8 (set (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 4 [0x4])) [1 prephitmp_57->CR2+0 S4 A32])
        (reg:SI 124 [ _13 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1977:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 124 [ _13 ])
        (nil)))
(debug_insn 64 63 65 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1980:3 -1
     (nil))
(insn 65 64 6 8 (set (reg:SI 125 [ _14 ])
        (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 12 [0xc])) [1 prephitmp_57->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1980:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 6 65 66 8 (set (reg:SI 130 [ <retval> ])
        (reg:SI 139)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1987:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 139)
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
(insn 66 6 67 8 (set (reg:SI 126 [ _15 ])
        (and:SI (reg:SI 125 [ _14 ])
            (const_int -33 [0xffffffffffffffdf]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1980:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 125 [ _14 ])
        (nil)))
(insn 67 66 68 8 (set (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 12 [0xc])) [1 prephitmp_57->DIER+0 S4 A32])
        (reg:SI 126 [ _15 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1980:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 126 [ _15 ])
        (nil)))
(debug_insn 68 67 69 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1983:3 -1
     (nil))
(insn 69 68 70 8 (set (reg:SI 127 [ _16 ])
        (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 12 [0xc])) [1 prephitmp_57->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1983:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 70 69 71 8 (set (reg:SI 128 [ _17 ])
        (and:SI (reg:SI 127 [ _16 ])
            (const_int -8193 [0xffffffffffffdfff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1983:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 127 [ _16 ])
        (nil)))
(insn 71 70 72 8 (set (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 12 [0xc])) [1 prephitmp_57->DIER+0 S4 A32])
        (reg:SI 128 [ _17 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1983:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 128 [ _17 ])
        (expr_list:REG_DEAD (reg/f:SI 114 [ _2 ])
            (nil))))
(debug_insn 72 71 73 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1985:3 -1
     (nil))
(debug_insn 73 72 76 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1985:3 -1
     (nil))
(insn 76 73 77 8 (set (mem:QI (plus:SI (reg/v/f:SI 131 [ htim ])
                (const_int 60 [0x3c])) [0 htim_22(D)->Lock+0 S1 A32])
        (subreg:QI (reg:SI 139) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1985:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 131 [ htim ])
        (nil)))
(debug_insn 77 76 78 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1985:3 -1
     (nil))
(debug_insn 78 77 109 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1987:3 -1
     (nil))
(jump_insn 109 78 110 8 (set (pc)
        (label_ref 79)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1987:10 284 {*arm_jump}
     (nil)
 -> 79)
(barrier 110 109 91)
(code_label 91 110 90 9 467 (nil) [1 uses])
(note 90 91 7 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 7 90 79 9 (set (reg:SI 130 [ <retval> ])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1939:3 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 79 7 80 10 464 (nil) [1 uses])
(note 80 79 85 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 85 80 86 10 (set (reg/i:SI 0 r0)
        (reg:SI 130 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1988:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 130 [ <retval> ])
        (nil)))
(insn 86 85 114 10 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1988:1 -1
     (nil))
(note 114 86 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_ConfigCommutEvent_IT (HAL_TIMEx_ConfigCommutEvent_IT, funcdef_no=356, decl_uid=9521, cgraph_uid=360, symbol_order=359)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 11 n_edges 14 count 11 (    1)


HAL_TIMEx_ConfigCommutEvent_IT

Dataflow summary:
def_info->table_size = 57, use_info->table_size = 96
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d,1u} r3={1d} r7={1d,10u} r13={1d,10u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={4d,4u} r102={1d,10u} r103={1d,9u} r114={2d,14u} r115={1d,1u} r116={2d,2u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r122={1d,1u} r123={1d,1u} r124={1d,1u} r125={1d,1u} r126={1d,1u} r127={1d,1u} r128={1d,1u} r129={1d,2u,1e} r130={2d,1u} r131={1d,5u} r132={1d,3u} r133={1d,1u} r134={1d,1u} r135={1d,1u} r137={1d,1u} r139={1d,2u} r142={1d,1u} r143={1d,1u} r144={1d,1u} 
;;    total ref usage 158{60d,97u,1e} in 68{68 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d28(102){ }d29(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 9 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 131 132 133 134 142 143 144
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 131 132 133 134 142 143 144
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 132 133
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 132 133

( 2 )->[3]->( 7 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u10(7){ }u11(13){ }u12(102){ }u13(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 132 133
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 132
;; lr  def 	 100 [cc] 129 135
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 132 133
;; live  gen 	 100 [cc] 129 135
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 131 132 133
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 131 132 133

( 3 )->[4]->( 7 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u19(7){ }u20(13){ }u21(102){ }u22(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 131 132 133
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 131 132 133
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 131 132 133
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 131 132 133

( 4 )->[5]->( 7 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u25(7){ }u26(13){ }u27(102){ }u28(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 131 132 133
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129
;; lr  def 	 100 [cc] 137
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 131 132 133
;; live  gen 	 100 [cc] 137
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 132 133
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 132 133

( 5 )->[6]->( 8 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u33(7){ }u34(13){ }u35(102){ }u36(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 133
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131
;; lr  def 	 114
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 133
;; live  gen 	 114
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 131 133
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 131 133

( 4 3 5 )->[7]->( 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u38(7){ }u39(13){ }u40(102){ }u41(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 132 133
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 132
;; lr  def 	 114 115 116 117 118
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 132 133
;; live  gen 	 114 115 116 117 118
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 131 133
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 131 133

( 7 6 )->[8]->( 10 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u54(7){ }u55(13){ }u56(102){ }u57(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 131 133
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 131 133
;; lr  def 	 119 120 121 122 123 124 125 126 127 128 130 139
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 131 133
;; live  gen 	 119 120 121 122 123 124 125 126 127 128 130 139
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130

( 2 )->[9]->( 10 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u82(7){ }u83(13){ }u84(102){ }u85(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 130
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 130
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130

( 9 8 )->[10]->( 1 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u86(7){ }u87(13){ }u88(102){ }u89(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 10 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u92(0){ }u93(7){ }u94(13){ }u95(102){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 16 to worklist
  Adding insn 26 to worklist
  Adding insn 21 to worklist
  Adding insn 29 to worklist
  Adding insn 33 to worklist
  Adding insn 107 to worklist
  Adding insn 49 to worklist
  Adding insn 47 to worklist
  Adding insn 45 to worklist
  Adding insn 42 to worklist
  Adding insn 109 to worklist
  Adding insn 76 to worklist
  Adding insn 71 to worklist
  Adding insn 69 to worklist
  Adding insn 67 to worklist
  Adding insn 65 to worklist
  Adding insn 63 to worklist
  Adding insn 61 to worklist
  Adding insn 59 to worklist
  Adding insn 57 to worklist
  Adding insn 55 to worklist
  Adding insn 53 to worklist
  Adding insn 86 to worklist
Finished finding needed instructions:
processing block 10 lr out =  0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 85 to worklist
processing block 9 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130
  Adding insn 7 to worklist
processing block 8 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130
  Adding insn 6 to worklist
  Adding insn 74 to worklist
  Adding insn 70 to worklist
  Adding insn 66 to worklist
  Adding insn 62 to worklist
  Adding insn 58 to worklist
  Adding insn 54 to worklist
processing block 7 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 131 133
  Adding insn 48 to worklist
  Adding insn 112 to worklist
  Adding insn 111 to worklist
  Adding insn 41 to worklist
processing block 6 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 131 133
  Adding insn 35 to worklist
processing block 5 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 132 133
  Adding insn 32 to worklist
  Adding insn 31 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 131 132 133
  Adding insn 28 to worklist
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 131 132 133
  Adding insn 25 to worklist
  Adding insn 19 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 132 133
  Adding insn 15 to worklist
  Adding insn 14 to worklist
  Adding insn 4 to worklist
  Adding insn 106 to worklist
  Adding insn 3 to worklist
  Adding insn 105 to worklist
  Adding insn 2 to worklist
  Adding insn 104 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 11 n_edges 14 count 11 (    1)

Pass 0 for finding pseudo/allocno costs


  r144 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r143 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r142 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r139 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:14000
  r137 costs: LO_REGS:0 HI_REGS:46 CALLER_SAVE_REGS:46 EVEN_REG:46 GENERAL_REGS:46 VFP_D0_D7_REGS:667 VFP_LO_REGS:667 ALL_REGS:667 MEM:345
  r135 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:13125
  r134 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r133 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:23125 VFP_LO_REGS:23125 ALL_REGS:23125 MEM:9750
  r132 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:36175 VFP_LO_REGS:36175 ALL_REGS:36175 MEM:18450
  r131 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:64390 VFP_LO_REGS:64390 ALL_REGS:64390 MEM:37260
  r130 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25500 VFP_LO_REGS:25500 ALL_REGS:25500 MEM:11500
  r129 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:15345 VFP_LO_REGS:15345 ALL_REGS:15345 MEM:10230
  r128 costs: LO_REGS:0 HI_REGS:1750 CALLER_SAVE_REGS:1750 EVEN_REG:1750 GENERAL_REGS:1750 VFP_D0_D7_REGS:26250 VFP_LO_REGS:26250 ALL_REGS:26250 MEM:17500
  r127 costs: LO_REGS:0 HI_REGS:1750 CALLER_SAVE_REGS:1750 EVEN_REG:1750 GENERAL_REGS:1750 VFP_D0_D7_REGS:26250 VFP_LO_REGS:26250 ALL_REGS:26250 MEM:17500
  r126 costs: LO_REGS:0 HI_REGS:1750 CALLER_SAVE_REGS:1750 EVEN_REG:1750 GENERAL_REGS:1750 VFP_D0_D7_REGS:26250 VFP_LO_REGS:26250 ALL_REGS:26250 MEM:17500
  r125 costs: LO_REGS:0 HI_REGS:1750 CALLER_SAVE_REGS:1750 EVEN_REG:1750 GENERAL_REGS:1750 VFP_D0_D7_REGS:26250 VFP_LO_REGS:26250 ALL_REGS:26250 MEM:17500
  r124 costs: LO_REGS:0 HI_REGS:1750 CALLER_SAVE_REGS:1750 EVEN_REG:1750 GENERAL_REGS:1750 VFP_D0_D7_REGS:26250 VFP_LO_REGS:26250 ALL_REGS:26250 MEM:17500
  r123 costs: LO_REGS:0 HI_REGS:1750 CALLER_SAVE_REGS:1750 EVEN_REG:1750 GENERAL_REGS:1750 VFP_D0_D7_REGS:26250 VFP_LO_REGS:26250 ALL_REGS:26250 MEM:17500
  r122 costs: LO_REGS:0 HI_REGS:1750 CALLER_SAVE_REGS:1750 EVEN_REG:1750 GENERAL_REGS:1750 VFP_D0_D7_REGS:26250 VFP_LO_REGS:26250 ALL_REGS:26250 MEM:17500
  r121 costs: LO_REGS:0 HI_REGS:1750 CALLER_SAVE_REGS:1750 EVEN_REG:1750 GENERAL_REGS:1750 VFP_D0_D7_REGS:26250 VFP_LO_REGS:26250 ALL_REGS:26250 MEM:17500
  r120 costs: LO_REGS:0 HI_REGS:1750 CALLER_SAVE_REGS:1750 EVEN_REG:1750 GENERAL_REGS:1750 VFP_D0_D7_REGS:26250 VFP_LO_REGS:26250 ALL_REGS:26250 MEM:17500
  r119 costs: LO_REGS:0 HI_REGS:1750 CALLER_SAVE_REGS:1750 EVEN_REG:1750 GENERAL_REGS:1750 VFP_D0_D7_REGS:26250 VFP_LO_REGS:26250 ALL_REGS:26250 MEM:17500
  r118 costs: LO_REGS:0 HI_REGS:1740 CALLER_SAVE_REGS:1740 EVEN_REG:1740 GENERAL_REGS:1740 VFP_D0_D7_REGS:26100 VFP_LO_REGS:26100 ALL_REGS:26100 MEM:17400
  r117 costs: LO_REGS:0 HI_REGS:1740 CALLER_SAVE_REGS:1740 EVEN_REG:1740 GENERAL_REGS:1740 VFP_D0_D7_REGS:26100 VFP_LO_REGS:26100 ALL_REGS:26100 MEM:17400
  r116 costs: LO_REGS:0 HI_REGS:1740 CALLER_SAVE_REGS:1740 EVEN_REG:1740 GENERAL_REGS:1740 VFP_D0_D7_REGS:52200 VFP_LO_REGS:52200 ALL_REGS:52200 MEM:34800
  r115 costs: LO_REGS:0 HI_REGS:1740 CALLER_SAVE_REGS:1740 EVEN_REG:1740 GENERAL_REGS:1740 VFP_D0_D7_REGS:26100 VFP_LO_REGS:26100 ALL_REGS:26100 MEM:17400
  r114 costs: LO_REGS:0 HI_REGS:1752 CALLER_SAVE_REGS:1752 EVEN_REG:1752 GENERAL_REGS:1752 VFP_D0_D7_REGS:196590 VFP_LO_REGS:196590 ALL_REGS:196590 MEM:131060


Pass 1 for finding pseudo/allocno costs

    r144: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r143: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r142: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r141: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r140: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r139: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r138: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r137: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r136: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r135: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r134: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r133: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r132: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r131: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r130: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r129: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r128: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r127: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r126: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r125: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r124: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r123: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r122: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r121: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r120: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r119: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r118: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r116: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r144 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r143 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r142 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r139 costs: GENERAL_REGS:0 MEM:26250
  r137 costs: LO_REGS:0 HI_REGS:46 CALLER_SAVE_REGS:46 EVEN_REG:46 GENERAL_REGS:46 VFP_D0_D7_REGS:690 VFP_LO_REGS:690 ALL_REGS:690 MEM:460
  r135 costs: GENERAL_REGS:0 MEM:17500
  r134 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r133 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:28125 VFP_LO_REGS:28125 ALL_REGS:28125 MEM:18750
  r132 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:41175 VFP_LO_REGS:41175 ALL_REGS:41175 MEM:27450
  r131 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:69390 VFP_LO_REGS:69390 ALL_REGS:69390 MEM:46260
  r130 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r129 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:15345 VFP_LO_REGS:15345 ALL_REGS:15345 MEM:10230
  r128 costs: LO_REGS:0 HI_REGS:1750 CALLER_SAVE_REGS:1750 EVEN_REG:1750 GENERAL_REGS:1750 VFP_D0_D7_REGS:26250 VFP_LO_REGS:26250 ALL_REGS:26250 MEM:17500
  r127 costs: LO_REGS:0 HI_REGS:1750 CALLER_SAVE_REGS:1750 EVEN_REG:1750 GENERAL_REGS:1750 VFP_D0_D7_REGS:26250 VFP_LO_REGS:26250 ALL_REGS:26250 MEM:17500
  r126 costs: LO_REGS:0 HI_REGS:1750 CALLER_SAVE_REGS:1750 EVEN_REG:1750 GENERAL_REGS:1750 VFP_D0_D7_REGS:26250 VFP_LO_REGS:26250 ALL_REGS:26250 MEM:17500
  r125 costs: LO_REGS:0 HI_REGS:1750 CALLER_SAVE_REGS:1750 EVEN_REG:1750 GENERAL_REGS:1750 VFP_D0_D7_REGS:26250 VFP_LO_REGS:26250 ALL_REGS:26250 MEM:17500
  r124 costs: LO_REGS:0 HI_REGS:1750 CALLER_SAVE_REGS:1750 EVEN_REG:1750 GENERAL_REGS:1750 VFP_D0_D7_REGS:26250 VFP_LO_REGS:26250 ALL_REGS:26250 MEM:17500
  r123 costs: LO_REGS:0 HI_REGS:1750 CALLER_SAVE_REGS:1750 EVEN_REG:1750 GENERAL_REGS:1750 VFP_D0_D7_REGS:26250 VFP_LO_REGS:26250 ALL_REGS:26250 MEM:17500
  r122 costs: LO_REGS:0 HI_REGS:1750 CALLER_SAVE_REGS:1750 EVEN_REG:1750 GENERAL_REGS:1750 VFP_D0_D7_REGS:26250 VFP_LO_REGS:26250 ALL_REGS:26250 MEM:17500
  r121 costs: LO_REGS:0 HI_REGS:1750 CALLER_SAVE_REGS:1750 EVEN_REG:1750 GENERAL_REGS:1750 VFP_D0_D7_REGS:26250 VFP_LO_REGS:26250 ALL_REGS:26250 MEM:17500
  r120 costs: LO_REGS:0 HI_REGS:1750 CALLER_SAVE_REGS:1750 EVEN_REG:1750 GENERAL_REGS:1750 VFP_D0_D7_REGS:26250 VFP_LO_REGS:26250 ALL_REGS:26250 MEM:17500
  r119 costs: LO_REGS:0 HI_REGS:1750 CALLER_SAVE_REGS:1750 EVEN_REG:1750 GENERAL_REGS:1750 VFP_D0_D7_REGS:26250 VFP_LO_REGS:26250 ALL_REGS:26250 MEM:17500
  r118 costs: LO_REGS:0 HI_REGS:1740 CALLER_SAVE_REGS:1740 EVEN_REG:1740 GENERAL_REGS:1740 VFP_D0_D7_REGS:26100 VFP_LO_REGS:26100 ALL_REGS:26100 MEM:17400
  r117 costs: LO_REGS:0 HI_REGS:1740 CALLER_SAVE_REGS:1740 EVEN_REG:1740 GENERAL_REGS:1740 VFP_D0_D7_REGS:26100 VFP_LO_REGS:26100 ALL_REGS:26100 MEM:17400
  r116 costs: LO_REGS:0 HI_REGS:1740 CALLER_SAVE_REGS:1740 EVEN_REG:1740 GENERAL_REGS:1740 VFP_D0_D7_REGS:52200 VFP_LO_REGS:52200 ALL_REGS:52200 MEM:34800
  r115 costs: LO_REGS:0 HI_REGS:1740 CALLER_SAVE_REGS:1740 EVEN_REG:1740 GENERAL_REGS:1740 VFP_D0_D7_REGS:26100 VFP_LO_REGS:26100 ALL_REGS:26100 MEM:17400
  r114 costs: LO_REGS:0 HI_REGS:1752 CALLER_SAVE_REGS:1752 EVEN_REG:1752 GENERAL_REGS:1752 VFP_D0_D7_REGS:196590 VFP_LO_REGS:196590 ALL_REGS:196590 MEM:131060

;;   ======================================================
;;   -- basic block 2 from 104 to 16 -- before reload
;;   ======================================================

;;	  0--> b  0: i  10 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  11 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  12 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  13 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 104 r142=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i   2 r131=r142                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 105 r143=r1                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  14 r134=zxn([r131+0x3c])                   :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 106 r144=r2                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  5--> b  0: i   3 r132=r143                               :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  6--> b  0: i   4 r133=r144                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  15 cc=cmp(r134,0x1)                        :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  16 pc={(cc==0)?L91:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 8
;;   new head = 10
;;   new tail = 16

;;   ======================================================
;;   -- basic block 3 from 18 to 26 -- before reload
;;   ======================================================

;;	  0--> b  0: i  18 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  19 r135=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  21 [r131+0x3c]=r135#0                      :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  22 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  23 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  25 {cc=cmp(r132&0xffffffffffffffcf,0);r129=r132&0xffffffffffffffcf;}:cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  26 pc={(cc==0)?L38:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 18
;;   new tail = 26

;;   ======================================================
;;   -- basic block 4 from 28 to 29 -- before reload
;;   ======================================================

;;	  0--> b  0: i  28 cc=cmp(r129,0x100000)                   :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  29 pc={(cc==0)?L38:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 28
;;   new tail = 29

;;   ======================================================
;;   -- basic block 5 from 31 to 33 -- before reload
;;   ======================================================

;;	  0--> b  0: i  31 r137=0x100040                           :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  32 cc=cmp(r129,r137)                       :cortex_m4_ex:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  33 pc={(cc==0)?L38:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 31
;;   new tail = 33

;;   ======================================================
;;   -- basic block 6 from 35 to 107 -- before reload
;;   ======================================================

;;	  0--> b  0: i  35 r114=[r131]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 107 pc=L50                                  :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 35
;;   new tail = 107

;;   ======================================================
;;   -- basic block 7 from 40 to 49 -- before reload
;;   ======================================================

;;	  0--> b  0: i  40 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  41 r114=[r131]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  42 r115=[r114+0x8]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 111 r116=r115&0xffffffffffcfffff            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 112 r116=r116&0xffffffffffffff8f            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  45 [r114+0x8]=r116                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  46 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  47 r117=[r114+0x8]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  48 r118=r117|r132                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  49 [r114+0x8]=r118                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 10
;;   new head = 40
;;   new tail = 49

;;   ======================================================
;;   -- basic block 8 from 52 to 109 -- before reload
;;   ======================================================

;;	  0--> b  0: i  52 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  53 r119=[r114+0x4]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  74 r139=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  54 r120=r119|0x1                           :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i  55 [r114+0x4]=r120                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  56 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  57 r121=[r114+0x4]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  58 r122=r121&0xfffffffffffffffb            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  59 [r114+0x4]=r122                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  60 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  61 r123=[r114+0x4]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  62 r124=r123|r133                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  63 [r114+0x4]=r124                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  64 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i  65 r125=[r114+0xc]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 13--> b  0: i   6 r130=r139                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 14--> b  0: i  66 r126=r125&0xffffffffffffdfff            :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	 15--> b  0: i  67 [r114+0xc]=r126                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 15--> b  0: i  68 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 16--> b  0: i  69 r127=[r114+0xc]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 18--> b  0: i  70 r128=r127|0x20                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 19--> b  0: i  71 [r114+0xc]=r128                         :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	 19--> b  0: i  72 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 19--> b  0: i  73 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 20--> b  0: i  76 [r131+0x3c]=r139#0                      :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 20--> b  0: i  77 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 20--> b  0: i  78 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 21--> b  0: i 109 pc=L79                                  :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 21
;;   new head = 52
;;   new tail = 109

;;   ======================================================
;;   -- basic block 9 from 7 to 7 -- before reload
;;   ======================================================

;;	  0--> b  0: i   7 r130=0x2                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 7
;;   new tail = 7

;;   ======================================================
;;   -- basic block 10 from 85 to 86 -- before reload
;;   ======================================================

;;	  0--> b  0: i  85 r0=r130                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  86 use r0                                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 85
;;   new tail = 86


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_ConfigCommutEvent_IT

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d,1u} r3={1d} r7={1d,10u} r13={1d,10u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={4d,4u} r102={1d,10u} r103={1d,9u} r114={2d,14u} r115={1d,1u} r116={2d,2u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r122={1d,1u} r123={1d,1u} r124={1d,1u} r125={1d,1u} r126={1d,1u} r127={1d,1u} r128={1d,1u} r129={1d,2u,1e} r130={2d,1u} r131={1d,5u} r132={1d,3u} r133={1d,1u} r134={1d,1u} r135={1d,1u} r137={1d,1u} r139={1d,2u} r142={1d,1u} r143={1d,1u} r144={1d,1u} 
;;    total ref usage 158{60d,97u,1e} in 68{68 regular + 0 call} insns.
(note 1 0 8 NOTE_INSN_DELETED)
(note 8 1 5 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 5 8 10 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 10 5 11 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2027:3 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2028:3 -1
     (nil))
(debug_insn 12 11 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2030:3 -1
     (nil))
(debug_insn 13 12 104 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2030:3 -1
     (nil))
(insn 104 13 2 2 (set (reg:SI 142)
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2025:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(insn 2 104 105 2 (set (reg/v/f:SI 131 [ htim ])
        (reg:SI 142)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2025:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 142)
        (nil)))
(insn 105 2 14 2 (set (reg:SI 143)
        (reg:SI 1 r1 [ InputTrigger ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2025:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ InputTrigger ])
        (nil)))
(insn 14 105 106 2 (set (reg:SI 134 [ htim_22(D)->Lock ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 131 [ htim ])
                    (const_int 60 [0x3c])) [0 htim_22(D)->Lock+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2030:3 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 106 14 3 2 (set (reg:SI 144)
        (reg:SI 2 r2 [ CommutationSource ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2025:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [ CommutationSource ])
        (nil)))
(insn 3 106 4 2 (set (reg/v:SI 132 [ InputTrigger ])
        (reg:SI 143)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2025:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 143)
        (nil)))
(insn 4 3 15 2 (set (reg/v:SI 133 [ CommutationSource ])
        (reg:SI 144)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2025:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 144)
        (nil)))
(insn 15 4 16 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 134 [ htim_22(D)->Lock ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2030:3 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 134 [ htim_22(D)->Lock ])
        (nil)))
(jump_insn 16 15 17 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 91)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2030:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 134217732 (nil)))
 -> 91)
(note 17 16 24 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 24 17 18 3 NOTE_INSN_DELETED)
(debug_insn 18 24 19 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2030:3 -1
     (nil))
(insn 19 18 21 3 (set (reg:SI 135)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2030:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 21 19 22 3 (set (mem:QI (plus:SI (reg/v/f:SI 131 [ htim ])
                (const_int 60 [0x3c])) [0 htim_22(D)->Lock+0 S1 A32])
        (subreg:QI (reg:SI 135) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2030:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 135)
        (nil)))
(debug_insn 22 21 23 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2030:3 -1
     (nil))
(debug_insn 23 22 25 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2033:3 -1
     (nil))
(insn 25 23 26 3 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg/v:SI 132 [ InputTrigger ])
                        (const_int -49 [0xffffffffffffffcf]))
                    (const_int 0 [0])))
            (set (reg:SI 129 [ _37 ])
                (and:SI (reg/v:SI 132 [ InputTrigger ])
                    (const_int -49 [0xffffffffffffffcf])))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2033:6 91 {*andsi3_compare0}
     (nil))
(jump_insn 26 25 27 3 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 38)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2033:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 38)
(note 27 26 28 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 28 27 29 4 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 129 [ _37 ])
            (const_int 1048576 [0x100000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2034:71 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 29 28 30 4 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 38)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2034:71 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 38)
(note 30 29 31 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 31 30 32 5 (set (reg:SI 137)
        (const_int 1048640 [0x100040])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2036:71 728 {*thumb2_movsi_vfp}
     (nil))
(insn 32 31 33 5 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 129 [ _37 ])
            (reg:SI 137))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2036:71 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 137)
        (expr_list:REG_DEAD (reg:SI 129 [ _37 ])
            (expr_list:REG_EQUAL (compare:CC (reg:SI 129 [ _37 ])
                    (const_int 1048640 [0x100040]))
                (nil)))))
(jump_insn 33 32 34 5 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 38)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2036:71 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 38)
(note 34 33 35 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 35 34 107 6 (set (reg/f:SI 114 [ _2 ])
        (mem/f:SI (reg/v/f:SI 131 [ htim ]) [3 htim_22(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2060:9 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 107 35 108 6 (set (pc)
        (label_ref 50)) 284 {*arm_jump}
     (nil)
 -> 50)
(barrier 108 107 38)
(code_label 38 108 39 7 483 (nil) [3 uses])
(note 39 38 43 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(note 43 39 40 7 NOTE_INSN_DELETED)
(debug_insn 40 43 41 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2060:5 -1
     (nil))
(insn 41 40 42 7 (set (reg/f:SI 114 [ _2 ])
        (mem/f:SI (reg/v/f:SI 131 [ htim ]) [3 htim_22(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2060:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 42 41 111 7 (set (reg:SI 115 [ _3 ])
        (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 8 [0x8])) [1 _2->SMCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2060:26 728 {*thumb2_movsi_vfp}
     (nil))
(insn 111 42 112 7 (set (reg:SI 116 [ _4 ])
        (and:SI (reg:SI 115 [ _3 ])
            (const_int -3145729 [0xffffffffffcfffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2060:26 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (nil)))
(insn 112 111 45 7 (set (reg:SI 116 [ _4 ])
        (and:SI (reg:SI 116 [ _4 ])
            (const_int -113 [0xffffffffffffff8f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2060:26 90 {*arm_andsi3_insn}
     (nil))
(insn 45 112 46 7 (set (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 8 [0x8])) [1 _2->SMCR+0 S4 A32])
        (reg:SI 116 [ _4 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2060:26 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
        (nil)))
(debug_insn 46 45 47 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2061:5 -1
     (nil))
(insn 47 46 48 7 (set (reg:SI 117 [ _5 ])
        (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 8 [0x8])) [1 _2->SMCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2061:26 728 {*thumb2_movsi_vfp}
     (nil))
(insn 48 47 49 7 (set (reg:SI 118 [ _6 ])
        (ior:SI (reg:SI 117 [ _5 ])
            (reg/v:SI 132 [ InputTrigger ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2061:26 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 132 [ InputTrigger ])
        (expr_list:REG_DEAD (reg:SI 117 [ _5 ])
            (nil))))
(insn 49 48 50 7 (set (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 8 [0x8])) [1 _2->SMCR+0 S4 A32])
        (reg:SI 118 [ _6 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2061:26 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 118 [ _6 ])
        (nil)))
(code_label 50 49 51 8 484 (nil) [1 uses])
(note 51 50 52 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 52 51 53 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2065:3 -1
     (nil))
(insn 53 52 74 8 (set (reg:SI 119 [ _8 ])
        (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 4 [0x4])) [1 prephitmp_57->CR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2065:23 728 {*thumb2_movsi_vfp}
     (nil))
(insn 74 53 54 8 (set (reg:SI 139)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2076:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 54 74 55 8 (set (reg:SI 120 [ _9 ])
        (ior:SI (reg:SI 119 [ _8 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2065:23 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 119 [ _8 ])
        (nil)))
(insn 55 54 56 8 (set (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 4 [0x4])) [1 prephitmp_57->CR2+0 S4 A32])
        (reg:SI 120 [ _9 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2065:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 120 [ _9 ])
        (nil)))
(debug_insn 56 55 57 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2067:3 -1
     (nil))
(insn 57 56 58 8 (set (reg:SI 121 [ _10 ])
        (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 4 [0x4])) [1 prephitmp_57->CR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2067:23 728 {*thumb2_movsi_vfp}
     (nil))
(insn 58 57 59 8 (set (reg:SI 122 [ _11 ])
        (and:SI (reg:SI 121 [ _10 ])
            (const_int -5 [0xfffffffffffffffb]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2067:23 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 121 [ _10 ])
        (nil)))
(insn 59 58 60 8 (set (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 4 [0x4])) [1 prephitmp_57->CR2+0 S4 A32])
        (reg:SI 122 [ _11 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2067:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 122 [ _11 ])
        (nil)))
(debug_insn 60 59 61 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2068:3 -1
     (nil))
(insn 61 60 62 8 (set (reg:SI 123 [ _12 ])
        (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 4 [0x4])) [1 prephitmp_57->CR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2068:23 728 {*thumb2_movsi_vfp}
     (nil))
(insn 62 61 63 8 (set (reg:SI 124 [ _13 ])
        (ior:SI (reg:SI 123 [ _12 ])
            (reg/v:SI 133 [ CommutationSource ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2068:23 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 133 [ CommutationSource ])
        (expr_list:REG_DEAD (reg:SI 123 [ _12 ])
            (nil))))
(insn 63 62 64 8 (set (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 4 [0x4])) [1 prephitmp_57->CR2+0 S4 A32])
        (reg:SI 124 [ _13 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2068:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 124 [ _13 ])
        (nil)))
(debug_insn 64 63 65 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2071:3 -1
     (nil))
(insn 65 64 6 8 (set (reg:SI 125 [ _14 ])
        (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 12 [0xc])) [1 prephitmp_57->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2071:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 6 65 66 8 (set (reg:SI 130 [ <retval> ])
        (reg:SI 139)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2078:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 139)
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
(insn 66 6 67 8 (set (reg:SI 126 [ _15 ])
        (and:SI (reg:SI 125 [ _14 ])
            (const_int -8193 [0xffffffffffffdfff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2071:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 125 [ _14 ])
        (nil)))
(insn 67 66 68 8 (set (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 12 [0xc])) [1 prephitmp_57->DIER+0 S4 A32])
        (reg:SI 126 [ _15 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2071:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 126 [ _15 ])
        (nil)))
(debug_insn 68 67 69 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2074:3 -1
     (nil))
(insn 69 68 70 8 (set (reg:SI 127 [ _16 ])
        (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 12 [0xc])) [1 prephitmp_57->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2074:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 70 69 71 8 (set (reg:SI 128 [ _17 ])
        (ior:SI (reg:SI 127 [ _16 ])
            (const_int 32 [0x20]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2074:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 127 [ _16 ])
        (nil)))
(insn 71 70 72 8 (set (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 12 [0xc])) [1 prephitmp_57->DIER+0 S4 A32])
        (reg:SI 128 [ _17 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2074:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 128 [ _17 ])
        (expr_list:REG_DEAD (reg/f:SI 114 [ _2 ])
            (nil))))
(debug_insn 72 71 73 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2076:3 -1
     (nil))
(debug_insn 73 72 76 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2076:3 -1
     (nil))
(insn 76 73 77 8 (set (mem:QI (plus:SI (reg/v/f:SI 131 [ htim ])
                (const_int 60 [0x3c])) [0 htim_22(D)->Lock+0 S1 A32])
        (subreg:QI (reg:SI 139) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2076:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 131 [ htim ])
        (nil)))
(debug_insn 77 76 78 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2076:3 -1
     (nil))
(debug_insn 78 77 109 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2078:3 -1
     (nil))
(jump_insn 109 78 110 8 (set (pc)
        (label_ref 79)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2078:10 284 {*arm_jump}
     (nil)
 -> 79)
(barrier 110 109 91)
(code_label 91 110 90 9 485 (nil) [1 uses])
(note 90 91 7 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 7 90 79 9 (set (reg:SI 130 [ <retval> ])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2030:3 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 79 7 80 10 482 (nil) [1 uses])
(note 80 79 85 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 85 80 86 10 (set (reg/i:SI 0 r0)
        (reg:SI 130 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2079:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 130 [ <retval> ])
        (nil)))
(insn 86 85 114 10 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2079:1 -1
     (nil))
(note 114 86 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_ConfigCommutEvent_DMA (HAL_TIMEx_ConfigCommutEvent_DMA, funcdef_no=357, decl_uid=9525, cgraph_uid=361, symbol_order=360)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 11 n_edges 14 count 11 (    1)


HAL_TIMEx_ConfigCommutEvent_DMA

Dataflow summary:
def_info->table_size = 61, use_info->table_size = 103
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d,1u} r3={1d} r7={1d,10u} r13={1d,10u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={4d,4u} r102={1d,10u} r103={1d,9u} r114={2d,14u} r115={1d,1u} r116={2d,2u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r122={1d,1u} r123={1d,1u} r124={1d,1u} r125={1d,3u} r126={1d,1u} r127={1d,1u} r128={1d,1u} r129={1d,1u} r130={1d,2u,1e} r131={2d,1u} r132={1d,6u} r133={1d,3u} r134={1d,1u} r135={1d,1u} r136={1d,1u} r138={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,1u} r143={1d,2u} r146={1d,1u} r147={1d,1u} r148={1d,1u} 
;;    total ref usage 169{64d,104u,1e} in 78{78 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d28(102){ }d29(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 9 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 132 133 134 135 146 147 148
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 132 133 134 135 146 147 148
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 133 134
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 133 134

( 2 )->[3]->( 7 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u10(7){ }u11(13){ }u12(102){ }u13(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 133 134
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 133
;; lr  def 	 100 [cc] 130 136
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 133 134
;; live  gen 	 100 [cc] 130 136
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 132 133 134
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 132 133 134

( 3 )->[4]->( 7 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u19(7){ }u20(13){ }u21(102){ }u22(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 132 133 134
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 132 133 134
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 132 133 134
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 132 133 134

( 4 )->[5]->( 7 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u25(7){ }u26(13){ }u27(102){ }u28(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 132 133 134
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130
;; lr  def 	 100 [cc] 138
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 132 133 134
;; live  gen 	 100 [cc] 138
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 133 134
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 133 134

( 5 )->[6]->( 8 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u33(7){ }u34(13){ }u35(102){ }u36(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 134
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132
;; lr  def 	 114
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 134
;; live  gen 	 114
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 132 134
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 132 134

( 4 3 5 )->[7]->( 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u38(7){ }u39(13){ }u40(102){ }u41(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 133 134
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 133
;; lr  def 	 114 115 116 117 118
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 133 134
;; live  gen 	 114 115 116 117 118
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 132 134
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 132 134

( 7 6 )->[8]->( 10 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u54(7){ }u55(13){ }u56(102){ }u57(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 132 134
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 132 134
;; lr  def 	 119 120 121 122 123 124 125 126 127 128 129 131 140 141 142 143
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 132 134
;; live  gen 	 119 120 121 122 123 124 125 126 127 128 129 131 140 141 142 143
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131

( 2 )->[9]->( 10 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u89(7){ }u90(13){ }u91(102){ }u92(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 131
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 131
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131

( 9 8 )->[10]->( 1 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u93(7){ }u94(13){ }u95(102){ }u96(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 10 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u99(0){ }u100(7){ }u101(13){ }u102(102){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 16 to worklist
  Adding insn 26 to worklist
  Adding insn 21 to worklist
  Adding insn 29 to worklist
  Adding insn 33 to worklist
  Adding insn 117 to worklist
  Adding insn 49 to worklist
  Adding insn 47 to worklist
  Adding insn 45 to worklist
  Adding insn 42 to worklist
  Adding insn 119 to worklist
  Adding insn 86 to worklist
  Adding insn 81 to worklist
  Adding insn 79 to worklist
  Adding insn 77 to worklist
  Adding insn 75 to worklist
  Adding insn 73 to worklist
  Adding insn 70 to worklist
  Adding insn 67 to worklist
  Adding insn 63 to worklist
  Adding insn 61 to worklist
  Adding insn 59 to worklist
  Adding insn 57 to worklist
  Adding insn 55 to worklist
  Adding insn 53 to worklist
  Adding insn 96 to worklist
Finished finding needed instructions:
processing block 10 lr out =  0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 95 to worklist
processing block 9 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131
  Adding insn 7 to worklist
processing block 8 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131
  Adding insn 6 to worklist
  Adding insn 84 to worklist
  Adding insn 80 to worklist
  Adding insn 76 to worklist
  Adding insn 72 to worklist
  Adding insn 69 to worklist
  Adding insn 66 to worklist
  Adding insn 65 to worklist
  Adding insn 62 to worklist
  Adding insn 58 to worklist
  Adding insn 54 to worklist
processing block 7 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 132 134
  Adding insn 48 to worklist
  Adding insn 122 to worklist
  Adding insn 121 to worklist
  Adding insn 41 to worklist
processing block 6 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 132 134
  Adding insn 35 to worklist
processing block 5 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 133 134
  Adding insn 32 to worklist
  Adding insn 31 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 132 133 134
  Adding insn 28 to worklist
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 132 133 134
  Adding insn 25 to worklist
  Adding insn 19 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 133 134
  Adding insn 15 to worklist
  Adding insn 14 to worklist
  Adding insn 4 to worklist
  Adding insn 116 to worklist
  Adding insn 3 to worklist
  Adding insn 115 to worklist
  Adding insn 2 to worklist
  Adding insn 114 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 11 n_edges 14 count 11 (    1)

Pass 0 for finding pseudo/allocno costs


  r148 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r147 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r146 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r143 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:14000
  r142 costs: LO_REGS:0 HI_REGS:3500 CALLER_SAVE_REGS:3500 EVEN_REG:3500 GENERAL_REGS:3500 VFP_D0_D7_REGS:25375 VFP_LO_REGS:25375 ALL_REGS:25375 MEM:13125
  r141 costs: LO_REGS:0 HI_REGS:3500 CALLER_SAVE_REGS:3500 EVEN_REG:3500 GENERAL_REGS:3500 VFP_D0_D7_REGS:25375 VFP_LO_REGS:25375 ALL_REGS:25375 MEM:13125
  r140 costs: LO_REGS:0 HI_REGS:3500 CALLER_SAVE_REGS:3500 EVEN_REG:3500 GENERAL_REGS:3500 VFP_D0_D7_REGS:25375 VFP_LO_REGS:25375 ALL_REGS:25375 MEM:13125
  r138 costs: LO_REGS:0 HI_REGS:46 CALLER_SAVE_REGS:46 EVEN_REG:46 GENERAL_REGS:46 VFP_D0_D7_REGS:667 VFP_LO_REGS:667 ALL_REGS:667 MEM:345
  r136 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:13125
  r135 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r134 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:23125 VFP_LO_REGS:23125 ALL_REGS:23125 MEM:9750
  r133 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:36175 VFP_LO_REGS:36175 ALL_REGS:36175 MEM:18450
  r132 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:77515 VFP_LO_REGS:77515 ALL_REGS:77515 MEM:46010
  r131 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25500 VFP_LO_REGS:25500 ALL_REGS:25500 MEM:11500
  r130 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:15345 VFP_LO_REGS:15345 ALL_REGS:15345 MEM:10230
  r129 costs: LO_REGS:0 HI_REGS:1750 CALLER_SAVE_REGS:1750 EVEN_REG:1750 GENERAL_REGS:1750 VFP_D0_D7_REGS:26250 VFP_LO_REGS:26250 ALL_REGS:26250 MEM:17500
  r128 costs: LO_REGS:0 HI_REGS:1750 CALLER_SAVE_REGS:1750 EVEN_REG:1750 GENERAL_REGS:1750 VFP_D0_D7_REGS:26250 VFP_LO_REGS:26250 ALL_REGS:26250 MEM:17500
  r127 costs: LO_REGS:0 HI_REGS:1750 CALLER_SAVE_REGS:1750 EVEN_REG:1750 GENERAL_REGS:1750 VFP_D0_D7_REGS:26250 VFP_LO_REGS:26250 ALL_REGS:26250 MEM:17500
  r126 costs: LO_REGS:0 HI_REGS:1750 CALLER_SAVE_REGS:1750 EVEN_REG:1750 GENERAL_REGS:1750 VFP_D0_D7_REGS:26250 VFP_LO_REGS:26250 ALL_REGS:26250 MEM:17500
  r125 costs: LO_REGS:0 HI_REGS:1750 CALLER_SAVE_REGS:1750 EVEN_REG:1750 GENERAL_REGS:1750 VFP_D0_D7_REGS:52500 VFP_LO_REGS:52500 ALL_REGS:52500 MEM:35000
  r124 costs: LO_REGS:0 HI_REGS:1750 CALLER_SAVE_REGS:1750 EVEN_REG:1750 GENERAL_REGS:1750 VFP_D0_D7_REGS:26250 VFP_LO_REGS:26250 ALL_REGS:26250 MEM:17500
  r123 costs: LO_REGS:0 HI_REGS:1750 CALLER_SAVE_REGS:1750 EVEN_REG:1750 GENERAL_REGS:1750 VFP_D0_D7_REGS:26250 VFP_LO_REGS:26250 ALL_REGS:26250 MEM:17500
  r122 costs: LO_REGS:0 HI_REGS:1750 CALLER_SAVE_REGS:1750 EVEN_REG:1750 GENERAL_REGS:1750 VFP_D0_D7_REGS:26250 VFP_LO_REGS:26250 ALL_REGS:26250 MEM:17500
  r121 costs: LO_REGS:0 HI_REGS:1750 CALLER_SAVE_REGS:1750 EVEN_REG:1750 GENERAL_REGS:1750 VFP_D0_D7_REGS:26250 VFP_LO_REGS:26250 ALL_REGS:26250 MEM:17500
  r120 costs: LO_REGS:0 HI_REGS:1750 CALLER_SAVE_REGS:1750 EVEN_REG:1750 GENERAL_REGS:1750 VFP_D0_D7_REGS:26250 VFP_LO_REGS:26250 ALL_REGS:26250 MEM:17500
  r119 costs: LO_REGS:0 HI_REGS:1750 CALLER_SAVE_REGS:1750 EVEN_REG:1750 GENERAL_REGS:1750 VFP_D0_D7_REGS:26250 VFP_LO_REGS:26250 ALL_REGS:26250 MEM:17500
  r118 costs: LO_REGS:0 HI_REGS:1740 CALLER_SAVE_REGS:1740 EVEN_REG:1740 GENERAL_REGS:1740 VFP_D0_D7_REGS:26100 VFP_LO_REGS:26100 ALL_REGS:26100 MEM:17400
  r117 costs: LO_REGS:0 HI_REGS:1740 CALLER_SAVE_REGS:1740 EVEN_REG:1740 GENERAL_REGS:1740 VFP_D0_D7_REGS:26100 VFP_LO_REGS:26100 ALL_REGS:26100 MEM:17400
  r116 costs: LO_REGS:0 HI_REGS:1740 CALLER_SAVE_REGS:1740 EVEN_REG:1740 GENERAL_REGS:1740 VFP_D0_D7_REGS:52200 VFP_LO_REGS:52200 ALL_REGS:52200 MEM:34800
  r115 costs: LO_REGS:0 HI_REGS:1740 CALLER_SAVE_REGS:1740 EVEN_REG:1740 GENERAL_REGS:1740 VFP_D0_D7_REGS:26100 VFP_LO_REGS:26100 ALL_REGS:26100 MEM:17400
  r114 costs: LO_REGS:0 HI_REGS:1752 CALLER_SAVE_REGS:1752 EVEN_REG:1752 GENERAL_REGS:1752 VFP_D0_D7_REGS:196590 VFP_LO_REGS:196590 ALL_REGS:196590 MEM:131060


Pass 1 for finding pseudo/allocno costs

    r148: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r147: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r146: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r145: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r144: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r143: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r142: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r141: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r140: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r139: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r138: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r137: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r136: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r135: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r134: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r133: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r132: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r131: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r130: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r129: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r128: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r127: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r126: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r125: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r124: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r123: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r122: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r121: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r120: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r119: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r118: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r116: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r148 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r147 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r146 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r143 costs: GENERAL_REGS:0 MEM:26250
  r142 costs: LO_REGS:0 HI_REGS:3500 CALLER_SAVE_REGS:3500 EVEN_REG:3500 GENERAL_REGS:3500 VFP_D0_D7_REGS:26250 VFP_LO_REGS:26250 ALL_REGS:26250 MEM:17500
  r141 costs: LO_REGS:0 HI_REGS:3500 CALLER_SAVE_REGS:3500 EVEN_REG:3500 GENERAL_REGS:3500 VFP_D0_D7_REGS:26250 VFP_LO_REGS:26250 ALL_REGS:26250 MEM:17500
  r140 costs: LO_REGS:0 HI_REGS:3500 CALLER_SAVE_REGS:3500 EVEN_REG:3500 GENERAL_REGS:3500 VFP_D0_D7_REGS:26250 VFP_LO_REGS:26250 ALL_REGS:26250 MEM:17500
  r138 costs: LO_REGS:0 HI_REGS:46 CALLER_SAVE_REGS:46 EVEN_REG:46 GENERAL_REGS:46 VFP_D0_D7_REGS:690 VFP_LO_REGS:690 ALL_REGS:690 MEM:460
  r136 costs: GENERAL_REGS:0 MEM:17500
  r135 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r134 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:28125 VFP_LO_REGS:28125 ALL_REGS:28125 MEM:18750
  r133 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:41175 VFP_LO_REGS:41175 ALL_REGS:41175 MEM:27450
  r132 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:82515 VFP_LO_REGS:82515 ALL_REGS:82515 MEM:55010
  r131 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r130 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:15345 VFP_LO_REGS:15345 ALL_REGS:15345 MEM:10230
  r129 costs: LO_REGS:0 HI_REGS:1750 CALLER_SAVE_REGS:1750 EVEN_REG:1750 GENERAL_REGS:1750 VFP_D0_D7_REGS:26250 VFP_LO_REGS:26250 ALL_REGS:26250 MEM:17500
  r128 costs: LO_REGS:0 HI_REGS:1750 CALLER_SAVE_REGS:1750 EVEN_REG:1750 GENERAL_REGS:1750 VFP_D0_D7_REGS:26250 VFP_LO_REGS:26250 ALL_REGS:26250 MEM:17500
  r127 costs: LO_REGS:0 HI_REGS:1750 CALLER_SAVE_REGS:1750 EVEN_REG:1750 GENERAL_REGS:1750 VFP_D0_D7_REGS:26250 VFP_LO_REGS:26250 ALL_REGS:26250 MEM:17500
  r126 costs: LO_REGS:0 HI_REGS:1750 CALLER_SAVE_REGS:1750 EVEN_REG:1750 GENERAL_REGS:1750 VFP_D0_D7_REGS:26250 VFP_LO_REGS:26250 ALL_REGS:26250 MEM:17500
  r125 costs: LO_REGS:0 HI_REGS:1750 CALLER_SAVE_REGS:1750 EVEN_REG:1750 GENERAL_REGS:1750 VFP_D0_D7_REGS:52500 VFP_LO_REGS:52500 ALL_REGS:52500 MEM:35000
  r124 costs: LO_REGS:0 HI_REGS:1750 CALLER_SAVE_REGS:1750 EVEN_REG:1750 GENERAL_REGS:1750 VFP_D0_D7_REGS:26250 VFP_LO_REGS:26250 ALL_REGS:26250 MEM:17500
  r123 costs: LO_REGS:0 HI_REGS:1750 CALLER_SAVE_REGS:1750 EVEN_REG:1750 GENERAL_REGS:1750 VFP_D0_D7_REGS:26250 VFP_LO_REGS:26250 ALL_REGS:26250 MEM:17500
  r122 costs: LO_REGS:0 HI_REGS:1750 CALLER_SAVE_REGS:1750 EVEN_REG:1750 GENERAL_REGS:1750 VFP_D0_D7_REGS:26250 VFP_LO_REGS:26250 ALL_REGS:26250 MEM:17500
  r121 costs: LO_REGS:0 HI_REGS:1750 CALLER_SAVE_REGS:1750 EVEN_REG:1750 GENERAL_REGS:1750 VFP_D0_D7_REGS:26250 VFP_LO_REGS:26250 ALL_REGS:26250 MEM:17500
  r120 costs: LO_REGS:0 HI_REGS:1750 CALLER_SAVE_REGS:1750 EVEN_REG:1750 GENERAL_REGS:1750 VFP_D0_D7_REGS:26250 VFP_LO_REGS:26250 ALL_REGS:26250 MEM:17500
  r119 costs: LO_REGS:0 HI_REGS:1750 CALLER_SAVE_REGS:1750 EVEN_REG:1750 GENERAL_REGS:1750 VFP_D0_D7_REGS:26250 VFP_LO_REGS:26250 ALL_REGS:26250 MEM:17500
  r118 costs: LO_REGS:0 HI_REGS:1740 CALLER_SAVE_REGS:1740 EVEN_REG:1740 GENERAL_REGS:1740 VFP_D0_D7_REGS:26100 VFP_LO_REGS:26100 ALL_REGS:26100 MEM:17400
  r117 costs: LO_REGS:0 HI_REGS:1740 CALLER_SAVE_REGS:1740 EVEN_REG:1740 GENERAL_REGS:1740 VFP_D0_D7_REGS:26100 VFP_LO_REGS:26100 ALL_REGS:26100 MEM:17400
  r116 costs: LO_REGS:0 HI_REGS:1740 CALLER_SAVE_REGS:1740 EVEN_REG:1740 GENERAL_REGS:1740 VFP_D0_D7_REGS:52200 VFP_LO_REGS:52200 ALL_REGS:52200 MEM:34800
  r115 costs: LO_REGS:0 HI_REGS:1740 CALLER_SAVE_REGS:1740 EVEN_REG:1740 GENERAL_REGS:1740 VFP_D0_D7_REGS:26100 VFP_LO_REGS:26100 ALL_REGS:26100 MEM:17400
  r114 costs: LO_REGS:0 HI_REGS:1752 CALLER_SAVE_REGS:1752 EVEN_REG:1752 GENERAL_REGS:1752 VFP_D0_D7_REGS:196590 VFP_LO_REGS:196590 ALL_REGS:196590 MEM:131060

;;   ======================================================
;;   -- basic block 2 from 114 to 16 -- before reload
;;   ======================================================

;;	  0--> b  0: i  10 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  11 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  12 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  13 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 114 r146=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i   2 r132=r146                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 115 r147=r1                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  14 r135=zxn([r132+0x3c])                   :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 116 r148=r2                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  5--> b  0: i   3 r133=r147                               :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  6--> b  0: i   4 r134=r148                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  15 cc=cmp(r135,0x1)                        :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  16 pc={(cc==0)?L101:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 8
;;   new head = 10
;;   new tail = 16

;;   ======================================================
;;   -- basic block 3 from 18 to 26 -- before reload
;;   ======================================================

;;	  0--> b  0: i  18 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  19 r136=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  21 [r132+0x3c]=r136#0                      :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  22 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  23 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  25 {cc=cmp(r133&0xffffffffffffffcf,0);r130=r133&0xffffffffffffffcf;}:cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  26 pc={(cc==0)?L38:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 18
;;   new tail = 26

;;   ======================================================
;;   -- basic block 4 from 28 to 29 -- before reload
;;   ======================================================

;;	  0--> b  0: i  28 cc=cmp(r130,0x100000)                   :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  29 pc={(cc==0)?L38:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 28
;;   new tail = 29

;;   ======================================================
;;   -- basic block 5 from 31 to 33 -- before reload
;;   ======================================================

;;	  0--> b  0: i  31 r138=0x100040                           :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  32 cc=cmp(r130,r138)                       :cortex_m4_ex:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  33 pc={(cc==0)?L38:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 31
;;   new tail = 33

;;   ======================================================
;;   -- basic block 6 from 35 to 117 -- before reload
;;   ======================================================

;;	  0--> b  0: i  35 r114=[r132]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 117 pc=L50                                  :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 35
;;   new tail = 117

;;   ======================================================
;;   -- basic block 7 from 40 to 49 -- before reload
;;   ======================================================

;;	  0--> b  0: i  40 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  41 r114=[r132]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  42 r115=[r114+0x8]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 121 r116=r115&0xffffffffffcfffff            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 122 r116=r116&0xffffffffffffff8f            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  45 [r114+0x8]=r116                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  46 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  47 r117=[r114+0x8]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  48 r118=r117|r133                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  49 [r114+0x8]=r118                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 10
;;   new head = 40
;;   new tail = 49

;;   ======================================================
;;   -- basic block 8 from 52 to 119 -- before reload
;;   ======================================================

;;	  0--> b  0: i  52 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  53 r119=[r114+0x4]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  65 r125=[r132+0x34]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  54 r120=r119|0x1                           :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i  55 [r114+0x4]=r120                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  56 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  57 r121=[r114+0x4]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  58 r122=r121&0xfffffffffffffffb            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  59 [r114+0x4]=r122                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  60 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  61 r123=[r114+0x4]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  62 r124=r123|r134                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  63 [r114+0x4]=r124                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  64 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i  75 r126=[r114+0xc]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 13--> b  0: i  66 r140=`TIMEx_DMACommutationCplt'         :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	 14--> b  0: i  76 r127=r126&0xffffffffffffffdf            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 15--> b  0: i  67 [r125+0x2c]=r140                        :cortex_m4_a:@GENERAL_REGS+0(-1)@VFP_LO_REGS+0(0)
;;	 15--> b  0: i  68 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 16--> b  0: i  69 r141=`TIMEx_DMACommutationHalfCplt'     :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 17--> b  0: i  70 [r125+0x30]=r141                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 17--> b  0: i  71 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 18--> b  0: i  72 r142=`TIM_DMAError'                     :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 19--> b  0: i  73 [r125+0x34]=r142                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	 19--> b  0: i  74 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 20--> b  0: i  77 [r114+0xc]=r127                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 20--> b  0: i  78 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 21--> b  0: i  79 r128=[r114+0xc]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 22--> b  0: i  84 r143=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 23--> b  0: i  80 r129=r128|0x2000                        :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	 24--> b  0: i  81 [r114+0xc]=r129                         :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	 24--> b  0: i  82 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 24--> b  0: i  83 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 25--> b  0: i   6 r131=r143                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 26--> b  0: i  86 [r132+0x3c]=r143#0                      :cortex_m4_a:@GENERAL_REGS+0(-1)@VFP_LO_REGS+0(0)
;;	 26--> b  0: i  87 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 26--> b  0: i  88 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 27--> b  0: i 119 pc=L89                                  :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 27
;;   new head = 52
;;   new tail = 119

;;   ======================================================
;;   -- basic block 9 from 7 to 7 -- before reload
;;   ======================================================

;;	  0--> b  0: i   7 r131=0x2                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 7
;;   new tail = 7

;;   ======================================================
;;   -- basic block 10 from 95 to 96 -- before reload
;;   ======================================================

;;	  0--> b  0: i  95 r0=r131                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  96 use r0                                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 95
;;   new tail = 96


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_ConfigCommutEvent_DMA

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d,1u} r3={1d} r7={1d,10u} r13={1d,10u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={4d,4u} r102={1d,10u} r103={1d,9u} r114={2d,14u} r115={1d,1u} r116={2d,2u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r122={1d,1u} r123={1d,1u} r124={1d,1u} r125={1d,3u} r126={1d,1u} r127={1d,1u} r128={1d,1u} r129={1d,1u} r130={1d,2u,1e} r131={2d,1u} r132={1d,6u} r133={1d,3u} r134={1d,1u} r135={1d,1u} r136={1d,1u} r138={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,1u} r143={1d,2u} r146={1d,1u} r147={1d,1u} r148={1d,1u} 
;;    total ref usage 169{64d,104u,1e} in 78{78 regular + 0 call} insns.
(note 1 0 8 NOTE_INSN_DELETED)
(note 8 1 5 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 5 8 10 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 10 5 11 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2119:3 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2120:3 -1
     (nil))
(debug_insn 12 11 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2122:3 -1
     (nil))
(debug_insn 13 12 114 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2122:3 -1
     (nil))
(insn 114 13 2 2 (set (reg:SI 146)
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2117:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(insn 2 114 115 2 (set (reg/v/f:SI 132 [ htim ])
        (reg:SI 146)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2117:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 146)
        (nil)))
(insn 115 2 14 2 (set (reg:SI 147)
        (reg:SI 1 r1 [ InputTrigger ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2117:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ InputTrigger ])
        (nil)))
(insn 14 115 116 2 (set (reg:SI 135 [ htim_23(D)->Lock ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 132 [ htim ])
                    (const_int 60 [0x3c])) [0 htim_23(D)->Lock+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2122:3 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 116 14 3 2 (set (reg:SI 148)
        (reg:SI 2 r2 [ CommutationSource ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2117:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [ CommutationSource ])
        (nil)))
(insn 3 116 4 2 (set (reg/v:SI 133 [ InputTrigger ])
        (reg:SI 147)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2117:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 147)
        (nil)))
(insn 4 3 15 2 (set (reg/v:SI 134 [ CommutationSource ])
        (reg:SI 148)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2117:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 148)
        (nil)))
(insn 15 4 16 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 135 [ htim_23(D)->Lock ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2122:3 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 135 [ htim_23(D)->Lock ])
        (nil)))
(jump_insn 16 15 17 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 101)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2122:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 134217732 (nil)))
 -> 101)
(note 17 16 24 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 24 17 18 3 NOTE_INSN_DELETED)
(debug_insn 18 24 19 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2122:3 -1
     (nil))
(insn 19 18 21 3 (set (reg:SI 136)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2122:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 21 19 22 3 (set (mem:QI (plus:SI (reg/v/f:SI 132 [ htim ])
                (const_int 60 [0x3c])) [0 htim_23(D)->Lock+0 S1 A32])
        (subreg:QI (reg:SI 136) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2122:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 136)
        (nil)))
(debug_insn 22 21 23 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2122:3 -1
     (nil))
(debug_insn 23 22 25 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2125:3 -1
     (nil))
(insn 25 23 26 3 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg/v:SI 133 [ InputTrigger ])
                        (const_int -49 [0xffffffffffffffcf]))
                    (const_int 0 [0])))
            (set (reg:SI 130 [ _38 ])
                (and:SI (reg/v:SI 133 [ InputTrigger ])
                    (const_int -49 [0xffffffffffffffcf])))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2125:6 91 {*andsi3_compare0}
     (nil))
(jump_insn 26 25 27 3 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 38)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2125:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 38)
(note 27 26 28 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 28 27 29 4 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 130 [ _38 ])
            (const_int 1048576 [0x100000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2126:71 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 29 28 30 4 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 38)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2126:71 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 38)
(note 30 29 31 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 31 30 32 5 (set (reg:SI 138)
        (const_int 1048640 [0x100040])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2128:71 728 {*thumb2_movsi_vfp}
     (nil))
(insn 32 31 33 5 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 130 [ _38 ])
            (reg:SI 138))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2128:71 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 138)
        (expr_list:REG_DEAD (reg:SI 130 [ _38 ])
            (expr_list:REG_EQUAL (compare:CC (reg:SI 130 [ _38 ])
                    (const_int 1048640 [0x100040]))
                (nil)))))
(jump_insn 33 32 34 5 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 38)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2128:71 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 38)
(note 34 33 35 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 35 34 117 6 (set (reg/f:SI 114 [ _2 ])
        (mem/f:SI (reg/v/f:SI 132 [ htim ]) [3 htim_23(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2152:9 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 117 35 118 6 (set (pc)
        (label_ref 50)) 284 {*arm_jump}
     (nil)
 -> 50)
(barrier 118 117 38)
(code_label 38 118 39 7 501 (nil) [3 uses])
(note 39 38 43 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(note 43 39 40 7 NOTE_INSN_DELETED)
(debug_insn 40 43 41 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2152:5 -1
     (nil))
(insn 41 40 42 7 (set (reg/f:SI 114 [ _2 ])
        (mem/f:SI (reg/v/f:SI 132 [ htim ]) [3 htim_23(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2152:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 42 41 121 7 (set (reg:SI 115 [ _3 ])
        (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 8 [0x8])) [1 _2->SMCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2152:26 728 {*thumb2_movsi_vfp}
     (nil))
(insn 121 42 122 7 (set (reg:SI 116 [ _4 ])
        (and:SI (reg:SI 115 [ _3 ])
            (const_int -3145729 [0xffffffffffcfffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2152:26 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (nil)))
(insn 122 121 45 7 (set (reg:SI 116 [ _4 ])
        (and:SI (reg:SI 116 [ _4 ])
            (const_int -113 [0xffffffffffffff8f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2152:26 90 {*arm_andsi3_insn}
     (nil))
(insn 45 122 46 7 (set (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 8 [0x8])) [1 _2->SMCR+0 S4 A32])
        (reg:SI 116 [ _4 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2152:26 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
        (nil)))
(debug_insn 46 45 47 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2153:5 -1
     (nil))
(insn 47 46 48 7 (set (reg:SI 117 [ _5 ])
        (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 8 [0x8])) [1 _2->SMCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2153:26 728 {*thumb2_movsi_vfp}
     (nil))
(insn 48 47 49 7 (set (reg:SI 118 [ _6 ])
        (ior:SI (reg:SI 117 [ _5 ])
            (reg/v:SI 133 [ InputTrigger ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2153:26 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 133 [ InputTrigger ])
        (expr_list:REG_DEAD (reg:SI 117 [ _5 ])
            (nil))))
(insn 49 48 50 7 (set (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 8 [0x8])) [1 _2->SMCR+0 S4 A32])
        (reg:SI 118 [ _6 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2153:26 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 118 [ _6 ])
        (nil)))
(code_label 50 49 51 8 502 (nil) [1 uses])
(note 51 50 52 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 52 51 53 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2157:3 -1
     (nil))
(insn 53 52 65 8 (set (reg:SI 119 [ _8 ])
        (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 4 [0x4])) [1 prephitmp_51->CR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2157:23 728 {*thumb2_movsi_vfp}
     (nil))
(insn 65 53 54 8 (set (reg/f:SI 125 [ _14 ])
        (mem/f:SI (plus:SI (reg/v/f:SI 132 [ htim ])
                (const_int 52 [0x34])) [5 htim_23(D)->hdma[5]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2164:13 728 {*thumb2_movsi_vfp}
     (nil))
(insn 54 65 55 8 (set (reg:SI 120 [ _9 ])
        (ior:SI (reg:SI 119 [ _8 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2157:23 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 119 [ _8 ])
        (nil)))
(insn 55 54 56 8 (set (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 4 [0x4])) [1 prephitmp_51->CR2+0 S4 A32])
        (reg:SI 120 [ _9 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2157:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 120 [ _9 ])
        (nil)))
(debug_insn 56 55 57 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2159:3 -1
     (nil))
(insn 57 56 58 8 (set (reg:SI 121 [ _10 ])
        (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 4 [0x4])) [1 prephitmp_51->CR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2159:23 728 {*thumb2_movsi_vfp}
     (nil))
(insn 58 57 59 8 (set (reg:SI 122 [ _11 ])
        (and:SI (reg:SI 121 [ _10 ])
            (const_int -5 [0xfffffffffffffffb]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2159:23 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 121 [ _10 ])
        (nil)))
(insn 59 58 60 8 (set (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 4 [0x4])) [1 prephitmp_51->CR2+0 S4 A32])
        (reg:SI 122 [ _11 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2159:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 122 [ _11 ])
        (nil)))
(debug_insn 60 59 61 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2160:3 -1
     (nil))
(insn 61 60 62 8 (set (reg:SI 123 [ _12 ])
        (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 4 [0x4])) [1 prephitmp_51->CR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2160:23 728 {*thumb2_movsi_vfp}
     (nil))
(insn 62 61 63 8 (set (reg:SI 124 [ _13 ])
        (ior:SI (reg:SI 123 [ _12 ])
            (reg/v:SI 134 [ CommutationSource ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2160:23 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 134 [ CommutationSource ])
        (expr_list:REG_DEAD (reg:SI 123 [ _12 ])
            (nil))))
(insn 63 62 64 8 (set (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 4 [0x4])) [1 prephitmp_51->CR2+0 S4 A32])
        (reg:SI 124 [ _13 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2160:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 124 [ _13 ])
        (nil)))
(debug_insn 64 63 75 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2164:3 -1
     (nil))
(insn 75 64 66 8 (set (reg:SI 126 [ _15 ])
        (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 12 [0xc])) [1 prephitmp_51->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2170:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 66 75 76 8 (set (reg/f:SI 140)
        (symbol_ref:SI ("TIMEx_DMACommutationCplt") [flags 0x3]  <function_decl 0000000006c01900 TIMEx_DMACommutationCplt>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2164:56 728 {*thumb2_movsi_vfp}
     (nil))
(insn 76 66 67 8 (set (reg:SI 127 [ _16 ])
        (and:SI (reg:SI 126 [ _15 ])
            (const_int -33 [0xffffffffffffffdf]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2170:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 126 [ _15 ])
        (nil)))
(insn 67 76 68 8 (set (mem/f:SI (plus:SI (reg/f:SI 125 [ _14 ])
                (const_int 44 [0x2c])) [10 _14->XferCpltCallback+0 S4 A32])
        (reg/f:SI 140)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2164:56 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 140)
        (nil)))
(debug_insn 68 67 69 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2165:3 -1
     (nil))
(insn 69 68 70 8 (set (reg/f:SI 141)
        (symbol_ref:SI ("TIMEx_DMACommutationHalfCplt") [flags 0x3]  <function_decl 0000000006c01a00 TIMEx_DMACommutationHalfCplt>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2165:60 728 {*thumb2_movsi_vfp}
     (nil))
(insn 70 69 71 8 (set (mem/f:SI (plus:SI (reg/f:SI 125 [ _14 ])
                (const_int 48 [0x30])) [10 _14->XferHalfCpltCallback+0 S4 A32])
        (reg/f:SI 141)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2165:60 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 141)
        (nil)))
(debug_insn 71 70 72 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2167:3 -1
     (nil))
(insn 72 71 73 8 (set (reg/f:SI 142)
        (symbol_ref:SI ("TIM_DMAError") [flags 0x41]  <function_decl 0000000006bc6f00 TIM_DMAError>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2167:57 728 {*thumb2_movsi_vfp}
     (nil))
(insn 73 72 74 8 (set (mem/f:SI (plus:SI (reg/f:SI 125 [ _14 ])
                (const_int 52 [0x34])) [10 _14->XferErrorCallback+0 S4 A32])
        (reg/f:SI 142)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2167:57 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 142)
        (expr_list:REG_DEAD (reg/f:SI 125 [ _14 ])
            (nil))))
(debug_insn 74 73 77 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2170:3 -1
     (nil))
(insn 77 74 78 8 (set (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 12 [0xc])) [1 prephitmp_51->DIER+0 S4 A32])
        (reg:SI 127 [ _16 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2170:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 127 [ _16 ])
        (nil)))
(debug_insn 78 77 79 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2173:3 -1
     (nil))
(insn 79 78 84 8 (set (reg:SI 128 [ _17 ])
        (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 12 [0xc])) [1 prephitmp_51->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2173:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 84 79 80 8 (set (reg:SI 143)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2175:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 80 84 81 8 (set (reg:SI 129 [ _18 ])
        (ior:SI (reg:SI 128 [ _17 ])
            (const_int 8192 [0x2000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2173:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 128 [ _17 ])
        (nil)))
(insn 81 80 82 8 (set (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 12 [0xc])) [1 prephitmp_51->DIER+0 S4 A32])
        (reg:SI 129 [ _18 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2173:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 129 [ _18 ])
        (expr_list:REG_DEAD (reg/f:SI 114 [ _2 ])
            (nil))))
(debug_insn 82 81 83 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2175:3 -1
     (nil))
(debug_insn 83 82 6 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2175:3 -1
     (nil))
(insn 6 83 86 8 (set (reg:SI 131 [ <retval> ])
        (reg:SI 143)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2177:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 143)
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
(insn 86 6 87 8 (set (mem:QI (plus:SI (reg/v/f:SI 132 [ htim ])
                (const_int 60 [0x3c])) [0 htim_23(D)->Lock+0 S1 A32])
        (subreg:QI (reg:SI 143) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2175:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 132 [ htim ])
        (nil)))
(debug_insn 87 86 88 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2175:3 -1
     (nil))
(debug_insn 88 87 119 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2177:3 -1
     (nil))
(jump_insn 119 88 120 8 (set (pc)
        (label_ref 89)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2177:10 284 {*arm_jump}
     (nil)
 -> 89)
(barrier 120 119 101)
(code_label 101 120 100 9 503 (nil) [1 uses])
(note 100 101 7 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 7 100 89 9 (set (reg:SI 131 [ <retval> ])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2122:3 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 89 7 90 10 500 (nil) [1 uses])
(note 90 89 95 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 95 90 96 10 (set (reg/i:SI 0 r0)
        (reg:SI 131 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2178:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 131 [ <retval> ])
        (nil)))
(insn 96 95 124 10 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2178:1 -1
     (nil))
(note 124 96 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_MasterConfigSynchronization (HAL_TIMEx_MasterConfigSynchronization, funcdef_no=358, decl_uid=9528, cgraph_uid=362, symbol_order=361)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 21 n_edges 31 count 21 (    1)


HAL_TIMEx_MasterConfigSynchronization

Dataflow summary:
def_info->table_size = 78, use_info->table_size = 184
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,20u} r13={1d,20u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={11d,11u} r102={1d,20u} r103={1d,19u} r114={1d,16u,9e} r117={1d,5u} r118={1d,2u} r119={1d,2u} r120={1d,2u} r122={1d,2u} r123={1d,2u} r124={1d,2u} r125={2d,3u} r126={1d,2u} r127={2d,3u} r130={1d,2u} r131={1d,2u} r132={2d,3u} r134={1d,2u} r135={2d,1u} r136={1d,5u} r137={1d,6u} r138={1d,1u} r139={1d,1u} r141={1d,1u} r142={1d,1u} r143={1d,1u} r144={1d,1u} r145={1d,1u} r146={1d,1u} r147={1d,1u} r148={1d,1u} r149={1d,1u} r150={1d,1u} r151={1d,1u} r153={1d,2u} r157={1d,1u} r158={1d,1u} r160={1d,1u} r161={1d,1u} r163={1d,1u} r165={1d,1u} r166={1d,1u} 
;;    total ref usage 267{80d,178u,9e} in 135{135 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d35(102){ }d36(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 16 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 136 137 138 165 166
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 136 137 138 165 166
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136 137
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136 137

( 2 )->[3]->( 19 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u9(7){ }u10(13){ }u11(102){ }u12(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136 137
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136
;; lr  def 	 100 [cc] 114 117 118 139 141
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136 137
;; live  gen 	 100 [cc] 114 117 118 139 141
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 117 118 136 137
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 117 118 136 137

( 3 )->[4]->( 18 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u24(7){ }u25(13){ }u26(102){ }u27(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 117 118 136 137
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  def 	 100 [cc] 142
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 117 118 136 137
;; live  gen 	 100 [cc] 142
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 117 118 136 137
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 117 118 136 137

( 4 )->[5]->( 6 17 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u32(7){ }u33(13){ }u34(102){ }u35(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 117 118 136 137
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  def 	 100 [cc] 143
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 117 118 136 137
;; live  gen 	 100 [cc] 143
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 117 118 136 137
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 117 118 136 137

( 5 )->[6]->( 18 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 117 118 136 137
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 117 118 136 137
;; live  out 	

( 17 18 )->[7]->( 14 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u40(7){ }u41(13){ }u42(102){ }u43(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 118 136 137
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 118 136 137
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 118 136 137
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 118 136 137

( 7 )->[8]->( 14 9 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u46(7){ }u47(13){ }u48(102){ }u49(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 118 136 137
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  def 	 100 [cc] 144
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 118 136 137
;; live  gen 	 100 [cc] 144
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 118 136 137
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 118 136 137

( 8 )->[9]->( 14 10 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u54(7){ }u55(13){ }u56(102){ }u57(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 118 136 137
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  def 	 100 [cc] 145
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 118 136 137
;; live  gen 	 100 [cc] 145
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 118 136 137
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 118 136 137

( 9 )->[10]->( 14 11 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u62(7){ }u63(13){ }u64(102){ }u65(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 118 136 137
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  def 	 100 [cc] 146
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 118 136 137
;; live  gen 	 100 [cc] 146
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 118 136 137
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 118 136 137

( 10 )->[11]->( 14 12 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u70(7){ }u71(13){ }u72(102){ }u73(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 118 136 137
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  def 	 100 [cc] 147
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 118 136 137
;; live  gen 	 100 [cc] 147
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 118 136 137
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 118 136 137

( 11 )->[12]->( 14 13 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u78(7){ }u79(13){ }u80(102){ }u81(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 118 136 137
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  def 	 100 [cc] 148
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 118 136 137
;; live  gen 	 100 [cc] 148
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 118 136 137
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 118 136 137

( 12 )->[13]->( 14 15 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u86(7){ }u87(13){ }u88(102){ }u89(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 118 136 137
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  def 	 100 [cc] 149
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 118 136 137
;; live  gen 	 100 [cc] 149
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 118 136 137
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 118 136 137

( 12 13 10 11 9 8 7 19 )->[14]->( 15 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u94(7){ }u95(13){ }u96(102){ }u97(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 118 136 137
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 118 137
;; lr  def 	 119 120 150
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 118 136 137
;; live  gen 	 119 120 150
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136

( 14 13 )->[15]->( 20 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u106(7){ }u107(13){ }u108(102){ }u109(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136
;; lr  def 	 135 151 153
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136
;; live  gen 	 135 151 153
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135

( 2 )->[16]->( 20 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u115(7){ }u116(13){ }u117(102){ }u118(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 135
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 135
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135

( 5 )->[17]->( 7 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u119(7){ }u120(13){ }u121(102){ }u122(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 117 118 136 137
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 117 137
;; lr  def 	 132 134 157
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 117 118 136 137
;; live  gen 	 132 134 157
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 118 136 137
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 118 136 137

( 4 6 )->[18]->( 7 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u134(7){ }u135(13){ }u136(102){ }u137(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 117 118 136 137
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 117 137
;; lr  def 	 124 125 130 131 158 160
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 117 118 136 137
;; live  gen 	 124 125 130 131 158 160
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 118 136 137
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 118 136 137

( 3 )->[19]->( 14 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u154(7){ }u155(13){ }u156(102){ }u157(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 117 118 136 137
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 117 137
;; lr  def 	 122 123 126 127 161 163
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 117 118 136 137
;; live  gen 	 122 123 126 127 161 163
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 118 136 137
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 118 136 137

( 15 16 )->[20]->( 1 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u174(7){ }u175(13){ }u176(102){ }u177(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 20 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u180(0){ }u181(7){ }u182(13){ }u183(102){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 18 to worklist
  Adding insn 36 to worklist
  Adding insn 31 to worklist
  Adding insn 28 to worklist
  Adding insn 25 to worklist
  Adding insn 40 to worklist
  Adding insn 44 to worklist
  Adding insn 187 to worklist
  Adding insn 51 to worklist
  Adding insn 55 to worklist
  Adding insn 59 to worklist
  Adding insn 63 to worklist
  Adding insn 67 to worklist
  Adding insn 71 to worklist
  Adding insn 75 to worklist
  Adding insn 86 to worklist
  Adding insn 190 to worklist
  Adding insn 97 to worklist
  Adding insn 92 to worklist
  Adding insn 192 to worklist
  Adding insn 194 to worklist
  Adding insn 117 to worklist
  Adding insn 196 to worklist
  Adding insn 141 to worklist
  Adding insn 198 to worklist
  Adding insn 165 to worklist
  Adding insn 171 to worklist
Finished finding needed instructions:
processing block 20 lr out =  0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 170 to worklist
processing block 16 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135
  Adding insn 6 to worklist
processing block 15 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135
  Adding insn 5 to worklist
  Adding insn 95 to worklist
  Adding insn 90 to worklist
processing block 14 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136
  Adding insn 83 to worklist
  Adding insn 82 to worklist
  Adding insn 79 to worklist
processing block 19 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 118 136 137
  Adding insn 161 to worklist
  Adding insn 160 to worklist
  Adding insn 201 to worklist
  Adding insn 200 to worklist
  Adding insn 153 to worklist
  Adding insn 152 to worklist
  Adding insn 149 to worklist
processing block 13 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 118 136 137
  Adding insn 74 to worklist
  Adding insn 73 to worklist
processing block 12 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 118 136 137
  Adding insn 70 to worklist
  Adding insn 69 to worklist
processing block 11 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 118 136 137
  Adding insn 66 to worklist
  Adding insn 65 to worklist
processing block 10 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 118 136 137
  Adding insn 62 to worklist
  Adding insn 61 to worklist
processing block 9 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 118 136 137
  Adding insn 58 to worklist
  Adding insn 57 to worklist
processing block 8 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 118 136 137
  Adding insn 54 to worklist
  Adding insn 53 to worklist
processing block 7 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 118 136 137
  Adding insn 50 to worklist
processing block 18 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 118 136 137
  Adding insn 138 to worklist
  Adding insn 137 to worklist
  Adding insn 203 to worklist
  Adding insn 202 to worklist
  Adding insn 130 to worklist
  Adding insn 129 to worklist
  Adding insn 126 to worklist
processing block 6 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 117 118 136 137
processing block 17 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 118 136 137
  Adding insn 114 to worklist
  Adding insn 113 to worklist
  Adding insn 205 to worklist
  Adding insn 204 to worklist
processing block 5 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 117 118 136 137
  Adding insn 43 to worklist
  Adding insn 42 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 117 118 136 137
  Adding insn 39 to worklist
  Adding insn 38 to worklist
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 117 118 136 137
  Adding insn 35 to worklist
  Adding insn 34 to worklist
  Adding insn 27 to worklist
  Adding insn 23 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136 137
  Adding insn 17 to worklist
  Adding insn 16 to worklist
  Adding insn 3 to worklist
  Adding insn 184 to worklist
  Adding insn 2 to worklist
  Adding insn 183 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 21 n_edges 31 count 21 (    1)

Pass 0 for finding pseudo/allocno costs


  r166 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r165 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r163 costs: LO_REGS:0 HI_REGS:524 CALLER_SAVE_REGS:524 EVEN_REG:524 GENERAL_REGS:524 VFP_D0_D7_REGS:7860 VFP_LO_REGS:7860 ALL_REGS:7860 MEM:5240
  r161 costs: LO_REGS:0 HI_REGS:524 CALLER_SAVE_REGS:524 EVEN_REG:524 GENERAL_REGS:524 VFP_D0_D7_REGS:7860 VFP_LO_REGS:7860 ALL_REGS:7860 MEM:5240
  r160 costs: LO_REGS:0 HI_REGS:624 CALLER_SAVE_REGS:624 EVEN_REG:624 GENERAL_REGS:624 VFP_D0_D7_REGS:9360 VFP_LO_REGS:9360 ALL_REGS:9360 MEM:6240
  r158 costs: LO_REGS:0 HI_REGS:624 CALLER_SAVE_REGS:624 EVEN_REG:624 GENERAL_REGS:624 VFP_D0_D7_REGS:9360 VFP_LO_REGS:9360 ALL_REGS:9360 MEM:6240
  r157 costs: LO_REGS:0 HI_REGS:600 CALLER_SAVE_REGS:600 EVEN_REG:600 GENERAL_REGS:600 VFP_D0_D7_REGS:9000 VFP_LO_REGS:9000 ALL_REGS:9000 MEM:6000
  r153 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:14000
  r151 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:13125
  r150 costs: LO_REGS:0 HI_REGS:1648 CALLER_SAVE_REGS:1648 EVEN_REG:1648 GENERAL_REGS:1648 VFP_D0_D7_REGS:24720 VFP_LO_REGS:24720 ALL_REGS:24720 MEM:16480
  r149 costs: LO_REGS:0 HI_REGS:144 CALLER_SAVE_REGS:144 EVEN_REG:144 GENERAL_REGS:144 VFP_D0_D7_REGS:2088 VFP_LO_REGS:2088 ALL_REGS:2088 MEM:1080
  r148 costs: LO_REGS:0 HI_REGS:204 CALLER_SAVE_REGS:204 EVEN_REG:204 GENERAL_REGS:204 VFP_D0_D7_REGS:2958 VFP_LO_REGS:2958 ALL_REGS:2958 MEM:1530
  r147 costs: LO_REGS:0 HI_REGS:294 CALLER_SAVE_REGS:294 EVEN_REG:294 GENERAL_REGS:294 VFP_D0_D7_REGS:4263 VFP_LO_REGS:4263 ALL_REGS:4263 MEM:2205
  r146 costs: LO_REGS:0 HI_REGS:420 CALLER_SAVE_REGS:420 EVEN_REG:420 GENERAL_REGS:420 VFP_D0_D7_REGS:6090 VFP_LO_REGS:6090 ALL_REGS:6090 MEM:3150
  r145 costs: LO_REGS:0 HI_REGS:600 CALLER_SAVE_REGS:600 EVEN_REG:600 GENERAL_REGS:600 VFP_D0_D7_REGS:8700 VFP_LO_REGS:8700 ALL_REGS:8700 MEM:4500
  r144 costs: LO_REGS:0 HI_REGS:856 CALLER_SAVE_REGS:856 EVEN_REG:856 GENERAL_REGS:856 VFP_D0_D7_REGS:12412 VFP_LO_REGS:12412 ALL_REGS:12412 MEM:6420
  r143 costs: LO_REGS:0 HI_REGS:856 CALLER_SAVE_REGS:856 EVEN_REG:856 GENERAL_REGS:856 VFP_D0_D7_REGS:12412 VFP_LO_REGS:12412 ALL_REGS:12412 MEM:6420
  r142 costs: LO_REGS:0 HI_REGS:1224 CALLER_SAVE_REGS:1224 EVEN_REG:1224 GENERAL_REGS:1224 VFP_D0_D7_REGS:17748 VFP_LO_REGS:17748 ALL_REGS:17748 MEM:9180
  r141 costs: LO_REGS:0 HI_REGS:1750 CALLER_SAVE_REGS:1750 EVEN_REG:1750 GENERAL_REGS:1750 VFP_D0_D7_REGS:25375 VFP_LO_REGS:25375 ALL_REGS:25375 MEM:13125
  r139 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:13125
  r138 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r137 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:44080 VFP_LO_REGS:44080 ALL_REGS:44080 MEM:23720
  r136 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:77500 VFP_LO_REGS:77500 ALL_REGS:77500 MEM:46000
  r135 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25500 VFP_LO_REGS:25500 ALL_REGS:25500 MEM:11500
  r134 costs: LO_REGS:0 HI_REGS:600 CALLER_SAVE_REGS:600 EVEN_REG:600 GENERAL_REGS:600 VFP_D0_D7_REGS:9000 VFP_LO_REGS:9000 ALL_REGS:9000 MEM:6000
  r132 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:18000 VFP_LO_REGS:18000 ALL_REGS:18000 MEM:12000
  r131 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:9360 VFP_LO_REGS:9360 ALL_REGS:9360 MEM:6240
  r130 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:9360 VFP_LO_REGS:9360 ALL_REGS:9360 MEM:6240
  r127 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:15720 VFP_LO_REGS:15720 ALL_REGS:15720 MEM:10480
  r126 costs: LO_REGS:0 HI_REGS:524 CALLER_SAVE_REGS:524 EVEN_REG:524 GENERAL_REGS:524 VFP_D0_D7_REGS:7860 VFP_LO_REGS:7860 ALL_REGS:7860 MEM:5240
  r125 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:18720 VFP_LO_REGS:18720 ALL_REGS:18720 MEM:12480
  r124 costs: LO_REGS:0 HI_REGS:624 CALLER_SAVE_REGS:624 EVEN_REG:624 GENERAL_REGS:624 VFP_D0_D7_REGS:9360 VFP_LO_REGS:9360 ALL_REGS:9360 MEM:6240
  r123 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:7860 VFP_LO_REGS:7860 ALL_REGS:7860 MEM:5240
  r122 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:7860 VFP_LO_REGS:7860 ALL_REGS:7860 MEM:5240
  r120 costs: LO_REGS:0 HI_REGS:1648 CALLER_SAVE_REGS:1648 EVEN_REG:1648 GENERAL_REGS:1648 VFP_D0_D7_REGS:24720 VFP_LO_REGS:24720 ALL_REGS:24720 MEM:16480
  r119 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:24720 VFP_LO_REGS:24720 ALL_REGS:24720 MEM:16480
  r118 costs: LO_REGS:0 HI_REGS:1750 CALLER_SAVE_REGS:1750 EVEN_REG:1750 GENERAL_REGS:1750 VFP_D0_D7_REGS:25485 VFP_LO_REGS:25485 ALL_REGS:25485 MEM:16990
  r117 costs: LO_REGS:0 HI_REGS:1750 CALLER_SAVE_REGS:1750 EVEN_REG:1750 GENERAL_REGS:1750 VFP_D0_D7_REGS:26235 VFP_LO_REGS:26235 ALL_REGS:26235 MEM:17490
  r114 costs: LO_REGS:0 HI_REGS:1750 CALLER_SAVE_REGS:1750 EVEN_REG:1750 GENERAL_REGS:1750 VFP_D0_D7_REGS:121635 VFP_LO_REGS:121635 ALL_REGS:121635 MEM:81090


Pass 1 for finding pseudo/allocno costs

    r166: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r165: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r164: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r163: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r162: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r161: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r160: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r159: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r158: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r157: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r156: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r155: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r154: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r153: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r152: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r151: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r150: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r149: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r148: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r147: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r146: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r145: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r144: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r143: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r142: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r141: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r140: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r139: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r138: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r137: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r136: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r135: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r134: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r133: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r132: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r131: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r130: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r129: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r128: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r127: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r126: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r125: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r124: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r123: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r122: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r121: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r120: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r119: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r118: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r116: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r115: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r166 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r165 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r163 costs: LO_REGS:0 HI_REGS:524 CALLER_SAVE_REGS:524 EVEN_REG:524 GENERAL_REGS:524 VFP_D0_D7_REGS:7860 VFP_LO_REGS:7860 ALL_REGS:7860 MEM:5240
  r161 costs: LO_REGS:0 HI_REGS:524 CALLER_SAVE_REGS:524 EVEN_REG:524 GENERAL_REGS:524 VFP_D0_D7_REGS:7860 VFP_LO_REGS:7860 ALL_REGS:7860 MEM:5240
  r160 costs: LO_REGS:0 HI_REGS:624 CALLER_SAVE_REGS:624 EVEN_REG:624 GENERAL_REGS:624 VFP_D0_D7_REGS:9360 VFP_LO_REGS:9360 ALL_REGS:9360 MEM:6240
  r158 costs: LO_REGS:0 HI_REGS:624 CALLER_SAVE_REGS:624 EVEN_REG:624 GENERAL_REGS:624 VFP_D0_D7_REGS:9360 VFP_LO_REGS:9360 ALL_REGS:9360 MEM:6240
  r157 costs: LO_REGS:0 HI_REGS:600 CALLER_SAVE_REGS:600 EVEN_REG:600 GENERAL_REGS:600 VFP_D0_D7_REGS:9000 VFP_LO_REGS:9000 ALL_REGS:9000 MEM:6000
  r153 costs: GENERAL_REGS:0 MEM:26250
  r151 costs: GENERAL_REGS:0 MEM:17500
  r150 costs: LO_REGS:0 HI_REGS:1648 CALLER_SAVE_REGS:1648 EVEN_REG:1648 GENERAL_REGS:1648 VFP_D0_D7_REGS:24720 VFP_LO_REGS:24720 ALL_REGS:24720 MEM:16480
  r149 costs: LO_REGS:0 HI_REGS:144 CALLER_SAVE_REGS:144 EVEN_REG:144 GENERAL_REGS:144 VFP_D0_D7_REGS:2160 VFP_LO_REGS:2160 ALL_REGS:2160 MEM:1440
  r148 costs: LO_REGS:0 HI_REGS:204 CALLER_SAVE_REGS:204 EVEN_REG:204 GENERAL_REGS:204 VFP_D0_D7_REGS:3060 VFP_LO_REGS:3060 ALL_REGS:3060 MEM:2040
  r147 costs: LO_REGS:0 HI_REGS:294 CALLER_SAVE_REGS:294 EVEN_REG:294 GENERAL_REGS:294 VFP_D0_D7_REGS:4410 VFP_LO_REGS:4410 ALL_REGS:4410 MEM:2940
  r146 costs: LO_REGS:0 HI_REGS:420 CALLER_SAVE_REGS:420 EVEN_REG:420 GENERAL_REGS:420 VFP_D0_D7_REGS:6300 VFP_LO_REGS:6300 ALL_REGS:6300 MEM:4200
  r145 costs: LO_REGS:0 HI_REGS:600 CALLER_SAVE_REGS:600 EVEN_REG:600 GENERAL_REGS:600 VFP_D0_D7_REGS:9000 VFP_LO_REGS:9000 ALL_REGS:9000 MEM:6000
  r144 costs: LO_REGS:0 HI_REGS:856 CALLER_SAVE_REGS:856 EVEN_REG:856 GENERAL_REGS:856 VFP_D0_D7_REGS:12840 VFP_LO_REGS:12840 ALL_REGS:12840 MEM:8560
  r143 costs: LO_REGS:0 HI_REGS:856 CALLER_SAVE_REGS:856 EVEN_REG:856 GENERAL_REGS:856 VFP_D0_D7_REGS:12840 VFP_LO_REGS:12840 ALL_REGS:12840 MEM:8560
  r142 costs: LO_REGS:0 HI_REGS:1224 CALLER_SAVE_REGS:1224 EVEN_REG:1224 GENERAL_REGS:1224 VFP_D0_D7_REGS:18360 VFP_LO_REGS:18360 ALL_REGS:18360 MEM:12240
  r141 costs: LO_REGS:0 HI_REGS:1750 CALLER_SAVE_REGS:1750 EVEN_REG:1750 GENERAL_REGS:1750 VFP_D0_D7_REGS:26250 VFP_LO_REGS:26250 ALL_REGS:26250 MEM:17500
  r139 costs: GENERAL_REGS:0 MEM:17500
  r138 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r137 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:49080 VFP_LO_REGS:49080 ALL_REGS:49080 MEM:32720
  r136 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:82500 VFP_LO_REGS:82500 ALL_REGS:82500 MEM:55000
  r135 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r134 costs: LO_REGS:0 HI_REGS:600 CALLER_SAVE_REGS:600 EVEN_REG:600 GENERAL_REGS:600 VFP_D0_D7_REGS:9000 VFP_LO_REGS:9000 ALL_REGS:9000 MEM:6000
  r132 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:18000 VFP_LO_REGS:18000 ALL_REGS:18000 MEM:12000
  r131 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:9360 VFP_LO_REGS:9360 ALL_REGS:9360 MEM:6240
  r130 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:9360 VFP_LO_REGS:9360 ALL_REGS:9360 MEM:6240
  r127 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:15720 VFP_LO_REGS:15720 ALL_REGS:15720 MEM:10480
  r126 costs: LO_REGS:0 HI_REGS:524 CALLER_SAVE_REGS:524 EVEN_REG:524 GENERAL_REGS:524 VFP_D0_D7_REGS:7860 VFP_LO_REGS:7860 ALL_REGS:7860 MEM:5240
  r125 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:18720 VFP_LO_REGS:18720 ALL_REGS:18720 MEM:12480
  r124 costs: LO_REGS:0 HI_REGS:624 CALLER_SAVE_REGS:624 EVEN_REG:624 GENERAL_REGS:624 VFP_D0_D7_REGS:9360 VFP_LO_REGS:9360 ALL_REGS:9360 MEM:6240
  r123 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:7860 VFP_LO_REGS:7860 ALL_REGS:7860 MEM:5240
  r122 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:7860 VFP_LO_REGS:7860 ALL_REGS:7860 MEM:5240
  r120 costs: LO_REGS:0 HI_REGS:1648 CALLER_SAVE_REGS:1648 EVEN_REG:1648 GENERAL_REGS:1648 VFP_D0_D7_REGS:24720 VFP_LO_REGS:24720 ALL_REGS:24720 MEM:16480
  r119 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:24720 VFP_LO_REGS:24720 ALL_REGS:24720 MEM:16480
  r118 costs: LO_REGS:0 HI_REGS:1750 CALLER_SAVE_REGS:1750 EVEN_REG:1750 GENERAL_REGS:1750 VFP_D0_D7_REGS:25485 VFP_LO_REGS:25485 ALL_REGS:25485 MEM:16990
  r117 costs: LO_REGS:0 HI_REGS:1750 CALLER_SAVE_REGS:1750 EVEN_REG:1750 GENERAL_REGS:1750 VFP_D0_D7_REGS:26235 VFP_LO_REGS:26235 ALL_REGS:26235 MEM:17490
  r114 costs: LO_REGS:0 HI_REGS:1750 CALLER_SAVE_REGS:1750 EVEN_REG:1750 GENERAL_REGS:1750 VFP_D0_D7_REGS:121635 VFP_LO_REGS:121635 ALL_REGS:121635 MEM:81090

;;   ======================================================
;;   -- basic block 2 from 183 to 18 -- before reload
;;   ======================================================

;;	  0--> b  0: i   9 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  10 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  11 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  12 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  13 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  14 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  15 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 183 r165=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i   2 r136=r165                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 184 r166=r1                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  16 r138=zxn([r136+0x3c])                   :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i   3 r137=r166                               :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  5--> b  0: i  17 cc=cmp(r138,0x1)                        :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  18 pc={(cc==0)?L176:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 6
;;   new head = 9
;;   new tail = 18

;;   ======================================================
;;   -- basic block 3 from 20 to 36 -- before reload
;;   ======================================================

;;	  0--> b  0: i  20 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  21 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  22 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  27 r114=[r136]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  23 r139=0x2                                :cortex_m4_ex:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  2--> b  0: i  25 [r136+0x3d]=r139#0                      :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  26 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  28 r117=[r114+0x4]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  29 loc r117                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  30 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  31 r118=[r114+0x8]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  32 loc r118                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  33 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  34 r141=0x40012c00                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  35 cc=cmp(r114,r141)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  36 pc={(cc==0)?L145:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 8
;;   new head = 20
;;   new tail = 36

;;   ======================================================
;;   -- basic block 4 from 38 to 40 -- before reload
;;   ======================================================

;;	  0--> b  0: i  38 r142=0x40013400                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  39 cc=cmp(r114,r142)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  40 pc={(cc==0)?L122:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 38
;;   new tail = 40

;;   ======================================================
;;   -- basic block 5 from 42 to 44 -- before reload
;;   ======================================================

;;	  0--> b  0: i  42 r143=0x40015000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  43 cc=cmp(r114,r143)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  44 pc={(cc!=0)?L185:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 42
;;   new tail = 44

;;   ======================================================
;;   -- basic block 6 from 187 to 187 -- before reload
;;   ======================================================

;;	  0--> b  0: i 187 pc=L122                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 187
;;   new tail = 187

;;   ======================================================
;;   -- basic block 7 from 49 to 51 -- before reload
;;   ======================================================

;;	  0--> b  0: i  49 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  50 cc=cmp(r114,0x40000000)                 :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  51 pc={(cc==0)?L76:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 49
;;   new tail = 51

;;   ======================================================
;;   -- basic block 8 from 53 to 55 -- before reload
;;   ======================================================

;;	  0--> b  0: i  53 r144=0x40000400                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  54 cc=cmp(r114,r144)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  55 pc={(cc==0)?L76:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 53
;;   new tail = 55

;;   ======================================================
;;   -- basic block 9 from 57 to 59 -- before reload
;;   ======================================================

;;	  0--> b  0: i  57 r145=0x40000800                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  58 cc=cmp(r114,r145)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  59 pc={(cc==0)?L76:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 57
;;   new tail = 59

;;   ======================================================
;;   -- basic block 10 from 61 to 63 -- before reload
;;   ======================================================

;;	  0--> b  0: i  61 r146=0x40000c00                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  62 cc=cmp(r114,r146)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  63 pc={(cc==0)?L76:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 61
;;   new tail = 63

;;   ======================================================
;;   -- basic block 11 from 65 to 67 -- before reload
;;   ======================================================

;;	  0--> b  0: i  65 r147=0x40013400                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  66 cc=cmp(r114,r147)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  67 pc={(cc==0)?L76:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 65
;;   new tail = 67

;;   ======================================================
;;   -- basic block 12 from 69 to 71 -- before reload
;;   ======================================================

;;	  0--> b  0: i  69 r148=0x40014000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  70 cc=cmp(r114,r148)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  71 pc={(cc==0)?L76:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 69
;;   new tail = 71

;;   ======================================================
;;   -- basic block 13 from 73 to 75 -- before reload
;;   ======================================================

;;	  0--> b  0: i  73 r149=0x40015000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  74 cc=cmp(r114,r149)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  75 pc={(cc!=0)?L87:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 73
;;   new tail = 75

;;   ======================================================
;;   -- basic block 14 from 78 to 86 -- before reload
;;   ======================================================

;;	  0--> b  0: i  78 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  82 r150=[r137+0x8]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  79 r119=r118&0xffffffffffffff7f            :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i  80 loc r119                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  81 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  83 r120=r119|r150                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  84 loc r120                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  85 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  86 [r114+0x8]=r120                         :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 78
;;   new tail = 86

;;   ======================================================
;;   -- basic block 15 from 89 to 190 -- before reload
;;   ======================================================

;;	  0--> b  0: i  89 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  95 r153=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  90 r151=0x1                                :cortex_m4_ex:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  2--> b  0: i  92 [r136+0x3d]=r151#0                      :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  93 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  94 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  97 [r136+0x3c]=r153#0                      :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  98 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  99 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i   5 r135=r153                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 190 pc=L189                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 89
;;   new tail = 190

;;   ======================================================
;;   -- basic block 16 from 6 to 192 -- before reload
;;   ======================================================

;;	  0--> b  0: i   6 r135=0x2                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 192 pc=L189                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 6
;;   new tail = 192

;;   ======================================================
;;   -- basic block 17 from 107 to 194 -- before reload
;;   ======================================================

;;	  0--> b  0: i 107 loc r117                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 108 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 204 r132=r117&0xfffffffffdffffff            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 205 r132=r132&0xffffffffffffff8f            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 111 loc r132                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 112 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 113 r157=[r137]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 114 r134=r132|r157                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 115 loc r134                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 116 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 117 [r114+0x4]=r134                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 118 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 194 pc=L119                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 6
;;   new head = 107
;;   new tail = 194

;;   ======================================================
;;   -- basic block 18 from 124 to 196 -- before reload
;;   ======================================================

;;	  0--> b  0: i 124 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 125 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 126 r131=r117&0xffffffffff0fffff            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 127 loc r131                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 128 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 129 r158=[r137+0x4]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 130 r130=r131|r158                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 131 loc r130                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 132 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 202 r125=r130&0xfffffffffdffffff            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 203 r125=r125&0xffffffffffffff8f            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 135 loc r125                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 136 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 137 r160=[r137]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 138 r124=r125|r160                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 139 loc r124                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 140 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 141 [r114+0x4]=r124                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 142 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 196 pc=L119                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 10
;;   new head = 124
;;   new tail = 196

;;   ======================================================
;;   -- basic block 19 from 147 to 198 -- before reload
;;   ======================================================

;;	  0--> b  0: i 147 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 148 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 149 r123=r117&0xffffffffff0fffff            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 150 loc r123                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 151 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 152 r161=[r137+0x4]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 153 r122=r123|r161                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 154 loc r122                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 155 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 200 r127=r122&0xfffffffffdffffff            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 201 r127=r127&0xffffffffffffff8f            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 158 loc r127                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 159 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 160 r163=[r137]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 161 r126=r127|r163                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 162 loc r126                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 163 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 165 [r114+0x4]=r126                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 166 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 198 pc=L76                                  :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 10
;;   new head = 147
;;   new tail = 198

;;   ======================================================
;;   -- basic block 20 from 170 to 171 -- before reload
;;   ======================================================

;;	  0--> b  0: i 170 r0=r135                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 171 use r0                                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 170
;;   new tail = 171


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_MasterConfigSynchronization

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,20u} r13={1d,20u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={11d,11u} r102={1d,20u} r103={1d,19u} r114={1d,16u,9e} r117={1d,5u} r118={1d,2u} r119={1d,2u} r120={1d,2u} r122={1d,2u} r123={1d,2u} r124={1d,2u} r125={2d,3u} r126={1d,2u} r127={2d,3u} r130={1d,2u} r131={1d,2u} r132={2d,3u} r134={1d,2u} r135={2d,1u} r136={1d,5u} r137={1d,6u} r138={1d,1u} r139={1d,1u} r141={1d,1u} r142={1d,1u} r143={1d,1u} r144={1d,1u} r145={1d,1u} r146={1d,1u} r147={1d,1u} r148={1d,1u} r149={1d,1u} r150={1d,1u} r151={1d,1u} r153={1d,2u} r157={1d,1u} r158={1d,1u} r160={1d,1u} r161={1d,1u} r163={1d,1u} r165={1d,1u} r166={1d,1u} 
;;    total ref usage 267{80d,178u,9e} in 135{135 regular + 0 call} insns.
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 4 7 9 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 9 4 10 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2191:3 -1
     (nil))
(debug_insn 10 9 11 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2192:3 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2195:3 -1
     (nil))
(debug_insn 12 11 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2196:3 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2197:3 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2200:3 -1
     (nil))
(debug_insn 15 14 183 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2200:3 -1
     (nil))
(insn 183 15 2 2 (set (reg:SI 165)
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2190:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(insn 2 183 184 2 (set (reg/v/f:SI 136 [ htim ])
        (reg:SI 165)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2190:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 165)
        (nil)))
(insn 184 2 16 2 (set (reg:SI 166)
        (reg:SI 1 r1 [ sMasterConfig ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2190:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ sMasterConfig ])
        (nil)))
(insn 16 184 3 2 (set (reg:SI 138 [ htim_11(D)->Lock ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 136 [ htim ])
                    (const_int 60 [0x3c])) [0 htim_11(D)->Lock+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2200:3 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 3 16 17 2 (set (reg/v/f:SI 137 [ sMasterConfig ])
        (reg:SI 166)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2190:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 166)
        (nil)))
(insn 17 3 18 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 138 [ htim_11(D)->Lock ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2200:3 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 138 [ htim_11(D)->Lock ])
        (nil)))
(jump_insn 18 17 19 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 176)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2200:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 134217732 (nil)))
 -> 176)
(note 19 18 20 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 20 19 21 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2200:3 -1
     (nil))
(debug_insn 21 20 22 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2200:3 -1
     (nil))
(debug_insn 22 21 27 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2203:3 -1
     (nil))
(insn 27 22 23 3 (set (reg/f:SI 114 [ _2 ])
        (mem/f:SI (reg/v/f:SI 136 [ htim ]) [3 htim_11(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2206:16 728 {*thumb2_movsi_vfp}
     (nil))
(insn 23 27 25 3 (set (reg:SI 139)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2203:15 728 {*thumb2_movsi_vfp}
     (nil))
(insn 25 23 26 3 (set (mem/v:QI (plus:SI (reg/v/f:SI 136 [ htim ])
                (const_int 61 [0x3d])) [0 htim_11(D)->State+0 S1 A8])
        (subreg:QI (reg:SI 139) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2203:15 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 139)
        (nil)))
(debug_insn 26 25 28 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2206:3 -1
     (nil))
(insn 28 26 29 3 (set (reg/v:SI 117 [ tmpcr2 ])
        (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 4 [0x4])) [1 _2->CR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2206:10 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 29 28 30 3 (var_location:SI tmpcr2 (reg/v:SI 117 [ tmpcr2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2206:10 -1
     (nil))
(debug_insn 30 29 31 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2209:3 -1
     (nil))
(insn 31 30 32 3 (set (reg/v:SI 118 [ tmpsmcr ])
        (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 8 [0x8])) [1 _2->SMCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2209:11 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 32 31 33 3 (var_location:SI tmpsmcr (reg/v:SI 118 [ tmpsmcr ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2209:11 -1
     (nil))
(debug_insn 33 32 34 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2212:3 -1
     (nil))
(insn 34 33 35 3 (set (reg:SI 141)
        (const_int 1073818624 [0x40012c00])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2212:6 728 {*thumb2_movsi_vfp}
     (nil))
(insn 35 34 36 3 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 114 [ _2 ])
            (reg:SI 141))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2212:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 141)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 114 [ _2 ])
                (const_int 1073818624 [0x40012c00]))
            (nil))))
(jump_insn 36 35 37 3 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 145)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2212:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 145)
(note 37 36 38 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 38 37 39 4 (set (reg:SI 142)
        (const_int 1073820672 [0x40013400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2212:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 39 38 40 4 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 114 [ _2 ])
            (reg:SI 142))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2212:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 142)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 114 [ _2 ])
                (const_int 1073820672 [0x40013400]))
            (nil))))
(jump_insn 40 39 41 4 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 122)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2212:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 122)
(note 41 40 42 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 42 41 43 5 (set (reg:SI 143)
        (const_int 1073827840 [0x40015000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2212:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 43 42 44 5 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 114 [ _2 ])
            (reg:SI 143))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2212:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 143)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 114 [ _2 ])
                (const_int 1073827840 [0x40015000]))
            (nil))))
(jump_insn 44 43 186 5 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 185)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2212:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 185)
(note 186 44 187 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(jump_insn 187 186 188 6 (set (pc)
        (label_ref 122)) 284 {*arm_jump}
     (nil)
 -> 122)
(barrier 188 187 119)
(code_label 119 188 48 7 520 (nil) [2 uses])
(note 48 119 49 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 49 48 50 7 (var_location:SI tmpcr2 (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2226:10 -1
     (nil))
(insn 50 49 51 7 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 114 [ _2 ])
            (const_int 1073741824 [0x40000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2231:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 51 50 52 7 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 76)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2231:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 76)
(note 52 51 53 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 53 52 54 8 (set (reg:SI 144)
        (const_int 1073742848 [0x40000400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2231:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 54 53 55 8 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 114 [ _2 ])
            (reg:SI 144))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2231:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 144)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 114 [ _2 ])
                (const_int 1073742848 [0x40000400]))
            (nil))))
(jump_insn 55 54 56 8 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 76)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2231:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 76)
(note 56 55 57 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 57 56 58 9 (set (reg:SI 145)
        (const_int 1073743872 [0x40000800])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2231:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 58 57 59 9 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 114 [ _2 ])
            (reg:SI 145))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2231:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 145)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 114 [ _2 ])
                (const_int 1073743872 [0x40000800]))
            (nil))))
(jump_insn 59 58 60 9 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 76)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2231:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 76)
(note 60 59 61 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 61 60 62 10 (set (reg:SI 146)
        (const_int 1073744896 [0x40000c00])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2231:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 62 61 63 10 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 114 [ _2 ])
            (reg:SI 146))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2231:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 146)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 114 [ _2 ])
                (const_int 1073744896 [0x40000c00]))
            (nil))))
(jump_insn 63 62 64 10 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 76)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2231:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 76)
(note 64 63 65 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 65 64 66 11 (set (reg:SI 147)
        (const_int 1073820672 [0x40013400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2231:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 66 65 67 11 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 114 [ _2 ])
            (reg:SI 147))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2231:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 147)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 114 [ _2 ])
                (const_int 1073820672 [0x40013400]))
            (nil))))
(jump_insn 67 66 68 11 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 76)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2231:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 76)
(note 68 67 69 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 69 68 70 12 (set (reg:SI 148)
        (const_int 1073823744 [0x40014000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2231:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 70 69 71 12 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 114 [ _2 ])
            (reg:SI 148))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2231:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 148)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 114 [ _2 ])
                (const_int 1073823744 [0x40014000]))
            (nil))))
(jump_insn 71 70 72 12 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 76)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2231:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 76)
(note 72 71 73 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 73 72 74 13 (set (reg:SI 149)
        (const_int 1073827840 [0x40015000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2231:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 74 73 75 13 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 114 [ _2 ])
            (reg:SI 149))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2231:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 149)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 114 [ _2 ])
                (const_int 1073827840 [0x40015000]))
            (nil))))
(jump_insn 75 74 76 13 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 87)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2231:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 87)
(code_label 76 75 77 14 518 (nil) [7 uses])
(note 77 76 78 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(debug_insn 78 77 82 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2234:5 -1
     (nil))
(insn 82 78 79 14 (set (reg:SI 150 [ sMasterConfig_16(D)->MasterSlaveMode ])
        (mem:SI (plus:SI (reg/v/f:SI 137 [ sMasterConfig ])
                (const_int 8 [0x8])) [1 sMasterConfig_16(D)->MasterSlaveMode+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2236:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 137 [ sMasterConfig ])
        (nil)))
(insn 79 82 80 14 (set (reg/v:SI 119 [ tmpsmcr ])
        (and:SI (reg/v:SI 118 [ tmpsmcr ])
            (const_int -129 [0xffffffffffffff7f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2234:13 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 118 [ tmpsmcr ])
        (nil)))
(debug_insn 80 79 81 14 (var_location:SI tmpsmcr (reg/v:SI 119 [ tmpsmcr ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2234:13 -1
     (nil))
(debug_insn 81 80 83 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2236:5 -1
     (nil))
(insn 83 81 84 14 (set (reg/v:SI 120 [ tmpsmcr ])
        (ior:SI (reg/v:SI 119 [ tmpsmcr ])
            (reg:SI 150 [ sMasterConfig_16(D)->MasterSlaveMode ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2236:13 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 150 [ sMasterConfig_16(D)->MasterSlaveMode ])
        (expr_list:REG_DEAD (reg/v:SI 119 [ tmpsmcr ])
            (nil))))
(debug_insn 84 83 85 14 (var_location:SI tmpsmcr (reg/v:SI 120 [ tmpsmcr ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2236:13 -1
     (nil))
(debug_insn 85 84 86 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2239:5 -1
     (nil))
(insn 86 85 87 14 (set (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 8 [0x8])) [1 _2->SMCR+0 S4 A32])
        (reg/v:SI 120 [ tmpsmcr ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2239:26 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 120 [ tmpsmcr ])
        (expr_list:REG_DEAD (reg/f:SI 114 [ _2 ])
            (nil))))
(code_label 87 86 88 15 519 (nil) [1 uses])
(note 88 87 89 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(debug_insn 89 88 95 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2243:3 -1
     (nil))
(insn 95 89 90 15 (set (reg:SI 153)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2245:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 90 95 92 15 (set (reg:SI 151)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2243:15 728 {*thumb2_movsi_vfp}
     (nil))
(insn 92 90 93 15 (set (mem/v:QI (plus:SI (reg/v/f:SI 136 [ htim ])
                (const_int 61 [0x3d])) [0 htim_11(D)->State+0 S1 A8])
        (subreg:QI (reg:SI 151) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2243:15 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 151)
        (nil)))
(debug_insn 93 92 94 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2245:3 -1
     (nil))
(debug_insn 94 93 97 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2245:3 -1
     (nil))
(insn 97 94 98 15 (set (mem:QI (plus:SI (reg/v/f:SI 136 [ htim ])
                (const_int 60 [0x3c])) [0 htim_11(D)->Lock+0 S1 A32])
        (subreg:QI (reg:SI 153) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2245:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 136 [ htim ])
        (nil)))
(debug_insn 98 97 99 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2245:3 -1
     (nil))
(debug_insn 99 98 5 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2247:3 -1
     (nil))
(insn 5 99 190 15 (set (reg:SI 135 [ <retval> ])
        (reg:SI 153)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2247:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 153)
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
(jump_insn 190 5 191 15 (set (pc)
        (label_ref 189)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2247:10 284 {*arm_jump}
     (nil)
 -> 189)
(barrier 191 190 176)
(code_label 176 191 175 16 521 (nil) [1 uses])
(note 175 176 6 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 6 175 192 16 (set (reg:SI 135 [ <retval> ])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2200:3 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 192 6 193 16 (set (pc)
        (label_ref 189)) 284 {*arm_jump}
     (nil)
 -> 189)
(barrier 193 192 185)
(code_label 185 193 106 17 525 (nil) [1 uses])
(note 106 185 109 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(note 109 106 107 17 NOTE_INSN_DELETED)
(debug_insn 107 109 108 17 (var_location:SI tmpcr2 (reg/v:SI 117 [ tmpcr2 ])) -1
     (nil))
(debug_insn 108 107 204 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2224:3 -1
     (nil))
(insn 204 108 205 17 (set (reg/v:SI 132 [ tmpcr2 ])
        (and:SI (reg/v:SI 117 [ tmpcr2 ])
            (const_int -33554433 [0xfffffffffdffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2224:10 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 117 [ tmpcr2 ])
        (nil)))
(insn 205 204 111 17 (set (reg/v:SI 132 [ tmpcr2 ])
        (and:SI (reg/v:SI 132 [ tmpcr2 ])
            (const_int -113 [0xffffffffffffff8f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2224:10 90 {*arm_andsi3_insn}
     (nil))
(debug_insn 111 205 112 17 (var_location:SI tmpcr2 (reg/v:SI 132 [ tmpcr2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2224:10 -1
     (nil))
(debug_insn 112 111 113 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2226:3 -1
     (nil))
(insn 113 112 114 17 (set (reg:SI 157 [ sMasterConfig_16(D)->MasterOutputTrigger ])
        (mem:SI (reg/v/f:SI 137 [ sMasterConfig ]) [1 sMasterConfig_16(D)->MasterOutputTrigger+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2226:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 114 113 115 17 (set (reg/v:SI 134 [ tmpcr2 ])
        (ior:SI (reg/v:SI 132 [ tmpcr2 ])
            (reg:SI 157 [ sMasterConfig_16(D)->MasterOutputTrigger ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2226:10 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 157 [ sMasterConfig_16(D)->MasterOutputTrigger ])
        (expr_list:REG_DEAD (reg/v:SI 132 [ tmpcr2 ])
            (nil))))
(debug_insn 115 114 116 17 (var_location:SI tmpcr2 (reg/v:SI 134 [ tmpcr2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2226:10 -1
     (nil))
(debug_insn 116 115 117 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2229:3 -1
     (nil))
(insn 117 116 118 17 (set (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 4 [0x4])) [1 _2->CR2+0 S4 A32])
        (reg/v:SI 134 [ tmpcr2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2229:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 134 [ tmpcr2 ])
        (nil)))
(debug_insn 118 117 194 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2231:3 -1
     (nil))
(jump_insn 194 118 195 17 (set (pc)
        (label_ref 119)) 284 {*arm_jump}
     (nil)
 -> 119)
(barrier 195 194 122)
(code_label 122 195 123 18 516 (nil) [2 uses])
(note 123 122 133 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(note 133 123 124 18 NOTE_INSN_DELETED)
(debug_insn 124 133 125 18 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2215:5 -1
     (nil))
(debug_insn 125 124 126 18 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2218:5 -1
     (nil))
(insn 126 125 127 18 (set (reg/v:SI 131 [ tmpcr2 ])
        (and:SI (reg/v:SI 117 [ tmpcr2 ])
            (const_int -15728641 [0xffffffffff0fffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2218:12 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 117 [ tmpcr2 ])
        (nil)))
(debug_insn 127 126 128 18 (var_location:SI tmpcr2 (reg/v:SI 131 [ tmpcr2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2218:12 -1
     (nil))
(debug_insn 128 127 129 18 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2220:5 -1
     (nil))
(insn 129 128 130 18 (set (reg:SI 158 [ sMasterConfig_16(D)->MasterOutputTrigger2 ])
        (mem:SI (plus:SI (reg/v/f:SI 137 [ sMasterConfig ])
                (const_int 4 [0x4])) [1 sMasterConfig_16(D)->MasterOutputTrigger2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2220:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 130 129 131 18 (set (reg/v:SI 130 [ tmpcr2 ])
        (ior:SI (reg/v:SI 131 [ tmpcr2 ])
            (reg:SI 158 [ sMasterConfig_16(D)->MasterOutputTrigger2 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2220:12 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 158 [ sMasterConfig_16(D)->MasterOutputTrigger2 ])
        (expr_list:REG_DEAD (reg/v:SI 131 [ tmpcr2 ])
            (nil))))
(debug_insn 131 130 132 18 (var_location:SI tmpcr2 (reg/v:SI 130 [ tmpcr2 ])) -1
     (nil))
(debug_insn 132 131 202 18 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2224:3 -1
     (nil))
(insn 202 132 203 18 (set (reg/v:SI 125 [ tmpcr2 ])
        (and:SI (reg/v:SI 130 [ tmpcr2 ])
            (const_int -33554433 [0xfffffffffdffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2224:10 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 130 [ tmpcr2 ])
        (nil)))
(insn 203 202 135 18 (set (reg/v:SI 125 [ tmpcr2 ])
        (and:SI (reg/v:SI 125 [ tmpcr2 ])
            (const_int -113 [0xffffffffffffff8f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2224:10 90 {*arm_andsi3_insn}
     (nil))
(debug_insn 135 203 136 18 (var_location:SI tmpcr2 (reg/v:SI 125 [ tmpcr2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2224:10 -1
     (nil))
(debug_insn 136 135 137 18 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2226:3 -1
     (nil))
(insn 137 136 138 18 (set (reg:SI 160 [ sMasterConfig_16(D)->MasterOutputTrigger ])
        (mem:SI (reg/v/f:SI 137 [ sMasterConfig ]) [1 sMasterConfig_16(D)->MasterOutputTrigger+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2226:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 138 137 139 18 (set (reg/v:SI 124 [ tmpcr2 ])
        (ior:SI (reg/v:SI 125 [ tmpcr2 ])
            (reg:SI 160 [ sMasterConfig_16(D)->MasterOutputTrigger ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2226:10 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 160 [ sMasterConfig_16(D)->MasterOutputTrigger ])
        (expr_list:REG_DEAD (reg/v:SI 125 [ tmpcr2 ])
            (nil))))
(debug_insn 139 138 140 18 (var_location:SI tmpcr2 (reg/v:SI 124 [ tmpcr2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2226:10 -1
     (nil))
(debug_insn 140 139 141 18 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2229:3 -1
     (nil))
(insn 141 140 142 18 (set (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 4 [0x4])) [1 _2->CR2+0 S4 A32])
        (reg/v:SI 124 [ tmpcr2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2229:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 124 [ tmpcr2 ])
        (nil)))
(debug_insn 142 141 196 18 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2231:3 -1
     (nil))
(jump_insn 196 142 197 18 (set (pc)
        (label_ref 119)) 284 {*arm_jump}
     (nil)
 -> 119)
(barrier 197 196 145)
(code_label 145 197 146 19 515 (nil) [1 uses])
(note 146 145 156 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(note 156 146 147 19 NOTE_INSN_DELETED)
(debug_insn 147 156 148 19 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2215:5 -1
     (nil))
(debug_insn 148 147 149 19 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2218:5 -1
     (nil))
(insn 149 148 150 19 (set (reg/v:SI 123 [ tmpcr2 ])
        (and:SI (reg/v:SI 117 [ tmpcr2 ])
            (const_int -15728641 [0xffffffffff0fffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2218:12 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 117 [ tmpcr2 ])
        (nil)))
(debug_insn 150 149 151 19 (var_location:SI tmpcr2 (reg/v:SI 123 [ tmpcr2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2218:12 -1
     (nil))
(debug_insn 151 150 152 19 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2220:5 -1
     (nil))
(insn 152 151 153 19 (set (reg:SI 161 [ sMasterConfig_16(D)->MasterOutputTrigger2 ])
        (mem:SI (plus:SI (reg/v/f:SI 137 [ sMasterConfig ])
                (const_int 4 [0x4])) [1 sMasterConfig_16(D)->MasterOutputTrigger2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2220:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 153 152 154 19 (set (reg/v:SI 122 [ tmpcr2 ])
        (ior:SI (reg/v:SI 123 [ tmpcr2 ])
            (reg:SI 161 [ sMasterConfig_16(D)->MasterOutputTrigger2 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2220:12 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 161 [ sMasterConfig_16(D)->MasterOutputTrigger2 ])
        (expr_list:REG_DEAD (reg/v:SI 123 [ tmpcr2 ])
            (nil))))
(debug_insn 154 153 155 19 (var_location:SI tmpcr2 (reg/v:SI 122 [ tmpcr2 ])) -1
     (nil))
(debug_insn 155 154 200 19 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2224:3 -1
     (nil))
(insn 200 155 201 19 (set (reg/v:SI 127 [ tmpcr2 ])
        (and:SI (reg/v:SI 122 [ tmpcr2 ])
            (const_int -33554433 [0xfffffffffdffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2224:10 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 122 [ tmpcr2 ])
        (nil)))
(insn 201 200 158 19 (set (reg/v:SI 127 [ tmpcr2 ])
        (and:SI (reg/v:SI 127 [ tmpcr2 ])
            (const_int -113 [0xffffffffffffff8f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2224:10 90 {*arm_andsi3_insn}
     (nil))
(debug_insn 158 201 159 19 (var_location:SI tmpcr2 (reg/v:SI 127 [ tmpcr2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2224:10 -1
     (nil))
(debug_insn 159 158 160 19 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2226:3 -1
     (nil))
(insn 160 159 161 19 (set (reg:SI 163 [ sMasterConfig_16(D)->MasterOutputTrigger ])
        (mem:SI (reg/v/f:SI 137 [ sMasterConfig ]) [1 sMasterConfig_16(D)->MasterOutputTrigger+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2226:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 161 160 162 19 (set (reg/v:SI 126 [ tmpcr2 ])
        (ior:SI (reg/v:SI 127 [ tmpcr2 ])
            (reg:SI 163 [ sMasterConfig_16(D)->MasterOutputTrigger ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2226:10 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 163 [ sMasterConfig_16(D)->MasterOutputTrigger ])
        (expr_list:REG_DEAD (reg/v:SI 127 [ tmpcr2 ])
            (nil))))
(debug_insn 162 161 163 19 (var_location:SI tmpcr2 (reg/v:SI 126 [ tmpcr2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2226:10 -1
     (nil))
(debug_insn 163 162 165 19 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2229:3 -1
     (nil))
(insn 165 163 166 19 (set (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 4 [0x4])) [1 MEM[(struct TIM_TypeDef *)1073818624B].CR2+0 S4 A32])
        (reg/v:SI 126 [ tmpcr2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2229:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 126 [ tmpcr2 ])
        (nil)))
(debug_insn 166 165 198 19 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2231:3 -1
     (nil))
(jump_insn 198 166 199 19 (set (pc)
        (label_ref 76)) 284 {*arm_jump}
     (nil)
 -> 76)
(barrier 199 198 189)
(code_label 189 199 172 20 526 (nil) [2 uses])
(note 172 189 170 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 170 172 171 20 (set (reg/i:SI 0 r0)
        (reg:SI 135 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2248:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 135 [ <retval> ])
        (nil)))
(insn 171 170 215 20 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2248:1 -1
     (nil))
(note 215 171 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_ConfigBreakDeadTime (HAL_TIMEx_ConfigBreakDeadTime, funcdef_no=359, decl_uid=9531, cgraph_uid=363, symbol_order=362)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 14 n_edges 17 count 14 (    1)


HAL_TIMEx_ConfigBreakDeadTime

Dataflow summary:
def_info->table_size = 105, use_info->table_size = 203
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,13u} r13={1d,13u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={4d,4u} r102={1d,13u} r103={1d,12u} r117={1d,2u} r119={1d,2u} r121={1d,2u} r123={1d,2u} r125={1d,2u} r127={1d,1u} r130={1d,4u,3e} r132={1d,2u} r134={1d,1u} r137={1d,1u} r140={2d,7u} r147={1d,2u} r152={1d,3u} r155={1d,2u} r156={1d,1u} r160={1d,3u} r161={1d,2u} r165={1d,2u} r168={1d,1u} r170={3d,6u} r173={1d,3u} r175={1d,2u} r177={2d,1u} r178={1d,3u} r179={1d,41u} r180={1d,1u} r181={1d,1u} r182={1d,1u} r183={1d,1u} r184={1d,1u} r185={1d,1u} r186={1d,1u} r187={1d,1u} r188={1d,1u} r189={1d,1u} r190={1d,1u} r191={1d,1u} r192={1d,1u} r193={1d,1u} r194={1d,1u} r196={1d,1u} r197={1d,1u} r198={1d,1u} r199={1d,1u} r200={1d,1u} r201={1d,2u} r204={1d,1u} r205={1d,1u} r207={1d,1u} r208={1d,1u} r209={1d,1u} r210={1d,1u} r211={1d,1u} r212={1d,1u} r213={1d,1u} r215={1d,1u} r216={1d,1u} r217={1d,1u} r218={1d,1u} r219={1d,1u} r220={1d,1u} r221={1d,1u} r223={1d,1u} r224={1d,1u} r225={1d,1u} r226={1d,1u} r227={1d,1u} r228={1d,1u} r229={1d,1u} 
;;    total ref usage 308{103d,202u,3e} in 180{180 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d28(102){ }d29(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 9 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 178 179 180 228 229
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 178 179 180 228 229
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 178 179
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 178 179

( 2 )->[3]->( 10 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u9(7){ }u10(13){ }u11(102){ }u12(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 178 179
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 178 179
;; lr  def 	 100 [cc] 117 119 121 123 125 127 130 140 181 182 183 184 185 186 187 188 189 190 191 192 193 194 196 197
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 178 179
;; live  gen 	 100 [cc] 117 119 121 123 125 127 130 140 181 182 183 184 185 186 187 188 189 190 191 192 193 194 196 197
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 140 178 179
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 140 178 179

( 3 )->[4]->( 12 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u62(7){ }u63(13){ }u64(102){ }u65(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 140 178 179
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130
;; lr  def 	 100 [cc] 198
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 140 178 179
;; live  gen 	 100 [cc] 198
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 140 178 179
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 140 178 179

( 4 )->[5]->( 6 8 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u70(7){ }u71(13){ }u72(102){ }u73(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 140 178 179
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130
;; lr  def 	 100 [cc] 199
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 140 178 179
;; live  gen 	 100 [cc] 199
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 140 178 179
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 140 178 179

( 5 )->[6]->( 11 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 140 178 179
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 140 178 179
;; live  out 	

( 11 10 12 )->[7]->( 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u78(7){ }u79(13){ }u80(102){ }u81(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 170 178 179
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 170 179
;; lr  def 	 137 140 200
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 170 178 179
;; live  gen 	 137 140 200
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 140 178
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 140 178

( 7 5 )->[8]->( 13 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u87(7){ }u88(13){ }u89(102){ }u90(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 140 178
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 140 178
;; lr  def 	 177 201
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 140 178
;; live  gen 	 177 201
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 177
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 177

( 2 )->[9]->( 13 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u97(7){ }u98(13){ }u99(102){ }u100(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 177
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 177
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 177
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 177

( 3 )->[10]->( 7 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u101(7){ }u102(13){ }u103(102){ }u104(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 140 178 179
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140 179
;; lr  def 	 160 161 165 168 170 204 205 207 208 209 210 211
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 140 178 179
;; live  gen 	 160 161 165 168 170 204 205 207 208 209 210 211
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 170 178 179
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 170 178 179

( 6 )->[11]->( 7 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u131(7){ }u132(13){ }u133(102){ }u134(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 140 178 179
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140 179
;; lr  def 	 134 147 152 170 175 212 213 215 216 217 218 219
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 140 178 179
;; live  gen 	 134 147 152 170 175 212 213 215 216 217 218 219
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 170 178 179
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 170 178 179

( 4 )->[12]->( 7 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u162(7){ }u163(13){ }u164(102){ }u165(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 140 178 179
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140 179
;; lr  def 	 132 155 156 170 173 220 221 223 224 225 226 227
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 140 178 179
;; live  gen 	 132 155 156 170 173 220 221 223 224 225 226 227
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 170 178 179
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 170 178 179

( 8 9 )->[13]->( 1 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u193(7){ }u194(13){ }u195(102){ }u196(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 177
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 177
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 177
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 13 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u199(0){ }u200(7){ }u201(13){ }u202(102){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 24 to worklist
  Adding insn 71 to worklist
  Adding insn 75 to worklist
  Adding insn 79 to worklist
  Adding insn 218 to worklist
  Adding insn 221 to worklist
  Adding insn 100 to worklist
  Adding insn 95 to worklist
  Adding insn 223 to worklist
  Adding insn 225 to worklist
  Adding insn 227 to worklist
  Adding insn 229 to worklist
  Adding insn 209 to worklist
Finished finding needed instructions:
processing block 13 lr out =  0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 208 to worklist
processing block 9 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 177
  Adding insn 6 to worklist
processing block 8 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 177
  Adding insn 5 to worklist
  Adding insn 98 to worklist
processing block 7 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 140 178
  Adding insn 89 to worklist
  Adding insn 88 to worklist
  Adding insn 87 to worklist
processing block 10 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 170 178 179
  Adding insn 135 to worklist
  Adding insn 134 to worklist
  Adding insn 133 to worklist
  Adding insn 132 to worklist
  Adding insn 131 to worklist
  Adding insn 128 to worklist
  Adding insn 127 to worklist
  Adding insn 125 to worklist
  Adding insn 122 to worklist
  Adding insn 121 to worklist
  Adding insn 120 to worklist
  Adding insn 112 to worklist
processing block 12 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 170 178 179
  Adding insn 201 to worklist
  Adding insn 200 to worklist
  Adding insn 199 to worklist
  Adding insn 198 to worklist
  Adding insn 197 to worklist
  Adding insn 194 to worklist
  Adding insn 193 to worklist
  Adding insn 191 to worklist
  Adding insn 188 to worklist
  Adding insn 187 to worklist
  Adding insn 186 to worklist
  Adding insn 178 to worklist
processing block 11 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 170 178 179
  Adding insn 168 to worklist
  Adding insn 167 to worklist
  Adding insn 166 to worklist
  Adding insn 165 to worklist
  Adding insn 164 to worklist
  Adding insn 161 to worklist
  Adding insn 160 to worklist
  Adding insn 158 to worklist
  Adding insn 155 to worklist
  Adding insn 154 to worklist
  Adding insn 153 to worklist
  Adding insn 145 to worklist
processing block 6 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 140 178 179
processing block 5 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 140 178 179
  Adding insn 78 to worklist
  Adding insn 77 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 140 178 179
  Adding insn 74 to worklist
  Adding insn 73 to worklist
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 140 178 179
  Adding insn 70 to worklist
  Adding insn 69 to worklist
  Adding insn 68 to worklist
  Adding insn 65 to worklist
  Adding insn 63 to worklist
  Adding insn 62 to worklist
  Adding insn 61 to worklist
  Adding insn 60 to worklist
  Adding insn 57 to worklist
  Adding insn 56 to worklist
  Adding insn 55 to worklist
  Adding insn 52 to worklist
  Adding insn 51 to worklist
  Adding insn 50 to worklist
  Adding insn 47 to worklist
  Adding insn 46 to worklist
  Adding insn 45 to worklist
  Adding insn 42 to worklist
  Adding insn 41 to worklist
  Adding insn 40 to worklist
  Adding insn 37 to worklist
  Adding insn 36 to worklist
  Adding insn 35 to worklist
  Adding insn 34 to worklist
  Adding insn 33 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 178 179
  Adding insn 23 to worklist
  Adding insn 22 to worklist
  Adding insn 3 to worklist
  Adding insn 216 to worklist
  Adding insn 2 to worklist
  Adding insn 215 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 14 n_edges 17 count 14 (    1)

Pass 0 for finding pseudo/allocno costs


  r229 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r228 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r227 costs: LO_REGS:0 HI_REGS:366 CALLER_SAVE_REGS:366 EVEN_REG:366 GENERAL_REGS:366 VFP_D0_D7_REGS:5490 VFP_LO_REGS:5490 ALL_REGS:5490 MEM:3660
  r226 costs: LO_REGS:0 HI_REGS:366 CALLER_SAVE_REGS:366 EVEN_REG:366 GENERAL_REGS:366 VFP_D0_D7_REGS:5490 VFP_LO_REGS:5490 ALL_REGS:5490 MEM:3660
  r225 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:5490 VFP_LO_REGS:5490 ALL_REGS:5490 MEM:3660
  r224 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:5490 VFP_LO_REGS:5490 ALL_REGS:5490 MEM:3660
  r223 costs: LO_REGS:0 HI_REGS:366 CALLER_SAVE_REGS:366 EVEN_REG:366 GENERAL_REGS:366 VFP_D0_D7_REGS:5490 VFP_LO_REGS:5490 ALL_REGS:5490 MEM:3660
  r221 costs: LO_REGS:0 HI_REGS:366 CALLER_SAVE_REGS:366 EVEN_REG:366 GENERAL_REGS:366 VFP_D0_D7_REGS:5490 VFP_LO_REGS:5490 ALL_REGS:5490 MEM:3660
  r220 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:5490 VFP_LO_REGS:5490 ALL_REGS:5490 MEM:3660
  r219 costs: LO_REGS:0 HI_REGS:256 CALLER_SAVE_REGS:256 EVEN_REG:256 GENERAL_REGS:256 VFP_D0_D7_REGS:3840 VFP_LO_REGS:3840 ALL_REGS:3840 MEM:2560
  r218 costs: LO_REGS:0 HI_REGS:256 CALLER_SAVE_REGS:256 EVEN_REG:256 GENERAL_REGS:256 VFP_D0_D7_REGS:3840 VFP_LO_REGS:3840 ALL_REGS:3840 MEM:2560
  r217 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3840 VFP_LO_REGS:3840 ALL_REGS:3840 MEM:2560
  r216 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3840 VFP_LO_REGS:3840 ALL_REGS:3840 MEM:2560
  r215 costs: LO_REGS:0 HI_REGS:256 CALLER_SAVE_REGS:256 EVEN_REG:256 GENERAL_REGS:256 VFP_D0_D7_REGS:3840 VFP_LO_REGS:3840 ALL_REGS:3840 MEM:2560
  r213 costs: LO_REGS:0 HI_REGS:256 CALLER_SAVE_REGS:256 EVEN_REG:256 GENERAL_REGS:256 VFP_D0_D7_REGS:3840 VFP_LO_REGS:3840 ALL_REGS:3840 MEM:2560
  r212 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3840 VFP_LO_REGS:3840 ALL_REGS:3840 MEM:2560
  r211 costs: LO_REGS:0 HI_REGS:524 CALLER_SAVE_REGS:524 EVEN_REG:524 GENERAL_REGS:524 VFP_D0_D7_REGS:7860 VFP_LO_REGS:7860 ALL_REGS:7860 MEM:5240
  r210 costs: LO_REGS:0 HI_REGS:524 CALLER_SAVE_REGS:524 EVEN_REG:524 GENERAL_REGS:524 VFP_D0_D7_REGS:7860 VFP_LO_REGS:7860 ALL_REGS:7860 MEM:5240
  r209 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:7860 VFP_LO_REGS:7860 ALL_REGS:7860 MEM:5240
  r208 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:7860 VFP_LO_REGS:7860 ALL_REGS:7860 MEM:5240
  r207 costs: LO_REGS:0 HI_REGS:524 CALLER_SAVE_REGS:524 EVEN_REG:524 GENERAL_REGS:524 VFP_D0_D7_REGS:7860 VFP_LO_REGS:7860 ALL_REGS:7860 MEM:5240
  r205 costs: LO_REGS:0 HI_REGS:524 CALLER_SAVE_REGS:524 EVEN_REG:524 GENERAL_REGS:524 VFP_D0_D7_REGS:7860 VFP_LO_REGS:7860 ALL_REGS:7860 MEM:5240
  r204 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:7860 VFP_LO_REGS:7860 ALL_REGS:7860 MEM:5240
  r201 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:14000
  r200 costs: LO_REGS:0 HI_REGS:754 CALLER_SAVE_REGS:754 EVEN_REG:754 GENERAL_REGS:754 VFP_D0_D7_REGS:11310 VFP_LO_REGS:11310 ALL_REGS:11310 MEM:7540
  r199 costs: LO_REGS:0 HI_REGS:856 CALLER_SAVE_REGS:856 EVEN_REG:856 GENERAL_REGS:856 VFP_D0_D7_REGS:12412 VFP_LO_REGS:12412 ALL_REGS:12412 MEM:6420
  r198 costs: LO_REGS:0 HI_REGS:1224 CALLER_SAVE_REGS:1224 EVEN_REG:1224 GENERAL_REGS:1224 VFP_D0_D7_REGS:17748 VFP_LO_REGS:17748 ALL_REGS:17748 MEM:9180
  r197 costs: LO_REGS:0 HI_REGS:1750 CALLER_SAVE_REGS:1750 EVEN_REG:1750 GENERAL_REGS:1750 VFP_D0_D7_REGS:25375 VFP_LO_REGS:25375 ALL_REGS:25375 MEM:13125
  r196 costs: LO_REGS:0 HI_REGS:1750 CALLER_SAVE_REGS:1750 EVEN_REG:1750 GENERAL_REGS:1750 VFP_D0_D7_REGS:26250 VFP_LO_REGS:26250 ALL_REGS:26250 MEM:17500
  r194 costs: LO_REGS:0 HI_REGS:1750 CALLER_SAVE_REGS:1750 EVEN_REG:1750 GENERAL_REGS:1750 VFP_D0_D7_REGS:26250 VFP_LO_REGS:26250 ALL_REGS:26250 MEM:17500
  r193 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:26250 VFP_LO_REGS:26250 ALL_REGS:26250 MEM:17500
  r192 costs: LO_REGS:0 HI_REGS:1750 CALLER_SAVE_REGS:1750 EVEN_REG:1750 GENERAL_REGS:1750 VFP_D0_D7_REGS:26250 VFP_LO_REGS:26250 ALL_REGS:26250 MEM:17500
  r191 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:26250 VFP_LO_REGS:26250 ALL_REGS:26250 MEM:17500
  r190 costs: LO_REGS:0 HI_REGS:1750 CALLER_SAVE_REGS:1750 EVEN_REG:1750 GENERAL_REGS:1750 VFP_D0_D7_REGS:26250 VFP_LO_REGS:26250 ALL_REGS:26250 MEM:17500
  r189 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:26250 VFP_LO_REGS:26250 ALL_REGS:26250 MEM:17500
  r188 costs: LO_REGS:0 HI_REGS:1750 CALLER_SAVE_REGS:1750 EVEN_REG:1750 GENERAL_REGS:1750 VFP_D0_D7_REGS:26250 VFP_LO_REGS:26250 ALL_REGS:26250 MEM:17500
  r187 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:26250 VFP_LO_REGS:26250 ALL_REGS:26250 MEM:17500
  r186 costs: LO_REGS:0 HI_REGS:1750 CALLER_SAVE_REGS:1750 EVEN_REG:1750 GENERAL_REGS:1750 VFP_D0_D7_REGS:26250 VFP_LO_REGS:26250 ALL_REGS:26250 MEM:17500
  r185 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:26250 VFP_LO_REGS:26250 ALL_REGS:26250 MEM:17500
  r184 costs: LO_REGS:0 HI_REGS:1750 CALLER_SAVE_REGS:1750 EVEN_REG:1750 GENERAL_REGS:1750 VFP_D0_D7_REGS:26250 VFP_LO_REGS:26250 ALL_REGS:26250 MEM:17500
  r183 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:26250 VFP_LO_REGS:26250 ALL_REGS:26250 MEM:17500
  r182 costs: LO_REGS:0 HI_REGS:1750 CALLER_SAVE_REGS:1750 EVEN_REG:1750 GENERAL_REGS:1750 VFP_D0_D7_REGS:26250 VFP_LO_REGS:26250 ALL_REGS:26250 MEM:17500
  r181 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:26250 VFP_LO_REGS:26250 ALL_REGS:26250 MEM:17500
  r180 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r179 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:155035 VFP_LO_REGS:155035 ALL_REGS:155035 MEM:97690
  r178 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:51250 VFP_LO_REGS:51250 ALL_REGS:51250 MEM:28500
  r177 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25500 VFP_LO_REGS:25500 ALL_REGS:25500 MEM:11500
  r175 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3840 VFP_LO_REGS:3840 ALL_REGS:3840 MEM:2560
  r173 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:5490 VFP_LO_REGS:5490 ALL_REGS:5490 MEM:3660
  r170 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:14250 VFP_LO_REGS:14250 ALL_REGS:14250 MEM:9500
  r168 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:7860 VFP_LO_REGS:7860 ALL_REGS:7860 MEM:5240
  r165 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:7860 VFP_LO_REGS:7860 ALL_REGS:7860 MEM:5240
  r161 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:7860 VFP_LO_REGS:7860 ALL_REGS:7860 MEM:5240
  r160 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:7860 VFP_LO_REGS:7860 ALL_REGS:7860 MEM:5240
  r156 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:5490 VFP_LO_REGS:5490 ALL_REGS:5490 MEM:3660
  r155 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:5490 VFP_LO_REGS:5490 ALL_REGS:5490 MEM:3660
  r152 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3840 VFP_LO_REGS:3840 ALL_REGS:3840 MEM:2560
  r147 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3840 VFP_LO_REGS:3840 ALL_REGS:3840 MEM:2560
  r140 costs: LO_REGS:0 HI_REGS:1750 CALLER_SAVE_REGS:1750 EVEN_REG:1750 GENERAL_REGS:1750 VFP_D0_D7_REGS:40500 VFP_LO_REGS:40500 ALL_REGS:40500 MEM:27000
  r137 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:11310 VFP_LO_REGS:11310 ALL_REGS:11310 MEM:7540
  r134 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3840 VFP_LO_REGS:3840 ALL_REGS:3840 MEM:2560
  r132 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:5490 VFP_LO_REGS:5490 ALL_REGS:5490 MEM:3660
  r130 costs: LO_REGS:0 HI_REGS:1750 CALLER_SAVE_REGS:1750 EVEN_REG:1750 GENERAL_REGS:1750 VFP_D0_D7_REGS:54975 VFP_LO_REGS:54975 ALL_REGS:54975 MEM:36650
  r127 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:26250 VFP_LO_REGS:26250 ALL_REGS:26250 MEM:17500
  r125 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:26250 VFP_LO_REGS:26250 ALL_REGS:26250 MEM:17500
  r123 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:26250 VFP_LO_REGS:26250 ALL_REGS:26250 MEM:17500
  r121 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:26250 VFP_LO_REGS:26250 ALL_REGS:26250 MEM:17500
  r119 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:26250 VFP_LO_REGS:26250 ALL_REGS:26250 MEM:17500
  r117 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:26250 VFP_LO_REGS:26250 ALL_REGS:26250 MEM:17500


Pass 1 for finding pseudo/allocno costs

    r229: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r228: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r227: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r226: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r225: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r224: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r223: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r222: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r221: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r220: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r219: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r218: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r217: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r216: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r215: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r214: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r213: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r212: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r211: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r210: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r209: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r208: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r207: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r206: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r205: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r204: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r203: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r202: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r201: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r200: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r199: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r198: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r197: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r196: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r195: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r194: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r193: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r192: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r191: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r190: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r189: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r188: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r187: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r186: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r185: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r184: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r183: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r182: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r181: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r180: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r179: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r178: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r177: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r176: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r175: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r174: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r173: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r172: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r171: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r170: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r169: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r168: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r167: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r166: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r165: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r164: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r163: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r162: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r161: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r160: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r159: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r158: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r157: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r156: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r155: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r154: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r153: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r152: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r151: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r150: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r149: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r148: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r147: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r146: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r145: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r144: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r143: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r142: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r141: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r140: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r139: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r138: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r137: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r136: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r135: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r134: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r133: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r132: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r131: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r130: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r129: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r128: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r127: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r126: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r125: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r124: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r123: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r122: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r121: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r120: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r119: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r118: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r117: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r116: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r115: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r114: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r113: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r229 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r228 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r227 costs: LO_REGS:0 HI_REGS:366 CALLER_SAVE_REGS:366 EVEN_REG:366 GENERAL_REGS:366 VFP_D0_D7_REGS:5490 VFP_LO_REGS:5490 ALL_REGS:5490 MEM:3660
  r226 costs: LO_REGS:0 HI_REGS:366 CALLER_SAVE_REGS:366 EVEN_REG:366 GENERAL_REGS:366 VFP_D0_D7_REGS:5490 VFP_LO_REGS:5490 ALL_REGS:5490 MEM:3660
  r225 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:5490 VFP_LO_REGS:5490 ALL_REGS:5490 MEM:3660
  r224 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:5490 VFP_LO_REGS:5490 ALL_REGS:5490 MEM:3660
  r223 costs: LO_REGS:0 HI_REGS:366 CALLER_SAVE_REGS:366 EVEN_REG:366 GENERAL_REGS:366 VFP_D0_D7_REGS:5490 VFP_LO_REGS:5490 ALL_REGS:5490 MEM:3660
  r221 costs: LO_REGS:0 HI_REGS:366 CALLER_SAVE_REGS:366 EVEN_REG:366 GENERAL_REGS:366 VFP_D0_D7_REGS:5490 VFP_LO_REGS:5490 ALL_REGS:5490 MEM:3660
  r220 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:5490 VFP_LO_REGS:5490 ALL_REGS:5490 MEM:3660
  r219 costs: LO_REGS:0 HI_REGS:256 CALLER_SAVE_REGS:256 EVEN_REG:256 GENERAL_REGS:256 VFP_D0_D7_REGS:3840 VFP_LO_REGS:3840 ALL_REGS:3840 MEM:2560
  r218 costs: LO_REGS:0 HI_REGS:256 CALLER_SAVE_REGS:256 EVEN_REG:256 GENERAL_REGS:256 VFP_D0_D7_REGS:3840 VFP_LO_REGS:3840 ALL_REGS:3840 MEM:2560
  r217 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3840 VFP_LO_REGS:3840 ALL_REGS:3840 MEM:2560
  r216 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3840 VFP_LO_REGS:3840 ALL_REGS:3840 MEM:2560
  r215 costs: LO_REGS:0 HI_REGS:256 CALLER_SAVE_REGS:256 EVEN_REG:256 GENERAL_REGS:256 VFP_D0_D7_REGS:3840 VFP_LO_REGS:3840 ALL_REGS:3840 MEM:2560
  r213 costs: LO_REGS:0 HI_REGS:256 CALLER_SAVE_REGS:256 EVEN_REG:256 GENERAL_REGS:256 VFP_D0_D7_REGS:3840 VFP_LO_REGS:3840 ALL_REGS:3840 MEM:2560
  r212 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3840 VFP_LO_REGS:3840 ALL_REGS:3840 MEM:2560
  r211 costs: LO_REGS:0 HI_REGS:524 CALLER_SAVE_REGS:524 EVEN_REG:524 GENERAL_REGS:524 VFP_D0_D7_REGS:7860 VFP_LO_REGS:7860 ALL_REGS:7860 MEM:5240
  r210 costs: LO_REGS:0 HI_REGS:524 CALLER_SAVE_REGS:524 EVEN_REG:524 GENERAL_REGS:524 VFP_D0_D7_REGS:7860 VFP_LO_REGS:7860 ALL_REGS:7860 MEM:5240
  r209 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:7860 VFP_LO_REGS:7860 ALL_REGS:7860 MEM:5240
  r208 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:7860 VFP_LO_REGS:7860 ALL_REGS:7860 MEM:5240
  r207 costs: LO_REGS:0 HI_REGS:524 CALLER_SAVE_REGS:524 EVEN_REG:524 GENERAL_REGS:524 VFP_D0_D7_REGS:7860 VFP_LO_REGS:7860 ALL_REGS:7860 MEM:5240
  r205 costs: LO_REGS:0 HI_REGS:524 CALLER_SAVE_REGS:524 EVEN_REG:524 GENERAL_REGS:524 VFP_D0_D7_REGS:7860 VFP_LO_REGS:7860 ALL_REGS:7860 MEM:5240
  r204 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:7860 VFP_LO_REGS:7860 ALL_REGS:7860 MEM:5240
  r201 costs: GENERAL_REGS:0 MEM:26250
  r200 costs: LO_REGS:0 HI_REGS:754 CALLER_SAVE_REGS:754 EVEN_REG:754 GENERAL_REGS:754 VFP_D0_D7_REGS:11310 VFP_LO_REGS:11310 ALL_REGS:11310 MEM:7540
  r199 costs: LO_REGS:0 HI_REGS:856 CALLER_SAVE_REGS:856 EVEN_REG:856 GENERAL_REGS:856 VFP_D0_D7_REGS:12840 VFP_LO_REGS:12840 ALL_REGS:12840 MEM:8560
  r198 costs: LO_REGS:0 HI_REGS:1224 CALLER_SAVE_REGS:1224 EVEN_REG:1224 GENERAL_REGS:1224 VFP_D0_D7_REGS:18360 VFP_LO_REGS:18360 ALL_REGS:18360 MEM:12240
  r197 costs: LO_REGS:0 HI_REGS:1750 CALLER_SAVE_REGS:1750 EVEN_REG:1750 GENERAL_REGS:1750 VFP_D0_D7_REGS:26250 VFP_LO_REGS:26250 ALL_REGS:26250 MEM:17500
  r196 costs: LO_REGS:0 HI_REGS:1750 CALLER_SAVE_REGS:1750 EVEN_REG:1750 GENERAL_REGS:1750 VFP_D0_D7_REGS:26250 VFP_LO_REGS:26250 ALL_REGS:26250 MEM:17500
  r194 costs: LO_REGS:0 HI_REGS:1750 CALLER_SAVE_REGS:1750 EVEN_REG:1750 GENERAL_REGS:1750 VFP_D0_D7_REGS:26250 VFP_LO_REGS:26250 ALL_REGS:26250 MEM:17500
  r193 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:26250 VFP_LO_REGS:26250 ALL_REGS:26250 MEM:17500
  r192 costs: LO_REGS:0 HI_REGS:1750 CALLER_SAVE_REGS:1750 EVEN_REG:1750 GENERAL_REGS:1750 VFP_D0_D7_REGS:26250 VFP_LO_REGS:26250 ALL_REGS:26250 MEM:17500
  r191 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:26250 VFP_LO_REGS:26250 ALL_REGS:26250 MEM:17500
  r190 costs: LO_REGS:0 HI_REGS:1750 CALLER_SAVE_REGS:1750 EVEN_REG:1750 GENERAL_REGS:1750 VFP_D0_D7_REGS:26250 VFP_LO_REGS:26250 ALL_REGS:26250 MEM:17500
  r189 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:26250 VFP_LO_REGS:26250 ALL_REGS:26250 MEM:17500
  r188 costs: LO_REGS:0 HI_REGS:1750 CALLER_SAVE_REGS:1750 EVEN_REG:1750 GENERAL_REGS:1750 VFP_D0_D7_REGS:26250 VFP_LO_REGS:26250 ALL_REGS:26250 MEM:17500
  r187 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:26250 VFP_LO_REGS:26250 ALL_REGS:26250 MEM:17500
  r186 costs: LO_REGS:0 HI_REGS:1750 CALLER_SAVE_REGS:1750 EVEN_REG:1750 GENERAL_REGS:1750 VFP_D0_D7_REGS:26250 VFP_LO_REGS:26250 ALL_REGS:26250 MEM:17500
  r185 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:26250 VFP_LO_REGS:26250 ALL_REGS:26250 MEM:17500
  r184 costs: LO_REGS:0 HI_REGS:1750 CALLER_SAVE_REGS:1750 EVEN_REG:1750 GENERAL_REGS:1750 VFP_D0_D7_REGS:26250 VFP_LO_REGS:26250 ALL_REGS:26250 MEM:17500
  r183 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:26250 VFP_LO_REGS:26250 ALL_REGS:26250 MEM:17500
  r182 costs: LO_REGS:0 HI_REGS:1750 CALLER_SAVE_REGS:1750 EVEN_REG:1750 GENERAL_REGS:1750 VFP_D0_D7_REGS:26250 VFP_LO_REGS:26250 ALL_REGS:26250 MEM:17500
  r181 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:26250 VFP_LO_REGS:26250 ALL_REGS:26250 MEM:17500
  r180 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r179 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:160035 VFP_LO_REGS:160035 ALL_REGS:160035 MEM:106690
  r178 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:56250 VFP_LO_REGS:56250 ALL_REGS:56250 MEM:37500
  r177 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r175 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3840 VFP_LO_REGS:3840 ALL_REGS:3840 MEM:2560
  r173 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:5490 VFP_LO_REGS:5490 ALL_REGS:5490 MEM:3660
  r170 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:14250 VFP_LO_REGS:14250 ALL_REGS:14250 MEM:9500
  r168 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:7860 VFP_LO_REGS:7860 ALL_REGS:7860 MEM:5240
  r165 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:7860 VFP_LO_REGS:7860 ALL_REGS:7860 MEM:5240
  r161 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:7860 VFP_LO_REGS:7860 ALL_REGS:7860 MEM:5240
  r160 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:7860 VFP_LO_REGS:7860 ALL_REGS:7860 MEM:5240
  r156 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:5490 VFP_LO_REGS:5490 ALL_REGS:5490 MEM:3660
  r155 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:5490 VFP_LO_REGS:5490 ALL_REGS:5490 MEM:3660
  r152 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3840 VFP_LO_REGS:3840 ALL_REGS:3840 MEM:2560
  r147 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3840 VFP_LO_REGS:3840 ALL_REGS:3840 MEM:2560
  r140 costs: LO_REGS:0 HI_REGS:1750 CALLER_SAVE_REGS:1750 EVEN_REG:1750 GENERAL_REGS:1750 VFP_D0_D7_REGS:40500 VFP_LO_REGS:40500 ALL_REGS:40500 MEM:27000
  r137 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:11310 VFP_LO_REGS:11310 ALL_REGS:11310 MEM:7540
  r134 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3840 VFP_LO_REGS:3840 ALL_REGS:3840 MEM:2560
  r132 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:5490 VFP_LO_REGS:5490 ALL_REGS:5490 MEM:3660
  r130 costs: LO_REGS:0 HI_REGS:1750 CALLER_SAVE_REGS:1750 EVEN_REG:1750 GENERAL_REGS:1750 VFP_D0_D7_REGS:54975 VFP_LO_REGS:54975 ALL_REGS:54975 MEM:36650
  r127 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:26250 VFP_LO_REGS:26250 ALL_REGS:26250 MEM:17500
  r125 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:26250 VFP_LO_REGS:26250 ALL_REGS:26250 MEM:17500
  r123 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:26250 VFP_LO_REGS:26250 ALL_REGS:26250 MEM:17500
  r121 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:26250 VFP_LO_REGS:26250 ALL_REGS:26250 MEM:17500
  r119 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:26250 VFP_LO_REGS:26250 ALL_REGS:26250 MEM:17500
  r117 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:26250 VFP_LO_REGS:26250 ALL_REGS:26250 MEM:17500

;;   ======================================================
;;   -- basic block 2 from 215 to 24 -- before reload
;;   ======================================================

;;	  0--> b  0: i   9 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  10 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  11 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  12 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  13 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  14 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  15 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  16 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  17 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  18 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  19 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  20 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  21 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 215 r228=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i   2 r178=r228                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 216 r229=r1                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  22 r180=zxn([r178+0x3c])                   :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i   3 r179=r229                               :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  5--> b  0: i  23 cc=cmp(r180,0x1)                        :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  24 pc={(cc==0)?L214:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 6
;;   new head = 9
;;   new tail = 24

;;   ======================================================
;;   -- basic block 3 from 26 to 71 -- before reload
;;   ======================================================

;;	  0--> b  0: i  26 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  27 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  28 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  29 loc [r179+0xc]                          :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  30 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  31 loc [r179+0xc]&0xfffffffffffffcff|[r179+0x8]:nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  32 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  33 r182=[r179+0xc]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  35 r184=[r179+0x8]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  34 r181=r182&0xfffffffffffffcff            :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i  40 r186=[r179+0x4]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  36 r183=r181|r184                          :cortex_m4_ex:@GENERAL_REGS+1(-1)@VFP_LO_REGS+0(0)
;;	  5--> b  0: i  37 r117=r183&0xfffffffffffffbff            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  38 loc [r179+0x4]|r117                     :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  39 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  41 r185=r117|r186                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  45 r188=[r179]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  42 r119=r185&0xfffffffffffff7ff            :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  8--> b  0: i  43 loc [r179]|r119                         :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  44 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  50 r190=[r179+0x10]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  46 r187=r119|r188                          :cortex_m4_ex:@GENERAL_REGS+1(-1)@VFP_LO_REGS+0(0)
;;	 11--> b  0: i  47 r121=r187&0xffffffffffffefff            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  48 loc [r179+0x10]|r121                    :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  49 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i  51 r189=r121|r190                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 13--> b  0: i  55 r192=[r179+0x14]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 14--> b  0: i  52 r123=r189&0xffffffffffffdfff            :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	 14--> b  0: i  53 loc [r179+0x14]|r123                    :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 14--> b  0: i  54 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 15--> b  0: i  60 r194=[r179+0x30]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 16--> b  0: i  56 r191=r123|r192                          :cortex_m4_ex:@GENERAL_REGS+1(-1)@VFP_LO_REGS+0(0)
;;	 17--> b  0: i  57 r125=r191&0xffffffffffffbfff            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 17--> b  0: i  58 loc [r179+0x30]|r125                    :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 17--> b  0: i  59 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 18--> b  0: i  61 r193=r125|r194                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 19--> b  0: i  63 r196=[r179+0x18]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 20--> b  0: i  68 r130=[r178]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 21--> b  0: i  62 r127=r193&0xfffffffffff0ffff            :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	 22--> b  0: i  65 r140=r196<<0x10|r127                    :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 22--> b  0: i  66 loc r140                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 22--> b  0: i  67 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 23--> b  0: i  69 r197=0x40012c00                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 25--> b  0: i  70 cc=cmp(r130,r197)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 26--> b  0: i  71 pc={(cc==0)?L108:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 26
;;   new head = 26
;;   new tail = 71

;;   ======================================================
;;   -- basic block 4 from 73 to 75 -- before reload
;;   ======================================================

;;	  0--> b  0: i  73 r198=0x40013400                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  74 cc=cmp(r130,r198)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  75 pc={(cc==0)?L174:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 73
;;   new tail = 75

;;   ======================================================
;;   -- basic block 5 from 77 to 79 -- before reload
;;   ======================================================

;;	  0--> b  0: i  77 r199=0x40015000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  78 cc=cmp(r130,r199)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  79 pc={(cc!=0)?L91:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 77
;;   new tail = 79

;;   ======================================================
;;   -- basic block 6 from 218 to 218 -- before reload
;;   ======================================================

;;	  0--> b  0: i 218 pc=L141                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 218
;;   new tail = 218

;;   ======================================================
;;   -- basic block 7 from 84 to 90 -- before reload
;;   ======================================================

;;	  0--> b  0: i  84 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  85 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  86 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  88 r200=[r179+0x2c]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  87 r137=r170&0xffffffffdfffffff            :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  2--> b  0: i  89 r140=r137|r200                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  90 loc r140                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 84
;;   new tail = 90

;;   ======================================================
;;   -- basic block 8 from 93 to 221 -- before reload
;;   ======================================================

;;	  0--> b  0: i  93 loc r140                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  94 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  98 r201=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  95 [r130+0x44]=r140                        :cortex_m4_a:@GENERAL_REGS+0(-2)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i  96 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  97 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i   5 r177=r201                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 100 [r178+0x3c]=r201#0                      :cortex_m4_a:@GENERAL_REGS+0(-1)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i 101 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 102 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 221 pc=L220                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 93
;;   new tail = 221

;;   ======================================================
;;   -- basic block 9 from 6 to 223 -- before reload
;;   ======================================================

;;	  0--> b  0: i   6 r177=0x2                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 223 pc=L220                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 6
;;   new tail = 223

;;   ======================================================
;;   -- basic block 10 from 110 to 225 -- before reload
;;   ======================================================

;;	  0--> b  0: i 110 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 111 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 120 r205=[r179+0x1c]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 112 r160=r140&0xffffffffefffffff            :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i 113 loc [r179+0x1c]|r160                    :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 114 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 115 loc [r179+0x1c]|r160                    :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 116 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 117 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 118 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 119 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 121 r204=r160|r205                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 125 r207=[r179+0x28]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 122 r161=r204&0xffffffffff0fffff            :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i 123 loc [r179+0x28]<<0x14|r161              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 124 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 127 r208=r207<<0x14|r161                    :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 131 r210=[r179+0x20]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 128 r165=r208&0xfffffffffeffffff            :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  7--> b  0: i 129 loc [r179+0x20]|r165                    :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 130 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 132 r209=r165|r210                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 134 r211=[r179+0x24]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 133 r168=r209&0xfffffffffdffffff            :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	 11--> b  0: i 135 r170=r168|r211                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 11--> b  0: i 136 loc r170                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 11--> b  0: i 137 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i 225 pc=L138                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 12
;;   new head = 110
;;   new tail = 225

;;   ======================================================
;;   -- basic block 11 from 143 to 227 -- before reload
;;   ======================================================

;;	  0--> b  0: i 143 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 144 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 153 r213=[r179+0x1c]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 145 r152=r140&0xffffffffefffffff            :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i 146 loc [r179+0x1c]|r152                    :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 147 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 148 loc [r179+0x1c]|r152                    :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 149 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 150 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 151 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 152 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 154 r212=r152|r213                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 158 r215=[r179+0x28]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 155 r175=r212&0xffffffffff0fffff            :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i 156 loc [r179+0x28]<<0x14|r175              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 157 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 160 r216=r215<<0x14|r175                    :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 164 r218=[r179+0x20]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 161 r147=r216&0xfffffffffeffffff            :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  7--> b  0: i 162 loc [r179+0x20]|r147                    :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 163 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 165 r217=r147|r218                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 167 r219=[r179+0x24]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 166 r134=r217&0xfffffffffdffffff            :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	 11--> b  0: i 168 r170=r134|r219                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 11--> b  0: i 169 loc r170                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 11--> b  0: i 170 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 11--> b  0: i 171 loc r170                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i 227 pc=L138                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 12
;;   new head = 143
;;   new tail = 227

;;   ======================================================
;;   -- basic block 12 from 176 to 229 -- before reload
;;   ======================================================

;;	  0--> b  0: i 176 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 177 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 186 r221=[r179+0x1c]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 178 r173=r140&0xffffffffefffffff            :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i 179 loc [r179+0x1c]|r173                    :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 180 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 181 loc [r179+0x1c]|r173                    :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 182 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 183 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 184 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 185 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 187 r220=r173|r221                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 191 r223=[r179+0x28]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 188 r132=r220&0xffffffffff0fffff            :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i 189 loc [r179+0x28]<<0x14|r132              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 190 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 193 r224=r223<<0x14|r132                    :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 197 r226=[r179+0x20]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 194 r155=r224&0xfffffffffeffffff            :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  7--> b  0: i 195 loc [r179+0x20]|r155                    :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 196 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 198 r225=r155|r226                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 200 r227=[r179+0x24]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 199 r156=r225&0xfffffffffdffffff            :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	 11--> b  0: i 201 r170=r156|r227                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 11--> b  0: i 202 loc r170                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 11--> b  0: i 203 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 11--> b  0: i 204 loc r170                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i 229 pc=L138                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 12
;;   new head = 176
;;   new tail = 229

;;   ======================================================
;;   -- basic block 13 from 208 to 209 -- before reload
;;   ======================================================

;;	  0--> b  0: i 208 r0=r177                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 209 use r0                                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 208
;;   new tail = 209


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_ConfigBreakDeadTime

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,13u} r13={1d,13u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={4d,4u} r102={1d,13u} r103={1d,12u} r117={1d,2u} r119={1d,2u} r121={1d,2u} r123={1d,2u} r125={1d,2u} r127={1d,1u} r130={1d,4u,3e} r132={1d,2u} r134={1d,1u} r137={1d,1u} r140={2d,7u} r147={1d,2u} r152={1d,3u} r155={1d,2u} r156={1d,1u} r160={1d,3u} r161={1d,2u} r165={1d,2u} r168={1d,1u} r170={3d,6u} r173={1d,3u} r175={1d,2u} r177={2d,1u} r178={1d,3u} r179={1d,41u} r180={1d,1u} r181={1d,1u} r182={1d,1u} r183={1d,1u} r184={1d,1u} r185={1d,1u} r186={1d,1u} r187={1d,1u} r188={1d,1u} r189={1d,1u} r190={1d,1u} r191={1d,1u} r192={1d,1u} r193={1d,1u} r194={1d,1u} r196={1d,1u} r197={1d,1u} r198={1d,1u} r199={1d,1u} r200={1d,1u} r201={1d,2u} r204={1d,1u} r205={1d,1u} r207={1d,1u} r208={1d,1u} r209={1d,1u} r210={1d,1u} r211={1d,1u} r212={1d,1u} r213={1d,1u} r215={1d,1u} r216={1d,1u} r217={1d,1u} r218={1d,1u} r219={1d,1u} r220={1d,1u} r221={1d,1u} r223={1d,1u} r224={1d,1u} r225={1d,1u} r226={1d,1u} r227={1d,1u} r228={1d,1u} r229={1d,1u} 
;;    total ref usage 308{103d,202u,3e} in 180{180 regular + 0 call} insns.
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 4 7 9 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 9 4 10 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2265:3 -1
     (nil))
(debug_insn 10 9 11 2 (var_location:SI tmpbdtr (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2265:12 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2268:3 -1
     (nil))
(debug_insn 12 11 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2269:3 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2270:3 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2271:3 -1
     (nil))
(debug_insn 15 14 16 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2272:3 -1
     (nil))
(debug_insn 16 15 17 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2273:3 -1
     (nil))
(debug_insn 17 16 18 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2274:3 -1
     (nil))
(debug_insn 18 17 19 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2275:3 -1
     (nil))
(debug_insn 19 18 20 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2276:3 -1
     (nil))
(debug_insn 20 19 21 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2279:3 -1
     (nil))
(debug_insn 21 20 215 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2279:3 -1
     (nil))
(insn 215 21 2 2 (set (reg:SI 228)
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2263:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(insn 2 215 216 2 (set (reg/v/f:SI 178 [ htim ])
        (reg:SI 228)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2263:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 228)
        (nil)))
(insn 216 2 22 2 (set (reg:SI 229)
        (reg:SI 1 r1 [ sBreakDeadTimeConfig ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2263:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ sBreakDeadTimeConfig ])
        (nil)))
(insn 22 216 3 2 (set (reg:SI 180 [ htim_35(D)->Lock ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 178 [ htim ])
                    (const_int 60 [0x3c])) [0 htim_35(D)->Lock+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2279:3 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 3 22 23 2 (set (reg/v/f:SI 179 [ sBreakDeadTimeConfig ])
        (reg:SI 229)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2263:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 229)
        (nil)))
(insn 23 3 24 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 180 [ htim_35(D)->Lock ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2279:3 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 180 [ htim_35(D)->Lock ])
        (nil)))
(jump_insn 24 23 25 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 214)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2279:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 134217732 (nil)))
 -> 214)
(note 25 24 64 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 64 25 26 3 NOTE_INSN_DELETED)
(debug_insn 26 64 27 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2279:3 -1
     (nil))
(debug_insn 27 26 28 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2279:3 -1
     (nil))
(debug_insn 28 27 29 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2285:3 -1
     (nil))
(debug_insn 29 28 30 3 (var_location:SI tmpbdtr (mem:SI (plus:SI (reg/v/f:SI 179 [ sBreakDeadTimeConfig ])
            (const_int 12 [0xc])) [1 sBreakDeadTimeConfig_36(D)->DeadTime+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2285:3 -1
     (nil))
(debug_insn 30 29 31 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2286:3 -1
     (nil))
(debug_insn 31 30 32 3 (var_location:SI tmpbdtr (ior:SI (and:SI (mem:SI (plus:SI (reg/v/f:SI 179 [ sBreakDeadTimeConfig ])
                    (const_int 12 [0xc])) [1 sBreakDeadTimeConfig_36(D)->DeadTime+0 S4 A32])
            (const_int -769 [0xfffffffffffffcff]))
        (mem:SI (plus:SI (reg/v/f:SI 179 [ sBreakDeadTimeConfig ])
                (const_int 8 [0x8])) [1 sBreakDeadTimeConfig_36(D)->LockLevel+0 S4 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2286:3 -1
     (nil))
(debug_insn 32 31 33 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2287:3 -1
     (nil))
(insn 33 32 35 3 (set (reg:SI 182 [ sBreakDeadTimeConfig_36(D)->DeadTime ])
        (mem:SI (plus:SI (reg/v/f:SI 179 [ sBreakDeadTimeConfig ])
                (const_int 12 [0xc])) [1 sBreakDeadTimeConfig_36(D)->DeadTime+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2286:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 35 33 34 3 (set (reg:SI 184 [ sBreakDeadTimeConfig_36(D)->LockLevel ])
        (mem:SI (plus:SI (reg/v/f:SI 179 [ sBreakDeadTimeConfig ])
                (const_int 8 [0x8])) [1 sBreakDeadTimeConfig_36(D)->LockLevel+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2286:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 34 35 40 3 (set (reg:SI 181)
        (and:SI (reg:SI 182 [ sBreakDeadTimeConfig_36(D)->DeadTime ])
            (const_int -769 [0xfffffffffffffcff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2286:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 182 [ sBreakDeadTimeConfig_36(D)->DeadTime ])
        (nil)))
(insn 40 34 36 3 (set (reg:SI 186 [ sBreakDeadTimeConfig_36(D)->OffStateIDLEMode ])
        (mem:SI (plus:SI (reg/v/f:SI 179 [ sBreakDeadTimeConfig ])
                (const_int 4 [0x4])) [1 sBreakDeadTimeConfig_36(D)->OffStateIDLEMode+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2287:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 36 40 37 3 (set (reg:SI 183 [ tmpbdtr ])
        (ior:SI (reg:SI 181)
            (reg:SI 184 [ sBreakDeadTimeConfig_36(D)->LockLevel ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2286:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 184 [ sBreakDeadTimeConfig_36(D)->LockLevel ])
        (expr_list:REG_DEAD (reg:SI 181)
            (nil))))
(insn 37 36 38 3 (set (reg:SI 117 [ _5 ])
        (and:SI (reg:SI 183 [ tmpbdtr ])
            (const_int -1025 [0xfffffffffffffbff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2287:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 183 [ tmpbdtr ])
        (nil)))
(debug_insn 38 37 39 3 (var_location:SI tmpbdtr (ior:SI (mem:SI (plus:SI (reg/v/f:SI 179 [ sBreakDeadTimeConfig ])
                (const_int 4 [0x4])) [1 sBreakDeadTimeConfig_36(D)->OffStateIDLEMode+0 S4 A32])
        (reg:SI 117 [ _5 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2287:3 -1
     (nil))
(debug_insn 39 38 41 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2288:3 -1
     (nil))
(insn 41 39 45 3 (set (reg:SI 185 [ tmpbdtr ])
        (ior:SI (reg:SI 117 [ _5 ])
            (reg:SI 186 [ sBreakDeadTimeConfig_36(D)->OffStateIDLEMode ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2287:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 186 [ sBreakDeadTimeConfig_36(D)->OffStateIDLEMode ])
        (expr_list:REG_DEAD (reg:SI 117 [ _5 ])
            (nil))))
(insn 45 41 42 3 (set (reg:SI 188 [ sBreakDeadTimeConfig_36(D)->OffStateRunMode ])
        (mem:SI (reg/v/f:SI 179 [ sBreakDeadTimeConfig ]) [1 sBreakDeadTimeConfig_36(D)->OffStateRunMode+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2288:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 42 45 43 3 (set (reg:SI 119 [ _7 ])
        (and:SI (reg:SI 185 [ tmpbdtr ])
            (const_int -2049 [0xfffffffffffff7ff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2288:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 185 [ tmpbdtr ])
        (nil)))
(debug_insn 43 42 44 3 (var_location:SI tmpbdtr (ior:SI (mem:SI (reg/v/f:SI 179 [ sBreakDeadTimeConfig ]) [1 sBreakDeadTimeConfig_36(D)->OffStateRunMode+0 S4 A32])
        (reg:SI 119 [ _7 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2288:3 -1
     (nil))
(debug_insn 44 43 50 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2289:3 -1
     (nil))
(insn 50 44 46 3 (set (reg:SI 190 [ sBreakDeadTimeConfig_36(D)->BreakState ])
        (mem:SI (plus:SI (reg/v/f:SI 179 [ sBreakDeadTimeConfig ])
                (const_int 16 [0x10])) [1 sBreakDeadTimeConfig_36(D)->BreakState+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2289:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 46 50 47 3 (set (reg:SI 187 [ tmpbdtr ])
        (ior:SI (reg:SI 119 [ _7 ])
            (reg:SI 188 [ sBreakDeadTimeConfig_36(D)->OffStateRunMode ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2288:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 188 [ sBreakDeadTimeConfig_36(D)->OffStateRunMode ])
        (expr_list:REG_DEAD (reg:SI 119 [ _7 ])
            (nil))))
(insn 47 46 48 3 (set (reg:SI 121 [ _9 ])
        (and:SI (reg:SI 187 [ tmpbdtr ])
            (const_int -4097 [0xffffffffffffefff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2289:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 187 [ tmpbdtr ])
        (nil)))
(debug_insn 48 47 49 3 (var_location:SI tmpbdtr (ior:SI (mem:SI (plus:SI (reg/v/f:SI 179 [ sBreakDeadTimeConfig ])
                (const_int 16 [0x10])) [1 sBreakDeadTimeConfig_36(D)->BreakState+0 S4 A32])
        (reg:SI 121 [ _9 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2289:3 -1
     (nil))
(debug_insn 49 48 51 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2290:3 -1
     (nil))
(insn 51 49 55 3 (set (reg:SI 189 [ tmpbdtr ])
        (ior:SI (reg:SI 121 [ _9 ])
            (reg:SI 190 [ sBreakDeadTimeConfig_36(D)->BreakState ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2289:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 190 [ sBreakDeadTimeConfig_36(D)->BreakState ])
        (expr_list:REG_DEAD (reg:SI 121 [ _9 ])
            (nil))))
(insn 55 51 52 3 (set (reg:SI 192 [ sBreakDeadTimeConfig_36(D)->BreakPolarity ])
        (mem:SI (plus:SI (reg/v/f:SI 179 [ sBreakDeadTimeConfig ])
                (const_int 20 [0x14])) [1 sBreakDeadTimeConfig_36(D)->BreakPolarity+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2290:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 52 55 53 3 (set (reg:SI 123 [ _11 ])
        (and:SI (reg:SI 189 [ tmpbdtr ])
            (const_int -8193 [0xffffffffffffdfff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2290:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 189 [ tmpbdtr ])
        (nil)))
(debug_insn 53 52 54 3 (var_location:SI tmpbdtr (ior:SI (mem:SI (plus:SI (reg/v/f:SI 179 [ sBreakDeadTimeConfig ])
                (const_int 20 [0x14])) [1 sBreakDeadTimeConfig_36(D)->BreakPolarity+0 S4 A32])
        (reg:SI 123 [ _11 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2290:3 -1
     (nil))
(debug_insn 54 53 60 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2291:3 -1
     (nil))
(insn 60 54 56 3 (set (reg:SI 194 [ sBreakDeadTimeConfig_36(D)->AutomaticOutput ])
        (mem:SI (plus:SI (reg/v/f:SI 179 [ sBreakDeadTimeConfig ])
                (const_int 48 [0x30])) [1 sBreakDeadTimeConfig_36(D)->AutomaticOutput+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2291:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 56 60 57 3 (set (reg:SI 191 [ tmpbdtr ])
        (ior:SI (reg:SI 123 [ _11 ])
            (reg:SI 192 [ sBreakDeadTimeConfig_36(D)->BreakPolarity ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2290:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 192 [ sBreakDeadTimeConfig_36(D)->BreakPolarity ])
        (expr_list:REG_DEAD (reg:SI 123 [ _11 ])
            (nil))))
(insn 57 56 58 3 (set (reg:SI 125 [ _13 ])
        (and:SI (reg:SI 191 [ tmpbdtr ])
            (const_int -16385 [0xffffffffffffbfff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2291:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 191 [ tmpbdtr ])
        (nil)))
(debug_insn 58 57 59 3 (var_location:SI tmpbdtr (ior:SI (mem:SI (plus:SI (reg/v/f:SI 179 [ sBreakDeadTimeConfig ])
                (const_int 48 [0x30])) [1 sBreakDeadTimeConfig_36(D)->AutomaticOutput+0 S4 A32])
        (reg:SI 125 [ _13 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2291:3 -1
     (nil))
(debug_insn 59 58 61 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2292:3 -1
     (nil))
(insn 61 59 63 3 (set (reg:SI 193 [ tmpbdtr ])
        (ior:SI (reg:SI 125 [ _13 ])
            (reg:SI 194 [ sBreakDeadTimeConfig_36(D)->AutomaticOutput ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2291:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 194 [ sBreakDeadTimeConfig_36(D)->AutomaticOutput ])
        (expr_list:REG_DEAD (reg:SI 125 [ _13 ])
            (nil))))
(insn 63 61 68 3 (set (reg:SI 196 [ sBreakDeadTimeConfig_36(D)->BreakFilter ])
        (mem:SI (plus:SI (reg/v/f:SI 179 [ sBreakDeadTimeConfig ])
                (const_int 24 [0x18])) [1 sBreakDeadTimeConfig_36(D)->BreakFilter+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2292:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 68 63 62 3 (set (reg/f:SI 130 [ _18 ])
        (mem/f:SI (reg/v/f:SI 178 [ htim ]) [3 htim_35(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2294:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 62 68 65 3 (set (reg:SI 127 [ _15 ])
        (and:SI (reg:SI 193 [ tmpbdtr ])
            (const_int -983041 [0xfffffffffff0ffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2292:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 193 [ tmpbdtr ])
        (nil)))
(insn 65 62 66 3 (set (reg/v:SI 140 [ tmpbdtr ])
        (ior:SI (ashift:SI (reg:SI 196 [ sBreakDeadTimeConfig_36(D)->BreakFilter ])
                (const_int 16 [0x10]))
            (reg:SI 127 [ _15 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2292:3 320 {*orr_shiftsi}
     (expr_list:REG_DEAD (reg:SI 196 [ sBreakDeadTimeConfig_36(D)->BreakFilter ])
        (expr_list:REG_DEAD (reg:SI 127 [ _15 ])
            (nil))))
(debug_insn 66 65 67 3 (var_location:SI tmpbdtr (reg/v:SI 140 [ tmpbdtr ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2292:3 -1
     (nil))
(debug_insn 67 66 69 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2294:3 -1
     (nil))
(insn 69 67 70 3 (set (reg:SI 197)
        (const_int 1073818624 [0x40012c00])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2294:6 728 {*thumb2_movsi_vfp}
     (nil))
(insn 70 69 71 3 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 130 [ _18 ])
            (reg:SI 197))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2294:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 197)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 130 [ _18 ])
                (const_int 1073818624 [0x40012c00]))
            (nil))))
(jump_insn 71 70 72 3 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 108)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2294:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 108)
(note 72 71 73 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 73 72 74 4 (set (reg:SI 198)
        (const_int 1073820672 [0x40013400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2294:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 74 73 75 4 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 130 [ _18 ])
            (reg:SI 198))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2294:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 198)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 130 [ _18 ])
                (const_int 1073820672 [0x40013400]))
            (nil))))
(jump_insn 75 74 76 4 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 174)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2294:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 174)
(note 76 75 77 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 77 76 78 5 (set (reg:SI 199)
        (const_int 1073827840 [0x40015000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2294:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 78 77 79 5 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 130 [ _18 ])
            (reg:SI 199))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2294:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 199)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 130 [ _18 ])
                (const_int 1073827840 [0x40015000]))
            (nil))))
(jump_insn 79 78 217 5 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 91)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2294:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 91)
(note 217 79 218 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(jump_insn 218 217 219 6 (set (pc)
        (label_ref 141)) 284 {*arm_jump}
     (nil)
 -> 141)
(barrier 219 218 138)
(code_label 138 219 83 7 540 (nil) [3 uses])
(note 83 138 84 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 84 83 85 7 (var_location:SI tmpbdtr (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2313:5 -1
     (nil))
(debug_insn 85 84 86 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2318:7 -1
     (nil))
(debug_insn 86 85 88 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2321:7 -1
     (nil))
(insn 88 86 87 7 (set (reg:SI 200 [ sBreakDeadTimeConfig_36(D)->Break2AFMode ])
        (mem:SI (plus:SI (reg/v/f:SI 179 [ sBreakDeadTimeConfig ])
                (const_int 44 [0x2c])) [1 sBreakDeadTimeConfig_36(D)->Break2AFMode+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2321:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 179 [ sBreakDeadTimeConfig ])
        (nil)))
(insn 87 88 89 7 (set (reg:SI 137 [ _28 ])
        (and:SI (reg/v:SI 170 [ tmpbdtr ])
            (const_int -536870913 [0xffffffffdfffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2321:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 170 [ tmpbdtr ])
        (nil)))
(insn 89 87 90 7 (set (reg/v:SI 140 [ tmpbdtr ])
        (ior:SI (reg:SI 137 [ _28 ])
            (reg:SI 200 [ sBreakDeadTimeConfig_36(D)->Break2AFMode ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2321:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 200 [ sBreakDeadTimeConfig_36(D)->Break2AFMode ])
        (expr_list:REG_DEAD (reg:SI 137 [ _28 ])
            (nil))))
(debug_insn 90 89 91 7 (var_location:SI tmpbdtr (reg/v:SI 140 [ tmpbdtr ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2321:7 -1
     (nil))
(code_label 91 90 92 8 539 (nil) [1 uses])
(note 92 91 93 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 93 92 94 8 (var_location:SI tmpbdtr (reg/v:SI 140 [ tmpbdtr ])) -1
     (nil))
(debug_insn 94 93 98 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2326:3 -1
     (nil))
(insn 98 94 95 8 (set (reg:SI 201)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2328:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 95 98 96 8 (set (mem/v:SI (plus:SI (reg/f:SI 130 [ _18 ])
                (const_int 68 [0x44])) [1 _18->BDTR+0 S4 A32])
        (reg/v:SI 140 [ tmpbdtr ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2326:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 140 [ tmpbdtr ])
        (expr_list:REG_DEAD (reg/f:SI 130 [ _18 ])
            (nil))))
(debug_insn 96 95 97 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2328:3 -1
     (nil))
(debug_insn 97 96 5 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2328:3 -1
     (nil))
(insn 5 97 100 8 (set (reg:SI 177 [ <retval> ])
        (reg:SI 201)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2330:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 201)
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
(insn 100 5 101 8 (set (mem:QI (plus:SI (reg/v/f:SI 178 [ htim ])
                (const_int 60 [0x3c])) [0 htim_35(D)->Lock+0 S1 A32])
        (subreg:QI (reg:SI 201) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2328:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 178 [ htim ])
        (nil)))
(debug_insn 101 100 102 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2328:3 -1
     (nil))
(debug_insn 102 101 221 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2330:3 -1
     (nil))
(jump_insn 221 102 222 8 (set (pc)
        (label_ref 220)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2330:10 284 {*arm_jump}
     (nil)
 -> 220)
(barrier 222 221 214)
(code_label 214 222 213 9 541 (nil) [1 uses])
(note 213 214 6 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 6 213 223 9 (set (reg:SI 177 [ <retval> ])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2279:3 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 223 6 224 9 (set (pc)
        (label_ref 220)) 284 {*arm_jump}
     (nil)
 -> 220)
(barrier 224 223 108)
(code_label 108 224 109 10 536 (nil) [1 uses])
(note 109 108 126 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(note 126 109 110 10 NOTE_INSN_DELETED)
(debug_insn 110 126 111 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2297:5 -1
     (nil))
(debug_insn 111 110 120 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2300:5 -1
     (nil))
(insn 120 111 112 10 (set (reg:SI 205 [ sBreakDeadTimeConfig_36(D)->BreakAFMode ])
        (mem:SI (plus:SI (reg/v/f:SI 179 [ sBreakDeadTimeConfig ])
                (const_int 28 [0x1c])) [1 sBreakDeadTimeConfig_36(D)->BreakAFMode+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2300:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 112 120 113 10 (set (reg:SI 160 [ _71 ])
        (and:SI (reg/v:SI 140 [ tmpbdtr ])
            (const_int -268435457 [0xffffffffefffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2300:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 140 [ tmpbdtr ])
        (nil)))
(debug_insn 113 112 114 10 (var_location:SI tmpbdtr (ior:SI (mem:SI (plus:SI (reg/v/f:SI 179 [ sBreakDeadTimeConfig ])
                (const_int 28 [0x1c])) [1 sBreakDeadTimeConfig_36(D)->BreakAFMode+0 S4 A32])
        (reg:SI 160 [ _71 ]))) -1
     (nil))
(debug_insn 114 113 115 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2303:3 -1
     (nil))
(debug_insn 115 114 116 10 (var_location:SI tmpbdtr (ior:SI (mem:SI (plus:SI (reg/v/f:SI 179 [ sBreakDeadTimeConfig ])
                (const_int 28 [0x1c])) [1 sBreakDeadTimeConfig_36(D)->BreakAFMode+0 S4 A32])
        (reg:SI 160 [ _71 ]))) -1
     (nil))
(debug_insn 116 115 117 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2306:5 -1
     (nil))
(debug_insn 117 116 118 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2307:5 -1
     (nil))
(debug_insn 118 117 119 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2308:5 -1
     (nil))
(debug_insn 119 118 121 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2311:5 -1
     (nil))
(insn 121 119 125 10 (set (reg:SI 204 [ tmpbdtr ])
        (ior:SI (reg:SI 160 [ _71 ])
            (reg:SI 205 [ sBreakDeadTimeConfig_36(D)->BreakAFMode ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2300:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 205 [ sBreakDeadTimeConfig_36(D)->BreakAFMode ])
        (expr_list:REG_DEAD (reg:SI 160 [ _71 ])
            (nil))))
(insn 125 121 122 10 (set (reg:SI 207 [ sBreakDeadTimeConfig_36(D)->Break2Filter ])
        (mem:SI (plus:SI (reg/v/f:SI 179 [ sBreakDeadTimeConfig ])
                (const_int 40 [0x28])) [1 sBreakDeadTimeConfig_36(D)->Break2Filter+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2311:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 122 125 123 10 (set (reg:SI 161 [ _72 ])
        (and:SI (reg:SI 204 [ tmpbdtr ])
            (const_int -15728641 [0xffffffffff0fffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2311:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 204 [ tmpbdtr ])
        (nil)))
(debug_insn 123 122 124 10 (var_location:SI tmpbdtr (ior:SI (ashift:SI (mem:SI (plus:SI (reg/v/f:SI 179 [ sBreakDeadTimeConfig ])
                    (const_int 40 [0x28])) [1 sBreakDeadTimeConfig_36(D)->Break2Filter+0 S4 A32])
            (const_int 20 [0x14]))
        (reg:SI 161 [ _72 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2311:5 -1
     (nil))
(debug_insn 124 123 127 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2312:5 -1
     (nil))
(insn 127 124 131 10 (set (reg:SI 208 [ tmpbdtr ])
        (ior:SI (ashift:SI (reg:SI 207 [ sBreakDeadTimeConfig_36(D)->Break2Filter ])
                (const_int 20 [0x14]))
            (reg:SI 161 [ _72 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2311:5 320 {*orr_shiftsi}
     (expr_list:REG_DEAD (reg:SI 207 [ sBreakDeadTimeConfig_36(D)->Break2Filter ])
        (expr_list:REG_DEAD (reg:SI 161 [ _72 ])
            (nil))))
(insn 131 127 128 10 (set (reg:SI 210 [ sBreakDeadTimeConfig_36(D)->Break2State ])
        (mem:SI (plus:SI (reg/v/f:SI 179 [ sBreakDeadTimeConfig ])
                (const_int 32 [0x20])) [1 sBreakDeadTimeConfig_36(D)->Break2State+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2312:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 128 131 129 10 (set (reg:SI 165 [ _76 ])
        (and:SI (reg:SI 208 [ tmpbdtr ])
            (const_int -16777217 [0xfffffffffeffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2312:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 208 [ tmpbdtr ])
        (nil)))
(debug_insn 129 128 130 10 (var_location:SI tmpbdtr (ior:SI (mem:SI (plus:SI (reg/v/f:SI 179 [ sBreakDeadTimeConfig ])
                (const_int 32 [0x20])) [1 sBreakDeadTimeConfig_36(D)->Break2State+0 S4 A32])
        (reg:SI 165 [ _76 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2312:5 -1
     (nil))
(debug_insn 130 129 132 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2313:5 -1
     (nil))
(insn 132 130 134 10 (set (reg:SI 209 [ tmpbdtr ])
        (ior:SI (reg:SI 165 [ _76 ])
            (reg:SI 210 [ sBreakDeadTimeConfig_36(D)->Break2State ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2312:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 210 [ sBreakDeadTimeConfig_36(D)->Break2State ])
        (expr_list:REG_DEAD (reg:SI 165 [ _76 ])
            (nil))))
(insn 134 132 133 10 (set (reg:SI 211 [ sBreakDeadTimeConfig_36(D)->Break2Polarity ])
        (mem:SI (plus:SI (reg/v/f:SI 179 [ sBreakDeadTimeConfig ])
                (const_int 36 [0x24])) [1 sBreakDeadTimeConfig_36(D)->Break2Polarity+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2313:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 133 134 135 10 (set (reg:SI 168 [ _79 ])
        (and:SI (reg:SI 209 [ tmpbdtr ])
            (const_int -33554433 [0xfffffffffdffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2313:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 209 [ tmpbdtr ])
        (nil)))
(insn 135 133 136 10 (set (reg/v:SI 170 [ tmpbdtr ])
        (ior:SI (reg:SI 168 [ _79 ])
            (reg:SI 211 [ sBreakDeadTimeConfig_36(D)->Break2Polarity ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2313:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 211 [ sBreakDeadTimeConfig_36(D)->Break2Polarity ])
        (expr_list:REG_DEAD (reg:SI 168 [ _79 ])
            (nil))))
(debug_insn 136 135 137 10 (var_location:SI tmpbdtr (reg/v:SI 170 [ tmpbdtr ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2313:5 -1
     (nil))
(debug_insn 137 136 225 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2315:5 -1
     (nil))
(jump_insn 225 137 226 10 (set (pc)
        (label_ref 138)) 284 {*arm_jump}
     (nil)
 -> 138)
(barrier 226 225 141)
(code_label 141 226 142 11 538 (nil) [1 uses])
(note 142 141 159 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(note 159 142 143 11 NOTE_INSN_DELETED)
(debug_insn 143 159 144 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2297:5 -1
     (nil))
(debug_insn 144 143 153 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2300:5 -1
     (nil))
(insn 153 144 145 11 (set (reg:SI 213 [ sBreakDeadTimeConfig_36(D)->BreakAFMode ])
        (mem:SI (plus:SI (reg/v/f:SI 179 [ sBreakDeadTimeConfig ])
                (const_int 28 [0x1c])) [1 sBreakDeadTimeConfig_36(D)->BreakAFMode+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2300:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 145 153 146 11 (set (reg:SI 152 [ _58 ])
        (and:SI (reg/v:SI 140 [ tmpbdtr ])
            (const_int -268435457 [0xffffffffefffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2300:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 140 [ tmpbdtr ])
        (nil)))
(debug_insn 146 145 147 11 (var_location:SI tmpbdtr (ior:SI (mem:SI (plus:SI (reg/v/f:SI 179 [ sBreakDeadTimeConfig ])
                (const_int 28 [0x1c])) [1 sBreakDeadTimeConfig_36(D)->BreakAFMode+0 S4 A32])
        (reg:SI 152 [ _58 ]))) -1
     (nil))
(debug_insn 147 146 148 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2303:3 -1
     (nil))
(debug_insn 148 147 149 11 (var_location:SI tmpbdtr (ior:SI (mem:SI (plus:SI (reg/v/f:SI 179 [ sBreakDeadTimeConfig ])
                (const_int 28 [0x1c])) [1 sBreakDeadTimeConfig_36(D)->BreakAFMode+0 S4 A32])
        (reg:SI 152 [ _58 ]))) -1
     (nil))
(debug_insn 149 148 150 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2306:5 -1
     (nil))
(debug_insn 150 149 151 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2307:5 -1
     (nil))
(debug_insn 151 150 152 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2308:5 -1
     (nil))
(debug_insn 152 151 154 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2311:5 -1
     (nil))
(insn 154 152 158 11 (set (reg:SI 212 [ tmpbdtr ])
        (ior:SI (reg:SI 152 [ _58 ])
            (reg:SI 213 [ sBreakDeadTimeConfig_36(D)->BreakAFMode ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2300:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 213 [ sBreakDeadTimeConfig_36(D)->BreakAFMode ])
        (expr_list:REG_DEAD (reg:SI 152 [ _58 ])
            (nil))))
(insn 158 154 155 11 (set (reg:SI 215 [ sBreakDeadTimeConfig_36(D)->Break2Filter ])
        (mem:SI (plus:SI (reg/v/f:SI 179 [ sBreakDeadTimeConfig ])
                (const_int 40 [0x28])) [1 sBreakDeadTimeConfig_36(D)->Break2Filter+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2311:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 155 158 156 11 (set (reg:SI 175 [ _92 ])
        (and:SI (reg:SI 212 [ tmpbdtr ])
            (const_int -15728641 [0xffffffffff0fffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2311:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 212 [ tmpbdtr ])
        (nil)))
(debug_insn 156 155 157 11 (var_location:SI tmpbdtr (ior:SI (ashift:SI (mem:SI (plus:SI (reg/v/f:SI 179 [ sBreakDeadTimeConfig ])
                    (const_int 40 [0x28])) [1 sBreakDeadTimeConfig_36(D)->Break2Filter+0 S4 A32])
            (const_int 20 [0x14]))
        (reg:SI 175 [ _92 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2311:5 -1
     (nil))
(debug_insn 157 156 160 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2312:5 -1
     (nil))
(insn 160 157 164 11 (set (reg:SI 216 [ tmpbdtr ])
        (ior:SI (ashift:SI (reg:SI 215 [ sBreakDeadTimeConfig_36(D)->Break2Filter ])
                (const_int 20 [0x14]))
            (reg:SI 175 [ _92 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2311:5 320 {*orr_shiftsi}
     (expr_list:REG_DEAD (reg:SI 215 [ sBreakDeadTimeConfig_36(D)->Break2Filter ])
        (expr_list:REG_DEAD (reg:SI 175 [ _92 ])
            (nil))))
(insn 164 160 161 11 (set (reg:SI 218 [ sBreakDeadTimeConfig_36(D)->Break2State ])
        (mem:SI (plus:SI (reg/v/f:SI 179 [ sBreakDeadTimeConfig ])
                (const_int 32 [0x20])) [1 sBreakDeadTimeConfig_36(D)->Break2State+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2312:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 161 164 162 11 (set (reg:SI 147 [ _45 ])
        (and:SI (reg:SI 216 [ tmpbdtr ])
            (const_int -16777217 [0xfffffffffeffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2312:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 216 [ tmpbdtr ])
        (nil)))
(debug_insn 162 161 163 11 (var_location:SI tmpbdtr (ior:SI (mem:SI (plus:SI (reg/v/f:SI 179 [ sBreakDeadTimeConfig ])
                (const_int 32 [0x20])) [1 sBreakDeadTimeConfig_36(D)->Break2State+0 S4 A32])
        (reg:SI 147 [ _45 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2312:5 -1
     (nil))
(debug_insn 163 162 165 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2313:5 -1
     (nil))
(insn 165 163 167 11 (set (reg:SI 217 [ tmpbdtr ])
        (ior:SI (reg:SI 147 [ _45 ])
            (reg:SI 218 [ sBreakDeadTimeConfig_36(D)->Break2State ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2312:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 218 [ sBreakDeadTimeConfig_36(D)->Break2State ])
        (expr_list:REG_DEAD (reg:SI 147 [ _45 ])
            (nil))))
(insn 167 165 166 11 (set (reg:SI 219 [ sBreakDeadTimeConfig_36(D)->Break2Polarity ])
        (mem:SI (plus:SI (reg/v/f:SI 179 [ sBreakDeadTimeConfig ])
                (const_int 36 [0x24])) [1 sBreakDeadTimeConfig_36(D)->Break2Polarity+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2313:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 166 167 168 11 (set (reg:SI 134 [ _25 ])
        (and:SI (reg:SI 217 [ tmpbdtr ])
            (const_int -33554433 [0xfffffffffdffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2313:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 217 [ tmpbdtr ])
        (nil)))
(insn 168 166 169 11 (set (reg/v:SI 170 [ tmpbdtr ])
        (ior:SI (reg:SI 134 [ _25 ])
            (reg:SI 219 [ sBreakDeadTimeConfig_36(D)->Break2Polarity ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2313:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 219 [ sBreakDeadTimeConfig_36(D)->Break2Polarity ])
        (expr_list:REG_DEAD (reg:SI 134 [ _25 ])
            (nil))))
(debug_insn 169 168 170 11 (var_location:SI tmpbdtr (reg/v:SI 170 [ tmpbdtr ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2313:5 -1
     (nil))
(debug_insn 170 169 171 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2315:5 -1
     (nil))
(debug_insn 171 170 227 11 (var_location:SI tmpbdtr (reg/v:SI 170 [ tmpbdtr ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2313:5 -1
     (nil))
(jump_insn 227 171 228 11 (set (pc)
        (label_ref 138)) 284 {*arm_jump}
     (nil)
 -> 138)
(barrier 228 227 174)
(code_label 174 228 175 12 537 (nil) [1 uses])
(note 175 174 192 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(note 192 175 176 12 NOTE_INSN_DELETED)
(debug_insn 176 192 177 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2297:5 -1
     (nil))
(debug_insn 177 176 186 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2300:5 -1
     (nil))
(insn 186 177 178 12 (set (reg:SI 221 [ sBreakDeadTimeConfig_36(D)->BreakAFMode ])
        (mem:SI (plus:SI (reg/v/f:SI 179 [ sBreakDeadTimeConfig ])
                (const_int 28 [0x1c])) [1 sBreakDeadTimeConfig_36(D)->BreakAFMode+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2300:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 178 186 179 12 (set (reg:SI 173 [ _90 ])
        (and:SI (reg/v:SI 140 [ tmpbdtr ])
            (const_int -268435457 [0xffffffffefffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2300:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 140 [ tmpbdtr ])
        (nil)))
(debug_insn 179 178 180 12 (var_location:SI tmpbdtr (ior:SI (mem:SI (plus:SI (reg/v/f:SI 179 [ sBreakDeadTimeConfig ])
                (const_int 28 [0x1c])) [1 sBreakDeadTimeConfig_36(D)->BreakAFMode+0 S4 A32])
        (reg:SI 173 [ _90 ]))) -1
     (nil))
(debug_insn 180 179 181 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2303:3 -1
     (nil))
(debug_insn 181 180 182 12 (var_location:SI tmpbdtr (ior:SI (mem:SI (plus:SI (reg/v/f:SI 179 [ sBreakDeadTimeConfig ])
                (const_int 28 [0x1c])) [1 sBreakDeadTimeConfig_36(D)->BreakAFMode+0 S4 A32])
        (reg:SI 173 [ _90 ]))) -1
     (nil))
(debug_insn 182 181 183 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2306:5 -1
     (nil))
(debug_insn 183 182 184 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2307:5 -1
     (nil))
(debug_insn 184 183 185 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2308:5 -1
     (nil))
(debug_insn 185 184 187 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2311:5 -1
     (nil))
(insn 187 185 191 12 (set (reg:SI 220 [ tmpbdtr ])
        (ior:SI (reg:SI 173 [ _90 ])
            (reg:SI 221 [ sBreakDeadTimeConfig_36(D)->BreakAFMode ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2300:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 221 [ sBreakDeadTimeConfig_36(D)->BreakAFMode ])
        (expr_list:REG_DEAD (reg:SI 173 [ _90 ])
            (nil))))
(insn 191 187 188 12 (set (reg:SI 223 [ sBreakDeadTimeConfig_36(D)->Break2Filter ])
        (mem:SI (plus:SI (reg/v/f:SI 179 [ sBreakDeadTimeConfig ])
                (const_int 40 [0x28])) [1 sBreakDeadTimeConfig_36(D)->Break2Filter+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2311:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 188 191 189 12 (set (reg:SI 132 [ _22 ])
        (and:SI (reg:SI 220 [ tmpbdtr ])
            (const_int -15728641 [0xffffffffff0fffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2311:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 220 [ tmpbdtr ])
        (nil)))
(debug_insn 189 188 190 12 (var_location:SI tmpbdtr (ior:SI (ashift:SI (mem:SI (plus:SI (reg/v/f:SI 179 [ sBreakDeadTimeConfig ])
                    (const_int 40 [0x28])) [1 sBreakDeadTimeConfig_36(D)->Break2Filter+0 S4 A32])
            (const_int 20 [0x14]))
        (reg:SI 132 [ _22 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2311:5 -1
     (nil))
(debug_insn 190 189 193 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2312:5 -1
     (nil))
(insn 193 190 197 12 (set (reg:SI 224 [ tmpbdtr ])
        (ior:SI (ashift:SI (reg:SI 223 [ sBreakDeadTimeConfig_36(D)->Break2Filter ])
                (const_int 20 [0x14]))
            (reg:SI 132 [ _22 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2311:5 320 {*orr_shiftsi}
     (expr_list:REG_DEAD (reg:SI 223 [ sBreakDeadTimeConfig_36(D)->Break2Filter ])
        (expr_list:REG_DEAD (reg:SI 132 [ _22 ])
            (nil))))
(insn 197 193 194 12 (set (reg:SI 226 [ sBreakDeadTimeConfig_36(D)->Break2State ])
        (mem:SI (plus:SI (reg/v/f:SI 179 [ sBreakDeadTimeConfig ])
                (const_int 32 [0x20])) [1 sBreakDeadTimeConfig_36(D)->Break2State+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2312:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 194 197 195 12 (set (reg:SI 155 [ _63 ])
        (and:SI (reg:SI 224 [ tmpbdtr ])
            (const_int -16777217 [0xfffffffffeffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2312:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 224 [ tmpbdtr ])
        (nil)))
(debug_insn 195 194 196 12 (var_location:SI tmpbdtr (ior:SI (mem:SI (plus:SI (reg/v/f:SI 179 [ sBreakDeadTimeConfig ])
                (const_int 32 [0x20])) [1 sBreakDeadTimeConfig_36(D)->Break2State+0 S4 A32])
        (reg:SI 155 [ _63 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2312:5 -1
     (nil))
(debug_insn 196 195 198 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2313:5 -1
     (nil))
(insn 198 196 200 12 (set (reg:SI 225 [ tmpbdtr ])
        (ior:SI (reg:SI 155 [ _63 ])
            (reg:SI 226 [ sBreakDeadTimeConfig_36(D)->Break2State ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2312:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 226 [ sBreakDeadTimeConfig_36(D)->Break2State ])
        (expr_list:REG_DEAD (reg:SI 155 [ _63 ])
            (nil))))
(insn 200 198 199 12 (set (reg:SI 227 [ sBreakDeadTimeConfig_36(D)->Break2Polarity ])
        (mem:SI (plus:SI (reg/v/f:SI 179 [ sBreakDeadTimeConfig ])
                (const_int 36 [0x24])) [1 sBreakDeadTimeConfig_36(D)->Break2Polarity+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2313:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 199 200 201 12 (set (reg:SI 156 [ _64 ])
        (and:SI (reg:SI 225 [ tmpbdtr ])
            (const_int -33554433 [0xfffffffffdffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2313:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 225 [ tmpbdtr ])
        (nil)))
(insn 201 199 202 12 (set (reg/v:SI 170 [ tmpbdtr ])
        (ior:SI (reg:SI 156 [ _64 ])
            (reg:SI 227 [ sBreakDeadTimeConfig_36(D)->Break2Polarity ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2313:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 227 [ sBreakDeadTimeConfig_36(D)->Break2Polarity ])
        (expr_list:REG_DEAD (reg:SI 156 [ _64 ])
            (nil))))
(debug_insn 202 201 203 12 (var_location:SI tmpbdtr (reg/v:SI 170 [ tmpbdtr ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2313:5 -1
     (nil))
(debug_insn 203 202 204 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2315:5 -1
     (nil))
(debug_insn 204 203 229 12 (var_location:SI tmpbdtr (reg/v:SI 170 [ tmpbdtr ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2313:5 -1
     (nil))
(jump_insn 229 204 230 12 (set (pc)
        (label_ref 138)) 284 {*arm_jump}
     (nil)
 -> 138)
(barrier 230 229 220)
(code_label 220 230 210 13 542 (nil) [2 uses])
(note 210 220 208 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 208 210 209 13 (set (reg/i:SI 0 r0)
        (reg:SI 177 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2331:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 177 [ <retval> ])
        (nil)))
(insn 209 208 234 13 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2331:1 -1
     (nil))
(note 234 209 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_ConfigBreakInput (HAL_TIMEx_ConfigBreakInput, funcdef_no=360, decl_uid=9535, cgraph_uid=364, symbol_order=363)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 27 n_edges 39 count 27 (    1)


HAL_TIMEx_ConfigBreakInput

Dataflow summary:
def_info->table_size = 104, use_info->table_size = 205
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d,1u} r3={1d} r7={1d,26u} r13={1d,26u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={8d,6u} r102={1d,26u} r103={1d,25u} r114={3d,13u} r115={1d,2u} r120={1d,2u} r125={11d,5u} r126={11d,3u} r127={11d,12u} r129={1d,1u} r131={1d,1u} r133={1d,1u} r135={1d,1u} r136={1d,4u} r137={1d,4u} r138={1d,2u} r139={1d,4u} r140={1d,4u} r141={1d,2u} r142={4d,2u} r143={1d,4u} r144={1d,2u} r145={1d,5u} r146={1d,1u} r147={1d,2u} r148={1d,1u} r149={1d,1u} r150={1d,1u} r151={1d,1u} r152={1d,1u} r153={1d,1u} r154={1d,1u} r155={1d,1u} r156={1d,1u} r157={1d,1u} r158={1d,1u} r159={1d,1u} r160={1d,1u} r163={1d,1u} r164={1d,1u} r165={1d,1u} 
;;    total ref usage 314{107d,207u,0e} in 196{196 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d32(102){ }d33(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 25 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 143 144 145 146 163 164 165
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 143 144 145 146 163 164 165
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143 144 145
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143 144 145

( 2 )->[3]->( 4 8 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u10(7){ }u11(13){ }u12(102){ }u13(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143 144 145
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145
;; lr  def 	 100 [cc] 114
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143 144 145
;; live  gen 	 100 [cc] 114
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 143 144 145
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 143 144 145

( 3 )->[4]->( 15 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u17(7){ }u18(13){ }u19(102){ }u20(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 143 144 145
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 143 144 145
;; live  gen 	
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 143 144 145
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 143 144 145

( 4 )->[5]->( 7 16 6 11 12 13 14 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u23(7){ }u24(13){ }u25(102){ }u26(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 143 144 145
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  def 	 100 [cc] 147
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 143 144 145
;; live  gen 	 147
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 143 144 145
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 143 144 145

( 5 )->[6]->( 19 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u30(7){ }u31(13){ }u32(102){ }u33(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 143 144 145
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 125 126 127
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 143 144 145
;; live  gen 	 125 126 127
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 125 126 127 143 144 145
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 125 126 127 143 144 145

( 5 )->[7]->( 19 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u34(7){ }u35(13){ }u36(102){ }u37(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143 144 145
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 114 125 126 127
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143 144 145
;; live  gen 	 114 125 126 127
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 125 126 127 143 144 145
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 125 126 127 143 144 145

( 3 )->[8]->( 9 17 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u41(7){ }u42(13){ }u43(102){ }u44(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 143 144 145
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 143 144 145
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 143 144 145
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 143 144 145

( 8 )->[9]->( 18 10 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u47(7){ }u48(13){ }u49(102){ }u50(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 143 144 145
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 143 144 145
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 143 144 145
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 143 144 145

( 9 )->[10]->( 19 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u53(7){ }u54(13){ }u55(102){ }u56(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 143 144 145
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 125 126 127
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 143 144 145
;; live  gen 	 125 126 127
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 125 126 127 143 144 145
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 125 126 127 143 144 145

( 5 )->[11]->( 19 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u58(7){ }u59(13){ }u60(102){ }u61(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 143 144 145
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 125 126 127
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 143 144 145
;; live  gen 	 125 126 127
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 125 126 127 143 144 145
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 125 126 127 143 144 145

( 5 )->[12]->( 19 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u62(7){ }u63(13){ }u64(102){ }u65(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 143 144 145
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 125 126 127
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 143 144 145
;; live  gen 	 125 126 127
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 125 126 127 143 144 145
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 125 126 127 143 144 145

( 5 )->[13]->( 19 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u66(7){ }u67(13){ }u68(102){ }u69(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 143 144 145
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 125 126 127
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 143 144 145
;; live  gen 	 125 126 127
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 125 126 127 143 144 145
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 125 126 127 143 144 145

( 5 )->[14]->( 19 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u70(7){ }u71(13){ }u72(102){ }u73(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 143 144 145
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 125 126 127
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 143 144 145
;; live  gen 	 125 126 127
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 125 126 127 143 144 145
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 125 126 127 143 144 145

( 4 )->[15]->( 19 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u75(7){ }u76(13){ }u77(102){ }u78(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 143 144 145
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  def 	 125 126 127
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 143 144 145
;; live  gen 	 125 126 127
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 125 126 127 143 144 145
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 125 126 127 143 144 145

( 5 )->[16]->( 19 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u82(7){ }u83(13){ }u84(102){ }u85(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 143 144 145
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 125 126 127
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 143 144 145
;; live  gen 	 125 126 127
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 125 126 127 143 144 145
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 125 126 127 143 144 145

( 8 )->[17]->( 19 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u86(7){ }u87(13){ }u88(102){ }u89(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 143 144 145
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 125 126 127
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 143 144 145
;; live  gen 	 125 126 127
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 125 126 127 143 144 145
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 125 126 127 143 144 145

( 9 )->[18]->( 19 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u91(7){ }u92(13){ }u93(102){ }u94(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143 144 145
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 114 125 126 127
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143 144 145
;; live  gen 	 114 125 126 127
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 125 126 127 143 144 145
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 125 126 127 143 144 145

( 13 14 10 11 12 18 16 15 7 6 17 )->[19]->( 20 22 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u98(7){ }u99(13){ }u100(102){ }u101(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 125 126 127 143 144 145
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 125 126 127 143 144 145
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 125 126 127 143 144 145
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 125 126 127 143 144 145

( 19 )->[20]->( 21 23 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u108(7){ }u109(13){ }u110(102){ }u111(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 125 126 127 143 144 145
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 125 126 127 143 144 145
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 125 126 127 143 145
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 125 126 127 143 145

( 20 )->[21]->( 24 )
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u114(7){ }u115(13){ }u116(102){ }u117(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 142
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143
;; live  gen 	 142
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142 143
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142 143

( 19 )->[22]->( 24 )
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u118(7){ }u119(13){ }u120(102){ }u121(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 125 126 127 143 145
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 125 126 127 143 145
;; lr  def 	 115 133 135 139 140 141 142 148 149 150 151 152 153
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 125 126 127 143 145
;; live  gen 	 115 133 135 139 140 141 142 148 149 150 151 152 153
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142 143
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142 143

( 20 )->[23]->( 24 )
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u151(7){ }u152(13){ }u153(102){ }u154(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 125 126 127 143 145
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 125 126 127 143 145
;; lr  def 	 120 129 131 136 137 138 142 154 155 156 157 158 159
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 125 126 127 143 145
;; live  gen 	 120 129 131 136 137 138 142 154 155 156 157 158 159
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142 143
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142 143

( 21 23 22 )->[24]->( 26 )
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u184(7){ }u185(13){ }u186(102){ }u187(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142 143
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143
;; lr  def 	 160
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142 143
;; live  gen 	 160
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142

( 2 )->[25]->( 26 )
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u191(7){ }u192(13){ }u193(102){ }u194(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 142
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 142
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142

( 25 24 )->[26]->( 1 )
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u195(7){ }u196(13){ }u197(102){ }u198(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 26 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u201(0){ }u202(7){ }u203(13){ }u204(102){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 64 to worklist
  Adding insn 73 to worklist
  Adding insn 76 to worklist
  Adding insn 79 to worklist
  Adding insn 280 to worklist
  Adding insn 282 to worklist
  Adding insn 94 to worklist
  Adding insn 97 to worklist
  Adding insn 284 to worklist
  Adding insn 286 to worklist
  Adding insn 288 to worklist
  Adding insn 290 to worklist
  Adding insn 292 to worklist
  Adding insn 294 to worklist
  Adding insn 296 to worklist
  Adding insn 298 to worklist
  Adding insn 163 to worklist
  Adding insn 166 to worklist
  Adding insn 300 to worklist
  Adding insn 302 to worklist
  Adding insn 197 to worklist
  Adding insn 174 to worklist
  Adding insn 228 to worklist
  Adding insn 205 to worklist
  Adding insn 304 to worklist
  Adding insn 237 to worklist
  Adding insn 247 to worklist
Finished finding needed instructions:
processing block 26 lr out =  0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 246 to worklist
processing block 25 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142
  Adding insn 45 to worklist
processing block 24 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142
  Adding insn 235 to worklist
processing block 21 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142 143
  Adding insn 44 to worklist
processing block 23 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142 143
  Adding insn 43 to worklist
  Adding insn 225 to worklist
  Adding insn 224 to worklist
  Adding insn 223 to worklist
  Adding insn 222 to worklist
  Adding insn 221 to worklist
  Adding insn 215 to worklist
  Adding insn 214 to worklist
  Adding insn 213 to worklist
  Adding insn 212 to worklist
  Adding insn 211 to worklist
  Adding insn 204 to worklist
processing block 20 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 125 126 127 143 145
  Adding insn 165 to worklist
processing block 22 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142 143
  Adding insn 42 to worklist
  Adding insn 194 to worklist
  Adding insn 193 to worklist
  Adding insn 192 to worklist
  Adding insn 191 to worklist
  Adding insn 190 to worklist
  Adding insn 184 to worklist
  Adding insn 183 to worklist
  Adding insn 182 to worklist
  Adding insn 181 to worklist
  Adding insn 180 to worklist
  Adding insn 173 to worklist
processing block 19 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 125 126 127 143 144 145
  Adding insn 162 to worklist
processing block 15 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 125 126 127 143 144 145
  Adding insn 8 to worklist
  Adding insn 7 to worklist
  Adding insn 6 to worklist
processing block 7 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 125 126 127 143 144 145
  Adding insn 37 to worklist
  Adding insn 36 to worklist
  Adding insn 35 to worklist
  Adding insn 34 to worklist
processing block 16 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 125 126 127 143 144 145
  Adding insn 12 to worklist
  Adding insn 11 to worklist
  Adding insn 10 to worklist
processing block 6 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 125 126 127 143 144 145
  Adding insn 27 to worklist
  Adding insn 26 to worklist
  Adding insn 25 to worklist
processing block 11 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 125 126 127 143 144 145
  Adding insn 15 to worklist
  Adding insn 14 to worklist
  Adding insn 13 to worklist
processing block 12 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 125 126 127 143 144 145
  Adding insn 18 to worklist
  Adding insn 17 to worklist
  Adding insn 16 to worklist
processing block 13 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 125 126 127 143 144 145
  Adding insn 21 to worklist
  Adding insn 20 to worklist
  Adding insn 19 to worklist
processing block 14 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 125 126 127 143 144 145
  Adding insn 24 to worklist
  Adding insn 23 to worklist
  Adding insn 22 to worklist
processing block 5 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 143 144 145
  Adding insn 78 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 143 144 145
processing block 18 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 125 126 127 143 144 145
  Adding insn 41 to worklist
  Adding insn 40 to worklist
  Adding insn 39 to worklist
  Adding insn 38 to worklist
processing block 10 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 125 126 127 143 144 145
  Adding insn 33 to worklist
  Adding insn 32 to worklist
  Adding insn 31 to worklist
processing block 9 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 143 144 145
  Adding insn 96 to worklist
processing block 17 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 125 126 127 143 144 145
  Adding insn 30 to worklist
  Adding insn 29 to worklist
  Adding insn 28 to worklist
processing block 8 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 143 144 145
  Adding insn 93 to worklist
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 143 144 145
  Adding insn 72 to worklist
  Adding insn 69 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143 144 145
  Adding insn 63 to worklist
  Adding insn 62 to worklist
  Adding insn 4 to worklist
  Adding insn 271 to worklist
  Adding insn 3 to worklist
  Adding insn 270 to worklist
  Adding insn 2 to worklist
  Adding insn 269 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 27 n_edges 39 count 27 (    1)

Pass 0 for finding pseudo/allocno costs


  r165 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r164 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r163 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r160 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:13125
  r159 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:8730 VFP_LO_REGS:8730 ALL_REGS:8730 MEM:5820
  r158 costs: LO_REGS:0 HI_REGS:582 CALLER_SAVE_REGS:582 EVEN_REG:582 GENERAL_REGS:582 VFP_D0_D7_REGS:8730 VFP_LO_REGS:8730 ALL_REGS:8730 MEM:5820
  r157 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:8730 VFP_LO_REGS:8730 ALL_REGS:8730 MEM:5820
  r156 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:8730 VFP_LO_REGS:8730 ALL_REGS:8730 MEM:5820
  r155 costs: LO_REGS:0 HI_REGS:582 CALLER_SAVE_REGS:582 EVEN_REG:582 GENERAL_REGS:582 VFP_D0_D7_REGS:8730 VFP_LO_REGS:8730 ALL_REGS:8730 MEM:5820
  r154 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:8730 VFP_LO_REGS:8730 ALL_REGS:8730 MEM:5820
  r153 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:8730 VFP_LO_REGS:8730 ALL_REGS:8730 MEM:5820
  r152 costs: LO_REGS:0 HI_REGS:582 CALLER_SAVE_REGS:582 EVEN_REG:582 GENERAL_REGS:582 VFP_D0_D7_REGS:8730 VFP_LO_REGS:8730 ALL_REGS:8730 MEM:5820
  r151 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:8730 VFP_LO_REGS:8730 ALL_REGS:8730 MEM:5820
  r150 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:8730 VFP_LO_REGS:8730 ALL_REGS:8730 MEM:5820
  r149 costs: LO_REGS:0 HI_REGS:582 CALLER_SAVE_REGS:582 EVEN_REG:582 GENERAL_REGS:582 VFP_D0_D7_REGS:8730 VFP_LO_REGS:8730 ALL_REGS:8730 MEM:5820
  r148 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:8730 VFP_LO_REGS:8730 ALL_REGS:8730 MEM:5820
  r147 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:26250 VFP_LO_REGS:26250 ALL_REGS:26250 MEM:17500
  r146 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r145 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:40585 VFP_LO_REGS:40585 ALL_REGS:40585 MEM:21390
  r144 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:36250 VFP_LO_REGS:36250 ALL_REGS:36250 MEM:18500
  r143 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:46855 VFP_LO_REGS:46855 ALL_REGS:46855 MEM:25570
  r142 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:31016 VFP_LO_REGS:31016 ALL_REGS:31016 MEM:15720
  r141 costs: LO_REGS:0 HI_REGS:582 CALLER_SAVE_REGS:582 EVEN_REG:582 GENERAL_REGS:582 VFP_D0_D7_REGS:8730 VFP_LO_REGS:8730 ALL_REGS:8730 MEM:5820
  r140 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:13095 VFP_LO_REGS:13095 ALL_REGS:13095 MEM:8730
  r139 costs: LO_REGS:0 HI_REGS:582 CALLER_SAVE_REGS:582 EVEN_REG:582 GENERAL_REGS:582 VFP_D0_D7_REGS:13095 VFP_LO_REGS:13095 ALL_REGS:13095 MEM:8730
  r138 costs: LO_REGS:0 HI_REGS:582 CALLER_SAVE_REGS:582 EVEN_REG:582 GENERAL_REGS:582 VFP_D0_D7_REGS:8730 VFP_LO_REGS:8730 ALL_REGS:8730 MEM:5820
  r137 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:13095 VFP_LO_REGS:13095 ALL_REGS:13095 MEM:8730
  r136 costs: LO_REGS:0 HI_REGS:582 CALLER_SAVE_REGS:582 EVEN_REG:582 GENERAL_REGS:582 VFP_D0_D7_REGS:13095 VFP_LO_REGS:13095 ALL_REGS:13095 MEM:8730
  r135 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:8730 VFP_LO_REGS:8730 ALL_REGS:8730 MEM:5820
  r133 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:8730 VFP_LO_REGS:8730 ALL_REGS:8730 MEM:5820
  r131 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:8730 VFP_LO_REGS:8730 ALL_REGS:8730 MEM:5820
  r129 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:8730 VFP_LO_REGS:8730 ALL_REGS:8730 MEM:5820
  r127 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:79408 VFP_LO_REGS:79408 ALL_REGS:79408 MEM:21517
  r126 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:42014 VFP_LO_REGS:42014 ALL_REGS:42014 MEM:15218
  r125 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:36726 VFP_LO_REGS:36726 ALL_REGS:36726 MEM:9930
  r120 costs: LO_REGS:0 HI_REGS:582 CALLER_SAVE_REGS:582 EVEN_REG:582 GENERAL_REGS:582 VFP_D0_D7_REGS:13095 VFP_LO_REGS:13095 ALL_REGS:13095 MEM:8730
  r115 costs: LO_REGS:0 HI_REGS:582 CALLER_SAVE_REGS:582 EVEN_REG:582 GENERAL_REGS:582 VFP_D0_D7_REGS:13095 VFP_LO_REGS:13095 ALL_REGS:13095 MEM:8730
  r114 costs: LO_REGS:0 HI_REGS:3500 CALLER_SAVE_REGS:3500 EVEN_REG:3500 GENERAL_REGS:3500 VFP_D0_D7_REGS:102300 VFP_LO_REGS:102300 ALL_REGS:102300 MEM:59802


Pass 1 for finding pseudo/allocno costs

    r165: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r164: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r163: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r162: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r161: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r160: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r159: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r158: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r157: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r156: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r155: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r154: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r153: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r152: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r151: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r150: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r149: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r148: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r147: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r146: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r145: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r144: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r143: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r142: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r141: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r140: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r139: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r138: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r137: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r136: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r135: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r134: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r133: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r132: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r131: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r130: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r129: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r128: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r127: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r126: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r125: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r124: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r123: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r122: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r121: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r120: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r119: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r118: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r117: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r116: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r165 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r164 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r163 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r160 costs: GENERAL_REGS:0 MEM:17500
  r159 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:8730 VFP_LO_REGS:8730 ALL_REGS:8730 MEM:5820
  r158 costs: LO_REGS:0 HI_REGS:582 CALLER_SAVE_REGS:582 EVEN_REG:582 GENERAL_REGS:582 VFP_D0_D7_REGS:8730 VFP_LO_REGS:8730 ALL_REGS:8730 MEM:5820
  r157 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:8730 VFP_LO_REGS:8730 ALL_REGS:8730 MEM:5820
  r156 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:8730 VFP_LO_REGS:8730 ALL_REGS:8730 MEM:5820
  r155 costs: LO_REGS:0 HI_REGS:582 CALLER_SAVE_REGS:582 EVEN_REG:582 GENERAL_REGS:582 VFP_D0_D7_REGS:8730 VFP_LO_REGS:8730 ALL_REGS:8730 MEM:5820
  r154 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:8730 VFP_LO_REGS:8730 ALL_REGS:8730 MEM:5820
  r153 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:8730 VFP_LO_REGS:8730 ALL_REGS:8730 MEM:5820
  r152 costs: LO_REGS:0 HI_REGS:582 CALLER_SAVE_REGS:582 EVEN_REG:582 GENERAL_REGS:582 VFP_D0_D7_REGS:8730 VFP_LO_REGS:8730 ALL_REGS:8730 MEM:5820
  r151 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:8730 VFP_LO_REGS:8730 ALL_REGS:8730 MEM:5820
  r150 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:8730 VFP_LO_REGS:8730 ALL_REGS:8730 MEM:5820
  r149 costs: LO_REGS:0 HI_REGS:582 CALLER_SAVE_REGS:582 EVEN_REG:582 GENERAL_REGS:582 VFP_D0_D7_REGS:8730 VFP_LO_REGS:8730 ALL_REGS:8730 MEM:5820
  r148 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:8730 VFP_LO_REGS:8730 ALL_REGS:8730 MEM:5820
  r147 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:26250 VFP_LO_REGS:26250 ALL_REGS:26250 MEM:17500
  r146 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r145 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:45585 VFP_LO_REGS:45585 ALL_REGS:45585 MEM:30390
  r144 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:41250 VFP_LO_REGS:41250 ALL_REGS:41250 MEM:27500
  r143 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:51855 VFP_LO_REGS:51855 ALL_REGS:51855 MEM:34570
  r142 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:47160 VFP_LO_REGS:47160 ALL_REGS:32160 MEM:31440
  r141 costs: LO_REGS:0 HI_REGS:582 CALLER_SAVE_REGS:582 EVEN_REG:582 GENERAL_REGS:582 VFP_D0_D7_REGS:8730 VFP_LO_REGS:8730 ALL_REGS:8730 MEM:5820
  r140 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:13095 VFP_LO_REGS:13095 ALL_REGS:13095 MEM:8730
  r139 costs: LO_REGS:0 HI_REGS:582 CALLER_SAVE_REGS:582 EVEN_REG:582 GENERAL_REGS:582 VFP_D0_D7_REGS:13095 VFP_LO_REGS:13095 ALL_REGS:13095 MEM:8730
  r138 costs: LO_REGS:0 HI_REGS:582 CALLER_SAVE_REGS:582 EVEN_REG:582 GENERAL_REGS:582 VFP_D0_D7_REGS:8730 VFP_LO_REGS:8730 ALL_REGS:8730 MEM:5820
  r137 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:13095 VFP_LO_REGS:13095 ALL_REGS:13095 MEM:8730
  r136 costs: LO_REGS:0 HI_REGS:582 CALLER_SAVE_REGS:582 EVEN_REG:582 GENERAL_REGS:582 VFP_D0_D7_REGS:13095 VFP_LO_REGS:13095 ALL_REGS:13095 MEM:8730
  r135 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:8730 VFP_LO_REGS:8730 ALL_REGS:8730 MEM:5820
  r133 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:8730 VFP_LO_REGS:8730 ALL_REGS:8730 MEM:5820
  r131 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:8730 VFP_LO_REGS:8730 ALL_REGS:8730 MEM:5820
  r129 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:8730 VFP_LO_REGS:8730 ALL_REGS:8730 MEM:5820
  r127 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:100365 VFP_LO_REGS:100365 ALL_REGS:100365 MEM:66910
  r126 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:48540 VFP_LO_REGS:48540 ALL_REGS:48540 MEM:32360
  r125 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:48540 VFP_LO_REGS:48540 ALL_REGS:48540 MEM:32360
  r120 costs: LO_REGS:0 HI_REGS:582 CALLER_SAVE_REGS:582 EVEN_REG:582 GENERAL_REGS:582 VFP_D0_D7_REGS:13095 VFP_LO_REGS:13095 ALL_REGS:13095 MEM:8730
  r115 costs: LO_REGS:0 HI_REGS:582 CALLER_SAVE_REGS:582 EVEN_REG:582 GENERAL_REGS:582 VFP_D0_D7_REGS:13095 VFP_LO_REGS:13095 ALL_REGS:13095 MEM:8730
  r114 costs: LO_REGS:0 HI_REGS:3500 CALLER_SAVE_REGS:3500 EVEN_REG:3500 GENERAL_REGS:3500 VFP_D0_D7_REGS:109710 VFP_LO_REGS:109710 ALL_REGS:109710 MEM:73140

;;   ======================================================
;;   -- basic block 2 from 269 to 64 -- before reload
;;   ======================================================

;;	  0--> b  0: i  48 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  49 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  50 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  51 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  52 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  53 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  54 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  55 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  56 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  57 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  58 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  59 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  60 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  61 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 269 r163=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i   2 r143=r163                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 270 r164=r1                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  62 r146=zxn([r143+0x3c])                   :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 271 r165=r2                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  5--> b  0: i   3 r144=r164                               :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  6--> b  0: i   4 r145=r165                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  63 cc=cmp(r146,0x1)                        :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  64 pc={(cc==0)?L252:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 8
;;   new head = 48
;;   new tail = 64

;;   ======================================================
;;   -- basic block 3 from 66 to 73 -- before reload
;;   ======================================================

;;	  0--> b  0: i  66 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  67 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  68 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  69 r114=[r145]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  72 cc=cmp(r114,0x20)                       :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  73 pc={(gtu(cc,0))?L91:pc}                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 66
;;   new tail = 73

;;   ======================================================
;;   -- basic block 4 from 76 to 76 -- before reload
;;   ======================================================

;;	  0--> b  0: i  76 {pc={(r114==0)?L256:pc};clobber cc;}    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 76
;;   new tail = 76

;;   ======================================================
;;   -- basic block 5 from 78 to 79 -- before reload
;;   ======================================================

;;	  0--> b  0: i  78 r147=r114-0x1                           :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  79 {pc={(leu(r147,0x1f))?[r147*0x4+L80]:L87};clobber cc;clobber scratch;use L80;}:cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 78
;;   new tail = 79

;;   ======================================================
;;   -- basic block 6 from 25 to 280 -- before reload
;;   ======================================================

;;	  0--> b  0: i  25 r127=0xa                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  26 r126=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  27 r125=0x400                              :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 280 pc=L151                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 25
;;   new tail = 280

;;   ======================================================
;;   -- basic block 7 from 34 to 282 -- before reload
;;   ======================================================

;;	  0--> b  0: i  34 r127=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  35 r126=r127                               :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  36 r125=r127                               :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  37 r114=r127                               :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 282 pc=L151                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 34
;;   new tail = 282

;;   ======================================================
;;   -- basic block 8 from 93 to 94 -- before reload
;;   ======================================================

;;	  0--> b  0: i  93 cc=cmp(r114,0x40)                       :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  94 pc={(cc==0)?L264:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 93
;;   new tail = 94

;;   ======================================================
;;   -- basic block 9 from 96 to 97 -- before reload
;;   ======================================================

;;	  0--> b  0: i  96 cc=cmp(r114,0x80)                       :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  97 pc={(cc!=0)?L268:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 96
;;   new tail = 97

;;   ======================================================
;;   -- basic block 10 from 31 to 284 -- before reload
;;   ======================================================

;;	  0--> b  0: i  31 r127=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  32 r126=0x7                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  33 r125=r127                               :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 284 pc=L151                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 31
;;   new tail = 284

;;   ======================================================
;;   -- basic block 11 from 103 to 286 -- before reload
;;   ======================================================

;;	  0--> b  0: i 103 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 104 loc 0x4                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 105 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 106 loc 0x2                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 107 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 108 loc 0x800                               :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 109 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 110 loc 0xb                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 111 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  13 r127=0xb                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  14 r126=0x2                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  15 r125=0x800                              :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 286 pc=L151                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 103
;;   new tail = 286

;;   ======================================================
;;   -- basic block 12 from 116 to 288 -- before reload
;;   ======================================================

;;	  0--> b  0: i 116 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 117 loc 0x8                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 118 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 119 loc 0x3                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 120 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 121 loc 0x1000                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 122 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 123 loc 0xc                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 124 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  16 r127=0xc                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  17 r126=0x3                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  18 r125=0x1000                             :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 288 pc=L151                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 116
;;   new tail = 288

;;   ======================================================
;;   -- basic block 13 from 129 to 290 -- before reload
;;   ======================================================

;;	  0--> b  0: i 129 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 130 loc 0x10                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 131 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 132 loc 0x4                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 133 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 134 loc 0x2000                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 135 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 136 loc 0xd                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 137 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  19 r127=0xd                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  20 r126=0x4                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  21 r125=0x2000                             :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 290 pc=L151                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 129
;;   new tail = 290

;;   ======================================================
;;   -- basic block 14 from 142 to 292 -- before reload
;;   ======================================================

;;	  0--> b  0: i 142 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 143 loc 0x20                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 144 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 145 loc 0x5                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 146 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 147 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 148 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 149 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 150 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  22 r127=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  23 r126=0x5                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  24 r125=r127                               :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 292 pc=L151                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 142
;;   new tail = 292

;;   ======================================================
;;   -- basic block 15 from 6 to 294 -- before reload
;;   ======================================================

;;	  0--> b  0: i   6 r127=r114                               :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i   7 r126=r114                               :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i   8 r125=r114                               :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 294 pc=L151                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 6
;;   new tail = 294

;;   ======================================================
;;   -- basic block 16 from 10 to 296 -- before reload
;;   ======================================================

;;	  0--> b  0: i  10 r127=0x9                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  11 r126=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  12 r125=0x200                              :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 296 pc=L151                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 10
;;   new tail = 296

;;   ======================================================
;;   -- basic block 17 from 28 to 298 -- before reload
;;   ======================================================

;;	  0--> b  0: i  28 r127=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  29 r126=0x6                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  30 r125=r127                               :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 298 pc=L151                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 28
;;   new tail = 298

;;   ======================================================
;;   -- basic block 18 from 38 to 41 -- before reload
;;   ======================================================

;;	  0--> b  0: i  38 r127=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  39 r126=r127                               :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  40 r125=r127                               :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  41 r114=r127                               :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 38
;;   new tail = 41

;;   ======================================================
;;   -- basic block 19 from 157 to 163 -- before reload
;;   ======================================================

;;	  0--> b  0: i 157 loc r127                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 158 loc r126                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 159 loc r125                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 160 loc r114                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 161 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 162 cc=cmp(r144,0x1)                        :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 163 pc={(cc==0)?L170:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 157
;;   new tail = 163

;;   ======================================================
;;   -- basic block 20 from 165 to 166 -- before reload
;;   ======================================================

;;	  0--> b  0: i 165 cc=cmp(r144,0x2)                        :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 166 pc={(cc==0)?L201:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 165
;;   new tail = 166

;;   ======================================================
;;   -- basic block 21 from 44 to 300 -- before reload
;;   ======================================================

;;	  0--> b  0: i  44 r142=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 300 pc=L230                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 44
;;   new tail = 300

;;   ======================================================
;;   -- basic block 22 from 172 to 302 -- before reload
;;   ======================================================

;;	  0--> b  0: i 172 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 173 r115=[r143]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 180 r149=[r145+0x4]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 181 r148=r149<<r126                         :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 190 r152=[r145+0x8]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 191 r151=r152<<r127                         :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 174 r139=[r115+0x60]                        :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  7--> b  0: i 175 loc r139                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 176 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 177 loc ~r114                               :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 178 loc D#2&r139                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 179 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 182 r150=r148^r139                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 183 r133=r150&r114                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 11--> b  0: i 184 r140=r133^r139                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 11--> b  0: i 185 loc r140                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 11--> b  0: i 186 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 11--> b  0: i 187 loc ~r125                               :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 11--> b  0: i 188 loc D#1&r140                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 11--> b  0: i 189 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i 192 r153=r151^r140                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 13--> b  0: i 193 r135=r153&r125                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 14--> b  0: i 194 r141=r135^r140                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 14--> b  0: i 195 loc r141                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 14--> b  0: i 196 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 15--> b  0: i 197 [r115+0x60]=r141                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	 15--> b  0: i 198 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 16--> b  0: i  42 r142=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 17--> b  0: i 302 pc=L230                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 17
;;   new head = 172
;;   new tail = 302

;;   ======================================================
;;   -- basic block 23 from 203 to 43 -- before reload
;;   ======================================================

;;	  0--> b  0: i 203 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 204 r120=[r143]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 211 r155=[r145+0x4]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 212 r154=r155<<r126                         :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 221 r158=[r145+0x8]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 222 r157=r158<<r127                         :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 205 r136=[r120+0x64]                        :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  7--> b  0: i 206 loc r136                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 207 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 208 loc ~r114                               :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 209 loc D#4&r136                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 210 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 213 r156=r154^r136                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 214 r129=r156&r114                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 11--> b  0: i 215 r137=r129^r136                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 11--> b  0: i 216 loc r137                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 11--> b  0: i 217 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 11--> b  0: i 218 loc ~r125                               :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 11--> b  0: i 219 loc D#3&r137                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 11--> b  0: i 220 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i 223 r159=r157^r137                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 13--> b  0: i 224 r131=r159&r125                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 14--> b  0: i 225 r138=r131^r137                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 14--> b  0: i 226 loc r138                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 14--> b  0: i 227 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 15--> b  0: i 228 [r120+0x64]=r138                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	 15--> b  0: i 229 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 16--> b  0: i  43 r142=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 16
;;   new head = 203
;;   new tail = 43

;;   ======================================================
;;   -- basic block 24 from 232 to 304 -- before reload
;;   ======================================================

;;	  0--> b  0: i 232 loc r142#0                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 233 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 234 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 235 r160=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 237 [r143+0x3c]=r160#0                      :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 238 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 239 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 304 pc=L240                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 232
;;   new tail = 304

;;   ======================================================
;;   -- basic block 25 from 45 to 45 -- before reload
;;   ======================================================

;;	  0--> b  0: i  45 r142=0x2                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 45
;;   new tail = 45

;;   ======================================================
;;   -- basic block 26 from 246 to 247 -- before reload
;;   ======================================================

;;	  0--> b  0: i 246 r0=r142                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 247 use r0                                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 246
;;   new tail = 247


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_ConfigBreakInput

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d,1u} r3={1d} r7={1d,26u} r13={1d,26u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={8d,6u} r102={1d,26u} r103={1d,25u} r114={3d,13u} r115={1d,2u} r120={1d,2u} r125={11d,5u} r126={11d,3u} r127={11d,12u} r129={1d,1u} r131={1d,1u} r133={1d,1u} r135={1d,1u} r136={1d,4u} r137={1d,4u} r138={1d,2u} r139={1d,4u} r140={1d,4u} r141={1d,2u} r142={4d,2u} r143={1d,4u} r144={1d,2u} r145={1d,5u} r146={1d,1u} r147={1d,2u} r148={1d,1u} r149={1d,1u} r150={1d,1u} r151={1d,1u} r152={1d,1u} r153={1d,1u} r154={1d,1u} r155={1d,1u} r156={1d,1u} r157={1d,1u} r158={1d,1u} r159={1d,1u} r160={1d,1u} r163={1d,1u} r164={1d,1u} r165={1d,1u} 
;;    total ref usage 314{107d,207u,0e} in 196{196 regular + 0 call} insns.
(note 1 0 46 NOTE_INSN_DELETED)
(note 46 1 5 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 5 46 48 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 48 5 49 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2348:3 -1
     (nil))
(debug_insn 49 48 50 2 (var_location:QI status (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2348:21 -1
     (nil))
(debug_insn 50 49 51 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2349:3 -1
     (nil))
(debug_insn 51 50 52 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2350:3 -1
     (nil))
(debug_insn 52 51 53 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2351:3 -1
     (nil))
(debug_insn 53 52 54 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2352:3 -1
     (nil))
(debug_insn 54 53 55 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2353:3 -1
     (nil))
(debug_insn 55 54 56 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2356:3 -1
     (nil))
(debug_insn 56 55 57 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2357:3 -1
     (nil))
(debug_insn 57 56 58 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2358:3 -1
     (nil))
(debug_insn 58 57 59 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2359:3 -1
     (nil))
(debug_insn 59 58 60 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2360:3 -1
     (nil))
(debug_insn 60 59 61 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2363:3 -1
     (nil))
(debug_insn 61 60 269 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2363:3 -1
     (nil))
(insn 269 61 2 2 (set (reg:SI 163)
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2347:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(insn 2 269 270 2 (set (reg/v/f:SI 143 [ htim ])
        (reg:SI 163)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2347:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 163)
        (nil)))
(insn 270 2 62 2 (set (reg:SI 164)
        (reg:SI 1 r1 [ BreakInput ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2347:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ BreakInput ])
        (nil)))
(insn 62 270 271 2 (set (reg:SI 146 [ htim_23(D)->Lock ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 143 [ htim ])
                    (const_int 60 [0x3c])) [0 htim_23(D)->Lock+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2363:3 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 271 62 3 2 (set (reg:SI 165)
        (reg:SI 2 r2 [ sBreakInputConfig ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2347:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [ sBreakInputConfig ])
        (nil)))
(insn 3 271 4 2 (set (reg/v:SI 144 [ BreakInput ])
        (reg:SI 164)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2347:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 164)
        (nil)))
(insn 4 3 63 2 (set (reg/v/f:SI 145 [ sBreakInputConfig ])
        (reg:SI 165)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2347:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 165)
        (nil)))
(insn 63 4 64 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 146 [ htim_23(D)->Lock ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2363:3 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 146 [ htim_23(D)->Lock ])
        (nil)))
(jump_insn 64 63 65 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 252)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2363:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 134217732 (nil)))
 -> 252)
(note 65 64 66 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 66 65 67 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2363:3 -1
     (nil))
(debug_insn 67 66 68 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2363:3 -1
     (nil))
(debug_insn 68 67 69 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2365:3 -1
     (nil))
(insn 69 68 72 3 (set (reg/v:SI 114 [ bkin_enable_mask ])
        (mem:SI (reg/v/f:SI 145 [ sBreakInputConfig ]) [1 sBreakInputConfig_24(D)->Source+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2365:28 728 {*thumb2_movsi_vfp}
     (nil))
(insn 72 69 73 3 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 114 [ bkin_enable_mask ])
            (const_int 32 [0x20]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2365:3 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 73 72 74 3 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 91)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2365:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 298261630 (nil)))
 -> 91)
(note 74 73 75 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 75 74 76 4 NOTE_INSN_DELETED)
(jump_insn 76 75 77 4 (parallel [
            (set (pc)
                (if_then_else (eq (reg/v:SI 114 [ bkin_enable_mask ])
                        (const_int 0 [0]))
                    (label_ref:SI 256)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2365:3 1024 {*thumb2_cbz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 315806430 (nil)))
 -> 256)
(note 77 76 78 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 78 77 79 5 (set (reg:SI 147)
        (plus:SI (reg/v:SI 114 [ bkin_enable_mask ])
            (const_int -1 [0xffffffffffffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2365:3 7 {*arm_addsi3}
     (nil))
(jump_insn 79 78 80 5 (parallel [
            (set (pc)
                (if_then_else (leu (reg:SI 147)
                        (const_int 31 [0x1f]))
                    (mem/u/c:SI (plus:SI (mult:SI (reg:SI 147)
                                (const_int 4 [0x4]))
                            (label_ref:SI 80)) [0  S4 A32])
                    (label_ref:SI 87)))
            (clobber (reg:CC 100 cc))
            (clobber (scratch:SI))
            (use (label_ref:SI 80))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2365:3 1007 {*thumb2_casesi_internal}
     (expr_list:REG_DEAD (reg:SI 147)
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (insn_list:REG_LABEL_TARGET 87 (nil))))
 -> 80)
(code_label 80 79 81 555 (nil) [2 uses])
(jump_table_data 81 80 82 (addr_diff_vec:SI (label_ref:SI 80)
         [
            (label_ref:SI 260)
            (label_ref:SI 83)
            (label_ref:SI 87)
            (label_ref:SI 101)
            (label_ref:SI 87)
            (label_ref:SI 87)
            (label_ref:SI 87)
            (label_ref:SI 114)
            (label_ref:SI 87)
            (label_ref:SI 87)
            (label_ref:SI 87)
            (label_ref:SI 87)
            (label_ref:SI 87)
            (label_ref:SI 87)
            (label_ref:SI 87)
            (label_ref:SI 127)
            (label_ref:SI 87)
            (label_ref:SI 87)
            (label_ref:SI 87)
            (label_ref:SI 87)
            (label_ref:SI 87)
            (label_ref:SI 87)
            (label_ref:SI 87)
            (label_ref:SI 87)
            (label_ref:SI 87)
            (label_ref:SI 87)
            (label_ref:SI 87)
            (label_ref:SI 87)
            (label_ref:SI 87)
            (label_ref:SI 87)
            (label_ref:SI 87)
            (label_ref:SI 140)
        ]
        (const_int 0 [0])
        (const_int 0 [0])))
(barrier 82 81 83)
(code_label 83 82 84 6 559 (nil) [1 uses])
(note 84 83 25 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 25 84 26 6 (set (reg/v:SI 127 [ bkin_polarity_bitpos ])
        (const_int 10 [0xa])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2365:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 26 25 27 6 (set (reg/v:SI 126 [ bkin_enable_bitpos ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2365:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 27 26 280 6 (set (reg/v:SI 125 [ bkin_polarity_mask ])
        (const_int 1024 [0x400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2365:3 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 280 27 281 6 (set (pc)
        (label_ref 151)) 284 {*arm_jump}
     (nil)
 -> 151)
(barrier 281 280 87)
(code_label 87 281 88 7 553 (nil) [27 uses])
(note 88 87 34 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 34 88 35 7 (set (reg/v:SI 127 [ bkin_polarity_bitpos ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2446:28 728 {*thumb2_movsi_vfp}
     (nil))
(insn 35 34 36 7 (set (reg/v:SI 126 [ bkin_enable_bitpos ])
        (reg/v:SI 127 [ bkin_polarity_bitpos ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2445:26 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 36 35 37 7 (set (reg/v:SI 125 [ bkin_polarity_mask ])
        (reg/v:SI 127 [ bkin_polarity_bitpos ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2444:26 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 37 36 282 7 (set (reg/v:SI 114 [ bkin_enable_mask ])
        (reg/v:SI 127 [ bkin_polarity_bitpos ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2443:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(jump_insn 282 37 283 7 (set (pc)
        (label_ref 151)) 284 {*arm_jump}
     (nil)
 -> 151)
(barrier 283 282 91)
(code_label 91 283 92 8 551 (nil) [1 uses])
(note 92 91 93 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 93 92 94 8 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 114 [ bkin_enable_mask ])
            (const_int 64 [0x40]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2365:3 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 94 93 95 8 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 264)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2365:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 429496726 (nil)))
 -> 264)
(note 95 94 96 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 96 95 97 9 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 114 [ bkin_enable_mask ])
            (const_int 128 [0x80]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2365:3 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 97 96 98 9 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 268)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2365:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 4 (nil)))
 -> 268)
(note 98 97 31 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 31 98 32 10 (set (reg/v:SI 127 [ bkin_polarity_bitpos ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2436:28 728 {*thumb2_movsi_vfp}
     (nil))
(insn 32 31 33 10 (set (reg/v:SI 126 [ bkin_enable_bitpos ])
        (const_int 7 [0x7])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2433:26 728 {*thumb2_movsi_vfp}
     (nil))
(insn 33 32 284 10 (set (reg/v:SI 125 [ bkin_polarity_mask ])
        (reg/v:SI 127 [ bkin_polarity_bitpos ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2435:26 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(jump_insn 284 33 285 10 (set (pc)
        (label_ref 151)) 284 {*arm_jump}
     (nil)
 -> 151)
(barrier 285 284 101)
(code_label 101 285 102 11 558 (nil) [1 uses])
(note 102 101 103 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(debug_insn 103 102 104 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2385:7 -1
     (nil))
(debug_insn 104 103 105 11 (var_location:SI bkin_enable_mask (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2385:24 -1
     (nil))
(debug_insn 105 104 106 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2386:7 -1
     (nil))
(debug_insn 106 105 107 11 (var_location:SI bkin_enable_bitpos (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2386:26 -1
     (nil))
(debug_insn 107 106 108 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2387:7 -1
     (nil))
(debug_insn 108 107 109 11 (var_location:SI bkin_polarity_mask (const_int 2048 [0x800])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2387:26 -1
     (nil))
(debug_insn 109 108 110 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2388:7 -1
     (nil))
(debug_insn 110 109 111 11 (var_location:SI bkin_polarity_bitpos (const_int 11 [0xb])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2388:28 -1
     (nil))
(debug_insn 111 110 13 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2389:7 -1
     (nil))
(insn 13 111 14 11 (set (reg/v:SI 127 [ bkin_polarity_bitpos ])
        (const_int 11 [0xb])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2388:28 728 {*thumb2_movsi_vfp}
     (nil))
(insn 14 13 15 11 (set (reg/v:SI 126 [ bkin_enable_bitpos ])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2386:26 728 {*thumb2_movsi_vfp}
     (nil))
(insn 15 14 286 11 (set (reg/v:SI 125 [ bkin_polarity_mask ])
        (const_int 2048 [0x800])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2387:26 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 286 15 287 11 (set (pc)
        (label_ref 151)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2389:7 284 {*arm_jump}
     (nil)
 -> 151)
(barrier 287 286 114)
(code_label 114 287 115 12 557 (nil) [1 uses])
(note 115 114 116 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(debug_insn 116 115 117 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2393:7 -1
     (nil))
(debug_insn 117 116 118 12 (var_location:SI bkin_enable_mask (const_int 8 [0x8])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2393:24 -1
     (nil))
(debug_insn 118 117 119 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2394:7 -1
     (nil))
(debug_insn 119 118 120 12 (var_location:SI bkin_enable_bitpos (const_int 3 [0x3])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2394:26 -1
     (nil))
(debug_insn 120 119 121 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2395:7 -1
     (nil))
(debug_insn 121 120 122 12 (var_location:SI bkin_polarity_mask (const_int 4096 [0x1000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2395:26 -1
     (nil))
(debug_insn 122 121 123 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2396:7 -1
     (nil))
(debug_insn 123 122 124 12 (var_location:SI bkin_polarity_bitpos (const_int 12 [0xc])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2396:28 -1
     (nil))
(debug_insn 124 123 16 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2397:7 -1
     (nil))
(insn 16 124 17 12 (set (reg/v:SI 127 [ bkin_polarity_bitpos ])
        (const_int 12 [0xc])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2396:28 728 {*thumb2_movsi_vfp}
     (nil))
(insn 17 16 18 12 (set (reg/v:SI 126 [ bkin_enable_bitpos ])
        (const_int 3 [0x3])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2394:26 728 {*thumb2_movsi_vfp}
     (nil))
(insn 18 17 288 12 (set (reg/v:SI 125 [ bkin_polarity_mask ])
        (const_int 4096 [0x1000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2395:26 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 288 18 289 12 (set (pc)
        (label_ref 151)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2397:7 284 {*arm_jump}
     (nil)
 -> 151)
(barrier 289 288 127)
(code_label 127 289 128 13 556 (nil) [1 uses])
(note 128 127 129 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(debug_insn 129 128 130 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2401:7 -1
     (nil))
(debug_insn 130 129 131 13 (var_location:SI bkin_enable_mask (const_int 16 [0x10])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2401:24 -1
     (nil))
(debug_insn 131 130 132 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2402:7 -1
     (nil))
(debug_insn 132 131 133 13 (var_location:SI bkin_enable_bitpos (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2402:26 -1
     (nil))
(debug_insn 133 132 134 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2403:7 -1
     (nil))
(debug_insn 134 133 135 13 (var_location:SI bkin_polarity_mask (const_int 8192 [0x2000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2403:26 -1
     (nil))
(debug_insn 135 134 136 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2404:7 -1
     (nil))
(debug_insn 136 135 137 13 (var_location:SI bkin_polarity_bitpos (const_int 13 [0xd])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2404:28 -1
     (nil))
(debug_insn 137 136 19 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2405:7 -1
     (nil))
(insn 19 137 20 13 (set (reg/v:SI 127 [ bkin_polarity_bitpos ])
        (const_int 13 [0xd])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2404:28 728 {*thumb2_movsi_vfp}
     (nil))
(insn 20 19 21 13 (set (reg/v:SI 126 [ bkin_enable_bitpos ])
        (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2402:26 728 {*thumb2_movsi_vfp}
     (nil))
(insn 21 20 290 13 (set (reg/v:SI 125 [ bkin_polarity_mask ])
        (const_int 8192 [0x2000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2403:26 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 290 21 291 13 (set (pc)
        (label_ref 151)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2405:7 284 {*arm_jump}
     (nil)
 -> 151)
(barrier 291 290 140)
(code_label 140 291 141 14 554 (nil) [1 uses])
(note 141 140 142 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(debug_insn 142 141 143 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2410:7 -1
     (nil))
(debug_insn 143 142 144 14 (var_location:SI bkin_enable_mask (const_int 32 [0x20])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2410:24 -1
     (nil))
(debug_insn 144 143 145 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2411:7 -1
     (nil))
(debug_insn 145 144 146 14 (var_location:SI bkin_enable_bitpos (const_int 5 [0x5])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2411:26 -1
     (nil))
(debug_insn 146 145 147 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2413:7 -1
     (nil))
(debug_insn 147 146 148 14 (var_location:SI bkin_polarity_mask (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2413:26 -1
     (nil))
(debug_insn 148 147 149 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2414:7 -1
     (nil))
(debug_insn 149 148 150 14 (var_location:SI bkin_polarity_bitpos (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2414:28 -1
     (nil))
(debug_insn 150 149 22 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2415:7 -1
     (nil))
(insn 22 150 23 14 (set (reg/v:SI 127 [ bkin_polarity_bitpos ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2414:28 728 {*thumb2_movsi_vfp}
     (nil))
(insn 23 22 24 14 (set (reg/v:SI 126 [ bkin_enable_bitpos ])
        (const_int 5 [0x5])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2411:26 728 {*thumb2_movsi_vfp}
     (nil))
(insn 24 23 292 14 (set (reg/v:SI 125 [ bkin_polarity_mask ])
        (reg/v:SI 127 [ bkin_polarity_bitpos ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2413:26 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(jump_insn 292 24 293 14 (set (pc)
        (label_ref 151)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2415:7 284 {*arm_jump}
     (nil)
 -> 151)
(barrier 293 292 256)
(code_label 256 293 255 15 564 (nil) [1 uses])
(note 255 256 6 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 6 255 7 15 (set (reg/v:SI 127 [ bkin_polarity_bitpos ])
        (reg/v:SI 114 [ bkin_enable_mask ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2446:28 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 7 6 8 15 (set (reg/v:SI 126 [ bkin_enable_bitpos ])
        (reg/v:SI 114 [ bkin_enable_mask ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2445:26 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 8 7 294 15 (set (reg/v:SI 125 [ bkin_polarity_mask ])
        (reg/v:SI 114 [ bkin_enable_mask ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2444:26 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(jump_insn 294 8 295 15 (set (pc)
        (label_ref 151)) 284 {*arm_jump}
     (nil)
 -> 151)
(barrier 295 294 260)
(code_label 260 295 259 16 565 (nil) [1 uses])
(note 259 260 10 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 10 259 11 16 (set (reg/v:SI 127 [ bkin_polarity_bitpos ])
        (const_int 9 [0x9])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2372:28 728 {*thumb2_movsi_vfp}
     (nil))
(insn 11 10 12 16 (set (reg/v:SI 126 [ bkin_enable_bitpos ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2370:26 728 {*thumb2_movsi_vfp}
     (nil))
(insn 12 11 296 16 (set (reg/v:SI 125 [ bkin_polarity_mask ])
        (const_int 512 [0x200])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2371:26 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 296 12 297 16 (set (pc)
        (label_ref 151)) 284 {*arm_jump}
     (nil)
 -> 151)
(barrier 297 296 264)
(code_label 264 297 263 17 566 (nil) [1 uses])
(note 263 264 28 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 28 263 29 17 (set (reg/v:SI 127 [ bkin_polarity_bitpos ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2425:28 728 {*thumb2_movsi_vfp}
     (nil))
(insn 29 28 30 17 (set (reg/v:SI 126 [ bkin_enable_bitpos ])
        (const_int 6 [0x6])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2422:26 728 {*thumb2_movsi_vfp}
     (nil))
(insn 30 29 298 17 (set (reg/v:SI 125 [ bkin_polarity_mask ])
        (reg/v:SI 127 [ bkin_polarity_bitpos ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2424:26 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(jump_insn 298 30 299 17 (set (pc)
        (label_ref 151)) 284 {*arm_jump}
     (nil)
 -> 151)
(barrier 299 298 268)
(code_label 268 299 267 18 567 (nil) [1 uses])
(note 267 268 38 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 38 267 39 18 (set (reg/v:SI 127 [ bkin_polarity_bitpos ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2446:28 728 {*thumb2_movsi_vfp}
     (nil))
(insn 39 38 40 18 (set (reg/v:SI 126 [ bkin_enable_bitpos ])
        (reg/v:SI 127 [ bkin_polarity_bitpos ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2445:26 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 40 39 41 18 (set (reg/v:SI 125 [ bkin_polarity_mask ])
        (reg/v:SI 127 [ bkin_polarity_bitpos ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2444:26 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 41 40 151 18 (set (reg/v:SI 114 [ bkin_enable_mask ])
        (reg/v:SI 127 [ bkin_polarity_bitpos ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2443:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(code_label 151 41 152 19 552 (nil) [10 uses])
(note 152 151 157 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(debug_insn 157 152 158 19 (var_location:SI bkin_polarity_bitpos (reg/v:SI 127 [ bkin_polarity_bitpos ])) -1
     (nil))
(debug_insn 158 157 159 19 (var_location:SI bkin_enable_bitpos (reg/v:SI 126 [ bkin_enable_bitpos ])) -1
     (nil))
(debug_insn 159 158 160 19 (var_location:SI bkin_polarity_mask (reg/v:SI 125 [ bkin_polarity_mask ])) -1
     (nil))
(debug_insn 160 159 161 19 (var_location:SI bkin_enable_mask (reg/v:SI 114 [ bkin_enable_mask ])) -1
     (nil))
(debug_insn 161 160 162 19 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2451:3 -1
     (nil))
(insn 162 161 163 19 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 144 [ BreakInput ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2451:3 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 163 162 164 19 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 170)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2451:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 357913950 (nil)))
 -> 170)
(note 164 163 165 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 165 164 166 20 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 144 [ BreakInput ])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2451:3 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 144 [ BreakInput ])
        (nil)))
(jump_insn 166 165 169 20 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 201)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2451:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870918 (nil)))
 -> 201)
(note 169 166 44 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(insn 44 169 300 21 (set (reg/v:SI 142 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2451:3 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 300 44 301 21 (set (pc)
        (label_ref 230)) 284 {*arm_jump}
     (nil)
 -> 230)
(barrier 301 300 170)
(code_label 170 301 171 22 560 (nil) [1 uses])
(note 171 170 172 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(debug_insn 172 171 173 22 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2456:7 -1
     (nil))
(insn 173 172 180 22 (set (reg/f:SI 115 [ _3 ])
        (mem/f:SI (reg/v/f:SI 143 [ htim ]) [3 htim_23(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2456:20 728 {*thumb2_movsi_vfp}
     (nil))
(insn 180 173 181 22 (set (reg:SI 149 [ sBreakInputConfig_24(D)->Enable ])
        (mem:SI (plus:SI (reg/v/f:SI 145 [ sBreakInputConfig ])
                (const_int 4 [0x4])) [1 sBreakInputConfig_24(D)->Enable+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2460:44 728 {*thumb2_movsi_vfp}
     (nil))
(insn 181 180 190 22 (set (reg:SI 148)
        (ashift:SI (reg:SI 149 [ sBreakInputConfig_24(D)->Enable ])
            (reg/v:SI 126 [ bkin_enable_bitpos ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2460:44 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 149 [ sBreakInputConfig_24(D)->Enable ])
        (expr_list:REG_DEAD (reg/v:SI 126 [ bkin_enable_bitpos ])
            (nil))))
(insn 190 181 191 22 (set (reg:SI 152 [ sBreakInputConfig_24(D)->Polarity ])
        (mem:SI (plus:SI (reg/v/f:SI 145 [ sBreakInputConfig ])
                (const_int 8 [0x8])) [1 sBreakInputConfig_24(D)->Polarity+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2464:46 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 145 [ sBreakInputConfig ])
        (nil)))
(insn 191 190 174 22 (set (reg:SI 151)
        (ashift:SI (reg:SI 152 [ sBreakInputConfig_24(D)->Polarity ])
            (reg/v:SI 127 [ bkin_polarity_bitpos ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2464:46 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 152 [ sBreakInputConfig_24(D)->Polarity ])
        (expr_list:REG_DEAD (reg/v:SI 127 [ bkin_polarity_bitpos ])
            (nil))))
(insn 174 191 175 22 (set (reg/v:SI 139 [ tmporx ])
        (mem/v:SI (plus:SI (reg/f:SI 115 [ _3 ])
                (const_int 96 [0x60])) [1 _3->AF1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2456:14 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 175 174 176 22 (var_location:SI tmporx (reg/v:SI 139 [ tmporx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2456:14 -1
     (nil))
(debug_insn 176 175 177 22 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2459:7 -1
     (nil))
(debug_insn 177 176 178 22 (var_location:SI D#2 (not:SI (reg/v:SI 114 [ bkin_enable_mask ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2459:17 -1
     (nil))
(debug_insn 178 177 179 22 (var_location:SI tmporx (and:SI (debug_expr:SI D#2)
        (reg/v:SI 139 [ tmporx ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2459:14 -1
     (nil))
(debug_insn 179 178 182 22 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2460:7 -1
     (nil))
(insn 182 179 183 22 (set (reg:SI 150)
        (xor:SI (reg:SI 148)
            (reg/v:SI 139 [ tmporx ]))) 109 {*arm_xorsi3}
     (expr_list:REG_DEAD (reg:SI 148)
        (nil)))
(insn 183 182 184 22 (set (reg:SI 133 [ _29 ])
        (and:SI (reg:SI 150)
            (reg/v:SI 114 [ bkin_enable_mask ]))) 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 150)
        (expr_list:REG_DEAD (reg/v:SI 114 [ bkin_enable_mask ])
            (nil))))
(insn 184 183 185 22 (set (reg/v:SI 140 [ tmporx ])
        (xor:SI (reg:SI 133 [ _29 ])
            (reg/v:SI 139 [ tmporx ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2460:14 109 {*arm_xorsi3}
     (expr_list:REG_DEAD (reg/v:SI 139 [ tmporx ])
        (expr_list:REG_DEAD (reg:SI 133 [ _29 ])
            (nil))))
(debug_insn 185 184 186 22 (var_location:SI tmporx (reg/v:SI 140 [ tmporx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2460:14 -1
     (nil))
(debug_insn 186 185 187 22 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2463:7 -1
     (nil))
(debug_insn 187 186 188 22 (var_location:SI D#1 (not:SI (reg/v:SI 125 [ bkin_polarity_mask ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2463:17 -1
     (nil))
(debug_insn 188 187 189 22 (var_location:SI tmporx (and:SI (debug_expr:SI D#1)
        (reg/v:SI 140 [ tmporx ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2463:14 -1
     (nil))
(debug_insn 189 188 192 22 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2464:7 -1
     (nil))
(insn 192 189 193 22 (set (reg:SI 153)
        (xor:SI (reg:SI 151)
            (reg/v:SI 140 [ tmporx ]))) 109 {*arm_xorsi3}
     (expr_list:REG_DEAD (reg:SI 151)
        (nil)))
(insn 193 192 194 22 (set (reg:SI 135 [ _31 ])
        (and:SI (reg:SI 153)
            (reg/v:SI 125 [ bkin_polarity_mask ]))) 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 153)
        (expr_list:REG_DEAD (reg/v:SI 125 [ bkin_polarity_mask ])
            (nil))))
(insn 194 193 195 22 (set (reg/v:SI 141 [ tmporx ])
        (xor:SI (reg:SI 135 [ _31 ])
            (reg/v:SI 140 [ tmporx ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2464:14 109 {*arm_xorsi3}
     (expr_list:REG_DEAD (reg/v:SI 140 [ tmporx ])
        (expr_list:REG_DEAD (reg:SI 135 [ _31 ])
            (nil))))
(debug_insn 195 194 196 22 (var_location:SI tmporx (reg/v:SI 141 [ tmporx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2464:14 -1
     (nil))
(debug_insn 196 195 197 22 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2467:7 -1
     (nil))
(insn 197 196 198 22 (set (mem/v:SI (plus:SI (reg/f:SI 115 [ _3 ])
                (const_int 96 [0x60])) [1 _3->AF1+0 S4 A32])
        (reg/v:SI 141 [ tmporx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2467:27 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 141 [ tmporx ])
        (expr_list:REG_DEAD (reg/f:SI 115 [ _3 ])
            (nil))))
(debug_insn 198 197 42 22 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2468:7 -1
     (nil))
(insn 42 198 302 22 (set (reg/v:SI 142 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2348:21 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 302 42 303 22 (set (pc)
        (label_ref 230)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2468:7 284 {*arm_jump}
     (nil)
 -> 230)
(barrier 303 302 201)
(code_label 201 303 202 23 561 (nil) [1 uses])
(note 202 201 203 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(debug_insn 203 202 204 23 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2473:7 -1
     (nil))
(insn 204 203 211 23 (set (reg/f:SI 120 [ _8 ])
        (mem/f:SI (reg/v/f:SI 143 [ htim ]) [3 htim_23(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2473:20 728 {*thumb2_movsi_vfp}
     (nil))
(insn 211 204 212 23 (set (reg:SI 155 [ sBreakInputConfig_24(D)->Enable ])
        (mem:SI (plus:SI (reg/v/f:SI 145 [ sBreakInputConfig ])
                (const_int 4 [0x4])) [1 sBreakInputConfig_24(D)->Enable+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2477:44 728 {*thumb2_movsi_vfp}
     (nil))
(insn 212 211 221 23 (set (reg:SI 154)
        (ashift:SI (reg:SI 155 [ sBreakInputConfig_24(D)->Enable ])
            (reg/v:SI 126 [ bkin_enable_bitpos ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2477:44 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 155 [ sBreakInputConfig_24(D)->Enable ])
        (expr_list:REG_DEAD (reg/v:SI 126 [ bkin_enable_bitpos ])
            (nil))))
(insn 221 212 222 23 (set (reg:SI 158 [ sBreakInputConfig_24(D)->Polarity ])
        (mem:SI (plus:SI (reg/v/f:SI 145 [ sBreakInputConfig ])
                (const_int 8 [0x8])) [1 sBreakInputConfig_24(D)->Polarity+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2481:46 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 145 [ sBreakInputConfig ])
        (nil)))
(insn 222 221 205 23 (set (reg:SI 157)
        (ashift:SI (reg:SI 158 [ sBreakInputConfig_24(D)->Polarity ])
            (reg/v:SI 127 [ bkin_polarity_bitpos ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2481:46 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 158 [ sBreakInputConfig_24(D)->Polarity ])
        (expr_list:REG_DEAD (reg/v:SI 127 [ bkin_polarity_bitpos ])
            (nil))))
(insn 205 222 206 23 (set (reg/v:SI 136 [ tmporx ])
        (mem/v:SI (plus:SI (reg/f:SI 120 [ _8 ])
                (const_int 100 [0x64])) [1 _8->AF2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2473:14 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 206 205 207 23 (var_location:SI tmporx (reg/v:SI 136 [ tmporx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2473:14 -1
     (nil))
(debug_insn 207 206 208 23 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2476:7 -1
     (nil))
(debug_insn 208 207 209 23 (var_location:SI D#4 (not:SI (reg/v:SI 114 [ bkin_enable_mask ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2476:17 -1
     (nil))
(debug_insn 209 208 210 23 (var_location:SI tmporx (and:SI (debug_expr:SI D#4)
        (reg/v:SI 136 [ tmporx ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2476:14 -1
     (nil))
(debug_insn 210 209 213 23 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2477:7 -1
     (nil))
(insn 213 210 214 23 (set (reg:SI 156)
        (xor:SI (reg:SI 154)
            (reg/v:SI 136 [ tmporx ]))) 109 {*arm_xorsi3}
     (expr_list:REG_DEAD (reg:SI 154)
        (nil)))
(insn 214 213 215 23 (set (reg:SI 129 [ _25 ])
        (and:SI (reg:SI 156)
            (reg/v:SI 114 [ bkin_enable_mask ]))) 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 156)
        (expr_list:REG_DEAD (reg/v:SI 114 [ bkin_enable_mask ])
            (nil))))
(insn 215 214 216 23 (set (reg/v:SI 137 [ tmporx ])
        (xor:SI (reg:SI 129 [ _25 ])
            (reg/v:SI 136 [ tmporx ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2477:14 109 {*arm_xorsi3}
     (expr_list:REG_DEAD (reg/v:SI 136 [ tmporx ])
        (expr_list:REG_DEAD (reg:SI 129 [ _25 ])
            (nil))))
(debug_insn 216 215 217 23 (var_location:SI tmporx (reg/v:SI 137 [ tmporx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2477:14 -1
     (nil))
(debug_insn 217 216 218 23 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2480:7 -1
     (nil))
(debug_insn 218 217 219 23 (var_location:SI D#3 (not:SI (reg/v:SI 125 [ bkin_polarity_mask ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2480:17 -1
     (nil))
(debug_insn 219 218 220 23 (var_location:SI tmporx (and:SI (debug_expr:SI D#3)
        (reg/v:SI 137 [ tmporx ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2480:14 -1
     (nil))
(debug_insn 220 219 223 23 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2481:7 -1
     (nil))
(insn 223 220 224 23 (set (reg:SI 159)
        (xor:SI (reg:SI 157)
            (reg/v:SI 137 [ tmporx ]))) 109 {*arm_xorsi3}
     (expr_list:REG_DEAD (reg:SI 157)
        (nil)))
(insn 224 223 225 23 (set (reg:SI 131 [ _27 ])
        (and:SI (reg:SI 159)
            (reg/v:SI 125 [ bkin_polarity_mask ]))) 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 159)
        (expr_list:REG_DEAD (reg/v:SI 125 [ bkin_polarity_mask ])
            (nil))))
(insn 225 224 226 23 (set (reg/v:SI 138 [ tmporx ])
        (xor:SI (reg:SI 131 [ _27 ])
            (reg/v:SI 137 [ tmporx ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2481:14 109 {*arm_xorsi3}
     (expr_list:REG_DEAD (reg/v:SI 137 [ tmporx ])
        (expr_list:REG_DEAD (reg:SI 131 [ _27 ])
            (nil))))
(debug_insn 226 225 227 23 (var_location:SI tmporx (reg/v:SI 138 [ tmporx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2481:14 -1
     (nil))
(debug_insn 227 226 228 23 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2484:7 -1
     (nil))
(insn 228 227 229 23 (set (mem/v:SI (plus:SI (reg/f:SI 120 [ _8 ])
                (const_int 100 [0x64])) [1 _8->AF2+0 S4 A32])
        (reg/v:SI 138 [ tmporx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2484:27 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 138 [ tmporx ])
        (expr_list:REG_DEAD (reg/f:SI 120 [ _8 ])
            (nil))))
(debug_insn 229 228 43 23 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2485:7 -1
     (nil))
(insn 43 229 230 23 (set (reg/v:SI 142 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2348:21 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 230 43 231 24 562 (nil) [2 uses])
(note 231 230 232 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(debug_insn 232 231 233 24 (var_location:QI status (subreg:QI (reg/v:SI 142 [ <retval> ]) 0)) -1
     (nil))
(debug_insn 233 232 234 24 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2492:3 -1
     (nil))
(debug_insn 234 233 235 24 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2492:3 -1
     (nil))
(insn 235 234 237 24 (set (reg:SI 160)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2492:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 237 235 238 24 (set (mem:QI (plus:SI (reg/v/f:SI 143 [ htim ])
                (const_int 60 [0x3c])) [0 htim_23(D)->Lock+0 S1 A32])
        (subreg:QI (reg:SI 160) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2492:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 160)
        (expr_list:REG_DEAD (reg/v/f:SI 143 [ htim ])
            (nil))))
(debug_insn 238 237 239 24 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2492:3 -1
     (nil))
(debug_insn 239 238 304 24 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2494:3 -1
     (nil))
(jump_insn 304 239 305 24 (set (pc)
        (label_ref 240)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2494:10 284 {*arm_jump}
     (nil)
 -> 240)
(barrier 305 304 252)
(code_label 252 305 251 25 563 (nil) [1 uses])
(note 251 252 45 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(insn 45 251 240 25 (set (reg/v:SI 142 [ <retval> ])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2363:3 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 240 45 241 26 550 (nil) [1 uses])
(note 241 240 246 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
(insn 246 241 247 26 (set (reg/i:SI 0 r0)
        (reg/v:SI 142 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2495:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 142 [ <retval> ])
        (nil)))
(insn 247 246 306 26 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2495:1 -1
     (nil))
(note 306 247 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_RemapConfig (HAL_TIMEx_RemapConfig, funcdef_no=361, decl_uid=9541, cgraph_uid=365, symbol_order=364)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 6 n_edges 6 count 6 (    1)


HAL_TIMEx_RemapConfig

Dataflow summary:
def_info->table_size = 37, use_info->table_size = 37
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,5u} r13={1d,5u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d,1u} r102={1d,5u} r103={1d,4u} r114={1d,2u} r115={1d,1u} r117={1d,1u} r118={2d,1u} r119={1d,3u} r120={1d,1u} r121={1d,1u} r122={1d,1u} r123={1d,2u} r126={1d,1u} r127={1d,1u} 
;;    total ref usage 78{39d,39u,0e} in 30{30 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d25(102){ }d26(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 4 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 119 120 121 126 127
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 119 120 121 126 127
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120

( 2 )->[3]->( 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u9(7){ }u10(13){ }u11(102){ }u12(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120
;; lr  def 	 114 115 117 118 122 123
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120
;; live  gen 	 114 115 117 118 122 123
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118

( 2 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u23(7){ }u24(13){ }u25(102){ }u26(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 118
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 118
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118

( 4 3 )->[5]->( 1 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u27(7){ }u28(13){ }u29(102){ }u30(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 5 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u33(0){ }u34(7){ }u35(13){ }u36(102){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 15 to worklist
  Adding insn 47 to worklist
  Adding insn 29 to worklist
  Adding insn 24 to worklist
  Adding insn 21 to worklist
  Adding insn 39 to worklist
Finished finding needed instructions:
processing block 5 lr out =  0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 38 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118
  Adding insn 6 to worklist
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118
  Adding insn 5 to worklist
  Adding insn 27 to worklist
  Adding insn 23 to worklist
  Adding insn 22 to worklist
  Adding insn 20 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120
  Adding insn 14 to worklist
  Adding insn 13 to worklist
  Adding insn 3 to worklist
  Adding insn 46 to worklist
  Adding insn 2 to worklist
  Adding insn 45 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 6 n_edges 6 count 6 (    1)

Pass 0 for finding pseudo/allocno costs


  r127 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r126 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r123 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:14000
  r122 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:26250 VFP_LO_REGS:26250 ALL_REGS:26250 MEM:17500
  r121 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r120 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:23125 VFP_LO_REGS:23125 ALL_REGS:23125 MEM:9750
  r119 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:51250 VFP_LO_REGS:51250 ALL_REGS:51250 MEM:28500
  r118 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25500 VFP_LO_REGS:25500 ALL_REGS:25500 MEM:11500
  r117 costs: LO_REGS:0 HI_REGS:1750 CALLER_SAVE_REGS:1750 EVEN_REG:1750 GENERAL_REGS:1750 VFP_D0_D7_REGS:26250 VFP_LO_REGS:26250 ALL_REGS:26250 MEM:17500
  r115 costs: LO_REGS:0 HI_REGS:1750 CALLER_SAVE_REGS:1750 EVEN_REG:1750 GENERAL_REGS:1750 VFP_D0_D7_REGS:26250 VFP_LO_REGS:26250 ALL_REGS:26250 MEM:17500
  r114 costs: LO_REGS:0 HI_REGS:1750 CALLER_SAVE_REGS:1750 EVEN_REG:1750 GENERAL_REGS:1750 VFP_D0_D7_REGS:39375 VFP_LO_REGS:39375 ALL_REGS:39375 MEM:26250


Pass 1 for finding pseudo/allocno costs

    r127: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r126: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r125: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r124: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r123: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r122: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r121: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r120: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r119: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r118: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r116: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r127 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r126 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r123 costs: GENERAL_REGS:0 MEM:26250
  r122 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:26250 VFP_LO_REGS:26250 ALL_REGS:26250 MEM:17500
  r121 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r120 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:28125 VFP_LO_REGS:28125 ALL_REGS:28125 MEM:18750
  r119 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:56250 VFP_LO_REGS:56250 ALL_REGS:56250 MEM:37500
  r118 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r117 costs: LO_REGS:0 HI_REGS:1750 CALLER_SAVE_REGS:1750 EVEN_REG:1750 GENERAL_REGS:1750 VFP_D0_D7_REGS:26250 VFP_LO_REGS:26250 ALL_REGS:26250 MEM:17500
  r115 costs: LO_REGS:0 HI_REGS:1750 CALLER_SAVE_REGS:1750 EVEN_REG:1750 GENERAL_REGS:1750 VFP_D0_D7_REGS:26250 VFP_LO_REGS:26250 ALL_REGS:26250 MEM:17500
  r114 costs: LO_REGS:0 HI_REGS:1750 CALLER_SAVE_REGS:1750 EVEN_REG:1750 GENERAL_REGS:1750 VFP_D0_D7_REGS:39375 VFP_LO_REGS:39375 ALL_REGS:39375 MEM:26250

;;   ======================================================
;;   -- basic block 2 from 45 to 15 -- before reload
;;   ======================================================

;;	  0--> b  0: i   9 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  10 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  11 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  12 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  45 r126=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i   2 r119=r126                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  46 r127=r1                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  13 r121=zxn([r119+0x3c])                   :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i   3 r120=r127                               :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  5--> b  0: i  14 cc=cmp(r121,0x1)                        :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  15 pc={(cc==0)?L44:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 6
;;   new head = 9
;;   new tail = 15

;;   ======================================================
;;   -- basic block 3 from 17 to 47 -- before reload
;;   ======================================================

;;	  0--> b  0: i  17 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  18 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  19 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  20 r114=[r119]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  27 r123=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  21 r115=[r114+0x60]                        :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i  22 r122=r115&0xfffffffffffc3fff            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  23 r117=r122|r120                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  24 [r114+0x60]=r117                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  25 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  26 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i   5 r118=r123                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  29 [r119+0x3c]=r123#0                      :cortex_m4_a:@GENERAL_REGS+0(-1)@VFP_LO_REGS+0(0)
;;	  8--> b  0: i  30 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  31 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  47 pc=L32                                  :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 9
;;   new head = 17
;;   new tail = 47

;;   ======================================================
;;   -- basic block 4 from 6 to 6 -- before reload
;;   ======================================================

;;	  0--> b  0: i   6 r118=0x2                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 6
;;   new tail = 6

;;   ======================================================
;;   -- basic block 5 from 38 to 39 -- before reload
;;   ======================================================

;;	  0--> b  0: i  38 r0=r118                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  39 use r0                                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 38
;;   new tail = 39


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_RemapConfig

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,5u} r13={1d,5u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d,1u} r102={1d,5u} r103={1d,4u} r114={1d,2u} r115={1d,1u} r117={1d,1u} r118={2d,1u} r119={1d,3u} r120={1d,1u} r121={1d,1u} r122={1d,1u} r123={1d,2u} r126={1d,1u} r127={1d,1u} 
;;    total ref usage 78{39d,39u,0e} in 30{30 regular + 0 call} insns.
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 4 7 9 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 9 4 10 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2610:3 -1
     (nil))
(debug_insn 10 9 11 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2611:3 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2613:3 -1
     (nil))
(debug_insn 12 11 45 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2613:3 -1
     (nil))
(insn 45 12 2 2 (set (reg:SI 126)
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2608:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(insn 2 45 46 2 (set (reg/v/f:SI 119 [ htim ])
        (reg:SI 126)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2608:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 126)
        (nil)))
(insn 46 2 13 2 (set (reg:SI 127)
        (reg:SI 1 r1 [ Remap ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2608:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ Remap ])
        (nil)))
(insn 13 46 3 2 (set (reg:SI 121 [ htim_9(D)->Lock ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 119 [ htim ])
                    (const_int 60 [0x3c])) [0 htim_9(D)->Lock+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2613:3 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 3 13 14 2 (set (reg/v:SI 120 [ Remap ])
        (reg:SI 127)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2608:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 127)
        (nil)))
(insn 14 3 15 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 121 [ htim_9(D)->Lock ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2613:3 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 121 [ htim_9(D)->Lock ])
        (nil)))
(jump_insn 15 14 16 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 44)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2613:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 134217732 (nil)))
 -> 44)
(note 16 15 17 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 17 16 18 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2613:3 -1
     (nil))
(debug_insn 18 17 19 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2613:3 -1
     (nil))
(debug_insn 19 18 20 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2615:3 -1
     (nil))
(insn 20 19 27 3 (set (reg/f:SI 114 [ _2 ])
        (mem/f:SI (reg/v/f:SI 119 [ htim ]) [3 htim_9(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2615:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 27 20 21 3 (set (reg:SI 123)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2617:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 21 27 22 3 (set (reg:SI 115 [ _3 ])
        (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 96 [0x60])) [1 _2->AF1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2615:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 22 21 23 3 (set (reg:SI 122)
        (and:SI (reg:SI 115 [ _3 ])
            (const_int -245761 [0xfffffffffffc3fff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2615:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (nil)))
(insn 23 22 24 3 (set (reg:SI 117 [ _5 ])
        (ior:SI (reg:SI 122)
            (reg/v:SI 120 [ Remap ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2615:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 122)
        (expr_list:REG_DEAD (reg/v:SI 120 [ Remap ])
            (nil))))
(insn 24 23 25 3 (set (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 96 [0x60])) [1 _2->AF1+0 S4 A32])
        (reg:SI 117 [ _5 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2615:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 117 [ _5 ])
        (expr_list:REG_DEAD (reg/f:SI 114 [ _2 ])
            (nil))))
(debug_insn 25 24 26 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2617:3 -1
     (nil))
(debug_insn 26 25 5 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2617:3 -1
     (nil))
(insn 5 26 29 3 (set (reg:SI 118 [ <retval> ])
        (reg:SI 123)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2619:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 123)
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
(insn 29 5 30 3 (set (mem:QI (plus:SI (reg/v/f:SI 119 [ htim ])
                (const_int 60 [0x3c])) [0 htim_9(D)->Lock+0 S1 A32])
        (subreg:QI (reg:SI 123) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2617:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 119 [ htim ])
        (nil)))
(debug_insn 30 29 31 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2617:3 -1
     (nil))
(debug_insn 31 30 47 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2619:3 -1
     (nil))
(jump_insn 47 31 48 3 (set (pc)
        (label_ref 32)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2619:10 284 {*arm_jump}
     (nil)
 -> 32)
(barrier 48 47 44)
(code_label 44 48 43 4 575 (nil) [1 uses])
(note 43 44 6 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 6 43 32 4 (set (reg:SI 118 [ <retval> ])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2613:3 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 32 6 33 5 574 (nil) [1 uses])
(note 33 32 38 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 38 33 39 5 (set (reg/i:SI 0 r0)
        (reg:SI 118 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2620:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 118 [ <retval> ])
        (nil)))
(insn 39 38 49 5 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2620:1 -1
     (nil))
(note 49 39 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_TISelection (HAL_TIMEx_TISelection, funcdef_no=362, decl_uid=9545, cgraph_uid=366, symbol_order=365)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 15 n_edges 21 count 15 (    1)


HAL_TIMEx_TISelection

Dataflow summary:
def_info->table_size = 65, use_info->table_size = 115
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d,1u} r3={1d} r7={1d,14u} r13={1d,14u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={4d,3u} r102={1d,14u} r103={1d,13u} r114={1d,8u,2e} r115={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r122={1d,2u} r123={1d,1u} r125={1d,1u} r126={1d,2u} r127={1d,1u} r129={1d,1u} r130={1d,2u} r131={1d,1u} r133={1d,1u} r134={7d,2u} r135={1d,7u} r136={1d,4u} r137={1d,2u} r138={1d,1u} r139={1d,1u} r141={1d,1u} r142={1d,1u} r143={1d,1u} r144={1d,1u} r145={1d,1u} r146={1d,1u} r147={1d,1u} r150={1d,1u} r151={1d,1u} r152={1d,1u} 
;;    total ref usage 186{68d,116u,2e} in 85{85 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d28(102){ }d29(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 13 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 135 136 137 138 150 151 152
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 135 136 137 138 150 151 152
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135 136 137
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135 136 137

( 2 )->[3]->( 11 4 8 9 10 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u10(7){ }u11(13){ }u12(102){ }u13(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135 136 137
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135 137
;; lr  def 	 100 [cc] 139
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135 136 137
;; live  gen 	 139
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135 136
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135 136

( 3 )->[4]->( 6 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u18(7){ }u19(13){ }u20(102){ }u21(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135 136
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135 136
;; lr  def 	 100 [cc] 114 115 117 141 142
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135 136
;; live  gen 	 100 [cc] 114 115 117 141 142
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 135
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 135

( 4 )->[5]->( 6 7 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u33(7){ }u34(13){ }u35(102){ }u36(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 135
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  def 	 100 [cc] 143
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 135
;; live  gen 	 100 [cc] 143
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 135
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 135

( 4 5 )->[6]->( 12 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u41(7){ }u42(13){ }u43(102){ }u44(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 135
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  def 	 118 119 134
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 135
;; live  gen 	 118 119 134
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135

( 5 )->[7]->( 12 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u49(7){ }u50(13){ }u51(102){ }u52(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 135
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  def 	 120 121 134
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 135
;; live  gen 	 120 121 134
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135

( 3 )->[8]->( 12 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u57(7){ }u58(13){ }u59(102){ }u60(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135 136
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135 136
;; lr  def 	 122 123 125 134 144
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135 136
;; live  gen 	 122 123 125 134 144
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135

( 3 )->[9]->( 12 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u68(7){ }u69(13){ }u70(102){ }u71(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135 136
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135 136
;; lr  def 	 126 127 129 134 145
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135 136
;; live  gen 	 126 127 129 134 145
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135

( 3 )->[10]->( 12 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u79(7){ }u80(13){ }u81(102){ }u82(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135 136
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135 136
;; lr  def 	 130 131 133 134 146
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135 136
;; live  gen 	 130 131 133 134 146
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135

( 3 )->[11]->( 12 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u90(7){ }u91(13){ }u92(102){ }u93(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 134
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135
;; live  gen 	 134
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135

( 6 7 8 11 9 10 )->[12]->( 14 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u94(7){ }u95(13){ }u96(102){ }u97(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135
;; lr  def 	 147
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  gen 	 147
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134

( 2 )->[13]->( 14 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u101(7){ }u102(13){ }u103(102){ }u104(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 134
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 134
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134

( 13 12 )->[14]->( 1 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u105(7){ }u106(13){ }u107(102){ }u108(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 14 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u111(0){ }u112(7){ }u113(13){ }u114(102){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 23 to worklist
  Adding insn 31 to worklist
  Adding insn 28 to worklist
  Adding insn 46 to worklist
  Adding insn 42 to worklist
  Adding insn 39 to worklist
  Adding insn 50 to worklist
  Adding insn 128 to worklist
  Adding insn 56 to worklist
  Adding insn 54 to worklist
  Adding insn 130 to worklist
  Adding insn 64 to worklist
  Adding insn 62 to worklist
  Adding insn 132 to worklist
  Adding insn 74 to worklist
  Adding insn 71 to worklist
  Adding insn 134 to worklist
  Adding insn 85 to worklist
  Adding insn 82 to worklist
  Adding insn 136 to worklist
  Adding insn 96 to worklist
  Adding insn 93 to worklist
  Adding insn 138 to worklist
  Adding insn 105 to worklist
  Adding insn 115 to worklist
Finished finding needed instructions:
processing block 14 lr out =  0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 114 to worklist
processing block 13 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
  Adding insn 12 to worklist
processing block 12 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
  Adding insn 103 to worklist
processing block 11 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
  Adding insn 11 to worklist
processing block 6 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
  Adding insn 10 to worklist
  Adding insn 55 to worklist
processing block 7 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
  Adding insn 6 to worklist
  Adding insn 63 to worklist
processing block 5 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 135
  Adding insn 49 to worklist
  Adding insn 48 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 135
  Adding insn 45 to worklist
  Adding insn 44 to worklist
  Adding insn 41 to worklist
  Adding insn 40 to worklist
  Adding insn 38 to worklist
processing block 8 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
  Adding insn 7 to worklist
  Adding insn 73 to worklist
  Adding insn 72 to worklist
  Adding insn 70 to worklist
processing block 9 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
  Adding insn 8 to worklist
  Adding insn 84 to worklist
  Adding insn 83 to worklist
  Adding insn 81 to worklist
processing block 10 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
  Adding insn 9 to worklist
  Adding insn 95 to worklist
  Adding insn 94 to worklist
  Adding insn 92 to worklist
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135 136
  Adding insn 26 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135 136 137
  Adding insn 22 to worklist
  Adding insn 21 to worklist
  Adding insn 4 to worklist
  Adding insn 127 to worklist
  Adding insn 3 to worklist
  Adding insn 126 to worklist
  Adding insn 2 to worklist
  Adding insn 125 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 15 n_edges 21 count 15 (    1)

Pass 0 for finding pseudo/allocno costs


  r152 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r151 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r150 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r147 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:13125
  r146 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:5250 VFP_LO_REGS:5250 ALL_REGS:5250 MEM:3500
  r145 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:5250 VFP_LO_REGS:5250 ALL_REGS:5250 MEM:3500
  r144 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:5250 VFP_LO_REGS:5250 ALL_REGS:5250 MEM:3500
  r143 costs: LO_REGS:0 HI_REGS:244 CALLER_SAVE_REGS:244 EVEN_REG:244 GENERAL_REGS:244 VFP_D0_D7_REGS:3538 VFP_LO_REGS:3538 ALL_REGS:3538 MEM:1830
  r142 costs: LO_REGS:0 HI_REGS:350 CALLER_SAVE_REGS:350 EVEN_REG:350 GENERAL_REGS:350 VFP_D0_D7_REGS:5075 VFP_LO_REGS:5075 ALL_REGS:5075 MEM:2625
  r141 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:5250 VFP_LO_REGS:5250 ALL_REGS:5250 MEM:3500
  r139 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:13125
  r138 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r137 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:23125 VFP_LO_REGS:23125 ALL_REGS:23125 MEM:9750
  r136 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:20500 VFP_LO_REGS:20500 ALL_REGS:20500 MEM:8000
  r135 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:61750 VFP_LO_REGS:61750 ALL_REGS:61750 MEM:35500
  r134 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:33018 VFP_LO_REGS:33018 ALL_REGS:33018 MEM:16435
  r133 costs: LO_REGS:0 HI_REGS:350 CALLER_SAVE_REGS:350 EVEN_REG:350 GENERAL_REGS:350 VFP_D0_D7_REGS:5250 VFP_LO_REGS:5250 ALL_REGS:5250 MEM:3500
  r131 costs: LO_REGS:0 HI_REGS:350 CALLER_SAVE_REGS:350 EVEN_REG:350 GENERAL_REGS:350 VFP_D0_D7_REGS:5250 VFP_LO_REGS:5250 ALL_REGS:5250 MEM:3500
  r130 costs: LO_REGS:0 HI_REGS:350 CALLER_SAVE_REGS:350 EVEN_REG:350 GENERAL_REGS:350 VFP_D0_D7_REGS:7875 VFP_LO_REGS:7875 ALL_REGS:7875 MEM:5250
  r129 costs: LO_REGS:0 HI_REGS:350 CALLER_SAVE_REGS:350 EVEN_REG:350 GENERAL_REGS:350 VFP_D0_D7_REGS:5250 VFP_LO_REGS:5250 ALL_REGS:5250 MEM:3500
  r127 costs: LO_REGS:0 HI_REGS:350 CALLER_SAVE_REGS:350 EVEN_REG:350 GENERAL_REGS:350 VFP_D0_D7_REGS:5250 VFP_LO_REGS:5250 ALL_REGS:5250 MEM:3500
  r126 costs: LO_REGS:0 HI_REGS:350 CALLER_SAVE_REGS:350 EVEN_REG:350 GENERAL_REGS:350 VFP_D0_D7_REGS:7875 VFP_LO_REGS:7875 ALL_REGS:7875 MEM:5250
  r125 costs: LO_REGS:0 HI_REGS:350 CALLER_SAVE_REGS:350 EVEN_REG:350 GENERAL_REGS:350 VFP_D0_D7_REGS:5250 VFP_LO_REGS:5250 ALL_REGS:5250 MEM:3500
  r123 costs: LO_REGS:0 HI_REGS:350 CALLER_SAVE_REGS:350 EVEN_REG:350 GENERAL_REGS:350 VFP_D0_D7_REGS:5250 VFP_LO_REGS:5250 ALL_REGS:5250 MEM:3500
  r122 costs: LO_REGS:0 HI_REGS:350 CALLER_SAVE_REGS:350 EVEN_REG:350 GENERAL_REGS:350 VFP_D0_D7_REGS:7875 VFP_LO_REGS:7875 ALL_REGS:7875 MEM:5250
  r121 costs: LO_REGS:0 HI_REGS:170 CALLER_SAVE_REGS:170 EVEN_REG:170 GENERAL_REGS:170 VFP_D0_D7_REGS:2550 VFP_LO_REGS:2550 ALL_REGS:2550 MEM:1700
  r120 costs: LO_REGS:0 HI_REGS:170 CALLER_SAVE_REGS:170 EVEN_REG:170 GENERAL_REGS:170 VFP_D0_D7_REGS:2550 VFP_LO_REGS:2550 ALL_REGS:2550 MEM:1700
  r119 costs: LO_REGS:0 HI_REGS:178 CALLER_SAVE_REGS:178 EVEN_REG:178 GENERAL_REGS:178 VFP_D0_D7_REGS:2670 VFP_LO_REGS:2670 ALL_REGS:2670 MEM:1780
  r118 costs: LO_REGS:0 HI_REGS:178 CALLER_SAVE_REGS:178 EVEN_REG:178 GENERAL_REGS:178 VFP_D0_D7_REGS:2670 VFP_LO_REGS:2670 ALL_REGS:2670 MEM:1780
  r117 costs: LO_REGS:0 HI_REGS:350 CALLER_SAVE_REGS:350 EVEN_REG:350 GENERAL_REGS:350 VFP_D0_D7_REGS:5250 VFP_LO_REGS:5250 ALL_REGS:5250 MEM:3500
  r115 costs: LO_REGS:0 HI_REGS:350 CALLER_SAVE_REGS:350 EVEN_REG:350 GENERAL_REGS:350 VFP_D0_D7_REGS:5250 VFP_LO_REGS:5250 ALL_REGS:5250 MEM:3500
  r114 costs: LO_REGS:0 HI_REGS:350 CALLER_SAVE_REGS:350 EVEN_REG:350 GENERAL_REGS:350 VFP_D0_D7_REGS:17550 VFP_LO_REGS:17550 ALL_REGS:17550 MEM:11700


Pass 1 for finding pseudo/allocno costs

    r152: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r151: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r150: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r149: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r148: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r147: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r146: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r145: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r144: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r143: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r142: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r141: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r140: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r139: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r138: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r137: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r136: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r135: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r134: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r133: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r132: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r131: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r130: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r129: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r128: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r127: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r126: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r125: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r124: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r123: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r122: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r121: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r120: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r119: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r118: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r116: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r152 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r151 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r150 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r147 costs: GENERAL_REGS:0 MEM:17500
  r146 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:5250 VFP_LO_REGS:5250 ALL_REGS:5250 MEM:3500
  r145 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:5250 VFP_LO_REGS:5250 ALL_REGS:5250 MEM:3500
  r144 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:5250 VFP_LO_REGS:5250 ALL_REGS:5250 MEM:3500
  r143 costs: LO_REGS:0 HI_REGS:244 CALLER_SAVE_REGS:244 EVEN_REG:244 GENERAL_REGS:244 VFP_D0_D7_REGS:3660 VFP_LO_REGS:3660 ALL_REGS:3660 MEM:2440
  r142 costs: LO_REGS:0 HI_REGS:350 CALLER_SAVE_REGS:350 EVEN_REG:350 GENERAL_REGS:350 VFP_D0_D7_REGS:5250 VFP_LO_REGS:5250 ALL_REGS:5250 MEM:3500
  r141 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:5250 VFP_LO_REGS:5250 ALL_REGS:5250 MEM:3500
  r139 costs: GENERAL_REGS:0 MEM:17500
  r138 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r137 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:28125 VFP_LO_REGS:28125 ALL_REGS:28125 MEM:18750
  r136 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:25500 VFP_LO_REGS:25500 ALL_REGS:25500 MEM:17000
  r135 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:66750 VFP_LO_REGS:66750 ALL_REGS:66750 MEM:44500
  r134 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:49305 VFP_LO_REGS:49305 ALL_REGS:34305 MEM:32870
  r133 costs: LO_REGS:0 HI_REGS:350 CALLER_SAVE_REGS:350 EVEN_REG:350 GENERAL_REGS:350 VFP_D0_D7_REGS:5250 VFP_LO_REGS:5250 ALL_REGS:5250 MEM:3500
  r131 costs: LO_REGS:0 HI_REGS:350 CALLER_SAVE_REGS:350 EVEN_REG:350 GENERAL_REGS:350 VFP_D0_D7_REGS:5250 VFP_LO_REGS:5250 ALL_REGS:5250 MEM:3500
  r130 costs: LO_REGS:0 HI_REGS:350 CALLER_SAVE_REGS:350 EVEN_REG:350 GENERAL_REGS:350 VFP_D0_D7_REGS:7875 VFP_LO_REGS:7875 ALL_REGS:7875 MEM:5250
  r129 costs: LO_REGS:0 HI_REGS:350 CALLER_SAVE_REGS:350 EVEN_REG:350 GENERAL_REGS:350 VFP_D0_D7_REGS:5250 VFP_LO_REGS:5250 ALL_REGS:5250 MEM:3500
  r127 costs: LO_REGS:0 HI_REGS:350 CALLER_SAVE_REGS:350 EVEN_REG:350 GENERAL_REGS:350 VFP_D0_D7_REGS:5250 VFP_LO_REGS:5250 ALL_REGS:5250 MEM:3500
  r126 costs: LO_REGS:0 HI_REGS:350 CALLER_SAVE_REGS:350 EVEN_REG:350 GENERAL_REGS:350 VFP_D0_D7_REGS:7875 VFP_LO_REGS:7875 ALL_REGS:7875 MEM:5250
  r125 costs: LO_REGS:0 HI_REGS:350 CALLER_SAVE_REGS:350 EVEN_REG:350 GENERAL_REGS:350 VFP_D0_D7_REGS:5250 VFP_LO_REGS:5250 ALL_REGS:5250 MEM:3500
  r123 costs: LO_REGS:0 HI_REGS:350 CALLER_SAVE_REGS:350 EVEN_REG:350 GENERAL_REGS:350 VFP_D0_D7_REGS:5250 VFP_LO_REGS:5250 ALL_REGS:5250 MEM:3500
  r122 costs: LO_REGS:0 HI_REGS:350 CALLER_SAVE_REGS:350 EVEN_REG:350 GENERAL_REGS:350 VFP_D0_D7_REGS:7875 VFP_LO_REGS:7875 ALL_REGS:7875 MEM:5250
  r121 costs: LO_REGS:0 HI_REGS:170 CALLER_SAVE_REGS:170 EVEN_REG:170 GENERAL_REGS:170 VFP_D0_D7_REGS:2550 VFP_LO_REGS:2550 ALL_REGS:2550 MEM:1700
  r120 costs: LO_REGS:0 HI_REGS:170 CALLER_SAVE_REGS:170 EVEN_REG:170 GENERAL_REGS:170 VFP_D0_D7_REGS:2550 VFP_LO_REGS:2550 ALL_REGS:2550 MEM:1700
  r119 costs: LO_REGS:0 HI_REGS:178 CALLER_SAVE_REGS:178 EVEN_REG:178 GENERAL_REGS:178 VFP_D0_D7_REGS:2670 VFP_LO_REGS:2670 ALL_REGS:2670 MEM:1780
  r118 costs: LO_REGS:0 HI_REGS:178 CALLER_SAVE_REGS:178 EVEN_REG:178 GENERAL_REGS:178 VFP_D0_D7_REGS:2670 VFP_LO_REGS:2670 ALL_REGS:2670 MEM:1780
  r117 costs: LO_REGS:0 HI_REGS:350 CALLER_SAVE_REGS:350 EVEN_REG:350 GENERAL_REGS:350 VFP_D0_D7_REGS:5250 VFP_LO_REGS:5250 ALL_REGS:5250 MEM:3500
  r115 costs: LO_REGS:0 HI_REGS:350 CALLER_SAVE_REGS:350 EVEN_REG:350 GENERAL_REGS:350 VFP_D0_D7_REGS:5250 VFP_LO_REGS:5250 ALL_REGS:5250 MEM:3500
  r114 costs: LO_REGS:0 HI_REGS:350 CALLER_SAVE_REGS:350 EVEN_REG:350 GENERAL_REGS:350 VFP_D0_D7_REGS:17550 VFP_LO_REGS:17550 ALL_REGS:17550 MEM:11700

;;   ======================================================
;;   -- basic block 2 from 125 to 23 -- before reload
;;   ======================================================

;;	  0--> b  0: i  15 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  16 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  17 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  18 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  19 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  20 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 125 r150=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i   2 r135=r150                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 126 r151=r1                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  21 r138=zxn([r135+0x3c])                   :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 127 r152=r2                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  5--> b  0: i   3 r136=r151                               :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  6--> b  0: i   4 r137=r152                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  22 cc=cmp(r138,0x1)                        :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  23 pc={(cc==0)?L120:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 8
;;   new head = 15
;;   new tail = 23

;;   ======================================================
;;   -- basic block 3 from 25 to 31 -- before reload
;;   ======================================================

;;	  0--> b  0: i  25 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  26 r139=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  28 [r135+0x3c]=r139#0                      :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  29 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  30 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  31 {pc={(leu(r137,0xc))?[r137*0x4+L32]:L124};clobber cc;clobber scratch;use L32;}:cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 25
;;   new tail = 31

;;   ======================================================
;;   -- basic block 4 from 37 to 46 -- before reload
;;   ======================================================

;;	  0--> b  0: i  37 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  38 r114=[r135]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  44 r142=0x40014400                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  39 r115=[r114+0x5c]                        :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i  40 r141=r115&0xfffffffffffffff0            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  41 r117=r141|r136                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  42 [r114+0x5c]=r117                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  43 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  45 cc=cmp(r114,r142)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  46 pc={(cc==0)?L51:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 8
;;   new head = 37
;;   new tail = 46

;;   ======================================================
;;   -- basic block 5 from 48 to 50 -- before reload
;;   ======================================================

;;	  0--> b  0: i  48 r143=0x40014800                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  49 cc=cmp(r114,r143)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  50 pc={(cc!=0)?L59:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 48
;;   new tail = 50

;;   ======================================================
;;   -- basic block 6 from 53 to 128 -- before reload
;;   ======================================================

;;	  0--> b  0: i  53 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  54 r118=[r114+0x68]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  10 r134=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  55 r119=r118|0x1                           :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i  56 [r114+0x68]=r119                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 128 pc=L98                                  :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 53
;;   new tail = 128

;;   ======================================================
;;   -- basic block 7 from 61 to 130 -- before reload
;;   ======================================================

;;	  0--> b  0: i  61 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  62 r120=[r114+0x68]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i   6 r134=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  63 r121=r120&0xfffffffffffffffe            :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i  64 [r114+0x68]=r121                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 130 pc=L98                                  :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 61
;;   new tail = 130

;;   ======================================================
;;   -- basic block 8 from 69 to 132 -- before reload
;;   ======================================================

;;	  0--> b  0: i  69 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  70 r122=[r135]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i   7 r134=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  71 r123=[r122+0x5c]                        :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i  72 r144=r123&0xfffffffffffff0ff            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  73 r125=r144|r136                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  74 [r122+0x5c]=r125                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  75 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 132 pc=L98                                  :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 7
;;   new head = 69
;;   new tail = 132

;;   ======================================================
;;   -- basic block 9 from 80 to 134 -- before reload
;;   ======================================================

;;	  0--> b  0: i  80 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  81 r126=[r135]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i   8 r134=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  82 r127=[r126+0x5c]                        :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i  83 r145=r127&0xfffffffffff0ffff            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  84 r129=r145|r136                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  85 [r126+0x5c]=r129                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  86 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 134 pc=L98                                  :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 7
;;   new head = 80
;;   new tail = 134

;;   ======================================================
;;   -- basic block 10 from 91 to 136 -- before reload
;;   ======================================================

;;	  0--> b  0: i  91 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  92 r130=[r135]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i   9 r134=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  93 r131=[r130+0x5c]                        :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i  94 r146=r131&0xfffffffff0ffffff            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  95 r133=r146|r136                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  96 [r130+0x5c]=r133                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  97 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 136 pc=L98                                  :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 7
;;   new head = 91
;;   new tail = 136

;;   ======================================================
;;   -- basic block 11 from 11 to 11 -- before reload
;;   ======================================================

;;	  0--> b  0: i  11 r134=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 11
;;   new tail = 11

;;   ======================================================
;;   -- basic block 12 from 100 to 138 -- before reload
;;   ======================================================

;;	  0--> b  0: i 100 loc r134#0                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 101 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 102 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 103 r147=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 105 [r135+0x3c]=r147#0                      :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 106 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 107 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 138 pc=L108                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 100
;;   new tail = 138

;;   ======================================================
;;   -- basic block 13 from 12 to 12 -- before reload
;;   ======================================================

;;	  0--> b  0: i  12 r134=0x2                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 12
;;   new tail = 12

;;   ======================================================
;;   -- basic block 14 from 114 to 115 -- before reload
;;   ======================================================

;;	  0--> b  0: i 114 r0=r134                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 115 use r0                                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 114
;;   new tail = 115


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_TISelection

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d,1u} r3={1d} r7={1d,14u} r13={1d,14u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={4d,3u} r102={1d,14u} r103={1d,13u} r114={1d,8u,2e} r115={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r122={1d,2u} r123={1d,1u} r125={1d,1u} r126={1d,2u} r127={1d,1u} r129={1d,1u} r130={1d,2u} r131={1d,1u} r133={1d,1u} r134={7d,2u} r135={1d,7u} r136={1d,4u} r137={1d,2u} r138={1d,1u} r139={1d,1u} r141={1d,1u} r142={1d,1u} r143={1d,1u} r144={1d,1u} r145={1d,1u} r146={1d,1u} r147={1d,1u} r150={1d,1u} r151={1d,1u} r152={1d,1u} 
;;    total ref usage 186{68d,116u,2e} in 85{85 regular + 0 call} insns.
(note 1 0 13 NOTE_INSN_DELETED)
(note 13 1 5 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 5 13 15 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 15 5 16 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2783:3 -1
     (nil))
(debug_insn 16 15 17 2 (var_location:QI status (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2783:21 -1
     (nil))
(debug_insn 17 16 18 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2786:3 -1
     (nil))
(debug_insn 18 17 19 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2787:3 -1
     (nil))
(debug_insn 19 18 20 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2789:3 -1
     (nil))
(debug_insn 20 19 125 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2789:3 -1
     (nil))
(insn 125 20 2 2 (set (reg:SI 150)
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2782:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(insn 2 125 126 2 (set (reg/v/f:SI 135 [ htim ])
        (reg:SI 150)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2782:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 150)
        (nil)))
(insn 126 2 21 2 (set (reg:SI 151)
        (reg:SI 1 r1 [ TISelection ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2782:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ TISelection ])
        (nil)))
(insn 21 126 127 2 (set (reg:SI 138 [ htim_27(D)->Lock ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 135 [ htim ])
                    (const_int 60 [0x3c])) [0 htim_27(D)->Lock+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2789:3 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 127 21 3 2 (set (reg:SI 152)
        (reg:SI 2 r2 [ Channel ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2782:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [ Channel ])
        (nil)))
(insn 3 127 4 2 (set (reg/v:SI 136 [ TISelection ])
        (reg:SI 151)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2782:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 151)
        (nil)))
(insn 4 3 22 2 (set (reg/v:SI 137 [ Channel ])
        (reg:SI 152)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2782:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 152)
        (nil)))
(insn 22 4 23 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 138 [ htim_27(D)->Lock ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2789:3 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 138 [ htim_27(D)->Lock ])
        (nil)))
(jump_insn 23 22 24 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 120)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2789:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 134217732 (nil)))
 -> 120)
(note 24 23 25 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 25 24 26 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2789:3 -1
     (nil))
(insn 26 25 28 3 (set (reg:SI 139)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2789:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 28 26 29 3 (set (mem:QI (plus:SI (reg/v/f:SI 135 [ htim ])
                (const_int 60 [0x3c])) [0 htim_27(D)->Lock+0 S1 A32])
        (subreg:QI (reg:SI 139) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2789:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 139)
        (nil)))
(debug_insn 29 28 30 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2789:3 -1
     (nil))
(debug_insn 30 29 31 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2791:3 -1
     (nil))
(jump_insn 31 30 32 3 (parallel [
            (set (pc)
                (if_then_else (leu (reg/v:SI 137 [ Channel ])
                        (const_int 12 [0xc]))
                    (mem/u/c:SI (plus:SI (mult:SI (reg/v:SI 137 [ Channel ])
                                (const_int 4 [0x4]))
                            (label_ref:SI 32)) [0  S4 A32])
                    (label_ref:SI 124)))
            (clobber (reg:CC 100 cc))
            (clobber (scratch:SI))
            (use (label_ref:SI 32))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2791:3 1007 {*thumb2_casesi_internal}
     (expr_list:REG_DEAD (reg/v:SI 137 [ Channel ])
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (insn_list:REG_LABEL_TARGET 124 (insn_list:REG_LABEL_TARGET 98 (nil)))))
 -> 32)
(code_label 32 31 33 580 (nil) [2 uses])
(jump_table_data 33 32 34 (addr_diff_vec:SI (label_ref:SI 32)
         [
            (label_ref:SI 35)
            (label_ref:SI 124)
            (label_ref:SI 124)
            (label_ref:SI 124)
            (label_ref:SI 67)
            (label_ref:SI 124)
            (label_ref:SI 124)
            (label_ref:SI 124)
            (label_ref:SI 78)
            (label_ref:SI 124)
            (label_ref:SI 124)
            (label_ref:SI 124)
            (label_ref:SI 89)
        ]
        (const_int 0 [0])
        (const_int 0 [0])))
(barrier 34 33 35)
(code_label 35 34 36 4 583 (nil) [1 uses])
(note 36 35 37 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 37 36 38 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2794:7 -1
     (nil))
(insn 38 37 44 4 (set (reg/f:SI 114 [ _2 ])
        (mem/f:SI (reg/v/f:SI 135 [ htim ]) [3 htim_27(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2794:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 44 38 39 4 (set (reg:SI 142)
        (const_int 1073824768 [0x40014400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2797:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 39 44 40 4 (set (reg:SI 115 [ _3 ])
        (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 92 [0x5c])) [1 _2->TISEL+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2794:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 40 39 41 4 (set (reg:SI 141)
        (and:SI (reg:SI 115 [ _3 ])
            (const_int -16 [0xfffffffffffffff0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2794:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (nil)))
(insn 41 40 42 4 (set (reg:SI 117 [ _5 ])
        (ior:SI (reg:SI 141)
            (reg/v:SI 136 [ TISelection ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2794:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 141)
        (expr_list:REG_DEAD (reg/v:SI 136 [ TISelection ])
            (nil))))
(insn 42 41 43 4 (set (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 92 [0x5c])) [1 _2->TISEL+0 S4 A32])
        (reg:SI 117 [ _5 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2794:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 117 [ _5 ])
        (nil)))
(debug_insn 43 42 45 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2797:7 -1
     (nil))
(insn 45 43 46 4 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 114 [ _2 ])
            (reg:SI 142))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2797:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 142)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 114 [ _2 ])
                (const_int 1073824768 [0x40014400]))
            (nil))))
(jump_insn 46 45 47 4 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 51)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2797:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 51)
(note 47 46 48 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 48 47 49 5 (set (reg:SI 143)
        (const_int 1073825792 [0x40014800])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2797:11 728 {*thumb2_movsi_vfp}
     (nil))
(insn 49 48 50 5 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 114 [ _2 ])
            (reg:SI 143))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2797:11 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 143)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 114 [ _2 ])
                (const_int 1073825792 [0x40014800]))
            (nil))))
(jump_insn 50 49 51 5 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 59)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2797:11 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 59)
(code_label 51 50 52 6 584 (nil) [1 uses])
(note 52 51 53 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 53 52 54 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2799:9 -1
     (nil))
(insn 54 53 10 6 (set (reg:SI 118 [ _6 ])
        (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 104 [0x68])) [1 _2->OR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2799:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 10 54 55 6 (set (reg/v:SI 134 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2783:21 728 {*thumb2_movsi_vfp}
     (nil))
(insn 55 10 56 6 (set (reg:SI 119 [ _7 ])
        (ior:SI (reg:SI 118 [ _6 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2799:9 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 118 [ _6 ])
        (nil)))
(insn 56 55 128 6 (set (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 104 [0x68])) [1 _2->OR+0 S4 A32])
        (reg:SI 119 [ _7 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2799:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 119 [ _7 ])
        (expr_list:REG_DEAD (reg/f:SI 114 [ _2 ])
            (nil))))
(jump_insn 128 56 129 6 (set (pc)
        (label_ref 98)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2799:9 284 {*arm_jump}
     (nil)
 -> 98)
(barrier 129 128 59)
(code_label 59 129 60 7 585 (nil) [1 uses])
(note 60 59 61 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 61 60 62 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2803:9 -1
     (nil))
(insn 62 61 6 7 (set (reg:SI 120 [ _8 ])
        (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 104 [0x68])) [1 _2->OR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2803:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 6 62 63 7 (set (reg/v:SI 134 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2783:21 728 {*thumb2_movsi_vfp}
     (nil))
(insn 63 6 64 7 (set (reg:SI 121 [ _9 ])
        (and:SI (reg:SI 120 [ _8 ])
            (const_int -2 [0xfffffffffffffffe]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2803:9 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 120 [ _8 ])
        (nil)))
(insn 64 63 130 7 (set (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 104 [0x68])) [1 _2->OR+0 S4 A32])
        (reg:SI 121 [ _9 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2803:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 121 [ _9 ])
        (expr_list:REG_DEAD (reg/f:SI 114 [ _2 ])
            (nil))))
(jump_insn 130 64 131 7 (set (pc)
        (label_ref 98)) 284 {*arm_jump}
     (nil)
 -> 98)
(barrier 131 130 67)
(code_label 67 131 68 8 582 (nil) [1 uses])
(note 68 67 69 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 69 68 70 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2807:7 -1
     (nil))
(insn 70 69 7 8 (set (reg/f:SI 122 [ _10 ])
        (mem/f:SI (reg/v/f:SI 135 [ htim ]) [3 htim_27(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2807:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 7 70 71 8 (set (reg/v:SI 134 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2783:21 728 {*thumb2_movsi_vfp}
     (nil))
(insn 71 7 72 8 (set (reg:SI 123 [ _11 ])
        (mem/v:SI (plus:SI (reg/f:SI 122 [ _10 ])
                (const_int 92 [0x5c])) [1 _10->TISEL+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2807:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 72 71 73 8 (set (reg:SI 144)
        (and:SI (reg:SI 123 [ _11 ])
            (const_int -3841 [0xfffffffffffff0ff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2807:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 123 [ _11 ])
        (nil)))
(insn 73 72 74 8 (set (reg:SI 125 [ _13 ])
        (ior:SI (reg:SI 144)
            (reg/v:SI 136 [ TISelection ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2807:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 144)
        (expr_list:REG_DEAD (reg/v:SI 136 [ TISelection ])
            (nil))))
(insn 74 73 75 8 (set (mem/v:SI (plus:SI (reg/f:SI 122 [ _10 ])
                (const_int 92 [0x5c])) [1 _10->TISEL+0 S4 A32])
        (reg:SI 125 [ _13 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2807:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 125 [ _13 ])
        (expr_list:REG_DEAD (reg/f:SI 122 [ _10 ])
            (nil))))
(debug_insn 75 74 132 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2808:7 -1
     (nil))
(jump_insn 132 75 133 8 (set (pc)
        (label_ref 98)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2808:7 284 {*arm_jump}
     (nil)
 -> 98)
(barrier 133 132 78)
(code_label 78 133 79 9 581 (nil) [1 uses])
(note 79 78 80 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 80 79 81 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2810:7 -1
     (nil))
(insn 81 80 8 9 (set (reg/f:SI 126 [ _14 ])
        (mem/f:SI (reg/v/f:SI 135 [ htim ]) [3 htim_27(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2810:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 8 81 82 9 (set (reg/v:SI 134 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2783:21 728 {*thumb2_movsi_vfp}
     (nil))
(insn 82 8 83 9 (set (reg:SI 127 [ _15 ])
        (mem/v:SI (plus:SI (reg/f:SI 126 [ _14 ])
                (const_int 92 [0x5c])) [1 _14->TISEL+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2810:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 83 82 84 9 (set (reg:SI 145)
        (and:SI (reg:SI 127 [ _15 ])
            (const_int -983041 [0xfffffffffff0ffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2810:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 127 [ _15 ])
        (nil)))
(insn 84 83 85 9 (set (reg:SI 129 [ _17 ])
        (ior:SI (reg:SI 145)
            (reg/v:SI 136 [ TISelection ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2810:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 145)
        (expr_list:REG_DEAD (reg/v:SI 136 [ TISelection ])
            (nil))))
(insn 85 84 86 9 (set (mem/v:SI (plus:SI (reg/f:SI 126 [ _14 ])
                (const_int 92 [0x5c])) [1 _14->TISEL+0 S4 A32])
        (reg:SI 129 [ _17 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2810:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 129 [ _17 ])
        (expr_list:REG_DEAD (reg/f:SI 126 [ _14 ])
            (nil))))
(debug_insn 86 85 134 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2811:7 -1
     (nil))
(jump_insn 134 86 135 9 (set (pc)
        (label_ref 98)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2811:7 284 {*arm_jump}
     (nil)
 -> 98)
(barrier 135 134 89)
(code_label 89 135 90 10 579 (nil) [1 uses])
(note 90 89 91 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 91 90 92 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2813:7 -1
     (nil))
(insn 92 91 9 10 (set (reg/f:SI 130 [ _18 ])
        (mem/f:SI (reg/v/f:SI 135 [ htim ]) [3 htim_27(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2813:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 9 92 93 10 (set (reg/v:SI 134 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2783:21 728 {*thumb2_movsi_vfp}
     (nil))
(insn 93 9 94 10 (set (reg:SI 131 [ _19 ])
        (mem/v:SI (plus:SI (reg/f:SI 130 [ _18 ])
                (const_int 92 [0x5c])) [1 _18->TISEL+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2813:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 94 93 95 10 (set (reg:SI 146)
        (and:SI (reg:SI 131 [ _19 ])
            (const_int -251658241 [0xfffffffff0ffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2813:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 131 [ _19 ])
        (nil)))
(insn 95 94 96 10 (set (reg:SI 133 [ _21 ])
        (ior:SI (reg:SI 146)
            (reg/v:SI 136 [ TISelection ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2813:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 146)
        (expr_list:REG_DEAD (reg/v:SI 136 [ TISelection ])
            (nil))))
(insn 96 95 97 10 (set (mem/v:SI (plus:SI (reg/f:SI 130 [ _18 ])
                (const_int 92 [0x5c])) [1 _18->TISEL+0 S4 A32])
        (reg:SI 133 [ _21 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2813:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 133 [ _21 ])
        (expr_list:REG_DEAD (reg/f:SI 130 [ _18 ])
            (nil))))
(debug_insn 97 96 136 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2814:7 -1
     (nil))
(jump_insn 136 97 137 10 (set (pc)
        (label_ref 98)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2814:7 284 {*arm_jump}
     (nil)
 -> 98)
(barrier 137 136 124)
(code_label 124 137 123 11 587 (nil) [10 uses])
(note 123 124 11 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 11 123 98 11 (set (reg/v:SI 134 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2791:3 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 98 11 99 12 578 (nil) [5 uses])
(note 99 98 100 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(debug_insn 100 99 101 12 (var_location:QI status (subreg:QI (reg/v:SI 134 [ <retval> ]) 0)) -1
     (nil))
(debug_insn 101 100 102 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2820:3 -1
     (nil))
(debug_insn 102 101 103 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2820:3 -1
     (nil))
(insn 103 102 105 12 (set (reg:SI 147)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2820:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 105 103 106 12 (set (mem:QI (plus:SI (reg/v/f:SI 135 [ htim ])
                (const_int 60 [0x3c])) [0 htim_27(D)->Lock+0 S1 A32])
        (subreg:QI (reg:SI 147) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2820:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 147)
        (expr_list:REG_DEAD (reg/v/f:SI 135 [ htim ])
            (nil))))
(debug_insn 106 105 107 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2820:3 -1
     (nil))
(debug_insn 107 106 138 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2822:3 -1
     (nil))
(jump_insn 138 107 139 12 (set (pc)
        (label_ref 108)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2822:10 284 {*arm_jump}
     (nil)
 -> 108)
(barrier 139 138 120)
(code_label 120 139 119 13 586 (nil) [1 uses])
(note 119 120 12 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 12 119 108 13 (set (reg/v:SI 134 [ <retval> ])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2789:3 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 108 12 109 14 577 (nil) [1 uses])
(note 109 108 114 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 114 109 115 14 (set (reg/i:SI 0 r0)
        (reg/v:SI 134 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2823:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 134 [ <retval> ])
        (nil)))
(insn 115 114 142 14 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2823:1 -1
     (nil))
(note 142 115 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_GroupChannel5 (HAL_TIMEx_GroupChannel5, funcdef_no=363, decl_uid=9538, cgraph_uid=367, symbol_order=366)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 6 n_edges 6 count 6 (    1)


HAL_TIMEx_GroupChannel5

Dataflow summary:
def_info->table_size = 40, use_info->table_size = 44
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,5u} r13={1d,5u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d,1u} r102={1d,5u} r103={1d,4u} r114={1d,4u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d,1u} r119={2d,1u} r120={1d,5u} r121={1d,1u} r122={1d,1u} r123={1d,1u} r125={1d,1u} r127={1d,2u} r130={1d,1u} r131={1d,1u} 
;;    total ref usage 88{42d,46u,0e} in 39{39 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d25(102){ }d26(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 4 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 120 121 122 130 131
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 120 121 122 130 131
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 121
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 121

( 2 )->[3]->( 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u9(7){ }u10(13){ }u11(102){ }u12(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 121
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 121
;; lr  def 	 114 115 116 117 118 119 123 125 127
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 121
;; live  gen 	 114 115 116 117 118 119 123 125 127
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119

( 2 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u30(7){ }u31(13){ }u32(102){ }u33(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 119
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 119
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119

( 4 3 )->[5]->( 1 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u34(7){ }u35(13){ }u36(102){ }u37(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 5 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u40(0){ }u41(7){ }u42(13){ }u43(102){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 15 to worklist
  Adding insn 58 to worklist
  Adding insn 40 to worklist
  Adding insn 35 to worklist
  Adding insn 31 to worklist
  Adding insn 29 to worklist
  Adding insn 27 to worklist
  Adding insn 25 to worklist
  Adding insn 22 to worklist
  Adding insn 50 to worklist
Finished finding needed instructions:
processing block 5 lr out =  0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 49 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119
  Adding insn 6 to worklist
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119
  Adding insn 5 to worklist
  Adding insn 38 to worklist
  Adding insn 33 to worklist
  Adding insn 30 to worklist
  Adding insn 26 to worklist
  Adding insn 24 to worklist
  Adding insn 20 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 121
  Adding insn 14 to worklist
  Adding insn 13 to worklist
  Adding insn 3 to worklist
  Adding insn 57 to worklist
  Adding insn 2 to worklist
  Adding insn 56 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 6 n_edges 6 count 6 (    1)

Pass 0 for finding pseudo/allocno costs


  r131 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r130 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r127 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:14000
  r125 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:13125
  r123 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:13125
  r122 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r121 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:23125 VFP_LO_REGS:23125 ALL_REGS:23125 MEM:9750
  r120 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:77500 VFP_LO_REGS:77500 ALL_REGS:77500 MEM:46000
  r119 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25500 VFP_LO_REGS:25500 ALL_REGS:25500 MEM:11500
  r118 costs: LO_REGS:0 HI_REGS:1750 CALLER_SAVE_REGS:1750 EVEN_REG:1750 GENERAL_REGS:1750 VFP_D0_D7_REGS:26250 VFP_LO_REGS:26250 ALL_REGS:26250 MEM:17500
  r117 costs: LO_REGS:0 HI_REGS:1750 CALLER_SAVE_REGS:1750 EVEN_REG:1750 GENERAL_REGS:1750 VFP_D0_D7_REGS:26250 VFP_LO_REGS:26250 ALL_REGS:26250 MEM:17500
  r116 costs: LO_REGS:0 HI_REGS:1750 CALLER_SAVE_REGS:1750 EVEN_REG:1750 GENERAL_REGS:1750 VFP_D0_D7_REGS:26250 VFP_LO_REGS:26250 ALL_REGS:26250 MEM:17500
  r115 costs: LO_REGS:0 HI_REGS:1750 CALLER_SAVE_REGS:1750 EVEN_REG:1750 GENERAL_REGS:1750 VFP_D0_D7_REGS:26250 VFP_LO_REGS:26250 ALL_REGS:26250 MEM:17500
  r114 costs: LO_REGS:0 HI_REGS:1750 CALLER_SAVE_REGS:1750 EVEN_REG:1750 GENERAL_REGS:1750 VFP_D0_D7_REGS:65625 VFP_LO_REGS:65625 ALL_REGS:65625 MEM:43750


Pass 1 for finding pseudo/allocno costs

    r131: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r130: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r129: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r128: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r127: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r126: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r125: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r124: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r123: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r122: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r121: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r120: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r119: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r118: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r116: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r131 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r130 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r127 costs: GENERAL_REGS:0 MEM:26250
  r125 costs: GENERAL_REGS:0 MEM:17500
  r123 costs: GENERAL_REGS:0 MEM:17500
  r122 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r121 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:28125 VFP_LO_REGS:28125 ALL_REGS:28125 MEM:18750
  r120 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:82500 VFP_LO_REGS:82500 ALL_REGS:82500 MEM:55000
  r119 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r118 costs: LO_REGS:0 HI_REGS:1750 CALLER_SAVE_REGS:1750 EVEN_REG:1750 GENERAL_REGS:1750 VFP_D0_D7_REGS:26250 VFP_LO_REGS:26250 ALL_REGS:26250 MEM:17500
  r117 costs: LO_REGS:0 HI_REGS:1750 CALLER_SAVE_REGS:1750 EVEN_REG:1750 GENERAL_REGS:1750 VFP_D0_D7_REGS:26250 VFP_LO_REGS:26250 ALL_REGS:26250 MEM:17500
  r116 costs: LO_REGS:0 HI_REGS:1750 CALLER_SAVE_REGS:1750 EVEN_REG:1750 GENERAL_REGS:1750 VFP_D0_D7_REGS:26250 VFP_LO_REGS:26250 ALL_REGS:26250 MEM:17500
  r115 costs: LO_REGS:0 HI_REGS:1750 CALLER_SAVE_REGS:1750 EVEN_REG:1750 GENERAL_REGS:1750 VFP_D0_D7_REGS:26250 VFP_LO_REGS:26250 ALL_REGS:26250 MEM:17500
  r114 costs: LO_REGS:0 HI_REGS:1750 CALLER_SAVE_REGS:1750 EVEN_REG:1750 GENERAL_REGS:1750 VFP_D0_D7_REGS:65625 VFP_LO_REGS:65625 ALL_REGS:65625 MEM:43750

;;   ======================================================
;;   -- basic block 2 from 56 to 15 -- before reload
;;   ======================================================

;;	  0--> b  0: i   9 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  10 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  11 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  12 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  56 r130=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i   2 r120=r130                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  57 r131=r1                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  13 r122=zxn([r120+0x3c])                   :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i   3 r121=r131                               :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  5--> b  0: i  14 cc=cmp(r122,0x1)                        :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  15 pc={(cc==0)?L55:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 6
;;   new head = 9
;;   new tail = 15

;;   ======================================================
;;   -- basic block 3 from 17 to 58 -- before reload
;;   ======================================================

;;	  0--> b  0: i  17 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  18 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  19 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  24 r114=[r120]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  20 r123=0x2                                :cortex_m4_ex:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  2--> b  0: i  22 [r120+0x3d]=r123#0                      :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  23 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  25 r115=[r114+0x48]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  38 r127=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  26 r116=r115&0x1fffffff                    :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  6--> b  0: i  27 [r114+0x48]=r116                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  28 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  29 r117=[r114+0x48]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  30 r118=r117|r121                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  33 r125=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  31 [r114+0x48]=r118                        :cortex_m4_a:@GENERAL_REGS+0(-2)@VFP_LO_REGS+0(0)
;;	 11--> b  0: i  32 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i   5 r119=r127                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 13--> b  0: i  35 [r120+0x3d]=r125#0                      :cortex_m4_a:@GENERAL_REGS+0(-1)@VFP_LO_REGS+0(0)
;;	 13--> b  0: i  36 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 13--> b  0: i  37 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 14--> b  0: i  40 [r120+0x3c]=r127#0                      :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 14--> b  0: i  41 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 14--> b  0: i  42 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 15--> b  0: i  58 pc=L43                                  :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 15
;;   new head = 17
;;   new tail = 58

;;   ======================================================
;;   -- basic block 4 from 6 to 6 -- before reload
;;   ======================================================

;;	  0--> b  0: i   6 r119=0x2                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 6
;;   new tail = 6

;;   ======================================================
;;   -- basic block 5 from 49 to 50 -- before reload
;;   ======================================================

;;	  0--> b  0: i  49 r0=r119                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  50 use r0                                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 49
;;   new tail = 50


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_GroupChannel5

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,5u} r13={1d,5u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d,1u} r102={1d,5u} r103={1d,4u} r114={1d,4u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d,1u} r119={2d,1u} r120={1d,5u} r121={1d,1u} r122={1d,1u} r123={1d,1u} r125={1d,1u} r127={1d,2u} r130={1d,1u} r131={1d,1u} 
;;    total ref usage 88{42d,46u,0e} in 39{39 regular + 0 call} insns.
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 4 7 9 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 9 4 10 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2839:3 -1
     (nil))
(debug_insn 10 9 11 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2840:3 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2843:3 -1
     (nil))
(debug_insn 12 11 56 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2843:3 -1
     (nil))
(insn 56 12 2 2 (set (reg:SI 130)
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2837:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(insn 2 56 57 2 (set (reg/v/f:SI 120 [ htim ])
        (reg:SI 130)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2837:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 130)
        (nil)))
(insn 57 2 13 2 (set (reg:SI 131)
        (reg:SI 1 r1 [ Channels ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2837:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ Channels ])
        (nil)))
(insn 13 57 3 2 (set (reg:SI 122 [ htim_10(D)->Lock ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 120 [ htim ])
                    (const_int 60 [0x3c])) [0 htim_10(D)->Lock+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2843:3 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 3 13 14 2 (set (reg/v:SI 121 [ Channels ])
        (reg:SI 131)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2837:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 131)
        (nil)))
(insn 14 3 15 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 122 [ htim_10(D)->Lock ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2843:3 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 122 [ htim_10(D)->Lock ])
        (nil)))
(jump_insn 15 14 16 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 55)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2843:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 134217732 (nil)))
 -> 55)
(note 16 15 17 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 17 16 18 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2843:3 -1
     (nil))
(debug_insn 18 17 19 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2843:3 -1
     (nil))
(debug_insn 19 18 24 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2845:3 -1
     (nil))
(insn 24 19 20 3 (set (reg/f:SI 114 [ _2 ])
        (mem/f:SI (reg/v/f:SI 120 [ htim ]) [3 htim_10(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2848:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 20 24 22 3 (set (reg:SI 123)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2845:15 728 {*thumb2_movsi_vfp}
     (nil))
(insn 22 20 23 3 (set (mem/v:QI (plus:SI (reg/v/f:SI 120 [ htim ])
                (const_int 61 [0x3d])) [0 htim_10(D)->State+0 S1 A8])
        (subreg:QI (reg:SI 123) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2845:15 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 123)
        (nil)))
(debug_insn 23 22 25 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2848:3 -1
     (nil))
(insn 25 23 38 3 (set (reg:SI 115 [ _3 ])
        (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 72 [0x48])) [1 _2->CCR5+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2848:24 728 {*thumb2_movsi_vfp}
     (nil))
(insn 38 25 26 3 (set (reg:SI 127)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2856:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 26 38 27 3 (set (reg:SI 116 [ _4 ])
        (and:SI (reg:SI 115 [ _3 ])
            (const_int 536870911 [0x1fffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2848:24 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (nil)))
(insn 27 26 28 3 (set (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 72 [0x48])) [1 _2->CCR5+0 S4 A32])
        (reg:SI 116 [ _4 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2848:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
        (nil)))
(debug_insn 28 27 29 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2851:3 -1
     (nil))
(insn 29 28 30 3 (set (reg:SI 117 [ _5 ])
        (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 72 [0x48])) [1 _2->CCR5+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2851:24 728 {*thumb2_movsi_vfp}
     (nil))
(insn 30 29 33 3 (set (reg:SI 118 [ _6 ])
        (ior:SI (reg:SI 117 [ _5 ])
            (reg/v:SI 121 [ Channels ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2851:24 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 121 [ Channels ])
        (expr_list:REG_DEAD (reg:SI 117 [ _5 ])
            (nil))))
(insn 33 30 31 3 (set (reg:SI 125)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2854:15 728 {*thumb2_movsi_vfp}
     (nil))
(insn 31 33 32 3 (set (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 72 [0x48])) [1 _2->CCR5+0 S4 A32])
        (reg:SI 118 [ _6 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2851:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 118 [ _6 ])
        (expr_list:REG_DEAD (reg/f:SI 114 [ _2 ])
            (nil))))
(debug_insn 32 31 5 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2854:3 -1
     (nil))
(insn 5 32 35 3 (set (reg:SI 119 [ <retval> ])
        (reg:SI 127)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2858:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 127)
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
(insn 35 5 36 3 (set (mem/v:QI (plus:SI (reg/v/f:SI 120 [ htim ])
                (const_int 61 [0x3d])) [0 htim_10(D)->State+0 S1 A8])
        (subreg:QI (reg:SI 125) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2854:15 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 125)
        (nil)))
(debug_insn 36 35 37 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2856:3 -1
     (nil))
(debug_insn 37 36 40 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2856:3 -1
     (nil))
(insn 40 37 41 3 (set (mem:QI (plus:SI (reg/v/f:SI 120 [ htim ])
                (const_int 60 [0x3c])) [0 htim_10(D)->Lock+0 S1 A32])
        (subreg:QI (reg:SI 127) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2856:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 120 [ htim ])
        (nil)))
(debug_insn 41 40 42 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2856:3 -1
     (nil))
(debug_insn 42 41 58 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2858:3 -1
     (nil))
(jump_insn 58 42 59 3 (set (pc)
        (label_ref 43)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2858:10 284 {*arm_jump}
     (nil)
 -> 43)
(barrier 59 58 55)
(code_label 55 59 54 4 596 (nil) [1 uses])
(note 54 55 6 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 6 54 43 4 (set (reg:SI 119 [ <retval> ])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2843:3 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 43 6 44 5 595 (nil) [1 uses])
(note 44 43 49 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 49 44 50 5 (set (reg/i:SI 0 r0)
        (reg:SI 119 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2859:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 119 [ <retval> ])
        (nil)))
(insn 50 49 60 5 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2859:1 -1
     (nil))
(note 60 50 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_DisarmBreakInput (HAL_TIMEx_DisarmBreakInput, funcdef_no=364, decl_uid=9548, cgraph_uid=368, symbol_order=367)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 12 n_edges 15 count 12 (    1)


HAL_TIMEx_DisarmBreakInput

Dataflow summary:
def_info->table_size = 49, use_info->table_size = 77
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,11u} r13={1d,11u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={4d,4u} r102={1d,11u} r103={1d,10u} r113={1d,3u} r115={1d,1u} r116={1d,1u} r117={1d,3u} r119={1d,1u} r120={1d,1u} r121={1d,2u} r122={1d,2u} r123={5d,2u} r124={1d,2u} r125={1d,2u} r127={2d,2u} r129={2d,2u} r131={1d,1u} r132={1d,1u} 
;;    total ref usage 128{51d,77u,0e} in 53{53 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d28(102){ }d29(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 3 5 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 124 125 131 132
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 124 125 131 132
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125

( 2 )->[3]->( 4 7 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(7){ }u9(13){ }u10(102){ }u11(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124

( 3 )->[4]->( 11 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u14(7){ }u15(13){ }u16(102){ }u17(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 123
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 123
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123

( 2 )->[5]->( 6 9 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u18(7){ }u19(13){ }u20(102){ }u21(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124
;; lr  def 	 100 [cc] 113 122 127
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124
;; live  gen 	 100 [cc] 113 122 127
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113

( 5 )->[6]->( 11 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u30(7){ }u31(13){ }u32(102){ }u33(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  def 	 115 116 123
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; live  gen 	 115 116 123
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123

( 3 )->[7]->( 8 10 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u38(7){ }u39(13){ }u40(102){ }u41(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124
;; lr  def 	 100 [cc] 117 121 129
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124
;; live  gen 	 100 [cc] 117 121 129
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117

( 7 )->[8]->( 11 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u50(7){ }u51(13){ }u52(102){ }u53(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  def 	 119 120 123
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  gen 	 119 120 123
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123

( 5 )->[9]->( 11 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u58(7){ }u59(13){ }u60(102){ }u61(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 123
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 123
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123

( 7 )->[10]->( 11 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u62(7){ }u63(13){ }u64(102){ }u65(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 123
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 123
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123

( 4 8 6 10 9 )->[11]->( 1 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u66(7){ }u67(13){ }u68(102){ }u69(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 11 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u73(0){ }u74(7){ }u75(13){ }u76(102){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 19 to worklist
  Adding insn 22 to worklist
  Adding insn 81 to worklist
  Adding insn 36 to worklist
  Adding insn 30 to worklist
  Adding insn 83 to worklist
  Adding insn 41 to worklist
  Adding insn 39 to worklist
  Adding insn 54 to worklist
  Adding insn 48 to worklist
  Adding insn 85 to worklist
  Adding insn 59 to worklist
  Adding insn 57 to worklist
  Adding insn 87 to worklist
  Adding insn 69 to worklist
Finished finding needed instructions:
processing block 11 lr out =  0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 68 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123
  Adding insn 8 to worklist
processing block 8 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123
  Adding insn 6 to worklist
  Adding insn 58 to worklist
processing block 10 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123
  Adding insn 9 to worklist
processing block 7 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
  Adding insn 53 to worklist
  Adding insn 90 to worklist
  Adding insn 89 to worklist
  Adding insn 47 to worklist
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124
  Adding insn 21 to worklist
processing block 6 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123
  Adding insn 5 to worklist
  Adding insn 40 to worklist
processing block 9 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123
  Adding insn 7 to worklist
processing block 5 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
  Adding insn 35 to worklist
  Adding insn 93 to worklist
  Adding insn 92 to worklist
  Adding insn 29 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125
  Adding insn 18 to worklist
  Adding insn 3 to worklist
  Adding insn 80 to worklist
  Adding insn 2 to worklist
  Adding insn 79 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 12 n_edges 15 count 12 (    1)

Pass 0 for finding pseudo/allocno costs


  r132 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r131 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r129 costs: LO_REGS:0 HI_REGS:666 CALLER_SAVE_REGS:666 EVEN_REG:666 GENERAL_REGS:666 VFP_D0_D7_REGS:19647 VFP_LO_REGS:19647 ALL_REGS:19647 MEM:11655
  r127 costs: LO_REGS:0 HI_REGS:666 CALLER_SAVE_REGS:666 EVEN_REG:666 GENERAL_REGS:666 VFP_D0_D7_REGS:19647 VFP_LO_REGS:19647 ALL_REGS:19647 MEM:11655
  r125 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:40000 VFP_LO_REGS:40000 ALL_REGS:40000 MEM:21000
  r124 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:19990 VFP_LO_REGS:19990 ALL_REGS:19990 MEM:7660
  r123 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:31324 VFP_LO_REGS:31324 ALL_REGS:31324 MEM:15830
  r122 costs: LO_REGS:0 HI_REGS:666 CALLER_SAVE_REGS:666 EVEN_REG:666 GENERAL_REGS:666 VFP_D0_D7_REGS:9990 VFP_LO_REGS:9990 ALL_REGS:9990 MEM:6660
  r121 costs: LO_REGS:0 HI_REGS:666 CALLER_SAVE_REGS:666 EVEN_REG:666 GENERAL_REGS:666 VFP_D0_D7_REGS:9990 VFP_LO_REGS:9990 ALL_REGS:9990 MEM:6660
  r120 costs: LO_REGS:0 HI_REGS:226 CALLER_SAVE_REGS:226 EVEN_REG:226 GENERAL_REGS:226 VFP_D0_D7_REGS:3390 VFP_LO_REGS:3390 ALL_REGS:3390 MEM:2260
  r119 costs: LO_REGS:0 HI_REGS:226 CALLER_SAVE_REGS:226 EVEN_REG:226 GENERAL_REGS:226 VFP_D0_D7_REGS:3390 VFP_LO_REGS:3390 ALL_REGS:3390 MEM:2260
  r117 costs: LO_REGS:0 HI_REGS:666 CALLER_SAVE_REGS:666 EVEN_REG:666 GENERAL_REGS:666 VFP_D0_D7_REGS:13380 VFP_LO_REGS:13380 ALL_REGS:13380 MEM:8920
  r116 costs: LO_REGS:0 HI_REGS:226 CALLER_SAVE_REGS:226 EVEN_REG:226 GENERAL_REGS:226 VFP_D0_D7_REGS:3390 VFP_LO_REGS:3390 ALL_REGS:3390 MEM:2260
  r115 costs: LO_REGS:0 HI_REGS:226 CALLER_SAVE_REGS:226 EVEN_REG:226 GENERAL_REGS:226 VFP_D0_D7_REGS:3390 VFP_LO_REGS:3390 ALL_REGS:3390 MEM:2260
  r113 costs: LO_REGS:0 HI_REGS:666 CALLER_SAVE_REGS:666 EVEN_REG:666 GENERAL_REGS:666 VFP_D0_D7_REGS:13380 VFP_LO_REGS:13380 ALL_REGS:13380 MEM:8920


Pass 1 for finding pseudo/allocno costs

    r132: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r131: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r130: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r129: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r128: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r127: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r126: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r125: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r124: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r123: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r122: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r121: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r120: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r119: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r118: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r116: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r132 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r131 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r129 costs: LO_REGS:0 HI_REGS:666 CALLER_SAVE_REGS:666 EVEN_REG:666 GENERAL_REGS:666 VFP_D0_D7_REGS:19980 VFP_LO_REGS:19980 ALL_REGS:19980 MEM:13320
  r127 costs: LO_REGS:0 HI_REGS:666 CALLER_SAVE_REGS:666 EVEN_REG:666 GENERAL_REGS:666 VFP_D0_D7_REGS:19980 VFP_LO_REGS:19980 ALL_REGS:19980 MEM:13320
  r125 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:45000 MEM:30000
  r124 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:24990 VFP_LO_REGS:24990 ALL_REGS:24990 MEM:16660
  r123 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:47490 VFP_LO_REGS:47490 ALL_REGS:32490 MEM:31660
  r122 costs: LO_REGS:0 HI_REGS:666 CALLER_SAVE_REGS:666 EVEN_REG:666 GENERAL_REGS:666 VFP_D0_D7_REGS:9990 VFP_LO_REGS:9990 ALL_REGS:9990 MEM:6660
  r121 costs: LO_REGS:0 HI_REGS:666 CALLER_SAVE_REGS:666 EVEN_REG:666 GENERAL_REGS:666 VFP_D0_D7_REGS:9990 VFP_LO_REGS:9990 ALL_REGS:9990 MEM:6660
  r120 costs: LO_REGS:0 HI_REGS:226 CALLER_SAVE_REGS:226 EVEN_REG:226 GENERAL_REGS:226 VFP_D0_D7_REGS:3390 VFP_LO_REGS:3390 ALL_REGS:3390 MEM:2260
  r119 costs: LO_REGS:0 HI_REGS:226 CALLER_SAVE_REGS:226 EVEN_REG:226 GENERAL_REGS:226 VFP_D0_D7_REGS:3390 VFP_LO_REGS:3390 ALL_REGS:3390 MEM:2260
  r117 costs: LO_REGS:0 HI_REGS:666 CALLER_SAVE_REGS:666 EVEN_REG:666 GENERAL_REGS:666 VFP_D0_D7_REGS:13380 VFP_LO_REGS:13380 ALL_REGS:13380 MEM:8920
  r116 costs: LO_REGS:0 HI_REGS:226 CALLER_SAVE_REGS:226 EVEN_REG:226 GENERAL_REGS:226 VFP_D0_D7_REGS:3390 VFP_LO_REGS:3390 ALL_REGS:3390 MEM:2260
  r115 costs: LO_REGS:0 HI_REGS:226 CALLER_SAVE_REGS:226 EVEN_REG:226 GENERAL_REGS:226 VFP_D0_D7_REGS:3390 VFP_LO_REGS:3390 ALL_REGS:3390 MEM:2260
  r113 costs: LO_REGS:0 HI_REGS:666 CALLER_SAVE_REGS:666 EVEN_REG:666 GENERAL_REGS:666 VFP_D0_D7_REGS:13380 VFP_LO_REGS:13380 ALL_REGS:13380 MEM:8920

;;   ======================================================
;;   -- basic block 2 from 79 to 19 -- before reload
;;   ======================================================

;;	  0--> b  0: i  12 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  13 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  14 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  15 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  16 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  17 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  80 r132=r1                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i  79 r131=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  2--> b  0: i   3 r125=r132                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i   2 r124=r131                               :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i  18 cc=cmp(r125,0x1)                        :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  19 pc={(cc==0)?L26:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 12
;;   new tail = 19

;;   ======================================================
;;   -- basic block 3 from 21 to 22 -- before reload
;;   ======================================================

;;	  0--> b  0: i  21 cc=cmp(r125,0x2)                        :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  22 pc={(cc==0)?L44:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 21
;;   new tail = 22

;;   ======================================================
;;   -- basic block 4 from 8 to 81 -- before reload
;;   ======================================================

;;	  0--> b  0: i   8 r123=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  81 pc=L60                                  :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 8
;;   new tail = 81

;;   ======================================================
;;   -- basic block 5 from 28 to 36 -- before reload
;;   ======================================================

;;	  0--> b  0: i  28 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  29 r113=[r124]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  92 r127=0x10008000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  30 r122=[r113+0x44]                        :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  2--> b  0: i  31 loc r122                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  32 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  93 r127=r122&r127                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  35 cc=cmp(r127,0x10000000)                 :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  36 pc={(cc!=0)?L74:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 6
;;   new head = 28
;;   new tail = 36

;;   ======================================================
;;   -- basic block 6 from 38 to 83 -- before reload
;;   ======================================================

;;	  0--> b  0: i  38 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  39 r115=[r113+0x44]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i   5 r123=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  40 r116=r115|0x4000000                     :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i  41 [r113+0x44]=r116                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  83 pc=L60                                  :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 38
;;   new tail = 83

;;   ======================================================
;;   -- basic block 7 from 46 to 54 -- before reload
;;   ======================================================

;;	  0--> b  0: i  46 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  47 r117=[r124]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  89 r129=0x20008000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  48 r121=[r117+0x44]                        :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  2--> b  0: i  49 loc r121                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  50 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  90 r129=r121&r129                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  53 cc=cmp(r129,0x20000000)                 :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  54 pc={(cc!=0)?L78:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 6
;;   new head = 46
;;   new tail = 54

;;   ======================================================
;;   -- basic block 8 from 56 to 85 -- before reload
;;   ======================================================

;;	  0--> b  0: i  56 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  57 r119=[r117+0x44]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i   6 r123=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  58 r120=r119|0x8000000                     :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i  59 [r117+0x44]=r120                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  85 pc=L60                                  :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 56
;;   new tail = 85

;;   ======================================================
;;   -- basic block 9 from 7 to 87 -- before reload
;;   ======================================================

;;	  0--> b  0: i   7 r123=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  87 pc=L60                                  :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 7
;;   new tail = 87

;;   ======================================================
;;   -- basic block 10 from 9 to 9 -- before reload
;;   ======================================================

;;	  0--> b  0: i   9 r123=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 9
;;   new tail = 9

;;   ======================================================
;;   -- basic block 11 from 62 to 69 -- before reload
;;   ======================================================

;;	  0--> b  0: i  62 loc r123#0                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  63 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  68 r0=r123                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  69 use r0                                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 62
;;   new tail = 69


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_DisarmBreakInput

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,11u} r13={1d,11u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={4d,4u} r102={1d,11u} r103={1d,10u} r113={1d,3u} r115={1d,1u} r116={1d,1u} r117={1d,3u} r119={1d,1u} r120={1d,1u} r121={1d,2u} r122={1d,2u} r123={5d,2u} r124={1d,2u} r125={1d,2u} r127={2d,2u} r129={2d,2u} r131={1d,1u} r132={1d,1u} 
;;    total ref usage 128{51d,77u,0e} in 53{53 regular + 0 call} insns.
(note 1 0 10 NOTE_INSN_DELETED)
(note 10 1 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 4 10 12 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 12 4 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2876:3 -1
     (nil))
(debug_insn 13 12 14 2 (var_location:QI status (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2876:21 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2877:3 -1
     (nil))
(debug_insn 15 14 16 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2880:3 -1
     (nil))
(debug_insn 16 15 17 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2881:3 -1
     (nil))
(debug_insn 17 16 80 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2883:3 -1
     (nil))
(insn 80 17 79 2 (set (reg:SI 132)
        (reg:SI 1 r1 [ BreakInput ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2875:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ BreakInput ])
        (nil)))
(insn 79 80 3 2 (set (reg:SI 131)
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2875:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(insn 3 79 2 2 (set (reg/v:SI 125 [ BreakInput ])
        (reg:SI 132)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2875:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 132)
        (nil)))
(insn 2 3 18 2 (set (reg/v/f:SI 124 [ htim ])
        (reg:SI 131)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2875:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 131)
        (nil)))
(insn 18 2 19 2 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 125 [ BreakInput ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2883:3 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 19 18 20 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 26)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2883:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 357913950 (nil)))
 -> 26)
(note 20 19 21 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 21 20 22 3 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 125 [ BreakInput ])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2883:3 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 125 [ BreakInput ])
        (nil)))
(jump_insn 22 21 25 3 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 44)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2883:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870918 (nil)))
 -> 44)
(note 25 22 8 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 8 25 81 4 (set (reg/v:SI 123 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2883:3 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 81 8 82 4 (set (pc)
        (label_ref 60)) 284 {*arm_jump}
     (nil)
 -> 60)
(barrier 82 81 26)
(code_label 26 82 27 5 602 (nil) [1 uses])
(note 27 26 33 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(note 33 27 28 5 NOTE_INSN_DELETED)
(debug_insn 28 33 29 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2888:7 -1
     (nil))
(insn 29 28 92 5 (set (reg/f:SI 113 [ _1 ])
        (mem/f:SI (reg/v/f:SI 124 [ htim ]) [3 htim_13(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2888:17 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 124 [ htim ])
        (nil)))
(insn 92 29 30 5 (set (reg:SI 127)
        (const_int 268468224 [0x10008000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2889:65 728 {*thumb2_movsi_vfp}
     (nil))
(insn 30 92 31 5 (set (reg/v:SI 122 [ tmpbdtr ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 68 [0x44])) [1 _1->BDTR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2888:15 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 31 30 32 5 (var_location:SI tmpbdtr (reg/v:SI 122 [ tmpbdtr ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2888:15 -1
     (nil))
(debug_insn 32 31 93 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2889:7 -1
     (nil))
(insn 93 32 35 5 (set (reg:SI 127)
        (and:SI (reg/v:SI 122 [ tmpbdtr ])
            (reg:SI 127))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2889:65 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 122 [ tmpbdtr ])
        (nil)))
(insn 35 93 36 5 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 127)
            (const_int 268435456 [0x10000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2889:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 127)
        (nil)))
(jump_insn 36 35 37 5 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 74)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2889:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 74)
(note 37 36 38 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 38 37 39 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2893:9 -1
     (nil))
(insn 39 38 5 6 (set (reg:SI 115 [ _3 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 68 [0x44])) [1 _1->BDTR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2893:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 5 39 40 6 (set (reg/v:SI 123 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2876:21 728 {*thumb2_movsi_vfp}
     (nil))
(insn 40 5 41 6 (set (reg:SI 116 [ _4 ])
        (ior:SI (reg:SI 115 [ _3 ])
            (const_int 67108864 [0x4000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2893:9 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (nil)))
(insn 41 40 83 6 (set (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 68 [0x44])) [1 _1->BDTR+0 S4 A32])
        (reg:SI 116 [ _4 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2893:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
        (expr_list:REG_DEAD (reg/f:SI 113 [ _1 ])
            (nil))))
(jump_insn 83 41 84 6 (set (pc)
        (label_ref 60)) 284 {*arm_jump}
     (nil)
 -> 60)
(barrier 84 83 44)
(code_label 44 84 45 7 603 (nil) [1 uses])
(note 45 44 51 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(note 51 45 46 7 NOTE_INSN_DELETED)
(debug_insn 46 51 47 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2901:7 -1
     (nil))
(insn 47 46 89 7 (set (reg/f:SI 117 [ _5 ])
        (mem/f:SI (reg/v/f:SI 124 [ htim ]) [3 htim_13(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2901:17 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 124 [ htim ])
        (nil)))
(insn 89 47 48 7 (set (reg:SI 129)
        (const_int 536903680 [0x20008000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2902:67 728 {*thumb2_movsi_vfp}
     (nil))
(insn 48 89 49 7 (set (reg/v:SI 121 [ tmpbdtr ])
        (mem/v:SI (plus:SI (reg/f:SI 117 [ _5 ])
                (const_int 68 [0x44])) [1 _5->BDTR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2901:15 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 49 48 50 7 (var_location:SI tmpbdtr (reg/v:SI 121 [ tmpbdtr ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2901:15 -1
     (nil))
(debug_insn 50 49 90 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2902:7 -1
     (nil))
(insn 90 50 53 7 (set (reg:SI 129)
        (and:SI (reg/v:SI 121 [ tmpbdtr ])
            (reg:SI 129))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2902:67 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 121 [ tmpbdtr ])
        (nil)))
(insn 53 90 54 7 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 129)
            (const_int 536870912 [0x20000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2902:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 129)
        (nil)))
(jump_insn 54 53 55 7 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 78)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2902:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 78)
(note 55 54 56 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 56 55 57 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2906:9 -1
     (nil))
(insn 57 56 6 8 (set (reg:SI 119 [ _7 ])
        (mem/v:SI (plus:SI (reg/f:SI 117 [ _5 ])
                (const_int 68 [0x44])) [1 _5->BDTR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2906:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 6 57 58 8 (set (reg/v:SI 123 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2876:21 728 {*thumb2_movsi_vfp}
     (nil))
(insn 58 6 59 8 (set (reg:SI 120 [ _8 ])
        (ior:SI (reg:SI 119 [ _7 ])
            (const_int 134217728 [0x8000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2906:9 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 119 [ _7 ])
        (nil)))
(insn 59 58 85 8 (set (mem/v:SI (plus:SI (reg/f:SI 117 [ _5 ])
                (const_int 68 [0x44])) [1 _5->BDTR+0 S4 A32])
        (reg:SI 120 [ _8 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2906:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 120 [ _8 ])
        (expr_list:REG_DEAD (reg/f:SI 117 [ _5 ])
            (nil))))
(jump_insn 85 59 86 8 (set (pc)
        (label_ref 60)) 284 {*arm_jump}
     (nil)
 -> 60)
(barrier 86 85 74)
(code_label 74 86 73 9 605 (nil) [1 uses])
(note 73 74 7 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 7 73 87 9 (set (reg/v:SI 123 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2876:21 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 87 7 88 9 (set (pc)
        (label_ref 60)) 284 {*arm_jump}
     (nil)
 -> 60)
(barrier 88 87 78)
(code_label 78 88 77 10 606 (nil) [1 uses])
(note 77 78 9 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 9 77 60 10 (set (reg/v:SI 123 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2876:21 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 60 9 61 11 604 (nil) [4 uses])
(note 61 60 62 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(debug_insn 62 61 63 11 (var_location:QI status (subreg:QI (reg/v:SI 123 [ <retval> ]) 0)) -1
     (nil))
(debug_insn 63 62 68 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2915:3 -1
     (nil))
(insn 68 63 69 11 (set (reg/i:SI 0 r0)
        (reg/v:SI 123 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2916:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 123 [ <retval> ])
        (nil)))
(insn 69 68 95 11 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2916:1 -1
     (nil))
(note 95 69 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_ReArmBreakInput (HAL_TIMEx_ReArmBreakInput, funcdef_no=365, decl_uid=9551, cgraph_uid=369, symbol_order=368)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 22 n_edges 33 count 28 (  1.3)


HAL_TIMEx_ReArmBreakInput

Dataflow summary:
def_info->table_size = 397, use_info->table_size = 142
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={6d,7u} r1={5d,1u} r2={5d} r3={5d} r7={1d,21u} r12={8d} r13={1d,25u} r14={5d} r15={4d} r16={5d} r17={5d} r18={5d} r19={5d} r20={5d} r21={5d} r22={5d} r23={5d} r24={5d} r25={5d} r26={5d} r27={5d} r28={5d} r29={5d} r30={5d} r31={5d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r53={4d} r54={4d} r55={4d} r56={4d} r57={4d} r58={4d} r59={4d} r60={4d} r61={4d} r62={4d} r63={4d} r64={4d} r65={4d} r66={4d} r67={4d} r68={4d} r69={4d} r70={4d} r71={4d} r72={4d} r73={4d} r74={4d} r75={4d} r76={4d} r77={4d} r78={4d} r79={4d} r80={4d} r81={4d} r82={4d} r83={4d} r84={4d} r85={4d} r86={4d} r87={4d} r88={4d} r89={4d} r90={4d} r91={4d} r92={4d} r93={4d} r94={4d} r95={4d} r96={4d} r97={4d} r98={4d} r99={4d} r100={16d,12u} r101={4d} r102={1d,21u} r103={1d,20u} r104={4d} r105={4d} r106={4d} r113={1d,1u} r114={1d,1u} r118={2d,2u} r119={1d,1u} r121={1d,1u} r123={1d,1u} r124={1d,1u} r128={2d,2u} r129={1d,1u} r131={1d,1u} r133={1d,2u} r134={1d,2u} r135={1d,1u} r136={1d,1u} r138={1d,1u} r139={1d,1u} r141={3d,1u} r142={1d,8u} r143={1d,2u} r146={1d,1u} r151={1d,1u} r155={1d,1u} r156={1d,1u} r157={1d,1u} r158={1d,1u} r159={1d,1u} r160={1d,1u} 
;;    total ref usage 539{393d,146u,0e} in 91{87 regular + 4 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d5(0){ }d10(1){ }d15(2){ }d20(3){ }d21(7){ }d30(13){ }d35(14){ }d44(16){ }d49(17){ }d54(18){ }d59(19){ }d64(20){ }d69(21){ }d74(22){ }d79(23){ }d84(24){ }d89(25){ }d94(26){ }d99(27){ }d104(28){ }d109(29){ }d114(30){ }d119(31){ }d348(102){ }d349(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 3 5 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 142 143 155 156
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 142 143 155 156
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142 143
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142 143

( 2 )->[3]->( 4 14 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(7){ }u9(13){ }u10(102){ }u11(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142 143
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142 143
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142

( 3 )->[4]->( 21 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u14(7){ }u15(13){ }u16(102){ }u17(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 141
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 141
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 141
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 141

( 2 )->[5]->( 7 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u18(7){ }u19(13){ }u20(102){ }u21(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142
;; lr  def 	 100 [cc] 113 114
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142
;; live  gen 	 100 [cc] 113 114
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142

( 14 15 5 7 13 20 )->[6]->( 21 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u27(7){ }u28(13){ }u29(102){ }u30(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 141
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 141
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 141
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 141

( 5 )->[7]->( 8 6 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u31(7){ }u32(13){ }u33(102){ }u34(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 134 135 136 157
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142
;; live  gen 	 0 [r0] 100 [cc] 134 135 136 157
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 142
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 142

( 7 12 )->[8]->( 10 9 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u43(7){ }u44(13){ }u45(102){ }u46(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 142
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 146 158
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 142
;; live  gen 	 0 [r0] 100 [cc] 146 158
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 142
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 142

( 8 )->[9]->( 12 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u53(7){ }u54(13){ }u55(102){ }u56(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 142
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142
;; lr  def 	 118
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 142
;; live  gen 	 118
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 134 142
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 134 142

( 8 )->[10]->( 11 12 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u58(7){ }u59(13){ }u60(102){ }u61(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 142
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142
;; lr  def 	 100 [cc] 118 119
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 142
;; live  gen 	 100 [cc] 118 119
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 134 142
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 134 142

( 10 18 )->[11]->( 21 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u67(7){ }u68(13){ }u69(102){ }u70(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 141
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 141
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 141
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 141

( 10 9 )->[12]->( 8 13 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u71(7){ }u72(13){ }u73(102){ }u74(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 134 142
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118
;; lr  def 	 100 [cc] 121
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 134 142
;; live  gen 	 100 [cc] 121
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 142
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 142

( 12 )->[13]->( 6 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	

( 3 )->[14]->( 15 6 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u79(7){ }u80(13){ }u81(102){ }u82(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142
;; lr  def 	 100 [cc] 123 124
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142
;; live  gen 	 100 [cc] 123 124
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142

( 14 )->[15]->( 16 6 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u88(7){ }u89(13){ }u90(102){ }u91(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 133 138 139 159
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142
;; live  gen 	 0 [r0] 100 [cc] 133 138 139 159
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 142
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 142

( 15 19 )->[16]->( 18 17 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u100(7){ }u101(13){ }u102(102){ }u103(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 142
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 151 160
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 142
;; live  gen 	 0 [r0] 100 [cc] 151 160
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 142
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 142

( 16 )->[17]->( 19 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u110(7){ }u111(13){ }u112(102){ }u113(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 142
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142
;; lr  def 	 128
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 142
;; live  gen 	 128
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 133 142
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 133 142

( 16 )->[18]->( 11 19 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u115(7){ }u116(13){ }u117(102){ }u118(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 142
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142
;; lr  def 	 100 [cc] 128 129
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 142
;; live  gen 	 100 [cc] 128 129
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 133 142
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 133 142

( 18 17 )->[19]->( 16 20 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u124(7){ }u125(13){ }u126(102){ }u127(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 133 142
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
;; lr  def 	 100 [cc] 131
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 133 142
;; live  gen 	 100 [cc] 131
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 142
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 142

( 19 )->[20]->( 6 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	

( 4 6 11 )->[21]->( 1 )
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u132(7){ }u133(13){ }u134(102){ }u135(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 141
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 141
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 141
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 21 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u138(0){ }u139(7){ }u140(13){ }u141(102){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 17 to worklist
  Adding insn 20 to worklist
  Adding insn 195 to worklist
  Adding insn 31 to worklist
  Adding insn 28 to worklist
  Adding insn 197 to worklist
  Adding insn 48 to worklist
  Adding insn 44 to worklist
  Adding insn 38 to worklist
  Adding insn 57 to worklist
  Adding insn 51 to worklist
  Adding insn 199 to worklist
  Adding insn 69 to worklist
  Adding insn 66 to worklist
  Adding insn 201 to worklist
  Adding insn 80 to worklist
  Adding insn 76 to worklist
  Adding insn 204 to worklist
  Adding insn 91 to worklist
  Adding insn 88 to worklist
  Adding insn 103 to worklist
  Adding insn 100 to worklist
  Adding insn 94 to worklist
  Adding insn 112 to worklist
  Adding insn 106 to worklist
  Adding insn 206 to worklist
  Adding insn 125 to worklist
  Adding insn 121 to worklist
  Adding insn 133 to worklist
  Adding insn 129 to worklist
  Adding insn 209 to worklist
  Adding insn 145 to worklist
Finished finding needed instructions:
processing block 21 lr out =  0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 144 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 141
  Adding insn 7 to worklist
processing block 11 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 141
  Adding insn 6 to worklist
processing block 6 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 141
  Adding insn 5 to worklist
processing block 20 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
processing block 19 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 142
  Adding insn 132 to worklist
processing block 18 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 133 142
  Adding insn 124 to worklist
  Adding insn 120 to worklist
processing block 17 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 133 142
  Adding insn 114 to worklist
processing block 16 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 142
  Adding insn 111 to worklist
  Adding insn 108 to worklist
  Adding insn 194 to worklist
processing block 15 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 142
  Adding insn 102 to worklist
  Adding insn 99 to worklist
  Adding insn 95 to worklist
  Adding insn 193 to worklist
processing block 14 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142
  Adding insn 90 to worklist
  Adding insn 87 to worklist
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142
  Adding insn 19 to worklist
processing block 13 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
processing block 12 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 142
  Adding insn 79 to worklist
processing block 10 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 134 142
  Adding insn 68 to worklist
  Adding insn 65 to worklist
processing block 9 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 134 142
  Adding insn 59 to worklist
processing block 8 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 142
  Adding insn 56 to worklist
  Adding insn 53 to worklist
  Adding insn 192 to worklist
processing block 7 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 142
  Adding insn 47 to worklist
  Adding insn 43 to worklist
  Adding insn 39 to worklist
  Adding insn 191 to worklist
processing block 5 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142
  Adding insn 30 to worklist
  Adding insn 27 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142 143
  Adding insn 16 to worklist
  Adding insn 3 to worklist
  Adding insn 190 to worklist
  Adding insn 2 to worklist
  Adding insn 189 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 22 n_edges 33 count 24 (  1.1)

Pass 0 for finding pseudo/allocno costs


  r160 costs: LO_REGS:1890 HI_REGS:1890 CALLER_SAVE_REGS:1890 EVEN_REG:1890 GENERAL_REGS:1890 VFP_D0_D7_REGS:28350 VFP_LO_REGS:28350 ALL_REGS:28350 MEM:18900
  r159 costs: LO_REGS:162 HI_REGS:162 CALLER_SAVE_REGS:162 EVEN_REG:162 GENERAL_REGS:162 VFP_D0_D7_REGS:2025 VFP_LO_REGS:2025 ALL_REGS:2025 MEM:891
  r158 costs: LO_REGS:1890 HI_REGS:1890 CALLER_SAVE_REGS:1890 EVEN_REG:1890 GENERAL_REGS:1890 VFP_D0_D7_REGS:28350 VFP_LO_REGS:28350 ALL_REGS:28350 MEM:18900
  r157 costs: LO_REGS:162 HI_REGS:162 CALLER_SAVE_REGS:162 EVEN_REG:162 GENERAL_REGS:162 VFP_D0_D7_REGS:2025 VFP_LO_REGS:2025 ALL_REGS:2025 MEM:891
  r156 costs: LO_REGS:1472 HI_REGS:1472 CALLER_SAVE_REGS:1472 EVEN_REG:1472 GENERAL_REGS:1472 VFP_D0_D7_REGS:18400 VFP_LO_REGS:18400 ALL_REGS:18400 MEM:8096
  r155 costs: LO_REGS:1472 HI_REGS:1472 CALLER_SAVE_REGS:1472 EVEN_REG:1472 GENERAL_REGS:1472 VFP_D0_D7_REGS:18400 VFP_LO_REGS:18400 ALL_REGS:18400 MEM:8096
  r151 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:28350 VFP_LO_REGS:28350 ALL_REGS:28350 MEM:18900
  r146 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:28350 VFP_LO_REGS:28350 ALL_REGS:28350 MEM:18900
  r143 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:29440 VFP_LO_REGS:29440 ALL_REGS:29440 MEM:15456
  r142 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:45460 VFP_LO_REGS:45460 ALL_REGS:45460 MEM:26136
  r141 costs: LO_REGS:1472 HI_REGS:1472 CALLER_SAVE_REGS:1472 EVEN_REG:1472 GENERAL_REGS:1472 VFP_D0_D7_REGS:23052 VFP_LO_REGS:23052 ALL_REGS:23052 MEM:11650
  r139 costs: LO_REGS:0 HI_REGS:162 CALLER_SAVE_REGS:162 EVEN_REG:162 GENERAL_REGS:162 VFP_D0_D7_REGS:2430 VFP_LO_REGS:2430 ALL_REGS:2430 MEM:1620
  r138 costs: LO_REGS:0 HI_REGS:162 CALLER_SAVE_REGS:162 EVEN_REG:162 GENERAL_REGS:162 VFP_D0_D7_REGS:2430 VFP_LO_REGS:2430 ALL_REGS:2430 MEM:1620
  r136 costs: LO_REGS:0 HI_REGS:162 CALLER_SAVE_REGS:162 EVEN_REG:162 GENERAL_REGS:162 VFP_D0_D7_REGS:2430 VFP_LO_REGS:2430 ALL_REGS:2430 MEM:1620
  r135 costs: LO_REGS:0 HI_REGS:162 CALLER_SAVE_REGS:162 EVEN_REG:162 GENERAL_REGS:162 VFP_D0_D7_REGS:2430 VFP_LO_REGS:2430 ALL_REGS:2430 MEM:1620
  r134 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:14985 VFP_LO_REGS:14985 ALL_REGS:14985 MEM:9531
  r133 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:14985 VFP_LO_REGS:14985 ALL_REGS:14985 MEM:9531
  r131 costs: LO_REGS:0 HI_REGS:1838 CALLER_SAVE_REGS:1838 EVEN_REG:1838 GENERAL_REGS:1838 VFP_D0_D7_REGS:27570 VFP_LO_REGS:27570 ALL_REGS:27570 MEM:18380
  r129 costs: LO_REGS:0 HI_REGS:944 CALLER_SAVE_REGS:944 EVEN_REG:944 GENERAL_REGS:944 VFP_D0_D7_REGS:14160 VFP_LO_REGS:14160 ALL_REGS:14160 MEM:9440
  r128 costs: LO_REGS:0 HI_REGS:1888 CALLER_SAVE_REGS:1888 EVEN_REG:1888 GENERAL_REGS:1888 VFP_D0_D7_REGS:35025 VFP_LO_REGS:35025 ALL_REGS:35025 MEM:23350
  r124 costs: LO_REGS:0 HI_REGS:490 CALLER_SAVE_REGS:490 EVEN_REG:490 GENERAL_REGS:490 VFP_D0_D7_REGS:7350 VFP_LO_REGS:7350 ALL_REGS:7350 MEM:4900
  r123 costs: LO_REGS:0 HI_REGS:490 CALLER_SAVE_REGS:490 EVEN_REG:490 GENERAL_REGS:490 VFP_D0_D7_REGS:7350 VFP_LO_REGS:7350 ALL_REGS:7350 MEM:4900
  r121 costs: LO_REGS:0 HI_REGS:1838 CALLER_SAVE_REGS:1838 EVEN_REG:1838 GENERAL_REGS:1838 VFP_D0_D7_REGS:27570 VFP_LO_REGS:27570 ALL_REGS:27570 MEM:18380
  r119 costs: LO_REGS:0 HI_REGS:944 CALLER_SAVE_REGS:944 EVEN_REG:944 GENERAL_REGS:944 VFP_D0_D7_REGS:14160 VFP_LO_REGS:14160 ALL_REGS:14160 MEM:9440
  r118 costs: LO_REGS:0 HI_REGS:1888 CALLER_SAVE_REGS:1888 EVEN_REG:1888 GENERAL_REGS:1888 VFP_D0_D7_REGS:35025 VFP_LO_REGS:35025 ALL_REGS:35025 MEM:23350
  r114 costs: LO_REGS:0 HI_REGS:490 CALLER_SAVE_REGS:490 EVEN_REG:490 GENERAL_REGS:490 VFP_D0_D7_REGS:7350 VFP_LO_REGS:7350 ALL_REGS:7350 MEM:4900
  r113 costs: LO_REGS:0 HI_REGS:490 CALLER_SAVE_REGS:490 EVEN_REG:490 GENERAL_REGS:490 VFP_D0_D7_REGS:7350 VFP_LO_REGS:7350 ALL_REGS:7350 MEM:4900


Pass 1 for finding pseudo/allocno costs

    r160: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r159: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r158: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r157: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r156: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r155: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r154: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r153: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r152: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r151: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r150: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r149: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r148: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r147: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r146: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r145: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r144: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r143: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r142: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r141: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r140: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r139: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r138: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r137: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r136: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r135: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r134: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r133: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r132: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r131: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r130: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r129: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r128: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r127: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r126: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r125: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r124: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r123: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r122: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r121: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r120: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r119: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r118: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r116: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r115: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r160 costs: GENERAL_REGS:1890 VFP_D0_D7_REGS:42525 VFP_LO_REGS:42525 ALL_REGS:28350 MEM:28350
  r159 costs: GENERAL_REGS:162 VFP_D0_D7_REGS:3645 VFP_LO_REGS:3645 ALL_REGS:2430 MEM:2430
  r158 costs: GENERAL_REGS:1890 VFP_D0_D7_REGS:42525 VFP_LO_REGS:42525 ALL_REGS:28350 MEM:28350
  r157 costs: GENERAL_REGS:162 VFP_D0_D7_REGS:3645 VFP_LO_REGS:3645 ALL_REGS:2430 MEM:2430
  r156 costs: GENERAL_REGS:1472 VFP_D0_D7_REGS:33120 VFP_LO_REGS:33120 ALL_REGS:22080 MEM:22080
  r155 costs: GENERAL_REGS:1472 VFP_D0_D7_REGS:33120 VFP_LO_REGS:33120 ALL_REGS:22080 MEM:22080
  r151 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:28350 VFP_LO_REGS:28350 ALL_REGS:28350 MEM:18900
  r146 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:28350 VFP_LO_REGS:28350 ALL_REGS:28350 MEM:18900
  r143 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:33120 VFP_LO_REGS:33120 ALL_REGS:33120 MEM:22080
  r142 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:49140 VFP_LO_REGS:49140 ALL_REGS:49140 MEM:32760
  r141 costs: GENERAL_REGS:1472 VFP_D0_D7_REGS:34950 VFP_LO_REGS:34950 ALL_REGS:23910 MEM:23300
  r139 costs: LO_REGS:0 HI_REGS:162 CALLER_SAVE_REGS:162 EVEN_REG:162 GENERAL_REGS:162 VFP_D0_D7_REGS:2430 VFP_LO_REGS:2430 ALL_REGS:2430 MEM:1620
  r138 costs: LO_REGS:0 HI_REGS:162 CALLER_SAVE_REGS:162 EVEN_REG:162 GENERAL_REGS:162 VFP_D0_D7_REGS:2430 VFP_LO_REGS:2430 ALL_REGS:2430 MEM:1620
  r136 costs: LO_REGS:0 HI_REGS:162 CALLER_SAVE_REGS:162 EVEN_REG:162 GENERAL_REGS:162 VFP_D0_D7_REGS:2430 VFP_LO_REGS:2430 ALL_REGS:2430 MEM:1620
  r135 costs: LO_REGS:0 HI_REGS:162 CALLER_SAVE_REGS:162 EVEN_REG:162 GENERAL_REGS:162 VFP_D0_D7_REGS:2430 VFP_LO_REGS:2430 ALL_REGS:2430 MEM:1620
  r134 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:15390 VFP_LO_REGS:15390 ALL_REGS:15390 MEM:10260
  r133 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:15390 VFP_LO_REGS:15390 ALL_REGS:15390 MEM:10260
  r131 costs: LO_REGS:0 HI_REGS:1838 CALLER_SAVE_REGS:1838 EVEN_REG:1838 GENERAL_REGS:1838 VFP_D0_D7_REGS:27570 VFP_LO_REGS:27570 ALL_REGS:27570 MEM:18380
  r129 costs: LO_REGS:0 HI_REGS:944 CALLER_SAVE_REGS:944 EVEN_REG:944 GENERAL_REGS:944 VFP_D0_D7_REGS:14160 VFP_LO_REGS:14160 ALL_REGS:14160 MEM:9440
  r128 costs: LO_REGS:0 HI_REGS:1888 CALLER_SAVE_REGS:1888 EVEN_REG:1888 GENERAL_REGS:1888 VFP_D0_D7_REGS:35025 VFP_LO_REGS:35025 ALL_REGS:35025 MEM:23350
  r124 costs: LO_REGS:0 HI_REGS:490 CALLER_SAVE_REGS:490 EVEN_REG:490 GENERAL_REGS:490 VFP_D0_D7_REGS:7350 VFP_LO_REGS:7350 ALL_REGS:7350 MEM:4900
  r123 costs: LO_REGS:0 HI_REGS:490 CALLER_SAVE_REGS:490 EVEN_REG:490 GENERAL_REGS:490 VFP_D0_D7_REGS:7350 VFP_LO_REGS:7350 ALL_REGS:7350 MEM:4900
  r121 costs: LO_REGS:0 HI_REGS:1838 CALLER_SAVE_REGS:1838 EVEN_REG:1838 GENERAL_REGS:1838 VFP_D0_D7_REGS:27570 VFP_LO_REGS:27570 ALL_REGS:27570 MEM:18380
  r119 costs: LO_REGS:0 HI_REGS:944 CALLER_SAVE_REGS:944 EVEN_REG:944 GENERAL_REGS:944 VFP_D0_D7_REGS:14160 VFP_LO_REGS:14160 ALL_REGS:14160 MEM:9440
  r118 costs: LO_REGS:0 HI_REGS:1888 CALLER_SAVE_REGS:1888 EVEN_REG:1888 GENERAL_REGS:1888 VFP_D0_D7_REGS:35025 VFP_LO_REGS:35025 ALL_REGS:35025 MEM:23350
  r114 costs: LO_REGS:0 HI_REGS:490 CALLER_SAVE_REGS:490 EVEN_REG:490 GENERAL_REGS:490 VFP_D0_D7_REGS:7350 VFP_LO_REGS:7350 ALL_REGS:7350 MEM:4900
  r113 costs: LO_REGS:0 HI_REGS:490 CALLER_SAVE_REGS:490 EVEN_REG:490 GENERAL_REGS:490 VFP_D0_D7_REGS:7350 VFP_LO_REGS:7350 ALL_REGS:7350 MEM:4900

;;   ======================================================
;;   -- basic block 8 from 50 to 57 -- before reload
;;   ======================================================

;;	  0--> b  0: i  50 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  51 {r0=call [`HAL_GetTick'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  0--> b  2: i  64 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 192 r158=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  2--> b  0: i  53 r146=r158-r134                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  56 cc=cmp(r146,0x5)                        :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  57 pc={(gtu(cc,0))?L62:pc}                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
changing bb of uid 64
  from 10 to 8
;;   total time = 4
;;   new head = 50
;;   new tail = 57

;;   ======================================================
;;   -- basic block 9 from 59 to 199 -- before reload
;;   ======================================================

;;	  0--> b  1: i  59 r118=[r142]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  1: i 199 pc=L73                                  :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 59
;;   new tail = 199

;;   ======================================================
;;   -- basic block 10 from 65 to 69 -- before reload
;;   ======================================================

;;	  0--> b  2: i  65 r118=[r142]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  2: i  66 r119=[r118+0x44]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  2: i  68 cc=cmp(zxt(r119,0x1,0x1a),0)            :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  2: i  69 pc={(cc==0)?L73:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 65
;;   new tail = 69

;;   ======================================================
;;   -- basic block 12 from 75 to 80 -- before reload
;;   ======================================================

;;	  0--> b  3: i  75 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  3: i  76 r121=[r118+0x44]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  4--> b  3: i  79 cc=cmp(zxt(r121,0x1,0x1a),0)            :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  3: i  80 pc={(cc!=0)?L77:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 75
;;   new tail = 80

;;   ======================================================
;;   -- basic block 16 from 105 to 112 -- before reload
;;   ======================================================

;;	  0--> b  0: i 105 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 106 {r0=call [`HAL_GetTick'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  0--> b  2: i 119 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 194 r160=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  2--> b  0: i 108 r151=r160-r133                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 111 cc=cmp(r151,0x5)                        :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 112 pc={(gtu(cc,0))?L117:pc}                :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
changing bb of uid 119
  from 18 to 16
;;   total time = 4
;;   new head = 105
;;   new tail = 112

;;   ======================================================
;;   -- basic block 17 from 114 to 206 -- before reload
;;   ======================================================

;;	  0--> b  1: i 114 r128=[r142]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  1: i 206 pc=L126                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 114
;;   new tail = 206

;;   ======================================================
;;   -- basic block 18 from 120 to 125 -- before reload
;;   ======================================================

;;	  0--> b  2: i 120 r128=[r142]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  2: i 121 r129=[r128+0x44]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  2: i 124 cc=cmp(zxt(r129,0x1,0x1b),0)            :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  2: i 125 pc={(cc!=0)?L122:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 120
;;   new tail = 125

;;   ======================================================
;;   -- basic block 19 from 128 to 133 -- before reload
;;   ======================================================

;;	  0--> b  3: i 128 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  3: i 129 r131=[r128+0x44]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  4--> b  3: i 132 cc=cmp(zxt(r131,0x1,0x1b),0)            :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  3: i 133 pc={(cc!=0)?L130:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 128
;;   new tail = 133

;;   ======================================================
;;   -- basic block 2 from 189 to 17 -- before reload
;;   ======================================================

;;	  0--> b  0: i  10 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  11 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  12 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  13 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  14 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  15 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 190 r156=r1                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i 189 r155=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  2--> b  0: i   3 r143=r156                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i   2 r142=r155                               :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i  16 cc=cmp(r143,0x1)                        :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  17 pc={(cc==0)?L24:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 10
;;   new tail = 17

;;   ======================================================
;;   -- basic block 3 from 19 to 20 -- before reload
;;   ======================================================

;;	  0--> b  0: i  19 cc=cmp(r143,0x2)                        :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  20 pc={(cc==0)?L84:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 19
;;   new tail = 20

;;   ======================================================
;;   -- basic block 4 from 7 to 195 -- before reload
;;   ======================================================

;;	  0--> b  0: i   7 r141=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 195 pc=L137                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 7
;;   new tail = 195

;;   ======================================================
;;   -- basic block 5 from 26 to 31 -- before reload
;;   ======================================================

;;	  0--> b  0: i  26 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  27 r113=[r142]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  28 r114=[r113+0x44]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  30 cc=cmp(zxt(r114,0x1,0x1c),0)            :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  31 pc={(cc!=0)?L35:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 26
;;   new tail = 31

;;   ======================================================
;;   -- basic block 6 from 5 to 197 -- before reload
;;   ======================================================

;;	  0--> b  0: i   5 r141=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 197 pc=L137                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 5
;;   new tail = 197

;;   ======================================================
;;   -- basic block 7 from 37 to 48 -- before reload
;;   ======================================================

;;	  0--> b  0: i  37 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  38 {r0=call [`HAL_GetTick'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 191 r157=r0                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  43 r135=[r142]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  39 r134=r157                               :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i  40 loc r134                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  41 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  42 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  44 r136=[r135+0x44]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  47 cc=cmp(zxt(r136,0x1,0x1a),0)            :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  48 pc={(cc==0)?L45:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 7
;;   new head = 37
;;   new tail = 48

;;   ======================================================
;;   -- basic block 11 from 6 to 201 -- before reload
;;   ======================================================

;;	  0--> b  0: i   6 r141=0x3                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 201 pc=L137                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 6
;;   new tail = 201

;;   ======================================================
;;   -- basic block 13 from 204 to 204 -- before reload
;;   ======================================================

;;	  0--> b  0: i 204 pc=L45                                  :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 204
;;   new tail = 204

;;   ======================================================
;;   -- basic block 14 from 86 to 91 -- before reload
;;   ======================================================

;;	  0--> b  0: i  86 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  87 r123=[r142]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  88 r124=[r123+0x44]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  90 cc=cmp(zxt(r124,0x1,0x1d),0)            :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  91 pc={(cc==0)?L45:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 86
;;   new tail = 91

;;   ======================================================
;;   -- basic block 15 from 93 to 103 -- before reload
;;   ======================================================

;;	  0--> b  0: i  93 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  94 {r0=call [`HAL_GetTick'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 193 r159=r0                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  99 r138=[r142]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  95 r133=r159                               :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i  96 loc r133                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  97 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  98 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 100 r139=[r138+0x44]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 102 cc=cmp(zxt(r139,0x1,0x1b),0)            :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 103 pc={(cc==0)?L45:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 7
;;   new head = 93
;;   new tail = 103

;;   ======================================================
;;   -- basic block 20 from 209 to 209 -- before reload
;;   ======================================================

;;	  0--> b  0: i 209 pc=L45                                  :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 209
;;   new tail = 209

;;   ======================================================
;;   -- basic block 21 from 139 to 145 -- before reload
;;   ======================================================

;;	  0--> b  0: i 139 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 144 r0=r141                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 145 use r0                                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 139
;;   new tail = 145


;; Procedure interblock/speculative motions == 2/2 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_ReArmBreakInput

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={6d,7u} r1={5d,1u} r2={5d} r3={5d} r7={1d,21u} r12={8d} r13={1d,25u} r14={5d} r15={4d} r16={5d} r17={5d} r18={5d} r19={5d} r20={5d} r21={5d} r22={5d} r23={5d} r24={5d} r25={5d} r26={5d} r27={5d} r28={5d} r29={5d} r30={5d} r31={5d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r53={4d} r54={4d} r55={4d} r56={4d} r57={4d} r58={4d} r59={4d} r60={4d} r61={4d} r62={4d} r63={4d} r64={4d} r65={4d} r66={4d} r67={4d} r68={4d} r69={4d} r70={4d} r71={4d} r72={4d} r73={4d} r74={4d} r75={4d} r76={4d} r77={4d} r78={4d} r79={4d} r80={4d} r81={4d} r82={4d} r83={4d} r84={4d} r85={4d} r86={4d} r87={4d} r88={4d} r89={4d} r90={4d} r91={4d} r92={4d} r93={4d} r94={4d} r95={4d} r96={4d} r97={4d} r98={4d} r99={4d} r100={16d,12u} r101={4d} r102={1d,21u} r103={1d,20u} r104={4d} r105={4d} r106={4d} r113={1d,1u} r114={1d,1u} r118={2d,2u} r119={1d,1u} r121={1d,1u} r123={1d,1u} r124={1d,1u} r128={2d,2u} r129={1d,1u} r131={1d,1u} r133={1d,2u} r134={1d,2u} r135={1d,1u} r136={1d,1u} r138={1d,1u} r139={1d,1u} r141={3d,1u} r142={1d,8u} r143={1d,2u} r146={1d,1u} r151={1d,1u} r155={1d,1u} r156={1d,1u} r157={1d,1u} r158={1d,1u} r159={1d,1u} r160={1d,1u} 
;;    total ref usage 539{393d,146u,0e} in 91{87 regular + 4 call} insns.
(note 1 0 8 NOTE_INSN_DELETED)
(note 8 1 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 4 8 10 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 10 4 11 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2931:3 -1
     (nil))
(debug_insn 11 10 12 2 (var_location:QI status (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2931:21 -1
     (nil))
(debug_insn 12 11 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2932:3 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2935:3 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2936:3 -1
     (nil))
(debug_insn 15 14 190 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2938:3 -1
     (nil))
(insn 190 15 189 2 (set (reg:SI 156)
        (reg:SI 1 r1 [ BreakInput ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2930:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ BreakInput ])
        (nil)))
(insn 189 190 3 2 (set (reg:SI 155)
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2930:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(insn 3 189 2 2 (set (reg/v:SI 143 [ BreakInput ])
        (reg:SI 156)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2930:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 156)
        (nil)))
(insn 2 3 16 2 (set (reg/v/f:SI 142 [ htim ])
        (reg:SI 155)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2930:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 155)
        (nil)))
(insn 16 2 17 2 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 143 [ BreakInput ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2938:3 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 17 16 18 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2938:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 357913950 (nil)))
 -> 24)
(note 18 17 19 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 19 18 20 3 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 143 [ BreakInput ])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2938:3 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 143 [ BreakInput ])
        (nil)))
(jump_insn 20 19 23 3 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 84)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2938:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870918 (nil)))
 -> 84)
(note 23 20 7 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 7 23 195 4 (set (reg:SI 141 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2938:3 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 195 7 196 4 (set (pc)
        (label_ref 137)) 284 {*arm_jump}
     (nil)
 -> 137)
(barrier 196 195 24)
(code_label 24 196 25 5 612 (nil) [1 uses])
(note 25 24 29 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(note 29 25 26 5 NOTE_INSN_DELETED)
(debug_insn 26 29 27 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2943:7 -1
     (nil))
(insn 27 26 28 5 (set (reg/f:SI 113 [ _1 ])
        (mem/f:SI (reg/v/f:SI 142 [ htim ]) [3 htim_30(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2943:11 728 {*thumb2_movsi_vfp}
     (nil))
(insn 28 27 30 5 (set (reg:SI 114 [ _2 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 68 [0x44])) [1 _1->BDTR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2943:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 113 [ _1 ])
        (nil)))
(insn 30 28 31 5 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 114 [ _2 ])
                (const_int 1 [0x1])
                (const_int 28 [0x1c]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2943:10 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(jump_insn 31 30 45 5 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 35)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2943:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 354334804 (nil)))
 -> 35)
(code_label 45 31 32 6 616 (nil) [5 uses])
(note 32 45 5 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 5 32 197 6 (set (reg:SI 141 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2931:21 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 197 5 198 6 (set (pc)
        (label_ref 137)) 284 {*arm_jump}
     (nil)
 -> 137)
(barrier 198 197 35)
(code_label 35 198 36 7 615 (nil) [1 uses])
(note 36 35 46 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(note 46 36 37 7 NOTE_INSN_DELETED)
(debug_insn 37 46 38 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2947:9 -1
     (nil))
(call_insn 38 37 191 7 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006c12f00 HAL_GetTick>) [0 HAL_GetTick S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2947:21 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006c12f00 HAL_GetTick>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(insn 191 38 43 7 (set (reg:SI 157)
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2947:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 43 191 39 7 (set (reg/f:SI 135 [ _38 ])
        (mem/f:SI (reg/v/f:SI 142 [ htim ]) [3 htim_30(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2948:16 728 {*thumb2_movsi_vfp}
     (nil))
(insn 39 43 40 7 (set (reg/v:SI 134 [ tickstart ])
        (reg:SI 157)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2947:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 157)
        (nil)))
(debug_insn 40 39 41 7 (var_location:SI tickstart (reg/v:SI 134 [ tickstart ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2947:21 -1
     (nil))
(debug_insn 41 40 42 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2948:9 -1
     (nil))
(debug_insn 42 41 44 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2948:15 -1
     (nil))
(insn 44 42 47 7 (set (reg:SI 136 [ _40 ])
        (mem/v:SI (plus:SI (reg/f:SI 135 [ _38 ])
                (const_int 68 [0x44])) [1 _38->BDTR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2948:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 135 [ _38 ])
        (nil)))
(insn 47 44 48 7 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 136 [ _40 ])
                (const_int 1 [0x1])
                (const_int 26 [0x1a]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2948:15 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 136 [ _40 ])
        (nil)))
(jump_insn 48 47 77 7 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 45)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2948:15 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 45)
(code_label 77 48 49 8 619 (nil) [1 uses])
(note 49 77 52 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(note 52 49 50 8 NOTE_INSN_DELETED)
(debug_insn 50 52 51 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2950:11 -1
     (nil))
(call_insn 51 50 64 8 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006c12f00 HAL_GetTick>) [0 HAL_GetTick S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2950:16 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006c12f00 HAL_GetTick>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(debug_insn 64 51 192 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2953:13 -1
     (nil))
(insn 192 64 53 8 (set (reg:SI 158)
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2950:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 53 192 56 8 (set (reg:SI 146)
        (minus:SI (reg:SI 158)
            (reg/v:SI 134 [ tickstart ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2950:30 45 {*arm_subsi3_insn}
     (expr_list:REG_DEAD (reg:SI 158)
        (nil)))
(insn 56 53 57 8 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 146)
            (const_int 5 [0x5]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2950:14 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 146)
        (nil)))
(jump_insn 57 56 58 8 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 62)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2950:14 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 62)
(note 58 57 59 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 59 58 199 9 (set (reg/f:SI 118 [ _6 ])
        (mem/f:SI (reg/v/f:SI 142 [ htim ]) [3 htim_30(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2953:17 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 199 59 200 9 (set (pc)
        (label_ref 73)) 284 {*arm_jump}
     (nil)
 -> 73)
(barrier 200 199 62)
(code_label 62 200 63 10 617 (nil) [1 uses])
(note 63 62 67 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(note 67 63 65 10 NOTE_INSN_DELETED)
(insn 65 67 66 10 (set (reg/f:SI 118 [ _6 ])
        (mem/f:SI (reg/v/f:SI 142 [ htim ]) [3 htim_30(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2953:17 728 {*thumb2_movsi_vfp}
     (nil))
(insn 66 65 68 10 (set (reg:SI 119 [ _7 ])
        (mem/v:SI (plus:SI (reg/f:SI 118 [ _6 ])
                (const_int 68 [0x44])) [1 _6->BDTR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2953:17 728 {*thumb2_movsi_vfp}
     (nil))
(insn 68 66 69 10 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 119 [ _7 ])
                (const_int 1 [0x1])
                (const_int 26 [0x1a]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2953:16 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 119 [ _7 ])
        (nil)))
(jump_insn 69 68 122 10 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 73)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2953:16 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 1014686028 (nil)))
 -> 73)
(code_label 122 69 70 11 622 (nil) [1 uses])
(note 70 122 6 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 6 70 201 11 (set (reg:SI 141 [ <retval> ])
        (const_int 3 [0x3])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2955:22 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 201 6 202 11 (set (pc)
        (label_ref 137)) 284 {*arm_jump}
     (nil)
 -> 137)
(barrier 202 201 73)
(code_label 73 202 74 12 618 (nil) [2 uses])
(note 74 73 78 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(note 78 74 75 12 NOTE_INSN_DELETED)
(debug_insn 75 78 76 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2948:15 -1
     (nil))
(insn 76 75 79 12 (set (reg:SI 121 [ _10 ])
        (mem/v:SI (plus:SI (reg/f:SI 118 [ _6 ])
                (const_int 68 [0x44])) [1 prephitmp_24->BDTR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2948:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 118 [ _6 ])
        (nil)))
(insn 79 76 80 12 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 121 [ _10 ])
                (const_int 1 [0x1])
                (const_int 26 [0x1a]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2948:15 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 121 [ _10 ])
        (nil)))
(jump_insn 80 79 203 12 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 77)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2948:15 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 1014686028 (nil)))
 -> 77)
(note 203 80 204 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(jump_insn 204 203 205 13 (set (pc)
        (label_ref 45)) 284 {*arm_jump}
     (nil)
 -> 45)
(barrier 205 204 84)
(code_label 84 205 85 14 613 (nil) [1 uses])
(note 85 84 89 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(note 89 85 86 14 NOTE_INSN_DELETED)
(debug_insn 86 89 87 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2966:7 -1
     (nil))
(insn 87 86 88 14 (set (reg/f:SI 123 [ _12 ])
        (mem/f:SI (reg/v/f:SI 142 [ htim ]) [3 htim_30(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2966:11 728 {*thumb2_movsi_vfp}
     (nil))
(insn 88 87 90 14 (set (reg:SI 124 [ _13 ])
        (mem/v:SI (plus:SI (reg/f:SI 123 [ _12 ])
                (const_int 68 [0x44])) [1 _12->BDTR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2966:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 123 [ _12 ])
        (nil)))
(insn 90 88 91 14 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 124 [ _13 ])
                (const_int 1 [0x1])
                (const_int 29 [0x1d]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2966:10 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 124 [ _13 ])
        (nil)))
(jump_insn 91 90 92 14 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 45)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2966:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 719407028 (nil)))
 -> 45)
(note 92 91 101 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(note 101 92 93 15 NOTE_INSN_DELETED)
(debug_insn 93 101 94 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2970:9 -1
     (nil))
(call_insn 94 93 193 15 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006c12f00 HAL_GetTick>) [0 HAL_GetTick S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2970:21 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006c12f00 HAL_GetTick>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(insn 193 94 99 15 (set (reg:SI 159)
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2970:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 99 193 95 15 (set (reg/f:SI 138 [ _43 ])
        (mem/f:SI (reg/v/f:SI 142 [ htim ]) [3 htim_30(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2971:16 728 {*thumb2_movsi_vfp}
     (nil))
(insn 95 99 96 15 (set (reg/v:SI 133 [ tickstart ])
        (reg:SI 159)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2970:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 159)
        (nil)))
(debug_insn 96 95 97 15 (var_location:SI tickstart (reg/v:SI 133 [ tickstart ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2970:21 -1
     (nil))
(debug_insn 97 96 98 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2971:9 -1
     (nil))
(debug_insn 98 97 100 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2971:15 -1
     (nil))
(insn 100 98 102 15 (set (reg:SI 139 [ _44 ])
        (mem/v:SI (plus:SI (reg/f:SI 138 [ _43 ])
                (const_int 68 [0x44])) [1 _43->BDTR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2971:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 138 [ _43 ])
        (nil)))
(insn 102 100 103 15 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 139 [ _44 ])
                (const_int 1 [0x1])
                (const_int 27 [0x1b]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2971:15 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 139 [ _44 ])
        (nil)))
(jump_insn 103 102 130 15 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 45)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2971:15 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 45)
(code_label 130 103 104 16 623 (nil) [1 uses])
(note 104 130 107 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(note 107 104 105 16 NOTE_INSN_DELETED)
(debug_insn 105 107 106 16 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2973:11 -1
     (nil))
(call_insn 106 105 119 16 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006c12f00 HAL_GetTick>) [0 HAL_GetTick S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2973:16 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006c12f00 HAL_GetTick>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(debug_insn 119 106 194 16 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2976:13 -1
     (nil))
(insn 194 119 108 16 (set (reg:SI 160)
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2973:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 108 194 111 16 (set (reg:SI 151)
        (minus:SI (reg:SI 160)
            (reg/v:SI 133 [ tickstart ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2973:30 45 {*arm_subsi3_insn}
     (expr_list:REG_DEAD (reg:SI 160)
        (nil)))
(insn 111 108 112 16 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 151)
            (const_int 5 [0x5]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2973:14 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 151)
        (nil)))
(jump_insn 112 111 113 16 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 117)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2973:14 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 117)
(note 113 112 114 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 114 113 206 17 (set (reg/f:SI 128 [ _17 ])
        (mem/f:SI (reg/v/f:SI 142 [ htim ]) [3 htim_30(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2976:17 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 206 114 207 17 (set (pc)
        (label_ref 126)) 284 {*arm_jump}
     (nil)
 -> 126)
(barrier 207 206 117)
(code_label 117 207 118 18 620 (nil) [1 uses])
(note 118 117 123 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(note 123 118 120 18 NOTE_INSN_DELETED)
(insn 120 123 121 18 (set (reg/f:SI 128 [ _17 ])
        (mem/f:SI (reg/v/f:SI 142 [ htim ]) [3 htim_30(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2976:17 728 {*thumb2_movsi_vfp}
     (nil))
(insn 121 120 124 18 (set (reg:SI 129 [ _18 ])
        (mem/v:SI (plus:SI (reg/f:SI 128 [ _17 ])
                (const_int 68 [0x44])) [1 _17->BDTR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2976:17 728 {*thumb2_movsi_vfp}
     (nil))
(insn 124 121 125 18 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 129 [ _18 ])
                (const_int 1 [0x1])
                (const_int 27 [0x1b]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2976:16 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 129 [ _18 ])
        (nil)))
(jump_insn 125 124 126 18 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 122)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2976:16 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 122)
(code_label 126 125 127 19 621 (nil) [1 uses])
(note 127 126 131 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(note 131 127 128 19 NOTE_INSN_DELETED)
(debug_insn 128 131 129 19 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2971:15 -1
     (nil))
(insn 129 128 132 19 (set (reg:SI 131 [ _21 ])
        (mem/v:SI (plus:SI (reg/f:SI 128 [ _17 ])
                (const_int 68 [0x44])) [1 prephitmp_27->BDTR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2971:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 128 [ _17 ])
        (nil)))
(insn 132 129 133 19 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 131 [ _21 ])
                (const_int 1 [0x1])
                (const_int 27 [0x1b]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2971:15 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 131 [ _21 ])
        (nil)))
(jump_insn 133 132 208 19 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 130)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2971:15 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 1014686028 (nil)))
 -> 130)
(note 208 133 209 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(jump_insn 209 208 210 20 (set (pc)
        (label_ref 45)) 284 {*arm_jump}
     (nil)
 -> 45)
(barrier 210 209 137)
(code_label 137 210 138 21 614 (nil) [3 uses])
(note 138 137 139 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(debug_insn 139 138 144 21 (var_location:QI status (clobber (const_int 0 [0]))) -1
     (nil))
(insn 144 139 145 21 (set (reg/i:SI 0 r0)
        (reg:SI 141 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2991:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 141 [ <retval> ])
        (nil)))
(insn 145 144 211 21 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2991:1 -1
     (nil))
(note 211 145 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_DitheringEnable (HAL_TIMEx_DitheringEnable, funcdef_no=366, decl_uid=9553, cgraph_uid=370, symbol_order=369)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs


  r119 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r115 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r114 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:45000 MEM:30000


Pass 1 for finding pseudo/allocno costs

    r119: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r118: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r117: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r116: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r119 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r115 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r114 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:45000 MEM:30000

;;   ======================================================
;;   -- basic block 2 from 20 to 18 -- before reload
;;   ======================================================

;;	  0--> b  0: i   6 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   7 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  20 r119=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i  17 r0=0                                    :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i   8 r113=[r119]                             :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i   9 r114=[r113]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  10 r115=r114|0x1000                        :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  11 [r113]=r115                             :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  12 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  18 use r0                                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 8
;;   new head = 6
;;   new tail = 18


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_DitheringEnable

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,2u} r114={1d,1u} r115={1d,1u} r119={1d,1u} 
;;    total ref usage 45{30d,15u,0e} in 10{10 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 4 3 2 NOTE_INSN_DELETED)
(note 3 2 13 2 NOTE_INSN_FUNCTION_BEG)
(note 13 3 6 2 NOTE_INSN_DELETED)
(debug_insn 6 13 7 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3015:3 -1
     (nil))
(debug_insn 7 6 20 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3017:3 -1
     (nil))
(insn 20 7 17 2 (set (reg:SI 119)
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3013:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(insn 17 20 8 2 (set (reg/i:SI 0 r0)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3019:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 8 17 9 2 (set (reg/f:SI 113 [ _1 ])
        (mem/f:SI (reg:SI 119) [3 htim_5(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3017:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 119)
        (nil)))
(insn 9 8 10 2 (set (reg:SI 114 [ _2 ])
        (mem/v:SI (reg/f:SI 113 [ _1 ]) [1 _1->CR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3017:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 10 9 11 2 (set (reg:SI 115 [ _3 ])
        (ior:SI (reg:SI 114 [ _2 ])
            (const_int 4096 [0x1000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3017:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(insn 11 10 12 2 (set (mem/v:SI (reg/f:SI 113 [ _1 ]) [1 _1->CR1+0 S4 A32])
        (reg:SI 115 [ _3 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3017:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (expr_list:REG_DEAD (reg/f:SI 113 [ _1 ])
            (nil))))
(debug_insn 12 11 18 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3018:3 -1
     (nil))
(insn 18 12 21 2 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3019:1 -1
     (nil))
(note 21 18 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_DitheringDisable (HAL_TIMEx_DitheringDisable, funcdef_no=367, decl_uid=9555, cgraph_uid=371, symbol_order=370)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs


  r119 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r115 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r114 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:45000 MEM:30000


Pass 1 for finding pseudo/allocno costs

    r119: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r118: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r117: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r116: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r119 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r115 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r114 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:45000 MEM:30000

;;   ======================================================
;;   -- basic block 2 from 20 to 18 -- before reload
;;   ======================================================

;;	  0--> b  0: i   6 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   7 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  20 r119=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i  17 r0=0                                    :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i   8 r113=[r119]                             :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i   9 r114=[r113]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  10 r115=r114&0xffffffffffffefff            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  11 [r113]=r115                             :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  12 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  18 use r0                                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 8
;;   new head = 6
;;   new tail = 18


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_DitheringDisable

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,2u} r114={1d,1u} r115={1d,1u} r119={1d,1u} 
;;    total ref usage 45{30d,15u,0e} in 10{10 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 4 3 2 NOTE_INSN_DELETED)
(note 3 2 13 2 NOTE_INSN_FUNCTION_BEG)
(note 13 3 6 2 NOTE_INSN_DELETED)
(debug_insn 6 13 7 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3039:3 -1
     (nil))
(debug_insn 7 6 20 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3041:3 -1
     (nil))
(insn 20 7 17 2 (set (reg:SI 119)
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3037:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(insn 17 20 8 2 (set (reg/i:SI 0 r0)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3043:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 8 17 9 2 (set (reg/f:SI 113 [ _1 ])
        (mem/f:SI (reg:SI 119) [3 htim_5(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3041:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 119)
        (nil)))
(insn 9 8 10 2 (set (reg:SI 114 [ _2 ])
        (mem/v:SI (reg/f:SI 113 [ _1 ]) [1 _1->CR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3041:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 10 9 11 2 (set (reg:SI 115 [ _3 ])
        (and:SI (reg:SI 114 [ _2 ])
            (const_int -4097 [0xffffffffffffefff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3041:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(insn 11 10 12 2 (set (mem/v:SI (reg/f:SI 113 [ _1 ]) [1 _1->CR1+0 S4 A32])
        (reg:SI 115 [ _3 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3041:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (expr_list:REG_DEAD (reg/f:SI 113 [ _1 ])
            (nil))))
(debug_insn 12 11 18 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3042:3 -1
     (nil))
(insn 18 12 21 2 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3043:1 -1
     (nil))
(note 21 18 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_OC_ConfigPulseOnCompare (HAL_TIMEx_OC_ConfigPulseOnCompare, funcdef_no=368, decl_uid=9559, cgraph_uid=372, symbol_order=371)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 6 n_edges 6 count 6 (    1)


HAL_TIMEx_OC_ConfigPulseOnCompare

Dataflow summary:
def_info->table_size = 44, use_info->table_size = 53
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d,1u} r3={1d} r7={1d,5u} r13={1d,5u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d,1u} r102={1d,5u} r103={1d,4u} r114={1d,2u} r117={1d,2u} r118={2d,4u} r119={1d,2u} r121={2d,1u} r122={1d,5u} r123={1d,2u} r124={1d,1u} r125={1d,1u} r126={1d,1u} r130={1d,1u} r131={1d,1u} r132={1d,1u} r134={1d,2u} r137={1d,1u} r138={1d,1u} r139={1d,1u} 
;;    total ref usage 100{46d,54u,0e} in 51{51 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d25(102){ }d26(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 4 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 122 123 124 125 137 138 139
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 122 123 124 125 137 138 139
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 124
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 124

( 2 )->[3]->( 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u10(7){ }u11(13){ }u12(102){ }u13(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 124
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 124
;; lr  def 	 114 117 118 119 121 126 130 131 132 134
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 124
;; live  gen 	 114 117 118 119 121 126 130 131 132 134
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121

( 2 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u39(7){ }u40(13){ }u41(102){ }u42(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 121
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 121
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121

( 4 3 )->[5]->( 1 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u43(7){ }u44(13){ }u45(102){ }u46(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 5 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u49(0){ }u50(7){ }u51(13){ }u52(102){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 18 to worklist
  Adding insn 71 to worklist
  Adding insn 52 to worklist
  Adding insn 47 to worklist
  Adding insn 43 to worklist
  Adding insn 28 to worklist
  Adding insn 25 to worklist
  Adding insn 62 to worklist
Finished finding needed instructions:
processing block 5 lr out =  0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 61 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
  Adding insn 7 to worklist
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
  Adding insn 6 to worklist
  Adding insn 50 to worklist
  Adding insn 45 to worklist
  Adding insn 40 to worklist
  Adding insn 39 to worklist
  Adding insn 38 to worklist
  Adding insn 74 to worklist
  Adding insn 73 to worklist
  Adding insn 27 to worklist
  Adding insn 23 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 124
  Adding insn 17 to worklist
  Adding insn 16 to worklist
  Adding insn 4 to worklist
  Adding insn 70 to worklist
  Adding insn 3 to worklist
  Adding insn 69 to worklist
  Adding insn 2 to worklist
  Adding insn 68 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 6 n_edges 6 count 6 (    1)

Pass 0 for finding pseudo/allocno costs


  r139 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r138 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r137 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r134 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:14000
  r132 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:13125
  r131 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:26250 VFP_LO_REGS:26250 ALL_REGS:26250 MEM:17500
  r130 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:26250 VFP_LO_REGS:26250 ALL_REGS:26250 MEM:17500
  r126 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:13125
  r125 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r124 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:23125 VFP_LO_REGS:23125 ALL_REGS:23125 MEM:9750
  r123 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:23125 VFP_LO_REGS:23125 ALL_REGS:23125 MEM:9750
  r122 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:77500 VFP_LO_REGS:77500 ALL_REGS:77500 MEM:46000
  r121 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25500 VFP_LO_REGS:25500 ALL_REGS:25500 MEM:11500
  r119 costs: LO_REGS:0 HI_REGS:1750 CALLER_SAVE_REGS:1750 EVEN_REG:1750 GENERAL_REGS:1750 VFP_D0_D7_REGS:26250 VFP_LO_REGS:26250 ALL_REGS:26250 MEM:17500
  r118 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:52500 VFP_LO_REGS:52500 ALL_REGS:52500 MEM:35000
  r117 costs: LO_REGS:0 HI_REGS:1750 CALLER_SAVE_REGS:1750 EVEN_REG:1750 GENERAL_REGS:1750 VFP_D0_D7_REGS:26250 VFP_LO_REGS:26250 ALL_REGS:26250 MEM:17500
  r114 costs: LO_REGS:0 HI_REGS:1750 CALLER_SAVE_REGS:1750 EVEN_REG:1750 GENERAL_REGS:1750 VFP_D0_D7_REGS:39375 VFP_LO_REGS:39375 ALL_REGS:39375 MEM:26250


Pass 1 for finding pseudo/allocno costs

    r139: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r138: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r137: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r136: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r135: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r134: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r133: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r132: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r131: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r130: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r129: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r128: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r127: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r126: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r125: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r124: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r123: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r122: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r121: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r120: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r119: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r118: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r116: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r115: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r139 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r138 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r137 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r134 costs: GENERAL_REGS:0 MEM:26250
  r132 costs: GENERAL_REGS:0 MEM:17500
  r131 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:26250 VFP_LO_REGS:26250 ALL_REGS:26250 MEM:17500
  r130 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:26250 VFP_LO_REGS:26250 ALL_REGS:26250 MEM:17500
  r126 costs: GENERAL_REGS:0 MEM:17500
  r125 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r124 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:28125 VFP_LO_REGS:28125 ALL_REGS:28125 MEM:18750
  r123 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:28125 VFP_LO_REGS:28125 ALL_REGS:28125 MEM:18750
  r122 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:82500 VFP_LO_REGS:82500 ALL_REGS:82500 MEM:55000
  r121 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r119 costs: LO_REGS:0 HI_REGS:1750 CALLER_SAVE_REGS:1750 EVEN_REG:1750 GENERAL_REGS:1750 VFP_D0_D7_REGS:26250 VFP_LO_REGS:26250 ALL_REGS:26250 MEM:17500
  r118 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:52500 VFP_LO_REGS:52500 ALL_REGS:52500 MEM:35000
  r117 costs: LO_REGS:0 HI_REGS:1750 CALLER_SAVE_REGS:1750 EVEN_REG:1750 GENERAL_REGS:1750 VFP_D0_D7_REGS:26250 VFP_LO_REGS:26250 ALL_REGS:26250 MEM:17500
  r114 costs: LO_REGS:0 HI_REGS:1750 CALLER_SAVE_REGS:1750 EVEN_REG:1750 GENERAL_REGS:1750 VFP_D0_D7_REGS:39375 VFP_LO_REGS:39375 ALL_REGS:39375 MEM:26250

;;   ======================================================
;;   -- basic block 2 from 68 to 18 -- before reload
;;   ======================================================

;;	  0--> b  0: i  10 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  11 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  12 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  13 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  14 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  15 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  68 r137=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i   2 r122=r137                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  69 r138=r1                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  16 r125=zxn([r122+0x3c])                   :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  70 r139=r2                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  5--> b  0: i   3 r123=r138                               :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  6--> b  0: i   4 r124=r139                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  17 cc=cmp(r125,0x1)                        :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  18 pc={(cc==0)?L67:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 8
;;   new head = 10
;;   new tail = 18

;;   ======================================================
;;   -- basic block 3 from 20 to 71 -- before reload
;;   ======================================================

;;	  0--> b  0: i  20 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  21 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  22 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  27 r114=[r122]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  23 r126=0x2                                :cortex_m4_ex:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  2--> b  0: i  25 [r122+0x3d]=r126#0                      :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  26 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  28 r117=[r114+0x58]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  29 loc r117                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  30 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  38 r130=r124<<0x10                         :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  73 r118=r117&0xfffffffff807ffff            :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  6--> b  0: i  74 r118=r118&0xfffffffffff8ffff            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  33 loc r118                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  34 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  35 loc r123<<0x18|r118                     :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  36 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  39 r131=r123<<0x18|r130                    :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  50 r134=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  40 r119=r131|r118                          :cortex_m4_ex:@GENERAL_REGS+1(-1)@VFP_LO_REGS+0(0)
;;	  9--> b  0: i  41 loc r119                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  42 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  45 r132=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  43 [r114+0x58]=r119                        :cortex_m4_a:@GENERAL_REGS+0(-2)@VFP_LO_REGS+0(0)
;;	 11--> b  0: i  44 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i   6 r121=r134                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 13--> b  0: i  47 [r122+0x3d]=r132#0                      :cortex_m4_a:@GENERAL_REGS+0(-1)@VFP_LO_REGS+0(0)
;;	 13--> b  0: i  48 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 13--> b  0: i  49 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 14--> b  0: i  52 [r122+0x3c]=r134#0                      :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 14--> b  0: i  53 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 14--> b  0: i  54 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 15--> b  0: i  71 pc=L55                                  :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 15
;;   new head = 20
;;   new tail = 71

;;   ======================================================
;;   -- basic block 4 from 7 to 7 -- before reload
;;   ======================================================

;;	  0--> b  0: i   7 r121=0x2                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 7
;;   new tail = 7

;;   ======================================================
;;   -- basic block 5 from 61 to 62 -- before reload
;;   ======================================================

;;	  0--> b  0: i  61 r0=r121                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  62 use r0                                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 61
;;   new tail = 62


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_OC_ConfigPulseOnCompare

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d,1u} r3={1d} r7={1d,5u} r13={1d,5u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d,1u} r102={1d,5u} r103={1d,4u} r114={1d,2u} r117={1d,2u} r118={2d,4u} r119={1d,2u} r121={2d,1u} r122={1d,5u} r123={1d,2u} r124={1d,1u} r125={1d,1u} r126={1d,1u} r130={1d,1u} r131={1d,1u} r132={1d,1u} r134={1d,2u} r137={1d,1u} r138={1d,1u} r139={1d,1u} 
;;    total ref usage 100{46d,54u,0e} in 51{51 regular + 0 call} insns.
(note 1 0 8 NOTE_INSN_DELETED)
(note 8 1 5 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 5 8 10 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 10 5 11 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3058:3 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3061:3 -1
     (nil))
(debug_insn 12 11 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3062:3 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3063:3 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3066:3 -1
     (nil))
(debug_insn 15 14 68 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3066:3 -1
     (nil))
(insn 68 15 2 2 (set (reg:SI 137)
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3057:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(insn 2 68 69 2 (set (reg/v/f:SI 122 [ htim ])
        (reg:SI 137)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3057:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 137)
        (nil)))
(insn 69 2 16 2 (set (reg:SI 138)
        (reg:SI 1 r1 [ PulseWidthPrescaler ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3057:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ PulseWidthPrescaler ])
        (nil)))
(insn 16 69 70 2 (set (reg:SI 125 [ htim_8(D)->Lock ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 122 [ htim ])
                    (const_int 60 [0x3c])) [0 htim_8(D)->Lock+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3066:3 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 70 16 3 2 (set (reg:SI 139)
        (reg:SI 2 r2 [ PulseWidth ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3057:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [ PulseWidth ])
        (nil)))
(insn 3 70 4 2 (set (reg/v:SI 123 [ PulseWidthPrescaler ])
        (reg:SI 138)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3057:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 138)
        (nil)))
(insn 4 3 17 2 (set (reg/v:SI 124 [ PulseWidth ])
        (reg:SI 139)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3057:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 139)
        (nil)))
(insn 17 4 18 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 125 [ htim_8(D)->Lock ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3066:3 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 125 [ htim_8(D)->Lock ])
        (nil)))
(jump_insn 18 17 19 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 67)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3066:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 134217732 (nil)))
 -> 67)
(note 19 18 31 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 31 19 37 3 NOTE_INSN_DELETED)
(note 37 31 20 3 NOTE_INSN_DELETED)
(debug_insn 20 37 21 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3066:3 -1
     (nil))
(debug_insn 21 20 22 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3066:3 -1
     (nil))
(debug_insn 22 21 27 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3069:3 -1
     (nil))
(insn 27 22 23 3 (set (reg/f:SI 114 [ _2 ])
        (mem/f:SI (reg/v/f:SI 122 [ htim ]) [3 htim_8(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3072:16 728 {*thumb2_movsi_vfp}
     (nil))
(insn 23 27 25 3 (set (reg:SI 126)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3069:15 728 {*thumb2_movsi_vfp}
     (nil))
(insn 25 23 26 3 (set (mem/v:QI (plus:SI (reg/v/f:SI 122 [ htim ])
                (const_int 61 [0x3d])) [0 htim_8(D)->State+0 S1 A8])
        (subreg:QI (reg:SI 126) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3069:15 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 126)
        (nil)))
(debug_insn 26 25 28 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3072:3 -1
     (nil))
(insn 28 26 29 3 (set (reg/v:SI 117 [ tmpecr ])
        (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 88 [0x58])) [1 _2->ECR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3072:10 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 29 28 30 3 (var_location:SI tmpecr (reg/v:SI 117 [ tmpecr ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3072:10 -1
     (nil))
(debug_insn 30 29 38 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3074:3 -1
     (nil))
(insn 38 30 73 3 (set (reg:SI 130)
        (ashift:SI (reg/v:SI 124 [ PulseWidth ])
            (const_int 16 [0x10]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3077:24 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg/v:SI 124 [ PulseWidth ])
        (nil)))
(insn 73 38 74 3 (set (reg/v:SI 118 [ tmpecr ])
        (and:SI (reg/v:SI 117 [ tmpecr ])
            (const_int -133693441 [0xfffffffff807ffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3074:10 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 117 [ tmpecr ])
        (nil)))
(insn 74 73 33 3 (set (reg/v:SI 118 [ tmpecr ])
        (and:SI (reg/v:SI 118 [ tmpecr ])
            (const_int -458753 [0xfffffffffff8ffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3074:10 90 {*arm_andsi3_insn}
     (nil))
(debug_insn 33 74 34 3 (var_location:SI tmpecr (reg/v:SI 118 [ tmpecr ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3074:10 -1
     (nil))
(debug_insn 34 33 35 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3076:3 -1
     (nil))
(debug_insn 35 34 36 3 (var_location:SI tmpecr (ior:SI (ashift:SI (reg/v:SI 123 [ PulseWidthPrescaler ])
            (const_int 24 [0x18]))
        (reg/v:SI 118 [ tmpecr ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3076:10 -1
     (nil))
(debug_insn 36 35 39 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3077:3 -1
     (nil))
(insn 39 36 50 3 (set (reg:SI 131)
        (ior:SI (ashift:SI (reg/v:SI 123 [ PulseWidthPrescaler ])
                (const_int 24 [0x18]))
            (reg:SI 130))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3077:10 320 {*orr_shiftsi}
     (expr_list:REG_DEAD (reg:SI 130)
        (expr_list:REG_DEAD (reg/v:SI 123 [ PulseWidthPrescaler ])
            (nil))))
(insn 50 39 40 3 (set (reg:SI 134)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3085:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 40 50 41 3 (set (reg/v:SI 119 [ tmpecr ])
        (ior:SI (reg:SI 131)
            (reg/v:SI 118 [ tmpecr ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3077:10 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 131)
        (expr_list:REG_DEAD (reg/v:SI 118 [ tmpecr ])
            (nil))))
(debug_insn 41 40 42 3 (var_location:SI tmpecr (reg/v:SI 119 [ tmpecr ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3077:10 -1
     (nil))
(debug_insn 42 41 45 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3079:3 -1
     (nil))
(insn 45 42 43 3 (set (reg:SI 132)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3082:15 728 {*thumb2_movsi_vfp}
     (nil))
(insn 43 45 44 3 (set (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 88 [0x58])) [1 _2->ECR+0 S4 A32])
        (reg/v:SI 119 [ tmpecr ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3079:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 119 [ tmpecr ])
        (expr_list:REG_DEAD (reg/f:SI 114 [ _2 ])
            (nil))))
(debug_insn 44 43 6 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3082:3 -1
     (nil))
(insn 6 44 47 3 (set (reg:SI 121 [ <retval> ])
        (reg:SI 134)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3087:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 134)
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
(insn 47 6 48 3 (set (mem/v:QI (plus:SI (reg/v/f:SI 122 [ htim ])
                (const_int 61 [0x3d])) [0 htim_8(D)->State+0 S1 A8])
        (subreg:QI (reg:SI 132) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3082:15 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 132)
        (nil)))
(debug_insn 48 47 49 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3085:3 -1
     (nil))
(debug_insn 49 48 52 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3085:3 -1
     (nil))
(insn 52 49 53 3 (set (mem:QI (plus:SI (reg/v/f:SI 122 [ htim ])
                (const_int 60 [0x3c])) [0 htim_8(D)->Lock+0 S1 A32])
        (subreg:QI (reg:SI 134) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3085:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 122 [ htim ])
        (nil)))
(debug_insn 53 52 54 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3085:3 -1
     (nil))
(debug_insn 54 53 71 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3087:3 -1
     (nil))
(jump_insn 71 54 72 3 (set (pc)
        (label_ref 55)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3087:10 284 {*arm_jump}
     (nil)
 -> 55)
(barrier 72 71 67)
(code_label 67 72 66 4 647 (nil) [1 uses])
(note 66 67 7 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 7 66 55 4 (set (reg:SI 121 [ <retval> ])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3066:3 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 55 7 56 5 646 (nil) [1 uses])
(note 56 55 61 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 61 56 62 5 (set (reg/i:SI 0 r0)
        (reg:SI 121 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3088:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 121 [ <retval> ])
        (nil)))
(insn 62 61 75 5 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3088:1 -1
     (nil))
(note 75 62 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_ConfigSlaveModePreload (HAL_TIMEx_ConfigSlaveModePreload, funcdef_no=369, decl_uid=9562, cgraph_uid=373, symbol_order=372)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs


  r123 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r122 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r120 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r116 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r114 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:45000 MEM:30000


Pass 1 for finding pseudo/allocno costs

    r123: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r122: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r121: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r120: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r119: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r118: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r117: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r116: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r123 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r122 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r120 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r116 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r114 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:45000 MEM:30000

;;   ======================================================
;;   -- basic block 2 from 23 to 21 -- before reload
;;   ======================================================

;;	  0--> b  0: i   7 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   8 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   9 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  23 r122=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i  24 r123=r1                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  10 r113=[r122]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  20 r0=0                                    :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  11 r114=[r113+0x8]                         :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  6--> b  0: i  12 r120=r114&0xfffffffffdffffff            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  13 r116=r120|r123                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  14 [r113+0x8]=r116                         :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  15 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  21 use r0                                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 9
;;   new head = 7
;;   new tail = 21


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_ConfigSlaveModePreload

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,2u} r114={1d,1u} r116={1d,1u} r120={1d,1u} r122={1d,1u} r123={1d,1u} 
;;    total ref usage 50{32d,18u,0e} in 13{13 regular + 0 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 5 3 2 NOTE_INSN_DELETED)
(note 3 2 4 2 NOTE_INSN_DELETED)
(note 4 3 16 2 NOTE_INSN_FUNCTION_BEG)
(note 16 4 7 2 NOTE_INSN_DELETED)
(debug_insn 7 16 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3102:3 -1
     (nil))
(debug_insn 8 7 9 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3103:3 -1
     (nil))
(debug_insn 9 8 23 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3105:3 -1
     (nil))
(insn 23 9 24 2 (set (reg:SI 122)
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3100:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(insn 24 23 10 2 (set (reg:SI 123)
        (reg:SI 1 r1 [ Source ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3100:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ Source ])
        (nil)))
(insn 10 24 20 2 (set (reg/f:SI 113 [ _1 ])
        (mem/f:SI (reg:SI 122) [3 htim_6(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3105:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 122)
        (nil)))
(insn 20 10 11 2 (set (reg/i:SI 0 r0)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3107:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 11 20 12 2 (set (reg:SI 114 [ _2 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 8 [0x8])) [1 _1->SMCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3105:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 12 11 13 2 (set (reg:SI 120)
        (and:SI (reg:SI 114 [ _2 ])
            (const_int -33554433 [0xfffffffffdffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3105:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(insn 13 12 14 2 (set (reg:SI 116 [ _4 ])
        (ior:SI (reg:SI 120)
            (reg:SI 123))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3105:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 123)
        (expr_list:REG_DEAD (reg:SI 120)
            (nil))))
(insn 14 13 15 2 (set (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 8 [0x8])) [1 _1->SMCR+0 S4 A32])
        (reg:SI 116 [ _4 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3105:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
        (expr_list:REG_DEAD (reg/f:SI 113 [ _1 ])
            (nil))))
(debug_insn 15 14 21 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3106:3 -1
     (nil))
(insn 21 15 25 2 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3107:1 -1
     (nil))
(note 25 21 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_EnableSlaveModePreload (HAL_TIMEx_EnableSlaveModePreload, funcdef_no=370, decl_uid=9564, cgraph_uid=374, symbol_order=373)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs


  r119 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r115 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r114 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:45000 MEM:30000


Pass 1 for finding pseudo/allocno costs

    r119: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r118: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r117: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r116: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r119 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r115 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r114 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:45000 MEM:30000

;;   ======================================================
;;   -- basic block 2 from 20 to 18 -- before reload
;;   ======================================================

;;	  0--> b  0: i   6 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   7 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  20 r119=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i  17 r0=0                                    :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i   8 r113=[r119]                             :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i   9 r114=[r113+0x8]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  10 r115=r114|0x1000000                     :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  11 [r113+0x8]=r115                         :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  12 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  18 use r0                                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 8
;;   new head = 6
;;   new tail = 18


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_EnableSlaveModePreload

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,2u} r114={1d,1u} r115={1d,1u} r119={1d,1u} 
;;    total ref usage 45{30d,15u,0e} in 10{10 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 4 3 2 NOTE_INSN_DELETED)
(note 3 2 13 2 NOTE_INSN_FUNCTION_BEG)
(note 13 3 6 2 NOTE_INSN_DELETED)
(debug_insn 6 13 7 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3117:3 -1
     (nil))
(debug_insn 7 6 20 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3119:3 -1
     (nil))
(insn 20 7 17 2 (set (reg:SI 119)
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3115:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(insn 17 20 8 2 (set (reg/i:SI 0 r0)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3121:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 8 17 9 2 (set (reg/f:SI 113 [ _1 ])
        (mem/f:SI (reg:SI 119) [3 htim_5(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3119:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 119)
        (nil)))
(insn 9 8 10 2 (set (reg:SI 114 [ _2 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 8 [0x8])) [1 _1->SMCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3119:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 10 9 11 2 (set (reg:SI 115 [ _3 ])
        (ior:SI (reg:SI 114 [ _2 ])
            (const_int 16777216 [0x1000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3119:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(insn 11 10 12 2 (set (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 8 [0x8])) [1 _1->SMCR+0 S4 A32])
        (reg:SI 115 [ _3 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3119:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (expr_list:REG_DEAD (reg/f:SI 113 [ _1 ])
            (nil))))
(debug_insn 12 11 18 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3120:3 -1
     (nil))
(insn 18 12 21 2 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3121:1 -1
     (nil))
(note 21 18 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_DisableSlaveModePreload (HAL_TIMEx_DisableSlaveModePreload, funcdef_no=371, decl_uid=9566, cgraph_uid=375, symbol_order=374)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs


  r119 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r115 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r114 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:45000 MEM:30000


Pass 1 for finding pseudo/allocno costs

    r119: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r118: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r117: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r116: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r119 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r115 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r114 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:45000 MEM:30000

;;   ======================================================
;;   -- basic block 2 from 20 to 18 -- before reload
;;   ======================================================

;;	  0--> b  0: i   6 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   7 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  20 r119=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i  17 r0=0                                    :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i   8 r113=[r119]                             :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i   9 r114=[r113+0x8]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  10 r115=r114&0xfffffffffeffffff            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  11 [r113+0x8]=r115                         :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  12 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  18 use r0                                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 8
;;   new head = 6
;;   new tail = 18


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_DisableSlaveModePreload

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,2u} r114={1d,1u} r115={1d,1u} r119={1d,1u} 
;;    total ref usage 45{30d,15u,0e} in 10{10 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 4 3 2 NOTE_INSN_DELETED)
(note 3 2 13 2 NOTE_INSN_FUNCTION_BEG)
(note 13 3 6 2 NOTE_INSN_DELETED)
(debug_insn 6 13 7 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3131:3 -1
     (nil))
(debug_insn 7 6 20 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3133:3 -1
     (nil))
(insn 20 7 17 2 (set (reg:SI 119)
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3129:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(insn 17 20 8 2 (set (reg/i:SI 0 r0)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3135:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 8 17 9 2 (set (reg/f:SI 113 [ _1 ])
        (mem/f:SI (reg:SI 119) [3 htim_5(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3133:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 119)
        (nil)))
(insn 9 8 10 2 (set (reg:SI 114 [ _2 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 8 [0x8])) [1 _1->SMCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3133:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 10 9 11 2 (set (reg:SI 115 [ _3 ])
        (and:SI (reg:SI 114 [ _2 ])
            (const_int -16777217 [0xfffffffffeffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3133:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(insn 11 10 12 2 (set (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 8 [0x8])) [1 _1->SMCR+0 S4 A32])
        (reg:SI 115 [ _3 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3133:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (expr_list:REG_DEAD (reg/f:SI 113 [ _1 ])
            (nil))))
(debug_insn 12 11 18 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3134:3 -1
     (nil))
(insn 18 12 21 2 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3135:1 -1
     (nil))
(note 21 18 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_EnableDeadTimePreload (HAL_TIMEx_EnableDeadTimePreload, funcdef_no=372, decl_uid=9568, cgraph_uid=376, symbol_order=375)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs


  r119 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r115 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r114 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:45000 MEM:30000


Pass 1 for finding pseudo/allocno costs

    r119: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r118: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r117: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r116: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r119 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r115 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r114 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:45000 MEM:30000

;;   ======================================================
;;   -- basic block 2 from 20 to 18 -- before reload
;;   ======================================================

;;	  0--> b  0: i   6 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   7 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  20 r119=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i  17 r0=0                                    :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i   8 r113=[r119]                             :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i   9 r114=[r113+0x54]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  10 r115=r114|0x20000                       :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  11 [r113+0x54]=r115                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  12 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  18 use r0                                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 8
;;   new head = 6
;;   new tail = 18


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_EnableDeadTimePreload

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,2u} r114={1d,1u} r115={1d,1u} r119={1d,1u} 
;;    total ref usage 45{30d,15u,0e} in 10{10 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 4 3 2 NOTE_INSN_DELETED)
(note 3 2 13 2 NOTE_INSN_FUNCTION_BEG)
(note 13 3 6 2 NOTE_INSN_DELETED)
(debug_insn 6 13 7 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3145:3 -1
     (nil))
(debug_insn 7 6 20 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3147:3 -1
     (nil))
(insn 20 7 17 2 (set (reg:SI 119)
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3143:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(insn 17 20 8 2 (set (reg/i:SI 0 r0)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3149:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 8 17 9 2 (set (reg/f:SI 113 [ _1 ])
        (mem/f:SI (reg:SI 119) [3 htim_5(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3147:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 119)
        (nil)))
(insn 9 8 10 2 (set (reg:SI 114 [ _2 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 84 [0x54])) [1 _1->DTR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3147:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 10 9 11 2 (set (reg:SI 115 [ _3 ])
        (ior:SI (reg:SI 114 [ _2 ])
            (const_int 131072 [0x20000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3147:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(insn 11 10 12 2 (set (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 84 [0x54])) [1 _1->DTR2+0 S4 A32])
        (reg:SI 115 [ _3 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3147:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (expr_list:REG_DEAD (reg/f:SI 113 [ _1 ])
            (nil))))
(debug_insn 12 11 18 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3148:3 -1
     (nil))
(insn 18 12 21 2 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3149:1 -1
     (nil))
(note 21 18 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_DisableDeadTimePreload (HAL_TIMEx_DisableDeadTimePreload, funcdef_no=373, decl_uid=9570, cgraph_uid=377, symbol_order=376)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs


  r119 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r115 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r114 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:45000 MEM:30000


Pass 1 for finding pseudo/allocno costs

    r119: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r118: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r117: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r116: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r119 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r115 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r114 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:45000 MEM:30000

;;   ======================================================
;;   -- basic block 2 from 20 to 18 -- before reload
;;   ======================================================

;;	  0--> b  0: i   6 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   7 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  20 r119=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i  17 r0=0                                    :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i   8 r113=[r119]                             :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i   9 r114=[r113+0x54]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  10 r115=r114&0xfffffffffffdffff            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  11 [r113+0x54]=r115                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  12 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  18 use r0                                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 8
;;   new head = 6
;;   new tail = 18


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_DisableDeadTimePreload

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,2u} r114={1d,1u} r115={1d,1u} r119={1d,1u} 
;;    total ref usage 45{30d,15u,0e} in 10{10 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 4 3 2 NOTE_INSN_DELETED)
(note 3 2 13 2 NOTE_INSN_FUNCTION_BEG)
(note 13 3 6 2 NOTE_INSN_DELETED)
(debug_insn 6 13 7 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3159:3 -1
     (nil))
(debug_insn 7 6 20 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3161:3 -1
     (nil))
(insn 20 7 17 2 (set (reg:SI 119)
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3157:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(insn 17 20 8 2 (set (reg/i:SI 0 r0)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3163:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 8 17 9 2 (set (reg/f:SI 113 [ _1 ])
        (mem/f:SI (reg:SI 119) [3 htim_5(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3161:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 119)
        (nil)))
(insn 9 8 10 2 (set (reg:SI 114 [ _2 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 84 [0x54])) [1 _1->DTR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3161:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 10 9 11 2 (set (reg:SI 115 [ _3 ])
        (and:SI (reg:SI 114 [ _2 ])
            (const_int -131073 [0xfffffffffffdffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3161:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(insn 11 10 12 2 (set (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 84 [0x54])) [1 _1->DTR2+0 S4 A32])
        (reg:SI 115 [ _3 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3161:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (expr_list:REG_DEAD (reg/f:SI 113 [ _1 ])
            (nil))))
(debug_insn 12 11 18 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3162:3 -1
     (nil))
(insn 18 12 21 2 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3163:1 -1
     (nil))
(note 21 18 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_ConfigDeadTime (HAL_TIMEx_ConfigDeadTime, funcdef_no=374, decl_uid=9573, cgraph_uid=378, symbol_order=377)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs


  r123 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r122 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r120 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r116 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r114 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:45000 MEM:30000


Pass 1 for finding pseudo/allocno costs

    r123: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r122: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r121: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r120: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r119: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r118: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r117: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r116: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r123 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r122 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r120 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r116 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r114 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:45000 MEM:30000

;;   ======================================================
;;   -- basic block 2 from 23 to 21 -- before reload
;;   ======================================================

;;	  0--> b  0: i   7 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   8 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   9 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  23 r122=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i  24 r123=r1                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  10 r113=[r122]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  20 r0=0                                    :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  11 r114=[r113+0x44]                        :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  6--> b  0: i  12 r120=r114&0xffffffffffffff00            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  13 r116=r120|r123                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  14 [r113+0x44]=r116                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  15 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  21 use r0                                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 9
;;   new head = 7
;;   new tail = 21


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_ConfigDeadTime

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,2u} r114={1d,1u} r116={1d,1u} r120={1d,1u} r122={1d,1u} r123={1d,1u} 
;;    total ref usage 50{32d,18u,0e} in 13{13 regular + 0 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 5 3 2 NOTE_INSN_DELETED)
(note 3 2 4 2 NOTE_INSN_DELETED)
(note 4 3 16 2 NOTE_INSN_FUNCTION_BEG)
(note 16 4 7 2 NOTE_INSN_DELETED)
(debug_insn 7 16 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3175:3 -1
     (nil))
(debug_insn 8 7 9 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3176:3 -1
     (nil))
(debug_insn 9 8 23 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3178:3 -1
     (nil))
(insn 23 9 24 2 (set (reg:SI 122)
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3173:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(insn 24 23 10 2 (set (reg:SI 123)
        (reg:SI 1 r1 [ Deadtime ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3173:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ Deadtime ])
        (nil)))
(insn 10 24 20 2 (set (reg/f:SI 113 [ _1 ])
        (mem/f:SI (reg:SI 122) [3 htim_6(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3178:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 122)
        (nil)))
(insn 20 10 11 2 (set (reg/i:SI 0 r0)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3180:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 11 20 12 2 (set (reg:SI 114 [ _2 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 68 [0x44])) [1 _1->BDTR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3178:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 12 11 13 2 (set (reg:SI 120)
        (and:SI (reg:SI 114 [ _2 ])
            (const_int -256 [0xffffffffffffff00]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3178:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(insn 13 12 14 2 (set (reg:SI 116 [ _4 ])
        (ior:SI (reg:SI 120)
            (reg:SI 123))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3178:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 123)
        (expr_list:REG_DEAD (reg:SI 120)
            (nil))))
(insn 14 13 15 2 (set (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 68 [0x44])) [1 _1->BDTR+0 S4 A32])
        (reg:SI 116 [ _4 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3178:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
        (expr_list:REG_DEAD (reg/f:SI 113 [ _1 ])
            (nil))))
(debug_insn 15 14 21 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3179:3 -1
     (nil))
(insn 21 15 25 2 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3180:1 -1
     (nil))
(note 25 21 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_ConfigAsymmetricalDeadTime (HAL_TIMEx_ConfigAsymmetricalDeadTime, funcdef_no=375, decl_uid=9576, cgraph_uid=379, symbol_order=378)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs


  r123 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r122 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r120 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r116 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r114 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:45000 MEM:30000


Pass 1 for finding pseudo/allocno costs

    r123: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r122: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r121: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r120: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r119: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r118: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r117: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r116: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r123 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r122 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r120 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r116 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r114 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:45000 MEM:30000

;;   ======================================================
;;   -- basic block 2 from 23 to 21 -- before reload
;;   ======================================================

;;	  0--> b  0: i   7 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   8 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   9 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  23 r122=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i  24 r123=r1                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  10 r113=[r122]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  20 r0=0                                    :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  11 r114=[r113+0x54]                        :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  6--> b  0: i  12 r120=r114&0xffffffffffffff00            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  13 r116=r120|r123                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  14 [r113+0x54]=r116                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  15 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  21 use r0                                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 9
;;   new head = 7
;;   new tail = 21


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_ConfigAsymmetricalDeadTime

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,2u} r114={1d,1u} r116={1d,1u} r120={1d,1u} r122={1d,1u} r123={1d,1u} 
;;    total ref usage 50{32d,18u,0e} in 13{13 regular + 0 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 5 3 2 NOTE_INSN_DELETED)
(note 3 2 4 2 NOTE_INSN_DELETED)
(note 4 3 16 2 NOTE_INSN_FUNCTION_BEG)
(note 16 4 7 2 NOTE_INSN_DELETED)
(debug_insn 7 16 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3192:3 -1
     (nil))
(debug_insn 8 7 9 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3193:3 -1
     (nil))
(debug_insn 9 8 23 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3195:3 -1
     (nil))
(insn 23 9 24 2 (set (reg:SI 122)
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3190:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(insn 24 23 10 2 (set (reg:SI 123)
        (reg:SI 1 r1 [ FallingDeadtime ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3190:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ FallingDeadtime ])
        (nil)))
(insn 10 24 20 2 (set (reg/f:SI 113 [ _1 ])
        (mem/f:SI (reg:SI 122) [3 htim_6(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3195:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 122)
        (nil)))
(insn 20 10 11 2 (set (reg/i:SI 0 r0)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3197:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 11 20 12 2 (set (reg:SI 114 [ _2 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 84 [0x54])) [1 _1->DTR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3195:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 12 11 13 2 (set (reg:SI 120)
        (and:SI (reg:SI 114 [ _2 ])
            (const_int -256 [0xffffffffffffff00]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3195:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(insn 13 12 14 2 (set (reg:SI 116 [ _4 ])
        (ior:SI (reg:SI 120)
            (reg:SI 123))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3195:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 123)
        (expr_list:REG_DEAD (reg:SI 120)
            (nil))))
(insn 14 13 15 2 (set (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 84 [0x54])) [1 _1->DTR2+0 S4 A32])
        (reg:SI 116 [ _4 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3195:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
        (expr_list:REG_DEAD (reg/f:SI 113 [ _1 ])
            (nil))))
(debug_insn 15 14 21 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3196:3 -1
     (nil))
(insn 21 15 25 2 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3197:1 -1
     (nil))
(note 25 21 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_EnableAsymmetricalDeadTime (HAL_TIMEx_EnableAsymmetricalDeadTime, funcdef_no=376, decl_uid=9578, cgraph_uid=380, symbol_order=379)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs


  r119 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r115 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r114 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:45000 MEM:30000


Pass 1 for finding pseudo/allocno costs

    r119: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r118: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r117: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r116: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r119 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r115 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r114 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:45000 MEM:30000

;;   ======================================================
;;   -- basic block 2 from 20 to 18 -- before reload
;;   ======================================================

;;	  0--> b  0: i   6 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   7 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  20 r119=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i  17 r0=0                                    :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i   8 r113=[r119]                             :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i   9 r114=[r113+0x54]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  10 r115=r114|0x10000                       :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  11 [r113+0x54]=r115                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  12 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  18 use r0                                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 8
;;   new head = 6
;;   new tail = 18


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_EnableAsymmetricalDeadTime

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,2u} r114={1d,1u} r115={1d,1u} r119={1d,1u} 
;;    total ref usage 45{30d,15u,0e} in 10{10 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 4 3 2 NOTE_INSN_DELETED)
(note 3 2 13 2 NOTE_INSN_FUNCTION_BEG)
(note 13 3 6 2 NOTE_INSN_DELETED)
(debug_insn 6 13 7 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3207:3 -1
     (nil))
(debug_insn 7 6 20 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3209:3 -1
     (nil))
(insn 20 7 17 2 (set (reg:SI 119)
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3205:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(insn 17 20 8 2 (set (reg/i:SI 0 r0)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3211:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 8 17 9 2 (set (reg/f:SI 113 [ _1 ])
        (mem/f:SI (reg:SI 119) [3 htim_5(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3209:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 119)
        (nil)))
(insn 9 8 10 2 (set (reg:SI 114 [ _2 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 84 [0x54])) [1 _1->DTR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3209:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 10 9 11 2 (set (reg:SI 115 [ _3 ])
        (ior:SI (reg:SI 114 [ _2 ])
            (const_int 65536 [0x10000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3209:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(insn 11 10 12 2 (set (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 84 [0x54])) [1 _1->DTR2+0 S4 A32])
        (reg:SI 115 [ _3 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3209:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (expr_list:REG_DEAD (reg/f:SI 113 [ _1 ])
            (nil))))
(debug_insn 12 11 18 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3210:3 -1
     (nil))
(insn 18 12 21 2 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3211:1 -1
     (nil))
(note 21 18 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_DisableAsymmetricalDeadTime (HAL_TIMEx_DisableAsymmetricalDeadTime, funcdef_no=377, decl_uid=9580, cgraph_uid=381, symbol_order=380)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs


  r119 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r115 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r114 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:45000 MEM:30000


Pass 1 for finding pseudo/allocno costs

    r119: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r118: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r117: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r116: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r119 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r115 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r114 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:45000 MEM:30000

;;   ======================================================
;;   -- basic block 2 from 20 to 18 -- before reload
;;   ======================================================

;;	  0--> b  0: i   6 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   7 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  20 r119=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i  17 r0=0                                    :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i   8 r113=[r119]                             :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i   9 r114=[r113+0x54]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  10 r115=r114&0xfffffffffffeffff            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  11 [r113+0x54]=r115                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  12 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  18 use r0                                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 8
;;   new head = 6
;;   new tail = 18


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_DisableAsymmetricalDeadTime

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,2u} r114={1d,1u} r115={1d,1u} r119={1d,1u} 
;;    total ref usage 45{30d,15u,0e} in 10{10 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 4 3 2 NOTE_INSN_DELETED)
(note 3 2 13 2 NOTE_INSN_FUNCTION_BEG)
(note 13 3 6 2 NOTE_INSN_DELETED)
(debug_insn 6 13 7 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3221:3 -1
     (nil))
(debug_insn 7 6 20 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3223:3 -1
     (nil))
(insn 20 7 17 2 (set (reg:SI 119)
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3219:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(insn 17 20 8 2 (set (reg/i:SI 0 r0)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3225:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 8 17 9 2 (set (reg/f:SI 113 [ _1 ])
        (mem/f:SI (reg:SI 119) [3 htim_5(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3223:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 119)
        (nil)))
(insn 9 8 10 2 (set (reg:SI 114 [ _2 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 84 [0x54])) [1 _1->DTR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3223:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 10 9 11 2 (set (reg:SI 115 [ _3 ])
        (and:SI (reg:SI 114 [ _2 ])
            (const_int -65537 [0xfffffffffffeffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3223:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(insn 11 10 12 2 (set (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 84 [0x54])) [1 _1->DTR2+0 S4 A32])
        (reg:SI 115 [ _3 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3223:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (expr_list:REG_DEAD (reg/f:SI 113 [ _1 ])
            (nil))))
(debug_insn 12 11 18 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3224:3 -1
     (nil))
(insn 18 12 21 2 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3225:1 -1
     (nil))
(note 21 18 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_ConfigEncoderIndex (HAL_TIMEx_ConfigEncoderIndex, funcdef_no=378, decl_uid=9583, cgraph_uid=382, symbol_order=381)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 6 n_edges 6 count 6 (    1)


HAL_TIMEx_ConfigEncoderIndex

Dataflow summary:
def_info->table_size = 135, use_info->table_size = 62
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={4d,4u} r1={3d,2u} r2={3d,1u} r3={3d,1u} r7={1d,5u} r12={2d} r13={1d,6u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={3d,2u} r101={1d} r102={1d,5u} r103={1d,4u} r104={1d} r105={1d} r106={1d} r118={1d,2u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r126={1d,1u} r127={1d,1u} r129={2d,1u} r130={1d,5u} r131={1d,6u} r132={1d,1u} r133={1d,1u} r139={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,1u} r143={1d,1u} r144={1d,2u} r147={1d,1u} r148={1d,1u} 
;;    total ref usage 193{133d,60u,0e} in 51{50 regular + 1 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d3(0){ }d6(1){ }d9(2){ }d12(3){ }d13(7){ }d16(13){ }d18(14){ }d21(16){ }d23(17){ }d25(18){ }d27(19){ }d29(20){ }d31(21){ }d33(22){ }d35(23){ }d37(24){ }d39(25){ }d41(26){ }d43(27){ }d45(28){ }d47(29){ }d49(30){ }d51(31){ }d108(102){ }d109(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 4 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 130 131 132 147 148
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 130 131 132 147 148
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 131
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 131

( 2 )->[3]->( 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u9(7){ }u10(13){ }u11(102){ }u12(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 131
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 131
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 118 119 120 121 126 127 129 133 139 140 141 142 143 144
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 131
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 100 [cc] 118 119 120 121 126 127 129 133 139 140 141 142 143 144
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129

( 2 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u48(7){ }u49(13){ }u50(102){ }u51(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 129
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 129
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129

( 4 3 )->[5]->( 1 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u52(7){ }u53(13){ }u54(102){ }u55(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 5 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u58(0){ }u59(7){ }u60(13){ }u61(102){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 22 to worklist
  Adding insn 84 to worklist
  Adding insn 60 to worklist
  Adding insn 55 to worklist
  Adding insn 41 to worklist
  Adding insn 38 to worklist
  Adding insn 27 to worklist
  Adding insn 70 to worklist
Finished finding needed instructions:
processing block 5 lr out =  0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 69 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129
  Adding insn 8 to worklist
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129
  Adding insn 7 to worklist
  Adding insn 58 to worklist
  Adding insn 54 to worklist
  Adding insn 53 to worklist
  Adding insn 52 to worklist
  Adding insn 51 to worklist
  Adding insn 50 to worklist
  Adding insn 81 to worklist
  Adding insn 80 to worklist
  Adding insn 44 to worklist
  Adding insn 43 to worklist
  Adding insn 42 to worklist
  Adding insn 40 to worklist
  Adding insn 37 to worklist
  Adding insn 36 to worklist
  Adding insn 35 to worklist
  Adding insn 34 to worklist
  Adding insn 25 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 131
  Adding insn 21 to worklist
  Adding insn 20 to worklist
  Adding insn 3 to worklist
  Adding insn 83 to worklist
  Adding insn 2 to worklist
  Adding insn 82 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 6 n_edges 6 count 6 (    1)

Pass 0 for finding pseudo/allocno costs


  r148 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r147 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r144 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:12400
  r143 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:23250 VFP_LO_REGS:23250 ALL_REGS:23250 MEM:15500
  r142 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:23250 VFP_LO_REGS:23250 ALL_REGS:23250 MEM:15500
  r141 costs: LO_REGS:0 HI_REGS:1550 CALLER_SAVE_REGS:1550 EVEN_REG:1550 GENERAL_REGS:1550 VFP_D0_D7_REGS:23250 VFP_LO_REGS:23250 ALL_REGS:23250 MEM:15500
  r140 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:23250 VFP_LO_REGS:23250 ALL_REGS:23250 MEM:15500
  r139 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:23250 VFP_LO_REGS:23250 ALL_REGS:23250 MEM:15500
  r133 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:11625
  r132 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r131 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:79750 VFP_LO_REGS:79750 ALL_REGS:79750 MEM:47500
  r130 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:71500 VFP_LO_REGS:71500 ALL_REGS:71500 MEM:42000
  r129 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25886 VFP_LO_REGS:25886 ALL_REGS:25886 MEM:11895
  r127 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:23250 VFP_LO_REGS:23250 ALL_REGS:23250 MEM:15500
  r126 costs: LO_REGS:0 HI_REGS:1550 CALLER_SAVE_REGS:1550 EVEN_REG:1550 GENERAL_REGS:1550 VFP_D0_D7_REGS:23250 VFP_LO_REGS:23250 ALL_REGS:23250 MEM:15500
  r121 costs: LO_REGS:0 HI_REGS:1550 CALLER_SAVE_REGS:1550 EVEN_REG:1550 GENERAL_REGS:1550 VFP_D0_D7_REGS:23250 VFP_LO_REGS:23250 ALL_REGS:23250 MEM:15500
  r120 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:23250 VFP_LO_REGS:23250 ALL_REGS:23250 MEM:15500
  r119 costs: LO_REGS:0 HI_REGS:1550 CALLER_SAVE_REGS:1550 EVEN_REG:1550 GENERAL_REGS:1550 VFP_D0_D7_REGS:23250 VFP_LO_REGS:23250 ALL_REGS:23250 MEM:15500
  r118 costs: LO_REGS:0 HI_REGS:1550 CALLER_SAVE_REGS:1550 EVEN_REG:1550 GENERAL_REGS:1550 VFP_D0_D7_REGS:34875 VFP_LO_REGS:34875 ALL_REGS:34875 MEM:23250


Pass 1 for finding pseudo/allocno costs

    r148: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r147: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r146: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r145: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r144: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r143: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r142: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r141: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r140: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r139: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r138: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r137: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r136: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r135: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r134: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r133: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r132: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r131: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r130: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r129: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r128: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r127: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r126: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r125: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r124: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r123: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r122: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r121: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r120: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r119: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r118: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r116: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r115: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r114: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r113: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r148 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r147 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r144 costs: GENERAL_REGS:0 MEM:23250
  r143 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:23250 VFP_LO_REGS:23250 ALL_REGS:23250 MEM:15500
  r142 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:23250 VFP_LO_REGS:23250 ALL_REGS:23250 MEM:15500
  r141 costs: LO_REGS:0 HI_REGS:1550 CALLER_SAVE_REGS:1550 EVEN_REG:1550 GENERAL_REGS:1550 VFP_D0_D7_REGS:23250 VFP_LO_REGS:23250 ALL_REGS:23250 MEM:15500
  r140 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:23250 VFP_LO_REGS:23250 ALL_REGS:23250 MEM:15500
  r139 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:23250 VFP_LO_REGS:23250 ALL_REGS:23250 MEM:15500
  r133 costs: GENERAL_REGS:0 MEM:15500
  r132 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r131 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:84750 VFP_LO_REGS:84750 ALL_REGS:84750 MEM:56500
  r130 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:76500 VFP_LO_REGS:76500 ALL_REGS:76500 MEM:51000
  r129 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:44985 VFP_LO_REGS:44985 ALL_REGS:29985 MEM:29990
  r127 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:23250 VFP_LO_REGS:23250 ALL_REGS:23250 MEM:15500
  r126 costs: LO_REGS:0 HI_REGS:1550 CALLER_SAVE_REGS:1550 EVEN_REG:1550 GENERAL_REGS:1550 VFP_D0_D7_REGS:23250 VFP_LO_REGS:23250 ALL_REGS:23250 MEM:15500
  r121 costs: LO_REGS:0 HI_REGS:1550 CALLER_SAVE_REGS:1550 EVEN_REG:1550 GENERAL_REGS:1550 VFP_D0_D7_REGS:23250 VFP_LO_REGS:23250 ALL_REGS:23250 MEM:15500
  r120 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:23250 VFP_LO_REGS:23250 ALL_REGS:23250 MEM:15500
  r119 costs: LO_REGS:0 HI_REGS:1550 CALLER_SAVE_REGS:1550 EVEN_REG:1550 GENERAL_REGS:1550 VFP_D0_D7_REGS:23250 VFP_LO_REGS:23250 ALL_REGS:23250 MEM:15500
  r118 costs: LO_REGS:0 HI_REGS:1550 CALLER_SAVE_REGS:1550 EVEN_REG:1550 GENERAL_REGS:1550 VFP_D0_D7_REGS:34875 VFP_LO_REGS:34875 ALL_REGS:34875 MEM:23250

;;   ======================================================
;;   -- basic block 2 from 82 to 22 -- before reload
;;   ======================================================

;;	  0--> b  0: i  11 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  12 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  13 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  14 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  15 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  16 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  17 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  18 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  19 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  82 r147=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i   2 r130=r147                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  83 r148=r1                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  20 r132=zxn([r130+0x3c])                   :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i   3 r131=r148                               :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  5--> b  0: i  21 cc=cmp(r132,0x1)                        :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  22 pc={(cc==0)?L75:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 6
;;   new head = 11
;;   new tail = 22

;;   ======================================================
;;   -- basic block 3 from 24 to 84 -- before reload
;;   ======================================================

;;	  0--> b  0: i  24 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  25 r133=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  27 [r130+0x3c]=r133#0                      :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  28 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  29 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  34 r3=[r131+0x8]                           :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  35 r2=[r131]                               :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  36 r1=[r131+0x4]                           :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  37 r0=[r130]                               :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  38 {call [`TIM_ETR_SetConfig'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+0(-4)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  39 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  40 r118=[r130]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  43 r121=[r131+0x14]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  44 r139=zxn([r131+0xc])                    :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  50 r141=[r131+0x10]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i  51 r140=r121|r141                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 13--> b  0: i  41 r119=[r118+0x58]                        :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	 14--> b  0: i  80 cc=cmp(r139,0x1)                        :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 15--> b  0: i  81 r127={(cc==0)?0x20:0}                   :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 16--> b  0: i  52 r142=r140|r127                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 17--> b  0: i  42 r120=r119&0xffffffffffffff19            :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	 18--> b  0: i  53 r143=r142|r120                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 19--> b  0: i  58 r144=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 20--> b  0: i  54 r126=r143|0x1                           :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	 21--> b  0: i  55 [r118+0x58]=r126                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	 21--> b  0: i  56 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 21--> b  0: i  57 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 22--> b  0: i   7 r129=r144                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 23--> b  0: i  60 [r130+0x3c]=r144#0                      :cortex_m4_a:@GENERAL_REGS+0(-1)@VFP_LO_REGS+0(0)
;;	 23--> b  0: i  61 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 23--> b  0: i  62 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 24--> b  0: i  84 pc=L63                                  :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 24
;;   new head = 24
;;   new tail = 84

;;   ======================================================
;;   -- basic block 4 from 8 to 8 -- before reload
;;   ======================================================

;;	  0--> b  0: i   8 r129=0x2                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 8
;;   new tail = 8

;;   ======================================================
;;   -- basic block 5 from 69 to 70 -- before reload
;;   ======================================================

;;	  0--> b  0: i  69 r0=r129                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  70 use r0                                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 69
;;   new tail = 70


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_ConfigEncoderIndex

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={4d,4u} r1={3d,2u} r2={3d,1u} r3={3d,1u} r7={1d,5u} r12={2d} r13={1d,6u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={3d,2u} r101={1d} r102={1d,5u} r103={1d,4u} r104={1d} r105={1d} r106={1d} r118={1d,2u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r126={1d,1u} r127={1d,1u} r129={2d,1u} r130={1d,5u} r131={1d,6u} r132={1d,1u} r133={1d,1u} r139={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,1u} r143={1d,1u} r144={1d,2u} r147={1d,1u} r148={1d,1u} 
;;    total ref usage 193{133d,60u,0e} in 51{50 regular + 1 call} insns.
(note 1 0 9 NOTE_INSN_DELETED)
(note 9 1 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 4 9 11 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 11 4 12 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3240:3 -1
     (nil))
(debug_insn 12 11 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3241:3 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3242:3 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3243:3 -1
     (nil))
(debug_insn 15 14 16 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3244:3 -1
     (nil))
(debug_insn 16 15 17 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3245:3 -1
     (nil))
(debug_insn 17 16 18 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3246:3 -1
     (nil))
(debug_insn 18 17 19 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3249:3 -1
     (nil))
(debug_insn 19 18 82 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3249:3 -1
     (nil))
(insn 82 19 2 2 (set (reg:SI 147)
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3238:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(insn 2 82 83 2 (set (reg/v/f:SI 130 [ htim ])
        (reg:SI 147)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3238:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 147)
        (nil)))
(insn 83 2 20 2 (set (reg:SI 148)
        (reg:SI 1 r1 [ sEncoderIndexConfig ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3238:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ sEncoderIndexConfig ])
        (nil)))
(insn 20 83 3 2 (set (reg:SI 132 [ htim_20(D)->Lock ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 130 [ htim ])
                    (const_int 60 [0x3c])) [0 htim_20(D)->Lock+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3249:3 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 3 20 21 2 (set (reg/v/f:SI 131 [ sEncoderIndexConfig ])
        (reg:SI 148)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3238:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 148)
        (nil)))
(insn 21 3 22 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 132 [ htim_20(D)->Lock ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3249:3 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 132 [ htim_20(D)->Lock ])
        (nil)))
(jump_insn 22 21 23 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 75)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3249:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 241377164 (nil)))
 -> 75)
(note 23 22 30 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 30 23 31 3 NOTE_INSN_DELETED)
(note 31 30 32 3 NOTE_INSN_DELETED)
(note 32 31 33 3 NOTE_INSN_DELETED)
(note 33 32 24 3 NOTE_INSN_DELETED)
(debug_insn 24 33 25 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3249:3 -1
     (nil))
(insn 25 24 27 3 (set (reg:SI 133)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3249:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 27 25 28 3 (set (mem:QI (plus:SI (reg/v/f:SI 130 [ htim ])
                (const_int 60 [0x3c])) [0 htim_20(D)->Lock+0 S1 A32])
        (subreg:QI (reg:SI 133) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3249:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 133)
        (nil)))
(debug_insn 28 27 29 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3249:3 -1
     (nil))
(debug_insn 29 28 34 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3252:3 -1
     (nil))
(insn 34 29 35 3 (set (reg:SI 3 r3)
        (mem:SI (plus:SI (reg/v/f:SI 131 [ sEncoderIndexConfig ])
                (const_int 8 [0x8])) [1 sEncoderIndexConfig_22(D)->Filter+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3252:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 35 34 36 3 (set (reg:SI 2 r2)
        (mem:SI (reg/v/f:SI 131 [ sEncoderIndexConfig ]) [1 sEncoderIndexConfig_22(D)->Polarity+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3252:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 36 35 37 3 (set (reg:SI 1 r1)
        (mem:SI (plus:SI (reg/v/f:SI 131 [ sEncoderIndexConfig ])
                (const_int 4 [0x4])) [1 sEncoderIndexConfig_22(D)->Prescaler+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3252:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 37 36 38 3 (set (reg:SI 0 r0)
        (mem/f:SI (reg/v/f:SI 130 [ htim ]) [3 htim_20(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3252:3 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 38 37 39 3 (parallel [
            (call (mem:SI (symbol_ref:SI ("TIM_ETR_SetConfig") [flags 0x41]  <function_decl 0000000006bc6d00 TIM_ETR_SetConfig>) [0 TIM_ETR_SetConfig S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3252:3 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_CALL_DECL (symbol_ref:SI ("TIM_ETR_SetConfig") [flags 0x41]  <function_decl 0000000006bc6d00 TIM_ETR_SetConfig>)
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (nil)))))))
(debug_insn 39 38 40 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3258:3 -1
     (nil))
(insn 40 39 43 3 (set (reg/f:SI 118 [ _6 ])
        (mem/f:SI (reg/v/f:SI 130 [ htim ]) [3 htim_20(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3258:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 43 40 44 3 (set (reg:SI 121 [ _9 ])
        (mem:SI (plus:SI (reg/v/f:SI 131 [ sEncoderIndexConfig ])
                (const_int 20 [0x14])) [1 sEncoderIndexConfig_22(D)->Direction+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3258:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 44 43 50 3 (set (reg:SI 139 [ sEncoderIndexConfig_22(D)->FirstIndexEnable ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 131 [ sEncoderIndexConfig ])
                    (const_int 12 [0xc])) [0 sEncoderIndexConfig_22(D)->FirstIndexEnable+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3258:3 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 50 44 51 3 (set (reg:SI 141 [ sEncoderIndexConfig_22(D)->Position ])
        (mem:SI (plus:SI (reg/v/f:SI 131 [ sEncoderIndexConfig ])
                (const_int 16 [0x10])) [1 sEncoderIndexConfig_22(D)->Position+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3258:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 131 [ sEncoderIndexConfig ])
        (nil)))
(insn 51 50 41 3 (set (reg:SI 140)
        (ior:SI (reg:SI 121 [ _9 ])
            (reg:SI 141 [ sEncoderIndexConfig_22(D)->Position ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3258:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 141 [ sEncoderIndexConfig_22(D)->Position ])
        (expr_list:REG_DEAD (reg:SI 121 [ _9 ])
            (nil))))
(insn 41 51 80 3 (set (reg:SI 119 [ _7 ])
        (mem/v:SI (plus:SI (reg/f:SI 118 [ _6 ])
                (const_int 88 [0x58])) [1 _6->ECR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3258:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 80 41 81 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 139 [ sEncoderIndexConfig_22(D)->FirstIndexEnable ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3258:3 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 139 [ sEncoderIndexConfig_22(D)->FirstIndexEnable ])
        (nil)))
(insn 81 80 52 3 (set (reg:SI 127 [ iftmp.73_17 ])
        (if_then_else:SI (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (const_int 32 [0x20])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3258:3 986 {*thumb2_movsicc_insn}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (nil)))
(insn 52 81 42 3 (set (reg:SI 142)
        (ior:SI (reg:SI 140)
            (reg:SI 127 [ iftmp.73_17 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3258:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 140)
        (expr_list:REG_DEAD (reg:SI 127 [ iftmp.73_17 ])
            (nil))))
(insn 42 52 53 3 (set (reg:SI 120 [ _8 ])
        (and:SI (reg:SI 119 [ _7 ])
            (const_int -231 [0xffffffffffffff19]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3258:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 119 [ _7 ])
        (nil)))
(insn 53 42 58 3 (set (reg:SI 143)
        (ior:SI (reg:SI 142)
            (reg:SI 120 [ _8 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3258:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 142)
        (expr_list:REG_DEAD (reg:SI 120 [ _8 ])
            (nil))))
(insn 58 53 54 3 (set (reg:SI 144)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3265:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 54 58 55 3 (set (reg:SI 126 [ _15 ])
        (ior:SI (reg:SI 143)
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3258:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 143)
        (nil)))
(insn 55 54 56 3 (set (mem/v:SI (plus:SI (reg/f:SI 118 [ _6 ])
                (const_int 88 [0x58])) [1 _6->ECR+0 S4 A32])
        (reg:SI 126 [ _15 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3258:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 126 [ _15 ])
        (expr_list:REG_DEAD (reg/f:SI 118 [ _6 ])
            (nil))))
(debug_insn 56 55 57 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3265:3 -1
     (nil))
(debug_insn 57 56 7 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3265:3 -1
     (nil))
(insn 7 57 60 3 (set (reg:SI 129 [ <retval> ])
        (reg:SI 144)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3267:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 144)
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
(insn 60 7 61 3 (set (mem:QI (plus:SI (reg/v/f:SI 130 [ htim ])
                (const_int 60 [0x3c])) [0 htim_20(D)->Lock+0 S1 A32])
        (subreg:QI (reg:SI 144) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3265:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 130 [ htim ])
        (nil)))
(debug_insn 61 60 62 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3265:3 -1
     (nil))
(debug_insn 62 61 84 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3267:3 -1
     (nil))
(jump_insn 84 62 85 3 (set (pc)
        (label_ref 63)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3267:10 284 {*arm_jump}
     (nil)
 -> 63)
(barrier 85 84 75)
(code_label 75 85 74 4 664 (nil) [1 uses])
(note 74 75 8 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 8 74 63 4 (set (reg:SI 129 [ <retval> ])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3249:3 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 63 8 64 5 662 (nil) [1 uses])
(note 64 63 69 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 69 64 70 5 (set (reg/i:SI 0 r0)
        (reg:SI 129 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3268:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 129 [ <retval> ])
        (nil)))
(insn 70 69 86 5 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3268:1 -1
     (nil))
(note 86 70 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_EnableEncoderIndex (HAL_TIMEx_EnableEncoderIndex, funcdef_no=379, decl_uid=9585, cgraph_uid=383, symbol_order=382)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs


  r119 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r115 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r114 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:45000 MEM:30000


Pass 1 for finding pseudo/allocno costs

    r119: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r118: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r117: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r116: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r119 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r115 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r114 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:45000 MEM:30000

;;   ======================================================
;;   -- basic block 2 from 20 to 18 -- before reload
;;   ======================================================

;;	  0--> b  0: i   6 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   7 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  20 r119=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i  17 r0=0                                    :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i   8 r113=[r119]                             :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i   9 r114=[r113+0x58]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  10 r115=r114|0x1                           :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  11 [r113+0x58]=r115                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  12 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  18 use r0                                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 8
;;   new head = 6
;;   new tail = 18


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_EnableEncoderIndex

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,2u} r114={1d,1u} r115={1d,1u} r119={1d,1u} 
;;    total ref usage 45{30d,15u,0e} in 10{10 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 4 3 2 NOTE_INSN_DELETED)
(note 3 2 13 2 NOTE_INSN_FUNCTION_BEG)
(note 13 3 6 2 NOTE_INSN_DELETED)
(debug_insn 6 13 7 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3278:3 -1
     (nil))
(debug_insn 7 6 20 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3280:3 -1
     (nil))
(insn 20 7 17 2 (set (reg:SI 119)
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3276:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(insn 17 20 8 2 (set (reg/i:SI 0 r0)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3282:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 8 17 9 2 (set (reg/f:SI 113 [ _1 ])
        (mem/f:SI (reg:SI 119) [3 htim_5(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3280:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 119)
        (nil)))
(insn 9 8 10 2 (set (reg:SI 114 [ _2 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 88 [0x58])) [1 _1->ECR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3280:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 10 9 11 2 (set (reg:SI 115 [ _3 ])
        (ior:SI (reg:SI 114 [ _2 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3280:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(insn 11 10 12 2 (set (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 88 [0x58])) [1 _1->ECR+0 S4 A32])
        (reg:SI 115 [ _3 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3280:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (expr_list:REG_DEAD (reg/f:SI 113 [ _1 ])
            (nil))))
(debug_insn 12 11 18 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3281:3 -1
     (nil))
(insn 18 12 21 2 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3282:1 -1
     (nil))
(note 21 18 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_DisableEncoderIndex (HAL_TIMEx_DisableEncoderIndex, funcdef_no=380, decl_uid=9587, cgraph_uid=384, symbol_order=383)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs


  r119 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r115 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r114 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:45000 MEM:30000


Pass 1 for finding pseudo/allocno costs

    r119: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r118: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r117: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r116: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r119 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r115 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r114 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:45000 MEM:30000

;;   ======================================================
;;   -- basic block 2 from 20 to 18 -- before reload
;;   ======================================================

;;	  0--> b  0: i   6 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   7 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  20 r119=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i  17 r0=0                                    :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i   8 r113=[r119]                             :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i   9 r114=[r113+0x58]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  10 r115=r114&0xfffffffffffffffe            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  11 [r113+0x58]=r115                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  12 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  18 use r0                                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 8
;;   new head = 6
;;   new tail = 18


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_DisableEncoderIndex

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,2u} r114={1d,1u} r115={1d,1u} r119={1d,1u} 
;;    total ref usage 45{30d,15u,0e} in 10{10 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 4 3 2 NOTE_INSN_DELETED)
(note 3 2 13 2 NOTE_INSN_FUNCTION_BEG)
(note 13 3 6 2 NOTE_INSN_DELETED)
(debug_insn 6 13 7 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3292:3 -1
     (nil))
(debug_insn 7 6 20 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3294:3 -1
     (nil))
(insn 20 7 17 2 (set (reg:SI 119)
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3290:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(insn 17 20 8 2 (set (reg/i:SI 0 r0)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3296:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 8 17 9 2 (set (reg/f:SI 113 [ _1 ])
        (mem/f:SI (reg:SI 119) [3 htim_5(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3294:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 119)
        (nil)))
(insn 9 8 10 2 (set (reg:SI 114 [ _2 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 88 [0x58])) [1 _1->ECR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3294:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 10 9 11 2 (set (reg:SI 115 [ _3 ])
        (and:SI (reg:SI 114 [ _2 ])
            (const_int -2 [0xfffffffffffffffe]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3294:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(insn 11 10 12 2 (set (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 88 [0x58])) [1 _1->ECR+0 S4 A32])
        (reg:SI 115 [ _3 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3294:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (expr_list:REG_DEAD (reg/f:SI 113 [ _1 ])
            (nil))))
(debug_insn 12 11 18 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3295:3 -1
     (nil))
(insn 18 12 21 2 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3296:1 -1
     (nil))
(note 21 18 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_EnableEncoderFirstIndex (HAL_TIMEx_EnableEncoderFirstIndex, funcdef_no=381, decl_uid=9589, cgraph_uid=385, symbol_order=384)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs


  r119 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r115 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r114 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:45000 MEM:30000


Pass 1 for finding pseudo/allocno costs

    r119: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r118: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r117: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r116: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r119 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r115 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r114 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:45000 MEM:30000

;;   ======================================================
;;   -- basic block 2 from 20 to 18 -- before reload
;;   ======================================================

;;	  0--> b  0: i   6 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   7 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  20 r119=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i  17 r0=0                                    :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i   8 r113=[r119]                             :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i   9 r114=[r113+0x58]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  10 r115=r114|0x20                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  11 [r113+0x58]=r115                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  12 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  18 use r0                                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 8
;;   new head = 6
;;   new tail = 18


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_EnableEncoderFirstIndex

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,2u} r114={1d,1u} r115={1d,1u} r119={1d,1u} 
;;    total ref usage 45{30d,15u,0e} in 10{10 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 4 3 2 NOTE_INSN_DELETED)
(note 3 2 13 2 NOTE_INSN_FUNCTION_BEG)
(note 13 3 6 2 NOTE_INSN_DELETED)
(debug_insn 6 13 7 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3306:3 -1
     (nil))
(debug_insn 7 6 20 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3308:3 -1
     (nil))
(insn 20 7 17 2 (set (reg:SI 119)
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3304:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(insn 17 20 8 2 (set (reg/i:SI 0 r0)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3310:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 8 17 9 2 (set (reg/f:SI 113 [ _1 ])
        (mem/f:SI (reg:SI 119) [3 htim_5(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3308:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 119)
        (nil)))
(insn 9 8 10 2 (set (reg:SI 114 [ _2 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 88 [0x58])) [1 _1->ECR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3308:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 10 9 11 2 (set (reg:SI 115 [ _3 ])
        (ior:SI (reg:SI 114 [ _2 ])
            (const_int 32 [0x20]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3308:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(insn 11 10 12 2 (set (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 88 [0x58])) [1 _1->ECR+0 S4 A32])
        (reg:SI 115 [ _3 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3308:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (expr_list:REG_DEAD (reg/f:SI 113 [ _1 ])
            (nil))))
(debug_insn 12 11 18 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3309:3 -1
     (nil))
(insn 18 12 21 2 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3310:1 -1
     (nil))
(note 21 18 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_DisableEncoderFirstIndex (HAL_TIMEx_DisableEncoderFirstIndex, funcdef_no=382, decl_uid=9591, cgraph_uid=386, symbol_order=385)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs


  r119 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r115 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r114 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:45000 MEM:30000


Pass 1 for finding pseudo/allocno costs

    r119: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r118: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r117: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r116: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r119 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r115 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r114 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:45000 MEM:30000

;;   ======================================================
;;   -- basic block 2 from 20 to 18 -- before reload
;;   ======================================================

;;	  0--> b  0: i   6 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   7 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  20 r119=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i  17 r0=0                                    :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i   8 r113=[r119]                             :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i   9 r114=[r113+0x58]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  10 r115=r114&0xffffffffffffffdf            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  11 [r113+0x58]=r115                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  12 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  18 use r0                                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 8
;;   new head = 6
;;   new tail = 18


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_DisableEncoderFirstIndex

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,2u} r114={1d,1u} r115={1d,1u} r119={1d,1u} 
;;    total ref usage 45{30d,15u,0e} in 10{10 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 4 3 2 NOTE_INSN_DELETED)
(note 3 2 13 2 NOTE_INSN_FUNCTION_BEG)
(note 13 3 6 2 NOTE_INSN_DELETED)
(debug_insn 6 13 7 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3320:3 -1
     (nil))
(debug_insn 7 6 20 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3322:3 -1
     (nil))
(insn 20 7 17 2 (set (reg:SI 119)
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3318:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(insn 17 20 8 2 (set (reg/i:SI 0 r0)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3324:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 8 17 9 2 (set (reg/f:SI 113 [ _1 ])
        (mem/f:SI (reg:SI 119) [3 htim_5(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3322:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 119)
        (nil)))
(insn 9 8 10 2 (set (reg:SI 114 [ _2 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 88 [0x58])) [1 _1->ECR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3322:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 10 9 11 2 (set (reg:SI 115 [ _3 ])
        (and:SI (reg:SI 114 [ _2 ])
            (const_int -33 [0xffffffffffffffdf]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3322:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(insn 11 10 12 2 (set (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 88 [0x58])) [1 _1->ECR+0 S4 A32])
        (reg:SI 115 [ _3 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3322:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (expr_list:REG_DEAD (reg/f:SI 113 [ _1 ])
            (nil))))
(debug_insn 12 11 18 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3323:3 -1
     (nil))
(insn 18 12 21 2 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3324:1 -1
     (nil))
(note 21 18 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_CommutCallback (HAL_TIMEx_CommutCallback, funcdef_no=401, decl_uid=9593, cgraph_uid=387, symbol_order=386)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs




Pass 1 for finding pseudo/allocno costs

    r113: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS


;;   ======================================================
;;   -- basic block 2 from 6 to 8 -- before reload
;;   ======================================================

;;	  0--> b  0: i   6 loc entry_value                         :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   7 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   8 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 6
;;   new tail = 8


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_CommutCallback

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} 
;;    total ref usage 32{25d,7u,0e} in 3{3 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (var_location:SI htim (entry_value:SI (reg:SI 0 r0 [ htim ]))) -1
     (nil))
(debug_insn 7 6 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":306:3 -1
     (nil))
(debug_insn 8 7 11 2 (var_location:SI htim (clobber (const_int 0 [0]))) -1
     (nil))
(note 11 8 0 NOTE_INSN_DELETED)

;; Function TIMEx_DMACommutationCplt (TIMEx_DMACommutationCplt, funcdef_no=393, decl_uid=9614, cgraph_uid=397, symbol_order=396)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs


  r117 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r115 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:15000
  r113 costs: LO_REGS:2000 HI_REGS:4000 CALLER_SAVE_REGS:4000 EVEN_REG:4000 GENERAL_REGS:4000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:45000 MEM:30000


Pass 1 for finding pseudo/allocno costs

    r117: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r116: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r115: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r114: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r117 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r115 costs: GENERAL_REGS:0 MEM:20000
  r113 costs: LO_REGS:2000 HI_REGS:6000 CALLER_SAVE_REGS:6000 EVEN_REG:6000 GENERAL_REGS:4000 VFP_D0_D7_REGS:60000 VFP_LO_REGS:60000 ALL_REGS:45000 MEM:40000

;;   ======================================================
;;   -- basic block 2 from 18 to 15 -- before reload
;;   ======================================================

;;	  0--> b  0: i   6 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  18 r117=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i  10 r115=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i   7 r113=[r117+0x28]                        :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  2--> b  0: i   8 loc r113                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i   9 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  12 [r113+0x3d]=r115#0                      :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  13 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  14 r0=r113                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  15 {call [`HAL_TIMEx_CommutCallback'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 6
;;   new head = 6
;;   new tail = 15


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


TIMEx_DMACommutationCplt

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 12 [ip] 13 [sp] 14 [lr]
;;  ref usage 	r0={3d,2u} r1={2d} r2={2d} r3={2d} r7={1d,2u} r12={2d} r13={1d,3u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d,2u} r103={1d,1u} r104={1d} r105={1d} r106={1d} r113={1d,3u} r115={1d,1u} r117={1d,1u} 
;;    total ref usage 125{110d,15u,0e} in 10{9 regular + 1 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 4 3 2 NOTE_INSN_DELETED)
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 18 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3536:3 -1
     (nil))
(insn 18 6 10 2 (set (reg:SI 117)
        (reg:SI 0 r0 [ hdma ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3535:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ hdma ])
        (nil)))
(insn 10 18 7 2 (set (reg:SI 115)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3539:15 728 {*thumb2_movsi_vfp}
     (nil))
(insn 7 10 8 2 (set (reg/v/f:SI 113 [ htim ])
        (mem/f:SI (plus:SI (reg:SI 117)
                (const_int 40 [0x28])) [9 hdma_2(D)->Parent+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3536:22 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 117)
        (nil)))
(debug_insn 8 7 9 2 (var_location:SI htim (reg/v/f:SI 113 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3536:22 -1
     (nil))
(debug_insn 9 8 12 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3539:3 -1
     (nil))
(insn 12 9 13 2 (set (mem/v:QI (plus:SI (reg/v/f:SI 113 [ htim ])
                (const_int 61 [0x3d])) [0 htim_3->State+0 S1 A8])
        (subreg:QI (reg:SI 115) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3539:15 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 115)
        (nil)))
(debug_insn 13 12 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3544:3 -1
     (nil))
(insn 14 13 15 2 (set (reg:SI 0 r0)
        (reg/v/f:SI 113 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3544:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 113 [ htim ])
        (nil)))
(call_insn 15 14 19 2 (parallel [
            (call (mem:SI (symbol_ref/i:SI ("HAL_TIMEx_CommutCallback") [flags 0x3]  <function_decl 0000000006bfef00 HAL_TIMEx_CommutCallback>) [0 HAL_TIMEx_CommutCallback S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3544:3 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref/i:SI ("HAL_TIMEx_CommutCallback") [flags 0x3]  <function_decl 0000000006bfef00 HAL_TIMEx_CommutCallback>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(note 19 15 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_CommutHalfCpltCallback (HAL_TIMEx_CommutHalfCpltCallback, funcdef_no=403, decl_uid=9595, cgraph_uid=388, symbol_order=387)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs




Pass 1 for finding pseudo/allocno costs

    r113: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS


;;   ======================================================
;;   -- basic block 2 from 6 to 8 -- before reload
;;   ======================================================

;;	  0--> b  0: i   6 loc entry_value                         :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   7 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   8 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 6
;;   new tail = 8


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_CommutHalfCpltCallback

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} 
;;    total ref usage 32{25d,7u,0e} in 3{3 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (var_location:SI htim (entry_value:SI (reg:SI 0 r0 [ htim ]))) -1
     (nil))
(debug_insn 7 6 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":306:3 -1
     (nil))
(debug_insn 8 7 11 2 (var_location:SI htim (clobber (const_int 0 [0]))) -1
     (nil))
(note 11 8 0 NOTE_INSN_DELETED)

;; Function TIMEx_DMACommutationHalfCplt (TIMEx_DMACommutationHalfCplt, funcdef_no=394, decl_uid=9616, cgraph_uid=398, symbol_order=397)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs


  r117 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r115 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:15000
  r113 costs: LO_REGS:2000 HI_REGS:4000 CALLER_SAVE_REGS:4000 EVEN_REG:4000 GENERAL_REGS:4000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:45000 MEM:30000


Pass 1 for finding pseudo/allocno costs

    r117: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r116: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r115: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r114: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r117 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r115 costs: GENERAL_REGS:0 MEM:20000
  r113 costs: LO_REGS:2000 HI_REGS:6000 CALLER_SAVE_REGS:6000 EVEN_REG:6000 GENERAL_REGS:4000 VFP_D0_D7_REGS:60000 VFP_LO_REGS:60000 ALL_REGS:45000 MEM:40000

;;   ======================================================
;;   -- basic block 2 from 18 to 15 -- before reload
;;   ======================================================

;;	  0--> b  0: i   6 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  18 r117=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i  10 r115=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i   7 r113=[r117+0x28]                        :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  2--> b  0: i   8 loc r113                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i   9 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  12 [r113+0x3d]=r115#0                      :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  13 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  14 r0=r113                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  15 {call [`HAL_TIMEx_CommutHalfCpltCallback'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 6
;;   new head = 6
;;   new tail = 15


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


TIMEx_DMACommutationHalfCplt

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 12 [ip] 13 [sp] 14 [lr]
;;  ref usage 	r0={3d,2u} r1={2d} r2={2d} r3={2d} r7={1d,2u} r12={2d} r13={1d,3u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d,2u} r103={1d,1u} r104={1d} r105={1d} r106={1d} r113={1d,3u} r115={1d,1u} r117={1d,1u} 
;;    total ref usage 125{110d,15u,0e} in 10{9 regular + 1 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 4 3 2 NOTE_INSN_DELETED)
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 18 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3555:3 -1
     (nil))
(insn 18 6 10 2 (set (reg:SI 117)
        (reg:SI 0 r0 [ hdma ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3554:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ hdma ])
        (nil)))
(insn 10 18 7 2 (set (reg:SI 115)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3558:15 728 {*thumb2_movsi_vfp}
     (nil))
(insn 7 10 8 2 (set (reg/v/f:SI 113 [ htim ])
        (mem/f:SI (plus:SI (reg:SI 117)
                (const_int 40 [0x28])) [9 hdma_2(D)->Parent+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3555:22 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 117)
        (nil)))
(debug_insn 8 7 9 2 (var_location:SI htim (reg/v/f:SI 113 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3555:22 -1
     (nil))
(debug_insn 9 8 12 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3558:3 -1
     (nil))
(insn 12 9 13 2 (set (mem/v:QI (plus:SI (reg/v/f:SI 113 [ htim ])
                (const_int 61 [0x3d])) [0 htim_3->State+0 S1 A8])
        (subreg:QI (reg:SI 115) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3558:15 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 115)
        (nil)))
(debug_insn 13 12 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3563:3 -1
     (nil))
(insn 14 13 15 2 (set (reg:SI 0 r0)
        (reg/v/f:SI 113 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3563:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 113 [ htim ])
        (nil)))
(call_insn 15 14 19 2 (parallel [
            (call (mem:SI (symbol_ref/i:SI ("HAL_TIMEx_CommutHalfCpltCallback") [flags 0x3]  <function_decl 0000000006c01000 HAL_TIMEx_CommutHalfCpltCallback>) [0 HAL_TIMEx_CommutHalfCpltCallback S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3563:3 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref/i:SI ("HAL_TIMEx_CommutHalfCpltCallback") [flags 0x3]  <function_decl 0000000006c01000 HAL_TIMEx_CommutHalfCpltCallback>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(note 19 15 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_BreakCallback (HAL_TIMEx_BreakCallback, funcdef_no=405, decl_uid=9597, cgraph_uid=389, symbol_order=388)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs




Pass 1 for finding pseudo/allocno costs

    r113: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS


;;   ======================================================
;;   -- basic block 2 from 6 to 8 -- before reload
;;   ======================================================

;;	  0--> b  0: i   6 loc entry_value                         :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   7 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   8 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 6
;;   new tail = 8


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_BreakCallback

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} 
;;    total ref usage 32{25d,7u,0e} in 3{3 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (var_location:SI htim (entry_value:SI (reg:SI 0 r0 [ htim ]))) -1
     (nil))
(debug_insn 7 6 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":306:3 -1
     (nil))
(debug_insn 8 7 11 2 (var_location:SI htim (clobber (const_int 0 [0]))) -1
     (nil))
(note 11 8 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_Break2Callback (HAL_TIMEx_Break2Callback, funcdef_no=407, decl_uid=9599, cgraph_uid=390, symbol_order=389)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs




Pass 1 for finding pseudo/allocno costs

    r113: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS


;;   ======================================================
;;   -- basic block 2 from 6 to 8 -- before reload
;;   ======================================================

;;	  0--> b  0: i   6 loc entry_value                         :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   7 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   8 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 6
;;   new tail = 8


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_Break2Callback

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} 
;;    total ref usage 32{25d,7u,0e} in 3{3 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (var_location:SI htim (entry_value:SI (reg:SI 0 r0 [ htim ]))) -1
     (nil))
(debug_insn 7 6 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":306:3 -1
     (nil))
(debug_insn 8 7 11 2 (var_location:SI htim (clobber (const_int 0 [0]))) -1
     (nil))
(note 11 8 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_EncoderIndexCallback (HAL_TIMEx_EncoderIndexCallback, funcdef_no=409, decl_uid=9601, cgraph_uid=391, symbol_order=390)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs




Pass 1 for finding pseudo/allocno costs

    r113: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS


;;   ======================================================
;;   -- basic block 2 from 6 to 8 -- before reload
;;   ======================================================

;;	  0--> b  0: i   6 loc entry_value                         :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   7 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   8 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 6
;;   new tail = 8


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_EncoderIndexCallback

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} 
;;    total ref usage 32{25d,7u,0e} in 3{3 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (var_location:SI htim (entry_value:SI (reg:SI 0 r0 [ htim ]))) -1
     (nil))
(debug_insn 7 6 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":306:3 -1
     (nil))
(debug_insn 8 7 11 2 (var_location:SI htim (clobber (const_int 0 [0]))) -1
     (nil))
(note 11 8 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_DirectionChangeCallback (HAL_TIMEx_DirectionChangeCallback, funcdef_no=411, decl_uid=9603, cgraph_uid=392, symbol_order=391)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs




Pass 1 for finding pseudo/allocno costs

    r113: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS


;;   ======================================================
;;   -- basic block 2 from 6 to 8 -- before reload
;;   ======================================================

;;	  0--> b  0: i   6 loc entry_value                         :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   7 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   8 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 6
;;   new tail = 8


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_DirectionChangeCallback

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} 
;;    total ref usage 32{25d,7u,0e} in 3{3 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (var_location:SI htim (entry_value:SI (reg:SI 0 r0 [ htim ]))) -1
     (nil))
(debug_insn 7 6 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":306:3 -1
     (nil))
(debug_insn 8 7 11 2 (var_location:SI htim (clobber (const_int 0 [0]))) -1
     (nil))
(note 11 8 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_IndexErrorCallback (HAL_TIMEx_IndexErrorCallback, funcdef_no=413, decl_uid=9605, cgraph_uid=393, symbol_order=392)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs




Pass 1 for finding pseudo/allocno costs

    r113: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS


;;   ======================================================
;;   -- basic block 2 from 6 to 8 -- before reload
;;   ======================================================

;;	  0--> b  0: i   6 loc entry_value                         :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   7 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   8 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 6
;;   new tail = 8


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_IndexErrorCallback

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} 
;;    total ref usage 32{25d,7u,0e} in 3{3 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (var_location:SI htim (entry_value:SI (reg:SI 0 r0 [ htim ]))) -1
     (nil))
(debug_insn 7 6 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":306:3 -1
     (nil))
(debug_insn 8 7 11 2 (var_location:SI htim (clobber (const_int 0 [0]))) -1
     (nil))
(note 11 8 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_TransitionErrorCallback (HAL_TIMEx_TransitionErrorCallback, funcdef_no=415, decl_uid=9607, cgraph_uid=394, symbol_order=393)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs




Pass 1 for finding pseudo/allocno costs

    r113: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS


;;   ======================================================
;;   -- basic block 2 from 6 to 8 -- before reload
;;   ======================================================

;;	  0--> b  0: i   6 loc entry_value                         :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   7 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   8 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 6
;;   new tail = 8


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_TransitionErrorCallback

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} 
;;    total ref usage 32{25d,7u,0e} in 3{3 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (var_location:SI htim (entry_value:SI (reg:SI 0 r0 [ htim ]))) -1
     (nil))
(debug_insn 7 6 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":306:3 -1
     (nil))
(debug_insn 8 7 11 2 (var_location:SI htim (clobber (const_int 0 [0]))) -1
     (nil))
(note 11 8 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_HallSensor_GetState (HAL_TIMEx_HallSensor_GetState, funcdef_no=391, decl_uid=9609, cgraph_uid=395, symbol_order=394)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs


  r119 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r117 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r114 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000


Pass 1 for finding pseudo/allocno costs

    r119: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r118: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r117: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r116: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r115: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r114: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r113: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r119 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r117 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r114 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000

;;   ======================================================
;;   -- basic block 2 from 18 to 16 -- before reload
;;   ======================================================

;;	  0--> b  0: i   6 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  18 r119=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i   2 r114=r119                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i   8 r117=zxn([r114+0x3d])                   :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  15 r0=r117                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  16 use r0                                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 6
;;   new head = 6
;;   new tail = 16


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_HallSensor_GetState

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r114={1d,1u} r117={1d,1u} r119={1d,1u} 
;;    total ref usage 42{29d,13u,0e} in 6{6 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 10 2 NOTE_INSN_FUNCTION_BEG)
(note 10 3 6 2 NOTE_INSN_DELETED)
(debug_insn 6 10 18 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3491:3 -1
     (nil))
(insn 18 6 2 2 (set (reg:SI 119)
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3490:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(insn 2 18 8 2 (set (reg/v/f:SI 114 [ htim ])
        (reg:SI 119)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3490:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 119)
        (nil)))
(insn 8 2 15 2 (set (reg:SI 117 [ htim_2(D)->State ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 114 [ htim ])
                    (const_int 61 [0x3d])) [0 htim_2(D)->State+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3491:14 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/v/f:SI 114 [ htim ])
        (nil)))
(insn 15 8 16 2 (set (reg/i:SI 0 r0)
        (reg:SI 117 [ htim_2(D)->State ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3492:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 117 [ htim_2(D)->State ])
        (nil)))
(insn 16 15 19 2 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3492:1 -1
     (nil))
(note 19 16 0 NOTE_INSN_DELETED)

;; Function HAL_TIMEx_GetChannelNState (HAL_TIMEx_GetChannelNState, funcdef_no=392, decl_uid=9612, cgraph_uid=396, symbol_order=395)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 10 n_edges 12 count 10 (    1)


HAL_TIMEx_GetChannelNState

Dataflow summary:
def_info->table_size = 39, use_info->table_size = 55
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,9u} r13={1d,9u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={3d,2u} r102={1d,9u} r103={1d,8u} r113={4d,2u} r114={1d,4u} r115={1d,2u} r118={1d,1u} r121={1d,1u} r124={1d,1u} r127={1d,1u} r129={1d,1u} r130={1d,2u} 
;;    total ref usage 97{41d,56u,0e} in 27{27 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d27(102){ }d28(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 114 115 129 130
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 114 115 129 130
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115

( 2 )->[3]->( 9 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(7){ }u9(13){ }u10(102){ }u11(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  def 	 113 118
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; live  gen 	 113 118
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113

( 2 )->[4]->( 5 6 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u14(7){ }u15(13){ }u16(102){ }u17(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115

( 4 )->[5]->( 9 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u20(7){ }u21(13){ }u22(102){ }u23(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  def 	 113 121
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; live  gen 	 113 121
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113

( 4 )->[6]->( 7 8 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u26(7){ }u27(13){ }u28(102){ }u29(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114

( 6 )->[7]->( 9 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u32(7){ }u33(13){ }u34(102){ }u35(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  def 	 113 124
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; live  gen 	 113 124
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113

( 6 )->[8]->( 9 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u38(7){ }u39(13){ }u40(102){ }u41(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  def 	 113 127
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; live  gen 	 113 127
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113

( 5 8 3 7 )->[9]->( 1 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u44(7){ }u45(13){ }u46(102){ }u47(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 9 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u51(0){ }u52(7){ }u53(13){ }u54(102){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 11 to worklist
  Adding insn 60 to worklist
  Adding insn 14 to worklist
  Adding insn 22 to worklist
  Adding insn 62 to worklist
  Adding insn 25 to worklist
  Adding insn 33 to worklist
  Adding insn 64 to worklist
  Adding insn 36 to worklist
  Adding insn 44 to worklist
  Adding insn 56 to worklist
Finished finding needed instructions:
processing block 9 lr out =  0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 55 to worklist
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
  Adding insn 16 to worklist
processing block 5 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
  Adding insn 27 to worklist
processing block 7 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
  Adding insn 38 to worklist
processing block 8 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
  Adding insn 46 to worklist
processing block 6 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
  Adding insn 32 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115
  Adding insn 21 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115
  Adding insn 10 to worklist
  Adding insn 59 to worklist
  Adding insn 2 to worklist
  Adding insn 58 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 10 n_edges 12 count 10 (    1)

Pass 0 for finding pseudo/allocno costs


  r130 costs: LO_REGS:2000 HI_REGS:4000 CALLER_SAVE_REGS:4000 EVEN_REG:4000 GENERAL_REGS:4000 VFP_D0_D7_REGS:40000 VFP_LO_REGS:40000 ALL_REGS:40000 MEM:21000
  r129 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r127 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:2387
  r124 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:1232
  r121 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:1870
  r118 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:5500
  r115 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:22450 VFP_LO_REGS:22450 ALL_REGS:22450 MEM:9300
  r114 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:24985 VFP_LO_REGS:24985 ALL_REGS:24985 MEM:10990
  r113 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:29985 VFP_LO_REGS:29985 ALL_REGS:29985 MEM:19990


Pass 1 for finding pseudo/allocno costs

    r130: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r129: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r128: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r127: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r126: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r125: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r124: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r123: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r122: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r121: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r120: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r119: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r118: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r117: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r116: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r115: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r114: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r113: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r130 costs: LO_REGS:2000 HI_REGS:6000 CALLER_SAVE_REGS:6000 EVEN_REG:6000 GENERAL_REGS:4000 VFP_D0_D7_REGS:60000 VFP_LO_REGS:60000 ALL_REGS:45000 MEM:40000
  r129 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r127 costs: GENERAL_REGS:0 MEM:4340
  r124 costs: GENERAL_REGS:0 MEM:2240
  r121 costs: GENERAL_REGS:0 MEM:3400
  r118 costs: GENERAL_REGS:0 MEM:10000
  r115 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:27450 VFP_LO_REGS:27450 ALL_REGS:27450 MEM:18300
  r114 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:29985 VFP_LO_REGS:29985 ALL_REGS:29985 MEM:19990
  r113 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:44985 VFP_LO_REGS:44985 ALL_REGS:29985 MEM:29990

;;   ======================================================
;;   -- basic block 2 from 58 to 11 -- before reload
;;   ======================================================

;;	  0--> b  0: i   7 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   8 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   9 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  58 r129=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i  59 r130=r1                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i   2 r114=r129                               :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i  10 r115=r130                               :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  11 {pc={(r130!=0)?L19:pc};clobber cc;}     :cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 7
;;   new tail = 11

;;   ======================================================
;;   -- basic block 3 from 14 to 60 -- before reload
;;   ======================================================

;;	  0--> b  0: i  14 r118=zxn([r114+0x44])                   :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  16 r113=zxn(r118#0)                        :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  60 pc=L47                                  :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 14
;;   new tail = 60

;;   ======================================================
;;   -- basic block 4 from 21 to 22 -- before reload
;;   ======================================================

;;	  0--> b  0: i  21 cc=cmp(r115,0x4)                        :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  22 pc={(cc!=0)?L30:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 21
;;   new tail = 22

;;   ======================================================
;;   -- basic block 5 from 25 to 62 -- before reload
;;   ======================================================

;;	  0--> b  0: i  25 r121=zxn([r114+0x45])                   :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  27 r113=zxn(r121#0)                        :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  62 pc=L47                                  :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 25
;;   new tail = 62

;;   ======================================================
;;   -- basic block 6 from 32 to 33 -- before reload
;;   ======================================================

;;	  0--> b  0: i  32 cc=cmp(r115,0x8)                        :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  33 pc={(cc!=0)?L41:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 32
;;   new tail = 33

;;   ======================================================
;;   -- basic block 7 from 36 to 64 -- before reload
;;   ======================================================

;;	  0--> b  0: i  36 r124=zxn([r114+0x46])                   :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  38 r113=zxn(r124#0)                        :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  64 pc=L47                                  :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 36
;;   new tail = 64

;;   ======================================================
;;   -- basic block 8 from 44 to 46 -- before reload
;;   ======================================================

;;	  0--> b  0: i  44 r127=zxn([r114+0x47])                   :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  46 r113=zxn(r127#0)                        :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 44
;;   new tail = 46

;;   ======================================================
;;   -- basic block 9 from 49 to 56 -- before reload
;;   ======================================================

;;	  0--> b  0: i  49 loc r113#0                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  50 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  55 r0=r113                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  56 use r0                                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 49
;;   new tail = 56


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_GetChannelNState

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,9u} r13={1d,9u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={3d,2u} r102={1d,9u} r103={1d,8u} r113={4d,2u} r114={1d,4u} r115={1d,2u} r118={1d,1u} r121={1d,1u} r124={1d,1u} r127={1d,1u} r129={1d,1u} r130={1d,2u} 
;;    total ref usage 97{41d,56u,0e} in 27{27 regular + 0 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 5 4 2 NOTE_INSN_DELETED)
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 7 4 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3507:3 -1
     (nil))
(debug_insn 8 7 9 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3510:3 -1
     (nil))
(debug_insn 9 8 58 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3512:3 -1
     (nil))
(insn 58 9 59 2 (set (reg:SI 129)
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3506:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(insn 59 58 2 2 (set (reg:SI 130)
        (reg:SI 1 r1 [ ChannelN ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3506:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ ChannelN ])
        (nil)))
(insn 2 59 10 2 (set (reg/v/f:SI 114 [ htim ])
        (reg:SI 129)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3506:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 129)
        (nil)))
(insn 10 2 11 2 (set (reg/v:SI 115 [ ChannelN ])
        (reg:SI 130)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3512:19 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 11 10 12 2 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 130)
                        (const_int 0 [0]))
                    (label_ref 19)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3512:19 1025 {*thumb2_cbnz}
     (expr_list:REG_DEAD (reg:SI 130)
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 536870916 (nil))))
 -> 19)
(note 12 11 14 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 14 12 16 3 (set (reg:SI 118 [ htim_4(D)->ChannelNState[0] ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 114 [ htim ])
                    (const_int 68 [0x44])) [0 htim_4(D)->ChannelNState[0]+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3512:19 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/v/f:SI 114 [ htim ])
        (nil)))
(insn 16 14 60 3 (set (reg:SI 113 [ <retval> ])
        (zero_extend:SI (subreg:QI (reg:SI 118 [ htim_4(D)->ChannelNState[0] ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3512:19 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 118 [ htim_4(D)->ChannelNState[0] ])
        (nil)))
(jump_insn 60 16 61 3 (set (pc)
        (label_ref 47)) 284 {*arm_jump}
     (nil)
 -> 47)
(barrier 61 60 19)
(code_label 19 61 20 4 685 (nil) [1 uses])
(note 20 19 21 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 21 20 22 4 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 115 [ ChannelN ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3512:19 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 22 21 23 4 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 30)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3512:19 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 30)
(note 23 22 25 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 25 23 27 5 (set (reg:SI 121 [ htim_4(D)->ChannelNState[1] ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 114 [ htim ])
                    (const_int 69 [0x45])) [0 htim_4(D)->ChannelNState[1]+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3512:19 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/v/f:SI 114 [ htim ])
        (nil)))
(insn 27 25 62 5 (set (reg:SI 113 [ <retval> ])
        (zero_extend:SI (subreg:QI (reg:SI 121 [ htim_4(D)->ChannelNState[1] ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3512:19 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 121 [ htim_4(D)->ChannelNState[1] ])
        (nil)))
(jump_insn 62 27 63 5 (set (pc)
        (label_ref 47)) 284 {*arm_jump}
     (nil)
 -> 47)
(barrier 63 62 30)
(code_label 30 63 31 6 687 (nil) [1 uses])
(note 31 30 32 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 32 31 33 6 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 115 [ ChannelN ])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3512:19 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 115 [ ChannelN ])
        (nil)))
(jump_insn 33 32 34 6 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 41)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3512:19 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 41)
(note 34 33 36 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 36 34 38 7 (set (reg:SI 124 [ htim_4(D)->ChannelNState[2] ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 114 [ htim ])
                    (const_int 70 [0x46])) [0 htim_4(D)->ChannelNState[2]+0 S1 A16]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3512:19 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/v/f:SI 114 [ htim ])
        (nil)))
(insn 38 36 64 7 (set (reg:SI 113 [ <retval> ])
        (zero_extend:SI (subreg:QI (reg:SI 124 [ htim_4(D)->ChannelNState[2] ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3512:19 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 124 [ htim_4(D)->ChannelNState[2] ])
        (nil)))
(jump_insn 64 38 65 7 (set (pc)
        (label_ref 47)) 284 {*arm_jump}
     (nil)
 -> 47)
(barrier 65 64 41)
(code_label 41 65 42 8 688 (nil) [1 uses])
(note 42 41 44 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 44 42 46 8 (set (reg:SI 127 [ htim_4(D)->ChannelNState[3] ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 114 [ htim ])
                    (const_int 71 [0x47])) [0 htim_4(D)->ChannelNState[3]+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3512:19 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/v/f:SI 114 [ htim ])
        (nil)))
(insn 46 44 47 8 (set (reg:SI 113 [ <retval> ])
        (zero_extend:SI (subreg:QI (reg:SI 127 [ htim_4(D)->ChannelNState[3] ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3512:19 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 127 [ htim_4(D)->ChannelNState[3] ])
        (nil)))
(code_label 47 46 48 9 686 (nil) [3 uses])
(note 48 47 49 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 49 48 50 9 (var_location:QI channel_state (subreg:QI (reg:SI 113 [ <retval> ]) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3512:17 -1
     (nil))
(debug_insn 50 49 55 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3514:3 -1
     (nil))
(insn 55 50 56 9 (set (reg/i:SI 0 r0)
        (reg:SI 113 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3515:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 113 [ <retval> ])
        (nil)))
(insn 56 55 66 9 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3515:1 -1
     (nil))
(note 66 56 0 NOTE_INSN_DELETED)
