
oled_accel.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009c5c  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002148  08009d70  08009d70  00019d70  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800beb8  0800beb8  00020274  2**0
                  CONTENTS
  4 .ARM          00000000  0800beb8  0800beb8  00020274  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800beb8  0800beb8  00020274  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800beb8  0800beb8  0001beb8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800bebc  0800bebc  0001bebc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000274  20000000  0800bec0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000850  20000274  0800c134  00020274  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000ac4  0800c134  00020ac4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020274  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001215e  00000000  00000000  0002029d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002831  00000000  00000000  000323fb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000010f8  00000000  00000000  00034c30  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000fe0  00000000  00000000  00035d28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019cd2  00000000  00000000  00036d08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001277e  00000000  00000000  000509da  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00093a41  00000000  00000000  00063158  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000f6b99  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005d78  00000000  00000000  000f6bec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000274 	.word	0x20000274
 800012c:	00000000 	.word	0x00000000
 8000130:	08009d54 	.word	0x08009d54

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000278 	.word	0x20000278
 800014c:	08009d54 	.word	0x08009d54

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2uiz>:
 8000a88:	004a      	lsls	r2, r1, #1
 8000a8a:	d211      	bcs.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a90:	d211      	bcs.n	8000ab6 <__aeabi_d2uiz+0x2e>
 8000a92:	d50d      	bpl.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a9c:	d40e      	bmi.n	8000abc <__aeabi_d2uiz+0x34>
 8000a9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000aa6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_d2uiz+0x3a>
 8000abc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0000 	mov.w	r0, #0
 8000ac6:	4770      	bx	lr

08000ac8 <__aeabi_d2f>:
 8000ac8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000acc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ad0:	bf24      	itt	cs
 8000ad2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000ad6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000ada:	d90d      	bls.n	8000af8 <__aeabi_d2f+0x30>
 8000adc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ae0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ae4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ae8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000aec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000af0:	bf08      	it	eq
 8000af2:	f020 0001 	biceq.w	r0, r0, #1
 8000af6:	4770      	bx	lr
 8000af8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000afc:	d121      	bne.n	8000b42 <__aeabi_d2f+0x7a>
 8000afe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b02:	bfbc      	itt	lt
 8000b04:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b08:	4770      	bxlt	lr
 8000b0a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b12:	f1c2 0218 	rsb	r2, r2, #24
 8000b16:	f1c2 0c20 	rsb	ip, r2, #32
 8000b1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b22:	bf18      	it	ne
 8000b24:	f040 0001 	orrne.w	r0, r0, #1
 8000b28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b34:	ea40 000c 	orr.w	r0, r0, ip
 8000b38:	fa23 f302 	lsr.w	r3, r3, r2
 8000b3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b40:	e7cc      	b.n	8000adc <__aeabi_d2f+0x14>
 8000b42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b46:	d107      	bne.n	8000b58 <__aeabi_d2f+0x90>
 8000b48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b4c:	bf1e      	ittt	ne
 8000b4e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b52:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b56:	4770      	bxne	lr
 8000b58:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b5c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b60:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <__aeabi_frsub>:
 8000b68:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b6c:	e002      	b.n	8000b74 <__addsf3>
 8000b6e:	bf00      	nop

08000b70 <__aeabi_fsub>:
 8000b70:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b74 <__addsf3>:
 8000b74:	0042      	lsls	r2, r0, #1
 8000b76:	bf1f      	itttt	ne
 8000b78:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b7c:	ea92 0f03 	teqne	r2, r3
 8000b80:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b84:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b88:	d06a      	beq.n	8000c60 <__addsf3+0xec>
 8000b8a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b8e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b92:	bfc1      	itttt	gt
 8000b94:	18d2      	addgt	r2, r2, r3
 8000b96:	4041      	eorgt	r1, r0
 8000b98:	4048      	eorgt	r0, r1
 8000b9a:	4041      	eorgt	r1, r0
 8000b9c:	bfb8      	it	lt
 8000b9e:	425b      	neglt	r3, r3
 8000ba0:	2b19      	cmp	r3, #25
 8000ba2:	bf88      	it	hi
 8000ba4:	4770      	bxhi	lr
 8000ba6:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000baa:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bae:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bba:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000bbe:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000bc2:	bf18      	it	ne
 8000bc4:	4249      	negne	r1, r1
 8000bc6:	ea92 0f03 	teq	r2, r3
 8000bca:	d03f      	beq.n	8000c4c <__addsf3+0xd8>
 8000bcc:	f1a2 0201 	sub.w	r2, r2, #1
 8000bd0:	fa41 fc03 	asr.w	ip, r1, r3
 8000bd4:	eb10 000c 	adds.w	r0, r0, ip
 8000bd8:	f1c3 0320 	rsb	r3, r3, #32
 8000bdc:	fa01 f103 	lsl.w	r1, r1, r3
 8000be0:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000be4:	d502      	bpl.n	8000bec <__addsf3+0x78>
 8000be6:	4249      	negs	r1, r1
 8000be8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bec:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000bf0:	d313      	bcc.n	8000c1a <__addsf3+0xa6>
 8000bf2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000bf6:	d306      	bcc.n	8000c06 <__addsf3+0x92>
 8000bf8:	0840      	lsrs	r0, r0, #1
 8000bfa:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bfe:	f102 0201 	add.w	r2, r2, #1
 8000c02:	2afe      	cmp	r2, #254	; 0xfe
 8000c04:	d251      	bcs.n	8000caa <__addsf3+0x136>
 8000c06:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000c0a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c0e:	bf08      	it	eq
 8000c10:	f020 0001 	biceq.w	r0, r0, #1
 8000c14:	ea40 0003 	orr.w	r0, r0, r3
 8000c18:	4770      	bx	lr
 8000c1a:	0049      	lsls	r1, r1, #1
 8000c1c:	eb40 0000 	adc.w	r0, r0, r0
 8000c20:	3a01      	subs	r2, #1
 8000c22:	bf28      	it	cs
 8000c24:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000c28:	d2ed      	bcs.n	8000c06 <__addsf3+0x92>
 8000c2a:	fab0 fc80 	clz	ip, r0
 8000c2e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c32:	ebb2 020c 	subs.w	r2, r2, ip
 8000c36:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c3a:	bfaa      	itet	ge
 8000c3c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c40:	4252      	neglt	r2, r2
 8000c42:	4318      	orrge	r0, r3
 8000c44:	bfbc      	itt	lt
 8000c46:	40d0      	lsrlt	r0, r2
 8000c48:	4318      	orrlt	r0, r3
 8000c4a:	4770      	bx	lr
 8000c4c:	f092 0f00 	teq	r2, #0
 8000c50:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c54:	bf06      	itte	eq
 8000c56:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c5a:	3201      	addeq	r2, #1
 8000c5c:	3b01      	subne	r3, #1
 8000c5e:	e7b5      	b.n	8000bcc <__addsf3+0x58>
 8000c60:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c64:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c68:	bf18      	it	ne
 8000c6a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c6e:	d021      	beq.n	8000cb4 <__addsf3+0x140>
 8000c70:	ea92 0f03 	teq	r2, r3
 8000c74:	d004      	beq.n	8000c80 <__addsf3+0x10c>
 8000c76:	f092 0f00 	teq	r2, #0
 8000c7a:	bf08      	it	eq
 8000c7c:	4608      	moveq	r0, r1
 8000c7e:	4770      	bx	lr
 8000c80:	ea90 0f01 	teq	r0, r1
 8000c84:	bf1c      	itt	ne
 8000c86:	2000      	movne	r0, #0
 8000c88:	4770      	bxne	lr
 8000c8a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000c8e:	d104      	bne.n	8000c9a <__addsf3+0x126>
 8000c90:	0040      	lsls	r0, r0, #1
 8000c92:	bf28      	it	cs
 8000c94:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000c98:	4770      	bx	lr
 8000c9a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000c9e:	bf3c      	itt	cc
 8000ca0:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000ca4:	4770      	bxcc	lr
 8000ca6:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000caa:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000cae:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cb2:	4770      	bx	lr
 8000cb4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000cb8:	bf16      	itet	ne
 8000cba:	4608      	movne	r0, r1
 8000cbc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000cc0:	4601      	movne	r1, r0
 8000cc2:	0242      	lsls	r2, r0, #9
 8000cc4:	bf06      	itte	eq
 8000cc6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000cca:	ea90 0f01 	teqeq	r0, r1
 8000cce:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000cd2:	4770      	bx	lr

08000cd4 <__aeabi_ui2f>:
 8000cd4:	f04f 0300 	mov.w	r3, #0
 8000cd8:	e004      	b.n	8000ce4 <__aeabi_i2f+0x8>
 8000cda:	bf00      	nop

08000cdc <__aeabi_i2f>:
 8000cdc:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000ce0:	bf48      	it	mi
 8000ce2:	4240      	negmi	r0, r0
 8000ce4:	ea5f 0c00 	movs.w	ip, r0
 8000ce8:	bf08      	it	eq
 8000cea:	4770      	bxeq	lr
 8000cec:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000cf0:	4601      	mov	r1, r0
 8000cf2:	f04f 0000 	mov.w	r0, #0
 8000cf6:	e01c      	b.n	8000d32 <__aeabi_l2f+0x2a>

08000cf8 <__aeabi_ul2f>:
 8000cf8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cfc:	bf08      	it	eq
 8000cfe:	4770      	bxeq	lr
 8000d00:	f04f 0300 	mov.w	r3, #0
 8000d04:	e00a      	b.n	8000d1c <__aeabi_l2f+0x14>
 8000d06:	bf00      	nop

08000d08 <__aeabi_l2f>:
 8000d08:	ea50 0201 	orrs.w	r2, r0, r1
 8000d0c:	bf08      	it	eq
 8000d0e:	4770      	bxeq	lr
 8000d10:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000d14:	d502      	bpl.n	8000d1c <__aeabi_l2f+0x14>
 8000d16:	4240      	negs	r0, r0
 8000d18:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d1c:	ea5f 0c01 	movs.w	ip, r1
 8000d20:	bf02      	ittt	eq
 8000d22:	4684      	moveq	ip, r0
 8000d24:	4601      	moveq	r1, r0
 8000d26:	2000      	moveq	r0, #0
 8000d28:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000d2c:	bf08      	it	eq
 8000d2e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000d32:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000d36:	fabc f28c 	clz	r2, ip
 8000d3a:	3a08      	subs	r2, #8
 8000d3c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d40:	db10      	blt.n	8000d64 <__aeabi_l2f+0x5c>
 8000d42:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d46:	4463      	add	r3, ip
 8000d48:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d4c:	f1c2 0220 	rsb	r2, r2, #32
 8000d50:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d54:	fa20 f202 	lsr.w	r2, r0, r2
 8000d58:	eb43 0002 	adc.w	r0, r3, r2
 8000d5c:	bf08      	it	eq
 8000d5e:	f020 0001 	biceq.w	r0, r0, #1
 8000d62:	4770      	bx	lr
 8000d64:	f102 0220 	add.w	r2, r2, #32
 8000d68:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d6c:	f1c2 0220 	rsb	r2, r2, #32
 8000d70:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d74:	fa21 f202 	lsr.w	r2, r1, r2
 8000d78:	eb43 0002 	adc.w	r0, r3, r2
 8000d7c:	bf08      	it	eq
 8000d7e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d82:	4770      	bx	lr

08000d84 <__aeabi_fmul>:
 8000d84:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d88:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d8c:	bf1e      	ittt	ne
 8000d8e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d92:	ea92 0f0c 	teqne	r2, ip
 8000d96:	ea93 0f0c 	teqne	r3, ip
 8000d9a:	d06f      	beq.n	8000e7c <__aeabi_fmul+0xf8>
 8000d9c:	441a      	add	r2, r3
 8000d9e:	ea80 0c01 	eor.w	ip, r0, r1
 8000da2:	0240      	lsls	r0, r0, #9
 8000da4:	bf18      	it	ne
 8000da6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000daa:	d01e      	beq.n	8000dea <__aeabi_fmul+0x66>
 8000dac:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000db0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000db4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000db8:	fba0 3101 	umull	r3, r1, r0, r1
 8000dbc:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000dc0:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000dc4:	bf3e      	ittt	cc
 8000dc6:	0049      	lslcc	r1, r1, #1
 8000dc8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000dcc:	005b      	lslcc	r3, r3, #1
 8000dce:	ea40 0001 	orr.w	r0, r0, r1
 8000dd2:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000dd6:	2afd      	cmp	r2, #253	; 0xfd
 8000dd8:	d81d      	bhi.n	8000e16 <__aeabi_fmul+0x92>
 8000dda:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000dde:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000de2:	bf08      	it	eq
 8000de4:	f020 0001 	biceq.w	r0, r0, #1
 8000de8:	4770      	bx	lr
 8000dea:	f090 0f00 	teq	r0, #0
 8000dee:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000df2:	bf08      	it	eq
 8000df4:	0249      	lsleq	r1, r1, #9
 8000df6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dfa:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dfe:	3a7f      	subs	r2, #127	; 0x7f
 8000e00:	bfc2      	ittt	gt
 8000e02:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000e06:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e0a:	4770      	bxgt	lr
 8000e0c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e10:	f04f 0300 	mov.w	r3, #0
 8000e14:	3a01      	subs	r2, #1
 8000e16:	dc5d      	bgt.n	8000ed4 <__aeabi_fmul+0x150>
 8000e18:	f112 0f19 	cmn.w	r2, #25
 8000e1c:	bfdc      	itt	le
 8000e1e:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000e22:	4770      	bxle	lr
 8000e24:	f1c2 0200 	rsb	r2, r2, #0
 8000e28:	0041      	lsls	r1, r0, #1
 8000e2a:	fa21 f102 	lsr.w	r1, r1, r2
 8000e2e:	f1c2 0220 	rsb	r2, r2, #32
 8000e32:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e36:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e3a:	f140 0000 	adc.w	r0, r0, #0
 8000e3e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e42:	bf08      	it	eq
 8000e44:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e48:	4770      	bx	lr
 8000e4a:	f092 0f00 	teq	r2, #0
 8000e4e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000e52:	bf02      	ittt	eq
 8000e54:	0040      	lsleq	r0, r0, #1
 8000e56:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000e5a:	3a01      	subeq	r2, #1
 8000e5c:	d0f9      	beq.n	8000e52 <__aeabi_fmul+0xce>
 8000e5e:	ea40 000c 	orr.w	r0, r0, ip
 8000e62:	f093 0f00 	teq	r3, #0
 8000e66:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000e6a:	bf02      	ittt	eq
 8000e6c:	0049      	lsleq	r1, r1, #1
 8000e6e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000e72:	3b01      	subeq	r3, #1
 8000e74:	d0f9      	beq.n	8000e6a <__aeabi_fmul+0xe6>
 8000e76:	ea41 010c 	orr.w	r1, r1, ip
 8000e7a:	e78f      	b.n	8000d9c <__aeabi_fmul+0x18>
 8000e7c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e80:	ea92 0f0c 	teq	r2, ip
 8000e84:	bf18      	it	ne
 8000e86:	ea93 0f0c 	teqne	r3, ip
 8000e8a:	d00a      	beq.n	8000ea2 <__aeabi_fmul+0x11e>
 8000e8c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000e90:	bf18      	it	ne
 8000e92:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000e96:	d1d8      	bne.n	8000e4a <__aeabi_fmul+0xc6>
 8000e98:	ea80 0001 	eor.w	r0, r0, r1
 8000e9c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000ea0:	4770      	bx	lr
 8000ea2:	f090 0f00 	teq	r0, #0
 8000ea6:	bf17      	itett	ne
 8000ea8:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000eac:	4608      	moveq	r0, r1
 8000eae:	f091 0f00 	teqne	r1, #0
 8000eb2:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000eb6:	d014      	beq.n	8000ee2 <__aeabi_fmul+0x15e>
 8000eb8:	ea92 0f0c 	teq	r2, ip
 8000ebc:	d101      	bne.n	8000ec2 <__aeabi_fmul+0x13e>
 8000ebe:	0242      	lsls	r2, r0, #9
 8000ec0:	d10f      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ec2:	ea93 0f0c 	teq	r3, ip
 8000ec6:	d103      	bne.n	8000ed0 <__aeabi_fmul+0x14c>
 8000ec8:	024b      	lsls	r3, r1, #9
 8000eca:	bf18      	it	ne
 8000ecc:	4608      	movne	r0, r1
 8000ece:	d108      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ed0:	ea80 0001 	eor.w	r0, r0, r1
 8000ed4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000ed8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000edc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ee0:	4770      	bx	lr
 8000ee2:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ee6:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000eea:	4770      	bx	lr

08000eec <__aeabi_fdiv>:
 8000eec:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000ef0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000ef4:	bf1e      	ittt	ne
 8000ef6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000efa:	ea92 0f0c 	teqne	r2, ip
 8000efe:	ea93 0f0c 	teqne	r3, ip
 8000f02:	d069      	beq.n	8000fd8 <__aeabi_fdiv+0xec>
 8000f04:	eba2 0203 	sub.w	r2, r2, r3
 8000f08:	ea80 0c01 	eor.w	ip, r0, r1
 8000f0c:	0249      	lsls	r1, r1, #9
 8000f0e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000f12:	d037      	beq.n	8000f84 <__aeabi_fdiv+0x98>
 8000f14:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000f18:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000f1c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000f20:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000f24:	428b      	cmp	r3, r1
 8000f26:	bf38      	it	cc
 8000f28:	005b      	lslcc	r3, r3, #1
 8000f2a:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000f2e:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000f32:	428b      	cmp	r3, r1
 8000f34:	bf24      	itt	cs
 8000f36:	1a5b      	subcs	r3, r3, r1
 8000f38:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f3c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f40:	bf24      	itt	cs
 8000f42:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f46:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f4a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f4e:	bf24      	itt	cs
 8000f50:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f54:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f58:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f5c:	bf24      	itt	cs
 8000f5e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f62:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f66:	011b      	lsls	r3, r3, #4
 8000f68:	bf18      	it	ne
 8000f6a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f6e:	d1e0      	bne.n	8000f32 <__aeabi_fdiv+0x46>
 8000f70:	2afd      	cmp	r2, #253	; 0xfd
 8000f72:	f63f af50 	bhi.w	8000e16 <__aeabi_fmul+0x92>
 8000f76:	428b      	cmp	r3, r1
 8000f78:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f7c:	bf08      	it	eq
 8000f7e:	f020 0001 	biceq.w	r0, r0, #1
 8000f82:	4770      	bx	lr
 8000f84:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000f88:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f8c:	327f      	adds	r2, #127	; 0x7f
 8000f8e:	bfc2      	ittt	gt
 8000f90:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000f94:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f98:	4770      	bxgt	lr
 8000f9a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f9e:	f04f 0300 	mov.w	r3, #0
 8000fa2:	3a01      	subs	r2, #1
 8000fa4:	e737      	b.n	8000e16 <__aeabi_fmul+0x92>
 8000fa6:	f092 0f00 	teq	r2, #0
 8000faa:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000fae:	bf02      	ittt	eq
 8000fb0:	0040      	lsleq	r0, r0, #1
 8000fb2:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000fb6:	3a01      	subeq	r2, #1
 8000fb8:	d0f9      	beq.n	8000fae <__aeabi_fdiv+0xc2>
 8000fba:	ea40 000c 	orr.w	r0, r0, ip
 8000fbe:	f093 0f00 	teq	r3, #0
 8000fc2:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000fc6:	bf02      	ittt	eq
 8000fc8:	0049      	lsleq	r1, r1, #1
 8000fca:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000fce:	3b01      	subeq	r3, #1
 8000fd0:	d0f9      	beq.n	8000fc6 <__aeabi_fdiv+0xda>
 8000fd2:	ea41 010c 	orr.w	r1, r1, ip
 8000fd6:	e795      	b.n	8000f04 <__aeabi_fdiv+0x18>
 8000fd8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000fdc:	ea92 0f0c 	teq	r2, ip
 8000fe0:	d108      	bne.n	8000ff4 <__aeabi_fdiv+0x108>
 8000fe2:	0242      	lsls	r2, r0, #9
 8000fe4:	f47f af7d 	bne.w	8000ee2 <__aeabi_fmul+0x15e>
 8000fe8:	ea93 0f0c 	teq	r3, ip
 8000fec:	f47f af70 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8000ff0:	4608      	mov	r0, r1
 8000ff2:	e776      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ff4:	ea93 0f0c 	teq	r3, ip
 8000ff8:	d104      	bne.n	8001004 <__aeabi_fdiv+0x118>
 8000ffa:	024b      	lsls	r3, r1, #9
 8000ffc:	f43f af4c 	beq.w	8000e98 <__aeabi_fmul+0x114>
 8001000:	4608      	mov	r0, r1
 8001002:	e76e      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001004:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8001008:	bf18      	it	ne
 800100a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 800100e:	d1ca      	bne.n	8000fa6 <__aeabi_fdiv+0xba>
 8001010:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8001014:	f47f af5c 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8001018:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 800101c:	f47f af3c 	bne.w	8000e98 <__aeabi_fmul+0x114>
 8001020:	e75f      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001022:	bf00      	nop

08001024 <__gesf2>:
 8001024:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8001028:	e006      	b.n	8001038 <__cmpsf2+0x4>
 800102a:	bf00      	nop

0800102c <__lesf2>:
 800102c:	f04f 0c01 	mov.w	ip, #1
 8001030:	e002      	b.n	8001038 <__cmpsf2+0x4>
 8001032:	bf00      	nop

08001034 <__cmpsf2>:
 8001034:	f04f 0c01 	mov.w	ip, #1
 8001038:	f84d cd04 	str.w	ip, [sp, #-4]!
 800103c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001040:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001044:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001048:	bf18      	it	ne
 800104a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800104e:	d011      	beq.n	8001074 <__cmpsf2+0x40>
 8001050:	b001      	add	sp, #4
 8001052:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8001056:	bf18      	it	ne
 8001058:	ea90 0f01 	teqne	r0, r1
 800105c:	bf58      	it	pl
 800105e:	ebb2 0003 	subspl.w	r0, r2, r3
 8001062:	bf88      	it	hi
 8001064:	17c8      	asrhi	r0, r1, #31
 8001066:	bf38      	it	cc
 8001068:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 800106c:	bf18      	it	ne
 800106e:	f040 0001 	orrne.w	r0, r0, #1
 8001072:	4770      	bx	lr
 8001074:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001078:	d102      	bne.n	8001080 <__cmpsf2+0x4c>
 800107a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800107e:	d105      	bne.n	800108c <__cmpsf2+0x58>
 8001080:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001084:	d1e4      	bne.n	8001050 <__cmpsf2+0x1c>
 8001086:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800108a:	d0e1      	beq.n	8001050 <__cmpsf2+0x1c>
 800108c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001090:	4770      	bx	lr
 8001092:	bf00      	nop

08001094 <__aeabi_cfrcmple>:
 8001094:	4684      	mov	ip, r0
 8001096:	4608      	mov	r0, r1
 8001098:	4661      	mov	r1, ip
 800109a:	e7ff      	b.n	800109c <__aeabi_cfcmpeq>

0800109c <__aeabi_cfcmpeq>:
 800109c:	b50f      	push	{r0, r1, r2, r3, lr}
 800109e:	f7ff ffc9 	bl	8001034 <__cmpsf2>
 80010a2:	2800      	cmp	r0, #0
 80010a4:	bf48      	it	mi
 80010a6:	f110 0f00 	cmnmi.w	r0, #0
 80010aa:	bd0f      	pop	{r0, r1, r2, r3, pc}

080010ac <__aeabi_fcmpeq>:
 80010ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010b0:	f7ff fff4 	bl	800109c <__aeabi_cfcmpeq>
 80010b4:	bf0c      	ite	eq
 80010b6:	2001      	moveq	r0, #1
 80010b8:	2000      	movne	r0, #0
 80010ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80010be:	bf00      	nop

080010c0 <__aeabi_fcmplt>:
 80010c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010c4:	f7ff ffea 	bl	800109c <__aeabi_cfcmpeq>
 80010c8:	bf34      	ite	cc
 80010ca:	2001      	movcc	r0, #1
 80010cc:	2000      	movcs	r0, #0
 80010ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80010d2:	bf00      	nop

080010d4 <__aeabi_fcmple>:
 80010d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010d8:	f7ff ffe0 	bl	800109c <__aeabi_cfcmpeq>
 80010dc:	bf94      	ite	ls
 80010de:	2001      	movls	r0, #1
 80010e0:	2000      	movhi	r0, #0
 80010e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80010e6:	bf00      	nop

080010e8 <__aeabi_fcmpge>:
 80010e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010ec:	f7ff ffd2 	bl	8001094 <__aeabi_cfrcmple>
 80010f0:	bf94      	ite	ls
 80010f2:	2001      	movls	r0, #1
 80010f4:	2000      	movhi	r0, #0
 80010f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80010fa:	bf00      	nop

080010fc <__aeabi_fcmpgt>:
 80010fc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001100:	f7ff ffc8 	bl	8001094 <__aeabi_cfrcmple>
 8001104:	bf34      	ite	cc
 8001106:	2001      	movcc	r0, #1
 8001108:	2000      	movcs	r0, #0
 800110a:	f85d fb08 	ldr.w	pc, [sp], #8
 800110e:	bf00      	nop

08001110 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001110:	b580      	push	{r7, lr}
 8001112:	b084      	sub	sp, #16
 8001114:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001116:	f001 f8cf 	bl	80022b8 <HAL_Init>

  /* USER CODE BEGIN Init */


  FIRFilter_Init(&az_filter);
 800111a:	484d      	ldr	r0, [pc, #308]	; (8001250 <main+0x140>)
 800111c:	f003 ffda 	bl	80050d4 <FIRFilter_Init>
  FIRFilter_Init(&angle_yx_filter);
 8001120:	484c      	ldr	r0, [pc, #304]	; (8001254 <main+0x144>)
 8001122:	f003 ffd7 	bl	80050d4 <FIRFilter_Init>


  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001126:	f000 f8ad 	bl	8001284 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800112a:	f000 fa67 	bl	80015fc <MX_GPIO_Init>
  MX_USART1_UART_Init();
 800112e:	f000 fa3b 	bl	80015a8 <MX_USART1_UART_Init>
  MX_TIM2_Init();
 8001132:	f000 f99d 	bl	8001470 <MX_TIM2_Init>
  MX_ADC1_Init();
 8001136:	f000 f901 	bl	800133c <MX_ADC1_Init>
  MX_I2C1_Init();
 800113a:	f000 f93d 	bl	80013b8 <MX_I2C1_Init>
  MX_I2C2_Init();
 800113e:	f000 f969 	bl	8001414 <MX_I2C2_Init>
  MX_TIM3_Init();
 8001142:	f000 f9e3 	bl	800150c <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */


  ssd1306_Fill(Black);
 8001146:	2000      	movs	r0, #0
 8001148:	f004 f8e2 	bl	8005310 <ssd1306_Fill>
  ssd1306_SetCursor(1, 11);
 800114c:	210b      	movs	r1, #11
 800114e:	2001      	movs	r0, #1
 8001150:	f004 fa44 	bl	80055dc <ssd1306_SetCursor>
  ssd1306_WriteString("Proyecto final", Font_7x10, White);
 8001154:	4a40      	ldr	r2, [pc, #256]	; (8001258 <main+0x148>)
 8001156:	2301      	movs	r3, #1
 8001158:	ca06      	ldmia	r2, {r1, r2}
 800115a:	4840      	ldr	r0, [pc, #256]	; (800125c <main+0x14c>)
 800115c:	f004 fa18 	bl	8005590 <ssd1306_WriteString>
  ssd1306_SetCursor(1, 27);
 8001160:	211b      	movs	r1, #27
 8001162:	2001      	movs	r0, #1
 8001164:	f004 fa3a 	bl	80055dc <ssd1306_SetCursor>
  ssd1306_WriteString("Sistemas Embebidos", Font_7x10, White);
 8001168:	4a3b      	ldr	r2, [pc, #236]	; (8001258 <main+0x148>)
 800116a:	2301      	movs	r3, #1
 800116c:	ca06      	ldmia	r2, {r1, r2}
 800116e:	483c      	ldr	r0, [pc, #240]	; (8001260 <main+0x150>)
 8001170:	f004 fa0e 	bl	8005590 <ssd1306_WriteString>
  ssd1306_SetCursor(1, 43);
 8001174:	212b      	movs	r1, #43	; 0x2b
 8001176:	2001      	movs	r0, #1
 8001178:	f004 fa30 	bl	80055dc <ssd1306_SetCursor>
  ssd1306_WriteString("Tomas Cornaglia", Font_7x10, White);
 800117c:	4a36      	ldr	r2, [pc, #216]	; (8001258 <main+0x148>)
 800117e:	2301      	movs	r3, #1
 8001180:	ca06      	ldmia	r2, {r1, r2}
 8001182:	4838      	ldr	r0, [pc, #224]	; (8001264 <main+0x154>)
 8001184:	f004 fa04 	bl	8005590 <ssd1306_WriteString>
  ssd1306_UpdateScreen();
 8001188:	f004 f8e4 	bl	8005354 <ssd1306_UpdateScreen>

  HAL_Delay(3000);
 800118c:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8001190:	f001 f8f4 	bl	800237c <HAL_Delay>

  HAL_I2C_Mem_Write(&hi2c1, (mpu6050_adr<<1) | 0, reg_pwrmngt1, 1, 0x00, 1, 100);
 8001194:	2368      	movs	r3, #104	; 0x68
 8001196:	b29b      	uxth	r3, r3
 8001198:	005b      	lsls	r3, r3, #1
 800119a:	b299      	uxth	r1, r3
 800119c:	236b      	movs	r3, #107	; 0x6b
 800119e:	b29a      	uxth	r2, r3
 80011a0:	2364      	movs	r3, #100	; 0x64
 80011a2:	9302      	str	r3, [sp, #8]
 80011a4:	2301      	movs	r3, #1
 80011a6:	9301      	str	r3, [sp, #4]
 80011a8:	2300      	movs	r3, #0
 80011aa:	9300      	str	r3, [sp, #0]
 80011ac:	2301      	movs	r3, #1
 80011ae:	482e      	ldr	r0, [pc, #184]	; (8001268 <main+0x158>)
 80011b0:	f001 ff00 	bl	8002fb4 <HAL_I2C_Mem_Write>

  ssd1306_Init();
 80011b4:	f004 f842 	bl	800523c <ssd1306_Init>

  HAL_TIM_Base_Start_IT(&htim3);
 80011b8:	482c      	ldr	r0, [pc, #176]	; (800126c <main+0x15c>)
 80011ba:	f003 fad7 	bl	800476c <HAL_TIM_Base_Start_IT>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */


	switch(display_mode)
 80011be:	4b2c      	ldr	r3, [pc, #176]	; (8001270 <main+0x160>)
 80011c0:	781b      	ldrb	r3, [r3, #0]
 80011c2:	2b01      	cmp	r3, #1
 80011c4:	d002      	beq.n	80011cc <main+0xbc>
 80011c6:	2b02      	cmp	r3, #2
 80011c8:	d006      	beq.n	80011d8 <main+0xc8>
 80011ca:	e00e      	b.n	80011ea <main+0xda>
	{
		case 1:
			bubbleLevel_1d(angle_yx);
 80011cc:	4b29      	ldr	r3, [pc, #164]	; (8001274 <main+0x164>)
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	4618      	mov	r0, r3
 80011d2:	f000 fbeb 	bl	80019ac <bubbleLevel_1d>
			break;
 80011d6:	e008      	b.n	80011ea <main+0xda>

		case 2:
			bubbleLevel_2d(angle_yz, angle_xz);
 80011d8:	4b27      	ldr	r3, [pc, #156]	; (8001278 <main+0x168>)
 80011da:	681b      	ldr	r3, [r3, #0]
 80011dc:	4a27      	ldr	r2, [pc, #156]	; (800127c <main+0x16c>)
 80011de:	6812      	ldr	r2, [r2, #0]
 80011e0:	4611      	mov	r1, r2
 80011e2:	4618      	mov	r0, r3
 80011e4:	f000 fcb6 	bl	8001b54 <bubbleLevel_2d>
			break;
 80011e8:	bf00      	nop
	}

	if( (az_filter.out < 0.2) && (display_mode != 1)  )	// Revisar como evaluar que el timer ya está corriendo, cosa de no iniciarlo más de una vez.
 80011ea:	4b19      	ldr	r3, [pc, #100]	; (8001250 <main+0x140>)
 80011ec:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80011f0:	4618      	mov	r0, r3
 80011f2:	f7ff f919 	bl	8000428 <__aeabi_f2d>
 80011f6:	a312      	add	r3, pc, #72	; (adr r3, 8001240 <main+0x130>)
 80011f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011fc:	f7ff fbde 	bl	80009bc <__aeabi_dcmplt>
 8001200:	4603      	mov	r3, r0
 8001202:	2b00      	cmp	r3, #0
 8001204:	d006      	beq.n	8001214 <main+0x104>
 8001206:	4b1a      	ldr	r3, [pc, #104]	; (8001270 <main+0x160>)
 8001208:	781b      	ldrb	r3, [r3, #0]
 800120a:	2b01      	cmp	r3, #1
 800120c:	d002      	beq.n	8001214 <main+0x104>
		HAL_TIM_Base_Start_IT(&htim2);
 800120e:	481c      	ldr	r0, [pc, #112]	; (8001280 <main+0x170>)
 8001210:	f003 faac 	bl	800476c <HAL_TIM_Base_Start_IT>

	if( (az_filter.out > 0.8) && (display_mode != 2) )
 8001214:	4b0e      	ldr	r3, [pc, #56]	; (8001250 <main+0x140>)
 8001216:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800121a:	4618      	mov	r0, r3
 800121c:	f7ff f904 	bl	8000428 <__aeabi_f2d>
 8001220:	a309      	add	r3, pc, #36	; (adr r3, 8001248 <main+0x138>)
 8001222:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001226:	f7ff fbe7 	bl	80009f8 <__aeabi_dcmpgt>
 800122a:	4603      	mov	r3, r0
 800122c:	2b00      	cmp	r3, #0
 800122e:	d006      	beq.n	800123e <main+0x12e>
 8001230:	4b0f      	ldr	r3, [pc, #60]	; (8001270 <main+0x160>)
 8001232:	781b      	ldrb	r3, [r3, #0]
 8001234:	2b02      	cmp	r3, #2
 8001236:	d0c2      	beq.n	80011be <main+0xae>
		HAL_TIM_Base_Start_IT(&htim2);
 8001238:	4811      	ldr	r0, [pc, #68]	; (8001280 <main+0x170>)
 800123a:	f003 fa97 	bl	800476c <HAL_TIM_Base_Start_IT>
	switch(display_mode)
 800123e:	e7be      	b.n	80011be <main+0xae>
 8001240:	9999999a 	.word	0x9999999a
 8001244:	3fc99999 	.word	0x3fc99999
 8001248:	9999999a 	.word	0x9999999a
 800124c:	3fe99999 	.word	0x3fe99999
 8001250:	20000294 	.word	0x20000294
 8001254:	2000031c 	.word	0x2000031c
 8001258:	20000090 	.word	0x20000090
 800125c:	08009d70 	.word	0x08009d70
 8001260:	08009d80 	.word	0x08009d80
 8001264:	08009d94 	.word	0x08009d94
 8001268:	20000908 	.word	0x20000908
 800126c:	200009b0 	.word	0x200009b0
 8001270:	20000290 	.word	0x20000290
 8001274:	200004b4 	.word	0x200004b4
 8001278:	200004bc 	.word	0x200004bc
 800127c:	200004b8 	.word	0x200004b8
 8001280:	20000a68 	.word	0x20000a68

08001284 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001284:	b580      	push	{r7, lr}
 8001286:	b094      	sub	sp, #80	; 0x50
 8001288:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800128a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800128e:	2228      	movs	r2, #40	; 0x28
 8001290:	2100      	movs	r1, #0
 8001292:	4618      	mov	r0, r3
 8001294:	f004 fb4c 	bl	8005930 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001298:	f107 0314 	add.w	r3, r7, #20
 800129c:	2200      	movs	r2, #0
 800129e:	601a      	str	r2, [r3, #0]
 80012a0:	605a      	str	r2, [r3, #4]
 80012a2:	609a      	str	r2, [r3, #8]
 80012a4:	60da      	str	r2, [r3, #12]
 80012a6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80012a8:	1d3b      	adds	r3, r7, #4
 80012aa:	2200      	movs	r2, #0
 80012ac:	601a      	str	r2, [r3, #0]
 80012ae:	605a      	str	r2, [r3, #4]
 80012b0:	609a      	str	r2, [r3, #8]
 80012b2:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80012b4:	2301      	movs	r3, #1
 80012b6:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80012b8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80012bc:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80012be:	2300      	movs	r3, #0
 80012c0:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80012c2:	2301      	movs	r3, #1
 80012c4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80012c6:	2302      	movs	r3, #2
 80012c8:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80012ca:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80012ce:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80012d0:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80012d4:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80012d6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80012da:	4618      	mov	r0, r3
 80012dc:	f002 fd26 	bl	8003d2c <HAL_RCC_OscConfig>
 80012e0:	4603      	mov	r3, r0
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	d001      	beq.n	80012ea <SystemClock_Config+0x66>
  {
    Error_Handler();
 80012e6:	f000 fd53 	bl	8001d90 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80012ea:	230f      	movs	r3, #15
 80012ec:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80012ee:	2302      	movs	r3, #2
 80012f0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80012f2:	2300      	movs	r3, #0
 80012f4:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80012f6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80012fa:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80012fc:	2300      	movs	r3, #0
 80012fe:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001300:	f107 0314 	add.w	r3, r7, #20
 8001304:	2102      	movs	r1, #2
 8001306:	4618      	mov	r0, r3
 8001308:	f002 ff90 	bl	800422c <HAL_RCC_ClockConfig>
 800130c:	4603      	mov	r3, r0
 800130e:	2b00      	cmp	r3, #0
 8001310:	d001      	beq.n	8001316 <SystemClock_Config+0x92>
  {
    Error_Handler();
 8001312:	f000 fd3d 	bl	8001d90 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001316:	2302      	movs	r3, #2
 8001318:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 800131a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800131e:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001320:	1d3b      	adds	r3, r7, #4
 8001322:	4618      	mov	r0, r3
 8001324:	f003 f91c 	bl	8004560 <HAL_RCCEx_PeriphCLKConfig>
 8001328:	4603      	mov	r3, r0
 800132a:	2b00      	cmp	r3, #0
 800132c:	d001      	beq.n	8001332 <SystemClock_Config+0xae>
  {
    Error_Handler();
 800132e:	f000 fd2f 	bl	8001d90 <Error_Handler>
  }
}
 8001332:	bf00      	nop
 8001334:	3750      	adds	r7, #80	; 0x50
 8001336:	46bd      	mov	sp, r7
 8001338:	bd80      	pop	{r7, pc}
	...

0800133c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800133c:	b580      	push	{r7, lr}
 800133e:	b084      	sub	sp, #16
 8001340:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001342:	1d3b      	adds	r3, r7, #4
 8001344:	2200      	movs	r2, #0
 8001346:	601a      	str	r2, [r3, #0]
 8001348:	605a      	str	r2, [r3, #4]
 800134a:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 800134c:	4b18      	ldr	r3, [pc, #96]	; (80013b0 <MX_ADC1_Init+0x74>)
 800134e:	4a19      	ldr	r2, [pc, #100]	; (80013b4 <MX_ADC1_Init+0x78>)
 8001350:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001352:	4b17      	ldr	r3, [pc, #92]	; (80013b0 <MX_ADC1_Init+0x74>)
 8001354:	2200      	movs	r2, #0
 8001356:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001358:	4b15      	ldr	r3, [pc, #84]	; (80013b0 <MX_ADC1_Init+0x74>)
 800135a:	2200      	movs	r2, #0
 800135c:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800135e:	4b14      	ldr	r3, [pc, #80]	; (80013b0 <MX_ADC1_Init+0x74>)
 8001360:	2200      	movs	r2, #0
 8001362:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001364:	4b12      	ldr	r3, [pc, #72]	; (80013b0 <MX_ADC1_Init+0x74>)
 8001366:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 800136a:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800136c:	4b10      	ldr	r3, [pc, #64]	; (80013b0 <MX_ADC1_Init+0x74>)
 800136e:	2200      	movs	r2, #0
 8001370:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8001372:	4b0f      	ldr	r3, [pc, #60]	; (80013b0 <MX_ADC1_Init+0x74>)
 8001374:	2201      	movs	r2, #1
 8001376:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001378:	480d      	ldr	r0, [pc, #52]	; (80013b0 <MX_ADC1_Init+0x74>)
 800137a:	f001 f823 	bl	80023c4 <HAL_ADC_Init>
 800137e:	4603      	mov	r3, r0
 8001380:	2b00      	cmp	r3, #0
 8001382:	d001      	beq.n	8001388 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8001384:	f000 fd04 	bl	8001d90 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8001388:	2307      	movs	r3, #7
 800138a:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800138c:	2301      	movs	r3, #1
 800138e:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8001390:	2300      	movs	r3, #0
 8001392:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001394:	1d3b      	adds	r3, r7, #4
 8001396:	4619      	mov	r1, r3
 8001398:	4805      	ldr	r0, [pc, #20]	; (80013b0 <MX_ADC1_Init+0x74>)
 800139a:	f001 f8eb 	bl	8002574 <HAL_ADC_ConfigChannel>
 800139e:	4603      	mov	r3, r0
 80013a0:	2b00      	cmp	r3, #0
 80013a2:	d001      	beq.n	80013a8 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 80013a4:	f000 fcf4 	bl	8001d90 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80013a8:	bf00      	nop
 80013aa:	3710      	adds	r7, #16
 80013ac:	46bd      	mov	sp, r7
 80013ae:	bd80      	pop	{r7, pc}
 80013b0:	200009f8 	.word	0x200009f8
 80013b4:	40012400 	.word	0x40012400

080013b8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80013b8:	b580      	push	{r7, lr}
 80013ba:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80013bc:	4b12      	ldr	r3, [pc, #72]	; (8001408 <MX_I2C1_Init+0x50>)
 80013be:	4a13      	ldr	r2, [pc, #76]	; (800140c <MX_I2C1_Init+0x54>)
 80013c0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80013c2:	4b11      	ldr	r3, [pc, #68]	; (8001408 <MX_I2C1_Init+0x50>)
 80013c4:	4a12      	ldr	r2, [pc, #72]	; (8001410 <MX_I2C1_Init+0x58>)
 80013c6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80013c8:	4b0f      	ldr	r3, [pc, #60]	; (8001408 <MX_I2C1_Init+0x50>)
 80013ca:	2200      	movs	r2, #0
 80013cc:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80013ce:	4b0e      	ldr	r3, [pc, #56]	; (8001408 <MX_I2C1_Init+0x50>)
 80013d0:	2200      	movs	r2, #0
 80013d2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80013d4:	4b0c      	ldr	r3, [pc, #48]	; (8001408 <MX_I2C1_Init+0x50>)
 80013d6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80013da:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80013dc:	4b0a      	ldr	r3, [pc, #40]	; (8001408 <MX_I2C1_Init+0x50>)
 80013de:	2200      	movs	r2, #0
 80013e0:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80013e2:	4b09      	ldr	r3, [pc, #36]	; (8001408 <MX_I2C1_Init+0x50>)
 80013e4:	2200      	movs	r2, #0
 80013e6:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80013e8:	4b07      	ldr	r3, [pc, #28]	; (8001408 <MX_I2C1_Init+0x50>)
 80013ea:	2200      	movs	r2, #0
 80013ec:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80013ee:	4b06      	ldr	r3, [pc, #24]	; (8001408 <MX_I2C1_Init+0x50>)
 80013f0:	2200      	movs	r2, #0
 80013f2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80013f4:	4804      	ldr	r0, [pc, #16]	; (8001408 <MX_I2C1_Init+0x50>)
 80013f6:	f001 fc99 	bl	8002d2c <HAL_I2C_Init>
 80013fa:	4603      	mov	r3, r0
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	d001      	beq.n	8001404 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001400:	f000 fcc6 	bl	8001d90 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001404:	bf00      	nop
 8001406:	bd80      	pop	{r7, pc}
 8001408:	20000908 	.word	0x20000908
 800140c:	40005400 	.word	0x40005400
 8001410:	000186a0 	.word	0x000186a0

08001414 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8001414:	b580      	push	{r7, lr}
 8001416:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001418:	4b12      	ldr	r3, [pc, #72]	; (8001464 <MX_I2C2_Init+0x50>)
 800141a:	4a13      	ldr	r2, [pc, #76]	; (8001468 <MX_I2C2_Init+0x54>)
 800141c:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 800141e:	4b11      	ldr	r3, [pc, #68]	; (8001464 <MX_I2C2_Init+0x50>)
 8001420:	4a12      	ldr	r2, [pc, #72]	; (800146c <MX_I2C2_Init+0x58>)
 8001422:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001424:	4b0f      	ldr	r3, [pc, #60]	; (8001464 <MX_I2C2_Init+0x50>)
 8001426:	2200      	movs	r2, #0
 8001428:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 800142a:	4b0e      	ldr	r3, [pc, #56]	; (8001464 <MX_I2C2_Init+0x50>)
 800142c:	2200      	movs	r2, #0
 800142e:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001430:	4b0c      	ldr	r3, [pc, #48]	; (8001464 <MX_I2C2_Init+0x50>)
 8001432:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001436:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001438:	4b0a      	ldr	r3, [pc, #40]	; (8001464 <MX_I2C2_Init+0x50>)
 800143a:	2200      	movs	r2, #0
 800143c:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 800143e:	4b09      	ldr	r3, [pc, #36]	; (8001464 <MX_I2C2_Init+0x50>)
 8001440:	2200      	movs	r2, #0
 8001442:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001444:	4b07      	ldr	r3, [pc, #28]	; (8001464 <MX_I2C2_Init+0x50>)
 8001446:	2200      	movs	r2, #0
 8001448:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800144a:	4b06      	ldr	r3, [pc, #24]	; (8001464 <MX_I2C2_Init+0x50>)
 800144c:	2200      	movs	r2, #0
 800144e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001450:	4804      	ldr	r0, [pc, #16]	; (8001464 <MX_I2C2_Init+0x50>)
 8001452:	f001 fc6b 	bl	8002d2c <HAL_I2C_Init>
 8001456:	4603      	mov	r3, r0
 8001458:	2b00      	cmp	r3, #0
 800145a:	d001      	beq.n	8001460 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 800145c:	f000 fc98 	bl	8001d90 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001460:	bf00      	nop
 8001462:	bd80      	pop	{r7, pc}
 8001464:	2000095c 	.word	0x2000095c
 8001468:	40005800 	.word	0x40005800
 800146c:	000186a0 	.word	0x000186a0

08001470 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001470:	b580      	push	{r7, lr}
 8001472:	b086      	sub	sp, #24
 8001474:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001476:	f107 0308 	add.w	r3, r7, #8
 800147a:	2200      	movs	r2, #0
 800147c:	601a      	str	r2, [r3, #0]
 800147e:	605a      	str	r2, [r3, #4]
 8001480:	609a      	str	r2, [r3, #8]
 8001482:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001484:	463b      	mov	r3, r7
 8001486:	2200      	movs	r2, #0
 8001488:	601a      	str	r2, [r3, #0]
 800148a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800148c:	4b1e      	ldr	r3, [pc, #120]	; (8001508 <MX_TIM2_Init+0x98>)
 800148e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001492:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 10000;
 8001494:	4b1c      	ldr	r3, [pc, #112]	; (8001508 <MX_TIM2_Init+0x98>)
 8001496:	f242 7210 	movw	r2, #10000	; 0x2710
 800149a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800149c:	4b1a      	ldr	r3, [pc, #104]	; (8001508 <MX_TIM2_Init+0x98>)
 800149e:	2200      	movs	r2, #0
 80014a0:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 7200;
 80014a2:	4b19      	ldr	r3, [pc, #100]	; (8001508 <MX_TIM2_Init+0x98>)
 80014a4:	f44f 52e1 	mov.w	r2, #7200	; 0x1c20
 80014a8:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80014aa:	4b17      	ldr	r3, [pc, #92]	; (8001508 <MX_TIM2_Init+0x98>)
 80014ac:	2200      	movs	r2, #0
 80014ae:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80014b0:	4b15      	ldr	r3, [pc, #84]	; (8001508 <MX_TIM2_Init+0x98>)
 80014b2:	2280      	movs	r2, #128	; 0x80
 80014b4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80014b6:	4814      	ldr	r0, [pc, #80]	; (8001508 <MX_TIM2_Init+0x98>)
 80014b8:	f003 f908 	bl	80046cc <HAL_TIM_Base_Init>
 80014bc:	4603      	mov	r3, r0
 80014be:	2b00      	cmp	r3, #0
 80014c0:	d001      	beq.n	80014c6 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 80014c2:	f000 fc65 	bl	8001d90 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80014c6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80014ca:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80014cc:	f107 0308 	add.w	r3, r7, #8
 80014d0:	4619      	mov	r1, r3
 80014d2:	480d      	ldr	r0, [pc, #52]	; (8001508 <MX_TIM2_Init+0x98>)
 80014d4:	f003 fad2 	bl	8004a7c <HAL_TIM_ConfigClockSource>
 80014d8:	4603      	mov	r3, r0
 80014da:	2b00      	cmp	r3, #0
 80014dc:	d001      	beq.n	80014e2 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 80014de:	f000 fc57 	bl	8001d90 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80014e2:	2300      	movs	r3, #0
 80014e4:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80014e6:	2300      	movs	r3, #0
 80014e8:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80014ea:	463b      	mov	r3, r7
 80014ec:	4619      	mov	r1, r3
 80014ee:	4806      	ldr	r0, [pc, #24]	; (8001508 <MX_TIM2_Init+0x98>)
 80014f0:	f003 fca4 	bl	8004e3c <HAL_TIMEx_MasterConfigSynchronization>
 80014f4:	4603      	mov	r3, r0
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d001      	beq.n	80014fe <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 80014fa:	f000 fc49 	bl	8001d90 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80014fe:	bf00      	nop
 8001500:	3718      	adds	r7, #24
 8001502:	46bd      	mov	sp, r7
 8001504:	bd80      	pop	{r7, pc}
 8001506:	bf00      	nop
 8001508:	20000a68 	.word	0x20000a68

0800150c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800150c:	b580      	push	{r7, lr}
 800150e:	b086      	sub	sp, #24
 8001510:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001512:	f107 0308 	add.w	r3, r7, #8
 8001516:	2200      	movs	r2, #0
 8001518:	601a      	str	r2, [r3, #0]
 800151a:	605a      	str	r2, [r3, #4]
 800151c:	609a      	str	r2, [r3, #8]
 800151e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001520:	463b      	mov	r3, r7
 8001522:	2200      	movs	r2, #0
 8001524:	601a      	str	r2, [r3, #0]
 8001526:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001528:	4b1d      	ldr	r3, [pc, #116]	; (80015a0 <MX_TIM3_Init+0x94>)
 800152a:	4a1e      	ldr	r2, [pc, #120]	; (80015a4 <MX_TIM3_Init+0x98>)
 800152c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 720;
 800152e:	4b1c      	ldr	r3, [pc, #112]	; (80015a0 <MX_TIM3_Init+0x94>)
 8001530:	f44f 7234 	mov.w	r2, #720	; 0x2d0
 8001534:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001536:	4b1a      	ldr	r3, [pc, #104]	; (80015a0 <MX_TIM3_Init+0x94>)
 8001538:	2200      	movs	r2, #0
 800153a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 500;
 800153c:	4b18      	ldr	r3, [pc, #96]	; (80015a0 <MX_TIM3_Init+0x94>)
 800153e:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8001542:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001544:	4b16      	ldr	r3, [pc, #88]	; (80015a0 <MX_TIM3_Init+0x94>)
 8001546:	2200      	movs	r2, #0
 8001548:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800154a:	4b15      	ldr	r3, [pc, #84]	; (80015a0 <MX_TIM3_Init+0x94>)
 800154c:	2200      	movs	r2, #0
 800154e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001550:	4813      	ldr	r0, [pc, #76]	; (80015a0 <MX_TIM3_Init+0x94>)
 8001552:	f003 f8bb 	bl	80046cc <HAL_TIM_Base_Init>
 8001556:	4603      	mov	r3, r0
 8001558:	2b00      	cmp	r3, #0
 800155a:	d001      	beq.n	8001560 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 800155c:	f000 fc18 	bl	8001d90 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001560:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001564:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001566:	f107 0308 	add.w	r3, r7, #8
 800156a:	4619      	mov	r1, r3
 800156c:	480c      	ldr	r0, [pc, #48]	; (80015a0 <MX_TIM3_Init+0x94>)
 800156e:	f003 fa85 	bl	8004a7c <HAL_TIM_ConfigClockSource>
 8001572:	4603      	mov	r3, r0
 8001574:	2b00      	cmp	r3, #0
 8001576:	d001      	beq.n	800157c <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8001578:	f000 fc0a 	bl	8001d90 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800157c:	2300      	movs	r3, #0
 800157e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001580:	2300      	movs	r3, #0
 8001582:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001584:	463b      	mov	r3, r7
 8001586:	4619      	mov	r1, r3
 8001588:	4805      	ldr	r0, [pc, #20]	; (80015a0 <MX_TIM3_Init+0x94>)
 800158a:	f003 fc57 	bl	8004e3c <HAL_TIMEx_MasterConfigSynchronization>
 800158e:	4603      	mov	r3, r0
 8001590:	2b00      	cmp	r3, #0
 8001592:	d001      	beq.n	8001598 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8001594:	f000 fbfc 	bl	8001d90 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001598:	bf00      	nop
 800159a:	3718      	adds	r7, #24
 800159c:	46bd      	mov	sp, r7
 800159e:	bd80      	pop	{r7, pc}
 80015a0:	200009b0 	.word	0x200009b0
 80015a4:	40000400 	.word	0x40000400

080015a8 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80015a8:	b580      	push	{r7, lr}
 80015aa:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80015ac:	4b11      	ldr	r3, [pc, #68]	; (80015f4 <MX_USART1_UART_Init+0x4c>)
 80015ae:	4a12      	ldr	r2, [pc, #72]	; (80015f8 <MX_USART1_UART_Init+0x50>)
 80015b0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 80015b2:	4b10      	ldr	r3, [pc, #64]	; (80015f4 <MX_USART1_UART_Init+0x4c>)
 80015b4:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80015b8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80015ba:	4b0e      	ldr	r3, [pc, #56]	; (80015f4 <MX_USART1_UART_Init+0x4c>)
 80015bc:	2200      	movs	r2, #0
 80015be:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80015c0:	4b0c      	ldr	r3, [pc, #48]	; (80015f4 <MX_USART1_UART_Init+0x4c>)
 80015c2:	2200      	movs	r2, #0
 80015c4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80015c6:	4b0b      	ldr	r3, [pc, #44]	; (80015f4 <MX_USART1_UART_Init+0x4c>)
 80015c8:	2200      	movs	r2, #0
 80015ca:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80015cc:	4b09      	ldr	r3, [pc, #36]	; (80015f4 <MX_USART1_UART_Init+0x4c>)
 80015ce:	220c      	movs	r2, #12
 80015d0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80015d2:	4b08      	ldr	r3, [pc, #32]	; (80015f4 <MX_USART1_UART_Init+0x4c>)
 80015d4:	2200      	movs	r2, #0
 80015d6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80015d8:	4b06      	ldr	r3, [pc, #24]	; (80015f4 <MX_USART1_UART_Init+0x4c>)
 80015da:	2200      	movs	r2, #0
 80015dc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80015de:	4805      	ldr	r0, [pc, #20]	; (80015f4 <MX_USART1_UART_Init+0x4c>)
 80015e0:	f003 fc9c 	bl	8004f1c <HAL_UART_Init>
 80015e4:	4603      	mov	r3, r0
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d001      	beq.n	80015ee <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80015ea:	f000 fbd1 	bl	8001d90 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80015ee:	bf00      	nop
 80015f0:	bd80      	pop	{r7, pc}
 80015f2:	bf00      	nop
 80015f4:	20000a28 	.word	0x20000a28
 80015f8:	40013800 	.word	0x40013800

080015fc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80015fc:	b580      	push	{r7, lr}
 80015fe:	b088      	sub	sp, #32
 8001600:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001602:	f107 0310 	add.w	r3, r7, #16
 8001606:	2200      	movs	r2, #0
 8001608:	601a      	str	r2, [r3, #0]
 800160a:	605a      	str	r2, [r3, #4]
 800160c:	609a      	str	r2, [r3, #8]
 800160e:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001610:	4b2a      	ldr	r3, [pc, #168]	; (80016bc <MX_GPIO_Init+0xc0>)
 8001612:	699b      	ldr	r3, [r3, #24]
 8001614:	4a29      	ldr	r2, [pc, #164]	; (80016bc <MX_GPIO_Init+0xc0>)
 8001616:	f043 0310 	orr.w	r3, r3, #16
 800161a:	6193      	str	r3, [r2, #24]
 800161c:	4b27      	ldr	r3, [pc, #156]	; (80016bc <MX_GPIO_Init+0xc0>)
 800161e:	699b      	ldr	r3, [r3, #24]
 8001620:	f003 0310 	and.w	r3, r3, #16
 8001624:	60fb      	str	r3, [r7, #12]
 8001626:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001628:	4b24      	ldr	r3, [pc, #144]	; (80016bc <MX_GPIO_Init+0xc0>)
 800162a:	699b      	ldr	r3, [r3, #24]
 800162c:	4a23      	ldr	r2, [pc, #140]	; (80016bc <MX_GPIO_Init+0xc0>)
 800162e:	f043 0320 	orr.w	r3, r3, #32
 8001632:	6193      	str	r3, [r2, #24]
 8001634:	4b21      	ldr	r3, [pc, #132]	; (80016bc <MX_GPIO_Init+0xc0>)
 8001636:	699b      	ldr	r3, [r3, #24]
 8001638:	f003 0320 	and.w	r3, r3, #32
 800163c:	60bb      	str	r3, [r7, #8]
 800163e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001640:	4b1e      	ldr	r3, [pc, #120]	; (80016bc <MX_GPIO_Init+0xc0>)
 8001642:	699b      	ldr	r3, [r3, #24]
 8001644:	4a1d      	ldr	r2, [pc, #116]	; (80016bc <MX_GPIO_Init+0xc0>)
 8001646:	f043 0304 	orr.w	r3, r3, #4
 800164a:	6193      	str	r3, [r2, #24]
 800164c:	4b1b      	ldr	r3, [pc, #108]	; (80016bc <MX_GPIO_Init+0xc0>)
 800164e:	699b      	ldr	r3, [r3, #24]
 8001650:	f003 0304 	and.w	r3, r3, #4
 8001654:	607b      	str	r3, [r7, #4]
 8001656:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001658:	4b18      	ldr	r3, [pc, #96]	; (80016bc <MX_GPIO_Init+0xc0>)
 800165a:	699b      	ldr	r3, [r3, #24]
 800165c:	4a17      	ldr	r2, [pc, #92]	; (80016bc <MX_GPIO_Init+0xc0>)
 800165e:	f043 0308 	orr.w	r3, r3, #8
 8001662:	6193      	str	r3, [r2, #24]
 8001664:	4b15      	ldr	r3, [pc, #84]	; (80016bc <MX_GPIO_Init+0xc0>)
 8001666:	699b      	ldr	r3, [r3, #24]
 8001668:	f003 0308 	and.w	r3, r3, #8
 800166c:	603b      	str	r3, [r7, #0]
 800166e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 8001670:	2201      	movs	r2, #1
 8001672:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001676:	4812      	ldr	r0, [pc, #72]	; (80016c0 <MX_GPIO_Init+0xc4>)
 8001678:	f001 fb40 	bl	8002cfc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 800167c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001680:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001682:	2301      	movs	r3, #1
 8001684:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001686:	2300      	movs	r3, #0
 8001688:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800168a:	2302      	movs	r3, #2
 800168c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800168e:	f107 0310 	add.w	r3, r7, #16
 8001692:	4619      	mov	r1, r3
 8001694:	480a      	ldr	r0, [pc, #40]	; (80016c0 <MX_GPIO_Init+0xc4>)
 8001696:	f001 f9ad 	bl	80029f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 800169a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800169e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80016a0:	2300      	movs	r3, #0
 80016a2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80016a4:	2301      	movs	r3, #1
 80016a6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80016a8:	f107 0310 	add.w	r3, r7, #16
 80016ac:	4619      	mov	r1, r3
 80016ae:	4804      	ldr	r0, [pc, #16]	; (80016c0 <MX_GPIO_Init+0xc4>)
 80016b0:	f001 f9a0 	bl	80029f4 <HAL_GPIO_Init>

}
 80016b4:	bf00      	nop
 80016b6:	3720      	adds	r7, #32
 80016b8:	46bd      	mov	sp, r7
 80016ba:	bd80      	pop	{r7, pc}
 80016bc:	40021000 	.word	0x40021000
 80016c0:	40011000 	.word	0x40011000
 80016c4:	00000000 	.word	0x00000000

080016c8 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */


void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef* htim)
{
 80016c8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80016cc:	b086      	sub	sp, #24
 80016ce:	af04      	add	r7, sp, #16
 80016d0:	6078      	str	r0, [r7, #4]

//
//	HAL_TIM_Base_Stop_IT(&htim2);

	if(htim->Instance==TIM2)	//	Si interrupcion proviene de TIM2 -> cambio de modo de display
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80016da:	d124      	bne.n	8001726 <HAL_TIM_PeriodElapsedCallback+0x5e>
	{
		if(az_filter.out > 0.8)
 80016dc:	4ba0      	ldr	r3, [pc, #640]	; (8001960 <HAL_TIM_PeriodElapsedCallback+0x298>)
 80016de:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80016e2:	4618      	mov	r0, r3
 80016e4:	f7fe fea0 	bl	8000428 <__aeabi_f2d>
 80016e8:	a397      	add	r3, pc, #604	; (adr r3, 8001948 <HAL_TIM_PeriodElapsedCallback+0x280>)
 80016ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016ee:	f7ff f983 	bl	80009f8 <__aeabi_dcmpgt>
 80016f2:	4603      	mov	r3, r0
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	d002      	beq.n	80016fe <HAL_TIM_PeriodElapsedCallback+0x36>
			display_mode = 2;
 80016f8:	4b9a      	ldr	r3, [pc, #616]	; (8001964 <HAL_TIM_PeriodElapsedCallback+0x29c>)
 80016fa:	2202      	movs	r2, #2
 80016fc:	701a      	strb	r2, [r3, #0]

		if(az_filter.out < 0.2)
 80016fe:	4b98      	ldr	r3, [pc, #608]	; (8001960 <HAL_TIM_PeriodElapsedCallback+0x298>)
 8001700:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8001704:	4618      	mov	r0, r3
 8001706:	f7fe fe8f 	bl	8000428 <__aeabi_f2d>
 800170a:	a391      	add	r3, pc, #580	; (adr r3, 8001950 <HAL_TIM_PeriodElapsedCallback+0x288>)
 800170c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001710:	f7ff f954 	bl	80009bc <__aeabi_dcmplt>
 8001714:	4603      	mov	r3, r0
 8001716:	2b00      	cmp	r3, #0
 8001718:	d002      	beq.n	8001720 <HAL_TIM_PeriodElapsedCallback+0x58>
			display_mode = 1;
 800171a:	4b92      	ldr	r3, [pc, #584]	; (8001964 <HAL_TIM_PeriodElapsedCallback+0x29c>)
 800171c:	2201      	movs	r2, #1
 800171e:	701a      	strb	r2, [r3, #0]

		HAL_TIM_Base_Stop_IT(&htim2);
 8001720:	4891      	ldr	r0, [pc, #580]	; (8001968 <HAL_TIM_PeriodElapsedCallback+0x2a0>)
 8001722:	f003 f875 	bl	8004810 <HAL_TIM_Base_Stop_IT>
	}

	if(htim->Instance==TIM3)	//	Si intrerrupcion proviene de TIM3 -> lectura de MPU6050
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	4a90      	ldr	r2, [pc, #576]	; (800196c <HAL_TIM_PeriodElapsedCallback+0x2a4>)
 800172c:	4293      	cmp	r3, r2
 800172e:	f040 8104 	bne.w	800193a <HAL_TIM_PeriodElapsedCallback+0x272>
	{
		HAL_I2C_Mem_Read(&hi2c1, (mpu6050_adr<<1) | 0, accel_xout_h_reg, 1, Rec_Data, 6, 1000);
 8001732:	2368      	movs	r3, #104	; 0x68
 8001734:	b29b      	uxth	r3, r3
 8001736:	005b      	lsls	r3, r3, #1
 8001738:	b299      	uxth	r1, r3
 800173a:	233b      	movs	r3, #59	; 0x3b
 800173c:	b29a      	uxth	r2, r3
 800173e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001742:	9302      	str	r3, [sp, #8]
 8001744:	2306      	movs	r3, #6
 8001746:	9301      	str	r3, [sp, #4]
 8001748:	4b89      	ldr	r3, [pc, #548]	; (8001970 <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 800174a:	9300      	str	r3, [sp, #0]
 800174c:	2301      	movs	r3, #1
 800174e:	4889      	ldr	r0, [pc, #548]	; (8001974 <HAL_TIM_PeriodElapsedCallback+0x2ac>)
 8001750:	f001 fd2a 	bl	80031a8 <HAL_I2C_Mem_Read>

		Accel_X_RAW = (int16_t)(Rec_Data[0] << 8 | Rec_Data [1]);
 8001754:	4b86      	ldr	r3, [pc, #536]	; (8001970 <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 8001756:	781b      	ldrb	r3, [r3, #0]
 8001758:	021b      	lsls	r3, r3, #8
 800175a:	b21a      	sxth	r2, r3
 800175c:	4b84      	ldr	r3, [pc, #528]	; (8001970 <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 800175e:	785b      	ldrb	r3, [r3, #1]
 8001760:	b21b      	sxth	r3, r3
 8001762:	4313      	orrs	r3, r2
 8001764:	b21a      	sxth	r2, r3
 8001766:	4b84      	ldr	r3, [pc, #528]	; (8001978 <HAL_TIM_PeriodElapsedCallback+0x2b0>)
 8001768:	801a      	strh	r2, [r3, #0]
		Accel_Y_RAW = (int16_t)(Rec_Data[2] << 8 | Rec_Data [3]);
 800176a:	4b81      	ldr	r3, [pc, #516]	; (8001970 <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 800176c:	789b      	ldrb	r3, [r3, #2]
 800176e:	021b      	lsls	r3, r3, #8
 8001770:	b21a      	sxth	r2, r3
 8001772:	4b7f      	ldr	r3, [pc, #508]	; (8001970 <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 8001774:	78db      	ldrb	r3, [r3, #3]
 8001776:	b21b      	sxth	r3, r3
 8001778:	4313      	orrs	r3, r2
 800177a:	b21a      	sxth	r2, r3
 800177c:	4b7f      	ldr	r3, [pc, #508]	; (800197c <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 800177e:	801a      	strh	r2, [r3, #0]
		Accel_Z_RAW = (int16_t)(Rec_Data[4] << 8 | Rec_Data [5]);
 8001780:	4b7b      	ldr	r3, [pc, #492]	; (8001970 <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 8001782:	791b      	ldrb	r3, [r3, #4]
 8001784:	021b      	lsls	r3, r3, #8
 8001786:	b21a      	sxth	r2, r3
 8001788:	4b79      	ldr	r3, [pc, #484]	; (8001970 <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 800178a:	795b      	ldrb	r3, [r3, #5]
 800178c:	b21b      	sxth	r3, r3
 800178e:	4313      	orrs	r3, r2
 8001790:	b21a      	sxth	r2, r3
 8001792:	4b7b      	ldr	r3, [pc, #492]	; (8001980 <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 8001794:	801a      	strh	r2, [r3, #0]

		ax = (float)Accel_X_RAW / 16384.0;
 8001796:	4b78      	ldr	r3, [pc, #480]	; (8001978 <HAL_TIM_PeriodElapsedCallback+0x2b0>)
 8001798:	f9b3 3000 	ldrsh.w	r3, [r3]
 800179c:	4618      	mov	r0, r3
 800179e:	f7ff fa9d 	bl	8000cdc <__aeabi_i2f>
 80017a2:	4603      	mov	r3, r0
 80017a4:	f04f 418d 	mov.w	r1, #1182793728	; 0x46800000
 80017a8:	4618      	mov	r0, r3
 80017aa:	f7ff fb9f 	bl	8000eec <__aeabi_fdiv>
 80017ae:	4603      	mov	r3, r0
 80017b0:	461a      	mov	r2, r3
 80017b2:	4b74      	ldr	r3, [pc, #464]	; (8001984 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 80017b4:	601a      	str	r2, [r3, #0]
		ay = (float)Accel_Y_RAW / 16384.0;
 80017b6:	4b71      	ldr	r3, [pc, #452]	; (800197c <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 80017b8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80017bc:	4618      	mov	r0, r3
 80017be:	f7ff fa8d 	bl	8000cdc <__aeabi_i2f>
 80017c2:	4603      	mov	r3, r0
 80017c4:	f04f 418d 	mov.w	r1, #1182793728	; 0x46800000
 80017c8:	4618      	mov	r0, r3
 80017ca:	f7ff fb8f 	bl	8000eec <__aeabi_fdiv>
 80017ce:	4603      	mov	r3, r0
 80017d0:	461a      	mov	r2, r3
 80017d2:	4b6d      	ldr	r3, [pc, #436]	; (8001988 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 80017d4:	601a      	str	r2, [r3, #0]
		az = (float)Accel_Z_RAW / 16384.0;
 80017d6:	4b6a      	ldr	r3, [pc, #424]	; (8001980 <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 80017d8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80017dc:	4618      	mov	r0, r3
 80017de:	f7ff fa7d 	bl	8000cdc <__aeabi_i2f>
 80017e2:	4603      	mov	r3, r0
 80017e4:	f04f 418d 	mov.w	r1, #1182793728	; 0x46800000
 80017e8:	4618      	mov	r0, r3
 80017ea:	f7ff fb7f 	bl	8000eec <__aeabi_fdiv>
 80017ee:	4603      	mov	r3, r0
 80017f0:	461a      	mov	r2, r3
 80017f2:	4b66      	ldr	r3, [pc, #408]	; (800198c <HAL_TIM_PeriodElapsedCallback+0x2c4>)
 80017f4:	601a      	str	r2, [r3, #0]

		FIRFilter_Update(&az_filter, az);
 80017f6:	4b65      	ldr	r3, [pc, #404]	; (800198c <HAL_TIM_PeriodElapsedCallback+0x2c4>)
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	4619      	mov	r1, r3
 80017fc:	4858      	ldr	r0, [pc, #352]	; (8001960 <HAL_TIM_PeriodElapsedCallback+0x298>)
 80017fe:	f003 fc8b 	bl	8005118 <FIRFilter_Update>

		angle_yx = -1*(atan2(ay,ax)*180)/PI;
 8001802:	4b61      	ldr	r3, [pc, #388]	; (8001988 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	4618      	mov	r0, r3
 8001808:	f7fe fe0e 	bl	8000428 <__aeabi_f2d>
 800180c:	4682      	mov	sl, r0
 800180e:	468b      	mov	fp, r1
 8001810:	4b5c      	ldr	r3, [pc, #368]	; (8001984 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	4618      	mov	r0, r3
 8001816:	f7fe fe07 	bl	8000428 <__aeabi_f2d>
 800181a:	4602      	mov	r2, r0
 800181c:	460b      	mov	r3, r1
 800181e:	4650      	mov	r0, sl
 8001820:	4659      	mov	r1, fp
 8001822:	f006 ffa1 	bl	8008768 <atan2>
 8001826:	f04f 0200 	mov.w	r2, #0
 800182a:	4b59      	ldr	r3, [pc, #356]	; (8001990 <HAL_TIM_PeriodElapsedCallback+0x2c8>)
 800182c:	f7fe fe54 	bl	80004d8 <__aeabi_dmul>
 8001830:	4602      	mov	r2, r0
 8001832:	460b      	mov	r3, r1
 8001834:	4690      	mov	r8, r2
 8001836:	f083 4900 	eor.w	r9, r3, #2147483648	; 0x80000000
 800183a:	a347      	add	r3, pc, #284	; (adr r3, 8001958 <HAL_TIM_PeriodElapsedCallback+0x290>)
 800183c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001840:	4640      	mov	r0, r8
 8001842:	4649      	mov	r1, r9
 8001844:	f7fe ff72 	bl	800072c <__aeabi_ddiv>
 8001848:	4602      	mov	r2, r0
 800184a:	460b      	mov	r3, r1
 800184c:	4610      	mov	r0, r2
 800184e:	4619      	mov	r1, r3
 8001850:	f7ff f93a 	bl	8000ac8 <__aeabi_d2f>
 8001854:	4603      	mov	r3, r0
 8001856:	4a4f      	ldr	r2, [pc, #316]	; (8001994 <HAL_TIM_PeriodElapsedCallback+0x2cc>)
 8001858:	6013      	str	r3, [r2, #0]
		angle_xz = (atan2(ax,az)*180)/PI;
 800185a:	4b4a      	ldr	r3, [pc, #296]	; (8001984 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	4618      	mov	r0, r3
 8001860:	f7fe fde2 	bl	8000428 <__aeabi_f2d>
 8001864:	4680      	mov	r8, r0
 8001866:	4689      	mov	r9, r1
 8001868:	4b48      	ldr	r3, [pc, #288]	; (800198c <HAL_TIM_PeriodElapsedCallback+0x2c4>)
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	4618      	mov	r0, r3
 800186e:	f7fe fddb 	bl	8000428 <__aeabi_f2d>
 8001872:	4602      	mov	r2, r0
 8001874:	460b      	mov	r3, r1
 8001876:	4640      	mov	r0, r8
 8001878:	4649      	mov	r1, r9
 800187a:	f006 ff75 	bl	8008768 <atan2>
 800187e:	f04f 0200 	mov.w	r2, #0
 8001882:	4b43      	ldr	r3, [pc, #268]	; (8001990 <HAL_TIM_PeriodElapsedCallback+0x2c8>)
 8001884:	f7fe fe28 	bl	80004d8 <__aeabi_dmul>
 8001888:	4602      	mov	r2, r0
 800188a:	460b      	mov	r3, r1
 800188c:	4610      	mov	r0, r2
 800188e:	4619      	mov	r1, r3
 8001890:	a331      	add	r3, pc, #196	; (adr r3, 8001958 <HAL_TIM_PeriodElapsedCallback+0x290>)
 8001892:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001896:	f7fe ff49 	bl	800072c <__aeabi_ddiv>
 800189a:	4602      	mov	r2, r0
 800189c:	460b      	mov	r3, r1
 800189e:	4610      	mov	r0, r2
 80018a0:	4619      	mov	r1, r3
 80018a2:	f7ff f911 	bl	8000ac8 <__aeabi_d2f>
 80018a6:	4603      	mov	r3, r0
 80018a8:	4a3b      	ldr	r2, [pc, #236]	; (8001998 <HAL_TIM_PeriodElapsedCallback+0x2d0>)
 80018aa:	6013      	str	r3, [r2, #0]
		angle_yz = -1*(atan2(ay,az)*180)/PI;
 80018ac:	4b36      	ldr	r3, [pc, #216]	; (8001988 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	4618      	mov	r0, r3
 80018b2:	f7fe fdb9 	bl	8000428 <__aeabi_f2d>
 80018b6:	4680      	mov	r8, r0
 80018b8:	4689      	mov	r9, r1
 80018ba:	4b34      	ldr	r3, [pc, #208]	; (800198c <HAL_TIM_PeriodElapsedCallback+0x2c4>)
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	4618      	mov	r0, r3
 80018c0:	f7fe fdb2 	bl	8000428 <__aeabi_f2d>
 80018c4:	4602      	mov	r2, r0
 80018c6:	460b      	mov	r3, r1
 80018c8:	4640      	mov	r0, r8
 80018ca:	4649      	mov	r1, r9
 80018cc:	f006 ff4c 	bl	8008768 <atan2>
 80018d0:	f04f 0200 	mov.w	r2, #0
 80018d4:	4b2e      	ldr	r3, [pc, #184]	; (8001990 <HAL_TIM_PeriodElapsedCallback+0x2c8>)
 80018d6:	f7fe fdff 	bl	80004d8 <__aeabi_dmul>
 80018da:	4602      	mov	r2, r0
 80018dc:	460b      	mov	r3, r1
 80018de:	4614      	mov	r4, r2
 80018e0:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 80018e4:	a31c      	add	r3, pc, #112	; (adr r3, 8001958 <HAL_TIM_PeriodElapsedCallback+0x290>)
 80018e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018ea:	4620      	mov	r0, r4
 80018ec:	4629      	mov	r1, r5
 80018ee:	f7fe ff1d 	bl	800072c <__aeabi_ddiv>
 80018f2:	4602      	mov	r2, r0
 80018f4:	460b      	mov	r3, r1
 80018f6:	4610      	mov	r0, r2
 80018f8:	4619      	mov	r1, r3
 80018fa:	f7ff f8e5 	bl	8000ac8 <__aeabi_d2f>
 80018fe:	4603      	mov	r3, r0
 8001900:	4a26      	ldr	r2, [pc, #152]	; (800199c <HAL_TIM_PeriodElapsedCallback+0x2d4>)
 8001902:	6013      	str	r3, [r2, #0]

		angle_yx = FIRFilter_Update(&angle_yx_filter, angle_yx);
 8001904:	4b23      	ldr	r3, [pc, #140]	; (8001994 <HAL_TIM_PeriodElapsedCallback+0x2cc>)
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	4619      	mov	r1, r3
 800190a:	4825      	ldr	r0, [pc, #148]	; (80019a0 <HAL_TIM_PeriodElapsedCallback+0x2d8>)
 800190c:	f003 fc04 	bl	8005118 <FIRFilter_Update>
 8001910:	4603      	mov	r3, r0
 8001912:	4a20      	ldr	r2, [pc, #128]	; (8001994 <HAL_TIM_PeriodElapsedCallback+0x2cc>)
 8001914:	6013      	str	r3, [r2, #0]
		angle_xz = FIRFilter_Update(&angle_xz_filter, angle_xz);
 8001916:	4b20      	ldr	r3, [pc, #128]	; (8001998 <HAL_TIM_PeriodElapsedCallback+0x2d0>)
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	4619      	mov	r1, r3
 800191c:	4821      	ldr	r0, [pc, #132]	; (80019a4 <HAL_TIM_PeriodElapsedCallback+0x2dc>)
 800191e:	f003 fbfb 	bl	8005118 <FIRFilter_Update>
 8001922:	4603      	mov	r3, r0
 8001924:	4a1c      	ldr	r2, [pc, #112]	; (8001998 <HAL_TIM_PeriodElapsedCallback+0x2d0>)
 8001926:	6013      	str	r3, [r2, #0]
		angle_yz = FIRFilter_Update(&angle_yz_filter, angle_yz);
 8001928:	4b1c      	ldr	r3, [pc, #112]	; (800199c <HAL_TIM_PeriodElapsedCallback+0x2d4>)
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	4619      	mov	r1, r3
 800192e:	481e      	ldr	r0, [pc, #120]	; (80019a8 <HAL_TIM_PeriodElapsedCallback+0x2e0>)
 8001930:	f003 fbf2 	bl	8005118 <FIRFilter_Update>
 8001934:	4603      	mov	r3, r0
 8001936:	4a19      	ldr	r2, [pc, #100]	; (800199c <HAL_TIM_PeriodElapsedCallback+0x2d4>)
 8001938:	6013      	str	r3, [r2, #0]
	}

}
 800193a:	bf00      	nop
 800193c:	3708      	adds	r7, #8
 800193e:	46bd      	mov	sp, r7
 8001940:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001944:	f3af 8000 	nop.w
 8001948:	9999999a 	.word	0x9999999a
 800194c:	3fe99999 	.word	0x3fe99999
 8001950:	9999999a 	.word	0x9999999a
 8001954:	3fc99999 	.word	0x3fc99999
 8001958:	5443d6f4 	.word	0x5443d6f4
 800195c:	400921fb 	.word	0x400921fb
 8001960:	20000294 	.word	0x20000294
 8001964:	20000290 	.word	0x20000290
 8001968:	20000a68 	.word	0x20000a68
 800196c:	40000400 	.word	0x40000400
 8001970:	200004c0 	.word	0x200004c0
 8001974:	20000908 	.word	0x20000908
 8001978:	200004ce 	.word	0x200004ce
 800197c:	200004d0 	.word	0x200004d0
 8001980:	200004d2 	.word	0x200004d2
 8001984:	200004d4 	.word	0x200004d4
 8001988:	200004d8 	.word	0x200004d8
 800198c:	200004dc 	.word	0x200004dc
 8001990:	40668000 	.word	0x40668000
 8001994:	200004b4 	.word	0x200004b4
 8001998:	200004b8 	.word	0x200004b8
 800199c:	200004bc 	.word	0x200004bc
 80019a0:	2000031c 	.word	0x2000031c
 80019a4:	200003a4 	.word	0x200003a4
 80019a8:	2000042c 	.word	0x2000042c

080019ac <bubbleLevel_1d>:
//	ssd1306_UpdateScreen();
//}


static void bubbleLevel_1d(float angle)
{
 80019ac:	b5b0      	push	{r4, r5, r7, lr}
 80019ae:	b088      	sub	sp, #32
 80019b0:	af02      	add	r7, sp, #8
 80019b2:	6078      	str	r0, [r7, #4]

	#define COLOR	1

	char  MSG0[7] = "";
 80019b4:	2300      	movs	r3, #0
 80019b6:	60fb      	str	r3, [r7, #12]
 80019b8:	f107 0310 	add.w	r3, r7, #16
 80019bc:	2100      	movs	r1, #0
 80019be:	460a      	mov	r2, r1
 80019c0:	801a      	strh	r2, [r3, #0]
 80019c2:	460a      	mov	r2, r1
 80019c4:	709a      	strb	r2, [r3, #2]

	static uint8_t radius = 9;
	static int16_t x0;
	const uint8_t y0 = 52;
 80019c6:	2334      	movs	r3, #52	; 0x34
 80019c8:	75fb      	strb	r3, [r7, #23]
	const uint8_t x1 = 10;
 80019ca:	230a      	movs	r3, #10
 80019cc:	75bb      	strb	r3, [r7, #22]
	const uint8_t x2 = 120;
 80019ce:	2378      	movs	r3, #120	; 0x78
 80019d0:	757b      	strb	r3, [r7, #21]

	//angle = -170;

	//x0 = ((angle + 180)/360.0)*(x2 - x1 - 2*(radius + 1)) + (x1 + radius +1);
	//x0 = (angle/60.0)*45.0 + 65;
	x0 = (angle/60.0)*(x2 - (radius+1) - (x2 + x1)/2) + (x2 + x1)/2;
 80019d2:	6878      	ldr	r0, [r7, #4]
 80019d4:	f7fe fd28 	bl	8000428 <__aeabi_f2d>
 80019d8:	f04f 0200 	mov.w	r2, #0
 80019dc:	4b58      	ldr	r3, [pc, #352]	; (8001b40 <bubbleLevel_1d+0x194>)
 80019de:	f7fe fea5 	bl	800072c <__aeabi_ddiv>
 80019e2:	4602      	mov	r2, r0
 80019e4:	460b      	mov	r3, r1
 80019e6:	4614      	mov	r4, r2
 80019e8:	461d      	mov	r5, r3
 80019ea:	7d7a      	ldrb	r2, [r7, #21]
 80019ec:	4b55      	ldr	r3, [pc, #340]	; (8001b44 <bubbleLevel_1d+0x198>)
 80019ee:	781b      	ldrb	r3, [r3, #0]
 80019f0:	3301      	adds	r3, #1
 80019f2:	1ad2      	subs	r2, r2, r3
 80019f4:	7d79      	ldrb	r1, [r7, #21]
 80019f6:	7dbb      	ldrb	r3, [r7, #22]
 80019f8:	440b      	add	r3, r1
 80019fa:	0fd9      	lsrs	r1, r3, #31
 80019fc:	440b      	add	r3, r1
 80019fe:	105b      	asrs	r3, r3, #1
 8001a00:	425b      	negs	r3, r3
 8001a02:	4413      	add	r3, r2
 8001a04:	4618      	mov	r0, r3
 8001a06:	f7fe fcfd 	bl	8000404 <__aeabi_i2d>
 8001a0a:	4602      	mov	r2, r0
 8001a0c:	460b      	mov	r3, r1
 8001a0e:	4620      	mov	r0, r4
 8001a10:	4629      	mov	r1, r5
 8001a12:	f7fe fd61 	bl	80004d8 <__aeabi_dmul>
 8001a16:	4602      	mov	r2, r0
 8001a18:	460b      	mov	r3, r1
 8001a1a:	4614      	mov	r4, r2
 8001a1c:	461d      	mov	r5, r3
 8001a1e:	7d7a      	ldrb	r2, [r7, #21]
 8001a20:	7dbb      	ldrb	r3, [r7, #22]
 8001a22:	4413      	add	r3, r2
 8001a24:	0fda      	lsrs	r2, r3, #31
 8001a26:	4413      	add	r3, r2
 8001a28:	105b      	asrs	r3, r3, #1
 8001a2a:	4618      	mov	r0, r3
 8001a2c:	f7fe fcea 	bl	8000404 <__aeabi_i2d>
 8001a30:	4602      	mov	r2, r0
 8001a32:	460b      	mov	r3, r1
 8001a34:	4620      	mov	r0, r4
 8001a36:	4629      	mov	r1, r5
 8001a38:	f7fe fb98 	bl	800016c <__adddf3>
 8001a3c:	4602      	mov	r2, r0
 8001a3e:	460b      	mov	r3, r1
 8001a40:	4610      	mov	r0, r2
 8001a42:	4619      	mov	r1, r3
 8001a44:	f7fe fff8 	bl	8000a38 <__aeabi_d2iz>
 8001a48:	4603      	mov	r3, r0
 8001a4a:	b21a      	sxth	r2, r3
 8001a4c:	4b3e      	ldr	r3, [pc, #248]	; (8001b48 <bubbleLevel_1d+0x19c>)
 8001a4e:	801a      	strh	r2, [r3, #0]

	if( (x0 - (radius +1)) <= x1 )
 8001a50:	4b3d      	ldr	r3, [pc, #244]	; (8001b48 <bubbleLevel_1d+0x19c>)
 8001a52:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001a56:	461a      	mov	r2, r3
 8001a58:	4b3a      	ldr	r3, [pc, #232]	; (8001b44 <bubbleLevel_1d+0x198>)
 8001a5a:	781b      	ldrb	r3, [r3, #0]
 8001a5c:	3301      	adds	r3, #1
 8001a5e:	1ad2      	subs	r2, r2, r3
 8001a60:	7dbb      	ldrb	r3, [r7, #22]
 8001a62:	429a      	cmp	r2, r3
 8001a64:	dc0b      	bgt.n	8001a7e <bubbleLevel_1d+0xd2>
		x0 = x1 + (radius + 1);
 8001a66:	7dbb      	ldrb	r3, [r7, #22]
 8001a68:	b29a      	uxth	r2, r3
 8001a6a:	4b36      	ldr	r3, [pc, #216]	; (8001b44 <bubbleLevel_1d+0x198>)
 8001a6c:	781b      	ldrb	r3, [r3, #0]
 8001a6e:	b29b      	uxth	r3, r3
 8001a70:	4413      	add	r3, r2
 8001a72:	b29b      	uxth	r3, r3
 8001a74:	3301      	adds	r3, #1
 8001a76:	b29b      	uxth	r3, r3
 8001a78:	b21a      	sxth	r2, r3
 8001a7a:	4b33      	ldr	r3, [pc, #204]	; (8001b48 <bubbleLevel_1d+0x19c>)
 8001a7c:	801a      	strh	r2, [r3, #0]
										//	SON NECESARIOS ESTOS LÍMITES?
	if( (x0 + (radius +1)) >= x2 )
 8001a7e:	4b32      	ldr	r3, [pc, #200]	; (8001b48 <bubbleLevel_1d+0x19c>)
 8001a80:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001a84:	461a      	mov	r2, r3
 8001a86:	4b2f      	ldr	r3, [pc, #188]	; (8001b44 <bubbleLevel_1d+0x198>)
 8001a88:	781b      	ldrb	r3, [r3, #0]
 8001a8a:	3301      	adds	r3, #1
 8001a8c:	441a      	add	r2, r3
 8001a8e:	7d7b      	ldrb	r3, [r7, #21]
 8001a90:	429a      	cmp	r2, r3
 8001a92:	db0b      	blt.n	8001aac <bubbleLevel_1d+0x100>
		x0 = x2 - (radius + 1);
 8001a94:	7d7b      	ldrb	r3, [r7, #21]
 8001a96:	b29a      	uxth	r2, r3
 8001a98:	4b2a      	ldr	r3, [pc, #168]	; (8001b44 <bubbleLevel_1d+0x198>)
 8001a9a:	781b      	ldrb	r3, [r3, #0]
 8001a9c:	b29b      	uxth	r3, r3
 8001a9e:	1ad3      	subs	r3, r2, r3
 8001aa0:	b29b      	uxth	r3, r3
 8001aa2:	3b01      	subs	r3, #1
 8001aa4:	b29b      	uxth	r3, r3
 8001aa6:	b21a      	sxth	r2, r3
 8001aa8:	4b27      	ldr	r3, [pc, #156]	; (8001b48 <bubbleLevel_1d+0x19c>)
 8001aaa:	801a      	strh	r2, [r3, #0]

	sprintf(MSG0, "%+4.1f", angle);
 8001aac:	6878      	ldr	r0, [r7, #4]
 8001aae:	f7fe fcbb 	bl	8000428 <__aeabi_f2d>
 8001ab2:	4602      	mov	r2, r0
 8001ab4:	460b      	mov	r3, r1
 8001ab6:	f107 000c 	add.w	r0, r7, #12
 8001aba:	4924      	ldr	r1, [pc, #144]	; (8001b4c <bubbleLevel_1d+0x1a0>)
 8001abc:	f004 fba0 	bl	8006200 <siprintf>

	ssd1306_Fill(!COLOR);
 8001ac0:	2000      	movs	r0, #0
 8001ac2:	f003 fc25 	bl	8005310 <ssd1306_Fill>
	ssd1306_DrawRectangle(x1, y0 - (radius + 1), x2, y0 + (radius +1), COLOR);
 8001ac6:	4b1f      	ldr	r3, [pc, #124]	; (8001b44 <bubbleLevel_1d+0x198>)
 8001ac8:	781b      	ldrb	r3, [r3, #0]
 8001aca:	7dfa      	ldrb	r2, [r7, #23]
 8001acc:	1ad3      	subs	r3, r2, r3
 8001ace:	b2db      	uxtb	r3, r3
 8001ad0:	3b01      	subs	r3, #1
 8001ad2:	b2d9      	uxtb	r1, r3
 8001ad4:	4b1b      	ldr	r3, [pc, #108]	; (8001b44 <bubbleLevel_1d+0x198>)
 8001ad6:	781a      	ldrb	r2, [r3, #0]
 8001ad8:	7dfb      	ldrb	r3, [r7, #23]
 8001ada:	4413      	add	r3, r2
 8001adc:	b2db      	uxtb	r3, r3
 8001ade:	3301      	adds	r3, #1
 8001ae0:	b2db      	uxtb	r3, r3
 8001ae2:	7d7a      	ldrb	r2, [r7, #21]
 8001ae4:	7db8      	ldrb	r0, [r7, #22]
 8001ae6:	2401      	movs	r4, #1
 8001ae8:	9400      	str	r4, [sp, #0]
 8001aea:	f003 fe81 	bl	80057f0 <ssd1306_DrawRectangle>
	ssd1306_DrawCircle(x0, y0, radius, COLOR);
 8001aee:	4b16      	ldr	r3, [pc, #88]	; (8001b48 <bubbleLevel_1d+0x19c>)
 8001af0:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001af4:	b2d8      	uxtb	r0, r3
 8001af6:	4b13      	ldr	r3, [pc, #76]	; (8001b44 <bubbleLevel_1d+0x198>)
 8001af8:	781a      	ldrb	r2, [r3, #0]
 8001afa:	7df9      	ldrb	r1, [r7, #23]
 8001afc:	2301      	movs	r3, #1
 8001afe:	f003 fdf1 	bl	80056e4 <ssd1306_DrawCircle>
	ssd1306_DrawCircle(x0+3, y0-3, 2, COLOR);
 8001b02:	4b11      	ldr	r3, [pc, #68]	; (8001b48 <bubbleLevel_1d+0x19c>)
 8001b04:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001b08:	b2db      	uxtb	r3, r3
 8001b0a:	3303      	adds	r3, #3
 8001b0c:	b2d8      	uxtb	r0, r3
 8001b0e:	7dfb      	ldrb	r3, [r7, #23]
 8001b10:	3b03      	subs	r3, #3
 8001b12:	b2d9      	uxtb	r1, r3
 8001b14:	2301      	movs	r3, #1
 8001b16:	2202      	movs	r2, #2
 8001b18:	f003 fde4 	bl	80056e4 <ssd1306_DrawCircle>
	ssd1306_SetCursor(26, 8);
 8001b1c:	2108      	movs	r1, #8
 8001b1e:	201a      	movs	r0, #26
 8001b20:	f003 fd5c 	bl	80055dc <ssd1306_SetCursor>
	ssd1306_WriteString(MSG0, Font_16x26, COLOR);
 8001b24:	4a0a      	ldr	r2, [pc, #40]	; (8001b50 <bubbleLevel_1d+0x1a4>)
 8001b26:	f107 000c 	add.w	r0, r7, #12
 8001b2a:	2301      	movs	r3, #1
 8001b2c:	ca06      	ldmia	r2, {r1, r2}
 8001b2e:	f003 fd2f 	bl	8005590 <ssd1306_WriteString>
	ssd1306_UpdateScreen();
 8001b32:	f003 fc0f 	bl	8005354 <ssd1306_UpdateScreen>

}
 8001b36:	bf00      	nop
 8001b38:	3718      	adds	r7, #24
 8001b3a:	46bd      	mov	sp, r7
 8001b3c:	bdb0      	pop	{r4, r5, r7, pc}
 8001b3e:	bf00      	nop
 8001b40:	404e0000 	.word	0x404e0000
 8001b44:	20000000 	.word	0x20000000
 8001b48:	200004e0 	.word	0x200004e0
 8001b4c:	08009da4 	.word	0x08009da4
 8001b50:	20000098 	.word	0x20000098

08001b54 <bubbleLevel_2d>:

static void bubbleLevel_2d(float angle_xz, float angle_yz)
{
 8001b54:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001b58:	b08c      	sub	sp, #48	; 0x30
 8001b5a:	af02      	add	r7, sp, #8
 8001b5c:	6078      	str	r0, [r7, #4]
 8001b5e:	6039      	str	r1, [r7, #0]

	#define COLOR 	1
	#define FONT	Font_7x10

	char  MSG0[7] = "";
 8001b60:	2300      	movs	r3, #0
 8001b62:	617b      	str	r3, [r7, #20]
 8001b64:	f107 0318 	add.w	r3, r7, #24
 8001b68:	2100      	movs	r1, #0
 8001b6a:	460a      	mov	r2, r1
 8001b6c:	801a      	strh	r2, [r3, #0]
 8001b6e:	460a      	mov	r2, r1
 8001b70:	709a      	strb	r2, [r3, #2]
	char  MSG1[7] = "";
 8001b72:	2300      	movs	r3, #0
 8001b74:	60fb      	str	r3, [r7, #12]
 8001b76:	f107 0310 	add.w	r3, r7, #16
 8001b7a:	2100      	movs	r1, #0
 8001b7c:	460a      	mov	r2, r1
 8001b7e:	801a      	strh	r2, [r3, #0]
 8001b80:	460a      	mov	r2, r1
 8001b82:	709a      	strb	r2, [r3, #2]

	sprintf(MSG0, "%+4.1f", angle_xz);
 8001b84:	6878      	ldr	r0, [r7, #4]
 8001b86:	f7fe fc4f 	bl	8000428 <__aeabi_f2d>
 8001b8a:	4602      	mov	r2, r0
 8001b8c:	460b      	mov	r3, r1
 8001b8e:	f107 0014 	add.w	r0, r7, #20
 8001b92:	497c      	ldr	r1, [pc, #496]	; (8001d84 <bubbleLevel_2d+0x230>)
 8001b94:	f004 fb34 	bl	8006200 <siprintf>
	sprintf(MSG1, "%+4.1f", angle_yz);
 8001b98:	6838      	ldr	r0, [r7, #0]
 8001b9a:	f7fe fc45 	bl	8000428 <__aeabi_f2d>
 8001b9e:	4602      	mov	r2, r0
 8001ba0:	460b      	mov	r3, r1
 8001ba2:	f107 000c 	add.w	r0, r7, #12
 8001ba6:	4977      	ldr	r1, [pc, #476]	; (8001d84 <bubbleLevel_2d+0x230>)
 8001ba8:	f004 fb2a 	bl	8006200 <siprintf>

	uint8_t x0 = 95;
 8001bac:	235f      	movs	r3, #95	; 0x5f
 8001bae:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	uint8_t y0 = 32;
 8001bb2:	2320      	movs	r3, #32
 8001bb4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22

	float radius;
	float theta;

	//radius = sqrt(pow(angle_yz, 2) + pow(angle_xz, 2));
	radius = sqrt(angle_yz*angle_yz + angle_xz*angle_xz);
 8001bb8:	6839      	ldr	r1, [r7, #0]
 8001bba:	6838      	ldr	r0, [r7, #0]
 8001bbc:	f7ff f8e2 	bl	8000d84 <__aeabi_fmul>
 8001bc0:	4603      	mov	r3, r0
 8001bc2:	461c      	mov	r4, r3
 8001bc4:	6879      	ldr	r1, [r7, #4]
 8001bc6:	6878      	ldr	r0, [r7, #4]
 8001bc8:	f7ff f8dc 	bl	8000d84 <__aeabi_fmul>
 8001bcc:	4603      	mov	r3, r0
 8001bce:	4619      	mov	r1, r3
 8001bd0:	4620      	mov	r0, r4
 8001bd2:	f7fe ffcf 	bl	8000b74 <__addsf3>
 8001bd6:	4603      	mov	r3, r0
 8001bd8:	4618      	mov	r0, r3
 8001bda:	f7fe fc25 	bl	8000428 <__aeabi_f2d>
 8001bde:	4602      	mov	r2, r0
 8001be0:	460b      	mov	r3, r1
 8001be2:	4610      	mov	r0, r2
 8001be4:	4619      	mov	r1, r3
 8001be6:	f006 fdc1 	bl	800876c <sqrt>
 8001bea:	4602      	mov	r2, r0
 8001bec:	460b      	mov	r3, r1
 8001bee:	4610      	mov	r0, r2
 8001bf0:	4619      	mov	r1, r3
 8001bf2:	f7fe ff69 	bl	8000ac8 <__aeabi_d2f>
 8001bf6:	4603      	mov	r3, r0
 8001bf8:	627b      	str	r3, [r7, #36]	; 0x24

	if(radius > 26)
 8001bfa:	4963      	ldr	r1, [pc, #396]	; (8001d88 <bubbleLevel_2d+0x234>)
 8001bfc:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001bfe:	f7ff fa7d 	bl	80010fc <__aeabi_fcmpgt>
 8001c02:	4603      	mov	r3, r0
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	d001      	beq.n	8001c0c <bubbleLevel_2d+0xb8>
		radius = 26;
 8001c08:	4b5f      	ldr	r3, [pc, #380]	; (8001d88 <bubbleLevel_2d+0x234>)
 8001c0a:	627b      	str	r3, [r7, #36]	; 0x24

	theta = atan2(angle_xz, angle_yz);
 8001c0c:	6878      	ldr	r0, [r7, #4]
 8001c0e:	f7fe fc0b 	bl	8000428 <__aeabi_f2d>
 8001c12:	4604      	mov	r4, r0
 8001c14:	460d      	mov	r5, r1
 8001c16:	6838      	ldr	r0, [r7, #0]
 8001c18:	f7fe fc06 	bl	8000428 <__aeabi_f2d>
 8001c1c:	4602      	mov	r2, r0
 8001c1e:	460b      	mov	r3, r1
 8001c20:	4620      	mov	r0, r4
 8001c22:	4629      	mov	r1, r5
 8001c24:	f006 fda0 	bl	8008768 <atan2>
 8001c28:	4602      	mov	r2, r0
 8001c2a:	460b      	mov	r3, r1
 8001c2c:	4610      	mov	r0, r2
 8001c2e:	4619      	mov	r1, r3
 8001c30:	f7fe ff4a 	bl	8000ac8 <__aeabi_d2f>
 8001c34:	4603      	mov	r3, r0
 8001c36:	61fb      	str	r3, [r7, #28]

	x0 += radius * sin(theta);
 8001c38:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8001c3c:	4618      	mov	r0, r3
 8001c3e:	f7fe fbe1 	bl	8000404 <__aeabi_i2d>
 8001c42:	4604      	mov	r4, r0
 8001c44:	460d      	mov	r5, r1
 8001c46:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001c48:	f7fe fbee 	bl	8000428 <__aeabi_f2d>
 8001c4c:	4680      	mov	r8, r0
 8001c4e:	4689      	mov	r9, r1
 8001c50:	69f8      	ldr	r0, [r7, #28]
 8001c52:	f7fe fbe9 	bl	8000428 <__aeabi_f2d>
 8001c56:	4602      	mov	r2, r0
 8001c58:	460b      	mov	r3, r1
 8001c5a:	4610      	mov	r0, r2
 8001c5c:	4619      	mov	r1, r3
 8001c5e:	f006 fd3d 	bl	80086dc <sin>
 8001c62:	4602      	mov	r2, r0
 8001c64:	460b      	mov	r3, r1
 8001c66:	4640      	mov	r0, r8
 8001c68:	4649      	mov	r1, r9
 8001c6a:	f7fe fc35 	bl	80004d8 <__aeabi_dmul>
 8001c6e:	4602      	mov	r2, r0
 8001c70:	460b      	mov	r3, r1
 8001c72:	4620      	mov	r0, r4
 8001c74:	4629      	mov	r1, r5
 8001c76:	f7fe fa79 	bl	800016c <__adddf3>
 8001c7a:	4602      	mov	r2, r0
 8001c7c:	460b      	mov	r3, r1
 8001c7e:	4610      	mov	r0, r2
 8001c80:	4619      	mov	r1, r3
 8001c82:	f7fe ff01 	bl	8000a88 <__aeabi_d2uiz>
 8001c86:	4603      	mov	r3, r0
 8001c88:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	y0 -= radius * cos(theta);
 8001c8c:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8001c90:	4618      	mov	r0, r3
 8001c92:	f7fe fbb7 	bl	8000404 <__aeabi_i2d>
 8001c96:	4604      	mov	r4, r0
 8001c98:	460d      	mov	r5, r1
 8001c9a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001c9c:	f7fe fbc4 	bl	8000428 <__aeabi_f2d>
 8001ca0:	4680      	mov	r8, r0
 8001ca2:	4689      	mov	r9, r1
 8001ca4:	69f8      	ldr	r0, [r7, #28]
 8001ca6:	f7fe fbbf 	bl	8000428 <__aeabi_f2d>
 8001caa:	4602      	mov	r2, r0
 8001cac:	460b      	mov	r3, r1
 8001cae:	4610      	mov	r0, r2
 8001cb0:	4619      	mov	r1, r3
 8001cb2:	f006 fcd1 	bl	8008658 <cos>
 8001cb6:	4602      	mov	r2, r0
 8001cb8:	460b      	mov	r3, r1
 8001cba:	4640      	mov	r0, r8
 8001cbc:	4649      	mov	r1, r9
 8001cbe:	f7fe fc0b 	bl	80004d8 <__aeabi_dmul>
 8001cc2:	4602      	mov	r2, r0
 8001cc4:	460b      	mov	r3, r1
 8001cc6:	4620      	mov	r0, r4
 8001cc8:	4629      	mov	r1, r5
 8001cca:	f7fe fa4d 	bl	8000168 <__aeabi_dsub>
 8001cce:	4602      	mov	r2, r0
 8001cd0:	460b      	mov	r3, r1
 8001cd2:	4610      	mov	r0, r2
 8001cd4:	4619      	mov	r1, r3
 8001cd6:	f7fe fed7 	bl	8000a88 <__aeabi_d2uiz>
 8001cda:	4603      	mov	r3, r0
 8001cdc:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22

	//	FIN CONVERSION A COORDENADAS POLARES

	ssd1306_Fill(!COLOR);
 8001ce0:	2000      	movs	r0, #0
 8001ce2:	f003 fb15 	bl	8005310 <ssd1306_Fill>
	ssd1306_DrawCircle(95, 32, 31, White);
 8001ce6:	2301      	movs	r3, #1
 8001ce8:	221f      	movs	r2, #31
 8001cea:	2120      	movs	r1, #32
 8001cec:	205f      	movs	r0, #95	; 0x5f
 8001cee:	f003 fcf9 	bl	80056e4 <ssd1306_DrawCircle>
	//ssd1306_DrawRectangle(63, 1, 126, 63, COLOR);	//	Descomentar en caso de no usar coordenadas polares
	ssd1306_Line(64, 32, 126, 32, COLOR);
 8001cf2:	2301      	movs	r3, #1
 8001cf4:	9300      	str	r3, [sp, #0]
 8001cf6:	2320      	movs	r3, #32
 8001cf8:	227e      	movs	r2, #126	; 0x7e
 8001cfa:	2120      	movs	r1, #32
 8001cfc:	2040      	movs	r0, #64	; 0x40
 8001cfe:	f003 fc85 	bl	800560c <ssd1306_Line>
	ssd1306_Line(95, 1, 95, 63, COLOR);
 8001d02:	2301      	movs	r3, #1
 8001d04:	9300      	str	r3, [sp, #0]
 8001d06:	233f      	movs	r3, #63	; 0x3f
 8001d08:	225f      	movs	r2, #95	; 0x5f
 8001d0a:	2101      	movs	r1, #1
 8001d0c:	205f      	movs	r0, #95	; 0x5f
 8001d0e:	f003 fc7d 	bl	800560c <ssd1306_Line>
	ssd1306_DrawRectangle(89, 26, 101, 38, COLOR);
 8001d12:	2301      	movs	r3, #1
 8001d14:	9300      	str	r3, [sp, #0]
 8001d16:	2326      	movs	r3, #38	; 0x26
 8001d18:	2265      	movs	r2, #101	; 0x65
 8001d1a:	211a      	movs	r1, #26
 8001d1c:	2059      	movs	r0, #89	; 0x59
 8001d1e:	f003 fd67 	bl	80057f0 <ssd1306_DrawRectangle>
	ssd1306_DrawCircle(x0, y0, 5, COLOR);
 8001d22:	f897 1022 	ldrb.w	r1, [r7, #34]	; 0x22
 8001d26:	f897 0023 	ldrb.w	r0, [r7, #35]	; 0x23
 8001d2a:	2301      	movs	r3, #1
 8001d2c:	2205      	movs	r2, #5
 8001d2e:	f003 fcd9 	bl	80056e4 <ssd1306_DrawCircle>
	ssd1306_DrawCircle(x0+2, y0-2, 1, COLOR);
 8001d32:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8001d36:	3302      	adds	r3, #2
 8001d38:	b2d8      	uxtb	r0, r3
 8001d3a:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8001d3e:	3b02      	subs	r3, #2
 8001d40:	b2d9      	uxtb	r1, r3
 8001d42:	2301      	movs	r3, #1
 8001d44:	2201      	movs	r2, #1
 8001d46:	f003 fccd 	bl	80056e4 <ssd1306_DrawCircle>
	ssd1306_SetCursor(1, 1);
 8001d4a:	2101      	movs	r1, #1
 8001d4c:	2001      	movs	r0, #1
 8001d4e:	f003 fc45 	bl	80055dc <ssd1306_SetCursor>
	ssd1306_WriteString(MSG0, FONT, COLOR);
 8001d52:	4a0e      	ldr	r2, [pc, #56]	; (8001d8c <bubbleLevel_2d+0x238>)
 8001d54:	f107 0014 	add.w	r0, r7, #20
 8001d58:	2301      	movs	r3, #1
 8001d5a:	ca06      	ldmia	r2, {r1, r2}
 8001d5c:	f003 fc18 	bl	8005590 <ssd1306_WriteString>
	ssd1306_SetCursor(1, 30);
 8001d60:	211e      	movs	r1, #30
 8001d62:	2001      	movs	r0, #1
 8001d64:	f003 fc3a 	bl	80055dc <ssd1306_SetCursor>
	ssd1306_WriteString(MSG1, FONT, COLOR);
 8001d68:	4a08      	ldr	r2, [pc, #32]	; (8001d8c <bubbleLevel_2d+0x238>)
 8001d6a:	f107 000c 	add.w	r0, r7, #12
 8001d6e:	2301      	movs	r3, #1
 8001d70:	ca06      	ldmia	r2, {r1, r2}
 8001d72:	f003 fc0d 	bl	8005590 <ssd1306_WriteString>
	ssd1306_UpdateScreen();
 8001d76:	f003 faed 	bl	8005354 <ssd1306_UpdateScreen>

}
 8001d7a:	bf00      	nop
 8001d7c:	3728      	adds	r7, #40	; 0x28
 8001d7e:	46bd      	mov	sp, r7
 8001d80:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001d84:	08009da4 	.word	0x08009da4
 8001d88:	41d00000 	.word	0x41d00000
 8001d8c:	20000090 	.word	0x20000090

08001d90 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001d90:	b480      	push	{r7}
 8001d92:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001d94:	b672      	cpsid	i
}
 8001d96:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001d98:	e7fe      	b.n	8001d98 <Error_Handler+0x8>
	...

08001d9c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001d9c:	b480      	push	{r7}
 8001d9e:	b085      	sub	sp, #20
 8001da0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001da2:	4b15      	ldr	r3, [pc, #84]	; (8001df8 <HAL_MspInit+0x5c>)
 8001da4:	699b      	ldr	r3, [r3, #24]
 8001da6:	4a14      	ldr	r2, [pc, #80]	; (8001df8 <HAL_MspInit+0x5c>)
 8001da8:	f043 0301 	orr.w	r3, r3, #1
 8001dac:	6193      	str	r3, [r2, #24]
 8001dae:	4b12      	ldr	r3, [pc, #72]	; (8001df8 <HAL_MspInit+0x5c>)
 8001db0:	699b      	ldr	r3, [r3, #24]
 8001db2:	f003 0301 	and.w	r3, r3, #1
 8001db6:	60bb      	str	r3, [r7, #8]
 8001db8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001dba:	4b0f      	ldr	r3, [pc, #60]	; (8001df8 <HAL_MspInit+0x5c>)
 8001dbc:	69db      	ldr	r3, [r3, #28]
 8001dbe:	4a0e      	ldr	r2, [pc, #56]	; (8001df8 <HAL_MspInit+0x5c>)
 8001dc0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001dc4:	61d3      	str	r3, [r2, #28]
 8001dc6:	4b0c      	ldr	r3, [pc, #48]	; (8001df8 <HAL_MspInit+0x5c>)
 8001dc8:	69db      	ldr	r3, [r3, #28]
 8001dca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001dce:	607b      	str	r3, [r7, #4]
 8001dd0:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001dd2:	4b0a      	ldr	r3, [pc, #40]	; (8001dfc <HAL_MspInit+0x60>)
 8001dd4:	685b      	ldr	r3, [r3, #4]
 8001dd6:	60fb      	str	r3, [r7, #12]
 8001dd8:	68fb      	ldr	r3, [r7, #12]
 8001dda:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001dde:	60fb      	str	r3, [r7, #12]
 8001de0:	68fb      	ldr	r3, [r7, #12]
 8001de2:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001de6:	60fb      	str	r3, [r7, #12]
 8001de8:	4a04      	ldr	r2, [pc, #16]	; (8001dfc <HAL_MspInit+0x60>)
 8001dea:	68fb      	ldr	r3, [r7, #12]
 8001dec:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001dee:	bf00      	nop
 8001df0:	3714      	adds	r7, #20
 8001df2:	46bd      	mov	sp, r7
 8001df4:	bc80      	pop	{r7}
 8001df6:	4770      	bx	lr
 8001df8:	40021000 	.word	0x40021000
 8001dfc:	40010000 	.word	0x40010000

08001e00 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001e00:	b580      	push	{r7, lr}
 8001e02:	b088      	sub	sp, #32
 8001e04:	af00      	add	r7, sp, #0
 8001e06:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e08:	f107 0310 	add.w	r3, r7, #16
 8001e0c:	2200      	movs	r2, #0
 8001e0e:	601a      	str	r2, [r3, #0]
 8001e10:	605a      	str	r2, [r3, #4]
 8001e12:	609a      	str	r2, [r3, #8]
 8001e14:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	4a14      	ldr	r2, [pc, #80]	; (8001e6c <HAL_ADC_MspInit+0x6c>)
 8001e1c:	4293      	cmp	r3, r2
 8001e1e:	d121      	bne.n	8001e64 <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001e20:	4b13      	ldr	r3, [pc, #76]	; (8001e70 <HAL_ADC_MspInit+0x70>)
 8001e22:	699b      	ldr	r3, [r3, #24]
 8001e24:	4a12      	ldr	r2, [pc, #72]	; (8001e70 <HAL_ADC_MspInit+0x70>)
 8001e26:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001e2a:	6193      	str	r3, [r2, #24]
 8001e2c:	4b10      	ldr	r3, [pc, #64]	; (8001e70 <HAL_ADC_MspInit+0x70>)
 8001e2e:	699b      	ldr	r3, [r3, #24]
 8001e30:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001e34:	60fb      	str	r3, [r7, #12]
 8001e36:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e38:	4b0d      	ldr	r3, [pc, #52]	; (8001e70 <HAL_ADC_MspInit+0x70>)
 8001e3a:	699b      	ldr	r3, [r3, #24]
 8001e3c:	4a0c      	ldr	r2, [pc, #48]	; (8001e70 <HAL_ADC_MspInit+0x70>)
 8001e3e:	f043 0304 	orr.w	r3, r3, #4
 8001e42:	6193      	str	r3, [r2, #24]
 8001e44:	4b0a      	ldr	r3, [pc, #40]	; (8001e70 <HAL_ADC_MspInit+0x70>)
 8001e46:	699b      	ldr	r3, [r3, #24]
 8001e48:	f003 0304 	and.w	r3, r3, #4
 8001e4c:	60bb      	str	r3, [r7, #8]
 8001e4e:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA7     ------> ADC1_IN7
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001e50:	2380      	movs	r3, #128	; 0x80
 8001e52:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001e54:	2303      	movs	r3, #3
 8001e56:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e58:	f107 0310 	add.w	r3, r7, #16
 8001e5c:	4619      	mov	r1, r3
 8001e5e:	4805      	ldr	r0, [pc, #20]	; (8001e74 <HAL_ADC_MspInit+0x74>)
 8001e60:	f000 fdc8 	bl	80029f4 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001e64:	bf00      	nop
 8001e66:	3720      	adds	r7, #32
 8001e68:	46bd      	mov	sp, r7
 8001e6a:	bd80      	pop	{r7, pc}
 8001e6c:	40012400 	.word	0x40012400
 8001e70:	40021000 	.word	0x40021000
 8001e74:	40010800 	.word	0x40010800

08001e78 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001e78:	b580      	push	{r7, lr}
 8001e7a:	b08a      	sub	sp, #40	; 0x28
 8001e7c:	af00      	add	r7, sp, #0
 8001e7e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e80:	f107 0318 	add.w	r3, r7, #24
 8001e84:	2200      	movs	r2, #0
 8001e86:	601a      	str	r2, [r3, #0]
 8001e88:	605a      	str	r2, [r3, #4]
 8001e8a:	609a      	str	r2, [r3, #8]
 8001e8c:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	4a2b      	ldr	r2, [pc, #172]	; (8001f40 <HAL_I2C_MspInit+0xc8>)
 8001e94:	4293      	cmp	r3, r2
 8001e96:	d124      	bne.n	8001ee2 <HAL_I2C_MspInit+0x6a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e98:	4b2a      	ldr	r3, [pc, #168]	; (8001f44 <HAL_I2C_MspInit+0xcc>)
 8001e9a:	699b      	ldr	r3, [r3, #24]
 8001e9c:	4a29      	ldr	r2, [pc, #164]	; (8001f44 <HAL_I2C_MspInit+0xcc>)
 8001e9e:	f043 0308 	orr.w	r3, r3, #8
 8001ea2:	6193      	str	r3, [r2, #24]
 8001ea4:	4b27      	ldr	r3, [pc, #156]	; (8001f44 <HAL_I2C_MspInit+0xcc>)
 8001ea6:	699b      	ldr	r3, [r3, #24]
 8001ea8:	f003 0308 	and.w	r3, r3, #8
 8001eac:	617b      	str	r3, [r7, #20]
 8001eae:	697b      	ldr	r3, [r7, #20]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001eb0:	23c0      	movs	r3, #192	; 0xc0
 8001eb2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001eb4:	2312      	movs	r3, #18
 8001eb6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001eb8:	2303      	movs	r3, #3
 8001eba:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ebc:	f107 0318 	add.w	r3, r7, #24
 8001ec0:	4619      	mov	r1, r3
 8001ec2:	4821      	ldr	r0, [pc, #132]	; (8001f48 <HAL_I2C_MspInit+0xd0>)
 8001ec4:	f000 fd96 	bl	80029f4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001ec8:	4b1e      	ldr	r3, [pc, #120]	; (8001f44 <HAL_I2C_MspInit+0xcc>)
 8001eca:	69db      	ldr	r3, [r3, #28]
 8001ecc:	4a1d      	ldr	r2, [pc, #116]	; (8001f44 <HAL_I2C_MspInit+0xcc>)
 8001ece:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001ed2:	61d3      	str	r3, [r2, #28]
 8001ed4:	4b1b      	ldr	r3, [pc, #108]	; (8001f44 <HAL_I2C_MspInit+0xcc>)
 8001ed6:	69db      	ldr	r3, [r3, #28]
 8001ed8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001edc:	613b      	str	r3, [r7, #16]
 8001ede:	693b      	ldr	r3, [r7, #16]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8001ee0:	e029      	b.n	8001f36 <HAL_I2C_MspInit+0xbe>
  else if(hi2c->Instance==I2C2)
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	4a19      	ldr	r2, [pc, #100]	; (8001f4c <HAL_I2C_MspInit+0xd4>)
 8001ee8:	4293      	cmp	r3, r2
 8001eea:	d124      	bne.n	8001f36 <HAL_I2C_MspInit+0xbe>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001eec:	4b15      	ldr	r3, [pc, #84]	; (8001f44 <HAL_I2C_MspInit+0xcc>)
 8001eee:	699b      	ldr	r3, [r3, #24]
 8001ef0:	4a14      	ldr	r2, [pc, #80]	; (8001f44 <HAL_I2C_MspInit+0xcc>)
 8001ef2:	f043 0308 	orr.w	r3, r3, #8
 8001ef6:	6193      	str	r3, [r2, #24]
 8001ef8:	4b12      	ldr	r3, [pc, #72]	; (8001f44 <HAL_I2C_MspInit+0xcc>)
 8001efa:	699b      	ldr	r3, [r3, #24]
 8001efc:	f003 0308 	and.w	r3, r3, #8
 8001f00:	60fb      	str	r3, [r7, #12]
 8001f02:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001f04:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001f08:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001f0a:	2312      	movs	r3, #18
 8001f0c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001f0e:	2303      	movs	r3, #3
 8001f10:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f12:	f107 0318 	add.w	r3, r7, #24
 8001f16:	4619      	mov	r1, r3
 8001f18:	480b      	ldr	r0, [pc, #44]	; (8001f48 <HAL_I2C_MspInit+0xd0>)
 8001f1a:	f000 fd6b 	bl	80029f4 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001f1e:	4b09      	ldr	r3, [pc, #36]	; (8001f44 <HAL_I2C_MspInit+0xcc>)
 8001f20:	69db      	ldr	r3, [r3, #28]
 8001f22:	4a08      	ldr	r2, [pc, #32]	; (8001f44 <HAL_I2C_MspInit+0xcc>)
 8001f24:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001f28:	61d3      	str	r3, [r2, #28]
 8001f2a:	4b06      	ldr	r3, [pc, #24]	; (8001f44 <HAL_I2C_MspInit+0xcc>)
 8001f2c:	69db      	ldr	r3, [r3, #28]
 8001f2e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001f32:	60bb      	str	r3, [r7, #8]
 8001f34:	68bb      	ldr	r3, [r7, #8]
}
 8001f36:	bf00      	nop
 8001f38:	3728      	adds	r7, #40	; 0x28
 8001f3a:	46bd      	mov	sp, r7
 8001f3c:	bd80      	pop	{r7, pc}
 8001f3e:	bf00      	nop
 8001f40:	40005400 	.word	0x40005400
 8001f44:	40021000 	.word	0x40021000
 8001f48:	40010c00 	.word	0x40010c00
 8001f4c:	40005800 	.word	0x40005800

08001f50 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001f50:	b580      	push	{r7, lr}
 8001f52:	b084      	sub	sp, #16
 8001f54:	af00      	add	r7, sp, #0
 8001f56:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001f60:	d114      	bne.n	8001f8c <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001f62:	4b19      	ldr	r3, [pc, #100]	; (8001fc8 <HAL_TIM_Base_MspInit+0x78>)
 8001f64:	69db      	ldr	r3, [r3, #28]
 8001f66:	4a18      	ldr	r2, [pc, #96]	; (8001fc8 <HAL_TIM_Base_MspInit+0x78>)
 8001f68:	f043 0301 	orr.w	r3, r3, #1
 8001f6c:	61d3      	str	r3, [r2, #28]
 8001f6e:	4b16      	ldr	r3, [pc, #88]	; (8001fc8 <HAL_TIM_Base_MspInit+0x78>)
 8001f70:	69db      	ldr	r3, [r3, #28]
 8001f72:	f003 0301 	and.w	r3, r3, #1
 8001f76:	60fb      	str	r3, [r7, #12]
 8001f78:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001f7a:	2200      	movs	r2, #0
 8001f7c:	2100      	movs	r1, #0
 8001f7e:	201c      	movs	r0, #28
 8001f80:	f000 fd01 	bl	8002986 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001f84:	201c      	movs	r0, #28
 8001f86:	f000 fd1a 	bl	80029be <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001f8a:	e018      	b.n	8001fbe <HAL_TIM_Base_MspInit+0x6e>
  else if(htim_base->Instance==TIM3)
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	4a0e      	ldr	r2, [pc, #56]	; (8001fcc <HAL_TIM_Base_MspInit+0x7c>)
 8001f92:	4293      	cmp	r3, r2
 8001f94:	d113      	bne.n	8001fbe <HAL_TIM_Base_MspInit+0x6e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001f96:	4b0c      	ldr	r3, [pc, #48]	; (8001fc8 <HAL_TIM_Base_MspInit+0x78>)
 8001f98:	69db      	ldr	r3, [r3, #28]
 8001f9a:	4a0b      	ldr	r2, [pc, #44]	; (8001fc8 <HAL_TIM_Base_MspInit+0x78>)
 8001f9c:	f043 0302 	orr.w	r3, r3, #2
 8001fa0:	61d3      	str	r3, [r2, #28]
 8001fa2:	4b09      	ldr	r3, [pc, #36]	; (8001fc8 <HAL_TIM_Base_MspInit+0x78>)
 8001fa4:	69db      	ldr	r3, [r3, #28]
 8001fa6:	f003 0302 	and.w	r3, r3, #2
 8001faa:	60bb      	str	r3, [r7, #8]
 8001fac:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8001fae:	2200      	movs	r2, #0
 8001fb0:	2100      	movs	r1, #0
 8001fb2:	201d      	movs	r0, #29
 8001fb4:	f000 fce7 	bl	8002986 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001fb8:	201d      	movs	r0, #29
 8001fba:	f000 fd00 	bl	80029be <HAL_NVIC_EnableIRQ>
}
 8001fbe:	bf00      	nop
 8001fc0:	3710      	adds	r7, #16
 8001fc2:	46bd      	mov	sp, r7
 8001fc4:	bd80      	pop	{r7, pc}
 8001fc6:	bf00      	nop
 8001fc8:	40021000 	.word	0x40021000
 8001fcc:	40000400 	.word	0x40000400

08001fd0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001fd0:	b580      	push	{r7, lr}
 8001fd2:	b088      	sub	sp, #32
 8001fd4:	af00      	add	r7, sp, #0
 8001fd6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fd8:	f107 0310 	add.w	r3, r7, #16
 8001fdc:	2200      	movs	r2, #0
 8001fde:	601a      	str	r2, [r3, #0]
 8001fe0:	605a      	str	r2, [r3, #4]
 8001fe2:	609a      	str	r2, [r3, #8]
 8001fe4:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	4a1c      	ldr	r2, [pc, #112]	; (800205c <HAL_UART_MspInit+0x8c>)
 8001fec:	4293      	cmp	r3, r2
 8001fee:	d131      	bne.n	8002054 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001ff0:	4b1b      	ldr	r3, [pc, #108]	; (8002060 <HAL_UART_MspInit+0x90>)
 8001ff2:	699b      	ldr	r3, [r3, #24]
 8001ff4:	4a1a      	ldr	r2, [pc, #104]	; (8002060 <HAL_UART_MspInit+0x90>)
 8001ff6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001ffa:	6193      	str	r3, [r2, #24]
 8001ffc:	4b18      	ldr	r3, [pc, #96]	; (8002060 <HAL_UART_MspInit+0x90>)
 8001ffe:	699b      	ldr	r3, [r3, #24]
 8002000:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002004:	60fb      	str	r3, [r7, #12]
 8002006:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002008:	4b15      	ldr	r3, [pc, #84]	; (8002060 <HAL_UART_MspInit+0x90>)
 800200a:	699b      	ldr	r3, [r3, #24]
 800200c:	4a14      	ldr	r2, [pc, #80]	; (8002060 <HAL_UART_MspInit+0x90>)
 800200e:	f043 0304 	orr.w	r3, r3, #4
 8002012:	6193      	str	r3, [r2, #24]
 8002014:	4b12      	ldr	r3, [pc, #72]	; (8002060 <HAL_UART_MspInit+0x90>)
 8002016:	699b      	ldr	r3, [r3, #24]
 8002018:	f003 0304 	and.w	r3, r3, #4
 800201c:	60bb      	str	r3, [r7, #8]
 800201e:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002020:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002024:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002026:	2302      	movs	r3, #2
 8002028:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800202a:	2303      	movs	r3, #3
 800202c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800202e:	f107 0310 	add.w	r3, r7, #16
 8002032:	4619      	mov	r1, r3
 8002034:	480b      	ldr	r0, [pc, #44]	; (8002064 <HAL_UART_MspInit+0x94>)
 8002036:	f000 fcdd 	bl	80029f4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800203a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800203e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002040:	2300      	movs	r3, #0
 8002042:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002044:	2300      	movs	r3, #0
 8002046:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002048:	f107 0310 	add.w	r3, r7, #16
 800204c:	4619      	mov	r1, r3
 800204e:	4805      	ldr	r0, [pc, #20]	; (8002064 <HAL_UART_MspInit+0x94>)
 8002050:	f000 fcd0 	bl	80029f4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8002054:	bf00      	nop
 8002056:	3720      	adds	r7, #32
 8002058:	46bd      	mov	sp, r7
 800205a:	bd80      	pop	{r7, pc}
 800205c:	40013800 	.word	0x40013800
 8002060:	40021000 	.word	0x40021000
 8002064:	40010800 	.word	0x40010800

08002068 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002068:	b480      	push	{r7}
 800206a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800206c:	e7fe      	b.n	800206c <NMI_Handler+0x4>

0800206e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800206e:	b480      	push	{r7}
 8002070:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002072:	e7fe      	b.n	8002072 <HardFault_Handler+0x4>

08002074 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002074:	b480      	push	{r7}
 8002076:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002078:	e7fe      	b.n	8002078 <MemManage_Handler+0x4>

0800207a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800207a:	b480      	push	{r7}
 800207c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800207e:	e7fe      	b.n	800207e <BusFault_Handler+0x4>

08002080 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002080:	b480      	push	{r7}
 8002082:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002084:	e7fe      	b.n	8002084 <UsageFault_Handler+0x4>

08002086 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002086:	b480      	push	{r7}
 8002088:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800208a:	bf00      	nop
 800208c:	46bd      	mov	sp, r7
 800208e:	bc80      	pop	{r7}
 8002090:	4770      	bx	lr

08002092 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002092:	b480      	push	{r7}
 8002094:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002096:	bf00      	nop
 8002098:	46bd      	mov	sp, r7
 800209a:	bc80      	pop	{r7}
 800209c:	4770      	bx	lr

0800209e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800209e:	b480      	push	{r7}
 80020a0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80020a2:	bf00      	nop
 80020a4:	46bd      	mov	sp, r7
 80020a6:	bc80      	pop	{r7}
 80020a8:	4770      	bx	lr

080020aa <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80020aa:	b580      	push	{r7, lr}
 80020ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80020ae:	f000 f949 	bl	8002344 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80020b2:	bf00      	nop
 80020b4:	bd80      	pop	{r7, pc}
	...

080020b8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80020b8:	b580      	push	{r7, lr}
 80020ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80020bc:	4802      	ldr	r0, [pc, #8]	; (80020c8 <TIM2_IRQHandler+0x10>)
 80020be:	f002 fbd5 	bl	800486c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80020c2:	bf00      	nop
 80020c4:	bd80      	pop	{r7, pc}
 80020c6:	bf00      	nop
 80020c8:	20000a68 	.word	0x20000a68

080020cc <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80020cc:	b580      	push	{r7, lr}
 80020ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80020d0:	4802      	ldr	r0, [pc, #8]	; (80020dc <TIM3_IRQHandler+0x10>)
 80020d2:	f002 fbcb 	bl	800486c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80020d6:	bf00      	nop
 80020d8:	bd80      	pop	{r7, pc}
 80020da:	bf00      	nop
 80020dc:	200009b0 	.word	0x200009b0

080020e0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80020e0:	b480      	push	{r7}
 80020e2:	af00      	add	r7, sp, #0
	return 1;
 80020e4:	2301      	movs	r3, #1
}
 80020e6:	4618      	mov	r0, r3
 80020e8:	46bd      	mov	sp, r7
 80020ea:	bc80      	pop	{r7}
 80020ec:	4770      	bx	lr

080020ee <_kill>:

int _kill(int pid, int sig)
{
 80020ee:	b580      	push	{r7, lr}
 80020f0:	b082      	sub	sp, #8
 80020f2:	af00      	add	r7, sp, #0
 80020f4:	6078      	str	r0, [r7, #4]
 80020f6:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80020f8:	f003 fbe2 	bl	80058c0 <__errno>
 80020fc:	4603      	mov	r3, r0
 80020fe:	2216      	movs	r2, #22
 8002100:	601a      	str	r2, [r3, #0]
	return -1;
 8002102:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8002106:	4618      	mov	r0, r3
 8002108:	3708      	adds	r7, #8
 800210a:	46bd      	mov	sp, r7
 800210c:	bd80      	pop	{r7, pc}

0800210e <_exit>:

void _exit (int status)
{
 800210e:	b580      	push	{r7, lr}
 8002110:	b082      	sub	sp, #8
 8002112:	af00      	add	r7, sp, #0
 8002114:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002116:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800211a:	6878      	ldr	r0, [r7, #4]
 800211c:	f7ff ffe7 	bl	80020ee <_kill>
	while (1) {}		/* Make sure we hang here */
 8002120:	e7fe      	b.n	8002120 <_exit+0x12>

08002122 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002122:	b580      	push	{r7, lr}
 8002124:	b086      	sub	sp, #24
 8002126:	af00      	add	r7, sp, #0
 8002128:	60f8      	str	r0, [r7, #12]
 800212a:	60b9      	str	r1, [r7, #8]
 800212c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800212e:	2300      	movs	r3, #0
 8002130:	617b      	str	r3, [r7, #20]
 8002132:	e00a      	b.n	800214a <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002134:	f3af 8000 	nop.w
 8002138:	4601      	mov	r1, r0
 800213a:	68bb      	ldr	r3, [r7, #8]
 800213c:	1c5a      	adds	r2, r3, #1
 800213e:	60ba      	str	r2, [r7, #8]
 8002140:	b2ca      	uxtb	r2, r1
 8002142:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002144:	697b      	ldr	r3, [r7, #20]
 8002146:	3301      	adds	r3, #1
 8002148:	617b      	str	r3, [r7, #20]
 800214a:	697a      	ldr	r2, [r7, #20]
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	429a      	cmp	r2, r3
 8002150:	dbf0      	blt.n	8002134 <_read+0x12>
	}

return len;
 8002152:	687b      	ldr	r3, [r7, #4]
}
 8002154:	4618      	mov	r0, r3
 8002156:	3718      	adds	r7, #24
 8002158:	46bd      	mov	sp, r7
 800215a:	bd80      	pop	{r7, pc}

0800215c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800215c:	b580      	push	{r7, lr}
 800215e:	b086      	sub	sp, #24
 8002160:	af00      	add	r7, sp, #0
 8002162:	60f8      	str	r0, [r7, #12]
 8002164:	60b9      	str	r1, [r7, #8]
 8002166:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002168:	2300      	movs	r3, #0
 800216a:	617b      	str	r3, [r7, #20]
 800216c:	e009      	b.n	8002182 <_write+0x26>
	{
		__io_putchar(*ptr++);
 800216e:	68bb      	ldr	r3, [r7, #8]
 8002170:	1c5a      	adds	r2, r3, #1
 8002172:	60ba      	str	r2, [r7, #8]
 8002174:	781b      	ldrb	r3, [r3, #0]
 8002176:	4618      	mov	r0, r3
 8002178:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800217c:	697b      	ldr	r3, [r7, #20]
 800217e:	3301      	adds	r3, #1
 8002180:	617b      	str	r3, [r7, #20]
 8002182:	697a      	ldr	r2, [r7, #20]
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	429a      	cmp	r2, r3
 8002188:	dbf1      	blt.n	800216e <_write+0x12>
	}
	return len;
 800218a:	687b      	ldr	r3, [r7, #4]
}
 800218c:	4618      	mov	r0, r3
 800218e:	3718      	adds	r7, #24
 8002190:	46bd      	mov	sp, r7
 8002192:	bd80      	pop	{r7, pc}

08002194 <_close>:

int _close(int file)
{
 8002194:	b480      	push	{r7}
 8002196:	b083      	sub	sp, #12
 8002198:	af00      	add	r7, sp, #0
 800219a:	6078      	str	r0, [r7, #4]
	return -1;
 800219c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80021a0:	4618      	mov	r0, r3
 80021a2:	370c      	adds	r7, #12
 80021a4:	46bd      	mov	sp, r7
 80021a6:	bc80      	pop	{r7}
 80021a8:	4770      	bx	lr

080021aa <_fstat>:


int _fstat(int file, struct stat *st)
{
 80021aa:	b480      	push	{r7}
 80021ac:	b083      	sub	sp, #12
 80021ae:	af00      	add	r7, sp, #0
 80021b0:	6078      	str	r0, [r7, #4]
 80021b2:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80021b4:	683b      	ldr	r3, [r7, #0]
 80021b6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80021ba:	605a      	str	r2, [r3, #4]
	return 0;
 80021bc:	2300      	movs	r3, #0
}
 80021be:	4618      	mov	r0, r3
 80021c0:	370c      	adds	r7, #12
 80021c2:	46bd      	mov	sp, r7
 80021c4:	bc80      	pop	{r7}
 80021c6:	4770      	bx	lr

080021c8 <_isatty>:

int _isatty(int file)
{
 80021c8:	b480      	push	{r7}
 80021ca:	b083      	sub	sp, #12
 80021cc:	af00      	add	r7, sp, #0
 80021ce:	6078      	str	r0, [r7, #4]
	return 1;
 80021d0:	2301      	movs	r3, #1
}
 80021d2:	4618      	mov	r0, r3
 80021d4:	370c      	adds	r7, #12
 80021d6:	46bd      	mov	sp, r7
 80021d8:	bc80      	pop	{r7}
 80021da:	4770      	bx	lr

080021dc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80021dc:	b480      	push	{r7}
 80021de:	b085      	sub	sp, #20
 80021e0:	af00      	add	r7, sp, #0
 80021e2:	60f8      	str	r0, [r7, #12]
 80021e4:	60b9      	str	r1, [r7, #8]
 80021e6:	607a      	str	r2, [r7, #4]
	return 0;
 80021e8:	2300      	movs	r3, #0
}
 80021ea:	4618      	mov	r0, r3
 80021ec:	3714      	adds	r7, #20
 80021ee:	46bd      	mov	sp, r7
 80021f0:	bc80      	pop	{r7}
 80021f2:	4770      	bx	lr

080021f4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80021f4:	b580      	push	{r7, lr}
 80021f6:	b086      	sub	sp, #24
 80021f8:	af00      	add	r7, sp, #0
 80021fa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80021fc:	4a14      	ldr	r2, [pc, #80]	; (8002250 <_sbrk+0x5c>)
 80021fe:	4b15      	ldr	r3, [pc, #84]	; (8002254 <_sbrk+0x60>)
 8002200:	1ad3      	subs	r3, r2, r3
 8002202:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002204:	697b      	ldr	r3, [r7, #20]
 8002206:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002208:	4b13      	ldr	r3, [pc, #76]	; (8002258 <_sbrk+0x64>)
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	2b00      	cmp	r3, #0
 800220e:	d102      	bne.n	8002216 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002210:	4b11      	ldr	r3, [pc, #68]	; (8002258 <_sbrk+0x64>)
 8002212:	4a12      	ldr	r2, [pc, #72]	; (800225c <_sbrk+0x68>)
 8002214:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002216:	4b10      	ldr	r3, [pc, #64]	; (8002258 <_sbrk+0x64>)
 8002218:	681a      	ldr	r2, [r3, #0]
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	4413      	add	r3, r2
 800221e:	693a      	ldr	r2, [r7, #16]
 8002220:	429a      	cmp	r2, r3
 8002222:	d207      	bcs.n	8002234 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002224:	f003 fb4c 	bl	80058c0 <__errno>
 8002228:	4603      	mov	r3, r0
 800222a:	220c      	movs	r2, #12
 800222c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800222e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002232:	e009      	b.n	8002248 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002234:	4b08      	ldr	r3, [pc, #32]	; (8002258 <_sbrk+0x64>)
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800223a:	4b07      	ldr	r3, [pc, #28]	; (8002258 <_sbrk+0x64>)
 800223c:	681a      	ldr	r2, [r3, #0]
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	4413      	add	r3, r2
 8002242:	4a05      	ldr	r2, [pc, #20]	; (8002258 <_sbrk+0x64>)
 8002244:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002246:	68fb      	ldr	r3, [r7, #12]
}
 8002248:	4618      	mov	r0, r3
 800224a:	3718      	adds	r7, #24
 800224c:	46bd      	mov	sp, r7
 800224e:	bd80      	pop	{r7, pc}
 8002250:	20005000 	.word	0x20005000
 8002254:	00000400 	.word	0x00000400
 8002258:	200004e4 	.word	0x200004e4
 800225c:	20000ac8 	.word	0x20000ac8

08002260 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002260:	b480      	push	{r7}
 8002262:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002264:	bf00      	nop
 8002266:	46bd      	mov	sp, r7
 8002268:	bc80      	pop	{r7}
 800226a:	4770      	bx	lr

0800226c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 800226c:	2100      	movs	r1, #0
  b LoopCopyDataInit
 800226e:	e003      	b.n	8002278 <LoopCopyDataInit>

08002270 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8002270:	4b0b      	ldr	r3, [pc, #44]	; (80022a0 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8002272:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8002274:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8002276:	3104      	adds	r1, #4

08002278 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8002278:	480a      	ldr	r0, [pc, #40]	; (80022a4 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 800227a:	4b0b      	ldr	r3, [pc, #44]	; (80022a8 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 800227c:	1842      	adds	r2, r0, r1
  cmp r2, r3
 800227e:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8002280:	d3f6      	bcc.n	8002270 <CopyDataInit>
  ldr r2, =_sbss
 8002282:	4a0a      	ldr	r2, [pc, #40]	; (80022ac <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8002284:	e002      	b.n	800228c <LoopFillZerobss>

08002286 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8002286:	2300      	movs	r3, #0
  str r3, [r2], #4
 8002288:	f842 3b04 	str.w	r3, [r2], #4

0800228c <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 800228c:	4b08      	ldr	r3, [pc, #32]	; (80022b0 <LoopFillZerobss+0x24>)
  cmp r2, r3
 800228e:	429a      	cmp	r2, r3
  bcc FillZerobss
 8002290:	d3f9      	bcc.n	8002286 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8002292:	f7ff ffe5 	bl	8002260 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002296:	f003 fb19 	bl	80058cc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800229a:	f7fe ff39 	bl	8001110 <main>
  bx lr
 800229e:	4770      	bx	lr
  ldr r3, =_sidata
 80022a0:	0800bec0 	.word	0x0800bec0
  ldr r0, =_sdata
 80022a4:	20000000 	.word	0x20000000
  ldr r3, =_edata
 80022a8:	20000274 	.word	0x20000274
  ldr r2, =_sbss
 80022ac:	20000274 	.word	0x20000274
  ldr r3, = _ebss
 80022b0:	20000ac4 	.word	0x20000ac4

080022b4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80022b4:	e7fe      	b.n	80022b4 <ADC1_2_IRQHandler>
	...

080022b8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80022b8:	b580      	push	{r7, lr}
 80022ba:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80022bc:	4b08      	ldr	r3, [pc, #32]	; (80022e0 <HAL_Init+0x28>)
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	4a07      	ldr	r2, [pc, #28]	; (80022e0 <HAL_Init+0x28>)
 80022c2:	f043 0310 	orr.w	r3, r3, #16
 80022c6:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80022c8:	2003      	movs	r0, #3
 80022ca:	f000 fb51 	bl	8002970 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80022ce:	2000      	movs	r0, #0
 80022d0:	f000 f808 	bl	80022e4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80022d4:	f7ff fd62 	bl	8001d9c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80022d8:	2300      	movs	r3, #0
}
 80022da:	4618      	mov	r0, r3
 80022dc:	bd80      	pop	{r7, pc}
 80022de:	bf00      	nop
 80022e0:	40022000 	.word	0x40022000

080022e4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80022e4:	b580      	push	{r7, lr}
 80022e6:	b082      	sub	sp, #8
 80022e8:	af00      	add	r7, sp, #0
 80022ea:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80022ec:	4b12      	ldr	r3, [pc, #72]	; (8002338 <HAL_InitTick+0x54>)
 80022ee:	681a      	ldr	r2, [r3, #0]
 80022f0:	4b12      	ldr	r3, [pc, #72]	; (800233c <HAL_InitTick+0x58>)
 80022f2:	781b      	ldrb	r3, [r3, #0]
 80022f4:	4619      	mov	r1, r3
 80022f6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80022fa:	fbb3 f3f1 	udiv	r3, r3, r1
 80022fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8002302:	4618      	mov	r0, r3
 8002304:	f000 fb69 	bl	80029da <HAL_SYSTICK_Config>
 8002308:	4603      	mov	r3, r0
 800230a:	2b00      	cmp	r3, #0
 800230c:	d001      	beq.n	8002312 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800230e:	2301      	movs	r3, #1
 8002310:	e00e      	b.n	8002330 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	2b0f      	cmp	r3, #15
 8002316:	d80a      	bhi.n	800232e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002318:	2200      	movs	r2, #0
 800231a:	6879      	ldr	r1, [r7, #4]
 800231c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002320:	f000 fb31 	bl	8002986 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002324:	4a06      	ldr	r2, [pc, #24]	; (8002340 <HAL_InitTick+0x5c>)
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800232a:	2300      	movs	r3, #0
 800232c:	e000      	b.n	8002330 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800232e:	2301      	movs	r3, #1
}
 8002330:	4618      	mov	r0, r3
 8002332:	3708      	adds	r7, #8
 8002334:	46bd      	mov	sp, r7
 8002336:	bd80      	pop	{r7, pc}
 8002338:	20000004 	.word	0x20000004
 800233c:	2000000c 	.word	0x2000000c
 8002340:	20000008 	.word	0x20000008

08002344 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002344:	b480      	push	{r7}
 8002346:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002348:	4b05      	ldr	r3, [pc, #20]	; (8002360 <HAL_IncTick+0x1c>)
 800234a:	781b      	ldrb	r3, [r3, #0]
 800234c:	461a      	mov	r2, r3
 800234e:	4b05      	ldr	r3, [pc, #20]	; (8002364 <HAL_IncTick+0x20>)
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	4413      	add	r3, r2
 8002354:	4a03      	ldr	r2, [pc, #12]	; (8002364 <HAL_IncTick+0x20>)
 8002356:	6013      	str	r3, [r2, #0]
}
 8002358:	bf00      	nop
 800235a:	46bd      	mov	sp, r7
 800235c:	bc80      	pop	{r7}
 800235e:	4770      	bx	lr
 8002360:	2000000c 	.word	0x2000000c
 8002364:	20000ab0 	.word	0x20000ab0

08002368 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002368:	b480      	push	{r7}
 800236a:	af00      	add	r7, sp, #0
  return uwTick;
 800236c:	4b02      	ldr	r3, [pc, #8]	; (8002378 <HAL_GetTick+0x10>)
 800236e:	681b      	ldr	r3, [r3, #0]
}
 8002370:	4618      	mov	r0, r3
 8002372:	46bd      	mov	sp, r7
 8002374:	bc80      	pop	{r7}
 8002376:	4770      	bx	lr
 8002378:	20000ab0 	.word	0x20000ab0

0800237c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800237c:	b580      	push	{r7, lr}
 800237e:	b084      	sub	sp, #16
 8002380:	af00      	add	r7, sp, #0
 8002382:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002384:	f7ff fff0 	bl	8002368 <HAL_GetTick>
 8002388:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800238e:	68fb      	ldr	r3, [r7, #12]
 8002390:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002394:	d005      	beq.n	80023a2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002396:	4b0a      	ldr	r3, [pc, #40]	; (80023c0 <HAL_Delay+0x44>)
 8002398:	781b      	ldrb	r3, [r3, #0]
 800239a:	461a      	mov	r2, r3
 800239c:	68fb      	ldr	r3, [r7, #12]
 800239e:	4413      	add	r3, r2
 80023a0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80023a2:	bf00      	nop
 80023a4:	f7ff ffe0 	bl	8002368 <HAL_GetTick>
 80023a8:	4602      	mov	r2, r0
 80023aa:	68bb      	ldr	r3, [r7, #8]
 80023ac:	1ad3      	subs	r3, r2, r3
 80023ae:	68fa      	ldr	r2, [r7, #12]
 80023b0:	429a      	cmp	r2, r3
 80023b2:	d8f7      	bhi.n	80023a4 <HAL_Delay+0x28>
  {
  }
}
 80023b4:	bf00      	nop
 80023b6:	bf00      	nop
 80023b8:	3710      	adds	r7, #16
 80023ba:	46bd      	mov	sp, r7
 80023bc:	bd80      	pop	{r7, pc}
 80023be:	bf00      	nop
 80023c0:	2000000c 	.word	0x2000000c

080023c4 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80023c4:	b580      	push	{r7, lr}
 80023c6:	b086      	sub	sp, #24
 80023c8:	af00      	add	r7, sp, #0
 80023ca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80023cc:	2300      	movs	r3, #0
 80023ce:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 80023d0:	2300      	movs	r3, #0
 80023d2:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 80023d4:	2300      	movs	r3, #0
 80023d6:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 80023d8:	2300      	movs	r3, #0
 80023da:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d101      	bne.n	80023e6 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 80023e2:	2301      	movs	r3, #1
 80023e4:	e0be      	b.n	8002564 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	689b      	ldr	r3, [r3, #8]
 80023ea:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d109      	bne.n	8002408 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	2200      	movs	r2, #0
 80023f8:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	2200      	movs	r2, #0
 80023fe:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002402:	6878      	ldr	r0, [r7, #4]
 8002404:	f7ff fcfc 	bl	8001e00 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002408:	6878      	ldr	r0, [r7, #4]
 800240a:	f000 f9ab 	bl	8002764 <ADC_ConversionStop_Disable>
 800240e:	4603      	mov	r3, r0
 8002410:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002416:	f003 0310 	and.w	r3, r3, #16
 800241a:	2b00      	cmp	r3, #0
 800241c:	f040 8099 	bne.w	8002552 <HAL_ADC_Init+0x18e>
 8002420:	7dfb      	ldrb	r3, [r7, #23]
 8002422:	2b00      	cmp	r3, #0
 8002424:	f040 8095 	bne.w	8002552 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800242c:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002430:	f023 0302 	bic.w	r3, r3, #2
 8002434:	f043 0202 	orr.w	r2, r3, #2
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002444:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	7b1b      	ldrb	r3, [r3, #12]
 800244a:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 800244c:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800244e:	68ba      	ldr	r2, [r7, #8]
 8002450:	4313      	orrs	r3, r2
 8002452:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	689b      	ldr	r3, [r3, #8]
 8002458:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800245c:	d003      	beq.n	8002466 <HAL_ADC_Init+0xa2>
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	689b      	ldr	r3, [r3, #8]
 8002462:	2b01      	cmp	r3, #1
 8002464:	d102      	bne.n	800246c <HAL_ADC_Init+0xa8>
 8002466:	f44f 7380 	mov.w	r3, #256	; 0x100
 800246a:	e000      	b.n	800246e <HAL_ADC_Init+0xaa>
 800246c:	2300      	movs	r3, #0
 800246e:	693a      	ldr	r2, [r7, #16]
 8002470:	4313      	orrs	r3, r2
 8002472:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	7d1b      	ldrb	r3, [r3, #20]
 8002478:	2b01      	cmp	r3, #1
 800247a:	d119      	bne.n	80024b0 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	7b1b      	ldrb	r3, [r3, #12]
 8002480:	2b00      	cmp	r3, #0
 8002482:	d109      	bne.n	8002498 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	699b      	ldr	r3, [r3, #24]
 8002488:	3b01      	subs	r3, #1
 800248a:	035a      	lsls	r2, r3, #13
 800248c:	693b      	ldr	r3, [r7, #16]
 800248e:	4313      	orrs	r3, r2
 8002490:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002494:	613b      	str	r3, [r7, #16]
 8002496:	e00b      	b.n	80024b0 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800249c:	f043 0220 	orr.w	r2, r3, #32
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024a8:	f043 0201 	orr.w	r2, r3, #1
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	685b      	ldr	r3, [r3, #4]
 80024b6:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	693a      	ldr	r2, [r7, #16]
 80024c0:	430a      	orrs	r2, r1
 80024c2:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	689a      	ldr	r2, [r3, #8]
 80024ca:	4b28      	ldr	r3, [pc, #160]	; (800256c <HAL_ADC_Init+0x1a8>)
 80024cc:	4013      	ands	r3, r2
 80024ce:	687a      	ldr	r2, [r7, #4]
 80024d0:	6812      	ldr	r2, [r2, #0]
 80024d2:	68b9      	ldr	r1, [r7, #8]
 80024d4:	430b      	orrs	r3, r1
 80024d6:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	689b      	ldr	r3, [r3, #8]
 80024dc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80024e0:	d003      	beq.n	80024ea <HAL_ADC_Init+0x126>
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	689b      	ldr	r3, [r3, #8]
 80024e6:	2b01      	cmp	r3, #1
 80024e8:	d104      	bne.n	80024f4 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	691b      	ldr	r3, [r3, #16]
 80024ee:	3b01      	subs	r3, #1
 80024f0:	051b      	lsls	r3, r3, #20
 80024f2:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024fa:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	68fa      	ldr	r2, [r7, #12]
 8002504:	430a      	orrs	r2, r1
 8002506:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	689a      	ldr	r2, [r3, #8]
 800250e:	4b18      	ldr	r3, [pc, #96]	; (8002570 <HAL_ADC_Init+0x1ac>)
 8002510:	4013      	ands	r3, r2
 8002512:	68ba      	ldr	r2, [r7, #8]
 8002514:	429a      	cmp	r2, r3
 8002516:	d10b      	bne.n	8002530 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	2200      	movs	r2, #0
 800251c:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002522:	f023 0303 	bic.w	r3, r3, #3
 8002526:	f043 0201 	orr.w	r2, r3, #1
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800252e:	e018      	b.n	8002562 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002534:	f023 0312 	bic.w	r3, r3, #18
 8002538:	f043 0210 	orr.w	r2, r3, #16
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002544:	f043 0201 	orr.w	r2, r3, #1
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 800254c:	2301      	movs	r3, #1
 800254e:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002550:	e007      	b.n	8002562 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002556:	f043 0210 	orr.w	r2, r3, #16
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 800255e:	2301      	movs	r3, #1
 8002560:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002562:	7dfb      	ldrb	r3, [r7, #23]
}
 8002564:	4618      	mov	r0, r3
 8002566:	3718      	adds	r7, #24
 8002568:	46bd      	mov	sp, r7
 800256a:	bd80      	pop	{r7, pc}
 800256c:	ffe1f7fd 	.word	0xffe1f7fd
 8002570:	ff1f0efe 	.word	0xff1f0efe

08002574 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8002574:	b480      	push	{r7}
 8002576:	b085      	sub	sp, #20
 8002578:	af00      	add	r7, sp, #0
 800257a:	6078      	str	r0, [r7, #4]
 800257c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800257e:	2300      	movs	r3, #0
 8002580:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8002582:	2300      	movs	r3, #0
 8002584:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800258c:	2b01      	cmp	r3, #1
 800258e:	d101      	bne.n	8002594 <HAL_ADC_ConfigChannel+0x20>
 8002590:	2302      	movs	r3, #2
 8002592:	e0dc      	b.n	800274e <HAL_ADC_ConfigChannel+0x1da>
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	2201      	movs	r2, #1
 8002598:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800259c:	683b      	ldr	r3, [r7, #0]
 800259e:	685b      	ldr	r3, [r3, #4]
 80025a0:	2b06      	cmp	r3, #6
 80025a2:	d81c      	bhi.n	80025de <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80025aa:	683b      	ldr	r3, [r7, #0]
 80025ac:	685a      	ldr	r2, [r3, #4]
 80025ae:	4613      	mov	r3, r2
 80025b0:	009b      	lsls	r3, r3, #2
 80025b2:	4413      	add	r3, r2
 80025b4:	3b05      	subs	r3, #5
 80025b6:	221f      	movs	r2, #31
 80025b8:	fa02 f303 	lsl.w	r3, r2, r3
 80025bc:	43db      	mvns	r3, r3
 80025be:	4019      	ands	r1, r3
 80025c0:	683b      	ldr	r3, [r7, #0]
 80025c2:	6818      	ldr	r0, [r3, #0]
 80025c4:	683b      	ldr	r3, [r7, #0]
 80025c6:	685a      	ldr	r2, [r3, #4]
 80025c8:	4613      	mov	r3, r2
 80025ca:	009b      	lsls	r3, r3, #2
 80025cc:	4413      	add	r3, r2
 80025ce:	3b05      	subs	r3, #5
 80025d0:	fa00 f203 	lsl.w	r2, r0, r3
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	430a      	orrs	r2, r1
 80025da:	635a      	str	r2, [r3, #52]	; 0x34
 80025dc:	e03c      	b.n	8002658 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80025de:	683b      	ldr	r3, [r7, #0]
 80025e0:	685b      	ldr	r3, [r3, #4]
 80025e2:	2b0c      	cmp	r3, #12
 80025e4:	d81c      	bhi.n	8002620 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80025ec:	683b      	ldr	r3, [r7, #0]
 80025ee:	685a      	ldr	r2, [r3, #4]
 80025f0:	4613      	mov	r3, r2
 80025f2:	009b      	lsls	r3, r3, #2
 80025f4:	4413      	add	r3, r2
 80025f6:	3b23      	subs	r3, #35	; 0x23
 80025f8:	221f      	movs	r2, #31
 80025fa:	fa02 f303 	lsl.w	r3, r2, r3
 80025fe:	43db      	mvns	r3, r3
 8002600:	4019      	ands	r1, r3
 8002602:	683b      	ldr	r3, [r7, #0]
 8002604:	6818      	ldr	r0, [r3, #0]
 8002606:	683b      	ldr	r3, [r7, #0]
 8002608:	685a      	ldr	r2, [r3, #4]
 800260a:	4613      	mov	r3, r2
 800260c:	009b      	lsls	r3, r3, #2
 800260e:	4413      	add	r3, r2
 8002610:	3b23      	subs	r3, #35	; 0x23
 8002612:	fa00 f203 	lsl.w	r2, r0, r3
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	430a      	orrs	r2, r1
 800261c:	631a      	str	r2, [r3, #48]	; 0x30
 800261e:	e01b      	b.n	8002658 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002626:	683b      	ldr	r3, [r7, #0]
 8002628:	685a      	ldr	r2, [r3, #4]
 800262a:	4613      	mov	r3, r2
 800262c:	009b      	lsls	r3, r3, #2
 800262e:	4413      	add	r3, r2
 8002630:	3b41      	subs	r3, #65	; 0x41
 8002632:	221f      	movs	r2, #31
 8002634:	fa02 f303 	lsl.w	r3, r2, r3
 8002638:	43db      	mvns	r3, r3
 800263a:	4019      	ands	r1, r3
 800263c:	683b      	ldr	r3, [r7, #0]
 800263e:	6818      	ldr	r0, [r3, #0]
 8002640:	683b      	ldr	r3, [r7, #0]
 8002642:	685a      	ldr	r2, [r3, #4]
 8002644:	4613      	mov	r3, r2
 8002646:	009b      	lsls	r3, r3, #2
 8002648:	4413      	add	r3, r2
 800264a:	3b41      	subs	r3, #65	; 0x41
 800264c:	fa00 f203 	lsl.w	r2, r0, r3
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	430a      	orrs	r2, r1
 8002656:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8002658:	683b      	ldr	r3, [r7, #0]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	2b09      	cmp	r3, #9
 800265e:	d91c      	bls.n	800269a <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	68d9      	ldr	r1, [r3, #12]
 8002666:	683b      	ldr	r3, [r7, #0]
 8002668:	681a      	ldr	r2, [r3, #0]
 800266a:	4613      	mov	r3, r2
 800266c:	005b      	lsls	r3, r3, #1
 800266e:	4413      	add	r3, r2
 8002670:	3b1e      	subs	r3, #30
 8002672:	2207      	movs	r2, #7
 8002674:	fa02 f303 	lsl.w	r3, r2, r3
 8002678:	43db      	mvns	r3, r3
 800267a:	4019      	ands	r1, r3
 800267c:	683b      	ldr	r3, [r7, #0]
 800267e:	6898      	ldr	r0, [r3, #8]
 8002680:	683b      	ldr	r3, [r7, #0]
 8002682:	681a      	ldr	r2, [r3, #0]
 8002684:	4613      	mov	r3, r2
 8002686:	005b      	lsls	r3, r3, #1
 8002688:	4413      	add	r3, r2
 800268a:	3b1e      	subs	r3, #30
 800268c:	fa00 f203 	lsl.w	r2, r0, r3
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	430a      	orrs	r2, r1
 8002696:	60da      	str	r2, [r3, #12]
 8002698:	e019      	b.n	80026ce <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	6919      	ldr	r1, [r3, #16]
 80026a0:	683b      	ldr	r3, [r7, #0]
 80026a2:	681a      	ldr	r2, [r3, #0]
 80026a4:	4613      	mov	r3, r2
 80026a6:	005b      	lsls	r3, r3, #1
 80026a8:	4413      	add	r3, r2
 80026aa:	2207      	movs	r2, #7
 80026ac:	fa02 f303 	lsl.w	r3, r2, r3
 80026b0:	43db      	mvns	r3, r3
 80026b2:	4019      	ands	r1, r3
 80026b4:	683b      	ldr	r3, [r7, #0]
 80026b6:	6898      	ldr	r0, [r3, #8]
 80026b8:	683b      	ldr	r3, [r7, #0]
 80026ba:	681a      	ldr	r2, [r3, #0]
 80026bc:	4613      	mov	r3, r2
 80026be:	005b      	lsls	r3, r3, #1
 80026c0:	4413      	add	r3, r2
 80026c2:	fa00 f203 	lsl.w	r2, r0, r3
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	430a      	orrs	r2, r1
 80026cc:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80026ce:	683b      	ldr	r3, [r7, #0]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	2b10      	cmp	r3, #16
 80026d4:	d003      	beq.n	80026de <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 80026d6:	683b      	ldr	r3, [r7, #0]
 80026d8:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80026da:	2b11      	cmp	r3, #17
 80026dc:	d132      	bne.n	8002744 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	4a1d      	ldr	r2, [pc, #116]	; (8002758 <HAL_ADC_ConfigChannel+0x1e4>)
 80026e4:	4293      	cmp	r3, r2
 80026e6:	d125      	bne.n	8002734 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	689b      	ldr	r3, [r3, #8]
 80026ee:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d126      	bne.n	8002744 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	689a      	ldr	r2, [r3, #8]
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8002704:	609a      	str	r2, [r3, #8]
        
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8002706:	683b      	ldr	r3, [r7, #0]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	2b10      	cmp	r3, #16
 800270c:	d11a      	bne.n	8002744 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800270e:	4b13      	ldr	r3, [pc, #76]	; (800275c <HAL_ADC_ConfigChannel+0x1e8>)
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	4a13      	ldr	r2, [pc, #76]	; (8002760 <HAL_ADC_ConfigChannel+0x1ec>)
 8002714:	fba2 2303 	umull	r2, r3, r2, r3
 8002718:	0c9a      	lsrs	r2, r3, #18
 800271a:	4613      	mov	r3, r2
 800271c:	009b      	lsls	r3, r3, #2
 800271e:	4413      	add	r3, r2
 8002720:	005b      	lsls	r3, r3, #1
 8002722:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002724:	e002      	b.n	800272c <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8002726:	68bb      	ldr	r3, [r7, #8]
 8002728:	3b01      	subs	r3, #1
 800272a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800272c:	68bb      	ldr	r3, [r7, #8]
 800272e:	2b00      	cmp	r3, #0
 8002730:	d1f9      	bne.n	8002726 <HAL_ADC_ConfigChannel+0x1b2>
 8002732:	e007      	b.n	8002744 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002738:	f043 0220 	orr.w	r2, r3, #32
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8002740:	2301      	movs	r3, #1
 8002742:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	2200      	movs	r2, #0
 8002748:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 800274c:	7bfb      	ldrb	r3, [r7, #15]
}
 800274e:	4618      	mov	r0, r3
 8002750:	3714      	adds	r7, #20
 8002752:	46bd      	mov	sp, r7
 8002754:	bc80      	pop	{r7}
 8002756:	4770      	bx	lr
 8002758:	40012400 	.word	0x40012400
 800275c:	20000004 	.word	0x20000004
 8002760:	431bde83 	.word	0x431bde83

08002764 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8002764:	b580      	push	{r7, lr}
 8002766:	b084      	sub	sp, #16
 8002768:	af00      	add	r7, sp, #0
 800276a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800276c:	2300      	movs	r3, #0
 800276e:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	689b      	ldr	r3, [r3, #8]
 8002776:	f003 0301 	and.w	r3, r3, #1
 800277a:	2b01      	cmp	r3, #1
 800277c:	d127      	bne.n	80027ce <ADC_ConversionStop_Disable+0x6a>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	689a      	ldr	r2, [r3, #8]
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	f022 0201 	bic.w	r2, r2, #1
 800278c:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 800278e:	f7ff fdeb 	bl	8002368 <HAL_GetTick>
 8002792:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002794:	e014      	b.n	80027c0 <ADC_ConversionStop_Disable+0x5c>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002796:	f7ff fde7 	bl	8002368 <HAL_GetTick>
 800279a:	4602      	mov	r2, r0
 800279c:	68fb      	ldr	r3, [r7, #12]
 800279e:	1ad3      	subs	r3, r2, r3
 80027a0:	2b02      	cmp	r3, #2
 80027a2:	d90d      	bls.n	80027c0 <ADC_ConversionStop_Disable+0x5c>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80027a8:	f043 0210 	orr.w	r2, r3, #16
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80027b4:	f043 0201 	orr.w	r2, r3, #1
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	62da      	str	r2, [r3, #44]	; 0x2c
        
        return HAL_ERROR;
 80027bc:	2301      	movs	r3, #1
 80027be:	e007      	b.n	80027d0 <ADC_ConversionStop_Disable+0x6c>
    while(ADC_IS_ENABLE(hadc) != RESET)
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	689b      	ldr	r3, [r3, #8]
 80027c6:	f003 0301 	and.w	r3, r3, #1
 80027ca:	2b01      	cmp	r3, #1
 80027cc:	d0e3      	beq.n	8002796 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80027ce:	2300      	movs	r3, #0
}
 80027d0:	4618      	mov	r0, r3
 80027d2:	3710      	adds	r7, #16
 80027d4:	46bd      	mov	sp, r7
 80027d6:	bd80      	pop	{r7, pc}

080027d8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80027d8:	b480      	push	{r7}
 80027da:	b085      	sub	sp, #20
 80027dc:	af00      	add	r7, sp, #0
 80027de:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	f003 0307 	and.w	r3, r3, #7
 80027e6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80027e8:	4b0c      	ldr	r3, [pc, #48]	; (800281c <__NVIC_SetPriorityGrouping+0x44>)
 80027ea:	68db      	ldr	r3, [r3, #12]
 80027ec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80027ee:	68ba      	ldr	r2, [r7, #8]
 80027f0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80027f4:	4013      	ands	r3, r2
 80027f6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80027f8:	68fb      	ldr	r3, [r7, #12]
 80027fa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80027fc:	68bb      	ldr	r3, [r7, #8]
 80027fe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002800:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002804:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002808:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800280a:	4a04      	ldr	r2, [pc, #16]	; (800281c <__NVIC_SetPriorityGrouping+0x44>)
 800280c:	68bb      	ldr	r3, [r7, #8]
 800280e:	60d3      	str	r3, [r2, #12]
}
 8002810:	bf00      	nop
 8002812:	3714      	adds	r7, #20
 8002814:	46bd      	mov	sp, r7
 8002816:	bc80      	pop	{r7}
 8002818:	4770      	bx	lr
 800281a:	bf00      	nop
 800281c:	e000ed00 	.word	0xe000ed00

08002820 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002820:	b480      	push	{r7}
 8002822:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002824:	4b04      	ldr	r3, [pc, #16]	; (8002838 <__NVIC_GetPriorityGrouping+0x18>)
 8002826:	68db      	ldr	r3, [r3, #12]
 8002828:	0a1b      	lsrs	r3, r3, #8
 800282a:	f003 0307 	and.w	r3, r3, #7
}
 800282e:	4618      	mov	r0, r3
 8002830:	46bd      	mov	sp, r7
 8002832:	bc80      	pop	{r7}
 8002834:	4770      	bx	lr
 8002836:	bf00      	nop
 8002838:	e000ed00 	.word	0xe000ed00

0800283c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800283c:	b480      	push	{r7}
 800283e:	b083      	sub	sp, #12
 8002840:	af00      	add	r7, sp, #0
 8002842:	4603      	mov	r3, r0
 8002844:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002846:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800284a:	2b00      	cmp	r3, #0
 800284c:	db0b      	blt.n	8002866 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800284e:	79fb      	ldrb	r3, [r7, #7]
 8002850:	f003 021f 	and.w	r2, r3, #31
 8002854:	4906      	ldr	r1, [pc, #24]	; (8002870 <__NVIC_EnableIRQ+0x34>)
 8002856:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800285a:	095b      	lsrs	r3, r3, #5
 800285c:	2001      	movs	r0, #1
 800285e:	fa00 f202 	lsl.w	r2, r0, r2
 8002862:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002866:	bf00      	nop
 8002868:	370c      	adds	r7, #12
 800286a:	46bd      	mov	sp, r7
 800286c:	bc80      	pop	{r7}
 800286e:	4770      	bx	lr
 8002870:	e000e100 	.word	0xe000e100

08002874 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002874:	b480      	push	{r7}
 8002876:	b083      	sub	sp, #12
 8002878:	af00      	add	r7, sp, #0
 800287a:	4603      	mov	r3, r0
 800287c:	6039      	str	r1, [r7, #0]
 800287e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002880:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002884:	2b00      	cmp	r3, #0
 8002886:	db0a      	blt.n	800289e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002888:	683b      	ldr	r3, [r7, #0]
 800288a:	b2da      	uxtb	r2, r3
 800288c:	490c      	ldr	r1, [pc, #48]	; (80028c0 <__NVIC_SetPriority+0x4c>)
 800288e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002892:	0112      	lsls	r2, r2, #4
 8002894:	b2d2      	uxtb	r2, r2
 8002896:	440b      	add	r3, r1
 8002898:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800289c:	e00a      	b.n	80028b4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800289e:	683b      	ldr	r3, [r7, #0]
 80028a0:	b2da      	uxtb	r2, r3
 80028a2:	4908      	ldr	r1, [pc, #32]	; (80028c4 <__NVIC_SetPriority+0x50>)
 80028a4:	79fb      	ldrb	r3, [r7, #7]
 80028a6:	f003 030f 	and.w	r3, r3, #15
 80028aa:	3b04      	subs	r3, #4
 80028ac:	0112      	lsls	r2, r2, #4
 80028ae:	b2d2      	uxtb	r2, r2
 80028b0:	440b      	add	r3, r1
 80028b2:	761a      	strb	r2, [r3, #24]
}
 80028b4:	bf00      	nop
 80028b6:	370c      	adds	r7, #12
 80028b8:	46bd      	mov	sp, r7
 80028ba:	bc80      	pop	{r7}
 80028bc:	4770      	bx	lr
 80028be:	bf00      	nop
 80028c0:	e000e100 	.word	0xe000e100
 80028c4:	e000ed00 	.word	0xe000ed00

080028c8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80028c8:	b480      	push	{r7}
 80028ca:	b089      	sub	sp, #36	; 0x24
 80028cc:	af00      	add	r7, sp, #0
 80028ce:	60f8      	str	r0, [r7, #12]
 80028d0:	60b9      	str	r1, [r7, #8]
 80028d2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	f003 0307 	and.w	r3, r3, #7
 80028da:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80028dc:	69fb      	ldr	r3, [r7, #28]
 80028de:	f1c3 0307 	rsb	r3, r3, #7
 80028e2:	2b04      	cmp	r3, #4
 80028e4:	bf28      	it	cs
 80028e6:	2304      	movcs	r3, #4
 80028e8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80028ea:	69fb      	ldr	r3, [r7, #28]
 80028ec:	3304      	adds	r3, #4
 80028ee:	2b06      	cmp	r3, #6
 80028f0:	d902      	bls.n	80028f8 <NVIC_EncodePriority+0x30>
 80028f2:	69fb      	ldr	r3, [r7, #28]
 80028f4:	3b03      	subs	r3, #3
 80028f6:	e000      	b.n	80028fa <NVIC_EncodePriority+0x32>
 80028f8:	2300      	movs	r3, #0
 80028fa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80028fc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002900:	69bb      	ldr	r3, [r7, #24]
 8002902:	fa02 f303 	lsl.w	r3, r2, r3
 8002906:	43da      	mvns	r2, r3
 8002908:	68bb      	ldr	r3, [r7, #8]
 800290a:	401a      	ands	r2, r3
 800290c:	697b      	ldr	r3, [r7, #20]
 800290e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002910:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002914:	697b      	ldr	r3, [r7, #20]
 8002916:	fa01 f303 	lsl.w	r3, r1, r3
 800291a:	43d9      	mvns	r1, r3
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002920:	4313      	orrs	r3, r2
         );
}
 8002922:	4618      	mov	r0, r3
 8002924:	3724      	adds	r7, #36	; 0x24
 8002926:	46bd      	mov	sp, r7
 8002928:	bc80      	pop	{r7}
 800292a:	4770      	bx	lr

0800292c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800292c:	b580      	push	{r7, lr}
 800292e:	b082      	sub	sp, #8
 8002930:	af00      	add	r7, sp, #0
 8002932:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	3b01      	subs	r3, #1
 8002938:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800293c:	d301      	bcc.n	8002942 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800293e:	2301      	movs	r3, #1
 8002940:	e00f      	b.n	8002962 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002942:	4a0a      	ldr	r2, [pc, #40]	; (800296c <SysTick_Config+0x40>)
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	3b01      	subs	r3, #1
 8002948:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800294a:	210f      	movs	r1, #15
 800294c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002950:	f7ff ff90 	bl	8002874 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002954:	4b05      	ldr	r3, [pc, #20]	; (800296c <SysTick_Config+0x40>)
 8002956:	2200      	movs	r2, #0
 8002958:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800295a:	4b04      	ldr	r3, [pc, #16]	; (800296c <SysTick_Config+0x40>)
 800295c:	2207      	movs	r2, #7
 800295e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002960:	2300      	movs	r3, #0
}
 8002962:	4618      	mov	r0, r3
 8002964:	3708      	adds	r7, #8
 8002966:	46bd      	mov	sp, r7
 8002968:	bd80      	pop	{r7, pc}
 800296a:	bf00      	nop
 800296c:	e000e010 	.word	0xe000e010

08002970 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002970:	b580      	push	{r7, lr}
 8002972:	b082      	sub	sp, #8
 8002974:	af00      	add	r7, sp, #0
 8002976:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002978:	6878      	ldr	r0, [r7, #4]
 800297a:	f7ff ff2d 	bl	80027d8 <__NVIC_SetPriorityGrouping>
}
 800297e:	bf00      	nop
 8002980:	3708      	adds	r7, #8
 8002982:	46bd      	mov	sp, r7
 8002984:	bd80      	pop	{r7, pc}

08002986 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002986:	b580      	push	{r7, lr}
 8002988:	b086      	sub	sp, #24
 800298a:	af00      	add	r7, sp, #0
 800298c:	4603      	mov	r3, r0
 800298e:	60b9      	str	r1, [r7, #8]
 8002990:	607a      	str	r2, [r7, #4]
 8002992:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002994:	2300      	movs	r3, #0
 8002996:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002998:	f7ff ff42 	bl	8002820 <__NVIC_GetPriorityGrouping>
 800299c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800299e:	687a      	ldr	r2, [r7, #4]
 80029a0:	68b9      	ldr	r1, [r7, #8]
 80029a2:	6978      	ldr	r0, [r7, #20]
 80029a4:	f7ff ff90 	bl	80028c8 <NVIC_EncodePriority>
 80029a8:	4602      	mov	r2, r0
 80029aa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80029ae:	4611      	mov	r1, r2
 80029b0:	4618      	mov	r0, r3
 80029b2:	f7ff ff5f 	bl	8002874 <__NVIC_SetPriority>
}
 80029b6:	bf00      	nop
 80029b8:	3718      	adds	r7, #24
 80029ba:	46bd      	mov	sp, r7
 80029bc:	bd80      	pop	{r7, pc}

080029be <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80029be:	b580      	push	{r7, lr}
 80029c0:	b082      	sub	sp, #8
 80029c2:	af00      	add	r7, sp, #0
 80029c4:	4603      	mov	r3, r0
 80029c6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80029c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029cc:	4618      	mov	r0, r3
 80029ce:	f7ff ff35 	bl	800283c <__NVIC_EnableIRQ>
}
 80029d2:	bf00      	nop
 80029d4:	3708      	adds	r7, #8
 80029d6:	46bd      	mov	sp, r7
 80029d8:	bd80      	pop	{r7, pc}

080029da <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80029da:	b580      	push	{r7, lr}
 80029dc:	b082      	sub	sp, #8
 80029de:	af00      	add	r7, sp, #0
 80029e0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80029e2:	6878      	ldr	r0, [r7, #4]
 80029e4:	f7ff ffa2 	bl	800292c <SysTick_Config>
 80029e8:	4603      	mov	r3, r0
}
 80029ea:	4618      	mov	r0, r3
 80029ec:	3708      	adds	r7, #8
 80029ee:	46bd      	mov	sp, r7
 80029f0:	bd80      	pop	{r7, pc}
	...

080029f4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80029f4:	b480      	push	{r7}
 80029f6:	b08b      	sub	sp, #44	; 0x2c
 80029f8:	af00      	add	r7, sp, #0
 80029fa:	6078      	str	r0, [r7, #4]
 80029fc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80029fe:	2300      	movs	r3, #0
 8002a00:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002a02:	2300      	movs	r3, #0
 8002a04:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002a06:	e169      	b.n	8002cdc <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002a08:	2201      	movs	r2, #1
 8002a0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a0c:	fa02 f303 	lsl.w	r3, r2, r3
 8002a10:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002a12:	683b      	ldr	r3, [r7, #0]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	69fa      	ldr	r2, [r7, #28]
 8002a18:	4013      	ands	r3, r2
 8002a1a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002a1c:	69ba      	ldr	r2, [r7, #24]
 8002a1e:	69fb      	ldr	r3, [r7, #28]
 8002a20:	429a      	cmp	r2, r3
 8002a22:	f040 8158 	bne.w	8002cd6 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002a26:	683b      	ldr	r3, [r7, #0]
 8002a28:	685b      	ldr	r3, [r3, #4]
 8002a2a:	4a9a      	ldr	r2, [pc, #616]	; (8002c94 <HAL_GPIO_Init+0x2a0>)
 8002a2c:	4293      	cmp	r3, r2
 8002a2e:	d05e      	beq.n	8002aee <HAL_GPIO_Init+0xfa>
 8002a30:	4a98      	ldr	r2, [pc, #608]	; (8002c94 <HAL_GPIO_Init+0x2a0>)
 8002a32:	4293      	cmp	r3, r2
 8002a34:	d875      	bhi.n	8002b22 <HAL_GPIO_Init+0x12e>
 8002a36:	4a98      	ldr	r2, [pc, #608]	; (8002c98 <HAL_GPIO_Init+0x2a4>)
 8002a38:	4293      	cmp	r3, r2
 8002a3a:	d058      	beq.n	8002aee <HAL_GPIO_Init+0xfa>
 8002a3c:	4a96      	ldr	r2, [pc, #600]	; (8002c98 <HAL_GPIO_Init+0x2a4>)
 8002a3e:	4293      	cmp	r3, r2
 8002a40:	d86f      	bhi.n	8002b22 <HAL_GPIO_Init+0x12e>
 8002a42:	4a96      	ldr	r2, [pc, #600]	; (8002c9c <HAL_GPIO_Init+0x2a8>)
 8002a44:	4293      	cmp	r3, r2
 8002a46:	d052      	beq.n	8002aee <HAL_GPIO_Init+0xfa>
 8002a48:	4a94      	ldr	r2, [pc, #592]	; (8002c9c <HAL_GPIO_Init+0x2a8>)
 8002a4a:	4293      	cmp	r3, r2
 8002a4c:	d869      	bhi.n	8002b22 <HAL_GPIO_Init+0x12e>
 8002a4e:	4a94      	ldr	r2, [pc, #592]	; (8002ca0 <HAL_GPIO_Init+0x2ac>)
 8002a50:	4293      	cmp	r3, r2
 8002a52:	d04c      	beq.n	8002aee <HAL_GPIO_Init+0xfa>
 8002a54:	4a92      	ldr	r2, [pc, #584]	; (8002ca0 <HAL_GPIO_Init+0x2ac>)
 8002a56:	4293      	cmp	r3, r2
 8002a58:	d863      	bhi.n	8002b22 <HAL_GPIO_Init+0x12e>
 8002a5a:	4a92      	ldr	r2, [pc, #584]	; (8002ca4 <HAL_GPIO_Init+0x2b0>)
 8002a5c:	4293      	cmp	r3, r2
 8002a5e:	d046      	beq.n	8002aee <HAL_GPIO_Init+0xfa>
 8002a60:	4a90      	ldr	r2, [pc, #576]	; (8002ca4 <HAL_GPIO_Init+0x2b0>)
 8002a62:	4293      	cmp	r3, r2
 8002a64:	d85d      	bhi.n	8002b22 <HAL_GPIO_Init+0x12e>
 8002a66:	2b12      	cmp	r3, #18
 8002a68:	d82a      	bhi.n	8002ac0 <HAL_GPIO_Init+0xcc>
 8002a6a:	2b12      	cmp	r3, #18
 8002a6c:	d859      	bhi.n	8002b22 <HAL_GPIO_Init+0x12e>
 8002a6e:	a201      	add	r2, pc, #4	; (adr r2, 8002a74 <HAL_GPIO_Init+0x80>)
 8002a70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a74:	08002aef 	.word	0x08002aef
 8002a78:	08002ac9 	.word	0x08002ac9
 8002a7c:	08002adb 	.word	0x08002adb
 8002a80:	08002b1d 	.word	0x08002b1d
 8002a84:	08002b23 	.word	0x08002b23
 8002a88:	08002b23 	.word	0x08002b23
 8002a8c:	08002b23 	.word	0x08002b23
 8002a90:	08002b23 	.word	0x08002b23
 8002a94:	08002b23 	.word	0x08002b23
 8002a98:	08002b23 	.word	0x08002b23
 8002a9c:	08002b23 	.word	0x08002b23
 8002aa0:	08002b23 	.word	0x08002b23
 8002aa4:	08002b23 	.word	0x08002b23
 8002aa8:	08002b23 	.word	0x08002b23
 8002aac:	08002b23 	.word	0x08002b23
 8002ab0:	08002b23 	.word	0x08002b23
 8002ab4:	08002b23 	.word	0x08002b23
 8002ab8:	08002ad1 	.word	0x08002ad1
 8002abc:	08002ae5 	.word	0x08002ae5
 8002ac0:	4a79      	ldr	r2, [pc, #484]	; (8002ca8 <HAL_GPIO_Init+0x2b4>)
 8002ac2:	4293      	cmp	r3, r2
 8002ac4:	d013      	beq.n	8002aee <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002ac6:	e02c      	b.n	8002b22 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002ac8:	683b      	ldr	r3, [r7, #0]
 8002aca:	68db      	ldr	r3, [r3, #12]
 8002acc:	623b      	str	r3, [r7, #32]
          break;
 8002ace:	e029      	b.n	8002b24 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002ad0:	683b      	ldr	r3, [r7, #0]
 8002ad2:	68db      	ldr	r3, [r3, #12]
 8002ad4:	3304      	adds	r3, #4
 8002ad6:	623b      	str	r3, [r7, #32]
          break;
 8002ad8:	e024      	b.n	8002b24 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002ada:	683b      	ldr	r3, [r7, #0]
 8002adc:	68db      	ldr	r3, [r3, #12]
 8002ade:	3308      	adds	r3, #8
 8002ae0:	623b      	str	r3, [r7, #32]
          break;
 8002ae2:	e01f      	b.n	8002b24 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002ae4:	683b      	ldr	r3, [r7, #0]
 8002ae6:	68db      	ldr	r3, [r3, #12]
 8002ae8:	330c      	adds	r3, #12
 8002aea:	623b      	str	r3, [r7, #32]
          break;
 8002aec:	e01a      	b.n	8002b24 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002aee:	683b      	ldr	r3, [r7, #0]
 8002af0:	689b      	ldr	r3, [r3, #8]
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d102      	bne.n	8002afc <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002af6:	2304      	movs	r3, #4
 8002af8:	623b      	str	r3, [r7, #32]
          break;
 8002afa:	e013      	b.n	8002b24 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002afc:	683b      	ldr	r3, [r7, #0]
 8002afe:	689b      	ldr	r3, [r3, #8]
 8002b00:	2b01      	cmp	r3, #1
 8002b02:	d105      	bne.n	8002b10 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002b04:	2308      	movs	r3, #8
 8002b06:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	69fa      	ldr	r2, [r7, #28]
 8002b0c:	611a      	str	r2, [r3, #16]
          break;
 8002b0e:	e009      	b.n	8002b24 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002b10:	2308      	movs	r3, #8
 8002b12:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	69fa      	ldr	r2, [r7, #28]
 8002b18:	615a      	str	r2, [r3, #20]
          break;
 8002b1a:	e003      	b.n	8002b24 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002b1c:	2300      	movs	r3, #0
 8002b1e:	623b      	str	r3, [r7, #32]
          break;
 8002b20:	e000      	b.n	8002b24 <HAL_GPIO_Init+0x130>
          break;
 8002b22:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002b24:	69bb      	ldr	r3, [r7, #24]
 8002b26:	2bff      	cmp	r3, #255	; 0xff
 8002b28:	d801      	bhi.n	8002b2e <HAL_GPIO_Init+0x13a>
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	e001      	b.n	8002b32 <HAL_GPIO_Init+0x13e>
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	3304      	adds	r3, #4
 8002b32:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002b34:	69bb      	ldr	r3, [r7, #24]
 8002b36:	2bff      	cmp	r3, #255	; 0xff
 8002b38:	d802      	bhi.n	8002b40 <HAL_GPIO_Init+0x14c>
 8002b3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b3c:	009b      	lsls	r3, r3, #2
 8002b3e:	e002      	b.n	8002b46 <HAL_GPIO_Init+0x152>
 8002b40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b42:	3b08      	subs	r3, #8
 8002b44:	009b      	lsls	r3, r3, #2
 8002b46:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002b48:	697b      	ldr	r3, [r7, #20]
 8002b4a:	681a      	ldr	r2, [r3, #0]
 8002b4c:	210f      	movs	r1, #15
 8002b4e:	693b      	ldr	r3, [r7, #16]
 8002b50:	fa01 f303 	lsl.w	r3, r1, r3
 8002b54:	43db      	mvns	r3, r3
 8002b56:	401a      	ands	r2, r3
 8002b58:	6a39      	ldr	r1, [r7, #32]
 8002b5a:	693b      	ldr	r3, [r7, #16]
 8002b5c:	fa01 f303 	lsl.w	r3, r1, r3
 8002b60:	431a      	orrs	r2, r3
 8002b62:	697b      	ldr	r3, [r7, #20]
 8002b64:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002b66:	683b      	ldr	r3, [r7, #0]
 8002b68:	685b      	ldr	r3, [r3, #4]
 8002b6a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	f000 80b1 	beq.w	8002cd6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002b74:	4b4d      	ldr	r3, [pc, #308]	; (8002cac <HAL_GPIO_Init+0x2b8>)
 8002b76:	699b      	ldr	r3, [r3, #24]
 8002b78:	4a4c      	ldr	r2, [pc, #304]	; (8002cac <HAL_GPIO_Init+0x2b8>)
 8002b7a:	f043 0301 	orr.w	r3, r3, #1
 8002b7e:	6193      	str	r3, [r2, #24]
 8002b80:	4b4a      	ldr	r3, [pc, #296]	; (8002cac <HAL_GPIO_Init+0x2b8>)
 8002b82:	699b      	ldr	r3, [r3, #24]
 8002b84:	f003 0301 	and.w	r3, r3, #1
 8002b88:	60bb      	str	r3, [r7, #8]
 8002b8a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002b8c:	4a48      	ldr	r2, [pc, #288]	; (8002cb0 <HAL_GPIO_Init+0x2bc>)
 8002b8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b90:	089b      	lsrs	r3, r3, #2
 8002b92:	3302      	adds	r3, #2
 8002b94:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002b98:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002b9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b9c:	f003 0303 	and.w	r3, r3, #3
 8002ba0:	009b      	lsls	r3, r3, #2
 8002ba2:	220f      	movs	r2, #15
 8002ba4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ba8:	43db      	mvns	r3, r3
 8002baa:	68fa      	ldr	r2, [r7, #12]
 8002bac:	4013      	ands	r3, r2
 8002bae:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	4a40      	ldr	r2, [pc, #256]	; (8002cb4 <HAL_GPIO_Init+0x2c0>)
 8002bb4:	4293      	cmp	r3, r2
 8002bb6:	d013      	beq.n	8002be0 <HAL_GPIO_Init+0x1ec>
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	4a3f      	ldr	r2, [pc, #252]	; (8002cb8 <HAL_GPIO_Init+0x2c4>)
 8002bbc:	4293      	cmp	r3, r2
 8002bbe:	d00d      	beq.n	8002bdc <HAL_GPIO_Init+0x1e8>
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	4a3e      	ldr	r2, [pc, #248]	; (8002cbc <HAL_GPIO_Init+0x2c8>)
 8002bc4:	4293      	cmp	r3, r2
 8002bc6:	d007      	beq.n	8002bd8 <HAL_GPIO_Init+0x1e4>
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	4a3d      	ldr	r2, [pc, #244]	; (8002cc0 <HAL_GPIO_Init+0x2cc>)
 8002bcc:	4293      	cmp	r3, r2
 8002bce:	d101      	bne.n	8002bd4 <HAL_GPIO_Init+0x1e0>
 8002bd0:	2303      	movs	r3, #3
 8002bd2:	e006      	b.n	8002be2 <HAL_GPIO_Init+0x1ee>
 8002bd4:	2304      	movs	r3, #4
 8002bd6:	e004      	b.n	8002be2 <HAL_GPIO_Init+0x1ee>
 8002bd8:	2302      	movs	r3, #2
 8002bda:	e002      	b.n	8002be2 <HAL_GPIO_Init+0x1ee>
 8002bdc:	2301      	movs	r3, #1
 8002bde:	e000      	b.n	8002be2 <HAL_GPIO_Init+0x1ee>
 8002be0:	2300      	movs	r3, #0
 8002be2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002be4:	f002 0203 	and.w	r2, r2, #3
 8002be8:	0092      	lsls	r2, r2, #2
 8002bea:	4093      	lsls	r3, r2
 8002bec:	68fa      	ldr	r2, [r7, #12]
 8002bee:	4313      	orrs	r3, r2
 8002bf0:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002bf2:	492f      	ldr	r1, [pc, #188]	; (8002cb0 <HAL_GPIO_Init+0x2bc>)
 8002bf4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bf6:	089b      	lsrs	r3, r3, #2
 8002bf8:	3302      	adds	r3, #2
 8002bfa:	68fa      	ldr	r2, [r7, #12]
 8002bfc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002c00:	683b      	ldr	r3, [r7, #0]
 8002c02:	685b      	ldr	r3, [r3, #4]
 8002c04:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d006      	beq.n	8002c1a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002c0c:	4b2d      	ldr	r3, [pc, #180]	; (8002cc4 <HAL_GPIO_Init+0x2d0>)
 8002c0e:	681a      	ldr	r2, [r3, #0]
 8002c10:	492c      	ldr	r1, [pc, #176]	; (8002cc4 <HAL_GPIO_Init+0x2d0>)
 8002c12:	69bb      	ldr	r3, [r7, #24]
 8002c14:	4313      	orrs	r3, r2
 8002c16:	600b      	str	r3, [r1, #0]
 8002c18:	e006      	b.n	8002c28 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002c1a:	4b2a      	ldr	r3, [pc, #168]	; (8002cc4 <HAL_GPIO_Init+0x2d0>)
 8002c1c:	681a      	ldr	r2, [r3, #0]
 8002c1e:	69bb      	ldr	r3, [r7, #24]
 8002c20:	43db      	mvns	r3, r3
 8002c22:	4928      	ldr	r1, [pc, #160]	; (8002cc4 <HAL_GPIO_Init+0x2d0>)
 8002c24:	4013      	ands	r3, r2
 8002c26:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002c28:	683b      	ldr	r3, [r7, #0]
 8002c2a:	685b      	ldr	r3, [r3, #4]
 8002c2c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	d006      	beq.n	8002c42 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002c34:	4b23      	ldr	r3, [pc, #140]	; (8002cc4 <HAL_GPIO_Init+0x2d0>)
 8002c36:	685a      	ldr	r2, [r3, #4]
 8002c38:	4922      	ldr	r1, [pc, #136]	; (8002cc4 <HAL_GPIO_Init+0x2d0>)
 8002c3a:	69bb      	ldr	r3, [r7, #24]
 8002c3c:	4313      	orrs	r3, r2
 8002c3e:	604b      	str	r3, [r1, #4]
 8002c40:	e006      	b.n	8002c50 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002c42:	4b20      	ldr	r3, [pc, #128]	; (8002cc4 <HAL_GPIO_Init+0x2d0>)
 8002c44:	685a      	ldr	r2, [r3, #4]
 8002c46:	69bb      	ldr	r3, [r7, #24]
 8002c48:	43db      	mvns	r3, r3
 8002c4a:	491e      	ldr	r1, [pc, #120]	; (8002cc4 <HAL_GPIO_Init+0x2d0>)
 8002c4c:	4013      	ands	r3, r2
 8002c4e:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002c50:	683b      	ldr	r3, [r7, #0]
 8002c52:	685b      	ldr	r3, [r3, #4]
 8002c54:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d006      	beq.n	8002c6a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002c5c:	4b19      	ldr	r3, [pc, #100]	; (8002cc4 <HAL_GPIO_Init+0x2d0>)
 8002c5e:	689a      	ldr	r2, [r3, #8]
 8002c60:	4918      	ldr	r1, [pc, #96]	; (8002cc4 <HAL_GPIO_Init+0x2d0>)
 8002c62:	69bb      	ldr	r3, [r7, #24]
 8002c64:	4313      	orrs	r3, r2
 8002c66:	608b      	str	r3, [r1, #8]
 8002c68:	e006      	b.n	8002c78 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002c6a:	4b16      	ldr	r3, [pc, #88]	; (8002cc4 <HAL_GPIO_Init+0x2d0>)
 8002c6c:	689a      	ldr	r2, [r3, #8]
 8002c6e:	69bb      	ldr	r3, [r7, #24]
 8002c70:	43db      	mvns	r3, r3
 8002c72:	4914      	ldr	r1, [pc, #80]	; (8002cc4 <HAL_GPIO_Init+0x2d0>)
 8002c74:	4013      	ands	r3, r2
 8002c76:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002c78:	683b      	ldr	r3, [r7, #0]
 8002c7a:	685b      	ldr	r3, [r3, #4]
 8002c7c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	d021      	beq.n	8002cc8 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002c84:	4b0f      	ldr	r3, [pc, #60]	; (8002cc4 <HAL_GPIO_Init+0x2d0>)
 8002c86:	68da      	ldr	r2, [r3, #12]
 8002c88:	490e      	ldr	r1, [pc, #56]	; (8002cc4 <HAL_GPIO_Init+0x2d0>)
 8002c8a:	69bb      	ldr	r3, [r7, #24]
 8002c8c:	4313      	orrs	r3, r2
 8002c8e:	60cb      	str	r3, [r1, #12]
 8002c90:	e021      	b.n	8002cd6 <HAL_GPIO_Init+0x2e2>
 8002c92:	bf00      	nop
 8002c94:	10320000 	.word	0x10320000
 8002c98:	10310000 	.word	0x10310000
 8002c9c:	10220000 	.word	0x10220000
 8002ca0:	10210000 	.word	0x10210000
 8002ca4:	10120000 	.word	0x10120000
 8002ca8:	10110000 	.word	0x10110000
 8002cac:	40021000 	.word	0x40021000
 8002cb0:	40010000 	.word	0x40010000
 8002cb4:	40010800 	.word	0x40010800
 8002cb8:	40010c00 	.word	0x40010c00
 8002cbc:	40011000 	.word	0x40011000
 8002cc0:	40011400 	.word	0x40011400
 8002cc4:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002cc8:	4b0b      	ldr	r3, [pc, #44]	; (8002cf8 <HAL_GPIO_Init+0x304>)
 8002cca:	68da      	ldr	r2, [r3, #12]
 8002ccc:	69bb      	ldr	r3, [r7, #24]
 8002cce:	43db      	mvns	r3, r3
 8002cd0:	4909      	ldr	r1, [pc, #36]	; (8002cf8 <HAL_GPIO_Init+0x304>)
 8002cd2:	4013      	ands	r3, r2
 8002cd4:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8002cd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cd8:	3301      	adds	r3, #1
 8002cda:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002cdc:	683b      	ldr	r3, [r7, #0]
 8002cde:	681a      	ldr	r2, [r3, #0]
 8002ce0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ce2:	fa22 f303 	lsr.w	r3, r2, r3
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	f47f ae8e 	bne.w	8002a08 <HAL_GPIO_Init+0x14>
  }
}
 8002cec:	bf00      	nop
 8002cee:	bf00      	nop
 8002cf0:	372c      	adds	r7, #44	; 0x2c
 8002cf2:	46bd      	mov	sp, r7
 8002cf4:	bc80      	pop	{r7}
 8002cf6:	4770      	bx	lr
 8002cf8:	40010400 	.word	0x40010400

08002cfc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002cfc:	b480      	push	{r7}
 8002cfe:	b083      	sub	sp, #12
 8002d00:	af00      	add	r7, sp, #0
 8002d02:	6078      	str	r0, [r7, #4]
 8002d04:	460b      	mov	r3, r1
 8002d06:	807b      	strh	r3, [r7, #2]
 8002d08:	4613      	mov	r3, r2
 8002d0a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002d0c:	787b      	ldrb	r3, [r7, #1]
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d003      	beq.n	8002d1a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002d12:	887a      	ldrh	r2, [r7, #2]
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002d18:	e003      	b.n	8002d22 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002d1a:	887b      	ldrh	r3, [r7, #2]
 8002d1c:	041a      	lsls	r2, r3, #16
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	611a      	str	r2, [r3, #16]
}
 8002d22:	bf00      	nop
 8002d24:	370c      	adds	r7, #12
 8002d26:	46bd      	mov	sp, r7
 8002d28:	bc80      	pop	{r7}
 8002d2a:	4770      	bx	lr

08002d2c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002d2c:	b580      	push	{r7, lr}
 8002d2e:	b084      	sub	sp, #16
 8002d30:	af00      	add	r7, sp, #0
 8002d32:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d101      	bne.n	8002d3e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002d3a:	2301      	movs	r3, #1
 8002d3c:	e12b      	b.n	8002f96 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002d44:	b2db      	uxtb	r3, r3
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d106      	bne.n	8002d58 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	2200      	movs	r2, #0
 8002d4e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002d52:	6878      	ldr	r0, [r7, #4]
 8002d54:	f7ff f890 	bl	8001e78 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	2224      	movs	r2, #36	; 0x24
 8002d5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	681a      	ldr	r2, [r3, #0]
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	f022 0201 	bic.w	r2, r2, #1
 8002d6e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	681a      	ldr	r2, [r3, #0]
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002d7e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	681a      	ldr	r2, [r3, #0]
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002d8e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002d90:	f001 fba0 	bl	80044d4 <HAL_RCC_GetPCLK1Freq>
 8002d94:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	685b      	ldr	r3, [r3, #4]
 8002d9a:	4a81      	ldr	r2, [pc, #516]	; (8002fa0 <HAL_I2C_Init+0x274>)
 8002d9c:	4293      	cmp	r3, r2
 8002d9e:	d807      	bhi.n	8002db0 <HAL_I2C_Init+0x84>
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	4a80      	ldr	r2, [pc, #512]	; (8002fa4 <HAL_I2C_Init+0x278>)
 8002da4:	4293      	cmp	r3, r2
 8002da6:	bf94      	ite	ls
 8002da8:	2301      	movls	r3, #1
 8002daa:	2300      	movhi	r3, #0
 8002dac:	b2db      	uxtb	r3, r3
 8002dae:	e006      	b.n	8002dbe <HAL_I2C_Init+0x92>
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	4a7d      	ldr	r2, [pc, #500]	; (8002fa8 <HAL_I2C_Init+0x27c>)
 8002db4:	4293      	cmp	r3, r2
 8002db6:	bf94      	ite	ls
 8002db8:	2301      	movls	r3, #1
 8002dba:	2300      	movhi	r3, #0
 8002dbc:	b2db      	uxtb	r3, r3
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d001      	beq.n	8002dc6 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002dc2:	2301      	movs	r3, #1
 8002dc4:	e0e7      	b.n	8002f96 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	4a78      	ldr	r2, [pc, #480]	; (8002fac <HAL_I2C_Init+0x280>)
 8002dca:	fba2 2303 	umull	r2, r3, r2, r3
 8002dce:	0c9b      	lsrs	r3, r3, #18
 8002dd0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	685b      	ldr	r3, [r3, #4]
 8002dd8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	68ba      	ldr	r2, [r7, #8]
 8002de2:	430a      	orrs	r2, r1
 8002de4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	6a1b      	ldr	r3, [r3, #32]
 8002dec:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	685b      	ldr	r3, [r3, #4]
 8002df4:	4a6a      	ldr	r2, [pc, #424]	; (8002fa0 <HAL_I2C_Init+0x274>)
 8002df6:	4293      	cmp	r3, r2
 8002df8:	d802      	bhi.n	8002e00 <HAL_I2C_Init+0xd4>
 8002dfa:	68bb      	ldr	r3, [r7, #8]
 8002dfc:	3301      	adds	r3, #1
 8002dfe:	e009      	b.n	8002e14 <HAL_I2C_Init+0xe8>
 8002e00:	68bb      	ldr	r3, [r7, #8]
 8002e02:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002e06:	fb02 f303 	mul.w	r3, r2, r3
 8002e0a:	4a69      	ldr	r2, [pc, #420]	; (8002fb0 <HAL_I2C_Init+0x284>)
 8002e0c:	fba2 2303 	umull	r2, r3, r2, r3
 8002e10:	099b      	lsrs	r3, r3, #6
 8002e12:	3301      	adds	r3, #1
 8002e14:	687a      	ldr	r2, [r7, #4]
 8002e16:	6812      	ldr	r2, [r2, #0]
 8002e18:	430b      	orrs	r3, r1
 8002e1a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	69db      	ldr	r3, [r3, #28]
 8002e22:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002e26:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	685b      	ldr	r3, [r3, #4]
 8002e2e:	495c      	ldr	r1, [pc, #368]	; (8002fa0 <HAL_I2C_Init+0x274>)
 8002e30:	428b      	cmp	r3, r1
 8002e32:	d819      	bhi.n	8002e68 <HAL_I2C_Init+0x13c>
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	1e59      	subs	r1, r3, #1
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	685b      	ldr	r3, [r3, #4]
 8002e3c:	005b      	lsls	r3, r3, #1
 8002e3e:	fbb1 f3f3 	udiv	r3, r1, r3
 8002e42:	1c59      	adds	r1, r3, #1
 8002e44:	f640 73fc 	movw	r3, #4092	; 0xffc
 8002e48:	400b      	ands	r3, r1
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d00a      	beq.n	8002e64 <HAL_I2C_Init+0x138>
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	1e59      	subs	r1, r3, #1
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	685b      	ldr	r3, [r3, #4]
 8002e56:	005b      	lsls	r3, r3, #1
 8002e58:	fbb1 f3f3 	udiv	r3, r1, r3
 8002e5c:	3301      	adds	r3, #1
 8002e5e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002e62:	e051      	b.n	8002f08 <HAL_I2C_Init+0x1dc>
 8002e64:	2304      	movs	r3, #4
 8002e66:	e04f      	b.n	8002f08 <HAL_I2C_Init+0x1dc>
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	689b      	ldr	r3, [r3, #8]
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d111      	bne.n	8002e94 <HAL_I2C_Init+0x168>
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	1e58      	subs	r0, r3, #1
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	6859      	ldr	r1, [r3, #4]
 8002e78:	460b      	mov	r3, r1
 8002e7a:	005b      	lsls	r3, r3, #1
 8002e7c:	440b      	add	r3, r1
 8002e7e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002e82:	3301      	adds	r3, #1
 8002e84:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	bf0c      	ite	eq
 8002e8c:	2301      	moveq	r3, #1
 8002e8e:	2300      	movne	r3, #0
 8002e90:	b2db      	uxtb	r3, r3
 8002e92:	e012      	b.n	8002eba <HAL_I2C_Init+0x18e>
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	1e58      	subs	r0, r3, #1
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	6859      	ldr	r1, [r3, #4]
 8002e9c:	460b      	mov	r3, r1
 8002e9e:	009b      	lsls	r3, r3, #2
 8002ea0:	440b      	add	r3, r1
 8002ea2:	0099      	lsls	r1, r3, #2
 8002ea4:	440b      	add	r3, r1
 8002ea6:	fbb0 f3f3 	udiv	r3, r0, r3
 8002eaa:	3301      	adds	r3, #1
 8002eac:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	bf0c      	ite	eq
 8002eb4:	2301      	moveq	r3, #1
 8002eb6:	2300      	movne	r3, #0
 8002eb8:	b2db      	uxtb	r3, r3
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d001      	beq.n	8002ec2 <HAL_I2C_Init+0x196>
 8002ebe:	2301      	movs	r3, #1
 8002ec0:	e022      	b.n	8002f08 <HAL_I2C_Init+0x1dc>
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	689b      	ldr	r3, [r3, #8]
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d10e      	bne.n	8002ee8 <HAL_I2C_Init+0x1bc>
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	1e58      	subs	r0, r3, #1
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	6859      	ldr	r1, [r3, #4]
 8002ed2:	460b      	mov	r3, r1
 8002ed4:	005b      	lsls	r3, r3, #1
 8002ed6:	440b      	add	r3, r1
 8002ed8:	fbb0 f3f3 	udiv	r3, r0, r3
 8002edc:	3301      	adds	r3, #1
 8002ede:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002ee2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002ee6:	e00f      	b.n	8002f08 <HAL_I2C_Init+0x1dc>
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	1e58      	subs	r0, r3, #1
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	6859      	ldr	r1, [r3, #4]
 8002ef0:	460b      	mov	r3, r1
 8002ef2:	009b      	lsls	r3, r3, #2
 8002ef4:	440b      	add	r3, r1
 8002ef6:	0099      	lsls	r1, r3, #2
 8002ef8:	440b      	add	r3, r1
 8002efa:	fbb0 f3f3 	udiv	r3, r0, r3
 8002efe:	3301      	adds	r3, #1
 8002f00:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f04:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002f08:	6879      	ldr	r1, [r7, #4]
 8002f0a:	6809      	ldr	r1, [r1, #0]
 8002f0c:	4313      	orrs	r3, r2
 8002f0e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	69da      	ldr	r2, [r3, #28]
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	6a1b      	ldr	r3, [r3, #32]
 8002f22:	431a      	orrs	r2, r3
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	430a      	orrs	r2, r1
 8002f2a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	689b      	ldr	r3, [r3, #8]
 8002f32:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002f36:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002f3a:	687a      	ldr	r2, [r7, #4]
 8002f3c:	6911      	ldr	r1, [r2, #16]
 8002f3e:	687a      	ldr	r2, [r7, #4]
 8002f40:	68d2      	ldr	r2, [r2, #12]
 8002f42:	4311      	orrs	r1, r2
 8002f44:	687a      	ldr	r2, [r7, #4]
 8002f46:	6812      	ldr	r2, [r2, #0]
 8002f48:	430b      	orrs	r3, r1
 8002f4a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	68db      	ldr	r3, [r3, #12]
 8002f52:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	695a      	ldr	r2, [r3, #20]
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	699b      	ldr	r3, [r3, #24]
 8002f5e:	431a      	orrs	r2, r3
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	430a      	orrs	r2, r1
 8002f66:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	681a      	ldr	r2, [r3, #0]
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	f042 0201 	orr.w	r2, r2, #1
 8002f76:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	2200      	movs	r2, #0
 8002f7c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	2220      	movs	r2, #32
 8002f82:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	2200      	movs	r2, #0
 8002f8a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	2200      	movs	r2, #0
 8002f90:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002f94:	2300      	movs	r3, #0
}
 8002f96:	4618      	mov	r0, r3
 8002f98:	3710      	adds	r7, #16
 8002f9a:	46bd      	mov	sp, r7
 8002f9c:	bd80      	pop	{r7, pc}
 8002f9e:	bf00      	nop
 8002fa0:	000186a0 	.word	0x000186a0
 8002fa4:	001e847f 	.word	0x001e847f
 8002fa8:	003d08ff 	.word	0x003d08ff
 8002fac:	431bde83 	.word	0x431bde83
 8002fb0:	10624dd3 	.word	0x10624dd3

08002fb4 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002fb4:	b580      	push	{r7, lr}
 8002fb6:	b088      	sub	sp, #32
 8002fb8:	af02      	add	r7, sp, #8
 8002fba:	60f8      	str	r0, [r7, #12]
 8002fbc:	4608      	mov	r0, r1
 8002fbe:	4611      	mov	r1, r2
 8002fc0:	461a      	mov	r2, r3
 8002fc2:	4603      	mov	r3, r0
 8002fc4:	817b      	strh	r3, [r7, #10]
 8002fc6:	460b      	mov	r3, r1
 8002fc8:	813b      	strh	r3, [r7, #8]
 8002fca:	4613      	mov	r3, r2
 8002fcc:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002fce:	f7ff f9cb 	bl	8002368 <HAL_GetTick>
 8002fd2:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002fda:	b2db      	uxtb	r3, r3
 8002fdc:	2b20      	cmp	r3, #32
 8002fde:	f040 80d9 	bne.w	8003194 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002fe2:	697b      	ldr	r3, [r7, #20]
 8002fe4:	9300      	str	r3, [sp, #0]
 8002fe6:	2319      	movs	r3, #25
 8002fe8:	2201      	movs	r2, #1
 8002fea:	496d      	ldr	r1, [pc, #436]	; (80031a0 <HAL_I2C_Mem_Write+0x1ec>)
 8002fec:	68f8      	ldr	r0, [r7, #12]
 8002fee:	f000 fcc1 	bl	8003974 <I2C_WaitOnFlagUntilTimeout>
 8002ff2:	4603      	mov	r3, r0
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	d001      	beq.n	8002ffc <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8002ff8:	2302      	movs	r3, #2
 8002ffa:	e0cc      	b.n	8003196 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003002:	2b01      	cmp	r3, #1
 8003004:	d101      	bne.n	800300a <HAL_I2C_Mem_Write+0x56>
 8003006:	2302      	movs	r3, #2
 8003008:	e0c5      	b.n	8003196 <HAL_I2C_Mem_Write+0x1e2>
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	2201      	movs	r2, #1
 800300e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	f003 0301 	and.w	r3, r3, #1
 800301c:	2b01      	cmp	r3, #1
 800301e:	d007      	beq.n	8003030 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	681a      	ldr	r2, [r3, #0]
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	f042 0201 	orr.w	r2, r2, #1
 800302e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	681a      	ldr	r2, [r3, #0]
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800303e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	2221      	movs	r2, #33	; 0x21
 8003044:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	2240      	movs	r2, #64	; 0x40
 800304c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	2200      	movs	r2, #0
 8003054:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	6a3a      	ldr	r2, [r7, #32]
 800305a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8003060:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003066:	b29a      	uxth	r2, r3
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	4a4d      	ldr	r2, [pc, #308]	; (80031a4 <HAL_I2C_Mem_Write+0x1f0>)
 8003070:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003072:	88f8      	ldrh	r0, [r7, #6]
 8003074:	893a      	ldrh	r2, [r7, #8]
 8003076:	8979      	ldrh	r1, [r7, #10]
 8003078:	697b      	ldr	r3, [r7, #20]
 800307a:	9301      	str	r3, [sp, #4]
 800307c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800307e:	9300      	str	r3, [sp, #0]
 8003080:	4603      	mov	r3, r0
 8003082:	68f8      	ldr	r0, [r7, #12]
 8003084:	f000 faf8 	bl	8003678 <I2C_RequestMemoryWrite>
 8003088:	4603      	mov	r3, r0
 800308a:	2b00      	cmp	r3, #0
 800308c:	d052      	beq.n	8003134 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 800308e:	2301      	movs	r3, #1
 8003090:	e081      	b.n	8003196 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003092:	697a      	ldr	r2, [r7, #20]
 8003094:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003096:	68f8      	ldr	r0, [r7, #12]
 8003098:	f000 fd42 	bl	8003b20 <I2C_WaitOnTXEFlagUntilTimeout>
 800309c:	4603      	mov	r3, r0
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d00d      	beq.n	80030be <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030a6:	2b04      	cmp	r3, #4
 80030a8:	d107      	bne.n	80030ba <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	681a      	ldr	r2, [r3, #0]
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80030b8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80030ba:	2301      	movs	r3, #1
 80030bc:	e06b      	b.n	8003196 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030c2:	781a      	ldrb	r2, [r3, #0]
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030ce:	1c5a      	adds	r2, r3, #1
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80030d8:	3b01      	subs	r3, #1
 80030da:	b29a      	uxth	r2, r3
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80030e4:	b29b      	uxth	r3, r3
 80030e6:	3b01      	subs	r3, #1
 80030e8:	b29a      	uxth	r2, r3
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	695b      	ldr	r3, [r3, #20]
 80030f4:	f003 0304 	and.w	r3, r3, #4
 80030f8:	2b04      	cmp	r3, #4
 80030fa:	d11b      	bne.n	8003134 <HAL_I2C_Mem_Write+0x180>
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003100:	2b00      	cmp	r3, #0
 8003102:	d017      	beq.n	8003134 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003108:	781a      	ldrb	r2, [r3, #0]
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003114:	1c5a      	adds	r2, r3, #1
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800311e:	3b01      	subs	r3, #1
 8003120:	b29a      	uxth	r2, r3
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800312a:	b29b      	uxth	r3, r3
 800312c:	3b01      	subs	r3, #1
 800312e:	b29a      	uxth	r2, r3
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003138:	2b00      	cmp	r3, #0
 800313a:	d1aa      	bne.n	8003092 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800313c:	697a      	ldr	r2, [r7, #20]
 800313e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003140:	68f8      	ldr	r0, [r7, #12]
 8003142:	f000 fd2e 	bl	8003ba2 <I2C_WaitOnBTFFlagUntilTimeout>
 8003146:	4603      	mov	r3, r0
 8003148:	2b00      	cmp	r3, #0
 800314a:	d00d      	beq.n	8003168 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003150:	2b04      	cmp	r3, #4
 8003152:	d107      	bne.n	8003164 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	681a      	ldr	r2, [r3, #0]
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003162:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003164:	2301      	movs	r3, #1
 8003166:	e016      	b.n	8003196 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	681a      	ldr	r2, [r3, #0]
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003176:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	2220      	movs	r2, #32
 800317c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	2200      	movs	r2, #0
 8003184:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	2200      	movs	r2, #0
 800318c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003190:	2300      	movs	r3, #0
 8003192:	e000      	b.n	8003196 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8003194:	2302      	movs	r3, #2
  }
}
 8003196:	4618      	mov	r0, r3
 8003198:	3718      	adds	r7, #24
 800319a:	46bd      	mov	sp, r7
 800319c:	bd80      	pop	{r7, pc}
 800319e:	bf00      	nop
 80031a0:	00100002 	.word	0x00100002
 80031a4:	ffff0000 	.word	0xffff0000

080031a8 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80031a8:	b580      	push	{r7, lr}
 80031aa:	b08c      	sub	sp, #48	; 0x30
 80031ac:	af02      	add	r7, sp, #8
 80031ae:	60f8      	str	r0, [r7, #12]
 80031b0:	4608      	mov	r0, r1
 80031b2:	4611      	mov	r1, r2
 80031b4:	461a      	mov	r2, r3
 80031b6:	4603      	mov	r3, r0
 80031b8:	817b      	strh	r3, [r7, #10]
 80031ba:	460b      	mov	r3, r1
 80031bc:	813b      	strh	r3, [r7, #8]
 80031be:	4613      	mov	r3, r2
 80031c0:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 80031c2:	2300      	movs	r3, #0
 80031c4:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80031c6:	f7ff f8cf 	bl	8002368 <HAL_GetTick>
 80031ca:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80031d2:	b2db      	uxtb	r3, r3
 80031d4:	2b20      	cmp	r3, #32
 80031d6:	f040 8244 	bne.w	8003662 <HAL_I2C_Mem_Read+0x4ba>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80031da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031dc:	9300      	str	r3, [sp, #0]
 80031de:	2319      	movs	r3, #25
 80031e0:	2201      	movs	r2, #1
 80031e2:	4982      	ldr	r1, [pc, #520]	; (80033ec <HAL_I2C_Mem_Read+0x244>)
 80031e4:	68f8      	ldr	r0, [r7, #12]
 80031e6:	f000 fbc5 	bl	8003974 <I2C_WaitOnFlagUntilTimeout>
 80031ea:	4603      	mov	r3, r0
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d001      	beq.n	80031f4 <HAL_I2C_Mem_Read+0x4c>
    {
      return HAL_BUSY;
 80031f0:	2302      	movs	r3, #2
 80031f2:	e237      	b.n	8003664 <HAL_I2C_Mem_Read+0x4bc>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80031fa:	2b01      	cmp	r3, #1
 80031fc:	d101      	bne.n	8003202 <HAL_I2C_Mem_Read+0x5a>
 80031fe:	2302      	movs	r3, #2
 8003200:	e230      	b.n	8003664 <HAL_I2C_Mem_Read+0x4bc>
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	2201      	movs	r2, #1
 8003206:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	f003 0301 	and.w	r3, r3, #1
 8003214:	2b01      	cmp	r3, #1
 8003216:	d007      	beq.n	8003228 <HAL_I2C_Mem_Read+0x80>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	681a      	ldr	r2, [r3, #0]
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	f042 0201 	orr.w	r2, r2, #1
 8003226:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	681a      	ldr	r2, [r3, #0]
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003236:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	2222      	movs	r2, #34	; 0x22
 800323c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	2240      	movs	r2, #64	; 0x40
 8003244:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	2200      	movs	r2, #0
 800324c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003252:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8003258:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800325e:	b29a      	uxth	r2, r3
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	4a62      	ldr	r2, [pc, #392]	; (80033f0 <HAL_I2C_Mem_Read+0x248>)
 8003268:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800326a:	88f8      	ldrh	r0, [r7, #6]
 800326c:	893a      	ldrh	r2, [r7, #8]
 800326e:	8979      	ldrh	r1, [r7, #10]
 8003270:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003272:	9301      	str	r3, [sp, #4]
 8003274:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003276:	9300      	str	r3, [sp, #0]
 8003278:	4603      	mov	r3, r0
 800327a:	68f8      	ldr	r0, [r7, #12]
 800327c:	f000 fa92 	bl	80037a4 <I2C_RequestMemoryRead>
 8003280:	4603      	mov	r3, r0
 8003282:	2b00      	cmp	r3, #0
 8003284:	d001      	beq.n	800328a <HAL_I2C_Mem_Read+0xe2>
    {
      return HAL_ERROR;
 8003286:	2301      	movs	r3, #1
 8003288:	e1ec      	b.n	8003664 <HAL_I2C_Mem_Read+0x4bc>
    }

    if (hi2c->XferSize == 0U)
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800328e:	2b00      	cmp	r3, #0
 8003290:	d113      	bne.n	80032ba <HAL_I2C_Mem_Read+0x112>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003292:	2300      	movs	r3, #0
 8003294:	61fb      	str	r3, [r7, #28]
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	695b      	ldr	r3, [r3, #20]
 800329c:	61fb      	str	r3, [r7, #28]
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	699b      	ldr	r3, [r3, #24]
 80032a4:	61fb      	str	r3, [r7, #28]
 80032a6:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	681a      	ldr	r2, [r3, #0]
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80032b6:	601a      	str	r2, [r3, #0]
 80032b8:	e1c0      	b.n	800363c <HAL_I2C_Mem_Read+0x494>
    }
    else if (hi2c->XferSize == 1U)
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80032be:	2b01      	cmp	r3, #1
 80032c0:	d11e      	bne.n	8003300 <HAL_I2C_Mem_Read+0x158>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	681a      	ldr	r2, [r3, #0]
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80032d0:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80032d2:	b672      	cpsid	i
}
 80032d4:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80032d6:	2300      	movs	r3, #0
 80032d8:	61bb      	str	r3, [r7, #24]
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	695b      	ldr	r3, [r3, #20]
 80032e0:	61bb      	str	r3, [r7, #24]
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	699b      	ldr	r3, [r3, #24]
 80032e8:	61bb      	str	r3, [r7, #24]
 80032ea:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	681a      	ldr	r2, [r3, #0]
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80032fa:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80032fc:	b662      	cpsie	i
}
 80032fe:	e035      	b.n	800336c <HAL_I2C_Mem_Read+0x1c4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003304:	2b02      	cmp	r3, #2
 8003306:	d11e      	bne.n	8003346 <HAL_I2C_Mem_Read+0x19e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	681a      	ldr	r2, [r3, #0]
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003316:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8003318:	b672      	cpsid	i
}
 800331a:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800331c:	2300      	movs	r3, #0
 800331e:	617b      	str	r3, [r7, #20]
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	695b      	ldr	r3, [r3, #20]
 8003326:	617b      	str	r3, [r7, #20]
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	699b      	ldr	r3, [r3, #24]
 800332e:	617b      	str	r3, [r7, #20]
 8003330:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	681a      	ldr	r2, [r3, #0]
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003340:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8003342:	b662      	cpsie	i
}
 8003344:	e012      	b.n	800336c <HAL_I2C_Mem_Read+0x1c4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	681a      	ldr	r2, [r3, #0]
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003354:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003356:	2300      	movs	r3, #0
 8003358:	613b      	str	r3, [r7, #16]
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	695b      	ldr	r3, [r3, #20]
 8003360:	613b      	str	r3, [r7, #16]
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	699b      	ldr	r3, [r3, #24]
 8003368:	613b      	str	r3, [r7, #16]
 800336a:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 800336c:	e166      	b.n	800363c <HAL_I2C_Mem_Read+0x494>
    {
      if (hi2c->XferSize <= 3U)
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003372:	2b03      	cmp	r3, #3
 8003374:	f200 811f 	bhi.w	80035b6 <HAL_I2C_Mem_Read+0x40e>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800337c:	2b01      	cmp	r3, #1
 800337e:	d123      	bne.n	80033c8 <HAL_I2C_Mem_Read+0x220>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003380:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003382:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003384:	68f8      	ldr	r0, [r7, #12]
 8003386:	f000 fc4d 	bl	8003c24 <I2C_WaitOnRXNEFlagUntilTimeout>
 800338a:	4603      	mov	r3, r0
 800338c:	2b00      	cmp	r3, #0
 800338e:	d001      	beq.n	8003394 <HAL_I2C_Mem_Read+0x1ec>
          {
            return HAL_ERROR;
 8003390:	2301      	movs	r3, #1
 8003392:	e167      	b.n	8003664 <HAL_I2C_Mem_Read+0x4bc>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	691a      	ldr	r2, [r3, #16]
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800339e:	b2d2      	uxtb	r2, r2
 80033a0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033a6:	1c5a      	adds	r2, r3, #1
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80033b0:	3b01      	subs	r3, #1
 80033b2:	b29a      	uxth	r2, r3
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80033bc:	b29b      	uxth	r3, r3
 80033be:	3b01      	subs	r3, #1
 80033c0:	b29a      	uxth	r2, r3
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	855a      	strh	r2, [r3, #42]	; 0x2a
 80033c6:	e139      	b.n	800363c <HAL_I2C_Mem_Read+0x494>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80033cc:	2b02      	cmp	r3, #2
 80033ce:	d152      	bne.n	8003476 <HAL_I2C_Mem_Read+0x2ce>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80033d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033d2:	9300      	str	r3, [sp, #0]
 80033d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80033d6:	2200      	movs	r2, #0
 80033d8:	4906      	ldr	r1, [pc, #24]	; (80033f4 <HAL_I2C_Mem_Read+0x24c>)
 80033da:	68f8      	ldr	r0, [r7, #12]
 80033dc:	f000 faca 	bl	8003974 <I2C_WaitOnFlagUntilTimeout>
 80033e0:	4603      	mov	r3, r0
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d008      	beq.n	80033f8 <HAL_I2C_Mem_Read+0x250>
          {
            return HAL_ERROR;
 80033e6:	2301      	movs	r3, #1
 80033e8:	e13c      	b.n	8003664 <HAL_I2C_Mem_Read+0x4bc>
 80033ea:	bf00      	nop
 80033ec:	00100002 	.word	0x00100002
 80033f0:	ffff0000 	.word	0xffff0000
 80033f4:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 80033f8:	b672      	cpsid	i
}
 80033fa:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	681a      	ldr	r2, [r3, #0]
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800340a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	691a      	ldr	r2, [r3, #16]
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003416:	b2d2      	uxtb	r2, r2
 8003418:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800341e:	1c5a      	adds	r2, r3, #1
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003428:	3b01      	subs	r3, #1
 800342a:	b29a      	uxth	r2, r3
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003434:	b29b      	uxth	r3, r3
 8003436:	3b01      	subs	r3, #1
 8003438:	b29a      	uxth	r2, r3
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 800343e:	b662      	cpsie	i
}
 8003440:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	691a      	ldr	r2, [r3, #16]
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800344c:	b2d2      	uxtb	r2, r2
 800344e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003454:	1c5a      	adds	r2, r3, #1
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800345e:	3b01      	subs	r3, #1
 8003460:	b29a      	uxth	r2, r3
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800346a:	b29b      	uxth	r3, r3
 800346c:	3b01      	subs	r3, #1
 800346e:	b29a      	uxth	r2, r3
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003474:	e0e2      	b.n	800363c <HAL_I2C_Mem_Read+0x494>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003476:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003478:	9300      	str	r3, [sp, #0]
 800347a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800347c:	2200      	movs	r2, #0
 800347e:	497b      	ldr	r1, [pc, #492]	; (800366c <HAL_I2C_Mem_Read+0x4c4>)
 8003480:	68f8      	ldr	r0, [r7, #12]
 8003482:	f000 fa77 	bl	8003974 <I2C_WaitOnFlagUntilTimeout>
 8003486:	4603      	mov	r3, r0
 8003488:	2b00      	cmp	r3, #0
 800348a:	d001      	beq.n	8003490 <HAL_I2C_Mem_Read+0x2e8>
          {
            return HAL_ERROR;
 800348c:	2301      	movs	r3, #1
 800348e:	e0e9      	b.n	8003664 <HAL_I2C_Mem_Read+0x4bc>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	681a      	ldr	r2, [r3, #0]
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800349e:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80034a0:	b672      	cpsid	i
}
 80034a2:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	691a      	ldr	r2, [r3, #16]
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034ae:	b2d2      	uxtb	r2, r2
 80034b0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034b6:	1c5a      	adds	r2, r3, #1
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80034c0:	3b01      	subs	r3, #1
 80034c2:	b29a      	uxth	r2, r3
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80034cc:	b29b      	uxth	r3, r3
 80034ce:	3b01      	subs	r3, #1
 80034d0:	b29a      	uxth	r2, r3
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 80034d6:	4b66      	ldr	r3, [pc, #408]	; (8003670 <HAL_I2C_Mem_Read+0x4c8>)
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	08db      	lsrs	r3, r3, #3
 80034dc:	4a65      	ldr	r2, [pc, #404]	; (8003674 <HAL_I2C_Mem_Read+0x4cc>)
 80034de:	fba2 2303 	umull	r2, r3, r2, r3
 80034e2:	0a1a      	lsrs	r2, r3, #8
 80034e4:	4613      	mov	r3, r2
 80034e6:	009b      	lsls	r3, r3, #2
 80034e8:	4413      	add	r3, r2
 80034ea:	00da      	lsls	r2, r3, #3
 80034ec:	1ad3      	subs	r3, r2, r3
 80034ee:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 80034f0:	6a3b      	ldr	r3, [r7, #32]
 80034f2:	3b01      	subs	r3, #1
 80034f4:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 80034f6:	6a3b      	ldr	r3, [r7, #32]
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d118      	bne.n	800352e <HAL_I2C_Mem_Read+0x386>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	2200      	movs	r2, #0
 8003500:	631a      	str	r2, [r3, #48]	; 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	2220      	movs	r2, #32
 8003506:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	2200      	movs	r2, #0
 800350e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003516:	f043 0220 	orr.w	r2, r3, #32
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	641a      	str	r2, [r3, #64]	; 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 800351e:	b662      	cpsie	i
}
 8003520:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	2200      	movs	r2, #0
 8003526:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

              return HAL_ERROR;
 800352a:	2301      	movs	r3, #1
 800352c:	e09a      	b.n	8003664 <HAL_I2C_Mem_Read+0x4bc>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	695b      	ldr	r3, [r3, #20]
 8003534:	f003 0304 	and.w	r3, r3, #4
 8003538:	2b04      	cmp	r3, #4
 800353a:	d1d9      	bne.n	80034f0 <HAL_I2C_Mem_Read+0x348>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	681a      	ldr	r2, [r3, #0]
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800354a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	691a      	ldr	r2, [r3, #16]
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003556:	b2d2      	uxtb	r2, r2
 8003558:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800355e:	1c5a      	adds	r2, r3, #1
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003568:	3b01      	subs	r3, #1
 800356a:	b29a      	uxth	r2, r3
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003574:	b29b      	uxth	r3, r3
 8003576:	3b01      	subs	r3, #1
 8003578:	b29a      	uxth	r2, r3
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 800357e:	b662      	cpsie	i
}
 8003580:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	691a      	ldr	r2, [r3, #16]
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800358c:	b2d2      	uxtb	r2, r2
 800358e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003594:	1c5a      	adds	r2, r3, #1
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800359e:	3b01      	subs	r3, #1
 80035a0:	b29a      	uxth	r2, r3
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80035aa:	b29b      	uxth	r3, r3
 80035ac:	3b01      	subs	r3, #1
 80035ae:	b29a      	uxth	r2, r3
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	855a      	strh	r2, [r3, #42]	; 0x2a
 80035b4:	e042      	b.n	800363c <HAL_I2C_Mem_Read+0x494>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80035b6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80035b8:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80035ba:	68f8      	ldr	r0, [r7, #12]
 80035bc:	f000 fb32 	bl	8003c24 <I2C_WaitOnRXNEFlagUntilTimeout>
 80035c0:	4603      	mov	r3, r0
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d001      	beq.n	80035ca <HAL_I2C_Mem_Read+0x422>
        {
          return HAL_ERROR;
 80035c6:	2301      	movs	r3, #1
 80035c8:	e04c      	b.n	8003664 <HAL_I2C_Mem_Read+0x4bc>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	691a      	ldr	r2, [r3, #16]
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035d4:	b2d2      	uxtb	r2, r2
 80035d6:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035dc:	1c5a      	adds	r2, r3, #1
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80035e6:	3b01      	subs	r3, #1
 80035e8:	b29a      	uxth	r2, r3
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80035f2:	b29b      	uxth	r3, r3
 80035f4:	3b01      	subs	r3, #1
 80035f6:	b29a      	uxth	r2, r3
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	695b      	ldr	r3, [r3, #20]
 8003602:	f003 0304 	and.w	r3, r3, #4
 8003606:	2b04      	cmp	r3, #4
 8003608:	d118      	bne.n	800363c <HAL_I2C_Mem_Read+0x494>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	691a      	ldr	r2, [r3, #16]
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003614:	b2d2      	uxtb	r2, r2
 8003616:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800361c:	1c5a      	adds	r2, r3, #1
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003626:	3b01      	subs	r3, #1
 8003628:	b29a      	uxth	r2, r3
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003632:	b29b      	uxth	r3, r3
 8003634:	3b01      	subs	r3, #1
 8003636:	b29a      	uxth	r2, r3
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003640:	2b00      	cmp	r3, #0
 8003642:	f47f ae94 	bne.w	800336e <HAL_I2C_Mem_Read+0x1c6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	2220      	movs	r2, #32
 800364a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	2200      	movs	r2, #0
 8003652:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	2200      	movs	r2, #0
 800365a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800365e:	2300      	movs	r3, #0
 8003660:	e000      	b.n	8003664 <HAL_I2C_Mem_Read+0x4bc>
  }
  else
  {
    return HAL_BUSY;
 8003662:	2302      	movs	r3, #2
  }
}
 8003664:	4618      	mov	r0, r3
 8003666:	3728      	adds	r7, #40	; 0x28
 8003668:	46bd      	mov	sp, r7
 800366a:	bd80      	pop	{r7, pc}
 800366c:	00010004 	.word	0x00010004
 8003670:	20000004 	.word	0x20000004
 8003674:	14f8b589 	.word	0x14f8b589

08003678 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003678:	b580      	push	{r7, lr}
 800367a:	b088      	sub	sp, #32
 800367c:	af02      	add	r7, sp, #8
 800367e:	60f8      	str	r0, [r7, #12]
 8003680:	4608      	mov	r0, r1
 8003682:	4611      	mov	r1, r2
 8003684:	461a      	mov	r2, r3
 8003686:	4603      	mov	r3, r0
 8003688:	817b      	strh	r3, [r7, #10]
 800368a:	460b      	mov	r3, r1
 800368c:	813b      	strh	r3, [r7, #8]
 800368e:	4613      	mov	r3, r2
 8003690:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	681a      	ldr	r2, [r3, #0]
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80036a0:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80036a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036a4:	9300      	str	r3, [sp, #0]
 80036a6:	6a3b      	ldr	r3, [r7, #32]
 80036a8:	2200      	movs	r2, #0
 80036aa:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80036ae:	68f8      	ldr	r0, [r7, #12]
 80036b0:	f000 f960 	bl	8003974 <I2C_WaitOnFlagUntilTimeout>
 80036b4:	4603      	mov	r3, r0
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d00d      	beq.n	80036d6 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80036c4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80036c8:	d103      	bne.n	80036d2 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	f44f 7200 	mov.w	r2, #512	; 0x200
 80036d0:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80036d2:	2303      	movs	r3, #3
 80036d4:	e05f      	b.n	8003796 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80036d6:	897b      	ldrh	r3, [r7, #10]
 80036d8:	b2db      	uxtb	r3, r3
 80036da:	461a      	mov	r2, r3
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80036e4:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80036e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036e8:	6a3a      	ldr	r2, [r7, #32]
 80036ea:	492d      	ldr	r1, [pc, #180]	; (80037a0 <I2C_RequestMemoryWrite+0x128>)
 80036ec:	68f8      	ldr	r0, [r7, #12]
 80036ee:	f000 f998 	bl	8003a22 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80036f2:	4603      	mov	r3, r0
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d001      	beq.n	80036fc <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80036f8:	2301      	movs	r3, #1
 80036fa:	e04c      	b.n	8003796 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80036fc:	2300      	movs	r3, #0
 80036fe:	617b      	str	r3, [r7, #20]
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	695b      	ldr	r3, [r3, #20]
 8003706:	617b      	str	r3, [r7, #20]
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	699b      	ldr	r3, [r3, #24]
 800370e:	617b      	str	r3, [r7, #20]
 8003710:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003712:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003714:	6a39      	ldr	r1, [r7, #32]
 8003716:	68f8      	ldr	r0, [r7, #12]
 8003718:	f000 fa02 	bl	8003b20 <I2C_WaitOnTXEFlagUntilTimeout>
 800371c:	4603      	mov	r3, r0
 800371e:	2b00      	cmp	r3, #0
 8003720:	d00d      	beq.n	800373e <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003726:	2b04      	cmp	r3, #4
 8003728:	d107      	bne.n	800373a <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	681a      	ldr	r2, [r3, #0]
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003738:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800373a:	2301      	movs	r3, #1
 800373c:	e02b      	b.n	8003796 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800373e:	88fb      	ldrh	r3, [r7, #6]
 8003740:	2b01      	cmp	r3, #1
 8003742:	d105      	bne.n	8003750 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003744:	893b      	ldrh	r3, [r7, #8]
 8003746:	b2da      	uxtb	r2, r3
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	611a      	str	r2, [r3, #16]
 800374e:	e021      	b.n	8003794 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003750:	893b      	ldrh	r3, [r7, #8]
 8003752:	0a1b      	lsrs	r3, r3, #8
 8003754:	b29b      	uxth	r3, r3
 8003756:	b2da      	uxtb	r2, r3
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800375e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003760:	6a39      	ldr	r1, [r7, #32]
 8003762:	68f8      	ldr	r0, [r7, #12]
 8003764:	f000 f9dc 	bl	8003b20 <I2C_WaitOnTXEFlagUntilTimeout>
 8003768:	4603      	mov	r3, r0
 800376a:	2b00      	cmp	r3, #0
 800376c:	d00d      	beq.n	800378a <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003772:	2b04      	cmp	r3, #4
 8003774:	d107      	bne.n	8003786 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	681a      	ldr	r2, [r3, #0]
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003784:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003786:	2301      	movs	r3, #1
 8003788:	e005      	b.n	8003796 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800378a:	893b      	ldrh	r3, [r7, #8]
 800378c:	b2da      	uxtb	r2, r3
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8003794:	2300      	movs	r3, #0
}
 8003796:	4618      	mov	r0, r3
 8003798:	3718      	adds	r7, #24
 800379a:	46bd      	mov	sp, r7
 800379c:	bd80      	pop	{r7, pc}
 800379e:	bf00      	nop
 80037a0:	00010002 	.word	0x00010002

080037a4 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80037a4:	b580      	push	{r7, lr}
 80037a6:	b088      	sub	sp, #32
 80037a8:	af02      	add	r7, sp, #8
 80037aa:	60f8      	str	r0, [r7, #12]
 80037ac:	4608      	mov	r0, r1
 80037ae:	4611      	mov	r1, r2
 80037b0:	461a      	mov	r2, r3
 80037b2:	4603      	mov	r3, r0
 80037b4:	817b      	strh	r3, [r7, #10]
 80037b6:	460b      	mov	r3, r1
 80037b8:	813b      	strh	r3, [r7, #8]
 80037ba:	4613      	mov	r3, r2
 80037bc:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	681a      	ldr	r2, [r3, #0]
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80037cc:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	681a      	ldr	r2, [r3, #0]
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80037dc:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80037de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037e0:	9300      	str	r3, [sp, #0]
 80037e2:	6a3b      	ldr	r3, [r7, #32]
 80037e4:	2200      	movs	r2, #0
 80037e6:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80037ea:	68f8      	ldr	r0, [r7, #12]
 80037ec:	f000 f8c2 	bl	8003974 <I2C_WaitOnFlagUntilTimeout>
 80037f0:	4603      	mov	r3, r0
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d00d      	beq.n	8003812 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003800:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003804:	d103      	bne.n	800380e <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	f44f 7200 	mov.w	r2, #512	; 0x200
 800380c:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800380e:	2303      	movs	r3, #3
 8003810:	e0aa      	b.n	8003968 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003812:	897b      	ldrh	r3, [r7, #10]
 8003814:	b2db      	uxtb	r3, r3
 8003816:	461a      	mov	r2, r3
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003820:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003822:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003824:	6a3a      	ldr	r2, [r7, #32]
 8003826:	4952      	ldr	r1, [pc, #328]	; (8003970 <I2C_RequestMemoryRead+0x1cc>)
 8003828:	68f8      	ldr	r0, [r7, #12]
 800382a:	f000 f8fa 	bl	8003a22 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800382e:	4603      	mov	r3, r0
 8003830:	2b00      	cmp	r3, #0
 8003832:	d001      	beq.n	8003838 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8003834:	2301      	movs	r3, #1
 8003836:	e097      	b.n	8003968 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003838:	2300      	movs	r3, #0
 800383a:	617b      	str	r3, [r7, #20]
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	695b      	ldr	r3, [r3, #20]
 8003842:	617b      	str	r3, [r7, #20]
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	699b      	ldr	r3, [r3, #24]
 800384a:	617b      	str	r3, [r7, #20]
 800384c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800384e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003850:	6a39      	ldr	r1, [r7, #32]
 8003852:	68f8      	ldr	r0, [r7, #12]
 8003854:	f000 f964 	bl	8003b20 <I2C_WaitOnTXEFlagUntilTimeout>
 8003858:	4603      	mov	r3, r0
 800385a:	2b00      	cmp	r3, #0
 800385c:	d00d      	beq.n	800387a <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003862:	2b04      	cmp	r3, #4
 8003864:	d107      	bne.n	8003876 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	681a      	ldr	r2, [r3, #0]
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003874:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003876:	2301      	movs	r3, #1
 8003878:	e076      	b.n	8003968 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800387a:	88fb      	ldrh	r3, [r7, #6]
 800387c:	2b01      	cmp	r3, #1
 800387e:	d105      	bne.n	800388c <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003880:	893b      	ldrh	r3, [r7, #8]
 8003882:	b2da      	uxtb	r2, r3
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	611a      	str	r2, [r3, #16]
 800388a:	e021      	b.n	80038d0 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800388c:	893b      	ldrh	r3, [r7, #8]
 800388e:	0a1b      	lsrs	r3, r3, #8
 8003890:	b29b      	uxth	r3, r3
 8003892:	b2da      	uxtb	r2, r3
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800389a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800389c:	6a39      	ldr	r1, [r7, #32]
 800389e:	68f8      	ldr	r0, [r7, #12]
 80038a0:	f000 f93e 	bl	8003b20 <I2C_WaitOnTXEFlagUntilTimeout>
 80038a4:	4603      	mov	r3, r0
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	d00d      	beq.n	80038c6 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038ae:	2b04      	cmp	r3, #4
 80038b0:	d107      	bne.n	80038c2 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	681a      	ldr	r2, [r3, #0]
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80038c0:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80038c2:	2301      	movs	r3, #1
 80038c4:	e050      	b.n	8003968 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80038c6:	893b      	ldrh	r3, [r7, #8]
 80038c8:	b2da      	uxtb	r2, r3
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80038d0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80038d2:	6a39      	ldr	r1, [r7, #32]
 80038d4:	68f8      	ldr	r0, [r7, #12]
 80038d6:	f000 f923 	bl	8003b20 <I2C_WaitOnTXEFlagUntilTimeout>
 80038da:	4603      	mov	r3, r0
 80038dc:	2b00      	cmp	r3, #0
 80038de:	d00d      	beq.n	80038fc <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038e4:	2b04      	cmp	r3, #4
 80038e6:	d107      	bne.n	80038f8 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	681a      	ldr	r2, [r3, #0]
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80038f6:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80038f8:	2301      	movs	r3, #1
 80038fa:	e035      	b.n	8003968 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	681a      	ldr	r2, [r3, #0]
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800390a:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800390c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800390e:	9300      	str	r3, [sp, #0]
 8003910:	6a3b      	ldr	r3, [r7, #32]
 8003912:	2200      	movs	r2, #0
 8003914:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003918:	68f8      	ldr	r0, [r7, #12]
 800391a:	f000 f82b 	bl	8003974 <I2C_WaitOnFlagUntilTimeout>
 800391e:	4603      	mov	r3, r0
 8003920:	2b00      	cmp	r3, #0
 8003922:	d00d      	beq.n	8003940 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800392e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003932:	d103      	bne.n	800393c <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	f44f 7200 	mov.w	r2, #512	; 0x200
 800393a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800393c:	2303      	movs	r3, #3
 800393e:	e013      	b.n	8003968 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003940:	897b      	ldrh	r3, [r7, #10]
 8003942:	b2db      	uxtb	r3, r3
 8003944:	f043 0301 	orr.w	r3, r3, #1
 8003948:	b2da      	uxtb	r2, r3
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003950:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003952:	6a3a      	ldr	r2, [r7, #32]
 8003954:	4906      	ldr	r1, [pc, #24]	; (8003970 <I2C_RequestMemoryRead+0x1cc>)
 8003956:	68f8      	ldr	r0, [r7, #12]
 8003958:	f000 f863 	bl	8003a22 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800395c:	4603      	mov	r3, r0
 800395e:	2b00      	cmp	r3, #0
 8003960:	d001      	beq.n	8003966 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8003962:	2301      	movs	r3, #1
 8003964:	e000      	b.n	8003968 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8003966:	2300      	movs	r3, #0
}
 8003968:	4618      	mov	r0, r3
 800396a:	3718      	adds	r7, #24
 800396c:	46bd      	mov	sp, r7
 800396e:	bd80      	pop	{r7, pc}
 8003970:	00010002 	.word	0x00010002

08003974 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003974:	b580      	push	{r7, lr}
 8003976:	b084      	sub	sp, #16
 8003978:	af00      	add	r7, sp, #0
 800397a:	60f8      	str	r0, [r7, #12]
 800397c:	60b9      	str	r1, [r7, #8]
 800397e:	603b      	str	r3, [r7, #0]
 8003980:	4613      	mov	r3, r2
 8003982:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003984:	e025      	b.n	80039d2 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003986:	683b      	ldr	r3, [r7, #0]
 8003988:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800398c:	d021      	beq.n	80039d2 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800398e:	f7fe fceb 	bl	8002368 <HAL_GetTick>
 8003992:	4602      	mov	r2, r0
 8003994:	69bb      	ldr	r3, [r7, #24]
 8003996:	1ad3      	subs	r3, r2, r3
 8003998:	683a      	ldr	r2, [r7, #0]
 800399a:	429a      	cmp	r2, r3
 800399c:	d302      	bcc.n	80039a4 <I2C_WaitOnFlagUntilTimeout+0x30>
 800399e:	683b      	ldr	r3, [r7, #0]
 80039a0:	2b00      	cmp	r3, #0
 80039a2:	d116      	bne.n	80039d2 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	2200      	movs	r2, #0
 80039a8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	2220      	movs	r2, #32
 80039ae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	2200      	movs	r2, #0
 80039b6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039be:	f043 0220 	orr.w	r2, r3, #32
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	2200      	movs	r2, #0
 80039ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80039ce:	2301      	movs	r3, #1
 80039d0:	e023      	b.n	8003a1a <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80039d2:	68bb      	ldr	r3, [r7, #8]
 80039d4:	0c1b      	lsrs	r3, r3, #16
 80039d6:	b2db      	uxtb	r3, r3
 80039d8:	2b01      	cmp	r3, #1
 80039da:	d10d      	bne.n	80039f8 <I2C_WaitOnFlagUntilTimeout+0x84>
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	695b      	ldr	r3, [r3, #20]
 80039e2:	43da      	mvns	r2, r3
 80039e4:	68bb      	ldr	r3, [r7, #8]
 80039e6:	4013      	ands	r3, r2
 80039e8:	b29b      	uxth	r3, r3
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	bf0c      	ite	eq
 80039ee:	2301      	moveq	r3, #1
 80039f0:	2300      	movne	r3, #0
 80039f2:	b2db      	uxtb	r3, r3
 80039f4:	461a      	mov	r2, r3
 80039f6:	e00c      	b.n	8003a12 <I2C_WaitOnFlagUntilTimeout+0x9e>
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	699b      	ldr	r3, [r3, #24]
 80039fe:	43da      	mvns	r2, r3
 8003a00:	68bb      	ldr	r3, [r7, #8]
 8003a02:	4013      	ands	r3, r2
 8003a04:	b29b      	uxth	r3, r3
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	bf0c      	ite	eq
 8003a0a:	2301      	moveq	r3, #1
 8003a0c:	2300      	movne	r3, #0
 8003a0e:	b2db      	uxtb	r3, r3
 8003a10:	461a      	mov	r2, r3
 8003a12:	79fb      	ldrb	r3, [r7, #7]
 8003a14:	429a      	cmp	r2, r3
 8003a16:	d0b6      	beq.n	8003986 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003a18:	2300      	movs	r3, #0
}
 8003a1a:	4618      	mov	r0, r3
 8003a1c:	3710      	adds	r7, #16
 8003a1e:	46bd      	mov	sp, r7
 8003a20:	bd80      	pop	{r7, pc}

08003a22 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003a22:	b580      	push	{r7, lr}
 8003a24:	b084      	sub	sp, #16
 8003a26:	af00      	add	r7, sp, #0
 8003a28:	60f8      	str	r0, [r7, #12]
 8003a2a:	60b9      	str	r1, [r7, #8]
 8003a2c:	607a      	str	r2, [r7, #4]
 8003a2e:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003a30:	e051      	b.n	8003ad6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	695b      	ldr	r3, [r3, #20]
 8003a38:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003a3c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003a40:	d123      	bne.n	8003a8a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	681a      	ldr	r2, [r3, #0]
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003a50:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003a5a:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	2200      	movs	r2, #0
 8003a60:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	2220      	movs	r2, #32
 8003a66:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	2200      	movs	r2, #0
 8003a6e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a76:	f043 0204 	orr.w	r2, r3, #4
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	2200      	movs	r2, #0
 8003a82:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003a86:	2301      	movs	r3, #1
 8003a88:	e046      	b.n	8003b18 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003a90:	d021      	beq.n	8003ad6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003a92:	f7fe fc69 	bl	8002368 <HAL_GetTick>
 8003a96:	4602      	mov	r2, r0
 8003a98:	683b      	ldr	r3, [r7, #0]
 8003a9a:	1ad3      	subs	r3, r2, r3
 8003a9c:	687a      	ldr	r2, [r7, #4]
 8003a9e:	429a      	cmp	r2, r3
 8003aa0:	d302      	bcc.n	8003aa8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	d116      	bne.n	8003ad6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	2200      	movs	r2, #0
 8003aac:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	2220      	movs	r2, #32
 8003ab2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	2200      	movs	r2, #0
 8003aba:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ac2:	f043 0220 	orr.w	r2, r3, #32
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	2200      	movs	r2, #0
 8003ace:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003ad2:	2301      	movs	r3, #1
 8003ad4:	e020      	b.n	8003b18 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003ad6:	68bb      	ldr	r3, [r7, #8]
 8003ad8:	0c1b      	lsrs	r3, r3, #16
 8003ada:	b2db      	uxtb	r3, r3
 8003adc:	2b01      	cmp	r3, #1
 8003ade:	d10c      	bne.n	8003afa <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	695b      	ldr	r3, [r3, #20]
 8003ae6:	43da      	mvns	r2, r3
 8003ae8:	68bb      	ldr	r3, [r7, #8]
 8003aea:	4013      	ands	r3, r2
 8003aec:	b29b      	uxth	r3, r3
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	bf14      	ite	ne
 8003af2:	2301      	movne	r3, #1
 8003af4:	2300      	moveq	r3, #0
 8003af6:	b2db      	uxtb	r3, r3
 8003af8:	e00b      	b.n	8003b12 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	699b      	ldr	r3, [r3, #24]
 8003b00:	43da      	mvns	r2, r3
 8003b02:	68bb      	ldr	r3, [r7, #8]
 8003b04:	4013      	ands	r3, r2
 8003b06:	b29b      	uxth	r3, r3
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	bf14      	ite	ne
 8003b0c:	2301      	movne	r3, #1
 8003b0e:	2300      	moveq	r3, #0
 8003b10:	b2db      	uxtb	r3, r3
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d18d      	bne.n	8003a32 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8003b16:	2300      	movs	r3, #0
}
 8003b18:	4618      	mov	r0, r3
 8003b1a:	3710      	adds	r7, #16
 8003b1c:	46bd      	mov	sp, r7
 8003b1e:	bd80      	pop	{r7, pc}

08003b20 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003b20:	b580      	push	{r7, lr}
 8003b22:	b084      	sub	sp, #16
 8003b24:	af00      	add	r7, sp, #0
 8003b26:	60f8      	str	r0, [r7, #12]
 8003b28:	60b9      	str	r1, [r7, #8]
 8003b2a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003b2c:	e02d      	b.n	8003b8a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003b2e:	68f8      	ldr	r0, [r7, #12]
 8003b30:	f000 f8ce 	bl	8003cd0 <I2C_IsAcknowledgeFailed>
 8003b34:	4603      	mov	r3, r0
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d001      	beq.n	8003b3e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003b3a:	2301      	movs	r3, #1
 8003b3c:	e02d      	b.n	8003b9a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003b3e:	68bb      	ldr	r3, [r7, #8]
 8003b40:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003b44:	d021      	beq.n	8003b8a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003b46:	f7fe fc0f 	bl	8002368 <HAL_GetTick>
 8003b4a:	4602      	mov	r2, r0
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	1ad3      	subs	r3, r2, r3
 8003b50:	68ba      	ldr	r2, [r7, #8]
 8003b52:	429a      	cmp	r2, r3
 8003b54:	d302      	bcc.n	8003b5c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003b56:	68bb      	ldr	r3, [r7, #8]
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d116      	bne.n	8003b8a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	2200      	movs	r2, #0
 8003b60:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	2220      	movs	r2, #32
 8003b66:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	2200      	movs	r2, #0
 8003b6e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b76:	f043 0220 	orr.w	r2, r3, #32
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	2200      	movs	r2, #0
 8003b82:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003b86:	2301      	movs	r3, #1
 8003b88:	e007      	b.n	8003b9a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	695b      	ldr	r3, [r3, #20]
 8003b90:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003b94:	2b80      	cmp	r3, #128	; 0x80
 8003b96:	d1ca      	bne.n	8003b2e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003b98:	2300      	movs	r3, #0
}
 8003b9a:	4618      	mov	r0, r3
 8003b9c:	3710      	adds	r7, #16
 8003b9e:	46bd      	mov	sp, r7
 8003ba0:	bd80      	pop	{r7, pc}

08003ba2 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003ba2:	b580      	push	{r7, lr}
 8003ba4:	b084      	sub	sp, #16
 8003ba6:	af00      	add	r7, sp, #0
 8003ba8:	60f8      	str	r0, [r7, #12]
 8003baa:	60b9      	str	r1, [r7, #8]
 8003bac:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003bae:	e02d      	b.n	8003c0c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003bb0:	68f8      	ldr	r0, [r7, #12]
 8003bb2:	f000 f88d 	bl	8003cd0 <I2C_IsAcknowledgeFailed>
 8003bb6:	4603      	mov	r3, r0
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d001      	beq.n	8003bc0 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003bbc:	2301      	movs	r3, #1
 8003bbe:	e02d      	b.n	8003c1c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003bc0:	68bb      	ldr	r3, [r7, #8]
 8003bc2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003bc6:	d021      	beq.n	8003c0c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003bc8:	f7fe fbce 	bl	8002368 <HAL_GetTick>
 8003bcc:	4602      	mov	r2, r0
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	1ad3      	subs	r3, r2, r3
 8003bd2:	68ba      	ldr	r2, [r7, #8]
 8003bd4:	429a      	cmp	r2, r3
 8003bd6:	d302      	bcc.n	8003bde <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003bd8:	68bb      	ldr	r3, [r7, #8]
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d116      	bne.n	8003c0c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	2200      	movs	r2, #0
 8003be2:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	2220      	movs	r2, #32
 8003be8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	2200      	movs	r2, #0
 8003bf0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bf8:	f043 0220 	orr.w	r2, r3, #32
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	2200      	movs	r2, #0
 8003c04:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003c08:	2301      	movs	r3, #1
 8003c0a:	e007      	b.n	8003c1c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	695b      	ldr	r3, [r3, #20]
 8003c12:	f003 0304 	and.w	r3, r3, #4
 8003c16:	2b04      	cmp	r3, #4
 8003c18:	d1ca      	bne.n	8003bb0 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003c1a:	2300      	movs	r3, #0
}
 8003c1c:	4618      	mov	r0, r3
 8003c1e:	3710      	adds	r7, #16
 8003c20:	46bd      	mov	sp, r7
 8003c22:	bd80      	pop	{r7, pc}

08003c24 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003c24:	b580      	push	{r7, lr}
 8003c26:	b084      	sub	sp, #16
 8003c28:	af00      	add	r7, sp, #0
 8003c2a:	60f8      	str	r0, [r7, #12]
 8003c2c:	60b9      	str	r1, [r7, #8]
 8003c2e:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003c30:	e042      	b.n	8003cb8 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	695b      	ldr	r3, [r3, #20]
 8003c38:	f003 0310 	and.w	r3, r3, #16
 8003c3c:	2b10      	cmp	r3, #16
 8003c3e:	d119      	bne.n	8003c74 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	f06f 0210 	mvn.w	r2, #16
 8003c48:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	2200      	movs	r2, #0
 8003c4e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	2220      	movs	r2, #32
 8003c54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	2200      	movs	r2, #0
 8003c5c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	2200      	movs	r2, #0
 8003c6c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003c70:	2301      	movs	r3, #1
 8003c72:	e029      	b.n	8003cc8 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003c74:	f7fe fb78 	bl	8002368 <HAL_GetTick>
 8003c78:	4602      	mov	r2, r0
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	1ad3      	subs	r3, r2, r3
 8003c7e:	68ba      	ldr	r2, [r7, #8]
 8003c80:	429a      	cmp	r2, r3
 8003c82:	d302      	bcc.n	8003c8a <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8003c84:	68bb      	ldr	r3, [r7, #8]
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d116      	bne.n	8003cb8 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	2200      	movs	r2, #0
 8003c8e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	2220      	movs	r2, #32
 8003c94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	2200      	movs	r2, #0
 8003c9c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ca4:	f043 0220 	orr.w	r2, r3, #32
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	2200      	movs	r2, #0
 8003cb0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003cb4:	2301      	movs	r3, #1
 8003cb6:	e007      	b.n	8003cc8 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	695b      	ldr	r3, [r3, #20]
 8003cbe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003cc2:	2b40      	cmp	r3, #64	; 0x40
 8003cc4:	d1b5      	bne.n	8003c32 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8003cc6:	2300      	movs	r3, #0
}
 8003cc8:	4618      	mov	r0, r3
 8003cca:	3710      	adds	r7, #16
 8003ccc:	46bd      	mov	sp, r7
 8003cce:	bd80      	pop	{r7, pc}

08003cd0 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003cd0:	b480      	push	{r7}
 8003cd2:	b083      	sub	sp, #12
 8003cd4:	af00      	add	r7, sp, #0
 8003cd6:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	695b      	ldr	r3, [r3, #20]
 8003cde:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003ce2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003ce6:	d11b      	bne.n	8003d20 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003cf0:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	2200      	movs	r2, #0
 8003cf6:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	2220      	movs	r2, #32
 8003cfc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	2200      	movs	r2, #0
 8003d04:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d0c:	f043 0204 	orr.w	r2, r3, #4
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	2200      	movs	r2, #0
 8003d18:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8003d1c:	2301      	movs	r3, #1
 8003d1e:	e000      	b.n	8003d22 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003d20:	2300      	movs	r3, #0
}
 8003d22:	4618      	mov	r0, r3
 8003d24:	370c      	adds	r7, #12
 8003d26:	46bd      	mov	sp, r7
 8003d28:	bc80      	pop	{r7}
 8003d2a:	4770      	bx	lr

08003d2c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003d2c:	b580      	push	{r7, lr}
 8003d2e:	b086      	sub	sp, #24
 8003d30:	af00      	add	r7, sp, #0
 8003d32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d101      	bne.n	8003d3e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003d3a:	2301      	movs	r3, #1
 8003d3c:	e26c      	b.n	8004218 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	f003 0301 	and.w	r3, r3, #1
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	f000 8087 	beq.w	8003e5a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003d4c:	4b92      	ldr	r3, [pc, #584]	; (8003f98 <HAL_RCC_OscConfig+0x26c>)
 8003d4e:	685b      	ldr	r3, [r3, #4]
 8003d50:	f003 030c 	and.w	r3, r3, #12
 8003d54:	2b04      	cmp	r3, #4
 8003d56:	d00c      	beq.n	8003d72 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003d58:	4b8f      	ldr	r3, [pc, #572]	; (8003f98 <HAL_RCC_OscConfig+0x26c>)
 8003d5a:	685b      	ldr	r3, [r3, #4]
 8003d5c:	f003 030c 	and.w	r3, r3, #12
 8003d60:	2b08      	cmp	r3, #8
 8003d62:	d112      	bne.n	8003d8a <HAL_RCC_OscConfig+0x5e>
 8003d64:	4b8c      	ldr	r3, [pc, #560]	; (8003f98 <HAL_RCC_OscConfig+0x26c>)
 8003d66:	685b      	ldr	r3, [r3, #4]
 8003d68:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003d6c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003d70:	d10b      	bne.n	8003d8a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003d72:	4b89      	ldr	r3, [pc, #548]	; (8003f98 <HAL_RCC_OscConfig+0x26c>)
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d06c      	beq.n	8003e58 <HAL_RCC_OscConfig+0x12c>
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	685b      	ldr	r3, [r3, #4]
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d168      	bne.n	8003e58 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003d86:	2301      	movs	r3, #1
 8003d88:	e246      	b.n	8004218 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	685b      	ldr	r3, [r3, #4]
 8003d8e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003d92:	d106      	bne.n	8003da2 <HAL_RCC_OscConfig+0x76>
 8003d94:	4b80      	ldr	r3, [pc, #512]	; (8003f98 <HAL_RCC_OscConfig+0x26c>)
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	4a7f      	ldr	r2, [pc, #508]	; (8003f98 <HAL_RCC_OscConfig+0x26c>)
 8003d9a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003d9e:	6013      	str	r3, [r2, #0]
 8003da0:	e02e      	b.n	8003e00 <HAL_RCC_OscConfig+0xd4>
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	685b      	ldr	r3, [r3, #4]
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	d10c      	bne.n	8003dc4 <HAL_RCC_OscConfig+0x98>
 8003daa:	4b7b      	ldr	r3, [pc, #492]	; (8003f98 <HAL_RCC_OscConfig+0x26c>)
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	4a7a      	ldr	r2, [pc, #488]	; (8003f98 <HAL_RCC_OscConfig+0x26c>)
 8003db0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003db4:	6013      	str	r3, [r2, #0]
 8003db6:	4b78      	ldr	r3, [pc, #480]	; (8003f98 <HAL_RCC_OscConfig+0x26c>)
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	4a77      	ldr	r2, [pc, #476]	; (8003f98 <HAL_RCC_OscConfig+0x26c>)
 8003dbc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003dc0:	6013      	str	r3, [r2, #0]
 8003dc2:	e01d      	b.n	8003e00 <HAL_RCC_OscConfig+0xd4>
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	685b      	ldr	r3, [r3, #4]
 8003dc8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003dcc:	d10c      	bne.n	8003de8 <HAL_RCC_OscConfig+0xbc>
 8003dce:	4b72      	ldr	r3, [pc, #456]	; (8003f98 <HAL_RCC_OscConfig+0x26c>)
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	4a71      	ldr	r2, [pc, #452]	; (8003f98 <HAL_RCC_OscConfig+0x26c>)
 8003dd4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003dd8:	6013      	str	r3, [r2, #0]
 8003dda:	4b6f      	ldr	r3, [pc, #444]	; (8003f98 <HAL_RCC_OscConfig+0x26c>)
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	4a6e      	ldr	r2, [pc, #440]	; (8003f98 <HAL_RCC_OscConfig+0x26c>)
 8003de0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003de4:	6013      	str	r3, [r2, #0]
 8003de6:	e00b      	b.n	8003e00 <HAL_RCC_OscConfig+0xd4>
 8003de8:	4b6b      	ldr	r3, [pc, #428]	; (8003f98 <HAL_RCC_OscConfig+0x26c>)
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	4a6a      	ldr	r2, [pc, #424]	; (8003f98 <HAL_RCC_OscConfig+0x26c>)
 8003dee:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003df2:	6013      	str	r3, [r2, #0]
 8003df4:	4b68      	ldr	r3, [pc, #416]	; (8003f98 <HAL_RCC_OscConfig+0x26c>)
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	4a67      	ldr	r2, [pc, #412]	; (8003f98 <HAL_RCC_OscConfig+0x26c>)
 8003dfa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003dfe:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	685b      	ldr	r3, [r3, #4]
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	d013      	beq.n	8003e30 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e08:	f7fe faae 	bl	8002368 <HAL_GetTick>
 8003e0c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003e0e:	e008      	b.n	8003e22 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003e10:	f7fe faaa 	bl	8002368 <HAL_GetTick>
 8003e14:	4602      	mov	r2, r0
 8003e16:	693b      	ldr	r3, [r7, #16]
 8003e18:	1ad3      	subs	r3, r2, r3
 8003e1a:	2b64      	cmp	r3, #100	; 0x64
 8003e1c:	d901      	bls.n	8003e22 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003e1e:	2303      	movs	r3, #3
 8003e20:	e1fa      	b.n	8004218 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003e22:	4b5d      	ldr	r3, [pc, #372]	; (8003f98 <HAL_RCC_OscConfig+0x26c>)
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d0f0      	beq.n	8003e10 <HAL_RCC_OscConfig+0xe4>
 8003e2e:	e014      	b.n	8003e5a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e30:	f7fe fa9a 	bl	8002368 <HAL_GetTick>
 8003e34:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003e36:	e008      	b.n	8003e4a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003e38:	f7fe fa96 	bl	8002368 <HAL_GetTick>
 8003e3c:	4602      	mov	r2, r0
 8003e3e:	693b      	ldr	r3, [r7, #16]
 8003e40:	1ad3      	subs	r3, r2, r3
 8003e42:	2b64      	cmp	r3, #100	; 0x64
 8003e44:	d901      	bls.n	8003e4a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003e46:	2303      	movs	r3, #3
 8003e48:	e1e6      	b.n	8004218 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003e4a:	4b53      	ldr	r3, [pc, #332]	; (8003f98 <HAL_RCC_OscConfig+0x26c>)
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d1f0      	bne.n	8003e38 <HAL_RCC_OscConfig+0x10c>
 8003e56:	e000      	b.n	8003e5a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003e58:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	f003 0302 	and.w	r3, r3, #2
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d063      	beq.n	8003f2e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003e66:	4b4c      	ldr	r3, [pc, #304]	; (8003f98 <HAL_RCC_OscConfig+0x26c>)
 8003e68:	685b      	ldr	r3, [r3, #4]
 8003e6a:	f003 030c 	and.w	r3, r3, #12
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d00b      	beq.n	8003e8a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003e72:	4b49      	ldr	r3, [pc, #292]	; (8003f98 <HAL_RCC_OscConfig+0x26c>)
 8003e74:	685b      	ldr	r3, [r3, #4]
 8003e76:	f003 030c 	and.w	r3, r3, #12
 8003e7a:	2b08      	cmp	r3, #8
 8003e7c:	d11c      	bne.n	8003eb8 <HAL_RCC_OscConfig+0x18c>
 8003e7e:	4b46      	ldr	r3, [pc, #280]	; (8003f98 <HAL_RCC_OscConfig+0x26c>)
 8003e80:	685b      	ldr	r3, [r3, #4]
 8003e82:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d116      	bne.n	8003eb8 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003e8a:	4b43      	ldr	r3, [pc, #268]	; (8003f98 <HAL_RCC_OscConfig+0x26c>)
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	f003 0302 	and.w	r3, r3, #2
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d005      	beq.n	8003ea2 <HAL_RCC_OscConfig+0x176>
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	691b      	ldr	r3, [r3, #16]
 8003e9a:	2b01      	cmp	r3, #1
 8003e9c:	d001      	beq.n	8003ea2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003e9e:	2301      	movs	r3, #1
 8003ea0:	e1ba      	b.n	8004218 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003ea2:	4b3d      	ldr	r3, [pc, #244]	; (8003f98 <HAL_RCC_OscConfig+0x26c>)
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	695b      	ldr	r3, [r3, #20]
 8003eae:	00db      	lsls	r3, r3, #3
 8003eb0:	4939      	ldr	r1, [pc, #228]	; (8003f98 <HAL_RCC_OscConfig+0x26c>)
 8003eb2:	4313      	orrs	r3, r2
 8003eb4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003eb6:	e03a      	b.n	8003f2e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	691b      	ldr	r3, [r3, #16]
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	d020      	beq.n	8003f02 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003ec0:	4b36      	ldr	r3, [pc, #216]	; (8003f9c <HAL_RCC_OscConfig+0x270>)
 8003ec2:	2201      	movs	r2, #1
 8003ec4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ec6:	f7fe fa4f 	bl	8002368 <HAL_GetTick>
 8003eca:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003ecc:	e008      	b.n	8003ee0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003ece:	f7fe fa4b 	bl	8002368 <HAL_GetTick>
 8003ed2:	4602      	mov	r2, r0
 8003ed4:	693b      	ldr	r3, [r7, #16]
 8003ed6:	1ad3      	subs	r3, r2, r3
 8003ed8:	2b02      	cmp	r3, #2
 8003eda:	d901      	bls.n	8003ee0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003edc:	2303      	movs	r3, #3
 8003ede:	e19b      	b.n	8004218 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003ee0:	4b2d      	ldr	r3, [pc, #180]	; (8003f98 <HAL_RCC_OscConfig+0x26c>)
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	f003 0302 	and.w	r3, r3, #2
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	d0f0      	beq.n	8003ece <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003eec:	4b2a      	ldr	r3, [pc, #168]	; (8003f98 <HAL_RCC_OscConfig+0x26c>)
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	695b      	ldr	r3, [r3, #20]
 8003ef8:	00db      	lsls	r3, r3, #3
 8003efa:	4927      	ldr	r1, [pc, #156]	; (8003f98 <HAL_RCC_OscConfig+0x26c>)
 8003efc:	4313      	orrs	r3, r2
 8003efe:	600b      	str	r3, [r1, #0]
 8003f00:	e015      	b.n	8003f2e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003f02:	4b26      	ldr	r3, [pc, #152]	; (8003f9c <HAL_RCC_OscConfig+0x270>)
 8003f04:	2200      	movs	r2, #0
 8003f06:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f08:	f7fe fa2e 	bl	8002368 <HAL_GetTick>
 8003f0c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003f0e:	e008      	b.n	8003f22 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003f10:	f7fe fa2a 	bl	8002368 <HAL_GetTick>
 8003f14:	4602      	mov	r2, r0
 8003f16:	693b      	ldr	r3, [r7, #16]
 8003f18:	1ad3      	subs	r3, r2, r3
 8003f1a:	2b02      	cmp	r3, #2
 8003f1c:	d901      	bls.n	8003f22 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003f1e:	2303      	movs	r3, #3
 8003f20:	e17a      	b.n	8004218 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003f22:	4b1d      	ldr	r3, [pc, #116]	; (8003f98 <HAL_RCC_OscConfig+0x26c>)
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	f003 0302 	and.w	r3, r3, #2
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d1f0      	bne.n	8003f10 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	f003 0308 	and.w	r3, r3, #8
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d03a      	beq.n	8003fb0 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	699b      	ldr	r3, [r3, #24]
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d019      	beq.n	8003f76 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003f42:	4b17      	ldr	r3, [pc, #92]	; (8003fa0 <HAL_RCC_OscConfig+0x274>)
 8003f44:	2201      	movs	r2, #1
 8003f46:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003f48:	f7fe fa0e 	bl	8002368 <HAL_GetTick>
 8003f4c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003f4e:	e008      	b.n	8003f62 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003f50:	f7fe fa0a 	bl	8002368 <HAL_GetTick>
 8003f54:	4602      	mov	r2, r0
 8003f56:	693b      	ldr	r3, [r7, #16]
 8003f58:	1ad3      	subs	r3, r2, r3
 8003f5a:	2b02      	cmp	r3, #2
 8003f5c:	d901      	bls.n	8003f62 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003f5e:	2303      	movs	r3, #3
 8003f60:	e15a      	b.n	8004218 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003f62:	4b0d      	ldr	r3, [pc, #52]	; (8003f98 <HAL_RCC_OscConfig+0x26c>)
 8003f64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f66:	f003 0302 	and.w	r3, r3, #2
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d0f0      	beq.n	8003f50 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003f6e:	2001      	movs	r0, #1
 8003f70:	f000 fad8 	bl	8004524 <RCC_Delay>
 8003f74:	e01c      	b.n	8003fb0 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003f76:	4b0a      	ldr	r3, [pc, #40]	; (8003fa0 <HAL_RCC_OscConfig+0x274>)
 8003f78:	2200      	movs	r2, #0
 8003f7a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003f7c:	f7fe f9f4 	bl	8002368 <HAL_GetTick>
 8003f80:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003f82:	e00f      	b.n	8003fa4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003f84:	f7fe f9f0 	bl	8002368 <HAL_GetTick>
 8003f88:	4602      	mov	r2, r0
 8003f8a:	693b      	ldr	r3, [r7, #16]
 8003f8c:	1ad3      	subs	r3, r2, r3
 8003f8e:	2b02      	cmp	r3, #2
 8003f90:	d908      	bls.n	8003fa4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003f92:	2303      	movs	r3, #3
 8003f94:	e140      	b.n	8004218 <HAL_RCC_OscConfig+0x4ec>
 8003f96:	bf00      	nop
 8003f98:	40021000 	.word	0x40021000
 8003f9c:	42420000 	.word	0x42420000
 8003fa0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003fa4:	4b9e      	ldr	r3, [pc, #632]	; (8004220 <HAL_RCC_OscConfig+0x4f4>)
 8003fa6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fa8:	f003 0302 	and.w	r3, r3, #2
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d1e9      	bne.n	8003f84 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	f003 0304 	and.w	r3, r3, #4
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	f000 80a6 	beq.w	800410a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003fbe:	2300      	movs	r3, #0
 8003fc0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003fc2:	4b97      	ldr	r3, [pc, #604]	; (8004220 <HAL_RCC_OscConfig+0x4f4>)
 8003fc4:	69db      	ldr	r3, [r3, #28]
 8003fc6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d10d      	bne.n	8003fea <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003fce:	4b94      	ldr	r3, [pc, #592]	; (8004220 <HAL_RCC_OscConfig+0x4f4>)
 8003fd0:	69db      	ldr	r3, [r3, #28]
 8003fd2:	4a93      	ldr	r2, [pc, #588]	; (8004220 <HAL_RCC_OscConfig+0x4f4>)
 8003fd4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003fd8:	61d3      	str	r3, [r2, #28]
 8003fda:	4b91      	ldr	r3, [pc, #580]	; (8004220 <HAL_RCC_OscConfig+0x4f4>)
 8003fdc:	69db      	ldr	r3, [r3, #28]
 8003fde:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003fe2:	60bb      	str	r3, [r7, #8]
 8003fe4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003fe6:	2301      	movs	r3, #1
 8003fe8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003fea:	4b8e      	ldr	r3, [pc, #568]	; (8004224 <HAL_RCC_OscConfig+0x4f8>)
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d118      	bne.n	8004028 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003ff6:	4b8b      	ldr	r3, [pc, #556]	; (8004224 <HAL_RCC_OscConfig+0x4f8>)
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	4a8a      	ldr	r2, [pc, #552]	; (8004224 <HAL_RCC_OscConfig+0x4f8>)
 8003ffc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004000:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004002:	f7fe f9b1 	bl	8002368 <HAL_GetTick>
 8004006:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004008:	e008      	b.n	800401c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800400a:	f7fe f9ad 	bl	8002368 <HAL_GetTick>
 800400e:	4602      	mov	r2, r0
 8004010:	693b      	ldr	r3, [r7, #16]
 8004012:	1ad3      	subs	r3, r2, r3
 8004014:	2b64      	cmp	r3, #100	; 0x64
 8004016:	d901      	bls.n	800401c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8004018:	2303      	movs	r3, #3
 800401a:	e0fd      	b.n	8004218 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800401c:	4b81      	ldr	r3, [pc, #516]	; (8004224 <HAL_RCC_OscConfig+0x4f8>)
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004024:	2b00      	cmp	r3, #0
 8004026:	d0f0      	beq.n	800400a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	68db      	ldr	r3, [r3, #12]
 800402c:	2b01      	cmp	r3, #1
 800402e:	d106      	bne.n	800403e <HAL_RCC_OscConfig+0x312>
 8004030:	4b7b      	ldr	r3, [pc, #492]	; (8004220 <HAL_RCC_OscConfig+0x4f4>)
 8004032:	6a1b      	ldr	r3, [r3, #32]
 8004034:	4a7a      	ldr	r2, [pc, #488]	; (8004220 <HAL_RCC_OscConfig+0x4f4>)
 8004036:	f043 0301 	orr.w	r3, r3, #1
 800403a:	6213      	str	r3, [r2, #32]
 800403c:	e02d      	b.n	800409a <HAL_RCC_OscConfig+0x36e>
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	68db      	ldr	r3, [r3, #12]
 8004042:	2b00      	cmp	r3, #0
 8004044:	d10c      	bne.n	8004060 <HAL_RCC_OscConfig+0x334>
 8004046:	4b76      	ldr	r3, [pc, #472]	; (8004220 <HAL_RCC_OscConfig+0x4f4>)
 8004048:	6a1b      	ldr	r3, [r3, #32]
 800404a:	4a75      	ldr	r2, [pc, #468]	; (8004220 <HAL_RCC_OscConfig+0x4f4>)
 800404c:	f023 0301 	bic.w	r3, r3, #1
 8004050:	6213      	str	r3, [r2, #32]
 8004052:	4b73      	ldr	r3, [pc, #460]	; (8004220 <HAL_RCC_OscConfig+0x4f4>)
 8004054:	6a1b      	ldr	r3, [r3, #32]
 8004056:	4a72      	ldr	r2, [pc, #456]	; (8004220 <HAL_RCC_OscConfig+0x4f4>)
 8004058:	f023 0304 	bic.w	r3, r3, #4
 800405c:	6213      	str	r3, [r2, #32]
 800405e:	e01c      	b.n	800409a <HAL_RCC_OscConfig+0x36e>
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	68db      	ldr	r3, [r3, #12]
 8004064:	2b05      	cmp	r3, #5
 8004066:	d10c      	bne.n	8004082 <HAL_RCC_OscConfig+0x356>
 8004068:	4b6d      	ldr	r3, [pc, #436]	; (8004220 <HAL_RCC_OscConfig+0x4f4>)
 800406a:	6a1b      	ldr	r3, [r3, #32]
 800406c:	4a6c      	ldr	r2, [pc, #432]	; (8004220 <HAL_RCC_OscConfig+0x4f4>)
 800406e:	f043 0304 	orr.w	r3, r3, #4
 8004072:	6213      	str	r3, [r2, #32]
 8004074:	4b6a      	ldr	r3, [pc, #424]	; (8004220 <HAL_RCC_OscConfig+0x4f4>)
 8004076:	6a1b      	ldr	r3, [r3, #32]
 8004078:	4a69      	ldr	r2, [pc, #420]	; (8004220 <HAL_RCC_OscConfig+0x4f4>)
 800407a:	f043 0301 	orr.w	r3, r3, #1
 800407e:	6213      	str	r3, [r2, #32]
 8004080:	e00b      	b.n	800409a <HAL_RCC_OscConfig+0x36e>
 8004082:	4b67      	ldr	r3, [pc, #412]	; (8004220 <HAL_RCC_OscConfig+0x4f4>)
 8004084:	6a1b      	ldr	r3, [r3, #32]
 8004086:	4a66      	ldr	r2, [pc, #408]	; (8004220 <HAL_RCC_OscConfig+0x4f4>)
 8004088:	f023 0301 	bic.w	r3, r3, #1
 800408c:	6213      	str	r3, [r2, #32]
 800408e:	4b64      	ldr	r3, [pc, #400]	; (8004220 <HAL_RCC_OscConfig+0x4f4>)
 8004090:	6a1b      	ldr	r3, [r3, #32]
 8004092:	4a63      	ldr	r2, [pc, #396]	; (8004220 <HAL_RCC_OscConfig+0x4f4>)
 8004094:	f023 0304 	bic.w	r3, r3, #4
 8004098:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	68db      	ldr	r3, [r3, #12]
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d015      	beq.n	80040ce <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80040a2:	f7fe f961 	bl	8002368 <HAL_GetTick>
 80040a6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80040a8:	e00a      	b.n	80040c0 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80040aa:	f7fe f95d 	bl	8002368 <HAL_GetTick>
 80040ae:	4602      	mov	r2, r0
 80040b0:	693b      	ldr	r3, [r7, #16]
 80040b2:	1ad3      	subs	r3, r2, r3
 80040b4:	f241 3288 	movw	r2, #5000	; 0x1388
 80040b8:	4293      	cmp	r3, r2
 80040ba:	d901      	bls.n	80040c0 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80040bc:	2303      	movs	r3, #3
 80040be:	e0ab      	b.n	8004218 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80040c0:	4b57      	ldr	r3, [pc, #348]	; (8004220 <HAL_RCC_OscConfig+0x4f4>)
 80040c2:	6a1b      	ldr	r3, [r3, #32]
 80040c4:	f003 0302 	and.w	r3, r3, #2
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	d0ee      	beq.n	80040aa <HAL_RCC_OscConfig+0x37e>
 80040cc:	e014      	b.n	80040f8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80040ce:	f7fe f94b 	bl	8002368 <HAL_GetTick>
 80040d2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80040d4:	e00a      	b.n	80040ec <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80040d6:	f7fe f947 	bl	8002368 <HAL_GetTick>
 80040da:	4602      	mov	r2, r0
 80040dc:	693b      	ldr	r3, [r7, #16]
 80040de:	1ad3      	subs	r3, r2, r3
 80040e0:	f241 3288 	movw	r2, #5000	; 0x1388
 80040e4:	4293      	cmp	r3, r2
 80040e6:	d901      	bls.n	80040ec <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80040e8:	2303      	movs	r3, #3
 80040ea:	e095      	b.n	8004218 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80040ec:	4b4c      	ldr	r3, [pc, #304]	; (8004220 <HAL_RCC_OscConfig+0x4f4>)
 80040ee:	6a1b      	ldr	r3, [r3, #32]
 80040f0:	f003 0302 	and.w	r3, r3, #2
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	d1ee      	bne.n	80040d6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80040f8:	7dfb      	ldrb	r3, [r7, #23]
 80040fa:	2b01      	cmp	r3, #1
 80040fc:	d105      	bne.n	800410a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80040fe:	4b48      	ldr	r3, [pc, #288]	; (8004220 <HAL_RCC_OscConfig+0x4f4>)
 8004100:	69db      	ldr	r3, [r3, #28]
 8004102:	4a47      	ldr	r2, [pc, #284]	; (8004220 <HAL_RCC_OscConfig+0x4f4>)
 8004104:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004108:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	69db      	ldr	r3, [r3, #28]
 800410e:	2b00      	cmp	r3, #0
 8004110:	f000 8081 	beq.w	8004216 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004114:	4b42      	ldr	r3, [pc, #264]	; (8004220 <HAL_RCC_OscConfig+0x4f4>)
 8004116:	685b      	ldr	r3, [r3, #4]
 8004118:	f003 030c 	and.w	r3, r3, #12
 800411c:	2b08      	cmp	r3, #8
 800411e:	d061      	beq.n	80041e4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	69db      	ldr	r3, [r3, #28]
 8004124:	2b02      	cmp	r3, #2
 8004126:	d146      	bne.n	80041b6 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004128:	4b3f      	ldr	r3, [pc, #252]	; (8004228 <HAL_RCC_OscConfig+0x4fc>)
 800412a:	2200      	movs	r2, #0
 800412c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800412e:	f7fe f91b 	bl	8002368 <HAL_GetTick>
 8004132:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004134:	e008      	b.n	8004148 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004136:	f7fe f917 	bl	8002368 <HAL_GetTick>
 800413a:	4602      	mov	r2, r0
 800413c:	693b      	ldr	r3, [r7, #16]
 800413e:	1ad3      	subs	r3, r2, r3
 8004140:	2b02      	cmp	r3, #2
 8004142:	d901      	bls.n	8004148 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8004144:	2303      	movs	r3, #3
 8004146:	e067      	b.n	8004218 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004148:	4b35      	ldr	r3, [pc, #212]	; (8004220 <HAL_RCC_OscConfig+0x4f4>)
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004150:	2b00      	cmp	r3, #0
 8004152:	d1f0      	bne.n	8004136 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	6a1b      	ldr	r3, [r3, #32]
 8004158:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800415c:	d108      	bne.n	8004170 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800415e:	4b30      	ldr	r3, [pc, #192]	; (8004220 <HAL_RCC_OscConfig+0x4f4>)
 8004160:	685b      	ldr	r3, [r3, #4]
 8004162:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	689b      	ldr	r3, [r3, #8]
 800416a:	492d      	ldr	r1, [pc, #180]	; (8004220 <HAL_RCC_OscConfig+0x4f4>)
 800416c:	4313      	orrs	r3, r2
 800416e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004170:	4b2b      	ldr	r3, [pc, #172]	; (8004220 <HAL_RCC_OscConfig+0x4f4>)
 8004172:	685b      	ldr	r3, [r3, #4]
 8004174:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	6a19      	ldr	r1, [r3, #32]
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004180:	430b      	orrs	r3, r1
 8004182:	4927      	ldr	r1, [pc, #156]	; (8004220 <HAL_RCC_OscConfig+0x4f4>)
 8004184:	4313      	orrs	r3, r2
 8004186:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004188:	4b27      	ldr	r3, [pc, #156]	; (8004228 <HAL_RCC_OscConfig+0x4fc>)
 800418a:	2201      	movs	r2, #1
 800418c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800418e:	f7fe f8eb 	bl	8002368 <HAL_GetTick>
 8004192:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004194:	e008      	b.n	80041a8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004196:	f7fe f8e7 	bl	8002368 <HAL_GetTick>
 800419a:	4602      	mov	r2, r0
 800419c:	693b      	ldr	r3, [r7, #16]
 800419e:	1ad3      	subs	r3, r2, r3
 80041a0:	2b02      	cmp	r3, #2
 80041a2:	d901      	bls.n	80041a8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80041a4:	2303      	movs	r3, #3
 80041a6:	e037      	b.n	8004218 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80041a8:	4b1d      	ldr	r3, [pc, #116]	; (8004220 <HAL_RCC_OscConfig+0x4f4>)
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	d0f0      	beq.n	8004196 <HAL_RCC_OscConfig+0x46a>
 80041b4:	e02f      	b.n	8004216 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80041b6:	4b1c      	ldr	r3, [pc, #112]	; (8004228 <HAL_RCC_OscConfig+0x4fc>)
 80041b8:	2200      	movs	r2, #0
 80041ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80041bc:	f7fe f8d4 	bl	8002368 <HAL_GetTick>
 80041c0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80041c2:	e008      	b.n	80041d6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80041c4:	f7fe f8d0 	bl	8002368 <HAL_GetTick>
 80041c8:	4602      	mov	r2, r0
 80041ca:	693b      	ldr	r3, [r7, #16]
 80041cc:	1ad3      	subs	r3, r2, r3
 80041ce:	2b02      	cmp	r3, #2
 80041d0:	d901      	bls.n	80041d6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80041d2:	2303      	movs	r3, #3
 80041d4:	e020      	b.n	8004218 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80041d6:	4b12      	ldr	r3, [pc, #72]	; (8004220 <HAL_RCC_OscConfig+0x4f4>)
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80041de:	2b00      	cmp	r3, #0
 80041e0:	d1f0      	bne.n	80041c4 <HAL_RCC_OscConfig+0x498>
 80041e2:	e018      	b.n	8004216 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	69db      	ldr	r3, [r3, #28]
 80041e8:	2b01      	cmp	r3, #1
 80041ea:	d101      	bne.n	80041f0 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 80041ec:	2301      	movs	r3, #1
 80041ee:	e013      	b.n	8004218 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80041f0:	4b0b      	ldr	r3, [pc, #44]	; (8004220 <HAL_RCC_OscConfig+0x4f4>)
 80041f2:	685b      	ldr	r3, [r3, #4]
 80041f4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	6a1b      	ldr	r3, [r3, #32]
 8004200:	429a      	cmp	r2, r3
 8004202:	d106      	bne.n	8004212 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800420e:	429a      	cmp	r2, r3
 8004210:	d001      	beq.n	8004216 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8004212:	2301      	movs	r3, #1
 8004214:	e000      	b.n	8004218 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8004216:	2300      	movs	r3, #0
}
 8004218:	4618      	mov	r0, r3
 800421a:	3718      	adds	r7, #24
 800421c:	46bd      	mov	sp, r7
 800421e:	bd80      	pop	{r7, pc}
 8004220:	40021000 	.word	0x40021000
 8004224:	40007000 	.word	0x40007000
 8004228:	42420060 	.word	0x42420060

0800422c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800422c:	b580      	push	{r7, lr}
 800422e:	b084      	sub	sp, #16
 8004230:	af00      	add	r7, sp, #0
 8004232:	6078      	str	r0, [r7, #4]
 8004234:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	2b00      	cmp	r3, #0
 800423a:	d101      	bne.n	8004240 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800423c:	2301      	movs	r3, #1
 800423e:	e0d0      	b.n	80043e2 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004240:	4b6a      	ldr	r3, [pc, #424]	; (80043ec <HAL_RCC_ClockConfig+0x1c0>)
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	f003 0307 	and.w	r3, r3, #7
 8004248:	683a      	ldr	r2, [r7, #0]
 800424a:	429a      	cmp	r2, r3
 800424c:	d910      	bls.n	8004270 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800424e:	4b67      	ldr	r3, [pc, #412]	; (80043ec <HAL_RCC_ClockConfig+0x1c0>)
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	f023 0207 	bic.w	r2, r3, #7
 8004256:	4965      	ldr	r1, [pc, #404]	; (80043ec <HAL_RCC_ClockConfig+0x1c0>)
 8004258:	683b      	ldr	r3, [r7, #0]
 800425a:	4313      	orrs	r3, r2
 800425c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800425e:	4b63      	ldr	r3, [pc, #396]	; (80043ec <HAL_RCC_ClockConfig+0x1c0>)
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	f003 0307 	and.w	r3, r3, #7
 8004266:	683a      	ldr	r2, [r7, #0]
 8004268:	429a      	cmp	r2, r3
 800426a:	d001      	beq.n	8004270 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800426c:	2301      	movs	r3, #1
 800426e:	e0b8      	b.n	80043e2 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	f003 0302 	and.w	r3, r3, #2
 8004278:	2b00      	cmp	r3, #0
 800427a:	d020      	beq.n	80042be <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	f003 0304 	and.w	r3, r3, #4
 8004284:	2b00      	cmp	r3, #0
 8004286:	d005      	beq.n	8004294 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004288:	4b59      	ldr	r3, [pc, #356]	; (80043f0 <HAL_RCC_ClockConfig+0x1c4>)
 800428a:	685b      	ldr	r3, [r3, #4]
 800428c:	4a58      	ldr	r2, [pc, #352]	; (80043f0 <HAL_RCC_ClockConfig+0x1c4>)
 800428e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8004292:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	f003 0308 	and.w	r3, r3, #8
 800429c:	2b00      	cmp	r3, #0
 800429e:	d005      	beq.n	80042ac <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80042a0:	4b53      	ldr	r3, [pc, #332]	; (80043f0 <HAL_RCC_ClockConfig+0x1c4>)
 80042a2:	685b      	ldr	r3, [r3, #4]
 80042a4:	4a52      	ldr	r2, [pc, #328]	; (80043f0 <HAL_RCC_ClockConfig+0x1c4>)
 80042a6:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80042aa:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80042ac:	4b50      	ldr	r3, [pc, #320]	; (80043f0 <HAL_RCC_ClockConfig+0x1c4>)
 80042ae:	685b      	ldr	r3, [r3, #4]
 80042b0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	689b      	ldr	r3, [r3, #8]
 80042b8:	494d      	ldr	r1, [pc, #308]	; (80043f0 <HAL_RCC_ClockConfig+0x1c4>)
 80042ba:	4313      	orrs	r3, r2
 80042bc:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	f003 0301 	and.w	r3, r3, #1
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d040      	beq.n	800434c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	685b      	ldr	r3, [r3, #4]
 80042ce:	2b01      	cmp	r3, #1
 80042d0:	d107      	bne.n	80042e2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80042d2:	4b47      	ldr	r3, [pc, #284]	; (80043f0 <HAL_RCC_ClockConfig+0x1c4>)
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d115      	bne.n	800430a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80042de:	2301      	movs	r3, #1
 80042e0:	e07f      	b.n	80043e2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	685b      	ldr	r3, [r3, #4]
 80042e6:	2b02      	cmp	r3, #2
 80042e8:	d107      	bne.n	80042fa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80042ea:	4b41      	ldr	r3, [pc, #260]	; (80043f0 <HAL_RCC_ClockConfig+0x1c4>)
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d109      	bne.n	800430a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80042f6:	2301      	movs	r3, #1
 80042f8:	e073      	b.n	80043e2 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80042fa:	4b3d      	ldr	r3, [pc, #244]	; (80043f0 <HAL_RCC_ClockConfig+0x1c4>)
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	f003 0302 	and.w	r3, r3, #2
 8004302:	2b00      	cmp	r3, #0
 8004304:	d101      	bne.n	800430a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004306:	2301      	movs	r3, #1
 8004308:	e06b      	b.n	80043e2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800430a:	4b39      	ldr	r3, [pc, #228]	; (80043f0 <HAL_RCC_ClockConfig+0x1c4>)
 800430c:	685b      	ldr	r3, [r3, #4]
 800430e:	f023 0203 	bic.w	r2, r3, #3
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	685b      	ldr	r3, [r3, #4]
 8004316:	4936      	ldr	r1, [pc, #216]	; (80043f0 <HAL_RCC_ClockConfig+0x1c4>)
 8004318:	4313      	orrs	r3, r2
 800431a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800431c:	f7fe f824 	bl	8002368 <HAL_GetTick>
 8004320:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004322:	e00a      	b.n	800433a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004324:	f7fe f820 	bl	8002368 <HAL_GetTick>
 8004328:	4602      	mov	r2, r0
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	1ad3      	subs	r3, r2, r3
 800432e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004332:	4293      	cmp	r3, r2
 8004334:	d901      	bls.n	800433a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004336:	2303      	movs	r3, #3
 8004338:	e053      	b.n	80043e2 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800433a:	4b2d      	ldr	r3, [pc, #180]	; (80043f0 <HAL_RCC_ClockConfig+0x1c4>)
 800433c:	685b      	ldr	r3, [r3, #4]
 800433e:	f003 020c 	and.w	r2, r3, #12
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	685b      	ldr	r3, [r3, #4]
 8004346:	009b      	lsls	r3, r3, #2
 8004348:	429a      	cmp	r2, r3
 800434a:	d1eb      	bne.n	8004324 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800434c:	4b27      	ldr	r3, [pc, #156]	; (80043ec <HAL_RCC_ClockConfig+0x1c0>)
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	f003 0307 	and.w	r3, r3, #7
 8004354:	683a      	ldr	r2, [r7, #0]
 8004356:	429a      	cmp	r2, r3
 8004358:	d210      	bcs.n	800437c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800435a:	4b24      	ldr	r3, [pc, #144]	; (80043ec <HAL_RCC_ClockConfig+0x1c0>)
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	f023 0207 	bic.w	r2, r3, #7
 8004362:	4922      	ldr	r1, [pc, #136]	; (80043ec <HAL_RCC_ClockConfig+0x1c0>)
 8004364:	683b      	ldr	r3, [r7, #0]
 8004366:	4313      	orrs	r3, r2
 8004368:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800436a:	4b20      	ldr	r3, [pc, #128]	; (80043ec <HAL_RCC_ClockConfig+0x1c0>)
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	f003 0307 	and.w	r3, r3, #7
 8004372:	683a      	ldr	r2, [r7, #0]
 8004374:	429a      	cmp	r2, r3
 8004376:	d001      	beq.n	800437c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8004378:	2301      	movs	r3, #1
 800437a:	e032      	b.n	80043e2 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	f003 0304 	and.w	r3, r3, #4
 8004384:	2b00      	cmp	r3, #0
 8004386:	d008      	beq.n	800439a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004388:	4b19      	ldr	r3, [pc, #100]	; (80043f0 <HAL_RCC_ClockConfig+0x1c4>)
 800438a:	685b      	ldr	r3, [r3, #4]
 800438c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	68db      	ldr	r3, [r3, #12]
 8004394:	4916      	ldr	r1, [pc, #88]	; (80043f0 <HAL_RCC_ClockConfig+0x1c4>)
 8004396:	4313      	orrs	r3, r2
 8004398:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	f003 0308 	and.w	r3, r3, #8
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d009      	beq.n	80043ba <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80043a6:	4b12      	ldr	r3, [pc, #72]	; (80043f0 <HAL_RCC_ClockConfig+0x1c4>)
 80043a8:	685b      	ldr	r3, [r3, #4]
 80043aa:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	691b      	ldr	r3, [r3, #16]
 80043b2:	00db      	lsls	r3, r3, #3
 80043b4:	490e      	ldr	r1, [pc, #56]	; (80043f0 <HAL_RCC_ClockConfig+0x1c4>)
 80043b6:	4313      	orrs	r3, r2
 80043b8:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80043ba:	f000 f821 	bl	8004400 <HAL_RCC_GetSysClockFreq>
 80043be:	4602      	mov	r2, r0
 80043c0:	4b0b      	ldr	r3, [pc, #44]	; (80043f0 <HAL_RCC_ClockConfig+0x1c4>)
 80043c2:	685b      	ldr	r3, [r3, #4]
 80043c4:	091b      	lsrs	r3, r3, #4
 80043c6:	f003 030f 	and.w	r3, r3, #15
 80043ca:	490a      	ldr	r1, [pc, #40]	; (80043f4 <HAL_RCC_ClockConfig+0x1c8>)
 80043cc:	5ccb      	ldrb	r3, [r1, r3]
 80043ce:	fa22 f303 	lsr.w	r3, r2, r3
 80043d2:	4a09      	ldr	r2, [pc, #36]	; (80043f8 <HAL_RCC_ClockConfig+0x1cc>)
 80043d4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80043d6:	4b09      	ldr	r3, [pc, #36]	; (80043fc <HAL_RCC_ClockConfig+0x1d0>)
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	4618      	mov	r0, r3
 80043dc:	f7fd ff82 	bl	80022e4 <HAL_InitTick>

  return HAL_OK;
 80043e0:	2300      	movs	r3, #0
}
 80043e2:	4618      	mov	r0, r3
 80043e4:	3710      	adds	r7, #16
 80043e6:	46bd      	mov	sp, r7
 80043e8:	bd80      	pop	{r7, pc}
 80043ea:	bf00      	nop
 80043ec:	40022000 	.word	0x40022000
 80043f0:	40021000 	.word	0x40021000
 80043f4:	08009dbc 	.word	0x08009dbc
 80043f8:	20000004 	.word	0x20000004
 80043fc:	20000008 	.word	0x20000008

08004400 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004400:	b490      	push	{r4, r7}
 8004402:	b08a      	sub	sp, #40	; 0x28
 8004404:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8004406:	4b2a      	ldr	r3, [pc, #168]	; (80044b0 <HAL_RCC_GetSysClockFreq+0xb0>)
 8004408:	1d3c      	adds	r4, r7, #4
 800440a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800440c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8004410:	f240 2301 	movw	r3, #513	; 0x201
 8004414:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004416:	2300      	movs	r3, #0
 8004418:	61fb      	str	r3, [r7, #28]
 800441a:	2300      	movs	r3, #0
 800441c:	61bb      	str	r3, [r7, #24]
 800441e:	2300      	movs	r3, #0
 8004420:	627b      	str	r3, [r7, #36]	; 0x24
 8004422:	2300      	movs	r3, #0
 8004424:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8004426:	2300      	movs	r3, #0
 8004428:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800442a:	4b22      	ldr	r3, [pc, #136]	; (80044b4 <HAL_RCC_GetSysClockFreq+0xb4>)
 800442c:	685b      	ldr	r3, [r3, #4]
 800442e:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004430:	69fb      	ldr	r3, [r7, #28]
 8004432:	f003 030c 	and.w	r3, r3, #12
 8004436:	2b04      	cmp	r3, #4
 8004438:	d002      	beq.n	8004440 <HAL_RCC_GetSysClockFreq+0x40>
 800443a:	2b08      	cmp	r3, #8
 800443c:	d003      	beq.n	8004446 <HAL_RCC_GetSysClockFreq+0x46>
 800443e:	e02d      	b.n	800449c <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004440:	4b1d      	ldr	r3, [pc, #116]	; (80044b8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004442:	623b      	str	r3, [r7, #32]
      break;
 8004444:	e02d      	b.n	80044a2 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004446:	69fb      	ldr	r3, [r7, #28]
 8004448:	0c9b      	lsrs	r3, r3, #18
 800444a:	f003 030f 	and.w	r3, r3, #15
 800444e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8004452:	4413      	add	r3, r2
 8004454:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8004458:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800445a:	69fb      	ldr	r3, [r7, #28]
 800445c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004460:	2b00      	cmp	r3, #0
 8004462:	d013      	beq.n	800448c <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004464:	4b13      	ldr	r3, [pc, #76]	; (80044b4 <HAL_RCC_GetSysClockFreq+0xb4>)
 8004466:	685b      	ldr	r3, [r3, #4]
 8004468:	0c5b      	lsrs	r3, r3, #17
 800446a:	f003 0301 	and.w	r3, r3, #1
 800446e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8004472:	4413      	add	r3, r2
 8004474:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8004478:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800447a:	697b      	ldr	r3, [r7, #20]
 800447c:	4a0e      	ldr	r2, [pc, #56]	; (80044b8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800447e:	fb02 f203 	mul.w	r2, r2, r3
 8004482:	69bb      	ldr	r3, [r7, #24]
 8004484:	fbb2 f3f3 	udiv	r3, r2, r3
 8004488:	627b      	str	r3, [r7, #36]	; 0x24
 800448a:	e004      	b.n	8004496 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800448c:	697b      	ldr	r3, [r7, #20]
 800448e:	4a0b      	ldr	r2, [pc, #44]	; (80044bc <HAL_RCC_GetSysClockFreq+0xbc>)
 8004490:	fb02 f303 	mul.w	r3, r2, r3
 8004494:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8004496:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004498:	623b      	str	r3, [r7, #32]
      break;
 800449a:	e002      	b.n	80044a2 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800449c:	4b06      	ldr	r3, [pc, #24]	; (80044b8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800449e:	623b      	str	r3, [r7, #32]
      break;
 80044a0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80044a2:	6a3b      	ldr	r3, [r7, #32]
}
 80044a4:	4618      	mov	r0, r3
 80044a6:	3728      	adds	r7, #40	; 0x28
 80044a8:	46bd      	mov	sp, r7
 80044aa:	bc90      	pop	{r4, r7}
 80044ac:	4770      	bx	lr
 80044ae:	bf00      	nop
 80044b0:	08009dac 	.word	0x08009dac
 80044b4:	40021000 	.word	0x40021000
 80044b8:	007a1200 	.word	0x007a1200
 80044bc:	003d0900 	.word	0x003d0900

080044c0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80044c0:	b480      	push	{r7}
 80044c2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80044c4:	4b02      	ldr	r3, [pc, #8]	; (80044d0 <HAL_RCC_GetHCLKFreq+0x10>)
 80044c6:	681b      	ldr	r3, [r3, #0]
}
 80044c8:	4618      	mov	r0, r3
 80044ca:	46bd      	mov	sp, r7
 80044cc:	bc80      	pop	{r7}
 80044ce:	4770      	bx	lr
 80044d0:	20000004 	.word	0x20000004

080044d4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80044d4:	b580      	push	{r7, lr}
 80044d6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80044d8:	f7ff fff2 	bl	80044c0 <HAL_RCC_GetHCLKFreq>
 80044dc:	4602      	mov	r2, r0
 80044de:	4b05      	ldr	r3, [pc, #20]	; (80044f4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80044e0:	685b      	ldr	r3, [r3, #4]
 80044e2:	0a1b      	lsrs	r3, r3, #8
 80044e4:	f003 0307 	and.w	r3, r3, #7
 80044e8:	4903      	ldr	r1, [pc, #12]	; (80044f8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80044ea:	5ccb      	ldrb	r3, [r1, r3]
 80044ec:	fa22 f303 	lsr.w	r3, r2, r3
}
 80044f0:	4618      	mov	r0, r3
 80044f2:	bd80      	pop	{r7, pc}
 80044f4:	40021000 	.word	0x40021000
 80044f8:	08009dcc 	.word	0x08009dcc

080044fc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80044fc:	b580      	push	{r7, lr}
 80044fe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004500:	f7ff ffde 	bl	80044c0 <HAL_RCC_GetHCLKFreq>
 8004504:	4602      	mov	r2, r0
 8004506:	4b05      	ldr	r3, [pc, #20]	; (800451c <HAL_RCC_GetPCLK2Freq+0x20>)
 8004508:	685b      	ldr	r3, [r3, #4]
 800450a:	0adb      	lsrs	r3, r3, #11
 800450c:	f003 0307 	and.w	r3, r3, #7
 8004510:	4903      	ldr	r1, [pc, #12]	; (8004520 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004512:	5ccb      	ldrb	r3, [r1, r3]
 8004514:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004518:	4618      	mov	r0, r3
 800451a:	bd80      	pop	{r7, pc}
 800451c:	40021000 	.word	0x40021000
 8004520:	08009dcc 	.word	0x08009dcc

08004524 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8004524:	b480      	push	{r7}
 8004526:	b085      	sub	sp, #20
 8004528:	af00      	add	r7, sp, #0
 800452a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800452c:	4b0a      	ldr	r3, [pc, #40]	; (8004558 <RCC_Delay+0x34>)
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	4a0a      	ldr	r2, [pc, #40]	; (800455c <RCC_Delay+0x38>)
 8004532:	fba2 2303 	umull	r2, r3, r2, r3
 8004536:	0a5b      	lsrs	r3, r3, #9
 8004538:	687a      	ldr	r2, [r7, #4]
 800453a:	fb02 f303 	mul.w	r3, r2, r3
 800453e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004540:	bf00      	nop
  }
  while (Delay --);
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	1e5a      	subs	r2, r3, #1
 8004546:	60fa      	str	r2, [r7, #12]
 8004548:	2b00      	cmp	r3, #0
 800454a:	d1f9      	bne.n	8004540 <RCC_Delay+0x1c>
}
 800454c:	bf00      	nop
 800454e:	bf00      	nop
 8004550:	3714      	adds	r7, #20
 8004552:	46bd      	mov	sp, r7
 8004554:	bc80      	pop	{r7}
 8004556:	4770      	bx	lr
 8004558:	20000004 	.word	0x20000004
 800455c:	10624dd3 	.word	0x10624dd3

08004560 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004560:	b580      	push	{r7, lr}
 8004562:	b086      	sub	sp, #24
 8004564:	af00      	add	r7, sp, #0
 8004566:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8004568:	2300      	movs	r3, #0
 800456a:	613b      	str	r3, [r7, #16]
 800456c:	2300      	movs	r3, #0
 800456e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	f003 0301 	and.w	r3, r3, #1
 8004578:	2b00      	cmp	r3, #0
 800457a:	d07d      	beq.n	8004678 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 800457c:	2300      	movs	r3, #0
 800457e:	75fb      	strb	r3, [r7, #23]

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004580:	4b4f      	ldr	r3, [pc, #316]	; (80046c0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004582:	69db      	ldr	r3, [r3, #28]
 8004584:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004588:	2b00      	cmp	r3, #0
 800458a:	d10d      	bne.n	80045a8 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800458c:	4b4c      	ldr	r3, [pc, #304]	; (80046c0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800458e:	69db      	ldr	r3, [r3, #28]
 8004590:	4a4b      	ldr	r2, [pc, #300]	; (80046c0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004592:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004596:	61d3      	str	r3, [r2, #28]
 8004598:	4b49      	ldr	r3, [pc, #292]	; (80046c0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800459a:	69db      	ldr	r3, [r3, #28]
 800459c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80045a0:	60bb      	str	r3, [r7, #8]
 80045a2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80045a4:	2301      	movs	r3, #1
 80045a6:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80045a8:	4b46      	ldr	r3, [pc, #280]	; (80046c4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	d118      	bne.n	80045e6 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80045b4:	4b43      	ldr	r3, [pc, #268]	; (80046c4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	4a42      	ldr	r2, [pc, #264]	; (80046c4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80045ba:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80045be:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80045c0:	f7fd fed2 	bl	8002368 <HAL_GetTick>
 80045c4:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80045c6:	e008      	b.n	80045da <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80045c8:	f7fd fece 	bl	8002368 <HAL_GetTick>
 80045cc:	4602      	mov	r2, r0
 80045ce:	693b      	ldr	r3, [r7, #16]
 80045d0:	1ad3      	subs	r3, r2, r3
 80045d2:	2b64      	cmp	r3, #100	; 0x64
 80045d4:	d901      	bls.n	80045da <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 80045d6:	2303      	movs	r3, #3
 80045d8:	e06d      	b.n	80046b6 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80045da:	4b3a      	ldr	r3, [pc, #232]	; (80046c4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d0f0      	beq.n	80045c8 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80045e6:	4b36      	ldr	r3, [pc, #216]	; (80046c0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80045e8:	6a1b      	ldr	r3, [r3, #32]
 80045ea:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80045ee:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d02e      	beq.n	8004654 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	685b      	ldr	r3, [r3, #4]
 80045fa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80045fe:	68fa      	ldr	r2, [r7, #12]
 8004600:	429a      	cmp	r2, r3
 8004602:	d027      	beq.n	8004654 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004604:	4b2e      	ldr	r3, [pc, #184]	; (80046c0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004606:	6a1b      	ldr	r3, [r3, #32]
 8004608:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800460c:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800460e:	4b2e      	ldr	r3, [pc, #184]	; (80046c8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004610:	2201      	movs	r2, #1
 8004612:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004614:	4b2c      	ldr	r3, [pc, #176]	; (80046c8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004616:	2200      	movs	r2, #0
 8004618:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800461a:	4a29      	ldr	r2, [pc, #164]	; (80046c0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	f003 0301 	and.w	r3, r3, #1
 8004626:	2b00      	cmp	r3, #0
 8004628:	d014      	beq.n	8004654 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800462a:	f7fd fe9d 	bl	8002368 <HAL_GetTick>
 800462e:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004630:	e00a      	b.n	8004648 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004632:	f7fd fe99 	bl	8002368 <HAL_GetTick>
 8004636:	4602      	mov	r2, r0
 8004638:	693b      	ldr	r3, [r7, #16]
 800463a:	1ad3      	subs	r3, r2, r3
 800463c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004640:	4293      	cmp	r3, r2
 8004642:	d901      	bls.n	8004648 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8004644:	2303      	movs	r3, #3
 8004646:	e036      	b.n	80046b6 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004648:	4b1d      	ldr	r3, [pc, #116]	; (80046c0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800464a:	6a1b      	ldr	r3, [r3, #32]
 800464c:	f003 0302 	and.w	r3, r3, #2
 8004650:	2b00      	cmp	r3, #0
 8004652:	d0ee      	beq.n	8004632 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004654:	4b1a      	ldr	r3, [pc, #104]	; (80046c0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004656:	6a1b      	ldr	r3, [r3, #32]
 8004658:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	685b      	ldr	r3, [r3, #4]
 8004660:	4917      	ldr	r1, [pc, #92]	; (80046c0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004662:	4313      	orrs	r3, r2
 8004664:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004666:	7dfb      	ldrb	r3, [r7, #23]
 8004668:	2b01      	cmp	r3, #1
 800466a:	d105      	bne.n	8004678 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800466c:	4b14      	ldr	r3, [pc, #80]	; (80046c0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800466e:	69db      	ldr	r3, [r3, #28]
 8004670:	4a13      	ldr	r2, [pc, #76]	; (80046c0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004672:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004676:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	f003 0302 	and.w	r3, r3, #2
 8004680:	2b00      	cmp	r3, #0
 8004682:	d008      	beq.n	8004696 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004684:	4b0e      	ldr	r3, [pc, #56]	; (80046c0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004686:	685b      	ldr	r3, [r3, #4]
 8004688:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	689b      	ldr	r3, [r3, #8]
 8004690:	490b      	ldr	r1, [pc, #44]	; (80046c0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004692:	4313      	orrs	r3, r2
 8004694:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	f003 0310 	and.w	r3, r3, #16
 800469e:	2b00      	cmp	r3, #0
 80046a0:	d008      	beq.n	80046b4 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80046a2:	4b07      	ldr	r3, [pc, #28]	; (80046c0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80046a4:	685b      	ldr	r3, [r3, #4]
 80046a6:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	68db      	ldr	r3, [r3, #12]
 80046ae:	4904      	ldr	r1, [pc, #16]	; (80046c0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80046b0:	4313      	orrs	r3, r2
 80046b2:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 80046b4:	2300      	movs	r3, #0
}
 80046b6:	4618      	mov	r0, r3
 80046b8:	3718      	adds	r7, #24
 80046ba:	46bd      	mov	sp, r7
 80046bc:	bd80      	pop	{r7, pc}
 80046be:	bf00      	nop
 80046c0:	40021000 	.word	0x40021000
 80046c4:	40007000 	.word	0x40007000
 80046c8:	42420440 	.word	0x42420440

080046cc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80046cc:	b580      	push	{r7, lr}
 80046ce:	b082      	sub	sp, #8
 80046d0:	af00      	add	r7, sp, #0
 80046d2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	d101      	bne.n	80046de <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80046da:	2301      	movs	r3, #1
 80046dc:	e041      	b.n	8004762 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80046e4:	b2db      	uxtb	r3, r3
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	d106      	bne.n	80046f8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	2200      	movs	r2, #0
 80046ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80046f2:	6878      	ldr	r0, [r7, #4]
 80046f4:	f7fd fc2c 	bl	8001f50 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	2202      	movs	r2, #2
 80046fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	681a      	ldr	r2, [r3, #0]
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	3304      	adds	r3, #4
 8004708:	4619      	mov	r1, r3
 800470a:	4610      	mov	r0, r2
 800470c:	f000 fa9e 	bl	8004c4c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	2201      	movs	r2, #1
 8004714:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	2201      	movs	r2, #1
 800471c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	2201      	movs	r2, #1
 8004724:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	2201      	movs	r2, #1
 800472c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	2201      	movs	r2, #1
 8004734:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	2201      	movs	r2, #1
 800473c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	2201      	movs	r2, #1
 8004744:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	2201      	movs	r2, #1
 800474c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	2201      	movs	r2, #1
 8004754:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	2201      	movs	r2, #1
 800475c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004760:	2300      	movs	r3, #0
}
 8004762:	4618      	mov	r0, r3
 8004764:	3708      	adds	r7, #8
 8004766:	46bd      	mov	sp, r7
 8004768:	bd80      	pop	{r7, pc}
	...

0800476c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800476c:	b480      	push	{r7}
 800476e:	b085      	sub	sp, #20
 8004770:	af00      	add	r7, sp, #0
 8004772:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800477a:	b2db      	uxtb	r3, r3
 800477c:	2b01      	cmp	r3, #1
 800477e:	d001      	beq.n	8004784 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004780:	2301      	movs	r3, #1
 8004782:	e03a      	b.n	80047fa <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	2202      	movs	r2, #2
 8004788:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	68da      	ldr	r2, [r3, #12]
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	f042 0201 	orr.w	r2, r2, #1
 800479a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	4a18      	ldr	r2, [pc, #96]	; (8004804 <HAL_TIM_Base_Start_IT+0x98>)
 80047a2:	4293      	cmp	r3, r2
 80047a4:	d00e      	beq.n	80047c4 <HAL_TIM_Base_Start_IT+0x58>
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80047ae:	d009      	beq.n	80047c4 <HAL_TIM_Base_Start_IT+0x58>
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	4a14      	ldr	r2, [pc, #80]	; (8004808 <HAL_TIM_Base_Start_IT+0x9c>)
 80047b6:	4293      	cmp	r3, r2
 80047b8:	d004      	beq.n	80047c4 <HAL_TIM_Base_Start_IT+0x58>
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	4a13      	ldr	r2, [pc, #76]	; (800480c <HAL_TIM_Base_Start_IT+0xa0>)
 80047c0:	4293      	cmp	r3, r2
 80047c2:	d111      	bne.n	80047e8 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	689b      	ldr	r3, [r3, #8]
 80047ca:	f003 0307 	and.w	r3, r3, #7
 80047ce:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	2b06      	cmp	r3, #6
 80047d4:	d010      	beq.n	80047f8 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	681a      	ldr	r2, [r3, #0]
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	f042 0201 	orr.w	r2, r2, #1
 80047e4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80047e6:	e007      	b.n	80047f8 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	681a      	ldr	r2, [r3, #0]
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	f042 0201 	orr.w	r2, r2, #1
 80047f6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80047f8:	2300      	movs	r3, #0
}
 80047fa:	4618      	mov	r0, r3
 80047fc:	3714      	adds	r7, #20
 80047fe:	46bd      	mov	sp, r7
 8004800:	bc80      	pop	{r7}
 8004802:	4770      	bx	lr
 8004804:	40012c00 	.word	0x40012c00
 8004808:	40000400 	.word	0x40000400
 800480c:	40000800 	.word	0x40000800

08004810 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8004810:	b480      	push	{r7}
 8004812:	b083      	sub	sp, #12
 8004814:	af00      	add	r7, sp, #0
 8004816:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	68da      	ldr	r2, [r3, #12]
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	f022 0201 	bic.w	r2, r2, #1
 8004826:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	6a1a      	ldr	r2, [r3, #32]
 800482e:	f241 1311 	movw	r3, #4369	; 0x1111
 8004832:	4013      	ands	r3, r2
 8004834:	2b00      	cmp	r3, #0
 8004836:	d10f      	bne.n	8004858 <HAL_TIM_Base_Stop_IT+0x48>
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	6a1a      	ldr	r2, [r3, #32]
 800483e:	f240 4344 	movw	r3, #1092	; 0x444
 8004842:	4013      	ands	r3, r2
 8004844:	2b00      	cmp	r3, #0
 8004846:	d107      	bne.n	8004858 <HAL_TIM_Base_Stop_IT+0x48>
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	681a      	ldr	r2, [r3, #0]
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	f022 0201 	bic.w	r2, r2, #1
 8004856:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	2201      	movs	r2, #1
 800485c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8004860:	2300      	movs	r3, #0
}
 8004862:	4618      	mov	r0, r3
 8004864:	370c      	adds	r7, #12
 8004866:	46bd      	mov	sp, r7
 8004868:	bc80      	pop	{r7}
 800486a:	4770      	bx	lr

0800486c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800486c:	b580      	push	{r7, lr}
 800486e:	b082      	sub	sp, #8
 8004870:	af00      	add	r7, sp, #0
 8004872:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	691b      	ldr	r3, [r3, #16]
 800487a:	f003 0302 	and.w	r3, r3, #2
 800487e:	2b02      	cmp	r3, #2
 8004880:	d122      	bne.n	80048c8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	68db      	ldr	r3, [r3, #12]
 8004888:	f003 0302 	and.w	r3, r3, #2
 800488c:	2b02      	cmp	r3, #2
 800488e:	d11b      	bne.n	80048c8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	f06f 0202 	mvn.w	r2, #2
 8004898:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	2201      	movs	r2, #1
 800489e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	699b      	ldr	r3, [r3, #24]
 80048a6:	f003 0303 	and.w	r3, r3, #3
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d003      	beq.n	80048b6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80048ae:	6878      	ldr	r0, [r7, #4]
 80048b0:	f000 f9b1 	bl	8004c16 <HAL_TIM_IC_CaptureCallback>
 80048b4:	e005      	b.n	80048c2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80048b6:	6878      	ldr	r0, [r7, #4]
 80048b8:	f000 f9a4 	bl	8004c04 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80048bc:	6878      	ldr	r0, [r7, #4]
 80048be:	f000 f9b3 	bl	8004c28 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	2200      	movs	r2, #0
 80048c6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	691b      	ldr	r3, [r3, #16]
 80048ce:	f003 0304 	and.w	r3, r3, #4
 80048d2:	2b04      	cmp	r3, #4
 80048d4:	d122      	bne.n	800491c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	68db      	ldr	r3, [r3, #12]
 80048dc:	f003 0304 	and.w	r3, r3, #4
 80048e0:	2b04      	cmp	r3, #4
 80048e2:	d11b      	bne.n	800491c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	f06f 0204 	mvn.w	r2, #4
 80048ec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	2202      	movs	r2, #2
 80048f2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	699b      	ldr	r3, [r3, #24]
 80048fa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80048fe:	2b00      	cmp	r3, #0
 8004900:	d003      	beq.n	800490a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004902:	6878      	ldr	r0, [r7, #4]
 8004904:	f000 f987 	bl	8004c16 <HAL_TIM_IC_CaptureCallback>
 8004908:	e005      	b.n	8004916 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800490a:	6878      	ldr	r0, [r7, #4]
 800490c:	f000 f97a 	bl	8004c04 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004910:	6878      	ldr	r0, [r7, #4]
 8004912:	f000 f989 	bl	8004c28 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	2200      	movs	r2, #0
 800491a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	691b      	ldr	r3, [r3, #16]
 8004922:	f003 0308 	and.w	r3, r3, #8
 8004926:	2b08      	cmp	r3, #8
 8004928:	d122      	bne.n	8004970 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	68db      	ldr	r3, [r3, #12]
 8004930:	f003 0308 	and.w	r3, r3, #8
 8004934:	2b08      	cmp	r3, #8
 8004936:	d11b      	bne.n	8004970 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	f06f 0208 	mvn.w	r2, #8
 8004940:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	2204      	movs	r2, #4
 8004946:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	69db      	ldr	r3, [r3, #28]
 800494e:	f003 0303 	and.w	r3, r3, #3
 8004952:	2b00      	cmp	r3, #0
 8004954:	d003      	beq.n	800495e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004956:	6878      	ldr	r0, [r7, #4]
 8004958:	f000 f95d 	bl	8004c16 <HAL_TIM_IC_CaptureCallback>
 800495c:	e005      	b.n	800496a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800495e:	6878      	ldr	r0, [r7, #4]
 8004960:	f000 f950 	bl	8004c04 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004964:	6878      	ldr	r0, [r7, #4]
 8004966:	f000 f95f 	bl	8004c28 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	2200      	movs	r2, #0
 800496e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	691b      	ldr	r3, [r3, #16]
 8004976:	f003 0310 	and.w	r3, r3, #16
 800497a:	2b10      	cmp	r3, #16
 800497c:	d122      	bne.n	80049c4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	68db      	ldr	r3, [r3, #12]
 8004984:	f003 0310 	and.w	r3, r3, #16
 8004988:	2b10      	cmp	r3, #16
 800498a:	d11b      	bne.n	80049c4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	f06f 0210 	mvn.w	r2, #16
 8004994:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	2208      	movs	r2, #8
 800499a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	69db      	ldr	r3, [r3, #28]
 80049a2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d003      	beq.n	80049b2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80049aa:	6878      	ldr	r0, [r7, #4]
 80049ac:	f000 f933 	bl	8004c16 <HAL_TIM_IC_CaptureCallback>
 80049b0:	e005      	b.n	80049be <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80049b2:	6878      	ldr	r0, [r7, #4]
 80049b4:	f000 f926 	bl	8004c04 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80049b8:	6878      	ldr	r0, [r7, #4]
 80049ba:	f000 f935 	bl	8004c28 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	2200      	movs	r2, #0
 80049c2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	691b      	ldr	r3, [r3, #16]
 80049ca:	f003 0301 	and.w	r3, r3, #1
 80049ce:	2b01      	cmp	r3, #1
 80049d0:	d10e      	bne.n	80049f0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	68db      	ldr	r3, [r3, #12]
 80049d8:	f003 0301 	and.w	r3, r3, #1
 80049dc:	2b01      	cmp	r3, #1
 80049de:	d107      	bne.n	80049f0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	f06f 0201 	mvn.w	r2, #1
 80049e8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80049ea:	6878      	ldr	r0, [r7, #4]
 80049ec:	f7fc fe6c 	bl	80016c8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	691b      	ldr	r3, [r3, #16]
 80049f6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80049fa:	2b80      	cmp	r3, #128	; 0x80
 80049fc:	d10e      	bne.n	8004a1c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	68db      	ldr	r3, [r3, #12]
 8004a04:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004a08:	2b80      	cmp	r3, #128	; 0x80
 8004a0a:	d107      	bne.n	8004a1c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004a14:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004a16:	6878      	ldr	r0, [r7, #4]
 8004a18:	f000 fa77 	bl	8004f0a <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	691b      	ldr	r3, [r3, #16]
 8004a22:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004a26:	2b40      	cmp	r3, #64	; 0x40
 8004a28:	d10e      	bne.n	8004a48 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	68db      	ldr	r3, [r3, #12]
 8004a30:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004a34:	2b40      	cmp	r3, #64	; 0x40
 8004a36:	d107      	bne.n	8004a48 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004a40:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004a42:	6878      	ldr	r0, [r7, #4]
 8004a44:	f000 f8f9 	bl	8004c3a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	691b      	ldr	r3, [r3, #16]
 8004a4e:	f003 0320 	and.w	r3, r3, #32
 8004a52:	2b20      	cmp	r3, #32
 8004a54:	d10e      	bne.n	8004a74 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	68db      	ldr	r3, [r3, #12]
 8004a5c:	f003 0320 	and.w	r3, r3, #32
 8004a60:	2b20      	cmp	r3, #32
 8004a62:	d107      	bne.n	8004a74 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	f06f 0220 	mvn.w	r2, #32
 8004a6c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004a6e:	6878      	ldr	r0, [r7, #4]
 8004a70:	f000 fa42 	bl	8004ef8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004a74:	bf00      	nop
 8004a76:	3708      	adds	r7, #8
 8004a78:	46bd      	mov	sp, r7
 8004a7a:	bd80      	pop	{r7, pc}

08004a7c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004a7c:	b580      	push	{r7, lr}
 8004a7e:	b084      	sub	sp, #16
 8004a80:	af00      	add	r7, sp, #0
 8004a82:	6078      	str	r0, [r7, #4]
 8004a84:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004a8c:	2b01      	cmp	r3, #1
 8004a8e:	d101      	bne.n	8004a94 <HAL_TIM_ConfigClockSource+0x18>
 8004a90:	2302      	movs	r3, #2
 8004a92:	e0b3      	b.n	8004bfc <HAL_TIM_ConfigClockSource+0x180>
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	2201      	movs	r2, #1
 8004a98:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	2202      	movs	r2, #2
 8004aa0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	689b      	ldr	r3, [r3, #8]
 8004aaa:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004ab2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004aba:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	68fa      	ldr	r2, [r7, #12]
 8004ac2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004ac4:	683b      	ldr	r3, [r7, #0]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004acc:	d03e      	beq.n	8004b4c <HAL_TIM_ConfigClockSource+0xd0>
 8004ace:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004ad2:	f200 8087 	bhi.w	8004be4 <HAL_TIM_ConfigClockSource+0x168>
 8004ad6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004ada:	f000 8085 	beq.w	8004be8 <HAL_TIM_ConfigClockSource+0x16c>
 8004ade:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004ae2:	d87f      	bhi.n	8004be4 <HAL_TIM_ConfigClockSource+0x168>
 8004ae4:	2b70      	cmp	r3, #112	; 0x70
 8004ae6:	d01a      	beq.n	8004b1e <HAL_TIM_ConfigClockSource+0xa2>
 8004ae8:	2b70      	cmp	r3, #112	; 0x70
 8004aea:	d87b      	bhi.n	8004be4 <HAL_TIM_ConfigClockSource+0x168>
 8004aec:	2b60      	cmp	r3, #96	; 0x60
 8004aee:	d050      	beq.n	8004b92 <HAL_TIM_ConfigClockSource+0x116>
 8004af0:	2b60      	cmp	r3, #96	; 0x60
 8004af2:	d877      	bhi.n	8004be4 <HAL_TIM_ConfigClockSource+0x168>
 8004af4:	2b50      	cmp	r3, #80	; 0x50
 8004af6:	d03c      	beq.n	8004b72 <HAL_TIM_ConfigClockSource+0xf6>
 8004af8:	2b50      	cmp	r3, #80	; 0x50
 8004afa:	d873      	bhi.n	8004be4 <HAL_TIM_ConfigClockSource+0x168>
 8004afc:	2b40      	cmp	r3, #64	; 0x40
 8004afe:	d058      	beq.n	8004bb2 <HAL_TIM_ConfigClockSource+0x136>
 8004b00:	2b40      	cmp	r3, #64	; 0x40
 8004b02:	d86f      	bhi.n	8004be4 <HAL_TIM_ConfigClockSource+0x168>
 8004b04:	2b30      	cmp	r3, #48	; 0x30
 8004b06:	d064      	beq.n	8004bd2 <HAL_TIM_ConfigClockSource+0x156>
 8004b08:	2b30      	cmp	r3, #48	; 0x30
 8004b0a:	d86b      	bhi.n	8004be4 <HAL_TIM_ConfigClockSource+0x168>
 8004b0c:	2b20      	cmp	r3, #32
 8004b0e:	d060      	beq.n	8004bd2 <HAL_TIM_ConfigClockSource+0x156>
 8004b10:	2b20      	cmp	r3, #32
 8004b12:	d867      	bhi.n	8004be4 <HAL_TIM_ConfigClockSource+0x168>
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	d05c      	beq.n	8004bd2 <HAL_TIM_ConfigClockSource+0x156>
 8004b18:	2b10      	cmp	r3, #16
 8004b1a:	d05a      	beq.n	8004bd2 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8004b1c:	e062      	b.n	8004be4 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	6818      	ldr	r0, [r3, #0]
 8004b22:	683b      	ldr	r3, [r7, #0]
 8004b24:	6899      	ldr	r1, [r3, #8]
 8004b26:	683b      	ldr	r3, [r7, #0]
 8004b28:	685a      	ldr	r2, [r3, #4]
 8004b2a:	683b      	ldr	r3, [r7, #0]
 8004b2c:	68db      	ldr	r3, [r3, #12]
 8004b2e:	f000 f966 	bl	8004dfe <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	689b      	ldr	r3, [r3, #8]
 8004b38:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004b40:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	68fa      	ldr	r2, [r7, #12]
 8004b48:	609a      	str	r2, [r3, #8]
      break;
 8004b4a:	e04e      	b.n	8004bea <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	6818      	ldr	r0, [r3, #0]
 8004b50:	683b      	ldr	r3, [r7, #0]
 8004b52:	6899      	ldr	r1, [r3, #8]
 8004b54:	683b      	ldr	r3, [r7, #0]
 8004b56:	685a      	ldr	r2, [r3, #4]
 8004b58:	683b      	ldr	r3, [r7, #0]
 8004b5a:	68db      	ldr	r3, [r3, #12]
 8004b5c:	f000 f94f 	bl	8004dfe <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	689a      	ldr	r2, [r3, #8]
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004b6e:	609a      	str	r2, [r3, #8]
      break;
 8004b70:	e03b      	b.n	8004bea <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	6818      	ldr	r0, [r3, #0]
 8004b76:	683b      	ldr	r3, [r7, #0]
 8004b78:	6859      	ldr	r1, [r3, #4]
 8004b7a:	683b      	ldr	r3, [r7, #0]
 8004b7c:	68db      	ldr	r3, [r3, #12]
 8004b7e:	461a      	mov	r2, r3
 8004b80:	f000 f8c6 	bl	8004d10 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	2150      	movs	r1, #80	; 0x50
 8004b8a:	4618      	mov	r0, r3
 8004b8c:	f000 f91d 	bl	8004dca <TIM_ITRx_SetConfig>
      break;
 8004b90:	e02b      	b.n	8004bea <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	6818      	ldr	r0, [r3, #0]
 8004b96:	683b      	ldr	r3, [r7, #0]
 8004b98:	6859      	ldr	r1, [r3, #4]
 8004b9a:	683b      	ldr	r3, [r7, #0]
 8004b9c:	68db      	ldr	r3, [r3, #12]
 8004b9e:	461a      	mov	r2, r3
 8004ba0:	f000 f8e4 	bl	8004d6c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	2160      	movs	r1, #96	; 0x60
 8004baa:	4618      	mov	r0, r3
 8004bac:	f000 f90d 	bl	8004dca <TIM_ITRx_SetConfig>
      break;
 8004bb0:	e01b      	b.n	8004bea <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	6818      	ldr	r0, [r3, #0]
 8004bb6:	683b      	ldr	r3, [r7, #0]
 8004bb8:	6859      	ldr	r1, [r3, #4]
 8004bba:	683b      	ldr	r3, [r7, #0]
 8004bbc:	68db      	ldr	r3, [r3, #12]
 8004bbe:	461a      	mov	r2, r3
 8004bc0:	f000 f8a6 	bl	8004d10 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	2140      	movs	r1, #64	; 0x40
 8004bca:	4618      	mov	r0, r3
 8004bcc:	f000 f8fd 	bl	8004dca <TIM_ITRx_SetConfig>
      break;
 8004bd0:	e00b      	b.n	8004bea <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	681a      	ldr	r2, [r3, #0]
 8004bd6:	683b      	ldr	r3, [r7, #0]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	4619      	mov	r1, r3
 8004bdc:	4610      	mov	r0, r2
 8004bde:	f000 f8f4 	bl	8004dca <TIM_ITRx_SetConfig>
        break;
 8004be2:	e002      	b.n	8004bea <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8004be4:	bf00      	nop
 8004be6:	e000      	b.n	8004bea <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8004be8:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	2201      	movs	r2, #1
 8004bee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	2200      	movs	r2, #0
 8004bf6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004bfa:	2300      	movs	r3, #0
}
 8004bfc:	4618      	mov	r0, r3
 8004bfe:	3710      	adds	r7, #16
 8004c00:	46bd      	mov	sp, r7
 8004c02:	bd80      	pop	{r7, pc}

08004c04 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004c04:	b480      	push	{r7}
 8004c06:	b083      	sub	sp, #12
 8004c08:	af00      	add	r7, sp, #0
 8004c0a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004c0c:	bf00      	nop
 8004c0e:	370c      	adds	r7, #12
 8004c10:	46bd      	mov	sp, r7
 8004c12:	bc80      	pop	{r7}
 8004c14:	4770      	bx	lr

08004c16 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004c16:	b480      	push	{r7}
 8004c18:	b083      	sub	sp, #12
 8004c1a:	af00      	add	r7, sp, #0
 8004c1c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004c1e:	bf00      	nop
 8004c20:	370c      	adds	r7, #12
 8004c22:	46bd      	mov	sp, r7
 8004c24:	bc80      	pop	{r7}
 8004c26:	4770      	bx	lr

08004c28 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004c28:	b480      	push	{r7}
 8004c2a:	b083      	sub	sp, #12
 8004c2c:	af00      	add	r7, sp, #0
 8004c2e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004c30:	bf00      	nop
 8004c32:	370c      	adds	r7, #12
 8004c34:	46bd      	mov	sp, r7
 8004c36:	bc80      	pop	{r7}
 8004c38:	4770      	bx	lr

08004c3a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004c3a:	b480      	push	{r7}
 8004c3c:	b083      	sub	sp, #12
 8004c3e:	af00      	add	r7, sp, #0
 8004c40:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004c42:	bf00      	nop
 8004c44:	370c      	adds	r7, #12
 8004c46:	46bd      	mov	sp, r7
 8004c48:	bc80      	pop	{r7}
 8004c4a:	4770      	bx	lr

08004c4c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004c4c:	b480      	push	{r7}
 8004c4e:	b085      	sub	sp, #20
 8004c50:	af00      	add	r7, sp, #0
 8004c52:	6078      	str	r0, [r7, #4]
 8004c54:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	4a29      	ldr	r2, [pc, #164]	; (8004d04 <TIM_Base_SetConfig+0xb8>)
 8004c60:	4293      	cmp	r3, r2
 8004c62:	d00b      	beq.n	8004c7c <TIM_Base_SetConfig+0x30>
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004c6a:	d007      	beq.n	8004c7c <TIM_Base_SetConfig+0x30>
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	4a26      	ldr	r2, [pc, #152]	; (8004d08 <TIM_Base_SetConfig+0xbc>)
 8004c70:	4293      	cmp	r3, r2
 8004c72:	d003      	beq.n	8004c7c <TIM_Base_SetConfig+0x30>
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	4a25      	ldr	r2, [pc, #148]	; (8004d0c <TIM_Base_SetConfig+0xc0>)
 8004c78:	4293      	cmp	r3, r2
 8004c7a:	d108      	bne.n	8004c8e <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004c82:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004c84:	683b      	ldr	r3, [r7, #0]
 8004c86:	685b      	ldr	r3, [r3, #4]
 8004c88:	68fa      	ldr	r2, [r7, #12]
 8004c8a:	4313      	orrs	r3, r2
 8004c8c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	4a1c      	ldr	r2, [pc, #112]	; (8004d04 <TIM_Base_SetConfig+0xb8>)
 8004c92:	4293      	cmp	r3, r2
 8004c94:	d00b      	beq.n	8004cae <TIM_Base_SetConfig+0x62>
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004c9c:	d007      	beq.n	8004cae <TIM_Base_SetConfig+0x62>
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	4a19      	ldr	r2, [pc, #100]	; (8004d08 <TIM_Base_SetConfig+0xbc>)
 8004ca2:	4293      	cmp	r3, r2
 8004ca4:	d003      	beq.n	8004cae <TIM_Base_SetConfig+0x62>
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	4a18      	ldr	r2, [pc, #96]	; (8004d0c <TIM_Base_SetConfig+0xc0>)
 8004caa:	4293      	cmp	r3, r2
 8004cac:	d108      	bne.n	8004cc0 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004cb4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004cb6:	683b      	ldr	r3, [r7, #0]
 8004cb8:	68db      	ldr	r3, [r3, #12]
 8004cba:	68fa      	ldr	r2, [r7, #12]
 8004cbc:	4313      	orrs	r3, r2
 8004cbe:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004cc6:	683b      	ldr	r3, [r7, #0]
 8004cc8:	695b      	ldr	r3, [r3, #20]
 8004cca:	4313      	orrs	r3, r2
 8004ccc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	68fa      	ldr	r2, [r7, #12]
 8004cd2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004cd4:	683b      	ldr	r3, [r7, #0]
 8004cd6:	689a      	ldr	r2, [r3, #8]
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004cdc:	683b      	ldr	r3, [r7, #0]
 8004cde:	681a      	ldr	r2, [r3, #0]
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	4a07      	ldr	r2, [pc, #28]	; (8004d04 <TIM_Base_SetConfig+0xb8>)
 8004ce8:	4293      	cmp	r3, r2
 8004cea:	d103      	bne.n	8004cf4 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004cec:	683b      	ldr	r3, [r7, #0]
 8004cee:	691a      	ldr	r2, [r3, #16]
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	2201      	movs	r2, #1
 8004cf8:	615a      	str	r2, [r3, #20]
}
 8004cfa:	bf00      	nop
 8004cfc:	3714      	adds	r7, #20
 8004cfe:	46bd      	mov	sp, r7
 8004d00:	bc80      	pop	{r7}
 8004d02:	4770      	bx	lr
 8004d04:	40012c00 	.word	0x40012c00
 8004d08:	40000400 	.word	0x40000400
 8004d0c:	40000800 	.word	0x40000800

08004d10 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004d10:	b480      	push	{r7}
 8004d12:	b087      	sub	sp, #28
 8004d14:	af00      	add	r7, sp, #0
 8004d16:	60f8      	str	r0, [r7, #12]
 8004d18:	60b9      	str	r1, [r7, #8]
 8004d1a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	6a1b      	ldr	r3, [r3, #32]
 8004d20:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	6a1b      	ldr	r3, [r3, #32]
 8004d26:	f023 0201 	bic.w	r2, r3, #1
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	699b      	ldr	r3, [r3, #24]
 8004d32:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004d34:	693b      	ldr	r3, [r7, #16]
 8004d36:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004d3a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	011b      	lsls	r3, r3, #4
 8004d40:	693a      	ldr	r2, [r7, #16]
 8004d42:	4313      	orrs	r3, r2
 8004d44:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004d46:	697b      	ldr	r3, [r7, #20]
 8004d48:	f023 030a 	bic.w	r3, r3, #10
 8004d4c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004d4e:	697a      	ldr	r2, [r7, #20]
 8004d50:	68bb      	ldr	r3, [r7, #8]
 8004d52:	4313      	orrs	r3, r2
 8004d54:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	693a      	ldr	r2, [r7, #16]
 8004d5a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	697a      	ldr	r2, [r7, #20]
 8004d60:	621a      	str	r2, [r3, #32]
}
 8004d62:	bf00      	nop
 8004d64:	371c      	adds	r7, #28
 8004d66:	46bd      	mov	sp, r7
 8004d68:	bc80      	pop	{r7}
 8004d6a:	4770      	bx	lr

08004d6c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004d6c:	b480      	push	{r7}
 8004d6e:	b087      	sub	sp, #28
 8004d70:	af00      	add	r7, sp, #0
 8004d72:	60f8      	str	r0, [r7, #12]
 8004d74:	60b9      	str	r1, [r7, #8]
 8004d76:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	6a1b      	ldr	r3, [r3, #32]
 8004d7c:	f023 0210 	bic.w	r2, r3, #16
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	699b      	ldr	r3, [r3, #24]
 8004d88:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	6a1b      	ldr	r3, [r3, #32]
 8004d8e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004d90:	697b      	ldr	r3, [r7, #20]
 8004d92:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004d96:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	031b      	lsls	r3, r3, #12
 8004d9c:	697a      	ldr	r2, [r7, #20]
 8004d9e:	4313      	orrs	r3, r2
 8004da0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004da2:	693b      	ldr	r3, [r7, #16]
 8004da4:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004da8:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004daa:	68bb      	ldr	r3, [r7, #8]
 8004dac:	011b      	lsls	r3, r3, #4
 8004dae:	693a      	ldr	r2, [r7, #16]
 8004db0:	4313      	orrs	r3, r2
 8004db2:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	697a      	ldr	r2, [r7, #20]
 8004db8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	693a      	ldr	r2, [r7, #16]
 8004dbe:	621a      	str	r2, [r3, #32]
}
 8004dc0:	bf00      	nop
 8004dc2:	371c      	adds	r7, #28
 8004dc4:	46bd      	mov	sp, r7
 8004dc6:	bc80      	pop	{r7}
 8004dc8:	4770      	bx	lr

08004dca <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004dca:	b480      	push	{r7}
 8004dcc:	b085      	sub	sp, #20
 8004dce:	af00      	add	r7, sp, #0
 8004dd0:	6078      	str	r0, [r7, #4]
 8004dd2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	689b      	ldr	r3, [r3, #8]
 8004dd8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004de0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004de2:	683a      	ldr	r2, [r7, #0]
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	4313      	orrs	r3, r2
 8004de8:	f043 0307 	orr.w	r3, r3, #7
 8004dec:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	68fa      	ldr	r2, [r7, #12]
 8004df2:	609a      	str	r2, [r3, #8]
}
 8004df4:	bf00      	nop
 8004df6:	3714      	adds	r7, #20
 8004df8:	46bd      	mov	sp, r7
 8004dfa:	bc80      	pop	{r7}
 8004dfc:	4770      	bx	lr

08004dfe <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004dfe:	b480      	push	{r7}
 8004e00:	b087      	sub	sp, #28
 8004e02:	af00      	add	r7, sp, #0
 8004e04:	60f8      	str	r0, [r7, #12]
 8004e06:	60b9      	str	r1, [r7, #8]
 8004e08:	607a      	str	r2, [r7, #4]
 8004e0a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	689b      	ldr	r3, [r3, #8]
 8004e10:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004e12:	697b      	ldr	r3, [r7, #20]
 8004e14:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004e18:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004e1a:	683b      	ldr	r3, [r7, #0]
 8004e1c:	021a      	lsls	r2, r3, #8
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	431a      	orrs	r2, r3
 8004e22:	68bb      	ldr	r3, [r7, #8]
 8004e24:	4313      	orrs	r3, r2
 8004e26:	697a      	ldr	r2, [r7, #20]
 8004e28:	4313      	orrs	r3, r2
 8004e2a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	697a      	ldr	r2, [r7, #20]
 8004e30:	609a      	str	r2, [r3, #8]
}
 8004e32:	bf00      	nop
 8004e34:	371c      	adds	r7, #28
 8004e36:	46bd      	mov	sp, r7
 8004e38:	bc80      	pop	{r7}
 8004e3a:	4770      	bx	lr

08004e3c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004e3c:	b480      	push	{r7}
 8004e3e:	b085      	sub	sp, #20
 8004e40:	af00      	add	r7, sp, #0
 8004e42:	6078      	str	r0, [r7, #4]
 8004e44:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004e4c:	2b01      	cmp	r3, #1
 8004e4e:	d101      	bne.n	8004e54 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004e50:	2302      	movs	r3, #2
 8004e52:	e046      	b.n	8004ee2 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	2201      	movs	r2, #1
 8004e58:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	2202      	movs	r2, #2
 8004e60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	685b      	ldr	r3, [r3, #4]
 8004e6a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	689b      	ldr	r3, [r3, #8]
 8004e72:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004e7a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004e7c:	683b      	ldr	r3, [r7, #0]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	68fa      	ldr	r2, [r7, #12]
 8004e82:	4313      	orrs	r3, r2
 8004e84:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	68fa      	ldr	r2, [r7, #12]
 8004e8c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	4a16      	ldr	r2, [pc, #88]	; (8004eec <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8004e94:	4293      	cmp	r3, r2
 8004e96:	d00e      	beq.n	8004eb6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004ea0:	d009      	beq.n	8004eb6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	4a12      	ldr	r2, [pc, #72]	; (8004ef0 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8004ea8:	4293      	cmp	r3, r2
 8004eaa:	d004      	beq.n	8004eb6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	4a10      	ldr	r2, [pc, #64]	; (8004ef4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8004eb2:	4293      	cmp	r3, r2
 8004eb4:	d10c      	bne.n	8004ed0 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004eb6:	68bb      	ldr	r3, [r7, #8]
 8004eb8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004ebc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004ebe:	683b      	ldr	r3, [r7, #0]
 8004ec0:	685b      	ldr	r3, [r3, #4]
 8004ec2:	68ba      	ldr	r2, [r7, #8]
 8004ec4:	4313      	orrs	r3, r2
 8004ec6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	68ba      	ldr	r2, [r7, #8]
 8004ece:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	2201      	movs	r2, #1
 8004ed4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	2200      	movs	r2, #0
 8004edc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004ee0:	2300      	movs	r3, #0
}
 8004ee2:	4618      	mov	r0, r3
 8004ee4:	3714      	adds	r7, #20
 8004ee6:	46bd      	mov	sp, r7
 8004ee8:	bc80      	pop	{r7}
 8004eea:	4770      	bx	lr
 8004eec:	40012c00 	.word	0x40012c00
 8004ef0:	40000400 	.word	0x40000400
 8004ef4:	40000800 	.word	0x40000800

08004ef8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004ef8:	b480      	push	{r7}
 8004efa:	b083      	sub	sp, #12
 8004efc:	af00      	add	r7, sp, #0
 8004efe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004f00:	bf00      	nop
 8004f02:	370c      	adds	r7, #12
 8004f04:	46bd      	mov	sp, r7
 8004f06:	bc80      	pop	{r7}
 8004f08:	4770      	bx	lr

08004f0a <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004f0a:	b480      	push	{r7}
 8004f0c:	b083      	sub	sp, #12
 8004f0e:	af00      	add	r7, sp, #0
 8004f10:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004f12:	bf00      	nop
 8004f14:	370c      	adds	r7, #12
 8004f16:	46bd      	mov	sp, r7
 8004f18:	bc80      	pop	{r7}
 8004f1a:	4770      	bx	lr

08004f1c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004f1c:	b580      	push	{r7, lr}
 8004f1e:	b082      	sub	sp, #8
 8004f20:	af00      	add	r7, sp, #0
 8004f22:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	d101      	bne.n	8004f2e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004f2a:	2301      	movs	r3, #1
 8004f2c:	e03f      	b.n	8004fae <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004f34:	b2db      	uxtb	r3, r3
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	d106      	bne.n	8004f48 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	2200      	movs	r2, #0
 8004f3e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004f42:	6878      	ldr	r0, [r7, #4]
 8004f44:	f7fd f844 	bl	8001fd0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	2224      	movs	r2, #36	; 0x24
 8004f4c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	68da      	ldr	r2, [r3, #12]
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004f5e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004f60:	6878      	ldr	r0, [r7, #4]
 8004f62:	f000 f829 	bl	8004fb8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	691a      	ldr	r2, [r3, #16]
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004f74:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	695a      	ldr	r2, [r3, #20]
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004f84:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	68da      	ldr	r2, [r3, #12]
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004f94:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	2200      	movs	r2, #0
 8004f9a:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	2220      	movs	r2, #32
 8004fa0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	2220      	movs	r2, #32
 8004fa8:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8004fac:	2300      	movs	r3, #0
}
 8004fae:	4618      	mov	r0, r3
 8004fb0:	3708      	adds	r7, #8
 8004fb2:	46bd      	mov	sp, r7
 8004fb4:	bd80      	pop	{r7, pc}
	...

08004fb8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004fb8:	b580      	push	{r7, lr}
 8004fba:	b084      	sub	sp, #16
 8004fbc:	af00      	add	r7, sp, #0
 8004fbe:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	691b      	ldr	r3, [r3, #16]
 8004fc6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	68da      	ldr	r2, [r3, #12]
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	430a      	orrs	r2, r1
 8004fd4:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	689a      	ldr	r2, [r3, #8]
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	691b      	ldr	r3, [r3, #16]
 8004fde:	431a      	orrs	r2, r3
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	695b      	ldr	r3, [r3, #20]
 8004fe4:	4313      	orrs	r3, r2
 8004fe6:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	68db      	ldr	r3, [r3, #12]
 8004fee:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8004ff2:	f023 030c 	bic.w	r3, r3, #12
 8004ff6:	687a      	ldr	r2, [r7, #4]
 8004ff8:	6812      	ldr	r2, [r2, #0]
 8004ffa:	68b9      	ldr	r1, [r7, #8]
 8004ffc:	430b      	orrs	r3, r1
 8004ffe:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	695b      	ldr	r3, [r3, #20]
 8005006:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	699a      	ldr	r2, [r3, #24]
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	430a      	orrs	r2, r1
 8005014:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	4a2c      	ldr	r2, [pc, #176]	; (80050cc <UART_SetConfig+0x114>)
 800501c:	4293      	cmp	r3, r2
 800501e:	d103      	bne.n	8005028 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8005020:	f7ff fa6c 	bl	80044fc <HAL_RCC_GetPCLK2Freq>
 8005024:	60f8      	str	r0, [r7, #12]
 8005026:	e002      	b.n	800502e <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8005028:	f7ff fa54 	bl	80044d4 <HAL_RCC_GetPCLK1Freq>
 800502c:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800502e:	68fa      	ldr	r2, [r7, #12]
 8005030:	4613      	mov	r3, r2
 8005032:	009b      	lsls	r3, r3, #2
 8005034:	4413      	add	r3, r2
 8005036:	009a      	lsls	r2, r3, #2
 8005038:	441a      	add	r2, r3
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	685b      	ldr	r3, [r3, #4]
 800503e:	009b      	lsls	r3, r3, #2
 8005040:	fbb2 f3f3 	udiv	r3, r2, r3
 8005044:	4a22      	ldr	r2, [pc, #136]	; (80050d0 <UART_SetConfig+0x118>)
 8005046:	fba2 2303 	umull	r2, r3, r2, r3
 800504a:	095b      	lsrs	r3, r3, #5
 800504c:	0119      	lsls	r1, r3, #4
 800504e:	68fa      	ldr	r2, [r7, #12]
 8005050:	4613      	mov	r3, r2
 8005052:	009b      	lsls	r3, r3, #2
 8005054:	4413      	add	r3, r2
 8005056:	009a      	lsls	r2, r3, #2
 8005058:	441a      	add	r2, r3
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	685b      	ldr	r3, [r3, #4]
 800505e:	009b      	lsls	r3, r3, #2
 8005060:	fbb2 f2f3 	udiv	r2, r2, r3
 8005064:	4b1a      	ldr	r3, [pc, #104]	; (80050d0 <UART_SetConfig+0x118>)
 8005066:	fba3 0302 	umull	r0, r3, r3, r2
 800506a:	095b      	lsrs	r3, r3, #5
 800506c:	2064      	movs	r0, #100	; 0x64
 800506e:	fb00 f303 	mul.w	r3, r0, r3
 8005072:	1ad3      	subs	r3, r2, r3
 8005074:	011b      	lsls	r3, r3, #4
 8005076:	3332      	adds	r3, #50	; 0x32
 8005078:	4a15      	ldr	r2, [pc, #84]	; (80050d0 <UART_SetConfig+0x118>)
 800507a:	fba2 2303 	umull	r2, r3, r2, r3
 800507e:	095b      	lsrs	r3, r3, #5
 8005080:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005084:	4419      	add	r1, r3
 8005086:	68fa      	ldr	r2, [r7, #12]
 8005088:	4613      	mov	r3, r2
 800508a:	009b      	lsls	r3, r3, #2
 800508c:	4413      	add	r3, r2
 800508e:	009a      	lsls	r2, r3, #2
 8005090:	441a      	add	r2, r3
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	685b      	ldr	r3, [r3, #4]
 8005096:	009b      	lsls	r3, r3, #2
 8005098:	fbb2 f2f3 	udiv	r2, r2, r3
 800509c:	4b0c      	ldr	r3, [pc, #48]	; (80050d0 <UART_SetConfig+0x118>)
 800509e:	fba3 0302 	umull	r0, r3, r3, r2
 80050a2:	095b      	lsrs	r3, r3, #5
 80050a4:	2064      	movs	r0, #100	; 0x64
 80050a6:	fb00 f303 	mul.w	r3, r0, r3
 80050aa:	1ad3      	subs	r3, r2, r3
 80050ac:	011b      	lsls	r3, r3, #4
 80050ae:	3332      	adds	r3, #50	; 0x32
 80050b0:	4a07      	ldr	r2, [pc, #28]	; (80050d0 <UART_SetConfig+0x118>)
 80050b2:	fba2 2303 	umull	r2, r3, r2, r3
 80050b6:	095b      	lsrs	r3, r3, #5
 80050b8:	f003 020f 	and.w	r2, r3, #15
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	440a      	add	r2, r1
 80050c2:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80050c4:	bf00      	nop
 80050c6:	3710      	adds	r7, #16
 80050c8:	46bd      	mov	sp, r7
 80050ca:	bd80      	pop	{r7, pc}
 80050cc:	40013800 	.word	0x40013800
 80050d0:	51eb851f 	.word	0x51eb851f

080050d4 <FIRFilter_Init>:
};




void FIRFilter_Init(FIRFilter *fir) {
 80050d4:	b480      	push	{r7}
 80050d6:	b085      	sub	sp, #20
 80050d8:	af00      	add	r7, sp, #0
 80050da:	6078      	str	r0, [r7, #4]

	/* Clear filter buffer */
	for (uint8_t n = 0; n < FIR_FILTER_LENGTH; n++) {
 80050dc:	2300      	movs	r3, #0
 80050de:	73fb      	strb	r3, [r7, #15]
 80050e0:	e008      	b.n	80050f4 <FIRFilter_Init+0x20>

		fir->buf[n] = 0.0f;
 80050e2:	7bfa      	ldrb	r2, [r7, #15]
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	f04f 0100 	mov.w	r1, #0
 80050ea:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	for (uint8_t n = 0; n < FIR_FILTER_LENGTH; n++) {
 80050ee:	7bfb      	ldrb	r3, [r7, #15]
 80050f0:	3301      	adds	r3, #1
 80050f2:	73fb      	strb	r3, [r7, #15]
 80050f4:	7bfb      	ldrb	r3, [r7, #15]
 80050f6:	2b1f      	cmp	r3, #31
 80050f8:	d9f3      	bls.n	80050e2 <FIRFilter_Init+0xe>

	}

	/* Reset buffer index */
	fir->bufIndex = 0;
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	2200      	movs	r2, #0
 80050fe:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

	/* Clear filter output */
	fir->out = 0.0f;
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	f04f 0200 	mov.w	r2, #0
 8005108:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

}
 800510c:	bf00      	nop
 800510e:	3714      	adds	r7, #20
 8005110:	46bd      	mov	sp, r7
 8005112:	bc80      	pop	{r7}
 8005114:	4770      	bx	lr
	...

08005118 <FIRFilter_Update>:

float FIRFilter_Update(FIRFilter *fir, float inp) {
 8005118:	b590      	push	{r4, r7, lr}
 800511a:	b085      	sub	sp, #20
 800511c:	af00      	add	r7, sp, #0
 800511e:	6078      	str	r0, [r7, #4]
 8005120:	6039      	str	r1, [r7, #0]

	/* Store latest sample in buffer */
	fir->buf[fir->bufIndex] = inp;
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8005128:	4619      	mov	r1, r3
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	683a      	ldr	r2, [r7, #0]
 800512e:	f843 2021 	str.w	r2, [r3, r1, lsl #2]

	/* Increment buffer index and wrap around if necessary */
	fir->bufIndex++;
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8005138:	3301      	adds	r3, #1
 800513a:	b2da      	uxtb	r2, r3
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

	if (fir->bufIndex == FIR_FILTER_LENGTH) {
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8005148:	2b20      	cmp	r3, #32
 800514a:	d103      	bne.n	8005154 <FIRFilter_Update+0x3c>

		fir->bufIndex = 0;
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	2200      	movs	r2, #0
 8005150:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

	}

	/* Compute new output sample (via convolution) */
	fir->out = 0.0f;
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	f04f 0200 	mov.w	r2, #0
 800515a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

	uint8_t sumIndex = fir->bufIndex;
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8005164:	73fb      	strb	r3, [r7, #15]

	for (uint8_t n = 0; n < FIR_FILTER_LENGTH; n++) {
 8005166:	2300      	movs	r3, #0
 8005168:	73bb      	strb	r3, [r7, #14]
 800516a:	e023      	b.n	80051b4 <FIRFilter_Update+0x9c>

		/* Decrement index and wrap if necessary */
		if (sumIndex > 0) {
 800516c:	7bfb      	ldrb	r3, [r7, #15]
 800516e:	2b00      	cmp	r3, #0
 8005170:	d003      	beq.n	800517a <FIRFilter_Update+0x62>

			sumIndex--;
 8005172:	7bfb      	ldrb	r3, [r7, #15]
 8005174:	3b01      	subs	r3, #1
 8005176:	73fb      	strb	r3, [r7, #15]
 8005178:	e001      	b.n	800517e <FIRFilter_Update+0x66>

		} else {

			sumIndex = FIR_FILTER_LENGTH - 1;
 800517a:	231f      	movs	r3, #31
 800517c:	73fb      	strb	r3, [r7, #15]

		}

		/* Multiply impulse response with shifted input sample and add to output */
		fir->out += FIR_IMPULSE_RESPONSE[n] * fir->buf[sumIndex];
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 8005184:	7bbb      	ldrb	r3, [r7, #14]
 8005186:	4a10      	ldr	r2, [pc, #64]	; (80051c8 <FIRFilter_Update+0xb0>)
 8005188:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800518c:	7bfa      	ldrb	r2, [r7, #15]
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005194:	4619      	mov	r1, r3
 8005196:	f7fb fdf5 	bl	8000d84 <__aeabi_fmul>
 800519a:	4603      	mov	r3, r0
 800519c:	4619      	mov	r1, r3
 800519e:	4620      	mov	r0, r4
 80051a0:	f7fb fce8 	bl	8000b74 <__addsf3>
 80051a4:	4603      	mov	r3, r0
 80051a6:	461a      	mov	r2, r3
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
	for (uint8_t n = 0; n < FIR_FILTER_LENGTH; n++) {
 80051ae:	7bbb      	ldrb	r3, [r7, #14]
 80051b0:	3301      	adds	r3, #1
 80051b2:	73bb      	strb	r3, [r7, #14]
 80051b4:	7bbb      	ldrb	r3, [r7, #14]
 80051b6:	2b1f      	cmp	r3, #31
 80051b8:	d9d8      	bls.n	800516c <FIRFilter_Update+0x54>

	}

	/* Return filtered output */
	return fir->out;
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84

}
 80051c0:	4618      	mov	r0, r3
 80051c2:	3714      	adds	r7, #20
 80051c4:	46bd      	mov	sp, r7
 80051c6:	bd90      	pop	{r4, r7, pc}
 80051c8:	20000010 	.word	0x20000010

080051cc <ssd1306_Reset>:
#include <stdlib.h>
#include <string.h>  // For memcpy

#if defined(SSD1306_USE_I2C)

void ssd1306_Reset(void) {
 80051cc:	b480      	push	{r7}
 80051ce:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 80051d0:	bf00      	nop
 80051d2:	46bd      	mov	sp, r7
 80051d4:	bc80      	pop	{r7}
 80051d6:	4770      	bx	lr

080051d8 <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 80051d8:	b580      	push	{r7, lr}
 80051da:	b086      	sub	sp, #24
 80051dc:	af04      	add	r7, sp, #16
 80051de:	4603      	mov	r3, r0
 80051e0:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 80051e2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80051e6:	9302      	str	r3, [sp, #8]
 80051e8:	2301      	movs	r3, #1
 80051ea:	9301      	str	r3, [sp, #4]
 80051ec:	1dfb      	adds	r3, r7, #7
 80051ee:	9300      	str	r3, [sp, #0]
 80051f0:	2301      	movs	r3, #1
 80051f2:	2200      	movs	r2, #0
 80051f4:	2178      	movs	r1, #120	; 0x78
 80051f6:	4803      	ldr	r0, [pc, #12]	; (8005204 <ssd1306_WriteCommand+0x2c>)
 80051f8:	f7fd fedc 	bl	8002fb4 <HAL_I2C_Mem_Write>
}
 80051fc:	bf00      	nop
 80051fe:	3708      	adds	r7, #8
 8005200:	46bd      	mov	sp, r7
 8005202:	bd80      	pop	{r7, pc}
 8005204:	2000095c 	.word	0x2000095c

08005208 <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 8005208:	b580      	push	{r7, lr}
 800520a:	b086      	sub	sp, #24
 800520c:	af04      	add	r7, sp, #16
 800520e:	6078      	str	r0, [r7, #4]
 8005210:	6039      	str	r1, [r7, #0]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 8005212:	683b      	ldr	r3, [r7, #0]
 8005214:	b29b      	uxth	r3, r3
 8005216:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800521a:	9202      	str	r2, [sp, #8]
 800521c:	9301      	str	r3, [sp, #4]
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	9300      	str	r3, [sp, #0]
 8005222:	2301      	movs	r3, #1
 8005224:	2240      	movs	r2, #64	; 0x40
 8005226:	2178      	movs	r1, #120	; 0x78
 8005228:	4803      	ldr	r0, [pc, #12]	; (8005238 <ssd1306_WriteData+0x30>)
 800522a:	f7fd fec3 	bl	8002fb4 <HAL_I2C_Mem_Write>
}
 800522e:	bf00      	nop
 8005230:	3708      	adds	r7, #8
 8005232:	46bd      	mov	sp, r7
 8005234:	bd80      	pop	{r7, pc}
 8005236:	bf00      	nop
 8005238:	2000095c 	.word	0x2000095c

0800523c <ssd1306_Init>:
    }
    return ret;
}

// Initialize the oled screen
void ssd1306_Init(void) {
 800523c:	b580      	push	{r7, lr}
 800523e:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 8005240:	f7ff ffc4 	bl	80051cc <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 8005244:	2064      	movs	r0, #100	; 0x64
 8005246:	f7fd f899 	bl	800237c <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 800524a:	2000      	movs	r0, #0
 800524c:	f000 fb1a 	bl	8005884 <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 8005250:	2020      	movs	r0, #32
 8005252:	f7ff ffc1 	bl	80051d8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 8005256:	2000      	movs	r0, #0
 8005258:	f7ff ffbe 	bl	80051d8 <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 800525c:	20b0      	movs	r0, #176	; 0xb0
 800525e:	f7ff ffbb 	bl	80051d8 <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 8005262:	20c8      	movs	r0, #200	; 0xc8
 8005264:	f7ff ffb8 	bl	80051d8 <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 8005268:	2000      	movs	r0, #0
 800526a:	f7ff ffb5 	bl	80051d8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 800526e:	2010      	movs	r0, #16
 8005270:	f7ff ffb2 	bl	80051d8 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 8005274:	2040      	movs	r0, #64	; 0x40
 8005276:	f7ff ffaf 	bl	80051d8 <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 800527a:	20ff      	movs	r0, #255	; 0xff
 800527c:	f000 faef 	bl	800585e <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 8005280:	20a1      	movs	r0, #161	; 0xa1
 8005282:	f7ff ffa9 	bl	80051d8 <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 8005286:	20a6      	movs	r0, #166	; 0xa6
 8005288:	f7ff ffa6 	bl	80051d8 <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 800528c:	20a8      	movs	r0, #168	; 0xa8
 800528e:	f7ff ffa3 	bl	80051d8 <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
 8005292:	203f      	movs	r0, #63	; 0x3f
 8005294:	f7ff ffa0 	bl	80051d8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8005298:	20a4      	movs	r0, #164	; 0xa4
 800529a:	f7ff ff9d 	bl	80051d8 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 800529e:	20d3      	movs	r0, #211	; 0xd3
 80052a0:	f7ff ff9a 	bl	80051d8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 80052a4:	2000      	movs	r0, #0
 80052a6:	f7ff ff97 	bl	80051d8 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 80052aa:	20d5      	movs	r0, #213	; 0xd5
 80052ac:	f7ff ff94 	bl	80051d8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 80052b0:	20f0      	movs	r0, #240	; 0xf0
 80052b2:	f7ff ff91 	bl	80051d8 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 80052b6:	20d9      	movs	r0, #217	; 0xd9
 80052b8:	f7ff ff8e 	bl	80051d8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 80052bc:	2022      	movs	r0, #34	; 0x22
 80052be:	f7ff ff8b 	bl	80051d8 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 80052c2:	20da      	movs	r0, #218	; 0xda
 80052c4:	f7ff ff88 	bl	80051d8 <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
 80052c8:	2012      	movs	r0, #18
 80052ca:	f7ff ff85 	bl	80051d8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 80052ce:	20db      	movs	r0, #219	; 0xdb
 80052d0:	f7ff ff82 	bl	80051d8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 80052d4:	2020      	movs	r0, #32
 80052d6:	f7ff ff7f 	bl	80051d8 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 80052da:	208d      	movs	r0, #141	; 0x8d
 80052dc:	f7ff ff7c 	bl	80051d8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 80052e0:	2014      	movs	r0, #20
 80052e2:	f7ff ff79 	bl	80051d8 <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 80052e6:	2001      	movs	r0, #1
 80052e8:	f000 facc 	bl	8005884 <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 80052ec:	2000      	movs	r0, #0
 80052ee:	f000 f80f 	bl	8005310 <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 80052f2:	f000 f82f 	bl	8005354 <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 80052f6:	4b05      	ldr	r3, [pc, #20]	; (800530c <ssd1306_Init+0xd0>)
 80052f8:	2200      	movs	r2, #0
 80052fa:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 80052fc:	4b03      	ldr	r3, [pc, #12]	; (800530c <ssd1306_Init+0xd0>)
 80052fe:	2200      	movs	r2, #0
 8005300:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 8005302:	4b02      	ldr	r3, [pc, #8]	; (800530c <ssd1306_Init+0xd0>)
 8005304:	2201      	movs	r2, #1
 8005306:	715a      	strb	r2, [r3, #5]
}
 8005308:	bf00      	nop
 800530a:	bd80      	pop	{r7, pc}
 800530c:	200008f8 	.word	0x200008f8

08005310 <ssd1306_Fill>:

// Fill the whole screen with the given color
void ssd1306_Fill(SSD1306_COLOR color) {
 8005310:	b480      	push	{r7}
 8005312:	b085      	sub	sp, #20
 8005314:	af00      	add	r7, sp, #0
 8005316:	4603      	mov	r3, r0
 8005318:	71fb      	strb	r3, [r7, #7]
    /* Set memory */
    uint32_t i;

    for(i = 0; i < sizeof(SSD1306_Buffer); i++) {
 800531a:	2300      	movs	r3, #0
 800531c:	60fb      	str	r3, [r7, #12]
 800531e:	e00d      	b.n	800533c <ssd1306_Fill+0x2c>
        SSD1306_Buffer[i] = (color == Black) ? 0x00 : 0xFF;
 8005320:	79fb      	ldrb	r3, [r7, #7]
 8005322:	2b00      	cmp	r3, #0
 8005324:	d101      	bne.n	800532a <ssd1306_Fill+0x1a>
 8005326:	2100      	movs	r1, #0
 8005328:	e000      	b.n	800532c <ssd1306_Fill+0x1c>
 800532a:	21ff      	movs	r1, #255	; 0xff
 800532c:	4a08      	ldr	r2, [pc, #32]	; (8005350 <ssd1306_Fill+0x40>)
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	4413      	add	r3, r2
 8005332:	460a      	mov	r2, r1
 8005334:	701a      	strb	r2, [r3, #0]
    for(i = 0; i < sizeof(SSD1306_Buffer); i++) {
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	3301      	adds	r3, #1
 800533a:	60fb      	str	r3, [r7, #12]
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	f5b3 6f82 	cmp.w	r3, #1040	; 0x410
 8005342:	d3ed      	bcc.n	8005320 <ssd1306_Fill+0x10>
    }
}
 8005344:	bf00      	nop
 8005346:	bf00      	nop
 8005348:	3714      	adds	r7, #20
 800534a:	46bd      	mov	sp, r7
 800534c:	bc80      	pop	{r7}
 800534e:	4770      	bx	lr
 8005350:	200004e8 	.word	0x200004e8

08005354 <ssd1306_UpdateScreen>:

// Write the screenbuffer with changed to the screen
void ssd1306_UpdateScreen(void) {
 8005354:	b580      	push	{r7, lr}
 8005356:	b082      	sub	sp, #8
 8005358:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 800535a:	2300      	movs	r3, #0
 800535c:	71fb      	strb	r3, [r7, #7]
 800535e:	e01a      	b.n	8005396 <ssd1306_UpdateScreen+0x42>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 8005360:	79fb      	ldrb	r3, [r7, #7]
 8005362:	3b50      	subs	r3, #80	; 0x50
 8005364:	b2db      	uxtb	r3, r3
 8005366:	4618      	mov	r0, r3
 8005368:	f7ff ff36 	bl	80051d8 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00);
 800536c:	2000      	movs	r0, #0
 800536e:	f7ff ff33 	bl	80051d8 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10);
 8005372:	2010      	movs	r0, #16
 8005374:	f7ff ff30 	bl	80051d8 <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 8005378:	79fa      	ldrb	r2, [r7, #7]
 800537a:	4613      	mov	r3, r2
 800537c:	019b      	lsls	r3, r3, #6
 800537e:	4413      	add	r3, r2
 8005380:	005b      	lsls	r3, r3, #1
 8005382:	461a      	mov	r2, r3
 8005384:	4b08      	ldr	r3, [pc, #32]	; (80053a8 <ssd1306_UpdateScreen+0x54>)
 8005386:	4413      	add	r3, r2
 8005388:	2182      	movs	r1, #130	; 0x82
 800538a:	4618      	mov	r0, r3
 800538c:	f7ff ff3c 	bl	8005208 <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8005390:	79fb      	ldrb	r3, [r7, #7]
 8005392:	3301      	adds	r3, #1
 8005394:	71fb      	strb	r3, [r7, #7]
 8005396:	79fb      	ldrb	r3, [r7, #7]
 8005398:	2b07      	cmp	r3, #7
 800539a:	d9e1      	bls.n	8005360 <ssd1306_UpdateScreen+0xc>
    }
}
 800539c:	bf00      	nop
 800539e:	bf00      	nop
 80053a0:	3708      	adds	r7, #8
 80053a2:	46bd      	mov	sp, r7
 80053a4:	bd80      	pop	{r7, pc}
 80053a6:	bf00      	nop
 80053a8:	200004e8 	.word	0x200004e8

080053ac <ssd1306_DrawPixel>:

//    Draw one pixel in the screenbuffer
//    X => X Coordinate
//    Y => Y Coordinate
//    color => Pixel color
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 80053ac:	b490      	push	{r4, r7}
 80053ae:	b082      	sub	sp, #8
 80053b0:	af00      	add	r7, sp, #0
 80053b2:	4603      	mov	r3, r0
 80053b4:	71fb      	strb	r3, [r7, #7]
 80053b6:	460b      	mov	r3, r1
 80053b8:	71bb      	strb	r3, [r7, #6]
 80053ba:	4613      	mov	r3, r2
 80053bc:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 80053be:	79fb      	ldrb	r3, [r7, #7]
 80053c0:	2b81      	cmp	r3, #129	; 0x81
 80053c2:	d854      	bhi.n	800546e <ssd1306_DrawPixel+0xc2>
 80053c4:	79bb      	ldrb	r3, [r7, #6]
 80053c6:	2b3f      	cmp	r3, #63	; 0x3f
 80053c8:	d851      	bhi.n	800546e <ssd1306_DrawPixel+0xc2>
        // Don't write outside the buffer
        return;
    }
    
    // Check if pixel should be inverted
    if(SSD1306.Inverted) {
 80053ca:	4b2b      	ldr	r3, [pc, #172]	; (8005478 <ssd1306_DrawPixel+0xcc>)
 80053cc:	791b      	ldrb	r3, [r3, #4]
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d006      	beq.n	80053e0 <ssd1306_DrawPixel+0x34>
        color = (SSD1306_COLOR)!color;
 80053d2:	797b      	ldrb	r3, [r7, #5]
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	bf0c      	ite	eq
 80053d8:	2301      	moveq	r3, #1
 80053da:	2300      	movne	r3, #0
 80053dc:	b2db      	uxtb	r3, r3
 80053de:	717b      	strb	r3, [r7, #5]
    }
    
    // Draw in the right color
    if(color == White) {
 80053e0:	797b      	ldrb	r3, [r7, #5]
 80053e2:	2b01      	cmp	r3, #1
 80053e4:	d120      	bne.n	8005428 <ssd1306_DrawPixel+0x7c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 80053e6:	79fa      	ldrb	r2, [r7, #7]
 80053e8:	79bb      	ldrb	r3, [r7, #6]
 80053ea:	08db      	lsrs	r3, r3, #3
 80053ec:	b2d8      	uxtb	r0, r3
 80053ee:	4601      	mov	r1, r0
 80053f0:	460b      	mov	r3, r1
 80053f2:	019b      	lsls	r3, r3, #6
 80053f4:	440b      	add	r3, r1
 80053f6:	005b      	lsls	r3, r3, #1
 80053f8:	4413      	add	r3, r2
 80053fa:	4a20      	ldr	r2, [pc, #128]	; (800547c <ssd1306_DrawPixel+0xd0>)
 80053fc:	5cd3      	ldrb	r3, [r2, r3]
 80053fe:	b25a      	sxtb	r2, r3
 8005400:	79bb      	ldrb	r3, [r7, #6]
 8005402:	f003 0307 	and.w	r3, r3, #7
 8005406:	2101      	movs	r1, #1
 8005408:	fa01 f303 	lsl.w	r3, r1, r3
 800540c:	b25b      	sxtb	r3, r3
 800540e:	4313      	orrs	r3, r2
 8005410:	b25c      	sxtb	r4, r3
 8005412:	79fa      	ldrb	r2, [r7, #7]
 8005414:	4601      	mov	r1, r0
 8005416:	460b      	mov	r3, r1
 8005418:	019b      	lsls	r3, r3, #6
 800541a:	440b      	add	r3, r1
 800541c:	005b      	lsls	r3, r3, #1
 800541e:	4413      	add	r3, r2
 8005420:	b2e1      	uxtb	r1, r4
 8005422:	4a16      	ldr	r2, [pc, #88]	; (800547c <ssd1306_DrawPixel+0xd0>)
 8005424:	54d1      	strb	r1, [r2, r3]
 8005426:	e023      	b.n	8005470 <ssd1306_DrawPixel+0xc4>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8005428:	79fa      	ldrb	r2, [r7, #7]
 800542a:	79bb      	ldrb	r3, [r7, #6]
 800542c:	08db      	lsrs	r3, r3, #3
 800542e:	b2d8      	uxtb	r0, r3
 8005430:	4601      	mov	r1, r0
 8005432:	460b      	mov	r3, r1
 8005434:	019b      	lsls	r3, r3, #6
 8005436:	440b      	add	r3, r1
 8005438:	005b      	lsls	r3, r3, #1
 800543a:	4413      	add	r3, r2
 800543c:	4a0f      	ldr	r2, [pc, #60]	; (800547c <ssd1306_DrawPixel+0xd0>)
 800543e:	5cd3      	ldrb	r3, [r2, r3]
 8005440:	b25a      	sxtb	r2, r3
 8005442:	79bb      	ldrb	r3, [r7, #6]
 8005444:	f003 0307 	and.w	r3, r3, #7
 8005448:	2101      	movs	r1, #1
 800544a:	fa01 f303 	lsl.w	r3, r1, r3
 800544e:	b25b      	sxtb	r3, r3
 8005450:	43db      	mvns	r3, r3
 8005452:	b25b      	sxtb	r3, r3
 8005454:	4013      	ands	r3, r2
 8005456:	b25c      	sxtb	r4, r3
 8005458:	79fa      	ldrb	r2, [r7, #7]
 800545a:	4601      	mov	r1, r0
 800545c:	460b      	mov	r3, r1
 800545e:	019b      	lsls	r3, r3, #6
 8005460:	440b      	add	r3, r1
 8005462:	005b      	lsls	r3, r3, #1
 8005464:	4413      	add	r3, r2
 8005466:	b2e1      	uxtb	r1, r4
 8005468:	4a04      	ldr	r2, [pc, #16]	; (800547c <ssd1306_DrawPixel+0xd0>)
 800546a:	54d1      	strb	r1, [r2, r3]
 800546c:	e000      	b.n	8005470 <ssd1306_DrawPixel+0xc4>
        return;
 800546e:	bf00      	nop
    }
}
 8005470:	3708      	adds	r7, #8
 8005472:	46bd      	mov	sp, r7
 8005474:	bc90      	pop	{r4, r7}
 8005476:	4770      	bx	lr
 8005478:	200008f8 	.word	0x200008f8
 800547c:	200004e8 	.word	0x200004e8

08005480 <ssd1306_WriteChar>:

// Draw 1 char to the screen buffer
// ch       => char om weg te schrijven
// Font     => Font waarmee we gaan schrijven
// color    => Black or White
char ssd1306_WriteChar(char ch, FontDef Font, SSD1306_COLOR color) {
 8005480:	b590      	push	{r4, r7, lr}
 8005482:	b089      	sub	sp, #36	; 0x24
 8005484:	af00      	add	r7, sp, #0
 8005486:	4604      	mov	r4, r0
 8005488:	1d38      	adds	r0, r7, #4
 800548a:	e880 0006 	stmia.w	r0, {r1, r2}
 800548e:	461a      	mov	r2, r3
 8005490:	4623      	mov	r3, r4
 8005492:	73fb      	strb	r3, [r7, #15]
 8005494:	4613      	mov	r3, r2
 8005496:	73bb      	strb	r3, [r7, #14]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 8005498:	7bfb      	ldrb	r3, [r7, #15]
 800549a:	2b1f      	cmp	r3, #31
 800549c:	d902      	bls.n	80054a4 <ssd1306_WriteChar+0x24>
 800549e:	7bfb      	ldrb	r3, [r7, #15]
 80054a0:	2b7e      	cmp	r3, #126	; 0x7e
 80054a2:	d901      	bls.n	80054a8 <ssd1306_WriteChar+0x28>
        return 0;
 80054a4:	2300      	movs	r3, #0
 80054a6:	e06d      	b.n	8005584 <ssd1306_WriteChar+0x104>
    
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.FontWidth) ||
 80054a8:	4b38      	ldr	r3, [pc, #224]	; (800558c <ssd1306_WriteChar+0x10c>)
 80054aa:	881b      	ldrh	r3, [r3, #0]
 80054ac:	461a      	mov	r2, r3
 80054ae:	793b      	ldrb	r3, [r7, #4]
 80054b0:	4413      	add	r3, r2
 80054b2:	2b82      	cmp	r3, #130	; 0x82
 80054b4:	dc06      	bgt.n	80054c4 <ssd1306_WriteChar+0x44>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.FontHeight))
 80054b6:	4b35      	ldr	r3, [pc, #212]	; (800558c <ssd1306_WriteChar+0x10c>)
 80054b8:	885b      	ldrh	r3, [r3, #2]
 80054ba:	461a      	mov	r2, r3
 80054bc:	797b      	ldrb	r3, [r7, #5]
 80054be:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.FontWidth) ||
 80054c0:	2b40      	cmp	r3, #64	; 0x40
 80054c2:	dd01      	ble.n	80054c8 <ssd1306_WriteChar+0x48>
    {
        // Not enough space on current line
        return 0;
 80054c4:	2300      	movs	r3, #0
 80054c6:	e05d      	b.n	8005584 <ssd1306_WriteChar+0x104>
    }
    
    // Use the font to write
    for(i = 0; i < Font.FontHeight; i++) {
 80054c8:	2300      	movs	r3, #0
 80054ca:	61fb      	str	r3, [r7, #28]
 80054cc:	e04c      	b.n	8005568 <ssd1306_WriteChar+0xe8>
        b = Font.data[(ch - 32) * Font.FontHeight + i];
 80054ce:	68ba      	ldr	r2, [r7, #8]
 80054d0:	7bfb      	ldrb	r3, [r7, #15]
 80054d2:	3b20      	subs	r3, #32
 80054d4:	7979      	ldrb	r1, [r7, #5]
 80054d6:	fb01 f303 	mul.w	r3, r1, r3
 80054da:	4619      	mov	r1, r3
 80054dc:	69fb      	ldr	r3, [r7, #28]
 80054de:	440b      	add	r3, r1
 80054e0:	005b      	lsls	r3, r3, #1
 80054e2:	4413      	add	r3, r2
 80054e4:	881b      	ldrh	r3, [r3, #0]
 80054e6:	617b      	str	r3, [r7, #20]
        for(j = 0; j < Font.FontWidth; j++) {
 80054e8:	2300      	movs	r3, #0
 80054ea:	61bb      	str	r3, [r7, #24]
 80054ec:	e034      	b.n	8005558 <ssd1306_WriteChar+0xd8>
            if((b << j) & 0x8000)  {
 80054ee:	697a      	ldr	r2, [r7, #20]
 80054f0:	69bb      	ldr	r3, [r7, #24]
 80054f2:	fa02 f303 	lsl.w	r3, r2, r3
 80054f6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	d012      	beq.n	8005524 <ssd1306_WriteChar+0xa4>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 80054fe:	4b23      	ldr	r3, [pc, #140]	; (800558c <ssd1306_WriteChar+0x10c>)
 8005500:	881b      	ldrh	r3, [r3, #0]
 8005502:	b2da      	uxtb	r2, r3
 8005504:	69bb      	ldr	r3, [r7, #24]
 8005506:	b2db      	uxtb	r3, r3
 8005508:	4413      	add	r3, r2
 800550a:	b2d8      	uxtb	r0, r3
 800550c:	4b1f      	ldr	r3, [pc, #124]	; (800558c <ssd1306_WriteChar+0x10c>)
 800550e:	885b      	ldrh	r3, [r3, #2]
 8005510:	b2da      	uxtb	r2, r3
 8005512:	69fb      	ldr	r3, [r7, #28]
 8005514:	b2db      	uxtb	r3, r3
 8005516:	4413      	add	r3, r2
 8005518:	b2db      	uxtb	r3, r3
 800551a:	7bba      	ldrb	r2, [r7, #14]
 800551c:	4619      	mov	r1, r3
 800551e:	f7ff ff45 	bl	80053ac <ssd1306_DrawPixel>
 8005522:	e016      	b.n	8005552 <ssd1306_WriteChar+0xd2>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 8005524:	4b19      	ldr	r3, [pc, #100]	; (800558c <ssd1306_WriteChar+0x10c>)
 8005526:	881b      	ldrh	r3, [r3, #0]
 8005528:	b2da      	uxtb	r2, r3
 800552a:	69bb      	ldr	r3, [r7, #24]
 800552c:	b2db      	uxtb	r3, r3
 800552e:	4413      	add	r3, r2
 8005530:	b2d8      	uxtb	r0, r3
 8005532:	4b16      	ldr	r3, [pc, #88]	; (800558c <ssd1306_WriteChar+0x10c>)
 8005534:	885b      	ldrh	r3, [r3, #2]
 8005536:	b2da      	uxtb	r2, r3
 8005538:	69fb      	ldr	r3, [r7, #28]
 800553a:	b2db      	uxtb	r3, r3
 800553c:	4413      	add	r3, r2
 800553e:	b2d9      	uxtb	r1, r3
 8005540:	7bbb      	ldrb	r3, [r7, #14]
 8005542:	2b00      	cmp	r3, #0
 8005544:	bf0c      	ite	eq
 8005546:	2301      	moveq	r3, #1
 8005548:	2300      	movne	r3, #0
 800554a:	b2db      	uxtb	r3, r3
 800554c:	461a      	mov	r2, r3
 800554e:	f7ff ff2d 	bl	80053ac <ssd1306_DrawPixel>
        for(j = 0; j < Font.FontWidth; j++) {
 8005552:	69bb      	ldr	r3, [r7, #24]
 8005554:	3301      	adds	r3, #1
 8005556:	61bb      	str	r3, [r7, #24]
 8005558:	793b      	ldrb	r3, [r7, #4]
 800555a:	461a      	mov	r2, r3
 800555c:	69bb      	ldr	r3, [r7, #24]
 800555e:	4293      	cmp	r3, r2
 8005560:	d3c5      	bcc.n	80054ee <ssd1306_WriteChar+0x6e>
    for(i = 0; i < Font.FontHeight; i++) {
 8005562:	69fb      	ldr	r3, [r7, #28]
 8005564:	3301      	adds	r3, #1
 8005566:	61fb      	str	r3, [r7, #28]
 8005568:	797b      	ldrb	r3, [r7, #5]
 800556a:	461a      	mov	r2, r3
 800556c:	69fb      	ldr	r3, [r7, #28]
 800556e:	4293      	cmp	r3, r2
 8005570:	d3ad      	bcc.n	80054ce <ssd1306_WriteChar+0x4e>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += Font.FontWidth;
 8005572:	4b06      	ldr	r3, [pc, #24]	; (800558c <ssd1306_WriteChar+0x10c>)
 8005574:	881a      	ldrh	r2, [r3, #0]
 8005576:	793b      	ldrb	r3, [r7, #4]
 8005578:	b29b      	uxth	r3, r3
 800557a:	4413      	add	r3, r2
 800557c:	b29a      	uxth	r2, r3
 800557e:	4b03      	ldr	r3, [pc, #12]	; (800558c <ssd1306_WriteChar+0x10c>)
 8005580:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 8005582:	7bfb      	ldrb	r3, [r7, #15]
}
 8005584:	4618      	mov	r0, r3
 8005586:	3724      	adds	r7, #36	; 0x24
 8005588:	46bd      	mov	sp, r7
 800558a:	bd90      	pop	{r4, r7, pc}
 800558c:	200008f8 	.word	0x200008f8

08005590 <ssd1306_WriteString>:

// Write full string to screenbuffer
char ssd1306_WriteString(char* str, FontDef Font, SSD1306_COLOR color) {
 8005590:	b580      	push	{r7, lr}
 8005592:	b084      	sub	sp, #16
 8005594:	af00      	add	r7, sp, #0
 8005596:	60f8      	str	r0, [r7, #12]
 8005598:	1d38      	adds	r0, r7, #4
 800559a:	e880 0006 	stmia.w	r0, {r1, r2}
 800559e:	70fb      	strb	r3, [r7, #3]
    // Write until null-byte
    while (*str) {
 80055a0:	e012      	b.n	80055c8 <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	7818      	ldrb	r0, [r3, #0]
 80055a6:	78fb      	ldrb	r3, [r7, #3]
 80055a8:	1d3a      	adds	r2, r7, #4
 80055aa:	ca06      	ldmia	r2, {r1, r2}
 80055ac:	f7ff ff68 	bl	8005480 <ssd1306_WriteChar>
 80055b0:	4603      	mov	r3, r0
 80055b2:	461a      	mov	r2, r3
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	781b      	ldrb	r3, [r3, #0]
 80055b8:	429a      	cmp	r2, r3
 80055ba:	d002      	beq.n	80055c2 <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	781b      	ldrb	r3, [r3, #0]
 80055c0:	e008      	b.n	80055d4 <ssd1306_WriteString+0x44>
        }
        
        // Next char
        str++;
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	3301      	adds	r3, #1
 80055c6:	60fb      	str	r3, [r7, #12]
    while (*str) {
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	781b      	ldrb	r3, [r3, #0]
 80055cc:	2b00      	cmp	r3, #0
 80055ce:	d1e8      	bne.n	80055a2 <ssd1306_WriteString+0x12>
    }
    
    // Everything ok
    return *str;
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	781b      	ldrb	r3, [r3, #0]
}
 80055d4:	4618      	mov	r0, r3
 80055d6:	3710      	adds	r7, #16
 80055d8:	46bd      	mov	sp, r7
 80055da:	bd80      	pop	{r7, pc}

080055dc <ssd1306_SetCursor>:

// Position the cursor
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 80055dc:	b480      	push	{r7}
 80055de:	b083      	sub	sp, #12
 80055e0:	af00      	add	r7, sp, #0
 80055e2:	4603      	mov	r3, r0
 80055e4:	460a      	mov	r2, r1
 80055e6:	71fb      	strb	r3, [r7, #7]
 80055e8:	4613      	mov	r3, r2
 80055ea:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 80055ec:	79fb      	ldrb	r3, [r7, #7]
 80055ee:	b29a      	uxth	r2, r3
 80055f0:	4b05      	ldr	r3, [pc, #20]	; (8005608 <ssd1306_SetCursor+0x2c>)
 80055f2:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 80055f4:	79bb      	ldrb	r3, [r7, #6]
 80055f6:	b29a      	uxth	r2, r3
 80055f8:	4b03      	ldr	r3, [pc, #12]	; (8005608 <ssd1306_SetCursor+0x2c>)
 80055fa:	805a      	strh	r2, [r3, #2]
}
 80055fc:	bf00      	nop
 80055fe:	370c      	adds	r7, #12
 8005600:	46bd      	mov	sp, r7
 8005602:	bc80      	pop	{r7}
 8005604:	4770      	bx	lr
 8005606:	bf00      	nop
 8005608:	200008f8 	.word	0x200008f8

0800560c <ssd1306_Line>:

// Draw line by Bresenhem's algorithm
void ssd1306_Line(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2, SSD1306_COLOR color) {
 800560c:	b590      	push	{r4, r7, lr}
 800560e:	b089      	sub	sp, #36	; 0x24
 8005610:	af00      	add	r7, sp, #0
 8005612:	4604      	mov	r4, r0
 8005614:	4608      	mov	r0, r1
 8005616:	4611      	mov	r1, r2
 8005618:	461a      	mov	r2, r3
 800561a:	4623      	mov	r3, r4
 800561c:	71fb      	strb	r3, [r7, #7]
 800561e:	4603      	mov	r3, r0
 8005620:	71bb      	strb	r3, [r7, #6]
 8005622:	460b      	mov	r3, r1
 8005624:	717b      	strb	r3, [r7, #5]
 8005626:	4613      	mov	r3, r2
 8005628:	713b      	strb	r3, [r7, #4]
  int32_t deltaX = abs(x2 - x1);
 800562a:	797a      	ldrb	r2, [r7, #5]
 800562c:	79fb      	ldrb	r3, [r7, #7]
 800562e:	1ad3      	subs	r3, r2, r3
 8005630:	2b00      	cmp	r3, #0
 8005632:	bfb8      	it	lt
 8005634:	425b      	neglt	r3, r3
 8005636:	61bb      	str	r3, [r7, #24]
  int32_t deltaY = abs(y2 - y1);
 8005638:	793a      	ldrb	r2, [r7, #4]
 800563a:	79bb      	ldrb	r3, [r7, #6]
 800563c:	1ad3      	subs	r3, r2, r3
 800563e:	2b00      	cmp	r3, #0
 8005640:	bfb8      	it	lt
 8005642:	425b      	neglt	r3, r3
 8005644:	617b      	str	r3, [r7, #20]
  int32_t signX = ((x1 < x2) ? 1 : -1);
 8005646:	79fa      	ldrb	r2, [r7, #7]
 8005648:	797b      	ldrb	r3, [r7, #5]
 800564a:	429a      	cmp	r2, r3
 800564c:	d201      	bcs.n	8005652 <ssd1306_Line+0x46>
 800564e:	2301      	movs	r3, #1
 8005650:	e001      	b.n	8005656 <ssd1306_Line+0x4a>
 8005652:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005656:	613b      	str	r3, [r7, #16]
  int32_t signY = ((y1 < y2) ? 1 : -1);
 8005658:	79ba      	ldrb	r2, [r7, #6]
 800565a:	793b      	ldrb	r3, [r7, #4]
 800565c:	429a      	cmp	r2, r3
 800565e:	d201      	bcs.n	8005664 <ssd1306_Line+0x58>
 8005660:	2301      	movs	r3, #1
 8005662:	e001      	b.n	8005668 <ssd1306_Line+0x5c>
 8005664:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005668:	60fb      	str	r3, [r7, #12]
  int32_t error = deltaX - deltaY;
 800566a:	69ba      	ldr	r2, [r7, #24]
 800566c:	697b      	ldr	r3, [r7, #20]
 800566e:	1ad3      	subs	r3, r2, r3
 8005670:	61fb      	str	r3, [r7, #28]
  int32_t error2;
    
  ssd1306_DrawPixel(x2, y2, color);
 8005672:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 8005676:	7939      	ldrb	r1, [r7, #4]
 8005678:	797b      	ldrb	r3, [r7, #5]
 800567a:	4618      	mov	r0, r3
 800567c:	f7ff fe96 	bl	80053ac <ssd1306_DrawPixel>
    while((x1 != x2) || (y1 != y2))
 8005680:	e024      	b.n	80056cc <ssd1306_Line+0xc0>
    {
    ssd1306_DrawPixel(x1, y1, color);
 8005682:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 8005686:	79b9      	ldrb	r1, [r7, #6]
 8005688:	79fb      	ldrb	r3, [r7, #7]
 800568a:	4618      	mov	r0, r3
 800568c:	f7ff fe8e 	bl	80053ac <ssd1306_DrawPixel>
    error2 = error * 2;
 8005690:	69fb      	ldr	r3, [r7, #28]
 8005692:	005b      	lsls	r3, r3, #1
 8005694:	60bb      	str	r3, [r7, #8]
    if(error2 > -deltaY)
 8005696:	697b      	ldr	r3, [r7, #20]
 8005698:	425b      	negs	r3, r3
 800569a:	68ba      	ldr	r2, [r7, #8]
 800569c:	429a      	cmp	r2, r3
 800569e:	dd08      	ble.n	80056b2 <ssd1306_Line+0xa6>
    {
      error -= deltaY;
 80056a0:	69fa      	ldr	r2, [r7, #28]
 80056a2:	697b      	ldr	r3, [r7, #20]
 80056a4:	1ad3      	subs	r3, r2, r3
 80056a6:	61fb      	str	r3, [r7, #28]
      x1 += signX;
 80056a8:	693b      	ldr	r3, [r7, #16]
 80056aa:	b2da      	uxtb	r2, r3
 80056ac:	79fb      	ldrb	r3, [r7, #7]
 80056ae:	4413      	add	r3, r2
 80056b0:	71fb      	strb	r3, [r7, #7]
    else
    {
    /*nothing to do*/
    }
        
    if(error2 < deltaX)
 80056b2:	68ba      	ldr	r2, [r7, #8]
 80056b4:	69bb      	ldr	r3, [r7, #24]
 80056b6:	429a      	cmp	r2, r3
 80056b8:	da08      	bge.n	80056cc <ssd1306_Line+0xc0>
    {
      error += deltaX;
 80056ba:	69fa      	ldr	r2, [r7, #28]
 80056bc:	69bb      	ldr	r3, [r7, #24]
 80056be:	4413      	add	r3, r2
 80056c0:	61fb      	str	r3, [r7, #28]
      y1 += signY;
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	b2da      	uxtb	r2, r3
 80056c6:	79bb      	ldrb	r3, [r7, #6]
 80056c8:	4413      	add	r3, r2
 80056ca:	71bb      	strb	r3, [r7, #6]
    while((x1 != x2) || (y1 != y2))
 80056cc:	79fa      	ldrb	r2, [r7, #7]
 80056ce:	797b      	ldrb	r3, [r7, #5]
 80056d0:	429a      	cmp	r2, r3
 80056d2:	d1d6      	bne.n	8005682 <ssd1306_Line+0x76>
 80056d4:	79ba      	ldrb	r2, [r7, #6]
 80056d6:	793b      	ldrb	r3, [r7, #4]
 80056d8:	429a      	cmp	r2, r3
 80056da:	d1d2      	bne.n	8005682 <ssd1306_Line+0x76>
    else
    {
    /*nothing to do*/
    }
  }
  return;
 80056dc:	bf00      	nop
}
 80056de:	3724      	adds	r7, #36	; 0x24
 80056e0:	46bd      	mov	sp, r7
 80056e2:	bd90      	pop	{r4, r7, pc}

080056e4 <ssd1306_DrawCircle>:
    }
    
    return;
}
//Draw circle by Bresenhem's algorithm
void ssd1306_DrawCircle(uint8_t par_x,uint8_t par_y,uint8_t par_r,SSD1306_COLOR par_color) {
 80056e4:	b590      	push	{r4, r7, lr}
 80056e6:	b087      	sub	sp, #28
 80056e8:	af00      	add	r7, sp, #0
 80056ea:	4604      	mov	r4, r0
 80056ec:	4608      	mov	r0, r1
 80056ee:	4611      	mov	r1, r2
 80056f0:	461a      	mov	r2, r3
 80056f2:	4623      	mov	r3, r4
 80056f4:	71fb      	strb	r3, [r7, #7]
 80056f6:	4603      	mov	r3, r0
 80056f8:	71bb      	strb	r3, [r7, #6]
 80056fa:	460b      	mov	r3, r1
 80056fc:	717b      	strb	r3, [r7, #5]
 80056fe:	4613      	mov	r3, r2
 8005700:	713b      	strb	r3, [r7, #4]
  int32_t x = -par_r;
 8005702:	797b      	ldrb	r3, [r7, #5]
 8005704:	425b      	negs	r3, r3
 8005706:	617b      	str	r3, [r7, #20]
  int32_t y = 0;
 8005708:	2300      	movs	r3, #0
 800570a:	613b      	str	r3, [r7, #16]
  int32_t err = 2 - 2 * par_r;
 800570c:	797b      	ldrb	r3, [r7, #5]
 800570e:	f1c3 0301 	rsb	r3, r3, #1
 8005712:	005b      	lsls	r3, r3, #1
 8005714:	60fb      	str	r3, [r7, #12]
  int32_t e2;

  if (par_x >= SSD1306_WIDTH || par_y >= SSD1306_HEIGHT) {
 8005716:	79fb      	ldrb	r3, [r7, #7]
 8005718:	2b81      	cmp	r3, #129	; 0x81
 800571a:	d865      	bhi.n	80057e8 <ssd1306_DrawCircle+0x104>
 800571c:	79bb      	ldrb	r3, [r7, #6]
 800571e:	2b3f      	cmp	r3, #63	; 0x3f
 8005720:	d862      	bhi.n	80057e8 <ssd1306_DrawCircle+0x104>
    return;
  }

    do {
      ssd1306_DrawPixel(par_x - x, par_y + y, par_color);
 8005722:	697b      	ldr	r3, [r7, #20]
 8005724:	b2db      	uxtb	r3, r3
 8005726:	79fa      	ldrb	r2, [r7, #7]
 8005728:	1ad3      	subs	r3, r2, r3
 800572a:	b2d8      	uxtb	r0, r3
 800572c:	693b      	ldr	r3, [r7, #16]
 800572e:	b2da      	uxtb	r2, r3
 8005730:	79bb      	ldrb	r3, [r7, #6]
 8005732:	4413      	add	r3, r2
 8005734:	b2db      	uxtb	r3, r3
 8005736:	793a      	ldrb	r2, [r7, #4]
 8005738:	4619      	mov	r1, r3
 800573a:	f7ff fe37 	bl	80053ac <ssd1306_DrawPixel>
      ssd1306_DrawPixel(par_x + x, par_y + y, par_color);
 800573e:	697b      	ldr	r3, [r7, #20]
 8005740:	b2da      	uxtb	r2, r3
 8005742:	79fb      	ldrb	r3, [r7, #7]
 8005744:	4413      	add	r3, r2
 8005746:	b2d8      	uxtb	r0, r3
 8005748:	693b      	ldr	r3, [r7, #16]
 800574a:	b2da      	uxtb	r2, r3
 800574c:	79bb      	ldrb	r3, [r7, #6]
 800574e:	4413      	add	r3, r2
 8005750:	b2db      	uxtb	r3, r3
 8005752:	793a      	ldrb	r2, [r7, #4]
 8005754:	4619      	mov	r1, r3
 8005756:	f7ff fe29 	bl	80053ac <ssd1306_DrawPixel>
      ssd1306_DrawPixel(par_x + x, par_y - y, par_color);
 800575a:	697b      	ldr	r3, [r7, #20]
 800575c:	b2da      	uxtb	r2, r3
 800575e:	79fb      	ldrb	r3, [r7, #7]
 8005760:	4413      	add	r3, r2
 8005762:	b2d8      	uxtb	r0, r3
 8005764:	693b      	ldr	r3, [r7, #16]
 8005766:	b2db      	uxtb	r3, r3
 8005768:	79ba      	ldrb	r2, [r7, #6]
 800576a:	1ad3      	subs	r3, r2, r3
 800576c:	b2db      	uxtb	r3, r3
 800576e:	793a      	ldrb	r2, [r7, #4]
 8005770:	4619      	mov	r1, r3
 8005772:	f7ff fe1b 	bl	80053ac <ssd1306_DrawPixel>
      ssd1306_DrawPixel(par_x - x, par_y - y, par_color);
 8005776:	697b      	ldr	r3, [r7, #20]
 8005778:	b2db      	uxtb	r3, r3
 800577a:	79fa      	ldrb	r2, [r7, #7]
 800577c:	1ad3      	subs	r3, r2, r3
 800577e:	b2d8      	uxtb	r0, r3
 8005780:	693b      	ldr	r3, [r7, #16]
 8005782:	b2db      	uxtb	r3, r3
 8005784:	79ba      	ldrb	r2, [r7, #6]
 8005786:	1ad3      	subs	r3, r2, r3
 8005788:	b2db      	uxtb	r3, r3
 800578a:	793a      	ldrb	r2, [r7, #4]
 800578c:	4619      	mov	r1, r3
 800578e:	f7ff fe0d 	bl	80053ac <ssd1306_DrawPixel>
        e2 = err;
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	60bb      	str	r3, [r7, #8]
        if (e2 <= y) {
 8005796:	68ba      	ldr	r2, [r7, #8]
 8005798:	693b      	ldr	r3, [r7, #16]
 800579a:	429a      	cmp	r2, r3
 800579c:	dc13      	bgt.n	80057c6 <ssd1306_DrawCircle+0xe2>
            y++;
 800579e:	693b      	ldr	r3, [r7, #16]
 80057a0:	3301      	adds	r3, #1
 80057a2:	613b      	str	r3, [r7, #16]
            err = err + (y * 2 + 1);
 80057a4:	693b      	ldr	r3, [r7, #16]
 80057a6:	005b      	lsls	r3, r3, #1
 80057a8:	3301      	adds	r3, #1
 80057aa:	68fa      	ldr	r2, [r7, #12]
 80057ac:	4413      	add	r3, r2
 80057ae:	60fb      	str	r3, [r7, #12]
            if(-x == y && e2 <= x) {
 80057b0:	697b      	ldr	r3, [r7, #20]
 80057b2:	425b      	negs	r3, r3
 80057b4:	693a      	ldr	r2, [r7, #16]
 80057b6:	429a      	cmp	r2, r3
 80057b8:	d105      	bne.n	80057c6 <ssd1306_DrawCircle+0xe2>
 80057ba:	68ba      	ldr	r2, [r7, #8]
 80057bc:	697b      	ldr	r3, [r7, #20]
 80057be:	429a      	cmp	r2, r3
 80057c0:	dc01      	bgt.n	80057c6 <ssd1306_DrawCircle+0xe2>
              e2 = 0;
 80057c2:	2300      	movs	r3, #0
 80057c4:	60bb      	str	r3, [r7, #8]
        }
        else
        {
          /*nothing to do*/
        }
        if(e2 > x) {
 80057c6:	68ba      	ldr	r2, [r7, #8]
 80057c8:	697b      	ldr	r3, [r7, #20]
 80057ca:	429a      	cmp	r2, r3
 80057cc:	dd08      	ble.n	80057e0 <ssd1306_DrawCircle+0xfc>
          x++;
 80057ce:	697b      	ldr	r3, [r7, #20]
 80057d0:	3301      	adds	r3, #1
 80057d2:	617b      	str	r3, [r7, #20]
          err = err + (x * 2 + 1);
 80057d4:	697b      	ldr	r3, [r7, #20]
 80057d6:	005b      	lsls	r3, r3, #1
 80057d8:	3301      	adds	r3, #1
 80057da:	68fa      	ldr	r2, [r7, #12]
 80057dc:	4413      	add	r3, r2
 80057de:	60fb      	str	r3, [r7, #12]
        }
        else
        {
          /*nothing to do*/
        }
    } while(x <= 0);
 80057e0:	697b      	ldr	r3, [r7, #20]
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	dd9d      	ble.n	8005722 <ssd1306_DrawCircle+0x3e>

    return;
 80057e6:	e000      	b.n	80057ea <ssd1306_DrawCircle+0x106>
    return;
 80057e8:	bf00      	nop
}
 80057ea:	371c      	adds	r7, #28
 80057ec:	46bd      	mov	sp, r7
 80057ee:	bd90      	pop	{r4, r7, pc}

080057f0 <ssd1306_DrawRectangle>:

//Draw rectangle
void ssd1306_DrawRectangle(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2, SSD1306_COLOR color) {
 80057f0:	b590      	push	{r4, r7, lr}
 80057f2:	b085      	sub	sp, #20
 80057f4:	af02      	add	r7, sp, #8
 80057f6:	4604      	mov	r4, r0
 80057f8:	4608      	mov	r0, r1
 80057fa:	4611      	mov	r1, r2
 80057fc:	461a      	mov	r2, r3
 80057fe:	4623      	mov	r3, r4
 8005800:	71fb      	strb	r3, [r7, #7]
 8005802:	4603      	mov	r3, r0
 8005804:	71bb      	strb	r3, [r7, #6]
 8005806:	460b      	mov	r3, r1
 8005808:	717b      	strb	r3, [r7, #5]
 800580a:	4613      	mov	r3, r2
 800580c:	713b      	strb	r3, [r7, #4]
  ssd1306_Line(x1,y1,x2,y1,color);
 800580e:	79bc      	ldrb	r4, [r7, #6]
 8005810:	797a      	ldrb	r2, [r7, #5]
 8005812:	79b9      	ldrb	r1, [r7, #6]
 8005814:	79f8      	ldrb	r0, [r7, #7]
 8005816:	7e3b      	ldrb	r3, [r7, #24]
 8005818:	9300      	str	r3, [sp, #0]
 800581a:	4623      	mov	r3, r4
 800581c:	f7ff fef6 	bl	800560c <ssd1306_Line>
  ssd1306_Line(x2,y1,x2,y2,color);
 8005820:	793c      	ldrb	r4, [r7, #4]
 8005822:	797a      	ldrb	r2, [r7, #5]
 8005824:	79b9      	ldrb	r1, [r7, #6]
 8005826:	7978      	ldrb	r0, [r7, #5]
 8005828:	7e3b      	ldrb	r3, [r7, #24]
 800582a:	9300      	str	r3, [sp, #0]
 800582c:	4623      	mov	r3, r4
 800582e:	f7ff feed 	bl	800560c <ssd1306_Line>
  ssd1306_Line(x2,y2,x1,y2,color);
 8005832:	793c      	ldrb	r4, [r7, #4]
 8005834:	79fa      	ldrb	r2, [r7, #7]
 8005836:	7939      	ldrb	r1, [r7, #4]
 8005838:	7978      	ldrb	r0, [r7, #5]
 800583a:	7e3b      	ldrb	r3, [r7, #24]
 800583c:	9300      	str	r3, [sp, #0]
 800583e:	4623      	mov	r3, r4
 8005840:	f7ff fee4 	bl	800560c <ssd1306_Line>
  ssd1306_Line(x1,y2,x1,y1,color);
 8005844:	79bc      	ldrb	r4, [r7, #6]
 8005846:	79fa      	ldrb	r2, [r7, #7]
 8005848:	7939      	ldrb	r1, [r7, #4]
 800584a:	79f8      	ldrb	r0, [r7, #7]
 800584c:	7e3b      	ldrb	r3, [r7, #24]
 800584e:	9300      	str	r3, [sp, #0]
 8005850:	4623      	mov	r3, r4
 8005852:	f7ff fedb 	bl	800560c <ssd1306_Line>

  return;
 8005856:	bf00      	nop
}
 8005858:	370c      	adds	r7, #12
 800585a:	46bd      	mov	sp, r7
 800585c:	bd90      	pop	{r4, r7, pc}

0800585e <ssd1306_SetContrast>:

void ssd1306_SetContrast(const uint8_t value) {
 800585e:	b580      	push	{r7, lr}
 8005860:	b084      	sub	sp, #16
 8005862:	af00      	add	r7, sp, #0
 8005864:	4603      	mov	r3, r0
 8005866:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 8005868:	2381      	movs	r3, #129	; 0x81
 800586a:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 800586c:	7bfb      	ldrb	r3, [r7, #15]
 800586e:	4618      	mov	r0, r3
 8005870:	f7ff fcb2 	bl	80051d8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 8005874:	79fb      	ldrb	r3, [r7, #7]
 8005876:	4618      	mov	r0, r3
 8005878:	f7ff fcae 	bl	80051d8 <ssd1306_WriteCommand>
}
 800587c:	bf00      	nop
 800587e:	3710      	adds	r7, #16
 8005880:	46bd      	mov	sp, r7
 8005882:	bd80      	pop	{r7, pc}

08005884 <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 8005884:	b580      	push	{r7, lr}
 8005886:	b084      	sub	sp, #16
 8005888:	af00      	add	r7, sp, #0
 800588a:	4603      	mov	r3, r0
 800588c:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 800588e:	79fb      	ldrb	r3, [r7, #7]
 8005890:	2b00      	cmp	r3, #0
 8005892:	d005      	beq.n	80058a0 <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 8005894:	23af      	movs	r3, #175	; 0xaf
 8005896:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 8005898:	4b08      	ldr	r3, [pc, #32]	; (80058bc <ssd1306_SetDisplayOn+0x38>)
 800589a:	2201      	movs	r2, #1
 800589c:	719a      	strb	r2, [r3, #6]
 800589e:	e004      	b.n	80058aa <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 80058a0:	23ae      	movs	r3, #174	; 0xae
 80058a2:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 80058a4:	4b05      	ldr	r3, [pc, #20]	; (80058bc <ssd1306_SetDisplayOn+0x38>)
 80058a6:	2200      	movs	r2, #0
 80058a8:	719a      	strb	r2, [r3, #6]
    }
    ssd1306_WriteCommand(value);
 80058aa:	7bfb      	ldrb	r3, [r7, #15]
 80058ac:	4618      	mov	r0, r3
 80058ae:	f7ff fc93 	bl	80051d8 <ssd1306_WriteCommand>
}
 80058b2:	bf00      	nop
 80058b4:	3710      	adds	r7, #16
 80058b6:	46bd      	mov	sp, r7
 80058b8:	bd80      	pop	{r7, pc}
 80058ba:	bf00      	nop
 80058bc:	200008f8 	.word	0x200008f8

080058c0 <__errno>:
 80058c0:	4b01      	ldr	r3, [pc, #4]	; (80058c8 <__errno+0x8>)
 80058c2:	6818      	ldr	r0, [r3, #0]
 80058c4:	4770      	bx	lr
 80058c6:	bf00      	nop
 80058c8:	200000a0 	.word	0x200000a0

080058cc <__libc_init_array>:
 80058cc:	b570      	push	{r4, r5, r6, lr}
 80058ce:	2600      	movs	r6, #0
 80058d0:	4d0c      	ldr	r5, [pc, #48]	; (8005904 <__libc_init_array+0x38>)
 80058d2:	4c0d      	ldr	r4, [pc, #52]	; (8005908 <__libc_init_array+0x3c>)
 80058d4:	1b64      	subs	r4, r4, r5
 80058d6:	10a4      	asrs	r4, r4, #2
 80058d8:	42a6      	cmp	r6, r4
 80058da:	d109      	bne.n	80058f0 <__libc_init_array+0x24>
 80058dc:	f004 fa3a 	bl	8009d54 <_init>
 80058e0:	2600      	movs	r6, #0
 80058e2:	4d0a      	ldr	r5, [pc, #40]	; (800590c <__libc_init_array+0x40>)
 80058e4:	4c0a      	ldr	r4, [pc, #40]	; (8005910 <__libc_init_array+0x44>)
 80058e6:	1b64      	subs	r4, r4, r5
 80058e8:	10a4      	asrs	r4, r4, #2
 80058ea:	42a6      	cmp	r6, r4
 80058ec:	d105      	bne.n	80058fa <__libc_init_array+0x2e>
 80058ee:	bd70      	pop	{r4, r5, r6, pc}
 80058f0:	f855 3b04 	ldr.w	r3, [r5], #4
 80058f4:	4798      	blx	r3
 80058f6:	3601      	adds	r6, #1
 80058f8:	e7ee      	b.n	80058d8 <__libc_init_array+0xc>
 80058fa:	f855 3b04 	ldr.w	r3, [r5], #4
 80058fe:	4798      	blx	r3
 8005900:	3601      	adds	r6, #1
 8005902:	e7f2      	b.n	80058ea <__libc_init_array+0x1e>
 8005904:	0800beb8 	.word	0x0800beb8
 8005908:	0800beb8 	.word	0x0800beb8
 800590c:	0800beb8 	.word	0x0800beb8
 8005910:	0800bebc 	.word	0x0800bebc

08005914 <memcpy>:
 8005914:	440a      	add	r2, r1
 8005916:	4291      	cmp	r1, r2
 8005918:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800591c:	d100      	bne.n	8005920 <memcpy+0xc>
 800591e:	4770      	bx	lr
 8005920:	b510      	push	{r4, lr}
 8005922:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005926:	4291      	cmp	r1, r2
 8005928:	f803 4f01 	strb.w	r4, [r3, #1]!
 800592c:	d1f9      	bne.n	8005922 <memcpy+0xe>
 800592e:	bd10      	pop	{r4, pc}

08005930 <memset>:
 8005930:	4603      	mov	r3, r0
 8005932:	4402      	add	r2, r0
 8005934:	4293      	cmp	r3, r2
 8005936:	d100      	bne.n	800593a <memset+0xa>
 8005938:	4770      	bx	lr
 800593a:	f803 1b01 	strb.w	r1, [r3], #1
 800593e:	e7f9      	b.n	8005934 <memset+0x4>

08005940 <__cvt>:
 8005940:	2b00      	cmp	r3, #0
 8005942:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005946:	461f      	mov	r7, r3
 8005948:	bfbb      	ittet	lt
 800594a:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 800594e:	461f      	movlt	r7, r3
 8005950:	2300      	movge	r3, #0
 8005952:	232d      	movlt	r3, #45	; 0x2d
 8005954:	b088      	sub	sp, #32
 8005956:	4614      	mov	r4, r2
 8005958:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800595a:	9d10      	ldr	r5, [sp, #64]	; 0x40
 800595c:	7013      	strb	r3, [r2, #0]
 800595e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8005960:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 8005964:	f023 0820 	bic.w	r8, r3, #32
 8005968:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800596c:	d005      	beq.n	800597a <__cvt+0x3a>
 800596e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8005972:	d100      	bne.n	8005976 <__cvt+0x36>
 8005974:	3501      	adds	r5, #1
 8005976:	2302      	movs	r3, #2
 8005978:	e000      	b.n	800597c <__cvt+0x3c>
 800597a:	2303      	movs	r3, #3
 800597c:	aa07      	add	r2, sp, #28
 800597e:	9204      	str	r2, [sp, #16]
 8005980:	aa06      	add	r2, sp, #24
 8005982:	e9cd a202 	strd	sl, r2, [sp, #8]
 8005986:	e9cd 3500 	strd	r3, r5, [sp]
 800598a:	4622      	mov	r2, r4
 800598c:	463b      	mov	r3, r7
 800598e:	f000 fce7 	bl	8006360 <_dtoa_r>
 8005992:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8005996:	4606      	mov	r6, r0
 8005998:	d102      	bne.n	80059a0 <__cvt+0x60>
 800599a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800599c:	07db      	lsls	r3, r3, #31
 800599e:	d522      	bpl.n	80059e6 <__cvt+0xa6>
 80059a0:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80059a4:	eb06 0905 	add.w	r9, r6, r5
 80059a8:	d110      	bne.n	80059cc <__cvt+0x8c>
 80059aa:	7833      	ldrb	r3, [r6, #0]
 80059ac:	2b30      	cmp	r3, #48	; 0x30
 80059ae:	d10a      	bne.n	80059c6 <__cvt+0x86>
 80059b0:	2200      	movs	r2, #0
 80059b2:	2300      	movs	r3, #0
 80059b4:	4620      	mov	r0, r4
 80059b6:	4639      	mov	r1, r7
 80059b8:	f7fa fff6 	bl	80009a8 <__aeabi_dcmpeq>
 80059bc:	b918      	cbnz	r0, 80059c6 <__cvt+0x86>
 80059be:	f1c5 0501 	rsb	r5, r5, #1
 80059c2:	f8ca 5000 	str.w	r5, [sl]
 80059c6:	f8da 3000 	ldr.w	r3, [sl]
 80059ca:	4499      	add	r9, r3
 80059cc:	2200      	movs	r2, #0
 80059ce:	2300      	movs	r3, #0
 80059d0:	4620      	mov	r0, r4
 80059d2:	4639      	mov	r1, r7
 80059d4:	f7fa ffe8 	bl	80009a8 <__aeabi_dcmpeq>
 80059d8:	b108      	cbz	r0, 80059de <__cvt+0x9e>
 80059da:	f8cd 901c 	str.w	r9, [sp, #28]
 80059de:	2230      	movs	r2, #48	; 0x30
 80059e0:	9b07      	ldr	r3, [sp, #28]
 80059e2:	454b      	cmp	r3, r9
 80059e4:	d307      	bcc.n	80059f6 <__cvt+0xb6>
 80059e6:	4630      	mov	r0, r6
 80059e8:	9b07      	ldr	r3, [sp, #28]
 80059ea:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80059ec:	1b9b      	subs	r3, r3, r6
 80059ee:	6013      	str	r3, [r2, #0]
 80059f0:	b008      	add	sp, #32
 80059f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80059f6:	1c59      	adds	r1, r3, #1
 80059f8:	9107      	str	r1, [sp, #28]
 80059fa:	701a      	strb	r2, [r3, #0]
 80059fc:	e7f0      	b.n	80059e0 <__cvt+0xa0>

080059fe <__exponent>:
 80059fe:	4603      	mov	r3, r0
 8005a00:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005a02:	2900      	cmp	r1, #0
 8005a04:	f803 2b02 	strb.w	r2, [r3], #2
 8005a08:	bfb6      	itet	lt
 8005a0a:	222d      	movlt	r2, #45	; 0x2d
 8005a0c:	222b      	movge	r2, #43	; 0x2b
 8005a0e:	4249      	neglt	r1, r1
 8005a10:	2909      	cmp	r1, #9
 8005a12:	7042      	strb	r2, [r0, #1]
 8005a14:	dd2b      	ble.n	8005a6e <__exponent+0x70>
 8005a16:	f10d 0407 	add.w	r4, sp, #7
 8005a1a:	46a4      	mov	ip, r4
 8005a1c:	270a      	movs	r7, #10
 8005a1e:	fb91 f6f7 	sdiv	r6, r1, r7
 8005a22:	460a      	mov	r2, r1
 8005a24:	46a6      	mov	lr, r4
 8005a26:	fb07 1516 	mls	r5, r7, r6, r1
 8005a2a:	2a63      	cmp	r2, #99	; 0x63
 8005a2c:	f105 0530 	add.w	r5, r5, #48	; 0x30
 8005a30:	4631      	mov	r1, r6
 8005a32:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 8005a36:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8005a3a:	dcf0      	bgt.n	8005a1e <__exponent+0x20>
 8005a3c:	3130      	adds	r1, #48	; 0x30
 8005a3e:	f1ae 0502 	sub.w	r5, lr, #2
 8005a42:	f804 1c01 	strb.w	r1, [r4, #-1]
 8005a46:	4629      	mov	r1, r5
 8005a48:	1c44      	adds	r4, r0, #1
 8005a4a:	4561      	cmp	r1, ip
 8005a4c:	d30a      	bcc.n	8005a64 <__exponent+0x66>
 8005a4e:	f10d 0209 	add.w	r2, sp, #9
 8005a52:	eba2 020e 	sub.w	r2, r2, lr
 8005a56:	4565      	cmp	r5, ip
 8005a58:	bf88      	it	hi
 8005a5a:	2200      	movhi	r2, #0
 8005a5c:	4413      	add	r3, r2
 8005a5e:	1a18      	subs	r0, r3, r0
 8005a60:	b003      	add	sp, #12
 8005a62:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005a64:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005a68:	f804 2f01 	strb.w	r2, [r4, #1]!
 8005a6c:	e7ed      	b.n	8005a4a <__exponent+0x4c>
 8005a6e:	2330      	movs	r3, #48	; 0x30
 8005a70:	3130      	adds	r1, #48	; 0x30
 8005a72:	7083      	strb	r3, [r0, #2]
 8005a74:	70c1      	strb	r1, [r0, #3]
 8005a76:	1d03      	adds	r3, r0, #4
 8005a78:	e7f1      	b.n	8005a5e <__exponent+0x60>
	...

08005a7c <_printf_float>:
 8005a7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005a80:	b091      	sub	sp, #68	; 0x44
 8005a82:	460c      	mov	r4, r1
 8005a84:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 8005a88:	4616      	mov	r6, r2
 8005a8a:	461f      	mov	r7, r3
 8005a8c:	4605      	mov	r5, r0
 8005a8e:	f001 fa55 	bl	8006f3c <_localeconv_r>
 8005a92:	6803      	ldr	r3, [r0, #0]
 8005a94:	4618      	mov	r0, r3
 8005a96:	9309      	str	r3, [sp, #36]	; 0x24
 8005a98:	f7fa fb5a 	bl	8000150 <strlen>
 8005a9c:	2300      	movs	r3, #0
 8005a9e:	930e      	str	r3, [sp, #56]	; 0x38
 8005aa0:	f8d8 3000 	ldr.w	r3, [r8]
 8005aa4:	900a      	str	r0, [sp, #40]	; 0x28
 8005aa6:	3307      	adds	r3, #7
 8005aa8:	f023 0307 	bic.w	r3, r3, #7
 8005aac:	f103 0208 	add.w	r2, r3, #8
 8005ab0:	f894 9018 	ldrb.w	r9, [r4, #24]
 8005ab4:	f8d4 b000 	ldr.w	fp, [r4]
 8005ab8:	f8c8 2000 	str.w	r2, [r8]
 8005abc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ac0:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8005ac4:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 8005ac8:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 8005acc:	930b      	str	r3, [sp, #44]	; 0x2c
 8005ace:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005ad2:	4640      	mov	r0, r8
 8005ad4:	4b9c      	ldr	r3, [pc, #624]	; (8005d48 <_printf_float+0x2cc>)
 8005ad6:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005ad8:	f7fa ff98 	bl	8000a0c <__aeabi_dcmpun>
 8005adc:	bb70      	cbnz	r0, 8005b3c <_printf_float+0xc0>
 8005ade:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005ae2:	4640      	mov	r0, r8
 8005ae4:	4b98      	ldr	r3, [pc, #608]	; (8005d48 <_printf_float+0x2cc>)
 8005ae6:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005ae8:	f7fa ff72 	bl	80009d0 <__aeabi_dcmple>
 8005aec:	bb30      	cbnz	r0, 8005b3c <_printf_float+0xc0>
 8005aee:	2200      	movs	r2, #0
 8005af0:	2300      	movs	r3, #0
 8005af2:	4640      	mov	r0, r8
 8005af4:	4651      	mov	r1, sl
 8005af6:	f7fa ff61 	bl	80009bc <__aeabi_dcmplt>
 8005afa:	b110      	cbz	r0, 8005b02 <_printf_float+0x86>
 8005afc:	232d      	movs	r3, #45	; 0x2d
 8005afe:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005b02:	4b92      	ldr	r3, [pc, #584]	; (8005d4c <_printf_float+0x2d0>)
 8005b04:	4892      	ldr	r0, [pc, #584]	; (8005d50 <_printf_float+0x2d4>)
 8005b06:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8005b0a:	bf94      	ite	ls
 8005b0c:	4698      	movls	r8, r3
 8005b0e:	4680      	movhi	r8, r0
 8005b10:	2303      	movs	r3, #3
 8005b12:	f04f 0a00 	mov.w	sl, #0
 8005b16:	6123      	str	r3, [r4, #16]
 8005b18:	f02b 0304 	bic.w	r3, fp, #4
 8005b1c:	6023      	str	r3, [r4, #0]
 8005b1e:	4633      	mov	r3, r6
 8005b20:	4621      	mov	r1, r4
 8005b22:	4628      	mov	r0, r5
 8005b24:	9700      	str	r7, [sp, #0]
 8005b26:	aa0f      	add	r2, sp, #60	; 0x3c
 8005b28:	f000 f9d4 	bl	8005ed4 <_printf_common>
 8005b2c:	3001      	adds	r0, #1
 8005b2e:	f040 8090 	bne.w	8005c52 <_printf_float+0x1d6>
 8005b32:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005b36:	b011      	add	sp, #68	; 0x44
 8005b38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005b3c:	4642      	mov	r2, r8
 8005b3e:	4653      	mov	r3, sl
 8005b40:	4640      	mov	r0, r8
 8005b42:	4651      	mov	r1, sl
 8005b44:	f7fa ff62 	bl	8000a0c <__aeabi_dcmpun>
 8005b48:	b148      	cbz	r0, 8005b5e <_printf_float+0xe2>
 8005b4a:	f1ba 0f00 	cmp.w	sl, #0
 8005b4e:	bfb8      	it	lt
 8005b50:	232d      	movlt	r3, #45	; 0x2d
 8005b52:	4880      	ldr	r0, [pc, #512]	; (8005d54 <_printf_float+0x2d8>)
 8005b54:	bfb8      	it	lt
 8005b56:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8005b5a:	4b7f      	ldr	r3, [pc, #508]	; (8005d58 <_printf_float+0x2dc>)
 8005b5c:	e7d3      	b.n	8005b06 <_printf_float+0x8a>
 8005b5e:	6863      	ldr	r3, [r4, #4]
 8005b60:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8005b64:	1c5a      	adds	r2, r3, #1
 8005b66:	d142      	bne.n	8005bee <_printf_float+0x172>
 8005b68:	2306      	movs	r3, #6
 8005b6a:	6063      	str	r3, [r4, #4]
 8005b6c:	2200      	movs	r2, #0
 8005b6e:	9206      	str	r2, [sp, #24]
 8005b70:	aa0e      	add	r2, sp, #56	; 0x38
 8005b72:	e9cd 9204 	strd	r9, r2, [sp, #16]
 8005b76:	aa0d      	add	r2, sp, #52	; 0x34
 8005b78:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 8005b7c:	9203      	str	r2, [sp, #12]
 8005b7e:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 8005b82:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8005b86:	6023      	str	r3, [r4, #0]
 8005b88:	6863      	ldr	r3, [r4, #4]
 8005b8a:	4642      	mov	r2, r8
 8005b8c:	9300      	str	r3, [sp, #0]
 8005b8e:	4628      	mov	r0, r5
 8005b90:	4653      	mov	r3, sl
 8005b92:	910b      	str	r1, [sp, #44]	; 0x2c
 8005b94:	f7ff fed4 	bl	8005940 <__cvt>
 8005b98:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005b9a:	4680      	mov	r8, r0
 8005b9c:	2947      	cmp	r1, #71	; 0x47
 8005b9e:	990d      	ldr	r1, [sp, #52]	; 0x34
 8005ba0:	d108      	bne.n	8005bb4 <_printf_float+0x138>
 8005ba2:	1cc8      	adds	r0, r1, #3
 8005ba4:	db02      	blt.n	8005bac <_printf_float+0x130>
 8005ba6:	6863      	ldr	r3, [r4, #4]
 8005ba8:	4299      	cmp	r1, r3
 8005baa:	dd40      	ble.n	8005c2e <_printf_float+0x1b2>
 8005bac:	f1a9 0902 	sub.w	r9, r9, #2
 8005bb0:	fa5f f989 	uxtb.w	r9, r9
 8005bb4:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8005bb8:	d81f      	bhi.n	8005bfa <_printf_float+0x17e>
 8005bba:	464a      	mov	r2, r9
 8005bbc:	3901      	subs	r1, #1
 8005bbe:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8005bc2:	910d      	str	r1, [sp, #52]	; 0x34
 8005bc4:	f7ff ff1b 	bl	80059fe <__exponent>
 8005bc8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005bca:	4682      	mov	sl, r0
 8005bcc:	1813      	adds	r3, r2, r0
 8005bce:	2a01      	cmp	r2, #1
 8005bd0:	6123      	str	r3, [r4, #16]
 8005bd2:	dc02      	bgt.n	8005bda <_printf_float+0x15e>
 8005bd4:	6822      	ldr	r2, [r4, #0]
 8005bd6:	07d2      	lsls	r2, r2, #31
 8005bd8:	d501      	bpl.n	8005bde <_printf_float+0x162>
 8005bda:	3301      	adds	r3, #1
 8005bdc:	6123      	str	r3, [r4, #16]
 8005bde:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8005be2:	2b00      	cmp	r3, #0
 8005be4:	d09b      	beq.n	8005b1e <_printf_float+0xa2>
 8005be6:	232d      	movs	r3, #45	; 0x2d
 8005be8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005bec:	e797      	b.n	8005b1e <_printf_float+0xa2>
 8005bee:	2947      	cmp	r1, #71	; 0x47
 8005bf0:	d1bc      	bne.n	8005b6c <_printf_float+0xf0>
 8005bf2:	2b00      	cmp	r3, #0
 8005bf4:	d1ba      	bne.n	8005b6c <_printf_float+0xf0>
 8005bf6:	2301      	movs	r3, #1
 8005bf8:	e7b7      	b.n	8005b6a <_printf_float+0xee>
 8005bfa:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8005bfe:	d118      	bne.n	8005c32 <_printf_float+0x1b6>
 8005c00:	2900      	cmp	r1, #0
 8005c02:	6863      	ldr	r3, [r4, #4]
 8005c04:	dd0b      	ble.n	8005c1e <_printf_float+0x1a2>
 8005c06:	6121      	str	r1, [r4, #16]
 8005c08:	b913      	cbnz	r3, 8005c10 <_printf_float+0x194>
 8005c0a:	6822      	ldr	r2, [r4, #0]
 8005c0c:	07d0      	lsls	r0, r2, #31
 8005c0e:	d502      	bpl.n	8005c16 <_printf_float+0x19a>
 8005c10:	3301      	adds	r3, #1
 8005c12:	440b      	add	r3, r1
 8005c14:	6123      	str	r3, [r4, #16]
 8005c16:	f04f 0a00 	mov.w	sl, #0
 8005c1a:	65a1      	str	r1, [r4, #88]	; 0x58
 8005c1c:	e7df      	b.n	8005bde <_printf_float+0x162>
 8005c1e:	b913      	cbnz	r3, 8005c26 <_printf_float+0x1aa>
 8005c20:	6822      	ldr	r2, [r4, #0]
 8005c22:	07d2      	lsls	r2, r2, #31
 8005c24:	d501      	bpl.n	8005c2a <_printf_float+0x1ae>
 8005c26:	3302      	adds	r3, #2
 8005c28:	e7f4      	b.n	8005c14 <_printf_float+0x198>
 8005c2a:	2301      	movs	r3, #1
 8005c2c:	e7f2      	b.n	8005c14 <_printf_float+0x198>
 8005c2e:	f04f 0967 	mov.w	r9, #103	; 0x67
 8005c32:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005c34:	4299      	cmp	r1, r3
 8005c36:	db05      	blt.n	8005c44 <_printf_float+0x1c8>
 8005c38:	6823      	ldr	r3, [r4, #0]
 8005c3a:	6121      	str	r1, [r4, #16]
 8005c3c:	07d8      	lsls	r0, r3, #31
 8005c3e:	d5ea      	bpl.n	8005c16 <_printf_float+0x19a>
 8005c40:	1c4b      	adds	r3, r1, #1
 8005c42:	e7e7      	b.n	8005c14 <_printf_float+0x198>
 8005c44:	2900      	cmp	r1, #0
 8005c46:	bfcc      	ite	gt
 8005c48:	2201      	movgt	r2, #1
 8005c4a:	f1c1 0202 	rsble	r2, r1, #2
 8005c4e:	4413      	add	r3, r2
 8005c50:	e7e0      	b.n	8005c14 <_printf_float+0x198>
 8005c52:	6823      	ldr	r3, [r4, #0]
 8005c54:	055a      	lsls	r2, r3, #21
 8005c56:	d407      	bmi.n	8005c68 <_printf_float+0x1ec>
 8005c58:	6923      	ldr	r3, [r4, #16]
 8005c5a:	4642      	mov	r2, r8
 8005c5c:	4631      	mov	r1, r6
 8005c5e:	4628      	mov	r0, r5
 8005c60:	47b8      	blx	r7
 8005c62:	3001      	adds	r0, #1
 8005c64:	d12b      	bne.n	8005cbe <_printf_float+0x242>
 8005c66:	e764      	b.n	8005b32 <_printf_float+0xb6>
 8005c68:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8005c6c:	f240 80dd 	bls.w	8005e2a <_printf_float+0x3ae>
 8005c70:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005c74:	2200      	movs	r2, #0
 8005c76:	2300      	movs	r3, #0
 8005c78:	f7fa fe96 	bl	80009a8 <__aeabi_dcmpeq>
 8005c7c:	2800      	cmp	r0, #0
 8005c7e:	d033      	beq.n	8005ce8 <_printf_float+0x26c>
 8005c80:	2301      	movs	r3, #1
 8005c82:	4631      	mov	r1, r6
 8005c84:	4628      	mov	r0, r5
 8005c86:	4a35      	ldr	r2, [pc, #212]	; (8005d5c <_printf_float+0x2e0>)
 8005c88:	47b8      	blx	r7
 8005c8a:	3001      	adds	r0, #1
 8005c8c:	f43f af51 	beq.w	8005b32 <_printf_float+0xb6>
 8005c90:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8005c94:	429a      	cmp	r2, r3
 8005c96:	db02      	blt.n	8005c9e <_printf_float+0x222>
 8005c98:	6823      	ldr	r3, [r4, #0]
 8005c9a:	07d8      	lsls	r0, r3, #31
 8005c9c:	d50f      	bpl.n	8005cbe <_printf_float+0x242>
 8005c9e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005ca2:	4631      	mov	r1, r6
 8005ca4:	4628      	mov	r0, r5
 8005ca6:	47b8      	blx	r7
 8005ca8:	3001      	adds	r0, #1
 8005caa:	f43f af42 	beq.w	8005b32 <_printf_float+0xb6>
 8005cae:	f04f 0800 	mov.w	r8, #0
 8005cb2:	f104 091a 	add.w	r9, r4, #26
 8005cb6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005cb8:	3b01      	subs	r3, #1
 8005cba:	4543      	cmp	r3, r8
 8005cbc:	dc09      	bgt.n	8005cd2 <_printf_float+0x256>
 8005cbe:	6823      	ldr	r3, [r4, #0]
 8005cc0:	079b      	lsls	r3, r3, #30
 8005cc2:	f100 8102 	bmi.w	8005eca <_printf_float+0x44e>
 8005cc6:	68e0      	ldr	r0, [r4, #12]
 8005cc8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005cca:	4298      	cmp	r0, r3
 8005ccc:	bfb8      	it	lt
 8005cce:	4618      	movlt	r0, r3
 8005cd0:	e731      	b.n	8005b36 <_printf_float+0xba>
 8005cd2:	2301      	movs	r3, #1
 8005cd4:	464a      	mov	r2, r9
 8005cd6:	4631      	mov	r1, r6
 8005cd8:	4628      	mov	r0, r5
 8005cda:	47b8      	blx	r7
 8005cdc:	3001      	adds	r0, #1
 8005cde:	f43f af28 	beq.w	8005b32 <_printf_float+0xb6>
 8005ce2:	f108 0801 	add.w	r8, r8, #1
 8005ce6:	e7e6      	b.n	8005cb6 <_printf_float+0x23a>
 8005ce8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005cea:	2b00      	cmp	r3, #0
 8005cec:	dc38      	bgt.n	8005d60 <_printf_float+0x2e4>
 8005cee:	2301      	movs	r3, #1
 8005cf0:	4631      	mov	r1, r6
 8005cf2:	4628      	mov	r0, r5
 8005cf4:	4a19      	ldr	r2, [pc, #100]	; (8005d5c <_printf_float+0x2e0>)
 8005cf6:	47b8      	blx	r7
 8005cf8:	3001      	adds	r0, #1
 8005cfa:	f43f af1a 	beq.w	8005b32 <_printf_float+0xb6>
 8005cfe:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8005d02:	4313      	orrs	r3, r2
 8005d04:	d102      	bne.n	8005d0c <_printf_float+0x290>
 8005d06:	6823      	ldr	r3, [r4, #0]
 8005d08:	07d9      	lsls	r1, r3, #31
 8005d0a:	d5d8      	bpl.n	8005cbe <_printf_float+0x242>
 8005d0c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005d10:	4631      	mov	r1, r6
 8005d12:	4628      	mov	r0, r5
 8005d14:	47b8      	blx	r7
 8005d16:	3001      	adds	r0, #1
 8005d18:	f43f af0b 	beq.w	8005b32 <_printf_float+0xb6>
 8005d1c:	f04f 0900 	mov.w	r9, #0
 8005d20:	f104 0a1a 	add.w	sl, r4, #26
 8005d24:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005d26:	425b      	negs	r3, r3
 8005d28:	454b      	cmp	r3, r9
 8005d2a:	dc01      	bgt.n	8005d30 <_printf_float+0x2b4>
 8005d2c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005d2e:	e794      	b.n	8005c5a <_printf_float+0x1de>
 8005d30:	2301      	movs	r3, #1
 8005d32:	4652      	mov	r2, sl
 8005d34:	4631      	mov	r1, r6
 8005d36:	4628      	mov	r0, r5
 8005d38:	47b8      	blx	r7
 8005d3a:	3001      	adds	r0, #1
 8005d3c:	f43f aef9 	beq.w	8005b32 <_printf_float+0xb6>
 8005d40:	f109 0901 	add.w	r9, r9, #1
 8005d44:	e7ee      	b.n	8005d24 <_printf_float+0x2a8>
 8005d46:	bf00      	nop
 8005d48:	7fefffff 	.word	0x7fefffff
 8005d4c:	0800b890 	.word	0x0800b890
 8005d50:	0800b894 	.word	0x0800b894
 8005d54:	0800b89c 	.word	0x0800b89c
 8005d58:	0800b898 	.word	0x0800b898
 8005d5c:	0800b8a0 	.word	0x0800b8a0
 8005d60:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005d62:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005d64:	429a      	cmp	r2, r3
 8005d66:	bfa8      	it	ge
 8005d68:	461a      	movge	r2, r3
 8005d6a:	2a00      	cmp	r2, #0
 8005d6c:	4691      	mov	r9, r2
 8005d6e:	dc37      	bgt.n	8005de0 <_printf_float+0x364>
 8005d70:	f04f 0b00 	mov.w	fp, #0
 8005d74:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005d78:	f104 021a 	add.w	r2, r4, #26
 8005d7c:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8005d80:	ebaa 0309 	sub.w	r3, sl, r9
 8005d84:	455b      	cmp	r3, fp
 8005d86:	dc33      	bgt.n	8005df0 <_printf_float+0x374>
 8005d88:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8005d8c:	429a      	cmp	r2, r3
 8005d8e:	db3b      	blt.n	8005e08 <_printf_float+0x38c>
 8005d90:	6823      	ldr	r3, [r4, #0]
 8005d92:	07da      	lsls	r2, r3, #31
 8005d94:	d438      	bmi.n	8005e08 <_printf_float+0x38c>
 8005d96:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005d98:	990d      	ldr	r1, [sp, #52]	; 0x34
 8005d9a:	eba2 030a 	sub.w	r3, r2, sl
 8005d9e:	eba2 0901 	sub.w	r9, r2, r1
 8005da2:	4599      	cmp	r9, r3
 8005da4:	bfa8      	it	ge
 8005da6:	4699      	movge	r9, r3
 8005da8:	f1b9 0f00 	cmp.w	r9, #0
 8005dac:	dc34      	bgt.n	8005e18 <_printf_float+0x39c>
 8005dae:	f04f 0800 	mov.w	r8, #0
 8005db2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005db6:	f104 0a1a 	add.w	sl, r4, #26
 8005dba:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8005dbe:	1a9b      	subs	r3, r3, r2
 8005dc0:	eba3 0309 	sub.w	r3, r3, r9
 8005dc4:	4543      	cmp	r3, r8
 8005dc6:	f77f af7a 	ble.w	8005cbe <_printf_float+0x242>
 8005dca:	2301      	movs	r3, #1
 8005dcc:	4652      	mov	r2, sl
 8005dce:	4631      	mov	r1, r6
 8005dd0:	4628      	mov	r0, r5
 8005dd2:	47b8      	blx	r7
 8005dd4:	3001      	adds	r0, #1
 8005dd6:	f43f aeac 	beq.w	8005b32 <_printf_float+0xb6>
 8005dda:	f108 0801 	add.w	r8, r8, #1
 8005dde:	e7ec      	b.n	8005dba <_printf_float+0x33e>
 8005de0:	4613      	mov	r3, r2
 8005de2:	4631      	mov	r1, r6
 8005de4:	4642      	mov	r2, r8
 8005de6:	4628      	mov	r0, r5
 8005de8:	47b8      	blx	r7
 8005dea:	3001      	adds	r0, #1
 8005dec:	d1c0      	bne.n	8005d70 <_printf_float+0x2f4>
 8005dee:	e6a0      	b.n	8005b32 <_printf_float+0xb6>
 8005df0:	2301      	movs	r3, #1
 8005df2:	4631      	mov	r1, r6
 8005df4:	4628      	mov	r0, r5
 8005df6:	920b      	str	r2, [sp, #44]	; 0x2c
 8005df8:	47b8      	blx	r7
 8005dfa:	3001      	adds	r0, #1
 8005dfc:	f43f ae99 	beq.w	8005b32 <_printf_float+0xb6>
 8005e00:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8005e02:	f10b 0b01 	add.w	fp, fp, #1
 8005e06:	e7b9      	b.n	8005d7c <_printf_float+0x300>
 8005e08:	4631      	mov	r1, r6
 8005e0a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005e0e:	4628      	mov	r0, r5
 8005e10:	47b8      	blx	r7
 8005e12:	3001      	adds	r0, #1
 8005e14:	d1bf      	bne.n	8005d96 <_printf_float+0x31a>
 8005e16:	e68c      	b.n	8005b32 <_printf_float+0xb6>
 8005e18:	464b      	mov	r3, r9
 8005e1a:	4631      	mov	r1, r6
 8005e1c:	4628      	mov	r0, r5
 8005e1e:	eb08 020a 	add.w	r2, r8, sl
 8005e22:	47b8      	blx	r7
 8005e24:	3001      	adds	r0, #1
 8005e26:	d1c2      	bne.n	8005dae <_printf_float+0x332>
 8005e28:	e683      	b.n	8005b32 <_printf_float+0xb6>
 8005e2a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005e2c:	2a01      	cmp	r2, #1
 8005e2e:	dc01      	bgt.n	8005e34 <_printf_float+0x3b8>
 8005e30:	07db      	lsls	r3, r3, #31
 8005e32:	d537      	bpl.n	8005ea4 <_printf_float+0x428>
 8005e34:	2301      	movs	r3, #1
 8005e36:	4642      	mov	r2, r8
 8005e38:	4631      	mov	r1, r6
 8005e3a:	4628      	mov	r0, r5
 8005e3c:	47b8      	blx	r7
 8005e3e:	3001      	adds	r0, #1
 8005e40:	f43f ae77 	beq.w	8005b32 <_printf_float+0xb6>
 8005e44:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005e48:	4631      	mov	r1, r6
 8005e4a:	4628      	mov	r0, r5
 8005e4c:	47b8      	blx	r7
 8005e4e:	3001      	adds	r0, #1
 8005e50:	f43f ae6f 	beq.w	8005b32 <_printf_float+0xb6>
 8005e54:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005e58:	2200      	movs	r2, #0
 8005e5a:	2300      	movs	r3, #0
 8005e5c:	f7fa fda4 	bl	80009a8 <__aeabi_dcmpeq>
 8005e60:	b9d8      	cbnz	r0, 8005e9a <_printf_float+0x41e>
 8005e62:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005e64:	f108 0201 	add.w	r2, r8, #1
 8005e68:	3b01      	subs	r3, #1
 8005e6a:	4631      	mov	r1, r6
 8005e6c:	4628      	mov	r0, r5
 8005e6e:	47b8      	blx	r7
 8005e70:	3001      	adds	r0, #1
 8005e72:	d10e      	bne.n	8005e92 <_printf_float+0x416>
 8005e74:	e65d      	b.n	8005b32 <_printf_float+0xb6>
 8005e76:	2301      	movs	r3, #1
 8005e78:	464a      	mov	r2, r9
 8005e7a:	4631      	mov	r1, r6
 8005e7c:	4628      	mov	r0, r5
 8005e7e:	47b8      	blx	r7
 8005e80:	3001      	adds	r0, #1
 8005e82:	f43f ae56 	beq.w	8005b32 <_printf_float+0xb6>
 8005e86:	f108 0801 	add.w	r8, r8, #1
 8005e8a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005e8c:	3b01      	subs	r3, #1
 8005e8e:	4543      	cmp	r3, r8
 8005e90:	dcf1      	bgt.n	8005e76 <_printf_float+0x3fa>
 8005e92:	4653      	mov	r3, sl
 8005e94:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8005e98:	e6e0      	b.n	8005c5c <_printf_float+0x1e0>
 8005e9a:	f04f 0800 	mov.w	r8, #0
 8005e9e:	f104 091a 	add.w	r9, r4, #26
 8005ea2:	e7f2      	b.n	8005e8a <_printf_float+0x40e>
 8005ea4:	2301      	movs	r3, #1
 8005ea6:	4642      	mov	r2, r8
 8005ea8:	e7df      	b.n	8005e6a <_printf_float+0x3ee>
 8005eaa:	2301      	movs	r3, #1
 8005eac:	464a      	mov	r2, r9
 8005eae:	4631      	mov	r1, r6
 8005eb0:	4628      	mov	r0, r5
 8005eb2:	47b8      	blx	r7
 8005eb4:	3001      	adds	r0, #1
 8005eb6:	f43f ae3c 	beq.w	8005b32 <_printf_float+0xb6>
 8005eba:	f108 0801 	add.w	r8, r8, #1
 8005ebe:	68e3      	ldr	r3, [r4, #12]
 8005ec0:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8005ec2:	1a5b      	subs	r3, r3, r1
 8005ec4:	4543      	cmp	r3, r8
 8005ec6:	dcf0      	bgt.n	8005eaa <_printf_float+0x42e>
 8005ec8:	e6fd      	b.n	8005cc6 <_printf_float+0x24a>
 8005eca:	f04f 0800 	mov.w	r8, #0
 8005ece:	f104 0919 	add.w	r9, r4, #25
 8005ed2:	e7f4      	b.n	8005ebe <_printf_float+0x442>

08005ed4 <_printf_common>:
 8005ed4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005ed8:	4616      	mov	r6, r2
 8005eda:	4699      	mov	r9, r3
 8005edc:	688a      	ldr	r2, [r1, #8]
 8005ede:	690b      	ldr	r3, [r1, #16]
 8005ee0:	4607      	mov	r7, r0
 8005ee2:	4293      	cmp	r3, r2
 8005ee4:	bfb8      	it	lt
 8005ee6:	4613      	movlt	r3, r2
 8005ee8:	6033      	str	r3, [r6, #0]
 8005eea:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005eee:	460c      	mov	r4, r1
 8005ef0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005ef4:	b10a      	cbz	r2, 8005efa <_printf_common+0x26>
 8005ef6:	3301      	adds	r3, #1
 8005ef8:	6033      	str	r3, [r6, #0]
 8005efa:	6823      	ldr	r3, [r4, #0]
 8005efc:	0699      	lsls	r1, r3, #26
 8005efe:	bf42      	ittt	mi
 8005f00:	6833      	ldrmi	r3, [r6, #0]
 8005f02:	3302      	addmi	r3, #2
 8005f04:	6033      	strmi	r3, [r6, #0]
 8005f06:	6825      	ldr	r5, [r4, #0]
 8005f08:	f015 0506 	ands.w	r5, r5, #6
 8005f0c:	d106      	bne.n	8005f1c <_printf_common+0x48>
 8005f0e:	f104 0a19 	add.w	sl, r4, #25
 8005f12:	68e3      	ldr	r3, [r4, #12]
 8005f14:	6832      	ldr	r2, [r6, #0]
 8005f16:	1a9b      	subs	r3, r3, r2
 8005f18:	42ab      	cmp	r3, r5
 8005f1a:	dc28      	bgt.n	8005f6e <_printf_common+0x9a>
 8005f1c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005f20:	1e13      	subs	r3, r2, #0
 8005f22:	6822      	ldr	r2, [r4, #0]
 8005f24:	bf18      	it	ne
 8005f26:	2301      	movne	r3, #1
 8005f28:	0692      	lsls	r2, r2, #26
 8005f2a:	d42d      	bmi.n	8005f88 <_printf_common+0xb4>
 8005f2c:	4649      	mov	r1, r9
 8005f2e:	4638      	mov	r0, r7
 8005f30:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005f34:	47c0      	blx	r8
 8005f36:	3001      	adds	r0, #1
 8005f38:	d020      	beq.n	8005f7c <_printf_common+0xa8>
 8005f3a:	6823      	ldr	r3, [r4, #0]
 8005f3c:	68e5      	ldr	r5, [r4, #12]
 8005f3e:	f003 0306 	and.w	r3, r3, #6
 8005f42:	2b04      	cmp	r3, #4
 8005f44:	bf18      	it	ne
 8005f46:	2500      	movne	r5, #0
 8005f48:	6832      	ldr	r2, [r6, #0]
 8005f4a:	f04f 0600 	mov.w	r6, #0
 8005f4e:	68a3      	ldr	r3, [r4, #8]
 8005f50:	bf08      	it	eq
 8005f52:	1aad      	subeq	r5, r5, r2
 8005f54:	6922      	ldr	r2, [r4, #16]
 8005f56:	bf08      	it	eq
 8005f58:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005f5c:	4293      	cmp	r3, r2
 8005f5e:	bfc4      	itt	gt
 8005f60:	1a9b      	subgt	r3, r3, r2
 8005f62:	18ed      	addgt	r5, r5, r3
 8005f64:	341a      	adds	r4, #26
 8005f66:	42b5      	cmp	r5, r6
 8005f68:	d11a      	bne.n	8005fa0 <_printf_common+0xcc>
 8005f6a:	2000      	movs	r0, #0
 8005f6c:	e008      	b.n	8005f80 <_printf_common+0xac>
 8005f6e:	2301      	movs	r3, #1
 8005f70:	4652      	mov	r2, sl
 8005f72:	4649      	mov	r1, r9
 8005f74:	4638      	mov	r0, r7
 8005f76:	47c0      	blx	r8
 8005f78:	3001      	adds	r0, #1
 8005f7a:	d103      	bne.n	8005f84 <_printf_common+0xb0>
 8005f7c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005f80:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005f84:	3501      	adds	r5, #1
 8005f86:	e7c4      	b.n	8005f12 <_printf_common+0x3e>
 8005f88:	2030      	movs	r0, #48	; 0x30
 8005f8a:	18e1      	adds	r1, r4, r3
 8005f8c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005f90:	1c5a      	adds	r2, r3, #1
 8005f92:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005f96:	4422      	add	r2, r4
 8005f98:	3302      	adds	r3, #2
 8005f9a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005f9e:	e7c5      	b.n	8005f2c <_printf_common+0x58>
 8005fa0:	2301      	movs	r3, #1
 8005fa2:	4622      	mov	r2, r4
 8005fa4:	4649      	mov	r1, r9
 8005fa6:	4638      	mov	r0, r7
 8005fa8:	47c0      	blx	r8
 8005faa:	3001      	adds	r0, #1
 8005fac:	d0e6      	beq.n	8005f7c <_printf_common+0xa8>
 8005fae:	3601      	adds	r6, #1
 8005fb0:	e7d9      	b.n	8005f66 <_printf_common+0x92>
	...

08005fb4 <_printf_i>:
 8005fb4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005fb8:	460c      	mov	r4, r1
 8005fba:	7e27      	ldrb	r7, [r4, #24]
 8005fbc:	4691      	mov	r9, r2
 8005fbe:	2f78      	cmp	r7, #120	; 0x78
 8005fc0:	4680      	mov	r8, r0
 8005fc2:	469a      	mov	sl, r3
 8005fc4:	990c      	ldr	r1, [sp, #48]	; 0x30
 8005fc6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005fca:	d807      	bhi.n	8005fdc <_printf_i+0x28>
 8005fcc:	2f62      	cmp	r7, #98	; 0x62
 8005fce:	d80a      	bhi.n	8005fe6 <_printf_i+0x32>
 8005fd0:	2f00      	cmp	r7, #0
 8005fd2:	f000 80d9 	beq.w	8006188 <_printf_i+0x1d4>
 8005fd6:	2f58      	cmp	r7, #88	; 0x58
 8005fd8:	f000 80a4 	beq.w	8006124 <_printf_i+0x170>
 8005fdc:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8005fe0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005fe4:	e03a      	b.n	800605c <_printf_i+0xa8>
 8005fe6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005fea:	2b15      	cmp	r3, #21
 8005fec:	d8f6      	bhi.n	8005fdc <_printf_i+0x28>
 8005fee:	a001      	add	r0, pc, #4	; (adr r0, 8005ff4 <_printf_i+0x40>)
 8005ff0:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8005ff4:	0800604d 	.word	0x0800604d
 8005ff8:	08006061 	.word	0x08006061
 8005ffc:	08005fdd 	.word	0x08005fdd
 8006000:	08005fdd 	.word	0x08005fdd
 8006004:	08005fdd 	.word	0x08005fdd
 8006008:	08005fdd 	.word	0x08005fdd
 800600c:	08006061 	.word	0x08006061
 8006010:	08005fdd 	.word	0x08005fdd
 8006014:	08005fdd 	.word	0x08005fdd
 8006018:	08005fdd 	.word	0x08005fdd
 800601c:	08005fdd 	.word	0x08005fdd
 8006020:	0800616f 	.word	0x0800616f
 8006024:	08006091 	.word	0x08006091
 8006028:	08006151 	.word	0x08006151
 800602c:	08005fdd 	.word	0x08005fdd
 8006030:	08005fdd 	.word	0x08005fdd
 8006034:	08006191 	.word	0x08006191
 8006038:	08005fdd 	.word	0x08005fdd
 800603c:	08006091 	.word	0x08006091
 8006040:	08005fdd 	.word	0x08005fdd
 8006044:	08005fdd 	.word	0x08005fdd
 8006048:	08006159 	.word	0x08006159
 800604c:	680b      	ldr	r3, [r1, #0]
 800604e:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8006052:	1d1a      	adds	r2, r3, #4
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	600a      	str	r2, [r1, #0]
 8006058:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800605c:	2301      	movs	r3, #1
 800605e:	e0a4      	b.n	80061aa <_printf_i+0x1f6>
 8006060:	6825      	ldr	r5, [r4, #0]
 8006062:	6808      	ldr	r0, [r1, #0]
 8006064:	062e      	lsls	r6, r5, #24
 8006066:	f100 0304 	add.w	r3, r0, #4
 800606a:	d50a      	bpl.n	8006082 <_printf_i+0xce>
 800606c:	6805      	ldr	r5, [r0, #0]
 800606e:	600b      	str	r3, [r1, #0]
 8006070:	2d00      	cmp	r5, #0
 8006072:	da03      	bge.n	800607c <_printf_i+0xc8>
 8006074:	232d      	movs	r3, #45	; 0x2d
 8006076:	426d      	negs	r5, r5
 8006078:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800607c:	230a      	movs	r3, #10
 800607e:	485e      	ldr	r0, [pc, #376]	; (80061f8 <_printf_i+0x244>)
 8006080:	e019      	b.n	80060b6 <_printf_i+0x102>
 8006082:	f015 0f40 	tst.w	r5, #64	; 0x40
 8006086:	6805      	ldr	r5, [r0, #0]
 8006088:	600b      	str	r3, [r1, #0]
 800608a:	bf18      	it	ne
 800608c:	b22d      	sxthne	r5, r5
 800608e:	e7ef      	b.n	8006070 <_printf_i+0xbc>
 8006090:	680b      	ldr	r3, [r1, #0]
 8006092:	6825      	ldr	r5, [r4, #0]
 8006094:	1d18      	adds	r0, r3, #4
 8006096:	6008      	str	r0, [r1, #0]
 8006098:	0628      	lsls	r0, r5, #24
 800609a:	d501      	bpl.n	80060a0 <_printf_i+0xec>
 800609c:	681d      	ldr	r5, [r3, #0]
 800609e:	e002      	b.n	80060a6 <_printf_i+0xf2>
 80060a0:	0669      	lsls	r1, r5, #25
 80060a2:	d5fb      	bpl.n	800609c <_printf_i+0xe8>
 80060a4:	881d      	ldrh	r5, [r3, #0]
 80060a6:	2f6f      	cmp	r7, #111	; 0x6f
 80060a8:	bf0c      	ite	eq
 80060aa:	2308      	moveq	r3, #8
 80060ac:	230a      	movne	r3, #10
 80060ae:	4852      	ldr	r0, [pc, #328]	; (80061f8 <_printf_i+0x244>)
 80060b0:	2100      	movs	r1, #0
 80060b2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80060b6:	6866      	ldr	r6, [r4, #4]
 80060b8:	2e00      	cmp	r6, #0
 80060ba:	bfa8      	it	ge
 80060bc:	6821      	ldrge	r1, [r4, #0]
 80060be:	60a6      	str	r6, [r4, #8]
 80060c0:	bfa4      	itt	ge
 80060c2:	f021 0104 	bicge.w	r1, r1, #4
 80060c6:	6021      	strge	r1, [r4, #0]
 80060c8:	b90d      	cbnz	r5, 80060ce <_printf_i+0x11a>
 80060ca:	2e00      	cmp	r6, #0
 80060cc:	d04d      	beq.n	800616a <_printf_i+0x1b6>
 80060ce:	4616      	mov	r6, r2
 80060d0:	fbb5 f1f3 	udiv	r1, r5, r3
 80060d4:	fb03 5711 	mls	r7, r3, r1, r5
 80060d8:	5dc7      	ldrb	r7, [r0, r7]
 80060da:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80060de:	462f      	mov	r7, r5
 80060e0:	42bb      	cmp	r3, r7
 80060e2:	460d      	mov	r5, r1
 80060e4:	d9f4      	bls.n	80060d0 <_printf_i+0x11c>
 80060e6:	2b08      	cmp	r3, #8
 80060e8:	d10b      	bne.n	8006102 <_printf_i+0x14e>
 80060ea:	6823      	ldr	r3, [r4, #0]
 80060ec:	07df      	lsls	r7, r3, #31
 80060ee:	d508      	bpl.n	8006102 <_printf_i+0x14e>
 80060f0:	6923      	ldr	r3, [r4, #16]
 80060f2:	6861      	ldr	r1, [r4, #4]
 80060f4:	4299      	cmp	r1, r3
 80060f6:	bfde      	ittt	le
 80060f8:	2330      	movle	r3, #48	; 0x30
 80060fa:	f806 3c01 	strble.w	r3, [r6, #-1]
 80060fe:	f106 36ff 	addle.w	r6, r6, #4294967295	; 0xffffffff
 8006102:	1b92      	subs	r2, r2, r6
 8006104:	6122      	str	r2, [r4, #16]
 8006106:	464b      	mov	r3, r9
 8006108:	4621      	mov	r1, r4
 800610a:	4640      	mov	r0, r8
 800610c:	f8cd a000 	str.w	sl, [sp]
 8006110:	aa03      	add	r2, sp, #12
 8006112:	f7ff fedf 	bl	8005ed4 <_printf_common>
 8006116:	3001      	adds	r0, #1
 8006118:	d14c      	bne.n	80061b4 <_printf_i+0x200>
 800611a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800611e:	b004      	add	sp, #16
 8006120:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006124:	4834      	ldr	r0, [pc, #208]	; (80061f8 <_printf_i+0x244>)
 8006126:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800612a:	680e      	ldr	r6, [r1, #0]
 800612c:	6823      	ldr	r3, [r4, #0]
 800612e:	f856 5b04 	ldr.w	r5, [r6], #4
 8006132:	061f      	lsls	r7, r3, #24
 8006134:	600e      	str	r6, [r1, #0]
 8006136:	d514      	bpl.n	8006162 <_printf_i+0x1ae>
 8006138:	07d9      	lsls	r1, r3, #31
 800613a:	bf44      	itt	mi
 800613c:	f043 0320 	orrmi.w	r3, r3, #32
 8006140:	6023      	strmi	r3, [r4, #0]
 8006142:	b91d      	cbnz	r5, 800614c <_printf_i+0x198>
 8006144:	6823      	ldr	r3, [r4, #0]
 8006146:	f023 0320 	bic.w	r3, r3, #32
 800614a:	6023      	str	r3, [r4, #0]
 800614c:	2310      	movs	r3, #16
 800614e:	e7af      	b.n	80060b0 <_printf_i+0xfc>
 8006150:	6823      	ldr	r3, [r4, #0]
 8006152:	f043 0320 	orr.w	r3, r3, #32
 8006156:	6023      	str	r3, [r4, #0]
 8006158:	2378      	movs	r3, #120	; 0x78
 800615a:	4828      	ldr	r0, [pc, #160]	; (80061fc <_printf_i+0x248>)
 800615c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006160:	e7e3      	b.n	800612a <_printf_i+0x176>
 8006162:	065e      	lsls	r6, r3, #25
 8006164:	bf48      	it	mi
 8006166:	b2ad      	uxthmi	r5, r5
 8006168:	e7e6      	b.n	8006138 <_printf_i+0x184>
 800616a:	4616      	mov	r6, r2
 800616c:	e7bb      	b.n	80060e6 <_printf_i+0x132>
 800616e:	680b      	ldr	r3, [r1, #0]
 8006170:	6826      	ldr	r6, [r4, #0]
 8006172:	1d1d      	adds	r5, r3, #4
 8006174:	6960      	ldr	r0, [r4, #20]
 8006176:	600d      	str	r5, [r1, #0]
 8006178:	0635      	lsls	r5, r6, #24
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	d501      	bpl.n	8006182 <_printf_i+0x1ce>
 800617e:	6018      	str	r0, [r3, #0]
 8006180:	e002      	b.n	8006188 <_printf_i+0x1d4>
 8006182:	0671      	lsls	r1, r6, #25
 8006184:	d5fb      	bpl.n	800617e <_printf_i+0x1ca>
 8006186:	8018      	strh	r0, [r3, #0]
 8006188:	2300      	movs	r3, #0
 800618a:	4616      	mov	r6, r2
 800618c:	6123      	str	r3, [r4, #16]
 800618e:	e7ba      	b.n	8006106 <_printf_i+0x152>
 8006190:	680b      	ldr	r3, [r1, #0]
 8006192:	1d1a      	adds	r2, r3, #4
 8006194:	600a      	str	r2, [r1, #0]
 8006196:	681e      	ldr	r6, [r3, #0]
 8006198:	2100      	movs	r1, #0
 800619a:	4630      	mov	r0, r6
 800619c:	6862      	ldr	r2, [r4, #4]
 800619e:	f000 fed9 	bl	8006f54 <memchr>
 80061a2:	b108      	cbz	r0, 80061a8 <_printf_i+0x1f4>
 80061a4:	1b80      	subs	r0, r0, r6
 80061a6:	6060      	str	r0, [r4, #4]
 80061a8:	6863      	ldr	r3, [r4, #4]
 80061aa:	6123      	str	r3, [r4, #16]
 80061ac:	2300      	movs	r3, #0
 80061ae:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80061b2:	e7a8      	b.n	8006106 <_printf_i+0x152>
 80061b4:	4632      	mov	r2, r6
 80061b6:	4649      	mov	r1, r9
 80061b8:	4640      	mov	r0, r8
 80061ba:	6923      	ldr	r3, [r4, #16]
 80061bc:	47d0      	blx	sl
 80061be:	3001      	adds	r0, #1
 80061c0:	d0ab      	beq.n	800611a <_printf_i+0x166>
 80061c2:	6823      	ldr	r3, [r4, #0]
 80061c4:	079b      	lsls	r3, r3, #30
 80061c6:	d413      	bmi.n	80061f0 <_printf_i+0x23c>
 80061c8:	68e0      	ldr	r0, [r4, #12]
 80061ca:	9b03      	ldr	r3, [sp, #12]
 80061cc:	4298      	cmp	r0, r3
 80061ce:	bfb8      	it	lt
 80061d0:	4618      	movlt	r0, r3
 80061d2:	e7a4      	b.n	800611e <_printf_i+0x16a>
 80061d4:	2301      	movs	r3, #1
 80061d6:	4632      	mov	r2, r6
 80061d8:	4649      	mov	r1, r9
 80061da:	4640      	mov	r0, r8
 80061dc:	47d0      	blx	sl
 80061de:	3001      	adds	r0, #1
 80061e0:	d09b      	beq.n	800611a <_printf_i+0x166>
 80061e2:	3501      	adds	r5, #1
 80061e4:	68e3      	ldr	r3, [r4, #12]
 80061e6:	9903      	ldr	r1, [sp, #12]
 80061e8:	1a5b      	subs	r3, r3, r1
 80061ea:	42ab      	cmp	r3, r5
 80061ec:	dcf2      	bgt.n	80061d4 <_printf_i+0x220>
 80061ee:	e7eb      	b.n	80061c8 <_printf_i+0x214>
 80061f0:	2500      	movs	r5, #0
 80061f2:	f104 0619 	add.w	r6, r4, #25
 80061f6:	e7f5      	b.n	80061e4 <_printf_i+0x230>
 80061f8:	0800b8a2 	.word	0x0800b8a2
 80061fc:	0800b8b3 	.word	0x0800b8b3

08006200 <siprintf>:
 8006200:	b40e      	push	{r1, r2, r3}
 8006202:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006206:	b500      	push	{lr}
 8006208:	b09c      	sub	sp, #112	; 0x70
 800620a:	ab1d      	add	r3, sp, #116	; 0x74
 800620c:	9002      	str	r0, [sp, #8]
 800620e:	9006      	str	r0, [sp, #24]
 8006210:	9107      	str	r1, [sp, #28]
 8006212:	9104      	str	r1, [sp, #16]
 8006214:	4808      	ldr	r0, [pc, #32]	; (8006238 <siprintf+0x38>)
 8006216:	4909      	ldr	r1, [pc, #36]	; (800623c <siprintf+0x3c>)
 8006218:	f853 2b04 	ldr.w	r2, [r3], #4
 800621c:	9105      	str	r1, [sp, #20]
 800621e:	6800      	ldr	r0, [r0, #0]
 8006220:	a902      	add	r1, sp, #8
 8006222:	9301      	str	r3, [sp, #4]
 8006224:	f001 fb36 	bl	8007894 <_svfiprintf_r>
 8006228:	2200      	movs	r2, #0
 800622a:	9b02      	ldr	r3, [sp, #8]
 800622c:	701a      	strb	r2, [r3, #0]
 800622e:	b01c      	add	sp, #112	; 0x70
 8006230:	f85d eb04 	ldr.w	lr, [sp], #4
 8006234:	b003      	add	sp, #12
 8006236:	4770      	bx	lr
 8006238:	200000a0 	.word	0x200000a0
 800623c:	ffff0208 	.word	0xffff0208

08006240 <quorem>:
 8006240:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006244:	6903      	ldr	r3, [r0, #16]
 8006246:	690c      	ldr	r4, [r1, #16]
 8006248:	4607      	mov	r7, r0
 800624a:	42a3      	cmp	r3, r4
 800624c:	f2c0 8083 	blt.w	8006356 <quorem+0x116>
 8006250:	3c01      	subs	r4, #1
 8006252:	f100 0514 	add.w	r5, r0, #20
 8006256:	f101 0814 	add.w	r8, r1, #20
 800625a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800625e:	9301      	str	r3, [sp, #4]
 8006260:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006264:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006268:	3301      	adds	r3, #1
 800626a:	429a      	cmp	r2, r3
 800626c:	fbb2 f6f3 	udiv	r6, r2, r3
 8006270:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8006274:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006278:	d332      	bcc.n	80062e0 <quorem+0xa0>
 800627a:	f04f 0e00 	mov.w	lr, #0
 800627e:	4640      	mov	r0, r8
 8006280:	46ac      	mov	ip, r5
 8006282:	46f2      	mov	sl, lr
 8006284:	f850 2b04 	ldr.w	r2, [r0], #4
 8006288:	b293      	uxth	r3, r2
 800628a:	fb06 e303 	mla	r3, r6, r3, lr
 800628e:	0c12      	lsrs	r2, r2, #16
 8006290:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8006294:	fb06 e202 	mla	r2, r6, r2, lr
 8006298:	b29b      	uxth	r3, r3
 800629a:	ebaa 0303 	sub.w	r3, sl, r3
 800629e:	f8dc a000 	ldr.w	sl, [ip]
 80062a2:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80062a6:	fa1f fa8a 	uxth.w	sl, sl
 80062aa:	4453      	add	r3, sl
 80062ac:	fa1f fa82 	uxth.w	sl, r2
 80062b0:	f8dc 2000 	ldr.w	r2, [ip]
 80062b4:	4581      	cmp	r9, r0
 80062b6:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 80062ba:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80062be:	b29b      	uxth	r3, r3
 80062c0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80062c4:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80062c8:	f84c 3b04 	str.w	r3, [ip], #4
 80062cc:	d2da      	bcs.n	8006284 <quorem+0x44>
 80062ce:	f855 300b 	ldr.w	r3, [r5, fp]
 80062d2:	b92b      	cbnz	r3, 80062e0 <quorem+0xa0>
 80062d4:	9b01      	ldr	r3, [sp, #4]
 80062d6:	3b04      	subs	r3, #4
 80062d8:	429d      	cmp	r5, r3
 80062da:	461a      	mov	r2, r3
 80062dc:	d32f      	bcc.n	800633e <quorem+0xfe>
 80062de:	613c      	str	r4, [r7, #16]
 80062e0:	4638      	mov	r0, r7
 80062e2:	f001 f8bf 	bl	8007464 <__mcmp>
 80062e6:	2800      	cmp	r0, #0
 80062e8:	db25      	blt.n	8006336 <quorem+0xf6>
 80062ea:	4628      	mov	r0, r5
 80062ec:	f04f 0c00 	mov.w	ip, #0
 80062f0:	3601      	adds	r6, #1
 80062f2:	f858 1b04 	ldr.w	r1, [r8], #4
 80062f6:	f8d0 e000 	ldr.w	lr, [r0]
 80062fa:	b28b      	uxth	r3, r1
 80062fc:	ebac 0303 	sub.w	r3, ip, r3
 8006300:	fa1f f28e 	uxth.w	r2, lr
 8006304:	4413      	add	r3, r2
 8006306:	0c0a      	lsrs	r2, r1, #16
 8006308:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800630c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006310:	b29b      	uxth	r3, r3
 8006312:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006316:	45c1      	cmp	r9, r8
 8006318:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800631c:	f840 3b04 	str.w	r3, [r0], #4
 8006320:	d2e7      	bcs.n	80062f2 <quorem+0xb2>
 8006322:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006326:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800632a:	b922      	cbnz	r2, 8006336 <quorem+0xf6>
 800632c:	3b04      	subs	r3, #4
 800632e:	429d      	cmp	r5, r3
 8006330:	461a      	mov	r2, r3
 8006332:	d30a      	bcc.n	800634a <quorem+0x10a>
 8006334:	613c      	str	r4, [r7, #16]
 8006336:	4630      	mov	r0, r6
 8006338:	b003      	add	sp, #12
 800633a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800633e:	6812      	ldr	r2, [r2, #0]
 8006340:	3b04      	subs	r3, #4
 8006342:	2a00      	cmp	r2, #0
 8006344:	d1cb      	bne.n	80062de <quorem+0x9e>
 8006346:	3c01      	subs	r4, #1
 8006348:	e7c6      	b.n	80062d8 <quorem+0x98>
 800634a:	6812      	ldr	r2, [r2, #0]
 800634c:	3b04      	subs	r3, #4
 800634e:	2a00      	cmp	r2, #0
 8006350:	d1f0      	bne.n	8006334 <quorem+0xf4>
 8006352:	3c01      	subs	r4, #1
 8006354:	e7eb      	b.n	800632e <quorem+0xee>
 8006356:	2000      	movs	r0, #0
 8006358:	e7ee      	b.n	8006338 <quorem+0xf8>
 800635a:	0000      	movs	r0, r0
 800635c:	0000      	movs	r0, r0
	...

08006360 <_dtoa_r>:
 8006360:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006364:	4616      	mov	r6, r2
 8006366:	461f      	mov	r7, r3
 8006368:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800636a:	b099      	sub	sp, #100	; 0x64
 800636c:	4605      	mov	r5, r0
 800636e:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8006372:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 8006376:	b974      	cbnz	r4, 8006396 <_dtoa_r+0x36>
 8006378:	2010      	movs	r0, #16
 800637a:	f000 fde3 	bl	8006f44 <malloc>
 800637e:	4602      	mov	r2, r0
 8006380:	6268      	str	r0, [r5, #36]	; 0x24
 8006382:	b920      	cbnz	r0, 800638e <_dtoa_r+0x2e>
 8006384:	21ea      	movs	r1, #234	; 0xea
 8006386:	4bae      	ldr	r3, [pc, #696]	; (8006640 <_dtoa_r+0x2e0>)
 8006388:	48ae      	ldr	r0, [pc, #696]	; (8006644 <_dtoa_r+0x2e4>)
 800638a:	f001 fb93 	bl	8007ab4 <__assert_func>
 800638e:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006392:	6004      	str	r4, [r0, #0]
 8006394:	60c4      	str	r4, [r0, #12]
 8006396:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8006398:	6819      	ldr	r1, [r3, #0]
 800639a:	b151      	cbz	r1, 80063b2 <_dtoa_r+0x52>
 800639c:	685a      	ldr	r2, [r3, #4]
 800639e:	2301      	movs	r3, #1
 80063a0:	4093      	lsls	r3, r2
 80063a2:	604a      	str	r2, [r1, #4]
 80063a4:	608b      	str	r3, [r1, #8]
 80063a6:	4628      	mov	r0, r5
 80063a8:	f000 fe22 	bl	8006ff0 <_Bfree>
 80063ac:	2200      	movs	r2, #0
 80063ae:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80063b0:	601a      	str	r2, [r3, #0]
 80063b2:	1e3b      	subs	r3, r7, #0
 80063b4:	bfaf      	iteee	ge
 80063b6:	2300      	movge	r3, #0
 80063b8:	2201      	movlt	r2, #1
 80063ba:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80063be:	9305      	strlt	r3, [sp, #20]
 80063c0:	bfa8      	it	ge
 80063c2:	f8c8 3000 	strge.w	r3, [r8]
 80063c6:	f8dd 9014 	ldr.w	r9, [sp, #20]
 80063ca:	4b9f      	ldr	r3, [pc, #636]	; (8006648 <_dtoa_r+0x2e8>)
 80063cc:	bfb8      	it	lt
 80063ce:	f8c8 2000 	strlt.w	r2, [r8]
 80063d2:	ea33 0309 	bics.w	r3, r3, r9
 80063d6:	d119      	bne.n	800640c <_dtoa_r+0xac>
 80063d8:	f242 730f 	movw	r3, #9999	; 0x270f
 80063dc:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80063de:	6013      	str	r3, [r2, #0]
 80063e0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80063e4:	4333      	orrs	r3, r6
 80063e6:	f000 8580 	beq.w	8006eea <_dtoa_r+0xb8a>
 80063ea:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80063ec:	b953      	cbnz	r3, 8006404 <_dtoa_r+0xa4>
 80063ee:	4b97      	ldr	r3, [pc, #604]	; (800664c <_dtoa_r+0x2ec>)
 80063f0:	e022      	b.n	8006438 <_dtoa_r+0xd8>
 80063f2:	4b97      	ldr	r3, [pc, #604]	; (8006650 <_dtoa_r+0x2f0>)
 80063f4:	9308      	str	r3, [sp, #32]
 80063f6:	3308      	adds	r3, #8
 80063f8:	9a26      	ldr	r2, [sp, #152]	; 0x98
 80063fa:	6013      	str	r3, [r2, #0]
 80063fc:	9808      	ldr	r0, [sp, #32]
 80063fe:	b019      	add	sp, #100	; 0x64
 8006400:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006404:	4b91      	ldr	r3, [pc, #580]	; (800664c <_dtoa_r+0x2ec>)
 8006406:	9308      	str	r3, [sp, #32]
 8006408:	3303      	adds	r3, #3
 800640a:	e7f5      	b.n	80063f8 <_dtoa_r+0x98>
 800640c:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8006410:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 8006414:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006418:	2200      	movs	r2, #0
 800641a:	2300      	movs	r3, #0
 800641c:	f7fa fac4 	bl	80009a8 <__aeabi_dcmpeq>
 8006420:	4680      	mov	r8, r0
 8006422:	b158      	cbz	r0, 800643c <_dtoa_r+0xdc>
 8006424:	2301      	movs	r3, #1
 8006426:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8006428:	6013      	str	r3, [r2, #0]
 800642a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800642c:	2b00      	cmp	r3, #0
 800642e:	f000 8559 	beq.w	8006ee4 <_dtoa_r+0xb84>
 8006432:	4888      	ldr	r0, [pc, #544]	; (8006654 <_dtoa_r+0x2f4>)
 8006434:	6018      	str	r0, [r3, #0]
 8006436:	1e43      	subs	r3, r0, #1
 8006438:	9308      	str	r3, [sp, #32]
 800643a:	e7df      	b.n	80063fc <_dtoa_r+0x9c>
 800643c:	ab16      	add	r3, sp, #88	; 0x58
 800643e:	9301      	str	r3, [sp, #4]
 8006440:	ab17      	add	r3, sp, #92	; 0x5c
 8006442:	9300      	str	r3, [sp, #0]
 8006444:	4628      	mov	r0, r5
 8006446:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800644a:	f001 f8b7 	bl	80075bc <__d2b>
 800644e:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8006452:	4682      	mov	sl, r0
 8006454:	2c00      	cmp	r4, #0
 8006456:	d07e      	beq.n	8006556 <_dtoa_r+0x1f6>
 8006458:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800645c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800645e:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 8006462:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006466:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 800646a:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 800646e:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 8006472:	2200      	movs	r2, #0
 8006474:	4b78      	ldr	r3, [pc, #480]	; (8006658 <_dtoa_r+0x2f8>)
 8006476:	f7f9 fe77 	bl	8000168 <__aeabi_dsub>
 800647a:	a36b      	add	r3, pc, #428	; (adr r3, 8006628 <_dtoa_r+0x2c8>)
 800647c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006480:	f7fa f82a 	bl	80004d8 <__aeabi_dmul>
 8006484:	a36a      	add	r3, pc, #424	; (adr r3, 8006630 <_dtoa_r+0x2d0>)
 8006486:	e9d3 2300 	ldrd	r2, r3, [r3]
 800648a:	f7f9 fe6f 	bl	800016c <__adddf3>
 800648e:	4606      	mov	r6, r0
 8006490:	4620      	mov	r0, r4
 8006492:	460f      	mov	r7, r1
 8006494:	f7f9 ffb6 	bl	8000404 <__aeabi_i2d>
 8006498:	a367      	add	r3, pc, #412	; (adr r3, 8006638 <_dtoa_r+0x2d8>)
 800649a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800649e:	f7fa f81b 	bl	80004d8 <__aeabi_dmul>
 80064a2:	4602      	mov	r2, r0
 80064a4:	460b      	mov	r3, r1
 80064a6:	4630      	mov	r0, r6
 80064a8:	4639      	mov	r1, r7
 80064aa:	f7f9 fe5f 	bl	800016c <__adddf3>
 80064ae:	4606      	mov	r6, r0
 80064b0:	460f      	mov	r7, r1
 80064b2:	f7fa fac1 	bl	8000a38 <__aeabi_d2iz>
 80064b6:	2200      	movs	r2, #0
 80064b8:	4681      	mov	r9, r0
 80064ba:	2300      	movs	r3, #0
 80064bc:	4630      	mov	r0, r6
 80064be:	4639      	mov	r1, r7
 80064c0:	f7fa fa7c 	bl	80009bc <__aeabi_dcmplt>
 80064c4:	b148      	cbz	r0, 80064da <_dtoa_r+0x17a>
 80064c6:	4648      	mov	r0, r9
 80064c8:	f7f9 ff9c 	bl	8000404 <__aeabi_i2d>
 80064cc:	4632      	mov	r2, r6
 80064ce:	463b      	mov	r3, r7
 80064d0:	f7fa fa6a 	bl	80009a8 <__aeabi_dcmpeq>
 80064d4:	b908      	cbnz	r0, 80064da <_dtoa_r+0x17a>
 80064d6:	f109 39ff 	add.w	r9, r9, #4294967295	; 0xffffffff
 80064da:	f1b9 0f16 	cmp.w	r9, #22
 80064de:	d857      	bhi.n	8006590 <_dtoa_r+0x230>
 80064e0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80064e4:	4b5d      	ldr	r3, [pc, #372]	; (800665c <_dtoa_r+0x2fc>)
 80064e6:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 80064ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80064ee:	f7fa fa65 	bl	80009bc <__aeabi_dcmplt>
 80064f2:	2800      	cmp	r0, #0
 80064f4:	d04e      	beq.n	8006594 <_dtoa_r+0x234>
 80064f6:	2300      	movs	r3, #0
 80064f8:	f109 39ff 	add.w	r9, r9, #4294967295	; 0xffffffff
 80064fc:	930f      	str	r3, [sp, #60]	; 0x3c
 80064fe:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8006500:	1b1c      	subs	r4, r3, r4
 8006502:	1e63      	subs	r3, r4, #1
 8006504:	9309      	str	r3, [sp, #36]	; 0x24
 8006506:	bf49      	itett	mi
 8006508:	f1c4 0301 	rsbmi	r3, r4, #1
 800650c:	2300      	movpl	r3, #0
 800650e:	9306      	strmi	r3, [sp, #24]
 8006510:	2300      	movmi	r3, #0
 8006512:	bf54      	ite	pl
 8006514:	9306      	strpl	r3, [sp, #24]
 8006516:	9309      	strmi	r3, [sp, #36]	; 0x24
 8006518:	f1b9 0f00 	cmp.w	r9, #0
 800651c:	db3c      	blt.n	8006598 <_dtoa_r+0x238>
 800651e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006520:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 8006524:	444b      	add	r3, r9
 8006526:	9309      	str	r3, [sp, #36]	; 0x24
 8006528:	2300      	movs	r3, #0
 800652a:	930a      	str	r3, [sp, #40]	; 0x28
 800652c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800652e:	2b09      	cmp	r3, #9
 8006530:	d86c      	bhi.n	800660c <_dtoa_r+0x2ac>
 8006532:	2b05      	cmp	r3, #5
 8006534:	bfc4      	itt	gt
 8006536:	3b04      	subgt	r3, #4
 8006538:	9322      	strgt	r3, [sp, #136]	; 0x88
 800653a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800653c:	bfc8      	it	gt
 800653e:	2400      	movgt	r4, #0
 8006540:	f1a3 0302 	sub.w	r3, r3, #2
 8006544:	bfd8      	it	le
 8006546:	2401      	movle	r4, #1
 8006548:	2b03      	cmp	r3, #3
 800654a:	f200 808b 	bhi.w	8006664 <_dtoa_r+0x304>
 800654e:	e8df f003 	tbb	[pc, r3]
 8006552:	4f2d      	.short	0x4f2d
 8006554:	5b4d      	.short	0x5b4d
 8006556:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 800655a:	441c      	add	r4, r3
 800655c:	f204 4332 	addw	r3, r4, #1074	; 0x432
 8006560:	2b20      	cmp	r3, #32
 8006562:	bfc3      	ittte	gt
 8006564:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8006568:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 800656c:	fa09 f303 	lslgt.w	r3, r9, r3
 8006570:	f1c3 0320 	rsble	r3, r3, #32
 8006574:	bfc6      	itte	gt
 8006576:	fa26 f000 	lsrgt.w	r0, r6, r0
 800657a:	4318      	orrgt	r0, r3
 800657c:	fa06 f003 	lslle.w	r0, r6, r3
 8006580:	f7f9 ff30 	bl	80003e4 <__aeabi_ui2d>
 8006584:	2301      	movs	r3, #1
 8006586:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 800658a:	3c01      	subs	r4, #1
 800658c:	9313      	str	r3, [sp, #76]	; 0x4c
 800658e:	e770      	b.n	8006472 <_dtoa_r+0x112>
 8006590:	2301      	movs	r3, #1
 8006592:	e7b3      	b.n	80064fc <_dtoa_r+0x19c>
 8006594:	900f      	str	r0, [sp, #60]	; 0x3c
 8006596:	e7b2      	b.n	80064fe <_dtoa_r+0x19e>
 8006598:	9b06      	ldr	r3, [sp, #24]
 800659a:	eba3 0309 	sub.w	r3, r3, r9
 800659e:	9306      	str	r3, [sp, #24]
 80065a0:	f1c9 0300 	rsb	r3, r9, #0
 80065a4:	930a      	str	r3, [sp, #40]	; 0x28
 80065a6:	2300      	movs	r3, #0
 80065a8:	930e      	str	r3, [sp, #56]	; 0x38
 80065aa:	e7bf      	b.n	800652c <_dtoa_r+0x1cc>
 80065ac:	2300      	movs	r3, #0
 80065ae:	930b      	str	r3, [sp, #44]	; 0x2c
 80065b0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80065b2:	2b00      	cmp	r3, #0
 80065b4:	dc59      	bgt.n	800666a <_dtoa_r+0x30a>
 80065b6:	f04f 0b01 	mov.w	fp, #1
 80065ba:	465b      	mov	r3, fp
 80065bc:	f8cd b008 	str.w	fp, [sp, #8]
 80065c0:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
 80065c4:	2200      	movs	r2, #0
 80065c6:	6a68      	ldr	r0, [r5, #36]	; 0x24
 80065c8:	6042      	str	r2, [r0, #4]
 80065ca:	2204      	movs	r2, #4
 80065cc:	f102 0614 	add.w	r6, r2, #20
 80065d0:	429e      	cmp	r6, r3
 80065d2:	6841      	ldr	r1, [r0, #4]
 80065d4:	d94f      	bls.n	8006676 <_dtoa_r+0x316>
 80065d6:	4628      	mov	r0, r5
 80065d8:	f000 fcca 	bl	8006f70 <_Balloc>
 80065dc:	9008      	str	r0, [sp, #32]
 80065de:	2800      	cmp	r0, #0
 80065e0:	d14d      	bne.n	800667e <_dtoa_r+0x31e>
 80065e2:	4602      	mov	r2, r0
 80065e4:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80065e8:	4b1d      	ldr	r3, [pc, #116]	; (8006660 <_dtoa_r+0x300>)
 80065ea:	e6cd      	b.n	8006388 <_dtoa_r+0x28>
 80065ec:	2301      	movs	r3, #1
 80065ee:	e7de      	b.n	80065ae <_dtoa_r+0x24e>
 80065f0:	2300      	movs	r3, #0
 80065f2:	930b      	str	r3, [sp, #44]	; 0x2c
 80065f4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80065f6:	eb09 0b03 	add.w	fp, r9, r3
 80065fa:	f10b 0301 	add.w	r3, fp, #1
 80065fe:	2b01      	cmp	r3, #1
 8006600:	9302      	str	r3, [sp, #8]
 8006602:	bfb8      	it	lt
 8006604:	2301      	movlt	r3, #1
 8006606:	e7dd      	b.n	80065c4 <_dtoa_r+0x264>
 8006608:	2301      	movs	r3, #1
 800660a:	e7f2      	b.n	80065f2 <_dtoa_r+0x292>
 800660c:	2401      	movs	r4, #1
 800660e:	2300      	movs	r3, #0
 8006610:	940b      	str	r4, [sp, #44]	; 0x2c
 8006612:	9322      	str	r3, [sp, #136]	; 0x88
 8006614:	f04f 3bff 	mov.w	fp, #4294967295	; 0xffffffff
 8006618:	2200      	movs	r2, #0
 800661a:	2312      	movs	r3, #18
 800661c:	f8cd b008 	str.w	fp, [sp, #8]
 8006620:	9223      	str	r2, [sp, #140]	; 0x8c
 8006622:	e7cf      	b.n	80065c4 <_dtoa_r+0x264>
 8006624:	f3af 8000 	nop.w
 8006628:	636f4361 	.word	0x636f4361
 800662c:	3fd287a7 	.word	0x3fd287a7
 8006630:	8b60c8b3 	.word	0x8b60c8b3
 8006634:	3fc68a28 	.word	0x3fc68a28
 8006638:	509f79fb 	.word	0x509f79fb
 800663c:	3fd34413 	.word	0x3fd34413
 8006640:	0800b8d1 	.word	0x0800b8d1
 8006644:	0800b8e8 	.word	0x0800b8e8
 8006648:	7ff00000 	.word	0x7ff00000
 800664c:	0800b8cd 	.word	0x0800b8cd
 8006650:	0800b8c4 	.word	0x0800b8c4
 8006654:	0800b8a1 	.word	0x0800b8a1
 8006658:	3ff80000 	.word	0x3ff80000
 800665c:	0800b9e0 	.word	0x0800b9e0
 8006660:	0800b947 	.word	0x0800b947
 8006664:	2301      	movs	r3, #1
 8006666:	930b      	str	r3, [sp, #44]	; 0x2c
 8006668:	e7d4      	b.n	8006614 <_dtoa_r+0x2b4>
 800666a:	f8dd b08c 	ldr.w	fp, [sp, #140]	; 0x8c
 800666e:	465b      	mov	r3, fp
 8006670:	f8cd b008 	str.w	fp, [sp, #8]
 8006674:	e7a6      	b.n	80065c4 <_dtoa_r+0x264>
 8006676:	3101      	adds	r1, #1
 8006678:	6041      	str	r1, [r0, #4]
 800667a:	0052      	lsls	r2, r2, #1
 800667c:	e7a6      	b.n	80065cc <_dtoa_r+0x26c>
 800667e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8006680:	9a08      	ldr	r2, [sp, #32]
 8006682:	601a      	str	r2, [r3, #0]
 8006684:	9b02      	ldr	r3, [sp, #8]
 8006686:	2b0e      	cmp	r3, #14
 8006688:	f200 80a8 	bhi.w	80067dc <_dtoa_r+0x47c>
 800668c:	2c00      	cmp	r4, #0
 800668e:	f000 80a5 	beq.w	80067dc <_dtoa_r+0x47c>
 8006692:	f1b9 0f00 	cmp.w	r9, #0
 8006696:	dd34      	ble.n	8006702 <_dtoa_r+0x3a2>
 8006698:	4a9a      	ldr	r2, [pc, #616]	; (8006904 <_dtoa_r+0x5a4>)
 800669a:	f009 030f 	and.w	r3, r9, #15
 800669e:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80066a2:	f419 7f80 	tst.w	r9, #256	; 0x100
 80066a6:	e9d3 3400 	ldrd	r3, r4, [r3]
 80066aa:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 80066ae:	ea4f 1429 	mov.w	r4, r9, asr #4
 80066b2:	d016      	beq.n	80066e2 <_dtoa_r+0x382>
 80066b4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80066b8:	4b93      	ldr	r3, [pc, #588]	; (8006908 <_dtoa_r+0x5a8>)
 80066ba:	2703      	movs	r7, #3
 80066bc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80066c0:	f7fa f834 	bl	800072c <__aeabi_ddiv>
 80066c4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80066c8:	f004 040f 	and.w	r4, r4, #15
 80066cc:	4e8e      	ldr	r6, [pc, #568]	; (8006908 <_dtoa_r+0x5a8>)
 80066ce:	b954      	cbnz	r4, 80066e6 <_dtoa_r+0x386>
 80066d0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80066d4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80066d8:	f7fa f828 	bl	800072c <__aeabi_ddiv>
 80066dc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80066e0:	e029      	b.n	8006736 <_dtoa_r+0x3d6>
 80066e2:	2702      	movs	r7, #2
 80066e4:	e7f2      	b.n	80066cc <_dtoa_r+0x36c>
 80066e6:	07e1      	lsls	r1, r4, #31
 80066e8:	d508      	bpl.n	80066fc <_dtoa_r+0x39c>
 80066ea:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80066ee:	e9d6 2300 	ldrd	r2, r3, [r6]
 80066f2:	f7f9 fef1 	bl	80004d8 <__aeabi_dmul>
 80066f6:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80066fa:	3701      	adds	r7, #1
 80066fc:	1064      	asrs	r4, r4, #1
 80066fe:	3608      	adds	r6, #8
 8006700:	e7e5      	b.n	80066ce <_dtoa_r+0x36e>
 8006702:	f000 80a5 	beq.w	8006850 <_dtoa_r+0x4f0>
 8006706:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800670a:	f1c9 0400 	rsb	r4, r9, #0
 800670e:	4b7d      	ldr	r3, [pc, #500]	; (8006904 <_dtoa_r+0x5a4>)
 8006710:	f004 020f 	and.w	r2, r4, #15
 8006714:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006718:	e9d3 2300 	ldrd	r2, r3, [r3]
 800671c:	f7f9 fedc 	bl	80004d8 <__aeabi_dmul>
 8006720:	2702      	movs	r7, #2
 8006722:	2300      	movs	r3, #0
 8006724:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006728:	4e77      	ldr	r6, [pc, #476]	; (8006908 <_dtoa_r+0x5a8>)
 800672a:	1124      	asrs	r4, r4, #4
 800672c:	2c00      	cmp	r4, #0
 800672e:	f040 8084 	bne.w	800683a <_dtoa_r+0x4da>
 8006732:	2b00      	cmp	r3, #0
 8006734:	d1d2      	bne.n	80066dc <_dtoa_r+0x37c>
 8006736:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006738:	2b00      	cmp	r3, #0
 800673a:	f000 808b 	beq.w	8006854 <_dtoa_r+0x4f4>
 800673e:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8006742:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8006746:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800674a:	2200      	movs	r2, #0
 800674c:	4b6f      	ldr	r3, [pc, #444]	; (800690c <_dtoa_r+0x5ac>)
 800674e:	f7fa f935 	bl	80009bc <__aeabi_dcmplt>
 8006752:	2800      	cmp	r0, #0
 8006754:	d07e      	beq.n	8006854 <_dtoa_r+0x4f4>
 8006756:	9b02      	ldr	r3, [sp, #8]
 8006758:	2b00      	cmp	r3, #0
 800675a:	d07b      	beq.n	8006854 <_dtoa_r+0x4f4>
 800675c:	f1bb 0f00 	cmp.w	fp, #0
 8006760:	dd38      	ble.n	80067d4 <_dtoa_r+0x474>
 8006762:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006766:	2200      	movs	r2, #0
 8006768:	4b69      	ldr	r3, [pc, #420]	; (8006910 <_dtoa_r+0x5b0>)
 800676a:	f7f9 feb5 	bl	80004d8 <__aeabi_dmul>
 800676e:	465c      	mov	r4, fp
 8006770:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006774:	f109 38ff 	add.w	r8, r9, #4294967295	; 0xffffffff
 8006778:	3701      	adds	r7, #1
 800677a:	4638      	mov	r0, r7
 800677c:	f7f9 fe42 	bl	8000404 <__aeabi_i2d>
 8006780:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006784:	f7f9 fea8 	bl	80004d8 <__aeabi_dmul>
 8006788:	2200      	movs	r2, #0
 800678a:	4b62      	ldr	r3, [pc, #392]	; (8006914 <_dtoa_r+0x5b4>)
 800678c:	f7f9 fcee 	bl	800016c <__adddf3>
 8006790:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8006794:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8006798:	9611      	str	r6, [sp, #68]	; 0x44
 800679a:	2c00      	cmp	r4, #0
 800679c:	d15d      	bne.n	800685a <_dtoa_r+0x4fa>
 800679e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80067a2:	2200      	movs	r2, #0
 80067a4:	4b5c      	ldr	r3, [pc, #368]	; (8006918 <_dtoa_r+0x5b8>)
 80067a6:	f7f9 fcdf 	bl	8000168 <__aeabi_dsub>
 80067aa:	4602      	mov	r2, r0
 80067ac:	460b      	mov	r3, r1
 80067ae:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80067b2:	4633      	mov	r3, r6
 80067b4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80067b6:	f7fa f91f 	bl	80009f8 <__aeabi_dcmpgt>
 80067ba:	2800      	cmp	r0, #0
 80067bc:	f040 829e 	bne.w	8006cfc <_dtoa_r+0x99c>
 80067c0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80067c4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80067c6:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 80067ca:	f7fa f8f7 	bl	80009bc <__aeabi_dcmplt>
 80067ce:	2800      	cmp	r0, #0
 80067d0:	f040 8292 	bne.w	8006cf8 <_dtoa_r+0x998>
 80067d4:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 80067d8:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80067dc:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80067de:	2b00      	cmp	r3, #0
 80067e0:	f2c0 8153 	blt.w	8006a8a <_dtoa_r+0x72a>
 80067e4:	f1b9 0f0e 	cmp.w	r9, #14
 80067e8:	f300 814f 	bgt.w	8006a8a <_dtoa_r+0x72a>
 80067ec:	4b45      	ldr	r3, [pc, #276]	; (8006904 <_dtoa_r+0x5a4>)
 80067ee:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 80067f2:	e9d3 3400 	ldrd	r3, r4, [r3]
 80067f6:	e9cd 3406 	strd	r3, r4, [sp, #24]
 80067fa:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80067fc:	2b00      	cmp	r3, #0
 80067fe:	f280 80db 	bge.w	80069b8 <_dtoa_r+0x658>
 8006802:	9b02      	ldr	r3, [sp, #8]
 8006804:	2b00      	cmp	r3, #0
 8006806:	f300 80d7 	bgt.w	80069b8 <_dtoa_r+0x658>
 800680a:	f040 8274 	bne.w	8006cf6 <_dtoa_r+0x996>
 800680e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006812:	2200      	movs	r2, #0
 8006814:	4b40      	ldr	r3, [pc, #256]	; (8006918 <_dtoa_r+0x5b8>)
 8006816:	f7f9 fe5f 	bl	80004d8 <__aeabi_dmul>
 800681a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800681e:	f7fa f8e1 	bl	80009e4 <__aeabi_dcmpge>
 8006822:	9c02      	ldr	r4, [sp, #8]
 8006824:	4626      	mov	r6, r4
 8006826:	2800      	cmp	r0, #0
 8006828:	f040 824a 	bne.w	8006cc0 <_dtoa_r+0x960>
 800682c:	2331      	movs	r3, #49	; 0x31
 800682e:	9f08      	ldr	r7, [sp, #32]
 8006830:	f109 0901 	add.w	r9, r9, #1
 8006834:	f807 3b01 	strb.w	r3, [r7], #1
 8006838:	e246      	b.n	8006cc8 <_dtoa_r+0x968>
 800683a:	07e2      	lsls	r2, r4, #31
 800683c:	d505      	bpl.n	800684a <_dtoa_r+0x4ea>
 800683e:	e9d6 2300 	ldrd	r2, r3, [r6]
 8006842:	f7f9 fe49 	bl	80004d8 <__aeabi_dmul>
 8006846:	2301      	movs	r3, #1
 8006848:	3701      	adds	r7, #1
 800684a:	1064      	asrs	r4, r4, #1
 800684c:	3608      	adds	r6, #8
 800684e:	e76d      	b.n	800672c <_dtoa_r+0x3cc>
 8006850:	2702      	movs	r7, #2
 8006852:	e770      	b.n	8006736 <_dtoa_r+0x3d6>
 8006854:	46c8      	mov	r8, r9
 8006856:	9c02      	ldr	r4, [sp, #8]
 8006858:	e78f      	b.n	800677a <_dtoa_r+0x41a>
 800685a:	9908      	ldr	r1, [sp, #32]
 800685c:	4b29      	ldr	r3, [pc, #164]	; (8006904 <_dtoa_r+0x5a4>)
 800685e:	4421      	add	r1, r4
 8006860:	9112      	str	r1, [sp, #72]	; 0x48
 8006862:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006864:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006868:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 800686c:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006870:	2900      	cmp	r1, #0
 8006872:	d055      	beq.n	8006920 <_dtoa_r+0x5c0>
 8006874:	2000      	movs	r0, #0
 8006876:	4929      	ldr	r1, [pc, #164]	; (800691c <_dtoa_r+0x5bc>)
 8006878:	f7f9 ff58 	bl	800072c <__aeabi_ddiv>
 800687c:	463b      	mov	r3, r7
 800687e:	4632      	mov	r2, r6
 8006880:	f7f9 fc72 	bl	8000168 <__aeabi_dsub>
 8006884:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8006888:	9f08      	ldr	r7, [sp, #32]
 800688a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800688e:	f7fa f8d3 	bl	8000a38 <__aeabi_d2iz>
 8006892:	4604      	mov	r4, r0
 8006894:	f7f9 fdb6 	bl	8000404 <__aeabi_i2d>
 8006898:	4602      	mov	r2, r0
 800689a:	460b      	mov	r3, r1
 800689c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80068a0:	f7f9 fc62 	bl	8000168 <__aeabi_dsub>
 80068a4:	4602      	mov	r2, r0
 80068a6:	460b      	mov	r3, r1
 80068a8:	3430      	adds	r4, #48	; 0x30
 80068aa:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80068ae:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80068b2:	f807 4b01 	strb.w	r4, [r7], #1
 80068b6:	f7fa f881 	bl	80009bc <__aeabi_dcmplt>
 80068ba:	2800      	cmp	r0, #0
 80068bc:	d174      	bne.n	80069a8 <_dtoa_r+0x648>
 80068be:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80068c2:	2000      	movs	r0, #0
 80068c4:	4911      	ldr	r1, [pc, #68]	; (800690c <_dtoa_r+0x5ac>)
 80068c6:	f7f9 fc4f 	bl	8000168 <__aeabi_dsub>
 80068ca:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80068ce:	f7fa f875 	bl	80009bc <__aeabi_dcmplt>
 80068d2:	2800      	cmp	r0, #0
 80068d4:	f040 80b6 	bne.w	8006a44 <_dtoa_r+0x6e4>
 80068d8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80068da:	429f      	cmp	r7, r3
 80068dc:	f43f af7a 	beq.w	80067d4 <_dtoa_r+0x474>
 80068e0:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80068e4:	2200      	movs	r2, #0
 80068e6:	4b0a      	ldr	r3, [pc, #40]	; (8006910 <_dtoa_r+0x5b0>)
 80068e8:	f7f9 fdf6 	bl	80004d8 <__aeabi_dmul>
 80068ec:	2200      	movs	r2, #0
 80068ee:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80068f2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80068f6:	4b06      	ldr	r3, [pc, #24]	; (8006910 <_dtoa_r+0x5b0>)
 80068f8:	f7f9 fdee 	bl	80004d8 <__aeabi_dmul>
 80068fc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006900:	e7c3      	b.n	800688a <_dtoa_r+0x52a>
 8006902:	bf00      	nop
 8006904:	0800b9e0 	.word	0x0800b9e0
 8006908:	0800b9b8 	.word	0x0800b9b8
 800690c:	3ff00000 	.word	0x3ff00000
 8006910:	40240000 	.word	0x40240000
 8006914:	401c0000 	.word	0x401c0000
 8006918:	40140000 	.word	0x40140000
 800691c:	3fe00000 	.word	0x3fe00000
 8006920:	4630      	mov	r0, r6
 8006922:	4639      	mov	r1, r7
 8006924:	f7f9 fdd8 	bl	80004d8 <__aeabi_dmul>
 8006928:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800692a:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800692e:	9c08      	ldr	r4, [sp, #32]
 8006930:	9314      	str	r3, [sp, #80]	; 0x50
 8006932:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006936:	f7fa f87f 	bl	8000a38 <__aeabi_d2iz>
 800693a:	9015      	str	r0, [sp, #84]	; 0x54
 800693c:	f7f9 fd62 	bl	8000404 <__aeabi_i2d>
 8006940:	4602      	mov	r2, r0
 8006942:	460b      	mov	r3, r1
 8006944:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006948:	f7f9 fc0e 	bl	8000168 <__aeabi_dsub>
 800694c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800694e:	4606      	mov	r6, r0
 8006950:	3330      	adds	r3, #48	; 0x30
 8006952:	f804 3b01 	strb.w	r3, [r4], #1
 8006956:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006958:	460f      	mov	r7, r1
 800695a:	429c      	cmp	r4, r3
 800695c:	f04f 0200 	mov.w	r2, #0
 8006960:	d124      	bne.n	80069ac <_dtoa_r+0x64c>
 8006962:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006966:	4bb3      	ldr	r3, [pc, #716]	; (8006c34 <_dtoa_r+0x8d4>)
 8006968:	f7f9 fc00 	bl	800016c <__adddf3>
 800696c:	4602      	mov	r2, r0
 800696e:	460b      	mov	r3, r1
 8006970:	4630      	mov	r0, r6
 8006972:	4639      	mov	r1, r7
 8006974:	f7fa f840 	bl	80009f8 <__aeabi_dcmpgt>
 8006978:	2800      	cmp	r0, #0
 800697a:	d162      	bne.n	8006a42 <_dtoa_r+0x6e2>
 800697c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8006980:	2000      	movs	r0, #0
 8006982:	49ac      	ldr	r1, [pc, #688]	; (8006c34 <_dtoa_r+0x8d4>)
 8006984:	f7f9 fbf0 	bl	8000168 <__aeabi_dsub>
 8006988:	4602      	mov	r2, r0
 800698a:	460b      	mov	r3, r1
 800698c:	4630      	mov	r0, r6
 800698e:	4639      	mov	r1, r7
 8006990:	f7fa f814 	bl	80009bc <__aeabi_dcmplt>
 8006994:	2800      	cmp	r0, #0
 8006996:	f43f af1d 	beq.w	80067d4 <_dtoa_r+0x474>
 800699a:	9f14      	ldr	r7, [sp, #80]	; 0x50
 800699c:	1e7b      	subs	r3, r7, #1
 800699e:	9314      	str	r3, [sp, #80]	; 0x50
 80069a0:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 80069a4:	2b30      	cmp	r3, #48	; 0x30
 80069a6:	d0f8      	beq.n	800699a <_dtoa_r+0x63a>
 80069a8:	46c1      	mov	r9, r8
 80069aa:	e03a      	b.n	8006a22 <_dtoa_r+0x6c2>
 80069ac:	4ba2      	ldr	r3, [pc, #648]	; (8006c38 <_dtoa_r+0x8d8>)
 80069ae:	f7f9 fd93 	bl	80004d8 <__aeabi_dmul>
 80069b2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80069b6:	e7bc      	b.n	8006932 <_dtoa_r+0x5d2>
 80069b8:	9f08      	ldr	r7, [sp, #32]
 80069ba:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80069be:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80069c2:	f7f9 feb3 	bl	800072c <__aeabi_ddiv>
 80069c6:	f7fa f837 	bl	8000a38 <__aeabi_d2iz>
 80069ca:	4604      	mov	r4, r0
 80069cc:	f7f9 fd1a 	bl	8000404 <__aeabi_i2d>
 80069d0:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80069d4:	f7f9 fd80 	bl	80004d8 <__aeabi_dmul>
 80069d8:	f104 0630 	add.w	r6, r4, #48	; 0x30
 80069dc:	460b      	mov	r3, r1
 80069de:	4602      	mov	r2, r0
 80069e0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80069e4:	f7f9 fbc0 	bl	8000168 <__aeabi_dsub>
 80069e8:	f807 6b01 	strb.w	r6, [r7], #1
 80069ec:	9e08      	ldr	r6, [sp, #32]
 80069ee:	9b02      	ldr	r3, [sp, #8]
 80069f0:	1bbe      	subs	r6, r7, r6
 80069f2:	42b3      	cmp	r3, r6
 80069f4:	d13a      	bne.n	8006a6c <_dtoa_r+0x70c>
 80069f6:	4602      	mov	r2, r0
 80069f8:	460b      	mov	r3, r1
 80069fa:	f7f9 fbb7 	bl	800016c <__adddf3>
 80069fe:	4602      	mov	r2, r0
 8006a00:	460b      	mov	r3, r1
 8006a02:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006a06:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006a0a:	f7f9 fff5 	bl	80009f8 <__aeabi_dcmpgt>
 8006a0e:	bb58      	cbnz	r0, 8006a68 <_dtoa_r+0x708>
 8006a10:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006a14:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006a18:	f7f9 ffc6 	bl	80009a8 <__aeabi_dcmpeq>
 8006a1c:	b108      	cbz	r0, 8006a22 <_dtoa_r+0x6c2>
 8006a1e:	07e1      	lsls	r1, r4, #31
 8006a20:	d422      	bmi.n	8006a68 <_dtoa_r+0x708>
 8006a22:	4628      	mov	r0, r5
 8006a24:	4651      	mov	r1, sl
 8006a26:	f000 fae3 	bl	8006ff0 <_Bfree>
 8006a2a:	2300      	movs	r3, #0
 8006a2c:	703b      	strb	r3, [r7, #0]
 8006a2e:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8006a30:	f109 0001 	add.w	r0, r9, #1
 8006a34:	6018      	str	r0, [r3, #0]
 8006a36:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8006a38:	2b00      	cmp	r3, #0
 8006a3a:	f43f acdf 	beq.w	80063fc <_dtoa_r+0x9c>
 8006a3e:	601f      	str	r7, [r3, #0]
 8006a40:	e4dc      	b.n	80063fc <_dtoa_r+0x9c>
 8006a42:	4627      	mov	r7, r4
 8006a44:	463b      	mov	r3, r7
 8006a46:	461f      	mov	r7, r3
 8006a48:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006a4c:	2a39      	cmp	r2, #57	; 0x39
 8006a4e:	d107      	bne.n	8006a60 <_dtoa_r+0x700>
 8006a50:	9a08      	ldr	r2, [sp, #32]
 8006a52:	429a      	cmp	r2, r3
 8006a54:	d1f7      	bne.n	8006a46 <_dtoa_r+0x6e6>
 8006a56:	2230      	movs	r2, #48	; 0x30
 8006a58:	9908      	ldr	r1, [sp, #32]
 8006a5a:	f108 0801 	add.w	r8, r8, #1
 8006a5e:	700a      	strb	r2, [r1, #0]
 8006a60:	781a      	ldrb	r2, [r3, #0]
 8006a62:	3201      	adds	r2, #1
 8006a64:	701a      	strb	r2, [r3, #0]
 8006a66:	e79f      	b.n	80069a8 <_dtoa_r+0x648>
 8006a68:	46c8      	mov	r8, r9
 8006a6a:	e7eb      	b.n	8006a44 <_dtoa_r+0x6e4>
 8006a6c:	2200      	movs	r2, #0
 8006a6e:	4b72      	ldr	r3, [pc, #456]	; (8006c38 <_dtoa_r+0x8d8>)
 8006a70:	f7f9 fd32 	bl	80004d8 <__aeabi_dmul>
 8006a74:	4602      	mov	r2, r0
 8006a76:	460b      	mov	r3, r1
 8006a78:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006a7c:	2200      	movs	r2, #0
 8006a7e:	2300      	movs	r3, #0
 8006a80:	f7f9 ff92 	bl	80009a8 <__aeabi_dcmpeq>
 8006a84:	2800      	cmp	r0, #0
 8006a86:	d098      	beq.n	80069ba <_dtoa_r+0x65a>
 8006a88:	e7cb      	b.n	8006a22 <_dtoa_r+0x6c2>
 8006a8a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006a8c:	2a00      	cmp	r2, #0
 8006a8e:	f000 80cd 	beq.w	8006c2c <_dtoa_r+0x8cc>
 8006a92:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8006a94:	2a01      	cmp	r2, #1
 8006a96:	f300 80af 	bgt.w	8006bf8 <_dtoa_r+0x898>
 8006a9a:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8006a9c:	2a00      	cmp	r2, #0
 8006a9e:	f000 80a7 	beq.w	8006bf0 <_dtoa_r+0x890>
 8006aa2:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8006aa6:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8006aa8:	9f06      	ldr	r7, [sp, #24]
 8006aaa:	9a06      	ldr	r2, [sp, #24]
 8006aac:	2101      	movs	r1, #1
 8006aae:	441a      	add	r2, r3
 8006ab0:	9206      	str	r2, [sp, #24]
 8006ab2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006ab4:	4628      	mov	r0, r5
 8006ab6:	441a      	add	r2, r3
 8006ab8:	9209      	str	r2, [sp, #36]	; 0x24
 8006aba:	f000 fb53 	bl	8007164 <__i2b>
 8006abe:	4606      	mov	r6, r0
 8006ac0:	2f00      	cmp	r7, #0
 8006ac2:	dd0c      	ble.n	8006ade <_dtoa_r+0x77e>
 8006ac4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006ac6:	2b00      	cmp	r3, #0
 8006ac8:	dd09      	ble.n	8006ade <_dtoa_r+0x77e>
 8006aca:	42bb      	cmp	r3, r7
 8006acc:	bfa8      	it	ge
 8006ace:	463b      	movge	r3, r7
 8006ad0:	9a06      	ldr	r2, [sp, #24]
 8006ad2:	1aff      	subs	r7, r7, r3
 8006ad4:	1ad2      	subs	r2, r2, r3
 8006ad6:	9206      	str	r2, [sp, #24]
 8006ad8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006ada:	1ad3      	subs	r3, r2, r3
 8006adc:	9309      	str	r3, [sp, #36]	; 0x24
 8006ade:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006ae0:	b1f3      	cbz	r3, 8006b20 <_dtoa_r+0x7c0>
 8006ae2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006ae4:	2b00      	cmp	r3, #0
 8006ae6:	f000 80a9 	beq.w	8006c3c <_dtoa_r+0x8dc>
 8006aea:	2c00      	cmp	r4, #0
 8006aec:	dd10      	ble.n	8006b10 <_dtoa_r+0x7b0>
 8006aee:	4631      	mov	r1, r6
 8006af0:	4622      	mov	r2, r4
 8006af2:	4628      	mov	r0, r5
 8006af4:	f000 fbf0 	bl	80072d8 <__pow5mult>
 8006af8:	4652      	mov	r2, sl
 8006afa:	4601      	mov	r1, r0
 8006afc:	4606      	mov	r6, r0
 8006afe:	4628      	mov	r0, r5
 8006b00:	f000 fb46 	bl	8007190 <__multiply>
 8006b04:	4680      	mov	r8, r0
 8006b06:	4651      	mov	r1, sl
 8006b08:	4628      	mov	r0, r5
 8006b0a:	f000 fa71 	bl	8006ff0 <_Bfree>
 8006b0e:	46c2      	mov	sl, r8
 8006b10:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006b12:	1b1a      	subs	r2, r3, r4
 8006b14:	d004      	beq.n	8006b20 <_dtoa_r+0x7c0>
 8006b16:	4651      	mov	r1, sl
 8006b18:	4628      	mov	r0, r5
 8006b1a:	f000 fbdd 	bl	80072d8 <__pow5mult>
 8006b1e:	4682      	mov	sl, r0
 8006b20:	2101      	movs	r1, #1
 8006b22:	4628      	mov	r0, r5
 8006b24:	f000 fb1e 	bl	8007164 <__i2b>
 8006b28:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006b2a:	4604      	mov	r4, r0
 8006b2c:	2b00      	cmp	r3, #0
 8006b2e:	f340 8087 	ble.w	8006c40 <_dtoa_r+0x8e0>
 8006b32:	461a      	mov	r2, r3
 8006b34:	4601      	mov	r1, r0
 8006b36:	4628      	mov	r0, r5
 8006b38:	f000 fbce 	bl	80072d8 <__pow5mult>
 8006b3c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006b3e:	4604      	mov	r4, r0
 8006b40:	2b01      	cmp	r3, #1
 8006b42:	f340 8080 	ble.w	8006c46 <_dtoa_r+0x8e6>
 8006b46:	f04f 0800 	mov.w	r8, #0
 8006b4a:	6923      	ldr	r3, [r4, #16]
 8006b4c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8006b50:	6918      	ldr	r0, [r3, #16]
 8006b52:	f000 fab9 	bl	80070c8 <__hi0bits>
 8006b56:	f1c0 0020 	rsb	r0, r0, #32
 8006b5a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006b5c:	4418      	add	r0, r3
 8006b5e:	f010 001f 	ands.w	r0, r0, #31
 8006b62:	f000 8092 	beq.w	8006c8a <_dtoa_r+0x92a>
 8006b66:	f1c0 0320 	rsb	r3, r0, #32
 8006b6a:	2b04      	cmp	r3, #4
 8006b6c:	f340 808a 	ble.w	8006c84 <_dtoa_r+0x924>
 8006b70:	f1c0 001c 	rsb	r0, r0, #28
 8006b74:	9b06      	ldr	r3, [sp, #24]
 8006b76:	4407      	add	r7, r0
 8006b78:	4403      	add	r3, r0
 8006b7a:	9306      	str	r3, [sp, #24]
 8006b7c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006b7e:	4403      	add	r3, r0
 8006b80:	9309      	str	r3, [sp, #36]	; 0x24
 8006b82:	9b06      	ldr	r3, [sp, #24]
 8006b84:	2b00      	cmp	r3, #0
 8006b86:	dd05      	ble.n	8006b94 <_dtoa_r+0x834>
 8006b88:	4651      	mov	r1, sl
 8006b8a:	461a      	mov	r2, r3
 8006b8c:	4628      	mov	r0, r5
 8006b8e:	f000 fbfd 	bl	800738c <__lshift>
 8006b92:	4682      	mov	sl, r0
 8006b94:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006b96:	2b00      	cmp	r3, #0
 8006b98:	dd05      	ble.n	8006ba6 <_dtoa_r+0x846>
 8006b9a:	4621      	mov	r1, r4
 8006b9c:	461a      	mov	r2, r3
 8006b9e:	4628      	mov	r0, r5
 8006ba0:	f000 fbf4 	bl	800738c <__lshift>
 8006ba4:	4604      	mov	r4, r0
 8006ba6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006ba8:	2b00      	cmp	r3, #0
 8006baa:	d070      	beq.n	8006c8e <_dtoa_r+0x92e>
 8006bac:	4621      	mov	r1, r4
 8006bae:	4650      	mov	r0, sl
 8006bb0:	f000 fc58 	bl	8007464 <__mcmp>
 8006bb4:	2800      	cmp	r0, #0
 8006bb6:	da6a      	bge.n	8006c8e <_dtoa_r+0x92e>
 8006bb8:	2300      	movs	r3, #0
 8006bba:	4651      	mov	r1, sl
 8006bbc:	220a      	movs	r2, #10
 8006bbe:	4628      	mov	r0, r5
 8006bc0:	f000 fa38 	bl	8007034 <__multadd>
 8006bc4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006bc6:	4682      	mov	sl, r0
 8006bc8:	f109 39ff 	add.w	r9, r9, #4294967295	; 0xffffffff
 8006bcc:	2b00      	cmp	r3, #0
 8006bce:	f000 8193 	beq.w	8006ef8 <_dtoa_r+0xb98>
 8006bd2:	4631      	mov	r1, r6
 8006bd4:	2300      	movs	r3, #0
 8006bd6:	220a      	movs	r2, #10
 8006bd8:	4628      	mov	r0, r5
 8006bda:	f000 fa2b 	bl	8007034 <__multadd>
 8006bde:	f1bb 0f00 	cmp.w	fp, #0
 8006be2:	4606      	mov	r6, r0
 8006be4:	f300 8093 	bgt.w	8006d0e <_dtoa_r+0x9ae>
 8006be8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006bea:	2b02      	cmp	r3, #2
 8006bec:	dc57      	bgt.n	8006c9e <_dtoa_r+0x93e>
 8006bee:	e08e      	b.n	8006d0e <_dtoa_r+0x9ae>
 8006bf0:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8006bf2:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8006bf6:	e756      	b.n	8006aa6 <_dtoa_r+0x746>
 8006bf8:	9b02      	ldr	r3, [sp, #8]
 8006bfa:	1e5c      	subs	r4, r3, #1
 8006bfc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006bfe:	42a3      	cmp	r3, r4
 8006c00:	bfb7      	itett	lt
 8006c02:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8006c04:	1b1c      	subge	r4, r3, r4
 8006c06:	1ae2      	sublt	r2, r4, r3
 8006c08:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8006c0a:	bfbe      	ittt	lt
 8006c0c:	940a      	strlt	r4, [sp, #40]	; 0x28
 8006c0e:	189b      	addlt	r3, r3, r2
 8006c10:	930e      	strlt	r3, [sp, #56]	; 0x38
 8006c12:	9b02      	ldr	r3, [sp, #8]
 8006c14:	bfb8      	it	lt
 8006c16:	2400      	movlt	r4, #0
 8006c18:	2b00      	cmp	r3, #0
 8006c1a:	bfbb      	ittet	lt
 8006c1c:	9b06      	ldrlt	r3, [sp, #24]
 8006c1e:	9a02      	ldrlt	r2, [sp, #8]
 8006c20:	9f06      	ldrge	r7, [sp, #24]
 8006c22:	1a9f      	sublt	r7, r3, r2
 8006c24:	bfac      	ite	ge
 8006c26:	9b02      	ldrge	r3, [sp, #8]
 8006c28:	2300      	movlt	r3, #0
 8006c2a:	e73e      	b.n	8006aaa <_dtoa_r+0x74a>
 8006c2c:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8006c2e:	9f06      	ldr	r7, [sp, #24]
 8006c30:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8006c32:	e745      	b.n	8006ac0 <_dtoa_r+0x760>
 8006c34:	3fe00000 	.word	0x3fe00000
 8006c38:	40240000 	.word	0x40240000
 8006c3c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006c3e:	e76a      	b.n	8006b16 <_dtoa_r+0x7b6>
 8006c40:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006c42:	2b01      	cmp	r3, #1
 8006c44:	dc19      	bgt.n	8006c7a <_dtoa_r+0x91a>
 8006c46:	9b04      	ldr	r3, [sp, #16]
 8006c48:	b9bb      	cbnz	r3, 8006c7a <_dtoa_r+0x91a>
 8006c4a:	9b05      	ldr	r3, [sp, #20]
 8006c4c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006c50:	b99b      	cbnz	r3, 8006c7a <_dtoa_r+0x91a>
 8006c52:	9b05      	ldr	r3, [sp, #20]
 8006c54:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006c58:	0d1b      	lsrs	r3, r3, #20
 8006c5a:	051b      	lsls	r3, r3, #20
 8006c5c:	b183      	cbz	r3, 8006c80 <_dtoa_r+0x920>
 8006c5e:	f04f 0801 	mov.w	r8, #1
 8006c62:	9b06      	ldr	r3, [sp, #24]
 8006c64:	3301      	adds	r3, #1
 8006c66:	9306      	str	r3, [sp, #24]
 8006c68:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006c6a:	3301      	adds	r3, #1
 8006c6c:	9309      	str	r3, [sp, #36]	; 0x24
 8006c6e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006c70:	2b00      	cmp	r3, #0
 8006c72:	f47f af6a 	bne.w	8006b4a <_dtoa_r+0x7ea>
 8006c76:	2001      	movs	r0, #1
 8006c78:	e76f      	b.n	8006b5a <_dtoa_r+0x7fa>
 8006c7a:	f04f 0800 	mov.w	r8, #0
 8006c7e:	e7f6      	b.n	8006c6e <_dtoa_r+0x90e>
 8006c80:	4698      	mov	r8, r3
 8006c82:	e7f4      	b.n	8006c6e <_dtoa_r+0x90e>
 8006c84:	f43f af7d 	beq.w	8006b82 <_dtoa_r+0x822>
 8006c88:	4618      	mov	r0, r3
 8006c8a:	301c      	adds	r0, #28
 8006c8c:	e772      	b.n	8006b74 <_dtoa_r+0x814>
 8006c8e:	9b02      	ldr	r3, [sp, #8]
 8006c90:	2b00      	cmp	r3, #0
 8006c92:	dc36      	bgt.n	8006d02 <_dtoa_r+0x9a2>
 8006c94:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006c96:	2b02      	cmp	r3, #2
 8006c98:	dd33      	ble.n	8006d02 <_dtoa_r+0x9a2>
 8006c9a:	f8dd b008 	ldr.w	fp, [sp, #8]
 8006c9e:	f1bb 0f00 	cmp.w	fp, #0
 8006ca2:	d10d      	bne.n	8006cc0 <_dtoa_r+0x960>
 8006ca4:	4621      	mov	r1, r4
 8006ca6:	465b      	mov	r3, fp
 8006ca8:	2205      	movs	r2, #5
 8006caa:	4628      	mov	r0, r5
 8006cac:	f000 f9c2 	bl	8007034 <__multadd>
 8006cb0:	4601      	mov	r1, r0
 8006cb2:	4604      	mov	r4, r0
 8006cb4:	4650      	mov	r0, sl
 8006cb6:	f000 fbd5 	bl	8007464 <__mcmp>
 8006cba:	2800      	cmp	r0, #0
 8006cbc:	f73f adb6 	bgt.w	800682c <_dtoa_r+0x4cc>
 8006cc0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8006cc2:	9f08      	ldr	r7, [sp, #32]
 8006cc4:	ea6f 0903 	mvn.w	r9, r3
 8006cc8:	f04f 0800 	mov.w	r8, #0
 8006ccc:	4621      	mov	r1, r4
 8006cce:	4628      	mov	r0, r5
 8006cd0:	f000 f98e 	bl	8006ff0 <_Bfree>
 8006cd4:	2e00      	cmp	r6, #0
 8006cd6:	f43f aea4 	beq.w	8006a22 <_dtoa_r+0x6c2>
 8006cda:	f1b8 0f00 	cmp.w	r8, #0
 8006cde:	d005      	beq.n	8006cec <_dtoa_r+0x98c>
 8006ce0:	45b0      	cmp	r8, r6
 8006ce2:	d003      	beq.n	8006cec <_dtoa_r+0x98c>
 8006ce4:	4641      	mov	r1, r8
 8006ce6:	4628      	mov	r0, r5
 8006ce8:	f000 f982 	bl	8006ff0 <_Bfree>
 8006cec:	4631      	mov	r1, r6
 8006cee:	4628      	mov	r0, r5
 8006cf0:	f000 f97e 	bl	8006ff0 <_Bfree>
 8006cf4:	e695      	b.n	8006a22 <_dtoa_r+0x6c2>
 8006cf6:	2400      	movs	r4, #0
 8006cf8:	4626      	mov	r6, r4
 8006cfa:	e7e1      	b.n	8006cc0 <_dtoa_r+0x960>
 8006cfc:	46c1      	mov	r9, r8
 8006cfe:	4626      	mov	r6, r4
 8006d00:	e594      	b.n	800682c <_dtoa_r+0x4cc>
 8006d02:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006d04:	f8dd b008 	ldr.w	fp, [sp, #8]
 8006d08:	2b00      	cmp	r3, #0
 8006d0a:	f000 80fc 	beq.w	8006f06 <_dtoa_r+0xba6>
 8006d0e:	2f00      	cmp	r7, #0
 8006d10:	dd05      	ble.n	8006d1e <_dtoa_r+0x9be>
 8006d12:	4631      	mov	r1, r6
 8006d14:	463a      	mov	r2, r7
 8006d16:	4628      	mov	r0, r5
 8006d18:	f000 fb38 	bl	800738c <__lshift>
 8006d1c:	4606      	mov	r6, r0
 8006d1e:	f1b8 0f00 	cmp.w	r8, #0
 8006d22:	d05c      	beq.n	8006dde <_dtoa_r+0xa7e>
 8006d24:	4628      	mov	r0, r5
 8006d26:	6871      	ldr	r1, [r6, #4]
 8006d28:	f000 f922 	bl	8006f70 <_Balloc>
 8006d2c:	4607      	mov	r7, r0
 8006d2e:	b928      	cbnz	r0, 8006d3c <_dtoa_r+0x9dc>
 8006d30:	4602      	mov	r2, r0
 8006d32:	f240 21ea 	movw	r1, #746	; 0x2ea
 8006d36:	4b7e      	ldr	r3, [pc, #504]	; (8006f30 <_dtoa_r+0xbd0>)
 8006d38:	f7ff bb26 	b.w	8006388 <_dtoa_r+0x28>
 8006d3c:	6932      	ldr	r2, [r6, #16]
 8006d3e:	f106 010c 	add.w	r1, r6, #12
 8006d42:	3202      	adds	r2, #2
 8006d44:	0092      	lsls	r2, r2, #2
 8006d46:	300c      	adds	r0, #12
 8006d48:	f7fe fde4 	bl	8005914 <memcpy>
 8006d4c:	2201      	movs	r2, #1
 8006d4e:	4639      	mov	r1, r7
 8006d50:	4628      	mov	r0, r5
 8006d52:	f000 fb1b 	bl	800738c <__lshift>
 8006d56:	46b0      	mov	r8, r6
 8006d58:	4606      	mov	r6, r0
 8006d5a:	9b08      	ldr	r3, [sp, #32]
 8006d5c:	3301      	adds	r3, #1
 8006d5e:	9302      	str	r3, [sp, #8]
 8006d60:	9b08      	ldr	r3, [sp, #32]
 8006d62:	445b      	add	r3, fp
 8006d64:	930a      	str	r3, [sp, #40]	; 0x28
 8006d66:	9b04      	ldr	r3, [sp, #16]
 8006d68:	f003 0301 	and.w	r3, r3, #1
 8006d6c:	9309      	str	r3, [sp, #36]	; 0x24
 8006d6e:	9b02      	ldr	r3, [sp, #8]
 8006d70:	4621      	mov	r1, r4
 8006d72:	4650      	mov	r0, sl
 8006d74:	f103 3bff 	add.w	fp, r3, #4294967295	; 0xffffffff
 8006d78:	f7ff fa62 	bl	8006240 <quorem>
 8006d7c:	4603      	mov	r3, r0
 8006d7e:	4641      	mov	r1, r8
 8006d80:	3330      	adds	r3, #48	; 0x30
 8006d82:	9004      	str	r0, [sp, #16]
 8006d84:	4650      	mov	r0, sl
 8006d86:	930b      	str	r3, [sp, #44]	; 0x2c
 8006d88:	f000 fb6c 	bl	8007464 <__mcmp>
 8006d8c:	4632      	mov	r2, r6
 8006d8e:	9006      	str	r0, [sp, #24]
 8006d90:	4621      	mov	r1, r4
 8006d92:	4628      	mov	r0, r5
 8006d94:	f000 fb82 	bl	800749c <__mdiff>
 8006d98:	68c2      	ldr	r2, [r0, #12]
 8006d9a:	4607      	mov	r7, r0
 8006d9c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006d9e:	bb02      	cbnz	r2, 8006de2 <_dtoa_r+0xa82>
 8006da0:	4601      	mov	r1, r0
 8006da2:	4650      	mov	r0, sl
 8006da4:	f000 fb5e 	bl	8007464 <__mcmp>
 8006da8:	4602      	mov	r2, r0
 8006daa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006dac:	4639      	mov	r1, r7
 8006dae:	4628      	mov	r0, r5
 8006db0:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 8006db4:	f000 f91c 	bl	8006ff0 <_Bfree>
 8006db8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006dba:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006dbc:	9f02      	ldr	r7, [sp, #8]
 8006dbe:	ea43 0102 	orr.w	r1, r3, r2
 8006dc2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006dc4:	430b      	orrs	r3, r1
 8006dc6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006dc8:	d10d      	bne.n	8006de6 <_dtoa_r+0xa86>
 8006dca:	2b39      	cmp	r3, #57	; 0x39
 8006dcc:	d027      	beq.n	8006e1e <_dtoa_r+0xabe>
 8006dce:	9a06      	ldr	r2, [sp, #24]
 8006dd0:	2a00      	cmp	r2, #0
 8006dd2:	dd01      	ble.n	8006dd8 <_dtoa_r+0xa78>
 8006dd4:	9b04      	ldr	r3, [sp, #16]
 8006dd6:	3331      	adds	r3, #49	; 0x31
 8006dd8:	f88b 3000 	strb.w	r3, [fp]
 8006ddc:	e776      	b.n	8006ccc <_dtoa_r+0x96c>
 8006dde:	4630      	mov	r0, r6
 8006de0:	e7b9      	b.n	8006d56 <_dtoa_r+0x9f6>
 8006de2:	2201      	movs	r2, #1
 8006de4:	e7e2      	b.n	8006dac <_dtoa_r+0xa4c>
 8006de6:	9906      	ldr	r1, [sp, #24]
 8006de8:	2900      	cmp	r1, #0
 8006dea:	db04      	blt.n	8006df6 <_dtoa_r+0xa96>
 8006dec:	9822      	ldr	r0, [sp, #136]	; 0x88
 8006dee:	4301      	orrs	r1, r0
 8006df0:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006df2:	4301      	orrs	r1, r0
 8006df4:	d120      	bne.n	8006e38 <_dtoa_r+0xad8>
 8006df6:	2a00      	cmp	r2, #0
 8006df8:	ddee      	ble.n	8006dd8 <_dtoa_r+0xa78>
 8006dfa:	4651      	mov	r1, sl
 8006dfc:	2201      	movs	r2, #1
 8006dfe:	4628      	mov	r0, r5
 8006e00:	9302      	str	r3, [sp, #8]
 8006e02:	f000 fac3 	bl	800738c <__lshift>
 8006e06:	4621      	mov	r1, r4
 8006e08:	4682      	mov	sl, r0
 8006e0a:	f000 fb2b 	bl	8007464 <__mcmp>
 8006e0e:	2800      	cmp	r0, #0
 8006e10:	9b02      	ldr	r3, [sp, #8]
 8006e12:	dc02      	bgt.n	8006e1a <_dtoa_r+0xaba>
 8006e14:	d1e0      	bne.n	8006dd8 <_dtoa_r+0xa78>
 8006e16:	07da      	lsls	r2, r3, #31
 8006e18:	d5de      	bpl.n	8006dd8 <_dtoa_r+0xa78>
 8006e1a:	2b39      	cmp	r3, #57	; 0x39
 8006e1c:	d1da      	bne.n	8006dd4 <_dtoa_r+0xa74>
 8006e1e:	2339      	movs	r3, #57	; 0x39
 8006e20:	f88b 3000 	strb.w	r3, [fp]
 8006e24:	463b      	mov	r3, r7
 8006e26:	461f      	mov	r7, r3
 8006e28:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 8006e2c:	3b01      	subs	r3, #1
 8006e2e:	2a39      	cmp	r2, #57	; 0x39
 8006e30:	d050      	beq.n	8006ed4 <_dtoa_r+0xb74>
 8006e32:	3201      	adds	r2, #1
 8006e34:	701a      	strb	r2, [r3, #0]
 8006e36:	e749      	b.n	8006ccc <_dtoa_r+0x96c>
 8006e38:	2a00      	cmp	r2, #0
 8006e3a:	dd03      	ble.n	8006e44 <_dtoa_r+0xae4>
 8006e3c:	2b39      	cmp	r3, #57	; 0x39
 8006e3e:	d0ee      	beq.n	8006e1e <_dtoa_r+0xabe>
 8006e40:	3301      	adds	r3, #1
 8006e42:	e7c9      	b.n	8006dd8 <_dtoa_r+0xa78>
 8006e44:	9a02      	ldr	r2, [sp, #8]
 8006e46:	990a      	ldr	r1, [sp, #40]	; 0x28
 8006e48:	f802 3c01 	strb.w	r3, [r2, #-1]
 8006e4c:	428a      	cmp	r2, r1
 8006e4e:	d02a      	beq.n	8006ea6 <_dtoa_r+0xb46>
 8006e50:	4651      	mov	r1, sl
 8006e52:	2300      	movs	r3, #0
 8006e54:	220a      	movs	r2, #10
 8006e56:	4628      	mov	r0, r5
 8006e58:	f000 f8ec 	bl	8007034 <__multadd>
 8006e5c:	45b0      	cmp	r8, r6
 8006e5e:	4682      	mov	sl, r0
 8006e60:	f04f 0300 	mov.w	r3, #0
 8006e64:	f04f 020a 	mov.w	r2, #10
 8006e68:	4641      	mov	r1, r8
 8006e6a:	4628      	mov	r0, r5
 8006e6c:	d107      	bne.n	8006e7e <_dtoa_r+0xb1e>
 8006e6e:	f000 f8e1 	bl	8007034 <__multadd>
 8006e72:	4680      	mov	r8, r0
 8006e74:	4606      	mov	r6, r0
 8006e76:	9b02      	ldr	r3, [sp, #8]
 8006e78:	3301      	adds	r3, #1
 8006e7a:	9302      	str	r3, [sp, #8]
 8006e7c:	e777      	b.n	8006d6e <_dtoa_r+0xa0e>
 8006e7e:	f000 f8d9 	bl	8007034 <__multadd>
 8006e82:	4631      	mov	r1, r6
 8006e84:	4680      	mov	r8, r0
 8006e86:	2300      	movs	r3, #0
 8006e88:	220a      	movs	r2, #10
 8006e8a:	4628      	mov	r0, r5
 8006e8c:	f000 f8d2 	bl	8007034 <__multadd>
 8006e90:	4606      	mov	r6, r0
 8006e92:	e7f0      	b.n	8006e76 <_dtoa_r+0xb16>
 8006e94:	f1bb 0f00 	cmp.w	fp, #0
 8006e98:	bfcc      	ite	gt
 8006e9a:	465f      	movgt	r7, fp
 8006e9c:	2701      	movle	r7, #1
 8006e9e:	f04f 0800 	mov.w	r8, #0
 8006ea2:	9a08      	ldr	r2, [sp, #32]
 8006ea4:	4417      	add	r7, r2
 8006ea6:	4651      	mov	r1, sl
 8006ea8:	2201      	movs	r2, #1
 8006eaa:	4628      	mov	r0, r5
 8006eac:	9302      	str	r3, [sp, #8]
 8006eae:	f000 fa6d 	bl	800738c <__lshift>
 8006eb2:	4621      	mov	r1, r4
 8006eb4:	4682      	mov	sl, r0
 8006eb6:	f000 fad5 	bl	8007464 <__mcmp>
 8006eba:	2800      	cmp	r0, #0
 8006ebc:	dcb2      	bgt.n	8006e24 <_dtoa_r+0xac4>
 8006ebe:	d102      	bne.n	8006ec6 <_dtoa_r+0xb66>
 8006ec0:	9b02      	ldr	r3, [sp, #8]
 8006ec2:	07db      	lsls	r3, r3, #31
 8006ec4:	d4ae      	bmi.n	8006e24 <_dtoa_r+0xac4>
 8006ec6:	463b      	mov	r3, r7
 8006ec8:	461f      	mov	r7, r3
 8006eca:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006ece:	2a30      	cmp	r2, #48	; 0x30
 8006ed0:	d0fa      	beq.n	8006ec8 <_dtoa_r+0xb68>
 8006ed2:	e6fb      	b.n	8006ccc <_dtoa_r+0x96c>
 8006ed4:	9a08      	ldr	r2, [sp, #32]
 8006ed6:	429a      	cmp	r2, r3
 8006ed8:	d1a5      	bne.n	8006e26 <_dtoa_r+0xac6>
 8006eda:	2331      	movs	r3, #49	; 0x31
 8006edc:	f109 0901 	add.w	r9, r9, #1
 8006ee0:	7013      	strb	r3, [r2, #0]
 8006ee2:	e6f3      	b.n	8006ccc <_dtoa_r+0x96c>
 8006ee4:	4b13      	ldr	r3, [pc, #76]	; (8006f34 <_dtoa_r+0xbd4>)
 8006ee6:	f7ff baa7 	b.w	8006438 <_dtoa_r+0xd8>
 8006eea:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8006eec:	2b00      	cmp	r3, #0
 8006eee:	f47f aa80 	bne.w	80063f2 <_dtoa_r+0x92>
 8006ef2:	4b11      	ldr	r3, [pc, #68]	; (8006f38 <_dtoa_r+0xbd8>)
 8006ef4:	f7ff baa0 	b.w	8006438 <_dtoa_r+0xd8>
 8006ef8:	f1bb 0f00 	cmp.w	fp, #0
 8006efc:	dc03      	bgt.n	8006f06 <_dtoa_r+0xba6>
 8006efe:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006f00:	2b02      	cmp	r3, #2
 8006f02:	f73f aecc 	bgt.w	8006c9e <_dtoa_r+0x93e>
 8006f06:	9f08      	ldr	r7, [sp, #32]
 8006f08:	4621      	mov	r1, r4
 8006f0a:	4650      	mov	r0, sl
 8006f0c:	f7ff f998 	bl	8006240 <quorem>
 8006f10:	9a08      	ldr	r2, [sp, #32]
 8006f12:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8006f16:	f807 3b01 	strb.w	r3, [r7], #1
 8006f1a:	1aba      	subs	r2, r7, r2
 8006f1c:	4593      	cmp	fp, r2
 8006f1e:	ddb9      	ble.n	8006e94 <_dtoa_r+0xb34>
 8006f20:	4651      	mov	r1, sl
 8006f22:	2300      	movs	r3, #0
 8006f24:	220a      	movs	r2, #10
 8006f26:	4628      	mov	r0, r5
 8006f28:	f000 f884 	bl	8007034 <__multadd>
 8006f2c:	4682      	mov	sl, r0
 8006f2e:	e7eb      	b.n	8006f08 <_dtoa_r+0xba8>
 8006f30:	0800b947 	.word	0x0800b947
 8006f34:	0800b8a0 	.word	0x0800b8a0
 8006f38:	0800b8c4 	.word	0x0800b8c4

08006f3c <_localeconv_r>:
 8006f3c:	4800      	ldr	r0, [pc, #0]	; (8006f40 <_localeconv_r+0x4>)
 8006f3e:	4770      	bx	lr
 8006f40:	200001f4 	.word	0x200001f4

08006f44 <malloc>:
 8006f44:	4b02      	ldr	r3, [pc, #8]	; (8006f50 <malloc+0xc>)
 8006f46:	4601      	mov	r1, r0
 8006f48:	6818      	ldr	r0, [r3, #0]
 8006f4a:	f000 bbed 	b.w	8007728 <_malloc_r>
 8006f4e:	bf00      	nop
 8006f50:	200000a0 	.word	0x200000a0

08006f54 <memchr>:
 8006f54:	4603      	mov	r3, r0
 8006f56:	b510      	push	{r4, lr}
 8006f58:	b2c9      	uxtb	r1, r1
 8006f5a:	4402      	add	r2, r0
 8006f5c:	4293      	cmp	r3, r2
 8006f5e:	4618      	mov	r0, r3
 8006f60:	d101      	bne.n	8006f66 <memchr+0x12>
 8006f62:	2000      	movs	r0, #0
 8006f64:	e003      	b.n	8006f6e <memchr+0x1a>
 8006f66:	7804      	ldrb	r4, [r0, #0]
 8006f68:	3301      	adds	r3, #1
 8006f6a:	428c      	cmp	r4, r1
 8006f6c:	d1f6      	bne.n	8006f5c <memchr+0x8>
 8006f6e:	bd10      	pop	{r4, pc}

08006f70 <_Balloc>:
 8006f70:	b570      	push	{r4, r5, r6, lr}
 8006f72:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8006f74:	4604      	mov	r4, r0
 8006f76:	460d      	mov	r5, r1
 8006f78:	b976      	cbnz	r6, 8006f98 <_Balloc+0x28>
 8006f7a:	2010      	movs	r0, #16
 8006f7c:	f7ff ffe2 	bl	8006f44 <malloc>
 8006f80:	4602      	mov	r2, r0
 8006f82:	6260      	str	r0, [r4, #36]	; 0x24
 8006f84:	b920      	cbnz	r0, 8006f90 <_Balloc+0x20>
 8006f86:	2166      	movs	r1, #102	; 0x66
 8006f88:	4b17      	ldr	r3, [pc, #92]	; (8006fe8 <_Balloc+0x78>)
 8006f8a:	4818      	ldr	r0, [pc, #96]	; (8006fec <_Balloc+0x7c>)
 8006f8c:	f000 fd92 	bl	8007ab4 <__assert_func>
 8006f90:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006f94:	6006      	str	r6, [r0, #0]
 8006f96:	60c6      	str	r6, [r0, #12]
 8006f98:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8006f9a:	68f3      	ldr	r3, [r6, #12]
 8006f9c:	b183      	cbz	r3, 8006fc0 <_Balloc+0x50>
 8006f9e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006fa0:	68db      	ldr	r3, [r3, #12]
 8006fa2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006fa6:	b9b8      	cbnz	r0, 8006fd8 <_Balloc+0x68>
 8006fa8:	2101      	movs	r1, #1
 8006faa:	fa01 f605 	lsl.w	r6, r1, r5
 8006fae:	1d72      	adds	r2, r6, #5
 8006fb0:	4620      	mov	r0, r4
 8006fb2:	0092      	lsls	r2, r2, #2
 8006fb4:	f000 fb5e 	bl	8007674 <_calloc_r>
 8006fb8:	b160      	cbz	r0, 8006fd4 <_Balloc+0x64>
 8006fba:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006fbe:	e00e      	b.n	8006fde <_Balloc+0x6e>
 8006fc0:	2221      	movs	r2, #33	; 0x21
 8006fc2:	2104      	movs	r1, #4
 8006fc4:	4620      	mov	r0, r4
 8006fc6:	f000 fb55 	bl	8007674 <_calloc_r>
 8006fca:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006fcc:	60f0      	str	r0, [r6, #12]
 8006fce:	68db      	ldr	r3, [r3, #12]
 8006fd0:	2b00      	cmp	r3, #0
 8006fd2:	d1e4      	bne.n	8006f9e <_Balloc+0x2e>
 8006fd4:	2000      	movs	r0, #0
 8006fd6:	bd70      	pop	{r4, r5, r6, pc}
 8006fd8:	6802      	ldr	r2, [r0, #0]
 8006fda:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006fde:	2300      	movs	r3, #0
 8006fe0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006fe4:	e7f7      	b.n	8006fd6 <_Balloc+0x66>
 8006fe6:	bf00      	nop
 8006fe8:	0800b8d1 	.word	0x0800b8d1
 8006fec:	0800b958 	.word	0x0800b958

08006ff0 <_Bfree>:
 8006ff0:	b570      	push	{r4, r5, r6, lr}
 8006ff2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8006ff4:	4605      	mov	r5, r0
 8006ff6:	460c      	mov	r4, r1
 8006ff8:	b976      	cbnz	r6, 8007018 <_Bfree+0x28>
 8006ffa:	2010      	movs	r0, #16
 8006ffc:	f7ff ffa2 	bl	8006f44 <malloc>
 8007000:	4602      	mov	r2, r0
 8007002:	6268      	str	r0, [r5, #36]	; 0x24
 8007004:	b920      	cbnz	r0, 8007010 <_Bfree+0x20>
 8007006:	218a      	movs	r1, #138	; 0x8a
 8007008:	4b08      	ldr	r3, [pc, #32]	; (800702c <_Bfree+0x3c>)
 800700a:	4809      	ldr	r0, [pc, #36]	; (8007030 <_Bfree+0x40>)
 800700c:	f000 fd52 	bl	8007ab4 <__assert_func>
 8007010:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007014:	6006      	str	r6, [r0, #0]
 8007016:	60c6      	str	r6, [r0, #12]
 8007018:	b13c      	cbz	r4, 800702a <_Bfree+0x3a>
 800701a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800701c:	6862      	ldr	r2, [r4, #4]
 800701e:	68db      	ldr	r3, [r3, #12]
 8007020:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007024:	6021      	str	r1, [r4, #0]
 8007026:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800702a:	bd70      	pop	{r4, r5, r6, pc}
 800702c:	0800b8d1 	.word	0x0800b8d1
 8007030:	0800b958 	.word	0x0800b958

08007034 <__multadd>:
 8007034:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007038:	4698      	mov	r8, r3
 800703a:	460c      	mov	r4, r1
 800703c:	2300      	movs	r3, #0
 800703e:	690e      	ldr	r6, [r1, #16]
 8007040:	4607      	mov	r7, r0
 8007042:	f101 0014 	add.w	r0, r1, #20
 8007046:	6805      	ldr	r5, [r0, #0]
 8007048:	3301      	adds	r3, #1
 800704a:	b2a9      	uxth	r1, r5
 800704c:	fb02 8101 	mla	r1, r2, r1, r8
 8007050:	0c2d      	lsrs	r5, r5, #16
 8007052:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8007056:	fb02 c505 	mla	r5, r2, r5, ip
 800705a:	b289      	uxth	r1, r1
 800705c:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8007060:	429e      	cmp	r6, r3
 8007062:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8007066:	f840 1b04 	str.w	r1, [r0], #4
 800706a:	dcec      	bgt.n	8007046 <__multadd+0x12>
 800706c:	f1b8 0f00 	cmp.w	r8, #0
 8007070:	d022      	beq.n	80070b8 <__multadd+0x84>
 8007072:	68a3      	ldr	r3, [r4, #8]
 8007074:	42b3      	cmp	r3, r6
 8007076:	dc19      	bgt.n	80070ac <__multadd+0x78>
 8007078:	6861      	ldr	r1, [r4, #4]
 800707a:	4638      	mov	r0, r7
 800707c:	3101      	adds	r1, #1
 800707e:	f7ff ff77 	bl	8006f70 <_Balloc>
 8007082:	4605      	mov	r5, r0
 8007084:	b928      	cbnz	r0, 8007092 <__multadd+0x5e>
 8007086:	4602      	mov	r2, r0
 8007088:	21b5      	movs	r1, #181	; 0xb5
 800708a:	4b0d      	ldr	r3, [pc, #52]	; (80070c0 <__multadd+0x8c>)
 800708c:	480d      	ldr	r0, [pc, #52]	; (80070c4 <__multadd+0x90>)
 800708e:	f000 fd11 	bl	8007ab4 <__assert_func>
 8007092:	6922      	ldr	r2, [r4, #16]
 8007094:	f104 010c 	add.w	r1, r4, #12
 8007098:	3202      	adds	r2, #2
 800709a:	0092      	lsls	r2, r2, #2
 800709c:	300c      	adds	r0, #12
 800709e:	f7fe fc39 	bl	8005914 <memcpy>
 80070a2:	4621      	mov	r1, r4
 80070a4:	4638      	mov	r0, r7
 80070a6:	f7ff ffa3 	bl	8006ff0 <_Bfree>
 80070aa:	462c      	mov	r4, r5
 80070ac:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 80070b0:	3601      	adds	r6, #1
 80070b2:	f8c3 8014 	str.w	r8, [r3, #20]
 80070b6:	6126      	str	r6, [r4, #16]
 80070b8:	4620      	mov	r0, r4
 80070ba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80070be:	bf00      	nop
 80070c0:	0800b947 	.word	0x0800b947
 80070c4:	0800b958 	.word	0x0800b958

080070c8 <__hi0bits>:
 80070c8:	0c02      	lsrs	r2, r0, #16
 80070ca:	0412      	lsls	r2, r2, #16
 80070cc:	4603      	mov	r3, r0
 80070ce:	b9ca      	cbnz	r2, 8007104 <__hi0bits+0x3c>
 80070d0:	0403      	lsls	r3, r0, #16
 80070d2:	2010      	movs	r0, #16
 80070d4:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 80070d8:	bf04      	itt	eq
 80070da:	021b      	lsleq	r3, r3, #8
 80070dc:	3008      	addeq	r0, #8
 80070de:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 80070e2:	bf04      	itt	eq
 80070e4:	011b      	lsleq	r3, r3, #4
 80070e6:	3004      	addeq	r0, #4
 80070e8:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 80070ec:	bf04      	itt	eq
 80070ee:	009b      	lsleq	r3, r3, #2
 80070f0:	3002      	addeq	r0, #2
 80070f2:	2b00      	cmp	r3, #0
 80070f4:	db05      	blt.n	8007102 <__hi0bits+0x3a>
 80070f6:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 80070fa:	f100 0001 	add.w	r0, r0, #1
 80070fe:	bf08      	it	eq
 8007100:	2020      	moveq	r0, #32
 8007102:	4770      	bx	lr
 8007104:	2000      	movs	r0, #0
 8007106:	e7e5      	b.n	80070d4 <__hi0bits+0xc>

08007108 <__lo0bits>:
 8007108:	6803      	ldr	r3, [r0, #0]
 800710a:	4602      	mov	r2, r0
 800710c:	f013 0007 	ands.w	r0, r3, #7
 8007110:	d00b      	beq.n	800712a <__lo0bits+0x22>
 8007112:	07d9      	lsls	r1, r3, #31
 8007114:	d422      	bmi.n	800715c <__lo0bits+0x54>
 8007116:	0798      	lsls	r0, r3, #30
 8007118:	bf49      	itett	mi
 800711a:	085b      	lsrmi	r3, r3, #1
 800711c:	089b      	lsrpl	r3, r3, #2
 800711e:	2001      	movmi	r0, #1
 8007120:	6013      	strmi	r3, [r2, #0]
 8007122:	bf5c      	itt	pl
 8007124:	2002      	movpl	r0, #2
 8007126:	6013      	strpl	r3, [r2, #0]
 8007128:	4770      	bx	lr
 800712a:	b299      	uxth	r1, r3
 800712c:	b909      	cbnz	r1, 8007132 <__lo0bits+0x2a>
 800712e:	2010      	movs	r0, #16
 8007130:	0c1b      	lsrs	r3, r3, #16
 8007132:	f013 0fff 	tst.w	r3, #255	; 0xff
 8007136:	bf04      	itt	eq
 8007138:	0a1b      	lsreq	r3, r3, #8
 800713a:	3008      	addeq	r0, #8
 800713c:	0719      	lsls	r1, r3, #28
 800713e:	bf04      	itt	eq
 8007140:	091b      	lsreq	r3, r3, #4
 8007142:	3004      	addeq	r0, #4
 8007144:	0799      	lsls	r1, r3, #30
 8007146:	bf04      	itt	eq
 8007148:	089b      	lsreq	r3, r3, #2
 800714a:	3002      	addeq	r0, #2
 800714c:	07d9      	lsls	r1, r3, #31
 800714e:	d403      	bmi.n	8007158 <__lo0bits+0x50>
 8007150:	085b      	lsrs	r3, r3, #1
 8007152:	f100 0001 	add.w	r0, r0, #1
 8007156:	d003      	beq.n	8007160 <__lo0bits+0x58>
 8007158:	6013      	str	r3, [r2, #0]
 800715a:	4770      	bx	lr
 800715c:	2000      	movs	r0, #0
 800715e:	4770      	bx	lr
 8007160:	2020      	movs	r0, #32
 8007162:	4770      	bx	lr

08007164 <__i2b>:
 8007164:	b510      	push	{r4, lr}
 8007166:	460c      	mov	r4, r1
 8007168:	2101      	movs	r1, #1
 800716a:	f7ff ff01 	bl	8006f70 <_Balloc>
 800716e:	4602      	mov	r2, r0
 8007170:	b928      	cbnz	r0, 800717e <__i2b+0x1a>
 8007172:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8007176:	4b04      	ldr	r3, [pc, #16]	; (8007188 <__i2b+0x24>)
 8007178:	4804      	ldr	r0, [pc, #16]	; (800718c <__i2b+0x28>)
 800717a:	f000 fc9b 	bl	8007ab4 <__assert_func>
 800717e:	2301      	movs	r3, #1
 8007180:	6144      	str	r4, [r0, #20]
 8007182:	6103      	str	r3, [r0, #16]
 8007184:	bd10      	pop	{r4, pc}
 8007186:	bf00      	nop
 8007188:	0800b947 	.word	0x0800b947
 800718c:	0800b958 	.word	0x0800b958

08007190 <__multiply>:
 8007190:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007194:	4614      	mov	r4, r2
 8007196:	690a      	ldr	r2, [r1, #16]
 8007198:	6923      	ldr	r3, [r4, #16]
 800719a:	460d      	mov	r5, r1
 800719c:	429a      	cmp	r2, r3
 800719e:	bfbe      	ittt	lt
 80071a0:	460b      	movlt	r3, r1
 80071a2:	4625      	movlt	r5, r4
 80071a4:	461c      	movlt	r4, r3
 80071a6:	f8d5 a010 	ldr.w	sl, [r5, #16]
 80071aa:	f8d4 9010 	ldr.w	r9, [r4, #16]
 80071ae:	68ab      	ldr	r3, [r5, #8]
 80071b0:	6869      	ldr	r1, [r5, #4]
 80071b2:	eb0a 0709 	add.w	r7, sl, r9
 80071b6:	42bb      	cmp	r3, r7
 80071b8:	b085      	sub	sp, #20
 80071ba:	bfb8      	it	lt
 80071bc:	3101      	addlt	r1, #1
 80071be:	f7ff fed7 	bl	8006f70 <_Balloc>
 80071c2:	b930      	cbnz	r0, 80071d2 <__multiply+0x42>
 80071c4:	4602      	mov	r2, r0
 80071c6:	f240 115d 	movw	r1, #349	; 0x15d
 80071ca:	4b41      	ldr	r3, [pc, #260]	; (80072d0 <__multiply+0x140>)
 80071cc:	4841      	ldr	r0, [pc, #260]	; (80072d4 <__multiply+0x144>)
 80071ce:	f000 fc71 	bl	8007ab4 <__assert_func>
 80071d2:	f100 0614 	add.w	r6, r0, #20
 80071d6:	4633      	mov	r3, r6
 80071d8:	2200      	movs	r2, #0
 80071da:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 80071de:	4543      	cmp	r3, r8
 80071e0:	d31e      	bcc.n	8007220 <__multiply+0x90>
 80071e2:	f105 0c14 	add.w	ip, r5, #20
 80071e6:	f104 0314 	add.w	r3, r4, #20
 80071ea:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 80071ee:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 80071f2:	9202      	str	r2, [sp, #8]
 80071f4:	ebac 0205 	sub.w	r2, ip, r5
 80071f8:	3a15      	subs	r2, #21
 80071fa:	f022 0203 	bic.w	r2, r2, #3
 80071fe:	3204      	adds	r2, #4
 8007200:	f105 0115 	add.w	r1, r5, #21
 8007204:	458c      	cmp	ip, r1
 8007206:	bf38      	it	cc
 8007208:	2204      	movcc	r2, #4
 800720a:	9201      	str	r2, [sp, #4]
 800720c:	9a02      	ldr	r2, [sp, #8]
 800720e:	9303      	str	r3, [sp, #12]
 8007210:	429a      	cmp	r2, r3
 8007212:	d808      	bhi.n	8007226 <__multiply+0x96>
 8007214:	2f00      	cmp	r7, #0
 8007216:	dc55      	bgt.n	80072c4 <__multiply+0x134>
 8007218:	6107      	str	r7, [r0, #16]
 800721a:	b005      	add	sp, #20
 800721c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007220:	f843 2b04 	str.w	r2, [r3], #4
 8007224:	e7db      	b.n	80071de <__multiply+0x4e>
 8007226:	f8b3 a000 	ldrh.w	sl, [r3]
 800722a:	f1ba 0f00 	cmp.w	sl, #0
 800722e:	d020      	beq.n	8007272 <__multiply+0xe2>
 8007230:	46b1      	mov	r9, r6
 8007232:	2200      	movs	r2, #0
 8007234:	f105 0e14 	add.w	lr, r5, #20
 8007238:	f85e 4b04 	ldr.w	r4, [lr], #4
 800723c:	f8d9 b000 	ldr.w	fp, [r9]
 8007240:	b2a1      	uxth	r1, r4
 8007242:	fa1f fb8b 	uxth.w	fp, fp
 8007246:	fb0a b101 	mla	r1, sl, r1, fp
 800724a:	4411      	add	r1, r2
 800724c:	f8d9 2000 	ldr.w	r2, [r9]
 8007250:	0c24      	lsrs	r4, r4, #16
 8007252:	0c12      	lsrs	r2, r2, #16
 8007254:	fb0a 2404 	mla	r4, sl, r4, r2
 8007258:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 800725c:	b289      	uxth	r1, r1
 800725e:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8007262:	45f4      	cmp	ip, lr
 8007264:	ea4f 4214 	mov.w	r2, r4, lsr #16
 8007268:	f849 1b04 	str.w	r1, [r9], #4
 800726c:	d8e4      	bhi.n	8007238 <__multiply+0xa8>
 800726e:	9901      	ldr	r1, [sp, #4]
 8007270:	5072      	str	r2, [r6, r1]
 8007272:	9a03      	ldr	r2, [sp, #12]
 8007274:	3304      	adds	r3, #4
 8007276:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800727a:	f1b9 0f00 	cmp.w	r9, #0
 800727e:	d01f      	beq.n	80072c0 <__multiply+0x130>
 8007280:	46b6      	mov	lr, r6
 8007282:	f04f 0a00 	mov.w	sl, #0
 8007286:	6834      	ldr	r4, [r6, #0]
 8007288:	f105 0114 	add.w	r1, r5, #20
 800728c:	880a      	ldrh	r2, [r1, #0]
 800728e:	f8be b002 	ldrh.w	fp, [lr, #2]
 8007292:	b2a4      	uxth	r4, r4
 8007294:	fb09 b202 	mla	r2, r9, r2, fp
 8007298:	4492      	add	sl, r2
 800729a:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800729e:	f84e 4b04 	str.w	r4, [lr], #4
 80072a2:	f851 4b04 	ldr.w	r4, [r1], #4
 80072a6:	f8be 2000 	ldrh.w	r2, [lr]
 80072aa:	0c24      	lsrs	r4, r4, #16
 80072ac:	fb09 2404 	mla	r4, r9, r4, r2
 80072b0:	458c      	cmp	ip, r1
 80072b2:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 80072b6:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 80072ba:	d8e7      	bhi.n	800728c <__multiply+0xfc>
 80072bc:	9a01      	ldr	r2, [sp, #4]
 80072be:	50b4      	str	r4, [r6, r2]
 80072c0:	3604      	adds	r6, #4
 80072c2:	e7a3      	b.n	800720c <__multiply+0x7c>
 80072c4:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80072c8:	2b00      	cmp	r3, #0
 80072ca:	d1a5      	bne.n	8007218 <__multiply+0x88>
 80072cc:	3f01      	subs	r7, #1
 80072ce:	e7a1      	b.n	8007214 <__multiply+0x84>
 80072d0:	0800b947 	.word	0x0800b947
 80072d4:	0800b958 	.word	0x0800b958

080072d8 <__pow5mult>:
 80072d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80072dc:	4615      	mov	r5, r2
 80072de:	f012 0203 	ands.w	r2, r2, #3
 80072e2:	4606      	mov	r6, r0
 80072e4:	460f      	mov	r7, r1
 80072e6:	d007      	beq.n	80072f8 <__pow5mult+0x20>
 80072e8:	4c25      	ldr	r4, [pc, #148]	; (8007380 <__pow5mult+0xa8>)
 80072ea:	3a01      	subs	r2, #1
 80072ec:	2300      	movs	r3, #0
 80072ee:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80072f2:	f7ff fe9f 	bl	8007034 <__multadd>
 80072f6:	4607      	mov	r7, r0
 80072f8:	10ad      	asrs	r5, r5, #2
 80072fa:	d03d      	beq.n	8007378 <__pow5mult+0xa0>
 80072fc:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80072fe:	b97c      	cbnz	r4, 8007320 <__pow5mult+0x48>
 8007300:	2010      	movs	r0, #16
 8007302:	f7ff fe1f 	bl	8006f44 <malloc>
 8007306:	4602      	mov	r2, r0
 8007308:	6270      	str	r0, [r6, #36]	; 0x24
 800730a:	b928      	cbnz	r0, 8007318 <__pow5mult+0x40>
 800730c:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8007310:	4b1c      	ldr	r3, [pc, #112]	; (8007384 <__pow5mult+0xac>)
 8007312:	481d      	ldr	r0, [pc, #116]	; (8007388 <__pow5mult+0xb0>)
 8007314:	f000 fbce 	bl	8007ab4 <__assert_func>
 8007318:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800731c:	6004      	str	r4, [r0, #0]
 800731e:	60c4      	str	r4, [r0, #12]
 8007320:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8007324:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007328:	b94c      	cbnz	r4, 800733e <__pow5mult+0x66>
 800732a:	f240 2171 	movw	r1, #625	; 0x271
 800732e:	4630      	mov	r0, r6
 8007330:	f7ff ff18 	bl	8007164 <__i2b>
 8007334:	2300      	movs	r3, #0
 8007336:	4604      	mov	r4, r0
 8007338:	f8c8 0008 	str.w	r0, [r8, #8]
 800733c:	6003      	str	r3, [r0, #0]
 800733e:	f04f 0900 	mov.w	r9, #0
 8007342:	07eb      	lsls	r3, r5, #31
 8007344:	d50a      	bpl.n	800735c <__pow5mult+0x84>
 8007346:	4639      	mov	r1, r7
 8007348:	4622      	mov	r2, r4
 800734a:	4630      	mov	r0, r6
 800734c:	f7ff ff20 	bl	8007190 <__multiply>
 8007350:	4680      	mov	r8, r0
 8007352:	4639      	mov	r1, r7
 8007354:	4630      	mov	r0, r6
 8007356:	f7ff fe4b 	bl	8006ff0 <_Bfree>
 800735a:	4647      	mov	r7, r8
 800735c:	106d      	asrs	r5, r5, #1
 800735e:	d00b      	beq.n	8007378 <__pow5mult+0xa0>
 8007360:	6820      	ldr	r0, [r4, #0]
 8007362:	b938      	cbnz	r0, 8007374 <__pow5mult+0x9c>
 8007364:	4622      	mov	r2, r4
 8007366:	4621      	mov	r1, r4
 8007368:	4630      	mov	r0, r6
 800736a:	f7ff ff11 	bl	8007190 <__multiply>
 800736e:	6020      	str	r0, [r4, #0]
 8007370:	f8c0 9000 	str.w	r9, [r0]
 8007374:	4604      	mov	r4, r0
 8007376:	e7e4      	b.n	8007342 <__pow5mult+0x6a>
 8007378:	4638      	mov	r0, r7
 800737a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800737e:	bf00      	nop
 8007380:	0800baa8 	.word	0x0800baa8
 8007384:	0800b8d1 	.word	0x0800b8d1
 8007388:	0800b958 	.word	0x0800b958

0800738c <__lshift>:
 800738c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007390:	460c      	mov	r4, r1
 8007392:	4607      	mov	r7, r0
 8007394:	4691      	mov	r9, r2
 8007396:	6923      	ldr	r3, [r4, #16]
 8007398:	6849      	ldr	r1, [r1, #4]
 800739a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800739e:	68a3      	ldr	r3, [r4, #8]
 80073a0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80073a4:	f108 0601 	add.w	r6, r8, #1
 80073a8:	42b3      	cmp	r3, r6
 80073aa:	db0b      	blt.n	80073c4 <__lshift+0x38>
 80073ac:	4638      	mov	r0, r7
 80073ae:	f7ff fddf 	bl	8006f70 <_Balloc>
 80073b2:	4605      	mov	r5, r0
 80073b4:	b948      	cbnz	r0, 80073ca <__lshift+0x3e>
 80073b6:	4602      	mov	r2, r0
 80073b8:	f240 11d9 	movw	r1, #473	; 0x1d9
 80073bc:	4b27      	ldr	r3, [pc, #156]	; (800745c <__lshift+0xd0>)
 80073be:	4828      	ldr	r0, [pc, #160]	; (8007460 <__lshift+0xd4>)
 80073c0:	f000 fb78 	bl	8007ab4 <__assert_func>
 80073c4:	3101      	adds	r1, #1
 80073c6:	005b      	lsls	r3, r3, #1
 80073c8:	e7ee      	b.n	80073a8 <__lshift+0x1c>
 80073ca:	2300      	movs	r3, #0
 80073cc:	f100 0114 	add.w	r1, r0, #20
 80073d0:	f100 0210 	add.w	r2, r0, #16
 80073d4:	4618      	mov	r0, r3
 80073d6:	4553      	cmp	r3, sl
 80073d8:	db33      	blt.n	8007442 <__lshift+0xb6>
 80073da:	6920      	ldr	r0, [r4, #16]
 80073dc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80073e0:	f104 0314 	add.w	r3, r4, #20
 80073e4:	f019 091f 	ands.w	r9, r9, #31
 80073e8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80073ec:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80073f0:	d02b      	beq.n	800744a <__lshift+0xbe>
 80073f2:	468a      	mov	sl, r1
 80073f4:	2200      	movs	r2, #0
 80073f6:	f1c9 0e20 	rsb	lr, r9, #32
 80073fa:	6818      	ldr	r0, [r3, #0]
 80073fc:	fa00 f009 	lsl.w	r0, r0, r9
 8007400:	4302      	orrs	r2, r0
 8007402:	f84a 2b04 	str.w	r2, [sl], #4
 8007406:	f853 2b04 	ldr.w	r2, [r3], #4
 800740a:	459c      	cmp	ip, r3
 800740c:	fa22 f20e 	lsr.w	r2, r2, lr
 8007410:	d8f3      	bhi.n	80073fa <__lshift+0x6e>
 8007412:	ebac 0304 	sub.w	r3, ip, r4
 8007416:	3b15      	subs	r3, #21
 8007418:	f023 0303 	bic.w	r3, r3, #3
 800741c:	3304      	adds	r3, #4
 800741e:	f104 0015 	add.w	r0, r4, #21
 8007422:	4584      	cmp	ip, r0
 8007424:	bf38      	it	cc
 8007426:	2304      	movcc	r3, #4
 8007428:	50ca      	str	r2, [r1, r3]
 800742a:	b10a      	cbz	r2, 8007430 <__lshift+0xa4>
 800742c:	f108 0602 	add.w	r6, r8, #2
 8007430:	3e01      	subs	r6, #1
 8007432:	4638      	mov	r0, r7
 8007434:	4621      	mov	r1, r4
 8007436:	612e      	str	r6, [r5, #16]
 8007438:	f7ff fdda 	bl	8006ff0 <_Bfree>
 800743c:	4628      	mov	r0, r5
 800743e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007442:	f842 0f04 	str.w	r0, [r2, #4]!
 8007446:	3301      	adds	r3, #1
 8007448:	e7c5      	b.n	80073d6 <__lshift+0x4a>
 800744a:	3904      	subs	r1, #4
 800744c:	f853 2b04 	ldr.w	r2, [r3], #4
 8007450:	459c      	cmp	ip, r3
 8007452:	f841 2f04 	str.w	r2, [r1, #4]!
 8007456:	d8f9      	bhi.n	800744c <__lshift+0xc0>
 8007458:	e7ea      	b.n	8007430 <__lshift+0xa4>
 800745a:	bf00      	nop
 800745c:	0800b947 	.word	0x0800b947
 8007460:	0800b958 	.word	0x0800b958

08007464 <__mcmp>:
 8007464:	4603      	mov	r3, r0
 8007466:	690a      	ldr	r2, [r1, #16]
 8007468:	6900      	ldr	r0, [r0, #16]
 800746a:	b530      	push	{r4, r5, lr}
 800746c:	1a80      	subs	r0, r0, r2
 800746e:	d10d      	bne.n	800748c <__mcmp+0x28>
 8007470:	3314      	adds	r3, #20
 8007472:	3114      	adds	r1, #20
 8007474:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8007478:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800747c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007480:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8007484:	4295      	cmp	r5, r2
 8007486:	d002      	beq.n	800748e <__mcmp+0x2a>
 8007488:	d304      	bcc.n	8007494 <__mcmp+0x30>
 800748a:	2001      	movs	r0, #1
 800748c:	bd30      	pop	{r4, r5, pc}
 800748e:	42a3      	cmp	r3, r4
 8007490:	d3f4      	bcc.n	800747c <__mcmp+0x18>
 8007492:	e7fb      	b.n	800748c <__mcmp+0x28>
 8007494:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007498:	e7f8      	b.n	800748c <__mcmp+0x28>
	...

0800749c <__mdiff>:
 800749c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80074a0:	460c      	mov	r4, r1
 80074a2:	4606      	mov	r6, r0
 80074a4:	4611      	mov	r1, r2
 80074a6:	4620      	mov	r0, r4
 80074a8:	4692      	mov	sl, r2
 80074aa:	f7ff ffdb 	bl	8007464 <__mcmp>
 80074ae:	1e05      	subs	r5, r0, #0
 80074b0:	d111      	bne.n	80074d6 <__mdiff+0x3a>
 80074b2:	4629      	mov	r1, r5
 80074b4:	4630      	mov	r0, r6
 80074b6:	f7ff fd5b 	bl	8006f70 <_Balloc>
 80074ba:	4602      	mov	r2, r0
 80074bc:	b928      	cbnz	r0, 80074ca <__mdiff+0x2e>
 80074be:	f240 2132 	movw	r1, #562	; 0x232
 80074c2:	4b3c      	ldr	r3, [pc, #240]	; (80075b4 <__mdiff+0x118>)
 80074c4:	483c      	ldr	r0, [pc, #240]	; (80075b8 <__mdiff+0x11c>)
 80074c6:	f000 faf5 	bl	8007ab4 <__assert_func>
 80074ca:	2301      	movs	r3, #1
 80074cc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80074d0:	4610      	mov	r0, r2
 80074d2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80074d6:	bfa4      	itt	ge
 80074d8:	4653      	movge	r3, sl
 80074da:	46a2      	movge	sl, r4
 80074dc:	4630      	mov	r0, r6
 80074de:	f8da 1004 	ldr.w	r1, [sl, #4]
 80074e2:	bfa6      	itte	ge
 80074e4:	461c      	movge	r4, r3
 80074e6:	2500      	movge	r5, #0
 80074e8:	2501      	movlt	r5, #1
 80074ea:	f7ff fd41 	bl	8006f70 <_Balloc>
 80074ee:	4602      	mov	r2, r0
 80074f0:	b918      	cbnz	r0, 80074fa <__mdiff+0x5e>
 80074f2:	f44f 7110 	mov.w	r1, #576	; 0x240
 80074f6:	4b2f      	ldr	r3, [pc, #188]	; (80075b4 <__mdiff+0x118>)
 80074f8:	e7e4      	b.n	80074c4 <__mdiff+0x28>
 80074fa:	f100 0814 	add.w	r8, r0, #20
 80074fe:	f8da 7010 	ldr.w	r7, [sl, #16]
 8007502:	60c5      	str	r5, [r0, #12]
 8007504:	f04f 0c00 	mov.w	ip, #0
 8007508:	f10a 0514 	add.w	r5, sl, #20
 800750c:	f10a 0010 	add.w	r0, sl, #16
 8007510:	46c2      	mov	sl, r8
 8007512:	6926      	ldr	r6, [r4, #16]
 8007514:	f104 0914 	add.w	r9, r4, #20
 8007518:	eb05 0e87 	add.w	lr, r5, r7, lsl #2
 800751c:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8007520:	f850 bf04 	ldr.w	fp, [r0, #4]!
 8007524:	f859 3b04 	ldr.w	r3, [r9], #4
 8007528:	fa1f f18b 	uxth.w	r1, fp
 800752c:	4461      	add	r1, ip
 800752e:	fa1f fc83 	uxth.w	ip, r3
 8007532:	0c1b      	lsrs	r3, r3, #16
 8007534:	eba1 010c 	sub.w	r1, r1, ip
 8007538:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800753c:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8007540:	b289      	uxth	r1, r1
 8007542:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8007546:	454e      	cmp	r6, r9
 8007548:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800754c:	f84a 3b04 	str.w	r3, [sl], #4
 8007550:	d8e6      	bhi.n	8007520 <__mdiff+0x84>
 8007552:	1b33      	subs	r3, r6, r4
 8007554:	3b15      	subs	r3, #21
 8007556:	f023 0303 	bic.w	r3, r3, #3
 800755a:	3415      	adds	r4, #21
 800755c:	3304      	adds	r3, #4
 800755e:	42a6      	cmp	r6, r4
 8007560:	bf38      	it	cc
 8007562:	2304      	movcc	r3, #4
 8007564:	441d      	add	r5, r3
 8007566:	4443      	add	r3, r8
 8007568:	461e      	mov	r6, r3
 800756a:	462c      	mov	r4, r5
 800756c:	4574      	cmp	r4, lr
 800756e:	d30e      	bcc.n	800758e <__mdiff+0xf2>
 8007570:	f10e 0103 	add.w	r1, lr, #3
 8007574:	1b49      	subs	r1, r1, r5
 8007576:	f021 0103 	bic.w	r1, r1, #3
 800757a:	3d03      	subs	r5, #3
 800757c:	45ae      	cmp	lr, r5
 800757e:	bf38      	it	cc
 8007580:	2100      	movcc	r1, #0
 8007582:	4419      	add	r1, r3
 8007584:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 8007588:	b18b      	cbz	r3, 80075ae <__mdiff+0x112>
 800758a:	6117      	str	r7, [r2, #16]
 800758c:	e7a0      	b.n	80074d0 <__mdiff+0x34>
 800758e:	f854 8b04 	ldr.w	r8, [r4], #4
 8007592:	fa1f f188 	uxth.w	r1, r8
 8007596:	4461      	add	r1, ip
 8007598:	1408      	asrs	r0, r1, #16
 800759a:	eb00 4018 	add.w	r0, r0, r8, lsr #16
 800759e:	b289      	uxth	r1, r1
 80075a0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80075a4:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80075a8:	f846 1b04 	str.w	r1, [r6], #4
 80075ac:	e7de      	b.n	800756c <__mdiff+0xd0>
 80075ae:	3f01      	subs	r7, #1
 80075b0:	e7e8      	b.n	8007584 <__mdiff+0xe8>
 80075b2:	bf00      	nop
 80075b4:	0800b947 	.word	0x0800b947
 80075b8:	0800b958 	.word	0x0800b958

080075bc <__d2b>:
 80075bc:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 80075c0:	2101      	movs	r1, #1
 80075c2:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 80075c6:	4690      	mov	r8, r2
 80075c8:	461d      	mov	r5, r3
 80075ca:	f7ff fcd1 	bl	8006f70 <_Balloc>
 80075ce:	4604      	mov	r4, r0
 80075d0:	b930      	cbnz	r0, 80075e0 <__d2b+0x24>
 80075d2:	4602      	mov	r2, r0
 80075d4:	f240 310a 	movw	r1, #778	; 0x30a
 80075d8:	4b24      	ldr	r3, [pc, #144]	; (800766c <__d2b+0xb0>)
 80075da:	4825      	ldr	r0, [pc, #148]	; (8007670 <__d2b+0xb4>)
 80075dc:	f000 fa6a 	bl	8007ab4 <__assert_func>
 80075e0:	f3c5 0313 	ubfx	r3, r5, #0, #20
 80075e4:	f3c5 550a 	ubfx	r5, r5, #20, #11
 80075e8:	bb2d      	cbnz	r5, 8007636 <__d2b+0x7a>
 80075ea:	9301      	str	r3, [sp, #4]
 80075ec:	f1b8 0300 	subs.w	r3, r8, #0
 80075f0:	d026      	beq.n	8007640 <__d2b+0x84>
 80075f2:	4668      	mov	r0, sp
 80075f4:	9300      	str	r3, [sp, #0]
 80075f6:	f7ff fd87 	bl	8007108 <__lo0bits>
 80075fa:	9900      	ldr	r1, [sp, #0]
 80075fc:	b1f0      	cbz	r0, 800763c <__d2b+0x80>
 80075fe:	9a01      	ldr	r2, [sp, #4]
 8007600:	f1c0 0320 	rsb	r3, r0, #32
 8007604:	fa02 f303 	lsl.w	r3, r2, r3
 8007608:	430b      	orrs	r3, r1
 800760a:	40c2      	lsrs	r2, r0
 800760c:	6163      	str	r3, [r4, #20]
 800760e:	9201      	str	r2, [sp, #4]
 8007610:	9b01      	ldr	r3, [sp, #4]
 8007612:	2b00      	cmp	r3, #0
 8007614:	bf14      	ite	ne
 8007616:	2102      	movne	r1, #2
 8007618:	2101      	moveq	r1, #1
 800761a:	61a3      	str	r3, [r4, #24]
 800761c:	6121      	str	r1, [r4, #16]
 800761e:	b1c5      	cbz	r5, 8007652 <__d2b+0x96>
 8007620:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8007624:	4405      	add	r5, r0
 8007626:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800762a:	603d      	str	r5, [r7, #0]
 800762c:	6030      	str	r0, [r6, #0]
 800762e:	4620      	mov	r0, r4
 8007630:	b002      	add	sp, #8
 8007632:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007636:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800763a:	e7d6      	b.n	80075ea <__d2b+0x2e>
 800763c:	6161      	str	r1, [r4, #20]
 800763e:	e7e7      	b.n	8007610 <__d2b+0x54>
 8007640:	a801      	add	r0, sp, #4
 8007642:	f7ff fd61 	bl	8007108 <__lo0bits>
 8007646:	2101      	movs	r1, #1
 8007648:	9b01      	ldr	r3, [sp, #4]
 800764a:	6121      	str	r1, [r4, #16]
 800764c:	6163      	str	r3, [r4, #20]
 800764e:	3020      	adds	r0, #32
 8007650:	e7e5      	b.n	800761e <__d2b+0x62>
 8007652:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 8007656:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800765a:	6038      	str	r0, [r7, #0]
 800765c:	6918      	ldr	r0, [r3, #16]
 800765e:	f7ff fd33 	bl	80070c8 <__hi0bits>
 8007662:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 8007666:	6031      	str	r1, [r6, #0]
 8007668:	e7e1      	b.n	800762e <__d2b+0x72>
 800766a:	bf00      	nop
 800766c:	0800b947 	.word	0x0800b947
 8007670:	0800b958 	.word	0x0800b958

08007674 <_calloc_r>:
 8007674:	b538      	push	{r3, r4, r5, lr}
 8007676:	fb02 f501 	mul.w	r5, r2, r1
 800767a:	4629      	mov	r1, r5
 800767c:	f000 f854 	bl	8007728 <_malloc_r>
 8007680:	4604      	mov	r4, r0
 8007682:	b118      	cbz	r0, 800768c <_calloc_r+0x18>
 8007684:	462a      	mov	r2, r5
 8007686:	2100      	movs	r1, #0
 8007688:	f7fe f952 	bl	8005930 <memset>
 800768c:	4620      	mov	r0, r4
 800768e:	bd38      	pop	{r3, r4, r5, pc}

08007690 <_free_r>:
 8007690:	b538      	push	{r3, r4, r5, lr}
 8007692:	4605      	mov	r5, r0
 8007694:	2900      	cmp	r1, #0
 8007696:	d043      	beq.n	8007720 <_free_r+0x90>
 8007698:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800769c:	1f0c      	subs	r4, r1, #4
 800769e:	2b00      	cmp	r3, #0
 80076a0:	bfb8      	it	lt
 80076a2:	18e4      	addlt	r4, r4, r3
 80076a4:	f000 fa62 	bl	8007b6c <__malloc_lock>
 80076a8:	4a1e      	ldr	r2, [pc, #120]	; (8007724 <_free_r+0x94>)
 80076aa:	6813      	ldr	r3, [r2, #0]
 80076ac:	4610      	mov	r0, r2
 80076ae:	b933      	cbnz	r3, 80076be <_free_r+0x2e>
 80076b0:	6063      	str	r3, [r4, #4]
 80076b2:	6014      	str	r4, [r2, #0]
 80076b4:	4628      	mov	r0, r5
 80076b6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80076ba:	f000 ba5d 	b.w	8007b78 <__malloc_unlock>
 80076be:	42a3      	cmp	r3, r4
 80076c0:	d90a      	bls.n	80076d8 <_free_r+0x48>
 80076c2:	6821      	ldr	r1, [r4, #0]
 80076c4:	1862      	adds	r2, r4, r1
 80076c6:	4293      	cmp	r3, r2
 80076c8:	bf01      	itttt	eq
 80076ca:	681a      	ldreq	r2, [r3, #0]
 80076cc:	685b      	ldreq	r3, [r3, #4]
 80076ce:	1852      	addeq	r2, r2, r1
 80076d0:	6022      	streq	r2, [r4, #0]
 80076d2:	6063      	str	r3, [r4, #4]
 80076d4:	6004      	str	r4, [r0, #0]
 80076d6:	e7ed      	b.n	80076b4 <_free_r+0x24>
 80076d8:	461a      	mov	r2, r3
 80076da:	685b      	ldr	r3, [r3, #4]
 80076dc:	b10b      	cbz	r3, 80076e2 <_free_r+0x52>
 80076de:	42a3      	cmp	r3, r4
 80076e0:	d9fa      	bls.n	80076d8 <_free_r+0x48>
 80076e2:	6811      	ldr	r1, [r2, #0]
 80076e4:	1850      	adds	r0, r2, r1
 80076e6:	42a0      	cmp	r0, r4
 80076e8:	d10b      	bne.n	8007702 <_free_r+0x72>
 80076ea:	6820      	ldr	r0, [r4, #0]
 80076ec:	4401      	add	r1, r0
 80076ee:	1850      	adds	r0, r2, r1
 80076f0:	4283      	cmp	r3, r0
 80076f2:	6011      	str	r1, [r2, #0]
 80076f4:	d1de      	bne.n	80076b4 <_free_r+0x24>
 80076f6:	6818      	ldr	r0, [r3, #0]
 80076f8:	685b      	ldr	r3, [r3, #4]
 80076fa:	4401      	add	r1, r0
 80076fc:	6011      	str	r1, [r2, #0]
 80076fe:	6053      	str	r3, [r2, #4]
 8007700:	e7d8      	b.n	80076b4 <_free_r+0x24>
 8007702:	d902      	bls.n	800770a <_free_r+0x7a>
 8007704:	230c      	movs	r3, #12
 8007706:	602b      	str	r3, [r5, #0]
 8007708:	e7d4      	b.n	80076b4 <_free_r+0x24>
 800770a:	6820      	ldr	r0, [r4, #0]
 800770c:	1821      	adds	r1, r4, r0
 800770e:	428b      	cmp	r3, r1
 8007710:	bf01      	itttt	eq
 8007712:	6819      	ldreq	r1, [r3, #0]
 8007714:	685b      	ldreq	r3, [r3, #4]
 8007716:	1809      	addeq	r1, r1, r0
 8007718:	6021      	streq	r1, [r4, #0]
 800771a:	6063      	str	r3, [r4, #4]
 800771c:	6054      	str	r4, [r2, #4]
 800771e:	e7c9      	b.n	80076b4 <_free_r+0x24>
 8007720:	bd38      	pop	{r3, r4, r5, pc}
 8007722:	bf00      	nop
 8007724:	20000900 	.word	0x20000900

08007728 <_malloc_r>:
 8007728:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800772a:	1ccd      	adds	r5, r1, #3
 800772c:	f025 0503 	bic.w	r5, r5, #3
 8007730:	3508      	adds	r5, #8
 8007732:	2d0c      	cmp	r5, #12
 8007734:	bf38      	it	cc
 8007736:	250c      	movcc	r5, #12
 8007738:	2d00      	cmp	r5, #0
 800773a:	4606      	mov	r6, r0
 800773c:	db01      	blt.n	8007742 <_malloc_r+0x1a>
 800773e:	42a9      	cmp	r1, r5
 8007740:	d903      	bls.n	800774a <_malloc_r+0x22>
 8007742:	230c      	movs	r3, #12
 8007744:	6033      	str	r3, [r6, #0]
 8007746:	2000      	movs	r0, #0
 8007748:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800774a:	f000 fa0f 	bl	8007b6c <__malloc_lock>
 800774e:	4921      	ldr	r1, [pc, #132]	; (80077d4 <_malloc_r+0xac>)
 8007750:	680a      	ldr	r2, [r1, #0]
 8007752:	4614      	mov	r4, r2
 8007754:	b99c      	cbnz	r4, 800777e <_malloc_r+0x56>
 8007756:	4f20      	ldr	r7, [pc, #128]	; (80077d8 <_malloc_r+0xb0>)
 8007758:	683b      	ldr	r3, [r7, #0]
 800775a:	b923      	cbnz	r3, 8007766 <_malloc_r+0x3e>
 800775c:	4621      	mov	r1, r4
 800775e:	4630      	mov	r0, r6
 8007760:	f000 f998 	bl	8007a94 <_sbrk_r>
 8007764:	6038      	str	r0, [r7, #0]
 8007766:	4629      	mov	r1, r5
 8007768:	4630      	mov	r0, r6
 800776a:	f000 f993 	bl	8007a94 <_sbrk_r>
 800776e:	1c43      	adds	r3, r0, #1
 8007770:	d123      	bne.n	80077ba <_malloc_r+0x92>
 8007772:	230c      	movs	r3, #12
 8007774:	4630      	mov	r0, r6
 8007776:	6033      	str	r3, [r6, #0]
 8007778:	f000 f9fe 	bl	8007b78 <__malloc_unlock>
 800777c:	e7e3      	b.n	8007746 <_malloc_r+0x1e>
 800777e:	6823      	ldr	r3, [r4, #0]
 8007780:	1b5b      	subs	r3, r3, r5
 8007782:	d417      	bmi.n	80077b4 <_malloc_r+0x8c>
 8007784:	2b0b      	cmp	r3, #11
 8007786:	d903      	bls.n	8007790 <_malloc_r+0x68>
 8007788:	6023      	str	r3, [r4, #0]
 800778a:	441c      	add	r4, r3
 800778c:	6025      	str	r5, [r4, #0]
 800778e:	e004      	b.n	800779a <_malloc_r+0x72>
 8007790:	6863      	ldr	r3, [r4, #4]
 8007792:	42a2      	cmp	r2, r4
 8007794:	bf0c      	ite	eq
 8007796:	600b      	streq	r3, [r1, #0]
 8007798:	6053      	strne	r3, [r2, #4]
 800779a:	4630      	mov	r0, r6
 800779c:	f000 f9ec 	bl	8007b78 <__malloc_unlock>
 80077a0:	f104 000b 	add.w	r0, r4, #11
 80077a4:	1d23      	adds	r3, r4, #4
 80077a6:	f020 0007 	bic.w	r0, r0, #7
 80077aa:	1ac2      	subs	r2, r0, r3
 80077ac:	d0cc      	beq.n	8007748 <_malloc_r+0x20>
 80077ae:	1a1b      	subs	r3, r3, r0
 80077b0:	50a3      	str	r3, [r4, r2]
 80077b2:	e7c9      	b.n	8007748 <_malloc_r+0x20>
 80077b4:	4622      	mov	r2, r4
 80077b6:	6864      	ldr	r4, [r4, #4]
 80077b8:	e7cc      	b.n	8007754 <_malloc_r+0x2c>
 80077ba:	1cc4      	adds	r4, r0, #3
 80077bc:	f024 0403 	bic.w	r4, r4, #3
 80077c0:	42a0      	cmp	r0, r4
 80077c2:	d0e3      	beq.n	800778c <_malloc_r+0x64>
 80077c4:	1a21      	subs	r1, r4, r0
 80077c6:	4630      	mov	r0, r6
 80077c8:	f000 f964 	bl	8007a94 <_sbrk_r>
 80077cc:	3001      	adds	r0, #1
 80077ce:	d1dd      	bne.n	800778c <_malloc_r+0x64>
 80077d0:	e7cf      	b.n	8007772 <_malloc_r+0x4a>
 80077d2:	bf00      	nop
 80077d4:	20000900 	.word	0x20000900
 80077d8:	20000904 	.word	0x20000904

080077dc <__ssputs_r>:
 80077dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80077e0:	688e      	ldr	r6, [r1, #8]
 80077e2:	4682      	mov	sl, r0
 80077e4:	429e      	cmp	r6, r3
 80077e6:	460c      	mov	r4, r1
 80077e8:	4690      	mov	r8, r2
 80077ea:	461f      	mov	r7, r3
 80077ec:	d838      	bhi.n	8007860 <__ssputs_r+0x84>
 80077ee:	898a      	ldrh	r2, [r1, #12]
 80077f0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80077f4:	d032      	beq.n	800785c <__ssputs_r+0x80>
 80077f6:	6825      	ldr	r5, [r4, #0]
 80077f8:	6909      	ldr	r1, [r1, #16]
 80077fa:	3301      	adds	r3, #1
 80077fc:	eba5 0901 	sub.w	r9, r5, r1
 8007800:	6965      	ldr	r5, [r4, #20]
 8007802:	444b      	add	r3, r9
 8007804:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007808:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800780c:	106d      	asrs	r5, r5, #1
 800780e:	429d      	cmp	r5, r3
 8007810:	bf38      	it	cc
 8007812:	461d      	movcc	r5, r3
 8007814:	0553      	lsls	r3, r2, #21
 8007816:	d531      	bpl.n	800787c <__ssputs_r+0xa0>
 8007818:	4629      	mov	r1, r5
 800781a:	f7ff ff85 	bl	8007728 <_malloc_r>
 800781e:	4606      	mov	r6, r0
 8007820:	b950      	cbnz	r0, 8007838 <__ssputs_r+0x5c>
 8007822:	230c      	movs	r3, #12
 8007824:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007828:	f8ca 3000 	str.w	r3, [sl]
 800782c:	89a3      	ldrh	r3, [r4, #12]
 800782e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007832:	81a3      	strh	r3, [r4, #12]
 8007834:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007838:	464a      	mov	r2, r9
 800783a:	6921      	ldr	r1, [r4, #16]
 800783c:	f7fe f86a 	bl	8005914 <memcpy>
 8007840:	89a3      	ldrh	r3, [r4, #12]
 8007842:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8007846:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800784a:	81a3      	strh	r3, [r4, #12]
 800784c:	6126      	str	r6, [r4, #16]
 800784e:	444e      	add	r6, r9
 8007850:	6026      	str	r6, [r4, #0]
 8007852:	463e      	mov	r6, r7
 8007854:	6165      	str	r5, [r4, #20]
 8007856:	eba5 0509 	sub.w	r5, r5, r9
 800785a:	60a5      	str	r5, [r4, #8]
 800785c:	42be      	cmp	r6, r7
 800785e:	d900      	bls.n	8007862 <__ssputs_r+0x86>
 8007860:	463e      	mov	r6, r7
 8007862:	4632      	mov	r2, r6
 8007864:	4641      	mov	r1, r8
 8007866:	6820      	ldr	r0, [r4, #0]
 8007868:	f000 f966 	bl	8007b38 <memmove>
 800786c:	68a3      	ldr	r3, [r4, #8]
 800786e:	6822      	ldr	r2, [r4, #0]
 8007870:	1b9b      	subs	r3, r3, r6
 8007872:	4432      	add	r2, r6
 8007874:	2000      	movs	r0, #0
 8007876:	60a3      	str	r3, [r4, #8]
 8007878:	6022      	str	r2, [r4, #0]
 800787a:	e7db      	b.n	8007834 <__ssputs_r+0x58>
 800787c:	462a      	mov	r2, r5
 800787e:	f000 f981 	bl	8007b84 <_realloc_r>
 8007882:	4606      	mov	r6, r0
 8007884:	2800      	cmp	r0, #0
 8007886:	d1e1      	bne.n	800784c <__ssputs_r+0x70>
 8007888:	4650      	mov	r0, sl
 800788a:	6921      	ldr	r1, [r4, #16]
 800788c:	f7ff ff00 	bl	8007690 <_free_r>
 8007890:	e7c7      	b.n	8007822 <__ssputs_r+0x46>
	...

08007894 <_svfiprintf_r>:
 8007894:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007898:	4698      	mov	r8, r3
 800789a:	898b      	ldrh	r3, [r1, #12]
 800789c:	4607      	mov	r7, r0
 800789e:	061b      	lsls	r3, r3, #24
 80078a0:	460d      	mov	r5, r1
 80078a2:	4614      	mov	r4, r2
 80078a4:	b09d      	sub	sp, #116	; 0x74
 80078a6:	d50e      	bpl.n	80078c6 <_svfiprintf_r+0x32>
 80078a8:	690b      	ldr	r3, [r1, #16]
 80078aa:	b963      	cbnz	r3, 80078c6 <_svfiprintf_r+0x32>
 80078ac:	2140      	movs	r1, #64	; 0x40
 80078ae:	f7ff ff3b 	bl	8007728 <_malloc_r>
 80078b2:	6028      	str	r0, [r5, #0]
 80078b4:	6128      	str	r0, [r5, #16]
 80078b6:	b920      	cbnz	r0, 80078c2 <_svfiprintf_r+0x2e>
 80078b8:	230c      	movs	r3, #12
 80078ba:	603b      	str	r3, [r7, #0]
 80078bc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80078c0:	e0d1      	b.n	8007a66 <_svfiprintf_r+0x1d2>
 80078c2:	2340      	movs	r3, #64	; 0x40
 80078c4:	616b      	str	r3, [r5, #20]
 80078c6:	2300      	movs	r3, #0
 80078c8:	9309      	str	r3, [sp, #36]	; 0x24
 80078ca:	2320      	movs	r3, #32
 80078cc:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80078d0:	2330      	movs	r3, #48	; 0x30
 80078d2:	f04f 0901 	mov.w	r9, #1
 80078d6:	f8cd 800c 	str.w	r8, [sp, #12]
 80078da:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8007a80 <_svfiprintf_r+0x1ec>
 80078de:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80078e2:	4623      	mov	r3, r4
 80078e4:	469a      	mov	sl, r3
 80078e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80078ea:	b10a      	cbz	r2, 80078f0 <_svfiprintf_r+0x5c>
 80078ec:	2a25      	cmp	r2, #37	; 0x25
 80078ee:	d1f9      	bne.n	80078e4 <_svfiprintf_r+0x50>
 80078f0:	ebba 0b04 	subs.w	fp, sl, r4
 80078f4:	d00b      	beq.n	800790e <_svfiprintf_r+0x7a>
 80078f6:	465b      	mov	r3, fp
 80078f8:	4622      	mov	r2, r4
 80078fa:	4629      	mov	r1, r5
 80078fc:	4638      	mov	r0, r7
 80078fe:	f7ff ff6d 	bl	80077dc <__ssputs_r>
 8007902:	3001      	adds	r0, #1
 8007904:	f000 80aa 	beq.w	8007a5c <_svfiprintf_r+0x1c8>
 8007908:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800790a:	445a      	add	r2, fp
 800790c:	9209      	str	r2, [sp, #36]	; 0x24
 800790e:	f89a 3000 	ldrb.w	r3, [sl]
 8007912:	2b00      	cmp	r3, #0
 8007914:	f000 80a2 	beq.w	8007a5c <_svfiprintf_r+0x1c8>
 8007918:	2300      	movs	r3, #0
 800791a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800791e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007922:	f10a 0a01 	add.w	sl, sl, #1
 8007926:	9304      	str	r3, [sp, #16]
 8007928:	9307      	str	r3, [sp, #28]
 800792a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800792e:	931a      	str	r3, [sp, #104]	; 0x68
 8007930:	4654      	mov	r4, sl
 8007932:	2205      	movs	r2, #5
 8007934:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007938:	4851      	ldr	r0, [pc, #324]	; (8007a80 <_svfiprintf_r+0x1ec>)
 800793a:	f7ff fb0b 	bl	8006f54 <memchr>
 800793e:	9a04      	ldr	r2, [sp, #16]
 8007940:	b9d8      	cbnz	r0, 800797a <_svfiprintf_r+0xe6>
 8007942:	06d0      	lsls	r0, r2, #27
 8007944:	bf44      	itt	mi
 8007946:	2320      	movmi	r3, #32
 8007948:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800794c:	0711      	lsls	r1, r2, #28
 800794e:	bf44      	itt	mi
 8007950:	232b      	movmi	r3, #43	; 0x2b
 8007952:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007956:	f89a 3000 	ldrb.w	r3, [sl]
 800795a:	2b2a      	cmp	r3, #42	; 0x2a
 800795c:	d015      	beq.n	800798a <_svfiprintf_r+0xf6>
 800795e:	4654      	mov	r4, sl
 8007960:	2000      	movs	r0, #0
 8007962:	f04f 0c0a 	mov.w	ip, #10
 8007966:	9a07      	ldr	r2, [sp, #28]
 8007968:	4621      	mov	r1, r4
 800796a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800796e:	3b30      	subs	r3, #48	; 0x30
 8007970:	2b09      	cmp	r3, #9
 8007972:	d94e      	bls.n	8007a12 <_svfiprintf_r+0x17e>
 8007974:	b1b0      	cbz	r0, 80079a4 <_svfiprintf_r+0x110>
 8007976:	9207      	str	r2, [sp, #28]
 8007978:	e014      	b.n	80079a4 <_svfiprintf_r+0x110>
 800797a:	eba0 0308 	sub.w	r3, r0, r8
 800797e:	fa09 f303 	lsl.w	r3, r9, r3
 8007982:	4313      	orrs	r3, r2
 8007984:	46a2      	mov	sl, r4
 8007986:	9304      	str	r3, [sp, #16]
 8007988:	e7d2      	b.n	8007930 <_svfiprintf_r+0x9c>
 800798a:	9b03      	ldr	r3, [sp, #12]
 800798c:	1d19      	adds	r1, r3, #4
 800798e:	681b      	ldr	r3, [r3, #0]
 8007990:	9103      	str	r1, [sp, #12]
 8007992:	2b00      	cmp	r3, #0
 8007994:	bfbb      	ittet	lt
 8007996:	425b      	neglt	r3, r3
 8007998:	f042 0202 	orrlt.w	r2, r2, #2
 800799c:	9307      	strge	r3, [sp, #28]
 800799e:	9307      	strlt	r3, [sp, #28]
 80079a0:	bfb8      	it	lt
 80079a2:	9204      	strlt	r2, [sp, #16]
 80079a4:	7823      	ldrb	r3, [r4, #0]
 80079a6:	2b2e      	cmp	r3, #46	; 0x2e
 80079a8:	d10c      	bne.n	80079c4 <_svfiprintf_r+0x130>
 80079aa:	7863      	ldrb	r3, [r4, #1]
 80079ac:	2b2a      	cmp	r3, #42	; 0x2a
 80079ae:	d135      	bne.n	8007a1c <_svfiprintf_r+0x188>
 80079b0:	9b03      	ldr	r3, [sp, #12]
 80079b2:	3402      	adds	r4, #2
 80079b4:	1d1a      	adds	r2, r3, #4
 80079b6:	681b      	ldr	r3, [r3, #0]
 80079b8:	9203      	str	r2, [sp, #12]
 80079ba:	2b00      	cmp	r3, #0
 80079bc:	bfb8      	it	lt
 80079be:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 80079c2:	9305      	str	r3, [sp, #20]
 80079c4:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8007a90 <_svfiprintf_r+0x1fc>
 80079c8:	2203      	movs	r2, #3
 80079ca:	4650      	mov	r0, sl
 80079cc:	7821      	ldrb	r1, [r4, #0]
 80079ce:	f7ff fac1 	bl	8006f54 <memchr>
 80079d2:	b140      	cbz	r0, 80079e6 <_svfiprintf_r+0x152>
 80079d4:	2340      	movs	r3, #64	; 0x40
 80079d6:	eba0 000a 	sub.w	r0, r0, sl
 80079da:	fa03 f000 	lsl.w	r0, r3, r0
 80079de:	9b04      	ldr	r3, [sp, #16]
 80079e0:	3401      	adds	r4, #1
 80079e2:	4303      	orrs	r3, r0
 80079e4:	9304      	str	r3, [sp, #16]
 80079e6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80079ea:	2206      	movs	r2, #6
 80079ec:	4825      	ldr	r0, [pc, #148]	; (8007a84 <_svfiprintf_r+0x1f0>)
 80079ee:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80079f2:	f7ff faaf 	bl	8006f54 <memchr>
 80079f6:	2800      	cmp	r0, #0
 80079f8:	d038      	beq.n	8007a6c <_svfiprintf_r+0x1d8>
 80079fa:	4b23      	ldr	r3, [pc, #140]	; (8007a88 <_svfiprintf_r+0x1f4>)
 80079fc:	bb1b      	cbnz	r3, 8007a46 <_svfiprintf_r+0x1b2>
 80079fe:	9b03      	ldr	r3, [sp, #12]
 8007a00:	3307      	adds	r3, #7
 8007a02:	f023 0307 	bic.w	r3, r3, #7
 8007a06:	3308      	adds	r3, #8
 8007a08:	9303      	str	r3, [sp, #12]
 8007a0a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007a0c:	4433      	add	r3, r6
 8007a0e:	9309      	str	r3, [sp, #36]	; 0x24
 8007a10:	e767      	b.n	80078e2 <_svfiprintf_r+0x4e>
 8007a12:	460c      	mov	r4, r1
 8007a14:	2001      	movs	r0, #1
 8007a16:	fb0c 3202 	mla	r2, ip, r2, r3
 8007a1a:	e7a5      	b.n	8007968 <_svfiprintf_r+0xd4>
 8007a1c:	2300      	movs	r3, #0
 8007a1e:	f04f 0c0a 	mov.w	ip, #10
 8007a22:	4619      	mov	r1, r3
 8007a24:	3401      	adds	r4, #1
 8007a26:	9305      	str	r3, [sp, #20]
 8007a28:	4620      	mov	r0, r4
 8007a2a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007a2e:	3a30      	subs	r2, #48	; 0x30
 8007a30:	2a09      	cmp	r2, #9
 8007a32:	d903      	bls.n	8007a3c <_svfiprintf_r+0x1a8>
 8007a34:	2b00      	cmp	r3, #0
 8007a36:	d0c5      	beq.n	80079c4 <_svfiprintf_r+0x130>
 8007a38:	9105      	str	r1, [sp, #20]
 8007a3a:	e7c3      	b.n	80079c4 <_svfiprintf_r+0x130>
 8007a3c:	4604      	mov	r4, r0
 8007a3e:	2301      	movs	r3, #1
 8007a40:	fb0c 2101 	mla	r1, ip, r1, r2
 8007a44:	e7f0      	b.n	8007a28 <_svfiprintf_r+0x194>
 8007a46:	ab03      	add	r3, sp, #12
 8007a48:	9300      	str	r3, [sp, #0]
 8007a4a:	462a      	mov	r2, r5
 8007a4c:	4638      	mov	r0, r7
 8007a4e:	4b0f      	ldr	r3, [pc, #60]	; (8007a8c <_svfiprintf_r+0x1f8>)
 8007a50:	a904      	add	r1, sp, #16
 8007a52:	f7fe f813 	bl	8005a7c <_printf_float>
 8007a56:	1c42      	adds	r2, r0, #1
 8007a58:	4606      	mov	r6, r0
 8007a5a:	d1d6      	bne.n	8007a0a <_svfiprintf_r+0x176>
 8007a5c:	89ab      	ldrh	r3, [r5, #12]
 8007a5e:	065b      	lsls	r3, r3, #25
 8007a60:	f53f af2c 	bmi.w	80078bc <_svfiprintf_r+0x28>
 8007a64:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007a66:	b01d      	add	sp, #116	; 0x74
 8007a68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007a6c:	ab03      	add	r3, sp, #12
 8007a6e:	9300      	str	r3, [sp, #0]
 8007a70:	462a      	mov	r2, r5
 8007a72:	4638      	mov	r0, r7
 8007a74:	4b05      	ldr	r3, [pc, #20]	; (8007a8c <_svfiprintf_r+0x1f8>)
 8007a76:	a904      	add	r1, sp, #16
 8007a78:	f7fe fa9c 	bl	8005fb4 <_printf_i>
 8007a7c:	e7eb      	b.n	8007a56 <_svfiprintf_r+0x1c2>
 8007a7e:	bf00      	nop
 8007a80:	0800bab4 	.word	0x0800bab4
 8007a84:	0800babe 	.word	0x0800babe
 8007a88:	08005a7d 	.word	0x08005a7d
 8007a8c:	080077dd 	.word	0x080077dd
 8007a90:	0800baba 	.word	0x0800baba

08007a94 <_sbrk_r>:
 8007a94:	b538      	push	{r3, r4, r5, lr}
 8007a96:	2300      	movs	r3, #0
 8007a98:	4d05      	ldr	r5, [pc, #20]	; (8007ab0 <_sbrk_r+0x1c>)
 8007a9a:	4604      	mov	r4, r0
 8007a9c:	4608      	mov	r0, r1
 8007a9e:	602b      	str	r3, [r5, #0]
 8007aa0:	f7fa fba8 	bl	80021f4 <_sbrk>
 8007aa4:	1c43      	adds	r3, r0, #1
 8007aa6:	d102      	bne.n	8007aae <_sbrk_r+0x1a>
 8007aa8:	682b      	ldr	r3, [r5, #0]
 8007aaa:	b103      	cbz	r3, 8007aae <_sbrk_r+0x1a>
 8007aac:	6023      	str	r3, [r4, #0]
 8007aae:	bd38      	pop	{r3, r4, r5, pc}
 8007ab0:	20000ab4 	.word	0x20000ab4

08007ab4 <__assert_func>:
 8007ab4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007ab6:	4614      	mov	r4, r2
 8007ab8:	461a      	mov	r2, r3
 8007aba:	4b09      	ldr	r3, [pc, #36]	; (8007ae0 <__assert_func+0x2c>)
 8007abc:	4605      	mov	r5, r0
 8007abe:	681b      	ldr	r3, [r3, #0]
 8007ac0:	68d8      	ldr	r0, [r3, #12]
 8007ac2:	b14c      	cbz	r4, 8007ad8 <__assert_func+0x24>
 8007ac4:	4b07      	ldr	r3, [pc, #28]	; (8007ae4 <__assert_func+0x30>)
 8007ac6:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007aca:	9100      	str	r1, [sp, #0]
 8007acc:	462b      	mov	r3, r5
 8007ace:	4906      	ldr	r1, [pc, #24]	; (8007ae8 <__assert_func+0x34>)
 8007ad0:	f000 f80e 	bl	8007af0 <fiprintf>
 8007ad4:	f000 faa2 	bl	800801c <abort>
 8007ad8:	4b04      	ldr	r3, [pc, #16]	; (8007aec <__assert_func+0x38>)
 8007ada:	461c      	mov	r4, r3
 8007adc:	e7f3      	b.n	8007ac6 <__assert_func+0x12>
 8007ade:	bf00      	nop
 8007ae0:	200000a0 	.word	0x200000a0
 8007ae4:	0800bac5 	.word	0x0800bac5
 8007ae8:	0800bad2 	.word	0x0800bad2
 8007aec:	0800bb00 	.word	0x0800bb00

08007af0 <fiprintf>:
 8007af0:	b40e      	push	{r1, r2, r3}
 8007af2:	b503      	push	{r0, r1, lr}
 8007af4:	4601      	mov	r1, r0
 8007af6:	ab03      	add	r3, sp, #12
 8007af8:	4805      	ldr	r0, [pc, #20]	; (8007b10 <fiprintf+0x20>)
 8007afa:	f853 2b04 	ldr.w	r2, [r3], #4
 8007afe:	6800      	ldr	r0, [r0, #0]
 8007b00:	9301      	str	r3, [sp, #4]
 8007b02:	f000 f88d 	bl	8007c20 <_vfiprintf_r>
 8007b06:	b002      	add	sp, #8
 8007b08:	f85d eb04 	ldr.w	lr, [sp], #4
 8007b0c:	b003      	add	sp, #12
 8007b0e:	4770      	bx	lr
 8007b10:	200000a0 	.word	0x200000a0

08007b14 <__ascii_mbtowc>:
 8007b14:	b082      	sub	sp, #8
 8007b16:	b901      	cbnz	r1, 8007b1a <__ascii_mbtowc+0x6>
 8007b18:	a901      	add	r1, sp, #4
 8007b1a:	b142      	cbz	r2, 8007b2e <__ascii_mbtowc+0x1a>
 8007b1c:	b14b      	cbz	r3, 8007b32 <__ascii_mbtowc+0x1e>
 8007b1e:	7813      	ldrb	r3, [r2, #0]
 8007b20:	600b      	str	r3, [r1, #0]
 8007b22:	7812      	ldrb	r2, [r2, #0]
 8007b24:	1e10      	subs	r0, r2, #0
 8007b26:	bf18      	it	ne
 8007b28:	2001      	movne	r0, #1
 8007b2a:	b002      	add	sp, #8
 8007b2c:	4770      	bx	lr
 8007b2e:	4610      	mov	r0, r2
 8007b30:	e7fb      	b.n	8007b2a <__ascii_mbtowc+0x16>
 8007b32:	f06f 0001 	mvn.w	r0, #1
 8007b36:	e7f8      	b.n	8007b2a <__ascii_mbtowc+0x16>

08007b38 <memmove>:
 8007b38:	4288      	cmp	r0, r1
 8007b3a:	b510      	push	{r4, lr}
 8007b3c:	eb01 0402 	add.w	r4, r1, r2
 8007b40:	d902      	bls.n	8007b48 <memmove+0x10>
 8007b42:	4284      	cmp	r4, r0
 8007b44:	4623      	mov	r3, r4
 8007b46:	d807      	bhi.n	8007b58 <memmove+0x20>
 8007b48:	1e43      	subs	r3, r0, #1
 8007b4a:	42a1      	cmp	r1, r4
 8007b4c:	d008      	beq.n	8007b60 <memmove+0x28>
 8007b4e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007b52:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007b56:	e7f8      	b.n	8007b4a <memmove+0x12>
 8007b58:	4601      	mov	r1, r0
 8007b5a:	4402      	add	r2, r0
 8007b5c:	428a      	cmp	r2, r1
 8007b5e:	d100      	bne.n	8007b62 <memmove+0x2a>
 8007b60:	bd10      	pop	{r4, pc}
 8007b62:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007b66:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007b6a:	e7f7      	b.n	8007b5c <memmove+0x24>

08007b6c <__malloc_lock>:
 8007b6c:	4801      	ldr	r0, [pc, #4]	; (8007b74 <__malloc_lock+0x8>)
 8007b6e:	f000 bc15 	b.w	800839c <__retarget_lock_acquire_recursive>
 8007b72:	bf00      	nop
 8007b74:	20000abc 	.word	0x20000abc

08007b78 <__malloc_unlock>:
 8007b78:	4801      	ldr	r0, [pc, #4]	; (8007b80 <__malloc_unlock+0x8>)
 8007b7a:	f000 bc10 	b.w	800839e <__retarget_lock_release_recursive>
 8007b7e:	bf00      	nop
 8007b80:	20000abc 	.word	0x20000abc

08007b84 <_realloc_r>:
 8007b84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007b86:	4607      	mov	r7, r0
 8007b88:	4614      	mov	r4, r2
 8007b8a:	460e      	mov	r6, r1
 8007b8c:	b921      	cbnz	r1, 8007b98 <_realloc_r+0x14>
 8007b8e:	4611      	mov	r1, r2
 8007b90:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8007b94:	f7ff bdc8 	b.w	8007728 <_malloc_r>
 8007b98:	b922      	cbnz	r2, 8007ba4 <_realloc_r+0x20>
 8007b9a:	f7ff fd79 	bl	8007690 <_free_r>
 8007b9e:	4625      	mov	r5, r4
 8007ba0:	4628      	mov	r0, r5
 8007ba2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007ba4:	f000 fc60 	bl	8008468 <_malloc_usable_size_r>
 8007ba8:	42a0      	cmp	r0, r4
 8007baa:	d20f      	bcs.n	8007bcc <_realloc_r+0x48>
 8007bac:	4621      	mov	r1, r4
 8007bae:	4638      	mov	r0, r7
 8007bb0:	f7ff fdba 	bl	8007728 <_malloc_r>
 8007bb4:	4605      	mov	r5, r0
 8007bb6:	2800      	cmp	r0, #0
 8007bb8:	d0f2      	beq.n	8007ba0 <_realloc_r+0x1c>
 8007bba:	4631      	mov	r1, r6
 8007bbc:	4622      	mov	r2, r4
 8007bbe:	f7fd fea9 	bl	8005914 <memcpy>
 8007bc2:	4631      	mov	r1, r6
 8007bc4:	4638      	mov	r0, r7
 8007bc6:	f7ff fd63 	bl	8007690 <_free_r>
 8007bca:	e7e9      	b.n	8007ba0 <_realloc_r+0x1c>
 8007bcc:	4635      	mov	r5, r6
 8007bce:	e7e7      	b.n	8007ba0 <_realloc_r+0x1c>

08007bd0 <__sfputc_r>:
 8007bd0:	6893      	ldr	r3, [r2, #8]
 8007bd2:	b410      	push	{r4}
 8007bd4:	3b01      	subs	r3, #1
 8007bd6:	2b00      	cmp	r3, #0
 8007bd8:	6093      	str	r3, [r2, #8]
 8007bda:	da07      	bge.n	8007bec <__sfputc_r+0x1c>
 8007bdc:	6994      	ldr	r4, [r2, #24]
 8007bde:	42a3      	cmp	r3, r4
 8007be0:	db01      	blt.n	8007be6 <__sfputc_r+0x16>
 8007be2:	290a      	cmp	r1, #10
 8007be4:	d102      	bne.n	8007bec <__sfputc_r+0x1c>
 8007be6:	bc10      	pop	{r4}
 8007be8:	f000 b94a 	b.w	8007e80 <__swbuf_r>
 8007bec:	6813      	ldr	r3, [r2, #0]
 8007bee:	1c58      	adds	r0, r3, #1
 8007bf0:	6010      	str	r0, [r2, #0]
 8007bf2:	7019      	strb	r1, [r3, #0]
 8007bf4:	4608      	mov	r0, r1
 8007bf6:	bc10      	pop	{r4}
 8007bf8:	4770      	bx	lr

08007bfa <__sfputs_r>:
 8007bfa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007bfc:	4606      	mov	r6, r0
 8007bfe:	460f      	mov	r7, r1
 8007c00:	4614      	mov	r4, r2
 8007c02:	18d5      	adds	r5, r2, r3
 8007c04:	42ac      	cmp	r4, r5
 8007c06:	d101      	bne.n	8007c0c <__sfputs_r+0x12>
 8007c08:	2000      	movs	r0, #0
 8007c0a:	e007      	b.n	8007c1c <__sfputs_r+0x22>
 8007c0c:	463a      	mov	r2, r7
 8007c0e:	4630      	mov	r0, r6
 8007c10:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007c14:	f7ff ffdc 	bl	8007bd0 <__sfputc_r>
 8007c18:	1c43      	adds	r3, r0, #1
 8007c1a:	d1f3      	bne.n	8007c04 <__sfputs_r+0xa>
 8007c1c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007c20 <_vfiprintf_r>:
 8007c20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c24:	460d      	mov	r5, r1
 8007c26:	4614      	mov	r4, r2
 8007c28:	4698      	mov	r8, r3
 8007c2a:	4606      	mov	r6, r0
 8007c2c:	b09d      	sub	sp, #116	; 0x74
 8007c2e:	b118      	cbz	r0, 8007c38 <_vfiprintf_r+0x18>
 8007c30:	6983      	ldr	r3, [r0, #24]
 8007c32:	b90b      	cbnz	r3, 8007c38 <_vfiprintf_r+0x18>
 8007c34:	f000 fb14 	bl	8008260 <__sinit>
 8007c38:	4b89      	ldr	r3, [pc, #548]	; (8007e60 <_vfiprintf_r+0x240>)
 8007c3a:	429d      	cmp	r5, r3
 8007c3c:	d11b      	bne.n	8007c76 <_vfiprintf_r+0x56>
 8007c3e:	6875      	ldr	r5, [r6, #4]
 8007c40:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007c42:	07d9      	lsls	r1, r3, #31
 8007c44:	d405      	bmi.n	8007c52 <_vfiprintf_r+0x32>
 8007c46:	89ab      	ldrh	r3, [r5, #12]
 8007c48:	059a      	lsls	r2, r3, #22
 8007c4a:	d402      	bmi.n	8007c52 <_vfiprintf_r+0x32>
 8007c4c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007c4e:	f000 fba5 	bl	800839c <__retarget_lock_acquire_recursive>
 8007c52:	89ab      	ldrh	r3, [r5, #12]
 8007c54:	071b      	lsls	r3, r3, #28
 8007c56:	d501      	bpl.n	8007c5c <_vfiprintf_r+0x3c>
 8007c58:	692b      	ldr	r3, [r5, #16]
 8007c5a:	b9eb      	cbnz	r3, 8007c98 <_vfiprintf_r+0x78>
 8007c5c:	4629      	mov	r1, r5
 8007c5e:	4630      	mov	r0, r6
 8007c60:	f000 f96e 	bl	8007f40 <__swsetup_r>
 8007c64:	b1c0      	cbz	r0, 8007c98 <_vfiprintf_r+0x78>
 8007c66:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007c68:	07dc      	lsls	r4, r3, #31
 8007c6a:	d50e      	bpl.n	8007c8a <_vfiprintf_r+0x6a>
 8007c6c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007c70:	b01d      	add	sp, #116	; 0x74
 8007c72:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007c76:	4b7b      	ldr	r3, [pc, #492]	; (8007e64 <_vfiprintf_r+0x244>)
 8007c78:	429d      	cmp	r5, r3
 8007c7a:	d101      	bne.n	8007c80 <_vfiprintf_r+0x60>
 8007c7c:	68b5      	ldr	r5, [r6, #8]
 8007c7e:	e7df      	b.n	8007c40 <_vfiprintf_r+0x20>
 8007c80:	4b79      	ldr	r3, [pc, #484]	; (8007e68 <_vfiprintf_r+0x248>)
 8007c82:	429d      	cmp	r5, r3
 8007c84:	bf08      	it	eq
 8007c86:	68f5      	ldreq	r5, [r6, #12]
 8007c88:	e7da      	b.n	8007c40 <_vfiprintf_r+0x20>
 8007c8a:	89ab      	ldrh	r3, [r5, #12]
 8007c8c:	0598      	lsls	r0, r3, #22
 8007c8e:	d4ed      	bmi.n	8007c6c <_vfiprintf_r+0x4c>
 8007c90:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007c92:	f000 fb84 	bl	800839e <__retarget_lock_release_recursive>
 8007c96:	e7e9      	b.n	8007c6c <_vfiprintf_r+0x4c>
 8007c98:	2300      	movs	r3, #0
 8007c9a:	9309      	str	r3, [sp, #36]	; 0x24
 8007c9c:	2320      	movs	r3, #32
 8007c9e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007ca2:	2330      	movs	r3, #48	; 0x30
 8007ca4:	f04f 0901 	mov.w	r9, #1
 8007ca8:	f8cd 800c 	str.w	r8, [sp, #12]
 8007cac:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 8007e6c <_vfiprintf_r+0x24c>
 8007cb0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007cb4:	4623      	mov	r3, r4
 8007cb6:	469a      	mov	sl, r3
 8007cb8:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007cbc:	b10a      	cbz	r2, 8007cc2 <_vfiprintf_r+0xa2>
 8007cbe:	2a25      	cmp	r2, #37	; 0x25
 8007cc0:	d1f9      	bne.n	8007cb6 <_vfiprintf_r+0x96>
 8007cc2:	ebba 0b04 	subs.w	fp, sl, r4
 8007cc6:	d00b      	beq.n	8007ce0 <_vfiprintf_r+0xc0>
 8007cc8:	465b      	mov	r3, fp
 8007cca:	4622      	mov	r2, r4
 8007ccc:	4629      	mov	r1, r5
 8007cce:	4630      	mov	r0, r6
 8007cd0:	f7ff ff93 	bl	8007bfa <__sfputs_r>
 8007cd4:	3001      	adds	r0, #1
 8007cd6:	f000 80aa 	beq.w	8007e2e <_vfiprintf_r+0x20e>
 8007cda:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007cdc:	445a      	add	r2, fp
 8007cde:	9209      	str	r2, [sp, #36]	; 0x24
 8007ce0:	f89a 3000 	ldrb.w	r3, [sl]
 8007ce4:	2b00      	cmp	r3, #0
 8007ce6:	f000 80a2 	beq.w	8007e2e <_vfiprintf_r+0x20e>
 8007cea:	2300      	movs	r3, #0
 8007cec:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007cf0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007cf4:	f10a 0a01 	add.w	sl, sl, #1
 8007cf8:	9304      	str	r3, [sp, #16]
 8007cfa:	9307      	str	r3, [sp, #28]
 8007cfc:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007d00:	931a      	str	r3, [sp, #104]	; 0x68
 8007d02:	4654      	mov	r4, sl
 8007d04:	2205      	movs	r2, #5
 8007d06:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007d0a:	4858      	ldr	r0, [pc, #352]	; (8007e6c <_vfiprintf_r+0x24c>)
 8007d0c:	f7ff f922 	bl	8006f54 <memchr>
 8007d10:	9a04      	ldr	r2, [sp, #16]
 8007d12:	b9d8      	cbnz	r0, 8007d4c <_vfiprintf_r+0x12c>
 8007d14:	06d1      	lsls	r1, r2, #27
 8007d16:	bf44      	itt	mi
 8007d18:	2320      	movmi	r3, #32
 8007d1a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007d1e:	0713      	lsls	r3, r2, #28
 8007d20:	bf44      	itt	mi
 8007d22:	232b      	movmi	r3, #43	; 0x2b
 8007d24:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007d28:	f89a 3000 	ldrb.w	r3, [sl]
 8007d2c:	2b2a      	cmp	r3, #42	; 0x2a
 8007d2e:	d015      	beq.n	8007d5c <_vfiprintf_r+0x13c>
 8007d30:	4654      	mov	r4, sl
 8007d32:	2000      	movs	r0, #0
 8007d34:	f04f 0c0a 	mov.w	ip, #10
 8007d38:	9a07      	ldr	r2, [sp, #28]
 8007d3a:	4621      	mov	r1, r4
 8007d3c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007d40:	3b30      	subs	r3, #48	; 0x30
 8007d42:	2b09      	cmp	r3, #9
 8007d44:	d94e      	bls.n	8007de4 <_vfiprintf_r+0x1c4>
 8007d46:	b1b0      	cbz	r0, 8007d76 <_vfiprintf_r+0x156>
 8007d48:	9207      	str	r2, [sp, #28]
 8007d4a:	e014      	b.n	8007d76 <_vfiprintf_r+0x156>
 8007d4c:	eba0 0308 	sub.w	r3, r0, r8
 8007d50:	fa09 f303 	lsl.w	r3, r9, r3
 8007d54:	4313      	orrs	r3, r2
 8007d56:	46a2      	mov	sl, r4
 8007d58:	9304      	str	r3, [sp, #16]
 8007d5a:	e7d2      	b.n	8007d02 <_vfiprintf_r+0xe2>
 8007d5c:	9b03      	ldr	r3, [sp, #12]
 8007d5e:	1d19      	adds	r1, r3, #4
 8007d60:	681b      	ldr	r3, [r3, #0]
 8007d62:	9103      	str	r1, [sp, #12]
 8007d64:	2b00      	cmp	r3, #0
 8007d66:	bfbb      	ittet	lt
 8007d68:	425b      	neglt	r3, r3
 8007d6a:	f042 0202 	orrlt.w	r2, r2, #2
 8007d6e:	9307      	strge	r3, [sp, #28]
 8007d70:	9307      	strlt	r3, [sp, #28]
 8007d72:	bfb8      	it	lt
 8007d74:	9204      	strlt	r2, [sp, #16]
 8007d76:	7823      	ldrb	r3, [r4, #0]
 8007d78:	2b2e      	cmp	r3, #46	; 0x2e
 8007d7a:	d10c      	bne.n	8007d96 <_vfiprintf_r+0x176>
 8007d7c:	7863      	ldrb	r3, [r4, #1]
 8007d7e:	2b2a      	cmp	r3, #42	; 0x2a
 8007d80:	d135      	bne.n	8007dee <_vfiprintf_r+0x1ce>
 8007d82:	9b03      	ldr	r3, [sp, #12]
 8007d84:	3402      	adds	r4, #2
 8007d86:	1d1a      	adds	r2, r3, #4
 8007d88:	681b      	ldr	r3, [r3, #0]
 8007d8a:	9203      	str	r2, [sp, #12]
 8007d8c:	2b00      	cmp	r3, #0
 8007d8e:	bfb8      	it	lt
 8007d90:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8007d94:	9305      	str	r3, [sp, #20]
 8007d96:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8007e7c <_vfiprintf_r+0x25c>
 8007d9a:	2203      	movs	r2, #3
 8007d9c:	4650      	mov	r0, sl
 8007d9e:	7821      	ldrb	r1, [r4, #0]
 8007da0:	f7ff f8d8 	bl	8006f54 <memchr>
 8007da4:	b140      	cbz	r0, 8007db8 <_vfiprintf_r+0x198>
 8007da6:	2340      	movs	r3, #64	; 0x40
 8007da8:	eba0 000a 	sub.w	r0, r0, sl
 8007dac:	fa03 f000 	lsl.w	r0, r3, r0
 8007db0:	9b04      	ldr	r3, [sp, #16]
 8007db2:	3401      	adds	r4, #1
 8007db4:	4303      	orrs	r3, r0
 8007db6:	9304      	str	r3, [sp, #16]
 8007db8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007dbc:	2206      	movs	r2, #6
 8007dbe:	482c      	ldr	r0, [pc, #176]	; (8007e70 <_vfiprintf_r+0x250>)
 8007dc0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007dc4:	f7ff f8c6 	bl	8006f54 <memchr>
 8007dc8:	2800      	cmp	r0, #0
 8007dca:	d03f      	beq.n	8007e4c <_vfiprintf_r+0x22c>
 8007dcc:	4b29      	ldr	r3, [pc, #164]	; (8007e74 <_vfiprintf_r+0x254>)
 8007dce:	bb1b      	cbnz	r3, 8007e18 <_vfiprintf_r+0x1f8>
 8007dd0:	9b03      	ldr	r3, [sp, #12]
 8007dd2:	3307      	adds	r3, #7
 8007dd4:	f023 0307 	bic.w	r3, r3, #7
 8007dd8:	3308      	adds	r3, #8
 8007dda:	9303      	str	r3, [sp, #12]
 8007ddc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007dde:	443b      	add	r3, r7
 8007de0:	9309      	str	r3, [sp, #36]	; 0x24
 8007de2:	e767      	b.n	8007cb4 <_vfiprintf_r+0x94>
 8007de4:	460c      	mov	r4, r1
 8007de6:	2001      	movs	r0, #1
 8007de8:	fb0c 3202 	mla	r2, ip, r2, r3
 8007dec:	e7a5      	b.n	8007d3a <_vfiprintf_r+0x11a>
 8007dee:	2300      	movs	r3, #0
 8007df0:	f04f 0c0a 	mov.w	ip, #10
 8007df4:	4619      	mov	r1, r3
 8007df6:	3401      	adds	r4, #1
 8007df8:	9305      	str	r3, [sp, #20]
 8007dfa:	4620      	mov	r0, r4
 8007dfc:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007e00:	3a30      	subs	r2, #48	; 0x30
 8007e02:	2a09      	cmp	r2, #9
 8007e04:	d903      	bls.n	8007e0e <_vfiprintf_r+0x1ee>
 8007e06:	2b00      	cmp	r3, #0
 8007e08:	d0c5      	beq.n	8007d96 <_vfiprintf_r+0x176>
 8007e0a:	9105      	str	r1, [sp, #20]
 8007e0c:	e7c3      	b.n	8007d96 <_vfiprintf_r+0x176>
 8007e0e:	4604      	mov	r4, r0
 8007e10:	2301      	movs	r3, #1
 8007e12:	fb0c 2101 	mla	r1, ip, r1, r2
 8007e16:	e7f0      	b.n	8007dfa <_vfiprintf_r+0x1da>
 8007e18:	ab03      	add	r3, sp, #12
 8007e1a:	9300      	str	r3, [sp, #0]
 8007e1c:	462a      	mov	r2, r5
 8007e1e:	4630      	mov	r0, r6
 8007e20:	4b15      	ldr	r3, [pc, #84]	; (8007e78 <_vfiprintf_r+0x258>)
 8007e22:	a904      	add	r1, sp, #16
 8007e24:	f7fd fe2a 	bl	8005a7c <_printf_float>
 8007e28:	4607      	mov	r7, r0
 8007e2a:	1c78      	adds	r0, r7, #1
 8007e2c:	d1d6      	bne.n	8007ddc <_vfiprintf_r+0x1bc>
 8007e2e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007e30:	07d9      	lsls	r1, r3, #31
 8007e32:	d405      	bmi.n	8007e40 <_vfiprintf_r+0x220>
 8007e34:	89ab      	ldrh	r3, [r5, #12]
 8007e36:	059a      	lsls	r2, r3, #22
 8007e38:	d402      	bmi.n	8007e40 <_vfiprintf_r+0x220>
 8007e3a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007e3c:	f000 faaf 	bl	800839e <__retarget_lock_release_recursive>
 8007e40:	89ab      	ldrh	r3, [r5, #12]
 8007e42:	065b      	lsls	r3, r3, #25
 8007e44:	f53f af12 	bmi.w	8007c6c <_vfiprintf_r+0x4c>
 8007e48:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007e4a:	e711      	b.n	8007c70 <_vfiprintf_r+0x50>
 8007e4c:	ab03      	add	r3, sp, #12
 8007e4e:	9300      	str	r3, [sp, #0]
 8007e50:	462a      	mov	r2, r5
 8007e52:	4630      	mov	r0, r6
 8007e54:	4b08      	ldr	r3, [pc, #32]	; (8007e78 <_vfiprintf_r+0x258>)
 8007e56:	a904      	add	r1, sp, #16
 8007e58:	f7fe f8ac 	bl	8005fb4 <_printf_i>
 8007e5c:	e7e4      	b.n	8007e28 <_vfiprintf_r+0x208>
 8007e5e:	bf00      	nop
 8007e60:	0800bc2c 	.word	0x0800bc2c
 8007e64:	0800bc4c 	.word	0x0800bc4c
 8007e68:	0800bc0c 	.word	0x0800bc0c
 8007e6c:	0800bab4 	.word	0x0800bab4
 8007e70:	0800babe 	.word	0x0800babe
 8007e74:	08005a7d 	.word	0x08005a7d
 8007e78:	08007bfb 	.word	0x08007bfb
 8007e7c:	0800baba 	.word	0x0800baba

08007e80 <__swbuf_r>:
 8007e80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e82:	460e      	mov	r6, r1
 8007e84:	4614      	mov	r4, r2
 8007e86:	4605      	mov	r5, r0
 8007e88:	b118      	cbz	r0, 8007e92 <__swbuf_r+0x12>
 8007e8a:	6983      	ldr	r3, [r0, #24]
 8007e8c:	b90b      	cbnz	r3, 8007e92 <__swbuf_r+0x12>
 8007e8e:	f000 f9e7 	bl	8008260 <__sinit>
 8007e92:	4b21      	ldr	r3, [pc, #132]	; (8007f18 <__swbuf_r+0x98>)
 8007e94:	429c      	cmp	r4, r3
 8007e96:	d12b      	bne.n	8007ef0 <__swbuf_r+0x70>
 8007e98:	686c      	ldr	r4, [r5, #4]
 8007e9a:	69a3      	ldr	r3, [r4, #24]
 8007e9c:	60a3      	str	r3, [r4, #8]
 8007e9e:	89a3      	ldrh	r3, [r4, #12]
 8007ea0:	071a      	lsls	r2, r3, #28
 8007ea2:	d52f      	bpl.n	8007f04 <__swbuf_r+0x84>
 8007ea4:	6923      	ldr	r3, [r4, #16]
 8007ea6:	b36b      	cbz	r3, 8007f04 <__swbuf_r+0x84>
 8007ea8:	6923      	ldr	r3, [r4, #16]
 8007eaa:	6820      	ldr	r0, [r4, #0]
 8007eac:	b2f6      	uxtb	r6, r6
 8007eae:	1ac0      	subs	r0, r0, r3
 8007eb0:	6963      	ldr	r3, [r4, #20]
 8007eb2:	4637      	mov	r7, r6
 8007eb4:	4283      	cmp	r3, r0
 8007eb6:	dc04      	bgt.n	8007ec2 <__swbuf_r+0x42>
 8007eb8:	4621      	mov	r1, r4
 8007eba:	4628      	mov	r0, r5
 8007ebc:	f000 f93c 	bl	8008138 <_fflush_r>
 8007ec0:	bb30      	cbnz	r0, 8007f10 <__swbuf_r+0x90>
 8007ec2:	68a3      	ldr	r3, [r4, #8]
 8007ec4:	3001      	adds	r0, #1
 8007ec6:	3b01      	subs	r3, #1
 8007ec8:	60a3      	str	r3, [r4, #8]
 8007eca:	6823      	ldr	r3, [r4, #0]
 8007ecc:	1c5a      	adds	r2, r3, #1
 8007ece:	6022      	str	r2, [r4, #0]
 8007ed0:	701e      	strb	r6, [r3, #0]
 8007ed2:	6963      	ldr	r3, [r4, #20]
 8007ed4:	4283      	cmp	r3, r0
 8007ed6:	d004      	beq.n	8007ee2 <__swbuf_r+0x62>
 8007ed8:	89a3      	ldrh	r3, [r4, #12]
 8007eda:	07db      	lsls	r3, r3, #31
 8007edc:	d506      	bpl.n	8007eec <__swbuf_r+0x6c>
 8007ede:	2e0a      	cmp	r6, #10
 8007ee0:	d104      	bne.n	8007eec <__swbuf_r+0x6c>
 8007ee2:	4621      	mov	r1, r4
 8007ee4:	4628      	mov	r0, r5
 8007ee6:	f000 f927 	bl	8008138 <_fflush_r>
 8007eea:	b988      	cbnz	r0, 8007f10 <__swbuf_r+0x90>
 8007eec:	4638      	mov	r0, r7
 8007eee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007ef0:	4b0a      	ldr	r3, [pc, #40]	; (8007f1c <__swbuf_r+0x9c>)
 8007ef2:	429c      	cmp	r4, r3
 8007ef4:	d101      	bne.n	8007efa <__swbuf_r+0x7a>
 8007ef6:	68ac      	ldr	r4, [r5, #8]
 8007ef8:	e7cf      	b.n	8007e9a <__swbuf_r+0x1a>
 8007efa:	4b09      	ldr	r3, [pc, #36]	; (8007f20 <__swbuf_r+0xa0>)
 8007efc:	429c      	cmp	r4, r3
 8007efe:	bf08      	it	eq
 8007f00:	68ec      	ldreq	r4, [r5, #12]
 8007f02:	e7ca      	b.n	8007e9a <__swbuf_r+0x1a>
 8007f04:	4621      	mov	r1, r4
 8007f06:	4628      	mov	r0, r5
 8007f08:	f000 f81a 	bl	8007f40 <__swsetup_r>
 8007f0c:	2800      	cmp	r0, #0
 8007f0e:	d0cb      	beq.n	8007ea8 <__swbuf_r+0x28>
 8007f10:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8007f14:	e7ea      	b.n	8007eec <__swbuf_r+0x6c>
 8007f16:	bf00      	nop
 8007f18:	0800bc2c 	.word	0x0800bc2c
 8007f1c:	0800bc4c 	.word	0x0800bc4c
 8007f20:	0800bc0c 	.word	0x0800bc0c

08007f24 <__ascii_wctomb>:
 8007f24:	4603      	mov	r3, r0
 8007f26:	4608      	mov	r0, r1
 8007f28:	b141      	cbz	r1, 8007f3c <__ascii_wctomb+0x18>
 8007f2a:	2aff      	cmp	r2, #255	; 0xff
 8007f2c:	d904      	bls.n	8007f38 <__ascii_wctomb+0x14>
 8007f2e:	228a      	movs	r2, #138	; 0x8a
 8007f30:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007f34:	601a      	str	r2, [r3, #0]
 8007f36:	4770      	bx	lr
 8007f38:	2001      	movs	r0, #1
 8007f3a:	700a      	strb	r2, [r1, #0]
 8007f3c:	4770      	bx	lr
	...

08007f40 <__swsetup_r>:
 8007f40:	4b32      	ldr	r3, [pc, #200]	; (800800c <__swsetup_r+0xcc>)
 8007f42:	b570      	push	{r4, r5, r6, lr}
 8007f44:	681d      	ldr	r5, [r3, #0]
 8007f46:	4606      	mov	r6, r0
 8007f48:	460c      	mov	r4, r1
 8007f4a:	b125      	cbz	r5, 8007f56 <__swsetup_r+0x16>
 8007f4c:	69ab      	ldr	r3, [r5, #24]
 8007f4e:	b913      	cbnz	r3, 8007f56 <__swsetup_r+0x16>
 8007f50:	4628      	mov	r0, r5
 8007f52:	f000 f985 	bl	8008260 <__sinit>
 8007f56:	4b2e      	ldr	r3, [pc, #184]	; (8008010 <__swsetup_r+0xd0>)
 8007f58:	429c      	cmp	r4, r3
 8007f5a:	d10f      	bne.n	8007f7c <__swsetup_r+0x3c>
 8007f5c:	686c      	ldr	r4, [r5, #4]
 8007f5e:	89a3      	ldrh	r3, [r4, #12]
 8007f60:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007f64:	0719      	lsls	r1, r3, #28
 8007f66:	d42c      	bmi.n	8007fc2 <__swsetup_r+0x82>
 8007f68:	06dd      	lsls	r5, r3, #27
 8007f6a:	d411      	bmi.n	8007f90 <__swsetup_r+0x50>
 8007f6c:	2309      	movs	r3, #9
 8007f6e:	6033      	str	r3, [r6, #0]
 8007f70:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8007f74:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007f78:	81a3      	strh	r3, [r4, #12]
 8007f7a:	e03e      	b.n	8007ffa <__swsetup_r+0xba>
 8007f7c:	4b25      	ldr	r3, [pc, #148]	; (8008014 <__swsetup_r+0xd4>)
 8007f7e:	429c      	cmp	r4, r3
 8007f80:	d101      	bne.n	8007f86 <__swsetup_r+0x46>
 8007f82:	68ac      	ldr	r4, [r5, #8]
 8007f84:	e7eb      	b.n	8007f5e <__swsetup_r+0x1e>
 8007f86:	4b24      	ldr	r3, [pc, #144]	; (8008018 <__swsetup_r+0xd8>)
 8007f88:	429c      	cmp	r4, r3
 8007f8a:	bf08      	it	eq
 8007f8c:	68ec      	ldreq	r4, [r5, #12]
 8007f8e:	e7e6      	b.n	8007f5e <__swsetup_r+0x1e>
 8007f90:	0758      	lsls	r0, r3, #29
 8007f92:	d512      	bpl.n	8007fba <__swsetup_r+0x7a>
 8007f94:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007f96:	b141      	cbz	r1, 8007faa <__swsetup_r+0x6a>
 8007f98:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007f9c:	4299      	cmp	r1, r3
 8007f9e:	d002      	beq.n	8007fa6 <__swsetup_r+0x66>
 8007fa0:	4630      	mov	r0, r6
 8007fa2:	f7ff fb75 	bl	8007690 <_free_r>
 8007fa6:	2300      	movs	r3, #0
 8007fa8:	6363      	str	r3, [r4, #52]	; 0x34
 8007faa:	89a3      	ldrh	r3, [r4, #12]
 8007fac:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8007fb0:	81a3      	strh	r3, [r4, #12]
 8007fb2:	2300      	movs	r3, #0
 8007fb4:	6063      	str	r3, [r4, #4]
 8007fb6:	6923      	ldr	r3, [r4, #16]
 8007fb8:	6023      	str	r3, [r4, #0]
 8007fba:	89a3      	ldrh	r3, [r4, #12]
 8007fbc:	f043 0308 	orr.w	r3, r3, #8
 8007fc0:	81a3      	strh	r3, [r4, #12]
 8007fc2:	6923      	ldr	r3, [r4, #16]
 8007fc4:	b94b      	cbnz	r3, 8007fda <__swsetup_r+0x9a>
 8007fc6:	89a3      	ldrh	r3, [r4, #12]
 8007fc8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8007fcc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007fd0:	d003      	beq.n	8007fda <__swsetup_r+0x9a>
 8007fd2:	4621      	mov	r1, r4
 8007fd4:	4630      	mov	r0, r6
 8007fd6:	f000 fa07 	bl	80083e8 <__smakebuf_r>
 8007fda:	89a0      	ldrh	r0, [r4, #12]
 8007fdc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007fe0:	f010 0301 	ands.w	r3, r0, #1
 8007fe4:	d00a      	beq.n	8007ffc <__swsetup_r+0xbc>
 8007fe6:	2300      	movs	r3, #0
 8007fe8:	60a3      	str	r3, [r4, #8]
 8007fea:	6963      	ldr	r3, [r4, #20]
 8007fec:	425b      	negs	r3, r3
 8007fee:	61a3      	str	r3, [r4, #24]
 8007ff0:	6923      	ldr	r3, [r4, #16]
 8007ff2:	b943      	cbnz	r3, 8008006 <__swsetup_r+0xc6>
 8007ff4:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8007ff8:	d1ba      	bne.n	8007f70 <__swsetup_r+0x30>
 8007ffa:	bd70      	pop	{r4, r5, r6, pc}
 8007ffc:	0781      	lsls	r1, r0, #30
 8007ffe:	bf58      	it	pl
 8008000:	6963      	ldrpl	r3, [r4, #20]
 8008002:	60a3      	str	r3, [r4, #8]
 8008004:	e7f4      	b.n	8007ff0 <__swsetup_r+0xb0>
 8008006:	2000      	movs	r0, #0
 8008008:	e7f7      	b.n	8007ffa <__swsetup_r+0xba>
 800800a:	bf00      	nop
 800800c:	200000a0 	.word	0x200000a0
 8008010:	0800bc2c 	.word	0x0800bc2c
 8008014:	0800bc4c 	.word	0x0800bc4c
 8008018:	0800bc0c 	.word	0x0800bc0c

0800801c <abort>:
 800801c:	2006      	movs	r0, #6
 800801e:	b508      	push	{r3, lr}
 8008020:	f000 fa52 	bl	80084c8 <raise>
 8008024:	2001      	movs	r0, #1
 8008026:	f7fa f872 	bl	800210e <_exit>
	...

0800802c <__sflush_r>:
 800802c:	898a      	ldrh	r2, [r1, #12]
 800802e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008032:	4605      	mov	r5, r0
 8008034:	0710      	lsls	r0, r2, #28
 8008036:	460c      	mov	r4, r1
 8008038:	d458      	bmi.n	80080ec <__sflush_r+0xc0>
 800803a:	684b      	ldr	r3, [r1, #4]
 800803c:	2b00      	cmp	r3, #0
 800803e:	dc05      	bgt.n	800804c <__sflush_r+0x20>
 8008040:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8008042:	2b00      	cmp	r3, #0
 8008044:	dc02      	bgt.n	800804c <__sflush_r+0x20>
 8008046:	2000      	movs	r0, #0
 8008048:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800804c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800804e:	2e00      	cmp	r6, #0
 8008050:	d0f9      	beq.n	8008046 <__sflush_r+0x1a>
 8008052:	2300      	movs	r3, #0
 8008054:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008058:	682f      	ldr	r7, [r5, #0]
 800805a:	602b      	str	r3, [r5, #0]
 800805c:	d032      	beq.n	80080c4 <__sflush_r+0x98>
 800805e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008060:	89a3      	ldrh	r3, [r4, #12]
 8008062:	075a      	lsls	r2, r3, #29
 8008064:	d505      	bpl.n	8008072 <__sflush_r+0x46>
 8008066:	6863      	ldr	r3, [r4, #4]
 8008068:	1ac0      	subs	r0, r0, r3
 800806a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800806c:	b10b      	cbz	r3, 8008072 <__sflush_r+0x46>
 800806e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008070:	1ac0      	subs	r0, r0, r3
 8008072:	2300      	movs	r3, #0
 8008074:	4602      	mov	r2, r0
 8008076:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008078:	4628      	mov	r0, r5
 800807a:	6a21      	ldr	r1, [r4, #32]
 800807c:	47b0      	blx	r6
 800807e:	1c43      	adds	r3, r0, #1
 8008080:	89a3      	ldrh	r3, [r4, #12]
 8008082:	d106      	bne.n	8008092 <__sflush_r+0x66>
 8008084:	6829      	ldr	r1, [r5, #0]
 8008086:	291d      	cmp	r1, #29
 8008088:	d82c      	bhi.n	80080e4 <__sflush_r+0xb8>
 800808a:	4a2a      	ldr	r2, [pc, #168]	; (8008134 <__sflush_r+0x108>)
 800808c:	40ca      	lsrs	r2, r1
 800808e:	07d6      	lsls	r6, r2, #31
 8008090:	d528      	bpl.n	80080e4 <__sflush_r+0xb8>
 8008092:	2200      	movs	r2, #0
 8008094:	6062      	str	r2, [r4, #4]
 8008096:	6922      	ldr	r2, [r4, #16]
 8008098:	04d9      	lsls	r1, r3, #19
 800809a:	6022      	str	r2, [r4, #0]
 800809c:	d504      	bpl.n	80080a8 <__sflush_r+0x7c>
 800809e:	1c42      	adds	r2, r0, #1
 80080a0:	d101      	bne.n	80080a6 <__sflush_r+0x7a>
 80080a2:	682b      	ldr	r3, [r5, #0]
 80080a4:	b903      	cbnz	r3, 80080a8 <__sflush_r+0x7c>
 80080a6:	6560      	str	r0, [r4, #84]	; 0x54
 80080a8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80080aa:	602f      	str	r7, [r5, #0]
 80080ac:	2900      	cmp	r1, #0
 80080ae:	d0ca      	beq.n	8008046 <__sflush_r+0x1a>
 80080b0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80080b4:	4299      	cmp	r1, r3
 80080b6:	d002      	beq.n	80080be <__sflush_r+0x92>
 80080b8:	4628      	mov	r0, r5
 80080ba:	f7ff fae9 	bl	8007690 <_free_r>
 80080be:	2000      	movs	r0, #0
 80080c0:	6360      	str	r0, [r4, #52]	; 0x34
 80080c2:	e7c1      	b.n	8008048 <__sflush_r+0x1c>
 80080c4:	6a21      	ldr	r1, [r4, #32]
 80080c6:	2301      	movs	r3, #1
 80080c8:	4628      	mov	r0, r5
 80080ca:	47b0      	blx	r6
 80080cc:	1c41      	adds	r1, r0, #1
 80080ce:	d1c7      	bne.n	8008060 <__sflush_r+0x34>
 80080d0:	682b      	ldr	r3, [r5, #0]
 80080d2:	2b00      	cmp	r3, #0
 80080d4:	d0c4      	beq.n	8008060 <__sflush_r+0x34>
 80080d6:	2b1d      	cmp	r3, #29
 80080d8:	d001      	beq.n	80080de <__sflush_r+0xb2>
 80080da:	2b16      	cmp	r3, #22
 80080dc:	d101      	bne.n	80080e2 <__sflush_r+0xb6>
 80080de:	602f      	str	r7, [r5, #0]
 80080e0:	e7b1      	b.n	8008046 <__sflush_r+0x1a>
 80080e2:	89a3      	ldrh	r3, [r4, #12]
 80080e4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80080e8:	81a3      	strh	r3, [r4, #12]
 80080ea:	e7ad      	b.n	8008048 <__sflush_r+0x1c>
 80080ec:	690f      	ldr	r7, [r1, #16]
 80080ee:	2f00      	cmp	r7, #0
 80080f0:	d0a9      	beq.n	8008046 <__sflush_r+0x1a>
 80080f2:	0793      	lsls	r3, r2, #30
 80080f4:	bf18      	it	ne
 80080f6:	2300      	movne	r3, #0
 80080f8:	680e      	ldr	r6, [r1, #0]
 80080fa:	bf08      	it	eq
 80080fc:	694b      	ldreq	r3, [r1, #20]
 80080fe:	eba6 0807 	sub.w	r8, r6, r7
 8008102:	600f      	str	r7, [r1, #0]
 8008104:	608b      	str	r3, [r1, #8]
 8008106:	f1b8 0f00 	cmp.w	r8, #0
 800810a:	dd9c      	ble.n	8008046 <__sflush_r+0x1a>
 800810c:	4643      	mov	r3, r8
 800810e:	463a      	mov	r2, r7
 8008110:	4628      	mov	r0, r5
 8008112:	6a21      	ldr	r1, [r4, #32]
 8008114:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008116:	47b0      	blx	r6
 8008118:	2800      	cmp	r0, #0
 800811a:	dc06      	bgt.n	800812a <__sflush_r+0xfe>
 800811c:	89a3      	ldrh	r3, [r4, #12]
 800811e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008122:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008126:	81a3      	strh	r3, [r4, #12]
 8008128:	e78e      	b.n	8008048 <__sflush_r+0x1c>
 800812a:	4407      	add	r7, r0
 800812c:	eba8 0800 	sub.w	r8, r8, r0
 8008130:	e7e9      	b.n	8008106 <__sflush_r+0xda>
 8008132:	bf00      	nop
 8008134:	20400001 	.word	0x20400001

08008138 <_fflush_r>:
 8008138:	b538      	push	{r3, r4, r5, lr}
 800813a:	690b      	ldr	r3, [r1, #16]
 800813c:	4605      	mov	r5, r0
 800813e:	460c      	mov	r4, r1
 8008140:	b913      	cbnz	r3, 8008148 <_fflush_r+0x10>
 8008142:	2500      	movs	r5, #0
 8008144:	4628      	mov	r0, r5
 8008146:	bd38      	pop	{r3, r4, r5, pc}
 8008148:	b118      	cbz	r0, 8008152 <_fflush_r+0x1a>
 800814a:	6983      	ldr	r3, [r0, #24]
 800814c:	b90b      	cbnz	r3, 8008152 <_fflush_r+0x1a>
 800814e:	f000 f887 	bl	8008260 <__sinit>
 8008152:	4b14      	ldr	r3, [pc, #80]	; (80081a4 <_fflush_r+0x6c>)
 8008154:	429c      	cmp	r4, r3
 8008156:	d11b      	bne.n	8008190 <_fflush_r+0x58>
 8008158:	686c      	ldr	r4, [r5, #4]
 800815a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800815e:	2b00      	cmp	r3, #0
 8008160:	d0ef      	beq.n	8008142 <_fflush_r+0xa>
 8008162:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008164:	07d0      	lsls	r0, r2, #31
 8008166:	d404      	bmi.n	8008172 <_fflush_r+0x3a>
 8008168:	0599      	lsls	r1, r3, #22
 800816a:	d402      	bmi.n	8008172 <_fflush_r+0x3a>
 800816c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800816e:	f000 f915 	bl	800839c <__retarget_lock_acquire_recursive>
 8008172:	4628      	mov	r0, r5
 8008174:	4621      	mov	r1, r4
 8008176:	f7ff ff59 	bl	800802c <__sflush_r>
 800817a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800817c:	4605      	mov	r5, r0
 800817e:	07da      	lsls	r2, r3, #31
 8008180:	d4e0      	bmi.n	8008144 <_fflush_r+0xc>
 8008182:	89a3      	ldrh	r3, [r4, #12]
 8008184:	059b      	lsls	r3, r3, #22
 8008186:	d4dd      	bmi.n	8008144 <_fflush_r+0xc>
 8008188:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800818a:	f000 f908 	bl	800839e <__retarget_lock_release_recursive>
 800818e:	e7d9      	b.n	8008144 <_fflush_r+0xc>
 8008190:	4b05      	ldr	r3, [pc, #20]	; (80081a8 <_fflush_r+0x70>)
 8008192:	429c      	cmp	r4, r3
 8008194:	d101      	bne.n	800819a <_fflush_r+0x62>
 8008196:	68ac      	ldr	r4, [r5, #8]
 8008198:	e7df      	b.n	800815a <_fflush_r+0x22>
 800819a:	4b04      	ldr	r3, [pc, #16]	; (80081ac <_fflush_r+0x74>)
 800819c:	429c      	cmp	r4, r3
 800819e:	bf08      	it	eq
 80081a0:	68ec      	ldreq	r4, [r5, #12]
 80081a2:	e7da      	b.n	800815a <_fflush_r+0x22>
 80081a4:	0800bc2c 	.word	0x0800bc2c
 80081a8:	0800bc4c 	.word	0x0800bc4c
 80081ac:	0800bc0c 	.word	0x0800bc0c

080081b0 <std>:
 80081b0:	2300      	movs	r3, #0
 80081b2:	b510      	push	{r4, lr}
 80081b4:	4604      	mov	r4, r0
 80081b6:	e9c0 3300 	strd	r3, r3, [r0]
 80081ba:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80081be:	6083      	str	r3, [r0, #8]
 80081c0:	8181      	strh	r1, [r0, #12]
 80081c2:	6643      	str	r3, [r0, #100]	; 0x64
 80081c4:	81c2      	strh	r2, [r0, #14]
 80081c6:	6183      	str	r3, [r0, #24]
 80081c8:	4619      	mov	r1, r3
 80081ca:	2208      	movs	r2, #8
 80081cc:	305c      	adds	r0, #92	; 0x5c
 80081ce:	f7fd fbaf 	bl	8005930 <memset>
 80081d2:	4b05      	ldr	r3, [pc, #20]	; (80081e8 <std+0x38>)
 80081d4:	6224      	str	r4, [r4, #32]
 80081d6:	6263      	str	r3, [r4, #36]	; 0x24
 80081d8:	4b04      	ldr	r3, [pc, #16]	; (80081ec <std+0x3c>)
 80081da:	62a3      	str	r3, [r4, #40]	; 0x28
 80081dc:	4b04      	ldr	r3, [pc, #16]	; (80081f0 <std+0x40>)
 80081de:	62e3      	str	r3, [r4, #44]	; 0x2c
 80081e0:	4b04      	ldr	r3, [pc, #16]	; (80081f4 <std+0x44>)
 80081e2:	6323      	str	r3, [r4, #48]	; 0x30
 80081e4:	bd10      	pop	{r4, pc}
 80081e6:	bf00      	nop
 80081e8:	08008501 	.word	0x08008501
 80081ec:	08008523 	.word	0x08008523
 80081f0:	0800855b 	.word	0x0800855b
 80081f4:	0800857f 	.word	0x0800857f

080081f8 <_cleanup_r>:
 80081f8:	4901      	ldr	r1, [pc, #4]	; (8008200 <_cleanup_r+0x8>)
 80081fa:	f000 b8af 	b.w	800835c <_fwalk_reent>
 80081fe:	bf00      	nop
 8008200:	08008139 	.word	0x08008139

08008204 <__sfmoreglue>:
 8008204:	b570      	push	{r4, r5, r6, lr}
 8008206:	2568      	movs	r5, #104	; 0x68
 8008208:	1e4a      	subs	r2, r1, #1
 800820a:	4355      	muls	r5, r2
 800820c:	460e      	mov	r6, r1
 800820e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8008212:	f7ff fa89 	bl	8007728 <_malloc_r>
 8008216:	4604      	mov	r4, r0
 8008218:	b140      	cbz	r0, 800822c <__sfmoreglue+0x28>
 800821a:	2100      	movs	r1, #0
 800821c:	e9c0 1600 	strd	r1, r6, [r0]
 8008220:	300c      	adds	r0, #12
 8008222:	60a0      	str	r0, [r4, #8]
 8008224:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8008228:	f7fd fb82 	bl	8005930 <memset>
 800822c:	4620      	mov	r0, r4
 800822e:	bd70      	pop	{r4, r5, r6, pc}

08008230 <__sfp_lock_acquire>:
 8008230:	4801      	ldr	r0, [pc, #4]	; (8008238 <__sfp_lock_acquire+0x8>)
 8008232:	f000 b8b3 	b.w	800839c <__retarget_lock_acquire_recursive>
 8008236:	bf00      	nop
 8008238:	20000ac0 	.word	0x20000ac0

0800823c <__sfp_lock_release>:
 800823c:	4801      	ldr	r0, [pc, #4]	; (8008244 <__sfp_lock_release+0x8>)
 800823e:	f000 b8ae 	b.w	800839e <__retarget_lock_release_recursive>
 8008242:	bf00      	nop
 8008244:	20000ac0 	.word	0x20000ac0

08008248 <__sinit_lock_acquire>:
 8008248:	4801      	ldr	r0, [pc, #4]	; (8008250 <__sinit_lock_acquire+0x8>)
 800824a:	f000 b8a7 	b.w	800839c <__retarget_lock_acquire_recursive>
 800824e:	bf00      	nop
 8008250:	20000abb 	.word	0x20000abb

08008254 <__sinit_lock_release>:
 8008254:	4801      	ldr	r0, [pc, #4]	; (800825c <__sinit_lock_release+0x8>)
 8008256:	f000 b8a2 	b.w	800839e <__retarget_lock_release_recursive>
 800825a:	bf00      	nop
 800825c:	20000abb 	.word	0x20000abb

08008260 <__sinit>:
 8008260:	b510      	push	{r4, lr}
 8008262:	4604      	mov	r4, r0
 8008264:	f7ff fff0 	bl	8008248 <__sinit_lock_acquire>
 8008268:	69a3      	ldr	r3, [r4, #24]
 800826a:	b11b      	cbz	r3, 8008274 <__sinit+0x14>
 800826c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008270:	f7ff bff0 	b.w	8008254 <__sinit_lock_release>
 8008274:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8008278:	6523      	str	r3, [r4, #80]	; 0x50
 800827a:	4b13      	ldr	r3, [pc, #76]	; (80082c8 <__sinit+0x68>)
 800827c:	4a13      	ldr	r2, [pc, #76]	; (80082cc <__sinit+0x6c>)
 800827e:	681b      	ldr	r3, [r3, #0]
 8008280:	62a2      	str	r2, [r4, #40]	; 0x28
 8008282:	42a3      	cmp	r3, r4
 8008284:	bf08      	it	eq
 8008286:	2301      	moveq	r3, #1
 8008288:	4620      	mov	r0, r4
 800828a:	bf08      	it	eq
 800828c:	61a3      	streq	r3, [r4, #24]
 800828e:	f000 f81f 	bl	80082d0 <__sfp>
 8008292:	6060      	str	r0, [r4, #4]
 8008294:	4620      	mov	r0, r4
 8008296:	f000 f81b 	bl	80082d0 <__sfp>
 800829a:	60a0      	str	r0, [r4, #8]
 800829c:	4620      	mov	r0, r4
 800829e:	f000 f817 	bl	80082d0 <__sfp>
 80082a2:	2200      	movs	r2, #0
 80082a4:	2104      	movs	r1, #4
 80082a6:	60e0      	str	r0, [r4, #12]
 80082a8:	6860      	ldr	r0, [r4, #4]
 80082aa:	f7ff ff81 	bl	80081b0 <std>
 80082ae:	2201      	movs	r2, #1
 80082b0:	2109      	movs	r1, #9
 80082b2:	68a0      	ldr	r0, [r4, #8]
 80082b4:	f7ff ff7c 	bl	80081b0 <std>
 80082b8:	2202      	movs	r2, #2
 80082ba:	2112      	movs	r1, #18
 80082bc:	68e0      	ldr	r0, [r4, #12]
 80082be:	f7ff ff77 	bl	80081b0 <std>
 80082c2:	2301      	movs	r3, #1
 80082c4:	61a3      	str	r3, [r4, #24]
 80082c6:	e7d1      	b.n	800826c <__sinit+0xc>
 80082c8:	0800b88c 	.word	0x0800b88c
 80082cc:	080081f9 	.word	0x080081f9

080082d0 <__sfp>:
 80082d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80082d2:	4607      	mov	r7, r0
 80082d4:	f7ff ffac 	bl	8008230 <__sfp_lock_acquire>
 80082d8:	4b1e      	ldr	r3, [pc, #120]	; (8008354 <__sfp+0x84>)
 80082da:	681e      	ldr	r6, [r3, #0]
 80082dc:	69b3      	ldr	r3, [r6, #24]
 80082de:	b913      	cbnz	r3, 80082e6 <__sfp+0x16>
 80082e0:	4630      	mov	r0, r6
 80082e2:	f7ff ffbd 	bl	8008260 <__sinit>
 80082e6:	3648      	adds	r6, #72	; 0x48
 80082e8:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80082ec:	3b01      	subs	r3, #1
 80082ee:	d503      	bpl.n	80082f8 <__sfp+0x28>
 80082f0:	6833      	ldr	r3, [r6, #0]
 80082f2:	b30b      	cbz	r3, 8008338 <__sfp+0x68>
 80082f4:	6836      	ldr	r6, [r6, #0]
 80082f6:	e7f7      	b.n	80082e8 <__sfp+0x18>
 80082f8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80082fc:	b9d5      	cbnz	r5, 8008334 <__sfp+0x64>
 80082fe:	4b16      	ldr	r3, [pc, #88]	; (8008358 <__sfp+0x88>)
 8008300:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8008304:	60e3      	str	r3, [r4, #12]
 8008306:	6665      	str	r5, [r4, #100]	; 0x64
 8008308:	f000 f847 	bl	800839a <__retarget_lock_init_recursive>
 800830c:	f7ff ff96 	bl	800823c <__sfp_lock_release>
 8008310:	2208      	movs	r2, #8
 8008312:	4629      	mov	r1, r5
 8008314:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8008318:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800831c:	6025      	str	r5, [r4, #0]
 800831e:	61a5      	str	r5, [r4, #24]
 8008320:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8008324:	f7fd fb04 	bl	8005930 <memset>
 8008328:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800832c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8008330:	4620      	mov	r0, r4
 8008332:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008334:	3468      	adds	r4, #104	; 0x68
 8008336:	e7d9      	b.n	80082ec <__sfp+0x1c>
 8008338:	2104      	movs	r1, #4
 800833a:	4638      	mov	r0, r7
 800833c:	f7ff ff62 	bl	8008204 <__sfmoreglue>
 8008340:	4604      	mov	r4, r0
 8008342:	6030      	str	r0, [r6, #0]
 8008344:	2800      	cmp	r0, #0
 8008346:	d1d5      	bne.n	80082f4 <__sfp+0x24>
 8008348:	f7ff ff78 	bl	800823c <__sfp_lock_release>
 800834c:	230c      	movs	r3, #12
 800834e:	603b      	str	r3, [r7, #0]
 8008350:	e7ee      	b.n	8008330 <__sfp+0x60>
 8008352:	bf00      	nop
 8008354:	0800b88c 	.word	0x0800b88c
 8008358:	ffff0001 	.word	0xffff0001

0800835c <_fwalk_reent>:
 800835c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008360:	4606      	mov	r6, r0
 8008362:	4688      	mov	r8, r1
 8008364:	2700      	movs	r7, #0
 8008366:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800836a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800836e:	f1b9 0901 	subs.w	r9, r9, #1
 8008372:	d505      	bpl.n	8008380 <_fwalk_reent+0x24>
 8008374:	6824      	ldr	r4, [r4, #0]
 8008376:	2c00      	cmp	r4, #0
 8008378:	d1f7      	bne.n	800836a <_fwalk_reent+0xe>
 800837a:	4638      	mov	r0, r7
 800837c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008380:	89ab      	ldrh	r3, [r5, #12]
 8008382:	2b01      	cmp	r3, #1
 8008384:	d907      	bls.n	8008396 <_fwalk_reent+0x3a>
 8008386:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800838a:	3301      	adds	r3, #1
 800838c:	d003      	beq.n	8008396 <_fwalk_reent+0x3a>
 800838e:	4629      	mov	r1, r5
 8008390:	4630      	mov	r0, r6
 8008392:	47c0      	blx	r8
 8008394:	4307      	orrs	r7, r0
 8008396:	3568      	adds	r5, #104	; 0x68
 8008398:	e7e9      	b.n	800836e <_fwalk_reent+0x12>

0800839a <__retarget_lock_init_recursive>:
 800839a:	4770      	bx	lr

0800839c <__retarget_lock_acquire_recursive>:
 800839c:	4770      	bx	lr

0800839e <__retarget_lock_release_recursive>:
 800839e:	4770      	bx	lr

080083a0 <__swhatbuf_r>:
 80083a0:	b570      	push	{r4, r5, r6, lr}
 80083a2:	460e      	mov	r6, r1
 80083a4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80083a8:	4614      	mov	r4, r2
 80083aa:	2900      	cmp	r1, #0
 80083ac:	461d      	mov	r5, r3
 80083ae:	b096      	sub	sp, #88	; 0x58
 80083b0:	da07      	bge.n	80083c2 <__swhatbuf_r+0x22>
 80083b2:	2300      	movs	r3, #0
 80083b4:	602b      	str	r3, [r5, #0]
 80083b6:	89b3      	ldrh	r3, [r6, #12]
 80083b8:	061a      	lsls	r2, r3, #24
 80083ba:	d410      	bmi.n	80083de <__swhatbuf_r+0x3e>
 80083bc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80083c0:	e00e      	b.n	80083e0 <__swhatbuf_r+0x40>
 80083c2:	466a      	mov	r2, sp
 80083c4:	f000 f902 	bl	80085cc <_fstat_r>
 80083c8:	2800      	cmp	r0, #0
 80083ca:	dbf2      	blt.n	80083b2 <__swhatbuf_r+0x12>
 80083cc:	9a01      	ldr	r2, [sp, #4]
 80083ce:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80083d2:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80083d6:	425a      	negs	r2, r3
 80083d8:	415a      	adcs	r2, r3
 80083da:	602a      	str	r2, [r5, #0]
 80083dc:	e7ee      	b.n	80083bc <__swhatbuf_r+0x1c>
 80083de:	2340      	movs	r3, #64	; 0x40
 80083e0:	2000      	movs	r0, #0
 80083e2:	6023      	str	r3, [r4, #0]
 80083e4:	b016      	add	sp, #88	; 0x58
 80083e6:	bd70      	pop	{r4, r5, r6, pc}

080083e8 <__smakebuf_r>:
 80083e8:	898b      	ldrh	r3, [r1, #12]
 80083ea:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80083ec:	079d      	lsls	r5, r3, #30
 80083ee:	4606      	mov	r6, r0
 80083f0:	460c      	mov	r4, r1
 80083f2:	d507      	bpl.n	8008404 <__smakebuf_r+0x1c>
 80083f4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80083f8:	6023      	str	r3, [r4, #0]
 80083fa:	6123      	str	r3, [r4, #16]
 80083fc:	2301      	movs	r3, #1
 80083fe:	6163      	str	r3, [r4, #20]
 8008400:	b002      	add	sp, #8
 8008402:	bd70      	pop	{r4, r5, r6, pc}
 8008404:	466a      	mov	r2, sp
 8008406:	ab01      	add	r3, sp, #4
 8008408:	f7ff ffca 	bl	80083a0 <__swhatbuf_r>
 800840c:	9900      	ldr	r1, [sp, #0]
 800840e:	4605      	mov	r5, r0
 8008410:	4630      	mov	r0, r6
 8008412:	f7ff f989 	bl	8007728 <_malloc_r>
 8008416:	b948      	cbnz	r0, 800842c <__smakebuf_r+0x44>
 8008418:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800841c:	059a      	lsls	r2, r3, #22
 800841e:	d4ef      	bmi.n	8008400 <__smakebuf_r+0x18>
 8008420:	f023 0303 	bic.w	r3, r3, #3
 8008424:	f043 0302 	orr.w	r3, r3, #2
 8008428:	81a3      	strh	r3, [r4, #12]
 800842a:	e7e3      	b.n	80083f4 <__smakebuf_r+0xc>
 800842c:	4b0d      	ldr	r3, [pc, #52]	; (8008464 <__smakebuf_r+0x7c>)
 800842e:	62b3      	str	r3, [r6, #40]	; 0x28
 8008430:	89a3      	ldrh	r3, [r4, #12]
 8008432:	6020      	str	r0, [r4, #0]
 8008434:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008438:	81a3      	strh	r3, [r4, #12]
 800843a:	9b00      	ldr	r3, [sp, #0]
 800843c:	6120      	str	r0, [r4, #16]
 800843e:	6163      	str	r3, [r4, #20]
 8008440:	9b01      	ldr	r3, [sp, #4]
 8008442:	b15b      	cbz	r3, 800845c <__smakebuf_r+0x74>
 8008444:	4630      	mov	r0, r6
 8008446:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800844a:	f000 f8d1 	bl	80085f0 <_isatty_r>
 800844e:	b128      	cbz	r0, 800845c <__smakebuf_r+0x74>
 8008450:	89a3      	ldrh	r3, [r4, #12]
 8008452:	f023 0303 	bic.w	r3, r3, #3
 8008456:	f043 0301 	orr.w	r3, r3, #1
 800845a:	81a3      	strh	r3, [r4, #12]
 800845c:	89a0      	ldrh	r0, [r4, #12]
 800845e:	4305      	orrs	r5, r0
 8008460:	81a5      	strh	r5, [r4, #12]
 8008462:	e7cd      	b.n	8008400 <__smakebuf_r+0x18>
 8008464:	080081f9 	.word	0x080081f9

08008468 <_malloc_usable_size_r>:
 8008468:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800846c:	1f18      	subs	r0, r3, #4
 800846e:	2b00      	cmp	r3, #0
 8008470:	bfbc      	itt	lt
 8008472:	580b      	ldrlt	r3, [r1, r0]
 8008474:	18c0      	addlt	r0, r0, r3
 8008476:	4770      	bx	lr

08008478 <_raise_r>:
 8008478:	291f      	cmp	r1, #31
 800847a:	b538      	push	{r3, r4, r5, lr}
 800847c:	4604      	mov	r4, r0
 800847e:	460d      	mov	r5, r1
 8008480:	d904      	bls.n	800848c <_raise_r+0x14>
 8008482:	2316      	movs	r3, #22
 8008484:	6003      	str	r3, [r0, #0]
 8008486:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800848a:	bd38      	pop	{r3, r4, r5, pc}
 800848c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800848e:	b112      	cbz	r2, 8008496 <_raise_r+0x1e>
 8008490:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008494:	b94b      	cbnz	r3, 80084aa <_raise_r+0x32>
 8008496:	4620      	mov	r0, r4
 8008498:	f000 f830 	bl	80084fc <_getpid_r>
 800849c:	462a      	mov	r2, r5
 800849e:	4601      	mov	r1, r0
 80084a0:	4620      	mov	r0, r4
 80084a2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80084a6:	f000 b817 	b.w	80084d8 <_kill_r>
 80084aa:	2b01      	cmp	r3, #1
 80084ac:	d00a      	beq.n	80084c4 <_raise_r+0x4c>
 80084ae:	1c59      	adds	r1, r3, #1
 80084b0:	d103      	bne.n	80084ba <_raise_r+0x42>
 80084b2:	2316      	movs	r3, #22
 80084b4:	6003      	str	r3, [r0, #0]
 80084b6:	2001      	movs	r0, #1
 80084b8:	e7e7      	b.n	800848a <_raise_r+0x12>
 80084ba:	2400      	movs	r4, #0
 80084bc:	4628      	mov	r0, r5
 80084be:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80084c2:	4798      	blx	r3
 80084c4:	2000      	movs	r0, #0
 80084c6:	e7e0      	b.n	800848a <_raise_r+0x12>

080084c8 <raise>:
 80084c8:	4b02      	ldr	r3, [pc, #8]	; (80084d4 <raise+0xc>)
 80084ca:	4601      	mov	r1, r0
 80084cc:	6818      	ldr	r0, [r3, #0]
 80084ce:	f7ff bfd3 	b.w	8008478 <_raise_r>
 80084d2:	bf00      	nop
 80084d4:	200000a0 	.word	0x200000a0

080084d8 <_kill_r>:
 80084d8:	b538      	push	{r3, r4, r5, lr}
 80084da:	2300      	movs	r3, #0
 80084dc:	4d06      	ldr	r5, [pc, #24]	; (80084f8 <_kill_r+0x20>)
 80084de:	4604      	mov	r4, r0
 80084e0:	4608      	mov	r0, r1
 80084e2:	4611      	mov	r1, r2
 80084e4:	602b      	str	r3, [r5, #0]
 80084e6:	f7f9 fe02 	bl	80020ee <_kill>
 80084ea:	1c43      	adds	r3, r0, #1
 80084ec:	d102      	bne.n	80084f4 <_kill_r+0x1c>
 80084ee:	682b      	ldr	r3, [r5, #0]
 80084f0:	b103      	cbz	r3, 80084f4 <_kill_r+0x1c>
 80084f2:	6023      	str	r3, [r4, #0]
 80084f4:	bd38      	pop	{r3, r4, r5, pc}
 80084f6:	bf00      	nop
 80084f8:	20000ab4 	.word	0x20000ab4

080084fc <_getpid_r>:
 80084fc:	f7f9 bdf0 	b.w	80020e0 <_getpid>

08008500 <__sread>:
 8008500:	b510      	push	{r4, lr}
 8008502:	460c      	mov	r4, r1
 8008504:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008508:	f000 f894 	bl	8008634 <_read_r>
 800850c:	2800      	cmp	r0, #0
 800850e:	bfab      	itete	ge
 8008510:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8008512:	89a3      	ldrhlt	r3, [r4, #12]
 8008514:	181b      	addge	r3, r3, r0
 8008516:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800851a:	bfac      	ite	ge
 800851c:	6563      	strge	r3, [r4, #84]	; 0x54
 800851e:	81a3      	strhlt	r3, [r4, #12]
 8008520:	bd10      	pop	{r4, pc}

08008522 <__swrite>:
 8008522:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008526:	461f      	mov	r7, r3
 8008528:	898b      	ldrh	r3, [r1, #12]
 800852a:	4605      	mov	r5, r0
 800852c:	05db      	lsls	r3, r3, #23
 800852e:	460c      	mov	r4, r1
 8008530:	4616      	mov	r6, r2
 8008532:	d505      	bpl.n	8008540 <__swrite+0x1e>
 8008534:	2302      	movs	r3, #2
 8008536:	2200      	movs	r2, #0
 8008538:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800853c:	f000 f868 	bl	8008610 <_lseek_r>
 8008540:	89a3      	ldrh	r3, [r4, #12]
 8008542:	4632      	mov	r2, r6
 8008544:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008548:	81a3      	strh	r3, [r4, #12]
 800854a:	4628      	mov	r0, r5
 800854c:	463b      	mov	r3, r7
 800854e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008552:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008556:	f000 b817 	b.w	8008588 <_write_r>

0800855a <__sseek>:
 800855a:	b510      	push	{r4, lr}
 800855c:	460c      	mov	r4, r1
 800855e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008562:	f000 f855 	bl	8008610 <_lseek_r>
 8008566:	1c43      	adds	r3, r0, #1
 8008568:	89a3      	ldrh	r3, [r4, #12]
 800856a:	bf15      	itete	ne
 800856c:	6560      	strne	r0, [r4, #84]	; 0x54
 800856e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8008572:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8008576:	81a3      	strheq	r3, [r4, #12]
 8008578:	bf18      	it	ne
 800857a:	81a3      	strhne	r3, [r4, #12]
 800857c:	bd10      	pop	{r4, pc}

0800857e <__sclose>:
 800857e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008582:	f000 b813 	b.w	80085ac <_close_r>
	...

08008588 <_write_r>:
 8008588:	b538      	push	{r3, r4, r5, lr}
 800858a:	4604      	mov	r4, r0
 800858c:	4608      	mov	r0, r1
 800858e:	4611      	mov	r1, r2
 8008590:	2200      	movs	r2, #0
 8008592:	4d05      	ldr	r5, [pc, #20]	; (80085a8 <_write_r+0x20>)
 8008594:	602a      	str	r2, [r5, #0]
 8008596:	461a      	mov	r2, r3
 8008598:	f7f9 fde0 	bl	800215c <_write>
 800859c:	1c43      	adds	r3, r0, #1
 800859e:	d102      	bne.n	80085a6 <_write_r+0x1e>
 80085a0:	682b      	ldr	r3, [r5, #0]
 80085a2:	b103      	cbz	r3, 80085a6 <_write_r+0x1e>
 80085a4:	6023      	str	r3, [r4, #0]
 80085a6:	bd38      	pop	{r3, r4, r5, pc}
 80085a8:	20000ab4 	.word	0x20000ab4

080085ac <_close_r>:
 80085ac:	b538      	push	{r3, r4, r5, lr}
 80085ae:	2300      	movs	r3, #0
 80085b0:	4d05      	ldr	r5, [pc, #20]	; (80085c8 <_close_r+0x1c>)
 80085b2:	4604      	mov	r4, r0
 80085b4:	4608      	mov	r0, r1
 80085b6:	602b      	str	r3, [r5, #0]
 80085b8:	f7f9 fdec 	bl	8002194 <_close>
 80085bc:	1c43      	adds	r3, r0, #1
 80085be:	d102      	bne.n	80085c6 <_close_r+0x1a>
 80085c0:	682b      	ldr	r3, [r5, #0]
 80085c2:	b103      	cbz	r3, 80085c6 <_close_r+0x1a>
 80085c4:	6023      	str	r3, [r4, #0]
 80085c6:	bd38      	pop	{r3, r4, r5, pc}
 80085c8:	20000ab4 	.word	0x20000ab4

080085cc <_fstat_r>:
 80085cc:	b538      	push	{r3, r4, r5, lr}
 80085ce:	2300      	movs	r3, #0
 80085d0:	4d06      	ldr	r5, [pc, #24]	; (80085ec <_fstat_r+0x20>)
 80085d2:	4604      	mov	r4, r0
 80085d4:	4608      	mov	r0, r1
 80085d6:	4611      	mov	r1, r2
 80085d8:	602b      	str	r3, [r5, #0]
 80085da:	f7f9 fde6 	bl	80021aa <_fstat>
 80085de:	1c43      	adds	r3, r0, #1
 80085e0:	d102      	bne.n	80085e8 <_fstat_r+0x1c>
 80085e2:	682b      	ldr	r3, [r5, #0]
 80085e4:	b103      	cbz	r3, 80085e8 <_fstat_r+0x1c>
 80085e6:	6023      	str	r3, [r4, #0]
 80085e8:	bd38      	pop	{r3, r4, r5, pc}
 80085ea:	bf00      	nop
 80085ec:	20000ab4 	.word	0x20000ab4

080085f0 <_isatty_r>:
 80085f0:	b538      	push	{r3, r4, r5, lr}
 80085f2:	2300      	movs	r3, #0
 80085f4:	4d05      	ldr	r5, [pc, #20]	; (800860c <_isatty_r+0x1c>)
 80085f6:	4604      	mov	r4, r0
 80085f8:	4608      	mov	r0, r1
 80085fa:	602b      	str	r3, [r5, #0]
 80085fc:	f7f9 fde4 	bl	80021c8 <_isatty>
 8008600:	1c43      	adds	r3, r0, #1
 8008602:	d102      	bne.n	800860a <_isatty_r+0x1a>
 8008604:	682b      	ldr	r3, [r5, #0]
 8008606:	b103      	cbz	r3, 800860a <_isatty_r+0x1a>
 8008608:	6023      	str	r3, [r4, #0]
 800860a:	bd38      	pop	{r3, r4, r5, pc}
 800860c:	20000ab4 	.word	0x20000ab4

08008610 <_lseek_r>:
 8008610:	b538      	push	{r3, r4, r5, lr}
 8008612:	4604      	mov	r4, r0
 8008614:	4608      	mov	r0, r1
 8008616:	4611      	mov	r1, r2
 8008618:	2200      	movs	r2, #0
 800861a:	4d05      	ldr	r5, [pc, #20]	; (8008630 <_lseek_r+0x20>)
 800861c:	602a      	str	r2, [r5, #0]
 800861e:	461a      	mov	r2, r3
 8008620:	f7f9 fddc 	bl	80021dc <_lseek>
 8008624:	1c43      	adds	r3, r0, #1
 8008626:	d102      	bne.n	800862e <_lseek_r+0x1e>
 8008628:	682b      	ldr	r3, [r5, #0]
 800862a:	b103      	cbz	r3, 800862e <_lseek_r+0x1e>
 800862c:	6023      	str	r3, [r4, #0]
 800862e:	bd38      	pop	{r3, r4, r5, pc}
 8008630:	20000ab4 	.word	0x20000ab4

08008634 <_read_r>:
 8008634:	b538      	push	{r3, r4, r5, lr}
 8008636:	4604      	mov	r4, r0
 8008638:	4608      	mov	r0, r1
 800863a:	4611      	mov	r1, r2
 800863c:	2200      	movs	r2, #0
 800863e:	4d05      	ldr	r5, [pc, #20]	; (8008654 <_read_r+0x20>)
 8008640:	602a      	str	r2, [r5, #0]
 8008642:	461a      	mov	r2, r3
 8008644:	f7f9 fd6d 	bl	8002122 <_read>
 8008648:	1c43      	adds	r3, r0, #1
 800864a:	d102      	bne.n	8008652 <_read_r+0x1e>
 800864c:	682b      	ldr	r3, [r5, #0]
 800864e:	b103      	cbz	r3, 8008652 <_read_r+0x1e>
 8008650:	6023      	str	r3, [r4, #0]
 8008652:	bd38      	pop	{r3, r4, r5, pc}
 8008654:	20000ab4 	.word	0x20000ab4

08008658 <cos>:
 8008658:	b530      	push	{r4, r5, lr}
 800865a:	4a1e      	ldr	r2, [pc, #120]	; (80086d4 <cos+0x7c>)
 800865c:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8008660:	4293      	cmp	r3, r2
 8008662:	b087      	sub	sp, #28
 8008664:	dc04      	bgt.n	8008670 <cos+0x18>
 8008666:	2200      	movs	r2, #0
 8008668:	2300      	movs	r3, #0
 800866a:	f000 fc1d 	bl	8008ea8 <__kernel_cos>
 800866e:	e006      	b.n	800867e <cos+0x26>
 8008670:	4a19      	ldr	r2, [pc, #100]	; (80086d8 <cos+0x80>)
 8008672:	4293      	cmp	r3, r2
 8008674:	dd05      	ble.n	8008682 <cos+0x2a>
 8008676:	4602      	mov	r2, r0
 8008678:	460b      	mov	r3, r1
 800867a:	f7f7 fd75 	bl	8000168 <__aeabi_dsub>
 800867e:	b007      	add	sp, #28
 8008680:	bd30      	pop	{r4, r5, pc}
 8008682:	aa02      	add	r2, sp, #8
 8008684:	f000 f974 	bl	8008970 <__ieee754_rem_pio2>
 8008688:	f000 0003 	and.w	r0, r0, #3
 800868c:	2801      	cmp	r0, #1
 800868e:	d007      	beq.n	80086a0 <cos+0x48>
 8008690:	2802      	cmp	r0, #2
 8008692:	d00f      	beq.n	80086b4 <cos+0x5c>
 8008694:	b9a8      	cbnz	r0, 80086c2 <cos+0x6a>
 8008696:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800869a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800869e:	e7e4      	b.n	800866a <cos+0x12>
 80086a0:	9000      	str	r0, [sp, #0]
 80086a2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80086a6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80086aa:	f001 f805 	bl	80096b8 <__kernel_sin>
 80086ae:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
 80086b2:	e7e4      	b.n	800867e <cos+0x26>
 80086b4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80086b8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80086bc:	f000 fbf4 	bl	8008ea8 <__kernel_cos>
 80086c0:	e7f5      	b.n	80086ae <cos+0x56>
 80086c2:	2301      	movs	r3, #1
 80086c4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80086c8:	9300      	str	r3, [sp, #0]
 80086ca:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80086ce:	f000 fff3 	bl	80096b8 <__kernel_sin>
 80086d2:	e7d4      	b.n	800867e <cos+0x26>
 80086d4:	3fe921fb 	.word	0x3fe921fb
 80086d8:	7fefffff 	.word	0x7fefffff

080086dc <sin>:
 80086dc:	b530      	push	{r4, r5, lr}
 80086de:	4a20      	ldr	r2, [pc, #128]	; (8008760 <sin+0x84>)
 80086e0:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80086e4:	4293      	cmp	r3, r2
 80086e6:	b087      	sub	sp, #28
 80086e8:	dc06      	bgt.n	80086f8 <sin+0x1c>
 80086ea:	2300      	movs	r3, #0
 80086ec:	2200      	movs	r2, #0
 80086ee:	9300      	str	r3, [sp, #0]
 80086f0:	2300      	movs	r3, #0
 80086f2:	f000 ffe1 	bl	80096b8 <__kernel_sin>
 80086f6:	e006      	b.n	8008706 <sin+0x2a>
 80086f8:	4a1a      	ldr	r2, [pc, #104]	; (8008764 <sin+0x88>)
 80086fa:	4293      	cmp	r3, r2
 80086fc:	dd05      	ble.n	800870a <sin+0x2e>
 80086fe:	4602      	mov	r2, r0
 8008700:	460b      	mov	r3, r1
 8008702:	f7f7 fd31 	bl	8000168 <__aeabi_dsub>
 8008706:	b007      	add	sp, #28
 8008708:	bd30      	pop	{r4, r5, pc}
 800870a:	aa02      	add	r2, sp, #8
 800870c:	f000 f930 	bl	8008970 <__ieee754_rem_pio2>
 8008710:	f000 0003 	and.w	r0, r0, #3
 8008714:	2801      	cmp	r0, #1
 8008716:	d009      	beq.n	800872c <sin+0x50>
 8008718:	2802      	cmp	r0, #2
 800871a:	d00e      	beq.n	800873a <sin+0x5e>
 800871c:	b9c0      	cbnz	r0, 8008750 <sin+0x74>
 800871e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008722:	2301      	movs	r3, #1
 8008724:	9300      	str	r3, [sp, #0]
 8008726:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800872a:	e7e2      	b.n	80086f2 <sin+0x16>
 800872c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008730:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008734:	f000 fbb8 	bl	8008ea8 <__kernel_cos>
 8008738:	e7e5      	b.n	8008706 <sin+0x2a>
 800873a:	2301      	movs	r3, #1
 800873c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008740:	9300      	str	r3, [sp, #0]
 8008742:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008746:	f000 ffb7 	bl	80096b8 <__kernel_sin>
 800874a:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
 800874e:	e7da      	b.n	8008706 <sin+0x2a>
 8008750:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008754:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008758:	f000 fba6 	bl	8008ea8 <__kernel_cos>
 800875c:	e7f5      	b.n	800874a <sin+0x6e>
 800875e:	bf00      	nop
 8008760:	3fe921fb 	.word	0x3fe921fb
 8008764:	7fefffff 	.word	0x7fefffff

08008768 <atan2>:
 8008768:	f000 b82e 	b.w	80087c8 <__ieee754_atan2>

0800876c <sqrt>:
 800876c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800876e:	4606      	mov	r6, r0
 8008770:	460f      	mov	r7, r1
 8008772:	f000 faed 	bl	8008d50 <__ieee754_sqrt>
 8008776:	4b12      	ldr	r3, [pc, #72]	; (80087c0 <sqrt+0x54>)
 8008778:	4604      	mov	r4, r0
 800877a:	f993 3000 	ldrsb.w	r3, [r3]
 800877e:	460d      	mov	r5, r1
 8008780:	3301      	adds	r3, #1
 8008782:	d019      	beq.n	80087b8 <sqrt+0x4c>
 8008784:	4632      	mov	r2, r6
 8008786:	463b      	mov	r3, r7
 8008788:	4630      	mov	r0, r6
 800878a:	4639      	mov	r1, r7
 800878c:	f7f8 f93e 	bl	8000a0c <__aeabi_dcmpun>
 8008790:	b990      	cbnz	r0, 80087b8 <sqrt+0x4c>
 8008792:	2200      	movs	r2, #0
 8008794:	2300      	movs	r3, #0
 8008796:	4630      	mov	r0, r6
 8008798:	4639      	mov	r1, r7
 800879a:	f7f8 f90f 	bl	80009bc <__aeabi_dcmplt>
 800879e:	b158      	cbz	r0, 80087b8 <sqrt+0x4c>
 80087a0:	f7fd f88e 	bl	80058c0 <__errno>
 80087a4:	2321      	movs	r3, #33	; 0x21
 80087a6:	2200      	movs	r2, #0
 80087a8:	6003      	str	r3, [r0, #0]
 80087aa:	2300      	movs	r3, #0
 80087ac:	4610      	mov	r0, r2
 80087ae:	4619      	mov	r1, r3
 80087b0:	f7f7 ffbc 	bl	800072c <__aeabi_ddiv>
 80087b4:	4604      	mov	r4, r0
 80087b6:	460d      	mov	r5, r1
 80087b8:	4620      	mov	r0, r4
 80087ba:	4629      	mov	r1, r5
 80087bc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80087be:	bf00      	nop
 80087c0:	20000270 	.word	0x20000270
 80087c4:	00000000 	.word	0x00000000

080087c8 <__ieee754_atan2>:
 80087c8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80087cc:	4692      	mov	sl, r2
 80087ce:	4699      	mov	r9, r3
 80087d0:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80087d4:	461f      	mov	r7, r3
 80087d6:	f1ca 0300 	rsb	r3, sl, #0
 80087da:	f8df e18c 	ldr.w	lr, [pc, #396]	; 8008968 <__ieee754_atan2+0x1a0>
 80087de:	ea43 030a 	orr.w	r3, r3, sl
 80087e2:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 80087e6:	4573      	cmp	r3, lr
 80087e8:	4604      	mov	r4, r0
 80087ea:	460d      	mov	r5, r1
 80087ec:	d808      	bhi.n	8008800 <__ieee754_atan2+0x38>
 80087ee:	4246      	negs	r6, r0
 80087f0:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80087f4:	4306      	orrs	r6, r0
 80087f6:	ea43 76d6 	orr.w	r6, r3, r6, lsr #31
 80087fa:	4576      	cmp	r6, lr
 80087fc:	468c      	mov	ip, r1
 80087fe:	d908      	bls.n	8008812 <__ieee754_atan2+0x4a>
 8008800:	4652      	mov	r2, sl
 8008802:	464b      	mov	r3, r9
 8008804:	4620      	mov	r0, r4
 8008806:	4629      	mov	r1, r5
 8008808:	f7f7 fcb0 	bl	800016c <__adddf3>
 800880c:	4604      	mov	r4, r0
 800880e:	460d      	mov	r5, r1
 8008810:	e019      	b.n	8008846 <__ieee754_atan2+0x7e>
 8008812:	f109 4640 	add.w	r6, r9, #3221225472	; 0xc0000000
 8008816:	f506 1680 	add.w	r6, r6, #1048576	; 0x100000
 800881a:	ea56 060a 	orrs.w	r6, r6, sl
 800881e:	d103      	bne.n	8008828 <__ieee754_atan2+0x60>
 8008820:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008824:	f001 b800 	b.w	8009828 <atan>
 8008828:	17be      	asrs	r6, r7, #30
 800882a:	f006 0602 	and.w	r6, r6, #2
 800882e:	ea46 76d1 	orr.w	r6, r6, r1, lsr #31
 8008832:	ea53 0100 	orrs.w	r1, r3, r0
 8008836:	d10a      	bne.n	800884e <__ieee754_atan2+0x86>
 8008838:	2e02      	cmp	r6, #2
 800883a:	d067      	beq.n	800890c <__ieee754_atan2+0x144>
 800883c:	2e03      	cmp	r6, #3
 800883e:	d102      	bne.n	8008846 <__ieee754_atan2+0x7e>
 8008840:	a53b      	add	r5, pc, #236	; (adr r5, 8008930 <__ieee754_atan2+0x168>)
 8008842:	e9d5 4500 	ldrd	r4, r5, [r5]
 8008846:	4620      	mov	r0, r4
 8008848:	4629      	mov	r1, r5
 800884a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800884e:	ea52 010a 	orrs.w	r1, r2, sl
 8008852:	d106      	bne.n	8008862 <__ieee754_atan2+0x9a>
 8008854:	f1bc 0f00 	cmp.w	ip, #0
 8008858:	da63      	bge.n	8008922 <__ieee754_atan2+0x15a>
 800885a:	a537      	add	r5, pc, #220	; (adr r5, 8008938 <__ieee754_atan2+0x170>)
 800885c:	e9d5 4500 	ldrd	r4, r5, [r5]
 8008860:	e7f1      	b.n	8008846 <__ieee754_atan2+0x7e>
 8008862:	4572      	cmp	r2, lr
 8008864:	d10f      	bne.n	8008886 <__ieee754_atan2+0xbe>
 8008866:	4293      	cmp	r3, r2
 8008868:	f106 36ff 	add.w	r6, r6, #4294967295	; 0xffffffff
 800886c:	d107      	bne.n	800887e <__ieee754_atan2+0xb6>
 800886e:	2e02      	cmp	r6, #2
 8008870:	d850      	bhi.n	8008914 <__ieee754_atan2+0x14c>
 8008872:	4b3b      	ldr	r3, [pc, #236]	; (8008960 <__ieee754_atan2+0x198>)
 8008874:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 8008878:	e9d6 4500 	ldrd	r4, r5, [r6]
 800887c:	e7e3      	b.n	8008846 <__ieee754_atan2+0x7e>
 800887e:	2e02      	cmp	r6, #2
 8008880:	d84c      	bhi.n	800891c <__ieee754_atan2+0x154>
 8008882:	4b38      	ldr	r3, [pc, #224]	; (8008964 <__ieee754_atan2+0x19c>)
 8008884:	e7f6      	b.n	8008874 <__ieee754_atan2+0xac>
 8008886:	4573      	cmp	r3, lr
 8008888:	d0e4      	beq.n	8008854 <__ieee754_atan2+0x8c>
 800888a:	1a9b      	subs	r3, r3, r2
 800888c:	f1b3 7f74 	cmp.w	r3, #63963136	; 0x3d00000
 8008890:	ea4f 5223 	mov.w	r2, r3, asr #20
 8008894:	da20      	bge.n	80088d8 <__ieee754_atan2+0x110>
 8008896:	2f00      	cmp	r7, #0
 8008898:	da01      	bge.n	800889e <__ieee754_atan2+0xd6>
 800889a:	323c      	adds	r2, #60	; 0x3c
 800889c:	db20      	blt.n	80088e0 <__ieee754_atan2+0x118>
 800889e:	4652      	mov	r2, sl
 80088a0:	464b      	mov	r3, r9
 80088a2:	4620      	mov	r0, r4
 80088a4:	4629      	mov	r1, r5
 80088a6:	f7f7 ff41 	bl	800072c <__aeabi_ddiv>
 80088aa:	f001 f947 	bl	8009b3c <fabs>
 80088ae:	f000 ffbb 	bl	8009828 <atan>
 80088b2:	4604      	mov	r4, r0
 80088b4:	460d      	mov	r5, r1
 80088b6:	2e01      	cmp	r6, #1
 80088b8:	d015      	beq.n	80088e6 <__ieee754_atan2+0x11e>
 80088ba:	2e02      	cmp	r6, #2
 80088bc:	d017      	beq.n	80088ee <__ieee754_atan2+0x126>
 80088be:	2e00      	cmp	r6, #0
 80088c0:	d0c1      	beq.n	8008846 <__ieee754_atan2+0x7e>
 80088c2:	a31f      	add	r3, pc, #124	; (adr r3, 8008940 <__ieee754_atan2+0x178>)
 80088c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80088c8:	4620      	mov	r0, r4
 80088ca:	4629      	mov	r1, r5
 80088cc:	f7f7 fc4c 	bl	8000168 <__aeabi_dsub>
 80088d0:	a31d      	add	r3, pc, #116	; (adr r3, 8008948 <__ieee754_atan2+0x180>)
 80088d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80088d6:	e016      	b.n	8008906 <__ieee754_atan2+0x13e>
 80088d8:	a51d      	add	r5, pc, #116	; (adr r5, 8008950 <__ieee754_atan2+0x188>)
 80088da:	e9d5 4500 	ldrd	r4, r5, [r5]
 80088de:	e7ea      	b.n	80088b6 <__ieee754_atan2+0xee>
 80088e0:	2400      	movs	r4, #0
 80088e2:	2500      	movs	r5, #0
 80088e4:	e7e7      	b.n	80088b6 <__ieee754_atan2+0xee>
 80088e6:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 80088ea:	461d      	mov	r5, r3
 80088ec:	e7ab      	b.n	8008846 <__ieee754_atan2+0x7e>
 80088ee:	a314      	add	r3, pc, #80	; (adr r3, 8008940 <__ieee754_atan2+0x178>)
 80088f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80088f4:	4620      	mov	r0, r4
 80088f6:	4629      	mov	r1, r5
 80088f8:	f7f7 fc36 	bl	8000168 <__aeabi_dsub>
 80088fc:	4602      	mov	r2, r0
 80088fe:	460b      	mov	r3, r1
 8008900:	a111      	add	r1, pc, #68	; (adr r1, 8008948 <__ieee754_atan2+0x180>)
 8008902:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008906:	f7f7 fc2f 	bl	8000168 <__aeabi_dsub>
 800890a:	e77f      	b.n	800880c <__ieee754_atan2+0x44>
 800890c:	a50e      	add	r5, pc, #56	; (adr r5, 8008948 <__ieee754_atan2+0x180>)
 800890e:	e9d5 4500 	ldrd	r4, r5, [r5]
 8008912:	e798      	b.n	8008846 <__ieee754_atan2+0x7e>
 8008914:	a510      	add	r5, pc, #64	; (adr r5, 8008958 <__ieee754_atan2+0x190>)
 8008916:	e9d5 4500 	ldrd	r4, r5, [r5]
 800891a:	e794      	b.n	8008846 <__ieee754_atan2+0x7e>
 800891c:	2400      	movs	r4, #0
 800891e:	2500      	movs	r5, #0
 8008920:	e791      	b.n	8008846 <__ieee754_atan2+0x7e>
 8008922:	a50b      	add	r5, pc, #44	; (adr r5, 8008950 <__ieee754_atan2+0x188>)
 8008924:	e9d5 4500 	ldrd	r4, r5, [r5]
 8008928:	e78d      	b.n	8008846 <__ieee754_atan2+0x7e>
 800892a:	bf00      	nop
 800892c:	f3af 8000 	nop.w
 8008930:	54442d18 	.word	0x54442d18
 8008934:	c00921fb 	.word	0xc00921fb
 8008938:	54442d18 	.word	0x54442d18
 800893c:	bff921fb 	.word	0xbff921fb
 8008940:	33145c07 	.word	0x33145c07
 8008944:	3ca1a626 	.word	0x3ca1a626
 8008948:	54442d18 	.word	0x54442d18
 800894c:	400921fb 	.word	0x400921fb
 8008950:	54442d18 	.word	0x54442d18
 8008954:	3ff921fb 	.word	0x3ff921fb
 8008958:	54442d18 	.word	0x54442d18
 800895c:	3fe921fb 	.word	0x3fe921fb
 8008960:	0800bc70 	.word	0x0800bc70
 8008964:	0800bc88 	.word	0x0800bc88
 8008968:	7ff00000 	.word	0x7ff00000
 800896c:	00000000 	.word	0x00000000

08008970 <__ieee754_rem_pio2>:
 8008970:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008974:	4614      	mov	r4, r2
 8008976:	4ac4      	ldr	r2, [pc, #784]	; (8008c88 <__ieee754_rem_pio2+0x318>)
 8008978:	f021 4a00 	bic.w	sl, r1, #2147483648	; 0x80000000
 800897c:	b08d      	sub	sp, #52	; 0x34
 800897e:	4592      	cmp	sl, r2
 8008980:	9104      	str	r1, [sp, #16]
 8008982:	dc07      	bgt.n	8008994 <__ieee754_rem_pio2+0x24>
 8008984:	2200      	movs	r2, #0
 8008986:	2300      	movs	r3, #0
 8008988:	e9c4 0100 	strd	r0, r1, [r4]
 800898c:	e9c4 2302 	strd	r2, r3, [r4, #8]
 8008990:	2500      	movs	r5, #0
 8008992:	e024      	b.n	80089de <__ieee754_rem_pio2+0x6e>
 8008994:	4abd      	ldr	r2, [pc, #756]	; (8008c8c <__ieee754_rem_pio2+0x31c>)
 8008996:	4592      	cmp	sl, r2
 8008998:	dc72      	bgt.n	8008a80 <__ieee754_rem_pio2+0x110>
 800899a:	9b04      	ldr	r3, [sp, #16]
 800899c:	4dbc      	ldr	r5, [pc, #752]	; (8008c90 <__ieee754_rem_pio2+0x320>)
 800899e:	2b00      	cmp	r3, #0
 80089a0:	a3ab      	add	r3, pc, #684	; (adr r3, 8008c50 <__ieee754_rem_pio2+0x2e0>)
 80089a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80089a6:	dd36      	ble.n	8008a16 <__ieee754_rem_pio2+0xa6>
 80089a8:	f7f7 fbde 	bl	8000168 <__aeabi_dsub>
 80089ac:	45aa      	cmp	sl, r5
 80089ae:	4606      	mov	r6, r0
 80089b0:	460f      	mov	r7, r1
 80089b2:	d018      	beq.n	80089e6 <__ieee754_rem_pio2+0x76>
 80089b4:	a3a8      	add	r3, pc, #672	; (adr r3, 8008c58 <__ieee754_rem_pio2+0x2e8>)
 80089b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80089ba:	f7f7 fbd5 	bl	8000168 <__aeabi_dsub>
 80089be:	4602      	mov	r2, r0
 80089c0:	460b      	mov	r3, r1
 80089c2:	4630      	mov	r0, r6
 80089c4:	e9c4 2300 	strd	r2, r3, [r4]
 80089c8:	4639      	mov	r1, r7
 80089ca:	f7f7 fbcd 	bl	8000168 <__aeabi_dsub>
 80089ce:	a3a2      	add	r3, pc, #648	; (adr r3, 8008c58 <__ieee754_rem_pio2+0x2e8>)
 80089d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80089d4:	f7f7 fbc8 	bl	8000168 <__aeabi_dsub>
 80089d8:	2501      	movs	r5, #1
 80089da:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80089de:	4628      	mov	r0, r5
 80089e0:	b00d      	add	sp, #52	; 0x34
 80089e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80089e6:	a39e      	add	r3, pc, #632	; (adr r3, 8008c60 <__ieee754_rem_pio2+0x2f0>)
 80089e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80089ec:	f7f7 fbbc 	bl	8000168 <__aeabi_dsub>
 80089f0:	a39d      	add	r3, pc, #628	; (adr r3, 8008c68 <__ieee754_rem_pio2+0x2f8>)
 80089f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80089f6:	4606      	mov	r6, r0
 80089f8:	460f      	mov	r7, r1
 80089fa:	f7f7 fbb5 	bl	8000168 <__aeabi_dsub>
 80089fe:	4602      	mov	r2, r0
 8008a00:	460b      	mov	r3, r1
 8008a02:	4630      	mov	r0, r6
 8008a04:	e9c4 2300 	strd	r2, r3, [r4]
 8008a08:	4639      	mov	r1, r7
 8008a0a:	f7f7 fbad 	bl	8000168 <__aeabi_dsub>
 8008a0e:	a396      	add	r3, pc, #600	; (adr r3, 8008c68 <__ieee754_rem_pio2+0x2f8>)
 8008a10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a14:	e7de      	b.n	80089d4 <__ieee754_rem_pio2+0x64>
 8008a16:	f7f7 fba9 	bl	800016c <__adddf3>
 8008a1a:	45aa      	cmp	sl, r5
 8008a1c:	4606      	mov	r6, r0
 8008a1e:	460f      	mov	r7, r1
 8008a20:	d016      	beq.n	8008a50 <__ieee754_rem_pio2+0xe0>
 8008a22:	a38d      	add	r3, pc, #564	; (adr r3, 8008c58 <__ieee754_rem_pio2+0x2e8>)
 8008a24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a28:	f7f7 fba0 	bl	800016c <__adddf3>
 8008a2c:	4602      	mov	r2, r0
 8008a2e:	460b      	mov	r3, r1
 8008a30:	4630      	mov	r0, r6
 8008a32:	e9c4 2300 	strd	r2, r3, [r4]
 8008a36:	4639      	mov	r1, r7
 8008a38:	f7f7 fb96 	bl	8000168 <__aeabi_dsub>
 8008a3c:	a386      	add	r3, pc, #536	; (adr r3, 8008c58 <__ieee754_rem_pio2+0x2e8>)
 8008a3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a42:	f7f7 fb93 	bl	800016c <__adddf3>
 8008a46:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8008a4a:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8008a4e:	e7c6      	b.n	80089de <__ieee754_rem_pio2+0x6e>
 8008a50:	a383      	add	r3, pc, #524	; (adr r3, 8008c60 <__ieee754_rem_pio2+0x2f0>)
 8008a52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a56:	f7f7 fb89 	bl	800016c <__adddf3>
 8008a5a:	a383      	add	r3, pc, #524	; (adr r3, 8008c68 <__ieee754_rem_pio2+0x2f8>)
 8008a5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a60:	4606      	mov	r6, r0
 8008a62:	460f      	mov	r7, r1
 8008a64:	f7f7 fb82 	bl	800016c <__adddf3>
 8008a68:	4602      	mov	r2, r0
 8008a6a:	460b      	mov	r3, r1
 8008a6c:	4630      	mov	r0, r6
 8008a6e:	e9c4 2300 	strd	r2, r3, [r4]
 8008a72:	4639      	mov	r1, r7
 8008a74:	f7f7 fb78 	bl	8000168 <__aeabi_dsub>
 8008a78:	a37b      	add	r3, pc, #492	; (adr r3, 8008c68 <__ieee754_rem_pio2+0x2f8>)
 8008a7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a7e:	e7e0      	b.n	8008a42 <__ieee754_rem_pio2+0xd2>
 8008a80:	4a84      	ldr	r2, [pc, #528]	; (8008c94 <__ieee754_rem_pio2+0x324>)
 8008a82:	4592      	cmp	sl, r2
 8008a84:	f300 80d5 	bgt.w	8008c32 <__ieee754_rem_pio2+0x2c2>
 8008a88:	f001 f858 	bl	8009b3c <fabs>
 8008a8c:	a378      	add	r3, pc, #480	; (adr r3, 8008c70 <__ieee754_rem_pio2+0x300>)
 8008a8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a92:	4606      	mov	r6, r0
 8008a94:	460f      	mov	r7, r1
 8008a96:	f7f7 fd1f 	bl	80004d8 <__aeabi_dmul>
 8008a9a:	2200      	movs	r2, #0
 8008a9c:	4b7e      	ldr	r3, [pc, #504]	; (8008c98 <__ieee754_rem_pio2+0x328>)
 8008a9e:	f7f7 fb65 	bl	800016c <__adddf3>
 8008aa2:	f7f7 ffc9 	bl	8000a38 <__aeabi_d2iz>
 8008aa6:	4605      	mov	r5, r0
 8008aa8:	f7f7 fcac 	bl	8000404 <__aeabi_i2d>
 8008aac:	4602      	mov	r2, r0
 8008aae:	460b      	mov	r3, r1
 8008ab0:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008ab4:	a366      	add	r3, pc, #408	; (adr r3, 8008c50 <__ieee754_rem_pio2+0x2e0>)
 8008ab6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008aba:	f7f7 fd0d 	bl	80004d8 <__aeabi_dmul>
 8008abe:	4602      	mov	r2, r0
 8008ac0:	460b      	mov	r3, r1
 8008ac2:	4630      	mov	r0, r6
 8008ac4:	4639      	mov	r1, r7
 8008ac6:	f7f7 fb4f 	bl	8000168 <__aeabi_dsub>
 8008aca:	a363      	add	r3, pc, #396	; (adr r3, 8008c58 <__ieee754_rem_pio2+0x2e8>)
 8008acc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ad0:	4680      	mov	r8, r0
 8008ad2:	4689      	mov	r9, r1
 8008ad4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008ad8:	f7f7 fcfe 	bl	80004d8 <__aeabi_dmul>
 8008adc:	2d1f      	cmp	r5, #31
 8008ade:	4606      	mov	r6, r0
 8008ae0:	460f      	mov	r7, r1
 8008ae2:	dc0e      	bgt.n	8008b02 <__ieee754_rem_pio2+0x192>
 8008ae4:	4b6d      	ldr	r3, [pc, #436]	; (8008c9c <__ieee754_rem_pio2+0x32c>)
 8008ae6:	1e6a      	subs	r2, r5, #1
 8008ae8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008aec:	4553      	cmp	r3, sl
 8008aee:	d008      	beq.n	8008b02 <__ieee754_rem_pio2+0x192>
 8008af0:	4632      	mov	r2, r6
 8008af2:	463b      	mov	r3, r7
 8008af4:	4640      	mov	r0, r8
 8008af6:	4649      	mov	r1, r9
 8008af8:	f7f7 fb36 	bl	8000168 <__aeabi_dsub>
 8008afc:	e9c4 0100 	strd	r0, r1, [r4]
 8008b00:	e013      	b.n	8008b2a <__ieee754_rem_pio2+0x1ba>
 8008b02:	463b      	mov	r3, r7
 8008b04:	4632      	mov	r2, r6
 8008b06:	4640      	mov	r0, r8
 8008b08:	4649      	mov	r1, r9
 8008b0a:	f7f7 fb2d 	bl	8000168 <__aeabi_dsub>
 8008b0e:	ea4f 532a 	mov.w	r3, sl, asr #20
 8008b12:	9305      	str	r3, [sp, #20]
 8008b14:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8008b18:	ebc3 5a1a 	rsb	sl, r3, sl, lsr #20
 8008b1c:	f1ba 0f10 	cmp.w	sl, #16
 8008b20:	dc1f      	bgt.n	8008b62 <__ieee754_rem_pio2+0x1f2>
 8008b22:	4602      	mov	r2, r0
 8008b24:	460b      	mov	r3, r1
 8008b26:	e9c4 2300 	strd	r2, r3, [r4]
 8008b2a:	e9d4 2a00 	ldrd	r2, sl, [r4]
 8008b2e:	4640      	mov	r0, r8
 8008b30:	4653      	mov	r3, sl
 8008b32:	4649      	mov	r1, r9
 8008b34:	f7f7 fb18 	bl	8000168 <__aeabi_dsub>
 8008b38:	4632      	mov	r2, r6
 8008b3a:	463b      	mov	r3, r7
 8008b3c:	f7f7 fb14 	bl	8000168 <__aeabi_dsub>
 8008b40:	460b      	mov	r3, r1
 8008b42:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8008b46:	9904      	ldr	r1, [sp, #16]
 8008b48:	4602      	mov	r2, r0
 8008b4a:	2900      	cmp	r1, #0
 8008b4c:	f6bf af47 	bge.w	80089de <__ieee754_rem_pio2+0x6e>
 8008b50:	f10a 4100 	add.w	r1, sl, #2147483648	; 0x80000000
 8008b54:	e9c4 1201 	strd	r1, r2, [r4, #4]
 8008b58:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8008b5c:	60e3      	str	r3, [r4, #12]
 8008b5e:	426d      	negs	r5, r5
 8008b60:	e73d      	b.n	80089de <__ieee754_rem_pio2+0x6e>
 8008b62:	a33f      	add	r3, pc, #252	; (adr r3, 8008c60 <__ieee754_rem_pio2+0x2f0>)
 8008b64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b68:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008b6c:	f7f7 fcb4 	bl	80004d8 <__aeabi_dmul>
 8008b70:	4606      	mov	r6, r0
 8008b72:	460f      	mov	r7, r1
 8008b74:	4602      	mov	r2, r0
 8008b76:	460b      	mov	r3, r1
 8008b78:	4640      	mov	r0, r8
 8008b7a:	4649      	mov	r1, r9
 8008b7c:	f7f7 faf4 	bl	8000168 <__aeabi_dsub>
 8008b80:	4602      	mov	r2, r0
 8008b82:	460b      	mov	r3, r1
 8008b84:	4682      	mov	sl, r0
 8008b86:	468b      	mov	fp, r1
 8008b88:	4640      	mov	r0, r8
 8008b8a:	4649      	mov	r1, r9
 8008b8c:	f7f7 faec 	bl	8000168 <__aeabi_dsub>
 8008b90:	4632      	mov	r2, r6
 8008b92:	463b      	mov	r3, r7
 8008b94:	f7f7 fae8 	bl	8000168 <__aeabi_dsub>
 8008b98:	a333      	add	r3, pc, #204	; (adr r3, 8008c68 <__ieee754_rem_pio2+0x2f8>)
 8008b9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b9e:	4606      	mov	r6, r0
 8008ba0:	460f      	mov	r7, r1
 8008ba2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008ba6:	f7f7 fc97 	bl	80004d8 <__aeabi_dmul>
 8008baa:	4632      	mov	r2, r6
 8008bac:	463b      	mov	r3, r7
 8008bae:	f7f7 fadb 	bl	8000168 <__aeabi_dsub>
 8008bb2:	4602      	mov	r2, r0
 8008bb4:	460b      	mov	r3, r1
 8008bb6:	4606      	mov	r6, r0
 8008bb8:	460f      	mov	r7, r1
 8008bba:	4650      	mov	r0, sl
 8008bbc:	4659      	mov	r1, fp
 8008bbe:	f7f7 fad3 	bl	8000168 <__aeabi_dsub>
 8008bc2:	9a05      	ldr	r2, [sp, #20]
 8008bc4:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8008bc8:	1ad3      	subs	r3, r2, r3
 8008bca:	2b31      	cmp	r3, #49	; 0x31
 8008bcc:	dc06      	bgt.n	8008bdc <__ieee754_rem_pio2+0x26c>
 8008bce:	4602      	mov	r2, r0
 8008bd0:	460b      	mov	r3, r1
 8008bd2:	46d0      	mov	r8, sl
 8008bd4:	46d9      	mov	r9, fp
 8008bd6:	e9c4 2300 	strd	r2, r3, [r4]
 8008bda:	e7a6      	b.n	8008b2a <__ieee754_rem_pio2+0x1ba>
 8008bdc:	a326      	add	r3, pc, #152	; (adr r3, 8008c78 <__ieee754_rem_pio2+0x308>)
 8008bde:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008be2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008be6:	f7f7 fc77 	bl	80004d8 <__aeabi_dmul>
 8008bea:	4606      	mov	r6, r0
 8008bec:	460f      	mov	r7, r1
 8008bee:	4602      	mov	r2, r0
 8008bf0:	460b      	mov	r3, r1
 8008bf2:	4650      	mov	r0, sl
 8008bf4:	4659      	mov	r1, fp
 8008bf6:	f7f7 fab7 	bl	8000168 <__aeabi_dsub>
 8008bfa:	4602      	mov	r2, r0
 8008bfc:	460b      	mov	r3, r1
 8008bfe:	4680      	mov	r8, r0
 8008c00:	4689      	mov	r9, r1
 8008c02:	4650      	mov	r0, sl
 8008c04:	4659      	mov	r1, fp
 8008c06:	f7f7 faaf 	bl	8000168 <__aeabi_dsub>
 8008c0a:	4632      	mov	r2, r6
 8008c0c:	463b      	mov	r3, r7
 8008c0e:	f7f7 faab 	bl	8000168 <__aeabi_dsub>
 8008c12:	a31b      	add	r3, pc, #108	; (adr r3, 8008c80 <__ieee754_rem_pio2+0x310>)
 8008c14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c18:	4606      	mov	r6, r0
 8008c1a:	460f      	mov	r7, r1
 8008c1c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008c20:	f7f7 fc5a 	bl	80004d8 <__aeabi_dmul>
 8008c24:	4632      	mov	r2, r6
 8008c26:	463b      	mov	r3, r7
 8008c28:	f7f7 fa9e 	bl	8000168 <__aeabi_dsub>
 8008c2c:	4606      	mov	r6, r0
 8008c2e:	460f      	mov	r7, r1
 8008c30:	e75e      	b.n	8008af0 <__ieee754_rem_pio2+0x180>
 8008c32:	4a1b      	ldr	r2, [pc, #108]	; (8008ca0 <__ieee754_rem_pio2+0x330>)
 8008c34:	4592      	cmp	sl, r2
 8008c36:	dd35      	ble.n	8008ca4 <__ieee754_rem_pio2+0x334>
 8008c38:	4602      	mov	r2, r0
 8008c3a:	460b      	mov	r3, r1
 8008c3c:	f7f7 fa94 	bl	8000168 <__aeabi_dsub>
 8008c40:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8008c44:	e9c4 0100 	strd	r0, r1, [r4]
 8008c48:	e6a2      	b.n	8008990 <__ieee754_rem_pio2+0x20>
 8008c4a:	bf00      	nop
 8008c4c:	f3af 8000 	nop.w
 8008c50:	54400000 	.word	0x54400000
 8008c54:	3ff921fb 	.word	0x3ff921fb
 8008c58:	1a626331 	.word	0x1a626331
 8008c5c:	3dd0b461 	.word	0x3dd0b461
 8008c60:	1a600000 	.word	0x1a600000
 8008c64:	3dd0b461 	.word	0x3dd0b461
 8008c68:	2e037073 	.word	0x2e037073
 8008c6c:	3ba3198a 	.word	0x3ba3198a
 8008c70:	6dc9c883 	.word	0x6dc9c883
 8008c74:	3fe45f30 	.word	0x3fe45f30
 8008c78:	2e000000 	.word	0x2e000000
 8008c7c:	3ba3198a 	.word	0x3ba3198a
 8008c80:	252049c1 	.word	0x252049c1
 8008c84:	397b839a 	.word	0x397b839a
 8008c88:	3fe921fb 	.word	0x3fe921fb
 8008c8c:	4002d97b 	.word	0x4002d97b
 8008c90:	3ff921fb 	.word	0x3ff921fb
 8008c94:	413921fb 	.word	0x413921fb
 8008c98:	3fe00000 	.word	0x3fe00000
 8008c9c:	0800bca0 	.word	0x0800bca0
 8008ca0:	7fefffff 	.word	0x7fefffff
 8008ca4:	ea4f 552a 	mov.w	r5, sl, asr #20
 8008ca8:	f2a5 4516 	subw	r5, r5, #1046	; 0x416
 8008cac:	ebaa 5105 	sub.w	r1, sl, r5, lsl #20
 8008cb0:	460f      	mov	r7, r1
 8008cb2:	4606      	mov	r6, r0
 8008cb4:	f7f7 fec0 	bl	8000a38 <__aeabi_d2iz>
 8008cb8:	f7f7 fba4 	bl	8000404 <__aeabi_i2d>
 8008cbc:	4602      	mov	r2, r0
 8008cbe:	460b      	mov	r3, r1
 8008cc0:	4630      	mov	r0, r6
 8008cc2:	4639      	mov	r1, r7
 8008cc4:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8008cc8:	f7f7 fa4e 	bl	8000168 <__aeabi_dsub>
 8008ccc:	2200      	movs	r2, #0
 8008cce:	4b1e      	ldr	r3, [pc, #120]	; (8008d48 <__ieee754_rem_pio2+0x3d8>)
 8008cd0:	f7f7 fc02 	bl	80004d8 <__aeabi_dmul>
 8008cd4:	460f      	mov	r7, r1
 8008cd6:	4606      	mov	r6, r0
 8008cd8:	f7f7 feae 	bl	8000a38 <__aeabi_d2iz>
 8008cdc:	f7f7 fb92 	bl	8000404 <__aeabi_i2d>
 8008ce0:	4602      	mov	r2, r0
 8008ce2:	460b      	mov	r3, r1
 8008ce4:	4630      	mov	r0, r6
 8008ce6:	4639      	mov	r1, r7
 8008ce8:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8008cec:	f7f7 fa3c 	bl	8000168 <__aeabi_dsub>
 8008cf0:	2200      	movs	r2, #0
 8008cf2:	4b15      	ldr	r3, [pc, #84]	; (8008d48 <__ieee754_rem_pio2+0x3d8>)
 8008cf4:	f7f7 fbf0 	bl	80004d8 <__aeabi_dmul>
 8008cf8:	f04f 0803 	mov.w	r8, #3
 8008cfc:	2600      	movs	r6, #0
 8008cfe:	2700      	movs	r7, #0
 8008d00:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8008d04:	f10d 0928 	add.w	r9, sp, #40	; 0x28
 8008d08:	4632      	mov	r2, r6
 8008d0a:	e879 0102 	ldrd	r0, r1, [r9], #-8
 8008d0e:	463b      	mov	r3, r7
 8008d10:	46c2      	mov	sl, r8
 8008d12:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 8008d16:	f7f7 fe47 	bl	80009a8 <__aeabi_dcmpeq>
 8008d1a:	2800      	cmp	r0, #0
 8008d1c:	d1f4      	bne.n	8008d08 <__ieee754_rem_pio2+0x398>
 8008d1e:	4b0b      	ldr	r3, [pc, #44]	; (8008d4c <__ieee754_rem_pio2+0x3dc>)
 8008d20:	462a      	mov	r2, r5
 8008d22:	9301      	str	r3, [sp, #4]
 8008d24:	2302      	movs	r3, #2
 8008d26:	4621      	mov	r1, r4
 8008d28:	9300      	str	r3, [sp, #0]
 8008d2a:	a806      	add	r0, sp, #24
 8008d2c:	4653      	mov	r3, sl
 8008d2e:	f000 f979 	bl	8009024 <__kernel_rem_pio2>
 8008d32:	9b04      	ldr	r3, [sp, #16]
 8008d34:	4605      	mov	r5, r0
 8008d36:	2b00      	cmp	r3, #0
 8008d38:	f6bf ae51 	bge.w	80089de <__ieee754_rem_pio2+0x6e>
 8008d3c:	6863      	ldr	r3, [r4, #4]
 8008d3e:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8008d42:	6063      	str	r3, [r4, #4]
 8008d44:	68e3      	ldr	r3, [r4, #12]
 8008d46:	e707      	b.n	8008b58 <__ieee754_rem_pio2+0x1e8>
 8008d48:	41700000 	.word	0x41700000
 8008d4c:	0800bd20 	.word	0x0800bd20

08008d50 <__ieee754_sqrt>:
 8008d50:	f8df c150 	ldr.w	ip, [pc, #336]	; 8008ea4 <__ieee754_sqrt+0x154>
 8008d54:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008d58:	ea3c 0c01 	bics.w	ip, ip, r1
 8008d5c:	460b      	mov	r3, r1
 8008d5e:	4606      	mov	r6, r0
 8008d60:	460d      	mov	r5, r1
 8008d62:	460a      	mov	r2, r1
 8008d64:	4607      	mov	r7, r0
 8008d66:	4604      	mov	r4, r0
 8008d68:	d10e      	bne.n	8008d88 <__ieee754_sqrt+0x38>
 8008d6a:	4602      	mov	r2, r0
 8008d6c:	f7f7 fbb4 	bl	80004d8 <__aeabi_dmul>
 8008d70:	4602      	mov	r2, r0
 8008d72:	460b      	mov	r3, r1
 8008d74:	4630      	mov	r0, r6
 8008d76:	4629      	mov	r1, r5
 8008d78:	f7f7 f9f8 	bl	800016c <__adddf3>
 8008d7c:	4606      	mov	r6, r0
 8008d7e:	460d      	mov	r5, r1
 8008d80:	4630      	mov	r0, r6
 8008d82:	4629      	mov	r1, r5
 8008d84:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008d88:	2900      	cmp	r1, #0
 8008d8a:	dc0d      	bgt.n	8008da8 <__ieee754_sqrt+0x58>
 8008d8c:	f021 4c00 	bic.w	ip, r1, #2147483648	; 0x80000000
 8008d90:	ea5c 0707 	orrs.w	r7, ip, r7
 8008d94:	d0f4      	beq.n	8008d80 <__ieee754_sqrt+0x30>
 8008d96:	b139      	cbz	r1, 8008da8 <__ieee754_sqrt+0x58>
 8008d98:	4602      	mov	r2, r0
 8008d9a:	f7f7 f9e5 	bl	8000168 <__aeabi_dsub>
 8008d9e:	4602      	mov	r2, r0
 8008da0:	460b      	mov	r3, r1
 8008da2:	f7f7 fcc3 	bl	800072c <__aeabi_ddiv>
 8008da6:	e7e9      	b.n	8008d7c <__ieee754_sqrt+0x2c>
 8008da8:	1512      	asrs	r2, r2, #20
 8008daa:	d074      	beq.n	8008e96 <__ieee754_sqrt+0x146>
 8008dac:	2000      	movs	r0, #0
 8008dae:	07d5      	lsls	r5, r2, #31
 8008db0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008db4:	f443 1180 	orr.w	r1, r3, #1048576	; 0x100000
 8008db8:	bf5e      	ittt	pl
 8008dba:	0fe3      	lsrpl	r3, r4, #31
 8008dbc:	0064      	lslpl	r4, r4, #1
 8008dbe:	eb03 0141 	addpl.w	r1, r3, r1, lsl #1
 8008dc2:	0fe3      	lsrs	r3, r4, #31
 8008dc4:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 8008dc8:	eb03 0341 	add.w	r3, r3, r1, lsl #1
 8008dcc:	2516      	movs	r5, #22
 8008dce:	4601      	mov	r1, r0
 8008dd0:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8008dd4:	1076      	asrs	r6, r6, #1
 8008dd6:	0064      	lsls	r4, r4, #1
 8008dd8:	188f      	adds	r7, r1, r2
 8008dda:	429f      	cmp	r7, r3
 8008ddc:	bfde      	ittt	le
 8008dde:	1bdb      	suble	r3, r3, r7
 8008de0:	18b9      	addle	r1, r7, r2
 8008de2:	1880      	addle	r0, r0, r2
 8008de4:	005b      	lsls	r3, r3, #1
 8008de6:	3d01      	subs	r5, #1
 8008de8:	eb03 73d4 	add.w	r3, r3, r4, lsr #31
 8008dec:	ea4f 0252 	mov.w	r2, r2, lsr #1
 8008df0:	ea4f 0444 	mov.w	r4, r4, lsl #1
 8008df4:	d1f0      	bne.n	8008dd8 <__ieee754_sqrt+0x88>
 8008df6:	462a      	mov	r2, r5
 8008df8:	f04f 0e20 	mov.w	lr, #32
 8008dfc:	f04f 4700 	mov.w	r7, #2147483648	; 0x80000000
 8008e00:	428b      	cmp	r3, r1
 8008e02:	eb07 0c05 	add.w	ip, r7, r5
 8008e06:	dc02      	bgt.n	8008e0e <__ieee754_sqrt+0xbe>
 8008e08:	d113      	bne.n	8008e32 <__ieee754_sqrt+0xe2>
 8008e0a:	45a4      	cmp	ip, r4
 8008e0c:	d811      	bhi.n	8008e32 <__ieee754_sqrt+0xe2>
 8008e0e:	f1bc 0f00 	cmp.w	ip, #0
 8008e12:	eb0c 0507 	add.w	r5, ip, r7
 8008e16:	da43      	bge.n	8008ea0 <__ieee754_sqrt+0x150>
 8008e18:	2d00      	cmp	r5, #0
 8008e1a:	db41      	blt.n	8008ea0 <__ieee754_sqrt+0x150>
 8008e1c:	f101 0801 	add.w	r8, r1, #1
 8008e20:	1a5b      	subs	r3, r3, r1
 8008e22:	4641      	mov	r1, r8
 8008e24:	45a4      	cmp	ip, r4
 8008e26:	bf88      	it	hi
 8008e28:	f103 33ff 	addhi.w	r3, r3, #4294967295	; 0xffffffff
 8008e2c:	eba4 040c 	sub.w	r4, r4, ip
 8008e30:	443a      	add	r2, r7
 8008e32:	005b      	lsls	r3, r3, #1
 8008e34:	f1be 0e01 	subs.w	lr, lr, #1
 8008e38:	eb03 73d4 	add.w	r3, r3, r4, lsr #31
 8008e3c:	ea4f 0757 	mov.w	r7, r7, lsr #1
 8008e40:	ea4f 0444 	mov.w	r4, r4, lsl #1
 8008e44:	d1dc      	bne.n	8008e00 <__ieee754_sqrt+0xb0>
 8008e46:	4323      	orrs	r3, r4
 8008e48:	d006      	beq.n	8008e58 <__ieee754_sqrt+0x108>
 8008e4a:	1c54      	adds	r4, r2, #1
 8008e4c:	bf0b      	itete	eq
 8008e4e:	4672      	moveq	r2, lr
 8008e50:	3201      	addne	r2, #1
 8008e52:	3001      	addeq	r0, #1
 8008e54:	f022 0201 	bicne.w	r2, r2, #1
 8008e58:	1043      	asrs	r3, r0, #1
 8008e5a:	07c1      	lsls	r1, r0, #31
 8008e5c:	ea4f 0252 	mov.w	r2, r2, lsr #1
 8008e60:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 8008e64:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 8008e68:	bf48      	it	mi
 8008e6a:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 8008e6e:	4610      	mov	r0, r2
 8008e70:	eb03 5106 	add.w	r1, r3, r6, lsl #20
 8008e74:	e782      	b.n	8008d7c <__ieee754_sqrt+0x2c>
 8008e76:	0ae3      	lsrs	r3, r4, #11
 8008e78:	3915      	subs	r1, #21
 8008e7a:	0564      	lsls	r4, r4, #21
 8008e7c:	2b00      	cmp	r3, #0
 8008e7e:	d0fa      	beq.n	8008e76 <__ieee754_sqrt+0x126>
 8008e80:	02de      	lsls	r6, r3, #11
 8008e82:	d50a      	bpl.n	8008e9a <__ieee754_sqrt+0x14a>
 8008e84:	f1c2 0020 	rsb	r0, r2, #32
 8008e88:	fa24 f000 	lsr.w	r0, r4, r0
 8008e8c:	1e55      	subs	r5, r2, #1
 8008e8e:	4094      	lsls	r4, r2
 8008e90:	4303      	orrs	r3, r0
 8008e92:	1b4a      	subs	r2, r1, r5
 8008e94:	e78a      	b.n	8008dac <__ieee754_sqrt+0x5c>
 8008e96:	4611      	mov	r1, r2
 8008e98:	e7f0      	b.n	8008e7c <__ieee754_sqrt+0x12c>
 8008e9a:	005b      	lsls	r3, r3, #1
 8008e9c:	3201      	adds	r2, #1
 8008e9e:	e7ef      	b.n	8008e80 <__ieee754_sqrt+0x130>
 8008ea0:	4688      	mov	r8, r1
 8008ea2:	e7bd      	b.n	8008e20 <__ieee754_sqrt+0xd0>
 8008ea4:	7ff00000 	.word	0x7ff00000

08008ea8 <__kernel_cos>:
 8008ea8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008eac:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8008eb0:	f1b6 5f79 	cmp.w	r6, #1044381696	; 0x3e400000
 8008eb4:	4680      	mov	r8, r0
 8008eb6:	460f      	mov	r7, r1
 8008eb8:	e9cd 2300 	strd	r2, r3, [sp]
 8008ebc:	da04      	bge.n	8008ec8 <__kernel_cos+0x20>
 8008ebe:	f7f7 fdbb 	bl	8000a38 <__aeabi_d2iz>
 8008ec2:	2800      	cmp	r0, #0
 8008ec4:	f000 8086 	beq.w	8008fd4 <__kernel_cos+0x12c>
 8008ec8:	4642      	mov	r2, r8
 8008eca:	463b      	mov	r3, r7
 8008ecc:	4640      	mov	r0, r8
 8008ece:	4639      	mov	r1, r7
 8008ed0:	f7f7 fb02 	bl	80004d8 <__aeabi_dmul>
 8008ed4:	2200      	movs	r2, #0
 8008ed6:	4b4e      	ldr	r3, [pc, #312]	; (8009010 <__kernel_cos+0x168>)
 8008ed8:	4604      	mov	r4, r0
 8008eda:	460d      	mov	r5, r1
 8008edc:	f7f7 fafc 	bl	80004d8 <__aeabi_dmul>
 8008ee0:	a33f      	add	r3, pc, #252	; (adr r3, 8008fe0 <__kernel_cos+0x138>)
 8008ee2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ee6:	4682      	mov	sl, r0
 8008ee8:	468b      	mov	fp, r1
 8008eea:	4620      	mov	r0, r4
 8008eec:	4629      	mov	r1, r5
 8008eee:	f7f7 faf3 	bl	80004d8 <__aeabi_dmul>
 8008ef2:	a33d      	add	r3, pc, #244	; (adr r3, 8008fe8 <__kernel_cos+0x140>)
 8008ef4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ef8:	f7f7 f938 	bl	800016c <__adddf3>
 8008efc:	4622      	mov	r2, r4
 8008efe:	462b      	mov	r3, r5
 8008f00:	f7f7 faea 	bl	80004d8 <__aeabi_dmul>
 8008f04:	a33a      	add	r3, pc, #232	; (adr r3, 8008ff0 <__kernel_cos+0x148>)
 8008f06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f0a:	f7f7 f92d 	bl	8000168 <__aeabi_dsub>
 8008f0e:	4622      	mov	r2, r4
 8008f10:	462b      	mov	r3, r5
 8008f12:	f7f7 fae1 	bl	80004d8 <__aeabi_dmul>
 8008f16:	a338      	add	r3, pc, #224	; (adr r3, 8008ff8 <__kernel_cos+0x150>)
 8008f18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f1c:	f7f7 f926 	bl	800016c <__adddf3>
 8008f20:	4622      	mov	r2, r4
 8008f22:	462b      	mov	r3, r5
 8008f24:	f7f7 fad8 	bl	80004d8 <__aeabi_dmul>
 8008f28:	a335      	add	r3, pc, #212	; (adr r3, 8009000 <__kernel_cos+0x158>)
 8008f2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f2e:	f7f7 f91b 	bl	8000168 <__aeabi_dsub>
 8008f32:	4622      	mov	r2, r4
 8008f34:	462b      	mov	r3, r5
 8008f36:	f7f7 facf 	bl	80004d8 <__aeabi_dmul>
 8008f3a:	a333      	add	r3, pc, #204	; (adr r3, 8009008 <__kernel_cos+0x160>)
 8008f3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f40:	f7f7 f914 	bl	800016c <__adddf3>
 8008f44:	4622      	mov	r2, r4
 8008f46:	462b      	mov	r3, r5
 8008f48:	f7f7 fac6 	bl	80004d8 <__aeabi_dmul>
 8008f4c:	4622      	mov	r2, r4
 8008f4e:	462b      	mov	r3, r5
 8008f50:	f7f7 fac2 	bl	80004d8 <__aeabi_dmul>
 8008f54:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008f58:	4604      	mov	r4, r0
 8008f5a:	460d      	mov	r5, r1
 8008f5c:	4640      	mov	r0, r8
 8008f5e:	4639      	mov	r1, r7
 8008f60:	f7f7 faba 	bl	80004d8 <__aeabi_dmul>
 8008f64:	460b      	mov	r3, r1
 8008f66:	4602      	mov	r2, r0
 8008f68:	4629      	mov	r1, r5
 8008f6a:	4620      	mov	r0, r4
 8008f6c:	f7f7 f8fc 	bl	8000168 <__aeabi_dsub>
 8008f70:	4b28      	ldr	r3, [pc, #160]	; (8009014 <__kernel_cos+0x16c>)
 8008f72:	4680      	mov	r8, r0
 8008f74:	429e      	cmp	r6, r3
 8008f76:	4689      	mov	r9, r1
 8008f78:	dc0e      	bgt.n	8008f98 <__kernel_cos+0xf0>
 8008f7a:	4602      	mov	r2, r0
 8008f7c:	460b      	mov	r3, r1
 8008f7e:	4650      	mov	r0, sl
 8008f80:	4659      	mov	r1, fp
 8008f82:	f7f7 f8f1 	bl	8000168 <__aeabi_dsub>
 8008f86:	4602      	mov	r2, r0
 8008f88:	2000      	movs	r0, #0
 8008f8a:	460b      	mov	r3, r1
 8008f8c:	4922      	ldr	r1, [pc, #136]	; (8009018 <__kernel_cos+0x170>)
 8008f8e:	f7f7 f8eb 	bl	8000168 <__aeabi_dsub>
 8008f92:	b003      	add	sp, #12
 8008f94:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008f98:	2400      	movs	r4, #0
 8008f9a:	4b20      	ldr	r3, [pc, #128]	; (800901c <__kernel_cos+0x174>)
 8008f9c:	4622      	mov	r2, r4
 8008f9e:	429e      	cmp	r6, r3
 8008fa0:	bfcc      	ite	gt
 8008fa2:	4d1f      	ldrgt	r5, [pc, #124]	; (8009020 <__kernel_cos+0x178>)
 8008fa4:	f5a6 1500 	suble.w	r5, r6, #2097152	; 0x200000
 8008fa8:	462b      	mov	r3, r5
 8008faa:	2000      	movs	r0, #0
 8008fac:	491a      	ldr	r1, [pc, #104]	; (8009018 <__kernel_cos+0x170>)
 8008fae:	f7f7 f8db 	bl	8000168 <__aeabi_dsub>
 8008fb2:	4622      	mov	r2, r4
 8008fb4:	4606      	mov	r6, r0
 8008fb6:	460f      	mov	r7, r1
 8008fb8:	462b      	mov	r3, r5
 8008fba:	4650      	mov	r0, sl
 8008fbc:	4659      	mov	r1, fp
 8008fbe:	f7f7 f8d3 	bl	8000168 <__aeabi_dsub>
 8008fc2:	4642      	mov	r2, r8
 8008fc4:	464b      	mov	r3, r9
 8008fc6:	f7f7 f8cf 	bl	8000168 <__aeabi_dsub>
 8008fca:	4602      	mov	r2, r0
 8008fcc:	460b      	mov	r3, r1
 8008fce:	4630      	mov	r0, r6
 8008fd0:	4639      	mov	r1, r7
 8008fd2:	e7dc      	b.n	8008f8e <__kernel_cos+0xe6>
 8008fd4:	2000      	movs	r0, #0
 8008fd6:	4910      	ldr	r1, [pc, #64]	; (8009018 <__kernel_cos+0x170>)
 8008fd8:	e7db      	b.n	8008f92 <__kernel_cos+0xea>
 8008fda:	bf00      	nop
 8008fdc:	f3af 8000 	nop.w
 8008fe0:	be8838d4 	.word	0xbe8838d4
 8008fe4:	bda8fae9 	.word	0xbda8fae9
 8008fe8:	bdb4b1c4 	.word	0xbdb4b1c4
 8008fec:	3e21ee9e 	.word	0x3e21ee9e
 8008ff0:	809c52ad 	.word	0x809c52ad
 8008ff4:	3e927e4f 	.word	0x3e927e4f
 8008ff8:	19cb1590 	.word	0x19cb1590
 8008ffc:	3efa01a0 	.word	0x3efa01a0
 8009000:	16c15177 	.word	0x16c15177
 8009004:	3f56c16c 	.word	0x3f56c16c
 8009008:	5555554c 	.word	0x5555554c
 800900c:	3fa55555 	.word	0x3fa55555
 8009010:	3fe00000 	.word	0x3fe00000
 8009014:	3fd33332 	.word	0x3fd33332
 8009018:	3ff00000 	.word	0x3ff00000
 800901c:	3fe90000 	.word	0x3fe90000
 8009020:	3fd20000 	.word	0x3fd20000

08009024 <__kernel_rem_pio2>:
 8009024:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009028:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
 800902c:	9308      	str	r3, [sp, #32]
 800902e:	9101      	str	r1, [sp, #4]
 8009030:	4bc0      	ldr	r3, [pc, #768]	; (8009334 <__kernel_rem_pio2+0x310>)
 8009032:	99a2      	ldr	r1, [sp, #648]	; 0x288
 8009034:	f112 0f14 	cmn.w	r2, #20
 8009038:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800903c:	bfa8      	it	ge
 800903e:	1ed4      	subge	r4, r2, #3
 8009040:	9304      	str	r3, [sp, #16]
 8009042:	9b08      	ldr	r3, [sp, #32]
 8009044:	bfb8      	it	lt
 8009046:	2400      	movlt	r4, #0
 8009048:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 800904c:	9306      	str	r3, [sp, #24]
 800904e:	bfa4      	itt	ge
 8009050:	2318      	movge	r3, #24
 8009052:	fb94 f4f3 	sdivge	r4, r4, r3
 8009056:	f06f 0317 	mvn.w	r3, #23
 800905a:	fb04 3303 	mla	r3, r4, r3, r3
 800905e:	eb03 0a02 	add.w	sl, r3, r2
 8009062:	9a06      	ldr	r2, [sp, #24]
 8009064:	9b04      	ldr	r3, [sp, #16]
 8009066:	1aa7      	subs	r7, r4, r2
 8009068:	eb03 0802 	add.w	r8, r3, r2
 800906c:	9ba3      	ldr	r3, [sp, #652]	; 0x28c
 800906e:	2500      	movs	r5, #0
 8009070:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8009074:	2200      	movs	r2, #0
 8009076:	2300      	movs	r3, #0
 8009078:	9009      	str	r0, [sp, #36]	; 0x24
 800907a:	ae20      	add	r6, sp, #128	; 0x80
 800907c:	4545      	cmp	r5, r8
 800907e:	dd19      	ble.n	80090b4 <__kernel_rem_pio2+0x90>
 8009080:	9b08      	ldr	r3, [sp, #32]
 8009082:	aa20      	add	r2, sp, #128	; 0x80
 8009084:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 8009088:	f8dd 8018 	ldr.w	r8, [sp, #24]
 800908c:	f1c3 0301 	rsb	r3, r3, #1
 8009090:	f50d 7be0 	add.w	fp, sp, #448	; 0x1c0
 8009094:	9307      	str	r3, [sp, #28]
 8009096:	9b07      	ldr	r3, [sp, #28]
 8009098:	9a04      	ldr	r2, [sp, #16]
 800909a:	4443      	add	r3, r8
 800909c:	429a      	cmp	r2, r3
 800909e:	db35      	blt.n	800910c <__kernel_rem_pio2+0xe8>
 80090a0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80090a2:	2200      	movs	r2, #0
 80090a4:	f1a3 0908 	sub.w	r9, r3, #8
 80090a8:	2300      	movs	r3, #0
 80090aa:	462f      	mov	r7, r5
 80090ac:	2600      	movs	r6, #0
 80090ae:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80090b2:	e01f      	b.n	80090f4 <__kernel_rem_pio2+0xd0>
 80090b4:	42ef      	cmn	r7, r5
 80090b6:	d40b      	bmi.n	80090d0 <__kernel_rem_pio2+0xac>
 80090b8:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 80090bc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80090c0:	f7f7 f9a0 	bl	8000404 <__aeabi_i2d>
 80090c4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80090c8:	e8e6 0102 	strd	r0, r1, [r6], #8
 80090cc:	3501      	adds	r5, #1
 80090ce:	e7d5      	b.n	800907c <__kernel_rem_pio2+0x58>
 80090d0:	4610      	mov	r0, r2
 80090d2:	4619      	mov	r1, r3
 80090d4:	e7f8      	b.n	80090c8 <__kernel_rem_pio2+0xa4>
 80090d6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80090da:	e9f9 0102 	ldrd	r0, r1, [r9, #8]!
 80090de:	f7f7 f9fb 	bl	80004d8 <__aeabi_dmul>
 80090e2:	4602      	mov	r2, r0
 80090e4:	460b      	mov	r3, r1
 80090e6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80090ea:	f7f7 f83f 	bl	800016c <__adddf3>
 80090ee:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80090f2:	3601      	adds	r6, #1
 80090f4:	9b06      	ldr	r3, [sp, #24]
 80090f6:	3f08      	subs	r7, #8
 80090f8:	429e      	cmp	r6, r3
 80090fa:	ddec      	ble.n	80090d6 <__kernel_rem_pio2+0xb2>
 80090fc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009100:	3508      	adds	r5, #8
 8009102:	e8eb 2302 	strd	r2, r3, [fp], #8
 8009106:	f108 0801 	add.w	r8, r8, #1
 800910a:	e7c4      	b.n	8009096 <__kernel_rem_pio2+0x72>
 800910c:	9b04      	ldr	r3, [sp, #16]
 800910e:	aa0c      	add	r2, sp, #48	; 0x30
 8009110:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8009114:	930b      	str	r3, [sp, #44]	; 0x2c
 8009116:	9ba3      	ldr	r3, [sp, #652]	; 0x28c
 8009118:	9f04      	ldr	r7, [sp, #16]
 800911a:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800911e:	930a      	str	r3, [sp, #40]	; 0x28
 8009120:	463e      	mov	r6, r7
 8009122:	ab98      	add	r3, sp, #608	; 0x260
 8009124:	f10d 0b30 	add.w	fp, sp, #48	; 0x30
 8009128:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800912c:	f8cd b008 	str.w	fp, [sp, #8]
 8009130:	e953 4528 	ldrd	r4, r5, [r3, #-160]	; 0xa0
 8009134:	2e00      	cmp	r6, #0
 8009136:	dc71      	bgt.n	800921c <__kernel_rem_pio2+0x1f8>
 8009138:	4652      	mov	r2, sl
 800913a:	4620      	mov	r0, r4
 800913c:	4629      	mov	r1, r5
 800913e:	f000 fd83 	bl	8009c48 <scalbn>
 8009142:	2200      	movs	r2, #0
 8009144:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8009148:	4604      	mov	r4, r0
 800914a:	460d      	mov	r5, r1
 800914c:	f7f7 f9c4 	bl	80004d8 <__aeabi_dmul>
 8009150:	f000 fcfa 	bl	8009b48 <floor>
 8009154:	2200      	movs	r2, #0
 8009156:	4b78      	ldr	r3, [pc, #480]	; (8009338 <__kernel_rem_pio2+0x314>)
 8009158:	f7f7 f9be 	bl	80004d8 <__aeabi_dmul>
 800915c:	4602      	mov	r2, r0
 800915e:	460b      	mov	r3, r1
 8009160:	4620      	mov	r0, r4
 8009162:	4629      	mov	r1, r5
 8009164:	f7f7 f800 	bl	8000168 <__aeabi_dsub>
 8009168:	460d      	mov	r5, r1
 800916a:	4604      	mov	r4, r0
 800916c:	f7f7 fc64 	bl	8000a38 <__aeabi_d2iz>
 8009170:	9007      	str	r0, [sp, #28]
 8009172:	f7f7 f947 	bl	8000404 <__aeabi_i2d>
 8009176:	4602      	mov	r2, r0
 8009178:	460b      	mov	r3, r1
 800917a:	4620      	mov	r0, r4
 800917c:	4629      	mov	r1, r5
 800917e:	f7f6 fff3 	bl	8000168 <__aeabi_dsub>
 8009182:	f1ba 0f00 	cmp.w	sl, #0
 8009186:	4680      	mov	r8, r0
 8009188:	4689      	mov	r9, r1
 800918a:	dd70      	ble.n	800926e <__kernel_rem_pio2+0x24a>
 800918c:	1e7a      	subs	r2, r7, #1
 800918e:	ab0c      	add	r3, sp, #48	; 0x30
 8009190:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8009194:	9c07      	ldr	r4, [sp, #28]
 8009196:	f1ca 0118 	rsb	r1, sl, #24
 800919a:	fa40 f301 	asr.w	r3, r0, r1
 800919e:	441c      	add	r4, r3
 80091a0:	408b      	lsls	r3, r1
 80091a2:	1ac0      	subs	r0, r0, r3
 80091a4:	ab0c      	add	r3, sp, #48	; 0x30
 80091a6:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 80091aa:	f1ca 0317 	rsb	r3, sl, #23
 80091ae:	9407      	str	r4, [sp, #28]
 80091b0:	fa40 f303 	asr.w	r3, r0, r3
 80091b4:	9302      	str	r3, [sp, #8]
 80091b6:	9b02      	ldr	r3, [sp, #8]
 80091b8:	2b00      	cmp	r3, #0
 80091ba:	dd66      	ble.n	800928a <__kernel_rem_pio2+0x266>
 80091bc:	2200      	movs	r2, #0
 80091be:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 80091c2:	4614      	mov	r4, r2
 80091c4:	9b07      	ldr	r3, [sp, #28]
 80091c6:	3301      	adds	r3, #1
 80091c8:	9307      	str	r3, [sp, #28]
 80091ca:	4297      	cmp	r7, r2
 80091cc:	f300 809f 	bgt.w	800930e <__kernel_rem_pio2+0x2ea>
 80091d0:	f1ba 0f00 	cmp.w	sl, #0
 80091d4:	dd07      	ble.n	80091e6 <__kernel_rem_pio2+0x1c2>
 80091d6:	f1ba 0f01 	cmp.w	sl, #1
 80091da:	f000 80b9 	beq.w	8009350 <__kernel_rem_pio2+0x32c>
 80091de:	f1ba 0f02 	cmp.w	sl, #2
 80091e2:	f000 80bf 	beq.w	8009364 <__kernel_rem_pio2+0x340>
 80091e6:	9b02      	ldr	r3, [sp, #8]
 80091e8:	2b02      	cmp	r3, #2
 80091ea:	d14e      	bne.n	800928a <__kernel_rem_pio2+0x266>
 80091ec:	4642      	mov	r2, r8
 80091ee:	464b      	mov	r3, r9
 80091f0:	2000      	movs	r0, #0
 80091f2:	4952      	ldr	r1, [pc, #328]	; (800933c <__kernel_rem_pio2+0x318>)
 80091f4:	f7f6 ffb8 	bl	8000168 <__aeabi_dsub>
 80091f8:	4680      	mov	r8, r0
 80091fa:	4689      	mov	r9, r1
 80091fc:	2c00      	cmp	r4, #0
 80091fe:	d044      	beq.n	800928a <__kernel_rem_pio2+0x266>
 8009200:	4652      	mov	r2, sl
 8009202:	2000      	movs	r0, #0
 8009204:	494d      	ldr	r1, [pc, #308]	; (800933c <__kernel_rem_pio2+0x318>)
 8009206:	f000 fd1f 	bl	8009c48 <scalbn>
 800920a:	4602      	mov	r2, r0
 800920c:	460b      	mov	r3, r1
 800920e:	4640      	mov	r0, r8
 8009210:	4649      	mov	r1, r9
 8009212:	f7f6 ffa9 	bl	8000168 <__aeabi_dsub>
 8009216:	4680      	mov	r8, r0
 8009218:	4689      	mov	r9, r1
 800921a:	e036      	b.n	800928a <__kernel_rem_pio2+0x266>
 800921c:	2200      	movs	r2, #0
 800921e:	4b48      	ldr	r3, [pc, #288]	; (8009340 <__kernel_rem_pio2+0x31c>)
 8009220:	4620      	mov	r0, r4
 8009222:	4629      	mov	r1, r5
 8009224:	f7f7 f958 	bl	80004d8 <__aeabi_dmul>
 8009228:	f7f7 fc06 	bl	8000a38 <__aeabi_d2iz>
 800922c:	f7f7 f8ea 	bl	8000404 <__aeabi_i2d>
 8009230:	2200      	movs	r2, #0
 8009232:	4b44      	ldr	r3, [pc, #272]	; (8009344 <__kernel_rem_pio2+0x320>)
 8009234:	4680      	mov	r8, r0
 8009236:	4689      	mov	r9, r1
 8009238:	f7f7 f94e 	bl	80004d8 <__aeabi_dmul>
 800923c:	4602      	mov	r2, r0
 800923e:	460b      	mov	r3, r1
 8009240:	4620      	mov	r0, r4
 8009242:	4629      	mov	r1, r5
 8009244:	f7f6 ff90 	bl	8000168 <__aeabi_dsub>
 8009248:	f7f7 fbf6 	bl	8000a38 <__aeabi_d2iz>
 800924c:	9b02      	ldr	r3, [sp, #8]
 800924e:	3e01      	subs	r6, #1
 8009250:	f843 0b04 	str.w	r0, [r3], #4
 8009254:	9302      	str	r3, [sp, #8]
 8009256:	ab70      	add	r3, sp, #448	; 0x1c0
 8009258:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800925c:	4640      	mov	r0, r8
 800925e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009262:	4649      	mov	r1, r9
 8009264:	f7f6 ff82 	bl	800016c <__adddf3>
 8009268:	4604      	mov	r4, r0
 800926a:	460d      	mov	r5, r1
 800926c:	e762      	b.n	8009134 <__kernel_rem_pio2+0x110>
 800926e:	d105      	bne.n	800927c <__kernel_rem_pio2+0x258>
 8009270:	1e7b      	subs	r3, r7, #1
 8009272:	aa0c      	add	r2, sp, #48	; 0x30
 8009274:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8009278:	15c3      	asrs	r3, r0, #23
 800927a:	e79b      	b.n	80091b4 <__kernel_rem_pio2+0x190>
 800927c:	2200      	movs	r2, #0
 800927e:	4b32      	ldr	r3, [pc, #200]	; (8009348 <__kernel_rem_pio2+0x324>)
 8009280:	f7f7 fbb0 	bl	80009e4 <__aeabi_dcmpge>
 8009284:	2800      	cmp	r0, #0
 8009286:	d13f      	bne.n	8009308 <__kernel_rem_pio2+0x2e4>
 8009288:	9002      	str	r0, [sp, #8]
 800928a:	2200      	movs	r2, #0
 800928c:	2300      	movs	r3, #0
 800928e:	4640      	mov	r0, r8
 8009290:	4649      	mov	r1, r9
 8009292:	f7f7 fb89 	bl	80009a8 <__aeabi_dcmpeq>
 8009296:	2800      	cmp	r0, #0
 8009298:	f000 80b5 	beq.w	8009406 <__kernel_rem_pio2+0x3e2>
 800929c:	1e7c      	subs	r4, r7, #1
 800929e:	4623      	mov	r3, r4
 80092a0:	2200      	movs	r2, #0
 80092a2:	9904      	ldr	r1, [sp, #16]
 80092a4:	428b      	cmp	r3, r1
 80092a6:	da64      	bge.n	8009372 <__kernel_rem_pio2+0x34e>
 80092a8:	2a00      	cmp	r2, #0
 80092aa:	d078      	beq.n	800939e <__kernel_rem_pio2+0x37a>
 80092ac:	ab0c      	add	r3, sp, #48	; 0x30
 80092ae:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 80092b2:	f1aa 0a18 	sub.w	sl, sl, #24
 80092b6:	2b00      	cmp	r3, #0
 80092b8:	f000 80a3 	beq.w	8009402 <__kernel_rem_pio2+0x3de>
 80092bc:	4652      	mov	r2, sl
 80092be:	2000      	movs	r0, #0
 80092c0:	491e      	ldr	r1, [pc, #120]	; (800933c <__kernel_rem_pio2+0x318>)
 80092c2:	f000 fcc1 	bl	8009c48 <scalbn>
 80092c6:	46a2      	mov	sl, r4
 80092c8:	4606      	mov	r6, r0
 80092ca:	460f      	mov	r7, r1
 80092cc:	f04f 0800 	mov.w	r8, #0
 80092d0:	00e3      	lsls	r3, r4, #3
 80092d2:	9306      	str	r3, [sp, #24]
 80092d4:	f8df 9068 	ldr.w	r9, [pc, #104]	; 8009340 <__kernel_rem_pio2+0x31c>
 80092d8:	ab70      	add	r3, sp, #448	; 0x1c0
 80092da:	eb03 0bc4 	add.w	fp, r3, r4, lsl #3
 80092de:	f1ba 0f00 	cmp.w	sl, #0
 80092e2:	f280 80c6 	bge.w	8009472 <__kernel_rem_pio2+0x44e>
 80092e6:	4627      	mov	r7, r4
 80092e8:	f04f 0800 	mov.w	r8, #0
 80092ec:	2f00      	cmp	r7, #0
 80092ee:	f2c0 80f3 	blt.w	80094d8 <__kernel_rem_pio2+0x4b4>
 80092f2:	4b16      	ldr	r3, [pc, #88]	; (800934c <__kernel_rem_pio2+0x328>)
 80092f4:	f04f 0a00 	mov.w	sl, #0
 80092f8:	461d      	mov	r5, r3
 80092fa:	ab70      	add	r3, sp, #448	; 0x1c0
 80092fc:	f04f 0b00 	mov.w	fp, #0
 8009300:	2600      	movs	r6, #0
 8009302:	eb03 09c7 	add.w	r9, r3, r7, lsl #3
 8009306:	e0d9      	b.n	80094bc <__kernel_rem_pio2+0x498>
 8009308:	2302      	movs	r3, #2
 800930a:	9302      	str	r3, [sp, #8]
 800930c:	e756      	b.n	80091bc <__kernel_rem_pio2+0x198>
 800930e:	f8db 3000 	ldr.w	r3, [fp]
 8009312:	b954      	cbnz	r4, 800932a <__kernel_rem_pio2+0x306>
 8009314:	b123      	cbz	r3, 8009320 <__kernel_rem_pio2+0x2fc>
 8009316:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 800931a:	f8cb 3000 	str.w	r3, [fp]
 800931e:	2301      	movs	r3, #1
 8009320:	461c      	mov	r4, r3
 8009322:	3201      	adds	r2, #1
 8009324:	f10b 0b04 	add.w	fp, fp, #4
 8009328:	e74f      	b.n	80091ca <__kernel_rem_pio2+0x1a6>
 800932a:	1acb      	subs	r3, r1, r3
 800932c:	f8cb 3000 	str.w	r3, [fp]
 8009330:	4623      	mov	r3, r4
 8009332:	e7f5      	b.n	8009320 <__kernel_rem_pio2+0x2fc>
 8009334:	0800be68 	.word	0x0800be68
 8009338:	40200000 	.word	0x40200000
 800933c:	3ff00000 	.word	0x3ff00000
 8009340:	3e700000 	.word	0x3e700000
 8009344:	41700000 	.word	0x41700000
 8009348:	3fe00000 	.word	0x3fe00000
 800934c:	0800be28 	.word	0x0800be28
 8009350:	1e7a      	subs	r2, r7, #1
 8009352:	ab0c      	add	r3, sp, #48	; 0x30
 8009354:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009358:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800935c:	a90c      	add	r1, sp, #48	; 0x30
 800935e:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8009362:	e740      	b.n	80091e6 <__kernel_rem_pio2+0x1c2>
 8009364:	1e7a      	subs	r2, r7, #1
 8009366:	ab0c      	add	r3, sp, #48	; 0x30
 8009368:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800936c:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8009370:	e7f4      	b.n	800935c <__kernel_rem_pio2+0x338>
 8009372:	a90c      	add	r1, sp, #48	; 0x30
 8009374:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8009378:	3b01      	subs	r3, #1
 800937a:	430a      	orrs	r2, r1
 800937c:	e791      	b.n	80092a2 <__kernel_rem_pio2+0x27e>
 800937e:	3401      	adds	r4, #1
 8009380:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8009384:	2a00      	cmp	r2, #0
 8009386:	d0fa      	beq.n	800937e <__kernel_rem_pio2+0x35a>
 8009388:	9b08      	ldr	r3, [sp, #32]
 800938a:	1c7e      	adds	r6, r7, #1
 800938c:	18fd      	adds	r5, r7, r3
 800938e:	ab20      	add	r3, sp, #128	; 0x80
 8009390:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8009394:	443c      	add	r4, r7
 8009396:	42b4      	cmp	r4, r6
 8009398:	da04      	bge.n	80093a4 <__kernel_rem_pio2+0x380>
 800939a:	4627      	mov	r7, r4
 800939c:	e6c0      	b.n	8009120 <__kernel_rem_pio2+0xfc>
 800939e:	2401      	movs	r4, #1
 80093a0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80093a2:	e7ed      	b.n	8009380 <__kernel_rem_pio2+0x35c>
 80093a4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80093a6:	462f      	mov	r7, r5
 80093a8:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 80093ac:	f7f7 f82a 	bl	8000404 <__aeabi_i2d>
 80093b0:	f04f 0b00 	mov.w	fp, #0
 80093b4:	f04f 0800 	mov.w	r8, #0
 80093b8:	f04f 0900 	mov.w	r9, #0
 80093bc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80093be:	e8e7 0102 	strd	r0, r1, [r7], #8
 80093c2:	3b08      	subs	r3, #8
 80093c4:	9302      	str	r3, [sp, #8]
 80093c6:	9b06      	ldr	r3, [sp, #24]
 80093c8:	459b      	cmp	fp, r3
 80093ca:	dd07      	ble.n	80093dc <__kernel_rem_pio2+0x3b8>
 80093cc:	ab70      	add	r3, sp, #448	; 0x1c0
 80093ce:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80093d2:	463d      	mov	r5, r7
 80093d4:	e9c3 8900 	strd	r8, r9, [r3]
 80093d8:	3601      	adds	r6, #1
 80093da:	e7dc      	b.n	8009396 <__kernel_rem_pio2+0x372>
 80093dc:	9902      	ldr	r1, [sp, #8]
 80093de:	f10b 0b01 	add.w	fp, fp, #1
 80093e2:	e9f1 2302 	ldrd	r2, r3, [r1, #8]!
 80093e6:	9102      	str	r1, [sp, #8]
 80093e8:	e875 0102 	ldrd	r0, r1, [r5], #-8
 80093ec:	f7f7 f874 	bl	80004d8 <__aeabi_dmul>
 80093f0:	4602      	mov	r2, r0
 80093f2:	460b      	mov	r3, r1
 80093f4:	4640      	mov	r0, r8
 80093f6:	4649      	mov	r1, r9
 80093f8:	f7f6 feb8 	bl	800016c <__adddf3>
 80093fc:	4680      	mov	r8, r0
 80093fe:	4689      	mov	r9, r1
 8009400:	e7e1      	b.n	80093c6 <__kernel_rem_pio2+0x3a2>
 8009402:	3c01      	subs	r4, #1
 8009404:	e752      	b.n	80092ac <__kernel_rem_pio2+0x288>
 8009406:	f1ca 0200 	rsb	r2, sl, #0
 800940a:	4640      	mov	r0, r8
 800940c:	4649      	mov	r1, r9
 800940e:	f000 fc1b 	bl	8009c48 <scalbn>
 8009412:	2200      	movs	r2, #0
 8009414:	4ba5      	ldr	r3, [pc, #660]	; (80096ac <__kernel_rem_pio2+0x688>)
 8009416:	4604      	mov	r4, r0
 8009418:	460d      	mov	r5, r1
 800941a:	f7f7 fae3 	bl	80009e4 <__aeabi_dcmpge>
 800941e:	b1f8      	cbz	r0, 8009460 <__kernel_rem_pio2+0x43c>
 8009420:	2200      	movs	r2, #0
 8009422:	4ba3      	ldr	r3, [pc, #652]	; (80096b0 <__kernel_rem_pio2+0x68c>)
 8009424:	4620      	mov	r0, r4
 8009426:	4629      	mov	r1, r5
 8009428:	f7f7 f856 	bl	80004d8 <__aeabi_dmul>
 800942c:	f7f7 fb04 	bl	8000a38 <__aeabi_d2iz>
 8009430:	4606      	mov	r6, r0
 8009432:	f7f6 ffe7 	bl	8000404 <__aeabi_i2d>
 8009436:	2200      	movs	r2, #0
 8009438:	4b9c      	ldr	r3, [pc, #624]	; (80096ac <__kernel_rem_pio2+0x688>)
 800943a:	f7f7 f84d 	bl	80004d8 <__aeabi_dmul>
 800943e:	460b      	mov	r3, r1
 8009440:	4602      	mov	r2, r0
 8009442:	4629      	mov	r1, r5
 8009444:	4620      	mov	r0, r4
 8009446:	f7f6 fe8f 	bl	8000168 <__aeabi_dsub>
 800944a:	f7f7 faf5 	bl	8000a38 <__aeabi_d2iz>
 800944e:	1c7c      	adds	r4, r7, #1
 8009450:	ab0c      	add	r3, sp, #48	; 0x30
 8009452:	f843 0027 	str.w	r0, [r3, r7, lsl #2]
 8009456:	f10a 0a18 	add.w	sl, sl, #24
 800945a:	f843 6024 	str.w	r6, [r3, r4, lsl #2]
 800945e:	e72d      	b.n	80092bc <__kernel_rem_pio2+0x298>
 8009460:	4620      	mov	r0, r4
 8009462:	4629      	mov	r1, r5
 8009464:	f7f7 fae8 	bl	8000a38 <__aeabi_d2iz>
 8009468:	ab0c      	add	r3, sp, #48	; 0x30
 800946a:	463c      	mov	r4, r7
 800946c:	f843 0027 	str.w	r0, [r3, r7, lsl #2]
 8009470:	e724      	b.n	80092bc <__kernel_rem_pio2+0x298>
 8009472:	ab0c      	add	r3, sp, #48	; 0x30
 8009474:	f853 002a 	ldr.w	r0, [r3, sl, lsl #2]
 8009478:	f7f6 ffc4 	bl	8000404 <__aeabi_i2d>
 800947c:	4632      	mov	r2, r6
 800947e:	463b      	mov	r3, r7
 8009480:	f7f7 f82a 	bl	80004d8 <__aeabi_dmul>
 8009484:	4642      	mov	r2, r8
 8009486:	e86b 0102 	strd	r0, r1, [fp], #-8
 800948a:	464b      	mov	r3, r9
 800948c:	4630      	mov	r0, r6
 800948e:	4639      	mov	r1, r7
 8009490:	f7f7 f822 	bl	80004d8 <__aeabi_dmul>
 8009494:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8009498:	4606      	mov	r6, r0
 800949a:	460f      	mov	r7, r1
 800949c:	e71f      	b.n	80092de <__kernel_rem_pio2+0x2ba>
 800949e:	e8f9 2302 	ldrd	r2, r3, [r9], #8
 80094a2:	e8f5 0102 	ldrd	r0, r1, [r5], #8
 80094a6:	f7f7 f817 	bl	80004d8 <__aeabi_dmul>
 80094aa:	4602      	mov	r2, r0
 80094ac:	460b      	mov	r3, r1
 80094ae:	4650      	mov	r0, sl
 80094b0:	4659      	mov	r1, fp
 80094b2:	f7f6 fe5b 	bl	800016c <__adddf3>
 80094b6:	4682      	mov	sl, r0
 80094b8:	468b      	mov	fp, r1
 80094ba:	3601      	adds	r6, #1
 80094bc:	9b04      	ldr	r3, [sp, #16]
 80094be:	429e      	cmp	r6, r3
 80094c0:	dc01      	bgt.n	80094c6 <__kernel_rem_pio2+0x4a2>
 80094c2:	45b0      	cmp	r8, r6
 80094c4:	daeb      	bge.n	800949e <__kernel_rem_pio2+0x47a>
 80094c6:	ab48      	add	r3, sp, #288	; 0x120
 80094c8:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 80094cc:	e9c3 ab00 	strd	sl, fp, [r3]
 80094d0:	3f01      	subs	r7, #1
 80094d2:	f108 0801 	add.w	r8, r8, #1
 80094d6:	e709      	b.n	80092ec <__kernel_rem_pio2+0x2c8>
 80094d8:	9ba2      	ldr	r3, [sp, #648]	; 0x288
 80094da:	2b02      	cmp	r3, #2
 80094dc:	dc09      	bgt.n	80094f2 <__kernel_rem_pio2+0x4ce>
 80094de:	2b00      	cmp	r3, #0
 80094e0:	dc34      	bgt.n	800954c <__kernel_rem_pio2+0x528>
 80094e2:	d05e      	beq.n	80095a2 <__kernel_rem_pio2+0x57e>
 80094e4:	9b07      	ldr	r3, [sp, #28]
 80094e6:	f003 0007 	and.w	r0, r3, #7
 80094ea:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
 80094ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80094f2:	9ba2      	ldr	r3, [sp, #648]	; 0x288
 80094f4:	2b03      	cmp	r3, #3
 80094f6:	d1f5      	bne.n	80094e4 <__kernel_rem_pio2+0x4c0>
 80094f8:	9a06      	ldr	r2, [sp, #24]
 80094fa:	ab48      	add	r3, sp, #288	; 0x120
 80094fc:	441a      	add	r2, r3
 80094fe:	4615      	mov	r5, r2
 8009500:	4692      	mov	sl, r2
 8009502:	46a3      	mov	fp, r4
 8009504:	f1bb 0f00 	cmp.w	fp, #0
 8009508:	dc7a      	bgt.n	8009600 <__kernel_rem_pio2+0x5dc>
 800950a:	46aa      	mov	sl, r5
 800950c:	46a3      	mov	fp, r4
 800950e:	f1bb 0f01 	cmp.w	fp, #1
 8009512:	f300 8094 	bgt.w	800963e <__kernel_rem_pio2+0x61a>
 8009516:	2700      	movs	r7, #0
 8009518:	463e      	mov	r6, r7
 800951a:	2c01      	cmp	r4, #1
 800951c:	f300 80ae 	bgt.w	800967c <__kernel_rem_pio2+0x658>
 8009520:	e9dd 5048 	ldrd	r5, r0, [sp, #288]	; 0x120
 8009524:	e9dd 414a 	ldrd	r4, r1, [sp, #296]	; 0x128
 8009528:	9b02      	ldr	r3, [sp, #8]
 800952a:	2b00      	cmp	r3, #0
 800952c:	f040 80b0 	bne.w	8009690 <__kernel_rem_pio2+0x66c>
 8009530:	4603      	mov	r3, r0
 8009532:	462a      	mov	r2, r5
 8009534:	9801      	ldr	r0, [sp, #4]
 8009536:	e9c0 2300 	strd	r2, r3, [r0]
 800953a:	4622      	mov	r2, r4
 800953c:	460b      	mov	r3, r1
 800953e:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8009542:	463a      	mov	r2, r7
 8009544:	4633      	mov	r3, r6
 8009546:	e9c0 2304 	strd	r2, r3, [r0, #16]
 800954a:	e7cb      	b.n	80094e4 <__kernel_rem_pio2+0x4c0>
 800954c:	2000      	movs	r0, #0
 800954e:	9a06      	ldr	r2, [sp, #24]
 8009550:	ab48      	add	r3, sp, #288	; 0x120
 8009552:	441a      	add	r2, r3
 8009554:	4615      	mov	r5, r2
 8009556:	46a0      	mov	r8, r4
 8009558:	4601      	mov	r1, r0
 800955a:	f1b8 0f00 	cmp.w	r8, #0
 800955e:	da3c      	bge.n	80095da <__kernel_rem_pio2+0x5b6>
 8009560:	9b02      	ldr	r3, [sp, #8]
 8009562:	2b00      	cmp	r3, #0
 8009564:	d040      	beq.n	80095e8 <__kernel_rem_pio2+0x5c4>
 8009566:	f101 4500 	add.w	r5, r1, #2147483648	; 0x80000000
 800956a:	4602      	mov	r2, r0
 800956c:	462b      	mov	r3, r5
 800956e:	9d01      	ldr	r5, [sp, #4]
 8009570:	2601      	movs	r6, #1
 8009572:	e9c5 2300 	strd	r2, r3, [r5]
 8009576:	460b      	mov	r3, r1
 8009578:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	; 0x120
 800957c:	f7f6 fdf4 	bl	8000168 <__aeabi_dsub>
 8009580:	4684      	mov	ip, r0
 8009582:	460f      	mov	r7, r1
 8009584:	ad48      	add	r5, sp, #288	; 0x120
 8009586:	42b4      	cmp	r4, r6
 8009588:	f105 0508 	add.w	r5, r5, #8
 800958c:	da2e      	bge.n	80095ec <__kernel_rem_pio2+0x5c8>
 800958e:	9b02      	ldr	r3, [sp, #8]
 8009590:	b10b      	cbz	r3, 8009596 <__kernel_rem_pio2+0x572>
 8009592:	f107 4700 	add.w	r7, r7, #2147483648	; 0x80000000
 8009596:	4662      	mov	r2, ip
 8009598:	463b      	mov	r3, r7
 800959a:	9901      	ldr	r1, [sp, #4]
 800959c:	e9c1 2302 	strd	r2, r3, [r1, #8]
 80095a0:	e7a0      	b.n	80094e4 <__kernel_rem_pio2+0x4c0>
 80095a2:	9a06      	ldr	r2, [sp, #24]
 80095a4:	9ea2      	ldr	r6, [sp, #648]	; 0x288
 80095a6:	ab48      	add	r3, sp, #288	; 0x120
 80095a8:	441a      	add	r2, r3
 80095aa:	4615      	mov	r5, r2
 80095ac:	4637      	mov	r7, r6
 80095ae:	2c00      	cmp	r4, #0
 80095b0:	da09      	bge.n	80095c6 <__kernel_rem_pio2+0x5a2>
 80095b2:	9b02      	ldr	r3, [sp, #8]
 80095b4:	b10b      	cbz	r3, 80095ba <__kernel_rem_pio2+0x596>
 80095b6:	f107 4700 	add.w	r7, r7, #2147483648	; 0x80000000
 80095ba:	4632      	mov	r2, r6
 80095bc:	463b      	mov	r3, r7
 80095be:	9901      	ldr	r1, [sp, #4]
 80095c0:	e9c1 2300 	strd	r2, r3, [r1]
 80095c4:	e78e      	b.n	80094e4 <__kernel_rem_pio2+0x4c0>
 80095c6:	4630      	mov	r0, r6
 80095c8:	e875 2302 	ldrd	r2, r3, [r5], #-8
 80095cc:	4639      	mov	r1, r7
 80095ce:	f7f6 fdcd 	bl	800016c <__adddf3>
 80095d2:	3c01      	subs	r4, #1
 80095d4:	4606      	mov	r6, r0
 80095d6:	460f      	mov	r7, r1
 80095d8:	e7e9      	b.n	80095ae <__kernel_rem_pio2+0x58a>
 80095da:	e875 2302 	ldrd	r2, r3, [r5], #-8
 80095de:	f7f6 fdc5 	bl	800016c <__adddf3>
 80095e2:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 80095e6:	e7b8      	b.n	800955a <__kernel_rem_pio2+0x536>
 80095e8:	460d      	mov	r5, r1
 80095ea:	e7be      	b.n	800956a <__kernel_rem_pio2+0x546>
 80095ec:	4660      	mov	r0, ip
 80095ee:	e9d5 2300 	ldrd	r2, r3, [r5]
 80095f2:	4639      	mov	r1, r7
 80095f4:	f7f6 fdba 	bl	800016c <__adddf3>
 80095f8:	3601      	adds	r6, #1
 80095fa:	4684      	mov	ip, r0
 80095fc:	460f      	mov	r7, r1
 80095fe:	e7c2      	b.n	8009586 <__kernel_rem_pio2+0x562>
 8009600:	e9da 6700 	ldrd	r6, r7, [sl]
 8009604:	e95a 8902 	ldrd	r8, r9, [sl, #-8]
 8009608:	4632      	mov	r2, r6
 800960a:	463b      	mov	r3, r7
 800960c:	4640      	mov	r0, r8
 800960e:	4649      	mov	r1, r9
 8009610:	f7f6 fdac 	bl	800016c <__adddf3>
 8009614:	4602      	mov	r2, r0
 8009616:	460b      	mov	r3, r1
 8009618:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800961c:	4640      	mov	r0, r8
 800961e:	4649      	mov	r1, r9
 8009620:	f7f6 fda2 	bl	8000168 <__aeabi_dsub>
 8009624:	4632      	mov	r2, r6
 8009626:	463b      	mov	r3, r7
 8009628:	f7f6 fda0 	bl	800016c <__adddf3>
 800962c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009630:	e86a 0102 	strd	r0, r1, [sl], #-8
 8009634:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 8009638:	e9ca 2300 	strd	r2, r3, [sl]
 800963c:	e762      	b.n	8009504 <__kernel_rem_pio2+0x4e0>
 800963e:	e9da 8900 	ldrd	r8, r9, [sl]
 8009642:	e95a 6702 	ldrd	r6, r7, [sl, #-8]
 8009646:	4642      	mov	r2, r8
 8009648:	464b      	mov	r3, r9
 800964a:	4630      	mov	r0, r6
 800964c:	4639      	mov	r1, r7
 800964e:	f7f6 fd8d 	bl	800016c <__adddf3>
 8009652:	4602      	mov	r2, r0
 8009654:	460b      	mov	r3, r1
 8009656:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800965a:	4630      	mov	r0, r6
 800965c:	4639      	mov	r1, r7
 800965e:	f7f6 fd83 	bl	8000168 <__aeabi_dsub>
 8009662:	4642      	mov	r2, r8
 8009664:	464b      	mov	r3, r9
 8009666:	f7f6 fd81 	bl	800016c <__adddf3>
 800966a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800966e:	e86a 0102 	strd	r0, r1, [sl], #-8
 8009672:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 8009676:	e9ca 2300 	strd	r2, r3, [sl]
 800967a:	e748      	b.n	800950e <__kernel_rem_pio2+0x4ea>
 800967c:	4638      	mov	r0, r7
 800967e:	e875 2302 	ldrd	r2, r3, [r5], #-8
 8009682:	4631      	mov	r1, r6
 8009684:	f7f6 fd72 	bl	800016c <__adddf3>
 8009688:	3c01      	subs	r4, #1
 800968a:	4607      	mov	r7, r0
 800968c:	460e      	mov	r6, r1
 800968e:	e744      	b.n	800951a <__kernel_rem_pio2+0x4f6>
 8009690:	9b01      	ldr	r3, [sp, #4]
 8009692:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 8009696:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
 800969a:	f106 4600 	add.w	r6, r6, #2147483648	; 0x80000000
 800969e:	e9c3 0401 	strd	r0, r4, [r3, #4]
 80096a2:	e9c3 1703 	strd	r1, r7, [r3, #12]
 80096a6:	601d      	str	r5, [r3, #0]
 80096a8:	615e      	str	r6, [r3, #20]
 80096aa:	e71b      	b.n	80094e4 <__kernel_rem_pio2+0x4c0>
 80096ac:	41700000 	.word	0x41700000
 80096b0:	3e700000 	.word	0x3e700000
 80096b4:	00000000 	.word	0x00000000

080096b8 <__kernel_sin>:
 80096b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80096bc:	b086      	sub	sp, #24
 80096be:	e9cd 2300 	strd	r2, r3, [sp]
 80096c2:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80096c6:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 80096ca:	4682      	mov	sl, r0
 80096cc:	460c      	mov	r4, r1
 80096ce:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 80096d0:	da03      	bge.n	80096da <__kernel_sin+0x22>
 80096d2:	f7f7 f9b1 	bl	8000a38 <__aeabi_d2iz>
 80096d6:	2800      	cmp	r0, #0
 80096d8:	d050      	beq.n	800977c <__kernel_sin+0xc4>
 80096da:	4652      	mov	r2, sl
 80096dc:	4623      	mov	r3, r4
 80096de:	4650      	mov	r0, sl
 80096e0:	4621      	mov	r1, r4
 80096e2:	f7f6 fef9 	bl	80004d8 <__aeabi_dmul>
 80096e6:	4606      	mov	r6, r0
 80096e8:	460f      	mov	r7, r1
 80096ea:	4602      	mov	r2, r0
 80096ec:	460b      	mov	r3, r1
 80096ee:	4650      	mov	r0, sl
 80096f0:	4621      	mov	r1, r4
 80096f2:	f7f6 fef1 	bl	80004d8 <__aeabi_dmul>
 80096f6:	a33e      	add	r3, pc, #248	; (adr r3, 80097f0 <__kernel_sin+0x138>)
 80096f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80096fc:	4680      	mov	r8, r0
 80096fe:	4689      	mov	r9, r1
 8009700:	4630      	mov	r0, r6
 8009702:	4639      	mov	r1, r7
 8009704:	f7f6 fee8 	bl	80004d8 <__aeabi_dmul>
 8009708:	a33b      	add	r3, pc, #236	; (adr r3, 80097f8 <__kernel_sin+0x140>)
 800970a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800970e:	f7f6 fd2b 	bl	8000168 <__aeabi_dsub>
 8009712:	4632      	mov	r2, r6
 8009714:	463b      	mov	r3, r7
 8009716:	f7f6 fedf 	bl	80004d8 <__aeabi_dmul>
 800971a:	a339      	add	r3, pc, #228	; (adr r3, 8009800 <__kernel_sin+0x148>)
 800971c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009720:	f7f6 fd24 	bl	800016c <__adddf3>
 8009724:	4632      	mov	r2, r6
 8009726:	463b      	mov	r3, r7
 8009728:	f7f6 fed6 	bl	80004d8 <__aeabi_dmul>
 800972c:	a336      	add	r3, pc, #216	; (adr r3, 8009808 <__kernel_sin+0x150>)
 800972e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009732:	f7f6 fd19 	bl	8000168 <__aeabi_dsub>
 8009736:	4632      	mov	r2, r6
 8009738:	463b      	mov	r3, r7
 800973a:	f7f6 fecd 	bl	80004d8 <__aeabi_dmul>
 800973e:	a334      	add	r3, pc, #208	; (adr r3, 8009810 <__kernel_sin+0x158>)
 8009740:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009744:	f7f6 fd12 	bl	800016c <__adddf3>
 8009748:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800974c:	b9dd      	cbnz	r5, 8009786 <__kernel_sin+0xce>
 800974e:	4602      	mov	r2, r0
 8009750:	460b      	mov	r3, r1
 8009752:	4630      	mov	r0, r6
 8009754:	4639      	mov	r1, r7
 8009756:	f7f6 febf 	bl	80004d8 <__aeabi_dmul>
 800975a:	a32f      	add	r3, pc, #188	; (adr r3, 8009818 <__kernel_sin+0x160>)
 800975c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009760:	f7f6 fd02 	bl	8000168 <__aeabi_dsub>
 8009764:	4642      	mov	r2, r8
 8009766:	464b      	mov	r3, r9
 8009768:	f7f6 feb6 	bl	80004d8 <__aeabi_dmul>
 800976c:	4602      	mov	r2, r0
 800976e:	460b      	mov	r3, r1
 8009770:	4650      	mov	r0, sl
 8009772:	4621      	mov	r1, r4
 8009774:	f7f6 fcfa 	bl	800016c <__adddf3>
 8009778:	4682      	mov	sl, r0
 800977a:	460c      	mov	r4, r1
 800977c:	4650      	mov	r0, sl
 800977e:	4621      	mov	r1, r4
 8009780:	b006      	add	sp, #24
 8009782:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009786:	2200      	movs	r2, #0
 8009788:	e9dd 0100 	ldrd	r0, r1, [sp]
 800978c:	4b24      	ldr	r3, [pc, #144]	; (8009820 <__kernel_sin+0x168>)
 800978e:	f7f6 fea3 	bl	80004d8 <__aeabi_dmul>
 8009792:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009796:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800979a:	4640      	mov	r0, r8
 800979c:	4649      	mov	r1, r9
 800979e:	f7f6 fe9b 	bl	80004d8 <__aeabi_dmul>
 80097a2:	4602      	mov	r2, r0
 80097a4:	460b      	mov	r3, r1
 80097a6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80097aa:	f7f6 fcdd 	bl	8000168 <__aeabi_dsub>
 80097ae:	4632      	mov	r2, r6
 80097b0:	463b      	mov	r3, r7
 80097b2:	f7f6 fe91 	bl	80004d8 <__aeabi_dmul>
 80097b6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80097ba:	f7f6 fcd5 	bl	8000168 <__aeabi_dsub>
 80097be:	a316      	add	r3, pc, #88	; (adr r3, 8009818 <__kernel_sin+0x160>)
 80097c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80097c4:	4606      	mov	r6, r0
 80097c6:	460f      	mov	r7, r1
 80097c8:	4640      	mov	r0, r8
 80097ca:	4649      	mov	r1, r9
 80097cc:	f7f6 fe84 	bl	80004d8 <__aeabi_dmul>
 80097d0:	4602      	mov	r2, r0
 80097d2:	460b      	mov	r3, r1
 80097d4:	4630      	mov	r0, r6
 80097d6:	4639      	mov	r1, r7
 80097d8:	f7f6 fcc8 	bl	800016c <__adddf3>
 80097dc:	4602      	mov	r2, r0
 80097de:	460b      	mov	r3, r1
 80097e0:	4650      	mov	r0, sl
 80097e2:	4621      	mov	r1, r4
 80097e4:	f7f6 fcc0 	bl	8000168 <__aeabi_dsub>
 80097e8:	e7c6      	b.n	8009778 <__kernel_sin+0xc0>
 80097ea:	bf00      	nop
 80097ec:	f3af 8000 	nop.w
 80097f0:	5acfd57c 	.word	0x5acfd57c
 80097f4:	3de5d93a 	.word	0x3de5d93a
 80097f8:	8a2b9ceb 	.word	0x8a2b9ceb
 80097fc:	3e5ae5e6 	.word	0x3e5ae5e6
 8009800:	57b1fe7d 	.word	0x57b1fe7d
 8009804:	3ec71de3 	.word	0x3ec71de3
 8009808:	19c161d5 	.word	0x19c161d5
 800980c:	3f2a01a0 	.word	0x3f2a01a0
 8009810:	1110f8a6 	.word	0x1110f8a6
 8009814:	3f811111 	.word	0x3f811111
 8009818:	55555549 	.word	0x55555549
 800981c:	3fc55555 	.word	0x3fc55555
 8009820:	3fe00000 	.word	0x3fe00000
 8009824:	00000000 	.word	0x00000000

08009828 <atan>:
 8009828:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800982c:	4bb6      	ldr	r3, [pc, #728]	; (8009b08 <atan+0x2e0>)
 800982e:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8009832:	429e      	cmp	r6, r3
 8009834:	4604      	mov	r4, r0
 8009836:	460d      	mov	r5, r1
 8009838:	468b      	mov	fp, r1
 800983a:	dd17      	ble.n	800986c <atan+0x44>
 800983c:	4bb3      	ldr	r3, [pc, #716]	; (8009b0c <atan+0x2e4>)
 800983e:	429e      	cmp	r6, r3
 8009840:	dc01      	bgt.n	8009846 <atan+0x1e>
 8009842:	d109      	bne.n	8009858 <atan+0x30>
 8009844:	b140      	cbz	r0, 8009858 <atan+0x30>
 8009846:	4622      	mov	r2, r4
 8009848:	462b      	mov	r3, r5
 800984a:	4620      	mov	r0, r4
 800984c:	4629      	mov	r1, r5
 800984e:	f7f6 fc8d 	bl	800016c <__adddf3>
 8009852:	4604      	mov	r4, r0
 8009854:	460d      	mov	r5, r1
 8009856:	e005      	b.n	8009864 <atan+0x3c>
 8009858:	f1bb 0f00 	cmp.w	fp, #0
 800985c:	4cac      	ldr	r4, [pc, #688]	; (8009b10 <atan+0x2e8>)
 800985e:	f300 8121 	bgt.w	8009aa4 <atan+0x27c>
 8009862:	4dac      	ldr	r5, [pc, #688]	; (8009b14 <atan+0x2ec>)
 8009864:	4620      	mov	r0, r4
 8009866:	4629      	mov	r1, r5
 8009868:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800986c:	4baa      	ldr	r3, [pc, #680]	; (8009b18 <atan+0x2f0>)
 800986e:	429e      	cmp	r6, r3
 8009870:	dc11      	bgt.n	8009896 <atan+0x6e>
 8009872:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 8009876:	429e      	cmp	r6, r3
 8009878:	dc0a      	bgt.n	8009890 <atan+0x68>
 800987a:	a38b      	add	r3, pc, #556	; (adr r3, 8009aa8 <atan+0x280>)
 800987c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009880:	f7f6 fc74 	bl	800016c <__adddf3>
 8009884:	2200      	movs	r2, #0
 8009886:	4ba5      	ldr	r3, [pc, #660]	; (8009b1c <atan+0x2f4>)
 8009888:	f7f7 f8b6 	bl	80009f8 <__aeabi_dcmpgt>
 800988c:	2800      	cmp	r0, #0
 800988e:	d1e9      	bne.n	8009864 <atan+0x3c>
 8009890:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 8009894:	e027      	b.n	80098e6 <atan+0xbe>
 8009896:	f000 f951 	bl	8009b3c <fabs>
 800989a:	4ba1      	ldr	r3, [pc, #644]	; (8009b20 <atan+0x2f8>)
 800989c:	4604      	mov	r4, r0
 800989e:	429e      	cmp	r6, r3
 80098a0:	460d      	mov	r5, r1
 80098a2:	f300 80b8 	bgt.w	8009a16 <atan+0x1ee>
 80098a6:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 80098aa:	429e      	cmp	r6, r3
 80098ac:	f300 809c 	bgt.w	80099e8 <atan+0x1c0>
 80098b0:	4602      	mov	r2, r0
 80098b2:	460b      	mov	r3, r1
 80098b4:	f7f6 fc5a 	bl	800016c <__adddf3>
 80098b8:	2200      	movs	r2, #0
 80098ba:	4b98      	ldr	r3, [pc, #608]	; (8009b1c <atan+0x2f4>)
 80098bc:	f7f6 fc54 	bl	8000168 <__aeabi_dsub>
 80098c0:	2200      	movs	r2, #0
 80098c2:	4606      	mov	r6, r0
 80098c4:	460f      	mov	r7, r1
 80098c6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80098ca:	4620      	mov	r0, r4
 80098cc:	4629      	mov	r1, r5
 80098ce:	f7f6 fc4d 	bl	800016c <__adddf3>
 80098d2:	4602      	mov	r2, r0
 80098d4:	460b      	mov	r3, r1
 80098d6:	4630      	mov	r0, r6
 80098d8:	4639      	mov	r1, r7
 80098da:	f7f6 ff27 	bl	800072c <__aeabi_ddiv>
 80098de:	f04f 0a00 	mov.w	sl, #0
 80098e2:	4604      	mov	r4, r0
 80098e4:	460d      	mov	r5, r1
 80098e6:	4622      	mov	r2, r4
 80098e8:	462b      	mov	r3, r5
 80098ea:	4620      	mov	r0, r4
 80098ec:	4629      	mov	r1, r5
 80098ee:	f7f6 fdf3 	bl	80004d8 <__aeabi_dmul>
 80098f2:	4602      	mov	r2, r0
 80098f4:	460b      	mov	r3, r1
 80098f6:	4680      	mov	r8, r0
 80098f8:	4689      	mov	r9, r1
 80098fa:	f7f6 fded 	bl	80004d8 <__aeabi_dmul>
 80098fe:	a36c      	add	r3, pc, #432	; (adr r3, 8009ab0 <atan+0x288>)
 8009900:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009904:	4606      	mov	r6, r0
 8009906:	460f      	mov	r7, r1
 8009908:	f7f6 fde6 	bl	80004d8 <__aeabi_dmul>
 800990c:	a36a      	add	r3, pc, #424	; (adr r3, 8009ab8 <atan+0x290>)
 800990e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009912:	f7f6 fc2b 	bl	800016c <__adddf3>
 8009916:	4632      	mov	r2, r6
 8009918:	463b      	mov	r3, r7
 800991a:	f7f6 fddd 	bl	80004d8 <__aeabi_dmul>
 800991e:	a368      	add	r3, pc, #416	; (adr r3, 8009ac0 <atan+0x298>)
 8009920:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009924:	f7f6 fc22 	bl	800016c <__adddf3>
 8009928:	4632      	mov	r2, r6
 800992a:	463b      	mov	r3, r7
 800992c:	f7f6 fdd4 	bl	80004d8 <__aeabi_dmul>
 8009930:	a365      	add	r3, pc, #404	; (adr r3, 8009ac8 <atan+0x2a0>)
 8009932:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009936:	f7f6 fc19 	bl	800016c <__adddf3>
 800993a:	4632      	mov	r2, r6
 800993c:	463b      	mov	r3, r7
 800993e:	f7f6 fdcb 	bl	80004d8 <__aeabi_dmul>
 8009942:	a363      	add	r3, pc, #396	; (adr r3, 8009ad0 <atan+0x2a8>)
 8009944:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009948:	f7f6 fc10 	bl	800016c <__adddf3>
 800994c:	4632      	mov	r2, r6
 800994e:	463b      	mov	r3, r7
 8009950:	f7f6 fdc2 	bl	80004d8 <__aeabi_dmul>
 8009954:	a360      	add	r3, pc, #384	; (adr r3, 8009ad8 <atan+0x2b0>)
 8009956:	e9d3 2300 	ldrd	r2, r3, [r3]
 800995a:	f7f6 fc07 	bl	800016c <__adddf3>
 800995e:	4642      	mov	r2, r8
 8009960:	464b      	mov	r3, r9
 8009962:	f7f6 fdb9 	bl	80004d8 <__aeabi_dmul>
 8009966:	a35e      	add	r3, pc, #376	; (adr r3, 8009ae0 <atan+0x2b8>)
 8009968:	e9d3 2300 	ldrd	r2, r3, [r3]
 800996c:	4680      	mov	r8, r0
 800996e:	4689      	mov	r9, r1
 8009970:	4630      	mov	r0, r6
 8009972:	4639      	mov	r1, r7
 8009974:	f7f6 fdb0 	bl	80004d8 <__aeabi_dmul>
 8009978:	a35b      	add	r3, pc, #364	; (adr r3, 8009ae8 <atan+0x2c0>)
 800997a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800997e:	f7f6 fbf3 	bl	8000168 <__aeabi_dsub>
 8009982:	4632      	mov	r2, r6
 8009984:	463b      	mov	r3, r7
 8009986:	f7f6 fda7 	bl	80004d8 <__aeabi_dmul>
 800998a:	a359      	add	r3, pc, #356	; (adr r3, 8009af0 <atan+0x2c8>)
 800998c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009990:	f7f6 fbea 	bl	8000168 <__aeabi_dsub>
 8009994:	4632      	mov	r2, r6
 8009996:	463b      	mov	r3, r7
 8009998:	f7f6 fd9e 	bl	80004d8 <__aeabi_dmul>
 800999c:	a356      	add	r3, pc, #344	; (adr r3, 8009af8 <atan+0x2d0>)
 800999e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099a2:	f7f6 fbe1 	bl	8000168 <__aeabi_dsub>
 80099a6:	4632      	mov	r2, r6
 80099a8:	463b      	mov	r3, r7
 80099aa:	f7f6 fd95 	bl	80004d8 <__aeabi_dmul>
 80099ae:	a354      	add	r3, pc, #336	; (adr r3, 8009b00 <atan+0x2d8>)
 80099b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099b4:	f7f6 fbd8 	bl	8000168 <__aeabi_dsub>
 80099b8:	4632      	mov	r2, r6
 80099ba:	463b      	mov	r3, r7
 80099bc:	f7f6 fd8c 	bl	80004d8 <__aeabi_dmul>
 80099c0:	4602      	mov	r2, r0
 80099c2:	460b      	mov	r3, r1
 80099c4:	4640      	mov	r0, r8
 80099c6:	4649      	mov	r1, r9
 80099c8:	f7f6 fbd0 	bl	800016c <__adddf3>
 80099cc:	4622      	mov	r2, r4
 80099ce:	462b      	mov	r3, r5
 80099d0:	f7f6 fd82 	bl	80004d8 <__aeabi_dmul>
 80099d4:	f1ba 3fff 	cmp.w	sl, #4294967295	; 0xffffffff
 80099d8:	4602      	mov	r2, r0
 80099da:	460b      	mov	r3, r1
 80099dc:	d144      	bne.n	8009a68 <atan+0x240>
 80099de:	4620      	mov	r0, r4
 80099e0:	4629      	mov	r1, r5
 80099e2:	f7f6 fbc1 	bl	8000168 <__aeabi_dsub>
 80099e6:	e734      	b.n	8009852 <atan+0x2a>
 80099e8:	2200      	movs	r2, #0
 80099ea:	4b4c      	ldr	r3, [pc, #304]	; (8009b1c <atan+0x2f4>)
 80099ec:	f7f6 fbbc 	bl	8000168 <__aeabi_dsub>
 80099f0:	2200      	movs	r2, #0
 80099f2:	4606      	mov	r6, r0
 80099f4:	460f      	mov	r7, r1
 80099f6:	4620      	mov	r0, r4
 80099f8:	4629      	mov	r1, r5
 80099fa:	4b48      	ldr	r3, [pc, #288]	; (8009b1c <atan+0x2f4>)
 80099fc:	f7f6 fbb6 	bl	800016c <__adddf3>
 8009a00:	4602      	mov	r2, r0
 8009a02:	460b      	mov	r3, r1
 8009a04:	4630      	mov	r0, r6
 8009a06:	4639      	mov	r1, r7
 8009a08:	f7f6 fe90 	bl	800072c <__aeabi_ddiv>
 8009a0c:	f04f 0a01 	mov.w	sl, #1
 8009a10:	4604      	mov	r4, r0
 8009a12:	460d      	mov	r5, r1
 8009a14:	e767      	b.n	80098e6 <atan+0xbe>
 8009a16:	4b43      	ldr	r3, [pc, #268]	; (8009b24 <atan+0x2fc>)
 8009a18:	429e      	cmp	r6, r3
 8009a1a:	da1a      	bge.n	8009a52 <atan+0x22a>
 8009a1c:	2200      	movs	r2, #0
 8009a1e:	4b42      	ldr	r3, [pc, #264]	; (8009b28 <atan+0x300>)
 8009a20:	f7f6 fba2 	bl	8000168 <__aeabi_dsub>
 8009a24:	2200      	movs	r2, #0
 8009a26:	4606      	mov	r6, r0
 8009a28:	460f      	mov	r7, r1
 8009a2a:	4620      	mov	r0, r4
 8009a2c:	4629      	mov	r1, r5
 8009a2e:	4b3e      	ldr	r3, [pc, #248]	; (8009b28 <atan+0x300>)
 8009a30:	f7f6 fd52 	bl	80004d8 <__aeabi_dmul>
 8009a34:	2200      	movs	r2, #0
 8009a36:	4b39      	ldr	r3, [pc, #228]	; (8009b1c <atan+0x2f4>)
 8009a38:	f7f6 fb98 	bl	800016c <__adddf3>
 8009a3c:	4602      	mov	r2, r0
 8009a3e:	460b      	mov	r3, r1
 8009a40:	4630      	mov	r0, r6
 8009a42:	4639      	mov	r1, r7
 8009a44:	f7f6 fe72 	bl	800072c <__aeabi_ddiv>
 8009a48:	f04f 0a02 	mov.w	sl, #2
 8009a4c:	4604      	mov	r4, r0
 8009a4e:	460d      	mov	r5, r1
 8009a50:	e749      	b.n	80098e6 <atan+0xbe>
 8009a52:	4602      	mov	r2, r0
 8009a54:	460b      	mov	r3, r1
 8009a56:	2000      	movs	r0, #0
 8009a58:	4934      	ldr	r1, [pc, #208]	; (8009b2c <atan+0x304>)
 8009a5a:	f7f6 fe67 	bl	800072c <__aeabi_ddiv>
 8009a5e:	f04f 0a03 	mov.w	sl, #3
 8009a62:	4604      	mov	r4, r0
 8009a64:	460d      	mov	r5, r1
 8009a66:	e73e      	b.n	80098e6 <atan+0xbe>
 8009a68:	4b31      	ldr	r3, [pc, #196]	; (8009b30 <atan+0x308>)
 8009a6a:	4e32      	ldr	r6, [pc, #200]	; (8009b34 <atan+0x30c>)
 8009a6c:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 8009a70:	eb03 0aca 	add.w	sl, r3, sl, lsl #3
 8009a74:	e9da 2300 	ldrd	r2, r3, [sl]
 8009a78:	f7f6 fb76 	bl	8000168 <__aeabi_dsub>
 8009a7c:	4622      	mov	r2, r4
 8009a7e:	462b      	mov	r3, r5
 8009a80:	f7f6 fb72 	bl	8000168 <__aeabi_dsub>
 8009a84:	4602      	mov	r2, r0
 8009a86:	460b      	mov	r3, r1
 8009a88:	e9d6 0100 	ldrd	r0, r1, [r6]
 8009a8c:	f7f6 fb6c 	bl	8000168 <__aeabi_dsub>
 8009a90:	f1bb 0f00 	cmp.w	fp, #0
 8009a94:	4604      	mov	r4, r0
 8009a96:	460d      	mov	r5, r1
 8009a98:	f6bf aee4 	bge.w	8009864 <atan+0x3c>
 8009a9c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009aa0:	461d      	mov	r5, r3
 8009aa2:	e6df      	b.n	8009864 <atan+0x3c>
 8009aa4:	4d24      	ldr	r5, [pc, #144]	; (8009b38 <atan+0x310>)
 8009aa6:	e6dd      	b.n	8009864 <atan+0x3c>
 8009aa8:	8800759c 	.word	0x8800759c
 8009aac:	7e37e43c 	.word	0x7e37e43c
 8009ab0:	e322da11 	.word	0xe322da11
 8009ab4:	3f90ad3a 	.word	0x3f90ad3a
 8009ab8:	24760deb 	.word	0x24760deb
 8009abc:	3fa97b4b 	.word	0x3fa97b4b
 8009ac0:	a0d03d51 	.word	0xa0d03d51
 8009ac4:	3fb10d66 	.word	0x3fb10d66
 8009ac8:	c54c206e 	.word	0xc54c206e
 8009acc:	3fb745cd 	.word	0x3fb745cd
 8009ad0:	920083ff 	.word	0x920083ff
 8009ad4:	3fc24924 	.word	0x3fc24924
 8009ad8:	5555550d 	.word	0x5555550d
 8009adc:	3fd55555 	.word	0x3fd55555
 8009ae0:	2c6a6c2f 	.word	0x2c6a6c2f
 8009ae4:	bfa2b444 	.word	0xbfa2b444
 8009ae8:	52defd9a 	.word	0x52defd9a
 8009aec:	3fadde2d 	.word	0x3fadde2d
 8009af0:	af749a6d 	.word	0xaf749a6d
 8009af4:	3fb3b0f2 	.word	0x3fb3b0f2
 8009af8:	fe231671 	.word	0xfe231671
 8009afc:	3fbc71c6 	.word	0x3fbc71c6
 8009b00:	9998ebc4 	.word	0x9998ebc4
 8009b04:	3fc99999 	.word	0x3fc99999
 8009b08:	440fffff 	.word	0x440fffff
 8009b0c:	7ff00000 	.word	0x7ff00000
 8009b10:	54442d18 	.word	0x54442d18
 8009b14:	bff921fb 	.word	0xbff921fb
 8009b18:	3fdbffff 	.word	0x3fdbffff
 8009b1c:	3ff00000 	.word	0x3ff00000
 8009b20:	3ff2ffff 	.word	0x3ff2ffff
 8009b24:	40038000 	.word	0x40038000
 8009b28:	3ff80000 	.word	0x3ff80000
 8009b2c:	bff00000 	.word	0xbff00000
 8009b30:	0800be98 	.word	0x0800be98
 8009b34:	0800be78 	.word	0x0800be78
 8009b38:	3ff921fb 	.word	0x3ff921fb

08009b3c <fabs>:
 8009b3c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8009b40:	4770      	bx	lr
 8009b42:	0000      	movs	r0, r0
 8009b44:	0000      	movs	r0, r0
	...

08009b48 <floor>:
 8009b48:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009b4c:	f3c1 580a 	ubfx	r8, r1, #20, #11
 8009b50:	f2a8 36ff 	subw	r6, r8, #1023	; 0x3ff
 8009b54:	2e13      	cmp	r6, #19
 8009b56:	4602      	mov	r2, r0
 8009b58:	460b      	mov	r3, r1
 8009b5a:	4607      	mov	r7, r0
 8009b5c:	460c      	mov	r4, r1
 8009b5e:	4605      	mov	r5, r0
 8009b60:	dc34      	bgt.n	8009bcc <floor+0x84>
 8009b62:	2e00      	cmp	r6, #0
 8009b64:	da15      	bge.n	8009b92 <floor+0x4a>
 8009b66:	a334      	add	r3, pc, #208	; (adr r3, 8009c38 <floor+0xf0>)
 8009b68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b6c:	f7f6 fafe 	bl	800016c <__adddf3>
 8009b70:	2200      	movs	r2, #0
 8009b72:	2300      	movs	r3, #0
 8009b74:	f7f6 ff40 	bl	80009f8 <__aeabi_dcmpgt>
 8009b78:	b140      	cbz	r0, 8009b8c <floor+0x44>
 8009b7a:	2c00      	cmp	r4, #0
 8009b7c:	da59      	bge.n	8009c32 <floor+0xea>
 8009b7e:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 8009b82:	ea57 0503 	orrs.w	r5, r7, r3
 8009b86:	d001      	beq.n	8009b8c <floor+0x44>
 8009b88:	2500      	movs	r5, #0
 8009b8a:	4c2d      	ldr	r4, [pc, #180]	; (8009c40 <floor+0xf8>)
 8009b8c:	4623      	mov	r3, r4
 8009b8e:	462f      	mov	r7, r5
 8009b90:	e025      	b.n	8009bde <floor+0x96>
 8009b92:	4a2c      	ldr	r2, [pc, #176]	; (8009c44 <floor+0xfc>)
 8009b94:	fa42 f806 	asr.w	r8, r2, r6
 8009b98:	ea01 0208 	and.w	r2, r1, r8
 8009b9c:	4302      	orrs	r2, r0
 8009b9e:	d01e      	beq.n	8009bde <floor+0x96>
 8009ba0:	a325      	add	r3, pc, #148	; (adr r3, 8009c38 <floor+0xf0>)
 8009ba2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ba6:	f7f6 fae1 	bl	800016c <__adddf3>
 8009baa:	2200      	movs	r2, #0
 8009bac:	2300      	movs	r3, #0
 8009bae:	f7f6 ff23 	bl	80009f8 <__aeabi_dcmpgt>
 8009bb2:	2800      	cmp	r0, #0
 8009bb4:	d0ea      	beq.n	8009b8c <floor+0x44>
 8009bb6:	2c00      	cmp	r4, #0
 8009bb8:	bfbe      	ittt	lt
 8009bba:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 8009bbe:	fa43 f606 	asrlt.w	r6, r3, r6
 8009bc2:	19a4      	addlt	r4, r4, r6
 8009bc4:	2500      	movs	r5, #0
 8009bc6:	ea24 0408 	bic.w	r4, r4, r8
 8009bca:	e7df      	b.n	8009b8c <floor+0x44>
 8009bcc:	2e33      	cmp	r6, #51	; 0x33
 8009bce:	dd0a      	ble.n	8009be6 <floor+0x9e>
 8009bd0:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8009bd4:	d103      	bne.n	8009bde <floor+0x96>
 8009bd6:	f7f6 fac9 	bl	800016c <__adddf3>
 8009bda:	4607      	mov	r7, r0
 8009bdc:	460b      	mov	r3, r1
 8009bde:	4638      	mov	r0, r7
 8009be0:	4619      	mov	r1, r3
 8009be2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009be6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009bea:	f2a8 4813 	subw	r8, r8, #1043	; 0x413
 8009bee:	fa22 f808 	lsr.w	r8, r2, r8
 8009bf2:	ea18 0f00 	tst.w	r8, r0
 8009bf6:	d0f2      	beq.n	8009bde <floor+0x96>
 8009bf8:	a30f      	add	r3, pc, #60	; (adr r3, 8009c38 <floor+0xf0>)
 8009bfa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009bfe:	f7f6 fab5 	bl	800016c <__adddf3>
 8009c02:	2200      	movs	r2, #0
 8009c04:	2300      	movs	r3, #0
 8009c06:	f7f6 fef7 	bl	80009f8 <__aeabi_dcmpgt>
 8009c0a:	2800      	cmp	r0, #0
 8009c0c:	d0be      	beq.n	8009b8c <floor+0x44>
 8009c0e:	2c00      	cmp	r4, #0
 8009c10:	da02      	bge.n	8009c18 <floor+0xd0>
 8009c12:	2e14      	cmp	r6, #20
 8009c14:	d103      	bne.n	8009c1e <floor+0xd6>
 8009c16:	3401      	adds	r4, #1
 8009c18:	ea25 0508 	bic.w	r5, r5, r8
 8009c1c:	e7b6      	b.n	8009b8c <floor+0x44>
 8009c1e:	2301      	movs	r3, #1
 8009c20:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 8009c24:	fa03 f606 	lsl.w	r6, r3, r6
 8009c28:	4435      	add	r5, r6
 8009c2a:	42bd      	cmp	r5, r7
 8009c2c:	bf38      	it	cc
 8009c2e:	18e4      	addcc	r4, r4, r3
 8009c30:	e7f2      	b.n	8009c18 <floor+0xd0>
 8009c32:	2500      	movs	r5, #0
 8009c34:	462c      	mov	r4, r5
 8009c36:	e7a9      	b.n	8009b8c <floor+0x44>
 8009c38:	8800759c 	.word	0x8800759c
 8009c3c:	7e37e43c 	.word	0x7e37e43c
 8009c40:	bff00000 	.word	0xbff00000
 8009c44:	000fffff 	.word	0x000fffff

08009c48 <scalbn>:
 8009c48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009c4a:	f3c1 560a 	ubfx	r6, r1, #20, #11
 8009c4e:	4604      	mov	r4, r0
 8009c50:	460d      	mov	r5, r1
 8009c52:	4617      	mov	r7, r2
 8009c54:	460b      	mov	r3, r1
 8009c56:	b996      	cbnz	r6, 8009c7e <scalbn+0x36>
 8009c58:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8009c5c:	4303      	orrs	r3, r0
 8009c5e:	d039      	beq.n	8009cd4 <scalbn+0x8c>
 8009c60:	4b35      	ldr	r3, [pc, #212]	; (8009d38 <scalbn+0xf0>)
 8009c62:	2200      	movs	r2, #0
 8009c64:	f7f6 fc38 	bl	80004d8 <__aeabi_dmul>
 8009c68:	4b34      	ldr	r3, [pc, #208]	; (8009d3c <scalbn+0xf4>)
 8009c6a:	4604      	mov	r4, r0
 8009c6c:	429f      	cmp	r7, r3
 8009c6e:	460d      	mov	r5, r1
 8009c70:	da0f      	bge.n	8009c92 <scalbn+0x4a>
 8009c72:	a32d      	add	r3, pc, #180	; (adr r3, 8009d28 <scalbn+0xe0>)
 8009c74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c78:	f7f6 fc2e 	bl	80004d8 <__aeabi_dmul>
 8009c7c:	e006      	b.n	8009c8c <scalbn+0x44>
 8009c7e:	f240 72ff 	movw	r2, #2047	; 0x7ff
 8009c82:	4296      	cmp	r6, r2
 8009c84:	d10a      	bne.n	8009c9c <scalbn+0x54>
 8009c86:	4602      	mov	r2, r0
 8009c88:	f7f6 fa70 	bl	800016c <__adddf3>
 8009c8c:	4604      	mov	r4, r0
 8009c8e:	460d      	mov	r5, r1
 8009c90:	e020      	b.n	8009cd4 <scalbn+0x8c>
 8009c92:	460b      	mov	r3, r1
 8009c94:	f3c1 510a 	ubfx	r1, r1, #20, #11
 8009c98:	f1a1 0636 	sub.w	r6, r1, #54	; 0x36
 8009c9c:	f240 72fe 	movw	r2, #2046	; 0x7fe
 8009ca0:	19b9      	adds	r1, r7, r6
 8009ca2:	4291      	cmp	r1, r2
 8009ca4:	dd0e      	ble.n	8009cc4 <scalbn+0x7c>
 8009ca6:	a322      	add	r3, pc, #136	; (adr r3, 8009d30 <scalbn+0xe8>)
 8009ca8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009cac:	f005 4400 	and.w	r4, r5, #2147483648	; 0x80000000
 8009cb0:	f044 41fc 	orr.w	r1, r4, #2113929216	; 0x7e000000
 8009cb4:	f441 115f 	orr.w	r1, r1, #3653632	; 0x37c000
 8009cb8:	f441 5110 	orr.w	r1, r1, #9216	; 0x2400
 8009cbc:	4820      	ldr	r0, [pc, #128]	; (8009d40 <scalbn+0xf8>)
 8009cbe:	f041 013c 	orr.w	r1, r1, #60	; 0x3c
 8009cc2:	e7d9      	b.n	8009c78 <scalbn+0x30>
 8009cc4:	2900      	cmp	r1, #0
 8009cc6:	dd08      	ble.n	8009cda <scalbn+0x92>
 8009cc8:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8009ccc:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8009cd0:	ea43 5501 	orr.w	r5, r3, r1, lsl #20
 8009cd4:	4620      	mov	r0, r4
 8009cd6:	4629      	mov	r1, r5
 8009cd8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009cda:	f111 0f35 	cmn.w	r1, #53	; 0x35
 8009cde:	da16      	bge.n	8009d0e <scalbn+0xc6>
 8009ce0:	f24c 3350 	movw	r3, #50000	; 0xc350
 8009ce4:	429f      	cmp	r7, r3
 8009ce6:	ea4f 73d5 	mov.w	r3, r5, lsr #31
 8009cea:	dd08      	ble.n	8009cfe <scalbn+0xb6>
 8009cec:	4c15      	ldr	r4, [pc, #84]	; (8009d44 <scalbn+0xfc>)
 8009cee:	4814      	ldr	r0, [pc, #80]	; (8009d40 <scalbn+0xf8>)
 8009cf0:	f363 74df 	bfi	r4, r3, #31, #1
 8009cf4:	a30e      	add	r3, pc, #56	; (adr r3, 8009d30 <scalbn+0xe8>)
 8009cf6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009cfa:	4621      	mov	r1, r4
 8009cfc:	e7bc      	b.n	8009c78 <scalbn+0x30>
 8009cfe:	4c12      	ldr	r4, [pc, #72]	; (8009d48 <scalbn+0x100>)
 8009d00:	4812      	ldr	r0, [pc, #72]	; (8009d4c <scalbn+0x104>)
 8009d02:	f363 74df 	bfi	r4, r3, #31, #1
 8009d06:	a308      	add	r3, pc, #32	; (adr r3, 8009d28 <scalbn+0xe0>)
 8009d08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d0c:	e7f5      	b.n	8009cfa <scalbn+0xb2>
 8009d0e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8009d12:	3136      	adds	r1, #54	; 0x36
 8009d14:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8009d18:	ea43 5501 	orr.w	r5, r3, r1, lsl #20
 8009d1c:	4620      	mov	r0, r4
 8009d1e:	4629      	mov	r1, r5
 8009d20:	2200      	movs	r2, #0
 8009d22:	4b0b      	ldr	r3, [pc, #44]	; (8009d50 <scalbn+0x108>)
 8009d24:	e7a8      	b.n	8009c78 <scalbn+0x30>
 8009d26:	bf00      	nop
 8009d28:	c2f8f359 	.word	0xc2f8f359
 8009d2c:	01a56e1f 	.word	0x01a56e1f
 8009d30:	8800759c 	.word	0x8800759c
 8009d34:	7e37e43c 	.word	0x7e37e43c
 8009d38:	43500000 	.word	0x43500000
 8009d3c:	ffff3cb0 	.word	0xffff3cb0
 8009d40:	8800759c 	.word	0x8800759c
 8009d44:	7e37e43c 	.word	0x7e37e43c
 8009d48:	01a56e1f 	.word	0x01a56e1f
 8009d4c:	c2f8f359 	.word	0xc2f8f359
 8009d50:	3c900000 	.word	0x3c900000

08009d54 <_init>:
 8009d54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009d56:	bf00      	nop
 8009d58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009d5a:	bc08      	pop	{r3}
 8009d5c:	469e      	mov	lr, r3
 8009d5e:	4770      	bx	lr

08009d60 <_fini>:
 8009d60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009d62:	bf00      	nop
 8009d64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009d66:	bc08      	pop	{r3}
 8009d68:	469e      	mov	lr, r3
 8009d6a:	4770      	bx	lr
