xrun(64): 20.09-s009: (c) Copyright 1995-2021 Cadence Design Systems, Inc.
TOOL:	xrun(64)	20.09-s009: Started on Mar 01, 2023 at 22:17:19 IST
xrun
	-access +rwc
	-f compile_list.f
		./../../RTL/amba_axi_m2s6.v
		./../../RTL/axi_apb_bridge.sv
		./../../RTL/NOC_Arbiter_TOP.sv
		./../UVME/top/interface/M0_inf.sv
		./../UVME/top/interface/M1_inf.sv
		./../UVME/top/interface/S0_inf.sv
		./../UVME/top/interface/S1_inf.sv
		./../UVME/top/interface/S2_inf.sv
		./../UVME/top/interface/S3_inf.sv
		./../UVME/top/interface/S4_inf.sv
		./../UVME/top/interface/S5_inf.sv
		./../UVME/pkg/pkg.sv
		./../UVME/top/top.sv
	-uvmhome CDNS-1.1d
	+UVM_TESTNAME=M0_S1_wtest
Recompiling... reason: file '../UVME/pkg/pkg.sv' is newer than expected.
	expected: Wed Mar  1 22:12:46 2023
	actual:   Wed Mar  1 22:16:15 2023
Compiling UVM packages (uvm_pkg.sv cdns_uvm_pkg.sv) using uvmhome location /tools/cadence_march2021/XCELIUM2009/tools/methodology/UVM/CDNS-1.1d
file: ./../UVME/pkg/pkg.sv
package pkg;
          |
xmvlog: *W,TSNSPK (./../UVME/pkg/pkg.sv,3|10): `timescale is not specified for the package.  The default timescale of 1ns/1ns will be assumed for this package.
	package worklib.pkg:sv
		errors: 0, warnings: 1
file: ./../UVME/top/top.sv
	module worklib.NOC_arbiter:sv
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
     noc_arbiter dut (
                   |
xmelab: *W,CUVWSP (../UVME/top/top.sv,30|19): 8 output ports were not connected:
xmelab: (/home/vvtrainee42/Desktop/SUJANA/NOC/NOC/RTL/NOC_Arbiter_TOP.sv,110): M1_BID
xmelab: (/home/vvtrainee42/Desktop/SUJANA/NOC/NOC/RTL/NOC_Arbiter_TOP.sv,126): M1_RID
xmelab: (/home/vvtrainee42/Desktop/SUJANA/NOC/NOC/RTL/NOC_Arbiter_TOP.sv,134): S0_AWID
xmelab: (/home/vvtrainee42/Desktop/SUJANA/NOC/NOC/RTL/NOC_Arbiter_TOP.sv,145): S0_WID
xmelab: (/home/vvtrainee42/Desktop/SUJANA/NOC/NOC/RTL/NOC_Arbiter_TOP.sv,157): S0_ARID
xmelab: (/home/vvtrainee42/Desktop/SUJANA/NOC/NOC/RTL/NOC_Arbiter_TOP.sv,176): S1_AWID
xmelab: (/home/vvtrainee42/Desktop/SUJANA/NOC/NOC/RTL/NOC_Arbiter_TOP.sv,187): S1_WID
xmelab: (/home/vvtrainee42/Desktop/SUJANA/NOC/NOC/RTL/NOC_Arbiter_TOP.sv,199): S1_ARID

amba_axi_m2s6_inst
                 |
xmelab: *W,CUVWSP (/home/vvtrainee42/Desktop/SUJANA/NOC/NOC/RTL/NOC_Arbiter_TOP.sv,400|17): 12 output ports were not connected:
xmelab: (/home/vvtrainee42/Desktop/SUJANA/NOC/NOC/RTL/amba_axi_m2s6.v,201): S0_AWLOCK
xmelab: (/home/vvtrainee42/Desktop/SUJANA/NOC/NOC/RTL/amba_axi_m2s6.v,243): S0_ARLOCK
xmelab: (/home/vvtrainee42/Desktop/SUJANA/NOC/NOC/RTL/amba_axi_m2s6.v,279): S1_AWLOCK
xmelab: (/home/vvtrainee42/Desktop/SUJANA/NOC/NOC/RTL/amba_axi_m2s6.v,321): S1_ARLOCK
xmelab: (/home/vvtrainee42/Desktop/SUJANA/NOC/NOC/RTL/amba_axi_m2s6.v,357): S2_AWLOCK
xmelab: (/home/vvtrainee42/Desktop/SUJANA/NOC/NOC/RTL/amba_axi_m2s6.v,399): S2_ARLOCK
xmelab: (/home/vvtrainee42/Desktop/SUJANA/NOC/NOC/RTL/amba_axi_m2s6.v,435): S3_AWLOCK
xmelab: (/home/vvtrainee42/Desktop/SUJANA/NOC/NOC/RTL/amba_axi_m2s6.v,477): S3_ARLOCK
xmelab: (/home/vvtrainee42/Desktop/SUJANA/NOC/NOC/RTL/amba_axi_m2s6.v,513): S4_AWLOCK
xmelab: (/home/vvtrainee42/Desktop/SUJANA/NOC/NOC/RTL/amba_axi_m2s6.v,555): S4_ARLOCK
xmelab: (/home/vvtrainee42/Desktop/SUJANA/NOC/NOC/RTL/amba_axi_m2s6.v,591): S5_AWLOCK
xmelab: (/home/vvtrainee42/Desktop/SUJANA/NOC/NOC/RTL/amba_axi_m2s6.v,633): S5_ARLOCK

amba_axi_m2s6_inst
                 |
xmelab: *W,CUVWSI (/home/vvtrainee42/Desktop/SUJANA/NOC/NOC/RTL/NOC_Arbiter_TOP.sv,400|17): 4 input ports were not connected:
xmelab: (/home/vvtrainee42/Desktop/SUJANA/NOC/NOC/RTL/amba_axi_m2s6.v,44): M0_AWLOCK
xmelab: (/home/vvtrainee42/Desktop/SUJANA/NOC/NOC/RTL/amba_axi_m2s6.v,86): M0_ARLOCK
xmelab: (/home/vvtrainee42/Desktop/SUJANA/NOC/NOC/RTL/amba_axi_m2s6.v,123): M1_AWLOCK
xmelab: (/home/vvtrainee42/Desktop/SUJANA/NOC/NOC/RTL/amba_axi_m2s6.v,165): M1_ARLOCK

	Top level design units:
		uvm_pkg
		cdns_uvmapi
		cdns_assert2uvm_pkg
		cdns_uvm_pkg
		pkg
		NOC_arbiter
xmelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
            burst_length = M0_intf.M0_drv_cb.M0_ARLEN +1;          
                                 |
xmelab: *W,CONOTR (../UVME/agent/M0_agent/M0_driver.sv,125|33): A clocking output is not a legal rvalue [IEEE STD 1800-2009].
                if ( M0_intf.M0_drv_cb.M0_WLAST) 
                           |
xmelab: *W,CONOTR (../UVME/agent/M0_agent/M0_driver.sv,179|27): A clocking output is not a legal rvalue [IEEE STD 1800-2009].
            burst_length = M0_intf.M0_drv_cb.M0_ARLEN +1;          
                                 |
xmelab: *W,CONOTR (../UVME/agent/M0_agent/M0_driver.sv,215|33): A clocking output is not a legal rvalue [IEEE STD 1800-2009].
            burst_length = M1_intf.M1_drv_cb.M1_ARLEN +1;          
                                 |
xmelab: *W,CONOTR (../UVME/agent/M1_agent/M1_driver.sv,128|33): A clocking output is not a legal rvalue [IEEE STD 1800-2009].
               if (M1_intf.M1_drv_cb.M1_WLAST) 
                         |
xmelab: *W,CONOTR (../UVME/agent/M1_agent/M1_driver.sv,183|25): A clocking output is not a legal rvalue [IEEE STD 1800-2009].
            burst_length = M1_intf.M1_drv_cb.M1_ARLEN +1;          
                                 |
xmelab: *W,CONOTR (../UVME/agent/M1_agent/M1_driver.sv,218|33): A clocking output is not a legal rvalue [IEEE STD 1800-2009].
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.uvm_pkg:sv <0x5527a4bb>
			streams:  21, words: 20506
		worklib.pkg:sv <0x69355f1b>
			streams:  21, words: 21207
		worklib.uvm_pkg:sv <0x38925876>
			streams:  23, words: 25301
		worklib.uvm_pkg:sv <0x5a1f0e48>
			streams:  22, words: 19827
		worklib.uvm_pkg:sv <0x6946749f>
			streams:  52, words: 109108
		worklib.uvm_pkg:sv <0x6432b923>
			streams:  24, words: 28521
		worklib.uvm_pkg:sv <0x3ea71228>
			streams:  22, words: 19827
		worklib.uvm_pkg:sv <0x5b2b3c18>
			streams:  52, words: 110901
		worklib.uvm_pkg:sv <0x4d7c22af>
			streams:  26, words: 30891
		worklib.uvm_pkg:sv <0x5dfe531d>
			streams:  22, words: 19827
		worklib.uvm_pkg:sv <0x23ee947c>
			streams:  70, words: 95443
		worklib.uvm_pkg:sv <0x7586e84f>
			streams:  24, words: 28908
		worklib.uvm_pkg:sv <0x38eaeaa5>
			streams:  22, words: 19827
		worklib.uvm_pkg:sv <0x0838dea1>
			streams:  70, words: 95399
		worklib.uvm_pkg:sv <0x6a156312>
			streams:  24, words: 29264
		worklib.uvm_pkg:sv <0x34accb7a>
			streams:  22, words: 19827
		worklib.uvm_pkg:sv <0x5c88c038>
			streams:  51, words: 65912
		worklib.uvm_pkg:sv <0x479b2d82>
			streams:  22, words: 27874
		worklib.uvm_pkg:sv <0x3cc39329>
			streams:  22, words: 19827
		worklib.uvm_pkg:sv <0x7f466754>
			streams:  51, words: 66433
		worklib.uvm_pkg:sv <0x6e196d66>
			streams:  22, words: 27910
		worklib.uvm_pkg:sv <0x0143b84a>
			streams:  22, words: 19827
		worklib.uvm_pkg:sv <0x3b667658>
			streams:  51, words: 65912
		worklib.uvm_pkg:sv <0x006aed02>
			streams:  22, words: 27894
		worklib.uvm_pkg:sv <0x2574bdf4>
			streams:  22, words: 19827
		worklib.uvm_pkg:sv <0x4ecbb2a9>
			streams:  51, words: 65912
		worklib.uvm_pkg:sv <0x53c4a322>
			streams:  22, words: 27894
		worklib.pkg:sv <0x0c540fae>
			streams:  85, words: 59452
		worklib.uvm_pkg:sv <0x01374e0b>
			streams:  26, words: 71732
		worklib.uvm_pkg:sv <0x17730a54>
			streams:  20, words: 17099
		worklib.uvm_pkg:sv <0x663b2fe5>
			streams:  29, words: 230701
		worklib.uvm_pkg:sv <0x67e8c80a>
			streams: 259, words: 311944
		worklib.uvm_pkg:sv <0x084ebb2c>
			streams:  24, words: 27844
		worklib.uvm_pkg:sv <0x68e09816>
			streams:  29, words: 48019
		worklib.uvm_pkg:sv <0x58e58b35>
			streams: 259, words: 311944
		worklib.uvm_pkg:sv <0x43b571bc>
			streams:  23, words: 31320
		worklib.uvm_pkg:sv <0x3f7e7070>
			streams:  29, words: 42911
		worklib.uvm_pkg:sv <0x3ec76be8>
			streams: 259, words: 311944
		worklib.uvm_pkg:sv <0x1f4c4176>
			streams:  22, words: 21101
		worklib.uvm_pkg:sv <0x29c217d7>
			streams:  29, words: 42911
		worklib.uvm_pkg:sv <0x6e93d3bb>
			streams: 259, words: 311944
		worklib.uvm_pkg:sv <0x77b4ac99>
			streams:  22, words: 21101
		worklib.uvm_pkg:sv <0x7c58b41e>
			streams:  29, words: 42911
		worklib.uvm_pkg:sv <0x4ae8b4e6>
			streams: 259, words: 311944
		worklib.uvm_pkg:sv <0x16599a08>
			streams:  22, words: 21101
		worklib.uvm_pkg:sv <0x644a5c21>
			streams:  29, words: 42911
		worklib.uvm_pkg:sv <0x425727d8>
			streams: 259, words: 311944
		worklib.uvm_pkg:sv <0x456b2ba5>
			streams:  22, words: 21101
		worklib.uvm_pkg:sv <0x4da4e5c9>
			streams:  31, words: 234430
		worklib.uvm_pkg:sv <0x7821c0fc>
			streams: 259, words: 311944
		worklib.uvm_pkg:sv <0x406ff895>
			streams:  23, words: 31353
		worklib.uvm_pkg:sv <0x5e662882>
			streams:  31, words: 53772
		worklib.uvm_pkg:sv <0x3b0f3df2>
			streams: 259, words: 311944
		worklib.uvm_pkg:sv <0x6686cf77>
			streams:  23, words: 31353
		worklib.NOC_arbiter:sv <0x3e8c7968>
			streams: 591, words: 692349
		worklib.pkg:sv <0x3e00238e>
			streams:   0, words:     0
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                       Instances  Unique
		Modules:                      30      10
		Interfaces:                    8       8
		Verilog packages:              5       5
		Registers:                 21710   12031
		Scalar wires:                527       -
		Vectored wires:              719       -
		Named events:                  4      12
		Always blocks:               121      51
		Initial blocks:              514     216
		Clocking blocks:               4       4
		Clocking items:               56      56
		Parallel blocks:              31      32
		Cont. assignments:           343     208
		Pseudo assignments:          464     458
		Assertions:                  150     150
		SV Class declarations:       251     365
		SV Class specializations:    653     653
	Writing initial simulation snapshot: worklib.NOC_arbiter:sv
Loading snapshot worklib.NOC_arbiter:sv .................... Done
SVSEED default: 1
xmsim: *W,RNDXCELON: A newer version of the SystemVerilog constraint solver is being used which has better support for array-solving, new solve-order mechanism, and seed stability enhancements..
xmsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
xcelium> source /tools/cadence_march2021/XCELIUM2009/tools/xcelium/files/xmsimrc
xcelium> source /tools/cadence_march2021/XCELIUM2009/tools/methodology/UVM/CDNS-1.1d/additions/sv/files/tcl/uvm_sim.tcl
xcelium> run
----------------------------------------------------------------
CDNS-UVM-1.1d (20.09-s009)
(C) 2007-2013 Mentor Graphics Corporation
(C) 2007-2013 Cadence Design Systems, Inc.
(C) 2006-2013 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.
  See http://www.eda.org/svdb/view.php?id=3313 for more details.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
  See http://www.eda.org/svdb/view.php?id=3770 for more details.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

UVM_INFO @ 0: reporter [RNTST] Running test M0_S1_wtest...
UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
---------------------------------------------------------------
Name                       Type                    Size  Value 
---------------------------------------------------------------
uvm_test_top               M0_S1_wtest             -     @2949 
  envh                     env                     -     @3009 
    M0_agnt                M0_agent                -     @3054 
      M0_drv               M0_driver               -     @4386 
        rsp_port           uvm_analysis_port       -     @4486 
        seq_item_port      uvm_seq_item_pull_port  -     @4435 
      M0_mon               M0_monitor              -     @5100 
        item_collect_port  uvm_analysis_port       -     @5200 
      M0_sqr               M0_sequencer            -     @4465 
        rsp_export         uvm_analysis_export     -     @4573 
        seq_item_export    uvm_seq_item_pull_imp   -     @5121 
        arbitration_queue  array                   0     -     
        lock_queue         array                   0     -     
        num_last_reqs      integral                32    'd1   
        num_last_rsps      integral                32    'd1   
    M1_agnt                M1_agent                -     @3084 
      M1_drv               M1_driver               -     @5257 
        rsp_port           uvm_analysis_port       -     @5357 
        seq_item_port      uvm_seq_item_pull_port  -     @5306 
      M1_mon               M1_monitor              -     @5971 
        item_collect_port  uvm_analysis_port       -     @6071 
      M1_sqr               M1_sequencer            -     @5336 
        rsp_export         uvm_analysis_export     -     @5444 
        seq_item_export    uvm_seq_item_pull_imp   -     @5992 
        arbitration_queue  array                   0     -     
        lock_queue         array                   0     -     
        num_last_reqs      integral                32    'd1   
        num_last_rsps      integral                32    'd1   
    S0_agnt                S0_agent                -     @3114 
      drv                  S0_driver               -     @6134 
        rsp_port           uvm_analysis_port       -     @6234 
        seq_item_port      uvm_seq_item_pull_port  -     @6183 
      mon                  S0_monitor              -     @6848 
        item_collect_port  uvm_analysis_port       -     @6948 
      seqr                 S0_sequencer            -     @6213 
        rsp_export         uvm_analysis_export     -     @6321 
        seq_item_export    uvm_seq_item_pull_imp   -     @6869 
        arbitration_queue  array                   0     -     
        lock_queue         array                   0     -     
        num_last_reqs      integral                32    'd1   
        num_last_rsps      integral                32    'd1   
    S1_agnt                S1_agent                -     @3144 
      drv                  S1_driver               -     @7011 
        rsp_port           uvm_analysis_port       -     @7111 
        seq_item_port      uvm_seq_item_pull_port  -     @7060 
      mon                  S1_monitor              -     @7725 
        item_collect_port  uvm_analysis_port       -     @7825 
      seqr                 S1_sequencer            -     @7090 
        rsp_export         uvm_analysis_export     -     @7198 
        seq_item_export    uvm_seq_item_pull_imp   -     @7746 
        arbitration_queue  array                   0     -     
        lock_queue         array                   0     -     
        num_last_reqs      integral                32    'd1   
        num_last_rsps      integral                32    'd1   
    S2_agnt                S2_agent                -     @3174 
      drv                  S2_driver               -     @7897 
        rsp_port           uvm_analysis_port       -     @7997 
        seq_item_port      uvm_seq_item_pull_port  -     @7946 
      mon                  S2_monitor              -     @8611 
        item_collect_port  uvm_analysis_port       -     @8711 
      seqr                 S2_sequencer            -     @7976 
        rsp_export         uvm_analysis_export     -     @8084 
        seq_item_export    uvm_seq_item_pull_imp   -     @8632 
        arbitration_queue  array                   0     -     
        lock_queue         array                   0     -     
        num_last_reqs      integral                32    'd1   
        num_last_rsps      integral                32    'd1   
    S3_agnt                S3_agent                -     @3204 
      drv                  S3_driver               -     @8774 
        rsp_port           uvm_analysis_port       -     @8874 
        seq_item_port      uvm_seq_item_pull_port  -     @8823 
      mon                  S3_monitor              -     @9488 
        item_collect_port  uvm_analysis_port       -     @9588 
      seqr                 S3_sequencer            -     @8853 
        rsp_export         uvm_analysis_export     -     @8961 
        seq_item_export    uvm_seq_item_pull_imp   -     @9509 
        arbitration_queue  array                   0     -     
        lock_queue         array                   0     -     
        num_last_reqs      integral                32    'd1   
        num_last_rsps      integral                32    'd1   
    S4_agnt                S4_agent                -     @3234 
      drv                  S4_driver               -     @9651 
        rsp_port           uvm_analysis_port       -     @9751 
        seq_item_port      uvm_seq_item_pull_port  -     @9700 
      mon                  S4_monitor              -     @10365
        item_collect_port  uvm_analysis_port       -     @10465
      seqr                 S4_sequencer            -     @9730 
        rsp_export         uvm_analysis_export     -     @9838 
        seq_item_export    uvm_seq_item_pull_imp   -     @10386
        arbitration_queue  array                   0     -     
        lock_queue         array                   0     -     
        num_last_reqs      integral                32    'd1   
        num_last_rsps      integral                32    'd1   
    S5_agnt                S5_agent                -     @3264 
      drv                  S5_driver               -     @10528
        rsp_port           uvm_analysis_port       -     @10628
        seq_item_port      uvm_seq_item_pull_port  -     @10577
      mon                  S5_monitor              -     @11242
        item_collect_port  uvm_analysis_port       -     @11342
      seqr                 S5_sequencer            -     @10607
        rsp_export         uvm_analysis_export     -     @10715
        seq_item_export    uvm_seq_item_pull_imp   -     @11263
        arbitration_queue  array                   0     -     
        lock_queue         array                   0     -     
        num_last_reqs      integral                32    'd1   
        num_last_rsps      integral                32    'd1   
    sb                     scoreboard              -     @3933 
      M0_ap                uvm_analysis_imp_m1     -     @3995 
      M1_ap                uvm_analysis_imp_m2     -     @4046 
      S0_ap                uvm_analysis_imp_s0     -     @4097 
      S1_ap                uvm_analysis_imp_s1     -     @4148 
      S2_ap                uvm_analysis_imp_s2     -     @4199 
      S3_ap                uvm_analysis_imp_s3     -     @4250 
      S4_ap                uvm_analysis_imp_s4     -     @4301 
      S5_ap                uvm_analysis_imp_s5     -     @4352 
    vseqr                  Virtual_sequencer       -     @3294 
      rsp_export           uvm_analysis_export     -     @3352 
      seq_item_export      uvm_seq_item_pull_imp   -     @3902 
      arbitration_queue    array                   0     -     
      lock_queue           array                   0     -     
      num_last_reqs        integral                32    'd1   
      num_last_rsps        integral                32    'd1   
---------------------------------------------------------------

UVM_INFO ./../UVME/test/test.sv(26) @ 0: uvm_test_top [uvm_test_top] BASE TEST START
UVM_INFO ./../UVME/test/test.sv(29) @ 0: uvm_test_top [uvm_test_top] INSIDE BASE TEST
UVM_INFO ./../UVME/agent/M1_agent/M1_driver.sv(32) @ 0: uvm_test_top.envh.M1_agnt.M1_drv [M1_driver] M1_driver
UVM_INFO ./../UVME/sequence/M0_seq.sv(18) @ 0: uvm_test_top.envh.M0_agnt.M0_sqr@@M0_seqh [M0_seq] base seq:inside body
UVM_INFO ./../UVME/test/test.sv(36) @ 0: uvm_test_top [uvm_test_top] END OF BASE TEST
UVM_INFO ./../UVME/test/M0_S1_wtest.sv(16) @ 0: uvm_test_top [uvm_test_top] M0_S1_wtest STARTED
UVM_INFO ./../UVME/test/M0_S1_wtest.sv(20) @ 0: uvm_test_top [uvm_test_top] INSIDE M0_S1_wtest
UVM_INFO ./../UVME/sequence/M0_seq.sv(18) @ 0: uvm_test_top.envh.M0_agnt.M0_sqr@@v_seq.M0_seqh [M0_seq] base seq:inside body
UVM_INFO ./../UVME/sequence/S1_seq.sv(11) @ 0: uvm_test_top.envh.S1_agnt.seqr@@v_seq.S1_seqh [S1_seq] slv1 seq:inside body
UVM_INFO ./../UVME/test/M0_S1_wtest.sv(26) @ 0: uvm_test_top [uvm_test_top] END OF M0_S1_wtest
UVM_INFO /tools/cadence_march2021/XCELIUM2009/tools/methodology/UVM/CDNS-1.1d/sv/src/base/uvm_objection.svh(1268) @ 4: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase

--- UVM Report catcher Summary ---


Number of demoted UVM_FATAL reports  :    0
Number of demoted UVM_ERROR reports  :    0
Number of demoted UVM_WARNING reports:    0
Number of caught UVM_FATAL reports   :    0
Number of caught UVM_ERROR reports   :    0
Number of caught UVM_WARNING reports :    0

--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :   13
UVM_WARNING :    0
UVM_ERROR :    0
UVM_FATAL :    0
** Report counts by id
[M0_seq]     2
[M1_driver]     1
[RNTST]     1
[S1_seq]     1
[TEST_DONE]     1
[UVMTOP]     1
[uvm_test_top]     6
Simulation complete via $finish(1) at time 4 NS + 44
/tools/cadence_march2021/XCELIUM2009/tools/methodology/UVM/CDNS-1.1d/sv/src/base/uvm_root.svh:457     $finish;
xcelium> exit
TOOL:	xrun(64)	20.09-s009: Exiting on Mar 01, 2023 at 22:17:28 IST  (total: 00:00:09)
