
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 25000000
Simulation Instructions: 25000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /home/abhishekjagushte/Labs/COA/ass2/traces/619.lbm_s-2677B.champsimtrace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
cpu0_L2C IP-based stride prefetcher
WARNING: The extended signature CACHE::prefetch_line(ip, base_addr, pf_addr, fill_this_level, prefetch_metadata) is deprecated.
WARNING: Use CACHE::prefetch_line(pf_addr, fill_this_level, prefetch_metadata) instead.
Heartbeat CPU 0 instructions: 10000003 cycles: 2593679 heartbeat IPC: 3.85553 cumulative IPC: 3.85553 (Simulation time: 0 hr 0 min 14 sec) 
Heartbeat CPU 0 instructions: 20000002 cycles: 5182756 heartbeat IPC: 3.86238 cumulative IPC: 3.85895 (Simulation time: 0 hr 0 min 28 sec) 

Warmup complete CPU 0 instructions: 25000002 cycles: 6477732 (Simulation time: 0 hr 0 min 35 sec) 

Heartbeat CPU 0 instructions: 30000000 cycles: 30054256 heartbeat IPC: 0.402067 cumulative IPC: 0.212075 (Simulation time: 0 hr 1 min 24 sec) 
Heartbeat CPU 0 instructions: 40000004 cycles: 77054882 heartbeat IPC: 0.212763 cumulative IPC: 0.212533 (Simulation time: 0 hr 3 min 5 sec) 
Heartbeat CPU 0 instructions: 50000004 cycles: 125082466 heartbeat IPC: 0.208214 cumulative IPC: 0.210784 (Simulation time: 0 hr 4 min 50 sec) 
Finished CPU 0 instructions: 25000002 cycles: 118604734 cumulative IPC: 0.210784 (Simulation time: 0 hr 4 min 50 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.210784 instructions: 25000002 cycles: 118604734
cpu0_DTLB TOTAL     ACCESS:    4485844  HIT:    4451797  MISS:      34047
cpu0_DTLB LOAD      ACCESS:    1990018  HIT:    1985397  MISS:       4621
cpu0_DTLB RFO       ACCESS:    2495826  HIT:    2466400  MISS:      29426
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 525.621 cycles
cpu0_ITLB TOTAL     ACCESS:     469946  HIT:     469946  MISS:          0
cpu0_ITLB LOAD      ACCESS:     469946  HIT:     469946  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:     547261  HIT:     547261  MISS:          0
cpu0_L1I LOAD      ACCESS:     547261  HIT:     547261  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:      34047  HIT:      15571  MISS:      18476
cpu0_STLB LOAD      ACCESS:       4621  HIT:          0  MISS:       4621
cpu0_STLB RFO       ACCESS:      29426  HIT:      15571  MISS:      13855
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 951.87 cycles
cpu0_L1D TOTAL     ACCESS:    5886958  HIT:    3936391  MISS:    1950567
cpu0_L1D LOAD      ACCESS:    1398496  HIT:    1102947  MISS:     295549
cpu0_L1D RFO       ACCESS:    4470755  HIT:    2815746  MISS:    1655009
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:      17707  HIT:      17698  MISS:          9
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 753.083 cycles
cpu0_L2C TOTAL     ACCESS:    3716586  HIT:    2506014  MISS:    1210572
cpu0_L2C LOAD      ACCESS:     295549  HIT:      67243  MISS:     228306
cpu0_L2C RFO       ACCESS:    1655009  HIT:     740045  MISS:     914964
cpu0_L2C PREFETCH  ACCESS:     110986  HIT:      43750  MISS:      67236
cpu0_L2C WRITEBACK ACCESS:    1655033  HIT:    1654976  MISS:         57
cpu0_L2C TRANSLATION ACCESS:          9  HIT:          0  MISS:          9
cpu0_L2C PREFETCH  REQUESTED:     193286  ISSUED:     193268  USEFUL:      77326  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 1253.16 cycles
LLC TOTAL     ACCESS:    2163378  HIT:     981206  MISS:    1182172
LLC LOAD      ACCESS:     218221  HIT:      21842  MISS:     196379
LLC RFO       ACCESS:     914902  HIT:      28327  MISS:     886575
LLC PREFETCH  ACCESS:     115159  HIT:      15993  MISS:      99166
LLC WRITEBACK ACCESS:     915087  HIT:     915044  MISS:         43
LLC TRANSLATION ACCESS:          9  HIT:          0  MISS:          9
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 1317.43 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      58018  ROW_BUFFER_MISS:    1124111
 DBUS AVG_CONGESTED_CYCLE:    3.99801
 WQ ROW_BUFFER_HIT:      21671  ROW_BUFFER_MISS:     864997  FULL:          0


CPU 0 Branch Prediction Accuracy: 95.9842% MPKI: 0.71772 Average ROB Occupancy at Mispredict: 255.733
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.71772
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

