--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Wed Mar 25 01:37:02 2015

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2014 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     AutoShift
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk3 [get_nets pwm_c]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Constraint: create_clock -period 5.000000 -name clk2 [get_nets latch_c]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Constraint: create_clock -period 5.000000 -name clk1 [get_nets clk_c]
            50 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 3.352ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             tmp_i12  (from clk +)
   Destination:    FD1S3AX    D              tmp_i13  (to clk +)

   Delay:                   1.502ns  (26.8% logic, 73.2% route), 1 logic levels.

 Constraint Details:

      1.502ns data_path tmp_i12 to tmp_i13 meets
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 3.352ns

 Path Details: tmp_i12 to tmp_i13

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              tmp_i12 (from clk)
Route         3   e 1.099                                  tmp[11]
                  --------
                    1.502  (26.8% logic, 73.2% route), 1 logic levels.


Passed:  The following path meets requirements by 3.352ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             tmp_i11  (from clk +)
   Destination:    FD1S3AX    D              tmp_i12  (to clk +)

   Delay:                   1.502ns  (26.8% logic, 73.2% route), 1 logic levels.

 Constraint Details:

      1.502ns data_path tmp_i11 to tmp_i12 meets
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 3.352ns

 Path Details: tmp_i11 to tmp_i12

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              tmp_i11 (from clk)
Route         3   e 1.099                                  tmp[10]
                  --------
                    1.502  (26.8% logic, 73.2% route), 1 logic levels.


Passed:  The following path meets requirements by 3.352ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             tmp_i10  (from clk +)
   Destination:    FD1S3AX    D              tmp_i11  (to clk +)

   Delay:                   1.502ns  (26.8% logic, 73.2% route), 1 logic levels.

 Constraint Details:

      1.502ns data_path tmp_i10 to tmp_i11 meets
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 3.352ns

 Path Details: tmp_i10 to tmp_i11

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              tmp_i10 (from clk)
Route         3   e 1.099                                  tmp[9]
                  --------
                    1.502  (26.8% logic, 73.2% route), 1 logic levels.

Report: 1.648 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets osc_clk_c_c]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk3 [get_nets pwm_c]                   |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk2 [get_nets latch_c]                 |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets clk_c]                   |     5.000 ns|     1.648 ns|     1  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets osc_clk_c_c]             |            -|            -|     0  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.



Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover  94 paths, 95 nets, and 285 connections (55.7% coverage)


Peak memory: 190140416 bytes, TRCE: 8192 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 
