# aclk {FREQ_HZ 48008019 CLK_DOMAIN design_audio_clk_wiz_0_0_clk_out1 PHASE 0.0}
# Clock Domain: design_audio_clk_wiz_0_0_clk_out1
create_clock -name aclk -period 20.830 [get_ports aclk]
# Generated clocks
