This directory contains Verilog design (`.v`) and testbench (`.tb.v`) files generated using **Veri-GPT**.

Design Prompts 
The original prompts used to generate these files can be found in the `./sample_prompts` folder.

⚙️ **Generation Script**  
All files were generated using the script:  
verigpt.py
