# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do Thunderbird_Turn_Signal_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/USER1/Digital\ Logic/Thunderbird_Turn_Signal {C:/Users/USER1/Digital Logic/Thunderbird_Turn_Signal/ped_flip_flop.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:23:41 on Dec 04,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/USER1/Digital Logic/Thunderbird_Turn_Signal" C:/Users/USER1/Digital Logic/Thunderbird_Turn_Signal/ped_flip_flop.v 
# -- Compiling module ped_flip_flop
# 
# Top level modules:
# 	ped_flip_flop
# End time: 22:23:41 on Dec 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/USER1/Digital\ Logic/Thunderbird_Turn_Signal {C:/Users/USER1/Digital Logic/Thunderbird_Turn_Signal/gated_d_latch.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:23:41 on Dec 04,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/USER1/Digital Logic/Thunderbird_Turn_Signal" C:/Users/USER1/Digital Logic/Thunderbird_Turn_Signal/gated_d_latch.v 
# -- Compiling module gated_d_latch
# 
# Top level modules:
# 	gated_d_latch
# End time: 22:23:41 on Dec 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/USER1/Digital\ Logic/Thunderbird_Turn_Signal {C:/Users/USER1/Digital Logic/Thunderbird_Turn_Signal/Thunderbird_Turn_Signal.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:23:41 on Dec 04,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/USER1/Digital Logic/Thunderbird_Turn_Signal" C:/Users/USER1/Digital Logic/Thunderbird_Turn_Signal/Thunderbird_Turn_Signal.v 
# -- Compiling module Thunderbird_Turn_Signal
# 
# Top level modules:
# 	Thunderbird_Turn_Signal
# End time: 22:23:41 on Dec 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/USER1/Digital\ Logic/Thunderbird_Turn_Signal {C:/Users/USER1/Digital Logic/Thunderbird_Turn_Signal/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:23:41 on Dec 04,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/USER1/Digital Logic/Thunderbird_Turn_Signal" C:/Users/USER1/Digital Logic/Thunderbird_Turn_Signal/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 22:23:41 on Dec 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" tb 
# Start time: 22:23:41 on Dec 04,2018
# Loading work.tb
# Loading work.Thunderbird_Turn_Signal
# Loading work.ped_flip_flop
# Loading work.gated_d_latch
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: (vsim-7) Failed to open readmem file "thunderbird.tv" in read mode.
# No such file or directory. (errno = ENOENT)    : C:/Users/USER1/Digital Logic/Thunderbird_Turn_Signal/tb.v(32)
#    Time: 0 ps  Iteration: 0  Instance: /tb
# End time: 22:24:16 on Dec 04,2018, Elapsed time: 0:00:35
# Errors: 0, Warnings: 1
