module Semantics where

open import Data.Bool using (Bool; true; false)
open import Data.Product
open import Relation.Binary.PropositionalEquality using (_â‰¡_; refl; sym; trans; cong; subst; _â‰¢_)
open import Data.Maybe using (Maybe; nothing; just)
open import Function using (case_of_)
--open import Function.Bijection

open import Agda.Builtin.Nat
import Data.Nat as Nat
open import Data.Nat using (â„•; zero; suc; _+_)

import Data.Fin as Fin
open import Data.Fin using (Fin; toâ„•; fromâ„•<; _<_)

import Data.Vec as Vec
open import Data.Vec using (Vec; []; _âˆ·_; _[_]=_; _[_]â‰”_; take; drop)
open import Data.Vec.Properties

open import Level

--- --- ---


-- This datatype will label our semantics, thus making our
-- relation a labeled transition relation. The Request
-- constructor can be seen as a command by the CPU to load
-- an address from memory to the register. Ï„ is the "Silent"
-- transition (Ï„ is used to denote this by convention)
data Label {Target Address : Set} : Set where

  -- This label indicates a load instruction
  Load : Target â†’ Address â†’ Label

  -- These labels are "background instructions" that
  -- are "unobservable"
  Ï„ : Target â†’ Address â†’ Label


module BitWidth where
  data BitWidth : Set where
    BW : â„• â†’ BitWidth
  
  -- What range of decimal numbers is covered by a given bitwidth?
  bitWidthRange : BitWidth â†’ â„•
  bitWidthRange (BW w) = 2 Nat.^ w
  
  -- A â„• which could be represented by a given BitWidth.
  FinBitWidth : BitWidth â†’ Set
  FinBitWidth bw = Fin (bitWidthRange bw)

open BitWidth

Word : Set
Word = â„•

module Memory {addrWidth : BitWidth} where
  Address : Set
  Address = FinBitWidth addrWidth

  memWordCount : â„• 
  memWordCount = bitWidthRange addrWidth

  Memory : Set
  Memory = Vec Word memWordCount

  memAccess : Memory â†’ Address â†’ Word
  memAccess = Vec.lookup

module RegFile {regCount : â„•} where
  RegName : Set
  RegName = Fin regCount

  RegFile : Set
  RegFile = Vec Word regCount

  regAccess : RegFile â†’ RegName â†’ Word
  regAccess = Vec.lookup

module DirectMemoryAccess {addrWidth regCount} where
  open module Memory' = Memory {addrWidth}  public
  open module RegFile' = RegFile {regCount} public

  State : Set
  State = Memory Ã— RegFile
        
  data _âŸ¶â‚[_]_ : State â†’ Label â†’ State â†’ Set where

    -- Nathan: `mem [ addr ]= val` is a weaking of `val â‰¡ memAccess mem addr`.
    -- IMO, it's better because we have a lemma in the stdlib that lets us
    -- recover `memAccess mem addr â‰¡ val`, and we can now also use
    -- `mem [ addr ]= val` in proofs which require that type.

    -- Nathan: Where does regname come from? Should it be included in the Request?
    load : âˆ€ {mem : Memory} {addr : Address}
             {reg : RegFile} {regname : RegName}
             {val : Word}
         --â†’ val â‰¡ memAccess mem addr
         â†’ mem [ addr ]= val 
           ------------------------
         â†’ (mem , reg) âŸ¶â‚[ Load regname addr ] (mem , reg [ regname ]â‰” val)

module DirectlyMappedCacheMemoryAccess
       {addrWidthâ„• regCount indexWidthâ„• offsetWidthâ„•}
       {iw+owâ‰¤aw : indexWidthâ„• Nat.+ offsetWidthâ„• Nat.â‰¤ addrWidthâ„•}
       where
  open module DMA = DirectMemoryAccess {BW addrWidthâ„•} {regCount}

  tagWidthâ„• = addrWidthâ„• Nat.âˆ¸ (indexWidthâ„• Nat.+ offsetWidthâ„•)
  rowAddrWidthâ„• = tagWidthâ„• Nat.+ indexWidthâ„•

  tagWidth = BW tagWidthâ„•
  indexWidth = BW indexWidthâ„•
  offsetWidth = BW offsetWidthâ„•
  rowAddressWidth = BW rowAddrWidthâ„•

  Tag = FinBitWidth tagWidth
  Index = FinBitWidth indexWidth
  Offset = FinBitWidth offsetWidth
  RowAddress = FinBitWidth rowAddressWidth

  cacheLineCount : â„•
  cacheLineCount = bitWidthRange (BW indexWidthâ„•)

  cacheRowSlotCount : â„•
  cacheRowSlotCount = bitWidthRange (BW offsetWidthâ„•)

  Row = Vec Word cacheRowSlotCount

  record CacheLine : Set where
    constructor CL
    field
      valid : Bool
      tag : Tag
      row : Row
      -- Î» offset â†’ Word

  Cache : Set
  Cache = Vec CacheLine cacheLineCount
  -- Î» index â†’ cacheLine

  data _[_ï¹_ï¹_]=_ : Cache â†’ Tag â†’ Index â†’ Offset â†’ Word â†’ Set where
    cacheAccess : âˆ€ cache tag index offset {row} {val}
        â†’ cache [ index ]= CL true tag row
        â†’ row [ offset ]= val
        â†’ cache [ tag ï¹ index ï¹ offset ]= val


  -- This function does a memory lookup with "more steps"
  lookup-with : (Address â†’ Tag Ã— Index Ã— Offset) â†’
                (Memory â†’ Tag â†’ Index â†’ Row) â†’
                Memory â†’ Address â†’ Word
  lookup-with ð’‡ ð’ˆ mem addr =
    let (tag , index , offset) = ð’‡ addr
        row = ð’ˆ mem tag index
    in  Vec.lookup row offset

  -- The 'signature' is an abstract set of functions
  -- that yield an abstract implementation of the algorithm
  -- which does the cache and address manipulation
  record Signature : Set where
    field
      toBitVec : Address â†’ Tag Ã— Index Ã— Offset
      fetchRow : Memory â†’ Tag â†’ Index â†’ Row
      lemmaâ‚ : âˆ€{mem : Memory} {addr : Address} {val : Word} â†’
                    mem [ addr ]= val â†’
                    let (tag , index , offset) = toBitVec addr
                        row = fetchRow mem tag index
                    in  row [ offset ]= val

      lemmaâ‚‚ : âˆ€{mem : Memory} â†’
               (âˆ€(addr : Address) â†’ Vec.lookup mem addr â‰¡ lookup-with toBitVec fetchRow mem addr) 

  open Signature

  -- think of fetching a row as a window into memory
  -- dropping all the values in memory up to the rowAddr
  -- from there, taking (bitWidthRange offsetWidth) values
  -- with that view, it's easier to see how offset points at the same value as mem[addr]=

  data lookupinator : Address â†’ Tag Ã— Index Ã— Offset â†’ RowAddress â†’ Memory â†’ Row â†’ Set where
    lookupinated :
      âˆ€ {addr : Address} {tag : Tag} {index : Index} {offset : Offset} â†’
      --     tag â‰¡ addr / bitWidthRange offsetWidth / bitWidthRange indexWidth % bitWidthRange tagWidth
      --   index â‰¡ addr / bitWidthRange offsetWidth                            % bitWidthRange indexWidth
      --  offset â‰¡ addr                                                        % bitWidthRange offsetWidth
      âˆ€ {rowAddr : RowAddress} â†’
      -- rowAddr â‰¡ addr / bitWidthRange offsetWidth                            % bitWidthRange (tagWidth + indexWidth)
      âˆ€ {mem : Memory} {row : Row} â†’
      -- row [ offset ]= val â†’
      lookupinator addr (tag , index , offset) rowAddr mem row

  data bitify : Address â†’ Tag Ã— Index Ã— Offset â†’ Set where
    bitified : âˆ€ {addr : Address} {tag : Tag} {index : Index} {offset : Offset}
      --    tag â‰¡ addr / bitWidthRange offsetWidth / bitWidthRange indexWidth % bitWidthRange tagWidth
      --  index â‰¡ addr / bitWidthRange offsetWidth                            % bitWidthRange indexWidth
      -- offset â‰¡ addr                                                        % bitWidthRange offsetWidth
      â†’ bitify addr (tag , index , offset)

  data catbits : Tag Ã— Index â†’ RowAddress â†’ Set where
    cattedbits : âˆ€ {tag : Tag} {index : Index} {rowAddr : RowAddress}
      -- ...
      â†’ catbits (tag , index) rowAddr

  data fetch : Memory â†’ RowAddress â†’ Row â†’ Set where
    fetched : âˆ€ {mem : Memory} {rowAddr : RowAddress} {row : Row}
      -- ...
      â†’ fetch mem rowAddr row

  -- We can use a state machine approach for âŸ¶â‚‚
  -- A configuration is a combination of the mutable memory and registers
  -- along with a state variable that represents what "process" we are
  -- currently doing.
  data Process : Set where

    Idle : Process
    Access : Process
    Allocate : Process
    Write : Word â†’ Process
      
  
  Config : Set
  Config = Process Ã— Memory Ã— RegFile Ã— Cache

  --pattern _,_,_ a b c = a , (b , c)

  private
    variable
      reg-name : RegName
      Î£â‚€ : Signature
      addr : Address
      ð‘š : Memory
      ð‘Ÿ ð‘Ÿ' : RegFile
      Ïƒ Ïƒ' : Cache
      tag : Tag
      index : Index
      offset : Offset

  data _âŸ¶â‚‚[_,_]_ : Config â†’ Label â†’ Signature â†’ Config â†’ Set where

    -- processor requests to do something with the address
    req-rule :  (Idle , ð‘š , ð‘Ÿ , Ïƒ) âŸ¶â‚‚[ Load reg-name addr , Î£â‚€ ] (Access , ð‘š , ð‘Ÿ , Ïƒ)

    -- If a hit, proceed to attemp to write the value to a register
    hit-rule : âˆ€ {val} â†’
               let (tag , index , offset) = toBitVec Î£â‚€ addr
               in Ïƒ [ tag ï¹ index ï¹ offset ]= val â†’
                  (Access , ð‘š , ð‘Ÿ , Ïƒ) âŸ¶â‚‚[ Ï„ reg-name addr , Î£â‚€ ] (Write val , ð‘š , ð‘Ÿ , Ïƒ)

    -- Write the value to the target register, then return to waiting for next request
    write-rule : let (tag , index , offset) = toBitVec Î£â‚€ addr
                     row = fetchRow Î£â‚€ ð‘š tag index
                     val = Vec.lookup row offset
                     ð‘Ÿ' = ð‘Ÿ [ reg-name ]â‰” val
                 in (Write val , ð‘š , ð‘Ÿ , Ïƒ) âŸ¶â‚‚[ Ï„ reg-name addr , Î£â‚€ ] (Idle , ð‘š , ð‘Ÿ' , Ïƒ)

    -- We can't provide a proof of a cache hit, therefore we can only apply this reduction
    miss-rule : (Access , ð‘š , ð‘Ÿ , Ïƒ) âŸ¶â‚‚[ Ï„ reg-name addr , Î£â‚€ ] (Allocate , ð‘š , ð‘Ÿ , Ïƒ)

    -- We allocate a new line in the cache (thus updating it), then go back to
    -- comparing tags. The idea _now_ we can provide a proof of a cache hit and
    -- successfully move on to the write stage
    allocate-rule : let (tag , index , offset) = toBitVec Î£â‚€ addr
                        row = fetchRow Î£â‚€ ð‘š tag index
                        line = CL true tag row
                        Ïƒ' = Ïƒ [ index ]â‰” line
                    in (Allocate , ð‘š , ð‘Ÿ , Ïƒ) âŸ¶â‚‚[ Ï„ reg-name addr , Î£â‚€ ] (Access , ð‘š , ð‘Ÿ , Ïƒ')
                     
  

  -- Note : This lemma is similar to injectivity. It says that lookups directly in
  -- memory give the same value as the "lookup-with" some functions that do the
  -- splitting of the address into tag-index-offset then retreive the relevant row.
  equiv-lookups : âˆ€{val} (mem : Memory) Î£â‚€ addr â†’
           mem [ addr ]= val â†’
           let val' = lookup-with (toBitVec Î£â‚€) (fetchRow Î£â‚€) mem addr
           in mem [ addr ]= val'
  equiv-lookups mem Î£â‚€ addr mem[addr]=val = lookupâ‡’[]= addr mem (lemmaâ‚‚ Î£â‚€ addr)

  -- Allocation gives a hit
  Lemma : âˆ€{reg-name val} addr ð‘š Î£â‚€ Ïƒ Ïƒ' â†’
          ð‘š [ addr ]= val â†’
          (Allocate , ð‘š , ð‘Ÿ , Ïƒ) âŸ¶â‚‚[ Ï„ reg-name addr , Î£â‚€ ] (Access , ð‘š , ð‘Ÿ , Ïƒ') â†’
          let (tag , index , offset) = toBitVec Î£â‚€ addr
              row = fetchRow Î£â‚€ ð‘š tag index
              val = Vec.lookup row offset
          in Ïƒ' [ tag ï¹ index ï¹ offset ]= val
  Lemma addr ð‘š Î£â‚€ Ïƒ .(Ïƒ [ _ ]â‰” CL true _ _) mem[addr]=val allocate-rule =
    let (tag , index , offset) = toBitVec Î£â‚€ addr
        row = fetchRow Î£â‚€ ð‘š tag index
        val = Vec.lookup row offset
    in  cacheAccess (Ïƒ [ _ ]â‰” CL true _ _) tag index offset
                    ([]â‰”-updates _ index)
                    (lemmaâ‚ Î£â‚€ (equiv-lookups ð‘š Î£â‚€ addr mem[addr]=val))
