static inline T_1 F_1 ( void )\r\n{\r\nT_1 V_1 ;\r\nasm volatile("mrc p14, 0, %0, c0, c1, 0 @ read comms ctrl reg"\r\n: "=r" (__ret) : : "cc");\r\nreturn V_1 ;\r\n}\r\nstatic inline char F_2 ( void )\r\n{\r\nchar V_2 ;\r\nasm volatile("mrc p14, 0, %0, c0, c5, 0 @ read comms data reg"\r\n: "=r" (__c));\r\nF_3 () ;\r\nreturn V_2 ;\r\n}\r\nstatic inline void F_4 ( char V_3 )\r\n{\r\nasm volatile("mcr p14, 0, %0, c0, c5, 0 @ write a char"\r\n:\r\n: "r" (c));\r\nF_3 () ;\r\n}\r\nstatic int F_5 ( T_2 V_4 , const char * V_5 , int V_6 )\r\n{\r\nint V_7 ;\r\nfor ( V_7 = 0 ; V_7 < V_6 ; V_7 ++ ) {\r\nwhile ( F_1 () & V_8 )\r\nF_6 () ;\r\nF_4 ( V_5 [ V_7 ] ) ;\r\n}\r\nreturn V_6 ;\r\n}\r\nstatic int F_7 ( T_2 V_4 , char * V_5 , int V_6 )\r\n{\r\nint V_7 ;\r\nfor ( V_7 = 0 ; V_7 < V_6 ; ++ V_7 )\r\nif ( F_1 () & V_9 )\r\nV_5 [ V_7 ] = F_2 () ;\r\nelse\r\nbreak;\r\nreturn V_7 ;\r\n}\r\nstatic bool F_8 ( void )\r\n{\r\nunsigned long time = V_10 + ( V_11 / 10 ) ;\r\nF_4 ( '\n' ) ;\r\nwhile ( F_9 ( time ) ) {\r\nif ( ! ( F_1 () & V_8 ) )\r\nreturn true ;\r\n}\r\nreturn false ;\r\n}\r\nstatic int T_3 F_10 ( void )\r\n{\r\nif ( ! F_8 () )\r\nreturn - V_12 ;\r\nF_11 ( 0 , 0 , & V_13 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int T_3 F_12 ( void )\r\n{\r\nif ( ! F_8 () )\r\nreturn - V_12 ;\r\nF_13 ( 0 , 0 , & V_13 , 128 ) ;\r\nreturn 0 ;\r\n}
