{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1389526306234 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 232 07/05/2012 Service Pack 1 SJ Web Edition " "Version 12.0 Build 232 07/05/2012 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1389526306234 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 12 19:31:46 2014 " "Processing started: Sun Jan 12 19:31:46 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1389526306234 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1389526306234 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ex17 -c ex17 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ex17 -c ex17" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1389526306234 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1389526306593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myram.v 1 1 " "Found 1 design units, including 1 entities, in source file myram.v" { { "Info" "ISGN_ENTITY_NAME" "1 myram " "Found entity 1: myram" {  } { { "myram.v" "" { Text "D:/FpgaExample/ex17/myram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1389526306687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1389526306687 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ex17.v 1 1 " "Using design file ex17.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ex17 " "Found entity 1: ex17" {  } { { "ex17.v" "" { Text "D:/FpgaExample/ex17/ex17.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1389526306750 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1389526306750 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ex17 " "Elaborating entity \"ex17\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1389526306750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myram myram:myram_inst " "Elaborating entity \"myram\" for hierarchy \"myram:myram_inst\"" {  } { { "ex17.v" "myram_inst" { Text "D:/FpgaExample/ex17/ex17.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1389526306750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram myram:myram_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"myram:myram_inst\|altsyncram:altsyncram_component\"" {  } { { "myram.v" "altsyncram_component" { Text "D:/FpgaExample/ex17/myram.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1389526306875 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "myram:myram_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"myram:myram_inst\|altsyncram:altsyncram_component\"" {  } { { "myram.v" "" { Text "D:/FpgaExample/ex17/myram.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1389526306890 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "myram:myram_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"myram:myram_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389526306890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389526306890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file myram_init.mif " "Parameter \"init_file\" = \"myram_init.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389526306890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389526306890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389526306890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389526306890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389526306890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389526306890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389526306890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389526306890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389526306890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389526306890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389526306890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389526306890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389526306890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1389526306890 ""}  } { { "myram.v" "" { Text "D:/FpgaExample/ex17/myram.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1389526306890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_loj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_loj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_loj1 " "Found entity 1: altsyncram_loj1" {  } { { "db/altsyncram_loj1.tdf" "" { Text "D:/FpgaExample/ex17/db/altsyncram_loj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1389526306968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1389526306968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_loj1 myram:myram_inst\|altsyncram:altsyncram_component\|altsyncram_loj1:auto_generated " "Elaborating entity \"altsyncram_loj1\" for hierarchy \"myram:myram_inst\|altsyncram:altsyncram_component\|altsyncram_loj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1389526306968 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lcd_driver.v 1 1 " "Using design file lcd_driver.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_driver " "Found entity 1: lcd_driver" {  } { { "lcd_driver.v" "" { Text "D:/FpgaExample/ex17/lcd_driver.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1389526307062 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1389526307062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_driver lcd_driver:uut_lcd_driver " "Elaborating entity \"lcd_driver\" for hierarchy \"lcd_driver:uut_lcd_driver\"" {  } { { "ex17.v" "uut_lcd_driver" { Text "D:/FpgaExample/ex17/ex17.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1389526307062 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 6 lcd_driver.v(96) " "Verilog HDL assignment warning at lcd_driver.v(96): truncated value with size 9 to match size of target (6)" {  } { { "lcd_driver.v" "" { Text "D:/FpgaExample/ex17/lcd_driver.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1389526307062 "|ex17|lcd_driver:uut_lcd_driver"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "lcd_driver.v" "" { Text "D:/FpgaExample/ex17/lcd_driver.v" 83 -1 0 } } { "lcd_driver.v" "" { Text "D:/FpgaExample/ex17/lcd_driver.v" 88 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1 1389526308187 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1 1389526308187 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_en VCC " "Pin \"lcd_en\" is stuck at VCC" {  } { { "ex17.v" "" { Text "D:/FpgaExample/ex17/ex17.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1389526308250 "|ex17|lcd_en"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_db_g\[0\] GND " "Pin \"lcd_db_g\[0\]\" is stuck at GND" {  } { { "ex17.v" "" { Text "D:/FpgaExample/ex17/ex17.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1389526308250 "|ex17|lcd_db_g[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_db_g\[1\] GND " "Pin \"lcd_db_g\[1\]\" is stuck at GND" {  } { { "ex17.v" "" { Text "D:/FpgaExample/ex17/ex17.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1389526308250 "|ex17|lcd_db_g[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_db_g\[2\] GND " "Pin \"lcd_db_g\[2\]\" is stuck at GND" {  } { { "ex17.v" "" { Text "D:/FpgaExample/ex17/ex17.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1389526308250 "|ex17|lcd_db_g[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_db_g\[3\] GND " "Pin \"lcd_db_g\[3\]\" is stuck at GND" {  } { { "ex17.v" "" { Text "D:/FpgaExample/ex17/ex17.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1389526308250 "|ex17|lcd_db_g[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_db_g\[4\] GND " "Pin \"lcd_db_g\[4\]\" is stuck at GND" {  } { { "ex17.v" "" { Text "D:/FpgaExample/ex17/ex17.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1389526308250 "|ex17|lcd_db_g[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_db_g\[5\] GND " "Pin \"lcd_db_g\[5\]\" is stuck at GND" {  } { { "ex17.v" "" { Text "D:/FpgaExample/ex17/ex17.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1389526308250 "|ex17|lcd_db_g[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1389526308250 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1 1389526308484 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1389526309031 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1389526309031 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "151 " "Implemented 151 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1389526309078 ""} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Implemented 20 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1389526309078 ""} { "Info" "ICUT_CUT_TM_LCELLS" "97 " "Implemented 97 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1389526309078 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1 1389526309078 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1389526309078 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "288 " "Peak virtual memory: 288 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1389526309125 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 12 19:31:49 2014 " "Processing ended: Sun Jan 12 19:31:49 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1389526309125 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1389526309125 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1389526309125 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1389526309125 ""}
