 
                              IC Compiler II (TM)

                  Version W-2024.09 for linux64 - Aug 26, 2024
  This release has significant feature enhancements. Please review the Release
                       Notes associated with this release.

                    Copyright (c) 1988 - 2024 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Information: Term was not able to be set up using xterm-256color . Using "xterm" by default instead. (CLE-10)
icc2_shell> start_gui
icc2_shell> set PDK_PATH ./../ref
./../ref
icc2_shell> create_lib -ref_lib $PDK_PATH/lib/ndm/saed32rvt_c.ndm 8BIT_SHIFTER_LIB
{8BIT_SHIFTER_LIB}
icc2_shell> read_verilog {./../DC/results/shifter.mapped.v} -library 8BIT_SHIFTER_LIB -design 8bit_shifter -top 8bit_shifter
Information: Reading Verilog into new design '8bit_shifter' in library '8BIT_SHIFTER_LIB'. (VR-012)
Loading verilog file '/home/student/Documents/RTL2GDSII(1)/RTL2GDSII/DC/results/shifter.mapped.v'
Warning: Failed to find the specified top module '8bit_shifter'. (VR-005)
Number of modules read: 1
Top level ports: 22
Total ports in all modules: 22
Total nets in all modules: 147
Total instances in all modules: 132
Elapsed = 00:00:00.00, CPU = 00:00:00.00
1
icc2_shell> initialize_floorplan -core_utilization 0.6 -shape T -orientation S -core_offset 2 -flip_first_row true
[icc2-lic Tue Jun  3 14:11:40 2025] Command 'initialize_floorplan' requires licenses
[icc2-lic Tue Jun  3 14:11:40 2025] Sending authorization request for 'ICCompilerII'
[icc2-lic Tue Jun  3 14:11:40 2025] Authorization request for 'ICCompilerII' failed (-5)
[icc2-lic Tue Jun  3 14:11:40 2025] Sending authorization request for 'ICCompilerII-4'
[icc2-lic Tue Jun  3 14:11:40 2025] Authorization request for 'ICCompilerII-4' failed (-5)
[icc2-lic Tue Jun  3 14:11:40 2025] Sending authorization request for 'ICCompilerII-8'
[icc2-lic Tue Jun  3 14:11:40 2025] Authorization request for 'ICCompilerII-8' succeeded
[icc2-lic Tue Jun  3 14:11:40 2025] Sending authorization request for 'ICCompilerII-NX'
[icc2-lic Tue Jun  3 14:11:41 2025] Authorization request for 'ICCompilerII-NX' succeeded
[icc2-lic Tue Jun  3 14:11:41 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Tue Jun  3 14:11:41 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Tue Jun  3 14:11:41 2025] Count request for 'ICCompilerII-8' returned 0 
[icc2-lic Tue Jun  3 14:11:41 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Tue Jun  3 14:11:41 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Tue Jun  3 14:11:41 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Tue Jun  3 14:11:41 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Tue Jun  3 14:11:41 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Tue Jun  3 14:11:41 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Tue Jun  3 14:11:41 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Tue Jun  3 14:11:41 2025] Count request for 'ICCompilerII-NX' returned 0 
[icc2-lic Tue Jun  3 14:11:41 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Tue Jun  3 14:11:41 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Tue Jun  3 14:11:41 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Tue Jun  3 14:11:41 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Tue Jun  3 14:11:41 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Tue Jun  3 14:11:41 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Tue Jun  3 14:11:41 2025] Check-out of alternate set of keys directly with queueing was successful
Using libraries: 8BIT_SHIFTER_LIB saed32rvt_c
Linking block 8BIT_SHIFTER_LIB:8bit_shifter.design
Information: User units loaded from library 'saed32rvt_c' (LNK-040)
Design 'shifter' was successfully linked.
Removing existing floorplan objects
Creating core...
Info: For non-rectangle shape, support to compare core_area's length with macros' max width and height.
Core utilization ratio = 67.68%
Unplacing all cells...
Creating site array...
Creating routing tracks...
Initializing floorplan completed.
icc2_shell> set_individual_pin_constraints -offset {1 20} -sides 8 -ports [get_ports]
Information: The command 'set_individual_pin_constraints' cleared the undo history. (UNDO-016)
1
icc2_shell> place_pins -self
[icc2-lic Tue Jun  3 14:11:41 2025] Command 'place_pins' requires licenses
[icc2-lic Tue Jun  3 14:11:41 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Tue Jun  3 14:11:41 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Tue Jun  3 14:11:41 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Tue Jun  3 14:11:41 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Tue Jun  3 14:11:41 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Tue Jun  3 14:11:41 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Tue Jun  3 14:11:41 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Tue Jun  3 14:11:41 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Tue Jun  3 14:11:41 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Tue Jun  3 14:11:41 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Tue Jun  3 14:11:41 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Tue Jun  3 14:11:41 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Tue Jun  3 14:11:41 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Tue Jun  3 14:11:41 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Tue Jun  3 14:11:41 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Tue Jun  3 14:11:41 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Tue Jun  3 14:11:41 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Tue Jun  3 14:11:41 2025] Check-out of alternate set of keys directly with queueing was successful
Information: Starting 'place_pins' (FLW-8000)
Information: Time: 2025-06-03 14:11:41 / Session:  00:00:22 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 474 MB (FLW-8100)
Load DB...
CPU Time for load db: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 

Min routing layer: M1
Max routing layer: MRDL


CPU Time for Top Level Pre-Route Processing: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
CPU Time for Leaf Level Pre-Route Processing: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Warning: found large number of corner keepout wiretracks on side 1 of block shifter on layer M9 and there is no enough wire tracks available on this side (DPPA-096)
Warning: found large number of corner keepout wiretracks on side 2 of block shifter on layer M8 and there is no enough wire tracks available on this side (DPPA-096)
Warning: found large number of corner keepout wiretracks on side 2 of block shifter on layer MRDL and there is no enough wire tracks available on this side (DPPA-096)
Warning: found large number of corner keepout wiretracks on side 3 of block shifter on layer M7 and there is no enough wire tracks available on this side (DPPA-096)
Warning: found large number of corner keepout wiretracks on side 3 of block shifter on layer M9 and there is no enough wire tracks available on this side (DPPA-096)
Warning: found large number of corner keepout wiretracks on side 4 of block shifter on layer MRDL and there is no enough wire tracks available on this side (DPPA-096)
Warning: found large number of corner keepout wiretracks on side 5 of block shifter on layer M7 and there is no enough wire tracks available on this side (DPPA-096)
Warning: found large number of corner keepout wiretracks on side 5 of block shifter on layer M9 and there is no enough wire tracks available on this side (DPPA-096)
Warning: found large number of corner keepout wiretracks on side 6 of block shifter on layer M8 and there is no enough wire tracks available on this side (DPPA-096)
Warning: found large number of corner keepout wiretracks on side 6 of block shifter on layer MRDL and there is no enough wire tracks available on this side (DPPA-096)
Warning: found large number of corner keepout wiretracks on side 7 of block shifter on layer M9 and there is no enough wire tracks available on this side (DPPA-096)
Warning: found large number of corner keepout wiretracks on side 8 of block shifter on layer MRDL and there is no enough wire tracks available on this side (DPPA-096)
Number of block ports: 22
Number of block pin locations assigned from router: 0
CPU Time for Pin Preparation: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Number of PG ports on blocks: 0
Number of pins created: 22
CPU Time for Pin Creation: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Total Pin Placement CPU Time: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Information: Ending   'place_pins' (FLW-8001)
Information: Time: 2025-06-03 14:11:41 / Session:  00:00:22 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 476 MB (FLW-8100)
1
icc2_shell> create_placement -floorplan
[icc2-lic Tue Jun  3 14:11:41 2025] Command 'create_placement' requires licenses
[icc2-lic Tue Jun  3 14:11:41 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Tue Jun  3 14:11:41 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Tue Jun  3 14:11:41 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Tue Jun  3 14:11:41 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Tue Jun  3 14:11:41 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Tue Jun  3 14:11:41 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Tue Jun  3 14:11:41 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Tue Jun  3 14:11:41 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Tue Jun  3 14:11:41 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Tue Jun  3 14:11:41 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Tue Jun  3 14:11:41 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Tue Jun  3 14:11:41 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Tue Jun  3 14:11:41 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Tue Jun  3 14:11:41 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Tue Jun  3 14:11:41 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Tue Jun  3 14:11:41 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Tue Jun  3 14:11:41 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Tue Jun  3 14:11:41 2025] Check-out of alternate set of keys directly with queueing was successful
Information: Starting 'create_placement' (FLW-8000)
Information: Time: 2025-06-03 14:11:41 / Session:  00:00:22 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 476 MB (FLW-8100)
Creating appropriate block views (if needed)...
Multi-Processing Summary
  Max number of cores for parent process: 1; hostname: ict-chipin.sot.pdpu.ac.in
  No distributed processing
Command Option Settings Summary
  -floorplan -effort medium
Info: starting to push down row track for sub-blocks.
Information: All hard macros are fixed, no hard macro placement is done. (DPP-416)
Generating automatic soft blockages for 8bit_shifter, hor/vert channel sizes are 6.688/6.688
Placing top level std cells.
Warning: No valid clocks available in mode 'default'. Setting clock frequency to 1 GHz. (POW-034)
Warning: no valid parasitic for default corner(LATE) (NEX-018)
Warning: no valid parasitic for default corner(LATE) (NEX-018)
Warning: no valid parasitic for default corner(LATE) (NEX-018)
Warning: no valid parasitic for default corner(LATE) (NEX-018)
Warning: No valid clocks available in mode 'default'. Setting clock frequency to 1 GHz. (POW-034)
Warning: No valid clocks available in mode 'default'. Setting clock frequency to 1 GHz. (POW-034)
coarse place 0% done.
coarse place 33% done.
coarse place 67% done.
coarse place 100% done.
Running block placement.
Floorplan placement done.
[icc2-lic Tue Jun  3 14:11:42 2025] Command 'report_placement' requires licenses
[icc2-lic Tue Jun  3 14:11:42 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Tue Jun  3 14:11:42 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Tue Jun  3 14:11:42 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Tue Jun  3 14:11:42 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Tue Jun  3 14:11:42 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Tue Jun  3 14:11:42 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Tue Jun  3 14:11:42 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Tue Jun  3 14:11:42 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Tue Jun  3 14:11:42 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Tue Jun  3 14:11:42 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Tue Jun  3 14:11:42 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Tue Jun  3 14:11:42 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Tue Jun  3 14:11:42 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Tue Jun  3 14:11:42 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Tue Jun  3 14:11:42 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Tue Jun  3 14:11:42 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Tue Jun  3 14:11:42 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Tue Jun  3 14:11:42 2025] Check-out of alternate set of keys directly with queueing was successful
****************************************
Report : report_placement
Design : shifter
Version: W-2024.09
Date   : Tue Jun  3 14:11:42 2025
****************************************
  ==================
  Note: Ignoring violations of fixed cells or between fixed pairs of cells. 
        To include violations of / between fixed cells, disable -ignore_fixed. 
  ==================

  Wire length report (all)
  ==================
  wire length in design 8bit_shifter: 1298.494 microns.
  wire length in design 8bit_shifter (see through blk pins): 1298.494 microns.
  ------------------
  Total wire length: 1298.494 microns.

  Physical hierarchy violations report
  ====================================
  Violations in design 8bit_shifter:
     0 cells have placement violation.
  ------------------------------------
  Total 0 cells have placement violation.

  Voltage area violations report
  ====================================
  Voltage area placement violations in design 8bit_shifter:
     0 cells placed outside the voltage area which they belong to.
  ------------------------------------
  Total 0 macro cells placed outside the voltage area which they belong to.

  Hard macro to hard macro overlap report
  =======================================
  HM to HM overlaps in design 8bit_shifter: 0
  ---------------------------------------
  Total hard macro to hard macro overlaps: 0

Information: Default error view 8bit_shifter_dpplace.err is created in GUI error browser. (DPP-054)
Information: Elapsed time for create_placement excluding pending time: 00:00:00.30. (DPUI-902)
Information: CPU time for create_placement : 00:00:00.19. (DPUI-903)
Information: Peak memory usage for create_placement : 583 MB. (DPUI-904)
Information: Ending   'create_placement' (FLW-8001)
Information: Time: 2025-06-03 14:11:42 / Session:  00:00:22 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 583 MB (FLW-8100)
1
icc2_shell> save_block -as 8BIT_SHIFTER
Information: Saving '8BIT_SHIFTER_LIB:8bit_shifter.design' to '8BIT_SHIFTER_LIB:8BIT_SHIFTER.design'. (DES-028)
Warning: No valid clocks available in mode 'default'. Setting clock frequency to 1 GHz. (POW-034)
1
icc2_shell> save_lib
Saving library '8BIT_SHIFTER_LIB'
Warning: No valid clocks available in mode 'default'. Setting clock frequency to 1 GHz. (POW-034)
1
icc2_shell> #######################################################################################
icc2_shell> ## Power-planning - To build Power Delivery Network (PDN)
icc2_shell> ## #####################################################################################
icc2_shell> #
icc2_shell> ############################################################################
icc2_shell> ### Step 1: to_create power/ground nets and to_connect power/ground nets :-
icc2_shell> ##############################################################################
icc2_shell> #to create power nets
icc2_shell> create_net -power {VDD}
{VDD}
icc2_shell> create_net -ground {VSS}
{VSS}
icc2_shell> ## to connect power/ground_nets
icc2_shell> #
icc2_shell> connect_pg_net -all_blocks -automatic
Information: Connecting to PG and tie pins in automatic mode. (MV-396)
****************************************
Report : Power/Ground Connection Summary
Design : shifter
Version: W-2024.09
Date   : Tue Jun  3 14:11:44 2025
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 0/132
Ground net VSS                0/132
--------------------------------------------------------------------------------
Information: connections of 264 power/ground pin(s) are created or changed. (MV-382)

1
icc2_shell> #################################################################################
icc2_shell> ### step 2: to create power and ground ring patterns
icc2_shell> #################################################################################
icc2_shell> ###
icc2_shell> #scenario1:
icc2_shell> create_pg_ring_pattern core_ring_pattern -horizontal_layer M7 -horizontal_width .4 -horizontal_spacing .3 -vertical_layer M8 -vertical_width .4 -vertical_spacing .3
Information: The command 'create_pg_ring_pattern' cleared the undo history. (UNDO-016)
Successfully create PG ring pattern core_ring_pattern.
icc2_shell> set_pg_strategy core_power_ring -core -pattern {{name : core_ring_pattern}{nets : {VDD VSS}}{offset : {.5 .5}}}
Successfully set PG strategy core_power_ring.
icc2_shell> compile_pg -strategies core_power_ring
[icc2-lic Tue Jun  3 14:11:44 2025] Command 'compile_pg' requires licenses
[icc2-lic Tue Jun  3 14:11:44 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Tue Jun  3 14:11:44 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Tue Jun  3 14:11:44 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Tue Jun  3 14:11:44 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Tue Jun  3 14:11:44 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Tue Jun  3 14:11:44 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Tue Jun  3 14:11:44 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Tue Jun  3 14:11:44 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Tue Jun  3 14:11:44 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Tue Jun  3 14:11:44 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Tue Jun  3 14:11:44 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Tue Jun  3 14:11:44 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Tue Jun  3 14:11:44 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Tue Jun  3 14:11:44 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Tue Jun  3 14:11:44 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Tue Jun  3 14:11:44 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Tue Jun  3 14:11:44 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Tue Jun  3 14:11:44 2025] Check-out of alternate set of keys directly with queueing was successful
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy core_power_ring.
Loading library and design information.
Number of Standard Cells: 132
Number of Hard Macros: 0
Number of Pads: 0
Creating rings.
Creating via connection between strategies and existing shapes.
via connection runtime: 0 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias inside strategy core_power_ring.
Checking 16 stacked vias: 0% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committing wires takes 0.00 seconds.
Committing vias takes 0.00 seconds.
Committed 16 wires.
Committed 16 vias.
Committed 0 wires for via creation.
Overall PG creation runtime: 0 seconds.
Successfully compiled PG.
Overall runtime: 0 seconds.
1
icc2_shell> ###############################################################################
icc2_shell> ### step 3: to create pg mesh pattern
icc2_shell> ################################################################################
icc2_shell> create_pg_mesh_pattern mesh -layers { {{vertical_layer: M6}{width: .34} {spacing: interleaving}{pitch: 5} {offset: .5}} {{horizontal_layer: M7}{width: .38} {spacing: interleaving} {pitch: 5} {offset: .5}} {{vertical_layer: M8}{width: .38} {spacing: interleaving}{pitch: 5} {offset: .5}}}
Successfully create mesh pattern mesh.
1
icc2_shell> set_pg_strategy core_mesh -pattern { {pattern:mesh} {nets: VDD VSS}} -core -extension {stop: innermost_ring}
Successfully set PG strategy core_mesh.
icc2_shell> #set_pg_strategy core_mesh -pattern { {pattern:mesh} {nets: VDD VSS}} -core -extension {{{side: 1 2} {direction: L T} {stop: innermost_ring}}}
icc2_shell> compile_pg -strategies core_mesh
[icc2-lic Tue Jun  3 14:11:44 2025] Command 'compile_pg' requires licenses
[icc2-lic Tue Jun  3 14:11:44 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Tue Jun  3 14:11:44 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Tue Jun  3 14:11:44 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Tue Jun  3 14:11:44 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Tue Jun  3 14:11:44 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Tue Jun  3 14:11:44 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Tue Jun  3 14:11:44 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Tue Jun  3 14:11:44 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Tue Jun  3 14:11:44 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Tue Jun  3 14:11:44 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Tue Jun  3 14:11:44 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Tue Jun  3 14:11:44 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Tue Jun  3 14:11:44 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Tue Jun  3 14:11:44 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Tue Jun  3 14:11:44 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Tue Jun  3 14:11:44 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Tue Jun  3 14:11:44 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Tue Jun  3 14:11:44 2025] Check-out of alternate set of keys directly with queueing was successful
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy core_mesh.
Loading library and design information.
Number of Standard Cells: 132
Number of Hard Macros: 0
Number of Pads: 0
Creating straps and vias in power plan.
Creating wire shapes for strategies core_mesh .
Creating wire shapes runtime: 0 seconds
Blockage cutting and DRC fixing for wire shapes for strategies core_mesh .
Check and fix DRC for 36 wires for strategy core_mesh.
Number of threads: 1
Number of partitions: 3
Direction of partitions: vertical
Number of wires: 28
Checking DRC for 28 wires: 0% 100%
Checking DRC for 8 wires: 0% 100%
Creating 37 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via shapes for strategies core_mesh .
Working on strategy core_mesh.
Number of detected intersections: 76
Total runtime of via shapes creation: 0 seconds
Check and fix DRC for 76 stacked vias for strategy core_mesh.
Checking DRC for 76 stacked vias:: 0% 100%
1 regular vias are not fixed
Runtime of via DRC checking for strategy core_mesh: 0.00 seconds.
Creating via connection between strategies and existing shapes.
Check and fix DRCs for 71 stacked vias.
Number of threads: 1
Number of partitions: 2
Direction of partitions: horizontal
Number of vias: 71
Checking DRC for 71 stacked vias:: 0% 100%
4 regular vias are not fixed
Via DRC checking runtime 0.00 seconds.
via connection runtime: 0 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias inside strategy core_mesh.
Checking 75 stacked vias: 0% 100%
Checking dangling/floating vias between strategies and existing shapes.
Checking 67 stacked vias: 0% 100%
Start iteration 2:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias inside strategy core_mesh.
Checking 75 stacked vias: 0% 100%
Checking dangling/floating vias between strategies and existing shapes.
Checking 67 stacked vias: 0% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committing wires takes 0.00 seconds.
Committing vias takes 0.00 seconds.
Committed 36 wires.
Committed 142 vias.
Committed 0 wires for via creation.
Overall PG creation runtime: 0 seconds.
Successfully compiled PG.
Overall runtime: 0 seconds.
1
icc2_shell> ###################################################
icc2_shell> ###step 4 : to create std cell power rail pattern
icc2_shell> #######################################################
icc2_shell> create_pg_std_cell_conn_pattern std_cell_rail -layers {M1} -rail_width 0.06
Successfully create standard cell rail pattern std_cell_rail.
icc2_shell> set_pg_strategy rail_strat -core -pattern {{name: std_cell_rail} {nets: VDD VSS} }
Successfully set PG strategy rail_strat.
icc2_shell> compile_pg -strategies rail_strat
[icc2-lic Tue Jun  3 14:11:44 2025] Command 'compile_pg' requires licenses
[icc2-lic Tue Jun  3 14:11:44 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Tue Jun  3 14:11:44 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Tue Jun  3 14:11:44 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Tue Jun  3 14:11:44 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Tue Jun  3 14:11:44 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Tue Jun  3 14:11:44 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Tue Jun  3 14:11:44 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Tue Jun  3 14:11:44 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Tue Jun  3 14:11:44 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Tue Jun  3 14:11:44 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Tue Jun  3 14:11:44 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Tue Jun  3 14:11:44 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Tue Jun  3 14:11:44 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Tue Jun  3 14:11:44 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Tue Jun  3 14:11:44 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Tue Jun  3 14:11:44 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Tue Jun  3 14:11:44 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Tue Jun  3 14:11:44 2025] Check-out of alternate set of keys directly with queueing was successful
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy rail_strat.
Loading library and design information.
Number of Standard Cells: 132
Number of Hard Macros: 0
Number of Pads: 0
Creating standard cell rails.
Creating standard cell rails for strategy rail_strat.
DRC checking and fixing for standard cell rail strategy rail_strat.
Number of threads: 1
Number of partitions: 2
Direction of partitions: horizontal
Number of wires: 13
Checking DRC for 13 wires: 0% 100%
Creating 13 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via connection between strategies and existing shapes.
Check and fix DRCs for 121 stacked vias.
Number of threads: 1
Number of partitions: 2
Direction of partitions: horizontal
Number of vias: 121
Checking DRC for 121 stacked vias:: 0% 100%
60 regular vias are not fixed
Via DRC checking runtime 0.00 seconds.
via connection runtime: 0 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias between strategies and existing shapes.
Checking 61 stacked vias: 0% 100%
Found 1 dangling/floating vias.
Start iteration 2:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias between strategies and existing shapes.
Checking 60 stacked vias: 0% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committing wires takes 0.00 seconds.
Committing vias takes 0.00 seconds.
Committed 13 wires.
Committed 300 vias.
Committed 0 wires for via creation.
Overall PG creation runtime: 0 seconds.
Successfully compiled PG.
Overall runtime: 0 seconds.
1
icc2_shell> #compile_pg
icc2_shell> ##########################################################
icc2_shell> ### step 5 : To save block and Save lib
icc2_shell> #############################################################
icc2_shell> ## "save_block"  will save block as the deign name (full_adder.design) by default
icc2_shell> #
icc2_shell> save_block
Warning: No valid clocks available in mode 'default'. Setting clock frequency to 1 GHz. (POW-034)
Information: Saving block '8BIT_SHIFTER_LIB:8bit_shifter.design'
1
icc2_shell> ## "save_block -as <preferred name>" to save the block in user preferred name
icc2_shell> ##
icc2_shell> ## "save_lib" will save library as created already
icc2_shell> save_lib
Saving library '8BIT_SHIFTER_LIB'
Warning: No valid clocks available in mode 'default'. Setting clock frequency to 1 GHz. (POW-034)
1
icc2_shell> ####mode for placement
icc2_shell> set mode1 "func"
func
icc2_shell> set corner1 "nom"
nom
icc2_shell> set scenario1 "${mode1}::${corner1}"
func::nom
icc2_shell> remove_modes -all; remove_corners -all; remove_scenarios -all
1
icc2_shell> create_mode $mode1
1
icc2_shell> create_corner $corner1
1
icc2_shell> create_scenario -name func::nom -mode func -corner nom
Created scenario func::nom for mode func and corner nom
All analysis types are activated.
{func::nom}
icc2_shell> current_mode func
{func}
icc2_shell> current_scenario func::nom
{func::nom}
icc2_shell> source ./../CONSTRAINTS/8bit_shifter.sdc
Information: Timer using 1 threads
Error: unknown command '~' (CMD-005)
Information: script '/home/student/Documents/RTL2GDSII(1)/RTL2GDSII/CONSTRAINTS/8bit_shifter.sdc'
                stopped at line 19 due to error. (CMD-081)
Extended error info:

    while executing
"~                                       "
    (file "/home/student/Documents/RTL2GDSII(1)/RTL2GDSII/CONSTRAINTS/8bit_shifter.sdc" line 19)
 -- End Extended Error Info
icc2_shell> set_dont_use [get_lib_cells */FADD*]
Information: The design specific attribute override for lib_cell 'saed32rvt_c:FADDX1_RVT.timing' is set in the current block '8bit_shifter', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:FADDX2_RVT.timing' is set in the current block '8bit_shifter', because the actual library setting may not be overwritten. (ATTR-12)
1
icc2_shell> set_dont_use [get_lib_cells */HADD*]
Information: The design specific attribute override for lib_cell 'saed32rvt_c:HADDX1_RVT.timing' is set in the current block '8bit_shifter', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:HADDX2_RVT.timing' is set in the current block '8bit_shifter', because the actual library setting may not be overwritten. (ATTR-12)
1
icc2_shell> set_dont_use [get_lib_cells */AO*]
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AO21X1_RVT.timing' is set in the current block '8bit_shifter', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AO21X2_RVT.timing' is set in the current block '8bit_shifter', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AO221X1_RVT.timing' is set in the current block '8bit_shifter', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AO221X2_RVT.timing' is set in the current block '8bit_shifter', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AO222X1_RVT.timing' is set in the current block '8bit_shifter', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AO222X2_RVT.timing' is set in the current block '8bit_shifter', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AO22X1_RVT.timing' is set in the current block '8bit_shifter', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AO22X2_RVT.timing' is set in the current block '8bit_shifter', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AOBUFX1_RVT.timing' is set in the current block '8bit_shifter', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AOBUFX2_RVT.timing' is set in the current block '8bit_shifter', because the actual library setting may not be overwritten. (ATTR-12)
1
icc2_shell> set_dont_use [get_lib_cells */OA*]
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OA21X1_RVT.timing' is set in the current block '8bit_shifter', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OA21X2_RVT.timing' is set in the current block '8bit_shifter', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OA221X1_RVT.timing' is set in the current block '8bit_shifter', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OA221X2_RVT.timing' is set in the current block '8bit_shifter', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OA222X1_RVT.timing' is set in the current block '8bit_shifter', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OA222X2_RVT.timing' is set in the current block '8bit_shifter', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OA22X1_RVT.timing' is set in the current block '8bit_shifter', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OA22X2_RVT.timing' is set in the current block '8bit_shifter', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OAI21X1_RVT.timing' is set in the current block '8bit_shifter', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OAI21X2_RVT.timing' is set in the current block '8bit_shifter', because the actual library setting may not be overwritten. (ATTR-12)
1
icc2_shell> set_dont_use [get_lib_cells */NAND*]
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NAND2X0_RVT.timing' is set in the current block '8bit_shifter', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NAND2X1_RVT.timing' is set in the current block '8bit_shifter', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NAND2X2_RVT.timing' is set in the current block '8bit_shifter', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NAND2X4_RVT.timing' is set in the current block '8bit_shifter', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NAND3X0_RVT.timing' is set in the current block '8bit_shifter', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NAND3X1_RVT.timing' is set in the current block '8bit_shifter', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NAND3X2_RVT.timing' is set in the current block '8bit_shifter', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NAND3X4_RVT.timing' is set in the current block '8bit_shifter', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NAND4X0_RVT.timing' is set in the current block '8bit_shifter', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NAND4X1_RVT.timing' is set in the current block '8bit_shifter', because the actual library setting may not be overwritten. (ATTR-12)
1
icc2_shell> set_dont_use [get_lib_cells */XOR*]
Information: The design specific attribute override for lib_cell 'saed32rvt_c:XOR2X1_RVT.timing' is set in the current block '8bit_shifter', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:XOR2X2_RVT.timing' is set in the current block '8bit_shifter', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:XOR3X1_RVT.timing' is set in the current block '8bit_shifter', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:XOR3X2_RVT.timing' is set in the current block '8bit_shifter', because the actual library setting may not be overwritten. (ATTR-12)
1
icc2_shell> #set_dont_use [get_lib_cells */NOR*]
icc2_shell> set_dont_use [get_lib_cells */XNOR*]
Information: The design specific attribute override for lib_cell 'saed32rvt_c:XNOR2X1_RVT.timing' is set in the current block '8bit_shifter', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:XNOR2X2_RVT.timing' is set in the current block '8bit_shifter', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:XNOR3X1_RVT.timing' is set in the current block '8bit_shifter', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:XNOR3X2_RVT.timing' is set in the current block '8bit_shifter', because the actual library setting may not be overwritten. (ATTR-12)
1
icc2_shell> set_dont_use [get_lib_cells */MUX*]
Information: The design specific attribute override for lib_cell 'saed32rvt_c:MUX21X1_RVT.timing' is set in the current block '8bit_shifter', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:MUX21X2_RVT.timing' is set in the current block '8bit_shifter', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:MUX41X1_RVT.timing' is set in the current block '8bit_shifter', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:MUX41X2_RVT.timing' is set in the current block '8bit_shifter', because the actual library setting may not be overwritten. (ATTR-12)
1
icc2_shell> current_corner nom
{nom}
icc2_shell> current_scenario func::nom
{func::nom}
icc2_shell> set parasitic1 "p1"
p1
icc2_shell> set tluplus_file$parasitic1 "$PDK_PATH/tech/star_rcxt/saed32nm_1p9m_Cmax.tluplus"
./../ref/tech/star_rcxt/saed32nm_1p9m_Cmax.tluplus
icc2_shell> set layer_map_file$parasitic1 "$PDK_PATH/tech/star_rcxt/saed32nm_tf_itf_tluplus.map"
./../ref/tech/star_rcxt/saed32nm_tf_itf_tluplus.map
icc2_shell> set parasitic2 "p2"
p2
icc2_shell> set tluplus_file$parasitic2 "$PDK_PATH/tech/star_rcxt/saed32nm_1p9m_Cmin.tluplus"
./../ref/tech/star_rcxt/saed32nm_1p9m_Cmin.tluplus
icc2_shell> set layer_map_file$parasitic2 "$PDK_PATH/tech/star_rcxt/saed32nm_tf_itf_tluplus.map"
./../ref/tech/star_rcxt/saed32nm_tf_itf_tluplus.map
icc2_shell> read_parasitic_tech -tlup $tluplus_filep1 -layermap $layer_map_filep1 -name p1
1
icc2_shell> read_parasitic_tech -tlup $tluplus_filep2 -layermap $layer_map_filep2 -name p2
1
icc2_shell> set_parasitic_parameters -late_spec $parasitic1 -early_spec $parasitic2
1
icc2_shell> set_app_options -name place.coarse.continue_on_missing_scandef -value true
place.coarse.continue_on_missing_scandef true
icc2_shell> place_pins -self
[icc2-lic Tue Jun  3 14:11:48 2025] Command 'place_pins' requires licenses
[icc2-lic Tue Jun  3 14:11:48 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Tue Jun  3 14:11:48 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Tue Jun  3 14:11:48 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Tue Jun  3 14:11:48 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Tue Jun  3 14:11:48 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Tue Jun  3 14:11:48 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Tue Jun  3 14:11:48 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Tue Jun  3 14:11:48 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Tue Jun  3 14:11:48 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Tue Jun  3 14:11:48 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Tue Jun  3 14:11:48 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Tue Jun  3 14:11:48 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Tue Jun  3 14:11:48 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Tue Jun  3 14:11:48 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Tue Jun  3 14:11:48 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Tue Jun  3 14:11:48 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Tue Jun  3 14:11:48 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Tue Jun  3 14:11:48 2025] Check-out of alternate set of keys directly with queueing was successful
Information: Starting 'place_pins' (FLW-8000)
Information: Time: 2025-06-03 14:11:48 / Session:  00:00:28 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 588 MB (FLW-8100)
Load DB...
CPU Time for load db: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 

Min routing layer: M1
Max routing layer: MRDL


CPU Time for Top Level Pre-Route Processing: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
CPU Time for Leaf Level Pre-Route Processing: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Warning: found large number of corner keepout wiretracks on side 1 of block shifter on layer M9 and there is no enough wire tracks available on this side (DPPA-096)
Warning: found large number of corner keepout wiretracks on side 2 of block shifter on layer M8 and there is no enough wire tracks available on this side (DPPA-096)
Warning: found large number of corner keepout wiretracks on side 2 of block shifter on layer MRDL and there is no enough wire tracks available on this side (DPPA-096)
Warning: found large number of corner keepout wiretracks on side 3 of block shifter on layer M7 and there is no enough wire tracks available on this side (DPPA-096)
Warning: found large number of corner keepout wiretracks on side 3 of block shifter on layer M9 and there is no enough wire tracks available on this side (DPPA-096)
Warning: found large number of corner keepout wiretracks on side 4 of block shifter on layer MRDL and there is no enough wire tracks available on this side (DPPA-096)
Warning: found large number of corner keepout wiretracks on side 5 of block shifter on layer M7 and there is no enough wire tracks available on this side (DPPA-096)
Warning: found large number of corner keepout wiretracks on side 5 of block shifter on layer M9 and there is no enough wire tracks available on this side (DPPA-096)
Warning: found large number of corner keepout wiretracks on side 6 of block shifter on layer M8 and there is no enough wire tracks available on this side (DPPA-096)
Warning: found large number of corner keepout wiretracks on side 6 of block shifter on layer MRDL and there is no enough wire tracks available on this side (DPPA-096)
Warning: found large number of corner keepout wiretracks on side 7 of block shifter on layer M9 and there is no enough wire tracks available on this side (DPPA-096)
Warning: found large number of corner keepout wiretracks on side 8 of block shifter on layer MRDL and there is no enough wire tracks available on this side (DPPA-096)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)

Block Pin Constraint   Min Pin Max Pin Reserve
                       Layer   Layer   Layer    Feedthroughs
--------------------   ------  ------  ------   ------------
shifter                M2      MRDL    MRDL     Not allowed

Warning: Port  Clock at {{0.001,15.096} {11.247,15.400}} is out of boundary. Cannot be routed. (ZRT-720)
Warning: Port  Data_In[6] at {{26.497,15.096} {37.743,15.400}} is out of boundary. Cannot be routed. (ZRT-720)
Warning: Port  Data_Out[3] at {{26.497,15.096} {37.743,15.400}} is out of boundary. Cannot be routed. (ZRT-720)
Skipping 3 ectangle_only route guides because they don't cover the design boundary in the layer's  preferred direction.
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Track at {-1.672 14.160} {39.416 14.160} on layer M1 is out of boundary. (ZRT-729)
Warning: Track at {-1.672 14.312} {39.416 14.312} on layer M1 is out of boundary. (ZRT-729)
Warning: Track at {-1.672 14.464} {39.416 14.464} on layer M1 is out of boundary. (ZRT-729)
Warning: Track at {-1.672 14.616} {39.416 14.616} on layer M1 is out of boundary. (ZRT-729)
Warning: Track at {-1.672 14.768} {39.416 14.768} on layer M1 is out of boundary. (ZRT-729)
Warning: Track at {-1.672 14.920} {39.416 14.920} on layer M1 is out of boundary. (ZRT-729)
Warning: Track at {-1.672 15.072} {39.416 15.072} on layer M1 is out of boundary. (ZRT-729)
Warning: Track at {-1.672 15.224} {39.416 15.224} on layer M1 is out of boundary. (ZRT-729)
Warning: Track at {-1.672 15.376} {39.416 15.376} on layer M1 is out of boundary. (ZRT-729)
Warning: Track at {-1.672 15.528} {39.416 15.528} on layer M1 is out of boundary. (ZRT-729)
Note - message 'ZRT-729' limit (10) exceeded. Remainder will be suppressed.
Warning: Master cell 8bit_shifter has duplicated redundant library pin shapes at {0.001 -1.368} {37.743 -1.064} on layer M2. (ZRT-625)
Warning: Master cell 8bit_shifter has duplicated redundant library pin shapes at {0.001 -1.368} {37.743 -1.064} on layer M2. (ZRT-625)
Warning: Master cell 8bit_shifter has duplicated redundant library pin shapes at {0.001 -1.368} {37.743 -1.064} on layer M2. (ZRT-625)
Warning: Master cell 8bit_shifter has duplicated redundant library pin shapes at {0.001 -1.368} {37.743 -1.064} on layer M2. (ZRT-625)
Warning: Master cell 8bit_shifter has duplicated redundant library pin shapes at {0.001 -1.368} {37.743 -1.064} on layer M2. (ZRT-625)
Warning: Master cell 8bit_shifter has duplicated redundant library pin shapes at {0.001 -1.368} {37.743 -1.064} on layer M2. (ZRT-625)
Warning: Master cell 8bit_shifter has duplicated redundant library pin shapes at {0.001 -1.368} {37.743 -1.064} on layer M2. (ZRT-625)
Warning: Master cell 8bit_shifter has duplicated redundant library pin shapes at {0.001 -1.368} {37.743 -1.064} on layer M2. (ZRT-625)
Warning: Master cell 8bit_shifter has duplicated redundant library pin shapes at {0.001 -1.368} {37.743 -1.064} on layer M2. (ZRT-625)
Warning: Master cell 8bit_shifter has duplicated redundant library pin shapes at {0.001 -1.368} {37.743 -1.064} on layer M2. (ZRT-625)
Note - message 'ZRT-625' limit (10) exceeded. Remainder will be suppressed.
Warning: Cell Data_Out_reg[7] is placed overlapping with other cells at {{14.620 2.486} {18.876 4.157}}. (ZRT-763)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   52  Alloctr   53  Proc 4348 
Printing options for 'route.common.*'

Printing options for 'route.global.*'

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (-1.67um,-1.67um,39.42um,25.74um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   57  Alloctr   57  Proc 4351 
Net statistics:
Total number of nets to route for block pin placement     = 24
Number of interface nets to route for block pin placement = 24
Number of single or zero port nets = 2
Net length statistics: 
Net Count(Ignore Fully Rted) 44, Total Half Perimeter Wire Length (HPWL) 885 microns
HPWL   0 ~   50 microns: Net Count       44     Total HPWL          885 microns
HPWL  50 ~  100 microns: Net Count        0     Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    2 
[End of Build All Nets] Total (MB): Used   57  Alloctr   57  Proc 4353 
Number of partitions: 1 (1 x 1)
Size of partitions: 15 gCells x 9 gCells
Average gCell capacity  19.04    on layer (1)    M1
Average gCell capacity  16.50    on layer (2)    M2
Average gCell capacity  9.64     on layer (3)    M3
Average gCell capacity  8.23     on layer (4)    M4
Average gCell capacity  4.76     on layer (5)    M5
Average gCell capacity  3.89     on layer (6)    M6
Average gCell capacity  2.17     on layer (7)    M7
Average gCell capacity  1.79     on layer (8)    M8
Average gCell capacity  1.22     on layer (9)    M9
Average gCell capacity  0.47     on layer (10)   MRDL
Average number of tracks per gCell 20.11         on layer (1)    M1
Average number of tracks per gCell 18.07         on layer (2)    M2
Average number of tracks per gCell 10.11         on layer (3)    M3
Average number of tracks per gCell 9.07  on layer (4)    M4
Average number of tracks per gCell 5.11  on layer (5)    M5
Average number of tracks per gCell 4.60  on layer (6)    M6
Average number of tracks per gCell 2.67  on layer (7)    M7
Average number of tracks per gCell 2.33  on layer (8)    M8
Average number of tracks per gCell 1.44  on layer (9)    M9
Average number of tracks per gCell 0.60  on layer (10)   MRDL
Number of gCells = 1350
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   57  Alloctr   58  Proc 4354 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   57  Alloctr   58  Proc 4354 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    2 
[End of Build Data] Total (MB): Used   57  Alloctr   58  Proc 4354 
Number of partitions: 1 (1 x 1)
Size of partitions: 15 gCells x 9 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used   12  Alloctr   12  Proc   15 
[End of Blocked Pin Detection] Total (MB): Used   69  Alloctr   70  Proc 4369 
Information: Using 1 threads for routing. (ZRT-444)
Information: Buffer distance is estimated to be ~862.0000um (257 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 15 gCells x 9 gCells
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used   69  Alloctr   70  Proc 4369 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 169.15
Initial. Layer M1 wire length = 13.53
Initial. Layer M2 wire length = 100.42
Initial. Layer M3 wire length = 31.72
Initial. Layer M4 wire length = 23.48
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 36
Initial. Via VIA12SQ_C count = 22
Initial. Via VIA23SQ_C count = 7
Initial. Via VIA34SQ_C count = 7
Initial. Via VIA45SQ_C count = 0
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   13  Alloctr   13  Proc   18 
[End of Whole Chip Routing] Total (MB): Used   69  Alloctr   70  Proc 4369 
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   12  Alloctr   13  Proc   18 
[End of Global Routing] Total (MB): Used   69  Alloctr   70  Proc 4369 
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of dbOut] Total (MB): Used   60  Alloctr   61  Proc 4369 
CPU Time for Global Route: 00:00:00.08u 00:00:00.01s 00:00:00.11e: 
Number of block ports: 22
Number of block pin locations assigned from router: 22
CPU Time for Pin Preparation: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Number of PG ports on blocks: 0
Number of pins created: 22
CPU Time for Pin Creation: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Total Pin Placement CPU Time: 00:00:00.09u 00:00:00.01s 00:00:00.12e: 
Information: Ending   'place_pins' (FLW-8001)
Information: Time: 2025-06-03 14:11:48 / Session:  00:00:28 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 652 MB (FLW-8100)
1
icc2_shell> place_opt
[icc2-lic Tue Jun  3 14:11:48 2025] Command 'place_opt' requires licenses
[icc2-lic Tue Jun  3 14:11:48 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Tue Jun  3 14:11:48 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Tue Jun  3 14:11:48 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Tue Jun  3 14:11:48 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Tue Jun  3 14:11:48 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Tue Jun  3 14:11:48 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Tue Jun  3 14:11:48 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Tue Jun  3 14:11:48 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Tue Jun  3 14:11:48 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Tue Jun  3 14:11:48 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Tue Jun  3 14:11:48 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Tue Jun  3 14:11:48 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Tue Jun  3 14:11:48 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Tue Jun  3 14:11:48 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Tue Jun  3 14:11:48 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Tue Jun  3 14:11:48 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Tue Jun  3 14:11:48 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Tue Jun  3 14:11:48 2025] Check-out of alternate set of keys directly with queueing was successful
Information: Starting 'place_opt' (FLW-8000)
Information: Time: 2025-06-03 14:11:48 / Session:  00:00:29 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 652 MB (FLW-8100)
INFO: place_opt is running in balanced flow mode
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
Information: Corner nom: no PVT mismatches. (PVT-032)
INFO: disable CRPR-based timing. 
Information: The stitching and editing of coupling caps is turned OFF for design '8BIT_SHIFTER_LIB:8bit_shifter.design'. (TIM-125)
Information: Design Average RC for design 8bit_shifter  (NEX-011)
Information: r = 1.787859 ohm/um, via_r = 0.461909 ohm/cut, c = 0.071623 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.669333 ohm/um, via_r = 0.582684 ohm/cut, c = 0.080587 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (132480 120320) (244960 220640)
Chip Core shape: (20000 20000) (357440 120320)
Outside Core shape: (244960 120320) (357440 220640)
Outside Core shape: (20000 120320) (132480 220640)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
INFO: Running power improvement flow (1)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func::nom'. (OPT-909)

----------------------------------------------------------------------------------------------------------
Information: Starting place_opt / initial_place (FLW-8000)
Information: Time: 2025-06-03 14:11:48 / Session:  00:00:29 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 677 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------


Information: Starting place_opt / initial_place / Initial Placement (FLW-8000)
Information: Time: 2025-06-03 14:11:48 / Session:  00:00:29 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 677 MB (FLW-8100)
Information: The RC mode used is VR for design 'shifter'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 146, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 146, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     disabled
Advanced Receiver Model:                   disabled
LLE:                                       disabled
ML Acceleration:                           off
Smart Arc Optimization:                    disabled
************************************************************
Running merge clock gates
************************************************************
* CTS STEP: Clock Gate Merging
************************************************************
Setting for clock gate merging......
Setting all modes active.
Information: CTS will work on the following scenarios. (CTS-101)
   func::nom    (Mode: func; Corner: nom)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00MOhm
   Capacitance : 1.00fF
   Power       : 1.00pW
   Length      : 1.00um
Information: Clock derating is enabled

CTS related app options set by user:
   No CTS related app option is set.

Collecting ICGs in clock trees......

Searching for equivalent ICGs......

Merging equivalent ICGs......

Clearing settings of clock gate merging......
Clearing enable all modes setting.

Information: Total 0 ICGs are not considered in merging for reasons: don't touch - 0; fixed - 0; other reasons - 0. (CTS-124)
 - message 'CTS-125' limit is (10).

Information: Total 0 ICGs are unique in the design. (CTS-126)
 - message 'CTS-127' limit is (10).

************************************************************
* CTS STEP: Summary
************************************************************
merge_clock_gates Statistics: Total
    ICG                       0
    Merged                    0
    Survived                  0
    Removed                   0
    ICG at the end            0


Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (132480 120320) (244960 220640)
Chip Core shape: (20000 20000) (357440 120320)
Outside Core shape: (244960 120320) (357440 220640)
Outside Core shape: (20000 120320) (132480 220640)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
INFO: sweep stats: 0 gates / 0 nets gobbled, 0 gates (0 seq) simplified
Running initial placement
----------------------------------------------------------------
running create_placement
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
CGRW: permuting timing equivalent pins only
Corner Scaling is off, multiplier is 1.000000
Information: timingScenario func::nom timingCorner nom.  Using corner nom for worst leakage corner. (OPT-078)
Information: Using default layer M4 (OPT-079)
Information: Nominal = 0.0285335  Design MT = 0.350000  Target = 0.1133189  MaxRC = 0.078167 Fast Target = 0.036930 (OPT-081)
nplLib: default vr hor dist = 898
nplLib: default vr ver dist = 898
nplLib: default vr buf size = 6
nplLib: default vr buf size = 2
Placer using max_unbuffered_distance = 897.69
Info: embedded eLpp will optimize for scenario func::nom
Information: Activity propagation will be performed for scenario func::nom.
Information: Doing activity propagation for mode 'func' and corner 'nom' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func::nom (POW-052)
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 6 ****
Info: e-eLpp used with low effort

Placement Options:
Effort:                        high_effort         
Timing Driven:                 true                
Buffering Aware Timing Driven: true                
Seed locs:                     false               
Incremental:                   false               
Congestion:                    false               
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.continue_on_missing_scandef                :        true                
place.coarse.fix_cells_on_soft_blockages                :        true                

Start transferring placement data.
****** eLpp estimated wire length 
2.6624% of the net wire length are clock nets
0% of the clock net wire length has no activity
Clock net wire length: 371209
Total net wire length: 1.39427e+07
****** eLpp weights (no caps) (no lengths)
Number of nets: 146, of which 145 non-clock nets
Number of nets with 0 toggle rate: 0 (0%)
Max toggle rate = 0.454545, average toggle rate = 0.0254311
Max non-clock toggle rate = 0.0421374
eLpp weight range = (0.248729, 17.8736)
*** 2 nets are filtered out
****** Net weight manager: report ******
Weights included: eLpp  PostEffort  
Number of nets with non-default weights: 146
Amt power = 0.1
Non-default weight range: (0.924873, 6.68736)
                             Min         Max         Avg       Stdev        Skew
       Toggle Rates   0.00632546    0.454545   0.0254311   0.0364749     11.1489
      Power Weights     0.248729     17.8736           1     1.43426     11.1489
      Final Weights     0.924873     6.68736      1.0274    0.471028     11.8822
Information: Automatic repeater spreading is enabled.
Restructuring in 1 hierarchies
CGRW: importing permutable pins & pairs, size 8 and above
Information: Automatic timing control is enabled.
checking app option clockgate_objective_weight : none
Information: Clock gate latency aware placement is enabled. (PLACE-085)
Using worst RC corner 'nom' for buffer aware analysis.
DTDP placement: scenario=func::nom
Factor(1) = 1
Factor(BASE) = 1
Information: The net parasitics of block shifter are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.60, congestion_driven_max_util 0.87. (PLACE-027)
Information: HFW control 'on' invoked.
Creating placement from scratch.
coarse place 0% done.
Selected 8 sequential cells for slack balancing.
coarse place 14% done.
coarse place 29% done.
coarse place 43% done.
coarse place 57% done.
coarse place 71% done.
coarse place 86% done.
coarse place 100% done.
Information: Coarse placer wire length estimate = 1374.48
Information: Coarse placer active wire length estimate = 44.5742
Information: Coarse placer weighted wire length estimate = 1485.31
Information: Extraction observers are detached as design net change threshold is reached.
Stored 0 bounds for preserving balanced registers 
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func::nom'. (OPT-909)
START_CMD: optimize_dft        CPU:     16 s ( 0.00 hr) ELAPSE:     33 s ( 0.01 hr) MEM-PEAK:   735 Mb Tue Jun  3 14:11:51 2025
END_CMD: optimize_dft          CPU:     16 s ( 0.00 hr) ELAPSE:     33 s ( 0.01 hr) MEM-PEAK:   735 Mb Tue Jun  3 14:11:51 2025
----------------------------------------------------------------
Information: Ending   place_opt / initial_place / Initial Placement (FLW-8001)
Information: Time: 2025-06-03 14:11:51 / Session:  00:00:32 / Command:  00:00:03 / CPU:  00:00:03 / Memory: 735 MB (FLW-8100)


Information: Ending   place_opt / initial_place (FLW-8001)
Information: Time: 2025-06-03 14:11:51 / Session:  00:00:32 / Command:  00:00:03 / CPU:  00:00:03 / Memory: 735 MB (FLW-8100)

----------------------------------------------------------------------------------------------------------
Information: Starting place_opt / initial_drc (FLW-8000)
Information: Time: 2025-06-03 14:11:51 / Session:  00:00:32 / Command:  00:00:03 / CPU:  00:00:03 / Memory: 735 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------


Information: Starting place_opt / initial_drc / High Fanout Synthesis (FLW-8000)
Information: Time: 2025-06-03 14:11:51 / Session:  00:00:32 / Command:  00:00:03 / CPU:  00:00:03 / Memory: 735 MB (FLW-8100)
Information: The stitching and editing of coupling caps is turned OFF for design '8BIT_SHIFTER_LIB:8bit_shifter.design'. (TIM-125)
Information: Design Average RC for design 8bit_shifter  (NEX-011)
Information: r = 1.787859 ohm/um, via_r = 0.461909 ohm/cut, c = 0.071506 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.669333 ohm/um, via_r = 0.582684 ohm/cut, c = 0.080303 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'shifter'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 146, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 146, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Running initial HFS and DRC step.
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0147 seconds to build cellmap data
INFO: creating 3(r) x 5(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (8bit_shifter): 15
INFO: creating 3(r) x 5(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (8bit_shifter): 15
Total 0.0016 seconds to load 132 cell instances into cellmap, 132 cells are off site row
Moveable cells: 132; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 1.3841, cell height 1.6720, cell area 2.3143 for total 132 placed and application fixed cells
Information: Current block utilization is '0.67680', effective utilization is '0.67680'. (OPT-055)

    Scenario func::nom  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:00:32     0.000     0.000   305.481     1.950    23.982         0        31         0     0.000       735 

APSINFO: No multi-Vth libcells found, turning off percentage LVT optimization flow
APS-CHARZ: Performing leakage analysis

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%
INFO: sweep stats: 0 gates / 0 nets gobbled, 0 gates (0 seq) simplified
Isolated 0 ports, skipped 0 ports
Already Isolated 0 ports, Deleted 0 existing Isolation cells 

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%

    Scenario func::nom  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:00:33     0.000     0.000   305.481     1.950    23.982         0        31         0     0.000       802 

Corner Scaling is off, multiplier is 1.000000

    Scenario func::nom  WNS = 0.000000, TNS = 0.000000, NVP = 0
    Scenario func::nom  WNHS = invalid, TNHS = 0.000000, NHVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:00:33     0.000     0.000   305.481     1.950    23.982         0        31         0     0.000       812 

Information: timingScenario func::nom timingCorner nom.  Using corner nom for worst leakage corner. (OPT-078)
Information: Using default layer M4 (OPT-079)
Information: Nominal = 0.0285335  Design MT = 0.350000  Target = 0.1133189  MaxRC = 0.078167 Fast Target = 0.036930 (OPT-081)
Collecting Drivers ...  
Design max_transition = 0.350
Design max_capacitance = inf
Using layer M4 for buffering distances
GRE layer bins: None, M2
Information: skinny blockage scope is upto 1170.0017 * 0.10 =  117.0002 user length units.
Running clock data isolation flow.
Found 0 buffer-tree drivers
No violators found
Running tristate isolation flow.
TSI: added 0 repeaters
Running mv isolation flow.
Found 0 buffer-tree drivers
No violators found
Found 13 buffer-tree drivers

Roi-HfsDrc SN: 1798569713 435980330 0 67108865 (1170.001709)

Processing Buffer Trees  (ROI) ... 

    [2]  10% ...
    [4]  20% ...
    [6]  30% ...
    [8]  40% ...
    [10]  50% ...
    [12]  60% ...
    [13] 100% Done

                  Deleted        Added
------------ ------------ ------------
    Buffers:            0            0
  Inverters:           31            5
------------ ------------ ------------
      Total:           31            5
------------ ------------ ------------

Number of Drivers Sized: 0 [0.00%]

                      P: 0 [0.00%]
                      N: 0 [0.00%]

Zbuf-RUNTIME (Hr:Min:Sec)  CPU 0 hr : 0 min : 0.12 sec ELAPSE 0 hr : 0 min : 0.12 sec
Zbuf-RUNTIME         (Min) CPU 0 min ELAPSE 0 min
ZBuf-MEM(max-mem) total 844912 K / inuse 825768 K
Information: The net parasitics of block shifter are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design '8BIT_SHIFTER_LIB:8bit_shifter.design'. (TIM-125)
Information: Design Average RC for design 8bit_shifter  (NEX-011)
Information: r = 1.788107 ohm/um, via_r = 0.462228 ohm/cut, c = 0.071693 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.669333 ohm/um, via_r = 0.582684 ohm/cut, c = 0.080581 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'shifter'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 120, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 120, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

    Scenario func::nom  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:00:33     0.000     0.000   281.337     1.950     0.000         0         5         0     0.000       825 


    Scenario func::nom  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:00:33     0.000     0.000   281.337     1.950     0.000         0         5         0     0.000       825 

Information: Ending   place_opt / initial_drc / High Fanout Synthesis (FLW-8001)
Information: Time: 2025-06-03 14:11:52 / Session:  00:00:33 / Command:  00:00:04 / CPU:  00:00:04 / Memory: 825 MB (FLW-8100)


Information: Ending   place_opt / initial_drc (FLW-8001)
Information: Time: 2025-06-03 14:11:52 / Session:  00:00:33 / Command:  00:00:04 / CPU:  00:00:04 / Memory: 825 MB (FLW-8100)

----------------------------------------------------------------------------------------------------------
Information: Starting place_opt / initial_opto (FLW-8000)
Information: Time: 2025-06-03 14:11:52 / Session:  00:00:33 / Command:  00:00:04 / CPU:  00:00:04 / Memory: 825 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------


Information: Starting place_opt / initial_opto / Optimization (FLW-8000)
Information: Time: 2025-06-03 14:11:52 / Session:  00:00:33 / Command:  00:00:04 / CPU:  00:00:04 / Memory: 825 MB (FLW-8100)

Information: The net parasitics of block shifter are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design '8BIT_SHIFTER_LIB:8bit_shifter.design'. (TIM-125)
Information: Design Average RC for design 8bit_shifter  (NEX-011)
Information: r = 1.788107 ohm/um, via_r = 0.462228 ohm/cut, c = 0.071693 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.669333 ohm/um, via_r = 0.582684 ohm/cut, c = 0.080581 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (132480 120320) (244960 220640)
Chip Core shape: (20000 20000) (357440 120320)
Outside Core shape: (244960 120320) (357440 220640)
Outside Core shape: (20000 120320) (132480 220640)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: The RC mode used is VR for design 'shifter'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 120, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 120, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

    Scenario func::nom  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:00:33     0.000     0.000   281.337     1.950     0.000         0         5         0     0.000       825 

Running initial optimization step.
Place-opt command begin                   CPU:    16 s (  0.00 hr )  ELAPSE:    34 s (  0.01 hr )  MEM-PEAK:   825 MB
Info: update em.

Place-opt timing update complete          CPU:    16 s (  0.00 hr )  ELAPSE:    34 s (  0.01 hr )  MEM-PEAK:   825 MB
INFO: Propagating Switching Activities
Information: Activity propagation will be performed for scenario func::nom.
Information: Doing activity propagation for mode 'func' and corner 'nom' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func::nom (POW-052)
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 6 ****
INFO: Switching Activity propagation took     0.00005 sec
INFO: Propagating Switching Activity for all power flows 

Place-opt initial QoR
_____________________
Scenario Mapping Table
1: func::nom

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: Clock

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0        -          -      -
    1   2   0.0000     0.0000      0        -          -      -
    1   3   0.0000     0.0000      0        -          -      -
    1   4   0.0000     0.0000      0        -          -      -
    1   5   0.0000     0.0000      0        -          -      -
    1   6   0.0000     0.0000      0        -          -      -
    1   7   0.0000     0.0000      0        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0        -          -      -       13     1.9499        0  555991296
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0       13     1.9499        0  555991296       281.34        106          0          5
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Place-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Place-opt initial QoR Summary    0.0000     0.0000   0.0000      0   0.0000     0.0000      0       13        0  555991296       281.34        106
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 1 threads
Place-opt initialization complete         CPU:    17 s (  0.00 hr )  ELAPSE:    34 s (  0.01 hr )  MEM-PEAK:   825 MB
Place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)

Place-opt optimization Phase 15 Iter  1         0.00        0.00      0.00        13        281.34  555991296.00         106              0.01       825

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0092 seconds to build cellmap data
INFO: creating 5(r) x 8(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (8bit_shifter): 40
INFO: creating 5(r) x 8(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (8bit_shifter): 40
Total 0.0013 seconds to load 106 cell instances into cellmap, 101 cells are off site row
Moveable cells: 106; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 1.5874, cell height 1.6720, cell area 2.6541 for total 106 placed and application fixed cells
Place-opt optimization Phase 16 Iter  1         0.00        0.00      0.00        12        281.34  555991296.00         106              0.01       825

Place-opt optimization Phase 17 Iter  1         0.00        0.00      0.00        12        281.34  555991296.00         106              0.01       825

Place-opt optimization Phase 18 Iter  1         0.00        0.00      0.00        12        276.25  515530816.00         106              0.01       825
INFO: New Levelizer turned on
Place-opt optimization Phase 18 Iter  2         0.00        0.00      0.00        12        276.25  515530816.00         106              0.01       825
Place-opt optimization Phase 18 Iter  3         0.00        0.00      0.00        12        276.25  515530816.00         106              0.01       825

Multi-thread GR for layer opto ...
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 4542 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.deterministic                                    :        on                  
global.timing_driven                                    :        false               

Begin global routing.
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell 8bit_shifter is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell 8bit_shifter is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Cell U179 is placed overlapping with other cells at {{2.612 8.712} {3.828 10.384}}. (ZRT-763)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   22  Alloctr   22  Proc    0 
[End of Read DB] Total (MB): Used   29  Alloctr   30  Proc 4542 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,37.74um,24.06um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   30  Alloctr   30  Proc 4542 
Net statistics:
Total number of nets     = 122
Number of nets to route  = 121
1 nets are fully connected,
 of which 1 are detail routed and 0 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 121, Total Half Perimeter Wire Length (HPWL) 1424 microns
HPWL   0 ~   50 microns: Net Count      118     Total HPWL         1257 microns
HPWL  50 ~  100 microns: Net Count        3     Total HPWL          167 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   30  Alloctr   31  Proc 4542 
Number of partitions: 1 (1 x 1)
Size of partitions: 22 gCells x 14 gCells
Average gCell capacity  3.35     on layer (1)    M1
Average gCell capacity  8.09     on layer (2)    M2
Average gCell capacity  4.22     on layer (3)    M3
Average gCell capacity  4.07     on layer (4)    M4
Average gCell capacity  2.03     on layer (5)    M5
Average gCell capacity  1.56     on layer (6)    M6
Average gCell capacity  0.81     on layer (7)    M7
Average gCell capacity  0.72     on layer (8)    M8
Average gCell capacity  0.47     on layer (9)    M9
Average gCell capacity  0.18     on layer (10)   MRDL
Average number of tracks per gCell 11.36         on layer (1)    M1
Average number of tracks per gCell 11.32         on layer (2)    M2
Average number of tracks per gCell 5.79  on layer (3)    M3
Average number of tracks per gCell 5.73  on layer (4)    M4
Average number of tracks per gCell 3.00  on layer (5)    M5
Average number of tracks per gCell 2.91  on layer (6)    M6
Average number of tracks per gCell 1.57  on layer (7)    M7
Average number of tracks per gCell 1.50  on layer (8)    M8
Average number of tracks per gCell 0.79  on layer (9)    M9
Average number of tracks per gCell 0.41  on layer (10)   MRDL
Number of gCells = 3080
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   30  Alloctr   31  Proc 4542 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   30  Alloctr   31  Proc 4542 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   30  Alloctr   31  Proc 4542 
Number of partitions: 1 (1 x 1)
Size of partitions: 22 gCells x 14 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  104  Alloctr  104  Proc  100 
[End of Blocked Pin Detection] Total (MB): Used  134  Alloctr  135  Proc 4642 
Information: Using 1 threads for routing. (ZRT-444)
Information: Placement fast mode ON
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 22 gCells x 14 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  134  Alloctr  135  Proc 4642 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =     5 Max = 3 GRCs =     9 (1.46%)
Initial. H routing: Overflow =     2 Max = 2 (GRCs =  1) GRCs =     6 (1.95%)
Initial. V routing: Overflow =     2 Max = 3 (GRCs =  1) GRCs =     3 (0.97%)
Initial. M1         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.32%)
Initial. M2         Overflow =     2 Max = 3 (GRCs =  1) GRCs =     3 (0.97%)
Initial. M3         Overflow =     1 Max = 2 (GRCs =  1) GRCs =     5 (1.62%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 1345.82
Initial. Layer M1 wire length = 96.47
Initial. Layer M2 wire length = 539.50
Initial. Layer M3 wire length = 615.96
Initial. Layer M4 wire length = 72.06
Initial. Layer M5 wire length = 21.82
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 664
Initial. Via VIA12SQ_C count = 366
Initial. Via VIA23SQ_C count = 282
Initial. Via VIA34SQ_C count = 14
Initial. Via VIA45SQ_C count = 2
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Tue Jun  3 14:11:54 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 22 gCells x 14 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  134  Alloctr  135  Proc 4642 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 1350.43
phase1. Layer M1 wire length = 94.54
phase1. Layer M2 wire length = 556.27
phase1. Layer M3 wire length = 597.67
phase1. Layer M4 wire length = 67.34
phase1. Layer M5 wire length = 34.60
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 675
phase1. Via VIA12SQ_C count = 365
phase1. Via VIA23SQ_C count = 282
phase1. Via VIA34SQ_C count = 19
phase1. Via VIA45SQ_C count = 9
phase1. Via VIA56SQ_C count = 0
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  105  Alloctr  105  Proc  100 
[End of Whole Chip Routing] Total (MB): Used  134  Alloctr  135  Proc 4642 

Congestion utilization per direction:
Average vertical track utilization   = 14.18 %
Peak    vertical track utilization   = 52.94 %
Average horizontal track utilization = 16.96 %
Peak    horizontal track utilization = 75.00 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used  105  Alloctr  105  Proc  100 
[End of Global Routing] Total (MB): Used  134  Alloctr  135  Proc 4642 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -21  Alloctr  -21  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 4642 
Convert timing mode ...
Place-opt optimization Phase 19 Iter  1         0.00        0.00      0.00        12        276.25  515530816.00         106              0.01       925
Place-opt optimization Phase 19 Iter  2         0.00        0.00      0.00        12        276.25  515530816.00         106              0.01       925
Place-opt optimization Phase 19 Iter  3         0.00        0.00      0.00        12        276.25  515530816.00         106              0.01       925
Place-opt optimization Phase 19 Iter  4         0.00        0.00      0.00        12        276.25  515530816.00         106              0.01       925
Number of Site types in the design = 1
INFO: Skipping activation of hold scenarios prior to CUS.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Information: CTS will work on the following scenarios. (CTS-101)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Information: 'nom' is identified as primary corner for initial clock tree building. (CTS-103)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario func::nom pathgroup **clock_gating_default**
Information: CCD will use corner nom for honoring max prepone/postpone limits

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func::nom'. (OPT-909)
INFO: Skipping deactivation of hold scenarios after CUS.
Number of Site types in the design = 1
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Information: skinny blockage scope is upto  935.9701 * 0.10 =   93.5970 user length units.
bmap: stepx = stepy = 83600
creating bmap
DB units per micron : 10000
Place-opt optimization Phase 19 Iter  5         0.00        0.00      0.00        12        276.25  515530816.00         106              0.01       925
Place-opt optimization Phase 19 Iter  6         0.00        0.00      0.00        12        276.25  515530816.00         106              0.01       925
Place-opt optimization Phase 19 Iter  7         0.00        0.00      0.00        12        276.25  515530816.00         106              0.01       925
Place-opt optimization Phase 19 Iter  8         0.00        0.00      0.00        12        276.25  515530816.00         106              0.01       925
Place-opt optimization Phase 19 Iter  9         0.00        0.00      0.00        12        276.25  515530816.00         106              0.01       925
Place-opt optimization Phase 19 Iter 10         0.00        0.00      0.00        12        276.25  515530816.00         106              0.01       925
Place-opt optimization Phase 19 Iter 11         0.00        0.00      0.00        12        276.25  515530816.00         106              0.01       925
Place-opt optimization Phase 19 Iter 12         0.00        0.00      0.00        12        276.25  515530816.00         106              0.01       925
Number of Site types in the design = 1
INFO: Skipping activation of hold scenarios prior to CUS.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Information: CTS will work on the following scenarios. (CTS-101)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Information: 'nom' is identified as primary corner for initial clock tree building. (CTS-103)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario func::nom pathgroup **clock_gating_default**
Information: CCD will use corner nom for honoring max prepone/postpone limits

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func::nom'. (OPT-909)
INFO: Skipping deactivation of hold scenarios after CUS.
Number of Site types in the design = 1
Place-opt optimization Phase 19 Iter 13         0.00        0.00      0.00        12        276.25  515530816.00         106              0.01       925
Place-opt optimization Phase 19 Iter 14         0.00        0.00      0.00        12        276.25  515530816.00         106              0.01       925
Place-opt optimization Phase 19 Iter 15         0.00        0.00      0.00        12        276.25  515530816.00         106              0.01       925
Place-opt optimization Phase 19 Iter 16         0.00        0.00      0.00        12        276.25  515530816.00         106              0.01       925
Place-opt optimization Phase 19 Iter 17         0.00        0.00      0.00        12        276.25  515530816.00         106              0.01       925
Place-opt optimization Phase 19 Iter 18         0.00        0.00      0.00        12        276.25  515530816.00         106              0.01       925

Place-opt optimization Phase 20 Iter  1         0.00        0.00      0.00        12        276.25  515530816.00         106              0.01       925

Disable clock slack update for ideal clocks
Place-opt optimization Phase 21 Iter  1         0.00        0.00      0.00        12        276.25  515530816.00         106              0.01       925
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Place-opt optimization Phase 22 Iter  1         0.00        0.00      0.00        12        276.25  515530816.00         106              0.01       925
Place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Place-opt optimization Phase 22 Iter  2         0.00        0.00      0.00        12        276.25  515530816.00         106              0.01       925
Warning: Restoring scoped app option 'xform.commit_density_threshold' to original value 'unset' (from current value '1', which is different from the scoped value '1.0'). (FLW-2892)
Warning: Restoring scoped app option 'opt.internal.levfilter_arec_slack' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)

Place-opt optimization Phase 23 Iter  1         0.00        0.00      0.00        12        276.25  515530816.00         106              0.01       925
INFO: New Levelizer turned on

Disable clock slack update for ideal clocks
Information: Activity for scenario func::nom was cached, no propagation required. (POW-005)
Place-opt optimization Phase 24 Iter  1         0.00        0.00      0.00        12        274.48  502978336.00         106              0.01       925
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Place-opt optimization Phase 25 Iter  1         0.00        0.00      0.00        12        274.48  502978336.00         106              0.01       925
INFO: New Levelizer turned on

Place-opt optimization Phase 26 Iter  1         0.00        0.00      0.00        12        274.48  502978336.00         106              0.01       925


Information: Ending   place_opt / initial_opto / Optimization (FLW-8001)
Information: Time: 2025-06-03 14:11:55 / Session:  00:00:35 / Command:  00:00:06 / CPU:  00:00:06 / Memory: 925 MB (FLW-8100)

Place-opt optimization Phase 29 Iter  1         0.00        0.00      0.00        13        274.48  502978336.00         106              0.01       925

Information: Ending   place_opt / initial_opto (FLW-8001)
Information: Time: 2025-06-03 14:11:55 / Session:  00:00:35 / Command:  00:00:06 / CPU:  00:00:06 / Memory: 925 MB (FLW-8100)

----------------------------------------------------------------------------------------------------------
Information: Starting place_opt / final_place (FLW-8000)
Information: Time: 2025-06-03 14:11:55 / Session:  00:00:35 / Command:  00:00:06 / CPU:  00:00:06 / Memory: 925 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------


Information: Starting place_opt / final_place / Timing and Congestion Driven Placement with Legalization (FLW-8000)
Information: Time: 2025-06-03 14:11:55 / Session:  00:00:35 / Command:  00:00:06 / CPU:  00:00:06 / Memory: 925 MB (FLW-8100)
Place-opt optimization Phase 33 Iter  1         0.00        0.00      0.00        12        274.48  502978336.00         106              0.01       925
Running final (timing-driven) placement step.
----------------------------------------------------------------
Running congestion-aware direct-timing-driven placement
Information: Disabling integrated legalization, because it requires that the advanced legalizer is enabled.
Start transferring placement data.
Warning: To enable pin track alignment feature, the advanced legalizer has to be turned on using app option "place.legalize.enable_advanced_legalizer".
Warning: Pin track alignment feature will be disabled in this run
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0091 seconds to build cellmap data
Information: Extraction observers are detached as design net change threshold is reached.
Snapped 106 standard cells to the nearest cellrow to improve the accuracy of congestion analysis.
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 4642 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.deterministic                                    :        on                  
global.timing_driven                                    :        false               

Begin global routing.
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell 8bit_shifter is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell 8bit_shifter is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Cell HFSINV_350_1 is placed overlapping with other cells at {{33.768 2.000} {34.528 3.672}}. (ZRT-763)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   22  Alloctr   22  Proc    0 
[End of Read DB] Total (MB): Used   29  Alloctr   30  Proc 4642 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,37.74um,24.06um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   30  Alloctr   31  Proc 4642 
Net statistics:
Total number of nets     = 122
Number of nets to route  = 121
1 nets are fully connected,
 of which 1 are detail routed and 0 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 121, Total Half Perimeter Wire Length (HPWL) 1426 microns
HPWL   0 ~   50 microns: Net Count      117     Total HPWL         1209 microns
HPWL  50 ~  100 microns: Net Count        4     Total HPWL          217 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   30  Alloctr   31  Proc 4642 
Number of partitions: 1 (1 x 1)
Size of partitions: 22 gCells x 14 gCells
Average gCell capacity  4.05     on layer (1)    M1
Average gCell capacity  8.09     on layer (2)    M2
Average gCell capacity  4.22     on layer (3)    M3
Average gCell capacity  4.07     on layer (4)    M4
Average gCell capacity  2.03     on layer (5)    M5
Average gCell capacity  1.56     on layer (6)    M6
Average gCell capacity  0.81     on layer (7)    M7
Average gCell capacity  0.72     on layer (8)    M8
Average gCell capacity  0.47     on layer (9)    M9
Average gCell capacity  0.18     on layer (10)   MRDL
Average number of tracks per gCell 11.36         on layer (1)    M1
Average number of tracks per gCell 11.32         on layer (2)    M2
Average number of tracks per gCell 5.79  on layer (3)    M3
Average number of tracks per gCell 5.73  on layer (4)    M4
Average number of tracks per gCell 3.00  on layer (5)    M5
Average number of tracks per gCell 2.91  on layer (6)    M6
Average number of tracks per gCell 1.57  on layer (7)    M7
Average number of tracks per gCell 1.50  on layer (8)    M8
Average number of tracks per gCell 0.79  on layer (9)    M9
Average number of tracks per gCell 0.41  on layer (10)   MRDL
Number of gCells = 3080
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   30  Alloctr   31  Proc 4642 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   30  Alloctr   31  Proc 4642 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   30  Alloctr   31  Proc 4642 
Number of partitions: 1 (1 x 1)
Size of partitions: 22 gCells x 14 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  104  Alloctr  104  Proc   80 
[End of Blocked Pin Detection] Total (MB): Used  134  Alloctr  135  Proc 4722 
Information: Using 1 threads for routing. (ZRT-444)
Information: Placement fast mode ON
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 22 gCells x 14 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  134  Alloctr  135  Proc 4722 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =     5 Max = 1 GRCs =     7 (1.14%)
Initial. H routing: Overflow =     5 Max = 1 (GRCs =  5) GRCs =     5 (1.62%)
Initial. V routing: Overflow =     0 Max = 1 (GRCs =  2) GRCs =     2 (0.65%)
Initial. M1         Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.65%)
Initial. M2         Overflow =     0 Max = 1 (GRCs =  2) GRCs =     2 (0.65%)
Initial. M3         Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.97%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 1355.65
Initial. Layer M1 wire length = 79.22
Initial. Layer M2 wire length = 584.11
Initial. Layer M3 wire length = 625.68
Initial. Layer M4 wire length = 34.71
Initial. Layer M5 wire length = 31.92
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 660
Initial. Via VIA12SQ_C count = 366
Initial. Via VIA23SQ_C count = 279
Initial. Via VIA34SQ_C count = 11
Initial. Via VIA45SQ_C count = 4
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Tue Jun  3 14:11:55 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 22 gCells x 14 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  134  Alloctr  135  Proc 4722 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =     1 Max = 1 GRCs =     1 (0.16%)
phase1. H routing: Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.32%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.32%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 1360.99
phase1. Layer M1 wire length = 98.22
phase1. Layer M2 wire length = 591.43
phase1. Layer M3 wire length = 602.02
phase1. Layer M4 wire length = 34.71
phase1. Layer M5 wire length = 34.61
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 664
phase1. Via VIA12SQ_C count = 369
phase1. Via VIA23SQ_C count = 276
phase1. Via VIA34SQ_C count = 13
phase1. Via VIA45SQ_C count = 6
phase1. Via VIA56SQ_C count = 0
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  105  Alloctr  105  Proc   80 
[End of Whole Chip Routing] Total (MB): Used  134  Alloctr  135  Proc 4722 

Congestion utilization per direction:
Average vertical track utilization   = 14.10 %
Peak    vertical track utilization   = 53.85 %
Average horizontal track utilization = 15.77 %
Peak    horizontal track utilization = 66.67 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used  105  Alloctr  105  Proc   80 
[End of Global Routing] Total (MB): Used  134  Alloctr  135  Proc 4722 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -21  Alloctr  -21  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 4722 
Using per-layer congestion maps for congestion reduction.
Information: 32.79% of design has horizontal routing density above target_routing_density of 0.80.
Information: 19.48% of design has vertical routing density above target_routing_density of 0.80.
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.70, congestion_driven_max_util 0.89. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 100% done.
Information: Reducing cell density for 0.0% of the movable cells to alleviate congestion. This changes the average cell density in non-congested areas from 0.608 to 0.608. (PLACE-030)
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: The RC mode used is VR for design 'shifter'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 120, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 120, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
CGRW: permuting timing equivalent pins only
Corner Scaling is off, multiplier is 1.000000
Information: timingScenario func::nom timingCorner nom.  Using corner nom for worst leakage corner. (OPT-078)
Information: Using default layer M4 (OPT-079)
Information: Nominal = 0.0285335  Design MT = 0.350000  Target = 0.1133189  MaxRC = 0.078167 Fast Target = 0.036930 (OPT-081)
nplLib: default vr hor dist = 898
nplLib: default vr ver dist = 898
nplLib: default vr buf size = 6
nplLib: default vr buf size = 2
Placer using max_unbuffered_distance = 897.69

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 true                
Buffering Aware Timing Driven: false               
Seed locs:                     true                
Incremental:                   false               
Congestion:                    true                
Congestion Effort:             medium              
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.continue_on_missing_scandef                :        true                
place.coarse.fix_cells_on_soft_blockages                :        true                

Information: Activity for scenario func::nom was cached, no propagation required. (POW-005)
****** eLpp estimated wire length 
1.98901% of the net wire length are clock nets
0% of the clock net wire length has no activity
Clock net wire length: 278347
Total net wire length: 1.39943e+07
****** eLpp weights (with caps) (no lengths)
Number of nets: 120, of which 119 non-clock nets
Number of nets with 0 toggle rate: 0 (0%)
Max toggle rate = 0.454545, average toggle rate = 0.026017
Max non-clock toggle rate = 0.0421374
eLpp weight range = (0.190473, 13.6873)
*** 2 nets are filtered out
Start transferring placement data.
****** Net weight manager: report ******
Weights included: eLpp  PostEffort  
Number of nets with non-default weights: 120
Amt power = 0.1
Non-default weight range: (0.919047, 6.26873)
                             Min         Max         Avg       Stdev        Skew
       Toggle Rates   0.00632546    0.454545    0.026017   0.0402088      10.082
      Power Weights     0.190473     13.6873    0.783427     1.21077      10.082
      Final Weights     0.919047     6.26873     1.01168    0.482605     10.7699
Information: Automatic repeater spreading is enabled.
Information: Automatic timing control is enabled.
checking app option clockgate_objective_weight : none
Information: Clock gate latency aware placement is enabled. (PLACE-085)
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
DTDP placement: scenario=func::nom
Factor(1) = 1
Factor(BASE) = 1
Information: The net parasitics of block shifter are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.70, congestion_driven_max_util 0.89. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 50% done.
coarse place 75% done.
coarse place 100% done.
Information: Coarse placer wire length estimate = 1301.64
Information: Coarse placer active wire length estimate = 42.6739
Information: Coarse placer weighted wire length estimate = 1394.63
Information: Extraction observers are detached as design net change threshold is reached.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func::nom'. (OPT-909)
----------------------------------------------------------------
Fixing logic constant
Completed Timing-driven placement, Elapsed time =   0: 0: 0 
----------------------------------------------------------------
Running legalize_placement
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0144 seconds to build cellmap data
INFO: creating 3(r) x 5(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (8bit_shifter): 15
INFO: creating 3(r) x 5(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (8bit_shifter): 15
Total 0.0025 seconds to load 106 cell instances into cellmap, 106 cells are off site row
Moveable cells: 106; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 1.5487, cell height 1.6720, cell area 2.5894 for total 106 placed and application fixed cells
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 13 total shapes.
Layer M2: cached 0 shapes out of 0 total shapes.
Cached 120 vias out of 458 total vias.

Legalizing Top Level Design shifter ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0182 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 19 ref cells (8 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      225.68            0        Yes DEFAULT
      451.36          106        Yes DEFAULT_VA

Warning: max_legality_failures=5000 ignored.
        To use it, set limit_legality_checks to true.
Warning: max_legality_check_range=500 ignored.
        To use it, set limit_legality_checks to true.
Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                    106
number of references:                19
number of site rows:                 12
number of locations attempted:     1991
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:         106 (1080 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.446 um ( 0.27 row height)
rms weighted cell displacement:   0.446 um ( 0.27 row height)
max cell displacement:            0.811 um ( 0.49 row height)
avg cell displacement:            0.379 um ( 0.23 row height)
avg weighted cell displacement:   0.379 um ( 0.23 row height)
number of cells moved:              106
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U203 (OR4X1_RVT)
  Input location: (17.6433,2.8109)
  Legal location: (17.656,2)
  Displacement:   0.811 um ( 0.49 row height)
Cell: U193 (AND2X1_RVT)
  Input location: (6.3152,7.8849)
  Legal location: (6.408,8.688)
  Displacement:   0.808 um ( 0.48 row height)
Cell: U178 (AND2X1_RVT)
  Input location: (19.4943,14.5837)
  Legal location: (19.48,15.376)
  Displacement:   0.792 um ( 0.47 row height)
Cell: U211 (AND2X1_RVT)
  Input location: (13.3848,16.154)
  Legal location: (13.4,15.376)
  Displacement:   0.778 um ( 0.47 row height)
Cell: U241 (AND3X1_RVT)
  Input location: (21.4377,11.1372)
  Legal location: (21.456,10.36)
  Displacement:   0.777 um ( 0.46 row height)
Cell: U214 (AND4X1_RVT)
  Input location: (17.5974,17.8224)
  Legal location: (17.656,17.048)
  Displacement:   0.777 um ( 0.46 row height)
Cell: U234 (AND4X1_RVT)
  Input location: (22.188,7.7635)
  Legal location: (22.216,7.016)
  Displacement:   0.748 um ( 0.45 row height)
Cell: Data_Out_reg[1] (DFFASRX1_RVT)
  Input location: (25.1458,4.418)
  Legal location: (25.104,3.672)
  Displacement:   0.747 um ( 0.45 row height)
Cell: Data_Out_reg[5] (DFFARX1_RVT)
  Input location: (30.9512,6.0578)
  Legal location: (30.88,5.344)
  Displacement:   0.717 um ( 0.43 row height)
Cell: U212 (OR2X1_RVT)
  Input location: (13.5929,18.0221)
  Legal location: (13.552,18.72)
  Displacement:   0.699 um ( 0.42 row height)

Completed Legalization, Elapsed time =   0: 0: 0 
Moved 106 out of 106 cells, ratio = 1.000000
Total displacement = 43.040100(um)
Max displacement = 0.895900(um), U193 (7.531200, 7.884900, 6) => (7.624000, 10.360000, 2)
Displacement histogram:
  0 ~  10% cells displacement <=      0.06(um)
  0 ~  20% cells displacement <=      0.12(um)
  0 ~  30% cells displacement <=      0.27(um)
  0 ~  40% cells displacement <=      0.32(um)
  0 ~  50% cells displacement <=      0.40(um)
  0 ~  60% cells displacement <=      0.47(um)
  0 ~  70% cells displacement <=      0.53(um)
  0 ~  80% cells displacement <=      0.64(um)
  0 ~  90% cells displacement <=      0.74(um)
  0 ~ 100% cells displacement <=      0.90(um)
Legalization succeeded.
----------------------------------------------------------------
Information: The stitching and editing of coupling caps is turned OFF for design '8BIT_SHIFTER_LIB:8bit_shifter.design'. (TIM-125)
Information: Design Average RC for design 8bit_shifter  (NEX-011)
Information: r = 1.788177 ohm/um, via_r = 0.462319 ohm/cut, c = 0.071228 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.669333 ohm/um, via_r = 0.582684 ohm/cut, c = 0.080085 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'shifter'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 120, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 120, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: Ending   place_opt / final_place / Timing and Congestion Driven Placement with Legalization (FLW-8001)
Information: Time: 2025-06-03 14:11:56 / Session:  00:00:36 / Command:  00:00:07 / CPU:  00:00:07 / Memory: 1005 MB (FLW-8100)


Information: Ending   place_opt / final_place (FLW-8001)
Information: Time: 2025-06-03 14:11:56 / Session:  00:00:36 / Command:  00:00:07 / CPU:  00:00:07 / Memory: 1005 MB (FLW-8100)

----------------------------------------------------------------------------------------------------------
Information: Starting place_opt / final_opto (FLW-8000)
Information: Time: 2025-06-03 14:11:56 / Session:  00:00:36 / Command:  00:00:07 / CPU:  00:00:07 / Memory: 1005 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------

Place-opt optimization Phase 37 Iter  1         0.00        0.00      0.00        12        274.48  502978336.00         106              0.01      1005
Information: The net parasitics of block shifter are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design '8BIT_SHIFTER_LIB:8bit_shifter.design'. (TIM-125)
Information: Design Average RC for design 8bit_shifter  (NEX-011)
Information: r = 1.788177 ohm/um, via_r = 0.462319 ohm/cut, c = 0.071228 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.669333 ohm/um, via_r = 0.582684 ohm/cut, c = 0.080085 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (132480 120320) (244960 220640)
Chip Core shape: (20000 20000) (357440 120320)
Outside Core shape: (244960 120320) (357440 220640)
Outside Core shape: (20000 120320) (132480 220640)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: The RC mode used is VR for design 'shifter'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 120, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 120, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Running final optimization step.

Information: Starting place_opt / final_opto / Optimization (1) (FLW-8000)
Information: Time: 2025-06-03 14:11:56 / Session:  00:00:36 / Command:  00:00:07 / CPU:  00:00:07 / Memory: 1005 MB (FLW-8100)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0181 seconds to build cellmap data
INFO: creating 5(r) x 8(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (8bit_shifter): 40
INFO: creating 5(r) x 8(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (8bit_shifter): 40
Total 0.0034 seconds to load 106 cell instances into cellmap
Moveable cells: 106; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 1.5487, cell height 1.6720, cell area 2.5894 for total 106 placed and application fixed cells

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0190 seconds to build cellmap data
INFO: creating 5(r) x 8(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (8bit_shifter): 40
INFO: creating 5(r) x 8(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (8bit_shifter): 40
Total 0.0024 seconds to load 106 cell instances into cellmap
Moveable cells: 106; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 1.5487, cell height 1.6720, cell area 2.5894 for total 106 placed and application fixed cells
Place-opt optimization Phase 40 Iter  1         0.00        0.00      0.00        13        274.48  502978336.00         106              0.01      1005
Isolated 0 ports, skipped 0 ports
Already Isolated 0 ports, Deleted 0 existing Isolation cells 

Place-opt optimization Phase 41 Iter  1         0.00        0.00      0.00        13        274.48  502978336.00         106              0.01      1005
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Information: skinny blockage scope is upto  935.9701 * 0.10 =   93.5970 user length units.
bmap: stepx = stepy = 83600
creating bmap
DB units per micron : 10000
INFO: New Levelizer turned on
Place-opt optimization Phase 41 Iter  2         0.00        0.00      0.00        13        274.48  502978336.00         106              0.01      1005
Place-opt optimization Phase 41 Iter  3         0.00        0.00      0.00        13        274.48  502978336.00         106              0.01      1005

Convert timing mode ...
Place-opt optimization Phase 42 Iter  1         0.00        0.00      0.00        12        274.48  502978336.00         106              0.01      1005
Place-opt optimization Phase 42 Iter  2         0.00        0.00      0.00        12        274.48  502978336.00         106              0.01      1005
Place-opt optimization Phase 42 Iter  3         0.00        0.00      0.00        12        274.48  502978336.00         106              0.01      1005
Place-opt optimization Phase 42 Iter  4         0.00        0.00      0.00        12        274.48  502978336.00         106              0.01      1005
Number of Site types in the design = 1
INFO: Skipping activation of hold scenarios prior to CUS.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Information: CTS will work on the following scenarios. (CTS-101)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Information: 'nom' is identified as primary corner for initial clock tree building. (CTS-103)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario func::nom pathgroup **clock_gating_default**
Information: CCD will use corner nom for honoring max prepone/postpone limits

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func::nom'. (OPT-909)
INFO: Skipping deactivation of hold scenarios after CUS.
Number of Site types in the design = 1
Place-opt optimization Phase 42 Iter  5         0.00        0.00      0.00        12        274.48  502978336.00         106              0.01      1005
Place-opt optimization Phase 42 Iter  6         0.00        0.00      0.00        12        274.48  502978336.00         106              0.01      1005
Place-opt optimization Phase 42 Iter  7         0.00        0.00      0.00        12        274.48  502978336.00         106              0.01      1005
Place-opt optimization Phase 42 Iter  8         0.00        0.00      0.00        12        274.48  502978336.00         106              0.01      1005
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Information: skinny blockage scope is upto  935.9701 * 0.10 =   93.5970 user length units.
bmap: stepx = stepy = 83600
creating bmap
DB units per micron : 10000
Place-opt optimization Phase 42 Iter  9         0.00        0.00      0.00        12        274.48  502978336.00         106              0.01      1005
Place-opt optimization Phase 42 Iter 10         0.00        0.00      0.00        12        274.48  502978336.00         106              0.01      1005
Number of Site types in the design = 1
INFO: Skipping activation of hold scenarios prior to CUS.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Information: CTS will work on the following scenarios. (CTS-101)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Information: 'nom' is identified as primary corner for initial clock tree building. (CTS-103)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario func::nom pathgroup **clock_gating_default**
Information: CCD will use corner nom for honoring max prepone/postpone limits

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func::nom'. (OPT-909)
INFO: Skipping deactivation of hold scenarios after CUS.
Number of Site types in the design = 1
Place-opt optimization Phase 42 Iter 11         0.00        0.00      0.00        12        274.48  502978336.00         106              0.01      1005
Place-opt optimization Phase 42 Iter 12         0.00        0.00      0.00        12        274.48  502978336.00         106              0.01      1005
Place-opt optimization Phase 42 Iter 13         0.00        0.00      0.00        12        274.48  502978336.00         106              0.01      1005
Place-opt optimization Phase 42 Iter 14         0.00        0.00      0.00        12        274.48  502978336.00         106              0.01      1005
Place-opt optimization Phase 42 Iter 15         0.00        0.00      0.00        12        274.48  502978336.00         106              0.01      1005
Place-opt optimization Phase 42 Iter 16         0.00        0.00      0.00        12        274.48  502978336.00         106              0.01      1005
Place-opt optimization Phase 42 Iter 17         0.00        0.00      0.00        12        274.48  502978336.00         106              0.01      1005

Place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Place-opt optimization Phase 43 Iter  1         0.00        0.00      0.00        12        274.48  502978336.00         106              0.01      1005

Convert timing mode ...
Place-opt optimization Phase 44 Iter  1         0.00        0.00      0.00        12        274.48  502978336.00         106              0.01      1005
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Information: skinny blockage scope is upto  935.9701 * 0.10 =   93.5970 user length units.
bmap: stepx = stepy = 83600
creating bmap
DB units per micron : 10000
Place-opt optimization Phase 44 Iter  2         0.00        0.00      0.00        12        274.48  502978336.00         106              0.01      1005
Place-opt optimization Phase 44 Iter  3         0.00        0.00      0.00        12        274.48  502978336.00         106              0.01      1005
Place-opt optimization Phase 44 Iter  4         0.00        0.00      0.00        12        274.48  502978336.00         106              0.01      1005

Disable clock slack update for ideal clocks
Place-opt optimization Phase 45 Iter  1         0.00        0.00      0.00        12        274.48  502978336.00         106              0.01      1005
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Place-opt optimization Phase 46 Iter  1         0.00        0.00      0.00        12        274.48  502978336.00         106              0.01      1005
Convert timing mode ...
INFO: New Levelizer turned on

Place-opt optimization Phase 47 Iter  1         0.00        0.00      0.00        12        274.48  502978336.00         106              0.01      1005

Disable clock slack update for ideal clocks
Information: Activity for scenario func::nom was cached, no propagation required. (POW-005)
Place-opt optimization Phase 48 Iter  1         0.00        0.00      0.00        12        274.48  502978336.00         106              0.01      1005
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Place-opt optimization Phase 49 Iter  1         0.00        0.00      0.00        12        274.48  502978336.00         106              0.01      1005
INFO: New Levelizer turned on
[ISR-TRACE] Potential Bucket: Pass 1  Index 0  #Total-cands      1 ( 1.02%) SumPotEst 0.00607610 (34.45%) 
[ISR-TRACE] Potential Bucket: Pass 1  Index 1  #Total-cands      1 ( 1.02%) SumPotEst 0.00607610 (34.45%) 
[ISR-TRACE] Potential Bucket: Pass 1  Index 2  #Total-cands     96 (97.96%) SumPotEst 0.00548640 (31.10%) 
[ISR-TRACE] Pass 1  Bucket 1  #Batches    1  #Initial-Cands      1  #PostFilter-Cands      1  #Comitted    0 ( 0.00%)
[ISR-TRACE] Pass 1  Bucket 2  #Batches    1  #Initial-Cands      1  #PostFilter-Cands      1  #Comitted    1 (100.00%)
[ISR-TRACE] Pass 1  Bucket 3  #Batches    2  #Initial-Cands     96  #PostFilter-Cands     10  #Comitted    0 ( 0.00%)  #isDownsizable-filter    85  #lowRoi-filter     1
[ISR-TRACE] Pass 1    Filter stats     #static   #dynamic
[ISR-TRACE]            bufrem-filter       0 |      0 
[ISR-TRACE]          holdviol-filter       0 |      0 
[ISR-TRACE]     isDownsizable-filter       0 |     85 
[ISR-TRACE]            lowRoi-filter       0 |      1 
[ISR-TRACE]         ok-driver-filter      16 |      0 
[ISR-TRACE]             slack-filter       0 |      0 


Place-opt optimization Phase 50 Iter  1         0.00        0.00      0.00        12        273.97  499341184.00         106              0.01      1005
Warning: No tie cell is available for constant fixing. (OPT-200)

Place-opt optimization Phase 51 Iter  1         0.00        0.00      0.00        12        273.97  499341184.00         106              0.01      1005

Place-opt optimization Phase 52 Iter  1         0.00        0.00      0.00        12        273.97  499341184.00         106              0.01      1005

Information: Ending   place_opt / final_opto / Optimization (1) (FLW-8001)
Information: Time: 2025-06-03 14:11:58 / Session:  00:00:38 / Command:  00:00:09 / CPU:  00:00:09 / Memory: 1005 MB (FLW-8100)

Information: Starting place_opt / final_opto / Legalization (1) (FLW-8000)
Information: Time: 2025-06-03 14:11:58 / Session:  00:00:38 / Command:  00:00:09 / CPU:  00:00:09 / Memory: 1005 MB (FLW-8100)

START_FUNC : legalize_placement_pre_run_core CPU :     21 s ( 0.01 hr) ELAPSE :     38 s ( 0.01 hr) MEM-PEAK :  1005 Mb
END_FUNC : legalize_placement_pre_run_core CPU :     21 s ( 0.01 hr) ELAPSE :     38 s ( 0.01 hr) MEM-PEAK :  1005 Mb
Place-opt optimization Phase 55 Iter  1         0.00        0.00      0.00        12        273.97  499341184.00         106              0.01      1005
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 13 total shapes.
Layer M2: cached 0 shapes out of 0 total shapes.
Cached 120 vias out of 458 total vias.

Legalizing Top Level Design shifter ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0091 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 19 ref cells (8 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      225.68            0        Yes DEFAULT
      451.36          106        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                    106
number of references:                19
number of site rows:                 12
number of locations attempted:     1905
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:         106 (1078 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.000 um ( 0.00 row height)
rms weighted cell displacement:   0.000 um ( 0.00 row height)
max cell displacement:            0.000 um ( 0.00 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                0
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U173 (AND2X1_RVT)
  Input location: (8.536,3.672)
  Legal location: (8.536,3.672)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U171 (AND2X1_RVT)
  Input location: (11.728,2)
  Legal location: (11.728,2)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U169 (AND2X1_RVT)
  Input location: (4.584,3.672)
  Legal location: (4.584,3.672)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U168 (AND2X1_RVT)
  Input location: (6.256,2)
  Legal location: (6.256,2)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U155 (AND2X1_RVT)
  Input location: (17.504,10.36)
  Legal location: (17.504,10.36)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U163 (AND2X1_RVT)
  Input location: (15.224,5.344)
  Legal location: (15.224,5.344)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U161 (AND2X1_RVT)
  Input location: (20.392,7.016)
  Legal location: (20.392,7.016)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U159 (AND2X1_RVT)
  Input location: (22.976,17.048)
  Legal location: (22.976,17.048)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U158 (AND2X1_RVT)
  Input location: (21.152,18.72)
  Legal location: (21.152,18.72)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U174 (AND2X1_RVT)
  Input location: (6.104,3.672)
  Legal location: (6.104,3.672)
  Displacement:   0.000 um ( 0.00 row height)

Information: The net parasitics of block shifter are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design '8BIT_SHIFTER_LIB:8bit_shifter.design'. (TIM-125)
Information: Design Average RC for design 8bit_shifter  (NEX-011)
Information: r = 1.788177 ohm/um, via_r = 0.462319 ohm/cut, c = 0.071228 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.669333 ohm/um, via_r = 0.582684 ohm/cut, c = 0.080085 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'shifter'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 120, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 120, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Information: Ending   place_opt / final_opto / Legalization (1) (FLW-8001)
Information: Time: 2025-06-03 14:11:58 / Session:  00:00:38 / Command:  00:00:09 / CPU:  00:00:09 / Memory: 1005 MB (FLW-8100)

Information: Starting place_opt / final_opto / Optimization (2) (FLW-8000)
Information: Time: 2025-06-03 14:11:58 / Session:  00:00:38 / Command:  00:00:09 / CPU:  00:00:09 / Memory: 1005 MB (FLW-8100)
INFO: Enabled CLO at stage after_LGL1.

INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: First Place-opt did not mark run with CLO enabled/disabled property
INFO: Concurrent Legalization and Optimization (CLO) Reverted

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0131 seconds to build cellmap data
INFO: creating 5(r) x 8(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (8bit_shifter): 40
INFO: creating 5(r) x 8(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (8bit_shifter): 40
Total 0.0014 seconds to load 106 cell instances into cellmap
Moveable cells: 106; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 1.5458, cell height 1.6720, cell area 2.5846 for total 106 placed and application fixed cells
Place-opt optimization Phase 59 Iter  1         0.00        0.00      0.00        13        273.97  499341184.00         106              0.01      1005
Convert timing mode ...
INFO: New Levelizer turned on

Place-opt optimization Phase 60 Iter  1         0.00        0.00      0.00        13        273.97  499341184.00         106              0.01      1005
INFO: New Levelizer turned on
Place-opt optimization Phase 60 Iter  2         0.00        0.00      0.00        13        273.97  499341184.00         106              0.01      1005
Place-opt optimization Phase 60 Iter  3         0.00        0.00      0.00        13        273.97  499341184.00         106              0.01      1005

Convert timing mode ...
Place-opt optimization Phase 61 Iter  1         0.00        0.00      0.00        12        273.97  499341184.00         106              0.01      1005
Place-opt optimization Phase 61 Iter  2         0.00        0.00      0.00        12        273.97  499341184.00         106              0.01      1005
Place-opt optimization Phase 61 Iter  3         0.00        0.00      0.00        12        273.97  499341184.00         106              0.01      1005
Place-opt optimization Phase 61 Iter  4         0.00        0.00      0.00        12        273.97  499341184.00         106              0.01      1005
Place-opt optimization Phase 61 Iter  5         0.00        0.00      0.00        12        273.97  499341184.00         106              0.01      1005
Place-opt optimization Phase 61 Iter  6         0.00        0.00      0.00        12        273.97  499341184.00         106              0.01      1005
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Information: skinny blockage scope is upto  935.9701 * 0.10 =   93.5970 user length units.
bmap: stepx = stepy = 83600
creating bmap
DB units per micron : 10000
Place-opt optimization Phase 61 Iter  7         0.00        0.00      0.00        12        273.97  499341184.00         106              0.01      1005
Place-opt optimization Phase 61 Iter  8         0.00        0.00      0.00        12        273.97  499341184.00         106              0.01      1005

Place-opt optimization Phase 62 Iter  1         0.00        0.00      0.00        12        273.97  499341184.00         106              0.01      1005

Place-opt optimization Phase 63 Iter  1         0.00        0.00      0.00        12        273.97  499341184.00         106              0.01      1005
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Information: skinny blockage scope is upto  935.9701 * 0.10 =   93.5970 user length units.
bmap: stepx = stepy = 83600
creating bmap
DB units per micron : 10000
INFO: New Levelizer turned on
Place-opt optimization Phase 63 Iter  2         0.00        0.00      0.00        12        273.97  499341184.00         106              0.01      1005
Place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Place-opt optimization Phase 63 Iter  3         0.00        0.00      0.00        12        273.97  499341184.00         106              0.01      1005

Information: Ending   place_opt / final_opto / Optimization (2) (FLW-8001)
Information: Time: 2025-06-03 14:11:59 / Session:  00:00:39 / Command:  00:00:10 / CPU:  00:00:10 / Memory: 1005 MB (FLW-8100)

Information: Starting place_opt / final_opto / Legalization (2) (FLW-8000)
Information: Time: 2025-06-03 14:11:59 / Session:  00:00:39 / Command:  00:00:10 / CPU:  00:00:10 / Memory: 1005 MB (FLW-8100)

START_FUNC : legalize_placement_pre_run_core CPU :     22 s ( 0.01 hr) ELAPSE :     39 s ( 0.01 hr) MEM-PEAK :  1005 Mb
END_FUNC : legalize_placement_pre_run_core CPU :     22 s ( 0.01 hr) ELAPSE :     39 s ( 0.01 hr) MEM-PEAK :  1005 Mb
Place-opt optimization Phase 66 Iter  1         0.00        0.00      0.00        12        273.97  499341184.00         106              0.01      1005
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 13 total shapes.
Layer M2: cached 0 shapes out of 0 total shapes.
Cached 120 vias out of 458 total vias.

Legalizing Top Level Design shifter ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0092 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 19 ref cells (8 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      225.68            0        Yes DEFAULT
      451.36          106        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                    106
number of references:                19
number of site rows:                 12
number of locations attempted:     1905
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:         106 (1078 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.000 um ( 0.00 row height)
rms weighted cell displacement:   0.000 um ( 0.00 row height)
max cell displacement:            0.000 um ( 0.00 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                0
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U173 (AND2X1_RVT)
  Input location: (8.536,3.672)
  Legal location: (8.536,3.672)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U171 (AND2X1_RVT)
  Input location: (11.728,2)
  Legal location: (11.728,2)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U169 (AND2X1_RVT)
  Input location: (4.584,3.672)
  Legal location: (4.584,3.672)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U168 (AND2X1_RVT)
  Input location: (6.256,2)
  Legal location: (6.256,2)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U155 (AND2X1_RVT)
  Input location: (17.504,10.36)
  Legal location: (17.504,10.36)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U163 (AND2X1_RVT)
  Input location: (15.224,5.344)
  Legal location: (15.224,5.344)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U161 (AND2X1_RVT)
  Input location: (20.392,7.016)
  Legal location: (20.392,7.016)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U159 (AND2X1_RVT)
  Input location: (22.976,17.048)
  Legal location: (22.976,17.048)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U158 (AND2X1_RVT)
  Input location: (21.152,18.72)
  Legal location: (21.152,18.72)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U174 (AND2X1_RVT)
  Input location: (6.104,3.672)
  Legal location: (6.104,3.672)
  Displacement:   0.000 um ( 0.00 row height)

Information: The net parasitics of block shifter are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design '8BIT_SHIFTER_LIB:8bit_shifter.design'. (TIM-125)
Information: Design Average RC for design 8bit_shifter  (NEX-011)
Information: r = 1.788177 ohm/um, via_r = 0.462319 ohm/cut, c = 0.071228 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.669333 ohm/um, via_r = 0.582684 ohm/cut, c = 0.080085 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'shifter'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 120, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 120, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Information: Ending   place_opt / final_opto / Legalization (2) (FLW-8001)
Information: Time: 2025-06-03 14:11:59 / Session:  00:00:39 / Command:  00:00:10 / CPU:  00:00:10 / Memory: 1005 MB (FLW-8100)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0094 seconds to build cellmap data
INFO: creating 5(r) x 8(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (8bit_shifter): 40
INFO: creating 5(r) x 8(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (8bit_shifter): 40
Total 0.0014 seconds to load 106 cell instances into cellmap
Moveable cells: 106; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 1.5458, cell height 1.6720, cell area 2.5846 for total 106 placed and application fixed cells
Place-opt optimization Phase 68 Iter  1         0.00        0.00      0.00        13        273.97  499341184.00         106              0.01      1005

Place-opt optimization Phase 69 Iter  1         0.00        0.00      0.00        13        273.97  499341184.00         106              0.01      1005

Information: Ending   place_opt / final_opto (FLW-8001)
Information: Time: 2025-06-03 14:11:59 / Session:  00:00:39 / Command:  00:00:10 / CPU:  00:00:10 / Memory: 1005 MB (FLW-8100)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (132480 120320) (244960 220640)
Chip Core shape: (20000 20000) (357440 120320)
Outside Core shape: (244960 120320) (357440 220640)
Outside Core shape: (20000 120320) (132480 220640)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
INFO: Running FTB cleanup in end of npo flow.
Enable dominated scenarios

Place-opt optimization complete                 0.00        0.00      0.00        12        273.97  499341184.00         106              0.01      1005
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050000353  3.179565833784  5.567214754587  2.894455687461  6.565921301755  9.017937505874  86.535827609339  8.634313121256  0.781249240852  7.442083411238  3.181156549079
6.992250260832  4.646239500641  3.823702212269  3.871840296193  1.424294066690  9.687527899646  6.131807232944  1.465788232247  8.763589275014  1.911351036960  41.862533709427  0.014862411878  4.045016044037  5.020605316976  6.345884729962
1.220116795077  5.967847396778  6.224305671704  0.238797715000  3.284509589705  9.611151237147  0.128739689272  0.513552516982  7.835139910703  8.372519099733  89.925527844586  7.609759755457  3.894395964966  9.819999761759  1.487347587763
2.106393266767  9.078063326983  1.314288630187  8.805817928323  0.072343539122  6.270037326705  0.450494780240  3.928174931613  9.852544148302  0.210066110127  98.638877154570  7.466557250076  8.788098807826  8.572536784759  1.334182135409
0.279263772609  8.236528340626  1.425386746381  6.766529199187  4.740224950513  6.567966215027  5.706185626119  8.134462336181  4.723121165473  6.753657767486  55.635291395845  6.246992245869  2.738721539211  6.086733806504  8.868234094724
5.890240933684  8.439499448971  1.154902068601  4.924445220001  0.405169190953  4.590768921970  4.170951209159  0.006745654660  9.230842775318  9.005588346071  44.718205424446  3.794584975839  0.705461768271  6.012888717343  3.718510493956
2.708373361785  2.772683894677  2.637652116996  9.532707452994  6.656262309097  9.409795558072  6.136993113139  7.763511372170  9.625254845486  7.417690064932  73.546792617031  0.435152436961  6.662605426730  8.833424349383  2.924350716216
9.183179612142  4.225277311156  7.821040823519  1.416280356161  2.866938022019  5.692842603132  5.858445024802  5.513632659359  5.213535591455  4.512012804123  98.204893253000  5.220021792055  1.353328938724  6.508164485577  3.718848983731
1.254829368010  5.503386714941  2.422542123053  1.661090076272  7.011233081071  7.845256074711  0.998585147436  4.042328946769  7.943493336051  3.877015511999  30.440211650820  2.625092083955  0.179106742141  1.696278130334  1.418335037515
5.650943790989  3.602913670264  2.545902020920  8.464997847149  5.117746745773  4.047317127472  1.421981592074  0.044434441463  7.138041446380  4.361330991019  36.384285398206  1.031929264476  5.295633007259  5.477269363008  6.963367903103
7.847093641515  7.027411336156  4.766944246976  6.505239565921  0.874802189647  3.823894401463  8.324531610419  3.421606455657  8.038173824139  9.639287277774  91.062237610485  0.500020970621  5.658347445567  2.147545872894  4.543874116565
9.212178639017  9.375058743104  6.708009339863  4.395098516078  1.239640852744  2.083411238318  1.156049079699  2.250261132464  6.239500735274  3.702212269387  68.699794531424  2.940683346139  5.278906066131  8.072329441465  7.879322978763
5.891811221911  3.510369609637  3.414109427001  4.844388138404  5.006444037502  0.605316976634  5.884229962122  0.116796377596  7.847396862514  4.305671704023  37.164983603284  5.095814496163  1.512381070128  7.396892720513  5.512169327835
1.398268118372  5.190997333443  6.408244586760  9.731622717389  4.385364966981  9.999761759148  7.347087763210  6.393267067907  8.063326077023  4.288630187880  08.366016830072  3.435318663722  0.373277650450  4.947802403928  1.736316639852
5.440544100210  0.661101274718  5.896554570746  6.530635624878  8.088207826857  2.536784759133  4.182635409027  9.263773909823  6.528340710034  5.386746381676  15.488724474740  2.249522573019  9.662160875706  1.856261198134  4.610361314723
1.210715816753  6.577674860418  2.210795845624  6.975620417273  8.711939211608  6.733806504886  8.234594724589  0.240934984843  9.499448065007  4.902068601492  94.649033610405  1.691926971042  7.689229304170  9.512091590006  7.443546109230
8.426814269005  5.883460719326  5.224824446379  4.567350487070  5.451168271601  2.888717343371  8.510993956270  8.373362085277  2.683894761155  7.652116996953  77.261352546656  2.623017316951  7.955590326136  9.931131397763  5.100721209625
2.547515947417  6.900649322209  3.711017031043  5.135811519666  2.695826730883  3.424349383292  4.350216216918  3.179613442422  5.277311240674  1.040823519141  12.090394212866  9.380247532144  8.426041925858  4.450248025513  6.313593095213
5.354075634512  0.128041234775  1.812653000522  0.004177603135  3.318338724650  8.164485577371  8.848483731125  4.829369310550  3.386714035134  2.542123053166  60.197595327011  2.330837154397  2.560757710998  5.851474364042  3.276467197943
4.932421693877  0.155119998999  7.230050820262  5.075468503017  9.196142141169  6.278130334141  8.335537515565  0.943791289360  2.913670358146  5.902020920846  99.165204095117  7.467474171599  3.171284321421  9.815920740044  4.331414137138
0.413524984361  3.309910198619  7.452798206103  1.902827924529  5.623407259547  7.269363008696  3.367403103784  7.093642815702  7.411336240368  6.944246976650  02.582482810874  8.021813810375  8.944024238324  5.316104193421  6.051556078038
1.737302479639  2.872777744187  5.404010485050  0.003533179565  8.337845567214  7.545872894454  3.874616565921  2.178630317937  5.058743298562  8.009339863439  00.172993381239  6.408544889535  4.112393781156  0.490796992250  2.608324146239
5.006413823702  2.122693871840  2.961931424294  0.666909687527  8.996466131807  2.329441465787  9.322478763589  1.811222211351  0.369609721233  4.109427001484  93.078117645006  4.440392467157  3.169776945884  2.299621220116  7.950775467847
3.967786224305  6.717040238797  7.150003284509  5.897059611151  2.371470128739  6.892720513551  2.169827835139  8.268119672519  0.997333537532  8.244586760973  66.414906494385  3.649686256441  7.617501087347  0.877632106393  2.667679578063
3.269831314288  6.301878805817  9.283230072343  5.391226270037  3.267050450494  7.802403928173  6.316139852544  0.544101510066  1.101274802471  6.554570746653  56.543071388088  2.078285919088  7.847501934182  6.354090279263  7.726098736528
3.406261425386  7.463816766529  1.991874740224  9.505136567966  2.150275706185  6.261198134461  0.361814723121  0.715817053657  7.674860502113  0.795845624697  06.491905338711  9.392133423285  8.065058468234  5.947245890240  9.336848939499
4.489711154902  0.686014924445  2.200010405169  1.909534590768  9.219704170951  2.091590006744  3.546609230842  6.814260305588  3.460719410414  4.824446379456  23.791603305451  1.682733459330  7.173443318510  9.939562708373  3.617852272683
8.946772637652  1.169969532707  4.529946656262  3.090979409795  5.580726136993  1.131397763510  0.721709625254  7.515948717690  0.649322393263  1.017031043513  08.302929262695  8.267325270976  3.493842524350  2.162169183179  6.121424725277
3.111567821040  8.235191416280  3.561612866938  0.220195692842  6.031325858445  0.248025513631  3.593595213535  4.075635812012  8.041234869073  2.653000522000  91.963864953318  3.387263945616  4.855783318848  4.837311254829  3.680105003386
7.149412422542  1.230531661090  0.762727011233  0.810717845256  0.747110998585  1.474364042327  6.467697943493  2.421694177015  5.119998083615  0.050820262507  04.872863779196  1.421438033720  1.303351018335  5.375155650943  7.909893102913
6.702642545902  0.209208464997  8.471495117746  7.457734047317  1.274721421981  5.920740044433  1.414637138041  3.524985661330  9.910198703637  2.798206103190  67.103353695623  4.072512763981  3.630096563367  4.031037847093  6.415157527411
3.361564766944  2.469766505239  5.659210874802  1.896473823894  4.014638324531  6.104193421605  1.556578038173  7.302470939287  2.777744271432  4.010485050000  74.265803058337  8.455699433267  8.728954143874  6.165659212178  6.390179875058
7.431046708009  3.398634395098  5.160781239640  8.527442083411  2.383181156049  0.796992250260  8.324646239500  6.413824002212  2.693871934188  1.931424294066  08.920983678996  4.661335368041  4.414667479322  4.787635891811  2.219113010369
6.096373414109  4.270014844388  1.384045006444  0.375020605316  9.766345884229  9.621220116795  0.775967847396  7.786225605671  7.040238881607  0.003284509589  19.420229912371  4.701204682514  7.205145112169  8.278351398268  1.183725690997
3.334436408244  5.867609731622  7.173894385364  9.669819999761  7.591487347087  7.632106393266  7.679078063326  9.831315588630  1.878805901810  3.230072343539  51.196818773267  0.504521233524  4.039291336316  1.398525440544  1.002100161101
2.747185896554  5.707466530635  6.248788088207  8.268572536784  7.591334182635  4.090279263772  6.098236528340  6.261426686746  3.816766613081  1.874740224950  90.299787062150  2.757088142983  1.981354210361  8.147231210715  8.167536077674
8.604182210795  8.456246975620  4.172738711939  2.116086733806  5.048868234594  7.245890240933  6.848439499448  9.711155202068  6.014924539112  0.010405169190  34.279015089219  7.041726808713  5.900077043546  6.092308426814  2.690055383460
7.193265224824  4.463794567350  4.870705451168  2.716012888717  3.433718510993  9.562708373361  7.852772683894  6.772638952116  9.969532891344  9.946656262309  48.628105355580  7.261386227853  3.977645700721  7.096252547515  9.474176400649
3.222093711017  0.310435135811  5.196662695826  7.308833424349  3.832924350216  2.169183179612  1.424225277311  1.567822340823  5.191416374248  1.612866938022  40.880036826031  3.258501746960  0.255146913593  5.952135354075  6.345120628041
2.347751812653  0.005220004177  6.031353318338  7.246508164485  5.773718848483  7.311254829368  0.105503386714  9.412423842123  0.531661184968  2.727011233081  46.002560960747  1.109902147196  3.640433876467  6.979434932421  6.938770655119
9.989997230050  8.202625075468  5.030179196142  1.411696278130  3.341418335537  5.155650943790  9.893602913670  2.642546202020  9.208464081739  1.495117746745  16.274581571274  7.214236101642  7.400454931414  6.371380413524  9.843613809910
1.986197452798  2.061031902827  9.245295623407  2.595477269363  0.086963367403  1.037847093641  5.157027411336  1.564767244246  9.766505323457  9.210874802189  03.662346344014  6.383262602826  1.934226651556  5.780381737302  4.796392372777
7.441875404010  4.850500003533  1.795658337845  5.672147545872  8.944543874616  5.659212178639  0.179375058743  1.046709309339  8.634395182408  0.781239640852  13.354942512383  1.811587786418  9.922512208324  6.462395006413  8.237022622693
8.718402961931  4.242940666909  6.875278996466  1.318072329441  4.657879322478  7.635891811221  9.113510369609  6.373415409427  0.014844472020  4.045006444037  99.130161569766  3.458869585343  2.201177550775  9.678473967786  2.243056217040
2.387977150003  2.845095897059  6.111512371470  1.287396892720  5.135512169827  8.351398268118  3.725190997333  4.436409544586  7.609731716609  3.894385364966  37.023005017591  4.873497163354  1.063942267679  0.780633269831  3.142886801878
8.058179283230  0.723435391226  2.700373267050  4.504947802403  9.281736316139  8.525440544100  2.100661101274  7.185897854570  7.466530729516  8.788088207826  24.659475247591  3.341843640712  2.792647326098  2.365283406261  4.253867963816
7.665291991874  7.402249505136  5.679662150275  7.061856261198  1.344610361814  7.231210715816  7.536577674860  4.182211095845  6.246975714309  2.738711939211  09.791446465048  8.682362233967  8.902419936848  4.394994489711  1.549020186014
9.244452200010  4.051691909534  5.907689219704  1.709512091590  0.067443546609  2.308426814269  0.055883460719  3.265225124446  3.794567444379  0.705451168271  09.052995573433  7.185126225284  7.083743217852  7.726838946772  6.376521669969
5.327074529946  6.562623090979  4.097955580726  1.369931131397  7.635100721709  6.252547515947  4.176900649322  2.093712317031  0.435135905401  6.662695826730  27.268351893832  9.243529458881  1.831706721424  2.252773111567  8.210408735191
4.162803561612  8.669380220195  6.928426031325  8.584450248025  5.136313593595  2.135354075634  5.120128041234  7.751813953000  5.220004261595  1.353318338724  04.915752255773  7.188401123033  2.548203280105  5.033867149412  4.225421730531
6.610900762727  0.112330810717  8.452560747110  9.985851474364  0.423276467697  9.434932421693  8.770155119998  9.997231350820  2.625075552495  0.179196142141  55.896899703341  4.183372661877  6.509447509893  6.029136702642  5.459020709208

Place-opt final QoR
___________________
Scenario Mapping Table
1: func::nom

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: Clock

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0       13     1.9499        0  499341184
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0       13     1.9499        0  499341184       273.97        106          0          5
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Place-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Place-opt final QoR Summary      0.0000     0.0000   0.0000      0   0.0000     0.0000      0       13        0  499341184       273.97        106

Place-opt command complete                CPU:    22 s (  0.01 hr )  ELAPSE:    40 s (  0.01 hr )  MEM-PEAK:  1005 MB
Place-opt command statistics  CPU=6 sec (0.00 hr) ELAPSED=6 sec (0.00 hr) MEM-PEAK=0.981 GB
Information: Running auto PG connection. (NDM-099)
Information: Ending   'place_opt' (FLW-8001)
Information: Time: 2025-06-03 14:11:59 / Session:  00:00:40 / Command:  00:00:10 / CPU:  00:00:10 / Memory: 1005 MB (FLW-8100)
1
icc2_shell> legalize_placement
[icc2-lic Tue Jun  3 14:11:59 2025] Command 'legalize_placement' requires licenses
[icc2-lic Tue Jun  3 14:11:59 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Tue Jun  3 14:11:59 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Tue Jun  3 14:11:59 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Tue Jun  3 14:11:59 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Tue Jun  3 14:11:59 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Tue Jun  3 14:11:59 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Tue Jun  3 14:11:59 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Tue Jun  3 14:11:59 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Tue Jun  3 14:11:59 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Tue Jun  3 14:11:59 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Tue Jun  3 14:11:59 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Tue Jun  3 14:11:59 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Tue Jun  3 14:11:59 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Tue Jun  3 14:11:59 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Tue Jun  3 14:11:59 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Tue Jun  3 14:11:59 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Tue Jun  3 14:11:59 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Tue Jun  3 14:11:59 2025] Check-out of alternate set of keys directly with queueing was successful
Information: Starting 'legalize_placement' (FLW-8000)
Information: Time: 2025-06-03 14:11:59 / Session:  00:00:40 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1005 MB (FLW-8100)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 13 total shapes.
Layer M2: cached 0 shapes out of 0 total shapes.
Cached 120 vias out of 458 total vias.

Legalizing Top Level Design shifter ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0091 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 19 ref cells (8 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      225.68            0        Yes DEFAULT
      451.36          106        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                    106
number of references:                19
number of site rows:                 12
number of locations attempted:     1905
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:         106 (1078 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.000 um ( 0.00 row height)
rms weighted cell displacement:   0.000 um ( 0.00 row height)
max cell displacement:            0.000 um ( 0.00 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                0
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U173 (AND2X1_RVT)
  Input location: (8.536,3.672)
  Legal location: (8.536,3.672)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U171 (AND2X1_RVT)
  Input location: (11.728,2)
  Legal location: (11.728,2)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U169 (AND2X1_RVT)
  Input location: (4.584,3.672)
  Legal location: (4.584,3.672)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U168 (AND2X1_RVT)
  Input location: (6.256,2)
  Legal location: (6.256,2)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U155 (AND2X1_RVT)
  Input location: (17.504,10.36)
  Legal location: (17.504,10.36)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U163 (AND2X1_RVT)
  Input location: (15.224,5.344)
  Legal location: (15.224,5.344)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U161 (AND2X1_RVT)
  Input location: (20.392,7.016)
  Legal location: (20.392,7.016)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U159 (AND2X1_RVT)
  Input location: (22.976,17.048)
  Legal location: (22.976,17.048)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U158 (AND2X1_RVT)
  Input location: (21.152,18.72)
  Legal location: (21.152,18.72)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U174 (AND2X1_RVT)
  Input location: (6.104,3.672)
  Legal location: (6.104,3.672)
  Displacement:   0.000 um ( 0.00 row height)

Legalization succeeded.
Total Legalizer CPU: 0.062
Total Legalizer Wall Time: 0.063
----------------------------------------------------------------
Information: Ending   'legalize_placement' (FLW-8001)
Information: Time: 2025-06-03 14:11:59 / Session:  00:00:40 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1005 MB (FLW-8100)
1
icc2_shell> save_block -as 8bit_shifter_placement
Information: The command 'save_block' cleared the undo history. (UNDO-016)
Information: Saving '8BIT_SHIFTER_LIB:8bit_shifter.design' to '8BIT_SHIFTER_LIB:8bit_shifter_placement.design'. (DES-028)
1
icc2_shell> save_lib
Saving library '8BIT_SHIFTER_LIB'
1
icc2_shell> #####################################################
icc2_shell> #pre-clock sanity checks
icc2_shell> ####################################################
icc2_shell> check_design -checks pre_clock_tree_stage
[icc2-lic Tue Jun  3 14:12:02 2025] Command 'check_design' requires licenses
[icc2-lic Tue Jun  3 14:12:02 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Tue Jun  3 14:12:02 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Tue Jun  3 14:12:02 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Tue Jun  3 14:12:02 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Tue Jun  3 14:12:02 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Tue Jun  3 14:12:02 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Tue Jun  3 14:12:02 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Tue Jun  3 14:12:02 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Tue Jun  3 14:12:02 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Tue Jun  3 14:12:02 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Tue Jun  3 14:12:02 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Tue Jun  3 14:12:02 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Tue Jun  3 14:12:02 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Tue Jun  3 14:12:02 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Tue Jun  3 14:12:02 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Tue Jun  3 14:12:02 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Tue Jun  3 14:12:02 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Tue Jun  3 14:12:02 2025] Check-out of alternate set of keys directly with queueing was successful
****************************************
 Report : check_design 
 Options: { pre_clock_tree_stage }
 Design : shifter
 Version: W-2024.09
 Date   : Tue Jun  3 14:12:02 2025
****************************************

Running mega-check 'pre_clock_tree_stage': 
    Running atomic-check 'design_mismatch'
    Running atomic-check 'scan_chain'
    Running atomic-check 'mv_design'
    Running atomic-check 'legality'
    Running atomic-check 'timing'
    Running atomic-check 'clock_trees'
    Running atomic-check 'hier_pre_clock_tree'

  *** EMS Message summary ***
  ----------------------------------------------------------------------------------------------------
  Rule         Type   Count      Message
  ----------------------------------------------------------------------------------------------------
  CTS-914      Warn   1          set_input_transition %constraint on clock port %port exceeds the...
  DFT-011      Info   1          The design has no scan chain defined in the scandef.
  ----------------------------------------------------------------------------------------------------
  Total 2 EMS messages : 0 errors, 1 warnings, 1 info.
  ----------------------------------------------------------------------------------------------------

  *** Non-EMS message summary ***
  ----------------------------------------------------------------------------------------------------
  Rule         Type   Count      Message
  ----------------------------------------------------------------------------------------------------
  CTS-101      Info   1          %s will work on the following scenarios.
  CTS-107      Info   1          %s will work on all clocks in active scenarios, including %d mas...
  CTS-973      Info   1          The value of option cts.compile.enable_cell_relocation has been ...
  PDC-003      Warn   2          Routing direction of metal layer %s is neither "horizontal" nor ...
  ----------------------------------------------------------------------------------------------------
  Total 5 non-EMS messages : 0 errors, 2 warnings, 3 info.
  ----------------------------------------------------------------------------------------------------

Warning: EMS database "check_design.ems" already exists, over-writing it. (EMS-040)

Information: EMS database is saved to file 'check_design.ems'.
Information: Non-EMS messages are saved into file 'check_design2025Jun03141202.log'.
1
icc2_shell> ###################################################
icc2_shell> ##        CTS using CCD  commands
icc2_shell> ####################################################
icc2_shell> ##
icc2_shell> ##stage 1:
icc2_shell> ##
icc2_shell> synthesize_clock_tree
[icc2-lic Tue Jun  3 14:12:02 2025] Command 'synthesize_clock_trees' requires licenses
[icc2-lic Tue Jun  3 14:12:02 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Tue Jun  3 14:12:02 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Tue Jun  3 14:12:02 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Tue Jun  3 14:12:02 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Tue Jun  3 14:12:02 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Tue Jun  3 14:12:02 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Tue Jun  3 14:12:02 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Tue Jun  3 14:12:02 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Tue Jun  3 14:12:02 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Tue Jun  3 14:12:02 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Tue Jun  3 14:12:02 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Tue Jun  3 14:12:02 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Tue Jun  3 14:12:02 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Tue Jun  3 14:12:02 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Tue Jun  3 14:12:02 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Tue Jun  3 14:12:02 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Tue Jun  3 14:12:02 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Tue Jun  3 14:12:02 2025] Check-out of alternate set of keys directly with queueing was successful
Information: Starting 'synthesize_clock_trees' (FLW-8000)
Information: Time: 2025-06-03 14:12:02 / Session:  00:00:43 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1005 MB (FLW-8100)
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
************************************************************
* CTS STEP: Design Initialization for Clock Synthesis
************************************************************
Information: All clock objects will be converted from ideal to propagated clock during CTS. (CTS-105)
Information: CTS will work on the following scenarios. (CTS-101)
   func::nom    (Mode: func; Corner: nom)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00MOhm
   Capacitance : 1.00fF
   Power       : 1.00pW
   Length      : 1.00um
Information: Clock derating is disabled

CTS related app options set by user:
   No CTS related app option is set.

Buffer/Inverter reference list for clock tree synthesis:
   saed32rvt_c/DELLN1X2_RVT
   saed32rvt_c/DELLN2X2_RVT
   saed32rvt_c/DELLN3X2_RVT
   saed32rvt_c/NBUFFX16_RVT
   saed32rvt_c/NBUFFX2_RVT
   saed32rvt_c/NBUFFX32_RVT
   saed32rvt_c/NBUFFX4_RVT
   saed32rvt_c/NBUFFX8_RVT
   saed32rvt_c/IBUFFX16_RVT
   saed32rvt_c/IBUFFX2_RVT
   saed32rvt_c/IBUFFX32_RVT
   saed32rvt_c/IBUFFX4_RVT
   saed32rvt_c/IBUFFX8_RVT
   saed32rvt_c/INVX0_RVT
   saed32rvt_c/INVX16_RVT
   saed32rvt_c/INVX1_RVT
   saed32rvt_c/INVX2_RVT
   saed32rvt_c/INVX32_RVT
   saed32rvt_c/INVX4_RVT
   saed32rvt_c/INVX8_RVT

ICG reference list:
   saed32rvt_c/CGLNPRX2_RVT
   saed32rvt_c/CGLNPRX8_RVT
   saed32rvt_c/CGLNPSX16_RVT
   saed32rvt_c/CGLNPSX2_RVT
   saed32rvt_c/CGLNPSX4_RVT
   saed32rvt_c/CGLNPSX8_RVT
   saed32rvt_c/CGLPPRX2_RVT
   saed32rvt_c/CGLPPRX8_RVT
   saed32rvt_c/CGLPPSX16_RVT
   saed32rvt_c/CGLPPSX2_RVT
   saed32rvt_c/CGLPPSX4_RVT
   saed32rvt_c/CGLPPSX8_RVT

Information: 'nom' is identified as primary corner for initial clock tree building. (CTS-103)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (132480 120320) (244960 220640)
Chip Core shape: (20000 20000) (357440 120320)
Outside Core shape: (244960 120320) (357440 220640)
Outside Core shape: (20000 120320) (132480 220640)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Warning: No clock routing rule is specified. (CTS-038)

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Information: The run time for design initialization is 0 hr : 0 min : 0.04 sec, cpu time is 0 hr : 0 min : 0.04 sec. (CTS-104)
************************************************************
* CTS STEP: Existing Clock Tree Removal
************************************************************

No buffer or inverter has been removed.
Information: The run time for existing clock tree removal is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: Clock Tree Initialization
************************************************************
Drc Mode Option: auto
Information: Initializing classic cellmap without advanced rules enabled and with PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 13 total shapes.
Layer M2: cached 0 shapes out of 0 total shapes.
Cached 120 vias out of 458 total vias.
Total 0.0134 seconds to build cellmap data
INFO: creating 3(r) x 5(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (8bit_shifter): 15
INFO: creating 3(r) x 5(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (8bit_shifter): 15
Total 0.0021 seconds to load 106 cell instances into cellmap
Moveable cells: 106; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 1.5458, cell height 1.6720, cell area 2.5846 for total 106 placed and application fixed cells
Information: Legalizer's PDC rule check is enabled
Information: Legalizer's advanced rule check is enabled
Corner Scaling is off, multiplier is 1.000000
Automatic Zbuf-CTS Mode: total_powerInformation: Running Max-CTS

Start Auto-Exception Derivations...
 No internal pin was found.
 No conflict pin was found.
 No macro pin was found for clock balance point settings.
 No macro pin was found for disabling self arcs.
Info: 8 sinks and boundary insts are collected
Information: The run time for clock tree initialization is 0 hr : 0 min : 0.03 sec, cpu time is 0 hr : 0 min : 0.03 sec. (CTS-104)
Drc Mode Option: auto
Corner Scaling is off, multiplier is 1.000000
Automatic Zbuf-CTS Mode: total_powerInformation: Running Max-CTS
Enable multi-thread Tasks, number of thread is 1
Info: run cts with the following settings: _runCts 1 _runCto 1 _runSnapClockSinks 1
Information: The stitching and editing of coupling caps is turned OFF for design '8BIT_SHIFTER_LIB:8bit_shifter.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 120, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 1, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
* CTS STEP: Clock Cell Relocation
************************************************************
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
A total of 0 clock cells have been relocated
Information: The run time for clock cell relocation is 0 hr : 0 min : 0.20 sec, cpu time is 0 hr : 0 min : 0.18 sec. (CTS-104)
Information: The run time for netlink placement is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: Gate-By-Gate Clock Tree Synthesis
************************************************************
Design rule constraints:
     max fanout  = 1000000
Computing criticality for all echelons
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Num of echelons 1
  Level 0 Num Nodes: 1
Processing Echelon 1
Processing parameter set (max_tran 0.150000 max_cap 0.600000)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Note - message 'POW-080' limit (10) exceeded. Remainder will be suppressed.
Information: timingScenario CTS_DRC_OFF_SCEN0 timingCorner nom.  Using corner nom for worst leakage corner. Using corner nom for worst dynamic corner. (OPT-078)
Information: Using default layer M4 (OPT-079)
Information: Nominal = 0.0285335  Design MT = 0.142500  Target = 0.1135733  MaxRC = 0.078362 Fast Target = 0.037050 (OPT-081)
Using layer M4 for buffering distances
Information: skinny blockage scope is upto 1007.8333 * 0.10 =  100.7833 user length units.
bmap: stepx = stepy = 83600
creating bmap
DB units per micron : 10000
Core Area = 5 X 3 ()
   10% ...Number of Drivers Sized: 0 [0.00%]

-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 1 clock tree synthesis
 Driving pin = Clock
 Clocks: 
     Clock (func)
 Design rule constraints:
     max transition = 0.150000
     max capacitance = 600.000000
 Number of Sinks = 8
 Number of Gates = 0
 Number of Loads = 8
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver Clock
 Phase delay: (max r/f: 0.000191/nan  min r/f: 0.000191/nan) : Clock
Information: The run time for gate-by-gate clock tree synthesis is 0 hr : 0 min : 0.30 sec, cpu time is 0 hr : 0 min : 0.30 sec. (CTS-104)
************************************************************
* CTS STEP: Latency Bottleneck Analysis
************************************************************
The longest paths are reported for the primary corner.

Information: Latency Bottleneck Path for clock 'Clock' and skew group 'default' in mode 'func' for clock root 'Clock': (CTS-141)
(1) Clock [Location: (21.61, 0.14)] [Pre-CTS Fanout: 8] [Phase Delay: (Rise: 0.000191, Fall: nan)]
 (2) Data_Out_reg[6]/CLK [Location: (32.13, 8.86)] [SINK PIN]

Information: The run time for Latency Bottleneck Analysis is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: DRC Fixing Beyond Exceptions
************************************************************
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Design rule constraints:
     max fanout  = 1000000
Num of echelons 0
Information: The run time for DRC fixing beyond exceptions is 0 hr : 0 min : 0.18 sec, cpu time is 0 hr : 0 min : 0.18 sec. (CTS-104)
There are 0 buffers and 0 inverters added (total area 0.00) by Clock Tree Synthesis.
Information: 0 out of 0 clock cells have been moved due to NDR or via ladder related legalization rules.
Info: Clock cell and register co-legalization is disabled since advanced legalizer is disabled.
==============================Displacement Report for clock sink==============================
Clock sink moved: 0 out of 8, orientation changed without moving: 1
Clock sink displacement max = 0.000000 um, average = 0.000000 um
Clock sink with large displacement: 0 (Threshold: 5.016000 um)
==============================================================================================
Information: The run time for snapping registers is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: Clock Net Global Routing
************************************************************
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell 8bit_shifter is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell 8bit_shifter is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Performing initial clock net global routing ...
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Information: The net parasitics of block shifter are cleared. (TIM-123)
Total number of global routed clock nets: 1
Information: The run time for clock net global routing is 0 hr : 0 min : 0.22 sec, cpu time is 0 hr : 0 min : 0.21 sec. (CTS-104)
Information: The stitching and editing of coupling caps is turned OFF for design '8BIT_SHIFTER_LIB:8bit_shifter.design'. (TIM-125)
Information: Design 8bit_shifter has 122 nets, 1 global routed, 0 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'shifter'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 120, routed nets = 1, across physical hierarchy nets = 0, parasitics cached nets = 1, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
CTSSC route status detected: clock (VR 0, GR 15, DR 0), data (VR 119, GR 0, DR 0); stage = auto, isPostRoute = FALSE
Information: 'nom' is identified as primary corner for initial clock tree building. (CTS-103)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell 8bit_shifter is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell 8bit_shifter is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
GR Routing Service: Started IMRD 
GR Routing Service: ndmAttrDef 'usr_tmng_crit' created with default value 0 
GR Routing Service: ndmAttrDef 'rted_by_minDly' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkConn' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkPort' created with default value 0 
Loading timing information to the router ...
Design  Scenario func::nom (Mode func Corner nom)
Timing information loaded to the router.
GR Routing Service: Setting costIdx to 3 
GR Routing Service: rebuildCongmap: itr = 3 
Number of partitions: 1 (1 x 1)
Size of partitions: 22 gCells x 14 gCells
Average gCell capacity  3.90     on layer (1)    M1
Average gCell capacity  8.09     on layer (2)    M2
Average gCell capacity  4.22     on layer (3)    M3
Average gCell capacity  4.07     on layer (4)    M4
Average gCell capacity  2.03     on layer (5)    M5
Average gCell capacity  1.56     on layer (6)    M6
Average gCell capacity  0.81     on layer (7)    M7
Average gCell capacity  0.72     on layer (8)    M8
Average gCell capacity  0.47     on layer (9)    M9
Average gCell capacity  0.18     on layer (10)   MRDL
Average number of tracks per gCell 11.36         on layer (1)    M1
Average number of tracks per gCell 11.32         on layer (2)    M2
Average number of tracks per gCell 5.79  on layer (3)    M3
Average number of tracks per gCell 5.73  on layer (4)    M4
Average number of tracks per gCell 3.00  on layer (5)    M5
Average number of tracks per gCell 2.91  on layer (6)    M6
Average number of tracks per gCell 1.57  on layer (7)    M7
Average number of tracks per gCell 1.50  on layer (8)    M8
Average number of tracks per gCell 0.79  on layer (9)    M9
Average number of tracks per gCell 0.41  on layer (10)   MRDL
Number of gCells = 3080
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Created 1 thread routing service with costIdx = 3. (tbbMode 0)
GR Routing Service: Setting costIdx to 1 
rtapi Thread-server 0: startup 

************************************************************
* CTS STEP: Initial DRC fixing
************************************************************

[cto] Starting InitDrc.1
start cto; name: 8bit_shifter; type: design; tot_drc_vio: 1; buf_ct: 0; buf_area: 0.000000; cell_area: 0.000000
start cto; name: func:Clock; type: clock; latency: 0.000172; gskew: 0.000134; tot_drc_vio: 1; wtran: 0.349998; wcap: 0.000000; buf_ct: 0; buf_area: 0.000000; cell_area: 0.000000
-------------------------------------------------------------
Optimizing clock tree DRC
clock: Clock mode: func root: Clock
Clock QoR Before DRC Optimization:
Clock: Clock, Mode: func, Root: Clock
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.0001; ID = 0.0002; NetsWithDRC = 1; Worst Tran/Cap cost = 0.3500/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 26.3470; Clock = Clock; Mode = func; Corner = nom; ClockRoot = Clock. (CTS-037)

Begin Pre-Opt Drc Fixing
Starting multithread based drc fixing Pre opt drc fixing
Iteration 1 (effort: high)
Iteration 2 (effort: high)

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          1
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          1
        # Subgraph evaluation success rate in percent =     1.0000
        # Sg2Main acceptance ratio in percent      =     1.0000
        # NumCTCells changed               =          1

        # Accepted      buffering moves =        1

        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     0.9974
        # Commit CPU time                 = 00h:00m:00s
        # Commit elapsed time             = 00h:00m:00s
        # Commit speed up                 =     0.9976
        # Generator CPU time              = 00h:00m:00s
        # Generator elapsed time          = 00h:00m:00s
        # Generator speed up              =     1.0000
        # Sg CPU time                     = 00h:00m:00s
        # Sg elapsed time                 = 00h:00m:00s
        # Sg speed up                     =     0.9973
        # The rest of flow speed up       =     0.9974

-------------------------------------------------

Pre-Opt drc fixing cpu time 00:00:00.16u 00:00:00.00s 00:00:00.17e: 
Clock QoR After Pre-Opt Drc Fixing:
Clock: Clock, Mode: func, Root: Clock
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.0000; ID = 0.0330; NetsWithDRC = 1; Worst Tran/Cap cost = 0.3500/0.0000; ClockBufCount = 1; ClockBufArea = 6.0995; ClockCellArea = 6.0995; ClockWireLen = 35.3160; Clock = Clock; Mode = func; Corner = nom; ClockRoot = Clock. (CTS-037)
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.17 sec, cpu time is 0 hr : 0 min : 0.16 sec.
Information: The run time for Initial DRC fixing is 0 hr : 0 min : 0.17 sec, cpu time is 0 hr : 0 min : 0.17 sec. (CTS-104)
[cto] Finished InitDrc.1: PASS

************************************************************
* CTS STEP: Path-based global latency and skew optimization
************************************************************

[cto] Starting GLS.1
Select the tightest corner nom on transition constraint
Selecting clock Clock mode func corner:  nom    
-------------------------------------------------------------
Optimizing clock tree global latency and skew
clock: Clock mode: func root: Clock
Clock QoR Before Global latency and skew opt:
Clock: Clock, Mode: func, Root: Clock
Information: CTS QoR Pre Optimization: GlobalSkew = 0.0000; ID = 0.0330; NetsWithDRC = 1; Worst Tran/Cap cost = 0.3500/0.0000; ClockBufCount = 1; ClockBufArea = 6.0995; ClockCellArea = 6.0995; ClockWireLen = 35.3160; Clock = Clock; Mode = func; Corner = nom; ClockRoot = Clock. (CTS-037)

Begin Global Latency and Skew Optimization
Starting multithread based global latency and skew optimization

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          1
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          1
        # Subgraph evaluation success rate in percent =     1.0000
        # Sg2Main acceptance ratio in percent      =     1.0000
        # NumCTCells changed               =         -1

        # Accepted        removal moves =        1

        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     0.9970
        # Commit CPU time                 = 00h:00m:00s
        # Commit elapsed time             = 00h:00m:00s
        # Commit speed up                 =     0.9966
        # Generator CPU time              = 00h:00m:00s
        # Generator elapsed time          = 00h:00m:00s
        # Generator speed up              =     0.9943
        # Sg CPU time                     = 00h:00m:00s
        # Sg elapsed time                 = 00h:00m:00s
        # Sg speed up                     =     0.9974
        # The rest of flow speed up       =     0.9971

-------------------------------------------------


    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     0.9957

-------------------------------------------------

Global latency and skew opt cpu time 00:00:00.01u 00:00:00.00s 00:00:00.01e: 
Clock QoR After Global latency and skew opt:
Clock: Clock, Mode: func, Root: Clock
Information: CTS QoR Post Network Flow Optimization: GlobalSkew = 0.0001; ID = 0.0002; NetsWithDRC = 1; Worst Tran/Cap cost = 0.3500/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 25.7940; Clock = Clock; Mode = func; Corner = nom; ClockRoot = Clock. (CTS-037)
Longest path:
  (0) 0.0002            0.0000          Data_Out_reg[5]/CLK
Shortest path:
  (0) 0.0000            0.0000          Data_Out_reg[4]/CLK
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.01 sec.
Information: The run time for Path-based global latency and skew optimization is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.01 sec. (CTS-104)
[cto] Finished GLS.1: PASS

************************************************************
* CTS STEP: Area recovery
************************************************************

[cto] Starting AR.1
Select the tightest corner nom on transition constraint
Selecting clock Clock mode func corner:  nom    
-------------------------------------------------------------
Optimizing clock tree area
clock: Clock mode: func root: Clock
Starting multithread based area recovery and subtree balancing
Iteration 2 (effort: low)

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     1.0242

-------------------------------------------------

Clock QoR After Area Recovery and Subtree Balancing:
Clock: Clock, Mode: func, Root: Clock
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.0001; ID = 0.0002; NetsWithDRC = 1; Worst Tran/Cap cost = 0.3500/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 25.7940; Clock = Clock; Mode = func; Corner = nom; ClockRoot = Clock. (CTS-037)
Area recovery and subtree balancing cpu time 00:00:00.03u 00:00:00.00s 00:00:00.03e: 
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.03 sec, cpu time is 0 hr : 0 min : 0.03 sec.
Information: The run time for Area recovery is 0 hr : 0 min : 0.03 sec, cpu time is 0 hr : 0 min : 0.03 sec. (CTS-104)
[cto] Finished AR.1: PASS

************************************************************
* CTS STEP: Final DRC fixing
************************************************************

[cto] Starting PostDrc.1
-------------------------------------------------------------
Optimizing clock tree DRC
clock: Clock mode: func root: Clock
Clock QoR Before DRC Optimization:
Clock: Clock, Mode: func, Root: Clock
Information: CTS QoR Pre Final DRC Fixing: GlobalSkew = 0.0001; ID = 0.0002; NetsWithDRC = 1; Worst Tran/Cap cost = 0.3500/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 25.7940; Clock = Clock; Mode = func; Corner = nom; ClockRoot = Clock. (CTS-037)

Begin Post-Opt Drc Fixing
Starting multithread based drc fixing Post opt drc fixing

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0

        # Accepted      buffering moves =        2

        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     0.9972
        # Commit CPU time                 = 00h:00m:00s
        # Commit elapsed time             = 00h:00m:00s
        # Commit speed up                 =     0.9971
        # Generator CPU time              = 00h:00m:00s
        # Generator elapsed time          = 00h:00m:00s
        # Generator speed up              =     1.0000
        # Sg CPU time                     = 00h:00m:00s
        # Sg elapsed time                 = 00h:00m:00s
        # Sg speed up                     =     0.9974
        # The rest of flow speed up       =     0.9972

-------------------------------------------------

Post-Opt drc fixing cpu time 00:00:00.02u 00:00:00.00s 00:00:00.02e: 
Clock QoR After Post-Opt Drc Fixing:
Clock: Clock, Mode: func, Root: Clock
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0001; ID = 0.0002; NetsWithDRC = 1; Worst Tran/Cap cost = 0.3500/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 25.7940; Clock = Clock; Mode = func; Corner = nom; ClockRoot = Clock. (CTS-037)
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.02 sec, cpu time is 0 hr : 0 min : 0.02 sec.
Information: The run time for Final DRC fixing is 0 hr : 0 min : 0.02 sec, cpu time is 0 hr : 0 min : 0.02 sec. (CTS-104)
[cto] Finished PostDrc.1: PASS
[cto] Starting CtoAppOptionReset.1
[cto] Finished CtoAppOptionReset.1: PASS
rtapi Thread-server 0: shutdown 

No. startProblems      =     4 

No. doRoutes           =    25 
No. doUnroutes         =    14 
No. redoRoutes         =     2 
No. redoUnroutes       =     1 
No. undoRoutes         =    25 
No. undoUnroutes       =    14 
No. commitRoutes       =     3 
No. commitUnroutes     =     3 
No. uncommitRoutes     =     0 
No. uncommitUnroutes   =     0 
No. doRoute fails      =     0 
No. doUnroute fails    =     0 

No. viaLadderQueries   =     0 
No. doDelVias          =     0 
No. doAddVias          =     0 
No. redoDelVias        =     0 
No. redoAddVias        =     0 
No. undoDelVias        =     0 
No. undoAddVias        =     0 
No. commitChangeVias   =     0 
No. uncommitChangeVias =     0 
No. doDelVias fails    =     0 
No. doAddVias fails    =     0 

Updating congestion ...
Updating congestion ...
GR Routing Service: Wrote GR congmap to NDM 
Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
[icc2-lic Tue Jun  3 14:12:04 2025] Command 'route_group' requires licenses
[icc2-lic Tue Jun  3 14:12:04 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Tue Jun  3 14:12:04 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Tue Jun  3 14:12:04 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Tue Jun  3 14:12:04 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Tue Jun  3 14:12:04 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Tue Jun  3 14:12:04 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Tue Jun  3 14:12:04 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Tue Jun  3 14:12:04 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Tue Jun  3 14:12:04 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Tue Jun  3 14:12:04 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Tue Jun  3 14:12:04 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Tue Jun  3 14:12:04 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Tue Jun  3 14:12:04 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Tue Jun  3 14:12:04 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Tue Jun  3 14:12:04 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Tue Jun  3 14:12:04 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Tue Jun  3 14:12:04 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Tue Jun  3 14:12:04 2025] Check-out of alternate set of keys directly with queueing was successful
Information: The net parasitics of block shifter are cleared. (TIM-123)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell 8bit_shifter is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell 8bit_shifter is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   26  Alloctr   27  Proc 5120 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.timing_driven                                    :        false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,37.74um,24.06um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   31  Alloctr   31  Proc 5120 
Net statistics:
Total number of nets     = 122
Number of nets to route  = 1
2 nets are fully connected,
 of which 1 are detail routed and 1 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 0, Total Half Perimeter Wire Length (HPWL) 0 microns
HPWL   0 ~   50 microns: Net Count        0     Total HPWL            0 microns
HPWL  50 ~  100 microns: Net Count        0     Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   31  Alloctr   31  Proc 5120 
Number of partitions: 1 (1 x 1)
Size of partitions: 22 gCells x 14 gCells
Average gCell capacity  3.90     on layer (1)    M1
Average gCell capacity  8.09     on layer (2)    M2
Average gCell capacity  4.22     on layer (3)    M3
Average gCell capacity  4.07     on layer (4)    M4
Average gCell capacity  2.03     on layer (5)    M5
Average gCell capacity  1.56     on layer (6)    M6
Average gCell capacity  0.81     on layer (7)    M7
Average gCell capacity  0.72     on layer (8)    M8
Average gCell capacity  0.47     on layer (9)    M9
Average gCell capacity  0.18     on layer (10)   MRDL
Average number of tracks per gCell 11.36         on layer (1)    M1
Average number of tracks per gCell 11.32         on layer (2)    M2
Average number of tracks per gCell 5.79  on layer (3)    M3
Average number of tracks per gCell 5.73  on layer (4)    M4
Average number of tracks per gCell 3.00  on layer (5)    M5
Average number of tracks per gCell 2.91  on layer (6)    M6
Average number of tracks per gCell 1.57  on layer (7)    M7
Average number of tracks per gCell 1.50  on layer (8)    M8
Average number of tracks per gCell 0.79  on layer (9)    M9
Average number of tracks per gCell 0.41  on layer (10)   MRDL
Number of gCells = 3080
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   31  Alloctr   32  Proc 5120 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   31  Alloctr   32  Proc 5120 
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   31  Alloctr   32  Proc 5120 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   31  Alloctr   32  Proc 5120 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 22 gCells x 14 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used   68  Alloctr   68  Proc    0 
[End of Initial Routing] Total (MB): Used   99  Alloctr  100  Proc 5120 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 22.17
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 12.47
Initial. Layer M3 wire length = 9.70
Initial. Layer M4 wire length = 0.00
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 14
Initial. Via VIA12SQ_C count = 8
Initial. Via VIA23SQ_C count = 6
Initial. Via VIA34SQ_C count = 0
Initial. Via VIA45SQ_C count = 0
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   69  Alloctr   69  Proc    0 
[End of Whole Chip Routing] Total (MB): Used   99  Alloctr  100  Proc 5120 

Congestion utilization per direction:
Average vertical track utilization   =  0.42 %
Peak    vertical track utilization   = 10.00 %
Average horizontal track utilization =  0.28 %
Peak    horizontal track utilization = 11.11 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   68  Alloctr   68  Proc    0 
[End of Global Routing] Total (MB): Used   99  Alloctr   99  Proc 5120 
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of dbOut] Total (MB): Used   58  Alloctr   59  Proc 5120 
Skip track assign
Skip detail route
Updating the database ...
There are 0 buffers added and 0 inverters added by Clock Tree Optimization.
************************************************************
* CTS STEP: Postlude
************************************************************
Mark clock trees...
Marking clock synthesized attributes

Marking spacing rules

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Info: 8 sinks and boundary insts are set as application_fixed
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 18 total shapes.
Layer M2: cached 0 shapes out of 6 total shapes.
Cached 120 vias out of 472 total vias.

Legalizing Top Level Design shifter ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0091 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 19 ref cells (8 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      225.68            0        Yes DEFAULT
      451.36          106        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                    106
number of references:                19
number of site rows:                 12
number of locations attempted:     1701
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:          98 (852 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.000 um ( 0.00 row height)
rms weighted cell displacement:   0.000 um ( 0.00 row height)
max cell displacement:            0.000 um ( 0.00 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                0
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U173 (AND2X1_RVT)
  Input location: (8.536,3.672)
  Legal location: (8.536,3.672)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U171 (AND2X1_RVT)
  Input location: (11.728,2)
  Legal location: (11.728,2)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U169 (AND2X1_RVT)
  Input location: (4.584,3.672)
  Legal location: (4.584,3.672)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U168 (AND2X1_RVT)
  Input location: (6.256,2)
  Legal location: (6.256,2)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U155 (AND2X1_RVT)
  Input location: (17.504,10.36)
  Legal location: (17.504,10.36)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U163 (AND2X1_RVT)
  Input location: (15.224,5.344)
  Legal location: (15.224,5.344)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U161 (AND2X1_RVT)
  Input location: (20.392,7.016)
  Legal location: (20.392,7.016)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U159 (AND2X1_RVT)
  Input location: (22.976,17.048)
  Legal location: (22.976,17.048)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U158 (AND2X1_RVT)
  Input location: (21.152,18.72)
  Legal location: (21.152,18.72)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U174 (AND2X1_RVT)
  Input location: (6.104,3.672)
  Legal location: (6.104,3.672)
  Displacement:   0.000 um ( 0.00 row height)

Info: 8 sinks and boundary insts are unset from application_fixed
 Successfully legalize placement.
Information: The run time for postlude is 0 hr : 0 min : 0.05 sec, cpu time is 0 hr : 0 min : 0.05 sec. (CTS-104)
************************************************************
* CTS STEP: Summary report
************************************************************
There are 1 flat clock tree nets.
There are 0 non-sink instances (total area 0.00) on clock trees including 0 instances dont_touch.
Clock tree synthesize and optimization added 0 buffers and 0 inverters (total area 0.00).
Information: The stitching and editing of coupling caps is turned OFF for design '8BIT_SHIFTER_LIB:8bit_shifter.design'. (TIM-125)
Information: Design 8bit_shifter has 122 nets, 1 global routed, 0 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'shifter'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 120, routed nets = 1, across physical hierarchy nets = 0, parasitics cached nets = 1, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
 Compilation of clock trees finished successfully
 Run time for cts 00:00:01.55u 00:00:00.06s 00:00:01.83e: 

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.
Information: Ending   'synthesize_clock_trees' (FLW-8001)
Information: Time: 2025-06-03 14:12:04 / Session:  00:00:45 / Command:  00:00:01 / CPU:  00:00:01 / Memory: 1403 MB (FLW-8100)
1
icc2_shell> ##stage 2:
icc2_shell> #
icc2_shell> set_app_options -name cts.optimize.enable_local_skew -value true
cts.optimize.enable_local_skew true
icc2_shell> set_app_options -name cts.compile.enable_local_skew -value true
cts.compile.enable_local_skew true
icc2_shell> set_app_options -name cts.compile.enable_global_route -value false
cts.compile.enable_global_route false
icc2_shell> set_app_options -name clock_opt.flow.enable_ccd -value true
clock_opt.flow.enable_ccd true
icc2_shell> clock_opt -to build_clock
[icc2-lic Tue Jun  3 14:12:04 2025] Command 'clock_opt' requires licenses
[icc2-lic Tue Jun  3 14:12:04 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Tue Jun  3 14:12:04 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Tue Jun  3 14:12:04 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Tue Jun  3 14:12:04 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Tue Jun  3 14:12:04 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Tue Jun  3 14:12:04 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Tue Jun  3 14:12:04 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Tue Jun  3 14:12:04 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Tue Jun  3 14:12:04 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Tue Jun  3 14:12:04 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Tue Jun  3 14:12:04 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Tue Jun  3 14:12:04 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Tue Jun  3 14:12:04 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Tue Jun  3 14:12:04 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Tue Jun  3 14:12:04 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Tue Jun  3 14:12:04 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Tue Jun  3 14:12:04 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Tue Jun  3 14:12:04 2025] Check-out of alternate set of keys directly with queueing was successful
Information: Starting 'clock_opt -to build_clock' (FLW-8000)
Information: Time: 2025-06-03 14:12:04 / Session:  00:00:45 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1403 MB (FLW-8100)
INFO: clock_opt is running in balanced flow mode.
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
Information: The stitching and editing of coupling caps is turned OFF for design '8BIT_SHIFTER_LIB:8bit_shifter.design'. (TIM-125)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (132480 120320) (244960 220640)
Chip Core shape: (20000 20000) (357440 120320)
Outside Core shape: (244960 120320) (357440 220640)
Outside Core shape: (20000 120320) (132480 220640)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
TEST: runCore upFront-init
TEST: runCore upFront-end
INFO: run stage build_clock (init -> end)
TEST: runCore bldClkInit-init


----------------------------------------------------------------------------------------------------------
Information: Starting clock_opt / build_clock (FLW-8000)
Information: Time: 2025-06-03 14:12:04 / Session:  00:00:45 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1403 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------

Information: Starting clock_opt / build_clock / Trial CTS (FLW-8000)
Information: Time: 2025-06-03 14:12:04 / Session:  00:00:45 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1403 MB (FLW-8100)
Running clock synthesis step.
Info: Enabling GR in trial CTO
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
************************************************************
* CTS STEP: Design Initialization for Trial Synthesis
************************************************************
Information: All clock objects will be converted from ideal to propagated clock during CTS. (CTS-105)
Information: CTS will work on the following scenarios. (CTS-101)
   func::nom    (Mode: func; Corner: nom)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00MOhm
   Capacitance : 1.00fF
   Power       : 1.00pW
   Length      : 1.00um
Information: Clock derating is enabled

CTS related app options set by user:
   cts.common.copy_balance_points_to_missing_modes = true
   cts.compile.enable_global_route = false
   cts.compile.enable_local_skew = true
   cts.optimize.enable_global_route = true
   cts.optimize.enable_local_skew = true

Buffer/Inverter reference list for clock tree synthesis:
   saed32rvt_c/DELLN1X2_RVT
   saed32rvt_c/DELLN2X2_RVT
   saed32rvt_c/DELLN3X2_RVT
   saed32rvt_c/NBUFFX16_RVT
   saed32rvt_c/NBUFFX2_RVT
   saed32rvt_c/NBUFFX32_RVT
   saed32rvt_c/NBUFFX4_RVT
   saed32rvt_c/NBUFFX8_RVT
   saed32rvt_c/IBUFFX16_RVT
   saed32rvt_c/IBUFFX2_RVT
   saed32rvt_c/IBUFFX32_RVT
   saed32rvt_c/IBUFFX4_RVT
   saed32rvt_c/IBUFFX8_RVT
   saed32rvt_c/INVX0_RVT
   saed32rvt_c/INVX16_RVT
   saed32rvt_c/INVX1_RVT
   saed32rvt_c/INVX2_RVT
   saed32rvt_c/INVX32_RVT
   saed32rvt_c/INVX4_RVT
   saed32rvt_c/INVX8_RVT

ICG reference list:
   saed32rvt_c/CGLNPRX2_RVT
   saed32rvt_c/CGLNPRX8_RVT
   saed32rvt_c/CGLNPSX16_RVT
   saed32rvt_c/CGLNPSX2_RVT
   saed32rvt_c/CGLNPSX4_RVT
   saed32rvt_c/CGLNPSX8_RVT
   saed32rvt_c/CGLPPRX2_RVT
   saed32rvt_c/CGLPPRX8_RVT
   saed32rvt_c/CGLPPSX16_RVT
   saed32rvt_c/CGLPPSX2_RVT
   saed32rvt_c/CGLPPSX4_RVT
   saed32rvt_c/CGLPPSX8_RVT

Information: 'nom' is identified as primary corner for initial clock tree building. (CTS-103)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (132480 120320) (244960 220640)
Chip Core shape: (20000 20000) (357440 120320)
Outside Core shape: (244960 120320) (357440 220640)
Outside Core shape: (20000 120320) (132480 220640)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Warning: No clock routing rule is specified. (CTS-038)

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Information: The run time for design initialization is 0 hr : 0 min : 0.04 sec, cpu time is 0 hr : 0 min : 0.04 sec. (CTS-104)
************************************************************
* CTS STEP: Existing Clock Tree Removal
************************************************************

No buffer or inverter has been removed.
Information: The run time for existing clock tree removal is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: Clock Tree Initialization
************************************************************
Drc Mode Option: auto
Information: Initializing classic cellmap without advanced rules enabled and with PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 13 total shapes.
Layer M2: cached 0 shapes out of 0 total shapes.
Cached 120 vias out of 458 total vias.
Total 0.0131 seconds to build cellmap data
INFO: creating 3(r) x 5(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (8bit_shifter): 15
INFO: creating 3(r) x 5(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (8bit_shifter): 15
Total 0.0021 seconds to load 106 cell instances into cellmap
Moveable cells: 106; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 1.5458, cell height 1.6720, cell area 2.5846 for total 106 placed and application fixed cells
Information: Legalizer's PDC rule check is enabled
Information: Legalizer's advanced rule check is enabled

Start Auto-Exception Derivations...
 No internal pin was found.
 No conflict pin was found.
 No macro pin was found for clock balance point settings.
 No macro pin was found for disabling self arcs.
Info: 8 sinks and boundary insts are collected
Information: The run time for clock tree initialization is 0 hr : 0 min : 0.02 sec, cpu time is 0 hr : 0 min : 0.02 sec. (CTS-104)
Setting target skew for clock: Clock (mode func corner nom) as 0.660000
Drc Mode Option: auto
Corner Scaling is off, multiplier is 1.000000
Automatic Zbuf-CTS Mode: total_powerInformation: Running Max-CTS
Enable multi-thread Tasks, number of thread is 1
Info: run cts with the following settings: _runCts 1 _runCto 1 _runSnapClockSinks 1
Information: The stitching and editing of coupling caps is turned OFF for design '8BIT_SHIFTER_LIB:8bit_shifter.design'. (TIM-125)
Information: Design Average RC for design 8bit_shifter  (NEX-011)
Information: r = 1.788177 ohm/um, via_r = 0.462319 ohm/cut, c = 0.071345 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.669333 ohm/um, via_r = 0.582684 ohm/cut, c = 0.080370 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 120, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 1, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
* CTS STEP: Clock Cell Relocation
************************************************************
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
A total of 0 clock cells have been relocated
Information: The run time for clock cell relocation is 0 hr : 0 min : 0.20 sec, cpu time is 0 hr : 0 min : 0.18 sec. (CTS-104)
Information: The run time for netlink placement is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: Gate-By-Gate Clock Tree Synthesis
************************************************************
Design rule constraints:
     max fanout  = 1000000
Computing criticality for all echelons
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Num of echelons 1
  Level 0 Num Nodes: 1
Processing Echelon 1
Processing parameter set (max_tran 0.150000 max_cap 0.600000)
Information: timingScenario CTS_DRC_OFF_SCEN0 timingCorner nom.  Using corner nom for worst leakage corner. Using corner nom for worst dynamic corner. (OPT-078)
Information: Using default layer M4 (OPT-079)
Information: Nominal = 0.0285335  Design MT = 0.142500  Target = 0.1135733  MaxRC = 0.078362 Fast Target = 0.037050 (OPT-081)
Using layer M4 for buffering distances
Information: skinny blockage scope is upto 1007.8333 * 0.10 =  100.7833 user length units.
bmap: stepx = stepy = 83600
creating bmap
DB units per micron : 10000
Core Area = 5 X 3 ()
   10% ...Number of Drivers Sized: 0 [0.00%]

-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 1 clock tree synthesis
 Driving pin = Clock
 Clocks: 
     Clock (func)
 Design rule constraints:
     max transition = 0.150000
     max capacitance = 600.000000
 Number of Sinks = 8
 Number of Gates = 0
 Number of Loads = 8
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver Clock
 Phase delay: (max r/f: 0.000191/nan  min r/f: 0.000191/nan) : Clock
Information: The run time for gate-by-gate clock tree synthesis is 0 hr : 0 min : 0.29 sec, cpu time is 0 hr : 0 min : 0.29 sec. (CTS-104)
************************************************************
* CTS STEP: Latency Bottleneck Analysis
************************************************************
The longest paths are reported for the primary corner.

Information: Latency Bottleneck Path for clock 'Clock' and skew group 'default' in mode 'func' for clock root 'Clock': (CTS-141)
(1) Clock [Location: (21.61, 0.14)] [Pre-CTS Fanout: 8] [Phase Delay: (Rise: 0.000191, Fall: nan)]
 (2) Data_Out_reg[6]/CLK [Location: (32.13, 8.86)] [SINK PIN]

Information: The run time for Latency Bottleneck Analysis is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: DRC Fixing Beyond Exceptions
************************************************************
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Design rule constraints:
     max fanout  = 1000000
Num of echelons 0
Information: The run time for DRC fixing beyond exceptions is 0 hr : 0 min : 0.18 sec, cpu time is 0 hr : 0 min : 0.18 sec. (CTS-104)
There are 0 buffers and 0 inverters added (total area 0.00) by Clock Tree Synthesis.
Information: 0 out of 0 clock cells have been moved due to NDR or via ladder related legalization rules.
Info: Clock cell and register co-legalization is disabled since advanced legalizer is disabled.
==============================Displacement Report for clock sink==============================
Clock sink moved: 0 out of 8, orientation changed without moving: 0
Clock sink displacement max = 0.000000 um, average = 0.000000 um
Clock sink with large displacement: 0 (Threshold: 5.016000 um)
==============================================================================================
Information: The run time for snapping registers is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell 8bit_shifter is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell 8bit_shifter is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
CTO: setting route_reuse..
************************************************************
* CTS STEP: Clock Net Global Routing
************************************************************
Performing initial clock net global routing ...
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Information: The net parasitics of block shifter are cleared. (TIM-123)
Total number of global routed clock nets: 1
Information: The run time for clock net global routing is 0 hr : 0 min : 0.21 sec, cpu time is 0 hr : 0 min : 0.20 sec. (CTS-104)
Information: The stitching and editing of coupling caps is turned OFF for design '8BIT_SHIFTER_LIB:8bit_shifter.design'. (TIM-125)
Information: Design 8bit_shifter has 122 nets, 1 global routed, 0 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'shifter'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 120, routed nets = 1, across physical hierarchy nets = 0, parasitics cached nets = 1, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
CTSSC route status detected: clock (VR 0, GR 15, DR 0), data (VR 119, GR 0, DR 0); stage = auto, isPostRoute = FALSE
Information: 'nom' is identified as primary corner for initial clock tree building. (CTS-103)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell 8bit_shifter is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell 8bit_shifter is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
GR Routing Service: Started IMRD 
GR Routing Service: ndmAttrDef 'usr_tmng_crit' created with default value 0 
GR Routing Service: ndmAttrDef 'rted_by_minDly' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkConn' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkPort' created with default value 0 
Loading timing information to the router ...
Design  Scenario func::nom (Mode func Corner nom)
Timing information loaded to the router.
GR Routing Service: Setting costIdx to 3 
GR Routing Service: rebuildCongmap: itr = 3 
Number of partitions: 1 (1 x 1)
Size of partitions: 22 gCells x 14 gCells
Average gCell capacity  3.90     on layer (1)    M1
Average gCell capacity  8.09     on layer (2)    M2
Average gCell capacity  4.22     on layer (3)    M3
Average gCell capacity  4.07     on layer (4)    M4
Average gCell capacity  2.03     on layer (5)    M5
Average gCell capacity  1.56     on layer (6)    M6
Average gCell capacity  0.81     on layer (7)    M7
Average gCell capacity  0.72     on layer (8)    M8
Average gCell capacity  0.47     on layer (9)    M9
Average gCell capacity  0.18     on layer (10)   MRDL
Average number of tracks per gCell 11.36         on layer (1)    M1
Average number of tracks per gCell 11.32         on layer (2)    M2
Average number of tracks per gCell 5.79  on layer (3)    M3
Average number of tracks per gCell 5.73  on layer (4)    M4
Average number of tracks per gCell 3.00  on layer (5)    M5
Average number of tracks per gCell 2.91  on layer (6)    M6
Average number of tracks per gCell 1.57  on layer (7)    M7
Average number of tracks per gCell 1.50  on layer (8)    M8
Average number of tracks per gCell 0.79  on layer (9)    M9
Average number of tracks per gCell 0.41  on layer (10)   MRDL
Number of gCells = 3080
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Created 1 thread routing service with costIdx = 3. (tbbMode 0)
GR Routing Service: Setting costIdx to 1 
rtapi Thread-server 0: startup 

************************************************************
* CTS STEP: Initial DRC fixing
************************************************************

[cto] Starting InitDrc.1
start cto; name: 8bit_shifter; type: design; name: 8bit_shifter; type: design; tot_drc_vio: 1; buf_ct: 0; buf_area: 0.000000; cell_area: 0.000000
start cto; name: func:Clock; type: clock; name: func:Clock; type: clock; latency: 0.000172; gskew: 0.000134; tot_drc_vio: 1; wtran: 0.349998; wcap: 0.000000; buf_ct: 0; buf_area: 0.000000; cell_area: 0.000000
-------------------------------------------------------------
Optimizing clock tree DRC
clock: Clock mode: func root: Clock
Clock QoR Before DRC Optimization:
Clock: Clock, Mode: func, Root: Clock
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.0001; ID = 0.0002; NetsWithDRC = 1; Worst Tran/Cap cost = 0.3500/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 26.3470; Clock = Clock; Mode = func; Corner = nom; ClockRoot = Clock. (CTS-037)

Begin Pre-Opt Drc Fixing
Starting multithread based drc fixing Pre opt drc fixing
Iteration 1 (effort: high)
Iteration 2 (effort: high)

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          1
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          1
        # Subgraph evaluation success rate in percent =     1.0000
        # Sg2Main acceptance ratio in percent      =     1.0000
        # NumCTCells changed               =          1

        # Accepted      buffering moves =        1

        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     0.9975
        # Commit CPU time                 = 00h:00m:00s
        # Commit elapsed time             = 00h:00m:00s
        # Commit speed up                 =     0.9964
        # Generator CPU time              = 00h:00m:00s
        # Generator elapsed time          = 00h:00m:00s
        # Generator speed up              =     0.9974
        # Sg CPU time                     = 00h:00m:00s
        # Sg elapsed time                 = 00h:00m:00s
        # Sg speed up                     =     0.9974
        # The rest of flow speed up       =     0.9976

-------------------------------------------------

Pre-Opt drc fixing cpu time 00:00:00.16u 00:00:00.00s 00:00:00.16e: 
Clock QoR After Pre-Opt Drc Fixing:
Clock: Clock, Mode: func, Root: Clock
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.0000; ID = 0.0330; NetsWithDRC = 1; Worst Tran/Cap cost = 0.3500/0.0000; ClockBufCount = 1; ClockBufArea = 6.0995; ClockCellArea = 6.0995; ClockWireLen = 35.3160; Clock = Clock; Mode = func; Corner = nom; ClockRoot = Clock. (CTS-037)
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.17 sec, cpu time is 0 hr : 0 min : 0.16 sec.
Information: The run time for Initial DRC fixing is 0 hr : 0 min : 0.17 sec, cpu time is 0 hr : 0 min : 0.16 sec. (CTS-104)
[cto] Finished InitDrc.1: PASS

************************************************************
* CTS STEP: Path-based global latency and skew optimization
************************************************************

[cto] Starting GLS.1
Select the tightest corner nom on transition constraint
Selecting clock Clock mode func corner:  nom    
-------------------------------------------------------------
Optimizing clock tree global latency and skew
clock: Clock mode: func root: Clock
Clock QoR Before Global latency and skew opt:
Clock: Clock, Mode: func, Root: Clock
Information: CTS QoR Pre Optimization: GlobalSkew = 0.0000; ID = 0.0330; NetsWithDRC = 1; Worst Tran/Cap cost = 0.3500/0.0000; ClockBufCount = 1; ClockBufArea = 6.0995; ClockCellArea = 6.0995; ClockWireLen = 35.3160; Clock = Clock; Mode = func; Corner = nom; ClockRoot = Clock. (CTS-037)

Begin Global Latency and Skew Optimization
Starting multithread based global latency and skew optimization

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     0.9964

-------------------------------------------------


    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     0.9957

-------------------------------------------------

Global latency and skew opt cpu time 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Clock QoR After Global latency and skew opt:
Clock: Clock, Mode: func, Root: Clock
Information: CTS QoR Post Network Flow Optimization: GlobalSkew = 0.0000; ID = 0.0330; NetsWithDRC = 1; Worst Tran/Cap cost = 0.3500/0.0000; ClockBufCount = 1; ClockBufArea = 6.0995; ClockCellArea = 6.0995; ClockWireLen = 35.3160; Clock = Clock; Mode = func; Corner = nom; ClockRoot = Clock. (CTS-037)
Longest path:
  (0) 0.0001            0.0000          ctosc_drc_inst_168/A
  (1) 0.0329            0.0328          ctosc_drc_inst_168/Y
  (2) 0.0330            0.0001          Data_Out_reg[4]/CLK
Shortest path:
  (0) 0.0001            0.0000          ctosc_drc_inst_168/A
  (1) 0.0329            0.0328          ctosc_drc_inst_168/Y
  (2) 0.0329            0.0000          Data_Out_reg[7]/CLK
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec.
Information: The run time for Path-based global latency and skew optimization is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
[cto] Finished GLS.1: PASS

************************************************************
* CTS STEP: Area recovery
************************************************************

[cto] Starting AR.1
Select the tightest corner nom on transition constraint
Selecting clock Clock mode func corner:  nom    
-------------------------------------------------------------
Optimizing clock tree area
clock: Clock mode: func root: Clock
Starting multithread based area recovery and subtree balancing
Iteration 2 (effort: low)

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          4
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          3
        # Failed main graph committ          =          0
        # Successful main graph commit      =          1
        # Subgraph evaluation success rate in percent =     0.2500
        # Sg2Main acceptance ratio in percent      =     1.0000
        # NumCTCells changed               =          0

        # Accepted         sizing moves =        1

        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     0.9980
        # Commit CPU time                 = 00h:00m:00s
        # Commit elapsed time             = 00h:00m:00s
        # Commit speed up                 =     0.9978
        # Generator CPU time              = 00h:00m:00s
        # Generator elapsed time          = 00h:00m:00s
        # Generator speed up              =     0.9972
        # Sg CPU time                     = 00h:00m:00s
        # Sg elapsed time                 = 00h:00m:00s
        # Sg speed up                     =     0.9975
        # The rest of flow speed up       =     0.9981

-------------------------------------------------

Clock QoR After Area Recovery and Subtree Balancing:
Clock: Clock, Mode: func, Root: Clock
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.0000; ID = 0.0306; NetsWithDRC = 1; Worst Tran/Cap cost = 0.3500/0.0000; ClockBufCount = 1; ClockBufArea = 3.8122; ClockCellArea = 3.8122; ClockWireLen = 35.3160; Clock = Clock; Mode = func; Corner = nom; ClockRoot = Clock. (CTS-037)
Area recovery and subtree balancing cpu time 00:00:00.04u 00:00:00.00s 00:00:00.04e: 
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.04 sec, cpu time is 0 hr : 0 min : 0.04 sec.
Information: The run time for Area recovery is 0 hr : 0 min : 0.04 sec, cpu time is 0 hr : 0 min : 0.04 sec. (CTS-104)
[cto] Finished AR.1: PASS

************************************************************
* CTS STEP: Final DRC fixing
************************************************************

[cto] Starting PostDrc.1
-------------------------------------------------------------
Optimizing clock tree DRC
clock: Clock mode: func root: Clock
Clock QoR Before DRC Optimization:
Clock: Clock, Mode: func, Root: Clock
Information: CTS QoR Pre Final DRC Fixing: GlobalSkew = 0.0000; ID = 0.0306; NetsWithDRC = 1; Worst Tran/Cap cost = 0.3500/0.0000; ClockBufCount = 1; ClockBufArea = 3.8122; ClockCellArea = 3.8122; ClockWireLen = 35.3160; Clock = Clock; Mode = func; Corner = nom; ClockRoot = Clock. (CTS-037)

Begin Post-Opt Drc Fixing
Starting multithread based drc fixing Post opt drc fixing

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0

        # Accepted      buffering moves =        2

        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     0.9977
        # Commit CPU time                 = 00h:00m:00s
        # Commit elapsed time             = 00h:00m:00s
        # Commit speed up                 =     0.9977
        # Generator CPU time              = 00h:00m:00s
        # Generator elapsed time          = 00h:00m:00s
        # Generator speed up              =     0.9963
        # Sg CPU time                     = 00h:00m:00s
        # Sg elapsed time                 = 00h:00m:00s
        # Sg speed up                     =     0.9976
        # The rest of flow speed up       =     0.9977

-------------------------------------------------

Post-Opt drc fixing cpu time 00:00:00.01u 00:00:00.00s 00:00:00.01e: 
Clock QoR After Post-Opt Drc Fixing:
Clock: Clock, Mode: func, Root: Clock
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0000; ID = 0.0306; NetsWithDRC = 1; Worst Tran/Cap cost = 0.3500/0.0000; ClockBufCount = 1; ClockBufArea = 3.8122; ClockCellArea = 3.8122; ClockWireLen = 35.3160; Clock = Clock; Mode = func; Corner = nom; ClockRoot = Clock. (CTS-037)
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.01 sec.
Information: The run time for Final DRC fixing is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.01 sec. (CTS-104)
[cto] Finished PostDrc.1: PASS
[cto] Starting CtoAppOptionReset.1
[cto] Finished CtoAppOptionReset.1: PASS

************************************************************
* CTS STEP: Local skew optimization
************************************************************

[cto] Starting SolverBasedCto.1
Information: The stitching and editing of coupling caps is turned OFF for design '8BIT_SHIFTER_LIB:8bit_shifter.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 121, routed nets = 2, across physical hierarchy nets = 0, parasitics cached nets = 2, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Mode:func             Latency(early)   Latency(late)
Clock        Updated   rise    fall    rise    fall   Corner
------------------------------------------------------------
Clock        Yes     0.0292  0.0292  0.0306  0.0306   nom

Information: The stitching and editing of coupling caps is turned OFF for design '8BIT_SHIFTER_LIB:8bit_shifter.design'. (TIM-125)
Information: Design Average RC for design 8bit_shifter  (NEX-011)
Information: r = 1.788177 ohm/um, via_r = 0.462319 ohm/cut, c = 0.071345 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.669333 ohm/um, via_r = 0.582684 ohm/cut, c = 0.080370 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 121, routed nets = 2, across physical hierarchy nets = 0, parasitics cached nets = 121, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Clock: Clock, Mode: func, Root: Clock
Information: CTS QoR Pre Local Skew Optimization: GlobalSkew = nan; ID = nan; NetsWithDRC = 1; Worst Tran/Cap cost = 0.3500/0.0000; ClockBufCount = 1; ClockBufArea = 3.8122; ClockCellArea = 3.8122; ClockWireLen = 35.3160; Clock = Clock; Mode = func; Corner = nom; ClockRoot = Clock. (CTS-037)
CCD MOO settings for (cto1, last_qor_strategy): 4 engines
    Engine R2R_TNS has 7 objectives, 3 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 1
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.090000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 20, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 0
            R2R_WNS: priority 50, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_WNS: priority 60, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 99, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_REMOVAL_CLOCK_TIMING, REPARENTING_CLOCK_TIMING, 
    Engine HOLD_TNS has 8 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            HOLD_TNS: priority 10, weight 2.000000, degradationPercentAllowed 0.010000, step back 0.090000, isTargeted 1, isMaximize 1
            R2R_TNS: priority 20, weight 2.000000, degradationPercentAllowed 0.025000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.004000, step back 0.050000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 40, weight 5.000000, degradationPercentAllowed 0.005000, step back 0.100000, isTargeted 1, isMaximize 0
            R2R_WNS: priority 50, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_WNS: priority 60, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine R2R_TNS has 8 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 1, drcMargin = 0.000000, commitOneByOne = 0
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.090000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 20, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 40, weight 5.000000, degradationPercentAllowed 0.005000, step back 0.100000, isTargeted 1, isMaximize 0
            R2R_WNS: priority 50, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_WNS: priority 60, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
          Objectives for trial seed generation: 
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.070000, isTargeted 1, isMaximize 1
            NONE_BUFFER_COUNT: priority 20, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.050000, isTargeted 1, isMaximize 0
            NONE_TOTAL_OFFSET: priority 30, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 1, isMaximize 1
            R2R_WNS: priority 40, weight 5.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 0, isMaximize 1
            HOLD_TNS: priority 50, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.030000, isTargeted 0, isMaximize 1
            HOLD_WNS: priority 60, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.030000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine NONE_POWER has 8 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 1, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 100.000000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            NONE_POWER: priority 10, weight 20.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 20, weight 10.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 0
            R2R_TNS: priority 30, weight 2.000000, degradationPercentAllowed 0.050000, step back 0.100000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 40, weight 1.000000, degradationPercentAllowed 0.000000, step back 0.050000, isTargeted 1, isMaximize 1
            R2R_WNS: priority 50, weight 1.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_WNS: priority 60, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_POWER, BUFFER_REMOVAL_CLOCK_POWER, 
DBG: ccdInfra::ccdInfra
Drc Mode Option: auto
CCD blasted path groups
DBG: ccdInfra::initAppOptions
DBG: ccdInfra::initCtsFixedBalancePins

CCD-Info: App options set by user
   clock_opt.flow.enable_ccd = true
CCD: using 1 threads
CTSSC route status detected: clock (VR 0, GR 21, DR 0), data (VR 119, GR 0, DR 0); stage = auto, isPostRoute = FALSE
Information: Activity propagation will be performed for scenario func::nom.
Information: Doing activity propagation for mode 'func' and corner 'nom' with effort level 'low'. (POW-024)
Information: Timer-derived activity data is cached on scenario func::nom (POW-052)
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 4 ****
Total power = 0.572648, Leakage = 0.532215, Internal = 0.037300, Switching = 0.003133
Information: 'nom' is identified as primary corner for initial clock tree building. (CTS-103)

CCD: Initial QOR:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 3.324373, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = nan, TNHS = 0.000000, NHVP = 0

    Scenario func::nom  WNS = 3.324373, TNS = 0.000000, NVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 3.324, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = nan, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=nan, tns=0.000000, nvp=0)
 All scenarios used by CCD
    scenario 0: func::nom , isDynamicPower, isLeakagePower, isMaxTran, isMaxCap
          mode: func, id = 1
          corner: nom, id = 1
          isSetup: wns = 3.324373, unweighted tns = 0.000000
          isHold: wns = nan, unweighted tns = 0.000000

Enable clock slack update

    Optimization Summary                

-------------------------------------------------

  # Seeds generated                              0
  # Valid linear regressions                     0
  # Seeds with valid budget                      0
  # Seeds with accepted implementation           0
  # NumCTCells changed                           0


  # Total CPU time                               00h:00m:00s
  # Total elapsed time                           00h:00m:00s
  # Flow total speed up                          0.998164
  # Init lazy tns CPU time                       00h:00m:00s
  # Init lazy tns elapsed time                   00h:00m:00s
  # Init lazy tns speed up                       0.998322
  # Seed generation CPU time                     00h:00m:00s
  # Seed generation elapsed time                 00h:00m:00s
  # Seed generation speed up                     1.000000

-------------------------------------------------


CCD: After FMAX optimization:cto1_HOLD_TNS1
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 3.324373, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = nan, TNHS = 0.000000, NHVP = 0

    Scenario func::nom  WNS = 3.324373, TNS = 0.000000, NVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 3.324, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = nan, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=nan, tns=0.000000, nvp=0)

    Optimization Summary                

-------------------------------------------------

  # Seeds generated                              0
  # Valid linear regressions                     0
  # Seeds with valid budget                      0
  # Seeds with accepted implementation           0
  # NumCTCells changed                           0


  # Total CPU time                               00h:00m:00s
  # Total elapsed time                           00h:00m:00s
  # Flow total speed up                          0.997705
  # Init lazy tns CPU time                       00h:00m:00s
  # Init lazy tns elapsed time                   00h:00m:00s
  # Init lazy tns speed up                       0.997757
  # Seed generation CPU time                     00h:00m:00s
  # Seed generation elapsed time                 00h:00m:00s
  # Seed generation speed up                     0.997190

-------------------------------------------------


CCD: After FMAX optimization:cto1_NONE_POWER3
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 3.324373, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = nan, TNHS = 0.000000, NHVP = 0

    Scenario func::nom  WNS = 3.324373, TNS = 0.000000, NVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 3.324, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = nan, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=nan, tns=0.000000, nvp=0)
Mark clock trees...
Marking clock synthesized attributes

Marking spacing rules

Clock cell spacing rule list:
   No clock cell spacing rule is found.
CCD unblasted path groups
Clock: Clock, Mode: func, Root: Clock
Information: CTS QoR Post Local Skew Optimization: GlobalSkew = nan; ID = nan; NetsWithDRC = 1; Worst Tran/Cap cost = 0.3500/0.0000; ClockBufCount = 1; ClockBufArea = 3.8122; ClockCellArea = 3.8122; ClockWireLen = 35.3160; Clock = Clock; Mode = func; Corner = nom; ClockRoot = Clock. (CTS-037)
Information: The run time for Local skew optimization is 0 hr : 0 min : 0.12 sec, cpu time is 0 hr : 0 min : 0.12 sec. (CTS-104)
[cto] Finished SolverBasedCto.1: PASS
rtapi Thread-server 0: shutdown 

No. startProblems      =     7 

No. doRoutes           =    26 
No. doUnroutes         =    16 
No. redoRoutes         =     2 
No. redoUnroutes       =     1 
No. undoRoutes         =    26 
No. undoUnroutes       =    16 
No. commitRoutes       =     2 
No. commitUnroutes     =     1 
No. uncommitRoutes     =     0 
No. uncommitUnroutes   =     0 
No. doRoute fails      =     0 
No. doUnroute fails    =     0 

No. viaLadderQueries   =     0 
No. doDelVias          =     0 
No. doAddVias          =     0 
No. redoDelVias        =     0 
No. redoAddVias        =     0 
No. undoDelVias        =     0 
No. undoAddVias        =     0 
No. commitChangeVias   =     0 
No. uncommitChangeVias =     0 
No. doDelVias fails    =     0 
No. doAddVias fails    =     0 

Updating congestion ...
Updating congestion ...
GR Routing Service: Wrote GR congmap to NDM 
Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
[icc2-lic Tue Jun  3 14:12:06 2025] Command 'route_group' requires licenses
[icc2-lic Tue Jun  3 14:12:06 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Tue Jun  3 14:12:06 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Tue Jun  3 14:12:06 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Tue Jun  3 14:12:06 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Tue Jun  3 14:12:06 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Tue Jun  3 14:12:06 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Tue Jun  3 14:12:06 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Tue Jun  3 14:12:06 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Tue Jun  3 14:12:06 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Tue Jun  3 14:12:06 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Tue Jun  3 14:12:06 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Tue Jun  3 14:12:06 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Tue Jun  3 14:12:06 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Tue Jun  3 14:12:06 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Tue Jun  3 14:12:06 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Tue Jun  3 14:12:06 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Tue Jun  3 14:12:06 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Tue Jun  3 14:12:06 2025] Check-out of alternate set of keys directly with queueing was successful
Information: The net parasitics of block shifter are cleared. (TIM-123)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell 8bit_shifter is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell 8bit_shifter is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   26  Alloctr   27  Proc 5183 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.timing_driven                                    :        false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,37.74um,24.06um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   31  Alloctr   31  Proc 5183 
Net statistics:
Total number of nets     = 123
Number of nets to route  = 2
1 nets are partially connected,
 of which 0 are detail routed and 1 are global routed.
2 nets are fully connected,
 of which 1 are detail routed and 1 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 1, Total Half Perimeter Wire Length (HPWL) 17 microns
HPWL   0 ~   50 microns: Net Count        1     Total HPWL           17 microns
HPWL  50 ~  100 microns: Net Count        0     Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   31  Alloctr   31  Proc 5183 
Number of partitions: 1 (1 x 1)
Size of partitions: 22 gCells x 14 gCells
Average gCell capacity  3.89     on layer (1)    M1
Average gCell capacity  8.09     on layer (2)    M2
Average gCell capacity  4.22     on layer (3)    M3
Average gCell capacity  4.07     on layer (4)    M4
Average gCell capacity  2.03     on layer (5)    M5
Average gCell capacity  1.56     on layer (6)    M6
Average gCell capacity  0.81     on layer (7)    M7
Average gCell capacity  0.72     on layer (8)    M8
Average gCell capacity  0.47     on layer (9)    M9
Average gCell capacity  0.18     on layer (10)   MRDL
Average number of tracks per gCell 11.36         on layer (1)    M1
Average number of tracks per gCell 11.32         on layer (2)    M2
Average number of tracks per gCell 5.79  on layer (3)    M3
Average number of tracks per gCell 5.73  on layer (4)    M4
Average number of tracks per gCell 3.00  on layer (5)    M5
Average number of tracks per gCell 2.91  on layer (6)    M6
Average number of tracks per gCell 1.57  on layer (7)    M7
Average number of tracks per gCell 1.50  on layer (8)    M8
Average number of tracks per gCell 0.79  on layer (9)    M9
Average number of tracks per gCell 0.41  on layer (10)   MRDL
Number of gCells = 3080
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   31  Alloctr   32  Proc 5183 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   31  Alloctr   32  Proc 5183 
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   31  Alloctr   32  Proc 5183 
Number of partitions: 1 (1 x 1)
Size of partitions: 22 gCells x 14 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used   68  Alloctr   68  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   99  Alloctr  100  Proc 5183 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 22 gCells x 14 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used   99  Alloctr  100  Proc 5183 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 32.36
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 18.12
Initial. Layer M3 wire length = 14.24
Initial. Layer M4 wire length = 0.00
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 20
Initial. Via VIA12SQ_C count = 10
Initial. Via VIA23SQ_C count = 10
Initial. Via VIA34SQ_C count = 0
Initial. Via VIA45SQ_C count = 0
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   69  Alloctr   69  Proc    0 
[End of Whole Chip Routing] Total (MB): Used   99  Alloctr  100  Proc 5183 

Congestion utilization per direction:
Average vertical track utilization   =  0.55 %
Peak    vertical track utilization   = 15.38 %
Average horizontal track utilization =  0.43 %
Peak    horizontal track utilization = 12.50 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   68  Alloctr   68  Proc    0 
[End of Global Routing] Total (MB): Used   99  Alloctr   99  Proc 5183 
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of dbOut] Total (MB): Used   58  Alloctr   59  Proc 5183 
Skip track assign
Skip detail route
Updating the database ...
There are 1 buffers added and 0 inverters added by Clock Tree Optimization.
************************************************************
* CTS STEP: Postlude
************************************************************
Info: 8 sinks and boundary insts are set as application_fixed
Information: The run time for postlude is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: Summary report
************************************************************
There are 2 flat clock tree nets.
There are 1 non-sink instances (total area 3.81) on clock trees including 0 instances dont_touch.
Clock tree synthesize and optimization added 1 buffers and 0 inverters (total area 3.81).
 Compilation of clock trees finished successfully
 Run time for cts 00:00:01.61u 00:00:00.03s 00:00:01.87e: 

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.

No clock balance group was found, so skip the balance
Info: restoring CTS-GR option to: 0
Info: clearinf CTO-GR option
Information: Ending   clock_opt / build_clock / Trial CTS (FLW-8001)
Information: Time: 2025-06-03 14:12:06 / Session:  00:00:47 / Command:  00:00:02 / CPU:  00:00:01 / Memory: 1466 MB (FLW-8100)

Information: The stitching and editing of coupling caps is turned OFF for design '8BIT_SHIFTER_LIB:8bit_shifter.design'. (TIM-125)
Information: Design 8bit_shifter has 123 nets, 2 global routed, 0 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'shifter'. (NEX-022)
Information: Design Average RC for design 8bit_shifter  (NEX-011)
Information: r = 1.788142 ohm/um, via_r = 0.462273 ohm/cut, c = 0.071347 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.669333 ohm/um, via_r = 0.582684 ohm/cut, c = 0.080377 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 121, routed nets = 2, across physical hierarchy nets = 0, parasitics cached nets = 121, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Clock-opt command begin                   CPU:    26 s (  0.01 hr )  ELAPSE:    48 s (  0.01 hr )  MEM-PEAK:  1466 MB
Info: update em.

Clock-opt timing update complete          CPU:    26 s (  0.01 hr )  ELAPSE:    48 s (  0.01 hr )  MEM-PEAK:  1466 MB
INFO: Propagating Switching Activities
Information: Activity propagation will be performed for scenario func::nom.
Information: Doing activity propagation for mode 'func' and corner 'nom' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func::nom (POW-052)
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 6 ****
INFO: Switching Activity propagation took     0.00005 sec
INFO: Propagating Switching Activity for all power flows 

Clock-opt initial QoR
_____________________
Scenario Mapping Table
1: func::nom

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: Clock

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0       13     1.9499        0  532349600
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0       13     1.9499        0  532349600       277.78        107          1          5
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt initial QoR Summary    0.0000     0.0000   0.0000      0   0.0000     0.0000      0       13        0  532349600       277.78        107
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 1 threads
Clock-opt initialization complete         CPU:    27 s (  0.01 hr )  ELAPSE:    48 s (  0.01 hr )  MEM-PEAK:  1466 MB
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (132480 120320) (244960 220640)
Chip Core shape: (20000 20000) (357440 120320)
Outside Core shape: (244960 120320) (357440 220640)
Outside Core shape: (20000 120320) (132480 220640)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 

    Scenario func::nom  WNS = 0.000000, TNS = 0.000000, NVP = 0
    Scenario func::nom  WNHS = invalid, TNHS = 0.000000, NHVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:00:48     0.000     0.000   277.779     2.300     0.000         1         5         0     0.000      1466 

Information: The netlist change observers are enabled for incremental extraction. (TIM-127)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0091 seconds to build cellmap data
INFO: creating 5(r) x 8(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (8bit_shifter): 40
INFO: creating 5(r) x 8(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (8bit_shifter): 40
Total 0.0014 seconds to load 107 cell instances into cellmap
Moveable cells: 98; Application fixed cells: 9; Macro cells: 0; User fixed cells: 0
Average cell width 1.5527, cell height 1.6720, cell area 2.5961 for total 107 placed and application fixed cells
Clock-opt optimization Phase 5 Iter  1          0.00        0.00      0.00        12        277.78  532349600.00         107              0.01      1466

APSINFO: No multi-Vth libcells found, turning off percentage LVT optimization flow
Clock-opt optimization Phase 6 Iter  1          0.00        0.00      0.00        12        277.78  532349600.00         107              0.01      1466
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Information: skinny blockage scope is upto  935.9701 * 0.10 =   93.5970 user length units.
bmap: stepx = stepy = 83600
creating bmap
DB units per micron : 10000
Core Area = 5 X 3 ()
INFO: New Levelizer turned on
Clock-opt optimization Phase 6 Iter  2          0.00        0.00      0.00        12        277.78  532349600.00         107              0.01      1466
Clock-opt optimization Phase 6 Iter  3          0.00        0.00      0.00        12        277.78  532349600.00         107              0.01      1466

Layer name: M1, Mask name: metal1, Layer number: 11
Layer name: M2, Mask name: metal2, Layer number: 13
Layer name: M3, Mask name: metal3, Layer number: 15
Layer name: M4, Mask name: metal4, Layer number: 17
Layer name: M5, Mask name: metal5, Layer number: 19
Layer name: M6, Mask name: metal6, Layer number: 21
Layer name: M7, Mask name: metal7, Layer number: 23
Layer name: M8, Mask name: metal8, Layer number: 25
Layer name: M9, Mask name: metal9, Layer number: 27
Layer name: MRDL, Mask name: metal10, Layer number: 41
Convert timing mode ...
Clock-opt optimization Phase 7 Iter  1          0.00        0.00      0.00        12        277.78  532349600.00         107              0.01      1466
Clock-opt optimization Phase 7 Iter  2          0.00        0.00      0.00        12        277.78  532349600.00         107              0.01      1466
Clock-opt optimization Phase 7 Iter  3          0.00        0.00      0.00        12        277.78  532349600.00         107              0.01      1466
Clock-opt optimization Phase 7 Iter  4          0.00        0.00      0.00        12        277.78  532349600.00         107              0.01      1466
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Information: skinny blockage scope is upto  935.9701 * 0.10 =   93.5970 user length units.
bmap: stepx = stepy = 83600
creating bmap
DB units per micron : 10000
Core Area = 5 X 3 ()
Clock-opt optimization Phase 7 Iter  5          0.00        0.00      0.00        12        277.78  532349600.00         107              0.01      1466
Clock-opt optimization Phase 7 Iter  6          0.00        0.00      0.00        12        277.78  532349600.00         107              0.01      1466
Clock-opt optimization Phase 7 Iter  7          0.00        0.00      0.00        12        277.78  532349600.00         107              0.01      1466
Clock-opt optimization Phase 7 Iter  8          0.00        0.00      0.00        12        277.78  532349600.00         107              0.01      1466
Clock-opt optimization Phase 7 Iter  9          0.00        0.00      0.00        12        277.78  532349600.00         107              0.01      1466
Clock-opt optimization Phase 7 Iter 10          0.00        0.00      0.00        12        277.78  532349600.00         107              0.01      1466
Clock-opt optimization Phase 7 Iter 11          0.00        0.00      0.00        12        277.78  532349600.00         107              0.01      1466
Clock-opt optimization Phase 7 Iter 12          0.00        0.00      0.00        12        277.78  532349600.00         107              0.01      1466
Clock-opt optimization Phase 7 Iter 13          0.00        0.00      0.00        12        277.78  532349600.00         107              0.01      1466
Clock-opt optimization Phase 7 Iter 14          0.00        0.00      0.00        12        277.78  532349600.00         107              0.01      1466
Clock-opt optimization Phase 7 Iter 15          0.00        0.00      0.00        12        277.78  532349600.00         107              0.01      1466
Clock-opt optimization Phase 7 Iter 16          0.00        0.00      0.00        12        277.78  532349600.00         107              0.01      1466
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Clock-opt optimization Phase 7 Iter 17          0.00        0.00      0.00        12        277.78  532349600.00         107              0.01      1466
Clock-opt optimization Phase 7 Iter 18          0.00        0.00      0.00        12        277.78  532349600.00         107              0.01      1466
Clock-opt optimization Phase 7 Iter 19          0.00        0.00      0.00        12        277.78  532349600.00         107              0.01      1466

Clock-opt optimization Phase 8 Iter  1          0.00        0.00      0.00        12        277.78  532349600.00         107              0.01      1466

Information: Starting clock_opt / build_clock / CTS (FLW-8000)
Information: Time: 2025-06-03 14:12:08 / Session:  00:00:49 / Command:  00:00:03 / CPU:  00:00:03 / Memory: 1466 MB (FLW-8100)
Clock-opt optimization Phase 9 Iter  1          0.00        0.00      0.00        12        277.78  532349600.00         107              0.01      1466
Info: Enabling GR in final CTS
Info: Enabling GR in final CTO
************************************************************
* CTS STEP: Design Initialization for Clock Synthesis
************************************************************
Information: The stitching and editing of coupling caps is turned OFF for design '8BIT_SHIFTER_LIB:8bit_shifter.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 121, routed nets = 2, across physical hierarchy nets = 0, parasitics cached nets = 2, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: CTS will work on the following scenarios. (CTS-101)
   func::nom    (Mode: func; Corner: nom)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00MOhm
   Capacitance : 1.00fF
   Power       : 1.00pW
   Length      : 1.00um
Information: Clock derating is enabled

CTS related app options set by user:
   cts.common.copy_balance_points_to_missing_modes = true
   cts.compile.enable_cell_relocation = none
   cts.compile.enable_global_route = true
   cts.compile.enable_local_skew = true
   cts.optimize.enable_global_route = true
   cts.optimize.enable_local_skew = true

Buffer/Inverter reference list for clock tree synthesis:
   saed32rvt_c/DELLN1X2_RVT
   saed32rvt_c/DELLN2X2_RVT
   saed32rvt_c/DELLN3X2_RVT
   saed32rvt_c/NBUFFX16_RVT
   saed32rvt_c/NBUFFX2_RVT
   saed32rvt_c/NBUFFX32_RVT
   saed32rvt_c/NBUFFX4_RVT
   saed32rvt_c/NBUFFX8_RVT
   saed32rvt_c/IBUFFX16_RVT
   saed32rvt_c/IBUFFX2_RVT
   saed32rvt_c/IBUFFX32_RVT
   saed32rvt_c/IBUFFX4_RVT
   saed32rvt_c/IBUFFX8_RVT
   saed32rvt_c/INVX0_RVT
   saed32rvt_c/INVX16_RVT
   saed32rvt_c/INVX1_RVT
   saed32rvt_c/INVX2_RVT
   saed32rvt_c/INVX32_RVT
   saed32rvt_c/INVX4_RVT
   saed32rvt_c/INVX8_RVT

ICG reference list:
   saed32rvt_c/CGLNPRX2_RVT
   saed32rvt_c/CGLNPRX8_RVT
   saed32rvt_c/CGLNPSX16_RVT
   saed32rvt_c/CGLNPSX2_RVT
   saed32rvt_c/CGLNPSX4_RVT
   saed32rvt_c/CGLNPSX8_RVT
   saed32rvt_c/CGLPPRX2_RVT
   saed32rvt_c/CGLPPRX8_RVT
   saed32rvt_c/CGLPPSX16_RVT
   saed32rvt_c/CGLPPSX2_RVT
   saed32rvt_c/CGLPPSX4_RVT
   saed32rvt_c/CGLPPSX8_RVT

Information: 'nom' is identified as primary corner for initial clock tree building. (CTS-103)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (132480 120320) (244960 220640)
Chip Core shape: (20000 20000) (357440 120320)
Outside Core shape: (244960 120320) (357440 220640)
Outside Core shape: (20000 120320) (132480 220640)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Warning: No clock routing rule is specified. (CTS-038)

Clock cell spacing rule list:
   No clock cell spacing rule is found.
************************************************************
* CTS STEP: Clock Tree Initialization
************************************************************
Drc Mode Option: auto
Information: Initializing classic cellmap without advanced rules enabled and with PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 20 total shapes.
Layer M2: cached 0 shapes out of 9 total shapes.
Cached 120 vias out of 478 total vias.
Total 0.0133 seconds to build cellmap data
INFO: creating 3(r) x 5(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (8bit_shifter): 15
INFO: creating 3(r) x 5(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (8bit_shifter): 15
Total 0.0021 seconds to load 107 cell instances into cellmap
Moveable cells: 98; Application fixed cells: 9; Macro cells: 0; User fixed cells: 0
Average cell width 1.5527, cell height 1.6720, cell area 2.5961 for total 107 placed and application fixed cells
Information: Legalizer's PDC rule check is enabled
Information: Legalizer's advanced rule check is enabled

Start Auto-Exception Derivations...
 No internal pin was found.
 No conflict pin was found.
 No macro pin was found for clock balance point settings.
 No macro pin was found for disabling self arcs.
Information: The run time for clock tree initialization is 0 hr : 0 min : 0.02 sec, cpu time is 0 hr : 0 min : 0.02 sec. (CTS-104)
Drc Mode Option: auto
Enable multi-thread Tasks, number of thread is 1
Design checksums     = 0xEF9588A8 (loc)  0x6AD77A85 (lcell)  0x5E432F84 (name), 0x853553AB (net)
CTS: Design checksums = 0xEF9588A8 (loc)  0x6AD77A85 (lcell)  0x5E432F84 (name), 0x853553AB (net)
CTS: Clock tree checksums = 0x7456A3C0 (loc)  0xB0545EFA (lcell)  0x247CA2A (term), 0xD02CAB92 (net)  0xD742E3CF (netLen)
CTS: e6c6b4a4 (loc) 6ad77a85 (lcell) 5e432f84 (name) 853553ab (net) da311a29 (graph) 0 (slack) 0 (para) 
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
CTSSC route status detected: clock (VR 0, GR 21, DR 0), data (VR 119, GR 0, DR 0); stage = auto, isPostRoute = FALSE
Information: 'nom' is identified as primary corner for initial clock tree building. (CTS-103)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell 8bit_shifter is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell 8bit_shifter is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
GR Routing Service: Started IMRD 
GR Routing Service: ndmAttrDef 'usr_tmng_crit' created with default value 0 
GR Routing Service: ndmAttrDef 'rted_by_minDly' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkConn' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkPort' created with default value 0 
Loading timing information to the router ...
Design  Scenario func::nom (Mode func Corner nom)
Timing information loaded to the router.
GR Routing Service: Setting costIdx to 3 
GR Routing Service: rebuildCongmap: itr = 3 
Number of partitions: 1 (1 x 1)
Size of partitions: 22 gCells x 14 gCells
Average gCell capacity  3.89     on layer (1)    M1
Average gCell capacity  8.09     on layer (2)    M2
Average gCell capacity  4.22     on layer (3)    M3
Average gCell capacity  4.07     on layer (4)    M4
Average gCell capacity  2.03     on layer (5)    M5
Average gCell capacity  1.56     on layer (6)    M6
Average gCell capacity  0.81     on layer (7)    M7
Average gCell capacity  0.72     on layer (8)    M8
Average gCell capacity  0.47     on layer (9)    M9
Average gCell capacity  0.18     on layer (10)   MRDL
Average number of tracks per gCell 11.36         on layer (1)    M1
Average number of tracks per gCell 11.32         on layer (2)    M2
Average number of tracks per gCell 5.79  on layer (3)    M3
Average number of tracks per gCell 5.73  on layer (4)    M4
Average number of tracks per gCell 3.00  on layer (5)    M5
Average number of tracks per gCell 2.91  on layer (6)    M6
Average number of tracks per gCell 1.57  on layer (7)    M7
Average number of tracks per gCell 1.50  on layer (8)    M8
Average number of tracks per gCell 0.79  on layer (9)    M9
Average number of tracks per gCell 0.41  on layer (10)   MRDL
Number of gCells = 3080
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Created 1 thread routing service with costIdx = 3. (tbbMode 0)
GR Routing Service: Setting costIdx to 1 
rtapi Thread-server 0: startup 

************************************************************
* CTS STEP: Initial DRC fixing
************************************************************

[cto] Starting InitDrc.1
start cto; name: 8bit_shifter; type: design; name: 8bit_shifter; type: design; name: 8bit_shifter; type: design; tot_drc_vio: 1; buf_ct: 1; buf_area: 3.812160; cell_area: 3.812160
start cto; name: func:Clock; type: clock; name: func:Clock; type: clock; name: func:Clock; type: clock; latency: 0.030823; gskew: 0.000095; tot_drc_vio: 1; wtran: 0.349998; wcap: 0.000000; buf_ct: 1; buf_area: 3.812160; cell_area: 3.812160
-------------------------------------------------------------
Optimizing clock tree DRC
clock: Clock mode: func root: Clock
Clock QoR Before DRC Optimization:
Clock: Clock, Mode: func, Root: Clock
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.0001; ID = 0.0308; NetsWithDRC = 1; Worst Tran/Cap cost = 0.3500/0.0000; ClockBufCount = 1; ClockBufArea = 3.8122; ClockCellArea = 3.8122; ClockWireLen = 36.8850; Clock = Clock; Mode = func; Corner = nom; ClockRoot = Clock. (CTS-037)

Begin Pre-Opt Drc Fixing
Starting multithread based drc fixing Pre opt drc fixing
Iteration 1 (effort: high)
Iteration 2 (effort: high)

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          1
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          1
        # Subgraph evaluation success rate in percent =     1.0000
        # Sg2Main acceptance ratio in percent      =     1.0000
        # NumCTCells changed               =          1

        # Accepted      buffering moves =        1

        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     0.9975
        # Commit CPU time                 = 00h:00m:00s
        # Commit elapsed time             = 00h:00m:00s
        # Commit speed up                 =     0.9966
        # Generator CPU time              = 00h:00m:00s
        # Generator elapsed time          = 00h:00m:00s
        # Generator speed up              =     0.9857
        # Sg CPU time                     = 00h:00m:00s
        # Sg elapsed time                 = 00h:00m:00s
        # Sg speed up                     =     0.9973
        # The rest of flow speed up       =     0.9976

-------------------------------------------------

Pre-Opt drc fixing cpu time 00:00:00.14u 00:00:00.00s 00:00:00.14e: 
Clock QoR After Pre-Opt Drc Fixing:
Clock: Clock, Mode: func, Root: Clock
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.0001; ID = 0.0658; NetsWithDRC = 1; Worst Tran/Cap cost = 0.3500/0.0000; ClockBufCount = 2; ClockBufArea = 9.9116; ClockCellArea = 9.9116; ClockWireLen = 32.8630; Clock = Clock; Mode = func; Corner = nom; ClockRoot = Clock. (CTS-037)
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.14 sec, cpu time is 0 hr : 0 min : 0.14 sec.
Information: The run time for Initial DRC fixing is 0 hr : 0 min : 0.14 sec, cpu time is 0 hr : 0 min : 0.14 sec. (CTS-104)
[cto] Finished InitDrc.1: PASS

************************************************************
* CTS STEP: Multi-objective Clock Optimization
************************************************************

[cto] Starting MultiObjectiveCto.1
Mark clock trees...
Marking clock synthesized attributes

Marking spacing rules

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Information: The stitching and editing of coupling caps is turned OFF for design '8BIT_SHIFTER_LIB:8bit_shifter.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 122, routed nets = 122, across physical hierarchy nets = 0, parasitics cached nets = 122, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: 'nom' is identified as primary corner for initial clock tree building. (CTS-103)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario func::nom pathgroup **clock_gating_default**
Information: CCD will use corner nom for honoring max prepone/postpone limits
CCD-Info: Adjusting IO clock latencies to improve timing (ccd.adjust_io_clock_latency = true)
@ CG solver holdWeight = 0.100000
@ CG solver setupWeight = 1.000000
@ CG solver delayCostWeight = 5.000000
@ CG solver zeroDirWeight = 5.000000
@ CG solver wnsWeight = 10.000000
INFO: Clock latencies not changed
CUS IO adjustment before multi-objective clock optimization did not change IO
CCD MOO settings for (budget_implementation, last_qor_strategy): 5 engines
    Engine R2R_TNS has 6 objectives, 3 enabled moves, iterationLimit = 2, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 1
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 1
            IO_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 0, isMaximize 1
            R2R_WNS: priority 20, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 30, weight 5.000000, degradationPercentAllowed 0.500000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 40, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.010000, isTargeted 1, isMaximize 0
            NONE_TOTAL_OFFSET: priority 99, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_REMOVAL_CLOCK_TIMING, REPARENTING_CLOCK_TIMING, 
    Engine R2R_TNS has 7 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 1, drcMargin = 0.000000, commitOneByOne = 0
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 1
            IO_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 0, isMaximize 1
            R2R_WNS: priority 11, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 20, weight 5.000000, degradationPercentAllowed 0.500000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.010000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 40, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 0
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
          Objectives for trial seed generation: 
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.070000, isTargeted 1, isMaximize 1
            NONE_BUFFER_COUNT: priority 20, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.050000, isTargeted 1, isMaximize 0
            NONE_TOTAL_OFFSET: priority 30, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 1, isMaximize 1
            R2R_WNS: priority 40, weight 5.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 0, isMaximize 1
            HOLD_TNS: priority 50, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.030000, isTargeted 0, isMaximize 1
            HOLD_WNS: priority 60, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.030000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine R2R_TNS has 7 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 1
            IO_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 0, isMaximize 1
            R2R_WNS: priority 11, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 20, weight 5.000000, degradationPercentAllowed 0.500000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.010000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 40, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 0
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine HOLD_TNS has 8 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            HOLD_TNS: priority 10, weight 2.000000, degradationPercentAllowed 0.010000, step back 0.090000, isTargeted 1, isMaximize 1
            R2R_TNS: priority 20, weight 2.000000, degradationPercentAllowed 0.025000, step back 0.050000, isTargeted 1, isMaximize 1
            R2R_WNS: priority 25, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.004000, step back 0.010000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 40, weight 5.000000, degradationPercentAllowed 0.005000, step back 0.100000, isTargeted 1, isMaximize 0
            HOLD_WNS: priority 60, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine R2R_WNS has 8 objectives, 4 enabled moves, iterationLimit = 1, solverType = LP_ONLY, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            R2R_WNS: priority 10, weight 10.000000, degradationPercentAllowed 0.000000, step back 0.005000, isTargeted 1, isMaximize 1
            R2R_TNS: priority 20, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_BUFFER_COUNT: priority 30, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 0
            NONE_TOTAL_OFFSET: priority 33, weight 1.000000, degradationPercentAllowed nan, step back 0.000000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 35, weight 20.000000, degradationPercentAllowed 0.010000, step back 0.010000, isTargeted 0, isMaximize 0
            HOLD_TNS: priority 60, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.100000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_WNS: priority 80, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, BUFFER_REMOVAL_CLOCK_TIMING, REPARENTING_CLOCK_TIMING, 
DBG: ccdInfra::ccdInfra
Drc Mode Option: auto
CCD blasted path groups
DBG: ccdInfra::initAppOptions
DBG: ccdInfra::initCtsFixedBalancePins

CCD-Info: App options set by user
   clock_opt.flow.enable_ccd = true
CCD: using 1 threads
CTSSC route status detected: clock (VR 0, GR 24, DR 0), data (VR 119, GR 0, DR 0); stage = auto, isPostRoute = FALSE
Total power = 0.651724, Leakage = 0.596885, Internal = 0.051407, Switching = 0.003433
Information: 'nom' is identified as primary corner for initial clock tree building. (CTS-103)

CCD: Initial QOR:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 3.357558, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = nan, TNHS = 0.000000, NHVP = 0

    Scenario func::nom  WNS = 3.357558, TNS = 0.000000, NVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 3.358, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = nan, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=nan, tns=0.000000, nvp=0)
 All scenarios used by CCD
    scenario 0: func::nom , isDynamicPower, isLeakagePower, isMaxTran, isMaxCap
          mode: func, id = 1
          corner: nom, id = 1
          isSetup: wns = 3.357558, unweighted tns = 0.000000
          isHold: wns = nan, unweighted tns = 0.000000

Enable clock slack update

    Optimization Summary                

-------------------------------------------------

  # Seeds generated                              0
  # Valid linear regressions                     0
  # Seeds with valid budget                      0
  # Seeds with accepted implementation           0
  # NumCTCells changed                           0


  # Total CPU time                               00h:00m:00s
  # Total elapsed time                           00h:00m:00s
  # Flow total speed up                          0.997493
  # Init lazy tns CPU time                       00h:00m:00s
  # Init lazy tns elapsed time                   00h:00m:00s
  # Init lazy tns speed up                       0.997378
  # Seed generation CPU time                     00h:00m:00s
  # Seed generation elapsed time                 00h:00m:00s
  # Seed generation speed up                     0.923077

-------------------------------------------------


CCD: After FMAX optimization:budget_implementation_HOLD_TNS3
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 3.357558, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = nan, TNHS = 0.000000, NHVP = 0

    Scenario func::nom  WNS = 3.357558, TNS = 0.000000, NVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 3.358, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = nan, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=nan, tns=0.000000, nvp=0)
Mark clock trees...
Marking clock synthesized attributes

Marking spacing rules

Clock cell spacing rule list:
   No clock cell spacing rule is found.
CCD unblasted path groups
Information: The run time for Multi-objective Clock Optimization is 0 hr : 0 min : 0.10 sec, cpu time is 0 hr : 0 min : 0.10 sec. (CTS-104)
[cto] Finished MultiObjectiveCto.1: PASS
rtapi Thread-server 0: shutdown 

No. startProblems      =     1 

No. doRoutes           =     6 
No. doUnroutes         =     3 
No. redoRoutes         =     2 
No. redoUnroutes       =     1 
No. undoRoutes         =     6 
No. undoUnroutes       =     3 
No. commitRoutes       =     2 
No. commitUnroutes     =     1 
No. uncommitRoutes     =     0 
No. uncommitUnroutes   =     0 
No. doRoute fails      =     0 
No. doUnroute fails    =     0 

No. viaLadderQueries   =     0 
No. doDelVias          =     0 
No. doAddVias          =     0 
No. redoDelVias        =     0 
No. redoAddVias        =     0 
No. undoDelVias        =     0 
No. undoAddVias        =     0 
No. commitChangeVias   =     0 
No. uncommitChangeVias =     0 
No. doDelVias fails    =     0 
No. doAddVias fails    =     0 

Updating congestion ...
Updating congestion ...
GR Routing Service: Wrote GR congmap to NDM 
Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
[icc2-lic Tue Jun  3 14:12:08 2025] Command 'route_group' requires licenses
[icc2-lic Tue Jun  3 14:12:08 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Tue Jun  3 14:12:08 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Tue Jun  3 14:12:08 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Tue Jun  3 14:12:08 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Tue Jun  3 14:12:09 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Tue Jun  3 14:12:09 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Tue Jun  3 14:12:09 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Tue Jun  3 14:12:09 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Tue Jun  3 14:12:09 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Tue Jun  3 14:12:09 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Tue Jun  3 14:12:09 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Tue Jun  3 14:12:09 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Tue Jun  3 14:12:09 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Tue Jun  3 14:12:09 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Tue Jun  3 14:12:09 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Tue Jun  3 14:12:09 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Tue Jun  3 14:12:09 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Tue Jun  3 14:12:09 2025] Check-out of alternate set of keys directly with queueing was successful
Information: The net parasitics of block shifter are cleared. (TIM-123)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell 8bit_shifter is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell 8bit_shifter is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   26  Alloctr   27  Proc 5201 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.timing_driven                                    :        false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,37.74um,24.06um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   31  Alloctr   31  Proc 5201 
Net statistics:
Total number of nets     = 124
Number of nets to route  = 3
4 nets are fully connected,
 of which 1 are detail routed and 3 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 0, Total Half Perimeter Wire Length (HPWL) 0 microns
HPWL   0 ~   50 microns: Net Count        0     Total HPWL            0 microns
HPWL  50 ~  100 microns: Net Count        0     Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   31  Alloctr   31  Proc 5201 
Number of partitions: 1 (1 x 1)
Size of partitions: 22 gCells x 14 gCells
Average gCell capacity  3.90     on layer (1)    M1
Average gCell capacity  8.09     on layer (2)    M2
Average gCell capacity  4.22     on layer (3)    M3
Average gCell capacity  4.07     on layer (4)    M4
Average gCell capacity  2.03     on layer (5)    M5
Average gCell capacity  1.56     on layer (6)    M6
Average gCell capacity  0.81     on layer (7)    M7
Average gCell capacity  0.72     on layer (8)    M8
Average gCell capacity  0.47     on layer (9)    M9
Average gCell capacity  0.18     on layer (10)   MRDL
Average number of tracks per gCell 11.36         on layer (1)    M1
Average number of tracks per gCell 11.32         on layer (2)    M2
Average number of tracks per gCell 5.79  on layer (3)    M3
Average number of tracks per gCell 5.73  on layer (4)    M4
Average number of tracks per gCell 3.00  on layer (5)    M5
Average number of tracks per gCell 2.91  on layer (6)    M6
Average number of tracks per gCell 1.57  on layer (7)    M7
Average number of tracks per gCell 1.50  on layer (8)    M8
Average number of tracks per gCell 0.79  on layer (9)    M9
Average number of tracks per gCell 0.41  on layer (10)   MRDL
Number of gCells = 3080
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   31  Alloctr   32  Proc 5201 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   31  Alloctr   32  Proc 5201 
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   31  Alloctr   32  Proc 5201 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   31  Alloctr   32  Proc 5201 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 22 gCells x 14 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used   68  Alloctr   68  Proc    0 
[End of Initial Routing] Total (MB): Used   99  Alloctr  100  Proc 5201 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 28.14
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 17.21
Initial. Layer M3 wire length = 10.92
Initial. Layer M4 wire length = 0.00
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 20
Initial. Via VIA12SQ_C count = 12
Initial. Via VIA23SQ_C count = 8
Initial. Via VIA34SQ_C count = 0
Initial. Via VIA45SQ_C count = 0
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   69  Alloctr   69  Proc    0 
[End of Whole Chip Routing] Total (MB): Used   99  Alloctr  100  Proc 5201 

Congestion utilization per direction:
Average vertical track utilization   =  0.64 %
Peak    vertical track utilization   = 15.38 %
Average horizontal track utilization =  0.31 %
Peak    horizontal track utilization = 12.50 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   68  Alloctr   68  Proc    0 
[End of Global Routing] Total (MB): Used   99  Alloctr   99  Proc 5201 
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of dbOut] Total (MB): Used   58  Alloctr   59  Proc 5201 
Skip track assign
Skip detail route
Updating the database ...
************************************************************
* CTS STEP: Postlude
************************************************************
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 21 total shapes.
Layer M2: cached 0 shapes out of 11 total shapes.
Cached 120 vias out of 478 total vias.

Legalizing Top Level Design shifter ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0101 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 21 ref cells (8 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      225.68            0        Yes DEFAULT
      451.36          108        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                    108
number of references:                21
number of site rows:                 12
number of locations attempted:     1724
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:          98 (852 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.293 um ( 0.18 row height)
rms weighted cell displacement:   0.293 um ( 0.18 row height)
max cell displacement:            1.905 um ( 1.14 row height)
avg cell displacement:            0.063 um ( 0.04 row height)
avg weighted cell displacement:   0.063 um ( 0.04 row height)
number of cells moved:                7
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U233 (AND3X1_RVT)
  Input location: (24.04,5.344)
  Legal location: (23.128,7.016)
  Displacement:   1.905 um ( 1.14 row height)
Cell: U224 (OR3X1_RVT)
  Input location: (22.52,3.672)
  Legal location: (23.128,5.344)
  Displacement:   1.779 um ( 1.06 row height)
Cell: U234 (AND4X1_RVT)
  Input location: (22.216,7.016)
  Legal location: (21.608,7.016)
  Displacement:   0.608 um ( 0.36 row height)
Cell: U221 (AND3X1_RVT)
  Input location: (22.368,5.344)
  Legal location: (21.76,5.344)
  Displacement:   0.608 um ( 0.36 row height)
Cell: U190 (AND4X1_RVT)
  Input location: (20.544,5.344)
  Legal location: (20.24,5.344)
  Displacement:   0.304 um ( 0.18 row height)
Cell: U240 (OR3X1_RVT)
  Input location: (24.192,7.016)
  Legal location: (24.496,7.016)
  Displacement:   0.304 um ( 0.18 row height)
Cell: U222 (AND3X1_RVT)
  Input location: (19.024,5.344)
  Legal location: (18.872,5.344)
  Displacement:   0.152 um ( 0.09 row height)
Cell: U171 (AND2X1_RVT)
  Input location: (11.728,2)
  Legal location: (11.728,2)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U173 (AND2X1_RVT)
  Input location: (8.536,3.672)
  Legal location: (8.536,3.672)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U174 (AND2X1_RVT)
  Input location: (6.104,3.672)
  Legal location: (6.104,3.672)
  Displacement:   0.000 um ( 0.00 row height)

 Successfully legalize placement.
Info: 8 sinks and boundary insts are collected
Info: 8 sinks and boundary insts are unset from application_fixed
************************************************************
* CTS STEP: Summary report
************************************************************
There are 3 flat clock tree nets.
There are 2 non-sink instances (total area 9.91) on clock trees including 0 instances dont_touch.
Clock tree synthesize and optimization added 2 buffers and 0 inverters (total area 9.91).
 Compilation of clock trees finished successfully
 Run time for cts 00:00:00.70u 00:00:00.03s 00:00:00.92e: 

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.
Info: restoring CTS-GR option to: 0
Info: clearinf CTO-GR option
Information: The stitching and editing of coupling caps is turned OFF for design '8BIT_SHIFTER_LIB:8bit_shifter.design'. (TIM-125)
Information: Design 8bit_shifter has 124 nets, 3 global routed, 0 detail routed. (NEX-024)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (132480 120320) (244960 220640)
Chip Core shape: (20000 20000) (357440 120320)
Outside Core shape: (244960 120320) (357440 220640)
Outside Core shape: (20000 120320) (132480 220640)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0093 seconds to build cellmap data
INFO: creating 3(r) x 5(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (8bit_shifter): 15
INFO: creating 3(r) x 5(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (8bit_shifter): 15
Total 0.0015 seconds to load 108 cell instances into cellmap
Moveable cells: 106; Application fixed cells: 2; Macro cells: 0; User fixed cells: 0
Average cell width 1.5721, cell height 1.6720, cell area 2.6285 for total 108 placed and application fixed cells
Information: Current block utilization is '0.62890', effective utilization is '0.62894'. (OPT-055)
Information: The RC mode used is CTO for design 'shifter'. (NEX-022)
Information: Design Average RC for design 8bit_shifter  (NEX-011)
Information: r = 1.788107 ohm/um, via_r = 0.462228 ohm/cut, c = 0.071371 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.669333 ohm/um, via_r = 0.582684 ohm/cut, c = 0.080397 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 122, routed nets = 3, across physical hierarchy nets = 0, parasitics cached nets = 122, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

    Scenario func::nom  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:00:50     0.000     0.000   283.879     2.300     0.000         2         5         0     0.000      1483 

Information: Ending   clock_opt / build_clock / CTS (FLW-8001)
Information: Time: 2025-06-03 14:12:09 / Session:  00:00:50 / Command:  00:00:04 / CPU:  00:00:04 / Memory: 1484 MB (FLW-8100)
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)

Clock-opt optimization Phase 10 Iter  1         0.00        0.00      0.00        12        283.88  596884544.00         108              0.01      1483

Enable dominated scenarios

Clock-opt optimization complete                 0.00        0.00      0.00        12        283.88  596884544.00         108              0.01      1483
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050000353  3.179565833784  5.567214754587  2.894455687461  6.565921301755  9.017937505874  84.270668009339  8.634312765445  0.781249340852  7.442083511238  3.181156549079
6.992250260832  4.646239500641  3.823702212269  3.871840296193  1.424294066690  9.687527899646  6.131807232944  1.465788232247  8.763589275014  1.911351036960  49.507374109427  0.014861055067  4.045016144037  5.020605416976  6.345884729962
1.220116795077  5.967847396778  6.224305671704  0.238797715000  3.284509589705  9.611151237147  0.128739689272  0.513552516982  7.835139910703  8.372519099733  87.660368244586  7.609758399646  3.894395064966  9.819999861759  1.487347587763
2.106393266767  9.078063326983  1.314288630187  8.805817928323  0.072343539122  6.270037326705  0.450494780240  3.928174931613  9.852544148302  0.210066110127  90.319756554570  7.466557302553  8.788098907826  8.572536884759  1.334182135409
0.279263772609  8.236528340626  1.425386746381  6.766529199187  4.740224950513  6.567966215027  5.706185626119  8.134462336181  4.723121165473  6.753657767486  57.316170795845  6.246992397346  2.738721639211  6.086733906504  8.868234094724
5.890240933684  8.439499448971  1.154902068601  4.924445220001  0.405169190953  4.590768921970  4.170951209159  0.006745654660  9.230842775318  9.005588346071  42.843678224446  3.794585637262  0.705461968271  6.012888917343  3.718510493956
2.708373361785  2.772683894677  2.637652116996  9.532707452994  6.656262309097  9.409795558072  6.136993113139  7.763511372170  9.625254845486  7.417690064932  71.671165417031  0.435153198394  6.662605626730  8.833424549383  2.924350716216
Information: The net parasitics of block shifter are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design '8BIT_SHIFTER_LIB:8bit_shifter.design'. (TIM-125)
Information: Design 8bit_shifter has 124 nets, 3 global routed, 0 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'shifter'. (NEX-022)
Information: Design Average RC for design 8bit_shifter  (NEX-011)
Information: r = 1.788107 ohm/um, via_r = 0.462228 ohm/cut, c = 0.071371 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.669333 ohm/um, via_r = 0.582684 ohm/cut, c = 0.080397 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 122, routed nets = 3, across physical hierarchy nets = 0, parasitics cached nets = 122, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Clock-opt final QoR
___________________
Scenario Mapping Table
1: func::nom

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: Clock

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0       13     1.9499        0  596884544
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0       13     1.9499        0  596884544       283.88        108          2          5
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt final QoR Summary      0.0000     0.0000   0.0000      0   0.0000     0.0000      0       13        0  596884544       283.88        108

Clock-opt command complete                CPU:    29 s (  0.01 hr )  ELAPSE:    50 s (  0.01 hr )  MEM-PEAK:  1483 MB
Clock-opt command statistics  CPU=2 sec (0.00 hr) ELAPSED=3 sec (0.00 hr) MEM-PEAK=1.448 GB


Information: Ending   clock_opt / build_clock (FLW-8001)
Information: Time: 2025-06-03 14:12:09 / Session:  00:00:50 / Command:  00:00:04 / CPU:  00:00:04 / Memory: 1484 MB (FLW-8100)
TEST: runCore bldClkEnd-end
TEST: runCore final-init
TEST: runCore final-end
Information: Running auto PG connection. (NDM-099)
Information: Ending   'clock_opt -to build_clock' (FLW-8001)
Information: Time: 2025-06-03 14:12:09 / Session:  00:00:50 / Command:  00:00:04 / CPU:  00:00:04 / Memory: 1484 MB (FLW-8100)
1
icc2_shell> #stage 3:
icc2_shell> ###
icc2_shell> #
icc2_shell> clock_opt -from route_clock -to route_clock
[icc2-lic Tue Jun  3 14:12:09 2025] Command 'clock_opt' requires licenses
[icc2-lic Tue Jun  3 14:12:09 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Tue Jun  3 14:12:09 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Tue Jun  3 14:12:09 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Tue Jun  3 14:12:09 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Tue Jun  3 14:12:09 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Tue Jun  3 14:12:09 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Tue Jun  3 14:12:09 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Tue Jun  3 14:12:09 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Tue Jun  3 14:12:09 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Tue Jun  3 14:12:09 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Tue Jun  3 14:12:09 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Tue Jun  3 14:12:09 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Tue Jun  3 14:12:09 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Tue Jun  3 14:12:09 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Tue Jun  3 14:12:09 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Tue Jun  3 14:12:09 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Tue Jun  3 14:12:09 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Tue Jun  3 14:12:09 2025] Check-out of alternate set of keys directly with queueing was successful
Information: Starting 'clock_opt -from route_clock -to route_clock' (FLW-8000)
Information: Time: 2025-06-03 14:12:09 / Session:  00:00:50 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1484 MB (FLW-8100)
INFO: clock_opt is running in balanced flow mode.
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (132480 120320) (244960 220640)
Chip Core shape: (20000 20000) (357440 120320)
Outside Core shape: (244960 120320) (357440 220640)
Outside Core shape: (20000 120320) (132480 220640)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
TEST: runCore upFront-init
TEST: runCore upFront-end
INFO: run stage route_clock (init -> end)
TEST: runCore rteClkInit-init

----------------------------------------------------------------------------------------------------------
Information: Starting clock_opt / route_clock (FLW-8000)
Information: Time: 2025-06-03 14:12:09 / Session:  00:00:50 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1484 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------

Information: Starting clock_opt / route_clock / Clock Routing (FLW-8000)
Information: Time: 2025-06-03 14:12:09 / Session:  00:00:50 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1484 MB (FLW-8100)
Running clock routing step.
set_app_options -as_user_default -list {route.global.global_route_topology_style 1}
Warning: Ignoring -as_user_default option since application option <route.global.global_route_topology_style> is global scoped. (NDMUI-1004)
route.global.global_route_topology_style 1
route_group -all_clock_nets -reuse_existing_global_route true
[icc2-lic Tue Jun  3 14:12:09 2025] Command 'route_group' requires licenses
[icc2-lic Tue Jun  3 14:12:09 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Tue Jun  3 14:12:09 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Tue Jun  3 14:12:09 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Tue Jun  3 14:12:09 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Tue Jun  3 14:12:09 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Tue Jun  3 14:12:09 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Tue Jun  3 14:12:09 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Tue Jun  3 14:12:09 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Tue Jun  3 14:12:09 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Tue Jun  3 14:12:09 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Tue Jun  3 14:12:09 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Tue Jun  3 14:12:09 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Tue Jun  3 14:12:09 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Tue Jun  3 14:12:09 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Tue Jun  3 14:12:09 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Tue Jun  3 14:12:09 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Tue Jun  3 14:12:09 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Tue Jun  3 14:12:09 2025] Check-out of alternate set of keys directly with queueing was successful
Information: The net parasitics of block shifter are cleared. (TIM-123)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell 8bit_shifter is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell 8bit_shifter is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)

    Found 0 via ladders to verify.

VIA LADDER INFO: found 0 via ladder DRCs across 0 nets.
Updating the database ...

    Via ladders will be inserted on 0 of 0 ports with via ladder constraints.

Updating the database ...
[Arrange data for GR] Elapsed real time: 0:00:00 
[Arrange data for GR] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Arrange data for GR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Arrange data for GR] Total (MB): Used   22  Alloctr   23  Proc 5201 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   26  Alloctr   27  Proc 5201 
GR will route in ATREE-style.
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.timing_driven                                    :        false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,37.74um,24.06um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   31  Alloctr   31  Proc 5201 
Net statistics:
Total number of nets     = 124
Number of nets to route  = 3
4 nets are fully connected,
 of which 1 are detail routed and 3 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 0, Total Half Perimeter Wire Length (HPWL) 0 microns
HPWL   0 ~   50 microns: Net Count        0     Total HPWL            0 microns
HPWL  50 ~  100 microns: Net Count        0     Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   31  Alloctr   31  Proc 5201 
Number of partitions: 1 (1 x 1)
Size of partitions: 22 gCells x 14 gCells
Average gCell capacity  3.90     on layer (1)    M1
Average gCell capacity  8.09     on layer (2)    M2
Average gCell capacity  4.22     on layer (3)    M3
Average gCell capacity  4.07     on layer (4)    M4
Average gCell capacity  2.03     on layer (5)    M5
Average gCell capacity  1.56     on layer (6)    M6
Average gCell capacity  0.81     on layer (7)    M7
Average gCell capacity  0.72     on layer (8)    M8
Average gCell capacity  0.47     on layer (9)    M9
Average gCell capacity  0.18     on layer (10)   MRDL
Average number of tracks per gCell 11.36         on layer (1)    M1
Average number of tracks per gCell 11.32         on layer (2)    M2
Average number of tracks per gCell 5.79  on layer (3)    M3
Average number of tracks per gCell 5.73  on layer (4)    M4
Average number of tracks per gCell 3.00  on layer (5)    M5
Average number of tracks per gCell 2.91  on layer (6)    M6
Average number of tracks per gCell 1.57  on layer (7)    M7
Average number of tracks per gCell 1.50  on layer (8)    M8
Average number of tracks per gCell 0.79  on layer (9)    M9
Average number of tracks per gCell 0.41  on layer (10)   MRDL
Number of gCells = 3080
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   31  Alloctr   32  Proc 5201 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   31  Alloctr   32  Proc 5201 
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   31  Alloctr   32  Proc 5201 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   31  Alloctr   32  Proc 5201 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 22 gCells x 14 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Initial Routing] Total (MB): Used  207  Alloctr  208  Proc 5201 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 28.14
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 17.21
Initial. Layer M3 wire length = 10.92
Initial. Layer M4 wire length = 0.00
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 20
Initial. Via VIA12SQ_C count = 12
Initial. Via VIA23SQ_C count = 8
Initial. Via VIA34SQ_C count = 0
Initial. Via VIA45SQ_C count = 0
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Tue Jun  3 14:12:10 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 22 gCells x 14 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  207  Alloctr  208  Proc 5201 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 28.14
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 17.21
phase1. Layer M3 wire length = 10.92
phase1. Layer M4 wire length = 0.00
phase1. Layer M5 wire length = 0.00
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 20
phase1. Via VIA12SQ_C count = 12
phase1. Via VIA23SQ_C count = 8
phase1. Via VIA34SQ_C count = 0
phase1. Via VIA45SQ_C count = 0
phase1. Via VIA56SQ_C count = 0
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  177  Alloctr  177  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  207  Alloctr  208  Proc 5201 

Congestion utilization per direction:
Average vertical track utilization   =  0.64 %
Peak    vertical track utilization   = 15.38 %
Average horizontal track utilization =  0.31 %
Peak    horizontal track utilization = 12.50 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Global Routing] Total (MB): Used  207  Alloctr  207  Proc 5201 
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of dbOut] Total (MB): Used   58  Alloctr   59  Proc 5201 

Start track assignment

Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.track.*'
track.crosstalk_driven                                  :        false               
track.timing_driven                                     :        false               

Information: Using 1 threads for routing. (ZRT-444)
Information: RC layer preference is turned on for this design. (ZRT-613)

[Track Assign: TA init] Elapsed real time: 0:00:00 
[Track Assign: TA init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: TA init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: TA init] Total (MB): Used   22  Alloctr   23  Proc 5201 

Start initial assignment

Assign Horizontal partitions, iteration 0 
Routed partition 1/14       
Routed partition 2/14       
Routed partition 3/14       
Routed partition 4/14       
Routed partition 5/14       
Routed partition 6/14       
Routed partition 7/14       
Routed partition 8/14       
Routed partition 9/14       
Routed partition 10/14      
Routed partition 11/14      
Routed partition 12/14      
Routed partition 13/14      
Routed partition 14/14      

Assign Vertical partitions, iteration 0 
Routed partition 1/11       
Routed partition 2/11       
Routed partition 3/11       
Routed partition 4/11       
Routed partition 5/11       
Routed partition 6/11       
Routed partition 7/11       
Routed partition 8/11       
Routed partition 9/11       
Routed partition 10/11      
Routed partition 11/11      

Number of wires with overlap after iteration 0 = 6 of 27


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   22  Alloctr   23  Proc 5201 

Reroute to fix overlaps (iter = 1)

Assign Horizontal partitions, iteration 1 
Routed partition 1/14       
Routed partition 2/14       
Routed partition 3/14       
Routed partition 4/14       
Routed partition 5/14       
Routed partition 6/14       
Routed partition 7/14       
Routed partition 8/14       
Routed partition 9/14       
Routed partition 10/14      
Routed partition 11/14      
Routed partition 12/14      
Routed partition 13/14      
Routed partition 14/14      

Assign Vertical partitions, iteration 1 
Routed partition 1/11       
Routed partition 2/11       
Routed partition 3/11       
Routed partition 4/11       
Routed partition 5/11       
Routed partition 6/11       
Routed partition 7/11       
Routed partition 8/11       
Routed partition 9/11       
Routed partition 10/11      
Routed partition 11/11      

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   22  Alloctr   23  Proc 5201 

Number of wires with overlap after iteration 1 = 2 of 25


Wire length and via report:
---------------------------
Number of M1 wires: 1             : 0
Number of M2 wires: 17           VIA12SQ_C: 12
Number of M3 wires: 7            VIA23SQ_C: 12
Number of M4 wires: 0            VIA34SQ_C: 0
Number of M5 wires: 0            VIA45SQ_C: 0
Number of M6 wires: 0            VIA56SQ_C: 0
Number of M7 wires: 0            VIA67SQ_C: 0
Number of M8 wires: 0            VIA78SQ_C: 0
Number of M9 wires: 0            VIA89_C: 0
Number of MRDL wires: 0                  VIA9RDL: 0
Total number of wires: 25                vias: 24

Total M1 wire length: 0.1
Total M2 wire length: 19.7
Total M3 wire length: 11.2
Total M4 wire length: 0.0
Total M5 wire length: 0.0
Total M6 wire length: 0.0
Total M7 wire length: 0.0
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total MRDL wire length: 0.0
Total wire length: 31.0

Longest M1 wire length: 0.1
Longest M2 wire length: 4.2
Longest M3 wire length: 3.8
Longest M4 wire length: 0.0
Longest M5 wire length: 0.0
Longest M6 wire length: 0.0
Longest M7 wire length: 0.0
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0
Longest MRDL wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used   22  Alloctr   23  Proc 5201 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.timing_driven                                    :        false               

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   10  Alloctr   10  Proc    0 
[Dr init] Total (MB): Used   32  Alloctr   33  Proc 5201 
Total number of nets = 124, of which 0 are not extracted
Total number of open nets = 120, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed  4/6 Partitions, Violations =    0
Routed  5/6 Partitions, Violations =    0
Routed  6/6 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 0] Elapsed real time: 0:00:00 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Iter 0] Stage (MB): Used   89  Alloctr   89  Proc    0 
[Iter 0] Total (MB): Used  111  Alloctr  112  Proc 5201 

End DR iteration 0 with 6 parts

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:00 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR] Total (MB): Used   22  Alloctr   23  Proc 5201 
[DR: Done] Elapsed real time: 0:00:00 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   22  Alloctr   23  Proc 5201 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    31 micron
Total Number of Contacts =             24
Total Number of Wires =                25
Total Number of PtConns =              3
Total Number of Routed Wires =       25
Total Routed Wire Length =           31 micron
Total Number of Routed Contacts =       24
        Layer             M1 :          0 micron
        Layer             M2 :         20 micron
        Layer             M3 :         11 micron
        Layer             M4 :          0 micron
        Layer             M5 :          0 micron
        Layer             M6 :          0 micron
        Layer             M7 :          0 micron
        Layer             M8 :          0 micron
        Layer             M9 :          0 micron
        Layer           MRDL :          0 micron
        Via   VIA23SQ_C(rot) :         12
        Via        VIA12SQ_C :         12

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 24 vias)
 
    Layer VIA1       =  0.00% (0      / 12      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (12      vias)
    Layer VIA2       =  0.00% (0      / 12      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (12      vias)
 
  Total double via conversion rate    =  0.00% (0 / 24 vias)
 
    Layer VIA1       =  0.00% (0      / 12      vias)
    Layer VIA2       =  0.00% (0      / 12      vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 24 vias)
 
    Layer VIA1       =  0.00% (0      / 12      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (12      vias)
    Layer VIA2       =  0.00% (0      / 12      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (12      vias)
 

Total number of nets = 124
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Updating the database ...
set_app_options -as_user_default -list {route.global.global_route_topology_style 0}
Warning: Ignoring -as_user_default option since application option <route.global.global_route_topology_style> is global scoped. (NDMUI-1004)
route.global.global_route_topology_style 0
Information: Ending   clock_opt / route_clock / Clock Routing (FLW-8001)
Information: Time: 2025-06-03 14:12:10 / Session:  00:00:51 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1484 MB (FLW-8100)


Information: Ending   clock_opt / route_clock (FLW-8001)
Information: Time: 2025-06-03 14:12:10 / Session:  00:00:51 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1484 MB (FLW-8100)
TEST: runCore rteClkEnd-end
TEST: runCore final-init
TEST: runCore final-end
Information: Running auto PG connection. (NDM-099)
Information: Ending   'clock_opt -from route_clock -to route_clock' (FLW-8001)
Information: Time: 2025-06-03 14:12:10 / Session:  00:00:51 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1484 MB (FLW-8100)
1
icc2_shell> clock_opt
[icc2-lic Tue Jun  3 14:12:10 2025] Command 'clock_opt' requires licenses
[icc2-lic Tue Jun  3 14:12:10 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Tue Jun  3 14:12:10 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Tue Jun  3 14:12:10 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Tue Jun  3 14:12:10 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Tue Jun  3 14:12:10 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Tue Jun  3 14:12:10 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Tue Jun  3 14:12:10 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Tue Jun  3 14:12:10 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Tue Jun  3 14:12:10 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Tue Jun  3 14:12:10 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Tue Jun  3 14:12:10 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Tue Jun  3 14:12:10 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Tue Jun  3 14:12:10 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Tue Jun  3 14:12:10 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Tue Jun  3 14:12:10 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Tue Jun  3 14:12:10 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Tue Jun  3 14:12:10 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Tue Jun  3 14:12:10 2025] Check-out of alternate set of keys directly with queueing was successful
Information: Starting 'clock_opt' (FLW-8000)
Information: Time: 2025-06-03 14:12:10 / Session:  00:00:51 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1484 MB (FLW-8100)
INFO: clock_opt is running in balanced flow mode.
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
Information: The stitching and editing of coupling caps is turned OFF for design '8BIT_SHIFTER_LIB:8bit_shifter.design'. (TIM-125)
Information: Design 8bit_shifter has 124 nets, 0 global routed, 3 detail routed. (NEX-024)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (132480 120320) (244960 220640)
Chip Core shape: (20000 20000) (357440 120320)
Outside Core shape: (244960 120320) (357440 220640)
Outside Core shape: (20000 120320) (132480 220640)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
TEST: runCore upFront-init
TEST: runCore upFront-end
INFO: run stage build_clock (init -> end)
TEST: runCore bldClkInit-init


----------------------------------------------------------------------------------------------------------
Information: Starting clock_opt / build_clock (FLW-8000)
Information: Time: 2025-06-03 14:12:10 / Session:  00:00:51 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1484 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------

Information: Starting clock_opt / build_clock / Trial CTS (FLW-8000)
Information: Time: 2025-06-03 14:12:10 / Session:  00:00:51 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1484 MB (FLW-8100)
Running clock synthesis step.
Info: Enabling GR in trial CTO
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
************************************************************
* CTS STEP: Design Initialization for Trial Synthesis
************************************************************
Information: All clock objects will be converted from ideal to propagated clock during CTS. (CTS-105)
Information: CTS will work on the following scenarios. (CTS-101)
   func::nom    (Mode: func; Corner: nom)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00MOhm
   Capacitance : 1.00fF
   Power       : 1.00pW
   Length      : 1.00um
Information: Clock derating is enabled

CTS related app options set by user:
   cts.common.copy_balance_points_to_missing_modes = true
   cts.compile.enable_global_route = false
   cts.compile.enable_local_skew = true
   cts.optimize.enable_global_route = true
   cts.optimize.enable_local_skew = true

Buffer/Inverter reference list for clock tree synthesis:
   saed32rvt_c/DELLN1X2_RVT
   saed32rvt_c/DELLN2X2_RVT
   saed32rvt_c/DELLN3X2_RVT
   saed32rvt_c/NBUFFX16_RVT
   saed32rvt_c/NBUFFX2_RVT
   saed32rvt_c/NBUFFX32_RVT
   saed32rvt_c/NBUFFX4_RVT
   saed32rvt_c/NBUFFX8_RVT
   saed32rvt_c/IBUFFX16_RVT
   saed32rvt_c/IBUFFX2_RVT
   saed32rvt_c/IBUFFX32_RVT
   saed32rvt_c/IBUFFX4_RVT
   saed32rvt_c/IBUFFX8_RVT
   saed32rvt_c/INVX0_RVT
   saed32rvt_c/INVX16_RVT
   saed32rvt_c/INVX1_RVT
   saed32rvt_c/INVX2_RVT
   saed32rvt_c/INVX32_RVT
   saed32rvt_c/INVX4_RVT
   saed32rvt_c/INVX8_RVT

ICG reference list:
   saed32rvt_c/CGLNPRX2_RVT
   saed32rvt_c/CGLNPRX8_RVT
   saed32rvt_c/CGLNPSX16_RVT
   saed32rvt_c/CGLNPSX2_RVT
   saed32rvt_c/CGLNPSX4_RVT
   saed32rvt_c/CGLNPSX8_RVT
   saed32rvt_c/CGLPPRX2_RVT
   saed32rvt_c/CGLPPRX8_RVT
   saed32rvt_c/CGLPPSX16_RVT
   saed32rvt_c/CGLPPSX2_RVT
   saed32rvt_c/CGLPPSX4_RVT
   saed32rvt_c/CGLPPSX8_RVT

Information: 'nom' is identified as primary corner for initial clock tree building. (CTS-103)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (132480 120320) (244960 220640)
Chip Core shape: (20000 20000) (357440 120320)
Outside Core shape: (244960 120320) (357440 220640)
Outside Core shape: (20000 120320) (132480 220640)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Warning: No clock routing rule is specified. (CTS-038)

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Information: The run time for design initialization is 0 hr : 0 min : 0.04 sec, cpu time is 0 hr : 0 min : 0.04 sec. (CTS-104)
************************************************************
* CTS STEP: Existing Clock Tree Removal
************************************************************

A total of 2 buffer(s) and 0 inverter(s) have been removed.
Information: The run time for existing clock tree removal is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: Clock Tree Initialization
************************************************************
Drc Mode Option: auto
Information: Initializing classic cellmap without advanced rules enabled and with PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 13 total shapes.
Layer M2: cached 0 shapes out of 0 total shapes.
Cached 120 vias out of 458 total vias.
Total 0.0135 seconds to build cellmap data
INFO: creating 3(r) x 5(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (8bit_shifter): 15
INFO: creating 3(r) x 5(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (8bit_shifter): 15
Total 0.0021 seconds to load 106 cell instances into cellmap
Moveable cells: 106; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 1.5458, cell height 1.6720, cell area 2.5846 for total 106 placed and application fixed cells
Information: Legalizer's PDC rule check is enabled
Information: Legalizer's advanced rule check is enabled

Start Auto-Exception Derivations...
 No internal pin was found.
 No conflict pin was found.
 No macro pin was found for clock balance point settings.
 No macro pin was found for disabling self arcs.
Info: 8 sinks and boundary insts are collected
Information: The run time for clock tree initialization is 0 hr : 0 min : 0.02 sec, cpu time is 0 hr : 0 min : 0.02 sec. (CTS-104)
Setting target skew for clock: Clock (mode func corner nom) as 0.660000
Drc Mode Option: auto
Corner Scaling is off, multiplier is 1.000000
Automatic Zbuf-CTS Mode: total_powerInformation: Running Max-CTS
Enable multi-thread Tasks, number of thread is 1
Info: run cts with the following settings: _runCts 1 _runCto 1 _runSnapClockSinks 1
Information: The stitching and editing of coupling caps is turned OFF for design '8BIT_SHIFTER_LIB:8bit_shifter.design'. (TIM-125)
Information: The RC mode used is CTO for design 'shifter'. (NEX-022)
Information: Design Average RC for design 8bit_shifter  (NEX-011)
Information: r = 1.788107 ohm/um, via_r = 0.462228 ohm/cut, c = 0.071371 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.669333 ohm/um, via_r = 0.582684 ohm/cut, c = 0.080397 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 120, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 1, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
* CTS STEP: Clock Cell Relocation
************************************************************
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
A total of 0 clock cells have been relocated
Information: The run time for clock cell relocation is 0 hr : 0 min : 0.20 sec, cpu time is 0 hr : 0 min : 0.19 sec. (CTS-104)
Information: The run time for netlink placement is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: Gate-By-Gate Clock Tree Synthesis
************************************************************
Design rule constraints:
     max fanout  = 1000000
Computing criticality for all echelons
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Num of echelons 1
  Level 0 Num Nodes: 1
Processing Echelon 1
Processing parameter set (max_tran 0.150000 max_cap 0.600000)
Information: timingScenario CTS_DRC_OFF_SCEN0 timingCorner nom.  Using corner nom for worst leakage corner. Using corner nom for worst dynamic corner. (OPT-078)
Information: Using default layer M4 (OPT-079)
Information: Nominal = 0.0285335  Design MT = 0.142500  Target = 0.1135733  MaxRC = 0.078362 Fast Target = 0.037050 (OPT-081)
Using layer M4 for buffering distances
Information: skinny blockage scope is upto 1007.8333 * 0.10 =  100.7833 user length units.
bmap: stepx = stepy = 83600
creating bmap
DB units per micron : 10000
Core Area = 5 X 3 ()
   10% ...Number of Drivers Sized: 0 [0.00%]

-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 1 clock tree synthesis
 Driving pin = Clock
 Clocks: 
     Clock (func)
 Design rule constraints:
     max transition = 0.150000
     max capacitance = 600.000000
 Number of Sinks = 8
 Number of Gates = 0
 Number of Loads = 8
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver Clock
 Phase delay: (max r/f: 0.000191/nan  min r/f: 0.000191/nan) : Clock
Information: The run time for gate-by-gate clock tree synthesis is 0 hr : 0 min : 0.29 sec, cpu time is 0 hr : 0 min : 0.29 sec. (CTS-104)
************************************************************
* CTS STEP: Latency Bottleneck Analysis
************************************************************
The longest paths are reported for the primary corner.

Information: Latency Bottleneck Path for clock 'Clock' and skew group 'default' in mode 'func' for clock root 'Clock': (CTS-141)
(1) Clock [Location: (21.61, 0.14)] [Pre-CTS Fanout: 8] [Phase Delay: (Rise: 0.000191, Fall: nan)]
 (2) Data_Out_reg[6]/CLK [Location: (32.13, 8.86)] [SINK PIN]

Information: The run time for Latency Bottleneck Analysis is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: DRC Fixing Beyond Exceptions
************************************************************
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Design rule constraints:
     max fanout  = 1000000
Num of echelons 0
Information: The run time for DRC fixing beyond exceptions is 0 hr : 0 min : 0.18 sec, cpu time is 0 hr : 0 min : 0.18 sec. (CTS-104)
There are 0 buffers and 0 inverters added (total area 0.00) by Clock Tree Synthesis.
Information: 0 out of 0 clock cells have been moved due to NDR or via ladder related legalization rules.
Info: Clock cell and register co-legalization is disabled since advanced legalizer is disabled.
==============================Displacement Report for clock sink==============================
Clock sink moved: 0 out of 8, orientation changed without moving: 0
Clock sink displacement max = 0.000000 um, average = 0.000000 um
Clock sink with large displacement: 0 (Threshold: 5.016000 um)
==============================================================================================
Information: The run time for snapping registers is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell 8bit_shifter is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell 8bit_shifter is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
CTO: setting route_reuse..
************************************************************
* CTS STEP: Clock Net Global Routing
************************************************************
Performing initial clock net global routing ...
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Information: The net parasitics of block shifter are cleared. (TIM-123)
Total number of global routed clock nets: 1
Information: The run time for clock net global routing is 0 hr : 0 min : 0.19 sec, cpu time is 0 hr : 0 min : 0.19 sec. (CTS-104)
Information: The stitching and editing of coupling caps is turned OFF for design '8BIT_SHIFTER_LIB:8bit_shifter.design'. (TIM-125)
Information: Design 8bit_shifter has 122 nets, 1 global routed, 0 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'shifter'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 120, routed nets = 1, across physical hierarchy nets = 0, parasitics cached nets = 1, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
CTSSC route status detected: clock (VR 0, GR 15, DR 0), data (VR 119, GR 0, DR 0); stage = auto, isPostRoute = FALSE
Information: 'nom' is identified as primary corner for initial clock tree building. (CTS-103)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell 8bit_shifter is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell 8bit_shifter is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
GR Routing Service: Started IMRD 
GR Routing Service: ndmAttrDef 'usr_tmng_crit' created with default value 0 
GR Routing Service: ndmAttrDef 'rted_by_minDly' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkConn' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkPort' created with default value 0 
Loading timing information to the router ...
Design  Scenario func::nom (Mode func Corner nom)
Timing information loaded to the router.
GR Routing Service: Setting costIdx to 3 
GR Routing Service: rebuildCongmap: itr = 3 
Number of partitions: 1 (1 x 1)
Size of partitions: 22 gCells x 14 gCells
Average gCell capacity  3.95     on layer (1)    M1
Average gCell capacity  8.09     on layer (2)    M2
Average gCell capacity  4.22     on layer (3)    M3
Average gCell capacity  4.07     on layer (4)    M4
Average gCell capacity  2.03     on layer (5)    M5
Average gCell capacity  1.56     on layer (6)    M6
Average gCell capacity  0.81     on layer (7)    M7
Average gCell capacity  0.72     on layer (8)    M8
Average gCell capacity  0.47     on layer (9)    M9
Average gCell capacity  0.18     on layer (10)   MRDL
Average number of tracks per gCell 11.36         on layer (1)    M1
Average number of tracks per gCell 11.32         on layer (2)    M2
Average number of tracks per gCell 5.79  on layer (3)    M3
Average number of tracks per gCell 5.73  on layer (4)    M4
Average number of tracks per gCell 3.00  on layer (5)    M5
Average number of tracks per gCell 2.91  on layer (6)    M6
Average number of tracks per gCell 1.57  on layer (7)    M7
Average number of tracks per gCell 1.50  on layer (8)    M8
Average number of tracks per gCell 0.79  on layer (9)    M9
Average number of tracks per gCell 0.41  on layer (10)   MRDL
Number of gCells = 3080
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Created 1 thread routing service with costIdx = 3. (tbbMode 0)
GR Routing Service: Setting costIdx to 1 
rtapi Thread-server 0: startup 

************************************************************
* CTS STEP: Initial DRC fixing
************************************************************

[cto] Starting InitDrc.1
start cto; name: 8bit_shifter; type: design; name: 8bit_shifter; type: design; name: 8bit_shifter; type: design; name: 8bit_shifter; type: design; tot_drc_vio: 1; buf_ct: 0; buf_area: 0.000000; cell_area: 0.000000
start cto; name: func:Clock; type: clock; name: func:Clock; type: clock; name: func:Clock; type: clock; name: func:Clock; type: clock; latency: 0.000172; gskew: 0.000134; tot_drc_vio: 1; wtran: 0.349998; wcap: 0.000000; buf_ct: 0; buf_area: 0.000000; cell_area: 0.000000
-------------------------------------------------------------
Optimizing clock tree DRC
clock: Clock mode: func root: Clock
Clock QoR Before DRC Optimization:
Clock: Clock, Mode: func, Root: Clock
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.0001; ID = 0.0002; NetsWithDRC = 1; Worst Tran/Cap cost = 0.3500/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 26.3470; Clock = Clock; Mode = func; Corner = nom; ClockRoot = Clock. (CTS-037)

Begin Pre-Opt Drc Fixing
Starting multithread based drc fixing Pre opt drc fixing
Iteration 1 (effort: high)
Iteration 2 (effort: high)

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          1
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          1
        # Subgraph evaluation success rate in percent =     1.0000
        # Sg2Main acceptance ratio in percent      =     1.0000
        # NumCTCells changed               =          1

        # Accepted      buffering moves =        1

        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     0.9975
        # Commit CPU time                 = 00h:00m:00s
        # Commit elapsed time             = 00h:00m:00s
        # Commit speed up                 =     0.9977
        # Generator CPU time              = 00h:00m:00s
        # Generator elapsed time          = 00h:00m:00s
        # Generator speed up              =     0.9949
        # Sg CPU time                     = 00h:00m:00s
        # Sg elapsed time                 = 00h:00m:00s
        # Sg speed up                     =     0.9973
        # The rest of flow speed up       =     0.9975

-------------------------------------------------

Pre-Opt drc fixing cpu time 00:00:00.16u 00:00:00.00s 00:00:00.17e: 
Clock QoR After Pre-Opt Drc Fixing:
Clock: Clock, Mode: func, Root: Clock
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.0000; ID = 0.0330; NetsWithDRC = 1; Worst Tran/Cap cost = 0.3500/0.0000; ClockBufCount = 1; ClockBufArea = 6.0995; ClockCellArea = 6.0995; ClockWireLen = 35.3160; Clock = Clock; Mode = func; Corner = nom; ClockRoot = Clock. (CTS-037)
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.17 sec, cpu time is 0 hr : 0 min : 0.16 sec.
Information: The run time for Initial DRC fixing is 0 hr : 0 min : 0.17 sec, cpu time is 0 hr : 0 min : 0.16 sec. (CTS-104)
[cto] Finished InitDrc.1: PASS

************************************************************
* CTS STEP: Path-based global latency and skew optimization
************************************************************

[cto] Starting GLS.1
Select the tightest corner nom on transition constraint
Selecting clock Clock mode func corner:  nom    
-------------------------------------------------------------
Optimizing clock tree global latency and skew
clock: Clock mode: func root: Clock
Clock QoR Before Global latency and skew opt:
Clock: Clock, Mode: func, Root: Clock
Information: CTS QoR Pre Optimization: GlobalSkew = 0.0000; ID = 0.0330; NetsWithDRC = 1; Worst Tran/Cap cost = 0.3500/0.0000; ClockBufCount = 1; ClockBufArea = 6.0995; ClockCellArea = 6.0995; ClockWireLen = 35.3160; Clock = Clock; Mode = func; Corner = nom; ClockRoot = Clock. (CTS-037)

Begin Global Latency and Skew Optimization
Starting multithread based global latency and skew optimization

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     1.0000

-------------------------------------------------


    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     0.9971

-------------------------------------------------

Global latency and skew opt cpu time 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Clock QoR After Global latency and skew opt:
Clock: Clock, Mode: func, Root: Clock
Information: CTS QoR Post Network Flow Optimization: GlobalSkew = 0.0000; ID = 0.0330; NetsWithDRC = 1; Worst Tran/Cap cost = 0.3500/0.0000; ClockBufCount = 1; ClockBufArea = 6.0995; ClockCellArea = 6.0995; ClockWireLen = 35.3160; Clock = Clock; Mode = func; Corner = nom; ClockRoot = Clock. (CTS-037)
Longest path:
  (0) 0.0001            0.0000          ctosc_drc_inst_340/A
  (1) 0.0329            0.0328          ctosc_drc_inst_340/Y
  (2) 0.0330            0.0001          Data_Out_reg[4]/CLK
Shortest path:
  (0) 0.0001            0.0000          ctosc_drc_inst_340/A
  (1) 0.0329            0.0328          ctosc_drc_inst_340/Y
  (2) 0.0329            0.0000          Data_Out_reg[7]/CLK
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec.
Information: The run time for Path-based global latency and skew optimization is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
[cto] Finished GLS.1: PASS

************************************************************
* CTS STEP: Area recovery
************************************************************

[cto] Starting AR.1
Select the tightest corner nom on transition constraint
Selecting clock Clock mode func corner:  nom    
-------------------------------------------------------------
Optimizing clock tree area
clock: Clock mode: func root: Clock
Starting multithread based area recovery and subtree balancing
Iteration 2 (effort: low)

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          4
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          3
        # Failed main graph committ          =          0
        # Successful main graph commit      =          1
        # Subgraph evaluation success rate in percent =     0.2500
        # Sg2Main acceptance ratio in percent      =     1.0000
        # NumCTCells changed               =          0

        # Accepted         sizing moves =        1

        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     0.9976
        # Commit CPU time                 = 00h:00m:00s
        # Commit elapsed time             = 00h:00m:00s
        # Commit speed up                 =     0.9960
        # Generator CPU time              = 00h:00m:00s
        # Generator elapsed time          = 00h:00m:00s
        # Generator speed up              =     0.9976
        # Sg CPU time                     = 00h:00m:00s
        # Sg elapsed time                 = 00h:00m:00s
        # Sg speed up                     =     0.9975
        # The rest of flow speed up       =     0.9978

-------------------------------------------------

Clock QoR After Area Recovery and Subtree Balancing:
Clock: Clock, Mode: func, Root: Clock
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.0000; ID = 0.0306; NetsWithDRC = 1; Worst Tran/Cap cost = 0.3500/0.0000; ClockBufCount = 1; ClockBufArea = 3.8122; ClockCellArea = 3.8122; ClockWireLen = 35.3160; Clock = Clock; Mode = func; Corner = nom; ClockRoot = Clock. (CTS-037)
Area recovery and subtree balancing cpu time 00:00:00.04u 00:00:00.00s 00:00:00.04e: 
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.05 sec, cpu time is 0 hr : 0 min : 0.05 sec.
Information: The run time for Area recovery is 0 hr : 0 min : 0.05 sec, cpu time is 0 hr : 0 min : 0.05 sec. (CTS-104)
[cto] Finished AR.1: PASS

************************************************************
* CTS STEP: Final DRC fixing
************************************************************

[cto] Starting PostDrc.1
-------------------------------------------------------------
Optimizing clock tree DRC
clock: Clock mode: func root: Clock
Clock QoR Before DRC Optimization:
Clock: Clock, Mode: func, Root: Clock
Information: CTS QoR Pre Final DRC Fixing: GlobalSkew = 0.0000; ID = 0.0306; NetsWithDRC = 1; Worst Tran/Cap cost = 0.3500/0.0000; ClockBufCount = 1; ClockBufArea = 3.8122; ClockCellArea = 3.8122; ClockWireLen = 35.3160; Clock = Clock; Mode = func; Corner = nom; ClockRoot = Clock. (CTS-037)

Begin Post-Opt Drc Fixing
Starting multithread based drc fixing Post opt drc fixing

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0

        # Accepted      buffering moves =        2

        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     0.9973
        # Commit CPU time                 = 00h:00m:00s
        # Commit elapsed time             = 00h:00m:00s
        # Commit speed up                 =     0.9978
        # Generator CPU time              = 00h:00m:00s
        # Generator elapsed time          = 00h:00m:00s
        # Generator speed up              =     0.9820
        # Sg CPU time                     = 00h:00m:00s
        # Sg elapsed time                 = 00h:00m:00s
        # Sg speed up                     =     0.9971
        # The rest of flow speed up       =     0.9971

-------------------------------------------------

Post-Opt drc fixing cpu time 00:00:00.01u 00:00:00.00s 00:00:00.01e: 
Clock QoR After Post-Opt Drc Fixing:
Clock: Clock, Mode: func, Root: Clock
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0000; ID = 0.0306; NetsWithDRC = 1; Worst Tran/Cap cost = 0.3500/0.0000; ClockBufCount = 1; ClockBufArea = 3.8122; ClockCellArea = 3.8122; ClockWireLen = 35.3160; Clock = Clock; Mode = func; Corner = nom; ClockRoot = Clock. (CTS-037)
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.01 sec.
Information: The run time for Final DRC fixing is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.01 sec. (CTS-104)
[cto] Finished PostDrc.1: PASS
[cto] Starting CtoAppOptionReset.1
[cto] Finished CtoAppOptionReset.1: PASS

************************************************************
* CTS STEP: Local skew optimization
************************************************************

[cto] Starting SolverBasedCto.1
Information: The stitching and editing of coupling caps is turned OFF for design '8BIT_SHIFTER_LIB:8bit_shifter.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 121, routed nets = 2, across physical hierarchy nets = 0, parasitics cached nets = 2, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Mode:func             Latency(early)   Latency(late)
Clock        Updated   rise    fall    rise    fall   Corner
------------------------------------------------------------
Clock        Yes     0.0292  0.0292  0.0306  0.0306   nom

Information: The stitching and editing of coupling caps is turned OFF for design '8BIT_SHIFTER_LIB:8bit_shifter.design'. (TIM-125)
Information: Design Average RC for design 8bit_shifter  (NEX-011)
Information: r = 1.788177 ohm/um, via_r = 0.462319 ohm/cut, c = 0.071228 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.669333 ohm/um, via_r = 0.582684 ohm/cut, c = 0.080085 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 121, routed nets = 2, across physical hierarchy nets = 0, parasitics cached nets = 121, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Clock: Clock, Mode: func, Root: Clock
Information: CTS QoR Pre Local Skew Optimization: GlobalSkew = nan; ID = nan; NetsWithDRC = 1; Worst Tran/Cap cost = 0.3500/0.0000; ClockBufCount = 1; ClockBufArea = 3.8122; ClockCellArea = 3.8122; ClockWireLen = 35.3160; Clock = Clock; Mode = func; Corner = nom; ClockRoot = Clock. (CTS-037)
CCD MOO settings for (cto1, last_qor_strategy): 4 engines
    Engine R2R_TNS has 7 objectives, 3 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 1
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.090000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 20, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 0
            R2R_WNS: priority 50, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_WNS: priority 60, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 99, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_REMOVAL_CLOCK_TIMING, REPARENTING_CLOCK_TIMING, 
    Engine HOLD_TNS has 8 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            HOLD_TNS: priority 10, weight 2.000000, degradationPercentAllowed 0.010000, step back 0.090000, isTargeted 1, isMaximize 1
            R2R_TNS: priority 20, weight 2.000000, degradationPercentAllowed 0.025000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.004000, step back 0.050000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 40, weight 5.000000, degradationPercentAllowed 0.005000, step back 0.100000, isTargeted 1, isMaximize 0
            R2R_WNS: priority 50, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_WNS: priority 60, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine R2R_TNS has 8 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 1, drcMargin = 0.000000, commitOneByOne = 0
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.090000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 20, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 40, weight 5.000000, degradationPercentAllowed 0.005000, step back 0.100000, isTargeted 1, isMaximize 0
            R2R_WNS: priority 50, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_WNS: priority 60, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
          Objectives for trial seed generation: 
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.070000, isTargeted 1, isMaximize 1
            NONE_BUFFER_COUNT: priority 20, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.050000, isTargeted 1, isMaximize 0
            NONE_TOTAL_OFFSET: priority 30, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 1, isMaximize 1
            R2R_WNS: priority 40, weight 5.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 0, isMaximize 1
            HOLD_TNS: priority 50, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.030000, isTargeted 0, isMaximize 1
            HOLD_WNS: priority 60, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.030000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine NONE_POWER has 8 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 1, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 100.000000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            NONE_POWER: priority 10, weight 20.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 20, weight 10.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 0
            R2R_TNS: priority 30, weight 2.000000, degradationPercentAllowed 0.050000, step back 0.100000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 40, weight 1.000000, degradationPercentAllowed 0.000000, step back 0.050000, isTargeted 1, isMaximize 1
            R2R_WNS: priority 50, weight 1.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_WNS: priority 60, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_POWER, BUFFER_REMOVAL_CLOCK_POWER, 
DBG: ccdInfra::ccdInfra
Drc Mode Option: auto
CCD blasted path groups
DBG: ccdInfra::initAppOptions
DBG: ccdInfra::initCtsFixedBalancePins

CCD-Info: App options set by user
   clock_opt.flow.enable_ccd = true
CCD: using 1 threads
CTSSC route status detected: clock (VR 0, GR 21, DR 0), data (VR 119, GR 0, DR 0); stage = auto, isPostRoute = FALSE
Information: Activity propagation will be performed for scenario func::nom.
Information: Doing activity propagation for mode 'func' and corner 'nom' with effort level 'low'. (POW-024)
Information: Timer-derived activity data is cached on scenario func::nom (POW-052)
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 4 ****
Total power = 0.572646, Leakage = 0.532215, Internal = 0.037298, Switching = 0.003133
Information: 'nom' is identified as primary corner for initial clock tree building. (CTS-103)

CCD: Initial QOR:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 3.324364, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = nan, TNHS = 0.000000, NHVP = 0

    Scenario func::nom  WNS = 3.324364, TNS = 0.000000, NVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 3.324, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = nan, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=nan, tns=0.000000, nvp=0)
 All scenarios used by CCD
    scenario 0: func::nom , isDynamicPower, isLeakagePower, isMaxTran, isMaxCap
          mode: func, id = 1
          corner: nom, id = 1
          isSetup: wns = 3.324364, unweighted tns = 0.000000
          isHold: wns = nan, unweighted tns = 0.000000

Enable clock slack update

    Optimization Summary                

-------------------------------------------------

  # Seeds generated                              0
  # Valid linear regressions                     0
  # Seeds with valid budget                      0
  # Seeds with accepted implementation           0
  # NumCTCells changed                           0


  # Total CPU time                               00h:00m:00s
  # Total elapsed time                           00h:00m:00s
  # Flow total speed up                          0.997936
  # Init lazy tns CPU time                       00h:00m:00s
  # Init lazy tns elapsed time                   00h:00m:00s
  # Init lazy tns speed up                       0.997604
  # Seed generation CPU time                     00h:00m:00s
  # Seed generation elapsed time                 00h:00m:00s
  # Seed generation speed up                     1.000000

-------------------------------------------------


CCD: After FMAX optimization:cto1_HOLD_TNS1
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 3.324364, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = nan, TNHS = 0.000000, NHVP = 0

    Scenario func::nom  WNS = 3.324364, TNS = 0.000000, NVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 3.324, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = nan, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=nan, tns=0.000000, nvp=0)

    Optimization Summary                

-------------------------------------------------

  # Seeds generated                              0
  # Valid linear regressions                     0
  # Seeds with valid budget                      0
  # Seeds with accepted implementation           0
  # NumCTCells changed                           0


  # Total CPU time                               00h:00m:00s
  # Total elapsed time                           00h:00m:00s
  # Flow total speed up                          0.997459
  # Init lazy tns CPU time                       00h:00m:00s
  # Init lazy tns elapsed time                   00h:00m:00s
  # Init lazy tns speed up                       0.997770
  # Seed generation CPU time                     00h:00m:00s
  # Seed generation elapsed time                 00h:00m:00s
  # Seed generation speed up                     0.996396

-------------------------------------------------


CCD: After FMAX optimization:cto1_NONE_POWER3
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 3.324364, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = nan, TNHS = 0.000000, NHVP = 0

    Scenario func::nom  WNS = 3.324364, TNS = 0.000000, NVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 3.324, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = nan, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=nan, tns=0.000000, nvp=0)
Mark clock trees...
Marking clock synthesized attributes

Marking spacing rules

Clock cell spacing rule list:
   No clock cell spacing rule is found.
CCD unblasted path groups
Clock: Clock, Mode: func, Root: Clock
Information: CTS QoR Post Local Skew Optimization: GlobalSkew = nan; ID = nan; NetsWithDRC = 1; Worst Tran/Cap cost = 0.3500/0.0000; ClockBufCount = 1; ClockBufArea = 3.8122; ClockCellArea = 3.8122; ClockWireLen = 35.3160; Clock = Clock; Mode = func; Corner = nom; ClockRoot = Clock. (CTS-037)
Information: The run time for Local skew optimization is 0 hr : 0 min : 0.12 sec, cpu time is 0 hr : 0 min : 0.12 sec. (CTS-104)
[cto] Finished SolverBasedCto.1: PASS
rtapi Thread-server 0: shutdown 

No. startProblems      =     7 

No. doRoutes           =    26 
No. doUnroutes         =    16 
No. redoRoutes         =     2 
No. redoUnroutes       =     1 
No. undoRoutes         =    26 
No. undoUnroutes       =    16 
No. commitRoutes       =     2 
No. commitUnroutes     =     1 
No. uncommitRoutes     =     0 
No. uncommitUnroutes   =     0 
No. doRoute fails      =     0 
No. doUnroute fails    =     0 

No. viaLadderQueries   =     0 
No. doDelVias          =     0 
No. doAddVias          =     0 
No. redoDelVias        =     0 
No. redoAddVias        =     0 
No. undoDelVias        =     0 
No. undoAddVias        =     0 
No. commitChangeVias   =     0 
No. uncommitChangeVias =     0 
No. doDelVias fails    =     0 
No. doAddVias fails    =     0 

Updating congestion ...
Updating congestion ...
GR Routing Service: Wrote GR congmap to NDM 
Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
[icc2-lic Tue Jun  3 14:12:12 2025] Command 'route_group' requires licenses
[icc2-lic Tue Jun  3 14:12:12 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Tue Jun  3 14:12:12 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Tue Jun  3 14:12:12 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Tue Jun  3 14:12:12 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Tue Jun  3 14:12:12 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Tue Jun  3 14:12:12 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Tue Jun  3 14:12:12 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Tue Jun  3 14:12:12 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Tue Jun  3 14:12:12 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Tue Jun  3 14:12:12 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Tue Jun  3 14:12:12 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Tue Jun  3 14:12:12 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Tue Jun  3 14:12:12 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Tue Jun  3 14:12:12 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Tue Jun  3 14:12:12 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Tue Jun  3 14:12:12 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Tue Jun  3 14:12:12 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Tue Jun  3 14:12:12 2025] Check-out of alternate set of keys directly with queueing was successful
Information: The net parasitics of block shifter are cleared. (TIM-123)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell 8bit_shifter is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell 8bit_shifter is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   26  Alloctr   27  Proc 5201 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.timing_driven                                    :        false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,37.74um,24.06um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   31  Alloctr   31  Proc 5201 
Net statistics:
Total number of nets     = 123
Number of nets to route  = 2
1 nets are partially connected,
 of which 0 are detail routed and 1 are global routed.
2 nets are fully connected,
 of which 1 are detail routed and 1 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 1, Total Half Perimeter Wire Length (HPWL) 17 microns
HPWL   0 ~   50 microns: Net Count        1     Total HPWL           17 microns
HPWL  50 ~  100 microns: Net Count        0     Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   31  Alloctr   31  Proc 5201 
Number of partitions: 1 (1 x 1)
Size of partitions: 22 gCells x 14 gCells
Average gCell capacity  3.94     on layer (1)    M1
Average gCell capacity  8.09     on layer (2)    M2
Average gCell capacity  4.22     on layer (3)    M3
Average gCell capacity  4.07     on layer (4)    M4
Average gCell capacity  2.03     on layer (5)    M5
Average gCell capacity  1.56     on layer (6)    M6
Average gCell capacity  0.81     on layer (7)    M7
Average gCell capacity  0.72     on layer (8)    M8
Average gCell capacity  0.47     on layer (9)    M9
Average gCell capacity  0.18     on layer (10)   MRDL
Average number of tracks per gCell 11.36         on layer (1)    M1
Average number of tracks per gCell 11.32         on layer (2)    M2
Average number of tracks per gCell 5.79  on layer (3)    M3
Average number of tracks per gCell 5.73  on layer (4)    M4
Average number of tracks per gCell 3.00  on layer (5)    M5
Average number of tracks per gCell 2.91  on layer (6)    M6
Average number of tracks per gCell 1.57  on layer (7)    M7
Average number of tracks per gCell 1.50  on layer (8)    M8
Average number of tracks per gCell 0.79  on layer (9)    M9
Average number of tracks per gCell 0.41  on layer (10)   MRDL
Number of gCells = 3080
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   31  Alloctr   32  Proc 5201 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   31  Alloctr   32  Proc 5201 
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   31  Alloctr   32  Proc 5201 
Number of partitions: 1 (1 x 1)
Size of partitions: 22 gCells x 14 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used   68  Alloctr   68  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   99  Alloctr  100  Proc 5201 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 22 gCells x 14 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used   99  Alloctr  100  Proc 5201 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 32.36
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 18.12
Initial. Layer M3 wire length = 14.24
Initial. Layer M4 wire length = 0.00
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 20
Initial. Via VIA12SQ_C count = 10
Initial. Via VIA23SQ_C count = 10
Initial. Via VIA34SQ_C count = 0
Initial. Via VIA45SQ_C count = 0
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   69  Alloctr   69  Proc    0 
[End of Whole Chip Routing] Total (MB): Used   99  Alloctr  100  Proc 5201 

Congestion utilization per direction:
Average vertical track utilization   =  0.55 %
Peak    vertical track utilization   = 15.38 %
Average horizontal track utilization =  0.42 %
Peak    horizontal track utilization = 12.50 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   68  Alloctr   68  Proc    0 
[End of Global Routing] Total (MB): Used   99  Alloctr  100  Proc 5201 
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of dbOut] Total (MB): Used   58  Alloctr   59  Proc 5201 
Skip track assign
Skip detail route
Updating the database ...
There are 1 buffers added and 0 inverters added by Clock Tree Optimization.
************************************************************
* CTS STEP: Postlude
************************************************************
Info: 8 sinks and boundary insts are set as application_fixed
Information: The run time for postlude is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: Summary report
************************************************************
There are 2 flat clock tree nets.
There are 1 non-sink instances (total area 3.81) on clock trees including 0 instances dont_touch.
Clock tree synthesize and optimization added 1 buffers and 0 inverters (total area 3.81).
 Compilation of clock trees finished successfully
 Run time for cts 00:00:01.63u 00:00:00.02s 00:00:01.89e: 

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.

No clock balance group was found, so skip the balance
Info: restoring CTS-GR option to: 0
Info: clearinf CTO-GR option
Information: Ending   clock_opt / build_clock / Trial CTS (FLW-8001)
Information: Time: 2025-06-03 14:12:12 / Session:  00:00:53 / Command:  00:00:02 / CPU:  00:00:01 / Memory: 1484 MB (FLW-8100)

Information: The stitching and editing of coupling caps is turned OFF for design '8BIT_SHIFTER_LIB:8bit_shifter.design'. (TIM-125)
Information: Design 8bit_shifter has 123 nets, 2 global routed, 0 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'shifter'. (NEX-022)
Information: Design Average RC for design 8bit_shifter  (NEX-011)
Information: r = 1.788142 ohm/um, via_r = 0.462273 ohm/cut, c = 0.071229 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.669333 ohm/um, via_r = 0.582684 ohm/cut, c = 0.080092 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 121, routed nets = 2, across physical hierarchy nets = 0, parasitics cached nets = 121, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Clock-opt command begin                   CPU:    31 s (  0.01 hr )  ELAPSE:    53 s (  0.01 hr )  MEM-PEAK:  1483 MB
Info: update em.

Clock-opt timing update complete          CPU:    31 s (  0.01 hr )  ELAPSE:    53 s (  0.01 hr )  MEM-PEAK:  1483 MB
INFO: Propagating Switching Activities
Information: Activity propagation will be performed for scenario func::nom.
Information: Doing activity propagation for mode 'func' and corner 'nom' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func::nom (POW-052)
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 6 ****
INFO: Switching Activity propagation took     0.00005 sec
INFO: Propagating Switching Activity for all power flows 

Clock-opt initial QoR
_____________________
Scenario Mapping Table
1: func::nom

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: Clock

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0       13     1.9499        0  532349600
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0       13     1.9499        0  532349600       277.78        107          1          5
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt initial QoR Summary    0.0000     0.0000   0.0000      0   0.0000     0.0000      0       13        0  532349600       277.78        107
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 1 threads
Clock-opt initialization complete         CPU:    32 s (  0.01 hr )  ELAPSE:    54 s (  0.01 hr )  MEM-PEAK:  1483 MB
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (132480 120320) (244960 220640)
Chip Core shape: (20000 20000) (357440 120320)
Outside Core shape: (244960 120320) (357440 220640)
Outside Core shape: (20000 120320) (132480 220640)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 

    Scenario func::nom  WNS = 0.000000, TNS = 0.000000, NVP = 0
    Scenario func::nom  WNHS = invalid, TNHS = 0.000000, NHVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:00:53     0.000     0.000   277.779     2.300     0.000         1         5         0     0.000      1483 

Information: The netlist change observers are enabled for incremental extraction. (TIM-127)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0093 seconds to build cellmap data
INFO: creating 5(r) x 8(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (8bit_shifter): 40
INFO: creating 5(r) x 8(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (8bit_shifter): 40
Total 0.0015 seconds to load 107 cell instances into cellmap
Moveable cells: 98; Application fixed cells: 9; Macro cells: 0; User fixed cells: 0
Average cell width 1.5527, cell height 1.6720, cell area 2.5961 for total 107 placed and application fixed cells
Clock-opt optimization Phase 5 Iter  1          0.00        0.00      0.00        12        277.78  532349600.00         107              0.01      1483

APSINFO: No multi-Vth libcells found, turning off percentage LVT optimization flow
Clock-opt optimization Phase 6 Iter  1          0.00        0.00      0.00        12        277.78  532349600.00         107              0.02      1483
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Information: skinny blockage scope is upto  935.9701 * 0.10 =   93.5970 user length units.
bmap: stepx = stepy = 83600
creating bmap
DB units per micron : 10000
Core Area = 5 X 3 ()
INFO: New Levelizer turned on
Clock-opt optimization Phase 6 Iter  2          0.00        0.00      0.00        12        277.78  532349600.00         107              0.02      1483
Clock-opt optimization Phase 6 Iter  3          0.00        0.00      0.00        12        277.78  532349600.00         107              0.02      1483

Layer name: M1, Mask name: metal1, Layer number: 11
Layer name: M2, Mask name: metal2, Layer number: 13
Layer name: M3, Mask name: metal3, Layer number: 15
Layer name: M4, Mask name: metal4, Layer number: 17
Layer name: M5, Mask name: metal5, Layer number: 19
Layer name: M6, Mask name: metal6, Layer number: 21
Layer name: M7, Mask name: metal7, Layer number: 23
Layer name: M8, Mask name: metal8, Layer number: 25
Layer name: M9, Mask name: metal9, Layer number: 27
Layer name: MRDL, Mask name: metal10, Layer number: 41
Convert timing mode ...
Clock-opt optimization Phase 7 Iter  1          0.00        0.00      0.00        12        277.78  532349600.00         107              0.02      1483
Clock-opt optimization Phase 7 Iter  2          0.00        0.00      0.00        12        277.78  532349600.00         107              0.02      1483
Clock-opt optimization Phase 7 Iter  3          0.00        0.00      0.00        12        277.78  532349600.00         107              0.02      1483
Clock-opt optimization Phase 7 Iter  4          0.00        0.00      0.00        12        277.78  532349600.00         107              0.02      1483
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Information: skinny blockage scope is upto  935.9701 * 0.10 =   93.5970 user length units.
bmap: stepx = stepy = 83600
creating bmap
DB units per micron : 10000
Core Area = 5 X 3 ()
Clock-opt optimization Phase 7 Iter  5          0.00        0.00      0.00        12        277.78  532349600.00         107              0.02      1483
Clock-opt optimization Phase 7 Iter  6          0.00        0.00      0.00        12        277.78  532349600.00         107              0.02      1483
Clock-opt optimization Phase 7 Iter  7          0.00        0.00      0.00        12        277.78  532349600.00         107              0.02      1483
Clock-opt optimization Phase 7 Iter  8          0.00        0.00      0.00        12        277.78  532349600.00         107              0.02      1483
Clock-opt optimization Phase 7 Iter  9          0.00        0.00      0.00        12        277.78  532349600.00         107              0.02      1483
Clock-opt optimization Phase 7 Iter 10          0.00        0.00      0.00        12        277.78  532349600.00         107              0.02      1483
Clock-opt optimization Phase 7 Iter 11          0.00        0.00      0.00        12        277.78  532349600.00         107              0.02      1483
Clock-opt optimization Phase 7 Iter 12          0.00        0.00      0.00        12        277.78  532349600.00         107              0.02      1483
Clock-opt optimization Phase 7 Iter 13          0.00        0.00      0.00        12        277.78  532349600.00         107              0.02      1483
Clock-opt optimization Phase 7 Iter 14          0.00        0.00      0.00        12        277.78  532349600.00         107              0.02      1483
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Clock-opt optimization Phase 7 Iter 15          0.00        0.00      0.00        12        277.78  532349600.00         107              0.02      1483
Clock-opt optimization Phase 7 Iter 16          0.00        0.00      0.00        12        277.78  532349600.00         107              0.02      1483
Clock-opt optimization Phase 7 Iter 17          0.00        0.00      0.00        12        277.78  532349600.00         107              0.02      1483
Clock-opt optimization Phase 7 Iter 18          0.00        0.00      0.00        12        277.78  532349600.00         107              0.02      1483
Clock-opt optimization Phase 7 Iter 19          0.00        0.00      0.00        12        277.78  532349600.00         107              0.02      1483

Clock-opt optimization Phase 8 Iter  1          0.00        0.00      0.00        12        277.78  532349600.00         107              0.02      1483

Information: Starting clock_opt / build_clock / CTS (FLW-8000)
Information: Time: 2025-06-03 14:12:14 / Session:  00:00:54 / Command:  00:00:03 / CPU:  00:00:03 / Memory: 1484 MB (FLW-8100)
Clock-opt optimization Phase 9 Iter  1          0.00        0.00      0.00        12        277.78  532349600.00         107              0.02      1483
Info: Enabling GR in final CTS
Info: Enabling GR in final CTO
************************************************************
* CTS STEP: Design Initialization for Clock Synthesis
************************************************************
Information: The stitching and editing of coupling caps is turned OFF for design '8BIT_SHIFTER_LIB:8bit_shifter.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 121, routed nets = 2, across physical hierarchy nets = 0, parasitics cached nets = 2, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: CTS will work on the following scenarios. (CTS-101)
   func::nom    (Mode: func; Corner: nom)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00MOhm
   Capacitance : 1.00fF
   Power       : 1.00pW
   Length      : 1.00um
Information: Clock derating is enabled

CTS related app options set by user:
   cts.common.copy_balance_points_to_missing_modes = true
   cts.compile.enable_cell_relocation = none
   cts.compile.enable_global_route = true
   cts.compile.enable_local_skew = true
   cts.optimize.enable_global_route = true
   cts.optimize.enable_local_skew = true

Buffer/Inverter reference list for clock tree synthesis:
   saed32rvt_c/DELLN1X2_RVT
   saed32rvt_c/DELLN2X2_RVT
   saed32rvt_c/DELLN3X2_RVT
   saed32rvt_c/NBUFFX16_RVT
   saed32rvt_c/NBUFFX2_RVT
   saed32rvt_c/NBUFFX32_RVT
   saed32rvt_c/NBUFFX4_RVT
   saed32rvt_c/NBUFFX8_RVT
   saed32rvt_c/IBUFFX16_RVT
   saed32rvt_c/IBUFFX2_RVT
   saed32rvt_c/IBUFFX32_RVT
   saed32rvt_c/IBUFFX4_RVT
   saed32rvt_c/IBUFFX8_RVT
   saed32rvt_c/INVX0_RVT
   saed32rvt_c/INVX16_RVT
   saed32rvt_c/INVX1_RVT
   saed32rvt_c/INVX2_RVT
   saed32rvt_c/INVX32_RVT
   saed32rvt_c/INVX4_RVT
   saed32rvt_c/INVX8_RVT

ICG reference list:
   saed32rvt_c/CGLNPRX2_RVT
   saed32rvt_c/CGLNPRX8_RVT
   saed32rvt_c/CGLNPSX16_RVT
   saed32rvt_c/CGLNPSX2_RVT
   saed32rvt_c/CGLNPSX4_RVT
   saed32rvt_c/CGLNPSX8_RVT
   saed32rvt_c/CGLPPRX2_RVT
   saed32rvt_c/CGLPPRX8_RVT
   saed32rvt_c/CGLPPSX16_RVT
   saed32rvt_c/CGLPPSX2_RVT
   saed32rvt_c/CGLPPSX4_RVT
   saed32rvt_c/CGLPPSX8_RVT

Information: 'nom' is identified as primary corner for initial clock tree building. (CTS-103)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (132480 120320) (244960 220640)
Chip Core shape: (20000 20000) (357440 120320)
Outside Core shape: (244960 120320) (357440 220640)
Outside Core shape: (20000 120320) (132480 220640)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Warning: No clock routing rule is specified. (CTS-038)

Clock cell spacing rule list:
   No clock cell spacing rule is found.
************************************************************
* CTS STEP: Clock Tree Initialization
************************************************************
Drc Mode Option: auto
Information: Initializing classic cellmap without advanced rules enabled and with PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 20 total shapes.
Layer M2: cached 0 shapes out of 9 total shapes.
Cached 120 vias out of 478 total vias.
Total 0.0140 seconds to build cellmap data
INFO: creating 3(r) x 5(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (8bit_shifter): 15
INFO: creating 3(r) x 5(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (8bit_shifter): 15
Total 0.0022 seconds to load 107 cell instances into cellmap
Moveable cells: 98; Application fixed cells: 9; Macro cells: 0; User fixed cells: 0
Average cell width 1.5527, cell height 1.6720, cell area 2.5961 for total 107 placed and application fixed cells
Information: Legalizer's PDC rule check is enabled
Information: Legalizer's advanced rule check is enabled

Start Auto-Exception Derivations...
 No internal pin was found.
 No conflict pin was found.
 No macro pin was found for clock balance point settings.
 No macro pin was found for disabling self arcs.
Information: The run time for clock tree initialization is 0 hr : 0 min : 0.02 sec, cpu time is 0 hr : 0 min : 0.02 sec. (CTS-104)
Drc Mode Option: auto
Enable multi-thread Tasks, number of thread is 1
Design checksums     = 0xCCD8117C (loc)  0x6AD77A85 (lcell)  0x440686E8 (name), 0x853553AB (net)
CTS: Design checksums = 0xCCD8117C (loc)  0x6AD77A85 (lcell)  0x440686E8 (name), 0x853553AB (net)
CTS: Clock tree checksums = 0x7456A3C0 (loc)  0xB0545EFA (lcell)  0x9579A90D (term), 0xD02CAB92 (net)  0xD742E3CF (netLen)
CTS: 534f6a39 (loc) 6ad77a85 (lcell) 440686e8 (name) 853553ab (net) da311a29 (graph) 0 (slack) 0 (para) 
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
CTSSC route status detected: clock (VR 0, GR 21, DR 0), data (VR 119, GR 0, DR 0); stage = auto, isPostRoute = FALSE
Information: 'nom' is identified as primary corner for initial clock tree building. (CTS-103)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell 8bit_shifter is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell 8bit_shifter is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
GR Routing Service: Started IMRD 
GR Routing Service: ndmAttrDef 'usr_tmng_crit' created with default value 0 
GR Routing Service: ndmAttrDef 'rted_by_minDly' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkConn' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkPort' created with default value 0 
Loading timing information to the router ...
Design  Scenario func::nom (Mode func Corner nom)
Timing information loaded to the router.
GR Routing Service: Setting costIdx to 3 
GR Routing Service: rebuildCongmap: itr = 3 
Number of partitions: 1 (1 x 1)
Size of partitions: 22 gCells x 14 gCells
Average gCell capacity  3.94     on layer (1)    M1
Average gCell capacity  8.09     on layer (2)    M2
Average gCell capacity  4.22     on layer (3)    M3
Average gCell capacity  4.07     on layer (4)    M4
Average gCell capacity  2.03     on layer (5)    M5
Average gCell capacity  1.56     on layer (6)    M6
Average gCell capacity  0.81     on layer (7)    M7
Average gCell capacity  0.72     on layer (8)    M8
Average gCell capacity  0.47     on layer (9)    M9
Average gCell capacity  0.18     on layer (10)   MRDL
Average number of tracks per gCell 11.36         on layer (1)    M1
Average number of tracks per gCell 11.32         on layer (2)    M2
Average number of tracks per gCell 5.79  on layer (3)    M3
Average number of tracks per gCell 5.73  on layer (4)    M4
Average number of tracks per gCell 3.00  on layer (5)    M5
Average number of tracks per gCell 2.91  on layer (6)    M6
Average number of tracks per gCell 1.57  on layer (7)    M7
Average number of tracks per gCell 1.50  on layer (8)    M8
Average number of tracks per gCell 0.79  on layer (9)    M9
Average number of tracks per gCell 0.41  on layer (10)   MRDL
Number of gCells = 3080
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Created 1 thread routing service with costIdx = 3. (tbbMode 0)
GR Routing Service: Setting costIdx to 1 
rtapi Thread-server 0: startup 

************************************************************
* CTS STEP: Initial DRC fixing
************************************************************

[cto] Starting InitDrc.1
start cto; name: 8bit_shifter; type: design; name: 8bit_shifter; type: design; name: 8bit_shifter; type: design; name: 8bit_shifter; type: design; name: 8bit_shifter; type: design; tot_drc_vio: 1; buf_ct: 1; buf_area: 3.812160; cell_area: 3.812160
start cto; name: func:Clock; type: clock; name: func:Clock; type: clock; name: func:Clock; type: clock; name: func:Clock; type: clock; name: func:Clock; type: clock; latency: 0.030823; gskew: 0.000095; tot_drc_vio: 1; wtran: 0.349998; wcap: 0.000000; buf_ct: 1; buf_area: 3.812160; cell_area: 3.812160
-------------------------------------------------------------
Optimizing clock tree DRC
clock: Clock mode: func root: Clock
Clock QoR Before DRC Optimization:
Clock: Clock, Mode: func, Root: Clock
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.0001; ID = 0.0308; NetsWithDRC = 1; Worst Tran/Cap cost = 0.3500/0.0000; ClockBufCount = 1; ClockBufArea = 3.8122; ClockCellArea = 3.8122; ClockWireLen = 36.8850; Clock = Clock; Mode = func; Corner = nom; ClockRoot = Clock. (CTS-037)

Begin Pre-Opt Drc Fixing
Starting multithread based drc fixing Pre opt drc fixing
Iteration 1 (effort: high)
Iteration 2 (effort: high)

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          1
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          1
        # Subgraph evaluation success rate in percent =     1.0000
        # Sg2Main acceptance ratio in percent      =     1.0000
        # NumCTCells changed               =          1

        # Accepted      buffering moves =        1

        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     0.9967
        # Commit CPU time                 = 00h:00m:00s
        # Commit elapsed time             = 00h:00m:00s
        # Commit speed up                 =     0.9966
        # Generator CPU time              = 00h:00m:00s
        # Generator elapsed time          = 00h:00m:00s
        # Generator speed up              =     0.9662
        # Sg CPU time                     = 00h:00m:00s
        # Sg elapsed time                 = 00h:00m:00s
        # Sg speed up                     =     0.9966
        # The rest of flow speed up       =     0.9967

-------------------------------------------------

Pre-Opt drc fixing cpu time 00:00:00.15u 00:00:00.00s 00:00:00.15e: 
Clock QoR After Pre-Opt Drc Fixing:
Clock: Clock, Mode: func, Root: Clock
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.0001; ID = 0.0658; NetsWithDRC = 1; Worst Tran/Cap cost = 0.3500/0.0000; ClockBufCount = 2; ClockBufArea = 9.9116; ClockCellArea = 9.9116; ClockWireLen = 33.7880; Clock = Clock; Mode = func; Corner = nom; ClockRoot = Clock. (CTS-037)
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.15 sec, cpu time is 0 hr : 0 min : 0.15 sec.
Information: The run time for Initial DRC fixing is 0 hr : 0 min : 0.15 sec, cpu time is 0 hr : 0 min : 0.15 sec. (CTS-104)
[cto] Finished InitDrc.1: PASS

************************************************************
* CTS STEP: Multi-objective Clock Optimization
************************************************************

[cto] Starting MultiObjectiveCto.1
Mark clock trees...
Marking clock synthesized attributes

Marking spacing rules

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Information: The stitching and editing of coupling caps is turned OFF for design '8BIT_SHIFTER_LIB:8bit_shifter.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 122, routed nets = 122, across physical hierarchy nets = 0, parasitics cached nets = 122, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: 'nom' is identified as primary corner for initial clock tree building. (CTS-103)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario func::nom pathgroup **clock_gating_default**
Information: CCD will use corner nom for honoring max prepone/postpone limits
CCD-Info: Adjusting IO clock latencies to improve timing (ccd.adjust_io_clock_latency = true)
@ CG solver holdWeight = 0.100000
@ CG solver setupWeight = 1.000000
@ CG solver delayCostWeight = 5.000000
@ CG solver zeroDirWeight = 5.000000
@ CG solver wnsWeight = 10.000000
INFO: Clock latencies not changed
CUS IO adjustment before multi-objective clock optimization did not change IO
CCD MOO settings for (budget_implementation, last_qor_strategy): 5 engines
    Engine R2R_TNS has 6 objectives, 3 enabled moves, iterationLimit = 2, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 1
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 1
            IO_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 0, isMaximize 1
            R2R_WNS: priority 20, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 30, weight 5.000000, degradationPercentAllowed 0.500000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 40, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.010000, isTargeted 1, isMaximize 0
            NONE_TOTAL_OFFSET: priority 99, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_REMOVAL_CLOCK_TIMING, REPARENTING_CLOCK_TIMING, 
    Engine R2R_TNS has 7 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 1, drcMargin = 0.000000, commitOneByOne = 0
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 1
            IO_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 0, isMaximize 1
            R2R_WNS: priority 11, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 20, weight 5.000000, degradationPercentAllowed 0.500000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.010000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 40, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 0
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
          Objectives for trial seed generation: 
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.070000, isTargeted 1, isMaximize 1
            NONE_BUFFER_COUNT: priority 20, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.050000, isTargeted 1, isMaximize 0
            NONE_TOTAL_OFFSET: priority 30, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 1, isMaximize 1
            R2R_WNS: priority 40, weight 5.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 0, isMaximize 1
            HOLD_TNS: priority 50, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.030000, isTargeted 0, isMaximize 1
            HOLD_WNS: priority 60, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.030000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine R2R_TNS has 7 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 1
            IO_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 0, isMaximize 1
            R2R_WNS: priority 11, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 20, weight 5.000000, degradationPercentAllowed 0.500000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.010000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 40, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 0
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine HOLD_TNS has 8 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            HOLD_TNS: priority 10, weight 2.000000, degradationPercentAllowed 0.010000, step back 0.090000, isTargeted 1, isMaximize 1
            R2R_TNS: priority 20, weight 2.000000, degradationPercentAllowed 0.025000, step back 0.050000, isTargeted 1, isMaximize 1
            R2R_WNS: priority 25, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.004000, step back 0.010000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 40, weight 5.000000, degradationPercentAllowed 0.005000, step back 0.100000, isTargeted 1, isMaximize 0
            HOLD_WNS: priority 60, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine R2R_WNS has 8 objectives, 4 enabled moves, iterationLimit = 1, solverType = LP_ONLY, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            R2R_WNS: priority 10, weight 10.000000, degradationPercentAllowed 0.000000, step back 0.005000, isTargeted 1, isMaximize 1
            R2R_TNS: priority 20, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_BUFFER_COUNT: priority 30, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 0
            NONE_TOTAL_OFFSET: priority 33, weight 1.000000, degradationPercentAllowed nan, step back 0.000000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 35, weight 20.000000, degradationPercentAllowed 0.010000, step back 0.010000, isTargeted 0, isMaximize 0
            HOLD_TNS: priority 60, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.100000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_WNS: priority 80, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, BUFFER_REMOVAL_CLOCK_TIMING, REPARENTING_CLOCK_TIMING, 
DBG: ccdInfra::ccdInfra
Drc Mode Option: auto
CCD blasted path groups
DBG: ccdInfra::initAppOptions
DBG: ccdInfra::initCtsFixedBalancePins

CCD-Info: App options set by user
   clock_opt.flow.enable_ccd = true
CCD: using 1 threads
CTSSC route status detected: clock (VR 0, GR 24, DR 0), data (VR 119, GR 0, DR 0); stage = auto, isPostRoute = FALSE
Total power = 0.651726, Leakage = 0.596885, Internal = 0.051390, Switching = 0.003451
Information: 'nom' is identified as primary corner for initial clock tree building. (CTS-103)

CCD: Initial QOR:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 3.357607, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = nan, TNHS = 0.000000, NHVP = 0

    Scenario func::nom  WNS = 3.357607, TNS = 0.000000, NVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 3.358, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = nan, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=nan, tns=0.000000, nvp=0)
 All scenarios used by CCD
    scenario 0: func::nom , isDynamicPower, isLeakagePower, isMaxTran, isMaxCap
          mode: func, id = 1
          corner: nom, id = 1
          isSetup: wns = 3.357607, unweighted tns = 0.000000
          isHold: wns = nan, unweighted tns = 0.000000

Enable clock slack update

    Optimization Summary                

-------------------------------------------------

  # Seeds generated                              0
  # Valid linear regressions                     0
  # Seeds with valid budget                      0
  # Seeds with accepted implementation           0
  # NumCTCells changed                           0


  # Total CPU time                               00h:00m:00s
  # Total elapsed time                           00h:00m:00s
  # Flow total speed up                          0.997697
  # Init lazy tns CPU time                       00h:00m:00s
  # Init lazy tns elapsed time                   00h:00m:00s
  # Init lazy tns speed up                       0.997593
  # Seed generation CPU time                     00h:00m:00s
  # Seed generation elapsed time                 00h:00m:00s
  # Seed generation speed up                     0.960000

-------------------------------------------------


CCD: After FMAX optimization:budget_implementation_HOLD_TNS3
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 3.357607, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = nan, TNHS = 0.000000, NHVP = 0

    Scenario func::nom  WNS = 3.357607, TNS = 0.000000, NVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 3.358, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = nan, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=nan, tns=0.000000, nvp=0)
Mark clock trees...
Marking clock synthesized attributes

Marking spacing rules

Clock cell spacing rule list:
   No clock cell spacing rule is found.
CCD unblasted path groups
Information: The run time for Multi-objective Clock Optimization is 0 hr : 0 min : 0.09 sec, cpu time is 0 hr : 0 min : 0.09 sec. (CTS-104)
[cto] Finished MultiObjectiveCto.1: PASS
rtapi Thread-server 0: shutdown 

No. startProblems      =     1 

No. doRoutes           =     6 
No. doUnroutes         =     3 
No. redoRoutes         =     2 
No. redoUnroutes       =     1 
No. undoRoutes         =     6 
No. undoUnroutes       =     3 
No. commitRoutes       =     2 
No. commitUnroutes     =     1 
No. uncommitRoutes     =     0 
No. uncommitUnroutes   =     0 
No. doRoute fails      =     0 
No. doUnroute fails    =     0 

No. viaLadderQueries   =     0 
No. doDelVias          =     0 
No. doAddVias          =     0 
No. redoDelVias        =     0 
No. redoAddVias        =     0 
No. undoDelVias        =     0 
No. undoAddVias        =     0 
No. commitChangeVias   =     0 
No. uncommitChangeVias =     0 
No. doDelVias fails    =     0 
No. doAddVias fails    =     0 

Updating congestion ...
Updating congestion ...
GR Routing Service: Wrote GR congmap to NDM 
Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
[icc2-lic Tue Jun  3 14:12:14 2025] Command 'route_group' requires licenses
[icc2-lic Tue Jun  3 14:12:14 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Tue Jun  3 14:12:14 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Tue Jun  3 14:12:14 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Tue Jun  3 14:12:14 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Tue Jun  3 14:12:14 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Tue Jun  3 14:12:14 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Tue Jun  3 14:12:14 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Tue Jun  3 14:12:14 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Tue Jun  3 14:12:14 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Tue Jun  3 14:12:14 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Tue Jun  3 14:12:14 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Tue Jun  3 14:12:14 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Tue Jun  3 14:12:15 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Tue Jun  3 14:12:15 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Tue Jun  3 14:12:15 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Tue Jun  3 14:12:15 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Tue Jun  3 14:12:15 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Tue Jun  3 14:12:15 2025] Check-out of alternate set of keys directly with queueing was successful
Information: The net parasitics of block shifter are cleared. (TIM-123)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell 8bit_shifter is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell 8bit_shifter is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   26  Alloctr   27  Proc 5202 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.timing_driven                                    :        false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,37.74um,24.06um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   31  Alloctr   31  Proc 5202 
Net statistics:
Total number of nets     = 124
Number of nets to route  = 3
4 nets are fully connected,
 of which 1 are detail routed and 3 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 0, Total Half Perimeter Wire Length (HPWL) 0 microns
HPWL   0 ~   50 microns: Net Count        0     Total HPWL            0 microns
HPWL  50 ~  100 microns: Net Count        0     Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   31  Alloctr   31  Proc 5202 
Number of partitions: 1 (1 x 1)
Size of partitions: 22 gCells x 14 gCells
Average gCell capacity  3.90     on layer (1)    M1
Average gCell capacity  8.09     on layer (2)    M2
Average gCell capacity  4.22     on layer (3)    M3
Average gCell capacity  4.07     on layer (4)    M4
Average gCell capacity  2.03     on layer (5)    M5
Average gCell capacity  1.56     on layer (6)    M6
Average gCell capacity  0.81     on layer (7)    M7
Average gCell capacity  0.72     on layer (8)    M8
Average gCell capacity  0.47     on layer (9)    M9
Average gCell capacity  0.18     on layer (10)   MRDL
Average number of tracks per gCell 11.36         on layer (1)    M1
Average number of tracks per gCell 11.32         on layer (2)    M2
Average number of tracks per gCell 5.79  on layer (3)    M3
Average number of tracks per gCell 5.73  on layer (4)    M4
Average number of tracks per gCell 3.00  on layer (5)    M5
Average number of tracks per gCell 2.91  on layer (6)    M6
Average number of tracks per gCell 1.57  on layer (7)    M7
Average number of tracks per gCell 1.50  on layer (8)    M8
Average number of tracks per gCell 0.79  on layer (9)    M9
Average number of tracks per gCell 0.41  on layer (10)   MRDL
Number of gCells = 3080
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   31  Alloctr   32  Proc 5202 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   31  Alloctr   32  Proc 5202 
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   31  Alloctr   32  Proc 5202 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   31  Alloctr   32  Proc 5202 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 22 gCells x 14 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used   68  Alloctr   68  Proc    0 
[End of Initial Routing] Total (MB): Used   99  Alloctr  100  Proc 5202 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 28.81
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 17.88
Initial. Layer M3 wire length = 10.92
Initial. Layer M4 wire length = 0.00
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 20
Initial. Via VIA12SQ_C count = 12
Initial. Via VIA23SQ_C count = 8
Initial. Via VIA34SQ_C count = 0
Initial. Via VIA45SQ_C count = 0
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   69  Alloctr   69  Proc    0 
[End of Whole Chip Routing] Total (MB): Used   99  Alloctr  100  Proc 5202 

Congestion utilization per direction:
Average vertical track utilization   =  0.64 %
Peak    vertical track utilization   = 15.38 %
Average horizontal track utilization =  0.31 %
Peak    horizontal track utilization = 12.50 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   68  Alloctr   68  Proc    0 
[End of Global Routing] Total (MB): Used   99  Alloctr  100  Proc 5202 
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of dbOut] Total (MB): Used   58  Alloctr   59  Proc 5202 
Skip track assign
Skip detail route
Updating the database ...
************************************************************
* CTS STEP: Postlude
************************************************************
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 21 total shapes.
Layer M2: cached 0 shapes out of 11 total shapes.
Cached 120 vias out of 478 total vias.

Legalizing Top Level Design shifter ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0091 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 21 ref cells (8 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      225.68            0        Yes DEFAULT
      451.36          108        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                    108
number of references:                21
number of site rows:                 12
number of locations attempted:     1684
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:          98 (852 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.000 um ( 0.00 row height)
rms weighted cell displacement:   0.000 um ( 0.00 row height)
max cell displacement:            0.000 um ( 0.00 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                0
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U173 (AND2X1_RVT)
  Input location: (8.536,3.672)
  Legal location: (8.536,3.672)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U171 (AND2X1_RVT)
  Input location: (11.728,2)
  Legal location: (11.728,2)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U169 (AND2X1_RVT)
  Input location: (4.584,3.672)
  Legal location: (4.584,3.672)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U168 (AND2X1_RVT)
  Input location: (6.256,2)
  Legal location: (6.256,2)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U155 (AND2X1_RVT)
  Input location: (17.504,10.36)
  Legal location: (17.504,10.36)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U163 (AND2X1_RVT)
  Input location: (15.224,5.344)
  Legal location: (15.224,5.344)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U161 (AND2X1_RVT)
  Input location: (20.392,7.016)
  Legal location: (20.392,7.016)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U159 (AND2X1_RVT)
  Input location: (22.976,17.048)
  Legal location: (22.976,17.048)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U158 (AND2X1_RVT)
  Input location: (21.152,18.72)
  Legal location: (21.152,18.72)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U174 (AND2X1_RVT)
  Input location: (6.104,3.672)
  Legal location: (6.104,3.672)
  Displacement:   0.000 um ( 0.00 row height)

 Successfully legalize placement.
Info: 8 sinks and boundary insts are collected
Info: 8 sinks and boundary insts are unset from application_fixed
************************************************************
* CTS STEP: Summary report
************************************************************
There are 3 flat clock tree nets.
There are 2 non-sink instances (total area 9.91) on clock trees including 0 instances dont_touch.
Clock tree synthesize and optimization added 2 buffers and 0 inverters (total area 9.91).
 Compilation of clock trees finished successfully
 Run time for cts 00:00:00.70u 00:00:00.02s 00:00:00.92e: 

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.
Info: restoring CTS-GR option to: 0
Info: clearinf CTO-GR option
Information: The stitching and editing of coupling caps is turned OFF for design '8BIT_SHIFTER_LIB:8bit_shifter.design'. (TIM-125)
Information: Design 8bit_shifter has 124 nets, 3 global routed, 0 detail routed. (NEX-024)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (132480 120320) (244960 220640)
Chip Core shape: (20000 20000) (357440 120320)
Outside Core shape: (244960 120320) (357440 220640)
Outside Core shape: (20000 120320) (132480 220640)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0091 seconds to build cellmap data
INFO: creating 3(r) x 5(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (8bit_shifter): 15
INFO: creating 3(r) x 5(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (8bit_shifter): 15
Total 0.0015 seconds to load 108 cell instances into cellmap
Moveable cells: 106; Application fixed cells: 2; Macro cells: 0; User fixed cells: 0
Average cell width 1.5721, cell height 1.6720, cell area 2.6285 for total 108 placed and application fixed cells
Information: Current block utilization is '0.62890', effective utilization is '0.62894'. (OPT-055)
Information: The RC mode used is CTO for design 'shifter'. (NEX-022)
Information: Design Average RC for design 8bit_shifter  (NEX-011)
Information: r = 1.788107 ohm/um, via_r = 0.462228 ohm/cut, c = 0.071371 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.669333 ohm/um, via_r = 0.582684 ohm/cut, c = 0.080397 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 122, routed nets = 3, across physical hierarchy nets = 0, parasitics cached nets = 122, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

    Scenario func::nom  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:00:55     0.000     0.000   283.879     2.300     0.000         2         5         0     0.000      1484 

Information: Ending   clock_opt / build_clock / CTS (FLW-8001)
Information: Time: 2025-06-03 14:12:15 / Session:  00:00:55 / Command:  00:00:04 / CPU:  00:00:04 / Memory: 1485 MB (FLW-8100)
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)

Clock-opt optimization Phase 10 Iter  1         0.00        0.00      0.00        12        283.88  596884544.00         108              0.02      1484

Enable dominated scenarios

Clock-opt optimization complete                 0.00        0.00      0.00        12        283.88  596884544.00         108              0.02      1484
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050000353  3.179565833784  5.567214754587  2.894455687461  6.565921301755  9.017937505874  84.270668009339  8.634312765445  0.781249340852  7.442083511238  3.181156549079
6.992250260832  4.646239500641  3.823702212269  3.871840296193  1.424294066690  9.687527899646  6.131807232944  1.465788232247  8.763589275014  1.911351036960  49.507374109427  0.014861055067  4.045016144037  5.020605416976  6.345884729962
1.220116795077  5.967847396778  6.224305671704  0.238797715000  3.284509589705  9.611151237147  0.128739689272  0.513552516982  7.835139910703  8.372519099733  87.660368244586  7.609758399646  3.894395064966  9.819999861759  1.487347587763
2.106393266767  9.078063326983  1.314288630187  8.805817928323  0.072343539122  6.270037326705  0.450494780240  3.928174931613  9.852544148302  0.210066110127  90.319756554570  7.466557302553  8.788098907826  8.572536884759  1.334182135409
0.279263772609  8.236528340626  1.425386746381  6.766529199187  4.740224950513  6.567966215027  5.706185626119  8.134462336181  4.723121165473  6.753657767486  57.316170795845  6.246992397346  2.738721639211  6.086733906504  8.868234094724
5.890240933684  8.439499448971  1.154902068601  4.924445220001  0.405169190953  4.590768921970  4.170951209159  0.006745654660  9.230842775318  9.005588346071  42.843678224446  3.794585637262  0.705461968271  6.012888917343  3.718510493956
2.708373361785  2.772683894677  2.637652116996  9.532707452994  6.656262309097  9.409795558072  6.136993113139  7.763511372170  9.625254845486  7.417690064932  71.671165417031  0.435153198394  6.662605626730  8.833424549383  2.924350716216
Information: The net parasitics of block shifter are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design '8BIT_SHIFTER_LIB:8bit_shifter.design'. (TIM-125)
Information: Design 8bit_shifter has 124 nets, 3 global routed, 0 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'shifter'. (NEX-022)
Information: Design Average RC for design 8bit_shifter  (NEX-011)
Information: r = 1.788107 ohm/um, via_r = 0.462228 ohm/cut, c = 0.071371 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.669333 ohm/um, via_r = 0.582684 ohm/cut, c = 0.080397 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 122, routed nets = 3, across physical hierarchy nets = 0, parasitics cached nets = 122, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Clock-opt final QoR
___________________
Scenario Mapping Table
1: func::nom

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: Clock

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0       13     1.9499        0  596884544
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0       13     1.9499        0  596884544       283.88        108          2          5
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt final QoR Summary      0.0000     0.0000   0.0000      0   0.0000     0.0000      0       13        0  596884544       283.88        108

Clock-opt command complete                CPU:    34 s (  0.01 hr )  ELAPSE:    56 s (  0.02 hr )  MEM-PEAK:  1484 MB
Clock-opt command statistics  CPU=2 sec (0.00 hr) ELAPSED=3 sec (0.00 hr) MEM-PEAK=1.449 GB

Information: Ending   clock_opt / build_clock (FLW-8001)
Information: Time: 2025-06-03 14:12:15 / Session:  00:00:56 / Command:  00:00:04 / CPU:  00:00:04 / Memory: 1485 MB (FLW-8100)
TEST: runCore bldClkEnd-end
INFO: run stage route_clock (init -> end)
TEST: runCore rteClkInit-init

----------------------------------------------------------------------------------------------------------
Information: Starting clock_opt / route_clock (FLW-8000)
Information: Time: 2025-06-03 14:12:15 / Session:  00:00:56 / Command:  00:00:04 / CPU:  00:00:04 / Memory: 1485 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------

Information: Starting clock_opt / route_clock / Clock Routing (FLW-8000)
Information: Time: 2025-06-03 14:12:15 / Session:  00:00:56 / Command:  00:00:04 / CPU:  00:00:04 / Memory: 1485 MB (FLW-8100)
Clock-opt optimization Phase 2 Iter  1          0.00        0.00      0.00        12        283.88  596884544.00         108              0.02      1484
Running clock routing step.
set_app_options -as_user_default -list {route.global.global_route_topology_style 1}
Warning: Ignoring -as_user_default option since application option <route.global.global_route_topology_style> is global scoped. (NDMUI-1004)
route.global.global_route_topology_style 1
route_group -all_clock_nets -reuse_existing_global_route true
[icc2-lic Tue Jun  3 14:12:15 2025] Command 'route_group' requires licenses
[icc2-lic Tue Jun  3 14:12:15 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Tue Jun  3 14:12:15 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Tue Jun  3 14:12:15 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Tue Jun  3 14:12:15 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Tue Jun  3 14:12:15 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Tue Jun  3 14:12:15 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Tue Jun  3 14:12:15 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Tue Jun  3 14:12:15 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Tue Jun  3 14:12:15 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Tue Jun  3 14:12:15 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Tue Jun  3 14:12:15 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Tue Jun  3 14:12:15 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Tue Jun  3 14:12:15 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Tue Jun  3 14:12:15 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Tue Jun  3 14:12:15 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Tue Jun  3 14:12:15 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Tue Jun  3 14:12:15 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Tue Jun  3 14:12:15 2025] Check-out of alternate set of keys directly with queueing was successful
Information: The net parasitics of block shifter are cleared. (TIM-123)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell 8bit_shifter is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell 8bit_shifter is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)

    Found 0 via ladders to verify.

VIA LADDER INFO: found 0 via ladder DRCs across 0 nets.
Updating the database ...

    Via ladders will be inserted on 0 of 0 ports with via ladder constraints.

Updating the database ...
[Arrange data for GR] Elapsed real time: 0:00:00 
[Arrange data for GR] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Arrange data for GR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Arrange data for GR] Total (MB): Used   22  Alloctr   23  Proc 5202 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   26  Alloctr   27  Proc 5202 
GR will route in ATREE-style.
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.timing_driven                                    :        false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,37.74um,24.06um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   31  Alloctr   31  Proc 5202 
Net statistics:
Total number of nets     = 124
Number of nets to route  = 3
4 nets are fully connected,
 of which 1 are detail routed and 3 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 0, Total Half Perimeter Wire Length (HPWL) 0 microns
HPWL   0 ~   50 microns: Net Count        0     Total HPWL            0 microns
HPWL  50 ~  100 microns: Net Count        0     Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   31  Alloctr   31  Proc 5202 
Number of partitions: 1 (1 x 1)
Size of partitions: 22 gCells x 14 gCells
Average gCell capacity  3.90     on layer (1)    M1
Average gCell capacity  8.09     on layer (2)    M2
Average gCell capacity  4.22     on layer (3)    M3
Average gCell capacity  4.07     on layer (4)    M4
Average gCell capacity  2.03     on layer (5)    M5
Average gCell capacity  1.56     on layer (6)    M6
Average gCell capacity  0.81     on layer (7)    M7
Average gCell capacity  0.72     on layer (8)    M8
Average gCell capacity  0.47     on layer (9)    M9
Average gCell capacity  0.18     on layer (10)   MRDL
Average number of tracks per gCell 11.36         on layer (1)    M1
Average number of tracks per gCell 11.32         on layer (2)    M2
Average number of tracks per gCell 5.79  on layer (3)    M3
Average number of tracks per gCell 5.73  on layer (4)    M4
Average number of tracks per gCell 3.00  on layer (5)    M5
Average number of tracks per gCell 2.91  on layer (6)    M6
Average number of tracks per gCell 1.57  on layer (7)    M7
Average number of tracks per gCell 1.50  on layer (8)    M8
Average number of tracks per gCell 0.79  on layer (9)    M9
Average number of tracks per gCell 0.41  on layer (10)   MRDL
Number of gCells = 3080
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   31  Alloctr   32  Proc 5202 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   31  Alloctr   32  Proc 5202 
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   31  Alloctr   32  Proc 5202 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   31  Alloctr   32  Proc 5202 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 22 gCells x 14 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Initial Routing] Total (MB): Used  207  Alloctr  208  Proc 5202 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 28.81
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 17.88
Initial. Layer M3 wire length = 10.92
Initial. Layer M4 wire length = 0.00
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 20
Initial. Via VIA12SQ_C count = 12
Initial. Via VIA23SQ_C count = 8
Initial. Via VIA34SQ_C count = 0
Initial. Via VIA45SQ_C count = 0
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Tue Jun  3 14:12:15 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 22 gCells x 14 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  207  Alloctr  208  Proc 5202 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 28.81
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 17.88
phase1. Layer M3 wire length = 10.92
phase1. Layer M4 wire length = 0.00
phase1. Layer M5 wire length = 0.00
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 20
phase1. Via VIA12SQ_C count = 12
phase1. Via VIA23SQ_C count = 8
phase1. Via VIA34SQ_C count = 0
phase1. Via VIA45SQ_C count = 0
phase1. Via VIA56SQ_C count = 0
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  177  Alloctr  177  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  207  Alloctr  208  Proc 5202 

Congestion utilization per direction:
Average vertical track utilization   =  0.64 %
Peak    vertical track utilization   = 15.38 %
Average horizontal track utilization =  0.31 %
Peak    horizontal track utilization = 12.50 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Global Routing] Total (MB): Used  207  Alloctr  208  Proc 5202 
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of dbOut] Total (MB): Used   58  Alloctr   59  Proc 5202 

Start track assignment

Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.track.*'
track.crosstalk_driven                                  :        false               
track.timing_driven                                     :        false               

Information: Using 1 threads for routing. (ZRT-444)
Information: RC layer preference is turned on for this design. (ZRT-613)

[Track Assign: TA init] Elapsed real time: 0:00:00 
[Track Assign: TA init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: TA init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: TA init] Total (MB): Used   22  Alloctr   23  Proc 5202 

Start initial assignment

Assign Horizontal partitions, iteration 0 
Routed partition 1/14       
Routed partition 2/14       
Routed partition 3/14       
Routed partition 4/14       
Routed partition 5/14       
Routed partition 6/14       
Routed partition 7/14       
Routed partition 8/14       
Routed partition 9/14       
Routed partition 10/14      
Routed partition 11/14      
Routed partition 12/14      
Routed partition 13/14      
Routed partition 14/14      

Assign Vertical partitions, iteration 0 
Routed partition 1/11       
Routed partition 2/11       
Routed partition 3/11       
Routed partition 4/11       
Routed partition 5/11       
Routed partition 6/11       
Routed partition 7/11       
Routed partition 8/11       
Routed partition 9/11       
Routed partition 10/11      
Routed partition 11/11      

Number of wires with overlap after iteration 0 = 6 of 27


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   22  Alloctr   23  Proc 5202 

Reroute to fix overlaps (iter = 1)

Assign Horizontal partitions, iteration 1 
Routed partition 1/14       
Routed partition 2/14       
Routed partition 3/14       
Routed partition 4/14       
Routed partition 5/14       
Routed partition 6/14       
Routed partition 7/14       
Routed partition 8/14       
Routed partition 9/14       
Routed partition 10/14      
Routed partition 11/14      
Routed partition 12/14      
Routed partition 13/14      
Routed partition 14/14      

Assign Vertical partitions, iteration 1 
Routed partition 1/11       
Routed partition 2/11       
Routed partition 3/11       
Routed partition 4/11       
Routed partition 5/11       
Routed partition 6/11       
Routed partition 7/11       
Routed partition 8/11       
Routed partition 9/11       
Routed partition 10/11      
Routed partition 11/11      

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   22  Alloctr   23  Proc 5202 

Number of wires with overlap after iteration 1 = 2 of 25


Wire length and via report:
---------------------------
Number of M1 wires: 1             : 0
Number of M2 wires: 17           VIA12SQ_C: 12
Number of M3 wires: 7            VIA23SQ_C: 12
Number of M4 wires: 0            VIA34SQ_C: 0
Number of M5 wires: 0            VIA45SQ_C: 0
Number of M6 wires: 0            VIA56SQ_C: 0
Number of M7 wires: 0            VIA67SQ_C: 0
Number of M8 wires: 0            VIA78SQ_C: 0
Number of M9 wires: 0            VIA89_C: 0
Number of MRDL wires: 0                  VIA9RDL: 0
Total number of wires: 25                vias: 24

Total M1 wire length: 0.1
Total M2 wire length: 19.7
Total M3 wire length: 11.2
Total M4 wire length: 0.0
Total M5 wire length: 0.0
Total M6 wire length: 0.0
Total M7 wire length: 0.0
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total MRDL wire length: 0.0
Total wire length: 31.0

Longest M1 wire length: 0.1
Longest M2 wire length: 4.2
Longest M3 wire length: 3.8
Longest M4 wire length: 0.0
Longest M5 wire length: 0.0
Longest M6 wire length: 0.0
Longest M7 wire length: 0.0
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0
Longest MRDL wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used   22  Alloctr   23  Proc 5202 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.timing_driven                                    :        false               

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   10  Alloctr   10  Proc    0 
[Dr init] Total (MB): Used   32  Alloctr   33  Proc 5202 
Total number of nets = 124, of which 0 are not extracted
Total number of open nets = 120, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed  4/6 Partitions, Violations =    0
Routed  5/6 Partitions, Violations =    0
Routed  6/6 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 0] Elapsed real time: 0:00:00 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Iter 0] Stage (MB): Used   89  Alloctr   89  Proc    0 
[Iter 0] Total (MB): Used  111  Alloctr  112  Proc 5202 

End DR iteration 0 with 6 parts

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:00 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR] Total (MB): Used   22  Alloctr   23  Proc 5202 
[DR: Done] Elapsed real time: 0:00:00 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   22  Alloctr   23  Proc 5202 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    31 micron
Total Number of Contacts =             24
Total Number of Wires =                25
Total Number of PtConns =              3
Total Number of Routed Wires =       25
Total Routed Wire Length =           31 micron
Total Number of Routed Contacts =       24
        Layer             M1 :          0 micron
        Layer             M2 :         20 micron
        Layer             M3 :         11 micron
        Layer             M4 :          0 micron
        Layer             M5 :          0 micron
        Layer             M6 :          0 micron
        Layer             M7 :          0 micron
        Layer             M8 :          0 micron
        Layer             M9 :          0 micron
        Layer           MRDL :          0 micron
        Via   VIA23SQ_C(rot) :         12
        Via        VIA12SQ_C :         12

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 24 vias)
 
    Layer VIA1       =  0.00% (0      / 12      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (12      vias)
    Layer VIA2       =  0.00% (0      / 12      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (12      vias)
 
  Total double via conversion rate    =  0.00% (0 / 24 vias)
 
    Layer VIA1       =  0.00% (0      / 12      vias)
    Layer VIA2       =  0.00% (0      / 12      vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 24 vias)
 
    Layer VIA1       =  0.00% (0      / 12      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (12      vias)
    Layer VIA2       =  0.00% (0      / 12      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (12      vias)
 

Total number of nets = 124
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Updating the database ...
set_app_options -as_user_default -list {route.global.global_route_topology_style 0}
Warning: Ignoring -as_user_default option since application option <route.global.global_route_topology_style> is global scoped. (NDMUI-1004)
route.global.global_route_topology_style 0
Information: Ending   clock_opt / route_clock / Clock Routing (FLW-8001)
Information: Time: 2025-06-03 14:12:16 / Session:  00:00:56 / Command:  00:00:05 / CPU:  00:00:04 / Memory: 1485 MB (FLW-8100)

Information: Ending   clock_opt / route_clock (FLW-8001)
Information: Time: 2025-06-03 14:12:16 / Session:  00:00:56 / Command:  00:00:05 / CPU:  00:00:04 / Memory: 1485 MB (FLW-8100)
TEST: runCore rteClkEnd-end
INFO: run stage final_opto (init -> end)
TEST: runCore finalOptoInit-init

----------------------------------------------------------------------------------------------------------
Information: Starting clock_opt / final_opto (FLW-8000)
Information: Time: 2025-06-03 14:12:16 / Session:  00:00:56 / Command:  00:00:05 / CPU:  00:00:04 / Memory: 1485 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------

Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Information: The stitching and editing of coupling caps is turned OFF for design '8BIT_SHIFTER_LIB:8bit_shifter.design'. (TIM-125)
Information: Design 8bit_shifter has 124 nets, 0 global routed, 3 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'shifter'. (NEX-022)
Information: Design Average RC for design 8bit_shifter  (NEX-011)
Information: r = 1.788107 ohm/um, via_r = 0.462228 ohm/cut, c = 0.071371 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.669333 ohm/um, via_r = 0.582684 ohm/cut, c = 0.080397 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 122, routed nets = 3, across physical hierarchy nets = 0, parasitics cached nets = 122, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Clock-opt command begin                   CPU:    34 s (  0.01 hr )  ELAPSE:    57 s (  0.02 hr )  MEM-PEAK:  1484 MB
INFO: Removed total 0 routing shapes from 119 signal nets.
Info: update em.

Clock-opt timing update complete          CPU:    34 s (  0.01 hr )  ELAPSE:    57 s (  0.02 hr )  MEM-PEAK:  1484 MB
INFO: Propagating Switching Activities
Information: Activity propagation will be performed for scenario func::nom.
Information: Doing activity propagation for mode 'func' and corner 'nom' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func::nom (POW-052)
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 6 ****
INFO: Switching Activity propagation took     0.00005 sec
INFO: Propagating Switching Activity for all power flows 

Clock-opt initial QoR
_____________________
Scenario Mapping Table
1: func::nom

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: Clock

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0       13     1.9499        0  596884544
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0       13     1.9499        0  596884544       283.88        108          2          5
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt initial QoR Summary    0.0000     0.0000   0.0000      0   0.0000     0.0000      0       13        0  596884544       283.88        108
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 1 threads
Clock-opt initialization complete         CPU:    35 s (  0.01 hr )  ELAPSE:    57 s (  0.02 hr )  MEM-PEAK:  1484 MB
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (132480 120320) (244960 220640)
Chip Core shape: (20000 20000) (357440 120320)
Outside Core shape: (244960 120320) (357440 220640)
Outside Core shape: (20000 120320) (132480 220640)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0092 seconds to build cellmap data
INFO: creating 5(r) x 8(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (8bit_shifter): 40
INFO: creating 5(r) x 8(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (8bit_shifter): 40
Total 0.0015 seconds to load 108 cell instances into cellmap
Moveable cells: 106; Application fixed cells: 2; Macro cells: 0; User fixed cells: 0
0 out of 119 data nets is detail routed, 3 out of 3 clock nets are detail routed and total 122 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 1.5721, cell height 1.6720, cell area 2.6285 for total 108 placed and application fixed cells
Clock-opt optimization Phase 3 Iter  1          0.00        0.00      0.00        12        283.88  596884544.00         108              0.02      1484
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (132480 120320) (244960 220640)
Chip Core shape: (20000 20000) (357440 120320)
Outside Core shape: (244960 120320) (357440 220640)
Outside Core shape: (20000 120320) (132480 220640)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 

Clock-opt optimization Phase 4 Iter  1          0.00        0.00      0.00        12        283.88  596884544.00         108              0.02      1484
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Information: skinny blockage scope is upto  935.9701 * 0.10 =   93.5970 user length units.
bmap: stepx = stepy = 83600
creating bmap
DB units per micron : 10000
INFO: New Levelizer turned on
Clock-opt optimization Phase 4 Iter  2          0.00        0.00      0.00        12        283.88  596884544.00         108              0.02      1484
Clock-opt optimization Phase 4 Iter  3          0.00        0.00      0.00        12        283.88  596884544.00         108              0.02      1484

Clock-opt optimization Phase 5 Iter  1          0.00        0.00      0.00        12        283.88  596884544.00         108              0.02      1484

Convert timing mode ...
Clock-opt optimization Phase 6 Iter  1          0.00        0.00      0.00        12        283.88  596884544.00         108              0.02      1484
Clock-opt optimization Phase 6 Iter  2          0.00        0.00      0.00        12        283.88  596884544.00         108              0.02      1484
Clock-opt optimization Phase 6 Iter  3          0.00        0.00      0.00        12        283.88  596884544.00         108              0.02      1484
Clock-opt optimization Phase 6 Iter  4          0.00        0.00      0.00        12        283.88  596884544.00         108              0.02      1484
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Information: skinny blockage scope is upto  935.9701 * 0.10 =   93.5970 user length units.
bmap: stepx = stepy = 83600
creating bmap
DB units per micron : 10000
Clock-opt optimization Phase 6 Iter  5          0.00        0.00      0.00        12        283.88  596884544.00         108              0.02      1484
Clock-opt optimization Phase 6 Iter  6          0.00        0.00      0.00        12        283.88  596884544.00         108              0.02      1484
Clock-opt optimization Phase 6 Iter  7          0.00        0.00      0.00        12        283.88  596884544.00         108              0.02      1484
Clock-opt optimization Phase 6 Iter  8          0.00        0.00      0.00        12        283.88  596884544.00         108              0.02      1484
Clock-opt optimization Phase 6 Iter  9          0.00        0.00      0.00        12        283.88  596884544.00         108              0.02      1484
Clock-opt optimization Phase 6 Iter 10          0.00        0.00      0.00        12        283.88  596884544.00         108              0.02      1484
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Clock-opt optimization Phase 6 Iter 11          0.00        0.00      0.00        12        283.88  596884544.00         108              0.02      1484
Clock-opt optimization Phase 6 Iter 12          0.00        0.00      0.00        12        283.88  596884544.00         108              0.02      1484
Clock-opt optimization Phase 6 Iter 13          0.00        0.00      0.00        12        283.88  596884544.00         108              0.02      1484
Clock-opt optimization Phase 6 Iter 14          0.00        0.00      0.00        12        283.88  596884544.00         108              0.02      1484
Clock-opt optimization Phase 6 Iter 15          0.00        0.00      0.00        12        283.88  596884544.00         108              0.02      1484
Clock-opt optimization Phase 6 Iter 16          0.00        0.00      0.00        12        283.88  596884544.00         108              0.02      1484
Clock-opt optimization Phase 6 Iter 17          0.00        0.00      0.00        12        283.88  596884544.00         108              0.02      1484
Clock-opt optimization Phase 6 Iter 18          0.00        0.00      0.00        12        283.88  596884544.00         108              0.02      1484
Clock-opt optimization Phase 6 Iter 19          0.00        0.00      0.00        12        283.88  596884544.00         108              0.02      1484
Clock-opt optimization Phase 6 Iter 20          0.00        0.00      0.00        12        283.88  596884544.00         108              0.02      1484
Clock-opt optimization Phase 6 Iter 21          0.00        0.00      0.00        12        283.88  596884544.00         108              0.02      1484
Clock-opt optimization Phase 6 Iter 22          0.00        0.00      0.00        12        283.88  596884544.00         108              0.02      1484
Clock-opt optimization Phase 6 Iter 23          0.00        0.00      0.00        12        283.88  596884544.00         108              0.02      1484
Clock-opt optimization Phase 6 Iter 24          0.00        0.00      0.00        12        283.88  596884544.00         108              0.02      1484
Clock-opt optimization Phase 6 Iter 25          0.00        0.00      0.00        12        283.88  596884544.00         108              0.02      1484
Clock-opt optimization Phase 6 Iter 26          0.00        0.00      0.00        12        283.88  596884544.00         108              0.02      1484
Clock-opt optimization Phase 6 Iter 27          0.00        0.00      0.00        12        283.88  596884544.00         108              0.02      1484
Clock-opt optimization Phase 6 Iter 28          0.00        0.00      0.00        12        283.88  596884544.00         108              0.02      1484
Clock-opt optimization Phase 6 Iter 29          0.00        0.00      0.00        12        283.88  596884544.00         108              0.02      1484
Clock-opt optimization Phase 6 Iter 30          0.00        0.00      0.00        12        283.88  596884544.00         108              0.02      1484

Clock-opt optimization Phase 7 Iter  1          0.00        0.00      0.00        12        283.88  596884544.00         108              0.02      1484
Clock-opt optimization Phase 7 Iter  2          0.00        0.00      0.00        12        283.88  596884544.00         108              0.02      1484
Warning: Restoring scoped app option 'xform.commit_density_threshold' to original value 'unset' (from current value '1', which is different from the scoped value '1.0'). (FLW-2892)
Warning: Restoring scoped app option 'opt.internal.levfilter_arec_slack' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
Information: Configuring Design Fusion Restructuring for total power ...
Clock-opt optimization Phase 7 Iter  3          0.00        0.00      0.00        12        283.88  596884544.00         108              0.02      1484
Warning: Restoring scoped app option 'xform.commit_density_threshold' to original value 'unset' (from current value '1', which is different from the scoped value '1.0'). (FLW-2892)
Warning: Restoring scoped app option 'opt.internal.levfilter_arec_slack' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
LR XFORM: End Prediction Mode

Clock-opt optimization Phase 8 Iter  1          0.00        0.00      0.00        12        286.93  592676992.00         112              0.02      1484
INFO: New Levelizer turned on
INFO: New Levelizer turned on

Clock-opt optimization Phase 9 Iter  1          0.00        0.00      0.00        12        286.93  592676992.00         112              0.02      1484
ISR: Running first pass 
INFO: New Levelizer turned on
[ISR-TRACE] Potential Bucket: Pass 1  Index 0  #Total-cands      1 ( 0.98%) SumPotEst 0.00607610 (36.06%) 
[ISR-TRACE] Potential Bucket: Pass 1  Index 1  #Total-cands      3 ( 2.94%) SumPotEst 0.00715624 (42.48%) 
[ISR-TRACE] Potential Bucket: Pass 1  Index 2  #Total-cands      3 ( 2.94%) SumPotEst 0.00217530 (12.91%) 
[ISR-TRACE] Potential Bucket: Pass 1  Index 3  #Total-cands     95 (93.14%) SumPotEst 0.00144020 ( 8.55%) 
[ISR-TRACE] Pass 1  Bucket 1  #Batches    1  #Initial-Cands      1  #PostFilter-Cands      1  #Comitted    0 ( 0.00%)
[ISR-TRACE] Pass 1    Filter stats     #static   #dynamic
[ISR-TRACE]            bufrem-filter       0 |      0 
[ISR-TRACE]          holdviol-filter       0 |      0 
[ISR-TRACE]     isDownsizable-filter       0 |      0 
[ISR-TRACE]            lowRoi-filter       0 |      0 
[ISR-TRACE]         ok-driver-filter      18 |      0 
[ISR-TRACE]             slack-filter       0 |      0 

ISR: Running second pass 
INFO: New Levelizer turned on
[ISR-TRACE] Potential Bucket: Pass 2  Index 0  #Total-cands      1 ( 0.98%) SumPotEst 0.00607610 (36.06%) 
[ISR-TRACE] Potential Bucket: Pass 2  Index 1  #Total-cands      3 ( 2.94%) SumPotEst 0.00715624 (42.48%) 
[ISR-TRACE] Potential Bucket: Pass 2  Index 2  #Total-cands      3 ( 2.94%) SumPotEst 0.00217530 (12.91%) 
[ISR-TRACE] Potential Bucket: Pass 2  Index 3  #Total-cands     95 (93.14%) SumPotEst 0.00144020 ( 8.55%) 
[ISR-TRACE] Pass 2  Bucket 1  #Batches    1  #Initial-Cands      1  #PostFilter-Cands      1  #Comitted    0 ( 0.00%)
[ISR-TRACE] Pass 2  Bucket 2  #Batches    3  #Initial-Cands      3  #PostFilter-Cands      3  #Comitted    0 ( 0.00%)
[ISR-TRACE] Pass 2  Bucket 3  #Batches    1  #Initial-Cands      3  #PostFilter-Cands      3  #Comitted    3 (100.00%)
[ISR-TRACE] Pass 2  Bucket 4  #Batches    1  #Initial-Cands     95  #PostFilter-Cands      5  #Comitted    1 (20.00%)  #isDownsizable-filter    89  #lowRoi-filter     1
[ISR-TRACE] Pass 2    Filter stats     #static   #dynamic
[ISR-TRACE]            bufrem-filter       0 |      0 
[ISR-TRACE]          holdviol-filter       0 |      0 
[ISR-TRACE]     isDownsizable-filter       0 |     89 
[ISR-TRACE]            lowRoi-filter       0 |      1 
[ISR-TRACE]         ok-driver-filter      18 |      0 
[ISR-TRACE]             slack-filter       0 |      0 

Clock-opt optimization Phase 9 Iter  2          0.00        0.00      0.00        12        286.93  592676992.00         112              0.02      1484
INFO: New Levelizer turned on
[ISR-TRACE] Potential Bucket: Pass 1  Index 0  #Total-cands      1 ( 0.98%) SumPotEst 0.00607610 (43.56%) 
[ISR-TRACE] Potential Bucket: Pass 1  Index 1  #Total-cands    101 (99.02%) SumPotEst 0.00787181 (56.44%) 
[ISR-TRACE] Pass 1  Bucket 1  #Batches    1  #Initial-Cands      1  #PostFilter-Cands      1  #Comitted    0 ( 0.00%)
[ISR-TRACE] Pass 1  Bucket 2  #Batches    3  #Initial-Cands    101  #PostFilter-Cands     11  #Comitted    0 ( 0.00%)  #isDownsizable-filter    89  #lowRoi-filter     1
[ISR-TRACE] Pass 1    Filter stats     #static   #dynamic
[ISR-TRACE]            bufrem-filter       0 |      0 
[ISR-TRACE]          holdviol-filter       0 |      0 
[ISR-TRACE]     isDownsizable-filter       0 |     89 
[ISR-TRACE]            lowRoi-filter       0 |      1 
[ISR-TRACE]         ok-driver-filter      18 |      0 
[ISR-TRACE]             slack-filter       0 |      0 


Clock-opt optimization Phase 10 Iter  1         0.00        0.00      0.00        12        286.93  589862016.00         112              0.02      1484
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Information: skinny blockage scope is upto  935.9701 * 0.10 =   93.5970 user length units.
bmap: stepx = stepy = 83600
creating bmap
DB units per micron : 10000
INFO: New Levelizer turned on
Clock-opt optimization Phase 10 Iter  2         0.00        0.00      0.00        12        286.93  589862016.00         112              0.02      1484
Clock-opt optimization Phase 10 Iter  3         0.00        0.00      0.00        12        286.93  589862016.00         112              0.02      1484

Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Clock-opt optimization Phase 11 Iter  1         0.00        0.00      0.00        12        286.93  589862016.00         112              0.02      1484
Clock-opt optimization Phase 11 Iter  2         0.00        0.00      0.00        12        286.93  589862016.00         112              0.02      1484
Warning: Design includes unreasonable large hold violation(s). (OPT-209)
Clock-opt optimization Phase 11 Iter  3         0.00        0.00      0.00        12        286.93  589862016.00         112              0.02      1484
Warning: Design includes unreasonable large hold violation(s). (OPT-209)
Clock-opt optimization Phase 11 Iter  4         0.00        0.00      0.00        12        286.93  589862016.00         112              0.02      1484
INFO: updating slack distrubution time borrowing 
updateTimeBorrowsAndSi elapsed: 0.253000

Clock-opt optimization Phase 12 Iter  1         0.00        0.00      0.00        12        286.93  589862016.00         112              0.02      1484
Running post-clock timing-driven placement.
Turning on CRPR.
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0092 seconds to build cellmap data
INFO: creating 3(r) x 5(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (8bit_shifter): 15
INFO: creating 3(r) x 5(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (8bit_shifter): 15
Total 0.0015 seconds to load 112 cell instances into cellmap
Moveable cells: 110; Application fixed cells: 2; Macro cells: 0; User fixed cells: 0
0 out of 123 data nets is detail routed, 3 out of 3 clock nets are detail routed and total 126 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 1.5322, cell height 1.6720, cell area 2.5619 for total 112 placed and application fixed cells
Information: Current block utilization is '0.63570', effective utilization is '0.63570'. (OPT-055)
----------------------------------------------------------------
Running congestion-aware direct-timing-driven placement
Start transferring placement data.
Warning: To enable pin track alignment feature, the advanced legalizer has to be turned on using app option "place.legalize.enable_advanced_legalizer".
Warning: Pin track alignment feature will be disabled in this run
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0091 seconds to build cellmap data
Snapped 110 standard cells to the nearest cellrow to improve the accuracy of congestion analysis.
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    8  Proc 5202 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.timing_driven                                    :        false               

Begin global routing.
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell 8bit_shifter is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell 8bit_shifter is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Cell ctmTdsLR_1_434 is placed overlapping with other cells at {{17.656 17.048} {18.416 18.720}}. (ZRT-763)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   22  Alloctr   22  Proc    0 
[End of Read DB] Total (MB): Used   30  Alloctr   30  Proc 5202 
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,37.74um,24.06um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   30  Alloctr   31  Proc 5202 
Net statistics:
Total number of nets     = 128
Number of nets to route  = 124
4 nets are fully connected,
 of which 4 are detail routed and 0 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 124, Total Half Perimeter Wire Length (HPWL) 1355 microns
HPWL   0 ~   50 microns: Net Count      122     Total HPWL         1243 microns
HPWL  50 ~  100 microns: Net Count        2     Total HPWL          112 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   31  Alloctr   31  Proc 5202 
Number of partitions: 1 (1 x 1)
Size of partitions: 22 gCells x 14 gCells
Average gCell capacity  4.01     on layer (1)    M1
Average gCell capacity  8.09     on layer (2)    M2
Average gCell capacity  4.22     on layer (3)    M3
Average gCell capacity  4.07     on layer (4)    M4
Average gCell capacity  2.03     on layer (5)    M5
Average gCell capacity  1.56     on layer (6)    M6
Average gCell capacity  0.81     on layer (7)    M7
Average gCell capacity  0.72     on layer (8)    M8
Average gCell capacity  0.47     on layer (9)    M9
Average gCell capacity  0.18     on layer (10)   MRDL
Average number of tracks per gCell 11.36         on layer (1)    M1
Average number of tracks per gCell 11.32         on layer (2)    M2
Average number of tracks per gCell 5.79  on layer (3)    M3
Average number of tracks per gCell 5.73  on layer (4)    M4
Average number of tracks per gCell 3.00  on layer (5)    M5
Average number of tracks per gCell 2.91  on layer (6)    M6
Average number of tracks per gCell 1.57  on layer (7)    M7
Average number of tracks per gCell 1.50  on layer (8)    M8
Average number of tracks per gCell 0.79  on layer (9)    M9
Average number of tracks per gCell 0.41  on layer (10)   MRDL
Number of gCells = 3080
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   31  Alloctr   31  Proc 5202 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   31  Alloctr   31  Proc 5202 
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   31  Alloctr   31  Proc 5202 
Number of partitions: 1 (1 x 1)
Size of partitions: 22 gCells x 14 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  104  Alloctr  104  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  135  Alloctr  135  Proc 5202 
Information: Using 1 threads for routing. (ZRT-444)
Information: Placement fast mode ON
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 22 gCells x 14 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  135  Alloctr  136  Proc 5202 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =    10 Max = 3 GRCs =     9 (1.46%)
Initial. H routing: Overflow =     8 Max = 2 (GRCs =  1) GRCs =     7 (2.27%)
Initial. V routing: Overflow =     2 Max = 3 (GRCs =  1) GRCs =     2 (0.65%)
Initial. M1         Overflow =     4 Max = 2 (GRCs =  1) GRCs =     3 (0.97%)
Initial. M2         Overflow =     2 Max = 3 (GRCs =  1) GRCs =     2 (0.65%)
Initial. M3         Overflow =     4 Max = 1 (GRCs =  4) GRCs =     4 (1.30%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 1226.59
Initial. Layer M1 wire length = 80.62
Initial. Layer M2 wire length = 532.58
Initial. Layer M3 wire length = 562.71
Initial. Layer M4 wire length = 50.67
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 638
Initial. Via VIA12SQ_C count = 366
Initial. Via VIA23SQ_C count = 263
Initial. Via VIA34SQ_C count = 9
Initial. Via VIA45SQ_C count = 0
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Tue Jun  3 14:12:18 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 22 gCells x 14 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  135  Alloctr  136  Proc 5202 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =     3 Max = 2 GRCs =     2 (0.32%)
phase1. H routing: Overflow =     2 Max = 2 (GRCs =  1) GRCs =     1 (0.32%)
phase1. V routing: Overflow =     1 Max = 2 (GRCs =  1) GRCs =     1 (0.32%)
phase1. M1         Overflow =     2 Max = 2 (GRCs =  1) GRCs =     1 (0.32%)
phase1. M2         Overflow =     1 Max = 2 (GRCs =  1) GRCs =     1 (0.32%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 1233.80
phase1. Layer M1 wire length = 78.95
phase1. Layer M2 wire length = 534.36
phase1. Layer M3 wire length = 553.87
phase1. Layer M4 wire length = 55.52
phase1. Layer M5 wire length = 11.10
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 650
phase1. Via VIA12SQ_C count = 364
phase1. Via VIA23SQ_C count = 267
phase1. Via VIA34SQ_C count = 14
phase1. Via VIA45SQ_C count = 5
phase1. Via VIA56SQ_C count = 0
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  105  Alloctr  105  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  135  Alloctr  136  Proc 5202 

Congestion utilization per direction:
Average vertical track utilization   = 13.92 %
Peak    vertical track utilization   = 83.33 %
Average horizontal track utilization = 14.27 %
Peak    horizontal track utilization = 62.50 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used  105  Alloctr  105  Proc    0 
[End of Global Routing] Total (MB): Used  135  Alloctr  135  Proc 5202 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -22  Alloctr  -22  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 5202 
Using per-layer congestion maps for congestion reduction.
Information: 32.47% of design has horizontal routing density above target_routing_density of 0.80.
Information: 20.13% of design has vertical routing density above target_routing_density of 0.80.
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.75, congestion_driven_max_util 0.91. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 100% done.
Information: Reducing cell density for 15.2% of the movable cells to alleviate congestion. This changes the average cell density in non-congested areas from 0.636 to 0.637. (PLACE-030)
CGRW: permuting timing equivalent pins only
Corner Scaling is off, multiplier is 1.000000
Information: timingScenario func::nom timingCorner nom.  Using corner nom for worst leakage corner. (OPT-078)
Information: Using default layer M4 (OPT-079)
Information: Nominal = 0.0285335  Design MT = 0.350000  Target = 0.1133189  MaxRC = 0.078167 Fast Target = 0.036930 (OPT-081)
nplLib: default vr hor dist = 898
nplLib: default vr ver dist = 898
nplLib: default vr buf size = 6
nplLib: default vr buf size = 2
Placer using max_unbuffered_distance = 897.69

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 true                
Buffering Aware Timing Driven: false               
Seed locs:                     true                
Incremental:                   false               
Congestion:                    true                
Congestion Effort:             medium              
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.continue_on_missing_scandef                :        true                
place.coarse.fix_cells_on_soft_blockages                :        true                

Information: Activity propagation will be performed for scenario func::nom.
Information: Doing activity propagation for mode 'func' and corner 'nom' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func::nom (POW-052)
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 6 ****
****** eLpp estimated wire length 
2.30165% of the net wire length are clock nets
0% of the clock net wire length has no activity
Clock net wire length: 302425
Total net wire length: 1.31395e+07
****** eLpp weights (with caps) (no lengths)
Number of nets: 126, of which 123 non-clock nets
Number of nets with 0 toggle rate: 0 (0%)
Max toggle rate = 0.454545, average toggle rate = 0.0332892
Max non-clock toggle rate = 0.0421374
eLpp weight range = (0.185466, 13.3275)
*** 2 nets are filtered out
Start transferring placement data.
****** Net weight manager: report ******
Weights included: eLpp  PostEffort  
Number of nets with non-default weights: 126
Amt power = 0.1
Non-default weight range: (0.918547, 6.23275)
                             Min         Max         Avg       Stdev        Skew
       Toggle Rates   0.00632546    0.454545   0.0332892    0.066398     6.06992
      Power Weights     0.185466     13.3275    0.976058     1.94683     6.06992
      Final Weights     0.918547     6.23275     1.09284     0.80315     6.23642
Information: Automatic repeater spreading is enabled.
Information: Automatic timing control is enabled.
checking app option clockgate_objective_weight : none
DTDP placement: scenario=func::nom
Information: The net parasitics of block shifter are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.75, congestion_driven_max_util 0.91. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 50% done.
coarse place 75% done.
coarse place 100% done.
Information: Coarse placer wire length estimate = 1286.26
Information: Coarse placer active wire length estimate = 43.1722
Information: Coarse placer weighted wire length estimate = 1283.22
Information: Extraction observers are detached as design net change threshold is reached.
Completed Timing-driven placement, Elapsed time =   0: 0: 0 
Moved 102 out of 112 cells, ratio = 0.910714
Total displacement = 89.696800(um)
Max displacement = 3.618200(um), ctmTdsLR_1_432 (13.248000, 3.672000, 0) => (15.195000, 2.000800, 0)
Displacement histogram:
  0 ~  10% cells displacement <=      0.20(um)
  0 ~  20% cells displacement <=      0.33(um)
  0 ~  30% cells displacement <=      0.47(um)
  0 ~  40% cells displacement <=      0.57(um)
  0 ~  50% cells displacement <=      0.68(um)
  0 ~  60% cells displacement <=      0.82(um)
  0 ~  70% cells displacement <=      0.88(um)
  0 ~  80% cells displacement <=      1.28(um)
  0 ~  90% cells displacement <=      1.73(um)
  0 ~ 100% cells displacement <=      3.62(um)
----------------------------------------------------------------
DFT optimization is skipped due to optimize_scan_chain being false
Information: The stitching and editing of coupling caps is turned OFF for design '8BIT_SHIFTER_LIB:8bit_shifter.design'. (TIM-125)
Information: Design 8bit_shifter has 128 nets, 0 global routed, 3 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'shifter'. (NEX-022)
Information: Design Average RC for design 8bit_shifter  (NEX-011)
Information: r = 1.788072 ohm/um, via_r = 0.462182 ohm/cut, c = 0.071080 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.669333 ohm/um, via_r = 0.582684 ohm/cut, c = 0.080019 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 126, routed nets = 3, across physical hierarchy nets = 0, parasitics cached nets = 126, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Done with post-clock timing-driven placement.
Clock-opt optimization Phase 12 Iter  2         0.00        0.00      0.00        12        286.93  589862016.00         112              0.02      1484
Clock-opt optimization Phase 12 Iter  3         0.00        0.00      0.00        12        286.93  589862016.00         112              0.02      1484
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0091 seconds to build cellmap data
INFO: creating 5(r) x 8(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (8bit_shifter): 40
INFO: creating 5(r) x 8(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (8bit_shifter): 40
Total 0.0015 seconds to load 112 cell instances into cellmap, 102 cells are off site row
Moveable cells: 110; Application fixed cells: 2; Macro cells: 0; User fixed cells: 0
0 out of 123 data nets is detail routed, 3 out of 3 clock nets are detail routed and total 126 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 1.5322, cell height 1.6720, cell area 2.5619 for total 112 placed and application fixed cells
Clock-opt optimization Phase 12 Iter  4         0.00        0.00      0.00        12        286.93  589862016.00         112              0.02      1484
Number of Site types in the design = 1
Warning: No tie cell is available for constant fixing. (OPT-200)
INFO: Running TieOpt on MG
Added 0 tie-hi cells
Added 0 tie-low cells
Clock-opt optimization Phase 12 Iter  5         0.00        0.00      0.00        12        286.93  589862016.00         112              0.02      1484
Running post-clock legalization after dtdp.
----------------------------------------------------------------
Running legalize_placement
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0089 seconds to build cellmap data
INFO: creating 3(r) x 5(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (8bit_shifter): 15
INFO: creating 3(r) x 5(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (8bit_shifter): 15
Total 0.0015 seconds to load 112 cell instances into cellmap, 102 cells are off site row
Moveable cells: 110; Application fixed cells: 2; Macro cells: 0; User fixed cells: 0
0 out of 123 data nets is detail routed, 3 out of 3 clock nets are detail routed and total 126 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 1.5322, cell height 1.6720, cell area 2.5619 for total 112 placed and application fixed cells
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 14 total shapes.
Layer M2: cached 0 shapes out of 20 total shapes.
Cached 120 vias out of 482 total vias.

Legalizing Top Level Design shifter ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0090 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 22 ref cells (8 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      225.68            0        Yes DEFAULT
      451.36          112        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                    112
number of references:                22
number of site rows:                 12
number of locations attempted:     1990
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:         110 (1090 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.329 um ( 0.20 row height)
rms weighted cell displacement:   0.329 um ( 0.20 row height)
max cell displacement:            0.937 um ( 0.56 row height)
avg cell displacement:            0.236 um ( 0.14 row height)
avg weighted cell displacement:   0.236 um ( 0.14 row height)
number of cells moved:              102
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U201 (OR2X1_RVT)
  Input location: (9.2483,6.0801)
  Legal location: (9.296,7.016)
  Displacement:   0.937 um ( 0.56 row height)
Cell: U224 (OR3X1_RVT)
  Input location: (21.4472,6.1713)
  Legal location: (21.456,5.344)
  Displacement:   0.827 um ( 0.49 row height)
Cell: U156 (AND3X1_RVT)
  Input location: (12.6644,6.1666)
  Legal location: (12.64,5.344)
  Displacement:   0.823 um ( 0.49 row height)
Cell: U199 (AND2X1_RVT)
  Input location: (9.5118,4.583)
  Legal location: (9.448,5.344)
  Displacement:   0.764 um ( 0.46 row height)
Cell: U179 (AND2X1_RVT)
  Input location: (5.507,9.4237)
  Legal location: (5.344,8.688)
  Displacement:   0.754 um ( 0.45 row height)
Cell: ctmTdsLR_1_436 (INVX0_RVT)
  Input location: (19.6417,2.9519)
  Legal location: (19.632,3.672)
  Displacement:   0.720 um ( 0.43 row height)
Cell: U207 (AND2X1_RVT)
  Input location: (14.8675,16.0686)
  Legal location: (14.92,15.376)
  Displacement:   0.695 um ( 0.42 row height)
Cell: U226 (AND3X1_RVT)
  Input location: (16.5069,14.3679)
  Legal location: (16.44,13.704)
  Displacement:   0.667 um ( 0.40 row height)
Cell: U196 (OR2X1_RVT)
  Input location: (16.9339,4.3142)
  Legal location: (17.048,3.672)
  Displacement:   0.652 um ( 0.39 row height)
Cell: U225 (AND3X1_RVT)
  Input location: (14.8349,14.3464)
  Legal location: (14.768,13.704)
  Displacement:   0.646 um ( 0.39 row height)

Information: Extraction observers are detached as design net change threshold is reached.
Completed Legalization, Elapsed time =   0: 0: 0 
Moved 102 out of 112 cells, ratio = 0.910714
Total displacement = 33.469398(um)
Max displacement = 0.983600(um), U201 (9.248300, 7.752100, 4) => (9.296000, 7.016000, 0)
Displacement histogram:
  0 ~  10% cells displacement <=      0.06(um)
  0 ~  20% cells displacement <=      0.10(um)
  0 ~  30% cells displacement <=      0.14(um)
  0 ~  40% cells displacement <=      0.20(um)
  0 ~  50% cells displacement <=      0.31(um)
  0 ~  60% cells displacement <=      0.36(um)
  0 ~  70% cells displacement <=      0.45(um)
  0 ~  80% cells displacement <=      0.50(um)
  0 ~  90% cells displacement <=      0.65(um)
  0 ~ 100% cells displacement <=      0.98(um)
Information: The net parasitics of block shifter are cleared. (TIM-123)
Legalization succeeded.
----------------------------------------------------------------
Information: The stitching and editing of coupling caps is turned OFF for design '8BIT_SHIFTER_LIB:8bit_shifter.design'. (TIM-125)
Information: Design 8bit_shifter has 128 nets, 0 global routed, 3 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'shifter'. (NEX-022)
Information: Design Average RC for design 8bit_shifter  (NEX-011)
Information: r = 1.788072 ohm/um, via_r = 0.462182 ohm/cut, c = 0.071080 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.669333 ohm/um, via_r = 0.582684 ohm/cut, c = 0.080019 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 126, routed nets = 3, across physical hierarchy nets = 0, parasitics cached nets = 126, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0092 seconds to build cellmap data
INFO: creating 5(r) x 8(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (8bit_shifter): 40
INFO: creating 5(r) x 8(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (8bit_shifter): 40
Total 0.0015 seconds to load 112 cell instances into cellmap
Moveable cells: 110; Application fixed cells: 2; Macro cells: 0; User fixed cells: 0
0 out of 123 data nets is detail routed, 3 out of 3 clock nets are detail routed and total 126 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 1.5322, cell height 1.6720, cell area 2.5619 for total 112 placed and application fixed cells
Clock-opt optimization Phase 13 Iter  1         0.00        0.00      0.00        12        286.93  589862016.00         112              0.02      1484

Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (132480 120320) (244960 220640)
Chip Core shape: (20000 20000) (357440 120320)
Outside Core shape: (244960 120320) (357440 220640)
Outside Core shape: (20000 120320) (132480 220640)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
INFO: Running FTB cleanup in end of npo flow.
Enable dominated scenarios


INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: First Clock-opt did not mark run with CLO enabled/disabled property
INFO: Concurrent Legalization and Optimization (CLO) Reverted
INFO: Propagating Switching Activities
Information: Activity for scenario func::nom was cached, no propagation required. (POW-005)
INFO: Switching Activity propagation took     0.00006 sec
INFO: Propagating Switching Activity for all power flows 
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: First Clock-opt did not mark run with CLO enabled/disabled property
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
runtime_assert false
enhanced site row merge :  1
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (132480 120320) (244960 220640)
Chip Core shape: (20000 20000) (357440 120320)
Outside Core shape: (244960 120320) (357440 220640)
Outside Core shape: (20000 120320) (132480 220640)
Preroute opto area query mode: NDM
Using CLEO = true
Summary: is MV Ready (has MV info... UPF or derived)
Summary: design is not hierarchical
Voltage Area: id=0, index=0, name=DEFAULT_VA, is default, domain=DEFAULT_POWER_DOMAIN, scopeHier=, psn=VDD;
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Setup Voltages:
  Supply Net = VDD, voltages =  0.8500
  Supply Net = VSS, voltages = 
Hold Voltages:
  Supply Net = VDD, voltages =  0.8500
  Supply Net = VSS, voltages = 
Unique Voltages in Design:  0.8500
Default Voltage Area = DEFAULT_VA
Blocked VAs: 
{_snps_autoNdr_power}
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: First Clock-opt did not mark run with CLO enabled/disabled property

Clock-opt optimization Phase 17 Iter  1         0.00        0.00      0.00        12        286.93  589862016.00         112              0.02      1484
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
INFO: Running refresh_performance_via_ladder_constraints
Warning: max_routing_layer is not set in the design.
INFO: Running refresh_via_ladders
[icc2-lic Tue Jun  3 14:12:19 2025] Command 'route_global' requires licenses
[icc2-lic Tue Jun  3 14:12:19 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Tue Jun  3 14:12:19 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Tue Jun  3 14:12:19 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Tue Jun  3 14:12:19 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Tue Jun  3 14:12:19 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Tue Jun  3 14:12:19 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Tue Jun  3 14:12:19 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Tue Jun  3 14:12:19 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Tue Jun  3 14:12:19 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Tue Jun  3 14:12:19 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Tue Jun  3 14:12:19 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Tue Jun  3 14:12:19 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Tue Jun  3 14:12:19 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Tue Jun  3 14:12:19 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Tue Jun  3 14:12:19 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Tue Jun  3 14:12:19 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Tue Jun  3 14:12:19 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Tue Jun  3 14:12:19 2025] Check-out of alternate set of keys directly with queueing was successful
Warning: Please run the command "check_routability" before running Zroute commands. (ZRT-762)
Information: The net parasitics of block shifter are cleared. (TIM-123)
No cell change area manager for zroute
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    8  Proc 5202 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.force_rerun_after_global_route_opt               :        true                
global.timing_driven                                    :        false               

Begin global routing.
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell 8bit_shifter is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell 8bit_shifter is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   22  Alloctr   22  Proc    0 
[End of Read DB] Total (MB): Used   30  Alloctr   30  Proc 5202 
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,37.74um,24.06um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Tech Data] Total (MB): Used   31  Alloctr   32  Proc 5202 
Net statistics:
Total number of nets     = 128
Number of nets to route  = 124
4 nets are fully connected,
 of which 4 are detail routed and 0 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 124, Total Half Perimeter Wire Length (HPWL) 1330 microns
HPWL   0 ~   50 microns: Net Count      123     Total HPWL         1268 microns
HPWL  50 ~  100 microns: Net Count        1     Total HPWL           62 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   31  Alloctr   32  Proc 5202 
Number of partitions: 1 (1 x 1)
Size of partitions: 22 gCells x 14 gCells
Average gCell capacity  3.76     on layer (1)    M1
Average gCell capacity  8.09     on layer (2)    M2
Average gCell capacity  4.22     on layer (3)    M3
Average gCell capacity  4.07     on layer (4)    M4
Average gCell capacity  2.03     on layer (5)    M5
Average gCell capacity  1.56     on layer (6)    M6
Average gCell capacity  0.81     on layer (7)    M7
Average gCell capacity  0.72     on layer (8)    M8
Average gCell capacity  0.47     on layer (9)    M9
Average gCell capacity  0.18     on layer (10)   MRDL
Average number of tracks per gCell 11.36         on layer (1)    M1
Average number of tracks per gCell 11.32         on layer (2)    M2
Average number of tracks per gCell 5.79  on layer (3)    M3
Average number of tracks per gCell 5.73  on layer (4)    M4
Average number of tracks per gCell 3.00  on layer (5)    M5
Average number of tracks per gCell 2.91  on layer (6)    M6
Average number of tracks per gCell 1.57  on layer (7)    M7
Average number of tracks per gCell 1.50  on layer (8)    M8
Average number of tracks per gCell 0.79  on layer (9)    M9
Average number of tracks per gCell 0.41  on layer (10)   MRDL
Number of gCells = 3080
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   31  Alloctr   32  Proc 5202 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   31  Alloctr   32  Proc 5202 
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   31  Alloctr   32  Proc 5202 
Number of partitions: 1 (1 x 1)
Size of partitions: 22 gCells x 14 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  207  Alloctr  208  Proc 5202 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 22 gCells x 14 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  208  Alloctr  208  Proc 5202 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =     2 Max = 1 GRCs =     2 (0.32%)
Initial. H routing: Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.65%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.32%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.32%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 1214.33
Initial. Layer M1 wire length = 57.35
Initial. Layer M2 wire length = 546.94
Initial. Layer M3 wire length = 561.95
Initial. Layer M4 wire length = 48.09
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 644
Initial. Via VIA12SQ_C count = 369
Initial. Via VIA23SQ_C count = 268
Initial. Via VIA34SQ_C count = 7
Initial. Via VIA45SQ_C count = 0
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Tue Jun  3 14:12:19 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 22 gCells x 14 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  208  Alloctr  208  Proc 5202 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 1214.33
phase1. Layer M1 wire length = 56.44
phase1. Layer M2 wire length = 546.94
phase1. Layer M3 wire length = 562.86
phase1. Layer M4 wire length = 48.09
phase1. Layer M5 wire length = 0.00
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 644
phase1. Via VIA12SQ_C count = 368
phase1. Via VIA23SQ_C count = 269
phase1. Via VIA34SQ_C count = 7
phase1. Via VIA45SQ_C count = 0
phase1. Via VIA56SQ_C count = 0
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Tue Jun  3 14:12:19 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 22 gCells x 14 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  208  Alloctr  208  Proc 5202 
phase2. Routing result:
phase2. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 1214.33
phase2. Layer M1 wire length = 56.44
phase2. Layer M2 wire length = 546.94
phase2. Layer M3 wire length = 562.86
phase2. Layer M4 wire length = 48.09
phase2. Layer M5 wire length = 0.00
phase2. Layer M6 wire length = 0.00
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 644
phase2. Via VIA12SQ_C count = 368
phase2. Via VIA23SQ_C count = 269
phase2. Via VIA34SQ_C count = 7
phase2. Via VIA45SQ_C count = 0
phase2. Via VIA56SQ_C count = 0
phase2. Via VIA67SQ_C count = 0
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  177  Alloctr  177  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  208  Alloctr  208  Proc 5202 

Congestion utilization per direction:
Average vertical track utilization   = 13.85 %
Peak    vertical track utilization   = 50.00 %
Average horizontal track utilization = 14.13 %
Peak    horizontal track utilization = 62.50 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used  177  Alloctr  177  Proc    0 
[End of Global Routing] Total (MB): Used  207  Alloctr  208  Proc 5202 
Updating the database ...
Updating congestion ...
Information: Extraction observers are detached as design net change threshold is reached.
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -22  Alloctr  -22  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 5202 
Information: The stitching and editing of coupling caps is turned OFF for design '8BIT_SHIFTER_LIB:8bit_shifter.design'. (TIM-125)
Information: Design 8bit_shifter has 128 nets, 123 global routed, 3 detail routed. (NEX-024)
Information: build GR coup map successfully (NEX-012)
Information: The RC mode used is GR for design 'shifter'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 126, routed nets = 126, across physical hierarchy nets = 0, parasitics cached nets = 126, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)

Clock-opt route-global QoR
__________________________
Scenario Mapping Table
1: func::nom

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: Clock

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0       13     1.9499        0  589862016
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0       13     1.9499        0  589862016       286.93        112          2          9
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock-opt route-global QoR Summary      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt route-global QoR Summary   0.0000     0.0000   0.0000      0   0.0000     0.0000      0       13        0  589862016       286.93        112

Clock-opt Global-routing complete         CPU:    38 s (  0.01 hr )  ELAPSE:    61 s (  0.02 hr )  MEM-PEAK:  1484 MB

runtime_assert false
enhanced site row merge :  1
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (132480 120320) (244960 220640)
Chip Core shape: (20000 20000) (357440 120320)
Outside Core shape: (244960 120320) (357440 220640)
Outside Core shape: (20000 120320) (132480 220640)
Preroute opto area query mode: NDM
Using CLEO = true
Summary: is MV Ready (has MV info... UPF or derived)
Summary: design is not hierarchical
Voltage Area: id=0, index=0, name=DEFAULT_VA, is default, domain=DEFAULT_POWER_DOMAIN, scopeHier=, psn=VDD;
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Setup Voltages:
  Supply Net = VDD, voltages =  0.8500
  Supply Net = VSS, voltages = 
Hold Voltages:
  Supply Net = VDD, voltages =  0.8500
  Supply Net = VSS, voltages = 
Unique Voltages in Design:  0.8500
Default Voltage Area = DEFAULT_VA
Blocked VAs: 
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell 8bit_shifter is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell 8bit_shifter is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
GR Routing Service: Started IMRD 
GR Routing Service: ndmAttrDef 'usr_tmng_crit' created with default value 0 
GR Routing Service: ndmAttrDef 'rted_by_minDly' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkConn' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkPort' created with default value 0 
Loading timing information to the router ...
Design  Scenario func::nom (Mode func Corner nom)
Timing information loaded to the router.
GR Routing Service: Setting costIdx to 3 
GR Routing Service: rebuildCongmap: itr = 3 
Number of partitions: 1 (1 x 1)
Size of partitions: 22 gCells x 14 gCells
Average gCell capacity  3.76     on layer (1)    M1
Average gCell capacity  8.09     on layer (2)    M2
Average gCell capacity  4.22     on layer (3)    M3
Average gCell capacity  4.07     on layer (4)    M4
Average gCell capacity  2.03     on layer (5)    M5
Average gCell capacity  1.56     on layer (6)    M6
Average gCell capacity  0.81     on layer (7)    M7
Average gCell capacity  0.72     on layer (8)    M8
Average gCell capacity  0.47     on layer (9)    M9
Average gCell capacity  0.18     on layer (10)   MRDL
Average number of tracks per gCell 11.36         on layer (1)    M1
Average number of tracks per gCell 11.32         on layer (2)    M2
Average number of tracks per gCell 5.79  on layer (3)    M3
Average number of tracks per gCell 5.73  on layer (4)    M4
Average number of tracks per gCell 3.00  on layer (5)    M5
Average number of tracks per gCell 2.91  on layer (6)    M6
Average number of tracks per gCell 1.57  on layer (7)    M7
Average number of tracks per gCell 1.50  on layer (8)    M8
Average number of tracks per gCell 0.79  on layer (9)    M9
Average number of tracks per gCell 0.41  on layer (10)   MRDL
Number of gCells = 3080
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Created 1 thread routing service with costIdx = 3. (tbbMode 0)
GR Routing Service: Setting costIdx to 3 
rtapi Thread-server 0: startup 
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Information: skinny blockage scope is upto  935.9701 * 0.10 =   93.5970 user length units.
GR Routing Service: loadPermBufBlockages 

INFO: GRE flow is enabled.

Clock-opt optimization Phase 19 Iter  1         0.00        0.00      0.00        14        286.93  589862016.00         112              0.02      1484

INFO: New Levelizer turned on
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Information: skinny blockage scope is upto  935.9701 * 0.10 =   93.5970 user length units.
Information: Design Average RC for design 8bit_shifter  (NEX-011)
Information: r = 1.788072 ohm/um, via_r = 0.462182 ohm/cut, c = 0.071080 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.669333 ohm/um, via_r = 0.582684 ohm/cut, c = 0.080019 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Clock-opt optimization Phase 20 Iter  1         0.00        0.00      0.00        14        286.93  589862016.00         112              0.02      1484
Information: Using default layer M4 (OPT-079)
Clock-opt optimization Phase 20 Iter  2         0.00        0.00      0.00        14        286.93  589862016.00         112              0.02      1484
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Information: skinny blockage scope is upto  935.9701 * 0.10 =   93.5970 user length units.
Information: Using default layer M4 (OPT-079)
Clock-opt optimization Phase 20 Iter  3         0.00        0.00      0.00        14        286.93  589862016.00         112              0.02      1484
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Information: skinny blockage scope is upto  935.9701 * 0.10 =   93.5970 user length units.
Information: Using default layer M4 (OPT-079)
Clock-opt optimization Phase 20 Iter  4         0.00        0.00      0.00        14        286.93  589862016.00         112              0.02      1484
Clock-opt optimization Phase 20 Iter  5         0.00        0.00      0.00        14        286.93  589862016.00         112              0.02      1484

Clock-opt optimization Phase 21 Iter  1         0.00        0.00      0.00        12        286.93  589862016.00         112              0.02      1484
Clock-opt optimization Phase 21 Iter  2         0.00        0.00      0.00        12        286.93  589862016.00         112              0.02      1484
Clock-opt optimization Phase 21 Iter  3         0.00        0.00      0.00        12        286.93  589862016.00         112              0.02      1484
Clock-opt optimization Phase 21 Iter  4         0.00        0.00      0.00        12        286.93  589862016.00         112              0.02      1484
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Information: skinny blockage scope is upto  935.9701 * 0.10 =   93.5970 user length units.
Clock-opt optimization Phase 21 Iter  5         0.00        0.00      0.00        12        286.93  589862016.00         112              0.02      1484
Clock-opt optimization Phase 21 Iter  6         0.00        0.00      0.00        12        286.93  589862016.00         112              0.02      1484
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Information: skinny blockage scope is upto  935.9701 * 0.10 =   93.5970 user length units.
Clock-opt optimization Phase 21 Iter  7         0.00        0.00      0.00        12        286.93  589862016.00         112              0.02      1484
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Information: skinny blockage scope is upto  935.9701 * 0.10 =   93.5970 user length units.
Clock-opt optimization Phase 21 Iter  8         0.00        0.00      0.00        12        286.93  589862016.00         112              0.02      1484

Clock-opt optimization Phase 22 Iter  1         0.00        0.00      0.00        12        286.93  589862016.00         112              0.02      1484
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Information: CTS will work on the following scenarios. (CTS-101)
   func::nom    (Mode: func; Corner: nom)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00MOhm
   Capacitance : 1.00fF
   Power       : 1.00pW
   Length      : 1.00um
Information: Clock derating is enabled

CTS related app options set by user:
   cts.compile.enable_global_route = false
   cts.compile.enable_local_skew = true
   cts.optimize.enable_local_skew = true

Buffer/Inverter reference list for clock tree synthesis:
   saed32rvt_c/DELLN1X2_RVT
   saed32rvt_c/DELLN2X2_RVT
   saed32rvt_c/DELLN3X2_RVT
   saed32rvt_c/NBUFFX16_RVT
   saed32rvt_c/NBUFFX2_RVT
   saed32rvt_c/NBUFFX32_RVT
   saed32rvt_c/NBUFFX4_RVT
   saed32rvt_c/NBUFFX8_RVT
   saed32rvt_c/IBUFFX16_RVT
   saed32rvt_c/IBUFFX2_RVT
   saed32rvt_c/IBUFFX32_RVT
   saed32rvt_c/IBUFFX4_RVT
   saed32rvt_c/IBUFFX8_RVT
   saed32rvt_c/INVX0_RVT
   saed32rvt_c/INVX16_RVT
   saed32rvt_c/INVX1_RVT
   saed32rvt_c/INVX2_RVT
   saed32rvt_c/INVX32_RVT
   saed32rvt_c/INVX4_RVT
   saed32rvt_c/INVX8_RVT

ICG reference list:
   saed32rvt_c/CGLNPRX2_RVT
   saed32rvt_c/CGLNPRX8_RVT
   saed32rvt_c/CGLNPSX16_RVT
   saed32rvt_c/CGLNPSX2_RVT
   saed32rvt_c/CGLNPSX4_RVT
   saed32rvt_c/CGLNPSX8_RVT
   saed32rvt_c/CGLPPRX2_RVT
   saed32rvt_c/CGLPPRX8_RVT
   saed32rvt_c/CGLPPSX16_RVT
   saed32rvt_c/CGLPPSX2_RVT
   saed32rvt_c/CGLPPSX4_RVT
   saed32rvt_c/CGLPPSX8_RVT


register reference list:
   saed32rvt_c/DFFARX1_RVT
   saed32rvt_c/DFFARX2_RVT
   saed32rvt_c/DFFASRX1_RVT
   saed32rvt_c/DFFASRX2_RVT
   saed32rvt_c/DFFASX1_RVT
   saed32rvt_c/DFFASX2_RVT
   saed32rvt_c/DFFNARX1_RVT
   saed32rvt_c/DFFNARX2_RVT
   saed32rvt_c/DFFNASRNX1_RVT
   saed32rvt_c/DFFNASRNX2_RVT
   saed32rvt_c/DFFNASRQX1_RVT
   saed32rvt_c/DFFNASRQX2_RVT
   saed32rvt_c/DFFNASRX1_RVT
   saed32rvt_c/DFFNASRX2_RVT
   saed32rvt_c/DFFNASX1_RVT
   saed32rvt_c/DFFNASX2_RVT
   saed32rvt_c/DFFNX1_RVT
   saed32rvt_c/DFFNX2_RVT
   saed32rvt_c/DFFSSRX1_RVT
   saed32rvt_c/DFFSSRX2_RVT
   saed32rvt_c/DFFX1_RVT
   saed32rvt_c/DFFX2_RVT
   saed32rvt_c/LARX1_RVT
   saed32rvt_c/LARX2_RVT
   saed32rvt_c/LASRNX1_RVT
   saed32rvt_c/LASRNX2_RVT
   saed32rvt_c/LASRQX1_RVT
   saed32rvt_c/LASRQX2_RVT
   saed32rvt_c/LASRX1_RVT
   saed32rvt_c/LASRX2_RVT
   saed32rvt_c/LASX1_RVT
   saed32rvt_c/LASX2_RVT
   saed32rvt_c/LATCHX1_RVT
   saed32rvt_c/LATCHX2_RVT
   saed32rvt_c/LNANDX1_RVT
   saed32rvt_c/LNANDX2_RVT
   saed32rvt_c/RDFFARX1_RVT
   saed32rvt_c/RDFFARX2_RVT
   saed32rvt_c/RDFFNARX1_RVT
   saed32rvt_c/RDFFNARX2_RVT
   saed32rvt_c/RDFFNSRARX1_RVT
   saed32rvt_c/RDFFNSRARX2_RVT
   saed32rvt_c/RDFFNSRASRNX1_RVT
   saed32rvt_c/RDFFNSRASRNX2_RVT
   saed32rvt_c/RDFFNSRASRQX1_RVT
   saed32rvt_c/RDFFNSRASRQX2_RVT
   saed32rvt_c/RDFFNSRASRX1_RVT
   saed32rvt_c/RDFFNSRASRX2_RVT
   saed32rvt_c/RDFFNSRASX1_RVT
   saed32rvt_c/RDFFNSRASX2_RVT
   saed32rvt_c/RDFFNSRX1_RVT
   saed32rvt_c/RDFFNSRX2_RVT
   saed32rvt_c/RDFFNX1_RVT
   saed32rvt_c/RDFFNX2_RVT
   saed32rvt_c/RDFFSRARX1_RVT
   saed32rvt_c/RDFFSRARX2_RVT
   saed32rvt_c/RDFFSRASRX1_RVT
   saed32rvt_c/RDFFSRASRX2_RVT
   saed32rvt_c/RDFFSRASX1_RVT
   saed32rvt_c/RDFFSRASX2_RVT
   saed32rvt_c/RDFFSRSSRX1_RVT
   saed32rvt_c/RDFFSRX1_RVT
   saed32rvt_c/RDFFSRX2_RVT
   saed32rvt_c/RDFFX1_RVT
   saed32rvt_c/RDFFX2_RVT
   saed32rvt_c/RSDFFARX1_RVT
   saed32rvt_c/RSDFFARX2_RVT
   saed32rvt_c/RSDFFNARX1_RVT
   saed32rvt_c/RSDFFNARX2_RVT
   saed32rvt_c/RSDFFNSRARX1_RVT
   saed32rvt_c/RSDFFNSRARX2_RVT
   saed32rvt_c/RSDFFNSRASRNX1_RVT
   saed32rvt_c/RSDFFNSRASRNX2_RVT
   saed32rvt_c/RSDFFNSRASRQX1_RVT
   saed32rvt_c/RSDFFNSRASRQX2_RVT
   saed32rvt_c/RSDFFNSRASRX1_RVT
   saed32rvt_c/RSDFFNSRASRX2_RVT
   saed32rvt_c/RSDFFNSRASX1_RVT
   saed32rvt_c/RSDFFNSRASX2_RVT
   saed32rvt_c/RSDFFNSRX1_RVT
   saed32rvt_c/RSDFFNSRX2_RVT
   saed32rvt_c/RSDFFNX1_RVT
   saed32rvt_c/RSDFFNX2_RVT
   saed32rvt_c/RSDFFSRARX1_RVT
   saed32rvt_c/RSDFFSRARX2_RVT
   saed32rvt_c/RSDFFSRASRX1_RVT
   saed32rvt_c/RSDFFSRASRX2_RVT
   saed32rvt_c/RSDFFSRASX1_RVT
   saed32rvt_c/RSDFFSRASX2_RVT
   saed32rvt_c/RSDFFSRSSRX1_RVT
   saed32rvt_c/RSDFFSRSSRX2_RVT
   saed32rvt_c/RSDFFSRX1_RVT
   saed32rvt_c/RSDFFSRX2_RVT
   saed32rvt_c/RSDFFX1_RVT
   saed32rvt_c/RSDFFX2_RVT
   saed32rvt_c/SDFFARX1_RVT
   saed32rvt_c/SDFFARX2_RVT
   saed32rvt_c/SDFFASRSX1_RVT
   saed32rvt_c/SDFFASRSX2_RVT
   saed32rvt_c/SDFFASRX1_RVT
   saed32rvt_c/SDFFASRX2_RVT
   saed32rvt_c/SDFFASX1_RVT
   saed32rvt_c/SDFFASX2_RVT
   saed32rvt_c/SDFFNARX1_RVT
   saed32rvt_c/SDFFNARX2_RVT
   saed32rvt_c/SDFFNASRX1_RVT
   saed32rvt_c/SDFFNASRX2_RVT
   saed32rvt_c/SDFFNASX1_RVT
   saed32rvt_c/SDFFNASX2_RVT
   saed32rvt_c/SDFFNX1_RVT
   saed32rvt_c/SDFFNX2_RVT
   saed32rvt_c/SDFFSSRX1_RVT
   saed32rvt_c/SDFFSSRX2_RVT
   saed32rvt_c/SDFFX1_RVT
   saed32rvt_c/SDFFX2_RVT

Information: 'nom' is identified as primary corner for initial clock tree building. (CTS-103)
Warning: No clock routing rule is specified. (CTS-038)

Clock cell spacing rule list:
   No clock cell spacing rule is found.
DBG: ccdInfra::ccdInfra
Drc Mode Option: auto
Information: Legalizer's PDC rule check is NOT enabled
Information: Legalizer's advanced rule check is NOT enabled
DBG: ccdInfra::initAppOptions
DBG: ccdInfra::initCtsFixedBalancePins
CCD initialization runtime: cpu 0.002654, elapsed 0.002657, speed up 0.998871.

CCD-Info: App options set by user
   ccd.hold_control_effort = medium
   clock_opt.flow.enable_ccd = true

CCD: Netlist change observers are disabled for incremental timing updates
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)
Information: The timing has been updated before disabling netlist and extraction change observers. (TIM-121)
CCD: using 1 threads
CTSSC route status detected: clock (VR 0, GR 0, DR 28), data (VR 0, GR 530, DR 0); stage = auto, isPostRoute = FALSE
INFO: optApi switch to CTS purpose
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 126 total shapes.
Layer M2: cached 0 shapes out of 256 total shapes.
Cached 120 vias out of 1126 total vias.
enhanced site row merge :  1
Number of Site types in the design = 1
Total power = 0.644468, Leakage = 0.589862, Internal = 0.051374, Switching = 0.003232
Information: 'nom' is identified as primary corner for initial clock tree building. (CTS-103)

CCD: Initial QOR:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 3.369143, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = nan, TNHS = 0.000000, NHVP = 0

    Scenario func::nom  WNS = 3.369143, TNS = 0.000000, NVP = 0
    Scenario func::nom
       Path Group **in2reg_default**  WNS = 3.369143, TNS = 0.000000, NVP = 0
       Path Group **reg2out_default**  WNS = 3.614950, TNS = 0.000000, NVP = 0
    Scenario func::nom
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 3.369, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = nan, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=nan, tns=0.000000, nvp=0)

CCD: Before drc optimization
      (Unfixable: NetsWithDRC = 1, worst Tran/Cap cost = 0.3500/0.0000, total Tran/Cap cost = 0.3500/0.0000)

Information: There is no DRC violation or all DRC violations are not fixable.

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     1.0037

-------------------------------------------------


CCD: After drc optimization:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 3.369143, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = nan, TNHS = 0.000000, NHVP = 0

    Scenario func::nom  WNS = 3.369143, TNS = 0.000000, NVP = 0
    Scenario func::nom
       Path Group **in2reg_default**  WNS = 3.369143, TNS = 0.000000, NVP = 0
       Path Group **reg2out_default**  WNS = 3.614950, TNS = 0.000000, NVP = 0
    Scenario func::nom
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 3.369, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = nan, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=nan, tns=0.000000, nvp=0)
      (Unfixable: NetsWithDRC = 1, worst Tran/Cap cost = 0.3500/0.0000, total Tran/Cap cost = 0.3500/0.0000)

Information: There is no DRC violation or all DRC violations are not fixable.

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     0.9896

-------------------------------------------------


CCD: After CG based optimization:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 3.369143, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = nan, TNHS = 0.000000, NHVP = 0

    Scenario func::nom  WNS = 3.369143, TNS = 0.000000, NVP = 0
    Scenario func::nom
       Path Group **in2reg_default**  WNS = 3.369143, TNS = 0.000000, NVP = 0
       Path Group **reg2out_default**  WNS = 3.614950, TNS = 0.000000, NVP = 0
    Scenario func::nom
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 3.369, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = nan, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=nan, tns=0.000000, nvp=0)
Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Route Cleanup and Reuse: 0 shapes being reused for 0 clock nets
INFO: optApi switch to OPTO purpose
enhanced site row merge :  1
Number of Site types in the design = 1
 CCD flow runtime: cpu 0.093488, elapsed 0.093696, speed up 0.997780.
Mark clock trees...
Marking clock synthesized attributes

Marking spacing rules

Clock cell spacing rule list:
   No clock cell spacing rule is found.

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Enable clock slack update
INFO: cellmap features:  adv-rules=(Y), pdc=(Y), clock-rules=(Y)
Clock-opt optimization Phase 23 Iter  1         0.00        0.00      0.00        12        286.93  589862016.00         112              0.02      1484
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Clock-opt optimization Phase 24 Iter  1         0.00        0.00      0.00        12        286.93  589862016.00         112              0.02      1484
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Clock-opt optimization Phase 24 Iter  2         0.00        0.00      0.00        12        286.93  589862016.00         112              0.02      1484
Clock-opt optimization Phase 24 Iter  3         0.00        0.00      0.00        12        286.93  589862016.00         112              0.02      1484
Clock-opt optimization Phase 24 Iter  4         0.00        0.00      0.00        12        286.93  589862016.00         112              0.02      1484
Clock-opt optimization Phase 24 Iter  5         0.00        0.00      0.00        12        286.93  589862016.00         112              0.02      1484
Clock-opt optimization Phase 24 Iter  6         0.00        0.00      0.00        12        286.93  589862016.00         112              0.02      1484
Clock-opt optimization Phase 24 Iter  7         0.00        0.00      0.00        12        286.93  589862016.00         112              0.02      1484
Clock-opt optimization Phase 24 Iter  8         0.00        0.00      0.00        12        286.93  589862016.00         112              0.02      1484
Clock-opt optimization Phase 24 Iter  9         0.00        0.00      0.00        12        286.93  589862016.00         112              0.02      1484
Clock-opt optimization Phase 24 Iter 10         0.00        0.00      0.00        12        286.93  589862016.00         112              0.02      1484
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Information: skinny blockage scope is upto  935.9701 * 0.10 =   93.5970 user length units.
Clock-opt optimization Phase 24 Iter 11         0.00        0.00      0.00        12        286.93  589862016.00         112              0.02      1484
Clock-opt optimization Phase 24 Iter 12         0.00        0.00      0.00        12        286.93  589862016.00         112              0.02      1484
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Information: skinny blockage scope is upto  935.9701 * 0.10 =   93.5970 user length units.
Clock-opt optimization Phase 24 Iter 13         0.00        0.00      0.00        12        286.93  589862016.00         112              0.02      1484
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Information: skinny blockage scope is upto  935.9701 * 0.10 =   93.5970 user length units.
Clock-opt optimization Phase 24 Iter 14         0.00        0.00      0.00        12        286.93  589862016.00         112              0.02      1484
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Information: skinny blockage scope is upto  935.9701 * 0.10 =   93.5970 user length units.
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Information: skinny blockage scope is upto  935.9701 * 0.10 =   93.5970 user length units.
Clock-opt optimization Phase 24 Iter 15         0.00        0.00      0.00        12        286.93  589862016.00         112              0.02      1484
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Information: skinny blockage scope is upto  935.9701 * 0.10 =   93.5970 user length units.
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Information: skinny blockage scope is upto  935.9701 * 0.10 =   93.5970 user length units.
Clock-opt optimization Phase 24 Iter 16         0.00        0.00      0.00        12        286.93  589862016.00         112              0.02      1484
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Information: skinny blockage scope is upto  935.9701 * 0.10 =   93.5970 user length units.
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Information: skinny blockage scope is upto  935.9701 * 0.10 =   93.5970 user length units.
Clock-opt optimization Phase 24 Iter 17         0.00        0.00      0.00        12        286.93  589862016.00         112              0.02      1484

Clock-opt optimization Phase 25 Iter  1         0.00        0.00      0.00        12        286.93  589862016.00         112              0.02      1484
Warning: Design includes unreasonable large hold violation(s). (OPT-209)
Clock-opt optimization Phase 25 Iter  2         0.00        0.00      0.00        12        286.93  589862016.00         112              0.02      1484
Warning: Design includes unreasonable large hold violation(s). (OPT-209)
INFO: updating slack distrubution time borrowing 
updateTimeBorrowsAndSi elapsed: 0.161000

Clock-opt optimization Phase 26 Iter  1         0.00        0.00      0.00        12        286.93  589862016.00         112              0.02      1484
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Information: CTS will work on the following scenarios. (CTS-101)
   func::nom    (Mode: func; Corner: nom)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00MOhm
   Capacitance : 1.00fF
   Power       : 1.00pW
   Length      : 1.00um
Information: Clock derating is enabled

CTS related app options set by user:
   cts.compile.enable_global_route = false
   cts.compile.enable_local_skew = true
   cts.optimize.enable_local_skew = true

Buffer/Inverter reference list for clock tree synthesis:
   saed32rvt_c/DELLN1X2_RVT
   saed32rvt_c/DELLN2X2_RVT
   saed32rvt_c/DELLN3X2_RVT
   saed32rvt_c/NBUFFX16_RVT
   saed32rvt_c/NBUFFX2_RVT
   saed32rvt_c/NBUFFX32_RVT
   saed32rvt_c/NBUFFX4_RVT
   saed32rvt_c/NBUFFX8_RVT
   saed32rvt_c/IBUFFX16_RVT
   saed32rvt_c/IBUFFX2_RVT
   saed32rvt_c/IBUFFX32_RVT
   saed32rvt_c/IBUFFX4_RVT
   saed32rvt_c/IBUFFX8_RVT
   saed32rvt_c/INVX0_RVT
   saed32rvt_c/INVX16_RVT
   saed32rvt_c/INVX1_RVT
   saed32rvt_c/INVX2_RVT
   saed32rvt_c/INVX32_RVT
   saed32rvt_c/INVX4_RVT
   saed32rvt_c/INVX8_RVT

ICG reference list:
   saed32rvt_c/CGLNPRX2_RVT
   saed32rvt_c/CGLNPRX8_RVT
   saed32rvt_c/CGLNPSX16_RVT
   saed32rvt_c/CGLNPSX2_RVT
   saed32rvt_c/CGLNPSX4_RVT
   saed32rvt_c/CGLNPSX8_RVT
   saed32rvt_c/CGLPPRX2_RVT
   saed32rvt_c/CGLPPRX8_RVT
   saed32rvt_c/CGLPPSX16_RVT
   saed32rvt_c/CGLPPSX2_RVT
   saed32rvt_c/CGLPPSX4_RVT
   saed32rvt_c/CGLPPSX8_RVT


register reference list:
   saed32rvt_c/DFFARX1_RVT
   saed32rvt_c/DFFARX2_RVT
   saed32rvt_c/DFFASRX1_RVT
   saed32rvt_c/DFFASRX2_RVT
   saed32rvt_c/DFFASX1_RVT
   saed32rvt_c/DFFASX2_RVT
   saed32rvt_c/DFFNARX1_RVT
   saed32rvt_c/DFFNARX2_RVT
   saed32rvt_c/DFFNASRNX1_RVT
   saed32rvt_c/DFFNASRNX2_RVT
   saed32rvt_c/DFFNASRQX1_RVT
   saed32rvt_c/DFFNASRQX2_RVT
   saed32rvt_c/DFFNASRX1_RVT
   saed32rvt_c/DFFNASRX2_RVT
   saed32rvt_c/DFFNASX1_RVT
   saed32rvt_c/DFFNASX2_RVT
   saed32rvt_c/DFFNX1_RVT
   saed32rvt_c/DFFNX2_RVT
   saed32rvt_c/DFFSSRX1_RVT
   saed32rvt_c/DFFSSRX2_RVT
   saed32rvt_c/DFFX1_RVT
   saed32rvt_c/DFFX2_RVT
   saed32rvt_c/LARX1_RVT
   saed32rvt_c/LARX2_RVT
   saed32rvt_c/LASRNX1_RVT
   saed32rvt_c/LASRNX2_RVT
   saed32rvt_c/LASRQX1_RVT
   saed32rvt_c/LASRQX2_RVT
   saed32rvt_c/LASRX1_RVT
   saed32rvt_c/LASRX2_RVT
   saed32rvt_c/LASX1_RVT
   saed32rvt_c/LASX2_RVT
   saed32rvt_c/LATCHX1_RVT
   saed32rvt_c/LATCHX2_RVT
   saed32rvt_c/LNANDX1_RVT
   saed32rvt_c/LNANDX2_RVT
   saed32rvt_c/RDFFARX1_RVT
   saed32rvt_c/RDFFARX2_RVT
   saed32rvt_c/RDFFNARX1_RVT
   saed32rvt_c/RDFFNARX2_RVT
   saed32rvt_c/RDFFNSRARX1_RVT
   saed32rvt_c/RDFFNSRARX2_RVT
   saed32rvt_c/RDFFNSRASRNX1_RVT
   saed32rvt_c/RDFFNSRASRNX2_RVT
   saed32rvt_c/RDFFNSRASRQX1_RVT
   saed32rvt_c/RDFFNSRASRQX2_RVT
   saed32rvt_c/RDFFNSRASRX1_RVT
   saed32rvt_c/RDFFNSRASRX2_RVT
   saed32rvt_c/RDFFNSRASX1_RVT
   saed32rvt_c/RDFFNSRASX2_RVT
   saed32rvt_c/RDFFNSRX1_RVT
   saed32rvt_c/RDFFNSRX2_RVT
   saed32rvt_c/RDFFNX1_RVT
   saed32rvt_c/RDFFNX2_RVT
   saed32rvt_c/RDFFSRARX1_RVT
   saed32rvt_c/RDFFSRARX2_RVT
   saed32rvt_c/RDFFSRASRX1_RVT
   saed32rvt_c/RDFFSRASRX2_RVT
   saed32rvt_c/RDFFSRASX1_RVT
   saed32rvt_c/RDFFSRASX2_RVT
   saed32rvt_c/RDFFSRSSRX1_RVT
   saed32rvt_c/RDFFSRX1_RVT
   saed32rvt_c/RDFFSRX2_RVT
   saed32rvt_c/RDFFX1_RVT
   saed32rvt_c/RDFFX2_RVT
   saed32rvt_c/RSDFFARX1_RVT
   saed32rvt_c/RSDFFARX2_RVT
   saed32rvt_c/RSDFFNARX1_RVT
   saed32rvt_c/RSDFFNARX2_RVT
   saed32rvt_c/RSDFFNSRARX1_RVT
   saed32rvt_c/RSDFFNSRARX2_RVT
   saed32rvt_c/RSDFFNSRASRNX1_RVT
   saed32rvt_c/RSDFFNSRASRNX2_RVT
   saed32rvt_c/RSDFFNSRASRQX1_RVT
   saed32rvt_c/RSDFFNSRASRQX2_RVT
   saed32rvt_c/RSDFFNSRASRX1_RVT
   saed32rvt_c/RSDFFNSRASRX2_RVT
   saed32rvt_c/RSDFFNSRASX1_RVT
   saed32rvt_c/RSDFFNSRASX2_RVT
   saed32rvt_c/RSDFFNSRX1_RVT
   saed32rvt_c/RSDFFNSRX2_RVT
   saed32rvt_c/RSDFFNX1_RVT
   saed32rvt_c/RSDFFNX2_RVT
   saed32rvt_c/RSDFFSRARX1_RVT
   saed32rvt_c/RSDFFSRARX2_RVT
   saed32rvt_c/RSDFFSRASRX1_RVT
   saed32rvt_c/RSDFFSRASRX2_RVT
   saed32rvt_c/RSDFFSRASX1_RVT
   saed32rvt_c/RSDFFSRASX2_RVT
   saed32rvt_c/RSDFFSRSSRX1_RVT
   saed32rvt_c/RSDFFSRSSRX2_RVT
   saed32rvt_c/RSDFFSRX1_RVT
   saed32rvt_c/RSDFFSRX2_RVT
   saed32rvt_c/RSDFFX1_RVT
   saed32rvt_c/RSDFFX2_RVT
   saed32rvt_c/SDFFARX1_RVT
   saed32rvt_c/SDFFARX2_RVT
   saed32rvt_c/SDFFASRSX1_RVT
   saed32rvt_c/SDFFASRSX2_RVT
   saed32rvt_c/SDFFASRX1_RVT
   saed32rvt_c/SDFFASRX2_RVT
   saed32rvt_c/SDFFASX1_RVT
   saed32rvt_c/SDFFASX2_RVT
   saed32rvt_c/SDFFNARX1_RVT
   saed32rvt_c/SDFFNARX2_RVT
   saed32rvt_c/SDFFNASRX1_RVT
   saed32rvt_c/SDFFNASRX2_RVT
   saed32rvt_c/SDFFNASX1_RVT
   saed32rvt_c/SDFFNASX2_RVT
   saed32rvt_c/SDFFNX1_RVT
   saed32rvt_c/SDFFNX2_RVT
   saed32rvt_c/SDFFSSRX1_RVT
   saed32rvt_c/SDFFSSRX2_RVT
   saed32rvt_c/SDFFX1_RVT
   saed32rvt_c/SDFFX2_RVT

Information: 'nom' is identified as primary corner for initial clock tree building. (CTS-103)
Warning: No clock routing rule is specified. (CTS-038)

Clock cell spacing rule list:
   No clock cell spacing rule is found.
CCD MOO settings for (gccd2gre, qor_tns): 2 engines
    Engine NONE_POWER has 9 objectives, 1 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 0, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            NONE_POWER: priority 10, weight 20.000000, degradationPercentAllowed 0.005000, step back 0.150000, isTargeted 1, isMaximize 0
            R2R_TNS: priority 20, weight 2.000000, degradationPercentAllowed 0.001000, step back 0.100000, isTargeted 1, isMaximize 1
            SLOWR2R_TNS: priority 20, weight 2.000000, degradationPercentAllowed 0.001000, step back 0.100000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 30, weight 1.000000, degradationPercentAllowed 0.001000, step back 0.100000, isTargeted 1, isMaximize 1
            R2R_WNS: priority 40, weight 1.000000, degradationPercentAllowed 0.000000, step back 0.050000, isTargeted 1, isMaximize 1
            SLOWR2R_WNS: priority 40, weight 1.000000, degradationPercentAllowed 0.000000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_WNS: priority 50, weight 1.000000, degradationPercentAllowed 0.000000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 60, weight 1.000000, degradationPercentAllowed 0.001000, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_REGISTER_POWER, 
    Engine NONE_POWER has 9 objectives, 1 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 1, mergeIOWithR2R = 0, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 100.000000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            NONE_POWER: priority 10, weight 20.000000, degradationPercentAllowed 0.005000, step back 0.150000, isTargeted 1, isMaximize 0
            R2R_TNS: priority 20, weight 2.000000, degradationPercentAllowed 0.001000, step back 0.100000, isTargeted 1, isMaximize 1
            SLOWR2R_TNS: priority 20, weight 2.000000, degradationPercentAllowed 0.001000, step back 0.100000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 30, weight 1.000000, degradationPercentAllowed 0.001000, step back 0.100000, isTargeted 1, isMaximize 1
            R2R_WNS: priority 40, weight 1.000000, degradationPercentAllowed 0.000000, step back 0.050000, isTargeted 1, isMaximize 1
            SLOWR2R_WNS: priority 40, weight 1.000000, degradationPercentAllowed 0.000000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_WNS: priority 50, weight 1.000000, degradationPercentAllowed 0.000000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 60, weight 1.000000, degradationPercentAllowed 0.001000, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_POWER, 
DBG: ccdInfra::ccdInfra
Drc Mode Option: auto
Information: Legalizer's PDC rule check is NOT enabled
Information: Legalizer's advanced rule check is NOT enabled
CCD blasted path groups
DBG: ccdInfra::initAppOptions
DBG: ccdInfra::initCtsFixedBalancePins
CCD initialization runtime: cpu 0.005439, elapsed 0.005449, speed up 0.998165.

CCD-Info: App options set by user
   ccd.hold_control_effort = medium
   clock_opt.flow.enable_ccd = true

CCD: Netlist change observers are disabled for incremental timing updates
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)
Information: The timing has been updated before disabling netlist and extraction change observers. (TIM-121)
CCD: using 1 threads
CTSSC route status detected: clock (VR 0, GR 0, DR 28), data (VR 0, GR 530, DR 0); stage = auto, isPostRoute = FALSE
INFO: optApi switch to CTS purpose
enhanced site row merge :  1
Number of Site types in the design = 1
Total power = 0.644468, Leakage = 0.589862, Internal = 0.051374, Switching = 0.003232
Information: 'nom' is identified as primary corner for initial clock tree building. (CTS-103)

CCD: Initial QOR:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 3.369143, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = nan, TNHS = 0.000000, NHVP = 0

    Scenario func::nom  WNS = 3.369143, TNS = 0.000000, NVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 3.369, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = nan, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=nan, tns=0.000000, nvp=0)
 All scenarios used by CCD
    scenario 0: func::nom , isDynamicPower, isLeakagePower, isMaxTran, isMaxCap
          mode: func, id = 1
          corner: nom, id = 1
          isSetup: wns = 3.369143, unweighted tns = 0.000000
          isHold: wns = nan, unweighted tns = 0.000000

Enable clock slack update

    Optimization Summary                

-------------------------------------------------

  # Seeds generated                              0
  # Valid linear regressions                     0
  # Seeds with valid budget                      0
  # Seeds with accepted implementation           0
  # NumCTCells changed                           0


  # Total CPU time                               00h:00m:00s
  # Total elapsed time                           00h:00m:00s
  # Flow total speed up                          0.997746
  # Init lazy tns CPU time                       00h:00m:00s
  # Init lazy tns elapsed time                   00h:00m:00s
  # Init lazy tns speed up                       0.997131
  # Seed generation CPU time                     00h:00m:00s
  # Seed generation elapsed time                 00h:00m:00s
  # Seed generation speed up                     0.997166

-------------------------------------------------


CCD: After FMAX optimization:gccd2gre_NONE_POWER0
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 3.369143, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = nan, TNHS = 0.000000, NHVP = 0

    Scenario func::nom  WNS = 3.369143, TNS = 0.000000, NVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 3.369, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = nan, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=nan, tns=0.000000, nvp=0)

    Optimization Summary                

-------------------------------------------------

  # Seeds generated                              0
  # Valid linear regressions                     0
  # Seeds with valid budget                      0
  # Seeds with accepted implementation           0
  # NumCTCells changed                           0


  # Total CPU time                               00h:00m:00s
  # Total elapsed time                           00h:00m:00s
  # Flow total speed up                          0.997420
  # Init lazy tns CPU time                       00h:00m:00s
  # Init lazy tns elapsed time                   00h:00m:00s
  # Init lazy tns speed up                       0.997150
  # Seed generation CPU time                     00h:00m:00s
  # Seed generation elapsed time                 00h:00m:00s
  # Seed generation speed up                     0.997043

-------------------------------------------------


CCD: After FMAX optimization:gccd2gre_NONE_POWER1
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 3.369143, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = nan, TNHS = 0.000000, NHVP = 0

    Scenario func::nom  WNS = 3.369143, TNS = 0.000000, NVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 3.369, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = nan, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=nan, tns=0.000000, nvp=0)
Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Route Cleanup and Reuse: 0 shapes being reused for 0 clock nets
INFO: optApi switch to OPTO purpose
enhanced site row merge :  1
Number of Site types in the design = 1
 CCD flow runtime: cpu 0.111232, elapsed 0.111489, speed up 0.997695.
CCD unblasted path groups
Mark clock trees...
Marking clock synthesized attributes

Marking spacing rules

Clock cell spacing rule list:
   No clock cell spacing rule is found.

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Enable clock slack update
INFO: cellmap features:  adv-rules=(Y), pdc=(Y), clock-rules=(Y)
Clock-opt optimization Phase 27 Iter  1         0.00        0.00      0.00        12        286.93  589862016.00         112              0.02      1484
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Clock-opt optimization Phase 28 Iter  1         0.00        0.00      0.00        12        286.93  589862016.00         112              0.02      1484
INFO: New Levelizer turned on
[ISR-TRACE] Potential Bucket: Pass 1  Index 0  #Total-cands      1 ( 0.98%) SumPotEst 0.00607610 (43.56%) 
[ISR-TRACE] Potential Bucket: Pass 1  Index 1  #Total-cands      2 ( 1.96%) SumPotEst 0.00477083 (34.20%) 
[ISR-TRACE] Potential Bucket: Pass 1  Index 2  #Total-cands      2 ( 1.96%) SumPotEst 0.00310099 (22.23%) 
[ISR-TRACE] Potential Bucket: Pass 1  Index 3  #Total-cands     97 (95.10%) SumPotEst 0.00000000 ( 0.00%) 
[ISR-TRACE] Pass 1  Bucket 1  #Batches    1  #Initial-Cands      1  #PostFilter-Cands      1  #Comitted    0 ( 0.00%)
[ISR-TRACE] Pass 1  Bucket 2  #Batches    2  #Initial-Cands      2  #PostFilter-Cands      2  #Comitted    0 ( 0.00%)
[ISR-TRACE] Pass 1  Bucket 3  #Batches    1  #Initial-Cands      2  #PostFilter-Cands      1  #Comitted    0 ( 0.00%)  #lowRoi-filter     1
[ISR-TRACE] Pass 1  Bucket 4  #Batches    1  #Initial-Cands     97  #PostFilter-Cands      8  #Comitted    0 ( 0.00%)  #isDownsizable-filter    89
[ISR-TRACE] Pass 1    Filter stats     #static   #dynamic
[ISR-TRACE]            bufrem-filter       0 |      0 
[ISR-TRACE]          holdviol-filter       0 |      0 
[ISR-TRACE]     isDownsizable-filter       0 |     89 
[ISR-TRACE]            lowRoi-filter       0 |      1 
[ISR-TRACE]         ok-driver-filter      18 |      0 
[ISR-TRACE]             slack-filter       0 |      0 

Clock-opt optimization Phase 28 Iter  2         0.00        0.00      0.00        12        286.93  589862016.00         112              0.02      1484
INFO: New Levelizer turned on
[ISR-TRACE] Potential Bucket: Pass 1  Index 0  #Total-cands      1 ( 0.98%) SumPotEst 0.00607610 (43.56%) 
[ISR-TRACE] Potential Bucket: Pass 1  Index 1  #Total-cands      2 ( 1.96%) SumPotEst 0.00477083 (34.20%) 
[ISR-TRACE] Potential Bucket: Pass 1  Index 2  #Total-cands      2 ( 1.96%) SumPotEst 0.00310099 (22.23%) 
[ISR-TRACE] Potential Bucket: Pass 1  Index 3  #Total-cands     97 (95.10%) SumPotEst 0.00000000 ( 0.00%) 
[ISR-TRACE] Pass 1  Bucket 1  #Batches    1  #Initial-Cands      1  #PostFilter-Cands      1  #Comitted    0 ( 0.00%)
[ISR-TRACE] Pass 1  Bucket 2  #Batches    2  #Initial-Cands      2  #PostFilter-Cands      2  #Comitted    0 ( 0.00%)
[ISR-TRACE] Pass 1  Bucket 3  #Batches    1  #Initial-Cands      2  #PostFilter-Cands      1  #Comitted    0 ( 0.00%)  #lowRoi-filter     1
[ISR-TRACE] Pass 1  Bucket 4  #Batches    1  #Initial-Cands     97  #PostFilter-Cands      8  #Comitted    0 ( 0.00%)  #isDownsizable-filter    89
[ISR-TRACE] Pass 1    Filter stats     #static   #dynamic
[ISR-TRACE]            bufrem-filter       0 |      0 
[ISR-TRACE]          holdviol-filter       0 |      0 
[ISR-TRACE]     isDownsizable-filter       0 |     89 
[ISR-TRACE]            lowRoi-filter       0 |      1 
[ISR-TRACE]         ok-driver-filter      18 |      0 
[ISR-TRACE]             slack-filter       0 |      0 


Clock-opt optimization Phase 29 Iter  1         0.00        0.00      0.00        12        286.93  589862016.00         112              0.02      1484
INFO: New Levelizer turned on

Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Information: skinny blockage scope is upto  935.9701 * 0.10 =   93.5970 user length units.
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Information: skinny blockage scope is upto  935.9701 * 0.10 =   93.5970 user length units.
Clock-opt optimization Phase 30 Iter  1         0.00        0.00      0.00        12        286.93  589862016.00         112              0.02      1484
Information: Using default layer M4 (OPT-079)

Clock-opt optimization Phase 31 Iter  1         0.00        0.00      0.00        12        286.93  589862016.00         112              0.02      1484

Clock-opt optimization Phase 32 Iter  1         0.00        0.00      0.00        12        286.93  589862016.00         112              0.02      1484
Warning: Design includes unreasonable large hold violation(s). (OPT-209)
Clock-opt optimization Phase 32 Iter  2         0.00        0.00      0.00        12        286.93  589862016.00         112              0.02      1484
Warning: Design includes unreasonable large hold violation(s). (OPT-209)
INFO: updating slack distrubution time borrowing 
updateTimeBorrowsAndSi elapsed: 0.164000


Clock-opt route preserve complete         CPU:    40 s (  0.01 hr )  ELAPSE:    63 s (  0.02 hr )  MEM-PEAK:  1484 MB

INFO: Sending timing info to router
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
[icc2-lic Tue Jun  3 14:12:22 2025] Command 'legalize_placement' requires licenses
[icc2-lic Tue Jun  3 14:12:22 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Tue Jun  3 14:12:22 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Tue Jun  3 14:12:22 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Tue Jun  3 14:12:22 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Tue Jun  3 14:12:22 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Tue Jun  3 14:12:22 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Tue Jun  3 14:12:22 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Tue Jun  3 14:12:22 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Tue Jun  3 14:12:22 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Tue Jun  3 14:12:22 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Tue Jun  3 14:12:22 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Tue Jun  3 14:12:22 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Tue Jun  3 14:12:22 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Tue Jun  3 14:12:22 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Tue Jun  3 14:12:22 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Tue Jun  3 14:12:22 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Tue Jun  3 14:12:22 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Tue Jun  3 14:12:22 2025] Check-out of alternate set of keys directly with queueing was successful
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 126 total shapes.
Layer M2: cached 0 shapes out of 256 total shapes.
Cached 120 vias out of 1126 total vias.

Legalizing Top Level Design shifter ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0090 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 22 ref cells (8 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      225.68            0        Yes DEFAULT
      451.36          112        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                    112
number of references:                22
number of site rows:                 12
number of locations attempted:     1910
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:         110 (1090 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.000 um ( 0.00 row height)
rms weighted cell displacement:   0.000 um ( 0.00 row height)
max cell displacement:            0.000 um ( 0.00 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                0
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U173 (AND2X1_RVT)
  Input location: (8.384,3.672)
  Legal location: (8.384,3.672)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U171 (AND2X1_RVT)
  Input location: (11.576,2)
  Legal location: (11.576,2)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U169 (AND2X1_RVT)
  Input location: (4.736,3.672)
  Legal location: (4.736,3.672)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U168 (AND2X1_RVT)
  Input location: (6.864,2)
  Legal location: (6.864,2)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U155 (AND2X1_RVT)
  Input location: (17.656,10.36)
  Legal location: (17.656,10.36)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U163 (AND2X1_RVT)
  Input location: (14.616,5.344)
  Legal location: (14.616,5.344)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U161 (AND2X1_RVT)
  Input location: (19.784,7.016)
  Legal location: (19.784,7.016)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U159 (AND2X1_RVT)
  Input location: (23.128,17.048)
  Legal location: (23.128,17.048)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U158 (AND2X1_RVT)
  Input location: (21.152,18.72)
  Legal location: (21.152,18.72)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U174 (AND2X1_RVT)
  Input location: (5.648,5.344)
  Legal location: (5.648,5.344)
  Displacement:   0.000 um ( 0.00 row height)

Legalization succeeded.
Total Legalizer CPU: 0.057
Total Legalizer Wall Time: 0.058
----------------------------------------------------------------

Clock-opt legalization complete           CPU:    40 s (  0.01 hr )  ELAPSE:    63 s (  0.02 hr )  MEM-PEAK:  1484 MB
rtapi Thread-server 0: shutdown 

No. startProblems      =    39 

No. doRoutes           =    17 
No. doUnroutes         =    17 
No. redoRoutes         =     9 
No. redoUnroutes       =     9 
No. undoRoutes         =    17 
No. undoUnroutes       =    17 
No. commitRoutes       =    17 
No. commitUnroutes     =    17 
No. uncommitRoutes     =    17 
No. uncommitUnroutes   =    17 
No. doRoute fails      =     0 
No. doUnroute fails    =     0 

No. viaLadderQueries   =     0 
No. doDelVias          =     0 
No. doAddVias          =     0 
No. redoDelVias        =     0 
No. redoAddVias        =     0 
No. undoDelVias        =     0 
No. undoAddVias        =     0 
No. commitChangeVias   =     0 
No. uncommitChangeVias =     0 
No. doDelVias fails    =     0 
No. doAddVias fails    =     0 

Updating congestion ...
Updating congestion ...
GR Routing Service: Wrote GR congmap to NDM 
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
INFO: Running refresh_via_ladders
[icc2-lic Tue Jun  3 14:12:22 2025] Command 'route_global' requires licenses
[icc2-lic Tue Jun  3 14:12:22 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Tue Jun  3 14:12:22 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Tue Jun  3 14:12:22 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Tue Jun  3 14:12:22 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Tue Jun  3 14:12:22 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Tue Jun  3 14:12:22 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Tue Jun  3 14:12:22 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Tue Jun  3 14:12:22 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Tue Jun  3 14:12:22 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Tue Jun  3 14:12:22 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Tue Jun  3 14:12:22 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Tue Jun  3 14:12:22 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Tue Jun  3 14:12:22 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Tue Jun  3 14:12:22 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Tue Jun  3 14:12:22 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Tue Jun  3 14:12:22 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Tue Jun  3 14:12:22 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Tue Jun  3 14:12:22 2025] Check-out of alternate set of keys directly with queueing was successful
Information: Forcing rerun of global router after global_route_opt due to app option route.global.force_rerun_after_global_route_opt being set. (ZRT-608)
Warning: Please run the command "check_routability" before running Zroute commands. (ZRT-762)
Information: The net parasitics of block shifter are cleared. (TIM-123)
No cell change area manager for zroute
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    8  Proc 5202 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.force_rerun_after_global_route_opt               :        true                
global.timing_driven                                    :        false               

Begin global routing.
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell 8bit_shifter is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell 8bit_shifter is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   23  Alloctr   22  Proc    0 
[End of Read DB] Total (MB): Used   30  Alloctr   30  Proc 5202 
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,37.74um,24.06um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Tech Data] Total (MB): Used   31  Alloctr   32  Proc 5202 
Net statistics:
Total number of nets     = 128
Number of nets to route  = 124
128 nets are fully connected,
 of which 4 are detail routed and 124 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 0, Total Half Perimeter Wire Length (HPWL) 0 microns
HPWL   0 ~   50 microns: Net Count        0     Total HPWL            0 microns
HPWL  50 ~  100 microns: Net Count        0     Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   31  Alloctr   32  Proc 5202 
Number of partitions: 1 (1 x 1)
Size of partitions: 22 gCells x 14 gCells
Average gCell capacity  3.76     on layer (1)    M1
Average gCell capacity  8.09     on layer (2)    M2
Average gCell capacity  4.22     on layer (3)    M3
Average gCell capacity  4.07     on layer (4)    M4
Average gCell capacity  2.03     on layer (5)    M5
Average gCell capacity  1.56     on layer (6)    M6
Average gCell capacity  0.81     on layer (7)    M7
Average gCell capacity  0.72     on layer (8)    M8
Average gCell capacity  0.47     on layer (9)    M9
Average gCell capacity  0.18     on layer (10)   MRDL
Average number of tracks per gCell 11.36         on layer (1)    M1
Average number of tracks per gCell 11.32         on layer (2)    M2
Average number of tracks per gCell 5.79  on layer (3)    M3
Average number of tracks per gCell 5.73  on layer (4)    M4
Average number of tracks per gCell 3.00  on layer (5)    M5
Average number of tracks per gCell 2.91  on layer (6)    M6
Average number of tracks per gCell 1.57  on layer (7)    M7
Average number of tracks per gCell 1.50  on layer (8)    M8
Average number of tracks per gCell 0.79  on layer (9)    M9
Average number of tracks per gCell 0.41  on layer (10)   MRDL
Number of gCells = 3080
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   32  Alloctr   32  Proc 5202 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   32  Alloctr   32  Proc 5202 
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   32  Alloctr   32  Proc 5202 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   32  Alloctr   32  Proc 5202 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 22 gCells x 14 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Initial Routing] Total (MB): Used  208  Alloctr  208  Proc 5202 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 1214.33
Initial. Layer M1 wire length = 56.44
Initial. Layer M2 wire length = 546.94
Initial. Layer M3 wire length = 562.86
Initial. Layer M4 wire length = 48.09
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 644
Initial. Via VIA12SQ_C count = 368
Initial. Via VIA23SQ_C count = 269
Initial. Via VIA34SQ_C count = 7
Initial. Via VIA45SQ_C count = 0
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Tue Jun  3 14:12:22 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 22 gCells x 14 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  208  Alloctr  208  Proc 5202 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 1214.33
phase1. Layer M1 wire length = 56.44
phase1. Layer M2 wire length = 546.94
phase1. Layer M3 wire length = 562.86
phase1. Layer M4 wire length = 48.09
phase1. Layer M5 wire length = 0.00
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 644
phase1. Via VIA12SQ_C count = 368
phase1. Via VIA23SQ_C count = 269
phase1. Via VIA34SQ_C count = 7
phase1. Via VIA45SQ_C count = 0
phase1. Via VIA56SQ_C count = 0
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Tue Jun  3 14:12:22 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 22 gCells x 14 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  208  Alloctr  208  Proc 5202 
phase2. Routing result:
phase2. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 1214.33
phase2. Layer M1 wire length = 56.44
phase2. Layer M2 wire length = 546.94
phase2. Layer M3 wire length = 562.86
phase2. Layer M4 wire length = 48.09
phase2. Layer M5 wire length = 0.00
phase2. Layer M6 wire length = 0.00
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 644
phase2. Via VIA12SQ_C count = 368
phase2. Via VIA23SQ_C count = 269
phase2. Via VIA34SQ_C count = 7
phase2. Via VIA45SQ_C count = 0
phase2. Via VIA56SQ_C count = 0
phase2. Via VIA67SQ_C count = 0
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.

Start GR phase 3
Tue Jun  3 14:12:23 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 22 gCells x 14 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  208  Alloctr  208  Proc 5202 
phase3. Routing result:
phase3. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase3. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase3. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase3. Total Wire Length = 1214.33
phase3. Layer M1 wire length = 56.44
phase3. Layer M2 wire length = 546.94
phase3. Layer M3 wire length = 562.86
phase3. Layer M4 wire length = 48.09
phase3. Layer M5 wire length = 0.00
phase3. Layer M6 wire length = 0.00
phase3. Layer M7 wire length = 0.00
phase3. Layer M8 wire length = 0.00
phase3. Layer M9 wire length = 0.00
phase3. Layer MRDL wire length = 0.00
phase3. Total Number of Contacts = 644
phase3. Via VIA12SQ_C count = 368
phase3. Via VIA23SQ_C count = 269
phase3. Via VIA34SQ_C count = 7
phase3. Via VIA45SQ_C count = 0
phase3. Via VIA56SQ_C count = 0
phase3. Via VIA67SQ_C count = 0
phase3. Via VIA78SQ_C count = 0
phase3. Via VIA89_C count = 0
phase3. Via VIA9RDL count = 0
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  177  Alloctr  177  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  208  Alloctr  208  Proc 5202 

Congestion utilization per direction:
Average vertical track utilization   = 13.85 %
Peak    vertical track utilization   = 50.00 %
Average horizontal track utilization = 14.13 %
Peak    horizontal track utilization = 62.50 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used  177  Alloctr  177  Proc    0 
[End of Global Routing] Total (MB): Used  207  Alloctr  208  Proc 5202 
Updating the database ...
Updating congestion ...
Information: Extraction observers are detached as design net change threshold is reached.
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -22  Alloctr  -22  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 5202 

Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Clock-opt Incremental Global-routing complete  CPU:    40 s (  0.01 hr )  ELAPSE:    64 s (  0.02 hr )  MEM-PEAK:  1484 MB
Information: The stitching and editing of coupling caps is turned OFF for design '8BIT_SHIFTER_LIB:8bit_shifter.design'. (TIM-125)
Information: Design 8bit_shifter has 128 nets, 123 global routed, 3 detail routed. (NEX-024)
Information: build GR coup map successfully (NEX-012)
Information: The RC mode used is GR for design 'shifter'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 126, routed nets = 126, across physical hierarchy nets = 0, parasitics cached nets = 126, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)

INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: First Clock-opt did not mark run with CLO enabled/disabled property
INFO: Concurrent Legalization and Optimization (CLO) Reverted
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0108 seconds to build cellmap data
INFO: creating 5(r) x 8(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (8bit_shifter): 40
INFO: creating 5(r) x 8(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (8bit_shifter): 40
Total 0.0037 seconds to load 112 cell instances into cellmap
Moveable cells: 110; Application fixed cells: 2; Macro cells: 0; User fixed cells: 0
0 out of 123 data nets is detail routed, 3 out of 3 clock nets are detail routed and total 126 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 1.5322, cell height 1.6720, cell area 2.5619 for total 112 placed and application fixed cells
runtime_assert false
enhanced site row merge :  1
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (132480 120320) (244960 220640)
Chip Core shape: (20000 20000) (357440 120320)
Outside Core shape: (244960 120320) (357440 220640)
Outside Core shape: (20000 120320) (132480 220640)
Preroute opto area query mode: NDM
Using CLEO = true
Summary: is MV Ready (has MV info... UPF or derived)
Summary: design is not hierarchical
Voltage Area: id=0, index=0, name=DEFAULT_VA, is default, domain=DEFAULT_POWER_DOMAIN, scopeHier=, psn=VDD;
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Setup Voltages:
  Supply Net = VDD, voltages =  0.8500
  Supply Net = VSS, voltages = 
Hold Voltages:
  Supply Net = VDD, voltages =  0.8500
  Supply Net = VSS, voltages = 
Unique Voltages in Design:  0.8500
Default Voltage Area = DEFAULT_VA
Blocked VAs: 
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell 8bit_shifter is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell 8bit_shifter is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
GR Routing Service: Started IMRD 
GR Routing Service: ndmAttrDef 'usr_tmng_crit' created with default value 0 
GR Routing Service: ndmAttrDef 'rted_by_minDly' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkConn' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkPort' created with default value 0 
Loading timing information to the router ...
Design  Scenario func::nom (Mode func Corner nom)
Timing information loaded to the router.
GR Routing Service: Setting costIdx to 3 
GR Routing Service: rebuildCongmap: itr = 3 
Number of partitions: 1 (1 x 1)
Size of partitions: 22 gCells x 14 gCells
Average gCell capacity  3.76     on layer (1)    M1
Average gCell capacity  8.09     on layer (2)    M2
Average gCell capacity  4.22     on layer (3)    M3
Average gCell capacity  4.07     on layer (4)    M4
Average gCell capacity  2.03     on layer (5)    M5
Average gCell capacity  1.56     on layer (6)    M6
Average gCell capacity  0.81     on layer (7)    M7
Average gCell capacity  0.72     on layer (8)    M8
Average gCell capacity  0.47     on layer (9)    M9
Average gCell capacity  0.18     on layer (10)   MRDL
Average number of tracks per gCell 11.36         on layer (1)    M1
Average number of tracks per gCell 11.32         on layer (2)    M2
Average number of tracks per gCell 5.79  on layer (3)    M3
Average number of tracks per gCell 5.73  on layer (4)    M4
Average number of tracks per gCell 3.00  on layer (5)    M5
Average number of tracks per gCell 2.91  on layer (6)    M6
Average number of tracks per gCell 1.57  on layer (7)    M7
Average number of tracks per gCell 1.50  on layer (8)    M8
Average number of tracks per gCell 0.79  on layer (9)    M9
Average number of tracks per gCell 0.41  on layer (10)   MRDL
Number of gCells = 3080
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Created 1 thread routing service with costIdx = 3. (tbbMode 0)
GR Routing Service: Setting costIdx to 3 
rtapi Thread-server 0: startup 
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Information: skinny blockage scope is upto  935.9701 * 0.10 =   93.5970 user length units.
GR Routing Service: loadPermBufBlockages 

INFO: GRE flow is enabled.

Clock-opt optimization Phase 36 Iter  1         0.00        0.00      0.00        14        286.93  589862016.00         112              0.02      1484
Clock-opt optimization Phase 36 Iter  2         0.00        0.00      0.00        12        286.93  589862016.00         112              0.02      1484
Clock-opt optimization Phase 36 Iter  3         0.00        0.00      0.00        12        286.93  589862016.00         112              0.02      1484
Clock-opt optimization Phase 36 Iter  4         0.00        0.00      0.00        12        286.93  589862016.00         112              0.02      1484
Clock-opt optimization Phase 36 Iter  5         0.00        0.00      0.00        12        286.93  589862016.00         112              0.02      1484
Clock-opt optimization Phase 36 Iter  6         0.00        0.00      0.00        12        286.93  589862016.00         112              0.02      1484

Clock-opt optimization Phase 37 Iter  1         0.00        0.00      0.00        12        286.93  589862016.00         112              0.02      1484
Clock-opt optimization Phase 37 Iter  2         0.00        0.00      0.00        12        286.93  589862016.00         112              0.02      1484
Clock-opt optimization Phase 37 Iter  3         0.00        0.00      0.00        12        286.93  589862016.00         112              0.02      1484
Clock-opt optimization Phase 37 Iter  4         0.00        0.00      0.00        12        286.93  589862016.00         112              0.02      1484
Clock-opt optimization Phase 37 Iter  5         0.00        0.00      0.00        12        286.93  589862016.00         112              0.02      1484
Clock-opt optimization Phase 37 Iter  6         0.00        0.00      0.00        12        286.93  589862016.00         112              0.02      1484
Clock-opt optimization Phase 37 Iter  7         0.00        0.00      0.00        12        286.93  589862016.00         112              0.02      1484
Clock-opt optimization Phase 37 Iter  8         0.00        0.00      0.00        12        286.93  589862016.00         112              0.02      1484
Clock-opt optimization Phase 37 Iter  9         0.00        0.00      0.00        12        286.93  589862016.00         112              0.02      1484
Clock-opt optimization Phase 37 Iter 10         0.00        0.00      0.00        12        286.93  589862016.00         112              0.02      1484
Clock-opt optimization Phase 37 Iter 11         0.00        0.00      0.00        12        286.93  589862016.00         112              0.02      1484
Clock-opt optimization Phase 37 Iter 12         0.00        0.00      0.00        12        286.93  589862016.00         112              0.02      1484

INFO: New Levelizer turned on
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Information: skinny blockage scope is upto  935.9701 * 0.10 =   93.5970 user length units.
Information: Design Average RC for design 8bit_shifter  (NEX-011)
Information: r = 1.788072 ohm/um, via_r = 0.462182 ohm/cut, c = 0.071080 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.669333 ohm/um, via_r = 0.582684 ohm/cut, c = 0.080019 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Clock-opt optimization Phase 38 Iter  1         0.00        0.00      0.00        12        286.93  589862016.00         112              0.02      1484
Information: Using default layer M4 (OPT-079)
Clock-opt optimization Phase 38 Iter  2         0.00        0.00      0.00        12        286.93  589862016.00         112              0.02      1484
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Information: skinny blockage scope is upto  935.9701 * 0.10 =   93.5970 user length units.
Information: Using default layer M4 (OPT-079)
Clock-opt optimization Phase 38 Iter  3         0.00        0.00      0.00        12        286.93  589862016.00         112              0.02      1484
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Information: skinny blockage scope is upto  935.9701 * 0.10 =   93.5970 user length units.
Information: Using default layer M4 (OPT-079)
Clock-opt optimization Phase 38 Iter  4         0.00        0.00      0.00        12        286.93  589862016.00         112              0.02      1484
Clock-opt optimization Phase 38 Iter  5         0.00        0.00      0.00        12        286.93  589862016.00         112              0.02      1484

Clock-opt optimization Phase 39 Iter  1         0.00        0.00      0.00        12        286.93  589862016.00         112              0.02      1484
Warning: Design includes unreasonable large hold violation(s). (OPT-209)
Clock-opt optimization Phase 39 Iter  2         0.00        0.00      0.00        12        286.93  589862016.00         112              0.02      1484
Warning: Design includes unreasonable large hold violation(s). (OPT-209)
INFO: updating slack distrubution time borrowing 
updateTimeBorrowsAndSi elapsed: 0.168000


Clock-opt route preserve complete         CPU:    41 s (  0.01 hr )  ELAPSE:    65 s (  0.02 hr )  MEM-PEAK:  1484 MB

Information: Ending   clock_opt / final_opto (FLW-8001)
Information: Time: 2025-06-03 14:12:24 / Session:  00:01:04 / Command:  00:00:13 / CPU:  00:00:12 / Memory: 1485 MB (FLW-8100)


Clock-opt optimization complete                 0.00        0.00      0.00        12        286.93  589862016.00         112              0.02      1484
INFO: Sending timing info to router
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
[icc2-lic Tue Jun  3 14:12:24 2025] Command 'legalize_placement' requires licenses
[icc2-lic Tue Jun  3 14:12:24 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Tue Jun  3 14:12:24 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Tue Jun  3 14:12:24 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Tue Jun  3 14:12:24 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Tue Jun  3 14:12:24 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Tue Jun  3 14:12:24 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Tue Jun  3 14:12:24 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Tue Jun  3 14:12:24 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Tue Jun  3 14:12:24 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Tue Jun  3 14:12:24 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Tue Jun  3 14:12:24 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Tue Jun  3 14:12:24 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Tue Jun  3 14:12:24 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Tue Jun  3 14:12:24 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Tue Jun  3 14:12:24 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Tue Jun  3 14:12:24 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Tue Jun  3 14:12:24 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Tue Jun  3 14:12:24 2025] Check-out of alternate set of keys directly with queueing was successful
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 120 total shapes.
Layer M2: cached 0 shapes out of 246 total shapes.
Cached 120 vias out of 1126 total vias.

Legalizing Top Level Design shifter ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0091 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 22 ref cells (8 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      225.68            0        Yes DEFAULT
      451.36          112        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                    112
number of references:                22
number of site rows:                 12
number of locations attempted:     1910
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:         110 (1090 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.000 um ( 0.00 row height)
rms weighted cell displacement:   0.000 um ( 0.00 row height)
max cell displacement:            0.000 um ( 0.00 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                0
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U173 (AND2X1_RVT)
  Input location: (8.384,3.672)
  Legal location: (8.384,3.672)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U171 (AND2X1_RVT)
  Input location: (11.576,2)
  Legal location: (11.576,2)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U169 (AND2X1_RVT)
  Input location: (4.736,3.672)
  Legal location: (4.736,3.672)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U168 (AND2X1_RVT)
  Input location: (6.864,2)
  Legal location: (6.864,2)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U155 (AND2X1_RVT)
  Input location: (17.656,10.36)
  Legal location: (17.656,10.36)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U163 (AND2X1_RVT)
  Input location: (14.616,5.344)
  Legal location: (14.616,5.344)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U161 (AND2X1_RVT)
  Input location: (19.784,7.016)
  Legal location: (19.784,7.016)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U159 (AND2X1_RVT)
  Input location: (23.128,17.048)
  Legal location: (23.128,17.048)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U158 (AND2X1_RVT)
  Input location: (21.152,18.72)
  Legal location: (21.152,18.72)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U174 (AND2X1_RVT)
  Input location: (5.648,5.344)
  Legal location: (5.648,5.344)
  Displacement:   0.000 um ( 0.00 row height)

Legalization succeeded.
Total Legalizer CPU: 0.056
Total Legalizer Wall Time: 0.056
----------------------------------------------------------------

Clock-opt legalization complete           CPU:    41 s (  0.01 hr )  ELAPSE:    65 s (  0.02 hr )  MEM-PEAK:  1484 MB
rtapi Thread-server 0: shutdown 

No. startProblems      =    39 

No. doRoutes           =    17 
No. doUnroutes         =    17 
No. redoRoutes         =     9 
No. redoUnroutes       =     9 
No. undoRoutes         =    17 
No. undoUnroutes       =    17 
No. commitRoutes       =    17 
No. commitUnroutes     =    17 
No. uncommitRoutes     =    17 
No. uncommitUnroutes   =    17 
No. doRoute fails      =     0 
No. doUnroute fails    =     0 

No. viaLadderQueries   =     0 
No. doDelVias          =     0 
No. doAddVias          =     0 
No. redoDelVias        =     0 
No. redoAddVias        =     0 
No. undoDelVias        =     0 
No. undoAddVias        =     0 
No. commitChangeVias   =     0 
No. uncommitChangeVias =     0 
No. doDelVias fails    =     0 
No. doAddVias fails    =     0 

Updating congestion ...
Updating congestion ...
GR Routing Service: Wrote GR congmap to NDM 
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
INFO: Running refresh_via_ladders
[icc2-lic Tue Jun  3 14:12:24 2025] Command 'route_global' requires licenses
[icc2-lic Tue Jun  3 14:12:24 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Tue Jun  3 14:12:24 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Tue Jun  3 14:12:24 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Tue Jun  3 14:12:24 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Tue Jun  3 14:12:24 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Tue Jun  3 14:12:24 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Tue Jun  3 14:12:24 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Tue Jun  3 14:12:24 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Tue Jun  3 14:12:24 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Tue Jun  3 14:12:24 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Tue Jun  3 14:12:24 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Tue Jun  3 14:12:24 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Tue Jun  3 14:12:24 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Tue Jun  3 14:12:24 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Tue Jun  3 14:12:24 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Tue Jun  3 14:12:24 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Tue Jun  3 14:12:24 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Tue Jun  3 14:12:24 2025] Check-out of alternate set of keys directly with queueing was successful
Information: Forcing rerun of global router after global_route_opt due to app option route.global.force_rerun_after_global_route_opt being set. (ZRT-608)
Warning: Please run the command "check_routability" before running Zroute commands. (ZRT-762)
Information: The net parasitics of block shifter are cleared. (TIM-123)
No cell change area manager for zroute
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    8  Proc 5202 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.force_rerun_after_global_route_opt               :        true                
global.timing_driven                                    :        false               

Begin global routing.
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell 8bit_shifter is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell 8bit_shifter is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   23  Alloctr   22  Proc    0 
[End of Read DB] Total (MB): Used   30  Alloctr   30  Proc 5202 
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,37.74um,24.06um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Tech Data] Total (MB): Used   31  Alloctr   32  Proc 5202 
Net statistics:
Total number of nets     = 128
Number of nets to route  = 124
128 nets are fully connected,
 of which 4 are detail routed and 124 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 0, Total Half Perimeter Wire Length (HPWL) 0 microns
HPWL   0 ~   50 microns: Net Count        0     Total HPWL            0 microns
HPWL  50 ~  100 microns: Net Count        0     Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   31  Alloctr   32  Proc 5202 
Number of partitions: 1 (1 x 1)
Size of partitions: 22 gCells x 14 gCells
Average gCell capacity  3.76     on layer (1)    M1
Average gCell capacity  8.09     on layer (2)    M2
Average gCell capacity  4.22     on layer (3)    M3
Average gCell capacity  4.07     on layer (4)    M4
Average gCell capacity  2.03     on layer (5)    M5
Average gCell capacity  1.56     on layer (6)    M6
Average gCell capacity  0.81     on layer (7)    M7
Average gCell capacity  0.72     on layer (8)    M8
Average gCell capacity  0.47     on layer (9)    M9
Average gCell capacity  0.18     on layer (10)   MRDL
Average number of tracks per gCell 11.36         on layer (1)    M1
Average number of tracks per gCell 11.32         on layer (2)    M2
Average number of tracks per gCell 5.79  on layer (3)    M3
Average number of tracks per gCell 5.73  on layer (4)    M4
Average number of tracks per gCell 3.00  on layer (5)    M5
Average number of tracks per gCell 2.91  on layer (6)    M6
Average number of tracks per gCell 1.57  on layer (7)    M7
Average number of tracks per gCell 1.50  on layer (8)    M8
Average number of tracks per gCell 0.79  on layer (9)    M9
Average number of tracks per gCell 0.41  on layer (10)   MRDL
Number of gCells = 3080
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   32  Alloctr   32  Proc 5202 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   32  Alloctr   32  Proc 5202 
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   32  Alloctr   32  Proc 5202 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   32  Alloctr   32  Proc 5202 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 22 gCells x 14 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Initial Routing] Total (MB): Used  208  Alloctr  208  Proc 5202 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 1214.33
Initial. Layer M1 wire length = 56.44
Initial. Layer M2 wire length = 546.94
Initial. Layer M3 wire length = 562.86
Initial. Layer M4 wire length = 48.09
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 644
Initial. Via VIA12SQ_C count = 368
Initial. Via VIA23SQ_C count = 269
Initial. Via VIA34SQ_C count = 7
Initial. Via VIA45SQ_C count = 0
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Tue Jun  3 14:12:24 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 22 gCells x 14 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  208  Alloctr  208  Proc 5202 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 1214.33
phase1. Layer M1 wire length = 56.44
phase1. Layer M2 wire length = 546.94
phase1. Layer M3 wire length = 562.86
phase1. Layer M4 wire length = 48.09
phase1. Layer M5 wire length = 0.00
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 644
phase1. Via VIA12SQ_C count = 368
phase1. Via VIA23SQ_C count = 269
phase1. Via VIA34SQ_C count = 7
phase1. Via VIA45SQ_C count = 0
phase1. Via VIA56SQ_C count = 0
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Tue Jun  3 14:12:24 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 22 gCells x 14 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  208  Alloctr  208  Proc 5202 
phase2. Routing result:
phase2. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 1214.33
phase2. Layer M1 wire length = 56.44
phase2. Layer M2 wire length = 546.94
phase2. Layer M3 wire length = 562.86
phase2. Layer M4 wire length = 48.09
phase2. Layer M5 wire length = 0.00
phase2. Layer M6 wire length = 0.00
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 644
phase2. Via VIA12SQ_C count = 368
phase2. Via VIA23SQ_C count = 269
phase2. Via VIA34SQ_C count = 7
phase2. Via VIA45SQ_C count = 0
phase2. Via VIA56SQ_C count = 0
phase2. Via VIA67SQ_C count = 0
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.

Start GR phase 3
Tue Jun  3 14:12:24 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 22 gCells x 14 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  208  Alloctr  208  Proc 5202 
phase3. Routing result:
phase3. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase3. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase3. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase3. Total Wire Length = 1214.33
phase3. Layer M1 wire length = 56.44
phase3. Layer M2 wire length = 546.94
phase3. Layer M3 wire length = 562.86
phase3. Layer M4 wire length = 48.09
phase3. Layer M5 wire length = 0.00
phase3. Layer M6 wire length = 0.00
phase3. Layer M7 wire length = 0.00
phase3. Layer M8 wire length = 0.00
phase3. Layer M9 wire length = 0.00
phase3. Layer MRDL wire length = 0.00
phase3. Total Number of Contacts = 644
phase3. Via VIA12SQ_C count = 368
phase3. Via VIA23SQ_C count = 269
phase3. Via VIA34SQ_C count = 7
phase3. Via VIA45SQ_C count = 0
phase3. Via VIA56SQ_C count = 0
phase3. Via VIA67SQ_C count = 0
phase3. Via VIA78SQ_C count = 0
phase3. Via VIA89_C count = 0
phase3. Via VIA9RDL count = 0
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  177  Alloctr  177  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  208  Alloctr  208  Proc 5202 

Congestion utilization per direction:
Average vertical track utilization   = 13.85 %
Peak    vertical track utilization   = 50.00 %
Average horizontal track utilization = 14.13 %
Peak    horizontal track utilization = 62.50 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used  177  Alloctr  177  Proc    0 
[End of Global Routing] Total (MB): Used  207  Alloctr  208  Proc 5202 
Updating the database ...
Updating congestion ...
Information: Extraction observers are detached as design net change threshold is reached.
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -22  Alloctr  -22  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 5202 

Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Clock-opt Incremental Global-routing complete  CPU:    42 s (  0.01 hr )  ELAPSE:    66 s (  0.02 hr )  MEM-PEAK:  1484 MB
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: First Clock-opt did not mark run with CLO enabled/disabled property
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050000353  3.179565833784  5.567214754587  2.894455687461  6.565921301755  9.017937505874  80.624152409339  8.634313375391  0.781249440852  7.442083611238  3.181156549079
6.992250260832  4.646239500641  3.823702212269  3.871840296193  1.424294066690  9.687527899646  6.131807232944  1.465788232247  8.763589275014  1.911351036960  45.951868509427  0.014862665913  4.045016244037  5.020605516976  6.345884729962
1.220116795077  5.967847396778  6.224305671704  0.238797715000  3.284509589705  9.611151237147  0.128739689272  0.513552516982  7.835139910703  8.372519099733  83.014852644586  7.609759909592  3.894395164966  9.819999961759  1.487347587763
2.106393266767  9.078063326983  1.314288630187  8.805817928323  0.072343539122  6.270037326705  0.450494780240  3.928174931613  9.852544148302  0.210066110127  96.763240954570  7.466558912409  8.788098007826  8.572536984759  1.334182135409
0.279263772609  8.236528340626  1.425386746381  6.766529199187  4.740224950513  6.567966215027  5.706185626119  8.134461036181  4.723121071581  6.753657767486  53.760664195845  6.246993907292  2.738721739211  6.086733006504  8.868234094724
5.890240933684  8.439499448971  1.154902068601  4.924445220001  0.405169190953  4.590768921970  4.170951209159  0.006744354660  9.230842681426  9.005588346071  42.843678224446  3.794585637262  0.705461968271  6.012888917343  3.718510493956
2.708373361785  2.772683894677  2.637652116996  9.532707452994  6.656262309097  9.409795558072  6.136993113139  7.763510072170  9.625254751594  7.417690064932  71.671165417031  0.435153198394  6.662605626730  8.833424549383  2.924350716216
9.183179612142  4.225277311156  7.821040823519  1.416280356161  2.866938022019  5.692842603132  5.858445024802  5.513632659359  5.213535591455  4.512012804123  96.339266053000  5.220022454488  1.353328138724  6.508164685577  3.718848983731
1.254829368010  5.503386714941  2.422542123053  1.661090076272  7.011233081071  7.845256074711  0.998585147436  4.042328946769  7.943493336051  3.877015511999  38.575684450820  2.625093745388  0.179106942141  1.696278330334  1.418335037515
5.650943790989  3.602913670264  2.545902020920  8.464997847149  5.117746745773  4.047317127472  1.421981592074  0.044434441463  7.138041446380  4.361330991019  35.775806198206  1.031920104709  5.295633207259  5.477269563008  6.963367903103
7.847093641515  7.027411336156  4.766944246976  6.505239565921  0.874802189647  3.823894401463  8.324531610419  3.421606455657  8.038173824139  9.639287277774  90.453858410485  0.500021810954  5.658347645567  2.147545072894  4.543874116565
9.212178639017  9.375058743104  6.708009339863  4.395098516078  1.239640852744  2.083411238318  1.156049079699  2.250261132464  6.239500735274  3.702212269387  67.080315331424  2.940684286462  5.278906266131  8.072329641465  7.879322978763
5.891811221911  3.510369609637  3.414109427001  4.844388138404  5.006444037502  0.605316976634  5.884229962122  0.116796377596  7.847396862514  4.305671704023  36.134749203284  5.095815641460  1.512382670128  7.396892920513  5.512169727835
1.398268118372  5.190997333443  6.408244586760  9.731622717389  4.385364966981  9.999761759148  7.347087763210  6.393267067907  8.063326077023  4.288630187880  07.336872430072  3.435319818029  0.373278250450  4.947802603928  1.736316039852
5.440544100210  0.661101274718  5.896554570746  6.530635624878  8.088207826857  2.536784759133  4.182635409027  9.263773909823  6.528340710034  5.386746381676  13.177192474740  2.249523728316  9.662161475706  1.856261398134  4.610361714723
1.210715816753  6.577674860418  2.210795845624  6.975620417273  8.711939211608  6.733806504886  8.234594724589  0.240934984843  9.499448065007  4.902068601492  92.338401610405  1.691927126349  7.689220904170  9.512091790006  7.443546509230
8.426814269005  5.883460719326  5.224824446379  4.567350487070  5.451168271601  2.888717343371  8.510993956270  8.373362085277  2.683894761155  7.652116996953  75.950720546656  2.623018561258  7.955591926136  9.931131597763  5.100721609625
2.547515947417  6.900649322209  3.711017031043  5.135811519666  2.695826730883  3.424349383292  4.350216216918  3.179613442422  5.277311240674  1.040823519141  10.789762212866  9.380248787441  8.426042525858  4.450248225513  6.313593495213
5.354075634512  0.128041234775  1.812653000522  0.004177603135  3.318338724650  8.164485577371  8.848483731125  4.829369310550  3.386714035134  2.542123053166  68.886963327011  2.330838309694  2.560758310998  5.851474564042  3.276467597943
4.932421693877  0.155119998999  7.230050820262  5.075468503017  9.196142141169  6.278130334141  8.335537515565  0.943791289360  2.913670358146  5.902020920846  97.854672095117  7.467475326896  3.171285921421  9.815920940044  4.331414537138
0.413524984361  3.309910198619  7.452798206103  1.902827924529  5.623407259547  7.269363008696  3.367403103784  7.093642815702  7.411336240368  6.944246976650  00.271850810874  8.021814065672  8.944025838324  5.316104393421  6.051556478038
1.737302479639  2.872777744187  5.404010485050  0.003533179565  8.337845567214  7.545872894454  3.874616565921  2.178630317937  5.058743298562  8.009339863439  08.861361381239  6.408545034832  4.112394381156  0.490796192250  2.608324546239
5.006413823702  2.122693871840  2.961931424294  0.666909687527  8.996466131807  2.329441465787  9.322478763589  1.811222211351  0.369609721233  4.109427001484  91.767585645006  4.440393612454  3.169777545884  2.299621420116  7.950775867847
3.967786224305  6.717040238797  7.150003284509  5.897059611151  2.371470128739  6.892720513551  2.169827835139  8.268119672519  0.997333537532  8.244586760973  64.103374494385  3.649687401748  7.617502687347  0.877632306393  2.667679978063
3.269831314288  6.301878805817  9.283230072343  5.391226270037  3.267050450494  7.802403928173  6.316139852544  0.544101510066  1.101274802471  6.554570746653  54.232449388088  2.078286164385  7.847502534182  6.354090479263  7.726098136528
3.406261425386  7.463816766529  1.991874740224  9.505136567966  2.150275706185  6.261198134461  0.361814723121  0.715817053657  7.674860502113  0.795845624697  04.180373338711  9.392134678582  8.065059068234  5.947245090240  9.336848339499
4.489711154902  0.686014924445  2.200010405169  1.909534590768  9.219704170951  2.091590006744  3.546609230842  6.814260305588  3.460719410414  4.824446379456  21.480071305451  1.682734604637  7.173444918510  9.939562908373  3.617852672683
8.946772637652  1.169969532707  4.529946656262  3.090979409795  5.580726136993  1.131397763510  0.721709625254  7.515948717690  0.649322393263  1.017031043513  06.091397262695  8.267326425273  3.493843124350  2.162169383179  6.121424125277
3.111567821040  8.235191416280  3.561612866938  0.220195692842  6.031325858445  0.248025513631  3.593595213535  4.075635812012  8.041234869073  2.653000522000  99.652232953318  3.387264190913  4.855784918848  4.837311454829  3.680105403386
7.149412422542  1.230531661090  0.762727011233  0.810717845256  0.747110998585  1.474364042327  6.467697943493  2.421694177015  5.119998083615  0.050820262507  02.561231779196  1.421439288027  1.303352618335  5.375155850943  7.909893502913
6.702642545902  0.209208464997  8.471495117746  7.457734047317  1.274721421981  5.920740044433  1.414637138041  3.524985661330  9.910198703637  2.798206103190  76.155446895623  4.072513069018  3.630097163367  4.031037047093  6.415157927411
3.361564766944  2.469766505239  5.659210874802  1.896473823894  4.014638324531  6.104193421605  1.556578038173  7.302470939287  2.777744271432  4.010485050000  83.217996258337  8.455690739394  8.728955743874  6.165659412178  6.390179275058
7.431046708009  3.398634395098  5.160781239640  8.527442083411  2.383181156049  0.796992250260  8.324646239500  6.413824002212  2.693871934188  1.931424294066  17.972076878996  4.661336664178  4.414668079322  4.787635091811  2.219113410369
6.096373414109  4.270014844388  1.384045006444  0.375020605316  9.766345884229  9.621220116795  0.775967847396  7.786225605671  7.040238881607  0.003284509589  28.472312112371  4.701205988641  7.205146712169  8.278351598268  1.183725090997
3.334436408244  5.867609731622  7.173894385364  9.669819999761  7.591487347087  7.632106393266  7.679078063326  9.831315588630  1.878805901810  3.230072343539  60.148901973267  0.504522539651  4.039292936316  1.398525640544  1.002100561101
2.747185896554  5.707466530635  6.248788088207  8.268572536784  7.591334182635  4.090279263772  6.098236528340  6.261426686746  3.816766613081  1.874740224950  09.241870262150  2.757089448010  1.981355810361  8.147231410715  8.167536477674
8.604182210795  8.456246975620  4.172738711939  2.116086733806  5.048868234594  7.245890240933  6.848439499448  9.711155202068  6.014924539112  0.010405169190  43.221108289219  7.041727104840  5.900078643546  6.092308626814  2.690055783460
7.193265224824  4.463794567350  4.870705451168  2.716012888717  3.433718510993  9.562708373361  7.852772683894  6.772638952116  9.969532891344  9.946656262309  57.670298555580  7.261387523980  3.977646300721  7.096252747515  9.474176800649
3.222093711017  0.310435135811  5.196662695826  7.308833424349  3.832924350216  2.169183179612  1.424225277311  1.567822340823  5.191416374248  1.612866938022  59.832129026031  3.258502042097  0.255147513593  5.952135554075  6.345120028041
2.347751812653  0.005220004177  6.031353318338  7.246508164485  5.773718848483  7.311254829368  0.105503386714  9.412423842123  0.531661184968  2.727011233081  55.054653160747  1.109903443223  3.640434476467  6.979434132421  6.938770055119
9.989997230050  8.202625075468  5.030179196142  1.411696278130  3.341418335537  5.155650943790  9.893602913670  2.642546202020  9.208464081739  1.495117746745  25.226674771274  7.214237407779  7.400455531414  6.371380613524  9.843613209910
1.986197452798  2.061031902827  9.245295623407  2.595477269363  0.086963367403  1.037847093641  5.157027411336  1.564767244246  9.766505323457  9.210874802189  12.614439544014  6.383263908953  1.934227251556  5.780381937302  4.796392772777
7.441875404010  4.850500003533  1.795658337845  5.672147545872  8.944543874616  5.659212178639  0.179375058743  1.046709309339  8.634395182408  0.781239640852  22.306035712383  1.811588082545  9.922513808324  6.462395206413  8.237022022693
8.718402961931  4.242940666909  6.875278996466  1.318072329441  4.657879322478  7.635891811221  9.113510369609  6.373415409427  0.014844472020  4.045006444037  08.182254769766  3.458860881470  2.201178150775  9.678473167786  2.243056617040
2.387977150003  2.845095897059  6.111512371470  1.287396892720  5.135512169827  8.351398268118  3.725190997333  4.436409544586  7.609731716609  3.894385364966  46.075198217591  4.873498469481  1.063943867679  0.780633469831  3.142886201878
Information: The stitching and editing of coupling caps is turned OFF for design '8BIT_SHIFTER_LIB:8bit_shifter.design'. (TIM-125)
Information: Design 8bit_shifter has 128 nets, 123 global routed, 3 detail routed. (NEX-024)
Information: build GR coup map successfully (NEX-012)
Information: The RC mode used is GR for design 'shifter'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 126, routed nets = 126, across physical hierarchy nets = 0, parasitics cached nets = 126, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Clock-opt final QoR
___________________
Scenario Mapping Table
1: func::nom

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: Clock

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0       13     1.9499        0  589862016
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0       13     1.9499        0  589862016       286.93        112          2          9
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt final QoR Summary      0.0000     0.0000   0.0000      0   0.0000     0.0000      0       13        0  589862016       286.93        112

Clock-opt command complete                CPU:    42 s (  0.01 hr )  ELAPSE:    66 s (  0.02 hr )  MEM-PEAK:  1484 MB
Clock-opt command statistics  CPU=8 sec (0.00 hr) ELAPSED=9 sec (0.00 hr) MEM-PEAK=1.449 GB
1
TEST: runCore finalOptoEnd-end
TEST: runCore final-init
TEST: runCore final-end
Information: Running auto PG connection. (NDM-099)
Information: Ending   'clock_opt' (FLW-8001)
Information: Time: 2025-06-03 14:12:25 / Session:  00:01:05 / Command:  00:00:14 / CPU:  00:00:12 / Memory: 1485 MB (FLW-8100)
1
icc2_shell> ###########################################################
icc2_shell> ###  to report qor the respective CTS
icc2_shell> ############################################################
icc2_shell> #
icc2_shell> #report_clock_qor
icc2_shell> #report_clock_qor -largest 2 -show_verbose_paths
icc2_shell> #report_clock_qor -largest 2 -show_verbose_paths > cts_ccd.rpt
icc2_shell> ##########################################################
icc2_shell> #  to save the block
icc2_shell> ########################################################
icc2_shell> save_block -as 8bit_shifter_cts_CCD
Information: Saving '8BIT_SHIFTER_LIB:8bit_shifter.design' to '8BIT_SHIFTER_LIB:8bit_shifter_cts_CCD.design'. (DES-028)
1
icc2_shell> save_lib
Saving library '8BIT_SHIFTER_LIB'
1
icc2_shell> #####################################################
icc2_shell> #pre-clock sanity checks
icc2_shell> ####################################################
icc2_shell> check_design -checks pre_clock_tree_stage
[icc2-lic Tue Jun  3 14:12:38 2025] Command 'check_design' requires licenses
[icc2-lic Tue Jun  3 14:12:38 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Tue Jun  3 14:12:38 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Tue Jun  3 14:12:38 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Tue Jun  3 14:12:38 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Tue Jun  3 14:12:38 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Tue Jun  3 14:12:38 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Tue Jun  3 14:12:38 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Tue Jun  3 14:12:38 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Tue Jun  3 14:12:38 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Tue Jun  3 14:12:38 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Tue Jun  3 14:12:38 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Tue Jun  3 14:12:38 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Tue Jun  3 14:12:38 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Tue Jun  3 14:12:38 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Tue Jun  3 14:12:38 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Tue Jun  3 14:12:38 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Tue Jun  3 14:12:38 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Tue Jun  3 14:12:38 2025] Check-out of alternate set of keys directly with queueing was successful
****************************************
 Report : check_design 
 Options: { pre_clock_tree_stage }
 Design : shifter
 Version: W-2024.09
 Date   : Tue Jun  3 14:12:38 2025
****************************************

Running mega-check 'pre_clock_tree_stage': 
    Running atomic-check 'design_mismatch'
    Running atomic-check 'scan_chain'
    Running atomic-check 'mv_design'
    Running atomic-check 'legality'
    Running atomic-check 'timing'
    Running atomic-check 'clock_trees'
    Running atomic-check 'hier_pre_clock_tree'

  *** EMS Message summary ***
  ----------------------------------------------------------------------------------------------------
  Rule         Type   Count      Message
  ----------------------------------------------------------------------------------------------------
  CTS-914      Warn   1          set_input_transition %constraint on clock port %port exceeds the...
  DFT-011      Info   1          The design has no scan chain defined in the scandef.
  ----------------------------------------------------------------------------------------------------
  Total 2 EMS messages : 0 errors, 1 warnings, 1 info.
  ----------------------------------------------------------------------------------------------------

  *** Non-EMS message summary ***
  ----------------------------------------------------------------------------------------------------
  Rule         Type   Count      Message
  ----------------------------------------------------------------------------------------------------
  CTS-101      Info   1          %s will work on the following scenarios.
  CTS-107      Info   1          %s will work on all clocks in active scenarios, including %d mas...
  CTS-973      Info   1          The value of option cts.compile.enable_cell_relocation has been ...
  PDC-003      Warn   2          Routing direction of metal layer %s is neither "horizontal" nor ...
  ----------------------------------------------------------------------------------------------------
  Total 5 non-EMS messages : 0 errors, 2 warnings, 3 info.
  ----------------------------------------------------------------------------------------------------

Warning: EMS database "check_design.ems" already exists, over-writing it. (EMS-040)

Information: EMS database is saved to file 'check_design.ems'.
Information: Non-EMS messages are saved into file 'check_design2025Jun03141238.log'.
1
icc2_shell> ###################################################
icc2_shell> ##        CTS using CCD  commands
icc2_shell> ####################################################
icc2_shell> ##
icc2_shell> ##stage 1:
icc2_shell> ##
icc2_shell> synthesize_clock_tree
[icc2-lic Tue Jun  3 14:12:38 2025] Command 'synthesize_clock_trees' requires licenses
[icc2-lic Tue Jun  3 14:12:38 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Tue Jun  3 14:12:38 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Tue Jun  3 14:12:38 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Tue Jun  3 14:12:38 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Tue Jun  3 14:12:38 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Tue Jun  3 14:12:38 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Tue Jun  3 14:12:38 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Tue Jun  3 14:12:38 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Tue Jun  3 14:12:38 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Tue Jun  3 14:12:38 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Tue Jun  3 14:12:38 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Tue Jun  3 14:12:38 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Tue Jun  3 14:12:39 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Tue Jun  3 14:12:39 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Tue Jun  3 14:12:39 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Tue Jun  3 14:12:39 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Tue Jun  3 14:12:39 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Tue Jun  3 14:12:39 2025] Check-out of alternate set of keys directly with queueing was successful
Information: Starting 'synthesize_clock_trees' (FLW-8000)
Information: Time: 2025-06-03 14:12:39 / Session:  00:01:19 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1485 MB (FLW-8100)
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Error: The current design has been routed, so it is not appropriate to run this command. (CTS-119)
 Run time for cts 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Information: Ending   'synthesize_clock_trees' (FLW-8001)
Information: Time: 2025-06-03 14:12:39 / Session:  00:01:19 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1485 MB (FLW-8100)
Error: 0
        Use error_info for more info. (CMD-013)
icc2_shell> ##stage 2:
icc2_shell> #
icc2_shell> set_app_options -name cts.optimize.enable_local_skew -value true
cts.optimize.enable_local_skew true
icc2_shell> set_app_options -name cts.compile.enable_local_skew -value true
cts.compile.enable_local_skew true
icc2_shell> set_app_options -name cts.compile.enable_global_route -value false
cts.compile.enable_global_route false
icc2_shell> set_app_options -name clock_opt.flow.enable_ccd -value true
clock_opt.flow.enable_ccd true
icc2_shell> clock_opt -to build_clock
[icc2-lic Tue Jun  3 14:12:39 2025] Command 'clock_opt' requires licenses
[icc2-lic Tue Jun  3 14:12:39 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Tue Jun  3 14:12:39 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Tue Jun  3 14:12:39 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Tue Jun  3 14:12:39 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Tue Jun  3 14:12:39 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Tue Jun  3 14:12:39 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Tue Jun  3 14:12:39 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Tue Jun  3 14:12:39 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Tue Jun  3 14:12:39 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Tue Jun  3 14:12:39 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Tue Jun  3 14:12:39 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Tue Jun  3 14:12:39 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Tue Jun  3 14:12:39 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Tue Jun  3 14:12:39 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Tue Jun  3 14:12:39 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Tue Jun  3 14:12:39 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Tue Jun  3 14:12:39 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Tue Jun  3 14:12:39 2025] Check-out of alternate set of keys directly with queueing was successful
Information: Starting 'clock_opt -to build_clock' (FLW-8000)
Information: Time: 2025-06-03 14:12:39 / Session:  00:01:19 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1485 MB (FLW-8100)
INFO: clock_opt is running in balanced flow mode.
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
Information: The stitching and editing of coupling caps is turned OFF for design '8BIT_SHIFTER_LIB:8bit_shifter.design'. (TIM-125)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (132480 120320) (244960 220640)
Chip Core shape: (20000 20000) (357440 120320)
Outside Core shape: (244960 120320) (357440 220640)
Outside Core shape: (20000 120320) (132480 220640)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
TEST: runCore upFront-init
TEST: runCore upFront-end
INFO: run stage build_clock (init -> end)
TEST: runCore bldClkInit-init


----------------------------------------------------------------------------------------------------------
Information: Starting clock_opt / build_clock (FLW-8000)
Information: Time: 2025-06-03 14:12:39 / Session:  00:01:19 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1485 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------

Information: Starting clock_opt / build_clock / Trial CTS (FLW-8000)
Information: Time: 2025-06-03 14:12:39 / Session:  00:01:19 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1485 MB (FLW-8100)
Running clock synthesis step.
Info: Enabling GR in trial CTO
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Error: The current design has been routed, so it is not appropriate to run this command. (CTS-119)
 Run time for cts 00:00:00.00u 00:00:00.00s 00:00:00.00e: 

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-119    1  Error    The current design has been routed, so it is not approp...
Error: clock_opt failed during trial clock synthesis prior to useful skew schedule computation.
Information: Ending   clock_opt / build_clock / Trial CTS (FLW-8001)
Information: Time: 2025-06-03 14:12:39 / Session:  00:01:19 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1485 MB (FLW-8100)


Enable dominated scenarios
Information: Running auto PG connection. (NDM-099)
Warning: Incomplete clock_opt / build_clock (FLW-8004)
Information: Ending   'clock_opt -to build_clock' (FLW-8001)
Information: Time: 2025-06-03 14:12:39 / Session:  00:01:20 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1485 MB (FLW-8100)
Error: 0
        Use error_info for more info. (CMD-013)
icc2_shell> #stage 3:
icc2_shell> ###
icc2_shell> #
icc2_shell> clock_opt -from route_clock -to route_clock
[icc2-lic Tue Jun  3 14:12:39 2025] Command 'clock_opt' requires licenses
[icc2-lic Tue Jun  3 14:12:39 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Tue Jun  3 14:12:39 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Tue Jun  3 14:12:39 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Tue Jun  3 14:12:39 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Tue Jun  3 14:12:39 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Tue Jun  3 14:12:39 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Tue Jun  3 14:12:39 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Tue Jun  3 14:12:39 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Tue Jun  3 14:12:39 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Tue Jun  3 14:12:39 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Tue Jun  3 14:12:39 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Tue Jun  3 14:12:39 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Tue Jun  3 14:12:39 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Tue Jun  3 14:12:39 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Tue Jun  3 14:12:39 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Tue Jun  3 14:12:39 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Tue Jun  3 14:12:39 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Tue Jun  3 14:12:39 2025] Check-out of alternate set of keys directly with queueing was successful
Information: Starting 'clock_opt -from route_clock -to route_clock' (FLW-8000)
Information: Time: 2025-06-03 14:12:39 / Session:  00:01:20 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1485 MB (FLW-8100)
INFO: clock_opt is running in balanced flow mode.
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
Information: The stitching and editing of coupling caps is turned OFF for design '8BIT_SHIFTER_LIB:8bit_shifter.design'. (TIM-125)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (132480 120320) (244960 220640)
Chip Core shape: (20000 20000) (357440 120320)
Outside Core shape: (244960 120320) (357440 220640)
Outside Core shape: (20000 120320) (132480 220640)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
TEST: runCore upFront-init
TEST: runCore upFront-end
INFO: run stage route_clock (init -> end)
TEST: runCore rteClkInit-init

----------------------------------------------------------------------------------------------------------
Information: Starting clock_opt / route_clock (FLW-8000)
Information: Time: 2025-06-03 14:12:39 / Session:  00:01:20 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1485 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------

Information: Starting clock_opt / route_clock / Clock Routing (FLW-8000)
Information: Time: 2025-06-03 14:12:39 / Session:  00:01:20 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1485 MB (FLW-8100)
Running clock routing step.
set_app_options -as_user_default -list {route.global.global_route_topology_style 1}
Warning: Ignoring -as_user_default option since application option <route.global.global_route_topology_style> is global scoped. (NDMUI-1004)
route.global.global_route_topology_style 1
route_group -all_clock_nets -reuse_existing_global_route true
[icc2-lic Tue Jun  3 14:12:39 2025] Command 'route_group' requires licenses
[icc2-lic Tue Jun  3 14:12:39 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Tue Jun  3 14:12:39 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Tue Jun  3 14:12:39 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Tue Jun  3 14:12:39 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Tue Jun  3 14:12:39 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Tue Jun  3 14:12:39 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Tue Jun  3 14:12:39 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Tue Jun  3 14:12:39 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Tue Jun  3 14:12:39 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Tue Jun  3 14:12:39 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Tue Jun  3 14:12:39 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Tue Jun  3 14:12:39 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Tue Jun  3 14:12:39 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Tue Jun  3 14:12:39 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Tue Jun  3 14:12:39 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Tue Jun  3 14:12:39 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Tue Jun  3 14:12:39 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Tue Jun  3 14:12:39 2025] Check-out of alternate set of keys directly with queueing was successful
Warning: Skipping route_group command as global_route_opt has been run. (ZRT-627)
set_app_options -as_user_default -list {route.global.global_route_topology_style 0}
Warning: Ignoring -as_user_default option since application option <route.global.global_route_topology_style> is global scoped. (NDMUI-1004)
route.global.global_route_topology_style 0
Information: Ending   clock_opt / route_clock / Clock Routing (FLW-8001)
Information: Time: 2025-06-03 14:12:39 / Session:  00:01:20 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1485 MB (FLW-8100)


Information: Ending   clock_opt / route_clock (FLW-8001)
Information: Time: 2025-06-03 14:12:39 / Session:  00:01:20 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1485 MB (FLW-8100)
TEST: runCore rteClkEnd-end
TEST: runCore final-init
TEST: runCore final-end
Information: Running auto PG connection. (NDM-099)
Information: Ending   'clock_opt -from route_clock -to route_clock' (FLW-8001)
Information: Time: 2025-06-03 14:12:39 / Session:  00:01:20 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1485 MB (FLW-8100)
1
icc2_shell> clock_opt
[icc2-lic Tue Jun  3 14:12:39 2025] Command 'clock_opt' requires licenses
[icc2-lic Tue Jun  3 14:12:39 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Tue Jun  3 14:12:39 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Tue Jun  3 14:12:39 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Tue Jun  3 14:12:39 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Tue Jun  3 14:12:39 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Tue Jun  3 14:12:39 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Tue Jun  3 14:12:39 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Tue Jun  3 14:12:39 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Tue Jun  3 14:12:39 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Tue Jun  3 14:12:39 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Tue Jun  3 14:12:39 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Tue Jun  3 14:12:39 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Tue Jun  3 14:12:40 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Tue Jun  3 14:12:40 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Tue Jun  3 14:12:40 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Tue Jun  3 14:12:40 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Tue Jun  3 14:12:40 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Tue Jun  3 14:12:40 2025] Check-out of alternate set of keys directly with queueing was successful
Information: Starting 'clock_opt' (FLW-8000)
Information: Time: 2025-06-03 14:12:40 / Session:  00:01:20 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1485 MB (FLW-8100)
INFO: clock_opt is running in balanced flow mode.
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
ERROR: Cannot run multiple iterations of clock_opt final_opto in GRE mode. 
Information: Running auto PG connection. (NDM-099)
Information: Ending   'clock_opt' (FLW-8001)
Information: Time: 2025-06-03 14:12:40 / Session:  00:01:20 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1485 MB (FLW-8100)
Error: 0
        Use error_info for more info. (CMD-013)
icc2_shell> ###########################################################
icc2_shell> ###  to report qor the respective CTS
icc2_shell> ############################################################
icc2_shell> #
icc2_shell> #report_clock_qor
icc2_shell> #report_clock_qor -largest 2 -show_verbose_paths
icc2_shell> #report_clock_qor -largest 2 -show_verbose_paths > cts_ccd.rpt
icc2_shell> ##########################################################
icc2_shell> #  to save the block
icc2_shell> ########################################################
icc2_shell> save_block -as 8bit_shifter_cts_CCD
Information: Overwriting block '8bit_shifter_cts_CCD.design' in library '8BIT_SHIFTER_LIB'. (DES-025)
1
icc2_shell> save_lib
Saving library '8BIT_SHIFTER_LIB'
1
icc2_shell> ::snpsLayout::visToolBarShowTab 1
icc2_shell> ::snpsLayout::visToolBarShowTab 1
icc2_shell> report_qor
[icc2-lic Tue Jun  3 14:13:34 2025] Command 'report_qor' requires licenses
[icc2-lic Tue Jun  3 14:13:34 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Tue Jun  3 14:13:34 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Tue Jun  3 14:13:34 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Tue Jun  3 14:13:34 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Tue Jun  3 14:13:34 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Tue Jun  3 14:13:34 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Tue Jun  3 14:13:34 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Tue Jun  3 14:13:34 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Tue Jun  3 14:13:34 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Tue Jun  3 14:13:34 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Tue Jun  3 14:13:34 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Tue Jun  3 14:13:34 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Tue Jun  3 14:13:34 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Tue Jun  3 14:13:34 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Tue Jun  3 14:13:34 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Tue Jun  3 14:13:34 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Tue Jun  3 14:13:34 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Tue Jun  3 14:13:34 2025] Check-out of alternate set of keys directly with queueing was successful
****************************************
Report : qor
Design : shifter
Version: W-2024.09
Date   : Tue Jun  3 14:13:34 2025
****************************************
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 126, routed nets = 126, across physical hierarchy nets = 0, parasitics cached nets = 126, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)


Scenario           'func::nom'
Timing Path Group  '**in2reg_default**'
----------------------------------------
Levels of Logic:                      6
Critical Path Length:              0.79
Critical Path Slack:               3.37
Critical Path Clk Period:          4.40
Total Negative Slack:              0.00
No. of Violating Paths:               0
----------------------------------------

Scenario           'func::nom'
Timing Path Group  '**reg2out_default**'
----------------------------------------
Levels of Logic:                      0
Critical Path Length:              0.10
Critical Path Slack:               3.61
Critical Path Clk Period:          4.40
Total Negative Slack:              0.00
No. of Violating Paths:               0
----------------------------------------


Cell Count
----------------------------------------
Hierarchical Cell Count:              0
Hierarchical Port Count:              0
Leaf Cell Count:                    112
Buf/Inv Cell Count:                  11
Buf Cell Count:                       2
Inv Cell Count:                       9
Combinational Cell Count:           104
   Single-bit Isolation Cell Count:                        0
   Multi-bit Isolation Cell Count:                         0
   Isolation Cell Banking Ratio:                           0.00%
   Single-bit Level Shifter Cell Count:                    0
   Multi-bit Level Shifter Cell Count:                     0
   Level Shifter Cell Banking Ratio:                       0.00%
   Single-bit ELS Cell Count:                              0
   Multi-bit ELS Cell Count:                               0
   ELS Cell Banking Ratio:                                 0.00%
Sequential Cell Count:                8
   Integrated Clock-Gating Cell Count:                     0
   Sequential Macro Cell Count:                            0
   Single-bit Sequential Cell Count:                       8
   Multi-bit Sequential Cell Count:                        0
   Sequential Cell Banking Ratio:                          0.00%
   BitsPerflop:                                            1.00
Macro Count:                          0
----------------------------------------


Area
----------------------------------------
Combinational Area:              229.49
Noncombinational Area:            57.44
Buf/Inv Area:                     22.87
Total Buffer Area:                 9.91
Total Inverter Area:              12.96
Macro/Black Box Area:              0.00
Net Area:                             0
Net XLength:                     693.59
Net YLength:                     624.45
----------------------------------------
Cell Area (netlist):                            286.93
Cell Area (netlist and physical only):          286.93
Net Length:                     1318.04


Design Rules
----------------------------------------
Total Number of Nets:               128
Nets with Violations:                14
Max Trans Violations:                14
Max Cap Violations:                   0
----------------------------------------

1
icc2_shell> report_qor
[icc2-lic Tue Jun  3 14:27:19 2025] Command 'report_qor' requires licenses
[icc2-lic Tue Jun  3 14:27:19 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Tue Jun  3 14:27:19 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Tue Jun  3 14:27:19 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Tue Jun  3 14:27:19 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Tue Jun  3 14:27:19 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Tue Jun  3 14:27:19 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Tue Jun  3 14:27:19 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Tue Jun  3 14:27:19 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Tue Jun  3 14:27:19 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Tue Jun  3 14:27:19 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Tue Jun  3 14:27:19 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Tue Jun  3 14:27:19 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Tue Jun  3 14:27:19 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Tue Jun  3 14:27:19 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Tue Jun  3 14:27:19 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Tue Jun  3 14:27:19 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Tue Jun  3 14:27:19 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Tue Jun  3 14:27:19 2025] Check-out of alternate set of keys directly with queueing was successful
****************************************
Report : qor
Design : shifter
Version: W-2024.09
Date   : Tue Jun  3 14:27:19 2025
****************************************


Scenario           'func::nom'
Timing Path Group  '**in2reg_default**'
----------------------------------------
Levels of Logic:                      6
Critical Path Length:              0.79
Critical Path Slack:               3.37
Critical Path Clk Period:          4.40
Total Negative Slack:              0.00
No. of Violating Paths:               0
----------------------------------------

Scenario           'func::nom'
Timing Path Group  '**reg2out_default**'
----------------------------------------
Levels of Logic:                      0
Critical Path Length:              0.10
Critical Path Slack:               3.61
Critical Path Clk Period:          4.40
Total Negative Slack:              0.00
No. of Violating Paths:               0
----------------------------------------


Cell Count
----------------------------------------
Hierarchical Cell Count:              0
Hierarchical Port Count:              0
Leaf Cell Count:                    112
Buf/Inv Cell Count:                  11
Buf Cell Count:                       2
Inv Cell Count:                       9
Combinational Cell Count:           104
   Single-bit Isolation Cell Count:                        0
   Multi-bit Isolation Cell Count:                         0
   Isolation Cell Banking Ratio:                           0.00%
   Single-bit Level Shifter Cell Count:                    0
   Multi-bit Level Shifter Cell Count:                     0
   Level Shifter Cell Banking Ratio:                       0.00%
   Single-bit ELS Cell Count:                              0
   Multi-bit ELS Cell Count:                               0
   ELS Cell Banking Ratio:                                 0.00%
Sequential Cell Count:                8
   Integrated Clock-Gating Cell Count:                     0
   Sequential Macro Cell Count:                            0
   Single-bit Sequential Cell Count:                       8
   Multi-bit Sequential Cell Count:                        0
   Sequential Cell Banking Ratio:                          0.00%
   BitsPerflop:                                            1.00
Macro Count:                          0
----------------------------------------


Area
----------------------------------------
Combinational Area:              229.49
Noncombinational Area:            57.44
Buf/Inv Area:                     22.87
Total Buffer Area:                 9.91
Total Inverter Area:              12.96
Macro/Black Box Area:              0.00
Net Area:                             0
Net XLength:                     693.59
Net YLength:                     624.45
----------------------------------------
Cell Area (netlist):                            286.93
Cell Area (netlist and physical only):          286.93
Net Length:                     1318.04


Design Rules
----------------------------------------
Total Number of Nets:               128
Nets with Violations:                14
Max Trans Violations:                14
Max Cap Violations:                   0
----------------------------------------

1
icc2_shell> report_time
Error: unknown command 'report_time' (CMD-005)
icc2_shell> report_timing
[icc2-lic Tue Jun  3 14:28:38 2025] Command 'report_timing' requires licenses
[icc2-lic Tue Jun  3 14:28:38 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Tue Jun  3 14:28:38 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Tue Jun  3 14:28:38 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Tue Jun  3 14:28:38 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Tue Jun  3 14:28:38 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Tue Jun  3 14:28:38 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Tue Jun  3 14:28:38 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Tue Jun  3 14:28:38 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Tue Jun  3 14:28:38 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Tue Jun  3 14:28:38 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Tue Jun  3 14:28:38 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Tue Jun  3 14:28:38 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Tue Jun  3 14:28:39 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Tue Jun  3 14:28:39 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Tue Jun  3 14:28:39 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Tue Jun  3 14:28:39 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Tue Jun  3 14:28:39 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Tue Jun  3 14:28:39 2025] Check-out of alternate set of keys directly with queueing was successful
****************************************
Report : timing
        -path_type full
        -delay_type max
        -max_paths 1
        -report_by design
Design : shifter
Version: W-2024.09
Date   : Tue Jun  3 14:28:39 2025
****************************************

  Startpoint: Shift_Amount[0] (input port clocked by Clock)
  Endpoint: Data_Out_reg[3] (rising edge-triggered flip-flop clocked by Clock)
  Mode: func
  Corner: nom
  Scenario: func::nom
  Path Group: **in2reg_default**
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock Clock (rise edge)                          0.00      0.00
  clock network delay (propagated)                 0.03      0.03
  input external delay                             0.40      0.43 f
  Shift_Amount[0] (in)                             0.00      0.43 f
  U167/Y (AND3X1_RVT)                              0.18      0.62 f
  U204/Y (AND2X1_RVT)                              0.06      0.67 f
  U205/Y (OR2X1_RVT)                               0.04      0.71 f
  U206/Y (AND2X1_RVT)                              0.03      0.75 f
  ctmTdsLR_2_435/Y (NOR4X1_RVT)                    0.05      0.80 r
  ctmTdsLR_1_434/Y (INVX0_RVT)                     0.02      0.82 f
  Data_Out_reg[3]/D (DFFARX1_RVT)                  0.00      0.82 f
  data arrival time                                          0.82

  clock Clock (rise edge)                          4.40      4.40
  clock network delay (propagated)                 0.06      4.46
  Data_Out_reg[3]/CLK (DFFARX1_RVT)                0.00      4.46 r
  clock uncertainty                               -0.25      4.21
  library setup time                              -0.02      4.19
  data required time                                         4.19
  ------------------------------------------------------------------------
  data required time                                         4.19
  data arrival time                                         -0.82
  ------------------------------------------------------------------------
  slack (MET)                                                3.37


1
icc2_shell> report_power
[icc2-lic Tue Jun  3 14:28:59 2025] Command 'report_power' requires licenses
[icc2-lic Tue Jun  3 14:28:59 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Tue Jun  3 14:28:59 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Tue Jun  3 14:28:59 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Tue Jun  3 14:28:59 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Tue Jun  3 14:28:59 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Tue Jun  3 14:28:59 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Tue Jun  3 14:28:59 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Tue Jun  3 14:28:59 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Tue Jun  3 14:28:59 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Tue Jun  3 14:28:59 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Tue Jun  3 14:28:59 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Tue Jun  3 14:28:59 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Tue Jun  3 14:28:59 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Tue Jun  3 14:28:59 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Tue Jun  3 14:28:59 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Tue Jun  3 14:28:59 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Tue Jun  3 14:28:59 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Tue Jun  3 14:28:59 2025] Check-out of alternate set of keys directly with queueing was successful
****************************************
Report : power
        -significant_digits 2
Design : shifter
Version: W-2024.09
Date   : Tue Jun  3 14:28:59 2025
****************************************
Information: Activity propagation will be performed for scenario func::nom.
Information: Doing activity propagation for mode 'func' and corner 'nom' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func::nom (POW-052)
Infomation: Fast mode activity propagation power.rtl_activity_annotation setup is ignored. Always use accurate mode.
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 6 ****
Mode: func
Corner: nom
Scenario: func::nom
Voltage: 0.85
Temperature: 125.00

Voltage Unit         : 1V
Capacitance Unit     : 1fF
Time Unit            : 1ns
Temperature Unit     : 1C
Dynamic Power Unit   : 1pW
Leakage Power Unit   : 1pW

Switched supply net power scaling:
scaling for leakage power

Supply nets:
VDD (power) probability 1.00 (default)
VSS (ground) probability 1.00 (default)
Warning: Power table extrapolation (extrapolation mode) for port D on cell Data_Out_reg[7] for parameter Tinp. Lowest table value = inf, highest table value = inf, value = 0.027390 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port QN on cell Data_Out_reg[7] for parameter Cout. Lowest table value = 0.000100, highest table value = 0.008000, value = 0.000000 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port D on cell Data_Out_reg[6] for parameter Tinp. Lowest table value = inf, highest table value = inf, value = 0.033188 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port QN on cell Data_Out_reg[6] for parameter Cout. Lowest table value = 0.000100, highest table value = 0.008000, value = 0.000000 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port D on cell Data_Out_reg[5] for parameter Tinp. Lowest table value = inf, highest table value = inf, value = 0.033741 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port QN on cell Data_Out_reg[5] for parameter Cout. Lowest table value = 0.000100, highest table value = 0.008000, value = 0.000000 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port D on cell Data_Out_reg[4] for parameter Tinp. Lowest table value = inf, highest table value = inf, value = 0.032387 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port QN on cell Data_Out_reg[4] for parameter Cout. Lowest table value = 0.000100, highest table value = 0.008000, value = 0.000000 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port D on cell Data_Out_reg[3] for parameter Tinp. Lowest table value = inf, highest table value = inf, value = 0.023632 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port QN on cell Data_Out_reg[3] for parameter Cout. Lowest table value = 0.000100, highest table value = 0.008000, value = 0.000000 (POW-046)
Note - message 'POW-046' limit (10) exceeded. Remainder will be suppressed.

  Cell Internal Power    = 5.14e+07 pW ( 94.1%)
  Net Switching Power    = 3.23e+06 pW (  5.9%)
Total Dynamic Power      = 5.46e+07 pW (100.0%)

Cell Leakage Power       = 5.90e+08 pW


  Attributes
  ----------
      u  -  User defined power group
      i  -  Includes clock pin internal power

Power Group         Internal Power        Switching Power          Leakage Power            Total Power    (   %  )    Attrs
-----------------------------------------------------------------------------------------------------------------------------
io_pad                    0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
memory                    0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
black_box                 0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
clock_network             4.74e+07               1.60e+06               9.75e+07               1.47e+08    ( 22.7%)        i
register                 -6.13e+06               5.35e+04               1.50e+08               1.44e+08    ( 22.3%)         
sequential                0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
combinational             1.01e+07               1.58e+06               3.42e+08               3.54e+08    ( 54.9%)         
-----------------------------------------------------------------------------------------------------------------------------
Total                     5.14e+07 pW            3.23e+06 pW            5.90e+08 pW            6.44e+08 pW
1
icc2_shell> set_app_options -name route.global.timing_driven -value true
route.global.timing_driven true
icc2_shell> set_app_options -name route.global.crosstalk_driven -value false
route.global.crosstalk_driven false
icc2_shell> #track assignment
icc2_shell> set_app_options -name route.track.timing_driven -value true
route.track.timing_driven true
icc2_shell> set_app_options -name route.track.crosstalk_driven -value true
route.track.crosstalk_driven true
icc2_shell> #
icc2_shell> #detail route
icc2_shell> set_app_options -name route.detail.timing_driven -value true
route.detail.timing_driven true
icc2_shell> set_app_options -name route.detail.save_after_iterations -value false
Error: Invalid value 'false' specified for option 'route.detail.save_after_iterations'
        Use error_info for more info. (CMD-013)
icc2_shell> set_app_options -name route.detail.force_max_number_iterations -value false
route.detail.force_max_number_iterations false
icc2_shell> set_app_options -name route.detail.antenna -value true
route.detail.antenna true
icc2_shell> set_app_options -name route.detail.antenna_fixing_preference -value use_diodes
route.detail.antenna_fixing_preference use_diodes
icc2_shell> set_app_options -name route.detail.diode_libcell_names -value */ANTENNA_RVT
route.detail.diode_libcell_names */ANTENNA_RVT
icc2_shell> #
icc2_shell> #Atomic commands for route_auto###################################
icc2_shell> route_global
[icc2-lic Tue Jun  3 14:30:17 2025] Command 'route_global' requires licenses
[icc2-lic Tue Jun  3 14:30:17 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Tue Jun  3 14:30:17 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Tue Jun  3 14:30:17 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Tue Jun  3 14:30:17 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Tue Jun  3 14:30:17 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Tue Jun  3 14:30:17 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Tue Jun  3 14:30:17 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Tue Jun  3 14:30:17 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Tue Jun  3 14:30:17 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Tue Jun  3 14:30:17 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Tue Jun  3 14:30:17 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Tue Jun  3 14:30:17 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Tue Jun  3 14:30:17 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Tue Jun  3 14:30:17 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Tue Jun  3 14:30:17 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Tue Jun  3 14:30:17 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Tue Jun  3 14:30:17 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Tue Jun  3 14:30:17 2025] Check-out of alternate set of keys directly with queueing was successful
Information: Skipping global routing as it has already been run in the global_route_opt stage of clock_opt. (ZRT-607)
icc2_shell> #save_block route_global_database
icc2_shell> route_track
[icc2-lic Tue Jun  3 14:30:17 2025] Command 'route_track' requires licenses
[icc2-lic Tue Jun  3 14:30:17 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Tue Jun  3 14:30:17 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Tue Jun  3 14:30:17 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Tue Jun  3 14:30:17 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Tue Jun  3 14:30:17 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Tue Jun  3 14:30:17 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Tue Jun  3 14:30:17 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Tue Jun  3 14:30:17 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Tue Jun  3 14:30:17 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Tue Jun  3 14:30:17 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Tue Jun  3 14:30:17 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Tue Jun  3 14:30:17 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Tue Jun  3 14:30:17 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Tue Jun  3 14:30:17 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Tue Jun  3 14:30:17 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Tue Jun  3 14:30:17 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Tue Jun  3 14:30:17 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Tue Jun  3 14:30:17 2025] Check-out of alternate set of keys directly with queueing was successful
Generating Timing information  
Design  Scenario func::nom (Mode func Corner nom)
Generating Timing information  ... Done
Information: The net parasitics of block shifter are cleared. (TIM-123)
[End of Generating Timing Information] Elapsed real time: 0:00:00 
[End of Generating Timing Information] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00

Start track assignment

Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell 8bit_shifter is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell 8bit_shifter is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.track.*'
track.crosstalk_driven                                  :        true                
track.timing_driven                                     :        true                

Loading timing information to the router from design
Timing information loaded to the router.
Information: Using 1 threads for routing. (ZRT-444)
Information: RC layer preference is turned on for this design. (ZRT-613)

[Track Assign: TA init] Elapsed real time: 0:00:00 
[Track Assign: TA init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: TA init] Stage (MB): Used   19  Alloctr   19  Proc    0 
[Track Assign: TA init] Total (MB): Used   22  Alloctr   23  Proc 5203 

Start initial assignment

Assign Horizontal partitions, iteration 0 
Routed partition 1/14       
Routed partition 2/14       
Routed partition 3/14       
Routed partition 4/14       
Routed partition 5/14       
Routed partition 6/14       
Routed partition 7/14       
Routed partition 8/14       
Routed partition 9/14       
Routed partition 10/14      
Routed partition 11/14      
Routed partition 12/14      
Routed partition 13/14      
Routed partition 14/14      

Assign Vertical partitions, iteration 0 
Routed partition 1/11       
Routed partition 2/11       
Routed partition 3/11       
Routed partition 4/11       
Routed partition 5/11       
Routed partition 6/11       
Routed partition 7/11       
Routed partition 8/11       
Routed partition 9/11       
Routed partition 10/11      
Routed partition 11/11      

Number of wires with overlap after iteration 0 = 675 of 991


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used   19  Alloctr   19  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   22  Alloctr   23  Proc 5203 

Reroute to fix overlaps (iter = 1)

Assign Horizontal partitions, iteration 1 
Routed partition 1/14       
Routed partition 2/14       
Routed partition 3/14       
Routed partition 4/14       
Routed partition 5/14       
Routed partition 6/14       
Routed partition 7/14       
Routed partition 8/14       
Routed partition 9/14       
Routed partition 10/14      
Routed partition 11/14      
Routed partition 12/14      
Routed partition 13/14      
Routed partition 14/14      

Assign Vertical partitions, iteration 1 
Routed partition 1/11       
Routed partition 2/11       
Routed partition 3/11       
Routed partition 4/11       
Routed partition 5/11       
Routed partition 6/11       
Routed partition 7/11       
Routed partition 8/11       
Routed partition 9/11       
Routed partition 10/11      
Routed partition 11/11      

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used   19  Alloctr   19  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   22  Alloctr   23  Proc 5203 

Number of wires with overlap after iteration 1 = 546 of 812


Wire length and via report:
---------------------------
Number of M1 wires: 118                   : 0
Number of M2 wires: 434                  VIA12SQ_C: 388
Number of M3 wires: 240                  VIA23SQ_C: 375
Number of M4 wires: 17           VIA34SQ_C: 21
Number of M5 wires: 3            VIA45SQ_C: 6
Number of M6 wires: 0            VIA56SQ_C: 0
Number of M7 wires: 0            VIA67SQ_C: 0
Number of M8 wires: 0            VIA78SQ_C: 0
Number of M9 wires: 0            VIA89_C: 0
Number of MRDL wires: 0                  VIA9RDL: 0
Total number of wires: 812               vias: 790

Total M1 wire length: 96.8
Total M2 wire length: 580.3
Total M3 wire length: 557.7
Total M4 wire length: 65.1
Total M5 wire length: 22.2
Total M6 wire length: 0.0
Total M7 wire length: 0.0
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total MRDL wire length: 0.0
Total wire length: 1322.0

Longest M1 wire length: 18.2
Longest M2 wire length: 16.9
Longest M3 wire length: 20.7
Longest M4 wire length: 10.9
Longest M5 wire length: 13.7
Longest M6 wire length: 0.0
Longest M7 wire length: 0.0
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0
Longest MRDL wire length: 0.0

Updating the database ...
Information: Extraction observers are detached as design net change threshold is reached.

[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used   -2  Alloctr   -2  Proc    0 
[Track Assign: Done] Total (MB): Used    0  Alloctr    1  Proc 5203 
icc2_shell> #save_block route_track_database
icc2_shell> route_detail
[icc2-lic Tue Jun  3 14:30:18 2025] Command 'route_detail' requires licenses
[icc2-lic Tue Jun  3 14:30:18 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Tue Jun  3 14:30:18 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Tue Jun  3 14:30:18 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Tue Jun  3 14:30:18 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Tue Jun  3 14:30:18 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Tue Jun  3 14:30:18 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Tue Jun  3 14:30:18 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Tue Jun  3 14:30:18 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Tue Jun  3 14:30:18 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Tue Jun  3 14:30:18 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Tue Jun  3 14:30:18 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Tue Jun  3 14:30:18 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Tue Jun  3 14:30:18 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Tue Jun  3 14:30:18 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Tue Jun  3 14:30:18 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Tue Jun  3 14:30:18 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Tue Jun  3 14:30:18 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Tue Jun  3 14:30:18 2025] Check-out of alternate set of keys directly with queueing was successful
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell 8bit_shifter is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell 8bit_shifter is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Loading timing information to the router from design
Timing information loaded to the router.
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.antenna                                          :        true                
detail.antenna_fixing_preference                        :        use_diodes          
detail.diode_libcell_names                              :        */ANTENNA_RVT       
detail.force_max_number_iterations                      :        false               
detail.timing_driven                                    :        true                

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   29  Alloctr   29  Proc    0 
[Dr init] Total (MB): Used   33  Alloctr   33  Proc 5203 
Total number of nets = 128, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed  2/6 Partitions, Violations =    0
Routed  3/6 Partitions, Violations =    1
Routed  4/6 Partitions, Violations =    0
Routed  5/6 Partitions, Violations =    0
Routed  6/6 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 0] Elapsed real time: 0:00:00 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Iter 0] Stage (MB): Used  108  Alloctr  108  Proc    0 
[Iter 0] Total (MB): Used  112  Alloctr  112  Proc 5203 

End DR iteration 0 with 6 parts

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:00 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DR] Stage (MB): Used   19  Alloctr   19  Proc    0 
[DR] Total (MB): Used   22  Alloctr   23  Proc 5203 
[DR: Done] Elapsed real time: 0:00:00 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DR: Done] Stage (MB): Used   19  Alloctr   19  Proc    0 
[DR: Done] Total (MB): Used   22  Alloctr   23  Proc 5203 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    1356 micron
Total Number of Contacts =             782
Total Number of Wires =                834
Total Number of PtConns =              90
Total Number of Routed Wires =       833
Total Routed Wire Length =           1345 micron
Total Number of Routed Contacts =       782
        Layer             M1 :        101 micron
        Layer             M2 :        599 micron
        Layer             M3 :        569 micron
        Layer             M4 :         61 micron
        Layer             M5 :         16 micron
        Layer             M6 :          0 micron
        Layer             M7 :          0 micron
        Layer             M8 :          0 micron
        Layer             M9 :          0 micron
        Layer           MRDL :          0 micron
        Via   VIA45SQ_C(rot) :          6
        Via        VIA34SQ_C :         19
        Via        VIA23SQ_C :          3
        Via   VIA23SQ_C(rot) :        358
        Via        VIA12SQ_C :        376
        Via   VIA12SQ_C(rot) :          8
        Via       VIA12BAR_C :         12

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 782 vias)
 
    Layer VIA1       =  0.00% (0      / 396     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (396     vias)
    Layer VIA2       =  0.00% (0      / 361     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (361     vias)
    Layer VIA3       =  0.00% (0      / 19      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (19      vias)
    Layer VIA4       =  0.00% (0      / 6       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6       vias)
 
  Total double via conversion rate    =  0.00% (0 / 782 vias)
 
    Layer VIA1       =  0.00% (0      / 396     vias)
    Layer VIA2       =  0.00% (0      / 361     vias)
    Layer VIA3       =  0.00% (0      / 19      vias)
    Layer VIA4       =  0.00% (0      / 6       vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 782 vias)
 
    Layer VIA1       =  0.00% (0      / 396     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (396     vias)
    Layer VIA2       =  0.00% (0      / 361     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (361     vias)
    Layer VIA3       =  0.00% (0      / 19      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (19      vias)
    Layer VIA4       =  0.00% (0      / 6       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6       vias)
 

Total number of nets = 128
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Updating the database ...
icc2_shell> #save_block route_detail_database
icc2_shell> #route_auto
icc2_shell> #
icc2_shell> #
icc2_shell> #
icc2_shell> route_opt
[icc2-lic Tue Jun  3 14:30:18 2025] Command 'route_opt' requires licenses
[icc2-lic Tue Jun  3 14:30:18 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Tue Jun  3 14:30:18 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Tue Jun  3 14:30:18 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Tue Jun  3 14:30:18 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Tue Jun  3 14:30:18 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Tue Jun  3 14:30:18 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Tue Jun  3 14:30:18 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Tue Jun  3 14:30:18 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Tue Jun  3 14:30:18 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Tue Jun  3 14:30:18 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Tue Jun  3 14:30:18 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Tue Jun  3 14:30:18 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Tue Jun  3 14:30:19 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Tue Jun  3 14:30:19 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Tue Jun  3 14:30:19 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Tue Jun  3 14:30:19 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Tue Jun  3 14:30:19 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Tue Jun  3 14:30:19 2025] Check-out of alternate set of keys directly with queueing was successful
Information: Starting 'route_opt' (FLW-8000)
Information: Time: 2025-06-03 14:30:19 / Session:  00:18:59 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1485 MB (FLW-8100)
INFO: route_opt is running in balanced flow mode
Warning: SI analysis is not enabled for post-route optimization. (ROPT-002)
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
Information: Freeing timing information from routing. (ZRT-574)
RO is run without TCE settings 
Route-opt command begin                   CPU:    78 s (  0.02 hr )  ELAPSE:  1140 s (  0.32 hr )  MEM-PEAK:  1484 MB
Warning: SI analysis is not enabled for post-route optimization. (ROPT-002)
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: Concurrent Legalization and Optimization (CLO) Reverted
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
Information: The stitching and editing of coupling caps is turned OFF for design '8BIT_SHIFTER_LIB:8bit_shifter.design'. (TIM-125)
Information: Design 8bit_shifter has 128 nets, 0 global routed, 126 detail routed. (NEX-024)
Information: The RC mode used is DR for design 'shifter'. (NEX-022)
---extraction options---
Corner: nom
Global options:
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : none
 virtual_shield_extraction : true
---app options---
 host.max_cores                   : 1
 extract.connect_open           : true
 extract.enable_coupling_cap    : false
Extracting design: 8bit_shifter 
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 126 nets are successfully extracted. (NEX-028)
Warning: Advanced receiver model has not been enabled for detailed routed design. (TIM-204)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 126, routed nets = 126, across physical hierarchy nets = 0, parasitics cached nets = 126, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Info: update em.

Route-opt timing update complete          CPU:    79 s (  0.02 hr )  ELAPSE:  1140 s (  0.32 hr )  MEM-PEAK:  1484 MB
INFO: Propagating Switching Activities
Information: Activity for scenario func::nom was cached, no propagation required. (POW-005)
INFO: Switching Activity propagation took     0.00005 sec
INFO: Propagating Switching Activity for all power flows 

Route-opt initial QoR
_____________________
Scenario Mapping Table
1: func::nom

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: Clock

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0       13     1.9499        0  589862016
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0       13     1.9499        0  589862016       286.93        112
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Route-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Route-opt initial QoR Summary    0.0000     0.0000   0.0000      0   0.0000     0.0000      0       13        0  589862016       286.93        112
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 1 threads
Route-opt initialization complete         CPU:    79 s (  0.02 hr )  ELAPSE:  1140 s (  0.32 hr )  MEM-PEAK:  1484 MB
Information: Initializing classic cellmap without advanced rules enabled and with PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 145 total shapes.
Layer M2: cached 0 shapes out of 535 total shapes.
Cached 120 vias out of 1240 total vias.
Total 0.0143 seconds to build cellmap data
INFO: creating 5(r) x 8(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (8bit_shifter): 40
INFO: creating 5(r) x 8(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (8bit_shifter): 40
Total 0.0022 seconds to load 112 cell instances into cellmap
Moveable cells: 110; Application fixed cells: 2; Macro cells: 0; User fixed cells: 0
123 out of 123 data nets are detail routed, 3 out of 3 clock nets are detail routed and total 126 nets have been analyzed
Estimated current stage is after clock and data detail route stage
Average cell width 1.5322, cell height 1.6720, cell area 2.5619 for total 112 placed and application fixed cells
Route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO


Route-opt optimization Phase 2 Iter  1          0.00        0.00      0.00        84        286.93  589862016.00         112              0.32      1484

Route-opt optimization Phase 3 Iter  1          0.00        0.00      0.00        84        286.93  589862016.00         112              0.32      1484
INFO: New Levelizer turned on

INFO: New Levelizer turned on
Route-opt optimization Phase 4 Iter  1          0.00        0.00      0.00        84        286.93  589862016.00         112              0.32      1484
Route-opt optimization Phase 4 Iter  2          0.00        0.00      0.00        84        286.93  589862016.00         112              0.32      1484
Route-opt optimization Phase 4 Iter  3          0.00        0.00      0.00        84        286.93  589862016.00         112              0.32      1484
Route-opt optimization Phase 4 Iter  4          0.00        0.00      0.00        84        286.93  589862016.00         112              0.32      1484


Route-opt optimization Phase 6 Iter  1          0.00        0.00      0.00        84        286.93  589862016.00         112              0.32      1484
Route-opt optimization Phase 6 Iter  2          0.00        0.00      0.00        84        286.93  589862016.00         112              0.32      1484
Route-opt optimization Phase 6 Iter  3          0.00        0.00      0.00        84        286.93  589862016.00         112              0.32      1484
Route-opt optimization Phase 6 Iter  4          0.00        0.00      0.00        84        286.93  589862016.00         112              0.32      1484
Route-opt optimization Phase 6 Iter  5          0.00        0.00      0.00        84        286.93  589862016.00         112              0.32      1484
Route-opt optimization Phase 6 Iter  6          0.00        0.00      0.00        84        286.93  589862016.00         112              0.32      1484
Route-opt optimization Phase 6 Iter  7          0.00        0.00      0.00        84        286.93  589862016.00         112              0.32      1484
Route-opt optimization Phase 6 Iter  8          0.00        0.00      0.00        84        286.93  589862016.00         112              0.32      1484
Route-opt optimization Phase 6 Iter  9          0.00        0.00      0.00        84        286.93  589862016.00         112              0.32      1484
Route-opt optimization Phase 6 Iter 10          0.00        0.00      0.00        84        286.93  589862016.00         112              0.32      1484
Route-opt optimization Phase 6 Iter 11          0.00        0.00      0.00        84        286.93  589862016.00         112              0.32      1484
Route-opt optimization Phase 6 Iter 12          0.00        0.00      0.00        84        286.93  589862016.00         112              0.32      1484
Route-opt optimization Phase 6 Iter 13          0.00        0.00      0.00        84        286.93  589862016.00         112              0.32      1484

Route-opt optimization Phase 7 Iter  1          0.00        0.00      0.00        84        286.93  589862016.00         112              0.32      1484
Route-opt optimization Phase 7 Iter  2          0.00        0.00      0.00        84        286.93  589862016.00         112              0.32      1484

Enable clock slack update
INFO: cellmap features:  adv-rules=(Y), pdc=(Y), clock-rules=(Y)
Route-opt optimization Phase 8 Iter  1          0.00        0.00      0.00        84        286.93  589862016.00         112              0.32      1484
INFO: cellmap features:  adv-rules=(N), pdc=(Y), clock-rules=(Y)

Route-opt optimization Phase 9 Iter  1          0.00        0.00      0.00        84        286.93  589862016.00         112              0.32      1484
Route-opt optimization Phase 9 Iter  2          0.00        0.00      0.00        84        286.93  589862016.00         112              0.32      1484
Route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Route-opt optimization Phase 9 Iter  3          0.00        0.00      0.00        84        286.93  589862016.00         112              0.32      1484
Route-opt optimization Phase 9 Iter  4          0.00        0.00      0.00        84        286.93  589862016.00         112              0.32      1484
Route-opt optimization Phase 9 Iter  5          0.00        0.00      0.00        84        286.93  589862016.00         112              0.32      1484
Route-opt optimization Phase 9 Iter  6          0.00        0.00      0.00        84        286.93  589862016.00         112              0.32      1484
Route-opt optimization Phase 9 Iter  7          0.00        0.00      0.00        84        286.93  589862016.00         112              0.32      1484
Route-opt optimization Phase 9 Iter  8          0.00        0.00      0.00        84        286.93  589862016.00         112              0.32      1484

Enable clock slack update
INFO: cellmap features:  adv-rules=(Y), pdc=(Y), clock-rules=(Y)
Route-opt optimization Phase 10 Iter  1         0.00        0.00      0.00        84        286.93  589862016.00         112              0.32      1484
INFO: cellmap features:  adv-rules=(N), pdc=(Y), clock-rules=(Y)

Route-opt optimization Phase 11 Iter  1         0.00        0.00      0.00        84        286.93  589862016.00         112              0.32      1484
INFO: New Levelizer turned on
Route-opt optimization Phase 11 Iter  2         0.00        0.00      0.00        84        286.93  589862016.00         112              0.32      1484
INFO: New Levelizer turned on

Route-opt optimization Phase 12 Iter  1         0.00        0.00      0.00        84        286.93  589158272.00         112              0.32      1484

Route-opt optimization Phase 13 Iter  1         0.00        0.00      0.00        84        286.93  589158272.00         112              0.32      1484
Warning: Design includes unreasonable large hold violation(s). (OPT-209)
Route-opt optimization Phase 13 Iter  2         0.00        0.00      0.00        84        286.93  589158272.00         112              0.32      1484
Warning: Design includes unreasonable large hold violation(s). (OPT-209)


Route-opt route preserve complete         CPU:    79 s (  0.02 hr )  ELAPSE:  1140 s (  0.32 hr )  MEM-PEAK:  1484 MB

INFO: Sending timing info to router
Generating Timing information  
Design  Scenario func::nom (Mode func Corner nom)
Generating Timing information  ... Done
Information: The net parasitics of block shifter are cleared. (TIM-123)
[End of Generating Timing Information] Elapsed real time: 0:00:00 
[End of Generating Timing Information] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
[icc2-lic Tue Jun  3 14:30:19 2025] Command 'legalize_placement' requires licenses
[icc2-lic Tue Jun  3 14:30:19 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Tue Jun  3 14:30:19 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Tue Jun  3 14:30:19 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Tue Jun  3 14:30:19 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Tue Jun  3 14:30:19 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Tue Jun  3 14:30:19 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Tue Jun  3 14:30:19 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Tue Jun  3 14:30:19 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Tue Jun  3 14:30:19 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Tue Jun  3 14:30:19 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Tue Jun  3 14:30:19 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Tue Jun  3 14:30:19 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Tue Jun  3 14:30:19 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Tue Jun  3 14:30:19 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Tue Jun  3 14:30:19 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Tue Jun  3 14:30:19 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Tue Jun  3 14:30:19 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Tue Jun  3 14:30:19 2025] Check-out of alternate set of keys directly with queueing was successful
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 145 total shapes.
Layer M2: cached 0 shapes out of 535 total shapes.
Cached 120 vias out of 1240 total vias.

Legalizing Top Level Design shifter ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0092 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 21 ref cells (8 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      225.68            0        Yes DEFAULT
      451.36          112        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                    112
number of references:                21
number of site rows:                 12
number of locations attempted:     1910
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:         110 (1090 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.000 um ( 0.00 row height)
rms weighted cell displacement:   0.000 um ( 0.00 row height)
max cell displacement:            0.000 um ( 0.00 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                0
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U173 (AND2X1_RVT)
  Input location: (8.384,3.672)
  Legal location: (8.384,3.672)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U171 (AND2X1_RVT)
  Input location: (11.576,2)
  Legal location: (11.576,2)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U169 (AND2X1_RVT)
  Input location: (4.736,3.672)
  Legal location: (4.736,3.672)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U168 (AND2X1_RVT)
  Input location: (6.864,2)
  Legal location: (6.864,2)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U155 (AND2X1_RVT)
  Input location: (17.656,10.36)
  Legal location: (17.656,10.36)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U163 (AND2X1_RVT)
  Input location: (14.616,5.344)
  Legal location: (14.616,5.344)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U161 (AND2X1_RVT)
  Input location: (19.784,7.016)
  Legal location: (19.784,7.016)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U159 (AND2X1_RVT)
  Input location: (23.128,17.048)
  Legal location: (23.128,17.048)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U158 (AND2X1_RVT)
  Input location: (21.152,18.72)
  Legal location: (21.152,18.72)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U174 (AND2X1_RVT)
  Input location: (5.648,5.344)
  Legal location: (5.648,5.344)
  Displacement:   0.000 um ( 0.00 row height)

Legalization succeeded.
Total Legalizer CPU: 0.057
Total Legalizer Wall Time: 0.067
----------------------------------------------------------------

Route-opt legalization complete           CPU:    79 s (  0.02 hr )  ELAPSE:  1141 s (  0.32 hr )  MEM-PEAK:  1484 MB
INFO: Router Max Iterations set to : 5 
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell 8bit_shifter is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell 8bit_shifter is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
[ECO: DbIn With Extraction] Elapsed real time: 0:00:00 
[ECO: DbIn With Extraction] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: DbIn With Extraction] Stage (MB): Used   19  Alloctr   19  Proc    0 
[ECO: DbIn With Extraction] Total (MB): Used   22  Alloctr   23  Proc 5203 
[ECO: Before Refresh Via Ladder Phase] Elapsed real time: 0:00:00 
[ECO: Before Refresh Via Ladder Phase] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: Before Refresh Via Ladder Phase] Stage (MB): Used   19  Alloctr   19  Proc    0 
[ECO: Before Refresh Via Ladder Phase] Total (MB): Used   22  Alloctr   23  Proc 5203 

    Found 0 via ladders to verify.

VIA LADDER INFO: found 0 via ladder DRCs across 0 nets.
Updating the database ...

    Via ladders will be inserted on 0 of 0 ports with via ladder constraints.

Updating the database ...
[Arrange data for GR] Elapsed real time: 0:00:00 
[Arrange data for GR] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Arrange data for GR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Arrange data for GR] Total (MB): Used   22  Alloctr   23  Proc 5203 
[ECO: After Refresh Via Ladder Phase] Elapsed real time: 0:00:00 
[ECO: After Refresh Via Ladder Phase] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: After Refresh Via Ladder Phase] Stage (MB): Used   19  Alloctr   19  Proc    0 
[ECO: After Refresh Via Ladder Phase] Total (MB): Used   22  Alloctr   23  Proc 5203 
[ECO: Analysis] Elapsed real time: 0:00:00 
[ECO: Analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: Analysis] Stage (MB): Used   19  Alloctr   19  Proc    0 
[ECO: Analysis] Total (MB): Used   22  Alloctr   23  Proc 5203 
Num of eco nets = 128
Num of open eco nets = 0
[ECO: Init] Elapsed real time: 0:00:00 
[ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: Init] Stage (MB): Used   19  Alloctr   19  Proc    0 
[ECO: Init] Total (MB): Used   22  Alloctr   23  Proc 5203 
Loading timing information to the router from design
Timing information loaded to the router.
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.antenna                                          :        true                
detail.antenna_fixing_preference                        :        use_diodes          
detail.diode_libcell_names                              :        */ANTENNA_RVT       
detail.eco_route_use_soft_spacing_for_timing_optimization:       false               
detail.force_max_number_iterations                      :        false               
detail.timing_driven                                    :        true                

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)

Begin ECO DRC check ...

Checked 1/1 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[DRC CHECK] Elapsed real time: 0:00:00 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used  112  Alloctr  112  Proc 5203 

Total Wire Length =                    1356 micron
Total Number of Contacts =             782
Total Number of Wires =                834
Total Number of PtConns =              90
Total Number of Routed Wires =       833
Total Routed Wire Length =           1345 micron
Total Number of Routed Contacts =       782
        Layer             M1 :        101 micron
        Layer             M2 :        599 micron
        Layer             M3 :        569 micron
        Layer             M4 :         61 micron
        Layer             M5 :         16 micron
        Layer             M6 :          0 micron
        Layer             M7 :          0 micron
        Layer             M8 :          0 micron
        Layer             M9 :          0 micron
        Layer           MRDL :          0 micron
        Via   VIA45SQ_C(rot) :          6
        Via        VIA34SQ_C :         19
        Via        VIA23SQ_C :          3
        Via   VIA23SQ_C(rot) :        358
        Via        VIA12SQ_C :        376
        Via   VIA12SQ_C(rot) :          8
        Via       VIA12BAR_C :         12

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 782 vias)
 
    Layer VIA1       =  0.00% (0      / 396     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (396     vias)
    Layer VIA2       =  0.00% (0      / 361     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (361     vias)
    Layer VIA3       =  0.00% (0      / 19      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (19      vias)
    Layer VIA4       =  0.00% (0      / 6       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6       vias)
 
  Total double via conversion rate    =  0.00% (0 / 782 vias)
 
    Layer VIA1       =  0.00% (0      / 396     vias)
    Layer VIA2       =  0.00% (0      / 361     vias)
    Layer VIA3       =  0.00% (0      / 19      vias)
    Layer VIA4       =  0.00% (0      / 6       vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 782 vias)
 
    Layer VIA1       =  0.00% (0      / 396     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (396     vias)
    Layer VIA2       =  0.00% (0      / 361     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (361     vias)
    Layer VIA3       =  0.00% (0      / 19      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (19      vias)
    Layer VIA4       =  0.00% (0      / 6       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6       vias)
 

Nets that have been changed:
Total number of changed nets = 0 (out of 128)

[DR: Done] Elapsed real time: 0:00:00 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   22  Alloctr   23  Proc 5203 
[ECO: DR] Elapsed real time: 0:00:00 
[ECO: DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: DR] Stage (MB): Used   19  Alloctr   19  Proc    0 
[ECO: DR] Total (MB): Used   22  Alloctr   23  Proc 5203 

ECO Route finished with 0 open nets, of which 0 are frozen

ECO Route finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    1356 micron
Total Number of Contacts =             782
Total Number of Wires =                834
Total Number of PtConns =              90
Total Number of Routed Wires =       833
Total Routed Wire Length =           1345 micron
Total Number of Routed Contacts =       782
        Layer             M1 :        101 micron
        Layer             M2 :        599 micron
        Layer             M3 :        569 micron
        Layer             M4 :         61 micron
        Layer             M5 :         16 micron
        Layer             M6 :          0 micron
        Layer             M7 :          0 micron
        Layer             M8 :          0 micron
        Layer             M9 :          0 micron
        Layer           MRDL :          0 micron
        Via   VIA45SQ_C(rot) :          6
        Via        VIA34SQ_C :         19
        Via        VIA23SQ_C :          3
        Via   VIA23SQ_C(rot) :        358
        Via        VIA12SQ_C :        376
        Via   VIA12SQ_C(rot) :          8
        Via       VIA12BAR_C :         12

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 782 vias)
 
    Layer VIA1       =  0.00% (0      / 396     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (396     vias)
    Layer VIA2       =  0.00% (0      / 361     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (361     vias)
    Layer VIA3       =  0.00% (0      / 19      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (19      vias)
    Layer VIA4       =  0.00% (0      / 6       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6       vias)
 
  Total double via conversion rate    =  0.00% (0 / 782 vias)
 
    Layer VIA1       =  0.00% (0      / 396     vias)
    Layer VIA2       =  0.00% (0      / 361     vias)
    Layer VIA3       =  0.00% (0      / 19      vias)
    Layer VIA4       =  0.00% (0      / 6       vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 782 vias)
 
    Layer VIA1       =  0.00% (0      / 396     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (396     vias)
    Layer VIA2       =  0.00% (0      / 361     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (361     vias)
    Layer VIA3       =  0.00% (0      / 19      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (19      vias)
    Layer VIA4       =  0.00% (0      / 6       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6       vias)
 

Total number of nets = 128
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Total Wire Length =                    1356 micron
Total Number of Contacts =             782
Total Number of Wires =                834
Total Number of PtConns =              90
Total Number of Routed Wires =       833
Total Routed Wire Length =           1345 micron
Total Number of Routed Contacts =       782
        Layer             M1 :        101 micron
        Layer             M2 :        599 micron
        Layer             M3 :        569 micron
        Layer             M4 :         61 micron
        Layer             M5 :         16 micron
        Layer             M6 :          0 micron
        Layer             M7 :          0 micron
        Layer             M8 :          0 micron
        Layer             M9 :          0 micron
        Layer           MRDL :          0 micron
        Via   VIA45SQ_C(rot) :          6
        Via        VIA34SQ_C :         19
        Via        VIA23SQ_C :          3
        Via   VIA23SQ_C(rot) :        358
        Via        VIA12SQ_C :        376
        Via   VIA12SQ_C(rot) :          8
        Via       VIA12BAR_C :         12

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 782 vias)
 
    Layer VIA1       =  0.00% (0      / 396     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (396     vias)
    Layer VIA2       =  0.00% (0      / 361     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (361     vias)
    Layer VIA3       =  0.00% (0      / 19      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (19      vias)
    Layer VIA4       =  0.00% (0      / 6       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6       vias)
 
  Total double via conversion rate    =  0.00% (0 / 782 vias)
 
    Layer VIA1       =  0.00% (0      / 396     vias)
    Layer VIA2       =  0.00% (0      / 361     vias)
    Layer VIA3       =  0.00% (0      / 19      vias)
    Layer VIA4       =  0.00% (0      / 6       vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 782 vias)
 
    Layer VIA1       =  0.00% (0      / 396     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (396     vias)
    Layer VIA2       =  0.00% (0      / 361     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (361     vias)
    Layer VIA3       =  0.00% (0      / 19      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (19      vias)
    Layer VIA4       =  0.00% (0      / 6       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6       vias)
 
Updating the database ...
...updated 0 nets with eco mode
[ECO: End] Elapsed real time: 0:00:00 
[ECO: End] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: End] Stage (MB): Used   -2  Alloctr   -2  Proc    0 
[ECO: End] Total (MB): Used    0  Alloctr    1  Proc 5203 
Information: The stitching and editing of coupling caps is turned OFF for design '8BIT_SHIFTER_LIB:8bit_shifter.design'. (TIM-125)
Information: Design 8bit_shifter has 128 nets, 0 global routed, 126 detail routed. (NEX-024)
Information: Serialized np data
INFO: timer data saved to /tmp/8bit_shifter_17795_588704474.timdat

Route-opt ECO routing complete            CPU:    79 s (  0.02 hr )  ELAPSE:  1141 s (  0.32 hr )  MEM-PEAK:  1484 MB
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050000353  3.179565833784  5.567214754587  2.894455687461  6.565921301755  9.017937505874  89.922909609339  8.634313680365  0.781240840852
7.442083411238  3.181156049079  6.992250260832  4.646239500641  3.823702212269  3.871840296193  1.424294066690  9.687528199646  6.131807326836  1.465787932247  35.511092411221  9.113538951458  6.373425309427
0.014844388138  4.045006444037  5.020605316976  6.345884229962  1.220116795077  5.967847396778  6.224305671704  0.238798015000  3.284509673697  9.611151237147  59.163597492720  5.135530751676  8.351309468118
3.725190997333  4.436408244586  7.609731622717  3.894385364966  9.819999761759  1.487347087763  2.106393266767  9.078064626983  1.314288724079  8.805817928323  58.609636991226  2.700391859809  4.504958002403
9.281736316139  8.525440544100  2.100661101274  7.185896554570  7.466530635624  8.788088207826  8.572536784759  1.334183935409  0.279263866591  8.236528340626  62.139068063816  7.665219583623  7.402250705136
5.679662150275  7.061856261198  1.344610361814  7.231210715816  7.536577674860  4.182210795845  6.246975620417  2.738712239211  6.086733990496  8.868234594724  06.888600936848  4.394912071560  1.549031886014
9.244452200010  4.051691909534  5.907689219704  1.709512091590  0.067443546609  2.308426814269  0.055883460719  3.265225124446  3.794567444379  0.705451168271  18.004088773433  7.185127521311  7.083744817852
7.726838946772  6.376521169969  5.327074529946  6.562623090979  4.097955580726  1.369931131397  7.635100721709  6.252548815947  4.176900733214  2.093711017031  52.237559715196  6.626976859157  8.334254693832
9.243502162169  1.831796121424  2.252773111567  8.210408235191  4.162803561612  8.669380220195  6.928426031325  8.584451548025  5.136313687487  2.135354075634  09.187481012347  7.518144122854  2.200052976031
3.533183387246  5.081644855773  7.188484837311  2.548293680105  5.033867149412  4.225421230531  6.610900762727  0.112331110717  8.452560831002  9.985851474364  52.118965276979  4.349342808787  7.701562399989
9.972300508202  6.250754685030  1.791961421411  6.962781303341  4.183355375155  6.509437909893  6.029136702642  5.459021509208  4.649978565387  1.177467457734  52.617913347214  2.198177899259  4.443325346371
3.804135249843  6.133099101986  1.974527982061  0.319028279245  2.956234072595  4.772693630086  9.633674031037  8.470937715157  0.274113455456  7.669442469766  08.438773792108  7.480236556587  2.389451346383
2.453161041934  2.160515565780  3.817373024796  3.928727777441  8.754040104850  5.000035331795  6.583378455672  1.475459028944  5.438746259541  2.121786390179  85.410691510467  0.800951578192  9.509862807812
3.964085274420  8.341123831811  5.604907969922  5.026083246462  3.950064138237  0.221226938718  4.029619314242  9.406660396875  2.789964755200  0.723294414657  35.847064076358  9.181140783984  1.036971163734
1.410942700148  4.438813840450  0.644403750206  0.531697663458  8.422996212201  1.679507759678  4.739677862243  0.567171702387  9.771500126737  0.958970596111  09.142964212873  9.689290643104  1.216993983513
INFO: Smart Arc Optimization disabled. 0 modes cleared.
Information: The stitching and editing of coupling caps is turned OFF for design '8BIT_SHIFTER_LIB:8bit_shifter.design'. (TIM-125)
Information: Design 8bit_shifter has 128 nets, 0 global routed, 126 detail routed. (NEX-024)
Information: The RC mode used is DR for design 'shifter'. (NEX-022)
---extraction options---
Corner: nom
Global options:
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : none
 virtual_shield_extraction : true
---app options---
 host.max_cores                   : 1
 extract.connect_open           : true
 extract.enable_coupling_cap    : false
Extracting design: 8bit_shifter 
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 126 nets are successfully extracted. (NEX-028)
Warning: Advanced receiver model has not been enabled for detailed routed design. (TIM-204)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 126, routed nets = 126, across physical hierarchy nets = 0, parasitics cached nets = 126, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: Freeing timing information from routing. (ZRT-574)

Route-opt final QoR
___________________
Scenario Mapping Table
1: func::nom

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: Clock

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0       13     1.9499        0  589158272
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0       13     1.9499        0  589158272       286.93        112
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Route-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Route-opt final QoR Summary      0.0000     0.0000   0.0000      0   0.0000     0.0000      0       13        0  589158272       286.93        112

Route-opt optimization complete                 0.00        0.00      0.00        84        286.93  589158272.00         112              0.32      1484

Route-opt command complete                CPU:    80 s (  0.02 hr )  ELAPSE:  1141 s (  0.32 hr )  MEM-PEAK:  1484 MB
Route-opt command statistics  CPU=1 sec (0.00 hr) ELAPSED=1 sec (0.00 hr) MEM-PEAK=1.449 GB
Information: Ending   'route_opt' (FLW-8001)
Information: Time: 2025-06-03 14:30:20 / Session:  00:19:01 / Command:  00:00:01 / CPU:  00:00:01 / Memory: 1485 MB (FLW-8100)
1
icc2_shell> ######################################
icc2_shell> # OUTPUTS
icc2_shell> #
icc2_shell> #
icc2_shell> write_verilog ./results/8bit_shifter.routed.v
1
icc2_shell> write_sdc -output ./results/8bit_shifter.routed.sdc
Information: The command 'write_sdc' cleared the undo history. (UNDO-016)

Warning: Multiply cell derates are skipped!

Warning: Multiply net derates are skipped!
1
icc2_shell> save_block -as 8BIT_SHIFTER
Information: Overwriting block '8BIT_SHIFTER.design' in library '8BIT_SHIFTER_LIB'. (DES-025)
1
icc2_shell> save_lib
Saving library '8BIT_SHIFTER_LIB'
1
icc2_shell> write_parasitics -format spef -output ./results/8bit_shifter_${scenario1}.spef
[icc2-lic Tue Jun  3 14:30:20 2025] Command 'write_parasitics' requires licenses
Information: Design 8bit_shifter has 128 nets, 0 global routed, 126 detail routed. (NEX-024)
NEX: extract design shifter
Information: batch extract takes 0.00 seconds, elapse 0.00 seconds (NEX-015)
Information: The stitching and editing of coupling caps is turned OFF for design '8BIT_SHIFTER_LIB:8bit_shifter.design'. (TIM-125)
NEX: write corner ID 0 parasitics to ./results/8bit_shifter_func::nom.spef.p1_125.spef 
spefName ./results/8bit_shifter_func::nom.spef.p1_125.spef, corner name nom 
NEX: write corner ID 1 parasitics to ./results/8bit_shifter_func::nom.spef.p2_125.spef 
spefName ./results/8bit_shifter_func::nom.spef.p2_125.spef, corner name nom 
NEX:Warning write_parasitics supports only Ohm and kOhm as user resistance unit not 1MOhm, we force to set it Ohm.NEX: write_parasitics command finished
icc2_shell> gui_change_highlight -remove -all_colors
icc2_shell> report_qor
[icc2-lic Tue Jun  3 14:31:09 2025] Command 'report_qor' requires licenses
[icc2-lic Tue Jun  3 14:31:09 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Tue Jun  3 14:31:09 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Tue Jun  3 14:31:09 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Tue Jun  3 14:31:09 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Tue Jun  3 14:31:09 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Tue Jun  3 14:31:09 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Tue Jun  3 14:31:09 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Tue Jun  3 14:31:09 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Tue Jun  3 14:31:09 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Tue Jun  3 14:31:09 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Tue Jun  3 14:31:09 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Tue Jun  3 14:31:09 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Tue Jun  3 14:31:09 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Tue Jun  3 14:31:09 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Tue Jun  3 14:31:09 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Tue Jun  3 14:31:09 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Tue Jun  3 14:31:09 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Tue Jun  3 14:31:09 2025] Check-out of alternate set of keys directly with queueing was successful
****************************************
Report : qor
Design : shifter
Version: W-2024.09
Date   : Tue Jun  3 14:31:09 2025
****************************************


Scenario           'func::nom'
Timing Path Group  '**in2reg_default**'
----------------------------------------
Levels of Logic:                      6
Critical Path Length:              0.79
Critical Path Slack:               3.37
Critical Path Clk Period:          4.40
Total Negative Slack:              0.00
No. of Violating Paths:               0
----------------------------------------

Scenario           'func::nom'
Timing Path Group  '**reg2out_default**'
----------------------------------------
Levels of Logic:                      0
Critical Path Length:              0.10
Critical Path Slack:               3.61
Critical Path Clk Period:          4.40
Total Negative Slack:              0.00
No. of Violating Paths:               0
----------------------------------------


Cell Count
----------------------------------------
Hierarchical Cell Count:              0
Hierarchical Port Count:              0
Leaf Cell Count:                    112
Buf/Inv Cell Count:                  11
Buf Cell Count:                       2
Inv Cell Count:                       9
Combinational Cell Count:           104
   Single-bit Isolation Cell Count:                        0
   Multi-bit Isolation Cell Count:                         0
   Isolation Cell Banking Ratio:                           0.00%
   Single-bit Level Shifter Cell Count:                    0
   Multi-bit Level Shifter Cell Count:                     0
   Level Shifter Cell Banking Ratio:                       0.00%
   Single-bit ELS Cell Count:                              0
   Multi-bit ELS Cell Count:                               0
   ELS Cell Banking Ratio:                                 0.00%
Sequential Cell Count:                8
   Integrated Clock-Gating Cell Count:                     0
   Sequential Macro Cell Count:                            0
   Single-bit Sequential Cell Count:                       8
   Multi-bit Sequential Cell Count:                        0
   Sequential Cell Banking Ratio:                          0.00%
   BitsPerflop:                                            1.00
Macro Count:                          0
----------------------------------------


Area
----------------------------------------
Combinational Area:              229.49
Noncombinational Area:            57.44
Buf/Inv Area:                     22.87
Total Buffer Area:                 9.91
Total Inverter Area:              12.96
Macro/Black Box Area:              0.00
Net Area:                             0
Net XLength:                     696.10
Net YLength:                     659.38
----------------------------------------
Cell Area (netlist):                            286.93
Cell Area (netlist and physical only):          286.93
Net Length:                     1355.48


Design Rules
----------------------------------------
Total Number of Nets:               128
Nets with Violations:                14
Max Trans Violations:                14
Max Cap Violations:                   0
----------------------------------------

1
icc2_shell> report_timing
[icc2-lic Tue Jun  3 14:32:05 2025] Command 'report_timing' requires licenses
[icc2-lic Tue Jun  3 14:32:05 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Tue Jun  3 14:32:05 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Tue Jun  3 14:32:05 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Tue Jun  3 14:32:05 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Tue Jun  3 14:32:05 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Tue Jun  3 14:32:05 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Tue Jun  3 14:32:05 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Tue Jun  3 14:32:05 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Tue Jun  3 14:32:05 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Tue Jun  3 14:32:05 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Tue Jun  3 14:32:05 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Tue Jun  3 14:32:05 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Tue Jun  3 14:32:05 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Tue Jun  3 14:32:05 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Tue Jun  3 14:32:05 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Tue Jun  3 14:32:05 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Tue Jun  3 14:32:05 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Tue Jun  3 14:32:05 2025] Check-out of alternate set of keys directly with queueing was successful
****************************************
Report : timing
        -path_type full
        -delay_type max
        -max_paths 1
        -report_by design
Design : shifter
Version: W-2024.09
Date   : Tue Jun  3 14:32:05 2025
****************************************

  Startpoint: Shift_Amount[0] (input port clocked by Clock)
  Endpoint: Data_Out_reg[3] (rising edge-triggered flip-flop clocked by Clock)
  Mode: func
  Corner: nom
  Scenario: func::nom
  Path Group: **in2reg_default**
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock Clock (rise edge)                          0.00      0.00
  clock network delay (propagated)                 0.03      0.03
  input external delay                             0.40      0.43 f
  Shift_Amount[0] (in)                             0.00      0.43 f
  U167/Y (AND3X1_RVT)                              0.18      0.61 f
  U204/Y (AND2X1_RVT)                              0.06      0.67 f
  U205/Y (OR2X1_RVT)                               0.04      0.71 f
  U206/Y (AND2X1_RVT)                              0.03      0.75 f
  ctmTdsLR_2_435/Y (NOR4X1_RVT)                    0.05      0.80 r
  ctmTdsLR_1_434/Y (INVX0_RVT)                     0.02      0.82 f
  Data_Out_reg[3]/D (DFFARX1_RVT)                  0.00      0.82 f
  data arrival time                                          0.82

  clock Clock (rise edge)                          4.40      4.40
  clock network delay (propagated)                 0.06      4.46
  Data_Out_reg[3]/CLK (DFFARX1_RVT)                0.00      4.46 r
  clock uncertainty                               -0.25      4.21
  library setup time                              -0.02      4.19
  data required time                                         4.19
  ------------------------------------------------------------------------
  data required time                                         4.19
  data arrival time                                         -0.82
  ------------------------------------------------------------------------
  slack (MET)                                                3.37


1
icc2_shell> report_power
[icc2-lic Tue Jun  3 14:32:45 2025] Command 'report_power' requires licenses
[icc2-lic Tue Jun  3 14:32:45 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Tue Jun  3 14:32:45 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Tue Jun  3 14:32:45 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Tue Jun  3 14:32:45 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Tue Jun  3 14:32:45 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Tue Jun  3 14:32:45 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Tue Jun  3 14:32:45 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Tue Jun  3 14:32:45 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Tue Jun  3 14:32:45 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Tue Jun  3 14:32:45 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Tue Jun  3 14:32:45 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Tue Jun  3 14:32:45 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Tue Jun  3 14:32:45 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Tue Jun  3 14:32:45 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Tue Jun  3 14:32:45 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Tue Jun  3 14:32:45 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Tue Jun  3 14:32:45 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Tue Jun  3 14:32:45 2025] Check-out of alternate set of keys directly with queueing was successful
****************************************
Report : power
        -significant_digits 2
Design : shifter
Version: W-2024.09
Date   : Tue Jun  3 14:32:45 2025
****************************************
Information: Activity for scenario func::nom was cached, no propagation required. (POW-005)
Mode: func
Corner: nom
Scenario: func::nom
Voltage: 0.85
Temperature: 125.00

Voltage Unit         : 1V
Capacitance Unit     : 1fF
Time Unit            : 1ns
Temperature Unit     : 1C
Dynamic Power Unit   : 1pW
Leakage Power Unit   : 1pW

Switched supply net power scaling:
scaling for leakage power

Supply nets:
VDD (power) probability 1.00 (default)
VSS (ground) probability 1.00 (default)

  Cell Internal Power    = 5.12e+07 pW ( 94.0%)
  Net Switching Power    = 3.27e+06 pW (  6.0%)
Total Dynamic Power      = 5.45e+07 pW (100.0%)

Cell Leakage Power       = 5.89e+08 pW


  Attributes
  ----------
      u  -  User defined power group
      i  -  Includes clock pin internal power

Power Group         Internal Power        Switching Power          Leakage Power            Total Power    (   %  )    Attrs
-----------------------------------------------------------------------------------------------------------------------------
io_pad                    0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
memory                    0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
black_box                 0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
clock_network             4.74e+07               1.58e+06               9.75e+07               1.47e+08    ( 22.8%)        i
register                 -6.17e+06               5.12e+04               1.50e+08               1.44e+08    ( 22.4%)         
sequential                0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
combinational             1.00e+07               1.64e+06               3.42e+08               3.53e+08    ( 54.9%)         
-----------------------------------------------------------------------------------------------------------------------------
Total                     5.12e+07 pW            3.27e+06 pW            5.89e+08 pW            6.44e+08 pW
1
icc2_shell> 