<div id="pf30e" class="pf w0 h0" data-page-no="30e"><div class="pc pc30e w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bg30e.png"/><div class="t m0 x9 h1b y2d7 ff1 fsc fc0 sc0 ls0 ws0">41.3.4<span class="_ _b"> </span>Port Toggle Output Register (FGPIO<span class="ff7 ws24e">x</span>_PTOR)</div><div class="t m0 x9 h7 y1155 ff2 fs4 fc0 sc0 ls0 ws0">Address: Base address + Ch offset</div><div class="t m0 x2c h1d y2fd9 ff2 fsd fc0 sc0 ls0 ws1ab">Bit<span class="_ _68"> </span>31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10<span class="_ _8f"> </span>9<span class="_ _7"> </span>8<span class="_ _7"> </span>7<span class="_ _7"> </span>6<span class="_ _28"> </span>5<span class="_ _7"> </span>4<span class="_ _7"> </span>3<span class="_ _7"> </span>2<span class="_ _28"> </span>1<span class="_ _7"> </span>0</div><div class="t m0 x9a h71 y4449 ff2 fsd fc0 sc0 ls2ad">R<span class="fs4 ls0 v11">0</span></div><div class="t m0 x89 h71 y444a ff2 fsd fc0 sc0 ls2b0">W<span class="fs4 ls0 v11">PTTO</span></div><div class="t m0 x11d h73 y444b ff2 fsd fc0 sc0 ls0 ws25d">Reset <span class="fs4 ws25e v10">0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0</span></div><div class="t m0 x17 h9 y3cf0 ff1 fs2 fc0 sc0 ls0 ws20b">FGPIO<span class="ff7">x</span><span class="ws0">_PTOR field descriptions</span></div><div class="t m0 x12c h10 y316 ff1 fs4 fc0 sc0 ls0 ws259">Field Description</div><div class="t m0 x3a h7 y335 ff2 fs4 fc0 sc0 ls0">31–0</div><div class="t m0 x95 h7 y1681 ff2 fs4 fc0 sc0 ls0">PTTO</div><div class="t m0 x83 h7 y335 ff2 fs4 fc0 sc0 ls0 ws0">Port Toggle Output</div><div class="t m0 x83 h7 y23e ff2 fs4 fc0 sc0 ls0 ws0">Writing to this register will update the contents of the corresponding bit in the PDOR as follows:</div><div class="t m0 x83 h7 y158c ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>Corresponding bit in PDORn does not change.</div><div class="t m0 x83 h7 y482 ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>Corresponding bit in PDORn is set to the inverse of its existing logic state.</div><div class="t m0 x9 h1b y444c ff1 fsc fc0 sc0 ls0 ws0">41.3.5<span class="_ _b"> </span>Port Data Input Register (FGPIO<span class="ff7 ws24e">x</span>_PDIR)</div><div class="t m0 x9 h7 y4478 ff2 fs4 fc0 sc0 ls0 ws0">Address: Base address + 10h offset</div><div class="t m0 x2c h1d y4479 ff2 fsd fc0 sc0 ls0 ws1ab">Bit<span class="_ _68"> </span>31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10<span class="_ _8f"> </span>9<span class="_ _7"> </span>8<span class="_ _7"> </span>7<span class="_ _7"> </span>6<span class="_ _28"> </span>5<span class="_ _7"> </span>4<span class="_ _7"> </span>3<span class="_ _7"> </span>2<span class="_ _28"> </span>1<span class="_ _7"> </span>0</div><div class="t m0 x9a h71 y447a ff2 fsd fc0 sc0 ls2b1">R<span class="fs4 ls0 v11">PDI</span></div><div class="t m0 x89 h1d y447b ff2 fsd fc0 sc0 ls0">W</div><div class="t m0 x11d h73 y447c ff2 fsd fc0 sc0 ls0 ws27e">Reset <span class="fs4 ws25e v10">0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0</span></div><div class="t m0 xd8 h9 y447d ff1 fs2 fc0 sc0 ls0 ws20b">FGPIO<span class="ff7">x</span><span class="ws0">_PDIR field descriptions</span></div><div class="t m0 x12c h10 y3167 ff1 fs4 fc0 sc0 ls0 ws25f">Field Description</div><div class="t m0 x3a h7 y2ffb ff2 fs4 fc0 sc0 ls0">31–0</div><div class="t m0 x1 h7 yf18 ff2 fs4 fc0 sc0 ls0">PDI</div><div class="t m0 x83 h7 y2ffb ff2 fs4 fc0 sc0 ls0 ws0">Port Data Input</div><div class="t m0 x83 h7 y2ffc ff2 fs4 fc0 sc0 ls0 ws0">Reads 0 at the unimplemented pins for a particular device. Pins that are not configured for a digital</div><div class="t m0 x83 h7 y2ffd ff2 fs4 fc0 sc0 ls0 ws0">function read 0. If the Port Control and Interrupt module is disabled, then the corresponding bit in PDIR</div><div class="t m0 x83 h7 y143b ff2 fs4 fc0 sc0 ls0 ws0">does not update.</div><div class="t m0 x83 h7 y2299 ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>Pin logic level is logic 0, or is not configured for use by digital function.</div><div class="t m0 x83 h7 y447e ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>Pin logic level is logic 1.</div><div class="t m0 x9 h10 ydd ff1 fs4 fc0 sc0 ls0 ws0">FGPIO memory map and register definition</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">782<span class="_ _113"> </span>Freescale Semiconductor, Inc.</div><a class="l" href="#pf30e" data-dest-detail='[782,"XYZ",null,544.1,null]'><div class="d m1" style="border-style:none;position:absolute;left:301.635000px;bottom:609.850000px;width:24.003000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf30e" data-dest-detail='[782,"XYZ",null,278.1,null]'><div class="d m1" style="border-style:none;position:absolute;left:306.135000px;bottom:361.850000px;width:15.003000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
