
---------- Begin Simulation Statistics ----------
final_tick                               260199046250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                   2369                       # Simulator instruction rate (inst/s)
host_mem_usage                               26677004                       # Number of bytes of host memory used
host_op_rate                                     2427                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                109723.40                       # Real time elapsed on the host
host_tick_rate                                 455745                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   259988113                       # Number of instructions simulated
sim_ops                                     266295755                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.050006                       # Number of seconds simulated
sim_ticks                                 50005861250                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             73.650364                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  214967                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               291875                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               4480                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             17362                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            255177                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              41780                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           50681                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             8901                       # Number of indirect misses.
system.cpu.branchPred.lookups                  477245                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   85240                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         5110                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2688748                       # Number of instructions committed
system.cpu.committedOps                       3033314                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.201611                       # CPI: cycles per instruction
system.cpu.discardedOps                         54376                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1406727                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            733402                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           339723                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         7392559                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.238004                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     4481                       # number of quiesce instructions executed
system.cpu.numCycles                         11297074                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      4481                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1676983     55.29%     55.29% # Class of committed instruction
system.cpu.op_class_0::IntMult                  13890      0.46%     55.74% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     55.74% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     55.74% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     55.74% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     55.74% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     55.74% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     55.74% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     55.74% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     55.74% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     55.74% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     55.74% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     55.74% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     55.74% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     55.74% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     55.74% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     55.74% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     55.74% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     55.74% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     55.74% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     55.74% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     55.74% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     55.74% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     55.74% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     55.74% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     55.74% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     55.74% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     55.74% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     55.74% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     55.74% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     55.74% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     55.74% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     55.74% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     55.74% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     55.74% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     55.74% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     55.74% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     55.74% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     55.74% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     55.74% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     55.74% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     55.74% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     55.74% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     55.74% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     55.74% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     55.74% # Class of committed instruction
system.cpu.op_class_0::MemRead                 814724     26.86%     82.60% # Class of committed instruction
system.cpu.op_class_0::MemWrite                527717     17.40%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  3033314                       # Class of committed instruction
system.cpu.quiesceCycles                     68712304                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         3904515                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          253                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         5463                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         11035                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 260199046250                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 260199046250                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 260199046250                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 260199046250                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             2081757                       # Transaction distribution
system.membus.trans_dist::ReadResp            2085728                       # Transaction distribution
system.membus.trans_dist::WriteReq            1232726                       # Transaction distribution
system.membus.trans_dist::WriteResp           1232726                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3112                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2330                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1610                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1611                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            247                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3732                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          593                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          593                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          956                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        18026                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        15072                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        70520                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       104574                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      6540412                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      6540412                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                6645579                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        15808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        15808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port        20800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        36052                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       520320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        99259                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       676431                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    209292248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    209292248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               209984487                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3323782                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000082                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.009079                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3323508     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                     274      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             3323782                       # Request fanout histogram
system.membus.reqLayer6.occupancy          8935605270                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              17.9                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            88882250                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             1443109                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            17776121                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 260199046250                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           79300715                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy        12860781215                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             25.7                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1241000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 260199046250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 260199046250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 260199046250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 260199046250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      2489344                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      2489344                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      4293166                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      4293166                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          400                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          840                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        24340                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        44812                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           20                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           56                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           24                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        70520                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       164000                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        73728                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       245920                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        77824                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     13107200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        40960                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total     13225984                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        14336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         6144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         2116                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         2116                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total     13565020                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          560                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1320                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        26774                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        70421                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           30                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        99259                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      2623440                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port      1179648                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      3934160                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      1245184                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    209715200                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       655360                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    211615744                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       229376                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        98304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        33800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        33800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    216010643                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        23051820500                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             46.1                       # Network utilization (%)
system.acctest.local_bus.numRequests         14970045                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          741                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.22                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  18517510413                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         37.0                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy  11762734000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         23.5                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 260199046250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 260199046250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 260199046250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       131072                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       655360                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       131072                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total      1015808                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       131072                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        98304                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       229376                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        20480                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       126976                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        32768                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        35840                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      2621133                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma     13105664                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      1965850                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      2621133                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     20313779                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      2621133                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      1965850                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      4586982                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      2621133                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma     13105664                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      4586982                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      4586982                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     24900761                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 260199046250                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 260199046250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 260199046250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 260199046250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 260199046250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 260199046250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 260199046250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        98304                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       229376                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       327680                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        98304                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        33800                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       132104                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         3072                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       229376                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       232448                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        98304                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1058                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        99362                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      1965850                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      4586982                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        6552832                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      1965850                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma       675921                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       2641770                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      1965850                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      6552832                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma       675921                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total       9194602                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 260199046250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      2077250                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      2077242                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq      1192960                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp      1192960                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        41040                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      6494216                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         4096                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         1060                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      6540412                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      1312720                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    207814656                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        33800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    209292248                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      4087587                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      4087587    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      4087587                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   9722269395                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         19.4                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy  11579144000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         23.2                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 260199046250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     64312960                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma      1310720                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      1245184                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     66868864                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      1310720                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      1312720                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      2623440                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     16078240                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        40960                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        38912                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     16158112                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       327680                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        41040                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       368720                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1286108436                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     26211327                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     24900761                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1337220524                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     26211327                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     26251323                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     52462650                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1312319763                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     52462650                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     24900761                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1389683174                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 260199046250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 260199046250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 260199046250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 260199046250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma      1179648                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    140574720                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     74907648                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    216662016                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     79757312                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma    134807552                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    214564864                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        36864                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     35143680                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      2340864                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     37521408                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     19939328                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      4212736                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     24152064                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     23590195                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2811164861                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma   1497977360                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4332732415                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1594959271                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2695835021                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4290794292                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     23590195                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4406124132                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   4193812380                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   8623526707                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 260199046250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 260199046250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 260199046250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 260199046250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 260199046250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 260199046250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 260199046250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 260199046250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 260199046250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 260199046250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 260199046250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 260199046250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 260199046250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 260199046250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 260199046250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 260199046250                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 260199046250                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 260199046250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 260199046250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        15808                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data        20800                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        36608                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        15808                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        15808                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          247                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data          325                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          572                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       316123                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       415951                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         732074                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       316123                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       316123                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       316123                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       415951                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        732074                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 260199046250                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 260199046250                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 260199046250                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 260199046250                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 260199046250                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 260199046250                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 260199046250                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 260199046250                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 260199046250                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 260199046250                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 260199046250                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 260199046250                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 260199046250                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 260199046250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         2000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma    132907008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        33800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         321088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          133263896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       199168                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma      1310720                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     74907648                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       131072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        76548608                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           40                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      2076672                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          530                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            5017                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2082259                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         3112                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        20480                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma      1170432                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         2048                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1196072                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        39995                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2657828596                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma       675921                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           6421007                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2664965519                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3982893                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     26211327                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma   1497977360                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      2621133                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1530792713                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3982893                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     26251323                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   4155805956                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      2621133                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma       675921                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          6421007                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4195758232                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      3110.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     20520.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   3246948.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      2048.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       530.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4958.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000231368250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2642                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2642                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3741903                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1273059                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2082267                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1196072                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2082267                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1196072                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    223                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     2                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            130099                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            130189                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            130102                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            130143                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            130125                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            130304                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            130118                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            130145                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            130147                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            130166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           130087                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           130085                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           130076                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           130155                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           130054                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           130044                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             74730                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             74811                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             74745                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             74764                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             74745                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             74803                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             74757                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             74754                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             74758                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             74751                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            74731                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            74744                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            74732                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            74778                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            74739                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            74734                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.50                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.05                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  68045929110                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                10410195000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            122699452860                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32682.27                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    4999.99                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58932.21                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      3706                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1942124                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1112969                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.28                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.05                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     2                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2082265                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1196072                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    6856                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2816                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    8670                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    9486                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1833059                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   73847                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   73416                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   73125                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      84                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     105                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     57                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     92                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    408                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   7355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  87507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 201463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 192252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  90041                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  30614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  27937                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  25607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  26597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  28115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  25276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  23208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  18564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  15960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  14804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  14698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  15424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  15572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  18563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  17966                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  16460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  14568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  12007                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  10694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  10444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  10339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  10307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  10274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  10289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  10290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  10333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  10499                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  11115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  11570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  12698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  12232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  11392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  10806                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  10783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  10761                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  10679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  10663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  10750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  10818                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   4059                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   4682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   7342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  10265                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       223030                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    940.685504                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   864.967919                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   233.108483                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         5428      2.43%      2.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         5246      2.35%      4.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3293      1.48%      6.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3693      1.66%      7.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3627      1.63%      9.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3841      1.72%     11.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2880      1.29%     12.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3717      1.67%     14.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       191305     85.78%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       223030                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2642                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     787.669569                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    956.699913                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          1486     56.25%     56.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            4      0.15%     56.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            4      0.15%     56.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            2      0.08%     56.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      0.04%     56.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            1      0.04%     56.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            2      0.08%     56.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          288     10.90%     67.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            2      0.08%     67.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            4      0.15%     67.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            4      0.15%     68.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            4      0.15%     68.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            4      0.15%     68.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          815     30.85%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.04%     99.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943            1      0.04%     99.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071           10      0.38%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            9      0.34%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2642                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2642                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     452.716124                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    104.945370                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    496.806107                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31           1425     53.94%     53.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            47      1.78%     55.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             9      0.34%     56.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            4      0.15%     56.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            2      0.08%     56.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            6      0.23%     56.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            6      0.23%     56.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            3      0.11%     56.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      0.04%     56.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            2      0.08%     56.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            1      0.04%     57.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            1      0.04%     57.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-511            1      0.04%     57.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-543            1      0.04%     57.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-575            1      0.04%     57.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::576-607            1      0.04%     57.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::832-863            1      0.04%     57.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::864-895            2      0.08%     57.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            3      0.11%     57.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           88      3.33%     60.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055         1037     39.25%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2642                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              133250496                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   14272                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                76548864                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               133264408                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             76548608                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2664.70                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1530.80                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2664.98                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1530.79                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        32.78                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    20.82                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   11.96                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   50005700000                       # Total gap between requests
system.mem_ctrls.avgGap                      15253.36                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         2000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma    132896704                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        33800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       317312                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       200384                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma      1310720                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     74906688                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       131072                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 39995.311549603597                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2657622540.197725296021                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 675920.765188300866                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 6345496.149213908240                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 4007210.254777883645                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 26211327.377148214728                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 1497958161.854476690292                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 2621132.737714821473                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           40                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      2076680                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          530                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         5017                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         3112                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        20480                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma      1170432                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         2048                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma      2118690                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma 122390096370                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     95993785                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    211244015                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  18939812525                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  19566965355                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 952287997530                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   2704945745                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     52967.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58935.46                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    181120.35                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     42105.64                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6086058.01                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    955418.23                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    813620.95                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   1320774.29                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         110052525.149990                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         76813942.799994                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        3786752081.250000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1662268857                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     478742783.399897                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     1016732267.437458                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     234970734.900009                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       7366333191.937762                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        147.309395                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  11845565660                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2705220000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  35457142590                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 260199046250                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                8962                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          4481                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9584372.824146                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2575261.465453                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         4481    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       127125                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     12408625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            4481                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    217251471625                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  42947574625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 260199046250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1046916                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1046916                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1046916                       # number of overall hits
system.cpu.icache.overall_hits::total         1046916                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          247                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            247                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          247                       # number of overall misses
system.cpu.icache.overall_misses::total           247                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     10735625                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     10735625                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     10735625                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     10735625                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1047163                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1047163                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1047163                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1047163                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000236                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000236                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000236                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000236                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43464.068826                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43464.068826                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43464.068826                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43464.068826                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          247                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          247                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          247                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          247                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     10348125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     10348125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     10348125                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     10348125                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000236                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000236                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000236                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000236                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41895.242915                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41895.242915                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41895.242915                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41895.242915                       # average overall mshr miss latency
system.cpu.icache.replacements                     99                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1046916                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1046916                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          247                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           247                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     10735625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     10735625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1047163                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1047163                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000236                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000236                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43464.068826                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43464.068826                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          247                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          247                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     10348125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     10348125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000236                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000236                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41895.242915                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41895.242915                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 260199046250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           415.397445                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            11201607                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                99                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          113147.545455                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   415.397445                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.811323                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.811323                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          417                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          416                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.814453                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2094573                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2094573                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 260199046250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 260199046250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 260199046250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1298852                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1298852                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1298852                       # number of overall hits
system.cpu.dcache.overall_hits::total         1298852                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         6793                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           6793                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         6793                       # number of overall misses
system.cpu.dcache.overall_misses::total          6793                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    495100000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    495100000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    495100000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    495100000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1305645                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1305645                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1305645                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1305645                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005203                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005203                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005203                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005203                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 72883.851023                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 72883.851023                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 72883.851023                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 72883.851023                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3112                       # number of writebacks
system.cpu.dcache.writebacks::total              3112                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1451                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1451                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1451                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1451                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         5342                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         5342                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         5342                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         5342                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        44273                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        44273                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    389468375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    389468375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    389468375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    389468375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     97848750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     97848750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004091                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004091                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004091                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004091                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 72906.846687                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72906.846687                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 72906.846687                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72906.846687                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2210.122422                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2210.122422                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   5343                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       814036                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          814036                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         3738                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          3738                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    282587500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    282587500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       817774                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       817774                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004571                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004571                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75598.582129                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75598.582129                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            6                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3732                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3732                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         4507                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         4507                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    276683250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    276683250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     97848750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     97848750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004564                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004564                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74138.062701                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74138.062701                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21710.394941                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21710.394941                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       484816                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         484816                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         3055                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3055                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    212512500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    212512500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       487871                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       487871                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006262                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006262                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 69562.193126                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 69562.193126                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1445                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1445                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1610                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1610                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        39766                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        39766                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    112785125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    112785125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003300                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003300                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 70052.872671                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70052.872671                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 260199046250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              562355                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              5343                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            105.250795                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           73                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          383                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           51                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5227923                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5227923                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 260199046250                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 260199046250                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               260201068125                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                   2369                       # Simulator instruction rate (inst/s)
host_mem_usage                               26677004                       # Number of bytes of host memory used
host_op_rate                                     2427                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                109724.62                       # Real time elapsed on the host
host_tick_rate                                 455758                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   259989270                       # Number of instructions simulated
sim_ops                                     266297180                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.050008                       # Number of seconds simulated
sim_ticks                                 50007883125                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             73.631747                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  215029                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               292033                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               4480                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             17383                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            255217                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              41780                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           50681                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             8901                       # Number of indirect misses.
system.cpu.branchPred.lookups                  477475                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   85299                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         5110                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2689905                       # Number of instructions committed
system.cpu.committedOps                       3034739                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.201007                       # CPI: cycles per instruction
system.cpu.discardedOps                         54434                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1407531                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            733743                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           339838                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         7394243                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.238038                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     4481                       # number of quiesce instructions executed
system.cpu.numCycles                         11300309                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      4481                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1677813     55.29%     55.29% # Class of committed instruction
system.cpu.op_class_0::IntMult                  13891      0.46%     55.74% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     55.74% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     55.74% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     55.74% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     55.74% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     55.74% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     55.74% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     55.74% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     55.74% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     55.74% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     55.74% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     55.74% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     55.74% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     55.74% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     55.74% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     55.74% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     55.74% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     55.74% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     55.74% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     55.74% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     55.74% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     55.74% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     55.74% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     55.74% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     55.74% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     55.74% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     55.74% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     55.74% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     55.74% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     55.74% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     55.74% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     55.74% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     55.74% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     55.74% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     55.74% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     55.74% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     55.74% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     55.74% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     55.74% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     55.74% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     55.74% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     55.74% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     55.74% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     55.74% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     55.74% # Class of committed instruction
system.cpu.op_class_0::MemRead                 815048     26.86%     82.60% # Class of committed instruction
system.cpu.op_class_0::MemWrite                527986     17.40%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  3034739                       # Class of committed instruction
system.cpu.quiesceCycles                     68712304                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         3906066                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          254                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         5475                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         11060                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 260201068125                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 260201068125                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 260201068125                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 260201068125                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             2081921                       # Transaction distribution
system.membus.trans_dist::ReadResp            2085905                       # Transaction distribution
system.membus.trans_dist::WriteReq            1232726                       # Transaction distribution
system.membus.trans_dist::WriteResp           1232726                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3121                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2333                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1610                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1611                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            248                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3744                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          595                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          595                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          959                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        18026                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        15105                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        70520                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       104610                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      6540740                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      6540740                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                6645945                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        15872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        15872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port        20864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        36052                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       521600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        99259                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       677775                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    209302744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    209302744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               209996391                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3323959                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000083                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.009095                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3323684     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                     275      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             3323959                       # Request fanout histogram
system.membus.reqLayer6.occupancy          8935857270                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              17.9                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            88882250                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             1446734                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            17776121                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 260201068125                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           79367460                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy        12861666655                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             25.7                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1246000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 260201068125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 260201068125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 260201068125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 260201068125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      2489344                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      2489344                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      4293494                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      4293492                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          400                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          840                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        24340                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        44812                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           20                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           56                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           24                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        70520                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       164000                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        73728                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       245920                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        77824                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     13107854                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        40960                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total     13226638                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        14336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         6144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         2116                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         2116                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total     13565674                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          560                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1320                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        26774                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        70421                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           30                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        99259                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      2623440                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port      1179648                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      3934160                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      1245184                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    209725696                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       655360                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    211626240                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       229376                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        98304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        33800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        33800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    216021139                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        23052988000                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             46.1                       # Network utilization (%)
system.acctest.local_bus.numRequests         14970699                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          741                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.22                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  18518514913                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         37.0                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy  11763060000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         23.5                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 260201068125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 260201068125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 260201068125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       131072                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       655360                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       131072                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total      1015808                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       131072                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        98304                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       229376                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        20480                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       126976                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        32768                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        35840                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      2621027                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma     13105134                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      1965770                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      2621027                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     20312957                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      2621027                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      1965770                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      4586797                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      2621027                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma     13105134                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      4586797                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      4586797                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     24899754                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 260201068125                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 260201068125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 260201068125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 260201068125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 260201068125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 260201068125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 260201068125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        98304                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       229376                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       327680                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        98304                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        33800                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       132104                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         3072                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       229376                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       232448                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        98304                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1058                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        99362                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      1965770                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      4586797                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        6552567                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      1965770                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma       675893                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       2641664                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      1965770                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      6552567                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma       675893                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total       9194230                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 260201068125                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      2077414                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      2077406                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq      1192960                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp      1192960                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        41040                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      6494544                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         4096                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         1060                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      6540740                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      1312720                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    207825152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        33800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    209302744                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      4087753                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      4087753    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      4087753                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   9722455895                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         19.4                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy  11579964000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         23.2                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 260201068125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     64312960                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma      1310720                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      1245184                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     66868864                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      1310720                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      1312720                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      2623440                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     16078240                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        40960                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        38912                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     16158112                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       327680                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        41040                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       368720                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1286056437                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     26210268                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     24899754                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1337166459                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     26210268                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     26250261                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     52460529                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1312266705                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     52460529                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     24899754                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1389626988                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 260201068125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 260201068125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 260201068125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 260201068125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma      1179648                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    140574720                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     74907648                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    216662016                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     79757312                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma    134818048                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    214575360                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        36864                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     35143680                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      2340864                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     37521408                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     19939328                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      4213064                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     24152392                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     23589241                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2811051203                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma   1497916795                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4332557238                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1594894785                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2695935912                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4290830697                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     23589241                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4405945988                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   4193852707                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   8623387935                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 260201068125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 260201068125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 260201068125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 260201068125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 260201068125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 260201068125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 260201068125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 260201068125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 260201068125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 260201068125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 260201068125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 260201068125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 260201068125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 260201068125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 260201068125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 260201068125                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 260201068125                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 260201068125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 260201068125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        15872                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data        20864                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        36736                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        15872                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        15872                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          248                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data          326                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          574                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       317390                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       417214                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         734604                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       317390                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       317390                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       317390                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       417214                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        734604                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 260201068125                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 260201068125                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 260201068125                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 260201068125                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 260201068125                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 260201068125                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 260201068125                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 260201068125                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 260201068125                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 260201068125                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 260201068125                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 260201068125                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 260201068125                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 260201068125                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         2000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma    132917696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        33800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         321792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          133275288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       199744                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma      1310720                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     74907648                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       131072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        76549184                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           40                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      2076839                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          530                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            5028                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2082437                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         3121                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        20480                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma      1170432                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         2048                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1196081                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        39994                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2657934863                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma       675893                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           6434825                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2665085576                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3994250                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     26210268                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma   1497916795                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      2621027                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1530742339                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3994250                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     26250261                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   4155851658                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      2621027                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma       675893                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          6434825                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4195827915                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      3119.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     20520.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   3247112.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      2048.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       530.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4969.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000231368250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2642                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2642                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3742215                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1273059                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2082442                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1196081                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2082442                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1196081                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    223                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     2                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            130099                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            130191                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            130124                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            130179                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            130157                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            130336                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            130152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            130163                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            130150                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            130166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           130087                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           130085                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           130076                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           130155                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           130054                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           130044                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             74730                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             74811                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             74745                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             74764                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             74745                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             74803                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             74757                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             74754                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             74758                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             74751                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            74731                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            74744                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            74732                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            74778                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            74739                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            74734                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.50                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.04                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  68053408355                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                10411090000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            122711630855                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32683.12                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58933.10                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      3706                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1942285                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1112969                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.28                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.05                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     2                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2082440                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1196081                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    6856                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2816                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    8670                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    9486                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1833146                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   73911                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   73430                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   73132                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      87                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     105                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     57                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     92                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    408                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   7356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  87508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 201464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 192253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  90042                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  30615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  27938                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  25608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  26597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  28115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  25276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  23208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  18564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  15960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  14804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  14698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  15424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  15572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  18563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  17966                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  16460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  14568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  12007                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  10694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  10444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  10339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  10307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  10274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  10289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  10290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  10333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  10499                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  11115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  11570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  12698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  12232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  11392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  10806                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  10783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  10761                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  10679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  10663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  10750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  10818                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   4059                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   4682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   7342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  10265                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       223044                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    940.673517                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   864.941550                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   233.127144                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         5430      2.43%      2.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         5247      2.35%      4.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3294      1.48%      6.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3693      1.66%      7.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3627      1.63%      9.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3842      1.72%     11.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2880      1.29%     12.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3717      1.67%     14.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       191314     85.77%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       223044                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2642                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     787.669569                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    956.699913                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          1486     56.25%     56.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            4      0.15%     56.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            4      0.15%     56.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            2      0.08%     56.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      0.04%     56.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            1      0.04%     56.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            2      0.08%     56.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          288     10.90%     67.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            2      0.08%     67.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            4      0.15%     67.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            4      0.15%     68.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            4      0.15%     68.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            4      0.15%     68.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          815     30.85%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.04%     99.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943            1      0.04%     99.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071           10      0.38%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            9      0.34%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2642                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2642                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     452.716124                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    104.945370                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    496.806107                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31           1425     53.94%     53.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            47      1.78%     55.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             9      0.34%     56.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            4      0.15%     56.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            2      0.08%     56.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            6      0.23%     56.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            6      0.23%     56.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            3      0.11%     56.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      0.04%     56.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            2      0.08%     56.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            1      0.04%     57.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            1      0.04%     57.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-511            1      0.04%     57.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-543            1      0.04%     57.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-575            1      0.04%     57.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::576-607            1      0.04%     57.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::832-863            1      0.04%     57.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::864-895            2      0.08%     57.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            3      0.11%     57.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           88      3.33%     60.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055         1037     39.25%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2642                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              133261952                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   14272                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                76548864                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               133275608                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             76549184                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2664.82                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1530.74                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2665.09                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1530.74                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        32.78                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    20.82                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   11.96                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   50007929875                       # Total gap between requests
system.mem_ctrls.avgGap                      15253.19                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         2000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma    132907456                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        33800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       318016                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       200384                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma      1310720                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     74906688                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       131072                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 39993.694494141819                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2657730095.628798007965                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 675893.436950996751                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 6359317.374124501832                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 4007048.238757057115                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 26210267.623680781573                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 1497897597.719999551773                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 2621026.762368078344                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           40                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      2076844                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          530                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         5028                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         3121                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        20480                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma      1170432                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         2048                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma      2118690                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma 122401607360                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     95993785                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    211911020                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  18939812525                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  19566965355                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 952287997530                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   2704945745                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     52967.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58936.35                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    181120.35                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     42146.19                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6068507.70                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    955418.23                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    813620.95                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   1320774.29                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         110060913.374990                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         76818764.399994                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        3787079456.250000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1662268857                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     478742783.399897                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     1016786935.612458                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     234970734.900009                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       7366728444.937762                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        147.311343                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  11845565660                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2705220000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  35459164465                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 260201068125                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                8962                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          4481                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9584372.824146                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2575261.465453                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         4481    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       127125                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     12408625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            4481                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    217253493500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  42947574625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 260201068125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1047317                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1047317                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1047317                       # number of overall hits
system.cpu.icache.overall_hits::total         1047317                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          248                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            248                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          248                       # number of overall misses
system.cpu.icache.overall_misses::total           248                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     10778750                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     10778750                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     10778750                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     10778750                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1047565                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1047565                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1047565                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1047565                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000237                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000237                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000237                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000237                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43462.701613                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43462.701613                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43462.701613                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43462.701613                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          248                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          248                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          248                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          248                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     10389500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     10389500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     10389500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     10389500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000237                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000237                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000237                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000237                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41893.145161                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41893.145161                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41893.145161                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41893.145161                       # average overall mshr miss latency
system.cpu.icache.replacements                     99                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1047317                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1047317                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          248                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           248                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     10778750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     10778750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1047565                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1047565                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000237                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000237                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43462.701613                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43462.701613                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          248                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          248                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     10389500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     10389500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000237                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000237                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41893.145161                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41893.145161                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 260201068125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           415.397549                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            70261591                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               517                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          135902.497099                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   415.397549                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.811323                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.811323                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          418                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          416                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.816406                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2095378                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2095378                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 260201068125                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 260201068125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 260201068125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1299451                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1299451                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1299451                       # number of overall hits
system.cpu.dcache.overall_hits::total         1299451                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         6805                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           6805                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         6805                       # number of overall misses
system.cpu.dcache.overall_misses::total          6805                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    496183750                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    496183750                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    496183750                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    496183750                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1306256                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1306256                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1306256                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1306256                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005210                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005210                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005210                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005210                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 72914.584864                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 72914.584864                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 72914.584864                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 72914.584864                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3121                       # number of writebacks
system.cpu.dcache.writebacks::total              3121                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1451                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1451                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1451                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1451                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         5354                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         5354                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         5354                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         5354                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        44273                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        44273                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    390533750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    390533750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    390533750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    390533750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     97848750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     97848750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004099                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004099                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004099                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004099                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 72942.426223                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72942.426223                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 72942.426223                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72942.426223                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2210.122422                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2210.122422                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   5355                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       814366                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          814366                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         3750                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          3750                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    283671250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    283671250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       818116                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       818116                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004584                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004584                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75645.666667                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75645.666667                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            6                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3744                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3744                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         4507                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         4507                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    277748625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    277748625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     97848750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     97848750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004576                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004576                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74184.995994                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74184.995994                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21710.394941                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21710.394941                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       485085                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         485085                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         3055                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3055                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    212512500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    212512500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       488140                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       488140                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006258                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006258                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 69562.193126                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 69562.193126                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1445                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1445                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1610                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1610                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        39766                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        39766                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    112785125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    112785125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003298                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003298                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 70052.872671                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70052.872671                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 260201068125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1323190                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              5867                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            225.530936                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           72                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          373                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           50                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5230379                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5230379                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 260201068125                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 260201068125                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
