// Seed: 3393300927
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  input wire id_13;
  output wire id_12;
  output wire id_11;
  inout wire id_10;
  output wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_14;
  wire id_15;
  wire id_16;
  assign id_5 = id_3;
  wire id_17 = !1'b0;
  wire id_18;
endmodule
macromodule module_1 (
    output supply0 id_0,
    input supply0 id_1,
    input wor id_2,
    input wire id_3,
    output supply1 id_4,
    output wor id_5,
    input tri0 id_6,
    input uwire id_7,
    input supply1 id_8,
    output supply1 id_9,
    output wire id_10,
    output uwire id_11
    , id_16,
    input uwire id_12,
    input tri id_13,
    output tri id_14
);
  assign id_0 = 1;
  module_0(
      id_16, id_16, id_16, id_16, id_16, id_16, id_16, id_16, id_16, id_16, id_16, id_16, id_16
  );
  assign id_5 = 1;
  nor (id_9, id_7, id_13, id_16, id_12, id_8, id_2, id_3, id_1);
  assign id_9 = id_13;
  wire id_17;
  wire id_18;
endmodule
