// Seed: 342798617
`define pp_3 0
module module_0 (
    input  id_0,
    output id_1,
    input  id_2
);
  logic id_3;
  always @(posedge 1);
  assign id_1 = 1'h0;
endmodule
