# An FPGA implementation of Knight's Tour in SystemVerilog
ECE 551 project (Fall 2024)