# Generated by Yosys 0.7+562 (git sha1 e060375f, clang 3.8.1-24+rpi1 -fPIC -Os)

.model sdram_test
.inputs inp_clk sdram_clk_i pb_i
.outputs sdram_clk_o led_disp_d0_o led_disp_d1_o led_disp_d2_o led_disp_d3_o led_disp_d4_o led_disp_d5_o led_disp_d6_o led_disp_d7_o led_status[0] led_status[1] led_status[2] led_status[3] sdramCntl_inst_sd_intf_cke sdramCntl_inst_sd_intf_we sdramCntl_inst_sd_intf_addr[0] sdramCntl_inst_sd_intf_addr[1] sdramCntl_inst_sd_intf_addr[2] sdramCntl_inst_sd_intf_addr[3] sdramCntl_inst_sd_intf_addr[4] sdramCntl_inst_sd_intf_addr[5] sdramCntl_inst_sd_intf_addr[6] sdramCntl_inst_sd_intf_addr[7] sdramCntl_inst_sd_intf_addr[8] sdramCntl_inst_sd_intf_addr[9] sdramCntl_inst_sd_intf_addr[10] sdramCntl_inst_sd_intf_addr[11] sdramCntl_inst_sd_intf_addr[12] sdramCntl_inst_sd_intf_dqml sdramCntl_inst_sd_intf_cas sdramCntl_inst_sd_intf_dqmh sdramCntl_inst_sd_intf_ras sdramCntl_inst_sd_intf_bs[0] sdramCntl_inst_sd_intf_bs[1] sdramCntl_inst_sd_intf_cs sdramCntl_inst_sd_intf_dq[0] sdramCntl_inst_sd_intf_dq[1] sdramCntl_inst_sd_intf_dq[2] sdramCntl_inst_sd_intf_dq[3] sdramCntl_inst_sd_intf_dq[4] sdramCntl_inst_sd_intf_dq[5] sdramCntl_inst_sd_intf_dq[6] sdramCntl_inst_sd_intf_dq[7] sdramCntl_inst_sd_intf_dq[8] sdramCntl_inst_sd_intf_dq[9] sdramCntl_inst_sd_intf_dq[10] sdramCntl_inst_sd_intf_dq[11] sdramCntl_inst_sd_intf_dq[12] sdramCntl_inst_sd_intf_dq[13] sdramCntl_inst_sd_intf_dq[14] sdramCntl_inst_sd_intf_dq[15] o_uart_tx
.names $false
.names $true
1
.names $undef
.gate SB_LUT4 I0=$abc$20850$n1904 I1=$abc$20850$n2757 I2=$false I3=$false O=$abc$20850$n7
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$20850$n932 I1=$abc$20850$n2777 I2=$false I3=$false O=$abc$20850$n1904
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=sdramCntl_inst_sdramData_r[9] I1=sdramCntl_inst_sdramData_r[10] I2=sdramCntl_inst_sdramData_r[11] I3=sdramCntl_inst_sdramData_r[8] O=$abc$20850$n932
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$20850$n1892 I1=$abc$20850$n2759 I2=$false I3=$false O=$abc$20850$n9
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$20850$n935 I1=$abc$20850$n2781 I2=$false I3=$false O=$abc$20850$n1892
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=sdramCntl_inst_sdramData_r[5] I1=sdramCntl_inst_sdramData_r[6] I2=sdramCntl_inst_sdramData_r[7] I3=sdramCntl_inst_sdramData_r[4] O=$abc$20850$n935
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$20850$n1928 I1=$abc$20850$n2761 I2=$false I3=$false O=$abc$20850$n11
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$20850$n938 I1=$abc$20850$n2783 I2=$false I3=$false O=$abc$20850$n1928
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=sdramCntl_inst_sAddr_r[1] I1=sdramCntl_inst_sAddr_r[2] I2=sdramCntl_inst_sAddr_r[3] I3=sdramCntl_inst_sAddr_r[0] O=$abc$20850$n938
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$20850$n1916 I1=$abc$20850$n2763 I2=$false I3=$false O=$abc$20850$n13
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$20850$n941 I1=$abc$20850$n2779 I2=$false I3=$false O=$abc$20850$n1916
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=sdramCntl_inst_sdramData_r[13] I1=sdramCntl_inst_sdramData_r[14] I2=sdramCntl_inst_sdramData_r[15] I3=sdramCntl_inst_sdramData_r[12] O=$abc$20850$n941
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$20850$n1904 I1=$abc$20850$n2765 I2=$false I3=$false O=$abc$20850$n15
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$20850$n1892 I1=$abc$20850$n2767 I2=$false I3=$false O=$abc$20850$n17
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$20850$n1880 I1=$abc$20850$n2769 I2=$false I3=$false O=$abc$20850$n19
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$20850$n946 I1=$abc$20850$n2785 I2=$false I3=$false O=$abc$20850$n1880
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=sdramCntl_inst_sdramData_r[1] I1=sdramCntl_inst_sdramData_r[2] I2=sdramCntl_inst_sdramData_r[3] I3=sdramCntl_inst_sdramData_r[0] O=$abc$20850$n946
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$20850$n948 I1=$abc$20850$n951 I2=$false I3=$false O=$abc$20850$n53
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$20850$n812 I1=$abc$20850$n824 I2=$false I3=$false O=$abc$20850$n948
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$20850$n134 I1=tx_stb I2=$false I3=$false O=$abc$20850$n812
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$20850$n136 I1=$abc$20850$n138 I2=$abc$20850$n140 I3=$abc$20850$n142 O=$abc$20850$n824
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$20850$n132 I1=transmitter.zero_baud_counter I2=$false I3=$false O=$abc$20850$n951
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$20850$n955 I1=$abc$20850$n953 I2=$abc$20850$n957_1 I3=$false O=$abc$20850$n55
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=$abc$20850$n136 I1=$abc$20850$n954 I2=$abc$20850$n824 I3=$false O=$abc$20850$n953
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=$abc$20850$n142 I1=$abc$20850$n140 I2=$abc$20850$n138 I3=transmitter.dblstop O=$abc$20850$n954
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$20850$n2370 I1=transmitter.use_parity I2=$abc$20850$n956_1 I3=$abc$20850$n142 O=$abc$20850$n955
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100010100000000
.gate SB_LUT4 I0=$abc$20850$n136 I1=$abc$20850$n138 I2=$abc$20850$n140 I3=$false O=$abc$20850$n956_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=transmitter.r_setup[28] I1=$abc$20850$n824 I2=$abc$20850$n132 I3=$false O=$abc$20850$n957_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=transmitter.r_setup[29] I1=$abc$20850$n959_1 I2=$abc$20850$n824 I3=$abc$20850$n132 O=$abc$20850$n57
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101110000000000
.gate SB_LUT4 I0=$abc$20850$n138 I1=$abc$20850$n960_1 I2=$abc$20850$n142 I3=$false O=$abc$20850$n959_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01011100
.gate SB_LUT4 I0=$abc$20850$n142 I1=$abc$20850$n138 I2=$abc$20850$n140 I3=$abc$20850$n136 O=$abc$20850$n960_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$20850$n963 I1=$abc$20850$n2371 I2=$abc$20850$n962 I3=$false O=$abc$20850$n59
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=$abc$20850$n960_1 I1=$abc$20850$n142 I2=$abc$20850$n953 I3=$abc$20850$n132 O=$abc$20850$n962
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=$abc$20850$n956_1 I1=$abc$20850$n142 I2=$false I3=$false O=$abc$20850$n963
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$20850$n2372 I1=$abc$20850$n963 I2=$abc$20850$n824 I3=$abc$20850$n132 O=$abc$20850$n61
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=$abc$20850$n812 I1=$abc$20850$n966 I2=$abc$20850$n132 I3=$false O=$abc$20850$n63
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$20850$n960_1 I1=transmitter.calc_parity I2=transmitter.lcl_data[0] I3=$abc$20850$n142 O=$abc$20850$n966
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100100010
.gate SB_LUT4 I0=transmitter.zero_baud_counter I1=$abc$20850$n132 I2=$abc$20850$n2476 I3=$abc$20850$n968 O=$abc$20850$n65
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=$abc$20850$n948 I1=$abc$20850$n969 I2=$abc$20850$n951 I3=$abc$20850$n2560 O=$abc$20850$n968
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$20850$n138 I1=$abc$20850$n140 I2=$abc$20850$n142 I3=$abc$20850$n136 O=$abc$20850$n969
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=transmitter.zero_baud_counter I1=$abc$20850$n132 I2=$abc$20850$n2481 I3=$abc$20850$n971 O=$abc$20850$n67
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=transmitter.r_setup[0] I1=$abc$20850$n972 I2=$abc$20850$n969 I3=$abc$20850$n951 O=$abc$20850$n971
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=$abc$20850$n948 I1=$abc$20850$n2564 I2=$false I3=$false O=$abc$20850$n972
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=led_disp_inst_seg_timer[0] I1=led_disp_inst_seg_timer[1] I2=$abc$20850$n974 I3=$abc$20850$n975_1 O=$abc$20850$n173
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=led_disp_inst_seg_timer[6] I1=led_disp_inst_seg_timer[7] I2=led_disp_inst_seg_timer[8] I3=led_disp_inst_seg_timer[9] O=$abc$20850$n974
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=led_disp_inst_seg_timer[2] I1=led_disp_inst_seg_timer[3] I2=led_disp_inst_seg_timer[4] I3=led_disp_inst_seg_timer[5] O=$abc$20850$n975_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=led_disp_inst_seg_cntr[1] I1=led_disp_inst_seg_cntr[2] I2=led_disp_inst_seg_cntr[0] I3=$false O=$abc$20850$n175
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=$abc$20850$n978_1 I1=$abc$20850$n988 I2=$abc$20850$n996_1 I3=$abc$20850$n998 O=$abc$20850$n179
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$20850$n979 I1=$abc$20850$n983_1 I2=$abc$20850$n986_1 I3=$false O=$abc$20850$n978_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$20850$n982 I1=$abc$20850$n980_1 I2=$false I3=$false O=$abc$20850$n979
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=tx_index[1] I1=tx_index[0] I2=tx_index[4] I3=$abc$20850$n981_1 O=$abc$20850$n980_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100101100000000
.gate SB_LUT4 I0=tx_index[2] I1=tx_index[3] I2=$false I3=$false O=$abc$20850$n981_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=tx_index[0] I1=tx_index[1] I2=$false I3=$false O=$abc$20850$n982
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=tx_index[0] I1=$abc$20850$n981_1 I2=$abc$20850$n984_1 I3=tx_index[4] O=$abc$20850$n983_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=tx_index[3] I1=tx_index[2] I2=$abc$20850$n985 I3=$false O=$abc$20850$n984_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=tx_index[1] I1=tx_index[0] I2=$false I3=$false O=$abc$20850$n985
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$20850$n987_1 I1=$abc$20850$n981_1 I2=tx_index[4] I3=$false O=$abc$20850$n986_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111110
.gate SB_LUT4 I0=tx_index[1] I1=tx_index[0] I2=tx_index[2] I3=tx_index[3] O=$abc$20850$n987_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110111001111
.gate SB_LUT4 I0=$abc$20850$n993_1 I1=$abc$20850$n995_1 I2=$abc$20850$n989_1 I3=$false O=$abc$20850$n988
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=tx_index[0] I1=$abc$20850$n990_1 I2=$abc$20850$n992_1 I3=$false O=$abc$20850$n989_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=tx_index[1] I1=tx_index[4] I2=$abc$20850$n991 I3=$false O=$abc$20850$n990_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=tx_index[2] I1=tx_index[3] I2=$false I3=$false O=$abc$20850$n991
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=tx_index[4] I1=$abc$20850$n991 I2=$abc$20850$n985 I3=$false O=$abc$20850$n992_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$20850$n994 I1=tx_index[4] I2=$false I3=$false O=$abc$20850$n993_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=tx_index[0] I1=tx_index[1] I2=tx_index[2] I3=tx_index[3] O=$abc$20850$n994
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111110011111111
.gate SB_LUT4 I0=tx_index[4] I1=$abc$20850$n981_1 I2=$abc$20850$n982 I3=$false O=$abc$20850$n995_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=tx_index[0] I1=$abc$20850$n990_1 I2=$abc$20850$n997 I3=$false O=$abc$20850$n996_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=$abc$20850$n982 I1=$abc$20850$n991 I2=tx_index[4] I3=$false O=$abc$20850$n997
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$20850$n1002 I1=$abc$20850$n1001 I2=$abc$20850$n999 I3=$false O=$abc$20850$n998
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=tx_index[3] I1=tx_index[2] I2=$abc$20850$n1000 I3=$false O=$abc$20850$n999
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=tx_index[4] I1=tx_index[1] I2=tx_index[0] I3=$false O=$abc$20850$n1000
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=tx_index[3] I1=tx_index[2] I2=tx_index[4] I3=$false O=$abc$20850$n1001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=tx_index[4] I1=tx_index[2] I2=tx_index[3] I3=$false O=$abc$20850$n1002
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$20850$n1005_1 I1=sdramCntl_inst_state_r[4] I2=$abc$20850$n1004_1 I3=sdramCntl_inst_state_r[6] O=$abc$20850$n224
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111110001000
.gate SB_LUT4 I0=sdramCntl_inst_rfshCntr_r[1] I1=$abc$20850$n1009 I2=$abc$20850$n1005_1 I3=sdramCntl_inst_rfshCntr_r[0] O=$abc$20850$n1004_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$20850$n1006 I1=$abc$20850$n1007_1 I2=$abc$20850$n1008_1 I3=$false O=$abc$20850$n1005_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=sdramCntl_inst_timer_r[8] I1=sdramCntl_inst_timer_r[9] I2=sdramCntl_inst_timer_r[10] I3=$false O=$abc$20850$n1006
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=sdramCntl_inst_timer_r[4] I1=sdramCntl_inst_timer_r[5] I2=sdramCntl_inst_timer_r[6] I3=sdramCntl_inst_timer_r[7] O=$abc$20850$n1007_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=sdramCntl_inst_timer_r[0] I1=sdramCntl_inst_timer_r[1] I2=sdramCntl_inst_timer_r[2] I3=sdramCntl_inst_timer_r[3] O=$abc$20850$n1008_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$20850$n1010_1 I1=$abc$20850$n1011_1 I2=$abc$20850$n1012 I3=$false O=$abc$20850$n1009
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=sdramCntl_inst_rfshCntr_r[10] I1=sdramCntl_inst_rfshCntr_r[11] I2=sdramCntl_inst_rfshCntr_r[12] I3=sdramCntl_inst_rfshCntr_r[13] O=$abc$20850$n1010_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=sdramCntl_inst_rfshCntr_r[6] I1=sdramCntl_inst_rfshCntr_r[7] I2=sdramCntl_inst_rfshCntr_r[8] I3=sdramCntl_inst_rfshCntr_r[9] O=$abc$20850$n1011_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=sdramCntl_inst_rfshCntr_r[2] I1=sdramCntl_inst_rfshCntr_r[3] I2=sdramCntl_inst_rfshCntr_r[4] I3=sdramCntl_inst_rfshCntr_r[5] O=$abc$20850$n1012
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$20850$n1005_1 I1=sdramCntl_inst_state_r[3] I2=$abc$20850$n1014_1 I3=$abc$20850$n1016_1 O=$abc$20850$n240
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=$abc$20850$n1015 I1=$abc$20850$n1005_1 I2=sdramCntl_inst_state_r[1] I3=$false O=$abc$20850$n1014_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=sdramCntl_inst_rfshCntr_r[1] I1=sdramCntl_inst_rfshCntr_r[0] I2=$abc$20850$n1009 I3=$false O=$abc$20850$n1015
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=sdramCntl_inst_wrTimer_r[0] I1=sdramCntl_inst_wrTimer_r[1] I2=$abc$20850$n1017_1 I3=$abc$20850$n1018 O=$abc$20850$n1016_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=sdramCntl_inst_rasTimer_r[0] I1=sdramCntl_inst_rasTimer_r[1] I2=sdramCntl_inst_rasTimer_r[2] I3=$false O=$abc$20850$n1017_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=sdramCntl_inst_rdPipeline_r[1] I1=sdramCntl_inst_rdPipeline_r[2] I2=sdramCntl_inst_rdPipeline_r[3] I3=sdramCntl_inst_rdPipeline_r[4] O=$abc$20850$n1018
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$20850$n1005_1 I1=sdramCntl_inst_state_r[2] I2=$abc$20850$n1004_1 I3=sdramCntl_inst_state_r[6] O=$abc$20850$n257
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=$abc$20850$n1021_1 I1=$abc$20850$n1024 I2=$abc$20850$n1030 I3=$false O=$abc$20850$n460
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01111111
.gate SB_LUT4 I0=message[13][0] I1=$abc$20850$n1023 I2=$abc$20850$n990_1 I3=$abc$20850$n1022 O=$abc$20850$n1021_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$abc$20850$n995_1 I1=$abc$20850$n983_1 I2=$false I3=$false O=$abc$20850$n1022
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=tx_index[1] I1=$abc$20850$n1002 I2=tx_index[0] I3=$false O=$abc$20850$n1023
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=message[20][0] I1=$abc$20850$n1029 I2=$abc$20850$n1025 I3=$abc$20850$n1027 O=$abc$20850$n1024
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$abc$20850$n1026 I1=message[12][0] I2=$false I3=$false O=$abc$20850$n1025
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=tx_index[1] I1=tx_index[0] I2=$abc$20850$n1002 I3=$false O=$abc$20850$n1026
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=message[22][0] I1=$abc$20850$n1028_1 I2=$abc$20850$n992_1 I3=message[11][0] O=$abc$20850$n1027
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$20850$n982 I1=$abc$20850$n1001 I2=$false I3=$false O=$abc$20850$n1028_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=tx_index[1] I1=tx_index[0] I2=$abc$20850$n1001 I3=$false O=$abc$20850$n1029
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=message[14][0] I1=$abc$20850$n1035_1 I2=$abc$20850$n1031 I3=$abc$20850$n1032 O=$abc$20850$n1030
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$abc$20850$n999 I1=message[5][0] I2=$false I3=$false O=$abc$20850$n1031
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=message[23][0] I1=$abc$20850$n1034 I2=$abc$20850$n1033_1 I3=message[21][0] O=$abc$20850$n1032
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=tx_index[1] I1=$abc$20850$n1001 I2=tx_index[0] I3=$false O=$abc$20850$n1033_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$20850$n985 I1=$abc$20850$n1001 I2=$false I3=$false O=$abc$20850$n1034
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$20850$n982 I1=$abc$20850$n1002 I2=$false I3=$false O=$abc$20850$n1035_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=message[21][1] I1=$abc$20850$n1033_1 I2=$abc$20850$n1038 I3=$abc$20850$n1039 O=$abc$20850$n1037
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=message[12][1] I1=$abc$20850$n1026 I2=$abc$20850$n995_1 I3=$abc$20850$n997 O=$abc$20850$n1038
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=message[23][1] I1=$abc$20850$n1034 I2=$abc$20850$n1028_1 I3=message[22][1] O=$abc$20850$n1039
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=message[20][1] I1=$abc$20850$n1029 I2=$abc$20850$n999 I3=message[5][1] O=$abc$20850$n1042
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$20850$n1044 I1=$abc$20850$n1049 I2=$abc$20850$n1050_1 I3=$false O=$abc$20850$n495
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01111111
.gate SB_LUT4 I0=message[13][2] I1=$abc$20850$n1023 I2=$abc$20850$n1045_1 I3=$abc$20850$n1048_1 O=$abc$20850$n1044
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=message[5][2] I1=$abc$20850$n999 I2=$abc$20850$n1046_1 I3=$abc$20850$n1047_1 O=$abc$20850$n1045_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$abc$20850$n1029 I1=message[20][2] I2=$false I3=$false O=$abc$20850$n1046_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=message[21][2] I1=$abc$20850$n1033_1 I2=$abc$20850$n1026 I3=message[12][2] O=$abc$20850$n1047_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$20850$n1035_1 I1=message[14][2] I2=$abc$20850$n1028_1 I3=message[22][2] O=$abc$20850$n1048_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$20850$n979 I1=$abc$20850$n993_1 I2=$false I3=$false O=$abc$20850$n1049
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$20850$n1034 I1=message[23][2] I2=$abc$20850$n990_1 I3=tx_index[0] O=$abc$20850$n1050_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$20850$n1052 I1=$abc$20850$n996_1 I2=$abc$20850$n1055 I3=$abc$20850$n1056_1 O=$abc$20850$n511
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111111111111111
.gate SB_LUT4 I0=message[21][3] I1=$abc$20850$n1033_1 I2=$abc$20850$n1054_1 I3=$abc$20850$n1053_1 O=$abc$20850$n1052
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=message[13][3] I1=$abc$20850$n1023 I2=$abc$20850$n1026 I3=message[12][3] O=$abc$20850$n1053_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$20850$n1034 I1=message[23][3] I2=$false I3=$false O=$abc$20850$n1054_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=message[20][3] I1=$abc$20850$n1029 I2=$abc$20850$n999 I3=message[5][3] O=$abc$20850$n1055
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$20850$n1035_1 I1=message[14][3] I2=$abc$20850$n1028_1 I3=message[22][3] O=$abc$20850$n1056_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=message[11][4] I1=$abc$20850$n992_1 I2=$abc$20850$n1058 I3=$abc$20850$n1062 O=$abc$20850$n530
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111111111111
.gate SB_LUT4 I0=message[14][4] I1=$abc$20850$n1035_1 I2=$abc$20850$n1059_1 I3=$abc$20850$n1061 O=$abc$20850$n1058
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=message[5][4] I1=$abc$20850$n999 I2=$abc$20850$n980_1 I3=$abc$20850$n1060_1 O=$abc$20850$n1059_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=message[13][4] I1=$abc$20850$n1023 I2=$abc$20850$n1026 I3=message[12][4] O=$abc$20850$n1060_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=message[23][4] I1=$abc$20850$n1034 I2=$abc$20850$n1033_1 I3=message[21][4] O=$abc$20850$n1061
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=message[22][4] I1=$abc$20850$n1028_1 I2=$abc$20850$n1029 I3=message[20][4] O=$abc$20850$n1062
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$20850$n978_1 I1=$abc$20850$n988 I2=$abc$20850$n1064 I3=$false O=$abc$20850$n551
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01111111
.gate SB_LUT4 I0=$abc$20850$n1065_1 I1=$abc$20850$n1066 I2=$abc$20850$n1067 I3=$abc$20850$n1068 O=$abc$20850$n1064
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$20850$n94 I1=$abc$20850$n1033_1 I2=$abc$20850$n86 I3=$abc$20850$n1026 O=$abc$20850$n1065_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$abc$20850$n98 I1=$abc$20850$n1034 I2=$abc$20850$n92 I3=$abc$20850$n1029 O=$abc$20850$n1066
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$abc$20850$n90 I1=$abc$20850$n1035_1 I2=$abc$20850$n84 I3=$abc$20850$n999 O=$abc$20850$n1067
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$abc$20850$n88 I1=$abc$20850$n1023 I2=$abc$20850$n96 I3=$abc$20850$n1028_1 O=$abc$20850$n1068
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$abc$20850$n1070 I1=$abc$20850$n1049 I2=$abc$20850$n1073 I3=$abc$20850$n1074_1 O=$abc$20850$n569
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111111111111111
.gate SB_LUT4 I0=$abc$20850$n1022 I1=$abc$20850$n1071 I2=$abc$20850$n1072 I3=$false O=$abc$20850$n1070
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$20850$n1023 I1=message[13][6] I2=$abc$20850$n1034 I3=message[23][6] O=$abc$20850$n1071
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=message[14][6] I1=$abc$20850$n1035_1 I2=$abc$20850$n999 I3=message[5][6] O=$abc$20850$n1072
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$20850$n1033_1 I1=message[21][6] I2=$abc$20850$n1028_1 I3=message[22][6] O=$abc$20850$n1073
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$20850$n1026 I1=message[12][6] I2=$abc$20850$n1029 I3=message[20][6] O=$abc$20850$n1074_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$20850$n1152 I1=$abc$20850$n1076 I2=$abc$20850$n1157 I3=$abc$20850$n1154 O=sdramCntl_inst_sAddr_x[0]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110000011111111
.gate SB_LUT4 I0=$abc$20850$n1150 I1=$abc$20850$n1077 I2=sdramCntl_inst_sAddr_r[0] I3=$false O=$abc$20850$n1076
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$20850$n1149 I1=$abc$20850$n1115 I2=$abc$20850$n1078_1 I3=$abc$20850$n1147 O=$abc$20850$n1077
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=$abc$20850$n1079 I1=$abc$20850$n1089 I2=$abc$20850$n1218 I3=$abc$20850$n1222 O=$abc$20850$n1078_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$20850$n1080 I1=$abc$20850$n1084 I2=$abc$20850$n1088_1 I3=$false O=$abc$20850$n1079
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=$abc$20850$n1083 I1=$abc$20850$n1081_1 I2=$abc$20850$n1082 I3=memory_test_inst_address[18] O=$abc$20850$n1080
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=memory_test_inst_address[22] I1=memory_test_inst_address[23] I2=sdramCntl_inst_activeRow_r[0][9] I3=$false O=$abc$20850$n1081_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=sdramCntl_inst_activeRow_r[2][9] I1=sdramCntl_inst_activeRow_r[1][9] I2=memory_test_inst_address[22] I3=memory_test_inst_address[23] O=$abc$20850$n1082
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010100111111
.gate SB_LUT4 I0=memory_test_inst_address[22] I1=memory_test_inst_address[23] I2=sdramCntl_inst_activeRow_r[3][9] I3=$false O=$abc$20850$n1083
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$20850$n1085_1 I1=$abc$20850$n1087 I2=$abc$20850$n1086 I3=memory_test_inst_address[16] O=$abc$20850$n1084
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=memory_test_inst_address[22] I1=memory_test_inst_address[23] I2=sdramCntl_inst_activeRow_r[0][7] I3=$false O=$abc$20850$n1085_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=sdramCntl_inst_activeRow_r[2][7] I1=sdramCntl_inst_activeRow_r[1][7] I2=memory_test_inst_address[22] I3=memory_test_inst_address[23] O=$abc$20850$n1086
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010100111111
.gate SB_LUT4 I0=memory_test_inst_address[22] I1=memory_test_inst_address[23] I2=sdramCntl_inst_activeRow_r[3][7] I3=$false O=$abc$20850$n1087
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$20850$n1087 I1=$abc$20850$n1085_1 I2=$abc$20850$n1086 I3=memory_test_inst_address[16] O=$abc$20850$n1088_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=$abc$20850$n1090 I1=$abc$20850$n1094 I2=$abc$20850$n1098 I3=$abc$20850$n1102 O=$abc$20850$n1089
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$20850$n1091 I1=$abc$20850$n1093 I2=$abc$20850$n1092_1 I3=memory_test_inst_address[20] O=$abc$20850$n1090
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=memory_test_inst_address[22] I1=memory_test_inst_address[23] I2=sdramCntl_inst_activeRow_r[0][11] I3=$false O=$abc$20850$n1091
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=sdramCntl_inst_activeRow_r[1][11] I1=sdramCntl_inst_activeRow_r[3][11] I2=memory_test_inst_address[23] I3=memory_test_inst_address[22] O=$abc$20850$n1092_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=memory_test_inst_address[22] I1=memory_test_inst_address[23] I2=sdramCntl_inst_activeRow_r[2][11] I3=$false O=$abc$20850$n1093
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$20850$n1095_1 I1=$abc$20850$n1097 I2=$abc$20850$n1096 I3=memory_test_inst_address[10] O=$abc$20850$n1094
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=memory_test_inst_address[22] I1=memory_test_inst_address[23] I2=sdramCntl_inst_activeRow_r[0][1] I3=$false O=$abc$20850$n1095_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=sdramCntl_inst_activeRow_r[2][1] I1=sdramCntl_inst_activeRow_r[1][1] I2=memory_test_inst_address[22] I3=memory_test_inst_address[23] O=$abc$20850$n1096
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010100111111
.gate SB_LUT4 I0=memory_test_inst_address[22] I1=memory_test_inst_address[23] I2=sdramCntl_inst_activeRow_r[3][1] I3=$false O=$abc$20850$n1097
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$20850$n1099_1 I1=$abc$20850$n1101 I2=$abc$20850$n1100 I3=memory_test_inst_address[11] O=$abc$20850$n1098
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=memory_test_inst_address[22] I1=memory_test_inst_address[23] I2=sdramCntl_inst_activeRow_r[0][2] I3=$false O=$abc$20850$n1099_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=sdramCntl_inst_activeRow_r[2][2] I1=sdramCntl_inst_activeRow_r[1][2] I2=memory_test_inst_address[22] I3=memory_test_inst_address[23] O=$abc$20850$n1100
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010100111111
.gate SB_LUT4 I0=memory_test_inst_address[22] I1=memory_test_inst_address[23] I2=sdramCntl_inst_activeRow_r[3][2] I3=$false O=$abc$20850$n1101
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$20850$n1105 I1=$abc$20850$n1103 I2=$abc$20850$n1104 I3=memory_test_inst_address[12] O=$abc$20850$n1102
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=memory_test_inst_address[22] I1=memory_test_inst_address[23] I2=sdramCntl_inst_activeRow_r[0][3] I3=$false O=$abc$20850$n1103
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=sdramCntl_inst_activeRow_r[2][3] I1=sdramCntl_inst_activeRow_r[1][3] I2=memory_test_inst_address[22] I3=memory_test_inst_address[23] O=$abc$20850$n1104
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010100111111
.gate SB_LUT4 I0=memory_test_inst_address[22] I1=memory_test_inst_address[23] I2=sdramCntl_inst_activeRow_r[3][3] I3=$false O=$abc$20850$n1105
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=memory_test_inst_address[22] I1=memory_test_inst_address[23] I2=$false I3=$false O=$abc$20850$n1108
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$20850$n1116 I1=$abc$20850$n1126 I2=$abc$20850$n1730 I3=$abc$20850$n1733 O=$abc$20850$n1115
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$20850$n1720 I1=memory_test_inst_address[17] I2=$abc$20850$n1723 I3=$false O=$abc$20850$n1116
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01100000
.gate SB_LUT4 I0=$abc$20850$n1103 I1=$abc$20850$n1105 I2=$abc$20850$n1104 I3=memory_test_inst_address[12] O=$abc$20850$n1120
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=sdramCntl_inst_activeFlag_r[2] I1=sdramCntl_inst_activeFlag_r[3] I2=memory_test_inst_address[22] I3=memory_test_inst_address[23] O=$abc$20850$n1125
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=$abc$20850$n1725 I1=$abc$20850$n1727 I2=memory_test_inst_address[9] I3=memory_test_inst_address[15] O=$abc$20850$n1126
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001010000101000
.gate SB_LUT4 I0=memory_test_inst_address[22] I1=memory_test_inst_address[23] I2=$false I3=$false O=$abc$20850$n1135
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$20850$n1081_1 I1=$abc$20850$n1083 I2=$abc$20850$n1082 I3=memory_test_inst_address[18] O=$abc$20850$n1138
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$20850$n1093 I1=$abc$20850$n1091 I2=$abc$20850$n1092_1 I3=memory_test_inst_address[20] O=$abc$20850$n1139_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=$abc$20850$n1101 I1=$abc$20850$n1099_1 I2=$abc$20850$n1100 I3=memory_test_inst_address[11] O=$abc$20850$n1145
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=$abc$20850$n1097 I1=$abc$20850$n1095_1 I2=$abc$20850$n1096 I3=memory_test_inst_address[10] O=$abc$20850$n1146
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=$abc$20850$n1016_1 I1=$abc$20850$n1148 I2=$false I3=$false O=$abc$20850$n1147
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=memory_test_inst_address[22] I1=sdramCntl_inst_ba_r[0] I2=memory_test_inst_address[23] I3=sdramCntl_inst_ba_r[1] O=$abc$20850$n1148
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$abc$20850$n1018 I1=$abc$20850$n1148 I2=$false I3=$false O=$abc$20850$n1149
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=memory_test_inst_wr_enable I1=memory_test_inst_rd_enable I2=$0\memory_test_inst_rd_enable[0:0] I3=$false O=$abc$20850$n1150
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00011111
.gate SB_LUT4 I0=sdramCntl_inst_rdPipeline_r[0] I1=sdramCntl_inst_wrPipeline_r[0] I2=$false I3=$false O=$0\memory_test_inst_rd_enable[0:0]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$20850$n1150 I1=$abc$20850$n1153 I2=memory_test_inst_address[0] I3=$false O=$abc$20850$n1152
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$20850$n1078_1 I1=$abc$20850$n1115 I2=$abc$20850$n1149 I3=$false O=$abc$20850$n1153
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=memory_test_inst_address[9] I1=sdramCntl_inst_state_r[5] I2=$abc$20850$n1155 I3=$false O=$abc$20850$n1154
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=$abc$20850$n1156 I1=sdramCntl_inst_state_r[1] I2=sdramCntl_inst_sAddr_r[0] I3=$false O=$abc$20850$n1155
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$20850$n1015 I1=$abc$20850$n1016_1 I2=$false I3=$false O=$abc$20850$n1156
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$20850$n1015 I1=sdramCntl_inst_state_r[1] I2=$false I3=$false O=$abc$20850$n1157
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$20850$n1160 I1=$abc$20850$n1159 I2=$abc$20850$n1157 I3=$abc$20850$n1161 O=sdramCntl_inst_sAddr_x[1]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110000011111111
.gate SB_LUT4 I0=$abc$20850$n1150 I1=$abc$20850$n1077 I2=sdramCntl_inst_sAddr_r[1] I3=$false O=$abc$20850$n1159
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$20850$n1150 I1=$abc$20850$n1153 I2=memory_test_inst_address[1] I3=$false O=$abc$20850$n1160
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=memory_test_inst_address[10] I1=sdramCntl_inst_state_r[5] I2=$abc$20850$n1162 I3=$false O=$abc$20850$n1161
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=$abc$20850$n1156 I1=sdramCntl_inst_state_r[1] I2=sdramCntl_inst_sAddr_r[1] I3=$false O=$abc$20850$n1162
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$20850$n1165 I1=$abc$20850$n1164 I2=$abc$20850$n1157 I3=$abc$20850$n1166 O=sdramCntl_inst_sAddr_x[2]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110000011111111
.gate SB_LUT4 I0=$abc$20850$n1150 I1=$abc$20850$n1077 I2=sdramCntl_inst_sAddr_r[2] I3=$false O=$abc$20850$n1164
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$20850$n1150 I1=$abc$20850$n1153 I2=memory_test_inst_address[2] I3=$false O=$abc$20850$n1165
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=memory_test_inst_address[11] I1=sdramCntl_inst_state_r[5] I2=$abc$20850$n1167 I3=$false O=$abc$20850$n1166
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=$abc$20850$n1156 I1=sdramCntl_inst_state_r[1] I2=sdramCntl_inst_sAddr_r[2] I3=$false O=$abc$20850$n1167
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$20850$n1170 I1=$abc$20850$n1169 I2=$abc$20850$n1157 I3=$abc$20850$n1171 O=sdramCntl_inst_sAddr_x[3]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110000011111111
.gate SB_LUT4 I0=$abc$20850$n1150 I1=$abc$20850$n1077 I2=sdramCntl_inst_sAddr_r[3] I3=$false O=$abc$20850$n1169
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$20850$n1150 I1=$abc$20850$n1153 I2=memory_test_inst_address[3] I3=$false O=$abc$20850$n1170
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=memory_test_inst_address[12] I1=sdramCntl_inst_state_r[5] I2=$abc$20850$n1172 I3=$false O=$abc$20850$n1171
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=$abc$20850$n1156 I1=sdramCntl_inst_state_r[1] I2=sdramCntl_inst_sAddr_r[3] I3=$false O=$abc$20850$n1172
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$20850$n1175 I1=$abc$20850$n1174 I2=$abc$20850$n1157 I3=$abc$20850$n1176 O=sdramCntl_inst_sAddr_x[4]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110000011111111
.gate SB_LUT4 I0=$abc$20850$n1150 I1=$abc$20850$n1077 I2=sdramCntl_inst_sAddr_r[4] I3=$false O=$abc$20850$n1174
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$20850$n1150 I1=$abc$20850$n1153 I2=memory_test_inst_address[4] I3=$false O=$abc$20850$n1175
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=sdramCntl_inst_sAddr_r[4] I1=$abc$20850$n1156 I2=sdramCntl_inst_state_r[1] I3=$abc$20850$n1177 O=$abc$20850$n1176
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111111100000000
.gate SB_LUT4 I0=memory_test_inst_address[13] I1=sdramCntl_inst_state_r[5] I2=sdramCntl_inst_state_r[2] I3=$false O=$abc$20850$n1177
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=$abc$20850$n1179 I1=$abc$20850$n1180 I2=$abc$20850$n1184 I3=$abc$20850$n1181 O=sdramCntl_inst_sAddr_x[5]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000011111111
.gate SB_LUT4 I0=$abc$20850$n1077 I1=sdramCntl_inst_sAddr_r[5] I2=$false I3=$false O=$abc$20850$n1179
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=memory_test_inst_address[5] I1=$abc$20850$n1153 I2=$abc$20850$n1150 I3=$false O=$abc$20850$n1180
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=sdramCntl_inst_sAddr_r[5] I1=$abc$20850$n1182 I2=$abc$20850$n1183 I3=$false O=$abc$20850$n1181
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=$abc$20850$n1156 I1=sdramCntl_inst_state_r[1] I2=$false I3=$false O=$abc$20850$n1182
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=memory_test_inst_address[14] I1=sdramCntl_inst_state_r[5] I2=sdramCntl_inst_state_r[2] I3=$false O=$abc$20850$n1183
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=sdramCntl_inst_sAddr_r[5] I1=$abc$20850$n1150 I2=$abc$20850$n1157 I3=$false O=$abc$20850$n1184
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=$abc$20850$n1186 I1=$abc$20850$n1187 I2=$abc$20850$n1189 I3=$abc$20850$n1188 O=sdramCntl_inst_sAddr_x[6]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000011111111
.gate SB_LUT4 I0=$abc$20850$n1077 I1=sdramCntl_inst_sAddr_r[6] I2=$false I3=$false O=$abc$20850$n1186
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=memory_test_inst_address[6] I1=$abc$20850$n1153 I2=$abc$20850$n1150 I3=$false O=$abc$20850$n1187
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=sdramCntl_inst_state_r[5] I1=memory_test_inst_address[15] I2=$abc$20850$n1182 I3=sdramCntl_inst_sAddr_r[6] O=$abc$20850$n1188
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=sdramCntl_inst_sAddr_r[6] I1=$abc$20850$n1150 I2=$abc$20850$n1157 I3=$false O=$abc$20850$n1189
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=$abc$20850$n1191 I1=$abc$20850$n1192 I2=$abc$20850$n1194 I3=$abc$20850$n1193 O=sdramCntl_inst_sAddr_x[7]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000011111111
.gate SB_LUT4 I0=$abc$20850$n1077 I1=sdramCntl_inst_sAddr_r[7] I2=$false I3=$false O=$abc$20850$n1191
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=memory_test_inst_address[7] I1=$abc$20850$n1153 I2=$abc$20850$n1150 I3=$false O=$abc$20850$n1192
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=sdramCntl_inst_state_r[5] I1=memory_test_inst_address[16] I2=$abc$20850$n1182 I3=sdramCntl_inst_sAddr_r[7] O=$abc$20850$n1193
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=sdramCntl_inst_sAddr_r[7] I1=$abc$20850$n1150 I2=$abc$20850$n1157 I3=$false O=$abc$20850$n1194
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=$abc$20850$n1197 I1=$abc$20850$n1196 I2=$abc$20850$n1157 I3=$abc$20850$n1198 O=sdramCntl_inst_sAddr_x[8]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110000011111111
.gate SB_LUT4 I0=$abc$20850$n1150 I1=$abc$20850$n1077 I2=sdramCntl_inst_sAddr_r[8] I3=$false O=$abc$20850$n1196
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$20850$n1150 I1=$abc$20850$n1153 I2=memory_test_inst_address[8] I3=$false O=$abc$20850$n1197
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=sdramCntl_inst_state_r[5] I1=memory_test_inst_address[17] I2=$abc$20850$n1182 I3=sdramCntl_inst_sAddr_r[8] O=$abc$20850$n1198
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$20850$n1077 I1=$abc$20850$n1202 I2=$abc$20850$n1200 I3=$abc$20850$n1203 O=sdramCntl_inst_sAddr_x[9]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000011111111
.gate SB_LUT4 I0=sdramCntl_inst_sAddr_r[9] I1=$abc$20850$n1201 I2=sdramCntl_inst_state_r[1] I3=$false O=$abc$20850$n1200
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$20850$n1015 I1=$abc$20850$n1016_1 I2=$false I3=$false O=$abc$20850$n1201
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$20850$n1150 I1=$abc$20850$n1015 I2=$false I3=$false O=$abc$20850$n1202
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=memory_test_inst_address[18] I1=sdramCntl_inst_state_r[5] I2=sdramCntl_inst_state_r[4] I3=$false O=$abc$20850$n1203
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=sdramCntl_inst_state_r[5] I1=memory_test_inst_address[19] I2=$abc$20850$n1205 I3=$abc$20850$n1206 O=sdramCntl_inst_sAddr_x[10]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=$abc$20850$n1202 I1=$abc$20850$n1077 I2=$abc$20850$n1201 I3=$false O=$abc$20850$n1205
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=sdramCntl_inst_state_r[1] I1=sdramCntl_inst_sAddr_r[10] I2=$false I3=$false O=$abc$20850$n1206
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=sdramCntl_inst_state_r[5] I1=memory_test_inst_address[20] I2=$abc$20850$n1205 I3=$abc$20850$n1208 O=sdramCntl_inst_sAddr_x[11]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=sdramCntl_inst_state_r[1] I1=sdramCntl_inst_sAddr_r[11] I2=$false I3=$false O=$abc$20850$n1208
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=sdramCntl_inst_state_r[5] I1=memory_test_inst_address[21] I2=$abc$20850$n1205 I3=$abc$20850$n1210 O=sdramCntl_inst_sAddr_x[12]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=sdramCntl_inst_state_r[1] I1=sdramCntl_inst_sAddr_r[12] I2=$false I3=$false O=$abc$20850$n1210
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$20850$n1212 I1=sdramCntl_inst_state_r[1] I2=sdramCntl_inst_activeFlag_r[0] I3=$abc$20850$n1225 O=sdramCntl_inst_activeFlag_x[0]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111101000000
.gate SB_LUT4 I0=$abc$20850$n1213 I1=$abc$20850$n1135 I2=$abc$20850$n1202 I3=$abc$20850$n1201 O=$abc$20850$n1212
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111110000000
.gate SB_LUT4 I0=$abc$20850$n1219 I1=$abc$20850$n1214 I2=$abc$20850$n1147 I3=$false O=$abc$20850$n1213
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=$abc$20850$n1216 I1=$abc$20850$n1217 I2=$abc$20850$n1218 I3=$abc$20850$n1089 O=$abc$20850$n1214
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$20850$n1080 I1=$abc$20850$n1088_1 I2=$abc$20850$n1727 I3=memory_test_inst_address[9] O=$abc$20850$n1216
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100010000
.gate SB_LUT4 I0=$abc$20850$n1098 I1=$abc$20850$n1725 I2=memory_test_inst_address[15] I3=$abc$20850$n1723 O=$abc$20850$n1217
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001010000000000
.gate SB_LUT4 I0=$abc$20850$n1084 I1=$abc$20850$n1120 I2=$abc$20850$n1716 I3=memory_test_inst_address[14] O=$abc$20850$n1218
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100010000
.gate SB_LUT4 I0=$abc$20850$n1220 I1=$abc$20850$n1222 I2=$abc$20850$n1730 I3=$abc$20850$n1733 O=$abc$20850$n1219
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$20850$n1720 I1=memory_test_inst_address[17] I2=$false I3=$false O=$abc$20850$n1220
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1001
.gate SB_LUT4 I0=$abc$20850$n1145 I1=$abc$20850$n1146 I2=$abc$20850$n1718 I3=memory_test_inst_address[21] O=$abc$20850$n1222
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100010000
.gate SB_LUT4 I0=sdramCntl_inst_activeFlag_r[0] I1=$abc$20850$n1135 I2=sdramCntl_inst_state_r[5] I3=$false O=$abc$20850$n1225
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$20850$n1202 I1=$abc$20850$n1213 I2=$abc$20850$n1201 I3=$false O=$abc$20850$n1227
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=$abc$20850$n1108 I1=$abc$20850$n1015 I2=$false I3=$false O=$abc$20850$n1236
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=initialized I1=pb_debounced I2=$false I3=$false O=$0\test_status[7:0][1]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=memory_test_inst_test_state[0] I1=$0\test_status[7:0][1] I2=memory_test_inst_test_state[1] I3=$false O=$abc$20850$n748
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$0\memory_test_inst_rand_enable[0:0] I1=$0\test_status[7:0][1] I2=$false I3=$false O=$abc$20850$n755
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=$0\memory_test_inst_rd_enable[0:0] I1=$abc$20850$n2745 I2=$false I3=$false O=$0\memory_test_inst_rand_enable[0:0]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=memory_test_inst_test_state[0] I1=memory_test_inst_test_state[1] I2=$false I3=$false O=$abc$20850$n2745
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$0\test_status[7:0][1] I1=memory_test_inst_test_state[0] I2=$false I3=$false O=$abc$20850$n759
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$20850$n1247 I1=memory_test_inst_test_state[0] I2=$false I3=$false O=$abc$20850$n2742
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$0\memory_test_inst_rd_enable[0:0] I1=$abc$20850$n1603 I2=$false I3=$false O=$abc$20850$n1247
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=memory_test_inst_address[19] I1=memory_test_inst_address[20] I2=memory_test_inst_address[21] I3=$false O=$abc$20850$n1250
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=memory_test_inst_address[15] I1=memory_test_inst_address[16] I2=memory_test_inst_address[17] I3=memory_test_inst_address[18] O=$abc$20850$n1251
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$20850$n1108 I1=$abc$20850$n1254 I2=memory_test_inst_address[0] I3=memory_test_inst_address[1] O=$abc$20850$n1253
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=memory_test_inst_address[24] I1=memory_test_inst_address[25] I2=memory_test_inst_address[26] I3=memory_test_inst_address[2] O=$abc$20850$n1254
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=memory_test_inst_address[7] I1=memory_test_inst_address[8] I2=memory_test_inst_address[9] I3=memory_test_inst_address[10] O=$abc$20850$n1255
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=sdramCntl_inst_sdramData_r[7] I1=memory_test_inst_rand_gen_shfreg[7] I2=$abc$20850$n1259 I3=$abc$20850$n1261 O=$abc$20850$n1258
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000000000
.gate SB_LUT4 I0=sdramCntl_inst_sdramData_r[10] I1=memory_test_inst_rand_gen_shfreg[10] I2=$abc$20850$n1260 I3=$false O=$abc$20850$n1259
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10010000
.gate SB_LUT4 I0=sdramCntl_inst_sdramData_r[11] I1=memory_test_inst_rand_gen_shfreg[11] I2=sdramCntl_inst_sdramData_r[13] I3=memory_test_inst_rand_gen_shfreg[13] O=$abc$20850$n1260
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=sdramCntl_inst_sdramData_r[9] I1=memory_test_inst_rand_gen_shfreg[9] I2=sdramCntl_inst_sdramData_r[8] I3=memory_test_inst_rand_gen_shfreg[8] O=$abc$20850$n1261
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000000001011
.gate SB_LUT4 I0=sdramCntl_inst_sdramData_r[1] I1=memory_test_inst_rand_gen_shfreg[1] I2=$abc$20850$n1263 I3=$abc$20850$n1268 O=$abc$20850$n1262
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000000000
.gate SB_LUT4 I0=$abc$20850$n1264 I1=$abc$20850$n1265 I2=$abc$20850$n1266 I3=$abc$20850$n1267_1 O=$abc$20850$n1263
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=sdramCntl_inst_sdramData_r[14] I1=memory_test_inst_rand_gen_shfreg[14] I2=$false I3=$false O=$abc$20850$n1264
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1001
.gate SB_LUT4 I0=sdramCntl_inst_sdramData_r[0] I1=memory_test_inst_rand_gen_shfreg[0] I2=memory_test_inst_rand_gen_shfreg[12] I3=sdramCntl_inst_sdramData_r[12] O=$abc$20850$n1265
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=sdramCntl_inst_sdramData_r[15] I1=memory_test_inst_rand_gen_shfreg[15] I2=sdramCntl_inst_sdramData_r[5] I3=memory_test_inst_rand_gen_shfreg[5] O=$abc$20850$n1266
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=memory_test_inst_rand_gen_shfreg[9] I1=sdramCntl_inst_sdramData_r[9] I2=sdramCntl_inst_sdramData_r[4] I3=memory_test_inst_rand_gen_shfreg[4] O=$abc$20850$n1267_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000000001011
.gate SB_LUT4 I0=sdramCntl_inst_sdramData_r[6] I1=memory_test_inst_rand_gen_shfreg[6] I2=$abc$20850$n1269_1 I3=$false O=$abc$20850$n1268
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10010000
.gate SB_LUT4 I0=sdramCntl_inst_sdramData_r[3] I1=memory_test_inst_rand_gen_shfreg[3] I2=sdramCntl_inst_sdramData_r[2] I3=memory_test_inst_rand_gen_shfreg[2] O=$abc$20850$n1269_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$abc$20850$n2749 I1=$0\test_status[7:0][1] I2=$false I3=$false O=$abc$20850$n777
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0111
.gate SB_LUT4 I0=memory_test_inst_error I1=$abc$20850$n2745 I2=$false I3=$false O=$abc$20850$n2749
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=memory_test_inst_rand_load I1=memory_test_inst_rand_enable I2=$false I3=$false O=$abc$20850$n780
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=$abc$20850$n173 I1=led_disp_inst_initialized I2=$false I3=$false O=$abc$20850$n782
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$20850$n175 I1=$abc$20850$n173 I2=led_disp_inst_initialized I3=$false O=$abc$20850$n783
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=led_disp_inst_seg_timer[0] I1=led_disp_inst_initialized I2=$false I3=$false O=$abc$20850$n791
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=led_disp_inst_seg_cntr[0] I1=$abc$20850$n798 I2=$false I3=$false O=$abc$20850$n797
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$20850$n173 I1=led_disp_inst_initialized I2=$false I3=$false O=$abc$20850$n798
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=pb_i I1=pb_prev I2=$false I3=$false O=$abc$20850$n799
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=$abc$20850$n799 I1=$abc$20850$n1281 I2=$false I3=$false O=$abc$20850$n803
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=debounce_cntr[0] I1=debounce_cntr[1] I2=$abc$20850$n1282 I3=$false O=$abc$20850$n1281
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=debounce_cntr[2] I1=debounce_cntr[3] I2=debounce_cntr[4] I3=debounce_cntr[5] O=$abc$20850$n1282
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$20850$n799 I1=debounce_cntr[0] I2=$false I3=$false O=$abc$20850$n806
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$20850$n1285 I1=$abc$20850$n1290 I2=$abc$20850$n1291 I3=$abc$20850$n1292 O=$0\tx_stb[0:0]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$20850$n1286 I1=$abc$20850$n1287 I2=$abc$20850$n1288 I3=$abc$20850$n1289 O=$abc$20850$n1285
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$20850$n104 I1=$abc$20850$n106 I2=$abc$20850$n108 I3=$abc$20850$n110 O=$abc$20850$n1286
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$20850$n80 I1=$abc$20850$n82 I2=$abc$20850$n100 I3=$abc$20850$n102 O=$abc$20850$n1287
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$20850$n120 I1=$abc$20850$n122 I2=$abc$20850$n124 I3=$abc$20850$n126 O=$abc$20850$n1288
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$20850$n112 I1=$abc$20850$n114 I2=$abc$20850$n116 I3=$abc$20850$n118 O=$abc$20850$n1289
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=counter[3] I1=counter[2] I2=counter[1] I3=counter[0] O=$abc$20850$n1290
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$20850$n164 I1=$abc$20850$n166 I2=$abc$20850$n168 I3=$abc$20850$n170 O=$abc$20850$n1291
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$20850$n128 I1=$abc$20850$n130 I2=$abc$20850$n160 I3=$abc$20850$n162 O=$abc$20850$n1292
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$20850$n997 I1=$abc$20850$n812 I2=$0\tx_stb[0:0] I3=$false O=$abc$20850$n809
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=$abc$20850$n812 I1=tx_index[0] I2=$false I3=$false O=$abc$20850$n813
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$20850$n142 I1=$abc$20850$n951 I2=$abc$20850$n136 I3=$abc$20850$n838 O=$abc$20850$n834
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111111100000000
.gate SB_LUT4 I0=$abc$20850$n948 I1=transmitter.zero_baud_counter I2=$abc$20850$n132 I3=$false O=$abc$20850$n838
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$20850$n134 I1=transmitter.zero_baud_counter I2=$false I3=$false O=$abc$20850$n840
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=$abc$20850$n812 I1=transmitter.zero_baud_counter I2=$abc$20850$n132 I3=$false O=$abc$20850$n841
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11101111
.gate SB_LUT4 I0=$abc$20850$n840 I1=transmitter.fixd_parity I2=$false I3=$false O=$abc$20850$n843
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=$abc$20850$n156 I1=transmitter.zero_baud_counter I2=$abc$20850$n132 I3=$false O=$abc$20850$n844
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11101111
.gate SB_LUT4 I0=$abc$20850$n1302 I1=$abc$20850$n1005_1 I2=$false I3=$false O=$abc$20850$n847
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=sdramCntl_inst_state_r[5] I1=sdramCntl_inst_state_r[4] I2=sdramCntl_inst_state_r[2] I3=sdramCntl_inst_state_r[1] O=$abc$20850$n1302
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$20850$n1153 I1=$abc$20850$n1202 I2=$abc$20850$n1005_1 I3=sdramCntl_inst_state_r[1] O=$abc$20850$n892
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$20850$n1005_1 I1=sdramCntl_inst_state_r[5] I2=$false I3=$false O=$abc$20850$n897
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=sdramCntl_inst_state_r[1] I1=sdramCntl_inst_state_r[0] I2=$abc$20850$n1306 I3=$false O=$abc$20850$n900
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11101111
.gate SB_LUT4 I0=sdramCntl_inst_state_r[6] I1=sdramCntl_inst_state_r[4] I2=$abc$20850$n1005_1 I3=$abc$20850$n1307_1 O=$abc$20850$n1306
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=sdramCntl_inst_state_r[3] I1=sdramCntl_inst_state_r[5] I2=sdramCntl_inst_state_r[2] I3=$false O=$abc$20850$n1307_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=sdramCntl_inst_timer_r[0] I1=$abc$20850$n900 I2=$false I3=$false O=$abc$20850$n901
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$20850$n897 I1=$abc$20850$n1135 I2=$false I3=$false O=$abc$20850$n904
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=memory_test_inst_address[23] I1=memory_test_inst_address[22] I2=$abc$20850$n897 I3=$false O=$abc$20850$n911
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=memory_test_inst_address[22] I1=$abc$20850$n897 I2=memory_test_inst_address[23] I3=$false O=$abc$20850$n916
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$20850$n897 I1=$abc$20850$n1108 I2=$false I3=$false O=$abc$20850$n919
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=sdramCntl_inst_state_r[1] I1=sdramCntl_inst_state_r[5] I2=$abc$20850$n1005_1 I3=$false O=$abc$20850$n924
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=memory_test_inst_rd_enable I1=memory_test_inst_wr_enable I2=$0\memory_test_inst_rd_enable[0:0] I3=$false O=$abc$20850$n1318
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$20850$n1150 I1=$abc$20850$n1148 I2=$abc$20850$n1157 I3=$abc$20850$n1307_1 O=$abc$20850$n1320
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=$0\memory_test_inst_rd_enable[0:0] I1=memory_test_inst_rd_enable I2=$false I3=$false O=sdramCntl_inst_sDataDir_x
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0111
.gate SB_LUT4 I0=memory_test_inst_test_state[1] I1=memory_test_inst_test_state[0] I2=$abc$20850$n1247 I3=$0\test_status[7:0][1] O=$abc$20850$n1028
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=sdramCntl_inst_state_r[4] I1=sdramCntl_inst_state_r[0] I2=$abc$20850$n1005_1 I3=$false O=$abc$20850$n1273
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$20850$n1247 I1=memory_test_inst_test_state[0] I2=$0\test_status[7:0][1] I3=$false O=$abc$20850$n1363
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=led_disp_inst_seg_cntr[1] I1=led_disp_inst_seg_cntr[2] I2=led_disp_inst_seg_cntr[0] I3=$false O=$0\led_disp_inst_blank[0:0]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=led_disp_inst_blank I1=led_disp_inst_digit_shf[0] I2=$false I3=$false O=led_disp_inst_drvr_enbls[0]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$20850$n1346 I1=$abc$20850$n1339 I2=led_disp_inst_seg_mask[1] I3=$false O=$abc$20850$n1338
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=$abc$20850$n1340 I1=$abc$20850$n1344 I2=$abc$20850$n1345 I3=$abc$20850$n1343 O=$abc$20850$n1339
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=led_disp_inst_digit_shf[2] I1=led_disp_inst_digit_shf[1] I2=$abc$20850$n1341 I3=led_disp_inst_digit_shf[0] O=$abc$20850$n1340
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=led_disp_inst_digit_shf[4] I1=$abc$20850$n1342 I2=$false I3=$false O=$abc$20850$n1341
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=led_disp_inst_digit_shf[7] I1=led_disp_inst_digit_shf[6] I2=led_disp_inst_digit_shf[5] I3=led_disp_inst_digit_shf[3] O=$abc$20850$n1342
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=test_status[1] I1=led_disp_inst_digit_shf[0] I2=test_status[0] I3=$abc$20850$n1344 O=$abc$20850$n1343
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=test_status[6] I1=test_status[3] I2=led_disp_inst_digit_shf[0] I3=$false O=$abc$20850$n1344
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00011111
.gate SB_LUT4 I0=test_status[0] I1=test_status[1] I2=led_disp_inst_digit_shf[0] I3=$false O=$abc$20850$n1345
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00011111
.gate SB_LUT4 I0=$abc$20850$n1347 I1=$abc$20850$n1763 I2=$false I3=$false O=$abc$20850$n1346
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=test_status[5] I1=$abc$20850$n1351 I2=$abc$20850$n1348 I3=$false O=$abc$20850$n1347
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=test_status[0] I1=$abc$20850$n1350 I2=$abc$20850$n1349 I3=$false O=$abc$20850$n1348
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=led_disp_inst_digit_shf[0] I1=test_status[1] I2=$false I3=$false O=$abc$20850$n1349
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=test_status[5] I1=test_status[6] I2=test_status[3] I3=$false O=$abc$20850$n1350
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$20850$n1345 I1=$abc$20850$n1352 I2=$false I3=$false O=$abc$20850$n1351
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=test_status[3] I1=test_status[6] I2=led_disp_inst_digit_shf[0] I3=$false O=$abc$20850$n1352
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=test_status[0] I1=$abc$20850$n1349 I2=$abc$20850$n1344 I3=$abc$20850$n1355 O=$abc$20850$n1354
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=test_status[1] I1=test_status[6] I2=led_disp_inst_digit_shf[0] I3=test_status[3] O=$abc$20850$n1355
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$20850$n1359 I1=$abc$20850$n1348 I2=$abc$20850$n1763 I3=$abc$20850$n1360 O=$abc$20850$n1358
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$20850$n1340 I1=$abc$20850$n1344 I2=$abc$20850$n1345 I3=$false O=$abc$20850$n1359
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$20850$n1361 I1=$abc$20850$n1764 I2=$false I3=$false O=$abc$20850$n1360
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=test_status[5] I1=$abc$20850$n1362 I2=$false I3=$false O=$abc$20850$n1361
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=test_status[1] I1=test_status[0] I2=$abc$20850$n1352 I3=$false O=$abc$20850$n1362
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=test_status[0] I1=$abc$20850$n1365 I2=$abc$20850$n1349 I3=$false O=$abc$20850$n1364
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=test_status[5] I1=led_disp_inst_digit_shf[0] I2=test_status[6] I3=$false O=$abc$20850$n1365
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$20850$n1362 I1=test_status[5] I2=$false I3=$false O=$abc$20850$n1372_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$20850$n1349 I1=$abc$20850$n1350 I2=test_status[0] I3=$false O=$abc$20850$n1375_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=led_disp_inst_digit_shf[2] I1=led_disp_inst_digit_shf[1] I2=led_disp_inst_digit_shf[0] I3=$false O=$abc$20850$n1379
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=led_disp_inst_digit_shf[3] I1=$abc$20850$n1379 I2=$false I3=$false O=$abc$20850$n1380
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$20850$n1382 I1=$abc$20850$n1384 I2=led_disp_inst_blank I3=$false O=led_disp_inst_drvr_enbls[4]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=$abc$20850$n1348 I1=$abc$20850$n1383 I2=$abc$20850$n1380 I3=$false O=$abc$20850$n1382
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=$abc$20850$n1340 I1=$abc$20850$n1343 I2=$abc$20850$n1364 I3=led_disp_inst_seg_mask[3] O=$abc$20850$n1383
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=led_disp_inst_digit_shf[4] I1=$abc$20850$n1380 I2=$false I3=$false O=$abc$20850$n1384
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$20850$n1359 I1=$abc$20850$n1375_1 I2=$false I3=$false O=$abc$20850$n1387_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$20850$n1361 I1=$abc$20850$n1391 I2=$abc$20850$n1392_1 I3=$abc$20850$n1764 O=$abc$20850$n1390_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$20850$n1351 I1=test_status[5] I2=$false I3=$false O=$abc$20850$n1391
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$20850$n1345 I1=$abc$20850$n1365 I2=test_status[3] I3=$false O=$abc$20850$n1392_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=test_status[6] I1=led_disp_inst_digit_shf[0] I2=$abc$20850$n1345 I3=test_status[3] O=$abc$20850$n1393_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=led_disp_inst_digit_shf[6] I1=$abc$20850$n1395_1 I2=led_disp_inst_blank I3=$abc$20850$n1397 O=led_disp_inst_drvr_enbls[6]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=$abc$20850$n1348 I1=$abc$20850$n1396_1 I2=$abc$20850$n1387_1 I3=led_disp_inst_seg_mask[5] O=$abc$20850$n1395_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111100000000
.gate SB_LUT4 I0=$abc$20850$n1355 I1=$abc$20850$n1390_1 I2=$false I3=$false O=$abc$20850$n1396_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=led_disp_inst_digit_shf[5] I1=$abc$20850$n1384 I2=$false I3=$false O=$abc$20850$n1397
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$20850$n1399_1 I1=led_disp_inst_seg_mask[6] I2=$abc$20850$n1402 I3=led_disp_inst_blank O=led_disp_inst_drvr_enbls[7]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011110100
.gate SB_LUT4 I0=$abc$20850$n1375_1 I1=$abc$20850$n1400 I2=$abc$20850$n1346 I3=$false O=$abc$20850$n1399_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$20850$n1361 I1=$abc$20850$n1391 I2=$abc$20850$n1364 I3=$abc$20850$n1401 O=$abc$20850$n1400
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$20850$n1349 I1=$abc$20850$n1365 I2=test_status[3] I3=$false O=$abc$20850$n1401
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$20850$n1341 I1=led_disp_inst_digit_shf[6] I2=$abc$20850$n1397 I3=$false O=$abc$20850$n1402
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$20850$n1879 I1=sdramCntl_inst_sdramData_r[0] I2=$abc$20850$n1880 I3=$false O=$0\message[23][7:0][0]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=sdramCntl_inst_sdramData_r[0] I1=$abc$20850$n2785 I2=sdramCntl_inst_sdramData_r[1] I3=$false O=$0\message[23][7:0][1]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110100
.gate SB_LUT4 I0=$abc$20850$n946 I1=$abc$20850$n1885 I2=sdramCntl_inst_sdramData_r[2] I3=$abc$20850$n2785 O=$0\message[23][7:0][2]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100010011110000
.gate SB_LUT4 I0=$abc$20850$n1888 I1=sdramCntl_inst_sdramData_r[3] I2=$abc$20850$n1880 I3=$false O=$0\message[23][7:0][3]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$20850$n1891 I1=sdramCntl_inst_sdramData_r[4] I2=$abc$20850$n1892 I3=$false O=$0\message[22][7:0][0]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=sdramCntl_inst_sdramData_r[4] I1=$abc$20850$n2781 I2=sdramCntl_inst_sdramData_r[5] I3=$false O=$0\message[22][7:0][1]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110100
.gate SB_LUT4 I0=$abc$20850$n935 I1=$abc$20850$n1897 I2=sdramCntl_inst_sdramData_r[6] I3=$abc$20850$n2781 O=$0\message[22][7:0][2]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100010011110000
.gate SB_LUT4 I0=$abc$20850$n1900 I1=sdramCntl_inst_sdramData_r[7] I2=$abc$20850$n1892 I3=$false O=$0\message[22][7:0][3]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$20850$n1903 I1=sdramCntl_inst_sdramData_r[8] I2=$abc$20850$n1904 I3=$false O=$0\message[21][7:0][0]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=sdramCntl_inst_sdramData_r[8] I1=$abc$20850$n2777 I2=sdramCntl_inst_sdramData_r[9] I3=$false O=$0\message[21][7:0][1]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110100
.gate SB_LUT4 I0=$abc$20850$n932 I1=$abc$20850$n1909 I2=sdramCntl_inst_sdramData_r[10] I3=$abc$20850$n2777 O=$0\message[21][7:0][2]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100010011110000
.gate SB_LUT4 I0=$abc$20850$n1912 I1=sdramCntl_inst_sdramData_r[11] I2=$abc$20850$n1904 I3=$false O=$0\message[21][7:0][3]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$20850$n1915 I1=sdramCntl_inst_sdramData_r[12] I2=$abc$20850$n1916 I3=$false O=$0\message[20][7:0][0]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=sdramCntl_inst_sdramData_r[12] I1=$abc$20850$n2779 I2=sdramCntl_inst_sdramData_r[13] I3=$false O=$0\message[20][7:0][1]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110100
.gate SB_LUT4 I0=$abc$20850$n941 I1=$abc$20850$n1921 I2=sdramCntl_inst_sdramData_r[14] I3=$abc$20850$n2779 O=$0\message[20][7:0][2]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100010011110000
.gate SB_LUT4 I0=$abc$20850$n1924 I1=sdramCntl_inst_sdramData_r[15] I2=$abc$20850$n1916 I3=$false O=$0\message[20][7:0][3]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$20850$n1927 I1=sdramCntl_inst_sAddr_r[0] I2=$abc$20850$n1928 I3=$false O=$0\message[14][7:0][0]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=sdramCntl_inst_sAddr_r[0] I1=$abc$20850$n2783 I2=sdramCntl_inst_sAddr_r[1] I3=$false O=$0\message[14][7:0][1]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110100
.gate SB_LUT4 I0=$abc$20850$n938 I1=$abc$20850$n1933 I2=sdramCntl_inst_sAddr_r[2] I3=$abc$20850$n2783 O=$0\message[14][7:0][2]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100010011110000
.gate SB_LUT4 I0=$abc$20850$n1936 I1=sdramCntl_inst_sAddr_r[3] I2=$abc$20850$n1928 I3=$false O=$0\message[14][7:0][3]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$20850$n1939 I1=sdramCntl_inst_sAddr_r[4] I2=$abc$20850$n1892 I3=$false O=$0\message[13][7:0][0]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$20850$n1892 I1=sdramCntl_inst_sAddr_r[4] I2=sdramCntl_inst_sAddr_r[5] I3=$false O=$0\message[13][7:0][1]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100001
.gate SB_LUT4 I0=$abc$20850$n1945 I1=sdramCntl_inst_sAddr_r[6] I2=$abc$20850$n1892 I3=$false O=$0\message[13][7:0][2]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$20850$n1948 I1=sdramCntl_inst_sAddr_r[7] I2=$abc$20850$n1892 I3=$false O=$0\message[13][7:0][3]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$20850$n1952 I1=sdramCntl_inst_sAddr_r[8] I2=$abc$20850$n1904 I3=$false O=$0\message[12][7:0][0]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$20850$n1904 I1=sdramCntl_inst_sAddr_r[8] I2=sdramCntl_inst_sAddr_r[9] I3=$false O=$0\message[12][7:0][1]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100001
.gate SB_LUT4 I0=$abc$20850$n1958 I1=sdramCntl_inst_sAddr_r[10] I2=$abc$20850$n1904 I3=$false O=$0\message[12][7:0][2]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$20850$n1961 I1=sdramCntl_inst_sAddr_r[11] I2=$abc$20850$n1904 I3=$false O=$0\message[12][7:0][3]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$20850$n1156 I1=$abc$20850$n1432 I2=sdramCntl_inst_state_r[1] I3=$abc$20850$n1434 O=sdramCntl_inst_cmd_x[0]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110000011111111
.gate SB_LUT4 I0=$abc$20850$n1318 I1=$abc$20850$n1077 I2=$abc$20850$n1433 I3=$abc$20850$n1015 O=$abc$20850$n1432
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=$abc$20850$n1219 I1=$abc$20850$n1214 I2=sdramCntl_inst_sDataDir_x I3=$abc$20850$n1147 O=$abc$20850$n1433
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$abc$20850$n1435 I1=sdramCntl_inst_state_r[6] I2=sdramCntl_inst_state_r[3] I3=sdramCntl_inst_state_r[5] O=$abc$20850$n1434
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$20850$n847 I1=$abc$20850$n1436 I2=$false I3=$false O=$abc$20850$n1435
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=sdramCntl_inst_state_r[3] I1=sdramCntl_inst_state_r[6] I2=$abc$20850$n1005_1 I3=$false O=$abc$20850$n1436
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$20850$n1202 I1=$abc$20850$n1153 I2=sdramCntl_inst_state_r[1] I3=$abc$20850$n1438 O=sdramCntl_inst_cmd_x[1]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000011111111
.gate SB_LUT4 I0=$abc$20850$n1435 I1=sdramCntl_inst_state_r[5] I2=sdramCntl_inst_state_r[4] I3=$false O=$abc$20850$n1438
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=$abc$20850$n1227 I1=sdramCntl_inst_state_r[1] I2=$abc$20850$n1435 I3=$false O=sdramCntl_inst_cmd_x[2]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=$abc$20850$n1005_1 I1=$abc$20850$n2227 I2=$abc$20850$n1436 I3=$false O=sdramCntl_inst_timer_x[0]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11110100
.gate SB_LUT4 I0=$abc$20850$n1227 I1=sdramCntl_inst_state_r[1] I2=sdramCntl_inst_timer_r[1] I3=$abc$20850$n1306 O=sdramCntl_inst_timer_x[1]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100010000001111
.gate SB_LUT4 I0=$abc$20850$n1005_1 I1=$abc$20850$n2231 I2=$abc$20850$n1436 I3=$false O=sdramCntl_inst_timer_x[2]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11110100
.gate SB_LUT4 I0=$abc$20850$n1005_1 I1=$abc$20850$n2234 I2=$false I3=$false O=sdramCntl_inst_timer_x[3]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$20850$n2236 I1=sdramCntl_inst_state_r[0] I2=$abc$20850$n1005_1 I3=$false O=sdramCntl_inst_timer_x[4]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$20850$n1005_1 I1=$abc$20850$n2239 I2=$false I3=$false O=sdramCntl_inst_timer_x[5]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$20850$n2241 I1=sdramCntl_inst_state_r[0] I2=$abc$20850$n1005_1 I3=$false O=sdramCntl_inst_timer_x[6]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$20850$n2243 I1=sdramCntl_inst_state_r[0] I2=$abc$20850$n1005_1 I3=$false O=sdramCntl_inst_timer_x[7]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$20850$n2245 I1=sdramCntl_inst_state_r[0] I2=$abc$20850$n1005_1 I3=$false O=sdramCntl_inst_timer_x[8]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$20850$n2247 I1=sdramCntl_inst_state_r[0] I2=$abc$20850$n1005_1 I3=$false O=sdramCntl_inst_timer_x[9]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$20850$n2249 I1=sdramCntl_inst_state_r[0] I2=$abc$20850$n1005_1 I3=$false O=sdramCntl_inst_timer_x[10]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$20850$n1017_1 I1=$abc$20850$n2336 I2=$abc$20850$n897 I3=$false O=sdramCntl_inst_rasTimer_x[0]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11110100
.gate SB_LUT4 I0=sdramCntl_inst_rasTimer_r[2] I1=$abc$20850$n897 I2=sdramCntl_inst_rasTimer_r[1] I3=sdramCntl_inst_rasTimer_r[0] O=sdramCntl_inst_rasTimer_x[1]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011000000000010
.gate SB_LUT4 I0=$abc$20850$n1017_1 I1=$abc$20850$n2338 I2=$abc$20850$n897 I3=$false O=sdramCntl_inst_rasTimer_x[2]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11110100
.gate SB_LUT4 I0=sdramCntl_inst_wrPipeline_x I1=sdramCntl_inst_wrTimer_r[0] I2=sdramCntl_inst_wrTimer_r[1] I3=$false O=sdramCntl_inst_wrTimer_x[0]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$20850$n1153 I1=$abc$20850$n1157 I2=$abc$20850$n1005_1 I3=$abc$20850$n1318 O=sdramCntl_inst_wrPipeline_x
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=sdramCntl_inst_wrTimer_r[0] I1=sdramCntl_inst_wrTimer_r[1] I2=sdramCntl_inst_wrPipeline_x I3=$false O=sdramCntl_inst_wrTimer_x[1]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=sdramCntl_inst_sDataDir_x I1=$abc$20850$n1157 I2=$abc$20850$n1005_1 I3=$abc$20850$n1153 O=sdramCntl_inst_rdPipeline_x[4]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$20850$n1436 I1=$abc$20850$n2855 I2=$abc$20850$n1460 I3=$false O=sdramCntl_inst_rfshCntr_x[0]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=sdramCntl_inst_rfshCntr_r[0] I1=$abc$20850$n2300 I2=$abc$20850$n1462 I3=$abc$20850$n1461 O=$abc$20850$n1460
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=sdramCntl_inst_state_r[4] I1=$abc$20850$n1005_1 I2=$abc$20850$n1436 I3=$false O=$abc$20850$n1461
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=sdramCntl_inst_refTimer_r[0] I1=sdramCntl_inst_refTimer_r[1] I2=$abc$20850$n1463 I3=$abc$20850$n1464 O=$abc$20850$n1462
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=sdramCntl_inst_refTimer_r[6] I1=sdramCntl_inst_refTimer_r[7] I2=sdramCntl_inst_refTimer_r[8] I3=sdramCntl_inst_refTimer_r[9] O=$abc$20850$n1463
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=sdramCntl_inst_refTimer_r[2] I1=sdramCntl_inst_refTimer_r[3] I2=sdramCntl_inst_refTimer_r[4] I3=sdramCntl_inst_refTimer_r[5] O=$abc$20850$n1464
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$20850$n1466 I1=sdramCntl_inst_rfshCntr_r[1] I2=sdramCntl_inst_rfshCntr_r[0] I3=$abc$20850$n1436 O=sdramCntl_inst_rfshCntr_x[1]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110101110101010
.gate SB_LUT4 I0=$abc$20850$n1462 I1=sdramCntl_inst_rfshCntr_r[0] I2=sdramCntl_inst_rfshCntr_r[1] I3=$abc$20850$n1461 O=$abc$20850$n1466
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111100000000000
.gate SB_LUT4 I0=$abc$20850$n1436 I1=$abc$20850$n2856 I2=$abc$20850$n1468 I3=$false O=sdramCntl_inst_rfshCntr_x[2]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=sdramCntl_inst_rfshCntr_r[2] I1=$abc$20850$n2302 I2=$abc$20850$n1462 I3=$abc$20850$n1461 O=$abc$20850$n1468
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=sdramCntl_inst_state_r[4] I1=$abc$20850$n2857 I2=$abc$20850$n1436 I3=$abc$20850$n1470 O=sdramCntl_inst_rfshCntr_x[3]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=sdramCntl_inst_rfshCntr_r[3] I1=$abc$20850$n2303 I2=$abc$20850$n1462 I3=$abc$20850$n1461 O=$abc$20850$n1470
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$abc$20850$n1436 I1=$abc$20850$n2858 I2=$abc$20850$n1472 I3=$false O=sdramCntl_inst_rfshCntr_x[4]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=sdramCntl_inst_rfshCntr_r[4] I1=$abc$20850$n2304 I2=$abc$20850$n1462 I3=$abc$20850$n1461 O=$abc$20850$n1472
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$20850$n1436 I1=$abc$20850$n2859 I2=$abc$20850$n1474 I3=$false O=sdramCntl_inst_rfshCntr_x[5]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=sdramCntl_inst_rfshCntr_r[5] I1=$abc$20850$n2305 I2=$abc$20850$n1462 I3=$abc$20850$n1461 O=$abc$20850$n1474
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$20850$n1436 I1=$abc$20850$n2860 I2=$abc$20850$n1476 I3=$false O=sdramCntl_inst_rfshCntr_x[6]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=sdramCntl_inst_rfshCntr_r[6] I1=$abc$20850$n2306 I2=$abc$20850$n1462 I3=$abc$20850$n1461 O=$abc$20850$n1476
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$20850$n1436 I1=$abc$20850$n2861 I2=$abc$20850$n1478 I3=$false O=sdramCntl_inst_rfshCntr_x[7]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=sdramCntl_inst_rfshCntr_r[7] I1=$abc$20850$n2307 I2=$abc$20850$n1462 I3=$abc$20850$n1461 O=$abc$20850$n1478
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$20850$n1436 I1=$abc$20850$n2862 I2=$abc$20850$n1480 I3=$false O=sdramCntl_inst_rfshCntr_x[8]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=sdramCntl_inst_rfshCntr_r[8] I1=$abc$20850$n2308 I2=$abc$20850$n1462 I3=$abc$20850$n1461 O=$abc$20850$n1480
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$20850$n1436 I1=$abc$20850$n2863 I2=$abc$20850$n1482 I3=$false O=sdramCntl_inst_rfshCntr_x[9]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=sdramCntl_inst_rfshCntr_r[9] I1=$abc$20850$n2309 I2=$abc$20850$n1462 I3=$abc$20850$n1461 O=$abc$20850$n1482
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$20850$n1436 I1=$abc$20850$n2864 I2=$abc$20850$n1484 I3=$false O=sdramCntl_inst_rfshCntr_x[10]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=sdramCntl_inst_rfshCntr_r[10] I1=$abc$20850$n2310 I2=$abc$20850$n1462 I3=$abc$20850$n1461 O=$abc$20850$n1484
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$20850$n1436 I1=$abc$20850$n2865 I2=$abc$20850$n1486 I3=$false O=sdramCntl_inst_rfshCntr_x[11]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=sdramCntl_inst_rfshCntr_r[11] I1=$abc$20850$n2311 I2=$abc$20850$n1462 I3=$abc$20850$n1461 O=$abc$20850$n1486
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$20850$n1436 I1=$abc$20850$n2866 I2=$abc$20850$n1488 I3=$false O=sdramCntl_inst_rfshCntr_x[12]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=sdramCntl_inst_rfshCntr_r[12] I1=$abc$20850$n2312 I2=$abc$20850$n1462 I3=$abc$20850$n1461 O=$abc$20850$n1488
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$20850$n1436 I1=$abc$20850$n2867 I2=$abc$20850$n1490 I3=$false O=sdramCntl_inst_rfshCntr_x[13]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=sdramCntl_inst_rfshCntr_r[13] I1=$abc$20850$n2313 I2=$abc$20850$n1462 I3=$abc$20850$n1461 O=$abc$20850$n1490
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$20850$n1462 I1=$abc$20850$n2314 I2=$false I3=$false O=sdramCntl_inst_refTimer_x[0]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$20850$n1462 I1=$abc$20850$n2318 I2=$false I3=$false O=sdramCntl_inst_refTimer_x[2]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=$abc$20850$n1462 I1=$abc$20850$n2320 I2=$false I3=$false O=sdramCntl_inst_refTimer_x[3]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=$abc$20850$n1462 I1=$abc$20850$n2322 I2=$false I3=$false O=sdramCntl_inst_refTimer_x[4]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$20850$n1462 I1=$abc$20850$n2324 I2=$false I3=$false O=sdramCntl_inst_refTimer_x[5]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$20850$n1462 I1=$abc$20850$n2326 I2=$false I3=$false O=sdramCntl_inst_refTimer_x[6]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$20850$n1462 I1=$abc$20850$n2328 I2=$false I3=$false O=sdramCntl_inst_refTimer_x[7]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$20850$n1462 I1=$abc$20850$n2330 I2=$false I3=$false O=sdramCntl_inst_refTimer_x[8]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=$abc$20850$n1462 I1=$abc$20850$n2332 I2=$false I3=$false O=sdramCntl_inst_refTimer_x[9]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=$abc$20850$n1281 I1=$abc$20850$n2339 I2=$false I3=$false O=$abc$20850$n2340
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=$abc$20850$n1281 I1=debounce_cntr[1] I2=$false I3=$false O=$abc$20850$n2342
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$20850$n1281 I1=$abc$20850$n2343 I2=$false I3=$false O=$abc$20850$n2344
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$20850$n1281 I1=$abc$20850$n2345 I2=$false I3=$false O=$abc$20850$n2346
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$20850$n1281 I1=$abc$20850$n2347 I2=$false I3=$false O=$abc$20850$n2348
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$20850$n1281 I1=$abc$20850$n2349 I2=$false I3=$false O=$abc$20850$n2350
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=transmitter.lcl_data[1] I1=tx_data[0] I2=$abc$20850$n134 I3=$false O=$abc$20850$n2381
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=transmitter.lcl_data[2] I1=tx_data[1] I2=$abc$20850$n134 I3=$false O=$abc$20850$n2384
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=transmitter.lcl_data[3] I1=tx_data[2] I2=$abc$20850$n134 I3=$false O=$abc$20850$n2387
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=transmitter.lcl_data[4] I1=tx_data[3] I2=$abc$20850$n134 I3=$false O=$abc$20850$n2390
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=transmitter.lcl_data[5] I1=tx_data[4] I2=$abc$20850$n134 I3=$false O=$abc$20850$n2393
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=transmitter.lcl_data[6] I1=tx_data[5] I2=$abc$20850$n134 I3=$false O=$abc$20850$n2396
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=transmitter.lcl_data[7] I1=tx_data[6] I2=$abc$20850$n134 I3=$false O=$abc$20850$n2399
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=transmitter.fixdp_value I1=transmitter.calc_parity I2=transmitter.lcl_data[0] I3=$abc$20850$n1514 O=$abc$20850$n2404
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011110010101010
.gate SB_LUT4 I0=transmitter.fixd_parity I1=transmitter.zero_baud_counter I2=$abc$20850$n142 I3=$false O=$abc$20850$n1514
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$20850$n969 I1=$abc$20850$n144 I2=$abc$20850$n1516 I3=$abc$20850$n1517 O=$abc$20850$n2411
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000011111111
.gate SB_LUT4 I0=$abc$20850$n948 I1=$abc$20850$n2568 I2=$abc$20850$n969 I3=$abc$20850$n951 O=$abc$20850$n1516
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=transmitter.zero_baud_counter I1=$abc$20850$n2486 I2=transmitter.r_setup[0] I3=$abc$20850$n132 O=$abc$20850$n1517
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=transmitter.r_setup[3] I1=$abc$20850$n969 I2=$abc$20850$n1519 I3=$abc$20850$n1520 O=$abc$20850$n2414
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000011111111
.gate SB_LUT4 I0=$abc$20850$n948 I1=$abc$20850$n2570 I2=$abc$20850$n969 I3=$abc$20850$n951 O=$abc$20850$n1519
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=transmitter.zero_baud_counter I1=$abc$20850$n2488 I2=transmitter.r_setup[1] I3=$abc$20850$n132 O=$abc$20850$n1520
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=transmitter.r_setup[4] I1=$abc$20850$n969 I2=$abc$20850$n1522 I3=$abc$20850$n1523 O=$abc$20850$n2416
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000011111111
.gate SB_LUT4 I0=$abc$20850$n948 I1=$abc$20850$n2572 I2=$abc$20850$n969 I3=$abc$20850$n951 O=$abc$20850$n1522
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=transmitter.zero_baud_counter I1=$abc$20850$n2490 I2=$abc$20850$n144 I3=$abc$20850$n132 O=$abc$20850$n1523
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101111110000
.gate SB_LUT4 I0=$abc$20850$n969 I1=$abc$20850$n146 I2=$abc$20850$n1525 I3=$abc$20850$n1526 O=$abc$20850$n2419
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000011111111
.gate SB_LUT4 I0=$abc$20850$n948 I1=$abc$20850$n2574 I2=$abc$20850$n969 I3=$abc$20850$n951 O=$abc$20850$n1525
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=transmitter.zero_baud_counter I1=$abc$20850$n2492 I2=transmitter.r_setup[3] I3=$abc$20850$n132 O=$abc$20850$n1526
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=$abc$20850$n969 I1=$abc$20850$n148 I2=$abc$20850$n1528 I3=$abc$20850$n1529 O=$abc$20850$n2422
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000011111111
.gate SB_LUT4 I0=$abc$20850$n948 I1=$abc$20850$n2576 I2=$abc$20850$n969 I3=$abc$20850$n951 O=$abc$20850$n1528
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=transmitter.zero_baud_counter I1=$abc$20850$n2494 I2=transmitter.r_setup[4] I3=$abc$20850$n132 O=$abc$20850$n1529
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=transmitter.r_setup[7] I1=$abc$20850$n969 I2=$abc$20850$n1531 I3=$abc$20850$n1532 O=$abc$20850$n2424
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000011111111
.gate SB_LUT4 I0=$abc$20850$n948 I1=$abc$20850$n2578 I2=$abc$20850$n969 I3=$abc$20850$n951 O=$abc$20850$n1531
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=transmitter.zero_baud_counter I1=$abc$20850$n2496 I2=$abc$20850$n146 I3=$abc$20850$n132 O=$abc$20850$n1532
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101111110000
.gate SB_LUT4 I0=$abc$20850$n969 I1=$abc$20850$n150 I2=$abc$20850$n1534 I3=$abc$20850$n1535 O=$abc$20850$n2426
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000011111111
.gate SB_LUT4 I0=$abc$20850$n948 I1=$abc$20850$n2580 I2=$abc$20850$n969 I3=$abc$20850$n951 O=$abc$20850$n1534
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=transmitter.zero_baud_counter I1=$abc$20850$n2498 I2=$abc$20850$n148 I3=$abc$20850$n132 O=$abc$20850$n1535
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101111110000
.gate SB_LUT4 I0=$abc$20850$n969 I1=$abc$20850$n152 I2=$abc$20850$n1537 I3=$abc$20850$n1538 O=$abc$20850$n2429
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000011111111
.gate SB_LUT4 I0=$abc$20850$n948 I1=$abc$20850$n2582 I2=$abc$20850$n969 I3=$abc$20850$n951 O=$abc$20850$n1537
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=transmitter.zero_baud_counter I1=$abc$20850$n2500 I2=transmitter.r_setup[7] I3=$abc$20850$n132 O=$abc$20850$n1538
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=transmitter.r_setup[10] I1=$abc$20850$n969 I2=$abc$20850$n1540 I3=$abc$20850$n1541 O=$abc$20850$n2431
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000011111111
.gate SB_LUT4 I0=$abc$20850$n948 I1=$abc$20850$n2584 I2=$abc$20850$n969 I3=$abc$20850$n951 O=$abc$20850$n1540
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=transmitter.zero_baud_counter I1=$abc$20850$n2502 I2=$abc$20850$n150 I3=$abc$20850$n132 O=$abc$20850$n1541
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101111110000
.gate SB_LUT4 I0=transmitter.r_setup[11] I1=$abc$20850$n969 I2=$abc$20850$n1543 I3=$abc$20850$n1544 O=$abc$20850$n2433
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000011111111
.gate SB_LUT4 I0=$abc$20850$n948 I1=$abc$20850$n2586 I2=$abc$20850$n969 I3=$abc$20850$n951 O=$abc$20850$n1543
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=transmitter.zero_baud_counter I1=$abc$20850$n2504 I2=$abc$20850$n152 I3=$abc$20850$n132 O=$abc$20850$n1544
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101111110000
.gate SB_LUT4 I0=transmitter.r_setup[12] I1=$abc$20850$n969 I2=$abc$20850$n1546 I3=$abc$20850$n1547 O=$abc$20850$n2436
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000011111111
.gate SB_LUT4 I0=$abc$20850$n948 I1=$abc$20850$n2588 I2=$abc$20850$n969 I3=$abc$20850$n951 O=$abc$20850$n1546
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=transmitter.zero_baud_counter I1=$abc$20850$n2506 I2=transmitter.r_setup[10] I3=$abc$20850$n132 O=$abc$20850$n1547
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=transmitter.r_setup[13] I1=$abc$20850$n969 I2=$abc$20850$n1549 I3=$abc$20850$n1550 O=$abc$20850$n2439
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000011111111
.gate SB_LUT4 I0=$abc$20850$n948 I1=$abc$20850$n2590 I2=$abc$20850$n969 I3=$abc$20850$n951 O=$abc$20850$n1549
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=transmitter.zero_baud_counter I1=$abc$20850$n2508 I2=transmitter.r_setup[11] I3=$abc$20850$n132 O=$abc$20850$n1550
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=transmitter.r_setup[14] I1=$abc$20850$n969 I2=$abc$20850$n1552 I3=$abc$20850$n1553 O=$abc$20850$n2442
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000011111111
.gate SB_LUT4 I0=$abc$20850$n948 I1=$abc$20850$n2592 I2=$abc$20850$n969 I3=$abc$20850$n951 O=$abc$20850$n1552
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=transmitter.zero_baud_counter I1=$abc$20850$n2510 I2=transmitter.r_setup[12] I3=$abc$20850$n132 O=$abc$20850$n1553
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=transmitter.r_setup[15] I1=$abc$20850$n969 I2=$abc$20850$n1555_1 I3=$abc$20850$n1556_1 O=$abc$20850$n2445
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000011111111
.gate SB_LUT4 I0=$abc$20850$n948 I1=$abc$20850$n2594 I2=$abc$20850$n969 I3=$abc$20850$n951 O=$abc$20850$n1555_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=transmitter.zero_baud_counter I1=$abc$20850$n2512 I2=transmitter.r_setup[13] I3=$abc$20850$n132 O=$abc$20850$n1556_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=transmitter.r_setup[16] I1=$abc$20850$n969 I2=$abc$20850$n1558 I3=$abc$20850$n1559 O=$abc$20850$n2448
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000011111111
.gate SB_LUT4 I0=$abc$20850$n948 I1=$abc$20850$n2596 I2=$abc$20850$n969 I3=$abc$20850$n951 O=$abc$20850$n1558
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=transmitter.zero_baud_counter I1=$abc$20850$n2514 I2=transmitter.r_setup[14] I3=$abc$20850$n132 O=$abc$20850$n1559
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=transmitter.r_setup[17] I1=$abc$20850$n969 I2=$abc$20850$n1561 I3=$abc$20850$n1562 O=$abc$20850$n2451
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000011111111
.gate SB_LUT4 I0=$abc$20850$n948 I1=$abc$20850$n2598 I2=$abc$20850$n969 I3=$abc$20850$n951 O=$abc$20850$n1561
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=transmitter.zero_baud_counter I1=$abc$20850$n2516 I2=transmitter.r_setup[15] I3=$abc$20850$n132 O=$abc$20850$n1562
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=transmitter.r_setup[18] I1=$abc$20850$n969 I2=$abc$20850$n1564 I3=$abc$20850$n1565 O=$abc$20850$n2454
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000011111111
.gate SB_LUT4 I0=$abc$20850$n948 I1=$abc$20850$n2600 I2=$abc$20850$n969 I3=$abc$20850$n951 O=$abc$20850$n1564
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=transmitter.zero_baud_counter I1=$abc$20850$n2518 I2=transmitter.r_setup[16] I3=$abc$20850$n132 O=$abc$20850$n1565
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=transmitter.r_setup[19] I1=$abc$20850$n969 I2=$abc$20850$n1567 I3=$abc$20850$n1568 O=$abc$20850$n2457
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000011111111
.gate SB_LUT4 I0=$abc$20850$n948 I1=$abc$20850$n2602 I2=$abc$20850$n969 I3=$abc$20850$n951 O=$abc$20850$n1567
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=transmitter.zero_baud_counter I1=$abc$20850$n2520 I2=transmitter.r_setup[17] I3=$abc$20850$n132 O=$abc$20850$n1568
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=transmitter.r_setup[20] I1=$abc$20850$n969 I2=$abc$20850$n1570 I3=$abc$20850$n1571 O=$abc$20850$n2460
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000011111111
.gate SB_LUT4 I0=$abc$20850$n948 I1=$abc$20850$n2604 I2=$abc$20850$n969 I3=$abc$20850$n951 O=$abc$20850$n1570
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=transmitter.zero_baud_counter I1=$abc$20850$n2522 I2=transmitter.r_setup[18] I3=$abc$20850$n132 O=$abc$20850$n1571
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=transmitter.r_setup[21] I1=$abc$20850$n969 I2=$abc$20850$n1573 I3=$abc$20850$n1574 O=$abc$20850$n2463
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000011111111
.gate SB_LUT4 I0=$abc$20850$n948 I1=$abc$20850$n2606 I2=$abc$20850$n969 I3=$abc$20850$n951 O=$abc$20850$n1573
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=transmitter.zero_baud_counter I1=$abc$20850$n2524 I2=transmitter.r_setup[19] I3=$abc$20850$n132 O=$abc$20850$n1574
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=transmitter.r_setup[22] I1=$abc$20850$n969 I2=$abc$20850$n1576 I3=$abc$20850$n1577 O=$abc$20850$n2466
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000011111111
.gate SB_LUT4 I0=$abc$20850$n948 I1=$abc$20850$n2608 I2=$abc$20850$n969 I3=$abc$20850$n951 O=$abc$20850$n1576
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=transmitter.zero_baud_counter I1=$abc$20850$n2526 I2=transmitter.r_setup[20] I3=$abc$20850$n132 O=$abc$20850$n1577
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=$abc$20850$n948 I1=$abc$20850$n969 I2=$abc$20850$n2775 I3=$abc$20850$n951 O=$abc$20850$n1579
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$20850$n1579 I1=$abc$20850$n1583 I2=$false I3=$false O=$abc$20850$n2472
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=transmitter.zero_baud_counter I1=$abc$20850$n2530 I2=transmitter.r_setup[22] I3=$abc$20850$n132 O=$abc$20850$n1583
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=$abc$20850$n1579 I1=$abc$20850$n1585 I2=$false I3=$false O=$abc$20850$n2475
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=transmitter.zero_baud_counter I1=$abc$20850$n2532 I2=transmitter.r_setup[23] I3=$abc$20850$n132 O=$abc$20850$n1585
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=transmitter.baud_counter[1] I1=transmitter.zero_baud_counter I2=$abc$20850$n948 I3=$abc$20850$n1587 O=$abc$20850$n2480
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001111100010001
.gate SB_LUT4 I0=$abc$20850$n969 I1=transmitter.r_setup[0] I2=transmitter.r_setup[1] I3=transmitter.zero_baud_counter O=$abc$20850$n1587
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000100000000
.gate SB_LUT4 I0=$abc$20850$n2483 I1=$abc$20850$n1589 I2=transmitter.zero_baud_counter I3=$false O=$abc$20850$n2485
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$20850$n948 I1=$abc$20850$n2566 I2=transmitter.r_setup[1] I3=$abc$20850$n969 O=$abc$20850$n1589
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=$abc$20850$n1592 I1=$abc$20850$n1596 I2=$abc$20850$n812 I3=$abc$20850$n1591 O=$abc$20850$n2612
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111110001000
.gate SB_LUT4 I0=$abc$20850$n824 I1=transmitter.zero_baud_counter I2=$false I3=$false O=$abc$20850$n1591
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$20850$n1593 I1=$abc$20850$n1594 I2=$abc$20850$n1595 I3=$false O=$abc$20850$n1592
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=transmitter.baud_counter[24] I1=transmitter.baud_counter[25] I2=transmitter.baud_counter[26] I3=transmitter.baud_counter[27] O=$abc$20850$n1593
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=transmitter.baud_counter[20] I1=transmitter.baud_counter[21] I2=transmitter.baud_counter[22] I3=transmitter.baud_counter[23] O=$abc$20850$n1594
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=transmitter.baud_counter[16] I1=transmitter.baud_counter[17] I2=transmitter.baud_counter[18] I3=transmitter.baud_counter[19] O=$abc$20850$n1595
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$20850$n1597 I1=$abc$20850$n1598 I2=$abc$20850$n1599 I3=$abc$20850$n1600 O=$abc$20850$n1596
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=transmitter.baud_counter[4] I1=transmitter.baud_counter[5] I2=transmitter.baud_counter[6] I3=transmitter.baud_counter[7] O=$abc$20850$n1597
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$20850$n156 I1=transmitter.baud_counter[1] I2=transmitter.baud_counter[3] I3=$abc$20850$n158 O=$abc$20850$n1598
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=transmitter.baud_counter[12] I1=transmitter.baud_counter[13] I2=transmitter.baud_counter[14] I3=transmitter.baud_counter[15] O=$abc$20850$n1599
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=transmitter.baud_counter[8] I1=transmitter.baud_counter[9] I2=transmitter.baud_counter[10] I3=transmitter.baud_counter[11] O=$abc$20850$n1600
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$20850$n1602 I1=$abc$20850$n2658 I2=$false I3=$false O=$abc$20850$n2712
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$20850$n1603 I1=memory_test_inst_test_state[0] I2=$false I3=$false O=$abc$20850$n1602
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$20850$n1604 I1=$abc$20850$n1606 I2=memory_test_inst_address[4] I3=memory_test_inst_address[5] O=$abc$20850$n1603
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$20850$n1605 I1=$abc$20850$n1251 I2=memory_test_inst_address[11] I3=memory_test_inst_address[14] O=$abc$20850$n1604
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$20850$n1250 I1=memory_test_inst_address[12] I2=memory_test_inst_address[13] I3=$false O=$abc$20850$n1605
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$20850$n1253 I1=$abc$20850$n1255 I2=memory_test_inst_address[3] I3=memory_test_inst_address[6] O=$abc$20850$n1606
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=memory_test_inst_address[0] I1=memory_test_inst_address[1] I2=$false I3=$false O=$abc$20850$n2713
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=$abc$20850$n1602 I1=$abc$20850$n2662 I2=$false I3=$false O=$abc$20850$n2714
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$20850$n1602 I1=$abc$20850$n2664 I2=$false I3=$false O=$abc$20850$n2715
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$20850$n1602 I1=$abc$20850$n2666 I2=$false I3=$false O=$abc$20850$n2716
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$20850$n1602 I1=$abc$20850$n2668 I2=$false I3=$false O=$abc$20850$n2717
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$20850$n1602 I1=$abc$20850$n2670 I2=$false I3=$false O=$abc$20850$n2718
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$20850$n1602 I1=$abc$20850$n2672 I2=$false I3=$false O=$abc$20850$n2719
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$20850$n1602 I1=$abc$20850$n2674 I2=$false I3=$false O=$abc$20850$n2720
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$20850$n1602 I1=$abc$20850$n2676 I2=$false I3=$false O=$abc$20850$n2721
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$20850$n1602 I1=$abc$20850$n2678 I2=$false I3=$false O=$abc$20850$n2722
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$20850$n1602 I1=$abc$20850$n2680 I2=$false I3=$false O=$abc$20850$n2723
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$20850$n1602 I1=$abc$20850$n2682 I2=$false I3=$false O=$abc$20850$n2724
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$20850$n1602 I1=$abc$20850$n2684 I2=$false I3=$false O=$abc$20850$n2725
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$20850$n1602 I1=$abc$20850$n2686 I2=$false I3=$false O=$abc$20850$n2726
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$20850$n1602 I1=$abc$20850$n2688 I2=$false I3=$false O=$abc$20850$n2727
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$20850$n1602 I1=$abc$20850$n2690 I2=$false I3=$false O=$abc$20850$n2728
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$20850$n1602 I1=$abc$20850$n2692 I2=$false I3=$false O=$abc$20850$n2729
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$20850$n1602 I1=$abc$20850$n2694 I2=$false I3=$false O=$abc$20850$n2730
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$20850$n1602 I1=$abc$20850$n2696 I2=$false I3=$false O=$abc$20850$n2731
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$20850$n1602 I1=$abc$20850$n2698 I2=$false I3=$false O=$abc$20850$n2732
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$20850$n1602 I1=$abc$20850$n2700 I2=$false I3=$false O=$abc$20850$n2733
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$20850$n1602 I1=$abc$20850$n2702 I2=$false I3=$false O=$abc$20850$n2734
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$20850$n1602 I1=$abc$20850$n2704 I2=$false I3=$false O=$abc$20850$n2735
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$20850$n1602 I1=$abc$20850$n2706 I2=$false I3=$false O=$abc$20850$n2736
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$20850$n1602 I1=$abc$20850$n2708 I2=$false I3=$false O=$abc$20850$n2737
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$20850$n1602 I1=$abc$20850$n2710 I2=$false I3=$false O=$abc$20850$n2738
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=memory_test_inst_test_state[1] I1=memory_test_inst_error I2=memory_test_inst_test_state[0] I3=$false O=$abc$20850$n2750
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11110001
.gate SB_LUT4 I0=memory_test_inst_error I1=memory_test_inst_test_state[1] I2=memory_test_inst_test_state[0] I3=$false O=$abc$20850$n2751
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=$abc$20850$n1005_1 I1=sdramCntl_inst_state_r[0] I2=$false I3=$false O=$abc$20850$n2787
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$20850$n999 I1=message[5][7] I2=$false I3=$false O=$abc$20850$n2841
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=memory_test_inst_rand_gen_shfreg[3] I1=memory_test_inst_rand_gen_shfreg[12] I2=memory_test_inst_rand_gen_shfreg[14] I3=memory_test_inst_rand_gen_shfreg[15] O=$0\SDRAM_TEST_MEMORY_TEST_INST_RAND_GEN_RAND_SHIFT.xor_bit[31:0]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$0\counter[27:0][23] I1=$false I2=$false I3=$false O=$abc$20850$n1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$0\counter[27:0][24] I1=$false I2=$false I3=$false O=$abc$20850$n3
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=test_status[5] I1=$false I2=$false I3=$false O=$abc$20850$n5
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$0\counter[27:0][7] I1=$false I2=$false I3=$false O=$abc$20850$n21
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$0\counter[27:0][8] I1=$false I2=$false I3=$false O=$abc$20850$n23
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$0\counter[27:0][9] I1=$false I2=$false I3=$false O=$abc$20850$n25
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$0\counter[27:0][10] I1=$false I2=$false I3=$false O=$abc$20850$n27
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$0\counter[27:0][11] I1=$false I2=$false I3=$false O=$abc$20850$n29
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$0\counter[27:0][12] I1=$false I2=$false I3=$false O=$abc$20850$n31
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$0\counter[27:0][13] I1=$false I2=$false I3=$false O=$abc$20850$n33
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$0\counter[27:0][14] I1=$false I2=$false I3=$false O=$abc$20850$n35
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$0\counter[27:0][15] I1=$false I2=$false I3=$false O=$abc$20850$n37
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$0\counter[27:0][16] I1=$false I2=$false I3=$false O=$abc$20850$n39
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$0\counter[27:0][17] I1=$false I2=$false I3=$false O=$abc$20850$n41
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$0\counter[27:0][18] I1=$false I2=$false I3=$false O=$abc$20850$n43
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$0\counter[27:0][19] I1=$false I2=$false I3=$false O=$abc$20850$n45
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$0\counter[27:0][20] I1=$false I2=$false I3=$false O=$abc$20850$n47
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$0\counter[27:0][22] I1=$false I2=$false I3=$false O=$abc$20850$n49
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$0\counter[27:0][25] I1=$false I2=$false I3=$false O=$abc$20850$n51
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$0\counter[27:0][26] I1=$false I2=$false I3=$false O=$abc$20850$n69
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$0\counter[27:0][27] I1=$false I2=$false I3=$false O=$abc$20850$n71
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$0\counter[27:0][21] I1=$false I2=$false I3=$false O=$abc$20850$n73
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$0\counter[27:0][6] I1=$false I2=$false I3=$false O=$abc$20850$n75
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$0\counter[27:0][4] I1=$false I2=$false I3=$false O=$abc$20850$n77
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$0\counter[27:0][5] I1=$false I2=$false I3=$false O=$abc$20850$n79
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$20850$n80 I1=$false I2=$false I3=$false O=counter[23]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$20850$n82 I1=$false I2=$false I3=$false O=counter[24]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$20850$n100 I1=$false I2=$false I3=$false O=counter[7]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$20850$n102 I1=$false I2=$false I3=$false O=counter[8]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$20850$n104 I1=$false I2=$false I3=$false O=counter[9]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$20850$n106 I1=$false I2=$false I3=$false O=counter[10]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$20850$n108 I1=$false I2=$false I3=$false O=counter[11]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$20850$n110 I1=$false I2=$false I3=$false O=counter[12]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$20850$n112 I1=$false I2=$false I3=$false O=counter[13]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$20850$n114 I1=$false I2=$false I3=$false O=counter[14]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$20850$n116 I1=$false I2=$false I3=$false O=counter[15]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$20850$n118 I1=$false I2=$false I3=$false O=counter[16]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$20850$n120 I1=$false I2=$false I3=$false O=counter[17]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$20850$n122 I1=$false I2=$false I3=$false O=counter[18]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$20850$n124 I1=$false I2=$false I3=$false O=counter[19]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$20850$n126 I1=$false I2=$false I3=$false O=counter[20]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$20850$n128 I1=$false I2=$false I3=$false O=counter[22]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$20850$n130 I1=$false I2=$false I3=$false O=counter[25]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$20850$n132 I1=$false I2=$false I3=$false O=pwr_reset
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$20850$n134 I1=$false I2=$false I3=$false O=transmitter.r_busy
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$20850$n136 I1=$false I2=$false I3=$false O=transmitter.state[0]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$20850$n138 I1=$false I2=$false I3=$false O=transmitter.state[1]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$20850$n140 I1=$false I2=$false I3=$false O=transmitter.state[2]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$20850$n142 I1=$false I2=$false I3=$false O=transmitter.state[3]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$20850$n144 I1=$false I2=$false I3=$false O=transmitter.r_setup[2]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$20850$n146 I1=$false I2=$false I3=$false O=transmitter.r_setup[5]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$20850$n148 I1=$false I2=$false I3=$false O=transmitter.r_setup[6]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$20850$n150 I1=$false I2=$false I3=$false O=transmitter.r_setup[8]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$20850$n152 I1=$false I2=$false I3=$false O=transmitter.r_setup[9]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$20850$n154 I1=$false I2=$false I3=$false O=o_uart_tx
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$20850$n156 I1=$false I2=$false I3=$false O=transmitter.baud_counter[0]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$20850$n158 I1=$false I2=$false I3=$false O=transmitter.baud_counter[2]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$20850$n160 I1=$false I2=$false I3=$false O=counter[26]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$20850$n162 I1=$false I2=$false I3=$false O=counter[27]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$20850$n164 I1=$false I2=$false I3=$false O=counter[21]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$20850$n166 I1=$false I2=$false I3=$false O=counter[6]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$20850$n168 I1=$false I2=$false I3=$false O=counter[4]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$20850$n170 I1=$false I2=$false I3=$false O=counter[5]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=led_disp_inst_initialized I1=$false I2=$false I3=$false O=$abc$20850$n177
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$0\test_status[7:0][1] I1=$false I2=$false I3=$false O=memory_test_inst_host_intf_rst_i
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$20850$n2745 I1=$false I2=$false I3=$false O=$abc$20850$n756
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=sdramCntl_inst_refTimer_r[0] I1=$false I2=$false I3=$false O=$abc$20850$n895
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=initialized I1=$false I2=$false I3=$false O=$abc$20850$n1417
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=sdramCntl_inst_refTimer_r[1] I1=$false I2=$false I3=$false O=sdramCntl_inst_refTimer_x[1]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=memory_test_inst_test_state[0] I1=$false I2=$false I3=$false O=$abc$20850$n2657
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=counter[1] I1=$false I2=$false I3=$false O=$0\counter[27:0][1]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=tx_index[1] I1=$false I2=$false I3=$false O=$0\tx_index[4:0][1]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=led_disp_inst_seg_cntr[1] I1=$false I2=$false I3=$false O=$abc$20850$n2772
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=led_disp_inst_seg_timer[1] I1=$false I2=$false I3=$false O=$abc$20850$n2773
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=message[13][1] I1=message[14][1] I2=tx_index[1] I3=tx_index[0] O=$abc$20850$n1713
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101011000000
.gate SB_LUT4 I0=$abc$20850$n1002 I1=$abc$20850$n1713 I2=$abc$20850$n1037 I3=$abc$20850$n1042 O=$abc$20850$n477
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111111111111
.gate SB_LUT4 I0=sdramCntl_inst_activeRow_r[1][5] I1=sdramCntl_inst_activeRow_r[3][5] I2=memory_test_inst_address[22] I3=memory_test_inst_address[23] O=$abc$20850$n1715
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=sdramCntl_inst_activeRow_r[0][5] I1=sdramCntl_inst_activeRow_r[2][5] I2=memory_test_inst_address[22] I3=$abc$20850$n1715 O=$abc$20850$n1716
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=sdramCntl_inst_activeRow_r[1][12] I1=sdramCntl_inst_activeRow_r[3][12] I2=memory_test_inst_address[22] I3=memory_test_inst_address[23] O=$abc$20850$n1717
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=sdramCntl_inst_activeRow_r[0][12] I1=sdramCntl_inst_activeRow_r[2][12] I2=memory_test_inst_address[22] I3=$abc$20850$n1717 O=$abc$20850$n1718
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=sdramCntl_inst_activeRow_r[1][8] I1=sdramCntl_inst_activeRow_r[3][8] I2=memory_test_inst_address[22] I3=memory_test_inst_address[23] O=$abc$20850$n1719
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=sdramCntl_inst_activeRow_r[0][8] I1=sdramCntl_inst_activeRow_r[2][8] I2=memory_test_inst_address[22] I3=$abc$20850$n1719 O=$abc$20850$n1720
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=memory_test_inst_address[22] I1=sdramCntl_inst_activeBank_r[0] I2=memory_test_inst_address[23] I3=sdramCntl_inst_activeBank_r[1] O=$abc$20850$n1721
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=sdramCntl_inst_activeFlag_r[0] I1=sdramCntl_inst_activeFlag_r[1] I2=memory_test_inst_address[22] I3=$false O=$abc$20850$n1722
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=memory_test_inst_address[23] I1=$abc$20850$n1722 I2=$abc$20850$n1125 I3=$abc$20850$n1721 O=$abc$20850$n1723
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=sdramCntl_inst_activeRow_r[1][6] I1=sdramCntl_inst_activeRow_r[3][6] I2=memory_test_inst_address[22] I3=memory_test_inst_address[23] O=$abc$20850$n1724
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=sdramCntl_inst_activeRow_r[0][6] I1=sdramCntl_inst_activeRow_r[2][6] I2=memory_test_inst_address[22] I3=$abc$20850$n1724 O=$abc$20850$n1725
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=sdramCntl_inst_activeRow_r[1][0] I1=sdramCntl_inst_activeRow_r[3][0] I2=memory_test_inst_address[22] I3=memory_test_inst_address[23] O=$abc$20850$n1726
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=sdramCntl_inst_activeRow_r[0][0] I1=sdramCntl_inst_activeRow_r[2][0] I2=memory_test_inst_address[22] I3=$abc$20850$n1726 O=$abc$20850$n1727
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=sdramCntl_inst_activeRow_r[1][4] I1=sdramCntl_inst_activeRow_r[3][4] I2=memory_test_inst_address[22] I3=memory_test_inst_address[23] O=$abc$20850$n1728
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=sdramCntl_inst_activeRow_r[2][4] I1=sdramCntl_inst_activeRow_r[0][4] I2=memory_test_inst_address[22] I3=$abc$20850$n1728 O=$abc$20850$n1729
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000010111110011
.gate SB_LUT4 I0=$abc$20850$n1138 I1=$abc$20850$n1139_1 I2=$abc$20850$n1729 I3=memory_test_inst_address[13] O=$abc$20850$n1730
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100010000
.gate SB_LUT4 I0=sdramCntl_inst_activeRow_r[1][10] I1=sdramCntl_inst_activeRow_r[3][10] I2=memory_test_inst_address[22] I3=memory_test_inst_address[23] O=$abc$20850$n1731
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=sdramCntl_inst_activeRow_r[2][10] I1=sdramCntl_inst_activeRow_r[0][10] I2=memory_test_inst_address[22] I3=$abc$20850$n1731 O=$abc$20850$n1732
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000010111110011
.gate SB_LUT4 I0=$abc$20850$n1732 I1=memory_test_inst_address[19] I2=$false I3=$false O=$abc$20850$n1733
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=memory_test_inst_address[22] I1=memory_test_inst_address[23] I2=$abc$20850$n1015 I3=sdramCntl_inst_state_r[5] O=$abc$20850$n1734
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1101110100101111
.gate SB_LUT4 I0=sdramCntl_inst_state_r[1] I1=sdramCntl_inst_state_r[5] I2=sdramCntl_inst_activeFlag_r[1] I3=$false O=$abc$20850$n1735
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00101100
.gate SB_LUT4 I0=$abc$20850$n1227 I1=$abc$20850$n1734 I2=sdramCntl_inst_state_r[5] I3=$abc$20850$n1735 O=sdramCntl_inst_activeFlag_x[1]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011101111110000
.gate SB_LUT4 I0=memory_test_inst_address[22] I1=memory_test_inst_address[23] I2=$abc$20850$n1015 I3=sdramCntl_inst_state_r[5] O=$abc$20850$n1737
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101101001111
.gate SB_LUT4 I0=sdramCntl_inst_state_r[1] I1=sdramCntl_inst_state_r[5] I2=sdramCntl_inst_activeFlag_r[2] I3=$false O=$abc$20850$n1738
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00101100
.gate SB_LUT4 I0=$abc$20850$n1227 I1=$abc$20850$n1737 I2=sdramCntl_inst_state_r[5] I3=$abc$20850$n1738 O=sdramCntl_inst_activeFlag_x[2]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011101111110000
.gate SB_LUT4 I0=sdramCntl_inst_state_r[1] I1=$abc$20850$n1108 I2=sdramCntl_inst_state_r[5] I3=sdramCntl_inst_activeFlag_r[3] O=$abc$20850$n1740
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111101011000000
.gate SB_LUT4 I0=sdramCntl_inst_state_r[5] I1=$abc$20850$n1227 I2=$abc$20850$n1236 I3=$abc$20850$n1740 O=sdramCntl_inst_activeFlag_x[3]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=$abc$20850$n1262 I1=$abc$20850$n1258 I2=$0\memory_test_inst_rd_enable[0:0] I3=memory_test_inst_test_state[1] O=$abc$20850$n1742
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$abc$20850$n1742 I1=$abc$20850$n1247 I2=memory_test_inst_test_state[0] I3=$0\test_status[7:0][1] O=$abc$20850$n773
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101011111111
.gate SB_LUT4 I0=$abc$20850$n1016_1 I1=sdramCntl_inst_state_r[1] I2=$abc$20850$n1005_1 I3=$abc$20850$n1320 O=$abc$20850$n1744
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011001100000011
.gate SB_LUT4 I0=$abc$20850$n892 I1=$abc$20850$n1744 I2=$false I3=$false O=$abc$20850$n943
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=sdramCntl_inst_sDataDir_x I1=$abc$20850$n1148 I2=$abc$20850$n1318 I3=sdramCntl_inst_state_r[1] O=$abc$20850$n1746
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=$abc$20850$n1219 I1=$abc$20850$n1214 I2=$abc$20850$n1015 I3=$abc$20850$n1147 O=$abc$20850$n1747
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=$abc$20850$n1746 I1=$abc$20850$n1747 I2=sdramCntl_inst_state_r[5] I3=$abc$20850$n1005_1 O=$abc$20850$n1033
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000100011110000
.gate SB_LUT4 I0=$abc$20850$n1358 I1=led_disp_inst_seg_mask[0] I2=led_disp_inst_digit_shf[1] I3=led_disp_inst_digit_shf[0] O=$abc$20850$n1749
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100010011110000
.gate SB_LUT4 I0=led_disp_inst_blank I1=$abc$20850$n1749 I2=$false I3=$false O=led_disp_inst_drvr_enbls[1]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=led_disp_inst_digit_shf[1] I1=led_disp_inst_digit_shf[2] I2=$abc$20850$n1338 I3=led_disp_inst_digit_shf[0] O=$abc$20850$n1751
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=led_disp_inst_blank I1=$abc$20850$n1751 I2=$false I3=$false O=led_disp_inst_drvr_enbls[2]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=test_status[3] I1=$abc$20850$n1350 I2=test_status[0] I3=$abc$20850$n1365 O=$abc$20850$n1753
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111101011000000
.gate SB_LUT4 I0=$abc$20850$n1349 I1=$abc$20850$n1753 I2=$abc$20850$n1372_1 I3=$abc$20850$n1354 O=$abc$20850$n1754
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$abc$20850$n1754 I1=$abc$20850$n1339 I2=$abc$20850$n1347 I3=led_disp_inst_seg_mask[2] O=$abc$20850$n1755
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000011111111
.gate SB_LUT4 I0=$abc$20850$n1379 I1=$abc$20850$n1755 I2=led_disp_inst_blank I3=$abc$20850$n1380 O=led_disp_inst_drvr_enbls[3]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000001011
.gate SB_LUT4 I0=test_status[0] I1=$abc$20850$n1344 I2=$abc$20850$n1365 I3=$abc$20850$n1349 O=$abc$20850$n1757
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101111111111
.gate SB_LUT4 I0=$abc$20850$n1372_1 I1=$abc$20850$n1393_1 I2=$abc$20850$n1757 I3=$abc$20850$n1347 O=$abc$20850$n1758
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$20850$n1758 I1=$abc$20850$n1387_1 I2=$abc$20850$n1390_1 I3=led_disp_inst_seg_mask[4] O=$abc$20850$n1759
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111111100000000
.gate SB_LUT4 I0=$abc$20850$n1759 I1=led_disp_inst_digit_shf[5] I2=led_disp_inst_blank I3=$abc$20850$n1384 O=led_disp_inst_drvr_enbls[5]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=transmitter.r_setup[23] I1=$abc$20850$n969 I2=$abc$20850$n2528 I3=transmitter.zero_baud_counter O=$abc$20850$n1761
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000100011110000
.gate SB_LUT4 I0=transmitter.r_setup[21] I1=$abc$20850$n1761 I2=$abc$20850$n1579 I3=$abc$20850$n132 O=$abc$20850$n2469
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110011111010
.gate SB_LUT4 I0=$abc$20850$n1349 I1=$abc$20850$n1344 I2=$abc$20850$n1355 I3=$false O=$abc$20850$n1763
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=test_status[3] I1=$abc$20850$n1349 I2=$abc$20850$n1365 I3=$false O=$abc$20850$n1764
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10111111
.gate SB_CARRY CI=sdramCntl_inst_sdramData_r[0] CO=$auto$alumacc.cc:474:replace_alu$6991.C[2] I0=sdramCntl_inst_sdramData_r[1] I1=$true
.attr src "sdram_test.v:543|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6991.C[2] CO=$auto$alumacc.cc:474:replace_alu$6991.C[3] I0=sdramCntl_inst_sdramData_r[2] I1=$true
.attr src "sdram_test.v:543|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6991.C[3] CO=$abc$20850$n2785 I0=sdramCntl_inst_sdramData_r[3] I1=$false
.attr src "sdram_test.v:543|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=sdramCntl_inst_sdramData_r[12] CO=$auto$alumacc.cc:474:replace_alu$7002.C[2] I0=sdramCntl_inst_sdramData_r[13] I1=$true
.attr src "sdram_test.v:519|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7002.C[2] CO=$auto$alumacc.cc:474:replace_alu$7002.C[3] I0=sdramCntl_inst_sdramData_r[14] I1=$true
.attr src "sdram_test.v:519|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7002.C[3] CO=$abc$20850$n2779 I0=sdramCntl_inst_sdramData_r[15] I1=$false
.attr src "sdram_test.v:519|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=sdramCntl_inst_sAddr_r[0] CO=$auto$alumacc.cc:474:replace_alu$7013.C[2] I0=sdramCntl_inst_sAddr_r[1] I1=$true
.attr src "sdram_test.v:507|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7013.C[2] CO=$auto$alumacc.cc:474:replace_alu$7013.C[3] I0=sdramCntl_inst_sAddr_r[2] I1=$true
.attr src "sdram_test.v:507|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7013.C[3] CO=$abc$20850$n2783 I0=sdramCntl_inst_sAddr_r[3] I1=$false
.attr src "sdram_test.v:507|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=sdramCntl_inst_sdramData_r[4] CO=$auto$alumacc.cc:474:replace_alu$7024.C[2] I0=sdramCntl_inst_sdramData_r[5] I1=$true
.attr src "sdram_test.v:499|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7024.C[2] CO=$auto$alumacc.cc:474:replace_alu$7024.C[3] I0=sdramCntl_inst_sdramData_r[6] I1=$true
.attr src "sdram_test.v:499|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7024.C[3] CO=$abc$20850$n2781 I0=sdramCntl_inst_sdramData_r[7] I1=$false
.attr src "sdram_test.v:499|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=sdramCntl_inst_sdramData_r[8] CO=$auto$alumacc.cc:474:replace_alu$7035.C[2] I0=sdramCntl_inst_sdramData_r[9] I1=$true
.attr src "sdram_test.v:491|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7035.C[2] CO=$auto$alumacc.cc:474:replace_alu$7035.C[3] I0=sdramCntl_inst_sdramData_r[10] I1=$true
.attr src "sdram_test.v:491|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7035.C[3] CO=$abc$20850$n2777 I0=sdramCntl_inst_sdramData_r[11] I1=$false
.attr src "sdram_test.v:491|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$true I2=memory_test_inst_address[0] I3=$false O=$abc$20850$n2658
.attr src "sdram_test.v:1034|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=memory_test_inst_address[10] I3=$auto$alumacc.cc:474:replace_alu$7046.C[10] O=$abc$20850$n2678
.attr src "sdram_test.v:1034|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7046.C[10] CO=$auto$alumacc.cc:474:replace_alu$7046.C[11] I0=$false I1=memory_test_inst_address[10]
.attr src "sdram_test.v:1034|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=memory_test_inst_address[11] I3=$auto$alumacc.cc:474:replace_alu$7046.C[11] O=$abc$20850$n2680
.attr src "sdram_test.v:1034|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7046.C[11] CO=$auto$alumacc.cc:474:replace_alu$7046.C[12] I0=$false I1=memory_test_inst_address[11]
.attr src "sdram_test.v:1034|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=memory_test_inst_address[12] I3=$auto$alumacc.cc:474:replace_alu$7046.C[12] O=$abc$20850$n2682
.attr src "sdram_test.v:1034|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7046.C[12] CO=$auto$alumacc.cc:474:replace_alu$7046.C[13] I0=$false I1=memory_test_inst_address[12]
.attr src "sdram_test.v:1034|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=memory_test_inst_address[13] I3=$auto$alumacc.cc:474:replace_alu$7046.C[13] O=$abc$20850$n2684
.attr src "sdram_test.v:1034|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7046.C[13] CO=$auto$alumacc.cc:474:replace_alu$7046.C[14] I0=$false I1=memory_test_inst_address[13]
.attr src "sdram_test.v:1034|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=memory_test_inst_address[14] I3=$auto$alumacc.cc:474:replace_alu$7046.C[14] O=$abc$20850$n2686
.attr src "sdram_test.v:1034|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7046.C[14] CO=$auto$alumacc.cc:474:replace_alu$7046.C[15] I0=$false I1=memory_test_inst_address[14]
.attr src "sdram_test.v:1034|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=memory_test_inst_address[15] I3=$auto$alumacc.cc:474:replace_alu$7046.C[15] O=$abc$20850$n2688
.attr src "sdram_test.v:1034|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7046.C[15] CO=$auto$alumacc.cc:474:replace_alu$7046.C[16] I0=$false I1=memory_test_inst_address[15]
.attr src "sdram_test.v:1034|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=memory_test_inst_address[16] I3=$auto$alumacc.cc:474:replace_alu$7046.C[16] O=$abc$20850$n2690
.attr src "sdram_test.v:1034|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7046.C[16] CO=$auto$alumacc.cc:474:replace_alu$7046.C[17] I0=$false I1=memory_test_inst_address[16]
.attr src "sdram_test.v:1034|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=memory_test_inst_address[17] I3=$auto$alumacc.cc:474:replace_alu$7046.C[17] O=$abc$20850$n2692
.attr src "sdram_test.v:1034|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7046.C[17] CO=$auto$alumacc.cc:474:replace_alu$7046.C[18] I0=$false I1=memory_test_inst_address[17]
.attr src "sdram_test.v:1034|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=memory_test_inst_address[18] I3=$auto$alumacc.cc:474:replace_alu$7046.C[18] O=$abc$20850$n2694
.attr src "sdram_test.v:1034|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7046.C[18] CO=$auto$alumacc.cc:474:replace_alu$7046.C[19] I0=$false I1=memory_test_inst_address[18]
.attr src "sdram_test.v:1034|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=memory_test_inst_address[19] I3=$auto$alumacc.cc:474:replace_alu$7046.C[19] O=$abc$20850$n2696
.attr src "sdram_test.v:1034|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7046.C[19] CO=$auto$alumacc.cc:474:replace_alu$7046.C[20] I0=$false I1=memory_test_inst_address[19]
.attr src "sdram_test.v:1034|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=memory_test_inst_address[0] CO=$auto$alumacc.cc:474:replace_alu$7046.C[2] I0=$false I1=memory_test_inst_address[1]
.attr src "sdram_test.v:1034|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=memory_test_inst_address[20] I3=$auto$alumacc.cc:474:replace_alu$7046.C[20] O=$abc$20850$n2698
.attr src "sdram_test.v:1034|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7046.C[20] CO=$auto$alumacc.cc:474:replace_alu$7046.C[21] I0=$false I1=memory_test_inst_address[20]
.attr src "sdram_test.v:1034|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=memory_test_inst_address[21] I3=$auto$alumacc.cc:474:replace_alu$7046.C[21] O=$abc$20850$n2700
.attr src "sdram_test.v:1034|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7046.C[21] CO=$auto$alumacc.cc:474:replace_alu$7046.C[22] I0=$false I1=memory_test_inst_address[21]
.attr src "sdram_test.v:1034|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=memory_test_inst_address[22] I3=$auto$alumacc.cc:474:replace_alu$7046.C[22] O=$abc$20850$n2702
.attr src "sdram_test.v:1034|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7046.C[22] CO=$auto$alumacc.cc:474:replace_alu$7046.C[23] I0=$false I1=memory_test_inst_address[22]
.attr src "sdram_test.v:1034|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=memory_test_inst_address[23] I3=$auto$alumacc.cc:474:replace_alu$7046.C[23] O=$abc$20850$n2704
.attr src "sdram_test.v:1034|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7046.C[23] CO=$auto$alumacc.cc:474:replace_alu$7046.C[24] I0=$false I1=memory_test_inst_address[23]
.attr src "sdram_test.v:1034|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=memory_test_inst_address[24] I3=$auto$alumacc.cc:474:replace_alu$7046.C[24] O=$abc$20850$n2706
.attr src "sdram_test.v:1034|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7046.C[24] CO=$auto$alumacc.cc:474:replace_alu$7046.C[25] I0=$false I1=memory_test_inst_address[24]
.attr src "sdram_test.v:1034|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=memory_test_inst_address[25] I3=$auto$alumacc.cc:474:replace_alu$7046.C[25] O=$abc$20850$n2708
.attr src "sdram_test.v:1034|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7046.C[25] CO=$auto$alumacc.cc:474:replace_alu$7046.C[26] I0=$false I1=memory_test_inst_address[25]
.attr src "sdram_test.v:1034|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=memory_test_inst_address[26] I3=$auto$alumacc.cc:474:replace_alu$7046.C[26] O=$abc$20850$n2710
.attr src "sdram_test.v:1034|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=memory_test_inst_address[2] I3=$auto$alumacc.cc:474:replace_alu$7046.C[2] O=$abc$20850$n2662
.attr src "sdram_test.v:1034|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7046.C[2] CO=$auto$alumacc.cc:474:replace_alu$7046.C[3] I0=$false I1=memory_test_inst_address[2]
.attr src "sdram_test.v:1034|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=memory_test_inst_address[3] I3=$auto$alumacc.cc:474:replace_alu$7046.C[3] O=$abc$20850$n2664
.attr src "sdram_test.v:1034|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7046.C[3] CO=$auto$alumacc.cc:474:replace_alu$7046.C[4] I0=$false I1=memory_test_inst_address[3]
.attr src "sdram_test.v:1034|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=memory_test_inst_address[4] I3=$auto$alumacc.cc:474:replace_alu$7046.C[4] O=$abc$20850$n2666
.attr src "sdram_test.v:1034|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7046.C[4] CO=$auto$alumacc.cc:474:replace_alu$7046.C[5] I0=$false I1=memory_test_inst_address[4]
.attr src "sdram_test.v:1034|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=memory_test_inst_address[5] I3=$auto$alumacc.cc:474:replace_alu$7046.C[5] O=$abc$20850$n2668
.attr src "sdram_test.v:1034|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7046.C[5] CO=$auto$alumacc.cc:474:replace_alu$7046.C[6] I0=$false I1=memory_test_inst_address[5]
.attr src "sdram_test.v:1034|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=memory_test_inst_address[6] I3=$auto$alumacc.cc:474:replace_alu$7046.C[6] O=$abc$20850$n2670
.attr src "sdram_test.v:1034|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7046.C[6] CO=$auto$alumacc.cc:474:replace_alu$7046.C[7] I0=$false I1=memory_test_inst_address[6]
.attr src "sdram_test.v:1034|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=memory_test_inst_address[7] I3=$auto$alumacc.cc:474:replace_alu$7046.C[7] O=$abc$20850$n2672
.attr src "sdram_test.v:1034|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7046.C[7] CO=$auto$alumacc.cc:474:replace_alu$7046.C[8] I0=$false I1=memory_test_inst_address[7]
.attr src "sdram_test.v:1034|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=memory_test_inst_address[8] I3=$auto$alumacc.cc:474:replace_alu$7046.C[8] O=$abc$20850$n2674
.attr src "sdram_test.v:1034|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7046.C[8] CO=$auto$alumacc.cc:474:replace_alu$7046.C[9] I0=$false I1=memory_test_inst_address[8]
.attr src "sdram_test.v:1034|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=memory_test_inst_address[9] I3=$auto$alumacc.cc:474:replace_alu$7046.C[9] O=$abc$20850$n2676
.attr src "sdram_test.v:1034|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7046.C[9] CO=$auto$alumacc.cc:474:replace_alu$7046.C[10] I0=$false I1=memory_test_inst_address[9]
.attr src "sdram_test.v:1034|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$true I2=counter[0] I3=$false O=$0\counter[27:0][0]
.attr src "sdram_test.v:254|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=counter[10] I3=$auto$alumacc.cc:474:replace_alu$7049.C[10] O=$0\counter[27:0][10]
.attr src "sdram_test.v:254|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7049.C[10] CO=$auto$alumacc.cc:474:replace_alu$7049.C[11] I0=$false I1=counter[10]
.attr src "sdram_test.v:254|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=counter[11] I3=$auto$alumacc.cc:474:replace_alu$7049.C[11] O=$0\counter[27:0][11]
.attr src "sdram_test.v:254|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7049.C[11] CO=$auto$alumacc.cc:474:replace_alu$7049.C[12] I0=$false I1=counter[11]
.attr src "sdram_test.v:254|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=counter[12] I3=$auto$alumacc.cc:474:replace_alu$7049.C[12] O=$0\counter[27:0][12]
.attr src "sdram_test.v:254|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7049.C[12] CO=$auto$alumacc.cc:474:replace_alu$7049.C[13] I0=$false I1=counter[12]
.attr src "sdram_test.v:254|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=counter[13] I3=$auto$alumacc.cc:474:replace_alu$7049.C[13] O=$0\counter[27:0][13]
.attr src "sdram_test.v:254|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7049.C[13] CO=$auto$alumacc.cc:474:replace_alu$7049.C[14] I0=$false I1=counter[13]
.attr src "sdram_test.v:254|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=counter[14] I3=$auto$alumacc.cc:474:replace_alu$7049.C[14] O=$0\counter[27:0][14]
.attr src "sdram_test.v:254|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7049.C[14] CO=$auto$alumacc.cc:474:replace_alu$7049.C[15] I0=$false I1=counter[14]
.attr src "sdram_test.v:254|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=counter[15] I3=$auto$alumacc.cc:474:replace_alu$7049.C[15] O=$0\counter[27:0][15]
.attr src "sdram_test.v:254|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7049.C[15] CO=$auto$alumacc.cc:474:replace_alu$7049.C[16] I0=$false I1=counter[15]
.attr src "sdram_test.v:254|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=counter[16] I3=$auto$alumacc.cc:474:replace_alu$7049.C[16] O=$0\counter[27:0][16]
.attr src "sdram_test.v:254|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7049.C[16] CO=$auto$alumacc.cc:474:replace_alu$7049.C[17] I0=$false I1=counter[16]
.attr src "sdram_test.v:254|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=counter[17] I3=$auto$alumacc.cc:474:replace_alu$7049.C[17] O=$0\counter[27:0][17]
.attr src "sdram_test.v:254|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7049.C[17] CO=$auto$alumacc.cc:474:replace_alu$7049.C[18] I0=$false I1=counter[17]
.attr src "sdram_test.v:254|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=counter[18] I3=$auto$alumacc.cc:474:replace_alu$7049.C[18] O=$0\counter[27:0][18]
.attr src "sdram_test.v:254|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7049.C[18] CO=$auto$alumacc.cc:474:replace_alu$7049.C[19] I0=$false I1=counter[18]
.attr src "sdram_test.v:254|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=counter[19] I3=$auto$alumacc.cc:474:replace_alu$7049.C[19] O=$0\counter[27:0][19]
.attr src "sdram_test.v:254|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7049.C[19] CO=$auto$alumacc.cc:474:replace_alu$7049.C[20] I0=$false I1=counter[19]
.attr src "sdram_test.v:254|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=counter[0] CO=$auto$alumacc.cc:474:replace_alu$7049.C[2] I0=$false I1=counter[1]
.attr src "sdram_test.v:254|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=counter[20] I3=$auto$alumacc.cc:474:replace_alu$7049.C[20] O=$0\counter[27:0][20]
.attr src "sdram_test.v:254|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7049.C[20] CO=$auto$alumacc.cc:474:replace_alu$7049.C[21] I0=$false I1=counter[20]
.attr src "sdram_test.v:254|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=counter[21] I3=$auto$alumacc.cc:474:replace_alu$7049.C[21] O=$0\counter[27:0][21]
.attr src "sdram_test.v:254|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7049.C[21] CO=$auto$alumacc.cc:474:replace_alu$7049.C[22] I0=$false I1=counter[21]
.attr src "sdram_test.v:254|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=counter[22] I3=$auto$alumacc.cc:474:replace_alu$7049.C[22] O=$0\counter[27:0][22]
.attr src "sdram_test.v:254|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7049.C[22] CO=$auto$alumacc.cc:474:replace_alu$7049.C[23] I0=$false I1=counter[22]
.attr src "sdram_test.v:254|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=counter[23] I3=$auto$alumacc.cc:474:replace_alu$7049.C[23] O=$0\counter[27:0][23]
.attr src "sdram_test.v:254|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7049.C[23] CO=$auto$alumacc.cc:474:replace_alu$7049.C[24] I0=$false I1=counter[23]
.attr src "sdram_test.v:254|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=counter[24] I3=$auto$alumacc.cc:474:replace_alu$7049.C[24] O=$0\counter[27:0][24]
.attr src "sdram_test.v:254|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7049.C[24] CO=$auto$alumacc.cc:474:replace_alu$7049.C[25] I0=$false I1=counter[24]
.attr src "sdram_test.v:254|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=counter[25] I3=$auto$alumacc.cc:474:replace_alu$7049.C[25] O=$0\counter[27:0][25]
.attr src "sdram_test.v:254|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7049.C[25] CO=$auto$alumacc.cc:474:replace_alu$7049.C[26] I0=$false I1=counter[25]
.attr src "sdram_test.v:254|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=counter[26] I3=$auto$alumacc.cc:474:replace_alu$7049.C[26] O=$0\counter[27:0][26]
.attr src "sdram_test.v:254|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7049.C[26] CO=$auto$alumacc.cc:474:replace_alu$7049.C[27] I0=$false I1=counter[26]
.attr src "sdram_test.v:254|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=counter[27] I3=$auto$alumacc.cc:474:replace_alu$7049.C[27] O=$0\counter[27:0][27]
.attr src "sdram_test.v:254|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=counter[2] I3=$auto$alumacc.cc:474:replace_alu$7049.C[2] O=$0\counter[27:0][2]
.attr src "sdram_test.v:254|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7049.C[2] CO=$auto$alumacc.cc:474:replace_alu$7049.C[3] I0=$false I1=counter[2]
.attr src "sdram_test.v:254|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=counter[3] I3=$auto$alumacc.cc:474:replace_alu$7049.C[3] O=$0\counter[27:0][3]
.attr src "sdram_test.v:254|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7049.C[3] CO=$auto$alumacc.cc:474:replace_alu$7049.C[4] I0=$false I1=counter[3]
.attr src "sdram_test.v:254|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=counter[4] I3=$auto$alumacc.cc:474:replace_alu$7049.C[4] O=$0\counter[27:0][4]
.attr src "sdram_test.v:254|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7049.C[4] CO=$auto$alumacc.cc:474:replace_alu$7049.C[5] I0=$false I1=counter[4]
.attr src "sdram_test.v:254|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=counter[5] I3=$auto$alumacc.cc:474:replace_alu$7049.C[5] O=$0\counter[27:0][5]
.attr src "sdram_test.v:254|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7049.C[5] CO=$auto$alumacc.cc:474:replace_alu$7049.C[6] I0=$false I1=counter[5]
.attr src "sdram_test.v:254|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=counter[6] I3=$auto$alumacc.cc:474:replace_alu$7049.C[6] O=$0\counter[27:0][6]
.attr src "sdram_test.v:254|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7049.C[6] CO=$auto$alumacc.cc:474:replace_alu$7049.C[7] I0=$false I1=counter[6]
.attr src "sdram_test.v:254|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=counter[7] I3=$auto$alumacc.cc:474:replace_alu$7049.C[7] O=$0\counter[27:0][7]
.attr src "sdram_test.v:254|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7049.C[7] CO=$auto$alumacc.cc:474:replace_alu$7049.C[8] I0=$false I1=counter[7]
.attr src "sdram_test.v:254|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=counter[8] I3=$auto$alumacc.cc:474:replace_alu$7049.C[8] O=$0\counter[27:0][8]
.attr src "sdram_test.v:254|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7049.C[8] CO=$auto$alumacc.cc:474:replace_alu$7049.C[9] I0=$false I1=counter[8]
.attr src "sdram_test.v:254|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=counter[9] I3=$auto$alumacc.cc:474:replace_alu$7049.C[9] O=$0\counter[27:0][9]
.attr src "sdram_test.v:254|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7049.C[9] CO=$auto$alumacc.cc:474:replace_alu$7049.C[10] I0=$false I1=counter[9]
.attr src "sdram_test.v:254|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$true I2=tx_index[0] I3=$false O=$0\tx_index[4:0][0]
.attr src "sdram_test.v:266|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=tx_index[0] CO=$auto$alumacc.cc:474:replace_alu$7052.C[2] I0=$false I1=tx_index[1]
.attr src "sdram_test.v:266|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=tx_index[2] I3=$auto$alumacc.cc:474:replace_alu$7052.C[2] O=$0\tx_index[4:0][2]
.attr src "sdram_test.v:266|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7052.C[2] CO=$auto$alumacc.cc:474:replace_alu$7052.C[3] I0=$false I1=tx_index[2]
.attr src "sdram_test.v:266|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=tx_index[3] I3=$auto$alumacc.cc:474:replace_alu$7052.C[3] O=$0\tx_index[4:0][3]
.attr src "sdram_test.v:266|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7052.C[3] CO=$auto$alumacc.cc:474:replace_alu$7052.C[4] I0=$false I1=tx_index[3]
.attr src "sdram_test.v:266|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=tx_index[4] I3=$auto$alumacc.cc:474:replace_alu$7052.C[4] O=$0\tx_index[4:0][4]
.attr src "sdram_test.v:266|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=sdramCntl_inst_rfshCntr_r[0] I3=$false O=$abc$20850$n2300
.attr src "sdram_test.v:329|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=sdramCntl_inst_rfshCntr_r[10] I3=$auto$alumacc.cc:474:replace_alu$7055.C[10] O=$abc$20850$n2310
.attr src "sdram_test.v:329|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7055.C[10] CO=$auto$alumacc.cc:474:replace_alu$7055.C[11] I0=$false I1=sdramCntl_inst_rfshCntr_r[10]
.attr src "sdram_test.v:329|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=sdramCntl_inst_rfshCntr_r[11] I3=$auto$alumacc.cc:474:replace_alu$7055.C[11] O=$abc$20850$n2311
.attr src "sdram_test.v:329|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7055.C[11] CO=$auto$alumacc.cc:474:replace_alu$7055.C[12] I0=$false I1=sdramCntl_inst_rfshCntr_r[11]
.attr src "sdram_test.v:329|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=sdramCntl_inst_rfshCntr_r[12] I3=$auto$alumacc.cc:474:replace_alu$7055.C[12] O=$abc$20850$n2312
.attr src "sdram_test.v:329|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7055.C[12] CO=$auto$alumacc.cc:474:replace_alu$7055.C[13] I0=$false I1=sdramCntl_inst_rfshCntr_r[12]
.attr src "sdram_test.v:329|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=sdramCntl_inst_rfshCntr_r[13] I3=$auto$alumacc.cc:474:replace_alu$7055.C[13] O=$abc$20850$n2313
.attr src "sdram_test.v:329|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=sdramCntl_inst_rfshCntr_r[0] CO=$auto$alumacc.cc:474:replace_alu$7055.C[2] I0=$false I1=sdramCntl_inst_rfshCntr_r[1]
.attr src "sdram_test.v:329|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=sdramCntl_inst_rfshCntr_r[2] I3=$auto$alumacc.cc:474:replace_alu$7055.C[2] O=$abc$20850$n2302
.attr src "sdram_test.v:329|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7055.C[2] CO=$auto$alumacc.cc:474:replace_alu$7055.C[3] I0=$false I1=sdramCntl_inst_rfshCntr_r[2]
.attr src "sdram_test.v:329|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=sdramCntl_inst_rfshCntr_r[3] I3=$auto$alumacc.cc:474:replace_alu$7055.C[3] O=$abc$20850$n2303
.attr src "sdram_test.v:329|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7055.C[3] CO=$auto$alumacc.cc:474:replace_alu$7055.C[4] I0=$false I1=sdramCntl_inst_rfshCntr_r[3]
.attr src "sdram_test.v:329|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=sdramCntl_inst_rfshCntr_r[4] I3=$auto$alumacc.cc:474:replace_alu$7055.C[4] O=$abc$20850$n2304
.attr src "sdram_test.v:329|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7055.C[4] CO=$auto$alumacc.cc:474:replace_alu$7055.C[5] I0=$false I1=sdramCntl_inst_rfshCntr_r[4]
.attr src "sdram_test.v:329|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=sdramCntl_inst_rfshCntr_r[5] I3=$auto$alumacc.cc:474:replace_alu$7055.C[5] O=$abc$20850$n2305
.attr src "sdram_test.v:329|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7055.C[5] CO=$auto$alumacc.cc:474:replace_alu$7055.C[6] I0=$false I1=sdramCntl_inst_rfshCntr_r[5]
.attr src "sdram_test.v:329|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=sdramCntl_inst_rfshCntr_r[6] I3=$auto$alumacc.cc:474:replace_alu$7055.C[6] O=$abc$20850$n2306
.attr src "sdram_test.v:329|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7055.C[6] CO=$auto$alumacc.cc:474:replace_alu$7055.C[7] I0=$false I1=sdramCntl_inst_rfshCntr_r[6]
.attr src "sdram_test.v:329|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=sdramCntl_inst_rfshCntr_r[7] I3=$auto$alumacc.cc:474:replace_alu$7055.C[7] O=$abc$20850$n2307
.attr src "sdram_test.v:329|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7055.C[7] CO=$auto$alumacc.cc:474:replace_alu$7055.C[8] I0=$false I1=sdramCntl_inst_rfshCntr_r[7]
.attr src "sdram_test.v:329|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=sdramCntl_inst_rfshCntr_r[8] I3=$auto$alumacc.cc:474:replace_alu$7055.C[8] O=$abc$20850$n2308
.attr src "sdram_test.v:329|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7055.C[8] CO=$auto$alumacc.cc:474:replace_alu$7055.C[9] I0=$false I1=sdramCntl_inst_rfshCntr_r[8]
.attr src "sdram_test.v:329|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=sdramCntl_inst_rfshCntr_r[9] I3=$auto$alumacc.cc:474:replace_alu$7055.C[9] O=$abc$20850$n2309
.attr src "sdram_test.v:329|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7055.C[9] CO=$auto$alumacc.cc:474:replace_alu$7055.C[10] I0=$false I1=sdramCntl_inst_rfshCntr_r[9]
.attr src "sdram_test.v:329|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sdramCntl_inst_sAddr_r[8] I2=$true I3=$false O=$abc$20850$n1952
.attr src "sdram_test.v:492|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=sdramCntl_inst_sAddr_r[8] CO=$auto$alumacc.cc:474:replace_alu$7058.C[2] I0=sdramCntl_inst_sAddr_r[9] I1=$true
.attr src "sdram_test.v:492|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sdramCntl_inst_sAddr_r[10] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7058.C[2] O=$abc$20850$n1958
.attr src "sdram_test.v:492|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7058.C[2] CO=$auto$alumacc.cc:474:replace_alu$7058.C[3] I0=sdramCntl_inst_sAddr_r[10] I1=$true
.attr src "sdram_test.v:492|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sdramCntl_inst_sAddr_r[11] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7058.C[3] O=$abc$20850$n1961
.attr src "sdram_test.v:492|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7058.C[3] CO=$abc$20850$n2757 I0=sdramCntl_inst_sAddr_r[11] I1=$false
.attr src "sdram_test.v:492|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$true I3=$abc$20850$n2757 O=$add$sdram_test.v:492$152_Y[4]
.attr src "sdram_test.v:492|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=sdramCntl_inst_sAddr_r[4] I2=$true I3=$false O=$abc$20850$n1939
.attr src "sdram_test.v:500|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=sdramCntl_inst_sAddr_r[4] CO=$auto$alumacc.cc:474:replace_alu$7061.C[2] I0=sdramCntl_inst_sAddr_r[5] I1=$true
.attr src "sdram_test.v:500|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sdramCntl_inst_sAddr_r[6] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7061.C[2] O=$abc$20850$n1945
.attr src "sdram_test.v:500|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7061.C[2] CO=$auto$alumacc.cc:474:replace_alu$7061.C[3] I0=sdramCntl_inst_sAddr_r[6] I1=$true
.attr src "sdram_test.v:500|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sdramCntl_inst_sAddr_r[7] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7061.C[3] O=$abc$20850$n1948
.attr src "sdram_test.v:500|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7061.C[3] CO=$abc$20850$n2759 I0=sdramCntl_inst_sAddr_r[7] I1=$false
.attr src "sdram_test.v:500|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$true I3=$abc$20850$n2759 O=$add$sdram_test.v:500$155_Y[4]
.attr src "sdram_test.v:500|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=sdramCntl_inst_sAddr_r[0] I2=$true I3=$false O=$abc$20850$n1927
.attr src "sdram_test.v:508|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=sdramCntl_inst_sAddr_r[0] CO=$auto$alumacc.cc:474:replace_alu$7064.C[2] I0=sdramCntl_inst_sAddr_r[1] I1=$true
.attr src "sdram_test.v:508|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sdramCntl_inst_sAddr_r[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7064.C[2] O=$abc$20850$n1933
.attr src "sdram_test.v:508|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7064.C[2] CO=$auto$alumacc.cc:474:replace_alu$7064.C[3] I0=sdramCntl_inst_sAddr_r[2] I1=$true
.attr src "sdram_test.v:508|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sdramCntl_inst_sAddr_r[3] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7064.C[3] O=$abc$20850$n1936
.attr src "sdram_test.v:508|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7064.C[3] CO=$abc$20850$n2761 I0=sdramCntl_inst_sAddr_r[3] I1=$false
.attr src "sdram_test.v:508|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$true I3=$abc$20850$n2761 O=$add$sdram_test.v:508$158_Y[4]
.attr src "sdram_test.v:508|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=sdramCntl_inst_sdramData_r[12] I2=$true I3=$false O=$abc$20850$n1915
.attr src "sdram_test.v:520|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=sdramCntl_inst_sdramData_r[12] CO=$auto$alumacc.cc:474:replace_alu$7067.C[2] I0=sdramCntl_inst_sdramData_r[13] I1=$true
.attr src "sdram_test.v:520|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sdramCntl_inst_sdramData_r[14] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7067.C[2] O=$abc$20850$n1921
.attr src "sdram_test.v:520|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7067.C[2] CO=$auto$alumacc.cc:474:replace_alu$7067.C[3] I0=sdramCntl_inst_sdramData_r[14] I1=$true
.attr src "sdram_test.v:520|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sdramCntl_inst_sdramData_r[15] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7067.C[3] O=$abc$20850$n1924
.attr src "sdram_test.v:520|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7067.C[3] CO=$abc$20850$n2763 I0=sdramCntl_inst_sdramData_r[15] I1=$false
.attr src "sdram_test.v:520|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$true I3=$abc$20850$n2763 O=$add$sdram_test.v:520$161_Y[4]
.attr src "sdram_test.v:520|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=sdramCntl_inst_sdramData_r[8] I2=$true I3=$false O=$abc$20850$n1903
.attr src "sdram_test.v:528|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=sdramCntl_inst_sdramData_r[8] CO=$auto$alumacc.cc:474:replace_alu$7070.C[2] I0=sdramCntl_inst_sdramData_r[9] I1=$true
.attr src "sdram_test.v:528|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sdramCntl_inst_sdramData_r[10] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7070.C[2] O=$abc$20850$n1909
.attr src "sdram_test.v:528|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7070.C[2] CO=$auto$alumacc.cc:474:replace_alu$7070.C[3] I0=sdramCntl_inst_sdramData_r[10] I1=$true
.attr src "sdram_test.v:528|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sdramCntl_inst_sdramData_r[11] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7070.C[3] O=$abc$20850$n1912
.attr src "sdram_test.v:528|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7070.C[3] CO=$abc$20850$n2765 I0=sdramCntl_inst_sdramData_r[11] I1=$false
.attr src "sdram_test.v:528|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$true I3=$abc$20850$n2765 O=$add$sdram_test.v:528$164_Y[4]
.attr src "sdram_test.v:528|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=sdramCntl_inst_sdramData_r[4] I2=$true I3=$false O=$abc$20850$n1891
.attr src "sdram_test.v:536|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=sdramCntl_inst_sdramData_r[4] CO=$auto$alumacc.cc:474:replace_alu$7073.C[2] I0=sdramCntl_inst_sdramData_r[5] I1=$true
.attr src "sdram_test.v:536|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sdramCntl_inst_sdramData_r[6] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7073.C[2] O=$abc$20850$n1897
.attr src "sdram_test.v:536|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7073.C[2] CO=$auto$alumacc.cc:474:replace_alu$7073.C[3] I0=sdramCntl_inst_sdramData_r[6] I1=$true
.attr src "sdram_test.v:536|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sdramCntl_inst_sdramData_r[7] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7073.C[3] O=$abc$20850$n1900
.attr src "sdram_test.v:536|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7073.C[3] CO=$abc$20850$n2767 I0=sdramCntl_inst_sdramData_r[7] I1=$false
.attr src "sdram_test.v:536|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$true I3=$abc$20850$n2767 O=$add$sdram_test.v:536$167_Y[4]
.attr src "sdram_test.v:536|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=sdramCntl_inst_sdramData_r[0] I2=$true I3=$false O=$abc$20850$n1879
.attr src "sdram_test.v:544|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=sdramCntl_inst_sdramData_r[0] CO=$auto$alumacc.cc:474:replace_alu$7076.C[2] I0=sdramCntl_inst_sdramData_r[1] I1=$true
.attr src "sdram_test.v:544|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sdramCntl_inst_sdramData_r[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7076.C[2] O=$abc$20850$n1885
.attr src "sdram_test.v:544|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7076.C[2] CO=$auto$alumacc.cc:474:replace_alu$7076.C[3] I0=sdramCntl_inst_sdramData_r[2] I1=$true
.attr src "sdram_test.v:544|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sdramCntl_inst_sdramData_r[3] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7076.C[3] O=$abc$20850$n1888
.attr src "sdram_test.v:544|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7076.C[3] CO=$abc$20850$n2769 I0=sdramCntl_inst_sdramData_r[3] I1=$false
.attr src "sdram_test.v:544|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$true I3=$abc$20850$n2769 O=$add$sdram_test.v:544$170_Y[4]
.attr src "sdram_test.v:544|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=debounce_cntr[0] I2=$false I3=$true O=$abc$20850$n2339
.attr src "sdram_test.v:293|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=debounce_cntr[0] CO=$auto$alumacc.cc:474:replace_alu$7079.C[2] I0=debounce_cntr[1] I1=$true
.attr src "sdram_test.v:293|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=debounce_cntr[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7079.C[2] O=$abc$20850$n2343
.attr src "sdram_test.v:293|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7079.C[2] CO=$auto$alumacc.cc:474:replace_alu$7079.C[3] I0=debounce_cntr[2] I1=$true
.attr src "sdram_test.v:293|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=debounce_cntr[3] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7079.C[3] O=$abc$20850$n2345
.attr src "sdram_test.v:293|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7079.C[3] CO=$auto$alumacc.cc:474:replace_alu$7079.C[4] I0=debounce_cntr[3] I1=$true
.attr src "sdram_test.v:293|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=debounce_cntr[4] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7079.C[4] O=$abc$20850$n2347
.attr src "sdram_test.v:293|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7079.C[4] CO=$auto$alumacc.cc:474:replace_alu$7079.C[5] I0=debounce_cntr[4] I1=$true
.attr src "sdram_test.v:293|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=debounce_cntr[5] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7079.C[5] O=$abc$20850$n2349
.attr src "sdram_test.v:293|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=sdramCntl_inst_rasTimer_r[0] I2=$false I3=$true O=$abc$20850$n2336
.attr src "sdram_test.v:312|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=sdramCntl_inst_rasTimer_r[0] CO=$auto$alumacc.cc:474:replace_alu$7082.C[2] I0=sdramCntl_inst_rasTimer_r[1] I1=$true
.attr src "sdram_test.v:312|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sdramCntl_inst_rasTimer_r[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7082.C[2] O=$abc$20850$n2338
.attr src "sdram_test.v:312|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=sdramCntl_inst_refTimer_r[0] I2=$false I3=$true O=$abc$20850$n2314
.attr src "sdram_test.v:324|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=sdramCntl_inst_refTimer_r[0] CO=$auto$alumacc.cc:474:replace_alu$7088.C[2] I0=sdramCntl_inst_refTimer_r[1] I1=$true
.attr src "sdram_test.v:324|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sdramCntl_inst_refTimer_r[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7088.C[2] O=$abc$20850$n2318
.attr src "sdram_test.v:324|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7088.C[2] CO=$auto$alumacc.cc:474:replace_alu$7088.C[3] I0=sdramCntl_inst_refTimer_r[2] I1=$true
.attr src "sdram_test.v:324|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sdramCntl_inst_refTimer_r[3] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7088.C[3] O=$abc$20850$n2320
.attr src "sdram_test.v:324|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7088.C[3] CO=$auto$alumacc.cc:474:replace_alu$7088.C[4] I0=sdramCntl_inst_refTimer_r[3] I1=$true
.attr src "sdram_test.v:324|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sdramCntl_inst_refTimer_r[4] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7088.C[4] O=$abc$20850$n2322
.attr src "sdram_test.v:324|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7088.C[4] CO=$auto$alumacc.cc:474:replace_alu$7088.C[5] I0=sdramCntl_inst_refTimer_r[4] I1=$true
.attr src "sdram_test.v:324|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sdramCntl_inst_refTimer_r[5] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7088.C[5] O=$abc$20850$n2324
.attr src "sdram_test.v:324|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7088.C[5] CO=$auto$alumacc.cc:474:replace_alu$7088.C[6] I0=sdramCntl_inst_refTimer_r[5] I1=$true
.attr src "sdram_test.v:324|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sdramCntl_inst_refTimer_r[6] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7088.C[6] O=$abc$20850$n2326
.attr src "sdram_test.v:324|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7088.C[6] CO=$auto$alumacc.cc:474:replace_alu$7088.C[7] I0=sdramCntl_inst_refTimer_r[6] I1=$true
.attr src "sdram_test.v:324|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sdramCntl_inst_refTimer_r[7] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7088.C[7] O=$abc$20850$n2328
.attr src "sdram_test.v:324|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7088.C[7] CO=$auto$alumacc.cc:474:replace_alu$7088.C[8] I0=sdramCntl_inst_refTimer_r[7] I1=$true
.attr src "sdram_test.v:324|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sdramCntl_inst_refTimer_r[8] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7088.C[8] O=$abc$20850$n2330
.attr src "sdram_test.v:324|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7088.C[8] CO=$auto$alumacc.cc:474:replace_alu$7088.C[9] I0=sdramCntl_inst_refTimer_r[8] I1=$true
.attr src "sdram_test.v:324|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sdramCntl_inst_refTimer_r[9] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7088.C[9] O=$abc$20850$n2332
.attr src "sdram_test.v:324|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=sdramCntl_inst_timer_r[0] I2=$false I3=$true O=$abc$20850$n2227
.attr src "sdram_test.v:341|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=sdramCntl_inst_timer_r[10] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7091.C[10] O=$abc$20850$n2249
.attr src "sdram_test.v:341|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=sdramCntl_inst_timer_r[0] CO=$auto$alumacc.cc:474:replace_alu$7091.C[2] I0=sdramCntl_inst_timer_r[1] I1=$true
.attr src "sdram_test.v:341|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sdramCntl_inst_timer_r[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7091.C[2] O=$abc$20850$n2231
.attr src "sdram_test.v:341|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7091.C[2] CO=$auto$alumacc.cc:474:replace_alu$7091.C[3] I0=sdramCntl_inst_timer_r[2] I1=$true
.attr src "sdram_test.v:341|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sdramCntl_inst_timer_r[3] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7091.C[3] O=$abc$20850$n2234
.attr src "sdram_test.v:341|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7091.C[3] CO=$auto$alumacc.cc:474:replace_alu$7091.C[4] I0=sdramCntl_inst_timer_r[3] I1=$true
.attr src "sdram_test.v:341|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sdramCntl_inst_timer_r[4] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7091.C[4] O=$abc$20850$n2236
.attr src "sdram_test.v:341|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7091.C[4] CO=$auto$alumacc.cc:474:replace_alu$7091.C[5] I0=sdramCntl_inst_timer_r[4] I1=$true
.attr src "sdram_test.v:341|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sdramCntl_inst_timer_r[5] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7091.C[5] O=$abc$20850$n2239
.attr src "sdram_test.v:341|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7091.C[5] CO=$auto$alumacc.cc:474:replace_alu$7091.C[6] I0=sdramCntl_inst_timer_r[5] I1=$true
.attr src "sdram_test.v:341|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sdramCntl_inst_timer_r[6] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7091.C[6] O=$abc$20850$n2241
.attr src "sdram_test.v:341|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7091.C[6] CO=$auto$alumacc.cc:474:replace_alu$7091.C[7] I0=sdramCntl_inst_timer_r[6] I1=$true
.attr src "sdram_test.v:341|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sdramCntl_inst_timer_r[7] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7091.C[7] O=$abc$20850$n2243
.attr src "sdram_test.v:341|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7091.C[7] CO=$auto$alumacc.cc:474:replace_alu$7091.C[8] I0=sdramCntl_inst_timer_r[7] I1=$true
.attr src "sdram_test.v:341|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sdramCntl_inst_timer_r[8] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7091.C[8] O=$abc$20850$n2245
.attr src "sdram_test.v:341|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7091.C[8] CO=$auto$alumacc.cc:474:replace_alu$7091.C[9] I0=sdramCntl_inst_timer_r[8] I1=$true
.attr src "sdram_test.v:341|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sdramCntl_inst_timer_r[9] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7091.C[9] O=$abc$20850$n2247
.attr src "sdram_test.v:341|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7091.C[9] CO=$auto$alumacc.cc:474:replace_alu$7091.C[10] I0=sdramCntl_inst_timer_r[9] I1=$true
.attr src "sdram_test.v:341|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sdramCntl_inst_rfshCntr_r[0] I2=$false I3=$true O=$abc$20850$n2855
.attr src "sdram_test.v:361|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=sdramCntl_inst_rfshCntr_r[10] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7094.C[10] O=$abc$20850$n2864
.attr src "sdram_test.v:361|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7094.C[10] CO=$auto$alumacc.cc:474:replace_alu$7094.C[11] I0=sdramCntl_inst_rfshCntr_r[10] I1=$true
.attr src "sdram_test.v:361|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sdramCntl_inst_rfshCntr_r[11] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7094.C[11] O=$abc$20850$n2865
.attr src "sdram_test.v:361|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7094.C[11] CO=$auto$alumacc.cc:474:replace_alu$7094.C[12] I0=sdramCntl_inst_rfshCntr_r[11] I1=$true
.attr src "sdram_test.v:361|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sdramCntl_inst_rfshCntr_r[12] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7094.C[12] O=$abc$20850$n2866
.attr src "sdram_test.v:361|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7094.C[12] CO=$auto$alumacc.cc:474:replace_alu$7094.C[13] I0=sdramCntl_inst_rfshCntr_r[12] I1=$true
.attr src "sdram_test.v:361|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sdramCntl_inst_rfshCntr_r[13] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7094.C[13] O=$abc$20850$n2867
.attr src "sdram_test.v:361|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=sdramCntl_inst_rfshCntr_r[0] CO=$auto$alumacc.cc:474:replace_alu$7094.C[2] I0=sdramCntl_inst_rfshCntr_r[1] I1=$true
.attr src "sdram_test.v:361|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sdramCntl_inst_rfshCntr_r[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7094.C[2] O=$abc$20850$n2856
.attr src "sdram_test.v:361|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7094.C[2] CO=$auto$alumacc.cc:474:replace_alu$7094.C[3] I0=sdramCntl_inst_rfshCntr_r[2] I1=$true
.attr src "sdram_test.v:361|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sdramCntl_inst_rfshCntr_r[3] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7094.C[3] O=$abc$20850$n2857
.attr src "sdram_test.v:361|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7094.C[3] CO=$auto$alumacc.cc:474:replace_alu$7094.C[4] I0=sdramCntl_inst_rfshCntr_r[3] I1=$true
.attr src "sdram_test.v:361|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sdramCntl_inst_rfshCntr_r[4] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7094.C[4] O=$abc$20850$n2858
.attr src "sdram_test.v:361|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7094.C[4] CO=$auto$alumacc.cc:474:replace_alu$7094.C[5] I0=sdramCntl_inst_rfshCntr_r[4] I1=$true
.attr src "sdram_test.v:361|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sdramCntl_inst_rfshCntr_r[5] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7094.C[5] O=$abc$20850$n2859
.attr src "sdram_test.v:361|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7094.C[5] CO=$auto$alumacc.cc:474:replace_alu$7094.C[6] I0=sdramCntl_inst_rfshCntr_r[5] I1=$true
.attr src "sdram_test.v:361|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sdramCntl_inst_rfshCntr_r[6] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7094.C[6] O=$abc$20850$n2860
.attr src "sdram_test.v:361|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7094.C[6] CO=$auto$alumacc.cc:474:replace_alu$7094.C[7] I0=sdramCntl_inst_rfshCntr_r[6] I1=$true
.attr src "sdram_test.v:361|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sdramCntl_inst_rfshCntr_r[7] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7094.C[7] O=$abc$20850$n2861
.attr src "sdram_test.v:361|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7094.C[7] CO=$auto$alumacc.cc:474:replace_alu$7094.C[8] I0=sdramCntl_inst_rfshCntr_r[7] I1=$true
.attr src "sdram_test.v:361|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sdramCntl_inst_rfshCntr_r[8] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7094.C[8] O=$abc$20850$n2862
.attr src "sdram_test.v:361|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7094.C[8] CO=$auto$alumacc.cc:474:replace_alu$7094.C[9] I0=sdramCntl_inst_rfshCntr_r[8] I1=$true
.attr src "sdram_test.v:361|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sdramCntl_inst_rfshCntr_r[9] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7094.C[9] O=$abc$20850$n2863
.attr src "sdram_test.v:361|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7094.C[9] CO=$auto$alumacc.cc:474:replace_alu$7094.C[10] I0=sdramCntl_inst_rfshCntr_r[9] I1=$true
.attr src "sdram_test.v:361|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=led_disp_inst_seg_cntr[0] I2=$false I3=$true O=$sub$sdram_test.v:969$373_Y[0]
.attr src "sdram_test.v:969|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=led_disp_inst_seg_cntr[0] CO=$auto$alumacc.cc:474:replace_alu$7097.C[2] I0=led_disp_inst_seg_cntr[1] I1=$true
.attr src "sdram_test.v:969|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=led_disp_inst_seg_cntr[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7097.C[2] O=$sub$sdram_test.v:969$373_Y[2]
.attr src "sdram_test.v:969|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=led_disp_inst_seg_timer[0] I2=$false I3=$true O=$sub$sdram_test.v:973$374_Y[0]
.attr src "sdram_test.v:973|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=led_disp_inst_seg_timer[0] CO=$auto$alumacc.cc:474:replace_alu$7100.C[2] I0=led_disp_inst_seg_timer[1] I1=$true
.attr src "sdram_test.v:973|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=led_disp_inst_seg_timer[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7100.C[2] O=$sub$sdram_test.v:973$374_Y[2]
.attr src "sdram_test.v:973|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7100.C[2] CO=$auto$alumacc.cc:474:replace_alu$7100.C[3] I0=led_disp_inst_seg_timer[2] I1=$true
.attr src "sdram_test.v:973|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=led_disp_inst_seg_timer[3] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7100.C[3] O=$sub$sdram_test.v:973$374_Y[3]
.attr src "sdram_test.v:973|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7100.C[3] CO=$auto$alumacc.cc:474:replace_alu$7100.C[4] I0=led_disp_inst_seg_timer[3] I1=$true
.attr src "sdram_test.v:973|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=led_disp_inst_seg_timer[4] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7100.C[4] O=$sub$sdram_test.v:973$374_Y[4]
.attr src "sdram_test.v:973|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7100.C[4] CO=$auto$alumacc.cc:474:replace_alu$7100.C[5] I0=led_disp_inst_seg_timer[4] I1=$true
.attr src "sdram_test.v:973|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=led_disp_inst_seg_timer[5] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7100.C[5] O=$sub$sdram_test.v:973$374_Y[5]
.attr src "sdram_test.v:973|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7100.C[5] CO=$auto$alumacc.cc:474:replace_alu$7100.C[6] I0=led_disp_inst_seg_timer[5] I1=$true
.attr src "sdram_test.v:973|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=led_disp_inst_seg_timer[6] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7100.C[6] O=$sub$sdram_test.v:973$374_Y[6]
.attr src "sdram_test.v:973|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7100.C[6] CO=$auto$alumacc.cc:474:replace_alu$7100.C[7] I0=led_disp_inst_seg_timer[6] I1=$true
.attr src "sdram_test.v:973|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=led_disp_inst_seg_timer[7] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7100.C[7] O=$sub$sdram_test.v:973$374_Y[7]
.attr src "sdram_test.v:973|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7100.C[7] CO=$auto$alumacc.cc:474:replace_alu$7100.C[8] I0=led_disp_inst_seg_timer[7] I1=$true
.attr src "sdram_test.v:973|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=led_disp_inst_seg_timer[8] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7100.C[8] O=$sub$sdram_test.v:973$374_Y[8]
.attr src "sdram_test.v:973|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7100.C[8] CO=$auto$alumacc.cc:474:replace_alu$7100.C[9] I0=led_disp_inst_seg_timer[8] I1=$true
.attr src "sdram_test.v:973|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=led_disp_inst_seg_timer[9] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7100.C[9] O=$sub$sdram_test.v:973$374_Y[9]
.attr src "sdram_test.v:973|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=transmitter.state[0] I3=$false O=$abc$20850$n2370
.attr src "sdram_test.v:281|sdram_test.v:1210|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=transmitter.state[0] CO=$auto$alumacc.cc:474:replace_alu$7103.C[2] I0=$false I1=transmitter.state[1]
.attr src "sdram_test.v:281|sdram_test.v:1210|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=transmitter.state[2] I3=$auto$alumacc.cc:474:replace_alu$7103.C[2] O=$abc$20850$n2371
.attr src "sdram_test.v:281|sdram_test.v:1210|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7103.C[2] CO=$auto$alumacc.cc:474:replace_alu$7103.C[3] I0=$false I1=transmitter.state[2]
.attr src "sdram_test.v:281|sdram_test.v:1210|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=transmitter.state[3] I3=$auto$alumacc.cc:474:replace_alu$7103.C[3] O=$abc$20850$n2372
.attr src "sdram_test.v:281|sdram_test.v:1210|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=transmitter.baud_counter[0] I2=$false I3=$true O=$abc$20850$n2476
.attr src "sdram_test.v:281|sdram_test.v:1364|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=transmitter.baud_counter[10] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7106.C[10] O=$abc$20850$n2498
.attr src "sdram_test.v:281|sdram_test.v:1364|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7106.C[10] CO=$auto$alumacc.cc:474:replace_alu$7106.C[11] I0=transmitter.baud_counter[10] I1=$true
.attr src "sdram_test.v:281|sdram_test.v:1364|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=transmitter.baud_counter[11] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7106.C[11] O=$abc$20850$n2500
.attr src "sdram_test.v:281|sdram_test.v:1364|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7106.C[11] CO=$auto$alumacc.cc:474:replace_alu$7106.C[12] I0=transmitter.baud_counter[11] I1=$true
.attr src "sdram_test.v:281|sdram_test.v:1364|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=transmitter.baud_counter[12] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7106.C[12] O=$abc$20850$n2502
.attr src "sdram_test.v:281|sdram_test.v:1364|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7106.C[12] CO=$auto$alumacc.cc:474:replace_alu$7106.C[13] I0=transmitter.baud_counter[12] I1=$true
.attr src "sdram_test.v:281|sdram_test.v:1364|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=transmitter.baud_counter[13] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7106.C[13] O=$abc$20850$n2504
.attr src "sdram_test.v:281|sdram_test.v:1364|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7106.C[13] CO=$auto$alumacc.cc:474:replace_alu$7106.C[14] I0=transmitter.baud_counter[13] I1=$true
.attr src "sdram_test.v:281|sdram_test.v:1364|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=transmitter.baud_counter[14] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7106.C[14] O=$abc$20850$n2506
.attr src "sdram_test.v:281|sdram_test.v:1364|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7106.C[14] CO=$auto$alumacc.cc:474:replace_alu$7106.C[15] I0=transmitter.baud_counter[14] I1=$true
.attr src "sdram_test.v:281|sdram_test.v:1364|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=transmitter.baud_counter[15] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7106.C[15] O=$abc$20850$n2508
.attr src "sdram_test.v:281|sdram_test.v:1364|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7106.C[15] CO=$auto$alumacc.cc:474:replace_alu$7106.C[16] I0=transmitter.baud_counter[15] I1=$true
.attr src "sdram_test.v:281|sdram_test.v:1364|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=transmitter.baud_counter[16] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7106.C[16] O=$abc$20850$n2510
.attr src "sdram_test.v:281|sdram_test.v:1364|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7106.C[16] CO=$auto$alumacc.cc:474:replace_alu$7106.C[17] I0=transmitter.baud_counter[16] I1=$true
.attr src "sdram_test.v:281|sdram_test.v:1364|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=transmitter.baud_counter[17] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7106.C[17] O=$abc$20850$n2512
.attr src "sdram_test.v:281|sdram_test.v:1364|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7106.C[17] CO=$auto$alumacc.cc:474:replace_alu$7106.C[18] I0=transmitter.baud_counter[17] I1=$true
.attr src "sdram_test.v:281|sdram_test.v:1364|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=transmitter.baud_counter[18] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7106.C[18] O=$abc$20850$n2514
.attr src "sdram_test.v:281|sdram_test.v:1364|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7106.C[18] CO=$auto$alumacc.cc:474:replace_alu$7106.C[19] I0=transmitter.baud_counter[18] I1=$true
.attr src "sdram_test.v:281|sdram_test.v:1364|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=transmitter.baud_counter[19] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7106.C[19] O=$abc$20850$n2516
.attr src "sdram_test.v:281|sdram_test.v:1364|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7106.C[19] CO=$auto$alumacc.cc:474:replace_alu$7106.C[20] I0=transmitter.baud_counter[19] I1=$true
.attr src "sdram_test.v:281|sdram_test.v:1364|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=transmitter.baud_counter[0] CO=$auto$alumacc.cc:474:replace_alu$7106.C[2] I0=transmitter.baud_counter[1] I1=$true
.attr src "sdram_test.v:281|sdram_test.v:1364|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=transmitter.baud_counter[20] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7106.C[20] O=$abc$20850$n2518
.attr src "sdram_test.v:281|sdram_test.v:1364|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7106.C[20] CO=$auto$alumacc.cc:474:replace_alu$7106.C[21] I0=transmitter.baud_counter[20] I1=$true
.attr src "sdram_test.v:281|sdram_test.v:1364|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=transmitter.baud_counter[21] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7106.C[21] O=$abc$20850$n2520
.attr src "sdram_test.v:281|sdram_test.v:1364|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7106.C[21] CO=$auto$alumacc.cc:474:replace_alu$7106.C[22] I0=transmitter.baud_counter[21] I1=$true
.attr src "sdram_test.v:281|sdram_test.v:1364|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=transmitter.baud_counter[22] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7106.C[22] O=$abc$20850$n2522
.attr src "sdram_test.v:281|sdram_test.v:1364|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7106.C[22] CO=$auto$alumacc.cc:474:replace_alu$7106.C[23] I0=transmitter.baud_counter[22] I1=$true
.attr src "sdram_test.v:281|sdram_test.v:1364|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=transmitter.baud_counter[23] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7106.C[23] O=$abc$20850$n2524
.attr src "sdram_test.v:281|sdram_test.v:1364|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7106.C[23] CO=$auto$alumacc.cc:474:replace_alu$7106.C[24] I0=transmitter.baud_counter[23] I1=$true
.attr src "sdram_test.v:281|sdram_test.v:1364|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=transmitter.baud_counter[24] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7106.C[24] O=$abc$20850$n2526
.attr src "sdram_test.v:281|sdram_test.v:1364|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7106.C[24] CO=$auto$alumacc.cc:474:replace_alu$7106.C[25] I0=transmitter.baud_counter[24] I1=$true
.attr src "sdram_test.v:281|sdram_test.v:1364|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=transmitter.baud_counter[25] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7106.C[25] O=$abc$20850$n2528
.attr src "sdram_test.v:281|sdram_test.v:1364|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7106.C[25] CO=$auto$alumacc.cc:474:replace_alu$7106.C[26] I0=transmitter.baud_counter[25] I1=$true
.attr src "sdram_test.v:281|sdram_test.v:1364|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=transmitter.baud_counter[26] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7106.C[26] O=$abc$20850$n2530
.attr src "sdram_test.v:281|sdram_test.v:1364|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7106.C[26] CO=$auto$alumacc.cc:474:replace_alu$7106.C[27] I0=transmitter.baud_counter[26] I1=$true
.attr src "sdram_test.v:281|sdram_test.v:1364|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=transmitter.baud_counter[27] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7106.C[27] O=$abc$20850$n2532
.attr src "sdram_test.v:281|sdram_test.v:1364|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=transmitter.baud_counter[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7106.C[2] O=$abc$20850$n2481
.attr src "sdram_test.v:281|sdram_test.v:1364|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7106.C[2] CO=$auto$alumacc.cc:474:replace_alu$7106.C[3] I0=transmitter.baud_counter[2] I1=$true
.attr src "sdram_test.v:281|sdram_test.v:1364|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=transmitter.baud_counter[3] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7106.C[3] O=$abc$20850$n2483
.attr src "sdram_test.v:281|sdram_test.v:1364|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7106.C[3] CO=$auto$alumacc.cc:474:replace_alu$7106.C[4] I0=transmitter.baud_counter[3] I1=$true
.attr src "sdram_test.v:281|sdram_test.v:1364|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=transmitter.baud_counter[4] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7106.C[4] O=$abc$20850$n2486
.attr src "sdram_test.v:281|sdram_test.v:1364|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7106.C[4] CO=$auto$alumacc.cc:474:replace_alu$7106.C[5] I0=transmitter.baud_counter[4] I1=$true
.attr src "sdram_test.v:281|sdram_test.v:1364|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=transmitter.baud_counter[5] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7106.C[5] O=$abc$20850$n2488
.attr src "sdram_test.v:281|sdram_test.v:1364|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7106.C[5] CO=$auto$alumacc.cc:474:replace_alu$7106.C[6] I0=transmitter.baud_counter[5] I1=$true
.attr src "sdram_test.v:281|sdram_test.v:1364|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=transmitter.baud_counter[6] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7106.C[6] O=$abc$20850$n2490
.attr src "sdram_test.v:281|sdram_test.v:1364|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7106.C[6] CO=$auto$alumacc.cc:474:replace_alu$7106.C[7] I0=transmitter.baud_counter[6] I1=$true
.attr src "sdram_test.v:281|sdram_test.v:1364|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=transmitter.baud_counter[7] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7106.C[7] O=$abc$20850$n2492
.attr src "sdram_test.v:281|sdram_test.v:1364|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7106.C[7] CO=$auto$alumacc.cc:474:replace_alu$7106.C[8] I0=transmitter.baud_counter[7] I1=$true
.attr src "sdram_test.v:281|sdram_test.v:1364|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=transmitter.baud_counter[8] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7106.C[8] O=$abc$20850$n2494
.attr src "sdram_test.v:281|sdram_test.v:1364|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7106.C[8] CO=$auto$alumacc.cc:474:replace_alu$7106.C[9] I0=transmitter.baud_counter[8] I1=$true
.attr src "sdram_test.v:281|sdram_test.v:1364|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=transmitter.baud_counter[9] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7106.C[9] O=$abc$20850$n2496
.attr src "sdram_test.v:281|sdram_test.v:1364|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7106.C[9] CO=$auto$alumacc.cc:474:replace_alu$7106.C[10] I0=transmitter.baud_counter[9] I1=$true
.attr src "sdram_test.v:281|sdram_test.v:1364|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=transmitter.r_setup[0] I2=$false I3=$true O=$abc$20850$n2560
.attr src "sdram_test.v:281|sdram_test.v:1375|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=transmitter.r_setup[10] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7109.C[10] O=$abc$20850$n2580
.attr src "sdram_test.v:281|sdram_test.v:1375|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7109.C[10] CO=$auto$alumacc.cc:474:replace_alu$7109.C[11] I0=transmitter.r_setup[10] I1=$true
.attr src "sdram_test.v:281|sdram_test.v:1375|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=transmitter.r_setup[11] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7109.C[11] O=$abc$20850$n2582
.attr src "sdram_test.v:281|sdram_test.v:1375|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7109.C[11] CO=$auto$alumacc.cc:474:replace_alu$7109.C[12] I0=transmitter.r_setup[11] I1=$true
.attr src "sdram_test.v:281|sdram_test.v:1375|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=transmitter.r_setup[12] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7109.C[12] O=$abc$20850$n2584
.attr src "sdram_test.v:281|sdram_test.v:1375|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7109.C[12] CO=$auto$alumacc.cc:474:replace_alu$7109.C[13] I0=transmitter.r_setup[12] I1=$true
.attr src "sdram_test.v:281|sdram_test.v:1375|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=transmitter.r_setup[13] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7109.C[13] O=$abc$20850$n2586
.attr src "sdram_test.v:281|sdram_test.v:1375|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7109.C[13] CO=$auto$alumacc.cc:474:replace_alu$7109.C[14] I0=transmitter.r_setup[13] I1=$true
.attr src "sdram_test.v:281|sdram_test.v:1375|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=transmitter.r_setup[14] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7109.C[14] O=$abc$20850$n2588
.attr src "sdram_test.v:281|sdram_test.v:1375|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7109.C[14] CO=$auto$alumacc.cc:474:replace_alu$7109.C[15] I0=transmitter.r_setup[14] I1=$true
.attr src "sdram_test.v:281|sdram_test.v:1375|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=transmitter.r_setup[15] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7109.C[15] O=$abc$20850$n2590
.attr src "sdram_test.v:281|sdram_test.v:1375|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7109.C[15] CO=$auto$alumacc.cc:474:replace_alu$7109.C[16] I0=transmitter.r_setup[15] I1=$true
.attr src "sdram_test.v:281|sdram_test.v:1375|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=transmitter.r_setup[16] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7109.C[16] O=$abc$20850$n2592
.attr src "sdram_test.v:281|sdram_test.v:1375|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7109.C[16] CO=$auto$alumacc.cc:474:replace_alu$7109.C[17] I0=transmitter.r_setup[16] I1=$true
.attr src "sdram_test.v:281|sdram_test.v:1375|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=transmitter.r_setup[17] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7109.C[17] O=$abc$20850$n2594
.attr src "sdram_test.v:281|sdram_test.v:1375|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7109.C[17] CO=$auto$alumacc.cc:474:replace_alu$7109.C[18] I0=transmitter.r_setup[17] I1=$true
.attr src "sdram_test.v:281|sdram_test.v:1375|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=transmitter.r_setup[18] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7109.C[18] O=$abc$20850$n2596
.attr src "sdram_test.v:281|sdram_test.v:1375|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7109.C[18] CO=$auto$alumacc.cc:474:replace_alu$7109.C[19] I0=transmitter.r_setup[18] I1=$true
.attr src "sdram_test.v:281|sdram_test.v:1375|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=transmitter.r_setup[19] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7109.C[19] O=$abc$20850$n2598
.attr src "sdram_test.v:281|sdram_test.v:1375|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7109.C[19] CO=$auto$alumacc.cc:474:replace_alu$7109.C[20] I0=transmitter.r_setup[19] I1=$true
.attr src "sdram_test.v:281|sdram_test.v:1375|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=transmitter.r_setup[0] CO=$auto$alumacc.cc:474:replace_alu$7109.C[2] I0=transmitter.r_setup[1] I1=$true
.attr src "sdram_test.v:281|sdram_test.v:1375|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=transmitter.r_setup[20] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7109.C[20] O=$abc$20850$n2600
.attr src "sdram_test.v:281|sdram_test.v:1375|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7109.C[20] CO=$auto$alumacc.cc:474:replace_alu$7109.C[21] I0=transmitter.r_setup[20] I1=$true
.attr src "sdram_test.v:281|sdram_test.v:1375|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=transmitter.r_setup[21] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7109.C[21] O=$abc$20850$n2602
.attr src "sdram_test.v:281|sdram_test.v:1375|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7109.C[21] CO=$auto$alumacc.cc:474:replace_alu$7109.C[22] I0=transmitter.r_setup[21] I1=$true
.attr src "sdram_test.v:281|sdram_test.v:1375|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=transmitter.r_setup[22] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7109.C[22] O=$abc$20850$n2604
.attr src "sdram_test.v:281|sdram_test.v:1375|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7109.C[22] CO=$auto$alumacc.cc:474:replace_alu$7109.C[23] I0=transmitter.r_setup[22] I1=$true
.attr src "sdram_test.v:281|sdram_test.v:1375|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=transmitter.r_setup[23] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7109.C[23] O=$abc$20850$n2606
.attr src "sdram_test.v:281|sdram_test.v:1375|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7109.C[23] CO=$abc$20850$n2775 I0=transmitter.r_setup[23] I1=$true
.attr src "sdram_test.v:281|sdram_test.v:1375|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$true I3=$abc$20850$n2775 O=$abc$20850$n2608
.attr src "sdram_test.v:281|sdram_test.v:1375|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=transmitter.r_setup[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7109.C[2] O=$abc$20850$n2564
.attr src "sdram_test.v:281|sdram_test.v:1375|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7109.C[2] CO=$auto$alumacc.cc:474:replace_alu$7109.C[3] I0=transmitter.r_setup[2] I1=$true
.attr src "sdram_test.v:281|sdram_test.v:1375|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=transmitter.r_setup[3] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7109.C[3] O=$abc$20850$n2566
.attr src "sdram_test.v:281|sdram_test.v:1375|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7109.C[3] CO=$auto$alumacc.cc:474:replace_alu$7109.C[4] I0=transmitter.r_setup[3] I1=$true
.attr src "sdram_test.v:281|sdram_test.v:1375|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=transmitter.r_setup[4] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7109.C[4] O=$abc$20850$n2568
.attr src "sdram_test.v:281|sdram_test.v:1375|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7109.C[4] CO=$auto$alumacc.cc:474:replace_alu$7109.C[5] I0=transmitter.r_setup[4] I1=$true
.attr src "sdram_test.v:281|sdram_test.v:1375|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=transmitter.r_setup[5] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7109.C[5] O=$abc$20850$n2570
.attr src "sdram_test.v:281|sdram_test.v:1375|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7109.C[5] CO=$auto$alumacc.cc:474:replace_alu$7109.C[6] I0=transmitter.r_setup[5] I1=$true
.attr src "sdram_test.v:281|sdram_test.v:1375|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=transmitter.r_setup[6] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7109.C[6] O=$abc$20850$n2572
.attr src "sdram_test.v:281|sdram_test.v:1375|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7109.C[6] CO=$auto$alumacc.cc:474:replace_alu$7109.C[7] I0=transmitter.r_setup[6] I1=$true
.attr src "sdram_test.v:281|sdram_test.v:1375|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=transmitter.r_setup[7] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7109.C[7] O=$abc$20850$n2574
.attr src "sdram_test.v:281|sdram_test.v:1375|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7109.C[7] CO=$auto$alumacc.cc:474:replace_alu$7109.C[8] I0=transmitter.r_setup[7] I1=$true
.attr src "sdram_test.v:281|sdram_test.v:1375|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=transmitter.r_setup[8] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7109.C[8] O=$abc$20850$n2576
.attr src "sdram_test.v:281|sdram_test.v:1375|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7109.C[8] CO=$auto$alumacc.cc:474:replace_alu$7109.C[9] I0=transmitter.r_setup[8] I1=$true
.attr src "sdram_test.v:281|sdram_test.v:1375|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=transmitter.r_setup[9] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7109.C[9] O=$abc$20850$n2578
.attr src "sdram_test.v:281|sdram_test.v:1375|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7109.C[9] CO=$auto$alumacc.cc:474:replace_alu$7109.C[10] I0=transmitter.r_setup[9] I1=$true
.attr src "sdram_test.v:281|sdram_test.v:1375|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate $_TBUF_ A=led_disp_inst_digit_shf[7] E=led_disp_inst_drvr_enbls[7] Y=led_disp_d7_o
.attr src "sdram_test.v:943"
.gate $_TBUF_ A=led_disp_inst_digit_shf[6] E=led_disp_inst_drvr_enbls[6] Y=led_disp_d6_o
.attr src "sdram_test.v:929"
.gate $_TBUF_ A=led_disp_inst_digit_shf[5] E=led_disp_inst_drvr_enbls[5] Y=led_disp_d5_o
.attr src "sdram_test.v:915"
.gate $_TBUF_ A=led_disp_inst_digit_shf[4] E=led_disp_inst_drvr_enbls[4] Y=led_disp_d4_o
.attr src "sdram_test.v:901"
.gate $_TBUF_ A=led_disp_inst_digit_shf[3] E=led_disp_inst_drvr_enbls[3] Y=led_disp_d3_o
.attr src "sdram_test.v:887"
.gate $_TBUF_ A=led_disp_inst_digit_shf[2] E=led_disp_inst_drvr_enbls[2] Y=led_disp_d2_o
.attr src "sdram_test.v:873"
.gate $_TBUF_ A=led_disp_inst_digit_shf[1] E=led_disp_inst_drvr_enbls[1] Y=led_disp_d1_o
.attr src "sdram_test.v:859"
.gate $_TBUF_ A=led_disp_inst_digit_shf[0] E=led_disp_inst_drvr_enbls[0] Y=led_disp_d0_o
.attr src "sdram_test.v:845"
.gate $_TBUF_ A=sdramCntl_inst_sData_r[0] E=sdramCntl_inst_sDataDir_r Y=sdramCntl_inst_sd_intf_dq[0]
.attr src "sdram_test.v:574"
.gate $_TBUF_ A=sdramCntl_inst_sData_r[1] E=sdramCntl_inst_sDataDir_r Y=sdramCntl_inst_sd_intf_dq[1]
.attr src "sdram_test.v:574"
.gate $_TBUF_ A=sdramCntl_inst_sData_r[2] E=sdramCntl_inst_sDataDir_r Y=sdramCntl_inst_sd_intf_dq[2]
.attr src "sdram_test.v:574"
.gate $_TBUF_ A=sdramCntl_inst_sData_r[3] E=sdramCntl_inst_sDataDir_r Y=sdramCntl_inst_sd_intf_dq[3]
.attr src "sdram_test.v:574"
.gate $_TBUF_ A=sdramCntl_inst_sData_r[4] E=sdramCntl_inst_sDataDir_r Y=sdramCntl_inst_sd_intf_dq[4]
.attr src "sdram_test.v:574"
.gate $_TBUF_ A=sdramCntl_inst_sData_r[5] E=sdramCntl_inst_sDataDir_r Y=sdramCntl_inst_sd_intf_dq[5]
.attr src "sdram_test.v:574"
.gate $_TBUF_ A=sdramCntl_inst_sData_r[6] E=sdramCntl_inst_sDataDir_r Y=sdramCntl_inst_sd_intf_dq[6]
.attr src "sdram_test.v:574"
.gate $_TBUF_ A=sdramCntl_inst_sData_r[7] E=sdramCntl_inst_sDataDir_r Y=sdramCntl_inst_sd_intf_dq[7]
.attr src "sdram_test.v:574"
.gate $_TBUF_ A=sdramCntl_inst_sData_r[8] E=sdramCntl_inst_sDataDir_r Y=sdramCntl_inst_sd_intf_dq[8]
.attr src "sdram_test.v:574"
.gate $_TBUF_ A=sdramCntl_inst_sData_r[9] E=sdramCntl_inst_sDataDir_r Y=sdramCntl_inst_sd_intf_dq[9]
.attr src "sdram_test.v:574"
.gate $_TBUF_ A=sdramCntl_inst_sData_r[10] E=sdramCntl_inst_sDataDir_r Y=sdramCntl_inst_sd_intf_dq[10]
.attr src "sdram_test.v:574"
.gate $_TBUF_ A=sdramCntl_inst_sData_r[11] E=sdramCntl_inst_sDataDir_r Y=sdramCntl_inst_sd_intf_dq[11]
.attr src "sdram_test.v:574"
.gate $_TBUF_ A=sdramCntl_inst_sData_r[12] E=sdramCntl_inst_sDataDir_r Y=sdramCntl_inst_sd_intf_dq[12]
.attr src "sdram_test.v:574"
.gate $_TBUF_ A=sdramCntl_inst_sData_r[13] E=sdramCntl_inst_sDataDir_r Y=sdramCntl_inst_sd_intf_dq[13]
.attr src "sdram_test.v:574"
.gate $_TBUF_ A=sdramCntl_inst_sData_r[14] E=sdramCntl_inst_sDataDir_r Y=sdramCntl_inst_sd_intf_dq[14]
.attr src "sdram_test.v:574"
.gate $_TBUF_ A=sdramCntl_inst_sData_r[15] E=sdramCntl_inst_sDataDir_r Y=sdramCntl_inst_sd_intf_dq[15]
.attr src "sdram_test.v:574"
.gate SB_DFFSS C=sdram_clk_i D=$abc$20850$n2749 Q=led_status[0] S=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:1012|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=sdram_clk_i D=$abc$20850$n2750 Q=led_status[1] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:1012|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=sdram_clk_i D=$abc$20850$n2751 Q=led_status[2] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:1012|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSS C=sdram_clk_i D=$abc$20850$n2751 Q=test_status[0] S=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:1012|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=sdram_clk_i D=$0\test_status[7:0][1] Q=test_status[1]
.attr src "sdram_test.v:1012|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=sdram_clk_i D=$abc$20850$n2749 Q=test_status[3] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:1012|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSS C=sdram_clk_i D=$abc$20850$n756 Q=test_status[5] S=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:1012|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=sdram_clk_i D=$abc$20850$n2745 Q=test_status[6] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:1012|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSS C=sdram_clk_i D=$abc$20850$n2742 Q=memory_test_inst_rand_load S=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:1012|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=sdram_clk_i D=$0\memory_test_inst_rd_enable[0:0] E=$abc$20850$n748 Q=memory_test_inst_rd_enable
.attr src "sdram_test.v:1012|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=sdram_clk_i D=$0\memory_test_inst_rand_enable[0:0] E=$0\test_status[7:0][1] Q=memory_test_inst_rand_enable
.attr src "sdram_test.v:1012|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=$abc$20850$n2712 E=$abc$20850$n755 Q=memory_test_inst_address[0] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:1012|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=$abc$20850$n2713 E=$abc$20850$n755 Q=memory_test_inst_address[1] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:1012|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=$abc$20850$n2714 E=$abc$20850$n755 Q=memory_test_inst_address[2] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:1012|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=$abc$20850$n2715 E=$abc$20850$n755 Q=memory_test_inst_address[3] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:1012|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=$abc$20850$n2716 E=$abc$20850$n755 Q=memory_test_inst_address[4] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:1012|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=$abc$20850$n2717 E=$abc$20850$n755 Q=memory_test_inst_address[5] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:1012|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=$abc$20850$n2718 E=$abc$20850$n755 Q=memory_test_inst_address[6] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:1012|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=$abc$20850$n2719 E=$abc$20850$n755 Q=memory_test_inst_address[7] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:1012|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=$abc$20850$n2720 E=$abc$20850$n755 Q=memory_test_inst_address[8] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:1012|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=$abc$20850$n2721 E=$abc$20850$n755 Q=memory_test_inst_address[9] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:1012|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=$abc$20850$n2722 E=$abc$20850$n755 Q=memory_test_inst_address[10] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:1012|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=$abc$20850$n2723 E=$abc$20850$n755 Q=memory_test_inst_address[11] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:1012|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=$abc$20850$n2724 E=$abc$20850$n755 Q=memory_test_inst_address[12] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:1012|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=$abc$20850$n2725 E=$abc$20850$n755 Q=memory_test_inst_address[13] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:1012|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=$abc$20850$n2726 E=$abc$20850$n755 Q=memory_test_inst_address[14] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:1012|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=$abc$20850$n2727 E=$abc$20850$n755 Q=memory_test_inst_address[15] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:1012|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=$abc$20850$n2728 E=$abc$20850$n755 Q=memory_test_inst_address[16] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:1012|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=$abc$20850$n2729 E=$abc$20850$n755 Q=memory_test_inst_address[17] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:1012|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=$abc$20850$n2730 E=$abc$20850$n755 Q=memory_test_inst_address[18] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:1012|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=$abc$20850$n2731 E=$abc$20850$n755 Q=memory_test_inst_address[19] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:1012|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=$abc$20850$n2732 E=$abc$20850$n755 Q=memory_test_inst_address[20] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:1012|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=$abc$20850$n2733 E=$abc$20850$n755 Q=memory_test_inst_address[21] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:1012|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=$abc$20850$n2734 E=$abc$20850$n755 Q=memory_test_inst_address[22] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:1012|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=$abc$20850$n2735 E=$abc$20850$n755 Q=memory_test_inst_address[23] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:1012|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=$abc$20850$n2736 E=$abc$20850$n755 Q=memory_test_inst_address[24] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:1012|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=$abc$20850$n2737 E=$abc$20850$n755 Q=memory_test_inst_address[25] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:1012|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=$abc$20850$n2738 E=$abc$20850$n755 Q=memory_test_inst_address[26] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:1012|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=sdram_clk_i D=$0\memory_test_inst_rd_enable[0:0] E=$abc$20850$n759 Q=memory_test_inst_wr_enable
.attr src "sdram_test.v:1012|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=$abc$20850$n2657 E=$abc$20850$n773 Q=memory_test_inst_error R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:1012|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=sdram_clk_i D=test_status[0] E=$abc$20850$n777 Q=message[5][0]
.attr src "sdram_test.v:1012|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=sdram_clk_i D=test_status[1] E=$abc$20850$n777 Q=message[5][1]
.attr src "sdram_test.v:1012|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=sdram_clk_i D=test_status[6] E=$abc$20850$n777 Q=message[5][2]
.attr src "sdram_test.v:1012|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=sdram_clk_i D=test_status[3] E=$abc$20850$n777 Q=message[5][3]
.attr src "sdram_test.v:1012|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=sdram_clk_i D=test_status[5] E=$abc$20850$n777 Q=message[5][4]
.attr src "sdram_test.v:1012|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=sdram_clk_i D=$abc$20850$n5 E=$abc$20850$n777 Q=$abc$20850$n84
.attr src "sdram_test.v:1012|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=sdram_clk_i D=test_status[6] E=$abc$20850$n777 Q=message[5][6]
.attr src "sdram_test.v:1012|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=sdram_clk_i D=$false E=$abc$20850$n777 Q=message[5][7]
.attr src "sdram_test.v:1012|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=$0\SDRAM_TEST_MEMORY_TEST_INST_RAND_GEN_RAND_SHIFT.xor_bit[31:0] E=$abc$20850$n780 Q=memory_test_inst_rand_gen_shfreg[0] R=memory_test_inst_rand_load
.attr src "sdram_test.v:993|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=sdram_clk_i D=memory_test_inst_rand_gen_shfreg[0] E=$abc$20850$n780 Q=memory_test_inst_rand_gen_shfreg[1] S=memory_test_inst_rand_load
.attr src "sdram_test.v:993|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=memory_test_inst_rand_gen_shfreg[1] E=$abc$20850$n780 Q=memory_test_inst_rand_gen_shfreg[2] R=memory_test_inst_rand_load
.attr src "sdram_test.v:993|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=sdram_clk_i D=memory_test_inst_rand_gen_shfreg[2] E=$abc$20850$n780 Q=memory_test_inst_rand_gen_shfreg[3] S=memory_test_inst_rand_load
.attr src "sdram_test.v:993|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=memory_test_inst_rand_gen_shfreg[3] E=$abc$20850$n780 Q=memory_test_inst_rand_gen_shfreg[4] R=memory_test_inst_rand_load
.attr src "sdram_test.v:993|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=sdram_clk_i D=memory_test_inst_rand_gen_shfreg[4] E=$abc$20850$n780 Q=memory_test_inst_rand_gen_shfreg[5] S=memory_test_inst_rand_load
.attr src "sdram_test.v:993|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=memory_test_inst_rand_gen_shfreg[5] E=$abc$20850$n780 Q=memory_test_inst_rand_gen_shfreg[6] R=memory_test_inst_rand_load
.attr src "sdram_test.v:993|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=memory_test_inst_rand_gen_shfreg[6] E=$abc$20850$n780 Q=memory_test_inst_rand_gen_shfreg[7] R=memory_test_inst_rand_load
.attr src "sdram_test.v:993|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=memory_test_inst_rand_gen_shfreg[7] E=$abc$20850$n780 Q=memory_test_inst_rand_gen_shfreg[8] R=memory_test_inst_rand_load
.attr src "sdram_test.v:993|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=memory_test_inst_rand_gen_shfreg[8] E=$abc$20850$n780 Q=memory_test_inst_rand_gen_shfreg[9] R=memory_test_inst_rand_load
.attr src "sdram_test.v:993|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=memory_test_inst_rand_gen_shfreg[9] E=$abc$20850$n780 Q=memory_test_inst_rand_gen_shfreg[10] R=memory_test_inst_rand_load
.attr src "sdram_test.v:993|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=memory_test_inst_rand_gen_shfreg[10] E=$abc$20850$n780 Q=memory_test_inst_rand_gen_shfreg[11] R=memory_test_inst_rand_load
.attr src "sdram_test.v:993|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=memory_test_inst_rand_gen_shfreg[11] E=$abc$20850$n780 Q=memory_test_inst_rand_gen_shfreg[12] R=memory_test_inst_rand_load
.attr src "sdram_test.v:993|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=memory_test_inst_rand_gen_shfreg[12] E=$abc$20850$n780 Q=memory_test_inst_rand_gen_shfreg[13] R=memory_test_inst_rand_load
.attr src "sdram_test.v:993|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=memory_test_inst_rand_gen_shfreg[13] E=$abc$20850$n780 Q=memory_test_inst_rand_gen_shfreg[14] R=memory_test_inst_rand_load
.attr src "sdram_test.v:993|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=memory_test_inst_rand_gen_shfreg[14] E=$abc$20850$n780 Q=memory_test_inst_rand_gen_shfreg[15] R=memory_test_inst_rand_load
.attr src "sdram_test.v:993|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=sdram_clk_i D=led_disp_inst_digit_shf[7] E=$abc$20850$n783 Q=led_disp_inst_digit_shf[0] S=$abc$20850$n177
.attr src "sdram_test.v:952|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=led_disp_inst_digit_shf[0] E=$abc$20850$n783 Q=led_disp_inst_digit_shf[1] R=$abc$20850$n177
.attr src "sdram_test.v:952|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=led_disp_inst_digit_shf[1] E=$abc$20850$n783 Q=led_disp_inst_digit_shf[2] R=$abc$20850$n177
.attr src "sdram_test.v:952|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=led_disp_inst_digit_shf[2] E=$abc$20850$n783 Q=led_disp_inst_digit_shf[3] R=$abc$20850$n177
.attr src "sdram_test.v:952|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=led_disp_inst_digit_shf[3] E=$abc$20850$n783 Q=led_disp_inst_digit_shf[4] R=$abc$20850$n177
.attr src "sdram_test.v:952|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=led_disp_inst_digit_shf[4] E=$abc$20850$n783 Q=led_disp_inst_digit_shf[5] R=$abc$20850$n177
.attr src "sdram_test.v:952|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=led_disp_inst_digit_shf[5] E=$abc$20850$n783 Q=led_disp_inst_digit_shf[6] R=$abc$20850$n177
.attr src "sdram_test.v:952|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=led_disp_inst_digit_shf[6] E=$abc$20850$n783 Q=led_disp_inst_digit_shf[7] R=$abc$20850$n177
.attr src "sdram_test.v:952|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSS C=sdram_clk_i D=$abc$20850$n177 Q=led_disp_inst_initialized S=led_disp_inst_initialized
.attr src "sdram_test.v:952|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=sdram_clk_i D=$sub$sdram_test.v:973$374_Y[0] E=led_disp_inst_initialized Q=led_disp_inst_seg_timer[0] R=$abc$20850$n173
.attr src "sdram_test.v:952|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=$abc$20850$n2773 E=$abc$20850$n791 Q=led_disp_inst_seg_timer[1] R=$abc$20850$n173
.attr src "sdram_test.v:952|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=sdram_clk_i D=$sub$sdram_test.v:973$374_Y[2] E=led_disp_inst_initialized Q=led_disp_inst_seg_timer[2] S=$abc$20850$n173
.attr src "sdram_test.v:952|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=$sub$sdram_test.v:973$374_Y[3] E=led_disp_inst_initialized Q=led_disp_inst_seg_timer[3] R=$abc$20850$n173
.attr src "sdram_test.v:952|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=sdram_clk_i D=$sub$sdram_test.v:973$374_Y[4] E=led_disp_inst_initialized Q=led_disp_inst_seg_timer[4] S=$abc$20850$n173
.attr src "sdram_test.v:952|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=$sub$sdram_test.v:973$374_Y[5] E=led_disp_inst_initialized Q=led_disp_inst_seg_timer[5] R=$abc$20850$n173
.attr src "sdram_test.v:952|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=sdram_clk_i D=$sub$sdram_test.v:973$374_Y[6] E=led_disp_inst_initialized Q=led_disp_inst_seg_timer[6] S=$abc$20850$n173
.attr src "sdram_test.v:952|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=$sub$sdram_test.v:973$374_Y[7] E=led_disp_inst_initialized Q=led_disp_inst_seg_timer[7] R=$abc$20850$n173
.attr src "sdram_test.v:952|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=$sub$sdram_test.v:973$374_Y[8] E=led_disp_inst_initialized Q=led_disp_inst_seg_timer[8] R=$abc$20850$n173
.attr src "sdram_test.v:952|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=sdram_clk_i D=$sub$sdram_test.v:973$374_Y[9] E=led_disp_inst_initialized Q=led_disp_inst_seg_timer[9] S=$abc$20850$n173
.attr src "sdram_test.v:952|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=sdram_clk_i D=$0\led_disp_inst_blank[0:0] E=$abc$20850$n798 Q=led_disp_inst_blank
.attr src "sdram_test.v:952|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=$sub$sdram_test.v:969$373_Y[0] E=$abc$20850$n798 Q=led_disp_inst_seg_cntr[0] R=$abc$20850$n175
.attr src "sdram_test.v:952|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=sdram_clk_i D=$abc$20850$n2772 E=$abc$20850$n797 Q=led_disp_inst_seg_cntr[1] S=$abc$20850$n175
.attr src "sdram_test.v:952|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=sdram_clk_i D=$sub$sdram_test.v:969$373_Y[2] E=$abc$20850$n798 Q=led_disp_inst_seg_cntr[2] S=$abc$20850$n175
.attr src "sdram_test.v:952|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=sdram_clk_i D=led_disp_inst_seg_mask[6] E=$abc$20850$n782 Q=led_disp_inst_seg_mask[0] S=$abc$20850$n177
.attr src "sdram_test.v:952|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=led_disp_inst_seg_mask[0] E=$abc$20850$n782 Q=led_disp_inst_seg_mask[1] R=$abc$20850$n177
.attr src "sdram_test.v:952|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=sdram_clk_i D=led_disp_inst_seg_mask[1] E=$abc$20850$n782 Q=led_disp_inst_seg_mask[2] S=$abc$20850$n177
.attr src "sdram_test.v:952|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=led_disp_inst_seg_mask[2] E=$abc$20850$n782 Q=led_disp_inst_seg_mask[3] R=$abc$20850$n177
.attr src "sdram_test.v:952|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=sdram_clk_i D=led_disp_inst_seg_mask[3] E=$abc$20850$n782 Q=led_disp_inst_seg_mask[4] S=$abc$20850$n177
.attr src "sdram_test.v:952|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=led_disp_inst_seg_mask[4] E=$abc$20850$n782 Q=led_disp_inst_seg_mask[5] R=$abc$20850$n177
.attr src "sdram_test.v:952|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=led_disp_inst_seg_mask[5] E=$abc$20850$n782 Q=led_disp_inst_seg_mask[6] R=$abc$20850$n177
.attr src "sdram_test.v:952|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFF C=sdram_clk_i D=sdramCntl_inst_sAddr_r[12] Q=message[11][0]
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=sdram_clk_i D=$true Q=message[11][4]
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=sdram_clk_i D=$0\message[12][7:0][0] Q=message[12][0]
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=sdram_clk_i D=$0\message[12][7:0][1] Q=message[12][1]
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=sdram_clk_i D=$0\message[12][7:0][2] Q=message[12][2]
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=sdram_clk_i D=$0\message[12][7:0][3] Q=message[12][3]
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSS C=sdram_clk_i D=$add$sdram_test.v:492$152_Y[4] Q=message[12][4] S=$abc$20850$n1904
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=sdram_clk_i D=$abc$20850$n7 Q=$abc$20850$n86
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=sdram_clk_i D=$abc$20850$n2757 Q=message[12][6] R=$abc$20850$n1904
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=sdram_clk_i D=$0\message[13][7:0][0] Q=message[13][0]
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=sdram_clk_i D=$0\message[13][7:0][1] Q=message[13][1]
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=sdram_clk_i D=$0\message[13][7:0][2] Q=message[13][2]
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=sdram_clk_i D=$0\message[13][7:0][3] Q=message[13][3]
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSS C=sdram_clk_i D=$add$sdram_test.v:500$155_Y[4] Q=message[13][4] S=$abc$20850$n1892
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=sdram_clk_i D=$abc$20850$n9 Q=$abc$20850$n88
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=sdram_clk_i D=$abc$20850$n2759 Q=message[13][6] R=$abc$20850$n1892
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=sdram_clk_i D=$0\message[14][7:0][0] Q=message[14][0]
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=sdram_clk_i D=$0\message[14][7:0][1] Q=message[14][1]
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=sdram_clk_i D=$0\message[14][7:0][2] Q=message[14][2]
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=sdram_clk_i D=$0\message[14][7:0][3] Q=message[14][3]
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSS C=sdram_clk_i D=$add$sdram_test.v:508$158_Y[4] Q=message[14][4] S=$abc$20850$n1928
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=sdram_clk_i D=$abc$20850$n11 Q=$abc$20850$n90
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=sdram_clk_i D=$abc$20850$n2761 Q=message[14][6] R=$abc$20850$n1928
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=sdram_clk_i D=$0\message[20][7:0][0] Q=message[20][0]
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=sdram_clk_i D=$0\message[20][7:0][1] Q=message[20][1]
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=sdram_clk_i D=$0\message[20][7:0][2] Q=message[20][2]
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=sdram_clk_i D=$0\message[20][7:0][3] Q=message[20][3]
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSS C=sdram_clk_i D=$add$sdram_test.v:520$161_Y[4] Q=message[20][4] S=$abc$20850$n1916
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=sdram_clk_i D=$abc$20850$n13 Q=$abc$20850$n92
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=sdram_clk_i D=$abc$20850$n2763 Q=message[20][6] R=$abc$20850$n1916
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=sdram_clk_i D=$0\message[21][7:0][0] Q=message[21][0]
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=sdram_clk_i D=$0\message[21][7:0][1] Q=message[21][1]
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=sdram_clk_i D=$0\message[21][7:0][2] Q=message[21][2]
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=sdram_clk_i D=$0\message[21][7:0][3] Q=message[21][3]
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSS C=sdram_clk_i D=$add$sdram_test.v:528$164_Y[4] Q=message[21][4] S=$abc$20850$n1904
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=sdram_clk_i D=$abc$20850$n15 Q=$abc$20850$n94
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=sdram_clk_i D=$abc$20850$n2765 Q=message[21][6] R=$abc$20850$n1904
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=sdram_clk_i D=$0\message[22][7:0][0] Q=message[22][0]
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=sdram_clk_i D=$0\message[22][7:0][1] Q=message[22][1]
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=sdram_clk_i D=$0\message[22][7:0][2] Q=message[22][2]
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=sdram_clk_i D=$0\message[22][7:0][3] Q=message[22][3]
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSS C=sdram_clk_i D=$add$sdram_test.v:536$167_Y[4] Q=message[22][4] S=$abc$20850$n1892
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=sdram_clk_i D=$abc$20850$n17 Q=$abc$20850$n96
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=sdram_clk_i D=$abc$20850$n2767 Q=message[22][6] R=$abc$20850$n1892
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=sdram_clk_i D=$0\message[23][7:0][0] Q=message[23][0]
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=sdram_clk_i D=$0\message[23][7:0][1] Q=message[23][1]
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=sdram_clk_i D=$0\message[23][7:0][2] Q=message[23][2]
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=sdram_clk_i D=$0\message[23][7:0][3] Q=message[23][3]
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSS C=sdram_clk_i D=$add$sdram_test.v:544$170_Y[4] Q=message[23][4] S=$abc$20850$n1880
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=sdram_clk_i D=$abc$20850$n19 Q=$abc$20850$n98
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=sdram_clk_i D=$abc$20850$n2769 Q=message[23][6] R=$abc$20850$n1880
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSS C=sdram_clk_i D=$abc$20850$n1417 Q=initialized S=initialized
.attr src "sdram_test.v:300|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=sdram_clk_i D=pb_i Q=pb_prev
.attr src "sdram_test.v:283|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=sdram_clk_i D=pb_i E=$abc$20850$n803 Q=pb_debounced
.attr src "sdram_test.v:283|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=sdram_clk_i D=$abc$20850$n2340 Q=debounce_cntr[0] R=$abc$20850$n799
.attr src "sdram_test.v:283|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=sdram_clk_i D=$abc$20850$n2342 E=$abc$20850$n806 Q=debounce_cntr[1] R=$abc$20850$n799
.attr src "sdram_test.v:283|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=sdram_clk_i D=$abc$20850$n2344 Q=debounce_cntr[2] R=$abc$20850$n799
.attr src "sdram_test.v:283|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=sdram_clk_i D=$abc$20850$n2346 Q=debounce_cntr[3] R=$abc$20850$n799
.attr src "sdram_test.v:283|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSS C=sdram_clk_i D=$abc$20850$n2348 Q=debounce_cntr[4] S=$abc$20850$n799
.attr src "sdram_test.v:283|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSS C=sdram_clk_i D=$abc$20850$n2350 Q=debounce_cntr[5] S=$abc$20850$n799
.attr src "sdram_test.v:283|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=clk_50mhz D=$0\tx_stb[0:0] E=$abc$20850$n809 Q=tx_stb
.attr src "sdram_test.v:271|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSS C=clk_50mhz D=$abc$20850$n460 Q=tx_data[0] S=$abc$20850$n179
.attr src "sdram_test.v:267|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_50mhz D=$abc$20850$n477 Q=tx_data[1] R=$abc$20850$n179
.attr src "sdram_test.v:267|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSS C=clk_50mhz D=$abc$20850$n495 Q=tx_data[2] S=$abc$20850$n179
.attr src "sdram_test.v:267|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_50mhz D=$abc$20850$n511 Q=tx_data[3] R=$abc$20850$n179
.attr src "sdram_test.v:267|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_50mhz D=$abc$20850$n530 Q=tx_data[4] R=$abc$20850$n179
.attr src "sdram_test.v:267|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSS C=clk_50mhz D=$abc$20850$n551 Q=tx_data[5] S=$abc$20850$n179
.attr src "sdram_test.v:267|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSS C=clk_50mhz D=$abc$20850$n569 Q=tx_data[6] S=$abc$20850$n179
.attr src "sdram_test.v:267|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_50mhz D=$abc$20850$n2841 Q=tx_data[7] R=$abc$20850$n179
.attr src "sdram_test.v:267|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=clk_50mhz D=$0\tx_index[4:0][0] E=$abc$20850$n812 Q=tx_index[0]
.attr src "sdram_test.v:264|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_50mhz D=$0\tx_index[4:0][1] E=$abc$20850$n813 Q=tx_index[1]
.attr src "sdram_test.v:264|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_50mhz D=$0\tx_index[4:0][2] E=$abc$20850$n812 Q=tx_index[2]
.attr src "sdram_test.v:264|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_50mhz D=$0\tx_index[4:0][3] E=$abc$20850$n812 Q=tx_index[3]
.attr src "sdram_test.v:264|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_50mhz D=$0\tx_index[4:0][4] E=$abc$20850$n812 Q=tx_index[4]
.attr src "sdram_test.v:264|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFF C=clk_50mhz D=$0\counter[27:0][0] Q=counter[0]
.attr src "sdram_test.v:253|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=clk_50mhz D=$0\counter[27:0][1] E=counter[0] Q=counter[1]
.attr src "sdram_test.v:253|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFF C=clk_50mhz D=$0\counter[27:0][2] Q=counter[2]
.attr src "sdram_test.v:253|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_50mhz D=$0\counter[27:0][3] Q=counter[3]
.attr src "sdram_test.v:253|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_50mhz D=$abc$20850$n77 Q=$abc$20850$n168
.attr src "sdram_test.v:253|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_50mhz D=$abc$20850$n79 Q=$abc$20850$n170
.attr src "sdram_test.v:253|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_50mhz D=$abc$20850$n75 Q=$abc$20850$n166
.attr src "sdram_test.v:253|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_50mhz D=$abc$20850$n21 Q=$abc$20850$n100
.attr src "sdram_test.v:253|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_50mhz D=$abc$20850$n23 Q=$abc$20850$n102
.attr src "sdram_test.v:253|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_50mhz D=$abc$20850$n25 Q=$abc$20850$n104
.attr src "sdram_test.v:253|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_50mhz D=$abc$20850$n27 Q=$abc$20850$n106
.attr src "sdram_test.v:253|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_50mhz D=$abc$20850$n29 Q=$abc$20850$n108
.attr src "sdram_test.v:253|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_50mhz D=$abc$20850$n31 Q=$abc$20850$n110
.attr src "sdram_test.v:253|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_50mhz D=$abc$20850$n33 Q=$abc$20850$n112
.attr src "sdram_test.v:253|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_50mhz D=$abc$20850$n35 Q=$abc$20850$n114
.attr src "sdram_test.v:253|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_50mhz D=$abc$20850$n37 Q=$abc$20850$n116
.attr src "sdram_test.v:253|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_50mhz D=$abc$20850$n39 Q=$abc$20850$n118
.attr src "sdram_test.v:253|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_50mhz D=$abc$20850$n41 Q=$abc$20850$n120
.attr src "sdram_test.v:253|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_50mhz D=$abc$20850$n43 Q=$abc$20850$n122
.attr src "sdram_test.v:253|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_50mhz D=$abc$20850$n45 Q=$abc$20850$n124
.attr src "sdram_test.v:253|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_50mhz D=$abc$20850$n47 Q=$abc$20850$n126
.attr src "sdram_test.v:253|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_50mhz D=$abc$20850$n73 Q=$abc$20850$n164
.attr src "sdram_test.v:253|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_50mhz D=$abc$20850$n49 Q=$abc$20850$n128
.attr src "sdram_test.v:253|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_50mhz D=$abc$20850$n1 Q=$abc$20850$n80
.attr src "sdram_test.v:253|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_50mhz D=$abc$20850$n3 Q=$abc$20850$n82
.attr src "sdram_test.v:253|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_50mhz D=$abc$20850$n51 Q=$abc$20850$n130
.attr src "sdram_test.v:253|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_50mhz D=$abc$20850$n69 Q=$abc$20850$n160
.attr src "sdram_test.v:253|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_50mhz D=$abc$20850$n71 Q=$abc$20850$n162
.attr src "sdram_test.v:253|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_50mhz D=$true Q=$abc$20850$n132
.attr src "sdram_test.v:217|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_50mhz D=$abc$20850$n53 Q=$abc$20850$n134
.attr src "sdram_test.v:281|sdram_test.v:1170|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=clk_50mhz D=$abc$20850$n55 E=$abc$20850$n838 Q=$abc$20850$n136
.attr src "sdram_test.v:281|sdram_test.v:1170|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_50mhz D=$abc$20850$n57 E=$abc$20850$n834 Q=$abc$20850$n138
.attr src "sdram_test.v:281|sdram_test.v:1170|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_50mhz D=$abc$20850$n59 E=$abc$20850$n838 Q=$abc$20850$n140
.attr src "sdram_test.v:281|sdram_test.v:1170|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_50mhz D=$abc$20850$n61 E=$abc$20850$n838 Q=$abc$20850$n142
.attr src "sdram_test.v:281|sdram_test.v:1170|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_50mhz D=$true E=$abc$20850$n824 Q=transmitter.r_setup[0]
.attr src "sdram_test.v:281|sdram_test.v:1247|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_50mhz D=$false E=$abc$20850$n824 Q=transmitter.r_setup[1]
.attr src "sdram_test.v:281|sdram_test.v:1247|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_50mhz D=$true E=$abc$20850$n824 Q=$abc$20850$n144
.attr src "sdram_test.v:281|sdram_test.v:1247|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_50mhz D=$true E=$abc$20850$n824 Q=transmitter.r_setup[3]
.attr src "sdram_test.v:281|sdram_test.v:1247|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_50mhz D=$true E=$abc$20850$n824 Q=transmitter.r_setup[4]
.attr src "sdram_test.v:281|sdram_test.v:1247|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_50mhz D=$true E=$abc$20850$n824 Q=$abc$20850$n146
.attr src "sdram_test.v:281|sdram_test.v:1247|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_50mhz D=$false E=$abc$20850$n824 Q=$abc$20850$n148
.attr src "sdram_test.v:281|sdram_test.v:1247|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_50mhz D=$true E=$abc$20850$n824 Q=transmitter.r_setup[7]
.attr src "sdram_test.v:281|sdram_test.v:1247|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_50mhz D=$true E=$abc$20850$n824 Q=$abc$20850$n150
.attr src "sdram_test.v:281|sdram_test.v:1247|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_50mhz D=$true E=$abc$20850$n824 Q=$abc$20850$n152
.attr src "sdram_test.v:281|sdram_test.v:1247|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_50mhz D=$false E=$abc$20850$n824 Q=transmitter.r_setup[10]
.attr src "sdram_test.v:281|sdram_test.v:1247|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_50mhz D=$false E=$abc$20850$n824 Q=transmitter.r_setup[11]
.attr src "sdram_test.v:281|sdram_test.v:1247|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_50mhz D=$false E=$abc$20850$n824 Q=transmitter.r_setup[12]
.attr src "sdram_test.v:281|sdram_test.v:1247|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_50mhz D=$false E=$abc$20850$n824 Q=transmitter.r_setup[13]
.attr src "sdram_test.v:281|sdram_test.v:1247|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_50mhz D=$false E=$abc$20850$n824 Q=transmitter.r_setup[14]
.attr src "sdram_test.v:281|sdram_test.v:1247|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_50mhz D=$false E=$abc$20850$n824 Q=transmitter.r_setup[15]
.attr src "sdram_test.v:281|sdram_test.v:1247|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_50mhz D=$false E=$abc$20850$n824 Q=transmitter.r_setup[16]
.attr src "sdram_test.v:281|sdram_test.v:1247|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_50mhz D=$false E=$abc$20850$n824 Q=transmitter.r_setup[17]
.attr src "sdram_test.v:281|sdram_test.v:1247|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_50mhz D=$false E=$abc$20850$n824 Q=transmitter.r_setup[18]
.attr src "sdram_test.v:281|sdram_test.v:1247|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_50mhz D=$false E=$abc$20850$n824 Q=transmitter.r_setup[19]
.attr src "sdram_test.v:281|sdram_test.v:1247|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_50mhz D=$false E=$abc$20850$n824 Q=transmitter.r_setup[20]
.attr src "sdram_test.v:281|sdram_test.v:1247|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_50mhz D=$false E=$abc$20850$n824 Q=transmitter.r_setup[21]
.attr src "sdram_test.v:281|sdram_test.v:1247|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_50mhz D=$false E=$abc$20850$n824 Q=transmitter.r_setup[22]
.attr src "sdram_test.v:281|sdram_test.v:1247|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_50mhz D=$false E=$abc$20850$n824 Q=transmitter.r_setup[23]
.attr src "sdram_test.v:281|sdram_test.v:1247|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_50mhz D=$false E=$abc$20850$n824 Q=transmitter.fixdp_value
.attr src "sdram_test.v:281|sdram_test.v:1247|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_50mhz D=$false E=$abc$20850$n824 Q=transmitter.fixd_parity
.attr src "sdram_test.v:281|sdram_test.v:1247|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_50mhz D=$false E=$abc$20850$n824 Q=transmitter.use_parity
.attr src "sdram_test.v:281|sdram_test.v:1247|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_50mhz D=$false E=$abc$20850$n824 Q=transmitter.dblstop
.attr src "sdram_test.v:281|sdram_test.v:1247|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_50mhz D=$false E=$abc$20850$n824 Q=transmitter.r_setup[28]
.attr src "sdram_test.v:281|sdram_test.v:1247|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_50mhz D=$false E=$abc$20850$n824 Q=transmitter.r_setup[29]
.attr src "sdram_test.v:281|sdram_test.v:1247|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_50mhz D=$abc$20850$n2381 E=$abc$20850$n840 Q=transmitter.lcl_data[0]
.attr src "sdram_test.v:281|sdram_test.v:1260|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_50mhz D=$abc$20850$n2384 E=$abc$20850$n840 Q=transmitter.lcl_data[1]
.attr src "sdram_test.v:281|sdram_test.v:1260|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_50mhz D=$abc$20850$n2387 E=$abc$20850$n840 Q=transmitter.lcl_data[2]
.attr src "sdram_test.v:281|sdram_test.v:1260|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_50mhz D=$abc$20850$n2390 E=$abc$20850$n840 Q=transmitter.lcl_data[3]
.attr src "sdram_test.v:281|sdram_test.v:1260|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_50mhz D=$abc$20850$n2393 E=$abc$20850$n840 Q=transmitter.lcl_data[4]
.attr src "sdram_test.v:281|sdram_test.v:1260|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_50mhz D=$abc$20850$n2396 E=$abc$20850$n840 Q=transmitter.lcl_data[5]
.attr src "sdram_test.v:281|sdram_test.v:1260|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_50mhz D=$abc$20850$n2399 E=$abc$20850$n840 Q=transmitter.lcl_data[6]
.attr src "sdram_test.v:281|sdram_test.v:1260|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_50mhz D=tx_data[7] E=$abc$20850$n840 Q=transmitter.lcl_data[7] R=transmitter.r_busy
.attr src "sdram_test.v:281|sdram_test.v:1260|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_50mhz D=$abc$20850$n63 E=$abc$20850$n841 Q=$abc$20850$n154
.attr src "sdram_test.v:281|sdram_test.v:1281|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_50mhz D=$abc$20850$n2404 E=$abc$20850$n843 Q=transmitter.calc_parity
.attr src "sdram_test.v:281|sdram_test.v:1300|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=clk_50mhz D=$abc$20850$n2612 Q=transmitter.zero_baud_counter R=pwr_reset
.attr src "sdram_test.v:281|sdram_test.v:1355|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_50mhz D=$abc$20850$n65 Q=$abc$20850$n156
.attr src "sdram_test.v:281|sdram_test.v:1355|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=clk_50mhz D=$abc$20850$n2480 E=$abc$20850$n844 Q=transmitter.baud_counter[1] R=pwr_reset
.attr src "sdram_test.v:281|sdram_test.v:1355|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFF C=clk_50mhz D=$abc$20850$n67 Q=$abc$20850$n158
.attr src "sdram_test.v:281|sdram_test.v:1355|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_50mhz D=$abc$20850$n2485 Q=transmitter.baud_counter[3] R=pwr_reset
.attr src "sdram_test.v:281|sdram_test.v:1355|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_50mhz D=$abc$20850$n2411 Q=transmitter.baud_counter[4]
.attr src "sdram_test.v:281|sdram_test.v:1355|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_50mhz D=$abc$20850$n2414 Q=transmitter.baud_counter[5]
.attr src "sdram_test.v:281|sdram_test.v:1355|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_50mhz D=$abc$20850$n2416 Q=transmitter.baud_counter[6]
.attr src "sdram_test.v:281|sdram_test.v:1355|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_50mhz D=$abc$20850$n2419 Q=transmitter.baud_counter[7]
.attr src "sdram_test.v:281|sdram_test.v:1355|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_50mhz D=$abc$20850$n2422 Q=transmitter.baud_counter[8]
.attr src "sdram_test.v:281|sdram_test.v:1355|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_50mhz D=$abc$20850$n2424 Q=transmitter.baud_counter[9]
.attr src "sdram_test.v:281|sdram_test.v:1355|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_50mhz D=$abc$20850$n2426 Q=transmitter.baud_counter[10]
.attr src "sdram_test.v:281|sdram_test.v:1355|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_50mhz D=$abc$20850$n2429 Q=transmitter.baud_counter[11]
.attr src "sdram_test.v:281|sdram_test.v:1355|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_50mhz D=$abc$20850$n2431 Q=transmitter.baud_counter[12]
.attr src "sdram_test.v:281|sdram_test.v:1355|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_50mhz D=$abc$20850$n2433 Q=transmitter.baud_counter[13]
.attr src "sdram_test.v:281|sdram_test.v:1355|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_50mhz D=$abc$20850$n2436 Q=transmitter.baud_counter[14]
.attr src "sdram_test.v:281|sdram_test.v:1355|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_50mhz D=$abc$20850$n2439 Q=transmitter.baud_counter[15]
.attr src "sdram_test.v:281|sdram_test.v:1355|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_50mhz D=$abc$20850$n2442 Q=transmitter.baud_counter[16]
.attr src "sdram_test.v:281|sdram_test.v:1355|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_50mhz D=$abc$20850$n2445 Q=transmitter.baud_counter[17]
.attr src "sdram_test.v:281|sdram_test.v:1355|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_50mhz D=$abc$20850$n2448 Q=transmitter.baud_counter[18]
.attr src "sdram_test.v:281|sdram_test.v:1355|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_50mhz D=$abc$20850$n2451 Q=transmitter.baud_counter[19]
.attr src "sdram_test.v:281|sdram_test.v:1355|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_50mhz D=$abc$20850$n2454 Q=transmitter.baud_counter[20]
.attr src "sdram_test.v:281|sdram_test.v:1355|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_50mhz D=$abc$20850$n2457 Q=transmitter.baud_counter[21]
.attr src "sdram_test.v:281|sdram_test.v:1355|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_50mhz D=$abc$20850$n2460 Q=transmitter.baud_counter[22]
.attr src "sdram_test.v:281|sdram_test.v:1355|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_50mhz D=$abc$20850$n2463 Q=transmitter.baud_counter[23]
.attr src "sdram_test.v:281|sdram_test.v:1355|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_50mhz D=$abc$20850$n2466 Q=transmitter.baud_counter[24]
.attr src "sdram_test.v:281|sdram_test.v:1355|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_50mhz D=$abc$20850$n2469 Q=transmitter.baud_counter[25]
.attr src "sdram_test.v:281|sdram_test.v:1355|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_50mhz D=$abc$20850$n2472 Q=transmitter.baud_counter[26]
.attr src "sdram_test.v:281|sdram_test.v:1355|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_50mhz D=$abc$20850$n2475 Q=transmitter.baud_counter[27]
.attr src "sdram_test.v:281|sdram_test.v:1355|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=sdram_clk_i D=$abc$20850$n1363 Q=memory_test_inst_test_state[0]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=sdram_clk_i D=$abc$20850$n1028 Q=memory_test_inst_test_state[1]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFS C=sdram_clk_i D=$abc$20850$n2787 Q=sdramCntl_inst_state_r[0] S=memory_test_inst_host_intf_rst_i
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:18"
.gate SB_DFFR C=sdram_clk_i D=$abc$20850$n943 Q=sdramCntl_inst_state_r[1] R=memory_test_inst_host_intf_rst_i
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=$abc$20850$n257 Q=sdramCntl_inst_state_r[2] R=memory_test_inst_host_intf_rst_i
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=$abc$20850$n240 Q=sdramCntl_inst_state_r[3] R=memory_test_inst_host_intf_rst_i
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=$abc$20850$n1273 Q=sdramCntl_inst_state_r[4] R=memory_test_inst_host_intf_rst_i
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=$abc$20850$n1033 Q=sdramCntl_inst_state_r[5] R=memory_test_inst_host_intf_rst_i
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=$abc$20850$n224 Q=sdramCntl_inst_state_r[6] R=memory_test_inst_host_intf_rst_i
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFS C=sdram_clk_i D=sdramCntl_inst_cmd_x[0] Q=sdramCntl_inst_sd_intf_we S=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:18"
.gate SB_DFFS C=sdram_clk_i D=sdramCntl_inst_cmd_x[1] Q=sdramCntl_inst_sd_intf_cas S=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:18"
.gate SB_DFFS C=sdram_clk_i D=sdramCntl_inst_cmd_x[2] Q=sdramCntl_inst_sd_intf_ras S=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:18"
.gate SB_DFFER C=sdram_clk_i D=sdramCntl_inst_sAddr_x[0] E=$abc$20850$n847 Q=sdramCntl_inst_sAddr_r[0] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=sdramCntl_inst_sAddr_x[1] E=$abc$20850$n847 Q=sdramCntl_inst_sAddr_r[1] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=sdramCntl_inst_sAddr_x[2] E=$abc$20850$n847 Q=sdramCntl_inst_sAddr_r[2] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=sdramCntl_inst_sAddr_x[3] E=$abc$20850$n847 Q=sdramCntl_inst_sAddr_r[3] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=sdramCntl_inst_sAddr_x[4] E=$abc$20850$n847 Q=sdramCntl_inst_sAddr_r[4] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=sdramCntl_inst_sAddr_x[5] E=$abc$20850$n847 Q=sdramCntl_inst_sAddr_r[5] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=sdramCntl_inst_sAddr_x[6] E=$abc$20850$n847 Q=sdramCntl_inst_sAddr_r[6] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=sdramCntl_inst_sAddr_x[7] E=$abc$20850$n847 Q=sdramCntl_inst_sAddr_r[7] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=sdramCntl_inst_sAddr_x[8] E=$abc$20850$n847 Q=sdramCntl_inst_sAddr_r[8] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=sdramCntl_inst_sAddr_x[9] E=$abc$20850$n847 Q=sdramCntl_inst_sAddr_r[9] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=sdramCntl_inst_sAddr_x[10] E=$abc$20850$n847 Q=sdramCntl_inst_sAddr_r[10] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=sdramCntl_inst_sAddr_x[11] E=$abc$20850$n847 Q=sdramCntl_inst_sAddr_r[11] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=sdramCntl_inst_sAddr_x[12] E=$abc$20850$n847 Q=sdramCntl_inst_sAddr_r[12] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=sdramCntl_inst_sDataDir_x E=$abc$20850$n892 Q=sdramCntl_inst_sDataDir_r R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFR C=sdram_clk_i D=sdramCntl_inst_rdPipeline_r[1] Q=sdramCntl_inst_rdPipeline_r[0] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=sdramCntl_inst_rdPipeline_r[2] Q=sdramCntl_inst_rdPipeline_r[1] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=sdramCntl_inst_rdPipeline_r[3] Q=sdramCntl_inst_rdPipeline_r[2] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=sdramCntl_inst_rdPipeline_r[4] Q=sdramCntl_inst_rdPipeline_r[3] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=sdramCntl_inst_rdPipeline_x[4] Q=sdramCntl_inst_rdPipeline_r[4] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=memory_test_inst_address[22] Q=sdramCntl_inst_ba_r[0] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=memory_test_inst_address[23] Q=sdramCntl_inst_ba_r[1] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=sdramCntl_inst_rfshCntr_x[0] Q=sdramCntl_inst_rfshCntr_r[0] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=sdramCntl_inst_rfshCntr_x[1] Q=sdramCntl_inst_rfshCntr_r[1] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=sdramCntl_inst_rfshCntr_x[2] Q=sdramCntl_inst_rfshCntr_r[2] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=sdramCntl_inst_rfshCntr_x[3] Q=sdramCntl_inst_rfshCntr_r[3] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=sdramCntl_inst_rfshCntr_x[4] Q=sdramCntl_inst_rfshCntr_r[4] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=sdramCntl_inst_rfshCntr_x[5] Q=sdramCntl_inst_rfshCntr_r[5] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=sdramCntl_inst_rfshCntr_x[6] Q=sdramCntl_inst_rfshCntr_r[6] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=sdramCntl_inst_rfshCntr_x[7] Q=sdramCntl_inst_rfshCntr_r[7] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=sdramCntl_inst_rfshCntr_x[8] Q=sdramCntl_inst_rfshCntr_r[8] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=sdramCntl_inst_rfshCntr_x[9] Q=sdramCntl_inst_rfshCntr_r[9] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=sdramCntl_inst_rfshCntr_x[10] Q=sdramCntl_inst_rfshCntr_r[10] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=sdramCntl_inst_rfshCntr_x[11] Q=sdramCntl_inst_rfshCntr_r[11] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=sdramCntl_inst_rfshCntr_x[12] Q=sdramCntl_inst_rfshCntr_r[12] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=sdramCntl_inst_rfshCntr_x[13] Q=sdramCntl_inst_rfshCntr_r[13] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=sdramCntl_inst_refTimer_x[0] Q=sdramCntl_inst_refTimer_r[0] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFES C=sdram_clk_i D=sdramCntl_inst_refTimer_x[1] E=$abc$20850$n895 Q=sdramCntl_inst_refTimer_r[1] S=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:28"
.gate SB_DFFS C=sdram_clk_i D=sdramCntl_inst_refTimer_x[2] Q=sdramCntl_inst_refTimer_r[2] S=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:18"
.gate SB_DFFS C=sdram_clk_i D=sdramCntl_inst_refTimer_x[3] Q=sdramCntl_inst_refTimer_r[3] S=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:18"
.gate SB_DFFR C=sdram_clk_i D=sdramCntl_inst_refTimer_x[4] Q=sdramCntl_inst_refTimer_r[4] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=sdramCntl_inst_refTimer_x[5] Q=sdramCntl_inst_refTimer_r[5] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=sdramCntl_inst_refTimer_x[6] Q=sdramCntl_inst_refTimer_r[6] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=sdramCntl_inst_refTimer_x[7] Q=sdramCntl_inst_refTimer_r[7] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFS C=sdram_clk_i D=sdramCntl_inst_refTimer_x[8] Q=sdramCntl_inst_refTimer_r[8] S=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:18"
.gate SB_DFFS C=sdram_clk_i D=sdramCntl_inst_refTimer_x[9] Q=sdramCntl_inst_refTimer_r[9] S=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:18"
.gate SB_DFFR C=sdram_clk_i D=memory_test_inst_rand_gen_shfreg[0] Q=sdramCntl_inst_sData_r[0] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=memory_test_inst_rand_gen_shfreg[1] Q=sdramCntl_inst_sData_r[1] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=memory_test_inst_rand_gen_shfreg[2] Q=sdramCntl_inst_sData_r[2] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=memory_test_inst_rand_gen_shfreg[3] Q=sdramCntl_inst_sData_r[3] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=memory_test_inst_rand_gen_shfreg[4] Q=sdramCntl_inst_sData_r[4] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=memory_test_inst_rand_gen_shfreg[5] Q=sdramCntl_inst_sData_r[5] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=memory_test_inst_rand_gen_shfreg[6] Q=sdramCntl_inst_sData_r[6] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=memory_test_inst_rand_gen_shfreg[7] Q=sdramCntl_inst_sData_r[7] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=memory_test_inst_rand_gen_shfreg[8] Q=sdramCntl_inst_sData_r[8] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=memory_test_inst_rand_gen_shfreg[9] Q=sdramCntl_inst_sData_r[9] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=memory_test_inst_rand_gen_shfreg[10] Q=sdramCntl_inst_sData_r[10] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=memory_test_inst_rand_gen_shfreg[11] Q=sdramCntl_inst_sData_r[11] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=memory_test_inst_rand_gen_shfreg[12] Q=sdramCntl_inst_sData_r[12] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=memory_test_inst_rand_gen_shfreg[13] Q=sdramCntl_inst_sData_r[13] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=memory_test_inst_rand_gen_shfreg[14] Q=sdramCntl_inst_sData_r[14] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=memory_test_inst_rand_gen_shfreg[15] Q=sdramCntl_inst_sData_r[15] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFER C=sdram_clk_i D=memory_test_inst_address[22] E=$abc$20850$n897 Q=sdramCntl_inst_activeBank_r[0] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=memory_test_inst_address[23] E=$abc$20850$n897 Q=sdramCntl_inst_activeBank_r[1] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFR C=sdram_clk_i D=sdramCntl_inst_wrPipeline_x Q=sdramCntl_inst_wrPipeline_r[0] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFER C=sdram_clk_i D=sdramCntl_inst_sd_intf_dq[0] E=sdramCntl_inst_rdPipeline_r[1] Q=sdramCntl_inst_sdramData_r[0] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=sdramCntl_inst_sd_intf_dq[1] E=sdramCntl_inst_rdPipeline_r[1] Q=sdramCntl_inst_sdramData_r[1] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=sdramCntl_inst_sd_intf_dq[2] E=sdramCntl_inst_rdPipeline_r[1] Q=sdramCntl_inst_sdramData_r[2] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=sdramCntl_inst_sd_intf_dq[3] E=sdramCntl_inst_rdPipeline_r[1] Q=sdramCntl_inst_sdramData_r[3] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=sdramCntl_inst_sd_intf_dq[4] E=sdramCntl_inst_rdPipeline_r[1] Q=sdramCntl_inst_sdramData_r[4] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=sdramCntl_inst_sd_intf_dq[5] E=sdramCntl_inst_rdPipeline_r[1] Q=sdramCntl_inst_sdramData_r[5] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=sdramCntl_inst_sd_intf_dq[6] E=sdramCntl_inst_rdPipeline_r[1] Q=sdramCntl_inst_sdramData_r[6] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=sdramCntl_inst_sd_intf_dq[7] E=sdramCntl_inst_rdPipeline_r[1] Q=sdramCntl_inst_sdramData_r[7] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=sdramCntl_inst_sd_intf_dq[8] E=sdramCntl_inst_rdPipeline_r[1] Q=sdramCntl_inst_sdramData_r[8] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=sdramCntl_inst_sd_intf_dq[9] E=sdramCntl_inst_rdPipeline_r[1] Q=sdramCntl_inst_sdramData_r[9] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=sdramCntl_inst_sd_intf_dq[10] E=sdramCntl_inst_rdPipeline_r[1] Q=sdramCntl_inst_sdramData_r[10] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=sdramCntl_inst_sd_intf_dq[11] E=sdramCntl_inst_rdPipeline_r[1] Q=sdramCntl_inst_sdramData_r[11] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=sdramCntl_inst_sd_intf_dq[12] E=sdramCntl_inst_rdPipeline_r[1] Q=sdramCntl_inst_sdramData_r[12] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=sdramCntl_inst_sd_intf_dq[13] E=sdramCntl_inst_rdPipeline_r[1] Q=sdramCntl_inst_sdramData_r[13] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=sdramCntl_inst_sd_intf_dq[14] E=sdramCntl_inst_rdPipeline_r[1] Q=sdramCntl_inst_sdramData_r[14] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=sdramCntl_inst_sd_intf_dq[15] E=sdramCntl_inst_rdPipeline_r[1] Q=sdramCntl_inst_sdramData_r[15] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFR C=sdram_clk_i D=sdramCntl_inst_wrTimer_x[0] Q=sdramCntl_inst_wrTimer_r[0] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=sdramCntl_inst_wrTimer_x[1] Q=sdramCntl_inst_wrTimer_r[1] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFER C=sdram_clk_i D=sdramCntl_inst_timer_x[0] E=$abc$20850$n900 Q=sdramCntl_inst_timer_r[0] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=sdramCntl_inst_timer_x[1] E=$abc$20850$n901 Q=sdramCntl_inst_timer_r[1] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=sdramCntl_inst_timer_x[2] E=$abc$20850$n900 Q=sdramCntl_inst_timer_r[2] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=sdramCntl_inst_timer_x[3] E=$abc$20850$n900 Q=sdramCntl_inst_timer_r[3] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=sdramCntl_inst_timer_x[4] E=$abc$20850$n900 Q=sdramCntl_inst_timer_r[4] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=sdramCntl_inst_timer_x[5] E=$abc$20850$n900 Q=sdramCntl_inst_timer_r[5] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=sdramCntl_inst_timer_x[6] E=$abc$20850$n900 Q=sdramCntl_inst_timer_r[6] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=sdramCntl_inst_timer_x[7] E=$abc$20850$n900 Q=sdramCntl_inst_timer_r[7] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=sdramCntl_inst_timer_x[8] E=$abc$20850$n900 Q=sdramCntl_inst_timer_r[8] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=sdramCntl_inst_timer_x[9] E=$abc$20850$n900 Q=sdramCntl_inst_timer_r[9] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=sdramCntl_inst_timer_x[10] E=$abc$20850$n900 Q=sdramCntl_inst_timer_r[10] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFR C=sdram_clk_i D=sdramCntl_inst_rasTimer_x[0] Q=sdramCntl_inst_rasTimer_r[0] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=sdramCntl_inst_rasTimer_x[1] Q=sdramCntl_inst_rasTimer_r[1] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=sdramCntl_inst_rasTimer_x[2] Q=sdramCntl_inst_rasTimer_r[2] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFER C=sdram_clk_i D=memory_test_inst_address[9] E=$abc$20850$n904 Q=sdramCntl_inst_activeRow_r[0][0] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=memory_test_inst_address[10] E=$abc$20850$n904 Q=sdramCntl_inst_activeRow_r[0][1] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=memory_test_inst_address[11] E=$abc$20850$n904 Q=sdramCntl_inst_activeRow_r[0][2] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=memory_test_inst_address[12] E=$abc$20850$n904 Q=sdramCntl_inst_activeRow_r[0][3] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=memory_test_inst_address[13] E=$abc$20850$n904 Q=sdramCntl_inst_activeRow_r[0][4] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=memory_test_inst_address[14] E=$abc$20850$n904 Q=sdramCntl_inst_activeRow_r[0][5] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=memory_test_inst_address[15] E=$abc$20850$n904 Q=sdramCntl_inst_activeRow_r[0][6] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=memory_test_inst_address[16] E=$abc$20850$n904 Q=sdramCntl_inst_activeRow_r[0][7] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=memory_test_inst_address[17] E=$abc$20850$n904 Q=sdramCntl_inst_activeRow_r[0][8] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=memory_test_inst_address[18] E=$abc$20850$n904 Q=sdramCntl_inst_activeRow_r[0][9] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=memory_test_inst_address[19] E=$abc$20850$n904 Q=sdramCntl_inst_activeRow_r[0][10] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=memory_test_inst_address[20] E=$abc$20850$n904 Q=sdramCntl_inst_activeRow_r[0][11] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=memory_test_inst_address[21] E=$abc$20850$n904 Q=sdramCntl_inst_activeRow_r[0][12] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=memory_test_inst_address[9] E=$abc$20850$n911 Q=sdramCntl_inst_activeRow_r[1][0] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=memory_test_inst_address[10] E=$abc$20850$n911 Q=sdramCntl_inst_activeRow_r[1][1] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=memory_test_inst_address[11] E=$abc$20850$n911 Q=sdramCntl_inst_activeRow_r[1][2] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=memory_test_inst_address[12] E=$abc$20850$n911 Q=sdramCntl_inst_activeRow_r[1][3] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=memory_test_inst_address[13] E=$abc$20850$n911 Q=sdramCntl_inst_activeRow_r[1][4] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=memory_test_inst_address[14] E=$abc$20850$n911 Q=sdramCntl_inst_activeRow_r[1][5] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=memory_test_inst_address[15] E=$abc$20850$n911 Q=sdramCntl_inst_activeRow_r[1][6] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=memory_test_inst_address[16] E=$abc$20850$n911 Q=sdramCntl_inst_activeRow_r[1][7] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=memory_test_inst_address[17] E=$abc$20850$n911 Q=sdramCntl_inst_activeRow_r[1][8] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=memory_test_inst_address[18] E=$abc$20850$n911 Q=sdramCntl_inst_activeRow_r[1][9] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=memory_test_inst_address[19] E=$abc$20850$n911 Q=sdramCntl_inst_activeRow_r[1][10] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=memory_test_inst_address[20] E=$abc$20850$n911 Q=sdramCntl_inst_activeRow_r[1][11] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=memory_test_inst_address[21] E=$abc$20850$n911 Q=sdramCntl_inst_activeRow_r[1][12] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=memory_test_inst_address[9] E=$abc$20850$n916 Q=sdramCntl_inst_activeRow_r[2][0] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=memory_test_inst_address[10] E=$abc$20850$n916 Q=sdramCntl_inst_activeRow_r[2][1] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=memory_test_inst_address[11] E=$abc$20850$n916 Q=sdramCntl_inst_activeRow_r[2][2] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=memory_test_inst_address[12] E=$abc$20850$n916 Q=sdramCntl_inst_activeRow_r[2][3] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=memory_test_inst_address[13] E=$abc$20850$n916 Q=sdramCntl_inst_activeRow_r[2][4] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=memory_test_inst_address[14] E=$abc$20850$n916 Q=sdramCntl_inst_activeRow_r[2][5] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=memory_test_inst_address[15] E=$abc$20850$n916 Q=sdramCntl_inst_activeRow_r[2][6] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=memory_test_inst_address[16] E=$abc$20850$n916 Q=sdramCntl_inst_activeRow_r[2][7] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=memory_test_inst_address[17] E=$abc$20850$n916 Q=sdramCntl_inst_activeRow_r[2][8] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=memory_test_inst_address[18] E=$abc$20850$n916 Q=sdramCntl_inst_activeRow_r[2][9] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=memory_test_inst_address[19] E=$abc$20850$n916 Q=sdramCntl_inst_activeRow_r[2][10] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=memory_test_inst_address[20] E=$abc$20850$n916 Q=sdramCntl_inst_activeRow_r[2][11] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=memory_test_inst_address[21] E=$abc$20850$n916 Q=sdramCntl_inst_activeRow_r[2][12] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=memory_test_inst_address[9] E=$abc$20850$n919 Q=sdramCntl_inst_activeRow_r[3][0] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=memory_test_inst_address[10] E=$abc$20850$n919 Q=sdramCntl_inst_activeRow_r[3][1] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=memory_test_inst_address[11] E=$abc$20850$n919 Q=sdramCntl_inst_activeRow_r[3][2] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=memory_test_inst_address[12] E=$abc$20850$n919 Q=sdramCntl_inst_activeRow_r[3][3] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=memory_test_inst_address[13] E=$abc$20850$n919 Q=sdramCntl_inst_activeRow_r[3][4] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=memory_test_inst_address[14] E=$abc$20850$n919 Q=sdramCntl_inst_activeRow_r[3][5] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=memory_test_inst_address[15] E=$abc$20850$n919 Q=sdramCntl_inst_activeRow_r[3][6] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=memory_test_inst_address[16] E=$abc$20850$n919 Q=sdramCntl_inst_activeRow_r[3][7] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=memory_test_inst_address[17] E=$abc$20850$n919 Q=sdramCntl_inst_activeRow_r[3][8] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=memory_test_inst_address[18] E=$abc$20850$n919 Q=sdramCntl_inst_activeRow_r[3][9] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=memory_test_inst_address[19] E=$abc$20850$n919 Q=sdramCntl_inst_activeRow_r[3][10] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=memory_test_inst_address[20] E=$abc$20850$n919 Q=sdramCntl_inst_activeRow_r[3][11] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=memory_test_inst_address[21] E=$abc$20850$n919 Q=sdramCntl_inst_activeRow_r[3][12] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=sdramCntl_inst_activeFlag_x[0] E=$abc$20850$n924 Q=sdramCntl_inst_activeFlag_r[0] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=sdramCntl_inst_activeFlag_x[1] E=$abc$20850$n924 Q=sdramCntl_inst_activeFlag_r[1] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=sdramCntl_inst_activeFlag_x[2] E=$abc$20850$n924 Q=sdramCntl_inst_activeFlag_r[2] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=sdramCntl_inst_activeFlag_x[3] E=$abc$20850$n924 Q=sdramCntl_inst_activeFlag_r[3] R=memory_test_inst_host_intf_rst_i
.attr src "sdram_test.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_PLL40_CORE BYPASS=$false LOCK=pll_locked PLLOUTCORE=clk_50mhz REFERENCECLK=inp_clk RESETB=$true
.attr src "sdram_test.v:183"
.param DELAY_ADJUSTMENT_MODE_FEEDBACK "FIXED"
.param DELAY_ADJUSTMENT_MODE_RELATIVE "FIXED"
.param DIVF 0000111
.param DIVQ 100
.param DIVR 0000
.param FDA_FEEDBACK 1111
.param FDA_RELATIVE 1111
.param FEEDBACK_PATH "SIMPLE"
.param FILTER_RANGE 001
.param PLLOUT_SELECT "GENCLK"
.names sdram_clk_i clk
1 1
.names led_disp_d0_o d0
1 1
.names led_disp_d1_o d1
1 1
.names led_disp_d2_o d2
1 1
.names led_disp_d3_o d3
1 1
.names led_disp_d4_o d4
1 1
.names led_disp_d5_o d5
1 1
.names led_disp_d6_o d6
1 1
.names led_disp_d7_o d7
1 1
.names led_disp_d0_o led_disp_drvrs[0]
1 1
.names led_disp_d1_o led_disp_drvrs[1]
1 1
.names led_disp_d2_o led_disp_drvrs[2]
1 1
.names led_disp_d3_o led_disp_drvrs[3]
1 1
.names led_disp_d4_o led_disp_drvrs[4]
1 1
.names led_disp_d5_o led_disp_drvrs[5]
1 1
.names led_disp_d6_o led_disp_drvrs[6]
1 1
.names led_disp_d7_o led_disp_drvrs[7]
1 1
.names led_disp_d0_o led_disp_inst_inst_1_dummy
1 1
.names led_disp_d0_o led_disp_inst_inst_1_o_drvr
1 1
.names led_disp_d1_o led_disp_inst_inst_2_dummy
1 1
.names led_disp_d1_o led_disp_inst_inst_2_o_drvr
1 1
.names led_disp_d2_o led_disp_inst_inst_3_dummy
1 1
.names led_disp_d2_o led_disp_inst_inst_3_o_drvr
1 1
.names led_disp_d3_o led_disp_inst_inst_4_dummy
1 1
.names led_disp_d3_o led_disp_inst_inst_4_o_drvr
1 1
.names led_disp_d4_o led_disp_inst_inst_5_dummy
1 1
.names led_disp_d4_o led_disp_inst_inst_5_o_drvr
1 1
.names led_disp_d5_o led_disp_inst_inst_6_dummy
1 1
.names led_disp_d5_o led_disp_inst_inst_6_o_drvr
1 1
.names led_disp_d6_o led_disp_inst_inst_7_dummy
1 1
.names led_disp_d6_o led_disp_inst_inst_7_o_drvr
1 1
.names led_disp_d7_o led_disp_inst_inst_8_dummy
1 1
.names led_disp_d7_o led_disp_inst_inst_8_o_drvr
1 1
.names test_status[6] led_status[3]
1 1
.names clk_50mhz master_clk_i
1 1
.names memory_test_inst_rand_gen_shfreg[0] memory_test_inst_rand_val[0]
1 1
.names memory_test_inst_rand_gen_shfreg[1] memory_test_inst_rand_val[1]
1 1
.names memory_test_inst_rand_gen_shfreg[2] memory_test_inst_rand_val[2]
1 1
.names memory_test_inst_rand_gen_shfreg[3] memory_test_inst_rand_val[3]
1 1
.names memory_test_inst_rand_gen_shfreg[4] memory_test_inst_rand_val[4]
1 1
.names memory_test_inst_rand_gen_shfreg[5] memory_test_inst_rand_val[5]
1 1
.names memory_test_inst_rand_gen_shfreg[6] memory_test_inst_rand_val[6]
1 1
.names memory_test_inst_rand_gen_shfreg[7] memory_test_inst_rand_val[7]
1 1
.names memory_test_inst_rand_gen_shfreg[8] memory_test_inst_rand_val[8]
1 1
.names memory_test_inst_rand_gen_shfreg[9] memory_test_inst_rand_val[9]
1 1
.names memory_test_inst_rand_gen_shfreg[10] memory_test_inst_rand_val[10]
1 1
.names memory_test_inst_rand_gen_shfreg[11] memory_test_inst_rand_val[11]
1 1
.names memory_test_inst_rand_gen_shfreg[12] memory_test_inst_rand_val[12]
1 1
.names memory_test_inst_rand_gen_shfreg[13] memory_test_inst_rand_val[13]
1 1
.names memory_test_inst_rand_gen_shfreg[14] memory_test_inst_rand_val[14]
1 1
.names memory_test_inst_rand_gen_shfreg[15] memory_test_inst_rand_val[15]
1 1
.names $undef memory_test_inst_test_state[2]
1 1
.names $false message[11][1]
1 1
.names $false message[11][2]
1 1
.names $false message[11][3]
1 1
.names $true message[11][5]
1 1
.names $false message[11][6]
1 1
.names $false message[11][7]
1 1
.names $false message[12][7]
1 1
.names $false message[13][7]
1 1
.names $false message[14][7]
1 1
.names $false message[20][7]
1 1
.names $false message[21][7]
1 1
.names $false message[22][7]
1 1
.names $false message[23][7]
1 1
.names memory_test_inst_host_intf_rst_i reset
1 1
.names memory_test_inst_address[22] sdramCntl_inst_activeBank_x[0]
1 1
.names memory_test_inst_address[23] sdramCntl_inst_activeBank_x[1]
1 1
.names memory_test_inst_address[9] sdramCntl_inst_activeRow_x[0][0]
1 1
.names memory_test_inst_address[10] sdramCntl_inst_activeRow_x[0][1]
1 1
.names memory_test_inst_address[11] sdramCntl_inst_activeRow_x[0][2]
1 1
.names memory_test_inst_address[12] sdramCntl_inst_activeRow_x[0][3]
1 1
.names memory_test_inst_address[13] sdramCntl_inst_activeRow_x[0][4]
1 1
.names memory_test_inst_address[14] sdramCntl_inst_activeRow_x[0][5]
1 1
.names memory_test_inst_address[15] sdramCntl_inst_activeRow_x[0][6]
1 1
.names memory_test_inst_address[16] sdramCntl_inst_activeRow_x[0][7]
1 1
.names memory_test_inst_address[17] sdramCntl_inst_activeRow_x[0][8]
1 1
.names memory_test_inst_address[18] sdramCntl_inst_activeRow_x[0][9]
1 1
.names memory_test_inst_address[19] sdramCntl_inst_activeRow_x[0][10]
1 1
.names memory_test_inst_address[20] sdramCntl_inst_activeRow_x[0][11]
1 1
.names memory_test_inst_address[21] sdramCntl_inst_activeRow_x[0][12]
1 1
.names memory_test_inst_address[9] sdramCntl_inst_activeRow_x[1][0]
1 1
.names memory_test_inst_address[10] sdramCntl_inst_activeRow_x[1][1]
1 1
.names memory_test_inst_address[11] sdramCntl_inst_activeRow_x[1][2]
1 1
.names memory_test_inst_address[12] sdramCntl_inst_activeRow_x[1][3]
1 1
.names memory_test_inst_address[13] sdramCntl_inst_activeRow_x[1][4]
1 1
.names memory_test_inst_address[14] sdramCntl_inst_activeRow_x[1][5]
1 1
.names memory_test_inst_address[15] sdramCntl_inst_activeRow_x[1][6]
1 1
.names memory_test_inst_address[16] sdramCntl_inst_activeRow_x[1][7]
1 1
.names memory_test_inst_address[17] sdramCntl_inst_activeRow_x[1][8]
1 1
.names memory_test_inst_address[18] sdramCntl_inst_activeRow_x[1][9]
1 1
.names memory_test_inst_address[19] sdramCntl_inst_activeRow_x[1][10]
1 1
.names memory_test_inst_address[20] sdramCntl_inst_activeRow_x[1][11]
1 1
.names memory_test_inst_address[21] sdramCntl_inst_activeRow_x[1][12]
1 1
.names memory_test_inst_address[9] sdramCntl_inst_activeRow_x[2][0]
1 1
.names memory_test_inst_address[10] sdramCntl_inst_activeRow_x[2][1]
1 1
.names memory_test_inst_address[11] sdramCntl_inst_activeRow_x[2][2]
1 1
.names memory_test_inst_address[12] sdramCntl_inst_activeRow_x[2][3]
1 1
.names memory_test_inst_address[13] sdramCntl_inst_activeRow_x[2][4]
1 1
.names memory_test_inst_address[14] sdramCntl_inst_activeRow_x[2][5]
1 1
.names memory_test_inst_address[15] sdramCntl_inst_activeRow_x[2][6]
1 1
.names memory_test_inst_address[16] sdramCntl_inst_activeRow_x[2][7]
1 1
.names memory_test_inst_address[17] sdramCntl_inst_activeRow_x[2][8]
1 1
.names memory_test_inst_address[18] sdramCntl_inst_activeRow_x[2][9]
1 1
.names memory_test_inst_address[19] sdramCntl_inst_activeRow_x[2][10]
1 1
.names memory_test_inst_address[20] sdramCntl_inst_activeRow_x[2][11]
1 1
.names memory_test_inst_address[21] sdramCntl_inst_activeRow_x[2][12]
1 1
.names memory_test_inst_address[9] sdramCntl_inst_activeRow_x[3][0]
1 1
.names memory_test_inst_address[10] sdramCntl_inst_activeRow_x[3][1]
1 1
.names memory_test_inst_address[11] sdramCntl_inst_activeRow_x[3][2]
1 1
.names memory_test_inst_address[12] sdramCntl_inst_activeRow_x[3][3]
1 1
.names memory_test_inst_address[13] sdramCntl_inst_activeRow_x[3][4]
1 1
.names memory_test_inst_address[14] sdramCntl_inst_activeRow_x[3][5]
1 1
.names memory_test_inst_address[15] sdramCntl_inst_activeRow_x[3][6]
1 1
.names memory_test_inst_address[16] sdramCntl_inst_activeRow_x[3][7]
1 1
.names memory_test_inst_address[17] sdramCntl_inst_activeRow_x[3][8]
1 1
.names memory_test_inst_address[18] sdramCntl_inst_activeRow_x[3][9]
1 1
.names memory_test_inst_address[19] sdramCntl_inst_activeRow_x[3][10]
1 1
.names memory_test_inst_address[20] sdramCntl_inst_activeRow_x[3][11]
1 1
.names memory_test_inst_address[21] sdramCntl_inst_activeRow_x[3][12]
1 1
.names memory_test_inst_address[22] sdramCntl_inst_ba_x[0]
1 1
.names memory_test_inst_address[23] sdramCntl_inst_ba_x[1]
1 1
.names memory_test_inst_address[22] sdramCntl_inst_bank_s[0]
1 1
.names memory_test_inst_address[23] sdramCntl_inst_bank_s[1]
1 1
.names sdramCntl_inst_sd_intf_we sdramCntl_inst_cmd_r[0]
1 1
.names sdramCntl_inst_sd_intf_cas sdramCntl_inst_cmd_r[1]
1 1
.names sdramCntl_inst_sd_intf_ras sdramCntl_inst_cmd_r[2]
1 1
.names memory_test_inst_address[0] sdramCntl_inst_col_s[0]
1 1
.names memory_test_inst_address[1] sdramCntl_inst_col_s[1]
1 1
.names memory_test_inst_address[2] sdramCntl_inst_col_s[2]
1 1
.names memory_test_inst_address[3] sdramCntl_inst_col_s[3]
1 1
.names memory_test_inst_address[4] sdramCntl_inst_col_s[4]
1 1
.names memory_test_inst_address[5] sdramCntl_inst_col_s[5]
1 1
.names memory_test_inst_address[6] sdramCntl_inst_col_s[6]
1 1
.names memory_test_inst_address[7] sdramCntl_inst_col_s[7]
1 1
.names memory_test_inst_address[8] sdramCntl_inst_col_s[8]
1 1
.names memory_test_inst_address[0] sdramCntl_inst_host_intf_addr_i[0]
1 1
.names memory_test_inst_address[1] sdramCntl_inst_host_intf_addr_i[1]
1 1
.names memory_test_inst_address[2] sdramCntl_inst_host_intf_addr_i[2]
1 1
.names memory_test_inst_address[3] sdramCntl_inst_host_intf_addr_i[3]
1 1
.names memory_test_inst_address[4] sdramCntl_inst_host_intf_addr_i[4]
1 1
.names memory_test_inst_address[5] sdramCntl_inst_host_intf_addr_i[5]
1 1
.names memory_test_inst_address[6] sdramCntl_inst_host_intf_addr_i[6]
1 1
.names memory_test_inst_address[7] sdramCntl_inst_host_intf_addr_i[7]
1 1
.names memory_test_inst_address[8] sdramCntl_inst_host_intf_addr_i[8]
1 1
.names memory_test_inst_address[9] sdramCntl_inst_host_intf_addr_i[9]
1 1
.names memory_test_inst_address[10] sdramCntl_inst_host_intf_addr_i[10]
1 1
.names memory_test_inst_address[11] sdramCntl_inst_host_intf_addr_i[11]
1 1
.names memory_test_inst_address[12] sdramCntl_inst_host_intf_addr_i[12]
1 1
.names memory_test_inst_address[13] sdramCntl_inst_host_intf_addr_i[13]
1 1
.names memory_test_inst_address[14] sdramCntl_inst_host_intf_addr_i[14]
1 1
.names memory_test_inst_address[15] sdramCntl_inst_host_intf_addr_i[15]
1 1
.names memory_test_inst_address[16] sdramCntl_inst_host_intf_addr_i[16]
1 1
.names memory_test_inst_address[17] sdramCntl_inst_host_intf_addr_i[17]
1 1
.names memory_test_inst_address[18] sdramCntl_inst_host_intf_addr_i[18]
1 1
.names memory_test_inst_address[19] sdramCntl_inst_host_intf_addr_i[19]
1 1
.names memory_test_inst_address[20] sdramCntl_inst_host_intf_addr_i[20]
1 1
.names memory_test_inst_address[21] sdramCntl_inst_host_intf_addr_i[21]
1 1
.names memory_test_inst_address[22] sdramCntl_inst_host_intf_addr_i[22]
1 1
.names memory_test_inst_address[23] sdramCntl_inst_host_intf_addr_i[23]
1 1
.names memory_test_inst_rand_gen_shfreg[0] sdramCntl_inst_host_intf_data_i[0]
1 1
.names memory_test_inst_rand_gen_shfreg[1] sdramCntl_inst_host_intf_data_i[1]
1 1
.names memory_test_inst_rand_gen_shfreg[2] sdramCntl_inst_host_intf_data_i[2]
1 1
.names memory_test_inst_rand_gen_shfreg[3] sdramCntl_inst_host_intf_data_i[3]
1 1
.names memory_test_inst_rand_gen_shfreg[4] sdramCntl_inst_host_intf_data_i[4]
1 1
.names memory_test_inst_rand_gen_shfreg[5] sdramCntl_inst_host_intf_data_i[5]
1 1
.names memory_test_inst_rand_gen_shfreg[6] sdramCntl_inst_host_intf_data_i[6]
1 1
.names memory_test_inst_rand_gen_shfreg[7] sdramCntl_inst_host_intf_data_i[7]
1 1
.names memory_test_inst_rand_gen_shfreg[8] sdramCntl_inst_host_intf_data_i[8]
1 1
.names memory_test_inst_rand_gen_shfreg[9] sdramCntl_inst_host_intf_data_i[9]
1 1
.names memory_test_inst_rand_gen_shfreg[10] sdramCntl_inst_host_intf_data_i[10]
1 1
.names memory_test_inst_rand_gen_shfreg[11] sdramCntl_inst_host_intf_data_i[11]
1 1
.names memory_test_inst_rand_gen_shfreg[12] sdramCntl_inst_host_intf_data_i[12]
1 1
.names memory_test_inst_rand_gen_shfreg[13] sdramCntl_inst_host_intf_data_i[13]
1 1
.names memory_test_inst_rand_gen_shfreg[14] sdramCntl_inst_host_intf_data_i[14]
1 1
.names memory_test_inst_rand_gen_shfreg[15] sdramCntl_inst_host_intf_data_i[15]
1 1
.names sdramCntl_inst_sdramData_r[0] sdramCntl_inst_host_intf_data_o[0]
1 1
.names sdramCntl_inst_sdramData_r[1] sdramCntl_inst_host_intf_data_o[1]
1 1
.names sdramCntl_inst_sdramData_r[2] sdramCntl_inst_host_intf_data_o[2]
1 1
.names sdramCntl_inst_sdramData_r[3] sdramCntl_inst_host_intf_data_o[3]
1 1
.names sdramCntl_inst_sdramData_r[4] sdramCntl_inst_host_intf_data_o[4]
1 1
.names sdramCntl_inst_sdramData_r[5] sdramCntl_inst_host_intf_data_o[5]
1 1
.names sdramCntl_inst_sdramData_r[6] sdramCntl_inst_host_intf_data_o[6]
1 1
.names sdramCntl_inst_sdramData_r[7] sdramCntl_inst_host_intf_data_o[7]
1 1
.names sdramCntl_inst_sdramData_r[8] sdramCntl_inst_host_intf_data_o[8]
1 1
.names sdramCntl_inst_sdramData_r[9] sdramCntl_inst_host_intf_data_o[9]
1 1
.names sdramCntl_inst_sdramData_r[10] sdramCntl_inst_host_intf_data_o[10]
1 1
.names sdramCntl_inst_sdramData_r[11] sdramCntl_inst_host_intf_data_o[11]
1 1
.names sdramCntl_inst_sdramData_r[12] sdramCntl_inst_host_intf_data_o[12]
1 1
.names sdramCntl_inst_sdramData_r[13] sdramCntl_inst_host_intf_data_o[13]
1 1
.names sdramCntl_inst_sdramData_r[14] sdramCntl_inst_host_intf_data_o[14]
1 1
.names sdramCntl_inst_sdramData_r[15] sdramCntl_inst_host_intf_data_o[15]
1 1
.names sdramCntl_inst_rdPipeline_r[1] sdramCntl_inst_rdPipeline_x[0]
1 1
.names sdramCntl_inst_rdPipeline_r[2] sdramCntl_inst_rdPipeline_x[1]
1 1
.names sdramCntl_inst_rdPipeline_r[3] sdramCntl_inst_rdPipeline_x[2]
1 1
.names sdramCntl_inst_rdPipeline_r[4] sdramCntl_inst_rdPipeline_x[3]
1 1
.names memory_test_inst_address[9] sdramCntl_inst_row_s[0]
1 1
.names memory_test_inst_address[10] sdramCntl_inst_row_s[1]
1 1
.names memory_test_inst_address[11] sdramCntl_inst_row_s[2]
1 1
.names memory_test_inst_address[12] sdramCntl_inst_row_s[3]
1 1
.names memory_test_inst_address[13] sdramCntl_inst_row_s[4]
1 1
.names memory_test_inst_address[14] sdramCntl_inst_row_s[5]
1 1
.names memory_test_inst_address[15] sdramCntl_inst_row_s[6]
1 1
.names memory_test_inst_address[16] sdramCntl_inst_row_s[7]
1 1
.names memory_test_inst_address[17] sdramCntl_inst_row_s[8]
1 1
.names memory_test_inst_address[18] sdramCntl_inst_row_s[9]
1 1
.names memory_test_inst_address[19] sdramCntl_inst_row_s[10]
1 1
.names memory_test_inst_address[20] sdramCntl_inst_row_s[11]
1 1
.names memory_test_inst_address[21] sdramCntl_inst_row_s[12]
1 1
.names memory_test_inst_rand_gen_shfreg[0] sdramCntl_inst_sData_x[0]
1 1
.names memory_test_inst_rand_gen_shfreg[1] sdramCntl_inst_sData_x[1]
1 1
.names memory_test_inst_rand_gen_shfreg[2] sdramCntl_inst_sData_x[2]
1 1
.names memory_test_inst_rand_gen_shfreg[3] sdramCntl_inst_sData_x[3]
1 1
.names memory_test_inst_rand_gen_shfreg[4] sdramCntl_inst_sData_x[4]
1 1
.names memory_test_inst_rand_gen_shfreg[5] sdramCntl_inst_sData_x[5]
1 1
.names memory_test_inst_rand_gen_shfreg[6] sdramCntl_inst_sData_x[6]
1 1
.names memory_test_inst_rand_gen_shfreg[7] sdramCntl_inst_sData_x[7]
1 1
.names memory_test_inst_rand_gen_shfreg[8] sdramCntl_inst_sData_x[8]
1 1
.names memory_test_inst_rand_gen_shfreg[9] sdramCntl_inst_sData_x[9]
1 1
.names memory_test_inst_rand_gen_shfreg[10] sdramCntl_inst_sData_x[10]
1 1
.names memory_test_inst_rand_gen_shfreg[11] sdramCntl_inst_sData_x[11]
1 1
.names memory_test_inst_rand_gen_shfreg[12] sdramCntl_inst_sData_x[12]
1 1
.names memory_test_inst_rand_gen_shfreg[13] sdramCntl_inst_sData_x[13]
1 1
.names memory_test_inst_rand_gen_shfreg[14] sdramCntl_inst_sData_x[14]
1 1
.names memory_test_inst_rand_gen_shfreg[15] sdramCntl_inst_sData_x[15]
1 1
.names sdramCntl_inst_sd_intf_dq[0] sdramCntl_inst_sDriver[0]
1 1
.names sdramCntl_inst_sd_intf_dq[1] sdramCntl_inst_sDriver[1]
1 1
.names sdramCntl_inst_sd_intf_dq[2] sdramCntl_inst_sDriver[2]
1 1
.names sdramCntl_inst_sd_intf_dq[3] sdramCntl_inst_sDriver[3]
1 1
.names sdramCntl_inst_sd_intf_dq[4] sdramCntl_inst_sDriver[4]
1 1
.names sdramCntl_inst_sd_intf_dq[5] sdramCntl_inst_sDriver[5]
1 1
.names sdramCntl_inst_sd_intf_dq[6] sdramCntl_inst_sDriver[6]
1 1
.names sdramCntl_inst_sd_intf_dq[7] sdramCntl_inst_sDriver[7]
1 1
.names sdramCntl_inst_sd_intf_dq[8] sdramCntl_inst_sDriver[8]
1 1
.names sdramCntl_inst_sd_intf_dq[9] sdramCntl_inst_sDriver[9]
1 1
.names sdramCntl_inst_sd_intf_dq[10] sdramCntl_inst_sDriver[10]
1 1
.names sdramCntl_inst_sd_intf_dq[11] sdramCntl_inst_sDriver[11]
1 1
.names sdramCntl_inst_sd_intf_dq[12] sdramCntl_inst_sDriver[12]
1 1
.names sdramCntl_inst_sd_intf_dq[13] sdramCntl_inst_sDriver[13]
1 1
.names sdramCntl_inst_sd_intf_dq[14] sdramCntl_inst_sDriver[14]
1 1
.names sdramCntl_inst_sd_intf_dq[15] sdramCntl_inst_sDriver[15]
1 1
.names sdramCntl_inst_sAddr_r[0] sdramCntl_inst_sd_intf_addr[0]
1 1
.names sdramCntl_inst_sAddr_r[1] sdramCntl_inst_sd_intf_addr[1]
1 1
.names sdramCntl_inst_sAddr_r[2] sdramCntl_inst_sd_intf_addr[2]
1 1
.names sdramCntl_inst_sAddr_r[3] sdramCntl_inst_sd_intf_addr[3]
1 1
.names sdramCntl_inst_sAddr_r[4] sdramCntl_inst_sd_intf_addr[4]
1 1
.names sdramCntl_inst_sAddr_r[5] sdramCntl_inst_sd_intf_addr[5]
1 1
.names sdramCntl_inst_sAddr_r[6] sdramCntl_inst_sd_intf_addr[6]
1 1
.names sdramCntl_inst_sAddr_r[7] sdramCntl_inst_sd_intf_addr[7]
1 1
.names sdramCntl_inst_sAddr_r[8] sdramCntl_inst_sd_intf_addr[8]
1 1
.names sdramCntl_inst_sAddr_r[9] sdramCntl_inst_sd_intf_addr[9]
1 1
.names sdramCntl_inst_sAddr_r[10] sdramCntl_inst_sd_intf_addr[10]
1 1
.names sdramCntl_inst_sAddr_r[11] sdramCntl_inst_sd_intf_addr[11]
1 1
.names sdramCntl_inst_sAddr_r[12] sdramCntl_inst_sd_intf_addr[12]
1 1
.names memory_test_inst_address[22] sdramCntl_inst_sd_intf_bs[0]
1 1
.names memory_test_inst_address[23] sdramCntl_inst_sd_intf_bs[1]
1 1
.names $true sdramCntl_inst_sd_intf_cke
1 1
.names $false sdramCntl_inst_sd_intf_cs
1 1
.names $false sdramCntl_inst_sd_intf_dqmh
1 1
.names $false sdramCntl_inst_sd_intf_dqml
1 1
.names sdramCntl_inst_sd_intf_dq[0] sdramCntl_inst_sdramData_x[0]
1 1
.names sdramCntl_inst_sd_intf_dq[1] sdramCntl_inst_sdramData_x[1]
1 1
.names sdramCntl_inst_sd_intf_dq[2] sdramCntl_inst_sdramData_x[2]
1 1
.names sdramCntl_inst_sd_intf_dq[3] sdramCntl_inst_sdramData_x[3]
1 1
.names sdramCntl_inst_sd_intf_dq[4] sdramCntl_inst_sdramData_x[4]
1 1
.names sdramCntl_inst_sd_intf_dq[5] sdramCntl_inst_sdramData_x[5]
1 1
.names sdramCntl_inst_sd_intf_dq[6] sdramCntl_inst_sdramData_x[6]
1 1
.names sdramCntl_inst_sd_intf_dq[7] sdramCntl_inst_sdramData_x[7]
1 1
.names sdramCntl_inst_sd_intf_dq[8] sdramCntl_inst_sdramData_x[8]
1 1
.names sdramCntl_inst_sd_intf_dq[9] sdramCntl_inst_sdramData_x[9]
1 1
.names sdramCntl_inst_sd_intf_dq[10] sdramCntl_inst_sdramData_x[10]
1 1
.names sdramCntl_inst_sd_intf_dq[11] sdramCntl_inst_sdramData_x[11]
1 1
.names sdramCntl_inst_sd_intf_dq[12] sdramCntl_inst_sdramData_x[12]
1 1
.names sdramCntl_inst_sd_intf_dq[13] sdramCntl_inst_sdramData_x[13]
1 1
.names sdramCntl_inst_sd_intf_dq[14] sdramCntl_inst_sdramData_x[14]
1 1
.names sdramCntl_inst_sd_intf_dq[15] sdramCntl_inst_sdramData_x[15]
1 1
.names $false sdramCntl_inst_wrPipeline_r[1]
1 1
.names $false sdramCntl_inst_wrPipeline_r[2]
1 1
.names $false sdramCntl_inst_wrPipeline_r[3]
1 1
.names $false sdramCntl_inst_wrPipeline_r[4]
1 1
.names clk_50mhz sdram_clk_o
1 1
.names test_status[6] test_status[2]
1 1
.names test_status[5] test_status[4]
1 1
.names $false test_status[7]
1 1
.names $false transmitter.break_condition[0]
1 1
.names $false transmitter.break_condition[1]
1 1
.names $false transmitter.break_condition[2]
1 1
.names $false transmitter.break_condition[3]
1 1
.names transmitter.r_setup[0] transmitter.break_condition[4]
1 1
.names transmitter.r_setup[1] transmitter.break_condition[5]
1 1
.names transmitter.r_setup[2] transmitter.break_condition[6]
1 1
.names transmitter.r_setup[3] transmitter.break_condition[7]
1 1
.names transmitter.r_setup[4] transmitter.break_condition[8]
1 1
.names transmitter.r_setup[5] transmitter.break_condition[9]
1 1
.names transmitter.r_setup[6] transmitter.break_condition[10]
1 1
.names transmitter.r_setup[7] transmitter.break_condition[11]
1 1
.names transmitter.r_setup[8] transmitter.break_condition[12]
1 1
.names transmitter.r_setup[9] transmitter.break_condition[13]
1 1
.names transmitter.r_setup[10] transmitter.break_condition[14]
1 1
.names transmitter.r_setup[11] transmitter.break_condition[15]
1 1
.names transmitter.r_setup[12] transmitter.break_condition[16]
1 1
.names transmitter.r_setup[13] transmitter.break_condition[17]
1 1
.names transmitter.r_setup[14] transmitter.break_condition[18]
1 1
.names transmitter.r_setup[15] transmitter.break_condition[19]
1 1
.names transmitter.r_setup[16] transmitter.break_condition[20]
1 1
.names transmitter.r_setup[17] transmitter.break_condition[21]
1 1
.names transmitter.r_setup[18] transmitter.break_condition[22]
1 1
.names transmitter.r_setup[19] transmitter.break_condition[23]
1 1
.names transmitter.r_setup[20] transmitter.break_condition[24]
1 1
.names transmitter.r_setup[21] transmitter.break_condition[25]
1 1
.names transmitter.r_setup[22] transmitter.break_condition[26]
1 1
.names transmitter.r_setup[23] transmitter.break_condition[27]
1 1
.names transmitter.r_setup[0] transmitter.clocks_per_baud[0]
1 1
.names transmitter.r_setup[1] transmitter.clocks_per_baud[1]
1 1
.names transmitter.r_setup[2] transmitter.clocks_per_baud[2]
1 1
.names transmitter.r_setup[3] transmitter.clocks_per_baud[3]
1 1
.names transmitter.r_setup[4] transmitter.clocks_per_baud[4]
1 1
.names transmitter.r_setup[5] transmitter.clocks_per_baud[5]
1 1
.names transmitter.r_setup[6] transmitter.clocks_per_baud[6]
1 1
.names transmitter.r_setup[7] transmitter.clocks_per_baud[7]
1 1
.names transmitter.r_setup[8] transmitter.clocks_per_baud[8]
1 1
.names transmitter.r_setup[9] transmitter.clocks_per_baud[9]
1 1
.names transmitter.r_setup[10] transmitter.clocks_per_baud[10]
1 1
.names transmitter.r_setup[11] transmitter.clocks_per_baud[11]
1 1
.names transmitter.r_setup[12] transmitter.clocks_per_baud[12]
1 1
.names transmitter.r_setup[13] transmitter.clocks_per_baud[13]
1 1
.names transmitter.r_setup[14] transmitter.clocks_per_baud[14]
1 1
.names transmitter.r_setup[15] transmitter.clocks_per_baud[15]
1 1
.names transmitter.r_setup[16] transmitter.clocks_per_baud[16]
1 1
.names transmitter.r_setup[17] transmitter.clocks_per_baud[17]
1 1
.names transmitter.r_setup[18] transmitter.clocks_per_baud[18]
1 1
.names transmitter.r_setup[19] transmitter.clocks_per_baud[19]
1 1
.names transmitter.r_setup[20] transmitter.clocks_per_baud[20]
1 1
.names transmitter.r_setup[21] transmitter.clocks_per_baud[21]
1 1
.names transmitter.r_setup[22] transmitter.clocks_per_baud[22]
1 1
.names transmitter.r_setup[23] transmitter.clocks_per_baud[23]
1 1
.names $false transmitter.clocks_per_baud[24]
1 1
.names $false transmitter.clocks_per_baud[25]
1 1
.names $false transmitter.clocks_per_baud[26]
1 1
.names $false transmitter.clocks_per_baud[27]
1 1
.names transmitter.r_setup[28] transmitter.data_bits[0]
1 1
.names transmitter.r_setup[29] transmitter.data_bits[1]
1 1
.names clk_50mhz transmitter.i_clk
1 1
.names tx_data[0] transmitter.i_data[0]
1 1
.names tx_data[1] transmitter.i_data[1]
1 1
.names tx_data[2] transmitter.i_data[2]
1 1
.names tx_data[3] transmitter.i_data[3]
1 1
.names tx_data[4] transmitter.i_data[4]
1 1
.names tx_data[5] transmitter.i_data[5]
1 1
.names tx_data[6] transmitter.i_data[6]
1 1
.names tx_data[7] transmitter.i_data[7]
1 1
.names pwr_reset transmitter.i_reset
1 1
.names tx_stb transmitter.i_wr
1 1
.names transmitter.r_busy transmitter.o_busy
1 1
.names o_uart_tx transmitter.o_uart_tx
1 1
.names transmitter.fixdp_value transmitter.parity_even
1 1
.names transmitter.fixdp_value transmitter.r_setup[24]
1 1
.names transmitter.fixd_parity transmitter.r_setup[25]
1 1
.names transmitter.use_parity transmitter.r_setup[26]
1 1
.names transmitter.dblstop transmitter.r_setup[27]
1 1
.names $undef transmitter.r_setup[30]
1 1
.names transmitter.r_busy tx_busy
1 1
.end
