Release 7.1.03i Map H.41
Xilinx Mapping Report File for Design 'hd_gen_module'

Design Information
------------------
Command Line   : C:/Xilinx71/bin/nt/map.exe -ise
f:\pt8612\xilinx\vhdl\hd_module\HD_Module.ise -intstyle ise -p xc4vfx20-ff672-11
-cm area -pr b -k 4 -c 100 -o hd_gen_module_map.ncd hd_gen_module.ngd
hd_gen_module.pcf 
Target Device  : xc4vfx20
Target Package : ff672
Target Speed   : -11
Mapper Version : virtex4 -- $Revision: 1.26.6.4 $
Mapped Date    : Fri Oct 07 11:56:38 2005

Design Summary
--------------
Number of errors:      0
Number of warnings:    2
Logic Utilization:
  Number of Slice Flip Flops:         431 out of  17,088    2%
  Number of 4 input LUTs:             796 out of  17,088    4%
Logic Distribution:
  Number of occupied Slices:                          586 out of   8,544    6%
    Number of Slices containing only related logic:     586 out of     586  100%
    Number of Slices containing unrelated logic:          0 out of     586    0%
      *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:            813 out of  17,088    4%
  Number used as logic:                796
  Number used as a route-thru:          17
  Number of bonded IOBs:               24 out of     320    7%
  Number of BUFG/BUFGCTRLs:             3 out of      32    9%
    Number used as BUFGs:                2
    Number used as BUFGCTRLs:            1

Total equivalent gate count for design:  9,397
Additional JTAG gate count for IOBs:  1,152
Peak Memory Usage:  177 MB

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group Summary
Section 10 - Modular Design Summary
Section 11 - Timing Report
Section 12 - Configuration String Information
Section 13 - Additional Device Resource Counts

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------
WARNING:LIT:243 - Logical network cs2_i has no load.
WARNING:LIT:374 - The above warning message base_net_load_rule is repeated 2
   more times for the following (max. 5 shown):
   cs3_i,
   cs4_i
   To see the details of these warning messages, please use the -detail switch.

Section 3 - Informational
-------------------------
INFO:MapLib:562 - No environment variables are currently set.
INFO:MapLib:159 - Net Timing constraints on signal f1485_i are pushed forward
   through input buffer.
INFO:MapLib:159 - Net Timing constraints on signal f1484_i are pushed forward
   through input buffer.
INFO:LIT:244 - All of the single ended outputs in this design are using slew
   rate limited output drivers. The delay on speed critical single ended outputs
   can be dramatically reduced by designating them as fast outputs in the
   schematic.

Section 4 - Removed Logic Summary
---------------------------------
   2 block(s) optimized away

Section 5 - Removed Logic
-------------------------

Optimized Block(s):
TYPE 		BLOCK
GND 		XST_GND
VCC 		XST_VCC

To enable printing of redundant blocks removed and signals merged, set the
detailed map report option and rerun map.

Section 6 - IOB Properties
--------------------------

+----------------------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type             | Direction | IO Standard | Drive    | Slew | Reg (s)      | Resistor | IOB      |
|                                    |                  |           |             | Strength | Rate |              |          | Delay    |
+----------------------------------------------------------------------------------------------------------------------------------------+
| cs1_i                              | IOB              | INPUT     | LVCMOS25    |          |      | IFF1         |          |          |
| debug_o<0>                         | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW |              |          |          |
| debug_o<1>                         | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW |              |          |          |
| debug_o<2>                         | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1         |          |          |
| debug_o<3>                         | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1         |          |          |
| debug_o<4>                         | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW |              |          |          |
| debug_o<5>                         | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW |              |          |          |
| debug_o<6>                         | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW |              |          |          |
| debug_o<7>                         | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW |              |          |          |
| debug_o<8>                         | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW |              |          |          |
| debug_o<9>                         | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW |              |          |          |
| f1484_i                            | IOB              | INPUT     | LVCMOS25    |          |      |              |          |          |
| f1485_i                            | IOB              | INPUT     | LVCMOS25    |          |      |              |          |          |
| f4m_i                              | IOB              | INPUT     | LVCMOS25    |          |      | IFF1         |          |          |
| f8g_i                              | IOB              | INPUT     | LVCMOS25    |          |      | IFF1         |          |          |
| led1_o                             | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW |              |          |          |
| led2_o                             | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW |              |          |          |
| led3_o                             | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1         |          |          |
| led4_o                             | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1         |          |          |
| mosi_i                             | IOB              | INPUT     | LVCMOS25    |          |      | IFF1         |          |          |
| mreset_i                           | IOB              | INPUT     | LVCMOS25    |          |      | IFF1         |          |          |
| res1_o                             | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW |              |          |          |
| res2_o                             | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW |              |          |          |
| sck_i                              | IOB              | INPUT     | LVCMOS25    |          |      | IFF1         |          |          |
+----------------------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group Summary
------------------------------
No area groups were found in this design.

Section 10 - Modular Design Summary
-----------------------------------
Modular Design not used for this design.

Section 11 - Timing Report
--------------------------
This design was not run using timing mode.

Section 12 - Configuration String Details
--------------------------
Use the "-detail" map option to print out Configuration Strings

Section 13 - Additional Device Resource Counts
----------------------------------------------
Number of JTAG Gates for IOBs = 24
Number of Equivalent Gates for Design = 9,397
Number of RPM Macros = 0
Number of Hard Macros = 0
PMV = 0
USR_ACCESS_VIRTEX4 = 0
BUFIO = 0
GT11CLK = 0
GT11 = 0
IDELAYCTRL = 0
FRAME_ECC_VIRTEX4 = 0
STARTUP_VIRTEX4 = 0
JTAGPPC = 0
ICAP_VIRTEX4 = 0
DPM = 0
DCI_TEST = 0
DCIRESET = 0
CAPTURE_VIRTEX4 = 0
BSCAN_VIRTEX4 = 0
OSERDES = 0
ISERDES = 0
BUFR = 0
EMAC = 0
PPC405_ADV = 0
MONITOR = 0
PMCD = 0
DCM_ADV = 0
DSP48 = 0
Unbonded IOBs = 0
Bonded IOBs = 24
XORs = 187
CARRY_INITs = 98
CARRY_SKIPs = 0
CARRY_MUXes = 178
Shift Registers = 0
Static Shift Registers = 0
Dynamic Shift Registers = 0
16x1 ROMs = 0
16x1 RAMs = 0
32x1 RAMs = 0
Dual Port RAMs = 0
MUXFs = 2
MULT_ANDs = 0
4 input LUTs used as Route-Thrus = 17
4 input LUTs = 796
Slice Latches not driven by LUTs = 0
Slice Latches = 0
Slice Flip Flops not driven by LUTs = 193
Slice Flip Flops = 431
SliceMs = 0
SliceLs = 586
Slices = 586
F6 Muxes = 0
F5 Muxes = 2
F8 Muxes = 0
F7 Muxes = 0
Number of LUT signals with 4 loads = 3
Number of LUT signals with 3 loads = 5
Number of LUT signals with 2 loads = 167
Number of LUT signals with 1 load = 600
NGM Average fanout of LUT = 1.54
NGM Maximum fanout of LUT = 24
NGM Average fanin for LUT = 2.6068
Number of LUT symbols = 796
