--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 25 project_r.ncd
project.pcf

Design file:              project_r.ncd
Physical constraint file: project.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 25 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "pixclk0_IBUFG" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.340ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "pixclk0_IBUFG" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: dcm_main/CLKIN
  Logical resource: dcm_main/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: dcm_main_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: dcm_main/CLKIN
  Logical resource: dcm_main/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: dcm_main_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmper_CLKIN)
  Physical resource: dcm_main/CLKIN
  Logical resource: dcm_main/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: dcm_main_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmper_CLKOUT)
  Physical resource: dcm_main/CLK0
  Logical resource: dcm_main/CLK0
  Location pin: DCM_X0Y2.CLK0
  Clock network: clkdcm
--------------------------------------------------------------------------------
Slack: 9.075ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tbufper_I)
  Physical resource: SP6_BUFIO_INSERT_ML_BUFIO2_0/I
  Logical resource: SP6_BUFIO_INSERT_ML_BUFIO2_0/I
  Location pin: BUFIO2_X0Y16.I
  Clock network: pixclk0_IBUFG
--------------------------------------------------------------------------------
Slack: 190.000ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmper_CLKIN)
  Physical resource: dcm_main/CLKIN
  Logical resource: dcm_main/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: dcm_main_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 190.000ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmper_CLKOUT)
  Physical resource: dcm_main/CLK0
  Logical resource: dcm_main/CLK0
  Location pin: DCM_X0Y2.CLK0
  Clock network: clkdcm
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "prueba" derived from  NET 
"pixclk0_IBUFG" PERIOD = 10 ns HIGH 50%;  divided by 2.00 to 5 nS and duty 
cycle corrected to HIGH 2.500 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 70213 paths analyzed, 460 endpoints analyzed, 97 failing endpoints
 97 timing errors detected. (97 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.866ns.
--------------------------------------------------------------------------------
Slack:                  -3.866ns (requirement - (data path - clock path skew + uncertainty))
  Source:               green_0 (FF)
  Destination:          encode_G/balance_acc_3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      8.547ns (Levels of Logic = 11)
  Clock Path Skew:      -0.003ns (0.156 - 0.159)
  Source Clock:         prueba_BUFG rising at 0.000ns
  Destination Clock:    prueba_BUFG rising at 5.000ns
  Clock Uncertainty:    0.316ns

  Clock Uncertainty:          0.316ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.561ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: green_0 to encode_G/balance_acc_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y27.AQ       Tcko                  0.408   green<6>
                                                       green_0
    SLICE_X7Y29.C3       net (fanout=11)       0.522   green<0>
    SLICE_X7Y29.C        Tilo                  0.259   encode_G/GND_4_o_GND_4_o_and_26_OUT<0>1
                                                       encode_G/ADDERTREE_INTERNAL_Madd3_lut<0>11
    SLICE_X7Y29.A2       net (fanout=3)        0.448   encode_G/ADDERTREE_INTERNAL_Madd3_lut<0>1
    SLICE_X7Y29.A        Tilo                  0.259   encode_G/GND_4_o_GND_4_o_and_26_OUT<0>1
                                                       encode_G/ADDERTREE_INTERNAL_Madd41
    SLICE_X6Y28.A6       net (fanout=1)        0.279   encode_G/ADDERTREE_INTERNAL_Madd4
    SLICE_X6Y28.A        Tilo                  0.205   encode_G/ADDERTREE_INTERNAL_Madd_cy<0>
                                                       encode_G/XNOR2
    SLICE_X5Y28.C4       net (fanout=18)       0.516   encode_G/XNOR
    SLICE_X5Y28.CMUX     Tilo                  0.313   encode_G/ADDERTREE_INTERNAL_Madd_15
                                                       encode_G/Mxor_q_m<7:1>_2_xo<0>1
    SLICE_X5Y28.A6       net (fanout=6)        0.530   encode_G/q_m<3>
    SLICE_X5Y28.A        Tilo                  0.259   encode_G/ADDERTREE_INTERNAL_Madd_15
                                                       encode_G/ADDERTREE_INTERNAL_Madd5_lut<0>1
    SLICE_X5Y28.D3       net (fanout=6)        0.332   encode_G/ADDERTREE_INTERNAL_Madd5_lut<0>
    SLICE_X5Y28.D        Tilo                  0.259   encode_G/ADDERTREE_INTERNAL_Madd_15
                                                       encode_G/ADDERTREE_INTERNAL_Madd5_xor<1>11
    SLICE_X5Y29.B3       net (fanout=2)        0.466   encode_G/ADDERTREE_INTERNAL_Madd_15
    SLICE_X5Y29.B        Tilo                  0.259   encode_G/ADDERTREE_INTERNAL_Madd7_cy<0>1
                                                       encode_G/ADDERTREE_INTERNAL_Madd7_xor<0>21
    SLICE_X7Y29.B4       net (fanout=4)        0.532   encode_G/ADDERTREE_INTERNAL_Madd_17
    SLICE_X7Y29.B        Tilo                  0.259   encode_G/GND_4_o_GND_4_o_and_26_OUT<0>1
                                                       encode_G/GND_4_o_GND_4_o_OR_54_o
    SLICE_X7Y29.D2       net (fanout=16)       0.473   encode_G/GND_4_o_GND_4_o_OR_54_o
    SLICE_X7Y29.DMUX     Tilo                  0.313   encode_G/GND_4_o_GND_4_o_and_26_OUT<0>1
                                                       encode_G/Mmux_invert_q_m11
    SLICE_X7Y30.D4       net (fanout=4)        0.632   encode_G/invert_q_m
    SLICE_X7Y30.D        Tilo                  0.259   encode_G/balance_acc<3>
                                                       encode_G/Maccum_balance_acc_cy<1>11
    SLICE_X7Y30.B2       net (fanout=2)        0.443   encode_G/Maccum_balance_acc_cy<1>
    SLICE_X7Y30.CLK      Tas                   0.322   encode_G/balance_acc<3>
                                                       encode_G/Maccum_balance_acc_xor<3>11
                                                       encode_G/balance_acc_3
    -------------------------------------------------  ---------------------------
    Total                                      8.547ns (3.374ns logic, 5.173ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------
Slack:                  -3.858ns (requirement - (data path - clock path skew + uncertainty))
  Source:               green_0 (FF)
  Destination:          encode_G/balance_acc_3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      8.539ns (Levels of Logic = 12)
  Clock Path Skew:      -0.003ns (0.156 - 0.159)
  Source Clock:         prueba_BUFG rising at 0.000ns
  Destination Clock:    prueba_BUFG rising at 5.000ns
  Clock Uncertainty:    0.316ns

  Clock Uncertainty:          0.316ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.561ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: green_0 to encode_G/balance_acc_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y27.AQ       Tcko                  0.408   green<6>
                                                       green_0
    SLICE_X7Y29.C3       net (fanout=11)       0.522   green<0>
    SLICE_X7Y29.C        Tilo                  0.259   encode_G/GND_4_o_GND_4_o_and_26_OUT<0>1
                                                       encode_G/ADDERTREE_INTERNAL_Madd3_lut<0>11
    SLICE_X7Y29.A2       net (fanout=3)        0.448   encode_G/ADDERTREE_INTERNAL_Madd3_lut<0>1
    SLICE_X7Y29.A        Tilo                  0.259   encode_G/GND_4_o_GND_4_o_and_26_OUT<0>1
                                                       encode_G/ADDERTREE_INTERNAL_Madd41
    SLICE_X6Y28.A6       net (fanout=1)        0.279   encode_G/ADDERTREE_INTERNAL_Madd4
    SLICE_X6Y28.A        Tilo                  0.205   encode_G/ADDERTREE_INTERNAL_Madd_cy<0>
                                                       encode_G/XNOR2
    SLICE_X5Y28.C4       net (fanout=18)       0.516   encode_G/XNOR
    SLICE_X5Y28.CMUX     Tilo                  0.313   encode_G/ADDERTREE_INTERNAL_Madd_15
                                                       encode_G/Mxor_q_m<7:1>_2_xo<0>1
    SLICE_X5Y28.A6       net (fanout=6)        0.530   encode_G/q_m<3>
    SLICE_X5Y28.A        Tilo                  0.259   encode_G/ADDERTREE_INTERNAL_Madd_15
                                                       encode_G/ADDERTREE_INTERNAL_Madd5_lut<0>1
    SLICE_X5Y28.D3       net (fanout=6)        0.332   encode_G/ADDERTREE_INTERNAL_Madd5_lut<0>
    SLICE_X5Y28.D        Tilo                  0.259   encode_G/ADDERTREE_INTERNAL_Madd_15
                                                       encode_G/ADDERTREE_INTERNAL_Madd5_xor<1>11
    SLICE_X5Y29.D6       net (fanout=2)        0.285   encode_G/ADDERTREE_INTERNAL_Madd_15
    SLICE_X5Y29.D        Tilo                  0.259   encode_G/ADDERTREE_INTERNAL_Madd7_cy<0>1
                                                       encode_G/ADDERTREE_INTERNAL_Madd7_cy<0>21
    SLICE_X5Y29.C6       net (fanout=5)        0.132   encode_G/ADDERTREE_INTERNAL_Madd7_cy<0>1
    SLICE_X5Y29.C        Tilo                  0.259   encode_G/ADDERTREE_INTERNAL_Madd7_cy<0>1
                                                       encode_G/GND_4_o_GND_4_o_OR_54_o11
    SLICE_X7Y29.B6       net (fanout=3)        0.314   encode_G/GND_4_o_GND_4_o_OR_54_o1
    SLICE_X7Y29.B        Tilo                  0.259   encode_G/GND_4_o_GND_4_o_and_26_OUT<0>1
                                                       encode_G/GND_4_o_GND_4_o_OR_54_o
    SLICE_X7Y29.D2       net (fanout=16)       0.473   encode_G/GND_4_o_GND_4_o_OR_54_o
    SLICE_X7Y29.DMUX     Tilo                  0.313   encode_G/GND_4_o_GND_4_o_and_26_OUT<0>1
                                                       encode_G/Mmux_invert_q_m11
    SLICE_X7Y30.D4       net (fanout=4)        0.632   encode_G/invert_q_m
    SLICE_X7Y30.D        Tilo                  0.259   encode_G/balance_acc<3>
                                                       encode_G/Maccum_balance_acc_cy<1>11
    SLICE_X7Y30.B2       net (fanout=2)        0.443   encode_G/Maccum_balance_acc_cy<1>
    SLICE_X7Y30.CLK      Tas                   0.322   encode_G/balance_acc<3>
                                                       encode_G/Maccum_balance_acc_xor<3>11
                                                       encode_G/balance_acc_3
    -------------------------------------------------  ---------------------------
    Total                                      8.539ns (3.633ns logic, 4.906ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------
Slack:                  -3.807ns (requirement - (data path - clock path skew + uncertainty))
  Source:               green_1 (FF)
  Destination:          encode_G/balance_acc_3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      8.480ns (Levels of Logic = 11)
  Clock Path Skew:      -0.011ns (0.280 - 0.291)
  Source Clock:         prueba_BUFG rising at 0.000ns
  Destination Clock:    prueba_BUFG rising at 5.000ns
  Clock Uncertainty:    0.316ns

  Clock Uncertainty:          0.316ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.561ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: green_1 to encode_G/balance_acc_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y28.CQ       Tcko                  0.447   green<1>
                                                       green_1
    SLICE_X7Y29.C5       net (fanout=8)        0.416   green<1>
    SLICE_X7Y29.C        Tilo                  0.259   encode_G/GND_4_o_GND_4_o_and_26_OUT<0>1
                                                       encode_G/ADDERTREE_INTERNAL_Madd3_lut<0>11
    SLICE_X7Y29.A2       net (fanout=3)        0.448   encode_G/ADDERTREE_INTERNAL_Madd3_lut<0>1
    SLICE_X7Y29.A        Tilo                  0.259   encode_G/GND_4_o_GND_4_o_and_26_OUT<0>1
                                                       encode_G/ADDERTREE_INTERNAL_Madd41
    SLICE_X6Y28.A6       net (fanout=1)        0.279   encode_G/ADDERTREE_INTERNAL_Madd4
    SLICE_X6Y28.A        Tilo                  0.205   encode_G/ADDERTREE_INTERNAL_Madd_cy<0>
                                                       encode_G/XNOR2
    SLICE_X5Y28.C4       net (fanout=18)       0.516   encode_G/XNOR
    SLICE_X5Y28.CMUX     Tilo                  0.313   encode_G/ADDERTREE_INTERNAL_Madd_15
                                                       encode_G/Mxor_q_m<7:1>_2_xo<0>1
    SLICE_X5Y28.A6       net (fanout=6)        0.530   encode_G/q_m<3>
    SLICE_X5Y28.A        Tilo                  0.259   encode_G/ADDERTREE_INTERNAL_Madd_15
                                                       encode_G/ADDERTREE_INTERNAL_Madd5_lut<0>1
    SLICE_X5Y28.D3       net (fanout=6)        0.332   encode_G/ADDERTREE_INTERNAL_Madd5_lut<0>
    SLICE_X5Y28.D        Tilo                  0.259   encode_G/ADDERTREE_INTERNAL_Madd_15
                                                       encode_G/ADDERTREE_INTERNAL_Madd5_xor<1>11
    SLICE_X5Y29.B3       net (fanout=2)        0.466   encode_G/ADDERTREE_INTERNAL_Madd_15
    SLICE_X5Y29.B        Tilo                  0.259   encode_G/ADDERTREE_INTERNAL_Madd7_cy<0>1
                                                       encode_G/ADDERTREE_INTERNAL_Madd7_xor<0>21
    SLICE_X7Y29.B4       net (fanout=4)        0.532   encode_G/ADDERTREE_INTERNAL_Madd_17
    SLICE_X7Y29.B        Tilo                  0.259   encode_G/GND_4_o_GND_4_o_and_26_OUT<0>1
                                                       encode_G/GND_4_o_GND_4_o_OR_54_o
    SLICE_X7Y29.D2       net (fanout=16)       0.473   encode_G/GND_4_o_GND_4_o_OR_54_o
    SLICE_X7Y29.DMUX     Tilo                  0.313   encode_G/GND_4_o_GND_4_o_and_26_OUT<0>1
                                                       encode_G/Mmux_invert_q_m11
    SLICE_X7Y30.D4       net (fanout=4)        0.632   encode_G/invert_q_m
    SLICE_X7Y30.D        Tilo                  0.259   encode_G/balance_acc<3>
                                                       encode_G/Maccum_balance_acc_cy<1>11
    SLICE_X7Y30.B2       net (fanout=2)        0.443   encode_G/Maccum_balance_acc_cy<1>
    SLICE_X7Y30.CLK      Tas                   0.322   encode_G/balance_acc<3>
                                                       encode_G/Maccum_balance_acc_xor<3>11
                                                       encode_G/balance_acc_3
    -------------------------------------------------  ---------------------------
    Total                                      8.480ns (3.413ns logic, 5.067ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------
Slack:                  -3.799ns (requirement - (data path - clock path skew + uncertainty))
  Source:               green_1 (FF)
  Destination:          encode_G/balance_acc_3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      8.472ns (Levels of Logic = 12)
  Clock Path Skew:      -0.011ns (0.280 - 0.291)
  Source Clock:         prueba_BUFG rising at 0.000ns
  Destination Clock:    prueba_BUFG rising at 5.000ns
  Clock Uncertainty:    0.316ns

  Clock Uncertainty:          0.316ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.561ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: green_1 to encode_G/balance_acc_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y28.CQ       Tcko                  0.447   green<1>
                                                       green_1
    SLICE_X7Y29.C5       net (fanout=8)        0.416   green<1>
    SLICE_X7Y29.C        Tilo                  0.259   encode_G/GND_4_o_GND_4_o_and_26_OUT<0>1
                                                       encode_G/ADDERTREE_INTERNAL_Madd3_lut<0>11
    SLICE_X7Y29.A2       net (fanout=3)        0.448   encode_G/ADDERTREE_INTERNAL_Madd3_lut<0>1
    SLICE_X7Y29.A        Tilo                  0.259   encode_G/GND_4_o_GND_4_o_and_26_OUT<0>1
                                                       encode_G/ADDERTREE_INTERNAL_Madd41
    SLICE_X6Y28.A6       net (fanout=1)        0.279   encode_G/ADDERTREE_INTERNAL_Madd4
    SLICE_X6Y28.A        Tilo                  0.205   encode_G/ADDERTREE_INTERNAL_Madd_cy<0>
                                                       encode_G/XNOR2
    SLICE_X5Y28.C4       net (fanout=18)       0.516   encode_G/XNOR
    SLICE_X5Y28.CMUX     Tilo                  0.313   encode_G/ADDERTREE_INTERNAL_Madd_15
                                                       encode_G/Mxor_q_m<7:1>_2_xo<0>1
    SLICE_X5Y28.A6       net (fanout=6)        0.530   encode_G/q_m<3>
    SLICE_X5Y28.A        Tilo                  0.259   encode_G/ADDERTREE_INTERNAL_Madd_15
                                                       encode_G/ADDERTREE_INTERNAL_Madd5_lut<0>1
    SLICE_X5Y28.D3       net (fanout=6)        0.332   encode_G/ADDERTREE_INTERNAL_Madd5_lut<0>
    SLICE_X5Y28.D        Tilo                  0.259   encode_G/ADDERTREE_INTERNAL_Madd_15
                                                       encode_G/ADDERTREE_INTERNAL_Madd5_xor<1>11
    SLICE_X5Y29.D6       net (fanout=2)        0.285   encode_G/ADDERTREE_INTERNAL_Madd_15
    SLICE_X5Y29.D        Tilo                  0.259   encode_G/ADDERTREE_INTERNAL_Madd7_cy<0>1
                                                       encode_G/ADDERTREE_INTERNAL_Madd7_cy<0>21
    SLICE_X5Y29.C6       net (fanout=5)        0.132   encode_G/ADDERTREE_INTERNAL_Madd7_cy<0>1
    SLICE_X5Y29.C        Tilo                  0.259   encode_G/ADDERTREE_INTERNAL_Madd7_cy<0>1
                                                       encode_G/GND_4_o_GND_4_o_OR_54_o11
    SLICE_X7Y29.B6       net (fanout=3)        0.314   encode_G/GND_4_o_GND_4_o_OR_54_o1
    SLICE_X7Y29.B        Tilo                  0.259   encode_G/GND_4_o_GND_4_o_and_26_OUT<0>1
                                                       encode_G/GND_4_o_GND_4_o_OR_54_o
    SLICE_X7Y29.D2       net (fanout=16)       0.473   encode_G/GND_4_o_GND_4_o_OR_54_o
    SLICE_X7Y29.DMUX     Tilo                  0.313   encode_G/GND_4_o_GND_4_o_and_26_OUT<0>1
                                                       encode_G/Mmux_invert_q_m11
    SLICE_X7Y30.D4       net (fanout=4)        0.632   encode_G/invert_q_m
    SLICE_X7Y30.D        Tilo                  0.259   encode_G/balance_acc<3>
                                                       encode_G/Maccum_balance_acc_cy<1>11
    SLICE_X7Y30.B2       net (fanout=2)        0.443   encode_G/Maccum_balance_acc_cy<1>
    SLICE_X7Y30.CLK      Tas                   0.322   encode_G/balance_acc<3>
                                                       encode_G/Maccum_balance_acc_xor<3>11
                                                       encode_G/balance_acc_3
    -------------------------------------------------  ---------------------------
    Total                                      8.472ns (3.672ns logic, 4.800ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------
Slack:                  -3.792ns (requirement - (data path - clock path skew + uncertainty))
  Source:               blue_5 (FF)
  Destination:          encode_B/balance_acc_3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      8.467ns (Levels of Logic = 13)
  Clock Path Skew:      -0.009ns (0.156 - 0.165)
  Source Clock:         prueba_BUFG rising at 0.000ns
  Destination Clock:    prueba_BUFG rising at 5.000ns
  Clock Uncertainty:    0.316ns

  Clock Uncertainty:          0.316ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.561ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: blue_5 to encode_B/balance_acc_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y14.BQ      Tcko                  0.391   blue<6>
                                                       blue_5
    SLICE_X10Y13.D4      net (fanout=9)        0.430   blue<5>
    SLICE_X10Y13.D       Tilo                  0.205   encode_B/ADDERTREE_INTERNAL_Madd_lut<0>
                                                       encode_B/ADDERTREE_INTERNAL_Madd_lut<0>1
    SLICE_X10Y13.C6      net (fanout=1)        0.118   encode_B/ADDERTREE_INTERNAL_Madd_lut<0>
    SLICE_X10Y13.C       Tilo                  0.205   encode_B/ADDERTREE_INTERNAL_Madd_lut<0>
                                                       encode_B/ADDERTREE_INTERNAL_Madd4_lut<0>1
    SLICE_X11Y12.C1      net (fanout=1)        0.580   encode_B/ADDERTREE_INTERNAL_Madd4_lut<0>
    SLICE_X11Y12.C       Tilo                  0.259   encode_B/XNOR1
                                                       encode_B/XNOR2
    SLICE_X11Y13.C5      net (fanout=9)        0.360   encode_B/XNOR
    SLICE_X11Y13.CMUX    Tilo                  0.313   blue<4>
                                                       encode_B/Mxor_q_m<7:1>_2_xo<0>1
    SLICE_X9Y13.A5       net (fanout=6)        0.415   encode_B/q_m<3>
    SLICE_X9Y13.A        Tilo                  0.259   encode_B/ADDERTREE_INTERNAL_Madd_17
                                                       encode_B/ADDERTREE_INTERNAL_Madd5_lut<0>1
    SLICE_X9Y13.B6       net (fanout=6)        0.139   encode_B/ADDERTREE_INTERNAL_Madd5_lut<0>
    SLICE_X9Y13.B        Tilo                  0.259   encode_B/ADDERTREE_INTERNAL_Madd_17
                                                       encode_B/ADDERTREE_INTERNAL_Madd7_cy<0>11
    SLICE_X9Y14.B2       net (fanout=2)        0.711   encode_B/ADDERTREE_INTERNAL_Madd7_cy<0>
    SLICE_X9Y14.B        Tilo                  0.259   encode_B/GND_4_o_GND_4_o_OR_54_o1
                                                       encode_B/ADDERTREE_INTERNAL_Madd7_cy<0>21
    SLICE_X9Y14.C6       net (fanout=4)        0.296   encode_B/ADDERTREE_INTERNAL_Madd7_cy<0>1
    SLICE_X9Y14.C        Tilo                  0.259   encode_B/GND_4_o_GND_4_o_OR_54_o1
                                                       encode_B/GND_4_o_GND_4_o_OR_54_o11
    SLICE_X9Y15.B6       net (fanout=3)        0.289   encode_B/GND_4_o_GND_4_o_OR_54_o1
    SLICE_X9Y15.B        Tilo                  0.259   encode_B/balance_acc<1>
                                                       encode_B/GND_4_o_GND_4_o_OR_54_o
    SLICE_X11Y15.B4      net (fanout=6)        0.532   encode_B/GND_4_o_GND_4_o_OR_54_o
    SLICE_X11Y15.BMUX    Tilo                  0.313   encode_B/TMDS<0>
                                                       encode_B/Mmux_invert_q_m11
    SLICE_X10Y14.D4      net (fanout=13)       0.463   encode_B/invert_q_m
    SLICE_X10Y14.D       Tilo                  0.205   encode_B/balance_acc<3>
                                                       encode_B/Maccum_balance_acc_lut<0>1
    SLICE_X10Y14.C6      net (fanout=1)        0.118   encode_B/Maccum_balance_acc_lut<0>
    SLICE_X10Y14.C       Tilo                  0.205   encode_B/balance_acc<3>
                                                       encode_B/Maccum_balance_acc_cy<1>11
    SLICE_X10Y14.B4      net (fanout=2)        0.284   encode_B/Maccum_balance_acc_cy<1>
    SLICE_X10Y14.CLK     Tas                   0.341   encode_B/balance_acc<3>
                                                       encode_B/Maccum_balance_acc_xor<3>11
                                                       encode_B/balance_acc_3
    -------------------------------------------------  ---------------------------
    Total                                      8.467ns (3.732ns logic, 4.735ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------
Slack:                  -3.777ns (requirement - (data path - clock path skew + uncertainty))
  Source:               green_0 (FF)
  Destination:          encode_G/balance_acc_3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      8.458ns (Levels of Logic = 12)
  Clock Path Skew:      -0.003ns (0.156 - 0.159)
  Source Clock:         prueba_BUFG rising at 0.000ns
  Destination Clock:    prueba_BUFG rising at 5.000ns
  Clock Uncertainty:    0.316ns

  Clock Uncertainty:          0.316ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.561ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: green_0 to encode_G/balance_acc_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y27.AQ       Tcko                  0.408   green<6>
                                                       green_0
    SLICE_X7Y29.C3       net (fanout=11)       0.522   green<0>
    SLICE_X7Y29.C        Tilo                  0.259   encode_G/GND_4_o_GND_4_o_and_26_OUT<0>1
                                                       encode_G/ADDERTREE_INTERNAL_Madd3_lut<0>11
    SLICE_X7Y29.A2       net (fanout=3)        0.448   encode_G/ADDERTREE_INTERNAL_Madd3_lut<0>1
    SLICE_X7Y29.A        Tilo                  0.259   encode_G/GND_4_o_GND_4_o_and_26_OUT<0>1
                                                       encode_G/ADDERTREE_INTERNAL_Madd41
    SLICE_X6Y28.A6       net (fanout=1)        0.279   encode_G/ADDERTREE_INTERNAL_Madd4
    SLICE_X6Y28.A        Tilo                  0.205   encode_G/ADDERTREE_INTERNAL_Madd_cy<0>
                                                       encode_G/XNOR2
    SLICE_X5Y28.C4       net (fanout=18)       0.516   encode_G/XNOR
    SLICE_X5Y28.CMUX     Tilo                  0.313   encode_G/ADDERTREE_INTERNAL_Madd_15
                                                       encode_G/Mxor_q_m<7:1>_2_xo<0>1
    SLICE_X5Y28.A6       net (fanout=6)        0.530   encode_G/q_m<3>
    SLICE_X5Y28.A        Tilo                  0.259   encode_G/ADDERTREE_INTERNAL_Madd_15
                                                       encode_G/ADDERTREE_INTERNAL_Madd5_lut<0>1
    SLICE_X5Y28.B6       net (fanout=6)        0.134   encode_G/ADDERTREE_INTERNAL_Madd5_lut<0>
    SLICE_X5Y28.B        Tilo                  0.259   encode_G/ADDERTREE_INTERNAL_Madd_15
                                                       encode_G/ADDERTREE_INTERNAL_Madd7_cy<0>11
    SLICE_X5Y29.D4       net (fanout=2)        0.402   encode_G/ADDERTREE_INTERNAL_Madd7_cy<0>
    SLICE_X5Y29.D        Tilo                  0.259   encode_G/ADDERTREE_INTERNAL_Madd7_cy<0>1
                                                       encode_G/ADDERTREE_INTERNAL_Madd7_cy<0>21
    SLICE_X5Y29.C6       net (fanout=5)        0.132   encode_G/ADDERTREE_INTERNAL_Madd7_cy<0>1
    SLICE_X5Y29.C        Tilo                  0.259   encode_G/ADDERTREE_INTERNAL_Madd7_cy<0>1
                                                       encode_G/GND_4_o_GND_4_o_OR_54_o11
    SLICE_X7Y29.B6       net (fanout=3)        0.314   encode_G/GND_4_o_GND_4_o_OR_54_o1
    SLICE_X7Y29.B        Tilo                  0.259   encode_G/GND_4_o_GND_4_o_and_26_OUT<0>1
                                                       encode_G/GND_4_o_GND_4_o_OR_54_o
    SLICE_X7Y29.D2       net (fanout=16)       0.473   encode_G/GND_4_o_GND_4_o_OR_54_o
    SLICE_X7Y29.DMUX     Tilo                  0.313   encode_G/GND_4_o_GND_4_o_and_26_OUT<0>1
                                                       encode_G/Mmux_invert_q_m11
    SLICE_X7Y30.D4       net (fanout=4)        0.632   encode_G/invert_q_m
    SLICE_X7Y30.D        Tilo                  0.259   encode_G/balance_acc<3>
                                                       encode_G/Maccum_balance_acc_cy<1>11
    SLICE_X7Y30.B2       net (fanout=2)        0.443   encode_G/Maccum_balance_acc_cy<1>
    SLICE_X7Y30.CLK      Tas                   0.322   encode_G/balance_acc<3>
                                                       encode_G/Maccum_balance_acc_xor<3>11
                                                       encode_G/balance_acc_3
    -------------------------------------------------  ---------------------------
    Total                                      8.458ns (3.633ns logic, 4.825ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------
Slack:                  -3.772ns (requirement - (data path - clock path skew + uncertainty))
  Source:               blue_5 (FF)
  Destination:          encode_B/balance_acc_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      8.441ns (Levels of Logic = 13)
  Clock Path Skew:      -0.015ns (0.271 - 0.286)
  Source Clock:         prueba_BUFG rising at 0.000ns
  Destination Clock:    prueba_BUFG rising at 5.000ns
  Clock Uncertainty:    0.316ns

  Clock Uncertainty:          0.316ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.561ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: blue_5 to encode_B/balance_acc_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y14.BQ      Tcko                  0.391   blue<6>
                                                       blue_5
    SLICE_X10Y13.D4      net (fanout=9)        0.430   blue<5>
    SLICE_X10Y13.D       Tilo                  0.205   encode_B/ADDERTREE_INTERNAL_Madd_lut<0>
                                                       encode_B/ADDERTREE_INTERNAL_Madd_lut<0>1
    SLICE_X10Y13.C6      net (fanout=1)        0.118   encode_B/ADDERTREE_INTERNAL_Madd_lut<0>
    SLICE_X10Y13.C       Tilo                  0.205   encode_B/ADDERTREE_INTERNAL_Madd_lut<0>
                                                       encode_B/ADDERTREE_INTERNAL_Madd4_lut<0>1
    SLICE_X11Y12.C1      net (fanout=1)        0.580   encode_B/ADDERTREE_INTERNAL_Madd4_lut<0>
    SLICE_X11Y12.C       Tilo                  0.259   encode_B/XNOR1
                                                       encode_B/XNOR2
    SLICE_X11Y13.C5      net (fanout=9)        0.360   encode_B/XNOR
    SLICE_X11Y13.CMUX    Tilo                  0.313   blue<4>
                                                       encode_B/Mxor_q_m<7:1>_2_xo<0>1
    SLICE_X9Y13.A5       net (fanout=6)        0.415   encode_B/q_m<3>
    SLICE_X9Y13.A        Tilo                  0.259   encode_B/ADDERTREE_INTERNAL_Madd_17
                                                       encode_B/ADDERTREE_INTERNAL_Madd5_lut<0>1
    SLICE_X9Y13.B6       net (fanout=6)        0.139   encode_B/ADDERTREE_INTERNAL_Madd5_lut<0>
    SLICE_X9Y13.B        Tilo                  0.259   encode_B/ADDERTREE_INTERNAL_Madd_17
                                                       encode_B/ADDERTREE_INTERNAL_Madd7_cy<0>11
    SLICE_X9Y14.B2       net (fanout=2)        0.711   encode_B/ADDERTREE_INTERNAL_Madd7_cy<0>
    SLICE_X9Y14.B        Tilo                  0.259   encode_B/GND_4_o_GND_4_o_OR_54_o1
                                                       encode_B/ADDERTREE_INTERNAL_Madd7_cy<0>21
    SLICE_X9Y14.C6       net (fanout=4)        0.296   encode_B/ADDERTREE_INTERNAL_Madd7_cy<0>1
    SLICE_X9Y14.C        Tilo                  0.259   encode_B/GND_4_o_GND_4_o_OR_54_o1
                                                       encode_B/GND_4_o_GND_4_o_OR_54_o11
    SLICE_X9Y15.B6       net (fanout=3)        0.289   encode_B/GND_4_o_GND_4_o_OR_54_o1
    SLICE_X9Y15.B        Tilo                  0.259   encode_B/balance_acc<1>
                                                       encode_B/GND_4_o_GND_4_o_OR_54_o
    SLICE_X11Y15.B4      net (fanout=6)        0.532   encode_B/GND_4_o_GND_4_o_OR_54_o
    SLICE_X11Y15.BMUX    Tilo                  0.313   encode_B/TMDS<0>
                                                       encode_B/Mmux_invert_q_m11
    SLICE_X10Y14.D4      net (fanout=13)       0.463   encode_B/invert_q_m
    SLICE_X10Y14.D       Tilo                  0.205   encode_B/balance_acc<3>
                                                       encode_B/Maccum_balance_acc_lut<0>1
    SLICE_X10Y14.C6      net (fanout=1)        0.118   encode_B/Maccum_balance_acc_lut<0>
    SLICE_X10Y14.C       Tilo                  0.205   encode_B/balance_acc<3>
                                                       encode_B/Maccum_balance_acc_cy<1>11
    SLICE_X8Y14.C6       net (fanout=2)        0.310   encode_B/Maccum_balance_acc_cy<1>
    SLICE_X8Y14.CLK      Tas                   0.289   encode_B/balance_acc<2>
                                                       encode_B/Maccum_balance_acc_xor<2>11
                                                       encode_B/balance_acc_2
    -------------------------------------------------  ---------------------------
    Total                                      8.441ns (3.680ns logic, 4.761ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------
Slack:                  -3.754ns (requirement - (data path - clock path skew + uncertainty))
  Source:               blue_5 (FF)
  Destination:          encode_B/balance_acc_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      8.424ns (Levels of Logic = 12)
  Clock Path Skew:      -0.014ns (0.272 - 0.286)
  Source Clock:         prueba_BUFG rising at 0.000ns
  Destination Clock:    prueba_BUFG rising at 5.000ns
  Clock Uncertainty:    0.316ns

  Clock Uncertainty:          0.316ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.561ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: blue_5 to encode_B/balance_acc_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y14.BQ      Tcko                  0.391   blue<6>
                                                       blue_5
    SLICE_X10Y13.D4      net (fanout=9)        0.430   blue<5>
    SLICE_X10Y13.D       Tilo                  0.205   encode_B/ADDERTREE_INTERNAL_Madd_lut<0>
                                                       encode_B/ADDERTREE_INTERNAL_Madd_lut<0>1
    SLICE_X10Y13.C6      net (fanout=1)        0.118   encode_B/ADDERTREE_INTERNAL_Madd_lut<0>
    SLICE_X10Y13.C       Tilo                  0.205   encode_B/ADDERTREE_INTERNAL_Madd_lut<0>
                                                       encode_B/ADDERTREE_INTERNAL_Madd4_lut<0>1
    SLICE_X11Y12.C1      net (fanout=1)        0.580   encode_B/ADDERTREE_INTERNAL_Madd4_lut<0>
    SLICE_X11Y12.C       Tilo                  0.259   encode_B/XNOR1
                                                       encode_B/XNOR2
    SLICE_X11Y13.C5      net (fanout=9)        0.360   encode_B/XNOR
    SLICE_X11Y13.CMUX    Tilo                  0.313   blue<4>
                                                       encode_B/Mxor_q_m<7:1>_2_xo<0>1
    SLICE_X9Y13.A5       net (fanout=6)        0.415   encode_B/q_m<3>
    SLICE_X9Y13.A        Tilo                  0.259   encode_B/ADDERTREE_INTERNAL_Madd_17
                                                       encode_B/ADDERTREE_INTERNAL_Madd5_lut<0>1
    SLICE_X9Y13.B6       net (fanout=6)        0.139   encode_B/ADDERTREE_INTERNAL_Madd5_lut<0>
    SLICE_X9Y13.B        Tilo                  0.259   encode_B/ADDERTREE_INTERNAL_Madd_17
                                                       encode_B/ADDERTREE_INTERNAL_Madd7_cy<0>11
    SLICE_X9Y14.B2       net (fanout=2)        0.711   encode_B/ADDERTREE_INTERNAL_Madd7_cy<0>
    SLICE_X9Y14.B        Tilo                  0.259   encode_B/GND_4_o_GND_4_o_OR_54_o1
                                                       encode_B/ADDERTREE_INTERNAL_Madd7_cy<0>21
    SLICE_X9Y14.C6       net (fanout=4)        0.296   encode_B/ADDERTREE_INTERNAL_Madd7_cy<0>1
    SLICE_X9Y14.C        Tilo                  0.259   encode_B/GND_4_o_GND_4_o_OR_54_o1
                                                       encode_B/GND_4_o_GND_4_o_OR_54_o11
    SLICE_X9Y15.B6       net (fanout=3)        0.289   encode_B/GND_4_o_GND_4_o_OR_54_o1
    SLICE_X9Y15.B        Tilo                  0.259   encode_B/balance_acc<1>
                                                       encode_B/GND_4_o_GND_4_o_OR_54_o
    SLICE_X11Y15.B4      net (fanout=6)        0.532   encode_B/GND_4_o_GND_4_o_OR_54_o
    SLICE_X11Y15.BMUX    Tilo                  0.313   encode_B/TMDS<0>
                                                       encode_B/Mmux_invert_q_m11
    SLICE_X9Y15.C3       net (fanout=13)       0.555   encode_B/invert_q_m
    SLICE_X9Y15.C        Tilo                  0.259   encode_B/balance_acc<1>
                                                       encode_B/Maccum_balance_acc_lut<1>1
    SLICE_X9Y15.A2       net (fanout=1)        0.437   encode_B/Maccum_balance_acc_lut<1>
    SLICE_X9Y15.CLK      Tas                   0.322   encode_B/balance_acc<1>
                                                       encode_B/Maccum_balance_acc_xor<1>11
                                                       encode_B/balance_acc_1
    -------------------------------------------------  ---------------------------
    Total                                      8.424ns (3.562ns logic, 4.862ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------
Slack:                  -3.753ns (requirement - (data path - clock path skew + uncertainty))
  Source:               blue_6 (FF)
  Destination:          encode_B/balance_acc_3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      8.428ns (Levels of Logic = 13)
  Clock Path Skew:      -0.009ns (0.156 - 0.165)
  Source Clock:         prueba_BUFG rising at 0.000ns
  Destination Clock:    prueba_BUFG rising at 5.000ns
  Clock Uncertainty:    0.316ns

  Clock Uncertainty:          0.316ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.561ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: blue_6 to encode_B/balance_acc_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y14.CQ      Tcko                  0.391   blue<6>
                                                       blue_6
    SLICE_X10Y13.D5      net (fanout=5)        0.391   blue<6>
    SLICE_X10Y13.D       Tilo                  0.205   encode_B/ADDERTREE_INTERNAL_Madd_lut<0>
                                                       encode_B/ADDERTREE_INTERNAL_Madd_lut<0>1
    SLICE_X10Y13.C6      net (fanout=1)        0.118   encode_B/ADDERTREE_INTERNAL_Madd_lut<0>
    SLICE_X10Y13.C       Tilo                  0.205   encode_B/ADDERTREE_INTERNAL_Madd_lut<0>
                                                       encode_B/ADDERTREE_INTERNAL_Madd4_lut<0>1
    SLICE_X11Y12.C1      net (fanout=1)        0.580   encode_B/ADDERTREE_INTERNAL_Madd4_lut<0>
    SLICE_X11Y12.C       Tilo                  0.259   encode_B/XNOR1
                                                       encode_B/XNOR2
    SLICE_X11Y13.C5      net (fanout=9)        0.360   encode_B/XNOR
    SLICE_X11Y13.CMUX    Tilo                  0.313   blue<4>
                                                       encode_B/Mxor_q_m<7:1>_2_xo<0>1
    SLICE_X9Y13.A5       net (fanout=6)        0.415   encode_B/q_m<3>
    SLICE_X9Y13.A        Tilo                  0.259   encode_B/ADDERTREE_INTERNAL_Madd_17
                                                       encode_B/ADDERTREE_INTERNAL_Madd5_lut<0>1
    SLICE_X9Y13.B6       net (fanout=6)        0.139   encode_B/ADDERTREE_INTERNAL_Madd5_lut<0>
    SLICE_X9Y13.B        Tilo                  0.259   encode_B/ADDERTREE_INTERNAL_Madd_17
                                                       encode_B/ADDERTREE_INTERNAL_Madd7_cy<0>11
    SLICE_X9Y14.B2       net (fanout=2)        0.711   encode_B/ADDERTREE_INTERNAL_Madd7_cy<0>
    SLICE_X9Y14.B        Tilo                  0.259   encode_B/GND_4_o_GND_4_o_OR_54_o1
                                                       encode_B/ADDERTREE_INTERNAL_Madd7_cy<0>21
    SLICE_X9Y14.C6       net (fanout=4)        0.296   encode_B/ADDERTREE_INTERNAL_Madd7_cy<0>1
    SLICE_X9Y14.C        Tilo                  0.259   encode_B/GND_4_o_GND_4_o_OR_54_o1
                                                       encode_B/GND_4_o_GND_4_o_OR_54_o11
    SLICE_X9Y15.B6       net (fanout=3)        0.289   encode_B/GND_4_o_GND_4_o_OR_54_o1
    SLICE_X9Y15.B        Tilo                  0.259   encode_B/balance_acc<1>
                                                       encode_B/GND_4_o_GND_4_o_OR_54_o
    SLICE_X11Y15.B4      net (fanout=6)        0.532   encode_B/GND_4_o_GND_4_o_OR_54_o
    SLICE_X11Y15.BMUX    Tilo                  0.313   encode_B/TMDS<0>
                                                       encode_B/Mmux_invert_q_m11
    SLICE_X10Y14.D4      net (fanout=13)       0.463   encode_B/invert_q_m
    SLICE_X10Y14.D       Tilo                  0.205   encode_B/balance_acc<3>
                                                       encode_B/Maccum_balance_acc_lut<0>1
    SLICE_X10Y14.C6      net (fanout=1)        0.118   encode_B/Maccum_balance_acc_lut<0>
    SLICE_X10Y14.C       Tilo                  0.205   encode_B/balance_acc<3>
                                                       encode_B/Maccum_balance_acc_cy<1>11
    SLICE_X10Y14.B4      net (fanout=2)        0.284   encode_B/Maccum_balance_acc_cy<1>
    SLICE_X10Y14.CLK     Tas                   0.341   encode_B/balance_acc<3>
                                                       encode_B/Maccum_balance_acc_xor<3>11
                                                       encode_B/balance_acc_3
    -------------------------------------------------  ---------------------------
    Total                                      8.428ns (3.732ns logic, 4.696ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------
Slack:                  -3.750ns (requirement - (data path - clock path skew + uncertainty))
  Source:               blue_5 (FF)
  Destination:          encode_B/balance_acc_3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      8.425ns (Levels of Logic = 12)
  Clock Path Skew:      -0.009ns (0.156 - 0.165)
  Source Clock:         prueba_BUFG rising at 0.000ns
  Destination Clock:    prueba_BUFG rising at 5.000ns
  Clock Uncertainty:    0.316ns

  Clock Uncertainty:          0.316ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.561ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: blue_5 to encode_B/balance_acc_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y14.BQ      Tcko                  0.391   blue<6>
                                                       blue_5
    SLICE_X10Y15.D1      net (fanout=9)        0.646   blue<5>
    SLICE_X10Y15.D       Tilo                  0.205   encode_B/TMDS<9>
                                                       encode_B/ADDERTREE_INTERNAL_Madd_cy<0>11
    SLICE_X11Y12.C4      net (fanout=1)        0.645   encode_B/ADDERTREE_INTERNAL_Madd_cy<0>
    SLICE_X11Y12.C       Tilo                  0.259   encode_B/XNOR1
                                                       encode_B/XNOR2
    SLICE_X11Y13.C5      net (fanout=9)        0.360   encode_B/XNOR
    SLICE_X11Y13.CMUX    Tilo                  0.313   blue<4>
                                                       encode_B/Mxor_q_m<7:1>_2_xo<0>1
    SLICE_X9Y13.A5       net (fanout=6)        0.415   encode_B/q_m<3>
    SLICE_X9Y13.A        Tilo                  0.259   encode_B/ADDERTREE_INTERNAL_Madd_17
                                                       encode_B/ADDERTREE_INTERNAL_Madd5_lut<0>1
    SLICE_X9Y13.B6       net (fanout=6)        0.139   encode_B/ADDERTREE_INTERNAL_Madd5_lut<0>
    SLICE_X9Y13.B        Tilo                  0.259   encode_B/ADDERTREE_INTERNAL_Madd_17
                                                       encode_B/ADDERTREE_INTERNAL_Madd7_cy<0>11
    SLICE_X9Y14.B2       net (fanout=2)        0.711   encode_B/ADDERTREE_INTERNAL_Madd7_cy<0>
    SLICE_X9Y14.B        Tilo                  0.259   encode_B/GND_4_o_GND_4_o_OR_54_o1
                                                       encode_B/ADDERTREE_INTERNAL_Madd7_cy<0>21
    SLICE_X9Y14.C6       net (fanout=4)        0.296   encode_B/ADDERTREE_INTERNAL_Madd7_cy<0>1
    SLICE_X9Y14.C        Tilo                  0.259   encode_B/GND_4_o_GND_4_o_OR_54_o1
                                                       encode_B/GND_4_o_GND_4_o_OR_54_o11
    SLICE_X9Y15.B6       net (fanout=3)        0.289   encode_B/GND_4_o_GND_4_o_OR_54_o1
    SLICE_X9Y15.B        Tilo                  0.259   encode_B/balance_acc<1>
                                                       encode_B/GND_4_o_GND_4_o_OR_54_o
    SLICE_X11Y15.B4      net (fanout=6)        0.532   encode_B/GND_4_o_GND_4_o_OR_54_o
    SLICE_X11Y15.BMUX    Tilo                  0.313   encode_B/TMDS<0>
                                                       encode_B/Mmux_invert_q_m11
    SLICE_X10Y14.D4      net (fanout=13)       0.463   encode_B/invert_q_m
    SLICE_X10Y14.D       Tilo                  0.205   encode_B/balance_acc<3>
                                                       encode_B/Maccum_balance_acc_lut<0>1
    SLICE_X10Y14.C6      net (fanout=1)        0.118   encode_B/Maccum_balance_acc_lut<0>
    SLICE_X10Y14.C       Tilo                  0.205   encode_B/balance_acc<3>
                                                       encode_B/Maccum_balance_acc_cy<1>11
    SLICE_X10Y14.B4      net (fanout=2)        0.284   encode_B/Maccum_balance_acc_cy<1>
    SLICE_X10Y14.CLK     Tas                   0.341   encode_B/balance_acc<3>
                                                       encode_B/Maccum_balance_acc_xor<3>11
                                                       encode_B/balance_acc_3
    -------------------------------------------------  ---------------------------
    Total                                      8.425ns (3.527ns logic, 4.898ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------
Slack:                  -3.747ns (requirement - (data path - clock path skew + uncertainty))
  Source:               blue_5 (FF)
  Destination:          encode_B/balance_acc_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      8.417ns (Levels of Logic = 12)
  Clock Path Skew:      -0.014ns (0.272 - 0.286)
  Source Clock:         prueba_BUFG rising at 0.000ns
  Destination Clock:    prueba_BUFG rising at 5.000ns
  Clock Uncertainty:    0.316ns

  Clock Uncertainty:          0.316ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.561ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: blue_5 to encode_B/balance_acc_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y14.BQ      Tcko                  0.391   blue<6>
                                                       blue_5
    SLICE_X10Y13.D4      net (fanout=9)        0.430   blue<5>
    SLICE_X10Y13.D       Tilo                  0.205   encode_B/ADDERTREE_INTERNAL_Madd_lut<0>
                                                       encode_B/ADDERTREE_INTERNAL_Madd_lut<0>1
    SLICE_X10Y13.C6      net (fanout=1)        0.118   encode_B/ADDERTREE_INTERNAL_Madd_lut<0>
    SLICE_X10Y13.C       Tilo                  0.205   encode_B/ADDERTREE_INTERNAL_Madd_lut<0>
                                                       encode_B/ADDERTREE_INTERNAL_Madd4_lut<0>1
    SLICE_X11Y12.C1      net (fanout=1)        0.580   encode_B/ADDERTREE_INTERNAL_Madd4_lut<0>
    SLICE_X11Y12.C       Tilo                  0.259   encode_B/XNOR1
                                                       encode_B/XNOR2
    SLICE_X11Y13.C5      net (fanout=9)        0.360   encode_B/XNOR
    SLICE_X11Y13.CMUX    Tilo                  0.313   blue<4>
                                                       encode_B/Mxor_q_m<7:1>_2_xo<0>1
    SLICE_X9Y13.A5       net (fanout=6)        0.415   encode_B/q_m<3>
    SLICE_X9Y13.A        Tilo                  0.259   encode_B/ADDERTREE_INTERNAL_Madd_17
                                                       encode_B/ADDERTREE_INTERNAL_Madd5_lut<0>1
    SLICE_X9Y13.B6       net (fanout=6)        0.139   encode_B/ADDERTREE_INTERNAL_Madd5_lut<0>
    SLICE_X9Y13.B        Tilo                  0.259   encode_B/ADDERTREE_INTERNAL_Madd_17
                                                       encode_B/ADDERTREE_INTERNAL_Madd7_cy<0>11
    SLICE_X9Y14.B2       net (fanout=2)        0.711   encode_B/ADDERTREE_INTERNAL_Madd7_cy<0>
    SLICE_X9Y14.B        Tilo                  0.259   encode_B/GND_4_o_GND_4_o_OR_54_o1
                                                       encode_B/ADDERTREE_INTERNAL_Madd7_cy<0>21
    SLICE_X9Y14.C6       net (fanout=4)        0.296   encode_B/ADDERTREE_INTERNAL_Madd7_cy<0>1
    SLICE_X9Y14.C        Tilo                  0.259   encode_B/GND_4_o_GND_4_o_OR_54_o1
                                                       encode_B/GND_4_o_GND_4_o_OR_54_o11
    SLICE_X9Y15.B6       net (fanout=3)        0.289   encode_B/GND_4_o_GND_4_o_OR_54_o1
    SLICE_X9Y15.B        Tilo                  0.259   encode_B/balance_acc<1>
                                                       encode_B/GND_4_o_GND_4_o_OR_54_o
    SLICE_X11Y14.A5      net (fanout=6)        0.425   encode_B/GND_4_o_GND_4_o_OR_54_o
    SLICE_X11Y14.A       Tilo                  0.259   blue<6>
                                                       encode_B/Msub_balance_acc_inc_cy<0>11
    SLICE_X9Y15.C4       net (fanout=2)        0.709   encode_B/Msub_balance_acc_inc_cy<0>
    SLICE_X9Y15.C        Tilo                  0.259   encode_B/balance_acc<1>
                                                       encode_B/Maccum_balance_acc_lut<1>1
    SLICE_X9Y15.A2       net (fanout=1)        0.437   encode_B/Maccum_balance_acc_lut<1>
    SLICE_X9Y15.CLK      Tas                   0.322   encode_B/balance_acc<1>
                                                       encode_B/Maccum_balance_acc_xor<1>11
                                                       encode_B/balance_acc_1
    -------------------------------------------------  ---------------------------
    Total                                      8.417ns (3.508ns logic, 4.909ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------
Slack:                  -3.742ns (requirement - (data path - clock path skew + uncertainty))
  Source:               red_6 (FF)
  Destination:          encode_R/balance_acc_3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      8.420ns (Levels of Logic = 12)
  Clock Path Skew:      -0.006ns (0.248 - 0.254)
  Source Clock:         prueba_BUFG rising at 0.000ns
  Destination Clock:    prueba_BUFG rising at 5.000ns
  Clock Uncertainty:    0.316ns

  Clock Uncertainty:          0.316ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.561ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: red_6 to encode_R/balance_acc_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y28.AQ      Tcko                  0.408   red<7>
                                                       red_6
    SLICE_X18Y28.D1      net (fanout=5)        0.623   red<6>
    SLICE_X18Y28.D       Tilo                  0.205   red<7>
                                                       encode_R/ADDERTREE_INTERNAL_Madd4_lut<0>1
    SLICE_X19Y28.B5      net (fanout=1)        0.292   encode_R/ADDERTREE_INTERNAL_Madd4_lut<0>
    SLICE_X19Y28.B       Tilo                  0.259   encode_R/q_m<3>
                                                       encode_R/XNOR1_SW0
    SLICE_X19Y28.A5      net (fanout=1)        0.187   N19
    SLICE_X19Y28.A       Tilo                  0.259   encode_R/q_m<3>
                                                       encode_R/XNOR1
    SLICE_X19Y28.D3      net (fanout=19)       0.341   encode_R/XNOR
    SLICE_X19Y28.D       Tilo                  0.259   encode_R/q_m<3>
                                                       encode_R/Mxor_q_m<7:1>_2_xo<0>1
    SLICE_X20Y28.B5      net (fanout=6)        0.723   encode_R/q_m<3>
    SLICE_X20Y28.BMUX    Tilo                  0.261   encode_R/q_m<4>
                                                       encode_R/Mxor_q_m<7:1>_6_xo<0>1
    SLICE_X20Y28.A3      net (fanout=3)        0.347   encode_R/q_m<7>
    SLICE_X20Y28.A       Tilo                  0.203   encode_R/q_m<4>
                                                       encode_R/ADDERTREE_INTERNAL_Madd7_cy<0>11
    SLICE_X21Y28.D1      net (fanout=2)        0.576   encode_R/ADDERTREE_INTERNAL_Madd7_cy<0>
    SLICE_X21Y28.D       Tilo                  0.259   encode_R/ADDERTREE_INTERNAL_Madd7_cy<0>1
                                                       encode_R/ADDERTREE_INTERNAL_Madd7_cy<0>21
    SLICE_X21Y28.C6      net (fanout=6)        0.141   encode_R/ADDERTREE_INTERNAL_Madd7_cy<0>1
    SLICE_X21Y28.C       Tilo                  0.259   encode_R/ADDERTREE_INTERNAL_Madd7_cy<0>1
                                                       encode_R/GND_4_o_GND_4_o_OR_54_o11
    SLICE_X21Y29.C5      net (fanout=3)        0.338   encode_R/GND_4_o_GND_4_o_OR_54_o1
    SLICE_X21Y29.C       Tilo                  0.259   encode_R/TMDS<1>
                                                       encode_R/GND_4_o_GND_4_o_OR_54_o
    SLICE_X21Y30.A5      net (fanout=16)       0.399   encode_R/GND_4_o_GND_4_o_OR_54_o
    SLICE_X21Y30.A       Tilo                  0.259   encode_R/TMDS<0>
                                                       encode_R/Maccum_balance_acc_lut<0>1
    SLICE_X21Y30.B4      net (fanout=1)        0.494   encode_R/Maccum_balance_acc_lut<0>
    SLICE_X21Y30.B       Tilo                  0.259   encode_R/TMDS<0>
                                                       encode_R/Maccum_balance_acc_cy<1>11
    SLICE_X22Y30.B4      net (fanout=2)        0.469   encode_R/Maccum_balance_acc_cy<1>
    SLICE_X22Y30.CLK     Tas                   0.341   encode_R/balance_acc<3>
                                                       encode_R/Maccum_balance_acc_xor<3>11
                                                       encode_R/balance_acc_3
    -------------------------------------------------  ---------------------------
    Total                                      8.420ns (3.490ns logic, 4.930ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------
Slack:                  -3.733ns (requirement - (data path - clock path skew + uncertainty))
  Source:               blue_6 (FF)
  Destination:          encode_B/balance_acc_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      8.402ns (Levels of Logic = 13)
  Clock Path Skew:      -0.015ns (0.271 - 0.286)
  Source Clock:         prueba_BUFG rising at 0.000ns
  Destination Clock:    prueba_BUFG rising at 5.000ns
  Clock Uncertainty:    0.316ns

  Clock Uncertainty:          0.316ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.561ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: blue_6 to encode_B/balance_acc_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y14.CQ      Tcko                  0.391   blue<6>
                                                       blue_6
    SLICE_X10Y13.D5      net (fanout=5)        0.391   blue<6>
    SLICE_X10Y13.D       Tilo                  0.205   encode_B/ADDERTREE_INTERNAL_Madd_lut<0>
                                                       encode_B/ADDERTREE_INTERNAL_Madd_lut<0>1
    SLICE_X10Y13.C6      net (fanout=1)        0.118   encode_B/ADDERTREE_INTERNAL_Madd_lut<0>
    SLICE_X10Y13.C       Tilo                  0.205   encode_B/ADDERTREE_INTERNAL_Madd_lut<0>
                                                       encode_B/ADDERTREE_INTERNAL_Madd4_lut<0>1
    SLICE_X11Y12.C1      net (fanout=1)        0.580   encode_B/ADDERTREE_INTERNAL_Madd4_lut<0>
    SLICE_X11Y12.C       Tilo                  0.259   encode_B/XNOR1
                                                       encode_B/XNOR2
    SLICE_X11Y13.C5      net (fanout=9)        0.360   encode_B/XNOR
    SLICE_X11Y13.CMUX    Tilo                  0.313   blue<4>
                                                       encode_B/Mxor_q_m<7:1>_2_xo<0>1
    SLICE_X9Y13.A5       net (fanout=6)        0.415   encode_B/q_m<3>
    SLICE_X9Y13.A        Tilo                  0.259   encode_B/ADDERTREE_INTERNAL_Madd_17
                                                       encode_B/ADDERTREE_INTERNAL_Madd5_lut<0>1
    SLICE_X9Y13.B6       net (fanout=6)        0.139   encode_B/ADDERTREE_INTERNAL_Madd5_lut<0>
    SLICE_X9Y13.B        Tilo                  0.259   encode_B/ADDERTREE_INTERNAL_Madd_17
                                                       encode_B/ADDERTREE_INTERNAL_Madd7_cy<0>11
    SLICE_X9Y14.B2       net (fanout=2)        0.711   encode_B/ADDERTREE_INTERNAL_Madd7_cy<0>
    SLICE_X9Y14.B        Tilo                  0.259   encode_B/GND_4_o_GND_4_o_OR_54_o1
                                                       encode_B/ADDERTREE_INTERNAL_Madd7_cy<0>21
    SLICE_X9Y14.C6       net (fanout=4)        0.296   encode_B/ADDERTREE_INTERNAL_Madd7_cy<0>1
    SLICE_X9Y14.C        Tilo                  0.259   encode_B/GND_4_o_GND_4_o_OR_54_o1
                                                       encode_B/GND_4_o_GND_4_o_OR_54_o11
    SLICE_X9Y15.B6       net (fanout=3)        0.289   encode_B/GND_4_o_GND_4_o_OR_54_o1
    SLICE_X9Y15.B        Tilo                  0.259   encode_B/balance_acc<1>
                                                       encode_B/GND_4_o_GND_4_o_OR_54_o
    SLICE_X11Y15.B4      net (fanout=6)        0.532   encode_B/GND_4_o_GND_4_o_OR_54_o
    SLICE_X11Y15.BMUX    Tilo                  0.313   encode_B/TMDS<0>
                                                       encode_B/Mmux_invert_q_m11
    SLICE_X10Y14.D4      net (fanout=13)       0.463   encode_B/invert_q_m
    SLICE_X10Y14.D       Tilo                  0.205   encode_B/balance_acc<3>
                                                       encode_B/Maccum_balance_acc_lut<0>1
    SLICE_X10Y14.C6      net (fanout=1)        0.118   encode_B/Maccum_balance_acc_lut<0>
    SLICE_X10Y14.C       Tilo                  0.205   encode_B/balance_acc<3>
                                                       encode_B/Maccum_balance_acc_cy<1>11
    SLICE_X8Y14.C6       net (fanout=2)        0.310   encode_B/Maccum_balance_acc_cy<1>
    SLICE_X8Y14.CLK      Tas                   0.289   encode_B/balance_acc<2>
                                                       encode_B/Maccum_balance_acc_xor<2>11
                                                       encode_B/balance_acc_2
    -------------------------------------------------  ---------------------------
    Total                                      8.402ns (3.680ns logic, 4.722ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack:                  -3.730ns (requirement - (data path - clock path skew + uncertainty))
  Source:               blue_6 (FF)
  Destination:          encode_B/balance_acc_3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      8.405ns (Levels of Logic = 12)
  Clock Path Skew:      -0.009ns (0.156 - 0.165)
  Source Clock:         prueba_BUFG rising at 0.000ns
  Destination Clock:    prueba_BUFG rising at 5.000ns
  Clock Uncertainty:    0.316ns

  Clock Uncertainty:          0.316ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.561ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: blue_6 to encode_B/balance_acc_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y14.CQ      Tcko                  0.391   blue<6>
                                                       blue_6
    SLICE_X10Y15.D2      net (fanout=5)        0.626   blue<6>
    SLICE_X10Y15.D       Tilo                  0.205   encode_B/TMDS<9>
                                                       encode_B/ADDERTREE_INTERNAL_Madd_cy<0>11
    SLICE_X11Y12.C4      net (fanout=1)        0.645   encode_B/ADDERTREE_INTERNAL_Madd_cy<0>
    SLICE_X11Y12.C       Tilo                  0.259   encode_B/XNOR1
                                                       encode_B/XNOR2
    SLICE_X11Y13.C5      net (fanout=9)        0.360   encode_B/XNOR
    SLICE_X11Y13.CMUX    Tilo                  0.313   blue<4>
                                                       encode_B/Mxor_q_m<7:1>_2_xo<0>1
    SLICE_X9Y13.A5       net (fanout=6)        0.415   encode_B/q_m<3>
    SLICE_X9Y13.A        Tilo                  0.259   encode_B/ADDERTREE_INTERNAL_Madd_17
                                                       encode_B/ADDERTREE_INTERNAL_Madd5_lut<0>1
    SLICE_X9Y13.B6       net (fanout=6)        0.139   encode_B/ADDERTREE_INTERNAL_Madd5_lut<0>
    SLICE_X9Y13.B        Tilo                  0.259   encode_B/ADDERTREE_INTERNAL_Madd_17
                                                       encode_B/ADDERTREE_INTERNAL_Madd7_cy<0>11
    SLICE_X9Y14.B2       net (fanout=2)        0.711   encode_B/ADDERTREE_INTERNAL_Madd7_cy<0>
    SLICE_X9Y14.B        Tilo                  0.259   encode_B/GND_4_o_GND_4_o_OR_54_o1
                                                       encode_B/ADDERTREE_INTERNAL_Madd7_cy<0>21
    SLICE_X9Y14.C6       net (fanout=4)        0.296   encode_B/ADDERTREE_INTERNAL_Madd7_cy<0>1
    SLICE_X9Y14.C        Tilo                  0.259   encode_B/GND_4_o_GND_4_o_OR_54_o1
                                                       encode_B/GND_4_o_GND_4_o_OR_54_o11
    SLICE_X9Y15.B6       net (fanout=3)        0.289   encode_B/GND_4_o_GND_4_o_OR_54_o1
    SLICE_X9Y15.B        Tilo                  0.259   encode_B/balance_acc<1>
                                                       encode_B/GND_4_o_GND_4_o_OR_54_o
    SLICE_X11Y15.B4      net (fanout=6)        0.532   encode_B/GND_4_o_GND_4_o_OR_54_o
    SLICE_X11Y15.BMUX    Tilo                  0.313   encode_B/TMDS<0>
                                                       encode_B/Mmux_invert_q_m11
    SLICE_X10Y14.D4      net (fanout=13)       0.463   encode_B/invert_q_m
    SLICE_X10Y14.D       Tilo                  0.205   encode_B/balance_acc<3>
                                                       encode_B/Maccum_balance_acc_lut<0>1
    SLICE_X10Y14.C6      net (fanout=1)        0.118   encode_B/Maccum_balance_acc_lut<0>
    SLICE_X10Y14.C       Tilo                  0.205   encode_B/balance_acc<3>
                                                       encode_B/Maccum_balance_acc_cy<1>11
    SLICE_X10Y14.B4      net (fanout=2)        0.284   encode_B/Maccum_balance_acc_cy<1>
    SLICE_X10Y14.CLK     Tas                   0.341   encode_B/balance_acc<3>
                                                       encode_B/Maccum_balance_acc_xor<3>11
                                                       encode_B/balance_acc_3
    -------------------------------------------------  ---------------------------
    Total                                      8.405ns (3.527ns logic, 4.878ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------
Slack:                  -3.730ns (requirement - (data path - clock path skew + uncertainty))
  Source:               blue_5 (FF)
  Destination:          encode_B/balance_acc_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      8.399ns (Levels of Logic = 12)
  Clock Path Skew:      -0.015ns (0.271 - 0.286)
  Source Clock:         prueba_BUFG rising at 0.000ns
  Destination Clock:    prueba_BUFG rising at 5.000ns
  Clock Uncertainty:    0.316ns

  Clock Uncertainty:          0.316ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.561ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: blue_5 to encode_B/balance_acc_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y14.BQ      Tcko                  0.391   blue<6>
                                                       blue_5
    SLICE_X10Y15.D1      net (fanout=9)        0.646   blue<5>
    SLICE_X10Y15.D       Tilo                  0.205   encode_B/TMDS<9>
                                                       encode_B/ADDERTREE_INTERNAL_Madd_cy<0>11
    SLICE_X11Y12.C4      net (fanout=1)        0.645   encode_B/ADDERTREE_INTERNAL_Madd_cy<0>
    SLICE_X11Y12.C       Tilo                  0.259   encode_B/XNOR1
                                                       encode_B/XNOR2
    SLICE_X11Y13.C5      net (fanout=9)        0.360   encode_B/XNOR
    SLICE_X11Y13.CMUX    Tilo                  0.313   blue<4>
                                                       encode_B/Mxor_q_m<7:1>_2_xo<0>1
    SLICE_X9Y13.A5       net (fanout=6)        0.415   encode_B/q_m<3>
    SLICE_X9Y13.A        Tilo                  0.259   encode_B/ADDERTREE_INTERNAL_Madd_17
                                                       encode_B/ADDERTREE_INTERNAL_Madd5_lut<0>1
    SLICE_X9Y13.B6       net (fanout=6)        0.139   encode_B/ADDERTREE_INTERNAL_Madd5_lut<0>
    SLICE_X9Y13.B        Tilo                  0.259   encode_B/ADDERTREE_INTERNAL_Madd_17
                                                       encode_B/ADDERTREE_INTERNAL_Madd7_cy<0>11
    SLICE_X9Y14.B2       net (fanout=2)        0.711   encode_B/ADDERTREE_INTERNAL_Madd7_cy<0>
    SLICE_X9Y14.B        Tilo                  0.259   encode_B/GND_4_o_GND_4_o_OR_54_o1
                                                       encode_B/ADDERTREE_INTERNAL_Madd7_cy<0>21
    SLICE_X9Y14.C6       net (fanout=4)        0.296   encode_B/ADDERTREE_INTERNAL_Madd7_cy<0>1
    SLICE_X9Y14.C        Tilo                  0.259   encode_B/GND_4_o_GND_4_o_OR_54_o1
                                                       encode_B/GND_4_o_GND_4_o_OR_54_o11
    SLICE_X9Y15.B6       net (fanout=3)        0.289   encode_B/GND_4_o_GND_4_o_OR_54_o1
    SLICE_X9Y15.B        Tilo                  0.259   encode_B/balance_acc<1>
                                                       encode_B/GND_4_o_GND_4_o_OR_54_o
    SLICE_X11Y15.B4      net (fanout=6)        0.532   encode_B/GND_4_o_GND_4_o_OR_54_o
    SLICE_X11Y15.BMUX    Tilo                  0.313   encode_B/TMDS<0>
                                                       encode_B/Mmux_invert_q_m11
    SLICE_X10Y14.D4      net (fanout=13)       0.463   encode_B/invert_q_m
    SLICE_X10Y14.D       Tilo                  0.205   encode_B/balance_acc<3>
                                                       encode_B/Maccum_balance_acc_lut<0>1
    SLICE_X10Y14.C6      net (fanout=1)        0.118   encode_B/Maccum_balance_acc_lut<0>
    SLICE_X10Y14.C       Tilo                  0.205   encode_B/balance_acc<3>
                                                       encode_B/Maccum_balance_acc_cy<1>11
    SLICE_X8Y14.C6       net (fanout=2)        0.310   encode_B/Maccum_balance_acc_cy<1>
    SLICE_X8Y14.CLK      Tas                   0.289   encode_B/balance_acc<2>
                                                       encode_B/Maccum_balance_acc_xor<2>11
                                                       encode_B/balance_acc_2
    -------------------------------------------------  ---------------------------
    Total                                      8.399ns (3.475ns logic, 4.924ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------
Slack:                  -3.728ns (requirement - (data path - clock path skew + uncertainty))
  Source:               green_0 (FF)
  Destination:          encode_G/balance_acc_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      8.407ns (Levels of Logic = 11)
  Clock Path Skew:      -0.005ns (0.154 - 0.159)
  Source Clock:         prueba_BUFG rising at 0.000ns
  Destination Clock:    prueba_BUFG rising at 5.000ns
  Clock Uncertainty:    0.316ns

  Clock Uncertainty:          0.316ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.561ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: green_0 to encode_G/balance_acc_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y27.AQ       Tcko                  0.408   green<6>
                                                       green_0
    SLICE_X7Y29.C3       net (fanout=11)       0.522   green<0>
    SLICE_X7Y29.C        Tilo                  0.259   encode_G/GND_4_o_GND_4_o_and_26_OUT<0>1
                                                       encode_G/ADDERTREE_INTERNAL_Madd3_lut<0>11
    SLICE_X7Y29.A2       net (fanout=3)        0.448   encode_G/ADDERTREE_INTERNAL_Madd3_lut<0>1
    SLICE_X7Y29.A        Tilo                  0.259   encode_G/GND_4_o_GND_4_o_and_26_OUT<0>1
                                                       encode_G/ADDERTREE_INTERNAL_Madd41
    SLICE_X6Y28.A6       net (fanout=1)        0.279   encode_G/ADDERTREE_INTERNAL_Madd4
    SLICE_X6Y28.A        Tilo                  0.205   encode_G/ADDERTREE_INTERNAL_Madd_cy<0>
                                                       encode_G/XNOR2
    SLICE_X5Y28.C4       net (fanout=18)       0.516   encode_G/XNOR
    SLICE_X5Y28.CMUX     Tilo                  0.313   encode_G/ADDERTREE_INTERNAL_Madd_15
                                                       encode_G/Mxor_q_m<7:1>_2_xo<0>1
    SLICE_X5Y28.A6       net (fanout=6)        0.530   encode_G/q_m<3>
    SLICE_X5Y28.A        Tilo                  0.259   encode_G/ADDERTREE_INTERNAL_Madd_15
                                                       encode_G/ADDERTREE_INTERNAL_Madd5_lut<0>1
    SLICE_X5Y28.D3       net (fanout=6)        0.332   encode_G/ADDERTREE_INTERNAL_Madd5_lut<0>
    SLICE_X5Y28.D        Tilo                  0.259   encode_G/ADDERTREE_INTERNAL_Madd_15
                                                       encode_G/ADDERTREE_INTERNAL_Madd5_xor<1>11
    SLICE_X5Y29.B3       net (fanout=2)        0.466   encode_G/ADDERTREE_INTERNAL_Madd_15
    SLICE_X5Y29.B        Tilo                  0.259   encode_G/ADDERTREE_INTERNAL_Madd7_cy<0>1
                                                       encode_G/ADDERTREE_INTERNAL_Madd7_xor<0>21
    SLICE_X7Y29.B4       net (fanout=4)        0.532   encode_G/ADDERTREE_INTERNAL_Madd_17
    SLICE_X7Y29.B        Tilo                  0.259   encode_G/GND_4_o_GND_4_o_and_26_OUT<0>1
                                                       encode_G/GND_4_o_GND_4_o_OR_54_o
    SLICE_X7Y29.D2       net (fanout=16)       0.473   encode_G/GND_4_o_GND_4_o_OR_54_o
    SLICE_X7Y29.DMUX     Tilo                  0.313   encode_G/GND_4_o_GND_4_o_and_26_OUT<0>1
                                                       encode_G/Mmux_invert_q_m11
    SLICE_X7Y30.D4       net (fanout=4)        0.632   encode_G/invert_q_m
    SLICE_X7Y30.D        Tilo                  0.259   encode_G/balance_acc<3>
                                                       encode_G/Maccum_balance_acc_cy<1>11
    SLICE_X6Y29.D6       net (fanout=2)        0.284   encode_G/Maccum_balance_acc_cy<1>
    SLICE_X6Y29.CLK      Tas                   0.341   encode_G/balance_acc<2>
                                                       encode_G/Maccum_balance_acc_xor<2>11
                                                       encode_G/balance_acc_2
    -------------------------------------------------  ---------------------------
    Total                                      8.407ns (3.393ns logic, 5.014ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------
Slack:                  -3.720ns (requirement - (data path - clock path skew + uncertainty))
  Source:               green_0 (FF)
  Destination:          encode_G/balance_acc_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      8.399ns (Levels of Logic = 12)
  Clock Path Skew:      -0.005ns (0.154 - 0.159)
  Source Clock:         prueba_BUFG rising at 0.000ns
  Destination Clock:    prueba_BUFG rising at 5.000ns
  Clock Uncertainty:    0.316ns

  Clock Uncertainty:          0.316ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.561ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: green_0 to encode_G/balance_acc_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y27.AQ       Tcko                  0.408   green<6>
                                                       green_0
    SLICE_X7Y29.C3       net (fanout=11)       0.522   green<0>
    SLICE_X7Y29.C        Tilo                  0.259   encode_G/GND_4_o_GND_4_o_and_26_OUT<0>1
                                                       encode_G/ADDERTREE_INTERNAL_Madd3_lut<0>11
    SLICE_X7Y29.A2       net (fanout=3)        0.448   encode_G/ADDERTREE_INTERNAL_Madd3_lut<0>1
    SLICE_X7Y29.A        Tilo                  0.259   encode_G/GND_4_o_GND_4_o_and_26_OUT<0>1
                                                       encode_G/ADDERTREE_INTERNAL_Madd41
    SLICE_X6Y28.A6       net (fanout=1)        0.279   encode_G/ADDERTREE_INTERNAL_Madd4
    SLICE_X6Y28.A        Tilo                  0.205   encode_G/ADDERTREE_INTERNAL_Madd_cy<0>
                                                       encode_G/XNOR2
    SLICE_X5Y28.C4       net (fanout=18)       0.516   encode_G/XNOR
    SLICE_X5Y28.CMUX     Tilo                  0.313   encode_G/ADDERTREE_INTERNAL_Madd_15
                                                       encode_G/Mxor_q_m<7:1>_2_xo<0>1
    SLICE_X5Y28.A6       net (fanout=6)        0.530   encode_G/q_m<3>
    SLICE_X5Y28.A        Tilo                  0.259   encode_G/ADDERTREE_INTERNAL_Madd_15
                                                       encode_G/ADDERTREE_INTERNAL_Madd5_lut<0>1
    SLICE_X5Y28.D3       net (fanout=6)        0.332   encode_G/ADDERTREE_INTERNAL_Madd5_lut<0>
    SLICE_X5Y28.D        Tilo                  0.259   encode_G/ADDERTREE_INTERNAL_Madd_15
                                                       encode_G/ADDERTREE_INTERNAL_Madd5_xor<1>11
    SLICE_X5Y29.D6       net (fanout=2)        0.285   encode_G/ADDERTREE_INTERNAL_Madd_15
    SLICE_X5Y29.D        Tilo                  0.259   encode_G/ADDERTREE_INTERNAL_Madd7_cy<0>1
                                                       encode_G/ADDERTREE_INTERNAL_Madd7_cy<0>21
    SLICE_X5Y29.C6       net (fanout=5)        0.132   encode_G/ADDERTREE_INTERNAL_Madd7_cy<0>1
    SLICE_X5Y29.C        Tilo                  0.259   encode_G/ADDERTREE_INTERNAL_Madd7_cy<0>1
                                                       encode_G/GND_4_o_GND_4_o_OR_54_o11
    SLICE_X7Y29.B6       net (fanout=3)        0.314   encode_G/GND_4_o_GND_4_o_OR_54_o1
    SLICE_X7Y29.B        Tilo                  0.259   encode_G/GND_4_o_GND_4_o_and_26_OUT<0>1
                                                       encode_G/GND_4_o_GND_4_o_OR_54_o
    SLICE_X7Y29.D2       net (fanout=16)       0.473   encode_G/GND_4_o_GND_4_o_OR_54_o
    SLICE_X7Y29.DMUX     Tilo                  0.313   encode_G/GND_4_o_GND_4_o_and_26_OUT<0>1
                                                       encode_G/Mmux_invert_q_m11
    SLICE_X7Y30.D4       net (fanout=4)        0.632   encode_G/invert_q_m
    SLICE_X7Y30.D        Tilo                  0.259   encode_G/balance_acc<3>
                                                       encode_G/Maccum_balance_acc_cy<1>11
    SLICE_X6Y29.D6       net (fanout=2)        0.284   encode_G/Maccum_balance_acc_cy<1>
    SLICE_X6Y29.CLK      Tas                   0.341   encode_G/balance_acc<2>
                                                       encode_G/Maccum_balance_acc_xor<2>11
                                                       encode_G/balance_acc_2
    -------------------------------------------------  ---------------------------
    Total                                      8.399ns (3.652ns logic, 4.747ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------
Slack:                  -3.718ns (requirement - (data path - clock path skew + uncertainty))
  Source:               green_1 (FF)
  Destination:          encode_G/balance_acc_3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      8.391ns (Levels of Logic = 12)
  Clock Path Skew:      -0.011ns (0.280 - 0.291)
  Source Clock:         prueba_BUFG rising at 0.000ns
  Destination Clock:    prueba_BUFG rising at 5.000ns
  Clock Uncertainty:    0.316ns

  Clock Uncertainty:          0.316ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.561ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: green_1 to encode_G/balance_acc_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y28.CQ       Tcko                  0.447   green<1>
                                                       green_1
    SLICE_X7Y29.C5       net (fanout=8)        0.416   green<1>
    SLICE_X7Y29.C        Tilo                  0.259   encode_G/GND_4_o_GND_4_o_and_26_OUT<0>1
                                                       encode_G/ADDERTREE_INTERNAL_Madd3_lut<0>11
    SLICE_X7Y29.A2       net (fanout=3)        0.448   encode_G/ADDERTREE_INTERNAL_Madd3_lut<0>1
    SLICE_X7Y29.A        Tilo                  0.259   encode_G/GND_4_o_GND_4_o_and_26_OUT<0>1
                                                       encode_G/ADDERTREE_INTERNAL_Madd41
    SLICE_X6Y28.A6       net (fanout=1)        0.279   encode_G/ADDERTREE_INTERNAL_Madd4
    SLICE_X6Y28.A        Tilo                  0.205   encode_G/ADDERTREE_INTERNAL_Madd_cy<0>
                                                       encode_G/XNOR2
    SLICE_X5Y28.C4       net (fanout=18)       0.516   encode_G/XNOR
    SLICE_X5Y28.CMUX     Tilo                  0.313   encode_G/ADDERTREE_INTERNAL_Madd_15
                                                       encode_G/Mxor_q_m<7:1>_2_xo<0>1
    SLICE_X5Y28.A6       net (fanout=6)        0.530   encode_G/q_m<3>
    SLICE_X5Y28.A        Tilo                  0.259   encode_G/ADDERTREE_INTERNAL_Madd_15
                                                       encode_G/ADDERTREE_INTERNAL_Madd5_lut<0>1
    SLICE_X5Y28.B6       net (fanout=6)        0.134   encode_G/ADDERTREE_INTERNAL_Madd5_lut<0>
    SLICE_X5Y28.B        Tilo                  0.259   encode_G/ADDERTREE_INTERNAL_Madd_15
                                                       encode_G/ADDERTREE_INTERNAL_Madd7_cy<0>11
    SLICE_X5Y29.D4       net (fanout=2)        0.402   encode_G/ADDERTREE_INTERNAL_Madd7_cy<0>
    SLICE_X5Y29.D        Tilo                  0.259   encode_G/ADDERTREE_INTERNAL_Madd7_cy<0>1
                                                       encode_G/ADDERTREE_INTERNAL_Madd7_cy<0>21
    SLICE_X5Y29.C6       net (fanout=5)        0.132   encode_G/ADDERTREE_INTERNAL_Madd7_cy<0>1
    SLICE_X5Y29.C        Tilo                  0.259   encode_G/ADDERTREE_INTERNAL_Madd7_cy<0>1
                                                       encode_G/GND_4_o_GND_4_o_OR_54_o11
    SLICE_X7Y29.B6       net (fanout=3)        0.314   encode_G/GND_4_o_GND_4_o_OR_54_o1
    SLICE_X7Y29.B        Tilo                  0.259   encode_G/GND_4_o_GND_4_o_and_26_OUT<0>1
                                                       encode_G/GND_4_o_GND_4_o_OR_54_o
    SLICE_X7Y29.D2       net (fanout=16)       0.473   encode_G/GND_4_o_GND_4_o_OR_54_o
    SLICE_X7Y29.DMUX     Tilo                  0.313   encode_G/GND_4_o_GND_4_o_and_26_OUT<0>1
                                                       encode_G/Mmux_invert_q_m11
    SLICE_X7Y30.D4       net (fanout=4)        0.632   encode_G/invert_q_m
    SLICE_X7Y30.D        Tilo                  0.259   encode_G/balance_acc<3>
                                                       encode_G/Maccum_balance_acc_cy<1>11
    SLICE_X7Y30.B2       net (fanout=2)        0.443   encode_G/Maccum_balance_acc_cy<1>
    SLICE_X7Y30.CLK      Tas                   0.322   encode_G/balance_acc<3>
                                                       encode_G/Maccum_balance_acc_xor<3>11
                                                       encode_G/balance_acc_3
    -------------------------------------------------  ---------------------------
    Total                                      8.391ns (3.672ns logic, 4.719ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack:                  -3.717ns (requirement - (data path - clock path skew + uncertainty))
  Source:               blue_7 (FF)
  Destination:          encode_B/balance_acc_3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      8.392ns (Levels of Logic = 12)
  Clock Path Skew:      -0.009ns (0.156 - 0.165)
  Source Clock:         prueba_BUFG rising at 0.000ns
  Destination Clock:    prueba_BUFG rising at 5.000ns
  Clock Uncertainty:    0.316ns

  Clock Uncertainty:          0.316ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.561ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: blue_7 to encode_B/balance_acc_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y15.AQ      Tcko                  0.408   encode_B/TMDS<9>
                                                       blue_7
    SLICE_X10Y15.D5      net (fanout=4)        0.596   blue<7>
    SLICE_X10Y15.D       Tilo                  0.205   encode_B/TMDS<9>
                                                       encode_B/ADDERTREE_INTERNAL_Madd_cy<0>11
    SLICE_X11Y12.C4      net (fanout=1)        0.645   encode_B/ADDERTREE_INTERNAL_Madd_cy<0>
    SLICE_X11Y12.C       Tilo                  0.259   encode_B/XNOR1
                                                       encode_B/XNOR2
    SLICE_X11Y13.C5      net (fanout=9)        0.360   encode_B/XNOR
    SLICE_X11Y13.CMUX    Tilo                  0.313   blue<4>
                                                       encode_B/Mxor_q_m<7:1>_2_xo<0>1
    SLICE_X9Y13.A5       net (fanout=6)        0.415   encode_B/q_m<3>
    SLICE_X9Y13.A        Tilo                  0.259   encode_B/ADDERTREE_INTERNAL_Madd_17
                                                       encode_B/ADDERTREE_INTERNAL_Madd5_lut<0>1
    SLICE_X9Y13.B6       net (fanout=6)        0.139   encode_B/ADDERTREE_INTERNAL_Madd5_lut<0>
    SLICE_X9Y13.B        Tilo                  0.259   encode_B/ADDERTREE_INTERNAL_Madd_17
                                                       encode_B/ADDERTREE_INTERNAL_Madd7_cy<0>11
    SLICE_X9Y14.B2       net (fanout=2)        0.711   encode_B/ADDERTREE_INTERNAL_Madd7_cy<0>
    SLICE_X9Y14.B        Tilo                  0.259   encode_B/GND_4_o_GND_4_o_OR_54_o1
                                                       encode_B/ADDERTREE_INTERNAL_Madd7_cy<0>21
    SLICE_X9Y14.C6       net (fanout=4)        0.296   encode_B/ADDERTREE_INTERNAL_Madd7_cy<0>1
    SLICE_X9Y14.C        Tilo                  0.259   encode_B/GND_4_o_GND_4_o_OR_54_o1
                                                       encode_B/GND_4_o_GND_4_o_OR_54_o11
    SLICE_X9Y15.B6       net (fanout=3)        0.289   encode_B/GND_4_o_GND_4_o_OR_54_o1
    SLICE_X9Y15.B        Tilo                  0.259   encode_B/balance_acc<1>
                                                       encode_B/GND_4_o_GND_4_o_OR_54_o
    SLICE_X11Y15.B4      net (fanout=6)        0.532   encode_B/GND_4_o_GND_4_o_OR_54_o
    SLICE_X11Y15.BMUX    Tilo                  0.313   encode_B/TMDS<0>
                                                       encode_B/Mmux_invert_q_m11
    SLICE_X10Y14.D4      net (fanout=13)       0.463   encode_B/invert_q_m
    SLICE_X10Y14.D       Tilo                  0.205   encode_B/balance_acc<3>
                                                       encode_B/Maccum_balance_acc_lut<0>1
    SLICE_X10Y14.C6      net (fanout=1)        0.118   encode_B/Maccum_balance_acc_lut<0>
    SLICE_X10Y14.C       Tilo                  0.205   encode_B/balance_acc<3>
                                                       encode_B/Maccum_balance_acc_cy<1>11
    SLICE_X10Y14.B4      net (fanout=2)        0.284   encode_B/Maccum_balance_acc_cy<1>
    SLICE_X10Y14.CLK     Tas                   0.341   encode_B/balance_acc<3>
                                                       encode_B/Maccum_balance_acc_xor<3>11
                                                       encode_B/balance_acc_3
    -------------------------------------------------  ---------------------------
    Total                                      8.392ns (3.544ns logic, 4.848ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------
Slack:                  -3.715ns (requirement - (data path - clock path skew + uncertainty))
  Source:               blue_6 (FF)
  Destination:          encode_B/balance_acc_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      8.385ns (Levels of Logic = 12)
  Clock Path Skew:      -0.014ns (0.272 - 0.286)
  Source Clock:         prueba_BUFG rising at 0.000ns
  Destination Clock:    prueba_BUFG rising at 5.000ns
  Clock Uncertainty:    0.316ns

  Clock Uncertainty:          0.316ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.561ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: blue_6 to encode_B/balance_acc_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y14.CQ      Tcko                  0.391   blue<6>
                                                       blue_6
    SLICE_X10Y13.D5      net (fanout=5)        0.391   blue<6>
    SLICE_X10Y13.D       Tilo                  0.205   encode_B/ADDERTREE_INTERNAL_Madd_lut<0>
                                                       encode_B/ADDERTREE_INTERNAL_Madd_lut<0>1
    SLICE_X10Y13.C6      net (fanout=1)        0.118   encode_B/ADDERTREE_INTERNAL_Madd_lut<0>
    SLICE_X10Y13.C       Tilo                  0.205   encode_B/ADDERTREE_INTERNAL_Madd_lut<0>
                                                       encode_B/ADDERTREE_INTERNAL_Madd4_lut<0>1
    SLICE_X11Y12.C1      net (fanout=1)        0.580   encode_B/ADDERTREE_INTERNAL_Madd4_lut<0>
    SLICE_X11Y12.C       Tilo                  0.259   encode_B/XNOR1
                                                       encode_B/XNOR2
    SLICE_X11Y13.C5      net (fanout=9)        0.360   encode_B/XNOR
    SLICE_X11Y13.CMUX    Tilo                  0.313   blue<4>
                                                       encode_B/Mxor_q_m<7:1>_2_xo<0>1
    SLICE_X9Y13.A5       net (fanout=6)        0.415   encode_B/q_m<3>
    SLICE_X9Y13.A        Tilo                  0.259   encode_B/ADDERTREE_INTERNAL_Madd_17
                                                       encode_B/ADDERTREE_INTERNAL_Madd5_lut<0>1
    SLICE_X9Y13.B6       net (fanout=6)        0.139   encode_B/ADDERTREE_INTERNAL_Madd5_lut<0>
    SLICE_X9Y13.B        Tilo                  0.259   encode_B/ADDERTREE_INTERNAL_Madd_17
                                                       encode_B/ADDERTREE_INTERNAL_Madd7_cy<0>11
    SLICE_X9Y14.B2       net (fanout=2)        0.711   encode_B/ADDERTREE_INTERNAL_Madd7_cy<0>
    SLICE_X9Y14.B        Tilo                  0.259   encode_B/GND_4_o_GND_4_o_OR_54_o1
                                                       encode_B/ADDERTREE_INTERNAL_Madd7_cy<0>21
    SLICE_X9Y14.C6       net (fanout=4)        0.296   encode_B/ADDERTREE_INTERNAL_Madd7_cy<0>1
    SLICE_X9Y14.C        Tilo                  0.259   encode_B/GND_4_o_GND_4_o_OR_54_o1
                                                       encode_B/GND_4_o_GND_4_o_OR_54_o11
    SLICE_X9Y15.B6       net (fanout=3)        0.289   encode_B/GND_4_o_GND_4_o_OR_54_o1
    SLICE_X9Y15.B        Tilo                  0.259   encode_B/balance_acc<1>
                                                       encode_B/GND_4_o_GND_4_o_OR_54_o
    SLICE_X11Y15.B4      net (fanout=6)        0.532   encode_B/GND_4_o_GND_4_o_OR_54_o
    SLICE_X11Y15.BMUX    Tilo                  0.313   encode_B/TMDS<0>
                                                       encode_B/Mmux_invert_q_m11
    SLICE_X9Y15.C3       net (fanout=13)       0.555   encode_B/invert_q_m
    SLICE_X9Y15.C        Tilo                  0.259   encode_B/balance_acc<1>
                                                       encode_B/Maccum_balance_acc_lut<1>1
    SLICE_X9Y15.A2       net (fanout=1)        0.437   encode_B/Maccum_balance_acc_lut<1>
    SLICE_X9Y15.CLK      Tas                   0.322   encode_B/balance_acc<1>
                                                       encode_B/Maccum_balance_acc_xor<1>11
                                                       encode_B/balance_acc_1
    -------------------------------------------------  ---------------------------
    Total                                      8.385ns (3.562ns logic, 4.823ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------
Slack:                  -3.712ns (requirement - (data path - clock path skew + uncertainty))
  Source:               blue_5 (FF)
  Destination:          encode_B/balance_acc_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      8.382ns (Levels of Logic = 11)
  Clock Path Skew:      -0.014ns (0.272 - 0.286)
  Source Clock:         prueba_BUFG rising at 0.000ns
  Destination Clock:    prueba_BUFG rising at 5.000ns
  Clock Uncertainty:    0.316ns

  Clock Uncertainty:          0.316ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.561ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: blue_5 to encode_B/balance_acc_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y14.BQ      Tcko                  0.391   blue<6>
                                                       blue_5
    SLICE_X10Y15.D1      net (fanout=9)        0.646   blue<5>
    SLICE_X10Y15.D       Tilo                  0.205   encode_B/TMDS<9>
                                                       encode_B/ADDERTREE_INTERNAL_Madd_cy<0>11
    SLICE_X11Y12.C4      net (fanout=1)        0.645   encode_B/ADDERTREE_INTERNAL_Madd_cy<0>
    SLICE_X11Y12.C       Tilo                  0.259   encode_B/XNOR1
                                                       encode_B/XNOR2
    SLICE_X11Y13.C5      net (fanout=9)        0.360   encode_B/XNOR
    SLICE_X11Y13.CMUX    Tilo                  0.313   blue<4>
                                                       encode_B/Mxor_q_m<7:1>_2_xo<0>1
    SLICE_X9Y13.A5       net (fanout=6)        0.415   encode_B/q_m<3>
    SLICE_X9Y13.A        Tilo                  0.259   encode_B/ADDERTREE_INTERNAL_Madd_17
                                                       encode_B/ADDERTREE_INTERNAL_Madd5_lut<0>1
    SLICE_X9Y13.B6       net (fanout=6)        0.139   encode_B/ADDERTREE_INTERNAL_Madd5_lut<0>
    SLICE_X9Y13.B        Tilo                  0.259   encode_B/ADDERTREE_INTERNAL_Madd_17
                                                       encode_B/ADDERTREE_INTERNAL_Madd7_cy<0>11
    SLICE_X9Y14.B2       net (fanout=2)        0.711   encode_B/ADDERTREE_INTERNAL_Madd7_cy<0>
    SLICE_X9Y14.B        Tilo                  0.259   encode_B/GND_4_o_GND_4_o_OR_54_o1
                                                       encode_B/ADDERTREE_INTERNAL_Madd7_cy<0>21
    SLICE_X9Y14.C6       net (fanout=4)        0.296   encode_B/ADDERTREE_INTERNAL_Madd7_cy<0>1
    SLICE_X9Y14.C        Tilo                  0.259   encode_B/GND_4_o_GND_4_o_OR_54_o1
                                                       encode_B/GND_4_o_GND_4_o_OR_54_o11
    SLICE_X9Y15.B6       net (fanout=3)        0.289   encode_B/GND_4_o_GND_4_o_OR_54_o1
    SLICE_X9Y15.B        Tilo                  0.259   encode_B/balance_acc<1>
                                                       encode_B/GND_4_o_GND_4_o_OR_54_o
    SLICE_X11Y15.B4      net (fanout=6)        0.532   encode_B/GND_4_o_GND_4_o_OR_54_o
    SLICE_X11Y15.BMUX    Tilo                  0.313   encode_B/TMDS<0>
                                                       encode_B/Mmux_invert_q_m11
    SLICE_X9Y15.C3       net (fanout=13)       0.555   encode_B/invert_q_m
    SLICE_X9Y15.C        Tilo                  0.259   encode_B/balance_acc<1>
                                                       encode_B/Maccum_balance_acc_lut<1>1
    SLICE_X9Y15.A2       net (fanout=1)        0.437   encode_B/Maccum_balance_acc_lut<1>
    SLICE_X9Y15.CLK      Tas                   0.322   encode_B/balance_acc<1>
                                                       encode_B/Maccum_balance_acc_xor<1>11
                                                       encode_B/balance_acc_1
    -------------------------------------------------  ---------------------------
    Total                                      8.382ns (3.357ns logic, 5.025ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------
Slack:                  -3.710ns (requirement - (data path - clock path skew + uncertainty))
  Source:               blue_6 (FF)
  Destination:          encode_B/balance_acc_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      8.379ns (Levels of Logic = 12)
  Clock Path Skew:      -0.015ns (0.271 - 0.286)
  Source Clock:         prueba_BUFG rising at 0.000ns
  Destination Clock:    prueba_BUFG rising at 5.000ns
  Clock Uncertainty:    0.316ns

  Clock Uncertainty:          0.316ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.561ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: blue_6 to encode_B/balance_acc_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y14.CQ      Tcko                  0.391   blue<6>
                                                       blue_6
    SLICE_X10Y15.D2      net (fanout=5)        0.626   blue<6>
    SLICE_X10Y15.D       Tilo                  0.205   encode_B/TMDS<9>
                                                       encode_B/ADDERTREE_INTERNAL_Madd_cy<0>11
    SLICE_X11Y12.C4      net (fanout=1)        0.645   encode_B/ADDERTREE_INTERNAL_Madd_cy<0>
    SLICE_X11Y12.C       Tilo                  0.259   encode_B/XNOR1
                                                       encode_B/XNOR2
    SLICE_X11Y13.C5      net (fanout=9)        0.360   encode_B/XNOR
    SLICE_X11Y13.CMUX    Tilo                  0.313   blue<4>
                                                       encode_B/Mxor_q_m<7:1>_2_xo<0>1
    SLICE_X9Y13.A5       net (fanout=6)        0.415   encode_B/q_m<3>
    SLICE_X9Y13.A        Tilo                  0.259   encode_B/ADDERTREE_INTERNAL_Madd_17
                                                       encode_B/ADDERTREE_INTERNAL_Madd5_lut<0>1
    SLICE_X9Y13.B6       net (fanout=6)        0.139   encode_B/ADDERTREE_INTERNAL_Madd5_lut<0>
    SLICE_X9Y13.B        Tilo                  0.259   encode_B/ADDERTREE_INTERNAL_Madd_17
                                                       encode_B/ADDERTREE_INTERNAL_Madd7_cy<0>11
    SLICE_X9Y14.B2       net (fanout=2)        0.711   encode_B/ADDERTREE_INTERNAL_Madd7_cy<0>
    SLICE_X9Y14.B        Tilo                  0.259   encode_B/GND_4_o_GND_4_o_OR_54_o1
                                                       encode_B/ADDERTREE_INTERNAL_Madd7_cy<0>21
    SLICE_X9Y14.C6       net (fanout=4)        0.296   encode_B/ADDERTREE_INTERNAL_Madd7_cy<0>1
    SLICE_X9Y14.C        Tilo                  0.259   encode_B/GND_4_o_GND_4_o_OR_54_o1
                                                       encode_B/GND_4_o_GND_4_o_OR_54_o11
    SLICE_X9Y15.B6       net (fanout=3)        0.289   encode_B/GND_4_o_GND_4_o_OR_54_o1
    SLICE_X9Y15.B        Tilo                  0.259   encode_B/balance_acc<1>
                                                       encode_B/GND_4_o_GND_4_o_OR_54_o
    SLICE_X11Y15.B4      net (fanout=6)        0.532   encode_B/GND_4_o_GND_4_o_OR_54_o
    SLICE_X11Y15.BMUX    Tilo                  0.313   encode_B/TMDS<0>
                                                       encode_B/Mmux_invert_q_m11
    SLICE_X10Y14.D4      net (fanout=13)       0.463   encode_B/invert_q_m
    SLICE_X10Y14.D       Tilo                  0.205   encode_B/balance_acc<3>
                                                       encode_B/Maccum_balance_acc_lut<0>1
    SLICE_X10Y14.C6      net (fanout=1)        0.118   encode_B/Maccum_balance_acc_lut<0>
    SLICE_X10Y14.C       Tilo                  0.205   encode_B/balance_acc<3>
                                                       encode_B/Maccum_balance_acc_cy<1>11
    SLICE_X8Y14.C6       net (fanout=2)        0.310   encode_B/Maccum_balance_acc_cy<1>
    SLICE_X8Y14.CLK      Tas                   0.289   encode_B/balance_acc<2>
                                                       encode_B/Maccum_balance_acc_xor<2>11
                                                       encode_B/balance_acc_2
    -------------------------------------------------  ---------------------------
    Total                                      8.379ns (3.475ns logic, 4.904ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------
Slack:                  -3.708ns (requirement - (data path - clock path skew + uncertainty))
  Source:               blue_6 (FF)
  Destination:          encode_B/balance_acc_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      8.378ns (Levels of Logic = 12)
  Clock Path Skew:      -0.014ns (0.272 - 0.286)
  Source Clock:         prueba_BUFG rising at 0.000ns
  Destination Clock:    prueba_BUFG rising at 5.000ns
  Clock Uncertainty:    0.316ns

  Clock Uncertainty:          0.316ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.561ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: blue_6 to encode_B/balance_acc_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y14.CQ      Tcko                  0.391   blue<6>
                                                       blue_6
    SLICE_X10Y13.D5      net (fanout=5)        0.391   blue<6>
    SLICE_X10Y13.D       Tilo                  0.205   encode_B/ADDERTREE_INTERNAL_Madd_lut<0>
                                                       encode_B/ADDERTREE_INTERNAL_Madd_lut<0>1
    SLICE_X10Y13.C6      net (fanout=1)        0.118   encode_B/ADDERTREE_INTERNAL_Madd_lut<0>
    SLICE_X10Y13.C       Tilo                  0.205   encode_B/ADDERTREE_INTERNAL_Madd_lut<0>
                                                       encode_B/ADDERTREE_INTERNAL_Madd4_lut<0>1
    SLICE_X11Y12.C1      net (fanout=1)        0.580   encode_B/ADDERTREE_INTERNAL_Madd4_lut<0>
    SLICE_X11Y12.C       Tilo                  0.259   encode_B/XNOR1
                                                       encode_B/XNOR2
    SLICE_X11Y13.C5      net (fanout=9)        0.360   encode_B/XNOR
    SLICE_X11Y13.CMUX    Tilo                  0.313   blue<4>
                                                       encode_B/Mxor_q_m<7:1>_2_xo<0>1
    SLICE_X9Y13.A5       net (fanout=6)        0.415   encode_B/q_m<3>
    SLICE_X9Y13.A        Tilo                  0.259   encode_B/ADDERTREE_INTERNAL_Madd_17
                                                       encode_B/ADDERTREE_INTERNAL_Madd5_lut<0>1
    SLICE_X9Y13.B6       net (fanout=6)        0.139   encode_B/ADDERTREE_INTERNAL_Madd5_lut<0>
    SLICE_X9Y13.B        Tilo                  0.259   encode_B/ADDERTREE_INTERNAL_Madd_17
                                                       encode_B/ADDERTREE_INTERNAL_Madd7_cy<0>11
    SLICE_X9Y14.B2       net (fanout=2)        0.711   encode_B/ADDERTREE_INTERNAL_Madd7_cy<0>
    SLICE_X9Y14.B        Tilo                  0.259   encode_B/GND_4_o_GND_4_o_OR_54_o1
                                                       encode_B/ADDERTREE_INTERNAL_Madd7_cy<0>21
    SLICE_X9Y14.C6       net (fanout=4)        0.296   encode_B/ADDERTREE_INTERNAL_Madd7_cy<0>1
    SLICE_X9Y14.C        Tilo                  0.259   encode_B/GND_4_o_GND_4_o_OR_54_o1
                                                       encode_B/GND_4_o_GND_4_o_OR_54_o11
    SLICE_X9Y15.B6       net (fanout=3)        0.289   encode_B/GND_4_o_GND_4_o_OR_54_o1
    SLICE_X9Y15.B        Tilo                  0.259   encode_B/balance_acc<1>
                                                       encode_B/GND_4_o_GND_4_o_OR_54_o
    SLICE_X11Y14.A5      net (fanout=6)        0.425   encode_B/GND_4_o_GND_4_o_OR_54_o
    SLICE_X11Y14.A       Tilo                  0.259   blue<6>
                                                       encode_B/Msub_balance_acc_inc_cy<0>11
    SLICE_X9Y15.C4       net (fanout=2)        0.709   encode_B/Msub_balance_acc_inc_cy<0>
    SLICE_X9Y15.C        Tilo                  0.259   encode_B/balance_acc<1>
                                                       encode_B/Maccum_balance_acc_lut<1>1
    SLICE_X9Y15.A2       net (fanout=1)        0.437   encode_B/Maccum_balance_acc_lut<1>
    SLICE_X9Y15.CLK      Tas                   0.322   encode_B/balance_acc<1>
                                                       encode_B/Maccum_balance_acc_xor<1>11
                                                       encode_B/balance_acc_1
    -------------------------------------------------  ---------------------------
    Total                                      8.378ns (3.508ns logic, 4.870ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------
Slack:                  -3.705ns (requirement - (data path - clock path skew + uncertainty))
  Source:               blue_5 (FF)
  Destination:          encode_B/balance_acc_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      8.375ns (Levels of Logic = 11)
  Clock Path Skew:      -0.014ns (0.272 - 0.286)
  Source Clock:         prueba_BUFG rising at 0.000ns
  Destination Clock:    prueba_BUFG rising at 5.000ns
  Clock Uncertainty:    0.316ns

  Clock Uncertainty:          0.316ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.561ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: blue_5 to encode_B/balance_acc_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y14.BQ      Tcko                  0.391   blue<6>
                                                       blue_5
    SLICE_X10Y15.D1      net (fanout=9)        0.646   blue<5>
    SLICE_X10Y15.D       Tilo                  0.205   encode_B/TMDS<9>
                                                       encode_B/ADDERTREE_INTERNAL_Madd_cy<0>11
    SLICE_X11Y12.C4      net (fanout=1)        0.645   encode_B/ADDERTREE_INTERNAL_Madd_cy<0>
    SLICE_X11Y12.C       Tilo                  0.259   encode_B/XNOR1
                                                       encode_B/XNOR2
    SLICE_X11Y13.C5      net (fanout=9)        0.360   encode_B/XNOR
    SLICE_X11Y13.CMUX    Tilo                  0.313   blue<4>
                                                       encode_B/Mxor_q_m<7:1>_2_xo<0>1
    SLICE_X9Y13.A5       net (fanout=6)        0.415   encode_B/q_m<3>
    SLICE_X9Y13.A        Tilo                  0.259   encode_B/ADDERTREE_INTERNAL_Madd_17
                                                       encode_B/ADDERTREE_INTERNAL_Madd5_lut<0>1
    SLICE_X9Y13.B6       net (fanout=6)        0.139   encode_B/ADDERTREE_INTERNAL_Madd5_lut<0>
    SLICE_X9Y13.B        Tilo                  0.259   encode_B/ADDERTREE_INTERNAL_Madd_17
                                                       encode_B/ADDERTREE_INTERNAL_Madd7_cy<0>11
    SLICE_X9Y14.B2       net (fanout=2)        0.711   encode_B/ADDERTREE_INTERNAL_Madd7_cy<0>
    SLICE_X9Y14.B        Tilo                  0.259   encode_B/GND_4_o_GND_4_o_OR_54_o1
                                                       encode_B/ADDERTREE_INTERNAL_Madd7_cy<0>21
    SLICE_X9Y14.C6       net (fanout=4)        0.296   encode_B/ADDERTREE_INTERNAL_Madd7_cy<0>1
    SLICE_X9Y14.C        Tilo                  0.259   encode_B/GND_4_o_GND_4_o_OR_54_o1
                                                       encode_B/GND_4_o_GND_4_o_OR_54_o11
    SLICE_X9Y15.B6       net (fanout=3)        0.289   encode_B/GND_4_o_GND_4_o_OR_54_o1
    SLICE_X9Y15.B        Tilo                  0.259   encode_B/balance_acc<1>
                                                       encode_B/GND_4_o_GND_4_o_OR_54_o
    SLICE_X11Y14.A5      net (fanout=6)        0.425   encode_B/GND_4_o_GND_4_o_OR_54_o
    SLICE_X11Y14.A       Tilo                  0.259   blue<6>
                                                       encode_B/Msub_balance_acc_inc_cy<0>11
    SLICE_X9Y15.C4       net (fanout=2)        0.709   encode_B/Msub_balance_acc_inc_cy<0>
    SLICE_X9Y15.C        Tilo                  0.259   encode_B/balance_acc<1>
                                                       encode_B/Maccum_balance_acc_lut<1>1
    SLICE_X9Y15.A2       net (fanout=1)        0.437   encode_B/Maccum_balance_acc_lut<1>
    SLICE_X9Y15.CLK      Tas                   0.322   encode_B/balance_acc<1>
                                                       encode_B/Maccum_balance_acc_xor<1>11
                                                       encode_B/balance_acc_1
    -------------------------------------------------  ---------------------------
    Total                                      8.375ns (3.303ns logic, 5.072ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------
Slack:                  -3.697ns (requirement - (data path - clock path skew + uncertainty))
  Source:               blue_7 (FF)
  Destination:          encode_B/balance_acc_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      8.366ns (Levels of Logic = 12)
  Clock Path Skew:      -0.015ns (0.271 - 0.286)
  Source Clock:         prueba_BUFG rising at 0.000ns
  Destination Clock:    prueba_BUFG rising at 5.000ns
  Clock Uncertainty:    0.316ns

  Clock Uncertainty:          0.316ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.561ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: blue_7 to encode_B/balance_acc_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y15.AQ      Tcko                  0.408   encode_B/TMDS<9>
                                                       blue_7
    SLICE_X10Y15.D5      net (fanout=4)        0.596   blue<7>
    SLICE_X10Y15.D       Tilo                  0.205   encode_B/TMDS<9>
                                                       encode_B/ADDERTREE_INTERNAL_Madd_cy<0>11
    SLICE_X11Y12.C4      net (fanout=1)        0.645   encode_B/ADDERTREE_INTERNAL_Madd_cy<0>
    SLICE_X11Y12.C       Tilo                  0.259   encode_B/XNOR1
                                                       encode_B/XNOR2
    SLICE_X11Y13.C5      net (fanout=9)        0.360   encode_B/XNOR
    SLICE_X11Y13.CMUX    Tilo                  0.313   blue<4>
                                                       encode_B/Mxor_q_m<7:1>_2_xo<0>1
    SLICE_X9Y13.A5       net (fanout=6)        0.415   encode_B/q_m<3>
    SLICE_X9Y13.A        Tilo                  0.259   encode_B/ADDERTREE_INTERNAL_Madd_17
                                                       encode_B/ADDERTREE_INTERNAL_Madd5_lut<0>1
    SLICE_X9Y13.B6       net (fanout=6)        0.139   encode_B/ADDERTREE_INTERNAL_Madd5_lut<0>
    SLICE_X9Y13.B        Tilo                  0.259   encode_B/ADDERTREE_INTERNAL_Madd_17
                                                       encode_B/ADDERTREE_INTERNAL_Madd7_cy<0>11
    SLICE_X9Y14.B2       net (fanout=2)        0.711   encode_B/ADDERTREE_INTERNAL_Madd7_cy<0>
    SLICE_X9Y14.B        Tilo                  0.259   encode_B/GND_4_o_GND_4_o_OR_54_o1
                                                       encode_B/ADDERTREE_INTERNAL_Madd7_cy<0>21
    SLICE_X9Y14.C6       net (fanout=4)        0.296   encode_B/ADDERTREE_INTERNAL_Madd7_cy<0>1
    SLICE_X9Y14.C        Tilo                  0.259   encode_B/GND_4_o_GND_4_o_OR_54_o1
                                                       encode_B/GND_4_o_GND_4_o_OR_54_o11
    SLICE_X9Y15.B6       net (fanout=3)        0.289   encode_B/GND_4_o_GND_4_o_OR_54_o1
    SLICE_X9Y15.B        Tilo                  0.259   encode_B/balance_acc<1>
                                                       encode_B/GND_4_o_GND_4_o_OR_54_o
    SLICE_X11Y15.B4      net (fanout=6)        0.532   encode_B/GND_4_o_GND_4_o_OR_54_o
    SLICE_X11Y15.BMUX    Tilo                  0.313   encode_B/TMDS<0>
                                                       encode_B/Mmux_invert_q_m11
    SLICE_X10Y14.D4      net (fanout=13)       0.463   encode_B/invert_q_m
    SLICE_X10Y14.D       Tilo                  0.205   encode_B/balance_acc<3>
                                                       encode_B/Maccum_balance_acc_lut<0>1
    SLICE_X10Y14.C6      net (fanout=1)        0.118   encode_B/Maccum_balance_acc_lut<0>
    SLICE_X10Y14.C       Tilo                  0.205   encode_B/balance_acc<3>
                                                       encode_B/Maccum_balance_acc_cy<1>11
    SLICE_X8Y14.C6       net (fanout=2)        0.310   encode_B/Maccum_balance_acc_cy<1>
    SLICE_X8Y14.CLK      Tas                   0.289   encode_B/balance_acc<2>
                                                       encode_B/Maccum_balance_acc_xor<2>11
                                                       encode_B/balance_acc_2
    -------------------------------------------------  ---------------------------
    Total                                      8.366ns (3.492ns logic, 4.874ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "prueba" derived from
 NET "pixclk0_IBUFG" PERIOD = 10 ns HIGH 50%;
 divided by 2.00 to 5 nS and duty cycle corrected to HIGH 2.500 nS 

--------------------------------------------------------------------------------
Slack: 1.800ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.600ns (Tdcmpw_CLKIN_200_250)
  Physical resource: DCM_TMDS_inst/CLKIN
  Logical resource: DCM_TMDS_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: prueba_BUFG
--------------------------------------------------------------------------------
Slack: 1.800ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.600ns (Tdcmpw_CLKIN_200_250)
  Physical resource: DCM_TMDS_inst/CLKIN
  Logical resource: DCM_TMDS_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: prueba_BUFG
--------------------------------------------------------------------------------
Slack: 2.330ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKFX)
  Physical resource: dcm_main/CLKFX
  Logical resource: dcm_main/CLKFX
  Location pin: DCM_X0Y2.CLKFX
  Clock network: prueba
--------------------------------------------------------------------------------
Slack: 2.330ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKIN)
  Physical resource: DCM_TMDS_inst/CLKIN
  Logical resource: DCM_TMDS_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: prueba_BUFG
--------------------------------------------------------------------------------
Slack: 3.270ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: prueba_BUFG/I0
  Logical resource: prueba_BUFG/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: prueba
--------------------------------------------------------------------------------
Slack: 4.570ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: CounterX<3>/CLK
  Logical resource: CounterX_0/CK
  Location pin: SLICE_X14Y19.CLK
  Clock network: prueba_BUFG
--------------------------------------------------------------------------------
Slack: 4.570ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: CounterX<3>/CLK
  Logical resource: CounterX_1/CK
  Location pin: SLICE_X14Y19.CLK
  Clock network: prueba_BUFG
--------------------------------------------------------------------------------
Slack: 4.570ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: CounterX<3>/CLK
  Logical resource: CounterX_2/CK
  Location pin: SLICE_X14Y19.CLK
  Clock network: prueba_BUFG
--------------------------------------------------------------------------------
Slack: 4.570ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: CounterX<3>/CLK
  Logical resource: CounterX_3/CK
  Location pin: SLICE_X14Y19.CLK
  Clock network: prueba_BUFG
--------------------------------------------------------------------------------
Slack: 4.570ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: CounterX<7>/CLK
  Logical resource: CounterX_4/CK
  Location pin: SLICE_X14Y20.CLK
  Clock network: prueba_BUFG
--------------------------------------------------------------------------------
Slack: 4.570ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: CounterX<7>/CLK
  Logical resource: CounterX_5/CK
  Location pin: SLICE_X14Y20.CLK
  Clock network: prueba_BUFG
--------------------------------------------------------------------------------
Slack: 4.570ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: CounterX<7>/CLK
  Logical resource: CounterX_6/CK
  Location pin: SLICE_X14Y20.CLK
  Clock network: prueba_BUFG
--------------------------------------------------------------------------------
Slack: 4.570ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: CounterX<7>/CLK
  Logical resource: CounterX_7/CK
  Location pin: SLICE_X14Y20.CLK
  Clock network: prueba_BUFG
--------------------------------------------------------------------------------
Slack: 4.570ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: CounterX<9>/CLK
  Logical resource: CounterX_8/CK
  Location pin: SLICE_X14Y21.CLK
  Clock network: prueba_BUFG
--------------------------------------------------------------------------------
Slack: 4.570ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: CounterX<9>/CLK
  Logical resource: CounterX_9/CK
  Location pin: SLICE_X14Y21.CLK
  Clock network: prueba_BUFG
--------------------------------------------------------------------------------
Slack: 4.570ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: green<6>/CLK
  Logical resource: green_0/CK
  Location pin: SLICE_X6Y27.CLK
  Clock network: prueba_BUFG
--------------------------------------------------------------------------------
Slack: 4.570ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: green<6>/CLK
  Logical resource: green_5/CK
  Location pin: SLICE_X6Y27.CLK
  Clock network: prueba_BUFG
--------------------------------------------------------------------------------
Slack: 4.570ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: green<6>/CLK
  Logical resource: green_6/CK
  Location pin: SLICE_X6Y27.CLK
  Clock network: prueba_BUFG
--------------------------------------------------------------------------------
Slack: 4.570ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: encode_G/balance_acc<2>/CLK
  Logical resource: encode_G/balance_acc_0/CK
  Location pin: SLICE_X6Y29.CLK
  Clock network: prueba_BUFG
--------------------------------------------------------------------------------
Slack: 4.570ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: encode_G/balance_acc<2>/CLK
  Logical resource: encode_G/balance_acc_1/CK
  Location pin: SLICE_X6Y29.CLK
  Clock network: prueba_BUFG
--------------------------------------------------------------------------------
Slack: 4.570ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: encode_G/balance_acc<2>/CLK
  Logical resource: encode_G/balance_acc_2/CK
  Location pin: SLICE_X6Y29.CLK
  Clock network: prueba_BUFG
--------------------------------------------------------------------------------
Slack: 4.570ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: encode_G/TMDS<5>/CLK
  Logical resource: encode_G/TMDS_5/CK
  Location pin: SLICE_X6Y30.CLK
  Clock network: prueba_BUFG
--------------------------------------------------------------------------------
Slack: 4.570ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: encode_G/TMDS<0>/CLK
  Logical resource: encode_G/TMDS_0/CK
  Location pin: SLICE_X6Y31.CLK
  Clock network: prueba_BUFG
--------------------------------------------------------------------------------
Slack: 4.570ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: blue<3>/CLK
  Logical resource: blue_2/CK
  Location pin: SLICE_X10Y12.CLK
  Clock network: prueba_BUFG
--------------------------------------------------------------------------------
Slack: 4.570ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: blue<3>/CLK
  Logical resource: blue_1/CK
  Location pin: SLICE_X10Y12.CLK
  Clock network: prueba_BUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "DCM_TMDS_CLKFX" derived from  
PERIOD analysis for net "prueba" derived from NET "pixclk0_IBUFG" PERIOD = 10 
ns HIGH 50%; divided by 2.00 to 5 nS and duty cycle corrected to HIGH 2.500 nS  
 divided by 10.00 to 500 pS and duty cycle corrected to HIGH 250 pS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 111 paths analyzed, 99 endpoints analyzed, 99 failing endpoints
 131 timing errors detected. (99 setup errors, 27 hold errors, 5 component switching limit errors)
 Minimum period is   4.344ns.
--------------------------------------------------------------------------------
Slack:                  -3.844ns (requirement - (data path - clock path skew + uncertainty))
  Source:               encode_B/TMDS_0 (FF)
  Destination:          TMDS_shift_blue_0 (FF)
  Requirement:          0.500ns
  Data Path Delay:      5.764ns (Levels of Logic = 1)
  Clock Path Skew:      1.976ns (3.147 - 1.171)
  Source Clock:         prueba_BUFG rising at 0.000ns
  Destination Clock:    clk_TMDS rising at 0.500ns
  Clock Uncertainty:    0.556ns

  Clock Uncertainty:          0.556ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.603ns
    Phase Error (PE):           0.219ns

  Maximum Data Path at Slow Process Corner: encode_B/TMDS_0 to TMDS_shift_blue_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y15.CQ      Tcko                  0.391   encode_B/TMDS<0>
                                                       encode_B/TMDS_0
    SLICE_X12Y36.A1      net (fanout=1)        2.051   encode_B/TMDS<0>
    SLICE_X12Y36.AMUX    Tilo                  0.261   TMDS_shift_blue<1>
                                                       Mmux_GND_1_o_TMDS_blue[9]_mux_45_OUT11
    OLOGIC_X10Y63.D1     net (fanout=1)        2.258   GND_1_o_TMDS_blue[9]_mux_45_OUT<0>
    OLOGIC_X10Y63.CLK0   Todck                 0.803   TMDS_shift_blue<0>
                                                       TMDS_shift_blue_0
    -------------------------------------------------  ---------------------------
    Total                                      5.764ns (1.455ns logic, 4.309ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack:                  -3.757ns (requirement - (data path - clock path skew + uncertainty))
  Source:               TMDS_shift_load (FF)
  Destination:          TMDS_shift_red_0 (FF)
  Requirement:          0.500ns
  Data Path Delay:      4.381ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      0.461ns (0.989 - 0.528)
  Source Clock:         clk_TMDS rising at 0.000ns
  Destination Clock:    clk_TMDS rising at 0.500ns
  Clock Uncertainty:    0.337ns

  Clock Uncertainty:          0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.603ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: TMDS_shift_load to TMDS_shift_red_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y37.AQ      Tcko                  0.447   TMDS_mod10<0>
                                                       TMDS_shift_load
    SLICE_X13Y37.A2      net (fanout=15)       0.656   TMDS_shift_load
    SLICE_X13Y37.AMUX    Tilo                  0.313   TMDS_shift_red<5>
                                                       Mmux_GND_1_o_TMDS_red[9]_mux_43_OUT11
    OLOGIC_X11Y61.D1     net (fanout=1)        2.162   GND_1_o_TMDS_red[9]_mux_43_OUT<0>
    OLOGIC_X11Y61.CLK0   Todck                 0.803   TMDS_shift_red<0>
                                                       TMDS_shift_red_0
    -------------------------------------------------  ---------------------------
    Total                                      4.381ns (1.563ns logic, 2.818ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack:                  -3.591ns (requirement - (data path - clock path skew + uncertainty))
  Source:               TMDS_shift_blue_1 (FF)
  Destination:          TMDS_shift_blue_0 (FF)
  Requirement:          0.500ns
  Data Path Delay:      4.212ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      0.458ns (0.989 - 0.531)
  Source Clock:         clk_TMDS rising at 0.000ns
  Destination Clock:    clk_TMDS rising at 0.500ns
  Clock Uncertainty:    0.337ns

  Clock Uncertainty:          0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.603ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: TMDS_shift_blue_1 to TMDS_shift_blue_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y36.AQ      Tcko                  0.447   TMDS_shift_blue<1>
                                                       TMDS_shift_blue_1
    SLICE_X12Y36.A4      net (fanout=1)        0.443   TMDS_shift_blue<1>
    SLICE_X12Y36.AMUX    Tilo                  0.261   TMDS_shift_blue<1>
                                                       Mmux_GND_1_o_TMDS_blue[9]_mux_45_OUT11
    OLOGIC_X10Y63.D1     net (fanout=1)        2.258   GND_1_o_TMDS_blue[9]_mux_45_OUT<0>
    OLOGIC_X10Y63.CLK0   Todck                 0.803   TMDS_shift_blue<0>
                                                       TMDS_shift_blue_0
    -------------------------------------------------  ---------------------------
    Total                                      4.212ns (1.511ns logic, 2.701ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack:                  -3.580ns (requirement - (data path - clock path skew + uncertainty))
  Source:               TMDS_shift_load (FF)
  Destination:          TMDS_shift_blue_0 (FF)
  Requirement:          0.500ns
  Data Path Delay:      4.204ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      0.461ns (0.989 - 0.528)
  Source Clock:         clk_TMDS rising at 0.000ns
  Destination Clock:    clk_TMDS rising at 0.500ns
  Clock Uncertainty:    0.337ns

  Clock Uncertainty:          0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.603ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: TMDS_shift_load to TMDS_shift_blue_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y37.AQ      Tcko                  0.447   TMDS_mod10<0>
                                                       TMDS_shift_load
    SLICE_X12Y36.A5      net (fanout=15)       0.435   TMDS_shift_load
    SLICE_X12Y36.AMUX    Tilo                  0.261   TMDS_shift_blue<1>
                                                       Mmux_GND_1_o_TMDS_blue[9]_mux_45_OUT11
    OLOGIC_X10Y63.D1     net (fanout=1)        2.258   GND_1_o_TMDS_blue[9]_mux_45_OUT<0>
    OLOGIC_X10Y63.CLK0   Todck                 0.803   TMDS_shift_blue<0>
                                                       TMDS_shift_blue_0
    -------------------------------------------------  ---------------------------
    Total                                      4.204ns (1.511ns logic, 2.693ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack:                  -3.527ns (requirement - (data path - clock path skew + uncertainty))
  Source:               TMDS_shift_load (FF)
  Destination:          TMDS_shift_green_0 (FF)
  Requirement:          0.500ns
  Data Path Delay:      4.152ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      0.462ns (0.990 - 0.528)
  Source Clock:         clk_TMDS rising at 0.000ns
  Destination Clock:    clk_TMDS rising at 0.500ns
  Clock Uncertainty:    0.337ns

  Clock Uncertainty:          0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.603ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: TMDS_shift_load to TMDS_shift_green_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y37.AQ      Tcko                  0.447   TMDS_mod10<0>
                                                       TMDS_shift_load
    SLICE_X15Y37.A5      net (fanout=15)       0.443   TMDS_shift_load
    SLICE_X15Y37.AMUX    Tilo                  0.313   TMDS_shift_green<7>
                                                       Mmux_GND_1_o_TMDS_green[9]_mux_44_OUT11
    OLOGIC_X11Y63.D1     net (fanout=1)        2.146   GND_1_o_TMDS_green[9]_mux_44_OUT<0>
    OLOGIC_X11Y63.CLK0   Todck                 0.803   TMDS_shift_green<0>
                                                       TMDS_shift_green_0
    -------------------------------------------------  ---------------------------
    Total                                      4.152ns (1.563ns logic, 2.589ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack:                  -3.469ns (requirement - (data path - clock path skew + uncertainty))
  Source:               TMDS_shift_green_1 (FF)
  Destination:          TMDS_shift_green_0 (FF)
  Requirement:          0.500ns
  Data Path Delay:      4.094ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      0.462ns (0.990 - 0.528)
  Source Clock:         clk_TMDS rising at 0.000ns
  Destination Clock:    clk_TMDS rising at 0.500ns
  Clock Uncertainty:    0.337ns

  Clock Uncertainty:          0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.603ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: TMDS_shift_green_1 to TMDS_shift_green_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y37.AQ      Tcko                  0.391   TMDS_shift_green<7>
                                                       TMDS_shift_green_1
    SLICE_X15Y37.A4      net (fanout=1)        0.441   TMDS_shift_green<1>
    SLICE_X15Y37.AMUX    Tilo                  0.313   TMDS_shift_green<7>
                                                       Mmux_GND_1_o_TMDS_green[9]_mux_44_OUT11
    OLOGIC_X11Y63.D1     net (fanout=1)        2.146   GND_1_o_TMDS_green[9]_mux_44_OUT<0>
    OLOGIC_X11Y63.CLK0   Todck                 0.803   TMDS_shift_green<0>
                                                       TMDS_shift_green_0
    -------------------------------------------------  ---------------------------
    Total                                      4.094ns (1.507ns logic, 2.587ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------
Slack:                  -3.400ns (requirement - (data path - clock path skew + uncertainty))
  Source:               TMDS_shift_red_1 (FF)
  Destination:          TMDS_shift_red_0 (FF)
  Requirement:          0.500ns
  Data Path Delay:      4.024ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      0.461ns (0.989 - 0.528)
  Source Clock:         clk_TMDS rising at 0.000ns
  Destination Clock:    clk_TMDS rising at 0.500ns
  Clock Uncertainty:    0.337ns

  Clock Uncertainty:          0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.603ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: TMDS_shift_red_1 to TMDS_shift_red_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y37.AQ      Tcko                  0.391   TMDS_shift_red<5>
                                                       TMDS_shift_red_1
    SLICE_X13Y37.A5      net (fanout=1)        0.355   TMDS_shift_red<1>
    SLICE_X13Y37.AMUX    Tilo                  0.313   TMDS_shift_red<5>
                                                       Mmux_GND_1_o_TMDS_red[9]_mux_43_OUT11
    OLOGIC_X11Y61.D1     net (fanout=1)        2.162   GND_1_o_TMDS_red[9]_mux_43_OUT<0>
    OLOGIC_X11Y61.CLK0   Todck                 0.803   TMDS_shift_red<0>
                                                       TMDS_shift_red_0
    -------------------------------------------------  ---------------------------
    Total                                      4.024ns (1.507ns logic, 2.517ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------
Slack:                  -3.206ns (requirement - (data path - clock path skew + uncertainty))
  Source:               encode_G/TMDS_0 (FF)
  Destination:          TMDS_shift_green_0 (FF)
  Requirement:          0.500ns
  Data Path Delay:      5.180ns (Levels of Logic = 1)
  Clock Path Skew:      2.030ns (3.148 - 1.118)
  Source Clock:         prueba_BUFG rising at 0.000ns
  Destination Clock:    clk_TMDS rising at 0.500ns
  Clock Uncertainty:    0.556ns

  Clock Uncertainty:          0.556ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.603ns
    Phase Error (PE):           0.219ns

  Maximum Data Path at Slow Process Corner: encode_G/TMDS_0 to TMDS_shift_green_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y31.AQ       Tcko                  0.408   encode_G/TMDS<0>
                                                       encode_G/TMDS_0
    SLICE_X15Y37.A1      net (fanout=1)        1.510   encode_G/TMDS<0>
    SLICE_X15Y37.AMUX    Tilo                  0.313   TMDS_shift_green<7>
                                                       Mmux_GND_1_o_TMDS_green[9]_mux_44_OUT11
    OLOGIC_X11Y63.D1     net (fanout=1)        2.146   GND_1_o_TMDS_green[9]_mux_44_OUT<0>
    OLOGIC_X11Y63.CLK0   Todck                 0.803   TMDS_shift_green<0>
                                                       TMDS_shift_green_0
    -------------------------------------------------  ---------------------------
    Total                                      5.180ns (1.524ns logic, 3.656ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Slack:                  -2.942ns (requirement - (data path - clock path skew + uncertainty))
  Source:               encode_R/TMDS_0 (FF)
  Destination:          TMDS_shift_red_0 (FF)
  Requirement:          0.500ns
  Data Path Delay:      4.947ns (Levels of Logic = 1)
  Clock Path Skew:      2.061ns (3.147 - 1.086)
  Source Clock:         prueba_BUFG rising at 0.000ns
  Destination Clock:    clk_TMDS rising at 0.500ns
  Clock Uncertainty:    0.556ns

  Clock Uncertainty:          0.556ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.603ns
    Phase Error (PE):           0.219ns

  Maximum Data Path at Slow Process Corner: encode_R/TMDS_0 to TMDS_shift_red_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y30.DQ      Tcko                  0.391   encode_R/TMDS<0>
                                                       encode_R/TMDS_0
    SLICE_X13Y37.A4      net (fanout=1)        1.278   encode_R/TMDS<0>
    SLICE_X13Y37.AMUX    Tilo                  0.313   TMDS_shift_red<5>
                                                       Mmux_GND_1_o_TMDS_red[9]_mux_43_OUT11
    OLOGIC_X11Y61.D1     net (fanout=1)        2.162   GND_1_o_TMDS_red[9]_mux_43_OUT<0>
    OLOGIC_X11Y61.CLK0   Todck                 0.803   TMDS_shift_red<0>
                                                       TMDS_shift_red_0
    -------------------------------------------------  ---------------------------
    Total                                      4.947ns (1.507ns logic, 3.440ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Slack:                  -1.968ns (requirement - (data path - clock path skew + uncertainty))
  Source:               TMDS_mod10_0 (FF)
  Destination:          TMDS_mod10_2 (FF)
  Requirement:          0.500ns
  Data Path Delay:      2.120ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.011ns (0.145 - 0.156)
  Source Clock:         clk_TMDS rising at 0.000ns
  Destination Clock:    clk_TMDS rising at 0.500ns
  Clock Uncertainty:    0.337ns

  Clock Uncertainty:          0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.603ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: TMDS_mod10_0 to TMDS_mod10_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y37.DQ      Tcko                  0.447   TMDS_mod10<0>
                                                       TMDS_mod10_0
    SLICE_X12Y37.A2      net (fanout=3)        0.608   TMDS_mod10<0>
    SLICE_X12Y37.A       Tilo                  0.203   TMDS_mod10<0>
                                                       TMDS_mod10[3]_PWR_1_o_equal_42_o<3>1
    SLICE_X13Y38.SR      net (fanout=1)        0.462   TMDS_mod10[3]_PWR_1_o_equal_42_o
    SLICE_X13Y38.CLK     Tsrck                 0.400   TMDS_mod10<2>
                                                       TMDS_mod10_2
    -------------------------------------------------  ---------------------------
    Total                                      2.120ns (1.050ns logic, 1.070ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------
Slack:                  -1.908ns (requirement - (data path - clock path skew + uncertainty))
  Source:               TMDS_mod10_1 (FF)
  Destination:          TMDS_mod10_2 (FF)
  Requirement:          0.500ns
  Data Path Delay:      2.060ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.011ns (0.145 - 0.156)
  Source Clock:         clk_TMDS rising at 0.000ns
  Destination Clock:    clk_TMDS rising at 0.500ns
  Clock Uncertainty:    0.337ns

  Clock Uncertainty:          0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.603ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: TMDS_mod10_1 to TMDS_mod10_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y37.AMUX    Tshcko                0.488   TMDS_mod10<0>
                                                       TMDS_mod10_1
    SLICE_X12Y37.A1      net (fanout=2)        0.507   TMDS_mod10<1>
    SLICE_X12Y37.A       Tilo                  0.203   TMDS_mod10<0>
                                                       TMDS_mod10[3]_PWR_1_o_equal_42_o<3>1
    SLICE_X13Y38.SR      net (fanout=1)        0.462   TMDS_mod10[3]_PWR_1_o_equal_42_o
    SLICE_X13Y38.CLK     Tsrck                 0.400   TMDS_mod10<2>
                                                       TMDS_mod10_2
    -------------------------------------------------  ---------------------------
    Total                                      2.060ns (1.091ns logic, 0.969ns route)
                                                       (53.0% logic, 47.0% route)

--------------------------------------------------------------------------------
Slack:                  -1.899ns (requirement - (data path - clock path skew + uncertainty))
  Source:               TMDS_mod10_0 (FF)
  Destination:          TMDS_mod10_3 (FF)
  Requirement:          0.500ns
  Data Path Delay:      2.051ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.011ns (0.145 - 0.156)
  Source Clock:         clk_TMDS rising at 0.000ns
  Destination Clock:    clk_TMDS rising at 0.500ns
  Clock Uncertainty:    0.337ns

  Clock Uncertainty:          0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.603ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: TMDS_mod10_0 to TMDS_mod10_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y37.DQ      Tcko                  0.447   TMDS_mod10<0>
                                                       TMDS_mod10_0
    SLICE_X12Y37.A2      net (fanout=3)        0.608   TMDS_mod10<0>
    SLICE_X12Y37.A       Tilo                  0.203   TMDS_mod10<0>
                                                       TMDS_mod10[3]_PWR_1_o_equal_42_o<3>1
    SLICE_X13Y38.SR      net (fanout=1)        0.462   TMDS_mod10[3]_PWR_1_o_equal_42_o
    SLICE_X13Y38.CLK     Tsrck                 0.331   TMDS_mod10<2>
                                                       TMDS_mod10_3
    -------------------------------------------------  ---------------------------
    Total                                      2.051ns (0.981ns logic, 1.070ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------
Slack:                  -1.839ns (requirement - (data path - clock path skew + uncertainty))
  Source:               TMDS_mod10_1 (FF)
  Destination:          TMDS_mod10_3 (FF)
  Requirement:          0.500ns
  Data Path Delay:      1.991ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.011ns (0.145 - 0.156)
  Source Clock:         clk_TMDS rising at 0.000ns
  Destination Clock:    clk_TMDS rising at 0.500ns
  Clock Uncertainty:    0.337ns

  Clock Uncertainty:          0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.603ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: TMDS_mod10_1 to TMDS_mod10_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y37.AMUX    Tshcko                0.488   TMDS_mod10<0>
                                                       TMDS_mod10_1
    SLICE_X12Y37.A1      net (fanout=2)        0.507   TMDS_mod10<1>
    SLICE_X12Y37.A       Tilo                  0.203   TMDS_mod10<0>
                                                       TMDS_mod10[3]_PWR_1_o_equal_42_o<3>1
    SLICE_X13Y38.SR      net (fanout=1)        0.462   TMDS_mod10[3]_PWR_1_o_equal_42_o
    SLICE_X13Y38.CLK     Tsrck                 0.331   TMDS_mod10<2>
                                                       TMDS_mod10_3
    -------------------------------------------------  ---------------------------
    Total                                      1.991ns (1.022ns logic, 0.969ns route)
                                                       (51.3% logic, 48.7% route)

--------------------------------------------------------------------------------
Slack:                  -1.807ns (requirement - (data path - clock path skew + uncertainty))
  Source:               TMDS_mod10_3 (FF)
  Destination:          TMDS_mod10_2 (FF)
  Requirement:          0.500ns
  Data Path Delay:      1.970ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_TMDS rising at 0.000ns
  Destination Clock:    clk_TMDS rising at 0.500ns
  Clock Uncertainty:    0.337ns

  Clock Uncertainty:          0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.603ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: TMDS_mod10_3 to TMDS_mod10_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y38.AMUX    Tshcko                0.461   TMDS_mod10<2>
                                                       TMDS_mod10_3
    SLICE_X12Y37.A4      net (fanout=2)        0.444   TMDS_mod10<3>
    SLICE_X12Y37.A       Tilo                  0.203   TMDS_mod10<0>
                                                       TMDS_mod10[3]_PWR_1_o_equal_42_o<3>1
    SLICE_X13Y38.SR      net (fanout=1)        0.462   TMDS_mod10[3]_PWR_1_o_equal_42_o
    SLICE_X13Y38.CLK     Tsrck                 0.400   TMDS_mod10<2>
                                                       TMDS_mod10_2
    -------------------------------------------------  ---------------------------
    Total                                      1.970ns (1.064ns logic, 0.906ns route)
                                                       (54.0% logic, 46.0% route)

--------------------------------------------------------------------------------
Slack:                  -1.738ns (requirement - (data path - clock path skew + uncertainty))
  Source:               TMDS_mod10_3 (FF)
  Destination:          TMDS_mod10_3 (FF)
  Requirement:          0.500ns
  Data Path Delay:      1.901ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_TMDS rising at 0.000ns
  Destination Clock:    clk_TMDS rising at 0.500ns
  Clock Uncertainty:    0.337ns

  Clock Uncertainty:          0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.603ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: TMDS_mod10_3 to TMDS_mod10_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y38.AMUX    Tshcko                0.461   TMDS_mod10<2>
                                                       TMDS_mod10_3
    SLICE_X12Y37.A4      net (fanout=2)        0.444   TMDS_mod10<3>
    SLICE_X12Y37.A       Tilo                  0.203   TMDS_mod10<0>
                                                       TMDS_mod10[3]_PWR_1_o_equal_42_o<3>1
    SLICE_X13Y38.SR      net (fanout=1)        0.462   TMDS_mod10[3]_PWR_1_o_equal_42_o
    SLICE_X13Y38.CLK     Tsrck                 0.331   TMDS_mod10<2>
                                                       TMDS_mod10_3
    -------------------------------------------------  ---------------------------
    Total                                      1.901ns (0.995ns logic, 0.906ns route)
                                                       (52.3% logic, 47.7% route)

--------------------------------------------------------------------------------
Slack:                  -1.682ns (requirement - (data path - clock path skew + uncertainty))
  Source:               TMDS_mod10_2 (FF)
  Destination:          TMDS_mod10_2 (FF)
  Requirement:          0.500ns
  Data Path Delay:      1.845ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_TMDS rising at 0.000ns
  Destination Clock:    clk_TMDS rising at 0.500ns
  Clock Uncertainty:    0.337ns

  Clock Uncertainty:          0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.603ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: TMDS_mod10_2 to TMDS_mod10_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y38.AQ      Tcko                  0.391   TMDS_mod10<2>
                                                       TMDS_mod10_2
    SLICE_X12Y37.A5      net (fanout=2)        0.389   TMDS_mod10<2>
    SLICE_X12Y37.A       Tilo                  0.203   TMDS_mod10<0>
                                                       TMDS_mod10[3]_PWR_1_o_equal_42_o<3>1
    SLICE_X13Y38.SR      net (fanout=1)        0.462   TMDS_mod10[3]_PWR_1_o_equal_42_o
    SLICE_X13Y38.CLK     Tsrck                 0.400   TMDS_mod10<2>
                                                       TMDS_mod10_2
    -------------------------------------------------  ---------------------------
    Total                                      1.845ns (0.994ns logic, 0.851ns route)
                                                       (53.9% logic, 46.1% route)

--------------------------------------------------------------------------------
Slack:                  -1.613ns (requirement - (data path - clock path skew + uncertainty))
  Source:               TMDS_mod10_2 (FF)
  Destination:          TMDS_mod10_3 (FF)
  Requirement:          0.500ns
  Data Path Delay:      1.776ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_TMDS rising at 0.000ns
  Destination Clock:    clk_TMDS rising at 0.500ns
  Clock Uncertainty:    0.337ns

  Clock Uncertainty:          0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.603ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: TMDS_mod10_2 to TMDS_mod10_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y38.AQ      Tcko                  0.391   TMDS_mod10<2>
                                                       TMDS_mod10_2
    SLICE_X12Y37.A5      net (fanout=2)        0.389   TMDS_mod10<2>
    SLICE_X12Y37.A       Tilo                  0.203   TMDS_mod10<0>
                                                       TMDS_mod10[3]_PWR_1_o_equal_42_o<3>1
    SLICE_X13Y38.SR      net (fanout=1)        0.462   TMDS_mod10[3]_PWR_1_o_equal_42_o
    SLICE_X13Y38.CLK     Tsrck                 0.331   TMDS_mod10<2>
                                                       TMDS_mod10_3
    -------------------------------------------------  ---------------------------
    Total                                      1.776ns (0.925ns logic, 0.851ns route)
                                                       (52.1% logic, 47.9% route)

--------------------------------------------------------------------------------
Slack:                  -1.448ns (requirement - (data path - clock path skew + uncertainty))
  Source:               TMDS_shift_load (FF)
  Destination:          TMDS_shift_blue_7 (FF)
  Requirement:          0.500ns
  Data Path Delay:      1.607ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.004ns (0.152 - 0.156)
  Source Clock:         clk_TMDS rising at 0.000ns
  Destination Clock:    clk_TMDS rising at 0.500ns
  Clock Uncertainty:    0.337ns

  Clock Uncertainty:          0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.603ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: TMDS_shift_load to TMDS_shift_blue_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y37.AQ      Tcko                  0.447   TMDS_mod10<0>
                                                       TMDS_shift_load
    SLICE_X13Y35.D2      net (fanout=15)       0.838   TMDS_shift_load
    SLICE_X13Y35.CLK     Tas                   0.322   TMDS_shift_blue<7>
                                                       Mmux_GND_1_o_TMDS_blue[9]_mux_45_OUT81
                                                       TMDS_shift_blue_7
    -------------------------------------------------  ---------------------------
    Total                                      1.607ns (0.769ns logic, 0.838ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------
Slack:                  -1.353ns (requirement - (data path - clock path skew + uncertainty))
  Source:               TMDS_shift_load (FF)
  Destination:          TMDS_shift_blue_6 (FF)
  Requirement:          0.500ns
  Data Path Delay:      1.512ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.004ns (0.152 - 0.156)
  Source Clock:         clk_TMDS rising at 0.000ns
  Destination Clock:    clk_TMDS rising at 0.500ns
  Clock Uncertainty:    0.337ns

  Clock Uncertainty:          0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.603ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: TMDS_shift_load to TMDS_shift_blue_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y37.AQ      Tcko                  0.447   TMDS_mod10<0>
                                                       TMDS_shift_load
    SLICE_X13Y35.D2      net (fanout=15)       0.838   TMDS_shift_load
    SLICE_X13Y35.CLK     Tas                   0.227   TMDS_shift_blue<7>
                                                       Mmux_GND_1_o_TMDS_blue[9]_mux_45_OUT71
                                                       TMDS_shift_blue_6
    -------------------------------------------------  ---------------------------
    Total                                      1.512ns (0.674ns logic, 0.838ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------
Slack:                  -1.346ns (requirement - (data path - clock path skew + uncertainty))
  Source:               encode_B/TMDS_2 (FF)
  Destination:          TMDS_shift_blue_2 (FF)
  Requirement:          0.500ns
  Data Path Delay:      2.848ns (Levels of Logic = 1)
  Clock Path Skew:      1.558ns (2.667 - 1.109)
  Source Clock:         prueba_BUFG rising at 0.000ns
  Destination Clock:    clk_TMDS rising at 0.500ns
  Clock Uncertainty:    0.556ns

  Clock Uncertainty:          0.556ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.603ns
    Phase Error (PE):           0.219ns

  Maximum Data Path at Slow Process Corner: encode_B/TMDS_2 to TMDS_shift_blue_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y16.AQ      Tcko                  0.391   encode_B/TMDS<6>
                                                       encode_B/TMDS_2
    SLICE_X12Y37.B1      net (fanout=1)        2.303   encode_B/TMDS<2>
    SLICE_X12Y37.CLK     Tas                   0.154   TMDS_mod10<0>
                                                       Mmux_GND_1_o_TMDS_blue[9]_mux_45_OUT31
                                                       TMDS_shift_blue_2
    -------------------------------------------------  ---------------------------
    Total                                      2.848ns (0.545ns logic, 2.303ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack:                  -1.298ns (requirement - (data path - clock path skew + uncertainty))
  Source:               TMDS_shift_load (FF)
  Destination:          TMDS_shift_green_9 (FF)
  Requirement:          0.500ns
  Data Path Delay:      1.447ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.014ns (0.235 - 0.249)
  Source Clock:         clk_TMDS rising at 0.000ns
  Destination Clock:    clk_TMDS rising at 0.500ns
  Clock Uncertainty:    0.337ns

  Clock Uncertainty:          0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.603ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: TMDS_shift_load to TMDS_shift_green_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y37.AQ      Tcko                  0.447   TMDS_mod10<0>
                                                       TMDS_shift_load
    SLICE_X15Y37.C1      net (fanout=15)       0.678   TMDS_shift_load
    SLICE_X15Y37.CLK     Tas                   0.322   TMDS_shift_green<7>
                                                       Mmux_GND_1_o_TMDS_green[9]_mux_44_OUT101
                                                       TMDS_shift_green_9
    -------------------------------------------------  ---------------------------
    Total                                      1.447ns (0.769ns logic, 0.678ns route)
                                                       (53.1% logic, 46.9% route)

--------------------------------------------------------------------------------
Slack:                  -1.286ns (requirement - (data path - clock path skew + uncertainty))
  Source:               encode_B/TMDS_9 (FF)
  Destination:          TMDS_shift_blue_9 (FF)
  Requirement:          0.500ns
  Data Path Delay:      2.731ns (Levels of Logic = 1)
  Clock Path Skew:      1.501ns (2.672 - 1.171)
  Source Clock:         prueba_BUFG rising at 0.000ns
  Destination Clock:    clk_TMDS rising at 0.500ns
  Clock Uncertainty:    0.556ns

  Clock Uncertainty:          0.556ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.603ns
    Phase Error (PE):           0.219ns

  Maximum Data Path at Slow Process Corner: encode_B/TMDS_9 to TMDS_shift_blue_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y15.CQ      Tcko                  0.408   encode_B/TMDS<9>
                                                       encode_B/TMDS_9
    SLICE_X13Y35.C4      net (fanout=1)        2.001   encode_B/TMDS<9>
    SLICE_X13Y35.CLK     Tas                   0.322   TMDS_shift_blue<7>
                                                       Mmux_GND_1_o_TMDS_blue[9]_mux_45_OUT101
                                                       TMDS_shift_blue_9
    -------------------------------------------------  ---------------------------
    Total                                      2.731ns (0.730ns logic, 2.001ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack:                  -1.282ns (requirement - (data path - clock path skew + uncertainty))
  Source:               TMDS_shift_load (FF)
  Destination:          TMDS_shift_blue_9 (FF)
  Requirement:          0.500ns
  Data Path Delay:      1.441ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.004ns (0.152 - 0.156)
  Source Clock:         clk_TMDS rising at 0.000ns
  Destination Clock:    clk_TMDS rising at 0.500ns
  Clock Uncertainty:    0.337ns

  Clock Uncertainty:          0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.603ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: TMDS_shift_load to TMDS_shift_blue_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y37.AQ      Tcko                  0.447   TMDS_mod10<0>
                                                       TMDS_shift_load
    SLICE_X13Y35.C2      net (fanout=15)       0.672   TMDS_shift_load
    SLICE_X13Y35.CLK     Tas                   0.322   TMDS_shift_blue<7>
                                                       Mmux_GND_1_o_TMDS_blue[9]_mux_45_OUT101
                                                       TMDS_shift_blue_9
    -------------------------------------------------  ---------------------------
    Total                                      1.441ns (0.769ns logic, 0.672ns route)
                                                       (53.4% logic, 46.6% route)

--------------------------------------------------------------------------------
Slack:                  -1.271ns (requirement - (data path - clock path skew + uncertainty))
  Source:               TMDS_shift_load (FF)
  Destination:          TMDS_shift_red_1 (FF)
  Requirement:          0.500ns
  Data Path Delay:      1.425ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.009ns (0.147 - 0.156)
  Source Clock:         clk_TMDS rising at 0.000ns
  Destination Clock:    clk_TMDS rising at 0.500ns
  Clock Uncertainty:    0.337ns

  Clock Uncertainty:          0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.603ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: TMDS_shift_load to TMDS_shift_red_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y37.AQ      Tcko                  0.447   TMDS_mod10<0>
                                                       TMDS_shift_load
    SLICE_X13Y37.A2      net (fanout=15)       0.656   TMDS_shift_load
    SLICE_X13Y37.CLK     Tas                   0.322   TMDS_shift_red<5>
                                                       Mmux_GND_1_o_TMDS_red[9]_mux_43_OUT21
                                                       TMDS_shift_red_1
    -------------------------------------------------  ---------------------------
    Total                                      1.425ns (0.769ns logic, 0.656ns route)
                                                       (54.0% logic, 46.0% route)

--------------------------------------------------------------------------------
Slack:                  -1.230ns (requirement - (data path - clock path skew + uncertainty))
  Source:               encode_B/TMDS_8 (FF)
  Destination:          TMDS_shift_blue_8 (FF)
  Requirement:          0.500ns
  Data Path Delay:      2.676ns (Levels of Logic = 1)
  Clock Path Skew:      1.502ns (2.672 - 1.170)
  Source Clock:         prueba_BUFG rising at 0.000ns
  Destination Clock:    clk_TMDS rising at 0.500ns
  Clock Uncertainty:    0.556ns

  Clock Uncertainty:          0.556ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.603ns
    Phase Error (PE):           0.219ns

  Maximum Data Path at Slow Process Corner: encode_B/TMDS_8 to TMDS_shift_blue_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y13.BMUX    Tshcko                0.455   encode_B/ADDERTREE_INTERNAL_Madd_lut<0>
                                                       encode_B/TMDS_8
    SLICE_X13Y35.C3      net (fanout=1)        1.994   encode_B/TMDS<8>
    SLICE_X13Y35.CLK     Tas                   0.227   TMDS_shift_blue<7>
                                                       Mmux_GND_1_o_TMDS_blue[9]_mux_45_OUT91
                                                       TMDS_shift_blue_8
    -------------------------------------------------  ---------------------------
    Total                                      2.676ns (0.682ns logic, 1.994ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "DCM_TMDS_CLKFX" derived from
 PERIOD analysis for net "prueba" derived from NET "pixclk0_IBUFG" PERIOD = 10 ns HIGH 50%; divided by 2.00 to 5 nS and duty cycle corrected to HIGH 2.500 nS 
 divided by 10.00 to 500 pS and duty cycle corrected to HIGH 250 pS 

--------------------------------------------------------------------------------
Slack (hold path):      -1.950ns (requirement - (clock path skew + uncertainty - data path))
  Source:               encode_R/TMDS_8 (FF)
  Destination:          TMDS_shift_red_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.721ns (Levels of Logic = 1)
  Clock Path Skew:      3.115ns (3.742 - 0.627)
  Source Clock:         prueba_BUFG rising at 0.000ns
  Destination Clock:    clk_TMDS rising at 0.000ns
  Clock Uncertainty:    0.556ns

  Clock Uncertainty:          0.556ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.603ns
    Phase Error (PE):           0.219ns

  Minimum Data Path at Slow Process Corner: encode_R/TMDS_8 to TMDS_shift_red_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y30.AQ      Tcko                  0.421   encode_R/TMDS<8>
                                                       encode_R/TMDS_8
    SLICE_X12Y38.C4      net (fanout=1)        1.186   encode_R/TMDS<8>
    SLICE_X12Y38.CLK     Tah         (-Th)    -0.114   TMDS_shift_red<9>
                                                       Mmux_GND_1_o_TMDS_red[9]_mux_43_OUT91
                                                       TMDS_shift_red_8
    -------------------------------------------------  ---------------------------
    Total                                      1.721ns (0.535ns logic, 1.186ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      -1.768ns (requirement - (clock path skew + uncertainty - data path))
  Source:               encode_R/TMDS_5 (FF)
  Destination:          TMDS_shift_red_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.912ns (Levels of Logic = 1)
  Clock Path Skew:      3.124ns (3.744 - 0.620)
  Source Clock:         prueba_BUFG rising at 0.000ns
  Destination Clock:    clk_TMDS rising at 0.000ns
  Clock Uncertainty:    0.556ns

  Clock Uncertainty:          0.556ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.603ns
    Phase Error (PE):           0.219ns

  Minimum Data Path at Slow Process Corner: encode_R/TMDS_5 to TMDS_shift_red_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y29.BQ      Tcko                  0.368   encode_R/TMDS<5>
                                                       encode_R/TMDS_5
    SLICE_X13Y37.D1      net (fanout=1)        1.252   encode_R/TMDS<5>
    SLICE_X13Y37.CLK     Tah         (-Th)    -0.292   TMDS_shift_red<5>
                                                       Mmux_GND_1_o_TMDS_red[9]_mux_43_OUT61
                                                       TMDS_shift_red_5
    -------------------------------------------------  ---------------------------
    Total                                      1.912ns (0.660ns logic, 1.252ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      -1.672ns (requirement - (clock path skew + uncertainty - data path))
  Source:               encode_G/TMDS_4 (FF)
  Destination:          TMDS_shift_green_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.980ns (Levels of Logic = 1)
  Clock Path Skew:      3.096ns (3.744 - 0.648)
  Source Clock:         prueba_BUFG rising at 0.000ns
  Destination Clock:    clk_TMDS rising at 0.000ns
  Clock Uncertainty:    0.556ns

  Clock Uncertainty:          0.556ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.603ns
    Phase Error (PE):           0.219ns

  Minimum Data Path at Slow Process Corner: encode_G/TMDS_4 to TMDS_shift_green_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y29.AQ       Tcko                  0.421   encode_G/TMDS<4>
                                                       encode_G/TMDS_4
    SLICE_X14Y37.B3      net (fanout=1)        1.380   encode_G/TMDS<4>
    SLICE_X14Y37.CLK     Tah         (-Th)    -0.179   TMDS_shift_green<5>
                                                       Mmux_GND_1_o_TMDS_green[9]_mux_44_OUT51
                                                       TMDS_shift_green_4
    -------------------------------------------------  ---------------------------
    Total                                      1.980ns (0.600ns logic, 1.380ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      -1.670ns (requirement - (clock path skew + uncertainty - data path))
  Source:               encode_R/TMDS_1 (FF)
  Destination:          TMDS_shift_red_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.004ns (Levels of Logic = 1)
  Clock Path Skew:      3.118ns (3.744 - 0.626)
  Source Clock:         prueba_BUFG rising at 0.000ns
  Destination Clock:    clk_TMDS rising at 0.000ns
  Clock Uncertainty:    0.556ns

  Clock Uncertainty:          0.556ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.603ns
    Phase Error (PE):           0.219ns

  Minimum Data Path at Slow Process Corner: encode_R/TMDS_1 to TMDS_shift_red_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y29.AQ      Tcko                  0.368   encode_R/TMDS<1>
                                                       encode_R/TMDS_1
    SLICE_X13Y37.A1      net (fanout=1)        1.344   encode_R/TMDS<1>
    SLICE_X13Y37.CLK     Tah         (-Th)    -0.292   TMDS_shift_red<5>
                                                       Mmux_GND_1_o_TMDS_red[9]_mux_43_OUT21
                                                       TMDS_shift_red_1
    -------------------------------------------------  ---------------------------
    Total                                      2.004ns (0.660ns logic, 1.344ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      -1.650ns (requirement - (clock path skew + uncertainty - data path))
  Source:               encode_G/TMDS_9 (FF)
  Destination:          TMDS_shift_green_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.991ns (Levels of Logic = 1)
  Clock Path Skew:      3.085ns (3.744 - 0.659)
  Source Clock:         prueba_BUFG rising at 0.000ns
  Destination Clock:    clk_TMDS rising at 0.000ns
  Clock Uncertainty:    0.556ns

  Clock Uncertainty:          0.556ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.603ns
    Phase Error (PE):           0.219ns

  Minimum Data Path at Slow Process Corner: encode_G/TMDS_9 to TMDS_shift_green_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y31.AMUX     Tshcko                0.434   encode_G/TMDS<8>
                                                       encode_G/TMDS_9
    SLICE_X15Y37.C3      net (fanout=1)        1.265   encode_G/TMDS<9>
    SLICE_X15Y37.CLK     Tah         (-Th)    -0.292   TMDS_shift_green<7>
                                                       Mmux_GND_1_o_TMDS_green[9]_mux_44_OUT101
                                                       TMDS_shift_green_9
    -------------------------------------------------  ---------------------------
    Total                                      1.991ns (0.726ns logic, 1.265ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      -1.642ns (requirement - (clock path skew + uncertainty - data path))
  Source:               encode_G/TMDS_2 (FF)
  Destination:          TMDS_shift_green_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.999ns (Levels of Logic = 1)
  Clock Path Skew:      3.085ns (3.744 - 0.659)
  Source Clock:         prueba_BUFG rising at 0.000ns
  Destination Clock:    clk_TMDS rising at 0.000ns
  Clock Uncertainty:    0.556ns

  Clock Uncertainty:          0.556ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.603ns
    Phase Error (PE):           0.219ns

  Minimum Data Path at Slow Process Corner: encode_G/TMDS_2 to TMDS_shift_green_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y30.AQ       Tcko                  0.368   encode_G/TMDS<2>
                                                       encode_G/TMDS_2
    SLICE_X15Y37.B2      net (fanout=1)        1.429   encode_G/TMDS<2>
    SLICE_X15Y37.CLK     Tah         (-Th)    -0.202   TMDS_shift_green<7>
                                                       Mmux_GND_1_o_TMDS_green[9]_mux_44_OUT31
                                                       TMDS_shift_green_2
    -------------------------------------------------  ---------------------------
    Total                                      1.999ns (0.570ns logic, 1.429ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      -1.634ns (requirement - (clock path skew + uncertainty - data path))
  Source:               encode_G/TMDS_8 (FF)
  Destination:          TMDS_shift_green_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.007ns (Levels of Logic = 1)
  Clock Path Skew:      3.085ns (3.744 - 0.659)
  Source Clock:         prueba_BUFG rising at 0.000ns
  Destination Clock:    clk_TMDS rising at 0.000ns
  Clock Uncertainty:    0.556ns

  Clock Uncertainty:          0.556ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.603ns
    Phase Error (PE):           0.219ns

  Minimum Data Path at Slow Process Corner: encode_G/TMDS_8 to TMDS_shift_green_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y31.AQ       Tcko                  0.368   encode_G/TMDS<8>
                                                       encode_G/TMDS_8
    SLICE_X15Y37.C4      net (fanout=1)        1.437   encode_G/TMDS<8>
    SLICE_X15Y37.CLK     Tah         (-Th)    -0.202   TMDS_shift_green<7>
                                                       Mmux_GND_1_o_TMDS_green[9]_mux_44_OUT91
                                                       TMDS_shift_green_8
    -------------------------------------------------  ---------------------------
    Total                                      2.007ns (0.570ns logic, 1.437ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      -1.618ns (requirement - (clock path skew + uncertainty - data path))
  Source:               encode_R/TMDS_2 (FF)
  Destination:          TMDS_shift_red_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.056ns (Levels of Logic = 1)
  Clock Path Skew:      3.118ns (3.744 - 0.626)
  Source Clock:         prueba_BUFG rising at 0.000ns
  Destination Clock:    clk_TMDS rising at 0.000ns
  Clock Uncertainty:    0.556ns

  Clock Uncertainty:          0.556ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.603ns
    Phase Error (PE):           0.219ns

  Minimum Data Path at Slow Process Corner: encode_R/TMDS_2 to TMDS_shift_red_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y29.CQ      Tcko                  0.368   encode_R/TMDS<6>
                                                       encode_R/TMDS_2
    SLICE_X13Y37.B1      net (fanout=1)        1.486   encode_R/TMDS<2>
    SLICE_X13Y37.CLK     Tah         (-Th)    -0.202   TMDS_shift_red<5>
                                                       Mmux_GND_1_o_TMDS_red[9]_mux_43_OUT31
                                                       TMDS_shift_red_2
    -------------------------------------------------  ---------------------------
    Total                                      2.056ns (0.570ns logic, 1.486ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      -1.616ns (requirement - (clock path skew + uncertainty - data path))
  Source:               encode_R/TMDS_9 (FF)
  Destination:          TMDS_shift_red_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.055ns (Levels of Logic = 1)
  Clock Path Skew:      3.115ns (3.742 - 0.627)
  Source Clock:         prueba_BUFG rising at 0.000ns
  Destination Clock:    clk_TMDS rising at 0.000ns
  Clock Uncertainty:    0.556ns

  Clock Uncertainty:          0.556ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.603ns
    Phase Error (PE):           0.219ns

  Minimum Data Path at Slow Process Corner: encode_R/TMDS_9 to TMDS_shift_red_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y30.AMUX    Tshcko                0.460   encode_R/TMDS<8>
                                                       encode_R/TMDS_9
    SLICE_X12Y38.C2      net (fanout=1)        1.354   encode_R/TMDS<9>
    SLICE_X12Y38.CLK     Tah         (-Th)    -0.241   TMDS_shift_red<9>
                                                       Mmux_GND_1_o_TMDS_red[9]_mux_43_OUT101
                                                       TMDS_shift_red_9
    -------------------------------------------------  ---------------------------
    Total                                      2.055ns (0.701ns logic, 1.354ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      -1.594ns (requirement - (clock path skew + uncertainty - data path))
  Source:               encode_R/TMDS_4 (FF)
  Destination:          TMDS_shift_red_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.084ns (Levels of Logic = 1)
  Clock Path Skew:      3.122ns (3.744 - 0.622)
  Source Clock:         prueba_BUFG rising at 0.000ns
  Destination Clock:    clk_TMDS rising at 0.000ns
  Clock Uncertainty:    0.556ns

  Clock Uncertainty:          0.556ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.603ns
    Phase Error (PE):           0.219ns

  Minimum Data Path at Slow Process Corner: encode_R/TMDS_4 to TMDS_shift_red_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y27.AQ      Tcko                  0.368   encode_R/TMDS<4>
                                                       encode_R/TMDS_4
    SLICE_X13Y37.D2      net (fanout=1)        1.514   encode_R/TMDS<4>
    SLICE_X13Y37.CLK     Tah         (-Th)    -0.202   TMDS_shift_red<5>
                                                       Mmux_GND_1_o_TMDS_red[9]_mux_43_OUT51
                                                       TMDS_shift_red_4
    -------------------------------------------------  ---------------------------
    Total                                      2.084ns (0.570ns logic, 1.514ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      -1.576ns (requirement - (clock path skew + uncertainty - data path))
  Source:               encode_R/TMDS_6 (FF)
  Destination:          TMDS_shift_red_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.098ns (Levels of Logic = 1)
  Clock Path Skew:      3.118ns (3.744 - 0.626)
  Source Clock:         prueba_BUFG rising at 0.000ns
  Destination Clock:    clk_TMDS rising at 0.000ns
  Clock Uncertainty:    0.556ns

  Clock Uncertainty:          0.556ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.603ns
    Phase Error (PE):           0.219ns

  Minimum Data Path at Slow Process Corner: encode_R/TMDS_6 to TMDS_shift_red_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y29.DQ      Tcko                  0.368   encode_R/TMDS<6>
                                                       encode_R/TMDS_6
    SLICE_X13Y37.C1      net (fanout=1)        1.528   encode_R/TMDS<6>
    SLICE_X13Y37.CLK     Tah         (-Th)    -0.202   TMDS_shift_red<5>
                                                       Mmux_GND_1_o_TMDS_red[9]_mux_43_OUT71
                                                       TMDS_shift_red_6
    -------------------------------------------------  ---------------------------
    Total                                      2.098ns (0.570ns logic, 1.528ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      -1.561ns (requirement - (clock path skew + uncertainty - data path))
  Source:               encode_G/TMDS_7 (FF)
  Destination:          TMDS_shift_green_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.080ns (Levels of Logic = 1)
  Clock Path Skew:      3.085ns (3.744 - 0.659)
  Source Clock:         prueba_BUFG rising at 0.000ns
  Destination Clock:    clk_TMDS rising at 0.000ns
  Clock Uncertainty:    0.556ns

  Clock Uncertainty:          0.556ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.603ns
    Phase Error (PE):           0.219ns

  Minimum Data Path at Slow Process Corner: encode_G/TMDS_7 to TMDS_shift_green_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y31.DQ       Tcko                  0.368   encode_G/TMDS<7>
                                                       encode_G/TMDS_7
    SLICE_X15Y37.D1      net (fanout=1)        1.420   encode_G/TMDS<7>
    SLICE_X15Y37.CLK     Tah         (-Th)    -0.292   TMDS_shift_green<7>
                                                       Mmux_GND_1_o_TMDS_green[9]_mux_44_OUT81
                                                       TMDS_shift_green_7
    -------------------------------------------------  ---------------------------
    Total                                      2.080ns (0.660ns logic, 1.420ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      -1.561ns (requirement - (clock path skew + uncertainty - data path))
  Source:               encode_R/TMDS_7 (FF)
  Destination:          TMDS_shift_red_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.113ns (Levels of Logic = 1)
  Clock Path Skew:      3.118ns (3.744 - 0.626)
  Source Clock:         prueba_BUFG rising at 0.000ns
  Destination Clock:    clk_TMDS rising at 0.000ns
  Clock Uncertainty:    0.556ns

  Clock Uncertainty:          0.556ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.603ns
    Phase Error (PE):           0.219ns

  Minimum Data Path at Slow Process Corner: encode_R/TMDS_7 to TMDS_shift_red_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y29.AQ      Tcko                  0.384   encode_R/TMDS<3>
                                                       encode_R/TMDS_7
    SLICE_X13Y37.C4      net (fanout=1)        1.437   encode_R/TMDS<7>
    SLICE_X13Y37.CLK     Tah         (-Th)    -0.292   TMDS_shift_red<5>
                                                       Mmux_GND_1_o_TMDS_red[9]_mux_43_OUT81
                                                       TMDS_shift_red_7
    -------------------------------------------------  ---------------------------
    Total                                      2.113ns (0.676ns logic, 1.437ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      -1.527ns (requirement - (clock path skew + uncertainty - data path))
  Source:               encode_G/TMDS_5 (FF)
  Destination:          TMDS_shift_green_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.114ns (Levels of Logic = 1)
  Clock Path Skew:      3.085ns (3.744 - 0.659)
  Source Clock:         prueba_BUFG rising at 0.000ns
  Destination Clock:    clk_TMDS rising at 0.000ns
  Clock Uncertainty:    0.556ns

  Clock Uncertainty:          0.556ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.603ns
    Phase Error (PE):           0.219ns

  Minimum Data Path at Slow Process Corner: encode_G/TMDS_5 to TMDS_shift_green_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y30.AQ       Tcko                  0.384   encode_G/TMDS<5>
                                                       encode_G/TMDS_5
    SLICE_X14Y37.B2      net (fanout=1)        1.430   encode_G/TMDS<5>
    SLICE_X14Y37.CLK     Tah         (-Th)    -0.300   TMDS_shift_green<5>
                                                       Mmux_GND_1_o_TMDS_green[9]_mux_44_OUT61
                                                       TMDS_shift_green_5
    -------------------------------------------------  ---------------------------
    Total                                      2.114ns (0.684ns logic, 1.430ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      -1.431ns (requirement - (clock path skew + uncertainty - data path))
  Source:               encode_G/TMDS_1 (FF)
  Destination:          TMDS_shift_green_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.210ns (Levels of Logic = 1)
  Clock Path Skew:      3.085ns (3.744 - 0.659)
  Source Clock:         prueba_BUFG rising at 0.000ns
  Destination Clock:    clk_TMDS rising at 0.000ns
  Clock Uncertainty:    0.556ns

  Clock Uncertainty:          0.556ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.603ns
    Phase Error (PE):           0.219ns

  Minimum Data Path at Slow Process Corner: encode_G/TMDS_1 to TMDS_shift_green_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y31.AQ       Tcko                  0.368   encode_G/TMDS<7>
                                                       encode_G/TMDS_1
    SLICE_X15Y37.A2      net (fanout=1)        1.550   encode_G/TMDS<1>
    SLICE_X15Y37.CLK     Tah         (-Th)    -0.292   TMDS_shift_green<7>
                                                       Mmux_GND_1_o_TMDS_green[9]_mux_44_OUT21
                                                       TMDS_shift_green_1
    -------------------------------------------------  ---------------------------
    Total                                      2.210ns (0.660ns logic, 1.550ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      -1.427ns (requirement - (clock path skew + uncertainty - data path))
  Source:               encode_R/TMDS_3 (FF)
  Destination:          TMDS_shift_red_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.247ns (Levels of Logic = 1)
  Clock Path Skew:      3.118ns (3.744 - 0.626)
  Source Clock:         prueba_BUFG rising at 0.000ns
  Destination Clock:    clk_TMDS rising at 0.000ns
  Clock Uncertainty:    0.556ns

  Clock Uncertainty:          0.556ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.603ns
    Phase Error (PE):           0.219ns

  Minimum Data Path at Slow Process Corner: encode_R/TMDS_3 to TMDS_shift_red_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y29.CQ      Tcko                  0.384   encode_R/TMDS<3>
                                                       encode_R/TMDS_3
    SLICE_X13Y37.B2      net (fanout=1)        1.571   encode_R/TMDS<3>
    SLICE_X13Y37.CLK     Tah         (-Th)    -0.292   TMDS_shift_red<5>
                                                       Mmux_GND_1_o_TMDS_red[9]_mux_43_OUT41
                                                       TMDS_shift_red_3
    -------------------------------------------------  ---------------------------
    Total                                      2.247ns (0.676ns logic, 1.571ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      -1.373ns (requirement - (clock path skew + uncertainty - data path))
  Source:               encode_B/TMDS_7 (FF)
  Destination:          TMDS_shift_blue_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.282ns (Levels of Logic = 1)
  Clock Path Skew:      3.099ns (3.749 - 0.650)
  Source Clock:         prueba_BUFG rising at 0.000ns
  Destination Clock:    clk_TMDS rising at 0.000ns
  Clock Uncertainty:    0.556ns

  Clock Uncertainty:          0.556ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.603ns
    Phase Error (PE):           0.219ns

  Minimum Data Path at Slow Process Corner: encode_B/TMDS_7 to TMDS_shift_blue_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y16.DQ      Tcko                  0.384   encode_B/TMDS<7>
                                                       encode_B/TMDS_7
    SLICE_X13Y35.D5      net (fanout=1)        1.606   encode_B/TMDS<7>
    SLICE_X13Y35.CLK     Tah         (-Th)    -0.292   TMDS_shift_blue<7>
                                                       Mmux_GND_1_o_TMDS_blue[9]_mux_45_OUT81
                                                       TMDS_shift_blue_7
    -------------------------------------------------  ---------------------------
    Total                                      2.282ns (0.676ns logic, 1.606ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      -1.359ns (requirement - (clock path skew + uncertainty - data path))
  Source:               encode_G/TMDS_3 (FF)
  Destination:          TMDS_shift_green_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.283ns (Levels of Logic = 1)
  Clock Path Skew:      3.086ns (3.744 - 0.658)
  Source Clock:         prueba_BUFG rising at 0.000ns
  Destination Clock:    clk_TMDS rising at 0.000ns
  Clock Uncertainty:    0.556ns

  Clock Uncertainty:          0.556ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.603ns
    Phase Error (PE):           0.219ns

  Minimum Data Path at Slow Process Corner: encode_G/TMDS_3 to TMDS_shift_green_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y29.AQ       Tcko                  0.421   encode_G/TMDS<3>
                                                       encode_G/TMDS_3
    SLICE_X15Y37.B1      net (fanout=1)        1.570   encode_G/TMDS<3>
    SLICE_X15Y37.CLK     Tah         (-Th)    -0.292   TMDS_shift_green<7>
                                                       Mmux_GND_1_o_TMDS_green[9]_mux_44_OUT41
                                                       TMDS_shift_green_3
    -------------------------------------------------  ---------------------------
    Total                                      2.283ns (0.713ns logic, 1.570ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      -1.352ns (requirement - (clock path skew + uncertainty - data path))
  Source:               encode_G/TMDS_6 (FF)
  Destination:          TMDS_shift_green_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.289ns (Levels of Logic = 1)
  Clock Path Skew:      3.085ns (3.744 - 0.659)
  Source Clock:         prueba_BUFG rising at 0.000ns
  Destination Clock:    clk_TMDS rising at 0.000ns
  Clock Uncertainty:    0.556ns

  Clock Uncertainty:          0.556ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.603ns
    Phase Error (PE):           0.219ns

  Minimum Data Path at Slow Process Corner: encode_G/TMDS_6 to TMDS_shift_green_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y30.AQ       Tcko                  0.421   encode_G/TMDS<6>
                                                       encode_G/TMDS_6
    SLICE_X15Y37.D2      net (fanout=1)        1.666   encode_G/TMDS<6>
    SLICE_X15Y37.CLK     Tah         (-Th)    -0.202   TMDS_shift_green<7>
                                                       Mmux_GND_1_o_TMDS_green[9]_mux_44_OUT71
                                                       TMDS_shift_green_6
    -------------------------------------------------  ---------------------------
    Total                                      2.289ns (0.623ns logic, 1.666ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      -1.241ns (requirement - (clock path skew + uncertainty - data path))
  Source:               encode_B/TMDS_6 (FF)
  Destination:          TMDS_shift_blue_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.414ns (Levels of Logic = 1)
  Clock Path Skew:      3.099ns (3.749 - 0.650)
  Source Clock:         prueba_BUFG rising at 0.000ns
  Destination Clock:    clk_TMDS rising at 0.000ns
  Clock Uncertainty:    0.556ns

  Clock Uncertainty:          0.556ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.603ns
    Phase Error (PE):           0.219ns

  Minimum Data Path at Slow Process Corner: encode_B/TMDS_6 to TMDS_shift_blue_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y16.CQ      Tcko                  0.368   encode_B/TMDS<6>
                                                       encode_B/TMDS_6
    SLICE_X13Y35.D1      net (fanout=1)        1.844   encode_B/TMDS<6>
    SLICE_X13Y35.CLK     Tah         (-Th)    -0.202   TMDS_shift_blue<7>
                                                       Mmux_GND_1_o_TMDS_blue[9]_mux_45_OUT71
                                                       TMDS_shift_blue_6
    -------------------------------------------------  ---------------------------
    Total                                      2.414ns (0.570ns logic, 1.844ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      -1.124ns (requirement - (clock path skew + uncertainty - data path))
  Source:               encode_B/TMDS_5 (FF)
  Destination:          TMDS_shift_blue_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.529ns (Levels of Logic = 1)
  Clock Path Skew:      3.097ns (3.747 - 0.650)
  Source Clock:         prueba_BUFG rising at 0.000ns
  Destination Clock:    clk_TMDS rising at 0.000ns
  Clock Uncertainty:    0.556ns

  Clock Uncertainty:          0.556ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.603ns
    Phase Error (PE):           0.219ns

  Minimum Data Path at Slow Process Corner: encode_B/TMDS_5 to TMDS_shift_blue_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y16.CQ      Tcko                  0.384   encode_B/TMDS<7>
                                                       encode_B/TMDS_5
    SLICE_X13Y36.C2      net (fanout=1)        1.853   encode_B/TMDS<5>
    SLICE_X13Y36.CLK     Tah         (-Th)    -0.292   TMDS_shift_blue<5>
                                                       Mmux_GND_1_o_TMDS_blue[9]_mux_45_OUT61
                                                       TMDS_shift_blue_5
    -------------------------------------------------  ---------------------------
    Total                                      2.529ns (0.676ns logic, 1.853ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      -1.115ns (requirement - (clock path skew + uncertainty - data path))
  Source:               encode_B/TMDS_4 (FF)
  Destination:          TMDS_shift_blue_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.538ns (Levels of Logic = 1)
  Clock Path Skew:      3.097ns (3.747 - 0.650)
  Source Clock:         prueba_BUFG rising at 0.000ns
  Destination Clock:    clk_TMDS rising at 0.000ns
  Clock Uncertainty:    0.556ns

  Clock Uncertainty:          0.556ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.603ns
    Phase Error (PE):           0.219ns

  Minimum Data Path at Slow Process Corner: encode_B/TMDS_4 to TMDS_shift_blue_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y16.CMUX    Tshcko                0.434   encode_B/TMDS<6>
                                                       encode_B/TMDS_4
    SLICE_X13Y36.C1      net (fanout=1)        1.902   encode_B/TMDS<4>
    SLICE_X13Y36.CLK     Tah         (-Th)    -0.202   TMDS_shift_blue<5>
                                                       Mmux_GND_1_o_TMDS_blue[9]_mux_45_OUT51
                                                       TMDS_shift_blue_4
    -------------------------------------------------  ---------------------------
    Total                                      2.538ns (0.636ns logic, 1.902ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      -1.108ns (requirement - (clock path skew + uncertainty - data path))
  Source:               encode_B/TMDS_3 (FF)
  Destination:          TMDS_shift_blue_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.542ns (Levels of Logic = 1)
  Clock Path Skew:      3.094ns (3.744 - 0.650)
  Source Clock:         prueba_BUFG rising at 0.000ns
  Destination Clock:    clk_TMDS rising at 0.000ns
  Clock Uncertainty:    0.556ns

  Clock Uncertainty:          0.556ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.603ns
    Phase Error (PE):           0.219ns

  Minimum Data Path at Slow Process Corner: encode_B/TMDS_3 to TMDS_shift_blue_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y16.BQ      Tcko                  0.384   encode_B/TMDS<7>
                                                       encode_B/TMDS_3
    SLICE_X12Y37.B4      net (fanout=1)        1.917   encode_B/TMDS<3>
    SLICE_X12Y37.CLK     Tah         (-Th)    -0.241   TMDS_mod10<0>
                                                       Mmux_GND_1_o_TMDS_blue[9]_mux_45_OUT41
                                                       TMDS_shift_blue_3
    -------------------------------------------------  ---------------------------
    Total                                      2.542ns (0.625ns logic, 1.917ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      -1.094ns (requirement - (clock path skew + uncertainty - data path))
  Source:               encode_B/TMDS_1 (FF)
  Destination:          TMDS_shift_blue_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.559ns (Levels of Logic = 1)
  Clock Path Skew:      3.097ns (3.747 - 0.650)
  Source Clock:         prueba_BUFG rising at 0.000ns
  Destination Clock:    clk_TMDS rising at 0.000ns
  Clock Uncertainty:    0.556ns

  Clock Uncertainty:          0.556ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.603ns
    Phase Error (PE):           0.219ns

  Minimum Data Path at Slow Process Corner: encode_B/TMDS_1 to TMDS_shift_blue_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y16.DQ       Tcko                  0.368   encode_B/TMDS<1>
                                                       encode_B/TMDS_1
    SLICE_X12Y36.A2      net (fanout=1)        1.950   encode_B/TMDS<1>
    SLICE_X12Y36.CLK     Tah         (-Th)    -0.241   TMDS_shift_blue<1>
                                                       Mmux_GND_1_o_TMDS_blue[9]_mux_45_OUT21
                                                       TMDS_shift_blue_1
    -------------------------------------------------  ---------------------------
    Total                                      2.559ns (0.609ns logic, 1.950ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      -1.071ns (requirement - (clock path skew + uncertainty - data path))
  Source:               encode_B/TMDS_8 (FF)
  Destination:          TMDS_shift_blue_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.523ns (Levels of Logic = 1)
  Clock Path Skew:      3.038ns (3.749 - 0.711)
  Source Clock:         prueba_BUFG rising at 0.000ns
  Destination Clock:    clk_TMDS rising at 0.000ns
  Clock Uncertainty:    0.556ns

  Clock Uncertainty:          0.556ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.603ns
    Phase Error (PE):           0.219ns

  Minimum Data Path at Slow Process Corner: encode_B/TMDS_8 to TMDS_shift_blue_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y13.BMUX    Tshcko                0.428   encode_B/ADDERTREE_INTERNAL_Madd_lut<0>
                                                       encode_B/TMDS_8
    SLICE_X13Y35.C3      net (fanout=1)        1.893   encode_B/TMDS<8>
    SLICE_X13Y35.CLK     Tah         (-Th)    -0.202   TMDS_shift_blue<7>
                                                       Mmux_GND_1_o_TMDS_blue[9]_mux_45_OUT91
                                                       TMDS_shift_blue_8
    -------------------------------------------------  ---------------------------
    Total                                      2.523ns (0.630ns logic, 1.893ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "DCM_TMDS_CLKFX" derived from
 PERIOD analysis for net "prueba" derived from NET "pixclk0_IBUFG" PERIOD = 10 ns HIGH 50%; divided by 2.00 to 5 nS and duty cycle corrected to HIGH 2.500 nS 
 divided by 10.00 to 500 pS and duty cycle corrected to HIGH 250 pS 

--------------------------------------------------------------------------------
Slack: -2.170ns (period - min period limit)
  Period: 0.500ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKFX)
  Physical resource: DCM_TMDS_inst/CLKFX
  Logical resource: DCM_TMDS_inst/CLKFX
  Location pin: DCM_X0Y1.CLKFX
  Clock network: DCM_TMDS_CLKFX
--------------------------------------------------------------------------------
Slack: -1.230ns (period - min period limit)
  Period: 0.500ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: BUFG_TMDSp/I0
  Logical resource: BUFG_TMDSp/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: DCM_TMDS_CLKFX
--------------------------------------------------------------------------------
Slack: -1.139ns (period - min period limit)
  Period: 0.500ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: TMDS_shift_blue<0>/CLK0
  Logical resource: TMDS_shift_blue_0/CK0
  Location pin: OLOGIC_X10Y63.CLK0
  Clock network: clk_TMDS
--------------------------------------------------------------------------------
Slack: -1.139ns (period - min period limit)
  Period: 0.500ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: TMDS_shift_green<0>/CLK0
  Logical resource: TMDS_shift_green_0/CK0
  Location pin: OLOGIC_X11Y63.CLK0
  Clock network: clk_TMDS
--------------------------------------------------------------------------------
Slack: -1.139ns (period - min period limit)
  Period: 0.500ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: TMDS_shift_red<0>/CLK0
  Logical resource: TMDS_shift_red_0/CK0
  Location pin: OLOGIC_X11Y61.CLK0
  Clock network: clk_TMDS
--------------------------------------------------------------------------------
Slack: 0.070ns (period - min period limit)
  Period: 0.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: TMDS_shift_green<5>/CLK
  Logical resource: TMDS_shift_green_4/CK
  Location pin: SLICE_X14Y37.CLK
  Clock network: clk_TMDS
--------------------------------------------------------------------------------
Slack: 0.070ns (period - min period limit)
  Period: 0.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: TMDS_shift_green<5>/CLK
  Logical resource: TMDS_shift_green_5/CK
  Location pin: SLICE_X14Y37.CLK
  Clock network: clk_TMDS
--------------------------------------------------------------------------------
Slack: 0.095ns (period - min period limit)
  Period: 0.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: TMDS_shift_blue<1>/CLK
  Logical resource: TMDS_shift_blue_1/CK
  Location pin: SLICE_X12Y36.CLK
  Clock network: clk_TMDS
--------------------------------------------------------------------------------
Slack: 0.095ns (period - min period limit)
  Period: 0.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: TMDS_mod10<0>/CLK
  Logical resource: TMDS_mod10_1/CK
  Location pin: SLICE_X12Y37.CLK
  Clock network: clk_TMDS
--------------------------------------------------------------------------------
Slack: 0.095ns (period - min period limit)
  Period: 0.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: TMDS_mod10<0>/CLK
  Logical resource: TMDS_shift_load/CK
  Location pin: SLICE_X12Y37.CLK
  Clock network: clk_TMDS
--------------------------------------------------------------------------------
Slack: 0.095ns (period - min period limit)
  Period: 0.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: TMDS_mod10<0>/CLK
  Logical resource: TMDS_shift_blue_2/CK
  Location pin: SLICE_X12Y37.CLK
  Clock network: clk_TMDS
--------------------------------------------------------------------------------
Slack: 0.095ns (period - min period limit)
  Period: 0.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: TMDS_mod10<0>/CLK
  Logical resource: TMDS_shift_blue_3/CK
  Location pin: SLICE_X12Y37.CLK
  Clock network: clk_TMDS
--------------------------------------------------------------------------------
Slack: 0.095ns (period - min period limit)
  Period: 0.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: TMDS_mod10<0>/CLK
  Logical resource: TMDS_mod10_0/CK
  Location pin: SLICE_X12Y37.CLK
  Clock network: clk_TMDS
--------------------------------------------------------------------------------
Slack: 0.095ns (period - min period limit)
  Period: 0.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: TMDS_shift_red<9>/CLK
  Logical resource: TMDS_shift_red_8/CK
  Location pin: SLICE_X12Y38.CLK
  Clock network: clk_TMDS
--------------------------------------------------------------------------------
Slack: 0.095ns (period - min period limit)
  Period: 0.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: TMDS_shift_red<9>/CLK
  Logical resource: TMDS_shift_red_9/CK
  Location pin: SLICE_X12Y38.CLK
  Clock network: clk_TMDS
--------------------------------------------------------------------------------
Slack: 0.106ns (period - min period limit)
  Period: 0.500ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: TMDS_shift_blue<7>/CLK
  Logical resource: TMDS_shift_blue_8/CK
  Location pin: SLICE_X13Y35.CLK
  Clock network: clk_TMDS
--------------------------------------------------------------------------------
Slack: 0.106ns (period - min period limit)
  Period: 0.500ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: TMDS_shift_blue<7>/CLK
  Logical resource: TMDS_shift_blue_9/CK
  Location pin: SLICE_X13Y35.CLK
  Clock network: clk_TMDS
--------------------------------------------------------------------------------
Slack: 0.106ns (period - min period limit)
  Period: 0.500ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: TMDS_shift_blue<7>/CLK
  Logical resource: TMDS_shift_blue_6/CK
  Location pin: SLICE_X13Y35.CLK
  Clock network: clk_TMDS
--------------------------------------------------------------------------------
Slack: 0.106ns (period - min period limit)
  Period: 0.500ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: TMDS_shift_blue<7>/CLK
  Logical resource: TMDS_shift_blue_7/CK
  Location pin: SLICE_X13Y35.CLK
  Clock network: clk_TMDS
--------------------------------------------------------------------------------
Slack: 0.106ns (period - min period limit)
  Period: 0.500ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: TMDS_shift_blue<5>/CLK
  Logical resource: TMDS_shift_blue_4/CK
  Location pin: SLICE_X13Y36.CLK
  Clock network: clk_TMDS
--------------------------------------------------------------------------------
Slack: 0.106ns (period - min period limit)
  Period: 0.500ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: TMDS_shift_blue<5>/CLK
  Logical resource: TMDS_shift_blue_5/CK
  Location pin: SLICE_X13Y36.CLK
  Clock network: clk_TMDS
--------------------------------------------------------------------------------
Slack: 0.106ns (period - min period limit)
  Period: 0.500ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: TMDS_shift_red<5>/CLK
  Logical resource: TMDS_shift_red_1/CK
  Location pin: SLICE_X13Y37.CLK
  Clock network: clk_TMDS
--------------------------------------------------------------------------------
Slack: 0.106ns (period - min period limit)
  Period: 0.500ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: TMDS_shift_red<5>/CLK
  Logical resource: TMDS_shift_red_2/CK
  Location pin: SLICE_X13Y37.CLK
  Clock network: clk_TMDS
--------------------------------------------------------------------------------
Slack: 0.106ns (period - min period limit)
  Period: 0.500ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: TMDS_shift_red<5>/CLK
  Logical resource: TMDS_shift_red_3/CK
  Location pin: SLICE_X13Y37.CLK
  Clock network: clk_TMDS
--------------------------------------------------------------------------------
Slack: 0.106ns (period - min period limit)
  Period: 0.500ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: TMDS_shift_red<5>/CLK
  Logical resource: TMDS_shift_red_6/CK
  Location pin: SLICE_X13Y37.CLK
  Clock network: clk_TMDS
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for pixclk0_IBUFG
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|pixclk0_IBUFG                  |     10.000ns|      5.340ns|     86.880ns|            0|          228|            0|        70324|
| prueba                        |      5.000ns|      8.866ns|     43.440ns|           97|          131|        70213|          111|
|  DCM_TMDS_CLKFX               |      0.500ns|      4.344ns|          N/A|          131|            0|          111|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

2 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock pixclk0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
pixclk0        |    8.866|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 228  Score: 381021  (Setup/Max: 335479, Hold: 38725, Component Switching Limit: 6817)

Constraints cover 70324 paths, 0 nets, and 1052 connections

Design statistics:
   Minimum period:   8.866ns{1}   (Maximum frequency: 112.790MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Nov 24 21:28:46 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 392 MB



