{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1720866385127 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1720866385134 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 13 15:56:25 2024 " "Processing started: Sat Jul 13 15:56:25 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1720866385134 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720866385134 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Bridge -c Bridge " "Command: quartus_map --read_settings_files=on --write_settings_files=off Bridge -c Bridge" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720866385134 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1720866385538 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1720866385538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bridge " "Found entity 1: Bridge" {  } { { "Bridge.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/Bridge.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720866392400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720866392400 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Bridge " "Elaborating entity \"Bridge\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1720866392418 ""}
{ "Warning" "WVRFX_VERI_PORT_IS_ALREADY_DEFINED_WARNING" "Hreadyout Bridge.v(4) " "Verilog HDL Module Declaration warning at Bridge.v(4): port \"Hreadyout\" already exists in the list of ports" {  } { { "Bridge.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/Bridge.v" 4 0 0 } }  } 0 10136 "Verilog HDL Module Declaration warning at %2!s!: port \"%1!s!\" already exists in the list of ports" 0 0 "Analysis & Synthesis" 0 -1 1720866392432 "|Bridge"}
{ "Warning" "WSGN_SEARCH_FILE" "ahb_slave.v 1 1 " "Using design file ahb_slave.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 AHB_slave " "Found entity 1: AHB_slave" {  } { { "ahb_slave.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/ahb_slave.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720866392462 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1720866392462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AHB_slave AHB_slave:AHBSlave " "Elaborating entity \"AHB_slave\" for hierarchy \"AHB_slave:AHBSlave\"" {  } { { "Bridge.v" "AHBSlave" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/Bridge.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720866392463 ""}
{ "Warning" "WSGN_SEARCH_FILE" "controller.v 1 1 " "Using design file controller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/controller.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720866392498 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1720866392498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:APBControl " "Elaborating entity \"controller\" for hierarchy \"controller:APBControl\"" {  } { { "Bridge.v" "APBControl" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/Bridge.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720866392498 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Paddr_temp controller.v(117) " "Verilog HDL Always Construct warning at controller.v(117): inferring latch(es) for variable \"Paddr_temp\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/controller.v" 117 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1720866392500 "|Bridge|controller:APBControl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Pwrite_temp controller.v(117) " "Verilog HDL Always Construct warning at controller.v(117): inferring latch(es) for variable \"Pwrite_temp\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/controller.v" 117 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1720866392500 "|Bridge|controller:APBControl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Pselx_temp controller.v(117) " "Verilog HDL Always Construct warning at controller.v(117): inferring latch(es) for variable \"Pselx_temp\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/controller.v" 117 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1720866392500 "|Bridge|controller:APBControl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Pwdata_temp controller.v(117) " "Verilog HDL Always Construct warning at controller.v(117): inferring latch(es) for variable \"Pwdata_temp\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/controller.v" 117 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1720866392500 "|Bridge|controller:APBControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Pwdata_temp\[0\] controller.v(117) " "Inferred latch for \"Pwdata_temp\[0\]\" at controller.v(117)" {  } { { "controller.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/controller.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720866392502 "|Bridge|controller:APBControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Pwdata_temp\[1\] controller.v(117) " "Inferred latch for \"Pwdata_temp\[1\]\" at controller.v(117)" {  } { { "controller.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/controller.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720866392502 "|Bridge|controller:APBControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Pwdata_temp\[2\] controller.v(117) " "Inferred latch for \"Pwdata_temp\[2\]\" at controller.v(117)" {  } { { "controller.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/controller.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720866392502 "|Bridge|controller:APBControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Pwdata_temp\[3\] controller.v(117) " "Inferred latch for \"Pwdata_temp\[3\]\" at controller.v(117)" {  } { { "controller.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/controller.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720866392502 "|Bridge|controller:APBControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Pwdata_temp\[4\] controller.v(117) " "Inferred latch for \"Pwdata_temp\[4\]\" at controller.v(117)" {  } { { "controller.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/controller.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720866392502 "|Bridge|controller:APBControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Pwdata_temp\[5\] controller.v(117) " "Inferred latch for \"Pwdata_temp\[5\]\" at controller.v(117)" {  } { { "controller.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/controller.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720866392502 "|Bridge|controller:APBControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Pwdata_temp\[6\] controller.v(117) " "Inferred latch for \"Pwdata_temp\[6\]\" at controller.v(117)" {  } { { "controller.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/controller.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720866392502 "|Bridge|controller:APBControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Pwdata_temp\[7\] controller.v(117) " "Inferred latch for \"Pwdata_temp\[7\]\" at controller.v(117)" {  } { { "controller.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/controller.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720866392502 "|Bridge|controller:APBControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Pwdata_temp\[8\] controller.v(117) " "Inferred latch for \"Pwdata_temp\[8\]\" at controller.v(117)" {  } { { "controller.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/controller.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720866392502 "|Bridge|controller:APBControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Pwdata_temp\[9\] controller.v(117) " "Inferred latch for \"Pwdata_temp\[9\]\" at controller.v(117)" {  } { { "controller.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/controller.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720866392502 "|Bridge|controller:APBControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Pwdata_temp\[10\] controller.v(117) " "Inferred latch for \"Pwdata_temp\[10\]\" at controller.v(117)" {  } { { "controller.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/controller.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720866392502 "|Bridge|controller:APBControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Pwdata_temp\[11\] controller.v(117) " "Inferred latch for \"Pwdata_temp\[11\]\" at controller.v(117)" {  } { { "controller.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/controller.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720866392502 "|Bridge|controller:APBControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Pwdata_temp\[12\] controller.v(117) " "Inferred latch for \"Pwdata_temp\[12\]\" at controller.v(117)" {  } { { "controller.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/controller.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720866392502 "|Bridge|controller:APBControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Pwdata_temp\[13\] controller.v(117) " "Inferred latch for \"Pwdata_temp\[13\]\" at controller.v(117)" {  } { { "controller.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/controller.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720866392503 "|Bridge|controller:APBControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Pwdata_temp\[14\] controller.v(117) " "Inferred latch for \"Pwdata_temp\[14\]\" at controller.v(117)" {  } { { "controller.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/controller.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720866392503 "|Bridge|controller:APBControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Pwdata_temp\[15\] controller.v(117) " "Inferred latch for \"Pwdata_temp\[15\]\" at controller.v(117)" {  } { { "controller.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/controller.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720866392503 "|Bridge|controller:APBControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Pwdata_temp\[16\] controller.v(117) " "Inferred latch for \"Pwdata_temp\[16\]\" at controller.v(117)" {  } { { "controller.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/controller.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720866392503 "|Bridge|controller:APBControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Pwdata_temp\[17\] controller.v(117) " "Inferred latch for \"Pwdata_temp\[17\]\" at controller.v(117)" {  } { { "controller.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/controller.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720866392503 "|Bridge|controller:APBControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Pwdata_temp\[18\] controller.v(117) " "Inferred latch for \"Pwdata_temp\[18\]\" at controller.v(117)" {  } { { "controller.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/controller.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720866392503 "|Bridge|controller:APBControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Pwdata_temp\[19\] controller.v(117) " "Inferred latch for \"Pwdata_temp\[19\]\" at controller.v(117)" {  } { { "controller.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/controller.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720866392503 "|Bridge|controller:APBControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Pwdata_temp\[20\] controller.v(117) " "Inferred latch for \"Pwdata_temp\[20\]\" at controller.v(117)" {  } { { "controller.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/controller.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720866392503 "|Bridge|controller:APBControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Pwdata_temp\[21\] controller.v(117) " "Inferred latch for \"Pwdata_temp\[21\]\" at controller.v(117)" {  } { { "controller.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/controller.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720866392503 "|Bridge|controller:APBControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Pwdata_temp\[22\] controller.v(117) " "Inferred latch for \"Pwdata_temp\[22\]\" at controller.v(117)" {  } { { "controller.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/controller.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720866392503 "|Bridge|controller:APBControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Pwdata_temp\[23\] controller.v(117) " "Inferred latch for \"Pwdata_temp\[23\]\" at controller.v(117)" {  } { { "controller.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/controller.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720866392503 "|Bridge|controller:APBControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Pwdata_temp\[24\] controller.v(117) " "Inferred latch for \"Pwdata_temp\[24\]\" at controller.v(117)" {  } { { "controller.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/controller.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720866392503 "|Bridge|controller:APBControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Pwdata_temp\[25\] controller.v(117) " "Inferred latch for \"Pwdata_temp\[25\]\" at controller.v(117)" {  } { { "controller.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/controller.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720866392503 "|Bridge|controller:APBControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Pwdata_temp\[26\] controller.v(117) " "Inferred latch for \"Pwdata_temp\[26\]\" at controller.v(117)" {  } { { "controller.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/controller.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720866392503 "|Bridge|controller:APBControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Pwdata_temp\[27\] controller.v(117) " "Inferred latch for \"Pwdata_temp\[27\]\" at controller.v(117)" {  } { { "controller.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/controller.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720866392503 "|Bridge|controller:APBControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Pwdata_temp\[28\] controller.v(117) " "Inferred latch for \"Pwdata_temp\[28\]\" at controller.v(117)" {  } { { "controller.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/controller.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720866392503 "|Bridge|controller:APBControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Pwdata_temp\[29\] controller.v(117) " "Inferred latch for \"Pwdata_temp\[29\]\" at controller.v(117)" {  } { { "controller.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/controller.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720866392503 "|Bridge|controller:APBControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Pwdata_temp\[30\] controller.v(117) " "Inferred latch for \"Pwdata_temp\[30\]\" at controller.v(117)" {  } { { "controller.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/controller.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720866392503 "|Bridge|controller:APBControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Pwdata_temp\[31\] controller.v(117) " "Inferred latch for \"Pwdata_temp\[31\]\" at controller.v(117)" {  } { { "controller.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/controller.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720866392503 "|Bridge|controller:APBControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Pselx_temp\[0\] controller.v(117) " "Inferred latch for \"Pselx_temp\[0\]\" at controller.v(117)" {  } { { "controller.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/controller.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720866392503 "|Bridge|controller:APBControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Pselx_temp\[1\] controller.v(117) " "Inferred latch for \"Pselx_temp\[1\]\" at controller.v(117)" {  } { { "controller.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/controller.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720866392503 "|Bridge|controller:APBControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Pselx_temp\[2\] controller.v(117) " "Inferred latch for \"Pselx_temp\[2\]\" at controller.v(117)" {  } { { "controller.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/controller.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720866392503 "|Bridge|controller:APBControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Pwrite_temp controller.v(117) " "Inferred latch for \"Pwrite_temp\" at controller.v(117)" {  } { { "controller.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/controller.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720866392503 "|Bridge|controller:APBControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Paddr_temp\[0\] controller.v(117) " "Inferred latch for \"Paddr_temp\[0\]\" at controller.v(117)" {  } { { "controller.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/controller.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720866392503 "|Bridge|controller:APBControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Paddr_temp\[1\] controller.v(117) " "Inferred latch for \"Paddr_temp\[1\]\" at controller.v(117)" {  } { { "controller.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/controller.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720866392504 "|Bridge|controller:APBControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Paddr_temp\[2\] controller.v(117) " "Inferred latch for \"Paddr_temp\[2\]\" at controller.v(117)" {  } { { "controller.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/controller.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720866392504 "|Bridge|controller:APBControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Paddr_temp\[3\] controller.v(117) " "Inferred latch for \"Paddr_temp\[3\]\" at controller.v(117)" {  } { { "controller.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/controller.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720866392504 "|Bridge|controller:APBControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Paddr_temp\[4\] controller.v(117) " "Inferred latch for \"Paddr_temp\[4\]\" at controller.v(117)" {  } { { "controller.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/controller.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720866392504 "|Bridge|controller:APBControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Paddr_temp\[5\] controller.v(117) " "Inferred latch for \"Paddr_temp\[5\]\" at controller.v(117)" {  } { { "controller.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/controller.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720866392504 "|Bridge|controller:APBControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Paddr_temp\[6\] controller.v(117) " "Inferred latch for \"Paddr_temp\[6\]\" at controller.v(117)" {  } { { "controller.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/controller.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720866392504 "|Bridge|controller:APBControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Paddr_temp\[7\] controller.v(117) " "Inferred latch for \"Paddr_temp\[7\]\" at controller.v(117)" {  } { { "controller.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/controller.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720866392504 "|Bridge|controller:APBControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Paddr_temp\[8\] controller.v(117) " "Inferred latch for \"Paddr_temp\[8\]\" at controller.v(117)" {  } { { "controller.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/controller.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720866392504 "|Bridge|controller:APBControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Paddr_temp\[9\] controller.v(117) " "Inferred latch for \"Paddr_temp\[9\]\" at controller.v(117)" {  } { { "controller.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/controller.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720866392504 "|Bridge|controller:APBControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Paddr_temp\[10\] controller.v(117) " "Inferred latch for \"Paddr_temp\[10\]\" at controller.v(117)" {  } { { "controller.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/controller.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720866392504 "|Bridge|controller:APBControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Paddr_temp\[11\] controller.v(117) " "Inferred latch for \"Paddr_temp\[11\]\" at controller.v(117)" {  } { { "controller.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/controller.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720866392504 "|Bridge|controller:APBControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Paddr_temp\[12\] controller.v(117) " "Inferred latch for \"Paddr_temp\[12\]\" at controller.v(117)" {  } { { "controller.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/controller.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720866392504 "|Bridge|controller:APBControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Paddr_temp\[13\] controller.v(117) " "Inferred latch for \"Paddr_temp\[13\]\" at controller.v(117)" {  } { { "controller.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/controller.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720866392504 "|Bridge|controller:APBControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Paddr_temp\[14\] controller.v(117) " "Inferred latch for \"Paddr_temp\[14\]\" at controller.v(117)" {  } { { "controller.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/controller.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720866392504 "|Bridge|controller:APBControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Paddr_temp\[15\] controller.v(117) " "Inferred latch for \"Paddr_temp\[15\]\" at controller.v(117)" {  } { { "controller.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/controller.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720866392504 "|Bridge|controller:APBControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Paddr_temp\[16\] controller.v(117) " "Inferred latch for \"Paddr_temp\[16\]\" at controller.v(117)" {  } { { "controller.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/controller.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720866392504 "|Bridge|controller:APBControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Paddr_temp\[17\] controller.v(117) " "Inferred latch for \"Paddr_temp\[17\]\" at controller.v(117)" {  } { { "controller.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/controller.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720866392504 "|Bridge|controller:APBControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Paddr_temp\[18\] controller.v(117) " "Inferred latch for \"Paddr_temp\[18\]\" at controller.v(117)" {  } { { "controller.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/controller.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720866392504 "|Bridge|controller:APBControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Paddr_temp\[19\] controller.v(117) " "Inferred latch for \"Paddr_temp\[19\]\" at controller.v(117)" {  } { { "controller.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/controller.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720866392504 "|Bridge|controller:APBControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Paddr_temp\[20\] controller.v(117) " "Inferred latch for \"Paddr_temp\[20\]\" at controller.v(117)" {  } { { "controller.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/controller.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720866392504 "|Bridge|controller:APBControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Paddr_temp\[21\] controller.v(117) " "Inferred latch for \"Paddr_temp\[21\]\" at controller.v(117)" {  } { { "controller.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/controller.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720866392504 "|Bridge|controller:APBControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Paddr_temp\[22\] controller.v(117) " "Inferred latch for \"Paddr_temp\[22\]\" at controller.v(117)" {  } { { "controller.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/controller.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720866392504 "|Bridge|controller:APBControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Paddr_temp\[23\] controller.v(117) " "Inferred latch for \"Paddr_temp\[23\]\" at controller.v(117)" {  } { { "controller.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/controller.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720866392505 "|Bridge|controller:APBControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Paddr_temp\[24\] controller.v(117) " "Inferred latch for \"Paddr_temp\[24\]\" at controller.v(117)" {  } { { "controller.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/controller.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720866392505 "|Bridge|controller:APBControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Paddr_temp\[25\] controller.v(117) " "Inferred latch for \"Paddr_temp\[25\]\" at controller.v(117)" {  } { { "controller.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/controller.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720866392505 "|Bridge|controller:APBControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Paddr_temp\[26\] controller.v(117) " "Inferred latch for \"Paddr_temp\[26\]\" at controller.v(117)" {  } { { "controller.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/controller.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720866392505 "|Bridge|controller:APBControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Paddr_temp\[27\] controller.v(117) " "Inferred latch for \"Paddr_temp\[27\]\" at controller.v(117)" {  } { { "controller.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/controller.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720866392505 "|Bridge|controller:APBControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Paddr_temp\[28\] controller.v(117) " "Inferred latch for \"Paddr_temp\[28\]\" at controller.v(117)" {  } { { "controller.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/controller.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720866392505 "|Bridge|controller:APBControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Paddr_temp\[29\] controller.v(117) " "Inferred latch for \"Paddr_temp\[29\]\" at controller.v(117)" {  } { { "controller.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/controller.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720866392505 "|Bridge|controller:APBControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Paddr_temp\[30\] controller.v(117) " "Inferred latch for \"Paddr_temp\[30\]\" at controller.v(117)" {  } { { "controller.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/controller.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720866392505 "|Bridge|controller:APBControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Paddr_temp\[31\] controller.v(117) " "Inferred latch for \"Paddr_temp\[31\]\" at controller.v(117)" {  } { { "controller.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/controller.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720866392505 "|Bridge|controller:APBControl"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:APBControl\|Pwrite_temp " "Latch controller:APBControl\|Pwrite_temp has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Hwrite " "Ports D and ENA on the latch are fed by the same signal Hwrite" {  } { { "Bridge.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/Bridge.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1720866392959 ""}  } { { "controller.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/controller.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1720866392959 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:APBControl\|Paddr_temp\[28\] " "Latch controller:APBControl\|Paddr_temp\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Haddr\[28\] " "Ports D and ENA on the latch are fed by the same signal Haddr\[28\]" {  } { { "Bridge.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/Bridge.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1720866392959 ""}  } { { "controller.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/controller.v" 117 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1720866392959 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:APBControl\|Paddr_temp\[29\] " "Latch controller:APBControl\|Paddr_temp\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Haddr\[29\] " "Ports D and ENA on the latch are fed by the same signal Haddr\[29\]" {  } { { "Bridge.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/Bridge.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1720866392959 ""}  } { { "controller.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/controller.v" 117 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1720866392959 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:APBControl\|Paddr_temp\[30\] " "Latch controller:APBControl\|Paddr_temp\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Haddr\[30\] " "Ports D and ENA on the latch are fed by the same signal Haddr\[30\]" {  } { { "Bridge.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/Bridge.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1720866392959 ""}  } { { "controller.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/controller.v" 117 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1720866392959 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:APBControl\|Paddr_temp\[31\] " "Latch controller:APBControl\|Paddr_temp\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Haddr\[31\] " "Ports D and ENA on the latch are fed by the same signal Haddr\[31\]" {  } { { "Bridge.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/Bridge.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1720866392959 ""}  } { { "controller.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/controller.v" 117 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1720866392959 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Hresp\[0\] GND " "Pin \"Hresp\[0\]\" is stuck at GND" {  } { { "Bridge.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/Bridge.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720866392989 "|Bridge|Hresp[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hresp\[1\] GND " "Pin \"Hresp\[1\]\" is stuck at GND" {  } { { "Bridge.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/Bridge.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720866392989 "|Bridge|Hresp[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1720866392989 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1720866393058 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1720866393226 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1720866393691 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720866393691 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Htrans\[0\] " "No output dependent on input pin \"Htrans\[0\]\"" {  } { { "Bridge.v" "" { Text "C:/Users/HP/OneDrive/Desktop/project_Bridge/Bridge.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1720866393968 "|Bridge|Htrans[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1720866393968 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "468 " "Implemented 468 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "102 " "Implemented 102 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1720866393970 ""} { "Info" "ICUT_CUT_TM_OPINS" "105 " "Implemented 105 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1720866393970 ""} { "Info" "ICUT_CUT_TM_LCELLS" "261 " "Implemented 261 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1720866393970 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1720866393970 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4884 " "Peak virtual memory: 4884 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1720866393987 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 13 15:56:33 2024 " "Processing ended: Sat Jul 13 15:56:33 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1720866393987 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1720866393987 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1720866393987 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1720866393987 ""}
