Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon May 27 13:09:02 2024
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file uart_loopback_timing_summary_routed.rpt -rpx uart_loopback_timing_summary_routed.rpx -warn_on_violation
| Design       : uart_loopback
| Device       : 7a35t-fgg484
| Speed File   : -2  PRODUCTION 1.20 2017-11-01
-------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     17.006        0.000                      0                   64        0.174        0.000                      0                   64        9.500        0.000                       0                    45  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk            17.006        0.000                      0                   64        0.174        0.000                      0                   64        9.500        0.000                       0                    45  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack       17.006ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.006ns  (required time - arrival time)
  Source:                 UART_RX_INST/r_Clock_Count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UART_RX_INST/r_Clock_Count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.764ns  (logic 0.694ns (25.109%)  route 2.070ns (74.891%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.514ns = ( 24.514 - 20.000 ) 
    Source Clock Delay      (SCD):    4.790ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.120    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.201 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.589     4.790    UART_RX_INST/sys_clk_IBUF_BUFG
    SLICE_X3Y106         FDRE                                         r  UART_RX_INST/r_Clock_Count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y106         FDRE (Prop_fdre_C_Q)         0.379     5.169 f  UART_RX_INST/r_Clock_Count_reg[7]/Q
                         net (fo=7, routed)           0.703     5.872    UART_RX_INST/r_Clock_Count_reg_n_0_[7]
    SLICE_X2Y105         LUT6 (Prop_lut6_I0_O)        0.105     5.977 r  UART_RX_INST/r_Clock_Count[8]_i_6/O
                         net (fo=2, routed)           0.399     6.375    UART_RX_INST/r_Clock_Count[8]_i_6_n_0
    SLICE_X3Y105         LUT4 (Prop_lut4_I3_O)        0.105     6.480 f  UART_RX_INST/r_Clock_Count[8]_i_3/O
                         net (fo=6, routed)           0.377     6.857    UART_RX_INST/r_Clock_Count[8]_i_3_n_0
    SLICE_X3Y105         LUT6 (Prop_lut6_I4_O)        0.105     6.962 r  UART_RX_INST/r_Clock_Count[8]_i_1/O
                         net (fo=9, routed)           0.591     7.554    UART_RX_INST/r_Clock_Count
    SLICE_X1Y105         FDRE                                         r  UART_RX_INST/r_Clock_Count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    21.361 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.965    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.472    24.514    UART_RX_INST/sys_clk_IBUF_BUFG
    SLICE_X1Y105         FDRE                                         r  UART_RX_INST/r_Clock_Count_reg[0]/C
                         clock pessimism              0.249    24.763    
                         clock uncertainty           -0.035    24.727    
    SLICE_X1Y105         FDRE (Setup_fdre_C_CE)      -0.168    24.559    UART_RX_INST/r_Clock_Count_reg[0]
  -------------------------------------------------------------------
                         required time                         24.559    
                         arrival time                          -7.554    
  -------------------------------------------------------------------
                         slack                                 17.006    

Slack (MET) :             17.006ns  (required time - arrival time)
  Source:                 UART_RX_INST/r_Clock_Count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UART_RX_INST/r_Clock_Count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.764ns  (logic 0.694ns (25.109%)  route 2.070ns (74.891%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.514ns = ( 24.514 - 20.000 ) 
    Source Clock Delay      (SCD):    4.790ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.120    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.201 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.589     4.790    UART_RX_INST/sys_clk_IBUF_BUFG
    SLICE_X3Y106         FDRE                                         r  UART_RX_INST/r_Clock_Count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y106         FDRE (Prop_fdre_C_Q)         0.379     5.169 f  UART_RX_INST/r_Clock_Count_reg[7]/Q
                         net (fo=7, routed)           0.703     5.872    UART_RX_INST/r_Clock_Count_reg_n_0_[7]
    SLICE_X2Y105         LUT6 (Prop_lut6_I0_O)        0.105     5.977 r  UART_RX_INST/r_Clock_Count[8]_i_6/O
                         net (fo=2, routed)           0.399     6.375    UART_RX_INST/r_Clock_Count[8]_i_6_n_0
    SLICE_X3Y105         LUT4 (Prop_lut4_I3_O)        0.105     6.480 f  UART_RX_INST/r_Clock_Count[8]_i_3/O
                         net (fo=6, routed)           0.377     6.857    UART_RX_INST/r_Clock_Count[8]_i_3_n_0
    SLICE_X3Y105         LUT6 (Prop_lut6_I4_O)        0.105     6.962 r  UART_RX_INST/r_Clock_Count[8]_i_1/O
                         net (fo=9, routed)           0.591     7.554    UART_RX_INST/r_Clock_Count
    SLICE_X1Y105         FDRE                                         r  UART_RX_INST/r_Clock_Count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    21.361 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.965    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.472    24.514    UART_RX_INST/sys_clk_IBUF_BUFG
    SLICE_X1Y105         FDRE                                         r  UART_RX_INST/r_Clock_Count_reg[2]/C
                         clock pessimism              0.249    24.763    
                         clock uncertainty           -0.035    24.727    
    SLICE_X1Y105         FDRE (Setup_fdre_C_CE)      -0.168    24.559    UART_RX_INST/r_Clock_Count_reg[2]
  -------------------------------------------------------------------
                         required time                         24.559    
                         arrival time                          -7.554    
  -------------------------------------------------------------------
                         slack                                 17.006    

Slack (MET) :             17.029ns  (required time - arrival time)
  Source:                 UART_TX_INST/r_Clock_Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UART_TX_INST/r_Clock_Count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.729ns  (logic 0.841ns (30.814%)  route 1.888ns (69.186%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.358ns = ( 24.358 - 20.000 ) 
    Source Clock Delay      (SCD):    4.625ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.120    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.201 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.424     4.625    UART_TX_INST/sys_clk_IBUF_BUFG
    SLICE_X2Y91          FDRE                                         r  UART_TX_INST/r_Clock_Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_fdre_C_Q)         0.398     5.023 f  UART_TX_INST/r_Clock_Count_reg[3]/Q
                         net (fo=5, routed)           0.869     5.892    UART_TX_INST/r_Clock_Count[3]
    SLICE_X2Y92          LUT6 (Prop_lut6_I1_O)        0.232     6.124 f  UART_TX_INST/FSM_sequential_r_SM_Main[1]_i_3/O
                         net (fo=1, routed)           0.255     6.379    UART_TX_INST/FSM_sequential_r_SM_Main[1]_i_3_n_0
    SLICE_X3Y92          LUT3 (Prop_lut3_I2_O)        0.105     6.484 r  UART_TX_INST/FSM_sequential_r_SM_Main[1]_i_2/O
                         net (fo=14, routed)          0.365     6.849    UART_TX_INST/FSM_sequential_r_SM_Main[1]_i_2_n_0
    SLICE_X2Y92          LUT3 (Prop_lut3_I0_O)        0.106     6.955 r  UART_TX_INST/r_Clock_Count[1]_i_1__0/O
                         net (fo=1, routed)           0.399     7.354    UART_TX_INST/r_Clock_Count[1]_i_1__0_n_0
    SLICE_X2Y92          FDRE                                         r  UART_TX_INST/r_Clock_Count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    21.361 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.965    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.316    24.358    UART_TX_INST/sys_clk_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  UART_TX_INST/r_Clock_Count_reg[1]/C
                         clock pessimism              0.241    24.599    
                         clock uncertainty           -0.035    24.564    
    SLICE_X2Y92          FDRE (Setup_fdre_C_D)       -0.180    24.384    UART_TX_INST/r_Clock_Count_reg[1]
  -------------------------------------------------------------------
                         required time                         24.384    
                         arrival time                          -7.354    
  -------------------------------------------------------------------
                         slack                                 17.029    

Slack (MET) :             17.044ns  (required time - arrival time)
  Source:                 UART_TX_INST/r_Clock_Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UART_TX_INST/r_Bit_Index_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.927ns  (logic 0.840ns (28.702%)  route 2.087ns (71.298%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.358ns = ( 24.358 - 20.000 ) 
    Source Clock Delay      (SCD):    4.625ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.120    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.201 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.424     4.625    UART_TX_INST/sys_clk_IBUF_BUFG
    SLICE_X2Y91          FDRE                                         r  UART_TX_INST/r_Clock_Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_fdre_C_Q)         0.398     5.023 f  UART_TX_INST/r_Clock_Count_reg[3]/Q
                         net (fo=5, routed)           0.869     5.892    UART_TX_INST/r_Clock_Count[3]
    SLICE_X2Y92          LUT6 (Prop_lut6_I1_O)        0.232     6.124 f  UART_TX_INST/FSM_sequential_r_SM_Main[1]_i_3/O
                         net (fo=1, routed)           0.255     6.379    UART_TX_INST/FSM_sequential_r_SM_Main[1]_i_3_n_0
    SLICE_X3Y92          LUT3 (Prop_lut3_I2_O)        0.105     6.484 r  UART_TX_INST/FSM_sequential_r_SM_Main[1]_i_2/O
                         net (fo=14, routed)          0.962     7.447    UART_TX_INST/FSM_sequential_r_SM_Main[1]_i_2_n_0
    SLICE_X3Y95          LUT4 (Prop_lut4_I1_O)        0.105     7.552 r  UART_TX_INST/r_Bit_Index[0]_i_1/O
                         net (fo=1, routed)           0.000     7.552    UART_TX_INST/r_Bit_Index[0]_i_1_n_0
    SLICE_X3Y95          FDRE                                         r  UART_TX_INST/r_Bit_Index_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    21.361 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.965    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.316    24.358    UART_TX_INST/sys_clk_IBUF_BUFG
    SLICE_X3Y95          FDRE                                         r  UART_TX_INST/r_Bit_Index_reg[0]/C
                         clock pessimism              0.241    24.599    
                         clock uncertainty           -0.035    24.564    
    SLICE_X3Y95          FDRE (Setup_fdre_C_D)        0.032    24.596    UART_TX_INST/r_Bit_Index_reg[0]
  -------------------------------------------------------------------
                         required time                         24.596    
                         arrival time                          -7.552    
  -------------------------------------------------------------------
                         slack                                 17.044    

Slack (MET) :             17.069ns  (required time - arrival time)
  Source:                 UART_RX_INST/r_Clock_Count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UART_RX_INST/r_Rx_Byte_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.898ns  (logic 0.873ns (30.122%)  route 2.025ns (69.877%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.513ns = ( 24.513 - 20.000 ) 
    Source Clock Delay      (SCD):    4.791ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.120    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.201 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.590     4.791    UART_RX_INST/sys_clk_IBUF_BUFG
    SLICE_X3Y105         FDRE                                         r  UART_RX_INST/r_Clock_Count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.379     5.170 f  UART_RX_INST/r_Clock_Count_reg[4]/Q
                         net (fo=7, routed)           0.813     5.983    UART_RX_INST/r_Clock_Count_reg_n_0_[4]
    SLICE_X2Y106         LUT6 (Prop_lut6_I2_O)        0.105     6.088 f  UART_RX_INST/FSM_onehot_r_SM_Main[4]_i_3/O
                         net (fo=3, routed)           0.668     6.756    UART_RX_INST/FSM_onehot_r_SM_Main[4]_i_3_n_0
    SLICE_X1Y106         LUT4 (Prop_lut4_I3_O)        0.121     6.877 r  UART_RX_INST/r_Rx_Byte[2]_i_2/O
                         net (fo=3, routed)           0.544     7.421    UART_RX_INST/r_Rx_Byte[2]_i_2_n_0
    SLICE_X0Y108         LUT6 (Prop_lut6_I2_O)        0.268     7.689 r  UART_RX_INST/r_Rx_Byte[1]_i_1/O
                         net (fo=1, routed)           0.000     7.689    UART_RX_INST/r_Rx_Byte[1]_i_1_n_0
    SLICE_X0Y108         FDRE                                         r  UART_RX_INST/r_Rx_Byte_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    21.361 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.965    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.471    24.513    UART_RX_INST/sys_clk_IBUF_BUFG
    SLICE_X0Y108         FDRE                                         r  UART_RX_INST/r_Rx_Byte_reg[1]/C
                         clock pessimism              0.249    24.762    
                         clock uncertainty           -0.035    24.726    
    SLICE_X0Y108         FDRE (Setup_fdre_C_D)        0.032    24.758    UART_RX_INST/r_Rx_Byte_reg[1]
  -------------------------------------------------------------------
                         required time                         24.758    
                         arrival time                          -7.689    
  -------------------------------------------------------------------
                         slack                                 17.069    

Slack (MET) :             17.078ns  (required time - arrival time)
  Source:                 UART_RX_INST/r_Clock_Count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UART_RX_INST/r_Clock_Count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.889ns  (logic 0.694ns (24.025%)  route 2.195ns (75.975%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.514ns = ( 24.514 - 20.000 ) 
    Source Clock Delay      (SCD):    4.791ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.120    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.201 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.590     4.791    UART_RX_INST/sys_clk_IBUF_BUFG
    SLICE_X3Y105         FDRE                                         r  UART_RX_INST/r_Clock_Count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.379     5.170 f  UART_RX_INST/r_Clock_Count_reg[4]/Q
                         net (fo=7, routed)           0.813     5.983    UART_RX_INST/r_Clock_Count_reg_n_0_[4]
    SLICE_X2Y106         LUT6 (Prop_lut6_I2_O)        0.105     6.088 f  UART_RX_INST/FSM_onehot_r_SM_Main[4]_i_3/O
                         net (fo=3, routed)           0.668     6.756    UART_RX_INST/FSM_onehot_r_SM_Main[4]_i_3_n_0
    SLICE_X1Y106         LUT3 (Prop_lut3_I0_O)        0.105     6.861 f  UART_RX_INST/FSM_onehot_r_SM_Main[4]_i_2/O
                         net (fo=18, routed)          0.713     7.574    UART_RX_INST/FSM_onehot_r_SM_Main[4]_i_2_n_0
    SLICE_X3Y106         LUT6 (Prop_lut6_I4_O)        0.105     7.679 r  UART_RX_INST/r_Clock_Count[6]_i_1/O
                         net (fo=1, routed)           0.000     7.679    UART_RX_INST/r_Clock_Count[6]_i_1_n_0
    SLICE_X3Y106         FDRE                                         r  UART_RX_INST/r_Clock_Count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    21.361 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.965    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.472    24.514    UART_RX_INST/sys_clk_IBUF_BUFG
    SLICE_X3Y106         FDRE                                         r  UART_RX_INST/r_Clock_Count_reg[6]/C
                         clock pessimism              0.249    24.763    
                         clock uncertainty           -0.035    24.727    
    SLICE_X3Y106         FDRE (Setup_fdre_C_D)        0.030    24.757    UART_RX_INST/r_Clock_Count_reg[6]
  -------------------------------------------------------------------
                         required time                         24.757    
                         arrival time                          -7.679    
  -------------------------------------------------------------------
                         slack                                 17.078    

Slack (MET) :             17.080ns  (required time - arrival time)
  Source:                 UART_RX_INST/r_Clock_Count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UART_RX_INST/r_Clock_Count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.889ns  (logic 0.694ns (24.025%)  route 2.195ns (75.975%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.514ns = ( 24.514 - 20.000 ) 
    Source Clock Delay      (SCD):    4.791ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.120    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.201 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.590     4.791    UART_RX_INST/sys_clk_IBUF_BUFG
    SLICE_X3Y105         FDRE                                         r  UART_RX_INST/r_Clock_Count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.379     5.170 f  UART_RX_INST/r_Clock_Count_reg[4]/Q
                         net (fo=7, routed)           0.813     5.983    UART_RX_INST/r_Clock_Count_reg_n_0_[4]
    SLICE_X2Y106         LUT6 (Prop_lut6_I2_O)        0.105     6.088 f  UART_RX_INST/FSM_onehot_r_SM_Main[4]_i_3/O
                         net (fo=3, routed)           0.668     6.756    UART_RX_INST/FSM_onehot_r_SM_Main[4]_i_3_n_0
    SLICE_X1Y106         LUT3 (Prop_lut3_I0_O)        0.105     6.861 f  UART_RX_INST/FSM_onehot_r_SM_Main[4]_i_2/O
                         net (fo=18, routed)          0.713     7.574    UART_RX_INST/FSM_onehot_r_SM_Main[4]_i_2_n_0
    SLICE_X3Y106         LUT6 (Prop_lut6_I4_O)        0.105     7.679 r  UART_RX_INST/r_Clock_Count[7]_i_1/O
                         net (fo=1, routed)           0.000     7.679    UART_RX_INST/r_Clock_Count[7]_i_1_n_0
    SLICE_X3Y106         FDRE                                         r  UART_RX_INST/r_Clock_Count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    21.361 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.965    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.472    24.514    UART_RX_INST/sys_clk_IBUF_BUFG
    SLICE_X3Y106         FDRE                                         r  UART_RX_INST/r_Clock_Count_reg[7]/C
                         clock pessimism              0.249    24.763    
                         clock uncertainty           -0.035    24.727    
    SLICE_X3Y106         FDRE (Setup_fdre_C_D)        0.032    24.759    UART_RX_INST/r_Clock_Count_reg[7]
  -------------------------------------------------------------------
                         required time                         24.759    
                         arrival time                          -7.679    
  -------------------------------------------------------------------
                         slack                                 17.080    

Slack (MET) :             17.141ns  (required time - arrival time)
  Source:                 UART_RX_INST/r_Clock_Count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UART_RX_INST/r_Clock_Count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.632ns  (logic 0.694ns (26.366%)  route 1.938ns (73.634%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.514ns = ( 24.514 - 20.000 ) 
    Source Clock Delay      (SCD):    4.791ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.120    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.201 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.590     4.791    UART_RX_INST/sys_clk_IBUF_BUFG
    SLICE_X1Y105         FDRE                                         r  UART_RX_INST/r_Clock_Count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y105         FDRE (Prop_fdre_C_Q)         0.379     5.170 r  UART_RX_INST/r_Clock_Count_reg[2]/Q
                         net (fo=8, routed)           0.714     5.884    UART_RX_INST/r_Clock_Count_reg_n_0_[2]
    SLICE_X2Y105         LUT6 (Prop_lut6_I5_O)        0.105     5.989 r  UART_RX_INST/r_Clock_Count[8]_i_6/O
                         net (fo=2, routed)           0.399     6.387    UART_RX_INST/r_Clock_Count[8]_i_6_n_0
    SLICE_X3Y105         LUT4 (Prop_lut4_I3_O)        0.105     6.492 f  UART_RX_INST/r_Clock_Count[8]_i_3/O
                         net (fo=6, routed)           0.377     6.869    UART_RX_INST/r_Clock_Count[8]_i_3_n_0
    SLICE_X3Y105         LUT6 (Prop_lut6_I4_O)        0.105     6.974 r  UART_RX_INST/r_Clock_Count[8]_i_1/O
                         net (fo=9, routed)           0.449     7.423    UART_RX_INST/r_Clock_Count
    SLICE_X0Y105         FDRE                                         r  UART_RX_INST/r_Clock_Count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    21.361 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.965    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.472    24.514    UART_RX_INST/sys_clk_IBUF_BUFG
    SLICE_X0Y105         FDRE                                         r  UART_RX_INST/r_Clock_Count_reg[1]/C
                         clock pessimism              0.253    24.767    
                         clock uncertainty           -0.035    24.731    
    SLICE_X0Y105         FDRE (Setup_fdre_C_CE)      -0.168    24.563    UART_RX_INST/r_Clock_Count_reg[1]
  -------------------------------------------------------------------
                         required time                         24.563    
                         arrival time                          -7.423    
  -------------------------------------------------------------------
                         slack                                 17.141    

Slack (MET) :             17.141ns  (required time - arrival time)
  Source:                 UART_RX_INST/r_Clock_Count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UART_RX_INST/r_Clock_Count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.632ns  (logic 0.694ns (26.366%)  route 1.938ns (73.634%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.514ns = ( 24.514 - 20.000 ) 
    Source Clock Delay      (SCD):    4.791ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.120    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.201 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.590     4.791    UART_RX_INST/sys_clk_IBUF_BUFG
    SLICE_X1Y105         FDRE                                         r  UART_RX_INST/r_Clock_Count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y105         FDRE (Prop_fdre_C_Q)         0.379     5.170 r  UART_RX_INST/r_Clock_Count_reg[2]/Q
                         net (fo=8, routed)           0.714     5.884    UART_RX_INST/r_Clock_Count_reg_n_0_[2]
    SLICE_X2Y105         LUT6 (Prop_lut6_I5_O)        0.105     5.989 r  UART_RX_INST/r_Clock_Count[8]_i_6/O
                         net (fo=2, routed)           0.399     6.387    UART_RX_INST/r_Clock_Count[8]_i_6_n_0
    SLICE_X3Y105         LUT4 (Prop_lut4_I3_O)        0.105     6.492 f  UART_RX_INST/r_Clock_Count[8]_i_3/O
                         net (fo=6, routed)           0.377     6.869    UART_RX_INST/r_Clock_Count[8]_i_3_n_0
    SLICE_X3Y105         LUT6 (Prop_lut6_I4_O)        0.105     6.974 r  UART_RX_INST/r_Clock_Count[8]_i_1/O
                         net (fo=9, routed)           0.449     7.423    UART_RX_INST/r_Clock_Count
    SLICE_X0Y105         FDRE                                         r  UART_RX_INST/r_Clock_Count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    21.361 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.965    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.472    24.514    UART_RX_INST/sys_clk_IBUF_BUFG
    SLICE_X0Y105         FDRE                                         r  UART_RX_INST/r_Clock_Count_reg[3]/C
                         clock pessimism              0.253    24.767    
                         clock uncertainty           -0.035    24.731    
    SLICE_X0Y105         FDRE (Setup_fdre_C_CE)      -0.168    24.563    UART_RX_INST/r_Clock_Count_reg[3]
  -------------------------------------------------------------------
                         required time                         24.563    
                         arrival time                          -7.423    
  -------------------------------------------------------------------
                         slack                                 17.141    

Slack (MET) :             17.169ns  (required time - arrival time)
  Source:                 UART_RX_INST/r_Clock_Count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UART_RX_INST/r_Clock_Count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.632ns  (logic 0.694ns (26.370%)  route 1.938ns (73.630%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.514ns = ( 24.514 - 20.000 ) 
    Source Clock Delay      (SCD):    4.791ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.120    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.201 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.590     4.791    UART_RX_INST/sys_clk_IBUF_BUFG
    SLICE_X1Y105         FDRE                                         r  UART_RX_INST/r_Clock_Count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y105         FDRE (Prop_fdre_C_Q)         0.379     5.170 r  UART_RX_INST/r_Clock_Count_reg[2]/Q
                         net (fo=8, routed)           0.714     5.884    UART_RX_INST/r_Clock_Count_reg_n_0_[2]
    SLICE_X2Y105         LUT6 (Prop_lut6_I5_O)        0.105     5.989 r  UART_RX_INST/r_Clock_Count[8]_i_6/O
                         net (fo=2, routed)           0.399     6.387    UART_RX_INST/r_Clock_Count[8]_i_6_n_0
    SLICE_X3Y105         LUT4 (Prop_lut4_I3_O)        0.105     6.492 f  UART_RX_INST/r_Clock_Count[8]_i_3/O
                         net (fo=6, routed)           0.377     6.869    UART_RX_INST/r_Clock_Count[8]_i_3_n_0
    SLICE_X3Y105         LUT6 (Prop_lut6_I4_O)        0.105     6.974 r  UART_RX_INST/r_Clock_Count[8]_i_1/O
                         net (fo=9, routed)           0.448     7.422    UART_RX_INST/r_Clock_Count
    SLICE_X2Y105         FDRE                                         r  UART_RX_INST/r_Clock_Count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    21.361 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.965    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.472    24.514    UART_RX_INST/sys_clk_IBUF_BUFG
    SLICE_X2Y105         FDRE                                         r  UART_RX_INST/r_Clock_Count_reg[5]/C
                         clock pessimism              0.249    24.763    
                         clock uncertainty           -0.035    24.727    
    SLICE_X2Y105         FDRE (Setup_fdre_C_CE)      -0.136    24.591    UART_RX_INST/r_Clock_Count_reg[5]
  -------------------------------------------------------------------
                         required time                         24.591    
                         arrival time                          -7.422    
  -------------------------------------------------------------------
                         slack                                 17.169    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 UART_TX_INST/FSM_sequential_r_SM_Main_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UART_TX_INST/o_Tx_Serial_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.465%)  route 0.122ns (39.535%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.593     1.516    UART_TX_INST/sys_clk_IBUF_BUFG
    SLICE_X3Y95          FDRE                                         r  UART_TX_INST/FSM_sequential_r_SM_Main_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y95          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  UART_TX_INST/FSM_sequential_r_SM_Main_reg[0]/Q
                         net (fo=7, routed)           0.122     1.779    UART_TX_INST/r_SM_Main[0]
    SLICE_X2Y95          LUT2 (Prop_lut2_I1_O)        0.045     1.824 r  UART_TX_INST/o_Tx_Serial_i_1/O
                         net (fo=1, routed)           0.000     1.824    UART_TX_INST/o_Tx_Serial_i_1_n_0
    SLICE_X2Y95          FDRE                                         r  UART_TX_INST/o_Tx_Serial_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.863     2.033    UART_TX_INST/sys_clk_IBUF_BUFG
    SLICE_X2Y95          FDRE                                         r  UART_TX_INST/o_Tx_Serial_reg/C
                         clock pessimism             -0.503     1.529    
    SLICE_X2Y95          FDRE (Hold_fdre_C_D)         0.121     1.650    UART_TX_INST/o_Tx_Serial_reg
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 UART_RX_INST/r_Bit_Index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UART_RX_INST/r_Bit_Index_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.874%)  route 0.141ns (43.126%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.118ns
    Source Clock Delay      (SCD):    1.598ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.674     1.598    UART_RX_INST/sys_clk_IBUF_BUFG
    SLICE_X3Y107         FDRE                                         r  UART_RX_INST/r_Bit_Index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y107         FDRE (Prop_fdre_C_Q)         0.141     1.739 r  UART_RX_INST/r_Bit_Index_reg[0]/Q
                         net (fo=11, routed)          0.141     1.880    UART_RX_INST/r_Bit_Index[0]
    SLICE_X2Y107         LUT6 (Prop_lut6_I0_O)        0.045     1.925 r  UART_RX_INST/r_Bit_Index[2]_i_1/O
                         net (fo=1, routed)           0.000     1.925    UART_RX_INST/r_Bit_Index[2]_i_1_n_0
    SLICE_X2Y107         FDRE                                         r  UART_RX_INST/r_Bit_Index_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.949     2.118    UART_RX_INST/sys_clk_IBUF_BUFG
    SLICE_X2Y107         FDRE                                         r  UART_RX_INST/r_Bit_Index_reg[2]/C
                         clock pessimism             -0.508     1.611    
    SLICE_X2Y107         FDRE (Hold_fdre_C_D)         0.120     1.731    UART_RX_INST/r_Bit_Index_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.731    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 UART_RX_INST/r_Bit_Index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UART_RX_INST/r_Bit_Index_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.187%)  route 0.145ns (43.813%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.118ns
    Source Clock Delay      (SCD):    1.598ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.674     1.598    UART_RX_INST/sys_clk_IBUF_BUFG
    SLICE_X3Y107         FDRE                                         r  UART_RX_INST/r_Bit_Index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y107         FDRE (Prop_fdre_C_Q)         0.141     1.739 r  UART_RX_INST/r_Bit_Index_reg[0]/Q
                         net (fo=11, routed)          0.145     1.884    UART_RX_INST/r_Bit_Index[0]
    SLICE_X2Y107         LUT5 (Prop_lut5_I0_O)        0.045     1.929 r  UART_RX_INST/r_Bit_Index[1]_i_1/O
                         net (fo=1, routed)           0.000     1.929    UART_RX_INST/r_Bit_Index[1]_i_1_n_0
    SLICE_X2Y107         FDRE                                         r  UART_RX_INST/r_Bit_Index_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.949     2.118    UART_RX_INST/sys_clk_IBUF_BUFG
    SLICE_X2Y107         FDRE                                         r  UART_RX_INST/r_Bit_Index_reg[1]/C
                         clock pessimism             -0.508     1.611    
    SLICE_X2Y107         FDRE (Hold_fdre_C_D)         0.121     1.732    UART_RX_INST/r_Bit_Index_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.732    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 UART_TX_INST/r_Clock_Count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UART_TX_INST/r_Clock_Count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.246ns (75.662%)  route 0.079ns (24.338%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.592     1.515    UART_TX_INST/sys_clk_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  UART_TX_INST/r_Clock_Count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.148     1.663 r  UART_TX_INST/r_Clock_Count_reg[6]/Q
                         net (fo=4, routed)           0.079     1.742    UART_TX_INST/r_Clock_Count[6]
    SLICE_X2Y92          LUT6 (Prop_lut6_I3_O)        0.098     1.840 r  UART_TX_INST/r_Clock_Count[7]_i_1__0/O
                         net (fo=1, routed)           0.000     1.840    UART_TX_INST/r_Clock_Count[7]_i_1__0_n_0
    SLICE_X2Y92          FDRE                                         r  UART_TX_INST/r_Clock_Count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.862     2.032    UART_TX_INST/sys_clk_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  UART_TX_INST/r_Clock_Count_reg[7]/C
                         clock pessimism             -0.516     1.515    
    SLICE_X2Y92          FDRE (Hold_fdre_C_D)         0.121     1.636    UART_TX_INST/r_Clock_Count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 UART_RX_INST/r_Rx_Byte_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_led3_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.189ns (52.934%)  route 0.168ns (47.066%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.118ns
    Source Clock Delay      (SCD):    1.598ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.674     1.598    UART_RX_INST/sys_clk_IBUF_BUFG
    SLICE_X0Y108         FDRE                                         r  UART_RX_INST/r_Rx_Byte_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.141     1.739 r  UART_RX_INST/r_Rx_Byte_reg[1]/Q
                         net (fo=5, routed)           0.168     1.907    UART_RX_INST/r_Rx_Byte_reg_n_0_[1]
    SLICE_X0Y109         LUT2 (Prop_lut2_I0_O)        0.048     1.955 r  UART_RX_INST/r_led3_i_1/O
                         net (fo=1, routed)           0.000     1.955    UART_RX_INST_n_3
    SLICE_X0Y109         FDPE                                         r  r_led3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.949     2.118    sys_clk_IBUF_BUFG
    SLICE_X0Y109         FDPE                                         r  r_led3_reg/C
                         clock pessimism             -0.505     1.614    
    SLICE_X0Y109         FDPE (Hold_fdpe_C_D)         0.107     1.721    r_led3_reg
  -------------------------------------------------------------------
                         required time                         -1.721    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 UART_RX_INST/FSM_onehot_r_SM_Main_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UART_RX_INST/r_Clock_Count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.171%)  route 0.157ns (45.829%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.119ns
    Source Clock Delay      (SCD):    1.599ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.675     1.599    UART_RX_INST/sys_clk_IBUF_BUFG
    SLICE_X1Y106         FDRE                                         r  UART_RX_INST/FSM_onehot_r_SM_Main_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDRE (Prop_fdre_C_Q)         0.141     1.740 r  UART_RX_INST/FSM_onehot_r_SM_Main_reg[3]/Q
                         net (fo=7, routed)           0.157     1.897    UART_RX_INST/FSM_onehot_r_SM_Main_reg_n_0_[3]
    SLICE_X1Y105         LUT6 (Prop_lut6_I5_O)        0.045     1.942 r  UART_RX_INST/r_Clock_Count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.942    UART_RX_INST/r_Clock_Count[0]_i_1_n_0
    SLICE_X1Y105         FDRE                                         r  UART_RX_INST/r_Clock_Count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.950     2.119    UART_RX_INST/sys_clk_IBUF_BUFG
    SLICE_X1Y105         FDRE                                         r  UART_RX_INST/r_Clock_Count_reg[0]/C
                         clock pessimism             -0.505     1.615    
    SLICE_X1Y105         FDRE (Hold_fdre_C_D)         0.092     1.707    UART_RX_INST/r_Clock_Count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.707    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 UART_TX_INST/FSM_sequential_r_SM_Main_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UART_TX_INST/FSM_sequential_r_SM_Main_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.209ns (61.020%)  route 0.134ns (38.980%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.593     1.516    UART_TX_INST/sys_clk_IBUF_BUFG
    SLICE_X2Y95          FDRE                                         r  UART_TX_INST/FSM_sequential_r_SM_Main_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDRE (Prop_fdre_C_Q)         0.164     1.680 r  UART_TX_INST/FSM_sequential_r_SM_Main_reg[1]/Q
                         net (fo=7, routed)           0.134     1.814    UART_TX_INST/r_SM_Main[1]
    SLICE_X3Y95          LUT6 (Prop_lut6_I4_O)        0.045     1.859 r  UART_TX_INST//FSM_sequential_r_SM_Main[0]_i_1/O
                         net (fo=1, routed)           0.000     1.859    UART_TX_INST//FSM_sequential_r_SM_Main[0]_i_1_n_0
    SLICE_X3Y95          FDRE                                         r  UART_TX_INST/FSM_sequential_r_SM_Main_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.863     2.033    UART_TX_INST/sys_clk_IBUF_BUFG
    SLICE_X3Y95          FDRE                                         r  UART_TX_INST/FSM_sequential_r_SM_Main_reg[0]/C
                         clock pessimism             -0.503     1.529    
    SLICE_X3Y95          FDRE (Hold_fdre_C_D)         0.091     1.620    UART_TX_INST/FSM_sequential_r_SM_Main_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 UART_TX_INST/FSM_sequential_r_SM_Main_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UART_TX_INST/r_Bit_Index_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.209ns (60.843%)  route 0.135ns (39.157%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.593     1.516    UART_TX_INST/sys_clk_IBUF_BUFG
    SLICE_X2Y95          FDRE                                         r  UART_TX_INST/FSM_sequential_r_SM_Main_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDRE (Prop_fdre_C_Q)         0.164     1.680 r  UART_TX_INST/FSM_sequential_r_SM_Main_reg[1]/Q
                         net (fo=7, routed)           0.135     1.815    UART_TX_INST/r_SM_Main[1]
    SLICE_X3Y95          LUT4 (Prop_lut4_I2_O)        0.045     1.860 r  UART_TX_INST/r_Bit_Index[0]_i_1/O
                         net (fo=1, routed)           0.000     1.860    UART_TX_INST/r_Bit_Index[0]_i_1_n_0
    SLICE_X3Y95          FDRE                                         r  UART_TX_INST/r_Bit_Index_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.863     2.033    UART_TX_INST/sys_clk_IBUF_BUFG
    SLICE_X3Y95          FDRE                                         r  UART_TX_INST/r_Bit_Index_reg[0]/C
                         clock pessimism             -0.503     1.529    
    SLICE_X3Y95          FDRE (Hold_fdre_C_D)         0.092     1.621    UART_TX_INST/r_Bit_Index_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 UART_RX_INST/r_Rx_Data_R_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UART_RX_INST/r_Rx_Data_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.260%)  route 0.171ns (54.740%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.119ns
    Source Clock Delay      (SCD):    1.599ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.675     1.599    UART_RX_INST/sys_clk_IBUF_BUFG
    SLICE_X0Y104         FDRE                                         r  UART_RX_INST/r_Rx_Data_R_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE (Prop_fdre_C_Q)         0.141     1.740 r  UART_RX_INST/r_Rx_Data_R_reg/Q
                         net (fo=1, routed)           0.171     1.910    UART_RX_INST/r_Rx_Data_R
    SLICE_X0Y104         FDRE                                         r  UART_RX_INST/r_Rx_Data_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.950     2.119    UART_RX_INST/sys_clk_IBUF_BUFG
    SLICE_X0Y104         FDRE                                         r  UART_RX_INST/r_Rx_Data_reg/C
                         clock pessimism             -0.521     1.599    
    SLICE_X0Y104         FDRE (Hold_fdre_C_D)         0.066     1.665    UART_RX_INST/r_Rx_Data_reg
  -------------------------------------------------------------------
                         required time                         -1.665    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 UART_RX_INST/r_Rx_Byte_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_led1_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.535%)  route 0.168ns (47.465%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.118ns
    Source Clock Delay      (SCD):    1.598ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.674     1.598    UART_RX_INST/sys_clk_IBUF_BUFG
    SLICE_X0Y108         FDRE                                         r  UART_RX_INST/r_Rx_Byte_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.141     1.739 r  UART_RX_INST/r_Rx_Byte_reg[1]/Q
                         net (fo=5, routed)           0.168     1.907    UART_RX_INST/r_Rx_Byte_reg_n_0_[1]
    SLICE_X0Y109         LUT2 (Prop_lut2_I1_O)        0.045     1.952 r  UART_RX_INST/r_led1_i_2/O
                         net (fo=1, routed)           0.000     1.952    UART_RX_INST_n_2
    SLICE_X0Y109         FDPE                                         r  r_led1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.949     2.118    sys_clk_IBUF_BUFG
    SLICE_X0Y109         FDPE                                         r  r_led1_reg/C
                         clock pessimism             -0.505     1.614    
    SLICE_X0Y109         FDPE (Hold_fdpe_C_D)         0.091     1.705    r_led1_reg
  -------------------------------------------------------------------
                         required time                         -1.705    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.247    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         20.000      18.408     BUFGCTRL_X0Y0  sys_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X1Y104   UART_RX_INST/FSM_onehot_r_SM_Main_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X1Y104   UART_RX_INST/FSM_onehot_r_SM_Main_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X1Y106   UART_RX_INST/FSM_onehot_r_SM_Main_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X1Y106   UART_RX_INST/FSM_onehot_r_SM_Main_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X3Y107   UART_RX_INST/r_Bit_Index_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X2Y107   UART_RX_INST/r_Bit_Index_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X2Y107   UART_RX_INST/r_Bit_Index_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X1Y105   UART_RX_INST/r_Clock_Count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X0Y105   UART_RX_INST/r_Clock_Count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y104   UART_RX_INST/FSM_onehot_r_SM_Main_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y104   UART_RX_INST/FSM_onehot_r_SM_Main_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y104   UART_RX_INST/FSM_onehot_r_SM_Main_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y104   UART_RX_INST/FSM_onehot_r_SM_Main_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y106   UART_RX_INST/FSM_onehot_r_SM_Main_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y106   UART_RX_INST/FSM_onehot_r_SM_Main_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y105   UART_RX_INST/r_Clock_Count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y105   UART_RX_INST/r_Clock_Count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y105   UART_RX_INST/r_Clock_Count_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y105   UART_RX_INST/r_Clock_Count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y104   UART_RX_INST/FSM_onehot_r_SM_Main_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y104   UART_RX_INST/FSM_onehot_r_SM_Main_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y106   UART_RX_INST/FSM_onehot_r_SM_Main_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y106   UART_RX_INST/FSM_onehot_r_SM_Main_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X3Y107   UART_RX_INST/r_Bit_Index_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y107   UART_RX_INST/r_Bit_Index_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y107   UART_RX_INST/r_Bit_Index_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y105   UART_RX_INST/r_Clock_Count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y105   UART_RX_INST/r_Clock_Count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y105   UART_RX_INST/r_Clock_Count_reg[2]/C



