// Seed: 3029796731
module module_0 (
    output tri id_0
    , id_9,
    output uwire id_1,
    output wor id_2,
    output supply1 id_3#(
        .id_10(1),
        .id_11(1'b0 * 1'b0 + 1),
        .id_12(-1),
        .id_13(1),
        .id_14(1),
        .id_15(-1'b0),
        .id_16(1 - -1 ? 1 : 1)
    ),
    output tri id_4,
    input supply1 id_5,
    input tri0 id_6,
    input wand id_7
);
  assign id_4 = -1;
  assign module_1.id_7 = 0;
endmodule
module module_1 (
    input tri id_0,
    input supply1 id_1,
    output tri id_2,
    output tri id_3,
    input wire id_4,
    input tri1 id_5,
    output uwire id_6,
    output tri0 id_7,
    input uwire id_8,
    input tri1 id_9,
    output uwire id_10,
    input wor id_11,
    input uwire id_12,
    input wor id_13,
    input tri id_14,
    input tri id_15,
    input supply0 id_16,
    input uwire id_17,
    input tri1 id_18,
    input tri0 id_19,
    input tri0 id_20,
    input supply1 id_21,
    output tri0 id_22,
    input tri0 id_23
    , id_29,
    output wand id_24,
    input wand void id_25
    , id_30,
    input tri0 id_26,
    output wire id_27
);
  assign id_30.id_16 = -1;
  module_0 modCall_1 (
      id_6,
      id_27,
      id_2,
      id_22,
      id_22,
      id_25,
      id_16,
      id_19
  );
endmodule
