

#### START OF CLOCK OPTIMIZATION REPORT #####[

Clock optimization not enabled
8 non-gated/non-generated clock tree(s) driving 5079 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 124 clock pin(s) of sequential element(s)
0 instances converted, 124 sequential instances remain driven by gated/generated clocks

========================================================================================== Non-Gated/Non-Generated Clocks ===========================================================================================
Clock Tree ID     Driving Element                            Drive Element Type              Fanout     Sample Instance                                                                                              
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0002       FCCC_0.GL0_INST                            CLKINT                          2805       CoreTSE_Webserver_MSS_0.MSS_ADLIB_INST                                                                       
@K:CKID0003       FCCC_3.GL1_INST                            CLKINT                          1397       CORETSE_AHB_0.CoreTSE_top_inst.CORETSE_AHBoo0.CORETSE_AHBooOoI_CORETSE_AHBooOoI_0_8                          
@K:CKID0004       FCCC_1.GL0_INST                            CLKINT                          408        CORETSE_AHB_0.CoreTSE_top_inst.CORETSE_AHBio0.CORETSE_AHBOi0.CORETSE_AHBlOO1.CORETSE_AHBii10[5]              
@K:CKID0005       FCCC_2.GL0_INST                            CLKINT                          333        CORETSE_AHB_0.CoreTSE_top_inst.CORETSE_AHBIOI[8]                                                             
@K:CKID0006       OSC_0.I_RCOSC_25_50MHZ_FAB_CLKINT          CLKINT                          30         CoreResetP_0.count_sdif0[12]                                                                                 
@K:CKID0007       FCCC_1.GL1_INST                            CLKINT                          12         CORETSE_AHB_0.CoreTSE_top_inst.CORETSE_AHBio0.CORETSE_AHBOi0.CORETSE_AHBIoi0.CORETSE_AHBi011.CORETSE_AHBoiIII
@K:CKID0008       SERDES_IF2_0.refclk1_inbuf_diff            INBUF_DIFF                      1          SERDES_IF2_0.SERDESIF_INST                                                                                   
@K:CKID0009       CoreTSE_Webserver_MSS_0.MSS_ADLIB_INST     clock definition on MSS_075     93         SERDES_IF2_0.SERDESIF_INST                                                                                   
=====================================================================================================================================================================================================================
=================================================================================================================================================== Gated/Generated Clocks ===================================================================================================================================================
Clock Tree ID     Driving Element                                                                                   Drive Element Type     Fanout     Sample Instance                                                                                                  Explanation                                            
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       CORETSE_AHB_0.CoreTSE_top_inst.CORETSE_AHBilI.CORETSE_AHBiOooI.CORETSE_AHBooOo.CORETSE_AHBi01     SLE                    124        CORETSE_AHB_0.CoreTSE_top_inst.CORETSE_AHBio0.CORETSE_AHBOi0.CORETSE_AHBIoi0.CORETSE_AHBI011.CORETSE_AHBOlO1     No gated clock conversion method for cell cell:ACG4.SLE
==============================================================================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

