// This system is similar to a 6-core, 2.4GHz Westmere with 10 Niagara-like cores attached to the L3
sys = {
    lineSize = 64;
    frequency = 2400;

    cores = {
        beefy = {
            type = "OOO";
            cores = 6;
            icache = "l1i_beefy";
            dcache = "l1d_beefy";
        };

        wimpy = {
            type = "Simple";
            cores = 10;
            icache = "l1i_wimpy";
            dcache = "l1d_wimpy";
        };
    };

    caches = {
        l1d_beefy = {
            caches = 6;
            size = 32768;
            array = {
                type = "SetAssoc";
                ways = 4;
            };
            latency = 4;
        };

        l1i_beefy = {
            caches = 6;
            size = 32768;
            array = {
                type = "SetAssoc";
                ways = 4;
            };
            latency = 3;
        };

        l2_beefy = {
            caches = 6;
            size = 262144;
            latency = 7;
            array = {
                type = "SetAssoc";
                ways = 8;
            };
            children = "l1i_beefy|l1d_beefy";
            //type = "Tracing";
        };


        l1d_wimpy = {
            caches = 10;
            size = 8192;
            latency = 2;
            array = {
                type = "SetAssoc";
                ways = 4;
            };
        };

        l1i_wimpy = {
            caches = 10;
            size = 8192;
            latency = 2;
            array = {
                type = "SetAssoc";
                ways = 4;
            };
        };


        l3 = {
            caches = 1;
            banks = 6;
            size = 8192*1024;
            latency = 27;

            array = {
                type = "SetAssoc";
                hash = "H3";
                ways = 16;
            };
            children = "l2_beefy l1i_wimpy|l1d_wimpy";
        };
    };

    mem = {
        type = "DDR";
        controllers = 4;
        tech = "DDR3-1066-CL8";
    };
};

sim = {
    phaseLength = 10000;
    maxTotalInstrs = 5000000000L;
    statsPhaseInterval = 1000;
    printHierarchy = true;
    // attachDebugger = True;
};

//process0 = {
    //command = "$ZSIMAPPSPATH/build/speccpu2006/401.bzip2/401.bzip2 $ZSIMAPPSPATH/inputs/speccpu2006/401.bzip2/ref/input.source 64";
  //  command = "ls";
//};

process0 = {
    command = "~/cs316/zsim/zsim_build/parsec-3.0/pkgs/apps/blackscholes/inst/amd64-linux.gcc/bin/blackscholes 1 ~/cs316/zsim/zsim_build/tests/in_4K.txt ~/cs316/zsim/zsim_build/tests/prices.txt";
    startFastForwarded = True;
};

process1 = {
   command = "ls";
}





