library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;

entity User_Control is
    port (
        enable_temperatura: in  std_logic;
        enable_tempo:       in  std_logic;
        enable_pre:         in  std_logic;
        clk:                in  std_logic;
        up:                 in  std_logic;
        down:               in  std_logic;
        temperatura:        out std_logic_vector(7 downto 0);
        tempo:              out std_logic_vector(7 downto 0);
        pre:                out std_logic_vector(7 downto 0)
    );
end User_Control;



architecture behavioral of User_Control is
    signal temp: integer range 20 to 200 := 20;
    signal tempo_interno: integer range 1 to 30 := 1;
    signal pre_interno: integer range 1 to 10 := 1;
begin
    process(clk)
    begin
        if rising_edge(clk) then
		  
		  
            if enable_temperatura = '1' then
                -- Controle de Temperatura
                if up = '0' and temp < 200 then
                    temp <= temp + 10;
                elsif down = '0' and temp > 20 then
                    temp <= temp - 10;
                end if;
            end if;
            
				
				
            if enable_tempo = '1' then
                -- Controle de Tempo
                if up = '1' and tempo_interno < 30 then
                    tempo_interno <= tempo_interno + 1;
                elsif down = '1' and tempo_interno > 1 then
                    tempo_interno <= tempo_interno - 1;
                end if;
            end if;
            
				
				
            if enable_pre = '1' then
                -- Controle de Pré-Temperatura
                if up = '1' and pre_interno < 10 then
                    pre_interno <= pre_interno + 1;
                elsif down = '1' and pre_interno > 1 then
                    pre_interno <= pre_interno - 1;
                end if;
            end if;
        end if;
    end process;

	 
	 
    -- Saídas
    temperatura <= std_logic_vector(to_unsigned(temp, 8));
    tempo <= std_logic_vector(to_unsigned(tempo_interno, 8));
    pre <= std_logic_vector(to_unsigned(pre_interno, 8));
end behavioral;
