// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.


// 
// Device: Altera EP4CE10F17C8 Package FBGA256
// 

//
// This file contains Slow Corner delays for the design using part EP4CE10F17C8,
// with speed grade 8, core voltage 1.2VmV, and temperature 0 Celsius
//

// 
// This SDF file should be used for ModelSim-Altera (Verilog) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "OV5640")
  (DATE "12/05/2023 20:51:21")
  (VENDOR "Altera")
  (PROGRAM "Quartus Prime")
  (VERSION "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition")
  (DIVIDER .)
  (TIMESCALE 1 ns)

  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE Camera_XCLK\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1.244:1.244:1.244) (1.184:1.184:1.184))
        (IOPATH i o (2.722:2.722:2.722) (2.609:2.609:2.609))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE Camera_Rst_n\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1.628:1.628:1.628) (1.455:1.455:1.455))
        (IOPATH i o (2.732:2.732:2.732) (2.619:2.619:2.619))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE Camera_sclk\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2.484:2.484:2.484) (2.159:2.159:2.159))
        (IOPATH i o (2.752:2.752:2.752) (2.639:2.639:2.639))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE TFT_RGB\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1.477:1.477:1.477) (1.271:1.271:1.271))
        (IOPATH i o (2.75:2.75:2.75) (2.614:2.614:2.614))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE TFT_RGB\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1.117:1.117:1.117) (0.97:0.97:0.97))
        (IOPATH i o (2.627:2.627:2.627) (2.529:2.529:2.529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE TFT_RGB\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1.103:1.103:1.103) (0.962:0.962:0.962))
        (IOPATH i o (2.75:2.75:2.75) (2.614:2.614:2.614))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE TFT_RGB\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1.427:1.427:1.427) (1.237:1.237:1.237))
        (IOPATH i o (2.74:2.74:2.74) (2.604:2.604:2.604))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE TFT_RGB\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1.46:1.46:1.46) (1.267:1.267:1.267))
        (IOPATH i o (2.75:2.75:2.75) (2.614:2.614:2.614))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE TFT_RGB\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1.417:1.417:1.417) (1.237:1.237:1.237))
        (IOPATH i o (2.77:2.77:2.77) (2.634:2.634:2.634))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE TFT_RGB\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1.188:1.188:1.188) (1.075:1.075:1.075))
        (IOPATH i o (4.548:4.548:4.548) (4.08:4.08:4.08))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE TFT_RGB\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1.658:1.658:1.658) (1.407:1.407:1.407))
        (IOPATH i o (2.647:2.647:2.647) (2.549:2.549:2.549))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE TFT_RGB\[8\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1.41:1.41:1.41) (1.232:1.232:1.232))
        (IOPATH i o (2.637:2.637:2.637) (2.539:2.539:2.539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE TFT_RGB\[9\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1.682:1.682:1.682) (1.434:1.434:1.434))
        (IOPATH i o (2.647:2.647:2.647) (2.549:2.549:2.549))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE TFT_RGB\[10\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1.703:1.703:1.703) (1.447:1.447:1.447))
        (IOPATH i o (2.627:2.627:2.627) (2.529:2.529:2.529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE TFT_RGB\[11\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1.942:1.942:1.942) (1.66:1.66:1.66))
        (IOPATH i o (2.627:2.627:2.627) (2.529:2.529:2.529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE TFT_RGB\[12\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1.858:1.858:1.858) (1.623:1.623:1.623))
        (IOPATH i o (2.667:2.667:2.667) (2.569:2.569:2.569))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE TFT_RGB\[13\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1.437:1.437:1.437) (1.257:1.257:1.257))
        (IOPATH i o (2.77:2.77:2.77) (2.634:2.634:2.634))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE TFT_RGB\[14\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1.458:1.458:1.458) (1.269:1.269:1.269))
        (IOPATH i o (2.77:2.77:2.77) (2.634:2.634:2.634))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE TFT_RGB\[15\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1.178:1.178:1.178) (1.067:1.067:1.067))
        (IOPATH i o (2.77:2.77:2.77) (2.634:2.634:2.634))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE TFT_VS\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1.095:1.095:1.095) (0.959:0.959:0.959))
        (IOPATH i o (2.74:2.74:2.74) (2.604:2.604:2.604))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE TFT_HS\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (0.473:0.473:0.473) (0.447:0.447:0.447))
        (IOPATH i o (2.637:2.637:2.637) (2.539:2.539:2.539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE TFT_CLK\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1.162:1.162:1.162) (1.163:1.163:1.163))
        (IOPATH i o (2.74:2.74:2.74) (2.604:2.604:2.604))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE TFT_DE\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1.168:1.168:1.168) (1.03:1.03:1.03))
        (IOPATH i o (2.637:2.637:2.637) (2.539:2.539:2.539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE Camera_sdat\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1.488:1.488:1.488) (1.625:1.625:1.625))
        (PORT oe (1.796:1.796:1.796) (1.59:1.59:1.59))
        (IOPATH i o (2.619:2.619:2.619) (2.732:2.732:2.732))
        (IOPATH oe o (2.803:2.803:2.803) (2.637:2.637:2.637))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE clk\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (0.731:0.731:0.731) (0.827:0.827:0.827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE clk\~inputclkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (0.194:0.194:0.194) (0.19:0.19:0.19))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|cnt\[0\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.359:0.359:0.359) (0.426:0.426:0.426))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.425:0.425:0.425))
        (IOPATH dataa cout (0.486:0.486:0.486) (0.375:0.375:0.375))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE rst_n\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (0.741:0.741:0.741) (0.837:0.837:0.837))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE rst_n\~inputclkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (0.194:0.194:0.194) (0.19:0.19:0.19))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Equal1\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.313:0.313:0.313) (0.383:0.383:0.383))
        (PORT datad (0.316:0.316:0.316) (0.381:0.381:0.381))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Equal2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.939:0.939:0.939) (0.814:0.814:0.814))
        (PORT datab (0.375:0.375:0.375) (0.45:0.45:0.45))
        (PORT datac (0.237:0.237:0.237) (0.256:0.256:0.256))
        (PORT datad (0.329:0.329:0.329) (0.407:0.407:0.407))
        (IOPATH dataa combout (0.392:0.392:0.392) (0.419:0.419:0.419))
        (IOPATH datab combout (0.393:0.393:0.393) (0.431:0.431:0.431))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|Selector43\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.829:0.829:0.829) (0.747:0.747:0.747))
        (PORT datad (0.834:0.834:0.834) (0.753:0.753:0.753))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.425:0.425:0.425))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|state\.WAIT_RD_DONE)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.431:1.431:1.431) (1.475:1.475:1.475))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.498:1.498:1.498) (1.423:1.423:1.423))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|Selector41\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.57:0.57:0.57) (0.56:0.56:0.56))
        (PORT datac (0.815:0.815:0.815) (0.741:0.741:0.741))
        (PORT datad (0.833:0.833:0.833) (0.752:0.752:0.752))
        (IOPATH dataa combout (0.375:0.375:0.375) (0.371:0.371:0.371))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|Selector35\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.569:0.569:0.569) (0.559:0.559:0.559))
        (PORT datab (0.358:0.358:0.358) (0.419:0.419:0.419))
        (PORT datac (0.847:0.847:0.847) (0.769:0.769:0.769))
        (PORT datad (0.323:0.323:0.323) (0.39:0.39:0.39))
        (IOPATH dataa combout (0.377:0.377:0.377) (0.38:0.38:0.38))
        (IOPATH datab combout (0.38:0.38:0.38) (0.38:0.38:0.38))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|Selector35\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.369:0.369:0.369) (0.433:0.433:0.433))
        (PORT datac (0.82:0.82:0.82) (0.746:0.746:0.746))
        (PORT datad (0.833:0.833:0.833) (0.752:0.752:0.752))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|Selector35\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.629:0.629:0.629) (0.581:0.581:0.581))
        (PORT datab (0.269:0.269:0.269) (0.276:0.276:0.276))
        (PORT datac (0.229:0.229:0.229) (0.245:0.245:0.245))
        (PORT datad (0.53:0.53:0.53) (0.519:0.519:0.519))
        (IOPATH dataa combout (0.428:0.428:0.428) (0.449:0.449:0.449))
        (IOPATH datab combout (0.437:0.437:0.437) (0.407:0.407:0.407))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|cnt\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.431:1.431:1.431) (1.475:1.475:1.475))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (2.064:2.064:2.064) (2.27:2.27:2.27))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|Tx_DATA\[4\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.37:0.37:0.37) (0.434:0.434:0.434))
        (PORT datac (0.843:0.843:0.843) (0.764:0.764:0.764))
        (IOPATH datab combout (0.423:0.423:0.423) (0.391:0.391:0.391))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|Equal0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.348:0.348:0.348) (0.419:0.419:0.419))
        (PORT datab (0.347:0.347:0.347) (0.41:0.41:0.41))
        (PORT datac (0.303:0.303:0.303) (0.375:0.375:0.375))
        (PORT datad (0.304:0.304:0.304) (0.369:0.369:0.369))
        (IOPATH dataa combout (0.428:0.428:0.428) (0.449:0.449:0.449))
        (IOPATH datab combout (0.437:0.437:0.437) (0.407:0.407:0.407))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.856:0.856:0.856) (0.773:0.773:0.773))
        (PORT datab (0.55:0.55:0.55) (0.538:0.538:0.538))
        (PORT datac (0.556:0.556:0.556) (0.532:0.532:0.532))
        (PORT datad (0.544:0.544:0.544) (0.52:0.52:0.52))
        (IOPATH dataa combout (0.404:0.404:0.404) (0.45:0.45:0.45))
        (IOPATH datab combout (0.406:0.406:0.406) (0.453:0.453:0.453))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.56:0.56:0.56) (0.551:0.551:0.551))
        (PORT datab (0.335:0.335:0.335) (0.395:0.395:0.395))
        (PORT datac (0.294:0.294:0.294) (0.364:0.364:0.364))
        (PORT datad (0.293:0.293:0.293) (0.355:0.355:0.355))
        (IOPATH dataa combout (0.404:0.404:0.404) (0.45:0.45:0.45))
        (IOPATH datab combout (0.406:0.406:0.406) (0.453:0.453:0.453))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.337:0.337:0.337) (0.404:0.404:0.404))
        (PORT datab (0.528:0.528:0.528) (0.433:0.433:0.433))
        (PORT datac (0.29:0.29:0.29) (0.359:0.359:0.359))
        (PORT datad (0.225:0.225:0.225) (0.232:0.232:0.232))
        (IOPATH dataa combout (0.373:0.373:0.373) (0.38:0.38:0.38))
        (IOPATH datab combout (0.377:0.377:0.377) (0.38:0.38:0.38))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.338:0.338:0.338) (0.405:0.405:0.405))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.425:0.425:0.425))
        (IOPATH dataa cout (0.486:0.486:0.486) (0.375:0.375:0.375))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|delay_cnt\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.82:0.82:0.82) (0.715:0.715:0.715))
        (PORT datab (0.918:0.918:0.918) (0.768:0.768:0.768))
        (PORT datac (0.248:0.248:0.248) (0.264:0.264:0.264))
        (PORT datad (0.228:0.228:0.228) (0.235:0.235:0.235))
        (IOPATH dataa combout (0.374:0.374:0.374) (0.392:0.392:0.392))
        (IOPATH datab combout (0.384:0.384:0.384) (0.398:0.398:0.398))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|delay_cnt\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.427:1.427:1.427) (1.469:1.469:1.469))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.492:1.492:1.492) (1.419:1.419:1.419))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|Add0\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.334:0.334:0.334) (0.393:0.393:0.393))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|delay_cnt\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.427:1.427:1.427) (1.469:1.469:1.469))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.492:1.492:1.492) (1.419:1.419:1.419))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|Add0\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.334:0.334:0.334) (0.395:0.395:0.395))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|delay_cnt\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.427:1.427:1.427) (1.469:1.469:1.469))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.492:1.492:1.492) (1.419:1.419:1.419))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|Add0\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.339:0.339:0.339) (0.394:0.394:0.394))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|delay_cnt\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.427:1.427:1.427) (1.469:1.469:1.469))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.492:1.492:1.492) (1.419:1.419:1.419))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|Add0\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.331:0.331:0.331) (0.391:0.391:0.391))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|delay_cnt\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.427:1.427:1.427) (1.469:1.469:1.469))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.492:1.492:1.492) (1.419:1.419:1.419))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|Add0\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.335:0.335:0.335) (0.399:0.399:0.399))
        (IOPATH dataa combout (0.414:0.414:0.414) (0.444:0.444:0.444))
        (IOPATH dataa cout (0.486:0.486:0.486) (0.375:0.375:0.375))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|delay_cnt\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.427:1.427:1.427) (1.469:1.469:1.469))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.492:1.492:1.492) (1.419:1.419:1.419))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|Add0\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.345:0.345:0.345) (0.403:0.403:0.403))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|delay_cnt\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.427:1.427:1.427) (1.469:1.469:1.469))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.492:1.492:1.492) (1.419:1.419:1.419))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|Add0\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.349:0.349:0.349) (0.413:0.413:0.413))
        (IOPATH dataa combout (0.414:0.414:0.414) (0.444:0.444:0.444))
        (IOPATH dataa cout (0.486:0.486:0.486) (0.375:0.375:0.375))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|delay_cnt\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.427:1.427:1.427) (1.469:1.469:1.469))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.492:1.492:1.492) (1.419:1.419:1.419))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|Add0\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.345:0.345:0.345) (0.403:0.403:0.403))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|delay_cnt\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.427:1.427:1.427) (1.469:1.469:1.469))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.492:1.492:1.492) (1.419:1.419:1.419))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|Add0\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.348:0.348:0.348) (0.41:0.41:0.41))
        (IOPATH dataa combout (0.414:0.414:0.414) (0.444:0.444:0.444))
        (IOPATH dataa cout (0.486:0.486:0.486) (0.375:0.375:0.375))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|delay_cnt\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.427:1.427:1.427) (1.469:1.469:1.469))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.492:1.492:1.492) (1.419:1.419:1.419))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|Add0\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.337:0.337:0.337) (0.399:0.399:0.399))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|delay_cnt\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.428:1.428:1.428) (1.468:1.468:1.468))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.491:1.491:1.491) (1.42:1.42:1.42))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|Add0\~22)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.34:0.34:0.34) (0.403:0.403:0.403))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|delay_cnt\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.428:1.428:1.428) (1.468:1.468:1.468))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.491:1.491:1.491) (1.42:1.42:1.42))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|Add0\~24)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.34:0.34:0.34) (0.402:0.402:0.402))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|delay_cnt\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.428:1.428:1.428) (1.468:1.468:1.468))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.491:1.491:1.491) (1.42:1.42:1.42))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|Add0\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.344:0.344:0.344) (0.414:0.414:0.414))
        (IOPATH dataa combout (0.414:0.414:0.414) (0.444:0.444:0.444))
        (IOPATH dataa cout (0.486:0.486:0.486) (0.375:0.375:0.375))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|delay_cnt\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.428:1.428:1.428) (1.468:1.468:1.468))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.491:1.491:1.491) (1.42:1.42:1.42))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|Add0\~28)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.347:0.347:0.347) (0.405:0.405:0.405))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|delay_cnt\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.428:1.428:1.428) (1.468:1.468:1.468))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.491:1.491:1.491) (1.42:1.42:1.42))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|Add0\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.342:0.342:0.342) (0.402:0.402:0.402))
        (IOPATH dataa combout (0.414:0.414:0.414) (0.444:0.444:0.444))
        (IOPATH dataa cout (0.486:0.486:0.486) (0.375:0.375:0.375))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|delay_cnt\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.428:1.428:1.428) (1.468:1.468:1.468))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.491:1.491:1.491) (1.42:1.42:1.42))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|Add0\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.329:0.329:0.329) (0.393:0.393:0.393))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.425:0.425:0.425))
        (IOPATH dataa cout (0.486:0.486:0.486) (0.375:0.375:0.375))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|delay_cnt\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.428:1.428:1.428) (1.468:1.468:1.468))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.491:1.491:1.491) (1.42:1.42:1.42))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|Add0\~34)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.326:0.326:0.326) (0.384:0.384:0.384))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|delay_cnt\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.428:1.428:1.428) (1.468:1.468:1.468))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.491:1.491:1.491) (1.42:1.42:1.42))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|Add0\~36)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.326:0.326:0.326) (0.383:0.383:0.383))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|delay_cnt\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.428:1.428:1.428) (1.468:1.468:1.468))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.491:1.491:1.491) (1.42:1.42:1.42))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|Add0\~38)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.327:0.327:0.327) (0.384:0.384:0.384))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|delay_cnt\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.428:1.428:1.428) (1.468:1.468:1.468))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.491:1.491:1.491) (1.42:1.42:1.42))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|Add0\~40)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.342:0.342:0.342) (0.398:0.398:0.398))
        (IOPATH datab combout (0.438:0.438:0.438) (0.455:0.455:0.455))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|delay_cnt\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.428:1.428:1.428) (1.468:1.468:1.468))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.491:1.491:1.491) (1.42:1.42:1.42))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|LessThan0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.328:0.328:0.328) (0.392:0.392:0.392))
        (PORT datab (0.324:0.324:0.324) (0.381:0.381:0.381))
        (PORT datac (0.283:0.283:0.283) (0.349:0.349:0.349))
        (PORT datad (0.284:0.284:0.284) (0.342:0.342:0.342))
        (IOPATH dataa combout (0.404:0.404:0.404) (0.45:0.45:0.45))
        (IOPATH datab combout (0.406:0.406:0.406) (0.453:0.453:0.453))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|Equal0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.565:0.565:0.565) (0.559:0.559:0.559))
        (PORT datab (0.564:0.564:0.564) (0.549:0.549:0.549))
        (PORT datac (0.558:0.558:0.558) (0.53:0.53:0.53))
        (PORT datad (0.482:0.482:0.482) (0.411:0.411:0.411))
        (IOPATH dataa combout (0.375:0.375:0.375) (0.371:0.371:0.371))
        (IOPATH datab combout (0.384:0.384:0.384) (0.386:0.386:0.386))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|Equal1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.56:0.56:0.56) (0.551:0.551:0.551))
        (PORT datab (0.335:0.335:0.335) (0.395:0.395:0.395))
        (PORT datac (0.293:0.293:0.293) (0.363:0.363:0.363))
        (PORT datad (0.293:0.293:0.293) (0.354:0.354:0.354))
        (IOPATH dataa combout (0.374:0.374:0.374) (0.392:0.392:0.392))
        (IOPATH datab combout (0.384:0.384:0.384) (0.398:0.398:0.398))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|Equal1\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.337:0.337:0.337) (0.404:0.404:0.404))
        (PORT datab (0.267:0.267:0.267) (0.273:0.273:0.273))
        (PORT datac (0.291:0.291:0.291) (0.36:0.36:0.36))
        (IOPATH dataa combout (0.392:0.392:0.392) (0.419:0.419:0.419))
        (IOPATH datab combout (0.4:0.4:0.4) (0.391:0.391:0.391))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|Equal1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.349:0.349:0.349) (0.42:0.42:0.42))
        (PORT datab (0.348:0.348:0.348) (0.411:0.411:0.411))
        (PORT datac (0.304:0.304:0.304) (0.376:0.376:0.376))
        (PORT datad (0.305:0.305:0.305) (0.37:0.37:0.37))
        (IOPATH dataa combout (0.375:0.375:0.375) (0.371:0.371:0.371))
        (IOPATH datab combout (0.377:0.377:0.377) (0.38:0.38:0.38))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|Equal1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.353:0.353:0.353) (0.417:0.417:0.417))
        (PORT datab (0.35:0.35:0.35) (0.408:0.408:0.408))
        (PORT datac (0.309:0.309:0.309) (0.376:0.376:0.376))
        (PORT datad (0.308:0.308:0.308) (0.367:0.367:0.367))
        (IOPATH dataa combout (0.374:0.374:0.374) (0.392:0.392:0.392))
        (IOPATH datab combout (0.384:0.384:0.384) (0.398:0.398:0.398))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|Equal1\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.832:0.832:0.832) (0.728:0.728:0.728))
        (PORT datab (0.871:0.871:0.871) (0.733:0.733:0.733))
        (PORT datac (0.792:0.792:0.792) (0.693:0.693:0.693))
        (PORT datad (0.797:0.797:0.797) (0.677:0.677:0.677))
        (IOPATH dataa combout (0.404:0.404:0.404) (0.45:0.45:0.45))
        (IOPATH datab combout (0.415:0.415:0.415) (0.425:0.425:0.425))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|Add1\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.174:1.174:1.174) (1.045:1.045:1.045))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|cnt\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.318:0.318:0.318) (0.342:0.342:0.342))
        (PORT datac (0.29:0.29:0.29) (0.321:0.321:0.321))
        (PORT datad (1.186:1.186:1.186) (1.008:1.008:1.008))
        (IOPATH datab combout (0.377:0.377:0.377) (0.38:0.38:0.38))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|Selector44\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.517:0.517:0.517) (0.463:0.463:0.463))
        (PORT datab (0.35:0.35:0.35) (0.409:0.409:0.409))
        (PORT datac (0.82:0.82:0.82) (0.746:0.746:0.746))
        (PORT datad (0.834:0.834:0.834) (0.753:0.753:0.753))
        (IOPATH dataa combout (0.351:0.351:0.351) (0.371:0.371:0.371))
        (IOPATH datab combout (0.357:0.357:0.357) (0.38:0.38:0.38))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|state\.RD_REG_DONE)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.431:1.431:1.431) (1.475:1.475:1.475))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.498:1.498:1.498) (1.423:1.423:1.423))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|Selector41\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.28:0.28:0.28) (0.296:0.296:0.296))
        (PORT datab (0.367:0.367:0.367) (0.431:0.431:0.431))
        (PORT datac (0.848:0.848:0.848) (0.77:0.77:0.77))
        (IOPATH dataa combout (0.394:0.394:0.394) (0.4:0.4:0.4))
        (IOPATH datab combout (0.4:0.4:0.4) (0.391:0.391:0.391))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|state\.WR_REG_DONE)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.431:1.431:1.431) (1.475:1.475:1.475))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.498:1.498:1.498) (1.423:1.423:1.423))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|Selector37\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.342:0.342:0.342) (0.41:0.41:0.41))
        (PORT datab (0.338:0.338:0.338) (0.398:0.398:0.398))
        (PORT datad (0.817:0.817:0.817) (0.725:0.725:0.725))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.407:0.407:0.407))
        (IOPATH datab combout (0.437:0.437:0.437) (0.407:0.407:0.407))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|RW_Done)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.431:1.431:1.431) (1.475:1.475:1.475))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (2.064:2.064:2.064) (2.27:2.27:2.27))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|Selector36\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.37:0.37:0.37) (0.442:0.442:0.442))
        (PORT datab (0.358:0.358:0.358) (0.419:0.419:0.419))
        (PORT datac (0.828:0.828:0.828) (0.735:0.735:0.735))
        (PORT datad (0.857:0.857:0.857) (0.786:0.786:0.786))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.4:0.4:0.4))
        (IOPATH datab combout (0.384:0.384:0.384) (0.386:0.386:0.386))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|div_cnt\[0\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.348:0.348:0.348) (0.419:0.419:0.419))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.425:0.425:0.425))
        (IOPATH dataa cout (0.486:0.486:0.486) (0.375:0.375:0.375))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|div_cnt\[1\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.326:0.326:0.326) (0.383:0.383:0.383))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|div_cnt\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.434:1.434:1.434) (1.477:1.477:1.477))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.5:1.5:1.5) (1.426:1.426:1.426))
        (PORT sclr (0.867:0.867:0.867) (0.923:0.923:0.923))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|div_cnt\[2\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.324:0.324:0.324) (0.382:0.382:0.382))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|div_cnt\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.434:1.434:1.434) (1.477:1.477:1.477))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.5:1.5:1.5) (1.426:1.426:1.426))
        (PORT sclr (0.867:0.867:0.867) (0.923:0.923:0.923))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|div_cnt\[3\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.326:0.326:0.326) (0.383:0.383:0.383))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|div_cnt\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.434:1.434:1.434) (1.477:1.477:1.477))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.5:1.5:1.5) (1.426:1.426:1.426))
        (PORT sclr (0.867:0.867:0.867) (0.923:0.923:0.923))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|div_cnt\[4\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.544:0.544:0.544) (0.526:0.526:0.526))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.425:0.425:0.425))
        (IOPATH dataa cout (0.486:0.486:0.486) (0.375:0.375:0.375))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|div_cnt\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.434:1.434:1.434) (1.477:1.477:1.477))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.5:1.5:1.5) (1.426:1.426:1.426))
        (PORT sclr (0.867:0.867:0.867) (0.923:0.923:0.923))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|div_cnt\[5\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.327:0.327:0.327) (0.388:0.388:0.388))
        (IOPATH dataa combout (0.414:0.414:0.414) (0.444:0.444:0.444))
        (IOPATH dataa cout (0.486:0.486:0.486) (0.375:0.375:0.375))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|div_cnt\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.434:1.434:1.434) (1.477:1.477:1.477))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.5:1.5:1.5) (1.426:1.426:1.426))
        (PORT sclr (0.867:0.867:0.867) (0.923:0.923:0.923))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|div_cnt\[6\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.324:0.324:0.324) (0.381:0.381:0.381))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|div_cnt\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.434:1.434:1.434) (1.477:1.477:1.477))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.5:1.5:1.5) (1.426:1.426:1.426))
        (PORT sclr (0.867:0.867:0.867) (0.923:0.923:0.923))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|div_cnt\[7\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.326:0.326:0.326) (0.389:0.389:0.389))
        (IOPATH dataa combout (0.414:0.414:0.414) (0.444:0.444:0.444))
        (IOPATH dataa cout (0.486:0.486:0.486) (0.375:0.375:0.375))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|div_cnt\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.434:1.434:1.434) (1.477:1.477:1.477))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.5:1.5:1.5) (1.426:1.426:1.426))
        (PORT sclr (0.867:0.867:0.867) (0.923:0.923:0.923))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|div_cnt\[8\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.322:0.322:0.322) (0.379:0.379:0.379))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|div_cnt\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.434:1.434:1.434) (1.477:1.477:1.477))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.5:1.5:1.5) (1.426:1.426:1.426))
        (PORT sclr (0.867:0.867:0.867) (0.923:0.923:0.923))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.329:0.329:0.329) (0.392:0.392:0.392))
        (PORT datab (0.325:0.325:0.325) (0.382:0.382:0.382))
        (PORT datac (0.284:0.284:0.284) (0.351:0.351:0.351))
        (PORT datad (0.286:0.286:0.286) (0.343:0.343:0.343))
        (IOPATH dataa combout (0.404:0.404:0.404) (0.45:0.45:0.45))
        (IOPATH datab combout (0.406:0.406:0.406) (0.453:0.453:0.453))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|div_cnt\[9\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.341:0.341:0.341) (0.4:0.4:0.4))
        (IOPATH dataa combout (0.414:0.414:0.414) (0.444:0.444:0.444))
        (IOPATH dataa cout (0.486:0.486:0.486) (0.375:0.375:0.375))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|div_cnt\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.434:1.434:1.434) (1.477:1.477:1.477))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.5:1.5:1.5) (1.426:1.426:1.426))
        (PORT sclr (0.867:0.867:0.867) (0.923:0.923:0.923))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|div_cnt\[10\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.322:0.322:0.322) (0.379:0.379:0.379))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|div_cnt\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.435:1.435:1.435) (1.478:1.478:1.478))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.501:1.501:1.501) (1.427:1.427:1.427))
        (PORT sclr (1.413:1.413:1.413) (1.362:1.362:1.362))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|div_cnt\[11\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.323:0.323:0.323) (0.38:0.38:0.38))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|div_cnt\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.435:1.435:1.435) (1.478:1.478:1.478))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.501:1.501:1.501) (1.427:1.427:1.427))
        (PORT sclr (1.413:1.413:1.413) (1.362:1.362:1.362))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|div_cnt\[12\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.324:0.324:0.324) (0.38:0.38:0.38))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|div_cnt\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.435:1.435:1.435) (1.478:1.478:1.478))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.501:1.501:1.501) (1.427:1.427:1.427))
        (PORT sclr (1.413:1.413:1.413) (1.362:1.362:1.362))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.616:0.616:0.616) (0.57:0.57:0.57))
        (PORT datab (0.327:0.327:0.327) (0.384:0.384:0.384))
        (PORT datac (0.284:0.284:0.284) (0.35:0.35:0.35))
        (PORT datad (0.287:0.287:0.287) (0.345:0.345:0.345))
        (IOPATH dataa combout (0.404:0.404:0.404) (0.45:0.45:0.45))
        (IOPATH datab combout (0.406:0.406:0.406) (0.453:0.453:0.453))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|div_cnt\[13\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.326:0.326:0.326) (0.387:0.387:0.387))
        (IOPATH dataa combout (0.414:0.414:0.414) (0.444:0.444:0.444))
        (IOPATH dataa cout (0.486:0.486:0.486) (0.375:0.375:0.375))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|div_cnt\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.435:1.435:1.435) (1.478:1.478:1.478))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.501:1.501:1.501) (1.427:1.427:1.427))
        (PORT sclr (1.413:1.413:1.413) (1.362:1.362:1.362))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|div_cnt\[14\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.325:0.325:0.325) (0.382:0.382:0.382))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|div_cnt\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.435:1.435:1.435) (1.478:1.478:1.478))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.501:1.501:1.501) (1.427:1.427:1.427))
        (PORT sclr (1.413:1.413:1.413) (1.362:1.362:1.362))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|div_cnt\[15\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.329:0.329:0.329) (0.392:0.392:0.392))
        (IOPATH dataa combout (0.414:0.414:0.414) (0.444:0.444:0.444))
        (IOPATH dataa cout (0.486:0.486:0.486) (0.375:0.375:0.375))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|div_cnt\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.435:1.435:1.435) (1.478:1.478:1.478))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.501:1.501:1.501) (1.427:1.427:1.427))
        (PORT sclr (1.413:1.413:1.413) (1.362:1.362:1.362))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|div_cnt\[16\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.343:0.343:0.343) (0.403:0.403:0.403))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.425:0.425:0.425))
        (IOPATH dataa cout (0.486:0.486:0.486) (0.375:0.375:0.375))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|div_cnt\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.435:1.435:1.435) (1.478:1.478:1.478))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.501:1.501:1.501) (1.427:1.427:1.427))
        (PORT sclr (1.413:1.413:1.413) (1.362:1.362:1.362))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.328:0.328:0.328) (0.391:0.391:0.391))
        (PORT datab (0.546:0.546:0.546) (0.533:0.533:0.533))
        (PORT datac (0.283:0.283:0.283) (0.348:0.348:0.348))
        (PORT datad (0.285:0.285:0.285) (0.345:0.345:0.345))
        (IOPATH dataa combout (0.404:0.404:0.404) (0.45:0.45:0.45))
        (IOPATH datab combout (0.406:0.406:0.406) (0.453:0.453:0.453))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|div_cnt\[17\]\~55)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.326:0.326:0.326) (0.384:0.384:0.384))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|div_cnt\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.435:1.435:1.435) (1.478:1.478:1.478))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.501:1.501:1.501) (1.427:1.427:1.427))
        (PORT sclr (1.413:1.413:1.413) (1.362:1.362:1.362))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|div_cnt\[18\]\~57)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.326:0.326:0.326) (0.383:0.383:0.383))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|div_cnt\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.435:1.435:1.435) (1.478:1.478:1.478))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.501:1.501:1.501) (1.427:1.427:1.427))
        (PORT sclr (1.413:1.413:1.413) (1.362:1.362:1.362))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|div_cnt\[19\]\~59)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.329:0.329:0.329) (0.386:0.386:0.386))
        (IOPATH datab combout (0.437:0.437:0.437) (0.451:0.451:0.451))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|div_cnt\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.435:1.435:1.435) (1.478:1.478:1.478))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.501:1.501:1.501) (1.427:1.427:1.427))
        (PORT sclr (1.413:1.413:1.413) (1.362:1.362:1.362))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Equal0\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.324:0.324:0.324) (0.381:0.381:0.381))
        (PORT datac (0.283:0.283:0.283) (0.349:0.349:0.349))
        (PORT datad (0.284:0.284:0.284) (0.342:0.342:0.342))
        (IOPATH datab combout (0.438:0.438:0.438) (0.455:0.455:0.455))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Equal0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.874:0.874:0.874) (0.733:0.733:0.733))
        (PORT datab (0.266:0.266:0.266) (0.273:0.273:0.273))
        (PORT datac (0.225:0.225:0.225) (0.24:0.24:0.24))
        (PORT datad (0.226:0.226:0.226) (0.233:0.233:0.233))
        (IOPATH dataa combout (0.351:0.351:0.351) (0.371:0.371:0.371))
        (IOPATH datab combout (0.357:0.357:0.357) (0.38:0.38:0.38))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|Selector59\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.34:0.34:0.34) (0.408:0.408:0.408))
        (PORT datab (0.335:0.335:0.335) (0.395:0.395:0.395))
        (PORT datac (0.782:0.782:0.782) (0.705:0.705:0.705))
        (PORT datad (0.309:0.309:0.309) (0.369:0.369:0.369))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.407:0.407:0.407))
        (IOPATH datab combout (0.437:0.437:0.437) (0.407:0.407:0.407))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|Selector59\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.608:0.608:0.608) (0.62:0.62:0.62))
        (PORT datab (0.662:0.662:0.662) (0.643:0.643:0.643))
        (PORT datac (0.846:0.846:0.846) (0.781:0.781:0.781))
        (PORT datad (0.597:0.597:0.597) (0.598:0.598:0.598))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.425:0.425:0.425))
        (IOPATH datab combout (0.384:0.384:0.384) (0.386:0.386:0.386))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|Selector59\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.567:0.567:0.567) (0.552:0.552:0.552))
        (PORT datab (0.529:0.529:0.529) (0.433:0.433:0.433))
        (PORT datac (0.313:0.313:0.313) (0.385:0.385:0.385))
        (PORT datad (0.227:0.227:0.227) (0.233:0.233:0.233))
        (IOPATH dataa combout (0.392:0.392:0.392) (0.419:0.419:0.419))
        (IOPATH datab combout (0.4:0.4:0.4) (0.391:0.391:0.391))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|Selector59\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.27:0.27:0.27) (0.282:0.282:0.282))
        (PORT datac (0.546:0.546:0.546) (0.54:0.54:0.54))
        (PORT datad (0.599:0.599:0.599) (0.6:0.6:0.6))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.425:0.425:0.425))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|Go)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.432:1.432:1.432) (1.476:1.476:1.476))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.499:1.499:1.499) (1.424:1.424:1.424))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|en_div_cnt\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.365:0.365:0.365) (0.431:0.431:0.431))
        (PORT datad (0.845:0.845:0.845) (0.737:0.737:0.737))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.425:0.425:0.425))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|en_div_cnt)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.432:1.432:1.432) (1.476:1.476:1.476))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.499:1.499:1.499) (1.424:1.424:1.424))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Equal0\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.545:0.545:0.545) (0.527:0.527:0.527))
        (PORT datab (0.326:0.326:0.326) (0.384:0.384:0.384))
        (PORT datac (0.282:0.282:0.282) (0.348:0.348:0.348))
        (PORT datad (0.285:0.285:0.285) (0.343:0.343:0.343))
        (IOPATH dataa combout (0.351:0.351:0.351) (0.371:0.371:0.371))
        (IOPATH datab combout (0.357:0.357:0.357) (0.38:0.38:0.38))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|div_cnt\[4\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.895:0.895:0.895) (0.768:0.768:0.768))
        (PORT datac (0.881:0.881:0.881) (0.806:0.806:0.806))
        (PORT datad (0.249:0.249:0.249) (0.266:0.266:0.266))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|div_cnt\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.434:1.434:1.434) (1.477:1.477:1.477))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.5:1.5:1.5) (1.426:1.426:1.426))
        (PORT sclr (0.867:0.867:0.867) (0.923:0.923:0.923))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Equal0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.348:0.348:0.348) (0.419:0.419:0.419))
        (PORT datac (0.843:0.843:0.843) (0.733:0.733:0.733))
        (PORT datad (0.248:0.248:0.248) (0.264:0.264:0.264))
        (IOPATH dataa combout (0.374:0.374:0.374) (0.392:0.392:0.392))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE Camera_sdat\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (0.71:0.71:0.71) (0.806:0.806:0.806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Equal2\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.377:0.377:0.377) (0.452:0.452:0.452))
        (PORT datac (0.881:0.881:0.881) (0.771:0.771:0.771))
        (PORT datad (0.33:0.33:0.33) (0.408:0.408:0.408))
        (IOPATH datab combout (0.438:0.438:0.438) (0.455:0.455:0.455))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Selector12\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.792:0.792:0.792) (0.661:0.661:0.661))
        (PORT datac (0.843:0.843:0.843) (0.744:0.744:0.744))
        (PORT datad (0.705:0.705:0.705) (0.573:0.573:0.573))
        (IOPATH dataa combout (0.377:0.377:0.377) (0.371:0.371:0.371))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Selector12\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.783:0.783:0.783) (0.653:0.653:0.653))
        (PORT datab (0.829:0.829:0.829) (0.673:0.673:0.673))
        (PORT datac (0.314:0.314:0.314) (0.385:0.385:0.385))
        (IOPATH dataa combout (0.394:0.394:0.394) (0.4:0.4:0.4))
        (IOPATH datab combout (0.4:0.4:0.4) (0.391:0.391:0.391))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|state\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.348:0.348:0.348) (0.419:0.419:0.419))
        (PORT datab (0.895:0.895:0.895) (0.768:0.768:0.768))
        (PORT datac (0.488:0.488:0.488) (0.413:0.413:0.413))
        (PORT datad (0.249:0.249:0.249) (0.266:0.266:0.266))
        (IOPATH dataa combout (0.374:0.374:0.374) (0.392:0.392:0.392))
        (IOPATH datab combout (0.38:0.38:0.38) (0.38:0.38:0.38))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Selector12\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.98:0.98:0.98) (0.895:0.895:0.895))
        (PORT datab (0.902:0.902:0.902) (0.777:0.777:0.777))
        (PORT datac (0.534:0.534:0.534) (0.527:0.527:0.527))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.4:0.4:0.4))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|state\.GEN_ACK\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.563:0.563:0.563) (0.471:0.471:0.471))
        (PORT datab (0.29:0.29:0.29) (0.298:0.298:0.298))
        (PORT datad (0.248:0.248:0.248) (0.256:0.256:0.256))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.425:0.425:0.425))
        (IOPATH datab combout (0.354:0.354:0.354) (0.38:0.38:0.38))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|state\.GEN_ACK)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.431:1.431:1.431) (1.475:1.475:1.475))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.498:1.498:1.498) (1.423:1.423:1.423))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Selector12\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.363:0.363:0.363) (0.426:0.426:0.426))
        (PORT datad (0.574:0.574:0.574) (0.573:0.573:0.573))
        (IOPATH datab combout (0.438:0.438:0.438) (0.455:0.455:0.455))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|Cmd\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.613:0.613:0.613) (0.625:0.625:0.625))
        (PORT datab (0.656:0.656:0.656) (0.635:0.635:0.635))
        (PORT datac (0.851:0.851:0.851) (0.787:0.787:0.787))
        (PORT datad (0.599:0.599:0.599) (0.6:0.6:0.6))
        (IOPATH dataa combout (0.414:0.414:0.414) (0.444:0.444:0.444))
        (IOPATH datab combout (0.423:0.423:0.423) (0.425:0.425:0.425))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|Cmd\[3\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.272:0.272:0.272) (0.284:0.284:0.284))
        (PORT datad (0.237:0.237:0.237) (0.25:0.25:0.25))
        (IOPATH dataa combout (0.377:0.377:0.377) (0.371:0.371:0.371))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|Cmd\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.432:1.432:1.432) (1.476:1.476:1.476))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.499:1.499:1.499) (1.424:1.424:1.424))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Selector13\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.181:1.181:1.181) (0.989:0.989:0.989))
        (PORT datab (0.546:0.546:0.546) (0.525:0.525:0.525))
        (PORT datad (0.856:0.856:0.856) (0.748:0.748:0.748))
        (IOPATH dataa combout (0.374:0.374:0.374) (0.392:0.392:0.392))
        (IOPATH datab combout (0.38:0.38:0.38) (0.38:0.38:0.38))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|state\.GEN_STO)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.433:1.433:1.433) (1.477:1.477:1.477))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.5:1.5:1.5) (1.425:1.425:1.425))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Selector12\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.634:0.634:0.634) (0.611:0.611:0.611))
        (PORT datac (1.567:1.567:1.567) (1.363:1.363:1.363))
        (PORT datad (0.32:0.32:0.32) (0.385:0.385:0.385))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|state\.GEN_ACK\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.235:1.235:1.235) (1.082:1.082:1.082))
        (PORT datab (0.9:0.9:0.9) (0.775:0.775:0.775))
        (PORT datac (0.884:0.884:0.884) (0.827:0.827:0.827))
        (PORT datad (0.317:0.317:0.317) (0.381:0.381:0.381))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.425:0.425:0.425))
        (IOPATH datab combout (0.384:0.384:0.384) (0.398:0.398:0.398))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Selector10\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.928:0.928:0.928) (0.867:0.867:0.867))
        (PORT datab (0.359:0.359:0.359) (0.42:0.42:0.42))
        (PORT datac (0.509:0.509:0.509) (0.442:0.442:0.442))
        (PORT datad (0.772:0.772:0.772) (0.638:0.638:0.638))
        (IOPATH dataa combout (0.374:0.374:0.374) (0.392:0.392:0.392))
        (IOPATH datab combout (0.38:0.38:0.38) (0.38:0.38:0.38))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|state\.GEN_ACK\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.268:0.268:0.268) (0.28:0.28:0.28))
        (PORT datab (0.472:0.472:0.472) (0.406:0.406:0.406))
        (PORT datac (0.227:0.227:0.227) (0.242:0.242:0.242))
        (PORT datad (0.236:0.236:0.236) (0.247:0.247:0.247))
        (IOPATH dataa combout (0.414:0.414:0.414) (0.444:0.444:0.444))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Selector11\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.505:0.505:0.505) (0.438:0.438:0.438))
        (PORT datab (0.558:0.558:0.558) (0.468:0.468:0.468))
        (PORT datad (0.496:0.496:0.496) (0.423:0.423:0.423))
        (IOPATH dataa combout (0.428:0.428:0.428) (0.449:0.449:0.449))
        (IOPATH datab combout (0.437:0.437:0.437) (0.407:0.407:0.407))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|state\.CHECK_ACK)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.43:1.43:1.43) (1.474:1.474:1.474))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.497:1.497:1.497) (1.422:1.422:1.422))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|ack_o\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.889:0.889:0.889) (0.784:0.784:0.784))
        (PORT datab (0.784:0.784:0.784) (0.651:0.651:0.651))
        (PORT datac (0.847:0.847:0.847) (0.774:0.774:0.774))
        (PORT datad (0.52:0.52:0.52) (0.51:0.51:0.51))
        (IOPATH dataa combout (0.374:0.374:0.374) (0.392:0.392:0.392))
        (IOPATH datab combout (0.38:0.38:0.38) (0.38:0.38:0.38))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|ack_o\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.847:0.847:0.847) (0.702:0.702:0.702))
        (PORT datab (3.7:3.7:3.7) (3.768:3.768:3.768))
        (PORT datad (0.439:0.439:0.439) (0.374:0.374:0.374))
        (IOPATH dataa combout (0.35:0.35:0.35) (0.371:0.371:0.371))
        (IOPATH datab combout (0.357:0.357:0.357) (0.38:0.38:0.38))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|ack_o)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.429:1.429:1.429) (1.473:1.473:1.473))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.496:1.496:1.496) (1.421:1.421:1.421))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|Selector36\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.279:0.279:0.279) (0.294:0.294:0.294))
        (PORT datab (0.27:0.27:0.27) (0.277:0.277:0.277))
        (PORT datad (1.076:1.076:1.076) (0.954:0.954:0.954))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.4:0.4:0.4))
        (IOPATH datab combout (0.38:0.38:0.38) (0.38:0.38:0.38))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|ack)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.433:1.433:1.433) (1.477:1.477:1.477))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.5:1.5:1.5) (1.425:1.425:1.425))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|cnt\[7\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.248:1.248:1.248) (1.112:1.112:1.112))
        (PORT datab (0.322:0.322:0.322) (0.346:0.346:0.346))
        (PORT datac (0.292:0.292:0.292) (0.323:0.323:0.323))
        (PORT datad (1.417:1.417:1.417) (1.208:1.208:1.208))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH datab combout (0.406:0.406:0.406) (0.453:0.453:0.453))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|cnt\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.851:1.851:1.851) (1.844:1.844:1.844))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.493:1.493:1.493) (1.42:1.42:1.42))
        (PORT ena (1.017:1.017:1.017) (0.99:0.99:0.99))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|Add1\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.244:1.244:1.244) (1.106:1.106:1.106))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|cnt\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.195:1.195:1.195) (0.979:0.979:0.979))
        (PORT datab (0.333:0.333:0.333) (0.356:0.356:0.356))
        (PORT datac (0.273:0.273:0.273) (0.307:0.307:0.307))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.371:0.371:0.371))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|cnt\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.851:1.851:1.851) (1.844:1.844:1.844))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.493:1.493:1.493) (1.42:1.42:1.42))
        (PORT ena (1.017:1.017:1.017) (0.99:0.99:0.99))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|Add1\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.341:0.341:0.341) (0.397:0.397:0.397))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|cnt\[6\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT datac (1.404:1.404:1.404) (1.181:1.181:1.181))
        (PORT datad (1.473:1.473:1.473) (1.308:1.308:1.308))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|cnt\[2\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.231:1.231:1.231) (1.051:1.051:1.051))
        (PORT datab (0.271:0.271:0.271) (0.278:0.278:0.278))
        (PORT datad (0.268:0.268:0.268) (0.293:0.293:0.293))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.4:0.4:0.4))
        (IOPATH datab combout (0.357:0.357:0.357) (0.38:0.38:0.38))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|cnt\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.429:1.429:1.429) (1.472:1.472:1.472))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.495:1.495:1.495) (1.421:1.421:1.421))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|Add1\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.343:0.343:0.343) (0.404:0.404:0.404))
        (IOPATH dataa combout (0.414:0.414:0.414) (0.444:0.444:0.444))
        (IOPATH dataa cout (0.486:0.486:0.486) (0.375:0.375:0.375))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|Add1\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.353:0.353:0.353) (0.417:0.417:0.417))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.425:0.425:0.425))
        (IOPATH dataa cout (0.486:0.486:0.486) (0.375:0.375:0.375))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|cnt\[4\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.231:1.231:1.231) (1.051:1.051:1.051))
        (PORT datab (0.271:0.271:0.271) (0.278:0.278:0.278))
        (PORT datad (0.268:0.268:0.268) (0.293:0.293:0.293))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.4:0.4:0.4))
        (IOPATH datab combout (0.357:0.357:0.357) (0.38:0.38:0.38))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|cnt\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.429:1.429:1.429) (1.472:1.472:1.472))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.495:1.495:1.495) (1.421:1.421:1.421))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|Add1\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.347:0.347:0.347) (0.405:0.405:0.405))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|cnt\[5\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.231:1.231:1.231) (1.051:1.051:1.051))
        (PORT datab (0.309:0.309:0.309) (0.33:0.33:0.33))
        (PORT datad (0.227:0.227:0.227) (0.235:0.235:0.235))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.371:0.371:0.371))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|cnt\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.429:1.429:1.429) (1.472:1.472:1.472))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.495:1.495:1.495) (1.421:1.421:1.421))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|Add1\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.351:0.351:0.351) (0.413:0.413:0.413))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.425:0.425:0.425))
        (IOPATH dataa cout (0.486:0.486:0.486) (0.375:0.375:0.375))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|cnt\[6\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.231:1.231:1.231) (1.051:1.051:1.051))
        (PORT datab (0.309:0.309:0.309) (0.33:0.33:0.33))
        (PORT datad (0.228:0.228:0.228) (0.235:0.235:0.235))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.371:0.371:0.371))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|cnt\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.429:1.429:1.429) (1.472:1.472:1.472))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.495:1.495:1.495) (1.421:1.421:1.421))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|Add1\~14)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.308:0.308:0.308) (0.367:0.367:0.367))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|cnt\[7\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.231:1.231:1.231) (1.051:1.051:1.051))
        (PORT datab (0.269:0.269:0.269) (0.276:0.276:0.276))
        (PORT datad (0.268:0.268:0.268) (0.293:0.293:0.293))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.4:0.4:0.4))
        (IOPATH datab combout (0.357:0.357:0.357) (0.38:0.38:0.38))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|cnt\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.429:1.429:1.429) (1.472:1.472:1.472))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.495:1.495:1.495) (1.421:1.421:1.421))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|Init_Done\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.348:0.348:0.348) (0.412:0.412:0.412))
        (PORT datab (0.346:0.346:0.346) (0.403:0.403:0.403))
        (PORT datac (0.305:0.305:0.305) (0.372:0.372:0.372))
        (PORT datad (0.306:0.306:0.306) (0.365:0.365:0.365))
        (IOPATH dataa combout (0.351:0.351:0.351) (0.371:0.371:0.371))
        (IOPATH datab combout (0.357:0.357:0.357) (0.38:0.38:0.38))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|cnt\[7\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.161:1.161:1.161) (0.98:0.98:0.98))
        (PORT datab (1.282:1.282:1.282) (1.116:1.116:1.116))
        (PORT datac (0.272:0.272:0.272) (0.306:0.306:0.306))
        (PORT datad (1.282:1.282:1.282) (1.155:1.155:1.155))
        (IOPATH dataa combout (0.374:0.374:0.374) (0.392:0.392:0.392))
        (IOPATH datab combout (0.384:0.384:0.384) (0.398:0.398:0.398))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|cnt\[3\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.231:1.231:1.231) (1.051:1.051:1.051))
        (PORT datab (0.309:0.309:0.309) (0.331:0.331:0.331))
        (PORT datad (0.229:0.229:0.229) (0.237:0.237:0.237))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.371:0.371:0.371))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|cnt\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.429:1.429:1.429) (1.472:1.472:1.472))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.495:1.495:1.495) (1.421:1.421:1.421))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|Init_Done\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.281:1.281:1.281) (1.115:1.115:1.115))
        (PORT datac (1.116:1.116:1.116) (0.94:0.94:0.94))
        (PORT datad (1.282:1.282:1.282) (1.154:1.154:1.154))
        (IOPATH datab combout (0.38:0.38:0.38) (0.38:0.38:0.38))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|state\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.317:0.317:0.317) (0.341:0.341:0.341))
        (PORT datad (0.476:0.476:0.476) (0.409:0.409:0.409))
        (IOPATH datab combout (0.438:0.438:0.438) (0.455:0.455:0.455))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|state\.00)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.428:1.428:1.428) (1.47:1.47:1.47))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.493:1.493:1.493) (1.42:1.42:1.42))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|state\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.248:1.248:1.248) (1.111:1.111:1.111))
        (PORT datab (0.336:0.336:0.336) (0.358:0.358:0.358))
        (PORT datad (0.285:0.285:0.285) (0.343:0.343:0.343))
        (IOPATH dataa combout (0.392:0.392:0.392) (0.419:0.419:0.419))
        (IOPATH datab combout (0.393:0.393:0.393) (0.431:0.431:0.431))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|state\.10)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.428:1.428:1.428) (1.47:1.47:1.47))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.493:1.493:1.493) (1.42:1.42:1.42))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|state\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.249:1.249:1.249) (1.113:1.113:1.113))
        (PORT datac (0.276:0.276:0.276) (0.339:0.339:0.339))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.4:0.4:0.4))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|state\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.335:0.335:0.335) (0.4:0.4:0.4))
        (PORT datab (0.336:0.336:0.336) (0.359:0.359:0.359))
        (PORT datac (0.278:0.278:0.278) (0.313:0.313:0.313))
        (PORT datad (0.228:0.228:0.228) (0.235:0.235:0.235))
        (IOPATH dataa combout (0.404:0.404:0.404) (0.45:0.45:0.45))
        (IOPATH datab combout (0.406:0.406:0.406) (0.453:0.453:0.453))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|state\.01)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.428:1.428:1.428) (1.47:1.47:1.47))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.493:1.493:1.493) (1.42:1.42:1.42))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|wrreg_req\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.336:0.336:0.336) (0.4:0.4:0.4))
        (PORT datab (0.336:0.336:0.336) (0.359:0.359:0.359))
        (PORT datad (0.284:0.284:0.284) (0.342:0.342:0.342))
        (IOPATH dataa combout (0.392:0.392:0.392) (0.419:0.419:0.419))
        (IOPATH datab combout (0.4:0.4:0.4) (0.391:0.391:0.391))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|wrreg_req)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.428:1.428:1.428) (1.47:1.47:1.47))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.493:1.493:1.493) (1.42:1.42:1.42))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|Selector39\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.282:0.282:0.282) (0.298:0.298:0.298))
        (PORT datab (0.268:0.268:0.268) (0.274:0.274:0.274))
        (PORT datac (0.315:0.315:0.315) (0.386:0.386:0.386))
        (PORT datad (1.148:1.148:1.148) (1.018:1.018:1.018))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.407:0.407:0.407))
        (IOPATH datab combout (0.438:0.438:0.438) (0.455:0.455:0.455))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|state\.WR_REG)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.431:1.431:1.431) (1.475:1.475:1.475))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.498:1.498:1.498) (1.423:1.423:1.423))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|Selector40\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.35:0.35:0.35) (0.413:0.413:0.413))
        (PORT datad (0.834:0.834:0.834) (0.753:0.753:0.753))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.425:0.425:0.425))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|state\.WAIT_WR_DONE)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.431:1.431:1.431) (1.475:1.475:1.475))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.498:1.498:1.498) (1.423:1.423:1.423))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|Selector36\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.928:0.928:0.928) (0.839:0.839:0.839))
        (PORT datac (0.831:0.831:0.831) (0.738:0.738:0.738))
        (PORT datad (0.899:0.899:0.899) (0.815:0.815:0.815))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.425:0.425:0.425))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|Selector33\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.906:0.906:0.906) (0.825:0.825:0.825))
        (PORT datab (0.936:0.936:0.936) (0.801:0.801:0.801))
        (PORT datac (0.609:0.609:0.609) (0.608:0.608:0.608))
        (PORT datad (0.818:0.818:0.818) (0.736:0.736:0.736))
        (IOPATH dataa combout (0.351:0.351:0.351) (0.371:0.371:0.371))
        (IOPATH datab combout (0.357:0.357:0.357) (0.38:0.38:0.38))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|Selector33\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.28:0.28:0.28) (0.295:0.295:0.295))
        (PORT datab (0.529:0.529:0.529) (0.433:0.433:0.433))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.371:0.371:0.371))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|cnt\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.433:1.433:1.433) (1.477:1.477:1.477))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (2.251:2.251:2.251) (2.504:2.504:2.504))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|Selector38\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.862:0.862:0.862) (0.783:0.783:0.783))
        (PORT datab (0.349:0.349:0.349) (0.407:0.407:0.407))
        (PORT datac (0.472:0.472:0.472) (0.423:0.423:0.423))
        (PORT datad (0.525:0.525:0.525) (0.514:0.514:0.514))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH datab combout (0.415:0.415:0.415) (0.425:0.425:0.425))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|Selector38\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.34:0.34:0.34) (0.408:0.408:0.408))
        (PORT datab (0.336:0.336:0.336) (0.396:0.396:0.396))
        (PORT datac (0.315:0.315:0.315) (0.385:0.385:0.385))
        (PORT datad (1.144:1.144:1.144) (1.015:1.015:1.015))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.371:0.371:0.371))
        (IOPATH datab combout (0.423:0.423:0.423) (0.38:0.38:0.38))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|Selector38\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.271:0.271:0.271) (0.283:0.283:0.283))
        (PORT datab (0.269:0.269:0.269) (0.276:0.276:0.276))
        (PORT datad (0.834:0.834:0.834) (0.753:0.753:0.753))
        (IOPATH dataa combout (0.35:0.35:0.35) (0.377:0.377:0.377))
        (IOPATH datab combout (0.438:0.438:0.438) (0.455:0.455:0.455))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|state\.IDLE)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.431:1.431:1.431) (1.475:1.475:1.475))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.498:1.498:1.498) (1.423:1.423:1.423))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|Selector34\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.37:0.37:0.37) (0.443:0.443:0.443))
        (PORT datab (0.358:0.358:0.358) (0.419:0.419:0.419))
        (PORT datac (0.78:0.78:0.78) (0.708:0.708:0.708))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.371:0.371:0.371))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|Selector34\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.924:0.924:0.924) (0.835:0.835:0.835))
        (PORT datab (0.341:0.341:0.341) (0.396:0.396:0.396))
        (PORT datac (0.828:0.828:0.828) (0.735:0.735:0.735))
        (PORT datad (0.227:0.227:0.227) (0.235:0.235:0.235))
        (IOPATH dataa combout (0.375:0.375:0.375) (0.38:0.38:0.38))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|Selector34\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.967:0.967:0.967) (0.865:0.865:0.865))
        (PORT datab (0.87:0.87:0.87) (0.767:0.767:0.767))
        (PORT datac (0.227:0.227:0.227) (0.242:0.242:0.242))
        (PORT datad (0.853:0.853:0.853) (0.782:0.782:0.782))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.371:0.371:0.371))
        (IOPATH datab combout (0.423:0.423:0.423) (0.38:0.38:0.38))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|cnt\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.433:1.433:1.433) (1.477:1.477:1.477))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (2.251:2.251:2.251) (2.504:2.504:2.504))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|Selector44\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.659:0.659:0.659) (0.639:0.639:0.639))
        (PORT datac (0.848:0.848:0.848) (0.783:0.783:0.783))
        (IOPATH datab combout (0.438:0.438:0.438) (0.455:0.455:0.455))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|Cmd\[2\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.614:0.614:0.614) (0.626:0.626:0.626))
        (PORT datab (0.292:0.292:0.292) (0.3:0.3:0.3))
        (PORT datac (0.539:0.539:0.539) (0.533:0.533:0.533))
        (PORT datad (0.6:0.6:0.6) (0.601:0.601:0.601))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.425:0.425:0.425))
        (IOPATH datab combout (0.357:0.357:0.357) (0.38:0.38:0.38))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|Cmd\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.432:1.432:1.432) (1.476:1.476:1.476))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.499:1.499:1.499) (1.424:1.424:1.424))
        (PORT ena (1.025:1.025:1.025) (1.001:1.001:1.001))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|Selector49\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.612:0.612:0.612) (0.624:0.624:0.624))
        (PORT datac (0.539:0.539:0.539) (0.534:0.534:0.534))
        (PORT datad (0.598:0.598:0.598) (0.599:0.599:0.599))
        (IOPATH dataa combout (0.414:0.414:0.414) (0.444:0.444:0.444))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|Selector49\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.278:0.278:0.278) (0.292:0.292:0.292))
        (PORT datab (0.657:0.657:0.657) (0.637:0.637:0.637))
        (PORT datac (0.85:0.85:0.85) (0.786:0.786:0.786))
        (IOPATH dataa combout (0.394:0.394:0.394) (0.4:0.4:0.4))
        (IOPATH datab combout (0.437:0.437:0.437) (0.431:0.431:0.431))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|Selector49\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.615:0.615:0.615) (0.627:0.627:0.627))
        (PORT datab (0.268:0.268:0.268) (0.275:0.275:0.275))
        (PORT datad (0.237:0.237:0.237) (0.249:0.249:0.249))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.444:0.444:0.444))
        (IOPATH datab combout (0.438:0.438:0.438) (0.455:0.455:0.455))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|Cmd\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.432:1.432:1.432) (1.476:1.476:1.476))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.499:1.499:1.499) (1.424:1.424:1.424))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Selector7\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.6:0.6:0.6) (0.555:0.555:0.555))
        (PORT datab (0.342:0.342:0.342) (0.397:0.397:0.397))
        (PORT datac (0.32:0.32:0.32) (0.392:0.392:0.392))
        (PORT datad (0.49:0.49:0.49) (0.481:0.481:0.481))
        (IOPATH dataa combout (0.392:0.392:0.392) (0.419:0.419:0.419))
        (IOPATH datab combout (0.393:0.393:0.393) (0.431:0.431:0.431))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Selector7\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.898:0.898:0.898) (0.791:0.791:0.791))
        (PORT datad (0.299:0.299:0.299) (0.354:0.354:0.354))
        (IOPATH dataa combout (0.377:0.377:0.377) (0.371:0.371:0.371))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Selector7\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.895:0.895:0.895) (0.787:0.787:0.787))
        (PORT datab (0.547:0.547:0.547) (0.526:0.526:0.526))
        (PORT datac (1.123:1.123:1.123) (0.948:0.948:0.948))
        (PORT datad (0.3:0.3:0.3) (0.355:0.355:0.355))
        (IOPATH dataa combout (0.428:0.428:0.428) (0.449:0.449:0.449))
        (IOPATH datab combout (0.438:0.438:0.438) (0.455:0.455:0.455))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Selector7\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.536:0.536:0.536) (0.437:0.437:0.437))
        (PORT datab (0.275:0.275:0.275) (0.285:0.285:0.285))
        (PORT datad (0.226:0.226:0.226) (0.233:0.233:0.233))
        (IOPATH dataa combout (0.404:0.404:0.404) (0.45:0.45:0.45))
        (IOPATH datab combout (0.423:0.423:0.423) (0.453:0.453:0.453))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|state\.IDLE)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.433:1.433:1.433) (1.477:1.477:1.477))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.5:1.5:1.5) (1.425:1.425:1.425))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Selector8\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.579:0.579:0.579) (0.567:0.567:0.567))
        (PORT datab (0.901:0.901:0.901) (0.776:0.776:0.776))
        (PORT datac (0.883:0.883:0.883) (0.826:0.826:0.826))
        (PORT datad (0.91:0.91:0.91) (0.841:0.841:0.841))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.425:0.425:0.425))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Selector8\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.241:1.241:1.241) (1.088:1.088:1.088))
        (PORT datab (0.268:0.268:0.268) (0.275:0.275:0.275))
        (PORT datac (0.841:0.841:0.841) (0.794:0.794:0.794))
        (PORT datad (0.853:0.853:0.853) (0.791:0.791:0.791))
        (IOPATH dataa combout (0.35:0.35:0.35) (0.371:0.371:0.371))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|state\.GEN_STA)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.431:1.431:1.431) (1.475:1.475:1.475))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.498:1.498:1.498) (1.423:1.423:1.423))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Selector5\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.871:0.871:0.871) (0.796:0.796:0.796))
        (PORT datab (0.842:0.842:0.842) (0.753:0.753:0.753))
        (PORT datac (1.234:1.234:1.234) (1.081:1.081:1.081))
        (PORT datad (0.83:0.83:0.83) (0.738:0.738:0.738))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.407:0.407:0.407))
        (IOPATH datab combout (0.437:0.437:0.437) (0.407:0.407:0.407))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Selector5\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.181:1.181:1.181) (0.989:0.989:0.989))
        (PORT datab (0.546:0.546:0.546) (0.525:0.525:0.525))
        (PORT datac (0.327:0.327:0.327) (0.403:0.403:0.403))
        (PORT datad (0.854:0.854:0.854) (0.745:0.745:0.745))
        (IOPATH dataa combout (0.414:0.414:0.414) (0.444:0.444:0.444))
        (IOPATH datab combout (0.354:0.354:0.354) (0.38:0.38:0.38))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Selector5\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.131:1.131:1.131) (0.933:0.933:0.933))
        (PORT datab (0.268:0.268:0.268) (0.276:0.276:0.276))
        (PORT datad (0.233:0.233:0.233) (0.244:0.244:0.244))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.371:0.371:0.371))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Trans_Done)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.433:1.433:1.433) (1.477:1.477:1.477))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.5:1.5:1.5) (1.425:1.425:1.425))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|Selector42\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.371:0.371:0.371) (0.444:0.444:0.444))
        (PORT datab (0.359:0.359:0.359) (0.421:0.421:0.421))
        (PORT datad (0.858:0.858:0.858) (0.788:0.788:0.788))
        (IOPATH dataa combout (0.377:0.377:0.377) (0.371:0.371:0.371))
        (IOPATH datab combout (0.384:0.384:0.384) (0.398:0.398:0.398))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|state\.RD_REG)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.433:1.433:1.433) (1.477:1.477:1.477))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.5:1.5:1.5) (1.425:1.425:1.425))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|Selector50\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.569:0.569:0.569) (0.586:0.586:0.586))
        (PORT datad (0.6:0.6:0.6) (0.601:0.601:0.601))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|Cmd\[2\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.229:0.229:0.229) (0.236:0.236:0.236))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|Cmd\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.432:1.432:1.432) (1.476:1.476:1.476))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.499:1.499:1.499) (1.424:1.424:1.424))
        (PORT ena (1.025:1.025:1.025) (1.001:1.001:1.001))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Selector9\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.884:0.884:0.884) (0.832:0.832:0.832))
        (PORT datac (1.177:1.177:1.177) (1.041:1.041:1.041))
        (PORT datad (0.849:0.849:0.849) (0.787:0.787:0.787))
        (IOPATH dataa combout (0.373:0.373:0.373) (0.38:0.38:0.38))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Selector10\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.978:0.978:0.978) (0.892:0.892:0.892))
        (PORT datab (0.291:0.291:0.291) (0.299:0.299:0.299))
        (PORT datac (0.883:0.883:0.883) (0.825:0.825:0.825))
        (PORT datad (0.234:0.234:0.234) (0.245:0.245:0.245))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH datab combout (0.415:0.415:0.415) (0.425:0.425:0.425))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Selector10\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.788:0.788:0.788) (0.658:0.658:0.658))
        (PORT datab (0.268:0.268:0.268) (0.275:0.275:0.275))
        (PORT datad (0.773:0.773:0.773) (0.639:0.639:0.639))
        (IOPATH dataa combout (0.35:0.35:0.35) (0.371:0.371:0.371))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|state\.RD_DATA)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.431:1.431:1.431) (1.475:1.475:1.475))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.498:1.498:1.498) (1.423:1.423:1.423))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|cnt\[3\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.312:0.312:0.312) (0.383:0.383:0.383))
        (PORT datad (0.302:0.302:0.302) (0.358:0.358:0.358))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|cnt\[3\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.608:0.608:0.608) (0.617:0.617:0.617))
        (PORT datab (0.634:0.634:0.634) (0.611:0.611:0.611))
        (PORT datac (1.567:1.567:1.567) (1.363:1.363:1.363))
        (PORT datad (0.32:0.32:0.32) (0.385:0.385:0.385))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.407:0.407:0.407))
        (IOPATH datab combout (0.437:0.437:0.437) (0.407:0.407:0.407))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|cnt\[3\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.566:0.566:0.566) (0.483:0.483:0.483))
        (PORT datab (0.271:0.271:0.271) (0.278:0.278:0.278))
        (PORT datac (0.742:0.742:0.742) (0.618:0.618:0.618))
        (PORT datad (0.72:0.72:0.72) (0.585:0.585:0.585))
        (IOPATH dataa combout (0.375:0.375:0.375) (0.371:0.371:0.371))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|cnt\[3\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.349:0.349:0.349) (0.421:0.421:0.421))
        (PORT datab (0.291:0.291:0.291) (0.305:0.305:0.305))
        (PORT datac (0.845:0.845:0.845) (0.736:0.736:0.736))
        (PORT datad (0.899:0.899:0.899) (0.831:0.831:0.831))
        (IOPATH dataa combout (0.374:0.374:0.374) (0.392:0.392:0.392))
        (IOPATH datab combout (0.38:0.38:0.38) (0.38:0.38:0.38))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|cnt\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.432:1.432:1.432) (1.476:1.476:1.476))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.499:1.499:1.499) (1.424:1.424:1.424))
        (PORT sclr (1.06:1.06:1.06) (1.038:1.038:1.038))
        (PORT ena (1.535:1.535:1.535) (1.382:1.382:1.382))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|cnt\[1\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.357:0.357:0.357) (0.418:0.418:0.418))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|cnt\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.432:1.432:1.432) (1.476:1.476:1.476))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.499:1.499:1.499) (1.424:1.424:1.424))
        (PORT sclr (1.06:1.06:1.06) (1.038:1.038:1.038))
        (PORT ena (1.535:1.535:1.535) (1.382:1.382:1.382))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|cnt\[2\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.378:0.378:0.378) (0.453:0.453:0.453))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|cnt\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.432:1.432:1.432) (1.476:1.476:1.476))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.499:1.499:1.499) (1.424:1.424:1.424))
        (PORT sclr (1.06:1.06:1.06) (1.038:1.038:1.038))
        (PORT ena (1.535:1.535:1.535) (1.382:1.382:1.382))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|cnt\[3\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.373:0.373:0.373) (0.447:0.447:0.447))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|cnt\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.432:1.432:1.432) (1.476:1.476:1.476))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.499:1.499:1.499) (1.424:1.424:1.424))
        (PORT sclr (1.06:1.06:1.06) (1.038:1.038:1.038))
        (PORT ena (1.535:1.535:1.535) (1.382:1.382:1.382))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|cnt\[4\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.342:0.342:0.342) (0.398:0.398:0.398))
        (IOPATH datab combout (0.438:0.438:0.438) (0.455:0.455:0.455))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|cnt\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.432:1.432:1.432) (1.476:1.476:1.476))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.499:1.499:1.499) (1.424:1.424:1.424))
        (PORT sclr (1.06:1.06:1.06) (1.038:1.038:1.038))
        (PORT ena (1.535:1.535:1.535) (1.382:1.382:1.382))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Equal1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.939:0.939:0.939) (0.814:0.814:0.814))
        (PORT datab (0.377:0.377:0.377) (0.451:0.451:0.451))
        (PORT datac (0.236:0.236:0.236) (0.255:0.255:0.255))
        (PORT datad (0.329:0.329:0.329) (0.407:0.407:0.407))
        (IOPATH dataa combout (0.351:0.351:0.351) (0.371:0.371:0.371))
        (IOPATH datab combout (0.357:0.357:0.357) (0.38:0.38:0.38))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Selector9\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.928:0.928:0.928) (0.867:0.867:0.867))
        (PORT datab (0.358:0.358:0.358) (0.419:0.419:0.419))
        (PORT datac (0.85:0.85:0.85) (0.743:0.743:0.743))
        (PORT datad (0.455:0.455:0.455) (0.395:0.395:0.395))
        (IOPATH dataa combout (0.394:0.394:0.394) (0.4:0.4:0.4))
        (IOPATH datab combout (0.4:0.4:0.4) (0.391:0.391:0.391))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Selector9\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.782:0.782:0.782) (0.651:0.651:0.651))
        (PORT datab (0.827:0.827:0.827) (0.671:0.671:0.671))
        (PORT datad (0.228:0.228:0.228) (0.235:0.235:0.235))
        (IOPATH dataa combout (0.414:0.414:0.414) (0.444:0.444:0.444))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|state\.WR_DATA)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.431:1.431:1.431) (1.475:1.475:1.475))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.498:1.498:1.498) (1.423:1.423:1.423))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|i2c_sdat_o\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.84:0.84:0.84) (0.694:0.694:0.694))
        (PORT datac (0.844:0.844:0.844) (0.771:0.771:0.771))
        (PORT datad (0.837:0.837:0.837) (0.76:0.76:0.76))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.425:0.425:0.425))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Selector19\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.609:0.609:0.609) (0.618:0.618:0.618))
        (PORT datab (0.636:0.636:0.636) (0.612:0.612:0.612))
        (PORT datac (0.749:0.749:0.749) (0.625:0.625:0.625))
        (PORT datad (1.256:1.256:1.256) (1.101:1.101:1.101))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.407:0.407:0.407))
        (IOPATH datab combout (0.437:0.437:0.437) (0.407:0.407:0.407))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Selector19\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.271:0.271:0.271) (0.283:0.283:0.283))
        (PORT datab (0.888:0.888:0.888) (0.779:0.779:0.779))
        (PORT datac (1.131:1.131:1.131) (1.007:1.007:1.007))
        (PORT datad (0.319:0.319:0.319) (0.384:0.384:0.384))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.371:0.371:0.371))
        (IOPATH datab combout (0.423:0.423:0.423) (0.38:0.38:0.38))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Selector19\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.899:0.899:0.899) (0.79:0.79:0.79))
        (PORT datab (0.556:0.556:0.556) (0.466:0.466:0.466))
        (PORT datac (0.315:0.315:0.315) (0.385:0.385:0.385))
        (PORT datad (0.434:0.434:0.434) (0.368:0.368:0.368))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.407:0.407:0.407))
        (IOPATH datab combout (0.438:0.438:0.438) (0.455:0.455:0.455))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|Tx_DATA\[4\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.435:1.435:1.435) (1.24:1.24:1.24))
        (PORT datac (0.907:0.907:0.907) (0.832:0.832:0.832))
        (PORT datad (1.258:1.258:1.258) (1.106:1.106:1.106))
        (IOPATH datab combout (0.38:0.38:0.38) (0.38:0.38:0.38))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE camera_init\|camera_init_table\|rom_rtl_0\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.623:1.623:1.623) (1.451:1.451:1.451))
        (PORT d[1] (1.563:1.563:1.563) (1.411:1.411:1.411))
        (PORT d[2] (1.226:1.226:1.226) (1.103:1.103:1.103))
        (PORT d[3] (1.258:1.258:1.258) (1.127:1.127:1.127))
        (PORT d[4] (1.249:1.249:1.249) (1.106:1.106:1.106))
        (PORT d[5] (1.22:1.22:1.22) (1.081:1.081:1.081))
        (PORT d[6] (1.197:1.197:1.197) (1.079:1.079:1.079))
        (PORT d[7] (1.182:1.182:1.182) (1.065:1.065:1.065))
        (PORT clk (1.798:1.798:1.798) (1.863:1.863:1.863))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE camera_init\|camera_init_table\|rom_rtl_0\|auto_generated\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.798:1.798:1.798) (1.863:1.863:1.863))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE camera_init\|camera_init_table\|rom_rtl_0\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.799:1.799:1.799) (1.864:1.864:1.864))
        (IOPATH (posedge clk) pulse (0:0:0) (2.918:2.918:2.918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE camera_init\|camera_init_table\|rom_rtl_0\|auto_generated\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.825:0.825:0.825) (0.85:0.85:0.85))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE camera_init\|camera_init_table\|rom_rtl_0\|auto_generated\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.826:0.826:0.826) (0.851:0.851:0.851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE camera_init\|camera_init_table\|rom_rtl_0\|auto_generated\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.826:0.826:0.826) (0.851:0.851:0.851))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE camera_init\|camera_init_table\|rom_rtl_0\|auto_generated\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.826:0.826:0.826) (0.851:0.851:0.851))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|Selector55\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.569:0.569:0.569) (0.473:0.473:0.473))
        (PORT datab (1.361:1.361:1.361) (1.222:1.222:1.222))
        (PORT datac (1.181:1.181:1.181) (1.067:1.067:1.067))
        (PORT datad (0.728:0.728:0.728) (0.58:0.58:0.58))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH datab combout (0.406:0.406:0.406) (0.453:0.453:0.453))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|Tx_DATA\[4\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.269:1.269:1.269) (1.132:1.132:1.132))
        (PORT datac (1.174:1.174:1.174) (1.06:1.06:1.06))
        (PORT datad (1.302:1.302:1.302) (1.186:1.186:1.186))
        (IOPATH dataa combout (0.377:0.377:0.377) (0.371:0.371:0.371))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|Selector55\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.614:0.614:0.614) (0.542:0.542:0.542))
        (PORT datab (0.27:0.27:0.27) (0.278:0.278:0.278))
        (PORT datac (0.297:0.297:0.297) (0.332:0.332:0.332))
        (PORT datad (0.815:0.815:0.815) (0.688:0.688:0.688))
        (IOPATH dataa combout (0.428:0.428:0.428) (0.449:0.449:0.449))
        (IOPATH datab combout (0.437:0.437:0.437) (0.407:0.407:0.407))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|Tx_DATA\[4\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.609:0.609:0.609) (0.621:0.621:0.621))
        (PORT datac (0.543:0.543:0.543) (0.537:0.537:0.537))
        (PORT datad (0.597:0.597:0.597) (0.598:0.598:0.598))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.425:0.425:0.425))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|Tx_DATA\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.432:1.432:1.432) (1.476:1.476:1.476))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.499:1.499:1.499) (1.424:1.424:1.424))
        (PORT ena (1.944:1.944:1.944) (1.724:1.724:1.724))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|Selector57\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.856:1.856:1.856) (1.581:1.581:1.581))
        (PORT datab (0.499:0.499:0.499) (0.432:0.432:0.432))
        (PORT datac (0.508:0.508:0.508) (0.429:0.429:0.429))
        (PORT datad (1.298:1.298:1.298) (1.181:1.181:1.181))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH datab combout (0.415:0.415:0.415) (0.425:0.425:0.425))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|Selector57\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.27:0.27:0.27) (0.281:0.281:0.281))
        (PORT datab (0.345:0.345:0.345) (0.37:0.37:0.37))
        (PORT datac (0.548:0.548:0.548) (0.492:0.492:0.492))
        (PORT datad (0.823:0.823:0.823) (0.697:0.697:0.697))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.407:0.407:0.407))
        (IOPATH datab combout (0.438:0.438:0.438) (0.455:0.455:0.455))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|Tx_DATA\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.432:1.432:1.432) (1.476:1.476:1.476))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.499:1.499:1.499) (1.424:1.424:1.424))
        (PORT ena (1.944:1.944:1.944) (1.724:1.724:1.724))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Mux0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.538:0.538:0.538) (0.528:0.528:0.528))
        (PORT datab (0.377:0.377:0.377) (0.452:0.452:0.452))
        (PORT datac (0.488:0.488:0.488) (0.483:0.483:0.483))
        (PORT datad (0.33:0.33:0.33) (0.408:0.408:0.408))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.407:0.407:0.407))
        (IOPATH datab combout (0.438:0.438:0.438) (0.455:0.455:0.455))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|Selector56\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.505:0.505:0.505) (0.444:0.444:0.444))
        (PORT datab (1.224:1.224:1.224) (1.1:1.1:1.1))
        (PORT datac (0.458:0.458:0.458) (0.401:0.401:0.401))
        (PORT datad (1.3:1.3:1.3) (1.183:1.183:1.183))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH datab combout (0.415:0.415:0.415) (0.425:0.425:0.425))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|Selector56\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.295:0.295:0.295) (0.308:0.308:0.308))
        (PORT datab (0.539:0.539:0.539) (0.446:0.446:0.446))
        (PORT datac (0.51:0.51:0.51) (0.439:0.439:0.439))
        (PORT datad (0.828:0.828:0.828) (0.705:0.705:0.705))
        (IOPATH dataa combout (0.428:0.428:0.428) (0.449:0.449:0.449))
        (IOPATH datab combout (0.437:0.437:0.437) (0.407:0.407:0.407))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|Tx_DATA\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.432:1.432:1.432) (1.476:1.476:1.476))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.499:1.499:1.499) (1.424:1.424:1.424))
        (PORT ena (1.575:1.575:1.575) (1.417:1.417:1.417))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|Selector58\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.837:0.837:0.837) (0.714:0.714:0.714))
        (PORT datab (1.227:1.227:1.227) (1.103:1.103:1.103))
        (PORT datac (0.78:0.78:0.78) (0.623:0.623:0.623))
        (PORT datad (1.299:1.299:1.299) (1.182:1.182:1.182))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH datab combout (0.415:0.415:0.415) (0.425:0.425:0.425))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|Selector58\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.615:0.615:0.615) (0.543:0.543:0.543))
        (PORT datab (0.342:0.342:0.342) (0.367:0.367:0.367))
        (PORT datac (0.229:0.229:0.229) (0.245:0.245:0.245))
        (PORT datad (0.858:0.858:0.858) (0.723:0.723:0.723))
        (IOPATH dataa combout (0.392:0.392:0.392) (0.419:0.419:0.419))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|Tx_DATA\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.432:1.432:1.432) (1.476:1.476:1.476))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.499:1.499:1.499) (1.424:1.424:1.424))
        (PORT ena (1.944:1.944:1.944) (1.724:1.724:1.724))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Mux0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.27:0.27:0.27) (0.282:0.282:0.282))
        (PORT datab (0.316:0.316:0.316) (0.37:0.37:0.37))
        (PORT datac (0.538:0.538:0.538) (0.51:0.51:0.51))
        (PORT datad (0.336:0.336:0.336) (0.413:0.413:0.413))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.425:0.425:0.425))
        (IOPATH datab combout (0.38:0.38:0.38) (0.38:0.38:0.38))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|Selector53\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.857:1.857:1.857) (1.581:1.581:1.581))
        (PORT datab (1.363:1.363:1.363) (1.224:1.224:1.224))
        (PORT datac (0.506:0.506:0.506) (0.426:0.426:0.426))
        (PORT datad (0.495:0.495:0.495) (0.416:0.416:0.416))
        (IOPATH dataa combout (0.414:0.414:0.414) (0.45:0.45:0.45))
        (IOPATH datab combout (0.406:0.406:0.406) (0.453:0.453:0.453))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|Selector53\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.932:0.932:0.932) (0.779:0.779:0.779))
        (PORT datab (0.343:0.343:0.343) (0.368:0.368:0.368))
        (PORT datac (0.554:0.554:0.554) (0.499:0.499:0.499))
        (PORT datad (0.228:0.228:0.228) (0.235:0.235:0.235))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.371:0.371:0.371))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|Tx_DATA\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.432:1.432:1.432) (1.476:1.476:1.476))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.499:1.499:1.499) (1.424:1.424:1.424))
        (PORT ena (1.944:1.944:1.944) (1.724:1.724:1.724))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|Selector54\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.856:1.856:1.856) (1.581:1.581:1.581))
        (PORT datab (0.504:0.504:0.504) (0.438:0.438:0.438))
        (PORT datac (0.458:0.458:0.458) (0.401:0.401:0.401))
        (PORT datad (1.302:1.302:1.302) (1.186:1.186:1.186))
        (IOPATH dataa combout (0.428:0.428:0.428) (0.45:0.45:0.45))
        (IOPATH datab combout (0.38:0.38:0.38) (0.38:0.38:0.38))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|Selector54\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.272:0.272:0.272) (0.284:0.284:0.284))
        (PORT datab (0.346:0.346:0.346) (0.371:0.371:0.371))
        (PORT datac (0.545:0.545:0.545) (0.489:0.489:0.489))
        (PORT datad (0.783:0.783:0.783) (0.669:0.669:0.669))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.407:0.407:0.407))
        (IOPATH datab combout (0.437:0.437:0.437) (0.407:0.407:0.407))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|Tx_DATA\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.432:1.432:1.432) (1.476:1.476:1.476))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.499:1.499:1.499) (1.424:1.424:1.424))
        (PORT ena (1.944:1.944:1.944) (1.724:1.724:1.724))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|Selector52\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.506:0.506:0.506) (0.446:0.446:0.446))
        (PORT datab (1.361:1.361:1.361) (1.222:1.222:1.222))
        (PORT datac (1.18:1.18:1.18) (1.066:1.066:1.066))
        (PORT datad (0.758:0.758:0.758) (0.608:0.608:0.608))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.4:0.4:0.4))
        (IOPATH datab combout (0.438:0.438:0.438) (0.455:0.455:0.455))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|Selector52\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.272:0.272:0.272) (0.284:0.284:0.284))
        (PORT datab (0.343:0.343:0.343) (0.368:0.368:0.368))
        (PORT datac (0.554:0.554:0.554) (0.499:0.499:0.499))
        (PORT datad (0.856:0.856:0.856) (0.722:0.722:0.722))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.407:0.407:0.407))
        (IOPATH datab combout (0.437:0.437:0.437) (0.407:0.407:0.407))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|Tx_DATA\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.432:1.432:1.432) (1.476:1.476:1.476))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.499:1.499:1.499) (1.424:1.424:1.424))
        (PORT ena (1.944:1.944:1.944) (1.724:1.724:1.724))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|Selector51\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.765:0.765:0.765) (0.623:0.623:0.623))
        (PORT datab (1.221:1.221:1.221) (1.097:1.097:1.097))
        (PORT datac (0.506:0.506:0.506) (0.428:0.428:0.428))
        (PORT datad (1.302:1.302:1.302) (1.185:1.185:1.185))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH datab combout (0.415:0.415:0.415) (0.425:0.425:0.425))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|Selector51\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.271:0.271:0.271) (0.283:0.283:0.283))
        (PORT datab (0.344:0.344:0.344) (0.369:0.369:0.369))
        (PORT datac (0.551:0.551:0.551) (0.496:0.496:0.496))
        (PORT datad (0.851:0.851:0.851) (0.715:0.715:0.715))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.407:0.407:0.407))
        (IOPATH datab combout (0.438:0.438:0.438) (0.455:0.455:0.455))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|Tx_DATA\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.432:1.432:1.432) (1.476:1.476:1.476))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.499:1.499:1.499) (1.424:1.424:1.424))
        (PORT ena (1.944:1.944:1.944) (1.724:1.724:1.724))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Mux0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.601:0.601:0.601) (0.555:0.555:0.555))
        (PORT datab (0.376:0.376:0.376) (0.451:0.451:0.451))
        (PORT datac (0.537:0.537:0.537) (0.508:0.508:0.508))
        (PORT datad (0.33:0.33:0.33) (0.408:0.408:0.408))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH datab combout (0.415:0.415:0.415) (0.431:0.431:0.431))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Mux0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.538:0.538:0.538) (0.528:0.528:0.528))
        (PORT datab (0.53:0.53:0.53) (0.517:0.517:0.517))
        (PORT datac (0.225:0.225:0.225) (0.24:0.24:0.24))
        (PORT datad (0.329:0.329:0.329) (0.407:0.407:0.407))
        (IOPATH dataa combout (0.375:0.375:0.375) (0.371:0.371:0.371))
        (IOPATH datab combout (0.38:0.38:0.38) (0.38:0.38:0.38))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Selector19\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.361:0.361:0.361) (0.426:0.426:0.426))
        (PORT datab (0.542:0.542:0.542) (0.453:0.453:0.453))
        (PORT datac (0.705:0.705:0.705) (0.569:0.569:0.569))
        (PORT datad (0.812:0.812:0.812) (0.714:0.714:0.714))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.4:0.4:0.4))
        (IOPATH datab combout (0.357:0.357:0.357) (0.38:0.38:0.38))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Selector19\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.294:1.294:1.294) (1.127:1.127:1.127))
        (PORT datab (0.888:0.888:0.888) (0.804:0.804:0.804))
        (PORT datac (0.829:0.829:0.829) (0.76:0.76:0.76))
        (PORT datad (0.838:0.838:0.838) (0.762:0.762:0.762))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH datab combout (0.415:0.415:0.415) (0.431:0.431:0.431))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Selector19\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.607:0.607:0.607) (0.616:0.616:0.616))
        (PORT datab (0.633:0.633:0.633) (0.61:0.61:0.61))
        (PORT datac (0.315:0.315:0.315) (0.384:0.384:0.384))
        (PORT datad (1.252:1.252:1.252) (1.097:1.097:1.097))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.407:0.407:0.407))
        (IOPATH datab combout (0.437:0.437:0.437) (0.407:0.407:0.407))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Selector19\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.75:0.75:0.75) (0.623:0.623:0.623))
        (PORT datab (0.291:0.291:0.291) (0.299:0.299:0.299))
        (PORT datac (0.227:0.227:0.227) (0.242:0.242:0.242))
        (PORT datad (0.789:0.789:0.789) (0.708:0.708:0.708))
        (IOPATH dataa combout (0.428:0.428:0.428) (0.449:0.449:0.449))
        (IOPATH datab combout (0.437:0.437:0.437) (0.407:0.407:0.407))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Selector19\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.888:0.888:0.888) (0.772:0.772:0.772))
        (PORT datab (1.211:1.211:1.211) (1.053:1.053:1.053))
        (PORT datac (0.315:0.315:0.315) (0.385:0.385:0.385))
        (PORT datad (0.573:0.573:0.573) (0.572:0.572:0.572))
        (IOPATH dataa combout (0.349:0.349:0.349) (0.371:0.371:0.371))
        (IOPATH datab combout (0.354:0.354:0.354) (0.38:0.38:0.38))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Selector19\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.475:0.475:0.475) (0.412:0.412:0.412))
        (PORT datab (0.267:0.267:0.267) (0.274:0.274:0.274))
        (PORT datac (0.753:0.753:0.753) (0.629:0.629:0.629))
        (PORT datad (0.229:0.229:0.229) (0.236:0.236:0.236))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.371:0.371:0.371))
        (IOPATH datab combout (0.423:0.423:0.423) (0.38:0.38:0.38))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Selector19\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.484:0.484:0.484) (0.415:0.415:0.415))
        (PORT datab (0.558:0.558:0.558) (0.468:0.468:0.468))
        (PORT datac (0.441:0.441:0.441) (0.389:0.389:0.389))
        (PORT datad (0.227:0.227:0.227) (0.234:0.234:0.234))
        (IOPATH dataa combout (0.428:0.428:0.428) (0.45:0.45:0.45))
        (IOPATH datab combout (0.393:0.393:0.393) (0.431:0.431:0.431))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|i2c_sdat_o)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.43:1.43:1.43) (1.474:1.474:1.474))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.497:1.497:1.497) (1.422:1.422:1.422))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|i2c_sdat_oe\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.839:0.839:0.839) (0.693:0.693:0.693))
        (PORT datab (0.783:0.783:0.783) (0.649:0.649:0.649))
        (PORT datac (0.845:0.845:0.845) (0.772:0.772:0.772))
        (PORT datad (0.836:0.836:0.836) (0.76:0.76:0.76))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH datab combout (0.415:0.415:0.415) (0.425:0.425:0.425))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Selector6\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.61:0.61:0.61) (0.619:0.619:0.619))
        (PORT datab (0.636:0.636:0.636) (0.613:0.613:0.613))
        (PORT datad (1.257:1.257:1.257) (1.102:1.102:1.102))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.407:0.407:0.407))
        (IOPATH datab combout (0.437:0.437:0.437) (0.407:0.407:0.407))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Selector6\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.276:0.276:0.276) (0.286:0.286:0.286))
        (PORT datac (0.441:0.441:0.441) (0.389:0.389:0.389))
        (PORT datad (0.523:0.523:0.523) (0.513:0.513:0.513))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Selector6\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.343:0.343:0.343) (0.404:0.404:0.404))
        (PORT datab (0.29:0.29:0.29) (0.297:0.297:0.297))
        (PORT datac (0.799:0.799:0.799) (0.719:0.719:0.719))
        (PORT datad (0.833:0.833:0.833) (0.741:0.741:0.741))
        (IOPATH dataa combout (0.392:0.392:0.392) (0.419:0.419:0.419))
        (IOPATH datab combout (0.4:0.4:0.4) (0.391:0.391:0.391))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Selector6\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.269:0.269:0.269) (0.281:0.281:0.281))
        (PORT datab (0.268:0.268:0.268) (0.274:0.274:0.274))
        (PORT datad (0.237:0.237:0.237) (0.249:0.249:0.249))
        (IOPATH dataa combout (0.404:0.404:0.404) (0.45:0.45:0.45))
        (IOPATH datab combout (0.423:0.423:0.423) (0.453:0.453:0.453))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|i2c_sdat_oe)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.429:1.429:1.429) (1.473:1.473:1.473))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.496:1.496:1.496) (1.421:1.421:1.421))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_pll")
    (INSTANCE pll\|altpll_component\|auto_generated\|pll1)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (2.058:2.058:2.058) (2.058:2.058:2.058))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE pll\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (2.046:2.046:2.046) (2.011:2.011:2.011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|LessThan0\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.346:0.346:0.346) (0.41:0.41:0.41))
        (PORT datac (0.303:0.303:0.303) (0.374:0.374:0.374))
        (PORT datad (0.306:0.306:0.306) (0.376:0.376:0.376))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|LessThan0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.862:0.862:0.862) (0.74:0.74:0.74))
        (PORT datab (0.343:0.343:0.343) (0.405:0.405:0.405))
        (PORT datac (0.305:0.305:0.305) (0.371:0.371:0.371))
        (PORT datad (0.226:0.226:0.226) (0.233:0.233:0.233))
        (IOPATH dataa combout (0.414:0.414:0.414) (0.444:0.444:0.444))
        (IOPATH datab combout (0.423:0.423:0.423) (0.38:0.38:0.38))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|LessThan0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.563:0.563:0.563) (0.558:0.558:0.558))
        (PORT datab (0.535:0.535:0.535) (0.442:0.442:0.442))
        (PORT datac (0.523:0.523:0.523) (0.517:0.517:0.517))
        (PORT datad (0.48:0.48:0.48) (0.408:0.408:0.408))
        (IOPATH dataa combout (0.377:0.377:0.377) (0.371:0.371:0.371))
        (IOPATH datab combout (0.38:0.38:0.38) (0.38:0.38:0.38))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Selector20\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.292:1.292:1.292) (1.124:1.124:1.124))
        (PORT datab (0.89:0.89:0.89) (0.806:0.806:0.806))
        (PORT datac (0.738:0.738:0.738) (0.614:0.614:0.614))
        (PORT datad (0.837:0.837:0.837) (0.761:0.761:0.761))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.425:0.425:0.425))
        (IOPATH datab combout (0.4:0.4:0.4) (0.391:0.391:0.391))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|i2c_sclk\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.358:0.358:0.358) (0.424:0.424:0.424))
        (PORT datab (0.372:0.372:0.372) (0.446:0.446:0.446))
        (PORT datac (0.313:0.313:0.313) (0.383:0.383:0.383))
        (PORT datad (0.335:0.335:0.335) (0.412:0.412:0.412))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.419:0.419:0.419))
        (IOPATH datab combout (0.437:0.437:0.437) (0.407:0.407:0.407))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Selector20\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.886:0.886:0.886) (0.802:0.802:0.802))
        (PORT datac (0.795:0.795:0.795) (0.715:0.715:0.715))
        (PORT datad (0.838:0.838:0.838) (0.762:0.762:0.762))
        (IOPATH datab combout (0.423:0.423:0.423) (0.398:0.398:0.398))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Selector20\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.514:0.514:0.514) (0.464:0.464:0.464))
        (PORT datab (0.746:0.746:0.746) (0.602:0.602:0.602))
        (PORT datac (0.226:0.226:0.226) (0.241:0.241:0.241))
        (PORT datad (0.824:0.824:0.824) (0.731:0.731:0.731))
        (IOPATH dataa combout (0.428:0.428:0.428) (0.449:0.449:0.449))
        (IOPATH datab combout (0.437:0.437:0.437) (0.407:0.407:0.407))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Selector1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.342:0.342:0.342) (0.402:0.402:0.402))
        (PORT datac (0.84:0.84:0.84) (0.767:0.767:0.767))
        (PORT datad (0.838:0.838:0.838) (0.762:0.762:0.762))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.425:0.425:0.425))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Selector20\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.874:0.874:0.874) (0.8:0.8:0.8))
        (PORT datab (0.269:0.269:0.269) (0.276:0.276:0.276))
        (PORT datac (0.225:0.225:0.225) (0.24:0.24:0.24))
        (PORT datad (0.835:0.835:0.835) (0.744:0.744:0.744))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.371:0.371:0.371))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Selector20\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.27:0.27:0.27) (0.281:0.281:0.281))
        (PORT datab (0.781:0.781:0.781) (0.647:0.647:0.647))
        (PORT datac (0.829:0.829:0.829) (0.759:0.759:0.759))
        (PORT datad (0.228:0.228:0.228) (0.236:0.236:0.236))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.425:0.425:0.425))
        (IOPATH datab combout (0.393:0.393:0.393) (0.431:0.431:0.431))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Selector20\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.904:0.904:0.904) (0.795:0.795:0.795))
        (PORT datab (0.883:0.883:0.883) (0.774:0.774:0.774))
        (PORT datac (0.566:0.566:0.566) (0.58:0.58:0.58))
        (PORT datad (0.249:0.249:0.249) (0.257:0.257:0.257))
        (IOPATH dataa combout (0.375:0.375:0.375) (0.371:0.371:0.371))
        (IOPATH datab combout (0.377:0.377:0.377) (0.38:0.38:0.38))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Selector20\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.796:0.796:0.796) (0.667:0.667:0.667))
        (PORT datab (1.168:1.168:1.168) (1.035:1.035:1.035))
        (PORT datac (0.225:0.225:0.225) (0.24:0.24:0.24))
        (PORT datad (1.259:1.259:1.259) (1.105:1.105:1.105))
        (IOPATH dataa combout (0.414:0.414:0.414) (0.444:0.444:0.444))
        (IOPATH datab combout (0.438:0.438:0.438) (0.455:0.455:0.455))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Selector20\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.844:0.844:0.844) (0.698:0.698:0.698))
        (PORT datab (0.268:0.268:0.268) (0.275:0.275:0.275))
        (PORT datad (0.443:0.443:0.443) (0.383:0.383:0.383))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH datab combout (0.415:0.415:0.415) (0.425:0.425:0.425))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|i2c_sclk)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.429:1.429:1.429) (1.473:1.473:1.473))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (2.072:2.072:2.072) (2.285:2.285:2.285))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE pll\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (2.046:2.046:2.046) (2.011:2.011:2.011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE rdaddress\[0\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.338:0.338:0.338) (0.393:0.393:0.393))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LessThan1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.618:0.618:0.618) (0.575:0.575:0.575))
        (PORT datab (0.548:0.548:0.548) (0.533:0.533:0.533))
        (PORT datac (0.522:0.522:0.522) (0.515:0.515:0.515))
        (PORT datad (0.538:0.538:0.538) (0.508:0.508:0.508))
        (IOPATH dataa combout (0.374:0.374:0.374) (0.392:0.392:0.392))
        (IOPATH datab combout (0.384:0.384:0.384) (0.398:0.398:0.398))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LessThan1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.838:0.838:0.838) (0.768:0.768:0.768))
        (PORT datab (0.809:0.809:0.809) (0.732:0.732:0.732))
        (PORT datac (0.81:0.81:0.81) (0.725:0.725:0.725))
        (PORT datad (0.774:0.774:0.774) (0.704:0.704:0.704))
        (IOPATH dataa combout (0.374:0.374:0.374) (0.392:0.392:0.392))
        (IOPATH datab combout (0.384:0.384:0.384) (0.398:0.398:0.398))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LessThan1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.263:1.263:1.263) (1.157:1.157:1.157))
        (PORT datab (1.211:1.211:1.211) (1.104:1.104:1.104))
        (PORT datac (1.233:1.233:1.233) (1.102:1.102:1.102))
        (PORT datad (1.262:1.262:1.262) (1.136:1.136:1.136))
        (IOPATH dataa combout (0.374:0.374:0.374) (0.392:0.392:0.392))
        (IOPATH datab combout (0.384:0.384:0.384) (0.398:0.398:0.398))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE rdaddress\[1\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.906:0.906:0.906) (0.844:0.844:0.844))
        (PORT datab (0.846:0.846:0.846) (0.673:0.673:0.673))
        (PORT datac (0.721:0.721:0.721) (0.591:0.591:0.591))
        (PORT datad (0.823:0.823:0.823) (0.707:0.707:0.707))
        (IOPATH dataa combout (0.428:0.428:0.428) (0.449:0.449:0.449))
        (IOPATH datab combout (0.437:0.437:0.437) (0.407:0.407:0.407))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE rdaddress\[13\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.342:0.342:0.342) (0.402:0.402:0.402))
        (IOPATH dataa combout (0.414:0.414:0.414) (0.444:0.444:0.444))
        (IOPATH dataa cout (0.486:0.486:0.486) (0.375:0.375:0.375))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE rdaddress\[14\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.341:0.341:0.341) (0.396:0.396:0.396))
        (IOPATH datab combout (0.438:0.438:0.438) (0.455:0.455:0.455))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.345:0.345:0.345) (0.403:0.403:0.403))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE TFT_CTRL\|hcount_r\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.45:1.45:1.45) (1.495:1.495:1.495))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.504:1.504:1.504) (1.43:1.43:1.43))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|Add0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.347:0.347:0.347) (0.409:0.409:0.409))
        (IOPATH dataa combout (0.414:0.414:0.414) (0.444:0.444:0.444))
        (IOPATH dataa cout (0.486:0.486:0.486) (0.375:0.375:0.375))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE TFT_CTRL\|hcount_r\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.45:1.45:1.45) (1.495:1.495:1.495))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.504:1.504:1.504) (1.43:1.43:1.43))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|Add0\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.346:0.346:0.346) (0.404:0.404:0.404))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE TFT_CTRL\|hcount_r\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.45:1.45:1.45) (1.495:1.495:1.495))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.504:1.504:1.504) (1.43:1.43:1.43))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|Add0\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.55:0.55:0.55) (0.528:0.528:0.528))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE TFT_CTRL\|hcount_r\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.45:1.45:1.45) (1.495:1.495:1.495))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.504:1.504:1.504) (1.43:1.43:1.43))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|Add0\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.351:0.351:0.351) (0.415:0.415:0.415))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.425:0.425:0.425))
        (IOPATH dataa cout (0.486:0.486:0.486) (0.375:0.375:0.375))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE TFT_CTRL\|hcount_r\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.45:1.45:1.45) (1.495:1.495:1.495))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.504:1.504:1.504) (1.43:1.43:1.43))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|LessThan2\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.349:0.349:0.349) (0.407:0.407:0.407))
        (PORT datac (0.306:0.306:0.306) (0.373:0.373:0.373))
        (PORT datad (0.308:0.308:0.308) (0.368:0.368:0.368))
        (IOPATH datab combout (0.38:0.38:0.38) (0.38:0.38:0.38))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.62:0.62:0.62) (0.577:0.577:0.577))
        (PORT datac (0.506:0.506:0.506) (0.504:0.504:0.504))
        (PORT datad (0.5:0.5:0.5) (0.428:0.428:0.428))
        (IOPATH datab combout (0.38:0.38:0.38) (0.38:0.38:0.38))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|Add0\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.56:0.56:0.56) (0.54:0.54:0.54))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|hcount_r\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.63:0.63:0.63) (0.586:0.586:0.586))
        (PORT datab (0.295:0.295:0.295) (0.303:0.303:0.303))
        (PORT datac (0.489:0.489:0.489) (0.416:0.416:0.416))
        (PORT datad (0.252:0.252:0.252) (0.261:0.261:0.261))
        (IOPATH dataa combout (0.374:0.374:0.374) (0.392:0.392:0.392))
        (IOPATH datab combout (0.384:0.384:0.384) (0.398:0.398:0.398))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE TFT_CTRL\|hcount_r\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.45:1.45:1.45) (1.495:1.495:1.495))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.504:1.504:1.504) (1.43:1.43:1.43))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|Add0\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.548:0.548:0.548) (0.533:0.533:0.533))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.425:0.425:0.425))
        (IOPATH dataa cout (0.486:0.486:0.486) (0.375:0.375:0.375))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE TFT_CTRL\|hcount_r\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.45:1.45:1.45) (1.495:1.495:1.495))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.504:1.504:1.504) (1.43:1.43:1.43))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|Add0\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.357:0.357:0.357) (0.418:0.418:0.418))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE TFT_CTRL\|hcount_r\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.45:1.45:1.45) (1.495:1.495:1.495))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.504:1.504:1.504) (1.43:1.43:1.43))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|Add0\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.354:0.354:0.354) (0.414:0.414:0.414))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE TFT_CTRL\|hcount_r\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.45:1.45:1.45) (1.495:1.495:1.495))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.504:1.504:1.504) (1.43:1.43:1.43))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|Add0\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.358:0.358:0.358) (0.423:0.423:0.423))
        (IOPATH dataa combout (0.414:0.414:0.414) (0.444:0.444:0.444))
        (IOPATH dataa cout (0.486:0.486:0.486) (0.375:0.375:0.375))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE TFT_CTRL\|hcount_r\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.45:1.45:1.45) (1.495:1.495:1.495))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.504:1.504:1.504) (1.43:1.43:1.43))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.521:0.521:0.521) (0.519:0.519:0.519))
        (PORT datad (0.556:0.556:0.556) (0.536:0.536:0.536))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.356:0.356:0.356) (0.42:0.42:0.42))
        (PORT datab (0.618:0.618:0.618) (0.579:0.579:0.579))
        (PORT datac (0.225:0.225:0.225) (0.24:0.24:0.24))
        (PORT datad (0.505:0.505:0.505) (0.498:0.498:0.498))
        (IOPATH dataa combout (0.392:0.392:0.392) (0.419:0.419:0.419))
        (IOPATH datab combout (0.393:0.393:0.393) (0.431:0.431:0.431))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|Add0\~20)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.851:0.851:0.851) (0.746:0.746:0.746))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|hcount_r\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.536:0.536:0.536) (0.487:0.487:0.487))
        (PORT datab (0.584:0.584:0.584) (0.507:0.507:0.507))
        (PORT datad (0.7:0.7:0.7) (0.565:0.565:0.565))
        (IOPATH dataa combout (0.374:0.374:0.374) (0.392:0.392:0.392))
        (IOPATH datab combout (0.384:0.384:0.384) (0.398:0.398:0.398))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE TFT_CTRL\|hcount_r\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.45:1.45:1.45) (1.495:1.495:1.495))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.504:1.504:1.504) (1.43:1.43:1.43))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|Add2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.626:0.626:0.626) (0.584:0.584:0.584))
        (PORT datab (0.807:0.807:0.807) (0.71:0.71:0.71))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH dataa cout (0.486:0.486:0.486) (0.375:0.375:0.375))
        (IOPATH datab combout (0.415:0.415:0.415) (0.425:0.425:0.425))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|Add2\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.609:0.609:0.609) (0.562:0.562:0.562))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|Add2\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.546:0.546:0.546) (0.536:0.536:0.536))
        (IOPATH datab combout (0.423:0.423:0.423) (0.398:0.398:0.398))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|Add2\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.618:0.618:0.618) (0.575:0.575:0.575))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|Add2\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.349:0.349:0.349) (0.413:0.413:0.413))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.4:0.4:0.4))
        (IOPATH dataa cout (0.486:0.486:0.486) (0.375:0.375:0.375))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|Add2\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.542:0.542:0.542) (0.534:0.534:0.534))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|Add2\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.615:0.615:0.615) (0.576:0.576:0.576))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|Add2\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.561:0.561:0.561) (0.555:0.555:0.555))
        (IOPATH dataa combout (0.428:0.428:0.428) (0.45:0.45:0.45))
        (IOPATH dataa cout (0.486:0.486:0.486) (0.375:0.375:0.375))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|Add2\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.613:0.613:0.613) (0.573:0.573:0.573))
        (IOPATH datab combout (0.423:0.423:0.423) (0.398:0.398:0.398))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|Add2\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.624:0.624:0.624) (0.581:0.581:0.581))
        (IOPATH dataa combout (0.428:0.428:0.428) (0.45:0.45:0.45))
        (IOPATH dataa cout (0.486:0.486:0.486) (0.375:0.375:0.375))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|Add2\~20)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|vcount_r\[0\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.536:0.536:0.536) (0.488:0.488:0.488))
        (PORT datab (0.584:0.584:0.584) (0.507:0.507:0.507))
        (PORT datad (0.314:0.314:0.314) (0.377:0.377:0.377))
        (IOPATH dataa combout (0.374:0.374:0.374) (0.392:0.392:0.392))
        (IOPATH datab combout (0.384:0.384:0.384) (0.398:0.398:0.398))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE TFT_CTRL\|vcount_r\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.45:1.45:1.45) (1.495:1.495:1.495))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.504:1.504:1.504) (1.43:1.43:1.43))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|vcount_r\[1\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.6:0.6:0.6) (0.553:0.553:0.553))
        (PORT datab (0.346:0.346:0.346) (0.404:0.404:0.404))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH dataa cout (0.486:0.486:0.486) (0.375:0.375:0.375))
        (IOPATH datab combout (0.415:0.415:0.415) (0.425:0.425:0.425))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|Equal0\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.36:0.36:0.36) (0.421:0.421:0.421))
        (PORT datac (0.538:0.538:0.538) (0.48:0.48:0.48))
        (PORT datad (0.497:0.497:0.497) (0.447:0.447:0.447))
        (IOPATH datab combout (0.38:0.38:0.38) (0.38:0.38:0.38))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE TFT_CTRL\|vcount_r\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.449:1.449:1.449) (1.495:1.495:1.495))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.503:1.503:1.503) (1.43:1.43:1.43))
        (PORT ena (1.21:1.21:1.21) (1.105:1.105:1.105))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|vcount_r\[2\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.352:0.352:0.352) (0.412:0.412:0.412))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE TFT_CTRL\|vcount_r\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.449:1.449:1.449) (1.495:1.495:1.495))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.503:1.503:1.503) (1.43:1.43:1.43))
        (PORT ena (1.21:1.21:1.21) (1.105:1.105:1.105))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|vcount_r\[3\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.354:0.354:0.354) (0.415:0.415:0.415))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE TFT_CTRL\|vcount_r\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.449:1.449:1.449) (1.495:1.495:1.495))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.503:1.503:1.503) (1.43:1.43:1.43))
        (PORT ena (1.21:1.21:1.21) (1.105:1.105:1.105))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|vcount_r\[4\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.35:0.35:0.35) (0.414:0.414:0.414))
        (IOPATH dataa combout (0.414:0.414:0.414) (0.444:0.444:0.444))
        (IOPATH dataa cout (0.486:0.486:0.486) (0.375:0.375:0.375))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE TFT_CTRL\|vcount_r\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.449:1.449:1.449) (1.495:1.495:1.495))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.503:1.503:1.503) (1.43:1.43:1.43))
        (PORT ena (1.21:1.21:1.21) (1.105:1.105:1.105))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|vcount_r\[5\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.356:0.356:0.356) (0.416:0.416:0.416))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE TFT_CTRL\|vcount_r\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.449:1.449:1.449) (1.495:1.495:1.495))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.503:1.503:1.503) (1.43:1.43:1.43))
        (PORT ena (1.21:1.21:1.21) (1.105:1.105:1.105))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|vcount_r\[6\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.342:0.342:0.342) (0.402:0.402:0.402))
        (IOPATH dataa combout (0.414:0.414:0.414) (0.444:0.444:0.444))
        (IOPATH dataa cout (0.486:0.486:0.486) (0.375:0.375:0.375))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE TFT_CTRL\|vcount_r\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.449:1.449:1.449) (1.495:1.495:1.495))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.503:1.503:1.503) (1.43:1.43:1.43))
        (PORT ena (1.21:1.21:1.21) (1.105:1.105:1.105))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|vcount_r\[7\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.343:0.343:0.343) (0.403:0.403:0.403))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.425:0.425:0.425))
        (IOPATH dataa cout (0.486:0.486:0.486) (0.375:0.375:0.375))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE TFT_CTRL\|vcount_r\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.449:1.449:1.449) (1.495:1.495:1.495))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.503:1.503:1.503) (1.43:1.43:1.43))
        (PORT ena (1.21:1.21:1.21) (1.105:1.105:1.105))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|vcount_r\[8\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.341:0.341:0.341) (0.396:0.396:0.396))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE TFT_CTRL\|vcount_r\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.449:1.449:1.449) (1.495:1.495:1.495))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.503:1.503:1.503) (1.43:1.43:1.43))
        (PORT ena (1.21:1.21:1.21) (1.105:1.105:1.105))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|vcount_r\[9\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.357:0.357:0.357) (0.418:0.418:0.418))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE TFT_CTRL\|vcount_r\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.449:1.449:1.449) (1.495:1.495:1.495))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.503:1.503:1.503) (1.43:1.43:1.43))
        (PORT ena (1.21:1.21:1.21) (1.105:1.105:1.105))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|Add3\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.615:0.615:0.615) (0.573:0.573:0.573))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|Add3\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.556:0.556:0.556) (0.546:0.546:0.546))
        (IOPATH dataa cout (0.486:0.486:0.486) (0.375:0.375:0.375))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|Add3\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.62:0.62:0.62) (0.574:0.574:0.574))
        (IOPATH dataa cout (0.486:0.486:0.486) (0.375:0.375:0.375))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|Add3\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.564:0.564:0.564) (0.555:0.555:0.555))
        (IOPATH dataa cout (0.486:0.486:0.486) (0.375:0.375:0.375))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|Add3\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.617:0.617:0.617) (0.574:0.574:0.574))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|Add3\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.574:0.574:0.574) (0.561:0.561:0.561))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|Add3\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.627:0.627:0.627) (0.588:0.588:0.588))
        (IOPATH datab combout (0.423:0.423:0.423) (0.398:0.398:0.398))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|Add3\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.616:0.616:0.616) (0.572:0.572:0.572))
        (IOPATH datab combout (0.438:0.438:0.438) (0.455:0.455:0.455))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|Add3\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.56:0.56:0.56) (0.55:0.55:0.55))
        (IOPATH datab combout (0.423:0.423:0.423) (0.398:0.398:0.398))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE always2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.797:0.797:0.797) (0.638:0.638:0.638))
        (PORT datab (0.269:0.269:0.269) (0.276:0.276:0.276))
        (PORT datac (0.226:0.226:0.226) (0.242:0.242:0.242))
        (PORT datad (0.228:0.228:0.228) (0.235:0.235:0.235))
        (IOPATH dataa combout (0.404:0.404:0.404) (0.45:0.45:0.45))
        (IOPATH datab combout (0.406:0.406:0.406) (0.453:0.453:0.453))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|vcount_r\[10\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.35:0.35:0.35) (0.408:0.408:0.408))
        (IOPATH datab combout (0.437:0.437:0.437) (0.451:0.451:0.451))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE TFT_CTRL\|vcount_r\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.449:1.449:1.449) (1.495:1.495:1.495))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.503:1.503:1.503) (1.43:1.43:1.43))
        (PORT ena (1.21:1.21:1.21) (1.105:1.105:1.105))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|Add3\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.614:0.614:0.614) (0.573:0.573:0.573))
        (IOPATH datab combout (0.438:0.438:0.438) (0.455:0.455:0.455))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|LessThan1\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.349:0.349:0.349) (0.408:0.408:0.408))
        (PORT datac (0.315:0.315:0.315) (0.385:0.385:0.385))
        (PORT datad (0.316:0.316:0.316) (0.378:0.378:0.378))
        (IOPATH datab combout (0.438:0.438:0.438) (0.455:0.455:0.455))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|LessThan4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.879:0.879:0.879) (0.8:0.8:0.8))
        (PORT datab (0.627:0.627:0.627) (0.588:0.588:0.588))
        (PORT datac (0.532:0.532:0.532) (0.527:0.527:0.527))
        (PORT datad (0.522:0.522:0.522) (0.513:0.513:0.513))
        (IOPATH dataa combout (0.404:0.404:0.404) (0.45:0.45:0.45))
        (IOPATH datab combout (0.406:0.406:0.406) (0.453:0.453:0.453))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|LessThan4\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.353:0.353:0.353) (0.417:0.417:0.417))
        (PORT datab (0.278:0.278:0.278) (0.287:0.287:0.287))
        (PORT datac (0.316:0.316:0.316) (0.386:0.386:0.386))
        (PORT datad (1.035:1.035:1.035) (0.844:0.844:0.844))
        (IOPATH dataa combout (0.374:0.374:0.374) (0.392:0.392:0.392))
        (IOPATH datab combout (0.38:0.38:0.38) (0.38:0.38:0.38))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|LessThan1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.878:0.878:0.878) (0.799:0.799:0.799))
        (PORT datab (0.627:0.627:0.627) (0.588:0.588:0.588))
        (PORT datac (0.532:0.532:0.532) (0.527:0.527:0.527))
        (PORT datad (0.523:0.523:0.523) (0.511:0.511:0.511))
        (IOPATH dataa combout (0.404:0.404:0.404) (0.45:0.45:0.45))
        (IOPATH datab combout (0.406:0.406:0.406) (0.453:0.453:0.453))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|LessThan1\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.289:0.289:0.289) (0.296:0.296:0.296))
        (PORT datac (0.566:0.566:0.566) (0.541:0.541:0.541))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|LessThan2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.352:0.352:0.352) (0.416:0.416:0.416))
        (PORT datab (0.356:0.356:0.356) (0.417:0.417:0.417))
        (PORT datac (0.505:0.505:0.505) (0.494:0.494:0.494))
        (PORT datad (0.515:0.515:0.515) (0.496:0.496:0.496))
        (IOPATH dataa combout (0.414:0.414:0.414) (0.444:0.444:0.444))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|LessThan2\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.273:0.273:0.273) (0.286:0.286:0.286))
        (PORT datab (0.55:0.55:0.55) (0.527:0.527:0.527))
        (PORT datac (0.25:0.25:0.25) (0.267:0.267:0.267))
        (PORT datad (0.523:0.523:0.523) (0.505:0.505:0.505))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.425:0.425:0.425))
        (IOPATH datab combout (0.406:0.406:0.406) (0.453:0.453:0.453))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|LessThan2\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.912:0.912:0.912) (0.789:0.789:0.789))
        (PORT datab (0.266:0.266:0.266) (0.272:0.272:0.272))
        (PORT datac (0.316:0.316:0.316) (0.386:0.386:0.386))
        (PORT datad (0.315:0.315:0.315) (0.377:0.377:0.377))
        (IOPATH dataa combout (0.428:0.428:0.428) (0.449:0.449:0.449))
        (IOPATH datab combout (0.437:0.437:0.437) (0.407:0.407:0.407))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|TFT_DE\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.538:0.538:0.538) (0.439:0.439:0.439))
        (PORT datab (0.277:0.277:0.277) (0.287:0.287:0.287))
        (PORT datac (0.703:0.703:0.703) (0.565:0.565:0.565))
        (PORT datad (0.317:0.317:0.317) (0.38:0.38:0.38))
        (IOPATH dataa combout (0.349:0.349:0.349) (0.371:0.371:0.371))
        (IOPATH datab combout (0.354:0.354:0.354) (0.38:0.38:0.38))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|TFT_DE\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.356:0.356:0.356) (0.417:0.417:0.417))
        (PORT datac (0.534:0.534:0.534) (0.475:0.475:0.475))
        (PORT datad (0.495:0.495:0.495) (0.445:0.445:0.445))
        (IOPATH datab combout (0.438:0.438:0.438) (0.455:0.455:0.455))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|TFT_DE\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.819:0.819:0.819) (0.75:0.75:0.75))
        (PORT datab (0.529:0.529:0.529) (0.433:0.433:0.433))
        (PORT datac (0.679:0.679:0.679) (0.551:0.551:0.551))
        (PORT datad (0.228:0.228:0.228) (0.235:0.235:0.235))
        (IOPATH dataa combout (0.35:0.35:0.35) (0.371:0.371:0.371))
        (IOPATH datab combout (0.354:0.354:0.354) (0.38:0.38:0.38))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE TFT_CTRL\|TFT_DE)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.45:1.45:1.45) (1.495:1.495:1.495))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE always2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.546:0.546:0.546) (0.531:0.531:0.531))
        (PORT datab (0.535:0.535:0.535) (0.441:0.441:0.441))
        (PORT datac (0.793:0.793:0.793) (0.625:0.625:0.625))
        (PORT datad (0.475:0.475:0.475) (0.4:0.4:0.4))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.407:0.407:0.407))
        (IOPATH datab combout (0.438:0.438:0.438) (0.455:0.455:0.455))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE always2\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.478:0.478:0.478) (0.404:0.404:0.404))
        (PORT datac (0.475:0.475:0.475) (0.397:0.397:0.397))
        (PORT datad (0.439:0.439:0.439) (0.377:0.377:0.377))
        (IOPATH datab combout (0.377:0.377:0.377) (0.38:0.38:0.38))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|Add3\~20)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE always2\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.27:0.27:0.27) (0.282:0.282:0.282))
        (PORT datab (0.485:0.485:0.485) (0.413:0.413:0.413))
        (PORT datac (0.225:0.225:0.225) (0.24:0.24:0.24))
        (PORT datad (0.56:0.56:0.56) (0.535:0.535:0.535))
        (IOPATH dataa combout (0.349:0.349:0.349) (0.377:0.377:0.377))
        (IOPATH datab combout (0.354:0.354:0.354) (0.38:0.38:0.38))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE always2\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.486:0.486:0.486) (0.43:0.43:0.43))
        (PORT datab (0.538:0.538:0.538) (0.445:0.445:0.445))
        (PORT datac (0.488:0.488:0.488) (0.414:0.414:0.414))
        (PORT datad (0.44:0.44:0.44) (0.377:0.377:0.377))
        (IOPATH dataa combout (0.349:0.349:0.349) (0.377:0.377:0.377))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE always2\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.536:0.536:0.536) (0.441:0.441:0.441))
        (PORT datab (0.724:0.724:0.724) (0.596:0.596:0.596))
        (PORT datac (0.438:0.438:0.438) (0.384:0.384:0.384))
        (PORT datad (0.228:0.228:0.228) (0.235:0.235:0.235))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.407:0.407:0.407))
        (IOPATH datab combout (0.438:0.438:0.438) (0.455:0.455:0.455))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE disp_valid)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.45:1.45:1.45) (1.495:1.495:1.495))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.504:1.504:1.504) (1.43:1.43:1.43))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE Camera_PCLK\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (0.741:0.741:0.741) (0.837:0.837:0.837))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE Camera_PCLK\~inputclkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (0.194:0.194:0.194) (0.19:0.19:0.19))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE Camera_Vsync\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (0.69:0.69:0.69) (0.786:0.786:0.786))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DVP_capture\|r_vsync)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.449:1.449:1.449) (1.491:1.491:1.491))
        (PORT asdata (4.527:4.527:4.527) (4.614:4.614:4.614))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DVP_capture\|imagestate\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.528:0.528:0.528) (0.513:0.513:0.513))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|Init_Done\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.344:0.344:0.344) (0.404:0.404:0.404))
        (PORT datad (0.3:0.3:0.3) (0.356:0.356:0.356))
        (IOPATH dataa combout (0.428:0.428:0.428) (0.45:0.45:0.45))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|Init_Done\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.517:0.517:0.517) (0.453:0.453:0.453))
        (PORT datab (0.364:0.364:0.364) (0.419:0.419:0.419))
        (PORT datac (0.276:0.276:0.276) (0.31:0.31:0.31))
        (PORT datad (0.227:0.227:0.227) (0.234:0.234:0.234))
        (IOPATH dataa combout (0.377:0.377:0.377) (0.371:0.371:0.371))
        (IOPATH datab combout (0.423:0.423:0.423) (0.391:0.391:0.391))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|Init_Done\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.227:0.227:0.227) (0.234:0.234:0.234))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|Init_Done)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.428:1.428:1.428) (1.47:1.47:1.47))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.493:1.493:1.493) (1.42:1.42:1.42))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DVP_capture\|imagestate)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.449:1.449:1.449) (1.491:1.491:1.491))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.535:1.535:1.535) (1.563:1.563:1.563))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE rdaddress\[1\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT datab (2.215:2.215:2.215) (1.913:1.913:1.913))
        (PORT datad (0.792:0.792:0.792) (0.723:0.723:0.723))
        (IOPATH datab combout (0.38:0.38:0.38) (0.38:0.38:0.38))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE rdaddress\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.452:1.452:1.452) (1.494:1.494:1.494))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.504:1.504:1.504) (1.432:1.432:1.432))
        (PORT sclr (1.315:1.315:1.315) (1.239:1.239:1.239))
        (PORT ena (1.026:1.026:1.026) (1.002:1.002:1.002))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE rdaddress\[1\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.98:0.98:0.98) (0.86:0.86:0.86))
        (PORT datab (0.268:0.268:0.268) (0.275:0.275:0.275))
        (PORT datac (0.816:0.816:0.816) (0.742:0.742:0.742))
        (PORT datad (0.332:0.332:0.332) (0.392:0.392:0.392))
        (IOPATH dataa combout (0.351:0.351:0.351) (0.371:0.371:0.371))
        (IOPATH datab combout (0.354:0.354:0.354) (0.38:0.38:0.38))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE rdaddress\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.913:1.913:1.913) (1.913:1.913:1.913))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.504:1.504:1.504) (1.432:1.432:1.432))
        (PORT sclr (1.315:1.315:1.315) (1.239:1.239:1.239))
        (PORT ena (0.982:0.982:0.982) (0.96:0.96:0.96))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE rdaddress\[1\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.562:0.562:0.562) (0.537:0.537:0.537))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE rdaddress\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.913:1.913:1.913) (1.913:1.913:1.913))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.504:1.504:1.504) (1.432:1.432:1.432))
        (PORT sclr (1.315:1.315:1.315) (1.239:1.239:1.239))
        (PORT ena (0.982:0.982:0.982) (0.96:0.96:0.96))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE rdaddress\[2\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.339:0.339:0.339) (0.394:0.394:0.394))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE rdaddress\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.913:1.913:1.913) (1.913:1.913:1.913))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.504:1.504:1.504) (1.432:1.432:1.432))
        (PORT sclr (1.315:1.315:1.315) (1.239:1.239:1.239))
        (PORT ena (0.982:0.982:0.982) (0.96:0.96:0.96))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE rdaddress\[3\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.341:0.341:0.341) (0.401:0.401:0.401))
        (IOPATH dataa combout (0.414:0.414:0.414) (0.444:0.444:0.444))
        (IOPATH dataa cout (0.486:0.486:0.486) (0.375:0.375:0.375))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE rdaddress\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.913:1.913:1.913) (1.913:1.913:1.913))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.504:1.504:1.504) (1.432:1.432:1.432))
        (PORT sclr (1.315:1.315:1.315) (1.239:1.239:1.239))
        (PORT ena (0.982:0.982:0.982) (0.96:0.96:0.96))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE rdaddress\[4\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.339:0.339:0.339) (0.394:0.394:0.394))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE rdaddress\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.913:1.913:1.913) (1.913:1.913:1.913))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.504:1.504:1.504) (1.432:1.432:1.432))
        (PORT sclr (1.315:1.315:1.315) (1.239:1.239:1.239))
        (PORT ena (0.982:0.982:0.982) (0.96:0.96:0.96))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE rdaddress\[5\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.342:0.342:0.342) (0.402:0.402:0.402))
        (IOPATH dataa combout (0.414:0.414:0.414) (0.444:0.444:0.444))
        (IOPATH dataa cout (0.486:0.486:0.486) (0.375:0.375:0.375))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE rdaddress\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.913:1.913:1.913) (1.913:1.913:1.913))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.504:1.504:1.504) (1.432:1.432:1.432))
        (PORT sclr (1.315:1.315:1.315) (1.239:1.239:1.239))
        (PORT ena (0.982:0.982:0.982) (0.96:0.96:0.96))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE rdaddress\[6\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.342:0.342:0.342) (0.402:0.402:0.402))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.425:0.425:0.425))
        (IOPATH dataa cout (0.486:0.486:0.486) (0.375:0.375:0.375))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE rdaddress\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.913:1.913:1.913) (1.913:1.913:1.913))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.504:1.504:1.504) (1.432:1.432:1.432))
        (PORT sclr (1.315:1.315:1.315) (1.239:1.239:1.239))
        (PORT ena (0.982:0.982:0.982) (0.96:0.96:0.96))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE rdaddress\[7\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.82:0.82:0.82) (0.739:0.739:0.739))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE rdaddress\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.913:1.913:1.913) (1.913:1.913:1.913))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.504:1.504:1.504) (1.432:1.432:1.432))
        (PORT sclr (1.315:1.315:1.315) (1.239:1.239:1.239))
        (PORT ena (0.982:0.982:0.982) (0.96:0.96:0.96))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE rdaddress\[8\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.34:0.34:0.34) (0.396:0.396:0.396))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE rdaddress\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.913:1.913:1.913) (1.913:1.913:1.913))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.504:1.504:1.504) (1.432:1.432:1.432))
        (PORT sclr (1.315:1.315:1.315) (1.239:1.239:1.239))
        (PORT ena (0.982:0.982:0.982) (0.96:0.96:0.96))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE rdaddress\[9\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.804:0.804:0.804) (0.731:0.731:0.731))
        (IOPATH dataa combout (0.414:0.414:0.414) (0.444:0.444:0.444))
        (IOPATH dataa cout (0.486:0.486:0.486) (0.375:0.375:0.375))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE rdaddress\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.913:1.913:1.913) (1.913:1.913:1.913))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.504:1.504:1.504) (1.432:1.432:1.432))
        (PORT sclr (1.315:1.315:1.315) (1.239:1.239:1.239))
        (PORT ena (0.982:0.982:0.982) (0.96:0.96:0.96))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE rdaddress\[10\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.34:0.34:0.34) (0.395:0.395:0.395))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE rdaddress\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.913:1.913:1.913) (1.913:1.913:1.913))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.504:1.504:1.504) (1.432:1.432:1.432))
        (PORT sclr (1.315:1.315:1.315) (1.239:1.239:1.239))
        (PORT ena (0.982:0.982:0.982) (0.96:0.96:0.96))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE rdaddress\[11\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.343:0.343:0.343) (0.403:0.403:0.403))
        (IOPATH dataa combout (0.414:0.414:0.414) (0.444:0.444:0.444))
        (IOPATH dataa cout (0.486:0.486:0.486) (0.375:0.375:0.375))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE rdaddress\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.452:1.452:1.452) (1.494:1.494:1.494))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.504:1.504:1.504) (1.432:1.432:1.432))
        (PORT sclr (1.315:1.315:1.315) (1.239:1.239:1.239))
        (PORT ena (1.026:1.026:1.026) (1.002:1.002:1.002))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE rdaddress\[12\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.34:0.34:0.34) (0.395:0.395:0.395))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE rdaddress\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.452:1.452:1.452) (1.494:1.494:1.494))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.504:1.504:1.504) (1.432:1.432:1.432))
        (PORT sclr (1.315:1.315:1.315) (1.239:1.239:1.239))
        (PORT ena (1.026:1.026:1.026) (1.002:1.002:1.002))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE rdaddress\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.452:1.452:1.452) (1.494:1.494:1.494))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.504:1.504:1.504) (1.432:1.432:1.432))
        (PORT sclr (1.315:1.315:1.315) (1.239:1.239:1.239))
        (PORT ena (1.026:1.026:1.026) (1.002:1.002:1.002))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|address_reg_b\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.144:1.144:1.144) (1.028:1.028:1.028))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|address_reg_b\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.448:1.448:1.448) (1.493:1.493:1.493))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (2.685:2.685:2.685) (2.446:2.446:2.446))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DVP_capture\|pixel_cnt\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE Camera_Href\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (0.7:0.7:0.7) (0.796:0.796:0.796))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DVP_capture\|r_href\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (3.725:3.725:3.725) (3.827:3.827:3.827))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DVP_capture\|r_href)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.911:1.911:1.911) (1.915:1.915:1.915))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DVP_capture\|pixel_cnt\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.444:1.444:1.444) (1.488:1.488:1.488))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.461:1.461:1.461) (1.489:1.489:1.489))
        (PORT sclr (0.971:0.971:0.971) (0.967:0.967:0.967))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DVP_capture\|always6\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (1.142:1.142:1.142) (1.032:1.032:1.032))
        (PORT datad (1.231:1.231:1.231) (1.108:1.108:1.108))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DVP_capture\|r_datavalid)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.449:1.449:1.449) (1.491:1.491:1.491))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.535:1.535:1.535) (1.563:1.563:1.563))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DVP_capture\|frame_cnt\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.357:0.357:0.357) (0.421:0.421:0.421))
        (PORT datab (0.349:0.349:0.349) (0.412:0.412:0.412))
        (PORT datad (0.516:0.516:0.516) (0.501:0.501:0.501))
        (IOPATH dataa combout (0.349:0.349:0.349) (0.377:0.377:0.377))
        (IOPATH datab combout (0.354:0.354:0.354) (0.38:0.38:0.38))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DVP_capture\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (4.146:4.146:4.146) (4.226:4.226:4.226))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DVP_capture\|frame_cnt\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.449:1.449:1.449) (1.491:1.491:1.491))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.535:1.535:1.535) (1.563:1.563:1.563))
        (PORT ena (1.019:1.019:1.019) (0.992:0.992:0.992))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DVP_capture\|frame_cnt\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.363:0.363:0.363) (0.43:0.43:0.43))
        (PORT datab (0.558:0.558:0.558) (0.542:0.542:0.542))
        (PORT datad (0.296:0.296:0.296) (0.358:0.358:0.358))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH datab combout (0.415:0.415:0.415) (0.425:0.425:0.425))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DVP_capture\|frame_cnt\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.449:1.449:1.449) (1.491:1.491:1.491))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.535:1.535:1.535) (1.563:1.563:1.563))
        (PORT ena (1.019:1.019:1.019) (0.992:0.992:0.992))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DVP_capture\|frame_cnt\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.362:0.362:0.362) (0.43:0.43:0.43))
        (PORT datab (0.346:0.346:0.346) (0.408:0.408:0.408))
        (PORT datad (0.296:0.296:0.296) (0.359:0.359:0.359))
        (IOPATH dataa combout (0.414:0.414:0.414) (0.444:0.444:0.444))
        (IOPATH datab combout (0.377:0.377:0.377) (0.38:0.38:0.38))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DVP_capture\|frame_cnt\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.449:1.449:1.449) (1.491:1.491:1.491))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.535:1.535:1.535) (1.563:1.563:1.563))
        (PORT ena (1.019:1.019:1.019) (0.992:0.992:0.992))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DVP_capture\|frame_cnt\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.352:0.352:0.352) (0.417:0.417:0.417))
        (PORT datab (0.345:0.345:0.345) (0.408:0.408:0.408))
        (PORT datad (0.297:0.297:0.297) (0.36:0.36:0.36))
        (IOPATH dataa combout (0.349:0.349:0.349) (0.371:0.371:0.371))
        (IOPATH datab combout (0.354:0.354:0.354) (0.38:0.38:0.38))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DVP_capture\|frame_cnt\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.449:1.449:1.449) (1.491:1.491:1.491))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.535:1.535:1.535) (1.563:1.563:1.563))
        (PORT ena (1.019:1.019:1.019) (0.992:0.992:0.992))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DVP_capture\|LessThan0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.363:0.363:0.363) (0.431:0.431:0.431))
        (PORT datab (0.346:0.346:0.346) (0.409:0.409:0.409))
        (PORT datad (0.518:0.518:0.518) (0.503:0.503:0.503))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH datab combout (0.415:0.415:0.415) (0.425:0.425:0.425))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DVP_capture\|dump_frame)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.449:1.449:1.449) (1.491:1.491:1.491))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.535:1.535:1.535) (1.563:1.563:1.563))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE wraddress\[0\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.361:0.361:0.361) (0.415:0.415:0.415))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE wraddress\[13\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.351:0.351:0.351) (0.413:0.413:0.413))
        (IOPATH dataa combout (0.414:0.414:0.414) (0.444:0.444:0.444))
        (IOPATH dataa cout (0.486:0.486:0.486) (0.375:0.375:0.375))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE wraddress\[14\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.35:0.35:0.35) (0.408:0.408:0.408))
        (IOPATH datab combout (0.438:0.438:0.438) (0.455:0.455:0.455))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE wraddress\[2\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.372:0.372:0.372) (0.435:0.435:0.435))
        (PORT datac (0.305:0.305:0.305) (0.379:0.379:0.379))
        (PORT datad (0.304:0.304:0.304) (0.37:0.37:0.37))
        (IOPATH dataa combout (0.428:0.428:0.428) (0.45:0.45:0.45))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE wraddress\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.446:1.446:1.446) (1.49:1.49:1.49))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.498:1.498:1.498) (1.426:1.426:1.426))
        (PORT sclr (0.85:0.85:0.85) (0.911:0.911:0.911))
        (PORT ena (1.275:1.275:1.275) (1.169:1.169:1.169))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE wraddress\[2\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.646:0.646:0.646) (0.685:0.685:0.685))
        (PORT datab (0.713:0.713:0.713) (0.703:0.703:0.703))
        (PORT datac (0.954:0.954:0.954) (0.89:0.89:0.89))
        (PORT datad (0.643:0.643:0.643) (0.649:0.649:0.649))
        (IOPATH dataa combout (0.374:0.374:0.374) (0.392:0.392:0.392))
        (IOPATH datab combout (0.384:0.384:0.384) (0.398:0.398:0.398))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LessThan0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.991:0.991:0.991) (0.927:0.927:0.927))
        (PORT datab (0.641:0.641:0.641) (0.663:0.663:0.663))
        (PORT datac (0.669:0.669:0.669) (0.674:0.674:0.674))
        (PORT datad (0.963:0.963:0.963) (0.904:0.904:0.904))
        (IOPATH dataa combout (0.374:0.374:0.374) (0.392:0.392:0.392))
        (IOPATH datab combout (0.384:0.384:0.384) (0.398:0.398:0.398))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE wraddress\[2\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.664:0.664:0.664) (0.684:0.684:0.684))
        (PORT datab (0.723:0.723:0.723) (0.711:0.711:0.711))
        (PORT datac (0.953:0.953:0.953) (0.907:0.907:0.907))
        (PORT datad (0.651:0.651:0.651) (0.656:0.656:0.656))
        (IOPATH dataa combout (0.374:0.374:0.374) (0.392:0.392:0.392))
        (IOPATH datab combout (0.384:0.384:0.384) (0.398:0.398:0.398))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE wraddress\[2\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.005:1.005:1.005) (0.939:0.939:0.939))
        (PORT datab (0.269:0.269:0.269) (0.276:0.276:0.276))
        (PORT datac (0.226:0.226:0.226) (0.242:0.242:0.242))
        (PORT datad (0.228:0.228:0.228) (0.235:0.235:0.235))
        (IOPATH dataa combout (0.428:0.428:0.428) (0.449:0.449:0.449))
        (IOPATH datab combout (0.437:0.437:0.437) (0.407:0.407:0.407))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE wraddress\[2\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.586:0.586:0.586) (0.576:0.576:0.576))
        (PORT datab (0.349:0.349:0.349) (0.407:0.407:0.407))
        (PORT datac (0.307:0.307:0.307) (0.375:0.375:0.375))
        (PORT datad (0.499:0.499:0.499) (0.464:0.464:0.464))
        (IOPATH dataa combout (0.404:0.404:0.404) (0.45:0.45:0.45))
        (IOPATH datab combout (0.415:0.415:0.415) (0.425:0.425:0.425))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE wraddress\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.446:1.446:1.446) (1.49:1.49:1.49))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.498:1.498:1.498) (1.426:1.426:1.426))
        (PORT sclr (0.85:0.85:0.85) (0.911:0.911:0.911))
        (PORT ena (1.275:1.275:1.275) (1.169:1.169:1.169))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE wraddress\[1\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.361:0.361:0.361) (0.416:0.416:0.416))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE wraddress\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.446:1.446:1.446) (1.49:1.49:1.49))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.498:1.498:1.498) (1.426:1.426:1.426))
        (PORT sclr (0.85:0.85:0.85) (0.911:0.911:0.911))
        (PORT ena (1.275:1.275:1.275) (1.169:1.169:1.169))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE wraddress\[2\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.361:0.361:0.361) (0.416:0.416:0.416))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE wraddress\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.446:1.446:1.446) (1.49:1.49:1.49))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.498:1.498:1.498) (1.426:1.426:1.426))
        (PORT sclr (0.85:0.85:0.85) (0.911:0.911:0.911))
        (PORT ena (1.275:1.275:1.275) (1.169:1.169:1.169))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE wraddress\[3\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.364:0.364:0.364) (0.424:0.424:0.424))
        (IOPATH dataa combout (0.414:0.414:0.414) (0.444:0.444:0.444))
        (IOPATH dataa cout (0.486:0.486:0.486) (0.375:0.375:0.375))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE wraddress\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.446:1.446:1.446) (1.49:1.49:1.49))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.498:1.498:1.498) (1.426:1.426:1.426))
        (PORT sclr (0.85:0.85:0.85) (0.911:0.911:0.911))
        (PORT ena (1.275:1.275:1.275) (1.169:1.169:1.169))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE wraddress\[4\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.362:0.362:0.362) (0.417:0.417:0.417))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE wraddress\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.446:1.446:1.446) (1.49:1.49:1.49))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.498:1.498:1.498) (1.426:1.426:1.426))
        (PORT sclr (0.85:0.85:0.85) (0.911:0.911:0.911))
        (PORT ena (1.275:1.275:1.275) (1.169:1.169:1.169))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE wraddress\[5\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.342:0.342:0.342) (0.402:0.402:0.402))
        (IOPATH dataa combout (0.414:0.414:0.414) (0.444:0.444:0.444))
        (IOPATH dataa cout (0.486:0.486:0.486) (0.375:0.375:0.375))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE wraddress\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.446:1.446:1.446) (1.49:1.49:1.49))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.498:1.498:1.498) (1.426:1.426:1.426))
        (PORT sclr (0.85:0.85:0.85) (0.911:0.911:0.911))
        (PORT ena (1.275:1.275:1.275) (1.169:1.169:1.169))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE wraddress\[6\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.365:0.365:0.365) (0.425:0.425:0.425))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.425:0.425:0.425))
        (IOPATH dataa cout (0.486:0.486:0.486) (0.375:0.375:0.375))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE wraddress\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.446:1.446:1.446) (1.49:1.49:1.49))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.498:1.498:1.498) (1.426:1.426:1.426))
        (PORT sclr (0.85:0.85:0.85) (0.911:0.911:0.911))
        (PORT ena (1.275:1.275:1.275) (1.169:1.169:1.169))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE wraddress\[7\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.363:0.363:0.363) (0.418:0.418:0.418))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE wraddress\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.446:1.446:1.446) (1.49:1.49:1.49))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.498:1.498:1.498) (1.426:1.426:1.426))
        (PORT sclr (0.85:0.85:0.85) (0.911:0.911:0.911))
        (PORT ena (1.275:1.275:1.275) (1.169:1.169:1.169))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE wraddress\[8\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.363:0.363:0.363) (0.418:0.418:0.418))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE wraddress\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.446:1.446:1.446) (1.49:1.49:1.49))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.498:1.498:1.498) (1.426:1.426:1.426))
        (PORT sclr (0.85:0.85:0.85) (0.911:0.911:0.911))
        (PORT ena (1.275:1.275:1.275) (1.169:1.169:1.169))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE wraddress\[9\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.363:0.363:0.363) (0.418:0.418:0.418))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE wraddress\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.446:1.446:1.446) (1.49:1.49:1.49))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.498:1.498:1.498) (1.426:1.426:1.426))
        (PORT sclr (0.85:0.85:0.85) (0.911:0.911:0.911))
        (PORT ena (1.275:1.275:1.275) (1.169:1.169:1.169))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE wraddress\[10\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.34:0.34:0.34) (0.395:0.395:0.395))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE wraddress\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.446:1.446:1.446) (1.49:1.49:1.49))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.498:1.498:1.498) (1.426:1.426:1.426))
        (PORT sclr (0.85:0.85:0.85) (0.911:0.911:0.911))
        (PORT ena (1.275:1.275:1.275) (1.169:1.169:1.169))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE wraddress\[11\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.365:0.365:0.365) (0.425:0.425:0.425))
        (IOPATH dataa combout (0.414:0.414:0.414) (0.444:0.444:0.444))
        (IOPATH dataa cout (0.486:0.486:0.486) (0.375:0.375:0.375))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE wraddress\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.446:1.446:1.446) (1.49:1.49:1.49))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.498:1.498:1.498) (1.426:1.426:1.426))
        (PORT sclr (0.85:0.85:0.85) (0.911:0.911:0.911))
        (PORT ena (1.275:1.275:1.275) (1.169:1.169:1.169))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE wraddress\[12\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.34:0.34:0.34) (0.395:0.395:0.395))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE wraddress\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.446:1.446:1.446) (1.49:1.49:1.49))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.498:1.498:1.498) (1.426:1.426:1.426))
        (PORT sclr (0.85:0.85:0.85) (0.911:0.911:0.911))
        (PORT ena (1.275:1.275:1.275) (1.169:1.169:1.169))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE wraddress\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.446:1.446:1.446) (1.49:1.49:1.49))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.498:1.498:1.498) (1.426:1.426:1.426))
        (PORT sclr (0.85:0.85:0.85) (0.911:0.911:0.911))
        (PORT ena (1.275:1.275:1.275) (1.169:1.169:1.169))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|decode2\|w_anode434w\[2\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.346:0.346:0.346) (0.414:0.414:0.414))
        (PORT datab (0.342:0.342:0.342) (0.405:0.405:0.405))
        (PORT datac (0.568:0.568:0.568) (0.54:0.54:0.54))
        (PORT datad (0.554:0.554:0.554) (0.529:0.529:0.529))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH datab combout (0.415:0.415:0.415) (0.425:0.425:0.425))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|rden_b_store)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.454:1.454:1.454) (1.496:1.496:1.496))
        (PORT asdata (2.372:2.372:2.372) (2.145:2.145:2.145))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode434w\[2\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.976:0.976:0.976) (0.856:0.856:0.856))
        (PORT datab (1.146:1.146:1.146) (0.996:0.996:0.996))
        (PORT datac (0.813:0.813:0.813) (0.739:0.739:0.739))
        (PORT datad (2.249:2.249:2.249) (1.948:1.948:1.948))
        (IOPATH dataa combout (0.428:0.428:0.428) (0.449:0.449:0.449))
        (IOPATH datab combout (0.437:0.437:0.437) (0.407:0.407:0.407))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE Camera_Data\[0\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (0.71:0.71:0.71) (0.806:0.806:0.806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DVP_capture\|r_data\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (3.695:3.695:3.695) (3.788:3.788:3.788))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DVP_capture\|r_data\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.461:1.461:1.461) (1.502:1.502:1.502))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DVP_capture\|r_datapixel\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.593:0.593:0.593) (0.597:0.597:0.597))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DVP_capture\|r_datapixel\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.438:1.438:1.438) (1.484:1.484:1.484))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.234:1.234:1.234) (1.193:1.193:1.193))
        (PORT ena (1.527:1.527:1.527) (1.411:1.411:1.411))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.749:1.749:1.749) (1.595:1.595:1.595))
        (PORT clk (1.832:1.832:1.832) (1.898:1.898:1.898))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.368:2.368:2.368) (2.224:2.224:2.224))
        (PORT d[1] (2.207:2.207:2.207) (2.046:2.046:2.046))
        (PORT d[2] (2.391:2.391:2.391) (2.266:2.266:2.266))
        (PORT d[3] (2.238:2.238:2.238) (2.068:2.068:2.068))
        (PORT d[4] (2.317:2.317:2.317) (2.19:2.19:2.19))
        (PORT d[5] (2.388:2.388:2.388) (2.26:2.26:2.26))
        (PORT d[6] (2.302:2.302:2.302) (2.182:2.182:2.182))
        (PORT d[7] (2.318:2.318:2.318) (2.201:2.201:2.201))
        (PORT d[8] (2.613:2.613:2.613) (2.372:2.372:2.372))
        (PORT d[9] (2.18:2.18:2.18) (2.018:2.018:2.018))
        (PORT d[10] (2.596:2.596:2.596) (2.462:2.462:2.462))
        (PORT d[11] (2.237:2.237:2.237) (2.067:2.067:2.067))
        (PORT d[12] (2.16:2.16:2.16) (1.991:1.991:1.991))
        (PORT clk (1.829:1.829:1.829) (1.894:1.894:1.894))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.332:2.332:2.332) (2.095:2.095:2.095))
        (PORT clk (1.829:1.829:1.829) (1.894:1.894:1.894))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.832:1.832:1.832) (1.898:1.898:1.898))
        (PORT d[0] (2.954:2.954:2.954) (2.727:2.727:2.727))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.833:1.833:1.833) (1.899:1.899:1.899))
        (IOPATH (posedge clk) pulse (0:0:0) (2.49:2.49:2.49))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.833:1.833:1.833) (1.899:1.899:1.899))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.833:1.833:1.833) (1.899:1.899:1.899))
        (IOPATH (posedge clk) pulse (0:0:0) (3.129:3.129:3.129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.833:1.833:1.833) (1.899:1.899:1.899))
        (IOPATH (posedge clk) pulse (0:0:0) (3.129:3.129:3.129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.557:2.557:2.557) (2.332:2.332:2.332))
        (PORT d[1] (2.724:2.724:2.724) (2.489:2.489:2.489))
        (PORT d[2] (3.163:3.163:3.163) (2.798:2.798:2.798))
        (PORT d[3] (3.048:3.048:3.048) (2.706:2.706:2.706))
        (PORT d[4] (2.468:2.468:2.468) (2.24:2.24:2.24))
        (PORT d[5] (2.833:2.833:2.833) (2.546:2.546:2.546))
        (PORT d[6] (2.818:2.818:2.818) (2.543:2.543:2.543))
        (PORT d[7] (2.345:2.345:2.345) (2.095:2.095:2.095))
        (PORT d[8] (3.295:3.295:3.295) (3.041:3.041:3.041))
        (PORT d[9] (2.718:2.718:2.718) (2.438:2.438:2.438))
        (PORT d[10] (2.734:2.734:2.734) (2.449:2.449:2.449))
        (PORT d[11] (3.931:3.931:3.931) (3.555:3.555:3.555))
        (PORT d[12] (2.795:2.795:2.795) (2.515:2.515:2.515))
        (PORT clk (1.785:1.785:1.785) (1.806:1.806:1.806))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a0.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4.395:4.395:4.395) (3.824:3.824:3.824))
        (PORT clk (1.785:1.785:1.785) (1.806:1.806:1.806))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.785:1.785:1.785) (1.806:1.806:1.806))
        (PORT d[0] (3.857:3.857:3.857) (3.434:3.434:3.434))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.786:1.786:1.786) (1.807:1.807:1.807))
        (IOPATH (posedge clk) pulse (0:0:0) (2.957:2.957:2.957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.786:1.786:1.786) (1.807:1.807:1.807))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.786:1.786:1.786) (1.807:1.807:1.807))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|decode2\|w_anode447w\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.347:0.347:0.347) (0.416:0.416:0.416))
        (PORT datab (0.344:0.344:0.344) (0.406:0.406:0.406))
        (PORT datac (0.57:0.57:0.57) (0.542:0.542:0.542))
        (PORT datad (0.556:0.556:0.556) (0.531:0.531:0.531))
        (IOPATH dataa combout (0.394:0.394:0.394) (0.4:0.4:0.4))
        (IOPATH datab combout (0.4:0.4:0.4) (0.391:0.391:0.391))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode447w\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.979:0.979:0.979) (0.859:0.859:0.859))
        (PORT datab (1.145:1.145:1.145) (0.995:0.995:0.995))
        (PORT datac (0.816:0.816:0.816) (0.742:0.742:0.742))
        (PORT datad (2.251:2.251:2.251) (1.949:1.949:1.949))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH datab combout (0.415:0.415:0.415) (0.425:0.425:0.425))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a16.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.719:1.719:1.719) (1.593:1.593:1.593))
        (PORT clk (1.831:1.831:1.831) (1.897:1.897:1.897))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a16.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.4:1.4:1.4) (1.323:1.323:1.323))
        (PORT d[1] (1.595:1.595:1.595) (1.545:1.545:1.545))
        (PORT d[2] (1.775:1.775:1.775) (1.608:1.608:1.608))
        (PORT d[3] (1.993:1.993:1.993) (1.878:1.878:1.878))
        (PORT d[4] (2.042:2.042:2.042) (1.957:1.957:1.957))
        (PORT d[5] (1.544:1.544:1.544) (1.499:1.499:1.499))
        (PORT d[6] (1.562:1.562:1.562) (1.517:1.517:1.517))
        (PORT d[7] (1.648:1.648:1.648) (1.489:1.489:1.489))
        (PORT d[8] (1.513:1.513:1.513) (1.417:1.417:1.417))
        (PORT d[9] (1.452:1.452:1.452) (1.357:1.357:1.357))
        (PORT d[10] (2.187:2.187:2.187) (2.116:2.116:2.116))
        (PORT d[11] (1.44:1.44:1.44) (1.362:1.362:1.362))
        (PORT d[12] (1.393:1.393:1.393) (1.311:1.311:1.311))
        (PORT clk (1.828:1.828:1.828) (1.893:1.893:1.893))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a16.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.689:1.689:1.689) (1.532:1.532:1.532))
        (PORT clk (1.828:1.828:1.828) (1.893:1.893:1.893))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a16.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.831:1.831:1.831) (1.897:1.897:1.897))
        (PORT d[0] (2.277:2.277:2.277) (2.135:2.135:2.135))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a16.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.832:1.832:1.832) (1.898:1.898:1.898))
        (IOPATH (posedge clk) pulse (0:0:0) (2.49:2.49:2.49))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a16.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.832:1.832:1.832) (1.898:1.898:1.898))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a16.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.832:1.832:1.832) (1.898:1.898:1.898))
        (IOPATH (posedge clk) pulse (0:0:0) (3.129:3.129:3.129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a16.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.832:1.832:1.832) (1.898:1.898:1.898))
        (IOPATH (posedge clk) pulse (0:0:0) (3.129:3.129:3.129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a16.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.74:1.74:1.74) (1.6:1.6:1.6))
        (PORT d[1] (3.345:3.345:3.345) (3.158:3.158:3.158))
        (PORT d[2] (4.326:4.326:4.326) (3.842:3.842:3.842))
        (PORT d[3] (2.7:2.7:2.7) (2.421:2.421:2.421))
        (PORT d[4] (3.204:3.204:3.204) (2.862:2.862:2.862))
        (PORT d[5] (2.496:2.496:2.496) (2.288:2.288:2.288))
        (PORT d[6] (2.357:2.357:2.357) (2.123:2.123:2.123))
        (PORT d[7] (3.106:3.106:3.106) (2.761:2.761:2.761))
        (PORT d[8] (3.67:3.67:3.67) (3.377:3.377:3.377))
        (PORT d[9] (3.314:3.314:3.314) (3.086:3.086:3.086))
        (PORT d[10] (3.113:3.113:3.113) (2.798:2.798:2.798))
        (PORT d[11] (1.753:1.753:1.753) (1.593:1.593:1.593))
        (PORT d[12] (3.891:3.891:3.891) (3.401:3.401:3.401))
        (PORT clk (1.784:1.784:1.784) (1.805:1.805:1.805))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a16.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5.226:5.226:5.226) (4.615:4.615:4.615))
        (PORT clk (1.784:1.784:1.784) (1.805:1.805:1.805))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a16.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.784:1.784:1.784) (1.805:1.805:1.805))
        (PORT d[0] (2.233:2.233:2.233) (2.065:2.065:2.065))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a16.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.785:1.785:1.785) (1.806:1.806:1.806))
        (IOPATH (posedge clk) pulse (0:0:0) (2.957:2.957:2.957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a16.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.785:1.785:1.785) (1.806:1.806:1.806))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a16.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.785:1.785:1.785) (1.806:1.806:1.806))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|TFT_RGB\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.919:0.919:0.919) (0.809:0.809:0.809))
        (PORT datab (1.932:1.932:1.932) (1.609:1.609:1.609))
        (PORT datad (1.896:1.896:1.896) (1.597:1.597:1.597))
        (IOPATH dataa combout (0.428:0.428:0.428) (0.449:0.449:0.449))
        (IOPATH datab combout (0.437:0.437:0.437) (0.407:0.407:0.407))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|decode2\|w_anode455w\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.624:0.624:0.624) (0.581:0.581:0.581))
        (PORT datab (0.341:0.341:0.341) (0.404:0.404:0.404))
        (PORT datac (0.3:0.3:0.3) (0.374:0.374:0.374))
        (PORT datad (0.552:0.552:0.552) (0.527:0.527:0.527))
        (IOPATH dataa combout (0.374:0.374:0.374) (0.392:0.392:0.392))
        (IOPATH datab combout (0.38:0.38:0.38) (0.38:0.38:0.38))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode455w\[2\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.669:1.669:1.669) (1.469:1.469:1.469))
        (PORT datab (0.343:0.343:0.343) (0.399:0.399:0.399))
        (PORT datac (1.94:1.94:1.94) (1.713:1.713:1.713))
        (PORT datad (0.799:0.799:0.799) (0.715:0.715:0.715))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.425:0.425:0.425))
        (IOPATH datab combout (0.415:0.415:0.415) (0.425:0.425:0.425))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE Camera_Data\[1\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (0.69:0.69:0.69) (0.786:0.786:0.786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DVP_capture\|r_data\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (3.193:3.193:3.193) (3.292:3.292:3.292))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DVP_capture\|r_data\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.446:1.446:1.446) (1.487:1.487:1.487))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DVP_capture\|r_datapixel\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.268:1.268:1.268) (1.25:1.25:1.25))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DVP_capture\|r_datapixel\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.438:1.438:1.438) (1.484:1.484:1.484))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.234:1.234:1.234) (1.193:1.193:1.193))
        (PORT ena (1.527:1.527:1.527) (1.411:1.411:1.411))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a32.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.361:1.361:1.361) (1.28:1.28:1.28))
        (PORT d[1] (1.352:1.352:1.352) (1.265:1.265:1.265))
        (PORT clk (1.833:1.833:1.833) (1.899:1.899:1.899))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a32.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.601:1.601:1.601) (1.542:1.542:1.542))
        (PORT d[1] (1.448:1.448:1.448) (1.37:1.37:1.37))
        (PORT d[2] (1.542:1.542:1.542) (1.496:1.496:1.496))
        (PORT d[3] (1.475:1.475:1.475) (1.398:1.398:1.398))
        (PORT d[4] (1.83:1.83:1.83) (1.738:1.738:1.738))
        (PORT d[5] (1.521:1.521:1.521) (1.475:1.475:1.475))
        (PORT d[6] (1.541:1.541:1.541) (1.493:1.493:1.493))
        (PORT d[7] (1.529:1.529:1.529) (1.493:1.493:1.493))
        (PORT d[8] (1.777:1.777:1.777) (1.638:1.638:1.638))
        (PORT d[9] (1.481:1.481:1.481) (1.422:1.422:1.422))
        (PORT d[10] (2.178:2.178:2.178) (2.116:2.116:2.116))
        (PORT d[11] (1.458:1.458:1.458) (1.369:1.369:1.369))
        (PORT clk (1.83:1.83:1.83) (1.895:1.895:1.895))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a32.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.627:1.627:1.627) (1.463:1.463:1.463))
        (PORT clk (1.83:1.83:1.83) (1.895:1.895:1.895))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a32.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.833:1.833:1.833) (1.899:1.899:1.899))
        (PORT d[0] (2.249:2.249:2.249) (2.095:2.095:2.095))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a32.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.834:1.834:1.834) (1.9:1.9:1.9))
        (IOPATH (posedge clk) pulse (0:0:0) (2.49:2.49:2.49))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a32.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.834:1.834:1.834) (1.9:1.9:1.9))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a32.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.834:1.834:1.834) (1.9:1.9:1.9))
        (IOPATH (posedge clk) pulse (0:0:0) (3.129:3.129:3.129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a32.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.834:1.834:1.834) (1.9:1.9:1.9))
        (IOPATH (posedge clk) pulse (0:0:0) (3.129:3.129:3.129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a32.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.149:2.149:2.149) (1.965:1.965:1.965))
        (PORT d[1] (3.691:3.691:3.691) (3.363:3.363:3.363))
        (PORT d[2] (3.942:3.942:3.942) (3.501:3.501:3.501))
        (PORT d[3] (3.102:3.102:3.102) (2.777:2.777:2.777))
        (PORT d[4] (2.148:2.148:2.148) (1.961:1.961:1.961))
        (PORT d[5] (1.668:1.668:1.668) (1.514:1.514:1.514))
        (PORT d[6] (2.005:2.005:2.005) (1.795:1.795:1.795))
        (PORT d[7] (3.543:3.543:3.543) (3.155:3.155:3.155))
        (PORT d[8] (3.33:3.33:3.33) (3.08:3.08:3.08))
        (PORT d[9] (3.622:3.622:3.622) (3.249:3.249:3.249))
        (PORT d[10] (3.51:3.51:3.51) (3.154:3.154:3.154))
        (PORT d[11] (4.639:4.639:4.639) (4.187:4.187:4.187))
        (PORT clk (1.786:1.786:1.786) (1.807:1.807:1.807))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a32.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5.688:5.688:5.688) (5.027:5.027:5.027))
        (PORT clk (1.786:1.786:1.786) (1.807:1.807:1.807))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a32.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.786:1.786:1.786) (1.807:1.807:1.807))
        (PORT d[0] (3.184:3.184:3.184) (2.834:2.834:2.834))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a32.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.787:1.787:1.787) (1.808:1.808:1.808))
        (IOPATH (posedge clk) pulse (0:0:0) (2.957:2.957:2.957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a32.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.787:1.787:1.787) (1.808:1.808:1.808))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a32.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.787:1.787:1.787) (1.808:1.808:1.808))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|TFT_RGB\[4\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.941:1.941:1.941) (1.737:1.737:1.737))
        (PORT datac (1.227:1.227:1.227) (1.139:1.139:1.139))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|address_reg_b\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.251:1.251:1.251) (1.1:1.1:1.1))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|address_reg_b\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.448:1.448:1.448) (1.493:1.493:1.493))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (2.685:2.685:2.685) (2.446:2.446:2.446))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE TFT_CTRL\|TFT_RGB\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.445:1.445:1.445) (1.489:1.489:1.489))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT asdata (1.942:1.942:1.942) (1.694:1.694:1.694))
        (PORT sclr (1.737:1.737:1.737) (1.603:1.603:1.603))
        (PORT sload (1.924:1.924:1.924) (1.833:1.833:1.833))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
      (HOLD sload (posedge clk) (0.195:0.195:0.195))
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a17.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.068:2.068:2.068) (1.889:1.889:1.889))
        (PORT clk (1.832:1.832:1.832) (1.897:1.897:1.897))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a17.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.964:1.964:1.964) (1.867:1.867:1.867))
        (PORT d[1] (1.574:1.574:1.574) (1.528:1.528:1.528))
        (PORT d[2] (1.58:1.58:1.58) (1.541:1.541:1.541))
        (PORT d[3] (1.768:1.768:1.768) (1.649:1.649:1.649))
        (PORT d[4] (1.573:1.573:1.573) (1.532:1.532:1.532))
        (PORT d[5] (1.626:1.626:1.626) (1.576:1.576:1.576))
        (PORT d[6] (1.531:1.531:1.531) (1.491:1.491:1.491))
        (PORT d[7] (1.564:1.564:1.564) (1.533:1.533:1.533))
        (PORT d[8] (2.187:2.187:2.187) (1.987:1.987:1.987))
        (PORT d[9] (2.26:2.26:2.26) (2.086:2.086:2.086))
        (PORT d[10] (2.636:2.636:2.636) (2.519:2.519:2.519))
        (PORT d[11] (1.485:1.485:1.485) (1.405:1.405:1.405))
        (PORT d[12] (1.442:1.442:1.442) (1.354:1.354:1.354))
        (PORT clk (1.829:1.829:1.829) (1.893:1.893:1.893))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a17.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.683:1.683:1.683) (1.513:1.513:1.513))
        (PORT clk (1.829:1.829:1.829) (1.893:1.893:1.893))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a17.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.832:1.832:1.832) (1.897:1.897:1.897))
        (PORT d[0] (2.305:2.305:2.305) (2.145:2.145:2.145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a17.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.833:1.833:1.833) (1.898:1.898:1.898))
        (IOPATH (posedge clk) pulse (0:0:0) (2.49:2.49:2.49))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a17.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.833:1.833:1.833) (1.898:1.898:1.898))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a17.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.833:1.833:1.833) (1.898:1.898:1.898))
        (IOPATH (posedge clk) pulse (0:0:0) (3.129:3.129:3.129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a17.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.833:1.833:1.833) (1.898:1.898:1.898))
        (IOPATH (posedge clk) pulse (0:0:0) (3.129:3.129:3.129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a17.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.164:2.164:2.164) (1.98:1.98:1.98))
        (PORT d[1] (2.754:2.754:2.754) (2.517:2.517:2.517))
        (PORT d[2] (3.53:3.53:3.53) (3.132:3.132:3.132))
        (PORT d[3] (3.229:3.229:3.229) (2.916:2.916:2.916))
        (PORT d[4] (3.23:3.23:3.23) (2.928:2.928:2.928))
        (PORT d[5] (3.249:3.249:3.249) (2.913:2.913:2.913))
        (PORT d[6] (3.286:3.286:3.286) (2.962:2.962:2.962))
        (PORT d[7] (2.398:2.398:2.398) (2.15:2.15:2.15))
        (PORT d[8] (2.027:2.027:2.027) (1.822:1.822:1.822))
        (PORT d[9] (3.196:3.196:3.196) (2.865:2.865:2.865))
        (PORT d[10] (3.315:3.315:3.315) (3.001:3.001:3.001))
        (PORT d[11] (4.282:4.282:4.282) (3.878:3.878:3.878))
        (PORT d[12] (3.153:3.153:3.153) (2.839:2.839:2.839))
        (PORT clk (1.785:1.785:1.785) (1.805:1.805:1.805))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a17.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6.05:6.05:6.05) (5.356:5.356:5.356))
        (PORT clk (1.785:1.785:1.785) (1.805:1.805:1.805))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a17.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.785:1.785:1.785) (1.805:1.805:1.805))
        (PORT d[0] (2.216:2.216:2.216) (2.054:2.054:2.054))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a17.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.786:1.786:1.786) (1.806:1.806:1.806))
        (IOPATH (posedge clk) pulse (0:0:0) (2.957:2.957:2.957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a17.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.786:1.786:1.786) (1.806:1.806:1.806))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a17.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.786:1.786:1.786) (1.806:1.806:1.806))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a1.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.053:2.053:2.053) (1.873:1.873:1.873))
        (PORT clk (1.843:1.843:1.843) (1.909:1.909:1.909))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a1.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.805:1.805:1.805) (1.673:1.673:1.673))
        (PORT d[1] (1.969:1.969:1.969) (1.871:1.871:1.871))
        (PORT d[2] (2.102:2.102:2.102) (1.904:1.904:1.904))
        (PORT d[3] (2.387:2.387:2.387) (2.233:2.233:2.233))
        (PORT d[4] (1.983:1.983:1.983) (1.903:1.903:1.903))
        (PORT d[5] (1.992:1.992:1.992) (1.894:1.894:1.894))
        (PORT d[6] (1.944:1.944:1.944) (1.857:1.857:1.857))
        (PORT d[7] (1.857:1.857:1.857) (1.768:1.768:1.768))
        (PORT d[8] (2.584:2.584:2.584) (2.364:2.364:2.364))
        (PORT d[9] (2.403:2.403:2.403) (2.213:2.213:2.213))
        (PORT d[10] (3.048:3.048:3.048) (2.926:2.926:2.926))
        (PORT d[11] (1.907:1.907:1.907) (1.78:1.78:1.78))
        (PORT d[12] (1.768:1.768:1.768) (1.643:1.643:1.643))
        (PORT clk (1.84:1.84:1.84) (1.905:1.905:1.905))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a1.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.332:2.332:2.332) (2.054:2.054:2.054))
        (PORT clk (1.84:1.84:1.84) (1.905:1.905:1.905))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a1.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.843:1.843:1.843) (1.909:1.909:1.909))
        (PORT d[0] (2.954:2.954:2.954) (2.686:2.686:2.686))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a1.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.844:1.844:1.844) (1.91:1.91:1.91))
        (IOPATH (posedge clk) pulse (0:0:0) (2.49:2.49:2.49))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a1.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.844:1.844:1.844) (1.91:1.91:1.91))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a1.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.844:1.844:1.844) (1.91:1.91:1.91))
        (IOPATH (posedge clk) pulse (0:0:0) (3.129:3.129:3.129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a1.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.844:1.844:1.844) (1.91:1.91:1.91))
        (IOPATH (posedge clk) pulse (0:0:0) (3.129:3.129:3.129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a1.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.14:2.14:2.14) (1.959:1.959:1.959))
        (PORT d[1] (3.699:3.699:3.699) (3.455:3.455:3.455))
        (PORT d[2] (4.705:4.705:4.705) (4.173:4.173:4.173))
        (PORT d[3] (2.309:2.309:2.309) (2.084:2.084:2.084))
        (PORT d[4] (2.777:2.777:2.777) (2.483:2.483:2.483))
        (PORT d[5] (2.138:2.138:2.138) (1.969:1.969:1.969))
        (PORT d[6] (2.695:2.695:2.695) (2.385:2.385:2.385))
        (PORT d[7] (2.71:2.71:2.71) (2.401:2.401:2.401))
        (PORT d[8] (3.24:3.24:3.24) (2.99:2.99:2.99))
        (PORT d[9] (2.973:2.973:2.973) (2.776:2.776:2.776))
        (PORT d[10] (2.713:2.713:2.713) (2.437:2.437:2.437))
        (PORT d[11] (2.196:2.196:2.196) (1.99:1.99:1.99))
        (PORT d[12] (3.429:3.429:3.429) (2.996:2.996:2.996))
        (PORT clk (1.796:1.796:1.796) (1.817:1.817:1.817))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a1.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4.837:4.837:4.837) (4.25:4.25:4.25))
        (PORT clk (1.796:1.796:1.796) (1.817:1.817:1.817))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a1.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.796:1.796:1.796) (1.817:1.817:1.817))
        (PORT d[0] (3.112:3.112:3.112) (2.789:2.789:2.789))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a1.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.797:1.797:1.797) (1.818:1.818:1.818))
        (IOPATH (posedge clk) pulse (0:0:0) (2.957:2.957:2.957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a1.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.797:1.797:1.797) (1.818:1.818:1.818))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a1.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.797:1.797:1.797) (1.818:1.818:1.818))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|TFT_RGB\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.013:1.013:1.013) (0.985:0.985:0.985))
        (PORT datab (2.212:2.212:2.212) (1.878:1.878:1.878))
        (PORT datad (2.247:2.247:2.247) (1.956:1.956:1.956))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH datab combout (0.415:0.415:0.415) (0.425:0.425:0.425))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE TFT_CTRL\|TFT_RGB\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.448:1.448:1.448) (1.493:1.493:1.493))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT asdata (2.146:2.146:2.146) (1.838:1.838:1.838))
        (PORT sclr (1.502:1.502:1.502) (1.435:1.435:1.435))
        (PORT sload (1.66:1.66:1.66) (1.647:1.647:1.647))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
      (HOLD sload (posedge clk) (0.195:0.195:0.195))
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE Camera_Data\[2\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (0.72:0.72:0.72) (0.816:0.816:0.816))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DVP_capture\|r_data\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (3.2:3.2:3.2) (3.29:3.29:3.29))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DVP_capture\|r_data\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.453:1.453:1.453) (1.495:1.495:1.495))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DVP_capture\|r_datapixel\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (1.333:1.333:1.333) (1.218:1.218:1.218))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DVP_capture\|r_datapixel\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.438:1.438:1.438) (1.484:1.484:1.484))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.234:1.234:1.234) (1.193:1.193:1.193))
        (PORT ena (1.527:1.527:1.527) (1.411:1.411:1.411))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a2.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.38:1.38:1.38) (1.297:1.297:1.297))
        (PORT clk (1.831:1.831:1.831) (1.897:1.897:1.897))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a2.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.942:1.942:1.942) (1.854:1.854:1.854))
        (PORT d[1] (1.834:1.834:1.834) (1.718:1.718:1.718))
        (PORT d[2] (1.938:1.938:1.938) (1.847:1.847:1.847))
        (PORT d[3] (1.833:1.833:1.833) (1.699:1.699:1.699))
        (PORT d[4] (1.94:1.94:1.94) (1.856:1.856:1.856))
        (PORT d[5] (1.983:1.983:1.983) (1.9:1.9:1.9))
        (PORT d[6] (1.913:1.913:1.913) (1.833:1.833:1.833))
        (PORT d[7] (2.232:2.232:2.232) (2.082:2.082:2.082))
        (PORT d[8] (2.17:2.17:2.17) (1.98:1.98:1.98))
        (PORT d[9] (2.18:2.18:2.18) (2.018:2.018:2.018))
        (PORT d[10] (2.6:2.6:2.6) (2.492:2.492:2.492))
        (PORT d[11] (1.82:1.82:1.82) (1.684:1.684:1.684))
        (PORT d[12] (1.775:1.775:1.775) (1.651:1.651:1.651))
        (PORT clk (1.828:1.828:1.828) (1.893:1.893:1.893))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a2.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.022:2.022:2.022) (1.804:1.804:1.804))
        (PORT clk (1.828:1.828:1.828) (1.893:1.893:1.893))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a2.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.831:1.831:1.831) (1.897:1.897:1.897))
        (PORT d[0] (2.644:2.644:2.644) (2.436:2.436:2.436))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a2.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.832:1.832:1.832) (1.898:1.898:1.898))
        (IOPATH (posedge clk) pulse (0:0:0) (2.49:2.49:2.49))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a2.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.832:1.832:1.832) (1.898:1.898:1.898))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a2.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.832:1.832:1.832) (1.898:1.898:1.898))
        (IOPATH (posedge clk) pulse (0:0:0) (3.129:3.129:3.129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a2.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.832:1.832:1.832) (1.898:1.898:1.898))
        (IOPATH (posedge clk) pulse (0:0:0) (3.129:3.129:3.129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a2.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.161:2.161:2.161) (1.975:1.975:1.975))
        (PORT d[1] (2.89:2.89:2.89) (2.648:2.648:2.648))
        (PORT d[2] (3.551:3.551:3.551) (3.145:3.145:3.145))
        (PORT d[3] (3.191:3.191:3.191) (2.882:2.882:2.882))
        (PORT d[4] (3.226:3.226:3.226) (2.914:2.914:2.914))
        (PORT d[5] (3.237:3.237:3.237) (2.906:2.906:2.906))
        (PORT d[6] (3.291:3.291:3.291) (2.962:2.962:2.962))
        (PORT d[7] (2.386:2.386:2.386) (2.136:2.136:2.136))
        (PORT d[8] (2.963:2.963:2.963) (2.749:2.749:2.749))
        (PORT d[9] (3.226:3.226:3.226) (2.891:2.891:2.891))
        (PORT d[10] (3.308:3.308:3.308) (2.994:2.994:2.994))
        (PORT d[11] (4.246:4.246:4.246) (3.837:3.837:3.837))
        (PORT d[12] (3.189:3.189:3.189) (2.866:2.866:2.866))
        (PORT clk (1.784:1.784:1.784) (1.805:1.805:1.805))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a2.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6.023:6.023:6.023) (5.336:5.336:5.336))
        (PORT clk (1.784:1.784:1.784) (1.805:1.805:1.805))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a2.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.784:1.784:1.784) (1.805:1.805:1.805))
        (PORT d[0] (4.23:4.23:4.23) (3.763:3.763:3.763))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a2.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.785:1.785:1.785) (1.806:1.806:1.806))
        (IOPATH (posedge clk) pulse (0:0:0) (2.957:2.957:2.957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a2.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.785:1.785:1.785) (1.806:1.806:1.806))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a2.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.785:1.785:1.785) (1.806:1.806:1.806))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a18.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.421:1.421:1.421) (1.332:1.332:1.332))
        (PORT clk (1.83:1.83:1.83) (1.896:1.896:1.896))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a18.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.939:1.939:1.939) (1.858:1.858:1.858))
        (PORT d[1] (1.936:1.936:1.936) (1.844:1.844:1.844))
        (PORT d[2] (1.972:1.972:1.972) (1.895:1.895:1.895))
        (PORT d[3] (1.79:1.79:1.79) (1.669:1.669:1.669))
        (PORT d[4] (1.923:1.923:1.923) (1.846:1.846:1.846))
        (PORT d[5] (1.992:1.992:1.992) (1.91:1.91:1.91))
        (PORT d[6] (1.92:1.92:1.92) (1.841:1.841:1.841))
        (PORT d[7] (1.99:1.99:1.99) (1.911:1.911:1.911))
        (PORT d[8] (2.225:2.225:2.225) (2.03:2.03:2.03))
        (PORT d[9] (2.166:2.166:2.166) (2.002:2.002:2.002))
        (PORT d[10] (2.53:2.53:2.53) (2.401:2.401:2.401))
        (PORT d[11] (1.94:1.94:1.94) (1.802:1.802:1.802))
        (PORT d[12] (1.832:1.832:1.832) (1.703:1.703:1.703))
        (PORT clk (1.827:1.827:1.827) (1.892:1.892:1.892))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a18.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.012:2.012:2.012) (1.803:1.803:1.803))
        (PORT clk (1.827:1.827:1.827) (1.892:1.892:1.892))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a18.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.83:1.83:1.83) (1.896:1.896:1.896))
        (PORT d[0] (2.634:2.634:2.634) (2.435:2.435:2.435))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a18.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.831:1.831:1.831) (1.897:1.897:1.897))
        (IOPATH (posedge clk) pulse (0:0:0) (2.49:2.49:2.49))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a18.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.831:1.831:1.831) (1.897:1.897:1.897))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a18.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.831:1.831:1.831) (1.897:1.897:1.897))
        (IOPATH (posedge clk) pulse (0:0:0) (3.129:3.129:3.129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a18.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.831:1.831:1.831) (1.897:1.897:1.897))
        (IOPATH (posedge clk) pulse (0:0:0) (3.129:3.129:3.129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a18.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.152:2.152:2.152) (1.977:1.977:1.977))
        (PORT d[1] (2.781:2.781:2.781) (2.567:2.567:2.567))
        (PORT d[2] (3.184:3.184:3.184) (2.824:2.824:2.824))
        (PORT d[3] (2.829:2.829:2.829) (2.545:2.545:2.545))
        (PORT d[4] (2.841:2.841:2.841) (2.588:2.588:2.588))
        (PORT d[5] (3.23:3.23:3.23) (2.898:2.898:2.898))
        (PORT d[6] (2.883:2.883:2.883) (2.604:2.604:2.604))
        (PORT d[7] (2.031:2.031:2.031) (1.824:1.824:1.824))
        (PORT d[8] (3.262:3.262:3.262) (3.008:3.008:3.008))
        (PORT d[9] (3.187:3.187:3.187) (2.855:2.855:2.855))
        (PORT d[10] (3.295:3.295:3.295) (2.978:2.978:2.978))
        (PORT d[11] (4.265:4.265:4.265) (3.859:3.859:3.859))
        (PORT d[12] (3.102:3.102:3.102) (2.79:2.79:2.79))
        (PORT clk (1.783:1.783:1.783) (1.804:1.804:1.804))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a18.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6.024:6.024:6.024) (5.337:5.337:5.337))
        (PORT clk (1.783:1.783:1.783) (1.804:1.804:1.804))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a18.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.783:1.783:1.783) (1.804:1.804:1.804))
        (PORT d[0] (2.857:2.857:2.857) (2.56:2.56:2.56))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a18.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.784:1.784:1.784) (1.805:1.805:1.805))
        (IOPATH (posedge clk) pulse (0:0:0) (2.957:2.957:2.957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a18.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.784:1.784:1.784) (1.805:1.805:1.805))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a18.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.784:1.784:1.784) (1.805:1.805:1.805))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|TFT_RGB\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.914:0.914:0.914) (0.804:0.804:0.804))
        (PORT datab (1.557:1.557:1.557) (1.283:1.283:1.283))
        (PORT datad (1.44:1.44:1.44) (1.206:1.206:1.206))
        (IOPATH dataa combout (0.428:0.428:0.428) (0.449:0.449:0.449))
        (IOPATH datab combout (0.437:0.437:0.437) (0.407:0.407:0.407))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE Camera_Data\[3\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (0.72:0.72:0.72) (0.816:0.816:0.816))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DVP_capture\|r_data\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (3.22:3.22:3.22) (3.292:3.292:3.292))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DVP_capture\|r_data\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.453:1.453:1.453) (1.495:1.495:1.495))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DVP_capture\|r_datapixel\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.179:1.179:1.179) (1.069:1.069:1.069))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DVP_capture\|r_datapixel\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.438:1.438:1.438) (1.484:1.484:1.484))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.234:1.234:1.234) (1.193:1.193:1.193))
        (PORT ena (1.527:1.527:1.527) (1.411:1.411:1.411))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a34.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.367:1.367:1.367) (1.264:1.264:1.264))
        (PORT d[1] (1.5:1.5:1.5) (1.431:1.431:1.431))
        (PORT clk (1.833:1.833:1.833) (1.899:1.899:1.899))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a34.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.06:1.06:1.06) (1.013:1.013:1.013))
        (PORT d[1] (1.126:1.126:1.126) (1.123:1.123:1.123))
        (PORT d[2] (1.149:1.149:1.149) (1.139:1.139:1.139))
        (PORT d[3] (1.152:1.152:1.152) (1.137:1.137:1.137))
        (PORT d[4] (1.089:1.089:1.089) (1.044:1.044:1.044))
        (PORT d[5] (1.176:1.176:1.176) (1.172:1.172:1.172))
        (PORT d[6] (1.276:1.276:1.276) (1.147:1.147:1.147))
        (PORT d[7] (1.232:1.232:1.232) (1.12:1.12:1.12))
        (PORT d[8] (2.189:2.189:2.189) (2.001:2.001:2.001))
        (PORT d[9] (1.291:1.291:1.291) (1.165:1.165:1.165))
        (PORT d[10] (2.159:2.159:2.159) (2.094:2.094:2.094))
        (PORT d[11] (1.107:1.107:1.107) (1.069:1.069:1.069))
        (PORT clk (1.83:1.83:1.83) (1.895:1.895:1.895))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a34.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.315:1.315:1.315) (1.191:1.191:1.191))
        (PORT clk (1.83:1.83:1.83) (1.895:1.895:1.895))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a34.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.833:1.833:1.833) (1.899:1.899:1.899))
        (PORT d[0] (1.937:1.937:1.937) (1.823:1.823:1.823))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a34.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.834:1.834:1.834) (1.9:1.9:1.9))
        (IOPATH (posedge clk) pulse (0:0:0) (2.49:2.49:2.49))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a34.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.834:1.834:1.834) (1.9:1.9:1.9))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a34.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.834:1.834:1.834) (1.9:1.9:1.9))
        (IOPATH (posedge clk) pulse (0:0:0) (3.129:3.129:3.129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a34.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.834:1.834:1.834) (1.9:1.9:1.9))
        (IOPATH (posedge clk) pulse (0:0:0) (3.129:3.129:3.129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a34.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.756:1.756:1.756) (1.61:1.61:1.61))
        (PORT d[1] (3.645:3.645:3.645) (3.323:3.323:3.323))
        (PORT d[2] (3.939:3.939:3.939) (3.497:3.497:3.497))
        (PORT d[3] (3.098:3.098:3.098) (2.775:2.775:2.775))
        (PORT d[4] (2.113:2.113:2.113) (1.934:1.934:1.934))
        (PORT d[5] (2.548:2.548:2.548) (2.338:2.338:2.338))
        (PORT d[6] (1.998:1.998:1.998) (1.789:1.789:1.789))
        (PORT d[7] (3.505:3.505:3.505) (3.121:3.121:3.121))
        (PORT d[8] (2.91:2.91:2.91) (2.701:2.701:2.701))
        (PORT d[9] (3.361:3.361:3.361) (3.12:3.12:3.12))
        (PORT d[10] (3.536:3.536:3.536) (3.17:3.17:3.17))
        (PORT d[11] (1.313:1.313:1.313) (1.2:1.2:1.2))
        (PORT clk (1.786:1.786:1.786) (1.807:1.807:1.807))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a34.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5.653:5.653:5.653) (4.999:4.999:4.999))
        (PORT clk (1.786:1.786:1.786) (1.807:1.807:1.807))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a34.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.786:1.786:1.786) (1.807:1.807:1.807))
        (PORT d[0] (3.191:3.191:3.191) (2.842:2.842:2.842))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a34.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.787:1.787:1.787) (1.808:1.808:1.808))
        (IOPATH (posedge clk) pulse (0:0:0) (2.957:2.957:2.957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a34.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.787:1.787:1.787) (1.808:1.808:1.808))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a34.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.787:1.787:1.787) (1.808:1.808:1.808))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE TFT_CTRL\|TFT_RGB\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.445:1.445:1.445) (1.489:1.489:1.489))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT asdata (2.264:2.264:2.264) (1.926:1.926:1.926))
        (PORT sclr (1.737:1.737:1.737) (1.603:1.603:1.603))
        (PORT sload (1.924:1.924:1.924) (1.833:1.833:1.833))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
      (HOLD sload (posedge clk) (0.195:0.195:0.195))
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a3.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.848:1.848:1.848) (1.632:1.632:1.632))
        (PORT clk (1.818:1.818:1.818) (1.887:1.887:1.887))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a3.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.144:3.144:3.144) (2.774:2.774:2.774))
        (PORT d[1] (2.337:2.337:2.337) (2.086:2.086:2.086))
        (PORT d[2] (2.755:2.755:2.755) (2.43:2.43:2.43))
        (PORT d[3] (2.66:2.66:2.66) (2.341:2.341:2.341))
        (PORT d[4] (2.869:2.869:2.869) (2.592:2.592:2.592))
        (PORT d[5] (2.837:2.837:2.837) (2.584:2.584:2.584))
        (PORT d[6] (3.06:3.06:3.06) (2.86:2.86:2.86))
        (PORT d[7] (3.169:3.169:3.169) (2.808:2.808:2.808))
        (PORT d[8] (3.147:3.147:3.147) (2.76:2.76:2.76))
        (PORT d[9] (2.608:2.608:2.608) (2.428:2.428:2.428))
        (PORT d[10] (3.138:3.138:3.138) (2.792:2.792:2.792))
        (PORT d[11] (2.941:2.941:2.941) (2.713:2.713:2.713))
        (PORT d[12] (2.685:2.685:2.685) (2.347:2.347:2.347))
        (PORT clk (1.815:1.815:1.815) (1.883:1.883:1.883))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a3.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.194:2.194:2.194) (1.891:1.891:1.891))
        (PORT clk (1.815:1.815:1.815) (1.883:1.883:1.883))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a3.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.818:1.818:1.818) (1.887:1.887:1.887))
        (PORT d[0] (2.816:2.816:2.816) (2.523:2.523:2.523))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a3.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.819:1.819:1.819) (1.888:1.888:1.888))
        (IOPATH (posedge clk) pulse (0:0:0) (2.49:2.49:2.49))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a3.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.819:1.819:1.819) (1.888:1.888:1.888))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a3.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.819:1.819:1.819) (1.888:1.888:1.888))
        (IOPATH (posedge clk) pulse (0:0:0) (3.129:3.129:3.129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a3.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.819:1.819:1.819) (1.888:1.888:1.888))
        (IOPATH (posedge clk) pulse (0:0:0) (3.129:3.129:3.129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a3.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.092:3.092:3.092) (2.751:2.751:2.751))
        (PORT d[1] (2.218:2.218:2.218) (1.953:1.953:1.953))
        (PORT d[2] (2.292:2.292:2.292) (2.004:2.004:2.004))
        (PORT d[3] (2.297:2.297:2.297) (2.053:2.053:2.053))
        (PORT d[4] (2.323:2.323:2.323) (2.093:2.093:2.093))
        (PORT d[5] (2.315:2.315:2.315) (2.065:2.065:2.065))
        (PORT d[6] (2.423:2.423:2.423) (2.171:2.171:2.171))
        (PORT d[7] (2.382:2.382:2.382) (2.153:2.153:2.153))
        (PORT d[8] (2.053:2.053:2.053) (1.84:1.84:1.84))
        (PORT d[9] (2:2:2) (1.819:1.819:1.819))
        (PORT d[10] (2.315:2.315:2.315) (2.068:2.068:2.068))
        (PORT d[11] (2.373:2.373:2.373) (2.14:2.14:2.14))
        (PORT d[12] (2.061:2.061:2.061) (1.874:1.874:1.874))
        (PORT clk (1.771:1.771:1.771) (1.795:1.795:1.795))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a3.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.668:2.668:2.668) (2.375:2.375:2.375))
        (PORT clk (1.771:1.771:1.771) (1.795:1.795:1.795))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a3.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.771:1.771:1.771) (1.795:1.795:1.795))
        (PORT d[0] (3.352:3.352:3.352) (2.954:2.954:2.954))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a3.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.772:1.772:1.772) (1.796:1.796:1.796))
        (IOPATH (posedge clk) pulse (0:0:0) (2.957:2.957:2.957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a3.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.772:1.772:1.772) (1.796:1.796:1.796))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a3.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.772:1.772:1.772) (1.796:1.796:1.796))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a19.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.768:1.768:1.768) (1.522:1.522:1.522))
        (PORT clk (1.824:1.824:1.824) (1.889:1.889:1.889))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a19.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.141:2.141:2.141) (1.945:1.945:1.945))
        (PORT d[1] (2.006:2.006:2.006) (1.751:1.751:1.751))
        (PORT d[2] (1.958:1.958:1.958) (1.71:1.71:1.71))
        (PORT d[3] (1.962:1.962:1.962) (1.715:1.715:1.715))
        (PORT d[4] (2.447:2.447:2.447) (2.183:2.183:2.183))
        (PORT d[5] (2.041:2.041:2.041) (1.867:1.867:1.867))
        (PORT d[6] (2.399:2.399:2.399) (2.127:2.127:2.127))
        (PORT d[7] (2.139:2.139:2.139) (1.932:1.932:1.932))
        (PORT d[8] (2.819:2.819:2.819) (2.548:2.548:2.548))
        (PORT d[9] (2:2:2) (1.773:1.773:1.773))
        (PORT d[10] (2.071:2.071:2.071) (1.88:1.88:1.88))
        (PORT d[11] (1.909:1.909:1.909) (1.676:1.676:1.676))
        (PORT d[12] (1.933:1.933:1.933) (1.682:1.682:1.682))
        (PORT clk (1.821:1.821:1.821) (1.885:1.885:1.885))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a19.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.762:1.762:1.762) (1.509:1.509:1.509))
        (PORT clk (1.821:1.821:1.821) (1.885:1.885:1.885))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a19.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.824:1.824:1.824) (1.889:1.889:1.889))
        (PORT d[0] (2.384:2.384:2.384) (2.141:2.141:2.141))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a19.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.825:1.825:1.825) (1.89:1.89:1.89))
        (IOPATH (posedge clk) pulse (0:0:0) (2.49:2.49:2.49))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a19.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.825:1.825:1.825) (1.89:1.89:1.89))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a19.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.825:1.825:1.825) (1.89:1.89:1.89))
        (IOPATH (posedge clk) pulse (0:0:0) (3.129:3.129:3.129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a19.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.825:1.825:1.825) (1.89:1.89:1.89))
        (IOPATH (posedge clk) pulse (0:0:0) (3.129:3.129:3.129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a19.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.007:2.007:2.007) (1.797:1.797:1.797))
        (PORT d[1] (3.211:3.211:3.211) (2.97:2.97:2.97))
        (PORT d[2] (3.756:3.756:3.756) (3.263:3.263:3.263))
        (PORT d[3] (3.497:3.497:3.497) (3.099:3.099:3.099))
        (PORT d[4] (3.136:3.136:3.136) (2.812:2.812:2.812))
        (PORT d[5] (2.419:2.419:2.419) (2.217:2.217:2.217))
        (PORT d[6] (3.505:3.505:3.505) (3.149:3.149:3.149))
        (PORT d[7] (1.619:1.619:1.619) (1.467:1.467:1.467))
        (PORT d[8] (3.275:3.275:3.275) (2.932:2.932:2.932))
        (PORT d[9] (2.888:2.888:2.888) (2.638:2.638:2.638))
        (PORT d[10] (3.547:3.547:3.547) (3.16:3.16:3.16))
        (PORT d[11] (1.629:1.629:1.629) (1.47:1.47:1.47))
        (PORT d[12] (2.429:2.429:2.429) (2.219:2.219:2.219))
        (PORT clk (1.777:1.777:1.777) (1.797:1.797:1.797))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a19.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.284:2.284:2.284) (2.052:2.052:2.052))
        (PORT clk (1.777:1.777:1.777) (1.797:1.797:1.797))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a19.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.777:1.777:1.777) (1.797:1.797:1.797))
        (PORT d[0] (3.877:3.877:3.877) (3.447:3.447:3.447))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a19.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.778:1.778:1.778) (1.798:1.798:1.798))
        (IOPATH (posedge clk) pulse (0:0:0) (2.957:2.957:2.957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a19.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.778:1.778:1.778) (1.798:1.798:1.798))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a19.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.778:1.778:1.778) (1.798:1.798:1.798))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|TFT_RGB\[3\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.364:0.364:0.364) (0.433:0.433:0.433))
        (PORT datab (1.676:1.676:1.676) (1.422:1.422:1.422))
        (PORT datad (1.203:1.203:1.203) (1.045:1.045:1.045))
        (IOPATH dataa combout (0.428:0.428:0.428) (0.449:0.449:0.449))
        (IOPATH datab combout (0.437:0.437:0.437) (0.407:0.407:0.407))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE TFT_CTRL\|TFT_RGB\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.448:1.448:1.448) (1.493:1.493:1.493))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT asdata (2.198:2.198:2.198) (1.88:1.88:1.88))
        (PORT sclr (0.896:0.896:0.896) (0.958:0.958:0.958))
        (PORT sload (1.529:1.529:1.529) (1.495:1.495:1.495))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
      (HOLD sload (posedge clk) (0.195:0.195:0.195))
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE Camera_Data\[4\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (0.7:0.7:0.7) (0.796:0.796:0.796))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DVP_capture\|r_data\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (3.406:3.406:3.406) (3.413:3.413:3.413))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DVP_capture\|r_data\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.453:1.453:1.453) (1.495:1.495:1.495))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DVP_capture\|r_datapixel\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.36:1.36:1.36) (1.245:1.245:1.245))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DVP_capture\|r_datapixel\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.438:1.438:1.438) (1.484:1.484:1.484))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.234:1.234:1.234) (1.193:1.193:1.193))
        (PORT ena (1.527:1.527:1.527) (1.411:1.411:1.411))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a20.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.874:1.874:1.874) (1.65:1.65:1.65))
        (PORT clk (1.821:1.821:1.821) (1.887:1.887:1.887))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a20.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.503:2.503:2.503) (2.235:2.235:2.235))
        (PORT d[1] (2.373:2.373:2.373) (2.075:2.075:2.075))
        (PORT d[2] (1.905:1.905:1.905) (1.653:1.653:1.653))
        (PORT d[3] (1.897:1.897:1.897) (1.671:1.671:1.671))
        (PORT d[4] (2.097:2.097:2.097) (1.898:1.898:1.898))
        (PORT d[5] (2.155:2.155:2.155) (1.957:1.957:1.957))
        (PORT d[6] (2.358:2.358:2.358) (2.097:2.097:2.097))
        (PORT d[7] (2.142:2.142:2.142) (1.932:1.932:1.932))
        (PORT d[8] (2.44:2.44:2.44) (2.211:2.211:2.211))
        (PORT d[9] (2.006:2.006:2.006) (1.779:1.779:1.779))
        (PORT d[10] (2.107:2.107:2.107) (1.926:1.926:1.926))
        (PORT d[11] (3.114:3.114:3.114) (2.922:2.922:2.922))
        (PORT d[12] (1.932:1.932:1.932) (1.672:1.672:1.672))
        (PORT clk (1.818:1.818:1.818) (1.883:1.883:1.883))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a20.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.883:1.883:1.883) (1.611:1.611:1.611))
        (PORT clk (1.818:1.818:1.818) (1.883:1.883:1.883))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a20.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.821:1.821:1.821) (1.887:1.887:1.887))
        (PORT d[0] (2.454:2.454:2.454) (2.221:2.221:2.221))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a20.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.822:1.822:1.822) (1.888:1.888:1.888))
        (IOPATH (posedge clk) pulse (0:0:0) (2.49:2.49:2.49))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a20.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.822:1.822:1.822) (1.888:1.888:1.888))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a20.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.822:1.822:1.822) (1.888:1.888:1.888))
        (IOPATH (posedge clk) pulse (0:0:0) (3.129:3.129:3.129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a20.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.822:1.822:1.822) (1.888:1.888:1.888))
        (IOPATH (posedge clk) pulse (0:0:0) (3.129:3.129:3.129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a20.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.582:1.582:1.582) (1.423:1.423:1.423))
        (PORT d[1] (2.887:2.887:2.887) (2.696:2.696:2.696))
        (PORT d[2] (1.608:1.608:1.608) (1.413:1.413:1.413))
        (PORT d[3] (2.872:2.872:2.872) (2.651:2.651:2.651))
        (PORT d[4] (2.745:2.745:2.745) (2.465:2.465:2.465))
        (PORT d[5] (2.045:2.045:2.045) (1.881:1.881:1.881))
        (PORT d[6] (4.248:4.248:4.248) (3.807:3.807:3.807))
        (PORT d[7] (1.671:1.671:1.671) (1.515:1.515:1.515))
        (PORT d[8] (3.329:3.329:3.329) (3.107:3.107:3.107))
        (PORT d[9] (3.52:3.52:3.52) (3.174:3.174:3.174))
        (PORT d[10] (3.93:3.93:3.93) (3.502:3.502:3.502))
        (PORT d[11] (1.652:1.652:1.652) (1.494:1.494:1.494))
        (PORT d[12] (2.798:2.798:2.798) (2.543:2.543:2.543))
        (PORT clk (1.774:1.774:1.774) (1.795:1.795:1.795))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a20.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.69:2.69:2.69) (2.417:2.417:2.417))
        (PORT clk (1.774:1.774:1.774) (1.795:1.795:1.795))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a20.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.774:1.774:1.774) (1.795:1.795:1.795))
        (PORT d[0] (3.917:3.917:3.917) (3.503:3.503:3.503))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a20.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.775:1.775:1.775) (1.796:1.796:1.796))
        (IOPATH (posedge clk) pulse (0:0:0) (2.957:2.957:2.957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a20.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.775:1.775:1.775) (1.796:1.796:1.796))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a20.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.775:1.775:1.775) (1.796:1.796:1.796))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a4.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.247:2.247:2.247) (1.972:1.972:1.972))
        (PORT clk (1.827:1.827:1.827) (1.895:1.895:1.895))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a4.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.492:2.492:2.492) (2.233:2.233:2.233))
        (PORT d[1] (1.906:1.906:1.906) (1.688:1.688:1.688))
        (PORT d[2] (2.261:2.261:2.261) (1.945:1.945:1.945))
        (PORT d[3] (2.325:2.325:2.325) (2.053:2.053:2.053))
        (PORT d[4] (2.441:2.441:2.441) (2.213:2.213:2.213))
        (PORT d[5] (2.517:2.517:2.517) (2.276:2.276:2.276))
        (PORT d[6] (2.368:2.368:2.368) (2.141:2.141:2.141))
        (PORT d[7] (2.842:2.842:2.842) (2.544:2.544:2.544))
        (PORT d[8] (2.763:2.763:2.763) (2.45:2.45:2.45))
        (PORT d[9] (1.928:1.928:1.928) (1.737:1.737:1.737))
        (PORT d[10] (2.442:2.442:2.442) (2.225:2.225:2.225))
        (PORT d[11] (3.061:3.061:3.061) (2.871:2.871:2.871))
        (PORT d[12] (2.679:2.679:2.679) (2.342:2.342:2.342))
        (PORT clk (1.824:1.824:1.824) (1.891:1.891:1.891))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a4.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.067:2.067:2.067) (1.742:1.742:1.742))
        (PORT clk (1.824:1.824:1.824) (1.891:1.891:1.891))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a4.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.827:1.827:1.827) (1.895:1.895:1.895))
        (PORT d[0] (2.726:2.726:2.726) (2.397:2.397:2.397))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a4.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.828:1.828:1.828) (1.896:1.896:1.896))
        (IOPATH (posedge clk) pulse (0:0:0) (2.49:2.49:2.49))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a4.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.828:1.828:1.828) (1.896:1.896:1.896))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a4.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.828:1.828:1.828) (1.896:1.896:1.896))
        (IOPATH (posedge clk) pulse (0:0:0) (3.129:3.129:3.129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a4.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.828:1.828:1.828) (1.896:1.896:1.896))
        (IOPATH (posedge clk) pulse (0:0:0) (3.129:3.129:3.129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a4.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.957:1.957:1.957) (1.753:1.753:1.753))
        (PORT d[1] (2.827:2.827:2.827) (2.65:2.65:2.65))
        (PORT d[2] (2.013:2.013:2.013) (1.786:1.786:1.786))
        (PORT d[3] (2.386:2.386:2.386) (2.204:2.204:2.204))
        (PORT d[4] (2.002:2.002:2.002) (1.79:1.79:1.79))
        (PORT d[5] (1.979:1.979:1.979) (1.819:1.819:1.819))
        (PORT d[6] (2.253:2.253:2.253) (2:2:2))
        (PORT d[7] (2.005:2.005:2.005) (1.812:1.812:1.812))
        (PORT d[8] (3.303:3.303:3.303) (3.085:3.085:3.085))
        (PORT d[9] (2.797:2.797:2.797) (2.583:2.583:2.583))
        (PORT d[10] (2.523:2.523:2.523) (2.213:2.213:2.213))
        (PORT d[11] (2.044:2.044:2.044) (1.843:1.843:1.843))
        (PORT d[12] (1.942:1.942:1.942) (1.738:1.738:1.738))
        (PORT clk (1.78:1.78:1.78) (1.803:1.803:1.803))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a4.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.129:3.129:3.129) (2.813:2.813:2.813))
        (PORT clk (1.78:1.78:1.78) (1.803:1.803:1.803))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a4.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.78:1.78:1.78) (1.803:1.803:1.803))
        (PORT d[0] (3.011:3.011:3.011) (2.675:2.675:2.675))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a4.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.781:1.781:1.781) (1.804:1.804:1.804))
        (IOPATH (posedge clk) pulse (0:0:0) (2.957:2.957:2.957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a4.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.781:1.781:1.781) (1.804:1.804:1.804))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a4.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.781:1.781:1.781) (1.804:1.804:1.804))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|TFT_RGB\[4\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.01:1.01:1.01) (0.982:0.982:0.982))
        (PORT datab (1.579:1.579:1.579) (1.345:1.345:1.345))
        (PORT datad (2.017:2.017:2.017) (1.745:1.745:1.745))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH datab combout (0.415:0.415:0.415) (0.425:0.425:0.425))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE Camera_Data\[5\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (0.7:0.7:0.7) (0.796:0.796:0.796))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DVP_capture\|r_data\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (3.73:3.73:3.73) (3.854:3.854:3.854))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DVP_capture\|r_data\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.453:1.453:1.453) (1.495:1.495:1.495))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DVP_capture\|r_datapixel\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.262:1.262:1.262) (1.161:1.161:1.161))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DVP_capture\|r_datapixel\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.438:1.438:1.438) (1.484:1.484:1.484))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.234:1.234:1.234) (1.193:1.193:1.193))
        (PORT ena (1.527:1.527:1.527) (1.411:1.411:1.411))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a36.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.16:1.16:1.16) (1.019:1.019:1.019))
        (PORT d[1] (1.462:1.462:1.462) (1.283:1.283:1.283))
        (PORT clk (1.816:1.816:1.816) (1.883:1.883:1.883))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a36.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.179:2.179:2.179) (1.989:1.989:1.989))
        (PORT d[1] (1.58:1.58:1.58) (1.415:1.415:1.415))
        (PORT d[2] (1.961:1.961:1.961) (1.722:1.722:1.722))
        (PORT d[3] (1.926:1.926:1.926) (1.693:1.693:1.693))
        (PORT d[4] (2.436:2.436:2.436) (2.196:2.196:2.196))
        (PORT d[5] (2.072:2.072:2.072) (1.903:1.903:1.903))
        (PORT d[6] (1.972:1.972:1.972) (1.736:1.736:1.736))
        (PORT d[7] (2.842:2.842:2.842) (2.546:2.546:2.546))
        (PORT d[8] (2.597:2.597:2.597) (2.379:2.379:2.379))
        (PORT d[9] (2.025:2.025:2.025) (1.813:1.813:1.813))
        (PORT d[10] (2.052:2.052:2.052) (1.897:1.897:1.897))
        (PORT d[11] (2.933:2.933:2.933) (2.691:2.691:2.691))
        (PORT clk (1.813:1.813:1.813) (1.879:1.879:1.879))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a36.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.836:1.836:1.836) (1.583:1.583:1.583))
        (PORT clk (1.813:1.813:1.813) (1.879:1.879:1.879))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a36.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.816:1.816:1.816) (1.883:1.883:1.883))
        (PORT d[0] (2.374:2.374:2.374) (2.122:2.122:2.122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a36.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.817:1.817:1.817) (1.884:1.884:1.884))
        (IOPATH (posedge clk) pulse (0:0:0) (2.49:2.49:2.49))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a36.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.817:1.817:1.817) (1.884:1.884:1.884))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a36.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.817:1.817:1.817) (1.884:1.884:1.884))
        (IOPATH (posedge clk) pulse (0:0:0) (3.129:3.129:3.129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a36.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.817:1.817:1.817) (1.884:1.884:1.884))
        (IOPATH (posedge clk) pulse (0:0:0) (3.129:3.129:3.129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a36.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.358:2.358:2.358) (2.112:2.112:2.112))
        (PORT d[1] (3.077:3.077:3.077) (2.708:2.708:2.708))
        (PORT d[2] (3.428:3.428:3.428) (2.977:2.977:2.977))
        (PORT d[3] (3.12:3.12:3.12) (2.768:2.768:2.768))
        (PORT d[4] (1.717:1.717:1.717) (1.577:1.577:1.577))
        (PORT d[5] (2.838:2.838:2.838) (2.583:2.583:2.583))
        (PORT d[6] (3.495:3.495:3.495) (3.137:3.137:3.137))
        (PORT d[7] (1.608:1.608:1.608) (1.465:1.465:1.465))
        (PORT d[8] (2.88:2.88:2.88) (2.579:2.579:2.579))
        (PORT d[9] (2.476:2.476:2.476) (2.27:2.27:2.27))
        (PORT d[10] (3.521:3.521:3.521) (3.141:3.141:3.141))
        (PORT d[11] (1.617:1.617:1.617) (1.467:1.467:1.467))
        (PORT clk (1.769:1.769:1.769) (1.791:1.791:1.791))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a36.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.254:2.254:2.254) (2.017:2.017:2.017))
        (PORT clk (1.769:1.769:1.769) (1.791:1.791:1.791))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a36.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.769:1.769:1.769) (1.791:1.791:1.791))
        (PORT d[0] (2.132:2.132:2.132) (1.941:1.941:1.941))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a36.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.77:1.77:1.77) (1.792:1.792:1.792))
        (IOPATH (posedge clk) pulse (0:0:0) (2.957:2.957:2.957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a36.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.77:1.77:1.77) (1.792:1.792:1.792))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a36.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.77:1.77:1.77) (1.792:1.792:1.792))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE TFT_CTRL\|TFT_RGB\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.448:1.448:1.448) (1.493:1.493:1.493))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT asdata (1.581:1.581:1.581) (1.439:1.439:1.439))
        (PORT sclr (1.502:1.502:1.502) (1.435:1.435:1.435))
        (PORT sload (1.66:1.66:1.66) (1.647:1.647:1.647))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
      (HOLD sload (posedge clk) (0.195:0.195:0.195))
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a5.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.596:2.596:2.596) (2.243:2.243:2.243))
        (PORT clk (1.816:1.816:1.816) (1.883:1.883:1.883))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a5.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.826:2.826:2.826) (2.512:2.512:2.512))
        (PORT d[1] (2.379:2.379:2.379) (2.124:2.124:2.124))
        (PORT d[2] (2.765:2.765:2.765) (2.434:2.434:2.434))
        (PORT d[3] (2.28:2.28:2.28) (2.04:2.04:2.04))
        (PORT d[4] (2.897:2.897:2.897) (2.614:2.614:2.614))
        (PORT d[5] (2.819:2.819:2.819) (2.564:2.564:2.564))
        (PORT d[6] (3.144:3.144:3.144) (2.788:2.788:2.788))
        (PORT d[7] (3.259:3.259:3.259) (2.922:2.922:2.922))
        (PORT d[8] (3.007:3.007:3.007) (2.749:2.749:2.749))
        (PORT d[9] (2.6:2.6:2.6) (2.419:2.419:2.419))
        (PORT d[10] (2.857:2.857:2.857) (2.596:2.596:2.596))
        (PORT d[11] (2.984:2.984:2.984) (2.767:2.767:2.767))
        (PORT d[12] (2.94:2.94:2.94) (2.57:2.57:2.57))
        (PORT clk (1.813:1.813:1.813) (1.879:1.879:1.879))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a5.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.246:2.246:2.246) (1.96:1.96:1.96))
        (PORT clk (1.813:1.813:1.813) (1.879:1.879:1.879))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a5.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.816:1.816:1.816) (1.883:1.883:1.883))
        (PORT d[0] (2.868:2.868:2.868) (2.592:2.592:2.592))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a5.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.817:1.817:1.817) (1.884:1.884:1.884))
        (IOPATH (posedge clk) pulse (0:0:0) (2.49:2.49:2.49))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a5.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.817:1.817:1.817) (1.884:1.884:1.884))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a5.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.817:1.817:1.817) (1.884:1.884:1.884))
        (IOPATH (posedge clk) pulse (0:0:0) (3.129:3.129:3.129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a5.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.817:1.817:1.817) (1.884:1.884:1.884))
        (IOPATH (posedge clk) pulse (0:0:0) (3.129:3.129:3.129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a5.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.809:2.809:2.809) (2.523:2.523:2.523))
        (PORT d[1] (2.623:2.623:2.623) (2.311:2.311:2.311))
        (PORT d[2] (2.664:2.664:2.664) (2.302:2.302:2.302))
        (PORT d[3] (2.71:2.71:2.71) (2.394:2.394:2.394))
        (PORT d[4] (2.744:2.744:2.744) (2.455:2.455:2.455))
        (PORT d[5] (2.72:2.72:2.72) (2.422:2.422:2.422))
        (PORT d[6] (2.727:2.727:2.727) (2.449:2.449:2.449))
        (PORT d[7] (2.406:2.406:2.406) (2.166:2.166:2.166))
        (PORT d[8] (2.49:2.49:2.49) (2.227:2.227:2.227))
        (PORT d[9] (2.001:2.001:2.001) (1.849:1.849:1.849))
        (PORT d[10] (2.784:2.784:2.784) (2.483:2.483:2.483))
        (PORT d[11] (2.367:2.367:2.367) (2.136:2.136:2.136))
        (PORT d[12] (2.001:2.001:2.001) (1.822:1.822:1.822))
        (PORT clk (1.769:1.769:1.769) (1.791:1.791:1.791))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a5.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.649:2.649:2.649) (2.354:2.354:2.354))
        (PORT clk (1.769:1.769:1.769) (1.791:1.791:1.791))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a5.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.769:1.769:1.769) (1.791:1.791:1.791))
        (PORT d[0] (3.44:3.44:3.44) (3.019:3.019:3.019))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a5.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.77:1.77:1.77) (1.792:1.792:1.792))
        (IOPATH (posedge clk) pulse (0:0:0) (2.957:2.957:2.957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a5.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.77:1.77:1.77) (1.792:1.792:1.792))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a5.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.77:1.77:1.77) (1.792:1.792:1.792))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a21.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.235:2.235:2.235) (1.934:1.934:1.934))
        (PORT clk (1.814:1.814:1.814) (1.882:1.882:1.882))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a21.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.525:2.525:2.525) (2.286:2.286:2.286))
        (PORT d[1] (1.974:1.974:1.974) (1.771:1.771:1.771))
        (PORT d[2] (2.363:2.363:2.363) (2.083:2.083:2.083))
        (PORT d[3] (2.373:2.373:2.373) (2.089:2.089:2.089))
        (PORT d[4] (2.916:2.916:2.916) (2.627:2.627:2.627))
        (PORT d[5] (2.46:2.46:2.46) (2.253:2.253:2.253))
        (PORT d[6] (2.798:2.798:2.798) (2.492:2.492:2.492))
        (PORT d[7] (3.27:3.27:3.27) (2.928:2.928:2.928))
        (PORT d[8] (3.05:3.05:3.05) (2.781:2.781:2.781))
        (PORT d[9] (2.596:2.596:2.596) (2.41:2.41:2.41))
        (PORT d[10] (2.801:2.801:2.801) (2.552:2.552:2.552))
        (PORT d[11] (2.995:2.995:2.995) (2.781:2.781:2.781))
        (PORT d[12] (2.941:2.941:2.941) (2.57:2.57:2.57))
        (PORT clk (1.811:1.811:1.811) (1.878:1.878:1.878))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a21.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.118:2.118:2.118) (1.828:1.828:1.828))
        (PORT clk (1.811:1.811:1.811) (1.878:1.878:1.878))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a21.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.814:1.814:1.814) (1.882:1.882:1.882))
        (PORT d[0] (2.74:2.74:2.74) (2.46:2.46:2.46))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a21.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.815:1.815:1.815) (1.883:1.883:1.883))
        (IOPATH (posedge clk) pulse (0:0:0) (2.49:2.49:2.49))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a21.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.815:1.815:1.815) (1.883:1.883:1.883))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a21.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.815:1.815:1.815) (1.883:1.883:1.883))
        (IOPATH (posedge clk) pulse (0:0:0) (3.129:3.129:3.129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a21.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.815:1.815:1.815) (1.883:1.883:1.883))
        (IOPATH (posedge clk) pulse (0:0:0) (3.129:3.129:3.129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a21.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.801:2.801:2.801) (2.514:2.514:2.514))
        (PORT d[1] (2.376:2.376:2.376) (2.204:2.204:2.204))
        (PORT d[2] (2.992:2.992:2.992) (2.583:2.583:2.583))
        (PORT d[3] (2.725:2.725:2.725) (2.412:2.412:2.412))
        (PORT d[4] (2.785:2.785:2.785) (2.491:2.491:2.491))
        (PORT d[5] (2.653:2.653:2.653) (2.368:2.368:2.368))
        (PORT d[6] (2.733:2.733:2.733) (2.456:2.456:2.456))
        (PORT d[7] (2.001:2.001:2.001) (1.818:1.818:1.818))
        (PORT d[8] (2.457:2.457:2.457) (2.201:2.201:2.201))
        (PORT d[9] (1.981:1.981:1.981) (1.791:1.791:1.791))
        (PORT d[10] (2.792:2.792:2.792) (2.492:2.492:2.492))
        (PORT d[11] (3.037:3.037:3.037) (2.667:2.667:2.667))
        (PORT d[12] (2.007:2.007:2.007) (1.83:1.83:1.83))
        (PORT clk (1.767:1.767:1.767) (1.79:1.79:1.79))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a21.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.245:2.245:2.245) (2.005:2.005:2.005))
        (PORT clk (1.767:1.767:1.767) (1.79:1.79:1.79))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a21.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.767:1.767:1.767) (1.79:1.79:1.79))
        (PORT d[0] (2.739:2.739:2.739) (2.454:2.454:2.454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a21.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.768:1.768:1.768) (1.791:1.791:1.791))
        (IOPATH (posedge clk) pulse (0:0:0) (2.957:2.957:2.957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a21.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.768:1.768:1.768) (1.791:1.791:1.791))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a21.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.768:1.768:1.768) (1.791:1.791:1.791))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|TFT_RGB\[5\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.01:1.01:1.01) (0.982:0.982:0.982))
        (PORT datab (1.621:1.621:1.621) (1.374:1.374:1.374))
        (PORT datad (1.521:1.521:1.521) (1.327:1.327:1.327))
        (IOPATH dataa combout (0.428:0.428:0.428) (0.449:0.449:0.449))
        (IOPATH datab combout (0.437:0.437:0.437) (0.407:0.407:0.407))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE TFT_CTRL\|TFT_RGB\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.448:1.448:1.448) (1.493:1.493:1.493))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT asdata (1.648:1.648:1.648) (1.466:1.466:1.466))
        (PORT sclr (1.502:1.502:1.502) (1.435:1.435:1.435))
        (PORT sload (1.66:1.66:1.66) (1.647:1.647:1.647))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
      (HOLD sload (posedge clk) (0.195:0.195:0.195))
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE Camera_Data\[6\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (0.69:0.69:0.69) (0.786:0.786:0.786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DVP_capture\|r_data\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (3.249:3.249:3.249) (3.333:3.333:3.333))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DVP_capture\|r_data\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.453:1.453:1.453) (1.495:1.495:1.495))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DVP_capture\|r_datapixel\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.218:1.218:1.218) (1.099:1.099:1.099))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DVP_capture\|r_datapixel\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.438:1.438:1.438) (1.484:1.484:1.484))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.234:1.234:1.234) (1.193:1.193:1.193))
        (PORT ena (1.527:1.527:1.527) (1.411:1.411:1.411))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a22.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.701:1.701:1.701) (1.566:1.566:1.566))
        (PORT clk (1.83:1.83:1.83) (1.897:1.897:1.897))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a22.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.369:2.369:2.369) (2.227:2.227:2.227))
        (PORT d[1] (2.211:2.211:2.211) (2.05:2.05:2.05))
        (PORT d[2] (2.449:2.449:2.449) (2.312:2.312:2.312))
        (PORT d[3] (2.159:2.159:2.159) (2.006:2.006:2.006))
        (PORT d[4] (1.962:1.962:1.962) (1.881:1.881:1.881))
        (PORT d[5] (2.386:2.386:2.386) (2.253:2.253:2.253))
        (PORT d[6] (2.295:2.295:2.295) (2.174:2.174:2.174))
        (PORT d[7] (1.956:1.956:1.956) (1.886:1.886:1.886))
        (PORT d[8] (2.588:2.588:2.588) (2.35:2.35:2.35))
        (PORT d[9] (2.208:2.208:2.208) (2.036:2.036:2.036))
        (PORT d[10] (2.553:2.553:2.553) (2.427:2.427:2.427))
        (PORT d[11] (1.916:1.916:1.916) (1.783:1.783:1.783))
        (PORT d[12] (1.84:1.84:1.84) (1.712:1.712:1.712))
        (PORT clk (1.827:1.827:1.827) (1.893:1.893:1.893))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a22.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.082:2.082:2.082) (1.849:1.849:1.849))
        (PORT clk (1.827:1.827:1.827) (1.893:1.893:1.893))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a22.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.83:1.83:1.83) (1.897:1.897:1.897))
        (PORT d[0] (2.704:2.704:2.704) (2.481:2.481:2.481))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a22.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.831:1.831:1.831) (1.898:1.898:1.898))
        (IOPATH (posedge clk) pulse (0:0:0) (2.49:2.49:2.49))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a22.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.831:1.831:1.831) (1.898:1.898:1.898))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a22.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.831:1.831:1.831) (1.898:1.898:1.898))
        (IOPATH (posedge clk) pulse (0:0:0) (3.129:3.129:3.129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a22.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.831:1.831:1.831) (1.898:1.898:1.898))
        (IOPATH (posedge clk) pulse (0:0:0) (3.129:3.129:3.129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a22.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.556:2.556:2.556) (2.327:2.327:2.327))
        (PORT d[1] (2.418:2.418:2.418) (2.23:2.23:2.23))
        (PORT d[2] (3.144:3.144:3.144) (2.787:2.787:2.787))
        (PORT d[3] (2.771:2.771:2.771) (2.508:2.508:2.508))
        (PORT d[4] (2.786:2.786:2.786) (2.537:2.537:2.537))
        (PORT d[5] (2.83:2.83:2.83) (2.546:2.546:2.546))
        (PORT d[6] (2.874:2.874:2.874) (2.595:2.595:2.595))
        (PORT d[7] (2.741:2.741:2.741) (2.45:2.45:2.45))
        (PORT d[8] (3.252:3.252:3.252) (3.005:3.005:3.005))
        (PORT d[9] (2.726:2.726:2.726) (2.447:2.447:2.447))
        (PORT d[10] (2.926:2.926:2.926) (2.657:2.657:2.657))
        (PORT d[11] (3.915:3.915:3.915) (3.557:3.557:3.557))
        (PORT d[12] (2.73:2.73:2.73) (2.462:2.462:2.462))
        (PORT clk (1.783:1.783:1.783) (1.805:1.805:1.805))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a22.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4.395:4.395:4.395) (3.823:3.823:3.823))
        (PORT clk (1.783:1.783:1.783) (1.805:1.805:1.805))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a22.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.783:1.783:1.783) (1.805:1.805:1.805))
        (PORT d[0] (2.861:2.861:2.861) (2.569:2.569:2.569))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a22.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.784:1.784:1.784) (1.806:1.806:1.806))
        (IOPATH (posedge clk) pulse (0:0:0) (2.957:2.957:2.957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a22.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.784:1.784:1.784) (1.806:1.806:1.806))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a22.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.784:1.784:1.784) (1.806:1.806:1.806))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a6.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.799:1.799:1.799) (1.651:1.651:1.651))
        (PORT clk (1.834:1.834:1.834) (1.902:1.902:1.902))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a6.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.385:2.385:2.385) (2.246:2.246:2.246))
        (PORT d[1] (2.221:2.221:2.221) (2.061:2.061:2.061))
        (PORT d[2] (2.383:2.383:2.383) (2.253:2.253:2.253))
        (PORT d[3] (2.54:2.54:2.54) (2.31:2.31:2.31))
        (PORT d[4] (2.37:2.37:2.37) (2.235:2.235:2.235))
        (PORT d[5] (2.416:2.416:2.416) (2.281:2.281:2.281))
        (PORT d[6] (2.614:2.614:2.614) (2.433:2.433:2.433))
        (PORT d[7] (2.337:2.337:2.337) (2.222:2.222:2.222))
        (PORT d[8] (2.577:2.577:2.577) (2.346:2.346:2.346))
        (PORT d[9] (2.23:2.23:2.23) (2.061:2.061:2.061))
        (PORT d[10] (2.951:2.951:2.951) (2.776:2.776:2.776))
        (PORT d[11] (2.287:2.287:2.287) (2.108:2.108:2.108))
        (PORT d[12] (2.178:2.178:2.178) (2.011:2.011:2.011))
        (PORT clk (1.831:1.831:1.831) (1.898:1.898:1.898))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a6.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.426:2.426:2.426) (2.163:2.163:2.163))
        (PORT clk (1.831:1.831:1.831) (1.898:1.898:1.898))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a6.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.834:1.834:1.834) (1.902:1.902:1.902))
        (PORT d[0] (3.048:3.048:3.048) (2.795:2.795:2.795))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a6.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.835:1.835:1.835) (1.903:1.903:1.903))
        (IOPATH (posedge clk) pulse (0:0:0) (2.49:2.49:2.49))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a6.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.835:1.835:1.835) (1.903:1.903:1.903))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a6.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.835:1.835:1.835) (1.903:1.903:1.903))
        (IOPATH (posedge clk) pulse (0:0:0) (3.129:3.129:3.129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a6.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.835:1.835:1.835) (1.903:1.903:1.903))
        (IOPATH (posedge clk) pulse (0:0:0) (3.129:3.129:3.129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a6.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.529:2.529:2.529) (2.308:2.308:2.308))
        (PORT d[1] (2.706:2.706:2.706) (2.482:2.482:2.482))
        (PORT d[2] (2.68:2.68:2.68) (2.362:2.362:2.362))
        (PORT d[3] (2.683:2.683:2.683) (2.39:2.39:2.39))
        (PORT d[4] (2.486:2.486:2.486) (2.257:2.257:2.257))
        (PORT d[5] (2.465:2.465:2.465) (2.225:2.225:2.225))
        (PORT d[6] (2.579:2.579:2.579) (2.369:2.369:2.369))
        (PORT d[7] (2.374:2.374:2.374) (2.128:2.128:2.128))
        (PORT d[8] (2.754:2.754:2.754) (2.463:2.463:2.463))
        (PORT d[9] (2.385:2.385:2.385) (2.152:2.152:2.152))
        (PORT d[10] (2.49:2.49:2.49) (2.269:2.269:2.269))
        (PORT d[11] (3.605:3.605:3.605) (3.29:3.29:3.29))
        (PORT d[12] (2.403:2.403:2.403) (2.169:2.169:2.169))
        (PORT clk (1.787:1.787:1.787) (1.81:1.81:1.81))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a6.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.678:3.678:3.678) (3.206:3.206:3.206))
        (PORT clk (1.787:1.787:1.787) (1.81:1.81:1.81))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a6.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.787:1.787:1.787) (1.81:1.81:1.81))
        (PORT d[0] (3.445:3.445:3.445) (3.065:3.065:3.065))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a6.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.788:1.788:1.788) (1.811:1.811:1.811))
        (IOPATH (posedge clk) pulse (0:0:0) (2.957:2.957:2.957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a6.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.788:1.788:1.788) (1.811:1.811:1.811))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a6.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.788:1.788:1.788) (1.811:1.811:1.811))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|TFT_RGB\[6\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.453:1.453:1.453) (1.239:1.239:1.239))
        (PORT datab (0.885:0.885:0.885) (0.775:0.775:0.775))
        (PORT datad (1.834:1.834:1.834) (1.539:1.539:1.539))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH datab combout (0.415:0.415:0.415) (0.425:0.425:0.425))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE Camera_Data\[7\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (0.7:0.7:0.7) (0.796:0.796:0.796))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DVP_capture\|r_data\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (3.584:3.584:3.584) (3.683:3.683:3.683))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DVP_capture\|r_data\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.453:1.453:1.453) (1.495:1.495:1.495))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DVP_capture\|r_datapixel\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.214:1.214:1.214) (1.092:1.092:1.092))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DVP_capture\|r_datapixel\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.438:1.438:1.438) (1.484:1.484:1.484))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.234:1.234:1.234) (1.193:1.193:1.193))
        (PORT ena (1.527:1.527:1.527) (1.411:1.411:1.411))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a38.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.02:1.02:1.02) (0.96:0.96:0.96))
        (PORT d[1] (1.013:1.013:1.013) (0.971:0.971:0.971))
        (PORT clk (1.832:1.832:1.832) (1.898:1.898:1.898))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a38.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.983:1.983:1.983) (1.891:1.891:1.891))
        (PORT d[1] (1.539:1.539:1.539) (1.498:1.498:1.498))
        (PORT d[2] (1.547:1.547:1.547) (1.511:1.511:1.511))
        (PORT d[3] (1.817:1.817:1.817) (1.699:1.699:1.699))
        (PORT d[4] (1.57:1.57:1.57) (1.518:1.518:1.518))
        (PORT d[5] (1.553:1.553:1.553) (1.511:1.511:1.511))
        (PORT d[6] (1.531:1.531:1.531) (1.491:1.491:1.491))
        (PORT d[7] (1.563:1.563:1.563) (1.532:1.532:1.532))
        (PORT d[8] (2.176:2.176:2.176) (1.973:1.973:1.973))
        (PORT d[9] (2.219:2.219:2.219) (2.053:2.053:2.053))
        (PORT d[10] (2.612:2.612:2.612) (2.497:2.497:2.497))
        (PORT d[11] (1.441:1.441:1.441) (1.362:1.362:1.362))
        (PORT clk (1.829:1.829:1.829) (1.894:1.894:1.894))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a38.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.662:1.662:1.662) (1.503:1.503:1.503))
        (PORT clk (1.829:1.829:1.829) (1.894:1.894:1.894))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a38.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.832:1.832:1.832) (1.898:1.898:1.898))
        (PORT d[0] (2.284:2.284:2.284) (2.135:2.135:2.135))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a38.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.833:1.833:1.833) (1.899:1.899:1.899))
        (IOPATH (posedge clk) pulse (0:0:0) (2.49:2.49:2.49))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a38.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.833:1.833:1.833) (1.899:1.899:1.899))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a38.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.833:1.833:1.833) (1.899:1.899:1.899))
        (IOPATH (posedge clk) pulse (0:0:0) (3.129:3.129:3.129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a38.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.833:1.833:1.833) (1.899:1.899:1.899))
        (IOPATH (posedge clk) pulse (0:0:0) (3.129:3.129:3.129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a38.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.143:2.143:2.143) (1.956:1.956:1.956))
        (PORT d[1] (3.258:3.258:3.258) (2.977:2.977:2.977))
        (PORT d[2] (3.562:3.562:3.562) (3.164:3.164:3.164))
        (PORT d[3] (3.198:3.198:3.198) (2.89:2.89:2.89))
        (PORT d[4] (1.741:1.741:1.741) (1.613:1.613:1.613))
        (PORT d[5] (1.651:1.651:1.651) (1.512:1.512:1.512))
        (PORT d[6] (3.329:3.329:3.329) (2.997:2.997:2.997))
        (PORT d[7] (2.404:2.404:2.404) (2.156:2.156:2.156))
        (PORT d[8] (1.719:1.719:1.719) (1.564:1.564:1.564))
        (PORT d[9] (3.652:3.652:3.652) (3.272:3.272:3.272))
        (PORT d[10] (3.273:3.273:3.273) (2.968:2.968:2.968))
        (PORT d[11] (4.644:4.644:4.644) (4.186:4.186:4.186))
        (PORT clk (1.785:1.785:1.785) (1.806:1.806:1.806))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a38.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6.036:6.036:6.036) (5.339:5.339:5.339))
        (PORT clk (1.785:1.785:1.785) (1.806:1.806:1.806))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a38.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.785:1.785:1.785) (1.806:1.806:1.806))
        (PORT d[0] (2.772:2.772:2.772) (2.454:2.454:2.454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a38.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.786:1.786:1.786) (1.807:1.807:1.807))
        (IOPATH (posedge clk) pulse (0:0:0) (2.957:2.957:2.957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a38.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.786:1.786:1.786) (1.807:1.807:1.807))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a38.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.786:1.786:1.786) (1.807:1.807:1.807))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE TFT_CTRL\|TFT_RGB\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.445:1.445:1.445) (1.489:1.489:1.489))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT asdata (1.904:1.904:1.904) (1.66:1.66:1.66))
        (PORT sclr (1.737:1.737:1.737) (1.603:1.603:1.603))
        (PORT sload (1.924:1.924:1.924) (1.833:1.833:1.833))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
      (HOLD sload (posedge clk) (0.195:0.195:0.195))
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a23.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.501:1.501:1.501) (1.311:1.311:1.311))
        (PORT clk (1.815:1.815:1.815) (1.882:1.882:1.882))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a23.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.596:2.596:2.596) (2.342:2.342:2.342))
        (PORT d[1] (2.662:2.662:2.662) (2.345:2.345:2.345))
        (PORT d[2] (2.371:2.371:2.371) (2.083:2.083:2.083))
        (PORT d[3] (2.353:2.353:2.353) (2.066:2.066:2.066))
        (PORT d[4] (2.578:2.578:2.578) (2.326:2.326:2.326))
        (PORT d[5] (2.439:2.439:2.439) (2.229:2.229:2.229))
        (PORT d[6] (2.386:2.386:2.386) (2.291:2.291:2.291))
        (PORT d[7] (2.896:2.896:2.896) (2.6:2.6:2.6))
        (PORT d[8] (2.651:2.651:2.651) (2.432:2.432:2.432))
        (PORT d[9] (2.372:2.372:2.372) (2.101:2.101:2.101))
        (PORT d[10] (2.537:2.537:2.537) (2.287:2.287:2.287))
        (PORT d[11] (2.721:2.721:2.721) (2.526:2.526:2.526))
        (PORT d[12] (2.24:2.24:2.24) (1.971:1.971:1.971))
        (PORT clk (1.812:1.812:1.812) (1.878:1.878:1.878))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a23.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.152:2.152:2.152) (1.853:1.853:1.853))
        (PORT clk (1.812:1.812:1.812) (1.878:1.878:1.878))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a23.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.815:1.815:1.815) (1.882:1.882:1.882))
        (PORT d[0] (2.743:2.743:2.743) (2.429:2.429:2.429))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a23.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.816:1.816:1.816) (1.883:1.883:1.883))
        (IOPATH (posedge clk) pulse (0:0:0) (2.49:2.49:2.49))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a23.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.816:1.816:1.816) (1.883:1.883:1.883))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a23.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.816:1.816:1.816) (1.883:1.883:1.883))
        (IOPATH (posedge clk) pulse (0:0:0) (3.129:3.129:3.129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a23.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.816:1.816:1.816) (1.883:1.883:1.883))
        (IOPATH (posedge clk) pulse (0:0:0) (3.129:3.129:3.129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a23.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.415:2.415:2.415) (2.167:2.167:2.167))
        (PORT d[1] (3.005:3.005:3.005) (2.647:2.647:2.647))
        (PORT d[2] (3.079:3.079:3.079) (2.662:2.662:2.662))
        (PORT d[3] (3.1:3.1:3.1) (2.745:2.745:2.745))
        (PORT d[4] (3.169:3.169:3.169) (2.829:2.829:2.829))
        (PORT d[5] (3.047:3.047:3.047) (2.714:2.714:2.714))
        (PORT d[6] (3.112:3.112:3.112) (2.794:2.794:2.794))
        (PORT d[7] (2.022:2.022:2.022) (1.828:1.828:1.828))
        (PORT d[8] (2.878:2.878:2.878) (2.571:2.571:2.571))
        (PORT d[9] (2.425:2.425:2.425) (2.227:2.227:2.227))
        (PORT d[10] (3.166:3.166:3.166) (2.822:2.822:2.822))
        (PORT d[11] (2.027:2.027:2.027) (1.828:1.828:1.828))
        (PORT d[12] (2.017:2.017:2.017) (1.843:1.843:1.843))
        (PORT clk (1.768:1.768:1.768) (1.79:1.79:1.79))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a23.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.261:2.261:2.261) (2.009:2.009:2.009))
        (PORT clk (1.768:1.768:1.768) (1.79:1.79:1.79))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a23.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.768:1.768:1.768) (1.79:1.79:1.79))
        (PORT d[0] (3.135:3.135:3.135) (2.798:2.798:2.798))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a23.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.769:1.769:1.769) (1.791:1.791:1.791))
        (IOPATH (posedge clk) pulse (0:0:0) (2.957:2.957:2.957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a23.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.769:1.769:1.769) (1.791:1.791:1.791))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a23.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.769:1.769:1.769) (1.791:1.791:1.791))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a7.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.125:2.125:2.125) (1.808:1.808:1.808))
        (PORT clk (1.815:1.815:1.815) (1.883:1.883:1.883))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a7.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.172:2.172:2.172) (1.98:1.98:1.98))
        (PORT d[1] (1.591:1.591:1.591) (1.426:1.426:1.426))
        (PORT d[2] (1.962:1.962:1.962) (1.723:1.723:1.723))
        (PORT d[3] (1.992:1.992:1.992) (1.749:1.749:1.749))
        (PORT d[4] (2.535:2.535:2.535) (2.287:2.287:2.287))
        (PORT d[5] (2.415:2.415:2.415) (2.197:2.197:2.197))
        (PORT d[6] (2.427:2.427:2.427) (2.16:2.16:2.16))
        (PORT d[7] (2.815:2.815:2.815) (2.529:2.529:2.529))
        (PORT d[8] (2.57:2.57:2.57) (2.361:2.361:2.361))
        (PORT d[9] (1.983:1.983:1.983) (1.78:1.78:1.78))
        (PORT d[10] (2.436:2.436:2.436) (2.232:2.232:2.232))
        (PORT d[11] (2.289:2.289:2.289) (2.012:2.012:2.012))
        (PORT d[12] (2.278:2.278:2.278) (1.965:1.965:1.965))
        (PORT clk (1.812:1.812:1.812) (1.879:1.879:1.879))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a7.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.158:2.158:2.158) (1.849:1.849:1.849))
        (PORT clk (1.812:1.812:1.812) (1.879:1.879:1.879))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a7.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.815:1.815:1.815) (1.883:1.883:1.883))
        (PORT d[0] (2.78:2.78:2.78) (2.481:2.481:2.481))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a7.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.816:1.816:1.816) (1.884:1.884:1.884))
        (IOPATH (posedge clk) pulse (0:0:0) (2.49:2.49:2.49))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a7.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.816:1.816:1.816) (1.884:1.884:1.884))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a7.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.816:1.816:1.816) (1.884:1.884:1.884))
        (IOPATH (posedge clk) pulse (0:0:0) (3.129:3.129:3.129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a7.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.816:1.816:1.816) (1.884:1.884:1.884))
        (IOPATH (posedge clk) pulse (0:0:0) (3.129:3.129:3.129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a7.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.407:2.407:2.407) (2.158:2.158:2.158))
        (PORT d[1] (3.061:3.061:3.061) (2.688:2.688:2.688))
        (PORT d[2] (3.389:3.389:3.389) (2.942:2.942:2.942))
        (PORT d[3] (3.166:3.166:3.166) (2.801:2.801:2.801))
        (PORT d[4] (3.17:3.17:3.17) (2.83:2.83:2.83))
        (PORT d[5] (2.843:2.843:2.843) (2.589:2.589:2.589))
        (PORT d[6] (3.113:3.113:3.113) (2.795:2.795:2.795))
        (PORT d[7] (1.609:1.609:1.609) (1.466:1.466:1.466))
        (PORT d[8] (2.879:2.879:2.879) (2.578:2.578:2.578))
        (PORT d[9] (2.433:2.433:2.433) (2.236:2.236:2.236))
        (PORT d[10] (3.164:3.164:3.164) (2.82:2.82:2.82))
        (PORT d[11] (1.617:1.617:1.617) (1.468:1.468:1.468))
        (PORT d[12] (2.061:2.061:2.061) (1.884:1.884:1.884))
        (PORT clk (1.768:1.768:1.768) (1.791:1.791:1.791))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a7.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.861:1.861:1.861) (1.661:1.661:1.661))
        (PORT clk (1.768:1.768:1.768) (1.791:1.791:1.791))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a7.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.768:1.768:1.768) (1.791:1.791:1.791))
        (PORT d[0] (4.137:4.137:4.137) (3.621:3.621:3.621))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a7.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.769:1.769:1.769) (1.792:1.792:1.792))
        (IOPATH (posedge clk) pulse (0:0:0) (2.957:2.957:2.957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a7.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.769:1.769:1.769) (1.792:1.792:1.792))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a7.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.769:1.769:1.769) (1.792:1.792:1.792))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|TFT_RGB\[7\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.361:0.361:0.361) (0.43:0.43:0.43))
        (PORT datab (1.235:1.235:1.235) (1.051:1.051:1.051))
        (PORT datad (1.207:1.207:1.207) (1.026:1.026:1.026))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH datab combout (0.415:0.415:0.415) (0.425:0.425:0.425))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE TFT_CTRL\|TFT_RGB\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.448:1.448:1.448) (1.493:1.493:1.493))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT asdata (1.843:1.843:1.843) (1.603:1.603:1.603))
        (PORT sclr (0.896:0.896:0.896) (0.958:0.958:0.958))
        (PORT sload (1.529:1.529:1.529) (1.495:1.495:1.495))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
      (HOLD sload (posedge clk) (0.195:0.195:0.195))
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DVP_capture\|r_datapixel\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.593:0.593:0.593) (0.597:0.597:0.597))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DVP_capture\|r_datapixel\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.438:1.438:1.438) (1.484:1.484:1.484))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.234:1.234:1.234) (1.193:1.193:1.193))
        (PORT ena (1.492:1.492:1.492) (1.533:1.533:1.533))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a24.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.873:1.873:1.873) (1.774:1.774:1.774))
        (PORT clk (1.836:1.836:1.836) (1.901:1.901:1.901))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a24.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.479:1.479:1.479) (1.389:1.389:1.389))
        (PORT d[1] (1.565:1.565:1.565) (1.52:1.52:1.52))
        (PORT d[2] (1.742:1.742:1.742) (1.574:1.574:1.574))
        (PORT d[3] (1.964:1.964:1.964) (1.86:1.86:1.86))
        (PORT d[4] (1.617:1.617:1.617) (1.58:1.58:1.58))
        (PORT d[5] (1.587:1.587:1.587) (1.535:1.535:1.535))
        (PORT d[6] (1.563:1.563:1.563) (1.518:1.518:1.518))
        (PORT d[7] (2.175:2.175:2.175) (2.082:2.082:2.082))
        (PORT d[8] (1.472:1.472:1.472) (1.383:1.383:1.383))
        (PORT d[9] (2.499:2.499:2.499) (2.3:2.3:2.3))
        (PORT d[10] (2.111:2.111:2.111) (2.044:2.044:2.044))
        (PORT d[11] (1.472:1.472:1.472) (1.39:1.39:1.39))
        (PORT d[12] (1.777:1.777:1.777) (1.644:1.644:1.644))
        (PORT clk (1.833:1.833:1.833) (1.897:1.897:1.897))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a24.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.733:1.733:1.733) (1.56:1.56:1.56))
        (PORT clk (1.833:1.833:1.833) (1.897:1.897:1.897))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a24.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.836:1.836:1.836) (1.901:1.901:1.901))
        (PORT d[0] (2.355:2.355:2.355) (2.192:2.192:2.192))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a24.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.837:1.837:1.837) (1.902:1.902:1.902))
        (IOPATH (posedge clk) pulse (0:0:0) (2.49:2.49:2.49))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a24.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.837:1.837:1.837) (1.902:1.902:1.902))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a24.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.837:1.837:1.837) (1.902:1.902:1.902))
        (IOPATH (posedge clk) pulse (0:0:0) (3.129:3.129:3.129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a24.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.837:1.837:1.837) (1.902:1.902:1.902))
        (IOPATH (posedge clk) pulse (0:0:0) (3.129:3.129:3.129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a24.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.751:1.751:1.751) (1.612:1.612:1.612))
        (PORT d[1] (3.736:3.736:3.736) (3.506:3.506:3.506))
        (PORT d[2] (4.306:4.306:4.306) (3.83:3.83:3.83))
        (PORT d[3] (2.699:2.699:2.699) (2.42:2.42:2.42))
        (PORT d[4] (3.194:3.194:3.194) (2.854:2.854:2.854))
        (PORT d[5] (2.172:2.172:2.172) (2.004:2.004:2.004))
        (PORT d[6] (1.639:1.639:1.639) (1.478:1.478:1.478))
        (PORT d[7] (3.06:3.06:3.06) (2.716:2.716:2.716))
        (PORT d[8] (3.579:3.579:3.579) (3.277:3.277:3.277))
        (PORT d[9] (2.858:2.858:2.858) (2.659:2.659:2.659))
        (PORT d[10] (3.141:3.141:3.141) (2.816:2.816:2.816))
        (PORT d[11] (1.764:1.764:1.764) (1.602:1.602:1.602))
        (PORT d[12] (3.494:3.494:3.494) (3.056:3.056:3.056))
        (PORT clk (1.789:1.789:1.789) (1.809:1.809:1.809))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a24.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5.251:5.251:5.251) (4.633:4.633:4.633))
        (PORT clk (1.789:1.789:1.789) (1.809:1.809:1.809))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a24.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.789:1.789:1.789) (1.809:1.809:1.809))
        (PORT d[0] (2.614:2.614:2.614) (2.382:2.382:2.382))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a24.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.79:1.79:1.79) (1.81:1.81:1.81))
        (IOPATH (posedge clk) pulse (0:0:0) (2.957:2.957:2.957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a24.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.79:1.79:1.79) (1.81:1.81:1.81))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a24.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.79:1.79:1.79) (1.81:1.81:1.81))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a8.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.244:2.244:2.244) (2.099:2.099:2.099))
        (PORT clk (1.844:1.844:1.844) (1.91:1.91:1.91))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a8.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.113:2.113:2.113) (1.946:1.946:1.946))
        (PORT d[1] (1.933:1.933:1.933) (1.844:1.844:1.844))
        (PORT d[2] (2.129:2.129:2.129) (1.921:1.921:1.921))
        (PORT d[3] (2.355:2.355:2.355) (2.21:2.21:2.21))
        (PORT d[4] (1.998:1.998:1.998) (1.916:1.916:1.916))
        (PORT d[5] (1.929:1.929:1.929) (1.835:1.835:1.835))
        (PORT d[6] (2.275:2.275:2.275) (2.142:2.142:2.142))
        (PORT d[7] (2.569:2.569:2.569) (2.396:2.396:2.396))
        (PORT d[8] (1.842:1.842:1.842) (1.707:1.707:1.707))
        (PORT d[9] (2.417:2.417:2.417) (2.217:2.217:2.217))
        (PORT d[10] (3.064:3.064:3.064) (2.936:2.936:2.936))
        (PORT d[11] (2.28:2.28:2.28) (2.11:2.11:2.11))
        (PORT d[12] (2.133:2.133:2.133) (1.95:1.95:1.95))
        (PORT clk (1.841:1.841:1.841) (1.906:1.906:1.906))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a8.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.061:2.061:2.061) (1.863:1.863:1.863))
        (PORT clk (1.841:1.841:1.841) (1.906:1.906:1.906))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a8.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.844:1.844:1.844) (1.91:1.91:1.91))
        (PORT d[0] (2.683:2.683:2.683) (2.495:2.495:2.495))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a8.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.845:1.845:1.845) (1.911:1.911:1.911))
        (IOPATH (posedge clk) pulse (0:0:0) (2.49:2.49:2.49))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a8.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.845:1.845:1.845) (1.911:1.911:1.911))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a8.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.845:1.845:1.845) (1.911:1.911:1.911))
        (IOPATH (posedge clk) pulse (0:0:0) (3.129:3.129:3.129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a8.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.845:1.845:1.845) (1.911:1.911:1.911))
        (IOPATH (posedge clk) pulse (0:0:0) (3.129:3.129:3.129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a8.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.609:2.609:2.609) (2.369:2.369:2.369))
        (PORT d[1] (3.318:3.318:3.318) (3.138:3.138:3.138))
        (PORT d[2] (4.68:4.68:4.68) (4.158:4.158:4.158))
        (PORT d[3] (1.963:1.963:1.963) (1.765:1.765:1.765))
        (PORT d[4] (2.12:2.12:2.12) (1.91:1.91:1.91))
        (PORT d[5] (1.753:1.753:1.753) (1.634:1.634:1.634))
        (PORT d[6] (2.028:2.028:2.028) (1.829:1.829:1.829))
        (PORT d[7] (2.652:2.652:2.652) (2.347:2.347:2.347))
        (PORT d[8] (3.553:3.553:3.553) (3.249:3.249:3.249))
        (PORT d[9] (2.902:2.902:2.902) (2.7:2.7:2.7))
        (PORT d[10] (2.74:2.74:2.74) (2.454:2.454:2.454))
        (PORT d[11] (2.629:2.629:2.629) (2.366:2.366:2.366))
        (PORT d[12] (3.095:3.095:3.095) (2.709:2.709:2.709))
        (PORT clk (1.797:1.797:1.797) (1.818:1.818:1.818))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a8.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4.79:4.79:4.79) (4.207:4.207:4.207))
        (PORT clk (1.797:1.797:1.797) (1.818:1.818:1.818))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a8.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.797:1.797:1.797) (1.818:1.818:1.818))
        (PORT d[0] (3.444:3.444:3.444) (3.071:3.071:3.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a8.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.798:1.798:1.798) (1.819:1.819:1.819))
        (IOPATH (posedge clk) pulse (0:0:0) (2.957:2.957:2.957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a8.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.798:1.798:1.798) (1.819:1.819:1.819))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a8.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.798:1.798:1.798) (1.819:1.819:1.819))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|TFT_RGB\[8\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.013:1.013:1.013) (0.985:0.985:0.985))
        (PORT datab (1.976:1.976:1.976) (1.73:1.73:1.73))
        (PORT datad (2.358:2.358:2.358) (2.09:2.09:2.09))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH datab combout (0.415:0.415:0.415) (0.425:0.425:0.425))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DVP_capture\|r_datapixel\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.264:1.264:1.264) (1.247:1.247:1.247))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DVP_capture\|r_datapixel\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.438:1.438:1.438) (1.484:1.484:1.484))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.234:1.234:1.234) (1.193:1.193:1.193))
        (PORT ena (1.492:1.492:1.492) (1.533:1.533:1.533))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a40.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.493:1.493:1.493) (1.437:1.437:1.437))
        (PORT d[1] (1.847:1.847:1.847) (1.689:1.689:1.689))
        (PORT clk (1.833:1.833:1.833) (1.898:1.898:1.898))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a40.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.424:1.424:1.424) (1.342:1.342:1.342))
        (PORT d[1] (1.995:1.995:1.995) (1.888:1.888:1.888))
        (PORT d[2] (1.733:1.733:1.733) (1.562:1.562:1.562))
        (PORT d[3] (1.555:1.555:1.555) (1.493:1.493:1.493))
        (PORT d[4] (1.48:1.48:1.48) (1.427:1.427:1.427))
        (PORT d[5] (1.531:1.531:1.531) (1.479:1.479:1.479))
        (PORT d[6] (1.497:1.497:1.497) (1.453:1.453:1.453))
        (PORT d[7] (1.527:1.527:1.527) (1.473:1.473:1.473))
        (PORT d[8] (1.491:1.491:1.491) (1.391:1.391:1.391))
        (PORT d[9] (1.422:1.422:1.422) (1.331:1.331:1.331))
        (PORT d[10] (1.77:1.77:1.77) (1.75:1.75:1.75))
        (PORT d[11] (2.301:2.301:2.301) (2.121:2.121:2.121))
        (PORT clk (1.83:1.83:1.83) (1.894:1.894:1.894))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a40.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.645:1.645:1.645) (1.48:1.48:1.48))
        (PORT clk (1.83:1.83:1.83) (1.894:1.894:1.894))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a40.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.833:1.833:1.833) (1.898:1.898:1.898))
        (PORT d[0] (2.234:2.234:2.234) (2.087:2.087:2.087))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a40.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.834:1.834:1.834) (1.899:1.899:1.899))
        (IOPATH (posedge clk) pulse (0:0:0) (2.49:2.49:2.49))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a40.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.834:1.834:1.834) (1.899:1.899:1.899))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a40.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.834:1.834:1.834) (1.899:1.899:1.899))
        (IOPATH (posedge clk) pulse (0:0:0) (3.129:3.129:3.129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a40.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.834:1.834:1.834) (1.899:1.899:1.899))
        (IOPATH (posedge clk) pulse (0:0:0) (3.129:3.129:3.129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a40.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.371:1.371:1.371) (1.268:1.268:1.268))
        (PORT d[1] (3.633:3.633:3.633) (3.307:3.307:3.307))
        (PORT d[2] (3.949:3.949:3.949) (3.509:3.509:3.509))
        (PORT d[3] (3.09:3.09:3.09) (2.767:2.767:2.767))
        (PORT d[4] (2.498:2.498:2.498) (2.258:2.258:2.258))
        (PORT d[5] (2.558:2.558:2.558) (2.345:2.345:2.345))
        (PORT d[6] (1.982:1.982:1.982) (1.77:1.77:1.77))
        (PORT d[7] (3.157:3.157:3.157) (2.806:2.806:2.806))
        (PORT d[8] (3.662:3.662:3.662) (3.378:3.378:3.378))
        (PORT d[9] (3.363:3.363:3.363) (3.126:3.126:3.126))
        (PORT d[10] (3.164:3.164:3.164) (2.843:2.843:2.843))
        (PORT d[11] (1.74:1.74:1.74) (1.575:1.575:1.575))
        (PORT clk (1.786:1.786:1.786) (1.806:1.806:1.806))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a40.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5.679:5.679:5.679) (5.017:5.017:5.017))
        (PORT clk (1.786:1.786:1.786) (1.806:1.806:1.806))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a40.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.786:1.786:1.786) (1.806:1.806:1.806))
        (PORT d[0] (3.189:3.189:3.189) (2.824:2.824:2.824))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a40.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.787:1.787:1.787) (1.807:1.807:1.807))
        (IOPATH (posedge clk) pulse (0:0:0) (2.957:2.957:2.957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a40.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.787:1.787:1.787) (1.807:1.807:1.807))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a40.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.787:1.787:1.787) (1.807:1.807:1.807))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE TFT_CTRL\|TFT_RGB\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.448:1.448:1.448) (1.493:1.493:1.493))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT asdata (2.267:2.267:2.267) (1.934:1.934:1.934))
        (PORT sclr (1.502:1.502:1.502) (1.435:1.435:1.435))
        (PORT sload (1.66:1.66:1.66) (1.647:1.647:1.647))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
      (HOLD sload (posedge clk) (0.195:0.195:0.195))
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a9.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.17:2.17:2.17) (1.988:1.988:1.988))
        (PORT clk (1.841:1.841:1.841) (1.905:1.905:1.905))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a9.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.791:1.791:1.791) (1.667:1.667:1.667))
        (PORT d[1] (1.91:1.91:1.91) (1.83:1.83:1.83))
        (PORT d[2] (2.079:2.079:2.079) (1.878:1.878:1.878))
        (PORT d[3] (2.345:2.345:2.345) (2.199:2.199:2.199))
        (PORT d[4] (1.992:1.992:1.992) (1.91:1.91:1.91))
        (PORT d[5] (1.911:1.911:1.911) (1.821:1.821:1.821))
        (PORT d[6] (1.943:1.943:1.943) (1.856:1.856:1.856))
        (PORT d[7] (1.959:1.959:1.959) (1.763:1.763:1.763))
        (PORT d[8] (1.836:1.836:1.836) (1.7:1.7:1.7))
        (PORT d[9] (2.417:2.417:2.417) (2.23:2.23:2.23))
        (PORT d[10] (3.055:3.055:3.055) (2.934:2.934:2.934))
        (PORT d[11] (1.875:1.875:1.875) (1.753:1.753:1.753))
        (PORT d[12] (1.795:1.795:1.795) (1.664:1.664:1.664))
        (PORT clk (1.838:1.838:1.838) (1.901:1.901:1.901))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a9.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.066:2.066:2.066) (1.871:1.871:1.871))
        (PORT clk (1.838:1.838:1.838) (1.901:1.901:1.901))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a9.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.841:1.841:1.841) (1.905:1.905:1.905))
        (PORT d[0] (2.688:2.688:2.688) (2.503:2.503:2.503))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a9.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.842:1.842:1.842) (1.906:1.906:1.906))
        (IOPATH (posedge clk) pulse (0:0:0) (2.49:2.49:2.49))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a9.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.842:1.842:1.842) (1.906:1.906:1.906))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a9.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.842:1.842:1.842) (1.906:1.906:1.906))
        (IOPATH (posedge clk) pulse (0:0:0) (3.129:3.129:3.129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a9.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.842:1.842:1.842) (1.906:1.906:1.906))
        (IOPATH (posedge clk) pulse (0:0:0) (3.129:3.129:3.129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a9.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.095:2.095:2.095) (1.916:1.916:1.916))
        (PORT d[1] (3.729:3.729:3.729) (3.499:3.499:3.499))
        (PORT d[2] (4.345:4.345:4.345) (3.865:3.865:3.865))
        (PORT d[3] (1.925:1.925:1.925) (1.755:1.755:1.755))
        (PORT d[4] (2.818:2.818:2.818) (2.518:2.518:2.518))
        (PORT d[5] (2.481:2.481:2.481) (2.265:2.265:2.265))
        (PORT d[6] (2.338:2.338:2.338) (2.101:2.101:2.101))
        (PORT d[7] (2.707:2.707:2.707) (2.402:2.402:2.402))
        (PORT d[8] (3.561:3.561:3.561) (3.258:3.258:3.258))
        (PORT d[9] (2.944:2.944:2.944) (2.758:2.758:2.758))
        (PORT d[10] (2.763:2.763:2.763) (2.481:2.481:2.481))
        (PORT d[11] (2.185:2.185:2.185) (1.981:1.981:1.981))
        (PORT d[12] (3.486:3.486:3.486) (3.047:3.047:3.047))
        (PORT clk (1.794:1.794:1.794) (1.813:1.813:1.813))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a9.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4.847:4.847:4.847) (4.269:4.269:4.269))
        (PORT clk (1.794:1.794:1.794) (1.813:1.813:1.813))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a9.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.794:1.794:1.794) (1.813:1.813:1.813))
        (PORT d[0] (4.271:4.271:4.271) (3.793:3.793:3.793))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a9.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.795:1.795:1.795) (1.814:1.814:1.814))
        (IOPATH (posedge clk) pulse (0:0:0) (2.957:2.957:2.957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a9.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.795:1.795:1.795) (1.814:1.814:1.814))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a9.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.795:1.795:1.795) (1.814:1.814:1.814))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a25.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.8:1.8:1.8) (1.664:1.664:1.664))
        (PORT clk (1.832:1.832:1.832) (1.898:1.898:1.898))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a25.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.226:2.226:2.226) (2.044:2.044:2.044))
        (PORT d[1] (1.553:1.553:1.553) (1.507:1.507:1.507))
        (PORT d[2] (1.696:1.696:1.696) (1.537:1.537:1.537))
        (PORT d[3] (1.95:1.95:1.95) (1.845:1.845:1.845))
        (PORT d[4] (1.608:1.608:1.608) (1.57:1.57:1.57))
        (PORT d[5] (1.536:1.536:1.536) (1.489:1.489:1.489))
        (PORT d[6] (1.554:1.554:1.554) (1.507:1.507:1.507))
        (PORT d[7] (1.599:1.599:1.599) (1.448:1.448:1.448))
        (PORT d[8] (1.464:1.464:1.464) (1.374:1.374:1.374))
        (PORT d[9] (1.446:1.446:1.446) (1.351:1.351:1.351))
        (PORT d[10] (2.137:2.137:2.137) (2.054:2.054:2.054))
        (PORT d[11] (2.263:2.263:2.263) (2.094:2.094:2.094))
        (PORT d[12] (1.429:1.429:1.429) (1.337:1.337:1.337))
        (PORT clk (1.829:1.829:1.829) (1.894:1.894:1.894))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a25.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.692:1.692:1.692) (1.522:1.522:1.522))
        (PORT clk (1.829:1.829:1.829) (1.894:1.894:1.894))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a25.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.832:1.832:1.832) (1.898:1.898:1.898))
        (PORT d[0] (2.314:2.314:2.314) (2.154:2.154:2.154))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a25.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.833:1.833:1.833) (1.899:1.899:1.899))
        (IOPATH (posedge clk) pulse (0:0:0) (2.49:2.49:2.49))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a25.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.833:1.833:1.833) (1.899:1.899:1.899))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a25.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.833:1.833:1.833) (1.899:1.899:1.899))
        (IOPATH (posedge clk) pulse (0:0:0) (3.129:3.129:3.129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a25.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.833:1.833:1.833) (1.899:1.899:1.899))
        (IOPATH (posedge clk) pulse (0:0:0) (3.129:3.129:3.129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a25.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.694:1.694:1.694) (1.556:1.556:1.556))
        (PORT d[1] (3.346:3.346:3.346) (3.159:3.159:3.159))
        (PORT d[2] (3.956:3.956:3.956) (3.516:3.516:3.516))
        (PORT d[3] (3.11:3.11:3.11) (2.779:2.779:2.779))
        (PORT d[4] (3.527:3.527:3.527) (3.124:3.124:3.124))
        (PORT d[5] (2.868:2.868:2.868) (2.607:2.607:2.607))
        (PORT d[6] (2.798:2.798:2.798) (2.501:2.501:2.501))
        (PORT d[7] (3.115:3.115:3.115) (2.77:2.77:2.77))
        (PORT d[8] (3.626:3.626:3.626) (3.344:3.344:3.344))
        (PORT d[9] (3.66:3.66:3.66) (3.385:3.385:3.385))
        (PORT d[10] (3.194:3.194:3.194) (2.869:2.869:2.869))
        (PORT d[11] (1.744:1.744:1.744) (1.584:1.584:1.584))
        (PORT d[12] (3.854:3.854:3.854) (3.374:3.374:3.374))
        (PORT clk (1.785:1.785:1.785) (1.806:1.806:1.806))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a25.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5.261:5.261:5.261) (4.644:4.644:4.644))
        (PORT clk (1.785:1.785:1.785) (1.806:1.806:1.806))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a25.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.785:1.785:1.785) (1.806:1.806:1.806))
        (PORT d[0] (2.241:2.241:2.241) (2.068:2.068:2.068))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a25.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.786:1.786:1.786) (1.807:1.807:1.807))
        (IOPATH (posedge clk) pulse (0:0:0) (2.957:2.957:2.957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a25.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.786:1.786:1.786) (1.807:1.807:1.807))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a25.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.786:1.786:1.786) (1.807:1.807:1.807))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|TFT_RGB\[9\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.01:1.01:1.01) (0.982:0.982:0.982))
        (PORT datab (2.097:2.097:2.097) (1.757:1.757:1.757))
        (PORT datad (2.178:2.178:2.178) (1.807:1.807:1.807))
        (IOPATH dataa combout (0.428:0.428:0.428) (0.449:0.449:0.449))
        (IOPATH datab combout (0.437:0.437:0.437) (0.407:0.407:0.407))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE TFT_CTRL\|TFT_RGB\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.448:1.448:1.448) (1.493:1.493:1.493))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT asdata (2.238:2.238:2.238) (1.917:1.917:1.917))
        (PORT sclr (1.502:1.502:1.502) (1.435:1.435:1.435))
        (PORT sload (1.66:1.66:1.66) (1.647:1.647:1.647))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
      (HOLD sload (posedge clk) (0.195:0.195:0.195))
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DVP_capture\|r_datapixel\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (1.334:1.334:1.334) (1.22:1.22:1.22))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DVP_capture\|r_datapixel\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.438:1.438:1.438) (1.484:1.484:1.484))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.234:1.234:1.234) (1.193:1.193:1.193))
        (PORT ena (1.492:1.492:1.492) (1.533:1.533:1.533))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a26.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.858:2.858:2.858) (2.739:2.739:2.739))
        (PORT clk (1.819:1.819:1.819) (1.886:1.886:1.886))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a26.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.054:2.054:2.054) (1.875:1.875:1.875))
        (PORT d[1] (1.538:1.538:1.538) (1.366:1.366:1.366))
        (PORT d[2] (1.901:1.901:1.901) (1.633:1.633:1.633))
        (PORT d[3] (1.929:1.929:1.929) (1.698:1.698:1.698))
        (PORT d[4] (2.081:2.081:2.081) (1.899:1.899:1.899))
        (PORT d[5] (2.167:2.167:2.167) (1.967:1.967:1.967))
        (PORT d[6] (2.098:2.098:2.098) (1.916:1.916:1.916))
        (PORT d[7] (2.385:2.385:2.385) (2.303:2.303:2.303))
        (PORT d[8] (2.063:2.063:2.063) (1.858:1.858:1.858))
        (PORT d[9] (2.053:2.053:2.053) (1.813:1.813:1.813))
        (PORT d[10] (2.078:2.078:2.078) (1.908:1.908:1.908))
        (PORT d[11] (2.708:2.708:2.708) (2.568:2.568:2.568))
        (PORT d[12] (2.389:2.389:2.389) (2.075:2.075:2.075))
        (PORT clk (1.816:1.816:1.816) (1.882:1.882:1.882))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a26.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.817:1.817:1.817) (1.56:1.56:1.56))
        (PORT clk (1.816:1.816:1.816) (1.882:1.882:1.882))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a26.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.819:1.819:1.819) (1.886:1.886:1.886))
        (PORT d[0] (2.439:2.439:2.439) (2.192:2.192:2.192))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a26.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.82:1.82:1.82) (1.887:1.887:1.887))
        (IOPATH (posedge clk) pulse (0:0:0) (2.49:2.49:2.49))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a26.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.82:1.82:1.82) (1.887:1.887:1.887))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a26.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.82:1.82:1.82) (1.887:1.887:1.887))
        (IOPATH (posedge clk) pulse (0:0:0) (3.129:3.129:3.129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a26.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.82:1.82:1.82) (1.887:1.887:1.887))
        (IOPATH (posedge clk) pulse (0:0:0) (3.129:3.129:3.129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a26.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.583:1.583:1.583) (1.425:1.425:1.425))
        (PORT d[1] (3.539:3.539:3.539) (3.25:3.25:3.25))
        (PORT d[2] (1.625:1.625:1.625) (1.443:1.443:1.443))
        (PORT d[3] (2.465:2.465:2.465) (2.288:2.288:2.288))
        (PORT d[4] (2.358:2.358:2.358) (2.119:2.119:2.119))
        (PORT d[5] (2.038:2.038:2.038) (1.873:1.873:1.873))
        (PORT d[6] (2.937:2.937:2.937) (2.573:2.573:2.573))
        (PORT d[7] (2.009:2.009:2.009) (1.81:1.81:1.81))
        (PORT d[8] (3.64:3.64:3.64) (3.354:3.354:3.354))
        (PORT d[9] (3.488:3.488:3.488) (3.146:3.146:3.146))
        (PORT d[10] (2.892:2.892:2.892) (2.538:2.538:2.538))
        (PORT d[11] (1.653:1.653:1.653) (1.495:1.495:1.495))
        (PORT d[12] (2.84:2.84:2.84) (2.583:2.583:2.583))
        (PORT clk (1.772:1.772:1.772) (1.794:1.794:1.794))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a26.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.69:2.69:2.69) (2.418:2.418:2.418))
        (PORT clk (1.772:1.772:1.772) (1.794:1.794:1.794))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a26.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.772:1.772:1.772) (1.794:1.794:1.794))
        (PORT d[0] (4.264:4.264:4.264) (3.802:3.802:3.802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a26.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.773:1.773:1.773) (1.795:1.795:1.795))
        (IOPATH (posedge clk) pulse (0:0:0) (2.957:2.957:2.957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a26.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.773:1.773:1.773) (1.795:1.795:1.795))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a26.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.773:1.773:1.773) (1.795:1.795:1.795))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a10.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.555:2.555:2.555) (2.475:2.475:2.475))
        (PORT clk (1.827:1.827:1.827) (1.894:1.894:1.894))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a10.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.423:2.423:2.423) (2.198:2.198:2.198))
        (PORT d[1] (1.865:1.865:1.865) (1.661:1.661:1.661))
        (PORT d[2] (2.335:2.335:2.335) (2.024:2.024:2.024))
        (PORT d[3] (2.324:2.324:2.324) (2.052:2.052:2.052))
        (PORT d[4] (2.457:2.457:2.457) (2.213:2.213:2.213))
        (PORT d[5] (2.558:2.558:2.558) (2.313:2.313:2.313))
        (PORT d[6] (2.501:2.501:2.501) (2.27:2.27:2.27))
        (PORT d[7] (2.51:2.51:2.51) (2.262:2.262:2.262))
        (PORT d[8] (2.537:2.537:2.537) (2.272:2.272:2.272))
        (PORT d[9] (2.239:2.239:2.239) (2.002:2.002:2.002))
        (PORT d[10] (2.477:2.477:2.477) (2.25:2.25:2.25))
        (PORT d[11] (2.702:2.702:2.702) (2.567:2.567:2.567))
        (PORT d[12] (2.371:2.371:2.371) (2.065:2.065:2.065))
        (PORT clk (1.824:1.824:1.824) (1.89:1.89:1.89))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a10.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.237:2.237:2.237) (1.92:1.92:1.92))
        (PORT clk (1.824:1.824:1.824) (1.89:1.89:1.89))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a10.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.827:1.827:1.827) (1.894:1.894:1.894))
        (PORT d[0] (2.822:2.822:2.822) (2.529:2.529:2.529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a10.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.828:1.828:1.828) (1.895:1.895:1.895))
        (IOPATH (posedge clk) pulse (0:0:0) (2.49:2.49:2.49))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a10.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.828:1.828:1.828) (1.895:1.895:1.895))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a10.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.828:1.828:1.828) (1.895:1.895:1.895))
        (IOPATH (posedge clk) pulse (0:0:0) (3.129:3.129:3.129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a10.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.828:1.828:1.828) (1.895:1.895:1.895))
        (IOPATH (posedge clk) pulse (0:0:0) (3.129:3.129:3.129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a10.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.956:1.956:1.956) (1.752:1.752:1.752))
        (PORT d[1] (3.246:3.246:3.246) (3:3:3))
        (PORT d[2] (1.996:1.996:1.996) (1.756:1.756:1.756))
        (PORT d[3] (2.473:2.473:2.473) (2.289:2.289:2.289))
        (PORT d[4] (2.363:2.363:2.363) (2.116:2.116:2.116))
        (PORT d[5] (1.999:1.999:1.999) (1.833:1.833:1.833))
        (PORT d[6] (2.956:2.956:2.956) (2.581:2.581:2.581))
        (PORT d[7] (2.047:2.047:2.047) (1.844:1.844:1.844))
        (PORT d[8] (3.297:3.297:3.297) (3.079:3.079:3.079))
        (PORT d[9] (2.785:2.785:2.785) (2.57:2.57:2.57))
        (PORT d[10] (2.875:2.875:2.875) (2.518:2.518:2.518))
        (PORT d[11] (2.043:2.043:2.043) (1.842:1.842:1.842))
        (PORT d[12] (2.366:2.366:2.366) (2.097:2.097:2.097))
        (PORT clk (1.78:1.78:1.78) (1.802:1.802:1.802))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a10.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.094:3.094:3.094) (2.784:2.784:2.784))
        (PORT clk (1.78:1.78:1.78) (1.802:1.802:1.802))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a10.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.78:1.78:1.78) (1.802:1.802:1.802))
        (PORT d[0] (2.69:2.69:2.69) (2.395:2.395:2.395))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a10.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.781:1.781:1.781) (1.803:1.803:1.803))
        (IOPATH (posedge clk) pulse (0:0:0) (2.957:2.957:2.957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a10.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.781:1.781:1.781) (1.803:1.803:1.803))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a10.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.781:1.781:1.781) (1.803:1.803:1.803))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|TFT_RGB\[10\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.011:1.011:1.011) (0.983:0.983:0.983))
        (PORT datab (1.641:1.641:1.641) (1.421:1.421:1.421))
        (PORT datad (1.993:1.993:1.993) (1.704:1.704:1.704))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH datab combout (0.415:0.415:0.415) (0.425:0.425:0.425))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DVP_capture\|r_datapixel\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.181:1.181:1.181) (1.071:1.071:1.071))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DVP_capture\|r_datapixel\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.438:1.438:1.438) (1.484:1.484:1.484))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.234:1.234:1.234) (1.193:1.193:1.193))
        (PORT ena (1.492:1.492:1.492) (1.533:1.533:1.533))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a42.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.5:2.5:2.5) (2.401:2.401:2.401))
        (PORT d[1] (1.555:1.555:1.555) (1.366:1.366:1.366))
        (PORT clk (1.824:1.824:1.824) (1.889:1.889:1.889))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a42.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.772:1.772:1.772) (1.611:1.611:1.611))
        (PORT d[1] (2.35:2.35:2.35) (2.05:2.05:2.05))
        (PORT d[2] (1.204:1.204:1.204) (1.063:1.063:1.063))
        (PORT d[3] (1.582:1.582:1.582) (1.386:1.386:1.386))
        (PORT d[4] (1.691:1.691:1.691) (1.549:1.549:1.549))
        (PORT d[5] (1.792:1.792:1.792) (1.622:1.622:1.622))
        (PORT d[6] (1.662:1.662:1.662) (1.532:1.532:1.532))
        (PORT d[7] (2.833:2.833:2.833) (2.538:2.538:2.538))
        (PORT d[8] (2.475:2.475:2.475) (2.246:2.246:2.246))
        (PORT d[9] (1.558:1.558:1.558) (1.401:1.401:1.401))
        (PORT d[10] (1.738:1.738:1.738) (1.593:1.593:1.593))
        (PORT d[11] (2.958:2.958:2.958) (2.72:2.72:2.72))
        (PORT clk (1.821:1.821:1.821) (1.885:1.885:1.885))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a42.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.384:1.384:1.384) (1.191:1.191:1.191))
        (PORT clk (1.821:1.821:1.821) (1.885:1.885:1.885))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a42.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.824:1.824:1.824) (1.889:1.889:1.889))
        (PORT d[0] (2.046:2.046:2.046) (1.821:1.821:1.821))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a42.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.825:1.825:1.825) (1.89:1.89:1.89))
        (IOPATH (posedge clk) pulse (0:0:0) (2.49:2.49:2.49))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a42.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.825:1.825:1.825) (1.89:1.89:1.89))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a42.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.825:1.825:1.825) (1.89:1.89:1.89))
        (IOPATH (posedge clk) pulse (0:0:0) (3.129:3.129:3.129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a42.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.825:1.825:1.825) (1.89:1.89:1.89))
        (IOPATH (posedge clk) pulse (0:0:0) (3.129:3.129:3.129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a42.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.999:1.999:1.999) (1.788:1.788:1.788))
        (PORT d[1] (3.218:3.218:3.218) (2.98:2.98:2.98))
        (PORT d[2] (1.261:1.261:1.261) (1.117:1.117:1.117))
        (PORT d[3] (3.508:3.508:3.508) (3.111:3.111:3.111))
        (PORT d[4] (1.697:1.697:1.697) (1.571:1.571:1.571))
        (PORT d[5] (2.461:2.461:2.461) (2.25:2.25:2.25))
        (PORT d[6] (3.885:3.885:3.885) (3.489:3.489:3.489))
        (PORT d[7] (1.193:1.193:1.193) (1.087:1.087:1.087))
        (PORT d[8] (3.317:3.317:3.317) (2.967:2.967:2.967))
        (PORT d[9] (1.217:1.217:1.217) (1.09:1.09:1.09))
        (PORT d[10] (1.269:1.269:1.269) (1.151:1.151:1.151))
        (PORT d[11] (1.237:1.237:1.237) (1.12:1.12:1.12))
        (PORT clk (1.777:1.777:1.777) (1.797:1.797:1.797))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a42.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.286:2.286:2.286) (2.054:2.054:2.054))
        (PORT clk (1.777:1.777:1.777) (1.797:1.797:1.797))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a42.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.777:1.777:1.777) (1.797:1.797:1.797))
        (PORT d[0] (1.751:1.751:1.751) (1.598:1.598:1.598))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a42.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.778:1.778:1.778) (1.798:1.798:1.798))
        (IOPATH (posedge clk) pulse (0:0:0) (2.957:2.957:2.957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a42.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.778:1.778:1.778) (1.798:1.798:1.798))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a42.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.778:1.778:1.778) (1.798:1.798:1.798))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE TFT_CTRL\|TFT_RGB\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.448:1.448:1.448) (1.493:1.493:1.493))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT asdata (1.713:1.713:1.713) (1.527:1.527:1.527))
        (PORT sclr (1.502:1.502:1.502) (1.435:1.435:1.435))
        (PORT sload (1.66:1.66:1.66) (1.647:1.647:1.647))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
      (HOLD sload (posedge clk) (0.195:0.195:0.195))
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a27.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.848:1.848:1.848) (1.636:1.636:1.636))
        (PORT clk (1.823:1.823:1.823) (1.889:1.889:1.889))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a27.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.46:2.46:2.46) (2.224:2.224:2.224))
        (PORT d[1] (2.532:2.532:2.532) (2.186:2.186:2.186))
        (PORT d[2] (2.238:2.238:2.238) (1.919:1.919:1.919))
        (PORT d[3] (2.337:2.337:2.337) (2.056:2.056:2.056))
        (PORT d[4] (2.453:2.453:2.453) (2.217:2.217:2.217))
        (PORT d[5] (2.519:2.519:2.519) (2.278:2.278:2.278))
        (PORT d[6] (2.494:2.494:2.494) (2.263:2.263:2.263))
        (PORT d[7] (2.33:2.33:2.33) (2.256:2.256:2.256))
        (PORT d[8] (2.482:2.482:2.482) (2.215:2.215:2.215))
        (PORT d[9] (2.249:2.249:2.249) (2.012:2.012:2.012))
        (PORT d[10] (2.446:2.446:2.446) (2.238:2.238:2.238))
        (PORT d[11] (3.108:3.108:3.108) (2.916:2.916:2.916))
        (PORT d[12] (2.351:2.351:2.351) (2.054:2.054:2.054))
        (PORT clk (1.82:1.82:1.82) (1.885:1.885:1.885))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a27.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.176:2.176:2.176) (1.834:1.834:1.834))
        (PORT clk (1.82:1.82:1.82) (1.885:1.885:1.885))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a27.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.823:1.823:1.823) (1.889:1.889:1.889))
        (PORT d[0] (2.798:2.798:2.798) (2.466:2.466:2.466))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a27.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.824:1.824:1.824) (1.89:1.89:1.89))
        (IOPATH (posedge clk) pulse (0:0:0) (2.49:2.49:2.49))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a27.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.824:1.824:1.824) (1.89:1.89:1.89))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a27.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.824:1.824:1.824) (1.89:1.89:1.89))
        (IOPATH (posedge clk) pulse (0:0:0) (3.129:3.129:3.129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a27.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.824:1.824:1.824) (1.89:1.89:1.89))
        (IOPATH (posedge clk) pulse (0:0:0) (3.129:3.129:3.129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a27.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.91:1.91:1.91) (1.707:1.707:1.707))
        (PORT d[1] (2.896:2.896:2.896) (2.702:2.702:2.702))
        (PORT d[2] (1.962:1.962:1.962) (1.736:1.736:1.736))
        (PORT d[3] (2.431:2.431:2.431) (2.259:2.259:2.259))
        (PORT d[4] (2.354:2.354:2.354) (2.115:2.115:2.115))
        (PORT d[5] (1.982:1.982:1.982) (1.823:1.823:1.823))
        (PORT d[6] (2.936:2.936:2.936) (2.572:2.572:2.572))
        (PORT d[7] (2.065:2.065:2.065) (1.855:1.855:1.855))
        (PORT d[8] (3.293:3.293:3.293) (3.04:3.04:3.04))
        (PORT d[9] (3.511:3.511:3.511) (3.164:3.164:3.164))
        (PORT d[10] (2.968:2.968:2.968) (2.593:2.593:2.593))
        (PORT d[11] (2.082:2.082:2.082) (1.872:1.872:1.872))
        (PORT d[12] (2.264:2.264:2.264) (2.023:2.023:2.023))
        (PORT clk (1.776:1.776:1.776) (1.797:1.797:1.797))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a27.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.071:3.071:3.071) (2.758:2.758:2.758))
        (PORT clk (1.776:1.776:1.776) (1.797:1.797:1.797))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a27.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.776:1.776:1.776) (1.797:1.797:1.797))
        (PORT d[0] (4.268:4.268:4.268) (3.806:3.806:3.806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a27.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.777:1.777:1.777) (1.798:1.798:1.798))
        (IOPATH (posedge clk) pulse (0:0:0) (2.957:2.957:2.957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a27.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.777:1.777:1.777) (1.798:1.798:1.798))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a27.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.777:1.777:1.777) (1.798:1.798:1.798))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a11.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.246:2.246:2.246) (1.969:1.969:1.969))
        (PORT clk (1.825:1.825:1.825) (1.891:1.891:1.891))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a11.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.384:2.384:2.384) (2.164:2.164:2.164))
        (PORT d[1] (1.904:1.904:1.904) (1.686:1.686:1.686))
        (PORT d[2] (2.215:2.215:2.215) (1.912:1.912:1.912))
        (PORT d[3] (2.317:2.317:2.317) (2.044:2.044:2.044))
        (PORT d[4] (2.461:2.461:2.461) (2.226:2.226:2.226))
        (PORT d[5] (2.557:2.557:2.557) (2.312:2.312:2.312))
        (PORT d[6] (2.497:2.497:2.497) (2.257:2.257:2.257))
        (PORT d[7] (2.874:2.874:2.874) (2.556:2.556:2.556))
        (PORT d[8] (2.506:2.506:2.506) (2.285:2.285:2.285))
        (PORT d[9] (1.932:1.932:1.932) (1.733:1.733:1.733))
        (PORT d[10] (2.447:2.447:2.447) (2.239:2.239:2.239))
        (PORT d[11] (3.06:3.06:3.06) (2.879:2.879:2.879))
        (PORT d[12] (2.362:2.362:2.362) (2.058:2.058:2.058))
        (PORT clk (1.822:1.822:1.822) (1.887:1.887:1.887))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a11.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.024:2.024:2.024) (1.707:1.707:1.707))
        (PORT clk (1.822:1.822:1.822) (1.887:1.887:1.887))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a11.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.825:1.825:1.825) (1.891:1.891:1.891))
        (PORT d[0] (2.646:2.646:2.646) (2.339:2.339:2.339))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a11.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.826:1.826:1.826) (1.892:1.892:1.892))
        (IOPATH (posedge clk) pulse (0:0:0) (2.49:2.49:2.49))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a11.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.826:1.826:1.826) (1.892:1.892:1.892))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a11.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.826:1.826:1.826) (1.892:1.892:1.892))
        (IOPATH (posedge clk) pulse (0:0:0) (3.129:3.129:3.129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a11.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.826:1.826:1.826) (1.892:1.892:1.892))
        (IOPATH (posedge clk) pulse (0:0:0) (3.129:3.129:3.129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a11.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.954:1.954:1.954) (1.751:1.751:1.751))
        (PORT d[1] (2.897:2.897:2.897) (2.705:2.705:2.705))
        (PORT d[2] (2.006:2.006:2.006) (1.778:1.778:1.778))
        (PORT d[3] (2.454:2.454:2.454) (2.277:2.277:2.277))
        (PORT d[4] (2.315:2.315:2.315) (2.079:2.079:2.079))
        (PORT d[5] (2.056:2.056:2.056) (1.863:1.863:1.863))
        (PORT d[6] (2.929:2.929:2.929) (2.563:2.563:2.563))
        (PORT d[7] (2.279:2.279:2.279) (2.007:2.007:2.007))
        (PORT d[8] (3.604:3.604:3.604) (3.338:3.338:3.338))
        (PORT d[9] (3.497:3.497:3.497) (3.147:3.147:3.147))
        (PORT d[10] (2.919:2.919:2.919) (2.553:2.553:2.553))
        (PORT d[11] (2.078:2.078:2.078) (1.868:1.868:1.868))
        (PORT d[12] (2.677:2.677:2.677) (2.345:2.345:2.345))
        (PORT clk (1.778:1.778:1.778) (1.799:1.799:1.799))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a11.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.12:3.12:3.12) (2.803:2.803:2.803))
        (PORT clk (1.778:1.778:1.778) (1.799:1.799:1.799))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a11.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.778:1.778:1.778) (1.799:1.799:1.799))
        (PORT d[0] (2.696:2.696:2.696) (2.399:2.399:2.399))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a11.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.779:1.779:1.779) (1.8:1.8:1.8))
        (IOPATH (posedge clk) pulse (0:0:0) (2.957:2.957:2.957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a11.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.779:1.779:1.779) (1.8:1.8:1.8))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a11.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.779:1.779:1.779) (1.8:1.8:1.8))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|TFT_RGB\[11\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.012:1.012:1.012) (0.984:0.984:0.984))
        (PORT datab (1.554:1.554:1.554) (1.357:1.357:1.357))
        (PORT datad (1.649:1.649:1.649) (1.423:1.423:1.423))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH datab combout (0.415:0.415:0.415) (0.425:0.425:0.425))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE TFT_CTRL\|TFT_RGB\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.448:1.448:1.448) (1.493:1.493:1.493))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT asdata (1.659:1.659:1.659) (1.475:1.475:1.475))
        (PORT sclr (1.502:1.502:1.502) (1.435:1.435:1.435))
        (PORT sload (1.66:1.66:1.66) (1.647:1.647:1.647))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
      (HOLD sload (posedge clk) (0.195:0.195:0.195))
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DVP_capture\|r_datapixel\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.359:1.359:1.359) (1.244:1.244:1.244))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DVP_capture\|r_datapixel\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.438:1.438:1.438) (1.484:1.484:1.484))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.234:1.234:1.234) (1.193:1.193:1.193))
        (PORT ena (1.492:1.492:1.492) (1.533:1.533:1.533))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a28.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.53:1.53:1.53) (1.349:1.349:1.349))
        (PORT clk (1.823:1.823:1.823) (1.889:1.889:1.889))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a28.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.098:2.098:2.098) (1.908:1.908:1.908))
        (PORT d[1] (2.334:2.334:2.334) (2.04:2.04:2.04))
        (PORT d[2] (1.919:1.919:1.919) (1.666:1.666:1.666))
        (PORT d[3] (1.938:1.938:1.938) (1.698:1.698:1.698))
        (PORT d[4] (2.051:2.051:2.051) (1.864:1.864:1.864))
        (PORT d[5] (2.099:2.099:2.099) (1.902:1.902:1.902))
        (PORT d[6] (2.118:2.118:2.118) (1.925:1.925:1.925))
        (PORT d[7] (2.875:2.875:2.875) (2.571:2.571:2.571))
        (PORT d[8] (2.474:2.474:2.474) (2.246:2.246:2.246))
        (PORT d[9] (2.023:2.023:2.023) (1.788:1.788:1.788))
        (PORT d[10] (2.06:2.06:2.06) (1.895:1.895:1.895))
        (PORT d[11] (2.378:2.378:2.378) (2.075:2.075:2.075))
        (PORT d[12] (2.185:2.185:2.185) (1.866:1.866:1.866))
        (PORT clk (1.82:1.82:1.82) (1.885:1.885:1.885))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a28.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.752:1.752:1.752) (1.505:1.505:1.505))
        (PORT clk (1.82:1.82:1.82) (1.885:1.885:1.885))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a28.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.823:1.823:1.823) (1.889:1.889:1.889))
        (PORT d[0] (2.374:2.374:2.374) (2.137:2.137:2.137))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a28.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.824:1.824:1.824) (1.89:1.89:1.89))
        (IOPATH (posedge clk) pulse (0:0:0) (2.49:2.49:2.49))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a28.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.824:1.824:1.824) (1.89:1.89:1.89))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a28.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.824:1.824:1.824) (1.89:1.89:1.89))
        (IOPATH (posedge clk) pulse (0:0:0) (3.129:3.129:3.129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a28.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.824:1.824:1.824) (1.89:1.89:1.89))
        (IOPATH (posedge clk) pulse (0:0:0) (3.129:3.129:3.129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a28.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.948:1.948:1.948) (1.738:1.738:1.738))
        (PORT d[1] (3.191:3.191:3.191) (2.96:2.96:2.96))
        (PORT d[2] (1.572:1.572:1.572) (1.391:1.391:1.391))
        (PORT d[3] (2.884:2.884:2.884) (2.662:2.662:2.662))
        (PORT d[4] (2.73:2.73:2.73) (2.446:2.446:2.446))
        (PORT d[5] (2.453:2.453:2.453) (2.242:2.242:2.242))
        (PORT d[6] (3.891:3.891:3.891) (3.496:3.496:3.496))
        (PORT d[7] (1.606:1.606:1.606) (1.452:1.452:1.452))
        (PORT d[8] (3.63:3.63:3.63) (3.35:3.35:3.35))
        (PORT d[9] (3.883:3.883:3.883) (3.484:3.484:3.484))
        (PORT d[10] (3.881:3.881:3.881) (3.462:3.462:3.462))
        (PORT d[11] (1.627:1.627:1.627) (1.465:1.465:1.465))
        (PORT d[12] (2.451:2.451:2.451) (2.243:2.243:2.243))
        (PORT clk (1.776:1.776:1.776) (1.797:1.797:1.797))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a28.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.667:2.667:2.667) (2.39:2.39:2.39))
        (PORT clk (1.776:1.776:1.776) (1.797:1.797:1.797))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a28.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.776:1.776:1.776) (1.797:1.797:1.797))
        (PORT d[0] (3.896:3.896:3.896) (3.478:3.478:3.478))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a28.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.777:1.777:1.777) (1.798:1.798:1.798))
        (IOPATH (posedge clk) pulse (0:0:0) (2.957:2.957:2.957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a28.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.777:1.777:1.777) (1.798:1.798:1.798))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a28.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.777:1.777:1.777) (1.798:1.798:1.798))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a12.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.841:1.841:1.841) (1.615:1.615:1.615))
        (PORT clk (1.822:1.822:1.822) (1.888:1.888:1.888))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a12.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.111:2.111:2.111) (1.903:1.903:1.903))
        (PORT d[1] (2.372:2.372:2.372) (2.074:2.074:2.074))
        (PORT d[2] (1.853:1.853:1.853) (1.597:1.597:1.597))
        (PORT d[3] (1.919:1.919:1.919) (1.688:1.688:1.688))
        (PORT d[4] (2.072:2.072:2.072) (1.891:1.891:1.891))
        (PORT d[5] (2.188:2.188:2.188) (1.982:1.982:1.982))
        (PORT d[6] (2.132:2.132:2.132) (1.942:1.942:1.942))
        (PORT d[7] (2.717:2.717:2.717) (2.589:2.589:2.589))
        (PORT d[8] (2.783:2.783:2.783) (2.507:2.507:2.507))
        (PORT d[9] (2:2:2) (1.772:1.772:1.772))
        (PORT d[10] (2.104:2.104:2.104) (1.937:1.937:1.937))
        (PORT d[11] (2.352:2.352:2.352) (2.054:2.054:2.054))
        (PORT d[12] (1.886:1.886:1.886) (1.647:1.647:1.647))
        (PORT clk (1.819:1.819:1.819) (1.884:1.884:1.884))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a12.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.877:1.877:1.877) (1.627:1.627:1.627))
        (PORT clk (1.819:1.819:1.819) (1.884:1.884:1.884))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a12.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.822:1.822:1.822) (1.888:1.888:1.888))
        (PORT d[0] (2.499:2.499:2.499) (2.259:2.259:2.259))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a12.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.823:1.823:1.823) (1.889:1.889:1.889))
        (IOPATH (posedge clk) pulse (0:0:0) (2.49:2.49:2.49))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a12.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.823:1.823:1.823) (1.889:1.889:1.889))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a12.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.823:1.823:1.823) (1.889:1.889:1.889))
        (IOPATH (posedge clk) pulse (0:0:0) (3.129:3.129:3.129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a12.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.823:1.823:1.823) (1.889:1.889:1.889))
        (IOPATH (posedge clk) pulse (0:0:0) (3.129:3.129:3.129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a12.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.583:1.583:1.583) (1.425:1.425:1.425))
        (PORT d[1] (3.179:3.179:3.179) (2.946:2.946:2.946))
        (PORT d[2] (1.617:1.617:1.617) (1.434:1.434:1.434))
        (PORT d[3] (2.849:2.849:2.849) (2.633:2.633:2.633))
        (PORT d[4] (2.749:2.749:2.749) (2.471:2.471:2.471))
        (PORT d[5] (2.004:2.004:2.004) (1.848:1.848:1.848))
        (PORT d[6] (3.304:3.304:3.304) (2.896:2.896:2.896))
        (PORT d[7] (1.663:1.663:1.663) (1.505:1.505:1.505))
        (PORT d[8] (3.672:3.672:3.672) (3.383:3.383:3.383))
        (PORT d[9] (3.162:3.162:3.162) (2.873:2.873:2.873))
        (PORT d[10] (3.281:3.281:3.281) (2.867:2.867:2.867))
        (PORT d[11] (1.685:1.685:1.685) (1.52:1.52:1.52))
        (PORT d[12] (2.452:2.452:2.452) (2.244:2.244:2.244))
        (PORT clk (1.775:1.775:1.775) (1.796:1.796:1.796))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a12.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.716:2.716:2.716) (2.435:2.435:2.435))
        (PORT clk (1.775:1.775:1.775) (1.796:1.796:1.796))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a12.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.775:1.775:1.775) (1.796:1.796:1.796))
        (PORT d[0] (2.312:2.312:2.312) (2.053:2.053:2.053))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a12.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.776:1.776:1.776) (1.797:1.797:1.797))
        (IOPATH (posedge clk) pulse (0:0:0) (2.957:2.957:2.957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a12.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.776:1.776:1.776) (1.797:1.797:1.797))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a12.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.776:1.776:1.776) (1.797:1.797:1.797))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|TFT_RGB\[12\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.009:1.009:1.009) (0.981:0.981:0.981))
        (PORT datab (1.267:1.267:1.267) (1.086:1.086:1.086))
        (PORT datad (1.204:1.204:1.204) (1.038:1.038:1.038))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH datab combout (0.415:0.415:0.415) (0.425:0.425:0.425))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DVP_capture\|r_datapixel\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.261:1.261:1.261) (1.161:1.161:1.161))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DVP_capture\|r_datapixel\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.438:1.438:1.438) (1.484:1.484:1.484))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.234:1.234:1.234) (1.193:1.193:1.193))
        (PORT ena (1.492:1.492:1.492) (1.533:1.533:1.533))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a44.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.194:2.194:2.194) (1.926:1.926:1.926))
        (PORT d[1] (1.979:1.979:1.979) (1.777:1.777:1.777))
        (PORT clk (1.816:1.816:1.816) (1.883:1.883:1.883))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a44.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.127:2.127:2.127) (1.947:1.947:1.947))
        (PORT d[1] (2.34:2.34:2.34) (2.034:2.034:2.034))
        (PORT d[2] (1.952:1.952:1.952) (1.712:1.712:1.712))
        (PORT d[3] (1.919:1.919:1.919) (1.685:1.685:1.685))
        (PORT d[4] (1.926:1.926:1.926) (1.677:1.677:1.677))
        (PORT d[5] (2.064:2.064:2.064) (1.894:1.894:1.894))
        (PORT d[6] (2.451:2.451:2.451) (2.178:2.178:2.178))
        (PORT d[7] (2.462:2.462:2.462) (2.208:2.208:2.208))
        (PORT d[8] (2.532:2.532:2.532) (2.281:2.281:2.281))
        (PORT d[9] (2.061:2.061:2.061) (1.829:1.829:1.829))
        (PORT d[10] (2.118:2.118:2.118) (1.925:1.925:1.925))
        (PORT d[11] (2.948:2.948:2.948) (2.709:2.709:2.709))
        (PORT clk (1.813:1.813:1.813) (1.879:1.879:1.879))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a44.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.805:1.805:1.805) (1.528:1.528:1.528))
        (PORT clk (1.813:1.813:1.813) (1.879:1.879:1.879))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a44.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.816:1.816:1.816) (1.883:1.883:1.883))
        (PORT d[0] (2.427:2.427:2.427) (2.16:2.16:2.16))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a44.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.817:1.817:1.817) (1.884:1.884:1.884))
        (IOPATH (posedge clk) pulse (0:0:0) (2.49:2.49:2.49))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a44.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.817:1.817:1.817) (1.884:1.884:1.884))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a44.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.817:1.817:1.817) (1.884:1.884:1.884))
        (IOPATH (posedge clk) pulse (0:0:0) (3.129:3.129:3.129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a44.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.817:1.817:1.817) (1.884:1.884:1.884))
        (IOPATH (posedge clk) pulse (0:0:0) (3.129:3.129:3.129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a44.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.009:2.009:2.009) (1.799:1.799:1.799))
        (PORT d[1] (2.875:2.875:2.875) (2.68:2.68:2.68))
        (PORT d[2] (3.429:3.429:3.429) (2.978:2.978:2.978))
        (PORT d[3] (3.228:3.228:3.228) (2.968:2.968:2.968))
        (PORT d[4] (2.013:2.013:2.013) (1.798:1.798:1.798))
        (PORT d[5] (1.932:1.932:1.932) (1.734:1.734:1.734))
        (PORT d[6] (3.501:3.501:3.501) (3.145:3.145:3.145))
        (PORT d[7] (1.6:1.6:1.6) (1.455:1.455:1.455))
        (PORT d[8] (3.337:3.337:3.337) (2.982:2.982:2.982))
        (PORT d[9] (2.796:2.796:2.796) (2.555:2.555:2.555))
        (PORT d[10] (3.506:3.506:3.506) (3.133:3.133:3.133))
        (PORT d[11] (1.609:1.609:1.609) (1.458:1.458:1.458))
        (PORT clk (1.769:1.769:1.769) (1.791:1.791:1.791))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a44.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.306:2.306:2.306) (2.065:2.065:2.065))
        (PORT clk (1.769:1.769:1.769) (1.791:1.791:1.791))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a44.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.769:1.769:1.769) (1.791:1.791:1.791))
        (PORT d[0] (2.13:2.13:2.13) (1.934:1.934:1.934))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a44.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.77:1.77:1.77) (1.792:1.792:1.792))
        (IOPATH (posedge clk) pulse (0:0:0) (2.957:2.957:2.957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a44.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.77:1.77:1.77) (1.792:1.792:1.792))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a44.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.77:1.77:1.77) (1.792:1.792:1.792))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE TFT_CTRL\|TFT_RGB\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.448:1.448:1.448) (1.493:1.493:1.493))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT asdata (1.215:1.215:1.215) (1.094:1.094:1.094))
        (PORT sclr (1.502:1.502:1.502) (1.435:1.435:1.435))
        (PORT sload (1.66:1.66:1.66) (1.647:1.647:1.647))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
      (HOLD sload (posedge clk) (0.195:0.195:0.195))
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a13.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.166:2.166:2.166) (2.003:2.003:2.003))
        (PORT clk (1.832:1.832:1.832) (1.897:1.897:1.897))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a13.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.118:2.118:2.118) (1.951:1.951:1.951))
        (PORT d[1] (2.347:2.347:2.347) (2.207:2.207:2.207))
        (PORT d[2] (2.446:2.446:2.446) (2.172:2.172:2.172))
        (PORT d[3] (2.279:2.279:2.279) (2.118:2.118:2.118))
        (PORT d[4] (2.336:2.336:2.336) (2.209:2.209:2.209))
        (PORT d[5] (2.25:2.25:2.25) (2.112:2.112:2.112))
        (PORT d[6] (2.285:2.285:2.285) (2.153:2.153:2.153))
        (PORT d[7] (2.22:2.22:2.22) (2.096:2.096:2.096))
        (PORT d[8] (2.54:2.54:2.54) (2.282:2.282:2.282))
        (PORT d[9] (2.36:2.36:2.36) (2.133:2.133:2.133))
        (PORT d[10] (2.723:2.723:2.723) (2.641:2.641:2.641))
        (PORT d[11] (2.36:2.36:2.36) (2.176:2.176:2.176))
        (PORT d[12] (2.084:2.084:2.084) (1.9:1.9:1.9))
        (PORT clk (1.829:1.829:1.829) (1.893:1.893:1.893))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a13.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.331:2.331:2.331) (2.07:2.07:2.07))
        (PORT clk (1.829:1.829:1.829) (1.893:1.893:1.893))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a13.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.832:1.832:1.832) (1.897:1.897:1.897))
        (PORT d[0] (2.953:2.953:2.953) (2.702:2.702:2.702))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a13.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.833:1.833:1.833) (1.898:1.898:1.898))
        (IOPATH (posedge clk) pulse (0:0:0) (2.49:2.49:2.49))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a13.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.833:1.833:1.833) (1.898:1.898:1.898))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a13.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.833:1.833:1.833) (1.898:1.898:1.898))
        (IOPATH (posedge clk) pulse (0:0:0) (3.129:3.129:3.129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a13.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.833:1.833:1.833) (1.898:1.898:1.898))
        (IOPATH (posedge clk) pulse (0:0:0) (3.129:3.129:3.129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a13.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.117:2.117:2.117) (1.941:1.941:1.941))
        (PORT d[1] (3.324:3.324:3.324) (3.145:3.145:3.145))
        (PORT d[2] (4.717:4.717:4.717) (4.191:4.191:4.191))
        (PORT d[3] (2.352:2.352:2.352) (2.108:2.108:2.108))
        (PORT d[4] (2.369:2.369:2.369) (2.126:2.126:2.126))
        (PORT d[5] (2.058:2.058:2.058) (1.88:1.88:1.88))
        (PORT d[6] (2.333:2.333:2.333) (2.069:2.069:2.069))
        (PORT d[7] (2.317:2.317:2.317) (2.041:2.041:2.041))
        (PORT d[8] (3.228:3.228:3.228) (2.957:2.957:2.957))
        (PORT d[9] (2.886:2.886:2.886) (2.671:2.671:2.671))
        (PORT d[10] (2.341:2.341:2.341) (2.105:2.105:2.105))
        (PORT d[11] (2.592:2.592:2.592) (2.339:2.339:2.339))
        (PORT d[12] (2.344:2.344:2.344) (2.078:2.078:2.078))
        (PORT clk (1.785:1.785:1.785) (1.805:1.805:1.805))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a13.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4.436:4.436:4.436) (3.898:3.898:3.898))
        (PORT clk (1.785:1.785:1.785) (1.805:1.805:1.805))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a13.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.785:1.785:1.785) (1.805:1.805:1.805))
        (PORT d[0] (3.495:3.495:3.495) (3.111:3.111:3.111))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a13.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.786:1.786:1.786) (1.806:1.806:1.806))
        (IOPATH (posedge clk) pulse (0:0:0) (2.957:2.957:2.957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a13.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.786:1.786:1.786) (1.806:1.806:1.806))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a13.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.786:1.786:1.786) (1.806:1.806:1.806))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a29.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.82:1.82:1.82) (1.729:1.729:1.729))
        (PORT clk (1.839:1.839:1.839) (1.903:1.903:1.903))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a29.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.791:1.791:1.791) (1.667:1.667:1.667))
        (PORT d[1] (1.934:1.934:1.934) (1.849:1.849:1.849))
        (PORT d[2] (2.12:2.12:2.12) (1.908:1.908:1.908))
        (PORT d[3] (1.949:1.949:1.949) (1.847:1.847:1.847))
        (PORT d[4] (1.983:1.983:1.983) (1.898:1.898:1.898))
        (PORT d[5] (1.911:1.911:1.911) (1.826:1.826:1.826))
        (PORT d[6] (1.867:1.867:1.867) (1.779:1.779:1.779))
        (PORT d[7] (1.872:1.872:1.872) (1.777:1.777:1.777))
        (PORT d[8] (2.15:2.15:2.15) (1.949:1.949:1.949))
        (PORT d[9] (2.425:2.425:2.425) (2.238:2.238:2.238))
        (PORT d[10] (3.128:3.128:3.128) (2.996:2.996:2.996))
        (PORT d[11] (1.867:1.867:1.867) (1.743:1.743:1.743))
        (PORT d[12] (1.75:1.75:1.75) (1.622:1.622:1.622))
        (PORT clk (1.836:1.836:1.836) (1.899:1.899:1.899))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a29.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.035:2.035:2.035) (1.814:1.814:1.814))
        (PORT clk (1.836:1.836:1.836) (1.899:1.899:1.899))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a29.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.839:1.839:1.839) (1.903:1.903:1.903))
        (PORT d[0] (2.657:2.657:2.657) (2.446:2.446:2.446))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a29.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.84:1.84:1.84) (1.904:1.904:1.904))
        (IOPATH (posedge clk) pulse (0:0:0) (2.49:2.49:2.49))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a29.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.84:1.84:1.84) (1.904:1.904:1.904))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a29.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.84:1.84:1.84) (1.904:1.904:1.904))
        (IOPATH (posedge clk) pulse (0:0:0) (3.129:3.129:3.129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a29.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.84:1.84:1.84) (1.904:1.904:1.904))
        (IOPATH (posedge clk) pulse (0:0:0) (3.129:3.129:3.129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a29.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.719:1.719:1.719) (1.584:1.584:1.584))
        (PORT d[1] (3.735:3.735:3.735) (3.506:3.506:3.506))
        (PORT d[2] (4.344:4.344:4.344) (3.864:3.864:3.864))
        (PORT d[3] (2.725:2.725:2.725) (2.427:2.427:2.427))
        (PORT d[4] (3.15:3.15:3.15) (2.812:2.812:2.812))
        (PORT d[5] (2.171:2.171:2.171) (2.003:2.003:2.003))
        (PORT d[6] (2.007:2.007:2.007) (1.795:1.795:1.795))
        (PORT d[7] (2.75:2.75:2.75) (2.438:2.438:2.438))
        (PORT d[8] (3.573:3.573:3.573) (3.271:3.271:3.271))
        (PORT d[9] (2.531:2.531:2.531) (2.383:2.383:2.383))
        (PORT d[10] (2.764:2.764:2.764) (2.482:2.482:2.482))
        (PORT d[11] (2.146:2.146:2.146) (1.946:1.946:1.946))
        (PORT d[12] (3.451:3.451:3.451) (3.021:3.021:3.021))
        (PORT clk (1.792:1.792:1.792) (1.811:1.811:1.811))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a29.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5.214:5.214:5.214) (4.582:4.582:4.582))
        (PORT clk (1.792:1.792:1.792) (1.811:1.811:1.811))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a29.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.792:1.792:1.792) (1.811:1.811:1.811))
        (PORT d[0] (2.58:2.58:2.58) (2.353:2.353:2.353))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a29.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.793:1.793:1.793) (1.812:1.812:1.812))
        (IOPATH (posedge clk) pulse (0:0:0) (2.957:2.957:2.957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a29.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.793:1.793:1.793) (1.812:1.812:1.812))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a29.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.793:1.793:1.793) (1.812:1.812:1.812))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|TFT_RGB\[13\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.009:1.009:1.009) (0.981:0.981:0.981))
        (PORT datab (2.53:2.53:2.53) (2.125:2.125:2.125))
        (PORT datad (2.069:2.069:2.069) (1.734:1.734:1.734))
        (IOPATH dataa combout (0.428:0.428:0.428) (0.449:0.449:0.449))
        (IOPATH datab combout (0.437:0.437:0.437) (0.407:0.407:0.407))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE TFT_CTRL\|TFT_RGB\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.448:1.448:1.448) (1.493:1.493:1.493))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT asdata (1.218:1.218:1.218) (1.097:1.097:1.097))
        (PORT sclr (1.502:1.502:1.502) (1.435:1.435:1.435))
        (PORT sload (1.66:1.66:1.66) (1.647:1.647:1.647))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
      (HOLD sload (posedge clk) (0.195:0.195:0.195))
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DVP_capture\|r_datapixel\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.219:1.219:1.219) (1.099:1.099:1.099))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DVP_capture\|r_datapixel\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.438:1.438:1.438) (1.484:1.484:1.484))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.234:1.234:1.234) (1.193:1.193:1.193))
        (PORT ena (1.492:1.492:1.492) (1.533:1.533:1.533))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a14.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.901:1.901:1.901) (1.65:1.65:1.65))
        (PORT clk (1.817:1.817:1.817) (1.884:1.884:1.884))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a14.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.104:3.104:3.104) (2.736:2.736:2.736))
        (PORT d[1] (2.343:2.343:2.343) (2.102:2.102:2.102))
        (PORT d[2] (2.748:2.748:2.748) (2.423:2.423:2.423))
        (PORT d[3] (2.283:2.283:2.283) (2.045:2.045:2.045))
        (PORT d[4] (2.894:2.894:2.894) (2.613:2.613:2.613))
        (PORT d[5] (2.831:2.831:2.831) (2.578:2.578:2.578))
        (PORT d[6] (2.8:2.8:2.8) (2.653:2.653:2.653))
        (PORT d[7] (2.756:2.756:2.756) (2.637:2.637:2.637))
        (PORT d[8] (3.457:3.457:3.457) (3.035:3.035:3.035))
        (PORT d[9] (2.649:2.649:2.649) (2.462:2.462:2.462))
        (PORT d[10] (2.831:2.831:2.831) (2.556:2.556:2.556))
        (PORT d[11] (2.596:2.596:2.596) (2.435:2.435:2.435))
        (PORT d[12] (2.976:2.976:2.976) (2.592:2.592:2.592))
        (PORT clk (1.814:1.814:1.814) (1.88:1.88:1.88))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a14.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.479:2.479:2.479) (2.143:2.143:2.143))
        (PORT clk (1.814:1.814:1.814) (1.88:1.88:1.88))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a14.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.817:1.817:1.817) (1.884:1.884:1.884))
        (PORT d[0] (2.871:2.871:2.871) (2.605:2.605:2.605))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a14.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.818:1.818:1.818) (1.885:1.885:1.885))
        (IOPATH (posedge clk) pulse (0:0:0) (2.49:2.49:2.49))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a14.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.818:1.818:1.818) (1.885:1.885:1.885))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a14.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.818:1.818:1.818) (1.885:1.885:1.885))
        (IOPATH (posedge clk) pulse (0:0:0) (3.129:3.129:3.129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a14.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.818:1.818:1.818) (1.885:1.885:1.885))
        (IOPATH (posedge clk) pulse (0:0:0) (3.129:3.129:3.129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a14.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.806:2.806:2.806) (2.521:2.521:2.521))
        (PORT d[1] (2.563:2.563:2.563) (2.248:2.248:2.248))
        (PORT d[2] (2.631:2.631:2.631) (2.283:2.283:2.283))
        (PORT d[3] (2.39:2.39:2.39) (2.115:2.115:2.115))
        (PORT d[4] (2.7:2.7:2.7) (2.413:2.413:2.413))
        (PORT d[5] (2.634:2.634:2.634) (2.346:2.346:2.346))
        (PORT d[6] (2.714:2.714:2.714) (2.434:2.434:2.434))
        (PORT d[7] (2.376:2.376:2.376) (2.147:2.147:2.147))
        (PORT d[8] (2.465:2.465:2.465) (2.201:2.201:2.201))
        (PORT d[9] (1.945:1.945:1.945) (1.752:1.752:1.752))
        (PORT d[10] (2.77:2.77:2.77) (2.465:2.465:2.465))
        (PORT d[11] (2.725:2.725:2.725) (2.451:2.451:2.451))
        (PORT d[12] (2.013:2.013:2.013) (1.835:1.835:1.835))
        (PORT clk (1.77:1.77:1.77) (1.792:1.792:1.792))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a14.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.627:2.627:2.627) (2.342:2.342:2.342))
        (PORT clk (1.77:1.77:1.77) (1.792:1.792:1.792))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a14.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.77:1.77:1.77) (1.792:1.792:1.792))
        (PORT d[0] (3.755:3.755:3.755) (3.275:3.275:3.275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a14.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.771:1.771:1.771) (1.793:1.793:1.793))
        (IOPATH (posedge clk) pulse (0:0:0) (2.957:2.957:2.957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a14.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.771:1.771:1.771) (1.793:1.793:1.793))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a14.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.771:1.771:1.771) (1.793:1.793:1.793))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a30.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.554:1.554:1.554) (1.354:1.354:1.354))
        (PORT clk (1.813:1.813:1.813) (1.882:1.882:1.882))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a30.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.602:2.602:2.602) (2.35:2.35:2.35))
        (PORT d[1] (2.688:2.688:2.688) (2.366:2.366:2.366))
        (PORT d[2] (2.355:2.355:2.355) (2.074:2.074:2.074))
        (PORT d[3] (2.3:2.3:2.3) (2.027:2.027:2.027))
        (PORT d[4] (2.518:2.518:2.518) (2.282:2.282:2.282))
        (PORT d[5] (2.453:2.453:2.453) (2.244:2.244:2.244))
        (PORT d[6] (2.429:2.429:2.429) (2.325:2.325:2.325))
        (PORT d[7] (2.866:2.866:2.866) (2.574:2.574:2.574))
        (PORT d[8] (2.61:2.61:2.61) (2.398:2.398:2.398))
        (PORT d[9] (2.428:2.428:2.428) (2.145:2.145:2.145))
        (PORT d[10] (2.48:2.48:2.48) (2.253:2.253:2.253))
        (PORT d[11] (2.657:2.657:2.657) (2.48:2.48:2.48))
        (PORT d[12] (2.24:2.24:2.24) (1.972:1.972:1.972))
        (PORT clk (1.81:1.81:1.81) (1.878:1.878:1.878))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a30.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.143:2.143:2.143) (1.834:1.834:1.834))
        (PORT clk (1.81:1.81:1.81) (1.878:1.878:1.878))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a30.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.813:1.813:1.813) (1.882:1.882:1.882))
        (PORT d[0] (2.726:2.726:2.726) (2.442:2.442:2.442))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a30.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.814:1.814:1.814) (1.883:1.883:1.883))
        (IOPATH (posedge clk) pulse (0:0:0) (2.49:2.49:2.49))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a30.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.814:1.814:1.814) (1.883:1.883:1.883))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a30.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.814:1.814:1.814) (1.883:1.883:1.883))
        (IOPATH (posedge clk) pulse (0:0:0) (3.129:3.129:3.129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a30.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.814:1.814:1.814) (1.883:1.883:1.883))
        (IOPATH (posedge clk) pulse (0:0:0) (3.129:3.129:3.129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a30.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.413:2.413:2.413) (2.165:2.165:2.165))
        (PORT d[1] (2.992:2.992:2.992) (2.633:2.633:2.633))
        (PORT d[2] (3.368:3.368:3.368) (2.908:2.908:2.908))
        (PORT d[3] (2.765:2.765:2.765) (2.449:2.449:2.449))
        (PORT d[4] (3.097:3.097:3.097) (2.767:2.767:2.767))
        (PORT d[5] (3.087:3.087:3.087) (2.739:2.739:2.739))
        (PORT d[6] (3.105:3.105:3.105) (2.786:2.786:2.786))
        (PORT d[7] (1.993:1.993:1.993) (1.81:1.81:1.81))
        (PORT d[8] (2.858:2.858:2.858) (2.554:2.554:2.554))
        (PORT d[9] (2.063:2.063:2.063) (1.904:1.904:1.904))
        (PORT d[10] (2.028:2.028:2.028) (1.791:1.791:1.791))
        (PORT d[11] (1.997:1.997:1.997) (1.81:1.81:1.81))
        (PORT d[12] (1.62:1.62:1.62) (1.499:1.499:1.499))
        (PORT clk (1.766:1.766:1.766) (1.79:1.79:1.79))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a30.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.238:2.238:2.238) (1.997:1.997:1.997))
        (PORT clk (1.766:1.766:1.766) (1.79:1.79:1.79))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a30.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.766:1.766:1.766) (1.79:1.79:1.79))
        (PORT d[0] (3.129:3.129:3.129) (2.791:2.791:2.791))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a30.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.767:1.767:1.767) (1.791:1.791:1.791))
        (IOPATH (posedge clk) pulse (0:0:0) (2.957:2.957:2.957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a30.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.767:1.767:1.767) (1.791:1.791:1.791))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a30.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.767:1.767:1.767) (1.791:1.791:1.791))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|TFT_RGB\[14\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.365:0.365:0.365) (0.434:0.434:0.434))
        (PORT datab (1.574:1.574:1.574) (1.366:1.366:1.366))
        (PORT datad (1.188:1.188:1.188) (1.023:1.023:1.023))
        (IOPATH dataa combout (0.428:0.428:0.428) (0.449:0.449:0.449))
        (IOPATH datab combout (0.437:0.437:0.437) (0.407:0.407:0.407))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DVP_capture\|r_datapixel\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.214:1.214:1.214) (1.093:1.093:1.093))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DVP_capture\|r_datapixel\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.438:1.438:1.438) (1.484:1.484:1.484))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.234:1.234:1.234) (1.193:1.193:1.193))
        (PORT ena (1.492:1.492:1.492) (1.533:1.533:1.533))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a46.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.757:1.757:1.757) (1.618:1.618:1.618))
        (PORT d[1] (1.36:1.36:1.36) (1.262:1.262:1.262))
        (PORT clk (1.832:1.832:1.832) (1.898:1.898:1.898))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a46.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.558:1.558:1.558) (1.513:1.513:1.513))
        (PORT d[1] (1.562:1.562:1.562) (1.515:1.515:1.515))
        (PORT d[2] (1.568:1.568:1.568) (1.526:1.526:1.526))
        (PORT d[3] (1.435:1.435:1.435) (1.362:1.362:1.362))
        (PORT d[4] (1.595:1.595:1.595) (1.538:1.538:1.538))
        (PORT d[5] (1.576:1.576:1.576) (1.528:1.528:1.528))
        (PORT d[6] (1.522:1.522:1.522) (1.481:1.481:1.481))
        (PORT d[7] (1.595:1.595:1.595) (1.56:1.56:1.56))
        (PORT d[8] (2.222:2.222:2.222) (2.025:2.025:2.025))
        (PORT d[9] (1.717:1.717:1.717) (1.56:1.56:1.56))
        (PORT d[10] (2.19:2.19:2.19) (2.129:2.129:2.129))
        (PORT d[11] (1.435:1.435:1.435) (1.356:1.356:1.356))
        (PORT clk (1.829:1.829:1.829) (1.894:1.894:1.894))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a46.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.694:1.694:1.694) (1.525:1.525:1.525))
        (PORT clk (1.829:1.829:1.829) (1.894:1.894:1.894))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a46.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.832:1.832:1.832) (1.898:1.898:1.898))
        (PORT d[0] (2.316:2.316:2.316) (2.157:2.157:2.157))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a46.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.833:1.833:1.833) (1.899:1.899:1.899))
        (IOPATH (posedge clk) pulse (0:0:0) (2.49:2.49:2.49))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a46.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.833:1.833:1.833) (1.899:1.899:1.899))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a46.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.833:1.833:1.833) (1.899:1.899:1.899))
        (IOPATH (posedge clk) pulse (0:0:0) (3.129:3.129:3.129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a46.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.833:1.833:1.833) (1.899:1.899:1.899))
        (IOPATH (posedge clk) pulse (0:0:0) (3.129:3.129:3.129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a46.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.754:1.754:1.754) (1.617:1.617:1.617))
        (PORT d[1] (3.236:3.236:3.236) (2.96:2.96:2.96))
        (PORT d[2] (3.568:3.568:3.568) (3.167:3.167:3.167))
        (PORT d[3] (3.15:3.15:3.15) (2.843:2.843:2.843))
        (PORT d[4] (2.128:2.128:2.128) (1.937:1.937:1.937))
        (PORT d[5] (1.686:1.686:1.686) (1.534:1.534:1.534))
        (PORT d[6] (2.008:2.008:2.008) (1.799:1.799:1.799))
        (PORT d[7] (3.589:3.589:3.589) (3.194:3.194:3.194))
        (PORT d[8] (3.253:3.253:3.253) (3.013:3.013:3.013))
        (PORT d[9] (3.659:3.659:3.659) (3.28:3.28:3.28))
        (PORT d[10] (3.561:3.561:3.561) (3.199:3.199:3.199))
        (PORT d[11] (1.695:1.695:1.695) (1.495:1.495:1.495))
        (PORT clk (1.785:1.785:1.785) (1.806:1.806:1.806))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a46.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5.661:5.661:5.661) (5.007:5.007:5.007))
        (PORT clk (1.785:1.785:1.785) (1.806:1.806:1.806))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a46.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.785:1.785:1.785) (1.806:1.806:1.806))
        (PORT d[0] (3.164:3.164:3.164) (2.811:2.811:2.811))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a46.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.786:1.786:1.786) (1.807:1.807:1.807))
        (IOPATH (posedge clk) pulse (0:0:0) (2.957:2.957:2.957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a46.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.786:1.786:1.786) (1.807:1.807:1.807))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a46.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.786:1.786:1.786) (1.807:1.807:1.807))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE TFT_CTRL\|TFT_RGB\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.448:1.448:1.448) (1.493:1.493:1.493))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT asdata (2.196:2.196:2.196) (1.863:1.863:1.863))
        (PORT sclr (0.896:0.896:0.896) (0.958:0.958:0.958))
        (PORT sload (1.529:1.529:1.529) (1.495:1.495:1.495))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
      (HOLD sload (posedge clk) (0.195:0.195:0.195))
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a15.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.764:1.764:1.764) (1.617:1.617:1.617))
        (PORT clk (1.833:1.833:1.833) (1.899:1.899:1.899))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a15.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.342:2.342:2.342) (2.209:2.209:2.209))
        (PORT d[1] (2.263:2.263:2.263) (2.1:2.1:2.1))
        (PORT d[2] (2.44:2.44:2.44) (2.292:2.292:2.292))
        (PORT d[3] (2.579:2.579:2.579) (2.371:2.371:2.371))
        (PORT d[4] (2.298:2.298:2.298) (2.175:2.175:2.175))
        (PORT d[5] (2.432:2.432:2.432) (2.292:2.292:2.292))
        (PORT d[6] (2.303:2.303:2.303) (2.183:2.183:2.183))
        (PORT d[7] (2.374:2.374:2.374) (2.249:2.249:2.249))
        (PORT d[8] (2.576:2.576:2.576) (2.345:2.345:2.345))
        (PORT d[9] (2.229:2.229:2.229) (2.06:2.06:2.06))
        (PORT d[10] (2.965:2.965:2.965) (2.843:2.843:2.843))
        (PORT d[11] (2.286:2.286:2.286) (2.107:2.107:2.107))
        (PORT d[12] (2.215:2.215:2.215) (2.038:2.038:2.038))
        (PORT clk (1.83:1.83:1.83) (1.895:1.895:1.895))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a15.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.368:2.368:2.368) (2.098:2.098:2.098))
        (PORT clk (1.83:1.83:1.83) (1.895:1.895:1.895))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a15.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.833:1.833:1.833) (1.899:1.899:1.899))
        (PORT d[0] (2.99:2.99:2.99) (2.73:2.73:2.73))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a15.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.834:1.834:1.834) (1.9:1.9:1.9))
        (IOPATH (posedge clk) pulse (0:0:0) (2.49:2.49:2.49))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a15.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.834:1.834:1.834) (1.9:1.9:1.9))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a15.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.834:1.834:1.834) (1.9:1.9:1.9))
        (IOPATH (posedge clk) pulse (0:0:0) (3.129:3.129:3.129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a15.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.834:1.834:1.834) (1.9:1.9:1.9))
        (IOPATH (posedge clk) pulse (0:0:0) (3.129:3.129:3.129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a15.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.528:2.528:2.528) (2.307:2.307:2.307))
        (PORT d[1] (2.802:2.802:2.802) (2.58:2.58:2.58))
        (PORT d[2] (2.755:2.755:2.755) (2.432:2.432:2.432))
        (PORT d[3] (2.378:2.378:2.378) (2.151:2.151:2.151))
        (PORT d[4] (2.769:2.769:2.769) (2.518:2.518:2.518))
        (PORT d[5] (2.807:2.807:2.807) (2.521:2.521:2.521))
        (PORT d[6] (2.47:2.47:2.47) (2.244:2.244:2.244))
        (PORT d[7] (2.396:2.396:2.396) (2.136:2.136:2.136))
        (PORT d[8] (3.104:3.104:3.104) (2.787:2.787:2.787))
        (PORT d[9] (2.702:2.702:2.702) (2.42:2.42:2.42))
        (PORT d[10] (2.905:2.905:2.905) (2.632:2.632:2.632))
        (PORT d[11] (3.895:3.895:3.895) (3.534:3.534:3.534))
        (PORT d[12] (2.707:2.707:2.707) (2.435:2.435:2.435))
        (PORT clk (1.786:1.786:1.786) (1.807:1.807:1.807))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a15.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4.374:4.374:4.374) (3.799:3.799:3.799))
        (PORT clk (1.786:1.786:1.786) (1.807:1.807:1.807))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a15.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.786:1.786:1.786) (1.807:1.807:1.807))
        (PORT d[0] (3.489:3.489:3.489) (3.112:3.112:3.112))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a15.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.787:1.787:1.787) (1.808:1.808:1.808))
        (IOPATH (posedge clk) pulse (0:0:0) (2.957:2.957:2.957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a15.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.787:1.787:1.787) (1.808:1.808:1.808))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a15.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.787:1.787:1.787) (1.808:1.808:1.808))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a31.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.364:1.364:1.364) (1.278:1.278:1.278))
        (PORT clk (1.816:1.816:1.816) (1.881:1.881:1.881))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a31.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.013:2.013:2.013) (1.914:1.914:1.914))
        (PORT d[1] (1.851:1.851:1.851) (1.738:1.738:1.738))
        (PORT d[2] (1.973:1.973:1.973) (1.896:1.896:1.896))
        (PORT d[3] (2.185:2.185:2.185) (2.009:2.009:2.009))
        (PORT d[4] (1.996:1.996:1.996) (1.909:1.909:1.909))
        (PORT d[5] (2.034:2.034:2.034) (1.947:1.947:1.947))
        (PORT d[6] (1.921:1.921:1.921) (1.842:1.842:1.842))
        (PORT d[7] (1.955:1.955:1.955) (1.886:1.886:1.886))
        (PORT d[8] (2.189:2.189:2.189) (2.003:2.003:2.003))
        (PORT d[9] (1.811:1.811:1.811) (1.697:1.697:1.697))
        (PORT d[10] (2.545:2.545:2.545) (2.418:2.418:2.418))
        (PORT d[11] (1.794:1.794:1.794) (1.669:1.669:1.669))
        (PORT d[12] (1.797:1.797:1.797) (1.677:1.677:1.677))
        (PORT clk (1.813:1.813:1.813) (1.877:1.877:1.877))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a31.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.073:2.073:2.073) (1.86:1.86:1.86))
        (PORT clk (1.813:1.813:1.813) (1.877:1.877:1.877))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a31.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.816:1.816:1.816) (1.881:1.881:1.881))
        (PORT d[0] (2.695:2.695:2.695) (2.492:2.492:2.492))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a31.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.817:1.817:1.817) (1.882:1.882:1.882))
        (IOPATH (posedge clk) pulse (0:0:0) (2.49:2.49:2.49))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a31.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.817:1.817:1.817) (1.882:1.882:1.882))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a31.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.817:1.817:1.817) (1.882:1.882:1.882))
        (IOPATH (posedge clk) pulse (0:0:0) (3.129:3.129:3.129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a31.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.817:1.817:1.817) (1.882:1.882:1.882))
        (IOPATH (posedge clk) pulse (0:0:0) (3.129:3.129:3.129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a31.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.153:2.153:2.153) (1.978:1.978:1.978))
        (PORT d[1] (2.739:2.739:2.739) (2.499:2.499:2.499))
        (PORT d[2] (3.183:3.183:3.183) (2.823:2.823:2.823))
        (PORT d[3] (2.78:2.78:2.78) (2.518:2.518:2.518))
        (PORT d[4] (2.814:2.814:2.814) (2.55:2.55:2.55))
        (PORT d[5] (2.841:2.841:2.841) (2.555:2.555:2.555))
        (PORT d[6] (2.871:2.871:2.871) (2.595:2.595:2.595))
        (PORT d[7] (2.698:2.698:2.698) (2.418:2.418:2.418))
        (PORT d[8] (3.287:3.287:3.287) (3.032:3.032:3.032))
        (PORT d[9] (2.758:2.758:2.758) (2.474:2.474:2.474))
        (PORT d[10] (3.306:3.306:3.306) (2.98:2.98:2.98))
        (PORT d[11] (3.916:3.916:3.916) (3.558:3.558:3.558))
        (PORT d[12] (2.731:2.731:2.731) (2.463:2.463:2.463))
        (PORT clk (1.781:1.781:1.781) (1.803:1.803:1.803))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a31.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4.436:4.436:4.436) (3.855:3.855:3.855))
        (PORT clk (1.781:1.781:1.781) (1.803:1.803:1.803))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a31.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.781:1.781:1.781) (1.803:1.803:1.803))
        (PORT d[0] (2.864:2.864:2.864) (2.567:2.567:2.567))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a31.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.782:1.782:1.782) (1.804:1.804:1.804))
        (IOPATH (posedge clk) pulse (0:0:0) (2.957:2.957:2.957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a31.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.782:1.782:1.782) (1.804:1.804:1.804))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a31.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.782:1.782:1.782) (1.804:1.804:1.804))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|TFT_RGB\[15\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.913:0.913:0.913) (0.803:0.803:0.803))
        (PORT datab (1.852:1.852:1.852) (1.559:1.559:1.559))
        (PORT datad (1.738:1.738:1.738) (1.428:1.428:1.428))
        (IOPATH dataa combout (0.428:0.428:0.428) (0.449:0.449:0.449))
        (IOPATH datab combout (0.437:0.437:0.437) (0.407:0.407:0.407))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE TFT_CTRL\|TFT_RGB\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.445:1.445:1.445) (1.489:1.489:1.489))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT asdata (1.825:1.825:1.825) (1.593:1.593:1.593))
        (PORT sclr (1.737:1.737:1.737) (1.603:1.603:1.603))
        (PORT sload (1.924:1.924:1.924) (1.833:1.833:1.833))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
      (HOLD sload (posedge clk) (0.195:0.195:0.195))
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|LessThan1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.627:0.627:0.627) (0.58:0.58:0.58))
        (PORT datab (0.357:0.357:0.357) (0.418:0.418:0.418))
        (PORT datac (0.316:0.316:0.316) (0.386:0.386:0.386))
        (PORT datad (0.316:0.316:0.316) (0.379:0.379:0.379))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.371:0.371:0.371))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|LessThan1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.271:0.271:0.271) (0.283:0.283:0.283))
        (PORT datab (0.495:0.495:0.495) (0.43:0.43:0.43))
        (PORT datac (0.318:0.318:0.318) (0.388:0.388:0.388))
        (PORT datad (0.309:0.309:0.309) (0.368:0.368:0.368))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH datab combout (0.406:0.406:0.406) (0.453:0.453:0.453))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE TFT_CTRL\|TFT_VS)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.449:1.449:1.449) (1.495:1.495:1.495))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|LessThan0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.92:0.92:0.92) (0.798:0.798:0.798))
        (PORT datab (0.36:0.36:0.36) (0.421:0.421:0.421))
        (PORT datac (0.315:0.315:0.315) (0.386:0.386:0.386))
        (PORT datad (0.315:0.315:0.315) (0.377:0.377:0.377))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.407:0.407:0.407))
        (IOPATH datab combout (0.437:0.437:0.437) (0.407:0.407:0.407))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE TFT_CTRL\|TFT_HS)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.45:1.45:1.45) (1.495:1.495:1.495))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
)
