/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.03
Build    : 1.0.17
Hash     : 7566e6a
Date     : Mar 20 2024
Type     : Engineering
Log Time   : Wed Mar 20 11:08:03 2024 GMT
VPR FPGA Placement and Routing.
Version: 
Revision: 
Compiled: 
Compiler: GNU 11.2.1 on Linux-3.10.0-1160.90.1.el7.x86_64 x86_64
Build Info: Release VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/etc/devices/gemini_compact_10x8/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/design67_15_45_top/run_1/synth_1_1/synthesis/fabric_design67_15_45_top_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/design67_15_45_top/run_1/synth_1_1/impl_1_1_1/packing/fabric_design67_15_45_top_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report design67_15_45_top_post_place_timing.rpt --device castor10x8_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top design67_15_45_top --net_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/design67_15_45_top/run_1/synth_1_1/impl_1_1_1/packing/fabric_design67_15_45_top_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/design67_15_45_top/run_1/synth_1_1/impl_1_1_1/placement/fabric_design67_15_45_top_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/design67_15_45_top/run_1/synth_1_1/impl_1_1_1/routing/fabric_design67_15_45_top_post_synth.route --route

Using up to 1 parallel worker(s)

Architecture file: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/etc/devices/gemini_compact_10x8/gemini_vpr.xml
Circuit name: fabric_design67_15_45_top_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'dsp_phy' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 6: Model 'RS_DSP_MULT' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 7: Model 'RS_DSP_MULT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 8: Model 'RS_DSP_MULT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'RS_DSP_MULT_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 10: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 11: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 12: Model 'RS_DSP_MULT_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 13: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 14: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'RS_DSP_MULTADD' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'RS_DSP_MULTADD' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 20: Model 'RS_DSP_MULTADD' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 21: Model 'RS_DSP_MULTADD' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 22: Model 'RS_DSP_MULTADD' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 23: Model 'RS_DSP_MULTADD' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 24: Model 'RS_DSP_MULTADD_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 25: Model 'RS_DSP_MULTADD_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 26: Model 'RS_DSP_MULTADD_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'RS_DSP_MULTADD_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'RS_DSP_MULTADD_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'RS_DSP_MULTADD_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 32: Model 'RS_DSP_MULTADD_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 33: Model 'RS_DSP_MULTADD_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 37: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 38: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 39: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 40: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 41: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 42: Model 'RS_DSP_MULTACC' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 43: Model 'RS_DSP_MULTACC' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 44: Model 'RS_DSP_MULTACC' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 45: Model 'RS_DSP_MULTACC' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 46: Model 'RS_DSP_MULTACC' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 47: Model 'RS_DSP_MULTACC' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 48: Model 'RS_DSP_MULTACC_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 49: Model 'RS_DSP_MULTACC_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 50: Model 'RS_DSP_MULTACC_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 51: Model 'RS_DSP_MULTACC_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 52: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 53: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 54: Model 'RS_DSP_MULTACC_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 55: Model 'RS_DSP_MULTACC_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 56: Model 'RS_DSP_MULTACC_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 57: Model 'RS_DSP_MULTACC_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 58: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 59: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 60: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 61: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 62: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 63: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 64: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 65: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 66: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 67: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 68: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 69: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 70: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 71: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 72: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 73: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 74: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is defined by user to be disabled in packing
mode 'iopad[default]' is defined by user to be disabled in packing
mode 'fle[physical]' is defined by user to be disabled in packing
mode 'fabric[default]' is defined by user to be disabled in packing
mode 'ff_bypass[default]' is defined by user to be disabled in packing
mode 'dsp_lr[physical]' is defined by user to be disabled in packing
mode 'bram_lr[physical]' is defined by user to be disabled in packing
# Loading Architecture Description took 0.07 seconds (max_rss 25.0 MiB, delta_rss +0.0 MiB)

Timing analysis: ON
Circuit netlist file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/design67_15_45_top/run_1/synth_1_1/impl_1_1_1/packing/fabric_design67_15_45_top_post_synth.net
Circuit placement file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/design67_15_45_top/run_1/synth_1_1/impl_1_1_1/placement/fabric_design67_15_45_top_post_synth.place
Circuit routing file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/design67_15_45_top/run_1/synth_1_1/impl_1_1_1/routing/fabric_design67_15_45_top_post_synth.route
Circuit SDC file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/design67_15_45_top/run_1/synth_1_1/impl_1_1_1/packing/fabric_design67_15_45_top_openfpga.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: true
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 160
PlacerOpts.inner_loop_recompute_divider: 1
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: design67_15_45_top_post_place_timing.rpt
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: DIJKSTRA_EXPANSION
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

RouterOpts.route_type: DETAILED
RouterOpts.flat_routing: false
RouterOpts.has_choking_spot: false
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: 160
RouterOpts.check_route: FULL
RouterOpts.trim_empty_chan: false
RouterOpts.trim_obs_chan: false
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 1500
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: true
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.router_profiler_astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 1.000000
RouterOpts.high_fanout_threshold: 64
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.incr_reroute_delay_ripup: AUTO
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: BINARY_HEAP
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: true
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: DETAILED_ROUTING
AnalysisOpts.post_synth_netlist_unconn_input_handling: GND
AnalysisOpts.post_synth_netlist_unconn_output_handling: UNCONNECTED

# Building complex block graph
Warning 75: clb[0].sr_in[0] unconnected pin in architecture.
Warning 76: clb[0].sr_out[0] unconnected pin in architecture.
Warning 77: dsp[0].sr_in[0] unconnected pin in architecture.
Warning 78: dsp[0].sr_in[1] unconnected pin in architecture.
Warning 79: dsp[0].sr_in[2] unconnected pin in architecture.
Warning 80: dsp[0].sr_out[0] unconnected pin in architecture.
Warning 81: dsp[0].sr_out[1] unconnected pin in architecture.
Warning 82: dsp[0].sr_out[2] unconnected pin in architecture.
Warning 83: bram[0].sr_in[0] unconnected pin in architecture.
Warning 84: bram[0].sr_in[1] unconnected pin in architecture.
Warning 85: bram[0].sr_in[2] unconnected pin in architecture.
Warning 86: bram[0].sr_in[3] unconnected pin in architecture.
Warning 87: bram[0].sr_in[4] unconnected pin in architecture.
Warning 88: bram[0].sr_in[5] unconnected pin in architecture.
Warning 89: bram[0].plr_i[0] unconnected pin in architecture.
Warning 90: bram[0].plr_i[1] unconnected pin in architecture.
Warning 91: bram[0].plr_i[2] unconnected pin in architecture.
Warning 92: bram[0].plr_i[3] unconnected pin in architecture.
Warning 93: bram[0].plr_i[4] unconnected pin in architecture.
Warning 94: bram[0].plr_i[5] unconnected pin in architecture.
Warning 95: bram[0].plr_i[6] unconnected pin in architecture.
Warning 96: bram[0].plr_i[7] unconnected pin in architecture.
Warning 97: bram[0].plr_i[8] unconnected pin in architecture.
Warning 98: bram[0].plr_i[9] unconnected pin in architecture.
Warning 99: bram[0].plr_i[10] unconnected pin in architecture.
Warning 100: bram[0].plr_i[11] unconnected pin in architecture.
Warning 101: bram[0].plr_i[12] unconnected pin in architecture.
Warning 102: bram[0].plr_i[13] unconnected pin in architecture.
Warning 103: bram[0].plr_i[14] unconnected pin in architecture.
Warning 104: bram[0].plr_i[15] unconnected pin in architecture.
Warning 105: bram[0].plr_i[16] unconnected pin in architecture.
Warning 106: bram[0].plr_i[17] unconnected pin in architecture.
Warning 107: bram[0].plr_i[18] unconnected pin in architecture.
Warning 108: bram[0].plr_i[19] unconnected pin in architecture.
Warning 109: bram[0].plr_i[20] unconnected pin in architecture.
Warning 110: bram[0].plr_i[21] unconnected pin in architecture.
Warning 111: bram[0].plr_i[22] unconnected pin in architecture.
Warning 112: bram[0].plr_i[23] unconnected pin in architecture.
Warning 113: bram[0].plr_i[24] unconnected pin in architecture.
Warning 114: bram[0].plr_i[25] unconnected pin in architecture.
Warning 115: bram[0].plr_i[26] unconnected pin in architecture.
Warning 116: bram[0].plr_i[27] unconnected pin in architecture.
Warning 117: bram[0].plr_i[28] unconnected pin in architecture.
Warning 118: bram[0].plr_i[29] unconnected pin in architecture.
Warning 119: bram[0].plr_i[30] unconnected pin in architecture.
Warning 120: bram[0].plr_i[31] unconnected pin in architecture.
Warning 121: bram[0].plr_i[32] unconnected pin in architecture.
Warning 122: bram[0].plr_i[33] unconnected pin in architecture.
Warning 123: bram[0].plr_i[34] unconnected pin in architecture.
Warning 124: bram[0].plr_i[35] unconnected pin in architecture.
Warning 125: bram[0].sr_out[0] unconnected pin in architecture.
Warning 126: bram[0].sr_out[1] unconnected pin in architecture.
Warning 127: bram[0].sr_out[2] unconnected pin in architecture.
Warning 128: bram[0].sr_out[3] unconnected pin in architecture.
Warning 129: bram[0].sr_out[4] unconnected pin in architecture.
Warning 130: bram[0].sr_out[5] unconnected pin in architecture.
Warning 131: bram[0].plr_o[0] unconnected pin in architecture.
Warning 132: bram[0].plr_o[1] unconnected pin in architecture.
Warning 133: bram[0].plr_o[2] unconnected pin in architecture.
Warning 134: bram[0].plr_o[3] unconnected pin in architecture.
Warning 135: bram[0].plr_o[4] unconnected pin in architecture.
Warning 136: bram[0].plr_o[5] unconnected pin in architecture.
Warning 137: bram[0].plr_o[6] unconnected pin in architecture.
Warning 138: bram[0].plr_o[7] unconnected pin in architecture.
Warning 139: bram[0].plr_o[8] unconnected pin in architecture.
Warning 140: bram[0].plr_o[9] unconnected pin in architecture.
Warning 141: bram[0].plr_o[10] unconnected pin in architecture.
Warning 142: bram[0].plr_o[11] unconnected pin in architecture.
Warning 143: bram[0].plr_o[12] unconnected pin in architecture.
Warning 144: bram[0].plr_o[13] unconnected pin in architecture.
Warning 145: bram[0].plr_o[14] unconnected pin in architecture.
Warning 146: bram[0].plr_o[15] unconnected pin in architecture.
Warning 147: bram[0].plr_o[16] unconnected pin in architecture.
Warning 148: bram[0].plr_o[17] unconnected pin in architecture.
Warning 149: bram[0].plr_o[18] unconnected pin in architecture.
Warning 150: bram[0].plr_o[19] unconnected pin in architecture.
Warning 151: bram[0].plr_o[20] unconnected pin in architecture.
Warning 152: bram[0].plr_o[21] unconnected pin in architecture.
Warning 153: bram[0].plr_o[22] unconnected pin in architecture.
Warning 154: bram[0].plr_o[23] unconnected pin in architecture.
Warning 155: bram[0].plr_o[24] unconnected pin in architecture.
Warning 156: bram[0].plr_o[25] unconnected pin in architecture.
Warning 157: bram[0].plr_o[26] unconnected pin in architecture.
Warning 158: bram[0].plr_o[27] unconnected pin in architecture.
Warning 159: bram[0].plr_o[28] unconnected pin in architecture.
Warning 160: bram[0].plr_o[29] unconnected pin in architecture.
Warning 161: bram[0].plr_o[30] unconnected pin in architecture.
Warning 162: bram[0].plr_o[31] unconnected pin in architecture.
Warning 163: bram[0].plr_o[32] unconnected pin in architecture.
Warning 164: bram[0].plr_o[33] unconnected pin in architecture.
Warning 165: bram[0].plr_o[34] unconnected pin in architecture.
Warning 166: bram[0].plr_o[35] unconnected pin in architecture.
# Building complex block graph took 0.04 seconds (max_rss 25.0 MiB, delta_rss +0.0 MiB)
Circuit file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/design67_15_45_top/run_1/synth_1_1/synthesis/fabric_design67_15_45_top_post_synth.eblif
# Load circuit
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.03 seconds (max_rss 25.0 MiB, delta_rss +0.0 MiB)
# Clean circuit
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred   24 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 24
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 1421
Swept block(s)      : 1397
Constant Pins Marked: 24
# Clean circuit took 0.00 seconds (max_rss 25.0 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 25.0 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 25.0 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 439
    .input :      10
    .output:      32
    0-LUT  :       2
    6-LUT  :     155
    dffre  :     240
  Nets  : 407
    Avg Fanout:     4.1
    Max Fanout:   360.0
    Min Fanout:     1.0
  Netlist Clocks: 1
# Build Timing Graph
  Timing Graph Nodes: 2093
  Timing Graph Edges: 3340
  Timing Graph Levels: 10
# Build Timing Graph took 0.00 seconds (max_rss 25.0 MiB, delta_rss +0.0 MiB)
Netlist contains 1 clocks
  Netlist Clock '$auto$clkbufmap.cc:294:execute$784819' Fanout: 240 pins (11.5%), 240 blocks (54.7%)
# Load Timing Constraints
Warning 167: set_input_delay command matched but was not applied to primary output '$iopadmap$out[0]'
Warning 168: set_input_delay command matched but was not applied to primary output '$iopadmap$out[1]'
Warning 169: set_input_delay command matched but was not applied to primary output '$iopadmap$out[2]'
Warning 170: set_input_delay command matched but was not applied to primary output '$iopadmap$out[3]'
Warning 171: set_input_delay command matched but was not applied to primary output '$iopadmap$out[4]'
Warning 172: set_input_delay command matched but was not applied to primary output '$iopadmap$out[5]'
Warning 173: set_input_delay command matched but was not applied to primary output '$iopadmap$out[6]'
Warning 174: set_input_delay command matched but was not applied to primary output '$iopadmap$out[7]'
Warning 175: set_input_delay command matched but was not applied to primary output '$iopadmap$out[8]'
Warning 176: set_input_delay command matched but was not applied to primary output '$iopadmap$out[9]'
Warning 177: set_input_delay command matched but was not applied to primary output '$iopadmap$out[10]'
Warning 178: set_input_delay command matched but was not applied to primary output '$iopadmap$out[11]'
Warning 179: set_input_delay command matched but was not applied to primary output '$iopadmap$out[12]'
Warning 180: set_input_delay command matched but was not applied to primary output '$iopadmap$out[13]'
Warning 181: set_input_delay command matched but was not applied to primary output '$iopadmap$out[14]'
Warning 182: set_input_delay command matched but was not applied to primary output '$iopadmap$out[15]'
Warning 183: set_input_delay command matched but was not applied to primary output '$iopadmap$out[16]'
Warning 184: set_input_delay command matched but was not applied to primary output '$iopadmap$out[17]'
Warning 185: set_input_delay command matched but was not applied to primary output '$iopadmap$out[18]'
Warning 186: set_input_delay command matched but was not applied to primary output '$iopadmap$out[19]'
Warning 187: set_input_delay command matched but was not applied to primary output '$iopadmap$out[20]'
Warning 188: set_input_delay command matched but was not applied to primary output '$iopadmap$out[21]'
Warning 189: set_input_delay command matched but was not applied to primary output '$iopadmap$out[22]'
Warning 190: set_input_delay command matched but was not applied to primary output '$iopadmap$out[23]'
Warning 191: set_input_delay command matched but was not applied to primary output '$iopadmap$out[24]'
Warning 192: set_input_delay command matched but was not applied to primary output '$iopadmap$out[25]'
Warning 193: set_input_delay command matched but was not applied to primary output '$iopadmap$out[26]'
Warning 194: set_input_delay command matched but was not applied to primary output '$iopadmap$out[27]'
Warning 195: set_input_delay command matched but was not applied to primary output '$iopadmap$out[28]'
Warning 196: set_input_delay command matched but was not applied to primary output '$iopadmap$out[29]'
Warning 197: set_input_delay command matched but was not applied to primary output '$iopadmap$out[30]'
Warning 198: set_input_delay command matched but was not applied to primary output '$iopadmap$out[31]'
Warning 199: set_output_delay command matched but was not applied to primary input '$auto$clkbufmap.cc:294:execute$784819'
Warning 200: set_output_delay command matched but was not applied to primary input '$iopadmap$rst'
Warning 201: set_output_delay command matched but was not applied to primary input '$iopadmap$in[0]'
Warning 202: set_output_delay command matched but was not applied to primary input '$iopadmap$in[1]'
Warning 203: set_output_delay command matched but was not applied to primary input '$iopadmap$in[2]'
Warning 204: set_output_delay command matched but was not applied to primary input '$iopadmap$in[3]'
Warning 205: set_output_delay command matched but was not applied to primary input '$iopadmap$in[4]'
Warning 206: set_output_delay command matched but was not applied to primary input '$iopadmap$in[5]'
Warning 207: set_output_delay command matched but was not applied to primary input '$iopadmap$in[6]'
Warning 208: set_output_delay command matched but was not applied to primary input '$iopadmap$in[7]'

Applied 3 SDC commands from '/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/design67_15_45_top/run_1/synth_1_1/impl_1_1_1/packing/fabric_design67_15_45_top_openfpga.sdc'
Timing constraints created 1 clocks
  Constrained Clock '$auto$clkbufmap.cc:294:execute$784819' Source: '$auto$clkbufmap.cc:294:execute$784819.inpad[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 25.0 MiB, delta_rss +0.0 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file '/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/design67_15_45_top/run_1/synth_1_1/impl_1_1_1/packing/fabric_design67_15_45_top_post_synth.net'.
Detected 2 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.1 seconds).
# Load packing took 0.11 seconds (max_rss 61.8 MiB, delta_rss +36.8 MiB)
Warning 209: Netlist contains 0 global net to non-global architecture pin connections

Pb types usage...
  io             : 42
   io_output     : 32
    outpad       : 32
   io_input      : 10
    inpad        : 10
  clb            : 32
   clb_lr        : 32
    fle          : 247
     fast6       : 46
      lut6       : 46
       lut       : 46
     ble5        : 351
      lut5       : 111
       lut       : 111
      ff         : 240
       DFFRE     : 240

# Create Device
## Build Device Grid
FPGA sized to 12 x 10: 120 grid tiles (castor10x8_heterogeneous)

Resource usage...
	Netlist
		42	blocks of type: io
	Architecture
		576	blocks of type: io_top
		576	blocks of type: io_right
		576	blocks of type: io_bottom
		576	blocks of type: io_left
	Netlist
		32	blocks of type: clb
	Architecture
		36	blocks of type: clb
	Netlist
		0	blocks of type: dsp
	Architecture
		2	blocks of type: dsp
	Netlist
		0	blocks of type: bram
	Architecture
		2	blocks of type: bram

Device Utilization: 0.27 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.07 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.07 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.07 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.07 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.89 Logical Block: clb
	Physical Tile dsp:
	Block Utilization: 0.00 Logical Block: dsp
	Physical Tile bram:
	Block Utilization: 0.00 Logical Block: bram

## Build Device Grid took 0.00 seconds (max_rss 62.7 MiB, delta_rss +0.0 MiB)
Warning 210: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 160
Y-direction routing channel width is 160
Warning 211: Sized nonsensical R=0 transistor to minimum width
Warning 212: Sized nonsensical R=0 transistor to minimum width
Warning 213: Sized nonsensical R=0 transistor to minimum width
Warning 214: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 0.90 seconds (max_rss 62.7 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 113424
  RR Graph Edges: 231966
# Create Device took 0.93 seconds (max_rss 62.7 MiB, delta_rss +0.0 MiB)

# Load Placement
Reading /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/design67_15_45_top/run_1/synth_1_1/impl_1_1_1/placement/fabric_design67_15_45_top_post_synth.place.

Successfully read /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/design67_15_45_top/run_1/synth_1_1/impl_1_1_1/placement/fabric_design67_15_45_top_post_synth.place.

# Load Placement took 0.00 seconds (max_rss 62.7 MiB, delta_rss +0.0 MiB)

# Computing router lookahead map
## Computing wire lookahead
## Computing wire lookahead took 0.98 seconds (max_rss 62.7 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
Warning 215: Found no more sample locations for SOURCE in io_top
Warning 216: Found no more sample locations for OPIN in io_top
Warning 217: Found no more sample locations for SOURCE in io_right
Warning 218: Found no more sample locations for OPIN in io_right
Warning 219: Found no more sample locations for SOURCE in io_bottom
Warning 220: Found no more sample locations for OPIN in io_bottom
Warning 221: Found no more sample locations for SOURCE in io_left
Warning 222: Found no more sample locations for OPIN in io_left
Warning 223: Found no more sample locations for SOURCE in clb
Warning 224: Found no more sample locations for OPIN in clb
Warning 225: Found no more sample locations for SOURCE in dsp
Warning 226: Found no more sample locations for SOURCE in bram
## Computing src/opin lookahead took 0.01 seconds (max_rss 62.7 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 0.99 seconds (max_rss 62.7 MiB, delta_rss +0.0 MiB)
# Routing
RR graph channel widths unchanged, skipping RR graph rebuild
Confirming router algorithm: TIMING_DRIVEN.
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1)  79 ( 12.1%) |***************
[      0.1:      0.2)   0 (  0.0%) |
[      0.2:      0.3) 122 ( 18.6%) |************************
[      0.3:      0.4)  24 (  3.7%) |*****
[      0.4:      0.5)   6 (  0.9%) |*
[      0.5:      0.6)   4 (  0.6%) |*
[      0.6:      0.7)   0 (  0.0%) |
[      0.7:      0.8)  40 (  6.1%) |********
[      0.8:      0.9) 243 ( 37.1%) |***********************************************
[      0.9:        1) 137 ( 20.9%) |**************************
## Initializing router criticalities took 0.02 seconds (max_rss 62.7 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
   1    0.0     0.0    0   49880     348     628     284 ( 0.250%)    3664 (12.9%)    5.417     -1.374     -0.417      0.000      0.000      N/A
   2    0.0     0.5    1   35208     232     497     206 ( 0.182%)    3660 (12.9%)    5.417     -1.438     -0.417      0.000      0.000      N/A
   3    0.0     0.6    0   31332     195     434     151 ( 0.133%)    3715 (13.0%)    5.417     -1.371     -0.417      0.000      0.000      N/A
   4    0.0     0.8    0   24987     162     366     118 ( 0.104%)    3777 (13.3%)    5.417     -1.371     -0.417      0.000      0.000      N/A
   5    0.0     1.1    0   25698     148     352     113 ( 0.100%)    3796 (13.3%)    5.417     -1.371     -0.417      0.000      0.000      N/A
   6    0.0     1.4    0   23772     127     307      80 ( 0.071%)    3860 (13.6%)    5.417     -1.371     -0.417      0.000      0.000      N/A
   7    0.0     1.9    0   19379     108     266      66 ( 0.058%)    3882 (13.6%)    5.417     -1.432     -0.417      0.000      0.000      N/A
   8    0.0     2.4    0   17660      91     229      51 ( 0.045%)    3914 (13.7%)    5.417     -1.571     -0.417      0.000      0.000      N/A
   9    0.0     3.1    0   18867      81     227      45 ( 0.040%)    3950 (13.9%)    5.417     -1.571     -0.417      0.000      0.000      N/A
  10    0.0     4.1    0   15654      63     170      35 ( 0.031%)    3950 (13.9%)    5.417     -1.646     -0.417      0.000      0.000       25
  11    0.0     5.3    0   13432      49     143      21 ( 0.019%)    3990 (14.0%)    5.417     -1.646     -0.417      0.000      0.000       28
  12    0.0     6.9    0    9018      38     100      15 ( 0.013%)    4010 (14.1%)    5.417     -1.684     -0.417      0.000      0.000       24
  13    0.0     9.0    0    4581      18      51       8 ( 0.007%)    4026 (14.1%)    5.417     -1.684     -0.417      0.000      0.000       22
  14    0.0    11.6    0    3266      11      30       5 ( 0.004%)    4032 (14.2%)    5.417     -1.684     -0.417      0.000      0.000       20
  15    0.0    15.1    0    3440       8      23       2 ( 0.002%)    4038 (14.2%)    5.417     -1.684     -0.417      0.000      0.000       18
  16    0.0    19.7    0    1749       4      11       1 ( 0.001%)    4041 (14.2%)    5.417     -1.684     -0.417      0.000      0.000       17
  17    0.0    25.6    0     268       1       2       0 ( 0.000%)    4046 (14.2%)    5.417     -1.684     -0.417      0.000      0.000       17
Restoring best routing
Critical path: 5.41748 ns
Successfully routed after 17 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1)  79 ( 12.1%) |*******************
[      0.1:      0.2)   0 (  0.0%) |
[      0.2:      0.3) 128 ( 19.5%) |*******************************
[      0.3:      0.4)  19 (  2.9%) |*****
[      0.4:      0.5)   5 (  0.8%) |*
[      0.5:      0.6)   4 (  0.6%) |*
[      0.6:      0.7)   0 (  0.0%) |
[      0.7:      0.8)  27 (  4.1%) |******
[      0.8:      0.9) 196 ( 29.9%) |***********************************************
[      0.9:        1) 197 ( 30.1%) |***********************************************
Router Stats: total_nets_routed: 1684 total_connections_routed: 3836 total_heap_pushes: 298191 total_heap_pops: 83856 total_internal_heap_pushes: 0 total_internal_heap_pops: 0 total_external_heap_pushes: 298191 total_external_heap_pops: 83856 total_external_SOURCE_pushes: 3836 total_external_SOURCE_pops: 2542 total_internal_SOURCE_pushes: 0 total_internal_SOURCE_pops: 0 rt_node_SOURCE_pushes: 3836 rt_node_SOURCE_high_fanout_pushes: 0 rt_node_SOURCE_entire_tree_pushes: 3836 total_external_SINK_pushes: 16145 total_external_SINK_pops: 14626 total_internal_SINK_pushes: 0 total_internal_SINK_pops: 0 rt_node_SINK_pushes: 0 rt_node_SINK_high_fanout_pushes: 0 rt_node_SINK_entire_tree_pushes: 0 total_external_IPIN_pushes: 25899 total_external_IPIN_pops: 22052 total_internal_IPIN_pushes: 0 total_internal_IPIN_pops: 0 rt_node_IPIN_pushes: 0 rt_node_IPIN_high_fanout_pushes: 0 rt_node_IPIN_entire_tree_pushes: 0 total_external_OPIN_pushes: 3836 total_external_OPIN_pops: 3101 total_internal_OPIN_pushes: 0 total_internal_OPIN_pops: 0 rt_node_OPIN_pushes: 2159 rt_node_OPIN_high_fanout_pushes: 0 rt_node_OPIN_entire_tree_pushes: 2159 total_external_CHANX_pushes: 120572 total_external_CHANX_pops: 22038 total_internal_CHANX_pushes: 0 total_internal_CHANX_pops: 0 rt_node_CHANX_pushes: 5635 rt_node_CHANX_high_fanout_pushes: 0 rt_node_CHANX_entire_tree_pushes: 5635 total_external_CHANY_pushes: 127903 total_external_CHANY_pops: 19497 total_internal_CHANY_pushes: 0 total_internal_CHANY_pops: 0 rt_node_CHANY_pushes: 4885 rt_node_CHANY_high_fanout_pushes: 0 rt_node_CHANY_entire_tree_pushes: 4885 total_number_of_adding_all_rt: 26583 total_number_of_adding_high_fanout_rt: 0 total_number_of_adding_all_rt_from_calling_high_fanout_rt: 0 
# Routing took 0.29 seconds (max_rss 62.7 MiB, delta_rss +0.0 MiB)

Checking to ensure routing is legal...
# Checking to ensure non-configurable edges are legal
# Checking to ensure non-configurable edges are legal took 0.00 seconds (max_rss 62.7 MiB, delta_rss +0.0 MiB)
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: -499828210
Circuit successfully routed with a channel width factor of 160.
# Synchronize the packed netlist to routing optimization
OK: before pb_pin_fixup: pb_route connectivity is consistent in all 74 blocks
## Annotating rr_node with routed nets
## Annotating rr_node with routed nets took 0.00 seconds (max_rss 62.7 MiB, delta_rss +0.0 MiB)
Found 795 mismatches between routing and packing results.
Fixed 548 routing traces due to mismatch between routing and packing results.
OK: after pb_pin_fixup: pb_route connectivity is consistent in all 74 blocks
# Synchronize the packed netlist to routing optimization took 0.02 seconds (max_rss 62.7 MiB, delta_rss +0.0 MiB)
Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io         42                               0.761905                     0.238095   
       clb         32                                19.4688                      10.5938   
       dsp          0                                      0                            0   
      bram          0                                      0                            0   
Absorbed logical nets 58 out of 407 nets, 349 nets not absorbed.


Average number of bends per net: 2.75287  Maximum # of bends: 19

Number of global nets: 1
Number of routed nets (nonglobal): 348
Wire length results (in units of 1 clb segments)...
	Total wirelength: 4046, average net length: 11.6264
	Maximum net length: 112

Wire length results in terms of physical segments...
	Total wiring segments used: 1640, average wire segments per net: 4.71264
	Maximum segments used by a net: 39
	Total local nets with reserved CLB opins: 0
Total number of nets absorbed: 0

Routing channel utilization histogram:
[        1:      inf)   0 (  0.0%) |
[      0.9:        1)   0 (  0.0%) |
[      0.8:      0.9)   0 (  0.0%) |
[      0.7:      0.8)   0 (  0.0%) |
[      0.5:      0.6)   0 (  0.0%) |
[      0.4:      0.5)  12 (  6.1%) |*****
[      0.3:      0.4)  24 ( 12.1%) |**********
[      0.2:      0.3)  30 ( 15.2%) |*************
[      0.1:      0.2)  24 ( 12.1%) |**********
[        0:      0.1) 108 ( 54.5%) |***********************************************
Maximum routing channel utilization:      0.47 at (6,4)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0       2   0.583      160
                         1      13   5.750      160
                         2      63  27.250      160
                         3      75  36.667      160
                         4      76  35.417      160
                         5      74  34.750      160
                         6      59  25.333      160
                         7      38  14.583      160
                         8      16   4.750      160
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0       3   1.100      160
                         1       9   3.400      160
                         2      60  27.300      160
                         3      54  26.600      160
                         4      35  15.500      160
                         5      67  33.200      160
                         6      57  30.300      160
                         7      19   7.900      160
                         8      52  26.100      160
                         9      21   9.600      160
                        10       5   1.500      160

Total tracks in x-direction: 1440, in y-direction: 1760

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 4.13218e+06
	Total used logic block area: 1.72461e+06

Routing area (in minimum width transistor areas)...
	Total routing area: 1.24882e+06, per logic tile: 10406.8

Total Number of Wiring Segments by Direction: direction length number
                                              --------- ------ -------
                                                      X      1   2880
                                                      Y      1   2816
                                                      X      4   3744
                                                      Y      4   3872

X - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             1       0.139
                                             4       0.127

Y - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             1       0.135
                                             4         0.1

Segment occupancy by length: Length utilization
                             ------ -----------
                             L1           0.137
                             L4           0.113

Segment occupancy by type: name type utilization
                           ---- ---- -----------
                             L1    0       0.137
                             L4    1       0.113

Final hold Worst Negative Slack (hWNS): 0 ns
Final hold Total Negative Slack (hTNS): 0 ns

Final hold slack histogram:
[  1.9e-10:  5.3e-10) 123 ( 33.4%) |***********************************************
[  5.3e-10:  8.6e-10) 100 ( 27.2%) |**************************************
[  8.6e-10:  1.2e-09)   9 (  2.4%) |***
[  1.2e-09:  1.5e-09)   7 (  1.9%) |***
[  1.5e-09:  1.9e-09)   1 (  0.3%) |
[  1.9e-09:  2.2e-09)  74 ( 20.1%) |****************************
[  2.2e-09:  2.5e-09)  46 ( 12.5%) |******************
[  2.5e-09:  2.9e-09)   0 (  0.0%) |
[  2.9e-09:  3.2e-09)   2 (  0.5%) |*
[  3.2e-09:  3.6e-09)   6 (  1.6%) |**

Final critical path delay (least slack): 5.41748 ns, Fmax: 184.588 MHz
Final setup Worst Negative Slack (sWNS): -0.41748 ns
Final setup Total Negative Slack (sTNS): -1.68429 ns

Final setup slack histogram:
[ -4.2e-10:  8.7e-11)   8 (  2.2%) |**
[  8.7e-11:  5.9e-10)   0 (  0.0%) |
[  5.9e-10:  1.1e-09)   0 (  0.0%) |
[  1.1e-09:  1.6e-09)   0 (  0.0%) |
[  1.6e-09:  2.1e-09)   0 (  0.0%) |
[  2.1e-09:  2.6e-09)  14 (  3.8%) |****
[  2.6e-09:  3.1e-09) 106 ( 28.8%) |*****************************
[  3.1e-09:  3.6e-09)   8 (  2.2%) |**
[  3.6e-09:  4.1e-09)  62 ( 16.8%) |*****************
[  4.1e-09:  4.6e-09) 170 ( 46.2%) |***********************************************

Final geomean non-virtual intra-domain period: 5.41748 ns (184.588 MHz)
Final fanout-weighted geomean non-virtual intra-domain period: 5.41748 ns (184.588 MHz)

Writing Implementation Netlist: fabric_design67_15_45_top_post_synthesis.v
Writing Implementation Netlist: fabric_design67_15_45_top_post_synthesis.blif
Writing Implementation SDF    : fabric_design67_15_45_top_post_synthesis.sdf
Incr Slack updates 1 in 6.5656e-05 sec
Full Max Req/Worst Slack updates 1 in 3.1547e-05 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 0.000118817 sec
Flow timing analysis took 0.107467 seconds (0.0988605 STA, 0.0086066 slack) (19 full updates: 0 setup, 0 hold, 19 combined).
VPR succeeded
The entire flow of VPR took 2.85 seconds (max_rss 62.7 MiB)
Incr Slack updates 18 in 0.00120423 sec
Full Max Req/Worst Slack updates 1 in 3.3562e-05 sec
Incr Max Req/Worst Slack updates 17 in 0.000698553 sec
Incr Criticality updates 16 in 0.00164611 sec
Full Criticality updates 2 in 0.0003262 sec
