--------------------------------------------------------------------------------
Release 13.2 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml LAB2.twx LAB2.ncd -o LAB2.twr LAB2.pcf -ucf LAB2.ucf

Design file:              LAB2.ncd
Physical constraint file: LAB2.pcf
Device,package,speed:     xc3s400a,ft256,-4 (PRODUCTION 1.42 2011-06-20)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_Clk = PERIOD TIMEGRP "TNM_Clk" 16 MHz HIGH 50%;

 5265202149475 paths analyzed, 8243 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  46.009ns.
--------------------------------------------------------------------------------

Paths for end point cpu0_ialu_div_quotient_31 (SLICE_X37Y73.G2), 228597711776 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.491ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_idecode_AluControl_3 (FF)
  Destination:          cpu0_ialu_div_quotient_31 (FF)
  Requirement:          62.500ns
  Data Path Delay:      45.858ns (Levels of Logic = 80)
  Clock Path Skew:      -0.151ns (0.548 - 0.699)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cpu0_idecode_AluControl_3 to cpu0_ialu_div_quotient_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y36.XQ      Tcko                  0.631   cpu0_idecode_AluControl<3>
                                                       cpu0_idecode_AluControl_3
    SLICE_X22Y46.G4      net (fanout=13)       1.945   cpu0_idecode_AluControl<3>
    SLICE_X22Y46.Y       Tilo                  0.707   cpu0_idecode_AluControl<4>
                                                       cpu0_ialu_divIsSigned_cmp_eq000011_1
    SLICE_X22Y53.G1      net (fanout=3)        0.693   cpu0_ialu_divIsSigned_cmp_eq000011
    SLICE_X22Y53.Y       Tilo                  0.707   cpu0_ialu_div_cOperand1<25>
                                                       cpu0_ialu_div_Mmux_cOperand1_mux00011011
    SLICE_X25Y47.G2      net (fanout=34)       1.613   cpu0_ialu_div_N3
    SLICE_X25Y47.Y       Tilo                  0.648   cpu0_ialu_div_cOperand1<19>
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0001221
    SLICE_X25Y49.G1      net (fanout=2)        0.537   cpu0_ialu_div_Mmux_cOperand1_mux0002_82
    SLICE_X25Y49.F5      Tif5                  0.773   cpu0_ialu_div_cOperand1_mux0002
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_82_rt
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_5_f6/MUXF5.I0
    SLICE_X25Y48.FXINB   net (fanout=1)        0.000   cpu0_ialu_div_Mmux_cOperand1_mux0002_5_f6/F5.I0
    SLICE_X25Y48.FX      Tinbfx                0.254   cpu0_ialu_div_cOperand1<22>
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_5_f6/MUXF6
    SLICE_X24Y49.FXINB   net (fanout=1)        0.000   cpu0_ialu_div_Mmux_cOperand1_mux0002_5_f6
    SLICE_X24Y49.FX      Tinbfx                0.285   cpu0_ialu_div_cOperand1<26>
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_3_f7
    SLICE_X25Y49.FXINA   net (fanout=1)        0.000   cpu0_ialu_div_Mmux_cOperand1_mux0002_3_f7
    SLICE_X25Y49.Y       Tif6y                 0.291   cpu0_ialu_div_cOperand1_mux0002
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_2_f8
    SLICE_X15Y58.F1      net (fanout=5)        1.938   cpu0_ialu_div_cOperand1_mux0002
    SLICE_X15Y58.COUT    Topcyf                1.195   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<1>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_lut<0>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<0>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<1>
    SLICE_X15Y59.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<1>
    SLICE_X15Y59.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<2>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
    SLICE_X15Y60.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
    SLICE_X15Y60.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
    SLICE_X15Y61.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
    SLICE_X15Y61.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
    SLICE_X15Y62.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
    SLICE_X15Y62.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
    SLICE_X15Y63.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
    SLICE_X15Y63.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
    SLICE_X15Y64.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
    SLICE_X15Y64.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
    SLICE_X15Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
    SLICE_X15Y65.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
    SLICE_X15Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
    SLICE_X15Y66.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
    SLICE_X15Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
    SLICE_X15Y67.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
    SLICE_X15Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
    SLICE_X15Y68.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
    SLICE_X15Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
    SLICE_X15Y69.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
    SLICE_X15Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
    SLICE_X15Y70.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
    SLICE_X15Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
    SLICE_X15Y71.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
    SLICE_X15Y72.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
    SLICE_X15Y72.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
    SLICE_X15Y73.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
    SLICE_X15Y73.COUT    Tbyp                  0.130   cpu0_ialu_div_tquotient_13_cmp_ge0003
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<31>
    SLICE_X7Y61.G2       net (fanout=105)      2.266   cpu0_ialu_div_tquotient_13_cmp_ge0003
    SLICE_X7Y61.Y        Tilo                  0.648   cpu0_ialu_div_tremainder_7_mux0001
                                                       cpu0_ialu_div_tremainder_6_mux00001
    SLICE_X4Y65.BY       net (fanout=5)        1.378   cpu0_ialu_div_tremainder_6_mux0000
    SLICE_X4Y65.COUT     Tbycy                 1.095   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>
    SLICE_X4Y66.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>
    SLICE_X4Y66.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>
    SLICE_X4Y67.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>
    SLICE_X4Y67.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
    SLICE_X4Y68.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
    SLICE_X4Y68.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
    SLICE_X4Y69.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
    SLICE_X4Y69.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
    SLICE_X4Y70.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
    SLICE_X4Y70.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
    SLICE_X4Y71.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
    SLICE_X4Y71.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
    SLICE_X4Y72.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
    SLICE_X4Y72.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
    SLICE_X4Y73.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
    SLICE_X4Y73.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
    SLICE_X4Y74.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
    SLICE_X4Y74.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
    SLICE_X4Y75.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
    SLICE_X4Y75.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
    SLICE_X4Y76.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
    SLICE_X4Y76.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
    SLICE_X4Y77.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
    SLICE_X4Y77.COUT     Tbyp                  0.156   cpu0_ialu_div_tquotient_13_cmp_ge0002
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<31>
    SLICE_X13Y60.F2      net (fanout=135)      2.544   cpu0_ialu_div_tquotient_13_cmp_ge0002
    SLICE_X13Y60.X       Tilo                  0.643   cpu0_ialu_div_tremainder_0_mux0001
                                                       cpu0_ialu_div_tremainder_0_mux00011
    SLICE_X11Y62.BY      net (fanout=5)        0.864   cpu0_ialu_div_tremainder_0_mux0001
    SLICE_X11Y62.COUT    Tbycy                 0.996   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<1>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<1>
    SLICE_X11Y63.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<1>
    SLICE_X11Y63.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<3>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<2>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<3>
    SLICE_X11Y64.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<3>
    SLICE_X11Y64.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<5>
    SLICE_X11Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<5>
    SLICE_X11Y65.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>
    SLICE_X11Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>
    SLICE_X11Y66.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
    SLICE_X11Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
    SLICE_X11Y67.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
    SLICE_X11Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
    SLICE_X11Y68.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
    SLICE_X11Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
    SLICE_X11Y69.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
    SLICE_X11Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
    SLICE_X11Y70.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
    SLICE_X11Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
    SLICE_X11Y71.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
    SLICE_X11Y72.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
    SLICE_X11Y72.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
    SLICE_X11Y73.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
    SLICE_X11Y73.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
    SLICE_X11Y74.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
    SLICE_X11Y74.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
    SLICE_X11Y75.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
    SLICE_X11Y75.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
    SLICE_X11Y76.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
    SLICE_X11Y76.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
    SLICE_X11Y77.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
    SLICE_X11Y77.COUT    Tbyp                  0.130   cpu0_ialu_div_tquotient_13_cmp_ge0001
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<31>
    SLICE_X14Y63.G4      net (fanout=155)      1.881   cpu0_ialu_div_tquotient_13_cmp_ge0001
    SLICE_X14Y63.Y       Tilo                  0.707   cpu0_ialu_div_tremainder<7>
                                                       cpu0_ialu_div_tremainder_6_mux00021
    SLICE_X8Y64.BY       net (fanout=4)        1.061   cpu0_ialu_div_tremainder_6_mux0002
    SLICE_X8Y64.COUT     Tbycy                 1.095   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<7>
    SLICE_X8Y65.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<7>
    SLICE_X8Y65.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<9>
    SLICE_X8Y66.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<9>
    SLICE_X8Y66.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<11>
    SLICE_X8Y67.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<11>
    SLICE_X8Y67.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<13>
    SLICE_X8Y68.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<13>
    SLICE_X8Y68.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<15>
    SLICE_X8Y69.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<15>
    SLICE_X8Y69.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<17>
    SLICE_X8Y70.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<17>
    SLICE_X8Y70.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<19>
    SLICE_X8Y71.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<19>
    SLICE_X8Y71.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<21>
    SLICE_X8Y72.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<21>
    SLICE_X8Y72.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<23>
    SLICE_X8Y73.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<23>
    SLICE_X8Y73.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<25>
    SLICE_X8Y74.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<25>
    SLICE_X8Y74.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<27>
    SLICE_X8Y75.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<27>
    SLICE_X8Y75.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<29>
    SLICE_X8Y76.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<29>
    SLICE_X8Y76.COUT     Tbyp                  0.156   cpu0_ialu_div_tquotient_13_cmp_ge0000
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<31>
    SLICE_X42Y79.G2      net (fanout=117)      4.195   cpu0_ialu_div_tquotient_13_cmp_ge0000
    SLICE_X42Y79.Y       Tilo                  0.707   N469
                                                       cpu0_ialu_div_tquotient_0_mux00001_1
    SLICE_X40Y70.G2      net (fanout=5)        1.040   cpu0_ialu_div_tquotient_0_mux00001
    SLICE_X40Y70.COUT    Topcyg                1.296   cpu0_ialu_div_quotient_addsub0000<12>
                                                       cpu0_ialu_div_Madd_quotient_not0000<13>11
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<13>
    SLICE_X40Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_quotient_addsub0000_cy<13>
    SLICE_X40Y71.COUT    Tbyp                  0.156   cpu0_ialu_div_quotient_addsub0000<14>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<14>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<15>
    SLICE_X40Y72.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_quotient_addsub0000_cy<15>
    SLICE_X40Y72.COUT    Tbyp                  0.156   cpu0_ialu_div_quotient_addsub0000<16>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<16>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<17>
    SLICE_X40Y73.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_quotient_addsub0000_cy<17>
    SLICE_X40Y73.COUT    Tbyp                  0.156   cpu0_ialu_div_quotient_addsub0000<18>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<18>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<19>
    SLICE_X40Y74.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_quotient_addsub0000_cy<19>
    SLICE_X40Y74.COUT    Tbyp                  0.156   cpu0_ialu_div_quotient_addsub0000<20>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<20>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<21>
    SLICE_X40Y75.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_quotient_addsub0000_cy<21>
    SLICE_X40Y75.COUT    Tbyp                  0.156   cpu0_ialu_div_quotient_addsub0000<22>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<22>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<23>
    SLICE_X40Y76.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_quotient_addsub0000_cy<23>
    SLICE_X40Y76.COUT    Tbyp                  0.156   cpu0_ialu_div_quotient_addsub0000<24>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<24>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<25>
    SLICE_X40Y77.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_quotient_addsub0000_cy<25>
    SLICE_X40Y77.COUT    Tbyp                  0.156   cpu0_ialu_div_quotient_addsub0000<26>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<26>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<27>
    SLICE_X40Y78.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_quotient_addsub0000_cy<27>
    SLICE_X40Y78.COUT    Tbyp                  0.156   cpu0_ialu_div_quotient_addsub0000<28>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<28>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<29>
    SLICE_X40Y79.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_quotient_addsub0000_cy<29>
    SLICE_X40Y79.Y       Tciny                 0.902   cpu0_ialu_div_quotient_addsub0000<30>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<30>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_xor<31>
    SLICE_X37Y73.G2      net (fanout=1)        0.704   cpu0_ialu_div_quotient_addsub0000<31>
    SLICE_X37Y73.CLK     Tgck                  0.727   cpu0_ialu_div_remainder<30>
                                                       cpu0_ialu_div_Mmux_quotient_mux000150
                                                       cpu0_ialu_div_quotient_31
    -------------------------------------------------  ---------------------------
    Total                                     45.858ns (23.199ns logic, 22.659ns route)
                                                       (50.6% logic, 49.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.551ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_idecode_AluControl_3 (FF)
  Destination:          cpu0_ialu_div_quotient_31 (FF)
  Requirement:          62.500ns
  Data Path Delay:      45.798ns (Levels of Logic = 77)
  Clock Path Skew:      -0.151ns (0.548 - 0.699)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cpu0_idecode_AluControl_3 to cpu0_ialu_div_quotient_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y36.XQ      Tcko                  0.631   cpu0_idecode_AluControl<3>
                                                       cpu0_idecode_AluControl_3
    SLICE_X22Y46.G4      net (fanout=13)       1.945   cpu0_idecode_AluControl<3>
    SLICE_X22Y46.Y       Tilo                  0.707   cpu0_idecode_AluControl<4>
                                                       cpu0_ialu_divIsSigned_cmp_eq000011_1
    SLICE_X22Y53.G1      net (fanout=3)        0.693   cpu0_ialu_divIsSigned_cmp_eq000011
    SLICE_X22Y53.Y       Tilo                  0.707   cpu0_ialu_div_cOperand1<25>
                                                       cpu0_ialu_div_Mmux_cOperand1_mux00011011
    SLICE_X25Y47.G2      net (fanout=34)       1.613   cpu0_ialu_div_N3
    SLICE_X25Y47.Y       Tilo                  0.648   cpu0_ialu_div_cOperand1<19>
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0001221
    SLICE_X25Y49.G1      net (fanout=2)        0.537   cpu0_ialu_div_Mmux_cOperand1_mux0002_82
    SLICE_X25Y49.F5      Tif5                  0.773   cpu0_ialu_div_cOperand1_mux0002
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_82_rt
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_5_f6/MUXF5.I0
    SLICE_X25Y48.FXINB   net (fanout=1)        0.000   cpu0_ialu_div_Mmux_cOperand1_mux0002_5_f6/F5.I0
    SLICE_X25Y48.FX      Tinbfx                0.254   cpu0_ialu_div_cOperand1<22>
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_5_f6/MUXF6
    SLICE_X24Y49.FXINB   net (fanout=1)        0.000   cpu0_ialu_div_Mmux_cOperand1_mux0002_5_f6
    SLICE_X24Y49.FX      Tinbfx                0.285   cpu0_ialu_div_cOperand1<26>
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_3_f7
    SLICE_X25Y49.FXINA   net (fanout=1)        0.000   cpu0_ialu_div_Mmux_cOperand1_mux0002_3_f7
    SLICE_X25Y49.Y       Tif6y                 0.291   cpu0_ialu_div_cOperand1_mux0002
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_2_f8
    SLICE_X15Y58.F1      net (fanout=5)        1.938   cpu0_ialu_div_cOperand1_mux0002
    SLICE_X15Y58.COUT    Topcyf                1.195   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<1>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_lut<0>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<0>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<1>
    SLICE_X15Y59.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<1>
    SLICE_X15Y59.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<2>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
    SLICE_X15Y60.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
    SLICE_X15Y60.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
    SLICE_X15Y61.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
    SLICE_X15Y61.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
    SLICE_X15Y62.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
    SLICE_X15Y62.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
    SLICE_X15Y63.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
    SLICE_X15Y63.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
    SLICE_X15Y64.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
    SLICE_X15Y64.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
    SLICE_X15Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
    SLICE_X15Y65.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
    SLICE_X15Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
    SLICE_X15Y66.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
    SLICE_X15Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
    SLICE_X15Y67.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
    SLICE_X15Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
    SLICE_X15Y68.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
    SLICE_X15Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
    SLICE_X15Y69.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
    SLICE_X15Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
    SLICE_X15Y70.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
    SLICE_X15Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
    SLICE_X15Y71.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
    SLICE_X15Y72.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
    SLICE_X15Y72.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
    SLICE_X15Y73.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
    SLICE_X15Y73.COUT    Tbyp                  0.130   cpu0_ialu_div_tquotient_13_cmp_ge0003
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<31>
    SLICE_X7Y61.G2       net (fanout=105)      2.266   cpu0_ialu_div_tquotient_13_cmp_ge0003
    SLICE_X7Y61.Y        Tilo                  0.648   cpu0_ialu_div_tremainder_7_mux0001
                                                       cpu0_ialu_div_tremainder_6_mux00001
    SLICE_X4Y65.BY       net (fanout=5)        1.378   cpu0_ialu_div_tremainder_6_mux0000
    SLICE_X4Y65.COUT     Tbycy                 1.095   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>
    SLICE_X4Y66.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>
    SLICE_X4Y66.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>
    SLICE_X4Y67.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>
    SLICE_X4Y67.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
    SLICE_X4Y68.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
    SLICE_X4Y68.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
    SLICE_X4Y69.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
    SLICE_X4Y69.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
    SLICE_X4Y70.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
    SLICE_X4Y70.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
    SLICE_X4Y71.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
    SLICE_X4Y71.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
    SLICE_X4Y72.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
    SLICE_X4Y72.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
    SLICE_X4Y73.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
    SLICE_X4Y73.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
    SLICE_X4Y74.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
    SLICE_X4Y74.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
    SLICE_X4Y75.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
    SLICE_X4Y75.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
    SLICE_X4Y76.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
    SLICE_X4Y76.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
    SLICE_X4Y77.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
    SLICE_X4Y77.COUT     Tbyp                  0.156   cpu0_ialu_div_tquotient_13_cmp_ge0002
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<31>
    SLICE_X10Y61.F2      net (fanout=135)      2.765   cpu0_ialu_div_tquotient_13_cmp_ge0002
    SLICE_X10Y61.X       Tilo                  0.692   cpu0_ialu_div_tremainder_5_mux0001
                                                       cpu0_ialu_div_tremainder_5_mux00011
    SLICE_X11Y65.BX      net (fanout=5)        0.953   cpu0_ialu_div_tremainder_5_mux0001
    SLICE_X11Y65.COUT    Tbxcy                 0.967   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>
    SLICE_X11Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>
    SLICE_X11Y66.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
    SLICE_X11Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
    SLICE_X11Y67.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
    SLICE_X11Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
    SLICE_X11Y68.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
    SLICE_X11Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
    SLICE_X11Y69.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
    SLICE_X11Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
    SLICE_X11Y70.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
    SLICE_X11Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
    SLICE_X11Y71.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
    SLICE_X11Y72.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
    SLICE_X11Y72.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
    SLICE_X11Y73.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
    SLICE_X11Y73.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
    SLICE_X11Y74.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
    SLICE_X11Y74.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
    SLICE_X11Y75.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
    SLICE_X11Y75.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
    SLICE_X11Y76.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
    SLICE_X11Y76.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
    SLICE_X11Y77.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
    SLICE_X11Y77.COUT    Tbyp                  0.130   cpu0_ialu_div_tquotient_13_cmp_ge0001
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<31>
    SLICE_X14Y63.G4      net (fanout=155)      1.881   cpu0_ialu_div_tquotient_13_cmp_ge0001
    SLICE_X14Y63.Y       Tilo                  0.707   cpu0_ialu_div_tremainder<7>
                                                       cpu0_ialu_div_tremainder_6_mux00021
    SLICE_X8Y64.BY       net (fanout=4)        1.061   cpu0_ialu_div_tremainder_6_mux0002
    SLICE_X8Y64.COUT     Tbycy                 1.095   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<7>
    SLICE_X8Y65.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<7>
    SLICE_X8Y65.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<9>
    SLICE_X8Y66.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<9>
    SLICE_X8Y66.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<11>
    SLICE_X8Y67.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<11>
    SLICE_X8Y67.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<13>
    SLICE_X8Y68.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<13>
    SLICE_X8Y68.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<15>
    SLICE_X8Y69.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<15>
    SLICE_X8Y69.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<17>
    SLICE_X8Y70.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<17>
    SLICE_X8Y70.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<19>
    SLICE_X8Y71.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<19>
    SLICE_X8Y71.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<21>
    SLICE_X8Y72.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<21>
    SLICE_X8Y72.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<23>
    SLICE_X8Y73.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<23>
    SLICE_X8Y73.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<25>
    SLICE_X8Y74.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<25>
    SLICE_X8Y74.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<27>
    SLICE_X8Y75.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<27>
    SLICE_X8Y75.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<29>
    SLICE_X8Y76.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<29>
    SLICE_X8Y76.COUT     Tbyp                  0.156   cpu0_ialu_div_tquotient_13_cmp_ge0000
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<31>
    SLICE_X42Y79.G2      net (fanout=117)      4.195   cpu0_ialu_div_tquotient_13_cmp_ge0000
    SLICE_X42Y79.Y       Tilo                  0.707   N469
                                                       cpu0_ialu_div_tquotient_0_mux00001_1
    SLICE_X40Y70.G2      net (fanout=5)        1.040   cpu0_ialu_div_tquotient_0_mux00001
    SLICE_X40Y70.COUT    Topcyg                1.296   cpu0_ialu_div_quotient_addsub0000<12>
                                                       cpu0_ialu_div_Madd_quotient_not0000<13>11
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<13>
    SLICE_X40Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_quotient_addsub0000_cy<13>
    SLICE_X40Y71.COUT    Tbyp                  0.156   cpu0_ialu_div_quotient_addsub0000<14>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<14>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<15>
    SLICE_X40Y72.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_quotient_addsub0000_cy<15>
    SLICE_X40Y72.COUT    Tbyp                  0.156   cpu0_ialu_div_quotient_addsub0000<16>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<16>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<17>
    SLICE_X40Y73.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_quotient_addsub0000_cy<17>
    SLICE_X40Y73.COUT    Tbyp                  0.156   cpu0_ialu_div_quotient_addsub0000<18>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<18>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<19>
    SLICE_X40Y74.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_quotient_addsub0000_cy<19>
    SLICE_X40Y74.COUT    Tbyp                  0.156   cpu0_ialu_div_quotient_addsub0000<20>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<20>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<21>
    SLICE_X40Y75.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_quotient_addsub0000_cy<21>
    SLICE_X40Y75.COUT    Tbyp                  0.156   cpu0_ialu_div_quotient_addsub0000<22>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<22>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<23>
    SLICE_X40Y76.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_quotient_addsub0000_cy<23>
    SLICE_X40Y76.COUT    Tbyp                  0.156   cpu0_ialu_div_quotient_addsub0000<24>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<24>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<25>
    SLICE_X40Y77.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_quotient_addsub0000_cy<25>
    SLICE_X40Y77.COUT    Tbyp                  0.156   cpu0_ialu_div_quotient_addsub0000<26>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<26>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<27>
    SLICE_X40Y78.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_quotient_addsub0000_cy<27>
    SLICE_X40Y78.COUT    Tbyp                  0.156   cpu0_ialu_div_quotient_addsub0000<28>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<28>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<29>
    SLICE_X40Y79.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_quotient_addsub0000_cy<29>
    SLICE_X40Y79.Y       Tciny                 0.902   cpu0_ialu_div_quotient_addsub0000<30>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<30>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_xor<31>
    SLICE_X37Y73.G2      net (fanout=1)        0.704   cpu0_ialu_div_quotient_addsub0000<31>
    SLICE_X37Y73.CLK     Tgck                  0.727   cpu0_ialu_div_remainder<30>
                                                       cpu0_ialu_div_Mmux_quotient_mux000150
                                                       cpu0_ialu_div_quotient_31
    -------------------------------------------------  ---------------------------
    Total                                     45.798ns (22.829ns logic, 22.969ns route)
                                                       (49.8% logic, 50.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.624ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_idecode_AluControl_3 (FF)
  Destination:          cpu0_ialu_div_quotient_31 (FF)
  Requirement:          62.500ns
  Data Path Delay:      45.725ns (Levels of Logic = 82)
  Clock Path Skew:      -0.151ns (0.548 - 0.699)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cpu0_idecode_AluControl_3 to cpu0_ialu_div_quotient_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y36.XQ      Tcko                  0.631   cpu0_idecode_AluControl<3>
                                                       cpu0_idecode_AluControl_3
    SLICE_X22Y46.G4      net (fanout=13)       1.945   cpu0_idecode_AluControl<3>
    SLICE_X22Y46.Y       Tilo                  0.707   cpu0_idecode_AluControl<4>
                                                       cpu0_ialu_divIsSigned_cmp_eq000011_1
    SLICE_X22Y53.G1      net (fanout=3)        0.693   cpu0_ialu_divIsSigned_cmp_eq000011
    SLICE_X22Y53.Y       Tilo                  0.707   cpu0_ialu_div_cOperand1<25>
                                                       cpu0_ialu_div_Mmux_cOperand1_mux00011011
    SLICE_X25Y47.G2      net (fanout=34)       1.613   cpu0_ialu_div_N3
    SLICE_X25Y47.Y       Tilo                  0.648   cpu0_ialu_div_cOperand1<19>
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0001221
    SLICE_X25Y49.G1      net (fanout=2)        0.537   cpu0_ialu_div_Mmux_cOperand1_mux0002_82
    SLICE_X25Y49.F5      Tif5                  0.773   cpu0_ialu_div_cOperand1_mux0002
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_82_rt
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_5_f6/MUXF5.I0
    SLICE_X25Y48.FXINB   net (fanout=1)        0.000   cpu0_ialu_div_Mmux_cOperand1_mux0002_5_f6/F5.I0
    SLICE_X25Y48.FX      Tinbfx                0.254   cpu0_ialu_div_cOperand1<22>
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_5_f6/MUXF6
    SLICE_X24Y49.FXINB   net (fanout=1)        0.000   cpu0_ialu_div_Mmux_cOperand1_mux0002_5_f6
    SLICE_X24Y49.FX      Tinbfx                0.285   cpu0_ialu_div_cOperand1<26>
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_3_f7
    SLICE_X25Y49.FXINA   net (fanout=1)        0.000   cpu0_ialu_div_Mmux_cOperand1_mux0002_3_f7
    SLICE_X25Y49.Y       Tif6y                 0.291   cpu0_ialu_div_cOperand1_mux0002
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_2_f8
    SLICE_X15Y58.F1      net (fanout=5)        1.938   cpu0_ialu_div_cOperand1_mux0002
    SLICE_X15Y58.COUT    Topcyf                1.195   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<1>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_lut<0>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<0>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<1>
    SLICE_X15Y59.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<1>
    SLICE_X15Y59.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<2>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
    SLICE_X15Y60.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
    SLICE_X15Y60.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
    SLICE_X15Y61.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
    SLICE_X15Y61.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
    SLICE_X15Y62.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
    SLICE_X15Y62.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
    SLICE_X15Y63.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
    SLICE_X15Y63.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
    SLICE_X15Y64.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
    SLICE_X15Y64.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
    SLICE_X15Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
    SLICE_X15Y65.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
    SLICE_X15Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
    SLICE_X15Y66.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
    SLICE_X15Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
    SLICE_X15Y67.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
    SLICE_X15Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
    SLICE_X15Y68.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
    SLICE_X15Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
    SLICE_X15Y69.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
    SLICE_X15Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
    SLICE_X15Y70.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
    SLICE_X15Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
    SLICE_X15Y71.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
    SLICE_X15Y72.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
    SLICE_X15Y72.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
    SLICE_X15Y73.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
    SLICE_X15Y73.COUT    Tbyp                  0.130   cpu0_ialu_div_tquotient_13_cmp_ge0003
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<31>
    SLICE_X7Y61.G2       net (fanout=105)      2.266   cpu0_ialu_div_tquotient_13_cmp_ge0003
    SLICE_X7Y61.Y        Tilo                  0.648   cpu0_ialu_div_tremainder_7_mux0001
                                                       cpu0_ialu_div_tremainder_6_mux00001
    SLICE_X4Y65.BY       net (fanout=5)        1.378   cpu0_ialu_div_tremainder_6_mux0000
    SLICE_X4Y65.COUT     Tbycy                 1.095   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>
    SLICE_X4Y66.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>
    SLICE_X4Y66.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>
    SLICE_X4Y67.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>
    SLICE_X4Y67.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
    SLICE_X4Y68.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
    SLICE_X4Y68.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
    SLICE_X4Y69.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
    SLICE_X4Y69.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
    SLICE_X4Y70.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
    SLICE_X4Y70.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
    SLICE_X4Y71.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
    SLICE_X4Y71.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
    SLICE_X4Y72.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
    SLICE_X4Y72.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
    SLICE_X4Y73.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
    SLICE_X4Y73.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
    SLICE_X4Y74.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
    SLICE_X4Y74.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
    SLICE_X4Y75.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
    SLICE_X4Y75.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
    SLICE_X4Y76.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
    SLICE_X4Y76.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
    SLICE_X4Y77.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
    SLICE_X4Y77.COUT     Tbyp                  0.156   cpu0_ialu_div_tquotient_13_cmp_ge0002
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<31>
    SLICE_X13Y60.F2      net (fanout=135)      2.544   cpu0_ialu_div_tquotient_13_cmp_ge0002
    SLICE_X13Y60.X       Tilo                  0.643   cpu0_ialu_div_tremainder_0_mux0001
                                                       cpu0_ialu_div_tremainder_0_mux00011
    SLICE_X11Y62.BY      net (fanout=5)        0.864   cpu0_ialu_div_tremainder_0_mux0001
    SLICE_X11Y62.COUT    Tbycy                 0.996   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<1>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<1>
    SLICE_X11Y63.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<1>
    SLICE_X11Y63.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<3>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<2>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<3>
    SLICE_X11Y64.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<3>
    SLICE_X11Y64.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<5>
    SLICE_X11Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<5>
    SLICE_X11Y65.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>
    SLICE_X11Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>
    SLICE_X11Y66.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
    SLICE_X11Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
    SLICE_X11Y67.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
    SLICE_X11Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
    SLICE_X11Y68.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
    SLICE_X11Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
    SLICE_X11Y69.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
    SLICE_X11Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
    SLICE_X11Y70.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
    SLICE_X11Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
    SLICE_X11Y71.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
    SLICE_X11Y72.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
    SLICE_X11Y72.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
    SLICE_X11Y73.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
    SLICE_X11Y73.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
    SLICE_X11Y74.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
    SLICE_X11Y74.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
    SLICE_X11Y75.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
    SLICE_X11Y75.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
    SLICE_X11Y76.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
    SLICE_X11Y76.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
    SLICE_X11Y77.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
    SLICE_X11Y77.COUT    Tbyp                  0.130   cpu0_ialu_div_tquotient_13_cmp_ge0001
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<31>
    SLICE_X12Y61.G2      net (fanout=155)      1.628   cpu0_ialu_div_tquotient_13_cmp_ge0001
    SLICE_X12Y61.Y       Tilo                  0.707   cpu0_ialu_div_tremainder<2>
                                                       cpu0_ialu_div_tremainder_1_mux00021
    SLICE_X8Y62.BX       net (fanout=4)        0.854   cpu0_ialu_div_tremainder_1_mux0002
    SLICE_X8Y62.COUT     Tbxcy                 1.110   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<3>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<2>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<3>
    SLICE_X8Y63.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<3>
    SLICE_X8Y63.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<5>
    SLICE_X8Y64.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<5>
    SLICE_X8Y64.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<7>
    SLICE_X8Y65.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<7>
    SLICE_X8Y65.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<9>
    SLICE_X8Y66.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<9>
    SLICE_X8Y66.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<11>
    SLICE_X8Y67.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<11>
    SLICE_X8Y67.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<13>
    SLICE_X8Y68.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<13>
    SLICE_X8Y68.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<15>
    SLICE_X8Y69.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<15>
    SLICE_X8Y69.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<17>
    SLICE_X8Y70.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<17>
    SLICE_X8Y70.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<19>
    SLICE_X8Y71.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<19>
    SLICE_X8Y71.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<21>
    SLICE_X8Y72.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<21>
    SLICE_X8Y72.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<23>
    SLICE_X8Y73.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<23>
    SLICE_X8Y73.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<25>
    SLICE_X8Y74.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<25>
    SLICE_X8Y74.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<27>
    SLICE_X8Y75.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<27>
    SLICE_X8Y75.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<29>
    SLICE_X8Y76.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<29>
    SLICE_X8Y76.COUT     Tbyp                  0.156   cpu0_ialu_div_tquotient_13_cmp_ge0000
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<31>
    SLICE_X42Y79.G2      net (fanout=117)      4.195   cpu0_ialu_div_tquotient_13_cmp_ge0000
    SLICE_X42Y79.Y       Tilo                  0.707   N469
                                                       cpu0_ialu_div_tquotient_0_mux00001_1
    SLICE_X40Y70.G2      net (fanout=5)        1.040   cpu0_ialu_div_tquotient_0_mux00001
    SLICE_X40Y70.COUT    Topcyg                1.296   cpu0_ialu_div_quotient_addsub0000<12>
                                                       cpu0_ialu_div_Madd_quotient_not0000<13>11
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<13>
    SLICE_X40Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_quotient_addsub0000_cy<13>
    SLICE_X40Y71.COUT    Tbyp                  0.156   cpu0_ialu_div_quotient_addsub0000<14>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<14>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<15>
    SLICE_X40Y72.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_quotient_addsub0000_cy<15>
    SLICE_X40Y72.COUT    Tbyp                  0.156   cpu0_ialu_div_quotient_addsub0000<16>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<16>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<17>
    SLICE_X40Y73.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_quotient_addsub0000_cy<17>
    SLICE_X40Y73.COUT    Tbyp                  0.156   cpu0_ialu_div_quotient_addsub0000<18>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<18>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<19>
    SLICE_X40Y74.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_quotient_addsub0000_cy<19>
    SLICE_X40Y74.COUT    Tbyp                  0.156   cpu0_ialu_div_quotient_addsub0000<20>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<20>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<21>
    SLICE_X40Y75.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_quotient_addsub0000_cy<21>
    SLICE_X40Y75.COUT    Tbyp                  0.156   cpu0_ialu_div_quotient_addsub0000<22>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<22>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<23>
    SLICE_X40Y76.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_quotient_addsub0000_cy<23>
    SLICE_X40Y76.COUT    Tbyp                  0.156   cpu0_ialu_div_quotient_addsub0000<24>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<24>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<25>
    SLICE_X40Y77.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_quotient_addsub0000_cy<25>
    SLICE_X40Y77.COUT    Tbyp                  0.156   cpu0_ialu_div_quotient_addsub0000<26>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<26>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<27>
    SLICE_X40Y78.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_quotient_addsub0000_cy<27>
    SLICE_X40Y78.COUT    Tbyp                  0.156   cpu0_ialu_div_quotient_addsub0000<28>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<28>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<29>
    SLICE_X40Y79.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_quotient_addsub0000_cy<29>
    SLICE_X40Y79.Y       Tciny                 0.902   cpu0_ialu_div_quotient_addsub0000<30>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<30>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_xor<31>
    SLICE_X37Y73.G2      net (fanout=1)        0.704   cpu0_ialu_div_quotient_addsub0000<31>
    SLICE_X37Y73.CLK     Tgck                  0.727   cpu0_ialu_div_remainder<30>
                                                       cpu0_ialu_div_Mmux_quotient_mux000150
                                                       cpu0_ialu_div_quotient_31
    -------------------------------------------------  ---------------------------
    Total                                     45.725ns (23.526ns logic, 22.199ns route)
                                                       (51.5% logic, 48.5% route)

--------------------------------------------------------------------------------

Paths for end point cpu0_ialu_div_quotient_29 (SLICE_X37Y79.F1), 214349275956 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.918ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_idecode_AluControl_3 (FF)
  Destination:          cpu0_ialu_div_quotient_29 (FF)
  Requirement:          62.500ns
  Data Path Delay:      45.448ns (Levels of Logic = 79)
  Clock Path Skew:      -0.134ns (0.565 - 0.699)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cpu0_idecode_AluControl_3 to cpu0_ialu_div_quotient_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y36.XQ      Tcko                  0.631   cpu0_idecode_AluControl<3>
                                                       cpu0_idecode_AluControl_3
    SLICE_X22Y46.G4      net (fanout=13)       1.945   cpu0_idecode_AluControl<3>
    SLICE_X22Y46.Y       Tilo                  0.707   cpu0_idecode_AluControl<4>
                                                       cpu0_ialu_divIsSigned_cmp_eq000011_1
    SLICE_X22Y53.G1      net (fanout=3)        0.693   cpu0_ialu_divIsSigned_cmp_eq000011
    SLICE_X22Y53.Y       Tilo                  0.707   cpu0_ialu_div_cOperand1<25>
                                                       cpu0_ialu_div_Mmux_cOperand1_mux00011011
    SLICE_X25Y47.G2      net (fanout=34)       1.613   cpu0_ialu_div_N3
    SLICE_X25Y47.Y       Tilo                  0.648   cpu0_ialu_div_cOperand1<19>
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0001221
    SLICE_X25Y49.G1      net (fanout=2)        0.537   cpu0_ialu_div_Mmux_cOperand1_mux0002_82
    SLICE_X25Y49.F5      Tif5                  0.773   cpu0_ialu_div_cOperand1_mux0002
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_82_rt
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_5_f6/MUXF5.I0
    SLICE_X25Y48.FXINB   net (fanout=1)        0.000   cpu0_ialu_div_Mmux_cOperand1_mux0002_5_f6/F5.I0
    SLICE_X25Y48.FX      Tinbfx                0.254   cpu0_ialu_div_cOperand1<22>
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_5_f6/MUXF6
    SLICE_X24Y49.FXINB   net (fanout=1)        0.000   cpu0_ialu_div_Mmux_cOperand1_mux0002_5_f6
    SLICE_X24Y49.FX      Tinbfx                0.285   cpu0_ialu_div_cOperand1<26>
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_3_f7
    SLICE_X25Y49.FXINA   net (fanout=1)        0.000   cpu0_ialu_div_Mmux_cOperand1_mux0002_3_f7
    SLICE_X25Y49.Y       Tif6y                 0.291   cpu0_ialu_div_cOperand1_mux0002
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_2_f8
    SLICE_X15Y58.F1      net (fanout=5)        1.938   cpu0_ialu_div_cOperand1_mux0002
    SLICE_X15Y58.COUT    Topcyf                1.195   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<1>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_lut<0>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<0>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<1>
    SLICE_X15Y59.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<1>
    SLICE_X15Y59.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<2>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
    SLICE_X15Y60.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
    SLICE_X15Y60.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
    SLICE_X15Y61.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
    SLICE_X15Y61.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
    SLICE_X15Y62.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
    SLICE_X15Y62.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
    SLICE_X15Y63.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
    SLICE_X15Y63.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
    SLICE_X15Y64.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
    SLICE_X15Y64.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
    SLICE_X15Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
    SLICE_X15Y65.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
    SLICE_X15Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
    SLICE_X15Y66.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
    SLICE_X15Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
    SLICE_X15Y67.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
    SLICE_X15Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
    SLICE_X15Y68.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
    SLICE_X15Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
    SLICE_X15Y69.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
    SLICE_X15Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
    SLICE_X15Y70.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
    SLICE_X15Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
    SLICE_X15Y71.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
    SLICE_X15Y72.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
    SLICE_X15Y72.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
    SLICE_X15Y73.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
    SLICE_X15Y73.COUT    Tbyp                  0.130   cpu0_ialu_div_tquotient_13_cmp_ge0003
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<31>
    SLICE_X7Y61.G2       net (fanout=105)      2.266   cpu0_ialu_div_tquotient_13_cmp_ge0003
    SLICE_X7Y61.Y        Tilo                  0.648   cpu0_ialu_div_tremainder_7_mux0001
                                                       cpu0_ialu_div_tremainder_6_mux00001
    SLICE_X4Y65.BY       net (fanout=5)        1.378   cpu0_ialu_div_tremainder_6_mux0000
    SLICE_X4Y65.COUT     Tbycy                 1.095   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>
    SLICE_X4Y66.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>
    SLICE_X4Y66.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>
    SLICE_X4Y67.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>
    SLICE_X4Y67.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
    SLICE_X4Y68.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
    SLICE_X4Y68.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
    SLICE_X4Y69.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
    SLICE_X4Y69.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
    SLICE_X4Y70.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
    SLICE_X4Y70.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
    SLICE_X4Y71.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
    SLICE_X4Y71.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
    SLICE_X4Y72.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
    SLICE_X4Y72.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
    SLICE_X4Y73.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
    SLICE_X4Y73.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
    SLICE_X4Y74.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
    SLICE_X4Y74.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
    SLICE_X4Y75.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
    SLICE_X4Y75.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
    SLICE_X4Y76.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
    SLICE_X4Y76.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
    SLICE_X4Y77.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
    SLICE_X4Y77.COUT     Tbyp                  0.156   cpu0_ialu_div_tquotient_13_cmp_ge0002
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<31>
    SLICE_X13Y60.F2      net (fanout=135)      2.544   cpu0_ialu_div_tquotient_13_cmp_ge0002
    SLICE_X13Y60.X       Tilo                  0.643   cpu0_ialu_div_tremainder_0_mux0001
                                                       cpu0_ialu_div_tremainder_0_mux00011
    SLICE_X11Y62.BY      net (fanout=5)        0.864   cpu0_ialu_div_tremainder_0_mux0001
    SLICE_X11Y62.COUT    Tbycy                 0.996   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<1>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<1>
    SLICE_X11Y63.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<1>
    SLICE_X11Y63.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<3>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<2>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<3>
    SLICE_X11Y64.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<3>
    SLICE_X11Y64.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<5>
    SLICE_X11Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<5>
    SLICE_X11Y65.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>
    SLICE_X11Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>
    SLICE_X11Y66.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
    SLICE_X11Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
    SLICE_X11Y67.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
    SLICE_X11Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
    SLICE_X11Y68.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
    SLICE_X11Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
    SLICE_X11Y69.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
    SLICE_X11Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
    SLICE_X11Y70.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
    SLICE_X11Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
    SLICE_X11Y71.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
    SLICE_X11Y72.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
    SLICE_X11Y72.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
    SLICE_X11Y73.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
    SLICE_X11Y73.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
    SLICE_X11Y74.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
    SLICE_X11Y74.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
    SLICE_X11Y75.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
    SLICE_X11Y75.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
    SLICE_X11Y76.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
    SLICE_X11Y76.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
    SLICE_X11Y77.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
    SLICE_X11Y77.COUT    Tbyp                  0.130   cpu0_ialu_div_tquotient_13_cmp_ge0001
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<31>
    SLICE_X14Y63.G4      net (fanout=155)      1.881   cpu0_ialu_div_tquotient_13_cmp_ge0001
    SLICE_X14Y63.Y       Tilo                  0.707   cpu0_ialu_div_tremainder<7>
                                                       cpu0_ialu_div_tremainder_6_mux00021
    SLICE_X8Y64.BY       net (fanout=4)        1.061   cpu0_ialu_div_tremainder_6_mux0002
    SLICE_X8Y64.COUT     Tbycy                 1.095   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<7>
    SLICE_X8Y65.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<7>
    SLICE_X8Y65.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<9>
    SLICE_X8Y66.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<9>
    SLICE_X8Y66.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<11>
    SLICE_X8Y67.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<11>
    SLICE_X8Y67.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<13>
    SLICE_X8Y68.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<13>
    SLICE_X8Y68.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<15>
    SLICE_X8Y69.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<15>
    SLICE_X8Y69.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<17>
    SLICE_X8Y70.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<17>
    SLICE_X8Y70.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<19>
    SLICE_X8Y71.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<19>
    SLICE_X8Y71.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<21>
    SLICE_X8Y72.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<21>
    SLICE_X8Y72.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<23>
    SLICE_X8Y73.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<23>
    SLICE_X8Y73.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<25>
    SLICE_X8Y74.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<25>
    SLICE_X8Y74.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<27>
    SLICE_X8Y75.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<27>
    SLICE_X8Y75.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<29>
    SLICE_X8Y76.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<29>
    SLICE_X8Y76.COUT     Tbyp                  0.156   cpu0_ialu_div_tquotient_13_cmp_ge0000
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<31>
    SLICE_X42Y79.G2      net (fanout=117)      4.195   cpu0_ialu_div_tquotient_13_cmp_ge0000
    SLICE_X42Y79.Y       Tilo                  0.707   N469
                                                       cpu0_ialu_div_tquotient_0_mux00001_1
    SLICE_X40Y70.G2      net (fanout=5)        1.040   cpu0_ialu_div_tquotient_0_mux00001
    SLICE_X40Y70.COUT    Topcyg                1.296   cpu0_ialu_div_quotient_addsub0000<12>
                                                       cpu0_ialu_div_Madd_quotient_not0000<13>11
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<13>
    SLICE_X40Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_quotient_addsub0000_cy<13>
    SLICE_X40Y71.COUT    Tbyp                  0.156   cpu0_ialu_div_quotient_addsub0000<14>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<14>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<15>
    SLICE_X40Y72.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_quotient_addsub0000_cy<15>
    SLICE_X40Y72.COUT    Tbyp                  0.156   cpu0_ialu_div_quotient_addsub0000<16>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<16>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<17>
    SLICE_X40Y73.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_quotient_addsub0000_cy<17>
    SLICE_X40Y73.COUT    Tbyp                  0.156   cpu0_ialu_div_quotient_addsub0000<18>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<18>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<19>
    SLICE_X40Y74.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_quotient_addsub0000_cy<19>
    SLICE_X40Y74.COUT    Tbyp                  0.156   cpu0_ialu_div_quotient_addsub0000<20>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<20>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<21>
    SLICE_X40Y75.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_quotient_addsub0000_cy<21>
    SLICE_X40Y75.COUT    Tbyp                  0.156   cpu0_ialu_div_quotient_addsub0000<22>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<22>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<23>
    SLICE_X40Y76.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_quotient_addsub0000_cy<23>
    SLICE_X40Y76.COUT    Tbyp                  0.156   cpu0_ialu_div_quotient_addsub0000<24>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<24>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<25>
    SLICE_X40Y77.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_quotient_addsub0000_cy<25>
    SLICE_X40Y77.COUT    Tbyp                  0.156   cpu0_ialu_div_quotient_addsub0000<26>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<26>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<27>
    SLICE_X40Y78.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_quotient_addsub0000_cy<27>
    SLICE_X40Y78.Y       Tciny                 0.902   cpu0_ialu_div_quotient_addsub0000<28>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<28>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_xor<29>
    SLICE_X37Y79.F1      net (fanout=1)        0.455   cpu0_ialu_div_quotient_addsub0000<29>
    SLICE_X37Y79.CLK     Tfck                  0.722   cpu0_ialu_div_quotient<29>
                                                       cpu0_ialu_div_Mmux_quotient_mux000144
                                                       cpu0_ialu_div_quotient_29
    -------------------------------------------------  ---------------------------
    Total                                     45.448ns (23.038ns logic, 22.410ns route)
                                                       (50.7% logic, 49.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.978ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_idecode_AluControl_3 (FF)
  Destination:          cpu0_ialu_div_quotient_29 (FF)
  Requirement:          62.500ns
  Data Path Delay:      45.388ns (Levels of Logic = 76)
  Clock Path Skew:      -0.134ns (0.565 - 0.699)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cpu0_idecode_AluControl_3 to cpu0_ialu_div_quotient_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y36.XQ      Tcko                  0.631   cpu0_idecode_AluControl<3>
                                                       cpu0_idecode_AluControl_3
    SLICE_X22Y46.G4      net (fanout=13)       1.945   cpu0_idecode_AluControl<3>
    SLICE_X22Y46.Y       Tilo                  0.707   cpu0_idecode_AluControl<4>
                                                       cpu0_ialu_divIsSigned_cmp_eq000011_1
    SLICE_X22Y53.G1      net (fanout=3)        0.693   cpu0_ialu_divIsSigned_cmp_eq000011
    SLICE_X22Y53.Y       Tilo                  0.707   cpu0_ialu_div_cOperand1<25>
                                                       cpu0_ialu_div_Mmux_cOperand1_mux00011011
    SLICE_X25Y47.G2      net (fanout=34)       1.613   cpu0_ialu_div_N3
    SLICE_X25Y47.Y       Tilo                  0.648   cpu0_ialu_div_cOperand1<19>
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0001221
    SLICE_X25Y49.G1      net (fanout=2)        0.537   cpu0_ialu_div_Mmux_cOperand1_mux0002_82
    SLICE_X25Y49.F5      Tif5                  0.773   cpu0_ialu_div_cOperand1_mux0002
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_82_rt
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_5_f6/MUXF5.I0
    SLICE_X25Y48.FXINB   net (fanout=1)        0.000   cpu0_ialu_div_Mmux_cOperand1_mux0002_5_f6/F5.I0
    SLICE_X25Y48.FX      Tinbfx                0.254   cpu0_ialu_div_cOperand1<22>
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_5_f6/MUXF6
    SLICE_X24Y49.FXINB   net (fanout=1)        0.000   cpu0_ialu_div_Mmux_cOperand1_mux0002_5_f6
    SLICE_X24Y49.FX      Tinbfx                0.285   cpu0_ialu_div_cOperand1<26>
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_3_f7
    SLICE_X25Y49.FXINA   net (fanout=1)        0.000   cpu0_ialu_div_Mmux_cOperand1_mux0002_3_f7
    SLICE_X25Y49.Y       Tif6y                 0.291   cpu0_ialu_div_cOperand1_mux0002
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_2_f8
    SLICE_X15Y58.F1      net (fanout=5)        1.938   cpu0_ialu_div_cOperand1_mux0002
    SLICE_X15Y58.COUT    Topcyf                1.195   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<1>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_lut<0>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<0>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<1>
    SLICE_X15Y59.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<1>
    SLICE_X15Y59.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<2>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
    SLICE_X15Y60.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
    SLICE_X15Y60.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
    SLICE_X15Y61.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
    SLICE_X15Y61.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
    SLICE_X15Y62.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
    SLICE_X15Y62.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
    SLICE_X15Y63.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
    SLICE_X15Y63.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
    SLICE_X15Y64.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
    SLICE_X15Y64.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
    SLICE_X15Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
    SLICE_X15Y65.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
    SLICE_X15Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
    SLICE_X15Y66.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
    SLICE_X15Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
    SLICE_X15Y67.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
    SLICE_X15Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
    SLICE_X15Y68.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
    SLICE_X15Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
    SLICE_X15Y69.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
    SLICE_X15Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
    SLICE_X15Y70.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
    SLICE_X15Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
    SLICE_X15Y71.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
    SLICE_X15Y72.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
    SLICE_X15Y72.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
    SLICE_X15Y73.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
    SLICE_X15Y73.COUT    Tbyp                  0.130   cpu0_ialu_div_tquotient_13_cmp_ge0003
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<31>
    SLICE_X7Y61.G2       net (fanout=105)      2.266   cpu0_ialu_div_tquotient_13_cmp_ge0003
    SLICE_X7Y61.Y        Tilo                  0.648   cpu0_ialu_div_tremainder_7_mux0001
                                                       cpu0_ialu_div_tremainder_6_mux00001
    SLICE_X4Y65.BY       net (fanout=5)        1.378   cpu0_ialu_div_tremainder_6_mux0000
    SLICE_X4Y65.COUT     Tbycy                 1.095   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>
    SLICE_X4Y66.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>
    SLICE_X4Y66.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>
    SLICE_X4Y67.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>
    SLICE_X4Y67.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
    SLICE_X4Y68.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
    SLICE_X4Y68.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
    SLICE_X4Y69.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
    SLICE_X4Y69.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
    SLICE_X4Y70.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
    SLICE_X4Y70.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
    SLICE_X4Y71.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
    SLICE_X4Y71.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
    SLICE_X4Y72.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
    SLICE_X4Y72.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
    SLICE_X4Y73.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
    SLICE_X4Y73.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
    SLICE_X4Y74.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
    SLICE_X4Y74.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
    SLICE_X4Y75.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
    SLICE_X4Y75.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
    SLICE_X4Y76.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
    SLICE_X4Y76.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
    SLICE_X4Y77.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
    SLICE_X4Y77.COUT     Tbyp                  0.156   cpu0_ialu_div_tquotient_13_cmp_ge0002
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<31>
    SLICE_X10Y61.F2      net (fanout=135)      2.765   cpu0_ialu_div_tquotient_13_cmp_ge0002
    SLICE_X10Y61.X       Tilo                  0.692   cpu0_ialu_div_tremainder_5_mux0001
                                                       cpu0_ialu_div_tremainder_5_mux00011
    SLICE_X11Y65.BX      net (fanout=5)        0.953   cpu0_ialu_div_tremainder_5_mux0001
    SLICE_X11Y65.COUT    Tbxcy                 0.967   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>
    SLICE_X11Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>
    SLICE_X11Y66.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
    SLICE_X11Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
    SLICE_X11Y67.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
    SLICE_X11Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
    SLICE_X11Y68.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
    SLICE_X11Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
    SLICE_X11Y69.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
    SLICE_X11Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
    SLICE_X11Y70.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
    SLICE_X11Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
    SLICE_X11Y71.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
    SLICE_X11Y72.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
    SLICE_X11Y72.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
    SLICE_X11Y73.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
    SLICE_X11Y73.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
    SLICE_X11Y74.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
    SLICE_X11Y74.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
    SLICE_X11Y75.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
    SLICE_X11Y75.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
    SLICE_X11Y76.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
    SLICE_X11Y76.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
    SLICE_X11Y77.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
    SLICE_X11Y77.COUT    Tbyp                  0.130   cpu0_ialu_div_tquotient_13_cmp_ge0001
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<31>
    SLICE_X14Y63.G4      net (fanout=155)      1.881   cpu0_ialu_div_tquotient_13_cmp_ge0001
    SLICE_X14Y63.Y       Tilo                  0.707   cpu0_ialu_div_tremainder<7>
                                                       cpu0_ialu_div_tremainder_6_mux00021
    SLICE_X8Y64.BY       net (fanout=4)        1.061   cpu0_ialu_div_tremainder_6_mux0002
    SLICE_X8Y64.COUT     Tbycy                 1.095   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<7>
    SLICE_X8Y65.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<7>
    SLICE_X8Y65.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<9>
    SLICE_X8Y66.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<9>
    SLICE_X8Y66.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<11>
    SLICE_X8Y67.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<11>
    SLICE_X8Y67.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<13>
    SLICE_X8Y68.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<13>
    SLICE_X8Y68.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<15>
    SLICE_X8Y69.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<15>
    SLICE_X8Y69.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<17>
    SLICE_X8Y70.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<17>
    SLICE_X8Y70.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<19>
    SLICE_X8Y71.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<19>
    SLICE_X8Y71.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<21>
    SLICE_X8Y72.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<21>
    SLICE_X8Y72.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<23>
    SLICE_X8Y73.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<23>
    SLICE_X8Y73.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<25>
    SLICE_X8Y74.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<25>
    SLICE_X8Y74.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<27>
    SLICE_X8Y75.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<27>
    SLICE_X8Y75.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<29>
    SLICE_X8Y76.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<29>
    SLICE_X8Y76.COUT     Tbyp                  0.156   cpu0_ialu_div_tquotient_13_cmp_ge0000
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<31>
    SLICE_X42Y79.G2      net (fanout=117)      4.195   cpu0_ialu_div_tquotient_13_cmp_ge0000
    SLICE_X42Y79.Y       Tilo                  0.707   N469
                                                       cpu0_ialu_div_tquotient_0_mux00001_1
    SLICE_X40Y70.G2      net (fanout=5)        1.040   cpu0_ialu_div_tquotient_0_mux00001
    SLICE_X40Y70.COUT    Topcyg                1.296   cpu0_ialu_div_quotient_addsub0000<12>
                                                       cpu0_ialu_div_Madd_quotient_not0000<13>11
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<13>
    SLICE_X40Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_quotient_addsub0000_cy<13>
    SLICE_X40Y71.COUT    Tbyp                  0.156   cpu0_ialu_div_quotient_addsub0000<14>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<14>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<15>
    SLICE_X40Y72.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_quotient_addsub0000_cy<15>
    SLICE_X40Y72.COUT    Tbyp                  0.156   cpu0_ialu_div_quotient_addsub0000<16>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<16>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<17>
    SLICE_X40Y73.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_quotient_addsub0000_cy<17>
    SLICE_X40Y73.COUT    Tbyp                  0.156   cpu0_ialu_div_quotient_addsub0000<18>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<18>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<19>
    SLICE_X40Y74.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_quotient_addsub0000_cy<19>
    SLICE_X40Y74.COUT    Tbyp                  0.156   cpu0_ialu_div_quotient_addsub0000<20>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<20>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<21>
    SLICE_X40Y75.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_quotient_addsub0000_cy<21>
    SLICE_X40Y75.COUT    Tbyp                  0.156   cpu0_ialu_div_quotient_addsub0000<22>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<22>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<23>
    SLICE_X40Y76.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_quotient_addsub0000_cy<23>
    SLICE_X40Y76.COUT    Tbyp                  0.156   cpu0_ialu_div_quotient_addsub0000<24>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<24>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<25>
    SLICE_X40Y77.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_quotient_addsub0000_cy<25>
    SLICE_X40Y77.COUT    Tbyp                  0.156   cpu0_ialu_div_quotient_addsub0000<26>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<26>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<27>
    SLICE_X40Y78.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_quotient_addsub0000_cy<27>
    SLICE_X40Y78.Y       Tciny                 0.902   cpu0_ialu_div_quotient_addsub0000<28>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<28>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_xor<29>
    SLICE_X37Y79.F1      net (fanout=1)        0.455   cpu0_ialu_div_quotient_addsub0000<29>
    SLICE_X37Y79.CLK     Tfck                  0.722   cpu0_ialu_div_quotient<29>
                                                       cpu0_ialu_div_Mmux_quotient_mux000144
                                                       cpu0_ialu_div_quotient_29
    -------------------------------------------------  ---------------------------
    Total                                     45.388ns (22.668ns logic, 22.720ns route)
                                                       (49.9% logic, 50.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.051ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_idecode_AluControl_3 (FF)
  Destination:          cpu0_ialu_div_quotient_29 (FF)
  Requirement:          62.500ns
  Data Path Delay:      45.315ns (Levels of Logic = 81)
  Clock Path Skew:      -0.134ns (0.565 - 0.699)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cpu0_idecode_AluControl_3 to cpu0_ialu_div_quotient_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y36.XQ      Tcko                  0.631   cpu0_idecode_AluControl<3>
                                                       cpu0_idecode_AluControl_3
    SLICE_X22Y46.G4      net (fanout=13)       1.945   cpu0_idecode_AluControl<3>
    SLICE_X22Y46.Y       Tilo                  0.707   cpu0_idecode_AluControl<4>
                                                       cpu0_ialu_divIsSigned_cmp_eq000011_1
    SLICE_X22Y53.G1      net (fanout=3)        0.693   cpu0_ialu_divIsSigned_cmp_eq000011
    SLICE_X22Y53.Y       Tilo                  0.707   cpu0_ialu_div_cOperand1<25>
                                                       cpu0_ialu_div_Mmux_cOperand1_mux00011011
    SLICE_X25Y47.G2      net (fanout=34)       1.613   cpu0_ialu_div_N3
    SLICE_X25Y47.Y       Tilo                  0.648   cpu0_ialu_div_cOperand1<19>
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0001221
    SLICE_X25Y49.G1      net (fanout=2)        0.537   cpu0_ialu_div_Mmux_cOperand1_mux0002_82
    SLICE_X25Y49.F5      Tif5                  0.773   cpu0_ialu_div_cOperand1_mux0002
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_82_rt
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_5_f6/MUXF5.I0
    SLICE_X25Y48.FXINB   net (fanout=1)        0.000   cpu0_ialu_div_Mmux_cOperand1_mux0002_5_f6/F5.I0
    SLICE_X25Y48.FX      Tinbfx                0.254   cpu0_ialu_div_cOperand1<22>
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_5_f6/MUXF6
    SLICE_X24Y49.FXINB   net (fanout=1)        0.000   cpu0_ialu_div_Mmux_cOperand1_mux0002_5_f6
    SLICE_X24Y49.FX      Tinbfx                0.285   cpu0_ialu_div_cOperand1<26>
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_3_f7
    SLICE_X25Y49.FXINA   net (fanout=1)        0.000   cpu0_ialu_div_Mmux_cOperand1_mux0002_3_f7
    SLICE_X25Y49.Y       Tif6y                 0.291   cpu0_ialu_div_cOperand1_mux0002
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_2_f8
    SLICE_X15Y58.F1      net (fanout=5)        1.938   cpu0_ialu_div_cOperand1_mux0002
    SLICE_X15Y58.COUT    Topcyf                1.195   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<1>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_lut<0>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<0>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<1>
    SLICE_X15Y59.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<1>
    SLICE_X15Y59.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<2>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
    SLICE_X15Y60.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
    SLICE_X15Y60.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
    SLICE_X15Y61.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
    SLICE_X15Y61.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
    SLICE_X15Y62.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
    SLICE_X15Y62.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
    SLICE_X15Y63.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
    SLICE_X15Y63.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
    SLICE_X15Y64.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
    SLICE_X15Y64.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
    SLICE_X15Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
    SLICE_X15Y65.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
    SLICE_X15Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
    SLICE_X15Y66.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
    SLICE_X15Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
    SLICE_X15Y67.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
    SLICE_X15Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
    SLICE_X15Y68.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
    SLICE_X15Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
    SLICE_X15Y69.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
    SLICE_X15Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
    SLICE_X15Y70.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
    SLICE_X15Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
    SLICE_X15Y71.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
    SLICE_X15Y72.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
    SLICE_X15Y72.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
    SLICE_X15Y73.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
    SLICE_X15Y73.COUT    Tbyp                  0.130   cpu0_ialu_div_tquotient_13_cmp_ge0003
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<31>
    SLICE_X7Y61.G2       net (fanout=105)      2.266   cpu0_ialu_div_tquotient_13_cmp_ge0003
    SLICE_X7Y61.Y        Tilo                  0.648   cpu0_ialu_div_tremainder_7_mux0001
                                                       cpu0_ialu_div_tremainder_6_mux00001
    SLICE_X4Y65.BY       net (fanout=5)        1.378   cpu0_ialu_div_tremainder_6_mux0000
    SLICE_X4Y65.COUT     Tbycy                 1.095   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>
    SLICE_X4Y66.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>
    SLICE_X4Y66.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>
    SLICE_X4Y67.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>
    SLICE_X4Y67.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
    SLICE_X4Y68.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
    SLICE_X4Y68.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
    SLICE_X4Y69.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
    SLICE_X4Y69.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
    SLICE_X4Y70.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
    SLICE_X4Y70.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
    SLICE_X4Y71.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
    SLICE_X4Y71.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
    SLICE_X4Y72.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
    SLICE_X4Y72.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
    SLICE_X4Y73.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
    SLICE_X4Y73.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
    SLICE_X4Y74.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
    SLICE_X4Y74.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
    SLICE_X4Y75.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
    SLICE_X4Y75.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
    SLICE_X4Y76.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
    SLICE_X4Y76.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
    SLICE_X4Y77.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
    SLICE_X4Y77.COUT     Tbyp                  0.156   cpu0_ialu_div_tquotient_13_cmp_ge0002
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<31>
    SLICE_X13Y60.F2      net (fanout=135)      2.544   cpu0_ialu_div_tquotient_13_cmp_ge0002
    SLICE_X13Y60.X       Tilo                  0.643   cpu0_ialu_div_tremainder_0_mux0001
                                                       cpu0_ialu_div_tremainder_0_mux00011
    SLICE_X11Y62.BY      net (fanout=5)        0.864   cpu0_ialu_div_tremainder_0_mux0001
    SLICE_X11Y62.COUT    Tbycy                 0.996   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<1>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<1>
    SLICE_X11Y63.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<1>
    SLICE_X11Y63.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<3>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<2>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<3>
    SLICE_X11Y64.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<3>
    SLICE_X11Y64.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<5>
    SLICE_X11Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<5>
    SLICE_X11Y65.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>
    SLICE_X11Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>
    SLICE_X11Y66.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
    SLICE_X11Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
    SLICE_X11Y67.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
    SLICE_X11Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
    SLICE_X11Y68.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
    SLICE_X11Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
    SLICE_X11Y69.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
    SLICE_X11Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
    SLICE_X11Y70.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
    SLICE_X11Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
    SLICE_X11Y71.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
    SLICE_X11Y72.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
    SLICE_X11Y72.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
    SLICE_X11Y73.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
    SLICE_X11Y73.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
    SLICE_X11Y74.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
    SLICE_X11Y74.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
    SLICE_X11Y75.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
    SLICE_X11Y75.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
    SLICE_X11Y76.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
    SLICE_X11Y76.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
    SLICE_X11Y77.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
    SLICE_X11Y77.COUT    Tbyp                  0.130   cpu0_ialu_div_tquotient_13_cmp_ge0001
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<31>
    SLICE_X12Y61.G2      net (fanout=155)      1.628   cpu0_ialu_div_tquotient_13_cmp_ge0001
    SLICE_X12Y61.Y       Tilo                  0.707   cpu0_ialu_div_tremainder<2>
                                                       cpu0_ialu_div_tremainder_1_mux00021
    SLICE_X8Y62.BX       net (fanout=4)        0.854   cpu0_ialu_div_tremainder_1_mux0002
    SLICE_X8Y62.COUT     Tbxcy                 1.110   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<3>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<2>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<3>
    SLICE_X8Y63.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<3>
    SLICE_X8Y63.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<5>
    SLICE_X8Y64.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<5>
    SLICE_X8Y64.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<7>
    SLICE_X8Y65.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<7>
    SLICE_X8Y65.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<9>
    SLICE_X8Y66.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<9>
    SLICE_X8Y66.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<11>
    SLICE_X8Y67.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<11>
    SLICE_X8Y67.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<13>
    SLICE_X8Y68.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<13>
    SLICE_X8Y68.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<15>
    SLICE_X8Y69.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<15>
    SLICE_X8Y69.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<17>
    SLICE_X8Y70.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<17>
    SLICE_X8Y70.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<19>
    SLICE_X8Y71.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<19>
    SLICE_X8Y71.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<21>
    SLICE_X8Y72.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<21>
    SLICE_X8Y72.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<23>
    SLICE_X8Y73.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<23>
    SLICE_X8Y73.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<25>
    SLICE_X8Y74.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<25>
    SLICE_X8Y74.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<27>
    SLICE_X8Y75.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<27>
    SLICE_X8Y75.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<29>
    SLICE_X8Y76.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<29>
    SLICE_X8Y76.COUT     Tbyp                  0.156   cpu0_ialu_div_tquotient_13_cmp_ge0000
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<31>
    SLICE_X42Y79.G2      net (fanout=117)      4.195   cpu0_ialu_div_tquotient_13_cmp_ge0000
    SLICE_X42Y79.Y       Tilo                  0.707   N469
                                                       cpu0_ialu_div_tquotient_0_mux00001_1
    SLICE_X40Y70.G2      net (fanout=5)        1.040   cpu0_ialu_div_tquotient_0_mux00001
    SLICE_X40Y70.COUT    Topcyg                1.296   cpu0_ialu_div_quotient_addsub0000<12>
                                                       cpu0_ialu_div_Madd_quotient_not0000<13>11
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<13>
    SLICE_X40Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_quotient_addsub0000_cy<13>
    SLICE_X40Y71.COUT    Tbyp                  0.156   cpu0_ialu_div_quotient_addsub0000<14>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<14>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<15>
    SLICE_X40Y72.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_quotient_addsub0000_cy<15>
    SLICE_X40Y72.COUT    Tbyp                  0.156   cpu0_ialu_div_quotient_addsub0000<16>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<16>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<17>
    SLICE_X40Y73.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_quotient_addsub0000_cy<17>
    SLICE_X40Y73.COUT    Tbyp                  0.156   cpu0_ialu_div_quotient_addsub0000<18>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<18>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<19>
    SLICE_X40Y74.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_quotient_addsub0000_cy<19>
    SLICE_X40Y74.COUT    Tbyp                  0.156   cpu0_ialu_div_quotient_addsub0000<20>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<20>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<21>
    SLICE_X40Y75.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_quotient_addsub0000_cy<21>
    SLICE_X40Y75.COUT    Tbyp                  0.156   cpu0_ialu_div_quotient_addsub0000<22>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<22>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<23>
    SLICE_X40Y76.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_quotient_addsub0000_cy<23>
    SLICE_X40Y76.COUT    Tbyp                  0.156   cpu0_ialu_div_quotient_addsub0000<24>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<24>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<25>
    SLICE_X40Y77.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_quotient_addsub0000_cy<25>
    SLICE_X40Y77.COUT    Tbyp                  0.156   cpu0_ialu_div_quotient_addsub0000<26>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<26>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<27>
    SLICE_X40Y78.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_quotient_addsub0000_cy<27>
    SLICE_X40Y78.Y       Tciny                 0.902   cpu0_ialu_div_quotient_addsub0000<28>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<28>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_xor<29>
    SLICE_X37Y79.F1      net (fanout=1)        0.455   cpu0_ialu_div_quotient_addsub0000<29>
    SLICE_X37Y79.CLK     Tfck                  0.722   cpu0_ialu_div_quotient<29>
                                                       cpu0_ialu_div_Mmux_quotient_mux000144
                                                       cpu0_ialu_div_quotient_29
    -------------------------------------------------  ---------------------------
    Total                                     45.315ns (23.365ns logic, 21.950ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------

Paths for end point cpu0_ialu_div_quotient_27 (SLICE_X38Y77.F2), 200023006892 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.052ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_idecode_AluControl_3 (FF)
  Destination:          cpu0_ialu_div_quotient_27 (FF)
  Requirement:          62.500ns
  Data Path Delay:      45.321ns (Levels of Logic = 78)
  Clock Path Skew:      -0.127ns (0.572 - 0.699)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cpu0_idecode_AluControl_3 to cpu0_ialu_div_quotient_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y36.XQ      Tcko                  0.631   cpu0_idecode_AluControl<3>
                                                       cpu0_idecode_AluControl_3
    SLICE_X22Y46.G4      net (fanout=13)       1.945   cpu0_idecode_AluControl<3>
    SLICE_X22Y46.Y       Tilo                  0.707   cpu0_idecode_AluControl<4>
                                                       cpu0_ialu_divIsSigned_cmp_eq000011_1
    SLICE_X22Y53.G1      net (fanout=3)        0.693   cpu0_ialu_divIsSigned_cmp_eq000011
    SLICE_X22Y53.Y       Tilo                  0.707   cpu0_ialu_div_cOperand1<25>
                                                       cpu0_ialu_div_Mmux_cOperand1_mux00011011
    SLICE_X25Y47.G2      net (fanout=34)       1.613   cpu0_ialu_div_N3
    SLICE_X25Y47.Y       Tilo                  0.648   cpu0_ialu_div_cOperand1<19>
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0001221
    SLICE_X25Y49.G1      net (fanout=2)        0.537   cpu0_ialu_div_Mmux_cOperand1_mux0002_82
    SLICE_X25Y49.F5      Tif5                  0.773   cpu0_ialu_div_cOperand1_mux0002
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_82_rt
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_5_f6/MUXF5.I0
    SLICE_X25Y48.FXINB   net (fanout=1)        0.000   cpu0_ialu_div_Mmux_cOperand1_mux0002_5_f6/F5.I0
    SLICE_X25Y48.FX      Tinbfx                0.254   cpu0_ialu_div_cOperand1<22>
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_5_f6/MUXF6
    SLICE_X24Y49.FXINB   net (fanout=1)        0.000   cpu0_ialu_div_Mmux_cOperand1_mux0002_5_f6
    SLICE_X24Y49.FX      Tinbfx                0.285   cpu0_ialu_div_cOperand1<26>
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_3_f7
    SLICE_X25Y49.FXINA   net (fanout=1)        0.000   cpu0_ialu_div_Mmux_cOperand1_mux0002_3_f7
    SLICE_X25Y49.Y       Tif6y                 0.291   cpu0_ialu_div_cOperand1_mux0002
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_2_f8
    SLICE_X15Y58.F1      net (fanout=5)        1.938   cpu0_ialu_div_cOperand1_mux0002
    SLICE_X15Y58.COUT    Topcyf                1.195   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<1>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_lut<0>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<0>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<1>
    SLICE_X15Y59.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<1>
    SLICE_X15Y59.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<2>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
    SLICE_X15Y60.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
    SLICE_X15Y60.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
    SLICE_X15Y61.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
    SLICE_X15Y61.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
    SLICE_X15Y62.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
    SLICE_X15Y62.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
    SLICE_X15Y63.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
    SLICE_X15Y63.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
    SLICE_X15Y64.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
    SLICE_X15Y64.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
    SLICE_X15Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
    SLICE_X15Y65.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
    SLICE_X15Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
    SLICE_X15Y66.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
    SLICE_X15Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
    SLICE_X15Y67.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
    SLICE_X15Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
    SLICE_X15Y68.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
    SLICE_X15Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
    SLICE_X15Y69.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
    SLICE_X15Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
    SLICE_X15Y70.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
    SLICE_X15Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
    SLICE_X15Y71.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
    SLICE_X15Y72.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
    SLICE_X15Y72.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
    SLICE_X15Y73.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
    SLICE_X15Y73.COUT    Tbyp                  0.130   cpu0_ialu_div_tquotient_13_cmp_ge0003
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<31>
    SLICE_X7Y61.G2       net (fanout=105)      2.266   cpu0_ialu_div_tquotient_13_cmp_ge0003
    SLICE_X7Y61.Y        Tilo                  0.648   cpu0_ialu_div_tremainder_7_mux0001
                                                       cpu0_ialu_div_tremainder_6_mux00001
    SLICE_X4Y65.BY       net (fanout=5)        1.378   cpu0_ialu_div_tremainder_6_mux0000
    SLICE_X4Y65.COUT     Tbycy                 1.095   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>
    SLICE_X4Y66.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>
    SLICE_X4Y66.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>
    SLICE_X4Y67.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>
    SLICE_X4Y67.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
    SLICE_X4Y68.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
    SLICE_X4Y68.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
    SLICE_X4Y69.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
    SLICE_X4Y69.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
    SLICE_X4Y70.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
    SLICE_X4Y70.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
    SLICE_X4Y71.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
    SLICE_X4Y71.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
    SLICE_X4Y72.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
    SLICE_X4Y72.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
    SLICE_X4Y73.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
    SLICE_X4Y73.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
    SLICE_X4Y74.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
    SLICE_X4Y74.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
    SLICE_X4Y75.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
    SLICE_X4Y75.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
    SLICE_X4Y76.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
    SLICE_X4Y76.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
    SLICE_X4Y77.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
    SLICE_X4Y77.COUT     Tbyp                  0.156   cpu0_ialu_div_tquotient_13_cmp_ge0002
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<31>
    SLICE_X13Y60.F2      net (fanout=135)      2.544   cpu0_ialu_div_tquotient_13_cmp_ge0002
    SLICE_X13Y60.X       Tilo                  0.643   cpu0_ialu_div_tremainder_0_mux0001
                                                       cpu0_ialu_div_tremainder_0_mux00011
    SLICE_X11Y62.BY      net (fanout=5)        0.864   cpu0_ialu_div_tremainder_0_mux0001
    SLICE_X11Y62.COUT    Tbycy                 0.996   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<1>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<1>
    SLICE_X11Y63.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<1>
    SLICE_X11Y63.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<3>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<2>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<3>
    SLICE_X11Y64.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<3>
    SLICE_X11Y64.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<5>
    SLICE_X11Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<5>
    SLICE_X11Y65.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>
    SLICE_X11Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>
    SLICE_X11Y66.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
    SLICE_X11Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
    SLICE_X11Y67.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
    SLICE_X11Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
    SLICE_X11Y68.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
    SLICE_X11Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
    SLICE_X11Y69.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
    SLICE_X11Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
    SLICE_X11Y70.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
    SLICE_X11Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
    SLICE_X11Y71.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
    SLICE_X11Y72.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
    SLICE_X11Y72.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
    SLICE_X11Y73.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
    SLICE_X11Y73.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
    SLICE_X11Y74.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
    SLICE_X11Y74.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
    SLICE_X11Y75.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
    SLICE_X11Y75.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
    SLICE_X11Y76.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
    SLICE_X11Y76.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
    SLICE_X11Y77.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
    SLICE_X11Y77.COUT    Tbyp                  0.130   cpu0_ialu_div_tquotient_13_cmp_ge0001
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<31>
    SLICE_X14Y63.G4      net (fanout=155)      1.881   cpu0_ialu_div_tquotient_13_cmp_ge0001
    SLICE_X14Y63.Y       Tilo                  0.707   cpu0_ialu_div_tremainder<7>
                                                       cpu0_ialu_div_tremainder_6_mux00021
    SLICE_X8Y64.BY       net (fanout=4)        1.061   cpu0_ialu_div_tremainder_6_mux0002
    SLICE_X8Y64.COUT     Tbycy                 1.095   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<7>
    SLICE_X8Y65.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<7>
    SLICE_X8Y65.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<9>
    SLICE_X8Y66.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<9>
    SLICE_X8Y66.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<11>
    SLICE_X8Y67.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<11>
    SLICE_X8Y67.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<13>
    SLICE_X8Y68.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<13>
    SLICE_X8Y68.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<15>
    SLICE_X8Y69.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<15>
    SLICE_X8Y69.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<17>
    SLICE_X8Y70.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<17>
    SLICE_X8Y70.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<19>
    SLICE_X8Y71.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<19>
    SLICE_X8Y71.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<21>
    SLICE_X8Y72.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<21>
    SLICE_X8Y72.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<23>
    SLICE_X8Y73.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<23>
    SLICE_X8Y73.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<25>
    SLICE_X8Y74.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<25>
    SLICE_X8Y74.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<27>
    SLICE_X8Y75.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<27>
    SLICE_X8Y75.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<29>
    SLICE_X8Y76.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<29>
    SLICE_X8Y76.COUT     Tbyp                  0.156   cpu0_ialu_div_tquotient_13_cmp_ge0000
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<31>
    SLICE_X42Y79.G2      net (fanout=117)      4.195   cpu0_ialu_div_tquotient_13_cmp_ge0000
    SLICE_X42Y79.Y       Tilo                  0.707   N469
                                                       cpu0_ialu_div_tquotient_0_mux00001_1
    SLICE_X40Y70.G2      net (fanout=5)        1.040   cpu0_ialu_div_tquotient_0_mux00001
    SLICE_X40Y70.COUT    Topcyg                1.296   cpu0_ialu_div_quotient_addsub0000<12>
                                                       cpu0_ialu_div_Madd_quotient_not0000<13>11
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<13>
    SLICE_X40Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_quotient_addsub0000_cy<13>
    SLICE_X40Y71.COUT    Tbyp                  0.156   cpu0_ialu_div_quotient_addsub0000<14>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<14>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<15>
    SLICE_X40Y72.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_quotient_addsub0000_cy<15>
    SLICE_X40Y72.COUT    Tbyp                  0.156   cpu0_ialu_div_quotient_addsub0000<16>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<16>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<17>
    SLICE_X40Y73.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_quotient_addsub0000_cy<17>
    SLICE_X40Y73.COUT    Tbyp                  0.156   cpu0_ialu_div_quotient_addsub0000<18>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<18>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<19>
    SLICE_X40Y74.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_quotient_addsub0000_cy<19>
    SLICE_X40Y74.COUT    Tbyp                  0.156   cpu0_ialu_div_quotient_addsub0000<20>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<20>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<21>
    SLICE_X40Y75.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_quotient_addsub0000_cy<21>
    SLICE_X40Y75.COUT    Tbyp                  0.156   cpu0_ialu_div_quotient_addsub0000<22>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<22>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<23>
    SLICE_X40Y76.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_quotient_addsub0000_cy<23>
    SLICE_X40Y76.COUT    Tbyp                  0.156   cpu0_ialu_div_quotient_addsub0000<24>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<24>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<25>
    SLICE_X40Y77.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_quotient_addsub0000_cy<25>
    SLICE_X40Y77.Y       Tciny                 0.902   cpu0_ialu_div_quotient_addsub0000<26>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<26>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_xor<27>
    SLICE_X38Y77.F2      net (fanout=1)        0.404   cpu0_ialu_div_quotient_addsub0000<27>
    SLICE_X38Y77.CLK     Tfck                  0.802   cpu0_ialu_div_quotient<27>
                                                       cpu0_ialu_div_Mmux_quotient_mux000140
                                                       cpu0_ialu_div_quotient_27
    -------------------------------------------------  ---------------------------
    Total                                     45.321ns (22.962ns logic, 22.359ns route)
                                                       (50.7% logic, 49.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.112ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_idecode_AluControl_3 (FF)
  Destination:          cpu0_ialu_div_quotient_27 (FF)
  Requirement:          62.500ns
  Data Path Delay:      45.261ns (Levels of Logic = 75)
  Clock Path Skew:      -0.127ns (0.572 - 0.699)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cpu0_idecode_AluControl_3 to cpu0_ialu_div_quotient_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y36.XQ      Tcko                  0.631   cpu0_idecode_AluControl<3>
                                                       cpu0_idecode_AluControl_3
    SLICE_X22Y46.G4      net (fanout=13)       1.945   cpu0_idecode_AluControl<3>
    SLICE_X22Y46.Y       Tilo                  0.707   cpu0_idecode_AluControl<4>
                                                       cpu0_ialu_divIsSigned_cmp_eq000011_1
    SLICE_X22Y53.G1      net (fanout=3)        0.693   cpu0_ialu_divIsSigned_cmp_eq000011
    SLICE_X22Y53.Y       Tilo                  0.707   cpu0_ialu_div_cOperand1<25>
                                                       cpu0_ialu_div_Mmux_cOperand1_mux00011011
    SLICE_X25Y47.G2      net (fanout=34)       1.613   cpu0_ialu_div_N3
    SLICE_X25Y47.Y       Tilo                  0.648   cpu0_ialu_div_cOperand1<19>
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0001221
    SLICE_X25Y49.G1      net (fanout=2)        0.537   cpu0_ialu_div_Mmux_cOperand1_mux0002_82
    SLICE_X25Y49.F5      Tif5                  0.773   cpu0_ialu_div_cOperand1_mux0002
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_82_rt
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_5_f6/MUXF5.I0
    SLICE_X25Y48.FXINB   net (fanout=1)        0.000   cpu0_ialu_div_Mmux_cOperand1_mux0002_5_f6/F5.I0
    SLICE_X25Y48.FX      Tinbfx                0.254   cpu0_ialu_div_cOperand1<22>
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_5_f6/MUXF6
    SLICE_X24Y49.FXINB   net (fanout=1)        0.000   cpu0_ialu_div_Mmux_cOperand1_mux0002_5_f6
    SLICE_X24Y49.FX      Tinbfx                0.285   cpu0_ialu_div_cOperand1<26>
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_3_f7
    SLICE_X25Y49.FXINA   net (fanout=1)        0.000   cpu0_ialu_div_Mmux_cOperand1_mux0002_3_f7
    SLICE_X25Y49.Y       Tif6y                 0.291   cpu0_ialu_div_cOperand1_mux0002
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_2_f8
    SLICE_X15Y58.F1      net (fanout=5)        1.938   cpu0_ialu_div_cOperand1_mux0002
    SLICE_X15Y58.COUT    Topcyf                1.195   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<1>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_lut<0>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<0>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<1>
    SLICE_X15Y59.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<1>
    SLICE_X15Y59.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<2>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
    SLICE_X15Y60.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
    SLICE_X15Y60.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
    SLICE_X15Y61.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
    SLICE_X15Y61.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
    SLICE_X15Y62.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
    SLICE_X15Y62.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
    SLICE_X15Y63.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
    SLICE_X15Y63.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
    SLICE_X15Y64.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
    SLICE_X15Y64.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
    SLICE_X15Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
    SLICE_X15Y65.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
    SLICE_X15Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
    SLICE_X15Y66.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
    SLICE_X15Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
    SLICE_X15Y67.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
    SLICE_X15Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
    SLICE_X15Y68.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
    SLICE_X15Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
    SLICE_X15Y69.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
    SLICE_X15Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
    SLICE_X15Y70.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
    SLICE_X15Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
    SLICE_X15Y71.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
    SLICE_X15Y72.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
    SLICE_X15Y72.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
    SLICE_X15Y73.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
    SLICE_X15Y73.COUT    Tbyp                  0.130   cpu0_ialu_div_tquotient_13_cmp_ge0003
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<31>
    SLICE_X7Y61.G2       net (fanout=105)      2.266   cpu0_ialu_div_tquotient_13_cmp_ge0003
    SLICE_X7Y61.Y        Tilo                  0.648   cpu0_ialu_div_tremainder_7_mux0001
                                                       cpu0_ialu_div_tremainder_6_mux00001
    SLICE_X4Y65.BY       net (fanout=5)        1.378   cpu0_ialu_div_tremainder_6_mux0000
    SLICE_X4Y65.COUT     Tbycy                 1.095   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>
    SLICE_X4Y66.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>
    SLICE_X4Y66.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>
    SLICE_X4Y67.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>
    SLICE_X4Y67.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
    SLICE_X4Y68.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
    SLICE_X4Y68.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
    SLICE_X4Y69.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
    SLICE_X4Y69.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
    SLICE_X4Y70.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
    SLICE_X4Y70.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
    SLICE_X4Y71.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
    SLICE_X4Y71.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
    SLICE_X4Y72.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
    SLICE_X4Y72.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
    SLICE_X4Y73.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
    SLICE_X4Y73.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
    SLICE_X4Y74.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
    SLICE_X4Y74.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
    SLICE_X4Y75.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
    SLICE_X4Y75.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
    SLICE_X4Y76.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
    SLICE_X4Y76.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
    SLICE_X4Y77.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
    SLICE_X4Y77.COUT     Tbyp                  0.156   cpu0_ialu_div_tquotient_13_cmp_ge0002
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<31>
    SLICE_X10Y61.F2      net (fanout=135)      2.765   cpu0_ialu_div_tquotient_13_cmp_ge0002
    SLICE_X10Y61.X       Tilo                  0.692   cpu0_ialu_div_tremainder_5_mux0001
                                                       cpu0_ialu_div_tremainder_5_mux00011
    SLICE_X11Y65.BX      net (fanout=5)        0.953   cpu0_ialu_div_tremainder_5_mux0001
    SLICE_X11Y65.COUT    Tbxcy                 0.967   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>
    SLICE_X11Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>
    SLICE_X11Y66.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
    SLICE_X11Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
    SLICE_X11Y67.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
    SLICE_X11Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
    SLICE_X11Y68.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
    SLICE_X11Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
    SLICE_X11Y69.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
    SLICE_X11Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
    SLICE_X11Y70.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
    SLICE_X11Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
    SLICE_X11Y71.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
    SLICE_X11Y72.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
    SLICE_X11Y72.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
    SLICE_X11Y73.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
    SLICE_X11Y73.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
    SLICE_X11Y74.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
    SLICE_X11Y74.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
    SLICE_X11Y75.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
    SLICE_X11Y75.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
    SLICE_X11Y76.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
    SLICE_X11Y76.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
    SLICE_X11Y77.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
    SLICE_X11Y77.COUT    Tbyp                  0.130   cpu0_ialu_div_tquotient_13_cmp_ge0001
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<31>
    SLICE_X14Y63.G4      net (fanout=155)      1.881   cpu0_ialu_div_tquotient_13_cmp_ge0001
    SLICE_X14Y63.Y       Tilo                  0.707   cpu0_ialu_div_tremainder<7>
                                                       cpu0_ialu_div_tremainder_6_mux00021
    SLICE_X8Y64.BY       net (fanout=4)        1.061   cpu0_ialu_div_tremainder_6_mux0002
    SLICE_X8Y64.COUT     Tbycy                 1.095   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<7>
    SLICE_X8Y65.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<7>
    SLICE_X8Y65.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<9>
    SLICE_X8Y66.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<9>
    SLICE_X8Y66.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<11>
    SLICE_X8Y67.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<11>
    SLICE_X8Y67.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<13>
    SLICE_X8Y68.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<13>
    SLICE_X8Y68.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<15>
    SLICE_X8Y69.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<15>
    SLICE_X8Y69.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<17>
    SLICE_X8Y70.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<17>
    SLICE_X8Y70.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<19>
    SLICE_X8Y71.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<19>
    SLICE_X8Y71.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<21>
    SLICE_X8Y72.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<21>
    SLICE_X8Y72.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<23>
    SLICE_X8Y73.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<23>
    SLICE_X8Y73.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<25>
    SLICE_X8Y74.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<25>
    SLICE_X8Y74.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<27>
    SLICE_X8Y75.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<27>
    SLICE_X8Y75.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<29>
    SLICE_X8Y76.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<29>
    SLICE_X8Y76.COUT     Tbyp                  0.156   cpu0_ialu_div_tquotient_13_cmp_ge0000
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<31>
    SLICE_X42Y79.G2      net (fanout=117)      4.195   cpu0_ialu_div_tquotient_13_cmp_ge0000
    SLICE_X42Y79.Y       Tilo                  0.707   N469
                                                       cpu0_ialu_div_tquotient_0_mux00001_1
    SLICE_X40Y70.G2      net (fanout=5)        1.040   cpu0_ialu_div_tquotient_0_mux00001
    SLICE_X40Y70.COUT    Topcyg                1.296   cpu0_ialu_div_quotient_addsub0000<12>
                                                       cpu0_ialu_div_Madd_quotient_not0000<13>11
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<13>
    SLICE_X40Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_quotient_addsub0000_cy<13>
    SLICE_X40Y71.COUT    Tbyp                  0.156   cpu0_ialu_div_quotient_addsub0000<14>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<14>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<15>
    SLICE_X40Y72.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_quotient_addsub0000_cy<15>
    SLICE_X40Y72.COUT    Tbyp                  0.156   cpu0_ialu_div_quotient_addsub0000<16>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<16>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<17>
    SLICE_X40Y73.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_quotient_addsub0000_cy<17>
    SLICE_X40Y73.COUT    Tbyp                  0.156   cpu0_ialu_div_quotient_addsub0000<18>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<18>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<19>
    SLICE_X40Y74.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_quotient_addsub0000_cy<19>
    SLICE_X40Y74.COUT    Tbyp                  0.156   cpu0_ialu_div_quotient_addsub0000<20>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<20>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<21>
    SLICE_X40Y75.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_quotient_addsub0000_cy<21>
    SLICE_X40Y75.COUT    Tbyp                  0.156   cpu0_ialu_div_quotient_addsub0000<22>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<22>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<23>
    SLICE_X40Y76.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_quotient_addsub0000_cy<23>
    SLICE_X40Y76.COUT    Tbyp                  0.156   cpu0_ialu_div_quotient_addsub0000<24>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<24>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<25>
    SLICE_X40Y77.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_quotient_addsub0000_cy<25>
    SLICE_X40Y77.Y       Tciny                 0.902   cpu0_ialu_div_quotient_addsub0000<26>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<26>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_xor<27>
    SLICE_X38Y77.F2      net (fanout=1)        0.404   cpu0_ialu_div_quotient_addsub0000<27>
    SLICE_X38Y77.CLK     Tfck                  0.802   cpu0_ialu_div_quotient<27>
                                                       cpu0_ialu_div_Mmux_quotient_mux000140
                                                       cpu0_ialu_div_quotient_27
    -------------------------------------------------  ---------------------------
    Total                                     45.261ns (22.592ns logic, 22.669ns route)
                                                       (49.9% logic, 50.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.185ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_idecode_AluControl_3 (FF)
  Destination:          cpu0_ialu_div_quotient_27 (FF)
  Requirement:          62.500ns
  Data Path Delay:      45.188ns (Levels of Logic = 80)
  Clock Path Skew:      -0.127ns (0.572 - 0.699)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cpu0_idecode_AluControl_3 to cpu0_ialu_div_quotient_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y36.XQ      Tcko                  0.631   cpu0_idecode_AluControl<3>
                                                       cpu0_idecode_AluControl_3
    SLICE_X22Y46.G4      net (fanout=13)       1.945   cpu0_idecode_AluControl<3>
    SLICE_X22Y46.Y       Tilo                  0.707   cpu0_idecode_AluControl<4>
                                                       cpu0_ialu_divIsSigned_cmp_eq000011_1
    SLICE_X22Y53.G1      net (fanout=3)        0.693   cpu0_ialu_divIsSigned_cmp_eq000011
    SLICE_X22Y53.Y       Tilo                  0.707   cpu0_ialu_div_cOperand1<25>
                                                       cpu0_ialu_div_Mmux_cOperand1_mux00011011
    SLICE_X25Y47.G2      net (fanout=34)       1.613   cpu0_ialu_div_N3
    SLICE_X25Y47.Y       Tilo                  0.648   cpu0_ialu_div_cOperand1<19>
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0001221
    SLICE_X25Y49.G1      net (fanout=2)        0.537   cpu0_ialu_div_Mmux_cOperand1_mux0002_82
    SLICE_X25Y49.F5      Tif5                  0.773   cpu0_ialu_div_cOperand1_mux0002
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_82_rt
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_5_f6/MUXF5.I0
    SLICE_X25Y48.FXINB   net (fanout=1)        0.000   cpu0_ialu_div_Mmux_cOperand1_mux0002_5_f6/F5.I0
    SLICE_X25Y48.FX      Tinbfx                0.254   cpu0_ialu_div_cOperand1<22>
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_5_f6/MUXF6
    SLICE_X24Y49.FXINB   net (fanout=1)        0.000   cpu0_ialu_div_Mmux_cOperand1_mux0002_5_f6
    SLICE_X24Y49.FX      Tinbfx                0.285   cpu0_ialu_div_cOperand1<26>
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_3_f7
    SLICE_X25Y49.FXINA   net (fanout=1)        0.000   cpu0_ialu_div_Mmux_cOperand1_mux0002_3_f7
    SLICE_X25Y49.Y       Tif6y                 0.291   cpu0_ialu_div_cOperand1_mux0002
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_2_f8
    SLICE_X15Y58.F1      net (fanout=5)        1.938   cpu0_ialu_div_cOperand1_mux0002
    SLICE_X15Y58.COUT    Topcyf                1.195   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<1>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_lut<0>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<0>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<1>
    SLICE_X15Y59.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<1>
    SLICE_X15Y59.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<2>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
    SLICE_X15Y60.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
    SLICE_X15Y60.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
    SLICE_X15Y61.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
    SLICE_X15Y61.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
    SLICE_X15Y62.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
    SLICE_X15Y62.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
    SLICE_X15Y63.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
    SLICE_X15Y63.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
    SLICE_X15Y64.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
    SLICE_X15Y64.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
    SLICE_X15Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
    SLICE_X15Y65.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
    SLICE_X15Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
    SLICE_X15Y66.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
    SLICE_X15Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
    SLICE_X15Y67.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
    SLICE_X15Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
    SLICE_X15Y68.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
    SLICE_X15Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
    SLICE_X15Y69.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
    SLICE_X15Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
    SLICE_X15Y70.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
    SLICE_X15Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
    SLICE_X15Y71.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
    SLICE_X15Y72.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
    SLICE_X15Y72.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
    SLICE_X15Y73.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
    SLICE_X15Y73.COUT    Tbyp                  0.130   cpu0_ialu_div_tquotient_13_cmp_ge0003
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<31>
    SLICE_X7Y61.G2       net (fanout=105)      2.266   cpu0_ialu_div_tquotient_13_cmp_ge0003
    SLICE_X7Y61.Y        Tilo                  0.648   cpu0_ialu_div_tremainder_7_mux0001
                                                       cpu0_ialu_div_tremainder_6_mux00001
    SLICE_X4Y65.BY       net (fanout=5)        1.378   cpu0_ialu_div_tremainder_6_mux0000
    SLICE_X4Y65.COUT     Tbycy                 1.095   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>
    SLICE_X4Y66.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>
    SLICE_X4Y66.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>
    SLICE_X4Y67.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>
    SLICE_X4Y67.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
    SLICE_X4Y68.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
    SLICE_X4Y68.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
    SLICE_X4Y69.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
    SLICE_X4Y69.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
    SLICE_X4Y70.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
    SLICE_X4Y70.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
    SLICE_X4Y71.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
    SLICE_X4Y71.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
    SLICE_X4Y72.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
    SLICE_X4Y72.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
    SLICE_X4Y73.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
    SLICE_X4Y73.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
    SLICE_X4Y74.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
    SLICE_X4Y74.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
    SLICE_X4Y75.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
    SLICE_X4Y75.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
    SLICE_X4Y76.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
    SLICE_X4Y76.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
    SLICE_X4Y77.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
    SLICE_X4Y77.COUT     Tbyp                  0.156   cpu0_ialu_div_tquotient_13_cmp_ge0002
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<31>
    SLICE_X13Y60.F2      net (fanout=135)      2.544   cpu0_ialu_div_tquotient_13_cmp_ge0002
    SLICE_X13Y60.X       Tilo                  0.643   cpu0_ialu_div_tremainder_0_mux0001
                                                       cpu0_ialu_div_tremainder_0_mux00011
    SLICE_X11Y62.BY      net (fanout=5)        0.864   cpu0_ialu_div_tremainder_0_mux0001
    SLICE_X11Y62.COUT    Tbycy                 0.996   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<1>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<1>
    SLICE_X11Y63.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<1>
    SLICE_X11Y63.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<3>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<2>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<3>
    SLICE_X11Y64.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<3>
    SLICE_X11Y64.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<5>
    SLICE_X11Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<5>
    SLICE_X11Y65.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>
    SLICE_X11Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>
    SLICE_X11Y66.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
    SLICE_X11Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
    SLICE_X11Y67.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
    SLICE_X11Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
    SLICE_X11Y68.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
    SLICE_X11Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
    SLICE_X11Y69.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
    SLICE_X11Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
    SLICE_X11Y70.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
    SLICE_X11Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
    SLICE_X11Y71.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
    SLICE_X11Y72.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
    SLICE_X11Y72.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
    SLICE_X11Y73.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
    SLICE_X11Y73.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
    SLICE_X11Y74.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
    SLICE_X11Y74.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
    SLICE_X11Y75.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
    SLICE_X11Y75.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
    SLICE_X11Y76.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
    SLICE_X11Y76.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
    SLICE_X11Y77.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
    SLICE_X11Y77.COUT    Tbyp                  0.130   cpu0_ialu_div_tquotient_13_cmp_ge0001
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<31>
    SLICE_X12Y61.G2      net (fanout=155)      1.628   cpu0_ialu_div_tquotient_13_cmp_ge0001
    SLICE_X12Y61.Y       Tilo                  0.707   cpu0_ialu_div_tremainder<2>
                                                       cpu0_ialu_div_tremainder_1_mux00021
    SLICE_X8Y62.BX       net (fanout=4)        0.854   cpu0_ialu_div_tremainder_1_mux0002
    SLICE_X8Y62.COUT     Tbxcy                 1.110   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<3>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<2>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<3>
    SLICE_X8Y63.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<3>
    SLICE_X8Y63.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<5>
    SLICE_X8Y64.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<5>
    SLICE_X8Y64.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<7>
    SLICE_X8Y65.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<7>
    SLICE_X8Y65.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<9>
    SLICE_X8Y66.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<9>
    SLICE_X8Y66.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<11>
    SLICE_X8Y67.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<11>
    SLICE_X8Y67.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<13>
    SLICE_X8Y68.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<13>
    SLICE_X8Y68.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<15>
    SLICE_X8Y69.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<15>
    SLICE_X8Y69.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<17>
    SLICE_X8Y70.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<17>
    SLICE_X8Y70.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<19>
    SLICE_X8Y71.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<19>
    SLICE_X8Y71.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<21>
    SLICE_X8Y72.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<21>
    SLICE_X8Y72.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<23>
    SLICE_X8Y73.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<23>
    SLICE_X8Y73.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<25>
    SLICE_X8Y74.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<25>
    SLICE_X8Y74.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<27>
    SLICE_X8Y75.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<27>
    SLICE_X8Y75.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<29>
    SLICE_X8Y76.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<29>
    SLICE_X8Y76.COUT     Tbyp                  0.156   cpu0_ialu_div_tquotient_13_cmp_ge0000
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<31>
    SLICE_X42Y79.G2      net (fanout=117)      4.195   cpu0_ialu_div_tquotient_13_cmp_ge0000
    SLICE_X42Y79.Y       Tilo                  0.707   N469
                                                       cpu0_ialu_div_tquotient_0_mux00001_1
    SLICE_X40Y70.G2      net (fanout=5)        1.040   cpu0_ialu_div_tquotient_0_mux00001
    SLICE_X40Y70.COUT    Topcyg                1.296   cpu0_ialu_div_quotient_addsub0000<12>
                                                       cpu0_ialu_div_Madd_quotient_not0000<13>11
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<13>
    SLICE_X40Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_quotient_addsub0000_cy<13>
    SLICE_X40Y71.COUT    Tbyp                  0.156   cpu0_ialu_div_quotient_addsub0000<14>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<14>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<15>
    SLICE_X40Y72.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_quotient_addsub0000_cy<15>
    SLICE_X40Y72.COUT    Tbyp                  0.156   cpu0_ialu_div_quotient_addsub0000<16>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<16>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<17>
    SLICE_X40Y73.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_quotient_addsub0000_cy<17>
    SLICE_X40Y73.COUT    Tbyp                  0.156   cpu0_ialu_div_quotient_addsub0000<18>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<18>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<19>
    SLICE_X40Y74.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_quotient_addsub0000_cy<19>
    SLICE_X40Y74.COUT    Tbyp                  0.156   cpu0_ialu_div_quotient_addsub0000<20>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<20>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<21>
    SLICE_X40Y75.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_quotient_addsub0000_cy<21>
    SLICE_X40Y75.COUT    Tbyp                  0.156   cpu0_ialu_div_quotient_addsub0000<22>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<22>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<23>
    SLICE_X40Y76.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_quotient_addsub0000_cy<23>
    SLICE_X40Y76.COUT    Tbyp                  0.156   cpu0_ialu_div_quotient_addsub0000<24>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<24>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<25>
    SLICE_X40Y77.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Madd_quotient_addsub0000_cy<25>
    SLICE_X40Y77.Y       Tciny                 0.902   cpu0_ialu_div_quotient_addsub0000<26>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_cy<26>
                                                       cpu0_ialu_div_Madd_quotient_addsub0000_xor<27>
    SLICE_X38Y77.F2      net (fanout=1)        0.404   cpu0_ialu_div_quotient_addsub0000<27>
    SLICE_X38Y77.CLK     Tfck                  0.802   cpu0_ialu_div_quotient<27>
                                                       cpu0_ialu_div_Mmux_quotient_mux000140
                                                       cpu0_ialu_div_quotient_27
    -------------------------------------------------  ---------------------------
    Total                                     45.188ns (23.289ns logic, 21.899ns route)
                                                       (51.5% logic, 48.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Clk = PERIOD TIMEGRP "TNM_Clk" 16 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[20].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 (SLICE_X16Y14.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.668ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[20].PC_Bit_I/Set_DFF.PC_IF_DFF (FF)
  Destination:          mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[20].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.694ns (Levels of Logic = 1)
  Clock Path Skew:      0.026ns (0.277 - 0.251)
  Source Clock:         Clk_BUFGP rising at 62.500ns
  Destination Clock:    Clk_BUFGP rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[20].PC_Bit_I/Set_DFF.PC_IF_DFF to mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[20].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y14.YQ      Tcko                  0.464   mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[20].PC_Bit_I/pc_I
                                                       mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[20].PC_Bit_I/Set_DFF.PC_IF_DFF
    SLICE_X16Y14.BX      net (fanout=2)        0.376   mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[20].PC_Bit_I/pc_I
    SLICE_X16Y14.CLK     Tdh         (-Th)     0.146   mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/pc_OF_I<20>
                                                       mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[20].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1
    -------------------------------------------------  ---------------------------
    Total                                      0.694ns (0.318ns logic, 0.376ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------

Paths for end point mcs0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mram_civar13.SLICEM_F (SLICE_X6Y6.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.673ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mcs0/U0/iomodule_0/write_data_14 (FF)
  Destination:          mcs0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mram_civar13.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.704ns (Levels of Logic = 1)
  Clock Path Skew:      0.031ns (0.240 - 0.209)
  Source Clock:         Clk_BUFGP rising at 62.500ns
  Destination Clock:    Clk_BUFGP rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mcs0/U0/iomodule_0/write_data_14 to mcs0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mram_civar13.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y7.XQ        Tcko                  0.473   mcs0/U0/iomodule_0/write_data<14>
                                                       mcs0/U0/iomodule_0/write_data_14
    SLICE_X6Y6.BY        net (fanout=3)        0.357   mcs0/U0/iomodule_0/write_data<14>
    SLICE_X6Y6.CLK       Tdh         (-Th)     0.126   mcs0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/intr_addr_i<12>
                                                       mcs0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mram_civar13.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.704ns (0.347ns logic, 0.357ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------

Paths for end point mcs0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mram_civar13.SLICEM_G (SLICE_X6Y6.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.673ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mcs0/U0/iomodule_0/write_data_14 (FF)
  Destination:          mcs0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mram_civar13.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.704ns (Levels of Logic = 1)
  Clock Path Skew:      0.031ns (0.240 - 0.209)
  Source Clock:         Clk_BUFGP rising at 62.500ns
  Destination Clock:    Clk_BUFGP rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mcs0/U0/iomodule_0/write_data_14 to mcs0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mram_civar13.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y7.XQ        Tcko                  0.473   mcs0/U0/iomodule_0/write_data<14>
                                                       mcs0/U0/iomodule_0/write_data_14
    SLICE_X6Y6.BY        net (fanout=3)        0.357   mcs0/U0/iomodule_0/write_data<14>
    SLICE_X6Y6.CLK       Tdh         (-Th)     0.126   mcs0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/intr_addr_i<12>
                                                       mcs0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mram_civar13.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.704ns (0.347ns logic, 0.357ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Clk = PERIOD TIMEGRP "TNM_Clk" 16 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 58.929ns (period - min period limit)
  Period: 62.500ns
  Min period limit: 3.571ns (280.034MHz) ()
  Physical resource: mcs0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1/CLKA
  Logical resource: mcs0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1/CLKA
  Location pin: RAMB16_X0Y8.CLKA
  Clock network: Clk_BUFGP
--------------------------------------------------------------------------------
Slack: 58.929ns (period - min period limit)
  Period: 62.500ns
  Min period limit: 3.571ns (280.034MHz) ()
  Physical resource: mcs0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1/CLKB
  Logical resource: mcs0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1/CLKB
  Location pin: RAMB16_X0Y8.CLKB
  Clock network: Clk_BUFGP
--------------------------------------------------------------------------------
Slack: 58.929ns (period - min period limit)
  Period: 62.500ns
  Min period limit: 3.571ns (280.034MHz) ()
  Physical resource: mcs0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1/CLKA
  Logical resource: mcs0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1/CLKA
  Location pin: RAMB16_X0Y0.CLKA
  Clock network: Clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |   46.009|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 5265202149475 paths, 0 nets, and 25494 connections

Design statistics:
   Minimum period:  46.009ns{1}   (Maximum frequency:  21.735MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Nov 08 04:50:38 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 269 MB



