
---------- Begin Simulation Statistics ----------
final_tick                                82465802000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 134196                       # Simulator instruction rate (inst/s)
host_mem_usage                                 735752                       # Number of bytes of host memory used
host_op_rate                                   134464                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   745.18                       # Real time elapsed on the host
host_tick_rate                              110665855                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100199496                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.082466                       # Number of seconds simulated
sim_ticks                                 82465802000                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100199496                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.649316                       # CPI: cycles per instruction
system.cpu.discardedOps                        197519                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        32022918                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.606312                       # IPC: instructions per cycle
system.cpu.numCycles                        164931604                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46438739     46.35%     46.35% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.37% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                1      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::MemRead               42753845     42.67%     89.04% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10986191     10.96%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100199496                       # Class of committed instruction
system.cpu.tickCycles                       132908686                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       114768                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        295381                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          198                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       683925                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          449                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1369313                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            449                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4397365                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3642725                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             83181                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2112891                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2110692                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.895925                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   66041                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 15                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             682                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                295                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              387                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          165                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51421177                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51421177                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51421680                       # number of overall hits
system.cpu.dcache.overall_hits::total        51421680                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       737439                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         737439                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       745355                       # number of overall misses
system.cpu.dcache.overall_misses::total        745355                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  22749708500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  22749708500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  22749708500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  22749708500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52158616                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52158616                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52167035                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52167035                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.014138                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014138                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014288                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014288                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 30849.614002                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 30849.614002                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 30521.977447                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 30521.977447                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       192833                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3391                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    56.866116                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       628589                       # number of writebacks
system.cpu.dcache.writebacks::total            628589                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        60729                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        60729                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        60729                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        60729                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       676710                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       676710                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       684619                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       684619                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  20508167500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  20508167500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  21169231999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  21169231999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.012974                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012974                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.013124                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013124                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 30305.695941                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 30305.695941                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 30921.186819                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 30921.186819                       # average overall mshr miss latency
system.cpu.dcache.replacements                 683598                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40791519                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40791519                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       390042                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        390042                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   8003309000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   8003309000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41181561                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41181561                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.009471                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009471                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 20519.095379                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 20519.095379                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          654                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          654                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       389388                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       389388                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   7587528000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   7587528000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.009455                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009455                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 19485.777682                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 19485.777682                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10629658                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10629658                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       347397                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       347397                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  14746399500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  14746399500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10977055                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10977055                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.031648                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.031648                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 42448.263802                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 42448.263802                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        60075                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        60075                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       287322                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       287322                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  12920639500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  12920639500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.026175                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.026175                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 44969.196581                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 44969.196581                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          503                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           503                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7916                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7916                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.940254                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.940254                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7909                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7909                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    661064499                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    661064499                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.939423                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.939423                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 83583.828423                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 83583.828423                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       244500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       244500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        61125                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        61125                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       240500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       240500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        60125                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        60125                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  82465802000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1007.636338                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52106374                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            684622                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             76.109698                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1007.636338                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.984020                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.984020                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          204                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          308                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          510                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         105018844                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        105018844                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  82465802000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  82465802000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  82465802000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42703678                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43555094                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11057157                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     10235507                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10235507                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10235507                       # number of overall hits
system.cpu.icache.overall_hits::total        10235507                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          767                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            767                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          767                       # number of overall misses
system.cpu.icache.overall_misses::total           767                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     55111500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     55111500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     55111500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     55111500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10236274                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10236274                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10236274                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10236274                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000075                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000075                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000075                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000075                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 71853.324641                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 71853.324641                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 71853.324641                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 71853.324641                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          325                       # number of writebacks
system.cpu.icache.writebacks::total               325                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          767                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          767                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          767                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          767                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     54344500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     54344500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     54344500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     54344500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000075                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000075                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000075                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000075                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 70853.324641                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 70853.324641                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 70853.324641                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 70853.324641                       # average overall mshr miss latency
system.cpu.icache.replacements                    325                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10235507                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10235507                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          767                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           767                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     55111500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     55111500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10236274                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10236274                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000075                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000075                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 71853.324641                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 71853.324641                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          767                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          767                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     54344500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     54344500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000075                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000075                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 70853.324641                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 70853.324641                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  82465802000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           362.326954                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10236274                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               767                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          13345.859192                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   362.326954                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.707670                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.707670                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          442                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          107                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          335                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.863281                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          20473315                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         20473315                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  82465802000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  82465802000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  82465802000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  82465802000                       # Cumulative time (in ticks) in various power states
system.cpu.thread28265.numInsts             100000000                       # Number of Instructions committed
system.cpu.thread28265.numOps               100199496                       # Number of Ops committed
system.cpu.thread28265.numMemRefs                   0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   98                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               504668                       # number of demand (read+write) hits
system.l2.demand_hits::total                   504766                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  98                       # number of overall hits
system.l2.overall_hits::.cpu.data              504668                       # number of overall hits
system.l2.overall_hits::total                  504766                       # number of overall hits
system.l2.demand_misses::.cpu.inst                669                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             179955                       # number of demand (read+write) misses
system.l2.demand_misses::total                 180624                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               669                       # number of overall misses
system.l2.overall_misses::.cpu.data            179955                       # number of overall misses
system.l2.overall_misses::total                180624                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     52144000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  14839129000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      14891273000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     52144000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  14839129000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     14891273000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              767                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           684623                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               685390                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             767                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          684623                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              685390                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.872229                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.262853                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.263535                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.872229                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.262853                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.263535                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77943.198804                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 82460.220611                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82443.490345                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77943.198804                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 82460.220611                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82443.490345                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               68629                       # number of writebacks
system.l2.writebacks::total                     68629                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           669                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        179950                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            180619                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          669                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       179950                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           180619                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     45454000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  13039167000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  13084621000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     45454000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  13039167000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  13084621000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.872229                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.262845                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.263527                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.872229                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.262845                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.263527                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67943.198804                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 72459.944429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72443.214723                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67943.198804                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 72459.944429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72443.214723                       # average overall mshr miss latency
system.l2.replacements                         115211                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       628589                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           628589                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       628589                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       628589                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          321                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              321                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          321                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          321                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            159625                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                159625                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          127697                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              127697                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  10812375000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   10812375000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        287322                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            287322                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.444439                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.444439                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 84672.114458                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84672.114458                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       127697                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         127697                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   9535405000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   9535405000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.444439                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.444439                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 74672.114458                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74672.114458                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             98                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 98                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          669                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              669                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     52144000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     52144000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          767                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            767                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.872229                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.872229                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77943.198804                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77943.198804                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          669                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          669                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     45454000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     45454000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.872229                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.872229                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67943.198804                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67943.198804                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        345043                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            345043                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        52258                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           52258                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   4026754000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   4026754000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       397301                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        397301                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.131533                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.131533                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 77055.264266                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 77055.264266                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        52253                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        52253                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   3503762000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3503762000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.131520                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.131520                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 67053.795954                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 67053.795954                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  82465802000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 63175.267950                       # Cycle average of tags in use
system.l2.tags.total_refs                     1369110                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    180747                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.574732                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      66.631878                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       117.857723                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     62990.778348                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001017                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.001798                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.961163                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.963978                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         65536                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5165                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        60358                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  11133667                       # Number of tag accesses
system.l2.tags.data_accesses                 11133667                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  82465802000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     68629.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       669.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    179942.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.008924220250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4117                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4117                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              444541                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              64575                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      180619                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      68629                       # Number of write requests accepted
system.mem_ctrls.readBursts                    180619                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    68629                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      8                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.64                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                180619                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                68629                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  122091                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   56023                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2249                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     247                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4060                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         4117                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      43.868108                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     28.086784                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     92.637418                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          3863     93.83%     93.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511          253      6.15%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4117                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4117                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.664562                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.637739                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.959804                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2766     67.18%     67.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                6      0.15%     67.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1314     31.92%     99.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               25      0.61%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                3      0.07%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.07%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4117                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     512                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                11559616                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4392256                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    140.17                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     53.26                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   82465333000                       # Total gap between requests
system.mem_ctrls.avgGap                     330856.55                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        42816                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     11516288                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      4390912                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 519197.036366662593                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 139649257.276367723942                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 53245247.041919261217                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          669                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       179950                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        68629                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     18045750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   5627625000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1922848384750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     26974.22                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     31273.27                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  28018015.49                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        42816                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     11516800                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      11559616                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        42816                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        42816                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      4392256                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      4392256                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          669                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       179950                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         180619                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        68629                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         68629                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       519197                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    139655466                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        140174663                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       519197                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       519197                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     53261545                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        53261545                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     53261545                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       519197                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    139655466                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       193436208                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               180611                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               68608                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        11427                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        11517                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        11452                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        11272                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        11237                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        11148                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        11278                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        11056                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        11338                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        11301                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        11283                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        11322                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        11222                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        11167                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        11305                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        11286                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         4331                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         4517                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         4413                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         4283                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         4302                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         4296                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         4292                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         4212                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         4225                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         4224                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         4224                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         4224                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         4224                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         4224                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         4265                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         4352                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              2259214500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             903055000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         5645670750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                12508.73                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           31258.73                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              131693                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              51675                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            72.92                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           75.32                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        65850                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   242.216431                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   133.949970                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   295.380936                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        38748     58.84%     58.84% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         8368     12.71%     71.55% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         1478      2.24%     73.79% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1209      1.84%     75.63% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         9159     13.91%     89.54% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          827      1.26%     90.80% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          403      0.61%     91.41% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          395      0.60%     92.01% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         5263      7.99%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        65850                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              11559104                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            4390912                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              140.168454                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               53.245247                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.51                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.10                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.42                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               73.58                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  82465802000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       238361760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       126688485                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      645363180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     180852120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 6509652240.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  19127246610                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  15559713120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   42387877515                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   514.005521                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  40252505000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2753660000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  39459637000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       231814380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       123212265                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      644199360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     177281640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 6509652240.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  19400453880                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  15329643840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   42416257605                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   514.349665                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  39650408750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2753660000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  40061733250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  82465802000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              52922                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        68629                       # Transaction distribution
system.membus.trans_dist::CleanEvict            46133                       # Transaction distribution
system.membus.trans_dist::ReadExReq            127697                       # Transaction distribution
system.membus.trans_dist::ReadExResp           127697                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         52922                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       476000                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 476000                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     15951872                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                15951872                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            180619                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  180619    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              180619                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  82465802000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           596506000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy          971053750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.2                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            398068                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       697218                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          325                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          101591                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           287322                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          287321                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           767                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       397301                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1859                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2052843                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2054702                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        69888                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     84045504                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               84115392                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          115211                       # Total snoops (count)
system.tol2bus.snoopTraffic                   4392256                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           800601                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000811                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.028460                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 799952     99.92%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    649      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             800601                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  82465802000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1313570500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1150999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1026935495                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
