EESchema Schematic File Version 2
LIBS:power
LIBS:device
LIBS:transistors
LIBS:conn
LIBS:linear
LIBS:regul
LIBS:74xx
LIBS:cmos4000
LIBS:adc-dac
LIBS:memory
LIBS:xilinx
LIBS:microcontrollers
LIBS:dsp
LIBS:microchip
LIBS:analog_switches
LIBS:motorola
LIBS:texas
LIBS:intel
LIBS:audio
LIBS:interface
LIBS:digital-audio
LIBS:philips
LIBS:display
LIBS:cypress
LIBS:siliconi
LIBS:opto
LIBS:atmel
LIBS:contrib
LIBS:valves
LIBS:microcontroller
LIBS:linear_regulator
LIBS:codec
LIBS:stm32fxxxz
LIBS:plug0-cache
EELAYER 25 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 1 6
Title ""
Date ""
Rev ""
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Sheet
S 6950 5350 2200 1050
U 55AF6B4A
F0 "Codec" 60
F1 "../../plugmodules/audio/codec/pcm3070.sch" 60
F2 "SDA" I L 6950 5550 60 
F3 "SCL" I L 6950 5450 60 
F4 "DOUT" I L 6950 6050 60 
F5 "DIN" I L 6950 6150 60 
F6 "WCLK" I L 6950 5950 60 
F7 "BCLK" I L 6950 5850 60 
F8 "MCLK" I L 6950 5750 60 
F9 "IN_AUDIO_Diff_P" I R 9150 5500 60 
F10 "IN_AUDIO_Diff_N" I R 9150 5650 60 
F11 "VOL" I R 9150 5800 60 
F12 "~CODEC_RESET" I R 9150 5950 60 
F13 "HPR" I R 9150 6050 60 
F14 "HPL" I R 9150 6150 60 
$EndSheet
$Sheet
S 7000 2800 1400 2150
U 55AF6B7F
F0 "DataStorage" 60
F1 "file55AF6B7E.sch" 60
$EndSheet
$Sheet
S 950  800  1700 850 
U 55AF6B8E
F0 "PowerSupply" 60
F1 "../../plugmodules/power/switchedchargepump3v3small.sch" 60
$EndSheet
$Sheet
S 3000 2250 2950 4200
U 55AF6C04
F0 "ProcessingUnit" 60
F1 "../../plugmodules/processing/stm32f446z.sch" 60
F2 "USB_P" I L 3000 2750 60 
F3 "USB_N" I L 3000 2900 60 
F4 "SDIO_CMD" I L 3000 3100 60 
F5 "SDIO_D3" I L 3000 3250 60 
F6 "SDIO_D0" I L 3000 3350 60 
F7 "SDIO_CK" I L 3000 3500 60 
F8 "SDIO_D2" I L 3000 3650 60 
F9 "SDIO_D1" I L 3000 3800 60 
F10 "FMC_A0" O L 3000 3950 60 
F11 "FMC_A1" O L 3000 4050 60 
F12 "FMC_A2" O L 3000 4200 60 
F13 "FMC_A3" O L 3000 4300 60 
F14 "FMC_A4" O L 3000 4400 60 
F15 "FMC_A5" O L 3000 4550 60 
F16 "~FMC_SDNWE" I L 3000 4750 60 
F17 "~FMC_SDNE0" I L 3000 4900 60 
F18 "FMC_SDCKE0" I R 5950 5000 60 
F19 "~FMC_SDNRAS" I R 5950 4800 60 
F20 "FMC_A6" O R 5950 4500 60 
F21 "FMC_A7" O R 5950 4350 60 
F22 "FMC_A8" O R 5950 4200 60 
F23 "FMC_A9" O R 5950 4050 60 
F24 "FMC_A10" O R 5950 3850 60 
F25 "FMC_A11" O R 5950 3750 60 
F26 "FMC_D4" B R 5950 3600 60 
F27 "FMC_D5" B R 5950 3450 60 
F28 "FMC_D6" B R 5950 3300 60 
F29 "FMC_D7" B R 5950 3200 60 
F30 "FMC_D8" B R 5950 3050 60 
F31 "FMC_D9" B R 5950 2950 60 
F32 "FMC_D10" B R 5950 2800 60 
F33 "FMC_D11" B R 5950 2650 60 
F34 "FMC_D12" B R 5950 2500 60 
F35 "FMC_D13" B L 3000 5150 60 
F36 "FMC_D14" B L 3000 5300 60 
F37 "FMC_D15" B R 5950 4650 60 
F38 "FMC_D0" B R 5950 5100 60 
F39 "FMC_D1" B L 3000 2600 60 
F40 "FMC_BA0" O L 3000 6100 60 
F41 "FMC_SDCLK" O L 3000 5450 60 
F42 "FMC_D2" B L 3000 5850 60 
F43 "FMC_D3" B L 3000 5950 60 
F44 "~FMC_SDNCAS" O L 3000 5650 60 
F45 "I2S1_WS" O R 5950 6000 60 
F46 "I2S1_CK" O R 5950 6100 60 
F47 "I2S1_SD" O R 5950 6200 60 
$EndSheet
$Sheet
S 4250 600  1500 1350
U 56EFDA95
F0 "BatteryManagement" 60
F1 "file56EFDA94.sch" 60
$EndSheet
$Comp
L JACK_2P J1
U 1 1 56F7E93E
P 1200 3250
F 0 "J1" H 850 3050 50  0000 C CNN
F 1 "JACK_2P" H 1050 3500 50  0000 C CNN
F 2 "" H 1200 3250 50  0001 C CNN
F 3 "" H 1200 3250 50  0000 C CNN
	1    1200 3250
	1    0    0    -1  
$EndComp
$EndSCHEMATC
