m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/Pablo/Desktop/TFG/ISDIGI/MicroV3Final_restored/AvalonRiscV_QSYS/testbench/AvalonRiscV_QSYS_tb/simulation
valtera_merlin_master_translator
DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
!s110 1622645843
!i10b 1
!s100 NdRk@]3fC2C@V7Rm;dQM31
IRcGN97Po]d;>`UPPo3Vo73
VDg1SIo80bB@j0V0VzS_@n1
!s105 altera_merlin_master_translator_sv_unit
S1
R0
w1622645813
8../../AvalonRiscV_QSYS_tb/simulation/submodules/altera_merlin_master_translator.sv
F../../AvalonRiscV_QSYS_tb/simulation/submodules/altera_merlin_master_translator.sv
L0 32
OV;L;10.5b;63
r1
!s85 0
31
!s108 1622645843.000000
!s107 ../../AvalonRiscV_QSYS_tb/simulation/submodules/altera_merlin_master_translator.sv|
!s90 -reportprogress|300|-sv|../../AvalonRiscV_QSYS_tb/simulation/submodules/altera_merlin_master_translator.sv|-L|altera_common_sv_packages|-work|MasterUART_avalon_master_translator|
!i113 1
o-sv -L altera_common_sv_packages -work MasterUART_avalon_master_translator
tCvgOpt 0
