/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [2:0] _02_;
  wire [8:0] _03_;
  wire [8:0] _04_;
  wire [2:0] _05_;
  wire [10:0] _06_;
  wire [36:0] _07_;
  wire [8:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [8:0] celloutsig_0_12z;
  wire [10:0] celloutsig_0_15z;
  wire [10:0] celloutsig_0_16z;
  wire [6:0] celloutsig_0_18z;
  wire celloutsig_0_20z;
  wire celloutsig_0_23z;
  wire [9:0] celloutsig_0_24z;
  wire celloutsig_0_28z;
  wire [4:0] celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [2:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [2:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [3:0] celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire [4:0] celloutsig_1_16z;
  wire [8:0] celloutsig_1_17z;
  wire [23:0] celloutsig_1_18z;
  wire [6:0] celloutsig_1_2z;
  wire [13:0] celloutsig_1_3z;
  wire [2:0] celloutsig_1_5z;
  wire [18:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_7z = !(celloutsig_1_5z[1] ? celloutsig_1_0z : celloutsig_1_3z[11]);
  assign celloutsig_0_4z = !(_00_ ? celloutsig_0_0z[8] : celloutsig_0_0z[2]);
  assign celloutsig_0_7z = !(celloutsig_0_4z ? _01_ : celloutsig_0_2z[3]);
  assign celloutsig_1_14z = ~celloutsig_1_12z[2];
  assign celloutsig_1_3z[13:1] = in_data[132:120] + { celloutsig_1_2z[6:1], 1'h0, celloutsig_1_2z[6:1] };
  assign celloutsig_1_5z = { _02_[2:1], celloutsig_1_0z } + { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_17z = { celloutsig_1_2z[2:1], _03_[6:0] } + { _04_[8:7], _02_[2:1], _04_[4], celloutsig_1_12z };
  assign celloutsig_0_5z = in_data[91:89] + _05_;
  assign celloutsig_0_15z = { celloutsig_0_12z, celloutsig_0_10z, celloutsig_0_10z } + in_data[49:39];
  assign celloutsig_0_16z = { in_data[80:76], celloutsig_0_8z, celloutsig_0_2z } + { _01_, _06_[9:3], _00_, _06_[1], celloutsig_0_9z };
  reg [4:0] _18_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _18_ <= 5'h00;
    else _18_ <= in_data[155:151];
  assign { _04_[8:7], _02_[2:1], _04_[4] } = _18_;
  reg [6:0] _19_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _19_ <= 7'h00;
    else _19_ <= celloutsig_1_3z[12:6];
  assign _03_[6:0] = _19_;
  reg [6:0] _20_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _20_ <= 7'h00;
    else _20_ <= celloutsig_1_18z[14:8];
  assign out_data[102:96] = _20_;
  reg [36:0] _21_;
  always_ff @(posedge celloutsig_1_18z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _21_ <= 37'h0000000000;
    else _21_ <= { in_data[73], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign { _07_[36:30], _01_, _06_[9:3], _00_, _06_[1], _07_[19:3], _05_ } = _21_;
  assign celloutsig_1_0z = in_data[107] & ~(in_data[189]);
  assign celloutsig_0_8z = celloutsig_0_0z[1] & ~(celloutsig_0_4z);
  assign celloutsig_0_23z = celloutsig_0_2z[3] & ~(in_data[83]);
  assign celloutsig_0_18z = { celloutsig_0_0z[7:2], celloutsig_0_7z } * celloutsig_0_15z[8:2];
  assign celloutsig_0_0z = in_data[19] ? in_data[45:37] : in_data[58:50];
  assign celloutsig_0_2z = celloutsig_0_0z[2] ? _06_[9:5] : celloutsig_0_0z[8:4];
  assign celloutsig_1_12z = celloutsig_1_7z ? celloutsig_1_2z[6:3] : in_data[170:167];
  assign celloutsig_1_16z = celloutsig_1_0z ? celloutsig_1_3z[10:6] : { celloutsig_1_2z[4:2], celloutsig_1_7z, 1'h0 };
  assign celloutsig_1_18z = celloutsig_1_6z[15] ? { in_data[153:137], _03_[6:0] } : { in_data[182], celloutsig_1_14z, celloutsig_1_16z, celloutsig_1_17z, celloutsig_1_5z, _04_[8:7], _02_[2:1], _04_[4] };
  assign celloutsig_0_10z = celloutsig_0_6z & celloutsig_0_4z;
  assign celloutsig_0_28z = | { celloutsig_0_24z[6:2], celloutsig_0_23z };
  assign celloutsig_0_32z = ^ { _07_[19:3], _05_[2:1], celloutsig_0_28z, celloutsig_0_20z };
  assign celloutsig_0_3z = in_data[25:23] ^ celloutsig_0_2z[4:2];
  assign celloutsig_0_12z = { _07_[10:3], _05_[2] } ^ { celloutsig_0_5z[1:0], celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_9z };
  assign celloutsig_0_24z = { celloutsig_0_16z[5:2], celloutsig_0_5z, celloutsig_0_5z } ^ { _07_[33:30], _01_, _06_[9:5] };
  assign celloutsig_0_31z = ~((celloutsig_0_0z[3] & celloutsig_0_23z) | celloutsig_0_24z[0]);
  assign celloutsig_0_9z = ~((celloutsig_0_5z[1] & in_data[42]) | celloutsig_0_6z);
  assign celloutsig_0_20z = ~((celloutsig_0_16z[0] & celloutsig_0_18z[6]) | celloutsig_0_7z);
  assign celloutsig_0_6z = ~((celloutsig_0_5z[2] & celloutsig_0_3z[1]) | (celloutsig_0_2z[3] & celloutsig_0_2z[3]));
  assign celloutsig_1_2z[6:1] = in_data[163:158] ^ in_data[111:106];
  assign { celloutsig_1_6z[13:11], celloutsig_1_6z[18], celloutsig_1_6z[10], celloutsig_1_6z[17:16], celloutsig_1_6z[8], celloutsig_1_6z[15], celloutsig_1_6z[7], celloutsig_1_6z[14], celloutsig_1_6z[6:3], celloutsig_1_6z[1:0] } = { celloutsig_1_3z[13:10], celloutsig_1_3z[10:8], celloutsig_1_3z[8:7], celloutsig_1_3z[7:6], celloutsig_1_3z[6:3], celloutsig_1_3z[1], in_data[119] } ^ { celloutsig_1_2z[4:2], _02_[2], celloutsig_1_2z[1], _02_[1], _04_[4], celloutsig_1_2z[6], celloutsig_1_2z[6:5], celloutsig_1_2z[5:1], celloutsig_1_0z, celloutsig_1_0z };
  assign _02_[0] = celloutsig_1_0z;
  assign _03_[8:7] = celloutsig_1_2z[2:1];
  assign { _04_[6:5], _04_[3:0] } = { _02_[2:1], celloutsig_1_12z };
  assign { _06_[10], _06_[2], _06_[0] } = { _01_, _00_, celloutsig_0_9z };
  assign { _07_[29:20], _07_[2:0] } = { _01_, _06_[9:3], _00_, _06_[1], _05_ };
  assign celloutsig_1_2z[0] = 1'h0;
  assign celloutsig_1_3z[0] = in_data[119];
  assign { celloutsig_1_6z[9], celloutsig_1_6z[2] } = { celloutsig_1_3z[9], celloutsig_1_3z[2] };
  assign { out_data[151:128], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_0_31z, celloutsig_0_32z };
endmodule
