{
  "module_name": "exynos5433.h",
  "hash_id": "d89b99e4023f9345332822782db799e66011bffa99c10035c037e1abe9ff6605",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/clock/exynos5433.h",
  "human_readable_source": " \n \n\n#ifndef _DT_BINDINGS_CLOCK_EXYNOS5433_H\n#define _DT_BINDINGS_CLOCK_EXYNOS5433_H\n\n \n#define CLK_FOUT_ISP_PLL\t\t1\n#define CLK_FOUT_AUD_PLL\t\t2\n\n#define CLK_MOUT_AUD_PLL\t\t10\n#define CLK_MOUT_ISP_PLL\t\t11\n#define CLK_MOUT_AUD_PLL_USER_T\t\t12\n#define CLK_MOUT_MPHY_PLL_USER\t\t13\n#define CLK_MOUT_MFC_PLL_USER\t\t14\n#define CLK_MOUT_BUS_PLL_USER\t\t15\n#define CLK_MOUT_ACLK_HEVC_400\t\t16\n#define CLK_MOUT_ACLK_CAM1_333\t\t17\n#define CLK_MOUT_ACLK_CAM1_552_B\t18\n#define CLK_MOUT_ACLK_CAM1_552_A\t19\n#define CLK_MOUT_ACLK_ISP_DIS_400\t20\n#define CLK_MOUT_ACLK_ISP_400\t\t21\n#define CLK_MOUT_ACLK_BUS0_400\t\t22\n#define CLK_MOUT_ACLK_MSCL_400_B\t23\n#define CLK_MOUT_ACLK_MSCL_400_A\t24\n#define CLK_MOUT_ACLK_GSCL_333\t\t25\n#define CLK_MOUT_ACLK_G2D_400_B\t\t26\n#define CLK_MOUT_ACLK_G2D_400_A\t\t27\n#define CLK_MOUT_SCLK_JPEG_C\t\t28\n#define CLK_MOUT_SCLK_JPEG_B\t\t29\n#define CLK_MOUT_SCLK_JPEG_A\t\t30\n#define CLK_MOUT_SCLK_MMC2_B\t\t31\n#define CLK_MOUT_SCLK_MMC2_A\t\t32\n#define CLK_MOUT_SCLK_MMC1_B\t\t33\n#define CLK_MOUT_SCLK_MMC1_A\t\t34\n#define CLK_MOUT_SCLK_MMC0_D\t\t35\n#define CLK_MOUT_SCLK_MMC0_C\t\t36\n#define CLK_MOUT_SCLK_MMC0_B\t\t37\n#define CLK_MOUT_SCLK_MMC0_A\t\t38\n#define CLK_MOUT_SCLK_SPI4\t\t39\n#define CLK_MOUT_SCLK_SPI3\t\t40\n#define CLK_MOUT_SCLK_UART2\t\t41\n#define CLK_MOUT_SCLK_UART1\t\t42\n#define CLK_MOUT_SCLK_UART0\t\t43\n#define CLK_MOUT_SCLK_SPI2\t\t44\n#define CLK_MOUT_SCLK_SPI1\t\t45\n#define CLK_MOUT_SCLK_SPI0\t\t46\n#define CLK_MOUT_ACLK_MFC_400_C\t\t47\n#define CLK_MOUT_ACLK_MFC_400_B\t\t48\n#define CLK_MOUT_ACLK_MFC_400_A\t\t49\n#define CLK_MOUT_SCLK_ISP_SENSOR2\t50\n#define CLK_MOUT_SCLK_ISP_SENSOR1\t51\n#define CLK_MOUT_SCLK_ISP_SENSOR0\t52\n#define CLK_MOUT_SCLK_ISP_UART\t\t53\n#define CLK_MOUT_SCLK_ISP_SPI1\t\t54\n#define CLK_MOUT_SCLK_ISP_SPI0\t\t55\n#define CLK_MOUT_SCLK_PCIE_100\t\t56\n#define CLK_MOUT_SCLK_UFSUNIPRO\t\t57\n#define CLK_MOUT_SCLK_USBHOST30\t\t58\n#define CLK_MOUT_SCLK_USBDRD30\t\t59\n#define CLK_MOUT_SCLK_SLIMBUS\t\t60\n#define CLK_MOUT_SCLK_SPDIF\t\t61\n#define CLK_MOUT_SCLK_AUDIO1\t\t62\n#define CLK_MOUT_SCLK_AUDIO0\t\t63\n#define CLK_MOUT_SCLK_HDMI_SPDIF\t64\n\n#define CLK_DIV_ACLK_FSYS_200\t\t100\n#define CLK_DIV_ACLK_IMEM_SSSX_266\t101\n#define CLK_DIV_ACLK_IMEM_200\t\t102\n#define CLK_DIV_ACLK_IMEM_266\t\t103\n#define CLK_DIV_ACLK_PERIC_66_B\t\t104\n#define CLK_DIV_ACLK_PERIC_66_A\t\t105\n#define CLK_DIV_ACLK_PERIS_66_B\t\t106\n#define CLK_DIV_ACLK_PERIS_66_A\t\t107\n#define CLK_DIV_SCLK_MMC1_B\t\t108\n#define CLK_DIV_SCLK_MMC1_A\t\t109\n#define CLK_DIV_SCLK_MMC0_B\t\t110\n#define CLK_DIV_SCLK_MMC0_A\t\t111\n#define CLK_DIV_SCLK_MMC2_B\t\t112\n#define CLK_DIV_SCLK_MMC2_A\t\t113\n#define CLK_DIV_SCLK_SPI1_B\t\t114\n#define CLK_DIV_SCLK_SPI1_A\t\t115\n#define CLK_DIV_SCLK_SPI0_B\t\t116\n#define CLK_DIV_SCLK_SPI0_A\t\t117\n#define CLK_DIV_SCLK_SPI2_B\t\t118\n#define CLK_DIV_SCLK_SPI2_A\t\t119\n#define CLK_DIV_SCLK_UART2\t\t120\n#define CLK_DIV_SCLK_UART1\t\t121\n#define CLK_DIV_SCLK_UART0\t\t122\n#define CLK_DIV_SCLK_SPI4_B\t\t123\n#define CLK_DIV_SCLK_SPI4_A\t\t124\n#define CLK_DIV_SCLK_SPI3_B\t\t125\n#define CLK_DIV_SCLK_SPI3_A\t\t126\n#define CLK_DIV_SCLK_I2S1\t\t127\n#define CLK_DIV_SCLK_PCM1\t\t128\n#define CLK_DIV_SCLK_AUDIO1\t\t129\n#define CLK_DIV_SCLK_AUDIO0\t\t130\n#define CLK_DIV_ACLK_GSCL_111\t\t131\n#define CLK_DIV_ACLK_GSCL_333\t\t132\n#define CLK_DIV_ACLK_HEVC_400\t\t133\n#define CLK_DIV_ACLK_MFC_400\t\t134\n#define CLK_DIV_ACLK_G2D_266\t\t135\n#define CLK_DIV_ACLK_G2D_400\t\t136\n#define CLK_DIV_ACLK_G3D_400\t\t137\n#define CLK_DIV_ACLK_BUS0_400\t\t138\n#define CLK_DIV_ACLK_BUS1_400\t\t139\n#define CLK_DIV_SCLK_PCIE_100\t\t140\n#define CLK_DIV_SCLK_USBHOST30\t\t141\n#define CLK_DIV_SCLK_UFSUNIPRO\t\t142\n#define CLK_DIV_SCLK_USBDRD30\t\t143\n#define CLK_DIV_SCLK_JPEG\t\t144\n#define CLK_DIV_ACLK_MSCL_400\t\t145\n#define CLK_DIV_ACLK_ISP_DIS_400\t146\n#define CLK_DIV_ACLK_ISP_400\t\t147\n#define CLK_DIV_ACLK_CAM0_333\t\t148\n#define CLK_DIV_ACLK_CAM0_400\t\t149\n#define CLK_DIV_ACLK_CAM0_552\t\t150\n#define CLK_DIV_ACLK_CAM1_333\t\t151\n#define CLK_DIV_ACLK_CAM1_400\t\t152\n#define CLK_DIV_ACLK_CAM1_552\t\t153\n#define CLK_DIV_SCLK_ISP_UART\t\t154\n#define CLK_DIV_SCLK_ISP_SPI1_B\t\t155\n#define CLK_DIV_SCLK_ISP_SPI1_A\t\t156\n#define CLK_DIV_SCLK_ISP_SPI0_B\t\t157\n#define CLK_DIV_SCLK_ISP_SPI0_A\t\t158\n#define CLK_DIV_SCLK_ISP_SENSOR2_B\t159\n#define CLK_DIV_SCLK_ISP_SENSOR2_A\t160\n#define CLK_DIV_SCLK_ISP_SENSOR1_B\t161\n#define CLK_DIV_SCLK_ISP_SENSOR1_A\t162\n#define CLK_DIV_SCLK_ISP_SENSOR0_B\t163\n#define CLK_DIV_SCLK_ISP_SENSOR0_A\t164\n\n#define CLK_ACLK_PERIC_66\t\t200\n#define CLK_ACLK_PERIS_66\t\t201\n#define CLK_ACLK_FSYS_200\t\t202\n#define CLK_SCLK_MMC2_FSYS\t\t203\n#define CLK_SCLK_MMC1_FSYS\t\t204\n#define CLK_SCLK_MMC0_FSYS\t\t205\n#define CLK_SCLK_SPI4_PERIC\t\t206\n#define CLK_SCLK_SPI3_PERIC\t\t207\n#define CLK_SCLK_UART2_PERIC\t\t208\n#define CLK_SCLK_UART1_PERIC\t\t209\n#define CLK_SCLK_UART0_PERIC\t\t210\n#define CLK_SCLK_SPI2_PERIC\t\t211\n#define CLK_SCLK_SPI1_PERIC\t\t212\n#define CLK_SCLK_SPI0_PERIC\t\t213\n#define CLK_SCLK_SPDIF_PERIC\t\t214\n#define CLK_SCLK_I2S1_PERIC\t\t215\n#define CLK_SCLK_PCM1_PERIC\t\t216\n#define CLK_SCLK_SLIMBUS\t\t217\n#define CLK_SCLK_AUDIO1\t\t\t218\n#define CLK_SCLK_AUDIO0\t\t\t219\n#define CLK_ACLK_G2D_266\t\t220\n#define CLK_ACLK_G2D_400\t\t221\n#define CLK_ACLK_G3D_400\t\t222\n#define CLK_ACLK_IMEM_SSSX_266\t\t223\n#define CLK_ACLK_BUS0_400\t\t224\n#define CLK_ACLK_BUS1_400\t\t225\n#define CLK_ACLK_IMEM_200\t\t226\n#define CLK_ACLK_IMEM_266\t\t227\n#define CLK_SCLK_PCIE_100_FSYS\t\t228\n#define CLK_SCLK_UFSUNIPRO_FSYS\t\t229\n#define CLK_SCLK_USBHOST30_FSYS\t\t230\n#define CLK_SCLK_USBDRD30_FSYS\t\t231\n#define CLK_ACLK_GSCL_111\t\t232\n#define CLK_ACLK_GSCL_333\t\t233\n#define CLK_SCLK_JPEG_MSCL\t\t234\n#define CLK_ACLK_MSCL_400\t\t235\n#define CLK_ACLK_MFC_400\t\t236\n#define CLK_ACLK_HEVC_400\t\t237\n#define CLK_ACLK_ISP_DIS_400\t\t238\n#define CLK_ACLK_ISP_400\t\t239\n#define CLK_ACLK_CAM0_333\t\t240\n#define CLK_ACLK_CAM0_400\t\t241\n#define CLK_ACLK_CAM0_552\t\t242\n#define CLK_ACLK_CAM1_333\t\t243\n#define CLK_ACLK_CAM1_400\t\t244\n#define CLK_ACLK_CAM1_552\t\t245\n#define CLK_SCLK_ISP_SENSOR2\t\t246\n#define CLK_SCLK_ISP_SENSOR1\t\t247\n#define CLK_SCLK_ISP_SENSOR0\t\t248\n#define CLK_SCLK_ISP_MCTADC_CAM1\t249\n#define CLK_SCLK_ISP_UART_CAM1\t\t250\n#define CLK_SCLK_ISP_SPI1_CAM1\t\t251\n#define CLK_SCLK_ISP_SPI0_CAM1\t\t252\n#define CLK_SCLK_HDMI_SPDIF_DISP\t253\n\n \n#define CLK_FOUT_MPHY_PLL\t\t1\n\n#define CLK_MOUT_MPHY_PLL\t\t2\n\n#define CLK_DIV_SCLK_MPHY\t\t10\n\n#define CLK_SCLK_MPHY_PLL\t\t11\n#define CLK_SCLK_UFS_MPHY\t\t11\n\n \n#define CLK_FOUT_MEM0_PLL\t\t1\n#define CLK_FOUT_MEM1_PLL\t\t2\n#define CLK_FOUT_BUS_PLL\t\t3\n#define CLK_FOUT_MFC_PLL\t\t4\n#define CLK_DOUT_MFC_PLL\t\t5\n#define CLK_DOUT_BUS_PLL\t\t6\n#define CLK_DOUT_MEM1_PLL\t\t7\n#define CLK_DOUT_MEM0_PLL\t\t8\n\n#define CLK_MOUT_MFC_PLL_DIV2\t\t10\n#define CLK_MOUT_BUS_PLL_DIV2\t\t11\n#define CLK_MOUT_MEM1_PLL_DIV2\t\t12\n#define CLK_MOUT_MEM0_PLL_DIV2\t\t13\n#define CLK_MOUT_MFC_PLL\t\t14\n#define CLK_MOUT_BUS_PLL\t\t15\n#define CLK_MOUT_MEM1_PLL\t\t16\n#define CLK_MOUT_MEM0_PLL\t\t17\n#define CLK_MOUT_CLK2X_PHY_C\t\t18\n#define CLK_MOUT_CLK2X_PHY_B\t\t19\n#define CLK_MOUT_CLK2X_PHY_A\t\t20\n#define CLK_MOUT_CLKM_PHY_C\t\t21\n#define CLK_MOUT_CLKM_PHY_B\t\t22\n#define CLK_MOUT_CLKM_PHY_A\t\t23\n#define CLK_MOUT_ACLK_MIFNM_200\t\t24\n#define CLK_MOUT_ACLK_MIFNM_400\t\t25\n#define CLK_MOUT_ACLK_DISP_333_B\t26\n#define CLK_MOUT_ACLK_DISP_333_A\t27\n#define CLK_MOUT_SCLK_DECON_VCLK_C\t28\n#define CLK_MOUT_SCLK_DECON_VCLK_B\t29\n#define CLK_MOUT_SCLK_DECON_VCLK_A\t30\n#define CLK_MOUT_SCLK_DECON_ECLK_C\t31\n#define CLK_MOUT_SCLK_DECON_ECLK_B\t32\n#define CLK_MOUT_SCLK_DECON_ECLK_A\t33\n#define CLK_MOUT_SCLK_DECON_TV_ECLK_C\t34\n#define CLK_MOUT_SCLK_DECON_TV_ECLK_B\t35\n#define CLK_MOUT_SCLK_DECON_TV_ECLK_A\t36\n#define CLK_MOUT_SCLK_DSD_C\t\t37\n#define CLK_MOUT_SCLK_DSD_B\t\t38\n#define CLK_MOUT_SCLK_DSD_A\t\t39\n#define CLK_MOUT_SCLK_DSIM0_C\t\t40\n#define CLK_MOUT_SCLK_DSIM0_B\t\t41\n#define CLK_MOUT_SCLK_DSIM0_A\t\t42\n#define CLK_MOUT_SCLK_DECON_TV_VCLK_C\t46\n#define CLK_MOUT_SCLK_DECON_TV_VCLK_B\t47\n#define CLK_MOUT_SCLK_DECON_TV_VCLK_A\t48\n#define CLK_MOUT_SCLK_DSIM1_C\t\t49\n#define CLK_MOUT_SCLK_DSIM1_B\t\t50\n#define CLK_MOUT_SCLK_DSIM1_A\t\t51\n\n#define CLK_DIV_SCLK_HPM_MIF\t\t55\n#define CLK_DIV_ACLK_DREX1\t\t56\n#define CLK_DIV_ACLK_DREX0\t\t57\n#define CLK_DIV_CLK2XPHY\t\t58\n#define CLK_DIV_ACLK_MIF_266\t\t59\n#define CLK_DIV_ACLK_MIFND_133\t\t60\n#define CLK_DIV_ACLK_MIF_133\t\t61\n#define CLK_DIV_ACLK_MIFNM_200\t\t62\n#define CLK_DIV_ACLK_MIF_200\t\t63\n#define CLK_DIV_ACLK_MIF_400\t\t64\n#define CLK_DIV_ACLK_BUS2_400\t\t65\n#define CLK_DIV_ACLK_DISP_333\t\t66\n#define CLK_DIV_ACLK_CPIF_200\t\t67\n#define CLK_DIV_SCLK_DSIM1\t\t68\n#define CLK_DIV_SCLK_DECON_TV_VCLK\t69\n#define CLK_DIV_SCLK_DSIM0\t\t70\n#define CLK_DIV_SCLK_DSD\t\t71\n#define CLK_DIV_SCLK_DECON_TV_ECLK\t72\n#define CLK_DIV_SCLK_DECON_VCLK\t\t73\n#define CLK_DIV_SCLK_DECON_ECLK\t\t74\n#define CLK_DIV_MIF_PRE\t\t\t75\n\n#define CLK_CLK2X_PHY1\t\t\t80\n#define CLK_CLK2X_PHY0\t\t\t81\n#define CLK_CLKM_PHY1\t\t\t82\n#define CLK_CLKM_PHY0\t\t\t83\n#define CLK_RCLK_DREX1\t\t\t84\n#define CLK_RCLK_DREX0\t\t\t85\n#define CLK_ACLK_DREX1_TZ\t\t86\n#define CLK_ACLK_DREX0_TZ\t\t87\n#define CLK_ACLK_DREX1_PEREV\t\t88\n#define CLK_ACLK_DREX0_PEREV\t\t89\n#define CLK_ACLK_DREX1_MEMIF\t\t90\n#define CLK_ACLK_DREX0_MEMIF\t\t91\n#define CLK_ACLK_DREX1_SCH\t\t92\n#define CLK_ACLK_DREX0_SCH\t\t93\n#define CLK_ACLK_DREX1_BUSIF\t\t94\n#define CLK_ACLK_DREX0_BUSIF\t\t95\n#define CLK_ACLK_DREX1_BUSIF_RD\t\t96\n#define CLK_ACLK_DREX0_BUSIF_RD\t\t97\n#define CLK_ACLK_DREX1\t\t\t98\n#define CLK_ACLK_DREX0\t\t\t99\n#define CLK_ACLK_ASYNCAXIM_ATLAS_CCIX\t100\n#define CLK_ACLK_ASYNCAXIS_ATLAS_MIF\t101\n#define CLK_ACLK_ASYNCAXIM_ATLAS_MIF\t102\n#define CLK_ACLK_ASYNCAXIS_MIF_IMEM\t103\n#define CLK_ACLK_ASYNCAXIS_NOC_P_CCI\t104\n#define CLK_ACLK_ASYNCAXIM_NOC_P_CCI\t105\n#define CLK_ACLK_ASYNCAXIS_CP1\t\t106\n#define CLK_ACLK_ASYNCAXIM_CP1\t\t107\n#define CLK_ACLK_ASYNCAXIS_CP0\t\t108\n#define CLK_ACLK_ASYNCAXIM_CP0\t\t109\n#define CLK_ACLK_ASYNCAXIS_DREX1_3\t110\n#define CLK_ACLK_ASYNCAXIM_DREX1_3\t111\n#define CLK_ACLK_ASYNCAXIS_DREX1_1\t112\n#define CLK_ACLK_ASYNCAXIM_DREX1_1\t113\n#define CLK_ACLK_ASYNCAXIS_DREX1_0\t114\n#define CLK_ACLK_ASYNCAXIM_DREX1_0\t115\n#define CLK_ACLK_ASYNCAXIS_DREX0_3\t116\n#define CLK_ACLK_ASYNCAXIM_DREX0_3\t117\n#define CLK_ACLK_ASYNCAXIS_DREX0_1\t118\n#define CLK_ACLK_ASYNCAXIM_DREX0_1\t119\n#define CLK_ACLK_ASYNCAXIS_DREX0_0\t120\n#define CLK_ACLK_ASYNCAXIM_DREX0_0\t121\n#define CLK_ACLK_AHB2APB_MIF2P\t\t122\n#define CLK_ACLK_AHB2APB_MIF1P\t\t123\n#define CLK_ACLK_AHB2APB_MIF0P\t\t124\n#define CLK_ACLK_IXIU_CCI\t\t125\n#define CLK_ACLK_XIU_MIFSFRX\t\t126\n#define CLK_ACLK_MIFNP_133\t\t127\n#define CLK_ACLK_MIFNM_200\t\t128\n#define CLK_ACLK_MIFND_133\t\t129\n#define CLK_ACLK_MIFND_400\t\t130\n#define CLK_ACLK_CCI\t\t\t131\n#define CLK_ACLK_MIFND_266\t\t132\n#define CLK_ACLK_PPMU_DREX1S3\t\t133\n#define CLK_ACLK_PPMU_DREX1S1\t\t134\n#define CLK_ACLK_PPMU_DREX1S0\t\t135\n#define CLK_ACLK_PPMU_DREX0S3\t\t136\n#define CLK_ACLK_PPMU_DREX0S1\t\t137\n#define CLK_ACLK_PPMU_DREX0S0\t\t138\n#define CLK_ACLK_BTS_APOLLO\t\t139\n#define CLK_ACLK_BTS_ATLAS\t\t140\n#define CLK_ACLK_ACE_SEL_APOLL\t\t141\n#define CLK_ACLK_ACE_SEL_ATLAS\t\t142\n#define CLK_ACLK_AXIDS_CCI_MIFSFRX\t143\n#define CLK_ACLK_AXIUS_ATLAS_CCI\t144\n#define CLK_ACLK_AXISYNCDNS_CCI\t\t145\n#define CLK_ACLK_AXISYNCDN_CCI\t\t146\n#define CLK_ACLK_AXISYNCDN_NOC_D\t147\n#define CLK_ACLK_ASYNCACEM_APOLLO_CCI\t148\n#define CLK_ACLK_ASYNCACEM_ATLAS_CCI\t149\n#define CLK_ACLK_ASYNCAPBS_MIF_CSSYS\t150\n#define CLK_ACLK_BUS2_400\t\t151\n#define CLK_ACLK_DISP_333\t\t152\n#define CLK_ACLK_CPIF_200\t\t153\n#define CLK_PCLK_PPMU_DREX1S3\t\t154\n#define CLK_PCLK_PPMU_DREX1S1\t\t155\n#define CLK_PCLK_PPMU_DREX1S0\t\t156\n#define CLK_PCLK_PPMU_DREX0S3\t\t157\n#define CLK_PCLK_PPMU_DREX0S1\t\t158\n#define CLK_PCLK_PPMU_DREX0S0\t\t159\n#define CLK_PCLK_BTS_APOLLO\t\t160\n#define CLK_PCLK_BTS_ATLAS\t\t161\n#define CLK_PCLK_ASYNCAXI_NOC_P_CCI\t162\n#define CLK_PCLK_ASYNCAXI_CP1\t\t163\n#define CLK_PCLK_ASYNCAXI_CP0\t\t164\n#define CLK_PCLK_ASYNCAXI_DREX1_3\t165\n#define CLK_PCLK_ASYNCAXI_DREX1_1\t166\n#define CLK_PCLK_ASYNCAXI_DREX1_0\t167\n#define CLK_PCLK_ASYNCAXI_DREX0_3\t168\n#define CLK_PCLK_ASYNCAXI_DREX0_1\t169\n#define CLK_PCLK_ASYNCAXI_DREX0_0\t170\n#define CLK_PCLK_MIFSRVND_133\t\t171\n#define CLK_PCLK_PMU_MIF\t\t172\n#define CLK_PCLK_SYSREG_MIF\t\t173\n#define CLK_PCLK_GPIO_ALIVE\t\t174\n#define CLK_PCLK_ABB\t\t\t175\n#define CLK_PCLK_PMU_APBIF\t\t176\n#define CLK_PCLK_DDR_PHY1\t\t177\n#define CLK_PCLK_DREX1\t\t\t178\n#define CLK_PCLK_DDR_PHY0\t\t179\n#define CLK_PCLK_DREX0\t\t\t180\n#define CLK_PCLK_DREX0_TZ\t\t181\n#define CLK_PCLK_DREX1_TZ\t\t182\n#define CLK_PCLK_MONOTONIC_CNT\t\t183\n#define CLK_PCLK_RTC\t\t\t184\n#define CLK_SCLK_DSIM1_DISP\t\t185\n#define CLK_SCLK_DECON_TV_VCLK_DISP\t186\n#define CLK_SCLK_FREQ_DET_BUS_PLL\t187\n#define CLK_SCLK_FREQ_DET_MFC_PLL\t188\n#define CLK_SCLK_FREQ_DET_MEM0_PLL\t189\n#define CLK_SCLK_FREQ_DET_MEM1_PLL\t190\n#define CLK_SCLK_DSIM0_DISP\t\t191\n#define CLK_SCLK_DSD_DISP\t\t192\n#define CLK_SCLK_DECON_TV_ECLK_DISP\t193\n#define CLK_SCLK_DECON_VCLK_DISP\t194\n#define CLK_SCLK_DECON_ECLK_DISP\t195\n#define CLK_SCLK_HPM_MIF\t\t196\n#define CLK_SCLK_MFC_PLL\t\t197\n#define CLK_SCLK_BUS_PLL\t\t198\n#define CLK_SCLK_BUS_PLL_APOLLO\t\t199\n#define CLK_SCLK_BUS_PLL_ATLAS\t\t200\n\n \n#define CLK_PCLK_SPI2\t\t\t1\n#define CLK_PCLK_SPI1\t\t\t2\n#define CLK_PCLK_SPI0\t\t\t3\n#define CLK_PCLK_UART2\t\t\t4\n#define CLK_PCLK_UART1\t\t\t5\n#define CLK_PCLK_UART0\t\t\t6\n#define CLK_PCLK_HSI2C3\t\t\t7\n#define CLK_PCLK_HSI2C2\t\t\t8\n#define CLK_PCLK_HSI2C1\t\t\t9\n#define CLK_PCLK_HSI2C0\t\t\t10\n#define CLK_PCLK_I2C7\t\t\t11\n#define CLK_PCLK_I2C6\t\t\t12\n#define CLK_PCLK_I2C5\t\t\t13\n#define CLK_PCLK_I2C4\t\t\t14\n#define CLK_PCLK_I2C3\t\t\t15\n#define CLK_PCLK_I2C2\t\t\t16\n#define CLK_PCLK_I2C1\t\t\t17\n#define CLK_PCLK_I2C0\t\t\t18\n#define CLK_PCLK_SPI4\t\t\t19\n#define CLK_PCLK_SPI3\t\t\t20\n#define CLK_PCLK_HSI2C11\t\t21\n#define CLK_PCLK_HSI2C10\t\t22\n#define CLK_PCLK_HSI2C9\t\t\t23\n#define CLK_PCLK_HSI2C8\t\t\t24\n#define CLK_PCLK_HSI2C7\t\t\t25\n#define CLK_PCLK_HSI2C6\t\t\t26\n#define CLK_PCLK_HSI2C5\t\t\t27\n#define CLK_PCLK_HSI2C4\t\t\t28\n#define CLK_SCLK_SPI4\t\t\t29\n#define CLK_SCLK_SPI3\t\t\t30\n#define CLK_SCLK_SPI2\t\t\t31\n#define CLK_SCLK_SPI1\t\t\t32\n#define CLK_SCLK_SPI0\t\t\t33\n#define CLK_SCLK_UART2\t\t\t34\n#define CLK_SCLK_UART1\t\t\t35\n#define CLK_SCLK_UART0\t\t\t36\n#define CLK_ACLK_AHB2APB_PERIC2P\t37\n#define CLK_ACLK_AHB2APB_PERIC1P\t38\n#define CLK_ACLK_AHB2APB_PERIC0P\t39\n#define CLK_ACLK_PERICNP_66\t\t40\n#define CLK_PCLK_SCI\t\t\t41\n#define CLK_PCLK_GPIO_FINGER\t\t42\n#define CLK_PCLK_GPIO_ESE\t\t43\n#define CLK_PCLK_PWM\t\t\t44\n#define CLK_PCLK_SPDIF\t\t\t45\n#define CLK_PCLK_PCM1\t\t\t46\n#define CLK_PCLK_I2S1\t\t\t47\n#define CLK_PCLK_ADCIF\t\t\t48\n#define CLK_PCLK_GPIO_TOUCH\t\t49\n#define CLK_PCLK_GPIO_NFC\t\t50\n#define CLK_PCLK_GPIO_PERIC\t\t51\n#define CLK_PCLK_PMU_PERIC\t\t52\n#define CLK_PCLK_SYSREG_PERIC\t\t53\n#define CLK_SCLK_IOCLK_SPI4\t\t54\n#define CLK_SCLK_IOCLK_SPI3\t\t55\n#define CLK_SCLK_SCI\t\t\t56\n#define CLK_SCLK_SC_IN\t\t\t57\n#define CLK_SCLK_PWM\t\t\t58\n#define CLK_SCLK_IOCLK_SPI2\t\t59\n#define CLK_SCLK_IOCLK_SPI1\t\t60\n#define CLK_SCLK_IOCLK_SPI0\t\t61\n#define CLK_SCLK_IOCLK_I2S1_BCLK\t62\n#define CLK_SCLK_SPDIF\t\t\t63\n#define CLK_SCLK_PCM1\t\t\t64\n#define CLK_SCLK_I2S1\t\t\t65\n\n#define CLK_DIV_SCLK_SCI\t\t70\n#define CLK_DIV_SCLK_SC_IN\t\t71\n\n \n#define CLK_PCLK_HPM_APBIF\t\t1\n#define CLK_PCLK_TMU1_APBIF\t\t2\n#define CLK_PCLK_TMU0_APBIF\t\t3\n#define CLK_PCLK_PMU_PERIS\t\t4\n#define CLK_PCLK_SYSREG_PERIS\t\t5\n#define CLK_PCLK_CMU_TOP_APBIF\t\t6\n#define CLK_PCLK_WDT_APOLLO\t\t7\n#define CLK_PCLK_WDT_ATLAS\t\t8\n#define CLK_PCLK_MCT\t\t\t9\n#define CLK_PCLK_HDMI_CEC\t\t10\n#define CLK_ACLK_AHB2APB_PERIS1P\t11\n#define CLK_ACLK_AHB2APB_PERIS0P\t12\n#define CLK_ACLK_PERISNP_66\t\t13\n#define CLK_PCLK_TZPC12\t\t\t14\n#define CLK_PCLK_TZPC11\t\t\t15\n#define CLK_PCLK_TZPC10\t\t\t16\n#define CLK_PCLK_TZPC9\t\t\t17\n#define CLK_PCLK_TZPC8\t\t\t18\n#define CLK_PCLK_TZPC7\t\t\t19\n#define CLK_PCLK_TZPC6\t\t\t20\n#define CLK_PCLK_TZPC5\t\t\t21\n#define CLK_PCLK_TZPC4\t\t\t22\n#define CLK_PCLK_TZPC3\t\t\t23\n#define CLK_PCLK_TZPC2\t\t\t24\n#define CLK_PCLK_TZPC1\t\t\t25\n#define CLK_PCLK_TZPC0\t\t\t26\n#define CLK_PCLK_SECKEY_APBIF\t\t27\n#define CLK_PCLK_CHIPID_APBIF\t\t28\n#define CLK_PCLK_TOPRTC\t\t\t29\n#define CLK_PCLK_CUSTOM_EFUSE_APBIF\t30\n#define CLK_PCLK_ANTIRBK_CNT_APBIF\t31\n#define CLK_PCLK_OTP_CON_APBIF\t\t32\n#define CLK_SCLK_ASV_TB\t\t\t33\n#define CLK_SCLK_TMU1\t\t\t34\n#define CLK_SCLK_TMU0\t\t\t35\n#define CLK_SCLK_SECKEY\t\t\t36\n#define CLK_SCLK_CHIPID\t\t\t37\n#define CLK_SCLK_TOPRTC\t\t\t38\n#define CLK_SCLK_CUSTOM_EFUSE\t\t39\n#define CLK_SCLK_ANTIRBK_CNT\t\t40\n#define CLK_SCLK_OTP_CON\t\t41\n\n \n#define CLK_MOUT_ACLK_FSYS_200_USER\t1\n#define CLK_MOUT_SCLK_MMC2_USER\t\t2\n#define CLK_MOUT_SCLK_MMC1_USER\t\t3\n#define CLK_MOUT_SCLK_MMC0_USER\t\t4\n#define CLK_MOUT_SCLK_UFS_MPHY_USER\t5\n#define CLK_MOUT_SCLK_PCIE_100_USER\t6\n#define CLK_MOUT_SCLK_UFSUNIPRO_USER\t7\n#define CLK_MOUT_SCLK_USBHOST30_USER\t8\n#define CLK_MOUT_SCLK_USBDRD30_USER\t9\n#define CLK_MOUT_PHYCLK_USBHOST30_UHOST30_PIPE_PCLK_USER\t10\n#define CLK_MOUT_PHYCLK_USBHOST30_UHOST30_PHYCLOCK_USER\t\t11\n#define CLK_MOUT_PHYCLK_USBHOST20_PHY_HSIC1_USER\t\t12\n#define CLK_MOUT_PHYCLK_USBHOST20_PHY_CLK48MOHCI_USER\t\t13\n#define CLK_MOUT_PHYCLK_USBHOST20_PHY_PHYCLOCK_USER\t\t14\n#define CLK_MOUT_PHYCLK_USBHOST20_PHY_PHY_FREECLK_USER\t\t15\n#define CLK_MOUT_PHYCLK_USBDRD30_UDRD30_PIPE_PCLK_USER\t\t16\n#define CLK_MOUT_PHYCLK_USBDRD30_UDRD30_PHYCLOCK_USER\t\t17\n#define CLK_MOUT_PHYCLK_UFS_RX1_SYMBOL_USER\t\t\t18\n#define CLK_MOUT_PHYCLK_UFS_RX0_SYMBOL_USER\t\t\t19\n#define CLK_MOUT_PHYCLK_UFS_TX1_SYMBOL_USER\t\t\t20\n#define CLK_MOUT_PHYCLK_UFS_TX0_SYMBOL_USER\t\t\t21\n#define CLK_MOUT_PHYCLK_LLI_MPHY_TO_UFS_USER\t\t\t22\n#define CLK_MOUT_SCLK_MPHY\t\t\t\t\t23\n\n#define CLK_PHYCLK_USBDRD30_UDRD30_PHYCLOCK_PHY\t\t\t25\n#define CLK_PHYCLK_USBDRD30_UDRD30_PIPE_PCLK_PHY\t\t26\n#define CLK_PHYCLK_USBHOST30_UHOST30_PHYCLOCK_PHY\t\t27\n#define CLK_PHYCLK_USBHOST30_UHOST30_PIPE_PCLK_PHY\t\t28\n#define CLK_PHYCLK_USBHOST20_PHY_FREECLK_PHY\t\t\t29\n#define CLK_PHYCLK_USBHOST20_PHY_PHYCLOCK_PHY\t\t\t30\n#define CLK_PHYCLK_USBHOST20_PHY_CLK48MOHCI_PHY\t\t\t31\n#define CLK_PHYCLK_USBHOST20_PHY_HSIC1_PHY\t\t\t32\n#define CLK_PHYCLK_UFS_TX0_SYMBOL_PHY\t\t\t\t33\n#define CLK_PHYCLK_UFS_RX0_SYMBOL_PHY\t\t\t\t34\n#define CLK_PHYCLK_UFS_TX1_SYMBOL_PHY\t\t\t\t35\n#define CLK_PHYCLK_UFS_RX1_SYMBOL_PHY\t\t\t\t36\n#define CLK_PHYCLK_LLI_MPHY_TO_UFS_PHY\t\t\t\t37\n\n#define CLK_ACLK_PCIE\t\t\t50\n#define CLK_ACLK_PDMA1\t\t\t51\n#define CLK_ACLK_TSI\t\t\t52\n#define CLK_ACLK_MMC2\t\t\t53\n#define CLK_ACLK_MMC1\t\t\t54\n#define CLK_ACLK_MMC0\t\t\t55\n#define CLK_ACLK_UFS\t\t\t56\n#define CLK_ACLK_USBHOST20\t\t57\n#define CLK_ACLK_USBHOST30\t\t58\n#define CLK_ACLK_USBDRD30\t\t59\n#define CLK_ACLK_PDMA0\t\t\t60\n#define CLK_SCLK_MMC2\t\t\t61\n#define CLK_SCLK_MMC1\t\t\t62\n#define CLK_SCLK_MMC0\t\t\t63\n#define CLK_PDMA1\t\t\t64\n#define CLK_PDMA0\t\t\t65\n#define CLK_ACLK_XIU_FSYSPX\t\t66\n#define CLK_ACLK_AHB_USBLINKH1\t\t67\n#define CLK_ACLK_SMMU_PDMA1\t\t68\n#define CLK_ACLK_BTS_PCIE\t\t69\n#define CLK_ACLK_AXIUS_PDMA1\t\t70\n#define CLK_ACLK_SMMU_PDMA0\t\t71\n#define CLK_ACLK_BTS_UFS\t\t72\n#define CLK_ACLK_BTS_USBHOST30\t\t73\n#define CLK_ACLK_BTS_USBDRD30\t\t74\n#define CLK_ACLK_AXIUS_PDMA0\t\t75\n#define CLK_ACLK_AXIUS_USBHS\t\t76\n#define CLK_ACLK_AXIUS_FSYSSX\t\t77\n#define CLK_ACLK_AHB2APB_FSYSP\t\t78\n#define CLK_ACLK_AHB2AXI_USBHS\t\t79\n#define CLK_ACLK_AHB_USBLINKH0\t\t80\n#define CLK_ACLK_AHB_USBHS\t\t81\n#define CLK_ACLK_AHB_FSYSH\t\t82\n#define CLK_ACLK_XIU_FSYSX\t\t83\n#define CLK_ACLK_XIU_FSYSSX\t\t84\n#define CLK_ACLK_FSYSNP_200\t\t85\n#define CLK_ACLK_FSYSND_200\t\t86\n#define CLK_PCLK_PCIE_CTRL\t\t87\n#define CLK_PCLK_SMMU_PDMA1\t\t88\n#define CLK_PCLK_PCIE_PHY\t\t89\n#define CLK_PCLK_BTS_PCIE\t\t90\n#define CLK_PCLK_SMMU_PDMA0\t\t91\n#define CLK_PCLK_BTS_UFS\t\t92\n#define CLK_PCLK_BTS_USBHOST30\t\t93\n#define CLK_PCLK_BTS_USBDRD30\t\t94\n#define CLK_PCLK_GPIO_FSYS\t\t95\n#define CLK_PCLK_PMU_FSYS\t\t96\n#define CLK_PCLK_SYSREG_FSYS\t\t97\n#define CLK_SCLK_PCIE_100\t\t98\n#define CLK_PHYCLK_USBHOST30_UHOST30_PIPE_PCLK\t99\n#define CLK_PHYCLK_USBHOST30_UHOST30_PHYCLOCK\t100\n#define CLK_PHYCLK_UFS_RX1_SYMBOL\t\t101\n#define CLK_PHYCLK_UFS_RX0_SYMBOL\t\t102\n#define CLK_PHYCLK_UFS_TX1_SYMBOL\t\t103\n#define CLK_PHYCLK_UFS_TX0_SYMBOL\t\t104\n#define CLK_PHYCLK_USBHOST20_PHY_HSIC1\t\t105\n#define CLK_PHYCLK_USBHOST20_PHY_CLK48MOHCI\t106\n#define CLK_PHYCLK_USBHOST20_PHY_PHYCLOCK\t107\n#define CLK_PHYCLK_USBHOST20_PHY_FREECLK\t108\n#define CLK_PHYCLK_USBDRD30_UDRD30_PIPE_PCLK\t109\n#define CLK_PHYCLK_USBDRD30_UDRD30_PHYCLOCK\t110\n#define CLK_SCLK_MPHY\t\t\t111\n#define CLK_SCLK_UFSUNIPRO\t\t112\n#define CLK_SCLK_USBHOST30\t\t113\n#define CLK_SCLK_USBDRD30\t\t114\n#define CLK_PCIE\t\t\t115\n\n \n#define CLK_MUX_ACLK_G2D_266_USER\t1\n#define CLK_MUX_ACLK_G2D_400_USER\t2\n\n#define CLK_DIV_PCLK_G2D\t\t3\n\n#define CLK_ACLK_SMMU_MDMA1\t\t4\n#define CLK_ACLK_BTS_MDMA1\t\t5\n#define CLK_ACLK_BTS_G2D\t\t6\n#define CLK_ACLK_ALB_G2D\t\t7\n#define CLK_ACLK_AXIUS_G2DX\t\t8\n#define CLK_ACLK_ASYNCAXI_SYSX\t\t9\n#define CLK_ACLK_AHB2APB_G2D1P\t\t10\n#define CLK_ACLK_AHB2APB_G2D0P\t\t11\n#define CLK_ACLK_XIU_G2DX\t\t12\n#define CLK_ACLK_G2DNP_133\t\t13\n#define CLK_ACLK_G2DND_400\t\t14\n#define CLK_ACLK_MDMA1\t\t\t15\n#define CLK_ACLK_G2D\t\t\t16\n#define CLK_ACLK_SMMU_G2D\t\t17\n#define CLK_PCLK_SMMU_MDMA1\t\t18\n#define CLK_PCLK_BTS_MDMA1\t\t19\n#define CLK_PCLK_BTS_G2D\t\t20\n#define CLK_PCLK_ALB_G2D\t\t21\n#define CLK_PCLK_ASYNCAXI_SYSX\t\t22\n#define CLK_PCLK_PMU_G2D\t\t23\n#define CLK_PCLK_SYSREG_G2D\t\t24\n#define CLK_PCLK_G2D\t\t\t25\n#define CLK_PCLK_SMMU_G2D\t\t26\n\n \n#define CLK_FOUT_DISP_PLL\t\t\t\t1\n\n#define CLK_MOUT_DISP_PLL\t\t\t\t2\n#define CLK_MOUT_SCLK_DSIM1_USER\t\t\t3\n#define CLK_MOUT_SCLK_DSIM0_USER\t\t\t4\n#define CLK_MOUT_SCLK_DSD_USER\t\t\t\t5\n#define CLK_MOUT_SCLK_DECON_TV_ECLK_USER\t\t6\n#define CLK_MOUT_SCLK_DECON_VCLK_USER\t\t\t7\n#define CLK_MOUT_SCLK_DECON_ECLK_USER\t\t\t8\n#define CLK_MOUT_SCLK_DECON_TV_VCLK_USER\t\t9\n#define CLK_MOUT_ACLK_DISP_333_USER\t\t\t10\n#define CLK_MOUT_PHYCLK_MIPIDPHY1_BITCLKDIV8_USER\t11\n#define CLK_MOUT_PHYCLK_MIPIDPHY1_RXCLKESC0_USER\t12\n#define CLK_MOUT_PHYCLK_MIPIDPHY0_BITCLKDIV8_USER\t13\n#define CLK_MOUT_PHYCLK_MIPIDPHY0_RXCLKESC0_USER\t14\n#define CLK_MOUT_PHYCLK_HDMIPHY_TMDS_CLKO_USER\t\t15\n#define CLK_MOUT_PHYCLK_HDMIPHY_PIXEL_CLKO_USER\t\t16\n#define CLK_MOUT_SCLK_DSIM0\t\t\t\t17\n#define CLK_MOUT_SCLK_DECON_TV_ECLK\t\t\t18\n#define CLK_MOUT_SCLK_DECON_VCLK\t\t\t19\n#define CLK_MOUT_SCLK_DECON_ECLK\t\t\t20\n#define CLK_MOUT_SCLK_DSIM1_B_DISP\t\t\t21\n#define CLK_MOUT_SCLK_DSIM1_A_DISP\t\t\t22\n#define CLK_MOUT_SCLK_DECON_TV_VCLK_C_DISP\t\t23\n#define CLK_MOUT_SCLK_DECON_TV_VCLK_B_DISP\t\t24\n#define CLK_MOUT_SCLK_DECON_TV_VCLK_A_DISP\t\t25\n\n#define CLK_DIV_SCLK_DSIM1_DISP\t\t\t\t30\n#define CLK_DIV_SCLK_DECON_TV_VCLK_DISP\t\t\t31\n#define CLK_DIV_SCLK_DSIM0_DISP\t\t\t\t32\n#define CLK_DIV_SCLK_DECON_TV_ECLK_DISP\t\t\t33\n#define CLK_DIV_SCLK_DECON_VCLK_DISP\t\t\t34\n#define CLK_DIV_SCLK_DECON_ECLK_DISP\t\t\t35\n#define CLK_DIV_PCLK_DISP\t\t\t\t36\n\n#define CLK_ACLK_DECON_TV\t\t\t\t40\n#define CLK_ACLK_DECON\t\t\t\t\t41\n#define CLK_ACLK_SMMU_TV1X\t\t\t\t42\n#define CLK_ACLK_SMMU_TV0X\t\t\t\t43\n#define CLK_ACLK_SMMU_DECON1X\t\t\t\t44\n#define CLK_ACLK_SMMU_DECON0X\t\t\t\t45\n#define CLK_ACLK_BTS_DECON_TV_M3\t\t\t46\n#define CLK_ACLK_BTS_DECON_TV_M2\t\t\t47\n#define CLK_ACLK_BTS_DECON_TV_M1\t\t\t48\n#define CLK_ACLK_BTS_DECON_TV_M0\t\t\t49\n#define CLK_ACLK_BTS_DECON_NM4\t\t\t\t50\n#define CLK_ACLK_BTS_DECON_NM3\t\t\t\t51\n#define CLK_ACLK_BTS_DECON_NM2\t\t\t\t52\n#define CLK_ACLK_BTS_DECON_NM1\t\t\t\t53\n#define CLK_ACLK_BTS_DECON_NM0\t\t\t\t54\n#define CLK_ACLK_AHB2APB_DISPSFR2P\t\t\t55\n#define CLK_ACLK_AHB2APB_DISPSFR1P\t\t\t56\n#define CLK_ACLK_AHB2APB_DISPSFR0P\t\t\t57\n#define CLK_ACLK_AHB_DISPH\t\t\t\t58\n#define CLK_ACLK_XIU_TV1X\t\t\t\t59\n#define CLK_ACLK_XIU_TV0X\t\t\t\t60\n#define CLK_ACLK_XIU_DECON1X\t\t\t\t61\n#define CLK_ACLK_XIU_DECON0X\t\t\t\t62\n#define CLK_ACLK_XIU_DISP1X\t\t\t\t63\n#define CLK_ACLK_XIU_DISPNP_100\t\t\t\t64\n#define CLK_ACLK_DISP1ND_333\t\t\t\t65\n#define CLK_ACLK_DISP0ND_333\t\t\t\t66\n#define CLK_PCLK_SMMU_TV1X\t\t\t\t67\n#define CLK_PCLK_SMMU_TV0X\t\t\t\t68\n#define CLK_PCLK_SMMU_DECON1X\t\t\t\t69\n#define CLK_PCLK_SMMU_DECON0X\t\t\t\t70\n#define CLK_PCLK_BTS_DECON_TV_M3\t\t\t71\n#define CLK_PCLK_BTS_DECON_TV_M2\t\t\t72\n#define CLK_PCLK_BTS_DECON_TV_M1\t\t\t73\n#define CLK_PCLK_BTS_DECON_TV_M0\t\t\t74\n#define CLK_PCLK_BTS_DECONM4\t\t\t\t75\n#define CLK_PCLK_BTS_DECONM3\t\t\t\t76\n#define CLK_PCLK_BTS_DECONM2\t\t\t\t77\n#define CLK_PCLK_BTS_DECONM1\t\t\t\t78\n#define CLK_PCLK_BTS_DECONM0\t\t\t\t79\n#define CLK_PCLK_MIC1\t\t\t\t\t80\n#define CLK_PCLK_PMU_DISP\t\t\t\t81\n#define CLK_PCLK_SYSREG_DISP\t\t\t\t82\n#define CLK_PCLK_HDMIPHY\t\t\t\t83\n#define CLK_PCLK_HDMI\t\t\t\t\t84\n#define CLK_PCLK_MIC0\t\t\t\t\t85\n#define CLK_PCLK_DSIM1\t\t\t\t\t86\n#define CLK_PCLK_DSIM0\t\t\t\t\t87\n#define CLK_PCLK_DECON_TV\t\t\t\t88\n#define CLK_PHYCLK_MIPIDPHY1_BITCLKDIV8\t\t\t89\n#define CLK_PHYCLK_MIPIDPHY1_RXCLKESC0\t\t\t90\n#define CLK_SCLK_RGB_TV_VCLK_TO_DSIM1\t\t\t91\n#define CLK_SCLK_RGB_TV_VCLK_TO_MIC1\t\t\t92\n#define CLK_SCLK_DSIM1\t\t\t\t\t93\n#define CLK_SCLK_DECON_TV_VCLK\t\t\t\t94\n#define CLK_PHYCLK_MIPIDPHY0_BITCLKDIV8\t\t\t95\n#define CLK_PHYCLK_MIPIDPHY0_RXCLKESC0\t\t\t96\n#define CLK_PHYCLK_HDMIPHY_TMDS_CLKO\t\t\t97\n#define CLK_PHYCLK_HDMI_PIXEL\t\t\t\t98\n#define CLK_SCLK_RGB_VCLK_TO_SMIES\t\t\t99\n#define CLK_SCLK_FREQ_DET_DISP_PLL\t\t\t100\n#define CLK_SCLK_RGB_VCLK_TO_DSIM0\t\t\t101\n#define CLK_SCLK_RGB_VCLK_TO_MIC0\t\t\t102\n#define CLK_SCLK_DSD\t\t\t\t\t103\n#define CLK_SCLK_HDMI_SPDIF\t\t\t\t104\n#define CLK_SCLK_DSIM0\t\t\t\t\t105\n#define CLK_SCLK_DECON_TV_ECLK\t\t\t\t106\n#define CLK_SCLK_DECON_VCLK\t\t\t\t107\n#define CLK_SCLK_DECON_ECLK\t\t\t\t108\n#define CLK_SCLK_RGB_VCLK\t\t\t\t109\n#define CLK_SCLK_RGB_TV_VCLK\t\t\t\t110\n\n#define CLK_PHYCLK_HDMIPHY_PIXEL_CLKO_PHY\t\t111\n#define CLK_PHYCLK_HDMIPHY_TMDS_CLKO_PHY\t\t112\n\n#define CLK_PCLK_DECON\t\t\t\t\t113\n\n#define CLK_PHYCLK_MIPIDPHY0_BITCLKDIV8_PHY\t\t114\n#define CLK_PHYCLK_MIPIDPHY0_RXCLKESC0_PHY\t\t115\n\n \n#define CLK_MOUT_AUD_PLL_USER\t\t\t\t1\n#define CLK_MOUT_SCLK_AUD_PCM\t\t\t\t2\n#define CLK_MOUT_SCLK_AUD_I2S\t\t\t\t3\n\n#define CLK_DIV_ATCLK_AUD\t\t\t\t4\n#define CLK_DIV_PCLK_DBG_AUD\t\t\t\t5\n#define CLK_DIV_ACLK_AUD\t\t\t\t6\n#define CLK_DIV_AUD_CA5\t\t\t\t\t7\n#define CLK_DIV_SCLK_AUD_SLIMBUS\t\t\t8\n#define CLK_DIV_SCLK_AUD_UART\t\t\t\t9\n#define CLK_DIV_SCLK_AUD_PCM\t\t\t\t10\n#define CLK_DIV_SCLK_AUD_I2S\t\t\t\t11\n\n#define CLK_ACLK_INTR_CTRL\t\t\t\t12\n#define CLK_ACLK_AXIDS2_LPASSP\t\t\t\t13\n#define CLK_ACLK_AXIDS1_LPASSP\t\t\t\t14\n#define CLK_ACLK_AXI2APB1_LPASSP\t\t\t15\n#define CLK_ACLK_AXI2APH_LPASSP\t\t\t\t16\n#define CLK_ACLK_SMMU_LPASSX\t\t\t\t17\n#define CLK_ACLK_AXIDS0_LPASSP\t\t\t\t18\n#define CLK_ACLK_AXI2APB0_LPASSP\t\t\t19\n#define CLK_ACLK_XIU_LPASSX\t\t\t\t20\n#define CLK_ACLK_AUDNP_133\t\t\t\t21\n#define CLK_ACLK_AUDND_133\t\t\t\t22\n#define CLK_ACLK_SRAMC\t\t\t\t\t23\n#define CLK_ACLK_DMAC\t\t\t\t\t24\n#define CLK_PCLK_WDT1\t\t\t\t\t25\n#define CLK_PCLK_WDT0\t\t\t\t\t26\n#define CLK_PCLK_SFR1\t\t\t\t\t27\n#define CLK_PCLK_SMMU_LPASSX\t\t\t\t28\n#define CLK_PCLK_GPIO_AUD\t\t\t\t29\n#define CLK_PCLK_PMU_AUD\t\t\t\t30\n#define CLK_PCLK_SYSREG_AUD\t\t\t\t31\n#define CLK_PCLK_AUD_SLIMBUS\t\t\t\t32\n#define CLK_PCLK_AUD_UART\t\t\t\t33\n#define CLK_PCLK_AUD_PCM\t\t\t\t34\n#define CLK_PCLK_AUD_I2S\t\t\t\t35\n#define CLK_PCLK_TIMER\t\t\t\t\t36\n#define CLK_PCLK_SFR0_CTRL\t\t\t\t37\n#define CLK_ATCLK_AUD\t\t\t\t\t38\n#define CLK_PCLK_DBG_AUD\t\t\t\t39\n#define CLK_SCLK_AUD_CA5\t\t\t\t40\n#define CLK_SCLK_JTAG_TCK\t\t\t\t41\n#define CLK_SCLK_SLIMBUS_CLKIN\t\t\t\t42\n#define CLK_SCLK_AUD_SLIMBUS\t\t\t\t43\n#define CLK_SCLK_AUD_UART\t\t\t\t44\n#define CLK_SCLK_AUD_PCM\t\t\t\t45\n#define CLK_SCLK_I2S_BCLK\t\t\t\t46\n#define CLK_SCLK_AUD_I2S\t\t\t\t47\n\n \n#define CLK_DIV_PCLK_BUS_133\t\t\t\t1\n\n#define CLK_ACLK_AHB2APB_BUSP\t\t\t\t2\n#define CLK_ACLK_BUSNP_133\t\t\t\t3\n#define CLK_ACLK_BUSND_400\t\t\t\t4\n#define CLK_PCLK_BUSSRVND_133\t\t\t\t5\n#define CLK_PCLK_PMU_BUS\t\t\t\t6\n#define CLK_PCLK_SYSREG_BUS\t\t\t\t7\n\n#define CLK_MOUT_ACLK_BUS2_400_USER\t\t\t8   \n#define CLK_ACLK_BUS2BEND_400\t\t\t\t9   \n#define CLK_ACLK_BUS2RTND_400\t\t\t\t10  \n\n \n#define CLK_FOUT_G3D_PLL\t\t\t\t1\n\n#define CLK_MOUT_ACLK_G3D_400\t\t\t\t2\n#define CLK_MOUT_G3D_PLL\t\t\t\t3\n\n#define CLK_DIV_SCLK_HPM_G3D\t\t\t\t4\n#define CLK_DIV_PCLK_G3D\t\t\t\t5\n#define CLK_DIV_ACLK_G3D\t\t\t\t6\n#define CLK_ACLK_BTS_G3D1\t\t\t\t7\n#define CLK_ACLK_BTS_G3D0\t\t\t\t8\n#define CLK_ACLK_ASYNCAPBS_G3D\t\t\t\t9\n#define CLK_ACLK_ASYNCAPBM_G3D\t\t\t\t10\n#define CLK_ACLK_AHB2APB_G3DP\t\t\t\t11\n#define CLK_ACLK_G3DNP_150\t\t\t\t12\n#define CLK_ACLK_G3DND_600\t\t\t\t13\n#define CLK_ACLK_G3D\t\t\t\t\t14\n#define CLK_PCLK_BTS_G3D1\t\t\t\t15\n#define CLK_PCLK_BTS_G3D0\t\t\t\t16\n#define CLK_PCLK_PMU_G3D\t\t\t\t17\n#define CLK_PCLK_SYSREG_G3D\t\t\t\t18\n#define CLK_SCLK_HPM_G3D\t\t\t\t19\n\n \n#define CLK_MOUT_ACLK_GSCL_111_USER\t\t\t1\n#define CLK_MOUT_ACLK_GSCL_333_USER\t\t\t2\n\n#define CLK_ACLK_BTS_GSCL2\t\t\t\t3\n#define CLK_ACLK_BTS_GSCL1\t\t\t\t4\n#define CLK_ACLK_BTS_GSCL0\t\t\t\t5\n#define CLK_ACLK_AHB2APB_GSCLP\t\t\t\t6\n#define CLK_ACLK_XIU_GSCLX\t\t\t\t7\n#define CLK_ACLK_GSCLNP_111\t\t\t\t8\n#define CLK_ACLK_GSCLRTND_333\t\t\t\t9\n#define CLK_ACLK_GSCLBEND_333\t\t\t\t10\n#define CLK_ACLK_GSD\t\t\t\t\t11\n#define CLK_ACLK_GSCL2\t\t\t\t\t12\n#define CLK_ACLK_GSCL1\t\t\t\t\t13\n#define CLK_ACLK_GSCL0\t\t\t\t\t14\n#define CLK_ACLK_SMMU_GSCL0\t\t\t\t15\n#define CLK_ACLK_SMMU_GSCL1\t\t\t\t16\n#define CLK_ACLK_SMMU_GSCL2\t\t\t\t17\n#define CLK_PCLK_BTS_GSCL2\t\t\t\t18\n#define CLK_PCLK_BTS_GSCL1\t\t\t\t19\n#define CLK_PCLK_BTS_GSCL0\t\t\t\t20\n#define CLK_PCLK_PMU_GSCL\t\t\t\t21\n#define CLK_PCLK_SYSREG_GSCL\t\t\t\t22\n#define CLK_PCLK_GSCL2\t\t\t\t\t23\n#define CLK_PCLK_GSCL1\t\t\t\t\t24\n#define CLK_PCLK_GSCL0\t\t\t\t\t25\n#define CLK_PCLK_SMMU_GSCL0\t\t\t\t26\n#define CLK_PCLK_SMMU_GSCL1\t\t\t\t27\n#define CLK_PCLK_SMMU_GSCL2\t\t\t\t28\n\n \n#define CLK_FOUT_APOLLO_PLL\t\t\t\t1\n\n#define CLK_MOUT_APOLLO_PLL\t\t\t\t2\n#define CLK_MOUT_BUS_PLL_APOLLO_USER\t\t\t3\n#define CLK_MOUT_APOLLO\t\t\t\t\t4\n\n#define CLK_DIV_CNTCLK_APOLLO\t\t\t\t5\n#define CLK_DIV_PCLK_DBG_APOLLO\t\t\t\t6\n#define CLK_DIV_ATCLK_APOLLO\t\t\t\t7\n#define CLK_DIV_PCLK_APOLLO\t\t\t\t8\n#define CLK_DIV_ACLK_APOLLO\t\t\t\t9\n#define CLK_DIV_APOLLO2\t\t\t\t\t10\n#define CLK_DIV_APOLLO1\t\t\t\t\t11\n#define CLK_DIV_SCLK_HPM_APOLLO\t\t\t\t12\n#define CLK_DIV_APOLLO_PLL\t\t\t\t13\n\n#define CLK_ACLK_ATBDS_APOLLO_3\t\t\t\t14\n#define CLK_ACLK_ATBDS_APOLLO_2\t\t\t\t15\n#define CLK_ACLK_ATBDS_APOLLO_1\t\t\t\t16\n#define CLK_ACLK_ATBDS_APOLLO_0\t\t\t\t17\n#define CLK_ACLK_ASATBSLV_APOLLO_3_CSSYS\t\t18\n#define CLK_ACLK_ASATBSLV_APOLLO_2_CSSYS\t\t19\n#define CLK_ACLK_ASATBSLV_APOLLO_1_CSSYS\t\t20\n#define CLK_ACLK_ASATBSLV_APOLLO_0_CSSYS\t\t21\n#define CLK_ACLK_ASYNCACES_APOLLO_CCI\t\t\t22\n#define CLK_ACLK_AHB2APB_APOLLOP\t\t\t23\n#define CLK_ACLK_APOLLONP_200\t\t\t\t24\n#define CLK_PCLK_ASAPBMST_CSSYS_APOLLO\t\t\t25\n#define CLK_PCLK_PMU_APOLLO\t\t\t\t26\n#define CLK_PCLK_SYSREG_APOLLO\t\t\t\t27\n#define CLK_CNTCLK_APOLLO\t\t\t\t28\n#define CLK_SCLK_HPM_APOLLO\t\t\t\t29\n#define CLK_SCLK_APOLLO\t\t\t\t\t30\n\n \n#define CLK_FOUT_ATLAS_PLL\t\t\t\t1\n\n#define CLK_MOUT_ATLAS_PLL\t\t\t\t2\n#define CLK_MOUT_BUS_PLL_ATLAS_USER\t\t\t3\n#define CLK_MOUT_ATLAS\t\t\t\t\t4\n\n#define CLK_DIV_CNTCLK_ATLAS\t\t\t\t5\n#define CLK_DIV_PCLK_DBG_ATLAS\t\t\t\t6\n#define CLK_DIV_ATCLK_ATLASO\t\t\t\t7\n#define CLK_DIV_PCLK_ATLAS\t\t\t\t8\n#define CLK_DIV_ACLK_ATLAS\t\t\t\t9\n#define CLK_DIV_ATLAS2\t\t\t\t\t10\n#define CLK_DIV_ATLAS1\t\t\t\t\t11\n#define CLK_DIV_SCLK_HPM_ATLAS\t\t\t\t12\n#define CLK_DIV_ATLAS_PLL\t\t\t\t13\n\n#define CLK_ACLK_ATB_AUD_CSSYS\t\t\t\t14\n#define CLK_ACLK_ATB_APOLLO3_CSSYS\t\t\t15\n#define CLK_ACLK_ATB_APOLLO2_CSSYS\t\t\t16\n#define CLK_ACLK_ATB_APOLLO1_CSSYS\t\t\t17\n#define CLK_ACLK_ATB_APOLLO0_CSSYS\t\t\t18\n#define CLK_ACLK_ASYNCAHBS_CSSYS_SSS\t\t\t19\n#define CLK_ACLK_ASYNCAXIS_CSSYS_CCIX\t\t\t20\n#define CLK_ACLK_ASYNCACES_ATLAS_CCI\t\t\t21\n#define CLK_ACLK_AHB2APB_ATLASP\t\t\t\t22\n#define CLK_ACLK_ATLASNP_200\t\t\t\t23\n#define CLK_PCLK_ASYNCAPB_AUD_CSSYS\t\t\t24\n#define CLK_PCLK_ASYNCAPB_ISP_CSSYS\t\t\t25\n#define CLK_PCLK_ASYNCAPB_APOLLO_CSSYS\t\t\t26\n#define CLK_PCLK_PMU_ATLAS\t\t\t\t27\n#define CLK_PCLK_SYSREG_ATLAS\t\t\t\t28\n#define CLK_PCLK_SECJTAG\t\t\t\t29\n#define CLK_CNTCLK_ATLAS\t\t\t\t30\n#define CLK_SCLK_FREQ_DET_ATLAS_PLL\t\t\t31\n#define CLK_SCLK_HPM_ATLAS\t\t\t\t32\n#define CLK_TRACECLK\t\t\t\t\t33\n#define CLK_CTMCLK\t\t\t\t\t34\n#define CLK_HCLK_CSSYS\t\t\t\t\t35\n#define CLK_PCLK_DBG_CSSYS\t\t\t\t36\n#define CLK_PCLK_DBG\t\t\t\t\t37\n#define CLK_ATCLK\t\t\t\t\t38\n#define CLK_SCLK_ATLAS\t\t\t\t\t39\n\n \n#define CLK_MOUT_SCLK_JPEG_USER\t\t\t\t1\n#define CLK_MOUT_ACLK_MSCL_400_USER\t\t\t2\n#define CLK_MOUT_SCLK_JPEG\t\t\t\t3\n\n#define CLK_DIV_PCLK_MSCL\t\t\t\t4\n\n#define CLK_ACLK_BTS_JPEG\t\t\t\t5\n#define CLK_ACLK_BTS_M2MSCALER1\t\t\t\t6\n#define CLK_ACLK_BTS_M2MSCALER0\t\t\t\t7\n#define CLK_ACLK_AHB2APB_MSCL0P\t\t\t\t8\n#define CLK_ACLK_XIU_MSCLX\t\t\t\t9\n#define CLK_ACLK_MSCLNP_100\t\t\t\t10\n#define CLK_ACLK_MSCLND_400\t\t\t\t11\n#define CLK_ACLK_JPEG\t\t\t\t\t12\n#define CLK_ACLK_M2MSCALER1\t\t\t\t13\n#define CLK_ACLK_M2MSCALER0\t\t\t\t14\n#define CLK_ACLK_SMMU_M2MSCALER0\t\t\t15\n#define CLK_ACLK_SMMU_M2MSCALER1\t\t\t16\n#define CLK_ACLK_SMMU_JPEG\t\t\t\t17\n#define CLK_PCLK_BTS_JPEG\t\t\t\t18\n#define CLK_PCLK_BTS_M2MSCALER1\t\t\t\t19\n#define CLK_PCLK_BTS_M2MSCALER0\t\t\t\t20\n#define CLK_PCLK_PMU_MSCL\t\t\t\t21\n#define CLK_PCLK_SYSREG_MSCL\t\t\t\t22\n#define CLK_PCLK_JPEG\t\t\t\t\t23\n#define CLK_PCLK_M2MSCALER1\t\t\t\t24\n#define CLK_PCLK_M2MSCALER0\t\t\t\t25\n#define CLK_PCLK_SMMU_M2MSCALER0\t\t\t26\n#define CLK_PCLK_SMMU_M2MSCALER1\t\t\t27\n#define CLK_PCLK_SMMU_JPEG\t\t\t\t28\n#define CLK_SCLK_JPEG\t\t\t\t\t29\n\n \n#define CLK_MOUT_ACLK_MFC_400_USER\t\t\t1\n\n#define CLK_DIV_PCLK_MFC\t\t\t\t2\n\n#define CLK_ACLK_BTS_MFC_1\t\t\t\t3\n#define CLK_ACLK_BTS_MFC_0\t\t\t\t4\n#define CLK_ACLK_AHB2APB_MFCP\t\t\t\t5\n#define CLK_ACLK_XIU_MFCX\t\t\t\t6\n#define CLK_ACLK_MFCNP_100\t\t\t\t7\n#define CLK_ACLK_MFCND_400\t\t\t\t8\n#define CLK_ACLK_MFC\t\t\t\t\t9\n#define CLK_ACLK_SMMU_MFC_1\t\t\t\t10\n#define CLK_ACLK_SMMU_MFC_0\t\t\t\t11\n#define CLK_PCLK_BTS_MFC_1\t\t\t\t12\n#define CLK_PCLK_BTS_MFC_0\t\t\t\t13\n#define CLK_PCLK_PMU_MFC\t\t\t\t14\n#define CLK_PCLK_SYSREG_MFC\t\t\t\t15\n#define CLK_PCLK_MFC\t\t\t\t\t16\n#define CLK_PCLK_SMMU_MFC_1\t\t\t\t17\n#define CLK_PCLK_SMMU_MFC_0\t\t\t\t18\n\n \n#define CLK_MOUT_ACLK_HEVC_400_USER\t\t\t1\n\n#define CLK_DIV_PCLK_HEVC\t\t\t\t2\n\n#define CLK_ACLK_BTS_HEVC_1\t\t\t\t3\n#define CLK_ACLK_BTS_HEVC_0\t\t\t\t4\n#define CLK_ACLK_AHB2APB_HEVCP\t\t\t\t5\n#define CLK_ACLK_XIU_HEVCX\t\t\t\t6\n#define CLK_ACLK_HEVCNP_100\t\t\t\t7\n#define CLK_ACLK_HEVCND_400\t\t\t\t8\n#define CLK_ACLK_HEVC\t\t\t\t\t9\n#define CLK_ACLK_SMMU_HEVC_1\t\t\t\t10\n#define CLK_ACLK_SMMU_HEVC_0\t\t\t\t11\n#define CLK_PCLK_BTS_HEVC_1\t\t\t\t12\n#define CLK_PCLK_BTS_HEVC_0\t\t\t\t13\n#define CLK_PCLK_PMU_HEVC\t\t\t\t14\n#define CLK_PCLK_SYSREG_HEVC\t\t\t\t15\n#define CLK_PCLK_HEVC\t\t\t\t\t16\n#define CLK_PCLK_SMMU_HEVC_1\t\t\t\t17\n#define CLK_PCLK_SMMU_HEVC_0\t\t\t\t18\n\n \n#define CLK_MOUT_ACLK_ISP_DIS_400_USER\t\t\t1\n#define CLK_MOUT_ACLK_ISP_400_USER\t\t\t2\n\n#define CLK_DIV_PCLK_ISP_DIS\t\t\t\t3\n#define CLK_DIV_PCLK_ISP\t\t\t\t4\n#define CLK_DIV_ACLK_ISP_D_200\t\t\t\t5\n#define CLK_DIV_ACLK_ISP_C_200\t\t\t\t6\n\n#define CLK_ACLK_ISP_D_GLUE\t\t\t\t7\n#define CLK_ACLK_SCALERP\t\t\t\t8\n#define CLK_ACLK_3DNR\t\t\t\t\t9\n#define CLK_ACLK_DIS\t\t\t\t\t10\n#define CLK_ACLK_SCALERC\t\t\t\t11\n#define CLK_ACLK_DRC\t\t\t\t\t12\n#define CLK_ACLK_ISP\t\t\t\t\t13\n#define CLK_ACLK_AXIUS_SCALERP\t\t\t\t14\n#define CLK_ACLK_AXIUS_SCALERC\t\t\t\t15\n#define CLK_ACLK_AXIUS_DRC\t\t\t\t16\n#define CLK_ACLK_ASYNCAHBM_ISP2P\t\t\t17\n#define CLK_ACLK_ASYNCAHBM_ISP1P\t\t\t18\n#define CLK_ACLK_ASYNCAXIS_DIS1\t\t\t\t19\n#define CLK_ACLK_ASYNCAXIS_DIS0\t\t\t\t20\n#define CLK_ACLK_ASYNCAXIM_DIS1\t\t\t\t21\n#define CLK_ACLK_ASYNCAXIM_DIS0\t\t\t\t22\n#define CLK_ACLK_ASYNCAXIM_ISP2P\t\t\t23\n#define CLK_ACLK_ASYNCAXIM_ISP1P\t\t\t24\n#define CLK_ACLK_AHB2APB_ISP2P\t\t\t\t25\n#define CLK_ACLK_AHB2APB_ISP1P\t\t\t\t26\n#define CLK_ACLK_AXI2APB_ISP2P\t\t\t\t27\n#define CLK_ACLK_AXI2APB_ISP1P\t\t\t\t28\n#define CLK_ACLK_XIU_ISPEX1\t\t\t\t29\n#define CLK_ACLK_XIU_ISPEX0\t\t\t\t30\n#define CLK_ACLK_ISPND_400\t\t\t\t31\n#define CLK_ACLK_SMMU_SCALERP\t\t\t\t32\n#define CLK_ACLK_SMMU_3DNR\t\t\t\t33\n#define CLK_ACLK_SMMU_DIS1\t\t\t\t34\n#define CLK_ACLK_SMMU_DIS0\t\t\t\t35\n#define CLK_ACLK_SMMU_SCALERC\t\t\t\t36\n#define CLK_ACLK_SMMU_DRC\t\t\t\t37\n#define CLK_ACLK_SMMU_ISP\t\t\t\t38\n#define CLK_ACLK_BTS_SCALERP\t\t\t\t39\n#define CLK_ACLK_BTS_3DR\t\t\t\t40\n#define CLK_ACLK_BTS_DIS1\t\t\t\t41\n#define CLK_ACLK_BTS_DIS0\t\t\t\t42\n#define CLK_ACLK_BTS_SCALERC\t\t\t\t43\n#define CLK_ACLK_BTS_DRC\t\t\t\t44\n#define CLK_ACLK_BTS_ISP\t\t\t\t45\n#define CLK_PCLK_SMMU_SCALERP\t\t\t\t46\n#define CLK_PCLK_SMMU_3DNR\t\t\t\t47\n#define CLK_PCLK_SMMU_DIS1\t\t\t\t48\n#define CLK_PCLK_SMMU_DIS0\t\t\t\t49\n#define CLK_PCLK_SMMU_SCALERC\t\t\t\t50\n#define CLK_PCLK_SMMU_DRC\t\t\t\t51\n#define CLK_PCLK_SMMU_ISP\t\t\t\t52\n#define CLK_PCLK_BTS_SCALERP\t\t\t\t53\n#define CLK_PCLK_BTS_3DNR\t\t\t\t54\n#define CLK_PCLK_BTS_DIS1\t\t\t\t55\n#define CLK_PCLK_BTS_DIS0\t\t\t\t56\n#define CLK_PCLK_BTS_SCALERC\t\t\t\t57\n#define CLK_PCLK_BTS_DRC\t\t\t\t58\n#define CLK_PCLK_BTS_ISP\t\t\t\t59\n#define CLK_PCLK_ASYNCAXI_DIS1\t\t\t\t60\n#define CLK_PCLK_ASYNCAXI_DIS0\t\t\t\t61\n#define CLK_PCLK_PMU_ISP\t\t\t\t62\n#define CLK_PCLK_SYSREG_ISP\t\t\t\t63\n#define CLK_PCLK_CMU_ISP_LOCAL\t\t\t\t64\n#define CLK_PCLK_SCALERP\t\t\t\t65\n#define CLK_PCLK_3DNR\t\t\t\t\t66\n#define CLK_PCLK_DIS_CORE\t\t\t\t67\n#define CLK_PCLK_DIS\t\t\t\t\t68\n#define CLK_PCLK_SCALERC\t\t\t\t69\n#define CLK_PCLK_DRC\t\t\t\t\t70\n#define CLK_PCLK_ISP\t\t\t\t\t71\n#define CLK_SCLK_PIXELASYNCS_DIS\t\t\t72\n#define CLK_SCLK_PIXELASYNCM_DIS\t\t\t73\n#define CLK_SCLK_PIXELASYNCS_SCALERP\t\t\t74\n#define CLK_SCLK_PIXELASYNCM_ISPD\t\t\t75\n#define CLK_SCLK_PIXELASYNCS_ISPC\t\t\t76\n#define CLK_SCLK_PIXELASYNCM_ISPC\t\t\t77\n\n \n#define CLK_PHYCLK_RXBYTEECLKHS0_S4_PHY\t\t\t1\n#define CLK_PHYCLK_RXBYTEECLKHS0_S2A_PHY\t\t2\n\n#define CLK_MOUT_ACLK_CAM0_333_USER\t\t\t3\n#define CLK_MOUT_ACLK_CAM0_400_USER\t\t\t4\n#define CLK_MOUT_ACLK_CAM0_552_USER\t\t\t5\n#define CLK_MOUT_PHYCLK_RXBYTECLKHS0_S4_USER\t\t6\n#define CLK_MOUT_PHYCLK_RXBYTECLKHS0_S2A_USER\t\t7\n#define CLK_MOUT_ACLK_LITE_D_B\t\t\t\t8\n#define CLK_MOUT_ACLK_LITE_D_A\t\t\t\t9\n#define CLK_MOUT_ACLK_LITE_B_B\t\t\t\t10\n#define CLK_MOUT_ACLK_LITE_B_A\t\t\t\t11\n#define CLK_MOUT_ACLK_LITE_A_B\t\t\t\t12\n#define CLK_MOUT_ACLK_LITE_A_A\t\t\t\t13\n#define CLK_MOUT_ACLK_CAM0_400\t\t\t\t14\n#define CLK_MOUT_ACLK_CSIS1_B\t\t\t\t15\n#define CLK_MOUT_ACLK_CSIS1_A\t\t\t\t16\n#define CLK_MOUT_ACLK_CSIS0_B\t\t\t\t17\n#define CLK_MOUT_ACLK_CSIS0_A\t\t\t\t18\n#define CLK_MOUT_ACLK_3AA1_B\t\t\t\t19\n#define CLK_MOUT_ACLK_3AA1_A\t\t\t\t20\n#define CLK_MOUT_ACLK_3AA0_B\t\t\t\t21\n#define CLK_MOUT_ACLK_3AA0_A\t\t\t\t22\n#define CLK_MOUT_SCLK_LITE_FREECNT_C\t\t\t23\n#define CLK_MOUT_SCLK_LITE_FREECNT_B\t\t\t24\n#define CLK_MOUT_SCLK_LITE_FREECNT_A\t\t\t25\n#define CLK_MOUT_SCLK_PIXELASYNC_LITE_C_B\t\t26\n#define CLK_MOUT_SCLK_PIXELASYNC_LITE_C_A\t\t27\n#define CLK_MOUT_SCLK_PIXELASYNC_LITE_C_INIT_B\t\t28\n#define CLK_MOUT_SCLK_PIXELASYNC_LITE_C_INIT_A\t\t29\n\n#define CLK_DIV_PCLK_CAM0_50\t\t\t\t30\n#define CLK_DIV_ACLK_CAM0_200\t\t\t\t31\n#define CLK_DIV_ACLK_CAM0_BUS_400\t\t\t32\n#define CLK_DIV_PCLK_LITE_D\t\t\t\t33\n#define CLK_DIV_ACLK_LITE_D\t\t\t\t34\n#define CLK_DIV_PCLK_LITE_B\t\t\t\t35\n#define CLK_DIV_ACLK_LITE_B\t\t\t\t36\n#define CLK_DIV_PCLK_LITE_A\t\t\t\t37\n#define CLK_DIV_ACLK_LITE_A\t\t\t\t38\n#define CLK_DIV_ACLK_CSIS1\t\t\t\t39\n#define CLK_DIV_ACLK_CSIS0\t\t\t\t40\n#define CLK_DIV_PCLK_3AA1\t\t\t\t41\n#define CLK_DIV_ACLK_3AA1\t\t\t\t42\n#define CLK_DIV_PCLK_3AA0\t\t\t\t43\n#define CLK_DIV_ACLK_3AA0\t\t\t\t44\n#define CLK_DIV_SCLK_PIXELASYNC_LITE_C\t\t\t45\n#define CLK_DIV_PCLK_PIXELASYNC_LITE_C\t\t\t46\n#define CLK_DIV_SCLK_PIXELASYNC_LITE_C_INIT\t\t47\n\n#define CLK_ACLK_CSIS1\t\t\t\t\t50\n#define CLK_ACLK_CSIS0\t\t\t\t\t51\n#define CLK_ACLK_3AA1\t\t\t\t\t52\n#define CLK_ACLK_3AA0\t\t\t\t\t53\n#define CLK_ACLK_LITE_D\t\t\t\t\t54\n#define CLK_ACLK_LITE_B\t\t\t\t\t55\n#define CLK_ACLK_LITE_A\t\t\t\t\t56\n#define CLK_ACLK_AHBSYNCDN\t\t\t\t57\n#define CLK_ACLK_AXIUS_LITE_D\t\t\t\t58\n#define CLK_ACLK_AXIUS_LITE_B\t\t\t\t59\n#define CLK_ACLK_AXIUS_LITE_A\t\t\t\t60\n#define CLK_ACLK_ASYNCAPBM_3AA1\t\t\t\t61\n#define CLK_ACLK_ASYNCAPBS_3AA1\t\t\t\t62\n#define CLK_ACLK_ASYNCAPBM_3AA0\t\t\t\t63\n#define CLK_ACLK_ASYNCAPBS_3AA0\t\t\t\t64\n#define CLK_ACLK_ASYNCAPBM_LITE_D\t\t\t65\n#define CLK_ACLK_ASYNCAPBS_LITE_D\t\t\t66\n#define CLK_ACLK_ASYNCAPBM_LITE_B\t\t\t67\n#define CLK_ACLK_ASYNCAPBS_LITE_B\t\t\t68\n#define CLK_ACLK_ASYNCAPBM_LITE_A\t\t\t69\n#define CLK_ACLK_ASYNCAPBS_LITE_A\t\t\t70\n#define CLK_ACLK_ASYNCAXIM_ISP0P\t\t\t71\n#define CLK_ACLK_ASYNCAXIM_3AA1\t\t\t\t72\n#define CLK_ACLK_ASYNCAXIS_3AA1\t\t\t\t73\n#define CLK_ACLK_ASYNCAXIM_3AA0\t\t\t\t74\n#define CLK_ACLK_ASYNCAXIS_3AA0\t\t\t\t75\n#define CLK_ACLK_ASYNCAXIM_LITE_D\t\t\t76\n#define CLK_ACLK_ASYNCAXIS_LITE_D\t\t\t77\n#define CLK_ACLK_ASYNCAXIM_LITE_B\t\t\t78\n#define CLK_ACLK_ASYNCAXIS_LITE_B\t\t\t79\n#define CLK_ACLK_ASYNCAXIM_LITE_A\t\t\t80\n#define CLK_ACLK_ASYNCAXIS_LITE_A\t\t\t81\n#define CLK_ACLK_AHB2APB_ISPSFRP\t\t\t82\n#define CLK_ACLK_AXI2APB_ISP0P\t\t\t\t83\n#define CLK_ACLK_AXI2AHB_ISP0P\t\t\t\t84\n#define CLK_ACLK_XIU_IS0X\t\t\t\t85\n#define CLK_ACLK_XIU_ISP0EX\t\t\t\t86\n#define CLK_ACLK_CAM0NP_276\t\t\t\t87\n#define CLK_ACLK_CAM0ND_400\t\t\t\t88\n#define CLK_ACLK_SMMU_3AA1\t\t\t\t89\n#define CLK_ACLK_SMMU_3AA0\t\t\t\t90\n#define CLK_ACLK_SMMU_LITE_D\t\t\t\t91\n#define CLK_ACLK_SMMU_LITE_B\t\t\t\t92\n#define CLK_ACLK_SMMU_LITE_A\t\t\t\t93\n#define CLK_ACLK_BTS_3AA1\t\t\t\t94\n#define CLK_ACLK_BTS_3AA0\t\t\t\t95\n#define CLK_ACLK_BTS_LITE_D\t\t\t\t96\n#define CLK_ACLK_BTS_LITE_B\t\t\t\t97\n#define CLK_ACLK_BTS_LITE_A\t\t\t\t98\n#define CLK_PCLK_SMMU_3AA1\t\t\t\t99\n#define CLK_PCLK_SMMU_3AA0\t\t\t\t100\n#define CLK_PCLK_SMMU_LITE_D\t\t\t\t101\n#define CLK_PCLK_SMMU_LITE_B\t\t\t\t102\n#define CLK_PCLK_SMMU_LITE_A\t\t\t\t103\n#define CLK_PCLK_BTS_3AA1\t\t\t\t104\n#define CLK_PCLK_BTS_3AA0\t\t\t\t105\n#define CLK_PCLK_BTS_LITE_D\t\t\t\t106\n#define CLK_PCLK_BTS_LITE_B\t\t\t\t107\n#define CLK_PCLK_BTS_LITE_A\t\t\t\t108\n#define CLK_PCLK_ASYNCAXI_CAM1\t\t\t\t109\n#define CLK_PCLK_ASYNCAXI_3AA1\t\t\t\t110\n#define CLK_PCLK_ASYNCAXI_3AA0\t\t\t\t111\n#define CLK_PCLK_ASYNCAXI_LITE_D\t\t\t112\n#define CLK_PCLK_ASYNCAXI_LITE_B\t\t\t113\n#define CLK_PCLK_ASYNCAXI_LITE_A\t\t\t114\n#define CLK_PCLK_PMU_CAM0\t\t\t\t115\n#define CLK_PCLK_SYSREG_CAM0\t\t\t\t116\n#define CLK_PCLK_CMU_CAM0_LOCAL\t\t\t\t117\n#define CLK_PCLK_CSIS1\t\t\t\t\t118\n#define CLK_PCLK_CSIS0\t\t\t\t\t119\n#define CLK_PCLK_3AA1\t\t\t\t\t120\n#define CLK_PCLK_3AA0\t\t\t\t\t121\n#define CLK_PCLK_LITE_D\t\t\t\t\t122\n#define CLK_PCLK_LITE_B\t\t\t\t\t123\n#define CLK_PCLK_LITE_A\t\t\t\t\t124\n#define CLK_PHYCLK_RXBYTECLKHS0_S4\t\t\t125\n#define CLK_PHYCLK_RXBYTECLKHS0_S2A\t\t\t126\n#define CLK_SCLK_LITE_FREECNT\t\t\t\t127\n#define CLK_SCLK_PIXELASYNCM_3AA1\t\t\t128\n#define CLK_SCLK_PIXELASYNCM_3AA0\t\t\t129\n#define CLK_SCLK_PIXELASYNCS_3AA0\t\t\t130\n#define CLK_SCLK_PIXELASYNCM_LITE_C\t\t\t131\n#define CLK_SCLK_PIXELASYNCM_LITE_C_INIT\t\t132\n#define CLK_SCLK_PIXELASYNCS_LITE_C_INIT\t\t133\n\n \n#define CLK_PHYCLK_RXBYTEECLKHS0_S2B\t\t\t1\n\n#define CLK_MOUT_SCLK_ISP_UART_USER\t\t\t2\n#define CLK_MOUT_SCLK_ISP_SPI1_USER\t\t\t3\n#define CLK_MOUT_SCLK_ISP_SPI0_USER\t\t\t4\n#define CLK_MOUT_ACLK_CAM1_333_USER\t\t\t5\n#define CLK_MOUT_ACLK_CAM1_400_USER\t\t\t6\n#define CLK_MOUT_ACLK_CAM1_552_USER\t\t\t7\n#define CLK_MOUT_PHYCLK_RXBYTECLKHS0_S2B_USER\t\t8\n#define CLK_MOUT_ACLK_CSIS2_B\t\t\t\t9\n#define CLK_MOUT_ACLK_CSIS2_A\t\t\t\t10\n#define CLK_MOUT_ACLK_FD_B\t\t\t\t11\n#define CLK_MOUT_ACLK_FD_A\t\t\t\t12\n#define CLK_MOUT_ACLK_LITE_C_B\t\t\t\t13\n#define CLK_MOUT_ACLK_LITE_C_A\t\t\t\t14\n\n#define CLK_DIV_SCLK_ISP_MPWM\t\t\t\t15\n#define CLK_DIV_PCLK_CAM1_83\t\t\t\t16\n#define CLK_DIV_PCLK_CAM1_166\t\t\t\t17\n#define CLK_DIV_PCLK_DBG_CAM1\t\t\t\t18\n#define CLK_DIV_ATCLK_CAM1\t\t\t\t19\n#define CLK_DIV_ACLK_CSIS2\t\t\t\t20\n#define CLK_DIV_PCLK_FD\t\t\t\t\t21\n#define CLK_DIV_ACLK_FD\t\t\t\t\t22\n#define CLK_DIV_PCLK_LITE_C\t\t\t\t23\n#define CLK_DIV_ACLK_LITE_C\t\t\t\t24\n\n#define CLK_ACLK_ISP_GIC\t\t\t\t25\n#define CLK_ACLK_FD\t\t\t\t\t26\n#define CLK_ACLK_LITE_C\t\t\t\t\t27\n#define CLK_ACLK_CSIS2\t\t\t\t\t28\n#define CLK_ACLK_ASYNCAPBM_FD\t\t\t\t29\n#define CLK_ACLK_ASYNCAPBS_FD\t\t\t\t30\n#define CLK_ACLK_ASYNCAPBM_LITE_C\t\t\t31\n#define CLK_ACLK_ASYNCAPBS_LITE_C\t\t\t32\n#define CLK_ACLK_ASYNCAHBS_SFRISP2H2\t\t\t33\n#define CLK_ACLK_ASYNCAHBS_SFRISP2H1\t\t\t34\n#define CLK_ACLK_ASYNCAXIM_CA5\t\t\t\t35\n#define CLK_ACLK_ASYNCAXIS_CA5\t\t\t\t36\n#define CLK_ACLK_ASYNCAXIS_ISPX2\t\t\t37\n#define CLK_ACLK_ASYNCAXIS_ISPX1\t\t\t38\n#define CLK_ACLK_ASYNCAXIS_ISPX0\t\t\t39\n#define CLK_ACLK_ASYNCAXIM_ISPEX\t\t\t40\n#define CLK_ACLK_ASYNCAXIM_ISP3P\t\t\t41\n#define CLK_ACLK_ASYNCAXIS_ISP3P\t\t\t42\n#define CLK_ACLK_ASYNCAXIM_FD\t\t\t\t43\n#define CLK_ACLK_ASYNCAXIS_FD\t\t\t\t44\n#define CLK_ACLK_ASYNCAXIM_LITE_C\t\t\t45\n#define CLK_ACLK_ASYNCAXIS_LITE_C\t\t\t46\n#define CLK_ACLK_AHB2APB_ISP5P\t\t\t\t47\n#define CLK_ACLK_AHB2APB_ISP3P\t\t\t\t48\n#define CLK_ACLK_AXI2APB_ISP3P\t\t\t\t49\n#define CLK_ACLK_AHB_SFRISP2H\t\t\t\t50\n#define CLK_ACLK_AXI_ISP_HX_R\t\t\t\t51\n#define CLK_ACLK_AXI_ISP_CX_R\t\t\t\t52\n#define CLK_ACLK_AXI_ISP_HX\t\t\t\t53\n#define CLK_ACLK_AXI_ISP_CX\t\t\t\t54\n#define CLK_ACLK_XIU_ISPX\t\t\t\t55\n#define CLK_ACLK_XIU_ISPEX\t\t\t\t56\n#define CLK_ACLK_CAM1NP_333\t\t\t\t57\n#define CLK_ACLK_CAM1ND_400\t\t\t\t58\n#define CLK_ACLK_SMMU_ISPCPU\t\t\t\t59\n#define CLK_ACLK_SMMU_FD\t\t\t\t60\n#define CLK_ACLK_SMMU_LITE_C\t\t\t\t61\n#define CLK_ACLK_BTS_ISP3P\t\t\t\t62\n#define CLK_ACLK_BTS_FD\t\t\t\t\t63\n#define CLK_ACLK_BTS_LITE_C\t\t\t\t64\n#define CLK_ACLK_AHBDN_SFRISP2H\t\t\t\t65\n#define CLK_ACLK_AHBDN_ISP5P\t\t\t\t66\n#define CLK_ACLK_AXIUS_ISP3P\t\t\t\t67\n#define CLK_ACLK_AXIUS_FD\t\t\t\t68\n#define CLK_ACLK_AXIUS_LITE_C\t\t\t\t69\n#define CLK_PCLK_SMMU_ISPCPU\t\t\t\t70\n#define CLK_PCLK_SMMU_FD\t\t\t\t71\n#define CLK_PCLK_SMMU_LITE_C\t\t\t\t72\n#define CLK_PCLK_BTS_ISP3P\t\t\t\t73\n#define CLK_PCLK_BTS_FD\t\t\t\t\t74\n#define CLK_PCLK_BTS_LITE_C\t\t\t\t75\n#define CLK_PCLK_ASYNCAXIM_CA5\t\t\t\t76\n#define CLK_PCLK_ASYNCAXIM_ISPEX\t\t\t77\n#define CLK_PCLK_ASYNCAXIM_ISP3P\t\t\t78\n#define CLK_PCLK_ASYNCAXIM_FD\t\t\t\t79\n#define CLK_PCLK_ASYNCAXIM_LITE_C\t\t\t80\n#define CLK_PCLK_PMU_CAM1\t\t\t\t81\n#define CLK_PCLK_SYSREG_CAM1\t\t\t\t82\n#define CLK_PCLK_CMU_CAM1_LOCAL\t\t\t\t83\n#define CLK_PCLK_ISP_MCTADC\t\t\t\t84\n#define CLK_PCLK_ISP_WDT\t\t\t\t85\n#define CLK_PCLK_ISP_PWM\t\t\t\t86\n#define CLK_PCLK_ISP_UART\t\t\t\t87\n#define CLK_PCLK_ISP_MCUCTL\t\t\t\t88\n#define CLK_PCLK_ISP_SPI1\t\t\t\t89\n#define CLK_PCLK_ISP_SPI0\t\t\t\t90\n#define CLK_PCLK_ISP_I2C2\t\t\t\t91\n#define CLK_PCLK_ISP_I2C1\t\t\t\t92\n#define CLK_PCLK_ISP_I2C0\t\t\t\t93\n#define CLK_PCLK_ISP_MPWM\t\t\t\t94\n#define CLK_PCLK_FD\t\t\t\t\t95\n#define CLK_PCLK_LITE_C\t\t\t\t\t96\n#define CLK_PCLK_CSIS2\t\t\t\t\t97\n#define CLK_SCLK_ISP_I2C2\t\t\t\t98\n#define CLK_SCLK_ISP_I2C1\t\t\t\t99\n#define CLK_SCLK_ISP_I2C0\t\t\t\t100\n#define CLK_SCLK_ISP_PWM\t\t\t\t101\n#define CLK_PHYCLK_RXBYTECLKHS0_S2B\t\t\t102\n#define CLK_SCLK_LITE_C_FREECNT\t\t\t\t103\n#define CLK_SCLK_PIXELASYNCM_FD\t\t\t\t104\n#define CLK_SCLK_ISP_MCTADC\t\t\t\t105\n#define CLK_SCLK_ISP_UART\t\t\t\t106\n#define CLK_SCLK_ISP_SPI1\t\t\t\t107\n#define CLK_SCLK_ISP_SPI0\t\t\t\t108\n#define CLK_SCLK_ISP_MPWM\t\t\t\t109\n#define CLK_PCLK_DBG_ISP\t\t\t\t110\n#define CLK_ATCLK_ISP\t\t\t\t\t111\n#define CLK_SCLK_ISP_CA5\t\t\t\t112\n\n \n#define CLK_ACLK_SLIMSSS\t\t2\n#define CLK_PCLK_SLIMSSS\t\t35\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}