/*
 * ABGPHY module header file
 *
 * Broadcom Proprietary and Confidential. Copyright (C) 2017,
 * All Rights Reserved.
 * 
 * This is UNPUBLISHED PROPRIETARY SOURCE CODE of Broadcom;
 * the contents of this file may not be disclosed to third parties, copied
 * or duplicated in any form, in whole or in part, without the prior
 * written permission of Broadcom.
 *
 * $Id: wlc_phy_n.h 582411 2015-08-27 11:56:05Z $
 */

#ifndef _wlc_phy_n_h_
#define _wlc_phy_n_h_


#include <typedefs.h>

#define NPHY_CORE_NUM	2	/* N-PHY chips have exactly 2 PHY cores */

/* interference mitigation rssi values */
#define NPHY_NOISE_PWR_FIFO_DEPTH 6
#define PHY_RSSI_WINDOW_SZ 16
#define PHY_INTF_RSSI_INIT_VAL -60 /* -60: any number between -30 and -90 */
#define PHY_CRSMIN_ARRAY_MAX 3
#define PHY_CRSMIN_IDX_MAX (PHY_CRSMIN_ARRAY_MAX - 1)
#define PHY_CRSMIN_RANGE 3

#define PHY_CRSMIN_GE7_ACIOFF_2G -86
#define PHY_CRSMIN_GE7_ACION_2G -79
#define PHY_CRSMIN_LT7_ACIOFF_2G -82
#define PHY_CRSMIN_LT7_ACION_2G -74

#define PHY_CRSMIN_ACI2G_PWR_0 6
#define PHY_CRSMIN_ACI2G_PWR_1 18
#define PHY_CRSMIN_ACI2G_PWR_2 30

#define PHY_RFGAIN_RSSI_AVG_GE7_ACIOFF_2G -77
#define PHY_RFGAIN_RSSI_AVG_GE7_ACIOFF_2G_MAX -62
#define PHY_RFGAIN_RSSI_AVG_GE7_ACION_2G -70
#define PHY_RFGAIN_RSSI_AVG_GE7_ACION_2G_MAX -46

#define PHY_RFGAIN_RSSI_AVG_GE7_ACIOFF_5G -77
#define PHY_RFGAIN_RSSI_AVG_GE7_ACIOFF_5G_MAX -62
#define PHY_RFGAIN_RSSI_AVG_GE7_ACION_5G -77
#define PHY_RFGAIN_RSSI_AVG_GE7_ACION_5G_MAX -62

#define PHY_RFGAIN_RSSI_AVG_LT7_ACIOFF_2G -73
#define PHY_RFGAIN_RSSI_AVG_LT7_ACIOFF_2G_MAX -61
#define PHY_RFGAIN_RSSI_AVG_LT7_ACION_2G -65
#define PHY_RFGAIN_RSSI_AVG_LT7_ACION_2G_MAX -44

#define PHY_RFGAIN_RSSI_AVG_LT7_ACIOFF_5G -73
#define PHY_RFGAIN_RSSI_AVG_LT7_ACIOFF_5G_MAX -61
#define PHY_RFGAIN_RSSI_AVG_LT7_ACION_5G -73
#define PHY_RFGAIN_RSSI_AVG_LT7_ACION_5G_MAX -61

#define NPHY_GAIN_VS_TEMP_SLOPE_2G 6   /* units: db/100C */
#define NPHY_GAIN_VS_TEMP_SLOPE_5G 6   /* units: db/100C */

#define IS_ELNA_BRD ((BOARDFLAGS(GENERIC_PHY_INFO(pi)->boardflags) &\
		BFL_ELNA_GAINDEF) && ((BOARDFLAGS(GENERIC_PHY_INFO(pi)->boardflags) &\
		BFL_EXTLNA) || (BOARDFLAGS(GENERIC_PHY_INFO(pi)->boardflags) & BFL_EXTLNA_5GHz)))

#define NPHY_GAIN_DELTA_2G_PARAMS 18
#define NPHY_GAIN_DELTA_5G_PARAMS 8

#define NPHY_RFSEQ_RESET2RX_MASK 0x20
/*
 * Spin at most 'us' microseconds while 'exp' is true.
 * Caller should explicitly test 'exp' when this completes
 * and take appropriate error action if 'exp' is still true.
 */
#define SPINPHYWAIT(exp, us) { \
	uint countdown = (us); \
	while ((exp) && (countdown >= 1)) {\
		OSL_DELAY(1); \
		countdown -= 1; \
	} \
}

typedef struct _nphy_txpwrindex {
	int8   index;
	int8   index_internal;     /* store initial or user specified txpwr index */
	int8   index_internal_save;
	uint16 AfectrlOverride;
	uint16 AfeCtrlDacGain;
	uint16 rad_gain;
	uint8  bbmult;
	uint16 iqcomp_a;
	uint16 iqcomp_b;
	uint16 locomp;
} phy_txpwrindex_t;

typedef struct _nphy_pwrctrl {
	int8	idle_targ_2g;
	int8	idle_targ_5g[PHY_MAXNUM_5GSUBBANDS];
	int16	idle_tssi_2g;
	int16	idle_tssi_5g;
	int16	idle_tssi;
	int16	a1;
	int16	b0;
	int16	b1;
#ifdef TWO_PWR_RANGE
	int16	idle_tssi2_2g;
	int16	idle_tssi2_5g;
#endif
} phy_pwrctrl_t;

typedef struct _nphy_noise_cal {
	/* Noise cal related variables */
	bool nphy_init_noise_cal_done;
	uint16 nphy_noise_measure_window;
	uint8 nphy_NPwr_MinLmt;
	uint8 nphy_NPwr_MaxLmt;
	uint32 nphy_noisepwr_fifo_Min[NPHY_NOISE_PWR_FIFO_DEPTH][NPHY_CORE_NUM];
	uint32 nphy_noisepwr_fifo_Max[NPHY_NOISE_PWR_FIFO_DEPTH][NPHY_CORE_NUM];
	uint8  nphy_noisepwr_fifo_filled;
	uint32 cmplx_pwr[NPHY_CORE_NUM];
	uint8 nphy_NPwr_LGC_MinLmt;
	uint8 nphy_NPwr_LGC_MaxLmt;
	uint16 nphy_biq1_gain1_bfrNoiseCal;
	uint16 nphy_biq1_gain2_bfrNoiseCal;
	int16 nphy_biq1_gain1_afrNoiseCal;
	int16 nphy_biq1_gain2_afrNoiseCal;
	int16 nphy_biq1_gain1_afrNoiseCal2;
	int16 nphy_biq1_gain2_afrNoiseCal2;
	uint16 nphy_biq0_gain1_bfrNoiseCal;
	uint16 nphy_biq0_gain2_bfrNoiseCal;
	int16 nphy_biq0_gain1_afrNoiseCal;
	int16 nphy_biq0_gain2_afrNoiseCal;
	int16 nphy_biq0_gain1_afrNoiseCal2;
	int16 nphy_biq0_gain2_afrNoiseCal2;
	int8 nphy_nvar_baseline_offset0_bfrNoiseCal;
	int8 nphy_nvar_baseline_offset1_bfrNoiseCal;
	uint8 nphy_max_rxpo_change_lmt;
	uint16 nphy_biq1_gain1_Base;
	uint16 nphy_biq1_gain2_Base;
	uint16 nphy_biq0_gain1_Base;
	uint16 nphy_biq0_gain2_Base;
	int8 nphy_nvar_baseline_offset0_Base;
	int8 nphy_nvar_baseline_offset1_Base;
	uint16  crsminpwrthld_20L_Base[NPHY_CORE_NUM];
	uint16  crsminpwrthld_20U_Base[NPHY_CORE_NUM];
	uint16  crsminpwrthld_20L_AfrNoiseCal[NPHY_CORE_NUM];
	uint16  crsminpwrthld_20U_AfrNoiseCal[NPHY_CORE_NUM];
	uint8 nphy_max_listen_gain_change_lmt;
	int16 listen_rf_gain[NPHY_CORE_NUM];
	int32 nv_offset[26];
	uint8 iteration_c0;
	uint8 iteration_c1;

} phy_noisecal_t;

/* ********************************************************* */
#include "phy_api.h"
#include "phy_n_ana.h"
#include "phy_n_radio.h"
#include "phy_n_tbl.h"
#include "phy_n_tpc.h"
#include "phy_n_radar.h"
#include "phy_n_noise.h"
#include "phy_n_antdiv.h"
#include "phy_n_temp.h"
#include "phy_n_rssi.h"
#include "phy_n_rxiqcal.h"
#include "phy_n_txiqlocal.h"
#include "phy_n_papdcal.h"
#include "phy_n_vcocal.h"
#include "phy_n_calmgr.h"
/* ********************************************************* */

struct phy_info_nphy {
/* ********************************************************* */
	phy_info_t *pi;
	phy_n_ana_info_t		*anai;
	phy_n_radio_info_t		*radioi;
	phy_n_tbl_info_t		*tbli;
	phy_n_tpc_info_t		*tpci;
	phy_n_radar_info_t		*radari;
	phy_n_noise_info_t		*noisei;
	phy_n_antdiv_info_t		*antdivi;
	phy_n_temp_info_t		*tempi;
	phy_n_rssi_info_t		*rssii;
	phy_n_rxiqcal_info_t	*rxiqcali;
	phy_n_txiqlocal_info_t	*txiqlocali;
	phy_n_papdcal_info_t	*papdcali;
	phy_n_vcocal_info_t		*vcocali;
	phy_n_calmgr_info_t		*calmgri;
/* ********************************************************* */
	uint32 pstart; /* sample collect fifo begins */
	uint32 pstop;  /* sample collect fifo ends */
	uint32 pfirst; /* sample collect trigger begins */
	uint32 plast;  /* sample collect trigger ends */
	uint16  rfctrlIntc1_save;
	uint16  rfctrlIntc2_save;
	bool    phyhang_avoid;  /* nphy rev 3, make PHY receiver deaf before accessing tables */

	/* Entry Id in Rx2Tx seq table that has the CLR_RXTX_BIAS opcode */

	uint8   adj_pwr_tbl_nphy[ADJ_PWR_TBL_LEN];      /* Adjusted power table of NPHY */
	bool    nphy_papd_kill_switch_en; /* flag to indicate if lna kill switch is enabled */
	uint8	nphy_txGainTable_mode; /* 0 : .25dB step, 1 : .5dB step */

	bool	nphy_rxiqcal_fw_war_en;
	bool 	nphy_iqlocal_swar_en;
	bool	dynamic_rflo_war_en;
	uint16  TX_logen5g_idac1_core0;
	uint16  TX_logen5g_idac1_core1;
	uint16  TX_logen5g_idac2_core0;
	uint16  TX_logen5g_idac2_core1;
	uint16  TX_logen5g_tune_core0;
	uint16  TX_logen5g_tune_core1;
	uint16  RX_logen5g_idac1_core0;
	uint16  RX_logen5g_idac1_core1;
	uint16  RX_logen5g_idac2_core0;
	uint16  RX_logen5g_idac2_core1;
	uint16  RX_logen5g_tune_core0;
	uint16  RX_logen5g_tune_core1;
	bool    txiqlo_cal_twice;
	bool	use_20671_coupling;
	bool	conseq_clips;
	uint8	clip_counts;
	bool	conseq_noclips;
	uint8	no_clip_counts;

	bool	bbmult_gaintbl;
	uint8	bbmult_papd_cal;

	bool	firstTime;
	bool	save_cmds;
	uint16	save_cmdgctl;
	uint16	save_cmdgctl_8;

	bool 	dac2xmode_en;
	uint16  saved_bbmult0;

	bool    nphy_anarxlpf_adjusted;
	uint16  nphy_rccal_value;
	uint16  nphy_crsminpwr[3];

	bool    nphy_crsminpwr_adjusted;
	bool    nphy_noisevars_adjusted;
	bool    nphy_base_nvars_adjusted;

#if defined(WLMEDIA_N2DEV) || defined(WLMEDIA_N2DBG) || defined(RXDESENS_EN)
	bool	ntd_crs_adjusted;
	uint16	ntd_crsminpwr[3];
	uint16	ntd_initgain;
	uint16	ntd_current_rxdesens;
	uint16	ntd_save_current_rxdesens;
	uint16	ntd_save_current_rxdesens_channel;
	bool	ntd_rxdesens_active;
#endif
#if defined(WLMEDIA_N2DEV) || defined(WLMEDIA_N2DBG)
	bool	ntd_lowtxpwr;
#endif
	bool	ntd_papdcal_dcs;

	bool    nphy_sample_play_lpf_bw_ctl_ovr;
	uint8	nphy_disable_stalls;
	uint32  nphy_bb_mult_save;
	uint16  tx_rx_cal_radio_saveregs[24]; /* htphy uses this, too (can we use uint8?) */
	uint16  tx_rx_cal_radio_saveregs_rev19[NPHY_CORE_NUM];
	bool	tx_rx_radio_reg_save;
	/* new flag to signal periodic_cal is running to blank radar */
	bool    nphy_rxcal_active;
	uint32  nphy_rxcalparams;
	bool    nphy_force_papd_cal;
	uint8  nphy_current_tx_gain[NPHY_CORE_NUM];
	uint8  nphy_papd_tx_gain_at_last_cal[NPHY_CORE_NUM]; /* Tx gain index at last papd cal */
	uint    nphy_papd_last_cal;     /* time of last papd cal */
	uint32  nphy_papd_recal_counter;
	/*
	 * Tx gain pga index used during last papd cal.
	 * For REVs>=7, the PAD index is stored in the 2G band and the PGA index is stored in
	 * the 5G band
	 */
	uint8   nphy_papd_cal_gain_index[NPHY_CORE_NUM];
	bool    nphy_papdcomp;

	uint16 nphy_papd_mix_ovr[NPHY_CORE_NUM];
	uint16 nphy_papd_attn_ovr[NPHY_CORE_NUM];
	uint16 nphy_papd_pga_settled[NPHY_CORE_NUM];

	uint8   nphy_txpid2g[NPHY_CORE_NUM];
	uint8   nphy_txpid5g[NPHY_CORE_NUM][PHY_MAXNUM_5GSUBBANDS];
	uint8   tx_precal_tssi_radio_saveregs[NPHY_CORE_NUM][4];

	/* Tx power indices/gains during nphy cal */
	uint8   nphy_cal_orig_pwr_idx[NPHY_CORE_NUM];
	uint8   nphy_txcal_pwr_idx[NPHY_CORE_NUM];
	uint8   nphy_rxcal_pwr_idx[NPHY_CORE_NUM];
	uint16  nphy_cal_orig_tx_gain[NPHY_CORE_NUM];
	nphy_txgains_t  nphy_cal_target_gain;
	uint16  nphy_txcal_bbmult;
	uint16  nphy_gmval;

	uint16  nphy_saved_bbconf;
	uint    nphy_deaf_count;
	/* Variable to store the value of phyreg NPHY_fineclockgatecontrol */
	uint16  nphy_fineclockgatecontrol;
	uint8   nphy_pabias;        /* override PA bias value, 0: no override */
	uint8   nphy_txpwr_idx_2G[3];    /* to store the power control txpwr index for 2G band */
	uint8   nphy_txpwr_idx_5G[3];    /* to store the power control txpwr index for 5G band */

	uint16   init_txpwr_idx_2G[NPHY_CORE_NUM];    /* to store the txpwr baseindex for 2G band */
	uint16   init_txpwr_idx_5G[NPHY_CORE_NUM];    /* to store the txpwr baseindex for 5G band */
	uint16   nphy_txpwr_baseidx[NPHY_CORE_NUM];   /* to store HW pwr control txpwr baseindex */

	int16   nphy_papd_epsilon_offset[NPHY_CORE_NUM];
	phy_txpwrindex_t nphy_txpwrindex[NPHY_CORE_NUM]; /* independent override per core */
	phy_pwrctrl_t nphy_pwrctrl_info[NPHY_CORE_NUM]; /* Tx pwr ctrl info per Tx chain */

	/* Draconian Power Limits for Sulley */
	int16 tssi_maxpwr_limit;
	int16 tssi_minpwr_limit;
	uint8 tssi_ladder_offset_maxpwr;
	uint8 tssi_ladder_offset_minpwr;

	chanspec_t      nphy_rssical_chanspec_2G; /* 0: invalid, other: last valid cal chanspec */
	chanspec_t      nphy_rssical_chanspec_5G; /* 0: invalid, other: last valid cal chanspec */
	bool nphy_use_int_tx_iqlo_cal; /* Flag to determine if the Tx IQ/LO cal should be performed
					* using the radio's internal envelope detectors.
					*/
	bool nphy_int_tx_iqlo_cal_tapoff_intpa; /* Flag to determine whether the internal Tx
						* IQ/LO cal would be use the signal from the
						* radio's internal envelope detector at the
						* PAD tapoff or the intPA tapoff point.
						*/
	int8 nphy_cck_pwr_err_adjust;
	/* interference mitigation rssi vars */
	int16 intf_rssi_vals[PHY_RSSI_WINDOW_SZ];
	int16 intf_rssi_window_idx;
	int16 intf_rssi_avg;

	int16 crsmin_rssi_avg_acioff_2G;
	int16 crsmin_rssi_avg_acion_2G;
	int16 crsmin_pwr_aci2g[PHY_CRSMIN_ARRAY_MAX];

	int16 rfgain_rssi_avg_acioff_2G;
	int16 rfgain_rssi_avg_acioff_2G_max;
	int16 rfgain_rssi_avg_acioff_5G;
	int16 rfgain_rssi_avg_acioff_5G_max;

	int16 rfgain_rssi_avg_acion_2G;
	int16 rfgain_rssi_avg_acion_2G_max;
	int16 rfgain_rssi_avg_acion_5G;
	int16 rfgain_rssi_avg_acion_5G_max;

	uint8	elna2g;
	uint8	elna5g;

	bool	phy_isspuravoid;	/* TRUE if spur avoidance is ON for the current channel,
					 * else FALSE
					 */

	txiqcal_cache_t 		nphy_calibration_cache;
	rssical_cache_t			nphy_rssical_cache;

	uint16	tx_rx_cal_phy_saveregs[17];
	uint16	tx_rx_cal_phy_saveregs_rev19[20];
	/* buffers used for ch11 40MHz spur avoidance WAR for 4322 */
	bool	nphy_gband_spurwar_en;
	bool	do_initcal;		/* to enable/disable phy init cal */
	uint8	cal_type_override;      /* cal override set from command line */
	uint8	nphy_papd_skip;     /* skip papd calibration for IPA case */
	chanspec_t	nphy_iqcal_chanspec_2G;	/* 0: invalid, other: last valid cal chanspec */
	chanspec_t	nphy_iqcal_chanspec_5G;	/* 0: invalid, other: last valid cal chanspec */

	uint8	nphy_papd_cal_type;
	bool	nphy_gband_spurwar2_en;
	bool	nphy_aband_spurwar_en;
	phy_noisevar_buf_t	nphy_saved_noisevars;

	/* Entry Id in Rx2Tx seq table that has the CLR_RXTX_BIAS opcode */
	int8	rx2tx_biasentry;


	uint16 orig_rfctrloverride[2];
	uint16 orig_rfctrlauxreg[2];
	uint16 orig_rxlpf_rccal_hpc_ovr_val;
	bool is_orig;
	nphy_txgains_t nphy_ipa_pref_gain;
#ifdef NOISE_CAL_LCNXNPHY
	phy_noisecal_t nphy_noisecalvars;
#endif

	uint16 rccal_capval[6];
	bool ncb_triso_comp_done;
	uint8 ppr_offsets_copied;
	int16 noisecal_rssi_offset[NPHY_CORE_NUM];
	bool    nphy_cck_digloft_war_en; /* WAR for HW43242-62 */
	bool    nphy_cck_filtbw_war_en;  /* WAR for HW43242-61 */
	uint16 bphy_loft_correction[2];
	int8 sample_collect_gainadj;
	uint8 gainindex;                 /* used for 4324B1 phyrxiqest -i option */
	uint8 iqestgain;                /* used for 4324B1 phyrxiqest -i option */
	bool  twostageLOCal;            /* Two stage LO Cal Flag */
	bool  lowpwrLoCalflag;          /* Flag to indicate LowPower Lo Cal */
	uint16  lowpwrDiq[2];           /* Digital LOFT coeffs for low power */
	int8 rssi_gain_delta_2g[NPHY_GAIN_DELTA_2G_PARAMS];
	int8 rssi_gain_delta_2gh[NPHY_GAIN_DELTA_2G_PARAMS];
	int8 rssi_gain_delta_2ghh[NPHY_GAIN_DELTA_2G_PARAMS];
	int8 rssi_gain_delta_5gl[NPHY_GAIN_DELTA_5G_PARAMS];
	int8 rssi_gain_delta_5gml[NPHY_GAIN_DELTA_5G_PARAMS];
	int8 rssi_gain_delta_5gmu[NPHY_GAIN_DELTA_5G_PARAMS];
	int8 rssi_gain_delta_5gh[NPHY_GAIN_DELTA_5G_PARAMS];
	int8 gain_cal_temp;
	uint16 tx_iqcal_rfphy_saveregs[12]; /* To save RF-PHY registers during TX-IQ cal */

	uint16 save_OVR19;
	uint16 save_OVR3; /* save Rout overrides during rxiqcal & restore back when done.
			   * Takes care of removing ACI override of gain during rxiqcal &
			   * restore after cal done.
			   */
	int32 last_valid_temp; /* For Tx Index Cap based on FSM tempsense */
	int32	ed_assert_thresh_dbm; /* nvram tunable for programming ed assert thresh */
	bool txidxcap_hi_inuse;
	bool txidxcap_lo_inuse;
#ifdef WLMEDIA_TXFILTER_OVERRIDE
	/* TX filter spectral mask override */
	int txfilter_sm_override;
#endif
};

enum {
	NPHY_FILT_OFDM20 = 0,
	NPHY_FILT_OFDM40 = 1,
	NPHY_FILT_CCK_GAUSS2_2 = 2,
	NPHY_FILT_4322_20MHZ = 3,
	NPHY_FILT_4322_40MHZ = 4,
	NPHY_FILT_ABAND_OFDM20 = 5,
	NPHY_FILT_CCK_JAPAN_CH14 = 6,
	NPHY_FILT_OFDM22 = 7,
	NPHY_FILT_53572_OFDM40 = 8,
	NPHY_FILT_43228_OFDM20 = 9,
	NPHY_FILT_CCK_43239 = 10,
	NPHY_FILT_43217_OFDM26 = 11,
	NPHY_FILT_43217_OFDM5 = 12,
	NPHY_FILT_43239_OFDM20 = 13,
	NPHY_FILT_43217_OFDM20 = 14,
	NPHY_FILT_OFDM3 = 15,
	NPHY_FILT_43239_OFDMTYPE_2 = 16,
	NPHY_FILT_4322_NEWEST = 17,
	NPHY_FILT_43242_NEWEST40 = 18,
	NPHY_FILT_4324B3_CCK_GAUSS2_2_MOD = 19,
	NPHY_FILT_4324X_MEDIA_OFDM2 = 20,
	NPHY_FILT_4324X_MEDIA_OFDM3 = 21,
	NPHY_FILT_4324X_MEDIA_CCK = 22,
	NPHY_FILT_4324B3_GAUSS6 = 23,
	NPHY_FILT_OFDM26_40MHZ = 24,
	NPHY_FILT_OFDM6_40MHZ = 25,
	NPHY_FILT_OFDM8_40MHZ = 26,
	NPHY_FILT_4322MOD1_4324X_EPA = 27,
	NPHY_FILT_OFDM1_20MHZ = 28,
	NPHY_FILT_4324X_EPA_40MHZ = 29,
	NPHY_FILT_4322MOD2_4324X_EPA = 30
};

extern void
wlc_phy_rfctrl_override_nphy_rev7(phy_info_t *pi, uint16 field, uint16 value, uint8 core_mask,
                                  uint8 off, uint8 override_id);

extern void
wlc_phy_rfctrl_override_nphy(phy_info_t *pi, uint16 field, uint16 value, uint8 core_mask,
                             uint8 off);

/* ********************* REMOVE *********************** */
int16 wlc_phy_rxgaincode_to_dB_nphy(phy_info_t *pi, uint16 gain_code);

#endif /* _wlc_phy_n_h_ */
