Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\sgspe\Downloads\bts_config_project\UART.qsys --block-symbol-file --output-directory="C:\Users\sgspe\Desktop\HDL files\newUart" --family="MAX 10" --part=10M50DAF484C6GES
Progress: Loading bts_config_project/UART.qsys
Progress: Reading input file
Progress: Adding rs232_0 [altera_up_avalon_rs232 16.1]
Progress: Parameterizing module rs232_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\sgspe\Downloads\bts_config_project\UART.qsys --synthesis=VERILOG --output-directory="C:\Users\sgspe\Desktop\HDL files\newUart\synthesis" --family="MAX 10" --part=10M50DAF484C6GES
Progress: Loading bts_config_project/UART.qsys
Progress: Reading input file
Progress: Adding rs232_0 [altera_up_avalon_rs232 16.1]
Progress: Parameterizing module rs232_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: UART: Generating UART "UART" for QUARTUS_SYNTH
Info: rs232_0: Starting Generation of RS232 UART
Info: rs232_0: "UART" instantiated altera_up_avalon_rs232 "rs232_0"
Info: UART: Done "UART" with 2 modules, 6 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
