$date
	Sun Oct 23 01:30:44 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#449459
b10110 !
1"
#449462
b10110 &
b10110 %
1$
#449463
0"
#449466
b1011 &
b1011 %
#449470
b100010 &
b100010 %
#449474
b10001 &
b10001 %
#449478
b110100 &
b110100 %
#449482
b11010 &
b11010 %
#449486
b1101 &
b1101 %
#449490
b101000 &
b101000 %
#449494
b10100 &
b10100 %
#449498
b1010 &
b1010 %
#449502
b101 &
b101 %
#449506
b10000 &
b10000 %
#449510
b1000 &
b1000 %
#449514
b100 &
b100 %
#449518
b10 &
b10 %
#449522
b1 &
b1 %
1#
#449526
b0 &
0#
b0 %
0$
#1411533
b1010 !
1"
#1411534
b1010 &
b1010 %
1$
#1411535
0"
#1411538
b101 &
b101 %
#1411542
b10000 &
b10000 %
#1411546
b1000 &
b1000 %
#1411550
b100 &
b100 %
#1411554
b10 &
b10 %
#1411558
b1 &
1#
b1 %
#1411562
b0 &
b0 %
0#
0$
#2455345
b10001 !
1"
#2455346
b10001 &
b10001 %
1$
#2455347
0"
#2455350
b110100 &
b110100 %
#2455354
b11010 &
b11010 %
#2455358
b1101 &
b1101 %
#2455362
b101000 &
b101000 %
#2455366
b10100 &
b10100 %
#2455370
b1010 &
b1010 %
#2455374
b101 &
b101 %
#2455378
b10000 &
b10000 %
#2455382
b1000 &
b1000 %
#2455386
b100 &
b100 %
#2455390
b10 &
b10 %
#2455394
b1 &
b1 %
1#
#2455398
b0 &
0#
b0 %
0$
#4500012
