/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [3:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [6:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_15z;
  wire [10:0] celloutsig_0_16z;
  wire [2:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [10:0] celloutsig_0_1z;
  wire [10:0] celloutsig_0_21z;
  reg [11:0] celloutsig_0_27z;
  wire [14:0] celloutsig_0_2z;
  wire [14:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_3z;
  wire [4:0] celloutsig_0_4z;
  wire [7:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [3:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [20:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [16:0] celloutsig_1_11z;
  wire [3:0] celloutsig_1_12z;
  wire [2:0] celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire [14:0] celloutsig_1_1z;
  wire [5:0] celloutsig_1_2z;
  wire [7:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [10:0] celloutsig_1_7z;
  wire [22:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_4z = !(in_data[185] ? celloutsig_1_2z[1] : celloutsig_1_0z[2]);
  assign celloutsig_0_19z = !(celloutsig_0_2z[9] ? celloutsig_0_17z[0] : celloutsig_0_8z);
  assign celloutsig_0_10z = ~((celloutsig_0_9z | celloutsig_0_1z[4]) & celloutsig_0_1z[3]);
  assign celloutsig_0_15z = ~((celloutsig_0_7z[3] | _00_) & celloutsig_0_8z);
  reg [3:0] _06_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _06_ <= 4'h0;
    else _06_ <= { celloutsig_0_4z[2:0], celloutsig_0_3z };
  assign { _00_, _01_[2:0] } = _06_;
  assign celloutsig_1_0z = in_data[183:163] & in_data[164:144];
  assign celloutsig_1_10z = { in_data[116:104], celloutsig_1_5z } > in_data[151:138];
  assign celloutsig_1_3z = in_data[111:104] % { 1'h1, celloutsig_1_2z[2], celloutsig_1_2z };
  assign celloutsig_0_2z = in_data[53:39] % { 1'h1, in_data[58:56], celloutsig_0_1z };
  assign celloutsig_1_12z = { celloutsig_1_1z[3:1], celloutsig_1_9z } * { celloutsig_1_11z[7:5], celloutsig_1_5z };
  assign celloutsig_0_7z = celloutsig_0_5z[5:2] * celloutsig_0_4z[3:0];
  assign celloutsig_0_30z = celloutsig_0_5z[4] ? { celloutsig_0_27z[11:6], celloutsig_0_18z, celloutsig_0_11z, celloutsig_0_19z } : { _00_, celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_27z };
  assign celloutsig_0_0z = in_data[9:6] != in_data[11:8];
  assign celloutsig_0_3z = in_data[94:86] != celloutsig_0_2z[8:0];
  assign celloutsig_0_31z = { celloutsig_0_16z[7:3], celloutsig_0_18z } != { celloutsig_0_21z[5:4], _00_, _01_[2:0] };
  assign celloutsig_1_7z = - in_data[187:177];
  assign celloutsig_1_18z = ~ celloutsig_1_12z[3:1];
  assign celloutsig_0_1z = ~ { in_data[16:7], celloutsig_0_0z };
  assign celloutsig_0_16z = ~ { celloutsig_0_0z, celloutsig_0_15z, celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_3z };
  assign celloutsig_0_17z = ~ celloutsig_0_2z[13:11];
  assign celloutsig_0_4z = { in_data[89:86], celloutsig_0_0z } | celloutsig_0_1z[7:3];
  assign celloutsig_1_11z = { celloutsig_1_1z, celloutsig_1_10z, celloutsig_1_4z } | celloutsig_1_0z[20:4];
  assign celloutsig_0_21z = { in_data[40:31], celloutsig_0_6z } | { celloutsig_0_1z[9:2], celloutsig_0_17z };
  assign celloutsig_0_6z = & celloutsig_0_1z;
  assign celloutsig_0_9z = | { celloutsig_0_3z, celloutsig_0_2z[9:7] };
  assign celloutsig_0_8z = ~^ celloutsig_0_1z[5:0];
  assign celloutsig_1_9z = ^ { celloutsig_1_8z[2:1], celloutsig_1_8z[16], celloutsig_1_1z };
  assign celloutsig_1_1z = in_data[129:115] >> celloutsig_1_0z[17:3];
  assign celloutsig_0_5z = celloutsig_0_2z[10:3] >> in_data[7:0];
  assign celloutsig_1_19z = { celloutsig_1_12z[3:1], celloutsig_1_10z } >> in_data[148:145];
  assign celloutsig_0_11z = celloutsig_0_2z[13:7] >> { celloutsig_0_1z[6], celloutsig_0_4z, celloutsig_0_9z };
  assign celloutsig_1_2z = celloutsig_1_0z[6:1] - celloutsig_1_0z[10:5];
  assign celloutsig_1_5z = ~((celloutsig_1_3z[0] & celloutsig_1_4z) | celloutsig_1_0z[12]);
  assign celloutsig_0_12z = ~((celloutsig_0_0z & celloutsig_0_10z) | celloutsig_0_8z);
  assign celloutsig_0_18z = ~((celloutsig_0_8z & celloutsig_0_12z) | celloutsig_0_11z[0]);
  always_latch
    if (!celloutsig_1_18z[0]) celloutsig_0_27z = 12'h000;
    else if (!clkin_data[64]) celloutsig_0_27z = { celloutsig_0_5z[5:2], celloutsig_0_3z, celloutsig_0_11z };
  assign celloutsig_1_8z[22:1] = ~ { celloutsig_1_7z[10:5], celloutsig_1_5z, celloutsig_1_1z };
  assign _01_[3] = _00_;
  assign celloutsig_1_8z[0] = celloutsig_1_8z[16];
  assign { out_data[130:128], out_data[99:96], out_data[46:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_30z, celloutsig_0_31z };
endmodule
