{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 22 09:14:34 2019 " "Info: Processing started: Wed May 22 09:14:34 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off problem3_4ch -c problem3_4ch " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off problem3_4ch -c problem3_4ch" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problem3_4ch.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file problem3_4ch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 problem3_4ch-problem3_4ch " "Info: Found design unit 1: problem3_4ch-problem3_4ch" {  } { { "problem3_4ch.vhd" "" { Text "E:/problem3_4ch/problem3_4ch.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 problem3_4ch " "Info: Found entity 1: problem3_4ch" {  } { { "problem3_4ch.vhd" "" { Text "E:/problem3_4ch/problem3_4ch.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "problem3_4ch " "Info: Elaborating entity \"problem3_4ch\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "switchSync problem3_4ch.vhd(21) " "Warning (10036): Verilog HDL or VHDL warning at problem3_4ch.vhd(21): object \"switchSync\" assigned a value but never read" {  } { { "problem3_4ch.vhd" "" { Text "E:/problem3_4ch/problem3_4ch.vhd" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "USEL problem3_4ch.vhd(24) " "Warning (10036): Verilog HDL or VHDL warning at problem3_4ch.vhd(24): object \"USEL\" assigned a value but never read" {  } { { "problem3_4ch.vhd" "" { Text "E:/problem3_4ch/problem3_4ch.vhd" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "20 " "Info: Implemented 20 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Info: Implemented 7 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Info: Implemented 4 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "9 " "Info: Implemented 9 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "271 " "Info: Peak virtual memory: 271 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 22 09:14:35 2019 " "Info: Processing ended: Wed May 22 09:14:35 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 22 09:14:36 2019 " "Info: Processing started: Wed May 22 09:14:36 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off problem3_4ch -c problem3_4ch " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off problem3_4ch -c problem3_4ch" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "problem3_4ch EPM240T100C5 " "Info: Selected device EPM240T100C5 for design \"problem3_4ch\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100I5 " "Info: Device EPM240T100I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100A5 " "Info: Device EPM240T100A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100C5 " "Info: Device EPM570T100C5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Info: Device EPM570T100I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100A5 " "Info: Device EPM570T100A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "11 11 " "Warning: No exact pin location assignment(s) for 11 pins of 11 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "leds\[0\] " "Info: Pin leds\[0\] not assigned to an exact location on the device" {  } { { "e:/quartusii 9.0/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartusii 9.0/quartus/quartus/bin/pin_planner.ppl" { leds[0] } } } { "problem3_4ch.vhd" "" { Text "E:/problem3_4ch/problem3_4ch.vhd" 12 -1 0 } } { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { leds[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "leds\[1\] " "Info: Pin leds\[1\] not assigned to an exact location on the device" {  } { { "e:/quartusii 9.0/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartusii 9.0/quartus/quartus/bin/pin_planner.ppl" { leds[1] } } } { "problem3_4ch.vhd" "" { Text "E:/problem3_4ch/problem3_4ch.vhd" 12 -1 0 } } { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { leds[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "leds\[2\] " "Info: Pin leds\[2\] not assigned to an exact location on the device" {  } { { "e:/quartusii 9.0/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartusii 9.0/quartus/quartus/bin/pin_planner.ppl" { leds[2] } } } { "problem3_4ch.vhd" "" { Text "E:/problem3_4ch/problem3_4ch.vhd" 12 -1 0 } } { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { leds[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "leds\[3\] " "Info: Pin leds\[3\] not assigned to an exact location on the device" {  } { { "e:/quartusii 9.0/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartusii 9.0/quartus/quartus/bin/pin_planner.ppl" { leds[3] } } } { "problem3_4ch.vhd" "" { Text "E:/problem3_4ch/problem3_4ch.vhd" 12 -1 0 } } { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { leds[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "switches\[0\] " "Info: Pin switches\[0\] not assigned to an exact location on the device" {  } { { "e:/quartusii 9.0/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartusii 9.0/quartus/quartus/bin/pin_planner.ppl" { switches[0] } } } { "problem3_4ch.vhd" "" { Text "E:/problem3_4ch/problem3_4ch.vhd" 11 -1 0 } } { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { switches[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk1M " "Info: Pin clk1M not assigned to an exact location on the device" {  } { { "e:/quartusii 9.0/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartusii 9.0/quartus/quartus/bin/pin_planner.ppl" { clk1M } } } { "problem3_4ch.vhd" "" { Text "E:/problem3_4ch/problem3_4ch.vhd" 8 -1 0 } } { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk1M } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "switches\[1\] " "Info: Pin switches\[1\] not assigned to an exact location on the device" {  } { { "e:/quartusii 9.0/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartusii 9.0/quartus/quartus/bin/pin_planner.ppl" { switches[1] } } } { "problem3_4ch.vhd" "" { Text "E:/problem3_4ch/problem3_4ch.vhd" 11 -1 0 } } { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { switches[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "switches\[3\] " "Info: Pin switches\[3\] not assigned to an exact location on the device" {  } { { "e:/quartusii 9.0/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartusii 9.0/quartus/quartus/bin/pin_planner.ppl" { switches[3] } } } { "problem3_4ch.vhd" "" { Text "E:/problem3_4ch/problem3_4ch.vhd" 11 -1 0 } } { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { switches[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "switches\[2\] " "Info: Pin switches\[2\] not assigned to an exact location on the device" {  } { { "e:/quartusii 9.0/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartusii 9.0/quartus/quartus/bin/pin_planner.ppl" { switches[2] } } } { "problem3_4ch.vhd" "" { Text "E:/problem3_4ch/problem3_4ch.vhd" 11 -1 0 } } { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { switches[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rstBtn " "Info: Pin rstBtn not assigned to an exact location on the device" {  } { { "e:/quartusii 9.0/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartusii 9.0/quartus/quartus/bin/pin_planner.ppl" { rstBtn } } } { "problem3_4ch.vhd" "" { Text "E:/problem3_4ch/problem3_4ch.vhd" 10 -1 0 } } { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { rstBtn } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clkBtn " "Info: Pin clkBtn not assigned to an exact location on the device" {  } { { "e:/quartusii 9.0/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartusii 9.0/quartus/quartus/bin/pin_planner.ppl" { clkBtn } } } { "problem3_4ch.vhd" "" { Text "E:/problem3_4ch/problem3_4ch.vhd" 9 -1 0 } } { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkBtn } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tsu 2.0 ns " "Info: Assuming a global tsu requirement of 2.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tco 1.0 ns " "Info: Assuming a global tco requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tpd 1.0 ns " "Info: Assuming a global tpd requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk1M Global clock in PIN 14 " "Info: Automatically promoted signal \"clk1M\" to use Global clock in PIN 14" {  } { { "problem3_4ch.vhd" "" { Text "E:/problem3_4ch/problem3_4ch.vhd" 8 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Extra Info: Moving registers into LUTs to improve timing and density" {  } {  } 1 0 "Moving registers into LUTs to improve timing and density" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Info: Started processing fast register assignments" {  } {  } 0 0 "Started processing fast register assignments" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Info: Finished processing fast register assignments" {  } {  } 0 0 "Finished processing fast register assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Extra Info: Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 0 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "10 unused 3.3V 6 4 0 " "Info: Number of I/O pins in group: 10 (unused VREF, 3.3V VCCIO, 6 input, 4 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 37 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  37 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 42 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  42 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "4.552 ns register pin " "Info: Estimated most critical path is register to pin delay of 4.552 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns success\[3\] 1 REG LAB_X2_Y4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X2_Y4; Fanout = 1; REG Node = 'success\[3\]'" {  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { success[3] } "NODE_NAME" } } { "problem3_4ch.vhd" "" { Text "E:/problem3_4ch/problem3_4ch.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.230 ns) + CELL(2.322 ns) 4.552 ns leds\[3\] 2 PIN PIN_70 0 " "Info: 2: + IC(2.230 ns) + CELL(2.322 ns) = 4.552 ns; Loc. = PIN_70; Fanout = 0; PIN Node = 'leds\[3\]'" {  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.552 ns" { success[3] leds[3] } "NODE_NAME" } } { "problem3_4ch.vhd" "" { Text "E:/problem3_4ch/problem3_4ch.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.322 ns ( 51.01 % ) " "Info: Total cell delay = 2.322 ns ( 51.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.230 ns ( 48.99 % ) " "Info: Total interconnect delay = 2.230 ns ( 48.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.552 ns" { success[3] leds[3] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X0_Y0 X8_Y5 " "Info: Peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "286 " "Info: Peak virtual memory: 286 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 22 09:14:39 2019 " "Info: Processing ended: Wed May 22 09:14:39 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 22 09:14:41 2019 " "Info: Processing started: Wed May 22 09:14:41 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off problem3_4ch -c problem3_4ch " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off problem3_4ch -c problem3_4ch" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "226 " "Info: Peak virtual memory: 226 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 22 09:14:41 2019 " "Info: Processing ended: Wed May 22 09:14:41 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 22 09:14:43 2019 " "Info: Processing started: Wed May 22 09:14:43 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off problem3_4ch -c problem3_4ch " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off problem3_4ch -c problem3_4ch" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk1M " "Info: Assuming node \"clk1M\" is an undefined clock" {  } { { "problem3_4ch.vhd" "" { Text "E:/problem3_4ch/problem3_4ch.vhd" 8 -1 0 } } { "e:/quartusii 9.0/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/quartusii 9.0/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk1M" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk1M register mode register success\[0\] 241.25 MHz 4.145 ns Internal " "Info: Clock \"clk1M\" has Internal fmax of 241.25 MHz between source register \"mode\" and destination register \"success\[0\]\" (period= 4.145 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.436 ns + Longest register register " "Info: + Longest register to register delay is 3.436 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns mode 1 REG LC_X2_Y4_N4 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X2_Y4_N4; Fanout = 6; REG Node = 'mode'" {  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { mode } "NODE_NAME" } } { "problem3_4ch.vhd" "" { Text "E:/problem3_4ch/problem3_4ch.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.001 ns) + CELL(0.511 ns) 1.512 ns success\[0\]~13 2 COMB LC_X2_Y4_N7 4 " "Info: 2: + IC(1.001 ns) + CELL(0.511 ns) = 1.512 ns; Loc. = LC_X2_Y4_N7; Fanout = 4; COMB Node = 'success\[0\]~13'" {  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.512 ns" { mode success[0]~13 } "NODE_NAME" } } { "problem3_4ch.vhd" "" { Text "E:/problem3_4ch/problem3_4ch.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.681 ns) + CELL(1.243 ns) 3.436 ns success\[0\] 3 REG LC_X2_Y4_N8 1 " "Info: 3: + IC(0.681 ns) + CELL(1.243 ns) = 3.436 ns; Loc. = LC_X2_Y4_N8; Fanout = 1; REG Node = 'success\[0\]'" {  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.924 ns" { success[0]~13 success[0] } "NODE_NAME" } } { "problem3_4ch.vhd" "" { Text "E:/problem3_4ch/problem3_4ch.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.754 ns ( 51.05 % ) " "Info: Total cell delay = 1.754 ns ( 51.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.682 ns ( 48.95 % ) " "Info: Total interconnect delay = 1.682 ns ( 48.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.436 ns" { mode success[0]~13 success[0] } "NODE_NAME" } } { "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "3.436 ns" { mode {} success[0]~13 {} success[0] {} } { 0.000ns 1.001ns 0.681ns } { 0.000ns 0.511ns 1.243ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk1M destination 3.348 ns + Shortest register " "Info: + Shortest clock path from clock \"clk1M\" to destination register is 3.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk1M 1 CLK PIN_14 7 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_14; Fanout = 7; CLK Node = 'clk1M'" {  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk1M } "NODE_NAME" } } { "problem3_4ch.vhd" "" { Text "E:/problem3_4ch/problem3_4ch.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.918 ns) 3.348 ns success\[0\] 2 REG LC_X2_Y4_N8 1 " "Info: 2: + IC(1.267 ns) + CELL(0.918 ns) = 3.348 ns; Loc. = LC_X2_Y4_N8; Fanout = 1; REG Node = 'success\[0\]'" {  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.185 ns" { clk1M success[0] } "NODE_NAME" } } { "problem3_4ch.vhd" "" { Text "E:/problem3_4ch/problem3_4ch.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 62.16 % ) " "Info: Total cell delay = 2.081 ns ( 62.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.267 ns ( 37.84 % ) " "Info: Total interconnect delay = 1.267 ns ( 37.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk1M success[0] } "NODE_NAME" } } { "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk1M {} clk1M~combout {} success[0] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk1M source 3.348 ns - Longest register " "Info: - Longest clock path from clock \"clk1M\" to source register is 3.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk1M 1 CLK PIN_14 7 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_14; Fanout = 7; CLK Node = 'clk1M'" {  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk1M } "NODE_NAME" } } { "problem3_4ch.vhd" "" { Text "E:/problem3_4ch/problem3_4ch.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.918 ns) 3.348 ns mode 2 REG LC_X2_Y4_N4 6 " "Info: 2: + IC(1.267 ns) + CELL(0.918 ns) = 3.348 ns; Loc. = LC_X2_Y4_N4; Fanout = 6; REG Node = 'mode'" {  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.185 ns" { clk1M mode } "NODE_NAME" } } { "problem3_4ch.vhd" "" { Text "E:/problem3_4ch/problem3_4ch.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 62.16 % ) " "Info: Total cell delay = 2.081 ns ( 62.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.267 ns ( 37.84 % ) " "Info: Total interconnect delay = 1.267 ns ( 37.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk1M mode } "NODE_NAME" } } { "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk1M {} clk1M~combout {} mode {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk1M success[0] } "NODE_NAME" } } { "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk1M {} clk1M~combout {} success[0] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } } { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk1M mode } "NODE_NAME" } } { "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk1M {} clk1M~combout {} mode {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "problem3_4ch.vhd" "" { Text "E:/problem3_4ch/problem3_4ch.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "problem3_4ch.vhd" "" { Text "E:/problem3_4ch/problem3_4ch.vhd" 59 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.436 ns" { mode success[0]~13 success[0] } "NODE_NAME" } } { "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "3.436 ns" { mode {} success[0]~13 {} success[0] {} } { 0.000ns 1.001ns 0.681ns } { 0.000ns 0.511ns 1.243ns } "" } } { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk1M success[0] } "NODE_NAME" } } { "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk1M {} clk1M~combout {} success[0] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } } { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk1M mode } "NODE_NAME" } } { "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk1M {} clk1M~combout {} mode {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "success\[0\] switches\[0\] clk1M 3.339 ns register " "Info: tsu for register \"success\[0\]\" (data pin = \"switches\[0\]\", clock pin = \"clk1M\") is 3.339 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.354 ns + Longest pin register " "Info: + Longest pin to register delay is 6.354 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns switches\[0\] 1 PIN PIN_8 5 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_8; Fanout = 5; PIN Node = 'switches\[0\]'" {  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { switches[0] } "NODE_NAME" } } { "problem3_4ch.vhd" "" { Text "E:/problem3_4ch/problem3_4ch.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.879 ns) + CELL(0.914 ns) 3.925 ns success\[0\]~8 2 COMB LC_X2_Y4_N6 1 " "Info: 2: + IC(1.879 ns) + CELL(0.914 ns) = 3.925 ns; Loc. = LC_X2_Y4_N6; Fanout = 1; COMB Node = 'success\[0\]~8'" {  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.793 ns" { switches[0] success[0]~8 } "NODE_NAME" } } { "problem3_4ch.vhd" "" { Text "E:/problem3_4ch/problem3_4ch.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 4.430 ns success\[0\]~13 3 COMB LC_X2_Y4_N7 4 " "Info: 3: + IC(0.305 ns) + CELL(0.200 ns) = 4.430 ns; Loc. = LC_X2_Y4_N7; Fanout = 4; COMB Node = 'success\[0\]~13'" {  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { success[0]~8 success[0]~13 } "NODE_NAME" } } { "problem3_4ch.vhd" "" { Text "E:/problem3_4ch/problem3_4ch.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.681 ns) + CELL(1.243 ns) 6.354 ns success\[0\] 4 REG LC_X2_Y4_N8 1 " "Info: 4: + IC(0.681 ns) + CELL(1.243 ns) = 6.354 ns; Loc. = LC_X2_Y4_N8; Fanout = 1; REG Node = 'success\[0\]'" {  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.924 ns" { success[0]~13 success[0] } "NODE_NAME" } } { "problem3_4ch.vhd" "" { Text "E:/problem3_4ch/problem3_4ch.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.489 ns ( 54.91 % ) " "Info: Total cell delay = 3.489 ns ( 54.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.865 ns ( 45.09 % ) " "Info: Total interconnect delay = 2.865 ns ( 45.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.354 ns" { switches[0] success[0]~8 success[0]~13 success[0] } "NODE_NAME" } } { "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "6.354 ns" { switches[0] {} switches[0]~combout {} success[0]~8 {} success[0]~13 {} success[0] {} } { 0.000ns 0.000ns 1.879ns 0.305ns 0.681ns } { 0.000ns 1.132ns 0.914ns 0.200ns 1.243ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "problem3_4ch.vhd" "" { Text "E:/problem3_4ch/problem3_4ch.vhd" 59 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk1M destination 3.348 ns - Shortest register " "Info: - Shortest clock path from clock \"clk1M\" to destination register is 3.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk1M 1 CLK PIN_14 7 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_14; Fanout = 7; CLK Node = 'clk1M'" {  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk1M } "NODE_NAME" } } { "problem3_4ch.vhd" "" { Text "E:/problem3_4ch/problem3_4ch.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.918 ns) 3.348 ns success\[0\] 2 REG LC_X2_Y4_N8 1 " "Info: 2: + IC(1.267 ns) + CELL(0.918 ns) = 3.348 ns; Loc. = LC_X2_Y4_N8; Fanout = 1; REG Node = 'success\[0\]'" {  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.185 ns" { clk1M success[0] } "NODE_NAME" } } { "problem3_4ch.vhd" "" { Text "E:/problem3_4ch/problem3_4ch.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 62.16 % ) " "Info: Total cell delay = 2.081 ns ( 62.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.267 ns ( 37.84 % ) " "Info: Total interconnect delay = 1.267 ns ( 37.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk1M success[0] } "NODE_NAME" } } { "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk1M {} clk1M~combout {} success[0] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.354 ns" { switches[0] success[0]~8 success[0]~13 success[0] } "NODE_NAME" } } { "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "6.354 ns" { switches[0] {} switches[0]~combout {} success[0]~8 {} success[0]~13 {} success[0] {} } { 0.000ns 0.000ns 1.879ns 0.305ns 0.681ns } { 0.000ns 1.132ns 0.914ns 0.200ns 1.243ns } "" } } { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk1M success[0] } "NODE_NAME" } } { "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk1M {} clk1M~combout {} success[0] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk1M leds\[3\] success\[3\] 8.577 ns register " "Info: tco from clock \"clk1M\" to destination pin \"leds\[3\]\" through register \"success\[3\]\" is 8.577 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk1M source 3.348 ns + Longest register " "Info: + Longest clock path from clock \"clk1M\" to source register is 3.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk1M 1 CLK PIN_14 7 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_14; Fanout = 7; CLK Node = 'clk1M'" {  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk1M } "NODE_NAME" } } { "problem3_4ch.vhd" "" { Text "E:/problem3_4ch/problem3_4ch.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.918 ns) 3.348 ns success\[3\] 2 REG LC_X2_Y4_N3 1 " "Info: 2: + IC(1.267 ns) + CELL(0.918 ns) = 3.348 ns; Loc. = LC_X2_Y4_N3; Fanout = 1; REG Node = 'success\[3\]'" {  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.185 ns" { clk1M success[3] } "NODE_NAME" } } { "problem3_4ch.vhd" "" { Text "E:/problem3_4ch/problem3_4ch.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 62.16 % ) " "Info: Total cell delay = 2.081 ns ( 62.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.267 ns ( 37.84 % ) " "Info: Total interconnect delay = 1.267 ns ( 37.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk1M success[3] } "NODE_NAME" } } { "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk1M {} clk1M~combout {} success[3] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "problem3_4ch.vhd" "" { Text "E:/problem3_4ch/problem3_4ch.vhd" 59 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.853 ns + Longest register pin " "Info: + Longest register to pin delay is 4.853 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns success\[3\] 1 REG LC_X2_Y4_N3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X2_Y4_N3; Fanout = 1; REG Node = 'success\[3\]'" {  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { success[3] } "NODE_NAME" } } { "problem3_4ch.vhd" "" { Text "E:/problem3_4ch/problem3_4ch.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.531 ns) + CELL(2.322 ns) 4.853 ns leds\[3\] 2 PIN PIN_70 0 " "Info: 2: + IC(2.531 ns) + CELL(2.322 ns) = 4.853 ns; Loc. = PIN_70; Fanout = 0; PIN Node = 'leds\[3\]'" {  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.853 ns" { success[3] leds[3] } "NODE_NAME" } } { "problem3_4ch.vhd" "" { Text "E:/problem3_4ch/problem3_4ch.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.322 ns ( 47.85 % ) " "Info: Total cell delay = 2.322 ns ( 47.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.531 ns ( 52.15 % ) " "Info: Total interconnect delay = 2.531 ns ( 52.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.853 ns" { success[3] leds[3] } "NODE_NAME" } } { "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "4.853 ns" { success[3] {} leds[3] {} } { 0.000ns 2.531ns } { 0.000ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk1M success[3] } "NODE_NAME" } } { "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk1M {} clk1M~combout {} success[3] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } } { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.853 ns" { success[3] leds[3] } "NODE_NAME" } } { "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "4.853 ns" { success[3] {} leds[3] {} } { 0.000ns 2.531ns } { 0.000ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "mode rstBtn clk1M -1.280 ns register " "Info: th for register \"mode\" (data pin = \"rstBtn\", clock pin = \"clk1M\") is -1.280 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk1M destination 3.348 ns + Longest register " "Info: + Longest clock path from clock \"clk1M\" to destination register is 3.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk1M 1 CLK PIN_14 7 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_14; Fanout = 7; CLK Node = 'clk1M'" {  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk1M } "NODE_NAME" } } { "problem3_4ch.vhd" "" { Text "E:/problem3_4ch/problem3_4ch.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.918 ns) 3.348 ns mode 2 REG LC_X2_Y4_N4 6 " "Info: 2: + IC(1.267 ns) + CELL(0.918 ns) = 3.348 ns; Loc. = LC_X2_Y4_N4; Fanout = 6; REG Node = 'mode'" {  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.185 ns" { clk1M mode } "NODE_NAME" } } { "problem3_4ch.vhd" "" { Text "E:/problem3_4ch/problem3_4ch.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 62.16 % ) " "Info: Total cell delay = 2.081 ns ( 62.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.267 ns ( 37.84 % ) " "Info: Total interconnect delay = 1.267 ns ( 37.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk1M mode } "NODE_NAME" } } { "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk1M {} clk1M~combout {} mode {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "problem3_4ch.vhd" "" { Text "E:/problem3_4ch/problem3_4ch.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.849 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.849 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns rstBtn 1 PIN PIN_15 1 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_15; Fanout = 1; PIN Node = 'rstBtn'" {  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { rstBtn } "NODE_NAME" } } { "problem3_4ch.vhd" "" { Text "E:/problem3_4ch/problem3_4ch.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.534 ns) + CELL(1.183 ns) 4.849 ns mode 2 REG LC_X2_Y4_N4 6 " "Info: 2: + IC(2.534 ns) + CELL(1.183 ns) = 4.849 ns; Loc. = LC_X2_Y4_N4; Fanout = 6; REG Node = 'mode'" {  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.717 ns" { rstBtn mode } "NODE_NAME" } } { "problem3_4ch.vhd" "" { Text "E:/problem3_4ch/problem3_4ch.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.315 ns ( 47.74 % ) " "Info: Total cell delay = 2.315 ns ( 47.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.534 ns ( 52.26 % ) " "Info: Total interconnect delay = 2.534 ns ( 52.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.849 ns" { rstBtn mode } "NODE_NAME" } } { "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "4.849 ns" { rstBtn {} rstBtn~combout {} mode {} } { 0.000ns 0.000ns 2.534ns } { 0.000ns 1.132ns 1.183ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk1M mode } "NODE_NAME" } } { "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk1M {} clk1M~combout {} mode {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } } { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.849 ns" { rstBtn mode } "NODE_NAME" } } { "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "4.849 ns" { rstBtn {} rstBtn~combout {} mode {} } { 0.000ns 0.000ns 2.534ns } { 0.000ns 1.132ns 1.183ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "212 " "Info: Peak virtual memory: 212 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 22 09:14:43 2019 " "Info: Processing ended: Wed May 22 09:14:43 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 6 s " "Info: Quartus II Full Compilation was successful. 0 errors, 6 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
