<profile>

<section name = "Vitis HLS Report for 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28'" level="0">
<item name = "Date">Sun Sep  7 15:35:02 2025
</item>
<item name = "Version">2025.1 (Build 6135595 on May 21 2025)</item>
<item name = "Project">fmm_reduce_kernel</item>
<item name = "Solution">hls (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-3</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.240 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">3, 3, 30.000 ns, 30.000 ns, 1, 1, loop auto-rewind stp (delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_164_2">1, 1, 2, 1, 1, 0, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 255, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 58, -</column>
<column name="Register">-, -, 168, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln164_fu_178_p2">+, 0, 0, 41, 34, 2</column>
<column name="add_ln166_1_fu_163_p2">+, 0, 0, 24, 17, 17</column>
<column name="add_ln166_fu_153_p2">+, 0, 0, 42, 35, 35</column>
<column name="or_cond285_i_fu_219_p2">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln164_fu_184_p2">icmp, 0, 0, 41, 34, 34</column>
<column name="icmp_ln167_fu_196_p2">icmp, 0, 0, 39, 32, 1</column>
<column name="move_type_2_fu_202_p3">select, 0, 0, 32, 1, 32</column>
<column name="row2_2_fu_211_p3">select, 0, 0, 32, 1, 32</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_r_1">13, 3, 34, 102</column>
<column name="move_type_fu_46">9, 2, 32, 64</column>
<column name="r_fu_54">9, 2, 34, 68</column>
<column name="row2_fu_50">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln164_reg_269">34, 0, 34, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="icmp_ln164_reg_274">1, 0, 1, 0</column>
<column name="move_type_fu_46">32, 0, 32, 0</column>
<column name="r_fu_54">34, 0, 34, 0</column>
<column name="row2_fu_50">32, 0, 32, 0</column>
<column name="trunc_ln167_reg_264">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28, return value</column>
<column name="zext_ln164_1">in, 32, ap_none, zext_ln164_1, scalar</column>
<column name="idxprom4_i12_i_i_i">in, 17, ap_none, idxprom4_i12_i_i_i, scalar</column>
<column name="M_e_address0">out, 17, ap_memory, M_e, array</column>
<column name="M_e_ce0">out, 1, ap_memory, M_e, array</column>
<column name="M_e_q0">in, 32, ap_memory, M_e, array</column>
<column name="sext_ln164_1">in, 32, ap_none, sext_ln164_1, scalar</column>
<column name="move_type_4_out">out, 32, ap_vld, move_type_4_out, pointer</column>
<column name="move_type_4_out_ap_vld">out, 1, ap_vld, move_type_4_out, pointer</column>
<column name="row2_4_out">out, 32, ap_vld, row2_4_out, pointer</column>
<column name="row2_4_out_ap_vld">out, 1, ap_vld, row2_4_out, pointer</column>
</table>
</item>
</section>
</profile>
