TimeQuest Timing Analyzer report for MIC1
Tue Dec 03 11:42:08 2024
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'CLOCK'
 12. Slow Model Hold: 'CLOCK'
 13. Slow Model Minimum Pulse Width: 'CLOCK'
 14. Setup Times
 15. Hold Times
 16. Clock to Output Times
 17. Minimum Clock to Output Times
 18. Propagation Delay
 19. Minimum Propagation Delay
 20. Fast Model Setup Summary
 21. Fast Model Hold Summary
 22. Fast Model Recovery Summary
 23. Fast Model Removal Summary
 24. Fast Model Minimum Pulse Width Summary
 25. Fast Model Setup: 'CLOCK'
 26. Fast Model Hold: 'CLOCK'
 27. Fast Model Minimum Pulse Width: 'CLOCK'
 28. Setup Times
 29. Hold Times
 30. Clock to Output Times
 31. Minimum Clock to Output Times
 32. Propagation Delay
 33. Minimum Propagation Delay
 34. Multicorner Timing Analysis Summary
 35. Setup Times
 36. Hold Times
 37. Clock to Output Times
 38. Minimum Clock to Output Times
 39. Progagation Delay
 40. Minimum Progagation Delay
 41. Setup Transfers
 42. Hold Transfers
 43. Report TCCS
 44. Report RSKM
 45. Unconstrained Paths
 46. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; MIC1                                                              ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C5T144C6                                                       ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 16     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                            ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets   ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; CLOCK      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+


+--------------------------------------------------+
; Slow Model Fmax Summary                          ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 125.88 MHz ; 125.88 MHz      ; CLOCK      ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------+
; Slow Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; CLOCK ; -4.743 ; -159.582      ;
+-------+--------+---------------+


+-------------------------------+
; Slow Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; CLOCK ; 1.847 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; CLOCK ; -1.423 ; -106.836              ;
+-------+--------+-----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK'                                                                                                                                                                                                                                                                                            ;
+--------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                         ; To Node                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.743 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg0 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; -0.011     ; 5.697      ;
; -4.743 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg1 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; -0.011     ; 5.697      ;
; -4.743 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg2 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; -0.011     ; 5.697      ;
; -4.743 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg3 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; -0.011     ; 5.697      ;
; -4.743 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg4 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; -0.011     ; 5.697      ;
; -4.743 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg5 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; -0.011     ; 5.697      ;
; -4.743 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg6 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; -0.011     ; 5.697      ;
; -4.743 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg7 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; -0.011     ; 5.697      ;
; -4.743 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg8 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; -0.011     ; 5.697      ;
; -4.710 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg0 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg8 ; CLOCK        ; CLOCK       ; 1.000        ; -0.005     ; 5.670      ;
; -4.710 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg1 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg8 ; CLOCK        ; CLOCK       ; 1.000        ; -0.005     ; 5.670      ;
; -4.710 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg2 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg8 ; CLOCK        ; CLOCK       ; 1.000        ; -0.005     ; 5.670      ;
; -4.710 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg3 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg8 ; CLOCK        ; CLOCK       ; 1.000        ; -0.005     ; 5.670      ;
; -4.710 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg4 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg8 ; CLOCK        ; CLOCK       ; 1.000        ; -0.005     ; 5.670      ;
; -4.710 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg5 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg8 ; CLOCK        ; CLOCK       ; 1.000        ; -0.005     ; 5.670      ;
; -4.710 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg6 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg8 ; CLOCK        ; CLOCK       ; 1.000        ; -0.005     ; 5.670      ;
; -4.710 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg7 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg8 ; CLOCK        ; CLOCK       ; 1.000        ; -0.005     ; 5.670      ;
; -4.710 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg8 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg8 ; CLOCK        ; CLOCK       ; 1.000        ; -0.005     ; 5.670      ;
; -4.697 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg0 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; 0.004      ; 5.666      ;
; -4.697 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg1 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; 0.004      ; 5.666      ;
; -4.697 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg2 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; 0.004      ; 5.666      ;
; -4.697 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg3 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; 0.004      ; 5.666      ;
; -4.697 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg4 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; 0.004      ; 5.666      ;
; -4.697 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg5 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; 0.004      ; 5.666      ;
; -4.697 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg6 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; 0.004      ; 5.666      ;
; -4.697 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg7 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; 0.004      ; 5.666      ;
; -4.697 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg8 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; 0.004      ; 5.666      ;
; -4.609 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg0 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg1  ; CLOCK        ; CLOCK       ; 1.000        ; -0.006     ; 5.568      ;
; -4.609 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg1  ; CLOCK        ; CLOCK       ; 1.000        ; -0.006     ; 5.568      ;
; -4.609 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg2 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg1  ; CLOCK        ; CLOCK       ; 1.000        ; -0.006     ; 5.568      ;
; -4.609 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg3 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg1  ; CLOCK        ; CLOCK       ; 1.000        ; -0.006     ; 5.568      ;
; -4.609 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg4 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg1  ; CLOCK        ; CLOCK       ; 1.000        ; -0.006     ; 5.568      ;
; -4.609 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg5 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg1  ; CLOCK        ; CLOCK       ; 1.000        ; -0.006     ; 5.568      ;
; -4.609 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg1  ; CLOCK        ; CLOCK       ; 1.000        ; -0.006     ; 5.568      ;
; -4.609 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg1  ; CLOCK        ; CLOCK       ; 1.000        ; -0.006     ; 5.568      ;
; -4.609 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg8 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg1  ; CLOCK        ; CLOCK       ; 1.000        ; -0.006     ; 5.568      ;
; -4.582 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg0 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 5.547      ;
; -4.582 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 5.547      ;
; -4.582 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg2 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 5.547      ;
; -4.582 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg3 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 5.547      ;
; -4.582 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg4 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 5.547      ;
; -4.582 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg5 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 5.547      ;
; -4.582 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 5.547      ;
; -4.582 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 5.547      ;
; -4.582 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg8 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 5.547      ;
; -4.532 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg0 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg1  ; CLOCK        ; CLOCK       ; 1.000        ; 0.009      ; 5.506      ;
; -4.532 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg1  ; CLOCK        ; CLOCK       ; 1.000        ; 0.009      ; 5.506      ;
; -4.532 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg2 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg1  ; CLOCK        ; CLOCK       ; 1.000        ; 0.009      ; 5.506      ;
; -4.532 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg3 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg1  ; CLOCK        ; CLOCK       ; 1.000        ; 0.009      ; 5.506      ;
; -4.532 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg4 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg1  ; CLOCK        ; CLOCK       ; 1.000        ; 0.009      ; 5.506      ;
; -4.532 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg5 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg1  ; CLOCK        ; CLOCK       ; 1.000        ; 0.009      ; 5.506      ;
; -4.532 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg1  ; CLOCK        ; CLOCK       ; 1.000        ; 0.009      ; 5.506      ;
; -4.532 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg1  ; CLOCK        ; CLOCK       ; 1.000        ; 0.009      ; 5.506      ;
; -4.532 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg8 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg1  ; CLOCK        ; CLOCK       ; 1.000        ; 0.009      ; 5.506      ;
; -4.458 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg0 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg6  ; CLOCK        ; CLOCK       ; 1.000        ; -0.006     ; 5.417      ;
; -4.458 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg6  ; CLOCK        ; CLOCK       ; 1.000        ; -0.006     ; 5.417      ;
; -4.458 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg2 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg6  ; CLOCK        ; CLOCK       ; 1.000        ; -0.006     ; 5.417      ;
; -4.458 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg3 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg6  ; CLOCK        ; CLOCK       ; 1.000        ; -0.006     ; 5.417      ;
; -4.458 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg4 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg6  ; CLOCK        ; CLOCK       ; 1.000        ; -0.006     ; 5.417      ;
; -4.458 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg5 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg6  ; CLOCK        ; CLOCK       ; 1.000        ; -0.006     ; 5.417      ;
; -4.458 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg6  ; CLOCK        ; CLOCK       ; 1.000        ; -0.006     ; 5.417      ;
; -4.458 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg6  ; CLOCK        ; CLOCK       ; 1.000        ; -0.006     ; 5.417      ;
; -4.458 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg8 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg6  ; CLOCK        ; CLOCK       ; 1.000        ; -0.006     ; 5.417      ;
; -4.447 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg0 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg7  ; CLOCK        ; CLOCK       ; 1.000        ; -0.006     ; 5.406      ;
; -4.447 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg7  ; CLOCK        ; CLOCK       ; 1.000        ; -0.006     ; 5.406      ;
; -4.447 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg2 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg7  ; CLOCK        ; CLOCK       ; 1.000        ; -0.006     ; 5.406      ;
; -4.447 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg3 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg7  ; CLOCK        ; CLOCK       ; 1.000        ; -0.006     ; 5.406      ;
; -4.447 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg4 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg7  ; CLOCK        ; CLOCK       ; 1.000        ; -0.006     ; 5.406      ;
; -4.447 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg5 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg7  ; CLOCK        ; CLOCK       ; 1.000        ; -0.006     ; 5.406      ;
; -4.447 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg7  ; CLOCK        ; CLOCK       ; 1.000        ; -0.006     ; 5.406      ;
; -4.447 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg7  ; CLOCK        ; CLOCK       ; 1.000        ; -0.006     ; 5.406      ;
; -4.447 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg8 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg7  ; CLOCK        ; CLOCK       ; 1.000        ; -0.006     ; 5.406      ;
; -4.444 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg0 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg2  ; CLOCK        ; CLOCK       ; 1.000        ; -0.006     ; 5.403      ;
; -4.444 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg2  ; CLOCK        ; CLOCK       ; 1.000        ; -0.006     ; 5.403      ;
; -4.444 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg2 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg2  ; CLOCK        ; CLOCK       ; 1.000        ; -0.006     ; 5.403      ;
; -4.444 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg3 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg2  ; CLOCK        ; CLOCK       ; 1.000        ; -0.006     ; 5.403      ;
; -4.444 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg4 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg2  ; CLOCK        ; CLOCK       ; 1.000        ; -0.006     ; 5.403      ;
; -4.444 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg5 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg2  ; CLOCK        ; CLOCK       ; 1.000        ; -0.006     ; 5.403      ;
; -4.444 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg2  ; CLOCK        ; CLOCK       ; 1.000        ; -0.006     ; 5.403      ;
; -4.444 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg2  ; CLOCK        ; CLOCK       ; 1.000        ; -0.006     ; 5.403      ;
; -4.444 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg8 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg2  ; CLOCK        ; CLOCK       ; 1.000        ; -0.006     ; 5.403      ;
; -4.441 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg0 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg4  ; CLOCK        ; CLOCK       ; 1.000        ; -0.006     ; 5.400      ;
; -4.441 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg4  ; CLOCK        ; CLOCK       ; 1.000        ; -0.006     ; 5.400      ;
; -4.441 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg2 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg4  ; CLOCK        ; CLOCK       ; 1.000        ; -0.006     ; 5.400      ;
; -4.441 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg3 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg4  ; CLOCK        ; CLOCK       ; 1.000        ; -0.006     ; 5.400      ;
; -4.441 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg4 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg4  ; CLOCK        ; CLOCK       ; 1.000        ; -0.006     ; 5.400      ;
; -4.441 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg5 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg4  ; CLOCK        ; CLOCK       ; 1.000        ; -0.006     ; 5.400      ;
; -4.441 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg4  ; CLOCK        ; CLOCK       ; 1.000        ; -0.006     ; 5.400      ;
; -4.441 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg4  ; CLOCK        ; CLOCK       ; 1.000        ; -0.006     ; 5.400      ;
; -4.441 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg8 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg4  ; CLOCK        ; CLOCK       ; 1.000        ; -0.006     ; 5.400      ;
; -4.418 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg0 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 5.383      ;
; -4.418 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg0 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg4 ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 5.383      ;
; -4.418 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 5.383      ;
; -4.418 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg2 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 5.383      ;
; -4.418 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg3 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 5.383      ;
; -4.418 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg4 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 5.383      ;
; -4.418 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg5 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 5.383      ;
; -4.418 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 5.383      ;
; -4.418 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 5.383      ;
; -4.418 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg8 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 5.383      ;
+--------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK'                                                                                                                                                                                                                                                                                            ;
+-------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                         ; To Node                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.847 ; MPC_GENERATOR:inst2|inst1                                                                                         ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg8 ; CLOCK        ; CLOCK       ; -0.500       ; 0.060      ; 1.641      ;
; 2.132 ; MPC_GENERATOR:inst2|inst1                                                                                         ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg8  ; CLOCK        ; CLOCK       ; -0.500       ; 0.064      ; 1.930      ;
; 2.145 ; MPC_GENERATOR:inst2|inst1                                                                                         ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg8 ; CLOCK        ; CLOCK       ; -0.500       ; 0.055      ; 1.934      ;
; 2.154 ; MPC_GENERATOR:inst2|inst8                                                                                         ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg8 ; CLOCK        ; CLOCK       ; -0.500       ; 0.060      ; 1.948      ;
; 2.178 ; MPC_GENERATOR:inst2|inst1                                                                                         ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg8  ; CLOCK        ; CLOCK       ; -0.500       ; 0.049      ; 1.961      ;
; 2.439 ; MPC_GENERATOR:inst2|inst8                                                                                         ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg8  ; CLOCK        ; CLOCK       ; -0.500       ; 0.064      ; 2.237      ;
; 2.452 ; MPC_GENERATOR:inst2|inst8                                                                                         ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg8 ; CLOCK        ; CLOCK       ; -0.500       ; 0.055      ; 2.241      ;
; 2.485 ; MPC_GENERATOR:inst2|inst8                                                                                         ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg8  ; CLOCK        ; CLOCK       ; -0.500       ; 0.049      ; 2.268      ;
; 4.234 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg0 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg7 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 4.468      ;
; 4.234 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg1 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg7 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 4.468      ;
; 4.234 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg2 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg7 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 4.468      ;
; 4.234 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg3 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg7 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 4.468      ;
; 4.234 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg4 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg7 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 4.468      ;
; 4.234 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg5 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg7 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 4.468      ;
; 4.234 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg6 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg7 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 4.468      ;
; 4.234 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg7 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg7 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 4.468      ;
; 4.234 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg8 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg7 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 4.468      ;
; 4.242 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg0  ; inst1                                                                                                             ; CLOCK        ; CLOCK       ; -0.500       ; -0.065     ; 3.943      ;
; 4.242 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg1  ; inst1                                                                                                             ; CLOCK        ; CLOCK       ; -0.500       ; -0.065     ; 3.943      ;
; 4.242 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg2  ; inst1                                                                                                             ; CLOCK        ; CLOCK       ; -0.500       ; -0.065     ; 3.943      ;
; 4.242 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg3  ; inst1                                                                                                             ; CLOCK        ; CLOCK       ; -0.500       ; -0.065     ; 3.943      ;
; 4.242 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg4  ; inst1                                                                                                             ; CLOCK        ; CLOCK       ; -0.500       ; -0.065     ; 3.943      ;
; 4.242 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg5  ; inst1                                                                                                             ; CLOCK        ; CLOCK       ; -0.500       ; -0.065     ; 3.943      ;
; 4.242 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg6  ; inst1                                                                                                             ; CLOCK        ; CLOCK       ; -0.500       ; -0.065     ; 3.943      ;
; 4.242 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg7  ; inst1                                                                                                             ; CLOCK        ; CLOCK       ; -0.500       ; -0.065     ; 3.943      ;
; 4.242 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg8  ; inst1                                                                                                             ; CLOCK        ; CLOCK       ; -0.500       ; -0.065     ; 3.943      ;
; 4.462 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg0 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg5 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 4.696      ;
; 4.462 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg0 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg3 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 4.696      ;
; 4.462 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg5 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 4.696      ;
; 4.462 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg2 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg5 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 4.696      ;
; 4.462 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg3 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg5 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 4.696      ;
; 4.462 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg4 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg5 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 4.696      ;
; 4.462 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg5 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg5 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 4.696      ;
; 4.462 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg5 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 4.696      ;
; 4.462 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg5 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 4.696      ;
; 4.462 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg8 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg5 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 4.696      ;
; 4.462 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg3 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 4.696      ;
; 4.462 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg2 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg3 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 4.696      ;
; 4.462 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg3 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg3 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 4.696      ;
; 4.462 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg4 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg3 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 4.696      ;
; 4.462 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg5 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg3 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 4.696      ;
; 4.462 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg3 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 4.696      ;
; 4.462 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg3 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 4.696      ;
; 4.462 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg8 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg3 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 4.696      ;
; 4.507 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg0 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg0 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 4.741      ;
; 4.507 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg0 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 4.741      ;
; 4.507 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg2 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg0 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 4.741      ;
; 4.507 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg3 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg0 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 4.741      ;
; 4.507 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg4 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg0 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 4.741      ;
; 4.507 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg5 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg0 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 4.741      ;
; 4.507 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg0 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 4.741      ;
; 4.507 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg0 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 4.741      ;
; 4.507 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg8 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg0 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 4.741      ;
; 4.525 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg0 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ; CLOCK        ; CLOCK       ; 0.000        ; -0.005     ; 4.754      ;
; 4.525 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg1 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ; CLOCK        ; CLOCK       ; 0.000        ; -0.005     ; 4.754      ;
; 4.525 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg2 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ; CLOCK        ; CLOCK       ; 0.000        ; -0.005     ; 4.754      ;
; 4.525 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg3 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ; CLOCK        ; CLOCK       ; 0.000        ; -0.005     ; 4.754      ;
; 4.525 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg4 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ; CLOCK        ; CLOCK       ; 0.000        ; -0.005     ; 4.754      ;
; 4.525 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg5 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ; CLOCK        ; CLOCK       ; 0.000        ; -0.005     ; 4.754      ;
; 4.525 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg6 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ; CLOCK        ; CLOCK       ; 0.000        ; -0.005     ; 4.754      ;
; 4.525 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg7 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ; CLOCK        ; CLOCK       ; 0.000        ; -0.005     ; 4.754      ;
; 4.525 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg8 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ; CLOCK        ; CLOCK       ; 0.000        ; -0.005     ; 4.754      ;
; 4.537 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg0 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg7  ; CLOCK        ; CLOCK       ; 0.000        ; 0.004      ; 4.775      ;
; 4.537 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg1 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg7  ; CLOCK        ; CLOCK       ; 0.000        ; 0.004      ; 4.775      ;
; 4.537 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg2 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg7  ; CLOCK        ; CLOCK       ; 0.000        ; 0.004      ; 4.775      ;
; 4.537 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg3 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg7  ; CLOCK        ; CLOCK       ; 0.000        ; 0.004      ; 4.775      ;
; 4.537 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg4 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg7  ; CLOCK        ; CLOCK       ; 0.000        ; 0.004      ; 4.775      ;
; 4.537 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg5 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg7  ; CLOCK        ; CLOCK       ; 0.000        ; 0.004      ; 4.775      ;
; 4.537 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg6 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg7  ; CLOCK        ; CLOCK       ; 0.000        ; 0.004      ; 4.775      ;
; 4.537 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg7 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg7  ; CLOCK        ; CLOCK       ; 0.000        ; 0.004      ; 4.775      ;
; 4.537 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg8 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg7  ; CLOCK        ; CLOCK       ; 0.000        ; 0.004      ; 4.775      ;
; 4.570 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg0 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg7  ; CLOCK        ; CLOCK       ; 0.000        ; -0.011     ; 4.793      ;
; 4.570 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg1 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg7  ; CLOCK        ; CLOCK       ; 0.000        ; -0.011     ; 4.793      ;
; 4.570 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg2 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg7  ; CLOCK        ; CLOCK       ; 0.000        ; -0.011     ; 4.793      ;
; 4.570 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg3 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg7  ; CLOCK        ; CLOCK       ; 0.000        ; -0.011     ; 4.793      ;
; 4.570 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg4 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg7  ; CLOCK        ; CLOCK       ; 0.000        ; -0.011     ; 4.793      ;
; 4.570 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg5 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg7  ; CLOCK        ; CLOCK       ; 0.000        ; -0.011     ; 4.793      ;
; 4.570 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg6 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg7  ; CLOCK        ; CLOCK       ; 0.000        ; -0.011     ; 4.793      ;
; 4.570 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg7 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg7  ; CLOCK        ; CLOCK       ; 0.000        ; -0.011     ; 4.793      ;
; 4.570 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg8 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg7  ; CLOCK        ; CLOCK       ; 0.000        ; -0.011     ; 4.793      ;
; 4.579 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg0 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg8 ; CLOCK        ; CLOCK       ; 0.000        ; 0.005      ; 4.818      ;
; 4.579 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg8 ; CLOCK        ; CLOCK       ; 0.000        ; 0.005      ; 4.818      ;
; 4.579 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg2 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg8 ; CLOCK        ; CLOCK       ; 0.000        ; 0.005      ; 4.818      ;
; 4.579 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg3 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg8 ; CLOCK        ; CLOCK       ; 0.000        ; 0.005      ; 4.818      ;
; 4.579 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg4 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg8 ; CLOCK        ; CLOCK       ; 0.000        ; 0.005      ; 4.818      ;
; 4.579 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg5 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg8 ; CLOCK        ; CLOCK       ; 0.000        ; 0.005      ; 4.818      ;
; 4.579 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg8 ; CLOCK        ; CLOCK       ; 0.000        ; 0.005      ; 4.818      ;
; 4.579 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg8 ; CLOCK        ; CLOCK       ; 0.000        ; 0.005      ; 4.818      ;
; 4.579 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg8 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg8 ; CLOCK        ; CLOCK       ; 0.000        ; 0.005      ; 4.818      ;
; 4.646 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg0 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg5 ; CLOCK        ; CLOCK       ; 0.000        ; -0.005     ; 4.875      ;
; 4.646 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg0 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg3 ; CLOCK        ; CLOCK       ; 0.000        ; -0.005     ; 4.875      ;
; 4.646 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg1 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg5 ; CLOCK        ; CLOCK       ; 0.000        ; -0.005     ; 4.875      ;
; 4.646 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg2 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg5 ; CLOCK        ; CLOCK       ; 0.000        ; -0.005     ; 4.875      ;
; 4.646 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg3 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg5 ; CLOCK        ; CLOCK       ; 0.000        ; -0.005     ; 4.875      ;
; 4.646 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg4 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg5 ; CLOCK        ; CLOCK       ; 0.000        ; -0.005     ; 4.875      ;
; 4.646 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg5 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg5 ; CLOCK        ; CLOCK       ; 0.000        ; -0.005     ; 4.875      ;
; 4.646 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg6 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg5 ; CLOCK        ; CLOCK       ; 0.000        ; -0.005     ; 4.875      ;
; 4.646 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg7 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg5 ; CLOCK        ; CLOCK       ; 0.000        ; -0.005     ; 4.875      ;
; 4.646 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg8 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg5 ; CLOCK        ; CLOCK       ; 0.000        ; -0.005     ; 4.875      ;
; 4.646 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg1 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg3 ; CLOCK        ; CLOCK       ; 0.000        ; -0.005     ; 4.875      ;
+-------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK'                                                                                                                                                            ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                            ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------+
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg1  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg1  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg2  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg2  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg3  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg3  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg4  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg4  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg5  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg5  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg6  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg6  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg7  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg7  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg8  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg8  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg8 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg8 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg8 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg8 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg1  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg1  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg2  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg2  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg3  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg3  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg4  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg4  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg5  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg5  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg6  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg6  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg7  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg7  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg8  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg8  ;
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLOCK ; Rise       ; CLOCK                                                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; MPC_GENERATOR:inst2|inst1                                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; MPC_GENERATOR:inst2|inst1                                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; MPC_GENERATOR:inst2|inst8                                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; MPC_GENERATOR:inst2|inst8                                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; inst1                                                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; inst1                                                                                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; CLOCK|combout                                                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; CLOCK|combout                                                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; CLOCK~clkctrl|inclk[0]                                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; CLOCK~clkctrl|inclk[0]                                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; CLOCK~clkctrl|outclk                                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; CLOCK~clkctrl|outclk                                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; inst1|clk                                                                                                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; inst1|clk                                                                                                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; inst2|inst1|clk                                                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; inst2|inst1|clk                                                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; inst2|inst8|clk                                                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; inst2|inst8|clk                                                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; rom|altsyncram_component|auto_generated|ram_block1a0|clk0                                                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; rom|altsyncram_component|auto_generated|ram_block1a0|clk0                                                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; rom|altsyncram_component|auto_generated|ram_block1a18|clk0                                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; rom|altsyncram_component|auto_generated|ram_block1a18|clk0                                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; rom|altsyncram_component|auto_generated|ram_block1a27|clk0                                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; rom|altsyncram_component|auto_generated|ram_block1a27|clk0                                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; rom|altsyncram_component|auto_generated|ram_block1a9|clk0                                                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; rom|altsyncram_component|auto_generated|ram_block1a9|clk0                                                         ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Setup Times                                                            ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; N          ; CLOCK      ; 3.488 ; 3.488 ; Rise       ; CLOCK           ;
; Z          ; CLOCK      ; 3.808 ; 3.808 ; Rise       ; CLOCK           ;
; MBR_IN[*]  ; CLOCK      ; 5.797 ; 5.797 ; Fall       ; CLOCK           ;
;  MBR_IN[0] ; CLOCK      ; 5.287 ; 5.287 ; Fall       ; CLOCK           ;
;  MBR_IN[1] ; CLOCK      ; 4.838 ; 4.838 ; Fall       ; CLOCK           ;
;  MBR_IN[2] ; CLOCK      ; 5.716 ; 5.716 ; Fall       ; CLOCK           ;
;  MBR_IN[3] ; CLOCK      ; 5.192 ; 5.192 ; Fall       ; CLOCK           ;
;  MBR_IN[4] ; CLOCK      ; 5.797 ; 5.797 ; Fall       ; CLOCK           ;
;  MBR_IN[5] ; CLOCK      ; 4.889 ; 4.889 ; Fall       ; CLOCK           ;
;  MBR_IN[6] ; CLOCK      ; 5.706 ; 5.706 ; Fall       ; CLOCK           ;
;  MBR_IN[7] ; CLOCK      ; 5.556 ; 5.556 ; Fall       ; CLOCK           ;
+------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; N          ; CLOCK      ; -3.258 ; -3.258 ; Rise       ; CLOCK           ;
; Z          ; CLOCK      ; -3.578 ; -3.578 ; Rise       ; CLOCK           ;
; MBR_IN[*]  ; CLOCK      ; -4.221 ; -4.221 ; Fall       ; CLOCK           ;
;  MBR_IN[0] ; CLOCK      ; -4.703 ; -4.703 ; Fall       ; CLOCK           ;
;  MBR_IN[1] ; CLOCK      ; -4.221 ; -4.221 ; Fall       ; CLOCK           ;
;  MBR_IN[2] ; CLOCK      ; -5.104 ; -5.104 ; Fall       ; CLOCK           ;
;  MBR_IN[3] ; CLOCK      ; -4.608 ; -4.608 ; Fall       ; CLOCK           ;
;  MBR_IN[4] ; CLOCK      ; -5.199 ; -5.199 ; Fall       ; CLOCK           ;
;  MBR_IN[5] ; CLOCK      ; -4.309 ; -4.309 ; Fall       ; CLOCK           ;
;  MBR_IN[6] ; CLOCK      ; -5.101 ; -5.101 ; Fall       ; CLOCK           ;
;  MBR_IN[7] ; CLOCK      ; -4.951 ; -4.951 ; Fall       ; CLOCK           ;
+------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Clock to Output Times                                                      ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; MPC[*]       ; CLOCK      ; 7.422  ; 7.422  ; Rise       ; CLOCK           ;
;  MPC[8]      ; CLOCK      ; 7.422  ; 7.422  ; Rise       ; CLOCK           ;
; write_enable ; CLOCK      ; 7.290  ; 7.290  ; Rise       ; CLOCK           ;
; MIR[*]       ; CLOCK      ; 10.387 ; 10.387 ; Fall       ; CLOCK           ;
;  MIR[0]      ; CLOCK      ; 9.512  ; 9.512  ; Fall       ; CLOCK           ;
;  MIR[1]      ; CLOCK      ; 10.123 ; 10.123 ; Fall       ; CLOCK           ;
;  MIR[2]      ; CLOCK      ; 10.230 ; 10.230 ; Fall       ; CLOCK           ;
;  MIR[3]      ; CLOCK      ; 9.488  ; 9.488  ; Fall       ; CLOCK           ;
;  MIR[4]      ; CLOCK      ; 10.206 ; 10.206 ; Fall       ; CLOCK           ;
;  MIR[5]      ; CLOCK      ; 10.120 ; 10.120 ; Fall       ; CLOCK           ;
;  MIR[6]      ; CLOCK      ; 10.189 ; 10.189 ; Fall       ; CLOCK           ;
;  MIR[7]      ; CLOCK      ; 9.318  ; 9.318  ; Fall       ; CLOCK           ;
;  MIR[8]      ; CLOCK      ; 9.506  ; 9.506  ; Fall       ; CLOCK           ;
;  MIR[9]      ; CLOCK      ; 9.415  ; 9.415  ; Fall       ; CLOCK           ;
;  MIR[10]     ; CLOCK      ; 10.370 ; 10.370 ; Fall       ; CLOCK           ;
;  MIR[11]     ; CLOCK      ; 10.031 ; 10.031 ; Fall       ; CLOCK           ;
;  MIR[12]     ; CLOCK      ; 10.364 ; 10.364 ; Fall       ; CLOCK           ;
;  MIR[13]     ; CLOCK      ; 9.842  ; 9.842  ; Fall       ; CLOCK           ;
;  MIR[14]     ; CLOCK      ; 9.380  ; 9.380  ; Fall       ; CLOCK           ;
;  MIR[15]     ; CLOCK      ; 9.736  ; 9.736  ; Fall       ; CLOCK           ;
;  MIR[16]     ; CLOCK      ; 9.568  ; 9.568  ; Fall       ; CLOCK           ;
;  MIR[17]     ; CLOCK      ; 9.861  ; 9.861  ; Fall       ; CLOCK           ;
;  MIR[18]     ; CLOCK      ; 10.160 ; 10.160 ; Fall       ; CLOCK           ;
;  MIR[19]     ; CLOCK      ; 9.439  ; 9.439  ; Fall       ; CLOCK           ;
;  MIR[20]     ; CLOCK      ; 9.294  ; 9.294  ; Fall       ; CLOCK           ;
;  MIR[21]     ; CLOCK      ; 9.754  ; 9.754  ; Fall       ; CLOCK           ;
;  MIR[22]     ; CLOCK      ; 9.295  ; 9.295  ; Fall       ; CLOCK           ;
;  MIR[23]     ; CLOCK      ; 10.031 ; 10.031 ; Fall       ; CLOCK           ;
;  MIR[24]     ; CLOCK      ; 10.034 ; 10.034 ; Fall       ; CLOCK           ;
;  MIR[25]     ; CLOCK      ; 9.404  ; 9.404  ; Fall       ; CLOCK           ;
;  MIR[26]     ; CLOCK      ; 9.376  ; 9.376  ; Fall       ; CLOCK           ;
;  MIR[27]     ; CLOCK      ; 10.365 ; 10.365 ; Fall       ; CLOCK           ;
;  MIR[28]     ; CLOCK      ; 9.620  ; 9.620  ; Fall       ; CLOCK           ;
;  MIR[29]     ; CLOCK      ; 10.387 ; 10.387 ; Fall       ; CLOCK           ;
;  MIR[30]     ; CLOCK      ; 9.443  ; 9.443  ; Fall       ; CLOCK           ;
;  MIR[31]     ; CLOCK      ; 10.267 ; 10.267 ; Fall       ; CLOCK           ;
;  MIR[32]     ; CLOCK      ; 10.024 ; 10.024 ; Fall       ; CLOCK           ;
;  MIR[33]     ; CLOCK      ; 9.517  ; 9.517  ; Fall       ; CLOCK           ;
;  MIR[34]     ; CLOCK      ; 9.478  ; 9.478  ; Fall       ; CLOCK           ;
;  MIR[35]     ; CLOCK      ; 9.852  ; 9.852  ; Fall       ; CLOCK           ;
; MPC[*]       ; CLOCK      ; 10.911 ; 10.911 ; Fall       ; CLOCK           ;
;  MPC[0]      ; CLOCK      ; 10.446 ; 10.446 ; Fall       ; CLOCK           ;
;  MPC[1]      ; CLOCK      ; 10.844 ; 10.844 ; Fall       ; CLOCK           ;
;  MPC[2]      ; CLOCK      ; 10.401 ; 10.401 ; Fall       ; CLOCK           ;
;  MPC[3]      ; CLOCK      ; 10.437 ; 10.437 ; Fall       ; CLOCK           ;
;  MPC[4]      ; CLOCK      ; 10.272 ; 10.272 ; Fall       ; CLOCK           ;
;  MPC[5]      ; CLOCK      ; 10.100 ; 10.100 ; Fall       ; CLOCK           ;
;  MPC[6]      ; CLOCK      ; 10.055 ; 10.055 ; Fall       ; CLOCK           ;
;  MPC[7]      ; CLOCK      ; 10.627 ; 10.627 ; Fall       ; CLOCK           ;
;  MPC[8]      ; CLOCK      ; 10.911 ; 10.911 ; Fall       ; CLOCK           ;
+--------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                              ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; MPC[*]       ; CLOCK      ; 7.115  ; 7.115  ; Rise       ; CLOCK           ;
;  MPC[8]      ; CLOCK      ; 7.115  ; 7.115  ; Rise       ; CLOCK           ;
; write_enable ; CLOCK      ; 7.290  ; 7.290  ; Rise       ; CLOCK           ;
; MIR[*]       ; CLOCK      ; 9.294  ; 9.294  ; Fall       ; CLOCK           ;
;  MIR[0]      ; CLOCK      ; 9.512  ; 9.512  ; Fall       ; CLOCK           ;
;  MIR[1]      ; CLOCK      ; 10.123 ; 10.123 ; Fall       ; CLOCK           ;
;  MIR[2]      ; CLOCK      ; 10.230 ; 10.230 ; Fall       ; CLOCK           ;
;  MIR[3]      ; CLOCK      ; 9.488  ; 9.488  ; Fall       ; CLOCK           ;
;  MIR[4]      ; CLOCK      ; 10.206 ; 10.206 ; Fall       ; CLOCK           ;
;  MIR[5]      ; CLOCK      ; 10.120 ; 10.120 ; Fall       ; CLOCK           ;
;  MIR[6]      ; CLOCK      ; 10.189 ; 10.189 ; Fall       ; CLOCK           ;
;  MIR[7]      ; CLOCK      ; 9.318  ; 9.318  ; Fall       ; CLOCK           ;
;  MIR[8]      ; CLOCK      ; 9.506  ; 9.506  ; Fall       ; CLOCK           ;
;  MIR[9]      ; CLOCK      ; 9.415  ; 9.415  ; Fall       ; CLOCK           ;
;  MIR[10]     ; CLOCK      ; 10.370 ; 10.370 ; Fall       ; CLOCK           ;
;  MIR[11]     ; CLOCK      ; 10.031 ; 10.031 ; Fall       ; CLOCK           ;
;  MIR[12]     ; CLOCK      ; 10.364 ; 10.364 ; Fall       ; CLOCK           ;
;  MIR[13]     ; CLOCK      ; 9.842  ; 9.842  ; Fall       ; CLOCK           ;
;  MIR[14]     ; CLOCK      ; 9.380  ; 9.380  ; Fall       ; CLOCK           ;
;  MIR[15]     ; CLOCK      ; 9.736  ; 9.736  ; Fall       ; CLOCK           ;
;  MIR[16]     ; CLOCK      ; 9.568  ; 9.568  ; Fall       ; CLOCK           ;
;  MIR[17]     ; CLOCK      ; 9.861  ; 9.861  ; Fall       ; CLOCK           ;
;  MIR[18]     ; CLOCK      ; 10.160 ; 10.160 ; Fall       ; CLOCK           ;
;  MIR[19]     ; CLOCK      ; 9.439  ; 9.439  ; Fall       ; CLOCK           ;
;  MIR[20]     ; CLOCK      ; 9.294  ; 9.294  ; Fall       ; CLOCK           ;
;  MIR[21]     ; CLOCK      ; 9.754  ; 9.754  ; Fall       ; CLOCK           ;
;  MIR[22]     ; CLOCK      ; 9.295  ; 9.295  ; Fall       ; CLOCK           ;
;  MIR[23]     ; CLOCK      ; 10.031 ; 10.031 ; Fall       ; CLOCK           ;
;  MIR[24]     ; CLOCK      ; 10.034 ; 10.034 ; Fall       ; CLOCK           ;
;  MIR[25]     ; CLOCK      ; 9.404  ; 9.404  ; Fall       ; CLOCK           ;
;  MIR[26]     ; CLOCK      ; 9.376  ; 9.376  ; Fall       ; CLOCK           ;
;  MIR[27]     ; CLOCK      ; 10.365 ; 10.365 ; Fall       ; CLOCK           ;
;  MIR[28]     ; CLOCK      ; 9.620  ; 9.620  ; Fall       ; CLOCK           ;
;  MIR[29]     ; CLOCK      ; 10.387 ; 10.387 ; Fall       ; CLOCK           ;
;  MIR[30]     ; CLOCK      ; 9.443  ; 9.443  ; Fall       ; CLOCK           ;
;  MIR[31]     ; CLOCK      ; 10.267 ; 10.267 ; Fall       ; CLOCK           ;
;  MIR[32]     ; CLOCK      ; 10.024 ; 10.024 ; Fall       ; CLOCK           ;
;  MIR[33]     ; CLOCK      ; 9.517  ; 9.517  ; Fall       ; CLOCK           ;
;  MIR[34]     ; CLOCK      ; 9.478  ; 9.478  ; Fall       ; CLOCK           ;
;  MIR[35]     ; CLOCK      ; 9.852  ; 9.852  ; Fall       ; CLOCK           ;
; MPC[*]       ; CLOCK      ; 9.916  ; 9.916  ; Fall       ; CLOCK           ;
;  MPC[0]      ; CLOCK      ; 10.206 ; 10.206 ; Fall       ; CLOCK           ;
;  MPC[1]      ; CLOCK      ; 10.638 ; 10.638 ; Fall       ; CLOCK           ;
;  MPC[2]      ; CLOCK      ; 10.305 ; 10.305 ; Fall       ; CLOCK           ;
;  MPC[3]      ; CLOCK      ; 10.253 ; 10.253 ; Fall       ; CLOCK           ;
;  MPC[4]      ; CLOCK      ; 10.176 ; 10.176 ; Fall       ; CLOCK           ;
;  MPC[5]      ; CLOCK      ; 9.916  ; 9.916  ; Fall       ; CLOCK           ;
;  MPC[6]      ; CLOCK      ; 9.957  ; 9.957  ; Fall       ; CLOCK           ;
;  MPC[7]      ; CLOCK      ; 10.019 ; 10.019 ; Fall       ; CLOCK           ;
;  MPC[8]      ; CLOCK      ; 10.347 ; 10.347 ; Fall       ; CLOCK           ;
+--------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------+
; Propagation Delay                                    ;
+------------+-------------+--------+----+----+--------+
; Input Port ; Output Port ; RR     ; RF ; FR ; FF     ;
+------------+-------------+--------+----+----+--------+
; MBR_IN[0]  ; MPC[0]      ; 10.402 ;    ;    ; 10.402 ;
; MBR_IN[1]  ; MPC[1]      ; 10.073 ;    ;    ; 10.073 ;
; MBR_IN[2]  ; MPC[2]      ; 10.673 ;    ;    ; 10.673 ;
; MBR_IN[3]  ; MPC[3]      ; 10.399 ;    ;    ; 10.399 ;
; MBR_IN[4]  ; MPC[4]      ; 10.628 ;    ;    ; 10.628 ;
; MBR_IN[5]  ; MPC[5]      ; 9.763  ;    ;    ; 9.763  ;
; MBR_IN[6]  ; MPC[6]      ; 10.303 ;    ;    ; 10.303 ;
; MBR_IN[7]  ; MPC[7]      ; 10.736 ;    ;    ; 10.736 ;
+------------+-------------+--------+----+----+--------+


+------------------------------------------------------+
; Minimum Propagation Delay                            ;
+------------+-------------+--------+----+----+--------+
; Input Port ; Output Port ; RR     ; RF ; FR ; FF     ;
+------------+-------------+--------+----+----+--------+
; MBR_IN[0]  ; MPC[0]      ; 10.402 ;    ;    ; 10.402 ;
; MBR_IN[1]  ; MPC[1]      ; 10.073 ;    ;    ; 10.073 ;
; MBR_IN[2]  ; MPC[2]      ; 10.673 ;    ;    ; 10.673 ;
; MBR_IN[3]  ; MPC[3]      ; 10.399 ;    ;    ; 10.399 ;
; MBR_IN[4]  ; MPC[4]      ; 10.628 ;    ;    ; 10.628 ;
; MBR_IN[5]  ; MPC[5]      ; 9.763  ;    ;    ; 9.763  ;
; MBR_IN[6]  ; MPC[6]      ; 10.303 ;    ;    ; 10.303 ;
; MBR_IN[7]  ; MPC[7]      ; 10.736 ;    ;    ; 10.736 ;
+------------+-------------+--------+----+----+--------+


+--------------------------------+
; Fast Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; CLOCK ; -2.168 ; -73.463       ;
+-------+--------+---------------+


+-------------------------------+
; Fast Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; CLOCK ; 1.096 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; CLOCK ; -1.423 ; -106.836              ;
+-------+--------+-----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK'                                                                                                                                                                                                                                                                                            ;
+--------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                         ; To Node                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.168 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg0 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; -0.010     ; 3.157      ;
; -2.168 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg1 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; -0.010     ; 3.157      ;
; -2.168 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg2 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; -0.010     ; 3.157      ;
; -2.168 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg3 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; -0.010     ; 3.157      ;
; -2.168 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg4 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; -0.010     ; 3.157      ;
; -2.168 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg5 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; -0.010     ; 3.157      ;
; -2.168 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg6 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; -0.010     ; 3.157      ;
; -2.168 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg7 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; -0.010     ; 3.157      ;
; -2.168 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg8 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; -0.010     ; 3.157      ;
; -2.142 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg0 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg8 ; CLOCK        ; CLOCK       ; 1.000        ; -0.004     ; 3.137      ;
; -2.142 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg1 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg8 ; CLOCK        ; CLOCK       ; 1.000        ; -0.004     ; 3.137      ;
; -2.142 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg2 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg8 ; CLOCK        ; CLOCK       ; 1.000        ; -0.004     ; 3.137      ;
; -2.142 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg3 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg8 ; CLOCK        ; CLOCK       ; 1.000        ; -0.004     ; 3.137      ;
; -2.142 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg4 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg8 ; CLOCK        ; CLOCK       ; 1.000        ; -0.004     ; 3.137      ;
; -2.142 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg5 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg8 ; CLOCK        ; CLOCK       ; 1.000        ; -0.004     ; 3.137      ;
; -2.142 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg6 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg8 ; CLOCK        ; CLOCK       ; 1.000        ; -0.004     ; 3.137      ;
; -2.142 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg7 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg8 ; CLOCK        ; CLOCK       ; 1.000        ; -0.004     ; 3.137      ;
; -2.142 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg8 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg8 ; CLOCK        ; CLOCK       ; 1.000        ; -0.004     ; 3.137      ;
; -2.133 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg0 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; 0.004      ; 3.136      ;
; -2.133 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg1 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; 0.004      ; 3.136      ;
; -2.133 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg2 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; 0.004      ; 3.136      ;
; -2.133 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg3 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; 0.004      ; 3.136      ;
; -2.133 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg4 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; 0.004      ; 3.136      ;
; -2.133 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg5 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; 0.004      ; 3.136      ;
; -2.133 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg6 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; 0.004      ; 3.136      ;
; -2.133 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg7 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; 0.004      ; 3.136      ;
; -2.133 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg8 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; 0.004      ; 3.136      ;
; -2.125 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg0 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg1  ; CLOCK        ; CLOCK       ; 1.000        ; -0.006     ; 3.118      ;
; -2.125 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg1  ; CLOCK        ; CLOCK       ; 1.000        ; -0.006     ; 3.118      ;
; -2.125 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg2 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg1  ; CLOCK        ; CLOCK       ; 1.000        ; -0.006     ; 3.118      ;
; -2.125 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg3 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg1  ; CLOCK        ; CLOCK       ; 1.000        ; -0.006     ; 3.118      ;
; -2.125 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg4 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg1  ; CLOCK        ; CLOCK       ; 1.000        ; -0.006     ; 3.118      ;
; -2.125 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg5 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg1  ; CLOCK        ; CLOCK       ; 1.000        ; -0.006     ; 3.118      ;
; -2.125 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg1  ; CLOCK        ; CLOCK       ; 1.000        ; -0.006     ; 3.118      ;
; -2.125 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg1  ; CLOCK        ; CLOCK       ; 1.000        ; -0.006     ; 3.118      ;
; -2.125 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg8 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg1  ; CLOCK        ; CLOCK       ; 1.000        ; -0.006     ; 3.118      ;
; -2.099 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg0 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 3.098      ;
; -2.099 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 3.098      ;
; -2.099 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg2 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 3.098      ;
; -2.099 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg3 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 3.098      ;
; -2.099 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg4 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 3.098      ;
; -2.099 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg5 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 3.098      ;
; -2.099 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 3.098      ;
; -2.099 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 3.098      ;
; -2.099 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg8 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 3.098      ;
; -2.073 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg0 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg1  ; CLOCK        ; CLOCK       ; 1.000        ; 0.008      ; 3.080      ;
; -2.073 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg1  ; CLOCK        ; CLOCK       ; 1.000        ; 0.008      ; 3.080      ;
; -2.073 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg2 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg1  ; CLOCK        ; CLOCK       ; 1.000        ; 0.008      ; 3.080      ;
; -2.073 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg3 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg1  ; CLOCK        ; CLOCK       ; 1.000        ; 0.008      ; 3.080      ;
; -2.073 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg4 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg1  ; CLOCK        ; CLOCK       ; 1.000        ; 0.008      ; 3.080      ;
; -2.073 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg5 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg1  ; CLOCK        ; CLOCK       ; 1.000        ; 0.008      ; 3.080      ;
; -2.073 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg1  ; CLOCK        ; CLOCK       ; 1.000        ; 0.008      ; 3.080      ;
; -2.073 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg1  ; CLOCK        ; CLOCK       ; 1.000        ; 0.008      ; 3.080      ;
; -2.073 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg8 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg1  ; CLOCK        ; CLOCK       ; 1.000        ; 0.008      ; 3.080      ;
; -2.058 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg0 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg6  ; CLOCK        ; CLOCK       ; 1.000        ; -0.006     ; 3.051      ;
; -2.058 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg6  ; CLOCK        ; CLOCK       ; 1.000        ; -0.006     ; 3.051      ;
; -2.058 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg2 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg6  ; CLOCK        ; CLOCK       ; 1.000        ; -0.006     ; 3.051      ;
; -2.058 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg3 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg6  ; CLOCK        ; CLOCK       ; 1.000        ; -0.006     ; 3.051      ;
; -2.058 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg4 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg6  ; CLOCK        ; CLOCK       ; 1.000        ; -0.006     ; 3.051      ;
; -2.058 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg5 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg6  ; CLOCK        ; CLOCK       ; 1.000        ; -0.006     ; 3.051      ;
; -2.058 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg6  ; CLOCK        ; CLOCK       ; 1.000        ; -0.006     ; 3.051      ;
; -2.058 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg6  ; CLOCK        ; CLOCK       ; 1.000        ; -0.006     ; 3.051      ;
; -2.058 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg8 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg6  ; CLOCK        ; CLOCK       ; 1.000        ; -0.006     ; 3.051      ;
; -2.048 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg0 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg7  ; CLOCK        ; CLOCK       ; 1.000        ; -0.006     ; 3.041      ;
; -2.048 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg0 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg2  ; CLOCK        ; CLOCK       ; 1.000        ; -0.006     ; 3.041      ;
; -2.048 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg7  ; CLOCK        ; CLOCK       ; 1.000        ; -0.006     ; 3.041      ;
; -2.048 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg2 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg7  ; CLOCK        ; CLOCK       ; 1.000        ; -0.006     ; 3.041      ;
; -2.048 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg3 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg7  ; CLOCK        ; CLOCK       ; 1.000        ; -0.006     ; 3.041      ;
; -2.048 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg4 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg7  ; CLOCK        ; CLOCK       ; 1.000        ; -0.006     ; 3.041      ;
; -2.048 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg5 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg7  ; CLOCK        ; CLOCK       ; 1.000        ; -0.006     ; 3.041      ;
; -2.048 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg7  ; CLOCK        ; CLOCK       ; 1.000        ; -0.006     ; 3.041      ;
; -2.048 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg7  ; CLOCK        ; CLOCK       ; 1.000        ; -0.006     ; 3.041      ;
; -2.048 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg8 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg7  ; CLOCK        ; CLOCK       ; 1.000        ; -0.006     ; 3.041      ;
; -2.048 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg2  ; CLOCK        ; CLOCK       ; 1.000        ; -0.006     ; 3.041      ;
; -2.048 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg2 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg2  ; CLOCK        ; CLOCK       ; 1.000        ; -0.006     ; 3.041      ;
; -2.048 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg3 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg2  ; CLOCK        ; CLOCK       ; 1.000        ; -0.006     ; 3.041      ;
; -2.048 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg4 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg2  ; CLOCK        ; CLOCK       ; 1.000        ; -0.006     ; 3.041      ;
; -2.048 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg5 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg2  ; CLOCK        ; CLOCK       ; 1.000        ; -0.006     ; 3.041      ;
; -2.048 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg2  ; CLOCK        ; CLOCK       ; 1.000        ; -0.006     ; 3.041      ;
; -2.048 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg2  ; CLOCK        ; CLOCK       ; 1.000        ; -0.006     ; 3.041      ;
; -2.048 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg8 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg2  ; CLOCK        ; CLOCK       ; 1.000        ; -0.006     ; 3.041      ;
; -2.047 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg0 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg4  ; CLOCK        ; CLOCK       ; 1.000        ; -0.006     ; 3.040      ;
; -2.047 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg4  ; CLOCK        ; CLOCK       ; 1.000        ; -0.006     ; 3.040      ;
; -2.047 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg2 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg4  ; CLOCK        ; CLOCK       ; 1.000        ; -0.006     ; 3.040      ;
; -2.047 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg3 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg4  ; CLOCK        ; CLOCK       ; 1.000        ; -0.006     ; 3.040      ;
; -2.047 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg4 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg4  ; CLOCK        ; CLOCK       ; 1.000        ; -0.006     ; 3.040      ;
; -2.047 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg5 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg4  ; CLOCK        ; CLOCK       ; 1.000        ; -0.006     ; 3.040      ;
; -2.047 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg4  ; CLOCK        ; CLOCK       ; 1.000        ; -0.006     ; 3.040      ;
; -2.047 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg4  ; CLOCK        ; CLOCK       ; 1.000        ; -0.006     ; 3.040      ;
; -2.047 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg8 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg4  ; CLOCK        ; CLOCK       ; 1.000        ; -0.006     ; 3.040      ;
; -2.028 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg0 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 3.027      ;
; -2.028 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 3.027      ;
; -2.028 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg2 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 3.027      ;
; -2.028 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg3 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 3.027      ;
; -2.028 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg4 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 3.027      ;
; -2.028 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg5 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 3.027      ;
; -2.028 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 3.027      ;
; -2.028 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 3.027      ;
; -2.028 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg8 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 3.027      ;
; -2.027 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg0 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg4 ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 3.026      ;
+--------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK'                                                                                                                                                                                                                                                                                            ;
+-------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                         ; To Node                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.096 ; MPC_GENERATOR:inst2|inst1                                                                                         ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg8 ; CLOCK        ; CLOCK       ; -0.500       ; 0.059      ; 0.793      ;
; 1.200 ; MPC_GENERATOR:inst2|inst8                                                                                         ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg8 ; CLOCK        ; CLOCK       ; -0.500       ; 0.058      ; 0.896      ;
; 1.222 ; MPC_GENERATOR:inst2|inst1                                                                                         ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg8  ; CLOCK        ; CLOCK       ; -0.500       ; 0.063      ; 0.923      ;
; 1.231 ; MPC_GENERATOR:inst2|inst1                                                                                         ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg8 ; CLOCK        ; CLOCK       ; -0.500       ; 0.055      ; 0.924      ;
; 1.257 ; MPC_GENERATOR:inst2|inst1                                                                                         ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg8  ; CLOCK        ; CLOCK       ; -0.500       ; 0.049      ; 0.944      ;
; 1.326 ; MPC_GENERATOR:inst2|inst8                                                                                         ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg8  ; CLOCK        ; CLOCK       ; -0.500       ; 0.062      ; 1.026      ;
; 1.335 ; MPC_GENERATOR:inst2|inst8                                                                                         ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg8 ; CLOCK        ; CLOCK       ; -0.500       ; 0.054      ; 1.027      ;
; 1.361 ; MPC_GENERATOR:inst2|inst8                                                                                         ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg8  ; CLOCK        ; CLOCK       ; -0.500       ; 0.048      ; 1.047      ;
; 2.471 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg0 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg7 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.609      ;
; 2.471 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg1 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg7 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.609      ;
; 2.471 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg2 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg7 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.609      ;
; 2.471 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg3 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg7 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.609      ;
; 2.471 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg4 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg7 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.609      ;
; 2.471 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg5 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg7 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.609      ;
; 2.471 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg6 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg7 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.609      ;
; 2.471 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg7 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg7 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.609      ;
; 2.471 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg8 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg7 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.609      ;
; 2.574 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg0 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg5 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.712      ;
; 2.574 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg0 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg3 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.712      ;
; 2.574 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg5 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.712      ;
; 2.574 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg2 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg5 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.712      ;
; 2.574 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg3 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg5 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.712      ;
; 2.574 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg4 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg5 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.712      ;
; 2.574 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg5 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg5 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.712      ;
; 2.574 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg5 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.712      ;
; 2.574 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg5 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.712      ;
; 2.574 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg8 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg5 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.712      ;
; 2.574 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg3 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.712      ;
; 2.574 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg2 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg3 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.712      ;
; 2.574 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg3 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg3 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.712      ;
; 2.574 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg4 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg3 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.712      ;
; 2.574 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg5 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg3 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.712      ;
; 2.574 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg3 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.712      ;
; 2.574 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg3 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.712      ;
; 2.574 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg8 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg3 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.712      ;
; 2.582 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg0 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg0 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.720      ;
; 2.582 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg0 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.720      ;
; 2.582 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg2 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg0 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.720      ;
; 2.582 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg3 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg0 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.720      ;
; 2.582 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg4 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg0 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.720      ;
; 2.582 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg5 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg0 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.720      ;
; 2.582 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg0 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.720      ;
; 2.582 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg0 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.720      ;
; 2.582 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg8 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg0 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.720      ;
; 2.604 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg0 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ; CLOCK        ; CLOCK       ; 0.000        ; -0.004     ; 2.738      ;
; 2.604 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg1 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ; CLOCK        ; CLOCK       ; 0.000        ; -0.004     ; 2.738      ;
; 2.604 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg2 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ; CLOCK        ; CLOCK       ; 0.000        ; -0.004     ; 2.738      ;
; 2.604 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg3 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ; CLOCK        ; CLOCK       ; 0.000        ; -0.004     ; 2.738      ;
; 2.604 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg4 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ; CLOCK        ; CLOCK       ; 0.000        ; -0.004     ; 2.738      ;
; 2.604 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg5 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ; CLOCK        ; CLOCK       ; 0.000        ; -0.004     ; 2.738      ;
; 2.604 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg6 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ; CLOCK        ; CLOCK       ; 0.000        ; -0.004     ; 2.738      ;
; 2.604 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg7 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ; CLOCK        ; CLOCK       ; 0.000        ; -0.004     ; 2.738      ;
; 2.604 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg8 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ; CLOCK        ; CLOCK       ; 0.000        ; -0.004     ; 2.738      ;
; 2.608 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg0 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg7  ; CLOCK        ; CLOCK       ; 0.000        ; 0.004      ; 2.750      ;
; 2.608 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg1 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg7  ; CLOCK        ; CLOCK       ; 0.000        ; 0.004      ; 2.750      ;
; 2.608 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg2 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg7  ; CLOCK        ; CLOCK       ; 0.000        ; 0.004      ; 2.750      ;
; 2.608 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg3 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg7  ; CLOCK        ; CLOCK       ; 0.000        ; 0.004      ; 2.750      ;
; 2.608 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg4 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg7  ; CLOCK        ; CLOCK       ; 0.000        ; 0.004      ; 2.750      ;
; 2.608 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg5 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg7  ; CLOCK        ; CLOCK       ; 0.000        ; 0.004      ; 2.750      ;
; 2.608 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg6 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg7  ; CLOCK        ; CLOCK       ; 0.000        ; 0.004      ; 2.750      ;
; 2.608 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg7 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg7  ; CLOCK        ; CLOCK       ; 0.000        ; 0.004      ; 2.750      ;
; 2.608 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg8 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg7  ; CLOCK        ; CLOCK       ; 0.000        ; 0.004      ; 2.750      ;
; 2.626 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg0 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg8 ; CLOCK        ; CLOCK       ; 0.000        ; 0.004      ; 2.768      ;
; 2.626 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg8 ; CLOCK        ; CLOCK       ; 0.000        ; 0.004      ; 2.768      ;
; 2.626 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg2 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg8 ; CLOCK        ; CLOCK       ; 0.000        ; 0.004      ; 2.768      ;
; 2.626 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg3 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg8 ; CLOCK        ; CLOCK       ; 0.000        ; 0.004      ; 2.768      ;
; 2.626 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg4 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg8 ; CLOCK        ; CLOCK       ; 0.000        ; 0.004      ; 2.768      ;
; 2.626 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg5 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg8 ; CLOCK        ; CLOCK       ; 0.000        ; 0.004      ; 2.768      ;
; 2.626 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg8 ; CLOCK        ; CLOCK       ; 0.000        ; 0.004      ; 2.768      ;
; 2.626 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg8 ; CLOCK        ; CLOCK       ; 0.000        ; 0.004      ; 2.768      ;
; 2.626 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg8 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg8 ; CLOCK        ; CLOCK       ; 0.000        ; 0.004      ; 2.768      ;
; 2.636 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg0 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg7  ; CLOCK        ; CLOCK       ; 0.000        ; -0.010     ; 2.764      ;
; 2.636 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg1 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg7  ; CLOCK        ; CLOCK       ; 0.000        ; -0.010     ; 2.764      ;
; 2.636 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg2 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg7  ; CLOCK        ; CLOCK       ; 0.000        ; -0.010     ; 2.764      ;
; 2.636 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg3 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg7  ; CLOCK        ; CLOCK       ; 0.000        ; -0.010     ; 2.764      ;
; 2.636 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg4 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg7  ; CLOCK        ; CLOCK       ; 0.000        ; -0.010     ; 2.764      ;
; 2.636 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg5 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg7  ; CLOCK        ; CLOCK       ; 0.000        ; -0.010     ; 2.764      ;
; 2.636 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg6 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg7  ; CLOCK        ; CLOCK       ; 0.000        ; -0.010     ; 2.764      ;
; 2.636 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg7 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg7  ; CLOCK        ; CLOCK       ; 0.000        ; -0.010     ; 2.764      ;
; 2.636 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg8 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg7  ; CLOCK        ; CLOCK       ; 0.000        ; -0.010     ; 2.764      ;
; 2.651 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg0 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg5 ; CLOCK        ; CLOCK       ; 0.000        ; -0.004     ; 2.785      ;
; 2.651 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg1 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg5 ; CLOCK        ; CLOCK       ; 0.000        ; -0.004     ; 2.785      ;
; 2.651 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg2 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg5 ; CLOCK        ; CLOCK       ; 0.000        ; -0.004     ; 2.785      ;
; 2.651 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg3 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg5 ; CLOCK        ; CLOCK       ; 0.000        ; -0.004     ; 2.785      ;
; 2.651 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg4 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg5 ; CLOCK        ; CLOCK       ; 0.000        ; -0.004     ; 2.785      ;
; 2.651 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg5 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg5 ; CLOCK        ; CLOCK       ; 0.000        ; -0.004     ; 2.785      ;
; 2.651 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg6 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg5 ; CLOCK        ; CLOCK       ; 0.000        ; -0.004     ; 2.785      ;
; 2.651 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg7 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg5 ; CLOCK        ; CLOCK       ; 0.000        ; -0.004     ; 2.785      ;
; 2.651 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg8 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg5 ; CLOCK        ; CLOCK       ; 0.000        ; -0.004     ; 2.785      ;
; 2.652 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg0 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg3 ; CLOCK        ; CLOCK       ; 0.000        ; -0.004     ; 2.786      ;
; 2.652 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg1 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg3 ; CLOCK        ; CLOCK       ; 0.000        ; -0.004     ; 2.786      ;
; 2.652 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg2 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg3 ; CLOCK        ; CLOCK       ; 0.000        ; -0.004     ; 2.786      ;
; 2.652 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg3 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg3 ; CLOCK        ; CLOCK       ; 0.000        ; -0.004     ; 2.786      ;
; 2.652 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg4 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg3 ; CLOCK        ; CLOCK       ; 0.000        ; -0.004     ; 2.786      ;
; 2.652 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg5 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg3 ; CLOCK        ; CLOCK       ; 0.000        ; -0.004     ; 2.786      ;
; 2.652 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg6 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg3 ; CLOCK        ; CLOCK       ; 0.000        ; -0.004     ; 2.786      ;
; 2.652 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg7 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg3 ; CLOCK        ; CLOCK       ; 0.000        ; -0.004     ; 2.786      ;
; 2.652 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg8 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg3 ; CLOCK        ; CLOCK       ; 0.000        ; -0.004     ; 2.786      ;
; 2.703 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg0 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg3 ; CLOCK        ; CLOCK       ; 0.000        ; 0.004      ; 2.845      ;
; 2.703 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg3 ; CLOCK        ; CLOCK       ; 0.000        ; 0.004      ; 2.845      ;
+-------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK'                                                                                                                                                            ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                            ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------+
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg1  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg1  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg2  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg2  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg3  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg3  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg4  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg4  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg5  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg5  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg6  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg6  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg7  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg7  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg8  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0~porta_address_reg8  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg8 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a18~porta_address_reg8 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg8 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a27~porta_address_reg8 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg1  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg1  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg2  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg2  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg3  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg3  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg4  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg4  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg5  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg5  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg6  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg6  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg7  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg7  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg8  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a9~porta_address_reg8  ;
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLOCK ; Rise       ; CLOCK                                                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; MPC_GENERATOR:inst2|inst1                                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; MPC_GENERATOR:inst2|inst1                                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; MPC_GENERATOR:inst2|inst8                                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; MPC_GENERATOR:inst2|inst8                                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; inst1                                                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; inst1                                                                                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; CLOCK|combout                                                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; CLOCK|combout                                                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; CLOCK~clkctrl|inclk[0]                                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; CLOCK~clkctrl|inclk[0]                                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; CLOCK~clkctrl|outclk                                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; CLOCK~clkctrl|outclk                                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; inst1|clk                                                                                                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; inst1|clk                                                                                                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; inst2|inst1|clk                                                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; inst2|inst1|clk                                                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; inst2|inst8|clk                                                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; inst2|inst8|clk                                                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; rom|altsyncram_component|auto_generated|ram_block1a0|clk0                                                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; rom|altsyncram_component|auto_generated|ram_block1a0|clk0                                                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; rom|altsyncram_component|auto_generated|ram_block1a18|clk0                                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; rom|altsyncram_component|auto_generated|ram_block1a18|clk0                                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; rom|altsyncram_component|auto_generated|ram_block1a27|clk0                                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; rom|altsyncram_component|auto_generated|ram_block1a27|clk0                                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; rom|altsyncram_component|auto_generated|ram_block1a9|clk0                                                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; rom|altsyncram_component|auto_generated|ram_block1a9|clk0                                                         ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Setup Times                                                            ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; N          ; CLOCK      ; 1.947 ; 1.947 ; Rise       ; CLOCK           ;
; Z          ; CLOCK      ; 2.134 ; 2.134 ; Rise       ; CLOCK           ;
; MBR_IN[*]  ; CLOCK      ; 3.018 ; 3.018 ; Fall       ; CLOCK           ;
;  MBR_IN[0] ; CLOCK      ; 2.756 ; 2.756 ; Fall       ; CLOCK           ;
;  MBR_IN[1] ; CLOCK      ; 2.535 ; 2.535 ; Fall       ; CLOCK           ;
;  MBR_IN[2] ; CLOCK      ; 2.983 ; 2.983 ; Fall       ; CLOCK           ;
;  MBR_IN[3] ; CLOCK      ; 2.718 ; 2.718 ; Fall       ; CLOCK           ;
;  MBR_IN[4] ; CLOCK      ; 3.018 ; 3.018 ; Fall       ; CLOCK           ;
;  MBR_IN[5] ; CLOCK      ; 2.571 ; 2.571 ; Fall       ; CLOCK           ;
;  MBR_IN[6] ; CLOCK      ; 2.967 ; 2.967 ; Fall       ; CLOCK           ;
;  MBR_IN[7] ; CLOCK      ; 2.915 ; 2.915 ; Fall       ; CLOCK           ;
+------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; N          ; CLOCK      ; -1.827 ; -1.827 ; Rise       ; CLOCK           ;
; Z          ; CLOCK      ; -2.014 ; -2.014 ; Rise       ; CLOCK           ;
; MBR_IN[*]  ; CLOCK      ; -2.223 ; -2.223 ; Fall       ; CLOCK           ;
;  MBR_IN[0] ; CLOCK      ; -2.474 ; -2.474 ; Fall       ; CLOCK           ;
;  MBR_IN[1] ; CLOCK      ; -2.223 ; -2.223 ; Fall       ; CLOCK           ;
;  MBR_IN[2] ; CLOCK      ; -2.676 ; -2.676 ; Fall       ; CLOCK           ;
;  MBR_IN[3] ; CLOCK      ; -2.432 ; -2.432 ; Fall       ; CLOCK           ;
;  MBR_IN[4] ; CLOCK      ; -2.719 ; -2.719 ; Fall       ; CLOCK           ;
;  MBR_IN[5] ; CLOCK      ; -2.288 ; -2.288 ; Fall       ; CLOCK           ;
;  MBR_IN[6] ; CLOCK      ; -2.664 ; -2.664 ; Fall       ; CLOCK           ;
;  MBR_IN[7] ; CLOCK      ; -2.611 ; -2.611 ; Fall       ; CLOCK           ;
+------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Clock to Output Times                                                    ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; MPC[*]       ; CLOCK      ; 3.968 ; 3.968 ; Rise       ; CLOCK           ;
;  MPC[8]      ; CLOCK      ; 3.968 ; 3.968 ; Rise       ; CLOCK           ;
; write_enable ; CLOCK      ; 4.018 ; 4.018 ; Rise       ; CLOCK           ;
; MIR[*]       ; CLOCK      ; 6.011 ; 6.011 ; Fall       ; CLOCK           ;
;  MIR[0]      ; CLOCK      ; 5.591 ; 5.591 ; Fall       ; CLOCK           ;
;  MIR[1]      ; CLOCK      ; 5.822 ; 5.822 ; Fall       ; CLOCK           ;
;  MIR[2]      ; CLOCK      ; 5.920 ; 5.920 ; Fall       ; CLOCK           ;
;  MIR[3]      ; CLOCK      ; 5.581 ; 5.581 ; Fall       ; CLOCK           ;
;  MIR[4]      ; CLOCK      ; 5.911 ; 5.911 ; Fall       ; CLOCK           ;
;  MIR[5]      ; CLOCK      ; 5.821 ; 5.821 ; Fall       ; CLOCK           ;
;  MIR[6]      ; CLOCK      ; 5.865 ; 5.865 ; Fall       ; CLOCK           ;
;  MIR[7]      ; CLOCK      ; 5.512 ; 5.512 ; Fall       ; CLOCK           ;
;  MIR[8]      ; CLOCK      ; 5.590 ; 5.590 ; Fall       ; CLOCK           ;
;  MIR[9]      ; CLOCK      ; 5.556 ; 5.556 ; Fall       ; CLOCK           ;
;  MIR[10]     ; CLOCK      ; 6.010 ; 6.010 ; Fall       ; CLOCK           ;
;  MIR[11]     ; CLOCK      ; 5.859 ; 5.859 ; Fall       ; CLOCK           ;
;  MIR[12]     ; CLOCK      ; 6.003 ; 6.003 ; Fall       ; CLOCK           ;
;  MIR[13]     ; CLOCK      ; 5.754 ; 5.754 ; Fall       ; CLOCK           ;
;  MIR[14]     ; CLOCK      ; 5.540 ; 5.540 ; Fall       ; CLOCK           ;
;  MIR[15]     ; CLOCK      ; 5.717 ; 5.717 ; Fall       ; CLOCK           ;
;  MIR[16]     ; CLOCK      ; 5.620 ; 5.620 ; Fall       ; CLOCK           ;
;  MIR[17]     ; CLOCK      ; 5.765 ; 5.765 ; Fall       ; CLOCK           ;
;  MIR[18]     ; CLOCK      ; 5.916 ; 5.916 ; Fall       ; CLOCK           ;
;  MIR[19]     ; CLOCK      ; 5.512 ; 5.512 ; Fall       ; CLOCK           ;
;  MIR[20]     ; CLOCK      ; 5.494 ; 5.494 ; Fall       ; CLOCK           ;
;  MIR[21]     ; CLOCK      ; 5.672 ; 5.672 ; Fall       ; CLOCK           ;
;  MIR[22]     ; CLOCK      ; 5.495 ; 5.495 ; Fall       ; CLOCK           ;
;  MIR[23]     ; CLOCK      ; 5.836 ; 5.836 ; Fall       ; CLOCK           ;
;  MIR[24]     ; CLOCK      ; 5.845 ; 5.845 ; Fall       ; CLOCK           ;
;  MIR[25]     ; CLOCK      ; 5.477 ; 5.477 ; Fall       ; CLOCK           ;
;  MIR[26]     ; CLOCK      ; 5.463 ; 5.463 ; Fall       ; CLOCK           ;
;  MIR[27]     ; CLOCK      ; 5.992 ; 5.992 ; Fall       ; CLOCK           ;
;  MIR[28]     ; CLOCK      ; 5.644 ; 5.644 ; Fall       ; CLOCK           ;
;  MIR[29]     ; CLOCK      ; 6.011 ; 6.011 ; Fall       ; CLOCK           ;
;  MIR[30]     ; CLOCK      ; 5.512 ; 5.512 ; Fall       ; CLOCK           ;
;  MIR[31]     ; CLOCK      ; 5.939 ; 5.939 ; Fall       ; CLOCK           ;
;  MIR[32]     ; CLOCK      ; 5.823 ; 5.823 ; Fall       ; CLOCK           ;
;  MIR[33]     ; CLOCK      ; 5.565 ; 5.565 ; Fall       ; CLOCK           ;
;  MIR[34]     ; CLOCK      ; 5.535 ; 5.535 ; Fall       ; CLOCK           ;
;  MIR[35]     ; CLOCK      ; 5.754 ; 5.754 ; Fall       ; CLOCK           ;
; MPC[*]       ; CLOCK      ; 6.136 ; 6.136 ; Fall       ; CLOCK           ;
;  MPC[0]      ; CLOCK      ; 5.998 ; 5.998 ; Fall       ; CLOCK           ;
;  MPC[1]      ; CLOCK      ; 6.135 ; 6.135 ; Fall       ; CLOCK           ;
;  MPC[2]      ; CLOCK      ; 5.914 ; 5.914 ; Fall       ; CLOCK           ;
;  MPC[3]      ; CLOCK      ; 5.937 ; 5.937 ; Fall       ; CLOCK           ;
;  MPC[4]      ; CLOCK      ; 5.923 ; 5.923 ; Fall       ; CLOCK           ;
;  MPC[5]      ; CLOCK      ; 5.765 ; 5.765 ; Fall       ; CLOCK           ;
;  MPC[6]      ; CLOCK      ; 5.822 ; 5.822 ; Fall       ; CLOCK           ;
;  MPC[7]      ; CLOCK      ; 6.023 ; 6.023 ; Fall       ; CLOCK           ;
;  MPC[8]      ; CLOCK      ; 6.136 ; 6.136 ; Fall       ; CLOCK           ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Clock to Output Times                                            ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; MPC[*]       ; CLOCK      ; 3.864 ; 3.864 ; Rise       ; CLOCK           ;
;  MPC[8]      ; CLOCK      ; 3.864 ; 3.864 ; Rise       ; CLOCK           ;
; write_enable ; CLOCK      ; 4.018 ; 4.018 ; Rise       ; CLOCK           ;
; MIR[*]       ; CLOCK      ; 5.463 ; 5.463 ; Fall       ; CLOCK           ;
;  MIR[0]      ; CLOCK      ; 5.591 ; 5.591 ; Fall       ; CLOCK           ;
;  MIR[1]      ; CLOCK      ; 5.822 ; 5.822 ; Fall       ; CLOCK           ;
;  MIR[2]      ; CLOCK      ; 5.920 ; 5.920 ; Fall       ; CLOCK           ;
;  MIR[3]      ; CLOCK      ; 5.581 ; 5.581 ; Fall       ; CLOCK           ;
;  MIR[4]      ; CLOCK      ; 5.911 ; 5.911 ; Fall       ; CLOCK           ;
;  MIR[5]      ; CLOCK      ; 5.821 ; 5.821 ; Fall       ; CLOCK           ;
;  MIR[6]      ; CLOCK      ; 5.865 ; 5.865 ; Fall       ; CLOCK           ;
;  MIR[7]      ; CLOCK      ; 5.512 ; 5.512 ; Fall       ; CLOCK           ;
;  MIR[8]      ; CLOCK      ; 5.590 ; 5.590 ; Fall       ; CLOCK           ;
;  MIR[9]      ; CLOCK      ; 5.556 ; 5.556 ; Fall       ; CLOCK           ;
;  MIR[10]     ; CLOCK      ; 6.010 ; 6.010 ; Fall       ; CLOCK           ;
;  MIR[11]     ; CLOCK      ; 5.859 ; 5.859 ; Fall       ; CLOCK           ;
;  MIR[12]     ; CLOCK      ; 6.003 ; 6.003 ; Fall       ; CLOCK           ;
;  MIR[13]     ; CLOCK      ; 5.754 ; 5.754 ; Fall       ; CLOCK           ;
;  MIR[14]     ; CLOCK      ; 5.540 ; 5.540 ; Fall       ; CLOCK           ;
;  MIR[15]     ; CLOCK      ; 5.717 ; 5.717 ; Fall       ; CLOCK           ;
;  MIR[16]     ; CLOCK      ; 5.620 ; 5.620 ; Fall       ; CLOCK           ;
;  MIR[17]     ; CLOCK      ; 5.765 ; 5.765 ; Fall       ; CLOCK           ;
;  MIR[18]     ; CLOCK      ; 5.916 ; 5.916 ; Fall       ; CLOCK           ;
;  MIR[19]     ; CLOCK      ; 5.512 ; 5.512 ; Fall       ; CLOCK           ;
;  MIR[20]     ; CLOCK      ; 5.494 ; 5.494 ; Fall       ; CLOCK           ;
;  MIR[21]     ; CLOCK      ; 5.672 ; 5.672 ; Fall       ; CLOCK           ;
;  MIR[22]     ; CLOCK      ; 5.495 ; 5.495 ; Fall       ; CLOCK           ;
;  MIR[23]     ; CLOCK      ; 5.836 ; 5.836 ; Fall       ; CLOCK           ;
;  MIR[24]     ; CLOCK      ; 5.845 ; 5.845 ; Fall       ; CLOCK           ;
;  MIR[25]     ; CLOCK      ; 5.477 ; 5.477 ; Fall       ; CLOCK           ;
;  MIR[26]     ; CLOCK      ; 5.463 ; 5.463 ; Fall       ; CLOCK           ;
;  MIR[27]     ; CLOCK      ; 5.992 ; 5.992 ; Fall       ; CLOCK           ;
;  MIR[28]     ; CLOCK      ; 5.644 ; 5.644 ; Fall       ; CLOCK           ;
;  MIR[29]     ; CLOCK      ; 6.011 ; 6.011 ; Fall       ; CLOCK           ;
;  MIR[30]     ; CLOCK      ; 5.512 ; 5.512 ; Fall       ; CLOCK           ;
;  MIR[31]     ; CLOCK      ; 5.939 ; 5.939 ; Fall       ; CLOCK           ;
;  MIR[32]     ; CLOCK      ; 5.823 ; 5.823 ; Fall       ; CLOCK           ;
;  MIR[33]     ; CLOCK      ; 5.565 ; 5.565 ; Fall       ; CLOCK           ;
;  MIR[34]     ; CLOCK      ; 5.535 ; 5.535 ; Fall       ; CLOCK           ;
;  MIR[35]     ; CLOCK      ; 5.754 ; 5.754 ; Fall       ; CLOCK           ;
; MPC[*]       ; CLOCK      ; 5.688 ; 5.688 ; Fall       ; CLOCK           ;
;  MPC[0]      ; CLOCK      ; 5.875 ; 5.875 ; Fall       ; CLOCK           ;
;  MPC[1]      ; CLOCK      ; 6.035 ; 6.035 ; Fall       ; CLOCK           ;
;  MPC[2]      ; CLOCK      ; 5.879 ; 5.879 ; Fall       ; CLOCK           ;
;  MPC[3]      ; CLOCK      ; 5.859 ; 5.859 ; Fall       ; CLOCK           ;
;  MPC[4]      ; CLOCK      ; 5.889 ; 5.889 ; Fall       ; CLOCK           ;
;  MPC[5]      ; CLOCK      ; 5.688 ; 5.688 ; Fall       ; CLOCK           ;
;  MPC[6]      ; CLOCK      ; 5.787 ; 5.787 ; Fall       ; CLOCK           ;
;  MPC[7]      ; CLOCK      ; 5.750 ; 5.750 ; Fall       ; CLOCK           ;
;  MPC[8]      ; CLOCK      ; 5.894 ; 5.894 ; Fall       ; CLOCK           ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; MBR_IN[0]  ; MPC[0]      ; 5.767 ;    ;    ; 5.767 ;
; MBR_IN[1]  ; MPC[1]      ; 5.545 ;    ;    ; 5.545 ;
; MBR_IN[2]  ; MPC[2]      ; 5.849 ;    ;    ; 5.849 ;
; MBR_IN[3]  ; MPC[3]      ; 5.717 ;    ;    ; 5.717 ;
; MBR_IN[4]  ; MPC[4]      ; 5.894 ;    ;    ; 5.894 ;
; MBR_IN[5]  ; MPC[5]      ; 5.402 ;    ;    ; 5.402 ;
; MBR_IN[6]  ; MPC[6]      ; 5.731 ;    ;    ; 5.731 ;
; MBR_IN[7]  ; MPC[7]      ; 5.890 ;    ;    ; 5.890 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; MBR_IN[0]  ; MPC[0]      ; 5.767 ;    ;    ; 5.767 ;
; MBR_IN[1]  ; MPC[1]      ; 5.545 ;    ;    ; 5.545 ;
; MBR_IN[2]  ; MPC[2]      ; 5.849 ;    ;    ; 5.849 ;
; MBR_IN[3]  ; MPC[3]      ; 5.717 ;    ;    ; 5.717 ;
; MBR_IN[4]  ; MPC[4]      ; 5.894 ;    ;    ; 5.894 ;
; MBR_IN[5]  ; MPC[5]      ; 5.402 ;    ;    ; 5.402 ;
; MBR_IN[6]  ; MPC[6]      ; 5.731 ;    ;    ; 5.731 ;
; MBR_IN[7]  ; MPC[7]      ; 5.890 ;    ;    ; 5.890 ;
+------------+-------------+-------+----+----+-------+


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -4.743   ; 1.096 ; N/A      ; N/A     ; -1.423              ;
;  CLOCK           ; -4.743   ; 1.096 ; N/A      ; N/A     ; -1.423              ;
; Design-wide TNS  ; -159.582 ; 0.0   ; 0.0      ; 0.0     ; -106.836            ;
;  CLOCK           ; -159.582 ; 0.000 ; N/A      ; N/A     ; -106.836            ;
+------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------+
; Setup Times                                                            ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; N          ; CLOCK      ; 3.488 ; 3.488 ; Rise       ; CLOCK           ;
; Z          ; CLOCK      ; 3.808 ; 3.808 ; Rise       ; CLOCK           ;
; MBR_IN[*]  ; CLOCK      ; 5.797 ; 5.797 ; Fall       ; CLOCK           ;
;  MBR_IN[0] ; CLOCK      ; 5.287 ; 5.287 ; Fall       ; CLOCK           ;
;  MBR_IN[1] ; CLOCK      ; 4.838 ; 4.838 ; Fall       ; CLOCK           ;
;  MBR_IN[2] ; CLOCK      ; 5.716 ; 5.716 ; Fall       ; CLOCK           ;
;  MBR_IN[3] ; CLOCK      ; 5.192 ; 5.192 ; Fall       ; CLOCK           ;
;  MBR_IN[4] ; CLOCK      ; 5.797 ; 5.797 ; Fall       ; CLOCK           ;
;  MBR_IN[5] ; CLOCK      ; 4.889 ; 4.889 ; Fall       ; CLOCK           ;
;  MBR_IN[6] ; CLOCK      ; 5.706 ; 5.706 ; Fall       ; CLOCK           ;
;  MBR_IN[7] ; CLOCK      ; 5.556 ; 5.556 ; Fall       ; CLOCK           ;
+------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; N          ; CLOCK      ; -1.827 ; -1.827 ; Rise       ; CLOCK           ;
; Z          ; CLOCK      ; -2.014 ; -2.014 ; Rise       ; CLOCK           ;
; MBR_IN[*]  ; CLOCK      ; -2.223 ; -2.223 ; Fall       ; CLOCK           ;
;  MBR_IN[0] ; CLOCK      ; -2.474 ; -2.474 ; Fall       ; CLOCK           ;
;  MBR_IN[1] ; CLOCK      ; -2.223 ; -2.223 ; Fall       ; CLOCK           ;
;  MBR_IN[2] ; CLOCK      ; -2.676 ; -2.676 ; Fall       ; CLOCK           ;
;  MBR_IN[3] ; CLOCK      ; -2.432 ; -2.432 ; Fall       ; CLOCK           ;
;  MBR_IN[4] ; CLOCK      ; -2.719 ; -2.719 ; Fall       ; CLOCK           ;
;  MBR_IN[5] ; CLOCK      ; -2.288 ; -2.288 ; Fall       ; CLOCK           ;
;  MBR_IN[6] ; CLOCK      ; -2.664 ; -2.664 ; Fall       ; CLOCK           ;
;  MBR_IN[7] ; CLOCK      ; -2.611 ; -2.611 ; Fall       ; CLOCK           ;
+------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Clock to Output Times                                                      ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; MPC[*]       ; CLOCK      ; 7.422  ; 7.422  ; Rise       ; CLOCK           ;
;  MPC[8]      ; CLOCK      ; 7.422  ; 7.422  ; Rise       ; CLOCK           ;
; write_enable ; CLOCK      ; 7.290  ; 7.290  ; Rise       ; CLOCK           ;
; MIR[*]       ; CLOCK      ; 10.387 ; 10.387 ; Fall       ; CLOCK           ;
;  MIR[0]      ; CLOCK      ; 9.512  ; 9.512  ; Fall       ; CLOCK           ;
;  MIR[1]      ; CLOCK      ; 10.123 ; 10.123 ; Fall       ; CLOCK           ;
;  MIR[2]      ; CLOCK      ; 10.230 ; 10.230 ; Fall       ; CLOCK           ;
;  MIR[3]      ; CLOCK      ; 9.488  ; 9.488  ; Fall       ; CLOCK           ;
;  MIR[4]      ; CLOCK      ; 10.206 ; 10.206 ; Fall       ; CLOCK           ;
;  MIR[5]      ; CLOCK      ; 10.120 ; 10.120 ; Fall       ; CLOCK           ;
;  MIR[6]      ; CLOCK      ; 10.189 ; 10.189 ; Fall       ; CLOCK           ;
;  MIR[7]      ; CLOCK      ; 9.318  ; 9.318  ; Fall       ; CLOCK           ;
;  MIR[8]      ; CLOCK      ; 9.506  ; 9.506  ; Fall       ; CLOCK           ;
;  MIR[9]      ; CLOCK      ; 9.415  ; 9.415  ; Fall       ; CLOCK           ;
;  MIR[10]     ; CLOCK      ; 10.370 ; 10.370 ; Fall       ; CLOCK           ;
;  MIR[11]     ; CLOCK      ; 10.031 ; 10.031 ; Fall       ; CLOCK           ;
;  MIR[12]     ; CLOCK      ; 10.364 ; 10.364 ; Fall       ; CLOCK           ;
;  MIR[13]     ; CLOCK      ; 9.842  ; 9.842  ; Fall       ; CLOCK           ;
;  MIR[14]     ; CLOCK      ; 9.380  ; 9.380  ; Fall       ; CLOCK           ;
;  MIR[15]     ; CLOCK      ; 9.736  ; 9.736  ; Fall       ; CLOCK           ;
;  MIR[16]     ; CLOCK      ; 9.568  ; 9.568  ; Fall       ; CLOCK           ;
;  MIR[17]     ; CLOCK      ; 9.861  ; 9.861  ; Fall       ; CLOCK           ;
;  MIR[18]     ; CLOCK      ; 10.160 ; 10.160 ; Fall       ; CLOCK           ;
;  MIR[19]     ; CLOCK      ; 9.439  ; 9.439  ; Fall       ; CLOCK           ;
;  MIR[20]     ; CLOCK      ; 9.294  ; 9.294  ; Fall       ; CLOCK           ;
;  MIR[21]     ; CLOCK      ; 9.754  ; 9.754  ; Fall       ; CLOCK           ;
;  MIR[22]     ; CLOCK      ; 9.295  ; 9.295  ; Fall       ; CLOCK           ;
;  MIR[23]     ; CLOCK      ; 10.031 ; 10.031 ; Fall       ; CLOCK           ;
;  MIR[24]     ; CLOCK      ; 10.034 ; 10.034 ; Fall       ; CLOCK           ;
;  MIR[25]     ; CLOCK      ; 9.404  ; 9.404  ; Fall       ; CLOCK           ;
;  MIR[26]     ; CLOCK      ; 9.376  ; 9.376  ; Fall       ; CLOCK           ;
;  MIR[27]     ; CLOCK      ; 10.365 ; 10.365 ; Fall       ; CLOCK           ;
;  MIR[28]     ; CLOCK      ; 9.620  ; 9.620  ; Fall       ; CLOCK           ;
;  MIR[29]     ; CLOCK      ; 10.387 ; 10.387 ; Fall       ; CLOCK           ;
;  MIR[30]     ; CLOCK      ; 9.443  ; 9.443  ; Fall       ; CLOCK           ;
;  MIR[31]     ; CLOCK      ; 10.267 ; 10.267 ; Fall       ; CLOCK           ;
;  MIR[32]     ; CLOCK      ; 10.024 ; 10.024 ; Fall       ; CLOCK           ;
;  MIR[33]     ; CLOCK      ; 9.517  ; 9.517  ; Fall       ; CLOCK           ;
;  MIR[34]     ; CLOCK      ; 9.478  ; 9.478  ; Fall       ; CLOCK           ;
;  MIR[35]     ; CLOCK      ; 9.852  ; 9.852  ; Fall       ; CLOCK           ;
; MPC[*]       ; CLOCK      ; 10.911 ; 10.911 ; Fall       ; CLOCK           ;
;  MPC[0]      ; CLOCK      ; 10.446 ; 10.446 ; Fall       ; CLOCK           ;
;  MPC[1]      ; CLOCK      ; 10.844 ; 10.844 ; Fall       ; CLOCK           ;
;  MPC[2]      ; CLOCK      ; 10.401 ; 10.401 ; Fall       ; CLOCK           ;
;  MPC[3]      ; CLOCK      ; 10.437 ; 10.437 ; Fall       ; CLOCK           ;
;  MPC[4]      ; CLOCK      ; 10.272 ; 10.272 ; Fall       ; CLOCK           ;
;  MPC[5]      ; CLOCK      ; 10.100 ; 10.100 ; Fall       ; CLOCK           ;
;  MPC[6]      ; CLOCK      ; 10.055 ; 10.055 ; Fall       ; CLOCK           ;
;  MPC[7]      ; CLOCK      ; 10.627 ; 10.627 ; Fall       ; CLOCK           ;
;  MPC[8]      ; CLOCK      ; 10.911 ; 10.911 ; Fall       ; CLOCK           ;
+--------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Clock to Output Times                                            ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; MPC[*]       ; CLOCK      ; 3.864 ; 3.864 ; Rise       ; CLOCK           ;
;  MPC[8]      ; CLOCK      ; 3.864 ; 3.864 ; Rise       ; CLOCK           ;
; write_enable ; CLOCK      ; 4.018 ; 4.018 ; Rise       ; CLOCK           ;
; MIR[*]       ; CLOCK      ; 5.463 ; 5.463 ; Fall       ; CLOCK           ;
;  MIR[0]      ; CLOCK      ; 5.591 ; 5.591 ; Fall       ; CLOCK           ;
;  MIR[1]      ; CLOCK      ; 5.822 ; 5.822 ; Fall       ; CLOCK           ;
;  MIR[2]      ; CLOCK      ; 5.920 ; 5.920 ; Fall       ; CLOCK           ;
;  MIR[3]      ; CLOCK      ; 5.581 ; 5.581 ; Fall       ; CLOCK           ;
;  MIR[4]      ; CLOCK      ; 5.911 ; 5.911 ; Fall       ; CLOCK           ;
;  MIR[5]      ; CLOCK      ; 5.821 ; 5.821 ; Fall       ; CLOCK           ;
;  MIR[6]      ; CLOCK      ; 5.865 ; 5.865 ; Fall       ; CLOCK           ;
;  MIR[7]      ; CLOCK      ; 5.512 ; 5.512 ; Fall       ; CLOCK           ;
;  MIR[8]      ; CLOCK      ; 5.590 ; 5.590 ; Fall       ; CLOCK           ;
;  MIR[9]      ; CLOCK      ; 5.556 ; 5.556 ; Fall       ; CLOCK           ;
;  MIR[10]     ; CLOCK      ; 6.010 ; 6.010 ; Fall       ; CLOCK           ;
;  MIR[11]     ; CLOCK      ; 5.859 ; 5.859 ; Fall       ; CLOCK           ;
;  MIR[12]     ; CLOCK      ; 6.003 ; 6.003 ; Fall       ; CLOCK           ;
;  MIR[13]     ; CLOCK      ; 5.754 ; 5.754 ; Fall       ; CLOCK           ;
;  MIR[14]     ; CLOCK      ; 5.540 ; 5.540 ; Fall       ; CLOCK           ;
;  MIR[15]     ; CLOCK      ; 5.717 ; 5.717 ; Fall       ; CLOCK           ;
;  MIR[16]     ; CLOCK      ; 5.620 ; 5.620 ; Fall       ; CLOCK           ;
;  MIR[17]     ; CLOCK      ; 5.765 ; 5.765 ; Fall       ; CLOCK           ;
;  MIR[18]     ; CLOCK      ; 5.916 ; 5.916 ; Fall       ; CLOCK           ;
;  MIR[19]     ; CLOCK      ; 5.512 ; 5.512 ; Fall       ; CLOCK           ;
;  MIR[20]     ; CLOCK      ; 5.494 ; 5.494 ; Fall       ; CLOCK           ;
;  MIR[21]     ; CLOCK      ; 5.672 ; 5.672 ; Fall       ; CLOCK           ;
;  MIR[22]     ; CLOCK      ; 5.495 ; 5.495 ; Fall       ; CLOCK           ;
;  MIR[23]     ; CLOCK      ; 5.836 ; 5.836 ; Fall       ; CLOCK           ;
;  MIR[24]     ; CLOCK      ; 5.845 ; 5.845 ; Fall       ; CLOCK           ;
;  MIR[25]     ; CLOCK      ; 5.477 ; 5.477 ; Fall       ; CLOCK           ;
;  MIR[26]     ; CLOCK      ; 5.463 ; 5.463 ; Fall       ; CLOCK           ;
;  MIR[27]     ; CLOCK      ; 5.992 ; 5.992 ; Fall       ; CLOCK           ;
;  MIR[28]     ; CLOCK      ; 5.644 ; 5.644 ; Fall       ; CLOCK           ;
;  MIR[29]     ; CLOCK      ; 6.011 ; 6.011 ; Fall       ; CLOCK           ;
;  MIR[30]     ; CLOCK      ; 5.512 ; 5.512 ; Fall       ; CLOCK           ;
;  MIR[31]     ; CLOCK      ; 5.939 ; 5.939 ; Fall       ; CLOCK           ;
;  MIR[32]     ; CLOCK      ; 5.823 ; 5.823 ; Fall       ; CLOCK           ;
;  MIR[33]     ; CLOCK      ; 5.565 ; 5.565 ; Fall       ; CLOCK           ;
;  MIR[34]     ; CLOCK      ; 5.535 ; 5.535 ; Fall       ; CLOCK           ;
;  MIR[35]     ; CLOCK      ; 5.754 ; 5.754 ; Fall       ; CLOCK           ;
; MPC[*]       ; CLOCK      ; 5.688 ; 5.688 ; Fall       ; CLOCK           ;
;  MPC[0]      ; CLOCK      ; 5.875 ; 5.875 ; Fall       ; CLOCK           ;
;  MPC[1]      ; CLOCK      ; 6.035 ; 6.035 ; Fall       ; CLOCK           ;
;  MPC[2]      ; CLOCK      ; 5.879 ; 5.879 ; Fall       ; CLOCK           ;
;  MPC[3]      ; CLOCK      ; 5.859 ; 5.859 ; Fall       ; CLOCK           ;
;  MPC[4]      ; CLOCK      ; 5.889 ; 5.889 ; Fall       ; CLOCK           ;
;  MPC[5]      ; CLOCK      ; 5.688 ; 5.688 ; Fall       ; CLOCK           ;
;  MPC[6]      ; CLOCK      ; 5.787 ; 5.787 ; Fall       ; CLOCK           ;
;  MPC[7]      ; CLOCK      ; 5.750 ; 5.750 ; Fall       ; CLOCK           ;
;  MPC[8]      ; CLOCK      ; 5.894 ; 5.894 ; Fall       ; CLOCK           ;
+--------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------+
; Progagation Delay                                    ;
+------------+-------------+--------+----+----+--------+
; Input Port ; Output Port ; RR     ; RF ; FR ; FF     ;
+------------+-------------+--------+----+----+--------+
; MBR_IN[0]  ; MPC[0]      ; 10.402 ;    ;    ; 10.402 ;
; MBR_IN[1]  ; MPC[1]      ; 10.073 ;    ;    ; 10.073 ;
; MBR_IN[2]  ; MPC[2]      ; 10.673 ;    ;    ; 10.673 ;
; MBR_IN[3]  ; MPC[3]      ; 10.399 ;    ;    ; 10.399 ;
; MBR_IN[4]  ; MPC[4]      ; 10.628 ;    ;    ; 10.628 ;
; MBR_IN[5]  ; MPC[5]      ; 9.763  ;    ;    ; 9.763  ;
; MBR_IN[6]  ; MPC[6]      ; 10.303 ;    ;    ; 10.303 ;
; MBR_IN[7]  ; MPC[7]      ; 10.736 ;    ;    ; 10.736 ;
+------------+-------------+--------+----+----+--------+


+----------------------------------------------------+
; Minimum Progagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; MBR_IN[0]  ; MPC[0]      ; 5.767 ;    ;    ; 5.767 ;
; MBR_IN[1]  ; MPC[1]      ; 5.545 ;    ;    ; 5.545 ;
; MBR_IN[2]  ; MPC[2]      ; 5.849 ;    ;    ; 5.849 ;
; MBR_IN[3]  ; MPC[3]      ; 5.717 ;    ;    ; 5.717 ;
; MBR_IN[4]  ; MPC[4]      ; 5.894 ;    ;    ; 5.894 ;
; MBR_IN[5]  ; MPC[5]      ; 5.402 ;    ;    ; 5.402 ;
; MBR_IN[6]  ; MPC[6]      ; 5.731 ;    ;    ; 5.731 ;
; MBR_IN[7]  ; MPC[7]      ; 5.890 ;    ;    ; 5.890 ;
+------------+-------------+-------+----+----+-------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK      ; CLOCK    ; 0        ; 9        ; 8        ; 684      ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK      ; CLOCK    ; 0        ; 9        ; 8        ; 684      ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 10    ; 10   ;
; Unconstrained Input Port Paths  ; 42    ; 42   ;
; Unconstrained Output Ports      ; 46    ; 46   ;
; Unconstrained Output Port Paths ; 497   ; 497  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Dec 03 11:42:08 2024
Info: Command: quartus_sta MIC1 -c MIC1
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Critical Warning (332012): Synopsys Design Constraints File file not found: 'MIC1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLOCK CLOCK
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -4.743
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.743      -159.582 CLOCK 
Info (332146): Worst-case hold slack is 1.847
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.847         0.000 CLOCK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.423
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.423      -106.836 CLOCK 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.168
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.168       -73.463 CLOCK 
Info (332146): Worst-case hold slack is 1.096
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.096         0.000 CLOCK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.423
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.423      -106.836 CLOCK 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4534 megabytes
    Info: Processing ended: Tue Dec 03 11:42:08 2024
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


