------------------------------------------------------------------------------
-- **** W A R N I N G ****  THIS FILE IS AUTO GENERATED!! PLEASE DO NOT EDIT!!
------------------------------------------------------------------------------
-- QUALCOMM Proprietary
-- Copyright QUALCOMM Incorporated.  All rights reserved.
--
-- All data and information contained in or disclosed by this document are
-- confidential and proprietary information of QUALCOMM Incorporated, and
-- all rights therein are expressly reserved. By accepting this material,
-- the recipient agrees that this material and the information contained
-- therein are held in confidence and in trust and will not be used,
-- copied, reproduced in whole or in part, nor its contents revealed in
-- any manner to others without the express written permission of QUALCOMM
-- Incorporated.
--
-- This technology was exported from the United States in accordance with
-- the Export Administration Regulations. Diversion contrary to U.S. law
-- prohibited.
------------------------------------------------------------------------------
-- RCS File        : -USE CVS LOG-
-- Revision        : -USE CVS LOG-
-- Last Check In   : -USE CVS LOG-
------------------------------------------------------------------------------
-- Description     : Top Address File, Flattened
------------------------------------------------------------------------------
-----------------------------------------------------------------
-- Automatically generated by SCALe Autoreg GenAddrFile module.
-----------------------------------------------------------------
-- !! WARNING !! DO NOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-- !! WARNING !! OR JUST DOO'T MANUALLY EDIT THIS FILE AT ALL.
-----------------------------------------------------------------

REVID_BASE BASE 0x00000100 revidaddr 31:0

 revid MODULE OFFSET=REVID_BASE+0x00000000 MAX=REVID_BASE+0x000000FF APRE=REVID_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM8950.REVID_BASE.REVID
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
 RFU BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
 VARIANT BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
 METAL BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x01
 ALL_LAYER BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x51
 TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x10
 SUBTYPE BIT[7:0]

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0x00
 OPTION2 BIT[3:2]
 OPTION1 BIT[1:0]

SBL_ID_0 ADDRESS 0x0050 RW
SBL_ID_0 RESET_VALUE 0x00
 VERSION BIT[7:0]

SBL_ID_1 ADDRESS 0x0051 RW
SBL_ID_1 RESET_VALUE 0x00
 VERSION BIT[7:0]

PBS_OTP_ID_0 ADDRESS 0x0054 RW
PBS_OTP_ID_0 RESET_VALUE 0x00
 VERSION BIT[7:0]

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

TEST1 ADDRESS 0x00E0 RW
TEST1 RESET_VALUE 0x00
 FORCE_ON BIT[7]
 DTEST BIT[2:0]

TRIM_NUM ADDRESS 0x00F0 R
TRIM_NUM RESET_VALUE 0x0F
 NUM_TRIM BIT[7:0]

TP_REV ADDRESS 0x00F1 RW
TP_REV RESET_VALUE 0xFF
 TP_REV BIT[7:0]

FAB_ID ADDRESS 0x00F2 RW
FAB_ID RESET_VALUE 0xFF
 FAB_ID BIT[7:0]

WAFER_ID ADDRESS 0x00F3 RW
WAFER_ID RESET_VALUE 0xFF
 WAFER_ID BIT[7:0]

X_COORD ADDRESS 0x00F4 RW
X_COORD RESET_VALUE 0xFF
 X_COORD BIT[7:0]

Y_COORD ADDRESS 0x00F5 RW
Y_COORD RESET_VALUE 0xFF
 Y_COORD BIT[7:0]

LOT_ID_11_10 ADDRESS 0x00F6 RW
LOT_ID_11_10 RESET_VALUE 0xFF
 LOT_ID_11_5_0 BIT[7:2]
 LOT_ID_10_5_4 BIT[1:0]

LOT_ID_10_09 ADDRESS 0x00F7 RW
LOT_ID_10_09 RESET_VALUE 0xFF
 LOT_ID_10_3_0 BIT[7:4]
 LOT_ID_09_5_2 BIT[3:0]

LOT_ID_09_08 ADDRESS 0x00F8 RW
LOT_ID_09_08 RESET_VALUE 0xFF
 LOT_ID_09_1_0 BIT[7:6]
 LOT_ID_08_5_0 BIT[5:0]

LOT_ID_07_06 ADDRESS 0x00F9 RW
LOT_ID_07_06 RESET_VALUE 0xFF
 LOT_ID_07_5_0 BIT[7:2]
 LOT_ID_06_5_4 BIT[1:0]

LOT_ID_06_05 ADDRESS 0x00FA RW
LOT_ID_06_05 RESET_VALUE 0xFF
 LOT_ID_06_3_0 BIT[7:4]
 LOT_ID_05_5_2 BIT[3:0]

LOT_ID_05_04 ADDRESS 0x00FB RW
LOT_ID_05_04 RESET_VALUE 0xFF
 LOT_ID_05_1_0 BIT[7:6]
 LOT_ID_04_5_0 BIT[5:0]

LOT_ID_03_02 ADDRESS 0x00FC RW
LOT_ID_03_02 RESET_VALUE 0xFF
 LOT_ID_03_5_0 BIT[7:2]
 LOT_ID_02_5_4 BIT[1:0]

LOT_ID_02_01 ADDRESS 0x00FD RW
LOT_ID_02_01 RESET_VALUE 0xFF
 LOT_ID_02_3_0 BIT[7:4]
 LOT_ID_01_5_2 BIT[3:0]

LOT_ID_01_00 ADDRESS 0x00FE RW
LOT_ID_01_00 RESET_VALUE 0xFF
 LOT_ID_01_1_0 BIT[7:6]
 LOT_ID_00_5_0 BIT[5:0]

MFG_ID_SPARE ADDRESS 0x00FF RW
MFG_ID_SPARE RESET_VALUE 0xFF
 SPARE BIT[7:0]

BUS_BASE BASE 0x00000400 busaddr 31:0

 bus MODULE OFFSET=BUS_BASE+0x00000000 MAX=BUS_BASE+0x000000FF APRE=BUS_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM8950.BUS_BASE.BUS
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
 DIG_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x0B
 TYPE BIT[7:0]
  INTERFACE VALUE 0x0B

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x02
 SUBTYPE BIT[7:0]
  INTBUS_ARB VALUE 0x02

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0x0X
 INTBUS_ARB_GNT BIT[3:0]

TIMEOUT ADDRESS 0x0044 RW
TIMEOUT RESET_VALUE 0x00
 TIMEOUT_MANT BIT[7:4]
 TIMEOUT_EXP BIT[3:0]

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x07
 FOLLOW_OTST2_RB BIT[3]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  NORMAL_OPERATION VALUE 0x0
  SOFT_RESET_ASSERTED VALUE 0x1

TEST1 ADDRESS 0x00E2 RW
TEST1 RESET_VALUE 0x00
 DTEST_EN BIT[7:4]
 DTEST BIT[3:0]

INT_BASE BASE 0x00000500 intaddr 31:0

 int MODULE OFFSET=INT_BASE+0x00000000 MAX=INT_BASE+0x000000FF APRE=INT_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM8950.INT_BASE.INT
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x03
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
 DIG_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x0A
 TYPE BIT[7:0]
  INTERRUPT VALUE 0x0A

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x01
 SUBTYPE BIT[7:0]
  PNP_INTERRUPT VALUE 0x01

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0x00
 CLK_REQ BIT[1]
  NO_CLOCK_REQ VALUE 0x0
  CLOCK_REQUESTED VALUE 0x1
 SEND_REQ BIT[0]
  NO_SEND_REQ VALUE 0x0
  SEND_REQUESTED VALUE 0x1

STATUS2 ADDRESS 0x0009 R
STATUS2 RESET_VALUE 0x00
 LAST_WINNER BIT[7:0]

INT_RESEND_ALL ADDRESS 0x0040 W
INT_RESEND_ALL RESET_VALUE 0x00
 INT_RESEND_ALL BIT[0]
  RESEND_ALL VALUE 0x1

EN_CTL1 ADDRESS 0x0046 RW
EN_CTL1 RESET_VALUE 0x00
 INTR_EN BIT[7]
  PERIPHERAL_DISABLED VALUE 0x0
  PERIPHERAL_ENABLED VALUE 0x1

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
 ENABLE_PRESET BIT[0]
  PRESET_DISABLE VALUE 0x0
  PRESET_ENABLE VALUE 0x1

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x07
 FOLLOW_OTST2_RB BIT[3]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  NORMAL_OPERATION VALUE 0x0
  SOFT_RESET_ASSERTED VALUE 0x1

TEST1 ADDRESS 0x00E0 RW
TEST1 RESET_VALUE 0x00
 DTEST_EN BIT[7:4]
 DTEST BIT[3:0]
  OFF VALUE 0x0
  SEND_REQ VALUE 0x1
  LEVEL VALUE 0x2
  TWO_BIT_WIN VALUE 0x3
  NEXT_WIN_MSB VALUE 0x4
  NEXT_WIN_LSB VALUE 0x5
  ACK_REQ VALUE 0x6
  STATE VALUE 0x7
  MSTR_PSLV_ID VALUE 0x8
  SSLV_ID VALUE 0x9
  INT_HI VALUE 0xA
  INT_LO VALUE 0xB
  PERIPH_HI VALUE 0xC
  PERIPH_LO VALUE 0xD
  CLK_REQ VALUE 0xE

SPMI_BASE BASE 0x00000600 spmiaddr 31:0

 spmi MODULE OFFSET=SPMI_BASE+0x00000000 MAX=SPMI_BASE+0x000000FF APRE=SPMI_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM8950.SPMI_BASE.SPMI
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x05
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x01
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x0B
 TYPE BIT[7:0]
  INTERFACE VALUE 0x0B

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x01
 SUBTYPE BIT[7:0]
  SPMI VALUE 0x01

ERROR_SYNDROME ADDRESS 0x0008 R
ERROR_SYNDROME RESET_VALUE 0x00
 ERROR_SYNDROME BIT[7:0]

ERROR_DATA ADDRESS 0x000B R
ERROR_DATA RESET_VALUE 0x00
 ERROR_DATA BIT[7:0]

ERROR_ADDR_LO ADDRESS 0x000C R
ERROR_ADDR_LO RESET_VALUE 0x00
 ERROR_ADDR_LO BIT[7:0]

ERROR_ADDR_MD ADDRESS 0x000D R
ERROR_ADDR_MD RESET_VALUE 0x00
 ERROR_ADDR_MD BIT[7:0]

ERROR_ADDR_HI ADDRESS 0x000E R
ERROR_ADDR_HI RESET_VALUE 0x00
 ERROR_ADDR_HI BIT[3:0]

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
 SPMI_INT_RT_STS BIT[0]

INT_SET_TYPE ADDRESS 0x0011 R
INT_SET_TYPE RESET_VALUE 0x01
 SPMI_INT_TYPE BIT[0]

INT_POLARITY_HIGH ADDRESS 0x0012 R
INT_POLARITY_HIGH RESET_VALUE 0x01
 SPMI_INT_HIGH BIT[0]

INT_POLARITY_LOW ADDRESS 0x0013 R
INT_POLARITY_LOW RESET_VALUE 0x00
 SPMI_INT_LOW BIT[0]

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 SPMI_INT_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 SPMI_INT_EN_SET BIT[0]

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 SPMI_INT_EN_CLR BIT[0]

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 SPMI_INT_LATCHED_STS BIT[0]

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 SPMI_INT_PENDING_STS BIT[0]

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]

SPMI_BUF_CFG ADDRESS 0x0040 RW
SPMI_BUF_CFG RESET_VALUE 0x01
 BUFFER_STRENGTH BIT[1:0]
  LOW10PF VALUE 0x0
  MID20PF VALUE 0x1
  HIGH40PF VALUE 0x2
  VERYHIGH50PF VALUE 0x3

SSC_DETECT_CFG ADDRESS 0x0041 RW
SSC_DETECT_CFG RESET_VALUE 0x00
 SSC_DETECT_CFG BIT[2:0]
  WINDOW_DISABLED_Q1_DELAY_ENABLED VALUE 0x0
  WINDOW_DISABLED_Q1_DELAY_DISABLED VALUE 0x1
  WINDOW_ENABLED_Q1_DELAY_ENABLED VALUE 0x2
  WINDOW_ENABLED_Q1_DELAY_DISABLED VALUE 0x3

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x07
 FOLLOW_OTST2_RB BIT[3]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  NORMAL_OPERATION VALUE 0x0
  SOFT_RESET_ASSERTED VALUE 0x1

INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
 INT_TEST_MODE_EN BIT[7]
  INT_TEST_MODE_DISABLED VALUE 0x0
  INT_TEST_MODE_ENABLED VALUE 0x1

INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
 SPMI_INT_TEST_VAL BIT[0]
  TEST_VAL_0 VALUE 0x0
  TEST_VAL_1 VALUE 0x1

TEST1 ADDRESS 0x00E2 RW
TEST1 RESET_VALUE 0x00
 DTEST_EN BIT[7:4]
  DISABLED VALUE 0x0
  ENABLED VALUE 0x1
 SPMI_DTEST_BYP BIT[3]
 DTEST_SEL BIT[2:0]

PON_BASE BASE 0x00000800 ponaddr 31:0

 pon MODULE OFFSET=PON_BASE+0x00000000 MAX=PON_BASE+0x000000FF APRE=PON_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM8950.PON_BASE.PON
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x03
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x03
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x01
 TYPE BIT[7:0]
  PON VALUE 0x01

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x01
 SUBTYPE BIT[7:0]
  LV_PON VALUE 0x01

PON_PBL_STATUS ADDRESS 0x0007 R
PON_PBL_STATUS RESET_VALUE 0xXX
 DVDD_RB_OCCURRED BIT[7]
  NO_RESET VALUE 0x0
  RESET_OCCURRED VALUE 0x1
 XVDD_RB_OCCURRED BIT[6]
  NO_RESET VALUE 0x0
  RESET_OCCURRED VALUE 0x1
 REG_WRITE_ERROR BIT[5]
  NO_ERROR VALUE 0x0
  ERROR_OCCURRED VALUE 0x1
 REG_RESET_ERROR BIT[4]
  NO_ERROR VALUE 0x0
  ERROR_OCCURRED VALUE 0x1
 REG_SYNC_ERROR BIT[3]

PON_REASON1 ADDRESS 0x0008 R
PON_REASON1 RESET_VALUE 0xXX
 KPDPWR_N BIT[7]
  TRIGGER_RECEIVED VALUE 0x1
 CBLPWR_N BIT[6]
  TRIGGER_RECEIVED VALUE 0x1
 PON1 BIT[5]
  TRIGGER_RECEIVED VALUE 0x1
 USB_CHG BIT[4]
  TRIGGER_RECEIVED VALUE 0x1
 DC_CHG BIT[3]
  TRIGGER_RECEIVED VALUE 0x1
 RTC BIT[2]
  TRIGGER_RECEIVED VALUE 0x1
 SMPL BIT[1]
  TRIGGER_RECEIVED VALUE 0x1
 HARD_RESET BIT[0]
  TRIGGER_RECEIVED VALUE 0x1

WARM_RESET_REASON1 ADDRESS 0x000A R
WARM_RESET_REASON1 RESET_VALUE 0xXX
 KPDPWR_N BIT[7]
  TRIGGER_RECEIVED VALUE 0x1
 RESIN_N BIT[6]
  TRIGGER_RECEIVED VALUE 0x1
 KPDPWR_AND_RESIN BIT[5]
  TRIGGER_RECEIVED VALUE 0x1
 GP2 BIT[4]
  TRIGGER_RECEIVED VALUE 0x1
 GP1 BIT[3]
  TRIGGER_RECEIVED VALUE 0x1
 PMIC_WD BIT[2]
  TRIGGER_RECEIVED VALUE 0x1
 PS_HOLD BIT[1]
  TRIGGER_RECEIVED VALUE 0x1
 SOFT BIT[0]
  TRIGGER_RECEIVED VALUE 0x1

WARM_RESET_REASON2 ADDRESS 0x000B R
WARM_RESET_REASON2 RESET_VALUE 0xX0
 TFT BIT[4]
  TRIGGER_RECEIVED VALUE 0x1

POFF_REASON1 ADDRESS 0x000C R
POFF_REASON1 RESET_VALUE 0xXX
 KPDPWR_N BIT[7]
  TRIGGER_RECEIVED VALUE 0x1
 RESIN_N BIT[6]
  TRIGGER_RECEIVED VALUE 0x1
 KPDPWR_AND_RESIN BIT[5]
  TRIGGER_RECEIVED VALUE 0x1
 GP2 BIT[4]
  TRIGGER_RECEIVED VALUE 0x1
 GP1 BIT[3]
  TRIGGER_RECEIVED VALUE 0x1
 PMIC_WD BIT[2]
  TRIGGER_RECEIVED VALUE 0x1
 PS_HOLD BIT[1]
  TRIGGER_RECEIVED VALUE 0x1
 SOFT BIT[0]
  TRIGGER_RECEIVED VALUE 0x1

POFF_REASON2 ADDRESS 0x000D R
POFF_REASON2 RESET_VALUE 0xXX
 STAGE3 BIT[7]
  TRIGGER_RECEIVED VALUE 0x1
 OTST3 BIT[6]
  TRIGGER_RECEIVED VALUE 0x1
 UVLO BIT[5]
  TRIGGER_RECEIVED VALUE 0x1
 TFT BIT[4]
  TRIGGER_RECEIVED VALUE 0x1
 CHARGER BIT[3]
  TRIGGER_RECEIVED VALUE 0x1
 AVDD_RB BIT[2]
  TRIGGER_RECEIVED VALUE 0x1

SOFT_RESET_REASON1 ADDRESS 0x000E R
SOFT_RESET_REASON1 RESET_VALUE 0xXX
 KPDPWR_N BIT[7]
  TRIGGER_RECEIVED VALUE 0x1
 RESIN_N BIT[6]
  TRIGGER_RECEIVED VALUE 0x1
 KPDPWR_AND_RESIN BIT[5]
  TRIGGER_RECEIVED VALUE 0x1
 GP2 BIT[4]
  TRIGGER_RECEIVED VALUE 0x1
 GP1 BIT[3]
  TRIGGER_RECEIVED VALUE 0x1
 PMIC_WD BIT[2]
  TRIGGER_RECEIVED VALUE 0x1
 PS_HOLD BIT[1]
  TRIGGER_RECEIVED VALUE 0x1
 SOFT BIT[0]
  TRIGGER_RECEIVED VALUE 0x1

SOFT_RESET_REASON2 ADDRESS 0x000F R
SOFT_RESET_REASON2 RESET_VALUE 0xX0
 TFT BIT[4]
  TRIGGER_RECEIVED VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0xXX
 SOFT_RESET_OCCURED BIT[7]
  INT_RT_STATUS_LOW VALUE 0x0
  INT_RT_STATUS_HIGH VALUE 0x1
 PMIC_WD_BARK BIT[6]
  INT_RT_STATUS_LOW VALUE 0x0
  INT_RT_STATUS_HIGH VALUE 0x1
 K_R_BARK BIT[5]
  INT_RT_STATUS_LOW VALUE 0x0
  INT_RT_STATUS_HIGH VALUE 0x1
 RESIN_BARK BIT[4]
  INT_RT_STATUS_LOW VALUE 0x0
  INT_RT_STATUS_HIGH VALUE 0x1
 KPDPWR_BARK BIT[3]
  INT_RT_STATUS_LOW VALUE 0x0
  INT_RT_STATUS_HIGH VALUE 0x1
 CBLPWR_ON BIT[2]
  INT_RT_STATUS_LOW VALUE 0x0
  INT_RT_STATUS_HIGH VALUE 0x1
 RESIN_ON BIT[1]
  INT_RT_STATUS_LOW VALUE 0x0
  INT_RT_STATUS_HIGH VALUE 0x1
 KPDPWR_ON BIT[0]
  INT_RT_STATUS_LOW VALUE 0x0
  INT_RT_STATUS_HIGH VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
 SOFT_RESET_OCCURED BIT[7]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1
 PMIC_WD_BARK BIT[6]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1
 K_R_BARK BIT[5]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1
 RESIN_BARK BIT[4]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1
 KPDPWR_BARK BIT[3]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1
 CBLPWR_ON BIT[2]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1
 RESIN_ON BIT[1]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1
 KPDPWR_ON BIT[0]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 SOFT_RESET_OCCURED BIT[7]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1
 PMIC_WD_BARK BIT[6]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1
 K_R_BARK BIT[5]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1
 RESIN_BARK BIT[4]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1
 KPDPWR_BARK BIT[3]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1
 CBLPWR_ON BIT[2]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1
 RESIN_ON BIT[1]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1
 KPDPWR_ON BIT[0]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
 SOFT_RESET_OCCURED BIT[7]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1
 PMIC_WD_BARK BIT[6]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1
 K_R_BARK BIT[5]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1
 RESIN_BARK BIT[4]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1
 KPDPWR_BARK BIT[3]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1
 CBLPWR_ON BIT[2]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1
 RESIN_ON BIT[1]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1
 KPDPWR_ON BIT[0]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 SOFT_RESET_OCCURED BIT[7]
 PMIC_WD_BARK BIT[6]
 K_R_BARK BIT[5]
 RESIN_BARK BIT[4]
 KPDPWR_BARK BIT[3]
 CBLPWR_ON BIT[2]
 RESIN_ON BIT[1]
 KPDPWR_ON BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 SOFT_RESET_OCCURED BIT[7]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 PMIC_WD_BARK BIT[6]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 K_R_BARK BIT[5]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 RESIN_BARK BIT[4]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 KPDPWR_BARK BIT[3]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 CBLPWR_ON BIT[2]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 RESIN_ON BIT[1]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 KPDPWR_ON BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 SOFT_RESET_OCCURED BIT[7]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 PMIC_WD_BARK BIT[6]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 K_R_BARK BIT[5]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 RESIN_BARK BIT[4]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 KPDPWR_BARK BIT[3]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 CBLPWR_ON BIT[2]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 RESIN_ON BIT[1]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 KPDPWR_ON BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0xXX
 SOFT_RESET_OCCURED BIT[7]
  NO_INT_RECEIVED VALUE 0x0
  INTERRUPT_RECEIVED VALUE 0x1
 PMIC_WD_BARK BIT[6]
  NO_INT_RECEIVED VALUE 0x0
  INTERRUPT_RECEIVED VALUE 0x1
 K_R_BARK BIT[5]
  NO_INT_RECEIVED VALUE 0x0
  INTERRUPT_RECEIVED VALUE 0x1
 RESIN_BARK BIT[4]
  NO_INT_RECEIVED VALUE 0x0
  INTERRUPT_RECEIVED VALUE 0x1
 KPDPWR_BARK BIT[3]
  NO_INT_RECEIVED VALUE 0x0
  INTERRUPT_RECEIVED VALUE 0x1
 CBLPWR_ON BIT[2]
  NO_INT_RECEIVED VALUE 0x0
  INTERRUPT_RECEIVED VALUE 0x1
 RESIN_ON BIT[1]
  NO_INT_RECEIVED VALUE 0x0
  INTERRUPT_RECEIVED VALUE 0x1
 KPDPWR_ON BIT[0]
  NO_INT_RECEIVED VALUE 0x0
  INTERRUPT_RECEIVED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0xXX
 SOFT_RESET_OCCURED BIT[7]
  NO_INT_PENDING VALUE 0x0
  INTERRUPT_PENDING VALUE 0x1
 PMIC_WD_BARK BIT[6]
  NO_INT_PENDING VALUE 0x0
  INTERRUPT_PENDING VALUE 0x1
 K_R_BARK BIT[5]
  NO_INT_PENDING VALUE 0x0
  INTERRUPT_PENDING VALUE 0x1
 RESIN_BARK BIT[4]
  NO_INT_PENDING VALUE 0x0
  INTERRUPT_PENDING VALUE 0x1
 KPDPWR_BARK BIT[3]
  NO_INT_PENDING VALUE 0x0
  INTERRUPT_PENDING VALUE 0x1
 CBLPWR_ON BIT[2]
  NO_INT_PENDING VALUE 0x0
  INTERRUPT_PENDING VALUE 0x1
 RESIN_ON BIT[1]
  NO_INT_PENDING VALUE 0x0
  INTERRUPT_PENDING VALUE 0x1
 KPDPWR_ON BIT[0]
  NO_INT_PENDING VALUE 0x0
  INTERRUPT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]
  MID0 VALUE 0x0
  MID1 VALUE 0x1
  MID2 VALUE 0x2
  MID3 VALUE 0x3

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]
  SR VALUE 0x0
  A VALUE 0x1

KPDPWR_N_RESET_S1_TIMER ADDRESS 0x0040 RW
KPDPWR_N_RESET_S1_TIMER RESET_VALUE 0x0F
 S1_TIMER BIT[3:0]
  MS_0 VALUE 0x0
  MS_32 VALUE 0x1
  MS_56 VALUE 0x2
  MS_80 VALUE 0x3
  MS_128 VALUE 0x4
  MS_184 VALUE 0x5
  MS_272 VALUE 0x6
  MS_408 VALUE 0x7
  MS_608 VALUE 0x8
  MS_904 VALUE 0x9
  MS_1352 VALUE 0xA
  MS_2048 VALUE 0xB
  MS_3072 VALUE 0xC
  MS_4480 VALUE 0xD
  MS_6720 VALUE 0xE
  MS_10256 VALUE 0xF

KPDPWR_N_RESET_S2_TIMER ADDRESS 0x0041 RW
KPDPWR_N_RESET_S2_TIMER RESET_VALUE 0x07
 S2_TIMER BIT[2:0]
  MS_0 VALUE 0x0
  MS_10 VALUE 0x1
  MS_50 VALUE 0x2
  MS_100 VALUE 0x3
  MS_250 VALUE 0x4
  MS_500 VALUE 0x5
  S_1 VALUE 0x6
  S_2 VALUE 0x7

KPDPWR_N_RESET_S2_CTL ADDRESS 0x0042 RW
KPDPWR_N_RESET_S2_CTL RESET_VALUE 0x04
 RESET_TYPE BIT[3:0]
  RESERVED0 VALUE 0x0
  WARM_RESET VALUE 0x1
  IMMEDIATE_XVDD_SHUTDOWN VALUE 0x2
  RESERVED3 VALUE 0x3
  SHUTDOWN VALUE 0x4
  DVDD_SHUTDOWN VALUE 0x5
  XVDD_SHUTDOWN VALUE 0x6
  HARD_RESET VALUE 0x7
  DVDD_HARD_RESET VALUE 0x8
  XVDD_HARD_RESET VALUE 0x9
  WARM_RESET_AND_DVDD_SHUTDOWN VALUE 0xA
  WARM_RESET_AND_XVDD_SHUTDOWN VALUE 0xB
  WARM_RESET_AND_SHUTDOWN VALUE 0xC
  WARM_RESET_THEN_HARD_RESET VALUE 0xD
  WARM_RESET_THEN_DVDD_HARD_RESET VALUE 0xE
  WARM_RESET_THEN_XVDD_HARD_RESET VALUE 0xF

KPDPWR_N_RESET_S2_CTL2 ADDRESS 0x0043 RW
KPDPWR_N_RESET_S2_CTL2 RESET_VALUE 0x00
 S2_RESET_EN BIT[7]
  DISABLED VALUE 0x0
  ENABLED VALUE 0x1

RESIN_N_RESET_S1_TIMER ADDRESS 0x0044 RW
RESIN_N_RESET_S1_TIMER RESET_VALUE 0x0F
 S1_TIMER BIT[3:0]
  MS_0 VALUE 0x0
  MS_32 VALUE 0x1
  MS_56 VALUE 0x2
  MS_80 VALUE 0x3
  MS_128 VALUE 0x4
  MS_184 VALUE 0x5
  MS_272 VALUE 0x6
  MS_408 VALUE 0x7
  MS_608 VALUE 0x8
  MS_904 VALUE 0x9
  MS_1352 VALUE 0xA
  MS_2048 VALUE 0xB
  MS_3072 VALUE 0xC
  MS_4480 VALUE 0xD
  MS_6720 VALUE 0xE
  MS_10256 VALUE 0xF

RESIN_N_RESET_S2_TIMER ADDRESS 0x0045 RW
RESIN_N_RESET_S2_TIMER RESET_VALUE 0x07
 S2_TIMER BIT[2:0]
  MS_0 VALUE 0x0
  MS_10 VALUE 0x1
  MS_50 VALUE 0x2
  MS_100 VALUE 0x3
  MS_250 VALUE 0x4
  MS_500 VALUE 0x5
  S_1 VALUE 0x6
  S_2 VALUE 0x7

RESIN_N_RESET_S2_CTL ADDRESS 0x0046 RW
RESIN_N_RESET_S2_CTL RESET_VALUE 0x04
 RESET_TYPE BIT[3:0]
  RESERVED0 VALUE 0x0
  WARM_RESET VALUE 0x1
  IMMEDIATE_XVDD_SHUTDOWN VALUE 0x2
  RESERVED3 VALUE 0x3
  SHUTDOWN VALUE 0x4
  DVDD_SHUTDOWN VALUE 0x5
  XVDD_SHUTDOWN VALUE 0x6
  HARD_RESET VALUE 0x7
  DVDD_HARD_RESET VALUE 0x8
  XVDD_HARD_RESET VALUE 0x9
  WARM_RESET_AND_DVDD_SHUTDOWN VALUE 0xA
  WARM_RESET_AND_XVDD_SHUTDOWN VALUE 0xB
  WARM_RESET_AND_SHUTDOWN VALUE 0xC
  WARM_RESET_THEN_HARD_RESET VALUE 0xD
  WARM_RESET_THEN_DVDD_HARD_RESET VALUE 0xE
  WARM_RESET_THEN_XVDD_HARD_RESET VALUE 0xF

RESIN_N_RESET_S2_CTL2 ADDRESS 0x0047 RW
RESIN_N_RESET_S2_CTL2 RESET_VALUE 0x00
 S2_RESET_EN BIT[7]
  DISABLED VALUE 0x0
  ENABLED VALUE 0x1

RESIN_AND_KPDPWR_RESET_S1_TIMER ADDRESS 0x0048 RW
RESIN_AND_KPDPWR_RESET_S1_TIMER RESET_VALUE 0x0F
 S1_TIMER BIT[3:0]
  MS_0 VALUE 0x0
  MS_32 VALUE 0x1
  MS_56 VALUE 0x2
  MS_80 VALUE 0x3
  MS_128 VALUE 0x4
  MS_184 VALUE 0x5
  MS_272 VALUE 0x6
  MS_408 VALUE 0x7
  MS_608 VALUE 0x8
  MS_904 VALUE 0x9
  MS_1352 VALUE 0xA
  MS_2048 VALUE 0xB
  MS_3072 VALUE 0xC
  MS_4480 VALUE 0xD
  MS_6720 VALUE 0xE
  MS_10256 VALUE 0xF

RESIN_AND_KPDPWR_RESET_S2_TIMER ADDRESS 0x0049 RW
RESIN_AND_KPDPWR_RESET_S2_TIMER RESET_VALUE 0x07
 S2_TIMER BIT[2:0]
  MS_0 VALUE 0x0
  MS_10 VALUE 0x1
  MS_50 VALUE 0x2
  MS_100 VALUE 0x3
  MS_250 VALUE 0x4
  MS_500 VALUE 0x5
  S_1 VALUE 0x6
  S_2 VALUE 0x7

RESIN_AND_KPDPWR_RESET_S2_CTL ADDRESS 0x004A RW
RESIN_AND_KPDPWR_RESET_S2_CTL RESET_VALUE 0x04
 RESET_TYPE BIT[3:0]
  RESERVED0 VALUE 0x0
  WARM_RESET VALUE 0x1
  RESERVED2 VALUE 0x2
  RESERVED3 VALUE 0x3
  RESERVED4 VALUE 0x4
  RESERVED5 VALUE 0x5
  RESERVED6 VALUE 0x6
  HARD_RESET VALUE 0x7
  DVDD_HARD_RESET VALUE 0x8
  XVDD_HARD_RESET VALUE 0x9
  RESERVED10 VALUE 0xA
  RESERVED11 VALUE 0xB
  RESERVED12 VALUE 0xC
  WARM_RESET_THEN_HARD_RESET VALUE 0xD
  WARM_RESET_THEN_DVDD_HARD_RESET VALUE 0xE
  WARM_RESET_THEN_XVDD_HARD_RESET VALUE 0xF

RESIN_AND_KPDPWR_RESET_S2_CTL2 ADDRESS 0x004B RW
RESIN_AND_KPDPWR_RESET_S2_CTL2 RESET_VALUE 0x00
 S2_RESET_EN BIT[7]
  DISABLED VALUE 0x0
  ENABLED VALUE 0x1

GP2_RESET_S1_TIMER ADDRESS 0x004C RW
GP2_RESET_S1_TIMER RESET_VALUE 0x0F
 S1_TIMER BIT[3:0]
  MS_0 VALUE 0x0
  MS_32 VALUE 0x1
  MS_56 VALUE 0x2
  MS_80 VALUE 0x3
  MS_128 VALUE 0x4
  MS_184 VALUE 0x5
  MS_272 VALUE 0x6
  MS_408 VALUE 0x7
  MS_608 VALUE 0x8
  MS_904 VALUE 0x9
  MS_1352 VALUE 0xA
  MS_2048 VALUE 0xB
  MS_3072 VALUE 0xC
  MS_4480 VALUE 0xD
  MS_6720 VALUE 0xE
  MS_10256 VALUE 0xF

GP2_RESET_S2_TIMER ADDRESS 0x004D RW
GP2_RESET_S2_TIMER RESET_VALUE 0x07
 S2_TIMER BIT[2:0]
  MS_0 VALUE 0x0
  MS_10 VALUE 0x1
  MS_50 VALUE 0x2
  MS_100 VALUE 0x3
  MS_250 VALUE 0x4
  MS_500 VALUE 0x5
  S_1 VALUE 0x6
  S_2 VALUE 0x7

GP2_RESET_S2_CTL ADDRESS 0x004E RW
GP2_RESET_S2_CTL RESET_VALUE 0x04
 RESET_TYPE BIT[3:0]
  RESERVED0 VALUE 0x0
  WARM_RESET VALUE 0x1
  IMMEDIATE_XVDD_SHUTDOWN VALUE 0x2
  RESERVED3 VALUE 0x3
  SHUTDOWN VALUE 0x4
  DVDD_SHUTDOWN VALUE 0x5
  XVDD_SHUTDOWN VALUE 0x6
  HARD_RESET VALUE 0x7
  DVDD_HARD_RESET VALUE 0x8
  XVDD_HARD_RESET VALUE 0x9
  WARM_RESET_AND_DVDD_SHUTDOWN VALUE 0xA
  WARM_RESET_AND_XVDD_SHUTDOWN VALUE 0xB
  WARM_RESET_AND_SHUTDOWN VALUE 0xC
  WARM_RESET_THEN_HARD_RESET VALUE 0xD
  WARM_RESET_THEN_DVDD_HARD_RESET VALUE 0xE
  WARM_RESET_THEN_XVDD_HARD_RESET VALUE 0xF

GP2_RESET_S2_CTL2 ADDRESS 0x004F RW
GP2_RESET_S2_CTL2 RESET_VALUE 0x00
 S2_RESET_EN BIT[7]
  DISABLED VALUE 0x0
  ENABLED VALUE 0x1

GP1_RESET_S1_TIMER ADDRESS 0x0050 RW
GP1_RESET_S1_TIMER RESET_VALUE 0x0F
 S1_TIMER BIT[3:0]
  MS_0 VALUE 0x0
  MS_32 VALUE 0x1
  MS_56 VALUE 0x2
  MS_80 VALUE 0x3
  MS_128 VALUE 0x4
  MS_184 VALUE 0x5
  MS_272 VALUE 0x6
  MS_408 VALUE 0x7
  MS_608 VALUE 0x8
  MS_904 VALUE 0x9
  MS_1352 VALUE 0xA
  MS_2048 VALUE 0xB
  MS_3072 VALUE 0xC
  MS_4480 VALUE 0xD
  MS_6720 VALUE 0xE
  MS_10256 VALUE 0xF

GP1_RESET_S2_TIMER ADDRESS 0x0051 RW
GP1_RESET_S2_TIMER RESET_VALUE 0x07
 S2_TIMER BIT[2:0]
  MS_0 VALUE 0x0
  MS_10 VALUE 0x1
  MS_50 VALUE 0x2
  MS_100 VALUE 0x3
  MS_250 VALUE 0x4
  MS_500 VALUE 0x5
  S_1 VALUE 0x6
  S_2 VALUE 0x7

GP1_RESET_S2_CTL ADDRESS 0x0052 RW
GP1_RESET_S2_CTL RESET_VALUE 0x04
 RESET_TYPE BIT[3:0]
  RESERVED0 VALUE 0x0
  WARM_RESET VALUE 0x1
  IMMEDIATE_XVDD_SHUTDOWN VALUE 0x2
  RESERVED3 VALUE 0x3
  SHUTDOWN VALUE 0x4
  DVDD_SHUTDOWN VALUE 0x5
  XVDD_SHUTDOWN VALUE 0x6
  HARD_RESET VALUE 0x7
  DVDD_HARD_RESET VALUE 0x8
  XVDD_HARD_RESET VALUE 0x9
  WARM_RESET_AND_DVDD_SHUTDOWN VALUE 0xA
  WARM_RESET_AND_XVDD_SHUTDOWN VALUE 0xB
  WARM_RESET_AND_SHUTDOWN VALUE 0xC
  WARM_RESET_THEN_HARD_RESET VALUE 0xD
  WARM_RESET_THEN_DVDD_HARD_RESET VALUE 0xE
  WARM_RESET_THEN_XVDD_HARD_RESET VALUE 0xF

GP1_RESET_S2_CTL2 ADDRESS 0x0053 RW
GP1_RESET_S2_CTL2 RESET_VALUE 0x00
 S2_RESET_EN BIT[7]
  DISABLED VALUE 0x0
  ENABLED VALUE 0x1

PMIC_WD_RESET_S1_TIMER ADDRESS 0x0054 RW
PMIC_WD_RESET_S1_TIMER RESET_VALUE 0x1F
 S1_TIMER BIT[6:0]
  SEC_0 VALUE 0x00
  SEC_1 VALUE 0x01
  SEC_2 VALUE 0x02
  SEC_3 VALUE 0x03
  SEC_4 VALUE 0x04
  SEC_5 VALUE 0x05
  SEC_6 VALUE 0x06
  SEC_7 VALUE 0x07
  SEC_8 VALUE 0x08
  SEC_9 VALUE 0x09
  SEC_10 VALUE 0x0A
  SEC_11 VALUE 0x0B
  SEC_12 VALUE 0x0C
  SEC_13 VALUE 0x0D
  SEC_14 VALUE 0x0E
  SEC_15 VALUE 0x0F
  SEC_16 VALUE 0x10
  SEC_17 VALUE 0x11
  SEC_18 VALUE 0x12
  SEC_19 VALUE 0x13
  SEC_20 VALUE 0x14
  SEC_21 VALUE 0x15
  SEC_22 VALUE 0x16
  SEC_23 VALUE 0x17
  SEC_24 VALUE 0x18
  SEC_25 VALUE 0x19
  SEC_26 VALUE 0x1A
  SEC_27 VALUE 0x1B
  SEC_28 VALUE 0x1C
  SEC_29 VALUE 0x1D
  SEC_30 VALUE 0x1E
  SEC_31 VALUE 0x1F
  SEC_32 VALUE 0x20
  SEC_33 VALUE 0x21
  SEC_34 VALUE 0x22
  SEC_35 VALUE 0x23
  SEC_36 VALUE 0x24
  SEC_37 VALUE 0x25
  SEC_38 VALUE 0x26
  SEC_39 VALUE 0x27
  SEC_40 VALUE 0x28
  SEC_41 VALUE 0x29
  SEC_42 VALUE 0x2A
  SEC_43 VALUE 0x2B
  SEC_44 VALUE 0x2C
  SEC_45 VALUE 0x2D
  SEC_46 VALUE 0x2E
  SEC_47 VALUE 0x2F
  SEC_48 VALUE 0x30
  SEC_49 VALUE 0x31
  SEC_50 VALUE 0x32
  SEC_51 VALUE 0x33
  SEC_52 VALUE 0x34
  SEC_53 VALUE 0x35
  SEC_54 VALUE 0x36
  SEC_55 VALUE 0x37
  SEC_56 VALUE 0x38
  SEC_57 VALUE 0x39
  SEC_58 VALUE 0x3A
  SEC_59 VALUE 0x3B
  SEC_60 VALUE 0x3C
  SEC_61 VALUE 0x3D
  SEC_62 VALUE 0x3E
  SEC_63 VALUE 0x3F
  SEC_64 VALUE 0x40
  SEC_65 VALUE 0x41
  SEC_66 VALUE 0x42
  SEC_67 VALUE 0x43
  SEC_68 VALUE 0x44
  SEC_69 VALUE 0x45
  SEC_70 VALUE 0x46
  SEC_71 VALUE 0x47
  SEC_72 VALUE 0x48
  SEC_73 VALUE 0x49
  SEC_74 VALUE 0x4A
  SEC_75 VALUE 0x4B
  SEC_76 VALUE 0x4C
  SEC_77 VALUE 0x4D
  SEC_78 VALUE 0x4E
  SEC_79 VALUE 0x4F
  SEC_80 VALUE 0x50
  SEC_81 VALUE 0x51
  SEC_82 VALUE 0x52
  SEC_83 VALUE 0x53
  SEC_84 VALUE 0x54
  SEC_85 VALUE 0x55
  SEC_86 VALUE 0x56
  SEC_87 VALUE 0x57
  SEC_88 VALUE 0x58
  SEC_89 VALUE 0x59
  SEC_90 VALUE 0x5A
  SEC_91 VALUE 0x5B
  SEC_92 VALUE 0x5C
  SEC_93 VALUE 0x5D
  SEC_94 VALUE 0x5E
  SEC_95 VALUE 0x5F
  SEC_96 VALUE 0x60
  SEC_97 VALUE 0x61
  SEC_98 VALUE 0x62
  SEC_99 VALUE 0x63
  SEC_100 VALUE 0x64
  SEC_101 VALUE 0x65
  SEC_102 VALUE 0x66
  SEC_103 VALUE 0x67
  SEC_104 VALUE 0x68
  SEC_105 VALUE 0x69
  SEC_106 VALUE 0x6A
  SEC_107 VALUE 0x6B
  SEC_108 VALUE 0x6C
  SEC_109 VALUE 0x6D
  SEC_110 VALUE 0x6E
  SEC_111 VALUE 0x6F
  SEC_112 VALUE 0x70
  SEC_113 VALUE 0x71
  SEC_114 VALUE 0x72
  SEC_115 VALUE 0x73
  SEC_116 VALUE 0x74
  SEC_117 VALUE 0x75
  SEC_118 VALUE 0x76
  SEC_119 VALUE 0x77
  SEC_120 VALUE 0x78
  SEC_121 VALUE 0x79
  SEC_122 VALUE 0x7A
  SEC_123 VALUE 0x7B
  SEC_124 VALUE 0x7C
  SEC_125 VALUE 0x7D
  SEC_126 VALUE 0x7E
  SEC_127 VALUE 0x7F

PMIC_WD_RESET_S2_TIMER ADDRESS 0x0055 RW
PMIC_WD_RESET_S2_TIMER RESET_VALUE 0x01
 S2_TIMER BIT[6:0]
  SEC_0 VALUE 0x00
  SEC_1 VALUE 0x01
  SEC_2 VALUE 0x02
  SEC_3 VALUE 0x03
  SEC_4 VALUE 0x04
  SEC_5 VALUE 0x05
  SEC_6 VALUE 0x06
  SEC_7 VALUE 0x07
  SEC_8 VALUE 0x08
  SEC_9 VALUE 0x09
  SEC_10 VALUE 0x0A
  SEC_11 VALUE 0x0B
  SEC_12 VALUE 0x0C
  SEC_13 VALUE 0x0D
  SEC_14 VALUE 0x0E
  SEC_15 VALUE 0x0F
  SEC_16 VALUE 0x10
  SEC_17 VALUE 0x11
  SEC_18 VALUE 0x12
  SEC_19 VALUE 0x13
  SEC_20 VALUE 0x14
  SEC_21 VALUE 0x15
  SEC_22 VALUE 0x16
  SEC_23 VALUE 0x17
  SEC_24 VALUE 0x18
  SEC_25 VALUE 0x19
  SEC_26 VALUE 0x1A
  SEC_27 VALUE 0x1B
  SEC_28 VALUE 0x1C
  SEC_29 VALUE 0x1D
  SEC_30 VALUE 0x1E
  SEC_31 VALUE 0x1F
  SEC_32 VALUE 0x20
  SEC_33 VALUE 0x21
  SEC_34 VALUE 0x22
  SEC_35 VALUE 0x23
  SEC_36 VALUE 0x24
  SEC_37 VALUE 0x25
  SEC_38 VALUE 0x26
  SEC_39 VALUE 0x27
  SEC_40 VALUE 0x28
  SEC_41 VALUE 0x29
  SEC_42 VALUE 0x2A
  SEC_43 VALUE 0x2B
  SEC_44 VALUE 0x2C
  SEC_45 VALUE 0x2D
  SEC_46 VALUE 0x2E
  SEC_47 VALUE 0x2F
  SEC_48 VALUE 0x30
  SEC_49 VALUE 0x31
  SEC_50 VALUE 0x32
  SEC_51 VALUE 0x33
  SEC_52 VALUE 0x34
  SEC_53 VALUE 0x35
  SEC_54 VALUE 0x36
  SEC_55 VALUE 0x37
  SEC_56 VALUE 0x38
  SEC_57 VALUE 0x39
  SEC_58 VALUE 0x3A
  SEC_59 VALUE 0x3B
  SEC_60 VALUE 0x3C
  SEC_61 VALUE 0x3D
  SEC_62 VALUE 0x3E
  SEC_63 VALUE 0x3F
  SEC_64 VALUE 0x40
  SEC_65 VALUE 0x41
  SEC_66 VALUE 0x42
  SEC_67 VALUE 0x43
  SEC_68 VALUE 0x44
  SEC_69 VALUE 0x45
  SEC_70 VALUE 0x46
  SEC_71 VALUE 0x47
  SEC_72 VALUE 0x48
  SEC_73 VALUE 0x49
  SEC_74 VALUE 0x4A
  SEC_75 VALUE 0x4B
  SEC_76 VALUE 0x4C
  SEC_77 VALUE 0x4D
  SEC_78 VALUE 0x4E
  SEC_79 VALUE 0x4F
  SEC_80 VALUE 0x50
  SEC_81 VALUE 0x51
  SEC_82 VALUE 0x52
  SEC_83 VALUE 0x53
  SEC_84 VALUE 0x54
  SEC_85 VALUE 0x55
  SEC_86 VALUE 0x56
  SEC_87 VALUE 0x57
  SEC_88 VALUE 0x58
  SEC_89 VALUE 0x59
  SEC_90 VALUE 0x5A
  SEC_91 VALUE 0x5B
  SEC_92 VALUE 0x5C
  SEC_93 VALUE 0x5D
  SEC_94 VALUE 0x5E
  SEC_95 VALUE 0x5F
  SEC_96 VALUE 0x60
  SEC_97 VALUE 0x61
  SEC_98 VALUE 0x62
  SEC_99 VALUE 0x63
  SEC_100 VALUE 0x64
  SEC_101 VALUE 0x65
  SEC_102 VALUE 0x66
  SEC_103 VALUE 0x67
  SEC_104 VALUE 0x68
  SEC_105 VALUE 0x69
  SEC_106 VALUE 0x6A
  SEC_107 VALUE 0x6B
  SEC_108 VALUE 0x6C
  SEC_109 VALUE 0x6D
  SEC_110 VALUE 0x6E
  SEC_111 VALUE 0x6F
  SEC_112 VALUE 0x70
  SEC_113 VALUE 0x71
  SEC_114 VALUE 0x72
  SEC_115 VALUE 0x73
  SEC_116 VALUE 0x74
  SEC_117 VALUE 0x75
  SEC_118 VALUE 0x76
  SEC_119 VALUE 0x77
  SEC_120 VALUE 0x78
  SEC_121 VALUE 0x79
  SEC_122 VALUE 0x7A
  SEC_123 VALUE 0x7B
  SEC_124 VALUE 0x7C
  SEC_125 VALUE 0x7D
  SEC_126 VALUE 0x7E
  SEC_127 VALUE 0x7F

PMIC_WD_RESET_S2_CTL ADDRESS 0x0056 RW
PMIC_WD_RESET_S2_CTL RESET_VALUE 0x06
 RESET_TYPE BIT[3:0]
  RESERVED0 VALUE 0x0
  WARM_RESET VALUE 0x1
  IMMEDIATE_XVDD_SHUTDOWN VALUE 0x2
  RESERVED3 VALUE 0x3
  SHUTDOWN VALUE 0x4
  DVDD_SHUTDOWN VALUE 0x5
  XVDD_SHUTDOWN VALUE 0x6
  HARD_RESET VALUE 0x7
  DVDD_HARD_RESET VALUE 0x8
  XVDD_HARD_RESET VALUE 0x9
  WARM_RESET_AND_DVDD_SHUTDOWN VALUE 0xA
  WARM_RESET_AND_XVDD_SHUTDOWN VALUE 0xB
  WARM_RESET_AND_SHUTDOWN VALUE 0xC
  WARM_RESET_THEN_HARD_RESET VALUE 0xD
  WARM_RESET_THEN_DVDD_HARD_RESET VALUE 0xE
  WARM_RESET_THEN_XVDD_HARD_RESET VALUE 0xF

PMIC_WD_RESET_S2_CTL2 ADDRESS 0x0057 RW
PMIC_WD_RESET_S2_CTL2 RESET_VALUE 0x00
 S2_RESET_EN BIT[7]
  DISABLED VALUE 0x0
  ENABLED VALUE 0x1

PMIC_WD_RESET_PET ADDRESS 0x0058 W
PMIC_WD_RESET_PET RESET_VALUE 0x00
 WATCHDOG_PET BIT[0]
  PET_WD VALUE 0x1

PS_HOLD_RESET_CTL ADDRESS 0x005A RW
PS_HOLD_RESET_CTL RESET_VALUE 0x04
 RESET_TYPE BIT[3:0]
  RESERVED0 VALUE 0x0
  WARM_RESET VALUE 0x1
  IMMEDIATE_XVDD_SHUTDOWN VALUE 0x2
  RESERVED3 VALUE 0x3
  SHUTDOWN VALUE 0x4
  DVDD_SHUTDOWN VALUE 0x5
  XVDD_SHUTDOWN VALUE 0x6
  HARD_RESET VALUE 0x7
  DVDD_HARD_RESET VALUE 0x8
  XVDD_HARD_RESET VALUE 0x9
  WARM_RESET_AND_DVDD_SHUTDOWN VALUE 0xA
  WARM_RESET_AND_XVDD_SHUTDOWN VALUE 0xB
  WARM_RESET_AND_SHUTDOWN VALUE 0xC
  WARM_RESET_THEN_HARD_RESET VALUE 0xD
  WARM_RESET_THEN_DVDD_HARD_RESET VALUE 0xE
  WARM_RESET_THEN_XVDD_HARD_RESET VALUE 0xF

PS_HOLD_RESET_CTL2 ADDRESS 0x005B RW
PS_HOLD_RESET_CTL2 RESET_VALUE 0x80
 S2_RESET_EN BIT[7]
  DISABLED VALUE 0x0
  ENABLED VALUE 0x1

SW_RESET_S2_CTL ADDRESS 0x0062 RW
SW_RESET_S2_CTL RESET_VALUE 0x00
 RESET_TYPE BIT[3:0]
  SOFT_RESET VALUE 0x0
  WARM_RESET VALUE 0x1
  IMMEDIATE_XVDD_SHUTDOWN VALUE 0x2
  RESERVED3 VALUE 0x3
  SHUTDOWN VALUE 0x4
  DVDD_SHUTDOWN VALUE 0x5
  XVDD_SHUTDOWN VALUE 0x6
  HARD_RESET VALUE 0x7
  DVDD_HARD_RESET VALUE 0x8
  XVDD_HARD_RESET VALUE 0x9
  WARM_RESET_AND_DVDD_SHUTDOWN VALUE 0xA
  WARM_RESET_AND_XVDD_SHUTDOWN VALUE 0xB
  WARM_RESET_AND_SHUTDOWN VALUE 0xC
  WARM_RESET_THEN_HARD_RESET VALUE 0xD
  WARM_RESET_THEN_DVDD_HARD_RESET VALUE 0xE
  WARM_RESET_THEN_XVDD_HARD_RESET VALUE 0xF

SW_RESET_S2_CTL2 ADDRESS 0x0063 RW
SW_RESET_S2_CTL2 RESET_VALUE 0x00
 SW_RESET_EN BIT[7]
  DISABLED VALUE 0x0
  ENABLED VALUE 0x1

SW_RESET_GO ADDRESS 0x0064 W
SW_RESET_GO RESET_VALUE 0x00
 SW_RESET_GO BIT[7:0]

OVERTEMP_RESET_CTL ADDRESS 0x0066 RW
OVERTEMP_RESET_CTL RESET_VALUE 0x04
 RESET_TYPE BIT[3:0]
  RESERVED0 VALUE 0x0
  RESERVED1 VALUE 0x1
  IMMEDIATE_XVDD_SHUTDOWN VALUE 0x2
  RESERVED3 VALUE 0x3
  SHUTDOWN VALUE 0x4
  DVDD_SHUTDOWN VALUE 0x5
  XVDD_SHUTDOWN VALUE 0x6
  HARD_RESET VALUE 0x7
  DVDD_HARD_RESET VALUE 0x8
  XVDD_HARD_RESET VALUE 0x9
  RESERVED10 VALUE 0xA
  RESERVED11 VALUE 0xB
  RESERVED12 VALUE 0xC
  RESERVED13 VALUE 0xD
  RESERVED14 VALUE 0xE
  RESERVED15 VALUE 0xF

OVERTEMP_RESET_CTL2 ADDRESS 0x0067 RW
OVERTEMP_RESET_CTL2 RESET_VALUE 0x80
 S2_RESET_EN BIT[7]
  DISABLED VALUE 0x0
  ENABLED VALUE 0x1

TFT_RESET_CTL ADDRESS 0x006A RW
TFT_RESET_CTL RESET_VALUE 0x04
 RESET_TYPE BIT[3:0]
  RESERVED0 VALUE 0x0
  RESERVED VALUE 0x1
  IMMEDIATE_XVDD_SHUTDOWN VALUE 0x2
  RESERVED3 VALUE 0x3
  SHUTDOWN VALUE 0x4
  DVDD_SHUTDOWN VALUE 0x5
  XVDD_SHUTDOWN VALUE 0x6
  HARD_RESET VALUE 0x7
  DVDD_HARD_RESET VALUE 0x8
  XVDD_HARD_RESET VALUE 0x9
  RESERVED10 VALUE 0xA
  RESERVED11 VALUE 0xB
  RESERVED12 VALUE 0xC
  RESERVED13 VALUE 0xD
  RESERVED14 VALUE 0xE
  RESERVED15 VALUE 0xF

TFT_RESET_CTL2 ADDRESS 0x006B RW
TFT_RESET_CTL2 RESET_VALUE 0x00
 S2_RESET_EN BIT[7]
  DISABLED VALUE 0x0
  ENABLED VALUE 0x1

PULL_CTL ADDRESS 0x0070 RW
PULL_CTL RESET_VALUE 0x0F
 PON1_PD_EN BIT[3]
  PD_DISABLED VALUE 0x0
  PD_ENABLED VALUE 0x1
 CBLPWR_N_PU_EN BIT[2]
  PD_DISABLED VALUE 0x0
  PD_ENABLED VALUE 0x1
 KPDPWR_N_PU_EN BIT[1]
  PD_DISABLED VALUE 0x0
  PD_ENABLED VALUE 0x1
 RESIN_N_PU_EN BIT[0]
  PD_DISABLED VALUE 0x0
  PD_ENABLED VALUE 0x1

DEBOUNCE_CTL ADDRESS 0x0071 RW
DEBOUNCE_CTL RESET_VALUE 0x00
 WIPWR_DEBOUNCE BIT[5:3]
  IMMEDIATE VALUE 0x0
  MSEC_0P98 VALUE 0x1
  MSEC_1P95 VALUE 0x2
  MSEC_3P91 VALUE 0x3
  MSEC_7P81 VALUE 0x4
  MSEC_15P63 VALUE 0x5
  MSEC_31P25 VALUE 0x6
  MSEC_62P5 VALUE 0x7
 DEBOUNCE BIT[2:0]
  MS_15P6 VALUE 0x0
  MS_31P2 VALUE 0x1
  MS_62P5 VALUE 0x2
  MS_125 VALUE 0x3
  MS_250 VALUE 0x4
  MS_500 VALUE 0x5
  MS_1000 VALUE 0x6
  MS_2000 VALUE 0x7

RESET_S3_SRC ADDRESS 0x0074 RW
RESET_S3_SRC RESET_VALUE 0x03
 RESET_S3_SOURCE BIT[1:0]
  KPDPWR_N VALUE 0x0
  RESIN_N VALUE 0x1
  KPDPWR_AND_RESIN VALUE 0x2
  KPDPWR_OR_RESIN VALUE 0x3

RESET_S3_TIMER ADDRESS 0x0075 RW
RESET_S3_TIMER RESET_VALUE 0x04
 S3_TIMER BIT[2:0]
  IMMEDIATE VALUE 0x0
  SEC_2 VALUE 0x1
  SEC_4 VALUE 0x2
  SEC_8 VALUE 0x3
  SEC_16 VALUE 0x4
  SEC_32 VALUE 0x5
  SEC_64 VALUE 0x6
  SEC_128 VALUE 0x7

PON_TRIGGER_EN ADDRESS 0x0080 RW
PON_TRIGGER_EN RESET_VALUE 0xFE
 KPDPWR_N BIT[7]
  DISABLED VALUE 0x0
  ENABLED VALUE 0x1
 CBLPWR_N BIT[6]
  DISABLED VALUE 0x0
  ENABLED VALUE 0x1
 PON1 BIT[5]
  DISABLED VALUE 0x0
  ENABLED VALUE 0x1
 USB_CHG BIT[4]
  DISABLED VALUE 0x0
  ENABLED VALUE 0x1
 DC_CHG BIT[3]
  DISABLED VALUE 0x0
  ENABLED VALUE 0x1
 RTC BIT[2]
  DISABLED VALUE 0x0
  ENABLED VALUE 0x1
 SMPL BIT[1]
  DISABLED VALUE 0x0
  ENABLED VALUE 0x1

OPTION_BITS ADDRESS 0x0082 RW
OPTION_BITS RESET_VALUE 0x48
 CLOCK_50K_EN BIT[6]
  DISABLED VALUE 0x0
  ENABLED VALUE 0x1
 MBG_EN BIT[5]
  DISABLED VALUE 0x0
  ENABLED VALUE 0x1
 VPH_PWR_EN BIT[4]
  DISABLED VALUE 0x0
  ENABLED VALUE 0x1
 WIPWR_DEBOUNCE_DLY BIT[3]

WATCHDOG_LOCK ADDRESS 0x0083 RW
WATCHDOG_LOCK RESET_VALUE 0x00
 PMIC_WD_LOCK BIT[7]
  WD_UNLOCKED VALUE 0x0
  WD_LOCKED VALUE 0x1

UVLO ADDRESS 0x0088 RW
UVLO RESET_VALUE 0x1D
 WIPWR_UVLO_DLY BIT[5:3]
  IMMEDIATE VALUE 0x0
  MSEC_0P98 VALUE 0x1
  MSEC_1P95 VALUE 0x2
  MSEC_3P91 VALUE 0x3
  MSEC_7P81 VALUE 0x4
  MSEC_15P63 VALUE 0x5
  MSEC_31P25 VALUE 0x6
  MSEC_62P5 VALUE 0x7
 UVLO_DLY BIT[2:0]
  IMMEDIATE VALUE 0x0
  MSEC_0P98 VALUE 0x1
  MSEC_1P95 VALUE 0x2
  MSEC_3P91 VALUE 0x3
  MSEC_7P81 VALUE 0x4
  MSEC_15P63 VALUE 0x5
  MSEC_31P25 VALUE 0x6
  MSEC_62P5 VALUE 0x7

AVDD_VPH ADDRESS 0x008A RW
AVDD_VPH RESET_VALUE 0x30
 AVDD_HPM_EN BIT[5]
  LPM VALUE 0x0
  HPM VALUE 0x1
 AVDD_REF_OVR BIT[4]
  AUTO VALUE 0x0
  FORCE_MINI_BG VALUE 0x1

PERPH_RB_SPARE ADDRESS 0x008C RW
PERPH_RB_SPARE RESET_VALUE 0x00
 SPARE BIT[7:0]

DVDD_RB_SPARE ADDRESS 0x008D RW
DVDD_RB_SPARE RESET_VALUE 0x00
 SPARE BIT[7:0]

XVDD_RB_SPARE ADDRESS 0x008E RW
XVDD_RB_SPARE RESET_VALUE 0x00
 SPARE BIT[7:0]

SOFT_RB_SPARE ADDRESS 0x008F RW
SOFT_RB_SPARE RESET_VALUE 0x00
 SPARE BIT[7:0]

PON1_INTERFACE ADDRESS 0x0090 RW
PON1_INTERFACE RESET_VALUE 0x00
 PON_OUT BIT[7]
  LOW VALUE 0x0
  HIGH VALUE 0x1

PBS_INTERFACE ADDRESS 0x0091 RW
PBS_INTERFACE RESET_VALUE 0x00
 ACK_NACK BIT[6]
  NACK VALUE 0x0
  ACK VALUE 0x1

FSM_CTL ADDRESS 0x0094 RW
FSM_CTL RESET_VALUE 0x00
 SEL_FSM BIT[3:0]

FSM_STATUS ADDRESS 0x0095 R
FSM_STATUS RESET_VALUE 0x0X
 FSM_STATE BIT[3:0]

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
 FOLLOW_WARM_RB BIT[2]
 FOLLOW_SHUTDOWN1_RB BIT[1]
 FOLLOW_SHUTDOWN2_RB BIT[0]

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  NORMAL_OPERATION VALUE 0x0
  SOFT_RESET_ASSERTED VALUE 0x1

INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
 INT_TEST_MODE_EN BIT[7]
  DISABLED VALUE 0x0
  ENABLED VALUE 0x1

INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
 SOFT_RESET_OCCURED BIT[7]
 PMIC_WD_BARK BIT[6]
 K_R_BARK BIT[5]
 RESIN_BARK BIT[4]
 KPDPWR_BARK BIT[3]
 CBLPWR_ON BIT[2]
 RESIN_ON BIT[1]
 KPDPWR_ON BIT[0]

TEST1 ADDRESS 0x00E2 RW
TEST1 RESET_VALUE 0x00
 UVLO_TEST_EN BIT[7]
 FORCE_VPH_MAX BIT[6]
 FORCE_AVDD_OK BIT[5]
 FAST_ON BIT[4]
 FORCE_ON BIT[3]
 BYPASS_TRIM_COPY BIT[2]

TEST2 ADDRESS 0x00E3 RW
TEST2 RESET_VALUE 0x00
 ATEST2_AVDD BIT[7]
 ATEST2_DVDD BIT[6]
 ATEST2_AVDD_OK BIT[5]
 ATEST1_VBG BIT[4]

TEST3 ADDRESS 0x00E4 RW
TEST3 RESET_VALUE 0x06
 DTEST_EN BIT[7:3]
 PON_WARM_REASON_CLEAR BIT[2]
 USE_MSME_FOR_DVDD BIT[1]
 STAY_ON BIT[0]

TEST4 ADDRESS 0x00E5 RW
TEST4 RESET_VALUE 0x20
 AVDD_ATEST1 BIT[7]
 RAW_AVDD_RB_SEL BIT[6:5]

TEST5 ADDRESS 0x00E6 RW
TEST5 RESET_VALUE 0x00
 MASK_DVDD_RB BIT[6]
 MASK_SHUTDOWN1_RB BIT[5]
 MASK_SHUTDOWN2_RB BIT[4]
 MASK_WARM_RB BIT[3]
 MASK_GLOBAL_SOFT_RB BIT[2]

VMAX_SEL ADDRESS 0x00E7 RW
VMAX_SEL RESET_VALUE 0x00
 VMAX_SEL BIT[7:0]

TRIM_NUM ADDRESS 0x00F0 R
TRIM_NUM RESET_VALUE 0x03
 TRIM_NUM BIT[7:0]

PON_TRIM ADDRESS 0x00F1 RW
PON_TRIM RESET_VALUE 0x77
 PON_BG_TRIM BIT[7:4]
 AVDD_REG_TRIM BIT[3:0]

PON_CNTL_2_TRIM ADDRESS 0x00F2 RW
PON_CNTL_2_TRIM RESET_VALUE 0xAE
 UVLO_THRESH BIT[7:3]
 UVLO_VOLT_HYST BIT[2:1]

PON_CNTL_3_TRIM ADDRESS 0x00F3 RW
PON_CNTL_3_TRIM RESET_VALUE 0x47
 AVDD_RB_THRESH BIT[7:5]
 AVDD_RB_GLITCH_FILT BIT[4:3]
 FORCE_AVDD_RB_OK BIT[2]
 RESET_S3_SOURCE BIT[1:0]

MISC_BASE BASE 0x00000900 miscaddr 31:0

 misc MODULE OFFSET=MISC_BASE+0x00000000 MAX=MISC_BASE+0x000000FF APRE=MISC_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM8950.MISC_BASE.MISC
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x14
 TYPE BIT[7:0]
  MISC VALUE 0x14

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x13
 SUBTYPE BIT[7:0]
  MISC_PM8950 VALUE 0x13

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xX0
 GP1RESET BIT[7]

STATUS2 ADDRESS 0x0009 R
STATUS2 RESET_VALUE 0x0X
 DTEST BIT[3:0]
  DTEST_IS_0 VALUE 0x0
  DTEST_IS_1 VALUE 0x1

XVDD_DVDD_SRC_CTL ADDRESS 0x0042 RW
XVDD_DVDD_SRC_CTL RESET_VALUE 0x01
 XVDD_DVDD_SRC_CTRL BIT[0]

DTEST_DRV_CTL ADDRESS 0x0043 RW
DTEST_DRV_CTL RESET_VALUE 0x00
 DTEST_DRV_EN BIT[3:0]
  DRIVE_DTEST_DISABLED VALUE 0x0
  DRIVE_DTEST_ENABLED VALUE 0x1

DTEST_DRV_VAL ADDRESS 0x0044 RW
DTEST_DRV_VAL RESET_VALUE 0x00
 DTEST_VAL BIT[3:0]
  DRIVE_DTEST_0 VALUE 0x0
  DRIVE_DTEST_1 VALUE 0x1

BUCK_CMN_CTL1 ADDRESS 0x0045 RW
BUCK_CMN_CTL1 RESET_VALUE 0x00
 BYPASS_IBG_DLY BIT[3]

MISC_CTL1 ADDRESS 0x0046 RW
MISC_CTL1 RESET_VALUE 0x01
 MISC_CTL BIT[7:1]
 VDD_LDO_XO_SEL BIT[0]

GP1RESET_CTL1 ADDRESS 0x0047 RW
GP1RESET_CTL1 RESET_VALUE 0x00
 GP1_GP1RESET_POLARITY BIT[7]
 GP1_GP1RESET_EN BIT[6]

TX_GTR_THRES_CTL ADDRESS 0x004A RW
TX_GTR_THRES_CTL RESET_VALUE 0x00
 TX_GTR_THRES_REG BIT[7]
  TRANSMIT_OVER VALUE 0x0
  GSM_TRANSMIT VALUE 0x1

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
 FOLLOW_WARM_RB BIT[2]
 FOLLOW_SHUTDOWN1_RB BIT[1]
 FOLLOW_SHUTDOWN2_RB BIT[0]

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]

TEST_ACCESS ADDRESS 0x00E0 RW
TEST_ACCESS RESET_VALUE 0x00
 TEST_ACCESS_EN BIT[7]

VREFLPDDR_BASE BASE 0x00000A00 vreflpddraddr 31:0

 vreflpddr MODULE OFFSET=VREFLPDDR_BASE+0x00000000 MAX=VREFLPDDR_BASE+0x000000FF APRE=VREFLPDDR_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM8950.VREFLPDDR_BASE.VREFLPDDR
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x01
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x14
 TYPE BIT[7:0]
  MISC VALUE 0x14

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x06
 SUBTYPE BIT[7:0]
  VREF_LPDDR2 VALUE 0x06

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0x00
 VREF_OK BIT[7]
 VREF_LPDDR_OK BIT[6]

VREF_LPDDR2_EN ADDRESS 0x0044 RW
VREF_LPDDR2_EN RESET_VALUE 0x80
 REF_EN BIT[7]
 FOLLOW_HW_EN2 BIT[1]
 FOLLOW_HW_EN1 BIT[0]

EN_CTL1 ADDRESS 0x0046 RW
EN_CTL1 RESET_VALUE 0x00
 PERPH_EN BIT[7]

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
 ENABLE_PRESET BIT[0]

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0D
 FOLLOW_OTST2_RB BIT[3]
 FOLLOW_WARM_RB BIT[2]
 FOLLOW_SHUTDOWN1_RB BIT[1]
 FOLLOW_SHUTDOWN2_RB BIT[0]

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]

TRIM_NUM ADDRESS 0x00F0 R
TRIM_NUM RESET_VALUE 0x01
 NUM_TRIM BIT[7:0]

TRIM_VAL ADDRESS 0x00F1 RW
TRIM_VAL RESET_VALUE 0x08
 VREF_LPDDR2_TRIM_VALUE BIT[3:0]

BUA_EXT_CHARGER_BASE BASE 0x00001C00 bua_ext_chargeraddr 31:0

 bua_ext_charger MODULE OFFSET=BUA_EXT_CHARGER_BASE+0x00000000 MAX=BUA_EXT_CHARGER_BASE+0x000000FF APRE=BUA_EXT_CHARGER_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM8950.BUA_EXT_CHARGER_BASE.BUA_EXT_CHARGER
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x01
 DIG_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x1E
 TYPE BIT[7:0]
  BATT_ALARM VALUE 0x1E

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x04
 SUBTYPE BIT[7:0]
  BUA VALUE 0x01
  BUA_NO_CHARGER VALUE 0x02
  BUA_4UICC VALUE 0x03
  BUA_EXT_CHARGER VALUE 0x04
  BUA_BATT_ALARM VALUE 0x05
  BUA_4UICC_DUAL_BATT_ALARM VALUE 0x06

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0x00
 BUA_OK BIT[7]
  BUA_DISABLED VALUE 0x0
  BUA_ENABLED VALUE 0x1
 BATT_GONE_DETECTED BIT[6]
  BAT_PRESENT VALUE 0x0
  BATT_GONE VALUE 0x1

STATUS2 ADDRESS 0x0009 R
STATUS2 RESET_VALUE 0x00
 UICC4_ALARM_DETECTED BIT[3]
  ALARM_NOT_DETECTED VALUE 0x0
  ALARM_DETECTED VALUE 0x1
 UICC3_ALARM_DETECTED BIT[2]
  ALARM_NOT_DETECTED VALUE 0x0
  ALARM_DETECTED VALUE 0x1
 UICC2_ALARM_DETECTED BIT[1]
  ALARM_NOT_DETECTED VALUE 0x0
  ALARM_DETECTED VALUE 0x1
 UICC1_ALARM_DETECTED BIT[0]
  ALARM_NOT_DETECTED VALUE 0x0
  ALARM_DETECTED VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
 UICC4_ALARM_STS BIT[4]
  INT_RT_STATUS_LOW VALUE 0x0
  INT_RT_STATUS_HIGH VALUE 0x1
 UICC3_ALARM_STS BIT[3]
  INT_RT_STATUS_LOW VALUE 0x0
  INT_RT_STATUS_HIGH VALUE 0x1
 UICC2_ALARM_STS BIT[2]
  INT_RT_STATUS_LOW VALUE 0x0
  INT_RT_STATUS_HIGH VALUE 0x1
 UICC1_ALARM_STS BIT[1]
  INT_RT_STATUS_LOW VALUE 0x0
  INT_RT_STATUS_HIGH VALUE 0x1
 BATT_ALARM_STS BIT[0]
  INT_RT_STATUS_LOW VALUE 0x0
  INT_RT_STATUS_HIGH VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
 UICC4_ALARM_TYPE BIT[4]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1
 UICC3_ALARM_TYPE BIT[3]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1
 UICC2_ALARM_TYPE BIT[2]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1
 UICC1_ALARM_TYPE BIT[1]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1
 BATT_ALARM_TYPE BIT[0]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 UICC4_ALARM_HIGH BIT[4]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1
 UICC3_ALARM_HIGH BIT[3]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1
 UICC2_ALARM_HIGH BIT[2]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1
 UICC1_ALARM_HIGH BIT[1]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1
 BATT_ALARM_HIGH BIT[0]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
 UICC4_ALARM_LOW BIT[4]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1
 UICC3_ALARM_LOW BIT[3]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1
 UICC2_ALARM_LOW BIT[2]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1
 UICC1_ALARM_LOW BIT[1]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1
 BATT_ALARM_LOW BIT[0]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 UICC4_ALARM_LATCHED_CLR BIT[4]
 UICC3_ALARM_LATCHED_CLR BIT[3]
 UICC2_ALARM_LATCHED_CLR BIT[2]
 UICC1_ALARM_LATCHED_CLR BIT[1]
 BATT_ALARM_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 UICC4_ALARM_EN_SET BIT[4]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 UICC3_ALARM_EN_SET BIT[3]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 UICC2_ALARM_EN_SET BIT[2]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 UICC1_ALARM_EN_SET BIT[1]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 BATT_ALARM_EN_SET BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 UICC4_ALARM_EN_CLR BIT[4]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 UICC3_ALARM_EN_CLR BIT[3]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 UICC2_ALARM_EN_CLR BIT[2]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 UICC1_ALARM_EN_CLR BIT[1]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 BATT_ALARM_EN_CLR BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 UICC4_ALARM_LATCHED_STS BIT[4]
  NO_INT_LATCHED VALUE 0x0
  INTERRUPT_LATCHED VALUE 0x1
 UICC3_ALARM_LATCHED_STS BIT[3]
  NO_INT_LATCHED VALUE 0x0
  INTERRUPT_LATCHED VALUE 0x1
 UICC2_ALARM_LATCHED_STS BIT[2]
  NO_INT_LATCHED VALUE 0x0
  INTERRUPT_LATCHED VALUE 0x1
 UICC1_ALARM_LATCHED_STS BIT[1]
  NO_INT_LATCHED VALUE 0x0
  INTERRUPT_LATCHED VALUE 0x1
 BATT_ALARM_LATCHED_STS BIT[0]
  NO_INT_LATCHED VALUE 0x0
  INTERRUPT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 UICC4_ALARM_PENDING_STS BIT[4]
  NO_INT_PENDING VALUE 0x0
  INTERRUPT_PENDING VALUE 0x1
 UICC3_ALARM_PENDING_STS BIT[3]
  NO_INT_PENDING VALUE 0x0
  INTERRUPT_PENDING VALUE 0x1
 UICC2_ALARM_PENDING_STS BIT[2]
  NO_INT_PENDING VALUE 0x0
  INTERRUPT_PENDING VALUE 0x1
 UICC1_ALARM_PENDING_STS BIT[1]
  NO_INT_PENDING VALUE 0x0
  INTERRUPT_PENDING VALUE 0x1
 BATT_ALARMPENDING_STS BIT[0]
  NO_INT_PENDING VALUE 0x0
  INTERRUPT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]
  MID0 VALUE 0x0
  MID1 VALUE 0x1
  MID2 VALUE 0x2
  MID3 VALUE 0x3

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]
  SR VALUE 0x0
  A VALUE 0x1

BUA_CTL1 ADDRESS 0x0040 RW
BUA_CTL1 RESET_VALUE 0x16
 BAT_GONE_SEL BIT[7]
 BATT_RMV_DEB BIT[6:4]
  SCLK_0_TO_1 VALUE 0x0
  SCLK_1_TO_2 VALUE 0x1
  SCLK_2_TO_3 VALUE 0x2
  SCLK_5_TO_6 VALUE 0x3
  SCLK_8_TO_9 VALUE 0x4
  SCLK_11_TO_12 VALUE 0x5
  SCLK_15_TO_16 VALUE 0x6
  SCLK_31_TO_32 VALUE 0x7
 LDO_SHUTDOWN_DELAY BIT[2:0]
  SCLK2P5 VALUE 0x0
  SCLK3P5 VALUE 0x1
  SCLK4P5 VALUE 0x2
  SCLK5P5 VALUE 0x3
  SCLK6P5 VALUE 0x4
  SCLK8P5 VALUE 0x5
  SCLK9P5 VALUE 0x6
  SCLK11P5 VALUE 0x7

EN_CTL1 ADDRESS 0x0046 RW
EN_CTL1 RESET_VALUE 0x00
 BUA_EN BIT[7]
  BUA_DISABLED VALUE 0x0
  BUA_ENABLED VALUE 0x1

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
 ENABLE_PRESET BIT[0]
  PRESET_DISABLE VALUE 0x0
  PRESET_ENABLE VALUE 0x1

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
 FOLLOW_WARM_RB BIT[2]
 FOLLOW_SHUTDOWN1_RB BIT[1]
 FOLLOW_SHUTDOWN2_RB BIT[0]

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  NORMAL_OPERATION VALUE 0x0
  SOFT_RESET_ASSERTED VALUE 0x1

INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
 INT_TEST_MODE_EN BIT[7]
  INT_TEST_MODE_DISABLED VALUE 0x0
  INT_TEST_MODE_ENABLED VALUE 0x1

INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
 UICC4_ALARM_TEST_VAL BIT[4]
  TEST_VAL_0 VALUE 0x0
  TEST_VAL_1 VALUE 0x1
 UICC3_ALARM_TEST_VAL BIT[3]
  TEST_VAL_0 VALUE 0x0
  TEST_VAL_1 VALUE 0x1
 UICC2_ALARM_TEST_VAL BIT[2]
  TEST_VAL_0 VALUE 0x0
  TEST_VAL_1 VALUE 0x1
 UICC1_ALARM_TEST_VAL BIT[1]
  TEST_VAL_0 VALUE 0x0
  TEST_VAL_1 VALUE 0x1
 BATT_ALARM_TEST_VAL BIT[0]
  TEST_VAL_0 VALUE 0x0
  TEST_VAL_1 VALUE 0x1

TEST1 ADDRESS 0x00E2 RW
TEST1 RESET_VALUE 0x00
 DTEST_SEL2 BIT[6:4]
 DTEST_SEL1 BIT[2:0]

TEMP_ALARM_BASE BASE 0x00002400 temp_alarmaddr 31:0

 temp_alarm MODULE OFFSET=TEMP_ALARM_BASE+0x00000000 MAX=TEMP_ALARM_BASE+0x000000FF APRE=TEMP_ALARM_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM8950.TEMP_ALARM_BASE.TEMP_ALARM
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x09
 TYPE BIT[7:0]
  ALARM VALUE 0x09

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x08
 SUBTYPE BIT[7:0]
  TEMP_ALARM VALUE 0x08

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0x00
 TEMP_ALARM_OK BIT[7]
  TEMP_ALARM_DISABLED VALUE 0x0
  TEMP_ALARM_ENABLED VALUE 0x1
 ST3_SHUTDOWN_STS BIT[3]
  NO_EVENT VALUE 0x0
  ST3_EVENT_OCCURRED VALUE 0x1
 ST2_SHUTDOWN_STS BIT[2]
  NO_EVENT VALUE 0x0
  ST2_EVENT_OCCURRED VALUE 0x1
 TEMP_ALARM_FSM_STATE BIT[1:0]
  STAGE_0 VALUE 0x0
  STAGE_1 VALUE 0x1
  STAGE_2 VALUE 0x2
  STAGE_3 VALUE 0x3

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
 TEMP_ALARM_RT_STS BIT[0]
  INT_RT_STATUS_LOW VALUE 0x0
  INT_RT_STATUS_HIGH VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
 TEMP_ALARM_TYPE BIT[0]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 TEMP_ALARM_HIGH BIT[0]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
 TEMP_ALARM_LOW BIT[0]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 TEMP_ALARM_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 TEMP_ALARM_EN_SET BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 TEMP_ALARM_EN_CLR BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 TEMP_ALARM_LATCHED_STS BIT[0]
  NO_INT_LATCHED VALUE 0x0
  INTERRUPT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 TEMP_ALARM_PENDING_STS BIT[0]
  NO_INT_PENDING VALUE 0x0
  INTERRUPT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]
  MID0 VALUE 0x0
  MID1 VALUE 0x1
  MID2 VALUE 0x2
  MID3 VALUE 0x3

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]
  SR VALUE 0x0
  A VALUE 0x1

SHUTDOWN_CTL1 ADDRESS 0x0040 RW
SHUTDOWN_CTL1 RESET_VALUE 0x01
 OVRD_ST3_EN BIT[7]
  NO_OVERRIDE VALUE 0x0
  OVERTEMP_SHUTDOWN_BLOCKED VALUE 0x1
 OVRD_ST2_EN BIT[6]
  NO_OVERRIDE VALUE 0x0
  OVERTEMP_SHUTDOWN_BLOCKED VALUE 0x1
 TEMP_THRESH_CNTRL BIT[1:0]
  THRESH_105C_125C_145C VALUE 0x0
  THRESH_110C_130C_150C VALUE 0x1
  THRESH_115C_135C_155C VALUE 0x2
  THRESH_120C_140C_160C VALUE 0x3

SHUTDOWN_CTL2 ADDRESS 0x0042 W
SHUTDOWN_CTL2 RESET_VALUE 0x00
 ST3_SHUTDOWN_CLR BIT[7]
 ST2_SHUTDOWN_CLR BIT[6]

EN_CTL1 ADDRESS 0x0046 RW
EN_CTL1 RESET_VALUE 0x01
 TEMP_ALARM_EN BIT[7]
  TEMP_ALARM_DISABLED VALUE 0x0
  TEMP_ALARM_FORCED_ON VALUE 0x1
 FOLLOW_TEMP_ALARM_HW_EN BIT[0]
  TEMP_ALARM_DISABLED VALUE 0x0
  TEMP_ALARM_FOLLOWS_HW_EN VALUE 0x1

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
 ENABLE_PRESET BIT[0]
  PRESET_DISABLE VALUE 0x0
  PRESET_ENABLE VALUE 0x1

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x07
 FOLLOW_WARM_RB BIT[2]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  NORMAL_OPERATION VALUE 0x0
  SOFT_RESET_ASSERTED VALUE 0x1

INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
 INT_TEST_MODE_EN BIT[7]
  INT_TEST_MODE_DISABLED VALUE 0x0
  INT_TEST_MODE_ENABLED VALUE 0x1

INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
 TEMP_ALARM_STS_TEST_VAL BIT[0]
  TEST_VAL_0 VALUE 0x0
  TEST_VAL_1 VALUE 0x1

TEST1 ADDRESS 0x00E2 RW
TEST1 RESET_VALUE 0x00
 DTEST_STAT BIT[3]
  TRISTATE VALUE 0x0
  DTEST1_UPR_STAT_I_DTEST2_LWR_STAT_I VALUE 0x1
 ATEST_BUF_VTEMP BIT[2]
  USE_INTERNAL_VTEMP VALUE 0x0
 ATEST2 BIT[1:0]
  OFF VALUE 0x0
  ATEST_VTEMP_BUF VALUE 0x1
  ATEST_UPR_DAC VALUE 0x2
  ATEST_LWR_DAC VALUE 0x3

TEST2 ADDRESS 0x00E3 RW
TEST2 RESET_VALUE 0x00
 ATEST_VTEMP BIT[3]
  BUFFERED VALUE 0x0
  UNBUFFERED VALUE 0x1
 DTEST_STAT BIT[2]
  TRISTATE VALUE 0x0
  DTEST2_DTEST1_TEMP_STATUS VALUE 0x1
 ATEST_THRESHOLD BIT[1]
  NORMAL_OPERATION VALUE 0x0
  USE_ATEST_FOR_THRESHOLDS VALUE 0x1

TRIM_NUM ADDRESS 0x00F0 R
TRIM_NUM RESET_VALUE 0x01
 TRIM_NUM BIT[7:0]

TRIM_OFFSET ADDRESS 0x00F1 RW
TRIM_OFFSET RESET_VALUE 0x1F
 OFFSET BIT[5:0]

COIN_BASE BASE 0x00002800 coinaddr 31:0

 coin MODULE OFFSET=COIN_BASE+0x00000000 MAX=COIN_BASE+0x000000FF APRE=COIN_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM8950.COIN_BASE.COIN
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x02
 TYPE BIT[7:0]
  CHARGER VALUE 0x02

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x20
 SUBTYPE BIT[7:0]
  COINCELL VALUE 0x20

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0x00
 COINCELL_OK BIT[7]
  CC_DISABLED VALUE 0x0
  CC_ENABLED VALUE 0x1

COIN_CHG_RSET ADDRESS 0x0044 RW
COIN_CHG_RSET RESET_VALUE 0x00
 COIN_CHG_RSET BIT[1:0]
  CC_RSET_2K1 VALUE 0x0
  CC_RSET_1K7 VALUE 0x1
  CC_RSET_1K2 VALUE 0x2
  CC_RSET_0K8 VALUE 0x3

COIN_CHG_VSET ADDRESS 0x0045 RW
COIN_CHG_VSET RESET_VALUE 0x00
 COIN_CHG_VSET BIT[1:0]
  CC_VSET_2V5 VALUE 0x0
  CC_VSET_3V2 VALUE 0x1
  CC_VSET_3V1 VALUE 0x2
  CC_VSET_3V0 VALUE 0x3

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
 COINCELL_EN BIT[7]
  CC_DISABLED VALUE 0x0
  CC_ENABLED VALUE 0x1

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x02
 FOLLOW_SHUTDOWN1_RB BIT[1]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  NORMAL_OPERATION VALUE 0x0
  SOFT_RESET_ASSERTED VALUE 0x1

TEST_CTRL ADDRESS 0x00E0 RW
TEST_CTRL RESET_VALUE 0x00
 TEST_VCOIN BIT[0]
  CC_TEST_MODE_DISABLED VALUE 0x0
  CC_TEST_MODE_ENABLED VALUE 0x1

TRIM_NUM ADDRESS 0x00F0 R
TRIM_NUM RESET_VALUE 0x01
 TRIM_NUM BIT[0]

TRIM_OFFSET ADDRESS 0x00F1 RW
TRIM_OFFSET RESET_VALUE 0x02
 COIN_CHG_RSET_TRIM BIT[1:0]
  CC_RSET_MINUS_254 VALUE 0x1
  CC_RESET_NOM VALUE 0x2
  CC_RSET_PLUS_227 VALUE 0x3

MBG1_BASE BASE 0x00002C00 mbg1addr 31:0

 mbg1 MODULE OFFSET=MBG1_BASE+0x00000000 MAX=MBG1_BASE+0x000000FF APRE=MBG1_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM8950.MBG1_BASE.MBG1
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x01
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x0E
 TYPE BIT[7:0]
  MBG VALUE 0x0E

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x01
 SUBTYPE BIT[7:0]

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
 MBG_OK BIT[7]
  MBG_NOT_OK VALUE 0x0
  MBG_OK VALUE 0x1
 NPM_TRUE BIT[1]
  MBG_LPM VALUE 0x0
  MBG_NPM VALUE 0x1

MODE_CTRL ADDRESS 0x0044 RW
MODE_CTRL RESET_VALUE 0x91
 FORCE_NPM BIT[7]
  NO_FORCE_LPM VALUE 0x0
  FORCE_NPM VALUE 0x1
 NPM_FOLLOW_SLEEPB BIT[4]
  NO_FOLLOW VALUE 0x0
  FOLLOW_SLEEP_B VALUE 0x1
 FORCE_FASTVBG BIT[3]
  NORMAL_MODE VALUE 0x0
  FORCE_FAST_VBG VALUE 0x1
 FORCE_MBGCC_EN BIT[2]
  CC_DISABLED VALUE 0x0
  CC_ENABLED VALUE 0x1
 FORCE_IPTAT_EN BIT[1]
  NO_FORCE_IPTAT VALUE 0x0
  FORCE_IPTAT VALUE 0x1
 FORCE_IREF_EN BIT[0]
  NO_FORCE_IREF VALUE 0x0
  FORCE_IREF VALUE 0x1

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
 MBG_EN BIT[7]
  MBG_DISABLED VALUE 0x0
  MBG_ENABLED VALUE 0x1

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
 ENABLE_PRESET BIT[0]
  PRESET_DISABLE VALUE 0x0
  PRESET_ENABLE VALUE 0x1

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
 FOLLOW_WARM_RB BIT[2]
 FOLLOW_SHUTDOWN1_RB BIT[1]
 FOLLOW_SHUTDOWN2_RB BIT[0]

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  NORMAL_OPERATION VALUE 0x0
  SOFT_RESET_ASSERTED VALUE 0x1

TEST1 ADDRESS 0x00E2 RW
TEST1 RESET_VALUE 0x00
 ATEST1 BIT[6:4]
 ATEST2 BIT[2:0]

TEST2 ADDRESS 0x00E3 RW
TEST2 RESET_VALUE 0x02
 DIS_BUFFS BIT[4]
 DISCON_CAPS BIT[3]
 OB_FAST_TRIM_MODE_EN BIT[2]
 MBG_CC_RES_TRIM BIT[1:0]

TRIM_NUM ADDRESS 0x00F0 R
TRIM_NUM RESET_VALUE 0x08
 TRIM_NUM BIT[7:0]

MBG_TRIM1 ADDRESS 0x00F1 RW
MBG_TRIM1 RESET_VALUE 0x40
 VBG0_TRIM BIT[6:0]

MBG_TRIM2 ADDRESS 0x00F2 RW
MBG_TRIM2 RESET_VALUE 0x10
 ISLEEP_TRIM BIT[4:0]

MBG_TRIM3 ADDRESS 0x00F3 RW
MBG_TRIM3 RESET_VALUE 0x20
 IPTAT_TRIM BIT[5:0]

MBG_TRIM4 ADDRESS 0x00F4 RW
MBG_TRIM4 RESET_VALUE 0x20
 MBG_CC_TRIM BIT[5:0]

MBG_TRIM5 ADDRESS 0x00F5 RW
MBG_TRIM5 RESET_VALUE 0x40
 IREF_TRIM BIT[6:0]

MBG_TRIM6 ADDRESS 0x00F6 RW
MBG_TRIM6 RESET_VALUE 0x20
 VBG1P25_TRIM BIT[5:0]

MBG_TRIM7 ADDRESS 0x00F7 RW
MBG_TRIM7 RESET_VALUE 0x08
 VBG0P625_TRIM BIT[3:0]

MBG_TRIM8 ADDRESS 0x00F8 RW
MBG_TRIM8 RESET_VALUE 0x08
 VBG0P3125_TRIM BIT[3:0]

VADC1_LC_USR_BASE BASE 0x00003100 vadc1_lc_usraddr 31:0

 vadc1_lc_usr MODULE OFFSET=VADC1_LC_USR_BASE+0x00000000 MAX=VADC1_LC_USR_BASE+0x000000FF APRE=VADC1_LC_USR_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM8950.VADC1_LC_USR_BASE.VADC1_LC_USR
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x04
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x08
 TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x09
 SUBTYPE BIT[7:0]

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0x01
 OP_MODE BIT[4:3]
  NORM_MODE VALUE 0x0
  CONV_SEQ_MODE VALUE 0x1
  MEAS_INT_MODE VALUE 0x2
 MEAS_INTERVAL_EN_STS BIT[2]
  INTERVAL_MODE_DISABLED VALUE 0x0
  INTERVAL_MODE_ENABLED VALUE 0x1
 REQ_STS BIT[1]
  REQ_NOT_IN_PROGRESS VALUE 0x0
  REQ_IN_PROGRESS VALUE 0x1
 EOC BIT[0]
  CONV_NOT_COMPLETE VALUE 0x0
  CONV_COMPLETE VALUE 0x1

STATUS2 ADDRESS 0x0009 R
STATUS2 RESET_VALUE 0x00
 CONV_SEQ_STATE BIT[7:3]
  IDLE_S VALUE 0x00
  WAIT_TRIG_S VALUE 0x01
  WAIT_HOLDOFF_S VALUE 0x02
  CLEAR_ACC_S VALUE 0x03
  STORE_REQ_S VALUE 0x04
  WAIT_ADC_EOC_S VALUE 0x05
  GEN_IRQ_S VALUE 0x06
  IDLE_D VALUE 0x07
  WAIT_TRIG_D VALUE 0x08
  WAIT_HOLDOFF_D VALUE 0x09
  CLEAR_ACC_D VALUE 0x0A
  STORE_WRITE_POINTERS VALUE 0x0B
  COMPARE_RW_POINTERS VALUE 0x0C
  STORE_REQ_D VALUE 0x0D
  WAIT_ADC_EOC_D VALUE 0x0E
  GEN_IRQ_D VALUE 0x0F
 FIFO_NOT_EMPTY_FLAG BIT[1]
  FIFO_EMPTY_WHEN_REQ_MADE VALUE 0x0
  FIFO_NOT_EMPTY_WHEN_REQ_MADE VALUE 0x1
 CONV_SEQ_TIMEOUT_STS BIT[0]
  CONV_SEQ_TIMEOUT_FALSE VALUE 0x0
  CONV_SEQ_TIMEOUT_TRUE VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
 MIN_LOW_THR_INT_RT_STS BIT[5]
  MIN_LOW_THR_INT_FALSE VALUE 0x0
  MIN_LOW_THR_INT_TRUE VALUE 0x1
 LOW_THR_INT_RT_STS BIT[4]
  LOW_THR_INT_FALSE VALUE 0x0
  LOW_THR_INT_TRUE VALUE 0x1
 HIGH_THR_INT_RT_STS BIT[3]
  HIGH_THR_INT_FALSE VALUE 0x0
  HIGH_THR_INT_TRUE VALUE 0x1
 CONV_SEQ_TIMEOUT_INT_RT_STS BIT[2]
  CONV_SEQ_TIMEOUT_FALSE VALUE 0x0
  CONV_SEQ_TIMEOUT_TRUE VALUE 0x1
 FIFO_NOT_EMPTY_INT_RT_STS BIT[1]
  FIFO_NOT_EMPTY_INT_FALSE VALUE 0x0
  FIFO_EMPTY_INT_TRUE VALUE 0x1
 EOC_INT_RT_STS BIT[0]
  CONV_COMPLETE_INT_FALSE VALUE 0x0
  CONV_COMPLETE_INT_TRUE VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
 MIN_LOW_THR_INT_SET_TYPE BIT[5]
  MIN_LOW_THR_INT_LEVEL VALUE 0x0
  MIN_LOW_THR_INT_EDGE VALUE 0x1
 LOW_THR_INT_SET_TYPE BIT[4]
  LOW_THR_INT_LEVEL VALUE 0x0
  LOW_THR_INT_EDGE VALUE 0x1
 HIGH_THR_INT_SET_TYPE BIT[3]
  HIGH_THR_INT_LEVEL VALUE 0x0
  HIGH_THR_INT_EDGE VALUE 0x1
 CONV_SEQ_TIMEOUT_INT_SET_TYPE BIT[2]
  CONV_SEQ_TIMEOUT_LEVEL VALUE 0x0
  CONV_SEQ_TIMEOUT_EDGE VALUE 0x1
 FIFO_NOT_EMPTY_INT_SET_TYPE BIT[1]
  FIFO_NOT_EMPTY_LEVEL VALUE 0x0
  FIFO_NOT_EMPTY_EDGE VALUE 0x1
 EOC_SET_INT_TYPE BIT[0]
  EOC_LEVEL VALUE 0x0
  EOC_EDGE VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 MIN_LOW_THR_INT_HIGH BIT[5]
  MIN_LOW_THR_INT_POL_HIGH_DISABLED VALUE 0x0
  MIN_LOW_THR_INT_POL_HIGH_ENABLED VALUE 0x1
 LOW_THR_INT_HIGH BIT[4]
  LOW_THR_INT_POL_HIGH_DISABLED VALUE 0x0
  LOW_THR_INT_POL_HIGH_ENABLED VALUE 0x1
 HIGH_THR_INT_HIGH BIT[3]
  HIGH_THR_INT_POL_HIGH_DISABLED VALUE 0x0
  HIGH_THR_INT_POL_HIGH_ENABLED VALUE 0x1
 CONV_SEQ_TIMEOUT_INT_HIGH BIT[2]
  CONV_SEQ_TIMEOUT_INT_POL_HIGH_DISABLED VALUE 0x0
  CONV_SEQ_TIMEOUT_INT_POL_HIGH_ENABLED VALUE 0x1
 FIFO_NOT_EMPTY_INT_HIGH BIT[1]
  FIFO_NOT_EMPTY_INT_POL_HIGH_DISABLED VALUE 0x0
  FIFO_NOT_EMPTY_INT_POL_HIGH_ENABLED VALUE 0x1
 EOC_INT_HIGH BIT[0]
  EOC_INT_POL_HIGH_DISABLED VALUE 0x0
  EOC_INT_POL_HIGH_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
 MIN_LOW_THR_INT_HIGH BIT[5]
  MIN_LOW_THR_INT_POL_LOW_DISABLED VALUE 0x0
  MIN_LOW_THR_INT_POL_LOW_ENABLED VALUE 0x1
 LOW_THR_INT_HIGH BIT[4]
  LOW_THR_INT_POL_LOW_DISABLED VALUE 0x0
  LOW_THR_INT_POL_LOW_ENABLED VALUE 0x1
 HIGH_THR_INT_HIGH BIT[3]
  HIGH_THR_INT_POL_LOW_DISABLED VALUE 0x0
  HIGH_THR_INT_POL_LOW_ENABLED VALUE 0x1
 CONV_SEQ_TIMEOUT_INT_LOW BIT[2]
  CONV_SEQ_TIMEOUT_INT_POL_LOW_DISABLED VALUE 0x0
  CONV_SEQ_TIMEOUT_INT_POL_LOW_ENABLED VALUE 0x1
 FIFO_NOT_EMPTY_INT_LOW BIT[1]
  FIFO_NOT_EMPTY_INT_POL_LOW_DISABLED VALUE 0x0
  FIFO_NOT_EMPTY_INT_POL_LOW_ENABLED VALUE 0x1
 EOC_INT_LOW BIT[0]
  EOC_INT_POL_LOW_DISABLED VALUE 0x0
  EOC_INT_POL_LOW_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 MIN_LOW_THR_INT_LATCHED_CLR BIT[5]
 LOW_THR_INT_LATCHED_CLR BIT[4]
 HIGH_THR_INT_LATCHED_CLR BIT[3]
 CONV_SEQ_TIMEOUT_INT_LATCHED_CLR BIT[2]
 FIFO_NOT_EMPTY_INT_LATCHED_CLR BIT[1]
 EOC_INT_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 MIN_LOW_THR_INT_EN_SET BIT[5]
  LOW_THR_INT_DISABLED VALUE 0x0
  LOW_THR_INT_ENBLED VALUE 0x1
 LOW_THR_INT_EN_SET BIT[4]
  LOW_THR_INT_DISABLED VALUE 0x0
  LOW_THR_INT_ENBLED VALUE 0x1
 HIGH_THR_INT_EN_SET BIT[3]
  HIGH_THR_INT_DISABLED VALUE 0x0
  HIGH_THR_INT_ENBLED VALUE 0x1
 CONV_SEQ_TIMEOUT_INT_EN_SET BIT[2]
  CONV_SEQ_TIMEOUT_INT_DISABLED VALUE 0x0
  CONV_SEQ_TIMEOUT_INT_ENBLED VALUE 0x1
 FIFO_NOT_EMPTY_INT_EN_SET BIT[1]
  FIFO_NOT_EMPTY_INT_DISABLED VALUE 0x0
  FIFO_NOT_EMPTY_INT_ENBLED VALUE 0x1
 EOC_INT_EN_SET BIT[0]
  EOC_INT_DISABLED VALUE 0x0
  EOC_INT_ENBLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 MIN_LOW_THR_INT_EN_CLR BIT[5]
  MIN_LOW_THR_INT_DISABLED VALUE 0x0
  MIN_LOW_THR_INT_ENBLED VALUE 0x1
 LOW_THR_INT_EN_CLR BIT[4]
  LOW_THR_INT_DISABLED VALUE 0x0
  LOW_THR_INT_ENBLED VALUE 0x1
 HIGH_THR_INT_EN_CLR BIT[3]
  HIGH_THR_INT_DISABLED VALUE 0x0
  HIGH_THR_INT_ENBLED VALUE 0x1
 CONV_SEQ_TIMEOUT_INT_EN_CLR BIT[2]
  CONV_SEQ_TIMEOUT_INT_DISABLED VALUE 0x0
  CONV_SEQ_TIMEOUT_INT_ENBLED VALUE 0x1
 FIFO_NOT_EMPTY_INT_EN_CLR BIT[1]
  FIFO_NOT_EMPTY_INT_DISABLED VALUE 0x0
  FIFO_NOT_EMPTY_INT_ENBLED VALUE 0x1
 EOC_INT_EN_CLR BIT[0]
  EOC_INT_DISABLED VALUE 0x0
  EOC_INT_ENBLED VALUE 0x1

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 MIN_LOW_THR_INT_LATCHED_STS BIT[5]
  MIN_LOW_THR_INT_LATCHED_FALSE VALUE 0x0
  MIN_LOW_THR_INT_LATCHED_TRUE VALUE 0x1
 LOW_THR_INT_LATCHED_STS BIT[4]
  LOW_THR_INT_LATCHED_FALSE VALUE 0x0
  LOW_THR_INT_LATCHED_TRUE VALUE 0x1
 HIGH_THR_INT_LATCHED_STS BIT[3]
  HIGH_THR_INT_LATCHED_FALSE VALUE 0x0
  HIGH_THR_INT_LATCHED_TRUE VALUE 0x1
 CONV_SEQ_TIMEOUT_INT_LATCHED_STS BIT[2]
  CONV_SEQ_TIMEOUT_INT_LATCHED_FALSE VALUE 0x0
  CONV_SEQ_TIMEOUT_INT_LATCHED_TRUE VALUE 0x1
 FIFO_NOT_EMPTY_INT_LATCHED_STS BIT[1]
  FIFO_NOT_EMPTY_INT_LATCHED_FALSE VALUE 0x0
  FIFO_NOT_EMPTY_INT_LATCHED_TRUE VALUE 0x1
 EOC_INT_LATCHED_STS BIT[0]
  EOC_INT_LATCHED_FALSE VALUE 0x0
  EOC_INT_LATCHED_TRUE VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 MIN_LOW_THR_INT_PENDING_STS BIT[5]
  MIN_LOW_THR_INT_PENDING_FALSE VALUE 0x0
  MIN_LOW_THR_INT_PENDING_TRUE VALUE 0x1
 LOW_THR_INT_PENDING_STS BIT[4]
  LOW_THR_INT_PENDING_FALSE VALUE 0x0
  LOW_THR_INT_PENDING_TRUE VALUE 0x1
 HIGH_THR_INT_PENDING_STS BIT[3]
  HIGH_THR_INT_PENDING_FALSE VALUE 0x0
  HIGH_THR_INT_PENDING_TRUE VALUE 0x1
 CONV_SEQ_TIMEOUT_INT_PENDING_STS BIT[2]
  CONV_SEQ_TIMEOUT_INT_PENDING_FALSE VALUE 0x0
  CONV_SEQ_TIMEOUT_INT_PENDING_TRUE VALUE 0x1
 FIFO_NOT_EMPTY_INT_PENDING_STS BIT[1]
  FIFO_NOT_EMPTY_INT_PENDING_FALSE VALUE 0x0
  FIFO_NOT_EMPTY_INT_PENDING_TRUE VALUE 0x1
 EOC_INT_PENDING_STS BIT[0]
  EOC_INT_PENDING_FALSE VALUE 0x0
  EOC_INT_PENDING_TRUE VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]
  SR VALUE 0x0
  A VALUE 0x1

MODE_CTL ADDRESS 0x0040 RW
MODE_CTL RESET_VALUE 0x03
 OP_MODE BIT[4:3]
  NORM_MODE VALUE 0x0
  CONV_SEQ_MODE VALUE 0x1
  MEAS_INT_MODE VALUE 0x2
 VREF_XO_THM_FORCE BIT[2]
  VREF_XO_THM_FORCE_FALSE VALUE 0x0
  VREF_XO_THM_FORCE_TRUE VALUE 0x1
 AMUX_TRIM_EN BIT[1]
  AMUX_TRIM_DISABLED VALUE 0x0
  AMUX_TRIM_ENABLED VALUE 0x1
 ADC_TRIM_EN BIT[0]
  ADC_TRIM_DISABLED VALUE 0x0
  ADC_TRIM_ENABLED VALUE 0x1

EN_CTL1 ADDRESS 0x0046 RW
EN_CTL1 RESET_VALUE 0x00
 ADC_EN BIT[7]
  ADC_DISABLED VALUE 0x0
  ADC_ENABLED VALUE 0x1

ADC_CH_SEL_CTL ADDRESS 0x0048 RW
ADC_CH_SEL_CTL RESET_VALUE 0x06
 ADC_CH_SEL BIT[7:0]

ADC_DIG_PARAM ADDRESS 0x0050 RW
ADC_DIG_PARAM RESET_VALUE 0x04
 DEC_RATIO_SEL BIT[3:2]
  DECI_512 VALUE 0x0
  DECI_1K VALUE 0x1
  DECI_2K VALUE 0x2
  DECI_4K VALUE 0x3
 CLK_SEL BIT[1:0]
  CLK_SEL_2P4MHZ VALUE 0x0
  CLK_SEL_4P8MHZ VALUE 0x1
  CLK_SEL_9P6MHZ VALUE 0x2
  CLK_SEL_19P2MHZ VALUE 0x3

HW_SETTLE_DELAY ADDRESS 0x0051 RW
HW_SETTLE_DELAY RESET_VALUE 0x00
 HW_SETTLE_DELAY BIT[3:0]
  HW_SETTLE_DELAY_0US VALUE 0x0
  HW_SETTLE_DELAY_100US VALUE 0x1
  HW_SETTLE_DELAY_200US VALUE 0x2
  HW_SETTLE_DELAY_300US VALUE 0x3
  HW_SETTLE_DELAY_400US VALUE 0x4
  HW_SETTLE_DELAY_500US VALUE 0x5
  HW_SETTLE_DELAY_600US VALUE 0x6
  HW_SETTLE_DELAY_700US VALUE 0x7
  HW_SETTLE_DELAY_800US VALUE 0x8
  HW_SETTLE_DELAY_900US VALUE 0x9
  HW_SETTLE_DELAY_1MS VALUE 0xA
  HW_SETTLE_DELAY_2MS VALUE 0xB
  HW_SETTLE_DELAY_4MS VALUE 0xC
  HW_SETTLE_DELAY_6MS VALUE 0xD
  HW_SETTLE_DELAY_8MS VALUE 0xE
  HW_SETTLE_DELAY_10MS VALUE 0xF

CONV_REQ ADDRESS 0x0052 W
CONV_REQ RESET_VALUE 0x00
 REQ BIT[7]
  CONV_REQ_FALSE VALUE 0x0
  CONV_REQ_TRUE VALUE 0x1

CONV_SEQ_CTL ADDRESS 0x0054 RW
CONV_SEQ_CTL RESET_VALUE 0x45
 CONV_SEQ_HOLDOFF BIT[7:4]
  SEQ_HOLD_25US VALUE 0x0
  SEQ_HOLD_50US VALUE 0x1
  SEQ_HOLD_75US VALUE 0x2
  SEQ_HOLD_100US VALUE 0x3
  SEQ_HOLD_125US VALUE 0x4
  SEQ_HOLD_150US VALUE 0x5
  SEQ_HOLD_175US VALUE 0x6
  SEQ_HOLD_200US VALUE 0x7
  SEQ_HOLD_225US VALUE 0x8
  SEQ_HOLD_250US VALUE 0x9
  SEQ_HOLD_275US VALUE 0xA
  SEQ_HOLD_300US VALUE 0xB
  SEQ_HOLD_325US VALUE 0xC
  SEQ_HOLD_350US VALUE 0xD
  SEQ_HOLD_375US VALUE 0xE
  SEQ_HOLD_400US VALUE 0xF
 CONV_SEQ_TIMEOUT BIT[3:0]
  SEQ_TIMEOUT_0MS VALUE 0x0
  SEQ_TIMEOUT_1MS VALUE 0x1
  SEQ_TIMEOUT_2MS VALUE 0x2
  SEQ_TIMEOUT_3MS VALUE 0x3
  SEQ_TIMEOUT_4MS VALUE 0x4
  SEQ_TIMEOUT_5MS VALUE 0x5
  SEQ_TIMEOUT_6MS VALUE 0x6
  SEQ_TIMEOUT_7MS VALUE 0x7
  SEQ_TIMEOUT_8MS VALUE 0x8
  SEQ_TIMEOUT_9MS VALUE 0x9
  SEQ_TIMEOUT_10MS VALUE 0xA
  SEQ_TIMEOUT_11MS VALUE 0xB
  SEQ_TIMEOUT_12MS VALUE 0xC
  SEQ_TIMEOUT_13MS VALUE 0xD
  SEQ_TIMEOUT_14MS VALUE 0xE
  SEQ_TIMEOUT_15MS VALUE 0xF

CONV_SEQ_TRIG_CTL ADDRESS 0x0055 RW
CONV_SEQ_TRIG_CTL RESET_VALUE 0x00
 CONV_SEQ_TRIG_COND BIT[7]
  FALLING_EDGE VALUE 0x0
  RISING_EDGE VALUE 0x1
 CONV_SEQ_TRIG_SEL BIT[1:0]
  ADC_TRIG0 VALUE 0x0
  ADC_TRIG1 VALUE 0x1
  ADC_TRIG2 VALUE 0x2
  ADC_TRIG3 VALUE 0x3

MEAS_INTERVAL_CTL ADDRESS 0x0057 RW
MEAS_INTERVAL_CTL RESET_VALUE 0x00
 MEAS_INTERVAL_TIME BIT[3:0]
  MEAS_INTERVAL_0MS VALUE 0x0
  MEAS_INTERVAL_1P0MS VALUE 0x1
  MEAS_INTERVAL_2P0MS VALUE 0x2
  MEAS_INTERVAL_3P9MS VALUE 0x3
  MEAS_INTERVAL_7P8MS VALUE 0x4
  MEAS_INTERVAL_15P6MS VALUE 0x5
  MEAS_INTERVAL_31P3MS VALUE 0x6
  MEAS_INTERVAL_62P5MS VALUE 0x7
  MEAS_INTERVAL_125MS VALUE 0x8
  MEAS_INTERVAL_250MS VALUE 0x9
  MEAS_INTERVAL_500MS VALUE 0xA
  MEAS_INTERVAL_1S VALUE 0xB
  MEAS_INTERVAL_2S VALUE 0xC
  MEAS_INTERVAL_4S VALUE 0xD
  MEAS_INTERVAL_8S VALUE 0xE
  MEAS_INTERVAL_16S VALUE 0xF

MEAS_INTERVAL_OP_CTL ADDRESS 0x0059 RW
MEAS_INTERVAL_OP_CTL RESET_VALUE 0x00
 MEAS_INTERVAL_OP BIT[7]
  INTERVAL_MODE_DISABLED VALUE 0x0
  INTERVAL_MODE_ENABLED VALUE 0x1

FAST_AVG_CTL ADDRESS 0x005A RW
FAST_AVG_CTL RESET_VALUE 0x00
 FAST_AVG_SAMPLES BIT[3:0]
  AVG_1_SAMPLE VALUE 0x0
  AVG_2_SAMPLES VALUE 0x1
  AVG_4_SAMPLES VALUE 0x2
  AVG_8_SAMPLES VALUE 0x3
  AVG_16_SAMPLES VALUE 0x4
  AVG_32_SAMPLES VALUE 0x5
  AVG_64_SAMPLES VALUE 0x6
  AVG_128_SAMPLES VALUE 0x7
  AVG_256_SAMPLES VALUE 0x8
  AVG_512_SAMPLES VALUE 0x9

FAST_AVG_EN ADDRESS 0x005B RW
FAST_AVG_EN RESET_VALUE 0x00
 FAST_AVG_EN BIT[7]
  FAST_AVG_DISABLED VALUE 0x0
  FAST_AVG_ENABLED VALUE 0x1

LOW_THR0 ADDRESS 0x005C RW
LOW_THR0 RESET_VALUE 0x00
 LOW_THR_7_0 BIT[7:0]

LOW_THR1 ADDRESS 0x005D RW
LOW_THR1 RESET_VALUE 0x00
 LOW_THR_15_8 BIT[7:0]

HIGH_THR0 ADDRESS 0x005E RW
HIGH_THR0 RESET_VALUE 0xFF
 HIGH_THR_7_0 BIT[7:0]

HIGH_THR1 ADDRESS 0x005F RW
HIGH_THR1 RESET_VALUE 0xFF
 HIGH_THR_15_8 BIT[7:0]

DATA0 ADDRESS 0x0060 R
DATA0 RESET_VALUE 0xXX
 DATA_7_0 BIT[7:0]

DATA1 ADDRESS 0x0061 R
DATA1 RESET_VALUE 0xXX
 DATA_15_8 BIT[7:0]

MIN_LOW_THR0 ADDRESS 0x0062 RW
MIN_LOW_THR0 RESET_VALUE 0x00
 MIN_LOW_THR_7_0 BIT[7:0]

MIN_LOW_THR1 ADDRESS 0x0063 RW
MIN_LOW_THR1 RESET_VALUE 0x00
 MIN_LOW_THR_15_8 BIT[7:0]

MIN_DATA0 ADDRESS 0x0066 R
MIN_DATA0 RESET_VALUE 0xXX
 MIN_DATA_7_0 BIT[7:0]

MIN_DATA1 ADDRESS 0x0067 R
MIN_DATA1 RESET_VALUE 0xXX
 MIN_DATA_15_8 BIT[7:0]

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
 ENABLE_PRESET BIT[0]
  MODULE_DIS_AFTER_WARM_SOFT_RESET VALUE 0x0
  MODULE_EN_AFTER_WARM_SOFT_RESET VALUE 0x1

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  FOLLOW_GLOBAL_SOFT_RESET_FALSE VALUE 0x0
  FOLLOW_GLOBAL_SOFT_RESET_TRUE VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
  FOLLOW_OTST2_RB_FALSE VALUE 0x0
  FOLLOW_OTST2_RB_TRUE VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  FOLLOW_WARM_RB_FALSE VALUE 0x0
  FOLLOW_WARM_RB_TRUE VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  FOLLOW_SHUTDOWN1_RB_FALSE VALUE 0x0
  FOLLOW_SHUTDOWN1_RB_TRUE VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  FOLLOW_SHUTDOWN2_RB_FALSE VALUE 0x0
  FOLLOW_SHUTDOWN2_RB_TRUE VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  LOCAL_SOFT_RESET_FALSE VALUE 0x0
  LOCAL_SOFT_RESET_TRUE VALUE 0x1

INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
 INT_TEST_MODE_EN BIT[7]
  INT_TEST_MODE_FALSE VALUE 0x0
  INT_TEST_MODE_TRUE VALUE 0x1

INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
 MIN_LOW_THR_INT_TEST_VAL BIT[5]
  MIN_LOW_THR_INT_TEST_FALSE VALUE 0x0
  MIN_LOW_THR_INT_TEST_TRUE VALUE 0x1
 LOW_THR_INT_TEST_VAL BIT[4]
  LOW_THR_INT_TEST_FALSE VALUE 0x0
  LOW_THR_INT_TEST_TRUE VALUE 0x1
 HIGH_THR_INT_TEST_VAL BIT[3]
  HIGH_THR_INT_TEST_FALSE VALUE 0x0
  HIGH_THR_INT_TEST_TRUE VALUE 0x1
 CONV_SEQ_TIMEOUT_INT_TEST_VAL BIT[2]
  CONV_SEQ_TIMEOUT_TEST_FALSE VALUE 0x0
  CONV_SEQ_TIMEOUT_TEST_TRUE VALUE 0x1
 FIFO_NOT_EMPTY_INT_TEST_VAL BIT[1]
  FIFO_NOT_EMPTY_TEST_FALSE VALUE 0x0
  FIFO_NOT_EMPTY_TEST_TRUE VALUE 0x1
 EOC_INT_TEST_VAL BIT[0]
  EOC_TEST_FALSE VALUE 0x0
  EOC_TEST_TRUE VALUE 0x1

TEST1_ADC_ANA_PARAM ADDRESS 0x00E2 RW
TEST1_ADC_ANA_PARAM RESET_VALUE 0xA0
 HS_MODE_EN BIT[7]
  DISABLE_HS_MODE_N VALUE 0x0
  ENABLE_HS_MODE_N VALUE 0x1
 IOTA1_CTL BIT[6:5]
  OTA1_1UA_BIAS VALUE 0x0
  OTA1_2UA_BIAS VALUE 0x1
  OTA1_3UA_BIAS VALUE 0x2
  OTA1_4UA_BIAS VALUE 0x3
 IOTA2_CTL BIT[4]
  OTA2_1UA_BIAS VALUE 0x0
  OTA2_2UA_BIAS VALUE 0x1
 IBUF_CTL BIT[3]
  REF_1UA_BIAS VALUE 0x0
  REF_2UA_BIAS VALUE 0x1
 XOADC_EN BIT[0]
  XOADC_MOD_DISABLED VALUE 0x0
  XOADC_MOD_ENABLED VALUE 0x1

TEST2_ADC_DIG_PARAM ADDRESS 0x00E3 RW
TEST2_ADC_DIG_PARAM RESET_VALUE 0x84
 DEM_EN BIT[7]
  DEM_DISABLED VALUE 0x0
  DEM_ENABLED VALUE 0x1
 CLK_GATE_EN BIT[2]
  CLK_GATE_DISABLED VALUE 0x0
  CLK_GATE_ENABLED VALUE 0x1
 SEL_SHIFT BIT[1:0]
  DECI_SEL VALUE 0x0
  FILTOUT_15_0 VALUE 0x1
  FILTOUT_25_16 VALUE 0x2
  DECI_SEL1 VALUE 0x3

TEST3_ADC_RSV ADDRESS 0x00E4 RW
TEST3_ADC_RSV RESET_VALUE 0x00
 SINC_FILT_SEL BIT[3]
  SINC2_OUTPUT VALUE 0x0
  SINC1_OUTPUT VALUE 0x1
 RESET_SINC_FILT BIT[0]
  RESET_DIG_FILT_FALSE VALUE 0x0
  RESET_DIG_FILT_TRUE VALUE 0x1

TEST4_ADC_ATEST ADDRESS 0x00E5 RW
TEST4_ADC_ATEST RESET_VALUE 0x28
 REF_EN BIT[7]
  DISABLE_XOADC_REF_VOLT VALUE 0x0
  ENABLE_XOADC_REF_VOLTAGE VALUE 0x1
 VICM_SEL BIT[6:5]
  VICM_0P65 VALUE 0x0
  VICM_0P70 VALUE 0x1
  VICM_0P75 VALUE 0x2
  VICM_OP80 VALUE 0x3
 VOCM_SEL BIT[4:3]
  VOCM_0P60 VALUE 0x0
  VOCM_0P65 VALUE 0x1
  VOCM_0P70 VALUE 0x2
  VOCM_0P75 VALUE 0x3
 ATEST_SEL BIT[2:0]
  ATEST3_DISABLED VALUE 0x0
  VTH_N VALUE 0x1
  VTH_P VALUE 0x2
  VICM VALUE 0x3
  VOCM VALUE 0x4
  VREFN VALUE 0x5
  VREFMID VALUE 0x6
  VREFP VALUE 0x7

TEST5_AMUX_ATEST ADDRESS 0x00E6 RW
TEST5_AMUX_ATEST RESET_VALUE 0x00
 ATEST2_SEL BIT[2]
  NORM_OP VALUE 0x0
  AMUX_OUT_TO_ATEST2 VALUE 0x1
 ATEST1_SEL BIT[1]
  NORM_OP VALUE 0x0
  ATEST1_TO_INPUT_OF_OUTPUT_BUF VALUE 0x1
 CAL_EN BIT[0]
  OL_CAL_DIS VALUE 0x0
  OL_CAL_EN VALUE 0x1

TEST6_DTEST ADDRESS 0x00E7 RW
TEST6_DTEST RESET_VALUE 0x00
 SEL_FSM BIT[5:4]
  REQUEST_FSM VALUE 0x0
  VADC_CONVERSION_FSM VALUE 0x1
  SAMPLE_COUNT_LSB VALUE 0x2
  SAMPLE_COUNT_MSB VALUE 0x3
 DTEST_SEL BIT[3:0]

TRIM_NUM ADDRESS 0x00F0 R
TRIM_NUM RESET_VALUE 0x05
 NUM_TRIM BIT[7:0]

TRIM1_ADC ADDRESS 0x00F1 RW
TRIM1_ADC RESET_VALUE 0x0F
 DAC_REF BIT[4:0]

TRIM1_AMUX ADDRESS 0x00F2 RW
TRIM1_AMUX RESET_VALUE 0x1F
 PRESCALE_167_RATIO BIT[5:0]

TRIM2_AMUX ADDRESS 0x00F3 RW
TRIM2_AMUX RESET_VALUE 0x3F
 PRESCALE_333_RATIO BIT[6:0]

TRIM4_AMUX ADDRESS 0x00F4 RW
TRIM4_AMUX RESET_VALUE 0x1F
 BUF_LOW_OFFSET BIT[5:0]

TRIM5_AMUX ADDRESS 0x00F5 RW
TRIM5_AMUX RESET_VALUE 0x1F
 BUF_HIGH_OFFSET BIT[5:0]

VADC3_LC_MDM_BASE BASE 0x00003200 vadc3_lc_mdmaddr 31:0

 vadc3_lc_mdm MODULE OFFSET=VADC3_LC_MDM_BASE+0x00000000 MAX=VADC3_LC_MDM_BASE+0x000000FF APRE=VADC3_LC_MDM_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM8950.VADC3_LC_MDM_BASE.VADC3_LC_MDM
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x04
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x08
 TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x0B
 SUBTYPE BIT[7:0]

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0x01
 OP_MODE BIT[4:3]
  NORM_MODE VALUE 0x0
  CONV_SEQ_MODE VALUE 0x1
  MEAS_INT_MODE VALUE 0x2
 MEAS_INTERVAL_EN_STS BIT[2]
  INTERVAL_MODE_DISABLED VALUE 0x0
  INTERVAL_MODE_ENABLED VALUE 0x1
 REQ_STS BIT[1]
  REQ_NOT_IN_PROGRESS VALUE 0x0
  REQ_IN_PROGRESS VALUE 0x1
 EOC BIT[0]
  CONV_NOT_COMPLETE VALUE 0x0
  CONV_COMPLETE VALUE 0x1

STATUS2 ADDRESS 0x0009 R
STATUS2 RESET_VALUE 0x00
 CONV_SEQ_STATE BIT[7:3]
  IDLE_S VALUE 0x00
  WAIT_TRIG_S VALUE 0x01
  WAIT_HOLDOFF_S VALUE 0x02
  CLEAR_ACC_S VALUE 0x03
  STORE_REQ_S VALUE 0x04
  WAIT_ADC_EOC_S VALUE 0x05
  GEN_IRQ_S VALUE 0x06
  IDLE_D VALUE 0x07
  WAIT_TRIG_D VALUE 0x08
  WAIT_HOLDOFF_D VALUE 0x09
  CLEAR_ACC_D VALUE 0x0A
  STORE_WRITE_POINTERS VALUE 0x0B
  COMPARE_RW_POINTERS VALUE 0x0C
  STORE_REQ_D VALUE 0x0D
  WAIT_ADC_EOC_D VALUE 0x0E
  GEN_IRQ_D VALUE 0x0F
 FIFO_NOT_EMPTY_FLAG BIT[1]
  FIFO_EMPTY_WHEN_REQ_MADE VALUE 0x0
  FIFO_NOT_EMPTY_WHEN_REQ_MADE VALUE 0x1
 CONV_SEQ_TIMEOUT_STS BIT[0]
  CONV_SEQ_TIMEOUT_FALSE VALUE 0x0
  CONV_SEQ_TIMEOUT_TRUE VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
 MIN_LOW_THR_INT_RT_STS BIT[5]
  MIN_LOW_THR_INT_FALSE VALUE 0x0
  MIN_LOW_THR_INT_TRUE VALUE 0x1
 LOW_THR_INT_RT_STS BIT[4]
  LOW_THR_INT_FALSE VALUE 0x0
  LOW_THR_INT_TRUE VALUE 0x1
 HIGH_THR_INT_RT_STS BIT[3]
  HIGH_THR_INT_FALSE VALUE 0x0
  HIGH_THR_INT_TRUE VALUE 0x1
 CONV_SEQ_TIMEOUT_INT_RT_STS BIT[2]
  CONV_SEQ_TIMEOUT_FALSE VALUE 0x0
  CONV_SEQ_TIMEOUT_TRUE VALUE 0x1
 FIFO_NOT_EMPTY_INT_RT_STS BIT[1]
  FIFO_NOT_EMPTY_INT_FALSE VALUE 0x0
  FIFO_EMPTY_INT_TRUE VALUE 0x1
 EOC_INT_RT_STS BIT[0]
  CONV_COMPLETE_INT_FALSE VALUE 0x0
  CONV_COMPLETE_INT_TRUE VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
 MIN_LOW_THR_INT_SET_TYPE BIT[5]
  MIN_LOW_THR_INT_LEVEL VALUE 0x0
  MIN_LOW_THR_INT_EDGE VALUE 0x1
 LOW_THR_INT_SET_TYPE BIT[4]
  LOW_THR_INT_LEVEL VALUE 0x0
  LOW_THR_INT_EDGE VALUE 0x1
 HIGH_THR_INT_SET_TYPE BIT[3]
  HIGH_THR_INT_LEVEL VALUE 0x0
  HIGH_THR_INT_EDGE VALUE 0x1
 CONV_SEQ_TIMEOUT_INT_SET_TYPE BIT[2]
  CONV_SEQ_TIMEOUT_LEVEL VALUE 0x0
  CONV_SEQ_TIMEOUT_EDGE VALUE 0x1
 FIFO_NOT_EMPTY_INT_SET_TYPE BIT[1]
  FIFO_NOT_EMPTY_LEVEL VALUE 0x0
  FIFO_NOT_EMPTY_EDGE VALUE 0x1
 EOC_SET_INT_TYPE BIT[0]
  EOC_LEVEL VALUE 0x0
  EOC_EDGE VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 MIN_LOW_THR_INT_HIGH BIT[5]
  MIN_LOW_THR_INT_POL_HIGH_DISABLED VALUE 0x0
  MIN_LOW_THR_INT_POL_HIGH_ENABLED VALUE 0x1
 LOW_THR_INT_HIGH BIT[4]
  LOW_THR_INT_POL_HIGH_DISABLED VALUE 0x0
  LOW_THR_INT_POL_HIGH_ENABLED VALUE 0x1
 HIGH_THR_INT_HIGH BIT[3]
  HIGH_THR_INT_POL_HIGH_DISABLED VALUE 0x0
  HIGH_THR_INT_POL_HIGH_ENABLED VALUE 0x1
 CONV_SEQ_TIMEOUT_INT_HIGH BIT[2]
  CONV_SEQ_TIMEOUT_INT_POL_HIGH_DISABLED VALUE 0x0
  CONV_SEQ_TIMEOUT_INT_POL_HIGH_ENABLED VALUE 0x1
 FIFO_NOT_EMPTY_INT_HIGH BIT[1]
  FIFO_NOT_EMPTY_INT_POL_HIGH_DISABLED VALUE 0x0
  FIFO_NOT_EMPTY_INT_POL_HIGH_ENABLED VALUE 0x1
 EOC_INT_HIGH BIT[0]
  EOC_INT_POL_HIGH_DISABLED VALUE 0x0
  EOC_INT_POL_HIGH_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
 MIN_LOW_THR_INT_HIGH BIT[5]
  MIN_LOW_THR_INT_POL_LOW_DISABLED VALUE 0x0
  MIN_LOW_THR_INT_POL_LOW_ENABLED VALUE 0x1
 LOW_THR_INT_HIGH BIT[4]
  LOW_THR_INT_POL_LOW_DISABLED VALUE 0x0
  LOW_THR_INT_POL_LOW_ENABLED VALUE 0x1
 HIGH_THR_INT_HIGH BIT[3]
  HIGH_THR_INT_POL_LOW_DISABLED VALUE 0x0
  HIGH_THR_INT_POL_LOW_ENABLED VALUE 0x1
 CONV_SEQ_TIMEOUT_INT_LOW BIT[2]
  CONV_SEQ_TIMEOUT_INT_POL_LOW_DISABLED VALUE 0x0
  CONV_SEQ_TIMEOUT_INT_POL_LOW_ENABLED VALUE 0x1
 FIFO_NOT_EMPTY_INT_LOW BIT[1]
  FIFO_NOT_EMPTY_INT_POL_LOW_DISABLED VALUE 0x0
  FIFO_NOT_EMPTY_INT_POL_LOW_ENABLED VALUE 0x1
 EOC_INT_LOW BIT[0]
  EOC_INT_POL_LOW_DISABLED VALUE 0x0
  EOC_INT_POL_LOW_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 MIN_LOW_THR_INT_LATCHED_CLR BIT[5]
 LOW_THR_INT_LATCHED_CLR BIT[4]
 HIGH_THR_INT_LATCHED_CLR BIT[3]
 CONV_SEQ_TIMEOUT_INT_LATCHED_CLR BIT[2]
 FIFO_NOT_EMPTY_INT_LATCHED_CLR BIT[1]
 EOC_INT_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 MIN_LOW_THR_INT_EN_SET BIT[5]
  MIN_LOW_THR_INT_DISABLED VALUE 0x0
  MIN_LOW_THR_INT_ENBLED VALUE 0x1
 LOW_THR_INT_EN_SET BIT[4]
  LOW_THR_INT_DISABLED VALUE 0x0
  LOW_THR_INT_ENBLED VALUE 0x1
 HIGH_THR_INT_EN_SET BIT[3]
  HIGH_THR_INT_DISABLED VALUE 0x0
  HIGH_THR_INT_ENBLED VALUE 0x1
 CONV_SEQ_TIMEOUT_INT_EN_SET BIT[2]
  CONV_SEQ_TIMEOUT_INT_DISABLED VALUE 0x0
  CONV_SEQ_TIMEOUT_INT_ENBLED VALUE 0x1
 FIFO_NOT_EMPTY_INT_EN_SET BIT[1]
  FIFO_NOT_EMPTY_INT_DISABLED VALUE 0x0
  FIFO_NOT_EMPTY_INT_ENBLED VALUE 0x1
 EOC_INT_EN_SET BIT[0]
  EOC_INT_DISABLED VALUE 0x0
  EOC_INT_ENBLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 MIN_LOW_THR_INT_EN_CLR BIT[5]
  MIN_LOW_THR_INT_DISABLED VALUE 0x0
  MIN_LOW_THR_INT_ENBLED VALUE 0x1
 LOW_THR_INT_EN_CLR BIT[4]
  LOW_THR_INT_DISABLED VALUE 0x0
  LOW_THR_INT_ENBLED VALUE 0x1
 HIGH_THR_INT_EN_CLR BIT[3]
  HIGH_THR_INT_DISABLED VALUE 0x0
  HIGH_THR_INT_ENBLED VALUE 0x1
 CONV_SEQ_TIMEOUT_INT_EN_CLR BIT[2]
  CONV_SEQ_TIMEOUT_INT_DISABLED VALUE 0x0
  CONV_SEQ_TIMEOUT_INT_ENBLED VALUE 0x1
 FIFO_NOT_EMPTY_INT_EN_CLR BIT[1]
  FIFO_NOT_EMPTY_INT_DISABLED VALUE 0x0
  FIFO_NOT_EMPTY_INT_ENBLED VALUE 0x1
 EOC_INT_EN_CLR BIT[0]
  EOC_INT_DISABLED VALUE 0x0
  EOC_INT_ENBLED VALUE 0x1

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 MIN_LOW_THR_INT_LATCHED_STS BIT[5]
  MIN_LOW_THR_INT_LATCHED_FALSE VALUE 0x0
  MIN_LOW_THR_INT_LATCHED_TRUE VALUE 0x1
 LOW_THR_INT_LATCHED_STS BIT[4]
  LOW_THR_INT_LATCHED_FALSE VALUE 0x0
  LOW_THR_INT_LATCHED_TRUE VALUE 0x1
 HIGH_THR_INT_LATCHED_STS BIT[3]
  HIGH_THR_INT_LATCHED_FALSE VALUE 0x0
  HIGH_THR_INT_LATCHED_TRUE VALUE 0x1
 CONV_SEQ_TIMEOUT_INT_LATCHED_STS BIT[2]
  CONV_SEQ_TIMEOUT_INT_LATCHED_FALSE VALUE 0x0
  CONV_SEQ_TIMEOUT_INT_LATCHED_TRUE VALUE 0x1
 FIFO_NOT_EMPTY_INT_LATCHED_STS BIT[1]
  FIFO_NOT_EMPTY_INT_LATCHED_FALSE VALUE 0x0
  FIFO_NOT_EMPTY_INT_LATCHED_TRUE VALUE 0x1
 EOC_INT_LATCHED_STS BIT[0]
  EOC_INT_LATCHED_FALSE VALUE 0x0
  EOC_INT_LATCHED_TRUE VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 MIN_LOW_THR_INT_PENDING_STS BIT[5]
  MIN_LOW_THR_INT_PENDING_FALSE VALUE 0x0
  MIN_LOW_THR_INT_PENDING_TRUE VALUE 0x1
 LOW_THR_INT_PENDING_STS BIT[4]
  LOW_THR_INT_PENDING_FALSE VALUE 0x0
  LOW_THR_INT_PENDING_TRUE VALUE 0x1
 HIGH_THR_INT_PENDING_STS BIT[3]
  HIGH_THR_INT_PENDING_FALSE VALUE 0x0
  HIGH_THR_INT_PENDING_TRUE VALUE 0x1
 CONV_SEQ_TIMEOUT_INT_PENDING_STS BIT[2]
  CONV_SEQ_TIMEOUT_INT_PENDING_FALSE VALUE 0x0
  CONV_SEQ_TIMEOUT_INT_PENDING_TRUE VALUE 0x1
 FIFO_NOT_EMPTY_INT_PENDING_STS BIT[1]
  FIFO_NOT_EMPTY_INT_PENDING_FALSE VALUE 0x0
  FIFO_NOT_EMPTY_INT_PENDING_TRUE VALUE 0x1
 EOC_INT_PENDING_STS BIT[0]
  EOC_INT_PENDING_FALSE VALUE 0x0
  EOC_INT_PENDING_TRUE VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]
  SR VALUE 0x0
  A VALUE 0x1

MODE_CTL ADDRESS 0x0040 RW
MODE_CTL RESET_VALUE 0x03
 OP_MODE BIT[4:3]
  NORM_MODE VALUE 0x0
  CONV_SEQ_MODE VALUE 0x1
  MEAS_INT_MODE VALUE 0x2
 VREF_XO_THM_FORCE BIT[2]
  VREF_XO_THM_FORCE_FALSE VALUE 0x0
  VREF_XO_THM_FORCE_TRUE VALUE 0x1
 AMUX_TRIM_EN BIT[1]
  AMUX_TRIM_DISABLED VALUE 0x0
  AMUX_TRIM_ENABLED VALUE 0x1
 ADC_TRIM_EN BIT[0]
  ADC_TRIM_DISABLED VALUE 0x0
  ADC_TRIM_ENABLED VALUE 0x1

EN_CTL1 ADDRESS 0x0046 RW
EN_CTL1 RESET_VALUE 0x00
 ADC_EN BIT[7]
  ADC_DISABLED VALUE 0x0
  ADC_ENABLED VALUE 0x1

ADC_CH_SEL_CTL ADDRESS 0x0048 RW
ADC_CH_SEL_CTL RESET_VALUE 0x06
 ADC_CH_SEL BIT[7:0]

ADC_DIG_PARAM ADDRESS 0x0050 RW
ADC_DIG_PARAM RESET_VALUE 0x04
 DEC_RATIO_SEL BIT[3:2]
  DECI_512 VALUE 0x0
  DECI_1K VALUE 0x1
  DECI_2K VALUE 0x2
  DECI_4K VALUE 0x3
 CLK_SEL BIT[1:0]
  CLK_SEL_2P4MHZ VALUE 0x0
  CLK_SEL_4P8MHZ VALUE 0x1
  CLK_SEL_9P6MHZ VALUE 0x2
  CLK_SEL_19P2MHZ VALUE 0x3

HW_SETTLE_DELAY ADDRESS 0x0051 RW
HW_SETTLE_DELAY RESET_VALUE 0x00
 HW_SETTLE_DELAY BIT[3:0]
  HW_SETTLE_DELAY_0US VALUE 0x0
  HW_SETTLE_DELAY_100US VALUE 0x1
  HW_SETTLE_DELAY_200US VALUE 0x2
  HW_SETTLE_DELAY_300US VALUE 0x3
  HW_SETTLE_DELAY_400US VALUE 0x4
  HW_SETTLE_DELAY_500US VALUE 0x5
  HW_SETTLE_DELAY_600US VALUE 0x6
  HW_SETTLE_DELAY_700US VALUE 0x7
  HW_SETTLE_DELAY_800US VALUE 0x8
  HW_SETTLE_DELAY_900US VALUE 0x9
  HW_SETTLE_DELAY_1MS VALUE 0xA
  HW_SETTLE_DELAY_2MS VALUE 0xB
  HW_SETTLE_DELAY_4MS VALUE 0xC
  HW_SETTLE_DELAY_6MS VALUE 0xD
  HW_SETTLE_DELAY_8MS VALUE 0xE
  HW_SETTLE_DELAY_10MS VALUE 0xF

CONV_REQ ADDRESS 0x0052 W
CONV_REQ RESET_VALUE 0x00
 REQ BIT[7]
  CONV_REQ_FALSE VALUE 0x0
  CONV_REQ_TRUE VALUE 0x1

CONV_SEQ_CTL ADDRESS 0x0054 RW
CONV_SEQ_CTL RESET_VALUE 0x45
 CONV_SEQ_HOLDOFF BIT[7:4]
  SEQ_HOLD_25US VALUE 0x0
  SEQ_HOLD_50US VALUE 0x1
  SEQ_HOLD_75US VALUE 0x2
  SEQ_HOLD_100US VALUE 0x3
  SEQ_HOLD_125US VALUE 0x4
  SEQ_HOLD_150US VALUE 0x5
  SEQ_HOLD_175US VALUE 0x6
  SEQ_HOLD_200US VALUE 0x7
  SEQ_HOLD_225US VALUE 0x8
  SEQ_HOLD_250US VALUE 0x9
  SEQ_HOLD_275US VALUE 0xA
  SEQ_HOLD_300US VALUE 0xB
  SEQ_HOLD_325US VALUE 0xC
  SEQ_HOLD_350US VALUE 0xD
  SEQ_HOLD_375US VALUE 0xE
  SEQ_HOLD_400US VALUE 0xF
 CONV_SEQ_TIMEOUT BIT[3:0]
  SEQ_TIMEOUT_0MS VALUE 0x0
  SEQ_TIMEOUT_1MS VALUE 0x1
  SEQ_TIMEOUT_2MS VALUE 0x2
  SEQ_TIMEOUT_3MS VALUE 0x3
  SEQ_TIMEOUT_4MS VALUE 0x4
  SEQ_TIMEOUT_5MS VALUE 0x5
  SEQ_TIMEOUT_6MS VALUE 0x6
  SEQ_TIMEOUT_7MS VALUE 0x7
  SEQ_TIMEOUT_8MS VALUE 0x8
  SEQ_TIMEOUT_9MS VALUE 0x9
  SEQ_TIMEOUT_10MS VALUE 0xA
  SEQ_TIMEOUT_11MS VALUE 0xB
  SEQ_TIMEOUT_12MS VALUE 0xC
  SEQ_TIMEOUT_13MS VALUE 0xD
  SEQ_TIMEOUT_14MS VALUE 0xE
  SEQ_TIMEOUT_15MS VALUE 0xF

CONV_SEQ_TRIG_CTL ADDRESS 0x0055 RW
CONV_SEQ_TRIG_CTL RESET_VALUE 0x00
 CONV_SEQ_TRIG_COND BIT[7]
  FALLING_EDGE VALUE 0x0
  RISING_EDGE VALUE 0x1
 CONV_SEQ_TRIG_SEL BIT[1:0]
  ADC_TRIG0 VALUE 0x0
  ADC_TRIG1 VALUE 0x1
  ADC_TRIG2 VALUE 0x2
  ADC_TRIG3 VALUE 0x3

MEAS_INTERVAL_CTL ADDRESS 0x0057 RW
MEAS_INTERVAL_CTL RESET_VALUE 0x00
 MEAS_INTERVAL_TIME BIT[3:0]
  MEAS_INTERVAL_0MS VALUE 0x0
  MEAS_INTERVAL_1P0MS VALUE 0x1
  MEAS_INTERVAL_2P0MS VALUE 0x2
  MEAS_INTERVAL_3P9MS VALUE 0x3
  MEAS_INTERVAL_7P8MS VALUE 0x4
  MEAS_INTERVAL_15P6MS VALUE 0x5
  MEAS_INTERVAL_31P3MS VALUE 0x6
  MEAS_INTERVAL_62P5MS VALUE 0x7
  MEAS_INTERVAL_125MS VALUE 0x8
  MEAS_INTERVAL_250MS VALUE 0x9
  MEAS_INTERVAL_500MS VALUE 0xA
  MEAS_INTERVAL_1S VALUE 0xB
  MEAS_INTERVAL_2S VALUE 0xC
  MEAS_INTERVAL_4S VALUE 0xD
  MEAS_INTERVAL_8S VALUE 0xE
  MEAS_INTERVAL_16S VALUE 0xF

MEAS_INTERVAL_OP_CTL ADDRESS 0x0059 RW
MEAS_INTERVAL_OP_CTL RESET_VALUE 0x00
 MEAS_INTERVAL_OP BIT[7]
  INTERVAL_MODE_DISABLED VALUE 0x0
  INTERVAL_MODE_ENABLED VALUE 0x1

FAST_AVG_CTL ADDRESS 0x005A RW
FAST_AVG_CTL RESET_VALUE 0x00
 FAST_AVG_SAMPLES BIT[3:0]
  AVG_1_SAMPLE VALUE 0x0
  AVG_2_SAMPLES VALUE 0x1
  AVG_4_SAMPLES VALUE 0x2
  AVG_8_SAMPLES VALUE 0x3
  AVG_16_SAMPLES VALUE 0x4
  AVG_32_SAMPLES VALUE 0x5
  AVG_64_SAMPLES VALUE 0x6
  AVG_128_SAMPLES VALUE 0x7
  AVG_256_SAMPLES VALUE 0x8
  AVG_512_SAMPLES VALUE 0x9

FAST_AVG_EN ADDRESS 0x005B RW
FAST_AVG_EN RESET_VALUE 0x00
 FAST_AVG_EN BIT[7]
  FAST_AVG_DISABLED VALUE 0x0
  FAST_AVG_ENABLED VALUE 0x1

LOW_THR0 ADDRESS 0x005C RW
LOW_THR0 RESET_VALUE 0x00
 LOW_THR_7_0 BIT[7:0]

LOW_THR1 ADDRESS 0x005D RW
LOW_THR1 RESET_VALUE 0x00
 LOW_THR_15_8 BIT[7:0]

HIGH_THR0 ADDRESS 0x005E RW
HIGH_THR0 RESET_VALUE 0xFF
 HIGH_THR_7_0 BIT[7:0]

HIGH_THR1 ADDRESS 0x005F RW
HIGH_THR1 RESET_VALUE 0xFF
 HIGH_THR_15_8 BIT[7:0]

DATA0 ADDRESS 0x0060 R
DATA0 RESET_VALUE 0xXX
 DATA_7_0 BIT[7:0]

DATA1 ADDRESS 0x0061 R
DATA1 RESET_VALUE 0xXX
 DATA_15_8 BIT[7:0]

MIN_LOW_THR0 ADDRESS 0x0062 RW
MIN_LOW_THR0 RESET_VALUE 0x00
 MIN_LOW_THR_7_0 BIT[7:0]

MIN_LOW_THR1 ADDRESS 0x0063 RW
MIN_LOW_THR1 RESET_VALUE 0x00
 MIN_LOW_THR_15_8 BIT[7:0]

MIN_DATA0 ADDRESS 0x0066 R
MIN_DATA0 RESET_VALUE 0xXX
 MIN_DATA_7_0 BIT[7:0]

MIN_DATA1 ADDRESS 0x0067 R
MIN_DATA1 RESET_VALUE 0xXX
 MIN_DATA_15_8 BIT[7:0]

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
 ENABLE_PRESET BIT[0]
  MODULE_DIS_AFTER_WARM_SOFT_RESET VALUE 0x0
  MODULE_EN_AFTER_WARM_SOFT_RESET VALUE 0x1

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  FOLLOW_GLOBAL_SOFT_RESET_FALSE VALUE 0x0
  FOLLOW_GLOBAL_SOFT_RESET_TRUE VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
  FOLLOW_OTST2_RB_FALSE VALUE 0x0
  FOLLOW_OTST2_RB_TRUE VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  FOLLOW_WARM_RB_FALSE VALUE 0x0
  FOLLOW_WARM_RB_TRUE VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  FOLLOW_SHUTDOWN1_RB_FALSE VALUE 0x0
  FOLLOW_SHUTDOWN1_RB_TRUE VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  FOLLOW_SHUTDOWN2_RB_FALSE VALUE 0x0
  FOLLOW_SHUTDOWN2_RB_TRUE VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  LOCAL_SOFT_RESET_FALSE VALUE 0x0
  LOCAL_SOFT_RESET_TRUE VALUE 0x1

INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
 INT_TEST_MODE_EN BIT[7]
  INT_TEST_MODE_FALSE VALUE 0x0
  INT_TEST_MODE_TRUE VALUE 0x1

INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
 MIN_LOW_THR_INT_TEST_VAL BIT[5]
  MIN_LOW_THR_INT_TEST_FALSE VALUE 0x0
  MIN_LOW_THR_INT_TEST_TRUE VALUE 0x1
 LOW_THR_INT_TEST_VAL BIT[4]
  LOW_THR_INT_TEST_FALSE VALUE 0x0
  LOW_THR_INT_TEST_TRUE VALUE 0x1
 HIGH_THR_INT_TEST_VAL BIT[3]
  HIGH_THR_INT_TEST_FALSE VALUE 0x0
  HIGH_THR_INT_TEST_TRUE VALUE 0x1
 CONV_SEQ_TIMEOUT_INT_TEST_VAL BIT[2]
  CONV_SEQ_TIMEOUT_TEST_FALSE VALUE 0x0
  CONV_SEQ_TIMEOUT_TEST_TRUE VALUE 0x1
 FIFO_NOT_EMPTY_INT_TEST_VAL BIT[1]
  FIFO_NOT_EMPTY_TEST_FALSE VALUE 0x0
  FIFO_NOT_EMPTY_TEST_TRUE VALUE 0x1
 EOC_INT_TEST_VAL BIT[0]
  EOC_TEST_FALSE VALUE 0x0
  EOC_TEST_TRUE VALUE 0x1

TEST6_DTEST ADDRESS 0x00E7 RW
TEST6_DTEST RESET_VALUE 0x00
 SEL_FSM BIT[5:4]
  REQUEST_FSM VALUE 0x0
  VADC_CONVERSION_FSM VALUE 0x1
  SAMPLE_COUNT_LSB VALUE 0x2
  SAMPLE_COUNT_MSB VALUE 0x3

VADC2_LC_BTM_2_BASE BASE 0x00003400 vadc2_lc_btm_2addr 31:0

 vadc2_lc_btm_2 MODULE OFFSET=VADC2_LC_BTM_2_BASE+0x00000000 MAX=VADC2_LC_BTM_2_BASE+0x000000FF APRE=VADC2_LC_BTM_2_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM8950.VADC2_LC_BTM_2_BASE.VADC2_LC_BTM_2
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x02
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x02
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x08
 TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x22
 SUBTYPE BIT[7:0]

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0x01
 OP_MODE BIT[4:3]
  NORM_MODE VALUE 0x0
  CONV_SEQ_MODE VALUE 0x1
  MEAS_INT_MODE VALUE 0x2
 MEAS_INTERVAL_EN_STS BIT[2]
  INTERVAL_MODE_DISABLED VALUE 0x0
  INTERVAL_MODE_ENABLED VALUE 0x1
 REQ_STS BIT[1]
  REQ_NOT_IN_PROGRESS VALUE 0x0
  REQ_IN_PROGRESS VALUE 0x1
 EOC BIT[0]
  CONV_NOT_COMPLETE VALUE 0x0
  CONV_COMPLETE VALUE 0x1

STATUS2 ADDRESS 0x0009 R
STATUS2 RESET_VALUE 0x00
 CONV_SEQ_STATE BIT[7:3]
  IDLE_S VALUE 0x00
  WAIT_TRIG_S VALUE 0x01
  WAIT_HOLDOFF_S VALUE 0x02
  CLEAR_ACC_S VALUE 0x03
  STORE_REQ_S VALUE 0x04
  WAIT_ADC_EOC_S VALUE 0x05
  GEN_IRQ_S VALUE 0x06
  IDLE_D VALUE 0x07
  WAIT_TRIG_D VALUE 0x08
  WAIT_HOLDOFF_D VALUE 0x09
  CLEAR_ACC_D VALUE 0x0A
  STORE_WRITE_POINTERS VALUE 0x0B
  COMPARE_RW_POINTERS VALUE 0x0C
  STORE_REQ_D VALUE 0x0D
  WAIT_ADC_EOC_D VALUE 0x0E
  GEN_IRQ_D VALUE 0x0F
 FIFO_NOT_EMPTY_FLAG BIT[1]
  FIFO_EMPTY_WHEN_REQ_MADE VALUE 0x0
  FIFO_NOT_EMPTY_WHEN_REQ_MADE VALUE 0x1
 CONV_SEQ_TIMEOUT_STS BIT[0]
  CONV_SEQ_TIMEOUT_FALSE VALUE 0x0
  CONV_SEQ_TIMEOUT_TRUE VALUE 0x1

STATUS_LOW ADDRESS 0x000A R
STATUS_LOW RESET_VALUE 0x00
 M1_LOW BIT[1]
  M1_LOW_FALSE VALUE 0x0
  M1_LOW_TRUE VALUE 0x1
 M0_LOW BIT[0]
  M0_LOW_FALSE VALUE 0x0
  M0_LOW_TRUE VALUE 0x1

STATUS_HIGH ADDRESS 0x000B R
STATUS_HIGH RESET_VALUE 0x00
 M1_HIGH BIT[1]
  M1_HIGH_FALSE VALUE 0x0
  M1_HIGH_TRUE VALUE 0x1
 M0_HIGH BIT[0]
  M0_HIGH_FALSE VALUE 0x0
  M0_HIGH_TRUE VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
 LOW_THR_INT_RT_STS BIT[4]
  LOW_THR_INT_LEVEL VALUE 0x0
  LOW_THR_INT_EDGE VALUE 0x1
 HIGH_THR_INT_RT_STS BIT[3]
  HIGH_THR_INT_LEVEL VALUE 0x0
  HIGH_THR_INT_EDGE VALUE 0x1
 CONV_SEQ_TIMEOUT_INT_RT_STS BIT[2]
  CONV_SEQ_TIMEOUT_LEVEL VALUE 0x0
  CONV_SEQ_TIMEOUT_EDGE VALUE 0x1
 FIFO_NOT_EMPTY_INT_RT_STS BIT[1]
  FIFO_NOT_EMPTY_LEVEL VALUE 0x0
  FIFO_NOT_EMPTY_EDGE VALUE 0x1
 EOC_INT_RT_STS BIT[0]
  EOC_LEVEL VALUE 0x0
  EOC_EDGE VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
 LOW_THR_INT_SET_TYPE BIT[4]
  LOW_THR_INT_POL_HIGH_DISABLED VALUE 0x0
  LOW_THR_INT_POL_HIGH_ENABLED VALUE 0x1
 HIGH_THR_INT_SET_TYPE BIT[3]
  HIGH_THR_INT_POL_HIGH_DISABLED VALUE 0x0
  HIGH_THR_INT_POL_HIGH_ENABLED VALUE 0x1
 CONV_SEQ_TIMEOUT_INT_SET_TYPE BIT[2]
  CONV_SEQ_TIMEOUT_INT_POL_HIGH_DISABLED VALUE 0x0
  CONV_SEQ_TIMEOUT_INT_POL_HIGH_ENABLED VALUE 0x1
 FIFO_NOT_EMPTY_INT_SET_TYPE BIT[1]
  FIFO_NOT_EMPTY_INT_POL_HIGH_DISABLED VALUE 0x0
  FIFO_NOT_EMPTY_INT_POL_HIGH_ENABLED VALUE 0x1
 EOC_SET_INT_TYPE BIT[0]
  EOC_INT_POL_HIGH_DISABLED VALUE 0x0
  EOC_INT_POL_HIGH_ENABLED VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 LOW_THR_INT_HIGH BIT[4]
  LOW_THR_INT_POL_LOW_DISABLED VALUE 0x0
  LOW_THR_INT_POL_LOW_ENABLED VALUE 0x1
 HIGH_THR_INT_HIGH BIT[3]
  HIGH_THR_INT_POL_LOW_DISABLED VALUE 0x0
  HIGH_THR_INT_POL_LOW_ENABLED VALUE 0x1
 CONV_SEQ_TIMEOUT_INT_HIGH BIT[2]
  CONV_SEQ_TIMEOUT_INT_POL_LOW_DISABLED VALUE 0x0
  CONV_SEQ_TIMEOUT_INT_POL_LOW_ENABLED VALUE 0x1
 FIFO_NOT_EMPTY_INT_HIGH BIT[1]
  FIFO_NOT_EMPTY_INT_POL_LOW_DISABLED VALUE 0x0
  FIFO_NOT_EMPTY_INT_POL_LOW_ENABLED VALUE 0x1
 EOC_INT_HIGH BIT[0]
  EOC_INT_POL_LOW_DISABLED VALUE 0x0
  EOC_INT_POL_LOW_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
 LOW_THR_INT_HIGH BIT[4]
  LOW_THR_INT_POL_LOW_DISABLED VALUE 0x0
  LOW_THR_INT_POL_LOW_ENABLED VALUE 0x1
 HIGH_THR_INT_HIGH BIT[3]
  HIGH_THR_INT_POL_LOW_DISABLED VALUE 0x0
  HIGH_THR_INT_POL_LOW_ENABLED VALUE 0x1
 CONV_SEQ_TIMEOUT_INT_LOW BIT[2]
  CONV_SEQ_TIMEOUT_INT_POL_LOW_DISABLED VALUE 0x0
  CONV_SEQ_TIMEOUT_INT_POL_LOW_ENABLED VALUE 0x1
 FIFO_NOT_EMPTY_INT_LOW BIT[1]
  FIFO_NOT_EMPTY_INT_POL_LOW_DISABLED VALUE 0x0
  FIFO_NOT_EMPTY_INT_POL_LOW_ENABLED VALUE 0x1
 EOC_INT_LOW BIT[0]
  EOC_INT_POL_LOW_DISABLED VALUE 0x0
  EOC_INT_POL_LOW_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 LOW_THR_INT_LATCHED_CLR BIT[4]
 HIGH_THR_INT_LATCHED_CLR BIT[3]
 CONV_SEQ_TIMEOUT_INT_LATCHED_CLR BIT[2]
 FIFO_NOT_EMPTY_INT_LATCHED_CLR BIT[1]
 EOC_INT_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 LOW_THR_INT_EN_SET BIT[4]
  LOW_THR_INT_DISABLED VALUE 0x0
  LOW_THR_INT_ENBLED VALUE 0x1
 HIGH_THR_INT_EN_SET BIT[3]
  HIGH_THR_INT_DISABLED VALUE 0x0
  HIGH_THR_INT_ENBLED VALUE 0x1
 CONV_SEQ_TIMEOUT_INT_EN_SET BIT[2]
  CONV_SEQ_TIMEOUT_INT_DISABLED VALUE 0x0
  CONV_SEQ_TIMEOUT_INT_ENBLED VALUE 0x1
 FIFO_NOT_EMPTY_INT_EN_SET BIT[1]
  FIFO_NOT_EMPTY_INT_DISABLED VALUE 0x0
  FIFO_NOT_EMPTY_INT_ENBLED VALUE 0x1
 EOC_INT_EN_SET BIT[0]
  EOC_INT_DISABLED VALUE 0x0
  EOC_INT_ENBLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 LOW_THR_INT_EN_CLR BIT[4]
  LOW_THR_INT_DISABLED VALUE 0x0
  LOW_THR_INT_ENBLED VALUE 0x1
 HIGH_THR_INT_EN_CLR BIT[3]
  HIGH_THR_INT_DISABLED VALUE 0x0
  HIGH_THR_INT_ENBLED VALUE 0x1
 CONV_SEQ_TIMEOUT_INT_EN_CLR BIT[2]
  CONV_SEQ_TIMEOUT_INT_DISABLED VALUE 0x0
  CONV_SEQ_TIMEOUT_INT_ENBLED VALUE 0x1
 FIFO_NOT_EMPTY_INT_EN_CLR BIT[1]
  FIFO_NOT_EMPTY_INT_DISABLED VALUE 0x0
  FIFO_NOT_EMPTY_INT_ENBLED VALUE 0x1
 EOC_INT_EN_CLR BIT[0]
  EOC_INT_DISABLED VALUE 0x0
  EOC_INT_ENBLED VALUE 0x1

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 LOW_THR_INT_LATCHED_STS BIT[4]
  LOW_THR_INT_LATCHED_FALSE VALUE 0x0
  LOW_THR_INT_LATCHED_TRUE VALUE 0x1
 HIGH_THR_INT_LATCHED_STS BIT[3]
  HIGH_THR_INT_LATCHED_FALSE VALUE 0x0
  HIGH_THR_INT_LATCHED_TRUE VALUE 0x1
 CONV_SEQ_TIMEOUT_INT_LATCHED_STS BIT[2]
  CONV_SEQ_TIMEOUT_INT_LATCHED_FALSE VALUE 0x0
  CONV_SEQ_TIMEOUT_INT_LATCHED_TRUE VALUE 0x1
 FIFO_NOT_EMPTY_INT_LATCHED_STS BIT[1]
  FIFO_NOT_EMPTY_INT_LATCHED_FALSE VALUE 0x0
  FIFO_NOT_EMPTY_INT_LATCHED_TRUE VALUE 0x1
 EOC_INT_LATCHED_STS BIT[0]
  EOC_INT_LATCHED_FALSE VALUE 0x0
  EOC_INT_LATCHED_TRUE VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 LOW_THR_INT_PENDING_STS BIT[4]
  LOW_THR_INT_PENDING_FALSE VALUE 0x0
  LOW_THR_INT_PENDING_TRUE VALUE 0x1
 HIGH_THR_INT_PENDING_STS BIT[3]
  HIGH_THR_INT_PENDING_FALSE VALUE 0x0
  HIGH_THR_INT_PENDING_TRUE VALUE 0x1
 CONV_SEQ_TIMEOUT_INT_PENDING_STS BIT[2]
  CONV_SEQ_TIMEOUT_INT_PENDING_FALSE VALUE 0x0
  CONV_SEQ_TIMEOUT_INT_PENDING_TRUE VALUE 0x1
 FIFO_NOT_EMPTY_INT_PENDING_STS BIT[1]
  FIFO_NOT_EMPTY_INT_PENDING_FALSE VALUE 0x0
  FIFO_NOT_EMPTY_INT_PENDING_TRUE VALUE 0x1
 EOC_INT_PENDING_STS BIT[0]
  EOC_INT_PENDING_FALSE VALUE 0x0
  EOC_INT_PENDING_TRUE VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]
  SR VALUE 0x0
  A VALUE 0x1

MODE_CTL ADDRESS 0x0040 RW
MODE_CTL RESET_VALUE 0x03
 OP_MODE BIT[4:3]
  NORM_MODE VALUE 0x0
  CONV_SEQ_MODE VALUE 0x1
  MEAS_INT_MODE VALUE 0x2
 VREF_XO_THM_FORCE BIT[2]
  VREF_XO_THM_FORCE_FALSE VALUE 0x0
  VREF_XO_THM_FORCE_TRUE VALUE 0x1
 AMUX_TRIM_EN BIT[1]
  AMUX_TRIM_DISABLED VALUE 0x0
  AMUX_TRIM_ENABLED VALUE 0x1
 ADC_TRIM_EN BIT[0]
  ADC_TRIM_DISABLED VALUE 0x0
  ADC_TRIM_ENABLED VALUE 0x1

MULTI_MEAS_EN ADDRESS 0x0041 RW
MULTI_MEAS_EN RESET_VALUE 0x01
 M1_MEAS_EN BIT[1]
  M1_MEAS_DISABLE VALUE 0x0
  M1_MEAS_ENABLE VALUE 0x1
 M0_MEAS_EN BIT[0]
  M0_MEAS_DISABLE VALUE 0x0
  M0_MEAS_ENABLE VALUE 0x1

LOW_THR_INT_EN ADDRESS 0x0042 RW
LOW_THR_INT_EN RESET_VALUE 0x01
 M1_LOW_THR_INT_EN BIT[1]
  M1_LOW_THR_INT_DISABLED VALUE 0x0
  M1_LOW_THR_INT_ENABLED VALUE 0x1
 M0_LOW_THR_INT_EN BIT[0]
  M0_LOW_THR_INT_DISABLED VALUE 0x0
  M0_LOW_THR_INT_ENABLED VALUE 0x1

HIGH_THR_INT_EN ADDRESS 0x0043 RW
HIGH_THR_INT_EN RESET_VALUE 0x01
 M1_HIGH_THR_INT_EN BIT[1]
  M1_HIGH_THR_INT_DISABLED VALUE 0x0
  M1_HIGH_THR_INT_ENABLED VALUE 0x1
 M0_HIGH_THR_INT_EN BIT[0]
  M0_HIGH_THR_INT_DISABLED VALUE 0x0
  M0_HIGH_THR_INT_ENABLED VALUE 0x1

EN_CTL1 ADDRESS 0x0046 RW
EN_CTL1 RESET_VALUE 0x00
 ADC_EN BIT[7]
  ADC_DISABLED VALUE 0x0
  ADC_ENABLED VALUE 0x1

M0_ADC_CH_SEL_CTL ADDRESS 0x0048 RW
M0_ADC_CH_SEL_CTL RESET_VALUE 0xFF
 ADC_CH_SEL BIT[7:0]

ADC_DIG_PARAM ADDRESS 0x0050 RW
ADC_DIG_PARAM RESET_VALUE 0x04
 DEC_RATIO_SEL BIT[3:2]
  DECI_512 VALUE 0x0
  DECI_1K VALUE 0x1
  DECI_2K VALUE 0x2
  DECI_4K VALUE 0x3
 CLK_SEL BIT[1:0]
  CLK_SEL_2P4MHZ VALUE 0x0
  CLK_SEL_4P8MHZ VALUE 0x1
  CLK_SEL_9P6MHZ VALUE 0x2
  CLK_SEL_19P2MHZ VALUE 0x3

HW_SETTLE_DELAY ADDRESS 0x0051 RW
HW_SETTLE_DELAY RESET_VALUE 0x00
 HW_SETTLE_DELAY BIT[3:0]
  HW_SETTLE_DELAY_0US VALUE 0x0
  HW_SETTLE_DELAY_100US VALUE 0x1
  HW_SETTLE_DELAY_200US VALUE 0x2
  HW_SETTLE_DELAY_300US VALUE 0x3
  HW_SETTLE_DELAY_400US VALUE 0x4
  HW_SETTLE_DELAY_500US VALUE 0x5
  HW_SETTLE_DELAY_600US VALUE 0x6
  HW_SETTLE_DELAY_700US VALUE 0x7
  HW_SETTLE_DELAY_800US VALUE 0x8
  HW_SETTLE_DELAY_900US VALUE 0x9
  HW_SETTLE_DELAY_1MS VALUE 0xA
  HW_SETTLE_DELAY_2MS VALUE 0xB
  HW_SETTLE_DELAY_4MS VALUE 0xC
  HW_SETTLE_DELAY_6MS VALUE 0xD
  HW_SETTLE_DELAY_8MS VALUE 0xE
  HW_SETTLE_DELAY_10MS VALUE 0xF

CONV_REQ ADDRESS 0x0052 W
CONV_REQ RESET_VALUE 0x00
 REQ BIT[7]
  CONV_REQ_FALSE VALUE 0x0
  CONV_REQ_TRUE VALUE 0x1

CONV_SEQ_CTL ADDRESS 0x0054 RW
CONV_SEQ_CTL RESET_VALUE 0x45
 CONV_SEQ_HOLDOFF BIT[7:4]
  SEQ_HOLD_25US VALUE 0x0
  SEQ_HOLD_50US VALUE 0x1
  SEQ_HOLD_75US VALUE 0x2
  SEQ_HOLD_100US VALUE 0x3
  SEQ_HOLD_125US VALUE 0x4
  SEQ_HOLD_150US VALUE 0x5
  SEQ_HOLD_175US VALUE 0x6
  SEQ_HOLD_200US VALUE 0x7
  SEQ_HOLD_225US VALUE 0x8
  SEQ_HOLD_250US VALUE 0x9
  SEQ_HOLD_275US VALUE 0xA
  SEQ_HOLD_300US VALUE 0xB
  SEQ_HOLD_325US VALUE 0xC
  SEQ_HOLD_350US VALUE 0xD
  SEQ_HOLD_375US VALUE 0xE
  SEQ_HOLD_400US VALUE 0xF
 CONV_SEQ_TIMEOUT BIT[3:0]
  SEQ_TIMEOUT_0MS VALUE 0x0
  SEQ_TIMEOUT_1MS VALUE 0x1
  SEQ_TIMEOUT_2MS VALUE 0x2
  SEQ_TIMEOUT_3MS VALUE 0x3
  SEQ_TIMEOUT_4MS VALUE 0x4
  SEQ_TIMEOUT_5MS VALUE 0x5
  SEQ_TIMEOUT_6MS VALUE 0x6
  SEQ_TIMEOUT_7MS VALUE 0x7
  SEQ_TIMEOUT_8MS VALUE 0x8
  SEQ_TIMEOUT_9MS VALUE 0x9
  SEQ_TIMEOUT_10MS VALUE 0xA
  SEQ_TIMEOUT_11MS VALUE 0xB
  SEQ_TIMEOUT_12MS VALUE 0xC
  SEQ_TIMEOUT_13MS VALUE 0xD
  SEQ_TIMEOUT_14MS VALUE 0xE
  SEQ_TIMEOUT_15MS VALUE 0xF

CONV_SEQ_TRIG_CTL ADDRESS 0x0055 RW
CONV_SEQ_TRIG_CTL RESET_VALUE 0x00
 CONV_SEQ_TRIG_COND BIT[7]
  FALLING_EDGE VALUE 0x0
  RISING_EDGE VALUE 0x1
 CONV_SEQ_TRIG_SEL BIT[1:0]
  ADC_TRIG0 VALUE 0x0
  ADC_TRIG1 VALUE 0x1
  ADC_TRIG2 VALUE 0x2
  ADC_TRIG3 VALUE 0x3

MEAS_INTERVAL_CTL ADDRESS 0x0057 RW
MEAS_INTERVAL_CTL RESET_VALUE 0x00
 MEAS_INTERVAL_TIME1 BIT[3:0]
  MEAS_INTERVAL1_0MS VALUE 0x0
  MEAS_INTERVAL1_1P0MS VALUE 0x1
  MEAS_INTERVAL1_2P0MS VALUE 0x2
  MEAS_INTERVAL1_3P9MS VALUE 0x3
  MEAS_INTERVAL1_7P8MS VALUE 0x4
  MEAS_INTERVAL1_15P6MS VALUE 0x5
  MEAS_INTERVAL1_31P3MS VALUE 0x6
  MEAS_INTERVAL1_62P5MS VALUE 0x7
  MEAS_INTERVAL1_125MS VALUE 0x8
  MEAS_INTERVAL1_250MS VALUE 0x9
  MEAS_INTERVAL1_500MS VALUE 0xA
  MEAS_INTERVAL1_1S VALUE 0xB
  MEAS_INTERVAL1_2S VALUE 0xC
  MEAS_INTERVAL1_4S VALUE 0xD
  MEAS_INTERVAL1_8S VALUE 0xE
  MEAS_INTERVAL1_16S VALUE 0xF

MEAS_INTERVAL_CTL2 ADDRESS 0x0058 RW
MEAS_INTERVAL_CTL2 RESET_VALUE 0x00
 MEAS_INTERVAL_TIME2 BIT[7:4]
  MEAS_INTERVAL2_0MS VALUE 0x0
  MEAS_INTERVAL2_100MS VALUE 0x1
  MEAS_INTERVAL2_200MS VALUE 0x2
  MEAS_INTERVAL2_300MS VALUE 0x3
  MEAS_INTERVAL2_400MS VALUE 0x4
  MEAS_INTERVAL2_500MS VALUE 0x5
  MEAS_INTERVAL2_600MS VALUE 0x6
  MEAS_INTERVAL2_700MS VALUE 0x7
  MEAS_INTERVAL2_800MS VALUE 0x8
  MEAS_INTERVAL2_900MS VALUE 0x9
  MEAS_INTERVAL2_1000MS VALUE 0xA
  MEAS_INTERVAL2_1100MS VALUE 0xB
  MEAS_INTERVAL2_1200MS VALUE 0xC
  MEAS_INTERVAL2_1300MS VALUE 0xD
  MEAS_INTERVAL2_1400MS VALUE 0xE
  MEAS_INTERVAL2_1500MS VALUE 0xF
 MEAS_INTERVAL_TIME3 BIT[3:0]
  MEAS_INTERVAL3_0S VALUE 0x0
  MEAS_INTERVAL3_1S VALUE 0x1
  MEAS_INTERVAL3_2S VALUE 0x2
  MEAS_INTERVAL3_3S VALUE 0x3
  MEAS_INTERVAL3_4S VALUE 0x4
  MEAS_INTERVAL3_5S VALUE 0x5
  MEAS_INTERVAL3_6S VALUE 0x6
  MEAS_INTERVAL3_7S VALUE 0x7
  MEAS_INTERVAL3_8S VALUE 0x8
  MEAS_INTERVAL3_9S VALUE 0x9
  MEAS_INTERVAL3_10S VALUE 0xA
  MEAS_INTERVAL3_11S VALUE 0xB
  MEAS_INTERVAL3_12S VALUE 0xC
  MEAS_INTERVAL3_13S VALUE 0xD
  MEAS_INTERVAL3_14S VALUE 0xE
  MEAS_INTERVAL3_15S VALUE 0xF

MEAS_INTERVAL_OP_CTL ADDRESS 0x0059 RW
MEAS_INTERVAL_OP_CTL RESET_VALUE 0x00
 MEAS_INTERVAL_OP BIT[7]
  INTERVAL_MODE_DISABLED VALUE 0x0
  INTERVAL_MODE_ENABLED VALUE 0x1
 M0_MEAS_INTERVAL_TIME BIT[1:0]
  M0_USING_TIMER1 VALUE 0x0
  M0_USING_TIMER2 VALUE 0x1
  M0_USING_TIMER3 VALUE 0x2

FAST_AVG_CTL ADDRESS 0x005A RW
FAST_AVG_CTL RESET_VALUE 0x00
 FAST_AVG_SAMPLES BIT[3:0]
  AVG_1_SAMPLE VALUE 0x0
  AVG_2_SAMPLES VALUE 0x1
  AVG_4_SAMPLES VALUE 0x2
  AVG_8_SAMPLES VALUE 0x3
  AVG_16_SAMPLES VALUE 0x4
  AVG_32_SAMPLES VALUE 0x5
  AVG_64_SAMPLES VALUE 0x6
  AVG_128_SAMPLES VALUE 0x7
  AVG_256_SAMPLES VALUE 0x8
  AVG_512_SAMPLES VALUE 0x9

FAST_AVG_EN ADDRESS 0x005B RW
FAST_AVG_EN RESET_VALUE 0x00
 FAST_AVG_EN BIT[7]
  FAST_AVG_DISABLED VALUE 0x0
  FAST_AVG_ENABLED VALUE 0x1

M0_LOW_THR0 ADDRESS 0x005C RW
M0_LOW_THR0 RESET_VALUE 0x00
 LOW_THR_7_0 BIT[7:0]

M0_LOW_THR1 ADDRESS 0x005D RW
M0_LOW_THR1 RESET_VALUE 0x00
 LOW_THR_15_8 BIT[7:0]

M0_HIGH_THR0 ADDRESS 0x005E RW
M0_HIGH_THR0 RESET_VALUE 0xFF
 HIGH_THR_7_0 BIT[7:0]

M0_HIGH_THR1 ADDRESS 0x005F RW
M0_HIGH_THR1 RESET_VALUE 0xFF
 HIGH_THR_15_8 BIT[7:0]

M0_DATA0 ADDRESS 0x0060 R
M0_DATA0 RESET_VALUE 0x00
 DATA_7_0 BIT[7:0]

M0_DATA1 ADDRESS 0x0061 R
M0_DATA1 RESET_VALUE 0x00
 DATA_15_8 BIT[7:0]

M1_ADC_CH_SEL_CTL ADDRESS 0x0068 RW
M1_ADC_CH_SEL_CTL RESET_VALUE 0x00
 ADC_CH_SEL BIT[7:0]

M1_LOW_THR0 ADDRESS 0x0069 RW
M1_LOW_THR0 RESET_VALUE 0x00
 LOW_THR_7_0 BIT[7:0]

M1_LOW_THR1 ADDRESS 0x006A RW
M1_LOW_THR1 RESET_VALUE 0x00
 LOW_THR_15_8 BIT[7:0]

M1_HIGH_THR0 ADDRESS 0x006B RW
M1_HIGH_THR0 RESET_VALUE 0xFF
 HIGH_THR_7_0 BIT[7:0]

M1_HIGH_THR1 ADDRESS 0x006C RW
M1_HIGH_THR1 RESET_VALUE 0xFF
 HIGH_THR_15_8 BIT[7:0]

M1_MEAS_INTERVAL_CTL ADDRESS 0x006D RW
M1_MEAS_INTERVAL_CTL RESET_VALUE 0x00
 M1_MEAS_INTERVAL_TIME BIT[1:0]
  M1_USING_TIMER1 VALUE 0x0
  M1_USING_TIMER2 VALUE 0x1
  M1_USING_TIMER3 VALUE 0x2

M1_DATA0 ADDRESS 0x00A0 R
M1_DATA0 RESET_VALUE 0x00
 DATA_7_0 BIT[7:0]

M1_DATA1 ADDRESS 0x00A1 R
M1_DATA1 RESET_VALUE 0x00
 DATA_15_8 BIT[7:0]

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
 ENABLE_PRESET BIT[0]
  MODULE_DIS_AFTER_WARM_SOFT_RESET VALUE 0x0
  MODULE_EN_AFTER_WARM_SOFT_RESET VALUE 0x1

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  FOLLOW_GLOBAL_SOFT_RESET_FALSE VALUE 0x0
  FOLLOW_GLOBAL_SOFT_RESET_TRUE VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
  FOLLOW_OTST2_RB_FALSE VALUE 0x0
  FOLLOW_OTST2_RB_TRUE VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  FOLLOW_WARM_RB_FALSE VALUE 0x0
  FOLLOW_WARM_RB_TRUE VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  FOLLOW_SHUTDOWN1_RB_FALSE VALUE 0x0
  FOLLOW_SHUTDOWN1_RB_TRUE VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  FOLLOW_SHUTDOWN2_RB_FALSE VALUE 0x0
  FOLLOW_SHUTDOWN2_RB_TRUE VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  LOCAL_SOFT_RESET_FALSE VALUE 0x0
  LOCAL_SOFT_RESET_TRUE VALUE 0x1

INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
 INT_TEST_MODE_EN BIT[7]
  INT_TEST_MODE_FALSE VALUE 0x0
  INT_TEST_MODE_TRUE VALUE 0x1

INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
 LOW_THR_INT_TEST_VAL BIT[4]
  LOW_THR_INT_TEST_FALSE VALUE 0x0
  LOW_THR_INT_TEST_TRUE VALUE 0x1
 HIGH_THR_INT_TEST_VAL BIT[3]
  HIGH_THR_INT_TEST_FALSE VALUE 0x0
  HIGH_THR_INT_TEST_TRUE VALUE 0x1
 CONV_SEQ_TIMEOUT_INT_TEST_VAL BIT[2]
  CONV_SEQ_TIMEOUT_TEST_FALSE VALUE 0x0
  CONV_SEQ_TIMEOUT_TEST_TRUE VALUE 0x1
 FIFO_NOT_EMPTY_INT_TEST_VAL BIT[1]
  FIFO_NOT_EMPTY_TEST_FALSE VALUE 0x0
  FIFO_NOT_EMPTY_TEST_TRUE VALUE 0x1
 EOC_INT_TEST_VAL BIT[0]
  EOC_TEST_FALSE VALUE 0x0
  EOC_TEST_TRUE VALUE 0x1

TEST1 ADDRESS 0x00E2 RW
TEST1 RESET_VALUE 0x00
 SEL_FSM BIT[7:4]
  REQUEST0_FSM VALUE 0x0
  REQUEST1_FSM VALUE 0x1
  REQUEST2_FSM VALUE 0x2
  REQUEST3_FSM VALUE 0x3
  REQUEST4_FSM VALUE 0x4
  REQUEST5_FSM VALUE 0x5
  REQUEST6_FSM VALUE 0x6
  REQUEST7_FSM VALUE 0x7
  SAMPLE_COUNT0_LSB VALUE 0x8
  SAMPLE_COUNT1_LSB VALUE 0x9
  SAMPLE_COUNT2_LSB VALUE 0xA
  SAMPLE_COUNT3_LSB VALUE 0xB
  SAMPLE_COUNT4_LSB VALUE 0xC
  SAMPLE_COUNT5_LSB VALUE 0xD
  SAMPLE_COUNT6_LSB VALUE 0xE
  SAMPLE_COUNT7_LSB VALUE 0xF
 DTEST BIT[3:0]

VADC4_LC_VBAT_BASE BASE 0x00003500 vadc4_lc_vbataddr 31:0

 vadc4_lc_vbat MODULE OFFSET=VADC4_LC_VBAT_BASE+0x00000000 MAX=VADC4_LC_VBAT_BASE+0x000000FF APRE=VADC4_LC_VBAT_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM8950.VADC4_LC_VBAT_BASE.VADC4_LC_VBAT
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x04
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x08
 TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x0C
 SUBTYPE BIT[7:0]

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0x01
 OP_MODE BIT[4:3]
  NORM_MODE VALUE 0x0
  CONV_SEQ_MODE VALUE 0x1
  MEAS_INT_MODE VALUE 0x2
 MEAS_INTERVAL_EN_STS BIT[2]
  INTERVAL_MODE_DISABLED VALUE 0x0
  INTERVAL_MODE_ENABLED VALUE 0x1
 REQ_STS BIT[1]
  REQ_NOT_IN_PROGRESS VALUE 0x0
  REQ_IN_PROGRESS VALUE 0x1
 EOC BIT[0]
  CONV_NOT_COMPLETE VALUE 0x0
  CONV_COMPLETE VALUE 0x1

STATUS2 ADDRESS 0x0009 R
STATUS2 RESET_VALUE 0x00
 CONV_SEQ_STATE BIT[7:3]
  IDLE_S VALUE 0x00
  WAIT_TRIG_S VALUE 0x01
  WAIT_HOLDOFF_S VALUE 0x02
  CLEAR_ACC_S VALUE 0x03
  STORE_REQ_S VALUE 0x04
  WAIT_ADC_EOC_S VALUE 0x05
  GEN_IRQ_S VALUE 0x06
  IDLE_D VALUE 0x07
  WAIT_TRIG_D VALUE 0x08
  WAIT_HOLDOFF_D VALUE 0x09
  CLEAR_ACC_D VALUE 0x0A
  STORE_WRITE_POINTERS VALUE 0x0B
  COMPARE_RW_POINTERS VALUE 0x0C
  STORE_REQ_D VALUE 0x0D
  WAIT_ADC_EOC_D VALUE 0x0E
  GEN_IRQ_D VALUE 0x0F
 FIFO_NOT_EMPTY_FLAG BIT[1]
  FIFO_EMPTY_WHEN_REQ_MADE VALUE 0x0
  FIFO_NOT_EMPTY_WHEN_REQ_MADE VALUE 0x1
 CONV_SEQ_TIMEOUT_STS BIT[0]
  CONV_SEQ_TIMEOUT_FALSE VALUE 0x0
  CONV_SEQ_TIMEOUT_TRUE VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
 MIN_LOW_THR_INT_RT_STS BIT[5]
  MIN_LOW_THR_INT_FALSE VALUE 0x0
  MIN_LOW_THR_INT_TRUE VALUE 0x1
 LOW_THR_INT_RT_STS BIT[4]
  LOW_THR_INT_FALSE VALUE 0x0
  LOW_THR_INT_TRUE VALUE 0x1
 HIGH_THR_INT_RT_STS BIT[3]
  HIGH_THR_INT_FALSE VALUE 0x0
  HIGH_THR_INT_TRUE VALUE 0x1
 CONV_SEQ_TIMEOUT_INT_RT_STS BIT[2]
  CONV_SEQ_TIMEOUT_FALSE VALUE 0x0
  CONV_SEQ_TIMEOUT_TRUE VALUE 0x1
 FIFO_NOT_EMPTY_INT_RT_STS BIT[1]
  FIFO_NOT_EMPTY_INT_FALSE VALUE 0x0
  FIFO_EMPTY_INT_TRUE VALUE 0x1
 EOC_INT_RT_STS BIT[0]
  CONV_COMPLETE_INT_FALSE VALUE 0x0
  CONV_COMPLETE_INT_TRUE VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
 MIN_LOW_THR_INT_SET_TYPE BIT[5]
  MIN_LOW_THR_INT_LEVEL VALUE 0x0
  MIN_LOW_THR_INT_EDGE VALUE 0x1
 LOW_THR_INT_SET_TYPE BIT[4]
  LOW_THR_INT_LEVEL VALUE 0x0
  LOW_THR_INT_EDGE VALUE 0x1
 HIGH_THR_INT_SET_TYPE BIT[3]
  HIGH_THR_INT_LEVEL VALUE 0x0
  HIGH_THR_INT_EDGE VALUE 0x1
 CONV_SEQ_TIMEOUT_INT_SET_TYPE BIT[2]
  CONV_SEQ_TIMEOUT_LEVEL VALUE 0x0
  CONV_SEQ_TIMEOUT_EDGE VALUE 0x1
 FIFO_NOT_EMPTY_INT_SET_TYPE BIT[1]
  FIFO_NOT_EMPTY_LEVEL VALUE 0x0
  FIFO_NOT_EMPTY_EDGE VALUE 0x1
 EOC_SET_INT_TYPE BIT[0]
  EOC_LEVEL VALUE 0x0
  EOC_EDGE VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 MIN_LOW_THR_INT_HIGH BIT[5]
  MIN_LOW_THR_INT_POL_HIGH_DISABLED VALUE 0x0
  MIN_LOW_THR_INT_POL_HIGH_ENABLED VALUE 0x1
 LOW_THR_INT_HIGH BIT[4]
  LOW_THR_INT_POL_HIGH_DISABLED VALUE 0x0
  LOW_THR_INT_POL_HIGH_ENABLED VALUE 0x1
 HIGH_THR_INT_HIGH BIT[3]
  HIGH_THR_INT_POL_HIGH_DISABLED VALUE 0x0
  HIGH_THR_INT_POL_HIGH_ENABLED VALUE 0x1
 CONV_SEQ_TIMEOUT_INT_HIGH BIT[2]
  CONV_SEQ_TIMEOUT_INT_POL_HIGH_DISABLED VALUE 0x0
  CONV_SEQ_TIMEOUT_INT_POL_HIGH_ENABLED VALUE 0x1
 FIFO_NOT_EMPTY_INT_HIGH BIT[1]
  FIFO_NOT_EMPTY_INT_POL_HIGH_DISABLED VALUE 0x0
  FIFO_NOT_EMPTY_INT_POL_HIGH_ENABLED VALUE 0x1
 EOC_INT_HIGH BIT[0]
  EOC_INT_POL_HIGH_DISABLED VALUE 0x0
  EOC_INT_POL_HIGH_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
 MIN_LOW_THR_INT_HIGH BIT[5]
  MIN_LOW_THR_INT_POL_LOW_DISABLED VALUE 0x0
  MIN_LOW_THR_INT_POL_LOW_ENABLED VALUE 0x1
 LOW_THR_INT_HIGH BIT[4]
  LOW_THR_INT_POL_LOW_DISABLED VALUE 0x0
  LOW_THR_INT_POL_LOW_ENABLED VALUE 0x1
 HIGH_THR_INT_HIGH BIT[3]
  HIGH_THR_INT_POL_LOW_DISABLED VALUE 0x0
  HIGH_THR_INT_POL_LOW_ENABLED VALUE 0x1
 CONV_SEQ_TIMEOUT_INT_LOW BIT[2]
  CONV_SEQ_TIMEOUT_INT_POL_LOW_DISABLED VALUE 0x0
  CONV_SEQ_TIMEOUT_INT_POL_LOW_ENABLED VALUE 0x1
 FIFO_NOT_EMPTY_INT_LOW BIT[1]
  FIFO_NOT_EMPTY_INT_POL_LOW_DISABLED VALUE 0x0
  FIFO_NOT_EMPTY_INT_POL_LOW_ENABLED VALUE 0x1
 EOC_INT_LOW BIT[0]
  EOC_INT_POL_LOW_DISABLED VALUE 0x0
  EOC_INT_POL_LOW_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 MIN_LOW_THR_INT_LATCHED_CLR BIT[5]
 LOW_THR_INT_LATCHED_CLR BIT[4]
 HIGH_THR_INT_LATCHED_CLR BIT[3]
 CONV_SEQ_TIMEOUT_INT_LATCHED_CLR BIT[2]
 FIFO_NOT_EMPTY_INT_LATCHED_CLR BIT[1]
 EOC_INT_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 MIN_LOW_THR_INT_EN_SET BIT[5]
  MIN_LOW_THR_INT_DISABLED VALUE 0x0
  MIN_LOW_THR_INT_ENBLED VALUE 0x1
 LOW_THR_INT_EN_SET BIT[4]
  LOW_THR_INT_DISABLED VALUE 0x0
  LOW_THR_INT_ENBLED VALUE 0x1
 HIGH_THR_INT_EN_SET BIT[3]
  HIGH_THR_INT_DISABLED VALUE 0x0
  HIGH_THR_INT_ENBLED VALUE 0x1
 CONV_SEQ_TIMEOUT_INT_EN_SET BIT[2]
  CONV_SEQ_TIMEOUT_INT_DISABLED VALUE 0x0
  CONV_SEQ_TIMEOUT_INT_ENBLED VALUE 0x1
 FIFO_NOT_EMPTY_INT_EN_SET BIT[1]
  FIFO_NOT_EMPTY_INT_DISABLED VALUE 0x0
  FIFO_NOT_EMPTY_INT_ENBLED VALUE 0x1
 EOC_INT_EN_SET BIT[0]
  EOC_INT_DISABLED VALUE 0x0
  EOC_INT_ENBLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 MIN_LOW_THR_INT_EN_CLR BIT[5]
  MIN_LOW_THR_INT_DISABLED VALUE 0x0
  MIN_LOW_THR_INT_ENBLED VALUE 0x1
 LOW_THR_INT_EN_CLR BIT[4]
  LOW_THR_INT_DISABLED VALUE 0x0
  LOW_THR_INT_ENBLED VALUE 0x1
 HIGH_THR_INT_EN_CLR BIT[3]
  HIGH_THR_INT_DISABLED VALUE 0x0
  HIGH_THR_INT_ENBLED VALUE 0x1
 CONV_SEQ_TIMEOUT_INT_EN_CLR BIT[2]
  CONV_SEQ_TIMEOUT_INT_DISABLED VALUE 0x0
  CONV_SEQ_TIMEOUT_INT_ENBLED VALUE 0x1
 FIFO_NOT_EMPTY_INT_EN_CLR BIT[1]
  FIFO_NOT_EMPTY_INT_DISABLED VALUE 0x0
  FIFO_NOT_EMPTY_INT_ENBLED VALUE 0x1
 EOC_INT_EN_CLR BIT[0]
  EOC_INT_DISABLED VALUE 0x0
  EOC_INT_ENBLED VALUE 0x1

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 MIN_LOW_THR_INT_LATCHED_STS BIT[5]
  MIN_LOW_THR_INT_LATCHED_FALSE VALUE 0x0
  MIN_LOW_THR_INT_LATCHED_TRUE VALUE 0x1
 LOW_THR_INT_LATCHED_STS BIT[4]
  LOW_THR_INT_LATCHED_FALSE VALUE 0x0
  LOW_THR_INT_LATCHED_TRUE VALUE 0x1
 HIGH_THR_INT_LATCHED_STS BIT[3]
  HIGH_THR_INT_LATCHED_FALSE VALUE 0x0
  HIGH_THR_INT_LATCHED_TRUE VALUE 0x1
 CONV_SEQ_TIMEOUT_INT_LATCHED_STS BIT[2]
  CONV_SEQ_TIMEOUT_INT_LATCHED_FALSE VALUE 0x0
  CONV_SEQ_TIMEOUT_INT_LATCHED_TRUE VALUE 0x1
 FIFO_NOT_EMPTY_INT_LATCHED_STS BIT[1]
  FIFO_NOT_EMPTY_INT_LATCHED_FALSE VALUE 0x0
  FIFO_NOT_EMPTY_INT_LATCHED_TRUE VALUE 0x1
 EOC_INT_LATCHED_STS BIT[0]
  EOC_INT_LATCHED_FALSE VALUE 0x0
  EOC_INT_LATCHED_TRUE VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 MIN_LOW_THR_INT_PENDING_STS BIT[5]
  MIN_LOW_THR_INT_PENDING_FALSE VALUE 0x0
  MIN_LOW_THR_INT_PENDING_TRUE VALUE 0x1
 LOW_THR_INT_PENDING_STS BIT[4]
  LOW_THR_INT_PENDING_FALSE VALUE 0x0
  LOW_THR_INT_PENDING_TRUE VALUE 0x1
 HIGH_THR_INT_PENDING_STS BIT[3]
  HIGH_THR_INT_PENDING_FALSE VALUE 0x0
  HIGH_THR_INT_PENDING_TRUE VALUE 0x1
 CONV_SEQ_TIMEOUT_INT_PENDING_STS BIT[2]
  CONV_SEQ_TIMEOUT_INT_PENDING_FALSE VALUE 0x0
  CONV_SEQ_TIMEOUT_INT_PENDING_TRUE VALUE 0x1
 FIFO_NOT_EMPTY_INT_PENDING_STS BIT[1]
  FIFO_NOT_EMPTY_INT_PENDING_FALSE VALUE 0x0
  FIFO_NOT_EMPTY_INT_PENDING_TRUE VALUE 0x1
 EOC_INT_PENDING_STS BIT[0]
  EOC_INT_PENDING_FALSE VALUE 0x0
  EOC_INT_PENDING_TRUE VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]
  SR VALUE 0x0
  A VALUE 0x1

MODE_CTL ADDRESS 0x0040 RW
MODE_CTL RESET_VALUE 0x03
 OP_MODE BIT[4:3]
  NORM_MODE VALUE 0x0
  CONV_SEQ_MODE VALUE 0x1
  MEAS_INT_MODE VALUE 0x2
 VREF_XO_THM_FORCE BIT[2]
  VREF_XO_THM_FORCE_FALSE VALUE 0x0
  VREF_XO_THM_FORCE_TRUE VALUE 0x1
 AMUX_TRIM_EN BIT[1]
  AMUX_TRIM_DISABLED VALUE 0x0
  AMUX_TRIM_ENABLED VALUE 0x1
 ADC_TRIM_EN BIT[0]
  ADC_TRIM_DISABLED VALUE 0x0
  ADC_TRIM_ENABLED VALUE 0x1

EN_CTL1 ADDRESS 0x0046 RW
EN_CTL1 RESET_VALUE 0x00
 ADC_EN BIT[7]
  ADC_DISABLED VALUE 0x0
  ADC_ENABLED VALUE 0x1

ADC_CH_SEL_CTL ADDRESS 0x0048 RW
ADC_CH_SEL_CTL RESET_VALUE 0x06
 ADC_CH_SEL BIT[7:0]

ADC_DIG_PARAM ADDRESS 0x0050 RW
ADC_DIG_PARAM RESET_VALUE 0x04
 DEC_RATIO_SEL BIT[3:2]
  DECI_512 VALUE 0x0
  DECI_1K VALUE 0x1
  DECI_2K VALUE 0x2
  DECI_4K VALUE 0x3
 CLK_SEL BIT[1:0]
  CLK_SEL_2P4MHZ VALUE 0x0
  CLK_SEL_4P8MHZ VALUE 0x1
  CLK_SEL_9P6MHZ VALUE 0x2
  CLK_SEL_19P2MHZ VALUE 0x3

HW_SETTLE_DELAY ADDRESS 0x0051 RW
HW_SETTLE_DELAY RESET_VALUE 0x00
 HW_SETTLE_DELAY BIT[3:0]
  HW_SETTLE_DELAY_0US VALUE 0x0
  HW_SETTLE_DELAY_100US VALUE 0x1
  HW_SETTLE_DELAY_200US VALUE 0x2
  HW_SETTLE_DELAY_300US VALUE 0x3
  HW_SETTLE_DELAY_400US VALUE 0x4
  HW_SETTLE_DELAY_500US VALUE 0x5
  HW_SETTLE_DELAY_600US VALUE 0x6
  HW_SETTLE_DELAY_700US VALUE 0x7
  HW_SETTLE_DELAY_800US VALUE 0x8
  HW_SETTLE_DELAY_900US VALUE 0x9
  HW_SETTLE_DELAY_1MS VALUE 0xA
  HW_SETTLE_DELAY_2MS VALUE 0xB
  HW_SETTLE_DELAY_4MS VALUE 0xC
  HW_SETTLE_DELAY_6MS VALUE 0xD
  HW_SETTLE_DELAY_8MS VALUE 0xE
  HW_SETTLE_DELAY_10MS VALUE 0xF

CONV_REQ ADDRESS 0x0052 W
CONV_REQ RESET_VALUE 0x00
 REQ BIT[7]
  CONV_REQ_FALSE VALUE 0x0
  CONV_REQ_TRUE VALUE 0x1

CONV_SEQ_CTL ADDRESS 0x0054 RW
CONV_SEQ_CTL RESET_VALUE 0x45
 CONV_SEQ_HOLDOFF BIT[7:4]
  SEQ_HOLD_25US VALUE 0x0
  SEQ_HOLD_50US VALUE 0x1
  SEQ_HOLD_75US VALUE 0x2
  SEQ_HOLD_100US VALUE 0x3
  SEQ_HOLD_125US VALUE 0x4
  SEQ_HOLD_150US VALUE 0x5
  SEQ_HOLD_175US VALUE 0x6
  SEQ_HOLD_200US VALUE 0x7
  SEQ_HOLD_225US VALUE 0x8
  SEQ_HOLD_250US VALUE 0x9
  SEQ_HOLD_275US VALUE 0xA
  SEQ_HOLD_300US VALUE 0xB
  SEQ_HOLD_325US VALUE 0xC
  SEQ_HOLD_350US VALUE 0xD
  SEQ_HOLD_375US VALUE 0xE
  SEQ_HOLD_400US VALUE 0xF
 CONV_SEQ_TIMEOUT BIT[3:0]
  SEQ_TIMEOUT_0MS VALUE 0x0
  SEQ_TIMEOUT_1MS VALUE 0x1
  SEQ_TIMEOUT_2MS VALUE 0x2
  SEQ_TIMEOUT_3MS VALUE 0x3
  SEQ_TIMEOUT_4MS VALUE 0x4
  SEQ_TIMEOUT_5MS VALUE 0x5
  SEQ_TIMEOUT_6MS VALUE 0x6
  SEQ_TIMEOUT_7MS VALUE 0x7
  SEQ_TIMEOUT_8MS VALUE 0x8
  SEQ_TIMEOUT_9MS VALUE 0x9
  SEQ_TIMEOUT_10MS VALUE 0xA
  SEQ_TIMEOUT_11MS VALUE 0xB
  SEQ_TIMEOUT_12MS VALUE 0xC
  SEQ_TIMEOUT_13MS VALUE 0xD
  SEQ_TIMEOUT_14MS VALUE 0xE
  SEQ_TIMEOUT_15MS VALUE 0xF

CONV_SEQ_TRIG_CTL ADDRESS 0x0055 RW
CONV_SEQ_TRIG_CTL RESET_VALUE 0x00
 CONV_SEQ_TRIG_COND BIT[7]
  FALLING_EDGE VALUE 0x0
  RISING_EDGE VALUE 0x1
 CONV_SEQ_TRIG_SEL BIT[1:0]
  ADC_TRIG0 VALUE 0x0
  ADC_TRIG1 VALUE 0x1
  ADC_TRIG2 VALUE 0x2
  ADC_TRIG3 VALUE 0x3

MEAS_INTERVAL_CTL ADDRESS 0x0057 RW
MEAS_INTERVAL_CTL RESET_VALUE 0x00
 MEAS_INTERVAL_TIME BIT[3:0]
  MEAS_INTERVAL_0MS VALUE 0x0
  MEAS_INTERVAL_1P0MS VALUE 0x1
  MEAS_INTERVAL_2P0MS VALUE 0x2
  MEAS_INTERVAL_3P9MS VALUE 0x3
  MEAS_INTERVAL_7P8MS VALUE 0x4
  MEAS_INTERVAL_15P6MS VALUE 0x5
  MEAS_INTERVAL_31P3MS VALUE 0x6
  MEAS_INTERVAL_62P5MS VALUE 0x7
  MEAS_INTERVAL_125MS VALUE 0x8
  MEAS_INTERVAL_250MS VALUE 0x9
  MEAS_INTERVAL_500MS VALUE 0xA
  MEAS_INTERVAL_1S VALUE 0xB
  MEAS_INTERVAL_2S VALUE 0xC
  MEAS_INTERVAL_4S VALUE 0xD
  MEAS_INTERVAL_8S VALUE 0xE
  MEAS_INTERVAL_16S VALUE 0xF

MEAS_INTERVAL_OP_CTL ADDRESS 0x0059 RW
MEAS_INTERVAL_OP_CTL RESET_VALUE 0x00
 MEAS_INTERVAL_OP BIT[7]
  INTERVAL_MODE_DISABLED VALUE 0x0
  INTERVAL_MODE_ENABLED VALUE 0x1

FAST_AVG_CTL ADDRESS 0x005A RW
FAST_AVG_CTL RESET_VALUE 0x00
 FAST_AVG_SAMPLES BIT[3:0]
  AVG_1_SAMPLE VALUE 0x0
  AVG_2_SAMPLES VALUE 0x1
  AVG_4_SAMPLES VALUE 0x2
  AVG_8_SAMPLES VALUE 0x3
  AVG_16_SAMPLES VALUE 0x4
  AVG_32_SAMPLES VALUE 0x5
  AVG_64_SAMPLES VALUE 0x6
  AVG_128_SAMPLES VALUE 0x7
  AVG_256_SAMPLES VALUE 0x8
  AVG_512_SAMPLES VALUE 0x9

FAST_AVG_EN ADDRESS 0x005B RW
FAST_AVG_EN RESET_VALUE 0x00
 FAST_AVG_EN BIT[7]
  FAST_AVG_DISABLED VALUE 0x0
  FAST_AVG_ENABLED VALUE 0x1

LOW_THR0 ADDRESS 0x005C RW
LOW_THR0 RESET_VALUE 0x00
 LOW_THR_7_0 BIT[7:0]

LOW_THR1 ADDRESS 0x005D RW
LOW_THR1 RESET_VALUE 0x00
 LOW_THR_15_8 BIT[7:0]

HIGH_THR0 ADDRESS 0x005E RW
HIGH_THR0 RESET_VALUE 0xFF
 HIGH_THR_7_0 BIT[7:0]

HIGH_THR1 ADDRESS 0x005F RW
HIGH_THR1 RESET_VALUE 0xFF
 HIGH_THR_15_8 BIT[7:0]

DATA0 ADDRESS 0x0060 R
DATA0 RESET_VALUE 0xXX
 DATA_7_0 BIT[7:0]

DATA1 ADDRESS 0x0061 R
DATA1 RESET_VALUE 0xXX
 DATA_15_8 BIT[7:0]

MIN_LOW_THR0 ADDRESS 0x0062 RW
MIN_LOW_THR0 RESET_VALUE 0x00
 MIN_LOW_THR_7_0 BIT[7:0]

MIN_LOW_THR1 ADDRESS 0x0063 RW
MIN_LOW_THR1 RESET_VALUE 0x00
 MIN_LOW_THR_15_8 BIT[7:0]

MIN_DATA0 ADDRESS 0x0066 R
MIN_DATA0 RESET_VALUE 0xXX
 MIN_DATA_7_0 BIT[7:0]

MIN_DATA1 ADDRESS 0x0067 R
MIN_DATA1 RESET_VALUE 0xXX
 MIN_DATA_15_8 BIT[7:0]

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
 ENABLE_PRESET BIT[0]
  MODULE_DIS_AFTER_WARM_SOFT_RESET VALUE 0x0
  MODULE_EN_AFTER_WARM_SOFT_RESET VALUE 0x1

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  FOLLOW_GLOBAL_SOFT_RESET_FALSE VALUE 0x0
  FOLLOW_GLOBAL_SOFT_RESET_TRUE VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
  FOLLOW_OTST2_RB_FALSE VALUE 0x0
  FOLLOW_OTST2_RB_TRUE VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  FOLLOW_WARM_RB_FALSE VALUE 0x0
  FOLLOW_WARM_RB_TRUE VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  FOLLOW_SHUTDOWN1_RB_FALSE VALUE 0x0
  FOLLOW_SHUTDOWN1_RB_TRUE VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  FOLLOW_SHUTDOWN2_RB_FALSE VALUE 0x0
  FOLLOW_SHUTDOWN2_RB_TRUE VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  LOCAL_SOFT_RESET_FALSE VALUE 0x0
  LOCAL_SOFT_RESET_TRUE VALUE 0x1

INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
 INT_TEST_MODE_EN BIT[7]
  INT_TEST_MODE_FALSE VALUE 0x0
  INT_TEST_MODE_TRUE VALUE 0x1

INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
 MIN_LOW_THR_INT_TEST_VAL BIT[5]
  MIN_LOW_THR_INT_TEST_FALSE VALUE 0x0
  MIN_LOW_THR_INT_TEST_TRUE VALUE 0x1
 LOW_THR_INT_TEST_VAL BIT[4]
  LOW_THR_INT_TEST_FALSE VALUE 0x0
  LOW_THR_INT_TEST_TRUE VALUE 0x1
 HIGH_THR_INT_TEST_VAL BIT[3]
  HIGH_THR_INT_TEST_FALSE VALUE 0x0
  HIGH_THR_INT_TEST_TRUE VALUE 0x1
 CONV_SEQ_TIMEOUT_INT_TEST_VAL BIT[2]
  CONV_SEQ_TIMEOUT_TEST_FALSE VALUE 0x0
  CONV_SEQ_TIMEOUT_TEST_TRUE VALUE 0x1
 FIFO_NOT_EMPTY_INT_TEST_VAL BIT[1]
  FIFO_NOT_EMPTY_TEST_FALSE VALUE 0x0
  FIFO_NOT_EMPTY_TEST_TRUE VALUE 0x1
 EOC_INT_TEST_VAL BIT[0]
  EOC_TEST_FALSE VALUE 0x0
  EOC_TEST_TRUE VALUE 0x1

TEST6_DTEST ADDRESS 0x00E7 RW
TEST6_DTEST RESET_VALUE 0x00
 SEL_FSM BIT[5:4]
  REQUEST_FSM VALUE 0x0
  VADC_CONVERSION_FSM VALUE 0x1
  SAMPLE_COUNT_LSB VALUE 0x2
  SAMPLE_COUNT_MSB VALUE 0x3

XO_BASE BASE 0x00005000 xoaddr 31:0

 xo MODULE OFFSET=XO_BASE+0x00000000 MAX=XO_BASE+0x000000FF APRE=XO_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM8950.XO_BASE.XO
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x02
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x01
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x01
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x06
 TYPE BIT[7:0]
  CLOCK VALUE 0x06

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x01
 SUBTYPE BIT[7:0]
  XO_CORE VALUE 0x01

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0x00
 XO19M2_OK BIT[7]
  XO19M_OFF VALUE 0x0
  XO19M_ON VALUE 0x1
 SLEEP_B BIT[6]
  PMIC_HW_SLEEP VALUE 0x0
  PMIC_HW_AWAKE VALUE 0x1

VOLTAGE_CTL1 ADDRESS 0x0040 RW
VOLTAGE_CTL1 RESET_VALUE 0x00
 MUX_CTL BIT[1:0]
  AUTO VALUE 0x0
  VREG_XO VALUE 0x1
  VREG_SMPS VALUE 0x2
  XVDD VALUE 0x3

MODE_CTL1 ADDRESS 0x0044 RW
MODE_CTL1 RESET_VALUE 0x00
 RF_PREBUFF_CORNER BIT[1]
  LOW_CORNER VALUE 0x0
  HIGH_CORNER VALUE 0x1
 RF_PREBUFF_MODE BIT[0]
  NPM VALUE 0x0
  HPM VALUE 0x1

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
 XO_EN BIT[7]
  XO19M_NOT_FORCED VALUE 0x0
  XO19M_FORCED_ON VALUE 0x1

XO_TIMER1 ADDRESS 0x004C RW
XO_TIMER1 RESET_VALUE 0x0C
 XO_TIMER_LSB BIT[7:0]

XO_TIMER2 ADDRESS 0x004D RW
XO_TIMER2 RESET_VALUE 0x02
 XO_TIMER_MSB BIT[2:0]

XO_STEPPER ADDRESS 0x005A RW
XO_STEPPER RESET_VALUE 0x00
 XO_SS_DELAY_EN BIT[7]
  XO_FASTSTART_DIS VALUE 0x0
  XO_FAST_START_EN VALUE 0x1
 XO_SS_DELAY BIT[3:0]

XO_ADJ_FINE ADDRESS 0x005C RW
XO_ADJ_FINE RESET_VALUE 0x00
 XO_ADJUST_CAP BIT[5:0]

XO_ADJ_COARSE ADDRESS 0x005B RW
XO_ADJ_COARSE RESET_VALUE 0x00
 XO_FIXED_CAP_EN1 BIT[7]
  FIX_CAP1_DIS VALUE 0x0
  FIX_CAP1_EN VALUE 0x1
 XO_FIXED_CAP_EN2 BIT[6]
  FIX_CAP2_DIS VALUE 0x0
  FIX_CAP2_EN VALUE 0x1

XO_CTL ADDRESS 0x005E RW
XO_CTL RESET_VALUE 0x32
 ICTL_MIS4 BIT[7]
  XO_BIAS3_DIS VALUE 0x0
  XO_BIAS3_EN VALUE 0x1
 ICTL_MIS3 BIT[6]
  XO_BIAS2_DIS VALUE 0x0
  XO_BIAS2_EN VALUE 0x1
 ICTL_MIS2 BIT[5]
  XO_BIAS2_DIS VALUE 0x0
  XO_BIAS2_EN VALUE 0x1
 ICTL_MIS1 BIT[4]
  XO_BIAS2_DIS VALUE 0x0
  XO_BIAS2_EN VALUE 0x1
 ICTL_SLP BIT[3]
  XO_BIAS1_DIS VALUE 0x0
  XO_BIAS1_EN VALUE 0x1
 SS_RATE BIT[1:0]
  TCXO_DIV_8 VALUE 0x0
  TCXO_DIV_16 VALUE 0x1
  TCXO_DIV_128 VALUE 0x2
  TCXO_DIV_256 VALUE 0x3

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  NO_RESET VALUE 0x0
  LOCAL_SOFT_RESET VALUE 0x1

TEST1 ADDRESS 0x00E2 RW
TEST1 RESET_VALUE 0x00
 DTEST1_SEL BIT[7:5]
  HIZ VALUE 0x0
  XO19M VALUE 0x1
  OUTBUG_EN VALUE 0x2
  OUTBUFF_EN_DLY VALUE 0x3
  STEPPER_DONE VALUE 0x4
  SLEEP_B VALUE 0x5
 XO_AGC_TEST_EN BIT[4]
  ATEST1_HI_Z VALUE 0x0
  XO_AGC_ON_ATEST VALUE 0x1
 ADJ_CODE_TEST BIT[3]
  GRAY_CODE VALUE 0x0
  BINARY_CODE VALUE 0x1
 SS_RESET BIT[2]
  NORMAL VALUE 0x0
  RESET_STEPPER VALUE 0x1
 RF_PREBUF_FOLLOW_BB BIT[1]
  RFPREBUFF_NOT_FOLLOW_BB VALUE 0x0
  RFPREBUFF_FOLLOW_BB VALUE 0x1

TEST2 ADDRESS 0x00E4 RW
TEST2 RESET_VALUE 0x00
 RF_DIV2_EN BIT[7]
  RF_DIV2_DIS VALUE 0x0
  RF_DIV2_EN VALUE 0x1
 RF_OUT_DTEST BIT[6]
  DRIVE_RF_NORMAL VALUE 0x0
  DRIVE_RF_FROM_DTEST2 VALUE 0x1
 RF_OUT_TEST BIT[5:4]
  RF_NORMAL VALUE 0x0
  DISABLED VALUE 0x1
 XO_38P4_MODE_EN BIT[3]
  XO_19P2_MODE VALUE 0x0
  XO_38P4_MODE VALUE 0x1
 BB_OUT_DTEST BIT[2]
  DRIVE_BB_NORMAL VALUE 0x0
  DRIVE_BB_FROM_DTEST2 VALUE 0x1
 BB_OUT_TEST BIT[1:0]
  BB_NORMAL VALUE 0x0
  DISABLED VALUE 0x1

BB_CLK1_BASE BASE 0x00005100 bb_clk1addr 31:0

 bb_clk1 MODULE OFFSET=BB_CLK1_BASE+0x00000000 MAX=BB_CLK1_BASE+0x000000FF APRE=BB_CLK1_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM8950.BB_CLK1_BASE.BB_CLK1
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x01
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x06
 TYPE BIT[7:0]
  CLOCK VALUE 0x06

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x08
 SUBTYPE BIT[7:0]
  BB_CLK VALUE 0x08

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0x00
 CLK_OK BIT[7]
  BBCLK_OFF VALUE 0x0
  BBCLK_ON VALUE 0x1

EDGE_CTL1 ADDRESS 0x0043 RW
EDGE_CTL1 RESET_VALUE 0x06
 OUT_EDGE BIT[3:0]

DRV_CTL1 ADDRESS 0x0044 RW
DRV_CTL1 RESET_VALUE 0x02
 OUT_DRV BIT[1:0]
  ONE_X VALUE 0x0
  TWO_X VALUE 0x1
  THREE_X VALUE 0x2
  FOUR_X VALUE 0x3

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
 CLK_EN BIT[7]
  BBCLK_NOT_FORCE VALUE 0x0
  BBCLK_FORCE_EN VALUE 0x1
 PC_POLARITY BIT[1]
  POS_PINCONTROL_POLARITY VALUE 0x0
  NEG_PINCONTROL_POLARITY VALUE 0x1
 FOLLOW_PC_EN BIT[0]
  NOT_FOLLOW_PIN VALUE 0x0
  FOLLOW_PIN VALUE 0x1

PD_CTL ADDRESS 0x0048 RW
PD_CTL RESET_VALUE 0x80
 PD_EN BIT[7]
  PULLDN_DIS VALUE 0x0
  PULLDN_EN VALUE 0x1

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
 ENABLE_PRESET BIT[0]
  PRESET_DISABLE VALUE 0x0
  PRESET_ENABLE VALUE 0x1

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  NO_RESET VALUE 0x0
  LOCAL_SOFT_RESET VALUE 0x1

BB_CLK2_BASE BASE 0x00005200 bb_clk2addr 31:0

 bb_clk2 MODULE OFFSET=BB_CLK2_BASE+0x00000000 MAX=BB_CLK2_BASE+0x000000FF APRE=BB_CLK2_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM8950.BB_CLK2_BASE.BB_CLK2
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x01
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x06
 TYPE BIT[7:0]
  CLOCK VALUE 0x06

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x08
 SUBTYPE BIT[7:0]
  BB_CLK VALUE 0x08

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0x00
 CLK_OK BIT[7]
  BBCLK_OFF VALUE 0x0
  BBCLK_ON VALUE 0x1

EDGE_CTL1 ADDRESS 0x0043 RW
EDGE_CTL1 RESET_VALUE 0x06
 OUT_EDGE BIT[3:0]

DRV_CTL1 ADDRESS 0x0044 RW
DRV_CTL1 RESET_VALUE 0x02
 OUT_DRV BIT[1:0]
  ONE_X VALUE 0x0
  TWO_X VALUE 0x1
  THREE_X VALUE 0x2
  FOUR_X VALUE 0x3

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
 CLK_EN BIT[7]
  BBCLK_NOT_FORCE VALUE 0x0
  BBCLK_FORCE_EN VALUE 0x1
 PC_POLARITY BIT[1]
  POS_PINCONTROL_POLARITY VALUE 0x0
  NEG_PINCONTROL_POLARITY VALUE 0x1
 FOLLOW_PC_EN BIT[0]
  NOT_FOLLOW_PIN VALUE 0x0
  FOLLOW_PIN VALUE 0x1

PD_CTL ADDRESS 0x0048 RW
PD_CTL RESET_VALUE 0x80
 PD_EN BIT[7]
  PULLDN_DIS VALUE 0x0
  PULLDN_EN VALUE 0x1

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
 ENABLE_PRESET BIT[0]
  PRESET_DISABLE VALUE 0x0
  PRESET_ENABLE VALUE 0x1

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  NO_RESET VALUE 0x0
  LOCAL_SOFT_RESET VALUE 0x1

RF_CLK1_BASE BASE 0x00005400 rf_clk1addr 31:0

 rf_clk1 MODULE OFFSET=RF_CLK1_BASE+0x00000000 MAX=RF_CLK1_BASE+0x000000FF APRE=RF_CLK1_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM8950.RF_CLK1_BASE.RF_CLK1
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x01
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x06
 TYPE BIT[7:0]
  CLOCK VALUE 0x06

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x09
 SUBTYPE BIT[7:0]
  RF_CLK VALUE 0x09

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0x00
 CLK_OK BIT[7]
  RFCLK_OFF VALUE 0x0
  RFCLK_ON VALUE 0x1

EDGE_CTL1 ADDRESS 0x0043 RW
EDGE_CTL1 RESET_VALUE 0x0F
 OUT_EDGE BIT[3:0]

DRV_CTL1 ADDRESS 0x0044 RW
DRV_CTL1 RESET_VALUE 0x02
 OUT_DRV BIT[1:0]
  ONE_X VALUE 0x0
  TWO_X VALUE 0x1
  THREE_X VALUE 0x2
  FOUR_X VALUE 0x3

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
 CLK_EN BIT[7]
  RFCLK_NOT_FORCE VALUE 0x0
  RFCLK_FORCE_EN VALUE 0x1
 PC_POLARITY BIT[1]
  POS_PINCONTROL_POLARITY VALUE 0x0
  NEG_PINCONTROL_POLARITY VALUE 0x1
 FOLLOW_PC_EN BIT[0]
  NOT_FOLLOW_PIN VALUE 0x0
  FOLLOW_PIN VALUE 0x1

PD_CTL ADDRESS 0x0048 RW
PD_CTL RESET_VALUE 0x00
 PD_EN BIT[7]
  PULLDN_DIS VALUE 0x0
  PULLDN_EN VALUE 0x1

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
 ENABLE_PRESET BIT[0]
  PRESET_DISABLE VALUE 0x0
  PRESET_ENABLE VALUE 0x1

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  NO_RESET VALUE 0x0
  LOCAL_SOFT_RESET VALUE 0x1

RF_CLK2_BASE BASE 0x00005500 rf_clk2addr 31:0

 rf_clk2 MODULE OFFSET=RF_CLK2_BASE+0x00000000 MAX=RF_CLK2_BASE+0x000000FF APRE=RF_CLK2_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM8950.RF_CLK2_BASE.RF_CLK2
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x01
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x06
 TYPE BIT[7:0]
  CLOCK VALUE 0x06

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x09
 SUBTYPE BIT[7:0]
  RF_CLK VALUE 0x09

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0x00
 CLK_OK BIT[7]
  RFCLK_OFF VALUE 0x0
  RFCLK_ON VALUE 0x1

EDGE_CTL1 ADDRESS 0x0043 RW
EDGE_CTL1 RESET_VALUE 0x0F
 OUT_EDGE BIT[3:0]

DRV_CTL1 ADDRESS 0x0044 RW
DRV_CTL1 RESET_VALUE 0x02
 OUT_DRV BIT[1:0]
  ONE_X VALUE 0x0
  TWO_X VALUE 0x1
  THREE_X VALUE 0x2
  FOUR_X VALUE 0x3

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
 CLK_EN BIT[7]
  RFCLK_NOT_FORCE VALUE 0x0
  RFCLK_FORCE_EN VALUE 0x1
 PC_POLARITY BIT[1]
  POS_PINCONTROL_POLARITY VALUE 0x0
  NEG_PINCONTROL_POLARITY VALUE 0x1
 FOLLOW_PC_EN BIT[0]
  NOT_FOLLOW_PIN VALUE 0x0
  FOLLOW_PIN VALUE 0x1

PD_CTL ADDRESS 0x0048 RW
PD_CTL RESET_VALUE 0x00
 PD_EN BIT[7]
  PULLDN_DIS VALUE 0x0
  PULLDN_EN VALUE 0x1

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
 ENABLE_PRESET BIT[0]
  PRESET_DISABLE VALUE 0x0
  PRESET_ENABLE VALUE 0x1

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  NO_RESET VALUE 0x0
  LOCAL_SOFT_RESET VALUE 0x1

LN_BB_CLK_BASE BASE 0x00005800 ln_bb_clkaddr 31:0

 ln_bb_clk MODULE OFFSET=LN_BB_CLK_BASE+0x00000000 MAX=LN_BB_CLK_BASE+0x000000FF APRE=LN_BB_CLK_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM8950.LN_BB_CLK_BASE.LN_BB_CLK
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x01
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x06
 TYPE BIT[7:0]
  CLOCK VALUE 0x06

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x08
 SUBTYPE BIT[7:0]
  BB_CLK VALUE 0x08

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0x00
 CLK_OK BIT[7]
  BBCLK_OFF VALUE 0x0
  BBCLK_ON VALUE 0x1

EDGE_CTL1 ADDRESS 0x0043 RW
EDGE_CTL1 RESET_VALUE 0x06
 OUT_EDGE BIT[3:0]

DRV_CTL1 ADDRESS 0x0044 RW
DRV_CTL1 RESET_VALUE 0x02
 OUT_DRV BIT[1:0]
  ONE_X VALUE 0x0
  TWO_X VALUE 0x1
  THREE_X VALUE 0x2
  FOUR_X VALUE 0x3

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
 CLK_EN BIT[7]
  BBCLK_NOT_FORCE VALUE 0x0
  BBCLK_FORCE_EN VALUE 0x1
 PC_POLARITY BIT[1]
  POS_PINCONTROL_POLARITY VALUE 0x0
  NEG_PINCONTROL_POLARITY VALUE 0x1
 FOLLOW_PC_EN BIT[0]
  NOT_FOLLOW_PIN VALUE 0x0
  FOLLOW_PIN VALUE 0x1

PD_CTL ADDRESS 0x0048 RW
PD_CTL RESET_VALUE 0x80
 PD_EN BIT[7]
  PULLDN_DIS VALUE 0x0
  PULLDN_EN VALUE 0x1

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
 ENABLE_PRESET BIT[0]
  PRESET_DISABLE VALUE 0x0
  PRESET_ENABLE VALUE 0x1

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  NO_RESET VALUE 0x0
  LOCAL_SOFT_RESET VALUE 0x1

CLK_DIST_BASE BASE 0x00005900 clk_distaddr 31:0

 clk_dist MODULE OFFSET=CLK_DIST_BASE+0x00000000 MAX=CLK_DIST_BASE+0x000000FF APRE=CLK_DIST_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM8950.CLK_DIST_BASE.CLK_DIST
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x02
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x01
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x06
 TYPE BIT[7:0]
  CLOCK VALUE 0x06

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x02
 SUBTYPE BIT[7:0]
  CLK_DIST VALUE 0x02

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0x00
 RC19M_OK BIT[7]
  RC_19M_OFF VALUE 0x0
  RC_19M_ON VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
 XO19M2_HALT_DET_RT_STS BIT[0]
  RC_19M_NOT_HALT VALUE 0x0
  RC_19M_HALT VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
 XO19M2_HALT_DET_TYPE BIT[0]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 XO19M2_HALT_DET_HIGH BIT[0]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
 XO19M2_HALT_DET_LOW BIT[0]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 XO19M2_HALT_DET_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 XO19M2_HALT_DET_EN_SET BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 XO19M2_HALT_DET_EN_CLR BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 XO19M2_HALT_DET_LATCHED_STS BIT[0]
  NO_INT_LATCHED VALUE 0x0
  INTERRUPT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 XO19M2_HALT_DET_PENDING_STS BIT[0]
  NO_INT_PENDING VALUE 0x0
  INTERRUPT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]
  MID0 VALUE 0x0
  MID1 VALUE 0x1
  MID2 VALUE 0x2
  MID3 VALUE 0x3

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]
  SR VALUE 0x0
  A VALUE 0x1

CLK_CTL1 ADDRESS 0x0040 RW
CLK_CTL1 RESET_VALUE 0x14
 SMPS_CLK_SEL BIT[5:4]
  SMPS_CLK_XO_OUTBUFF_EN_DLY_AND_19M2_HALT_B VALUE 0x0
  SMPS_CLK_RC_19M VALUE 0x1
  SMPS_CLK_XO_19M VALUE 0x2
  SMPS_CLK_BASE_ON_HALT VALUE 0x3
 GPCLK_19M2_SEL BIT[3:2]
  GP_CLK_XO_OUTBUFF_EN_DLY_AND_19M2_HALT_B VALUE 0x0
  GP_CLK_RC_19M VALUE 0x1
  GP_CLK_XO_19M VALUE 0x2
  GP_CLK_BASE_ON_HALT VALUE 0x3

CLK_CTL2 ADDRESS 0x0041 RW
CLK_CTL2 RESET_VALUE 0x00
 EN_ALT_SC BIT[7]
  ALT_SC_DIVIDER_DIS VALUE 0x0
  ALT_SC_DIVIDER_EN VALUE 0x1
 SEL_ALT_SC BIT[0]
  ALT_SC_OFF VALUE 0x0
  ALT_SC_ON VALUE 0x1

CLK_CTL3 ADDRESS 0x0042 RW
CLK_CTL3 RESET_VALUE 0x00
 SEL_ALT_RTC BIT[0]
  ALT_RTC_OFF VALUE 0x0
  ALT_RTC_ON VALUE 0x1

CLK_CTL4 ADDRESS 0x0043 RW
CLK_CTL4 RESET_VALUE 0x00
 XO32K_CLK_SEL BIT[0]
  CALRC VALUE 0x0
  XO32K_EXT32K VALUE 0x1

HALT_CTL ADDRESS 0x0045 RW
HALT_CTL RESET_VALUE 0x00
 XO19M2_HALT_DET_EN BIT[7]
  XO19M_HALT_DIS VALUE 0x0
  XO19M_HALT_EN VALUE 0x1
 FORCE_XO19M2_OSC_HALT BIT[6]
  FORCE_HALT_DIS VALUE 0x0
  FORCE_HALT_EN VALUE 0x1
 HOLD_XO19M2_OSC_HALT BIT[0]
  DONT_HOLD_HALT_COND VALUE 0x0
  HOLD_HALT_COND VALUE 0x1

RC_CTL ADDRESS 0x0046 RW
RC_CTL RESET_VALUE 0x01
 FORCE_RC19M2_OSC_ON BIT[7]
  RC19M_NOT_FORCED VALUE 0x0
  RC19M_FORCED_ON VALUE 0x1
 RC19M2_OSC_HW_CTL BIT[0]
  RC19M_NOT_FOLLOW_HW_DEMAND VALUE 0x0
  RC19M_FOLLOW_HW_DEMAND VALUE 0x1

PD_CTL ADDRESS 0x0048 RW
PD_CTL RESET_VALUE 0x80
 PD_EN BIT[7]
  HIZ_INPUT VALUE 0x0
  PULLDOWN_INPUT VALUE 0x1

PMIC_SLEEP_CTL ADDRESS 0x004A RW
PMIC_SLEEP_CTL RESET_VALUE 0x01
 FORCE_AWAKE_EN BIT[7]
  NOT_FORCE_AWAKE VALUE 0x0
  FORCE_PMIC_AWAKE VALUE 0x1
 FOLLOW_HW_EN BIT[0]
  PMIC_AWAKE_NOT_FOLLOW_HW VALUE 0x0
  PMIC_AWAKE_FOLLOW_HW VALUE 0x1

SPARE1 ADDRESS 0x0051 RW
SPARE1 RESET_VALUE 0x00
 RFU BIT[7:0]

SPARE2 ADDRESS 0x0052 RW
SPARE2 RESET_VALUE 0x00
 RFU BIT[7:0]

SPARE3 ADDRESS 0x0053 RW
SPARE3 RESET_VALUE 0x00
 RFU BIT[7:0]

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  NO_RESET VALUE 0x0
  LOCAL_SOFT_RESET VALUE 0x1

INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
 INT_TEST_MODE_EN BIT[7]
  INT_TEST_DIS VALUE 0x0
  INT_TEST_EN VALUE 0x1

INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
 XO19M2_HALT_DET_TEST_VAL BIT[0]
  INT_TEST_OUT_0 VALUE 0x0
  INT_TEST_OUT_1 VALUE 0x1

TEST1 ADDRESS 0x00E2 RW
TEST1 RESET_VALUE 0x00
 DTEST_SEL BIT[3:0]
  HIZ VALUE 0x0
  CLK_32K VALUE 0x1
  CLK_1K VALUE 0x2
  ZERO_3 VALUE 0x3
  XO32K VALUE 0x4
  SMPL_OUT VALUE 0x5
  ANA_HALT_32K VALUE 0x6
  LFRC VALUE 0x7
  RC19M VALUE 0x8
  SMPS_CLK VALUE 0x9
  CLK19M VALUE 0xA
  ZERO_11 VALUE 0xB
  ALT_SC VALUE 0xC
  HALT_DET19M VALUE 0xD
  ZERO_14 VALUE 0xE
  ZERO_15 VALUE 0xF

TEST2 ADDRESS 0x00E4 RW
TEST2 RESET_VALUE 0x00
 TESTCLK_SEL BIT[7:6]
  HIZ VALUE 0x0
  CLK19M VALUE 0x1
  DTEST1 VALUE 0x2
  DIV_CLK1 VALUE 0x3
 CLK_32KHZ_SEL BIT[3]
  NORMAL VALUE 0x0
  TEST_CLK_ON_32K VALUE 0x1
 CLK_1KHZ_SEL BIT[2]
  NORMAL VALUE 0x0
  TEST_CLK_ON_1K VALUE 0x1
 SMPS_CLK_SEL BIT[0]
  NORMAL VALUE 0x0
  DTEST1_ON_SMPL VALUE 0x1

TRIM_NUM ADDRESS 0x00F0 R
TRIM_NUM RESET_VALUE 0x02
 TRIM_NUM BIT[7:0]

RC19M2_TRIM ADDRESS 0x00F1 RW
RC19M2_TRIM RESET_VALUE 0x0F
 BCK_RCI BIT[3:2]
 BCK_RCC BIT[1:0]

RCLF_TRIM ADDRESS 0x00F2 RW
RCLF_TRIM RESET_VALUE 0x0F
 RCLF_TRIM BIT[4:0]

SLEEP_CLK1_BASE BASE 0x00005A00 sleep_clk1addr 31:0

 sleep_clk1 MODULE OFFSET=SLEEP_CLK1_BASE+0x00000000 MAX=SLEEP_CLK1_BASE+0x000000FF APRE=SLEEP_CLK1_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM8950.SLEEP_CLK1_BASE.SLEEP_CLK1
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x04
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x01
 DIG_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x06
 TYPE BIT[7:0]
  CLOCK VALUE 0x06

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x0C
 SUBTYPE BIT[7:0]
  SLP_CLK VALUE 0x0C

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0x03
 SLP_CLK_OK BIT[7]
  SLP_CLK_BUFFER_OFF VALUE 0x0
  SLP_CLK_BUFFER_ON VALUE 0x1
 SLP_CLK_SOURCE BIT[2:0]
  XO_32K VALUE 0x0
  EXT_32K VALUE 0x1
  CALRC VALUE 0x2
  LFRC VALUE 0x3
  RC19M_DIV VALUE 0x4
  XO19M_DIV VALUE 0x5
  RESERVED_6 VALUE 0x6
  RESERVED_7 VALUE 0x7

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
 XO32K_HALT_DET_RT_STS BIT[0]
  XO32K_NOT_HALT VALUE 0x0
  XO32K_HALT VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
 XO32K_HALT_DET_TYPE BIT[0]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 XO32K_HALT_DET_HIGH BIT[0]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
 XO32K_HALT_DET_LOW BIT[0]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 XO32K_HALT_DET_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 XO32K_HALT_DET_EN_SET BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 XO32K_HALT_DET_EN_CLR BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 XO32K_HALT_DET_LATCHED_STS BIT[0]
  NO_INT_LATCHED VALUE 0x0
  INTERRUPT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 XO32K_HALT_DET_PENDING_STS BIT[0]
  NO_INT_PENDING VALUE 0x0
  INTERRUPT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]
  MID0 VALUE 0x0
  MID1 VALUE 0x1
  MID2 VALUE 0x2
  MID3 VALUE 0x3

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]
  SR VALUE 0x0
  A VALUE 0x1

DRV_CTL1 ADDRESS 0x0044 RW
DRV_CTL1 RESET_VALUE 0x02
 OUT_DRV BIT[1:0]
  ONE_X VALUE 0x0
  TWO_X VALUE 0x1
  THREE_X VALUE 0x2
  FOUR_X VALUE 0x3

HALT_CTL ADDRESS 0x0045 RW
HALT_CTL RESET_VALUE 0x00
 XO32K_HALT_EN BIT[7]
  XO32K_HALT_DISABLED VALUE 0x0
  XO32K_HALT_EN VALUE 0x1
 FORCE_XO32K_OSC_HALT BIT[6]
  XO32K_HALT_NOT_FORCED VALUE 0x0
  XO32K_HALT_FORCED VALUE 0x1

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
 SLP_CLK_PAD_EN BIT[7]
  SLP_CLK_BUF_DISABLED VALUE 0x0
  SLP_CLK_BUF_ENABLED VALUE 0x1

SMPL_CTL1 ADDRESS 0x0048 RW
SMPL_CTL1 RESET_VALUE 0x00
 SMPL_EN BIT[7]
  SMPL_DISABLE VALUE 0x0
  SMPL_ENABLED VALUE 0x1
 SMPL_DELAY BIT[1:0]
  HALF_SEC VALUE 0x0
  ONE_SEC VALUE 0x1
  ONEANDHALF_SEC VALUE 0x2
  TWO_SEC VALUE 0x3

SLPSRC_CTL1 ADDRESS 0x0049 RW
SLPSRC_CTL1 RESET_VALUE 0x00
 XO32K_EN BIT[7]
  XO32K_DISABLED VALUE 0x0
  XO32K_ENABLED VALUE 0x1
 XO32K_OSC_SEL2I BIT[0]
  NORMAL_CURRENT VALUE 0x0
  MORE_CURRENT VALUE 0x1

LFRC_CTL ADDRESS 0x0057 RW
LFRC_CTL RESET_VALUE 0x00
 CLKS_XVDD_BLEED BIT[7:5]
  NA_0 VALUE 0x0
  NA_200 VALUE 0x1
  NA_600 VALUE 0x3
  NA_1600 VALUE 0x7

CAL_RC1 ADDRESS 0x0058 RW
CAL_RC1 RESET_VALUE 0xA0
 CAL_FREQ_RTC_DEFAULT BIT[7:4]
  CAL_PER_37MSEC VALUE 0x2
  CAL_PER_75MSEC VALUE 0x3
  CAL_PER_150MSEC VALUE 0x4
  CAL_PER_300MSEC VALUE 0x5
  CAL_PER_612MSEC VALUE 0x6
  CAL_PER_1P25SEC VALUE 0x7
  CAL_PER_2P5SEC VALUE 0x8
  CAL_PER_5SEC VALUE 0x9
  CAL_PER_10SEC VALUE 0xA

CAL_RC2 ADDRESS 0x0059 RW
CAL_RC2 RESET_VALUE 0x0F
 DRIFT_LMT_RTC BIT[3:0]

CAL_RC3 ADDRESS 0x005A RW
CAL_RC3 RESET_VALUE 0x01
 LFRC_DRIFT_DET_EN_BATT BIT[0]
  DRIFT_DET_DISABLED VALUE 0x0
  DRIFT_DET_ENABLED VALUE 0x1

CAL_RC4 ADDRESS 0x005B RW
CAL_RC4 RESET_VALUE 0x00
 CALRC_EN BIT[7]
  CALRC_DISABLED VALUE 0x0
  CALRC_ENABLED VALUE 0x1
 COINCELL_GOOD BIT[6]
  WEAK_COINCAP VALUE 0x0
  STRONG_COINCAP VALUE 0x1
 LFRC_DRIFT_DET_EN_COIN BIT[4]
  DRIFT_DET_DISABLED VALUE 0x0
  DRIFT_DET_ENABLED VALUE 0x1
 CALRC_DTEST_EN BIT[0]
  NORMAL VALUE 0x0
  CALRC_STATE_ON_DTEST VALUE 0x1

CAL_RC5 ADDRESS 0x005C RW
CAL_RC5 RESET_VALUE 0xFF
 MIN_XO_COUNT_LMT BIT[7:4]
 MAX_XO_COUNT_LMT BIT[3:0]

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
 ENABLE_PRESET BIT[0]
  PRESET_DISABLE VALUE 0x0
  PRESET_ENABLE VALUE 0x1

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  NO_RESET VALUE 0x0
  LOCAL_SOFT_RESET VALUE 0x1

PERPH_RESET_CTL5 ADDRESS 0x00DC RW
PERPH_RESET_CTL5 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL6 ADDRESS 0x00DD RW
PERPH_RESET_CTL6 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  NO_RESET VALUE 0x0
  LOCAL_SOFT_RESET VALUE 0x1

INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
 INT_TEST_MODE_EN BIT[7]
  INT_TEST_DIS VALUE 0x0
  INT_TEST_EN VALUE 0x1

INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
 XO32K_HALT_DET_TEST_VAL BIT[0]
  INT_TEST_OUT_0 VALUE 0x0
  INT_TEST_OUT_1 VALUE 0x1

TEST1 ADDRESS 0x00E2 RW
TEST1 RESET_VALUE 0x00
 SMPL_TRIGGER_SEL BIT[5]
  HIZ VALUE 0x0
  CONNECT_TO_DTEST VALUE 0x1
 CXVDD_ATEST_EN BIT[4]
  HIZ VALUE 0x0
  CONNECT_TO_ATEST VALUE 0x1

DIV_CLK1_BASE BASE 0x00005B00 div_clk1addr 31:0

 div_clk1 MODULE OFFSET=DIV_CLK1_BASE+0x00000000 MAX=DIV_CLK1_BASE+0x000000FF APRE=DIV_CLK1_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM8950.DIV_CLK1_BASE.DIV_CLK1
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
 DIG_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x06
 TYPE BIT[7:0]
  CLOCK VALUE 0x06

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x0B
 SUBTYPE BIT[7:0]
  DIV_CLK VALUE 0x0B

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0x00
 DIVCLK_OK BIT[7]
  DIVIDER_OFF VALUE 0x0
  DIVIDER_ON VALUE 0x1

DIV_CTL1 ADDRESS 0x0043 RW
DIV_CTL1 RESET_VALUE 0x00
 DIV_FACTOR BIT[2:0]
  XO_DIV1_0 VALUE 0x0
  XO_DIV1 VALUE 0x1
  XO_DIV2 VALUE 0x2
  XO_DIV4 VALUE 0x3
  XO_DIV8 VALUE 0x4
  XO_DIV16 VALUE 0x5
  XO_DIV32 VALUE 0x6
  XO_DIV64 VALUE 0x7

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
 DIVCLK_EN BIT[7]
  DIVCLK_DIS VALUE 0x0
  DIVCLK_EN VALUE 0x1
 FOLLOW_PC_EN BIT[0]
  NOT_FOLLOW_PIN VALUE 0x0
  FOLLOW_PIN VALUE 0x1

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
 ENABLE_PRESET BIT[0]
  PRESET_DISABLE VALUE 0x0
  PRESET_ENABLE VALUE 0x1

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  NO_RESET VALUE 0x0
  LOCAL_SOFT_RESET VALUE 0x1

DIV_CLK2_BASE BASE 0x00005C00 div_clk2addr 31:0

 div_clk2 MODULE OFFSET=DIV_CLK2_BASE+0x00000000 MAX=DIV_CLK2_BASE+0x000000FF APRE=DIV_CLK2_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM8950.DIV_CLK2_BASE.DIV_CLK2
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
 DIG_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x06
 TYPE BIT[7:0]
  CLOCK VALUE 0x06

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x0B
 SUBTYPE BIT[7:0]
  DIV_CLK VALUE 0x0B

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0x00
 DIVCLK_OK BIT[7]
  DIVIDER_OFF VALUE 0x0
  DIVIDER_ON VALUE 0x1

DIV_CTL1 ADDRESS 0x0043 RW
DIV_CTL1 RESET_VALUE 0x00
 DIV_FACTOR BIT[2:0]
  XO_DIV1_0 VALUE 0x0
  XO_DIV1 VALUE 0x1
  XO_DIV2 VALUE 0x2
  XO_DIV4 VALUE 0x3
  XO_DIV8 VALUE 0x4
  XO_DIV16 VALUE 0x5
  XO_DIV32 VALUE 0x6
  XO_DIV64 VALUE 0x7

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
 DIVCLK_EN BIT[7]
  DIVCLK_DIS VALUE 0x0
  DIVCLK_EN VALUE 0x1
 FOLLOW_PC_EN BIT[0]
  NOT_FOLLOW_PIN VALUE 0x0
  FOLLOW_PIN VALUE 0x1

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
 ENABLE_PRESET BIT[0]
  PRESET_DISABLE VALUE 0x0
  PRESET_ENABLE VALUE 0x1

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  NO_RESET VALUE 0x0
  LOCAL_SOFT_RESET VALUE 0x1

DIV_CLK3_BASE BASE 0x00005D00 div_clk3addr 31:0

 div_clk3 MODULE OFFSET=DIV_CLK3_BASE+0x00000000 MAX=DIV_CLK3_BASE+0x000000FF APRE=DIV_CLK3_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM8950.DIV_CLK3_BASE.DIV_CLK3
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
 DIG_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x06
 TYPE BIT[7:0]
  CLOCK VALUE 0x06

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x0B
 SUBTYPE BIT[7:0]
  DIV_CLK VALUE 0x0B

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0x00
 DIVCLK_OK BIT[7]
  DIVIDER_OFF VALUE 0x0
  DIVIDER_ON VALUE 0x1

DIV_CTL1 ADDRESS 0x0043 RW
DIV_CTL1 RESET_VALUE 0x00
 DIV_FACTOR BIT[2:0]
  XO_DIV1_0 VALUE 0x0
  XO_DIV1 VALUE 0x1
  XO_DIV2 VALUE 0x2
  XO_DIV4 VALUE 0x3
  XO_DIV8 VALUE 0x4
  XO_DIV16 VALUE 0x5
  XO_DIV32 VALUE 0x6
  XO_DIV64 VALUE 0x7

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
 DIVCLK_EN BIT[7]
  DIVCLK_DIS VALUE 0x0
  DIVCLK_EN VALUE 0x1
 FOLLOW_PC_EN BIT[0]
  NOT_FOLLOW_PIN VALUE 0x0
  FOLLOW_PIN VALUE 0x1

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
 ENABLE_PRESET BIT[0]
  PRESET_DISABLE VALUE 0x0
  PRESET_ENABLE VALUE 0x1

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  NO_RESET VALUE 0x0
  LOCAL_SOFT_RESET VALUE 0x1

RTC_RW_BASE BASE 0x00006000 rtc_rwaddr 31:0

 rtc_rw MODULE OFFSET=RTC_RW_BASE+0x00000000 MAX=RTC_RW_BASE+0x000000FF APRE=RTC_RW_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM8950.RTC_RW_BASE.RTC_RW
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
 DIG_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x07
 TYPE BIT[7:0]
  RTC VALUE 0x07

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x01
 SUBTYPE BIT[7:0]
  RTC_RW VALUE 0x01

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0x00
 RTC_OK BIT[7]
  RTC_OFF VALUE 0x0
  RTC_ON VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
 RTC_1HZ BIT[0]
  RTC_1SEC_NOT_EXPIRED VALUE 0x0
  RTC_1SEC_EXPIRED VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
 RTC_1HZ BIT[0]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 RTC_1HZ BIT[0]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
 RTC_1HZ BIT[0]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 RTC_1HZ BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 RTC_1HZ BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 RTC_1HZ BIT[0]

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x0X
 RTC_1HZ BIT[0]
  NO_INT_LATCHED VALUE 0x0
  INTERRUPT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x0X
 RTC_1HZ BIT[0]
  NO_INT_PENDING VALUE 0x0
  INTERRUPT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]
  MID0 VALUE 0x0
  MID1 VALUE 0x1
  MID2 VALUE 0x2
  MID3 VALUE 0x3

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]
  SR VALUE 0x0
  A VALUE 0x1

WDATA0 ADDRESS 0x0040 W
WDATA0 RESET_VALUE 0x00
 RTC_WDATA0 BIT[7:0]

WDATA1 ADDRESS 0x0041 W
WDATA1 RESET_VALUE 0x00
 RTC_WDATA1 BIT[7:0]

WDATA2 ADDRESS 0x0042 W
WDATA2 RESET_VALUE 0x00
 RTC_WDATA2 BIT[7:0]

WDATA3 ADDRESS 0x0043 W
WDATA3 RESET_VALUE 0x00
 RTC_WDATA3 BIT[7:0]

TIME_ADJ ADDRESS 0x0044 RW
TIME_ADJ RESET_VALUE 0x40
 RTC_TIME_ADJ BIT[6:0]

EN_CTL1 ADDRESS 0x0046 RW
EN_CTL1 RESET_VALUE 0x00
 RTC_EN BIT[7]
  RTC_COUNTER_DIS VALUE 0x0
  RTC_COUNTER_EN VALUE 0x1

RDATA0 ADDRESS 0x0048 R
RDATA0 RESET_VALUE 0x00
 RTC_RDATA0 BIT[7:0]

RDATA1 ADDRESS 0x0049 R
RDATA1 RESET_VALUE 0x00
 RTC_RDATA1 BIT[7:0]

RDATA2 ADDRESS 0x004A R
RDATA2 RESET_VALUE 0x00
 RTC_RDATA2 BIT[7:0]

RDATA3 ADDRESS 0x004B R
RDATA3 RESET_VALUE 0x00
 RTC_RDATA3 BIT[7:0]

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
 ENABLE_PRESET BIT[0]
  DEFAULT_DIS VALUE 0x0
  DEFAULT_EN VALUE 0x1

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  NO_RESET VALUE 0x0
  LOCAL_SOFT_RESET VALUE 0x1

INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
 INT_TEST_MODE_EN BIT[7]
  INT_TEST_DIS VALUE 0x0
  INT_TEST_EN VALUE 0x1

INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
 RTC_1HZ_TEST_VAL BIT[0]
  INT_TEST_OUT_0 VALUE 0x0
  INT_TEST_OUT_1 VALUE 0x1

TEST1 ADDRESS 0x00E2 W
TEST1 RESET_VALUE 0x00
 DTEST1 BIT[7]
  NORMAL VALUE 0x0
  RTC_1HZ_ON_DTEST1 VALUE 0x1
 DIV20CLKSEL BIT[6]
  NORMAL VALUE 0x0
  ALT_SLP_ON_DIV20 VALUE 0x1
 DIVSEL BIT[5]
  DIV16384 VALUE 0x0
  DIV20 VALUE 0x1
 BYPASSDIV2 BIT[4]
  DIV2 VALUE 0x0
  BYPASS_DIV2 VALUE 0x1
 DTEST2 BIT[2:0]
  NONE VALUE 0x0
  CLK_1HZ VALUE 0x1
  CLK_1HZ_LATCH VALUE 0x2
  LOAD VALUE 0x3
  ABORT_ALARM VALUE 0x4
  ALARM_INT VALUE 0x5
  RTC_ALARM VALUE 0x6
  ALARM_RST_N VALUE 0x7

RTC_ALARM_BASE BASE 0x00006100 rtc_alarmaddr 31:0

 rtc_alarm MODULE OFFSET=RTC_ALARM_BASE+0x00000000 MAX=RTC_ALARM_BASE+0x000000FF APRE=RTC_ALARM_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM8950.RTC_ALARM_BASE.RTC_ALARM
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x01
 DIG_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x07
 TYPE BIT[7:0]
  RTC VALUE 0x07

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x03
 SUBTYPE BIT[7:0]
  RTC_ALARM VALUE 0x03

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0x00
 RTC_ALARM_OK BIT[7]
  RTC_ALARM_DIS VALUE 0x0
  RTC_ALARM_EN VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
 RTC_ALARM BIT[1]
  RTC_ALARM_NOT_EXPIRED VALUE 0x0
  RTC_ALARM_EXPIRED VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
 RTC_ALARM BIT[1]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 RTC_ALARM BIT[1]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
 RTC_ALARM BIT[1]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 RTC_ALARM BIT[1]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 RTC_ALARM BIT[1]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 RTC_ALARM BIT[1]

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 RTC_ALARM BIT[1]
  NO_INT_LATCHED VALUE 0x0
  INTERRUPT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 RTC_ALARM BIT[1]
  NO_INT_PENDING VALUE 0x0
  INTERRUPT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]
  MID0 VALUE 0x0
  MID1 VALUE 0x1
  MID2 VALUE 0x2
  MID3 VALUE 0x3

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]
  SR VALUE 0x0
  A VALUE 0x1

ALARM_DATA0 ADDRESS 0x0040 RW
ALARM_DATA0 RESET_VALUE 0x00
 RTC_ALARM_DATA0 BIT[7:0]

ALARM_DATA1 ADDRESS 0x0041 RW
ALARM_DATA1 RESET_VALUE 0x00
 RTC_ALARM_DATA1 BIT[7:0]

ALARM_DATA2 ADDRESS 0x0042 RW
ALARM_DATA2 RESET_VALUE 0x00
 RTC_ALARM_DATA2 BIT[7:0]

ALARM_DATA3 ADDRESS 0x0043 RW
ALARM_DATA3 RESET_VALUE 0x00
 RTC_ALARM_DATA3 BIT[7:0]

EN_CTL1 ADDRESS 0x0046 RW
EN_CTL1 RESET_VALUE 0x00
 ALARM_EN BIT[7]
  RTC_ALARM_DIS VALUE 0x0
  RTC_ALARM_EN VALUE 0x1
 ABORT_EN BIT[0]
  RTC_STARTUP_DOESNT_ABORT VALUE 0x0
  RTC_STARTUP_ABORT_EN VALUE 0x1

ALARM_CLR ADDRESS 0x0048 W
ALARM_CLR RESET_VALUE 0x00
 ALARM_CLR BIT[0]

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
 ENABLE_PRESET BIT[0]
  DEFAULT_DIS VALUE 0x0
  DEFAULT_EN VALUE 0x1

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  NO_RESET VALUE 0x0
  LOCAL_SOFT_RESET VALUE 0x1

INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
 INT_TEST_MODE_EN BIT[7]
  INT_TEST_DIS VALUE 0x0
  INT_TEST_EN VALUE 0x1

INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
 RTC_ALARM_TEST_VAL BIT[1]
  INT_TEST_OUT_0 VALUE 0x0
  INT_TEST_OUT_1 VALUE 0x1

RTC_TIMER_BASE BASE 0x00006200 rtc_timeraddr 31:0

 rtc_timer MODULE OFFSET=RTC_TIMER_BASE+0x00000000 MAX=RTC_TIMER_BASE+0x000000FF APRE=RTC_TIMER_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM8950.RTC_TIMER_BASE.RTC_TIMER
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
 DIG_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x07
 TYPE BIT[7:0]
  RTC VALUE 0x07

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x08
 SUBTYPE BIT[7:0]
  TIMER VALUE 0x08

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0x00
 TIMER_OK BIT[7]
  TIMER_OFF VALUE 0x0
  TIMER_ON VALUE 0x1
 TIMER_EXPIRED BIT[0]
  TIMER_NOT_EXPIRED VALUE 0x0
  TIMER_EXPIRED VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
 TIMER_EXPIRED BIT[0]
  TIMER_NOT_EXPIRED VALUE 0x0
  TIMER_EXPIRED VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
 TIMER_EXPIRED BIT[0]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 TIMER_EXPIRED BIT[0]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
 TIMER_EXPIRED BIT[0]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 TIMER_EXPIRED BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 TIMER_EXPIRED BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 TIMER_EXPIRED BIT[0]

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 TIMER_EXPIRED BIT[0]
  NO_INT_LATCHED VALUE 0x0
  INTERRUPT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 TIMER_EXPIRED BIT[0]
  NO_INT_PENDING VALUE 0x0
  INTERRUPT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]
  MID0 VALUE 0x0
  MID1 VALUE 0x1
  MID2 VALUE 0x2
  MID3 VALUE 0x3

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]
  SR VALUE 0x0
  A VALUE 0x1

TIMER_DATA1 ADDRESS 0x0040 RW
TIMER_DATA1 RESET_VALUE 0x00
 TIMER_DATA1 BIT[7:0]

TIMER_DATA2 ADDRESS 0x0042 RW
TIMER_DATA2 RESET_VALUE 0x00
 TIMER_DATA2 BIT[7:0]

TIMER_MODE ADDRESS 0x0045 RW
TIMER_MODE RESET_VALUE 0x00
 CONTINUOUS BIT[0]
  TIMER_STOPS VALUE 0x0
  TIMER_RESTARTS VALUE 0x1

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
 TIMER_EN BIT[7]
  TIMER_DIS VALUE 0x0
  TIMER_EN VALUE 0x1

TIMER_RDATA1 ADDRESS 0x0048 R
TIMER_RDATA1 RESET_VALUE 0x00
 TIMER_RDATA1 BIT[7:0]

TIMER_RDATA2 ADDRESS 0x0049 R
TIMER_RDATA2 RESET_VALUE 0x00
 TIMER_RDATA2 BIT[7:0]

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
 ENABLE_PRESET BIT[0]
  DEFAULT_DIS VALUE 0x0
  DEFAULT_EN VALUE 0x1

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  NO_RESET VALUE 0x0
  LOCAL_SOFT_RESET VALUE 0x1

INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
 INT_TEST_MODE_EN BIT[7]
  INT_TEST_DIS VALUE 0x0
  INT_TEST_EN VALUE 0x1

INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
 TIMER_EXPIRED_TEST_VAL BIT[0]
  INT_TEST_OUT_0 VALUE 0x0
  INT_TEST_OUT_1 VALUE 0x1

PBS_CORE_BASE BASE 0x00007000 pbs_coreaddr 31:0

 pbs_core MODULE OFFSET=PBS_CORE_BASE+0x00000000 MAX=PBS_CORE_BASE+0x000000FF APRE=PBS_CORE_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM8950.PBS_CORE_BASE.PBS_CORE
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x02
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x16
 TYPE BIT[7:0]
  PBS VALUE 0x16

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x01
 SUBTYPE BIT[7:0]
  PBS_CORE VALUE 0x01

SEQ_STATUS0 ADDRESS 0x0008 R
SEQ_STATUS0 RESET_VALUE 0x00
 LAST_SEQ_COMP_STATUS BIT[5:4]
  RESERVED VALUE 0x0
  NORMAL VALUE 0x1
  ERROR VALUE 0x2
  ABORT VALUE 0x3
 LAST_SEQ_COMP BIT[3:0]
  CLIENT_0 VALUE 0x0
  CLIENT_1 VALUE 0x1
  CLIENT_2 VALUE 0x2
  CLIENT_3 VALUE 0x3
  CLIENT_4 VALUE 0x4
  CLIENT_5 VALUE 0x5
  CLIENT_6 VALUE 0x6
  CLIENT_7 VALUE 0x7
  CLIENT_8 VALUE 0x8
  CLIENT_9 VALUE 0x9
  CLIENT_10 VALUE 0xA
  CLIENT_11 VALUE 0xB
  CLIENT_12 VALUE 0xC
  CLIENT_13 VALUE 0xD
  CLIENT_14 VALUE 0xE
  CLIENT_15 VALUE 0xF

SEQ_STATUS3 ADDRESS 0x0009 R
SEQ_STATUS3 RESET_VALUE 0x00
 PBS_MODE_STATUS BIT[0]
  NORMAL_MODE VALUE 0x0
  RIF_MEM_ACCESS_MODE VALUE 0x1

SEQ_PC_STATUS0 ADDRESS 0x000A R
SEQ_PC_STATUS0 RESET_VALUE 0xXX
 PC_LSB BIT[7:0]

SEQ_PC_STATUS1 ADDRESS 0x000B R
SEQ_PC_STATUS1 RESET_VALUE 0xXX
 PC_MSB BIT[7:0]

SEQ_IR_STATUS0 ADDRESS 0x000C R
SEQ_IR_STATUS0 RESET_VALUE 0xXX
 IR_BYTE0 BIT[7:0]

SEQ_IR_STATUS1 ADDRESS 0x000D R
SEQ_IR_STATUS1 RESET_VALUE 0xXX
 IR_BYTE1 BIT[7:0]

SEQ_IR_STATUS2 ADDRESS 0x000E R
SEQ_IR_STATUS2 RESET_VALUE 0xXX
 IR_BYTE2 BIT[7:0]

SEQ_IR_STATUS3 ADDRESS 0x000F R
SEQ_IR_STATUS3 RESET_VALUE 0xXX
 IR_BYTE3 BIT[7:0]

MEM_INTF_CFG ADDRESS 0x0040 RW
MEM_INTF_CFG RESET_VALUE 0x00
 RIF_MEM_ACCESS_EN BIT[7]
  DISABLED VALUE 0x0
  ENABLED VALUE 0x1

MEM_INTF_CTL ADDRESS 0x0041 RW
MEM_INTF_CTL RESET_VALUE 0x00
 BURST BIT[7]
  SINGLE_MODE VALUE 0x0
  BURST_MODE VALUE 0x1
 WR_EN BIT[6]
  READ_ACCESS VALUE 0x0
  WRITE_ACCESS VALUE 0x1

MEM_INTF_ADDR_LSB ADDRESS 0x0042 RW
MEM_INTF_ADDR_LSB RESET_VALUE 0x00
 MEM_INTF_ADDR_LSB BIT[7:0]

MEM_INTF_ADDR_MSB ADDRESS 0x0043 RW
MEM_INTF_ADDR_MSB RESET_VALUE 0x00
 MEM_INTF_ADDR_MSB BIT[7:0]

MEM_INTF_WR_DATA0 ADDRESS 0x0048 RW
MEM_INTF_WR_DATA0 RESET_VALUE 0x00
 MEM_INTF_WR_DATA_0 BIT[7:0]

MEM_INTF_WR_DATA1 ADDRESS 0x0049 RW
MEM_INTF_WR_DATA1 RESET_VALUE 0x00
 MEM_INTF_WR_DATA_1 BIT[7:0]

MEM_INTF_WR_DATA2 ADDRESS 0x004A RW
MEM_INTF_WR_DATA2 RESET_VALUE 0x00
 MEM_INTF_WR_DATA_2 BIT[7:0]

MEM_INTF_WR_DATA3 ADDRESS 0x004B RW
MEM_INTF_WR_DATA3 RESET_VALUE 0x00
 MEM_INTF_WR_DATA_3 BIT[7:0]

MEM_INTF_RD_DATA0 ADDRESS 0x004C R
MEM_INTF_RD_DATA0 RESET_VALUE 0xXX
 MEM_INTF_RD_DATA_0 BIT[7:0]

MEM_INTF_RD_DATA1 ADDRESS 0x004D R
MEM_INTF_RD_DATA1 RESET_VALUE 0xXX
 MEM_INTF_RD_DATA_1 BIT[7:0]

MEM_INTF_RD_DATA2 ADDRESS 0x004E R
MEM_INTF_RD_DATA2 RESET_VALUE 0xXX
 MEM_INTF_RD_DATA_2 BIT[7:0]

MEM_INTF_RD_DATA3 ADDRESS 0x004F R
MEM_INTF_RD_DATA3 RESET_VALUE 0xXX
 MEM_INTF_RD_DATA_3 BIT[7:0]

TRIG0_START_ADDR_LSB ADDRESS 0x0050 RW
TRIG0_START_ADDR_LSB RESET_VALUE 0x00
 SEQ_ADDR_LSB BIT[7:0]

TRIG0_START_ADDR_MSB ADDRESS 0x0051 RW
TRIG0_START_ADDR_MSB RESET_VALUE 0x00
 SEQ_ADDR_MSB BIT[7:0]

TRIG1_START_ADDR_LSB ADDRESS 0x0054 RW
TRIG1_START_ADDR_LSB RESET_VALUE 0x04
 SEQ_ADDR_LSB BIT[7:0]

TRIG1_START_ADDR_MSB ADDRESS 0x0055 RW
TRIG1_START_ADDR_MSB RESET_VALUE 0x00
 SEQ_ADDR_MSB BIT[7:0]

TRIG2_START_ADDR_LSB ADDRESS 0x0058 RW
TRIG2_START_ADDR_LSB RESET_VALUE 0x08
 SEQ_ADDR_LSB BIT[7:0]

TRIG2_START_ADDR_MSB ADDRESS 0x0059 RW
TRIG2_START_ADDR_MSB RESET_VALUE 0x00
 SEQ_ADDR_MSB BIT[7:0]

TRIG3_START_ADDR_LSB ADDRESS 0x005C RW
TRIG3_START_ADDR_LSB RESET_VALUE 0x0C
 SEQ_ADDR_LSB BIT[7:0]

TRIG3_START_ADDR_MSB ADDRESS 0x005D RW
TRIG3_START_ADDR_MSB RESET_VALUE 0x00
 SEQ_ADDR_MSB BIT[7:0]

TRIG4_START_ADDR_LSB ADDRESS 0x0060 RW
TRIG4_START_ADDR_LSB RESET_VALUE 0x10
 SEQ_ADDR_LSB BIT[7:0]

TRIG4_START_ADDR_MSB ADDRESS 0x0061 RW
TRIG4_START_ADDR_MSB RESET_VALUE 0x00
 SEQ_ADDR_MSB BIT[7:0]

TRIG5_START_ADDR_LSB ADDRESS 0x0064 RW
TRIG5_START_ADDR_LSB RESET_VALUE 0x14
 SEQ_ADDR_LSB BIT[7:0]

TRIG5_START_ADDR_MSB ADDRESS 0x0065 RW
TRIG5_START_ADDR_MSB RESET_VALUE 0x00
 SEQ_ADDR_MSB BIT[7:0]

TRIG6_START_ADDR_LSB ADDRESS 0x0068 RW
TRIG6_START_ADDR_LSB RESET_VALUE 0x18
 SEQ_ADDR_LSB BIT[7:0]

TRIG6_START_ADDR_MSB ADDRESS 0x0069 RW
TRIG6_START_ADDR_MSB RESET_VALUE 0x00
 SEQ_ADDR_MSB BIT[7:0]

TRIG7_START_ADDR_LSB ADDRESS 0x006C RW
TRIG7_START_ADDR_LSB RESET_VALUE 0x1C
 SEQ_ADDR_LSB BIT[7:0]

TRIG7_START_ADDR_MSB ADDRESS 0x006D RW
TRIG7_START_ADDR_MSB RESET_VALUE 0x00
 SEQ_ADDR_MSB BIT[7:0]

TRIG8_START_ADDR_LSB ADDRESS 0x0070 RW
TRIG8_START_ADDR_LSB RESET_VALUE 0x20
 SEQ_ADDR_LSB BIT[7:0]

TRIG8_START_ADDR_MSB ADDRESS 0x0071 RW
TRIG8_START_ADDR_MSB RESET_VALUE 0x00
 SEQ_ADDR_MSB BIT[7:0]

TRIG9_START_ADDR_LSB ADDRESS 0x0074 RW
TRIG9_START_ADDR_LSB RESET_VALUE 0x24
 SEQ_ADDR_LSB BIT[7:0]

TRIG9_START_ADDR_MSB ADDRESS 0x0075 RW
TRIG9_START_ADDR_MSB RESET_VALUE 0x00
 SEQ_ADDR_MSB BIT[7:0]

TRIG10_START_ADDR_LSB ADDRESS 0x0078 RW
TRIG10_START_ADDR_LSB RESET_VALUE 0x28
 SEQ_ADDR_LSB BIT[7:0]

TRIG10_START_ADDR_MSB ADDRESS 0x0079 RW
TRIG10_START_ADDR_MSB RESET_VALUE 0x00
 SEQ_ADDR_MSB BIT[7:0]

TRIG11_START_ADDR_LSB ADDRESS 0x007C RW
TRIG11_START_ADDR_LSB RESET_VALUE 0x2C
 SEQ_ADDR_LSB BIT[7:0]

TRIG11_START_ADDR_MSB ADDRESS 0x007D RW
TRIG11_START_ADDR_MSB RESET_VALUE 0x00
 SEQ_ADDR_MSB BIT[7:0]

TRIG12_START_ADDR_LSB ADDRESS 0x0080 RW
TRIG12_START_ADDR_LSB RESET_VALUE 0x30
 SEQ_ADDR_LSB BIT[7:0]

TRIG12_START_ADDR_MSB ADDRESS 0x0081 RW
TRIG12_START_ADDR_MSB RESET_VALUE 0x00
 SEQ_ADDR_MSB BIT[7:0]

TRIG13_START_ADDR_LSB ADDRESS 0x0084 RW
TRIG13_START_ADDR_LSB RESET_VALUE 0x34
 SEQ_ADDR_LSB BIT[7:0]

TRIG13_START_ADDR_MSB ADDRESS 0x0085 RW
TRIG13_START_ADDR_MSB RESET_VALUE 0x00
 SEQ_ADDR_MSB BIT[7:0]

TRIG14_START_ADDR_LSB ADDRESS 0x0088 RW
TRIG14_START_ADDR_LSB RESET_VALUE 0x38
 SEQ_ADDR_LSB BIT[7:0]

TRIG14_START_ADDR_MSB ADDRESS 0x0089 RW
TRIG14_START_ADDR_MSB RESET_VALUE 0x00
 SEQ_ADDR_MSB BIT[7:0]

TRIG15_START_ADDR_LSB ADDRESS 0x008C RW
TRIG15_START_ADDR_LSB RESET_VALUE 0x3C
 SEQ_ADDR_LSB BIT[7:0]

TRIG15_START_ADDR_MSB ADDRESS 0x008D RW
TRIG15_START_ADDR_MSB RESET_VALUE 0x00
 SEQ_ADDR_MSB BIT[7:0]

SEQ_STATUS1 ADDRESS 0x0090 R
SEQ_STATUS1 RESET_VALUE 0x00
 SEQ_IN_SERVICE BIT[7:4]
  CLIENT_0 VALUE 0x0
  CLIENT_1 VALUE 0x1
  CLIENT_2 VALUE 0x2
  CLIENT_3 VALUE 0x3
  CLIENT_4 VALUE 0x4
  CLIENT_5 VALUE 0x5
  CLIENT_6 VALUE 0x6
  CLIENT_7 VALUE 0x7
  CLIENT_8 VALUE 0x8
  CLIENT_9 VALUE 0x9
  CLIENT_10 VALUE 0xA
  CLIENT_11 VALUE 0xB
  CLIENT_12 VALUE 0xC
  CLIENT_13 VALUE 0xD
  CLIENT_14 VALUE 0xE
  CLIENT_15 VALUE 0xF
 LAST_SEQ_NORMAL BIT[3:0]
  CLIENT_0 VALUE 0x0
  CLIENT_1 VALUE 0x1
  CLIENT_2 VALUE 0x2
  CLIENT_3 VALUE 0x3
  CLIENT_4 VALUE 0x4
  CLIENT_5 VALUE 0x5
  CLIENT_6 VALUE 0x6
  CLIENT_7 VALUE 0x7
  CLIENT_8 VALUE 0x8
  CLIENT_9 VALUE 0x9
  CLIENT_10 VALUE 0xA
  CLIENT_11 VALUE 0xB
  CLIENT_12 VALUE 0xC
  CLIENT_13 VALUE 0xD
  CLIENT_14 VALUE 0xE
  CLIENT_15 VALUE 0xF

SEQ_STATUS2 ADDRESS 0x0091 R
SEQ_STATUS2 RESET_VALUE 0x00
 LAST_SEQ_ABORTED BIT[7:4]
  CLIENT_0 VALUE 0x0
  CLIENT_1 VALUE 0x1
  CLIENT_2 VALUE 0x2
  CLIENT_3 VALUE 0x3
  CLIENT_4 VALUE 0x4
  CLIENT_5 VALUE 0x5
  CLIENT_6 VALUE 0x6
  CLIENT_7 VALUE 0x7
  CLIENT_8 VALUE 0x8
  CLIENT_9 VALUE 0x9
  CLIENT_10 VALUE 0xA
  CLIENT_11 VALUE 0xB
  CLIENT_12 VALUE 0xC
  CLIENT_13 VALUE 0xD
  CLIENT_14 VALUE 0xE
  CLIENT_15 VALUE 0xF
 LAST_SEQ_ERROR BIT[3:0]
  CLIENT_0 VALUE 0x0
  CLIENT_1 VALUE 0x1
  CLIENT_2 VALUE 0x2
  CLIENT_3 VALUE 0x3
  CLIENT_4 VALUE 0x4
  CLIENT_5 VALUE 0x5
  CLIENT_6 VALUE 0x6
  CLIENT_7 VALUE 0x7
  CLIENT_8 VALUE 0x8
  CLIENT_9 VALUE 0x9
  CLIENT_10 VALUE 0xA
  CLIENT_11 VALUE 0xB
  CLIENT_12 VALUE 0xC
  CLIENT_13 VALUE 0xD
  CLIENT_14 VALUE 0xE
  CLIENT_15 VALUE 0xF

SEQ_ERR_PC_STATUS0 ADDRESS 0x0092 R
SEQ_ERR_PC_STATUS0 RESET_VALUE 0xXX
 ERR_PC_LSB BIT[7:0]

SEQ_ERR_PC_STATUS1 ADDRESS 0x0093 R
SEQ_ERR_PC_STATUS1 RESET_VALUE 0xXX
 ERR_PC_MSB BIT[7:0]

SEQ_ERR_IR_STATUS0 ADDRESS 0x0094 R
SEQ_ERR_IR_STATUS0 RESET_VALUE 0xXX
 ERR_IR_BYTE0 BIT[7:0]

SEQ_ERR_IR_STATUS1 ADDRESS 0x0095 R
SEQ_ERR_IR_STATUS1 RESET_VALUE 0xXX
 ERR_IR_BYTE1 BIT[7:0]

SEQ_ERR_IR_STATUS2 ADDRESS 0x0096 R
SEQ_ERR_IR_STATUS2 RESET_VALUE 0xXX
 ERR_IR_BYTE2 BIT[7:0]

SEQ_ERR_IR_STATUS3 ADDRESS 0x0097 R
SEQ_ERR_IR_STATUS3 RESET_VALUE 0xXX
 ERR_IR_BYTE3 BIT[7:0]

RAM_CFG1 ADDRESS 0x00A0 R
RAM_CFG1 RESET_VALUE 0x00
 SIZE BIT[7:0]
  NO_RAM VALUE 0x00
  SIZE_32X32 VALUE 0x01
  SIZE_64X32 VALUE 0x02
  SIZE_96X32 VALUE 0x03
  SIZE_128X32 VALUE 0x04
  SIZE_160X32 VALUE 0x05
  SIZE_192X32 VALUE 0x06
  SIZE_224X32 VALUE 0x07
  SIZE_256X32 VALUE 0x08

NVM_CFG1 ADDRESS 0x00A2 R
NVM_CFG1 RESET_VALUE 0x00
 SIZE BIT[7:0]
  NO_OTP VALUE 0x00
  ADDRESSES_32 VALUE 0x01
  ADDRESSES_64 VALUE 0x02
  ADDRESSES_96 VALUE 0x03
  ADDRESSES_128 VALUE 0x04
  ADDRESSES_160 VALUE 0x05
  ADDRESSES_192 VALUE 0x06
  ADDRESSES_224 VALUE 0x07
  ADDRESSES_256 VALUE 0x08

NVM_CFG2 ADDRESS 0x00A3 R
NVM_CFG2 RESET_VALUE 0x00
 TYPE BIT[4]
  OTP VALUE 0x0
  ROM VALUE 0x1
 ACCESS BIT[1:0]
  WRITE_1200US_READ_800NS_INSTR_PR_1510NS VALUE 0x0
  WRITE_600US_READ_400NS_INSTR_PR_940NS VALUE 0x1
  WRITE_300US_READ_200NS_INSTR_PR_730NS VALUE 0x2

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x00
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x01
 FOLLOW_OTST2_RB BIT[3]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  NORMAL_OPERATION VALUE 0x0
  SOFT_RESET_ASSERTED VALUE 0x1

SEQ_DEBUG_CFG ADDRESS 0x00E0 RW
SEQ_DEBUG_CFG RESET_VALUE 0x00
 DEBUG_EN BIT[0]
  DISABLED VALUE 0x0
  ENABLED VALUE 0x1

SEQ_DEBUG_NEXT ADDRESS 0x00E1 W
SEQ_DEBUG_NEXT RESET_VALUE 0x00
 NEXT_CMD BIT[0]

OTP_CFG1 ADDRESS 0x00E2 RW
OTP_CFG1 RESET_VALUE 0x00
 VPP_SEL BIT[3]
  DVDD VALUE 0x0
  VPP_EXT VALUE 0x1
 PPROG BIT[2]
  OTP_PROGRAMMING_DISABLED VALUE 0x0
  OTP_PROGRAMMING_ENABLED VALUE 0x1
 PTM BIT[1:0]
  REGULAR_MODES VALUE 0x0
  RESERVED VALUE 0x1
  MARGIN_1_READ_MODE VALUE 0x2
  MARGIN_2_READ_MODE VALUE 0x3

OTP_CFG2 ADDRESS 0x00E3 RW
OTP_CFG2 RESET_VALUE 0x07
 MARGIN_RD_WS BIT[4:0]

TEST1 ADDRESS 0x00E4 RW
TEST1 RESET_VALUE 0x00
 DTEST4_EN BIT[7]
  DISABLED VALUE 0x0
  ENABLED VALUE 0x1
 DTEST3_EN BIT[6]
  DISABLED VALUE 0x0
  ENABLED VALUE 0x1
 DTEST2_EN BIT[5]
  DISABLED VALUE 0x0
  ENABLED VALUE 0x1
 DTEST1_EN BIT[4]
  DISABLED VALUE 0x0
  ENABLED VALUE 0x1
 DTEST_SEL BIT[3:0]

RAM_READ_MARGIN ADDRESS 0x00E5 RW
RAM_READ_MARGIN RESET_VALUE 0x00
 RM BIT[3:0]

PBS_CLIENT0_BASE BASE 0x00007100 pbs_client0addr 31:0

 pbs_client0 MODULE OFFSET=PBS_CLIENT0_BASE+0x00000000 MAX=PBS_CLIENT0_BASE+0x000000FF APRE=PBS_CLIENT0_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM8950.PBS_CLIENT0_BASE.PBS_CLIENT0
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x02
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x01
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x16
 TYPE BIT[7:0]
  PBS VALUE 0x16

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x08
 SUBTYPE BIT[7:0]
  PBS_CLIENT VALUE 0x08

STATUS0 ADDRESS 0x0008 R
STATUS0 RESET_VALUE 0xX0
 TRIG_EN_STATUS BIT[7]
  CLIENT_DISABLED VALUE 0x0
  CLIENT_ENABLED VALUE 0x1
 HW_TRIG_EN_STATUS BIT[6]
  HW_TRIGGER_DISABLED VALUE 0x0
  HW_TRIGGER_ENABLED VALUE 0x1

STATUS1 ADDRESS 0x0009 R
STATUS1 RESET_VALUE 0xX0
 COMP_STATUS BIT[5:4]
  EXECUTING VALUE 0x0
  NORMAL_COMPLETION VALUE 0x1
  ERROR_COMPLETION VALUE 0x2
  ABORT_COMPLETION VALUE 0x3
 TRIG_FSM_STATUS BIT[3:0]

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x02
 SEQ_ENDED_RT_STS BIT[1]
  INT_RT_STATUS_LOW VALUE 0x0
  INT_RT_STATUS_HIGH VALUE 0x1
 SEQ_ERROR_RT_STS BIT[0]
  INT_RT_STATUS_LOW VALUE 0x0
  INT_RT_STATUS_HIGH VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
 SEQ_ENDED_TYPE BIT[1]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1
 SEQ_ERROR_TYPE BIT[0]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 SEQ_ENDED_HIGH BIT[1]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1
 SEQ_ERROR_HIGH BIT[0]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
 SEQ_ENDED_LOW BIT[1]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1
 SEQ_ERROR_LOW BIT[0]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 SEQ_ENDED_LATCHED_CLR BIT[1]
 SEQ_ERROR_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 SEQ_ENDED_EN_SET BIT[1]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 SEQ_ERROR_EN_SET BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 SEQ_ENDED_EN_CLR BIT[1]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 SEQ_ERROR_EN_CLR BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 SEQ_ENDED_LATCHED_STS BIT[1]
  NO_INT_LATCHED VALUE 0x0
  INTERRUPT_LATCHED VALUE 0x1
 SEQ_ERROR_LATCHED_STS BIT[0]
  NO_INT_LATCHED VALUE 0x0
  INTERRUPT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 SEQ_ENDED_PENDING_STS BIT[1]
  NO_INT_PENDING VALUE 0x0
  INTERRUPT_PENDING VALUE 0x1
 SEQ_ERROR_PENDING_STS BIT[0]
  NO_INT_PENDING VALUE 0x0
  INTERRUPT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]
  MID0 VALUE 0x0
  MID1 VALUE 0x1
  MID2 VALUE 0x2
  MID3 VALUE 0x3

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]

TRIG_CFG ADDRESS 0x0040 RW
TRIG_CFG RESET_VALUE 0x00
 TRIGGER_RE_EN BIT[7]
  RISING_EDGE_TRIGGER_IGNORED VALUE 0x0
  RISING_EDGE_TRIGGER_ARMED VALUE 0x1
 TRIGGER_FE_EN BIT[6]
  FALLING_EDGE_TRIGGER_IGNORED VALUE 0x0
  FALLING_EDGE_TRIGGER_ARMED VALUE 0x1

TRIG_CTL ADDRESS 0x0042 W
TRIG_CTL RESET_VALUE 0x00
 SW_TRIGGER BIT[0]

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x80
 TRIGGER_EN BIT[7]
  CLIENT_DISABLED VALUE 0x0
  CLIENT_ENABLED VALUE 0x1

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x01
 ENABLE_PRESET BIT[0]
  PRESET_DISABLE VALUE 0x0
  PRESET_ENABLE VALUE 0x1

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x00
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x01
 FOLLOW_OTST2_RB BIT[3]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  NORMAL_OPERATION VALUE 0x0
  SOFT_RESET_ASSERTED VALUE 0x1

INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
 INT_TEST_MODE_EN BIT[7]
  INT_TEST_MODE_DISABLED VALUE 0x0
  INT_TEST_MODE_ENABLED VALUE 0x1

INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
 SEQ_ENDED_TEST_VAL BIT[1]
  TEST_VAL_0 VALUE 0x0
  TEST_VAL_1 VALUE 0x1
 SEQ_ERROR_TEST_VAL BIT[0]
  TEST_VAL_0 VALUE 0x0
  TEST_VAL_1 VALUE 0x1

PBS_CLIENT1_BASE BASE 0x00007200 pbs_client1addr 31:0

 pbs_client1 MODULE OFFSET=PBS_CLIENT1_BASE+0x00000000 MAX=PBS_CLIENT1_BASE+0x000000FF APRE=PBS_CLIENT1_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM8950.PBS_CLIENT1_BASE.PBS_CLIENT1
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x02
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x01
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x16
 TYPE BIT[7:0]
  PBS VALUE 0x16

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x08
 SUBTYPE BIT[7:0]
  PBS_CLIENT VALUE 0x08

STATUS0 ADDRESS 0x0008 R
STATUS0 RESET_VALUE 0xX0
 TRIG_EN_STATUS BIT[7]
  CLIENT_DISABLED VALUE 0x0
  CLIENT_ENABLED VALUE 0x1
 HW_TRIG_EN_STATUS BIT[6]
  HW_TRIGGER_DISABLED VALUE 0x0
  HW_TRIGGER_ENABLED VALUE 0x1

STATUS1 ADDRESS 0x0009 R
STATUS1 RESET_VALUE 0xX0
 COMP_STATUS BIT[5:4]
  EXECUTING VALUE 0x0
  NORMAL_COMPLETION VALUE 0x1
  ERROR_COMPLETION VALUE 0x2
  ABORT_COMPLETION VALUE 0x3
 TRIG_FSM_STATUS BIT[3:0]

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x02
 SEQ_ENDED_RT_STS BIT[1]
  INT_RT_STATUS_LOW VALUE 0x0
  INT_RT_STATUS_HIGH VALUE 0x1
 SEQ_ERROR_RT_STS BIT[0]
  INT_RT_STATUS_LOW VALUE 0x0
  INT_RT_STATUS_HIGH VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
 SEQ_ENDED_TYPE BIT[1]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1
 SEQ_ERROR_TYPE BIT[0]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 SEQ_ENDED_HIGH BIT[1]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1
 SEQ_ERROR_HIGH BIT[0]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
 SEQ_ENDED_LOW BIT[1]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1
 SEQ_ERROR_LOW BIT[0]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 SEQ_ENDED_LATCHED_CLR BIT[1]
 SEQ_ERROR_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 SEQ_ENDED_EN_SET BIT[1]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 SEQ_ERROR_EN_SET BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 SEQ_ENDED_EN_CLR BIT[1]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 SEQ_ERROR_EN_CLR BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 SEQ_ENDED_LATCHED_STS BIT[1]
  NO_INT_LATCHED VALUE 0x0
  INTERRUPT_LATCHED VALUE 0x1
 SEQ_ERROR_LATCHED_STS BIT[0]
  NO_INT_LATCHED VALUE 0x0
  INTERRUPT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 SEQ_ENDED_PENDING_STS BIT[1]
  NO_INT_PENDING VALUE 0x0
  INTERRUPT_PENDING VALUE 0x1
 SEQ_ERROR_PENDING_STS BIT[0]
  NO_INT_PENDING VALUE 0x0
  INTERRUPT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]
  MID0 VALUE 0x0
  MID1 VALUE 0x1
  MID2 VALUE 0x2
  MID3 VALUE 0x3

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]

TRIG_CFG ADDRESS 0x0040 RW
TRIG_CFG RESET_VALUE 0x80
 TRIGGER_RE_EN BIT[7]
  RISING_EDGE_TRIGGER_IGNORED VALUE 0x0
  RISING_EDGE_TRIGGER_ARMED VALUE 0x1
 TRIGGER_FE_EN BIT[6]
  FALLING_EDGE_TRIGGER_IGNORED VALUE 0x0
  FALLING_EDGE_TRIGGER_ARMED VALUE 0x1

TRIG_CTL ADDRESS 0x0042 W
TRIG_CTL RESET_VALUE 0x00
 SW_TRIGGER BIT[0]

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x80
 TRIGGER_EN BIT[7]
  CLIENT_DISABLED VALUE 0x0
  CLIENT_ENABLED VALUE 0x1

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x01
 ENABLE_PRESET BIT[0]
  PRESET_DISABLE VALUE 0x0
  PRESET_ENABLE VALUE 0x1

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x00
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x01
 FOLLOW_OTST2_RB BIT[3]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  NORMAL_OPERATION VALUE 0x0
  SOFT_RESET_ASSERTED VALUE 0x1

INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
 INT_TEST_MODE_EN BIT[7]
  INT_TEST_MODE_DISABLED VALUE 0x0
  INT_TEST_MODE_ENABLED VALUE 0x1

INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
 SEQ_ENDED_TEST_VAL BIT[1]
  TEST_VAL_0 VALUE 0x0
  TEST_VAL_1 VALUE 0x1
 SEQ_ERROR_TEST_VAL BIT[0]
  TEST_VAL_0 VALUE 0x0
  TEST_VAL_1 VALUE 0x1

PBS_CLIENT2_BASE BASE 0x00007300 pbs_client2addr 31:0

 pbs_client2 MODULE OFFSET=PBS_CLIENT2_BASE+0x00000000 MAX=PBS_CLIENT2_BASE+0x000000FF APRE=PBS_CLIENT2_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM8950.PBS_CLIENT2_BASE.PBS_CLIENT2
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x02
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x01
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x16
 TYPE BIT[7:0]
  PBS VALUE 0x16

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x08
 SUBTYPE BIT[7:0]
  PBS_CLIENT VALUE 0x08

STATUS0 ADDRESS 0x0008 R
STATUS0 RESET_VALUE 0xX0
 TRIG_EN_STATUS BIT[7]
  CLIENT_DISABLED VALUE 0x0
  CLIENT_ENABLED VALUE 0x1
 HW_TRIG_EN_STATUS BIT[6]
  HW_TRIGGER_DISABLED VALUE 0x0
  HW_TRIGGER_ENABLED VALUE 0x1

STATUS1 ADDRESS 0x0009 R
STATUS1 RESET_VALUE 0xX0
 COMP_STATUS BIT[5:4]
  EXECUTING VALUE 0x0
  NORMAL_COMPLETION VALUE 0x1
  ERROR_COMPLETION VALUE 0x2
  ABORT_COMPLETION VALUE 0x3
 TRIG_FSM_STATUS BIT[3:0]

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x02
 SEQ_ENDED_RT_STS BIT[1]
  INT_RT_STATUS_LOW VALUE 0x0
  INT_RT_STATUS_HIGH VALUE 0x1
 SEQ_ERROR_RT_STS BIT[0]
  INT_RT_STATUS_LOW VALUE 0x0
  INT_RT_STATUS_HIGH VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
 SEQ_ENDED_TYPE BIT[1]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1
 SEQ_ERROR_TYPE BIT[0]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 SEQ_ENDED_HIGH BIT[1]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1
 SEQ_ERROR_HIGH BIT[0]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
 SEQ_ENDED_LOW BIT[1]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1
 SEQ_ERROR_LOW BIT[0]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 SEQ_ENDED_LATCHED_CLR BIT[1]
 SEQ_ERROR_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 SEQ_ENDED_EN_SET BIT[1]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 SEQ_ERROR_EN_SET BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 SEQ_ENDED_EN_CLR BIT[1]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 SEQ_ERROR_EN_CLR BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 SEQ_ENDED_LATCHED_STS BIT[1]
  NO_INT_LATCHED VALUE 0x0
  INTERRUPT_LATCHED VALUE 0x1
 SEQ_ERROR_LATCHED_STS BIT[0]
  NO_INT_LATCHED VALUE 0x0
  INTERRUPT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 SEQ_ENDED_PENDING_STS BIT[1]
  NO_INT_PENDING VALUE 0x0
  INTERRUPT_PENDING VALUE 0x1
 SEQ_ERROR_PENDING_STS BIT[0]
  NO_INT_PENDING VALUE 0x0
  INTERRUPT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]
  MID0 VALUE 0x0
  MID1 VALUE 0x1
  MID2 VALUE 0x2
  MID3 VALUE 0x3

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]

TRIG_CFG ADDRESS 0x0040 RW
TRIG_CFG RESET_VALUE 0x80
 TRIGGER_RE_EN BIT[7]
  RISING_EDGE_TRIGGER_IGNORED VALUE 0x0
  RISING_EDGE_TRIGGER_ARMED VALUE 0x1
 TRIGGER_FE_EN BIT[6]
  FALLING_EDGE_TRIGGER_IGNORED VALUE 0x0
  FALLING_EDGE_TRIGGER_ARMED VALUE 0x1

TRIG_CTL ADDRESS 0x0042 W
TRIG_CTL RESET_VALUE 0x00
 SW_TRIGGER BIT[0]

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x80
 TRIGGER_EN BIT[7]
  CLIENT_DISABLED VALUE 0x0
  CLIENT_ENABLED VALUE 0x1

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x01
 ENABLE_PRESET BIT[0]
  PRESET_DISABLE VALUE 0x0
  PRESET_ENABLE VALUE 0x1

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x00
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x01
 FOLLOW_OTST2_RB BIT[3]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  NORMAL_OPERATION VALUE 0x0
  SOFT_RESET_ASSERTED VALUE 0x1

INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
 INT_TEST_MODE_EN BIT[7]
  INT_TEST_MODE_DISABLED VALUE 0x0
  INT_TEST_MODE_ENABLED VALUE 0x1

INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
 SEQ_ENDED_TEST_VAL BIT[1]
  TEST_VAL_0 VALUE 0x0
  TEST_VAL_1 VALUE 0x1
 SEQ_ERROR_TEST_VAL BIT[0]
  TEST_VAL_0 VALUE 0x0
  TEST_VAL_1 VALUE 0x1

PBS_CLIENT3_BASE BASE 0x00007400 pbs_client3addr 31:0

 pbs_client3 MODULE OFFSET=PBS_CLIENT3_BASE+0x00000000 MAX=PBS_CLIENT3_BASE+0x000000FF APRE=PBS_CLIENT3_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM8950.PBS_CLIENT3_BASE.PBS_CLIENT3
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x02
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x01
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x16
 TYPE BIT[7:0]
  PBS VALUE 0x16

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x08
 SUBTYPE BIT[7:0]
  PBS_CLIENT VALUE 0x08

STATUS0 ADDRESS 0x0008 R
STATUS0 RESET_VALUE 0xX0
 TRIG_EN_STATUS BIT[7]
  CLIENT_DISABLED VALUE 0x0
  CLIENT_ENABLED VALUE 0x1
 HW_TRIG_EN_STATUS BIT[6]
  HW_TRIGGER_DISABLED VALUE 0x0
  HW_TRIGGER_ENABLED VALUE 0x1

STATUS1 ADDRESS 0x0009 R
STATUS1 RESET_VALUE 0xX0
 COMP_STATUS BIT[5:4]
  EXECUTING VALUE 0x0
  NORMAL_COMPLETION VALUE 0x1
  ERROR_COMPLETION VALUE 0x2
  ABORT_COMPLETION VALUE 0x3
 TRIG_FSM_STATUS BIT[3:0]

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x02
 SEQ_ENDED_RT_STS BIT[1]
  INT_RT_STATUS_LOW VALUE 0x0
  INT_RT_STATUS_HIGH VALUE 0x1
 SEQ_ERROR_RT_STS BIT[0]
  INT_RT_STATUS_LOW VALUE 0x0
  INT_RT_STATUS_HIGH VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
 SEQ_ENDED_TYPE BIT[1]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1
 SEQ_ERROR_TYPE BIT[0]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 SEQ_ENDED_HIGH BIT[1]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1
 SEQ_ERROR_HIGH BIT[0]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
 SEQ_ENDED_LOW BIT[1]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1
 SEQ_ERROR_LOW BIT[0]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 SEQ_ENDED_LATCHED_CLR BIT[1]
 SEQ_ERROR_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 SEQ_ENDED_EN_SET BIT[1]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 SEQ_ERROR_EN_SET BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 SEQ_ENDED_EN_CLR BIT[1]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 SEQ_ERROR_EN_CLR BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 SEQ_ENDED_LATCHED_STS BIT[1]
  NO_INT_LATCHED VALUE 0x0
  INTERRUPT_LATCHED VALUE 0x1
 SEQ_ERROR_LATCHED_STS BIT[0]
  NO_INT_LATCHED VALUE 0x0
  INTERRUPT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 SEQ_ENDED_PENDING_STS BIT[1]
  NO_INT_PENDING VALUE 0x0
  INTERRUPT_PENDING VALUE 0x1
 SEQ_ERROR_PENDING_STS BIT[0]
  NO_INT_PENDING VALUE 0x0
  INTERRUPT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]
  MID0 VALUE 0x0
  MID1 VALUE 0x1
  MID2 VALUE 0x2
  MID3 VALUE 0x3

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]

TRIG_CFG ADDRESS 0x0040 RW
TRIG_CFG RESET_VALUE 0x00
 TRIGGER_RE_EN BIT[7]
  RISING_EDGE_TRIGGER_IGNORED VALUE 0x0
  RISING_EDGE_TRIGGER_ARMED VALUE 0x1
 TRIGGER_FE_EN BIT[6]
  FALLING_EDGE_TRIGGER_IGNORED VALUE 0x0
  FALLING_EDGE_TRIGGER_ARMED VALUE 0x1

TRIG_CTL ADDRESS 0x0042 W
TRIG_CTL RESET_VALUE 0x00
 SW_TRIGGER BIT[0]

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x80
 TRIGGER_EN BIT[7]
  CLIENT_DISABLED VALUE 0x0
  CLIENT_ENABLED VALUE 0x1

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x01
 ENABLE_PRESET BIT[0]
  PRESET_DISABLE VALUE 0x0
  PRESET_ENABLE VALUE 0x1

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x00
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x01
 FOLLOW_OTST2_RB BIT[3]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  NORMAL_OPERATION VALUE 0x0
  SOFT_RESET_ASSERTED VALUE 0x1

INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
 INT_TEST_MODE_EN BIT[7]
  INT_TEST_MODE_DISABLED VALUE 0x0
  INT_TEST_MODE_ENABLED VALUE 0x1

INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
 SEQ_ENDED_TEST_VAL BIT[1]
  TEST_VAL_0 VALUE 0x0
  TEST_VAL_1 VALUE 0x1
 SEQ_ERROR_TEST_VAL BIT[0]
  TEST_VAL_0 VALUE 0x0
  TEST_VAL_1 VALUE 0x1

PBS_CLIENT4_BASE BASE 0x00007500 pbs_client4addr 31:0

 pbs_client4 MODULE OFFSET=PBS_CLIENT4_BASE+0x00000000 MAX=PBS_CLIENT4_BASE+0x000000FF APRE=PBS_CLIENT4_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM8950.PBS_CLIENT4_BASE.PBS_CLIENT4
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x02
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x01
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x16
 TYPE BIT[7:0]
  PBS VALUE 0x16

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x08
 SUBTYPE BIT[7:0]
  PBS_CLIENT VALUE 0x08

STATUS0 ADDRESS 0x0008 R
STATUS0 RESET_VALUE 0xX0
 TRIG_EN_STATUS BIT[7]
  CLIENT_DISABLED VALUE 0x0
  CLIENT_ENABLED VALUE 0x1
 HW_TRIG_EN_STATUS BIT[6]
  HW_TRIGGER_DISABLED VALUE 0x0
  HW_TRIGGER_ENABLED VALUE 0x1

STATUS1 ADDRESS 0x0009 R
STATUS1 RESET_VALUE 0xX0
 COMP_STATUS BIT[5:4]
  EXECUTING VALUE 0x0
  NORMAL_COMPLETION VALUE 0x1
  ERROR_COMPLETION VALUE 0x2
  ABORT_COMPLETION VALUE 0x3
 TRIG_FSM_STATUS BIT[3:0]

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x02
 SEQ_ENDED_RT_STS BIT[1]
  INT_RT_STATUS_LOW VALUE 0x0
  INT_RT_STATUS_HIGH VALUE 0x1
 SEQ_ERROR_RT_STS BIT[0]
  INT_RT_STATUS_LOW VALUE 0x0
  INT_RT_STATUS_HIGH VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
 SEQ_ENDED_TYPE BIT[1]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1
 SEQ_ERROR_TYPE BIT[0]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 SEQ_ENDED_HIGH BIT[1]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1
 SEQ_ERROR_HIGH BIT[0]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
 SEQ_ENDED_LOW BIT[1]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1
 SEQ_ERROR_LOW BIT[0]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 SEQ_ENDED_LATCHED_CLR BIT[1]
 SEQ_ERROR_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 SEQ_ENDED_EN_SET BIT[1]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 SEQ_ERROR_EN_SET BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 SEQ_ENDED_EN_CLR BIT[1]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 SEQ_ERROR_EN_CLR BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 SEQ_ENDED_LATCHED_STS BIT[1]
  NO_INT_LATCHED VALUE 0x0
  INTERRUPT_LATCHED VALUE 0x1
 SEQ_ERROR_LATCHED_STS BIT[0]
  NO_INT_LATCHED VALUE 0x0
  INTERRUPT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 SEQ_ENDED_PENDING_STS BIT[1]
  NO_INT_PENDING VALUE 0x0
  INTERRUPT_PENDING VALUE 0x1
 SEQ_ERROR_PENDING_STS BIT[0]
  NO_INT_PENDING VALUE 0x0
  INTERRUPT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]
  MID0 VALUE 0x0
  MID1 VALUE 0x1
  MID2 VALUE 0x2
  MID3 VALUE 0x3

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]

TRIG_CFG ADDRESS 0x0040 RW
TRIG_CFG RESET_VALUE 0x00
 TRIGGER_RE_EN BIT[7]
  RISING_EDGE_TRIGGER_IGNORED VALUE 0x0
  RISING_EDGE_TRIGGER_ARMED VALUE 0x1
 TRIGGER_FE_EN BIT[6]
  FALLING_EDGE_TRIGGER_IGNORED VALUE 0x0
  FALLING_EDGE_TRIGGER_ARMED VALUE 0x1

TRIG_CTL ADDRESS 0x0042 W
TRIG_CTL RESET_VALUE 0x00
 SW_TRIGGER BIT[0]

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x80
 TRIGGER_EN BIT[7]
  CLIENT_DISABLED VALUE 0x0
  CLIENT_ENABLED VALUE 0x1

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x01
 ENABLE_PRESET BIT[0]
  PRESET_DISABLE VALUE 0x0
  PRESET_ENABLE VALUE 0x1

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x00
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x01
 FOLLOW_OTST2_RB BIT[3]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  NORMAL_OPERATION VALUE 0x0
  SOFT_RESET_ASSERTED VALUE 0x1

INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
 INT_TEST_MODE_EN BIT[7]
  INT_TEST_MODE_DISABLED VALUE 0x0
  INT_TEST_MODE_ENABLED VALUE 0x1

INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
 SEQ_ENDED_TEST_VAL BIT[1]
  TEST_VAL_0 VALUE 0x0
  TEST_VAL_1 VALUE 0x1
 SEQ_ERROR_TEST_VAL BIT[0]
  TEST_VAL_0 VALUE 0x0
  TEST_VAL_1 VALUE 0x1

PBS_CLIENT5_BASE BASE 0x00007600 pbs_client5addr 31:0

 pbs_client5 MODULE OFFSET=PBS_CLIENT5_BASE+0x00000000 MAX=PBS_CLIENT5_BASE+0x000000FF APRE=PBS_CLIENT5_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM8950.PBS_CLIENT5_BASE.PBS_CLIENT5
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x02
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x01
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x16
 TYPE BIT[7:0]
  PBS VALUE 0x16

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x08
 SUBTYPE BIT[7:0]
  PBS_CLIENT VALUE 0x08

STATUS0 ADDRESS 0x0008 R
STATUS0 RESET_VALUE 0xX0
 TRIG_EN_STATUS BIT[7]
  CLIENT_DISABLED VALUE 0x0
  CLIENT_ENABLED VALUE 0x1
 HW_TRIG_EN_STATUS BIT[6]
  HW_TRIGGER_DISABLED VALUE 0x0
  HW_TRIGGER_ENABLED VALUE 0x1

STATUS1 ADDRESS 0x0009 R
STATUS1 RESET_VALUE 0xX0
 COMP_STATUS BIT[5:4]
  EXECUTING VALUE 0x0
  NORMAL_COMPLETION VALUE 0x1
  ERROR_COMPLETION VALUE 0x2
  ABORT_COMPLETION VALUE 0x3
 TRIG_FSM_STATUS BIT[3:0]

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x02
 SEQ_ENDED_RT_STS BIT[1]
  INT_RT_STATUS_LOW VALUE 0x0
  INT_RT_STATUS_HIGH VALUE 0x1
 SEQ_ERROR_RT_STS BIT[0]
  INT_RT_STATUS_LOW VALUE 0x0
  INT_RT_STATUS_HIGH VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
 SEQ_ENDED_TYPE BIT[1]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1
 SEQ_ERROR_TYPE BIT[0]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 SEQ_ENDED_HIGH BIT[1]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1
 SEQ_ERROR_HIGH BIT[0]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
 SEQ_ENDED_LOW BIT[1]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1
 SEQ_ERROR_LOW BIT[0]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 SEQ_ENDED_LATCHED_CLR BIT[1]
 SEQ_ERROR_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 SEQ_ENDED_EN_SET BIT[1]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 SEQ_ERROR_EN_SET BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 SEQ_ENDED_EN_CLR BIT[1]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 SEQ_ERROR_EN_CLR BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 SEQ_ENDED_LATCHED_STS BIT[1]
  NO_INT_LATCHED VALUE 0x0
  INTERRUPT_LATCHED VALUE 0x1
 SEQ_ERROR_LATCHED_STS BIT[0]
  NO_INT_LATCHED VALUE 0x0
  INTERRUPT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 SEQ_ENDED_PENDING_STS BIT[1]
  NO_INT_PENDING VALUE 0x0
  INTERRUPT_PENDING VALUE 0x1
 SEQ_ERROR_PENDING_STS BIT[0]
  NO_INT_PENDING VALUE 0x0
  INTERRUPT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]
  MID0 VALUE 0x0
  MID1 VALUE 0x1
  MID2 VALUE 0x2
  MID3 VALUE 0x3

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]

TRIG_CFG ADDRESS 0x0040 RW
TRIG_CFG RESET_VALUE 0x80
 TRIGGER_RE_EN BIT[7]
  RISING_EDGE_TRIGGER_IGNORED VALUE 0x0
  RISING_EDGE_TRIGGER_ARMED VALUE 0x1
 TRIGGER_FE_EN BIT[6]
  FALLING_EDGE_TRIGGER_IGNORED VALUE 0x0
  FALLING_EDGE_TRIGGER_ARMED VALUE 0x1

TRIG_CTL ADDRESS 0x0042 W
TRIG_CTL RESET_VALUE 0x00
 SW_TRIGGER BIT[0]

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x80
 TRIGGER_EN BIT[7]
  CLIENT_DISABLED VALUE 0x0
  CLIENT_ENABLED VALUE 0x1

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x01
 ENABLE_PRESET BIT[0]
  PRESET_DISABLE VALUE 0x0
  PRESET_ENABLE VALUE 0x1

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x00
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x01
 FOLLOW_OTST2_RB BIT[3]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  NORMAL_OPERATION VALUE 0x0
  SOFT_RESET_ASSERTED VALUE 0x1

INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
 INT_TEST_MODE_EN BIT[7]
  INT_TEST_MODE_DISABLED VALUE 0x0
  INT_TEST_MODE_ENABLED VALUE 0x1

INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
 SEQ_ENDED_TEST_VAL BIT[1]
  TEST_VAL_0 VALUE 0x0
  TEST_VAL_1 VALUE 0x1
 SEQ_ERROR_TEST_VAL BIT[0]
  TEST_VAL_0 VALUE 0x0
  TEST_VAL_1 VALUE 0x1

PBS_CLIENT6_BASE BASE 0x00007700 pbs_client6addr 31:0

 pbs_client6 MODULE OFFSET=PBS_CLIENT6_BASE+0x00000000 MAX=PBS_CLIENT6_BASE+0x000000FF APRE=PBS_CLIENT6_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM8950.PBS_CLIENT6_BASE.PBS_CLIENT6
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x02
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x01
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x16
 TYPE BIT[7:0]
  PBS VALUE 0x16

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x08
 SUBTYPE BIT[7:0]
  PBS_CLIENT VALUE 0x08

STATUS0 ADDRESS 0x0008 R
STATUS0 RESET_VALUE 0xX0
 TRIG_EN_STATUS BIT[7]
  CLIENT_DISABLED VALUE 0x0
  CLIENT_ENABLED VALUE 0x1
 HW_TRIG_EN_STATUS BIT[6]
  HW_TRIGGER_DISABLED VALUE 0x0
  HW_TRIGGER_ENABLED VALUE 0x1

STATUS1 ADDRESS 0x0009 R
STATUS1 RESET_VALUE 0xX0
 COMP_STATUS BIT[5:4]
  EXECUTING VALUE 0x0
  NORMAL_COMPLETION VALUE 0x1
  ERROR_COMPLETION VALUE 0x2
  ABORT_COMPLETION VALUE 0x3
 TRIG_FSM_STATUS BIT[3:0]

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x02
 SEQ_ENDED_RT_STS BIT[1]
  INT_RT_STATUS_LOW VALUE 0x0
  INT_RT_STATUS_HIGH VALUE 0x1
 SEQ_ERROR_RT_STS BIT[0]
  INT_RT_STATUS_LOW VALUE 0x0
  INT_RT_STATUS_HIGH VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
 SEQ_ENDED_TYPE BIT[1]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1
 SEQ_ERROR_TYPE BIT[0]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 SEQ_ENDED_HIGH BIT[1]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1
 SEQ_ERROR_HIGH BIT[0]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
 SEQ_ENDED_LOW BIT[1]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1
 SEQ_ERROR_LOW BIT[0]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 SEQ_ENDED_LATCHED_CLR BIT[1]
 SEQ_ERROR_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 SEQ_ENDED_EN_SET BIT[1]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 SEQ_ERROR_EN_SET BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 SEQ_ENDED_EN_CLR BIT[1]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 SEQ_ERROR_EN_CLR BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 SEQ_ENDED_LATCHED_STS BIT[1]
  NO_INT_LATCHED VALUE 0x0
  INTERRUPT_LATCHED VALUE 0x1
 SEQ_ERROR_LATCHED_STS BIT[0]
  NO_INT_LATCHED VALUE 0x0
  INTERRUPT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 SEQ_ENDED_PENDING_STS BIT[1]
  NO_INT_PENDING VALUE 0x0
  INTERRUPT_PENDING VALUE 0x1
 SEQ_ERROR_PENDING_STS BIT[0]
  NO_INT_PENDING VALUE 0x0
  INTERRUPT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]
  MID0 VALUE 0x0
  MID1 VALUE 0x1
  MID2 VALUE 0x2
  MID3 VALUE 0x3

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]

TRIG_CFG ADDRESS 0x0040 RW
TRIG_CFG RESET_VALUE 0x80
 TRIGGER_RE_EN BIT[7]
  RISING_EDGE_TRIGGER_IGNORED VALUE 0x0
  RISING_EDGE_TRIGGER_ARMED VALUE 0x1
 TRIGGER_FE_EN BIT[6]
  FALLING_EDGE_TRIGGER_IGNORED VALUE 0x0
  FALLING_EDGE_TRIGGER_ARMED VALUE 0x1

TRIG_CTL ADDRESS 0x0042 W
TRIG_CTL RESET_VALUE 0x00
 SW_TRIGGER BIT[0]

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x80
 TRIGGER_EN BIT[7]
  CLIENT_DISABLED VALUE 0x0
  CLIENT_ENABLED VALUE 0x1

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x01
 ENABLE_PRESET BIT[0]
  PRESET_DISABLE VALUE 0x0
  PRESET_ENABLE VALUE 0x1

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x00
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x01
 FOLLOW_OTST2_RB BIT[3]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  NORMAL_OPERATION VALUE 0x0
  SOFT_RESET_ASSERTED VALUE 0x1

INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
 INT_TEST_MODE_EN BIT[7]
  INT_TEST_MODE_DISABLED VALUE 0x0
  INT_TEST_MODE_ENABLED VALUE 0x1

INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
 SEQ_ENDED_TEST_VAL BIT[1]
  TEST_VAL_0 VALUE 0x0
  TEST_VAL_1 VALUE 0x1
 SEQ_ERROR_TEST_VAL BIT[0]
  TEST_VAL_0 VALUE 0x0
  TEST_VAL_1 VALUE 0x1

PBS_CLIENT7_BASE BASE 0x00007800 pbs_client7addr 31:0

 pbs_client7 MODULE OFFSET=PBS_CLIENT7_BASE+0x00000000 MAX=PBS_CLIENT7_BASE+0x000000FF APRE=PBS_CLIENT7_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM8950.PBS_CLIENT7_BASE.PBS_CLIENT7
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x02
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x01
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x16
 TYPE BIT[7:0]
  PBS VALUE 0x16

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x08
 SUBTYPE BIT[7:0]
  PBS_CLIENT VALUE 0x08

STATUS0 ADDRESS 0x0008 R
STATUS0 RESET_VALUE 0xX0
 TRIG_EN_STATUS BIT[7]
  CLIENT_DISABLED VALUE 0x0
  CLIENT_ENABLED VALUE 0x1
 HW_TRIG_EN_STATUS BIT[6]
  HW_TRIGGER_DISABLED VALUE 0x0
  HW_TRIGGER_ENABLED VALUE 0x1

STATUS1 ADDRESS 0x0009 R
STATUS1 RESET_VALUE 0xX0
 COMP_STATUS BIT[5:4]
  EXECUTING VALUE 0x0
  NORMAL_COMPLETION VALUE 0x1
  ERROR_COMPLETION VALUE 0x2
  ABORT_COMPLETION VALUE 0x3
 TRIG_FSM_STATUS BIT[3:0]

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x02
 SEQ_ENDED_RT_STS BIT[1]
  INT_RT_STATUS_LOW VALUE 0x0
  INT_RT_STATUS_HIGH VALUE 0x1
 SEQ_ERROR_RT_STS BIT[0]
  INT_RT_STATUS_LOW VALUE 0x0
  INT_RT_STATUS_HIGH VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
 SEQ_ENDED_TYPE BIT[1]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1
 SEQ_ERROR_TYPE BIT[0]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 SEQ_ENDED_HIGH BIT[1]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1
 SEQ_ERROR_HIGH BIT[0]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
 SEQ_ENDED_LOW BIT[1]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1
 SEQ_ERROR_LOW BIT[0]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 SEQ_ENDED_LATCHED_CLR BIT[1]
 SEQ_ERROR_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 SEQ_ENDED_EN_SET BIT[1]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 SEQ_ERROR_EN_SET BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 SEQ_ENDED_EN_CLR BIT[1]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 SEQ_ERROR_EN_CLR BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 SEQ_ENDED_LATCHED_STS BIT[1]
  NO_INT_LATCHED VALUE 0x0
  INTERRUPT_LATCHED VALUE 0x1
 SEQ_ERROR_LATCHED_STS BIT[0]
  NO_INT_LATCHED VALUE 0x0
  INTERRUPT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 SEQ_ENDED_PENDING_STS BIT[1]
  NO_INT_PENDING VALUE 0x0
  INTERRUPT_PENDING VALUE 0x1
 SEQ_ERROR_PENDING_STS BIT[0]
  NO_INT_PENDING VALUE 0x0
  INTERRUPT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]
  MID0 VALUE 0x0
  MID1 VALUE 0x1
  MID2 VALUE 0x2
  MID3 VALUE 0x3

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]

TRIG_CFG ADDRESS 0x0040 RW
TRIG_CFG RESET_VALUE 0x00
 TRIGGER_RE_EN BIT[7]
  RISING_EDGE_TRIGGER_IGNORED VALUE 0x0
  RISING_EDGE_TRIGGER_ARMED VALUE 0x1
 TRIGGER_FE_EN BIT[6]
  FALLING_EDGE_TRIGGER_IGNORED VALUE 0x0
  FALLING_EDGE_TRIGGER_ARMED VALUE 0x1

TRIG_CTL ADDRESS 0x0042 W
TRIG_CTL RESET_VALUE 0x00
 SW_TRIGGER BIT[0]

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x80
 TRIGGER_EN BIT[7]
  CLIENT_DISABLED VALUE 0x0
  CLIENT_ENABLED VALUE 0x1

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x01
 ENABLE_PRESET BIT[0]
  PRESET_DISABLE VALUE 0x0
  PRESET_ENABLE VALUE 0x1

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x00
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x01
 FOLLOW_OTST2_RB BIT[3]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  NORMAL_OPERATION VALUE 0x0
  SOFT_RESET_ASSERTED VALUE 0x1

INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
 INT_TEST_MODE_EN BIT[7]
  INT_TEST_MODE_DISABLED VALUE 0x0
  INT_TEST_MODE_ENABLED VALUE 0x1

INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
 SEQ_ENDED_TEST_VAL BIT[1]
  TEST_VAL_0 VALUE 0x0
  TEST_VAL_1 VALUE 0x1
 SEQ_ERROR_TEST_VAL BIT[0]
  TEST_VAL_0 VALUE 0x0
  TEST_VAL_1 VALUE 0x1

MPP1_BASE BASE 0x0000A000 mpp1addr 31:0

 mpp1 MODULE OFFSET=MPP1_BASE+0x00000000 MAX=MPP1_BASE+0x000000FF APRE=MPP1_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM8950.MPP1_BASE.MPP1
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x11
 TYPE BIT[7:0]
  MPP VALUE 0x11

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x06
 SUBTYPE BIT[7:0]
  MPP_4CH_SINK VALUE 0x03
  ULT_MPP_4CH_SINK VALUE 0x04
  MPP_4CH_AOUT VALUE 0x05
  ULT_MPP_4CH_AOUT VALUE 0x06
  MPP_4CH_AOUT_SINK VALUE 0x07
  MPP_8CH_SINK VALUE 0x0B
  MPP_8CH_AOUT VALUE 0x0D
  MPP_8CH_AOUT_SINK VALUE 0x0F

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
 MPP_OK BIT[7]
  MPP_DISABLED VALUE 0x0
  MPP_ENABLED VALUE 0x1
 MPP_VAL BIT[0]
  MPP_INPUT_LOW VALUE 0x0
  MPP_INPUT_HIGH VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
 MPP_IN_STS BIT[0]
  INT_RT_STATUS_LOW VALUE 0x0
  INT_RT_STATUS_HIGH VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
 MPP_IN_TYPE BIT[0]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 MPP_IN_HIGH BIT[0]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
 MPP_IN_LOW BIT[0]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 MPP_IN_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 MPP_IN_EN_SET BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 MPP_IN_EN_CLR BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 MPP_IN_LATCHED_STS BIT[0]
  NO_INT_LATCHED VALUE 0x0
  INTERRUPT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 MPP_IN_PENDING_STS BIT[0]
  NO_INT_PENDING VALUE 0x0
  INTERRUPT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]
  MID0 VALUE 0x0
  MID1 VALUE 0x1
  MID2 VALUE 0x2
  MID3 VALUE 0x3

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]
  SR VALUE 0x0
  A VALUE 0x1

MODE_CTL ADDRESS 0x0040 RW
MODE_CTL RESET_VALUE 0x00
 MODE BIT[6:4]
  DIGITAL_INPUT VALUE 0x0
  DIGITAL_OUTPUT VALUE 0x1
  DIGITAL_IN_AND_OUT VALUE 0x2
  RESERVED3 VALUE 0x3
  ANALOG_INPUT VALUE 0x4
  ANALOG_OUTPUT VALUE 0x5
  CURRENT_SINK VALUE 0x6
  RESERVED7 VALUE 0x7
 EN_AND_SOURCE_SEL BIT[3:0]
  LOW VALUE 0x0
  HIGH VALUE 0x1
  PAIRED_MPP VALUE 0x2
  NOT_PAIRED_MPP VALUE 0x3
  RESERVED4 VALUE 0x4
  RESERVED5 VALUE 0x5
  RESERVED6 VALUE 0x6
  RESERVED7 VALUE 0x7
  DTEST1 VALUE 0x8
  NOT_DTEST1 VALUE 0x9
  DTEST2 VALUE 0xA
  NOT_DTEST2 VALUE 0xB
  DTEST3 VALUE 0xC
  NOT_DTEST3 VALUE 0xD
  DTEST4 VALUE 0xE
  NOT_DTEST4 VALUE 0xF

DIG_VIN_CTL ADDRESS 0x0041 RW
DIG_VIN_CTL RESET_VALUE 0x00
 VOLTAGE_SEL BIT[2:0]
  VIN0 VALUE 0x0
  VIN1 VALUE 0x1
  VIN2 VALUE 0x2
  VIN3 VALUE 0x3

DIG_IN_CTL ADDRESS 0x0043 RW
DIG_IN_CTL RESET_VALUE 0x00
 DTEST4 BIT[3]
  DTEST_DISABLED VALUE 0x0
  DTEST_ENABLED VALUE 0x1
 DTEST3 BIT[2]
  DTEST_DISABLED VALUE 0x0
  DTEST_ENABLED VALUE 0x1
 DTEST2 BIT[1]
  DTEST_DISABLED VALUE 0x0
  DTEST_ENABLED VALUE 0x1
 DTEST1 BIT[0]
  DTEST_DISABLED VALUE 0x0
  DTEST_ENABLED VALUE 0x1

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
 PERPH_EN BIT[7]
  MPP_DISABLED VALUE 0x0
  MPP_ENABLED VALUE 0x1

ANA_OUT_CTL ADDRESS 0x0048 RW
ANA_OUT_CTL RESET_VALUE 0x00
 REF_SEL BIT[2:0]
  VREF_1V25 VALUE 0x0
  VREF_0V625 VALUE 0x1
  VREF_0V3125 VALUE 0x2
  PAIRED_MPP VALUE 0x3
  ATEST1 VALUE 0x4
  ATEST2 VALUE 0x5
  ATEST3 VALUE 0x6
  ATEST4 VALUE 0x7

ANA_IN_CTL ADDRESS 0x004A RW
ANA_IN_CTL RESET_VALUE 0x00
 ROUTE_SEL BIT[2:0]
  HKADC5 VALUE 0x0
  HKADC6 VALUE 0x1
  HKADC7 VALUE 0x2
  HKADC8 VALUE 0x3
  ATEST1 VALUE 0x4
  ATEST2 VALUE 0x5
  ATEST3 VALUE 0x6
  ATEST4 VALUE 0x7

SINK_CTL ADDRESS 0x004C RW
SINK_CTL RESET_VALUE 0x00
 CURRENT_SEL BIT[2:0]
  CURRENT_5MA VALUE 0x0
  CURRENT_10MA VALUE 0x1
  CURRENT_15MA VALUE 0x2
  CURRENT_20MA VALUE 0x3
  CURRENT_25MA VALUE 0x4
  CURRENT_30MA VALUE 0x5
  CURRENT_35MA VALUE 0x6
  CURRENT_40MA VALUE 0x7

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
 ENABLE_PRESET BIT[0]
  PRESET_DISABLE VALUE 0x0
  PRESET_ENABLE VALUE 0x1

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  NORMAL_OPERATION VALUE 0x0
  SOFT_RESET_ASSERTED VALUE 0x1

MPP2_BASE BASE 0x0000A100 mpp2addr 31:0

 mpp2 MODULE OFFSET=MPP2_BASE+0x00000000 MAX=MPP2_BASE+0x000000FF APRE=MPP2_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM8950.MPP2_BASE.MPP2
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x11
 TYPE BIT[7:0]
  MPP VALUE 0x11

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x04
 SUBTYPE BIT[7:0]
  MPP_4CH_SINK VALUE 0x03
  ULT_MPP_4CH_SINK VALUE 0x04
  MPP_4CH_AOUT VALUE 0x05
  ULT_MPP_4CH_AOUT VALUE 0x06
  MPP_4CH_AOUT_SINK VALUE 0x07
  MPP_8CH_SINK VALUE 0x0B
  MPP_8CH_AOUT VALUE 0x0D
  MPP_8CH_AOUT_SINK VALUE 0x0F

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
 MPP_OK BIT[7]
  MPP_DISABLED VALUE 0x0
  MPP_ENABLED VALUE 0x1
 MPP_VAL BIT[0]
  MPP_INPUT_LOW VALUE 0x0
  MPP_INPUT_HIGH VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
 MPP_IN_STS BIT[0]
  INT_RT_STATUS_LOW VALUE 0x0
  INT_RT_STATUS_HIGH VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
 MPP_IN_TYPE BIT[0]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 MPP_IN_HIGH BIT[0]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
 MPP_IN_LOW BIT[0]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 MPP_IN_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 MPP_IN_EN_SET BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 MPP_IN_EN_CLR BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 MPP_IN_LATCHED_STS BIT[0]
  NO_INT_LATCHED VALUE 0x0
  INTERRUPT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 MPP_IN_PENDING_STS BIT[0]
  NO_INT_PENDING VALUE 0x0
  INTERRUPT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]
  MID0 VALUE 0x0
  MID1 VALUE 0x1
  MID2 VALUE 0x2
  MID3 VALUE 0x3

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]
  SR VALUE 0x0
  A VALUE 0x1

MODE_CTL ADDRESS 0x0040 RW
MODE_CTL RESET_VALUE 0x00
 MODE BIT[6:4]
  DIGITAL_INPUT VALUE 0x0
  DIGITAL_OUTPUT VALUE 0x1
  DIGITAL_IN_AND_OUT VALUE 0x2
  RESERVED3 VALUE 0x3
  ANALOG_INPUT VALUE 0x4
  ANALOG_OUTPUT VALUE 0x5
  CURRENT_SINK VALUE 0x6
  RESERVED7 VALUE 0x7
 EN_AND_SOURCE_SEL BIT[3:0]
  LOW VALUE 0x0
  HIGH VALUE 0x1
  PAIRED_MPP VALUE 0x2
  NOT_PAIRED_MPP VALUE 0x3
  RESERVED4 VALUE 0x4
  RESERVED5 VALUE 0x5
  RESERVED6 VALUE 0x6
  RESERVED7 VALUE 0x7
  DTEST1 VALUE 0x8
  NOT_DTEST1 VALUE 0x9
  DTEST2 VALUE 0xA
  NOT_DTEST2 VALUE 0xB
  DTEST3 VALUE 0xC
  NOT_DTEST3 VALUE 0xD
  DTEST4 VALUE 0xE
  NOT_DTEST4 VALUE 0xF

DIG_VIN_CTL ADDRESS 0x0041 RW
DIG_VIN_CTL RESET_VALUE 0x00
 VOLTAGE_SEL BIT[2:0]
  VIN0 VALUE 0x0
  VIN1 VALUE 0x1
  VIN2 VALUE 0x2
  VIN3 VALUE 0x3

DIG_IN_CTL ADDRESS 0x0043 RW
DIG_IN_CTL RESET_VALUE 0x00
 DTEST4 BIT[3]
  DTEST_DISABLED VALUE 0x0
  DTEST_ENABLED VALUE 0x1
 DTEST3 BIT[2]
  DTEST_DISABLED VALUE 0x0
  DTEST_ENABLED VALUE 0x1
 DTEST2 BIT[1]
  DTEST_DISABLED VALUE 0x0
  DTEST_ENABLED VALUE 0x1
 DTEST1 BIT[0]
  DTEST_DISABLED VALUE 0x0
  DTEST_ENABLED VALUE 0x1

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
 PERPH_EN BIT[7]
  MPP_DISABLED VALUE 0x0
  MPP_ENABLED VALUE 0x1

ANA_OUT_CTL ADDRESS 0x0048 RW
ANA_OUT_CTL RESET_VALUE 0x00
 REF_SEL BIT[2:0]
  VREF_1V25 VALUE 0x0
  VREF_0V625 VALUE 0x1
  VREF_0V3125 VALUE 0x2
  PAIRED_MPP VALUE 0x3
  ATEST1 VALUE 0x4
  ATEST2 VALUE 0x5
  ATEST3 VALUE 0x6
  ATEST4 VALUE 0x7

ANA_IN_CTL ADDRESS 0x004A RW
ANA_IN_CTL RESET_VALUE 0x00
 ROUTE_SEL BIT[2:0]
  HKADC5 VALUE 0x0
  HKADC6 VALUE 0x1
  HKADC7 VALUE 0x2
  HKADC8 VALUE 0x3
  ATEST1 VALUE 0x4
  ATEST2 VALUE 0x5
  ATEST3 VALUE 0x6
  ATEST4 VALUE 0x7

SINK_CTL ADDRESS 0x004C RW
SINK_CTL RESET_VALUE 0x00
 CURRENT_SEL BIT[2:0]
  CURRENT_5MA VALUE 0x0
  CURRENT_10MA VALUE 0x1
  CURRENT_15MA VALUE 0x2
  CURRENT_20MA VALUE 0x3
  CURRENT_25MA VALUE 0x4
  CURRENT_30MA VALUE 0x5
  CURRENT_35MA VALUE 0x6
  CURRENT_40MA VALUE 0x7

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
 ENABLE_PRESET BIT[0]
  PRESET_DISABLE VALUE 0x0
  PRESET_ENABLE VALUE 0x1

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  NORMAL_OPERATION VALUE 0x0
  SOFT_RESET_ASSERTED VALUE 0x1

MPP3_BASE BASE 0x0000A200 mpp3addr 31:0

 mpp3 MODULE OFFSET=MPP3_BASE+0x00000000 MAX=MPP3_BASE+0x000000FF APRE=MPP3_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM8950.MPP3_BASE.MPP3
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x11
 TYPE BIT[7:0]
  MPP VALUE 0x11

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x06
 SUBTYPE BIT[7:0]
  MPP_4CH_SINK VALUE 0x03
  ULT_MPP_4CH_SINK VALUE 0x04
  MPP_4CH_AOUT VALUE 0x05
  ULT_MPP_4CH_AOUT VALUE 0x06
  MPP_4CH_AOUT_SINK VALUE 0x07
  MPP_8CH_SINK VALUE 0x0B
  MPP_8CH_AOUT VALUE 0x0D
  MPP_8CH_AOUT_SINK VALUE 0x0F

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
 MPP_OK BIT[7]
  MPP_DISABLED VALUE 0x0
  MPP_ENABLED VALUE 0x1
 MPP_VAL BIT[0]
  MPP_INPUT_LOW VALUE 0x0
  MPP_INPUT_HIGH VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
 MPP_IN_STS BIT[0]
  INT_RT_STATUS_LOW VALUE 0x0
  INT_RT_STATUS_HIGH VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
 MPP_IN_TYPE BIT[0]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 MPP_IN_HIGH BIT[0]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
 MPP_IN_LOW BIT[0]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 MPP_IN_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 MPP_IN_EN_SET BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 MPP_IN_EN_CLR BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 MPP_IN_LATCHED_STS BIT[0]
  NO_INT_LATCHED VALUE 0x0
  INTERRUPT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 MPP_IN_PENDING_STS BIT[0]
  NO_INT_PENDING VALUE 0x0
  INTERRUPT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]
  MID0 VALUE 0x0
  MID1 VALUE 0x1
  MID2 VALUE 0x2
  MID3 VALUE 0x3

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]
  SR VALUE 0x0
  A VALUE 0x1

MODE_CTL ADDRESS 0x0040 RW
MODE_CTL RESET_VALUE 0x00
 MODE BIT[6:4]
  DIGITAL_INPUT VALUE 0x0
  DIGITAL_OUTPUT VALUE 0x1
  DIGITAL_IN_AND_OUT VALUE 0x2
  RESERVED3 VALUE 0x3
  ANALOG_INPUT VALUE 0x4
  ANALOG_OUTPUT VALUE 0x5
  CURRENT_SINK VALUE 0x6
  RESERVED7 VALUE 0x7
 EN_AND_SOURCE_SEL BIT[3:0]
  LOW VALUE 0x0
  HIGH VALUE 0x1
  PAIRED_MPP VALUE 0x2
  NOT_PAIRED_MPP VALUE 0x3
  RESERVED4 VALUE 0x4
  RESERVED5 VALUE 0x5
  RESERVED6 VALUE 0x6
  RESERVED7 VALUE 0x7
  DTEST1 VALUE 0x8
  NOT_DTEST1 VALUE 0x9
  DTEST2 VALUE 0xA
  NOT_DTEST2 VALUE 0xB
  DTEST3 VALUE 0xC
  NOT_DTEST3 VALUE 0xD
  DTEST4 VALUE 0xE
  NOT_DTEST4 VALUE 0xF

DIG_VIN_CTL ADDRESS 0x0041 RW
DIG_VIN_CTL RESET_VALUE 0x00
 VOLTAGE_SEL BIT[2:0]
  VIN0 VALUE 0x0
  VIN1 VALUE 0x1
  VIN2 VALUE 0x2
  VIN3 VALUE 0x3

DIG_IN_CTL ADDRESS 0x0043 RW
DIG_IN_CTL RESET_VALUE 0x00
 DTEST4 BIT[3]
  DTEST_DISABLED VALUE 0x0
  DTEST_ENABLED VALUE 0x1
 DTEST3 BIT[2]
  DTEST_DISABLED VALUE 0x0
  DTEST_ENABLED VALUE 0x1
 DTEST2 BIT[1]
  DTEST_DISABLED VALUE 0x0
  DTEST_ENABLED VALUE 0x1
 DTEST1 BIT[0]
  DTEST_DISABLED VALUE 0x0
  DTEST_ENABLED VALUE 0x1

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
 PERPH_EN BIT[7]
  MPP_DISABLED VALUE 0x0
  MPP_ENABLED VALUE 0x1

ANA_OUT_CTL ADDRESS 0x0048 RW
ANA_OUT_CTL RESET_VALUE 0x00
 REF_SEL BIT[2:0]
  VREF_1V25 VALUE 0x0
  VREF_0V625 VALUE 0x1
  VREF_0V3125 VALUE 0x2
  PAIRED_MPP VALUE 0x3
  ATEST1 VALUE 0x4
  ATEST2 VALUE 0x5
  ATEST3 VALUE 0x6
  ATEST4 VALUE 0x7

ANA_IN_CTL ADDRESS 0x004A RW
ANA_IN_CTL RESET_VALUE 0x00
 ROUTE_SEL BIT[2:0]
  HKADC5 VALUE 0x0
  HKADC6 VALUE 0x1
  HKADC7 VALUE 0x2
  HKADC8 VALUE 0x3
  ATEST1 VALUE 0x4
  ATEST2 VALUE 0x5
  ATEST3 VALUE 0x6
  ATEST4 VALUE 0x7

SINK_CTL ADDRESS 0x004C RW
SINK_CTL RESET_VALUE 0x00
 CURRENT_SEL BIT[2:0]
  CURRENT_5MA VALUE 0x0
  CURRENT_10MA VALUE 0x1
  CURRENT_15MA VALUE 0x2
  CURRENT_20MA VALUE 0x3
  CURRENT_25MA VALUE 0x4
  CURRENT_30MA VALUE 0x5
  CURRENT_35MA VALUE 0x6
  CURRENT_40MA VALUE 0x7

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
 ENABLE_PRESET BIT[0]
  PRESET_DISABLE VALUE 0x0
  PRESET_ENABLE VALUE 0x1

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  NORMAL_OPERATION VALUE 0x0
  SOFT_RESET_ASSERTED VALUE 0x1

MPP4_BASE BASE 0x0000A300 mpp4addr 31:0

 mpp4 MODULE OFFSET=MPP4_BASE+0x00000000 MAX=MPP4_BASE+0x000000FF APRE=MPP4_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM8950.MPP4_BASE.MPP4
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x11
 TYPE BIT[7:0]
  MPP VALUE 0x11

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x04
 SUBTYPE BIT[7:0]
  MPP_4CH_SINK VALUE 0x03
  ULT_MPP_4CH_SINK VALUE 0x04
  MPP_4CH_AOUT VALUE 0x05
  ULT_MPP_4CH_AOUT VALUE 0x06
  MPP_4CH_AOUT_SINK VALUE 0x07
  MPP_8CH_SINK VALUE 0x0B
  MPP_8CH_AOUT VALUE 0x0D
  MPP_8CH_AOUT_SINK VALUE 0x0F

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
 MPP_OK BIT[7]
  MPP_DISABLED VALUE 0x0
  MPP_ENABLED VALUE 0x1
 MPP_VAL BIT[0]
  MPP_INPUT_LOW VALUE 0x0
  MPP_INPUT_HIGH VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
 MPP_IN_STS BIT[0]
  INT_RT_STATUS_LOW VALUE 0x0
  INT_RT_STATUS_HIGH VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
 MPP_IN_TYPE BIT[0]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 MPP_IN_HIGH BIT[0]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
 MPP_IN_LOW BIT[0]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 MPP_IN_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 MPP_IN_EN_SET BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 MPP_IN_EN_CLR BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 MPP_IN_LATCHED_STS BIT[0]
  NO_INT_LATCHED VALUE 0x0
  INTERRUPT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 MPP_IN_PENDING_STS BIT[0]
  NO_INT_PENDING VALUE 0x0
  INTERRUPT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]
  MID0 VALUE 0x0
  MID1 VALUE 0x1
  MID2 VALUE 0x2
  MID3 VALUE 0x3

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]
  SR VALUE 0x0
  A VALUE 0x1

MODE_CTL ADDRESS 0x0040 RW
MODE_CTL RESET_VALUE 0x00
 MODE BIT[6:4]
  DIGITAL_INPUT VALUE 0x0
  DIGITAL_OUTPUT VALUE 0x1
  DIGITAL_IN_AND_OUT VALUE 0x2
  RESERVED3 VALUE 0x3
  ANALOG_INPUT VALUE 0x4
  ANALOG_OUTPUT VALUE 0x5
  CURRENT_SINK VALUE 0x6
  RESERVED7 VALUE 0x7
 EN_AND_SOURCE_SEL BIT[3:0]
  LOW VALUE 0x0
  HIGH VALUE 0x1
  PAIRED_MPP VALUE 0x2
  NOT_PAIRED_MPP VALUE 0x3
  RESERVED4 VALUE 0x4
  RESERVED5 VALUE 0x5
  RESERVED6 VALUE 0x6
  RESERVED7 VALUE 0x7
  DTEST1 VALUE 0x8
  NOT_DTEST1 VALUE 0x9
  DTEST2 VALUE 0xA
  NOT_DTEST2 VALUE 0xB
  DTEST3 VALUE 0xC
  NOT_DTEST3 VALUE 0xD
  DTEST4 VALUE 0xE
  NOT_DTEST4 VALUE 0xF

DIG_VIN_CTL ADDRESS 0x0041 RW
DIG_VIN_CTL RESET_VALUE 0x00
 VOLTAGE_SEL BIT[2:0]
  VIN0 VALUE 0x0
  VIN1 VALUE 0x1
  VIN2 VALUE 0x2
  VIN3 VALUE 0x3

DIG_IN_CTL ADDRESS 0x0043 RW
DIG_IN_CTL RESET_VALUE 0x00
 DTEST4 BIT[3]
  DTEST_DISABLED VALUE 0x0
  DTEST_ENABLED VALUE 0x1
 DTEST3 BIT[2]
  DTEST_DISABLED VALUE 0x0
  DTEST_ENABLED VALUE 0x1
 DTEST2 BIT[1]
  DTEST_DISABLED VALUE 0x0
  DTEST_ENABLED VALUE 0x1
 DTEST1 BIT[0]
  DTEST_DISABLED VALUE 0x0
  DTEST_ENABLED VALUE 0x1

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
 PERPH_EN BIT[7]
  MPP_DISABLED VALUE 0x0
  MPP_ENABLED VALUE 0x1

ANA_OUT_CTL ADDRESS 0x0048 RW
ANA_OUT_CTL RESET_VALUE 0x00
 REF_SEL BIT[2:0]
  VREF_1V25 VALUE 0x0
  VREF_0V625 VALUE 0x1
  VREF_0V3125 VALUE 0x2
  PAIRED_MPP VALUE 0x3
  ATEST1 VALUE 0x4
  ATEST2 VALUE 0x5
  ATEST3 VALUE 0x6
  ATEST4 VALUE 0x7

ANA_IN_CTL ADDRESS 0x004A RW
ANA_IN_CTL RESET_VALUE 0x00
 ROUTE_SEL BIT[2:0]
  HKADC5 VALUE 0x0
  HKADC6 VALUE 0x1
  HKADC7 VALUE 0x2
  HKADC8 VALUE 0x3
  ATEST1 VALUE 0x4
  ATEST2 VALUE 0x5
  ATEST3 VALUE 0x6
  ATEST4 VALUE 0x7

SINK_CTL ADDRESS 0x004C RW
SINK_CTL RESET_VALUE 0x00
 CURRENT_SEL BIT[2:0]
  CURRENT_5MA VALUE 0x0
  CURRENT_10MA VALUE 0x1
  CURRENT_15MA VALUE 0x2
  CURRENT_20MA VALUE 0x3
  CURRENT_25MA VALUE 0x4
  CURRENT_30MA VALUE 0x5
  CURRENT_35MA VALUE 0x6
  CURRENT_40MA VALUE 0x7

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
 ENABLE_PRESET BIT[0]
  PRESET_DISABLE VALUE 0x0
  PRESET_ENABLE VALUE 0x1

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  NORMAL_OPERATION VALUE 0x0
  SOFT_RESET_ASSERTED VALUE 0x1

GPIO1_BASE BASE 0x0000C000 gpio1addr 31:0

 gpio1 MODULE OFFSET=GPIO1_BASE+0x00000000 MAX=GPIO1_BASE+0x000000FF APRE=GPIO1_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM8950.GPIO1_BASE.GPIO1
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x01
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x10
 TYPE BIT[7:0]
  GPIO VALUE 0x10

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x05
 SUBTYPE BIT[7:0]
  GPIO_4CH VALUE 0x01
  GPIOC_4CH VALUE 0x05
  GPIO_8CH VALUE 0x09
  GPIOC_8CH VALUE 0x0D

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
 GPIO_OK BIT[7]
  GPIO_DISABLED VALUE 0x0
  GPIO_ENABLED VALUE 0x1
 GPIO_VAL BIT[0]
  GPIO_INPUT_LOW VALUE 0x0
  GPIO_INPUT_HIGH VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
 GPIO_IN_STS BIT[0]
  INT_RT_STATUS_LOW VALUE 0x0
  INT_RT_STATUS_HIGH VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
 GPIO_IN_TYPE BIT[0]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 GPIO_IN_HIGH BIT[0]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
 GPIO_IN_LOW BIT[0]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 GPIO_IN_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 GPIO_IN_EN_SET BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 GPIO_IN_EN_CLR BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 GPIO_IN_LATCHED_STS BIT[0]
  NO_INT_LATCHED VALUE 0x0
  INTERRUPT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 GPIO_IN_PENDING_STS BIT[0]
  NO_INT_PENDING VALUE 0x0
  INTERRUPT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]
  MID0 VALUE 0x0
  MID1 VALUE 0x1
  MID2 VALUE 0x2
  MID3 VALUE 0x3

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]
  SR VALUE 0x0
  A VALUE 0x1

MODE_CTL ADDRESS 0x0040 RW
MODE_CTL RESET_VALUE 0x00
 MODE BIT[6:4]
  DIGITAL_INPUT VALUE 0x0
  DIGITAL_OUTPUT VALUE 0x1
  DIGITAL_IN_AND_OUT VALUE 0x2
  RESERVED VALUE 0x3
 EN_AND_SOURCE_SEL BIT[3:0]
  LOW VALUE 0x0
  HIGH VALUE 0x1
  PAIRED_GPIO VALUE 0x2
  NOT_PAIRED_GPIO VALUE 0x3
  SPECIAL_FUNCTION1 VALUE 0x4
  NOT_SPECIAL_FUNCTION1 VALUE 0x5
  SPECIAL_FUNCTION2 VALUE 0x6
  NOT_SPECIAL_FUNCTION2 VALUE 0x7
  DTEST1 VALUE 0x8
  NOT_DTEST1 VALUE 0x9
  DTEST2 VALUE 0xA
  NOT_DTEST2 VALUE 0xB
  DTEST3 VALUE 0xC
  NOT_DTEST3 VALUE 0xD
  DTEST4 VALUE 0xE
  NOT_DTEST4 VALUE 0xF

DIG_VIN_CTL ADDRESS 0x0041 RW
DIG_VIN_CTL RESET_VALUE 0x00
 VOLTAGE_SEL BIT[2:0]
  VIN0 VALUE 0x0
  VIN1 VALUE 0x1
  VIN2 VALUE 0x2
  VIN3 VALUE 0x3
  RESERVED4 VALUE 0x4
  RESERVED5 VALUE 0x5
  RESERVED6 VALUE 0x6
  RESERVED7 VALUE 0x7

DIG_PULL_CTL ADDRESS 0x0042 RW
DIG_PULL_CTL RESET_VALUE 0x04
 PULLUP_SEL BIT[2:0]
  PULLUP_30UA VALUE 0x0
  PULLUP_1P5UA VALUE 0x1
  PULLUP_31P5UA VALUE 0x2
  PULLUP_1P5UA_30UA_BOOST VALUE 0x3
  PULLDOWN_10UA VALUE 0x4
  NO_PULL VALUE 0x5
  RESERVED6 VALUE 0x6
  RESERVED7 VALUE 0x7

DIG_IN_CTL ADDRESS 0x0043 RW
DIG_IN_CTL RESET_VALUE 0x00
 DTEST4 BIT[3]
  DTEST_DISABLED VALUE 0x0
  DTEST_ENABLED VALUE 0x1
 DTEST3 BIT[2]
  DTEST_DISABLED VALUE 0x0
  DTEST_ENABLED VALUE 0x1
 DTEST2 BIT[1]
  DTEST_DISABLED VALUE 0x0
  DTEST_ENABLED VALUE 0x1
 DTEST1 BIT[0]
  DTEST_DISABLED VALUE 0x0
  DTEST_ENABLED VALUE 0x1

DIG_OUT_CTL ADDRESS 0x0045 RW
DIG_OUT_CTL RESET_VALUE 0x01
 OUTPUT_TYPE BIT[5:4]
  CMOS VALUE 0x0
  OPEN_HIGH VALUE 0x1
  OPEN_LOW VALUE 0x2
 OUTPUT_DRV_SEL BIT[1:0]
  RESERVED VALUE 0x0
  LOW VALUE 0x1
  MED VALUE 0x2
  HIGH VALUE 0x3

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x80
 PERPH_EN BIT[7]
  GPIO_DISABLED VALUE 0x0
  GPIO_ENABLED VALUE 0x1

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x01
 ENABLE_PRESET BIT[0]
  PRESET_DISABLE VALUE 0x0
  PRESET_ENABLE VALUE 0x1

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  NORMAL_OPERATION VALUE 0x0
  SOFT_RESET_ASSERTED VALUE 0x1

GPIO2_BASE BASE 0x0000C100 gpio2addr 31:0

 gpio2 MODULE OFFSET=GPIO2_BASE+0x00000000 MAX=GPIO2_BASE+0x000000FF APRE=GPIO2_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM8950.GPIO2_BASE.GPIO2
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x01
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x10
 TYPE BIT[7:0]
  GPIO VALUE 0x10

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x05
 SUBTYPE BIT[7:0]
  GPIO_4CH VALUE 0x01
  GPIOC_4CH VALUE 0x05
  GPIO_8CH VALUE 0x09
  GPIOC_8CH VALUE 0x0D

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
 GPIO_OK BIT[7]
  GPIO_DISABLED VALUE 0x0
  GPIO_ENABLED VALUE 0x1
 GPIO_VAL BIT[0]
  GPIO_INPUT_LOW VALUE 0x0
  GPIO_INPUT_HIGH VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
 GPIO_IN_STS BIT[0]
  INT_RT_STATUS_LOW VALUE 0x0
  INT_RT_STATUS_HIGH VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
 GPIO_IN_TYPE BIT[0]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 GPIO_IN_HIGH BIT[0]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
 GPIO_IN_LOW BIT[0]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 GPIO_IN_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 GPIO_IN_EN_SET BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 GPIO_IN_EN_CLR BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 GPIO_IN_LATCHED_STS BIT[0]
  NO_INT_LATCHED VALUE 0x0
  INTERRUPT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 GPIO_IN_PENDING_STS BIT[0]
  NO_INT_PENDING VALUE 0x0
  INTERRUPT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]
  MID0 VALUE 0x0
  MID1 VALUE 0x1
  MID2 VALUE 0x2
  MID3 VALUE 0x3

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]
  SR VALUE 0x0
  A VALUE 0x1

MODE_CTL ADDRESS 0x0040 RW
MODE_CTL RESET_VALUE 0x00
 MODE BIT[6:4]
  DIGITAL_INPUT VALUE 0x0
  DIGITAL_OUTPUT VALUE 0x1
  DIGITAL_IN_AND_OUT VALUE 0x2
  RESERVED VALUE 0x3
 EN_AND_SOURCE_SEL BIT[3:0]
  LOW VALUE 0x0
  HIGH VALUE 0x1
  PAIRED_GPIO VALUE 0x2
  NOT_PAIRED_GPIO VALUE 0x3
  SPECIAL_FUNCTION1 VALUE 0x4
  NOT_SPECIAL_FUNCTION1 VALUE 0x5
  SPECIAL_FUNCTION2 VALUE 0x6
  NOT_SPECIAL_FUNCTION2 VALUE 0x7
  DTEST1 VALUE 0x8
  NOT_DTEST1 VALUE 0x9
  DTEST2 VALUE 0xA
  NOT_DTEST2 VALUE 0xB
  DTEST3 VALUE 0xC
  NOT_DTEST3 VALUE 0xD
  DTEST4 VALUE 0xE
  NOT_DTEST4 VALUE 0xF

DIG_VIN_CTL ADDRESS 0x0041 RW
DIG_VIN_CTL RESET_VALUE 0x00
 VOLTAGE_SEL BIT[2:0]
  VIN0 VALUE 0x0
  VIN1 VALUE 0x1
  VIN2 VALUE 0x2
  VIN3 VALUE 0x3
  RESERVED4 VALUE 0x4
  RESERVED5 VALUE 0x5
  RESERVED6 VALUE 0x6
  RESERVED7 VALUE 0x7

DIG_PULL_CTL ADDRESS 0x0042 RW
DIG_PULL_CTL RESET_VALUE 0x04
 PULLUP_SEL BIT[2:0]
  PULLUP_30UA VALUE 0x0
  PULLUP_1P5UA VALUE 0x1
  PULLUP_31P5UA VALUE 0x2
  PULLUP_1P5UA_30UA_BOOST VALUE 0x3
  PULLDOWN_10UA VALUE 0x4
  NO_PULL VALUE 0x5
  RESERVED6 VALUE 0x6
  RESERVED7 VALUE 0x7

DIG_IN_CTL ADDRESS 0x0043 RW
DIG_IN_CTL RESET_VALUE 0x00
 DTEST4 BIT[3]
  DTEST_DISABLED VALUE 0x0
  DTEST_ENABLED VALUE 0x1
 DTEST3 BIT[2]
  DTEST_DISABLED VALUE 0x0
  DTEST_ENABLED VALUE 0x1
 DTEST2 BIT[1]
  DTEST_DISABLED VALUE 0x0
  DTEST_ENABLED VALUE 0x1
 DTEST1 BIT[0]
  DTEST_DISABLED VALUE 0x0
  DTEST_ENABLED VALUE 0x1

DIG_OUT_CTL ADDRESS 0x0045 RW
DIG_OUT_CTL RESET_VALUE 0x01
 OUTPUT_TYPE BIT[5:4]
  CMOS VALUE 0x0
  OPEN_HIGH VALUE 0x1
  OPEN_LOW VALUE 0x2
 OUTPUT_DRV_SEL BIT[1:0]
  RESERVED VALUE 0x0
  LOW VALUE 0x1
  MED VALUE 0x2
  HIGH VALUE 0x3

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x80
 PERPH_EN BIT[7]
  GPIO_DISABLED VALUE 0x0
  GPIO_ENABLED VALUE 0x1

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x01
 ENABLE_PRESET BIT[0]
  PRESET_DISABLE VALUE 0x0
  PRESET_ENABLE VALUE 0x1

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  NORMAL_OPERATION VALUE 0x0
  SOFT_RESET_ASSERTED VALUE 0x1

GPIO3_BASE BASE 0x0000C200 gpio3addr 31:0

 gpio3 MODULE OFFSET=GPIO3_BASE+0x00000000 MAX=GPIO3_BASE+0x000000FF APRE=GPIO3_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM8950.GPIO3_BASE.GPIO3
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x01
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x10
 TYPE BIT[7:0]
  GPIO VALUE 0x10

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x01
 SUBTYPE BIT[7:0]
  GPIO_4CH VALUE 0x01
  GPIOC_4CH VALUE 0x05
  GPIO_8CH VALUE 0x09
  GPIOC_8CH VALUE 0x0D

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
 GPIO_OK BIT[7]
  GPIO_DISABLED VALUE 0x0
  GPIO_ENABLED VALUE 0x1
 GPIO_VAL BIT[0]
  GPIO_INPUT_LOW VALUE 0x0
  GPIO_INPUT_HIGH VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
 GPIO_IN_STS BIT[0]
  INT_RT_STATUS_LOW VALUE 0x0
  INT_RT_STATUS_HIGH VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
 GPIO_IN_TYPE BIT[0]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 GPIO_IN_HIGH BIT[0]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
 GPIO_IN_LOW BIT[0]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 GPIO_IN_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 GPIO_IN_EN_SET BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 GPIO_IN_EN_CLR BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 GPIO_IN_LATCHED_STS BIT[0]
  NO_INT_LATCHED VALUE 0x0
  INTERRUPT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 GPIO_IN_PENDING_STS BIT[0]
  NO_INT_PENDING VALUE 0x0
  INTERRUPT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]
  MID0 VALUE 0x0
  MID1 VALUE 0x1
  MID2 VALUE 0x2
  MID3 VALUE 0x3

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]
  SR VALUE 0x0
  A VALUE 0x1

MODE_CTL ADDRESS 0x0040 RW
MODE_CTL RESET_VALUE 0x00
 MODE BIT[6:4]
  DIGITAL_INPUT VALUE 0x0
  DIGITAL_OUTPUT VALUE 0x1
  DIGITAL_IN_AND_OUT VALUE 0x2
  RESERVED VALUE 0x3
 EN_AND_SOURCE_SEL BIT[3:0]
  LOW VALUE 0x0
  HIGH VALUE 0x1
  PAIRED_GPIO VALUE 0x2
  NOT_PAIRED_GPIO VALUE 0x3
  SPECIAL_FUNCTION1 VALUE 0x4
  NOT_SPECIAL_FUNCTION1 VALUE 0x5
  SPECIAL_FUNCTION2 VALUE 0x6
  NOT_SPECIAL_FUNCTION2 VALUE 0x7
  DTEST1 VALUE 0x8
  NOT_DTEST1 VALUE 0x9
  DTEST2 VALUE 0xA
  NOT_DTEST2 VALUE 0xB
  DTEST3 VALUE 0xC
  NOT_DTEST3 VALUE 0xD
  DTEST4 VALUE 0xE
  NOT_DTEST4 VALUE 0xF

DIG_VIN_CTL ADDRESS 0x0041 RW
DIG_VIN_CTL RESET_VALUE 0x00
 VOLTAGE_SEL BIT[2:0]
  VIN0 VALUE 0x0
  VIN1 VALUE 0x1
  VIN2 VALUE 0x2
  VIN3 VALUE 0x3
  RESERVED4 VALUE 0x4
  RESERVED5 VALUE 0x5
  RESERVED6 VALUE 0x6
  RESERVED7 VALUE 0x7

DIG_PULL_CTL ADDRESS 0x0042 RW
DIG_PULL_CTL RESET_VALUE 0x04
 PULLUP_SEL BIT[2:0]
  PULLUP_30UA VALUE 0x0
  PULLUP_1P5UA VALUE 0x1
  PULLUP_31P5UA VALUE 0x2
  PULLUP_1P5UA_30UA_BOOST VALUE 0x3
  PULLDOWN_10UA VALUE 0x4
  NO_PULL VALUE 0x5
  RESERVED6 VALUE 0x6
  RESERVED7 VALUE 0x7

DIG_IN_CTL ADDRESS 0x0043 RW
DIG_IN_CTL RESET_VALUE 0x00
 DTEST4 BIT[3]
  DTEST_DISABLED VALUE 0x0
  DTEST_ENABLED VALUE 0x1
 DTEST3 BIT[2]
  DTEST_DISABLED VALUE 0x0
  DTEST_ENABLED VALUE 0x1
 DTEST2 BIT[1]
  DTEST_DISABLED VALUE 0x0
  DTEST_ENABLED VALUE 0x1
 DTEST1 BIT[0]
  DTEST_DISABLED VALUE 0x0
  DTEST_ENABLED VALUE 0x1

DIG_OUT_CTL ADDRESS 0x0045 RW
DIG_OUT_CTL RESET_VALUE 0x01
 OUTPUT_TYPE BIT[5:4]
  CMOS VALUE 0x0
  OPEN_HIGH VALUE 0x1
  OPEN_LOW VALUE 0x2
 OUTPUT_DRV_SEL BIT[1:0]
  RESERVED VALUE 0x0
  LOW VALUE 0x1
  MED VALUE 0x2
  HIGH VALUE 0x3

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x80
 PERPH_EN BIT[7]
  GPIO_DISABLED VALUE 0x0
  GPIO_ENABLED VALUE 0x1

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x01
 ENABLE_PRESET BIT[0]
  PRESET_DISABLE VALUE 0x0
  PRESET_ENABLE VALUE 0x1

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  NORMAL_OPERATION VALUE 0x0
  SOFT_RESET_ASSERTED VALUE 0x1

GPIO4_BASE BASE 0x0000C300 gpio4addr 31:0

 gpio4 MODULE OFFSET=GPIO4_BASE+0x00000000 MAX=GPIO4_BASE+0x000000FF APRE=GPIO4_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM8950.GPIO4_BASE.GPIO4
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x01
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x10
 TYPE BIT[7:0]
  GPIO VALUE 0x10

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x01
 SUBTYPE BIT[7:0]
  GPIO_4CH VALUE 0x01
  GPIOC_4CH VALUE 0x05
  GPIO_8CH VALUE 0x09
  GPIOC_8CH VALUE 0x0D

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
 GPIO_OK BIT[7]
  GPIO_DISABLED VALUE 0x0
  GPIO_ENABLED VALUE 0x1
 GPIO_VAL BIT[0]
  GPIO_INPUT_LOW VALUE 0x0
  GPIO_INPUT_HIGH VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
 GPIO_IN_STS BIT[0]
  INT_RT_STATUS_LOW VALUE 0x0
  INT_RT_STATUS_HIGH VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
 GPIO_IN_TYPE BIT[0]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 GPIO_IN_HIGH BIT[0]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
 GPIO_IN_LOW BIT[0]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 GPIO_IN_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 GPIO_IN_EN_SET BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 GPIO_IN_EN_CLR BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 GPIO_IN_LATCHED_STS BIT[0]
  NO_INT_LATCHED VALUE 0x0
  INTERRUPT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 GPIO_IN_PENDING_STS BIT[0]
  NO_INT_PENDING VALUE 0x0
  INTERRUPT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]
  MID0 VALUE 0x0
  MID1 VALUE 0x1
  MID2 VALUE 0x2
  MID3 VALUE 0x3

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]
  SR VALUE 0x0
  A VALUE 0x1

MODE_CTL ADDRESS 0x0040 RW
MODE_CTL RESET_VALUE 0x00
 MODE BIT[6:4]
  DIGITAL_INPUT VALUE 0x0
  DIGITAL_OUTPUT VALUE 0x1
  DIGITAL_IN_AND_OUT VALUE 0x2
  RESERVED VALUE 0x3
 EN_AND_SOURCE_SEL BIT[3:0]
  LOW VALUE 0x0
  HIGH VALUE 0x1
  PAIRED_GPIO VALUE 0x2
  NOT_PAIRED_GPIO VALUE 0x3
  SPECIAL_FUNCTION1 VALUE 0x4
  NOT_SPECIAL_FUNCTION1 VALUE 0x5
  SPECIAL_FUNCTION2 VALUE 0x6
  NOT_SPECIAL_FUNCTION2 VALUE 0x7
  DTEST1 VALUE 0x8
  NOT_DTEST1 VALUE 0x9
  DTEST2 VALUE 0xA
  NOT_DTEST2 VALUE 0xB
  DTEST3 VALUE 0xC
  NOT_DTEST3 VALUE 0xD
  DTEST4 VALUE 0xE
  NOT_DTEST4 VALUE 0xF

DIG_VIN_CTL ADDRESS 0x0041 RW
DIG_VIN_CTL RESET_VALUE 0x00
 VOLTAGE_SEL BIT[2:0]
  VIN0 VALUE 0x0
  VIN1 VALUE 0x1
  VIN2 VALUE 0x2
  VIN3 VALUE 0x3
  RESERVED4 VALUE 0x4
  RESERVED5 VALUE 0x5
  RESERVED6 VALUE 0x6
  RESERVED7 VALUE 0x7

DIG_PULL_CTL ADDRESS 0x0042 RW
DIG_PULL_CTL RESET_VALUE 0x04
 PULLUP_SEL BIT[2:0]
  PULLUP_30UA VALUE 0x0
  PULLUP_1P5UA VALUE 0x1
  PULLUP_31P5UA VALUE 0x2
  PULLUP_1P5UA_30UA_BOOST VALUE 0x3
  PULLDOWN_10UA VALUE 0x4
  NO_PULL VALUE 0x5
  RESERVED6 VALUE 0x6
  RESERVED7 VALUE 0x7

DIG_IN_CTL ADDRESS 0x0043 RW
DIG_IN_CTL RESET_VALUE 0x00
 DTEST4 BIT[3]
  DTEST_DISABLED VALUE 0x0
  DTEST_ENABLED VALUE 0x1
 DTEST3 BIT[2]
  DTEST_DISABLED VALUE 0x0
  DTEST_ENABLED VALUE 0x1
 DTEST2 BIT[1]
  DTEST_DISABLED VALUE 0x0
  DTEST_ENABLED VALUE 0x1
 DTEST1 BIT[0]
  DTEST_DISABLED VALUE 0x0
  DTEST_ENABLED VALUE 0x1

DIG_OUT_CTL ADDRESS 0x0045 RW
DIG_OUT_CTL RESET_VALUE 0x01
 OUTPUT_TYPE BIT[5:4]
  CMOS VALUE 0x0
  OPEN_HIGH VALUE 0x1
  OPEN_LOW VALUE 0x2
 OUTPUT_DRV_SEL BIT[1:0]
  RESERVED VALUE 0x0
  LOW VALUE 0x1
  MED VALUE 0x2
  HIGH VALUE 0x3

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x80
 PERPH_EN BIT[7]
  GPIO_DISABLED VALUE 0x0
  GPIO_ENABLED VALUE 0x1

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x01
 ENABLE_PRESET BIT[0]
  PRESET_DISABLE VALUE 0x0
  PRESET_ENABLE VALUE 0x1

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  NORMAL_OPERATION VALUE 0x0
  SOFT_RESET_ASSERTED VALUE 0x1

GPIO5_BASE BASE 0x0000C400 gpio5addr 31:0

 gpio5 MODULE OFFSET=GPIO5_BASE+0x00000000 MAX=GPIO5_BASE+0x000000FF APRE=GPIO5_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM8950.GPIO5_BASE.GPIO5
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x01
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x10
 TYPE BIT[7:0]
  GPIO VALUE 0x10

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x01
 SUBTYPE BIT[7:0]
  GPIO_4CH VALUE 0x01
  GPIOC_4CH VALUE 0x05
  GPIO_8CH VALUE 0x09
  GPIOC_8CH VALUE 0x0D

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
 GPIO_OK BIT[7]
  GPIO_DISABLED VALUE 0x0
  GPIO_ENABLED VALUE 0x1
 GPIO_VAL BIT[0]
  GPIO_INPUT_LOW VALUE 0x0
  GPIO_INPUT_HIGH VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
 GPIO_IN_STS BIT[0]
  INT_RT_STATUS_LOW VALUE 0x0
  INT_RT_STATUS_HIGH VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
 GPIO_IN_TYPE BIT[0]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 GPIO_IN_HIGH BIT[0]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
 GPIO_IN_LOW BIT[0]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 GPIO_IN_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 GPIO_IN_EN_SET BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 GPIO_IN_EN_CLR BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 GPIO_IN_LATCHED_STS BIT[0]
  NO_INT_LATCHED VALUE 0x0
  INTERRUPT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 GPIO_IN_PENDING_STS BIT[0]
  NO_INT_PENDING VALUE 0x0
  INTERRUPT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]
  MID0 VALUE 0x0
  MID1 VALUE 0x1
  MID2 VALUE 0x2
  MID3 VALUE 0x3

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]
  SR VALUE 0x0
  A VALUE 0x1

MODE_CTL ADDRESS 0x0040 RW
MODE_CTL RESET_VALUE 0x00
 MODE BIT[6:4]
  DIGITAL_INPUT VALUE 0x0
  DIGITAL_OUTPUT VALUE 0x1
  DIGITAL_IN_AND_OUT VALUE 0x2
  RESERVED VALUE 0x3
 EN_AND_SOURCE_SEL BIT[3:0]
  LOW VALUE 0x0
  HIGH VALUE 0x1
  PAIRED_GPIO VALUE 0x2
  NOT_PAIRED_GPIO VALUE 0x3
  SPECIAL_FUNCTION1 VALUE 0x4
  NOT_SPECIAL_FUNCTION1 VALUE 0x5
  SPECIAL_FUNCTION2 VALUE 0x6
  NOT_SPECIAL_FUNCTION2 VALUE 0x7
  DTEST1 VALUE 0x8
  NOT_DTEST1 VALUE 0x9
  DTEST2 VALUE 0xA
  NOT_DTEST2 VALUE 0xB
  DTEST3 VALUE 0xC
  NOT_DTEST3 VALUE 0xD
  DTEST4 VALUE 0xE
  NOT_DTEST4 VALUE 0xF

DIG_VIN_CTL ADDRESS 0x0041 RW
DIG_VIN_CTL RESET_VALUE 0x00
 VOLTAGE_SEL BIT[2:0]
  VIN0 VALUE 0x0
  VIN1 VALUE 0x1
  VIN2 VALUE 0x2
  VIN3 VALUE 0x3
  RESERVED4 VALUE 0x4
  RESERVED5 VALUE 0x5
  RESERVED6 VALUE 0x6
  RESERVED7 VALUE 0x7

DIG_PULL_CTL ADDRESS 0x0042 RW
DIG_PULL_CTL RESET_VALUE 0x04
 PULLUP_SEL BIT[2:0]
  PULLUP_30UA VALUE 0x0
  PULLUP_1P5UA VALUE 0x1
  PULLUP_31P5UA VALUE 0x2
  PULLUP_1P5UA_30UA_BOOST VALUE 0x3
  PULLDOWN_10UA VALUE 0x4
  NO_PULL VALUE 0x5
  RESERVED6 VALUE 0x6
  RESERVED7 VALUE 0x7

DIG_IN_CTL ADDRESS 0x0043 RW
DIG_IN_CTL RESET_VALUE 0x00
 DTEST4 BIT[3]
  DTEST_DISABLED VALUE 0x0
  DTEST_ENABLED VALUE 0x1
 DTEST3 BIT[2]
  DTEST_DISABLED VALUE 0x0
  DTEST_ENABLED VALUE 0x1
 DTEST2 BIT[1]
  DTEST_DISABLED VALUE 0x0
  DTEST_ENABLED VALUE 0x1
 DTEST1 BIT[0]
  DTEST_DISABLED VALUE 0x0
  DTEST_ENABLED VALUE 0x1

DIG_OUT_CTL ADDRESS 0x0045 RW
DIG_OUT_CTL RESET_VALUE 0x01
 OUTPUT_TYPE BIT[5:4]
  CMOS VALUE 0x0
  OPEN_HIGH VALUE 0x1
  OPEN_LOW VALUE 0x2
 OUTPUT_DRV_SEL BIT[1:0]
  RESERVED VALUE 0x0
  LOW VALUE 0x1
  MED VALUE 0x2
  HIGH VALUE 0x3

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x80
 PERPH_EN BIT[7]
  GPIO_DISABLED VALUE 0x0
  GPIO_ENABLED VALUE 0x1

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x01
 ENABLE_PRESET BIT[0]
  PRESET_DISABLE VALUE 0x0
  PRESET_ENABLE VALUE 0x1

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  NORMAL_OPERATION VALUE 0x0
  SOFT_RESET_ASSERTED VALUE 0x1

GPIO6_BASE BASE 0x0000C500 gpio6addr 31:0

 gpio6 MODULE OFFSET=GPIO6_BASE+0x00000000 MAX=GPIO6_BASE+0x000000FF APRE=GPIO6_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM8950.GPIO6_BASE.GPIO6
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x01
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x10
 TYPE BIT[7:0]
  GPIO VALUE 0x10

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x01
 SUBTYPE BIT[7:0]
  GPIO_4CH VALUE 0x01
  GPIOC_4CH VALUE 0x05
  GPIO_8CH VALUE 0x09
  GPIOC_8CH VALUE 0x0D

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
 GPIO_OK BIT[7]
  GPIO_DISABLED VALUE 0x0
  GPIO_ENABLED VALUE 0x1
 GPIO_VAL BIT[0]
  GPIO_INPUT_LOW VALUE 0x0
  GPIO_INPUT_HIGH VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
 GPIO_IN_STS BIT[0]
  INT_RT_STATUS_LOW VALUE 0x0
  INT_RT_STATUS_HIGH VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
 GPIO_IN_TYPE BIT[0]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 GPIO_IN_HIGH BIT[0]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
 GPIO_IN_LOW BIT[0]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 GPIO_IN_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 GPIO_IN_EN_SET BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 GPIO_IN_EN_CLR BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 GPIO_IN_LATCHED_STS BIT[0]
  NO_INT_LATCHED VALUE 0x0
  INTERRUPT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 GPIO_IN_PENDING_STS BIT[0]
  NO_INT_PENDING VALUE 0x0
  INTERRUPT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]
  MID0 VALUE 0x0
  MID1 VALUE 0x1
  MID2 VALUE 0x2
  MID3 VALUE 0x3

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]
  SR VALUE 0x0
  A VALUE 0x1

MODE_CTL ADDRESS 0x0040 RW
MODE_CTL RESET_VALUE 0x00
 MODE BIT[6:4]
  DIGITAL_INPUT VALUE 0x0
  DIGITAL_OUTPUT VALUE 0x1
  DIGITAL_IN_AND_OUT VALUE 0x2
  RESERVED VALUE 0x3
 EN_AND_SOURCE_SEL BIT[3:0]
  LOW VALUE 0x0
  HIGH VALUE 0x1
  PAIRED_GPIO VALUE 0x2
  NOT_PAIRED_GPIO VALUE 0x3
  SPECIAL_FUNCTION1 VALUE 0x4
  NOT_SPECIAL_FUNCTION1 VALUE 0x5
  SPECIAL_FUNCTION2 VALUE 0x6
  NOT_SPECIAL_FUNCTION2 VALUE 0x7
  DTEST1 VALUE 0x8
  NOT_DTEST1 VALUE 0x9
  DTEST2 VALUE 0xA
  NOT_DTEST2 VALUE 0xB
  DTEST3 VALUE 0xC
  NOT_DTEST3 VALUE 0xD
  DTEST4 VALUE 0xE
  NOT_DTEST4 VALUE 0xF

DIG_VIN_CTL ADDRESS 0x0041 RW
DIG_VIN_CTL RESET_VALUE 0x00
 VOLTAGE_SEL BIT[2:0]
  VIN0 VALUE 0x0
  VIN1 VALUE 0x1
  VIN2 VALUE 0x2
  VIN3 VALUE 0x3
  RESERVED4 VALUE 0x4
  RESERVED5 VALUE 0x5
  RESERVED6 VALUE 0x6
  RESERVED7 VALUE 0x7

DIG_PULL_CTL ADDRESS 0x0042 RW
DIG_PULL_CTL RESET_VALUE 0x04
 PULLUP_SEL BIT[2:0]
  PULLUP_30UA VALUE 0x0
  PULLUP_1P5UA VALUE 0x1
  PULLUP_31P5UA VALUE 0x2
  PULLUP_1P5UA_30UA_BOOST VALUE 0x3
  PULLDOWN_10UA VALUE 0x4
  NO_PULL VALUE 0x5
  RESERVED6 VALUE 0x6
  RESERVED7 VALUE 0x7

DIG_IN_CTL ADDRESS 0x0043 RW
DIG_IN_CTL RESET_VALUE 0x00
 DTEST4 BIT[3]
  DTEST_DISABLED VALUE 0x0
  DTEST_ENABLED VALUE 0x1
 DTEST3 BIT[2]
  DTEST_DISABLED VALUE 0x0
  DTEST_ENABLED VALUE 0x1
 DTEST2 BIT[1]
  DTEST_DISABLED VALUE 0x0
  DTEST_ENABLED VALUE 0x1
 DTEST1 BIT[0]
  DTEST_DISABLED VALUE 0x0
  DTEST_ENABLED VALUE 0x1

DIG_OUT_CTL ADDRESS 0x0045 RW
DIG_OUT_CTL RESET_VALUE 0x01
 OUTPUT_TYPE BIT[5:4]
  CMOS VALUE 0x0
  OPEN_HIGH VALUE 0x1
  OPEN_LOW VALUE 0x2
 OUTPUT_DRV_SEL BIT[1:0]
  RESERVED VALUE 0x0
  LOW VALUE 0x1
  MED VALUE 0x2
  HIGH VALUE 0x3

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x80
 PERPH_EN BIT[7]
  GPIO_DISABLED VALUE 0x0
  GPIO_ENABLED VALUE 0x1

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x01
 ENABLE_PRESET BIT[0]
  PRESET_DISABLE VALUE 0x0
  PRESET_ENABLE VALUE 0x1

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  NORMAL_OPERATION VALUE 0x0
  SOFT_RESET_ASSERTED VALUE 0x1

GPIO7_BASE BASE 0x0000C600 gpio7addr 31:0

 gpio7 MODULE OFFSET=GPIO7_BASE+0x00000000 MAX=GPIO7_BASE+0x000000FF APRE=GPIO7_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM8950.GPIO7_BASE.GPIO7
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x01
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x10
 TYPE BIT[7:0]
  GPIO VALUE 0x10

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x01
 SUBTYPE BIT[7:0]
  GPIO_4CH VALUE 0x01
  GPIOC_4CH VALUE 0x05
  GPIO_8CH VALUE 0x09
  GPIOC_8CH VALUE 0x0D

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
 GPIO_OK BIT[7]
  GPIO_DISABLED VALUE 0x0
  GPIO_ENABLED VALUE 0x1
 GPIO_VAL BIT[0]
  GPIO_INPUT_LOW VALUE 0x0
  GPIO_INPUT_HIGH VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
 GPIO_IN_STS BIT[0]
  INT_RT_STATUS_LOW VALUE 0x0
  INT_RT_STATUS_HIGH VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
 GPIO_IN_TYPE BIT[0]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 GPIO_IN_HIGH BIT[0]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
 GPIO_IN_LOW BIT[0]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 GPIO_IN_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 GPIO_IN_EN_SET BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 GPIO_IN_EN_CLR BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 GPIO_IN_LATCHED_STS BIT[0]
  NO_INT_LATCHED VALUE 0x0
  INTERRUPT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 GPIO_IN_PENDING_STS BIT[0]
  NO_INT_PENDING VALUE 0x0
  INTERRUPT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]
  MID0 VALUE 0x0
  MID1 VALUE 0x1
  MID2 VALUE 0x2
  MID3 VALUE 0x3

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]
  SR VALUE 0x0
  A VALUE 0x1

MODE_CTL ADDRESS 0x0040 RW
MODE_CTL RESET_VALUE 0x00
 MODE BIT[6:4]
  DIGITAL_INPUT VALUE 0x0
  DIGITAL_OUTPUT VALUE 0x1
  DIGITAL_IN_AND_OUT VALUE 0x2
  RESERVED VALUE 0x3
 EN_AND_SOURCE_SEL BIT[3:0]
  LOW VALUE 0x0
  HIGH VALUE 0x1
  PAIRED_GPIO VALUE 0x2
  NOT_PAIRED_GPIO VALUE 0x3
  SPECIAL_FUNCTION1 VALUE 0x4
  NOT_SPECIAL_FUNCTION1 VALUE 0x5
  SPECIAL_FUNCTION2 VALUE 0x6
  NOT_SPECIAL_FUNCTION2 VALUE 0x7
  DTEST1 VALUE 0x8
  NOT_DTEST1 VALUE 0x9
  DTEST2 VALUE 0xA
  NOT_DTEST2 VALUE 0xB
  DTEST3 VALUE 0xC
  NOT_DTEST3 VALUE 0xD
  DTEST4 VALUE 0xE
  NOT_DTEST4 VALUE 0xF

DIG_VIN_CTL ADDRESS 0x0041 RW
DIG_VIN_CTL RESET_VALUE 0x00
 VOLTAGE_SEL BIT[2:0]
  VIN0 VALUE 0x0
  VIN1 VALUE 0x1
  VIN2 VALUE 0x2
  VIN3 VALUE 0x3
  RESERVED4 VALUE 0x4
  RESERVED5 VALUE 0x5
  RESERVED6 VALUE 0x6
  RESERVED7 VALUE 0x7

DIG_PULL_CTL ADDRESS 0x0042 RW
DIG_PULL_CTL RESET_VALUE 0x04
 PULLUP_SEL BIT[2:0]
  PULLUP_30UA VALUE 0x0
  PULLUP_1P5UA VALUE 0x1
  PULLUP_31P5UA VALUE 0x2
  PULLUP_1P5UA_30UA_BOOST VALUE 0x3
  PULLDOWN_10UA VALUE 0x4
  NO_PULL VALUE 0x5
  RESERVED6 VALUE 0x6
  RESERVED7 VALUE 0x7

DIG_IN_CTL ADDRESS 0x0043 RW
DIG_IN_CTL RESET_VALUE 0x00
 DTEST4 BIT[3]
  DTEST_DISABLED VALUE 0x0
  DTEST_ENABLED VALUE 0x1
 DTEST3 BIT[2]
  DTEST_DISABLED VALUE 0x0
  DTEST_ENABLED VALUE 0x1
 DTEST2 BIT[1]
  DTEST_DISABLED VALUE 0x0
  DTEST_ENABLED VALUE 0x1
 DTEST1 BIT[0]
  DTEST_DISABLED VALUE 0x0
  DTEST_ENABLED VALUE 0x1

DIG_OUT_CTL ADDRESS 0x0045 RW
DIG_OUT_CTL RESET_VALUE 0x01
 OUTPUT_TYPE BIT[5:4]
  CMOS VALUE 0x0
  OPEN_HIGH VALUE 0x1
  OPEN_LOW VALUE 0x2
 OUTPUT_DRV_SEL BIT[1:0]
  RESERVED VALUE 0x0
  LOW VALUE 0x1
  MED VALUE 0x2
  HIGH VALUE 0x3

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x80
 PERPH_EN BIT[7]
  GPIO_DISABLED VALUE 0x0
  GPIO_ENABLED VALUE 0x1

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x01
 ENABLE_PRESET BIT[0]
  PRESET_DISABLE VALUE 0x0
  PRESET_ENABLE VALUE 0x1

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  NORMAL_OPERATION VALUE 0x0
  SOFT_RESET_ASSERTED VALUE 0x1

GPIO8_BASE BASE 0x0000C700 gpio8addr 31:0

 gpio8 MODULE OFFSET=GPIO8_BASE+0x00000000 MAX=GPIO8_BASE+0x000000FF APRE=GPIO8_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM8950.GPIO8_BASE.GPIO8
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x01
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x10
 TYPE BIT[7:0]
  GPIO VALUE 0x10

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x01
 SUBTYPE BIT[7:0]
  GPIO_4CH VALUE 0x01
  GPIOC_4CH VALUE 0x05
  GPIO_8CH VALUE 0x09
  GPIOC_8CH VALUE 0x0D

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
 GPIO_OK BIT[7]
  GPIO_DISABLED VALUE 0x0
  GPIO_ENABLED VALUE 0x1
 GPIO_VAL BIT[0]
  GPIO_INPUT_LOW VALUE 0x0
  GPIO_INPUT_HIGH VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
 GPIO_IN_STS BIT[0]
  INT_RT_STATUS_LOW VALUE 0x0
  INT_RT_STATUS_HIGH VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
 GPIO_IN_TYPE BIT[0]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 GPIO_IN_HIGH BIT[0]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
 GPIO_IN_LOW BIT[0]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 GPIO_IN_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 GPIO_IN_EN_SET BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 GPIO_IN_EN_CLR BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 GPIO_IN_LATCHED_STS BIT[0]
  NO_INT_LATCHED VALUE 0x0
  INTERRUPT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 GPIO_IN_PENDING_STS BIT[0]
  NO_INT_PENDING VALUE 0x0
  INTERRUPT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]
  MID0 VALUE 0x0
  MID1 VALUE 0x1
  MID2 VALUE 0x2
  MID3 VALUE 0x3

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]
  SR VALUE 0x0
  A VALUE 0x1

MODE_CTL ADDRESS 0x0040 RW
MODE_CTL RESET_VALUE 0x00
 MODE BIT[6:4]
  DIGITAL_INPUT VALUE 0x0
  DIGITAL_OUTPUT VALUE 0x1
  DIGITAL_IN_AND_OUT VALUE 0x2
  RESERVED VALUE 0x3
 EN_AND_SOURCE_SEL BIT[3:0]
  LOW VALUE 0x0
  HIGH VALUE 0x1
  PAIRED_GPIO VALUE 0x2
  NOT_PAIRED_GPIO VALUE 0x3
  SPECIAL_FUNCTION1 VALUE 0x4
  NOT_SPECIAL_FUNCTION1 VALUE 0x5
  SPECIAL_FUNCTION2 VALUE 0x6
  NOT_SPECIAL_FUNCTION2 VALUE 0x7
  DTEST1 VALUE 0x8
  NOT_DTEST1 VALUE 0x9
  DTEST2 VALUE 0xA
  NOT_DTEST2 VALUE 0xB
  DTEST3 VALUE 0xC
  NOT_DTEST3 VALUE 0xD
  DTEST4 VALUE 0xE
  NOT_DTEST4 VALUE 0xF

DIG_VIN_CTL ADDRESS 0x0041 RW
DIG_VIN_CTL RESET_VALUE 0x00
 VOLTAGE_SEL BIT[2:0]
  VIN0 VALUE 0x0
  VIN1 VALUE 0x1
  VIN2 VALUE 0x2
  VIN3 VALUE 0x3
  RESERVED4 VALUE 0x4
  RESERVED5 VALUE 0x5
  RESERVED6 VALUE 0x6
  RESERVED7 VALUE 0x7

DIG_PULL_CTL ADDRESS 0x0042 RW
DIG_PULL_CTL RESET_VALUE 0x04
 PULLUP_SEL BIT[2:0]
  PULLUP_30UA VALUE 0x0
  PULLUP_1P5UA VALUE 0x1
  PULLUP_31P5UA VALUE 0x2
  PULLUP_1P5UA_30UA_BOOST VALUE 0x3
  PULLDOWN_10UA VALUE 0x4
  NO_PULL VALUE 0x5
  RESERVED6 VALUE 0x6
  RESERVED7 VALUE 0x7

DIG_IN_CTL ADDRESS 0x0043 RW
DIG_IN_CTL RESET_VALUE 0x00
 DTEST4 BIT[3]
  DTEST_DISABLED VALUE 0x0
  DTEST_ENABLED VALUE 0x1
 DTEST3 BIT[2]
  DTEST_DISABLED VALUE 0x0
  DTEST_ENABLED VALUE 0x1
 DTEST2 BIT[1]
  DTEST_DISABLED VALUE 0x0
  DTEST_ENABLED VALUE 0x1
 DTEST1 BIT[0]
  DTEST_DISABLED VALUE 0x0
  DTEST_ENABLED VALUE 0x1

DIG_OUT_CTL ADDRESS 0x0045 RW
DIG_OUT_CTL RESET_VALUE 0x01
 OUTPUT_TYPE BIT[5:4]
  CMOS VALUE 0x0
  OPEN_HIGH VALUE 0x1
  OPEN_LOW VALUE 0x2
 OUTPUT_DRV_SEL BIT[1:0]
  RESERVED VALUE 0x0
  LOW VALUE 0x1
  MED VALUE 0x2
  HIGH VALUE 0x3

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x80
 PERPH_EN BIT[7]
  GPIO_DISABLED VALUE 0x0
  GPIO_ENABLED VALUE 0x1

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x01
 ENABLE_PRESET BIT[0]
  PRESET_DISABLE VALUE 0x0
  PRESET_ENABLE VALUE 0x1

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  NORMAL_OPERATION VALUE 0x0
  SOFT_RESET_ASSERTED VALUE 0x1

TRIM_BASE BASE 0x0000FE00 trimaddr 31:0

 trim MODULE OFFSET=TRIM_BASE+0x00000000 MAX=TRIM_BASE+0x000000FF APRE=TRIM_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM8950.TRIM_BASE.TRIM
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x02
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x0C
 TYPE BIT[7:0]
  TRIM VALUE 0x0C

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x01
 SUBTYPE BIT[7:0]
  TRIM VALUE 0x01

TRIM_REG_INIT_STATUS ADDRESS 0x0008 R
TRIM_REG_INIT_STATUS RESET_VALUE 0xXX
 TRIM_OTP_NOT_PROG BIT[4]
  OTP_PROGRAMMED VALUE 0x0
  OTP_NOT_PROGRAMMED VALUE 0x1
 SW_TRIM_REG_INIT_EXEC BIT[3]
  TRIM_NOT_RUN VALUE 0x0
  TRIM_COMPLETED VALUE 0x1
 SW_TRIM_REG_INIT_ON BIT[2]
  TRIM_IDLE VALUE 0x0
  TRIM_ACTIVE VALUE 0x1
 HW_TRIM_REG_INIT_EXEC BIT[1]
  TRIM_NOT_RUN VALUE 0x0
  TRIM_COMPLETED VALUE 0x1
 HW_TRIM_REG_INIT_ON BIT[0]
  TRIM_IDLE VALUE 0x0
  TRIM_ACTIVE VALUE 0x1

OTP_PROG_STATUS ADDRESS 0x0009 R
OTP_PROG_STATUS RESET_VALUE 0x0X
 TRIM_OTP_ALREADY_PROG BIT[2]
  NO_ERROR VALUE 0x0
  DOUBLE_PROGRAMMING_DETECTED VALUE 0x1
 OTP_PROG_EXEC BIT[1]
  PROGRAMMING_NOT_RUN VALUE 0x0
  PROGRAMMING_COMPLETED VALUE 0x1
 TRIM_OTP_PROG_ON BIT[0]
  PROGRAMMING_IDLE VALUE 0x0
  PROGRAMMING_ACTIVE VALUE 0x1

OTP_NUM_TRIM_REG_LSB ADDRESS 0x000A R
OTP_NUM_TRIM_REG_LSB RESET_VALUE 0xXX
 OTP_HA_LSB_DATA BIT[7:0]

OTP_NUM_TRIM_REG_MSB ADDRESS 0x000B R
OTP_NUM_TRIM_REG_MSB RESET_VALUE 0xXX
 OTP_HA_MSB_DATA BIT[7:0]

SEC_ACCESS ADDRESS 0x00D0 W
SEC_ACCESS RESET_VALUE 0x01
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x00
 FOLLOW_GLOBAL_SOFT_RESET BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x00
 FOLLOW_OTST2_RB BIT[3]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  NORMAL_OPERATION VALUE 0x0
  SOFT_RESET_ASSERTED VALUE 0x1

TRIM_OTP_CFG1 ADDRESS 0x00E0 RW
TRIM_OTP_CFG1 RESET_VALUE 0x00
 TRIM_VPP_SEL BIT[3]
  DVDD VALUE 0x0
  VPP_EXT VALUE 0x1
 TRIM_PPROG BIT[2]
  OTP_PROGRAMMING_DISABLED VALUE 0x0
  OTP_PROGRAMMING_ENABLED VALUE 0x1
 TRIM_PTM BIT[1:0]
  REGULAR_MODES VALUE 0x0
  RESERVED VALUE 0x1
  MARGIN_1_READ_MODE VALUE 0x2
  MARGIN_2_READ_MODE VALUE 0x3

TRIM_OTP_CFG2 ADDRESS 0x00E1 RW
TRIM_OTP_CFG2 RESET_VALUE 0x07
 TRIM_MARGIN_RD_WS BIT[4:0]

TRIM_OTP_PROG_CTL ADDRESS 0x00E2 W
TRIM_OTP_PROG_CTL RESET_VALUE 0x00
 START_OTP_PROG BIT[0]
  NO_EFFECT VALUE 0x0
  START_OTP_PROGRAMMING VALUE 0x1

TRIM_REG_INIT_CTL ADDRESS 0x00E3 W
TRIM_REG_INIT_CTL RESET_VALUE 0x00
 SW_TRIM_START_COPY BIT[0]
  NO_EFFECT VALUE 0x0
  START_COPY VALUE 0x1

TRIM_OTP_HA_CTL ADDRESS 0x00E4 W
TRIM_OTP_HA_CTL RESET_VALUE 0x00
 START_GET_OTP_HA BIT[0]
  NO_EFFECT VALUE 0x0
  READ_OTP_UPPER_BYTES VALUE 0x1

TEST1 ADDRESS 0x00E5 RW
TEST1 RESET_VALUE 0x00
 DTEST4_EN BIT[7]
  DTEST_DISABLED VALUE 0x0
  DTEST_ENABLED VALUE 0x1
 DTEST3_EN BIT[6]
  DTEST_DISABLED VALUE 0x0
  DTEST_ENABLED VALUE 0x1
 DTEST2_EN BIT[5]
  DTEST_DISABLED VALUE 0x0
  DTEST_ENABLED VALUE 0x1
 DTEST1_EN BIT[4]
  DTEST_DISABLED VALUE 0x0
  DTEST_ENABLED VALUE 0x1
 DTEST_SEL BIT[3:0]

TEST_TRIM_CLK_REQ ADDRESS 0x00E6 RW
TEST_TRIM_CLK_REQ RESET_VALUE 0x00
 TEST_CLK_REQ BIT[0]
  TRIM_CLK_DISABLED VALUE 0x0
  TRIM_CLK_ENABLED VALUE 0x1

BCLK_GEN_MAIN_BASE BASE 0x00011000 bclk_gen_mainaddr 31:0

 bclk_gen_main MODULE OFFSET=BCLK_GEN_MAIN_BASE+0x00000000 MAX=BCLK_GEN_MAIN_BASE+0x000000FF APRE=BCLK_GEN_MAIN_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM8950.BCLK_GEN_MAIN_BASE.BCLK_GEN_MAIN
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x01
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x01
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x1D
 TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x08
 SUBTYPE BIT[7:0]

STATUS ADDRESS 0x0008 R
STATUS RESET_VALUE 0x00
 DLL_LOCK_FLG BIT[7]
  STATUS_DLL_NOT_LOCKED VALUE 0x0
  STATUS_DLL_LOCKED VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
 DLL_LOCK_RT_STS BIT[0]
  INT_RT_STATUS_LOW VALUE 0x0
  INT_RT_STATUS_HIGH VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
 DLL_LOCK_TYPE BIT[0]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 DLL_LOCK_HIGH BIT[0]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
 DLL_LOCK_LOW BIT[0]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 DLL_LOCK_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 DLL_LOCK_EN_SET BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 DLL_LOCK_EN_CLR BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 DLL_LOCK_LATCHED_STS BIT[0]
  NO_INT_LATCHED VALUE 0x0
  INTERRUPT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 DLL_LOCK_PENDING_STS BIT[0]
  NO_INT_PENDING VALUE 0x0
  INTERRUPT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]
  MID0 VALUE 0x0
  MID1 VALUE 0x1
  MID2 VALUE 0x2
  MID3 VALUE 0x3

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]
  SR VALUE 0x0
  A VALUE 0x1

BCLK_GEN_ENABLE ADDRESS 0x0046 RW
BCLK_GEN_ENABLE RESET_VALUE 0x01
 EN_BCLK_GEN BIT[7]
  FORCE_EN_DISABLED VALUE 0x0
  FORCE_EN_ENABLED VALUE 0x1
 FOLLOW_CLK_REQ BIT[0]
  FALLOW_CLK_REQ_DISABLED VALUE 0x0
  FALLOW_CLK_REQ_ENABLED VALUE 0x1

DLL_CFG ADDRESS 0x0050 RW
DLL_CFG RESET_VALUE 0xC0
 DLL_LOCK_CFG BIT[7:6]
  DLL_LOCK_CHECK_DISABLED_0 VALUE 0x0
  DLL_LOCK_CHECK_DISABLED_1 VALUE 0x1
  WAIT_FOR_DLL_LOCK VALUE 0x2
  WAIT_FOR_10_US VALUE 0x3

QM_MODE ADDRESS 0x0051 RW
QM_MODE RESET_VALUE 0x00
 QM_EN BIT[7]
  QUIET_MODE_DISABLED VALUE 0x0
  QUIET_MODE_ENABLED VALUE 0x1

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  NORMAL_OPERATION VALUE 0x0
  SOFT_RESET_ASSERTED VALUE 0x1

INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
 INT_TEST_MODE_EN BIT[7]

INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
 DLL_LOCK_TEST_VAL BIT[0]

TEST1 ADDRESS 0x00E2 RW
TEST1 RESET_VALUE 0x00
 DTEST1_SEL BIT[7:4]
  DTEST1_DISABLED VALUE 0x0
  DFT_DLL_TAP_1 VALUE 0x1
  DFT_DLL_TAP_2 VALUE 0x2
  DFT_CLK_19P2_REQ VALUE 0x3
  DFT_SYNC_CLOCK VALUE 0x4
  DFT_SMPS_CLK_REQ_1 VALUE 0x5
  DFT_SET_EN_EARLY_1 VALUE 0x6
  DFT_SMPS_CLK_REQ_2 VALUE 0x7
  DFT_SET_EN_EARLY_2 VALUE 0x8
  DFT_SMPS_CLK_REQ_3 VALUE 0x9
  DFT_SMPS_CLK_REQ_4 VALUE 0xA
  DFT_SMPS_CLK_REQ_5 VALUE 0xB
  DFT_SET_EN_EARLY_5 VALUE 0xC
  DFT_SMPS_CLK_REQ_6 VALUE 0xD
  DFT_SMPS_CLK_REQ_7 VALUE 0xE
  DFT_SMPS_CLK_REQ_8 VALUE 0xF
 DTEST2_SEL BIT[3:0]
  DTEST2_DISABLED VALUE 0x0
  DFT_DLL_TAP_3 VALUE 0x1
  DFT_DLL_TAP_4 VALUE 0x2
  DFT_BIAS_REQ VALUE 0x3
  DFT_SYNC_CLOCK VALUE 0x4
  DFT_SET_EN_1 VALUE 0x5
  DFT_RESET_EN_EARLY_1 VALUE 0x6
  DFT_SET_EN_2 VALUE 0x7
  DFT_RESET_EN_EARLY_2 VALUE 0x8
  DFT_SET_EN_3 VALUE 0x9
  DFT_SET_EN_4 VALUE 0xA
  DFT_SET_EN_5 VALUE 0xB
  DFT_RESET_EN_EARLY_5 VALUE 0xC
  DFT_SET_EN_6 VALUE 0xD
  DFT_SET_EN_7 VALUE 0xE
  DFT_SET_EN_8 VALUE 0xF

TEST2 ADDRESS 0x00E3 RW
TEST2 RESET_VALUE 0x00
 DTEST3_SEL BIT[7:4]
  DTEST3_DISABLED VALUE 0x0
  DFT_DLL_TAP_5 VALUE 0x1
  DFT_DLL_TAP_0 VALUE 0x2
  DFT_EN_DLL VALUE 0x3
  DFT_SYNC_CLOCK VALUE 0x4
  DFT_RESET_EN_1 VALUE 0x5
  DFT_SET_EN_LATE_1 VALUE 0x6
  DFT_RESET_EN_2 VALUE 0x7
  DFT_SET_EN_LATE_2 VALUE 0x8
  DFT_RESET_EN_3 VALUE 0x9
  DFT_RESET_EN_4 VALUE 0xA
  DFT_RESET_EN_5 VALUE 0xB
  DFT_SET_EN_LATE_5 VALUE 0xC
  DFT_RESET_EN_6 VALUE 0xD
  DFT_RESET_EN_7 VALUE 0xE
  DFT_RESET_EN_8 VALUE 0xF
 DTEST4_SEL BIT[3:0]
  DTEST4_DISABLED VALUE 0x0
  DFT_DLL_TAP_7 VALUE 0x1
  DFT_DLL_TAP_6 VALUE 0x2
  DFT_DLL_LOCK VALUE 0x3
  DFT_SYNC_CLOCK VALUE 0x4
  DFT_SET_EN_R_1 VALUE 0x5
  DFT_RESET_EN_LATE_1 VALUE 0x6
  DFT_SET_EN_R_2 VALUE 0x7
  DFT_RESET_EN_LATE_2 VALUE 0x8
  DFT_SET_EN_R_3 VALUE 0x9
  DFT_SET_EN_R_4 VALUE 0xA
  DFT_SET_EN_R_5 VALUE 0xB
  DFT_RESET_EN_LATE_5 VALUE 0xC
  DFT_SET_EN_R_6 VALUE 0xD
  DFT_SET_EN_R_7 VALUE 0xE
  DFT_SET_EN_R_8 VALUE 0xF

TEST3 ADDRESS 0x00E4 RW
TEST3 RESET_VALUE 0x00
 ATEST_SEL BIT[7:5]
  ATEST_TRISTATE VALUE 0x0
  ATEST_1S_2T_3T VALUE 0x1
  ATEST_1T_2S_3T VALUE 0x2
  ATEST_1S_2S_3T VALUE 0x3
  ATEST_1T_2T_3S VALUE 0x4
  ATEST_1S_2T_3S VALUE 0x5
  ATEST_1T_2S_3S VALUE 0x6
  ATEST_1S_2S_3S VALUE 0x7

TEST4 ADDRESS 0x00E5 RW
TEST4 RESET_VALUE 0x00
 TEST_CLK_EN BIT[7]
  USE_MAIN_CLK VALUE 0x0
  USE_ALT_CLK VALUE 0x1
 TEST_CLK_SEL BIT[6:5]
  ALT_CLK_DTEST1 VALUE 0x0
  ALT_CLK_DTEST2 VALUE 0x1
  ALT_CLK_DTEST3 VALUE 0x2
  ALT_CLK_DTEST4 VALUE 0x3

S1_CTRL_BASE BASE 0x00011400 s1_ctrladdr 31:0

 s1_ctrl MODULE OFFSET=S1_CTRL_BASE+0x00000000 MAX=S1_CTRL_BASE+0x000000FF APRE=S1_CTRL_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM8950.S1_CTRL_BASE.S1_CTRL
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x03
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x01
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x03
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x03
 TYPE BIT[7:0]
  SMPS VALUE 0x03

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x08
 SUBTYPE BIT[7:0]
  GENERAL_PURPOSE_CONTROLLER VALUE 0x08

STATUS ADDRESS 0x0008 R
STATUS RESET_VALUE 0xXX
 VREG_OK BIT[7]
  VREG_OK_FALSE VALUE 0x0
  VREG_OK_TRUE VALUE 0x1
 ILS BIT[5]
  ILEGAL_LIMIT_STOP_FALSE VALUE 0x0
  ILEGAL_LIMIT_STOP_TRUE VALUE 0x1
 UL_VOLTAGE BIT[4]
  UL_INT_FALSE VALUE 0x0
  UL_INT_TRUE VALUE 0x1
 LL_VOLTAGE BIT[3]
  LL_INT_FALSE VALUE 0x0
  LL_INT_TRUE VALUE 0x1
 PS_TRUE BIT[2]
  PS_FALSE VALUE 0x0
  PS_TRUE VALUE 0x1
 NPM_TRUE BIT[1]
  NPM_VREGOK_FALSE VALUE 0x0
  NPM_VREGOK_TRUE VALUE 0x1
 STEPPER_DONE BIT[0]
  STEPPER_DONE_FALSE VALUE 0x0
  STEPPER_DONE_TRUE VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
 VREG_FAULT_INT BIT[1]
  VREG_FAULT_INT_FALSE VALUE 0x0
  VREG_FAULT_INT_TRUE VALUE 0x1
 VREG_OK_INT BIT[0]
  VREG_OK_INT_FALSE VALUE 0x0
  VREG_OK_INT_TRUE VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
 VREG_FAULT_INT BIT[1]
  VREG_FAULT_INT_FALSE VALUE 0x0
  VREG_FAULT_INT_TRUE VALUE 0x1
 VREG_OK_INT BIT[0]
  VREG_OK_INT_FALSE VALUE 0x0
  VREG_OK_INT_TRUE VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 VREG_FAULT_INT BIT[1]
  VREG_FAULT_INT_FALSE VALUE 0x0
  VREG_FAULT_INT_TRUE VALUE 0x1
 VREG_OK_INT BIT[0]
  VREG_OK_INT_FALSE VALUE 0x0
  VREG_OK_INT_TRUE VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
 VREG_FAULT_INT BIT[1]
  VREG_FAULT_INT_FALSE VALUE 0x0
  VREG_FAULT_INT_TRUE VALUE 0x1
 VREG_OK_INT BIT[0]
  VREG_OK_INT_FALSE VALUE 0x0
  VREG_OK_INT_TRUE VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 VREG_FAULT_INT BIT[1]
  VREG_FAULT_INT_FALSE VALUE 0x0
  VREG_FAULT_INT_TRUE VALUE 0x1
 VREG_OK_INT BIT[0]
  VREG_OK_INT_FALSE VALUE 0x0
  VREG_OK_INT_TRUE VALUE 0x1

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 VREG_FAULT_INT BIT[1]
  VREG_FAULT_INT_FALSE VALUE 0x0
  VREG_FAULT_INT_TRUE VALUE 0x1
 VREG_OK_INT BIT[0]
  VREG_OK_INT_FALSE VALUE 0x0
  VREG_OK_INT_TRUE VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 VREG_FAULT_INT BIT[1]
  VREG_FAULT_INT_FALSE VALUE 0x0
  VREG_FAULT_INT_TRUE VALUE 0x1
 VREG_OK_INT BIT[0]
  VREG_OK_INT_FALSE VALUE 0x0
  VREG_OK_INT_TRUE VALUE 0x1

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 VREG_FAULT_INT BIT[1]
  VREG_FAULT_INT_FALSE VALUE 0x0
  VREG_FAULT_INT_TRUE VALUE 0x1
 VREG_OK_INT BIT[0]
  VREG_OK_INT_FALSE VALUE 0x0
  VREG_OK_INT_TRUE VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 VREG_FAULT_INT BIT[1]
  VREG_FAULT_INT_FALSE VALUE 0x0
  VREG_FAULT_INT_TRUE VALUE 0x1
 VREG_OK_INT BIT[0]
  VREG_OK_INT_FALSE VALUE 0x0
  VREG_OK_INT_TRUE VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]
  INT_MID_FALSE VALUE 0x0
  INT_MID_TRUE VALUE 0x1

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]
  INT_PRIORITY_FALSE VALUE 0x0
  INT_PRIORITY_TRUE VALUE 0x1

VOLTAGE_CTL1 ADDRESS 0x0040 RW
VOLTAGE_CTL1 RESET_VALUE 0x00
 RANGE BIT[0]
  RANGE_HV_FALSE VALUE 0x0
  RANGE_HV_TRUE VALUE 0x1

VOLTAGE_CTL2 ADDRESS 0x0041 RW
VOLTAGE_CTL2 RESET_VALUE 0x44
 V_SET BIT[6:0]

PFM_CTL ADDRESS 0x0044 RW
PFM_CTL RESET_VALUE 0x85
 PFM_VOLT_CTL BIT[7]
  PFM_VOLT_BOOST_FALSE VALUE 0x0
  PFM_VOLT_BOOST_TRUE VALUE 0x1
 PFM_IBOOST BIT[6]
  PFM_IBOOST_FALSE VALUE 0x0
  PFM_IBOOST_TRUE VALUE 0x1
 PFM_TYPE_I BIT[5]
  PFM_ADVANCED VALUE 0x0
  PFM_LEGACY VALUE 0x1
 PFM_COMP_HYST BIT[4]
  PFM_HYST_3MV VALUE 0x0
  PFM_HYST_6MV VALUE 0x1
 PFM_COMP_PLS_FLTR BIT[3]
  PFM_COMP_PLS_FLTR_100NS VALUE 0x0
  PFM_COMP_PLS_FLTR_250NS VALUE 0x1
 PFM_IPLIM_CTRL BIT[2]
  PFM_IPLIM_CTRL_FALSE VALUE 0x0
  PFM_IPLIM_CTRL_TRUE VALUE 0x1
 PFM_IPLIM_DLY BIT[1:0]
  PFM_IPLIM_CTRL_75NS VALUE 0x0
  PFM_IPLIMI_CTRL_150NS VALUE 0x1
  PFM_IPLIM_CTRL_300NS VALUE 0x2
  PFM_IPLIM_CTRL_600NS VALUE 0x3

MODE_CTL ADDRESS 0x0045 RW
MODE_CTL RESET_VALUE 0x80
 PWM BIT[7]
  PWM_NO_FORCE VALUE 0x0
  PWM_FORCE VALUE 0x1
 AUTO_MODE BIT[6]
  AUTO_FALSE VALUE 0x0
  AUTO_TRUE VALUE 0x1
 FOLLOW_PMIC_AWAKE BIT[4]
  FOLLOW_PMIC_AWAKE_FALSE VALUE 0x0
  FOLLOW_PMIC_AWAKE_TRUE VALUE 0x1
 FOLLOW_HWEN3 BIT[3]
  FOLLOW_HWEN3_FALSE VALUE 0x0
  FOLLOW_HWEN3_TRUE VALUE 0x1
 FOLLOW_HWEN2 BIT[2]
  FOLLOW_HWEN2_FALSE VALUE 0x0
  FOLLOW_HWEN2_TRUE VALUE 0x1
 FOLLOW_HWEN1 BIT[1]
  FOLLOW_HWEN1_FALSE VALUE 0x0
  FOLLOW_HWEN1_TRUE VALUE 0x1
 FOLLOW_HWEN0 BIT[0]
  FOLLOW_HWEN0_FALSE VALUE 0x0
  FOLLOW_HWEN0_TRUE VALUE 0x1

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
 PERPH_EN BIT[7]
  BUCK_ENABLE_FALSE VALUE 0x0
  BUCK_ENABLE_TRUE VALUE 0x1
 FOLLOW_HWEN3 BIT[3]
  FOLLOW_HWEN3_FALSE VALUE 0x0
  FOLLOW_HWEN3_TRUE VALUE 0x1
 FOLLOW_HWEN2 BIT[2]
  FOLLOW_HWEN2_FALSE VALUE 0x0
  FOLLOW_HWEN2_TRUE VALUE 0x1
 FOLLOW_HWEN1 BIT[1]
  FOLLOW_HWEN1_FALSE VALUE 0x0
  FOLLOW_HWEN1_TRUE VALUE 0x1
 FOLLOW_HWEN0 BIT[0]
  FOLLOW_HWEN0_FALSE VALUE 0x0
  FOLLOW_HWEN0_TRUE VALUE 0x1

PD_CTL ADDRESS 0x0048 RW
PD_CTL RESET_VALUE 0x80
 PD_EN BIT[7]
  PD_ENABLE_FALSE VALUE 0x0
  PD_ENABLE_TRUE VALUE 0x1

COMP_CAP_CTL ADDRESS 0x0051 RW
COMP_CAP_CTL RESET_VALUE 0x03
 POLE2_CTRL BIT[2]
  CP_CAP_0PF VALUE 0x0
  CP_CAP_1PF VALUE 0x1
 CZ_CTRL BIT[1:0]
  CZ_CAP_30PF VALUE 0x0
  CZ_CAP_40PF VALUE 0x1
  CZ_CAP_50PF VALUE 0x2
  CZ_CAP_60PF VALUE 0x3

GM_CTL ADDRESS 0x0052 RW
GM_CTL RESET_VALUE 0x09
 GM_CTL BIT[3:0]
  GM_CTL_336P9_UAPV VALUE 0x0
  GM_CTL_306P5_UAPV VALUE 0x1
  GM_CTL_276P2_UAPV VALUE 0x2
  GM_CTL_245P7_UAPV VALUE 0x3
  GM_CTL_216P5_UAPV VALUE 0x4
  GM_CTL_185P9_UAPV VALUE 0x5
  GM_CTL_155P3_UAPV VALUE 0x6
  GM_CTL_124P5_UAPV VALUE 0x7
  GM_CTL_438P2_UAPV VALUE 0x8
  GM_CTL_97P9_UAPV VALUE 0x9
  GM_CTL_54P9_UAPV VALUE 0xA
  GM_CTL_38P3_UAPV VALUE 0xB
  GM_CTL_29P2_UAPV VALUE 0xC
  GM_CTL_23P7_UAPV VALUE 0xD
  GM_CTL_20_UAPV VALUE 0xE
  GM_CTL_17P2_UAPV VALUE 0xF

RZ_CTL ADDRESS 0x0053 RW
RZ_CTL RESET_VALUE 0x05
 RZ_CTL BIT[3:0]
  RZ_CTL_25K VALUE 0x0
  RZ_CTL_50K VALUE 0x1
  RZ_CTL_75K VALUE 0x2
  RZ_CTL_100K VALUE 0x3
  RZ_CTL_125K VALUE 0x4
  RZ_CTL_150K VALUE 0x5
  RZ_CTL_175K VALUE 0x6
  RZ_CTL_200K VALUE 0x7
  RZ_CTL_225K VALUE 0x8
  RZ_CTL_250K VALUE 0x9
  RZ_CTL_275K VALUE 0xA
  RZ_CTL_300K VALUE 0xB
  RZ_CTL_325K VALUE 0xC
  RZ_CTL_350K VALUE 0xD
  RZ_CTL_375K VALUE 0xE
  RZ_CTL_400K VALUE 0xF

ISNS_CTRL ADDRESS 0x0055 RW
ISNS_CTRL RESET_VALUE 0x00
 SA_COMP_CAP BIT[1]
  SA_COMP_CAP_100FF VALUE 0x0
  SA_COMP_CAP_200FF VALUE 0x1
 ISNS_RES_IOS BIT[0]
  ISNS_RES_IOS_8KOHMS_24UA VALUE 0x0
  ISNS_RES_IOS_16KOHMS_12UA VALUE 0x1

SAW_CTL ADDRESS 0x0056 RW
SAW_CTL RESET_VALUE 0x0A
 CURRENT_CTRL BIT[3]
  SAW_CURRENT_CTRL_1UA VALUE 0x0
  SAW_CURRENT_CTRL_2UA VALUE 0x1
 NSAW_CTRL BIT[2:0]
  NSAW_CTRL_4X VALUE 0x0
  NSAW_CTRL_8X VALUE 0x1
  NSAW_CTRL_12X VALUE 0x2
  NSAW_CTRL_16X VALUE 0x3
  NSAW_CTRL_20X VALUE 0x4
  NSAW_CTRL_24X VALUE 0x5
  NSAW_CTRL_28X VALUE 0x6
  NSAW_CTRL_32X VALUE 0x7

DMAX_CTL ADDRESS 0x0058 RW
DMAX_CTL RESET_VALUE 0x80
 DMAX_EN BIT[7]
  DMAX_EN_FALSE VALUE 0x0
  DMAX_EN_TRUE VALUE 0x1
 DMAX_TIME_SEL BIT[0]
  DMAX_TIME_SEL_20NS VALUE 0x0
  DMAX_TIME_SEL_10NS VALUE 0x1

PULSE_SKIP_CTL ADDRESS 0x0059 RW
PULSE_SKIP_CTL RESET_VALUE 0x85
 PS_EN BIT[7]
  PS_EN_FALSE VALUE 0x0
  PS_EN_TRUE VALUE 0x1
 PS_TIME_HYST BIT[3:2]
  PS_TIME_HYST_2CYCLE VALUE 0x0
  PS_TIME_HYST_4CYCLE VALUE 0x1
  PS_TIME_HYST_8CYCLE VALUE 0x2
  PS_TIME_HYST_16CYLE VALUE 0x3
 PSKIP_EXIT_SEL BIT[1]
  PSKIP_EXIT_SEL_ERR_AMP VALUE 0x0
  PSKIP_EXIT_VDIP_COMP VALUE 0x1
 PS_METHOD BIT[0]
  PS_METHOD_ILOAD VALUE 0x0
  PS_METHOD_ERR_AMP VALUE 0x1

PULSE_SKIP_THRES ADDRESS 0x005A RW
PULSE_SKIP_THRES RESET_VALUE 0x36
 PS_VRST BIT[6:3]
  PS_VRST_150MV VALUE 0x0
  PS_VRST_200MV VALUE 0x1
  PS_VRST_250MV VALUE 0x2
  PS_VRST_275MV VALUE 0x3
  PS_VRST_300MV VALUE 0x4
  PS_VRST_325MV VALUE 0x5
  PS_VRST_350MV VALUE 0x6
  PS_VRST_375MV VALUE 0x7
  PS_VRST_400MV VALUE 0x8
  PS_VRST_450MV VALUE 0x9
  PS_VRST_500MV VALUE 0xA
  PS_VRST_550MV VALUE 0xB
  PS_VRST_600MV VALUE 0xC
  PS_VRST_700MV VALUE 0xD
  PS_VRST_800MV VALUE 0xE
  PS_VRST_850MV VALUE 0xF
 PS_VSET BIT[2:0]
  PS_VSET_VRSET_450MV_ILOAD_THRESH_25MA VALUE 0x0
  PS_VSET_VRSET_475MV_ILOAD_THRESH_37P5MA VALUE 0x1
  PS_VSET_VRSET_500MV_ILOAD_THRESH_50MA VALUE 0x2
  PS_VSET_VRSET_525MV_ILOAD_THRESH_62P5MA VALUE 0x3
  PS_VSET_VRSET_550MV_ILOAD_THRESH_75MA VALUE 0x4
  PS_VSET_VRSET_575MV_ILOAD_THRESH_87P5MA VALUE 0x5
  PS_VSET_VRSET_600MV_ILOAD_THRESH_100MA VALUE 0x6
  PS_VSET_VRSET_625MV_ILOAD_THRESH_112P5MA VALUE 0x7

AUTO_MODE_CTL ADDRESS 0x005B RW
AUTO_MODE_CTL RESET_VALUE 0x0C
 PWM_PFM_SEL BIT[4]
  PWM_PFM_SEL_PS_COMP VALUE 0x0
  PWM_PFM_SEL_INZERO VALUE 0x1
 PFM_PWM_SEL BIT[3:2]
  PFM_PWM_SEL_RESERVED VALUE 0x0
  PFM_PWM_SEL_VDIP_COMP VALUE 0x1
  PFM_PWM_SEL_IPLIM_CNTR VALUE 0x2
  PFM_PWM_SEL_VDIP_COMP_OR_IPLIM_CNTR VALUE 0x3
 MODE_SEL_DLY BIT[1:0]
  MODE_SEL_DLY_4CYCLES VALUE 0x0
  MODE_SEL_DLY_8CYCLES VALUE 0x1
  MODE_SEL_DLY_16CYCLES VALUE 0x2
  MODE_SEL_DLY_16CYCLES_ALSO VALUE 0x3

INZERO_COUNT_CTL ADDRESS 0x005C RW
INZERO_COUNT_CTL RESET_VALUE 0xA8
 WINDOW_WIDTH BIT[7:5]
  WINDOW_WIDTH_1_COUNT VALUE 0x0
  WINDOW_WIDTH_2_COUNT VALUE 0x1
  WINDOW_WIDTH_4_COUNT VALUE 0x2
  WINDOW_WIDTH_8_COUNT VALUE 0x3
  WINDOW_WIDTH_16_COUNT VALUE 0x4
  WINDOW_WIDTH_32_COUNT VALUE 0x5
  WINDOW_WIDTH_64_COUNT VALUE 0x6
  WINDOW_WIDTH_128_COUNT VALUE 0x7
 THRESHOLD BIT[4:0]
  THRESHOLD_1_COUNT VALUE 0x00
  THRESHOLD_2_COUNT VALUE 0x01
  THRESHOLD_3_COUNT VALUE 0x02
  THRESHOLD_4_COUNT VALUE 0x03
  THRESHOLD_5_COUNT VALUE 0x04
  THRESHOLD_6_COUNT VALUE 0x05
  THRESHOLD_7_COUNT VALUE 0x06
  THRESHOLD_8_COUNT VALUE 0x07
  THRESHOLD_9_COUNT VALUE 0x08
  THRESHOLD_10_COUNT VALUE 0x09
  THRESHOLD_11_COUNT VALUE 0x0A
  THRESHOLD_12_COUNT VALUE 0x0B
  THRESHOLD_13_COUNT VALUE 0x0C
  THRESHOLD_14_COUNT VALUE 0x0D
  THRESHOLD_15_COUNT VALUE 0x0E
  THRESHOLD_16_COUNT VALUE 0x0F
  THRESHOLD_17_COUNT VALUE 0x10
  THRESHOLD_18_COUNT VALUE 0x11
  THRESHOLD_19_COUNT VALUE 0x12
  THRESHOLD_20_COUNT VALUE 0x13
  THRESHOLD_21_COUNT VALUE 0x14
  THRESHOLD_22_COUNT VALUE 0x15
  THRESHOLD_23_COUNT VALUE 0x16
  THRESHOLD_24_COUNT VALUE 0x17
  THRESHOLD_25_COUNT VALUE 0x18
  THRESHOLD_26_COUNT VALUE 0x19
  THRESHOLD_27_COUNT VALUE 0x1A
  THRESHOLD_28_COUNT VALUE 0x1B
  THRESHOLD_29_COUNT VALUE 0x1C
  THRESHOLD_30_COUNT VALUE 0x1D
  THRESHOLD_31_COUNT VALUE 0x1E
  THRESHOLD_32_COUNT VALUE 0x1F

PFM_COUNT_CTL ADDRESS 0x005D RW
PFM_COUNT_CTL RESET_VALUE 0xA8
 WINDOW_WIDTH BIT[7:5]
  WINDOW_WIDTH_1_COUNT VALUE 0x0
  WINDOW_WIDTH_2_COUNT VALUE 0x1
  WINDOW_WIDTH_4_COUNT VALUE 0x2
  WINDOW_WIDTH_8_COUNT VALUE 0x3
  WINDOW_WIDTH_16_COUNT VALUE 0x4
  WINDOW_WIDTH_32_COUNT VALUE 0x5
  WINDOW_WIDTH_64_COUNT VALUE 0x6
  WINDOW_WIDTH_128_COUNT VALUE 0x7
 THRESHOLD BIT[4:0]
  THRESHOLD_1_COUNT VALUE 0x00
  THRESHOLD_2_COUNT VALUE 0x01
  THRESHOLD_3_COUNT VALUE 0x02
  THRESHOLD_4_COUNT VALUE 0x03
  THRESHOLD_5_COUNT VALUE 0x04
  THRESHOLD_6_COUNT VALUE 0x05
  THRESHOLD_7_COUNT VALUE 0x06
  THRESHOLD_8_COUNT VALUE 0x07
  THRESHOLD_9_COUNT VALUE 0x08
  THRESHOLD_10_COUNT VALUE 0x09
  THRESHOLD_11_COUNT VALUE 0x0A
  THRESHOLD_12_COUNT VALUE 0x0B
  THRESHOLD_13_COUNT VALUE 0x0C
  THRESHOLD_14_COUNT VALUE 0x0D
  THRESHOLD_15_COUNT VALUE 0x0E
  THRESHOLD_16_COUNT VALUE 0x0F
  THRESHOLD_17_COUNT VALUE 0x10
  THRESHOLD_18_COUNT VALUE 0x11
  THRESHOLD_19_COUNT VALUE 0x12
  THRESHOLD_20_COUNT VALUE 0x13
  THRESHOLD_21_COUNT VALUE 0x14
  THRESHOLD_22_COUNT VALUE 0x15
  THRESHOLD_23_COUNT VALUE 0x16
  THRESHOLD_24_COUNT VALUE 0x17
  THRESHOLD_25_COUNT VALUE 0x18
  THRESHOLD_26_COUNT VALUE 0x19
  THRESHOLD_27_COUNT VALUE 0x1A
  THRESHOLD_28_COUNT VALUE 0x1B
  THRESHOLD_29_COUNT VALUE 0x1C
  THRESHOLD_30_COUNT VALUE 0x1D
  THRESHOLD_31_COUNT VALUE 0x1E
  THRESHOLD_32_COUNT VALUE 0x1F

PS_VGA_CTL ADDRESS 0x005E RW
PS_VGA_CTL RESET_VALUE 0x03
 VGA_GAIN BIT[3:0]
  VGA_GAIN_76 VALUE 0x0
  VGA_GAIN_51 VALUE 0x1
  VGA_GAIN_38P5 VALUE 0x2
  VGA_GAIN_31 VALUE 0x3
  VGA_GAIN_26 VALUE 0x4
  VGA_GAIN_22P4 VALUE 0x5
  VGA_GAIN_19P75 VALUE 0x6
  VGA_GAIN_17P66 VALUE 0x7
  VGA_GAIN_16 VALUE 0x8
  VGA_GAIN_14P64 VALUE 0x9
  VGA_GAIN_13P5 VALUE 0xA
  VGA_GAIN_12P54 VALUE 0xB
  VGA_GAIN_11P71 VALUE 0xC
  VGA_GAIN_11 VALUE 0xD
  VGA_GAIN_10P38 VALUE 0xE
  VGA_GAIN_9P82 VALUE 0xF

STEPPER_SS_CTL ADDRESS 0x0060 RW
STEPPER_SS_CTL RESET_VALUE 0x85
 STEPPER_EN BIT[7]
  STEPPER_EN_FALSE VALUE 0x0
  STEPPER_EN_TRUE VALUE 0x1
 STEP BIT[4:3]
  STEP_1_LSB VALUE 0x0
  STEP_2_LSB VALUE 0x1
  STEP_4_LSB VALUE 0x2
  STEP_8_LSB VALUE 0x3
 DELAY BIT[2:0]
  DELAY_20_CLK_CYCLES VALUE 0x0
  DELAY_40_CLK_CYCLES VALUE 0x1
  DELAY_80_CLK_CYCLES VALUE 0x2
  DELAY_160_CLK_CYCLES VALUE 0x3
  DELAY_320_CLK_CYCLES VALUE 0x4
  DELAY_640_CLK_CYLES VALUE 0x5
  DELAY_1280_CLK_CYCLES VALUE 0x6
  DELAY_2560_CLK_CYCLES VALUE 0x7

STEPPER_VS_CTL ADDRESS 0x0061 RW
STEPPER_VS_CTL RESET_VALUE 0x85
 STEPPER_EN BIT[7]
  STEPPER_EN_FALSE VALUE 0x0
  STEPPER_EN_TRUE VALUE 0x1
 STEP BIT[4:3]
  STEP_1_LSB VALUE 0x0
  STEP_2_LSB VALUE 0x1
  STEP_4_LSB VALUE 0x2
  STEP_8_LSB VALUE 0x3
 DELAY BIT[2:0]
  DELAY_20_CLK_CYCLES VALUE 0x0
  DELAY_40_CLK_CYCLES VALUE 0x1
  DELAY_80_CLK_CYCLES VALUE 0x2
  DELAY_160_CLK_CYCLES VALUE 0x3
  DELAY_320_CLK_CYCLES VALUE 0x4
  DELAY_640_CLK_CYLES VALUE 0x5
  DELAY_1280_CLK_CYCLES VALUE 0x6
  DELAY_2560_CLK_CYCLES VALUE 0x7

FT_CTL ADDRESS 0x0062 RW
FT_CTL RESET_VALUE 0x00
 FT_EN BIT[7]
  FT_EN_FALSE VALUE 0x0
  FT_EN_TRUE VALUE 0x1
 GM_BOOST BIT[6]
  GM_BOOST_FALSE VALUE 0x0
  GM_BOOST_TRUE VALUE 0x1
 NL_DEAD_ZONE BIT[5:3]
  NL_DEAD_ZONE_0A VALUE 0x0
  NL_DEAD_ZONE_0P125A VALUE 0x1
  NL_DEAD_ZONE_0P25A VALUE 0x2
  NL_DEAD_ZONE_0P375A VALUE 0x3
  NL_DEAD_ZONE_0P5A VALUE 0x4
  NL_DEAD_ZONE_0P625A VALUE 0x5
  NL_DEAD_ZONE_0P75A VALUE 0x6
  NL_DEAD_ZONE_0P875A VALUE 0x7
 NL_CUR_CTL BIT[2:0]
  NL_CUR_CTL_0A VALUE 0x0
  NL_CUR_CTL_0P125A VALUE 0x1
  NL_CUR_CTL_0P25A VALUE 0x2
  NL_CUR_CTL_0P375A VALUE 0x3
  NL_CUR_CTL_0P5A VALUE 0x4
  NL_CUR_CTL_0P625A VALUE 0x5
  NL_CUR_CTL_0P75A VALUE 0x6
  NL_CUR_CTL_0P875A VALUE 0x7

QMODE_SHADOW ADDRESS 0x0063 RW
QMODE_SHADOW RESET_VALUE 0x10
 FOLLOW_QM BIT[5]
  FOLLOW_QM_FALSE VALUE 0x0
  FOLLOW_QM_TRUE VALUE 0x1
 QMODE_PS_METHOD BIT[4]
  QMODE_PS_METHOD_ILOAD VALUE 0x0
  QMODE_PS_METHOD_ERRAMP VALUE 0x1
 QMODE_PS_VRST BIT[3:0]
  QMODE_PS_VRST_150MV VALUE 0x0
  QMODE_PS_VRST_200MV VALUE 0x1
  QMODE_PS_VRST_250MV VALUE 0x2
  QMODE_PS_VRST_275MV VALUE 0x3
  QMODE_PS_VRST_300MV VALUE 0x4
  QMODE_PS_VRST_325MV VALUE 0x5
  QMODE_PS_VRST_350MV VALUE 0x6
  QMODE_PS_VRST_375MV VALUE 0x7
  QMODE_PS_VRST_400MV VALUE 0x8
  QMODE_PS_VRST_450MV VALUE 0x9
  QMODE_PS_VRST_500MV VALUE 0xA
  QMODE_PS_VRST_550MV VALUE 0xB
  QMODE_PS_VRST_600MV VALUE 0xC
  QMODE_PS_VRST_700MV VALUE 0xD
  QMODE_PS_VRST_800MV VALUE 0xE
  QMODE_PS_VRST_850MV VALUE 0xF

UL_LL_CTRL ADDRESS 0x0068 RW
UL_LL_CTRL RESET_VALUE 0x00
 UL_INT_EN BIT[7]
  UL_INT_EN_FALSE VALUE 0x0
  UL_INT_EN_TRUE VALUE 0x1
 LL_INT_EN BIT[6]
  LL_INT_EN_FALSE VALUE 0x0
  LL_INT_EN_TRUE VALUE 0x1

UL_VOLTAGE ADDRESS 0x0069 RW
UL_VOLTAGE RESET_VALUE 0x7F
 V_SET BIT[6:0]

LL_VOLTAGE ADDRESS 0x006B RW
LL_VOLTAGE RESET_VALUE 0x00
 V_SET BIT[6:0]

OCP ADDRESS 0x006C RW
OCP RESET_VALUE 0x80
 ENABLE BIT[7]
  OCP_FALSE VALUE 0x0
  OCP_TRUE VALUE 0x1
 OVER_RIDE BIT[6]
  OCP_TEST_MODE_FALSE VALUE 0x0
  OCP_TEST_MODE_TRUE VALUE 0x1
 CLK_DIV BIT[5]
  OCP_STARTUP_CLK_DIV_BY_2_FALSE VALUE 0x0
  OCP_STARTUP_CLK_DIV_BY_2_TRUE VALUE 0x1
 LPM BIT[4]
  OCP_LPM_DURING_PFM_FALSE VALUE 0x0
  OCP_LPM_DURING_PFM_TRUE VALUE 0x1
 IPLIMIT_COUNT BIT[3]
  OCP_IPLIMT_COUNT_4 VALUE 0x0
  OCP_IPLIMIT_COUNT_8 VALUE 0x1

CTLR_MISC ADDRESS 0x007A RW
CTLR_MISC RESET_VALUE 0x00
 SPARE_7 BIT[7]
 SPARE_6 BIT[6]
 SPARE_5 BIT[5]
 SPARE_4 BIT[4]
 SPARE_3 BIT[3]
 SPARE_2 BIT[2]
  SPARE_2_FALSE VALUE 0x0
  SPARE_2_TRUE VALUE 0x1
 SPARE_1 BIT[1]
  SPARE_1_FALSE VALUE 0x0
  SPARE_1_TRUE VALUE 0x1
 SPARE_0 BIT[0]
  SPARE_0_FALSE VALUE 0x0
  SPARE_0_TRUE VALUE 0x1

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
 ENABLE_PRESET BIT[0]
  ENABLE_PRESET_FALSE VALUE 0x0
  ENABLE_PRESET_TRUE VALUE 0x1

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
 FOLLOW_WARM_RB BIT[2]
 FOLLOW_SHUTDOWN1_RB BIT[1]
 FOLLOW_SHUTDOWN2_RB BIT[0]

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  LOCAL_SOFT_RESET_ACTIVE_FALSE VALUE 0x0
  LOCAL_SOFT_RESET_ACTIVE_TRUE VALUE 0x1

INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
 INT_TEST_MODE_EN BIT[7]
  INT_TEST_MODE_EN_FALSE VALUE 0x0
  INT_TEST_MODE_EN_TRUE VALUE 0x1

INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
 VREG_FAULT_INT_TEST_VAL BIT[1]
  VREG_FAULT_INT_TEST_VAL_ACTIVE_FALSE VALUE 0x0
  VREG_FAULT_INT_TEST_VAL_ACTIVE_TRUE VALUE 0x1
 VREG_OK_INT_TEST_VAL BIT[0]

CTLR_TEST ADDRESS 0x00E2 RW
CTLR_TEST RESET_VALUE 0x00
 ATEST_SEL BIT[7:5]
  ATEST_SEL_ATEST1_NORMAL_ATEST2_NORMAL VALUE 0x0
  ATEST_SEL_ATEST1_VREF_LOCAL_BUFFER_ATEST2_AVSS VALUE 0x1
  ATEST_SEL_ATEST1_LOOP_FILTER_ATEST2_AVSS VALUE 0x2
  ATEST_SEL_ATEST1_VREF_OUT_ATEST2_AVSS_CLEAN VALUE 0x3
  ATEST_SEL_ATEST1_V_SAWTOOTH_ATEST2_AVDD VALUE 0x4
  ATEST_SEL_ATEST1_PULSE_SKIP_VGA_OUT_ATEST2_VREF_PULSE_SKIP_RESET VALUE 0x5
  ATEST_SEL_ATEST1_SLOPE_COMP_OUT_ATEST2_VREF_PULSE_SKIP_SET VALUE 0x6
  ATEST_SEL_ATEST1_RES_DIV_OUT_ATEST2_BUCK_FB_PAD VALUE 0x7
 DTEST_SEL BIT[4:2]
  DTEST_SEL_DTEST1_NORMAL_DTEST2_NORMAL VALUE 0x0
  DTEST_SEL_DTEST1_PWM_CLOCK_DTEST2_CLK_1P2M VALUE 0x1
  DTEST_SEL_DTEST1_PWM_COMP_DTEST2_OCP_DETECT VALUE 0x2
  DTEST_SEL_DTEST1_PULSE_SKIP_COMP_DTEST2_IPLIMIT_COMP_PFM VALUE 0x3
  DTEST_SEL_DTEST1_PFM_COMP_DTEST2_AUTOPFM_COUNT_DONE VALUE 0x4
  DTEST_SEL_DTEST1_MODE_DTEST2_INZ_COUNT_DONE VALUE 0x5
  DTEST_SEL_DTEST1_PULSE_SKIP_ENTER_DTEST2_PULSE_SKIP_EXIT VALUE 0x6
  DTEST_SEL_DTEST1_PFM_COMP_DTEST2_VDIP_COMP VALUE 0x7
 TRIM_CALIB_EN BIT[1]
  TRIM_CALIB_EN_FALSE VALUE 0x0
  TRIM_CALIB_EN_TRUE VALUE 0x1
 OPEN_LOOP_TEST_EN BIT[0]
  OPEN_LOOP_TEST_EN_FALSE VALUE 0x0
  OPEN_LOOP_TEST_EN_TRUE VALUE 0x1

TRIM_NUM ADDRESS 0x00F0 R
TRIM_NUM RESET_VALUE 0x04
 TRIM_NUM BIT[7:0]

CTL_TRIM1 ADDRESS 0x00F1 RW
CTL_TRIM1 RESET_VALUE 0x68
 ERR_AMP_TRIM BIT[7:4]
 RES_DIV_TRIM BIT[3:0]

CTL_TRIM2 ADDRESS 0x00F2 RW
CTL_TRIM2 RESET_VALUE 0x77
 PFM_COMP_TRIM BIT[7:4]
 VDIP_COMP_TRIM BIT[3:0]

CTL_TRIM3 ADDRESS 0x00F3 RW
CTL_TRIM3 RESET_VALUE 0x20
 VGA_PS_TRIM BIT[5:0]

CTL_TRIM4 ADDRESS 0x00F4 RW
CTL_TRIM4 RESET_VALUE 0x01
 PULL_DOWN_TRIM BIT[0]
  ACTIVE_PD_OFF VALUE 0x0
  ACTIVE_PD_ON VALUE 0x1

S1_PS_BASE BASE 0x00011500 s1_psaddr 31:0

 s1_ps MODULE OFFSET=S1_PS_BASE+0x00000000 MAX=S1_PS_BASE+0x000000FF APRE=S1_PS_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM8950.S1_PS_BASE.S1_PS
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x22
 TYPE BIT[7:0]
  SMPS VALUE 0x16

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x06
 SUBTYPE BIT[7:0]
  PS_LV2P5A VALUE 0x01
  PS_LV3P0A VALUE 0x02
  PS_LV1P8A VALUE 0x03
  PS_MV1P5A VALUE 0x04
  PS_MV2P5A VALUE 0x05
  PS2_LV3P0A VALUE 0x06
  PS2_MV2P5A VALUE 0x07

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
 HIGH_CURRENT_INT2 BIT[1]
  HIGH_CURRENT_INT2_FALSE VALUE 0x0
  HIGH_CURRENT_INT2_TRUE VALUE 0x1
 HIGH_CURRENT_INT1 BIT[0]
  HIGH_CURRENT_INT1_FALSE VALUE 0x0
  HIGH_CURRENT_INT1_TRUE VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
 HIGH_CURRENT_INT2 BIT[1]
  HIGH_CURRENT_INT2_FALSE VALUE 0x0
  HIGH_CURRENT_INT2_TRUE VALUE 0x1
 HIGH_CURRENT_INT1 BIT[0]
  HIGH_CURRENT_INT1_FALSE VALUE 0x0
  HIGH_CURRENT_INT1_TRUE VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 HIGH_CURRENT_INT2 BIT[1]
  HIGH_CURRENT_INT2_FALSE VALUE 0x0
  HIGH_CURRENT_INT2_TRUE VALUE 0x1
 HIGH_CURRENT_INT1 BIT[0]
  HIGH_CURRENT_INT1_FALSE VALUE 0x0
  HIGH_CURRENT_INT1_TRUE VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
 HIGH_CURRENT_INT2 BIT[1]
  HIGH_CURRENT_INT2_FALSE VALUE 0x0
  HIGH_CURRENT_INT2_TRUE VALUE 0x1
 HIGH_CURRENT_INT1 BIT[0]
  HIGH_CURRENT_INT1_FALSE VALUE 0x0
  HIGH_CURRENT_INT1_TRUE VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 HIGH_CURRENT_INT2 BIT[1]
  HIGH_CURRENT_INT2_FALSE VALUE 0x0
  HIGH_CURRENT_INT2_TRUE VALUE 0x1
 HIGH_CURRENT_INT1 BIT[0]
  HIGH_CURRENT_INT1_FALSE VALUE 0x0
  HIGH_CURRENT_INT1_TRUE VALUE 0x1

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 HIGH_CURRENT_INT2 BIT[1]
  HIGH_CURRENT_INT2_FALSE VALUE 0x0
  HIGH_CURRENT_INT2_TRUE VALUE 0x1
 HIGH_CURRENT_INT1 BIT[0]
  HIGH_CURRENT_INT1_FALSE VALUE 0x0
  HIGH_CURRENT_INT1_TRUE VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 HIGH_CURRENT_INT2 BIT[1]
  HIGH_CURRENT_INT2_FALSE VALUE 0x0
  HIGH_CURRENT_INT2_TRUE VALUE 0x1
 HIGH_CURRENT_INT1 BIT[0]
  HIGH_CURRENT_INT1_FALSE VALUE 0x0
  HIGH_CURRENT_INT1_TRUE VALUE 0x1

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 HIGH_CURRENT_INT2 BIT[1]
  HIGH_CURRENT_INT2_FALSE VALUE 0x0
  HIGH_CURRENT_INT2_TRUE VALUE 0x1
 HIGH_CURRENT_INT1 BIT[0]
  HIGH_CURRENT_INT1_FALSE VALUE 0x0
  HIGH_CURRENT_INT1_TRUE VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 HIGH_CURRENT_INT2 BIT[1]
  HIGH_CURRENT_INT2_FALSE VALUE 0x0
  HIGH_CURRENT_INT2_TRUE VALUE 0x1
 HIGH_CURRENT_INT1 BIT[0]
  HIGH_CURRENT_INT1_FALSE VALUE 0x0
  HIGH_CURRENT_INT1_TRUE VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]
  INT_MID_FALSE VALUE 0x0
  INT_MID_TRUE VALUE 0x1

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]
  INT_PRIORITY_FALSE VALUE 0x0
  INT_PRIORITY_TRUE VALUE 0x1

PWM_CURRENT_LIM_CTL ADDRESS 0x004A RW
PWM_CURRENT_LIM_CTL RESET_VALUE 0xB4
 CURRENT_LIM_EN BIT[7]
  CURRENT_LIM_EN_FALSE VALUE 0x0
  CURRENT_LIM_EN_TRUE VALUE 0x1
 CURRENT_LIM_AUTOINT_SEL BIT[5:3]
  CURRENT_LIM_AUTOINT_SEL_LC_2700MA_HC_4400MA VALUE 0x0
  CURRENT_LIM_AUTOINT_SEL_LC_2380MA_HC_3870MA VALUE 0x1
  CURRENT_LIM_AUTOINT_SEL_LC_2060MA_HC_3340MA VALUE 0x2
  CURRENT_LIM_AUTOINT_SEL_LC_1740MA_HC_2810MA VALUE 0x3
  CURRENT_LIM_AUTOINT_SEL_LC_1420MA_HC_2280MA VALUE 0x4
  CURRENT_LIM_AUTOINT_SEL_LC_1100MA_HC_1750MA VALUE 0x5
  CURRENT_LIM_AUTOINT_SEL_LC_780MA_HC_1220MA VALUE 0x6
  CURRENT_LIM_AUTOINT_SEL_LC_460MA_HC_690MA VALUE 0x7
 CURRENT_LIM_PWM_SEL BIT[2:0]
  CURRENT_LIM_PWM_SEL_LC_2700MA_HC_4400MA VALUE 0x0
  CURRENT_LIM_PWM_SEL_LC_2380MA_HC_3870MA VALUE 0x1
  CURRENT_LIM_PWM_SEL_LC_2060MA_HC_3340MA VALUE 0x2
  CURRENT_LIM_PWM_SEL_LC_1740MA_HC_2810MA VALUE 0x3
  CURRENT_LIM_PWM_SEL_LC_1420MA_HC_2280MA VALUE 0x4
  CURRENT_LIM_PWM_SEL_LC_1100MA_HC_1750MA VALUE 0x5
  CURRENT_LIM_PWM_SEL_LC_780MA_HC_1220MA VALUE 0x6
  CURRENT_LIM_PWM_SEL_LC_460MA_HC_690MA VALUE 0x7

PFM_CURRENT_LIM_CTL ADDRESS 0x004B RW
PFM_CURRENT_LIM_CTL RESET_VALUE 0x84
 CURRENT_LIM_EN BIT[7]
  CURRENT_LIM_EN_FALSE VALUE 0x0
  CURRENT_LIM_EN_TRUE VALUE 0x1
 CURRENT_LIM_SEL BIT[2:0]
  CURRENT_LIM_SEL_800MA VALUE 0x0
  CURRENT_LIM_SEL_700MA VALUE 0x1
  CURRENT_LIM_SEL_600MA VALUE 0x2
  CURRENT_LIM_SEL_500MA VALUE 0x3
  CURRENT_LIM_SEL_400MA VALUE 0x4
  CURRENT_LIM_SEL_300MA VALUE 0x5
  CURRENT_LIM_SEL_200MA VALUE 0x6
  CURRENT_LIM_SEL_100MA VALUE 0x7

SOFT_START_CTL ADDRESS 0x004C RW
SOFT_START_CTL RESET_VALUE 0x92
 SOFT_START_ILIM_STEP_EN BIT[7]
  SOFT_START_ILIM_STEP_EN_FALSE VALUE 0x0
  SOFT_START_ILIM_STEP_EN_TRUE VALUE 0x1
 SOFT_START_MODE_SEL BIT[4]
  SOFT_START_MODE_SEL_FAST VALUE 0x0
  SOFT_START_MODE_SEL_NORMAL VALUE 0x1
 SOFT_START_ILIM_SEL BIT[2:1]
  SOFT_START_ILIM_SEL_400MA VALUE 0x0
  SOFT_START_ILIM_SEL_600MA VALUE 0x1
  SOFT_START_ILIM_SEL_800MA VALUE 0x2
  SOFT_START_ILIM_SEL_1000MA VALUE 0x3
 SOFT_START_ILIM_STEP_DLY BIT[0]
  SOFT_START_ILIM_STEP_DLY_FAST_20US_NORMAL_30US VALUE 0x0
  SOFT_START_ILIM_STEP_DLY_FAST_60US_NORMAL_120US VALUE 0x1

SWITCH_SIZE_CTL ADDRESS 0x0070 RW
SWITCH_SIZE_CTL RESET_VALUE 0x0F
 P_OFF_DRIVER_SIZE BIT[3]
  P_OFF_DRIVER_SIZE_1_DIV_2 VALUE 0x0
  P_OFF_DRIVER_SIZE_1_DIV_1 VALUE 0x1
 P_ON_DRIVER_SIZE BIT[2]
  P_ON_DRIVER_SIZE_1_DIV_2 VALUE 0x0
  P_ON_DRIVER_SIZE_1_DIV_1 VALUE 0x1
 N_ON_DRIVER_SIZE BIT[1]
  N_ON_DRIVER_SIZE_1_DIV_2 VALUE 0x0
  N_ON_DRIVER_SIZE_1_DIV_1 VALUE 0x1
 N_OFF_DRIVER_SIZE BIT[0]
  N_OFF_DRIVER_SIZE_1_DIV_2 VALUE 0x0
  N_OFF_DRIVER_SIZE_1_DIV_1 VALUE 0x1

DEAD_TIME_CTRL2 ADDRESS 0x0072 RW
DEAD_TIME_CTRL2 RESET_VALUE 0x05
 NSW_DEAD_TIME BIT[2]
  NSW_DEAD_TIME_1P5_NS VALUE 0x0
  NSW_DEAD_TIME_2P4_NS VALUE 0x1
 PSW_DEAD_TIME BIT[0]
  PSW_DEAD_TIME_2P0_NS VALUE 0x0
  PSW_DEAD_TIME_2P4_NS VALUE 0x1

BLNK_TIME_CTL ADDRESS 0x0073 RW
BLNK_TIME_CTL RESET_VALUE 0x02
 MIN_PON BIT[2:1]
  MIN_PON_DISABLED VALUE 0x0
  MIN_PON_15NS_OR_25NS VALUE 0x1
  MIN_PON_40NS_OR_50NS VALUE 0x2
  MIN_PON_60NS_OR_70NS VALUE 0x3
 ISNS_BLNK_TIME BIT[0]
  ISNS_BLNK_TIME_15NS VALUE 0x0
  ISNS_BLNK_TIME_25NS VALUE 0x1

INZERO_CTL ADDRESS 0x0074 RW
INZERO_CTL RESET_VALUE 0x80
 INZERO_EN BIT[7]
  INZERO_EN_FALSE VALUE 0x0
  INZERO_EN_TRUE VALUE 0x1
 INZERO_OFFSET BIT[3:2]
  INZERO_OFFSET_NO_OFFSET VALUE 0x0
  INZERO_OFFSET_NEG_3MV VALUE 0x1
  INZERO_OFFSET_POS_1P5MV VALUE 0x2
  INZERO_OFFSET_POS_3MV VALUE 0x3
 INZERO_FORCE BIT[1]
  INZERO_FORCE_DISABLE VALUE 0x0
  INZERO_FORCE_ENABLE VALUE 0x1

DYNAMIC_DRIVER_EN ADDRESS 0x0075 RW
DYNAMIC_DRIVER_EN RESET_VALUE 0x00
 DYNAMIC_DRIVER_EN BIT[7]
  DISABLE_DYNAMIC_DRIVER VALUE 0x0
  ENABLE_DYNAMIC_DRIVER VALUE 0x1

IPLIMIT_TEST_EN ADDRESS 0x0076 RW
IPLIMIT_TEST_EN RESET_VALUE 0x00
 IPLIMIT_TEST_EN BIT[7]
  NORMAL_OPERATION VALUE 0x0
  CHANGE_MIRROR_RATIO_TO_MINIMUM VALUE 0x1

PWR_STG_MISC ADDRESS 0x0079 RW
PWR_STG_MISC RESET_VALUE 0x01
 SPARE_7 BIT[7]
 SPARE_6 BIT[6]
 SPARE_5 BIT[5]
 SPARE_4 BIT[4]
 SPARE_3 BIT[3]
 SPARE_2 BIT[2]
 SPARE_1 BIT[1]
 ISNS_RATIO BIT[0]
  ISNS_RATIO_54P4K VALUE 0x0
  ISNS_RATIO_27P2K VALUE 0x1

HCINT_EN ADDRESS 0x0080 RW
HCINT_EN RESET_VALUE 0x00
 HCINT_EN BIT[7]
  INT_DISABLE VALUE 0x0
  INT_ENABLE VALUE 0x1

HCINT_CONTROL ADDRESS 0x0081 RW
HCINT_CONTROL RESET_VALUE 0x00
 SET_WINDOW_WIDTH BIT[5]
  CYCLES2 VALUE 0x0
  CYCLES16 VALUE 0x1
 RESET_WINDOW_WIDTH BIT[4]
  CYCLESRESET2 VALUE 0x0
  CYCLESRESET16 VALUE 0x1
 INT2_CUR_THRESHOLD BIT[3:2]
  RATED_CURRENT_90PCT VALUE 0x0
  RATED_CURRENT_80PCT VALUE 0x1
  RATED_CURRENT_70PCT VALUE 0x2
  RATED_CURRENT_60PCT VALUE 0x3
 INT1_CUR_THRESHOLD BIT[1:0]
  RATED_CURRENT_70PCT VALUE 0x0
  RATED_CURRENT_60PCT VALUE 0x1
  RATED_CURRENT_50PCT VALUE 0x2
  RATED_CURRENT_40PCT VALUE 0x3

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
 FOLLOW_WARM_RB BIT[2]
 FOLLOW_SHUTDOWN1_RB BIT[1]
 FOLLOW_SHUTDOWN2_RB BIT[0]

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  LOCAL_SOFT_RESET_FALSE VALUE 0x0
  LOCAL_SOFT_RESET_TRUE VALUE 0x1

INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
 INT_TEST_MODE_EN BIT[7]
  INT_TEST_MODE_EN_FALSE VALUE 0x0
  INT_TEST_MODE_EN_TRUE VALUE 0x1

INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
 HIGH_CURRENT_INT2_TEST_VAL BIT[1]
  HIGH_CURRENT_INT2_FALSE VALUE 0x0
  HIGH_CURRENT_INT2_TRUE VALUE 0x1
 HIGH_CURRENT_INT1_TEST_VAL BIT[0]
  HIGH_CURRENT_INT1_FALSE VALUE 0x0
  HIGH_CURRENT_INT1_TRUE VALUE 0x1

FORCE_FET_TEST ADDRESS 0x00E3 RW
FORCE_FET_TEST RESET_VALUE 0x00
 KELVIN_SENSING_TEST_EN BIT[2]
  KELVIN_SENSING_TEST_NMOS_RON VALUE 0x0
  KELVIN_SENSING_TEST_PMOS_RON VALUE 0x1
 FORCE_PFET_NFET BIT[1:0]
  FORCE_PFET_NFET_NORMAL VALUE 0x0
  FORCE_PFET_NFET_NMOS_ON_PMOS_OFF VALUE 0x1
  FORCE_PFET_NFET_PMOS_ON_NMOS_OFF VALUE 0x2
  FORCE_BOTH_PMOS_NMOS_OFF VALUE 0x3

PWR_STG_TEST ADDRESS 0x00E4 RW
PWR_STG_TEST RESET_VALUE 0x00
 ATEST_SEL BIT[6:5]
  ATEST_SEL_ATEST1_NORMAL_ATEST2_NORMAL VALUE 0x0
  ATEST_SEL_ATEST1_RESERVED1_ATEST2_RESERVED1 VALUE 0x1
  ATEST_SEL_ATEST1_KELVIN_SENSE1_ATEST2_KELVIN_SENSE2 VALUE 0x2
  ATEST_SEL_ATEST1_RESERVED3_ATEST2_RESERVED3 VALUE 0x3
 DTEST_SEL BIT[4:2]
  DTEST_SEL_DTEST1_NORMAL_DTEST2_NORMAL VALUE 0x0
  DTEST_SEL_DTEST1_END_MIN_PON_DTEST2_HCINT1 VALUE 0x1
  DTEST_SEL_DTEST1_IPLIMIT_TIMER1_DTEST2_HCINT2 VALUE 0x2
  DTEST_SEL_DTEST1_IPLIMIT_TIMER2_DTEST2_HCINT1_COMP VALUE 0x3
  DTEST_SEL_DTEST1_INZERO_COMP_NMOS VALUE 0x4
  DTEST_SEL_DTEST1_IPLIMIT_COMP_PMOS_DTEST2_HCINT2_COMP VALUE 0x5
  DTEST_SEL_DTEST1_PMOS_DRIVE_SIGNAL_DTEST2_PGATE_BLANKING_PMOS VALUE 0x6
  DTEST_SEL_DTEST1_NMOS_DRIVE_SIGNAL_DTEST2_INZERO_COMP_EXTEND VALUE 0x7
 TRIM_CALIB_EN BIT[1]
  TRIM_CALIB_EN_FALSE VALUE 0x0
  TRIM_CALIB_EN_TRUE VALUE 0x1
 OPEN_LOOP_TEST_EN BIT[0]
  OPEN_LOOP_TEST_EN_FALSE VALUE 0x0
  OPEN_LOOP_TEST_EN_TRUE VALUE 0x1

TRIM_NUM ADDRESS 0x00F0 R
TRIM_NUM RESET_VALUE 0x03
 TRIM_NUM BIT[7:0]

PS_TRIM1 ADDRESS 0x00F1 RW
PS_TRIM1 RESET_VALUE 0x17
 IPLIM_TRIM BIT[5:4]
 INZERO_TRIM BIT[3:0]

PS_TRIM2 ADDRESS 0x00F2 RW
PS_TRIM2 RESET_VALUE 0x6C
 SOFT_START_ILIM_STEP_DLY_TRIM BIT[7]
 SOFT_START_MODE_SEL_TRIM BIT[6]
 SOFT_START_IPLIM_STEP_EN_TRIM BIT[5]
 SOFT_START_IPLIM_TRIM BIT[4:3]
 IPLIM_TRIM_OPT BIT[2:0]

HCINT_TRIM ADDRESS 0x00F3 RW
HCINT_TRIM RESET_VALUE 0x00
 HCINT_COMP2_TRIM BIT[7:4]
 HCINT_COMP1_TRIM BIT[3:0]

S1_FREQ_BASE BASE 0x00011600 s1_freqaddr 31:0

 s1_freq MODULE OFFSET=S1_FREQ_BASE+0x00000000 MAX=S1_FREQ_BASE+0x000000FF APRE=S1_FREQ_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM8950.S1_FREQ_BASE.S1_FREQ
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x02
 DIG_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x1D
 TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x19
 SUBTYPE BIT[7:0]

CLK_ENABLE ADDRESS 0x0046 RW
CLK_ENABLE RESET_VALUE 0x01
 EN_CLK_INT BIT[7]
  FORCE_EN_DISABLED VALUE 0x0
  FORCE_EN_ENABLED VALUE 0x1
 FOLLOW_CLK_SX_REQ BIT[0]
  FALLOW_CLK_REQ_DISABLED VALUE 0x0
  FALLOW_CLK_REQ_ENABLED VALUE 0x1

CLK_DIV ADDRESS 0x0050 RW
CLK_DIV RESET_VALUE 0x05
 CLK_DIV BIT[3:0]
  FREQ_9M6HZ_0 VALUE 0x0
  FREQ_9M6HZ VALUE 0x1
  FREQ_6M4HZ VALUE 0x2
  FREQ_4M8HZ VALUE 0x3
  FREQ_3M8HZ VALUE 0x4
  FREQ_3M2HZ VALUE 0x5
  FREQ_2M7HZ VALUE 0x6
  FREQ_2M4HZ VALUE 0x7
  FREQ_2M1HZ VALUE 0x8
  FREQ_1M9HZ VALUE 0x9
  FREQ_1M7HZ VALUE 0xA
  FREQ_1M6HZ VALUE 0xB
  FREQ_1M5HZ VALUE 0xC
  FREQ_1M4HZ VALUE 0xD
  FREQ_1M3HZ VALUE 0xE
  FREQ_1M2HZ VALUE 0xF

CLK_PHASE ADDRESS 0x0051 RW
CLK_PHASE RESET_VALUE 0x07
 CLK_PHASE BIT[3:0]

GANG_CTL1 ADDRESS 0x00C0 RW
GANG_CTL1 RESET_VALUE 0x00
 GANG_LEADER_PID BIT[7:0]

GANG_CTL2 ADDRESS 0x00C1 RW
GANG_CTL2 RESET_VALUE 0x00
 GANG_EN BIT[7]
  GANGING_DISABLED VALUE 0x0
  GANGING_ENABLED VALUE 0x1

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  NORMAL_OPERATION VALUE 0x0
  SOFT_RESET_ASSERTED VALUE 0x1

TEST1 ADDRESS 0x00E2 RW
TEST1 RESET_VALUE 0x00
 EN_DTEST BIT[7]
  DTEST_DISABLED VALUE 0x0
  DTEST_ENABLED VALUE 0x1
 DTEST_SEL BIT[6:5]
  DRIVE_DTEST1 VALUE 0x0
  DRIVE_DTEST2 VALUE 0x1
  DRIVE_DTEST3 VALUE 0x2
  DRIVE_DTEST4 VALUE 0x3

S2_CTRL_BASE BASE 0x00011700 s2_ctrladdr 31:0

 s2_ctrl MODULE OFFSET=S2_CTRL_BASE+0x00000000 MAX=S2_CTRL_BASE+0x000000FF APRE=S2_CTRL_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM8950.S2_CTRL_BASE.S2_CTRL
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x03
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x01
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x03
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x03
 TYPE BIT[7:0]
  SMPS VALUE 0x03

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x08
 SUBTYPE BIT[7:0]
  GENERAL_PURPOSE_CONTROLLER VALUE 0x08

STATUS ADDRESS 0x0008 R
STATUS RESET_VALUE 0xXX
 VREG_OK BIT[7]
  VREG_OK_FALSE VALUE 0x0
  VREG_OK_TRUE VALUE 0x1
 ILS BIT[5]
  ILEGAL_LIMIT_STOP_FALSE VALUE 0x0
  ILEGAL_LIMIT_STOP_TRUE VALUE 0x1
 UL_VOLTAGE BIT[4]
  UL_INT_FALSE VALUE 0x0
  UL_INT_TRUE VALUE 0x1
 LL_VOLTAGE BIT[3]
  LL_INT_FALSE VALUE 0x0
  LL_INT_TRUE VALUE 0x1
 PS_TRUE BIT[2]
  PS_FALSE VALUE 0x0
  PS_TRUE VALUE 0x1
 NPM_TRUE BIT[1]
  NPM_VREGOK_FALSE VALUE 0x0
  NPM_VREGOK_TRUE VALUE 0x1
 STEPPER_DONE BIT[0]
  STEPPER_DONE_FALSE VALUE 0x0
  STEPPER_DONE_TRUE VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
 VREG_FAULT_INT BIT[1]
  VREG_FAULT_INT_FALSE VALUE 0x0
  VREG_FAULT_INT_TRUE VALUE 0x1
 VREG_OK_INT BIT[0]
  VREG_OK_INT_FALSE VALUE 0x0
  VREG_OK_INT_TRUE VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
 VREG_FAULT_INT BIT[1]
  VREG_FAULT_INT_FALSE VALUE 0x0
  VREG_FAULT_INT_TRUE VALUE 0x1
 VREG_OK_INT BIT[0]
  VREG_OK_INT_FALSE VALUE 0x0
  VREG_OK_INT_TRUE VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 VREG_FAULT_INT BIT[1]
  VREG_FAULT_INT_FALSE VALUE 0x0
  VREG_FAULT_INT_TRUE VALUE 0x1
 VREG_OK_INT BIT[0]
  VREG_OK_INT_FALSE VALUE 0x0
  VREG_OK_INT_TRUE VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
 VREG_FAULT_INT BIT[1]
  VREG_FAULT_INT_FALSE VALUE 0x0
  VREG_FAULT_INT_TRUE VALUE 0x1
 VREG_OK_INT BIT[0]
  VREG_OK_INT_FALSE VALUE 0x0
  VREG_OK_INT_TRUE VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 VREG_FAULT_INT BIT[1]
  VREG_FAULT_INT_FALSE VALUE 0x0
  VREG_FAULT_INT_TRUE VALUE 0x1
 VREG_OK_INT BIT[0]
  VREG_OK_INT_FALSE VALUE 0x0
  VREG_OK_INT_TRUE VALUE 0x1

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 VREG_FAULT_INT BIT[1]
  VREG_FAULT_INT_FALSE VALUE 0x0
  VREG_FAULT_INT_TRUE VALUE 0x1
 VREG_OK_INT BIT[0]
  VREG_OK_INT_FALSE VALUE 0x0
  VREG_OK_INT_TRUE VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 VREG_FAULT_INT BIT[1]
  VREG_FAULT_INT_FALSE VALUE 0x0
  VREG_FAULT_INT_TRUE VALUE 0x1
 VREG_OK_INT BIT[0]
  VREG_OK_INT_FALSE VALUE 0x0
  VREG_OK_INT_TRUE VALUE 0x1

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 VREG_FAULT_INT BIT[1]
  VREG_FAULT_INT_FALSE VALUE 0x0
  VREG_FAULT_INT_TRUE VALUE 0x1
 VREG_OK_INT BIT[0]
  VREG_OK_INT_FALSE VALUE 0x0
  VREG_OK_INT_TRUE VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 VREG_FAULT_INT BIT[1]
  VREG_FAULT_INT_FALSE VALUE 0x0
  VREG_FAULT_INT_TRUE VALUE 0x1
 VREG_OK_INT BIT[0]
  VREG_OK_INT_FALSE VALUE 0x0
  VREG_OK_INT_TRUE VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]
  INT_MID_FALSE VALUE 0x0
  INT_MID_TRUE VALUE 0x1

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]
  INT_PRIORITY_FALSE VALUE 0x0
  INT_PRIORITY_TRUE VALUE 0x1

VOLTAGE_CTL1 ADDRESS 0x0040 RW
VOLTAGE_CTL1 RESET_VALUE 0x00
 RANGE BIT[0]
  RANGE_HV_FALSE VALUE 0x0
  RANGE_HV_TRUE VALUE 0x1

VOLTAGE_CTL2 ADDRESS 0x0041 RW
VOLTAGE_CTL2 RESET_VALUE 0x44
 V_SET BIT[6:0]

PFM_CTL ADDRESS 0x0044 RW
PFM_CTL RESET_VALUE 0x85
 PFM_VOLT_CTL BIT[7]
  PFM_VOLT_BOOST_FALSE VALUE 0x0
  PFM_VOLT_BOOST_TRUE VALUE 0x1
 PFM_IBOOST BIT[6]
  PFM_IBOOST_FALSE VALUE 0x0
  PFM_IBOOST_TRUE VALUE 0x1
 PFM_TYPE_I BIT[5]
  PFM_ADVANCED VALUE 0x0
  PFM_LEGACY VALUE 0x1
 PFM_COMP_HYST BIT[4]
  PFM_HYST_3MV VALUE 0x0
  PFM_HYST_6MV VALUE 0x1
 PFM_COMP_PLS_FLTR BIT[3]
  PFM_COMP_PLS_FLTR_100NS VALUE 0x0
  PFM_COMP_PLS_FLTR_250NS VALUE 0x1
 PFM_IPLIM_CTRL BIT[2]
  PFM_IPLIM_CTRL_FALSE VALUE 0x0
  PFM_IPLIM_CTRL_TRUE VALUE 0x1
 PFM_IPLIM_DLY BIT[1:0]
  PFM_IPLIM_CTRL_75NS VALUE 0x0
  PFM_IPLIMI_CTRL_150NS VALUE 0x1
  PFM_IPLIM_CTRL_300NS VALUE 0x2
  PFM_IPLIM_CTRL_600NS VALUE 0x3

MODE_CTL ADDRESS 0x0045 RW
MODE_CTL RESET_VALUE 0x80
 PWM BIT[7]
  PWM_NO_FORCE VALUE 0x0
  PWM_FORCE VALUE 0x1
 AUTO_MODE BIT[6]
  AUTO_FALSE VALUE 0x0
  AUTO_TRUE VALUE 0x1
 FOLLOW_PMIC_AWAKE BIT[4]
  FOLLOW_PMIC_AWAKE_FALSE VALUE 0x0
  FOLLOW_PMIC_AWAKE_TRUE VALUE 0x1
 FOLLOW_HWEN3 BIT[3]
  FOLLOW_HWEN3_FALSE VALUE 0x0
  FOLLOW_HWEN3_TRUE VALUE 0x1
 FOLLOW_HWEN2 BIT[2]
  FOLLOW_HWEN2_FALSE VALUE 0x0
  FOLLOW_HWEN2_TRUE VALUE 0x1
 FOLLOW_HWEN1 BIT[1]
  FOLLOW_HWEN1_FALSE VALUE 0x0
  FOLLOW_HWEN1_TRUE VALUE 0x1
 FOLLOW_HWEN0 BIT[0]
  FOLLOW_HWEN0_FALSE VALUE 0x0
  FOLLOW_HWEN0_TRUE VALUE 0x1

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
 PERPH_EN BIT[7]
  BUCK_ENABLE_FALSE VALUE 0x0
  BUCK_ENABLE_TRUE VALUE 0x1
 FOLLOW_HWEN3 BIT[3]
  FOLLOW_HWEN3_FALSE VALUE 0x0
  FOLLOW_HWEN3_TRUE VALUE 0x1
 FOLLOW_HWEN2 BIT[2]
  FOLLOW_HWEN2_FALSE VALUE 0x0
  FOLLOW_HWEN2_TRUE VALUE 0x1
 FOLLOW_HWEN1 BIT[1]
  FOLLOW_HWEN1_FALSE VALUE 0x0
  FOLLOW_HWEN1_TRUE VALUE 0x1
 FOLLOW_HWEN0 BIT[0]
  FOLLOW_HWEN0_FALSE VALUE 0x0
  FOLLOW_HWEN0_TRUE VALUE 0x1

PD_CTL ADDRESS 0x0048 RW
PD_CTL RESET_VALUE 0x80
 PD_EN BIT[7]
  PD_ENABLE_FALSE VALUE 0x0
  PD_ENABLE_TRUE VALUE 0x1

COMP_CAP_CTL ADDRESS 0x0051 RW
COMP_CAP_CTL RESET_VALUE 0x03
 POLE2_CTRL BIT[2]
  CP_CAP_0PF VALUE 0x0
  CP_CAP_1PF VALUE 0x1
 CZ_CTRL BIT[1:0]
  CZ_CAP_30PF VALUE 0x0
  CZ_CAP_40PF VALUE 0x1
  CZ_CAP_50PF VALUE 0x2
  CZ_CAP_60PF VALUE 0x3

GM_CTL ADDRESS 0x0052 RW
GM_CTL RESET_VALUE 0x09
 GM_CTL BIT[3:0]
  GM_CTL_336P9_UAPV VALUE 0x0
  GM_CTL_306P5_UAPV VALUE 0x1
  GM_CTL_276P2_UAPV VALUE 0x2
  GM_CTL_245P7_UAPV VALUE 0x3
  GM_CTL_216P5_UAPV VALUE 0x4
  GM_CTL_185P9_UAPV VALUE 0x5
  GM_CTL_155P3_UAPV VALUE 0x6
  GM_CTL_124P5_UAPV VALUE 0x7
  GM_CTL_438P2_UAPV VALUE 0x8
  GM_CTL_97P9_UAPV VALUE 0x9
  GM_CTL_54P9_UAPV VALUE 0xA
  GM_CTL_38P3_UAPV VALUE 0xB
  GM_CTL_29P2_UAPV VALUE 0xC
  GM_CTL_23P7_UAPV VALUE 0xD
  GM_CTL_20_UAPV VALUE 0xE
  GM_CTL_17P2_UAPV VALUE 0xF

RZ_CTL ADDRESS 0x0053 RW
RZ_CTL RESET_VALUE 0x05
 RZ_CTL BIT[3:0]
  RZ_CTL_25K VALUE 0x0
  RZ_CTL_50K VALUE 0x1
  RZ_CTL_75K VALUE 0x2
  RZ_CTL_100K VALUE 0x3
  RZ_CTL_125K VALUE 0x4
  RZ_CTL_150K VALUE 0x5
  RZ_CTL_175K VALUE 0x6
  RZ_CTL_200K VALUE 0x7
  RZ_CTL_225K VALUE 0x8
  RZ_CTL_250K VALUE 0x9
  RZ_CTL_275K VALUE 0xA
  RZ_CTL_300K VALUE 0xB
  RZ_CTL_325K VALUE 0xC
  RZ_CTL_350K VALUE 0xD
  RZ_CTL_375K VALUE 0xE
  RZ_CTL_400K VALUE 0xF

ISNS_CTRL ADDRESS 0x0055 RW
ISNS_CTRL RESET_VALUE 0x00
 SA_COMP_CAP BIT[1]
  SA_COMP_CAP_100FF VALUE 0x0
  SA_COMP_CAP_200FF VALUE 0x1
 ISNS_RES_IOS BIT[0]
  ISNS_RES_IOS_8KOHMS_24UA VALUE 0x0
  ISNS_RES_IOS_16KOHMS_12UA VALUE 0x1

SAW_CTL ADDRESS 0x0056 RW
SAW_CTL RESET_VALUE 0x0A
 CURRENT_CTRL BIT[3]
  SAW_CURRENT_CTRL_1UA VALUE 0x0
  SAW_CURRENT_CTRL_2UA VALUE 0x1
 NSAW_CTRL BIT[2:0]
  NSAW_CTRL_4X VALUE 0x0
  NSAW_CTRL_8X VALUE 0x1
  NSAW_CTRL_12X VALUE 0x2
  NSAW_CTRL_16X VALUE 0x3
  NSAW_CTRL_20X VALUE 0x4
  NSAW_CTRL_24X VALUE 0x5
  NSAW_CTRL_28X VALUE 0x6
  NSAW_CTRL_32X VALUE 0x7

DMAX_CTL ADDRESS 0x0058 RW
DMAX_CTL RESET_VALUE 0x80
 DMAX_EN BIT[7]
  DMAX_EN_FALSE VALUE 0x0
  DMAX_EN_TRUE VALUE 0x1
 DMAX_TIME_SEL BIT[0]
  DMAX_TIME_SEL_20NS VALUE 0x0
  DMAX_TIME_SEL_10NS VALUE 0x1

PULSE_SKIP_CTL ADDRESS 0x0059 RW
PULSE_SKIP_CTL RESET_VALUE 0x85
 PS_EN BIT[7]
  PS_EN_FALSE VALUE 0x0
  PS_EN_TRUE VALUE 0x1
 PS_TIME_HYST BIT[3:2]
  PS_TIME_HYST_2CYCLE VALUE 0x0
  PS_TIME_HYST_4CYCLE VALUE 0x1
  PS_TIME_HYST_8CYCLE VALUE 0x2
  PS_TIME_HYST_16CYLE VALUE 0x3
 PSKIP_EXIT_SEL BIT[1]
  PSKIP_EXIT_SEL_ERR_AMP VALUE 0x0
  PSKIP_EXIT_VDIP_COMP VALUE 0x1
 PS_METHOD BIT[0]
  PS_METHOD_ILOAD VALUE 0x0
  PS_METHOD_ERR_AMP VALUE 0x1

PULSE_SKIP_THRES ADDRESS 0x005A RW
PULSE_SKIP_THRES RESET_VALUE 0x36
 PS_VRST BIT[6:3]
  PS_VRST_150MV VALUE 0x0
  PS_VRST_200MV VALUE 0x1
  PS_VRST_250MV VALUE 0x2
  PS_VRST_275MV VALUE 0x3
  PS_VRST_300MV VALUE 0x4
  PS_VRST_325MV VALUE 0x5
  PS_VRST_350MV VALUE 0x6
  PS_VRST_375MV VALUE 0x7
  PS_VRST_400MV VALUE 0x8
  PS_VRST_450MV VALUE 0x9
  PS_VRST_500MV VALUE 0xA
  PS_VRST_550MV VALUE 0xB
  PS_VRST_600MV VALUE 0xC
  PS_VRST_700MV VALUE 0xD
  PS_VRST_800MV VALUE 0xE
  PS_VRST_850MV VALUE 0xF
 PS_VSET BIT[2:0]
  PS_VSET_VRSET_450MV_ILOAD_THRESH_25MA VALUE 0x0
  PS_VSET_VRSET_475MV_ILOAD_THRESH_37P5MA VALUE 0x1
  PS_VSET_VRSET_500MV_ILOAD_THRESH_50MA VALUE 0x2
  PS_VSET_VRSET_525MV_ILOAD_THRESH_62P5MA VALUE 0x3
  PS_VSET_VRSET_550MV_ILOAD_THRESH_75MA VALUE 0x4
  PS_VSET_VRSET_575MV_ILOAD_THRESH_87P5MA VALUE 0x5
  PS_VSET_VRSET_600MV_ILOAD_THRESH_100MA VALUE 0x6
  PS_VSET_VRSET_625MV_ILOAD_THRESH_112P5MA VALUE 0x7

AUTO_MODE_CTL ADDRESS 0x005B RW
AUTO_MODE_CTL RESET_VALUE 0x0C
 PWM_PFM_SEL BIT[4]
  PWM_PFM_SEL_PS_COMP VALUE 0x0
  PWM_PFM_SEL_INZERO VALUE 0x1
 PFM_PWM_SEL BIT[3:2]
  PFM_PWM_SEL_RESERVED VALUE 0x0
  PFM_PWM_SEL_VDIP_COMP VALUE 0x1
  PFM_PWM_SEL_IPLIM_CNTR VALUE 0x2
  PFM_PWM_SEL_VDIP_COMP_OR_IPLIM_CNTR VALUE 0x3
 MODE_SEL_DLY BIT[1:0]
  MODE_SEL_DLY_4CYCLES VALUE 0x0
  MODE_SEL_DLY_8CYCLES VALUE 0x1
  MODE_SEL_DLY_16CYCLES VALUE 0x2
  MODE_SEL_DLY_16CYCLES_ALSO VALUE 0x3

INZERO_COUNT_CTL ADDRESS 0x005C RW
INZERO_COUNT_CTL RESET_VALUE 0xA8
 WINDOW_WIDTH BIT[7:5]
  WINDOW_WIDTH_1_COUNT VALUE 0x0
  WINDOW_WIDTH_2_COUNT VALUE 0x1
  WINDOW_WIDTH_4_COUNT VALUE 0x2
  WINDOW_WIDTH_8_COUNT VALUE 0x3
  WINDOW_WIDTH_16_COUNT VALUE 0x4
  WINDOW_WIDTH_32_COUNT VALUE 0x5
  WINDOW_WIDTH_64_COUNT VALUE 0x6
  WINDOW_WIDTH_128_COUNT VALUE 0x7
 THRESHOLD BIT[4:0]
  THRESHOLD_1_COUNT VALUE 0x00
  THRESHOLD_2_COUNT VALUE 0x01
  THRESHOLD_3_COUNT VALUE 0x02
  THRESHOLD_4_COUNT VALUE 0x03
  THRESHOLD_5_COUNT VALUE 0x04
  THRESHOLD_6_COUNT VALUE 0x05
  THRESHOLD_7_COUNT VALUE 0x06
  THRESHOLD_8_COUNT VALUE 0x07
  THRESHOLD_9_COUNT VALUE 0x08
  THRESHOLD_10_COUNT VALUE 0x09
  THRESHOLD_11_COUNT VALUE 0x0A
  THRESHOLD_12_COUNT VALUE 0x0B
  THRESHOLD_13_COUNT VALUE 0x0C
  THRESHOLD_14_COUNT VALUE 0x0D
  THRESHOLD_15_COUNT VALUE 0x0E
  THRESHOLD_16_COUNT VALUE 0x0F
  THRESHOLD_17_COUNT VALUE 0x10
  THRESHOLD_18_COUNT VALUE 0x11
  THRESHOLD_19_COUNT VALUE 0x12
  THRESHOLD_20_COUNT VALUE 0x13
  THRESHOLD_21_COUNT VALUE 0x14
  THRESHOLD_22_COUNT VALUE 0x15
  THRESHOLD_23_COUNT VALUE 0x16
  THRESHOLD_24_COUNT VALUE 0x17
  THRESHOLD_25_COUNT VALUE 0x18
  THRESHOLD_26_COUNT VALUE 0x19
  THRESHOLD_27_COUNT VALUE 0x1A
  THRESHOLD_28_COUNT VALUE 0x1B
  THRESHOLD_29_COUNT VALUE 0x1C
  THRESHOLD_30_COUNT VALUE 0x1D
  THRESHOLD_31_COUNT VALUE 0x1E
  THRESHOLD_32_COUNT VALUE 0x1F

PFM_COUNT_CTL ADDRESS 0x005D RW
PFM_COUNT_CTL RESET_VALUE 0xA8
 WINDOW_WIDTH BIT[7:5]
  WINDOW_WIDTH_1_COUNT VALUE 0x0
  WINDOW_WIDTH_2_COUNT VALUE 0x1
  WINDOW_WIDTH_4_COUNT VALUE 0x2
  WINDOW_WIDTH_8_COUNT VALUE 0x3
  WINDOW_WIDTH_16_COUNT VALUE 0x4
  WINDOW_WIDTH_32_COUNT VALUE 0x5
  WINDOW_WIDTH_64_COUNT VALUE 0x6
  WINDOW_WIDTH_128_COUNT VALUE 0x7
 THRESHOLD BIT[4:0]
  THRESHOLD_1_COUNT VALUE 0x00
  THRESHOLD_2_COUNT VALUE 0x01
  THRESHOLD_3_COUNT VALUE 0x02
  THRESHOLD_4_COUNT VALUE 0x03
  THRESHOLD_5_COUNT VALUE 0x04
  THRESHOLD_6_COUNT VALUE 0x05
  THRESHOLD_7_COUNT VALUE 0x06
  THRESHOLD_8_COUNT VALUE 0x07
  THRESHOLD_9_COUNT VALUE 0x08
  THRESHOLD_10_COUNT VALUE 0x09
  THRESHOLD_11_COUNT VALUE 0x0A
  THRESHOLD_12_COUNT VALUE 0x0B
  THRESHOLD_13_COUNT VALUE 0x0C
  THRESHOLD_14_COUNT VALUE 0x0D
  THRESHOLD_15_COUNT VALUE 0x0E
  THRESHOLD_16_COUNT VALUE 0x0F
  THRESHOLD_17_COUNT VALUE 0x10
  THRESHOLD_18_COUNT VALUE 0x11
  THRESHOLD_19_COUNT VALUE 0x12
  THRESHOLD_20_COUNT VALUE 0x13
  THRESHOLD_21_COUNT VALUE 0x14
  THRESHOLD_22_COUNT VALUE 0x15
  THRESHOLD_23_COUNT VALUE 0x16
  THRESHOLD_24_COUNT VALUE 0x17
  THRESHOLD_25_COUNT VALUE 0x18
  THRESHOLD_26_COUNT VALUE 0x19
  THRESHOLD_27_COUNT VALUE 0x1A
  THRESHOLD_28_COUNT VALUE 0x1B
  THRESHOLD_29_COUNT VALUE 0x1C
  THRESHOLD_30_COUNT VALUE 0x1D
  THRESHOLD_31_COUNT VALUE 0x1E
  THRESHOLD_32_COUNT VALUE 0x1F

PS_VGA_CTL ADDRESS 0x005E RW
PS_VGA_CTL RESET_VALUE 0x03
 VGA_GAIN BIT[3:0]
  VGA_GAIN_76 VALUE 0x0
  VGA_GAIN_51 VALUE 0x1
  VGA_GAIN_38P5 VALUE 0x2
  VGA_GAIN_31 VALUE 0x3
  VGA_GAIN_26 VALUE 0x4
  VGA_GAIN_22P4 VALUE 0x5
  VGA_GAIN_19P75 VALUE 0x6
  VGA_GAIN_17P66 VALUE 0x7
  VGA_GAIN_16 VALUE 0x8
  VGA_GAIN_14P64 VALUE 0x9
  VGA_GAIN_13P5 VALUE 0xA
  VGA_GAIN_12P54 VALUE 0xB
  VGA_GAIN_11P71 VALUE 0xC
  VGA_GAIN_11 VALUE 0xD
  VGA_GAIN_10P38 VALUE 0xE
  VGA_GAIN_9P82 VALUE 0xF

STEPPER_SS_CTL ADDRESS 0x0060 RW
STEPPER_SS_CTL RESET_VALUE 0x85
 STEPPER_EN BIT[7]
  STEPPER_EN_FALSE VALUE 0x0
  STEPPER_EN_TRUE VALUE 0x1
 STEP BIT[4:3]
  STEP_1_LSB VALUE 0x0
  STEP_2_LSB VALUE 0x1
  STEP_4_LSB VALUE 0x2
  STEP_8_LSB VALUE 0x3
 DELAY BIT[2:0]
  DELAY_20_CLK_CYCLES VALUE 0x0
  DELAY_40_CLK_CYCLES VALUE 0x1
  DELAY_80_CLK_CYCLES VALUE 0x2
  DELAY_160_CLK_CYCLES VALUE 0x3
  DELAY_320_CLK_CYCLES VALUE 0x4
  DELAY_640_CLK_CYLES VALUE 0x5
  DELAY_1280_CLK_CYCLES VALUE 0x6
  DELAY_2560_CLK_CYCLES VALUE 0x7

STEPPER_VS_CTL ADDRESS 0x0061 RW
STEPPER_VS_CTL RESET_VALUE 0x85
 STEPPER_EN BIT[7]
  STEPPER_EN_FALSE VALUE 0x0
  STEPPER_EN_TRUE VALUE 0x1
 STEP BIT[4:3]
  STEP_1_LSB VALUE 0x0
  STEP_2_LSB VALUE 0x1
  STEP_4_LSB VALUE 0x2
  STEP_8_LSB VALUE 0x3
 DELAY BIT[2:0]
  DELAY_20_CLK_CYCLES VALUE 0x0
  DELAY_40_CLK_CYCLES VALUE 0x1
  DELAY_80_CLK_CYCLES VALUE 0x2
  DELAY_160_CLK_CYCLES VALUE 0x3
  DELAY_320_CLK_CYCLES VALUE 0x4
  DELAY_640_CLK_CYLES VALUE 0x5
  DELAY_1280_CLK_CYCLES VALUE 0x6
  DELAY_2560_CLK_CYCLES VALUE 0x7

FT_CTL ADDRESS 0x0062 RW
FT_CTL RESET_VALUE 0x00
 FT_EN BIT[7]
  FT_EN_FALSE VALUE 0x0
  FT_EN_TRUE VALUE 0x1
 GM_BOOST BIT[6]
  GM_BOOST_FALSE VALUE 0x0
  GM_BOOST_TRUE VALUE 0x1
 NL_DEAD_ZONE BIT[5:3]
  NL_DEAD_ZONE_0A VALUE 0x0
  NL_DEAD_ZONE_0P125A VALUE 0x1
  NL_DEAD_ZONE_0P25A VALUE 0x2
  NL_DEAD_ZONE_0P375A VALUE 0x3
  NL_DEAD_ZONE_0P5A VALUE 0x4
  NL_DEAD_ZONE_0P625A VALUE 0x5
  NL_DEAD_ZONE_0P75A VALUE 0x6
  NL_DEAD_ZONE_0P875A VALUE 0x7
 NL_CUR_CTL BIT[2:0]
  NL_CUR_CTL_0A VALUE 0x0
  NL_CUR_CTL_0P125A VALUE 0x1
  NL_CUR_CTL_0P25A VALUE 0x2
  NL_CUR_CTL_0P375A VALUE 0x3
  NL_CUR_CTL_0P5A VALUE 0x4
  NL_CUR_CTL_0P625A VALUE 0x5
  NL_CUR_CTL_0P75A VALUE 0x6
  NL_CUR_CTL_0P875A VALUE 0x7

QMODE_SHADOW ADDRESS 0x0063 RW
QMODE_SHADOW RESET_VALUE 0x10
 FOLLOW_QM BIT[5]
  FOLLOW_QM_FALSE VALUE 0x0
  FOLLOW_QM_TRUE VALUE 0x1
 QMODE_PS_METHOD BIT[4]
  QMODE_PS_METHOD_ILOAD VALUE 0x0
  QMODE_PS_METHOD_ERRAMP VALUE 0x1
 QMODE_PS_VRST BIT[3:0]
  QMODE_PS_VRST_150MV VALUE 0x0
  QMODE_PS_VRST_200MV VALUE 0x1
  QMODE_PS_VRST_250MV VALUE 0x2
  QMODE_PS_VRST_275MV VALUE 0x3
  QMODE_PS_VRST_300MV VALUE 0x4
  QMODE_PS_VRST_325MV VALUE 0x5
  QMODE_PS_VRST_350MV VALUE 0x6
  QMODE_PS_VRST_375MV VALUE 0x7
  QMODE_PS_VRST_400MV VALUE 0x8
  QMODE_PS_VRST_450MV VALUE 0x9
  QMODE_PS_VRST_500MV VALUE 0xA
  QMODE_PS_VRST_550MV VALUE 0xB
  QMODE_PS_VRST_600MV VALUE 0xC
  QMODE_PS_VRST_700MV VALUE 0xD
  QMODE_PS_VRST_800MV VALUE 0xE
  QMODE_PS_VRST_850MV VALUE 0xF

UL_LL_CTRL ADDRESS 0x0068 RW
UL_LL_CTRL RESET_VALUE 0x00
 UL_INT_EN BIT[7]
  UL_INT_EN_FALSE VALUE 0x0
  UL_INT_EN_TRUE VALUE 0x1
 LL_INT_EN BIT[6]
  LL_INT_EN_FALSE VALUE 0x0
  LL_INT_EN_TRUE VALUE 0x1

UL_VOLTAGE ADDRESS 0x0069 RW
UL_VOLTAGE RESET_VALUE 0x7F
 V_SET BIT[6:0]

LL_VOLTAGE ADDRESS 0x006B RW
LL_VOLTAGE RESET_VALUE 0x00
 V_SET BIT[6:0]

OCP ADDRESS 0x006C RW
OCP RESET_VALUE 0x80
 ENABLE BIT[7]
  OCP_FALSE VALUE 0x0
  OCP_TRUE VALUE 0x1
 OVER_RIDE BIT[6]
  OCP_TEST_MODE_FALSE VALUE 0x0
  OCP_TEST_MODE_TRUE VALUE 0x1
 CLK_DIV BIT[5]
  OCP_STARTUP_CLK_DIV_BY_2_FALSE VALUE 0x0
  OCP_STARTUP_CLK_DIV_BY_2_TRUE VALUE 0x1
 LPM BIT[4]
  OCP_LPM_DURING_PFM_FALSE VALUE 0x0
  OCP_LPM_DURING_PFM_TRUE VALUE 0x1
 IPLIMIT_COUNT BIT[3]
  OCP_IPLIMT_COUNT_4 VALUE 0x0
  OCP_IPLIMIT_COUNT_8 VALUE 0x1

CTLR_MISC ADDRESS 0x007A RW
CTLR_MISC RESET_VALUE 0x00
 SPARE_7 BIT[7]
 SPARE_6 BIT[6]
 SPARE_5 BIT[5]
 SPARE_4 BIT[4]
 SPARE_3 BIT[3]
 SPARE_2 BIT[2]
  SPARE_2_FALSE VALUE 0x0
  SPARE_2_TRUE VALUE 0x1
 SPARE_1 BIT[1]
  SPARE_1_FALSE VALUE 0x0
  SPARE_1_TRUE VALUE 0x1
 SPARE_0 BIT[0]
  SPARE_0_FALSE VALUE 0x0
  SPARE_0_TRUE VALUE 0x1

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
 ENABLE_PRESET BIT[0]
  ENABLE_PRESET_FALSE VALUE 0x0
  ENABLE_PRESET_TRUE VALUE 0x1

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
 FOLLOW_WARM_RB BIT[2]
 FOLLOW_SHUTDOWN1_RB BIT[1]
 FOLLOW_SHUTDOWN2_RB BIT[0]

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  LOCAL_SOFT_RESET_ACTIVE_FALSE VALUE 0x0
  LOCAL_SOFT_RESET_ACTIVE_TRUE VALUE 0x1

INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
 INT_TEST_MODE_EN BIT[7]
  INT_TEST_MODE_EN_FALSE VALUE 0x0
  INT_TEST_MODE_EN_TRUE VALUE 0x1

INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
 VREG_FAULT_INT_TEST_VAL BIT[1]
  VREG_FAULT_INT_TEST_VAL_ACTIVE_FALSE VALUE 0x0
  VREG_FAULT_INT_TEST_VAL_ACTIVE_TRUE VALUE 0x1
 VREG_OK_INT_TEST_VAL BIT[0]

CTLR_TEST ADDRESS 0x00E2 RW
CTLR_TEST RESET_VALUE 0x00
 ATEST_SEL BIT[7:5]
  ATEST_SEL_ATEST1_NORMAL_ATEST2_NORMAL VALUE 0x0
  ATEST_SEL_ATEST1_VREF_LOCAL_BUFFER_ATEST2_AVSS VALUE 0x1
  ATEST_SEL_ATEST1_LOOP_FILTER_ATEST2_AVSS VALUE 0x2
  ATEST_SEL_ATEST1_VREF_OUT_ATEST2_AVSS_CLEAN VALUE 0x3
  ATEST_SEL_ATEST1_V_SAWTOOTH_ATEST2_AVDD VALUE 0x4
  ATEST_SEL_ATEST1_PULSE_SKIP_VGA_OUT_ATEST2_VREF_PULSE_SKIP_RESET VALUE 0x5
  ATEST_SEL_ATEST1_SLOPE_COMP_OUT_ATEST2_VREF_PULSE_SKIP_SET VALUE 0x6
  ATEST_SEL_ATEST1_RES_DIV_OUT_ATEST2_BUCK_FB_PAD VALUE 0x7
 DTEST_SEL BIT[4:2]
  DTEST_SEL_DTEST1_NORMAL_DTEST2_NORMAL VALUE 0x0
  DTEST_SEL_DTEST1_PWM_CLOCK_DTEST2_CLK_1P2M VALUE 0x1
  DTEST_SEL_DTEST1_PWM_COMP_DTEST2_OCP_DETECT VALUE 0x2
  DTEST_SEL_DTEST1_PULSE_SKIP_COMP_DTEST2_IPLIMIT_COMP_PFM VALUE 0x3
  DTEST_SEL_DTEST1_PFM_COMP_DTEST2_AUTOPFM_COUNT_DONE VALUE 0x4
  DTEST_SEL_DTEST1_MODE_DTEST2_INZ_COUNT_DONE VALUE 0x5
  DTEST_SEL_DTEST1_PULSE_SKIP_ENTER_DTEST2_PULSE_SKIP_EXIT VALUE 0x6
  DTEST_SEL_DTEST1_PFM_COMP_DTEST2_VDIP_COMP VALUE 0x7
 TRIM_CALIB_EN BIT[1]
  TRIM_CALIB_EN_FALSE VALUE 0x0
  TRIM_CALIB_EN_TRUE VALUE 0x1
 OPEN_LOOP_TEST_EN BIT[0]
  OPEN_LOOP_TEST_EN_FALSE VALUE 0x0
  OPEN_LOOP_TEST_EN_TRUE VALUE 0x1

TRIM_NUM ADDRESS 0x00F0 R
TRIM_NUM RESET_VALUE 0x04
 TRIM_NUM BIT[7:0]

CTL_TRIM1 ADDRESS 0x00F1 RW
CTL_TRIM1 RESET_VALUE 0x68
 ERR_AMP_TRIM BIT[7:4]
 RES_DIV_TRIM BIT[3:0]

CTL_TRIM2 ADDRESS 0x00F2 RW
CTL_TRIM2 RESET_VALUE 0x77
 PFM_COMP_TRIM BIT[7:4]
 VDIP_COMP_TRIM BIT[3:0]

CTL_TRIM3 ADDRESS 0x00F3 RW
CTL_TRIM3 RESET_VALUE 0x20
 VGA_PS_TRIM BIT[5:0]

CTL_TRIM4 ADDRESS 0x00F4 RW
CTL_TRIM4 RESET_VALUE 0x01
 PULL_DOWN_TRIM BIT[0]
  ACTIVE_PD_OFF VALUE 0x0
  ACTIVE_PD_ON VALUE 0x1

S2_PS_BASE BASE 0x00011800 s2_psaddr 31:0

 s2_ps MODULE OFFSET=S2_PS_BASE+0x00000000 MAX=S2_PS_BASE+0x000000FF APRE=S2_PS_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM8950.S2_PS_BASE.S2_PS
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x22
 TYPE BIT[7:0]
  SMPS VALUE 0x16

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x06
 SUBTYPE BIT[7:0]
  PS_LV2P5A VALUE 0x01
  PS_LV3P0A VALUE 0x02
  PS_LV1P8A VALUE 0x03
  PS_MV1P5A VALUE 0x04
  PS_MV2P5A VALUE 0x05
  PS2_LV3P0A VALUE 0x06
  PS2_MV2P5A VALUE 0x07

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
 HIGH_CURRENT_INT2 BIT[1]
  HIGH_CURRENT_INT2_FALSE VALUE 0x0
  HIGH_CURRENT_INT2_TRUE VALUE 0x1
 HIGH_CURRENT_INT1 BIT[0]
  HIGH_CURRENT_INT1_FALSE VALUE 0x0
  HIGH_CURRENT_INT1_TRUE VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
 HIGH_CURRENT_INT2 BIT[1]
  HIGH_CURRENT_INT2_FALSE VALUE 0x0
  HIGH_CURRENT_INT2_TRUE VALUE 0x1
 HIGH_CURRENT_INT1 BIT[0]
  HIGH_CURRENT_INT1_FALSE VALUE 0x0
  HIGH_CURRENT_INT1_TRUE VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 HIGH_CURRENT_INT2 BIT[1]
  HIGH_CURRENT_INT2_FALSE VALUE 0x0
  HIGH_CURRENT_INT2_TRUE VALUE 0x1
 HIGH_CURRENT_INT1 BIT[0]
  HIGH_CURRENT_INT1_FALSE VALUE 0x0
  HIGH_CURRENT_INT1_TRUE VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
 HIGH_CURRENT_INT2 BIT[1]
  HIGH_CURRENT_INT2_FALSE VALUE 0x0
  HIGH_CURRENT_INT2_TRUE VALUE 0x1
 HIGH_CURRENT_INT1 BIT[0]
  HIGH_CURRENT_INT1_FALSE VALUE 0x0
  HIGH_CURRENT_INT1_TRUE VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 HIGH_CURRENT_INT2 BIT[1]
  HIGH_CURRENT_INT2_FALSE VALUE 0x0
  HIGH_CURRENT_INT2_TRUE VALUE 0x1
 HIGH_CURRENT_INT1 BIT[0]
  HIGH_CURRENT_INT1_FALSE VALUE 0x0
  HIGH_CURRENT_INT1_TRUE VALUE 0x1

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 HIGH_CURRENT_INT2 BIT[1]
  HIGH_CURRENT_INT2_FALSE VALUE 0x0
  HIGH_CURRENT_INT2_TRUE VALUE 0x1
 HIGH_CURRENT_INT1 BIT[0]
  HIGH_CURRENT_INT1_FALSE VALUE 0x0
  HIGH_CURRENT_INT1_TRUE VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 HIGH_CURRENT_INT2 BIT[1]
  HIGH_CURRENT_INT2_FALSE VALUE 0x0
  HIGH_CURRENT_INT2_TRUE VALUE 0x1
 HIGH_CURRENT_INT1 BIT[0]
  HIGH_CURRENT_INT1_FALSE VALUE 0x0
  HIGH_CURRENT_INT1_TRUE VALUE 0x1

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 HIGH_CURRENT_INT2 BIT[1]
  HIGH_CURRENT_INT2_FALSE VALUE 0x0
  HIGH_CURRENT_INT2_TRUE VALUE 0x1
 HIGH_CURRENT_INT1 BIT[0]
  HIGH_CURRENT_INT1_FALSE VALUE 0x0
  HIGH_CURRENT_INT1_TRUE VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 HIGH_CURRENT_INT2 BIT[1]
  HIGH_CURRENT_INT2_FALSE VALUE 0x0
  HIGH_CURRENT_INT2_TRUE VALUE 0x1
 HIGH_CURRENT_INT1 BIT[0]
  HIGH_CURRENT_INT1_FALSE VALUE 0x0
  HIGH_CURRENT_INT1_TRUE VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]
  INT_MID_FALSE VALUE 0x0
  INT_MID_TRUE VALUE 0x1

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]
  INT_PRIORITY_FALSE VALUE 0x0
  INT_PRIORITY_TRUE VALUE 0x1

PWM_CURRENT_LIM_CTL ADDRESS 0x004A RW
PWM_CURRENT_LIM_CTL RESET_VALUE 0xB4
 CURRENT_LIM_EN BIT[7]
  CURRENT_LIM_EN_FALSE VALUE 0x0
  CURRENT_LIM_EN_TRUE VALUE 0x1
 CURRENT_LIM_AUTOINT_SEL BIT[5:3]
  CURRENT_LIM_AUTOINT_SEL_LC_2700MA_HC_4400MA VALUE 0x0
  CURRENT_LIM_AUTOINT_SEL_LC_2380MA_HC_3870MA VALUE 0x1
  CURRENT_LIM_AUTOINT_SEL_LC_2060MA_HC_3340MA VALUE 0x2
  CURRENT_LIM_AUTOINT_SEL_LC_1740MA_HC_2810MA VALUE 0x3
  CURRENT_LIM_AUTOINT_SEL_LC_1420MA_HC_2280MA VALUE 0x4
  CURRENT_LIM_AUTOINT_SEL_LC_1100MA_HC_1750MA VALUE 0x5
  CURRENT_LIM_AUTOINT_SEL_LC_780MA_HC_1220MA VALUE 0x6
  CURRENT_LIM_AUTOINT_SEL_LC_460MA_HC_690MA VALUE 0x7
 CURRENT_LIM_PWM_SEL BIT[2:0]
  CURRENT_LIM_PWM_SEL_LC_2700MA_HC_4400MA VALUE 0x0
  CURRENT_LIM_PWM_SEL_LC_2380MA_HC_3870MA VALUE 0x1
  CURRENT_LIM_PWM_SEL_LC_2060MA_HC_3340MA VALUE 0x2
  CURRENT_LIM_PWM_SEL_LC_1740MA_HC_2810MA VALUE 0x3
  CURRENT_LIM_PWM_SEL_LC_1420MA_HC_2280MA VALUE 0x4
  CURRENT_LIM_PWM_SEL_LC_1100MA_HC_1750MA VALUE 0x5
  CURRENT_LIM_PWM_SEL_LC_780MA_HC_1220MA VALUE 0x6
  CURRENT_LIM_PWM_SEL_LC_460MA_HC_690MA VALUE 0x7

PFM_CURRENT_LIM_CTL ADDRESS 0x004B RW
PFM_CURRENT_LIM_CTL RESET_VALUE 0x84
 CURRENT_LIM_EN BIT[7]
  CURRENT_LIM_EN_FALSE VALUE 0x0
  CURRENT_LIM_EN_TRUE VALUE 0x1
 CURRENT_LIM_SEL BIT[2:0]
  CURRENT_LIM_SEL_800MA VALUE 0x0
  CURRENT_LIM_SEL_700MA VALUE 0x1
  CURRENT_LIM_SEL_600MA VALUE 0x2
  CURRENT_LIM_SEL_500MA VALUE 0x3
  CURRENT_LIM_SEL_400MA VALUE 0x4
  CURRENT_LIM_SEL_300MA VALUE 0x5
  CURRENT_LIM_SEL_200MA VALUE 0x6
  CURRENT_LIM_SEL_100MA VALUE 0x7

SOFT_START_CTL ADDRESS 0x004C RW
SOFT_START_CTL RESET_VALUE 0x92
 SOFT_START_ILIM_STEP_EN BIT[7]
  SOFT_START_ILIM_STEP_EN_FALSE VALUE 0x0
  SOFT_START_ILIM_STEP_EN_TRUE VALUE 0x1
 SOFT_START_MODE_SEL BIT[4]
  SOFT_START_MODE_SEL_FAST VALUE 0x0
  SOFT_START_MODE_SEL_NORMAL VALUE 0x1
 SOFT_START_ILIM_SEL BIT[2:1]
  SOFT_START_ILIM_SEL_400MA VALUE 0x0
  SOFT_START_ILIM_SEL_600MA VALUE 0x1
  SOFT_START_ILIM_SEL_800MA VALUE 0x2
  SOFT_START_ILIM_SEL_1000MA VALUE 0x3
 SOFT_START_ILIM_STEP_DLY BIT[0]
  SOFT_START_ILIM_STEP_DLY_FAST_20US_NORMAL_30US VALUE 0x0
  SOFT_START_ILIM_STEP_DLY_FAST_60US_NORMAL_120US VALUE 0x1

SWITCH_SIZE_CTL ADDRESS 0x0070 RW
SWITCH_SIZE_CTL RESET_VALUE 0x0F
 P_OFF_DRIVER_SIZE BIT[3]
  P_OFF_DRIVER_SIZE_1_DIV_2 VALUE 0x0
  P_OFF_DRIVER_SIZE_1_DIV_1 VALUE 0x1
 P_ON_DRIVER_SIZE BIT[2]
  P_ON_DRIVER_SIZE_1_DIV_2 VALUE 0x0
  P_ON_DRIVER_SIZE_1_DIV_1 VALUE 0x1
 N_ON_DRIVER_SIZE BIT[1]
  N_ON_DRIVER_SIZE_1_DIV_2 VALUE 0x0
  N_ON_DRIVER_SIZE_1_DIV_1 VALUE 0x1
 N_OFF_DRIVER_SIZE BIT[0]
  N_OFF_DRIVER_SIZE_1_DIV_2 VALUE 0x0
  N_OFF_DRIVER_SIZE_1_DIV_1 VALUE 0x1

DEAD_TIME_CTRL2 ADDRESS 0x0072 RW
DEAD_TIME_CTRL2 RESET_VALUE 0x05
 NSW_DEAD_TIME BIT[2]
  NSW_DEAD_TIME_1P5_NS VALUE 0x0
  NSW_DEAD_TIME_2P4_NS VALUE 0x1
 PSW_DEAD_TIME BIT[0]
  PSW_DEAD_TIME_2P0_NS VALUE 0x0
  PSW_DEAD_TIME_2P4_NS VALUE 0x1

BLNK_TIME_CTL ADDRESS 0x0073 RW
BLNK_TIME_CTL RESET_VALUE 0x02
 MIN_PON BIT[2:1]
  MIN_PON_DISABLED VALUE 0x0
  MIN_PON_15NS_OR_25NS VALUE 0x1
  MIN_PON_40NS_OR_50NS VALUE 0x2
  MIN_PON_60NS_OR_70NS VALUE 0x3
 ISNS_BLNK_TIME BIT[0]
  ISNS_BLNK_TIME_15NS VALUE 0x0
  ISNS_BLNK_TIME_25NS VALUE 0x1

INZERO_CTL ADDRESS 0x0074 RW
INZERO_CTL RESET_VALUE 0x80
 INZERO_EN BIT[7]
  INZERO_EN_FALSE VALUE 0x0
  INZERO_EN_TRUE VALUE 0x1
 INZERO_OFFSET BIT[3:2]
  INZERO_OFFSET_NO_OFFSET VALUE 0x0
  INZERO_OFFSET_NEG_3MV VALUE 0x1
  INZERO_OFFSET_POS_1P5MV VALUE 0x2
  INZERO_OFFSET_POS_3MV VALUE 0x3
 INZERO_FORCE BIT[1]
  INZERO_FORCE_DISABLE VALUE 0x0
  INZERO_FORCE_ENABLE VALUE 0x1

DYNAMIC_DRIVER_EN ADDRESS 0x0075 RW
DYNAMIC_DRIVER_EN RESET_VALUE 0x00
 DYNAMIC_DRIVER_EN BIT[7]
  DISABLE_DYNAMIC_DRIVER VALUE 0x0
  ENABLE_DYNAMIC_DRIVER VALUE 0x1

IPLIMIT_TEST_EN ADDRESS 0x0076 RW
IPLIMIT_TEST_EN RESET_VALUE 0x00
 IPLIMIT_TEST_EN BIT[7]
  NORMAL_OPERATION VALUE 0x0
  CHANGE_MIRROR_RATIO_TO_MINIMUM VALUE 0x1

PWR_STG_MISC ADDRESS 0x0079 RW
PWR_STG_MISC RESET_VALUE 0x01
 SPARE_7 BIT[7]
 SPARE_6 BIT[6]
 SPARE_5 BIT[5]
 SPARE_4 BIT[4]
 SPARE_3 BIT[3]
 SPARE_2 BIT[2]
 SPARE_1 BIT[1]
 ISNS_RATIO BIT[0]
  ISNS_RATIO_54P4K VALUE 0x0
  ISNS_RATIO_27P2K VALUE 0x1

HCINT_EN ADDRESS 0x0080 RW
HCINT_EN RESET_VALUE 0x00
 HCINT_EN BIT[7]
  INT_DISABLE VALUE 0x0
  INT_ENABLE VALUE 0x1

HCINT_CONTROL ADDRESS 0x0081 RW
HCINT_CONTROL RESET_VALUE 0x00
 SET_WINDOW_WIDTH BIT[5]
  CYCLES2 VALUE 0x0
  CYCLES16 VALUE 0x1
 RESET_WINDOW_WIDTH BIT[4]
  CYCLESRESET2 VALUE 0x0
  CYCLESRESET16 VALUE 0x1
 INT2_CUR_THRESHOLD BIT[3:2]
  RATED_CURRENT_90PCT VALUE 0x0
  RATED_CURRENT_80PCT VALUE 0x1
  RATED_CURRENT_70PCT VALUE 0x2
  RATED_CURRENT_60PCT VALUE 0x3
 INT1_CUR_THRESHOLD BIT[1:0]
  RATED_CURRENT_70PCT VALUE 0x0
  RATED_CURRENT_60PCT VALUE 0x1
  RATED_CURRENT_50PCT VALUE 0x2
  RATED_CURRENT_40PCT VALUE 0x3

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
 FOLLOW_WARM_RB BIT[2]
 FOLLOW_SHUTDOWN1_RB BIT[1]
 FOLLOW_SHUTDOWN2_RB BIT[0]

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  LOCAL_SOFT_RESET_FALSE VALUE 0x0
  LOCAL_SOFT_RESET_TRUE VALUE 0x1

INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
 INT_TEST_MODE_EN BIT[7]
  INT_TEST_MODE_EN_FALSE VALUE 0x0
  INT_TEST_MODE_EN_TRUE VALUE 0x1

INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
 HIGH_CURRENT_INT2_TEST_VAL BIT[1]
  HIGH_CURRENT_INT2_FALSE VALUE 0x0
  HIGH_CURRENT_INT2_TRUE VALUE 0x1
 HIGH_CURRENT_INT1_TEST_VAL BIT[0]
  HIGH_CURRENT_INT1_FALSE VALUE 0x0
  HIGH_CURRENT_INT1_TRUE VALUE 0x1

FORCE_FET_TEST ADDRESS 0x00E3 RW
FORCE_FET_TEST RESET_VALUE 0x00
 KELVIN_SENSING_TEST_EN BIT[2]
  KELVIN_SENSING_TEST_NMOS_RON VALUE 0x0
  KELVIN_SENSING_TEST_PMOS_RON VALUE 0x1
 FORCE_PFET_NFET BIT[1:0]
  FORCE_PFET_NFET_NORMAL VALUE 0x0
  FORCE_PFET_NFET_NMOS_ON_PMOS_OFF VALUE 0x1
  FORCE_PFET_NFET_PMOS_ON_NMOS_OFF VALUE 0x2
  FORCE_BOTH_PMOS_NMOS_OFF VALUE 0x3

PWR_STG_TEST ADDRESS 0x00E4 RW
PWR_STG_TEST RESET_VALUE 0x00
 ATEST_SEL BIT[6:5]
  ATEST_SEL_ATEST1_NORMAL_ATEST2_NORMAL VALUE 0x0
  ATEST_SEL_ATEST1_RESERVED1_ATEST2_RESERVED1 VALUE 0x1
  ATEST_SEL_ATEST1_KELVIN_SENSE1_ATEST2_KELVIN_SENSE2 VALUE 0x2
  ATEST_SEL_ATEST1_RESERVED3_ATEST2_RESERVED3 VALUE 0x3
 DTEST_SEL BIT[4:2]
  DTEST_SEL_DTEST1_NORMAL_DTEST2_NORMAL VALUE 0x0
  DTEST_SEL_DTEST1_END_MIN_PON_DTEST2_HCINT1 VALUE 0x1
  DTEST_SEL_DTEST1_IPLIMIT_TIMER1_DTEST2_HCINT2 VALUE 0x2
  DTEST_SEL_DTEST1_IPLIMIT_TIMER2_DTEST2_HCINT1_COMP VALUE 0x3
  DTEST_SEL_DTEST1_INZERO_COMP_NMOS VALUE 0x4
  DTEST_SEL_DTEST1_IPLIMIT_COMP_PMOS_DTEST2_HCINT2_COMP VALUE 0x5
  DTEST_SEL_DTEST1_PMOS_DRIVE_SIGNAL_DTEST2_PGATE_BLANKING_PMOS VALUE 0x6
  DTEST_SEL_DTEST1_NMOS_DRIVE_SIGNAL_DTEST2_INZERO_COMP_EXTEND VALUE 0x7
 TRIM_CALIB_EN BIT[1]
  TRIM_CALIB_EN_FALSE VALUE 0x0
  TRIM_CALIB_EN_TRUE VALUE 0x1
 OPEN_LOOP_TEST_EN BIT[0]
  OPEN_LOOP_TEST_EN_FALSE VALUE 0x0
  OPEN_LOOP_TEST_EN_TRUE VALUE 0x1

TRIM_NUM ADDRESS 0x00F0 R
TRIM_NUM RESET_VALUE 0x03
 TRIM_NUM BIT[7:0]

PS_TRIM1 ADDRESS 0x00F1 RW
PS_TRIM1 RESET_VALUE 0x17
 IPLIM_TRIM BIT[5:4]
 INZERO_TRIM BIT[3:0]

PS_TRIM2 ADDRESS 0x00F2 RW
PS_TRIM2 RESET_VALUE 0x6C
 SOFT_START_ILIM_STEP_DLY_TRIM BIT[7]
 SOFT_START_MODE_SEL_TRIM BIT[6]
 SOFT_START_IPLIM_STEP_EN_TRIM BIT[5]
 SOFT_START_IPLIM_TRIM BIT[4:3]
 IPLIM_TRIM_OPT BIT[2:0]

HCINT_TRIM ADDRESS 0x00F3 RW
HCINT_TRIM RESET_VALUE 0x00
 HCINT_COMP2_TRIM BIT[7:4]
 HCINT_COMP1_TRIM BIT[3:0]

S2_FREQ_BASE BASE 0x00011900 s2_freqaddr 31:0

 s2_freq MODULE OFFSET=S2_FREQ_BASE+0x00000000 MAX=S2_FREQ_BASE+0x000000FF APRE=S2_FREQ_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM8950.S2_FREQ_BASE.S2_FREQ
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x02
 DIG_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x1D
 TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x19
 SUBTYPE BIT[7:0]

CLK_ENABLE ADDRESS 0x0046 RW
CLK_ENABLE RESET_VALUE 0x01
 EN_CLK_INT BIT[7]
  FORCE_EN_DISABLED VALUE 0x0
  FORCE_EN_ENABLED VALUE 0x1
 FOLLOW_CLK_SX_REQ BIT[0]
  FALLOW_CLK_REQ_DISABLED VALUE 0x0
  FALLOW_CLK_REQ_ENABLED VALUE 0x1

CLK_DIV ADDRESS 0x0050 RW
CLK_DIV RESET_VALUE 0x05
 CLK_DIV BIT[3:0]
  FREQ_9M6HZ_0 VALUE 0x0
  FREQ_9M6HZ VALUE 0x1
  FREQ_6M4HZ VALUE 0x2
  FREQ_4M8HZ VALUE 0x3
  FREQ_3M8HZ VALUE 0x4
  FREQ_3M2HZ VALUE 0x5
  FREQ_2M7HZ VALUE 0x6
  FREQ_2M4HZ VALUE 0x7
  FREQ_2M1HZ VALUE 0x8
  FREQ_1M9HZ VALUE 0x9
  FREQ_1M7HZ VALUE 0xA
  FREQ_1M6HZ VALUE 0xB
  FREQ_1M5HZ VALUE 0xC
  FREQ_1M4HZ VALUE 0xD
  FREQ_1M3HZ VALUE 0xE
  FREQ_1M2HZ VALUE 0xF

CLK_PHASE ADDRESS 0x0051 RW
CLK_PHASE RESET_VALUE 0x0F
 CLK_PHASE BIT[3:0]

GANG_CTL1 ADDRESS 0x00C0 RW
GANG_CTL1 RESET_VALUE 0x00
 GANG_LEADER_PID BIT[7:0]

GANG_CTL2 ADDRESS 0x00C1 RW
GANG_CTL2 RESET_VALUE 0x00
 GANG_EN BIT[7]
  GANGING_DISABLED VALUE 0x0
  GANGING_ENABLED VALUE 0x1

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  NORMAL_OPERATION VALUE 0x0
  SOFT_RESET_ASSERTED VALUE 0x1

TEST1 ADDRESS 0x00E2 RW
TEST1 RESET_VALUE 0x00
 EN_DTEST BIT[7]
  DTEST_DISABLED VALUE 0x0
  DTEST_ENABLED VALUE 0x1
 DTEST_SEL BIT[6:5]
  DRIVE_DTEST1 VALUE 0x0
  DRIVE_DTEST2 VALUE 0x1
  DRIVE_DTEST3 VALUE 0x2
  DRIVE_DTEST4 VALUE 0x3

S3_CTRL_BASE BASE 0x00011A00 s3_ctrladdr 31:0

 s3_ctrl MODULE OFFSET=S3_CTRL_BASE+0x00000000 MAX=S3_CTRL_BASE+0x000000FF APRE=S3_CTRL_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM8950.S3_CTRL_BASE.S3_CTRL
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x03
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x01
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x03
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x03
 TYPE BIT[7:0]
  SMPS VALUE 0x03

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x08
 SUBTYPE BIT[7:0]
  GENERAL_PURPOSE_CONTROLLER VALUE 0x08

STATUS ADDRESS 0x0008 R
STATUS RESET_VALUE 0xXX
 VREG_OK BIT[7]
  VREG_OK_FALSE VALUE 0x0
  VREG_OK_TRUE VALUE 0x1
 ILS BIT[5]
  ILEGAL_LIMIT_STOP_FALSE VALUE 0x0
  ILEGAL_LIMIT_STOP_TRUE VALUE 0x1
 UL_VOLTAGE BIT[4]
  UL_INT_FALSE VALUE 0x0
  UL_INT_TRUE VALUE 0x1
 LL_VOLTAGE BIT[3]
  LL_INT_FALSE VALUE 0x0
  LL_INT_TRUE VALUE 0x1
 PS_TRUE BIT[2]
  PS_FALSE VALUE 0x0
  PS_TRUE VALUE 0x1
 NPM_TRUE BIT[1]
  NPM_VREGOK_FALSE VALUE 0x0
  NPM_VREGOK_TRUE VALUE 0x1
 STEPPER_DONE BIT[0]
  STEPPER_DONE_FALSE VALUE 0x0
  STEPPER_DONE_TRUE VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
 VREG_FAULT_INT BIT[1]
  VREG_FAULT_INT_FALSE VALUE 0x0
  VREG_FAULT_INT_TRUE VALUE 0x1
 VREG_OK_INT BIT[0]
  VREG_OK_INT_FALSE VALUE 0x0
  VREG_OK_INT_TRUE VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
 VREG_FAULT_INT BIT[1]
  VREG_FAULT_INT_FALSE VALUE 0x0
  VREG_FAULT_INT_TRUE VALUE 0x1
 VREG_OK_INT BIT[0]
  VREG_OK_INT_FALSE VALUE 0x0
  VREG_OK_INT_TRUE VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 VREG_FAULT_INT BIT[1]
  VREG_FAULT_INT_FALSE VALUE 0x0
  VREG_FAULT_INT_TRUE VALUE 0x1
 VREG_OK_INT BIT[0]
  VREG_OK_INT_FALSE VALUE 0x0
  VREG_OK_INT_TRUE VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
 VREG_FAULT_INT BIT[1]
  VREG_FAULT_INT_FALSE VALUE 0x0
  VREG_FAULT_INT_TRUE VALUE 0x1
 VREG_OK_INT BIT[0]
  VREG_OK_INT_FALSE VALUE 0x0
  VREG_OK_INT_TRUE VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 VREG_FAULT_INT BIT[1]
  VREG_FAULT_INT_FALSE VALUE 0x0
  VREG_FAULT_INT_TRUE VALUE 0x1
 VREG_OK_INT BIT[0]
  VREG_OK_INT_FALSE VALUE 0x0
  VREG_OK_INT_TRUE VALUE 0x1

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 VREG_FAULT_INT BIT[1]
  VREG_FAULT_INT_FALSE VALUE 0x0
  VREG_FAULT_INT_TRUE VALUE 0x1
 VREG_OK_INT BIT[0]
  VREG_OK_INT_FALSE VALUE 0x0
  VREG_OK_INT_TRUE VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 VREG_FAULT_INT BIT[1]
  VREG_FAULT_INT_FALSE VALUE 0x0
  VREG_FAULT_INT_TRUE VALUE 0x1
 VREG_OK_INT BIT[0]
  VREG_OK_INT_FALSE VALUE 0x0
  VREG_OK_INT_TRUE VALUE 0x1

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 VREG_FAULT_INT BIT[1]
  VREG_FAULT_INT_FALSE VALUE 0x0
  VREG_FAULT_INT_TRUE VALUE 0x1
 VREG_OK_INT BIT[0]
  VREG_OK_INT_FALSE VALUE 0x0
  VREG_OK_INT_TRUE VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 VREG_FAULT_INT BIT[1]
  VREG_FAULT_INT_FALSE VALUE 0x0
  VREG_FAULT_INT_TRUE VALUE 0x1
 VREG_OK_INT BIT[0]
  VREG_OK_INT_FALSE VALUE 0x0
  VREG_OK_INT_TRUE VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]
  INT_MID_FALSE VALUE 0x0
  INT_MID_TRUE VALUE 0x1

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]
  INT_PRIORITY_FALSE VALUE 0x0
  INT_PRIORITY_TRUE VALUE 0x1

VOLTAGE_CTL1 ADDRESS 0x0040 RW
VOLTAGE_CTL1 RESET_VALUE 0x00
 RANGE BIT[0]
  RANGE_HV_FALSE VALUE 0x0
  RANGE_HV_TRUE VALUE 0x1

VOLTAGE_CTL2 ADDRESS 0x0041 RW
VOLTAGE_CTL2 RESET_VALUE 0x49
 V_SET BIT[6:0]

PFM_CTL ADDRESS 0x0044 RW
PFM_CTL RESET_VALUE 0x85
 PFM_VOLT_CTL BIT[7]
  PFM_VOLT_BOOST_FALSE VALUE 0x0
  PFM_VOLT_BOOST_TRUE VALUE 0x1
 PFM_IBOOST BIT[6]
  PFM_IBOOST_FALSE VALUE 0x0
  PFM_IBOOST_TRUE VALUE 0x1
 PFM_TYPE_I BIT[5]
  PFM_ADVANCED VALUE 0x0
  PFM_LEGACY VALUE 0x1
 PFM_COMP_HYST BIT[4]
  PFM_HYST_3MV VALUE 0x0
  PFM_HYST_6MV VALUE 0x1
 PFM_COMP_PLS_FLTR BIT[3]
  PFM_COMP_PLS_FLTR_100NS VALUE 0x0
  PFM_COMP_PLS_FLTR_250NS VALUE 0x1
 PFM_IPLIM_CTRL BIT[2]
  PFM_IPLIM_CTRL_FALSE VALUE 0x0
  PFM_IPLIM_CTRL_TRUE VALUE 0x1
 PFM_IPLIM_DLY BIT[1:0]
  PFM_IPLIM_CTRL_75NS VALUE 0x0
  PFM_IPLIMI_CTRL_150NS VALUE 0x1
  PFM_IPLIM_CTRL_300NS VALUE 0x2
  PFM_IPLIM_CTRL_600NS VALUE 0x3

MODE_CTL ADDRESS 0x0045 RW
MODE_CTL RESET_VALUE 0x80
 PWM BIT[7]
  PWM_NO_FORCE VALUE 0x0
  PWM_FORCE VALUE 0x1
 AUTO_MODE BIT[6]
  AUTO_FALSE VALUE 0x0
  AUTO_TRUE VALUE 0x1
 FOLLOW_PMIC_AWAKE BIT[4]
  FOLLOW_PMIC_AWAKE_FALSE VALUE 0x0
  FOLLOW_PMIC_AWAKE_TRUE VALUE 0x1
 FOLLOW_HWEN3 BIT[3]
  FOLLOW_HWEN3_FALSE VALUE 0x0
  FOLLOW_HWEN3_TRUE VALUE 0x1
 FOLLOW_HWEN2 BIT[2]
  FOLLOW_HWEN2_FALSE VALUE 0x0
  FOLLOW_HWEN2_TRUE VALUE 0x1
 FOLLOW_HWEN1 BIT[1]
  FOLLOW_HWEN1_FALSE VALUE 0x0
  FOLLOW_HWEN1_TRUE VALUE 0x1
 FOLLOW_HWEN0 BIT[0]
  FOLLOW_HWEN0_FALSE VALUE 0x0
  FOLLOW_HWEN0_TRUE VALUE 0x1

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
 PERPH_EN BIT[7]
  BUCK_ENABLE_FALSE VALUE 0x0
  BUCK_ENABLE_TRUE VALUE 0x1
 FOLLOW_HWEN3 BIT[3]
  FOLLOW_HWEN3_FALSE VALUE 0x0
  FOLLOW_HWEN3_TRUE VALUE 0x1
 FOLLOW_HWEN2 BIT[2]
  FOLLOW_HWEN2_FALSE VALUE 0x0
  FOLLOW_HWEN2_TRUE VALUE 0x1
 FOLLOW_HWEN1 BIT[1]
  FOLLOW_HWEN1_FALSE VALUE 0x0
  FOLLOW_HWEN1_TRUE VALUE 0x1
 FOLLOW_HWEN0 BIT[0]
  FOLLOW_HWEN0_FALSE VALUE 0x0
  FOLLOW_HWEN0_TRUE VALUE 0x1

PD_CTL ADDRESS 0x0048 RW
PD_CTL RESET_VALUE 0x80
 PD_EN BIT[7]
  PD_ENABLE_FALSE VALUE 0x0
  PD_ENABLE_TRUE VALUE 0x1

COMP_CAP_CTL ADDRESS 0x0051 RW
COMP_CAP_CTL RESET_VALUE 0x03
 POLE2_CTRL BIT[2]
  CP_CAP_0PF VALUE 0x0
  CP_CAP_1PF VALUE 0x1
 CZ_CTRL BIT[1:0]
  CZ_CAP_30PF VALUE 0x0
  CZ_CAP_40PF VALUE 0x1
  CZ_CAP_50PF VALUE 0x2
  CZ_CAP_60PF VALUE 0x3

GM_CTL ADDRESS 0x0052 RW
GM_CTL RESET_VALUE 0x09
 GM_CTL BIT[3:0]
  GM_CTL_336P9_UAPV VALUE 0x0
  GM_CTL_306P5_UAPV VALUE 0x1
  GM_CTL_276P2_UAPV VALUE 0x2
  GM_CTL_245P7_UAPV VALUE 0x3
  GM_CTL_216P5_UAPV VALUE 0x4
  GM_CTL_185P9_UAPV VALUE 0x5
  GM_CTL_155P3_UAPV VALUE 0x6
  GM_CTL_124P5_UAPV VALUE 0x7
  GM_CTL_438P2_UAPV VALUE 0x8
  GM_CTL_97P9_UAPV VALUE 0x9
  GM_CTL_54P9_UAPV VALUE 0xA
  GM_CTL_38P3_UAPV VALUE 0xB
  GM_CTL_29P2_UAPV VALUE 0xC
  GM_CTL_23P7_UAPV VALUE 0xD
  GM_CTL_20_UAPV VALUE 0xE
  GM_CTL_17P2_UAPV VALUE 0xF

RZ_CTL ADDRESS 0x0053 RW
RZ_CTL RESET_VALUE 0x05
 RZ_CTL BIT[3:0]
  RZ_CTL_25K VALUE 0x0
  RZ_CTL_50K VALUE 0x1
  RZ_CTL_75K VALUE 0x2
  RZ_CTL_100K VALUE 0x3
  RZ_CTL_125K VALUE 0x4
  RZ_CTL_150K VALUE 0x5
  RZ_CTL_175K VALUE 0x6
  RZ_CTL_200K VALUE 0x7
  RZ_CTL_225K VALUE 0x8
  RZ_CTL_250K VALUE 0x9
  RZ_CTL_275K VALUE 0xA
  RZ_CTL_300K VALUE 0xB
  RZ_CTL_325K VALUE 0xC
  RZ_CTL_350K VALUE 0xD
  RZ_CTL_375K VALUE 0xE
  RZ_CTL_400K VALUE 0xF

ISNS_CTRL ADDRESS 0x0055 RW
ISNS_CTRL RESET_VALUE 0x00
 SA_COMP_CAP BIT[1]
  SA_COMP_CAP_100FF VALUE 0x0
  SA_COMP_CAP_200FF VALUE 0x1
 ISNS_RES_IOS BIT[0]
  ISNS_RES_IOS_8KOHMS_24UA VALUE 0x0
  ISNS_RES_IOS_16KOHMS_12UA VALUE 0x1

SAW_CTL ADDRESS 0x0056 RW
SAW_CTL RESET_VALUE 0x0A
 CURRENT_CTRL BIT[3]
  SAW_CURRENT_CTRL_1UA VALUE 0x0
  SAW_CURRENT_CTRL_2UA VALUE 0x1
 NSAW_CTRL BIT[2:0]
  NSAW_CTRL_4X VALUE 0x0
  NSAW_CTRL_8X VALUE 0x1
  NSAW_CTRL_12X VALUE 0x2
  NSAW_CTRL_16X VALUE 0x3
  NSAW_CTRL_20X VALUE 0x4
  NSAW_CTRL_24X VALUE 0x5
  NSAW_CTRL_28X VALUE 0x6
  NSAW_CTRL_32X VALUE 0x7

DMAX_CTL ADDRESS 0x0058 RW
DMAX_CTL RESET_VALUE 0x80
 DMAX_EN BIT[7]
  DMAX_EN_FALSE VALUE 0x0
  DMAX_EN_TRUE VALUE 0x1
 DMAX_TIME_SEL BIT[0]
  DMAX_TIME_SEL_20NS VALUE 0x0
  DMAX_TIME_SEL_10NS VALUE 0x1

PULSE_SKIP_CTL ADDRESS 0x0059 RW
PULSE_SKIP_CTL RESET_VALUE 0x85
 PS_EN BIT[7]
  PS_EN_FALSE VALUE 0x0
  PS_EN_TRUE VALUE 0x1
 PS_TIME_HYST BIT[3:2]
  PS_TIME_HYST_2CYCLE VALUE 0x0
  PS_TIME_HYST_4CYCLE VALUE 0x1
  PS_TIME_HYST_8CYCLE VALUE 0x2
  PS_TIME_HYST_16CYLE VALUE 0x3
 PSKIP_EXIT_SEL BIT[1]
  PSKIP_EXIT_SEL_ERR_AMP VALUE 0x0
  PSKIP_EXIT_VDIP_COMP VALUE 0x1
 PS_METHOD BIT[0]
  PS_METHOD_ILOAD VALUE 0x0
  PS_METHOD_ERR_AMP VALUE 0x1

PULSE_SKIP_THRES ADDRESS 0x005A RW
PULSE_SKIP_THRES RESET_VALUE 0x36
 PS_VRST BIT[6:3]
  PS_VRST_150MV VALUE 0x0
  PS_VRST_200MV VALUE 0x1
  PS_VRST_250MV VALUE 0x2
  PS_VRST_275MV VALUE 0x3
  PS_VRST_300MV VALUE 0x4
  PS_VRST_325MV VALUE 0x5
  PS_VRST_350MV VALUE 0x6
  PS_VRST_375MV VALUE 0x7
  PS_VRST_400MV VALUE 0x8
  PS_VRST_450MV VALUE 0x9
  PS_VRST_500MV VALUE 0xA
  PS_VRST_550MV VALUE 0xB
  PS_VRST_600MV VALUE 0xC
  PS_VRST_700MV VALUE 0xD
  PS_VRST_800MV VALUE 0xE
  PS_VRST_850MV VALUE 0xF
 PS_VSET BIT[2:0]
  PS_VSET_VRSET_450MV_ILOAD_THRESH_25MA VALUE 0x0
  PS_VSET_VRSET_475MV_ILOAD_THRESH_37P5MA VALUE 0x1
  PS_VSET_VRSET_500MV_ILOAD_THRESH_50MA VALUE 0x2
  PS_VSET_VRSET_525MV_ILOAD_THRESH_62P5MA VALUE 0x3
  PS_VSET_VRSET_550MV_ILOAD_THRESH_75MA VALUE 0x4
  PS_VSET_VRSET_575MV_ILOAD_THRESH_87P5MA VALUE 0x5
  PS_VSET_VRSET_600MV_ILOAD_THRESH_100MA VALUE 0x6
  PS_VSET_VRSET_625MV_ILOAD_THRESH_112P5MA VALUE 0x7

AUTO_MODE_CTL ADDRESS 0x005B RW
AUTO_MODE_CTL RESET_VALUE 0x0C
 PWM_PFM_SEL BIT[4]
  PWM_PFM_SEL_PS_COMP VALUE 0x0
  PWM_PFM_SEL_INZERO VALUE 0x1
 PFM_PWM_SEL BIT[3:2]
  PFM_PWM_SEL_RESERVED VALUE 0x0
  PFM_PWM_SEL_VDIP_COMP VALUE 0x1
  PFM_PWM_SEL_IPLIM_CNTR VALUE 0x2
  PFM_PWM_SEL_VDIP_COMP_OR_IPLIM_CNTR VALUE 0x3
 MODE_SEL_DLY BIT[1:0]
  MODE_SEL_DLY_4CYCLES VALUE 0x0
  MODE_SEL_DLY_8CYCLES VALUE 0x1
  MODE_SEL_DLY_16CYCLES VALUE 0x2
  MODE_SEL_DLY_16CYCLES_ALSO VALUE 0x3

INZERO_COUNT_CTL ADDRESS 0x005C RW
INZERO_COUNT_CTL RESET_VALUE 0xA8
 WINDOW_WIDTH BIT[7:5]
  WINDOW_WIDTH_1_COUNT VALUE 0x0
  WINDOW_WIDTH_2_COUNT VALUE 0x1
  WINDOW_WIDTH_4_COUNT VALUE 0x2
  WINDOW_WIDTH_8_COUNT VALUE 0x3
  WINDOW_WIDTH_16_COUNT VALUE 0x4
  WINDOW_WIDTH_32_COUNT VALUE 0x5
  WINDOW_WIDTH_64_COUNT VALUE 0x6
  WINDOW_WIDTH_128_COUNT VALUE 0x7
 THRESHOLD BIT[4:0]
  THRESHOLD_1_COUNT VALUE 0x00
  THRESHOLD_2_COUNT VALUE 0x01
  THRESHOLD_3_COUNT VALUE 0x02
  THRESHOLD_4_COUNT VALUE 0x03
  THRESHOLD_5_COUNT VALUE 0x04
  THRESHOLD_6_COUNT VALUE 0x05
  THRESHOLD_7_COUNT VALUE 0x06
  THRESHOLD_8_COUNT VALUE 0x07
  THRESHOLD_9_COUNT VALUE 0x08
  THRESHOLD_10_COUNT VALUE 0x09
  THRESHOLD_11_COUNT VALUE 0x0A
  THRESHOLD_12_COUNT VALUE 0x0B
  THRESHOLD_13_COUNT VALUE 0x0C
  THRESHOLD_14_COUNT VALUE 0x0D
  THRESHOLD_15_COUNT VALUE 0x0E
  THRESHOLD_16_COUNT VALUE 0x0F
  THRESHOLD_17_COUNT VALUE 0x10
  THRESHOLD_18_COUNT VALUE 0x11
  THRESHOLD_19_COUNT VALUE 0x12
  THRESHOLD_20_COUNT VALUE 0x13
  THRESHOLD_21_COUNT VALUE 0x14
  THRESHOLD_22_COUNT VALUE 0x15
  THRESHOLD_23_COUNT VALUE 0x16
  THRESHOLD_24_COUNT VALUE 0x17
  THRESHOLD_25_COUNT VALUE 0x18
  THRESHOLD_26_COUNT VALUE 0x19
  THRESHOLD_27_COUNT VALUE 0x1A
  THRESHOLD_28_COUNT VALUE 0x1B
  THRESHOLD_29_COUNT VALUE 0x1C
  THRESHOLD_30_COUNT VALUE 0x1D
  THRESHOLD_31_COUNT VALUE 0x1E
  THRESHOLD_32_COUNT VALUE 0x1F

PFM_COUNT_CTL ADDRESS 0x005D RW
PFM_COUNT_CTL RESET_VALUE 0xA8
 WINDOW_WIDTH BIT[7:5]
  WINDOW_WIDTH_1_COUNT VALUE 0x0
  WINDOW_WIDTH_2_COUNT VALUE 0x1
  WINDOW_WIDTH_4_COUNT VALUE 0x2
  WINDOW_WIDTH_8_COUNT VALUE 0x3
  WINDOW_WIDTH_16_COUNT VALUE 0x4
  WINDOW_WIDTH_32_COUNT VALUE 0x5
  WINDOW_WIDTH_64_COUNT VALUE 0x6
  WINDOW_WIDTH_128_COUNT VALUE 0x7
 THRESHOLD BIT[4:0]
  THRESHOLD_1_COUNT VALUE 0x00
  THRESHOLD_2_COUNT VALUE 0x01
  THRESHOLD_3_COUNT VALUE 0x02
  THRESHOLD_4_COUNT VALUE 0x03
  THRESHOLD_5_COUNT VALUE 0x04
  THRESHOLD_6_COUNT VALUE 0x05
  THRESHOLD_7_COUNT VALUE 0x06
  THRESHOLD_8_COUNT VALUE 0x07
  THRESHOLD_9_COUNT VALUE 0x08
  THRESHOLD_10_COUNT VALUE 0x09
  THRESHOLD_11_COUNT VALUE 0x0A
  THRESHOLD_12_COUNT VALUE 0x0B
  THRESHOLD_13_COUNT VALUE 0x0C
  THRESHOLD_14_COUNT VALUE 0x0D
  THRESHOLD_15_COUNT VALUE 0x0E
  THRESHOLD_16_COUNT VALUE 0x0F
  THRESHOLD_17_COUNT VALUE 0x10
  THRESHOLD_18_COUNT VALUE 0x11
  THRESHOLD_19_COUNT VALUE 0x12
  THRESHOLD_20_COUNT VALUE 0x13
  THRESHOLD_21_COUNT VALUE 0x14
  THRESHOLD_22_COUNT VALUE 0x15
  THRESHOLD_23_COUNT VALUE 0x16
  THRESHOLD_24_COUNT VALUE 0x17
  THRESHOLD_25_COUNT VALUE 0x18
  THRESHOLD_26_COUNT VALUE 0x19
  THRESHOLD_27_COUNT VALUE 0x1A
  THRESHOLD_28_COUNT VALUE 0x1B
  THRESHOLD_29_COUNT VALUE 0x1C
  THRESHOLD_30_COUNT VALUE 0x1D
  THRESHOLD_31_COUNT VALUE 0x1E
  THRESHOLD_32_COUNT VALUE 0x1F

PS_VGA_CTL ADDRESS 0x005E RW
PS_VGA_CTL RESET_VALUE 0x03
 VGA_GAIN BIT[3:0]
  VGA_GAIN_76 VALUE 0x0
  VGA_GAIN_51 VALUE 0x1
  VGA_GAIN_38P5 VALUE 0x2
  VGA_GAIN_31 VALUE 0x3
  VGA_GAIN_26 VALUE 0x4
  VGA_GAIN_22P4 VALUE 0x5
  VGA_GAIN_19P75 VALUE 0x6
  VGA_GAIN_17P66 VALUE 0x7
  VGA_GAIN_16 VALUE 0x8
  VGA_GAIN_14P64 VALUE 0x9
  VGA_GAIN_13P5 VALUE 0xA
  VGA_GAIN_12P54 VALUE 0xB
  VGA_GAIN_11P71 VALUE 0xC
  VGA_GAIN_11 VALUE 0xD
  VGA_GAIN_10P38 VALUE 0xE
  VGA_GAIN_9P82 VALUE 0xF

STEPPER_SS_CTL ADDRESS 0x0060 RW
STEPPER_SS_CTL RESET_VALUE 0x85
 STEPPER_EN BIT[7]
  STEPPER_EN_FALSE VALUE 0x0
  STEPPER_EN_TRUE VALUE 0x1
 STEP BIT[4:3]
  STEP_1_LSB VALUE 0x0
  STEP_2_LSB VALUE 0x1
  STEP_4_LSB VALUE 0x2
  STEP_8_LSB VALUE 0x3
 DELAY BIT[2:0]
  DELAY_20_CLK_CYCLES VALUE 0x0
  DELAY_40_CLK_CYCLES VALUE 0x1
  DELAY_80_CLK_CYCLES VALUE 0x2
  DELAY_160_CLK_CYCLES VALUE 0x3
  DELAY_320_CLK_CYCLES VALUE 0x4
  DELAY_640_CLK_CYLES VALUE 0x5
  DELAY_1280_CLK_CYCLES VALUE 0x6
  DELAY_2560_CLK_CYCLES VALUE 0x7

STEPPER_VS_CTL ADDRESS 0x0061 RW
STEPPER_VS_CTL RESET_VALUE 0x85
 STEPPER_EN BIT[7]
  STEPPER_EN_FALSE VALUE 0x0
  STEPPER_EN_TRUE VALUE 0x1
 STEP BIT[4:3]
  STEP_1_LSB VALUE 0x0
  STEP_2_LSB VALUE 0x1
  STEP_4_LSB VALUE 0x2
  STEP_8_LSB VALUE 0x3
 DELAY BIT[2:0]
  DELAY_20_CLK_CYCLES VALUE 0x0
  DELAY_40_CLK_CYCLES VALUE 0x1
  DELAY_80_CLK_CYCLES VALUE 0x2
  DELAY_160_CLK_CYCLES VALUE 0x3
  DELAY_320_CLK_CYCLES VALUE 0x4
  DELAY_640_CLK_CYLES VALUE 0x5
  DELAY_1280_CLK_CYCLES VALUE 0x6
  DELAY_2560_CLK_CYCLES VALUE 0x7

FT_CTL ADDRESS 0x0062 RW
FT_CTL RESET_VALUE 0x00
 FT_EN BIT[7]
  FT_EN_FALSE VALUE 0x0
  FT_EN_TRUE VALUE 0x1
 GM_BOOST BIT[6]
  GM_BOOST_FALSE VALUE 0x0
  GM_BOOST_TRUE VALUE 0x1
 NL_DEAD_ZONE BIT[5:3]
  NL_DEAD_ZONE_0A VALUE 0x0
  NL_DEAD_ZONE_0P125A VALUE 0x1
  NL_DEAD_ZONE_0P25A VALUE 0x2
  NL_DEAD_ZONE_0P375A VALUE 0x3
  NL_DEAD_ZONE_0P5A VALUE 0x4
  NL_DEAD_ZONE_0P625A VALUE 0x5
  NL_DEAD_ZONE_0P75A VALUE 0x6
  NL_DEAD_ZONE_0P875A VALUE 0x7
 NL_CUR_CTL BIT[2:0]
  NL_CUR_CTL_0A VALUE 0x0
  NL_CUR_CTL_0P125A VALUE 0x1
  NL_CUR_CTL_0P25A VALUE 0x2
  NL_CUR_CTL_0P375A VALUE 0x3
  NL_CUR_CTL_0P5A VALUE 0x4
  NL_CUR_CTL_0P625A VALUE 0x5
  NL_CUR_CTL_0P75A VALUE 0x6
  NL_CUR_CTL_0P875A VALUE 0x7

QMODE_SHADOW ADDRESS 0x0063 RW
QMODE_SHADOW RESET_VALUE 0x10
 FOLLOW_QM BIT[5]
  FOLLOW_QM_FALSE VALUE 0x0
  FOLLOW_QM_TRUE VALUE 0x1
 QMODE_PS_METHOD BIT[4]
  QMODE_PS_METHOD_ILOAD VALUE 0x0
  QMODE_PS_METHOD_ERRAMP VALUE 0x1
 QMODE_PS_VRST BIT[3:0]
  QMODE_PS_VRST_150MV VALUE 0x0
  QMODE_PS_VRST_200MV VALUE 0x1
  QMODE_PS_VRST_250MV VALUE 0x2
  QMODE_PS_VRST_275MV VALUE 0x3
  QMODE_PS_VRST_300MV VALUE 0x4
  QMODE_PS_VRST_325MV VALUE 0x5
  QMODE_PS_VRST_350MV VALUE 0x6
  QMODE_PS_VRST_375MV VALUE 0x7
  QMODE_PS_VRST_400MV VALUE 0x8
  QMODE_PS_VRST_450MV VALUE 0x9
  QMODE_PS_VRST_500MV VALUE 0xA
  QMODE_PS_VRST_550MV VALUE 0xB
  QMODE_PS_VRST_600MV VALUE 0xC
  QMODE_PS_VRST_700MV VALUE 0xD
  QMODE_PS_VRST_800MV VALUE 0xE
  QMODE_PS_VRST_850MV VALUE 0xF

UL_LL_CTRL ADDRESS 0x0068 RW
UL_LL_CTRL RESET_VALUE 0x00
 UL_INT_EN BIT[7]
  UL_INT_EN_FALSE VALUE 0x0
  UL_INT_EN_TRUE VALUE 0x1
 LL_INT_EN BIT[6]
  LL_INT_EN_FALSE VALUE 0x0
  LL_INT_EN_TRUE VALUE 0x1

UL_VOLTAGE ADDRESS 0x0069 RW
UL_VOLTAGE RESET_VALUE 0x7F
 V_SET BIT[6:0]

LL_VOLTAGE ADDRESS 0x006B RW
LL_VOLTAGE RESET_VALUE 0x00
 V_SET BIT[6:0]

OCP ADDRESS 0x006C RW
OCP RESET_VALUE 0x80
 ENABLE BIT[7]
  OCP_FALSE VALUE 0x0
  OCP_TRUE VALUE 0x1
 OVER_RIDE BIT[6]
  OCP_TEST_MODE_FALSE VALUE 0x0
  OCP_TEST_MODE_TRUE VALUE 0x1
 CLK_DIV BIT[5]
  OCP_STARTUP_CLK_DIV_BY_2_FALSE VALUE 0x0
  OCP_STARTUP_CLK_DIV_BY_2_TRUE VALUE 0x1
 LPM BIT[4]
  OCP_LPM_DURING_PFM_FALSE VALUE 0x0
  OCP_LPM_DURING_PFM_TRUE VALUE 0x1
 IPLIMIT_COUNT BIT[3]
  OCP_IPLIMT_COUNT_4 VALUE 0x0
  OCP_IPLIMIT_COUNT_8 VALUE 0x1

CTLR_MISC ADDRESS 0x007A RW
CTLR_MISC RESET_VALUE 0x00
 SPARE_7 BIT[7]
 SPARE_6 BIT[6]
 SPARE_5 BIT[5]
 SPARE_4 BIT[4]
 SPARE_3 BIT[3]
 SPARE_2 BIT[2]
  SPARE_2_FALSE VALUE 0x0
  SPARE_2_TRUE VALUE 0x1
 SPARE_1 BIT[1]
  SPARE_1_FALSE VALUE 0x0
  SPARE_1_TRUE VALUE 0x1
 SPARE_0 BIT[0]
  SPARE_0_FALSE VALUE 0x0
  SPARE_0_TRUE VALUE 0x1

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
 ENABLE_PRESET BIT[0]
  ENABLE_PRESET_FALSE VALUE 0x0
  ENABLE_PRESET_TRUE VALUE 0x1

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
 FOLLOW_WARM_RB BIT[2]
 FOLLOW_SHUTDOWN1_RB BIT[1]
 FOLLOW_SHUTDOWN2_RB BIT[0]

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  LOCAL_SOFT_RESET_ACTIVE_FALSE VALUE 0x0
  LOCAL_SOFT_RESET_ACTIVE_TRUE VALUE 0x1

INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
 INT_TEST_MODE_EN BIT[7]
  INT_TEST_MODE_EN_FALSE VALUE 0x0
  INT_TEST_MODE_EN_TRUE VALUE 0x1

INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
 VREG_FAULT_INT_TEST_VAL BIT[1]
  VREG_FAULT_INT_TEST_VAL_ACTIVE_FALSE VALUE 0x0
  VREG_FAULT_INT_TEST_VAL_ACTIVE_TRUE VALUE 0x1
 VREG_OK_INT_TEST_VAL BIT[0]

CTLR_TEST ADDRESS 0x00E2 RW
CTLR_TEST RESET_VALUE 0x00
 ATEST_SEL BIT[7:5]
  ATEST_SEL_ATEST1_NORMAL_ATEST2_NORMAL VALUE 0x0
  ATEST_SEL_ATEST1_VREF_LOCAL_BUFFER_ATEST2_AVSS VALUE 0x1
  ATEST_SEL_ATEST1_LOOP_FILTER_ATEST2_AVSS VALUE 0x2
  ATEST_SEL_ATEST1_VREF_OUT_ATEST2_AVSS_CLEAN VALUE 0x3
  ATEST_SEL_ATEST1_V_SAWTOOTH_ATEST2_AVDD VALUE 0x4
  ATEST_SEL_ATEST1_PULSE_SKIP_VGA_OUT_ATEST2_VREF_PULSE_SKIP_RESET VALUE 0x5
  ATEST_SEL_ATEST1_SLOPE_COMP_OUT_ATEST2_VREF_PULSE_SKIP_SET VALUE 0x6
  ATEST_SEL_ATEST1_RES_DIV_OUT_ATEST2_BUCK_FB_PAD VALUE 0x7
 DTEST_SEL BIT[4:2]
  DTEST_SEL_DTEST1_NORMAL_DTEST2_NORMAL VALUE 0x0
  DTEST_SEL_DTEST1_PWM_CLOCK_DTEST2_CLK_1P2M VALUE 0x1
  DTEST_SEL_DTEST1_PWM_COMP_DTEST2_OCP_DETECT VALUE 0x2
  DTEST_SEL_DTEST1_PULSE_SKIP_COMP_DTEST2_IPLIMIT_COMP_PFM VALUE 0x3
  DTEST_SEL_DTEST1_PFM_COMP_DTEST2_AUTOPFM_COUNT_DONE VALUE 0x4
  DTEST_SEL_DTEST1_MODE_DTEST2_INZ_COUNT_DONE VALUE 0x5
  DTEST_SEL_DTEST1_PULSE_SKIP_ENTER_DTEST2_PULSE_SKIP_EXIT VALUE 0x6
  DTEST_SEL_DTEST1_PFM_COMP_DTEST2_VDIP_COMP VALUE 0x7
 TRIM_CALIB_EN BIT[1]
  TRIM_CALIB_EN_FALSE VALUE 0x0
  TRIM_CALIB_EN_TRUE VALUE 0x1
 OPEN_LOOP_TEST_EN BIT[0]
  OPEN_LOOP_TEST_EN_FALSE VALUE 0x0
  OPEN_LOOP_TEST_EN_TRUE VALUE 0x1

TRIM_NUM ADDRESS 0x00F0 R
TRIM_NUM RESET_VALUE 0x04
 TRIM_NUM BIT[7:0]

CTL_TRIM1 ADDRESS 0x00F1 RW
CTL_TRIM1 RESET_VALUE 0x68
 ERR_AMP_TRIM BIT[7:4]
 RES_DIV_TRIM BIT[3:0]

CTL_TRIM2 ADDRESS 0x00F2 RW
CTL_TRIM2 RESET_VALUE 0x77
 PFM_COMP_TRIM BIT[7:4]
 VDIP_COMP_TRIM BIT[3:0]

CTL_TRIM3 ADDRESS 0x00F3 RW
CTL_TRIM3 RESET_VALUE 0x20
 VGA_PS_TRIM BIT[5:0]

CTL_TRIM4 ADDRESS 0x00F4 RW
CTL_TRIM4 RESET_VALUE 0x01
 PULL_DOWN_TRIM BIT[0]
  ACTIVE_PD_OFF VALUE 0x0
  ACTIVE_PD_ON VALUE 0x1

S3_PS_BASE BASE 0x00011B00 s3_psaddr 31:0

 s3_ps MODULE OFFSET=S3_PS_BASE+0x00000000 MAX=S3_PS_BASE+0x000000FF APRE=S3_PS_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM8950.S3_PS_BASE.S3_PS
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x01
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x01
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x03
 TYPE BIT[7:0]
  SMPS VALUE 0x03

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x03
 SUBTYPE BIT[7:0]
  POWERSTAGE_1X VALUE 0x01
  POWERSTAGE_2X VALUE 0x02
  POWERSTAGE_3X VALUE 0x03

PWM_CURRENT_LIM_CTL ADDRESS 0x004A RW
PWM_CURRENT_LIM_CTL RESET_VALUE 0xB4
 CURRENT_LIM_EN BIT[7]
  CURRENT_LIM_EN_FALSE VALUE 0x0
  CURRENT_LIM_EN_TRUE VALUE 0x1
 CURRENT_LIM_AUTOINT_SEL BIT[5:3]
  CURRENT_LIM_AUTOINT_SEL_2X_2700MA_3X_3500MA VALUE 0x0
  CURRENT_LIM_AUTOINT_SEL_2X_2400MA_3X_3100MA VALUE 0x1
  CURRENT_LIM_AUTOINT_SEL_2X_2100MA_3X_2700MA VALUE 0x2
  CURRENT_LIM_AUTOINT_SEL_2X_1800MA_3X_2300MA VALUE 0x3
  CURRENT_LIM_AUTOINT_SEL_2X_1500MA_3X_1900MA VALUE 0x4
  CURRENT_LIM_AUTOINT_SEL_2X_1200MA_3X_1500MA VALUE 0x5
  CURRENT_LIM_AUTOINT_SEL_2X_900MA_3X_1100MA VALUE 0x6
  CURRENT_LIM_AUTOINT_SEL_2X_600MA_3X_700MA VALUE 0x7
 CURRENT_LIM_PWM_SEL BIT[2:0]
  CURRENT_LIM_PWM_SEL_2X_2700MA_3X_3500MA VALUE 0x0
  CURRENT_LIM_PWM_SEL_2X_2400MA_3X_3100MA VALUE 0x1
  CURRENT_LIM_PWM_SEL_2X_2100MA_3X_2700MA VALUE 0x2
  CURRENT_LIM_PWM_SEL_2X_1800MA_3X_2300MA VALUE 0x3
  CURRENT_LIM_PWM_SEL_2X_1500MA_3X_1900MA VALUE 0x4
  CURRENT_LIM_PWM_SEL_2X_1200MA_3X_1500MA VALUE 0x5
  CURRENT_LIM_PWM_SEL_2X_900MA_3X_1100MA VALUE 0x6
  CURRENT_LIM_PWM_SEL_2X_600MA_3X_700MA VALUE 0x7

PFM_CURRENT_LIM_CTL ADDRESS 0x004B RW
PFM_CURRENT_LIM_CTL RESET_VALUE 0x84
 CURRENT_LIM_EN BIT[7]
  CURRENT_LIM_EN_FALSE VALUE 0x0
  CURRENT_LIM_EN_TRUE VALUE 0x1
 CURRENT_LIM_SEL BIT[2:0]
  CURRENT_LIM_SEL_600MA VALUE 0x0
  CURRENT_LIM_SEL_540MA VALUE 0x1
  CURRENT_LIM_SEL_480MA VALUE 0x2
  CURRENT_LIM_SEL_420MA VALUE 0x3
  CURRENT_LIM_SEL_360MA VALUE 0x4
  CURRENT_LIM_SEL_300MA VALUE 0x5
  CURRENT_LIM_SEL_240MA VALUE 0x6
  CURRENT_LIM_SEL_180MA VALUE 0x7

SOFT_START_CTL ADDRESS 0x004C RW
SOFT_START_CTL RESET_VALUE 0x92
 SOFT_START_ILIM_STEP_EN BIT[7]
  SOFT_START_ILIM_STEP_EN_FALSE VALUE 0x0
  SOFT_START_ILIM_STEP_EN_TRUE VALUE 0x1
 SOFT_START_MODE_SEL BIT[4]
  SOFT_START_MODE_SEL_FAST VALUE 0x0
  SOFT_START_MODE_SEL_NORMAL VALUE 0x1
 SOFT_START_ILIM_SEL BIT[2:1]
  SOFT_START_ILIM_SEL_400MA VALUE 0x0
  SOFT_START_ILIM_SEL_600MA VALUE 0x1
  SOFT_START_ILIM_SEL_800MA VALUE 0x2
  SOFT_START_ILIM_SEL_1000MA VALUE 0x3
 SOFT_START_ILIM_STEP_DLY BIT[0]
  SOFT_START_ILIM_STEP_DLY_FAST_20US_NORMAL_40US VALUE 0x0
  SOFT_START_ILIM_STEP_DLY_FAST_40US_NORMAL_80US VALUE 0x1

SWITCH_SIZE_CTL ADDRESS 0x0070 RW
SWITCH_SIZE_CTL RESET_VALUE 0xFF
 P_SWITCH_SIZE BIT[7:6]
  P_SWITCH_SIZE_1_DIV_8 VALUE 0x0
  P_SWITCH_SIZE_1_DIV_4 VALUE 0x1
  P_SWITCH_SIZE_1_DIV_2 VALUE 0x2
  P_SWITCH_SIZE_1_DIV_1 VALUE 0x3
 N_SWITCH_SIZE BIT[5:4]
  N_SWITCH_SIZE_1_DIV_8 VALUE 0x0
  N_SWITCH_SIZE_1_DIV_4 VALUE 0x1
  N_SWITCH_SIZE_1_DIV_2 VALUE 0x2
  N_SWITCH_SIZE_1_DIV_1 VALUE 0x3
 P_OFF_DRIVER_SIZE BIT[3]
  P_OFF_DRIVER_SIZE_1_DIV_2 VALUE 0x0
  P_OFF_DRIVER_SIZE_1_DIV_1 VALUE 0x1
 P_ON_DRIVER_SIZE BIT[2]
  P_ON_DRIVER_SIZE_1_DIV_2 VALUE 0x0
  P_ON_DRIVER_SIZE_1_DIV_1 VALUE 0x1
 N_ON_DRIVER_SIZE BIT[1]
  N_ON_DRIVER_SIZE_1_DIV_2 VALUE 0x0
  N_ON_DRIVER_SIZE_1_DIV_1 VALUE 0x1
 N_OFF_DRIVER_SIZE BIT[0]
  N_OFF_DRIVER_SIZE_1_DIV_2 VALUE 0x0
  N_OFF_DRIVER_SIZE_1_DIV_1 VALUE 0x1

DEAD_TIME_CTRL1 ADDRESS 0x0071 RW
DEAD_TIME_CTRL1 RESET_VALUE 0x00
 DIG_DEADTIME_CTRL BIT[2:1]
  DIG_DEADTIME_CTRL_DISABLE VALUE 0x0
  DIG_DEADTIME_CTRL_1_NS VALUE 0x1
  DIG_DEADTIME_CTRL_1P5_NS VALUE 0x2
  DIG_DEADTIME_CTRL_2P5_NS VALUE 0x3
 ANA_DEADTIME_CTRL BIT[0]
  ANA_DEADTIME_CTRL_DISABLE VALUE 0x0
  ANA_DEADTIME_CTRL_ENABLE VALUE 0x1

DEAD_TIME_CTRL2 ADDRESS 0x0072 RW
DEAD_TIME_CTRL2 RESET_VALUE 0x0A
 EN_PSW_DEAD_TIME BIT[5]
  EN_PSW_DEAD_TIME_DISABLE VALUE 0x0
  EN_PSW_DEAD_TIME_ENABLE VALUE 0x1
 EN_NSW_DEAD_TIME BIT[4]
  EN_NSW_DEAD_TIME_DISABLE VALUE 0x0
  EN_NSW_DEAD_TIME_ENABLE VALUE 0x1
 NSW_DEAD_TIME BIT[3:2]
  NSW_DEAD_TIME_1P5_NS VALUE 0x0
  NSW_DEAD_TIME_2P4_NS VALUE 0x1
  NSW_DEAD_TIME_3P3_NS VALUE 0x2
  NSW_DEAD_TIME_4P4_NS VALUE 0x3
 PSW_DEAD_TIME BIT[1:0]
  PSW_DEAD_TIME_2P0_NS VALUE 0x0
  PSW_DEAD_TIME_2P4_NS VALUE 0x1
  PSW_DEAD_TIME_3P2_NS VALUE 0x2
  PSW_DEAD_TIME_4P4_NS VALUE 0x3

BLNK_TIME_CTL ADDRESS 0x0073 RW
BLNK_TIME_CTL RESET_VALUE 0x02
 MIN_PON BIT[2:1]
  MIN_PON_DISABLED VALUE 0x0
  MIN_PON_15NS_OR_25NS VALUE 0x1
  MIN_PON_40NS_OR_50NS VALUE 0x2
  MIN_PON_60NS_OR_70NS VALUE 0x3
 ISNS_BLNK_TIME BIT[0]
  ISNS_BLNK_TIME_15NS VALUE 0x0
  ISNS_BLNK_TIME_25NS VALUE 0x1

INZERO_CTL ADDRESS 0x0074 RW
INZERO_CTL RESET_VALUE 0x80
 INZERO_EN BIT[7]
  INZERO_EN_FALSE VALUE 0x0
  INZERO_EN_TRUE VALUE 0x1
 INZERO_OFFSET BIT[3:2]
  INZERO_OFFSET_NO_OFFSET VALUE 0x0
  INZERO_OFFSET_NEG_3MV VALUE 0x1
  INZERO_OFFSET_POS_1P5MV VALUE 0x2
  INZERO_OFFSET_POS_3MV VALUE 0x3
 INZERO_FORCE BIT[1]
  INZERO_FORCE_DISABLE VALUE 0x0
  INZERO_FORCE_ENABLE VALUE 0x1

DIG_FSM_CTL ADDRESS 0x0075 RW
DIG_FSM_CTL RESET_VALUE 0x1F
 FSM_SEL BIT[4]
  FSM_SEL_FMS2 VALUE 0x0
  FSM_SEL_FMS1 VALUE 0x1
 FSM_CTL4 BIT[3]
  FSM_CTL4_DISABLE_PULSE_FILTER_COMP1 VALUE 0x0
  FSM_CTL4_ENABLE_PULSE_FILTER_COMP1 VALUE 0x1
 FSM_CTL3 BIT[2]
  FSM_CTL3_DISABLE_PULSE_FILTER_COMP1 VALUE 0x0
  FSM_CTL3_ENABLE_PULSE_FILTER_COMP1 VALUE 0x1
 FSM_CTL2 BIT[1]
  FSM_CTL2_DISABLE_PULSE_FILTER_COMP2 VALUE 0x0
  FSM_CTL2_ENABLE_PULSE_FILTER_COMP2 VALUE 0x1
 FSM_CTL1 BIT[0]
  FSM_CTL1_DISABLE_PULSE_FILTER_INZERO_PS_COMP VALUE 0x0
  FMS_CTL1_ENABLE_PULSE_FILTER_INZERO_PS_COMP VALUE 0x1

PWR_STG_MISC ADDRESS 0x0079 RW
PWR_STG_MISC RESET_VALUE 0x01
 SPARE_7 BIT[7]
 SPARE_6 BIT[6]
 SPARE_5 BIT[5]
 SPARE_4 BIT[4]
 SPARE_3 BIT[3]
 SPARE_2 BIT[2]
 SPARE_1 BIT[1]
 ISNS_RATIO BIT[0]
  ISNS_RATIO_54P4K VALUE 0x0
  ISNS_RATIO_27P2K VALUE 0x1

SEC_ACCESS ADDRESS 0x00D0 W
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
 FOLLOW_WARM_RB BIT[2]
 FOLLOW_SHUTDOWN1_RB BIT[1]
 FOLLOW_SHUTDOWN2_RB BIT[0]

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  LOCAL_SOFT_RESET_FALSE VALUE 0x0
  LOCAL_SOFT_RESET_TRUE VALUE 0x1

FORCE_FET_TEST ADDRESS 0x00E3 RW
FORCE_FET_TEST RESET_VALUE 0x00
 KELVIN_SENSING_TEST_EN BIT[2]
  KELVIN_SENSING_TEST_NMOS_RON VALUE 0x0
  KELVIN_SENSING_TEST_PMOS_RON VALUE 0x1
 FORCE_PFET_NFET BIT[1:0]
  FORCE_PFET_NFET_NORMAL VALUE 0x0
  FORCE_PFET_NFET_NMOS_ON_PMOS_OFF VALUE 0x1
  FORCE_PFET_NFET_PMOS_ON_NMOS_OFF VALUE 0x2
  FORCE_BOTH_PMOS_NMOS_OFF VALUE 0x3

PWR_STG_TEST ADDRESS 0x00E4 RW
PWR_STG_TEST RESET_VALUE 0x00
 ATEST_SEL BIT[7:5]
  ATEST_SEL_ATEST1_NORMAL_ATEST2_NORMAL VALUE 0x0
  ATEST_SEL_ATEST1_RESERVED1_ATEST2_RESERVED1 VALUE 0x1
  ATEST_SEL_ATEST1_RESERVED2_ATEST2_RESERVED2 VALUE 0x2
  ATEST_SEL_ATEST1_RESERVED3_ATEST2_RESERVED3 VALUE 0x3
  ATEST_SEL_ATEST1_RESERVED4_ATEST2_RESERVED4 VALUE 0x4
  ATEST_SEL_ATEST1_RESERVED5_ATEST2_RESERVED5 VALUE 0x5
  ATEST_SEL_ATEST1_KELVIN_SENSE1_ATEST2_KELVIN_SENSE2 VALUE 0x6
  ATEST_SEL_ATEST1_RESERVED7_ATEST2_RESERVED7 VALUE 0x7
 DTEST_SEL BIT[4:2]
  DTEST_SEL_DTEST1_NORMAL_DTEST2_NORMAL VALUE 0x0
  DTEST_SEL_DTEST1_END_MIN_PON_DTEST2_FSM_STATE_0 VALUE 0x1
  DTEST_SEL_DTEST1_IPLIMIT_TIMER1_DTEST2_FSM_STATE_1 VALUE 0x2
  DTEST_SEL_DTEST1_IPLIMIT_TIMER2_DTEST2_FSM_STATE_2 VALUE 0x3
  DTEST_SEL_DTEST1_INZERO_COMP_NMOS_DTEST2_FSM_STATE_3 VALUE 0x4
  DTEST_SEL_DTEST1_IPLIMIT_COMP_PMOS_DTEST2_FSM_STATE_4 VALUE 0x5
  DTEST_SEL_DTEST1_PMOS_DRIVE_SIGNAL_DTEST2_PGATE_BLANKING_PMOS VALUE 0x6
  DTEST_SEL_DTEST1_NMOS_DRIVE_SIGNAL_DTEST2_INZERO_COMP_EXTEND VALUE 0x7
 TRIM_CALIB_EN BIT[1]
  TRIM_CALIB_EN_FALSE VALUE 0x0
  TRIM_CALIB_EN_TRUE VALUE 0x1
 OPEN_LOOP_TEST_EN BIT[0]
  OPEN_LOOP_TEST_EN_FALSE VALUE 0x0
  OPEN_LOOP_TEST_EN_TRUE VALUE 0x1

TRIM_NUM ADDRESS 0x00F0 R
TRIM_NUM RESET_VALUE 0x02
 TRIM_NUM BIT[7:0]

PS_TRIM1 ADDRESS 0x00F1 RW
PS_TRIM1 RESET_VALUE 0x17
 IPLIM_TRIM BIT[5:4]
 INZERO_TRIM BIT[3:0]

PS_TRIM2 ADDRESS 0x00F2 RW
PS_TRIM2 RESET_VALUE 0x6C
 SOFT_START_ILIM_STEP_DLY_TRIM BIT[7]
 SOFT_START_MODE_SEL_TRIM BIT[6]
 SOFT_START_IPLIM_STEP_EN_TRIM BIT[5]
 SOFT_START_IPLIM_TRIM BIT[4:3]
 IPLIM_TRIM_OPT BIT[2:0]

S3_FREQ_BASE BASE 0x00011C00 s3_freqaddr 31:0

 s3_freq MODULE OFFSET=S3_FREQ_BASE+0x00000000 MAX=S3_FREQ_BASE+0x000000FF APRE=S3_FREQ_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM8950.S3_FREQ_BASE.S3_FREQ
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x02
 DIG_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x1D
 TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x19
 SUBTYPE BIT[7:0]

CLK_ENABLE ADDRESS 0x0046 RW
CLK_ENABLE RESET_VALUE 0x01
 EN_CLK_INT BIT[7]
  FORCE_EN_DISABLED VALUE 0x0
  FORCE_EN_ENABLED VALUE 0x1
 FOLLOW_CLK_SX_REQ BIT[0]
  FALLOW_CLK_REQ_DISABLED VALUE 0x0
  FALLOW_CLK_REQ_ENABLED VALUE 0x1

CLK_DIV ADDRESS 0x0050 RW
CLK_DIV RESET_VALUE 0x0B
 CLK_DIV BIT[3:0]
  FREQ_9M6HZ_0 VALUE 0x0
  FREQ_9M6HZ VALUE 0x1
  FREQ_6M4HZ VALUE 0x2
  FREQ_4M8HZ VALUE 0x3
  FREQ_3M8HZ VALUE 0x4
  FREQ_3M2HZ VALUE 0x5
  FREQ_2M7HZ VALUE 0x6
  FREQ_2M4HZ VALUE 0x7
  FREQ_2M1HZ VALUE 0x8
  FREQ_1M9HZ VALUE 0x9
  FREQ_1M7HZ VALUE 0xA
  FREQ_1M6HZ VALUE 0xB
  FREQ_1M5HZ VALUE 0xC
  FREQ_1M4HZ VALUE 0xD
  FREQ_1M3HZ VALUE 0xE
  FREQ_1M2HZ VALUE 0xF

CLK_PHASE ADDRESS 0x0051 RW
CLK_PHASE RESET_VALUE 0x06
 CLK_PHASE BIT[3:0]

GANG_CTL1 ADDRESS 0x00C0 RW
GANG_CTL1 RESET_VALUE 0x00
 GANG_LEADER_PID BIT[7:0]

GANG_CTL2 ADDRESS 0x00C1 RW
GANG_CTL2 RESET_VALUE 0x00
 GANG_EN BIT[7]
  GANGING_DISABLED VALUE 0x0
  GANGING_ENABLED VALUE 0x1

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  NORMAL_OPERATION VALUE 0x0
  SOFT_RESET_ASSERTED VALUE 0x1

TEST1 ADDRESS 0x00E2 RW
TEST1 RESET_VALUE 0x00
 EN_DTEST BIT[7]
  DTEST_DISABLED VALUE 0x0
  DTEST_ENABLED VALUE 0x1
 DTEST_SEL BIT[6:5]
  DRIVE_DTEST1 VALUE 0x0
  DRIVE_DTEST2 VALUE 0x1
  DRIVE_DTEST3 VALUE 0x2
  DRIVE_DTEST4 VALUE 0x3

S4_CTRL_BASE BASE 0x00011D00 s4_ctrladdr 31:0

 s4_ctrl MODULE OFFSET=S4_CTRL_BASE+0x00000000 MAX=S4_CTRL_BASE+0x000000FF APRE=S4_CTRL_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM8950.S4_CTRL_BASE.S4_CTRL
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x03
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x01
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x03
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x03
 TYPE BIT[7:0]
  SMPS VALUE 0x03

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x08
 SUBTYPE BIT[7:0]
  GENERAL_PURPOSE_CONTROLLER VALUE 0x08

STATUS ADDRESS 0x0008 R
STATUS RESET_VALUE 0xXX
 VREG_OK BIT[7]
  VREG_OK_FALSE VALUE 0x0
  VREG_OK_TRUE VALUE 0x1
 ILS BIT[5]
  ILEGAL_LIMIT_STOP_FALSE VALUE 0x0
  ILEGAL_LIMIT_STOP_TRUE VALUE 0x1
 UL_VOLTAGE BIT[4]
  UL_INT_FALSE VALUE 0x0
  UL_INT_TRUE VALUE 0x1
 LL_VOLTAGE BIT[3]
  LL_INT_FALSE VALUE 0x0
  LL_INT_TRUE VALUE 0x1
 PS_TRUE BIT[2]
  PS_FALSE VALUE 0x0
  PS_TRUE VALUE 0x1
 NPM_TRUE BIT[1]
  NPM_VREGOK_FALSE VALUE 0x0
  NPM_VREGOK_TRUE VALUE 0x1
 STEPPER_DONE BIT[0]
  STEPPER_DONE_FALSE VALUE 0x0
  STEPPER_DONE_TRUE VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
 VREG_FAULT_INT BIT[1]
  VREG_FAULT_INT_FALSE VALUE 0x0
  VREG_FAULT_INT_TRUE VALUE 0x1
 VREG_OK_INT BIT[0]
  VREG_OK_INT_FALSE VALUE 0x0
  VREG_OK_INT_TRUE VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
 VREG_FAULT_INT BIT[1]
  VREG_FAULT_INT_FALSE VALUE 0x0
  VREG_FAULT_INT_TRUE VALUE 0x1
 VREG_OK_INT BIT[0]
  VREG_OK_INT_FALSE VALUE 0x0
  VREG_OK_INT_TRUE VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 VREG_FAULT_INT BIT[1]
  VREG_FAULT_INT_FALSE VALUE 0x0
  VREG_FAULT_INT_TRUE VALUE 0x1
 VREG_OK_INT BIT[0]
  VREG_OK_INT_FALSE VALUE 0x0
  VREG_OK_INT_TRUE VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
 VREG_FAULT_INT BIT[1]
  VREG_FAULT_INT_FALSE VALUE 0x0
  VREG_FAULT_INT_TRUE VALUE 0x1
 VREG_OK_INT BIT[0]
  VREG_OK_INT_FALSE VALUE 0x0
  VREG_OK_INT_TRUE VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 VREG_FAULT_INT BIT[1]
  VREG_FAULT_INT_FALSE VALUE 0x0
  VREG_FAULT_INT_TRUE VALUE 0x1
 VREG_OK_INT BIT[0]
  VREG_OK_INT_FALSE VALUE 0x0
  VREG_OK_INT_TRUE VALUE 0x1

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 VREG_FAULT_INT BIT[1]
  VREG_FAULT_INT_FALSE VALUE 0x0
  VREG_FAULT_INT_TRUE VALUE 0x1
 VREG_OK_INT BIT[0]
  VREG_OK_INT_FALSE VALUE 0x0
  VREG_OK_INT_TRUE VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 VREG_FAULT_INT BIT[1]
  VREG_FAULT_INT_FALSE VALUE 0x0
  VREG_FAULT_INT_TRUE VALUE 0x1
 VREG_OK_INT BIT[0]
  VREG_OK_INT_FALSE VALUE 0x0
  VREG_OK_INT_TRUE VALUE 0x1

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 VREG_FAULT_INT BIT[1]
  VREG_FAULT_INT_FALSE VALUE 0x0
  VREG_FAULT_INT_TRUE VALUE 0x1
 VREG_OK_INT BIT[0]
  VREG_OK_INT_FALSE VALUE 0x0
  VREG_OK_INT_TRUE VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 VREG_FAULT_INT BIT[1]
  VREG_FAULT_INT_FALSE VALUE 0x0
  VREG_FAULT_INT_TRUE VALUE 0x1
 VREG_OK_INT BIT[0]
  VREG_OK_INT_FALSE VALUE 0x0
  VREG_OK_INT_TRUE VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]
  INT_MID_FALSE VALUE 0x0
  INT_MID_TRUE VALUE 0x1

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]
  INT_PRIORITY_FALSE VALUE 0x0
  INT_PRIORITY_TRUE VALUE 0x1

VOLTAGE_CTL1 ADDRESS 0x0040 RW
VOLTAGE_CTL1 RESET_VALUE 0x01
 RANGE BIT[0]
  RANGE_HV_FALSE VALUE 0x0
  RANGE_HV_TRUE VALUE 0x1

VOLTAGE_CTL2 ADDRESS 0x0041 RW
VOLTAGE_CTL2 RESET_VALUE 0x14
 V_SET BIT[6:0]

PFM_CTL ADDRESS 0x0044 RW
PFM_CTL RESET_VALUE 0x85
 PFM_VOLT_CTL BIT[7]
  PFM_VOLT_BOOST_FALSE VALUE 0x0
  PFM_VOLT_BOOST_TRUE VALUE 0x1
 PFM_IBOOST BIT[6]
  PFM_IBOOST_FALSE VALUE 0x0
  PFM_IBOOST_TRUE VALUE 0x1
 PFM_TYPE_I BIT[5]
  PFM_ADVANCED VALUE 0x0
  PFM_LEGACY VALUE 0x1
 PFM_COMP_HYST BIT[4]
  PFM_HYST_3MV VALUE 0x0
  PFM_HYST_6MV VALUE 0x1
 PFM_COMP_PLS_FLTR BIT[3]
  PFM_COMP_PLS_FLTR_100NS VALUE 0x0
  PFM_COMP_PLS_FLTR_250NS VALUE 0x1
 PFM_IPLIM_CTRL BIT[2]
  PFM_IPLIM_CTRL_FALSE VALUE 0x0
  PFM_IPLIM_CTRL_TRUE VALUE 0x1
 PFM_IPLIM_DLY BIT[1:0]
  PFM_IPLIM_CTRL_75NS VALUE 0x0
  PFM_IPLIMI_CTRL_150NS VALUE 0x1
  PFM_IPLIM_CTRL_300NS VALUE 0x2
  PFM_IPLIM_CTRL_600NS VALUE 0x3

MODE_CTL ADDRESS 0x0045 RW
MODE_CTL RESET_VALUE 0x80
 PWM BIT[7]
  PWM_NO_FORCE VALUE 0x0
  PWM_FORCE VALUE 0x1
 AUTO_MODE BIT[6]
  AUTO_FALSE VALUE 0x0
  AUTO_TRUE VALUE 0x1
 FOLLOW_PMIC_AWAKE BIT[4]
  FOLLOW_PMIC_AWAKE_FALSE VALUE 0x0
  FOLLOW_PMIC_AWAKE_TRUE VALUE 0x1
 FOLLOW_HWEN3 BIT[3]
  FOLLOW_HWEN3_FALSE VALUE 0x0
  FOLLOW_HWEN3_TRUE VALUE 0x1
 FOLLOW_HWEN2 BIT[2]
  FOLLOW_HWEN2_FALSE VALUE 0x0
  FOLLOW_HWEN2_TRUE VALUE 0x1
 FOLLOW_HWEN1 BIT[1]
  FOLLOW_HWEN1_FALSE VALUE 0x0
  FOLLOW_HWEN1_TRUE VALUE 0x1
 FOLLOW_HWEN0 BIT[0]
  FOLLOW_HWEN0_FALSE VALUE 0x0
  FOLLOW_HWEN0_TRUE VALUE 0x1

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
 PERPH_EN BIT[7]
  BUCK_ENABLE_FALSE VALUE 0x0
  BUCK_ENABLE_TRUE VALUE 0x1
 FOLLOW_HWEN3 BIT[3]
  FOLLOW_HWEN3_FALSE VALUE 0x0
  FOLLOW_HWEN3_TRUE VALUE 0x1
 FOLLOW_HWEN2 BIT[2]
  FOLLOW_HWEN2_FALSE VALUE 0x0
  FOLLOW_HWEN2_TRUE VALUE 0x1
 FOLLOW_HWEN1 BIT[1]
  FOLLOW_HWEN1_FALSE VALUE 0x0
  FOLLOW_HWEN1_TRUE VALUE 0x1
 FOLLOW_HWEN0 BIT[0]
  FOLLOW_HWEN0_FALSE VALUE 0x0
  FOLLOW_HWEN0_TRUE VALUE 0x1

PD_CTL ADDRESS 0x0048 RW
PD_CTL RESET_VALUE 0x80
 PD_EN BIT[7]
  PD_ENABLE_FALSE VALUE 0x0
  PD_ENABLE_TRUE VALUE 0x1

COMP_CAP_CTL ADDRESS 0x0051 RW
COMP_CAP_CTL RESET_VALUE 0x03
 POLE2_CTRL BIT[2]
  CP_CAP_0PF VALUE 0x0
  CP_CAP_1PF VALUE 0x1
 CZ_CTRL BIT[1:0]
  CZ_CAP_30PF VALUE 0x0
  CZ_CAP_40PF VALUE 0x1
  CZ_CAP_50PF VALUE 0x2
  CZ_CAP_60PF VALUE 0x3

GM_CTL ADDRESS 0x0052 RW
GM_CTL RESET_VALUE 0x09
 GM_CTL BIT[3:0]
  GM_CTL_336P9_UAPV VALUE 0x0
  GM_CTL_306P5_UAPV VALUE 0x1
  GM_CTL_276P2_UAPV VALUE 0x2
  GM_CTL_245P7_UAPV VALUE 0x3
  GM_CTL_216P5_UAPV VALUE 0x4
  GM_CTL_185P9_UAPV VALUE 0x5
  GM_CTL_155P3_UAPV VALUE 0x6
  GM_CTL_124P5_UAPV VALUE 0x7
  GM_CTL_438P2_UAPV VALUE 0x8
  GM_CTL_97P9_UAPV VALUE 0x9
  GM_CTL_54P9_UAPV VALUE 0xA
  GM_CTL_38P3_UAPV VALUE 0xB
  GM_CTL_29P2_UAPV VALUE 0xC
  GM_CTL_23P7_UAPV VALUE 0xD
  GM_CTL_20_UAPV VALUE 0xE
  GM_CTL_17P2_UAPV VALUE 0xF

RZ_CTL ADDRESS 0x0053 RW
RZ_CTL RESET_VALUE 0x05
 RZ_CTL BIT[3:0]
  RZ_CTL_25K VALUE 0x0
  RZ_CTL_50K VALUE 0x1
  RZ_CTL_75K VALUE 0x2
  RZ_CTL_100K VALUE 0x3
  RZ_CTL_125K VALUE 0x4
  RZ_CTL_150K VALUE 0x5
  RZ_CTL_175K VALUE 0x6
  RZ_CTL_200K VALUE 0x7
  RZ_CTL_225K VALUE 0x8
  RZ_CTL_250K VALUE 0x9
  RZ_CTL_275K VALUE 0xA
  RZ_CTL_300K VALUE 0xB
  RZ_CTL_325K VALUE 0xC
  RZ_CTL_350K VALUE 0xD
  RZ_CTL_375K VALUE 0xE
  RZ_CTL_400K VALUE 0xF

ISNS_CTRL ADDRESS 0x0055 RW
ISNS_CTRL RESET_VALUE 0x00
 SA_COMP_CAP BIT[1]
  SA_COMP_CAP_100FF VALUE 0x0
  SA_COMP_CAP_200FF VALUE 0x1
 ISNS_RES_IOS BIT[0]
  ISNS_RES_IOS_8KOHMS_24UA VALUE 0x0
  ISNS_RES_IOS_16KOHMS_12UA VALUE 0x1

SAW_CTL ADDRESS 0x0056 RW
SAW_CTL RESET_VALUE 0x0A
 CURRENT_CTRL BIT[3]
  SAW_CURRENT_CTRL_1UA VALUE 0x0
  SAW_CURRENT_CTRL_2UA VALUE 0x1
 NSAW_CTRL BIT[2:0]
  NSAW_CTRL_4X VALUE 0x0
  NSAW_CTRL_8X VALUE 0x1
  NSAW_CTRL_12X VALUE 0x2
  NSAW_CTRL_16X VALUE 0x3
  NSAW_CTRL_20X VALUE 0x4
  NSAW_CTRL_24X VALUE 0x5
  NSAW_CTRL_28X VALUE 0x6
  NSAW_CTRL_32X VALUE 0x7

DMAX_CTL ADDRESS 0x0058 RW
DMAX_CTL RESET_VALUE 0x80
 DMAX_EN BIT[7]
  DMAX_EN_FALSE VALUE 0x0
  DMAX_EN_TRUE VALUE 0x1
 DMAX_TIME_SEL BIT[0]
  DMAX_TIME_SEL_20NS VALUE 0x0
  DMAX_TIME_SEL_10NS VALUE 0x1

PULSE_SKIP_CTL ADDRESS 0x0059 RW
PULSE_SKIP_CTL RESET_VALUE 0x85
 PS_EN BIT[7]
  PS_EN_FALSE VALUE 0x0
  PS_EN_TRUE VALUE 0x1
 PS_TIME_HYST BIT[3:2]
  PS_TIME_HYST_2CYCLE VALUE 0x0
  PS_TIME_HYST_4CYCLE VALUE 0x1
  PS_TIME_HYST_8CYCLE VALUE 0x2
  PS_TIME_HYST_16CYLE VALUE 0x3
 PSKIP_EXIT_SEL BIT[1]
  PSKIP_EXIT_SEL_ERR_AMP VALUE 0x0
  PSKIP_EXIT_VDIP_COMP VALUE 0x1
 PS_METHOD BIT[0]
  PS_METHOD_ILOAD VALUE 0x0
  PS_METHOD_ERR_AMP VALUE 0x1

PULSE_SKIP_THRES ADDRESS 0x005A RW
PULSE_SKIP_THRES RESET_VALUE 0x36
 PS_VRST BIT[6:3]
  PS_VRST_150MV VALUE 0x0
  PS_VRST_200MV VALUE 0x1
  PS_VRST_250MV VALUE 0x2
  PS_VRST_275MV VALUE 0x3
  PS_VRST_300MV VALUE 0x4
  PS_VRST_325MV VALUE 0x5
  PS_VRST_350MV VALUE 0x6
  PS_VRST_375MV VALUE 0x7
  PS_VRST_400MV VALUE 0x8
  PS_VRST_450MV VALUE 0x9
  PS_VRST_500MV VALUE 0xA
  PS_VRST_550MV VALUE 0xB
  PS_VRST_600MV VALUE 0xC
  PS_VRST_700MV VALUE 0xD
  PS_VRST_800MV VALUE 0xE
  PS_VRST_850MV VALUE 0xF
 PS_VSET BIT[2:0]
  PS_VSET_VRSET_450MV_ILOAD_THRESH_25MA VALUE 0x0
  PS_VSET_VRSET_475MV_ILOAD_THRESH_37P5MA VALUE 0x1
  PS_VSET_VRSET_500MV_ILOAD_THRESH_50MA VALUE 0x2
  PS_VSET_VRSET_525MV_ILOAD_THRESH_62P5MA VALUE 0x3
  PS_VSET_VRSET_550MV_ILOAD_THRESH_75MA VALUE 0x4
  PS_VSET_VRSET_575MV_ILOAD_THRESH_87P5MA VALUE 0x5
  PS_VSET_VRSET_600MV_ILOAD_THRESH_100MA VALUE 0x6
  PS_VSET_VRSET_625MV_ILOAD_THRESH_112P5MA VALUE 0x7

AUTO_MODE_CTL ADDRESS 0x005B RW
AUTO_MODE_CTL RESET_VALUE 0x0C
 PWM_PFM_SEL BIT[4]
  PWM_PFM_SEL_PS_COMP VALUE 0x0
  PWM_PFM_SEL_INZERO VALUE 0x1
 PFM_PWM_SEL BIT[3:2]
  PFM_PWM_SEL_RESERVED VALUE 0x0
  PFM_PWM_SEL_VDIP_COMP VALUE 0x1
  PFM_PWM_SEL_IPLIM_CNTR VALUE 0x2
  PFM_PWM_SEL_VDIP_COMP_OR_IPLIM_CNTR VALUE 0x3
 MODE_SEL_DLY BIT[1:0]
  MODE_SEL_DLY_4CYCLES VALUE 0x0
  MODE_SEL_DLY_8CYCLES VALUE 0x1
  MODE_SEL_DLY_16CYCLES VALUE 0x2
  MODE_SEL_DLY_16CYCLES_ALSO VALUE 0x3

INZERO_COUNT_CTL ADDRESS 0x005C RW
INZERO_COUNT_CTL RESET_VALUE 0xA8
 WINDOW_WIDTH BIT[7:5]
  WINDOW_WIDTH_1_COUNT VALUE 0x0
  WINDOW_WIDTH_2_COUNT VALUE 0x1
  WINDOW_WIDTH_4_COUNT VALUE 0x2
  WINDOW_WIDTH_8_COUNT VALUE 0x3
  WINDOW_WIDTH_16_COUNT VALUE 0x4
  WINDOW_WIDTH_32_COUNT VALUE 0x5
  WINDOW_WIDTH_64_COUNT VALUE 0x6
  WINDOW_WIDTH_128_COUNT VALUE 0x7
 THRESHOLD BIT[4:0]
  THRESHOLD_1_COUNT VALUE 0x00
  THRESHOLD_2_COUNT VALUE 0x01
  THRESHOLD_3_COUNT VALUE 0x02
  THRESHOLD_4_COUNT VALUE 0x03
  THRESHOLD_5_COUNT VALUE 0x04
  THRESHOLD_6_COUNT VALUE 0x05
  THRESHOLD_7_COUNT VALUE 0x06
  THRESHOLD_8_COUNT VALUE 0x07
  THRESHOLD_9_COUNT VALUE 0x08
  THRESHOLD_10_COUNT VALUE 0x09
  THRESHOLD_11_COUNT VALUE 0x0A
  THRESHOLD_12_COUNT VALUE 0x0B
  THRESHOLD_13_COUNT VALUE 0x0C
  THRESHOLD_14_COUNT VALUE 0x0D
  THRESHOLD_15_COUNT VALUE 0x0E
  THRESHOLD_16_COUNT VALUE 0x0F
  THRESHOLD_17_COUNT VALUE 0x10
  THRESHOLD_18_COUNT VALUE 0x11
  THRESHOLD_19_COUNT VALUE 0x12
  THRESHOLD_20_COUNT VALUE 0x13
  THRESHOLD_21_COUNT VALUE 0x14
  THRESHOLD_22_COUNT VALUE 0x15
  THRESHOLD_23_COUNT VALUE 0x16
  THRESHOLD_24_COUNT VALUE 0x17
  THRESHOLD_25_COUNT VALUE 0x18
  THRESHOLD_26_COUNT VALUE 0x19
  THRESHOLD_27_COUNT VALUE 0x1A
  THRESHOLD_28_COUNT VALUE 0x1B
  THRESHOLD_29_COUNT VALUE 0x1C
  THRESHOLD_30_COUNT VALUE 0x1D
  THRESHOLD_31_COUNT VALUE 0x1E
  THRESHOLD_32_COUNT VALUE 0x1F

PFM_COUNT_CTL ADDRESS 0x005D RW
PFM_COUNT_CTL RESET_VALUE 0xA8
 WINDOW_WIDTH BIT[7:5]
  WINDOW_WIDTH_1_COUNT VALUE 0x0
  WINDOW_WIDTH_2_COUNT VALUE 0x1
  WINDOW_WIDTH_4_COUNT VALUE 0x2
  WINDOW_WIDTH_8_COUNT VALUE 0x3
  WINDOW_WIDTH_16_COUNT VALUE 0x4
  WINDOW_WIDTH_32_COUNT VALUE 0x5
  WINDOW_WIDTH_64_COUNT VALUE 0x6
  WINDOW_WIDTH_128_COUNT VALUE 0x7
 THRESHOLD BIT[4:0]
  THRESHOLD_1_COUNT VALUE 0x00
  THRESHOLD_2_COUNT VALUE 0x01
  THRESHOLD_3_COUNT VALUE 0x02
  THRESHOLD_4_COUNT VALUE 0x03
  THRESHOLD_5_COUNT VALUE 0x04
  THRESHOLD_6_COUNT VALUE 0x05
  THRESHOLD_7_COUNT VALUE 0x06
  THRESHOLD_8_COUNT VALUE 0x07
  THRESHOLD_9_COUNT VALUE 0x08
  THRESHOLD_10_COUNT VALUE 0x09
  THRESHOLD_11_COUNT VALUE 0x0A
  THRESHOLD_12_COUNT VALUE 0x0B
  THRESHOLD_13_COUNT VALUE 0x0C
  THRESHOLD_14_COUNT VALUE 0x0D
  THRESHOLD_15_COUNT VALUE 0x0E
  THRESHOLD_16_COUNT VALUE 0x0F
  THRESHOLD_17_COUNT VALUE 0x10
  THRESHOLD_18_COUNT VALUE 0x11
  THRESHOLD_19_COUNT VALUE 0x12
  THRESHOLD_20_COUNT VALUE 0x13
  THRESHOLD_21_COUNT VALUE 0x14
  THRESHOLD_22_COUNT VALUE 0x15
  THRESHOLD_23_COUNT VALUE 0x16
  THRESHOLD_24_COUNT VALUE 0x17
  THRESHOLD_25_COUNT VALUE 0x18
  THRESHOLD_26_COUNT VALUE 0x19
  THRESHOLD_27_COUNT VALUE 0x1A
  THRESHOLD_28_COUNT VALUE 0x1B
  THRESHOLD_29_COUNT VALUE 0x1C
  THRESHOLD_30_COUNT VALUE 0x1D
  THRESHOLD_31_COUNT VALUE 0x1E
  THRESHOLD_32_COUNT VALUE 0x1F

PS_VGA_CTL ADDRESS 0x005E RW
PS_VGA_CTL RESET_VALUE 0x03
 VGA_GAIN BIT[3:0]
  VGA_GAIN_76 VALUE 0x0
  VGA_GAIN_51 VALUE 0x1
  VGA_GAIN_38P5 VALUE 0x2
  VGA_GAIN_31 VALUE 0x3
  VGA_GAIN_26 VALUE 0x4
  VGA_GAIN_22P4 VALUE 0x5
  VGA_GAIN_19P75 VALUE 0x6
  VGA_GAIN_17P66 VALUE 0x7
  VGA_GAIN_16 VALUE 0x8
  VGA_GAIN_14P64 VALUE 0x9
  VGA_GAIN_13P5 VALUE 0xA
  VGA_GAIN_12P54 VALUE 0xB
  VGA_GAIN_11P71 VALUE 0xC
  VGA_GAIN_11 VALUE 0xD
  VGA_GAIN_10P38 VALUE 0xE
  VGA_GAIN_9P82 VALUE 0xF

STEPPER_SS_CTL ADDRESS 0x0060 RW
STEPPER_SS_CTL RESET_VALUE 0x85
 STEPPER_EN BIT[7]
  STEPPER_EN_FALSE VALUE 0x0
  STEPPER_EN_TRUE VALUE 0x1
 STEP BIT[4:3]
  STEP_1_LSB VALUE 0x0
  STEP_2_LSB VALUE 0x1
  STEP_4_LSB VALUE 0x2
  STEP_8_LSB VALUE 0x3
 DELAY BIT[2:0]
  DELAY_20_CLK_CYCLES VALUE 0x0
  DELAY_40_CLK_CYCLES VALUE 0x1
  DELAY_80_CLK_CYCLES VALUE 0x2
  DELAY_160_CLK_CYCLES VALUE 0x3
  DELAY_320_CLK_CYCLES VALUE 0x4
  DELAY_640_CLK_CYLES VALUE 0x5
  DELAY_1280_CLK_CYCLES VALUE 0x6
  DELAY_2560_CLK_CYCLES VALUE 0x7

STEPPER_VS_CTL ADDRESS 0x0061 RW
STEPPER_VS_CTL RESET_VALUE 0x85
 STEPPER_EN BIT[7]
  STEPPER_EN_FALSE VALUE 0x0
  STEPPER_EN_TRUE VALUE 0x1
 STEP BIT[4:3]
  STEP_1_LSB VALUE 0x0
  STEP_2_LSB VALUE 0x1
  STEP_4_LSB VALUE 0x2
  STEP_8_LSB VALUE 0x3
 DELAY BIT[2:0]
  DELAY_20_CLK_CYCLES VALUE 0x0
  DELAY_40_CLK_CYCLES VALUE 0x1
  DELAY_80_CLK_CYCLES VALUE 0x2
  DELAY_160_CLK_CYCLES VALUE 0x3
  DELAY_320_CLK_CYCLES VALUE 0x4
  DELAY_640_CLK_CYLES VALUE 0x5
  DELAY_1280_CLK_CYCLES VALUE 0x6
  DELAY_2560_CLK_CYCLES VALUE 0x7

FT_CTL ADDRESS 0x0062 RW
FT_CTL RESET_VALUE 0x00
 FT_EN BIT[7]
  FT_EN_FALSE VALUE 0x0
  FT_EN_TRUE VALUE 0x1
 GM_BOOST BIT[6]
  GM_BOOST_FALSE VALUE 0x0
  GM_BOOST_TRUE VALUE 0x1
 NL_DEAD_ZONE BIT[5:3]
  NL_DEAD_ZONE_0A VALUE 0x0
  NL_DEAD_ZONE_0P125A VALUE 0x1
  NL_DEAD_ZONE_0P25A VALUE 0x2
  NL_DEAD_ZONE_0P375A VALUE 0x3
  NL_DEAD_ZONE_0P5A VALUE 0x4
  NL_DEAD_ZONE_0P625A VALUE 0x5
  NL_DEAD_ZONE_0P75A VALUE 0x6
  NL_DEAD_ZONE_0P875A VALUE 0x7
 NL_CUR_CTL BIT[2:0]
  NL_CUR_CTL_0A VALUE 0x0
  NL_CUR_CTL_0P125A VALUE 0x1
  NL_CUR_CTL_0P25A VALUE 0x2
  NL_CUR_CTL_0P375A VALUE 0x3
  NL_CUR_CTL_0P5A VALUE 0x4
  NL_CUR_CTL_0P625A VALUE 0x5
  NL_CUR_CTL_0P75A VALUE 0x6
  NL_CUR_CTL_0P875A VALUE 0x7

QMODE_SHADOW ADDRESS 0x0063 RW
QMODE_SHADOW RESET_VALUE 0x10
 FOLLOW_QM BIT[5]
  FOLLOW_QM_FALSE VALUE 0x0
  FOLLOW_QM_TRUE VALUE 0x1
 QMODE_PS_METHOD BIT[4]
  QMODE_PS_METHOD_ILOAD VALUE 0x0
  QMODE_PS_METHOD_ERRAMP VALUE 0x1
 QMODE_PS_VRST BIT[3:0]
  QMODE_PS_VRST_150MV VALUE 0x0
  QMODE_PS_VRST_200MV VALUE 0x1
  QMODE_PS_VRST_250MV VALUE 0x2
  QMODE_PS_VRST_275MV VALUE 0x3
  QMODE_PS_VRST_300MV VALUE 0x4
  QMODE_PS_VRST_325MV VALUE 0x5
  QMODE_PS_VRST_350MV VALUE 0x6
  QMODE_PS_VRST_375MV VALUE 0x7
  QMODE_PS_VRST_400MV VALUE 0x8
  QMODE_PS_VRST_450MV VALUE 0x9
  QMODE_PS_VRST_500MV VALUE 0xA
  QMODE_PS_VRST_550MV VALUE 0xB
  QMODE_PS_VRST_600MV VALUE 0xC
  QMODE_PS_VRST_700MV VALUE 0xD
  QMODE_PS_VRST_800MV VALUE 0xE
  QMODE_PS_VRST_850MV VALUE 0xF

UL_LL_CTRL ADDRESS 0x0068 RW
UL_LL_CTRL RESET_VALUE 0x00
 UL_INT_EN BIT[7]
  UL_INT_EN_FALSE VALUE 0x0
  UL_INT_EN_TRUE VALUE 0x1
 LL_INT_EN BIT[6]
  LL_INT_EN_FALSE VALUE 0x0
  LL_INT_EN_TRUE VALUE 0x1

UL_VOLTAGE ADDRESS 0x0069 RW
UL_VOLTAGE RESET_VALUE 0x7F
 V_SET BIT[6:0]

LL_VOLTAGE ADDRESS 0x006B RW
LL_VOLTAGE RESET_VALUE 0x00
 V_SET BIT[6:0]

OCP ADDRESS 0x006C RW
OCP RESET_VALUE 0x80
 ENABLE BIT[7]
  OCP_FALSE VALUE 0x0
  OCP_TRUE VALUE 0x1
 OVER_RIDE BIT[6]
  OCP_TEST_MODE_FALSE VALUE 0x0
  OCP_TEST_MODE_TRUE VALUE 0x1
 CLK_DIV BIT[5]
  OCP_STARTUP_CLK_DIV_BY_2_FALSE VALUE 0x0
  OCP_STARTUP_CLK_DIV_BY_2_TRUE VALUE 0x1
 LPM BIT[4]
  OCP_LPM_DURING_PFM_FALSE VALUE 0x0
  OCP_LPM_DURING_PFM_TRUE VALUE 0x1
 IPLIMIT_COUNT BIT[3]
  OCP_IPLIMT_COUNT_4 VALUE 0x0
  OCP_IPLIMIT_COUNT_8 VALUE 0x1

CTLR_MISC ADDRESS 0x007A RW
CTLR_MISC RESET_VALUE 0x00
 SPARE_7 BIT[7]
 SPARE_6 BIT[6]
 SPARE_5 BIT[5]
 SPARE_4 BIT[4]
 SPARE_3 BIT[3]
 SPARE_2 BIT[2]
  SPARE_2_FALSE VALUE 0x0
  SPARE_2_TRUE VALUE 0x1
 SPARE_1 BIT[1]
  SPARE_1_FALSE VALUE 0x0
  SPARE_1_TRUE VALUE 0x1
 SPARE_0 BIT[0]
  SPARE_0_FALSE VALUE 0x0
  SPARE_0_TRUE VALUE 0x1

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
 ENABLE_PRESET BIT[0]
  ENABLE_PRESET_FALSE VALUE 0x0
  ENABLE_PRESET_TRUE VALUE 0x1

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
 FOLLOW_WARM_RB BIT[2]
 FOLLOW_SHUTDOWN1_RB BIT[1]
 FOLLOW_SHUTDOWN2_RB BIT[0]

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  LOCAL_SOFT_RESET_ACTIVE_FALSE VALUE 0x0
  LOCAL_SOFT_RESET_ACTIVE_TRUE VALUE 0x1

INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
 INT_TEST_MODE_EN BIT[7]
  INT_TEST_MODE_EN_FALSE VALUE 0x0
  INT_TEST_MODE_EN_TRUE VALUE 0x1

INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
 VREG_FAULT_INT_TEST_VAL BIT[1]
  VREG_FAULT_INT_TEST_VAL_ACTIVE_FALSE VALUE 0x0
  VREG_FAULT_INT_TEST_VAL_ACTIVE_TRUE VALUE 0x1
 VREG_OK_INT_TEST_VAL BIT[0]

CTLR_TEST ADDRESS 0x00E2 RW
CTLR_TEST RESET_VALUE 0x00
 ATEST_SEL BIT[7:5]
  ATEST_SEL_ATEST1_NORMAL_ATEST2_NORMAL VALUE 0x0
  ATEST_SEL_ATEST1_VREF_LOCAL_BUFFER_ATEST2_AVSS VALUE 0x1
  ATEST_SEL_ATEST1_LOOP_FILTER_ATEST2_AVSS VALUE 0x2
  ATEST_SEL_ATEST1_VREF_OUT_ATEST2_AVSS_CLEAN VALUE 0x3
  ATEST_SEL_ATEST1_V_SAWTOOTH_ATEST2_AVDD VALUE 0x4
  ATEST_SEL_ATEST1_PULSE_SKIP_VGA_OUT_ATEST2_VREF_PULSE_SKIP_RESET VALUE 0x5
  ATEST_SEL_ATEST1_SLOPE_COMP_OUT_ATEST2_VREF_PULSE_SKIP_SET VALUE 0x6
  ATEST_SEL_ATEST1_RES_DIV_OUT_ATEST2_BUCK_FB_PAD VALUE 0x7
 DTEST_SEL BIT[4:2]
  DTEST_SEL_DTEST1_NORMAL_DTEST2_NORMAL VALUE 0x0
  DTEST_SEL_DTEST1_PWM_CLOCK_DTEST2_CLK_1P2M VALUE 0x1
  DTEST_SEL_DTEST1_PWM_COMP_DTEST2_OCP_DETECT VALUE 0x2
  DTEST_SEL_DTEST1_PULSE_SKIP_COMP_DTEST2_IPLIMIT_COMP_PFM VALUE 0x3
  DTEST_SEL_DTEST1_PFM_COMP_DTEST2_AUTOPFM_COUNT_DONE VALUE 0x4
  DTEST_SEL_DTEST1_MODE_DTEST2_INZ_COUNT_DONE VALUE 0x5
  DTEST_SEL_DTEST1_PULSE_SKIP_ENTER_DTEST2_PULSE_SKIP_EXIT VALUE 0x6
  DTEST_SEL_DTEST1_PFM_COMP_DTEST2_VDIP_COMP VALUE 0x7
 TRIM_CALIB_EN BIT[1]
  TRIM_CALIB_EN_FALSE VALUE 0x0
  TRIM_CALIB_EN_TRUE VALUE 0x1
 OPEN_LOOP_TEST_EN BIT[0]
  OPEN_LOOP_TEST_EN_FALSE VALUE 0x0
  OPEN_LOOP_TEST_EN_TRUE VALUE 0x1

TRIM_NUM ADDRESS 0x00F0 R
TRIM_NUM RESET_VALUE 0x04
 TRIM_NUM BIT[7:0]

CTL_TRIM1 ADDRESS 0x00F1 RW
CTL_TRIM1 RESET_VALUE 0x68
 ERR_AMP_TRIM BIT[7:4]
 RES_DIV_TRIM BIT[3:0]

CTL_TRIM2 ADDRESS 0x00F2 RW
CTL_TRIM2 RESET_VALUE 0x77
 PFM_COMP_TRIM BIT[7:4]
 VDIP_COMP_TRIM BIT[3:0]

CTL_TRIM3 ADDRESS 0x00F3 RW
CTL_TRIM3 RESET_VALUE 0x20
 VGA_PS_TRIM BIT[5:0]

CTL_TRIM4 ADDRESS 0x00F4 RW
CTL_TRIM4 RESET_VALUE 0x01
 PULL_DOWN_TRIM BIT[0]
  ACTIVE_PD_OFF VALUE 0x0
  ACTIVE_PD_ON VALUE 0x1

S4_PS_BASE BASE 0x00011E00 s4_psaddr 31:0

 s4_ps MODULE OFFSET=S4_PS_BASE+0x00000000 MAX=S4_PS_BASE+0x000000FF APRE=S4_PS_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM8950.S4_PS_BASE.S4_PS
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x22
 TYPE BIT[7:0]
  SMPS VALUE 0x16

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x07
 SUBTYPE BIT[7:0]
  PS_LV2P5A VALUE 0x01
  PS_LV3P0A VALUE 0x02
  PS_LV1P8A VALUE 0x03
  PS_MV1P5A VALUE 0x04
  PS_MV2P5A VALUE 0x05
  PS2_LV3P0A VALUE 0x06
  PS2_MV2P5A VALUE 0x07

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
 HIGH_CURRENT_INT2 BIT[1]
  HIGH_CURRENT_INT2_FALSE VALUE 0x0
  HIGH_CURRENT_INT2_TRUE VALUE 0x1
 HIGH_CURRENT_INT1 BIT[0]
  HIGH_CURRENT_INT1_FALSE VALUE 0x0
  HIGH_CURRENT_INT1_TRUE VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
 HIGH_CURRENT_INT2 BIT[1]
  HIGH_CURRENT_INT2_FALSE VALUE 0x0
  HIGH_CURRENT_INT2_TRUE VALUE 0x1
 HIGH_CURRENT_INT1 BIT[0]
  HIGH_CURRENT_INT1_FALSE VALUE 0x0
  HIGH_CURRENT_INT1_TRUE VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 HIGH_CURRENT_INT2 BIT[1]
  HIGH_CURRENT_INT2_FALSE VALUE 0x0
  HIGH_CURRENT_INT2_TRUE VALUE 0x1
 HIGH_CURRENT_INT1 BIT[0]
  HIGH_CURRENT_INT1_FALSE VALUE 0x0
  HIGH_CURRENT_INT1_TRUE VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
 HIGH_CURRENT_INT2 BIT[1]
  HIGH_CURRENT_INT2_FALSE VALUE 0x0
  HIGH_CURRENT_INT2_TRUE VALUE 0x1
 HIGH_CURRENT_INT1 BIT[0]
  HIGH_CURRENT_INT1_FALSE VALUE 0x0
  HIGH_CURRENT_INT1_TRUE VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 HIGH_CURRENT_INT2 BIT[1]
  HIGH_CURRENT_INT2_FALSE VALUE 0x0
  HIGH_CURRENT_INT2_TRUE VALUE 0x1
 HIGH_CURRENT_INT1 BIT[0]
  HIGH_CURRENT_INT1_FALSE VALUE 0x0
  HIGH_CURRENT_INT1_TRUE VALUE 0x1

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 HIGH_CURRENT_INT2 BIT[1]
  HIGH_CURRENT_INT2_FALSE VALUE 0x0
  HIGH_CURRENT_INT2_TRUE VALUE 0x1
 HIGH_CURRENT_INT1 BIT[0]
  HIGH_CURRENT_INT1_FALSE VALUE 0x0
  HIGH_CURRENT_INT1_TRUE VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 HIGH_CURRENT_INT2 BIT[1]
  HIGH_CURRENT_INT2_FALSE VALUE 0x0
  HIGH_CURRENT_INT2_TRUE VALUE 0x1
 HIGH_CURRENT_INT1 BIT[0]
  HIGH_CURRENT_INT1_FALSE VALUE 0x0
  HIGH_CURRENT_INT1_TRUE VALUE 0x1

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 HIGH_CURRENT_INT2 BIT[1]
  HIGH_CURRENT_INT2_FALSE VALUE 0x0
  HIGH_CURRENT_INT2_TRUE VALUE 0x1
 HIGH_CURRENT_INT1 BIT[0]
  HIGH_CURRENT_INT1_FALSE VALUE 0x0
  HIGH_CURRENT_INT1_TRUE VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 HIGH_CURRENT_INT2 BIT[1]
  HIGH_CURRENT_INT2_FALSE VALUE 0x0
  HIGH_CURRENT_INT2_TRUE VALUE 0x1
 HIGH_CURRENT_INT1 BIT[0]
  HIGH_CURRENT_INT1_FALSE VALUE 0x0
  HIGH_CURRENT_INT1_TRUE VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]
  INT_MID_FALSE VALUE 0x0
  INT_MID_TRUE VALUE 0x1

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]
  INT_PRIORITY_FALSE VALUE 0x0
  INT_PRIORITY_TRUE VALUE 0x1

PWM_CURRENT_LIM_CTL ADDRESS 0x004A RW
PWM_CURRENT_LIM_CTL RESET_VALUE 0xB4
 CURRENT_LIM_EN BIT[7]
  CURRENT_LIM_EN_FALSE VALUE 0x0
  CURRENT_LIM_EN_TRUE VALUE 0x1
 CURRENT_LIM_AUTOINT_SEL BIT[5:3]
  CURRENT_LIM_AUTOINT_SEL_LC_2700MA_HC_4400MA VALUE 0x0
  CURRENT_LIM_AUTOINT_SEL_LC_2380MA_HC_3870MA VALUE 0x1
  CURRENT_LIM_AUTOINT_SEL_LC_2060MA_HC_3340MA VALUE 0x2
  CURRENT_LIM_AUTOINT_SEL_LC_1740MA_HC_2810MA VALUE 0x3
  CURRENT_LIM_AUTOINT_SEL_LC_1420MA_HC_2280MA VALUE 0x4
  CURRENT_LIM_AUTOINT_SEL_LC_1100MA_HC_1750MA VALUE 0x5
  CURRENT_LIM_AUTOINT_SEL_LC_780MA_HC_1220MA VALUE 0x6
  CURRENT_LIM_AUTOINT_SEL_LC_460MA_HC_690MA VALUE 0x7
 CURRENT_LIM_PWM_SEL BIT[2:0]
  CURRENT_LIM_PWM_SEL_LC_2700MA_HC_4400MA VALUE 0x0
  CURRENT_LIM_PWM_SEL_LC_2380MA_HC_3870MA VALUE 0x1
  CURRENT_LIM_PWM_SEL_LC_2060MA_HC_3340MA VALUE 0x2
  CURRENT_LIM_PWM_SEL_LC_1740MA_HC_2810MA VALUE 0x3
  CURRENT_LIM_PWM_SEL_LC_1420MA_HC_2280MA VALUE 0x4
  CURRENT_LIM_PWM_SEL_LC_1100MA_HC_1750MA VALUE 0x5
  CURRENT_LIM_PWM_SEL_LC_780MA_HC_1220MA VALUE 0x6
  CURRENT_LIM_PWM_SEL_LC_460MA_HC_690MA VALUE 0x7

PFM_CURRENT_LIM_CTL ADDRESS 0x004B RW
PFM_CURRENT_LIM_CTL RESET_VALUE 0x84
 CURRENT_LIM_EN BIT[7]
  CURRENT_LIM_EN_FALSE VALUE 0x0
  CURRENT_LIM_EN_TRUE VALUE 0x1
 CURRENT_LIM_SEL BIT[2:0]
  CURRENT_LIM_SEL_800MA VALUE 0x0
  CURRENT_LIM_SEL_700MA VALUE 0x1
  CURRENT_LIM_SEL_600MA VALUE 0x2
  CURRENT_LIM_SEL_500MA VALUE 0x3
  CURRENT_LIM_SEL_400MA VALUE 0x4
  CURRENT_LIM_SEL_300MA VALUE 0x5
  CURRENT_LIM_SEL_200MA VALUE 0x6
  CURRENT_LIM_SEL_100MA VALUE 0x7

SOFT_START_CTL ADDRESS 0x004C RW
SOFT_START_CTL RESET_VALUE 0x92
 SOFT_START_ILIM_STEP_EN BIT[7]
  SOFT_START_ILIM_STEP_EN_FALSE VALUE 0x0
  SOFT_START_ILIM_STEP_EN_TRUE VALUE 0x1
 SOFT_START_MODE_SEL BIT[4]
  SOFT_START_MODE_SEL_FAST VALUE 0x0
  SOFT_START_MODE_SEL_NORMAL VALUE 0x1
 SOFT_START_ILIM_SEL BIT[2:1]
  SOFT_START_ILIM_SEL_400MA VALUE 0x0
  SOFT_START_ILIM_SEL_600MA VALUE 0x1
  SOFT_START_ILIM_SEL_800MA VALUE 0x2
  SOFT_START_ILIM_SEL_1000MA VALUE 0x3
 SOFT_START_ILIM_STEP_DLY BIT[0]
  SOFT_START_ILIM_STEP_DLY_FAST_20US_NORMAL_30US VALUE 0x0
  SOFT_START_ILIM_STEP_DLY_FAST_60US_NORMAL_120US VALUE 0x1

SWITCH_SIZE_CTL ADDRESS 0x0070 RW
SWITCH_SIZE_CTL RESET_VALUE 0x0F
 P_OFF_DRIVER_SIZE BIT[3]
  P_OFF_DRIVER_SIZE_1_DIV_2 VALUE 0x0
  P_OFF_DRIVER_SIZE_1_DIV_1 VALUE 0x1
 P_ON_DRIVER_SIZE BIT[2]
  P_ON_DRIVER_SIZE_1_DIV_2 VALUE 0x0
  P_ON_DRIVER_SIZE_1_DIV_1 VALUE 0x1
 N_ON_DRIVER_SIZE BIT[1]
  N_ON_DRIVER_SIZE_1_DIV_2 VALUE 0x0
  N_ON_DRIVER_SIZE_1_DIV_1 VALUE 0x1
 N_OFF_DRIVER_SIZE BIT[0]
  N_OFF_DRIVER_SIZE_1_DIV_2 VALUE 0x0
  N_OFF_DRIVER_SIZE_1_DIV_1 VALUE 0x1

DEAD_TIME_CTRL2 ADDRESS 0x0072 RW
DEAD_TIME_CTRL2 RESET_VALUE 0x05
 NSW_DEAD_TIME BIT[2]
  NSW_DEAD_TIME_1P5_NS VALUE 0x0
  NSW_DEAD_TIME_2P4_NS VALUE 0x1
 PSW_DEAD_TIME BIT[0]
  PSW_DEAD_TIME_2P0_NS VALUE 0x0
  PSW_DEAD_TIME_2P4_NS VALUE 0x1

BLNK_TIME_CTL ADDRESS 0x0073 RW
BLNK_TIME_CTL RESET_VALUE 0x02
 MIN_PON BIT[2:1]
  MIN_PON_DISABLED VALUE 0x0
  MIN_PON_15NS_OR_25NS VALUE 0x1
  MIN_PON_40NS_OR_50NS VALUE 0x2
  MIN_PON_60NS_OR_70NS VALUE 0x3
 ISNS_BLNK_TIME BIT[0]
  ISNS_BLNK_TIME_15NS VALUE 0x0
  ISNS_BLNK_TIME_25NS VALUE 0x1

INZERO_CTL ADDRESS 0x0074 RW
INZERO_CTL RESET_VALUE 0x80
 INZERO_EN BIT[7]
  INZERO_EN_FALSE VALUE 0x0
  INZERO_EN_TRUE VALUE 0x1
 INZERO_OFFSET BIT[3:2]
  INZERO_OFFSET_NO_OFFSET VALUE 0x0
  INZERO_OFFSET_NEG_3MV VALUE 0x1
  INZERO_OFFSET_POS_1P5MV VALUE 0x2
  INZERO_OFFSET_POS_3MV VALUE 0x3
 INZERO_FORCE BIT[1]
  INZERO_FORCE_DISABLE VALUE 0x0
  INZERO_FORCE_ENABLE VALUE 0x1

DYNAMIC_DRIVER_EN ADDRESS 0x0075 RW
DYNAMIC_DRIVER_EN RESET_VALUE 0x00
 DYNAMIC_DRIVER_EN BIT[7]
  DISABLE_DYNAMIC_DRIVER VALUE 0x0
  ENABLE_DYNAMIC_DRIVER VALUE 0x1

IPLIMIT_TEST_EN ADDRESS 0x0076 RW
IPLIMIT_TEST_EN RESET_VALUE 0x00
 IPLIMIT_TEST_EN BIT[7]
  NORMAL_OPERATION VALUE 0x0
  CHANGE_MIRROR_RATIO_TO_MINIMUM VALUE 0x1

PWR_STG_MISC ADDRESS 0x0079 RW
PWR_STG_MISC RESET_VALUE 0x01
 SPARE_7 BIT[7]
 SPARE_6 BIT[6]
 SPARE_5 BIT[5]
 SPARE_4 BIT[4]
 SPARE_3 BIT[3]
 SPARE_2 BIT[2]
 SPARE_1 BIT[1]
 ISNS_RATIO BIT[0]
  ISNS_RATIO_54P4K VALUE 0x0
  ISNS_RATIO_27P2K VALUE 0x1

HCINT_EN ADDRESS 0x0080 RW
HCINT_EN RESET_VALUE 0x00
 HCINT_EN BIT[7]
  INT_DISABLE VALUE 0x0
  INT_ENABLE VALUE 0x1

HCINT_CONTROL ADDRESS 0x0081 RW
HCINT_CONTROL RESET_VALUE 0x00
 SET_WINDOW_WIDTH BIT[5]
  CYCLES2 VALUE 0x0
  CYCLES16 VALUE 0x1
 RESET_WINDOW_WIDTH BIT[4]
  CYCLESRESET2 VALUE 0x0
  CYCLESRESET16 VALUE 0x1
 INT2_CUR_THRESHOLD BIT[3:2]
  RATED_CURRENT_90PCT VALUE 0x0
  RATED_CURRENT_80PCT VALUE 0x1
  RATED_CURRENT_70PCT VALUE 0x2
  RATED_CURRENT_60PCT VALUE 0x3
 INT1_CUR_THRESHOLD BIT[1:0]
  RATED_CURRENT_70PCT VALUE 0x0
  RATED_CURRENT_60PCT VALUE 0x1
  RATED_CURRENT_50PCT VALUE 0x2
  RATED_CURRENT_40PCT VALUE 0x3

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
 FOLLOW_WARM_RB BIT[2]
 FOLLOW_SHUTDOWN1_RB BIT[1]
 FOLLOW_SHUTDOWN2_RB BIT[0]

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  LOCAL_SOFT_RESET_FALSE VALUE 0x0
  LOCAL_SOFT_RESET_TRUE VALUE 0x1

INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
 INT_TEST_MODE_EN BIT[7]
  INT_TEST_MODE_EN_FALSE VALUE 0x0
  INT_TEST_MODE_EN_TRUE VALUE 0x1

INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
 HIGH_CURRENT_INT2_TEST_VAL BIT[1]
  HIGH_CURRENT_INT2_FALSE VALUE 0x0
  HIGH_CURRENT_INT2_TRUE VALUE 0x1
 HIGH_CURRENT_INT1_TEST_VAL BIT[0]
  HIGH_CURRENT_INT1_FALSE VALUE 0x0
  HIGH_CURRENT_INT1_TRUE VALUE 0x1

FORCE_FET_TEST ADDRESS 0x00E3 RW
FORCE_FET_TEST RESET_VALUE 0x00
 KELVIN_SENSING_TEST_EN BIT[2]
  KELVIN_SENSING_TEST_NMOS_RON VALUE 0x0
  KELVIN_SENSING_TEST_PMOS_RON VALUE 0x1
 FORCE_PFET_NFET BIT[1:0]
  FORCE_PFET_NFET_NORMAL VALUE 0x0
  FORCE_PFET_NFET_NMOS_ON_PMOS_OFF VALUE 0x1
  FORCE_PFET_NFET_PMOS_ON_NMOS_OFF VALUE 0x2
  FORCE_BOTH_PMOS_NMOS_OFF VALUE 0x3

PWR_STG_TEST ADDRESS 0x00E4 RW
PWR_STG_TEST RESET_VALUE 0x00
 ATEST_SEL BIT[6:5]
  ATEST_SEL_ATEST1_NORMAL_ATEST2_NORMAL VALUE 0x0
  ATEST_SEL_ATEST1_RESERVED1_ATEST2_RESERVED1 VALUE 0x1
  ATEST_SEL_ATEST1_KELVIN_SENSE1_ATEST2_KELVIN_SENSE2 VALUE 0x2
  ATEST_SEL_ATEST1_RESERVED3_ATEST2_RESERVED3 VALUE 0x3
 DTEST_SEL BIT[4:2]
  DTEST_SEL_DTEST1_NORMAL_DTEST2_NORMAL VALUE 0x0
  DTEST_SEL_DTEST1_END_MIN_PON_DTEST2_HCINT1 VALUE 0x1
  DTEST_SEL_DTEST1_IPLIMIT_TIMER1_DTEST2_HCINT2 VALUE 0x2
  DTEST_SEL_DTEST1_IPLIMIT_TIMER2_DTEST2_HCINT1_COMP VALUE 0x3
  DTEST_SEL_DTEST1_INZERO_COMP_NMOS VALUE 0x4
  DTEST_SEL_DTEST1_IPLIMIT_COMP_PMOS_DTEST2_HCINT2_COMP VALUE 0x5
  DTEST_SEL_DTEST1_PMOS_DRIVE_SIGNAL_DTEST2_PGATE_BLANKING_PMOS VALUE 0x6
  DTEST_SEL_DTEST1_NMOS_DRIVE_SIGNAL_DTEST2_INZERO_COMP_EXTEND VALUE 0x7
 TRIM_CALIB_EN BIT[1]
  TRIM_CALIB_EN_FALSE VALUE 0x0
  TRIM_CALIB_EN_TRUE VALUE 0x1
 OPEN_LOOP_TEST_EN BIT[0]
  OPEN_LOOP_TEST_EN_FALSE VALUE 0x0
  OPEN_LOOP_TEST_EN_TRUE VALUE 0x1

TRIM_NUM ADDRESS 0x00F0 R
TRIM_NUM RESET_VALUE 0x03
 TRIM_NUM BIT[7:0]

PS_TRIM1 ADDRESS 0x00F1 RW
PS_TRIM1 RESET_VALUE 0x17
 IPLIM_TRIM BIT[5:4]
 INZERO_TRIM BIT[3:0]

PS_TRIM2 ADDRESS 0x00F2 RW
PS_TRIM2 RESET_VALUE 0x6C
 SOFT_START_ILIM_STEP_DLY_TRIM BIT[7]
 SOFT_START_MODE_SEL_TRIM BIT[6]
 SOFT_START_IPLIM_STEP_EN_TRIM BIT[5]
 SOFT_START_IPLIM_TRIM BIT[4:3]
 IPLIM_TRIM_OPT BIT[2:0]

HCINT_TRIM ADDRESS 0x00F3 RW
HCINT_TRIM RESET_VALUE 0x00
 HCINT_COMP2_TRIM BIT[7:4]
 HCINT_COMP1_TRIM BIT[3:0]

S4_FREQ_BASE BASE 0x00011F00 s4_freqaddr 31:0

 s4_freq MODULE OFFSET=S4_FREQ_BASE+0x00000000 MAX=S4_FREQ_BASE+0x000000FF APRE=S4_FREQ_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM8950.S4_FREQ_BASE.S4_FREQ
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x02
 DIG_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x1D
 TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x19
 SUBTYPE BIT[7:0]

CLK_ENABLE ADDRESS 0x0046 RW
CLK_ENABLE RESET_VALUE 0x01
 EN_CLK_INT BIT[7]
  FORCE_EN_DISABLED VALUE 0x0
  FORCE_EN_ENABLED VALUE 0x1
 FOLLOW_CLK_SX_REQ BIT[0]
  FALLOW_CLK_REQ_DISABLED VALUE 0x0
  FALLOW_CLK_REQ_ENABLED VALUE 0x1

CLK_DIV ADDRESS 0x0050 RW
CLK_DIV RESET_VALUE 0x0B
 CLK_DIV BIT[3:0]
  FREQ_9M6HZ_0 VALUE 0x0
  FREQ_9M6HZ VALUE 0x1
  FREQ_6M4HZ VALUE 0x2
  FREQ_4M8HZ VALUE 0x3
  FREQ_3M8HZ VALUE 0x4
  FREQ_3M2HZ VALUE 0x5
  FREQ_2M7HZ VALUE 0x6
  FREQ_2M4HZ VALUE 0x7
  FREQ_2M1HZ VALUE 0x8
  FREQ_1M9HZ VALUE 0x9
  FREQ_1M7HZ VALUE 0xA
  FREQ_1M6HZ VALUE 0xB
  FREQ_1M5HZ VALUE 0xC
  FREQ_1M4HZ VALUE 0xD
  FREQ_1M3HZ VALUE 0xE
  FREQ_1M2HZ VALUE 0xF

CLK_PHASE ADDRESS 0x0051 RW
CLK_PHASE RESET_VALUE 0x07
 CLK_PHASE BIT[3:0]

GANG_CTL1 ADDRESS 0x00C0 RW
GANG_CTL1 RESET_VALUE 0x00
 GANG_LEADER_PID BIT[7:0]

GANG_CTL2 ADDRESS 0x00C1 RW
GANG_CTL2 RESET_VALUE 0x00
 GANG_EN BIT[7]
  GANGING_DISABLED VALUE 0x0
  GANGING_ENABLED VALUE 0x1

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  NORMAL_OPERATION VALUE 0x0
  SOFT_RESET_ASSERTED VALUE 0x1

TEST1 ADDRESS 0x00E2 RW
TEST1 RESET_VALUE 0x00
 EN_DTEST BIT[7]
  DTEST_DISABLED VALUE 0x0
  DTEST_ENABLED VALUE 0x1
 DTEST_SEL BIT[6:5]
  DRIVE_DTEST1 VALUE 0x0
  DRIVE_DTEST2 VALUE 0x1
  DRIVE_DTEST3 VALUE 0x2
  DRIVE_DTEST4 VALUE 0x3

S5_CTRL_BASE BASE 0x00012000 s5_ctrladdr 31:0

 s5_ctrl MODULE OFFSET=S5_CTRL_BASE+0x00000000 MAX=S5_CTRL_BASE+0x000000FF APRE=S5_CTRL_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM8950.S5_CTRL_BASE.S5_CTRL
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x04
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x01
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x01
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x1C
 TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x09
 SUBTYPE BIT[7:0]

STATUS_1 ADDRESS 0x0008 R
STATUS_1 RESET_VALUE 0xXX
 VREG_READY_FLAG BIT[7]
  VREG_READY_FLAG_FALSE VALUE 0x0
  VREG_READY_FLAG_TRUE VALUE 0x1
 VREG_FAULT_FLAG BIT[6]
  VREG_FAULT_FLAG_FALSE VALUE 0x0
  VREG_FAULT_FLAG_TRUE VALUE 0x1
 NPM_FLAG BIT[1]
  NPM_FLAG_FALSE VALUE 0x0
  NPM_FLAG_TRUE VALUE 0x1
 STEPPER_DONE_FLAG BIT[0]
  STEPPER_DONE_FLAG_FALSE VALUE 0x0
  STEPPER_DONE_FLAG_TRUE VALUE 0x1

STATUS_2 ADDRESS 0x0009 R
STATUS_2 RESET_VALUE 0xXX
 ILS_FLAG BIT[4]
  ILS_FLAG_FALSE VALUE 0x0
  ILS_FLAG_TRUE VALUE 0x1
 ULS_FLAG BIT[3]
  ULS_FLAG_FALSE VALUE 0x0
  ULS_FLAG_TRUE VALUE 0x1
 LLS_FLAG BIT[2]
  LLS_FLAG_FALSE VALUE 0x0
  LLS_FLAG_TRUE VALUE 0x1
 GPL_HI_FLAG BIT[1]
  GPL_HI_FLAG_FALSE VALUE 0x0
  GPL_HI_FLAG_TRUE VALUE 0x1
 GPL_LO_FLAG BIT[0]
  GPL_LO_FLAG_FALSE VALUE 0x0
  GPL_LO_FLAG_TRUE VALUE 0x1

STATUS_3 ADDRESS 0x000A R
STATUS_3 RESET_VALUE 0xXX
 REFDAC_CAL_FAULT BIT[7]
  REFDAC_CAL_FAULT_FALSE VALUE 0x0
  REFDAC_CAL_FAULT_TRUE VALUE 0x1
 VDIP_CAL_FAULT BIT[6]
  VDIP_CAL_FAULT_FALSE VALUE 0x0
  VDIP_CAL_FAULT_TRUE VALUE 0x1
 IDAC_CAL_FAULT BIT[5]
  IDAC_CAL_FAULT_FALSE VALUE 0x0
  IDAC_CAL_FAULT_TRUE VALUE 0x1
 CORR_CAL_FAULT BIT[4]
  CORR_CAL_FAULT_FALSE VALUE 0x0
  CORR_CAL_FAULT_TRUE VALUE 0x1
 PWM_CAL_FAULT BIT[3]
  PWM_CAL_FAULT_FALSE VALUE 0x0
  PWM_CAL_FAULT_TRUE VALUE 0x1
 PFM_CAL_FAULT BIT[2]
  PFM_CAL_FAULT_FALSE VALUE 0x0
  PFM_CAL_FAULT_TRUE VALUE 0x1
 CAL_DONE_FLAG BIT[0]
  CTL_CAL_DONE_FLAG_FALSE VALUE 0x0
  CTL_CAL_DONE_FLAG_TRUE VALUE 0x1

STATUS_4 ADDRESS 0x000B R
STATUS_4 RESET_VALUE 0x0X
 MODE_FSM_3 BIT[3]
  MODE_FSM_3_IS_0 VALUE 0x0
  MODE_FSM_3_IS_1 VALUE 0x1
 MODE_FSM_2 BIT[2]
  MODE_FSM_2_IS_0 VALUE 0x0
  MODE_FSM_2_IS_1 VALUE 0x1
 MODE_FSM_1 BIT[1]
  MODE_FSM_1_IS_0 VALUE 0x0
  MODE_FSM_1_IS_1 VALUE 0x1
 MODE_FSM_0 BIT[0]
  MODE_FSM_0_IS_0 VALUE 0x0
  MODE_FSM_0_IS_1 VALUE 0x1

STATUS_5 ADDRESS 0x000C R
STATUS_5 RESET_VALUE 0x0X
 READY_PHASE_CNT BIT[3:0]

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x0X
 VREG_FAULT_INT BIT[2]
  VREG_FAULT_INT_FALSE VALUE 0x0
  VREG_FAULT_INT_TRUE VALUE 0x1
 VREG_READY_INT BIT[1]
  VREG_READY_INT_FALSE VALUE 0x0
  VREG_READY_INT_TRUE VALUE 0x1
 VREG_ERROR_INT BIT[0]
  VREG_ERROR_INT_FALSE VALUE 0x0
  VREG_ERROR_INT_TRUE VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
 VREG_FAULT_INT BIT[2]
  VREG_FAULT_INT_LEVEL_TRIGGERED VALUE 0x0
  VREG_FAULT_INT_EDGE_TRIGGERED VALUE 0x1
 VREG_READY_INT BIT[1]
  VREG_READY_INT_LEVEL_TRIGGERED VALUE 0x0
  VREG_READY_INT_EDGE_TRIGGERED VALUE 0x1
 VREG_ERROR_INT BIT[0]
  VREG_ERROR_INT_LEVEL_TRIGGERED VALUE 0x0
  VREG_ERROR_INT_EDGE_TRIGGERED VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 VREG_FAULT_INT BIT[2]
  VREG_FAULT_INT_RISING_EDGE_TRIGGER_DISABL VALUE 0x0
  VREG_FAULT_INT_RISING_EDGE_TRIGGER_ENABL VALUE 0x1
 VREG_READY_INT BIT[1]
  VREG_READY_INT_RISING_EDGE_TRIGGER_DISABL VALUE 0x0
  VREG_READY_INT_RISING_EDGE_TRIGGER_ENABL VALUE 0x1
 VREG_ERROR_INT BIT[0]
  VREG_ERROR_INT_RISING_EDGE_TRIGGER_DISABL VALUE 0x0
  VREG_ERROR_INT_RISING_EDGE_TRIGGER_ENABL VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
 VREG_FAULT_INT BIT[2]
  VREG_FAULT_INT_FALLING_EDGE_TRIGGER_DISABL VALUE 0x0
  VREG_FAULT_INT_FALLING_EDGE_TRIGGER_ENABL VALUE 0x1
 VREG_READY_INT BIT[1]
  VREG_READY_INT_FALLING_EDGE_TRIGGER_DISABL VALUE 0x0
  VREG_READY_INT_FALLING_EDGE_TRIGGER_ENABL VALUE 0x1
 VREG_ERROR_INT BIT[0]
  VREG_ERROR_INT_FALLING_EDGE_TRIGGER_DISABL VALUE 0x0
  VREG_ERROR_INT_FALLING_EDGE_TRIGGER_ENABL VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 VREG_FAULT_INT BIT[2]
 VREG_READY_INT BIT[1]
 VREG_ERROR_INT BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 VREG_FAULT_INT BIT[2]
  VREG_FAULT_INT_DISABL VALUE 0x0
  VREG_FAULT_INT_ENABL VALUE 0x1
 VREG_READY_INT BIT[1]
  VREG_READY_INT_DISABL VALUE 0x0
  VREG_READY_INT_ENABL VALUE 0x1
 VREG_ERROR_INT BIT[0]
  VREG_ERROR_INT_DISABL VALUE 0x0
  VREG_ERROR_INT_ENABL VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 VREG_FAULT_INT BIT[2]
  VREG_FAULT_INT_DISABL VALUE 0x0
  VREG_FAULT_INT_ENABL VALUE 0x1
 VREG_READY_INT BIT[1]
  VREG_READY_INT_DISABL VALUE 0x0
  VREG_READY_INT_ENABL VALUE 0x1
 VREG_ERROR_INT BIT[0]
  VREG_ERROR_INT_DISABL VALUE 0x0
  VREG_ERROR_INT_ENABL VALUE 0x1

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 VREG_FAULT_INT BIT[2]
  VREG_FAULT_INT_NOT_TRIGGERED VALUE 0x0
  VREG_FAULT_INT_TRIGGERED_AND_LATCHED VALUE 0x1
 VREG_READY_INT BIT[1]
  VREG_READY_INT_NOT_TRIGGERED VALUE 0x0
  VREG_READY_INT_TRIGGERED_AND_LATCHED VALUE 0x1
 VREG_ERROR_INT BIT[0]
  VREG_ERROR_INT_NOT_TRIGGERED VALUE 0x0
  VREG_ERROR_INT_TRIGGERED_AND_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 VREG_FAULT_INT BIT[2]
  VREG_FAULT_INT_NOT_PENDING VALUE 0x0
  VREG_FAULT_INT_PENDING VALUE 0x1
 VREG_READY_INT BIT[1]
  VREG_READY_INT_NOT_PENDING VALUE 0x0
  VREG_READY_INT_PENDING VALUE 0x1
 VREG_ERROR_INT BIT[0]
  VREG_ERROR_INT_NOT_PENDING VALUE 0x0
  VREG_ERROR_INT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]
  MID_0 VALUE 0x0
  MID_1 VALUE 0x1
  MID_2 VALUE 0x2
  MID_3 VALUE 0x3

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]
  INT_PRIORITY_0 VALUE 0x0
  INT_PRIORITY_1 VALUE 0x1

VOLTAGE_CTL1 ADDRESS 0x0040 RW
VOLTAGE_CTL1 RESET_VALUE 0x00
 MV_RANGE BIT[0]
  MV_RANGE_FALSE VALUE 0x0
  MV_RANGE_TRUE VALUE 0x1

VOLTAGE_CTL2 ADDRESS 0x0041 RW
VOLTAGE_CTL2 RESET_VALUE 0xE5
 VSET BIT[7:0]

VSET_VALID ADDRESS 0x0042 R
VSET_VALID RESET_VALUE 0xXX
 VSET_VALID BIT[7:0]

MPPFM_VOFFSET ADDRESS 0x0044 RW
MPPFM_VOFFSET RESET_VALUE 0x02
 MPPFM_VOFFSET BIT[2:0]
  VSETLO_0_LSB VALUE 0x0
  VSETLO_1_LSB VALUE 0x1
  VSETLO_2_LSB VALUE 0x2
  VSETLO_3_LSB VALUE 0x3
  VSETLO_4_LSB VALUE 0x4
  VSETLO_5_LSB VALUE 0x5
  VSETLO_6_LSB VALUE 0x6
  VSETLO_7_LSB VALUE 0x7

MODE_CTL ADDRESS 0x0045 RW
MODE_CTL RESET_VALUE 0x80
 NPM BIT[7]
  NPM_NOT_FORCED VALUE 0x0
  NPM_FORCED_IF_ENABL VALUE 0x1
 AUTO_MODE BIT[6]
  AUTO_MODE_FALSE VALUE 0x0
  AUTO_MODE_TRUE VALUE 0x1

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
 PERPH_EN BIT[7]
  FTS_DISABL VALUE 0x0
  FTS_ENABL VALUE 0x1

PD_CTL ADDRESS 0x0048 RW
PD_CTL RESET_VALUE 0x88
 PD_EN BIT[7]
  STRONG_PD_ALWAYS_OFF VALUE 0x0
  STRONG_PD_ON_WHEN_FTS_IS_DISABL VALUE 0x1
 WEAK_PD_EN BIT[6]
  WEAK_PD_DISABL_IN_PMIC_OFF_STATE VALUE 0x0
  SWEAK_PD_ENABL_IN_PMIC_OFF_STATE VALUE 0x1
 WEAK_PD_PFM BIT[5]
  WEAK_PD_DISABL_IN_PFM VALUE 0x0
  WEAK_PD_ENABL_IN_PFM VALUE 0x1
 WEAK_PD_PWM BIT[4]
  WEAK_PD_DISABL_IN_PWM_AND_HCPFM VALUE 0x0
  WEAK_PD_ENABL_IN_PWM_AND_HCPFM VALUE 0x1
 LEAK_PD_EN BIT[3]
  LEAKAGE_PD_ALWAYS_OFF VALUE 0x0
  LEAKAGE_PD_ALWAYS_ENABL VALUE 0x1

FREQ_CTL ADDRESS 0x0050 RW
FREQ_CTL RESET_VALUE 0x05
 FREQ_CTL BIT[3:0]
  FS_6M4HZ VALUE 0x2
  FS_4M8HZ VALUE 0x3
  FS_3M2MHZ VALUE 0x5
  FS_1M6MHZ VALUE 0xB

MULTIPHASE_CTL ADDRESS 0x0051 RW
MULTIPHASE_CTL RESET_VALUE 0x00
 MULTIPHASE_EN BIT[7]
  SINGLE_PHASE_CONFIG VALUE 0x0
  MULTI_PHASE_CONFIG VALUE 0x1
 LUT_EN BIT[6]
  LUT_DISABL VALUE 0x0
  LUT_ENABL VALUE 0x1

PHASE_CTL ADDRESS 0x0052 RW
PHASE_CTL RESET_VALUE 0x02
 PHASE_CORR_EN BIT[1]
  VCORR_DISABL VALUE 0x0
  VCORR_ENABL VALUE 0x1
 PHASE_STANDBY_MODE BIT[0]
  STANDBY_OFF VALUE 0x0
  WARM_STANDBY VALUE 0x1

PHASE_ID ADDRESS 0x0053 RW
PHASE_ID RESET_VALUE 0x00
 PHASE_ID BIT[3:0]
  PHASE_NUMBER_1 VALUE 0x0
  PHASE_NUMBER_2 VALUE 0x1
  PHASE_NUMBER_3 VALUE 0x2
  PHASE_NUMBER_4 VALUE 0x3

PHASE_CNT_MAX ADDRESS 0x0054 RW
PHASE_CNT_MAX RESET_VALUE 0x00
 PHASE_CNT_MAX BIT[3:0]

PH_READY ADDRESS 0x0055 RW
PH_READY RESET_VALUE 0xFF
 PH_READY_NPM BIT[7:4]
 PH_READY_LPM BIT[3:0]

SS_CTL ADDRESS 0x0060 RW
SS_CTL RESET_VALUE 0x01
 SS_STEP BIT[4:3]
  SOFT_START_VSTEP_1_LSB VALUE 0x0
  SOFT_START_VSTEP_2_LSB VALUE 0x1
  SOFT_START_VSTEP_4_LSB VALUE 0x2
  SOFT_START_VSTEP_8_LSB VALUE 0x3
 SS_DELAY BIT[2:0]
  SOFT_START_TIME_STEP_417NS VALUE 0x0
  SOFT_START_TIME_STEP_833NS VALUE 0x1
  SOFT_START_TIME_STEP_1U67S VALUE 0x2
  SOFT_START_TIME_STEP_3U3S VALUE 0x3
  SOFT_START_TIME_STEP_6U7S VALUE 0x4
  SOFT_START_TIME_STEP_13U3S VALUE 0x5
  SOFT_START_TIME_STEP_26U7S VALUE 0x6
  SOFT_START_TIME_STEP_53U3S VALUE 0x7

VS_CTL ADDRESS 0x0061 RW
VS_CTL RESET_VALUE 0x85
 VS_EN BIT[7]
  VSTEPPER_DISABL VALUE 0x0
  VSTEPPER_ENABL VALUE 0x1
 VS_STEP BIT[4:3]
  VSTEPPER_STEP_SIZE_1_LSB VALUE 0x0
  VSTEPPER_STEP_SIZE_2_LSB VALUE 0x1
  VSTEPPER_STEP_SIZE_4_LSB VALUE 0x2
  VSTEPPER_STEP_SIZE_8_LSB VALUE 0x3
 VS_DELAY BIT[2:0]
  VSTEPPER_TIME_STEP_417NS VALUE 0x0
  VSTEPPER_TIME_STEP_833NS VALUE 0x1
  VSTEPPER_TIME_STEP_1U67S VALUE 0x2
  VSTEPPER_TIME_STEP_3U3S VALUE 0x3
  VSTEPPER_TIME_STEP_6U7S VALUE 0x4
  VSTEPPER_TIME_STEP_13U3S VALUE 0x5
  VSTEPPER_TIME_STEP_26U7S VALUE 0x6
  VSTEPPER_TIME_STEP_53U3S VALUE 0x7

CORR_CFG ADDRESS 0x0062 RW
CORR_CFG RESET_VALUE 0x20
 CORR_MAG_CFG BIT[6:4]
  DC_ERROR_CORR_MAG_20MV VALUE 0x0
  DC_ERROR_CORR_MAG_30MV VALUE 0x1
  DC_ERROR_CORR_MAG_40MV VALUE 0x2
  DC_ERROR_CORR_MAG_50MV VALUE 0x3
  DC_ERROR_CORR_MAG_60MV VALUE 0x4
  DC_ERROR_CORR_MAG_70MV VALUE 0x5
  DC_ERROR_CORR_MAG_80MV VALUE 0x6
  DC_ERROR_CORR_MAG_90MV VALUE 0x7
 CORR_FILT_CFG BIT[3:0]
  DC_ERROR_CORR_LPF_60KHZ VALUE 0x0
  DC_ERROR_CORR_LPF_75KHZ VALUE 0x1
  DC_ERROR_CORR_LPF_95KHZ VALUE 0x3
  DC_ERROR_CORR_LPF_115KHZ VALUE 0x7
  DC_ERROR_CORR_LPF_130KHZ VALUE 0xF

RAMP_CFG ADDRESS 0x0063 RW
RAMP_CFG RESET_VALUE 0x12
 BPLP2_EN BIT[4]
  BPLP2_DISABL VALUE 0x0
  BPLP2_ENABL VALUE 0x1
 RAMP_CFG BIT[3:0]
  RAMP_CFG_20MV VALUE 0x0
  RAMP_CFG_30MV VALUE 0x1
  RAMP_CFG_40MV VALUE 0x2
  RAMP_CFG_50MV VALUE 0x3
  RAMP_CFG_60MV VALUE 0x4
  RAMP_CFG_70MV VALUE 0x5
  RAMP_CFG_80MV VALUE 0x6
  RAMP_CFG_90MV VALUE 0x7

COMPENS_CFG ADDRESS 0x0064 RW
COMPENS_CFG RESET_VALUE 0x12
 BPHP_CFG BIT[7:6]
  BP_HPF_10KHZ VALUE 0x0
  BP_HPF_20KHZ VALUE 0x1
  BP_HPF_40KHZ VALUE 0x2
  BP_HPF_80KHZ VALUE 0x3
 BPLP_CFG BIT[5:3]
  BP_LPF_100KHZ VALUE 0x0
  BP_LPF_280KHZ VALUE 0x1
  BP_LPF_460KHZ VALUE 0x2
  BP_LPF_640KHZ VALUE 0x3
  BP_LPF_780KHZ VALUE 0x4
  BP_LPF_990KHZ VALUE 0x5
  BP_LPF_1130KHZ VALUE 0x6
  BP_LPF_1340KHZ VALUE 0x7
 BPLP2_CFG BIT[2:0]
  BP_LPF2_100KHZ VALUE 0x0
  BP_LPF2_280KHZ VALUE 0x1
  BP_LPF2_460KHZ VALUE 0x2
  BP_LPF2_640KHZ VALUE 0x3
  BP_LPF2_780KHZ VALUE 0x4
  BP_LPF2_990KHZ VALUE 0x5
  BP_LPF2_1130KHZ VALUE 0x6
  BP_LPF2_1340KHZ VALUE 0x7

CFG_VREG_MON ADDRESS 0x0065 RW
CFG_VREG_MON RESET_VALUE 0x02
 VREG_FOLDBACK_EN BIT[1]
  VREG_FAULT_FOLDBACK_DISABL VALUE 0x0
  VREG_FAULT_FOLDBACK_ENABL VALUE 0x1
 VREG_MON_CFG BIT[0]
  VREG_MON_BURST_ENABL VALUE 0x0
  VREG_MON_ALWAYS_ENABL VALUE 0x1

CFG_VREG_OCP ADDRESS 0x0066 RW
CFG_VREG_OCP RESET_VALUE 0x00
 OCP_LAT_EN BIT[7]
  OCP_LATCH_DISABL VALUE 0x0
  OCP_LATCH_ENABL VALUE 0x1
 OCP_RETRY_EN BIT[6]
  OCP_RETRY_DISABL VALUE 0x0
  OCP_RETRY_ENABL VALUE 0x1
 OCP_CLR BIT[5]

CFG_PFM_COMP ADDRESS 0x0067 RW
CFG_PFM_COMP RESET_VALUE 0x05
 HCPFM_HYS BIT[3:2]
  HCPFM_COMPARATOR_HYSTERESIS_0MV VALUE 0x0
  HCPFM_COMPARATOR_HYSTERESIS_5MV VALUE 0x1
  HCPFM_COMPARATOR_HYSTERESIS_10MV VALUE 0x2
  HCPFM_COMPARATOR_HYSTERESIS_20MV VALUE 0x3
 PFM_HYS BIT[1:0]
  PFM_COMPARATOR_HYSTERESIS_5MV VALUE 0x0
  PFM_COMPARATOR_HYSTERESIS_10MV VALUE 0x1
  PFM_COMPARATOR_HYSTERESIS_20MV VALUE 0x2
  PFM_COMPARATOR_HYSTERESIS_40MV VALUE 0x3

UL_LL_CTL ADDRESS 0x0068 RW
UL_LL_CTL RESET_VALUE 0x00
 UL_EN BIT[7]
  UL_STOP_DISABL VALUE 0x0
  UL_STOP_ENABL VALUE 0x1
 LL_EN BIT[6]
  LL_STOP_DISABL VALUE 0x0
  LL_STOP_ENABL VALUE 0x1

VSET_ULS ADDRESS 0x0069 RW
VSET_ULS RESET_VALUE 0xFF
 VSET_ULS BIT[7:0]

ULS_VALID ADDRESS 0x006A R
ULS_VALID RESET_VALUE 0xXX
 ULS_VALID BIT[7:0]

VSET_LLS ADDRESS 0x006B RW
VSET_LLS RESET_VALUE 0x00
 VSET_LLS BIT[7:0]

LLS_VALID ADDRESS 0x006C R
LLS_VALID RESET_VALUE 0xXX
 LLS_VALID BIT[7:0]

GPL_HI ADDRESS 0x006D RW
GPL_HI RESET_VALUE 0xFF
 VSET_GPL_HI BIT[7:0]

GPL_LO ADDRESS 0x006E RW
GPL_LO RESET_VALUE 0x00
 VSET_GPL_LO BIT[7:0]

FB_FILT_CFG ADDRESS 0x006F RW
FB_FILT_CFG RESET_VALUE 0x03
 FB_FILT_SERIES_2 BIT[4:3]
  FBLP_CORNER_0P47MHZ VALUE 0x0
  FBLP_CORNER_1P5MHZ VALUE 0x1
  FBLP_CORNER_6MHZ VALUE 0x2
  FBLP_CORNER_20MHZ VALUE 0x3
 FB_FILT_SERIES BIT[2]
  SERIES_FILTER_UNCONNECTED VALUE 0x0
  SERIES_FILTER_CONNECTED VALUE 0x1
 PWM_ITAIL_CFG BIT[1:0]
  PWM_COMP_TAIL_CURRENT_2UA VALUE 0x0
  PWM_COMP_TAIL_CURRENT_4UA VALUE 0x1
  PWM_COMP_TAIL_CURRENT_10UA VALUE 0x2
  PWM_COMP_TAIL_CURRENT_20UA VALUE 0x3

VDIP_CFG ADDRESS 0x0071 RW
VDIP_CFG RESET_VALUE 0x05
 VDIP_CFG BIT[3:2]
  VDIP_DISABLED VALUE 0x0
  VDIP_BURST_ENABLED VALUE 0x1
  VDIP_BURST_ENABLED_1 VALUE 0x2
  VDIP_BURST_ENABLED_2 VALUE 0x3
 VDIP_THRESH BIT[1:0]
  VDIP_THRESH_10MV VALUE 0x0
  VDIP_THRESH_15MV VALUE 0x1
  VDIP_THRESH_20MV VALUE 0x2
  VDIP_THRESH_25MV VALUE 0x3

MPH_STROBE ADDRESS 0x0079 RW
MPH_STROBE RESET_VALUE 0x00
 MPH_STROBE BIT[0]

MODE_FSM_MASK ADDRESS 0x00A0 RW
MODE_FSM_MASK RESET_VALUE 0x00
 MODE_FSM_MASK_EN BIT[7]
  MODE_FSM_MASK_EN_0 VALUE 0x0
  MODE_FSM_MASK_EN_1 VALUE 0x1
 MODE_FSM_MASK_VALUE BIT[3:0]
  MODE_FSM_FORCE_OFF VALUE 0x0
  MODE_FSM_FORCE_INVALID_0001 VALUE 0x1
  MODE_FSM_FORCE_INITWARM1 VALUE 0x2
  MODE_FSM_FORCE_INITWARM2 VALUE 0x3
  MODE_FSM_FORCE_SOFTSTART VALUE 0x4
  MODE_FSM_FORCE_PWM VALUE 0x5
  MODE_FSM_FORCE_PFM VALUE 0x6
  MODE_FSM_FORCE_HCPFM1 VALUE 0x7
  MODE_FSM_FORCE_HCPFM2 VALUE 0x8
  MODE_FSM_FORCE_MPOFF VALUE 0x9
  MODE_FSM_FORCE_MPWARM1 VALUE 0xA
  MODE_FSM_FORCE_MPWARM2 VALUE 0xB
  MODE_FSM_FORCE_PWMWAIT VALUE 0xC
  MODE_FSM_FORCE_MPPFM VALUE 0xD
  MODE_FSM_FORCE_INVALID_1110 VALUE 0xE
  MODE_FSM_FORCE_INVALID_1111 VALUE 0xF

MODE_FSM_WAITS_1 ADDRESS 0x00A1 RW
MODE_FSM_WAITS_1 RESET_VALUE 0x8D
 TIMER_T3 BIT[7:6]
  TIMER_T3_5US VALUE 0x0
  TIMER_T3_10US VALUE 0x1
  TIMER_T3_20US VALUE 0x2
  TIMER_T3_30US VALUE 0x3
 TIMER_T2 BIT[5:4]
  TIMER_T2_5US VALUE 0x0
  TIMER_T2_10US VALUE 0x1
  TIMER_T2_20US VALUE 0x2
  TIMER_T2_30US VALUE 0x3
 TIMER_T1 BIT[3:2]
  TIMER_T1_5US VALUE 0x0
  TIMER_T1_10US VALUE 0x1
  TIMER_T1_20US VALUE 0x2
  TIMER_T1_30US VALUE 0x3
 TIMER_T0 BIT[1:0]
  TIMER_T0_5US VALUE 0x0
  TIMER_T0_10US VALUE 0x1
  TIMER_T0_20US VALUE 0x2
  TIMER_T0_30US VALUE 0x3

MODE_FSM_WAIT_2 ADDRESS 0x00A2 RW
MODE_FSM_WAIT_2 RESET_VALUE 0x01
 TIMER_T4 BIT[1:0]
  TIMER_T4_20US VALUE 0x0
  TIMER_T4_40US VALUE 0x1
  TIMER_T4_80US VALUE 0x2
  TIMER_T4_160US VALUE 0x3

GATE_DRV_MUX ADDRESS 0x00A3 RW
GATE_DRV_MUX RESET_VALUE 0x00
 GATE_DRV_MUX1 BIT[3]
  GATE_DRV_MUX1_NORMAL_MODE VALUE 0x0
  GATE_DRV_MUX1_DET_BY_MUX2 VALUE 0x1
 GATE_DRV_MUX2 BIT[2]
  GATE_DRV_MUX2_PFM_COMP VALUE 0x0
  GATE_DRV_MUX2_DET_BY_MUX3 VALUE 0x1
 GATE_DRV_MUX3 BIT[1:0]
  GATE_DRV_MUX3_FORCED_TO_1 VALUE 0x0
  GATE_DRV_MUX3_SMPS_CLK VALUE 0x1
  GATE_DRV_MUX3_DTEST1 VALUE 0x2
  GATE_DRV_MUX3_FORCED_TO_0 VALUE 0x3

CORR_DUTY_MUX ADDRESS 0x00A4 RW
CORR_DUTY_MUX RESET_VALUE 0x00
 CORR_DUTY_MUX BIT[1:0]
  CORR_DUTY_MUX_NORMAL_MODE VALUE 0x0
  CORR_DUTY_MUX_FORCED_TO_1 VALUE 0x1
  CORR_DUTY_MUX_FORCED_TO_0 VALUE 0x2
  CORR_DUTY_MUX_DTEST2 VALUE 0x3

EN_OPTIONS_DFT_1 ADDRESS 0x00A5 RW
EN_OPTIONS_DFT_1 RESET_VALUE 0xEF
 SS_EN BIT[7]
  SOFTSTART_DISABL VALUE 0x0
  SOFTSTART_NORMAL_MODE VALUE 0x1
 CORR_SHIFT_EN BIT[6]
  CORR_SHIFT_DISABL VALUE 0x0
  CORR_SHIFT_ENABL_NORMAL_MODE VALUE 0x1
 SAMPLE_CLK_EN BIT[5]
  SAMPLE_CLK_DISABL VALUE 0x0
  SAMPLE_CLK_NORMAL_MODE VALUE 0x1
 SAMPLE_AMP_TRI BIT[4]
  SAMPLE_AMP_NORMAL_MODE VALUE 0x0
  SAMPLE_AMP_TRI_STATE VALUE 0x1
 RAMP_EN BIT[3]
  RAMP_EN_FALSE VALUE 0x0
  RAMP_EN_TRUE VALUE 0x1
 COMPENS_EN BIT[2]
  COMPENS_EN_FALSE VALUE 0x0
  COMPENS_EN_TRUE VALUE 0x1
 SAMPLE_PREBIAS_EN BIT[1]
  SAMPLE_PREBIAS_EN_FALSE VALUE 0x0
  SAMPLE_PREBIAS_EN_TRUE VALUE 0x1
 GDRV_EN BIT[0]
  GDRV_EN_FALSE VALUE 0x0
  GDRV_EN_TRUE VALUE 0x1

EN_OPTIONS_DFT_2 ADDRESS 0x00A6 RW
EN_OPTIONS_DFT_2 RESET_VALUE 0xC0
 PFM_EXIT_DIP_EN BIT[7]
  PFM_EXIT_DIP_DISABL VALUE 0x0
  PFM_EXIT_DIP_ENABL VALUE 0x1
 DIP_LAT_BYPASS BIT[6]
  DIP_LAT_BYP_DISABL VALUE 0x0
  DIP_LAT_BYP_ENABL VALUE 0x1

MPHASE_IDAC ADDRESS 0x00A7 RW
MPHASE_IDAC RESET_VALUE 0x00
 OVR_EN BIT[7]
  MPHASE_IDAC_OVERRIDE_FALSE VALUE 0x0
  MPHASE_IDAC_OVERRIDE_TRUE VALUE 0x1
 DATA BIT[5:0]

EN_OPTIONS_DFT_1_SHADOW ADDRESS 0x00A8 RW
EN_OPTIONS_DFT_1_SHADOW RESET_VALUE 0x04
 ADAPT_ZX_TEST_EN BIT[7:6]
 ADAPT_ZX_EN BIT[5]
 FOLDBACK_FRC BIT[4]
 CL_CFG BIT[3:2]
 ZX_CFG BIT[1:0]

EN_OPTIONS_DFT_2_SHADOW ADDRESS 0x00A9 RW
EN_OPTIONS_DFT_2_SHADOW RESET_VALUE 0xB3
 PFM_ENTRY_ADC_EN BIT[7]
 PFM_ENTRY_DCM_EN BIT[6]
 PFM_EXIT_CL_EN BIT[5]
 ADC_DACTOP_ISRC_CFG BIT[4]
 ADC_DACMID_BUF_TRI BIT[3]
 ADC_SAMPLE_BUF_TRI BIT[2]
 ADC_DAC2COMP_SW_EN BIT[1]
 FULL_FET_SEL BIT[0]

ZX_ADAPT_CTL_SHADOW ADDRESS 0x00AA RW
ZX_ADAPT_CTL_SHADOW RESET_VALUE 0x1A
 ZX_SAMPLE_CTL BIT[5:4]
 ZX_UP_CYCLES BIT[3:2]
 ZX_DOWN_CYCLES BIT[1:0]

ANTI_ESL_CFG_1 ADDRESS 0x00AC RW
ANTI_ESL_CFG_1 RESET_VALUE 0x00
 DUTY_FB_SEL_CORR BIT[7]
  DUTY_FB_CORR_PWM VALUE 0x0
  DUTY_FB_CORR_AFSM VALUE 0x1
 DUTY_FB_SEL_COMPENS BIT[6]
  DUTY_FB_COMPENS_PWM VALUE 0x0
  DUTY_FB_COMPENS_AFSM VALUE 0x1
 DUTY_FB_SEL_ANTI_ESL BIT[5]
  DUTY_FB_ANTIESL_PWM VALUE 0x0
  DUTY_FB_ANTIESL_AFSM VALUE 0x1
 GATE_DRV_LAT BIT[4:3]
  GDRV_PASSTHRU_0X00 VALUE 0x0
  GDRV_PASSTHRU_0X01 VALUE 0x1
  GRDV_LATCH_LOW_TO_HIGH_TRAN_DUR_MOD_PERIOD VALUE 0x2
  GDRV_LATCH_LOW_TO_HIGH_TRAN_DUR_RISE_SLOPE_MOD_RAMP VALUE 0x3
 ESL_PULSE_MAG BIT[2:0]

ANTI_ESL_CFG_2 ADDRESS 0x00AD RW
ANTI_ESL_CFG_2 RESET_VALUE 0x00
 SPARE_2 BIT[7]
  SPARE_2_LO VALUE 0x0
  SPARE_2_HI VALUE 0x1
 SPARE_1 BIT[6]
  LPM_IDAC_REF_DISABL VALUE 0x0
  LPM_IDAC_REF_ENABL VALUE 0x1
 SPARE_0 BIT[5]
  SPARE_0_LO VALUE 0x0
  SPARE_0_HI VALUE 0x1
 ESL_PULSE_RESET_EN BIT[4]
  ESL_PULSE_RST_DISABL VALUE 0x0
  ESL_PULSE_RST_ENABL VALUE 0x1
 ESL_PULSE_RC_SEL BIT[3:0]

CFG_ATEST1 ADDRESS 0x00B0 RW
CFG_ATEST1 RESET_VALUE 0x00
 CFG_ATEST1 BIT[2:0]
  ATEST1_UNCONNECTED VALUE 0x0
  ATEST1_REFLO VALUE 0x1
  ATEST1_REFMID VALUE 0x2
  ATEST1_REFHI VALUE 0x3
  ATEST1_RBUFF_TERM VALUE 0x4
  ATEST1_IDACREF VALUE 0x5
  ATEST1_DACREF VALUE 0x6
  ATEST1_FB VALUE 0x7

CFG_ATEST2 ADDRESS 0x00B1 RW
CFG_ATEST2 RESET_VALUE 0x00
 CFG_ATEST2 BIT[2:0]
  ATEST2_UNCONNECTED VALUE 0x0
  ATEST2_VREG VALUE 0x1
  ATEST2_RMT_GND VALUE 0x2
  ATEST2_REF_GND VALUE 0x3
  ATEST2_REFVALL VALUE 0x4
  ATEST2_HOLDVALL VALUE 0x5
  ATEST2_RVDD_CTRL VALUE 0x6
  ATEST2_RVDD VALUE 0x7

CFG_ATEST3 ADDRESS 0x00B2 RW
CFG_ATEST3 RESET_VALUE 0x00
 CFG_ATEST3 BIT[1:0]
  ATEST3_UNCONNECTED VALUE 0x0
  ATEST3_FAULTREF VALUE 0x1
  ATEST3_REFPK VALUE 0x2
  ATEST3_HOLDPK VALUE 0x3

CFG_ATEST4 ADDRESS 0x00B3 RW
CFG_ATEST4 RESET_VALUE 0x00
 CFG_ATEST4 BIT[1:0]
  ATEST4_UNCONNECTED VALUE 0x0
  ATEST4_AVDD VALUE 0x1
  ATEST4_1B1U_UNTRIM_DFT VALUE 0x2
  ATEST4_REFCOMM VALUE 0x3

CFG_DTEST1 ADDRESS 0x00B4 RW
CFG_DTEST1 RESET_VALUE 0x00
 CFG_DTEST1 BIT[3:0]
  DTEST1_UNCONNECTED VALUE 0x0
  DTEST1_PWM_OUT_DFT VALUE 0x1
  DTEST1_PFM_OUT_DFT VALUE 0x2
  DTEST1_GATE_DRV VALUE 0x3
  DTEST1_SMPS_CLK VALUE 0x4
  DTEST1_BIAS_REQ VALUE 0x5
  DTEST1_IDAC_OUT_DFT VALUE 0x6
  DTEST1_MODE_FSM_0 VALUE 0x7
  DTEST1_VREG_FAULT_SYNC VALUE 0x8
  DTEST1_PFM_ENTRY_TRIG_FROM_PS VALUE 0x9
  DTEST1_CLK_19P2_REQ_FROM_PS VALUE 0xA
  DTEST1_MP_ACTIVE_PHASE_CNT_FROM_PS_0 VALUE 0xB
  DTEST1_MP_MAX_PHASE_CNT_0 VALUE 0xC
  DTEST1_VREG_ERROR_INT VALUE 0xD
  RESERVED_1110 VALUE 0xE
  RESERVED_1111 VALUE 0xF

CFG_DTEST2 ADDRESS 0x00B5 RW
CFG_DTEST2 RESET_VALUE 0x00
 CFG_DTEST2 BIT[3:0]
  DTEST2_UNCONNECTED VALUE 0x0
  DTEST2_VREG_OK_COMP VALUE 0x1
  DTEST2_SS_DONE_FLAG VALUE 0x2
  DTEST2_FSM_MODE_1 VALUE 0x3
  DTEST2_PFM_ENTRY_TRIG_FROM_PS VALUE 0x4
  DTEST2_NPM_FLAG VALUE 0x5
  RESERVED_0110 VALUE 0x6
  RESERVED_0111 VALUE 0x7
  DTEST2_OCP_RETRY_HW VALUE 0x8
  DTEST2_PFM_EXIT_TRIG_FROM_PS VALUE 0x9
  DTEST2_CLK_REQ_STEPPER VALUE 0xA
  DTEST2_MP_ACTIVE_PHASE_CNT_FROM_PS_1 VALUE 0xB
  DTEST2_MP_MAX_PHASE_CNT_1 VALUE 0xC
  DTEST2_LOGIC_RB_AND_AVDD_OK VALUE 0xD
  RESERVED_1110 VALUE 0xE
  RESERVED_1111 VALUE 0xF

CFG_DTEST3 ADDRESS 0x00B6 RW
CFG_DTEST3 RESET_VALUE 0x00
 CFG_DTEST3 BIT[3:0]
  DTEST3_UNCONNECTED VALUE 0x0
  DTEST3_VREG_OK_COMP VALUE 0x1
  DTEST3_VREG_FAULT_COMP VALUE 0x2
  DTEST3_FSM_MODE_2 VALUE 0x3
  DTEST3_CORROUT_DFT VALUE 0x4
  DTEST3_PFM_EXIT_TRIG_FROM_CTRL_ANA VALUE 0x5
  RESERVED_0110 VALUE 0x6
  RESERVED_0111 VALUE 0x7
  DTEST3_RIF_AND_OCP_PERPH_EN VALUE 0x8
  DTEST3_MP_NPM_FROM_PS VALUE 0x9
  DTEST3_CLK_19P2_REQ_STDBY VALUE 0xA
  DTEST3_MP_ACTIVE_PHASE_CNT_FROM_PS_2 VALUE 0xB
  DTEST3_MP_MAX_PHASE_CNT_2 VALUE 0xC
  DTEST3_MP_OCP_PERPH_EN_IN VALUE 0xD
  RESERVED_1110 VALUE 0xE
  RESERVED_1111 VALUE 0xF

CFG_DTEST4 ADDRESS 0x00B7 RW
CFG_DTEST4 RESET_VALUE 0x00
 CFG_DTEST4 BIT[3:0]
  DTEST4_UNCONNECTED VALUE 0x0
  DTEST4_SS_DONE_FLAG VALUE 0x1
  DTEST4_VS_DONE_FLAGT VALUE 0x2
  DTEST4_FSM_MODE VALUE 0x3
  RESERVED_0100 VALUE 0x4
  RESERVED_0101 VALUE 0x5
  RESERVED_0110 VALUE 0x6
  RESERVED_0111 VALUE 0x7
  DTEST4_VREG_FAULT_INT VALUE 0x8
  DTEST4_MP_NPM_FROM_PS VALUE 0x9
  DTEST4_CLK_19P2_REQ_FSM VALUE 0xA
  DTEST4_MP_ACTIVE_PHASE_CNT_FROM_PS_3 VALUE 0xB
  DTEST4_MP_MAX_PHASE_CNT_3 VALUE 0xC
  DTEST4_MP_OCP_PERPH_EN_OUT VALUE 0xD
  RESERVED_1110 VALUE 0xE
  RESERVED_1111 VALUE 0xF

GANG_CTL1 ADDRESS 0x00C0 RW
GANG_CTL1 RESET_VALUE 0x20
 GANG_LEADER_PID BIT[7:0]

GANG_CTL2 ADDRESS 0x00C1 RW
GANG_CTL2 RESET_VALUE 0x00
 GANG_EN BIT[7]
  GANG_EN_FALSE VALUE 0x0
  GANG_EN_TRUE VALUE 0x1

SEC_ACCESS ADDRESS 0x00D0 W
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
 ENABLE_PRESET BIT[0]
  ENABL_PRESET_FALSE VALUE 0x0
  ENABL_PRESET_TRUE VALUE 0x1

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
 FOLLOW_WARM_RB BIT[2]
 FOLLOW_SHUTDOWN1_RB BIT[1]
 FOLLOW_SHUTDOWN2_RB BIT[0]

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  LOCAL_SOFT_RESET_FALSE VALUE 0x0
  LOCAL_SOFT_RESET_TRUE VALUE 0x1

INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
 INT_TEST_MODE_EN BIT[7]
  INT_TEST_MODE_EN_FALSE VALUE 0x0
  INT_TEST_MODE_EN_TRUE VALUE 0x1

INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
 VREG_FAULT_INT_TEST_VAL BIT[2]
  VREG_FAULT_INT_TEST_VAL_0 VALUE 0x0
  VREG_FAULT_INT_TEST_VAL_1 VALUE 0x1
 VREG_READY_INT_TEST_VAL BIT[1]
  VREG_READY_INT_TEST_VAL_0 VALUE 0x0
  VREG_READY_INT_TEST_VAL_1 VALUE 0x1
 VREG_ERROR_INT_TEST_VAL BIT[0]
  VREG_ERROR_INT_TEST_VAL_0 VALUE 0x0
  VREG_ERROR_INT_TEST_VAL_1 VALUE 0x1

CAL_REQUEST ADDRESS 0x00E2 W
CAL_REQUEST RESET_VALUE 0x00
 CAL_REQUEST BIT[7]
  CAL_REQUEST_FALSE VALUE 0x0
  CAL_REQUEST_TRUE VALUE 0x1

CAL_CTL_1 ADDRESS 0x00E3 RW
CAL_CTL_1 RESET_VALUE 0xFF
 IDAC_BUF_CAL_EN BIT[7:6]
  IDAC_BUF_CAL_CENTER_CODE VALUE 0x0
  IDAC_BUF_CAL_MISSON_CONFIG_MANCAL VALUE 0x1
  IDAC_BUF_CAL_CAL_CONFIG_MANCAL VALUE 0x2
  IDAC_BUF_CAL_AUTOCAL_ENABL VALUE 0x3
 CORR_BUF_CAL_EN BIT[5:4]
  CORR_BUF_CAL_CENTER_CODE VALUE 0x0
  CORR_BUF_CAL_MISSON_CONFIG_MANCAL VALUE 0x1
  CORR_BUF_CAL_CAL_CONFIG_MANCAL VALUE 0x2
  CORR_BUF_CAL_AUTOCAL_ENABL VALUE 0x3
 PWM_CAL_EN BIT[3:2]
  PWM_CAL_CENTER_CODE VALUE 0x0
  PWM_CAL_MISSON_CONFIG_MANCAL VALUE 0x1
  PWM_CAL_CAL_CONFIG_MANCAL VALUE 0x2
  PWM_CAL_AUTOCAL_ENABL VALUE 0x3
 PFM_CAL_EN BIT[1:0]
  PFM_CAL_CENTER_CODE VALUE 0x0
  PFM_CAL_MISSON_CONFIG_MANCAL VALUE 0x1
  PFM_CAL_CAL_CONFIG_MANCAL VALUE 0x2
  PFM_CAL_AUTOCAL_ENABL VALUE 0x3

CAL_CTL_2 ADDRESS 0x00E4 RW
CAL_CTL_2 RESET_VALUE 0x03
 REFDAC_CAL_EN BIT[3:2]
  REFDAC_CAL_USE_REFDAC_TRIM VALUE 0x0
  REFDAC_CAL_NOT_USED_1 VALUE 0x1
  REFDAC_CAL_NOT_USED_2 VALUE 0x2
  REFDAC_CAL_AUTOCAL_ENABL VALUE 0x3
 VDIP_CAL_EN BIT[1:0]
  VDIP_CAL_CENTER_CODE VALUE 0x0
  VDIP_CAL_MISSON_CONFIG_MANCAL VALUE 0x1
  VDIP_CAL_CAL_CONFIG_MANCAL VALUE 0x2
  VDIP_CAL_AUTOCAL_ENABL VALUE 0x3

MAN_CAL_VAL ADDRESS 0x00E5 RW
MAN_CAL_VAL RESET_VALUE 0x00
 MAN_CAL_VAL BIT[7:0]

CAL_CTL_1_SHADOW ADDRESS 0x00E7 RW
CAL_CTL_1_SHADOW RESET_VALUE 0x33
 DACMID_BUF_CAL_EN BIT[5:4]
 FRONT_BUF_CAL_EN BIT[3:2]
 ZX_CAL_EN BIT[1:0]

CAL_CTL_2_SHADOW ADDRESS 0x00E8 RW
CAL_CTL_2_SHADOW RESET_VALUE 0x00
 SAMPLE_OFFSET_CAL_EN BIT[2]
 ADC_REP_CAL_EN BIT[1]
 CL_REP_CAL_EN BIT[0]

REFDAC_CAL_VAL ADDRESS 0x00EA R
REFDAC_CAL_VAL RESET_VALUE 0x00
 REFDAC_CAL_VAL BIT[5:0]

VDIP_CAL_VAL ADDRESS 0x00EB R
VDIP_CAL_VAL RESET_VALUE 0x00
 VDIP_CAL_VAL BIT[3:0]

IDAC_CAL_VAL ADDRESS 0x00EC R
IDAC_CAL_VAL RESET_VALUE 0x00
 IDAC_CAL_VAL BIT[4:0]

CORR_CAL_VAL ADDRESS 0x00ED R
CORR_CAL_VAL RESET_VALUE 0x00
 CORR_CAL_VAL BIT[4:0]

PWM_CAL_VAL ADDRESS 0x00EE R
PWM_CAL_VAL RESET_VALUE 0x00
 PWM_CAL_VAL BIT[4:0]

PFM_CAL_VAL ADDRESS 0x00EF R
PFM_CAL_VAL RESET_VALUE 0x00
 PFM_CAL_VAL BIT[3:0]

TRIM_NUM ADDRESS 0x00F0 R
TRIM_NUM RESET_VALUE 0x02
 NUM_TRIM BIT[7:0]

REFDAC_TRIM ADDRESS 0x00F1 RW
REFDAC_TRIM RESET_VALUE 0x00
 REFDAC_TRIM_EN BIT[7]
  REFDAC_TRIM_EN_FALSE VALUE 0x0
  REFDAC_TRIM_EN_TRUE VALUE 0x1
 REFDAC_TRIM BIT[5:0]

RAMP_TRIM ADDRESS 0x00F2 RW
RAMP_TRIM RESET_VALUE 0x07
 RAMP_TRIM BIT[3:0]
  RAMP_TRIM_MINUS_350NA VALUE 0x0
  RAMP_TRIM_MINUS_300NA VALUE 0x1
  RAMP_TRIM_MINUS_250NA VALUE 0x2
  RAMP_TRIM_MINUS_200NA VALUE 0x3
  RAMP_TRIM_MINUS_150NA VALUE 0x4
  RAMP_TRIM_MINUS_100NA VALUE 0x5
  RAMP_TRIM_MINUS_50NA VALUE 0x6
  RAMP_TRIM_50NA VALUE 0x8
  RAMP_TRIM_100NA VALUE 0x9
  RAMP_TRIM_150NA VALUE 0xA
  RAMP_TRIM_200NA VALUE 0xB
  RAMP_TRIM_250NA VALUE 0xC
  RAMP_TRIM_300NA VALUE 0xD
  RAMP_TRIM_350NA VALUE 0xE
  RAMP_TRIM_400NA VALUE 0xF

S5_PS_BASE BASE 0x00012100 s5_psaddr 31:0

 s5_ps MODULE OFFSET=S5_PS_BASE+0x00000000 MAX=S5_PS_BASE+0x000000FF APRE=S5_PS_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM8950.S5_PS_BASE.S5_PS
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x02
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x1C
 TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x04
 SUBTYPE BIT[7:0]

STATUS_1 ADDRESS 0x0008 R
STATUS_1 RESET_VALUE 0xXX
 CAL_DONE_PS_FLAG BIT[7]
  CAL_DONE_NOT_COMPLETE VALUE 0x0
  CAL_DONE_COMPLETE VALUE 0x1
 SAMPLE_OFFSET_CAL_FAULT BIT[6]
  SAMPL_OFFSET_CAL_FAULT_FALSE VALUE 0x0
  SAMPL_OFFSET_CAL_FAULT_TRUE VALUE 0x1
 ADC_REP_CAL_FAULT BIT[5]
  ADC_REP_CAL_FAULT_FALSE VALUE 0x0
  ADC_REP_CAL_FAULT_TRUE VALUE 0x1
 DACMID_BUF_CAL_FAULT BIT[3]
  DACMID_BUF_CAL_FAULT_FALSE VALUE 0x0
  DACMID_BUF_CAL_FAULT_TRUE VALUE 0x1
 FRONT_BUF_CAL_FAULT BIT[2]
  FRONT_BUF_CAL_FAULT_FALSE VALUE 0x0
  FRONT_BUF_CAL_FAULT_TRUE VALUE 0x1
 CL_CAL_FAULT BIT[1]
  CL_CAL_FAULT_FALSE VALUE 0x0
  CL_CAL_FAULT_TRUE VALUE 0x1
 ZX_CAL_FAULT BIT[0]
  ZX_CAL_FAULT_FALSE VALUE 0x0
  ZX_CAL_FAULT_TRUE VALUE 0x1

STATUS_2 ADDRESS 0x0009 R
STATUS_2 RESET_VALUE 0xXX
 UNFILT_PHASE_CNT BIT[7:4]
 FILT_PHASE_CNT BIT[3:0]

VOLTAGE_CTL1 ADDRESS 0x0040 RW
VOLTAGE_CTL1 RESET_VALUE 0x00
 MV_RANGE BIT[0]
  LV_RANGE VALUE 0x0
  MV_RANGE VALUE 0x1

VOLTAGE_CTL2 ADDRESS 0x0041 RW
VOLTAGE_CTL2 RESET_VALUE 0xE5
 VSET BIT[7:0]

MODE_CTL ADDRESS 0x0045 RW
MODE_CTL RESET_VALUE 0x80
 NPM BIT[7]
  NPM_NOT_FORCED VALUE 0x0
  NPM_FORCED_IF_ENABL VALUE 0x1
 AUTO_MODE BIT[6]
  AUTO_MODE_FALSE VALUE 0x0
  AUTO_MODE_TRUE VALUE 0x1

FREQ_CTL ADDRESS 0x0050 RW
FREQ_CTL RESET_VALUE 0x05
 FREQ_CTL BIT[3:0]
  FS_6M4HZ VALUE 0x2
  FS_4M8HZ VALUE 0x3
  FS_3M2MHZ VALUE 0x5
  FS_1M6MHZ VALUE 0xB

MULTIPHASE_CTL ADDRESS 0x0051 RW
MULTIPHASE_CTL RESET_VALUE 0x00
 MULTIPHASE_EN BIT[7]
  SINGLE_PHASE_CONFIG VALUE 0x0
  MULTI_PHASE_CONFIG VALUE 0x1
 LUT_EN BIT[6]
  LUT_DISABL VALUE 0x0
  LUT_ENABL VALUE 0x1

PHASE_CTL ADDRESS 0x0052 RW
PHASE_CTL RESET_VALUE 0x02
 PHASE_CORR_EN BIT[1]
  VCORR_DISABL VALUE 0x0
  VCORR_ENABL VALUE 0x1
 PHASE_STANDBY_MODE BIT[0]
  STANDBY_OFF VALUE 0x0
  WARM_STANDBY VALUE 0x1

PHASE_ID ADDRESS 0x0053 RW
PHASE_ID RESET_VALUE 0x00
 PHASE_ID BIT[3:0]
  PHASE_NUMBER_1 VALUE 0x0
  PHASE_NUMBER_2 VALUE 0x1
  PHASE_NUMBER_3 VALUE 0x2
  PHASE_NUMBER_4 VALUE 0x3

PHASE_CNT_MAX ADDRESS 0x0054 RW
PHASE_CNT_MAX RESET_VALUE 0x00
 PHASE_CNT_MAX BIT[3:0]

PWM_CL_CTL ADDRESS 0x0060 RW
PWM_CL_CTL RESET_VALUE 0xAA
 HCPFM_CL BIT[7:4]
 PWM_CL BIT[3:0]

LPM_CL_CTL ADDRESS 0x0061 RW
LPM_CL_CTL RESET_VALUE 0x0F
 LPM_CL BIT[3:0]

AUTO_CTL_1 ADDRESS 0x0062 RW
AUTO_CTL_1 RESET_VALUE 0x8A
 LPM_EXIT_CL_CNT BIT[7:5]
  LPM_EXIT_CL_CNT_2 VALUE 0x0
  LPM_EXIT_CL_CNT_4 VALUE 0x1
  LPM_EXIT_CL_CNT_6 VALUE 0x2
  LPM_EXIT_CL_CNT_8 VALUE 0x3
  LPM_EXIT_CL_CNT_12 VALUE 0x4
  LPM_EXIT_CL_CNT_16 VALUE 0x5
  LPM_EXIT_CL_CNT_24 VALUE 0x6
  LPM_EXIT_CL_CNT_32 VALUE 0x7
 LPM_ENTRY_DCM_CNT BIT[4:2]
  LPM_ENTRY_CYCLES_1 VALUE 0x0
  LPM_ENTRY_CYCLES_5 VALUE 0x1
  LPM_ENTRY_CYCLES_9 VALUE 0x2
  LPM_ENTRY_CYCLES_13 VALUE 0x3
  LPM_ENTRY_CYCLES_17 VALUE 0x4
  LPM_ENTRY_CYCLES_21 VALUE 0x5
  LPM_ENTRY_CYCLES_25 VALUE 0x6
  LPM_ENTRY_CYCLES_29 VALUE 0x7
 LPM_ENTRY_DCM_RST BIT[1:0]
  LPM_ENTRY_CYCLES_RST_IN_1 VALUE 0x0
  LPM_ENTRY_CYCLES_RST_IN_2 VALUE 0x1
  LPM_ENTRY_CYCLES_RST_IN_4 VALUE 0x2
  LPM_ENTRY_CYCLES_RST_IN_8 VALUE 0x3

LPM_ADC_VAL ADDRESS 0x0063 RW
LPM_ADC_VAL RESET_VALUE 0x0A
 LPM_ENTRY_ADC_VAL BIT[5:0]

LPM_ADC_CTL ADDRESS 0x0064 RW
LPM_ADC_CTL RESET_VALUE 0x02
 LPM_ENTRY_ADC_DIV BIT[1:0]
  LPM_REC_FILT_2 VALUE 0x0
  LPM_REC_FILT_4 VALUE 0x1
  LPM_REC_FILT_8 VALUE 0x2
  LPM_REC_FILT_16 VALUE 0x3

ACTIVITY_DETECT ADDRESS 0x0065 RW
ACTIVITY_DETECT RESET_VALUE 0x09
 ACT_LOW_TIMER BIT[3:2]
  ACT_LO_2_CYC VALUE 0x0
  ACT_LO_4_CYC VALUE 0x1
  ACT_LO_8_CYC VALUE 0x2
  ACT_LO_16_CYC VALUE 0x3
 ACT_HIGH_TIMER BIT[1:0]
  ACT_HI_1_CYC VALUE 0x0
  ACT_HI_2_CYC VALUE 0x1
  ACT_HI_3_CYC VALUE 0x2
  ACT_HI_4_CYC VALUE 0x3

LPM_CFG ADDRESS 0x0068 RW
LPM_CFG RESET_VALUE 0x00
 PFM_BIAS_CFG BIT[3]
  PFM_BIAS_LO VALUE 0x0
  PFM_BIAS_HI VALUE 0x1
 LEGACY BIT[2]
  LEGACY_PFM_DISABL VALUE 0x0
  LEGACY_PFM_ENABL VALUE 0x1
 TOFF BIT[1:0]
  TOFF_1X VALUE 0x0
  TOFF_1P5X VALUE 0x1
  TOFF_2X VALUE 0x2
  TOFF_3X VALUE 0x3

FSM_MINON_CFG ADDRESS 0x0070 RW
FSM_MINON_CFG RESET_VALUE 0x1A
 CL_EXTEND_BLANK BIT[4]
  CL_EXTEND_BLANK_DISABLED VALUE 0x0
  CL_EXTEND_BLANK_ENABLED VALUE 0x1
 N_MIN_ON_TIME BIT[3:2]
  NMOS_MIN_ON_TIME_10NS VALUE 0x0
  NMOS_MIN_ON_TIME_20NS VALUE 0x1
  NMOS_MIN_ON_TIME_30NS VALUE 0x2
  NMOS_MIN_ON_TIME_40NS VALUE 0x3
 P_MIN_ON_TIME BIT[1:0]
  PMOS_MIN_ON_TIME_10NS VALUE 0x0
  PMOS_MIN_ON_TIME_20NS VALUE 0x1
  PMOS_MIN_ON_TIME_30NS VALUE 0x2
  PMOS_MIN_ON_TIME_40NS VALUE 0x3

ZX_CAL_CFG ADDRESS 0x0073 RW
ZX_CAL_CFG RESET_VALUE 0x00
 ZX_VOS_NOM BIT[5:0]

NONOVLAP_CFG ADDRESS 0x0074 RW
NONOVLAP_CFG RESET_VALUE 0x15
 ADC_PEAK_SAMPLE BIT[4]
  SAMPLE_AVG_SEL VALUE 0x0
  SAMPLE_PEAK_SEL VALUE 0x1
 NDRV_ON_DEL BIT[3:2]
  NDRV_ON_DEL_0NS VALUE 0x0
  NDRV_ON_DEL_0P5NS VALUE 0x1
  NDRV_ON_DEL_1NS VALUE 0x2
  NDRV_ON_DEL_2NS VALUE 0x3
 PDRV_ON_DEL BIT[1:0]
  PDRV_ON_DEL_0NS VALUE 0x0
  PDRV_ON_DEL_0P5NS VALUE 0x1
  PDRV_ON_DEL_1NS VALUE 0x2
  PDRV_ON_DEL_2NS VALUE 0x3

ADC_FRONT_CFG ADDRESS 0x0075 RW
ADC_FRONT_CFG RESET_VALUE 0x2D
 REP_FILT_CFG BIT[5:3]
 ADC_FILT_CFG BIT[2:0]

P0_LUT_IN ADDRESS 0x0078 R
P0_LUT_IN RESET_VALUE 0xXX
 P0_LUT_IN BIT[5:0]

MPH_STROBE ADDRESS 0x0079 RW
MPH_STROBE RESET_VALUE 0x00
 MPH_STROBE BIT[0]

LUT_OUT ADDRESS 0x007A R
LUT_OUT RESET_VALUE 0xXX
 LUT_OUT BIT[5:0]

ADC_OUT ADDRESS 0x007B R
ADC_OUT RESET_VALUE 0xXX
 ADC_OUT BIT[6:0]

ADC_FRC ADDRESS 0x007C RW
ADC_FRC RESET_VALUE 0x00
 ADC_FRC_EN BIT[7]
  DAC_FRC_DISABL VALUE 0x0
  DAC_FRC_ENABL VALUE 0x1
 ADC_FRC_DATA BIT[5:0]

MP_CORR_DFT ADDRESS 0x007D RW
MP_CORR_DFT RESET_VALUE 0x00
 CORR_FRC BIT[1:0]
  CORR_FRC_NORMAL VALUE 0x0
  CORR_FRC_CHECKER1 VALUE 0x1
  CORR_FRC_CHECKER2 VALUE 0x2

DAC_DATA ADDRESS 0x007E R
DAC_DATA RESET_VALUE 0xXX
 DAC_DATA BIT[5:0]

DAC_FRC ADDRESS 0x007F RW
DAC_FRC RESET_VALUE 0x00
 DAC_FRC_EN BIT[7]
  ADC_FRC_DISABL VALUE 0x0
  ADC_FRC_ENABL VALUE 0x1
 DAC_FRC_DATA BIT[6:0]

LUT_DAC_PT_0 ADDRESS 0x0080 RW
LUT_DAC_PT_0 RESET_VALUE 0x12
 DAC_PT_0 BIT[5:0]

LUT_DAC_PT_1 ADDRESS 0x0081 RW
LUT_DAC_PT_1 RESET_VALUE 0x12
 DAC_PT_1 BIT[5:0]

LUT_DAC_PT_2 ADDRESS 0x0082 RW
LUT_DAC_PT_2 RESET_VALUE 0x0C
 DAC_PT_2 BIT[5:0]

LUT_DAC_PT_3 ADDRESS 0x0083 RW
LUT_DAC_PT_3 RESET_VALUE 0x3F
 DAC_PT_3 BIT[5:0]

LUT_ADC_PT_1 ADDRESS 0x0087 RW
LUT_ADC_PT_1 RESET_VALUE 0x09
 ADC_PT_1 BIT[5:0]

LUT_ADC_PT_2 ADDRESS 0x0088 RW
LUT_ADC_PT_2 RESET_VALUE 0x0A
 ADC_PT_2 BIT[5:0]

LUT_ADC_PT_3 ADDRESS 0x0089 RW
LUT_ADC_PT_3 RESET_VALUE 0x3F
 ADC_PT_3 BIT[5:0]

LUT_SLOPE_HI_0 ADDRESS 0x008C RW
LUT_SLOPE_HI_0 RESET_VALUE 0x00
 SLOPE_HI_0 BIT[6:0]

LUT_SLOPE_LO_0 ADDRESS 0x008D RW
LUT_SLOPE_LO_0 RESET_VALUE 0x00
 SLOPE_LO_0 BIT[5:0]

LUT_SLOPE_HI_1 ADDRESS 0x008E RW
LUT_SLOPE_HI_1 RESET_VALUE 0x46
 SLOPE_HI_1 BIT[6:0]

LUT_SLOPE_LO_1 ADDRESS 0x008F RW
LUT_SLOPE_LO_1 RESET_VALUE 0x00
 SLOPE_LO_1 BIT[5:0]

LUT_SLOPE_HI_2 ADDRESS 0x0090 RW
LUT_SLOPE_HI_2 RESET_VALUE 0x00
 SLOPE_HI_2 BIT[6:0]

LUT_SLOPE_LO_2 ADDRESS 0x0091 RW
LUT_SLOPE_LO_2 RESET_VALUE 0x3D
 SLOPE_LO_2 BIT[5:0]

MPHASE_PI_CFG1 ADDRESS 0x0096 RW
MPHASE_PI_CFG1 RESET_VALUE 0x67
 A_COEFFICIENT BIT[7:0]

MPHASE_PI_CFG4 ADDRESS 0x0097 RW
MPHASE_PI_CFG4 RESET_VALUE 0x64
 B_COEFFICIENT BIT[7:0]

MPHASE_PHASE_CNT ADDRESS 0x0098 RW
MPHASE_PHASE_CNT RESET_VALUE 0x06
 PHASE_CNT_FILT_NPM BIT[3:2]
  PH_CNT_FILT_NPM_2P5US VALUE 0x0
  PH_CNT_FILT_NPM_10US VALUE 0x1
  PH_CNT_FILT_NPM_40US VALUE 0x2
  PH_CNT_FILT_NPM_160US VALUE 0x3
 PHASE_CNT_FILT_LPM BIT[1:0]
  PH_CNT_FILT_LPM_2P5US VALUE 0x0
  PH_CNT_FILT_LPM_10US VALUE 0x1
  PH_CNT_FILT_LPM_40US VALUE 0x2
  PH_CNT_FILT_LPM_160US VALUE 0x3

EN_OPTIONS_DFT_1 ADDRESS 0x00A8 RW
EN_OPTIONS_DFT_1 RESET_VALUE 0x04
 ADAPT_ZX_TEST_EN BIT[7:6]
  ADAPT_ZX_TEST_DISABL VALUE 0x0
  ADAPT_ZX_TEST_FORCE_CLK VALUE 0x1
  ADAPT_ZX_TEST_FORCE_CLK_MASK_LO VALUE 0x2
  ADAPT_ZX_TEST_FORCE_CLK_MASK_HI VALUE 0x3
 ADAPT_ZX_EN BIT[5]
  ADAPT_ZX_DISABL VALUE 0x0
  ADAPT_ZX_ENABL VALUE 0x1
 FOLDBACK_FRC BIT[4]
  FORCE_FOLDBACK_DISABL VALUE 0x0
  FORCE_FOLDBACK_ENABL VALUE 0x1
 CL_CFG BIT[3:2]
  CL_COMP_DISABL VALUE 0x0
  CL_COMP_ENABL VALUE 0x1
  CL_COMP_ENABL_FRC_LO VALUE 0x2
  CL_COMP_ENABL_FRC_HI VALUE 0x3
 ZX_CFG BIT[1:0]
  ZX_COMP_ENABL_ONLY_FOR_PWM_LPM_BURSTS_WARMUP VALUE 0x0
  ZX_COMP_ENABL VALUE 0x1
  ZX_COMP_ENABL_FRC_LO VALUE 0x2
  ZX_COMP_ENABL_FRC_HI VALUE 0x3

EN_OPTIONS_DFT_2 ADDRESS 0x00A9 RW
EN_OPTIONS_DFT_2 RESET_VALUE 0xB3
 PFM_ENTRY_ADC_EN BIT[7]
  PFM_ENTRY_ADC_DISABL VALUE 0x0
  PFM_ENTRY_ADC_ENABL VALUE 0x1
 PFM_ENTRY_DCM_EN BIT[6]
  PFM_ENTRY_DCM_DISABL VALUE 0x0
  PFM_ENTRY_DCM_ENABL VALUE 0x1
 PFM_EXIT_CL_EN BIT[5]
  PFM_EXIT_CL_DISABL VALUE 0x0
  PFM_EXIT_CL_ENABL VALUE 0x1
 ADC_DACTOP_ISRC_CFG BIT[4]
  DACTOP_ISRC_DISABL VALUE 0x0
  DACTOP_ISRC_ENABL VALUE 0x1
 ADC_DACMID_BUF_TRI BIT[3]
  DACMID_BUF_NORM VALUE 0x0
  DACMID_BUF_TRI VALUE 0x1
 ADC_SAMPLE_BUF_TRI BIT[2]
  SAMPLE_BUF_NORM VALUE 0x0
  SAMPLE_BUF_TRI VALUE 0x1
 ADC_DAC2COMP_SW_EN BIT[1]
  DAC2COMP_SW_OPEN VALUE 0x0
  DAC2COMP_SW_NORM VALUE 0x1
 FULL_FET_SEL BIT[0]

ZX_ADAPT_CTL ADDRESS 0x00AA RW
ZX_ADAPT_CTL RESET_VALUE 0x1A
 ZX_SAMPLE_CTL BIT[5:4]
  ZX_SAMPLE_DELAY_TIME_UNIT_ILLEGAL VALUE 0x0
  ZX_SAMPLE_DELAY_TIME_UNIT_10NS VALUE 0x1
  ZX_SAMPLE_DELAY_TIME_UNIT_20NS VALUE 0x2
  ZX_SAMPLE_DELAY_TIME_UNIT_30NS VALUE 0x3
 ZX_UP_CYCLES BIT[3:2]
  ZX_UP_CYCLES_4 VALUE 0x0
  ZX_UP_CYCLES_12 VALUE 0x1
  ZX_UP_CYCLES_20 VALUE 0x2
  ZX_UP_CYCLES_28 VALUE 0x3
 ZX_DOWN_CYCLES BIT[1:0]
  ZX_DOWN_CYCLES_4 VALUE 0x0
  ZX_DOWN_CYCLES_12 VALUE 0x1
  ZX_DOWN_CYCLES_20 VALUE 0x2
  ZX_DOWN_CYCLES_28 VALUE 0x3

ZX_ADAPT_VAL ADDRESS 0x00AB R
ZX_ADAPT_VAL RESET_VALUE 0x00
 ZX_ADAPT_VAL BIT[5:0]

ADC_CLK_CTL ADDRESS 0x00AC RW
ADC_CLK_CTL RESET_VALUE 0x03
 ADC_PULSE_SKIP_CLK_EN BIT[1]
  ADC_PULS_SKIP_CLK_DISABL VALUE 0x0
  ADC_PULS_SKIP_CLK_ENABL VALUE 0x1
 ADC_CLK_SEL BIT[0]
  ADC_SEL_19P2 VALUE 0x0
  ADC_SEL_38P4 VALUE 0x1

ATEST12 ADDRESS 0x00B0 RW
ATEST12 RESET_VALUE 0x00
 ATEST2 BIT[3:2]
  ATEST2_NORMAL_OP VALUE 0x0
  ATEST2_ADC_DACTOP VALUE 0x1
  ATEST2_NOT_USED VALUE 0x2
  ATEST2_NOT_USED2 VALUE 0x3
 ATEST1 BIT[1:0]
  ATEST1_NORMAL_OP VALUE 0x0
  ATEST1_ADC_DACOUT VALUE 0x1
  ATEST1_NOT_USED VALUE 0x2
  ATEST1_NOT_USED2 VALUE 0x3

ATEST34 ADDRESS 0x00B1 RW
ATEST34 RESET_VALUE 0x00
 ATEST4 BIT[3:2]
  ATEST4_NOT_CONNECTED_FOR_NORMAL_OP VALUE 0x0
  ATEST4_PGND VALUE 0x1
  ATEST4_VDDIN VALUE 0x2
  ATEST4_NOT_USED VALUE 0x3
 ATEST3 BIT[1:0]
  ATEST3_NOT_CONNECTED_FOR_NORMAL_OP VALUE 0x0
  ATEST3_VSW VALUE 0x1
  ATEST3_ADC_COMP_PLUS VALUE 0x2
  ATEST3_NOT_USED_2 VALUE 0x3

DTEST12 ADDRESS 0x00B2 RW
DTEST12 RESET_VALUE 0x00
 DTEST2 BIT[6:4]
  DTEST2_UNCONNECTED VALUE 0x0
  DTEST2_DTEST_ADC_2 VALUE 0x1
  DTEST2_ZX_COMP_OUTPUT VALUE 0x2
  DTEST2_CLK_19P2_DTEST VALUE 0x3
  DTEST2_MP_ACTIVE_PHASE_CNT_OUT_1 VALUE 0x4
  DTEST2_MP_NPM_REQ_TO_CTRL VALUE 0x5
  DTEST2_ADC_DATA_VALID VALUE 0x6
  DTEST2_LUT_DATA_STREAM VALUE 0x7
 DTEST1 BIT[2:0]
  DTEST1_UNCONNECTED VALUE 0x0
  DTEST1_DTEST_ADC_1 VALUE 0x1
  DTEST1_CL_COMP_OUTPUT VALUE 0x2
  DTEST1_PFM_ENTRY_TRIG_TO_CTRL VALUE 0x3
  DTEST1_MP_ACTIVE_PHASE_CNT_OUT_0 VALUE 0x4
  DTEST1_LUT_DATA_VALID VALUE 0x5
  DTEST1_ADC_DATA_STREAM VALUE 0x6
  DTEST1_ACTIVITY_FLAG VALUE 0x7

DTEST43 ADDRESS 0x00B3 RW
DTEST43 RESET_VALUE 0x00
 DTEST4 BIT[6:4]
  DTEST4_UNCONNECTED VALUE 0x0
  DTEST4_ADC_DTEST_SELECT_0 VALUE 0x1
  DTEST4_ADC_DTEST_SELECT_1 VALUE 0x2
  DTEST4_ADC_DTEST_SELECT_2 VALUE 0x3
  DTEST4_MP_ACTIVE_PHASE_CNT_OUT_3 VALUE 0x4
  DTEST4_FRONT_BUF_DFT VALUE 0x5
  DTEST4_DAC_DATA_STREAM VALUE 0x6
  DTEST4_REC_AVERAGE_STREAM VALUE 0x7
 DTEST3 BIT[2:0]
  DTEST3_UNCONNECTED VALUE 0x0
  DTEST3_DTEST_ADC_3 VALUE 0x1
  DTEST3_DTEST_ADC_4 VALUE 0x2
  DTEST3_PFM_EXIT_TRIG_FROM_CTRL VALUE 0x3
  DTEST3_MP_ACTIVE_PHASE_CNT_OUT_2 VALUE 0x4
  DTEST3_DAC_DATA_VALID VALUE 0x5
  DTEST3_PHASE_ERR_STREAM VALUE 0x6
  DTEST3_DACMID_BUF_DFT VALUE 0x7

GANG_CTL1 ADDRESS 0x00C0 RW
GANG_CTL1 RESET_VALUE 0x20
 GANG_LEADER_PID BIT[7:0]

GANG_CTL2 ADDRESS 0x00C1 RW
GANG_CTL2 RESET_VALUE 0x00
 GANG_EN BIT[7]
  GANG_EN_FALSE VALUE 0x0
  GANG_EN_TRUE VALUE 0x1

SEC_ACCESS ADDRESS 0x00D0 W
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
 FOLLOW_WARM_RB BIT[2]
 FOLLOW_SHUTDOWN1_RB BIT[1]
 FOLLOW_SHUTDOWN2_RB BIT[0]

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]

CAL_REQUEST ADDRESS 0x00E2 W
CAL_REQUEST RESET_VALUE 0x00
 CAL_REQUEST BIT[7]
  CAL_REQUEST_FALSE VALUE 0x0
  CAL_REQUEST_TRUE VALUE 0x1

MAN_CAL_VAL ADDRESS 0x00E5 RW
MAN_CAL_VAL RESET_VALUE 0x00
 MAN_CAL_VAL BIT[7:0]

REPLICA_CFG ADDRESS 0x00E6 RW
REPLICA_CFG RESET_VALUE 0x01
 ADC_REP_SEL BIT[0]
  ADC_REP_SEL_DISABL VALUE 0x0
  ADC_REP_SEL_ENABL VALUE 0x1

CAL_CTL_1 ADDRESS 0x00E7 RW
CAL_CTL_1 RESET_VALUE 0x33
 DACMID_BUF_CAL_EN BIT[5:4]
  DACMID_BUF_CAL_CENTER_CODE VALUE 0x0
  DACMID_BUF_CAL_MISSON_CONFIG_MANCAL VALUE 0x1
  DACMID_BUF_CAL_CAL_CONFIG_MANCAL VALUE 0x2
  DACMID_BUF_CAL_AUTOCAL_ENABL VALUE 0x3
 FRONT_BUF_CAL_EN BIT[3:2]
  FRONT_BUF_CAL_USE_SAMPLE_OFFSET_TRIM VALUE 0x0
  FRONT_BUF_CAL_MISSON_CONFIG_MANCAL VALUE 0x1
  FRONT_BUF_CAL_CAL_CONFIG_MANCAL VALUE 0x2
  FRONT_BUF_CAL_AUTOCAL_ENABL VALUE 0x3
 ZX_CAL_EN BIT[1:0]
  ZX_CAL_USE_ZX_TRIM VALUE 0x0
  ZX_CAL_USE_ZX_TRIM_2 VALUE 0x1
  ZX_CAL_MANUALCAL_USE_ZX_TRIM VALUE 0x2
  ZX_CAL_AUTOCAL_ENABL VALUE 0x3

CAL_CTL_2 ADDRESS 0x00E8 RW
CAL_CTL_2 RESET_VALUE 0x00
 SAMPLE_OFFSET_CAL_EN BIT[2]
  SAMPL_OFFSET_CAL_MISSON_MODE VALUE 0x0
  SAMPL_OFFSET_CAL_AUTOCAL_ENABL VALUE 0x1
 ADC_REP_CAL_EN BIT[1]
  ADC_REP_CAL_MISSON_MODE VALUE 0x0
  ADC_REP_CAL_AUTOCAL_ENABL VALUE 0x1
 CL_REP_CAL_EN BIT[0]
  CL_REP_CAL_MISSON_MODE VALUE 0x0
  CL_REP_CAL_AUTOCAL_ENABL VALUE 0x1

SAMPLE_OFFSET_CAL_VAL ADDRESS 0x00E9 R
SAMPLE_OFFSET_CAL_VAL RESET_VALUE 0x00
 SAMPLE_OFFSET_CAL_VAL BIT[4:0]

REPLICA_CAL_VAL ADDRESS 0x00EA R
REPLICA_CAL_VAL RESET_VALUE 0x00
 REPLICA_CAL_VAL BIT[3:0]

DACMID_BUF_CAL_VAL ADDRESS 0x00EC R
DACMID_BUF_CAL_VAL RESET_VALUE 0x00
 DACMID_BUF_CAL_VAL BIT[4:0]

FRONT_BUF_CAL_VAL ADDRESS 0x00ED R
FRONT_BUF_CAL_VAL RESET_VALUE 0x00
 FRONT_BUF_CAL_VAL BIT[4:0]

CL_CAL_VAL ADDRESS 0x00EE R
CL_CAL_VAL RESET_VALUE 0x00
 CL_CAL_VAL BIT[4:0]

ZX_CAL_VAL ADDRESS 0x00EF R
ZX_CAL_VAL RESET_VALUE 0x00
 ZX_CAL_VAL BIT[5:0]

TRIM_NUM ADDRESS 0x00F0 R
TRIM_NUM RESET_VALUE 0x04
 NUM_TRIM BIT[7:0]

ZX_TRIM ADDRESS 0x00F1 RW
ZX_TRIM RESET_VALUE 0x00
 ZX_TRIM BIT[5:0]

CL_TRIM ADDRESS 0x00F2 RW
CL_TRIM RESET_VALUE 0x00
 CL_TRIM BIT[4:0]

REPLICA_TRIM ADDRESS 0x00F3 RW
REPLICA_TRIM RESET_VALUE 0x00
 REPLICA_TRIM BIT[3:0]

SAMPLE_OFFSET_TRIM ADDRESS 0x00F4 RW
SAMPLE_OFFSET_TRIM RESET_VALUE 0x00
 SAMPLE_OFFSET_TRIM BIT[4:0]

S5_FREQ_BASE BASE 0x00012200 s5_freqaddr 31:0

 s5_freq MODULE OFFSET=S5_FREQ_BASE+0x00000000 MAX=S5_FREQ_BASE+0x000000FF APRE=S5_FREQ_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM8950.S5_FREQ_BASE.S5_FREQ
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x02
 DIG_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x1D
 TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x19
 SUBTYPE BIT[7:0]

CLK_ENABLE ADDRESS 0x0046 RW
CLK_ENABLE RESET_VALUE 0x01
 EN_CLK_INT BIT[7]
  FORCE_EN_DISABLED VALUE 0x0
  FORCE_EN_ENABLED VALUE 0x1
 FOLLOW_CLK_SX_REQ BIT[0]
  FALLOW_CLK_REQ_DISABLED VALUE 0x0
  FALLOW_CLK_REQ_ENABLED VALUE 0x1

CLK_DIV ADDRESS 0x0050 RW
CLK_DIV RESET_VALUE 0x05
 CLK_DIV BIT[3:0]
  FREQ_9M6HZ_0 VALUE 0x0
  FREQ_9M6HZ VALUE 0x1
  FREQ_6M4HZ VALUE 0x2
  FREQ_4M8HZ VALUE 0x3
  FREQ_3M8HZ VALUE 0x4
  FREQ_3M2HZ VALUE 0x5
  FREQ_2M7HZ VALUE 0x6
  FREQ_2M4HZ VALUE 0x7
  FREQ_2M1HZ VALUE 0x8
  FREQ_1M9HZ VALUE 0x9
  FREQ_1M7HZ VALUE 0xA
  FREQ_1M6HZ VALUE 0xB
  FREQ_1M5HZ VALUE 0xC
  FREQ_1M4HZ VALUE 0xD
  FREQ_1M3HZ VALUE 0xE
  FREQ_1M2HZ VALUE 0xF

CLK_PHASE ADDRESS 0x0051 RW
CLK_PHASE RESET_VALUE 0x03
 CLK_PHASE BIT[3:0]

GANG_CTL1 ADDRESS 0x00C0 RW
GANG_CTL1 RESET_VALUE 0x20
 GANG_LEADER_PID BIT[7:0]

GANG_CTL2 ADDRESS 0x00C1 RW
GANG_CTL2 RESET_VALUE 0x80
 GANG_EN BIT[7]
  GANGING_DISABLED VALUE 0x0
  GANGING_ENABLED VALUE 0x1

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  NORMAL_OPERATION VALUE 0x0
  SOFT_RESET_ASSERTED VALUE 0x1

TEST1 ADDRESS 0x00E2 RW
TEST1 RESET_VALUE 0x00
 EN_DTEST BIT[7]
  DTEST_DISABLED VALUE 0x0
  DTEST_ENABLED VALUE 0x1
 DTEST_SEL BIT[6:5]
  DRIVE_DTEST1 VALUE 0x0
  DRIVE_DTEST2 VALUE 0x1
  DRIVE_DTEST3 VALUE 0x2
  DRIVE_DTEST4 VALUE 0x3

S6_CTRL_BASE BASE 0x00012300 s6_ctrladdr 31:0

 s6_ctrl MODULE OFFSET=S6_CTRL_BASE+0x00000000 MAX=S6_CTRL_BASE+0x000000FF APRE=S6_CTRL_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM8950.S6_CTRL_BASE.S6_CTRL
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x04
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x01
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x01
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x1C
 TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x09
 SUBTYPE BIT[7:0]

STATUS_1 ADDRESS 0x0008 R
STATUS_1 RESET_VALUE 0xXX
 VREG_READY_FLAG BIT[7]
  VREG_READY_FLAG_FALSE VALUE 0x0
  VREG_READY_FLAG_TRUE VALUE 0x1
 VREG_FAULT_FLAG BIT[6]
  VREG_FAULT_FLAG_FALSE VALUE 0x0
  VREG_FAULT_FLAG_TRUE VALUE 0x1
 NPM_FLAG BIT[1]
  NPM_FLAG_FALSE VALUE 0x0
  NPM_FLAG_TRUE VALUE 0x1
 STEPPER_DONE_FLAG BIT[0]
  STEPPER_DONE_FLAG_FALSE VALUE 0x0
  STEPPER_DONE_FLAG_TRUE VALUE 0x1

STATUS_2 ADDRESS 0x0009 R
STATUS_2 RESET_VALUE 0xXX
 ILS_FLAG BIT[4]
  ILS_FLAG_FALSE VALUE 0x0
  ILS_FLAG_TRUE VALUE 0x1
 ULS_FLAG BIT[3]
  ULS_FLAG_FALSE VALUE 0x0
  ULS_FLAG_TRUE VALUE 0x1
 LLS_FLAG BIT[2]
  LLS_FLAG_FALSE VALUE 0x0
  LLS_FLAG_TRUE VALUE 0x1
 GPL_HI_FLAG BIT[1]
  GPL_HI_FLAG_FALSE VALUE 0x0
  GPL_HI_FLAG_TRUE VALUE 0x1
 GPL_LO_FLAG BIT[0]
  GPL_LO_FLAG_FALSE VALUE 0x0
  GPL_LO_FLAG_TRUE VALUE 0x1

STATUS_3 ADDRESS 0x000A R
STATUS_3 RESET_VALUE 0xXX
 REFDAC_CAL_FAULT BIT[7]
  REFDAC_CAL_FAULT_FALSE VALUE 0x0
  REFDAC_CAL_FAULT_TRUE VALUE 0x1
 VDIP_CAL_FAULT BIT[6]
  VDIP_CAL_FAULT_FALSE VALUE 0x0
  VDIP_CAL_FAULT_TRUE VALUE 0x1
 IDAC_CAL_FAULT BIT[5]
  IDAC_CAL_FAULT_FALSE VALUE 0x0
  IDAC_CAL_FAULT_TRUE VALUE 0x1
 CORR_CAL_FAULT BIT[4]
  CORR_CAL_FAULT_FALSE VALUE 0x0
  CORR_CAL_FAULT_TRUE VALUE 0x1
 PWM_CAL_FAULT BIT[3]
  PWM_CAL_FAULT_FALSE VALUE 0x0
  PWM_CAL_FAULT_TRUE VALUE 0x1
 PFM_CAL_FAULT BIT[2]
  PFM_CAL_FAULT_FALSE VALUE 0x0
  PFM_CAL_FAULT_TRUE VALUE 0x1
 CAL_DONE_FLAG BIT[0]
  CTL_CAL_DONE_FLAG_FALSE VALUE 0x0
  CTL_CAL_DONE_FLAG_TRUE VALUE 0x1

STATUS_4 ADDRESS 0x000B R
STATUS_4 RESET_VALUE 0x0X
 MODE_FSM_3 BIT[3]
  MODE_FSM_3_IS_0 VALUE 0x0
  MODE_FSM_3_IS_1 VALUE 0x1
 MODE_FSM_2 BIT[2]
  MODE_FSM_2_IS_0 VALUE 0x0
  MODE_FSM_2_IS_1 VALUE 0x1
 MODE_FSM_1 BIT[1]
  MODE_FSM_1_IS_0 VALUE 0x0
  MODE_FSM_1_IS_1 VALUE 0x1
 MODE_FSM_0 BIT[0]
  MODE_FSM_0_IS_0 VALUE 0x0
  MODE_FSM_0_IS_1 VALUE 0x1

STATUS_5 ADDRESS 0x000C R
STATUS_5 RESET_VALUE 0x0X
 READY_PHASE_CNT BIT[3:0]

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x0X
 VREG_FAULT_INT BIT[2]
  VREG_FAULT_INT_FALSE VALUE 0x0
  VREG_FAULT_INT_TRUE VALUE 0x1
 VREG_READY_INT BIT[1]
  VREG_READY_INT_FALSE VALUE 0x0
  VREG_READY_INT_TRUE VALUE 0x1
 VREG_ERROR_INT BIT[0]
  VREG_ERROR_INT_FALSE VALUE 0x0
  VREG_ERROR_INT_TRUE VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
 VREG_FAULT_INT BIT[2]
  VREG_FAULT_INT_LEVEL_TRIGGERED VALUE 0x0
  VREG_FAULT_INT_EDGE_TRIGGERED VALUE 0x1
 VREG_READY_INT BIT[1]
  VREG_READY_INT_LEVEL_TRIGGERED VALUE 0x0
  VREG_READY_INT_EDGE_TRIGGERED VALUE 0x1
 VREG_ERROR_INT BIT[0]
  VREG_ERROR_INT_LEVEL_TRIGGERED VALUE 0x0
  VREG_ERROR_INT_EDGE_TRIGGERED VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 VREG_FAULT_INT BIT[2]
  VREG_FAULT_INT_RISING_EDGE_TRIGGER_DISABL VALUE 0x0
  VREG_FAULT_INT_RISING_EDGE_TRIGGER_ENABL VALUE 0x1
 VREG_READY_INT BIT[1]
  VREG_READY_INT_RISING_EDGE_TRIGGER_DISABL VALUE 0x0
  VREG_READY_INT_RISING_EDGE_TRIGGER_ENABL VALUE 0x1
 VREG_ERROR_INT BIT[0]
  VREG_ERROR_INT_RISING_EDGE_TRIGGER_DISABL VALUE 0x0
  VREG_ERROR_INT_RISING_EDGE_TRIGGER_ENABL VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
 VREG_FAULT_INT BIT[2]
  VREG_FAULT_INT_FALLING_EDGE_TRIGGER_DISABL VALUE 0x0
  VREG_FAULT_INT_FALLING_EDGE_TRIGGER_ENABL VALUE 0x1
 VREG_READY_INT BIT[1]
  VREG_READY_INT_FALLING_EDGE_TRIGGER_DISABL VALUE 0x0
  VREG_READY_INT_FALLING_EDGE_TRIGGER_ENABL VALUE 0x1
 VREG_ERROR_INT BIT[0]
  VREG_ERROR_INT_FALLING_EDGE_TRIGGER_DISABL VALUE 0x0
  VREG_ERROR_INT_FALLING_EDGE_TRIGGER_ENABL VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 VREG_FAULT_INT BIT[2]
 VREG_READY_INT BIT[1]
 VREG_ERROR_INT BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 VREG_FAULT_INT BIT[2]
  VREG_FAULT_INT_DISABL VALUE 0x0
  VREG_FAULT_INT_ENABL VALUE 0x1
 VREG_READY_INT BIT[1]
  VREG_READY_INT_DISABL VALUE 0x0
  VREG_READY_INT_ENABL VALUE 0x1
 VREG_ERROR_INT BIT[0]
  VREG_ERROR_INT_DISABL VALUE 0x0
  VREG_ERROR_INT_ENABL VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 VREG_FAULT_INT BIT[2]
  VREG_FAULT_INT_DISABL VALUE 0x0
  VREG_FAULT_INT_ENABL VALUE 0x1
 VREG_READY_INT BIT[1]
  VREG_READY_INT_DISABL VALUE 0x0
  VREG_READY_INT_ENABL VALUE 0x1
 VREG_ERROR_INT BIT[0]
  VREG_ERROR_INT_DISABL VALUE 0x0
  VREG_ERROR_INT_ENABL VALUE 0x1

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 VREG_FAULT_INT BIT[2]
  VREG_FAULT_INT_NOT_TRIGGERED VALUE 0x0
  VREG_FAULT_INT_TRIGGERED_AND_LATCHED VALUE 0x1
 VREG_READY_INT BIT[1]
  VREG_READY_INT_NOT_TRIGGERED VALUE 0x0
  VREG_READY_INT_TRIGGERED_AND_LATCHED VALUE 0x1
 VREG_ERROR_INT BIT[0]
  VREG_ERROR_INT_NOT_TRIGGERED VALUE 0x0
  VREG_ERROR_INT_TRIGGERED_AND_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 VREG_FAULT_INT BIT[2]
  VREG_FAULT_INT_NOT_PENDING VALUE 0x0
  VREG_FAULT_INT_PENDING VALUE 0x1
 VREG_READY_INT BIT[1]
  VREG_READY_INT_NOT_PENDING VALUE 0x0
  VREG_READY_INT_PENDING VALUE 0x1
 VREG_ERROR_INT BIT[0]
  VREG_ERROR_INT_NOT_PENDING VALUE 0x0
  VREG_ERROR_INT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]
  MID_0 VALUE 0x0
  MID_1 VALUE 0x1
  MID_2 VALUE 0x2
  MID_3 VALUE 0x3

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]
  INT_PRIORITY_0 VALUE 0x0
  INT_PRIORITY_1 VALUE 0x1

VOLTAGE_CTL1 ADDRESS 0x0040 RW
VOLTAGE_CTL1 RESET_VALUE 0x00
 MV_RANGE BIT[0]
  MV_RANGE_FALSE VALUE 0x0
  MV_RANGE_TRUE VALUE 0x1

VOLTAGE_CTL2 ADDRESS 0x0041 RW
VOLTAGE_CTL2 RESET_VALUE 0xE5
 VSET BIT[7:0]

VSET_VALID ADDRESS 0x0042 R
VSET_VALID RESET_VALUE 0xXX
 VSET_VALID BIT[7:0]

MPPFM_VOFFSET ADDRESS 0x0044 RW
MPPFM_VOFFSET RESET_VALUE 0x02
 MPPFM_VOFFSET BIT[2:0]
  VSETLO_0_LSB VALUE 0x0
  VSETLO_1_LSB VALUE 0x1
  VSETLO_2_LSB VALUE 0x2
  VSETLO_3_LSB VALUE 0x3
  VSETLO_4_LSB VALUE 0x4
  VSETLO_5_LSB VALUE 0x5
  VSETLO_6_LSB VALUE 0x6
  VSETLO_7_LSB VALUE 0x7

MODE_CTL ADDRESS 0x0045 RW
MODE_CTL RESET_VALUE 0x80
 NPM BIT[7]
  NPM_NOT_FORCED VALUE 0x0
  NPM_FORCED_IF_ENABL VALUE 0x1
 AUTO_MODE BIT[6]
  AUTO_MODE_FALSE VALUE 0x0
  AUTO_MODE_TRUE VALUE 0x1

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
 PERPH_EN BIT[7]
  FTS_DISABL VALUE 0x0
  FTS_ENABL VALUE 0x1

PD_CTL ADDRESS 0x0048 RW
PD_CTL RESET_VALUE 0x08
 PD_EN BIT[7]
  STRONG_PD_ALWAYS_OFF VALUE 0x0
  STRONG_PD_ON_WHEN_FTS_IS_DISABL VALUE 0x1
 WEAK_PD_EN BIT[6]
  WEAK_PD_DISABL_IN_PMIC_OFF_STATE VALUE 0x0
  SWEAK_PD_ENABL_IN_PMIC_OFF_STATE VALUE 0x1
 WEAK_PD_PFM BIT[5]
  WEAK_PD_DISABL_IN_PFM VALUE 0x0
  WEAK_PD_ENABL_IN_PFM VALUE 0x1
 WEAK_PD_PWM BIT[4]
  WEAK_PD_DISABL_IN_PWM_AND_HCPFM VALUE 0x0
  WEAK_PD_ENABL_IN_PWM_AND_HCPFM VALUE 0x1
 LEAK_PD_EN BIT[3]
  LEAKAGE_PD_ALWAYS_OFF VALUE 0x0
  LEAKAGE_PD_ALWAYS_ENABL VALUE 0x1

FREQ_CTL ADDRESS 0x0050 RW
FREQ_CTL RESET_VALUE 0x05
 FREQ_CTL BIT[3:0]
  FS_6M4HZ VALUE 0x2
  FS_4M8HZ VALUE 0x3
  FS_3M2MHZ VALUE 0x5
  FS_1M6MHZ VALUE 0xB

MULTIPHASE_CTL ADDRESS 0x0051 RW
MULTIPHASE_CTL RESET_VALUE 0x00
 MULTIPHASE_EN BIT[7]
  SINGLE_PHASE_CONFIG VALUE 0x0
  MULTI_PHASE_CONFIG VALUE 0x1
 LUT_EN BIT[6]
  LUT_DISABL VALUE 0x0
  LUT_ENABL VALUE 0x1

PHASE_CTL ADDRESS 0x0052 RW
PHASE_CTL RESET_VALUE 0x02
 PHASE_CORR_EN BIT[1]
  VCORR_DISABL VALUE 0x0
  VCORR_ENABL VALUE 0x1
 PHASE_STANDBY_MODE BIT[0]
  STANDBY_OFF VALUE 0x0
  WARM_STANDBY VALUE 0x1

PHASE_ID ADDRESS 0x0053 RW
PHASE_ID RESET_VALUE 0x00
 PHASE_ID BIT[3:0]
  PHASE_NUMBER_1 VALUE 0x0
  PHASE_NUMBER_2 VALUE 0x1
  PHASE_NUMBER_3 VALUE 0x2
  PHASE_NUMBER_4 VALUE 0x3

PHASE_CNT_MAX ADDRESS 0x0054 RW
PHASE_CNT_MAX RESET_VALUE 0x00
 PHASE_CNT_MAX BIT[3:0]

PH_READY ADDRESS 0x0055 RW
PH_READY RESET_VALUE 0xFF
 PH_READY_NPM BIT[7:4]
 PH_READY_LPM BIT[3:0]

SS_CTL ADDRESS 0x0060 RW
SS_CTL RESET_VALUE 0x01
 SS_STEP BIT[4:3]
  SOFT_START_VSTEP_1_LSB VALUE 0x0
  SOFT_START_VSTEP_2_LSB VALUE 0x1
  SOFT_START_VSTEP_4_LSB VALUE 0x2
  SOFT_START_VSTEP_8_LSB VALUE 0x3
 SS_DELAY BIT[2:0]
  SOFT_START_TIME_STEP_417NS VALUE 0x0
  SOFT_START_TIME_STEP_833NS VALUE 0x1
  SOFT_START_TIME_STEP_1U67S VALUE 0x2
  SOFT_START_TIME_STEP_3U3S VALUE 0x3
  SOFT_START_TIME_STEP_6U7S VALUE 0x4
  SOFT_START_TIME_STEP_13U3S VALUE 0x5
  SOFT_START_TIME_STEP_26U7S VALUE 0x6
  SOFT_START_TIME_STEP_53U3S VALUE 0x7

VS_CTL ADDRESS 0x0061 RW
VS_CTL RESET_VALUE 0x85
 VS_EN BIT[7]
  VSTEPPER_DISABL VALUE 0x0
  VSTEPPER_ENABL VALUE 0x1
 VS_STEP BIT[4:3]
  VSTEPPER_STEP_SIZE_1_LSB VALUE 0x0
  VSTEPPER_STEP_SIZE_2_LSB VALUE 0x1
  VSTEPPER_STEP_SIZE_4_LSB VALUE 0x2
  VSTEPPER_STEP_SIZE_8_LSB VALUE 0x3
 VS_DELAY BIT[2:0]
  VSTEPPER_TIME_STEP_417NS VALUE 0x0
  VSTEPPER_TIME_STEP_833NS VALUE 0x1
  VSTEPPER_TIME_STEP_1U67S VALUE 0x2
  VSTEPPER_TIME_STEP_3U3S VALUE 0x3
  VSTEPPER_TIME_STEP_6U7S VALUE 0x4
  VSTEPPER_TIME_STEP_13U3S VALUE 0x5
  VSTEPPER_TIME_STEP_26U7S VALUE 0x6
  VSTEPPER_TIME_STEP_53U3S VALUE 0x7

CORR_CFG ADDRESS 0x0062 RW
CORR_CFG RESET_VALUE 0x20
 CORR_MAG_CFG BIT[6:4]
  DC_ERROR_CORR_MAG_20MV VALUE 0x0
  DC_ERROR_CORR_MAG_30MV VALUE 0x1
  DC_ERROR_CORR_MAG_40MV VALUE 0x2
  DC_ERROR_CORR_MAG_50MV VALUE 0x3
  DC_ERROR_CORR_MAG_60MV VALUE 0x4
  DC_ERROR_CORR_MAG_70MV VALUE 0x5
  DC_ERROR_CORR_MAG_80MV VALUE 0x6
  DC_ERROR_CORR_MAG_90MV VALUE 0x7
 CORR_FILT_CFG BIT[3:0]
  DC_ERROR_CORR_LPF_60KHZ VALUE 0x0
  DC_ERROR_CORR_LPF_75KHZ VALUE 0x1
  DC_ERROR_CORR_LPF_95KHZ VALUE 0x3
  DC_ERROR_CORR_LPF_115KHZ VALUE 0x7
  DC_ERROR_CORR_LPF_130KHZ VALUE 0xF

RAMP_CFG ADDRESS 0x0063 RW
RAMP_CFG RESET_VALUE 0x12
 BPLP2_EN BIT[4]
  BPLP2_DISABL VALUE 0x0
  BPLP2_ENABL VALUE 0x1
 RAMP_CFG BIT[3:0]
  RAMP_CFG_20MV VALUE 0x0
  RAMP_CFG_30MV VALUE 0x1
  RAMP_CFG_40MV VALUE 0x2
  RAMP_CFG_50MV VALUE 0x3
  RAMP_CFG_60MV VALUE 0x4
  RAMP_CFG_70MV VALUE 0x5
  RAMP_CFG_80MV VALUE 0x6
  RAMP_CFG_90MV VALUE 0x7

COMPENS_CFG ADDRESS 0x0064 RW
COMPENS_CFG RESET_VALUE 0x12
 BPHP_CFG BIT[7:6]
  BP_HPF_10KHZ VALUE 0x0
  BP_HPF_20KHZ VALUE 0x1
  BP_HPF_40KHZ VALUE 0x2
  BP_HPF_80KHZ VALUE 0x3
 BPLP_CFG BIT[5:3]
  BP_LPF_100KHZ VALUE 0x0
  BP_LPF_280KHZ VALUE 0x1
  BP_LPF_460KHZ VALUE 0x2
  BP_LPF_640KHZ VALUE 0x3
  BP_LPF_780KHZ VALUE 0x4
  BP_LPF_990KHZ VALUE 0x5
  BP_LPF_1130KHZ VALUE 0x6
  BP_LPF_1340KHZ VALUE 0x7
 BPLP2_CFG BIT[2:0]
  BP_LPF2_100KHZ VALUE 0x0
  BP_LPF2_280KHZ VALUE 0x1
  BP_LPF2_460KHZ VALUE 0x2
  BP_LPF2_640KHZ VALUE 0x3
  BP_LPF2_780KHZ VALUE 0x4
  BP_LPF2_990KHZ VALUE 0x5
  BP_LPF2_1130KHZ VALUE 0x6
  BP_LPF2_1340KHZ VALUE 0x7

CFG_VREG_MON ADDRESS 0x0065 RW
CFG_VREG_MON RESET_VALUE 0x02
 VREG_FOLDBACK_EN BIT[1]
  VREG_FAULT_FOLDBACK_DISABL VALUE 0x0
  VREG_FAULT_FOLDBACK_ENABL VALUE 0x1
 VREG_MON_CFG BIT[0]
  VREG_MON_BURST_ENABL VALUE 0x0
  VREG_MON_ALWAYS_ENABL VALUE 0x1

CFG_VREG_OCP ADDRESS 0x0066 RW
CFG_VREG_OCP RESET_VALUE 0x00
 OCP_LAT_EN BIT[7]
  OCP_LATCH_DISABL VALUE 0x0
  OCP_LATCH_ENABL VALUE 0x1
 OCP_RETRY_EN BIT[6]
  OCP_RETRY_DISABL VALUE 0x0
  OCP_RETRY_ENABL VALUE 0x1
 OCP_CLR BIT[5]

CFG_PFM_COMP ADDRESS 0x0067 RW
CFG_PFM_COMP RESET_VALUE 0x05
 HCPFM_HYS BIT[3:2]
  HCPFM_COMPARATOR_HYSTERESIS_0MV VALUE 0x0
  HCPFM_COMPARATOR_HYSTERESIS_5MV VALUE 0x1
  HCPFM_COMPARATOR_HYSTERESIS_10MV VALUE 0x2
  HCPFM_COMPARATOR_HYSTERESIS_20MV VALUE 0x3
 PFM_HYS BIT[1:0]
  PFM_COMPARATOR_HYSTERESIS_5MV VALUE 0x0
  PFM_COMPARATOR_HYSTERESIS_10MV VALUE 0x1
  PFM_COMPARATOR_HYSTERESIS_20MV VALUE 0x2
  PFM_COMPARATOR_HYSTERESIS_40MV VALUE 0x3

UL_LL_CTL ADDRESS 0x0068 RW
UL_LL_CTL RESET_VALUE 0x00
 UL_EN BIT[7]
  UL_STOP_DISABL VALUE 0x0
  UL_STOP_ENABL VALUE 0x1
 LL_EN BIT[6]
  LL_STOP_DISABL VALUE 0x0
  LL_STOP_ENABL VALUE 0x1

VSET_ULS ADDRESS 0x0069 RW
VSET_ULS RESET_VALUE 0xFF
 VSET_ULS BIT[7:0]

ULS_VALID ADDRESS 0x006A R
ULS_VALID RESET_VALUE 0xXX
 ULS_VALID BIT[7:0]

VSET_LLS ADDRESS 0x006B RW
VSET_LLS RESET_VALUE 0x00
 VSET_LLS BIT[7:0]

LLS_VALID ADDRESS 0x006C R
LLS_VALID RESET_VALUE 0xXX
 LLS_VALID BIT[7:0]

GPL_HI ADDRESS 0x006D RW
GPL_HI RESET_VALUE 0xFF
 VSET_GPL_HI BIT[7:0]

GPL_LO ADDRESS 0x006E RW
GPL_LO RESET_VALUE 0x00
 VSET_GPL_LO BIT[7:0]

FB_FILT_CFG ADDRESS 0x006F RW
FB_FILT_CFG RESET_VALUE 0x03
 FB_FILT_SERIES_2 BIT[4:3]
  FBLP_CORNER_0P47MHZ VALUE 0x0
  FBLP_CORNER_1P5MHZ VALUE 0x1
  FBLP_CORNER_6MHZ VALUE 0x2
  FBLP_CORNER_20MHZ VALUE 0x3
 FB_FILT_SERIES BIT[2]
  SERIES_FILTER_UNCONNECTED VALUE 0x0
  SERIES_FILTER_CONNECTED VALUE 0x1
 PWM_ITAIL_CFG BIT[1:0]
  PWM_COMP_TAIL_CURRENT_2UA VALUE 0x0
  PWM_COMP_TAIL_CURRENT_4UA VALUE 0x1
  PWM_COMP_TAIL_CURRENT_10UA VALUE 0x2
  PWM_COMP_TAIL_CURRENT_20UA VALUE 0x3

VDIP_CFG ADDRESS 0x0071 RW
VDIP_CFG RESET_VALUE 0x05
 VDIP_CFG BIT[3:2]
  VDIP_DISABLED VALUE 0x0
  VDIP_BURST_ENABLED VALUE 0x1
  VDIP_BURST_ENABLED_1 VALUE 0x2
  VDIP_BURST_ENABLED_2 VALUE 0x3
 VDIP_THRESH BIT[1:0]
  VDIP_THRESH_10MV VALUE 0x0
  VDIP_THRESH_15MV VALUE 0x1
  VDIP_THRESH_20MV VALUE 0x2
  VDIP_THRESH_25MV VALUE 0x3

MPH_STROBE ADDRESS 0x0079 RW
MPH_STROBE RESET_VALUE 0x00
 MPH_STROBE BIT[0]

MODE_FSM_MASK ADDRESS 0x00A0 RW
MODE_FSM_MASK RESET_VALUE 0x00
 MODE_FSM_MASK_EN BIT[7]
  MODE_FSM_MASK_EN_0 VALUE 0x0
  MODE_FSM_MASK_EN_1 VALUE 0x1
 MODE_FSM_MASK_VALUE BIT[3:0]
  MODE_FSM_FORCE_OFF VALUE 0x0
  MODE_FSM_FORCE_INVALID_0001 VALUE 0x1
  MODE_FSM_FORCE_INITWARM1 VALUE 0x2
  MODE_FSM_FORCE_INITWARM2 VALUE 0x3
  MODE_FSM_FORCE_SOFTSTART VALUE 0x4
  MODE_FSM_FORCE_PWM VALUE 0x5
  MODE_FSM_FORCE_PFM VALUE 0x6
  MODE_FSM_FORCE_HCPFM1 VALUE 0x7
  MODE_FSM_FORCE_HCPFM2 VALUE 0x8
  MODE_FSM_FORCE_MPOFF VALUE 0x9
  MODE_FSM_FORCE_MPWARM1 VALUE 0xA
  MODE_FSM_FORCE_MPWARM2 VALUE 0xB
  MODE_FSM_FORCE_PWMWAIT VALUE 0xC
  MODE_FSM_FORCE_MPPFM VALUE 0xD
  MODE_FSM_FORCE_INVALID_1110 VALUE 0xE
  MODE_FSM_FORCE_INVALID_1111 VALUE 0xF

MODE_FSM_WAITS_1 ADDRESS 0x00A1 RW
MODE_FSM_WAITS_1 RESET_VALUE 0x8D
 TIMER_T3 BIT[7:6]
  TIMER_T3_5US VALUE 0x0
  TIMER_T3_10US VALUE 0x1
  TIMER_T3_20US VALUE 0x2
  TIMER_T3_30US VALUE 0x3
 TIMER_T2 BIT[5:4]
  TIMER_T2_5US VALUE 0x0
  TIMER_T2_10US VALUE 0x1
  TIMER_T2_20US VALUE 0x2
  TIMER_T2_30US VALUE 0x3
 TIMER_T1 BIT[3:2]
  TIMER_T1_5US VALUE 0x0
  TIMER_T1_10US VALUE 0x1
  TIMER_T1_20US VALUE 0x2
  TIMER_T1_30US VALUE 0x3
 TIMER_T0 BIT[1:0]
  TIMER_T0_5US VALUE 0x0
  TIMER_T0_10US VALUE 0x1
  TIMER_T0_20US VALUE 0x2
  TIMER_T0_30US VALUE 0x3

MODE_FSM_WAIT_2 ADDRESS 0x00A2 RW
MODE_FSM_WAIT_2 RESET_VALUE 0x01
 TIMER_T4 BIT[1:0]
  TIMER_T4_20US VALUE 0x0
  TIMER_T4_40US VALUE 0x1
  TIMER_T4_80US VALUE 0x2
  TIMER_T4_160US VALUE 0x3

GATE_DRV_MUX ADDRESS 0x00A3 RW
GATE_DRV_MUX RESET_VALUE 0x00
 GATE_DRV_MUX1 BIT[3]
  GATE_DRV_MUX1_NORMAL_MODE VALUE 0x0
  GATE_DRV_MUX1_DET_BY_MUX2 VALUE 0x1
 GATE_DRV_MUX2 BIT[2]
  GATE_DRV_MUX2_PFM_COMP VALUE 0x0
  GATE_DRV_MUX2_DET_BY_MUX3 VALUE 0x1
 GATE_DRV_MUX3 BIT[1:0]
  GATE_DRV_MUX3_FORCED_TO_1 VALUE 0x0
  GATE_DRV_MUX3_SMPS_CLK VALUE 0x1
  GATE_DRV_MUX3_DTEST1 VALUE 0x2
  GATE_DRV_MUX3_FORCED_TO_0 VALUE 0x3

CORR_DUTY_MUX ADDRESS 0x00A4 RW
CORR_DUTY_MUX RESET_VALUE 0x00
 CORR_DUTY_MUX BIT[1:0]
  CORR_DUTY_MUX_NORMAL_MODE VALUE 0x0
  CORR_DUTY_MUX_FORCED_TO_1 VALUE 0x1
  CORR_DUTY_MUX_FORCED_TO_0 VALUE 0x2
  CORR_DUTY_MUX_DTEST2 VALUE 0x3

EN_OPTIONS_DFT_1 ADDRESS 0x00A5 RW
EN_OPTIONS_DFT_1 RESET_VALUE 0xEF
 SS_EN BIT[7]
  SOFTSTART_DISABL VALUE 0x0
  SOFTSTART_NORMAL_MODE VALUE 0x1
 CORR_SHIFT_EN BIT[6]
  CORR_SHIFT_DISABL VALUE 0x0
  CORR_SHIFT_ENABL_NORMAL_MODE VALUE 0x1
 SAMPLE_CLK_EN BIT[5]
  SAMPLE_CLK_DISABL VALUE 0x0
  SAMPLE_CLK_NORMAL_MODE VALUE 0x1
 SAMPLE_AMP_TRI BIT[4]
  SAMPLE_AMP_NORMAL_MODE VALUE 0x0
  SAMPLE_AMP_TRI_STATE VALUE 0x1
 RAMP_EN BIT[3]
  RAMP_EN_FALSE VALUE 0x0
  RAMP_EN_TRUE VALUE 0x1
 COMPENS_EN BIT[2]
  COMPENS_EN_FALSE VALUE 0x0
  COMPENS_EN_TRUE VALUE 0x1
 SAMPLE_PREBIAS_EN BIT[1]
  SAMPLE_PREBIAS_EN_FALSE VALUE 0x0
  SAMPLE_PREBIAS_EN_TRUE VALUE 0x1
 GDRV_EN BIT[0]
  GDRV_EN_FALSE VALUE 0x0
  GDRV_EN_TRUE VALUE 0x1

EN_OPTIONS_DFT_2 ADDRESS 0x00A6 RW
EN_OPTIONS_DFT_2 RESET_VALUE 0xC0
 PFM_EXIT_DIP_EN BIT[7]
  PFM_EXIT_DIP_DISABL VALUE 0x0
  PFM_EXIT_DIP_ENABL VALUE 0x1
 DIP_LAT_BYPASS BIT[6]
  DIP_LAT_BYP_DISABL VALUE 0x0
  DIP_LAT_BYP_ENABL VALUE 0x1

MPHASE_IDAC ADDRESS 0x00A7 RW
MPHASE_IDAC RESET_VALUE 0x00
 OVR_EN BIT[7]
  MPHASE_IDAC_OVERRIDE_FALSE VALUE 0x0
  MPHASE_IDAC_OVERRIDE_TRUE VALUE 0x1
 DATA BIT[5:0]

EN_OPTIONS_DFT_1_SHADOW ADDRESS 0x00A8 RW
EN_OPTIONS_DFT_1_SHADOW RESET_VALUE 0x04
 ADAPT_ZX_TEST_EN BIT[7:6]
 ADAPT_ZX_EN BIT[5]
 FOLDBACK_FRC BIT[4]
 CL_CFG BIT[3:2]
 ZX_CFG BIT[1:0]

EN_OPTIONS_DFT_2_SHADOW ADDRESS 0x00A9 RW
EN_OPTIONS_DFT_2_SHADOW RESET_VALUE 0xB3
 PFM_ENTRY_ADC_EN BIT[7]
 PFM_ENTRY_DCM_EN BIT[6]
 PFM_EXIT_CL_EN BIT[5]
 ADC_DACTOP_ISRC_CFG BIT[4]
 ADC_DACMID_BUF_TRI BIT[3]
 ADC_SAMPLE_BUF_TRI BIT[2]
 ADC_DAC2COMP_SW_EN BIT[1]
 FULL_FET_SEL BIT[0]

ZX_ADAPT_CTL_SHADOW ADDRESS 0x00AA RW
ZX_ADAPT_CTL_SHADOW RESET_VALUE 0x1A
 ZX_SAMPLE_CTL BIT[5:4]
 ZX_UP_CYCLES BIT[3:2]
 ZX_DOWN_CYCLES BIT[1:0]

ANTI_ESL_CFG_1 ADDRESS 0x00AC RW
ANTI_ESL_CFG_1 RESET_VALUE 0x00
 DUTY_FB_SEL_CORR BIT[7]
  DUTY_FB_CORR_PWM VALUE 0x0
  DUTY_FB_CORR_AFSM VALUE 0x1
 DUTY_FB_SEL_COMPENS BIT[6]
  DUTY_FB_COMPENS_PWM VALUE 0x0
  DUTY_FB_COMPENS_AFSM VALUE 0x1
 DUTY_FB_SEL_ANTI_ESL BIT[5]
  DUTY_FB_ANTIESL_PWM VALUE 0x0
  DUTY_FB_ANTIESL_AFSM VALUE 0x1
 GATE_DRV_LAT BIT[4:3]
  GDRV_PASSTHRU_0X00 VALUE 0x0
  GDRV_PASSTHRU_0X01 VALUE 0x1
  GRDV_LATCH_LOW_TO_HIGH_TRAN_DUR_MOD_PERIOD VALUE 0x2
  GDRV_LATCH_LOW_TO_HIGH_TRAN_DUR_RISE_SLOPE_MOD_RAMP VALUE 0x3
 ESL_PULSE_MAG BIT[2:0]

ANTI_ESL_CFG_2 ADDRESS 0x00AD RW
ANTI_ESL_CFG_2 RESET_VALUE 0x00
 SPARE_2 BIT[7]
  SPARE_2_LO VALUE 0x0
  SPARE_2_HI VALUE 0x1
 SPARE_1 BIT[6]
  LPM_IDAC_REF_DISABL VALUE 0x0
  LPM_IDAC_REF_ENABL VALUE 0x1
 SPARE_0 BIT[5]
  SPARE_0_LO VALUE 0x0
  SPARE_0_HI VALUE 0x1
 ESL_PULSE_RESET_EN BIT[4]
  ESL_PULSE_RST_DISABL VALUE 0x0
  ESL_PULSE_RST_ENABL VALUE 0x1
 ESL_PULSE_RC_SEL BIT[3:0]

CFG_ATEST1 ADDRESS 0x00B0 RW
CFG_ATEST1 RESET_VALUE 0x00
 CFG_ATEST1 BIT[2:0]
  ATEST1_UNCONNECTED VALUE 0x0
  ATEST1_REFLO VALUE 0x1
  ATEST1_REFMID VALUE 0x2
  ATEST1_REFHI VALUE 0x3
  ATEST1_RBUFF_TERM VALUE 0x4
  ATEST1_IDACREF VALUE 0x5
  ATEST1_DACREF VALUE 0x6
  ATEST1_FB VALUE 0x7

CFG_ATEST2 ADDRESS 0x00B1 RW
CFG_ATEST2 RESET_VALUE 0x00
 CFG_ATEST2 BIT[2:0]
  ATEST2_UNCONNECTED VALUE 0x0
  ATEST2_VREG VALUE 0x1
  ATEST2_RMT_GND VALUE 0x2
  ATEST2_REF_GND VALUE 0x3
  ATEST2_REFVALL VALUE 0x4
  ATEST2_HOLDVALL VALUE 0x5
  ATEST2_RVDD_CTRL VALUE 0x6
  ATEST2_RVDD VALUE 0x7

CFG_ATEST3 ADDRESS 0x00B2 RW
CFG_ATEST3 RESET_VALUE 0x00
 CFG_ATEST3 BIT[1:0]
  ATEST3_UNCONNECTED VALUE 0x0
  ATEST3_FAULTREF VALUE 0x1
  ATEST3_REFPK VALUE 0x2
  ATEST3_HOLDPK VALUE 0x3

CFG_ATEST4 ADDRESS 0x00B3 RW
CFG_ATEST4 RESET_VALUE 0x00
 CFG_ATEST4 BIT[1:0]
  ATEST4_UNCONNECTED VALUE 0x0
  ATEST4_AVDD VALUE 0x1
  ATEST4_1B1U_UNTRIM_DFT VALUE 0x2
  ATEST4_REFCOMM VALUE 0x3

CFG_DTEST1 ADDRESS 0x00B4 RW
CFG_DTEST1 RESET_VALUE 0x00
 CFG_DTEST1 BIT[3:0]
  DTEST1_UNCONNECTED VALUE 0x0
  DTEST1_PWM_OUT_DFT VALUE 0x1
  DTEST1_PFM_OUT_DFT VALUE 0x2
  DTEST1_GATE_DRV VALUE 0x3
  DTEST1_SMPS_CLK VALUE 0x4
  DTEST1_BIAS_REQ VALUE 0x5
  DTEST1_IDAC_OUT_DFT VALUE 0x6
  DTEST1_MODE_FSM_0 VALUE 0x7
  DTEST1_VREG_FAULT_SYNC VALUE 0x8
  DTEST1_PFM_ENTRY_TRIG_FROM_PS VALUE 0x9
  DTEST1_CLK_19P2_REQ_FROM_PS VALUE 0xA
  DTEST1_MP_ACTIVE_PHASE_CNT_FROM_PS_0 VALUE 0xB
  DTEST1_MP_MAX_PHASE_CNT_0 VALUE 0xC
  DTEST1_VREG_ERROR_INT VALUE 0xD
  RESERVED_1110 VALUE 0xE
  RESERVED_1111 VALUE 0xF

CFG_DTEST2 ADDRESS 0x00B5 RW
CFG_DTEST2 RESET_VALUE 0x00
 CFG_DTEST2 BIT[3:0]
  DTEST2_UNCONNECTED VALUE 0x0
  DTEST2_VREG_OK_COMP VALUE 0x1
  DTEST2_SS_DONE_FLAG VALUE 0x2
  DTEST2_FSM_MODE_1 VALUE 0x3
  DTEST2_PFM_ENTRY_TRIG_FROM_PS VALUE 0x4
  DTEST2_NPM_FLAG VALUE 0x5
  RESERVED_0110 VALUE 0x6
  RESERVED_0111 VALUE 0x7
  DTEST2_OCP_RETRY_HW VALUE 0x8
  DTEST2_PFM_EXIT_TRIG_FROM_PS VALUE 0x9
  DTEST2_CLK_REQ_STEPPER VALUE 0xA
  DTEST2_MP_ACTIVE_PHASE_CNT_FROM_PS_1 VALUE 0xB
  DTEST2_MP_MAX_PHASE_CNT_1 VALUE 0xC
  DTEST2_LOGIC_RB_AND_AVDD_OK VALUE 0xD
  RESERVED_1110 VALUE 0xE
  RESERVED_1111 VALUE 0xF

CFG_DTEST3 ADDRESS 0x00B6 RW
CFG_DTEST3 RESET_VALUE 0x00
 CFG_DTEST3 BIT[3:0]
  DTEST3_UNCONNECTED VALUE 0x0
  DTEST3_VREG_OK_COMP VALUE 0x1
  DTEST3_VREG_FAULT_COMP VALUE 0x2
  DTEST3_FSM_MODE_2 VALUE 0x3
  DTEST3_CORROUT_DFT VALUE 0x4
  DTEST3_PFM_EXIT_TRIG_FROM_CTRL_ANA VALUE 0x5
  RESERVED_0110 VALUE 0x6
  RESERVED_0111 VALUE 0x7
  DTEST3_RIF_AND_OCP_PERPH_EN VALUE 0x8
  DTEST3_MP_NPM_FROM_PS VALUE 0x9
  DTEST3_CLK_19P2_REQ_STDBY VALUE 0xA
  DTEST3_MP_ACTIVE_PHASE_CNT_FROM_PS_2 VALUE 0xB
  DTEST3_MP_MAX_PHASE_CNT_2 VALUE 0xC
  DTEST3_MP_OCP_PERPH_EN_IN VALUE 0xD
  RESERVED_1110 VALUE 0xE
  RESERVED_1111 VALUE 0xF

CFG_DTEST4 ADDRESS 0x00B7 RW
CFG_DTEST4 RESET_VALUE 0x00
 CFG_DTEST4 BIT[3:0]
  DTEST4_UNCONNECTED VALUE 0x0
  DTEST4_SS_DONE_FLAG VALUE 0x1
  DTEST4_VS_DONE_FLAGT VALUE 0x2
  DTEST4_FSM_MODE VALUE 0x3
  RESERVED_0100 VALUE 0x4
  RESERVED_0101 VALUE 0x5
  RESERVED_0110 VALUE 0x6
  RESERVED_0111 VALUE 0x7
  DTEST4_VREG_FAULT_INT VALUE 0x8
  DTEST4_MP_NPM_FROM_PS VALUE 0x9
  DTEST4_CLK_19P2_REQ_FSM VALUE 0xA
  DTEST4_MP_ACTIVE_PHASE_CNT_FROM_PS_3 VALUE 0xB
  DTEST4_MP_MAX_PHASE_CNT_3 VALUE 0xC
  DTEST4_MP_OCP_PERPH_EN_OUT VALUE 0xD
  RESERVED_1110 VALUE 0xE
  RESERVED_1111 VALUE 0xF

GANG_CTL1 ADDRESS 0x00C0 RW
GANG_CTL1 RESET_VALUE 0x23
 GANG_LEADER_PID BIT[7:0]

GANG_CTL2 ADDRESS 0x00C1 RW
GANG_CTL2 RESET_VALUE 0x00
 GANG_EN BIT[7]
  GANG_EN_FALSE VALUE 0x0
  GANG_EN_TRUE VALUE 0x1

SEC_ACCESS ADDRESS 0x00D0 W
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
 ENABLE_PRESET BIT[0]
  ENABL_PRESET_FALSE VALUE 0x0
  ENABL_PRESET_TRUE VALUE 0x1

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
 FOLLOW_WARM_RB BIT[2]
 FOLLOW_SHUTDOWN1_RB BIT[1]
 FOLLOW_SHUTDOWN2_RB BIT[0]

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  LOCAL_SOFT_RESET_FALSE VALUE 0x0
  LOCAL_SOFT_RESET_TRUE VALUE 0x1

INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
 INT_TEST_MODE_EN BIT[7]
  INT_TEST_MODE_EN_FALSE VALUE 0x0
  INT_TEST_MODE_EN_TRUE VALUE 0x1

INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
 VREG_FAULT_INT_TEST_VAL BIT[2]
  VREG_FAULT_INT_TEST_VAL_0 VALUE 0x0
  VREG_FAULT_INT_TEST_VAL_1 VALUE 0x1
 VREG_READY_INT_TEST_VAL BIT[1]
  VREG_READY_INT_TEST_VAL_0 VALUE 0x0
  VREG_READY_INT_TEST_VAL_1 VALUE 0x1
 VREG_ERROR_INT_TEST_VAL BIT[0]
  VREG_ERROR_INT_TEST_VAL_0 VALUE 0x0
  VREG_ERROR_INT_TEST_VAL_1 VALUE 0x1

CAL_REQUEST ADDRESS 0x00E2 W
CAL_REQUEST RESET_VALUE 0x00
 CAL_REQUEST BIT[7]
  CAL_REQUEST_FALSE VALUE 0x0
  CAL_REQUEST_TRUE VALUE 0x1

CAL_CTL_1 ADDRESS 0x00E3 RW
CAL_CTL_1 RESET_VALUE 0xFF
 IDAC_BUF_CAL_EN BIT[7:6]
  IDAC_BUF_CAL_CENTER_CODE VALUE 0x0
  IDAC_BUF_CAL_MISSON_CONFIG_MANCAL VALUE 0x1
  IDAC_BUF_CAL_CAL_CONFIG_MANCAL VALUE 0x2
  IDAC_BUF_CAL_AUTOCAL_ENABL VALUE 0x3
 CORR_BUF_CAL_EN BIT[5:4]
  CORR_BUF_CAL_CENTER_CODE VALUE 0x0
  CORR_BUF_CAL_MISSON_CONFIG_MANCAL VALUE 0x1
  CORR_BUF_CAL_CAL_CONFIG_MANCAL VALUE 0x2
  CORR_BUF_CAL_AUTOCAL_ENABL VALUE 0x3
 PWM_CAL_EN BIT[3:2]
  PWM_CAL_CENTER_CODE VALUE 0x0
  PWM_CAL_MISSON_CONFIG_MANCAL VALUE 0x1
  PWM_CAL_CAL_CONFIG_MANCAL VALUE 0x2
  PWM_CAL_AUTOCAL_ENABL VALUE 0x3
 PFM_CAL_EN BIT[1:0]
  PFM_CAL_CENTER_CODE VALUE 0x0
  PFM_CAL_MISSON_CONFIG_MANCAL VALUE 0x1
  PFM_CAL_CAL_CONFIG_MANCAL VALUE 0x2
  PFM_CAL_AUTOCAL_ENABL VALUE 0x3

CAL_CTL_2 ADDRESS 0x00E4 RW
CAL_CTL_2 RESET_VALUE 0x03
 REFDAC_CAL_EN BIT[3:2]
  REFDAC_CAL_USE_REFDAC_TRIM VALUE 0x0
  REFDAC_CAL_NOT_USED_1 VALUE 0x1
  REFDAC_CAL_NOT_USED_2 VALUE 0x2
  REFDAC_CAL_AUTOCAL_ENABL VALUE 0x3
 VDIP_CAL_EN BIT[1:0]
  VDIP_CAL_CENTER_CODE VALUE 0x0
  VDIP_CAL_MISSON_CONFIG_MANCAL VALUE 0x1
  VDIP_CAL_CAL_CONFIG_MANCAL VALUE 0x2
  VDIP_CAL_AUTOCAL_ENABL VALUE 0x3

MAN_CAL_VAL ADDRESS 0x00E5 RW
MAN_CAL_VAL RESET_VALUE 0x00
 MAN_CAL_VAL BIT[7:0]

CAL_CTL_1_SHADOW ADDRESS 0x00E7 RW
CAL_CTL_1_SHADOW RESET_VALUE 0x33
 DACMID_BUF_CAL_EN BIT[5:4]
 FRONT_BUF_CAL_EN BIT[3:2]
 ZX_CAL_EN BIT[1:0]

CAL_CTL_2_SHADOW ADDRESS 0x00E8 RW
CAL_CTL_2_SHADOW RESET_VALUE 0x00
 SAMPLE_OFFSET_CAL_EN BIT[2]
 ADC_REP_CAL_EN BIT[1]
 CL_REP_CAL_EN BIT[0]

REFDAC_CAL_VAL ADDRESS 0x00EA R
REFDAC_CAL_VAL RESET_VALUE 0x00
 REFDAC_CAL_VAL BIT[5:0]

VDIP_CAL_VAL ADDRESS 0x00EB R
VDIP_CAL_VAL RESET_VALUE 0x00
 VDIP_CAL_VAL BIT[3:0]

IDAC_CAL_VAL ADDRESS 0x00EC R
IDAC_CAL_VAL RESET_VALUE 0x00
 IDAC_CAL_VAL BIT[4:0]

CORR_CAL_VAL ADDRESS 0x00ED R
CORR_CAL_VAL RESET_VALUE 0x00
 CORR_CAL_VAL BIT[4:0]

PWM_CAL_VAL ADDRESS 0x00EE R
PWM_CAL_VAL RESET_VALUE 0x00
 PWM_CAL_VAL BIT[4:0]

PFM_CAL_VAL ADDRESS 0x00EF R
PFM_CAL_VAL RESET_VALUE 0x00
 PFM_CAL_VAL BIT[3:0]

TRIM_NUM ADDRESS 0x00F0 R
TRIM_NUM RESET_VALUE 0x02
 NUM_TRIM BIT[7:0]

REFDAC_TRIM ADDRESS 0x00F1 RW
REFDAC_TRIM RESET_VALUE 0x00
 REFDAC_TRIM_EN BIT[7]
  REFDAC_TRIM_EN_FALSE VALUE 0x0
  REFDAC_TRIM_EN_TRUE VALUE 0x1
 REFDAC_TRIM BIT[5:0]

RAMP_TRIM ADDRESS 0x00F2 RW
RAMP_TRIM RESET_VALUE 0x07
 RAMP_TRIM BIT[3:0]
  RAMP_TRIM_MINUS_350NA VALUE 0x0
  RAMP_TRIM_MINUS_300NA VALUE 0x1
  RAMP_TRIM_MINUS_250NA VALUE 0x2
  RAMP_TRIM_MINUS_200NA VALUE 0x3
  RAMP_TRIM_MINUS_150NA VALUE 0x4
  RAMP_TRIM_MINUS_100NA VALUE 0x5
  RAMP_TRIM_MINUS_50NA VALUE 0x6
  RAMP_TRIM_50NA VALUE 0x8
  RAMP_TRIM_100NA VALUE 0x9
  RAMP_TRIM_150NA VALUE 0xA
  RAMP_TRIM_200NA VALUE 0xB
  RAMP_TRIM_250NA VALUE 0xC
  RAMP_TRIM_300NA VALUE 0xD
  RAMP_TRIM_350NA VALUE 0xE
  RAMP_TRIM_400NA VALUE 0xF

S6_PS_BASE BASE 0x00012400 s6_psaddr 31:0

 s6_ps MODULE OFFSET=S6_PS_BASE+0x00000000 MAX=S6_PS_BASE+0x000000FF APRE=S6_PS_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM8950.S6_PS_BASE.S6_PS
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x02
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x1C
 TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x04
 SUBTYPE BIT[7:0]

STATUS_1 ADDRESS 0x0008 R
STATUS_1 RESET_VALUE 0xXX
 CAL_DONE_PS_FLAG BIT[7]
  CAL_DONE_NOT_COMPLETE VALUE 0x0
  CAL_DONE_COMPLETE VALUE 0x1
 SAMPLE_OFFSET_CAL_FAULT BIT[6]
  SAMPL_OFFSET_CAL_FAULT_FALSE VALUE 0x0
  SAMPL_OFFSET_CAL_FAULT_TRUE VALUE 0x1
 ADC_REP_CAL_FAULT BIT[5]
  ADC_REP_CAL_FAULT_FALSE VALUE 0x0
  ADC_REP_CAL_FAULT_TRUE VALUE 0x1
 DACMID_BUF_CAL_FAULT BIT[3]
  DACMID_BUF_CAL_FAULT_FALSE VALUE 0x0
  DACMID_BUF_CAL_FAULT_TRUE VALUE 0x1
 FRONT_BUF_CAL_FAULT BIT[2]
  FRONT_BUF_CAL_FAULT_FALSE VALUE 0x0
  FRONT_BUF_CAL_FAULT_TRUE VALUE 0x1
 CL_CAL_FAULT BIT[1]
  CL_CAL_FAULT_FALSE VALUE 0x0
  CL_CAL_FAULT_TRUE VALUE 0x1
 ZX_CAL_FAULT BIT[0]
  ZX_CAL_FAULT_FALSE VALUE 0x0
  ZX_CAL_FAULT_TRUE VALUE 0x1

STATUS_2 ADDRESS 0x0009 R
STATUS_2 RESET_VALUE 0xXX
 UNFILT_PHASE_CNT BIT[7:4]
 FILT_PHASE_CNT BIT[3:0]

VOLTAGE_CTL1 ADDRESS 0x0040 RW
VOLTAGE_CTL1 RESET_VALUE 0x00
 MV_RANGE BIT[0]
  LV_RANGE VALUE 0x0
  MV_RANGE VALUE 0x1

VOLTAGE_CTL2 ADDRESS 0x0041 RW
VOLTAGE_CTL2 RESET_VALUE 0xC2
 VSET BIT[7:0]

MODE_CTL ADDRESS 0x0045 RW
MODE_CTL RESET_VALUE 0x80
 NPM BIT[7]
  NPM_NOT_FORCED VALUE 0x0
  NPM_FORCED_IF_ENABL VALUE 0x1
 AUTO_MODE BIT[6]
  AUTO_MODE_FALSE VALUE 0x0
  AUTO_MODE_TRUE VALUE 0x1

FREQ_CTL ADDRESS 0x0050 RW
FREQ_CTL RESET_VALUE 0x05
 FREQ_CTL BIT[3:0]
  FS_6M4HZ VALUE 0x2
  FS_4M8HZ VALUE 0x3
  FS_3M2MHZ VALUE 0x5
  FS_1M6MHZ VALUE 0xB

MULTIPHASE_CTL ADDRESS 0x0051 RW
MULTIPHASE_CTL RESET_VALUE 0x00
 MULTIPHASE_EN BIT[7]
  SINGLE_PHASE_CONFIG VALUE 0x0
  MULTI_PHASE_CONFIG VALUE 0x1
 LUT_EN BIT[6]
  LUT_DISABL VALUE 0x0
  LUT_ENABL VALUE 0x1

PHASE_CTL ADDRESS 0x0052 RW
PHASE_CTL RESET_VALUE 0x02
 PHASE_CORR_EN BIT[1]
  VCORR_DISABL VALUE 0x0
  VCORR_ENABL VALUE 0x1
 PHASE_STANDBY_MODE BIT[0]
  STANDBY_OFF VALUE 0x0
  WARM_STANDBY VALUE 0x1

PHASE_ID ADDRESS 0x0053 RW
PHASE_ID RESET_VALUE 0x00
 PHASE_ID BIT[3:0]
  PHASE_NUMBER_1 VALUE 0x0
  PHASE_NUMBER_2 VALUE 0x1
  PHASE_NUMBER_3 VALUE 0x2
  PHASE_NUMBER_4 VALUE 0x3

PHASE_CNT_MAX ADDRESS 0x0054 RW
PHASE_CNT_MAX RESET_VALUE 0x00
 PHASE_CNT_MAX BIT[3:0]

PWM_CL_CTL ADDRESS 0x0060 RW
PWM_CL_CTL RESET_VALUE 0xAA
 HCPFM_CL BIT[7:4]
 PWM_CL BIT[3:0]

LPM_CL_CTL ADDRESS 0x0061 RW
LPM_CL_CTL RESET_VALUE 0x0F
 LPM_CL BIT[3:0]

AUTO_CTL_1 ADDRESS 0x0062 RW
AUTO_CTL_1 RESET_VALUE 0x8A
 LPM_EXIT_CL_CNT BIT[7:5]
  LPM_EXIT_CL_CNT_2 VALUE 0x0
  LPM_EXIT_CL_CNT_4 VALUE 0x1
  LPM_EXIT_CL_CNT_6 VALUE 0x2
  LPM_EXIT_CL_CNT_8 VALUE 0x3
  LPM_EXIT_CL_CNT_12 VALUE 0x4
  LPM_EXIT_CL_CNT_16 VALUE 0x5
  LPM_EXIT_CL_CNT_24 VALUE 0x6
  LPM_EXIT_CL_CNT_32 VALUE 0x7
 LPM_ENTRY_DCM_CNT BIT[4:2]
  LPM_ENTRY_CYCLES_1 VALUE 0x0
  LPM_ENTRY_CYCLES_5 VALUE 0x1
  LPM_ENTRY_CYCLES_9 VALUE 0x2
  LPM_ENTRY_CYCLES_13 VALUE 0x3
  LPM_ENTRY_CYCLES_17 VALUE 0x4
  LPM_ENTRY_CYCLES_21 VALUE 0x5
  LPM_ENTRY_CYCLES_25 VALUE 0x6
  LPM_ENTRY_CYCLES_29 VALUE 0x7
 LPM_ENTRY_DCM_RST BIT[1:0]
  LPM_ENTRY_CYCLES_RST_IN_1 VALUE 0x0
  LPM_ENTRY_CYCLES_RST_IN_2 VALUE 0x1
  LPM_ENTRY_CYCLES_RST_IN_4 VALUE 0x2
  LPM_ENTRY_CYCLES_RST_IN_8 VALUE 0x3

LPM_ADC_VAL ADDRESS 0x0063 RW
LPM_ADC_VAL RESET_VALUE 0x0A
 LPM_ENTRY_ADC_VAL BIT[5:0]

LPM_ADC_CTL ADDRESS 0x0064 RW
LPM_ADC_CTL RESET_VALUE 0x02
 LPM_ENTRY_ADC_DIV BIT[1:0]
  LPM_REC_FILT_2 VALUE 0x0
  LPM_REC_FILT_4 VALUE 0x1
  LPM_REC_FILT_8 VALUE 0x2
  LPM_REC_FILT_16 VALUE 0x3

ACTIVITY_DETECT ADDRESS 0x0065 RW
ACTIVITY_DETECT RESET_VALUE 0x09
 ACT_LOW_TIMER BIT[3:2]
  ACT_LO_2_CYC VALUE 0x0
  ACT_LO_4_CYC VALUE 0x1
  ACT_LO_8_CYC VALUE 0x2
  ACT_LO_16_CYC VALUE 0x3
 ACT_HIGH_TIMER BIT[1:0]
  ACT_HI_1_CYC VALUE 0x0
  ACT_HI_2_CYC VALUE 0x1
  ACT_HI_3_CYC VALUE 0x2
  ACT_HI_4_CYC VALUE 0x3

LPM_CFG ADDRESS 0x0068 RW
LPM_CFG RESET_VALUE 0x00
 PFM_BIAS_CFG BIT[3]
  PFM_BIAS_LO VALUE 0x0
  PFM_BIAS_HI VALUE 0x1
 LEGACY BIT[2]
  LEGACY_PFM_DISABL VALUE 0x0
  LEGACY_PFM_ENABL VALUE 0x1
 TOFF BIT[1:0]
  TOFF_1X VALUE 0x0
  TOFF_1P5X VALUE 0x1
  TOFF_2X VALUE 0x2
  TOFF_3X VALUE 0x3

FSM_MINON_CFG ADDRESS 0x0070 RW
FSM_MINON_CFG RESET_VALUE 0x1A
 CL_EXTEND_BLANK BIT[4]
  CL_EXTEND_BLANK_DISABLED VALUE 0x0
  CL_EXTEND_BLANK_ENABLED VALUE 0x1
 N_MIN_ON_TIME BIT[3:2]
  NMOS_MIN_ON_TIME_10NS VALUE 0x0
  NMOS_MIN_ON_TIME_20NS VALUE 0x1
  NMOS_MIN_ON_TIME_30NS VALUE 0x2
  NMOS_MIN_ON_TIME_40NS VALUE 0x3
 P_MIN_ON_TIME BIT[1:0]
  PMOS_MIN_ON_TIME_10NS VALUE 0x0
  PMOS_MIN_ON_TIME_20NS VALUE 0x1
  PMOS_MIN_ON_TIME_30NS VALUE 0x2
  PMOS_MIN_ON_TIME_40NS VALUE 0x3

ZX_CAL_CFG ADDRESS 0x0073 RW
ZX_CAL_CFG RESET_VALUE 0x00
 ZX_VOS_NOM BIT[5:0]

NONOVLAP_CFG ADDRESS 0x0074 RW
NONOVLAP_CFG RESET_VALUE 0x15
 ADC_PEAK_SAMPLE BIT[4]
  SAMPLE_AVG_SEL VALUE 0x0
  SAMPLE_PEAK_SEL VALUE 0x1
 NDRV_ON_DEL BIT[3:2]
  NDRV_ON_DEL_0NS VALUE 0x0
  NDRV_ON_DEL_0P5NS VALUE 0x1
  NDRV_ON_DEL_1NS VALUE 0x2
  NDRV_ON_DEL_2NS VALUE 0x3
 PDRV_ON_DEL BIT[1:0]
  PDRV_ON_DEL_0NS VALUE 0x0
  PDRV_ON_DEL_0P5NS VALUE 0x1
  PDRV_ON_DEL_1NS VALUE 0x2
  PDRV_ON_DEL_2NS VALUE 0x3

ADC_FRONT_CFG ADDRESS 0x0075 RW
ADC_FRONT_CFG RESET_VALUE 0x2D
 REP_FILT_CFG BIT[5:3]
 ADC_FILT_CFG BIT[2:0]

P0_LUT_IN ADDRESS 0x0078 R
P0_LUT_IN RESET_VALUE 0xXX
 P0_LUT_IN BIT[5:0]

MPH_STROBE ADDRESS 0x0079 RW
MPH_STROBE RESET_VALUE 0x00
 MPH_STROBE BIT[0]

LUT_OUT ADDRESS 0x007A R
LUT_OUT RESET_VALUE 0xXX
 LUT_OUT BIT[5:0]

ADC_OUT ADDRESS 0x007B R
ADC_OUT RESET_VALUE 0xXX
 ADC_OUT BIT[6:0]

ADC_FRC ADDRESS 0x007C RW
ADC_FRC RESET_VALUE 0x00
 ADC_FRC_EN BIT[7]
  DAC_FRC_DISABL VALUE 0x0
  DAC_FRC_ENABL VALUE 0x1
 ADC_FRC_DATA BIT[5:0]

MP_CORR_DFT ADDRESS 0x007D RW
MP_CORR_DFT RESET_VALUE 0x00
 CORR_FRC BIT[1:0]
  CORR_FRC_NORMAL VALUE 0x0
  CORR_FRC_CHECKER1 VALUE 0x1
  CORR_FRC_CHECKER2 VALUE 0x2

DAC_DATA ADDRESS 0x007E R
DAC_DATA RESET_VALUE 0xXX
 DAC_DATA BIT[5:0]

DAC_FRC ADDRESS 0x007F RW
DAC_FRC RESET_VALUE 0x00
 DAC_FRC_EN BIT[7]
  ADC_FRC_DISABL VALUE 0x0
  ADC_FRC_ENABL VALUE 0x1
 DAC_FRC_DATA BIT[6:0]

LUT_DAC_PT_0 ADDRESS 0x0080 RW
LUT_DAC_PT_0 RESET_VALUE 0x12
 DAC_PT_0 BIT[5:0]

LUT_DAC_PT_1 ADDRESS 0x0081 RW
LUT_DAC_PT_1 RESET_VALUE 0x12
 DAC_PT_1 BIT[5:0]

LUT_DAC_PT_2 ADDRESS 0x0082 RW
LUT_DAC_PT_2 RESET_VALUE 0x0C
 DAC_PT_2 BIT[5:0]

LUT_DAC_PT_3 ADDRESS 0x0083 RW
LUT_DAC_PT_3 RESET_VALUE 0x3F
 DAC_PT_3 BIT[5:0]

LUT_ADC_PT_1 ADDRESS 0x0087 RW
LUT_ADC_PT_1 RESET_VALUE 0x09
 ADC_PT_1 BIT[5:0]

LUT_ADC_PT_2 ADDRESS 0x0088 RW
LUT_ADC_PT_2 RESET_VALUE 0x0A
 ADC_PT_2 BIT[5:0]

LUT_ADC_PT_3 ADDRESS 0x0089 RW
LUT_ADC_PT_3 RESET_VALUE 0x3F
 ADC_PT_3 BIT[5:0]

LUT_SLOPE_HI_0 ADDRESS 0x008C RW
LUT_SLOPE_HI_0 RESET_VALUE 0x00
 SLOPE_HI_0 BIT[6:0]

LUT_SLOPE_LO_0 ADDRESS 0x008D RW
LUT_SLOPE_LO_0 RESET_VALUE 0x00
 SLOPE_LO_0 BIT[5:0]

LUT_SLOPE_HI_1 ADDRESS 0x008E RW
LUT_SLOPE_HI_1 RESET_VALUE 0x46
 SLOPE_HI_1 BIT[6:0]

LUT_SLOPE_LO_1 ADDRESS 0x008F RW
LUT_SLOPE_LO_1 RESET_VALUE 0x00
 SLOPE_LO_1 BIT[5:0]

LUT_SLOPE_HI_2 ADDRESS 0x0090 RW
LUT_SLOPE_HI_2 RESET_VALUE 0x00
 SLOPE_HI_2 BIT[6:0]

LUT_SLOPE_LO_2 ADDRESS 0x0091 RW
LUT_SLOPE_LO_2 RESET_VALUE 0x3D
 SLOPE_LO_2 BIT[5:0]

MPHASE_PI_CFG1 ADDRESS 0x0096 RW
MPHASE_PI_CFG1 RESET_VALUE 0x67
 A_COEFFICIENT BIT[7:0]

MPHASE_PI_CFG4 ADDRESS 0x0097 RW
MPHASE_PI_CFG4 RESET_VALUE 0x64
 B_COEFFICIENT BIT[7:0]

MPHASE_PHASE_CNT ADDRESS 0x0098 RW
MPHASE_PHASE_CNT RESET_VALUE 0x06
 PHASE_CNT_FILT_NPM BIT[3:2]
  PH_CNT_FILT_NPM_2P5US VALUE 0x0
  PH_CNT_FILT_NPM_10US VALUE 0x1
  PH_CNT_FILT_NPM_40US VALUE 0x2
  PH_CNT_FILT_NPM_160US VALUE 0x3
 PHASE_CNT_FILT_LPM BIT[1:0]
  PH_CNT_FILT_LPM_2P5US VALUE 0x0
  PH_CNT_FILT_LPM_10US VALUE 0x1
  PH_CNT_FILT_LPM_40US VALUE 0x2
  PH_CNT_FILT_LPM_160US VALUE 0x3

EN_OPTIONS_DFT_1 ADDRESS 0x00A8 RW
EN_OPTIONS_DFT_1 RESET_VALUE 0x04
 ADAPT_ZX_TEST_EN BIT[7:6]
  ADAPT_ZX_TEST_DISABL VALUE 0x0
  ADAPT_ZX_TEST_FORCE_CLK VALUE 0x1
  ADAPT_ZX_TEST_FORCE_CLK_MASK_LO VALUE 0x2
  ADAPT_ZX_TEST_FORCE_CLK_MASK_HI VALUE 0x3
 ADAPT_ZX_EN BIT[5]
  ADAPT_ZX_DISABL VALUE 0x0
  ADAPT_ZX_ENABL VALUE 0x1
 FOLDBACK_FRC BIT[4]
  FORCE_FOLDBACK_DISABL VALUE 0x0
  FORCE_FOLDBACK_ENABL VALUE 0x1
 CL_CFG BIT[3:2]
  CL_COMP_DISABL VALUE 0x0
  CL_COMP_ENABL VALUE 0x1
  CL_COMP_ENABL_FRC_LO VALUE 0x2
  CL_COMP_ENABL_FRC_HI VALUE 0x3
 ZX_CFG BIT[1:0]
  ZX_COMP_ENABL_ONLY_FOR_PWM_LPM_BURSTS_WARMUP VALUE 0x0
  ZX_COMP_ENABL VALUE 0x1
  ZX_COMP_ENABL_FRC_LO VALUE 0x2
  ZX_COMP_ENABL_FRC_HI VALUE 0x3

EN_OPTIONS_DFT_2 ADDRESS 0x00A9 RW
EN_OPTIONS_DFT_2 RESET_VALUE 0xB3
 PFM_ENTRY_ADC_EN BIT[7]
  PFM_ENTRY_ADC_DISABL VALUE 0x0
  PFM_ENTRY_ADC_ENABL VALUE 0x1
 PFM_ENTRY_DCM_EN BIT[6]
  PFM_ENTRY_DCM_DISABL VALUE 0x0
  PFM_ENTRY_DCM_ENABL VALUE 0x1
 PFM_EXIT_CL_EN BIT[5]
  PFM_EXIT_CL_DISABL VALUE 0x0
  PFM_EXIT_CL_ENABL VALUE 0x1
 ADC_DACTOP_ISRC_CFG BIT[4]
  DACTOP_ISRC_DISABL VALUE 0x0
  DACTOP_ISRC_ENABL VALUE 0x1
 ADC_DACMID_BUF_TRI BIT[3]
  DACMID_BUF_NORM VALUE 0x0
  DACMID_BUF_TRI VALUE 0x1
 ADC_SAMPLE_BUF_TRI BIT[2]
  SAMPLE_BUF_NORM VALUE 0x0
  SAMPLE_BUF_TRI VALUE 0x1
 ADC_DAC2COMP_SW_EN BIT[1]
  DAC2COMP_SW_OPEN VALUE 0x0
  DAC2COMP_SW_NORM VALUE 0x1
 FULL_FET_SEL BIT[0]

ZX_ADAPT_CTL ADDRESS 0x00AA RW
ZX_ADAPT_CTL RESET_VALUE 0x1A
 ZX_SAMPLE_CTL BIT[5:4]
  ZX_SAMPLE_DELAY_TIME_UNIT_ILLEGAL VALUE 0x0
  ZX_SAMPLE_DELAY_TIME_UNIT_10NS VALUE 0x1
  ZX_SAMPLE_DELAY_TIME_UNIT_20NS VALUE 0x2
  ZX_SAMPLE_DELAY_TIME_UNIT_30NS VALUE 0x3
 ZX_UP_CYCLES BIT[3:2]
  ZX_UP_CYCLES_4 VALUE 0x0
  ZX_UP_CYCLES_12 VALUE 0x1
  ZX_UP_CYCLES_20 VALUE 0x2
  ZX_UP_CYCLES_28 VALUE 0x3
 ZX_DOWN_CYCLES BIT[1:0]
  ZX_DOWN_CYCLES_4 VALUE 0x0
  ZX_DOWN_CYCLES_12 VALUE 0x1
  ZX_DOWN_CYCLES_20 VALUE 0x2
  ZX_DOWN_CYCLES_28 VALUE 0x3

ZX_ADAPT_VAL ADDRESS 0x00AB R
ZX_ADAPT_VAL RESET_VALUE 0x00
 ZX_ADAPT_VAL BIT[5:0]

ADC_CLK_CTL ADDRESS 0x00AC RW
ADC_CLK_CTL RESET_VALUE 0x03
 ADC_PULSE_SKIP_CLK_EN BIT[1]
  ADC_PULS_SKIP_CLK_DISABL VALUE 0x0
  ADC_PULS_SKIP_CLK_ENABL VALUE 0x1
 ADC_CLK_SEL BIT[0]
  ADC_SEL_19P2 VALUE 0x0
  ADC_SEL_38P4 VALUE 0x1

ATEST12 ADDRESS 0x00B0 RW
ATEST12 RESET_VALUE 0x00
 ATEST2 BIT[3:2]
  ATEST2_NORMAL_OP VALUE 0x0
  ATEST2_ADC_DACTOP VALUE 0x1
  ATEST2_NOT_USED VALUE 0x2
  ATEST2_NOT_USED2 VALUE 0x3
 ATEST1 BIT[1:0]
  ATEST1_NORMAL_OP VALUE 0x0
  ATEST1_ADC_DACOUT VALUE 0x1
  ATEST1_NOT_USED VALUE 0x2
  ATEST1_NOT_USED2 VALUE 0x3

ATEST34 ADDRESS 0x00B1 RW
ATEST34 RESET_VALUE 0x00
 ATEST4 BIT[3:2]
  ATEST4_NOT_CONNECTED_FOR_NORMAL_OP VALUE 0x0
  ATEST4_PGND VALUE 0x1
  ATEST4_VDDIN VALUE 0x2
  ATEST4_NOT_USED VALUE 0x3
 ATEST3 BIT[1:0]
  ATEST3_NOT_CONNECTED_FOR_NORMAL_OP VALUE 0x0
  ATEST3_VSW VALUE 0x1
  ATEST3_ADC_COMP_PLUS VALUE 0x2
  ATEST3_NOT_USED_2 VALUE 0x3

DTEST12 ADDRESS 0x00B2 RW
DTEST12 RESET_VALUE 0x00
 DTEST2 BIT[6:4]
  DTEST2_UNCONNECTED VALUE 0x0
  DTEST2_DTEST_ADC_2 VALUE 0x1
  DTEST2_ZX_COMP_OUTPUT VALUE 0x2
  DTEST2_CLK_19P2_DTEST VALUE 0x3
  DTEST2_MP_ACTIVE_PHASE_CNT_OUT_1 VALUE 0x4
  DTEST2_MP_NPM_REQ_TO_CTRL VALUE 0x5
  DTEST2_ADC_DATA_VALID VALUE 0x6
  DTEST2_LUT_DATA_STREAM VALUE 0x7
 DTEST1 BIT[2:0]
  DTEST1_UNCONNECTED VALUE 0x0
  DTEST1_DTEST_ADC_1 VALUE 0x1
  DTEST1_CL_COMP_OUTPUT VALUE 0x2
  DTEST1_PFM_ENTRY_TRIG_TO_CTRL VALUE 0x3
  DTEST1_MP_ACTIVE_PHASE_CNT_OUT_0 VALUE 0x4
  DTEST1_LUT_DATA_VALID VALUE 0x5
  DTEST1_ADC_DATA_STREAM VALUE 0x6
  DTEST1_ACTIVITY_FLAG VALUE 0x7

DTEST43 ADDRESS 0x00B3 RW
DTEST43 RESET_VALUE 0x00
 DTEST4 BIT[6:4]
  DTEST4_UNCONNECTED VALUE 0x0
  DTEST4_ADC_DTEST_SELECT_0 VALUE 0x1
  DTEST4_ADC_DTEST_SELECT_1 VALUE 0x2
  DTEST4_ADC_DTEST_SELECT_2 VALUE 0x3
  DTEST4_MP_ACTIVE_PHASE_CNT_OUT_3 VALUE 0x4
  DTEST4_FRONT_BUF_DFT VALUE 0x5
  DTEST4_DAC_DATA_STREAM VALUE 0x6
  DTEST4_REC_AVERAGE_STREAM VALUE 0x7
 DTEST3 BIT[2:0]
  DTEST3_UNCONNECTED VALUE 0x0
  DTEST3_DTEST_ADC_3 VALUE 0x1
  DTEST3_DTEST_ADC_4 VALUE 0x2
  DTEST3_PFM_EXIT_TRIG_FROM_CTRL VALUE 0x3
  DTEST3_MP_ACTIVE_PHASE_CNT_OUT_2 VALUE 0x4
  DTEST3_DAC_DATA_VALID VALUE 0x5
  DTEST3_PHASE_ERR_STREAM VALUE 0x6
  DTEST3_DACMID_BUF_DFT VALUE 0x7

GANG_CTL1 ADDRESS 0x00C0 RW
GANG_CTL1 RESET_VALUE 0x23
 GANG_LEADER_PID BIT[7:0]

GANG_CTL2 ADDRESS 0x00C1 RW
GANG_CTL2 RESET_VALUE 0x00
 GANG_EN BIT[7]
  GANG_EN_FALSE VALUE 0x0
  GANG_EN_TRUE VALUE 0x1

SEC_ACCESS ADDRESS 0x00D0 W
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
 FOLLOW_WARM_RB BIT[2]
 FOLLOW_SHUTDOWN1_RB BIT[1]
 FOLLOW_SHUTDOWN2_RB BIT[0]

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]

CAL_REQUEST ADDRESS 0x00E2 W
CAL_REQUEST RESET_VALUE 0x00
 CAL_REQUEST BIT[7]
  CAL_REQUEST_FALSE VALUE 0x0
  CAL_REQUEST_TRUE VALUE 0x1

MAN_CAL_VAL ADDRESS 0x00E5 RW
MAN_CAL_VAL RESET_VALUE 0x00
 MAN_CAL_VAL BIT[7:0]

REPLICA_CFG ADDRESS 0x00E6 RW
REPLICA_CFG RESET_VALUE 0x01
 ADC_REP_SEL BIT[0]
  ADC_REP_SEL_DISABL VALUE 0x0
  ADC_REP_SEL_ENABL VALUE 0x1

CAL_CTL_1 ADDRESS 0x00E7 RW
CAL_CTL_1 RESET_VALUE 0x33
 DACMID_BUF_CAL_EN BIT[5:4]
  DACMID_BUF_CAL_CENTER_CODE VALUE 0x0
  DACMID_BUF_CAL_MISSON_CONFIG_MANCAL VALUE 0x1
  DACMID_BUF_CAL_CAL_CONFIG_MANCAL VALUE 0x2
  DACMID_BUF_CAL_AUTOCAL_ENABL VALUE 0x3
 FRONT_BUF_CAL_EN BIT[3:2]
  FRONT_BUF_CAL_USE_SAMPLE_OFFSET_TRIM VALUE 0x0
  FRONT_BUF_CAL_MISSON_CONFIG_MANCAL VALUE 0x1
  FRONT_BUF_CAL_CAL_CONFIG_MANCAL VALUE 0x2
  FRONT_BUF_CAL_AUTOCAL_ENABL VALUE 0x3
 ZX_CAL_EN BIT[1:0]
  ZX_CAL_USE_ZX_TRIM VALUE 0x0
  ZX_CAL_USE_ZX_TRIM_2 VALUE 0x1
  ZX_CAL_MANUALCAL_USE_ZX_TRIM VALUE 0x2
  ZX_CAL_AUTOCAL_ENABL VALUE 0x3

CAL_CTL_2 ADDRESS 0x00E8 RW
CAL_CTL_2 RESET_VALUE 0x00
 SAMPLE_OFFSET_CAL_EN BIT[2]
  SAMPL_OFFSET_CAL_MISSON_MODE VALUE 0x0
  SAMPL_OFFSET_CAL_AUTOCAL_ENABL VALUE 0x1
 ADC_REP_CAL_EN BIT[1]
  ADC_REP_CAL_MISSON_MODE VALUE 0x0
  ADC_REP_CAL_AUTOCAL_ENABL VALUE 0x1
 CL_REP_CAL_EN BIT[0]
  CL_REP_CAL_MISSON_MODE VALUE 0x0
  CL_REP_CAL_AUTOCAL_ENABL VALUE 0x1

SAMPLE_OFFSET_CAL_VAL ADDRESS 0x00E9 R
SAMPLE_OFFSET_CAL_VAL RESET_VALUE 0x00
 SAMPLE_OFFSET_CAL_VAL BIT[4:0]

REPLICA_CAL_VAL ADDRESS 0x00EA R
REPLICA_CAL_VAL RESET_VALUE 0x00
 REPLICA_CAL_VAL BIT[3:0]

DACMID_BUF_CAL_VAL ADDRESS 0x00EC R
DACMID_BUF_CAL_VAL RESET_VALUE 0x00
 DACMID_BUF_CAL_VAL BIT[4:0]

FRONT_BUF_CAL_VAL ADDRESS 0x00ED R
FRONT_BUF_CAL_VAL RESET_VALUE 0x00
 FRONT_BUF_CAL_VAL BIT[4:0]

CL_CAL_VAL ADDRESS 0x00EE R
CL_CAL_VAL RESET_VALUE 0x00
 CL_CAL_VAL BIT[4:0]

ZX_CAL_VAL ADDRESS 0x00EF R
ZX_CAL_VAL RESET_VALUE 0x00
 ZX_CAL_VAL BIT[5:0]

TRIM_NUM ADDRESS 0x00F0 R
TRIM_NUM RESET_VALUE 0x04
 NUM_TRIM BIT[7:0]

ZX_TRIM ADDRESS 0x00F1 RW
ZX_TRIM RESET_VALUE 0x00
 ZX_TRIM BIT[5:0]

CL_TRIM ADDRESS 0x00F2 RW
CL_TRIM RESET_VALUE 0x00
 CL_TRIM BIT[4:0]

REPLICA_TRIM ADDRESS 0x00F3 RW
REPLICA_TRIM RESET_VALUE 0x00
 REPLICA_TRIM BIT[3:0]

SAMPLE_OFFSET_TRIM ADDRESS 0x00F4 RW
SAMPLE_OFFSET_TRIM RESET_VALUE 0x00
 SAMPLE_OFFSET_TRIM BIT[4:0]

S6_FREQ_BASE BASE 0x00012500 s6_freqaddr 31:0

 s6_freq MODULE OFFSET=S6_FREQ_BASE+0x00000000 MAX=S6_FREQ_BASE+0x000000FF APRE=S6_FREQ_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM8950.S6_FREQ_BASE.S6_FREQ
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x02
 DIG_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x1D
 TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x19
 SUBTYPE BIT[7:0]

CLK_ENABLE ADDRESS 0x0046 RW
CLK_ENABLE RESET_VALUE 0x01
 EN_CLK_INT BIT[7]
  FORCE_EN_DISABLED VALUE 0x0
  FORCE_EN_ENABLED VALUE 0x1
 FOLLOW_CLK_SX_REQ BIT[0]
  FALLOW_CLK_REQ_DISABLED VALUE 0x0
  FALLOW_CLK_REQ_ENABLED VALUE 0x1

CLK_DIV ADDRESS 0x0050 RW
CLK_DIV RESET_VALUE 0x05
 CLK_DIV BIT[3:0]
  FREQ_9M6HZ_0 VALUE 0x0
  FREQ_9M6HZ VALUE 0x1
  FREQ_6M4HZ VALUE 0x2
  FREQ_4M8HZ VALUE 0x3
  FREQ_3M8HZ VALUE 0x4
  FREQ_3M2HZ VALUE 0x5
  FREQ_2M7HZ VALUE 0x6
  FREQ_2M4HZ VALUE 0x7
  FREQ_2M1HZ VALUE 0x8
  FREQ_1M9HZ VALUE 0x9
  FREQ_1M7HZ VALUE 0xA
  FREQ_1M6HZ VALUE 0xB
  FREQ_1M5HZ VALUE 0xC
  FREQ_1M4HZ VALUE 0xD
  FREQ_1M3HZ VALUE 0xE
  FREQ_1M2HZ VALUE 0xF

CLK_PHASE ADDRESS 0x0051 RW
CLK_PHASE RESET_VALUE 0x0B
 CLK_PHASE BIT[3:0]

GANG_CTL1 ADDRESS 0x00C0 RW
GANG_CTL1 RESET_VALUE 0x23
 GANG_LEADER_PID BIT[7:0]

GANG_CTL2 ADDRESS 0x00C1 RW
GANG_CTL2 RESET_VALUE 0x80
 GANG_EN BIT[7]
  GANGING_DISABLED VALUE 0x0
  GANGING_ENABLED VALUE 0x1

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  NORMAL_OPERATION VALUE 0x0
  SOFT_RESET_ASSERTED VALUE 0x1

TEST1 ADDRESS 0x00E2 RW
TEST1 RESET_VALUE 0x00
 EN_DTEST BIT[7]
  DTEST_DISABLED VALUE 0x0
  DTEST_ENABLED VALUE 0x1
 DTEST_SEL BIT[6:5]
  DRIVE_DTEST1 VALUE 0x0
  DRIVE_DTEST2 VALUE 0x1
  DRIVE_DTEST3 VALUE 0x2
  DRIVE_DTEST4 VALUE 0x3

LDO1_BASE BASE 0x00014000 ldo1addr 31:0

 ldo1 MODULE OFFSET=LDO1_BASE+0x00000000 MAX=LDO1_BASE+0x000000FF APRE=LDO1_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM8950.LDO1_BASE.LDO1
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x02
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x01
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x01
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x21
 TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x07
 SUBTYPE BIT[7:0]

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
 VREG_OK BIT[7]
  LDO_VOLTAGE_LOW VALUE 0x0
  LDO_VOLTAGE_OK VALUE 0x1
 BYPASS_LDO BIT[2]
  OFF_OR_NON_BYPASS VALUE 0x0
  ON_AND_BYPASSED VALUE 0x1
 NPM_TRUE BIT[1]
  NOT_NPM_OR_VOLTAGE_NOT_OK VALUE 0x0
  NPM_VOLTAGE_OK VALUE 0x1
 STEPPER_DONE BIT[0]
  STEPPER_NOT_DONE VALUE 0x0
  STEPPER_DONE VALUE 0x1

STATUS2 ADDRESS 0x0009 R
STATUS2 RESET_VALUE 0x00
 SOFTSTART_DONE BIT[7]
  SOFTSTART_NOT_DONE VALUE 0x0
  SOFTSTART_DONE VALUE 0x1
 VREG_ON BIT[5]
  LDO_OFF VALUE 0x0
  LDO_ON VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
 VREG_OK_RT_STS BIT[0]
  LDO_ENABLE_ERR VALUE 0x0
  LDO_ENABLE_SUCCESS VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 R
INT_SET_TYPE RESET_VALUE 0x00
 VREG_OK_TYPE BIT[0]
  VREG_OK_EDGE_TRIGGERED VALUE 0x0
  VREG_OK_LEVEL_TRIGGERED VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 VREG_OK_HIGH BIT[0]
  VREG_OK_LOW_DISABLED VALUE 0x0
  VREG_OK_LOW_TRIGGERED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 R
INT_POLARITY_LOW RESET_VALUE 0x00
 VREG_OK_LOW BIT[0]
  VREG_OK_FALLING_TRIGGERED VALUE 0x0
  VREG_OK_RISING_TRIGGERED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 VREG_OK_LATCHED_CLR BIT[0]
  VREG_OK_ERROR_NOT_REARM VALUE 0x0
  VREG_OK_ERROR_REARM VALUE 0x1

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 VREG_OK_EN_SET BIT[0]
  VREG_OK_ERROR_DISABLED VALUE 0x0
  VREG_OK_ERROR_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 VREG_OK_EN_CLR BIT[0]
  VREG_OK_ERROR_DISABLED VALUE 0x0
  VREG_OK_ERROR_ENABLED VALUE 0x1

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 VREG_OK_LATCHED_STS BIT[0]
  LDO_VOLTAGE_OK VALUE 0x0
  LDO_VOLTAGE_LOW VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 VREG_OK_PENDING_STS BIT[0]
  LDO_ENABLE_FALSE VALUE 0x0
  LDO_ENABLE_SUCCESS VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]
  INT_MID_SEL_0 VALUE 0x0
  INT_MID_SEL_1 VALUE 0x1

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]
  INT_PRIORITY_SR VALUE 0x0
  INT_PRIORITY_A VALUE 0x1

VOLTAGE_CTL2 ADDRESS 0x0041 RW
VOLTAGE_CTL2 RESET_VALUE 0x32
 VSET BIT[6:0]

MODE_CTL2 ADDRESS 0x0045 RW
MODE_CTL2 RESET_VALUE 0x80
 NPM BIT[7]
  FORCED_NPM_FALSE VALUE 0x0
  FORCED_NPM VALUE 0x1
 BYPASS_ACT BIT[6]
  BYPASS_ACT_FALSE VALUE 0x0
  BYPASS_ACT_TRUE VALUE 0x1
 BYPASS_EN BIT[5]
  BYPASS_DISABLED VALUE 0x0
  BYPASS_ENABLED VALUE 0x1
 FOLLOW_PMIC_AWAKE BIT[4]
  FOLLOW_PMIC_AWAKE_FALSE VALUE 0x0
  FOLLOW_PMIC_AWAKE_TRUE VALUE 0x1

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
 EN_LDO_INT BIT[7]
  EN_LDO_INT_FALSE VALUE 0x0
  EN_LDO_INT_TRUE VALUE 0x1
 FOLLOW_HW_EN0 BIT[0]
  FOLLOW_HW_EN0_FALSE VALUE 0x0
  FOLLOW_HW_EN0_TRUE VALUE 0x1

PD_CTL ADDRESS 0x0048 RW
PD_CTL RESET_VALUE 0x80
 PULLDN_EN BIT[7]
  PULLDN_DIABLED VALUE 0x0
  PULLDN_ENABLED VALUE 0x1

SOFT_START_CTL ADDRESS 0x004C RW
SOFT_START_CTL RESET_VALUE 0x80
 SOFT_START BIT[7]
  SOFT_START_DISABLED VALUE 0x0
  SOFT_START_ENABLED VALUE 0x1

CONFIG_CTL ADDRESS 0x0052 RW
CONFIG_CTL RESET_VALUE 0x04
 ACT_BYPASS_BUFF_EN BIT[3]
  ACT_BYPASS_BUFF_DISABLED VALUE 0x0
  ACT_BYPASS_BUFF_ENABLED VALUE 0x1
 MODE_TRAN_ENH_EN BIT[2]
  MODE_TRAN_ENH_DISABLED VALUE 0x0
  MODE_TRAN_ENH_ENABLED VALUE 0x1

VS_CTL ADDRESS 0x0061 RW
VS_CTL RESET_VALUE 0x85
 VS_EN BIT[7]
  STEPPER_DIABLED VALUE 0x0
  STEPPER_ENABLED VALUE 0x1
 VS_DELAY BIT[2:0]
  DELAY_1_20 VALUE 0x0
  DELAY_1_40 VALUE 0x1
  DELAY_1_80 VALUE 0x2
  DELAY_1_160 VALUE 0x3
  DELAY_1_320 VALUE 0x4
  DELAY_1_640 VALUE 0x5
  DELAY_1_1280 VALUE 0x6
  DELAY_1_2560 VALUE 0x7

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]
  SEC_LOCKED VALUE 0x00
  SEC_UNLOCK VALUE 0xA5

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
 ENABLE_PRESET BIT[0]
  ENABLE_PRESET_FALSE VALUE 0x0
  ENABLE_PRESET_TRUE VALUE 0x1

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  FOLLOW_GLOBAL_SOFT_RB_FALSE VALUE 0x0
  FOLLOW_GLOBAL_SOFT_RB_TRUE VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
  FOLLOW_OTST2_RB_FALSE VALUE 0x0
  FOLLOW_OTST2_RB_TRUE VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  FOLLOW_WARM_RB_FALSE VALUE 0x0
  FOLLOW_WARM_RB_TRUE VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  FOLLOW_SHUTDOWN1_RB_FALSE VALUE 0x0
  FOLLOW_SHUTDOWN1_RB_TRUE VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  FOLLOW_SHUTDOWN2_RB_FALSE VALUE 0x0
  FOLLOW_SHUTDOWN2_RB_TRUE VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  LOCAL_SOFT_RESET_FALSE VALUE 0x0
  LOCAL_SOFT_RESET_TRUE VALUE 0x1

INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
 INT_TEST_MODE_EN BIT[7]
  INT_TEST_MODE_DISABLED VALUE 0x0
  INT_TEST_MODE_ENABLED VALUE 0x1

INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
 VREG_OK_TEST_VAL BIT[0]
  VREG_OK_TEST_VAL_0 VALUE 0x0
  VREG_OK_TEST_VAL_1 VALUE 0x1

TEST1 ADDRESS 0x00E2 RW
TEST1 RESET_VALUE 0x00
 ATEST2 BIT[7:4]
  ATEST2_NONE VALUE 0x0
  ATEST2_ICOMP VALUE 0x1
  ATEST2_COMPNODE VALUE 0x2
  ATEST2_LDO_IN VALUE 0x3
  ATEST2_GTPSSDEV VALUE 0x4
 ATEST1 BIT[3:0]
  ATEST1_NONE VALUE 0x0
  ATEST1_VREG_OK VALUE 0x1
  ATEST1_LDO_VOUT VALUE 0x2
  ATEST1_VSENSE VALUE 0x3
  ATEST1_FB_NODE VALUE 0x4

TEST2 ADDRESS 0x00E3 RW
TEST2 RESET_VALUE 0x00
 I_TST_EN BIT[7]
  I_TST_DISABLED VALUE 0x0
  I_TST_ENABLED VALUE 0x1
 DTEST BIT[1:0]
  DTEST_NONE VALUE 0x0
  DTEST_VREG_OK_DI VALUE 0x1
  DTEST_SOFTSTART_DONE_DI VALUE 0x2

TRIM_NUM ADDRESS 0x00F0 R
TRIM_NUM RESET_VALUE 0x02
 TRIM_NUM BIT[7:0]

TRIM_CTRL ADDRESS 0x00F1 RW
TRIM_CTRL RESET_VALUE 0x07
 TRIM_CTRL BIT[5:0]

OTA_TRIM_CTRL ADDRESS 0x00F2 RW
OTA_TRIM_CTRL RESET_VALUE 0x00
 OTA_TRIM_CTRL BIT[7:0]

LDO2_BASE BASE 0x00014100 ldo2addr 31:0

 ldo2 MODULE OFFSET=LDO2_BASE+0x00000000 MAX=LDO2_BASE+0x000000FF APRE=LDO2_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM8950.LDO2_BASE.LDO2
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x02
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x01
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x01
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x21
 TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x07
 SUBTYPE BIT[7:0]

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
 VREG_OK BIT[7]
  LDO_VOLTAGE_LOW VALUE 0x0
  LDO_VOLTAGE_OK VALUE 0x1
 BYPASS_LDO BIT[2]
  OFF_OR_NON_BYPASS VALUE 0x0
  ON_AND_BYPASSED VALUE 0x1
 NPM_TRUE BIT[1]
  NOT_NPM_OR_VOLTAGE_NOT_OK VALUE 0x0
  NPM_VOLTAGE_OK VALUE 0x1
 STEPPER_DONE BIT[0]
  STEPPER_NOT_DONE VALUE 0x0
  STEPPER_DONE VALUE 0x1

STATUS2 ADDRESS 0x0009 R
STATUS2 RESET_VALUE 0x00
 SOFTSTART_DONE BIT[7]
  SOFTSTART_NOT_DONE VALUE 0x0
  SOFTSTART_DONE VALUE 0x1
 VREG_ON BIT[5]
  LDO_OFF VALUE 0x0
  LDO_ON VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
 VREG_OK_RT_STS BIT[0]
  LDO_ENABLE_ERR VALUE 0x0
  LDO_ENABLE_SUCCESS VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 R
INT_SET_TYPE RESET_VALUE 0x00
 VREG_OK_TYPE BIT[0]
  VREG_OK_EDGE_TRIGGERED VALUE 0x0
  VREG_OK_LEVEL_TRIGGERED VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 VREG_OK_HIGH BIT[0]
  VREG_OK_LOW_DISABLED VALUE 0x0
  VREG_OK_LOW_TRIGGERED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 R
INT_POLARITY_LOW RESET_VALUE 0x00
 VREG_OK_LOW BIT[0]
  VREG_OK_FALLING_TRIGGERED VALUE 0x0
  VREG_OK_RISING_TRIGGERED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 VREG_OK_LATCHED_CLR BIT[0]
  VREG_OK_ERROR_NOT_REARM VALUE 0x0
  VREG_OK_ERROR_REARM VALUE 0x1

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 VREG_OK_EN_SET BIT[0]
  VREG_OK_ERROR_DISABLED VALUE 0x0
  VREG_OK_ERROR_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 VREG_OK_EN_CLR BIT[0]
  VREG_OK_ERROR_DISABLED VALUE 0x0
  VREG_OK_ERROR_ENABLED VALUE 0x1

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 VREG_OK_LATCHED_STS BIT[0]
  LDO_VOLTAGE_OK VALUE 0x0
  LDO_VOLTAGE_LOW VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 VREG_OK_PENDING_STS BIT[0]
  LDO_ENABLE_FALSE VALUE 0x0
  LDO_ENABLE_SUCCESS VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]
  INT_MID_SEL_0 VALUE 0x0
  INT_MID_SEL_1 VALUE 0x1

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]
  INT_PRIORITY_SR VALUE 0x0
  INT_PRIORITY_A VALUE 0x1

VOLTAGE_CTL2 ADDRESS 0x0041 RW
VOLTAGE_CTL2 RESET_VALUE 0x42
 VSET BIT[6:0]

MODE_CTL2 ADDRESS 0x0045 RW
MODE_CTL2 RESET_VALUE 0x80
 NPM BIT[7]
  FORCED_NPM_FALSE VALUE 0x0
  FORCED_NPM VALUE 0x1
 BYPASS_ACT BIT[6]
  BYPASS_ACT_FALSE VALUE 0x0
  BYPASS_ACT_TRUE VALUE 0x1
 BYPASS_EN BIT[5]
  BYPASS_DISABLED VALUE 0x0
  BYPASS_ENABLED VALUE 0x1
 FOLLOW_PMIC_AWAKE BIT[4]
  FOLLOW_PMIC_AWAKE_FALSE VALUE 0x0
  FOLLOW_PMIC_AWAKE_TRUE VALUE 0x1

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
 EN_LDO_INT BIT[7]
  EN_LDO_INT_FALSE VALUE 0x0
  EN_LDO_INT_TRUE VALUE 0x1
 FOLLOW_HW_EN0 BIT[0]
  FOLLOW_HW_EN0_FALSE VALUE 0x0
  FOLLOW_HW_EN0_TRUE VALUE 0x1

PD_CTL ADDRESS 0x0048 RW
PD_CTL RESET_VALUE 0x80
 PULLDN_EN BIT[7]
  PULLDN_DIABLED VALUE 0x0
  PULLDN_ENABLED VALUE 0x1

SOFT_START_CTL ADDRESS 0x004C RW
SOFT_START_CTL RESET_VALUE 0x80
 SOFT_START BIT[7]
  SOFT_START_DISABLED VALUE 0x0
  SOFT_START_ENABLED VALUE 0x1

CONFIG_CTL ADDRESS 0x0052 RW
CONFIG_CTL RESET_VALUE 0x04
 ACT_BYPASS_BUFF_EN BIT[3]
  ACT_BYPASS_BUFF_DISABLED VALUE 0x0
  ACT_BYPASS_BUFF_ENABLED VALUE 0x1
 MODE_TRAN_ENH_EN BIT[2]
  MODE_TRAN_ENH_DISABLED VALUE 0x0
  MODE_TRAN_ENH_ENABLED VALUE 0x1

VS_CTL ADDRESS 0x0061 RW
VS_CTL RESET_VALUE 0x85
 VS_EN BIT[7]
  STEPPER_DIABLED VALUE 0x0
  STEPPER_ENABLED VALUE 0x1
 VS_DELAY BIT[2:0]
  DELAY_1_20 VALUE 0x0
  DELAY_1_40 VALUE 0x1
  DELAY_1_80 VALUE 0x2
  DELAY_1_160 VALUE 0x3
  DELAY_1_320 VALUE 0x4
  DELAY_1_640 VALUE 0x5
  DELAY_1_1280 VALUE 0x6
  DELAY_1_2560 VALUE 0x7

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]
  SEC_LOCKED VALUE 0x00
  SEC_UNLOCK VALUE 0xA5

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
 ENABLE_PRESET BIT[0]
  ENABLE_PRESET_FALSE VALUE 0x0
  ENABLE_PRESET_TRUE VALUE 0x1

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  FOLLOW_GLOBAL_SOFT_RB_FALSE VALUE 0x0
  FOLLOW_GLOBAL_SOFT_RB_TRUE VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
  FOLLOW_OTST2_RB_FALSE VALUE 0x0
  FOLLOW_OTST2_RB_TRUE VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  FOLLOW_WARM_RB_FALSE VALUE 0x0
  FOLLOW_WARM_RB_TRUE VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  FOLLOW_SHUTDOWN1_RB_FALSE VALUE 0x0
  FOLLOW_SHUTDOWN1_RB_TRUE VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  FOLLOW_SHUTDOWN2_RB_FALSE VALUE 0x0
  FOLLOW_SHUTDOWN2_RB_TRUE VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  LOCAL_SOFT_RESET_FALSE VALUE 0x0
  LOCAL_SOFT_RESET_TRUE VALUE 0x1

INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
 INT_TEST_MODE_EN BIT[7]
  INT_TEST_MODE_DISABLED VALUE 0x0
  INT_TEST_MODE_ENABLED VALUE 0x1

INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
 VREG_OK_TEST_VAL BIT[0]
  VREG_OK_TEST_VAL_0 VALUE 0x0
  VREG_OK_TEST_VAL_1 VALUE 0x1

TEST1 ADDRESS 0x00E2 RW
TEST1 RESET_VALUE 0x00
 ATEST2 BIT[7:4]
  ATEST2_NONE VALUE 0x0
  ATEST2_ICOMP VALUE 0x1
  ATEST2_COMPNODE VALUE 0x2
  ATEST2_LDO_IN VALUE 0x3
  ATEST2_GTPSSDEV VALUE 0x4
 ATEST1 BIT[3:0]
  ATEST1_NONE VALUE 0x0
  ATEST1_VREG_OK VALUE 0x1
  ATEST1_LDO_VOUT VALUE 0x2
  ATEST1_VSENSE VALUE 0x3
  ATEST1_FB_NODE VALUE 0x4

TEST2 ADDRESS 0x00E3 RW
TEST2 RESET_VALUE 0x00
 I_TST_EN BIT[7]
  I_TST_DISABLED VALUE 0x0
  I_TST_ENABLED VALUE 0x1
 DTEST BIT[1:0]
  DTEST_NONE VALUE 0x0
  DTEST_VREG_OK_DI VALUE 0x1
  DTEST_SOFTSTART_DONE_DI VALUE 0x2

TRIM_NUM ADDRESS 0x00F0 R
TRIM_NUM RESET_VALUE 0x02
 TRIM_NUM BIT[7:0]

TRIM_CTRL ADDRESS 0x00F1 RW
TRIM_CTRL RESET_VALUE 0x07
 TRIM_CTRL BIT[5:0]

OTA_TRIM_CTRL ADDRESS 0x00F2 RW
OTA_TRIM_CTRL RESET_VALUE 0x00
 OTA_TRIM_CTRL BIT[7:0]

LDO3_BASE BASE 0x00014200 ldo3addr 31:0

 ldo3 MODULE OFFSET=LDO3_BASE+0x00000000 MAX=LDO3_BASE+0x000000FF APRE=LDO3_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM8950.LDO3_BASE.LDO3
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x02
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x01
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x01
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x21
 TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x07
 SUBTYPE BIT[7:0]

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
 VREG_OK BIT[7]
  LDO_VOLTAGE_LOW VALUE 0x0
  LDO_VOLTAGE_OK VALUE 0x1
 BYPASS_LDO BIT[2]
  OFF_OR_NON_BYPASS VALUE 0x0
  ON_AND_BYPASSED VALUE 0x1
 NPM_TRUE BIT[1]
  NOT_NPM_OR_VOLTAGE_NOT_OK VALUE 0x0
  NPM_VOLTAGE_OK VALUE 0x1
 STEPPER_DONE BIT[0]
  STEPPER_NOT_DONE VALUE 0x0
  STEPPER_DONE VALUE 0x1

STATUS2 ADDRESS 0x0009 R
STATUS2 RESET_VALUE 0x00
 SOFTSTART_DONE BIT[7]
  SOFTSTART_NOT_DONE VALUE 0x0
  SOFTSTART_DONE VALUE 0x1
 VREG_ON BIT[5]
  LDO_OFF VALUE 0x0
  LDO_ON VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
 VREG_OK_RT_STS BIT[0]
  LDO_ENABLE_ERR VALUE 0x0
  LDO_ENABLE_SUCCESS VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 R
INT_SET_TYPE RESET_VALUE 0x00
 VREG_OK_TYPE BIT[0]
  VREG_OK_EDGE_TRIGGERED VALUE 0x0
  VREG_OK_LEVEL_TRIGGERED VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 VREG_OK_HIGH BIT[0]
  VREG_OK_LOW_DISABLED VALUE 0x0
  VREG_OK_LOW_TRIGGERED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 R
INT_POLARITY_LOW RESET_VALUE 0x00
 VREG_OK_LOW BIT[0]
  VREG_OK_FALLING_TRIGGERED VALUE 0x0
  VREG_OK_RISING_TRIGGERED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 VREG_OK_LATCHED_CLR BIT[0]
  VREG_OK_ERROR_NOT_REARM VALUE 0x0
  VREG_OK_ERROR_REARM VALUE 0x1

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 VREG_OK_EN_SET BIT[0]
  VREG_OK_ERROR_DISABLED VALUE 0x0
  VREG_OK_ERROR_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 VREG_OK_EN_CLR BIT[0]
  VREG_OK_ERROR_DISABLED VALUE 0x0
  VREG_OK_ERROR_ENABLED VALUE 0x1

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 VREG_OK_LATCHED_STS BIT[0]
  LDO_VOLTAGE_OK VALUE 0x0
  LDO_VOLTAGE_LOW VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 VREG_OK_PENDING_STS BIT[0]
  LDO_ENABLE_FALSE VALUE 0x0
  LDO_ENABLE_SUCCESS VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]
  INT_MID_SEL_0 VALUE 0x0
  INT_MID_SEL_1 VALUE 0x1

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]
  INT_PRIORITY_SR VALUE 0x0
  INT_PRIORITY_A VALUE 0x1

VOLTAGE_CTL2 ADDRESS 0x0041 RW
VOLTAGE_CTL2 RESET_VALUE 0x44
 VSET BIT[6:0]

MODE_CTL2 ADDRESS 0x0045 RW
MODE_CTL2 RESET_VALUE 0x80
 NPM BIT[7]
  FORCED_NPM_FALSE VALUE 0x0
  FORCED_NPM VALUE 0x1
 BYPASS_ACT BIT[6]
  BYPASS_ACT_FALSE VALUE 0x0
  BYPASS_ACT_TRUE VALUE 0x1
 BYPASS_EN BIT[5]
  BYPASS_DISABLED VALUE 0x0
  BYPASS_ENABLED VALUE 0x1
 FOLLOW_PMIC_AWAKE BIT[4]
  FOLLOW_PMIC_AWAKE_FALSE VALUE 0x0
  FOLLOW_PMIC_AWAKE_TRUE VALUE 0x1

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
 EN_LDO_INT BIT[7]
  EN_LDO_INT_FALSE VALUE 0x0
  EN_LDO_INT_TRUE VALUE 0x1
 FOLLOW_HW_EN0 BIT[0]
  FOLLOW_HW_EN0_FALSE VALUE 0x0
  FOLLOW_HW_EN0_TRUE VALUE 0x1

PD_CTL ADDRESS 0x0048 RW
PD_CTL RESET_VALUE 0x80
 PULLDN_EN BIT[7]
  PULLDN_DIABLED VALUE 0x0
  PULLDN_ENABLED VALUE 0x1

SOFT_START_CTL ADDRESS 0x004C RW
SOFT_START_CTL RESET_VALUE 0x80
 SOFT_START BIT[7]
  SOFT_START_DISABLED VALUE 0x0
  SOFT_START_ENABLED VALUE 0x1

CONFIG_CTL ADDRESS 0x0052 RW
CONFIG_CTL RESET_VALUE 0x04
 ACT_BYPASS_BUFF_EN BIT[3]
  ACT_BYPASS_BUFF_DISABLED VALUE 0x0
  ACT_BYPASS_BUFF_ENABLED VALUE 0x1
 MODE_TRAN_ENH_EN BIT[2]
  MODE_TRAN_ENH_DISABLED VALUE 0x0
  MODE_TRAN_ENH_ENABLED VALUE 0x1

VS_CTL ADDRESS 0x0061 RW
VS_CTL RESET_VALUE 0x85
 VS_EN BIT[7]
  STEPPER_DIABLED VALUE 0x0
  STEPPER_ENABLED VALUE 0x1
 VS_DELAY BIT[2:0]
  DELAY_1_20 VALUE 0x0
  DELAY_1_40 VALUE 0x1
  DELAY_1_80 VALUE 0x2
  DELAY_1_160 VALUE 0x3
  DELAY_1_320 VALUE 0x4
  DELAY_1_640 VALUE 0x5
  DELAY_1_1280 VALUE 0x6
  DELAY_1_2560 VALUE 0x7

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]
  SEC_LOCKED VALUE 0x00
  SEC_UNLOCK VALUE 0xA5

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
 ENABLE_PRESET BIT[0]
  ENABLE_PRESET_FALSE VALUE 0x0
  ENABLE_PRESET_TRUE VALUE 0x1

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  FOLLOW_GLOBAL_SOFT_RB_FALSE VALUE 0x0
  FOLLOW_GLOBAL_SOFT_RB_TRUE VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
  FOLLOW_OTST2_RB_FALSE VALUE 0x0
  FOLLOW_OTST2_RB_TRUE VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  FOLLOW_WARM_RB_FALSE VALUE 0x0
  FOLLOW_WARM_RB_TRUE VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  FOLLOW_SHUTDOWN1_RB_FALSE VALUE 0x0
  FOLLOW_SHUTDOWN1_RB_TRUE VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  FOLLOW_SHUTDOWN2_RB_FALSE VALUE 0x0
  FOLLOW_SHUTDOWN2_RB_TRUE VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  LOCAL_SOFT_RESET_FALSE VALUE 0x0
  LOCAL_SOFT_RESET_TRUE VALUE 0x1

INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
 INT_TEST_MODE_EN BIT[7]
  INT_TEST_MODE_DISABLED VALUE 0x0
  INT_TEST_MODE_ENABLED VALUE 0x1

INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
 VREG_OK_TEST_VAL BIT[0]
  VREG_OK_TEST_VAL_0 VALUE 0x0
  VREG_OK_TEST_VAL_1 VALUE 0x1

TEST1 ADDRESS 0x00E2 RW
TEST1 RESET_VALUE 0x00
 ATEST2 BIT[7:4]
  ATEST2_NONE VALUE 0x0
  ATEST2_ICOMP VALUE 0x1
  ATEST2_COMPNODE VALUE 0x2
  ATEST2_LDO_IN VALUE 0x3
  ATEST2_GTPSSDEV VALUE 0x4
 ATEST1 BIT[3:0]
  ATEST1_NONE VALUE 0x0
  ATEST1_VREG_OK VALUE 0x1
  ATEST1_LDO_VOUT VALUE 0x2
  ATEST1_VSENSE VALUE 0x3
  ATEST1_FB_NODE VALUE 0x4

TEST2 ADDRESS 0x00E3 RW
TEST2 RESET_VALUE 0x00
 I_TST_EN BIT[7]
  I_TST_DISABLED VALUE 0x0
  I_TST_ENABLED VALUE 0x1
 DTEST BIT[1:0]
  DTEST_NONE VALUE 0x0
  DTEST_VREG_OK_DI VALUE 0x1
  DTEST_SOFTSTART_DONE_DI VALUE 0x2

TRIM_NUM ADDRESS 0x00F0 R
TRIM_NUM RESET_VALUE 0x02
 TRIM_NUM BIT[7:0]

TRIM_CTRL ADDRESS 0x00F1 RW
TRIM_CTRL RESET_VALUE 0x07
 TRIM_CTRL BIT[5:0]

OTA_TRIM_CTRL ADDRESS 0x00F2 RW
OTA_TRIM_CTRL RESET_VALUE 0x00
 OTA_TRIM_CTRL BIT[7:0]

LDO4_BASE BASE 0x00014300 ldo4addr 31:0

 ldo4 MODULE OFFSET=LDO4_BASE+0x00000000 MAX=LDO4_BASE+0x000000FF APRE=LDO4_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM8950.LDO4_BASE.LDO4
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x02
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x02
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x21
 TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x2D
 SUBTYPE BIT[7:0]

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
 VREG_OK BIT[7]
  LDO_VOLTAGE_LOW VALUE 0x0
  LDO_VOLTAGE_OK VALUE 0x1
 BYPASS_LDO BIT[2]
  OFF_OR_NON_BYPASS VALUE 0x0
  ON_AND_BYPASSED VALUE 0x1
 NPM_TRUE BIT[1]
  NOT_NPM_OR_VOLTAGE_NOT_OK VALUE 0x0
  NPM_VOLTAGE_OK VALUE 0x1

STATUS2 ADDRESS 0x0009 R
STATUS2 RESET_VALUE 0xX0
 SOFTSTART_DONE BIT[7]
  SOFTSTART_NOT_DONE VALUE 0x0
  SOFTSTART_DONE VALUE 0x1
 OCP_LATCHED BIT[6]
  OCP_NOT_LATCHED VALUE 0x0
  OCP_LATCHED VALUE 0x1
 VREG_ON BIT[5]
  LDO_OFF VALUE 0x0
  LDO_ON VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
 VREG_OK_RT_STS BIT[0]
  LDO_ENABLE_ERR VALUE 0x0
  LDO_ENABLE_SUCCESS VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 R
INT_SET_TYPE RESET_VALUE 0x00
 VREG_OK_TYPE BIT[0]
  VREG_OK_EDGE_TRIGGERED VALUE 0x0
  VREG_OK_LEVEL_TRIGGERED VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 VREG_OK_HIGH BIT[0]
  VREG_OK_LOW_DISABLED VALUE 0x0
  VREG_OK_LOW_TRIGGERED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 R
INT_POLARITY_LOW RESET_VALUE 0x00
 VREG_OK_LOW BIT[0]
  VREG_OK_FALLING_TRIGGERED VALUE 0x0
  VREG_OK_RISING_TRIGGERED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 VREG_OK_LATCHED_CLR BIT[0]
  VREG_OK_ERROR_NOT_REARM VALUE 0x0
  VREG_OK_ERROR_REARM VALUE 0x1

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 VREG_OK_EN_SET BIT[0]
  VREG_OK_ERROR_DISABLED VALUE 0x0
  VREG_OK_ERROR_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 VREG_OK_EN_CLR BIT[0]
  VREG_OK_ERROR_DISABLED VALUE 0x0
  VREG_OK_ERROR_ENABLED VALUE 0x1

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 VREG_OK_LATCHED_STS BIT[0]
  LDO_VOLTAGE_OK VALUE 0x0
  LDO_VOLTAGE_LOW VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 VREG_OK_PENDING_STS BIT[0]
  LDO_ENABLE_FALSE VALUE 0x0
  LDO_ENABLE_SUCCESS VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]
  INT_MID_SEL_0 VALUE 0x0
  INT_MID_SEL_1 VALUE 0x1

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]
  INT_PRIORITY_SR VALUE 0x0
  INT_PRIORITY_A VALUE 0x1

VOLTAGE_CTL2 ADDRESS 0x0041 RW
VOLTAGE_CTL2 RESET_VALUE 0x04
 VSET BIT[6:0]

MODE_CTL2 ADDRESS 0x0045 RW
MODE_CTL2 RESET_VALUE 0x80
 NPM BIT[7]
  FORCED_NPM_FALSE VALUE 0x0
  FORCED_NPM VALUE 0x1
 BYPASS_ACT BIT[6]
  BYPASS_ACT_FALSE VALUE 0x0
  BYPASS_ACT_TRUE VALUE 0x1
 BYPASS_EN BIT[5]
  BYPASS_DISABLED VALUE 0x0
  BYPASS_ENABLED VALUE 0x1
 FOLLOW_PMIC_AWAKE BIT[4]
  FOLLOW_PMIC_AWAKE_FALSE VALUE 0x0
  FOLLOW_PMIC_AWAKE_TRUE VALUE 0x1

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
 EN_LDO_INT BIT[7]
  EN_LDO_INT_FALSE VALUE 0x0
  EN_LDO_INT_TRUE VALUE 0x1
 FOLLOW_HW_EN0 BIT[0]
  FOLLOW_HW_EN0_FALSE VALUE 0x0
  FOLLOW_HW_EN0_TRUE VALUE 0x1

PD_CTL ADDRESS 0x0048 RW
PD_CTL RESET_VALUE 0x80
 PULLDN_EN BIT[7]
  PULLDN_DIABLED VALUE 0x0
  PULLDN_ENABLED VALUE 0x1

OCP_CTL1 ADDRESS 0x004A RW
OCP_CTL1 RESET_VALUE 0x80
 OCP_EN BIT[7]
  OCP_DIABLED VALUE 0x0
  OCP_ENABLED VALUE 0x1
 OCP_TEST_MODE BIT[5]
  OCP_NORMAL_MODE VALUE 0x0
  OCP_TEST_MODE VALUE 0x1

OCP_CTL2 ADDRESS 0x004B W
OCP_CTL2 RESET_VALUE 0x00
 OCP_LATCHED_CLR BIT[6]
  OCP_LATCHED_CLR VALUE 0x1

SOFT_START_CTL ADDRESS 0x004C RW
SOFT_START_CTL RESET_VALUE 0x80
 SOFT_START BIT[7]
  SOFT_START_DISABLED VALUE 0x0
  SOFT_START_ENABLED VALUE 0x1

CONFIG_CTL ADDRESS 0x0052 RW
CONFIG_CTL RESET_VALUE 0x04
 ACT_BYPASS_BUFF_EN BIT[3]
  ACT_BYPASS_BUFF_DISABLED VALUE 0x0
  ACT_BYPASS_BUFF_ENABLED VALUE 0x1
 MODE_TRAN_ENH_EN BIT[2]
  MODE_TRAN_ENH_DISABLED VALUE 0x0
  MODE_TRAN_ENH_ENABLED VALUE 0x1

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]
  SEC_LOCKED VALUE 0x00
  SEC_UNLOCK VALUE 0xA5

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
 ENABLE_PRESET BIT[0]
  ENABLE_PRESET_FALSE VALUE 0x0
  ENABLE_PRESET_TRUE VALUE 0x1

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  FOLLOW_GLOBAL_SOFT_RB_FALSE VALUE 0x0
  FOLLOW_GLOBAL_SOFT_RB_TRUE VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
  FOLLOW_OTST2_RB_FALSE VALUE 0x0
  FOLLOW_OTST2_RB_TRUE VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  FOLLOW_WARM_RB_FALSE VALUE 0x0
  FOLLOW_WARM_RB_TRUE VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  FOLLOW_SHUTDOWN1_RB_FALSE VALUE 0x0
  FOLLOW_SHUTDOWN1_RB_TRUE VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  FOLLOW_SHUTDOWN2_RB_FALSE VALUE 0x0
  FOLLOW_SHUTDOWN2_RB_TRUE VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  LOCAL_SOFT_RESET_FALSE VALUE 0x0
  LOCAL_SOFT_RESET_TRUE VALUE 0x1

INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
 INT_TEST_MODE_EN BIT[7]
  INT_TEST_MODE_DISABLED VALUE 0x0
  INT_TEST_MODE_ENABLED VALUE 0x1

INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
 VREG_OK_TEST_VAL BIT[0]
  VREG_OK_TEST_VAL_0 VALUE 0x0
  VREG_OK_TEST_VAL_1 VALUE 0x1

TEST1 ADDRESS 0x00E2 RW
TEST1 RESET_VALUE 0x00
 ATEST2 BIT[7:4]
  ATEST2_NONE VALUE 0x0
  ATEST2_ICOMP VALUE 0x1
  ATEST2_COMPNODE VALUE 0x2
  ATEST2_LDO_IN VALUE 0x3
  ATEST2_GTPSSDEV VALUE 0x4
 ATEST1 BIT[3:0]
  ATEST1_NONE VALUE 0x0
  ATEST1_VREG_OK VALUE 0x1
  ATEST1_LDO_VOUT VALUE 0x2
  ATEST1_VSENSE VALUE 0x3
  ATEST1_FB_NODE VALUE 0x4

TEST2 ADDRESS 0x00E3 RW
TEST2 RESET_VALUE 0x00
 I_TST_EN BIT[7]
  I_TST_DISABLED VALUE 0x0
  I_TST_ENABLED VALUE 0x1
 DTEST BIT[1:0]
  DTEST_NONE VALUE 0x0
  DTEST_VREG_OK_DI VALUE 0x1
  DTEST_SOFTSTART_DONE_DI VALUE 0x2
  DTEST_OCP_DETECT_DI VALUE 0x3

TRIM_NUM ADDRESS 0x00F0 R
TRIM_NUM RESET_VALUE 0x02
 TRIM_NUM BIT[7:0]

TRIM_CTRL ADDRESS 0x00F1 RW
TRIM_CTRL RESET_VALUE 0x0F
 TRIM_CTRL BIT[5:0]

OTA_TRIM_CTRL ADDRESS 0x00F2 RW
OTA_TRIM_CTRL RESET_VALUE 0x00
 OTA_TRIM_CTRL BIT[3:0]

LDO5_BASE BASE 0x00014400 ldo5addr 31:0

 ldo5 MODULE OFFSET=LDO5_BASE+0x00000000 MAX=LDO5_BASE+0x000000FF APRE=LDO5_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM8950.LDO5_BASE.LDO5
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x02
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x02
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x21
 TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x2A
 SUBTYPE BIT[7:0]

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
 VREG_OK BIT[7]
  LDO_VOLTAGE_LOW VALUE 0x0
  LDO_VOLTAGE_OK VALUE 0x1
 BYPASS_LDO BIT[2]
  OFF_OR_NON_BYPASS VALUE 0x0
  ON_AND_BYPASSED VALUE 0x1
 NPM_TRUE BIT[1]
  NOT_NPM_OR_VOLTAGE_NOT_OK VALUE 0x0
  NPM_VOLTAGE_OK VALUE 0x1

STATUS2 ADDRESS 0x0009 R
STATUS2 RESET_VALUE 0xX0
 SOFTSTART_DONE BIT[7]
  SOFTSTART_NOT_DONE VALUE 0x0
  SOFTSTART_DONE VALUE 0x1
 OCP_LATCHED BIT[6]
  OCP_NOT_LATCHED VALUE 0x0
  OCP_LATCHED VALUE 0x1
 VREG_ON BIT[5]
  LDO_OFF VALUE 0x0
  LDO_ON VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
 VREG_OK_RT_STS BIT[0]
  LDO_ENABLE_ERR VALUE 0x0
  LDO_ENABLE_SUCCESS VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 R
INT_SET_TYPE RESET_VALUE 0x00
 VREG_OK_TYPE BIT[0]
  VREG_OK_EDGE_TRIGGERED VALUE 0x0
  VREG_OK_LEVEL_TRIGGERED VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 VREG_OK_HIGH BIT[0]
  VREG_OK_LOW_DISABLED VALUE 0x0
  VREG_OK_LOW_TRIGGERED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 R
INT_POLARITY_LOW RESET_VALUE 0x00
 VREG_OK_LOW BIT[0]
  VREG_OK_FALLING_TRIGGERED VALUE 0x0
  VREG_OK_RISING_TRIGGERED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 VREG_OK_LATCHED_CLR BIT[0]
  VREG_OK_ERROR_NOT_REARM VALUE 0x0
  VREG_OK_ERROR_REARM VALUE 0x1

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 VREG_OK_EN_SET BIT[0]
  VREG_OK_ERROR_DISABLED VALUE 0x0
  VREG_OK_ERROR_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 VREG_OK_EN_CLR BIT[0]
  VREG_OK_ERROR_DISABLED VALUE 0x0
  VREG_OK_ERROR_ENABLED VALUE 0x1

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 VREG_OK_LATCHED_STS BIT[0]
  LDO_VOLTAGE_OK VALUE 0x0
  LDO_VOLTAGE_LOW VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 VREG_OK_PENDING_STS BIT[0]
  LDO_ENABLE_FALSE VALUE 0x0
  LDO_ENABLE_SUCCESS VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]
  INT_MID_SEL_0 VALUE 0x0
  INT_MID_SEL_1 VALUE 0x1

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]
  INT_PRIORITY_SR VALUE 0x0
  INT_PRIORITY_A VALUE 0x1

VOLTAGE_CTL2 ADDRESS 0x0041 RW
VOLTAGE_CTL2 RESET_VALUE 0x04
 VSET BIT[6:0]

MODE_CTL2 ADDRESS 0x0045 RW
MODE_CTL2 RESET_VALUE 0x80
 NPM BIT[7]
  FORCED_NPM_FALSE VALUE 0x0
  FORCED_NPM VALUE 0x1
 BYPASS_ACT BIT[6]
  BYPASS_ACT_FALSE VALUE 0x0
  BYPASS_ACT_TRUE VALUE 0x1
 BYPASS_EN BIT[5]
  BYPASS_DISABLED VALUE 0x0
  BYPASS_ENABLED VALUE 0x1
 FOLLOW_PMIC_AWAKE BIT[4]
  FOLLOW_PMIC_AWAKE_FALSE VALUE 0x0
  FOLLOW_PMIC_AWAKE_TRUE VALUE 0x1

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
 EN_LDO_INT BIT[7]
  EN_LDO_INT_FALSE VALUE 0x0
  EN_LDO_INT_TRUE VALUE 0x1
 FOLLOW_HW_EN0 BIT[0]
  FOLLOW_HW_EN0_FALSE VALUE 0x0
  FOLLOW_HW_EN0_TRUE VALUE 0x1

PD_CTL ADDRESS 0x0048 RW
PD_CTL RESET_VALUE 0x80
 PULLDN_EN BIT[7]
  PULLDN_DIABLED VALUE 0x0
  PULLDN_ENABLED VALUE 0x1

OCP_CTL1 ADDRESS 0x004A RW
OCP_CTL1 RESET_VALUE 0x80
 OCP_EN BIT[7]
  OCP_DIABLED VALUE 0x0
  OCP_ENABLED VALUE 0x1
 OCP_TEST_MODE BIT[5]
  OCP_NORMAL_MODE VALUE 0x0
  OCP_TEST_MODE VALUE 0x1

OCP_CTL2 ADDRESS 0x004B W
OCP_CTL2 RESET_VALUE 0x00
 OCP_LATCHED_CLR BIT[6]
  OCP_LATCHED_CLR VALUE 0x1

SOFT_START_CTL ADDRESS 0x004C RW
SOFT_START_CTL RESET_VALUE 0x80
 SOFT_START BIT[7]
  SOFT_START_DISABLED VALUE 0x0
  SOFT_START_ENABLED VALUE 0x1

CONFIG_CTL ADDRESS 0x0052 RW
CONFIG_CTL RESET_VALUE 0x04
 ACT_BYPASS_BUFF_EN BIT[3]
  ACT_BYPASS_BUFF_DISABLED VALUE 0x0
  ACT_BYPASS_BUFF_ENABLED VALUE 0x1
 MODE_TRAN_ENH_EN BIT[2]
  MODE_TRAN_ENH_DISABLED VALUE 0x0
  MODE_TRAN_ENH_ENABLED VALUE 0x1

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]
  SEC_LOCKED VALUE 0x00
  SEC_UNLOCK VALUE 0xA5

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
 ENABLE_PRESET BIT[0]
  ENABLE_PRESET_FALSE VALUE 0x0
  ENABLE_PRESET_TRUE VALUE 0x1

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  FOLLOW_GLOBAL_SOFT_RB_FALSE VALUE 0x0
  FOLLOW_GLOBAL_SOFT_RB_TRUE VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
  FOLLOW_OTST2_RB_FALSE VALUE 0x0
  FOLLOW_OTST2_RB_TRUE VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  FOLLOW_WARM_RB_FALSE VALUE 0x0
  FOLLOW_WARM_RB_TRUE VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  FOLLOW_SHUTDOWN1_RB_FALSE VALUE 0x0
  FOLLOW_SHUTDOWN1_RB_TRUE VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  FOLLOW_SHUTDOWN2_RB_FALSE VALUE 0x0
  FOLLOW_SHUTDOWN2_RB_TRUE VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  LOCAL_SOFT_RESET_FALSE VALUE 0x0
  LOCAL_SOFT_RESET_TRUE VALUE 0x1

INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
 INT_TEST_MODE_EN BIT[7]
  INT_TEST_MODE_DISABLED VALUE 0x0
  INT_TEST_MODE_ENABLED VALUE 0x1

INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
 VREG_OK_TEST_VAL BIT[0]
  VREG_OK_TEST_VAL_0 VALUE 0x0
  VREG_OK_TEST_VAL_1 VALUE 0x1

TEST1 ADDRESS 0x00E2 RW
TEST1 RESET_VALUE 0x00
 ATEST2 BIT[7:4]
  ATEST2_NONE VALUE 0x0
  ATEST2_ICOMP VALUE 0x1
  ATEST2_COMPNODE VALUE 0x2
  ATEST2_LDO_IN VALUE 0x3
  ATEST2_GTPSSDEV VALUE 0x4
 ATEST1 BIT[3:0]
  ATEST1_NONE VALUE 0x0
  ATEST1_VREG_OK VALUE 0x1
  ATEST1_LDO_VOUT VALUE 0x2
  ATEST1_VSENSE VALUE 0x3
  ATEST1_FB_NODE VALUE 0x4

TEST2 ADDRESS 0x00E3 RW
TEST2 RESET_VALUE 0x00
 I_TST_EN BIT[7]
  I_TST_DISABLED VALUE 0x0
  I_TST_ENABLED VALUE 0x1
 DTEST BIT[1:0]
  DTEST_NONE VALUE 0x0
  DTEST_VREG_OK_DI VALUE 0x1
  DTEST_SOFTSTART_DONE_DI VALUE 0x2
  DTEST_OCP_DETECT_DI VALUE 0x3

TRIM_NUM ADDRESS 0x00F0 R
TRIM_NUM RESET_VALUE 0x02
 TRIM_NUM BIT[7:0]

TRIM_CTRL ADDRESS 0x00F1 RW
TRIM_CTRL RESET_VALUE 0x0F
 TRIM_CTRL BIT[5:0]

OTA_TRIM_CTRL ADDRESS 0x00F2 RW
OTA_TRIM_CTRL RESET_VALUE 0x00
 OTA_TRIM_CTRL BIT[3:0]

LDO6_BASE BASE 0x00014500 ldo6addr 31:0

 ldo6 MODULE OFFSET=LDO6_BASE+0x00000000 MAX=LDO6_BASE+0x000000FF APRE=LDO6_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM8950.LDO6_BASE.LDO6
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x02
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x02
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x21
 TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x2A
 SUBTYPE BIT[7:0]

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
 VREG_OK BIT[7]
  LDO_VOLTAGE_LOW VALUE 0x0
  LDO_VOLTAGE_OK VALUE 0x1
 BYPASS_LDO BIT[2]
  OFF_OR_NON_BYPASS VALUE 0x0
  ON_AND_BYPASSED VALUE 0x1
 NPM_TRUE BIT[1]
  NOT_NPM_OR_VOLTAGE_NOT_OK VALUE 0x0
  NPM_VOLTAGE_OK VALUE 0x1

STATUS2 ADDRESS 0x0009 R
STATUS2 RESET_VALUE 0xX0
 SOFTSTART_DONE BIT[7]
  SOFTSTART_NOT_DONE VALUE 0x0
  SOFTSTART_DONE VALUE 0x1
 OCP_LATCHED BIT[6]
  OCP_NOT_LATCHED VALUE 0x0
  OCP_LATCHED VALUE 0x1
 VREG_ON BIT[5]
  LDO_OFF VALUE 0x0
  LDO_ON VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
 VREG_OK_RT_STS BIT[0]
  LDO_ENABLE_ERR VALUE 0x0
  LDO_ENABLE_SUCCESS VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 R
INT_SET_TYPE RESET_VALUE 0x00
 VREG_OK_TYPE BIT[0]
  VREG_OK_EDGE_TRIGGERED VALUE 0x0
  VREG_OK_LEVEL_TRIGGERED VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 VREG_OK_HIGH BIT[0]
  VREG_OK_LOW_DISABLED VALUE 0x0
  VREG_OK_LOW_TRIGGERED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 R
INT_POLARITY_LOW RESET_VALUE 0x00
 VREG_OK_LOW BIT[0]
  VREG_OK_FALLING_TRIGGERED VALUE 0x0
  VREG_OK_RISING_TRIGGERED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 VREG_OK_LATCHED_CLR BIT[0]
  VREG_OK_ERROR_NOT_REARM VALUE 0x0
  VREG_OK_ERROR_REARM VALUE 0x1

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 VREG_OK_EN_SET BIT[0]
  VREG_OK_ERROR_DISABLED VALUE 0x0
  VREG_OK_ERROR_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 VREG_OK_EN_CLR BIT[0]
  VREG_OK_ERROR_DISABLED VALUE 0x0
  VREG_OK_ERROR_ENABLED VALUE 0x1

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 VREG_OK_LATCHED_STS BIT[0]
  LDO_VOLTAGE_OK VALUE 0x0
  LDO_VOLTAGE_LOW VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 VREG_OK_PENDING_STS BIT[0]
  LDO_ENABLE_FALSE VALUE 0x0
  LDO_ENABLE_SUCCESS VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]
  INT_MID_SEL_0 VALUE 0x0
  INT_MID_SEL_1 VALUE 0x1

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]
  INT_PRIORITY_SR VALUE 0x0
  INT_PRIORITY_A VALUE 0x1

VOLTAGE_CTL2 ADDRESS 0x0041 RW
VOLTAGE_CTL2 RESET_VALUE 0x04
 VSET BIT[6:0]

MODE_CTL2 ADDRESS 0x0045 RW
MODE_CTL2 RESET_VALUE 0x80
 NPM BIT[7]
  FORCED_NPM_FALSE VALUE 0x0
  FORCED_NPM VALUE 0x1
 BYPASS_ACT BIT[6]
  BYPASS_ACT_FALSE VALUE 0x0
  BYPASS_ACT_TRUE VALUE 0x1
 BYPASS_EN BIT[5]
  BYPASS_DISABLED VALUE 0x0
  BYPASS_ENABLED VALUE 0x1
 FOLLOW_PMIC_AWAKE BIT[4]
  FOLLOW_PMIC_AWAKE_FALSE VALUE 0x0
  FOLLOW_PMIC_AWAKE_TRUE VALUE 0x1

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
 EN_LDO_INT BIT[7]
  EN_LDO_INT_FALSE VALUE 0x0
  EN_LDO_INT_TRUE VALUE 0x1
 FOLLOW_HW_EN0 BIT[0]
  FOLLOW_HW_EN0_FALSE VALUE 0x0
  FOLLOW_HW_EN0_TRUE VALUE 0x1

PD_CTL ADDRESS 0x0048 RW
PD_CTL RESET_VALUE 0x80
 PULLDN_EN BIT[7]
  PULLDN_DIABLED VALUE 0x0
  PULLDN_ENABLED VALUE 0x1

OCP_CTL1 ADDRESS 0x004A RW
OCP_CTL1 RESET_VALUE 0x80
 OCP_EN BIT[7]
  OCP_DIABLED VALUE 0x0
  OCP_ENABLED VALUE 0x1
 OCP_TEST_MODE BIT[5]
  OCP_NORMAL_MODE VALUE 0x0
  OCP_TEST_MODE VALUE 0x1

OCP_CTL2 ADDRESS 0x004B W
OCP_CTL2 RESET_VALUE 0x00
 OCP_LATCHED_CLR BIT[6]
  OCP_LATCHED_CLR VALUE 0x1

SOFT_START_CTL ADDRESS 0x004C RW
SOFT_START_CTL RESET_VALUE 0x80
 SOFT_START BIT[7]
  SOFT_START_DISABLED VALUE 0x0
  SOFT_START_ENABLED VALUE 0x1

CONFIG_CTL ADDRESS 0x0052 RW
CONFIG_CTL RESET_VALUE 0x04
 ACT_BYPASS_BUFF_EN BIT[3]
  ACT_BYPASS_BUFF_DISABLED VALUE 0x0
  ACT_BYPASS_BUFF_ENABLED VALUE 0x1
 MODE_TRAN_ENH_EN BIT[2]
  MODE_TRAN_ENH_DISABLED VALUE 0x0
  MODE_TRAN_ENH_ENABLED VALUE 0x1

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]
  SEC_LOCKED VALUE 0x00
  SEC_UNLOCK VALUE 0xA5

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
 ENABLE_PRESET BIT[0]
  ENABLE_PRESET_FALSE VALUE 0x0
  ENABLE_PRESET_TRUE VALUE 0x1

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  FOLLOW_GLOBAL_SOFT_RB_FALSE VALUE 0x0
  FOLLOW_GLOBAL_SOFT_RB_TRUE VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
  FOLLOW_OTST2_RB_FALSE VALUE 0x0
  FOLLOW_OTST2_RB_TRUE VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  FOLLOW_WARM_RB_FALSE VALUE 0x0
  FOLLOW_WARM_RB_TRUE VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  FOLLOW_SHUTDOWN1_RB_FALSE VALUE 0x0
  FOLLOW_SHUTDOWN1_RB_TRUE VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  FOLLOW_SHUTDOWN2_RB_FALSE VALUE 0x0
  FOLLOW_SHUTDOWN2_RB_TRUE VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  LOCAL_SOFT_RESET_FALSE VALUE 0x0
  LOCAL_SOFT_RESET_TRUE VALUE 0x1

INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
 INT_TEST_MODE_EN BIT[7]
  INT_TEST_MODE_DISABLED VALUE 0x0
  INT_TEST_MODE_ENABLED VALUE 0x1

INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
 VREG_OK_TEST_VAL BIT[0]
  VREG_OK_TEST_VAL_0 VALUE 0x0
  VREG_OK_TEST_VAL_1 VALUE 0x1

TEST1 ADDRESS 0x00E2 RW
TEST1 RESET_VALUE 0x00
 ATEST2 BIT[7:4]
  ATEST2_NONE VALUE 0x0
  ATEST2_ICOMP VALUE 0x1
  ATEST2_COMPNODE VALUE 0x2
  ATEST2_LDO_IN VALUE 0x3
  ATEST2_GTPSSDEV VALUE 0x4
 ATEST1 BIT[3:0]
  ATEST1_NONE VALUE 0x0
  ATEST1_VREG_OK VALUE 0x1
  ATEST1_LDO_VOUT VALUE 0x2
  ATEST1_VSENSE VALUE 0x3
  ATEST1_FB_NODE VALUE 0x4

TEST2 ADDRESS 0x00E3 RW
TEST2 RESET_VALUE 0x00
 I_TST_EN BIT[7]
  I_TST_DISABLED VALUE 0x0
  I_TST_ENABLED VALUE 0x1
 DTEST BIT[1:0]
  DTEST_NONE VALUE 0x0
  DTEST_VREG_OK_DI VALUE 0x1
  DTEST_SOFTSTART_DONE_DI VALUE 0x2
  DTEST_OCP_DETECT_DI VALUE 0x3

TRIM_NUM ADDRESS 0x00F0 R
TRIM_NUM RESET_VALUE 0x02
 TRIM_NUM BIT[7:0]

TRIM_CTRL ADDRESS 0x00F1 RW
TRIM_CTRL RESET_VALUE 0x0F
 TRIM_CTRL BIT[5:0]

OTA_TRIM_CTRL ADDRESS 0x00F2 RW
OTA_TRIM_CTRL RESET_VALUE 0x00
 OTA_TRIM_CTRL BIT[3:0]

LDO7_BASE BASE 0x00014600 ldo7addr 31:0

 ldo7 MODULE OFFSET=LDO7_BASE+0x00000000 MAX=LDO7_BASE+0x000000FF APRE=LDO7_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM8950.LDO7_BASE.LDO7
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x02
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x02
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x21
 TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x29
 SUBTYPE BIT[7:0]

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
 VREG_OK BIT[7]
  LDO_VOLTAGE_LOW VALUE 0x0
  LDO_VOLTAGE_OK VALUE 0x1
 BYPASS_LDO BIT[2]
  OFF_OR_NON_BYPASS VALUE 0x0
  ON_AND_BYPASSED VALUE 0x1
 NPM_TRUE BIT[1]
  NOT_NPM_OR_VOLTAGE_NOT_OK VALUE 0x0
  NPM_VOLTAGE_OK VALUE 0x1

STATUS2 ADDRESS 0x0009 R
STATUS2 RESET_VALUE 0xX0
 SOFTSTART_DONE BIT[7]
  SOFTSTART_NOT_DONE VALUE 0x0
  SOFTSTART_DONE VALUE 0x1
 OCP_LATCHED BIT[6]
  OCP_NOT_LATCHED VALUE 0x0
  OCP_LATCHED VALUE 0x1
 VREG_ON BIT[5]
  LDO_OFF VALUE 0x0
  LDO_ON VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
 VREG_OK_RT_STS BIT[0]
  LDO_ENABLE_ERR VALUE 0x0
  LDO_ENABLE_SUCCESS VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 R
INT_SET_TYPE RESET_VALUE 0x00
 VREG_OK_TYPE BIT[0]
  VREG_OK_EDGE_TRIGGERED VALUE 0x0
  VREG_OK_LEVEL_TRIGGERED VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 VREG_OK_HIGH BIT[0]
  VREG_OK_LOW_DISABLED VALUE 0x0
  VREG_OK_LOW_TRIGGERED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 R
INT_POLARITY_LOW RESET_VALUE 0x00
 VREG_OK_LOW BIT[0]
  VREG_OK_FALLING_TRIGGERED VALUE 0x0
  VREG_OK_RISING_TRIGGERED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 VREG_OK_LATCHED_CLR BIT[0]
  VREG_OK_ERROR_NOT_REARM VALUE 0x0
  VREG_OK_ERROR_REARM VALUE 0x1

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 VREG_OK_EN_SET BIT[0]
  VREG_OK_ERROR_DISABLED VALUE 0x0
  VREG_OK_ERROR_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 VREG_OK_EN_CLR BIT[0]
  VREG_OK_ERROR_DISABLED VALUE 0x0
  VREG_OK_ERROR_ENABLED VALUE 0x1

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 VREG_OK_LATCHED_STS BIT[0]
  LDO_VOLTAGE_OK VALUE 0x0
  LDO_VOLTAGE_LOW VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 VREG_OK_PENDING_STS BIT[0]
  LDO_ENABLE_FALSE VALUE 0x0
  LDO_ENABLE_SUCCESS VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]
  INT_MID_SEL_0 VALUE 0x0
  INT_MID_SEL_1 VALUE 0x1

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]
  INT_PRIORITY_SR VALUE 0x0
  INT_PRIORITY_A VALUE 0x1

VOLTAGE_CTL2 ADDRESS 0x0041 RW
VOLTAGE_CTL2 RESET_VALUE 0x04
 VSET BIT[6:0]

MODE_CTL2 ADDRESS 0x0045 RW
MODE_CTL2 RESET_VALUE 0x80
 NPM BIT[7]
  FORCED_NPM_FALSE VALUE 0x0
  FORCED_NPM VALUE 0x1
 BYPASS_ACT BIT[6]
  BYPASS_ACT_FALSE VALUE 0x0
  BYPASS_ACT_TRUE VALUE 0x1
 BYPASS_EN BIT[5]
  BYPASS_DISABLED VALUE 0x0
  BYPASS_ENABLED VALUE 0x1
 FOLLOW_PMIC_AWAKE BIT[4]
  FOLLOW_PMIC_AWAKE_FALSE VALUE 0x0
  FOLLOW_PMIC_AWAKE_TRUE VALUE 0x1

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
 EN_LDO_INT BIT[7]
  EN_LDO_INT_FALSE VALUE 0x0
  EN_LDO_INT_TRUE VALUE 0x1
 FOLLOW_HW_EN0 BIT[0]
  FOLLOW_HW_EN0_FALSE VALUE 0x0
  FOLLOW_HW_EN0_TRUE VALUE 0x1

PD_CTL ADDRESS 0x0048 RW
PD_CTL RESET_VALUE 0x80
 PULLDN_EN BIT[7]
  PULLDN_DIABLED VALUE 0x0
  PULLDN_ENABLED VALUE 0x1

OCP_CTL1 ADDRESS 0x004A RW
OCP_CTL1 RESET_VALUE 0x80
 OCP_EN BIT[7]
  OCP_DIABLED VALUE 0x0
  OCP_ENABLED VALUE 0x1
 OCP_TEST_MODE BIT[5]
  OCP_NORMAL_MODE VALUE 0x0
  OCP_TEST_MODE VALUE 0x1

OCP_CTL2 ADDRESS 0x004B W
OCP_CTL2 RESET_VALUE 0x00
 OCP_LATCHED_CLR BIT[6]
  OCP_LATCHED_CLR VALUE 0x1

SOFT_START_CTL ADDRESS 0x004C RW
SOFT_START_CTL RESET_VALUE 0x80
 SOFT_START BIT[7]
  SOFT_START_DISABLED VALUE 0x0
  SOFT_START_ENABLED VALUE 0x1

CONFIG_CTL ADDRESS 0x0052 RW
CONFIG_CTL RESET_VALUE 0x04
 ACT_BYPASS_BUFF_EN BIT[3]
  ACT_BYPASS_BUFF_DISABLED VALUE 0x0
  ACT_BYPASS_BUFF_ENABLED VALUE 0x1
 MODE_TRAN_ENH_EN BIT[2]
  MODE_TRAN_ENH_DISABLED VALUE 0x0
  MODE_TRAN_ENH_ENABLED VALUE 0x1

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]
  SEC_LOCKED VALUE 0x00
  SEC_UNLOCK VALUE 0xA5

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
 ENABLE_PRESET BIT[0]
  ENABLE_PRESET_FALSE VALUE 0x0
  ENABLE_PRESET_TRUE VALUE 0x1

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  FOLLOW_GLOBAL_SOFT_RB_FALSE VALUE 0x0
  FOLLOW_GLOBAL_SOFT_RB_TRUE VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
  FOLLOW_OTST2_RB_FALSE VALUE 0x0
  FOLLOW_OTST2_RB_TRUE VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  FOLLOW_WARM_RB_FALSE VALUE 0x0
  FOLLOW_WARM_RB_TRUE VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  FOLLOW_SHUTDOWN1_RB_FALSE VALUE 0x0
  FOLLOW_SHUTDOWN1_RB_TRUE VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  FOLLOW_SHUTDOWN2_RB_FALSE VALUE 0x0
  FOLLOW_SHUTDOWN2_RB_TRUE VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  LOCAL_SOFT_RESET_FALSE VALUE 0x0
  LOCAL_SOFT_RESET_TRUE VALUE 0x1

INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
 INT_TEST_MODE_EN BIT[7]
  INT_TEST_MODE_DISABLED VALUE 0x0
  INT_TEST_MODE_ENABLED VALUE 0x1

INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
 VREG_OK_TEST_VAL BIT[0]
  VREG_OK_TEST_VAL_0 VALUE 0x0
  VREG_OK_TEST_VAL_1 VALUE 0x1

TEST1 ADDRESS 0x00E2 RW
TEST1 RESET_VALUE 0x00
 ATEST2 BIT[7:4]
  ATEST2_NONE VALUE 0x0
  ATEST2_ICOMP VALUE 0x1
  ATEST2_COMPNODE VALUE 0x2
  ATEST2_LDO_IN VALUE 0x3
  ATEST2_GTPSSDEV VALUE 0x4
 ATEST1 BIT[3:0]
  ATEST1_NONE VALUE 0x0
  ATEST1_VREG_OK VALUE 0x1
  ATEST1_LDO_VOUT VALUE 0x2
  ATEST1_VSENSE VALUE 0x3
  ATEST1_FB_NODE VALUE 0x4

TEST2 ADDRESS 0x00E3 RW
TEST2 RESET_VALUE 0x00
 I_TST_EN BIT[7]
  I_TST_DISABLED VALUE 0x0
  I_TST_ENABLED VALUE 0x1
 DTEST BIT[1:0]
  DTEST_NONE VALUE 0x0
  DTEST_VREG_OK_DI VALUE 0x1
  DTEST_SOFTSTART_DONE_DI VALUE 0x2
  DTEST_OCP_DETECT_DI VALUE 0x3

TRIM_NUM ADDRESS 0x00F0 R
TRIM_NUM RESET_VALUE 0x02
 TRIM_NUM BIT[7:0]

TRIM_CTRL ADDRESS 0x00F1 RW
TRIM_CTRL RESET_VALUE 0x0F
 TRIM_CTRL BIT[5:0]

OTA_TRIM_CTRL ADDRESS 0x00F2 RW
OTA_TRIM_CTRL RESET_VALUE 0x00
 OTA_TRIM_CTRL BIT[3:0]

LDO8_BASE BASE 0x00014700 ldo8addr 31:0

 ldo8 MODULE OFFSET=LDO8_BASE+0x00000000 MAX=LDO8_BASE+0x000000FF APRE=LDO8_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM8950.LDO8_BASE.LDO8
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x02
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x02
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x21
 TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x0B
 SUBTYPE BIT[7:0]

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
 VREG_OK BIT[7]
  LDO_VOLTAGE_LOW VALUE 0x0
  LDO_VOLTAGE_OK VALUE 0x1
 BYPASS_LDO BIT[2]
  OFF_OR_NON_BYPASS VALUE 0x0
  ON_AND_BYPASSED VALUE 0x1
 NPM_TRUE BIT[1]
  NOT_NPM_OR_VOLTAGE_NOT_OK VALUE 0x0
  NPM_VOLTAGE_OK VALUE 0x1

STATUS2 ADDRESS 0x0009 R
STATUS2 RESET_VALUE 0xX0
 SOFTSTART_DONE BIT[7]
  SOFTSTART_NOT_DONE VALUE 0x0
  SOFTSTART_DONE VALUE 0x1
 OCP_LATCHED BIT[6]
  OCP_NOT_LATCHED VALUE 0x0
  OCP_LATCHED VALUE 0x1
 VREG_ON BIT[5]
  LDO_OFF VALUE 0x0
  LDO_ON VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
 VREG_OK_RT_STS BIT[0]
  LDO_ENABLE_ERR VALUE 0x0
  LDO_ENABLE_SUCCESS VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 R
INT_SET_TYPE RESET_VALUE 0x00
 VREG_OK_TYPE BIT[0]
  VREG_OK_EDGE_TRIGGERED VALUE 0x0
  VREG_OK_LEVEL_TRIGGERED VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 VREG_OK_HIGH BIT[0]
  VREG_OK_LOW_DISABLED VALUE 0x0
  VREG_OK_LOW_TRIGGERED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 R
INT_POLARITY_LOW RESET_VALUE 0x00
 VREG_OK_LOW BIT[0]
  VREG_OK_FALLING_TRIGGERED VALUE 0x0
  VREG_OK_RISING_TRIGGERED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 VREG_OK_LATCHED_CLR BIT[0]
  VREG_OK_ERROR_NOT_REARM VALUE 0x0
  VREG_OK_ERROR_REARM VALUE 0x1

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 VREG_OK_EN_SET BIT[0]
  VREG_OK_ERROR_DISABLED VALUE 0x0
  VREG_OK_ERROR_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 VREG_OK_EN_CLR BIT[0]
  VREG_OK_ERROR_DISABLED VALUE 0x0
  VREG_OK_ERROR_ENABLED VALUE 0x1

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 VREG_OK_LATCHED_STS BIT[0]
  LDO_VOLTAGE_OK VALUE 0x0
  LDO_VOLTAGE_LOW VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 VREG_OK_PENDING_STS BIT[0]
  LDO_ENABLE_FALSE VALUE 0x0
  LDO_ENABLE_SUCCESS VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]
  INT_MID_SEL_0 VALUE 0x0
  INT_MID_SEL_1 VALUE 0x1

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]
  INT_PRIORITY_SR VALUE 0x0
  INT_PRIORITY_A VALUE 0x1

VOLTAGE_CTL2 ADDRESS 0x0041 RW
VOLTAGE_CTL2 RESET_VALUE 0x5C
 VSET BIT[6:0]

MODE_CTL2 ADDRESS 0x0045 RW
MODE_CTL2 RESET_VALUE 0x80
 NPM BIT[7]
  FORCED_NPM_FALSE VALUE 0x0
  FORCED_NPM VALUE 0x1
 BYPASS_ACT BIT[6]
  BYPASS_ACT_FALSE VALUE 0x0
  BYPASS_ACT_TRUE VALUE 0x1
 BYPASS_EN BIT[5]
  BYPASS_DISABLED VALUE 0x0
  BYPASS_ENABLED VALUE 0x1
 FOLLOW_PMIC_AWAKE BIT[4]
  FOLLOW_PMIC_AWAKE_FALSE VALUE 0x0
  FOLLOW_PMIC_AWAKE_TRUE VALUE 0x1

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
 EN_LDO_INT BIT[7]
  EN_LDO_INT_FALSE VALUE 0x0
  EN_LDO_INT_TRUE VALUE 0x1
 FOLLOW_HW_EN0 BIT[0]
  FOLLOW_HW_EN0_FALSE VALUE 0x0
  FOLLOW_HW_EN0_TRUE VALUE 0x1

PD_CTL ADDRESS 0x0048 RW
PD_CTL RESET_VALUE 0x80
 PULLDN_EN BIT[7]
  PULLDN_DIABLED VALUE 0x0
  PULLDN_ENABLED VALUE 0x1

OCP_CTL1 ADDRESS 0x004A RW
OCP_CTL1 RESET_VALUE 0x80
 OCP_EN BIT[7]
  OCP_DIABLED VALUE 0x0
  OCP_ENABLED VALUE 0x1
 OCP_TEST_MODE BIT[5]
  OCP_NORMAL_MODE VALUE 0x0
  OCP_TEST_MODE VALUE 0x1

OCP_CTL2 ADDRESS 0x004B W
OCP_CTL2 RESET_VALUE 0x00
 OCP_LATCHED_CLR BIT[6]
  OCP_LATCHED_CLR VALUE 0x1

SOFT_START_CTL ADDRESS 0x004C RW
SOFT_START_CTL RESET_VALUE 0x80
 SOFT_START BIT[7]
  SOFT_START_DISABLED VALUE 0x0
  SOFT_START_ENABLED VALUE 0x1

CONFIG_CTL ADDRESS 0x0052 RW
CONFIG_CTL RESET_VALUE 0x04
 ACT_BYPASS_BUFF_EN BIT[3]
  ACT_BYPASS_BUFF_DISABLED VALUE 0x0
  ACT_BYPASS_BUFF_ENABLED VALUE 0x1
 MODE_TRAN_ENH_EN BIT[2]
  MODE_TRAN_ENH_DISABLED VALUE 0x0
  MODE_TRAN_ENH_ENABLED VALUE 0x1

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]
  SEC_LOCKED VALUE 0x00
  SEC_UNLOCK VALUE 0xA5

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
 ENABLE_PRESET BIT[0]
  ENABLE_PRESET_FALSE VALUE 0x0
  ENABLE_PRESET_TRUE VALUE 0x1

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  FOLLOW_GLOBAL_SOFT_RB_FALSE VALUE 0x0
  FOLLOW_GLOBAL_SOFT_RB_TRUE VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
  FOLLOW_OTST2_RB_FALSE VALUE 0x0
  FOLLOW_OTST2_RB_TRUE VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  FOLLOW_WARM_RB_FALSE VALUE 0x0
  FOLLOW_WARM_RB_TRUE VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  FOLLOW_SHUTDOWN1_RB_FALSE VALUE 0x0
  FOLLOW_SHUTDOWN1_RB_TRUE VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  FOLLOW_SHUTDOWN2_RB_FALSE VALUE 0x0
  FOLLOW_SHUTDOWN2_RB_TRUE VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  LOCAL_SOFT_RESET_FALSE VALUE 0x0
  LOCAL_SOFT_RESET_TRUE VALUE 0x1

INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
 INT_TEST_MODE_EN BIT[7]
  INT_TEST_MODE_DISABLED VALUE 0x0
  INT_TEST_MODE_ENABLED VALUE 0x1

INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
 VREG_OK_TEST_VAL BIT[0]
  VREG_OK_TEST_VAL_0 VALUE 0x0
  VREG_OK_TEST_VAL_1 VALUE 0x1

TEST1 ADDRESS 0x00E2 RW
TEST1 RESET_VALUE 0x00
 ATEST2 BIT[7:4]
  ATEST2_NONE VALUE 0x0
  ATEST2_ICOMP VALUE 0x1
  ATEST2_COMPNODE VALUE 0x2
  ATEST2_LDO_IN VALUE 0x3
  ATEST2_GTPSSDEV VALUE 0x4
 ATEST1 BIT[3:0]
  ATEST1_NONE VALUE 0x0
  ATEST1_VREG_OK VALUE 0x1
  ATEST1_LDO_VOUT VALUE 0x2
  ATEST1_VSENSE VALUE 0x3
  ATEST1_FB_NODE VALUE 0x4

TEST2 ADDRESS 0x00E3 RW
TEST2 RESET_VALUE 0x00
 I_TST_EN BIT[7]
  I_TST_DISABLED VALUE 0x0
  I_TST_ENABLED VALUE 0x1
 DTEST BIT[1:0]
  DTEST_NONE VALUE 0x0
  DTEST_VREG_OK_DI VALUE 0x1
  DTEST_SOFTSTART_DONE_DI VALUE 0x2
  DTEST_OCP_DETECT_DI VALUE 0x3

TRIM_NUM ADDRESS 0x00F0 R
TRIM_NUM RESET_VALUE 0x02
 TRIM_NUM BIT[7:0]

TRIM_CTRL ADDRESS 0x00F1 RW
TRIM_CTRL RESET_VALUE 0x0F
 TRIM_CTRL BIT[5:0]

OTA_TRIM_CTRL ADDRESS 0x00F2 RW
OTA_TRIM_CTRL RESET_VALUE 0x00
 OTA_TRIM_CTRL BIT[3:0]

LDO9_BASE BASE 0x00014800 ldo9addr 31:0

 ldo9 MODULE OFFSET=LDO9_BASE+0x00000000 MAX=LDO9_BASE+0x000000FF APRE=LDO9_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM8950.LDO9_BASE.LDO9
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x02
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x02
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x21
 TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x0B
 SUBTYPE BIT[7:0]

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
 VREG_OK BIT[7]
  LDO_VOLTAGE_LOW VALUE 0x0
  LDO_VOLTAGE_OK VALUE 0x1
 BYPASS_LDO BIT[2]
  OFF_OR_NON_BYPASS VALUE 0x0
  ON_AND_BYPASSED VALUE 0x1
 NPM_TRUE BIT[1]
  NOT_NPM_OR_VOLTAGE_NOT_OK VALUE 0x0
  NPM_VOLTAGE_OK VALUE 0x1

STATUS2 ADDRESS 0x0009 R
STATUS2 RESET_VALUE 0xX0
 SOFTSTART_DONE BIT[7]
  SOFTSTART_NOT_DONE VALUE 0x0
  SOFTSTART_DONE VALUE 0x1
 OCP_LATCHED BIT[6]
  OCP_NOT_LATCHED VALUE 0x0
  OCP_LATCHED VALUE 0x1
 VREG_ON BIT[5]
  LDO_OFF VALUE 0x0
  LDO_ON VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
 VREG_OK_RT_STS BIT[0]
  LDO_ENABLE_ERR VALUE 0x0
  LDO_ENABLE_SUCCESS VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 R
INT_SET_TYPE RESET_VALUE 0x00
 VREG_OK_TYPE BIT[0]
  VREG_OK_EDGE_TRIGGERED VALUE 0x0
  VREG_OK_LEVEL_TRIGGERED VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 VREG_OK_HIGH BIT[0]
  VREG_OK_LOW_DISABLED VALUE 0x0
  VREG_OK_LOW_TRIGGERED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 R
INT_POLARITY_LOW RESET_VALUE 0x00
 VREG_OK_LOW BIT[0]
  VREG_OK_FALLING_TRIGGERED VALUE 0x0
  VREG_OK_RISING_TRIGGERED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 VREG_OK_LATCHED_CLR BIT[0]
  VREG_OK_ERROR_NOT_REARM VALUE 0x0
  VREG_OK_ERROR_REARM VALUE 0x1

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 VREG_OK_EN_SET BIT[0]
  VREG_OK_ERROR_DISABLED VALUE 0x0
  VREG_OK_ERROR_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 VREG_OK_EN_CLR BIT[0]
  VREG_OK_ERROR_DISABLED VALUE 0x0
  VREG_OK_ERROR_ENABLED VALUE 0x1

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 VREG_OK_LATCHED_STS BIT[0]
  LDO_VOLTAGE_OK VALUE 0x0
  LDO_VOLTAGE_LOW VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 VREG_OK_PENDING_STS BIT[0]
  LDO_ENABLE_FALSE VALUE 0x0
  LDO_ENABLE_SUCCESS VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]
  INT_MID_SEL_0 VALUE 0x0
  INT_MID_SEL_1 VALUE 0x1

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]
  INT_PRIORITY_SR VALUE 0x0
  INT_PRIORITY_A VALUE 0x1

VOLTAGE_CTL2 ADDRESS 0x0041 RW
VOLTAGE_CTL2 RESET_VALUE 0x7C
 VSET BIT[6:0]

MODE_CTL2 ADDRESS 0x0045 RW
MODE_CTL2 RESET_VALUE 0x80
 NPM BIT[7]
  FORCED_NPM_FALSE VALUE 0x0
  FORCED_NPM VALUE 0x1
 BYPASS_ACT BIT[6]
  BYPASS_ACT_FALSE VALUE 0x0
  BYPASS_ACT_TRUE VALUE 0x1
 BYPASS_EN BIT[5]
  BYPASS_DISABLED VALUE 0x0
  BYPASS_ENABLED VALUE 0x1
 FOLLOW_PMIC_AWAKE BIT[4]
  FOLLOW_PMIC_AWAKE_FALSE VALUE 0x0
  FOLLOW_PMIC_AWAKE_TRUE VALUE 0x1

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
 EN_LDO_INT BIT[7]
  EN_LDO_INT_FALSE VALUE 0x0
  EN_LDO_INT_TRUE VALUE 0x1
 FOLLOW_HW_EN0 BIT[0]
  FOLLOW_HW_EN0_FALSE VALUE 0x0
  FOLLOW_HW_EN0_TRUE VALUE 0x1

PD_CTL ADDRESS 0x0048 RW
PD_CTL RESET_VALUE 0x80
 PULLDN_EN BIT[7]
  PULLDN_DIABLED VALUE 0x0
  PULLDN_ENABLED VALUE 0x1

OCP_CTL1 ADDRESS 0x004A RW
OCP_CTL1 RESET_VALUE 0x80
 OCP_EN BIT[7]
  OCP_DIABLED VALUE 0x0
  OCP_ENABLED VALUE 0x1
 OCP_TEST_MODE BIT[5]
  OCP_NORMAL_MODE VALUE 0x0
  OCP_TEST_MODE VALUE 0x1

OCP_CTL2 ADDRESS 0x004B W
OCP_CTL2 RESET_VALUE 0x00
 OCP_LATCHED_CLR BIT[6]
  OCP_LATCHED_CLR VALUE 0x1

SOFT_START_CTL ADDRESS 0x004C RW
SOFT_START_CTL RESET_VALUE 0x80
 SOFT_START BIT[7]
  SOFT_START_DISABLED VALUE 0x0
  SOFT_START_ENABLED VALUE 0x1

CONFIG_CTL ADDRESS 0x0052 RW
CONFIG_CTL RESET_VALUE 0x04
 ACT_BYPASS_BUFF_EN BIT[3]
  ACT_BYPASS_BUFF_DISABLED VALUE 0x0
  ACT_BYPASS_BUFF_ENABLED VALUE 0x1
 MODE_TRAN_ENH_EN BIT[2]
  MODE_TRAN_ENH_DISABLED VALUE 0x0
  MODE_TRAN_ENH_ENABLED VALUE 0x1

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]
  SEC_LOCKED VALUE 0x00
  SEC_UNLOCK VALUE 0xA5

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
 ENABLE_PRESET BIT[0]
  ENABLE_PRESET_FALSE VALUE 0x0
  ENABLE_PRESET_TRUE VALUE 0x1

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  FOLLOW_GLOBAL_SOFT_RB_FALSE VALUE 0x0
  FOLLOW_GLOBAL_SOFT_RB_TRUE VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
  FOLLOW_OTST2_RB_FALSE VALUE 0x0
  FOLLOW_OTST2_RB_TRUE VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  FOLLOW_WARM_RB_FALSE VALUE 0x0
  FOLLOW_WARM_RB_TRUE VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  FOLLOW_SHUTDOWN1_RB_FALSE VALUE 0x0
  FOLLOW_SHUTDOWN1_RB_TRUE VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  FOLLOW_SHUTDOWN2_RB_FALSE VALUE 0x0
  FOLLOW_SHUTDOWN2_RB_TRUE VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  LOCAL_SOFT_RESET_FALSE VALUE 0x0
  LOCAL_SOFT_RESET_TRUE VALUE 0x1

INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
 INT_TEST_MODE_EN BIT[7]
  INT_TEST_MODE_DISABLED VALUE 0x0
  INT_TEST_MODE_ENABLED VALUE 0x1

INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
 VREG_OK_TEST_VAL BIT[0]
  VREG_OK_TEST_VAL_0 VALUE 0x0
  VREG_OK_TEST_VAL_1 VALUE 0x1

TEST1 ADDRESS 0x00E2 RW
TEST1 RESET_VALUE 0x00
 ATEST2 BIT[7:4]
  ATEST2_NONE VALUE 0x0
  ATEST2_ICOMP VALUE 0x1
  ATEST2_COMPNODE VALUE 0x2
  ATEST2_LDO_IN VALUE 0x3
  ATEST2_GTPSSDEV VALUE 0x4
 ATEST1 BIT[3:0]
  ATEST1_NONE VALUE 0x0
  ATEST1_VREG_OK VALUE 0x1
  ATEST1_LDO_VOUT VALUE 0x2
  ATEST1_VSENSE VALUE 0x3
  ATEST1_FB_NODE VALUE 0x4

TEST2 ADDRESS 0x00E3 RW
TEST2 RESET_VALUE 0x00
 I_TST_EN BIT[7]
  I_TST_DISABLED VALUE 0x0
  I_TST_ENABLED VALUE 0x1
 DTEST BIT[1:0]
  DTEST_NONE VALUE 0x0
  DTEST_VREG_OK_DI VALUE 0x1
  DTEST_SOFTSTART_DONE_DI VALUE 0x2
  DTEST_OCP_DETECT_DI VALUE 0x3

TRIM_NUM ADDRESS 0x00F0 R
TRIM_NUM RESET_VALUE 0x02
 TRIM_NUM BIT[7:0]

TRIM_CTRL ADDRESS 0x00F1 RW
TRIM_CTRL RESET_VALUE 0x0F
 TRIM_CTRL BIT[5:0]

OTA_TRIM_CTRL ADDRESS 0x00F2 RW
OTA_TRIM_CTRL RESET_VALUE 0x00
 OTA_TRIM_CTRL BIT[3:0]

LDO10_BASE BASE 0x00014900 ldo10addr 31:0

 ldo10 MODULE OFFSET=LDO10_BASE+0x00000000 MAX=LDO10_BASE+0x000000FF APRE=LDO10_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM8950.LDO10_BASE.LDO10
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x02
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x02
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x21
 TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x09
 SUBTYPE BIT[7:0]

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
 VREG_OK BIT[7]
  LDO_VOLTAGE_LOW VALUE 0x0
  LDO_VOLTAGE_OK VALUE 0x1
 BYPASS_LDO BIT[2]
  OFF_OR_NON_BYPASS VALUE 0x0
  ON_AND_BYPASSED VALUE 0x1
 NPM_TRUE BIT[1]
  NOT_NPM_OR_VOLTAGE_NOT_OK VALUE 0x0
  NPM_VOLTAGE_OK VALUE 0x1

STATUS2 ADDRESS 0x0009 R
STATUS2 RESET_VALUE 0xX0
 SOFTSTART_DONE BIT[7]
  SOFTSTART_NOT_DONE VALUE 0x0
  SOFTSTART_DONE VALUE 0x1
 OCP_LATCHED BIT[6]
  OCP_NOT_LATCHED VALUE 0x0
  OCP_LATCHED VALUE 0x1
 VREG_ON BIT[5]
  LDO_OFF VALUE 0x0
  LDO_ON VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
 VREG_OK_RT_STS BIT[0]
  LDO_ENABLE_ERR VALUE 0x0
  LDO_ENABLE_SUCCESS VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 R
INT_SET_TYPE RESET_VALUE 0x00
 VREG_OK_TYPE BIT[0]
  VREG_OK_EDGE_TRIGGERED VALUE 0x0
  VREG_OK_LEVEL_TRIGGERED VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 VREG_OK_HIGH BIT[0]
  VREG_OK_LOW_DISABLED VALUE 0x0
  VREG_OK_LOW_TRIGGERED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 R
INT_POLARITY_LOW RESET_VALUE 0x00
 VREG_OK_LOW BIT[0]
  VREG_OK_FALLING_TRIGGERED VALUE 0x0
  VREG_OK_RISING_TRIGGERED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 VREG_OK_LATCHED_CLR BIT[0]
  VREG_OK_ERROR_NOT_REARM VALUE 0x0
  VREG_OK_ERROR_REARM VALUE 0x1

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 VREG_OK_EN_SET BIT[0]
  VREG_OK_ERROR_DISABLED VALUE 0x0
  VREG_OK_ERROR_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 VREG_OK_EN_CLR BIT[0]
  VREG_OK_ERROR_DISABLED VALUE 0x0
  VREG_OK_ERROR_ENABLED VALUE 0x1

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 VREG_OK_LATCHED_STS BIT[0]
  LDO_VOLTAGE_OK VALUE 0x0
  LDO_VOLTAGE_LOW VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 VREG_OK_PENDING_STS BIT[0]
  LDO_ENABLE_FALSE VALUE 0x0
  LDO_ENABLE_SUCCESS VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]
  INT_MID_SEL_0 VALUE 0x0
  INT_MID_SEL_1 VALUE 0x1

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]
  INT_PRIORITY_SR VALUE 0x0
  INT_PRIORITY_A VALUE 0x1

VOLTAGE_CTL2 ADDRESS 0x0041 RW
VOLTAGE_CTL2 RESET_VALUE 0x54
 VSET BIT[6:0]

MODE_CTL2 ADDRESS 0x0045 RW
MODE_CTL2 RESET_VALUE 0x80
 NPM BIT[7]
  FORCED_NPM_FALSE VALUE 0x0
  FORCED_NPM VALUE 0x1
 BYPASS_ACT BIT[6]
  BYPASS_ACT_FALSE VALUE 0x0
  BYPASS_ACT_TRUE VALUE 0x1
 BYPASS_EN BIT[5]
  BYPASS_DISABLED VALUE 0x0
  BYPASS_ENABLED VALUE 0x1
 FOLLOW_PMIC_AWAKE BIT[4]
  FOLLOW_PMIC_AWAKE_FALSE VALUE 0x0
  FOLLOW_PMIC_AWAKE_TRUE VALUE 0x1

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
 EN_LDO_INT BIT[7]
  EN_LDO_INT_FALSE VALUE 0x0
  EN_LDO_INT_TRUE VALUE 0x1
 FOLLOW_HW_EN0 BIT[0]
  FOLLOW_HW_EN0_FALSE VALUE 0x0
  FOLLOW_HW_EN0_TRUE VALUE 0x1

PD_CTL ADDRESS 0x0048 RW
PD_CTL RESET_VALUE 0x80
 PULLDN_EN BIT[7]
  PULLDN_DIABLED VALUE 0x0
  PULLDN_ENABLED VALUE 0x1

OCP_CTL1 ADDRESS 0x004A RW
OCP_CTL1 RESET_VALUE 0x80
 OCP_EN BIT[7]
  OCP_DIABLED VALUE 0x0
  OCP_ENABLED VALUE 0x1
 OCP_TEST_MODE BIT[5]
  OCP_NORMAL_MODE VALUE 0x0
  OCP_TEST_MODE VALUE 0x1

OCP_CTL2 ADDRESS 0x004B W
OCP_CTL2 RESET_VALUE 0x00
 OCP_LATCHED_CLR BIT[6]
  OCP_LATCHED_CLR VALUE 0x1

SOFT_START_CTL ADDRESS 0x004C RW
SOFT_START_CTL RESET_VALUE 0x80
 SOFT_START BIT[7]
  SOFT_START_DISABLED VALUE 0x0
  SOFT_START_ENABLED VALUE 0x1

CONFIG_CTL ADDRESS 0x0052 RW
CONFIG_CTL RESET_VALUE 0x04
 ACT_BYPASS_BUFF_EN BIT[3]
  ACT_BYPASS_BUFF_DISABLED VALUE 0x0
  ACT_BYPASS_BUFF_ENABLED VALUE 0x1
 MODE_TRAN_ENH_EN BIT[2]
  MODE_TRAN_ENH_DISABLED VALUE 0x0
  MODE_TRAN_ENH_ENABLED VALUE 0x1

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]
  SEC_LOCKED VALUE 0x00
  SEC_UNLOCK VALUE 0xA5

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
 ENABLE_PRESET BIT[0]
  ENABLE_PRESET_FALSE VALUE 0x0
  ENABLE_PRESET_TRUE VALUE 0x1

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  FOLLOW_GLOBAL_SOFT_RB_FALSE VALUE 0x0
  FOLLOW_GLOBAL_SOFT_RB_TRUE VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
  FOLLOW_OTST2_RB_FALSE VALUE 0x0
  FOLLOW_OTST2_RB_TRUE VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  FOLLOW_WARM_RB_FALSE VALUE 0x0
  FOLLOW_WARM_RB_TRUE VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  FOLLOW_SHUTDOWN1_RB_FALSE VALUE 0x0
  FOLLOW_SHUTDOWN1_RB_TRUE VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  FOLLOW_SHUTDOWN2_RB_FALSE VALUE 0x0
  FOLLOW_SHUTDOWN2_RB_TRUE VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  LOCAL_SOFT_RESET_FALSE VALUE 0x0
  LOCAL_SOFT_RESET_TRUE VALUE 0x1

INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
 INT_TEST_MODE_EN BIT[7]
  INT_TEST_MODE_DISABLED VALUE 0x0
  INT_TEST_MODE_ENABLED VALUE 0x1

INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
 VREG_OK_TEST_VAL BIT[0]
  VREG_OK_TEST_VAL_0 VALUE 0x0
  VREG_OK_TEST_VAL_1 VALUE 0x1

TEST1 ADDRESS 0x00E2 RW
TEST1 RESET_VALUE 0x00
 ATEST2 BIT[7:4]
  ATEST2_NONE VALUE 0x0
  ATEST2_ICOMP VALUE 0x1
  ATEST2_COMPNODE VALUE 0x2
  ATEST2_LDO_IN VALUE 0x3
  ATEST2_GTPSSDEV VALUE 0x4
 ATEST1 BIT[3:0]
  ATEST1_NONE VALUE 0x0
  ATEST1_VREG_OK VALUE 0x1
  ATEST1_LDO_VOUT VALUE 0x2
  ATEST1_VSENSE VALUE 0x3
  ATEST1_FB_NODE VALUE 0x4

TEST2 ADDRESS 0x00E3 RW
TEST2 RESET_VALUE 0x00
 I_TST_EN BIT[7]
  I_TST_DISABLED VALUE 0x0
  I_TST_ENABLED VALUE 0x1
 DTEST BIT[1:0]
  DTEST_NONE VALUE 0x0
  DTEST_VREG_OK_DI VALUE 0x1
  DTEST_SOFTSTART_DONE_DI VALUE 0x2
  DTEST_OCP_DETECT_DI VALUE 0x3

TRIM_NUM ADDRESS 0x00F0 R
TRIM_NUM RESET_VALUE 0x02
 TRIM_NUM BIT[7:0]

TRIM_CTRL ADDRESS 0x00F1 RW
TRIM_CTRL RESET_VALUE 0x0F
 TRIM_CTRL BIT[5:0]

OTA_TRIM_CTRL ADDRESS 0x00F2 RW
OTA_TRIM_CTRL RESET_VALUE 0x00
 OTA_TRIM_CTRL BIT[3:0]

LDO11_BASE BASE 0x00014A00 ldo11addr 31:0

 ldo11 MODULE OFFSET=LDO11_BASE+0x00000000 MAX=LDO11_BASE+0x000000FF APRE=LDO11_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM8950.LDO11_BASE.LDO11
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x02
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x02
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x21
 TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x0B
 SUBTYPE BIT[7:0]

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
 VREG_OK BIT[7]
  LDO_VOLTAGE_LOW VALUE 0x0
  LDO_VOLTAGE_OK VALUE 0x1
 BYPASS_LDO BIT[2]
  OFF_OR_NON_BYPASS VALUE 0x0
  ON_AND_BYPASSED VALUE 0x1
 NPM_TRUE BIT[1]
  NOT_NPM_OR_VOLTAGE_NOT_OK VALUE 0x0
  NPM_VOLTAGE_OK VALUE 0x1

STATUS2 ADDRESS 0x0009 R
STATUS2 RESET_VALUE 0xX0
 SOFTSTART_DONE BIT[7]
  SOFTSTART_NOT_DONE VALUE 0x0
  SOFTSTART_DONE VALUE 0x1
 OCP_LATCHED BIT[6]
  OCP_NOT_LATCHED VALUE 0x0
  OCP_LATCHED VALUE 0x1
 VREG_ON BIT[5]
  LDO_OFF VALUE 0x0
  LDO_ON VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
 VREG_OK_RT_STS BIT[0]
  LDO_ENABLE_ERR VALUE 0x0
  LDO_ENABLE_SUCCESS VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 R
INT_SET_TYPE RESET_VALUE 0x00
 VREG_OK_TYPE BIT[0]
  VREG_OK_EDGE_TRIGGERED VALUE 0x0
  VREG_OK_LEVEL_TRIGGERED VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 VREG_OK_HIGH BIT[0]
  VREG_OK_LOW_DISABLED VALUE 0x0
  VREG_OK_LOW_TRIGGERED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 R
INT_POLARITY_LOW RESET_VALUE 0x00
 VREG_OK_LOW BIT[0]
  VREG_OK_FALLING_TRIGGERED VALUE 0x0
  VREG_OK_RISING_TRIGGERED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 VREG_OK_LATCHED_CLR BIT[0]
  VREG_OK_ERROR_NOT_REARM VALUE 0x0
  VREG_OK_ERROR_REARM VALUE 0x1

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 VREG_OK_EN_SET BIT[0]
  VREG_OK_ERROR_DISABLED VALUE 0x0
  VREG_OK_ERROR_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 VREG_OK_EN_CLR BIT[0]
  VREG_OK_ERROR_DISABLED VALUE 0x0
  VREG_OK_ERROR_ENABLED VALUE 0x1

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 VREG_OK_LATCHED_STS BIT[0]
  LDO_VOLTAGE_OK VALUE 0x0
  LDO_VOLTAGE_LOW VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 VREG_OK_PENDING_STS BIT[0]
  LDO_ENABLE_FALSE VALUE 0x0
  LDO_ENABLE_SUCCESS VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]
  INT_MID_SEL_0 VALUE 0x0
  INT_MID_SEL_1 VALUE 0x1

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]
  INT_PRIORITY_SR VALUE 0x0
  INT_PRIORITY_A VALUE 0x1

VOLTAGE_CTL2 ADDRESS 0x0041 RW
VOLTAGE_CTL2 RESET_VALUE 0x60
 VSET BIT[6:0]

MODE_CTL2 ADDRESS 0x0045 RW
MODE_CTL2 RESET_VALUE 0x80
 NPM BIT[7]
  FORCED_NPM_FALSE VALUE 0x0
  FORCED_NPM VALUE 0x1
 BYPASS_ACT BIT[6]
  BYPASS_ACT_FALSE VALUE 0x0
  BYPASS_ACT_TRUE VALUE 0x1
 BYPASS_EN BIT[5]
  BYPASS_DISABLED VALUE 0x0
  BYPASS_ENABLED VALUE 0x1
 FOLLOW_PMIC_AWAKE BIT[4]
  FOLLOW_PMIC_AWAKE_FALSE VALUE 0x0
  FOLLOW_PMIC_AWAKE_TRUE VALUE 0x1

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
 EN_LDO_INT BIT[7]
  EN_LDO_INT_FALSE VALUE 0x0
  EN_LDO_INT_TRUE VALUE 0x1
 FOLLOW_HW_EN0 BIT[0]
  FOLLOW_HW_EN0_FALSE VALUE 0x0
  FOLLOW_HW_EN0_TRUE VALUE 0x1

PD_CTL ADDRESS 0x0048 RW
PD_CTL RESET_VALUE 0x80
 PULLDN_EN BIT[7]
  PULLDN_DIABLED VALUE 0x0
  PULLDN_ENABLED VALUE 0x1

OCP_CTL1 ADDRESS 0x004A RW
OCP_CTL1 RESET_VALUE 0x80
 OCP_EN BIT[7]
  OCP_DIABLED VALUE 0x0
  OCP_ENABLED VALUE 0x1
 OCP_TEST_MODE BIT[5]
  OCP_NORMAL_MODE VALUE 0x0
  OCP_TEST_MODE VALUE 0x1

OCP_CTL2 ADDRESS 0x004B W
OCP_CTL2 RESET_VALUE 0x00
 OCP_LATCHED_CLR BIT[6]
  OCP_LATCHED_CLR VALUE 0x1

SOFT_START_CTL ADDRESS 0x004C RW
SOFT_START_CTL RESET_VALUE 0x80
 SOFT_START BIT[7]
  SOFT_START_DISABLED VALUE 0x0
  SOFT_START_ENABLED VALUE 0x1

CONFIG_CTL ADDRESS 0x0052 RW
CONFIG_CTL RESET_VALUE 0x04
 ACT_BYPASS_BUFF_EN BIT[3]
  ACT_BYPASS_BUFF_DISABLED VALUE 0x0
  ACT_BYPASS_BUFF_ENABLED VALUE 0x1
 MODE_TRAN_ENH_EN BIT[2]
  MODE_TRAN_ENH_DISABLED VALUE 0x0
  MODE_TRAN_ENH_ENABLED VALUE 0x1

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]
  SEC_LOCKED VALUE 0x00
  SEC_UNLOCK VALUE 0xA5

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
 ENABLE_PRESET BIT[0]
  ENABLE_PRESET_FALSE VALUE 0x0
  ENABLE_PRESET_TRUE VALUE 0x1

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  FOLLOW_GLOBAL_SOFT_RB_FALSE VALUE 0x0
  FOLLOW_GLOBAL_SOFT_RB_TRUE VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
  FOLLOW_OTST2_RB_FALSE VALUE 0x0
  FOLLOW_OTST2_RB_TRUE VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  FOLLOW_WARM_RB_FALSE VALUE 0x0
  FOLLOW_WARM_RB_TRUE VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  FOLLOW_SHUTDOWN1_RB_FALSE VALUE 0x0
  FOLLOW_SHUTDOWN1_RB_TRUE VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  FOLLOW_SHUTDOWN2_RB_FALSE VALUE 0x0
  FOLLOW_SHUTDOWN2_RB_TRUE VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  LOCAL_SOFT_RESET_FALSE VALUE 0x0
  LOCAL_SOFT_RESET_TRUE VALUE 0x1

INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
 INT_TEST_MODE_EN BIT[7]
  INT_TEST_MODE_DISABLED VALUE 0x0
  INT_TEST_MODE_ENABLED VALUE 0x1

INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
 VREG_OK_TEST_VAL BIT[0]
  VREG_OK_TEST_VAL_0 VALUE 0x0
  VREG_OK_TEST_VAL_1 VALUE 0x1

TEST1 ADDRESS 0x00E2 RW
TEST1 RESET_VALUE 0x00
 ATEST2 BIT[7:4]
  ATEST2_NONE VALUE 0x0
  ATEST2_ICOMP VALUE 0x1
  ATEST2_COMPNODE VALUE 0x2
  ATEST2_LDO_IN VALUE 0x3
  ATEST2_GTPSSDEV VALUE 0x4
 ATEST1 BIT[3:0]
  ATEST1_NONE VALUE 0x0
  ATEST1_VREG_OK VALUE 0x1
  ATEST1_LDO_VOUT VALUE 0x2
  ATEST1_VSENSE VALUE 0x3
  ATEST1_FB_NODE VALUE 0x4

TEST2 ADDRESS 0x00E3 RW
TEST2 RESET_VALUE 0x00
 I_TST_EN BIT[7]
  I_TST_DISABLED VALUE 0x0
  I_TST_ENABLED VALUE 0x1
 DTEST BIT[1:0]
  DTEST_NONE VALUE 0x0
  DTEST_VREG_OK_DI VALUE 0x1
  DTEST_SOFTSTART_DONE_DI VALUE 0x2
  DTEST_OCP_DETECT_DI VALUE 0x3

TRIM_NUM ADDRESS 0x00F0 R
TRIM_NUM RESET_VALUE 0x02
 TRIM_NUM BIT[7:0]

TRIM_CTRL ADDRESS 0x00F1 RW
TRIM_CTRL RESET_VALUE 0x0F
 TRIM_CTRL BIT[5:0]

OTA_TRIM_CTRL ADDRESS 0x00F2 RW
OTA_TRIM_CTRL RESET_VALUE 0x00
 OTA_TRIM_CTRL BIT[3:0]

LDO12_BASE BASE 0x00014B00 ldo12addr 31:0

 ldo12 MODULE OFFSET=LDO12_BASE+0x00000000 MAX=LDO12_BASE+0x000000FF APRE=LDO12_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM8950.LDO12_BASE.LDO12
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x02
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x02
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x21
 TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x09
 SUBTYPE BIT[7:0]

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
 VREG_OK BIT[7]
  LDO_VOLTAGE_LOW VALUE 0x0
  LDO_VOLTAGE_OK VALUE 0x1
 BYPASS_LDO BIT[2]
  OFF_OR_NON_BYPASS VALUE 0x0
  ON_AND_BYPASSED VALUE 0x1
 NPM_TRUE BIT[1]
  NOT_NPM_OR_VOLTAGE_NOT_OK VALUE 0x0
  NPM_VOLTAGE_OK VALUE 0x1

STATUS2 ADDRESS 0x0009 R
STATUS2 RESET_VALUE 0xX0
 SOFTSTART_DONE BIT[7]
  SOFTSTART_NOT_DONE VALUE 0x0
  SOFTSTART_DONE VALUE 0x1
 OCP_LATCHED BIT[6]
  OCP_NOT_LATCHED VALUE 0x0
  OCP_LATCHED VALUE 0x1
 VREG_ON BIT[5]
  LDO_OFF VALUE 0x0
  LDO_ON VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
 VREG_OK_RT_STS BIT[0]
  LDO_ENABLE_ERR VALUE 0x0
  LDO_ENABLE_SUCCESS VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 R
INT_SET_TYPE RESET_VALUE 0x00
 VREG_OK_TYPE BIT[0]
  VREG_OK_EDGE_TRIGGERED VALUE 0x0
  VREG_OK_LEVEL_TRIGGERED VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 VREG_OK_HIGH BIT[0]
  VREG_OK_LOW_DISABLED VALUE 0x0
  VREG_OK_LOW_TRIGGERED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 R
INT_POLARITY_LOW RESET_VALUE 0x00
 VREG_OK_LOW BIT[0]
  VREG_OK_FALLING_TRIGGERED VALUE 0x0
  VREG_OK_RISING_TRIGGERED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 VREG_OK_LATCHED_CLR BIT[0]
  VREG_OK_ERROR_NOT_REARM VALUE 0x0
  VREG_OK_ERROR_REARM VALUE 0x1

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 VREG_OK_EN_SET BIT[0]
  VREG_OK_ERROR_DISABLED VALUE 0x0
  VREG_OK_ERROR_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 VREG_OK_EN_CLR BIT[0]
  VREG_OK_ERROR_DISABLED VALUE 0x0
  VREG_OK_ERROR_ENABLED VALUE 0x1

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 VREG_OK_LATCHED_STS BIT[0]
  LDO_VOLTAGE_OK VALUE 0x0
  LDO_VOLTAGE_LOW VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 VREG_OK_PENDING_STS BIT[0]
  LDO_ENABLE_FALSE VALUE 0x0
  LDO_ENABLE_SUCCESS VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]
  INT_MID_SEL_0 VALUE 0x0
  INT_MID_SEL_1 VALUE 0x1

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]
  INT_PRIORITY_SR VALUE 0x0
  INT_PRIORITY_A VALUE 0x1

VOLTAGE_CTL2 ADDRESS 0x0041 RW
VOLTAGE_CTL2 RESET_VALUE 0x60
 VSET BIT[6:0]

MODE_CTL2 ADDRESS 0x0045 RW
MODE_CTL2 RESET_VALUE 0x80
 NPM BIT[7]
  FORCED_NPM_FALSE VALUE 0x0
  FORCED_NPM VALUE 0x1
 BYPASS_ACT BIT[6]
  BYPASS_ACT_FALSE VALUE 0x0
  BYPASS_ACT_TRUE VALUE 0x1
 BYPASS_EN BIT[5]
  BYPASS_DISABLED VALUE 0x0
  BYPASS_ENABLED VALUE 0x1
 FOLLOW_PMIC_AWAKE BIT[4]
  FOLLOW_PMIC_AWAKE_FALSE VALUE 0x0
  FOLLOW_PMIC_AWAKE_TRUE VALUE 0x1

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
 EN_LDO_INT BIT[7]
  EN_LDO_INT_FALSE VALUE 0x0
  EN_LDO_INT_TRUE VALUE 0x1
 FOLLOW_HW_EN0 BIT[0]
  FOLLOW_HW_EN0_FALSE VALUE 0x0
  FOLLOW_HW_EN0_TRUE VALUE 0x1

PD_CTL ADDRESS 0x0048 RW
PD_CTL RESET_VALUE 0x80
 PULLDN_EN BIT[7]
  PULLDN_DIABLED VALUE 0x0
  PULLDN_ENABLED VALUE 0x1

OCP_CTL1 ADDRESS 0x004A RW
OCP_CTL1 RESET_VALUE 0x80
 OCP_EN BIT[7]
  OCP_DIABLED VALUE 0x0
  OCP_ENABLED VALUE 0x1
 OCP_TEST_MODE BIT[5]
  OCP_NORMAL_MODE VALUE 0x0
  OCP_TEST_MODE VALUE 0x1

OCP_CTL2 ADDRESS 0x004B W
OCP_CTL2 RESET_VALUE 0x00
 OCP_LATCHED_CLR BIT[6]
  OCP_LATCHED_CLR VALUE 0x1

SOFT_START_CTL ADDRESS 0x004C RW
SOFT_START_CTL RESET_VALUE 0x80
 SOFT_START BIT[7]
  SOFT_START_DISABLED VALUE 0x0
  SOFT_START_ENABLED VALUE 0x1

CONFIG_CTL ADDRESS 0x0052 RW
CONFIG_CTL RESET_VALUE 0x04
 ACT_BYPASS_BUFF_EN BIT[3]
  ACT_BYPASS_BUFF_DISABLED VALUE 0x0
  ACT_BYPASS_BUFF_ENABLED VALUE 0x1
 MODE_TRAN_ENH_EN BIT[2]
  MODE_TRAN_ENH_DISABLED VALUE 0x0
  MODE_TRAN_ENH_ENABLED VALUE 0x1

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]
  SEC_LOCKED VALUE 0x00
  SEC_UNLOCK VALUE 0xA5

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
 ENABLE_PRESET BIT[0]
  ENABLE_PRESET_FALSE VALUE 0x0
  ENABLE_PRESET_TRUE VALUE 0x1

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  FOLLOW_GLOBAL_SOFT_RB_FALSE VALUE 0x0
  FOLLOW_GLOBAL_SOFT_RB_TRUE VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
  FOLLOW_OTST2_RB_FALSE VALUE 0x0
  FOLLOW_OTST2_RB_TRUE VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  FOLLOW_WARM_RB_FALSE VALUE 0x0
  FOLLOW_WARM_RB_TRUE VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  FOLLOW_SHUTDOWN1_RB_FALSE VALUE 0x0
  FOLLOW_SHUTDOWN1_RB_TRUE VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  FOLLOW_SHUTDOWN2_RB_FALSE VALUE 0x0
  FOLLOW_SHUTDOWN2_RB_TRUE VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  LOCAL_SOFT_RESET_FALSE VALUE 0x0
  LOCAL_SOFT_RESET_TRUE VALUE 0x1

INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
 INT_TEST_MODE_EN BIT[7]
  INT_TEST_MODE_DISABLED VALUE 0x0
  INT_TEST_MODE_ENABLED VALUE 0x1

INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
 VREG_OK_TEST_VAL BIT[0]
  VREG_OK_TEST_VAL_0 VALUE 0x0
  VREG_OK_TEST_VAL_1 VALUE 0x1

TEST1 ADDRESS 0x00E2 RW
TEST1 RESET_VALUE 0x00
 ATEST2 BIT[7:4]
  ATEST2_NONE VALUE 0x0
  ATEST2_ICOMP VALUE 0x1
  ATEST2_COMPNODE VALUE 0x2
  ATEST2_LDO_IN VALUE 0x3
  ATEST2_GTPSSDEV VALUE 0x4
 ATEST1 BIT[3:0]
  ATEST1_NONE VALUE 0x0
  ATEST1_VREG_OK VALUE 0x1
  ATEST1_LDO_VOUT VALUE 0x2
  ATEST1_VSENSE VALUE 0x3
  ATEST1_FB_NODE VALUE 0x4

TEST2 ADDRESS 0x00E3 RW
TEST2 RESET_VALUE 0x00
 I_TST_EN BIT[7]
  I_TST_DISABLED VALUE 0x0
  I_TST_ENABLED VALUE 0x1
 DTEST BIT[1:0]
  DTEST_NONE VALUE 0x0
  DTEST_VREG_OK_DI VALUE 0x1
  DTEST_SOFTSTART_DONE_DI VALUE 0x2
  DTEST_OCP_DETECT_DI VALUE 0x3

TRIM_NUM ADDRESS 0x00F0 R
TRIM_NUM RESET_VALUE 0x02
 TRIM_NUM BIT[7:0]

TRIM_CTRL ADDRESS 0x00F1 RW
TRIM_CTRL RESET_VALUE 0x0F
 TRIM_CTRL BIT[5:0]

OTA_TRIM_CTRL ADDRESS 0x00F2 RW
OTA_TRIM_CTRL RESET_VALUE 0x00
 OTA_TRIM_CTRL BIT[3:0]

LDO13_BASE BASE 0x00014C00 ldo13addr 31:0

 ldo13 MODULE OFFSET=LDO13_BASE+0x00000000 MAX=LDO13_BASE+0x000000FF APRE=LDO13_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM8950.LDO13_BASE.LDO13
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x02
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x02
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x21
 TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x08
 SUBTYPE BIT[7:0]

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
 VREG_OK BIT[7]
  LDO_VOLTAGE_LOW VALUE 0x0
  LDO_VOLTAGE_OK VALUE 0x1
 BYPASS_LDO BIT[2]
  OFF_OR_NON_BYPASS VALUE 0x0
  ON_AND_BYPASSED VALUE 0x1
 NPM_TRUE BIT[1]
  NOT_NPM_OR_VOLTAGE_NOT_OK VALUE 0x0
  NPM_VOLTAGE_OK VALUE 0x1

STATUS2 ADDRESS 0x0009 R
STATUS2 RESET_VALUE 0xX0
 SOFTSTART_DONE BIT[7]
  SOFTSTART_NOT_DONE VALUE 0x0
  SOFTSTART_DONE VALUE 0x1
 OCP_LATCHED BIT[6]
  OCP_NOT_LATCHED VALUE 0x0
  OCP_LATCHED VALUE 0x1
 VREG_ON BIT[5]
  LDO_OFF VALUE 0x0
  LDO_ON VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
 VREG_OK_RT_STS BIT[0]
  LDO_ENABLE_ERR VALUE 0x0
  LDO_ENABLE_SUCCESS VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 R
INT_SET_TYPE RESET_VALUE 0x00
 VREG_OK_TYPE BIT[0]
  VREG_OK_EDGE_TRIGGERED VALUE 0x0
  VREG_OK_LEVEL_TRIGGERED VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 VREG_OK_HIGH BIT[0]
  VREG_OK_LOW_DISABLED VALUE 0x0
  VREG_OK_LOW_TRIGGERED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 R
INT_POLARITY_LOW RESET_VALUE 0x00
 VREG_OK_LOW BIT[0]
  VREG_OK_FALLING_TRIGGERED VALUE 0x0
  VREG_OK_RISING_TRIGGERED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 VREG_OK_LATCHED_CLR BIT[0]
  VREG_OK_ERROR_NOT_REARM VALUE 0x0
  VREG_OK_ERROR_REARM VALUE 0x1

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 VREG_OK_EN_SET BIT[0]
  VREG_OK_ERROR_DISABLED VALUE 0x0
  VREG_OK_ERROR_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 VREG_OK_EN_CLR BIT[0]
  VREG_OK_ERROR_DISABLED VALUE 0x0
  VREG_OK_ERROR_ENABLED VALUE 0x1

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 VREG_OK_LATCHED_STS BIT[0]
  LDO_VOLTAGE_OK VALUE 0x0
  LDO_VOLTAGE_LOW VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 VREG_OK_PENDING_STS BIT[0]
  LDO_ENABLE_FALSE VALUE 0x0
  LDO_ENABLE_SUCCESS VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]
  INT_MID_SEL_0 VALUE 0x0
  INT_MID_SEL_1 VALUE 0x1

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]
  INT_PRIORITY_SR VALUE 0x0
  INT_PRIORITY_A VALUE 0x1

VOLTAGE_CTL2 ADDRESS 0x0041 RW
VOLTAGE_CTL2 RESET_VALUE 0x6A
 VSET BIT[6:0]

MODE_CTL2 ADDRESS 0x0045 RW
MODE_CTL2 RESET_VALUE 0x80
 NPM BIT[7]
  FORCED_NPM_FALSE VALUE 0x0
  FORCED_NPM VALUE 0x1
 BYPASS_ACT BIT[6]
  BYPASS_ACT_FALSE VALUE 0x0
  BYPASS_ACT_TRUE VALUE 0x1
 BYPASS_EN BIT[5]
  BYPASS_DISABLED VALUE 0x0
  BYPASS_ENABLED VALUE 0x1
 FOLLOW_PMIC_AWAKE BIT[4]
  FOLLOW_PMIC_AWAKE_FALSE VALUE 0x0
  FOLLOW_PMIC_AWAKE_TRUE VALUE 0x1

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
 EN_LDO_INT BIT[7]
  EN_LDO_INT_FALSE VALUE 0x0
  EN_LDO_INT_TRUE VALUE 0x1
 FOLLOW_HW_EN0 BIT[0]
  FOLLOW_HW_EN0_FALSE VALUE 0x0
  FOLLOW_HW_EN0_TRUE VALUE 0x1

PD_CTL ADDRESS 0x0048 RW
PD_CTL RESET_VALUE 0x80
 PULLDN_EN BIT[7]
  PULLDN_DIABLED VALUE 0x0
  PULLDN_ENABLED VALUE 0x1

OCP_CTL1 ADDRESS 0x004A RW
OCP_CTL1 RESET_VALUE 0x80
 OCP_EN BIT[7]
  OCP_DIABLED VALUE 0x0
  OCP_ENABLED VALUE 0x1
 OCP_TEST_MODE BIT[5]
  OCP_NORMAL_MODE VALUE 0x0
  OCP_TEST_MODE VALUE 0x1

OCP_CTL2 ADDRESS 0x004B W
OCP_CTL2 RESET_VALUE 0x00
 OCP_LATCHED_CLR BIT[6]
  OCP_LATCHED_CLR VALUE 0x1

SOFT_START_CTL ADDRESS 0x004C RW
SOFT_START_CTL RESET_VALUE 0x80
 SOFT_START BIT[7]
  SOFT_START_DISABLED VALUE 0x0
  SOFT_START_ENABLED VALUE 0x1

CONFIG_CTL ADDRESS 0x0052 RW
CONFIG_CTL RESET_VALUE 0x04
 ACT_BYPASS_BUFF_EN BIT[3]
  ACT_BYPASS_BUFF_DISABLED VALUE 0x0
  ACT_BYPASS_BUFF_ENABLED VALUE 0x1
 MODE_TRAN_ENH_EN BIT[2]
  MODE_TRAN_ENH_DISABLED VALUE 0x0
  MODE_TRAN_ENH_ENABLED VALUE 0x1

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]
  SEC_LOCKED VALUE 0x00
  SEC_UNLOCK VALUE 0xA5

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
 ENABLE_PRESET BIT[0]
  ENABLE_PRESET_FALSE VALUE 0x0
  ENABLE_PRESET_TRUE VALUE 0x1

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  FOLLOW_GLOBAL_SOFT_RB_FALSE VALUE 0x0
  FOLLOW_GLOBAL_SOFT_RB_TRUE VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
  FOLLOW_OTST2_RB_FALSE VALUE 0x0
  FOLLOW_OTST2_RB_TRUE VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  FOLLOW_WARM_RB_FALSE VALUE 0x0
  FOLLOW_WARM_RB_TRUE VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  FOLLOW_SHUTDOWN1_RB_FALSE VALUE 0x0
  FOLLOW_SHUTDOWN1_RB_TRUE VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  FOLLOW_SHUTDOWN2_RB_FALSE VALUE 0x0
  FOLLOW_SHUTDOWN2_RB_TRUE VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  LOCAL_SOFT_RESET_FALSE VALUE 0x0
  LOCAL_SOFT_RESET_TRUE VALUE 0x1

INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
 INT_TEST_MODE_EN BIT[7]
  INT_TEST_MODE_DISABLED VALUE 0x0
  INT_TEST_MODE_ENABLED VALUE 0x1

INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
 VREG_OK_TEST_VAL BIT[0]
  VREG_OK_TEST_VAL_0 VALUE 0x0
  VREG_OK_TEST_VAL_1 VALUE 0x1

TEST1 ADDRESS 0x00E2 RW
TEST1 RESET_VALUE 0x00
 ATEST2 BIT[7:4]
  ATEST2_NONE VALUE 0x0
  ATEST2_ICOMP VALUE 0x1
  ATEST2_COMPNODE VALUE 0x2
  ATEST2_LDO_IN VALUE 0x3
  ATEST2_GTPSSDEV VALUE 0x4
 ATEST1 BIT[3:0]
  ATEST1_NONE VALUE 0x0
  ATEST1_VREG_OK VALUE 0x1
  ATEST1_LDO_VOUT VALUE 0x2
  ATEST1_VSENSE VALUE 0x3
  ATEST1_FB_NODE VALUE 0x4

TEST2 ADDRESS 0x00E3 RW
TEST2 RESET_VALUE 0x00
 I_TST_EN BIT[7]
  I_TST_DISABLED VALUE 0x0
  I_TST_ENABLED VALUE 0x1
 DTEST BIT[1:0]
  DTEST_NONE VALUE 0x0
  DTEST_VREG_OK_DI VALUE 0x1
  DTEST_SOFTSTART_DONE_DI VALUE 0x2
  DTEST_OCP_DETECT_DI VALUE 0x3

TRIM_NUM ADDRESS 0x00F0 R
TRIM_NUM RESET_VALUE 0x02
 TRIM_NUM BIT[7:0]

TRIM_CTRL ADDRESS 0x00F1 RW
TRIM_CTRL RESET_VALUE 0x0F
 TRIM_CTRL BIT[5:0]

OTA_TRIM_CTRL ADDRESS 0x00F2 RW
OTA_TRIM_CTRL RESET_VALUE 0x00
 OTA_TRIM_CTRL BIT[3:0]

LDO14_BASE BASE 0x00014D00 ldo14addr 31:0

 ldo14 MODULE OFFSET=LDO14_BASE+0x00000000 MAX=LDO14_BASE+0x000000FF APRE=LDO14_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM8950.LDO14_BASE.LDO14
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x02
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x02
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x21
 TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x08
 SUBTYPE BIT[7:0]

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
 VREG_OK BIT[7]
  LDO_VOLTAGE_LOW VALUE 0x0
  LDO_VOLTAGE_OK VALUE 0x1
 BYPASS_LDO BIT[2]
  OFF_OR_NON_BYPASS VALUE 0x0
  ON_AND_BYPASSED VALUE 0x1
 NPM_TRUE BIT[1]
  NOT_NPM_OR_VOLTAGE_NOT_OK VALUE 0x0
  NPM_VOLTAGE_OK VALUE 0x1

STATUS2 ADDRESS 0x0009 R
STATUS2 RESET_VALUE 0xX0
 SOFTSTART_DONE BIT[7]
  SOFTSTART_NOT_DONE VALUE 0x0
  SOFTSTART_DONE VALUE 0x1
 OCP_LATCHED BIT[6]
  OCP_NOT_LATCHED VALUE 0x0
  OCP_LATCHED VALUE 0x1
 VREG_ON BIT[5]
  LDO_OFF VALUE 0x0
  LDO_ON VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
 VREG_OK_RT_STS BIT[0]
  LDO_ENABLE_ERR VALUE 0x0
  LDO_ENABLE_SUCCESS VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 R
INT_SET_TYPE RESET_VALUE 0x00
 VREG_OK_TYPE BIT[0]
  VREG_OK_EDGE_TRIGGERED VALUE 0x0
  VREG_OK_LEVEL_TRIGGERED VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 VREG_OK_HIGH BIT[0]
  VREG_OK_LOW_DISABLED VALUE 0x0
  VREG_OK_LOW_TRIGGERED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 R
INT_POLARITY_LOW RESET_VALUE 0x00
 VREG_OK_LOW BIT[0]
  VREG_OK_FALLING_TRIGGERED VALUE 0x0
  VREG_OK_RISING_TRIGGERED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 VREG_OK_LATCHED_CLR BIT[0]
  VREG_OK_ERROR_NOT_REARM VALUE 0x0
  VREG_OK_ERROR_REARM VALUE 0x1

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 VREG_OK_EN_SET BIT[0]
  VREG_OK_ERROR_DISABLED VALUE 0x0
  VREG_OK_ERROR_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 VREG_OK_EN_CLR BIT[0]
  VREG_OK_ERROR_DISABLED VALUE 0x0
  VREG_OK_ERROR_ENABLED VALUE 0x1

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 VREG_OK_LATCHED_STS BIT[0]
  LDO_VOLTAGE_OK VALUE 0x0
  LDO_VOLTAGE_LOW VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 VREG_OK_PENDING_STS BIT[0]
  LDO_ENABLE_FALSE VALUE 0x0
  LDO_ENABLE_SUCCESS VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]
  INT_MID_SEL_0 VALUE 0x0
  INT_MID_SEL_1 VALUE 0x1

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]
  INT_PRIORITY_SR VALUE 0x0
  INT_PRIORITY_A VALUE 0x1

VOLTAGE_CTL2 ADDRESS 0x0041 RW
VOLTAGE_CTL2 RESET_VALUE 0x04
 VSET BIT[6:0]

MODE_CTL2 ADDRESS 0x0045 RW
MODE_CTL2 RESET_VALUE 0x80
 NPM BIT[7]
  FORCED_NPM_FALSE VALUE 0x0
  FORCED_NPM VALUE 0x1
 BYPASS_ACT BIT[6]
  BYPASS_ACT_FALSE VALUE 0x0
  BYPASS_ACT_TRUE VALUE 0x1
 BYPASS_EN BIT[5]
  BYPASS_DISABLED VALUE 0x0
  BYPASS_ENABLED VALUE 0x1
 FOLLOW_PMIC_AWAKE BIT[4]
  FOLLOW_PMIC_AWAKE_FALSE VALUE 0x0
  FOLLOW_PMIC_AWAKE_TRUE VALUE 0x1

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
 EN_LDO_INT BIT[7]
  EN_LDO_INT_FALSE VALUE 0x0
  EN_LDO_INT_TRUE VALUE 0x1
 FOLLOW_HW_EN0 BIT[0]
  FOLLOW_HW_EN0_FALSE VALUE 0x0
  FOLLOW_HW_EN0_TRUE VALUE 0x1

PD_CTL ADDRESS 0x0048 RW
PD_CTL RESET_VALUE 0x80
 PULLDN_EN BIT[7]
  PULLDN_DIABLED VALUE 0x0
  PULLDN_ENABLED VALUE 0x1

OCP_CTL1 ADDRESS 0x004A RW
OCP_CTL1 RESET_VALUE 0x80
 OCP_EN BIT[7]
  OCP_DIABLED VALUE 0x0
  OCP_ENABLED VALUE 0x1
 OCP_TEST_MODE BIT[5]
  OCP_NORMAL_MODE VALUE 0x0
  OCP_TEST_MODE VALUE 0x1

OCP_CTL2 ADDRESS 0x004B W
OCP_CTL2 RESET_VALUE 0x00
 OCP_LATCHED_CLR BIT[6]
  OCP_LATCHED_CLR VALUE 0x1

SOFT_START_CTL ADDRESS 0x004C RW
SOFT_START_CTL RESET_VALUE 0x80
 SOFT_START BIT[7]
  SOFT_START_DISABLED VALUE 0x0
  SOFT_START_ENABLED VALUE 0x1

CONFIG_CTL ADDRESS 0x0052 RW
CONFIG_CTL RESET_VALUE 0x04
 ACT_BYPASS_BUFF_EN BIT[3]
  ACT_BYPASS_BUFF_DISABLED VALUE 0x0
  ACT_BYPASS_BUFF_ENABLED VALUE 0x1
 MODE_TRAN_ENH_EN BIT[2]
  MODE_TRAN_ENH_DISABLED VALUE 0x0
  MODE_TRAN_ENH_ENABLED VALUE 0x1

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]
  SEC_LOCKED VALUE 0x00
  SEC_UNLOCK VALUE 0xA5

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
 ENABLE_PRESET BIT[0]
  ENABLE_PRESET_FALSE VALUE 0x0
  ENABLE_PRESET_TRUE VALUE 0x1

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  FOLLOW_GLOBAL_SOFT_RB_FALSE VALUE 0x0
  FOLLOW_GLOBAL_SOFT_RB_TRUE VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
  FOLLOW_OTST2_RB_FALSE VALUE 0x0
  FOLLOW_OTST2_RB_TRUE VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  FOLLOW_WARM_RB_FALSE VALUE 0x0
  FOLLOW_WARM_RB_TRUE VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  FOLLOW_SHUTDOWN1_RB_FALSE VALUE 0x0
  FOLLOW_SHUTDOWN1_RB_TRUE VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  FOLLOW_SHUTDOWN2_RB_FALSE VALUE 0x0
  FOLLOW_SHUTDOWN2_RB_TRUE VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  LOCAL_SOFT_RESET_FALSE VALUE 0x0
  LOCAL_SOFT_RESET_TRUE VALUE 0x1

INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
 INT_TEST_MODE_EN BIT[7]
  INT_TEST_MODE_DISABLED VALUE 0x0
  INT_TEST_MODE_ENABLED VALUE 0x1

INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
 VREG_OK_TEST_VAL BIT[0]
  VREG_OK_TEST_VAL_0 VALUE 0x0
  VREG_OK_TEST_VAL_1 VALUE 0x1

TEST1 ADDRESS 0x00E2 RW
TEST1 RESET_VALUE 0x00
 ATEST2 BIT[7:4]
  ATEST2_NONE VALUE 0x0
  ATEST2_ICOMP VALUE 0x1
  ATEST2_COMPNODE VALUE 0x2
  ATEST2_LDO_IN VALUE 0x3
  ATEST2_GTPSSDEV VALUE 0x4
 ATEST1 BIT[3:0]
  ATEST1_NONE VALUE 0x0
  ATEST1_VREG_OK VALUE 0x1
  ATEST1_LDO_VOUT VALUE 0x2
  ATEST1_VSENSE VALUE 0x3
  ATEST1_FB_NODE VALUE 0x4

TEST2 ADDRESS 0x00E3 RW
TEST2 RESET_VALUE 0x00
 I_TST_EN BIT[7]
  I_TST_DISABLED VALUE 0x0
  I_TST_ENABLED VALUE 0x1
 DTEST BIT[1:0]
  DTEST_NONE VALUE 0x0
  DTEST_VREG_OK_DI VALUE 0x1
  DTEST_SOFTSTART_DONE_DI VALUE 0x2
  DTEST_OCP_DETECT_DI VALUE 0x3

TRIM_NUM ADDRESS 0x00F0 R
TRIM_NUM RESET_VALUE 0x02
 TRIM_NUM BIT[7:0]

TRIM_CTRL ADDRESS 0x00F1 RW
TRIM_CTRL RESET_VALUE 0x0F
 TRIM_CTRL BIT[5:0]

OTA_TRIM_CTRL ADDRESS 0x00F2 RW
OTA_TRIM_CTRL RESET_VALUE 0x00
 OTA_TRIM_CTRL BIT[3:0]

LDO15_BASE BASE 0x00014E00 ldo15addr 31:0

 ldo15 MODULE OFFSET=LDO15_BASE+0x00000000 MAX=LDO15_BASE+0x000000FF APRE=LDO15_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM8950.LDO15_BASE.LDO15
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x02
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x02
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x21
 TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x08
 SUBTYPE BIT[7:0]

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
 VREG_OK BIT[7]
  LDO_VOLTAGE_LOW VALUE 0x0
  LDO_VOLTAGE_OK VALUE 0x1
 BYPASS_LDO BIT[2]
  OFF_OR_NON_BYPASS VALUE 0x0
  ON_AND_BYPASSED VALUE 0x1
 NPM_TRUE BIT[1]
  NOT_NPM_OR_VOLTAGE_NOT_OK VALUE 0x0
  NPM_VOLTAGE_OK VALUE 0x1

STATUS2 ADDRESS 0x0009 R
STATUS2 RESET_VALUE 0xX0
 SOFTSTART_DONE BIT[7]
  SOFTSTART_NOT_DONE VALUE 0x0
  SOFTSTART_DONE VALUE 0x1
 OCP_LATCHED BIT[6]
  OCP_NOT_LATCHED VALUE 0x0
  OCP_LATCHED VALUE 0x1
 VREG_ON BIT[5]
  LDO_OFF VALUE 0x0
  LDO_ON VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
 VREG_OK_RT_STS BIT[0]
  LDO_ENABLE_ERR VALUE 0x0
  LDO_ENABLE_SUCCESS VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 R
INT_SET_TYPE RESET_VALUE 0x00
 VREG_OK_TYPE BIT[0]
  VREG_OK_EDGE_TRIGGERED VALUE 0x0
  VREG_OK_LEVEL_TRIGGERED VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 VREG_OK_HIGH BIT[0]
  VREG_OK_LOW_DISABLED VALUE 0x0
  VREG_OK_LOW_TRIGGERED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 R
INT_POLARITY_LOW RESET_VALUE 0x00
 VREG_OK_LOW BIT[0]
  VREG_OK_FALLING_TRIGGERED VALUE 0x0
  VREG_OK_RISING_TRIGGERED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 VREG_OK_LATCHED_CLR BIT[0]
  VREG_OK_ERROR_NOT_REARM VALUE 0x0
  VREG_OK_ERROR_REARM VALUE 0x1

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 VREG_OK_EN_SET BIT[0]
  VREG_OK_ERROR_DISABLED VALUE 0x0
  VREG_OK_ERROR_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 VREG_OK_EN_CLR BIT[0]
  VREG_OK_ERROR_DISABLED VALUE 0x0
  VREG_OK_ERROR_ENABLED VALUE 0x1

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 VREG_OK_LATCHED_STS BIT[0]
  LDO_VOLTAGE_OK VALUE 0x0
  LDO_VOLTAGE_LOW VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 VREG_OK_PENDING_STS BIT[0]
  LDO_ENABLE_FALSE VALUE 0x0
  LDO_ENABLE_SUCCESS VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]
  INT_MID_SEL_0 VALUE 0x0
  INT_MID_SEL_1 VALUE 0x1

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]
  INT_PRIORITY_SR VALUE 0x0
  INT_PRIORITY_A VALUE 0x1

VOLTAGE_CTL2 ADDRESS 0x0041 RW
VOLTAGE_CTL2 RESET_VALUE 0x04
 VSET BIT[6:0]

MODE_CTL2 ADDRESS 0x0045 RW
MODE_CTL2 RESET_VALUE 0x80
 NPM BIT[7]
  FORCED_NPM_FALSE VALUE 0x0
  FORCED_NPM VALUE 0x1
 BYPASS_ACT BIT[6]
  BYPASS_ACT_FALSE VALUE 0x0
  BYPASS_ACT_TRUE VALUE 0x1
 BYPASS_EN BIT[5]
  BYPASS_DISABLED VALUE 0x0
  BYPASS_ENABLED VALUE 0x1
 FOLLOW_PMIC_AWAKE BIT[4]
  FOLLOW_PMIC_AWAKE_FALSE VALUE 0x0
  FOLLOW_PMIC_AWAKE_TRUE VALUE 0x1

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
 EN_LDO_INT BIT[7]
  EN_LDO_INT_FALSE VALUE 0x0
  EN_LDO_INT_TRUE VALUE 0x1
 FOLLOW_HW_EN0 BIT[0]
  FOLLOW_HW_EN0_FALSE VALUE 0x0
  FOLLOW_HW_EN0_TRUE VALUE 0x1

PD_CTL ADDRESS 0x0048 RW
PD_CTL RESET_VALUE 0x80
 PULLDN_EN BIT[7]
  PULLDN_DIABLED VALUE 0x0
  PULLDN_ENABLED VALUE 0x1

OCP_CTL1 ADDRESS 0x004A RW
OCP_CTL1 RESET_VALUE 0x80
 OCP_EN BIT[7]
  OCP_DIABLED VALUE 0x0
  OCP_ENABLED VALUE 0x1
 OCP_TEST_MODE BIT[5]
  OCP_NORMAL_MODE VALUE 0x0
  OCP_TEST_MODE VALUE 0x1

OCP_CTL2 ADDRESS 0x004B W
OCP_CTL2 RESET_VALUE 0x00
 OCP_LATCHED_CLR BIT[6]
  OCP_LATCHED_CLR VALUE 0x1

SOFT_START_CTL ADDRESS 0x004C RW
SOFT_START_CTL RESET_VALUE 0x80
 SOFT_START BIT[7]
  SOFT_START_DISABLED VALUE 0x0
  SOFT_START_ENABLED VALUE 0x1

CONFIG_CTL ADDRESS 0x0052 RW
CONFIG_CTL RESET_VALUE 0x04
 ACT_BYPASS_BUFF_EN BIT[3]
  ACT_BYPASS_BUFF_DISABLED VALUE 0x0
  ACT_BYPASS_BUFF_ENABLED VALUE 0x1
 MODE_TRAN_ENH_EN BIT[2]
  MODE_TRAN_ENH_DISABLED VALUE 0x0
  MODE_TRAN_ENH_ENABLED VALUE 0x1

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]
  SEC_LOCKED VALUE 0x00
  SEC_UNLOCK VALUE 0xA5

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
 ENABLE_PRESET BIT[0]
  ENABLE_PRESET_FALSE VALUE 0x0
  ENABLE_PRESET_TRUE VALUE 0x1

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  FOLLOW_GLOBAL_SOFT_RB_FALSE VALUE 0x0
  FOLLOW_GLOBAL_SOFT_RB_TRUE VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
  FOLLOW_OTST2_RB_FALSE VALUE 0x0
  FOLLOW_OTST2_RB_TRUE VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  FOLLOW_WARM_RB_FALSE VALUE 0x0
  FOLLOW_WARM_RB_TRUE VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  FOLLOW_SHUTDOWN1_RB_FALSE VALUE 0x0
  FOLLOW_SHUTDOWN1_RB_TRUE VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  FOLLOW_SHUTDOWN2_RB_FALSE VALUE 0x0
  FOLLOW_SHUTDOWN2_RB_TRUE VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  LOCAL_SOFT_RESET_FALSE VALUE 0x0
  LOCAL_SOFT_RESET_TRUE VALUE 0x1

INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
 INT_TEST_MODE_EN BIT[7]
  INT_TEST_MODE_DISABLED VALUE 0x0
  INT_TEST_MODE_ENABLED VALUE 0x1

INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
 VREG_OK_TEST_VAL BIT[0]
  VREG_OK_TEST_VAL_0 VALUE 0x0
  VREG_OK_TEST_VAL_1 VALUE 0x1

TEST1 ADDRESS 0x00E2 RW
TEST1 RESET_VALUE 0x00
 ATEST2 BIT[7:4]
  ATEST2_NONE VALUE 0x0
  ATEST2_ICOMP VALUE 0x1
  ATEST2_COMPNODE VALUE 0x2
  ATEST2_LDO_IN VALUE 0x3
  ATEST2_GTPSSDEV VALUE 0x4
 ATEST1 BIT[3:0]
  ATEST1_NONE VALUE 0x0
  ATEST1_VREG_OK VALUE 0x1
  ATEST1_LDO_VOUT VALUE 0x2
  ATEST1_VSENSE VALUE 0x3
  ATEST1_FB_NODE VALUE 0x4

TEST2 ADDRESS 0x00E3 RW
TEST2 RESET_VALUE 0x00
 I_TST_EN BIT[7]
  I_TST_DISABLED VALUE 0x0
  I_TST_ENABLED VALUE 0x1
 DTEST BIT[1:0]
  DTEST_NONE VALUE 0x0
  DTEST_VREG_OK_DI VALUE 0x1
  DTEST_SOFTSTART_DONE_DI VALUE 0x2
  DTEST_OCP_DETECT_DI VALUE 0x3

TRIM_NUM ADDRESS 0x00F0 R
TRIM_NUM RESET_VALUE 0x02
 TRIM_NUM BIT[7:0]

TRIM_CTRL ADDRESS 0x00F1 RW
TRIM_CTRL RESET_VALUE 0x0F
 TRIM_CTRL BIT[5:0]

OTA_TRIM_CTRL ADDRESS 0x00F2 RW
OTA_TRIM_CTRL RESET_VALUE 0x00
 OTA_TRIM_CTRL BIT[3:0]

LDO16_BASE BASE 0x00014F00 ldo16addr 31:0

 ldo16 MODULE OFFSET=LDO16_BASE+0x00000000 MAX=LDO16_BASE+0x000000FF APRE=LDO16_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM8950.LDO16_BASE.LDO16
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x02
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x02
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x21
 TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x28
 SUBTYPE BIT[7:0]

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
 VREG_OK BIT[7]
  LDO_VOLTAGE_LOW VALUE 0x0
  LDO_VOLTAGE_OK VALUE 0x1
 BYPASS_LDO BIT[2]
  OFF_OR_NON_BYPASS VALUE 0x0
  ON_AND_BYPASSED VALUE 0x1
 NPM_TRUE BIT[1]
  NOT_NPM_OR_VOLTAGE_NOT_OK VALUE 0x0
  NPM_VOLTAGE_OK VALUE 0x1

STATUS2 ADDRESS 0x0009 R
STATUS2 RESET_VALUE 0xX0
 SOFTSTART_DONE BIT[7]
  SOFTSTART_NOT_DONE VALUE 0x0
  SOFTSTART_DONE VALUE 0x1
 OCP_LATCHED BIT[6]
  OCP_NOT_LATCHED VALUE 0x0
  OCP_LATCHED VALUE 0x1
 VREG_ON BIT[5]
  LDO_OFF VALUE 0x0
  LDO_ON VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
 VREG_OK_RT_STS BIT[0]
  LDO_ENABLE_ERR VALUE 0x0
  LDO_ENABLE_SUCCESS VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 R
INT_SET_TYPE RESET_VALUE 0x00
 VREG_OK_TYPE BIT[0]
  VREG_OK_EDGE_TRIGGERED VALUE 0x0
  VREG_OK_LEVEL_TRIGGERED VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 VREG_OK_HIGH BIT[0]
  VREG_OK_LOW_DISABLED VALUE 0x0
  VREG_OK_LOW_TRIGGERED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 R
INT_POLARITY_LOW RESET_VALUE 0x00
 VREG_OK_LOW BIT[0]
  VREG_OK_FALLING_TRIGGERED VALUE 0x0
  VREG_OK_RISING_TRIGGERED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 VREG_OK_LATCHED_CLR BIT[0]
  VREG_OK_ERROR_NOT_REARM VALUE 0x0
  VREG_OK_ERROR_REARM VALUE 0x1

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 VREG_OK_EN_SET BIT[0]
  VREG_OK_ERROR_DISABLED VALUE 0x0
  VREG_OK_ERROR_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 VREG_OK_EN_CLR BIT[0]
  VREG_OK_ERROR_DISABLED VALUE 0x0
  VREG_OK_ERROR_ENABLED VALUE 0x1

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 VREG_OK_LATCHED_STS BIT[0]
  LDO_VOLTAGE_OK VALUE 0x0
  LDO_VOLTAGE_LOW VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 VREG_OK_PENDING_STS BIT[0]
  LDO_ENABLE_FALSE VALUE 0x0
  LDO_ENABLE_SUCCESS VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]
  INT_MID_SEL_0 VALUE 0x0
  INT_MID_SEL_1 VALUE 0x1

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]
  INT_PRIORITY_SR VALUE 0x0
  INT_PRIORITY_A VALUE 0x1

VOLTAGE_CTL2 ADDRESS 0x0041 RW
VOLTAGE_CTL2 RESET_VALUE 0x04
 VSET BIT[6:0]

MODE_CTL2 ADDRESS 0x0045 RW
MODE_CTL2 RESET_VALUE 0x80
 NPM BIT[7]
  FORCED_NPM_FALSE VALUE 0x0
  FORCED_NPM VALUE 0x1
 BYPASS_ACT BIT[6]
  BYPASS_ACT_FALSE VALUE 0x0
  BYPASS_ACT_TRUE VALUE 0x1
 BYPASS_EN BIT[5]
  BYPASS_DISABLED VALUE 0x0
  BYPASS_ENABLED VALUE 0x1
 FOLLOW_PMIC_AWAKE BIT[4]
  FOLLOW_PMIC_AWAKE_FALSE VALUE 0x0
  FOLLOW_PMIC_AWAKE_TRUE VALUE 0x1

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
 EN_LDO_INT BIT[7]
  EN_LDO_INT_FALSE VALUE 0x0
  EN_LDO_INT_TRUE VALUE 0x1
 FOLLOW_HW_EN0 BIT[0]
  FOLLOW_HW_EN0_FALSE VALUE 0x0
  FOLLOW_HW_EN0_TRUE VALUE 0x1

PD_CTL ADDRESS 0x0048 RW
PD_CTL RESET_VALUE 0x80
 PULLDN_EN BIT[7]
  PULLDN_DIABLED VALUE 0x0
  PULLDN_ENABLED VALUE 0x1

OCP_CTL1 ADDRESS 0x004A RW
OCP_CTL1 RESET_VALUE 0x80
 OCP_EN BIT[7]
  OCP_DIABLED VALUE 0x0
  OCP_ENABLED VALUE 0x1
 OCP_TEST_MODE BIT[5]
  OCP_NORMAL_MODE VALUE 0x0
  OCP_TEST_MODE VALUE 0x1

OCP_CTL2 ADDRESS 0x004B W
OCP_CTL2 RESET_VALUE 0x00
 OCP_LATCHED_CLR BIT[6]
  OCP_LATCHED_CLR VALUE 0x1

SOFT_START_CTL ADDRESS 0x004C RW
SOFT_START_CTL RESET_VALUE 0x80
 SOFT_START BIT[7]
  SOFT_START_DISABLED VALUE 0x0
  SOFT_START_ENABLED VALUE 0x1

CONFIG_CTL ADDRESS 0x0052 RW
CONFIG_CTL RESET_VALUE 0x04
 ACT_BYPASS_BUFF_EN BIT[3]
  ACT_BYPASS_BUFF_DISABLED VALUE 0x0
  ACT_BYPASS_BUFF_ENABLED VALUE 0x1
 MODE_TRAN_ENH_EN BIT[2]
  MODE_TRAN_ENH_DISABLED VALUE 0x0
  MODE_TRAN_ENH_ENABLED VALUE 0x1

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]
  SEC_LOCKED VALUE 0x00
  SEC_UNLOCK VALUE 0xA5

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
 ENABLE_PRESET BIT[0]
  ENABLE_PRESET_FALSE VALUE 0x0
  ENABLE_PRESET_TRUE VALUE 0x1

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  FOLLOW_GLOBAL_SOFT_RB_FALSE VALUE 0x0
  FOLLOW_GLOBAL_SOFT_RB_TRUE VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
  FOLLOW_OTST2_RB_FALSE VALUE 0x0
  FOLLOW_OTST2_RB_TRUE VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  FOLLOW_WARM_RB_FALSE VALUE 0x0
  FOLLOW_WARM_RB_TRUE VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  FOLLOW_SHUTDOWN1_RB_FALSE VALUE 0x0
  FOLLOW_SHUTDOWN1_RB_TRUE VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  FOLLOW_SHUTDOWN2_RB_FALSE VALUE 0x0
  FOLLOW_SHUTDOWN2_RB_TRUE VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  LOCAL_SOFT_RESET_FALSE VALUE 0x0
  LOCAL_SOFT_RESET_TRUE VALUE 0x1

INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
 INT_TEST_MODE_EN BIT[7]
  INT_TEST_MODE_DISABLED VALUE 0x0
  INT_TEST_MODE_ENABLED VALUE 0x1

INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
 VREG_OK_TEST_VAL BIT[0]
  VREG_OK_TEST_VAL_0 VALUE 0x0
  VREG_OK_TEST_VAL_1 VALUE 0x1

TEST1 ADDRESS 0x00E2 RW
TEST1 RESET_VALUE 0x00
 ATEST2 BIT[7:4]
  ATEST2_NONE VALUE 0x0
  ATEST2_ICOMP VALUE 0x1
  ATEST2_COMPNODE VALUE 0x2
  ATEST2_LDO_IN VALUE 0x3
  ATEST2_GTPSSDEV VALUE 0x4
 ATEST1 BIT[3:0]
  ATEST1_NONE VALUE 0x0
  ATEST1_VREG_OK VALUE 0x1
  ATEST1_LDO_VOUT VALUE 0x2
  ATEST1_VSENSE VALUE 0x3
  ATEST1_FB_NODE VALUE 0x4

TEST2 ADDRESS 0x00E3 RW
TEST2 RESET_VALUE 0x00
 I_TST_EN BIT[7]
  I_TST_DISABLED VALUE 0x0
  I_TST_ENABLED VALUE 0x1
 DTEST BIT[1:0]
  DTEST_NONE VALUE 0x0
  DTEST_VREG_OK_DI VALUE 0x1
  DTEST_SOFTSTART_DONE_DI VALUE 0x2
  DTEST_OCP_DETECT_DI VALUE 0x3

TRIM_NUM ADDRESS 0x00F0 R
TRIM_NUM RESET_VALUE 0x02
 TRIM_NUM BIT[7:0]

TRIM_CTRL ADDRESS 0x00F1 RW
TRIM_CTRL RESET_VALUE 0x0F
 TRIM_CTRL BIT[5:0]

OTA_TRIM_CTRL ADDRESS 0x00F2 RW
OTA_TRIM_CTRL RESET_VALUE 0x00
 OTA_TRIM_CTRL BIT[3:0]

LDO17_BASE BASE 0x00015000 ldo17addr 31:0

 ldo17 MODULE OFFSET=LDO17_BASE+0x00000000 MAX=LDO17_BASE+0x000000FF APRE=LDO17_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM8950.LDO17_BASE.LDO17
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x02
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x02
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x21
 TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x0B
 SUBTYPE BIT[7:0]

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
 VREG_OK BIT[7]
  LDO_VOLTAGE_LOW VALUE 0x0
  LDO_VOLTAGE_OK VALUE 0x1
 BYPASS_LDO BIT[2]
  OFF_OR_NON_BYPASS VALUE 0x0
  ON_AND_BYPASSED VALUE 0x1
 NPM_TRUE BIT[1]
  NOT_NPM_OR_VOLTAGE_NOT_OK VALUE 0x0
  NPM_VOLTAGE_OK VALUE 0x1

STATUS2 ADDRESS 0x0009 R
STATUS2 RESET_VALUE 0xX0
 SOFTSTART_DONE BIT[7]
  SOFTSTART_NOT_DONE VALUE 0x0
  SOFTSTART_DONE VALUE 0x1
 OCP_LATCHED BIT[6]
  OCP_NOT_LATCHED VALUE 0x0
  OCP_LATCHED VALUE 0x1
 VREG_ON BIT[5]
  LDO_OFF VALUE 0x0
  LDO_ON VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
 VREG_OK_RT_STS BIT[0]
  LDO_ENABLE_ERR VALUE 0x0
  LDO_ENABLE_SUCCESS VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 R
INT_SET_TYPE RESET_VALUE 0x00
 VREG_OK_TYPE BIT[0]
  VREG_OK_EDGE_TRIGGERED VALUE 0x0
  VREG_OK_LEVEL_TRIGGERED VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 VREG_OK_HIGH BIT[0]
  VREG_OK_LOW_DISABLED VALUE 0x0
  VREG_OK_LOW_TRIGGERED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 R
INT_POLARITY_LOW RESET_VALUE 0x00
 VREG_OK_LOW BIT[0]
  VREG_OK_FALLING_TRIGGERED VALUE 0x0
  VREG_OK_RISING_TRIGGERED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 VREG_OK_LATCHED_CLR BIT[0]
  VREG_OK_ERROR_NOT_REARM VALUE 0x0
  VREG_OK_ERROR_REARM VALUE 0x1

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 VREG_OK_EN_SET BIT[0]
  VREG_OK_ERROR_DISABLED VALUE 0x0
  VREG_OK_ERROR_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 VREG_OK_EN_CLR BIT[0]
  VREG_OK_ERROR_DISABLED VALUE 0x0
  VREG_OK_ERROR_ENABLED VALUE 0x1

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 VREG_OK_LATCHED_STS BIT[0]
  LDO_VOLTAGE_OK VALUE 0x0
  LDO_VOLTAGE_LOW VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 VREG_OK_PENDING_STS BIT[0]
  LDO_ENABLE_FALSE VALUE 0x0
  LDO_ENABLE_SUCCESS VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]
  INT_MID_SEL_0 VALUE 0x0
  INT_MID_SEL_1 VALUE 0x1

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]
  INT_PRIORITY_SR VALUE 0x0
  INT_PRIORITY_A VALUE 0x1

VOLTAGE_CTL2 ADDRESS 0x0041 RW
VOLTAGE_CTL2 RESET_VALUE 0x58
 VSET BIT[6:0]

MODE_CTL2 ADDRESS 0x0045 RW
MODE_CTL2 RESET_VALUE 0x80
 NPM BIT[7]
  FORCED_NPM_FALSE VALUE 0x0
  FORCED_NPM VALUE 0x1
 BYPASS_ACT BIT[6]
  BYPASS_ACT_FALSE VALUE 0x0
  BYPASS_ACT_TRUE VALUE 0x1
 BYPASS_EN BIT[5]
  BYPASS_DISABLED VALUE 0x0
  BYPASS_ENABLED VALUE 0x1
 FOLLOW_PMIC_AWAKE BIT[4]
  FOLLOW_PMIC_AWAKE_FALSE VALUE 0x0
  FOLLOW_PMIC_AWAKE_TRUE VALUE 0x1

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
 EN_LDO_INT BIT[7]
  EN_LDO_INT_FALSE VALUE 0x0
  EN_LDO_INT_TRUE VALUE 0x1
 FOLLOW_HW_EN0 BIT[0]
  FOLLOW_HW_EN0_FALSE VALUE 0x0
  FOLLOW_HW_EN0_TRUE VALUE 0x1

PD_CTL ADDRESS 0x0048 RW
PD_CTL RESET_VALUE 0x80
 PULLDN_EN BIT[7]
  PULLDN_DIABLED VALUE 0x0
  PULLDN_ENABLED VALUE 0x1

OCP_CTL1 ADDRESS 0x004A RW
OCP_CTL1 RESET_VALUE 0x80
 OCP_EN BIT[7]
  OCP_DIABLED VALUE 0x0
  OCP_ENABLED VALUE 0x1
 OCP_TEST_MODE BIT[5]
  OCP_NORMAL_MODE VALUE 0x0
  OCP_TEST_MODE VALUE 0x1

OCP_CTL2 ADDRESS 0x004B W
OCP_CTL2 RESET_VALUE 0x00
 OCP_LATCHED_CLR BIT[6]
  OCP_LATCHED_CLR VALUE 0x1

SOFT_START_CTL ADDRESS 0x004C RW
SOFT_START_CTL RESET_VALUE 0x80
 SOFT_START BIT[7]
  SOFT_START_DISABLED VALUE 0x0
  SOFT_START_ENABLED VALUE 0x1

CONFIG_CTL ADDRESS 0x0052 RW
CONFIG_CTL RESET_VALUE 0x04
 ACT_BYPASS_BUFF_EN BIT[3]
  ACT_BYPASS_BUFF_DISABLED VALUE 0x0
  ACT_BYPASS_BUFF_ENABLED VALUE 0x1
 MODE_TRAN_ENH_EN BIT[2]
  MODE_TRAN_ENH_DISABLED VALUE 0x0
  MODE_TRAN_ENH_ENABLED VALUE 0x1

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]
  SEC_LOCKED VALUE 0x00
  SEC_UNLOCK VALUE 0xA5

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
 ENABLE_PRESET BIT[0]
  ENABLE_PRESET_FALSE VALUE 0x0
  ENABLE_PRESET_TRUE VALUE 0x1

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  FOLLOW_GLOBAL_SOFT_RB_FALSE VALUE 0x0
  FOLLOW_GLOBAL_SOFT_RB_TRUE VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
  FOLLOW_OTST2_RB_FALSE VALUE 0x0
  FOLLOW_OTST2_RB_TRUE VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  FOLLOW_WARM_RB_FALSE VALUE 0x0
  FOLLOW_WARM_RB_TRUE VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  FOLLOW_SHUTDOWN1_RB_FALSE VALUE 0x0
  FOLLOW_SHUTDOWN1_RB_TRUE VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  FOLLOW_SHUTDOWN2_RB_FALSE VALUE 0x0
  FOLLOW_SHUTDOWN2_RB_TRUE VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  LOCAL_SOFT_RESET_FALSE VALUE 0x0
  LOCAL_SOFT_RESET_TRUE VALUE 0x1

INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
 INT_TEST_MODE_EN BIT[7]
  INT_TEST_MODE_DISABLED VALUE 0x0
  INT_TEST_MODE_ENABLED VALUE 0x1

INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
 VREG_OK_TEST_VAL BIT[0]
  VREG_OK_TEST_VAL_0 VALUE 0x0
  VREG_OK_TEST_VAL_1 VALUE 0x1

TEST1 ADDRESS 0x00E2 RW
TEST1 RESET_VALUE 0x00
 ATEST2 BIT[7:4]
  ATEST2_NONE VALUE 0x0
  ATEST2_ICOMP VALUE 0x1
  ATEST2_COMPNODE VALUE 0x2
  ATEST2_LDO_IN VALUE 0x3
  ATEST2_GTPSSDEV VALUE 0x4
 ATEST1 BIT[3:0]
  ATEST1_NONE VALUE 0x0
  ATEST1_VREG_OK VALUE 0x1
  ATEST1_LDO_VOUT VALUE 0x2
  ATEST1_VSENSE VALUE 0x3
  ATEST1_FB_NODE VALUE 0x4

TEST2 ADDRESS 0x00E3 RW
TEST2 RESET_VALUE 0x00
 I_TST_EN BIT[7]
  I_TST_DISABLED VALUE 0x0
  I_TST_ENABLED VALUE 0x1
 DTEST BIT[1:0]
  DTEST_NONE VALUE 0x0
  DTEST_VREG_OK_DI VALUE 0x1
  DTEST_SOFTSTART_DONE_DI VALUE 0x2
  DTEST_OCP_DETECT_DI VALUE 0x3

TRIM_NUM ADDRESS 0x00F0 R
TRIM_NUM RESET_VALUE 0x02
 TRIM_NUM BIT[7:0]

TRIM_CTRL ADDRESS 0x00F1 RW
TRIM_CTRL RESET_VALUE 0x0F
 TRIM_CTRL BIT[5:0]

OTA_TRIM_CTRL ADDRESS 0x00F2 RW
OTA_TRIM_CTRL RESET_VALUE 0x00
 OTA_TRIM_CTRL BIT[3:0]

LDO18_BASE BASE 0x00015100 ldo18addr 31:0

 ldo18 MODULE OFFSET=LDO18_BASE+0x00000000 MAX=LDO18_BASE+0x000000FF APRE=LDO18_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM8950.LDO18_BASE.LDO18
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x02
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x02
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x21
 TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x09
 SUBTYPE BIT[7:0]

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
 VREG_OK BIT[7]
  LDO_VOLTAGE_LOW VALUE 0x0
  LDO_VOLTAGE_OK VALUE 0x1
 BYPASS_LDO BIT[2]
  OFF_OR_NON_BYPASS VALUE 0x0
  ON_AND_BYPASSED VALUE 0x1
 NPM_TRUE BIT[1]
  NOT_NPM_OR_VOLTAGE_NOT_OK VALUE 0x0
  NPM_VOLTAGE_OK VALUE 0x1

STATUS2 ADDRESS 0x0009 R
STATUS2 RESET_VALUE 0xX0
 SOFTSTART_DONE BIT[7]
  SOFTSTART_NOT_DONE VALUE 0x0
  SOFTSTART_DONE VALUE 0x1
 OCP_LATCHED BIT[6]
  OCP_NOT_LATCHED VALUE 0x0
  OCP_LATCHED VALUE 0x1
 VREG_ON BIT[5]
  LDO_OFF VALUE 0x0
  LDO_ON VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
 VREG_OK_RT_STS BIT[0]
  LDO_ENABLE_ERR VALUE 0x0
  LDO_ENABLE_SUCCESS VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 R
INT_SET_TYPE RESET_VALUE 0x00
 VREG_OK_TYPE BIT[0]
  VREG_OK_EDGE_TRIGGERED VALUE 0x0
  VREG_OK_LEVEL_TRIGGERED VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 VREG_OK_HIGH BIT[0]
  VREG_OK_LOW_DISABLED VALUE 0x0
  VREG_OK_LOW_TRIGGERED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 R
INT_POLARITY_LOW RESET_VALUE 0x00
 VREG_OK_LOW BIT[0]
  VREG_OK_FALLING_TRIGGERED VALUE 0x0
  VREG_OK_RISING_TRIGGERED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 VREG_OK_LATCHED_CLR BIT[0]
  VREG_OK_ERROR_NOT_REARM VALUE 0x0
  VREG_OK_ERROR_REARM VALUE 0x1

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 VREG_OK_EN_SET BIT[0]
  VREG_OK_ERROR_DISABLED VALUE 0x0
  VREG_OK_ERROR_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 VREG_OK_EN_CLR BIT[0]
  VREG_OK_ERROR_DISABLED VALUE 0x0
  VREG_OK_ERROR_ENABLED VALUE 0x1

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 VREG_OK_LATCHED_STS BIT[0]
  LDO_VOLTAGE_OK VALUE 0x0
  LDO_VOLTAGE_LOW VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 VREG_OK_PENDING_STS BIT[0]
  LDO_ENABLE_FALSE VALUE 0x0
  LDO_ENABLE_SUCCESS VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]
  INT_MID_SEL_0 VALUE 0x0
  INT_MID_SEL_1 VALUE 0x1

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]
  INT_PRIORITY_SR VALUE 0x0
  INT_PRIORITY_A VALUE 0x1

VOLTAGE_CTL2 ADDRESS 0x0041 RW
VOLTAGE_CTL2 RESET_VALUE 0x4C
 VSET BIT[6:0]

MODE_CTL2 ADDRESS 0x0045 RW
MODE_CTL2 RESET_VALUE 0x80
 NPM BIT[7]
  FORCED_NPM_FALSE VALUE 0x0
  FORCED_NPM VALUE 0x1
 BYPASS_ACT BIT[6]
  BYPASS_ACT_FALSE VALUE 0x0
  BYPASS_ACT_TRUE VALUE 0x1
 BYPASS_EN BIT[5]
  BYPASS_DISABLED VALUE 0x0
  BYPASS_ENABLED VALUE 0x1
 FOLLOW_PMIC_AWAKE BIT[4]
  FOLLOW_PMIC_AWAKE_FALSE VALUE 0x0
  FOLLOW_PMIC_AWAKE_TRUE VALUE 0x1

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
 EN_LDO_INT BIT[7]
  EN_LDO_INT_FALSE VALUE 0x0
  EN_LDO_INT_TRUE VALUE 0x1
 FOLLOW_HW_EN0 BIT[0]
  FOLLOW_HW_EN0_FALSE VALUE 0x0
  FOLLOW_HW_EN0_TRUE VALUE 0x1

PD_CTL ADDRESS 0x0048 RW
PD_CTL RESET_VALUE 0x80
 PULLDN_EN BIT[7]
  PULLDN_DIABLED VALUE 0x0
  PULLDN_ENABLED VALUE 0x1

OCP_CTL1 ADDRESS 0x004A RW
OCP_CTL1 RESET_VALUE 0x80
 OCP_EN BIT[7]
  OCP_DIABLED VALUE 0x0
  OCP_ENABLED VALUE 0x1
 OCP_TEST_MODE BIT[5]
  OCP_NORMAL_MODE VALUE 0x0
  OCP_TEST_MODE VALUE 0x1

OCP_CTL2 ADDRESS 0x004B W
OCP_CTL2 RESET_VALUE 0x00
 OCP_LATCHED_CLR BIT[6]
  OCP_LATCHED_CLR VALUE 0x1

SOFT_START_CTL ADDRESS 0x004C RW
SOFT_START_CTL RESET_VALUE 0x80
 SOFT_START BIT[7]
  SOFT_START_DISABLED VALUE 0x0
  SOFT_START_ENABLED VALUE 0x1

CONFIG_CTL ADDRESS 0x0052 RW
CONFIG_CTL RESET_VALUE 0x04
 ACT_BYPASS_BUFF_EN BIT[3]
  ACT_BYPASS_BUFF_DISABLED VALUE 0x0
  ACT_BYPASS_BUFF_ENABLED VALUE 0x1
 MODE_TRAN_ENH_EN BIT[2]
  MODE_TRAN_ENH_DISABLED VALUE 0x0
  MODE_TRAN_ENH_ENABLED VALUE 0x1

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]
  SEC_LOCKED VALUE 0x00
  SEC_UNLOCK VALUE 0xA5

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
 ENABLE_PRESET BIT[0]
  ENABLE_PRESET_FALSE VALUE 0x0
  ENABLE_PRESET_TRUE VALUE 0x1

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  FOLLOW_GLOBAL_SOFT_RB_FALSE VALUE 0x0
  FOLLOW_GLOBAL_SOFT_RB_TRUE VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
  FOLLOW_OTST2_RB_FALSE VALUE 0x0
  FOLLOW_OTST2_RB_TRUE VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  FOLLOW_WARM_RB_FALSE VALUE 0x0
  FOLLOW_WARM_RB_TRUE VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  FOLLOW_SHUTDOWN1_RB_FALSE VALUE 0x0
  FOLLOW_SHUTDOWN1_RB_TRUE VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  FOLLOW_SHUTDOWN2_RB_FALSE VALUE 0x0
  FOLLOW_SHUTDOWN2_RB_TRUE VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  LOCAL_SOFT_RESET_FALSE VALUE 0x0
  LOCAL_SOFT_RESET_TRUE VALUE 0x1

INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
 INT_TEST_MODE_EN BIT[7]
  INT_TEST_MODE_DISABLED VALUE 0x0
  INT_TEST_MODE_ENABLED VALUE 0x1

INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
 VREG_OK_TEST_VAL BIT[0]
  VREG_OK_TEST_VAL_0 VALUE 0x0
  VREG_OK_TEST_VAL_1 VALUE 0x1

TEST1 ADDRESS 0x00E2 RW
TEST1 RESET_VALUE 0x00
 ATEST2 BIT[7:4]
  ATEST2_NONE VALUE 0x0
  ATEST2_ICOMP VALUE 0x1
  ATEST2_COMPNODE VALUE 0x2
  ATEST2_LDO_IN VALUE 0x3
  ATEST2_GTPSSDEV VALUE 0x4
 ATEST1 BIT[3:0]
  ATEST1_NONE VALUE 0x0
  ATEST1_VREG_OK VALUE 0x1
  ATEST1_LDO_VOUT VALUE 0x2
  ATEST1_VSENSE VALUE 0x3
  ATEST1_FB_NODE VALUE 0x4

TEST2 ADDRESS 0x00E3 RW
TEST2 RESET_VALUE 0x00
 I_TST_EN BIT[7]
  I_TST_DISABLED VALUE 0x0
  I_TST_ENABLED VALUE 0x1
 DTEST BIT[1:0]
  DTEST_NONE VALUE 0x0
  DTEST_VREG_OK_DI VALUE 0x1
  DTEST_SOFTSTART_DONE_DI VALUE 0x2
  DTEST_OCP_DETECT_DI VALUE 0x3

TRIM_NUM ADDRESS 0x00F0 R
TRIM_NUM RESET_VALUE 0x02
 TRIM_NUM BIT[7:0]

TRIM_CTRL ADDRESS 0x00F1 RW
TRIM_CTRL RESET_VALUE 0x0F
 TRIM_CTRL BIT[5:0]

OTA_TRIM_CTRL ADDRESS 0x00F2 RW
OTA_TRIM_CTRL RESET_VALUE 0x00
 OTA_TRIM_CTRL BIT[3:0]

LDO20_BASE BASE 0x00015200 ldo20addr 31:0

 ldo20 MODULE OFFSET=LDO20_BASE+0x00000000 MAX=LDO20_BASE+0x000000FF APRE=LDO20_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM8950.LDO20_BASE.LDO20
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x02
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x04
 TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x10
 SUBTYPE BIT[7:0]

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0x00
 VREG_OK BIT[7]
  LDO_VOLTAGE_LOW VALUE 0x0
  LDO_VOLTAGE_OK VALUE 0x1

VOLTAGE_CTL1 ADDRESS 0x0040 RW
VOLTAGE_CTL1 RESET_VALUE 0x00
 RANGE BIT[0]
  RANGE_0 VALUE 0x0
  RANGE_1 VALUE 0x1

VOLTAGE_CTL2 ADDRESS 0x0041 RW
VOLTAGE_CTL2 RESET_VALUE 0x03
 VSET BIT[2:0]

MODE_CTL2 ADDRESS 0x0045 RW
MODE_CTL2 RESET_VALUE 0x00
 BYPASS_EN BIT[5]
  BYPASS_DISABLED VALUE 0x0
  BYPASS_ENABLED VALUE 0x1

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
 EN_LDO_INT BIT[7]
  LDO_NOT_FORCE_ENABLED VALUE 0x0
  LDO_FORCE_ENABLED VALUE 0x1

PD_CTL ADDRESS 0x0048 RW
PD_CTL RESET_VALUE 0x80
 PULLDN_EN BIT[7]
  PULLDN_DIABLED VALUE 0x0
  PULLDN_ENABLED VALUE 0x1

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]
  SEC_LOCKED VALUE 0x00
  SEC_UNLOCK VALUE 0xA5

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
 ENABLE_PRESET BIT[0]
  ENABLE_PRESET_FALSE VALUE 0x0
  ENABLE_PRESET_TRUE VALUE 0x1

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  FOLLOW_GLOBAL_SOFT_RB_FALSE VALUE 0x0
  FOLLOW_GLOBAL_SOFT_RB_TRUE VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
  FOLLOW_OTST2_RB_FALSE VALUE 0x0
  FOLLOW_OTST2_RB_TRUE VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  FOLLOW_WARM_RB_FALSE VALUE 0x0
  FOLLOW_WARM_RB_TRUE VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  FOLLOW_SHUTDOWN1_RB_FALSE VALUE 0x0
  FOLLOW_SHUTDOWN1_RB_TRUE VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  FOLLOW_SHUTDOWN2_RB_FALSE VALUE 0x0
  FOLLOW_SHUTDOWN2_RB_TRUE VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  LOCAL_SOFT_RESET_FALSE VALUE 0x0
  LOCAL_SOFT_RESET_TRUE VALUE 0x1

TEST1 ADDRESS 0x00E2 RW
TEST1 RESET_VALUE 0x00
 ATEST1 BIT[0]
  ATEST1_HIGHZ VALUE 0x0
  ATEST1_VREG_OUT VALUE 0x1

LDO21_BASE BASE 0x00015300 ldo21addr 31:0

 ldo21 MODULE OFFSET=LDO21_BASE+0x00000000 MAX=LDO21_BASE+0x000000FF APRE=LDO21_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM8950.LDO21_BASE.LDO21
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x02
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x04
 TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x10
 SUBTYPE BIT[7:0]

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0x00
 VREG_OK BIT[7]
  LDO_VOLTAGE_LOW VALUE 0x0
  LDO_VOLTAGE_OK VALUE 0x1

VOLTAGE_CTL1 ADDRESS 0x0040 RW
VOLTAGE_CTL1 RESET_VALUE 0x00
 RANGE BIT[0]
  RANGE_0 VALUE 0x0
  RANGE_1 VALUE 0x1

VOLTAGE_CTL2 ADDRESS 0x0041 RW
VOLTAGE_CTL2 RESET_VALUE 0x03
 VSET BIT[2:0]

MODE_CTL2 ADDRESS 0x0045 RW
MODE_CTL2 RESET_VALUE 0x00
 BYPASS_EN BIT[5]
  BYPASS_DISABLED VALUE 0x0
  BYPASS_ENABLED VALUE 0x1

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
 EN_LDO_INT BIT[7]
  LDO_NOT_FORCE_ENABLED VALUE 0x0
  LDO_FORCE_ENABLED VALUE 0x1

PD_CTL ADDRESS 0x0048 RW
PD_CTL RESET_VALUE 0x80
 PULLDN_EN BIT[7]
  PULLDN_DIABLED VALUE 0x0
  PULLDN_ENABLED VALUE 0x1

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]
  SEC_LOCKED VALUE 0x00
  SEC_UNLOCK VALUE 0xA5

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
 ENABLE_PRESET BIT[0]
  ENABLE_PRESET_FALSE VALUE 0x0
  ENABLE_PRESET_TRUE VALUE 0x1

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  FOLLOW_GLOBAL_SOFT_RB_FALSE VALUE 0x0
  FOLLOW_GLOBAL_SOFT_RB_TRUE VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
  FOLLOW_OTST2_RB_FALSE VALUE 0x0
  FOLLOW_OTST2_RB_TRUE VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  FOLLOW_WARM_RB_FALSE VALUE 0x0
  FOLLOW_WARM_RB_TRUE VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  FOLLOW_SHUTDOWN1_RB_FALSE VALUE 0x0
  FOLLOW_SHUTDOWN1_RB_TRUE VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  FOLLOW_SHUTDOWN2_RB_FALSE VALUE 0x0
  FOLLOW_SHUTDOWN2_RB_TRUE VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  LOCAL_SOFT_RESET_FALSE VALUE 0x0
  LOCAL_SOFT_RESET_TRUE VALUE 0x1

TEST1 ADDRESS 0x00E2 RW
TEST1 RESET_VALUE 0x00
 ATEST1 BIT[0]
  ATEST1_HIGHZ VALUE 0x0
  ATEST1_VREG_OUT VALUE 0x1

LDO19_BASE BASE 0x00015400 ldo19addr 31:0

 ldo19 MODULE OFFSET=LDO19_BASE+0x00000000 MAX=LDO19_BASE+0x000000FF APRE=LDO19_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM8950.LDO19_BASE.LDO19
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x02
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x01
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x01
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x21
 TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x07
 SUBTYPE BIT[7:0]

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
 VREG_OK BIT[7]
  LDO_VOLTAGE_LOW VALUE 0x0
  LDO_VOLTAGE_OK VALUE 0x1
 BYPASS_LDO BIT[2]
  OFF_OR_NON_BYPASS VALUE 0x0
  ON_AND_BYPASSED VALUE 0x1
 NPM_TRUE BIT[1]
  NOT_NPM_OR_VOLTAGE_NOT_OK VALUE 0x0
  NPM_VOLTAGE_OK VALUE 0x1
 STEPPER_DONE BIT[0]
  STEPPER_NOT_DONE VALUE 0x0
  STEPPER_DONE VALUE 0x1

STATUS2 ADDRESS 0x0009 R
STATUS2 RESET_VALUE 0x00
 SOFTSTART_DONE BIT[7]
  SOFTSTART_NOT_DONE VALUE 0x0
  SOFTSTART_DONE VALUE 0x1
 VREG_ON BIT[5]
  LDO_OFF VALUE 0x0
  LDO_ON VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
 VREG_OK_RT_STS BIT[0]
  LDO_ENABLE_ERR VALUE 0x0
  LDO_ENABLE_SUCCESS VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 R
INT_SET_TYPE RESET_VALUE 0x00
 VREG_OK_TYPE BIT[0]
  VREG_OK_EDGE_TRIGGERED VALUE 0x0
  VREG_OK_LEVEL_TRIGGERED VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 VREG_OK_HIGH BIT[0]
  VREG_OK_LOW_DISABLED VALUE 0x0
  VREG_OK_LOW_TRIGGERED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 R
INT_POLARITY_LOW RESET_VALUE 0x00
 VREG_OK_LOW BIT[0]
  VREG_OK_FALLING_TRIGGERED VALUE 0x0
  VREG_OK_RISING_TRIGGERED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 VREG_OK_LATCHED_CLR BIT[0]
  VREG_OK_ERROR_NOT_REARM VALUE 0x0
  VREG_OK_ERROR_REARM VALUE 0x1

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 VREG_OK_EN_SET BIT[0]
  VREG_OK_ERROR_DISABLED VALUE 0x0
  VREG_OK_ERROR_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 VREG_OK_EN_CLR BIT[0]
  VREG_OK_ERROR_DISABLED VALUE 0x0
  VREG_OK_ERROR_ENABLED VALUE 0x1

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 VREG_OK_LATCHED_STS BIT[0]
  LDO_VOLTAGE_OK VALUE 0x0
  LDO_VOLTAGE_LOW VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 VREG_OK_PENDING_STS BIT[0]
  LDO_ENABLE_FALSE VALUE 0x0
  LDO_ENABLE_SUCCESS VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]
  INT_MID_SEL_0 VALUE 0x0
  INT_MID_SEL_1 VALUE 0x1

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]
  INT_PRIORITY_SR VALUE 0x0
  INT_PRIORITY_A VALUE 0x1

VOLTAGE_CTL2 ADDRESS 0x0041 RW
VOLTAGE_CTL2 RESET_VALUE 0x4A
 VSET BIT[6:0]

MODE_CTL2 ADDRESS 0x0045 RW
MODE_CTL2 RESET_VALUE 0x80
 NPM BIT[7]
  FORCED_NPM_FALSE VALUE 0x0
  FORCED_NPM VALUE 0x1
 BYPASS_ACT BIT[6]
  BYPASS_ACT_FALSE VALUE 0x0
  BYPASS_ACT_TRUE VALUE 0x1
 BYPASS_EN BIT[5]
  BYPASS_DISABLED VALUE 0x0
  BYPASS_ENABLED VALUE 0x1
 FOLLOW_PMIC_AWAKE BIT[4]
  FOLLOW_PMIC_AWAKE_FALSE VALUE 0x0
  FOLLOW_PMIC_AWAKE_TRUE VALUE 0x1

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
 EN_LDO_INT BIT[7]
  EN_LDO_INT_FALSE VALUE 0x0
  EN_LDO_INT_TRUE VALUE 0x1
 FOLLOW_HW_EN0 BIT[0]
  FOLLOW_HW_EN0_FALSE VALUE 0x0
  FOLLOW_HW_EN0_TRUE VALUE 0x1

PD_CTL ADDRESS 0x0048 RW
PD_CTL RESET_VALUE 0x80
 PULLDN_EN BIT[7]
  PULLDN_DIABLED VALUE 0x0
  PULLDN_ENABLED VALUE 0x1

SOFT_START_CTL ADDRESS 0x004C RW
SOFT_START_CTL RESET_VALUE 0x80
 SOFT_START BIT[7]
  SOFT_START_DISABLED VALUE 0x0
  SOFT_START_ENABLED VALUE 0x1

CONFIG_CTL ADDRESS 0x0052 RW
CONFIG_CTL RESET_VALUE 0x04
 ACT_BYPASS_BUFF_EN BIT[3]
  ACT_BYPASS_BUFF_DISABLED VALUE 0x0
  ACT_BYPASS_BUFF_ENABLED VALUE 0x1
 MODE_TRAN_ENH_EN BIT[2]
  MODE_TRAN_ENH_DISABLED VALUE 0x0
  MODE_TRAN_ENH_ENABLED VALUE 0x1

VS_CTL ADDRESS 0x0061 RW
VS_CTL RESET_VALUE 0x85
 VS_EN BIT[7]
  STEPPER_DIABLED VALUE 0x0
  STEPPER_ENABLED VALUE 0x1
 VS_DELAY BIT[2:0]
  DELAY_1_20 VALUE 0x0
  DELAY_1_40 VALUE 0x1
  DELAY_1_80 VALUE 0x2
  DELAY_1_160 VALUE 0x3
  DELAY_1_320 VALUE 0x4
  DELAY_1_640 VALUE 0x5
  DELAY_1_1280 VALUE 0x6
  DELAY_1_2560 VALUE 0x7

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]
  SEC_LOCKED VALUE 0x00
  SEC_UNLOCK VALUE 0xA5

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
 ENABLE_PRESET BIT[0]
  ENABLE_PRESET_FALSE VALUE 0x0
  ENABLE_PRESET_TRUE VALUE 0x1

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  FOLLOW_GLOBAL_SOFT_RB_FALSE VALUE 0x0
  FOLLOW_GLOBAL_SOFT_RB_TRUE VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
  FOLLOW_OTST2_RB_FALSE VALUE 0x0
  FOLLOW_OTST2_RB_TRUE VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  FOLLOW_WARM_RB_FALSE VALUE 0x0
  FOLLOW_WARM_RB_TRUE VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  FOLLOW_SHUTDOWN1_RB_FALSE VALUE 0x0
  FOLLOW_SHUTDOWN1_RB_TRUE VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  FOLLOW_SHUTDOWN2_RB_FALSE VALUE 0x0
  FOLLOW_SHUTDOWN2_RB_TRUE VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  LOCAL_SOFT_RESET_FALSE VALUE 0x0
  LOCAL_SOFT_RESET_TRUE VALUE 0x1

INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
 INT_TEST_MODE_EN BIT[7]
  INT_TEST_MODE_DISABLED VALUE 0x0
  INT_TEST_MODE_ENABLED VALUE 0x1

INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
 VREG_OK_TEST_VAL BIT[0]
  VREG_OK_TEST_VAL_0 VALUE 0x0
  VREG_OK_TEST_VAL_1 VALUE 0x1

TEST1 ADDRESS 0x00E2 RW
TEST1 RESET_VALUE 0x00
 ATEST2 BIT[7:4]
  ATEST2_NONE VALUE 0x0
  ATEST2_ICOMP VALUE 0x1
  ATEST2_COMPNODE VALUE 0x2
  ATEST2_LDO_IN VALUE 0x3
  ATEST2_GTPSSDEV VALUE 0x4
 ATEST1 BIT[3:0]
  ATEST1_NONE VALUE 0x0
  ATEST1_VREG_OK VALUE 0x1
  ATEST1_LDO_VOUT VALUE 0x2
  ATEST1_VSENSE VALUE 0x3
  ATEST1_FB_NODE VALUE 0x4

TEST2 ADDRESS 0x00E3 RW
TEST2 RESET_VALUE 0x00
 I_TST_EN BIT[7]
  I_TST_DISABLED VALUE 0x0
  I_TST_ENABLED VALUE 0x1
 DTEST BIT[1:0]
  DTEST_NONE VALUE 0x0
  DTEST_VREG_OK_DI VALUE 0x1
  DTEST_SOFTSTART_DONE_DI VALUE 0x2

TRIM_NUM ADDRESS 0x00F0 R
TRIM_NUM RESET_VALUE 0x02
 TRIM_NUM BIT[7:0]

TRIM_CTRL ADDRESS 0x00F1 RW
TRIM_CTRL RESET_VALUE 0x07
 TRIM_CTRL BIT[5:0]

OTA_TRIM_CTRL ADDRESS 0x00F2 RW
OTA_TRIM_CTRL RESET_VALUE 0x00
 OTA_TRIM_CTRL BIT[7:0]

LDO22_BASE BASE 0x00015500 ldo22addr 31:0

 ldo22 MODULE OFFSET=LDO22_BASE+0x00000000 MAX=LDO22_BASE+0x000000FF APRE=LDO22_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM8950.LDO22_BASE.LDO22
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x02
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x02
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x21
 TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x0A
 SUBTYPE BIT[7:0]

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
 VREG_OK BIT[7]
  LDO_VOLTAGE_LOW VALUE 0x0
  LDO_VOLTAGE_OK VALUE 0x1
 BYPASS_LDO BIT[2]
  OFF_OR_NON_BYPASS VALUE 0x0
  ON_AND_BYPASSED VALUE 0x1
 NPM_TRUE BIT[1]
  NOT_NPM_OR_VOLTAGE_NOT_OK VALUE 0x0
  NPM_VOLTAGE_OK VALUE 0x1

STATUS2 ADDRESS 0x0009 R
STATUS2 RESET_VALUE 0xX0
 SOFTSTART_DONE BIT[7]
  SOFTSTART_NOT_DONE VALUE 0x0
  SOFTSTART_DONE VALUE 0x1
 OCP_LATCHED BIT[6]
  OCP_NOT_LATCHED VALUE 0x0
  OCP_LATCHED VALUE 0x1
 VREG_ON BIT[5]
  LDO_OFF VALUE 0x0
  LDO_ON VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
 VREG_OK_RT_STS BIT[0]
  LDO_ENABLE_ERR VALUE 0x0
  LDO_ENABLE_SUCCESS VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 R
INT_SET_TYPE RESET_VALUE 0x00
 VREG_OK_TYPE BIT[0]
  VREG_OK_EDGE_TRIGGERED VALUE 0x0
  VREG_OK_LEVEL_TRIGGERED VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 VREG_OK_HIGH BIT[0]
  VREG_OK_LOW_DISABLED VALUE 0x0
  VREG_OK_LOW_TRIGGERED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 R
INT_POLARITY_LOW RESET_VALUE 0x00
 VREG_OK_LOW BIT[0]
  VREG_OK_FALLING_TRIGGERED VALUE 0x0
  VREG_OK_RISING_TRIGGERED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 VREG_OK_LATCHED_CLR BIT[0]
  VREG_OK_ERROR_NOT_REARM VALUE 0x0
  VREG_OK_ERROR_REARM VALUE 0x1

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 VREG_OK_EN_SET BIT[0]
  VREG_OK_ERROR_DISABLED VALUE 0x0
  VREG_OK_ERROR_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 VREG_OK_EN_CLR BIT[0]
  VREG_OK_ERROR_DISABLED VALUE 0x0
  VREG_OK_ERROR_ENABLED VALUE 0x1

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 VREG_OK_LATCHED_STS BIT[0]
  LDO_VOLTAGE_OK VALUE 0x0
  LDO_VOLTAGE_LOW VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 VREG_OK_PENDING_STS BIT[0]
  LDO_ENABLE_FALSE VALUE 0x0
  LDO_ENABLE_SUCCESS VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]
  INT_MID_SEL_0 VALUE 0x0
  INT_MID_SEL_1 VALUE 0x1

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]
  INT_PRIORITY_SR VALUE 0x0
  INT_PRIORITY_A VALUE 0x1

VOLTAGE_CTL2 ADDRESS 0x0041 RW
VOLTAGE_CTL2 RESET_VALUE 0x54
 VSET BIT[6:0]

MODE_CTL2 ADDRESS 0x0045 RW
MODE_CTL2 RESET_VALUE 0x80
 NPM BIT[7]
  FORCED_NPM_FALSE VALUE 0x0
  FORCED_NPM VALUE 0x1
 BYPASS_ACT BIT[6]
  BYPASS_ACT_FALSE VALUE 0x0
  BYPASS_ACT_TRUE VALUE 0x1
 BYPASS_EN BIT[5]
  BYPASS_DISABLED VALUE 0x0
  BYPASS_ENABLED VALUE 0x1
 FOLLOW_PMIC_AWAKE BIT[4]
  FOLLOW_PMIC_AWAKE_FALSE VALUE 0x0
  FOLLOW_PMIC_AWAKE_TRUE VALUE 0x1

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
 EN_LDO_INT BIT[7]
  EN_LDO_INT_FALSE VALUE 0x0
  EN_LDO_INT_TRUE VALUE 0x1
 FOLLOW_HW_EN0 BIT[0]
  FOLLOW_HW_EN0_FALSE VALUE 0x0
  FOLLOW_HW_EN0_TRUE VALUE 0x1

PD_CTL ADDRESS 0x0048 RW
PD_CTL RESET_VALUE 0x80
 PULLDN_EN BIT[7]
  PULLDN_DIABLED VALUE 0x0
  PULLDN_ENABLED VALUE 0x1

OCP_CTL1 ADDRESS 0x004A RW
OCP_CTL1 RESET_VALUE 0x80
 OCP_EN BIT[7]
  OCP_DIABLED VALUE 0x0
  OCP_ENABLED VALUE 0x1
 OCP_TEST_MODE BIT[5]
  OCP_NORMAL_MODE VALUE 0x0
  OCP_TEST_MODE VALUE 0x1

OCP_CTL2 ADDRESS 0x004B W
OCP_CTL2 RESET_VALUE 0x00
 OCP_LATCHED_CLR BIT[6]
  OCP_LATCHED_CLR VALUE 0x1

SOFT_START_CTL ADDRESS 0x004C RW
SOFT_START_CTL RESET_VALUE 0x80
 SOFT_START BIT[7]
  SOFT_START_DISABLED VALUE 0x0
  SOFT_START_ENABLED VALUE 0x1

CONFIG_CTL ADDRESS 0x0052 RW
CONFIG_CTL RESET_VALUE 0x04
 ACT_BYPASS_BUFF_EN BIT[3]
  ACT_BYPASS_BUFF_DISABLED VALUE 0x0
  ACT_BYPASS_BUFF_ENABLED VALUE 0x1
 MODE_TRAN_ENH_EN BIT[2]
  MODE_TRAN_ENH_DISABLED VALUE 0x0
  MODE_TRAN_ENH_ENABLED VALUE 0x1

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]
  SEC_LOCKED VALUE 0x00
  SEC_UNLOCK VALUE 0xA5

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
 ENABLE_PRESET BIT[0]
  ENABLE_PRESET_FALSE VALUE 0x0
  ENABLE_PRESET_TRUE VALUE 0x1

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  FOLLOW_GLOBAL_SOFT_RB_FALSE VALUE 0x0
  FOLLOW_GLOBAL_SOFT_RB_TRUE VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
  FOLLOW_OTST2_RB_FALSE VALUE 0x0
  FOLLOW_OTST2_RB_TRUE VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  FOLLOW_WARM_RB_FALSE VALUE 0x0
  FOLLOW_WARM_RB_TRUE VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  FOLLOW_SHUTDOWN1_RB_FALSE VALUE 0x0
  FOLLOW_SHUTDOWN1_RB_TRUE VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  FOLLOW_SHUTDOWN2_RB_FALSE VALUE 0x0
  FOLLOW_SHUTDOWN2_RB_TRUE VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  LOCAL_SOFT_RESET_FALSE VALUE 0x0
  LOCAL_SOFT_RESET_TRUE VALUE 0x1

INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
 INT_TEST_MODE_EN BIT[7]
  INT_TEST_MODE_DISABLED VALUE 0x0
  INT_TEST_MODE_ENABLED VALUE 0x1

INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
 VREG_OK_TEST_VAL BIT[0]
  VREG_OK_TEST_VAL_0 VALUE 0x0
  VREG_OK_TEST_VAL_1 VALUE 0x1

TEST1 ADDRESS 0x00E2 RW
TEST1 RESET_VALUE 0x00
 ATEST2 BIT[7:4]
  ATEST2_NONE VALUE 0x0
  ATEST2_ICOMP VALUE 0x1
  ATEST2_COMPNODE VALUE 0x2
  ATEST2_LDO_IN VALUE 0x3
  ATEST2_GTPSSDEV VALUE 0x4
 ATEST1 BIT[3:0]
  ATEST1_NONE VALUE 0x0
  ATEST1_VREG_OK VALUE 0x1
  ATEST1_LDO_VOUT VALUE 0x2
  ATEST1_VSENSE VALUE 0x3
  ATEST1_FB_NODE VALUE 0x4

TEST2 ADDRESS 0x00E3 RW
TEST2 RESET_VALUE 0x00
 I_TST_EN BIT[7]
  I_TST_DISABLED VALUE 0x0
  I_TST_ENABLED VALUE 0x1
 DTEST BIT[1:0]
  DTEST_NONE VALUE 0x0
  DTEST_VREG_OK_DI VALUE 0x1
  DTEST_SOFTSTART_DONE_DI VALUE 0x2
  DTEST_OCP_DETECT_DI VALUE 0x3

TRIM_NUM ADDRESS 0x00F0 R
TRIM_NUM RESET_VALUE 0x02
 TRIM_NUM BIT[7:0]

TRIM_CTRL ADDRESS 0x00F1 RW
TRIM_CTRL RESET_VALUE 0x0F
 TRIM_CTRL BIT[5:0]

OTA_TRIM_CTRL ADDRESS 0x00F2 RW
OTA_TRIM_CTRL RESET_VALUE 0x00
 OTA_TRIM_CTRL BIT[3:0]

LDO23_BASE BASE 0x00015600 ldo23addr 31:0

 ldo23 MODULE OFFSET=LDO23_BASE+0x00000000 MAX=LDO23_BASE+0x000000FF APRE=LDO23_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM8950.LDO23_BASE.LDO23
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x02
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x01
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x02
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x04
 TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x03
 SUBTYPE BIT[7:0]

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
 VREG_OK BIT[7]
  LDO_VOLTAGE_LOW VALUE 0x0
  LDO_VOLTAGE_OK VALUE 0x1
 ILS_DETECTED BIT[5]
  UPPER_LIMIT_SETTING_OK VALUE 0x0
  UPPER_LIMIT_SETTING_ERR VALUE 0x1
 UL_VOLTAGE_DETECTED BIT[4]
  VOLTAGE_LEVEL_SETTING_OK VALUE 0x0
  VOLTAGE_LEVEL_SETTING_OVERLIMIT VALUE 0x1
 LL_VOLTAGE_DETECTED BIT[3]
  VOLTAGE_LEVEL_SETTING_OK VALUE 0x0
  VOLTAGE_LEVEL_SETTING_UNDERLIMIT VALUE 0x1
 NPM_TRUE BIT[1]
  NOT_NPM_OR_VOLTAGE_NOT_OK VALUE 0x0
  NPM_VOLTAGE_OK VALUE 0x1

STATUS2 ADDRESS 0x0009 R
STATUS2 RESET_VALUE 0x0X
 SOFTSTART_DONE BIT[7]
  SOFTSTART_NOT_DONE VALUE 0x0
  SOFTSTART_DONE VALUE 0x1
 OVER_CURRENT_DETECTED BIT[6]
  NO_OVER_CURRENT_DETECTED VALUE 0x0
  OVER_CURRENT_DETECTED VALUE 0x1
 VREG_ON BIT[5]
  LDO_OFF VALUE 0x0
  LDO_ON VALUE 0x1
 LDO_RANGE_EXT BIT[0]
  LDO_RANGE_NOT_EXTENDED VALUE 0x0
  LDO_RANGE_EXTENDED VALUE 0x1

STATUS3 ADDRESS 0x000A R
STATUS3 RESET_VALUE 0xXX
 LDO_RANGE_SEL BIT[7]
  LDO_RANGE_NOT_SELECTED VALUE 0x0
  LDO_RANGE_SELECTED VALUE 0x1
 LDO_VSET BIT[6:0]
  LDO_PROGRAM_NOT_SELECTED VALUE 0x00
  LDO_PROGRAM_SELECTED VALUE 0x01

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
 LIMIT_ERROR_RT_STS BIT[1]
  VOLTAGE_LEVEL_SETTING_OK VALUE 0x0
  VOLTAGE_LEVEL_SETTING_UNDERLIMIT VALUE 0x1
 VREG_OK_RT_STS BIT[0]
  LDO_ENABLE_ERR VALUE 0x0
  LDO_ENABLE_SUCCESS VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
 LIMIT_ERROR_TYPE BIT[1]
  LIMIT_ERROR_EDGE_TRIGGERED VALUE 0x0
  LIMIT_ERROR_LEVEL_TRIGGERED VALUE 0x1
 VREG_OK_TYPE BIT[0]
  VREG_OK_EDGE_TRIGGERED VALUE 0x0
  VREG_OK_LEVEL_TRIGGERED VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 LIMIT_ERROR_HIGH BIT[1]
  LIMIT_ERROR_HIGH_DISABLED VALUE 0x0
  LIMIT_ERROR_HIGH_TRIGGERED VALUE 0x1
 VREG_OK_HIGH BIT[0]
  VREG_OK_LOW_DISABLED VALUE 0x0
  VREG_OK_LOW_TRIGGERED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
 LIMIT_ERROR_LOW BIT[1]
  LIMIT_ERROR_FALLING_TRIGGERED VALUE 0x0
  LIMIT_ERROR_RISING_TRIGGERED VALUE 0x1
 VREG_OK_LOW BIT[0]
  VREG_OK_FALLING_TRIGGERED VALUE 0x0
  VREG_OK_RISING_TRIGGERED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 LIMIT_ERROR_LATCHED_CLR BIT[1]
  LIMIT_ERROR_NOT_REARM VALUE 0x0
  LIMIT_ERROR_REARM VALUE 0x1
 VREG_OK_LATCHED_CLR BIT[0]
  VREG_OK_ERROR_NOT_REARM VALUE 0x0
  VREG_OK_ERROR_REARM VALUE 0x1

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 LIMIT_ERROR_EN_SET BIT[1]
  LIMIT_ERROR_DISABLED VALUE 0x0
  LIMIT_ERROR_ENABLED VALUE 0x1
 VREG_OK_EN_SET BIT[0]
  VREG_OK_ERROR_DISABLED VALUE 0x0
  VREG_OK_ERROR_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 LIMIT_ERROR_EN_CLR BIT[1]
  LIMIT_ERROR_DISABLED VALUE 0x0
  LIMIT_ERROR_ENABLED VALUE 0x1
 VREG_OK_EN_CLR BIT[0]
  VREG_OK_ERROR_DISABLED VALUE 0x0
  VREG_OK_ERROR_ENABLED VALUE 0x1

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 LIMIT_ERROR_LATCHED_STS BIT[1]
  VOLTAGE_LEVEL_SETTING_OK VALUE 0x0
  VOLTAGE_LEVEL_SETTING_UNDERLIMIT VALUE 0x1
 VREG_OK_LATCHED_STS BIT[0]
  LDO_VOLTAGE_OK VALUE 0x0
  LDO_VOLTAGE_LOW VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 LIMIT_ERROR_PENDING_STS BIT[1]
  VOLTAGE_LEVEL_SETTING_OK VALUE 0x0
  VOLTAGE_LEVEL_SETTING_UNDERLIMIT VALUE 0x1
 VREG_OK_PENDING_STS BIT[0]
  LDO_ENABLE_FALSE VALUE 0x0
  LDO_ENABLE_SUCCESS VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]
  INT_MID_SEL_0 VALUE 0x0
  INT_MID_SEL_1 VALUE 0x1

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]
  INT_PRIORITY_SR VALUE 0x0
  INT_PRIORITY_A VALUE 0x1

VOLTAGE_CTL1 ADDRESS 0x0040 RW
VOLTAGE_CTL1 RESET_VALUE 0x02
 RANGE BIT[2:0]

VOLTAGE_CTL2 ADDRESS 0x0041 RW
VOLTAGE_CTL2 RESET_VALUE 0x2C
 VSET BIT[6:0]

MODE_CTL2 ADDRESS 0x0045 RW
MODE_CTL2 RESET_VALUE 0x80
 NPM BIT[7]
  FORCED_NPM_FALSE VALUE 0x0
  FORCED_NPM VALUE 0x1
 BYPASS_ACT BIT[6]
  BYPASS_ACT_FALSE VALUE 0x0
  BYPASS_ACT_TRUE VALUE 0x1
 BYPASS_EN BIT[5]
  BYPASS_DISABLED VALUE 0x0
  BYPASS_ENABLED VALUE 0x1
 FOLLOW_PMIC_AWAKE BIT[4]
  FOLLOW_PMIC_AWAKE_FALSE VALUE 0x0
  FOLLOW_PMIC_AWAKE_TRUE VALUE 0x1
 NPM_FOLLOW_HW_EN3 BIT[3]
  NPM_FOLLOW_HW_EN3_FALSE VALUE 0x0
  NPM_FOLLOW_HW_EN3_TRUE VALUE 0x1
 NPM_FOLLOW_HW_EN2 BIT[2]
  NPM_FOLLOW_HW_EN2_FALSE VALUE 0x0
  NPM_FOLLOW_HW_EN2_TRUE VALUE 0x1
 NPM_FOLLOW_HW_EN1 BIT[1]
  NPM_FOLLOW_HW_EN1_FALSE VALUE 0x0
  NPM_FOLLOW_HW_EN1_TRUE VALUE 0x1
 NPM_FOLLOW_HW_EN0 BIT[0]
  NPM_FOLLOW_HW_EN0_FALSE VALUE 0x0
  NPM_FOLLOW_HW_EN0_TRUE VALUE 0x1

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
 EN_LDO_INT BIT[7]
  EN_LDO_INT_FALSE VALUE 0x0
  EN_LDO_INT_TRUE VALUE 0x1
 FOLLOW_HW_EN3 BIT[3]
  FOLLOW_HW_EN3_FALSE VALUE 0x0
  FOLLOW_HW_EN3_TRUE VALUE 0x1
 FOLLOW_HW_EN2 BIT[2]
  FOLLOW_HW_EN2_FALSE VALUE 0x0
  FOLLOW_HW_EN2_TRUE VALUE 0x1
 FOLLOW_HW_EN1 BIT[1]
  FOLLOW_HW_EN1_FALSE VALUE 0x0
  FOLLOW_HW_EN1_TRUE VALUE 0x1
 FOLLOW_HW_EN0 BIT[0]
  FOLLOW_HW_EN0_FALSE VALUE 0x0
  FOLLOW_HW_EN0_TRUE VALUE 0x1

PD_CTL ADDRESS 0x0048 RW
PD_CTL RESET_VALUE 0x80
 PULLDN_EN BIT[7]
  PULLDN_DIABLED VALUE 0x0
  PULLDN_ENABLED VALUE 0x1

CURRENT_LIM_CTL ADDRESS 0x004A RW
CURRENT_LIM_CTL RESET_VALUE 0x80
 CURRENT_LIM_EN BIT[7]
  CURRENT_LIM_DISABLED VALUE 0x0
  CURRENT_LIM_ENABLED VALUE 0x1
 CURRENT_LIM_TESTMODE_EN BIT[5]
  CURRENT_LIM_TESTMODE_DISABLED VALUE 0x0
  CURRENT_LIM_TESTMODE_ENABLED VALUE 0x1

SOFT_START_CTL ADDRESS 0x004C RW
SOFT_START_CTL RESET_VALUE 0x80
 SOFT_START BIT[7]
  SOFT_START_DISABLED VALUE 0x0
  SOFT_START_ENABLED VALUE 0x1

CONFIG_CTL ADDRESS 0x0052 RW
CONFIG_CTL RESET_VALUE 0xF0
 CLAMP_CTRL BIT[7:6]
 CLAMP_EN BIT[5]
  CLAMP_DISABLED VALUE 0x0
  CLAMP_ENABLED VALUE 0x1
 CASCADE BIT[4]
  CASCADE_FALSE VALUE 0x0
  CASCADE_TRUE VALUE 0x1
 ACT_BYPASS_BUFF_EN BIT[3]
  ACT_BYPASS_BUFF_DISABLED VALUE 0x0
  ACT_BYPASS_BUFF_ENABLED VALUE 0x1

LL_VOLTAGE_CTL1 ADDRESS 0x0068 RW
LL_VOLTAGE_CTL1 RESET_VALUE 0x00
 LL_RANGE BIT[2:0]

LL_VOLTAGE_CTL2 ADDRESS 0x0069 RW
LL_VOLTAGE_CTL2 RESET_VALUE 0x00
 LL_VSET BIT[6:0]

UL_VOLTAGE_CTL1 ADDRESS 0x006A RW
UL_VOLTAGE_CTL1 RESET_VALUE 0x04
 UL_RANGE BIT[2:0]

UL_VOLTAGE_CTL2 ADDRESS 0x006B RW
UL_VOLTAGE_CTL2 RESET_VALUE 0x7F
 UL_VSET BIT[6:0]

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]
  SEC_LOCKED VALUE 0x00
  SEC_UNLOCK VALUE 0xA5

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
 ENABLE_PRESET BIT[0]
  ENABLE_PRESET_FALSE VALUE 0x0
  ENABLE_PRESET_TRUE VALUE 0x1

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  FOLLOW_GLOBAL_SOFT_RB_FALSE VALUE 0x0
  FOLLOW_GLOBAL_SOFT_RB_TRUE VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
  FOLLOW_OTST2_RB_FALSE VALUE 0x0
  FOLLOW_OTST2_RB_TRUE VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  FOLLOW_WARM_RB_FALSE VALUE 0x0
  FOLLOW_WARM_RB_TRUE VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  FOLLOW_SHUTDOWN1_RB_FALSE VALUE 0x0
  FOLLOW_SHUTDOWN1_RB_TRUE VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  FOLLOW_SHUTDOWN2_RB_FALSE VALUE 0x0
  FOLLOW_SHUTDOWN2_RB_TRUE VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  LOCAL_SOFT_RESET_FALSE VALUE 0x0
  LOCAL_SOFT_RESET_TRUE VALUE 0x1

INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
 INT_TEST_MODE_EN BIT[7]
  INT_TEST_MODE_DISABLED VALUE 0x0
  INT_TEST_MODE_ENABLED VALUE 0x1

INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
 LIMIT_ERROR_TEST_VAL BIT[1]
  LIMIT_ERROR_TEST_VAL_0 VALUE 0x0
  LIMIT_ERROR_TEST_VAL_1 VALUE 0x1
 VREG_OK_TEST_VAL BIT[0]
  VREG_OK_TEST_VAL_0 VALUE 0x0
  VREG_OK_TEST_VAL_1 VALUE 0x1

TEST1 ADDRESS 0x00E2 RW
TEST1 RESET_VALUE 0x00
 ATEST2 BIT[7:4]
  ATEST2_NONE VALUE 0x0
  ATEST2_ICOMP VALUE 0x1
  ATEST2_IILIM VALUE 0x2
  ATEST2_LDO_IN VALUE 0x3
  ATEST2_OCP_CTL VALUE 0x4
 ATEST1 BIT[3:0]
  ATEST1_NONE VALUE 0x0
  ATEST1_VREG_OK VALUE 0x1
  ATEST1_LDO_VOUT VALUE 0x2
  ATEST1_VSENSE VALUE 0x3
  ATEST1_FB_NODE VALUE 0x4
  ATEST1_COMP_NODE VALUE 0x5
  ATEST1_COMP_IMIRROR VALUE 0x6
  ATEST1_PASS_DEV_GATE VALUE 0x7

TEST2 ADDRESS 0x00E3 RW
TEST2 RESET_VALUE 0x00
 I_TST_EN BIT[7]
  I_TST_DISABLED VALUE 0x0
  I_TST_ENABLED VALUE 0x1
 DTEST BIT[3:0]
  DTEST_NONE VALUE 0x0
  DTEST_VREG_OK_DI VALUE 0x1
  DTEST_SOFTSTART_DONE_DI VALUE 0x2
  DTEST_OVER_CURRENT_DO VALUE 0x3
  DTEST_ENABLE_LDO_HW VALUE 0x4
  DTEST_ENABLE_LDO VALUE 0x5
  DTEST_ENABLE_LDO_NO_BYPASS VALUE 0x6
  DTEST_BYPASS_LDO VALUE 0x7
  DTEST_ENABLE_LPM VALUE 0x8
  DTEST_ENABLE_NPM VALUE 0x9
  DTEST_SET_LPM VALUE 0xA
  DTEST_SET_NPM VALUE 0xB
  DTEST_SET_NPM_HW VALUE 0xC
  DTEST_ENABLE_OCP VALUE 0xD
  DTEST_VREG_OK VALUE 0xE
  DTEST_ENABLE_LDO_ACT_BYPASS VALUE 0xF

TRIM_NUM ADDRESS 0x00F0 R
TRIM_NUM RESET_VALUE 0x01
 TRIM_NUM BIT[7:0]

TRIM_CTRL ADDRESS 0x00F1 RW
TRIM_CTRL RESET_VALUE 0x07
 TRIM_CTRL BIT[3:0]

PWM_BASE BASE 0x0001BC00 pwmaddr 31:0

 pwm MODULE OFFSET=PWM_BASE+0x00000000 MAX=PWM_BASE+0x000000FF APRE=PWM_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM8950.PWM_BASE.PWM
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
 DIG_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x13
 TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x0B
 SUBTYPE BIT[7:0]

PWM_SIZE_CLK ADDRESS 0x0041 RW
PWM_SIZE_CLK RESET_VALUE 0x04
 PWM_SIZE BIT[2]
  PWM_6BIT VALUE 0x0
  PWM_9BIT VALUE 0x1
 PWM_FREQ_CLK_SELECT BIT[1:0]
  NOCLK VALUE 0x0
  CLK_1KHZ VALUE 0x1
  CLK_32KHZ VALUE 0x2
  CLK_19P2MHZ VALUE 0x3

PWM_FREQ_PREDIV_CLK ADDRESS 0x0042 RW
PWM_FREQ_PREDIV_CLK RESET_VALUE 0x00
 PWM_FREQ_PRE_DIVIDE BIT[6:5]
  PREDIV_ONE VALUE 0x0
  PREDIV_THREE VALUE 0x1
  PREDIV_FIVE VALUE 0x2
  PREDIV_SIX VALUE 0x3
 PWM_FREQ_EXPONENT BIT[2:0]
  EXP_ZERO VALUE 0x0
  EXP_ONE VALUE 0x1
  EXP_TWO VALUE 0x2
  EXP_THREE VALUE 0x3
  EXP_FOUR VALUE 0x4
  EXP_FIVE VALUE 0x5
  EXP_SIX VALUE 0x6
  EXP_SEVEN VALUE 0x7

PWM_TYPE_CONFIG ADDRESS 0x0043 RW
PWM_TYPE_CONFIG RESET_VALUE 0x00
 EN_GLITCH_REMOVAL BIT[5]
  GLITCH_REMOVE_DIS VALUE 0x0
  GLITCH_REMOVE_EN VALUE 0x1

PWM_VALUE_LSB ADDRESS 0x0044 RW
PWM_VALUE_LSB RESET_VALUE 0x00
 PWM_VALUE_LSB BIT[7:0]

PWM_VALUE_MSB ADDRESS 0x0045 RW
PWM_VALUE_MSB RESET_VALUE 0x00
 PWM_VALUE_MSB BIT[0]

ENABLE_CONTROL ADDRESS 0x0046 RW
ENABLE_CONTROL RESET_VALUE 0x00
 EN_MODULE BIT[7]
  PWM_DISABLE VALUE 0x0
  PWM_ENABLE VALUE 0x1

PWM_SYNC ADDRESS 0x0047 W
PWM_SYNC RESET_VALUE 0x00
 SYNC_PWM BIT[0]

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
 ENABLE_PRESET BIT[0]

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  NORMAL_OPERATION VALUE 0x0
  SOFT_RESET_ASSERTED VALUE 0x1

TEST1 ADDRESS 0x00E2 RW
TEST1 RESET_VALUE 0x00
 DTEST1 BIT[1:0]
  TEST_DIS VALUE 0x0
  PWM_OUT VALUE 0x1

TEST2 ADDRESS 0x00E3 RW
TEST2 RESET_VALUE 0x00
 DTEST2 BIT[1:0]
  TEST_DIS VALUE 0x0
  PWM_OUT VALUE 0x2

TEST3 ADDRESS 0x00E4 RW
TEST3 RESET_VALUE 0x00
 PWM_GEN_BYPASS BIT[2]
  BYPASS_DISABLE VALUE 0x0
  BYPASS_ENABLE VALUE 0x1

CDC_D_BASE BASE 0x0001F000 cdc_daddr 31:0

 cdc_d MODULE OFFSET=CDC_D_BASE+0x00000000 MAX=CDC_D_BASE+0x000000FF APRE=CDC_D_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM8950.CDC_D_BASE.CDC_D
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
 DIG_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x23
 TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x01
 SUBTYPE BIT[7:0]

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
 MBHC_SWITCH_INT BIT[7]
 MBHC_MIC_ELECTRICAL_INS_REM_DET BIT[6]
 MBHC_BUTTON_PRESS_DET BIT[5]
 MBHC_BUTTON_RELEASE_DET BIT[4]
 MBHC_MIC_ELECTRICAL_INS_REM_DET1 BIT[3]
 D_CDC_SPKR_OCP_INT BIT[2]
 D_CDC_SPKR_CLIP_INT BIT[1]
 D_CDC_SPKR_CNP_INT BIT[0]

INT_SET_TYPE ADDRESS 0x0011 R
INT_SET_TYPE RESET_VALUE 0xFF
 MBHC_SWITCH_INT BIT[7]
 MBHC_MIC_ELECTRICAL_INS_REM_DET BIT[6]
 MBHC_BUTTON_PRESS_DET BIT[5]
 MBHC_BUTTON_RELEASE_DET BIT[4]
 MBHC_MIC_ELECTRICAL_INS_REM_DET1 BIT[3]
 D_CDC_SPKR_OCP_INT BIT[2]
 D_CDC_SPKR_CLIP_INT BIT[1]
 D_CDC_SPKR_CNP_INT BIT[0]

INT_POLARITY_HIGH ADDRESS 0x0012 R
INT_POLARITY_HIGH RESET_VALUE 0xFF
 MBHC_SWITCH_INT BIT[7]
 MBHC_MIC_ELECTRICAL_INS_REM_DET BIT[6]
 MBHC_BUTTON_PRESS_DET BIT[5]
 MBHC_BUTTON_RELEASE_DET BIT[4]
 MBHC_MIC_ELECTRICAL_INS_REM_DET1 BIT[3]
 D_CDC_SPKR_OCP_INT BIT[2]
 D_CDC_SPKR_CLIP_INT BIT[1]
 D_CDC_SPKR_CNP_INT BIT[0]

INT_POLARITY_LOW ADDRESS 0x0013 R
INT_POLARITY_LOW RESET_VALUE 0x00
 MBHC_SWITCH_INT BIT[7]
 MBHC_MIC_ELECTRICAL_INS_REM_DET BIT[6]
 MBHC_BUTTON_PRESS_DET BIT[5]
 MBHC_BUTTON_RELEASE_DET BIT[4]
 MBHC_MIC_ELECTRICAL_INS_REM_DET1 BIT[3]
 D_CDC_SPKR_OCP_INT BIT[2]
 D_CDC_SPKR_CLIP_INT BIT[1]
 D_CDC_SPKR_CNP_INT BIT[0]

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 MBHC_SWITCH_INT BIT[7]
 MBHC_MIC_ELECTRICAL_INS_REM_DET BIT[6]
 MBHC_BUTTON_PRESS_DET BIT[5]
 MBHC_BUTTON_RELEASE_DET BIT[4]
 MBHC_MIC_ELECTRICAL_INS_REM_DET1 BIT[3]
 D_CDC_SPKR_OCP_INT BIT[2]
 D_CDC_SPKR_CLIP_INT BIT[1]
 D_CDC_SPKR_CNP_INT BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 MBHC_SWITCH_INT BIT[7]
 MBHC_MIC_ELECTRICAL_INS_REM_DET BIT[6]
 MBHC_BUTTON_PRESS_DET BIT[5]
 MBHC_BUTTON_RELEASE_DET BIT[4]
 MBHC_MIC_ELECTRICAL_INS_REM_DET1 BIT[3]
 D_CDC_SPKR_OCP_INT BIT[2]
 D_CDC_SPKR_CLIP_INT BIT[1]
 D_CDC_SPKR_CNP_INT BIT[0]

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 MBHC_SWITCH_INT BIT[7]
 MBHC_MIC_ELECTRICAL_INS_REM_DET BIT[6]
 MBHC_BUTTON_PRESS_DET BIT[5]
 MBHC_BUTTON_RELEASE_DET BIT[4]
 MBHC_MIC_ELECTRICAL_INS_REM_DET1 BIT[3]
 D_CDC_SPKR_OCP_INT BIT[2]
 D_CDC_SPKR_CLIP_INT BIT[1]
 D_CDC_SPKR_CNP_INT BIT[0]

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 MBHC_SWITCH_INT BIT[7]
 MBHC_MIC_ELECTRICAL_INS_REM_DET BIT[6]
 MBHC_BUTTON_PRESS_DET BIT[5]
 MBHC_BUTTON_RELEASE_DET BIT[4]
 MBHC_MIC_ELECTRICAL_INS_REM_DET1 BIT[3]
 D_CDC_SPKR_OCP_INT BIT[2]
 D_CDC_SPKR_CLIP_INT BIT[1]
 D_CDC_SPKR_CNP_INT BIT[0]

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 MBHC_SWITCH_INT BIT[7]
 MBHC_MIC_ELECTRICAL_INS_REM_DET BIT[6]
 MBHC_BUTTON_PRESS_DET BIT[5]
 MBHC_BUTTON_RELEASE_DET BIT[4]
 MBHC_MIC_ELECTRICAL_INS_REM_DET1 BIT[3]
 D_CDC_SPKR_OCP_INT BIT[2]
 D_CDC_SPKR_CLIP_INT BIT[1]
 D_CDC_SPKR_CNP_INT BIT[0]

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]

GPIO_MODE ADDRESS 0x0040 RW
GPIO_MODE RESET_VALUE 0x00
 TEST_MODE BIT[0]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1

PIN_CTL_OE ADDRESS 0x0041 RW
PIN_CTL_OE RESET_VALUE 0x01
 PIN_CTL_OE0 BIT[0]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1

PIN_CTL_DATA ADDRESS 0x0042 RW
PIN_CTL_DATA RESET_VALUE 0x00
 CTL_DATA0 BIT[0]

PIN_STATUS ADDRESS 0x0043 R
PIN_STATUS RESET_VALUE 0x00
 PAD_STATUS4 BIT[4]
 PAD_STATUS3 BIT[3]
 PAD_STATUS2 BIT[2]
 PAD_STATUS1 BIT[1]
 PAD_STATUS0 BIT[0]

HDRIVE_CTL ADDRESS 0x0044 RW
HDRIVE_CTL RESET_VALUE 0x00
 HDRIVE_CTL BIT[1:0]
  LOW10PF VALUE 0x0
  MID20PF VALUE 0x1
  HIGH40PF VALUE 0x2
  VERYHIGH50PF VALUE 0x3

CDC_RST_CTL ADDRESS 0x0046 RW
CDC_RST_CTL RESET_VALUE 0x00
 DIG_SW_RST_N BIT[7]
  RESET VALUE 0x0
  REMOVE_RESET VALUE 0x1

CDC_TOP_CLK_CTL ADDRESS 0x0048 RW
CDC_TOP_CLK_CTL RESET_VALUE 0x00
 A_MCLK2_EN BIT[3]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 A_MCLK_EN BIT[2]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1

CDC_ANA_CLK_CTL ADDRESS 0x0049 RW
CDC_ANA_CLK_CTL RESET_VALUE 0x00
 TXA_CLK25_EN BIT[5]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 SPKR_CLK_EN BIT[4]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 EAR_HPHL_CLK_EN BIT[1]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 EAR_HPHR_CLK_EN BIT[0]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1

CDC_DIG_CLK_CTL ADDRESS 0x004A RW
CDC_DIG_CLK_CTL RESET_VALUE 0x00
 RXD_PDM_CLK_EN BIT[7]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 NCP_CLK_EN BIT[6]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 BOOST_CLK_EN BIT[5]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 TXD_CLK_EN BIT[4]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 D_MBHC_CLK_EN BIT[3]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 RXD3_CLK_EN BIT[2]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 RXD2_CLK_EN BIT[1]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 RXD1_CLK_EN BIT[0]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1

CDC_CONN_TX1_CTL ADDRESS 0x0050 RW
CDC_CONN_TX1_CTL RESET_VALUE 0x02
 SERIAL_TX1_MUX BIT[1:0]
  ADC_1 VALUE 0x0
  RX_PDM_LB VALUE 0x1
  ZERO VALUE 0x2

CDC_CONN_TX2_CTL ADDRESS 0x0051 RW
CDC_CONN_TX2_CTL RESET_VALUE 0x02
 SERIAL_TX2_MUX BIT[1:0]
  ADC_2 VALUE 0x0
  RX_PDM_LB VALUE 0x1
  ZERO VALUE 0x2

CDC_CONN_HPHR_DAC_CTL ADDRESS 0x0052 RW
CDC_CONN_HPHR_DAC_CTL RESET_VALUE 0x00
 RX_SEL BIT[0]
  RX1 VALUE 0x0
  RX2 VALUE 0x1

CDC_CONN_RX1_CTL ADDRESS 0x0053 RW
CDC_CONN_RX1_CTL RESET_VALUE 0x00
 RX1_INP_SEL BIT[1:0]
  RX1 VALUE 0x0
  TX_LB_ADC1 VALUE 0x1
  TX_LB_ADC2 VALUE 0x2

CDC_CONN_RX2_CTL ADDRESS 0x0054 RW
CDC_CONN_RX2_CTL RESET_VALUE 0x00
 RX2_INP_SEL BIT[1:0]
  RX2 VALUE 0x0
  TX_LB_ADC1 VALUE 0x1
  TX_LB_ADC2 VALUE 0x2

CDC_CONN_RX3_CTL ADDRESS 0x0055 RW
CDC_CONN_RX3_CTL RESET_VALUE 0x00
 RX3_INP_SEL BIT[1:0]
  RX3 VALUE 0x0
  TX_LB_ADC1 VALUE 0x1
  TX_LB_ADC2 VALUE 0x2

CDC_CONN_RX_LB_CTL ADDRESS 0x0056 RW
CDC_CONN_RX_LB_CTL RESET_VALUE 0x00
 RX_LB_SEL BIT[1:0]
  RX1_FIR_DATA VALUE 0x0
  RX2_FIR_DATA VALUE 0x1
  RX3_FIR_DATA VALUE 0x2

CDC_RX_CTL1 ADDRESS 0x0058 RW
CDC_RX_CTL1 RESET_VALUE 0x7C
 DEM_DITHER_ENABLE BIT[6]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 DEM_MID_ENABLE BIT[5]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 DEM_MOD_SWITCHING_BLOCK_ENABLE BIT[4]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 DEM_SWITCHING_BLOCK_ENABLE BIT[3]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 DEM_SEGMENTING_BLOCK_ENABLE BIT[2]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 DEM_BYPASS BIT[1]
  NO_BYPASS VALUE 0x0
  BYPASS VALUE 0x1
 FIR_BYPASS BIT[0]
  NO_BYPASS VALUE 0x0
  BYPASS VALUE 0x1

CDC_RX_CTL2 ADDRESS 0x0059 RW
CDC_RX_CTL2 RESET_VALUE 0x7C
 DEM_DITHER_ENABLE BIT[6]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 DEM_MID_ENABLE BIT[5]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 DEM_MOD_SWITCHING_BLOCK_ENABLE BIT[4]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 DEM_SWITCHING_BLOCK_ENABLE BIT[3]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 DEM_SEGMENTING_BLOCK_ENABLE BIT[2]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 DEM_BYPASS BIT[1]
  NO_BYPASS VALUE 0x0
  BYPASS VALUE 0x1
 FIR_BYPASS BIT[0]
  NO_BYPASS VALUE 0x0
  BYPASS VALUE 0x1

CDC_RX_CTL3 ADDRESS 0x005A RW
CDC_RX_CTL3 RESET_VALUE 0x7C
 DEM_DITHER_ENABLE BIT[6]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 DEM_MID_ENABLE BIT[5]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 DEM_MOD_SWITCHING_BLOCK_ENABLE BIT[4]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 DEM_SWITCHING_BLOCK_ENABLE BIT[3]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 DEM_SEGMENTING_BLOCK_ENABLE BIT[2]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 DEM_BYPASS BIT[1]
  NO_BYPASS VALUE 0x0
  BYPASS VALUE 0x1
 FIR_BYPASS BIT[0]
  NO_BYPASS VALUE 0x0
  BYPASS VALUE 0x1

DEM_BYPASS_DATA0 ADDRESS 0x005B RW
DEM_BYPASS_DATA0 RESET_VALUE 0x00
 DEM_BYPASS_DATA0 BIT[7:0]

DEM_BYPASS_DATA1 ADDRESS 0x005C RW
DEM_BYPASS_DATA1 RESET_VALUE 0x00
 DEM_BYPASS_DATA0 BIT[7:0]

DEM_BYPASS_DATA2 ADDRESS 0x005D RW
DEM_BYPASS_DATA2 RESET_VALUE 0x00
 DEM_BYPASS_DATA0 BIT[7:0]

DEM_BYPASS_DATA3 ADDRESS 0x005E RW
DEM_BYPASS_DATA3 RESET_VALUE 0x00
 DEM_BYPASS_DATA0 BIT[1:0]

DIG_DEBUG_CTL ADDRESS 0x0068 RW
DIG_DEBUG_CTL RESET_VALUE 0x00
 DIG_DEBUG_CTL BIT[3:0]

DIG_DEBUG_EN ADDRESS 0x0069 RW
DIG_DEBUG_EN RESET_VALUE 0x00
 DIG_DEBUG_EN BIT[3:0]

SPARE_0 ADDRESS 0x0070 RW
SPARE_0 RESET_VALUE 0x00
 SPARE_REG_0 BIT[7:0]

SPARE_1 ADDRESS 0x0071 RW
SPARE_1 RESET_VALUE 0x00
 SPARE_REG_1 BIT[7:0]

SPARE_2 ADDRESS 0x0072 RW
SPARE_2 RESET_VALUE 0x00
 SPARE_REG_2 BIT[7:0]

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
 ENABLE_PRESET BIT[0]

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
 FOLLOW_WARM_RB BIT[2]
 FOLLOW_SHUTDOWN1_RB BIT[1]
 FOLLOW_SHUTDOWN2_RB BIT[0]

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]

INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
 INT_TEST_MODE_EN BIT[7]

INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
 MBHC_SWITCH_INT BIT[7]
 MBHC_MIC_ELECTRICAL_INS_REM_DET BIT[6]
 MBHC_BUTTON_PRESS_DET BIT[5]
 MBHC_BUTTON_RELEASE_DET BIT[4]
 MBHC_MIC_ELECTRICAL_INS_REM_DET1 BIT[3]
 D_CDC_SPKR_OCP_INT BIT[2]
 D_CDC_SPKR_CLIP_INT BIT[1]
 D_CDC_SPKR_CNP_INT BIT[0]

TRIM_NUM ADDRESS 0x00F0 R
TRIM_NUM RESET_VALUE 0x00
 TRIM_NUM BIT[7:0]

TRIM_CTRL ADDRESS 0x00F1 RW
TRIM_CTRL RESET_VALUE 0x00
 TRIM_CTRL BIT[7:0]

CDC_A_BASE BASE 0x0001F100 cdc_aaddr 31:0

 cdc_a MODULE OFFSET=CDC_A_BASE+0x00000000 MAX=CDC_A_BASE+0x000000FF APRE=CDC_A_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM8950.CDC_A_BASE.CDC_A
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x23
 TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x09
 SUBTYPE BIT[7:0]

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
 D_CDC_HPHL_CNP_INT BIT[5]
 D_CDC_HPHR_CNP_INT BIT[4]
 D_CDC_EAR_CNP_INT BIT[3]
 D_CDC_HPHL_OCP_INT BIT[2]
 D_CDC_HPHR_OCP_INT BIT[1]
 D_CDC_EAR_OCP_INT BIT[0]

INT_SET_TYPE ADDRESS 0x0011 R
INT_SET_TYPE RESET_VALUE 0x3F
 D_CDC_HPHL_CNP_INT BIT[5]
 D_CDC_HPHR_CNP_INT BIT[4]
 D_CDC_EAR_CNP_INT BIT[3]
 D_CDC_HPHL_OCP_INT BIT[2]
 D_CDC_HPHR_OCP_INT BIT[1]
 D_CDC_EAR_OCP_INT BIT[0]

INT_POLARITY_HIGH ADDRESS 0x0012 R
INT_POLARITY_HIGH RESET_VALUE 0x3F
 D_CDC_HPHL_CNP_INT BIT[5]
 D_CDC_HPHR_CNP_INT BIT[4]
 D_CDC_EAR_CNP_INT BIT[3]
 D_CDC_HPHL_OCP_INT BIT[2]
 D_CDC_HPHR_OCP_INT BIT[1]
 D_CDC_EAR_OCP_INT BIT[0]

INT_POLARITY_LOW ADDRESS 0x0013 R
INT_POLARITY_LOW RESET_VALUE 0x00
 D_CDC_HPHL_CNP_INT BIT[5]
 D_CDC_HPHR_CNP_INT BIT[4]
 D_CDC_EAR_CNP_INT BIT[3]
 D_CDC_HPHL_OCP_INT BIT[2]
 D_CDC_HPHR_OCP_INT BIT[1]
 D_CDC_EAR_OCP_INT BIT[0]

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 D_CDC_HPHL_CNP_INT BIT[5]
 D_CDC_HPHR_CNP_INT BIT[4]
 D_CDC_EAR_CNP_INT BIT[3]
 D_CDC_HPHL_OCP_INT BIT[2]
 D_CDC_HPHR_OCP_INT BIT[1]
 D_CDC_EAR_OCP_INT BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 D_CDC_HPHL_CNP_INT BIT[5]
 D_CDC_HPHR_CNP_INT BIT[4]
 D_CDC_EAR_CNP_INT BIT[3]
 D_CDC_HPHL_OCP_INT BIT[2]
 D_CDC_HPHR_OCP_INT BIT[1]
 D_CDC_EAR_OCP_INT BIT[0]

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 D_CDC_HPHL_CNP_INT BIT[5]
 D_CDC_HPHR_CNP_INT BIT[4]
 D_CDC_EAR_CNP_INT BIT[3]
 D_CDC_HPHL_OCP_INT BIT[2]
 D_CDC_HPHR_OCP_INT BIT[1]
 D_CDC_EAR_OCP_INT BIT[0]

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 D_CDC_HPHL_CNP_INT BIT[5]
 D_CDC_HPHR_CNP_INT BIT[4]
 D_CDC_EAR_CNP_INT BIT[3]
 D_CDC_HPHL_OCP_INT BIT[2]
 D_CDC_HPHR_OCP_INT BIT[1]
 D_CDC_EAR_OCP_INT BIT[0]

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 D_CDC_HPHL_CNP_INT BIT[5]
 D_CDC_HPHR_CNP_INT BIT[4]
 D_CDC_EAR_CNP_INT BIT[3]
 D_CDC_HPHL_OCP_INT BIT[2]
 D_CDC_HPHR_OCP_INT BIT[1]
 D_CDC_EAR_OCP_INT BIT[0]

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]

MICB_1_EN ADDRESS 0x0040 RW
MICB_1_EN RESET_VALUE 0x00
 MICB_EN BIT[7]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 CAP_MODE BIT[6]
  EXT_BYP_CAP VALUE 0x0
  NO_EXT_BYP_CAP VALUE 0x1
 PULL_DOWN_EN BIT[5]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 PULL_UP_EN BIT[4]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 OPA_STG3_TAIL_CURR BIT[3:1]
  I_30_UA VALUE 0x0
  I_45_UA VALUE 0x1
  I_60_UA VALUE 0x2
  I_75_UA VALUE 0x3
  I_90_UA VALUE 0x4
  I_105_UA VALUE 0x5
  I_120_UA VALUE 0x6
  I_135_UA VALUE 0x7
 TX3N_GND_SEL BIT[0]
  TX_GND VALUE 0x0
  HPH_REF VALUE 0x1

MICB_1_VAL ADDRESS 0x0041 RW
MICB_1_VAL RESET_VALUE 0x20
 MICB_OUT_VAL BIT[7:3]
  V1P60V VALUE 0x00
  V1P65V VALUE 0x01
  V1P70V VALUE 0x02
  V1P75V VALUE 0x03
  V1P80V VALUE 0x04
  V1P85V VALUE 0x05
  V1P90V VALUE 0x06
  V1P95V VALUE 0x07
  V2P00V VALUE 0x08
  V2P05V VALUE 0x09
  V2P10V VALUE 0x0A
  V2P15V VALUE 0x0B
  V2P20V VALUE 0x0C
  V2P25V VALUE 0x0D
  V2P30V VALUE 0x0E
  V2P35V VALUE 0x0F
  V2P40V VALUE 0x10
  V2P45 VALUE 0x11
  V2P50V VALUE 0x12
  V2P55V VALUE 0x13
  V2P60V VALUE 0x14
  V2P65V VALUE 0x15
  V2P70V VALUE 0x16
  V2P75V VALUE 0x17
  V2P80V VALUE 0x18
  V2P85V VALUE 0x19
 IFILT_RES_VAL BIT[2:1]
  R_3600M_OHM VALUE 0x0
  R_1800M_OHM VALUE 0x1
  R_1200M_OHM VALUE 0x2
  R_900M_OHM VALUE 0x3
 MICB_PWR_SWCH_OVRD_EN BIT[0]
  AUTO VALUE 0x0
  VDD_MIC_BIAS VALUE 0x1

MICB_1_CTL ADDRESS 0x0042 RW
MICB_1_CTL RESET_VALUE 0x00
 REF_OPA_EN BIT[7]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 INT_PRECHRG_BYP BIT[6]
  INT_PRECHRG_SEL VALUE 0x0
  EXT_PRECHRG_SEL VALUE 0x1
 EXT_PRECHRG_EN BIT[5]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 ATEST_CTL BIT[4:2]
  DISABLE VALUE 0x0
  VHIGH_VREF_SEL VALUE 0x1
  NBIAS_NCASC_SEL VALUE 0x2
  PBIAS_PCASC_SEL VALUE 0x3
  IREF_SQRT_2P5U_IREF2_SQRT_2P5U_SEL VALUE 0x4
 CFILT_REF_SEL BIT[1]
  CDC_GND_CFILT VALUE 0x0
  HPH_REF VALUE 0x1
 PLUG_PNP_OVRD BIT[0]
  ENABLE VALUE 0x0
  DISABLE VALUE 0x1

MICB_1_INT_RBIAS ADDRESS 0x0043 RW
MICB_1_INT_RBIAS RESET_VALUE 0x49
 TX1_INT_RBIAS_EN BIT[7]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 TX1N_INT_PULLUP_EN BIT[6]
  TX1N_TO_GND VALUE 0x0
  TX1N_TO_MBIAS VALUE 0x1
 TX1N_GND_SEL BIT[5]
  TX_GND VALUE 0x0
  HPH_REF VALUE 0x1
 TX2_INT_RBIAS_EN BIT[4]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 TX2N_INT_PULLUP_EN BIT[3]
  TX2N_TO_GND VALUE 0x0
  TX2N_TO_MBIAS VALUE 0x1
 TX2N_GND_SEL BIT[2]
  TX_GND VALUE 0x0
  HPH_REF VALUE 0x1
 TX3_INT_RBIAS_EN BIT[1]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 TX3_INT_PULLUP_EN BIT[0]
  TX2N_TO_GND VALUE 0x0
  TX2N_TO_MBIAS VALUE 0x1

MICB_2_EN ADDRESS 0x0044 RW
MICB_2_EN RESET_VALUE 0x20
 MICB_EN BIT[7]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 PULL_UP_EN BIT[6]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 PULL_DOWN_EN BIT[5]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 MBHC_AZ_CTL BIT[4:3]
  DEFAULT_AZ_EQ_MICB_EN_B VALUE 0x0
  DISABLE_AZ VALUE 0x1
  ENABLE_AZ VALUE 0x2
 ZDET_IBIAS_CTRL BIT[2:0]
  ZDET_IBIAS_1UA VALUE 0x0
  ZDET_IBIAS_4UA VALUE 0x1
  ZDET_IBIAS_11UA VALUE 0x2
  ZDET_IBIAS_14UA VALUE 0x3
  ZDET_IBIAS_0P5UA VALUE 0x4
  ZDET_IBIAS_2UA VALUE 0x5
  ZDET_IBIAS_5P5UA VALUE 0x6
  ZDET_IBIAS_7UA VALUE 0x7

TX_1_2_ATEST_CTL_2 ADDRESS 0x0045 RW
TX_1_2_ATEST_CTL_2 RESET_VALUE 0x00
 TXFE1_ATEST_CTL BIT[7:5]
  DISABLE VALUE 0x0
  OUTP_OUTM VALUE 0x1
  VCMI_VCMO VALUE 0x2
  NWELL_VDDATEST VALUE 0x3
  VDDH_VDDL VALUE 0x4
  VDDHI1_VDDLI1 VALUE 0x5
  VDDHI2_VDDLI2 VALUE 0x6
 TXFE2_ATEST_CTL BIT[4:2]
  DISABLE VALUE 0x0
  OUTP_OUTM VALUE 0x1
  VCMI_VCMO VALUE 0x2
  NWELL_VDDATEST VALUE 0x3
  VDDH_VDDL VALUE 0x4
  VDDHI1_VDDLI1 VALUE 0x5
  VDDHI2_VDDLI2 VALUE 0x6
 TX1N_FLOAT_EN BIT[1]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 TX1N_CFILT_REF_SEL BIT[0]
  CFILT_REF VALUE 0x0
  IN1_M VALUE 0x1

MASTER_BIAS_CTL ADDRESS 0x0046 RW
MASTER_BIAS_CTL RESET_VALUE 0x00
 MASTER_BIAS_EN BIT[5]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 V2I_BUFFER_EN BIT[4]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 ATEST_TRIM_CTL BIT[3:2]
  TRIM_TO_CODEC VALUE 0x0
  TRIM_TO_ATEST VALUE 0x1
  ATEST_TO_CODEC VALUE 0x2
 ATEST_RPOLY_CTL BIT[1]
  RPOLY_TO_CODEC VALUE 0x0
  RPOLY_TO_ATEST VALUE 0x1
 SPKR_BIAS BIT[0]
  IPOLY VALUE 0x0
  ITRIM VALUE 0x1

MBHC_DET_CTL_1 ADDRESS 0x0047 RW
MBHC_DET_CTL_1 RESET_VALUE 0x35
 L_DET_EN BIT[7]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 GND_DET_EN BIT[6]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 MECH_DETECTION_TYPE BIT[5]
  REMOVAL VALUE 0x0
  INSERTION VALUE 0x1
 MIC_CLAMP_CTL BIT[4:3]
  MANUAL_CONTROL_CLAMP_OFF VALUE 0x0
  MANUAL_CONTROL_CLAMP_ON VALUE 0x1
  AUTOMATIC_CONTROL_CLAMP_MIC VALUE 0x2
 MBHC_BIAS_EN BIT[2]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 ZDET_LEGACY_EN BIT[1]
  RAMP VALUE 0x0
  LEGACY VALUE 0x1
 ELECT_DETECTION_TYPE BIT[0]
  REMOVAL VALUE 0x0
  INSERTION VALUE 0x1

MBHC_DET_CTL_2 ADDRESS 0x0050 RW
MBHC_DET_CTL_2 RESET_VALUE 0x08
 HS_L_DET_PULL_UP_CTRL BIT[7:6]
  OFF VALUE 0x0
  I_IP0_UA VALUE 0x1
  I_2P0_UA VALUE 0x2
  I_3P0_UA VALUE 0x3
 HS_L_DET_COMPARATOR_CTRL BIT[5]
  OFF VALUE 0x0
  V_0P9_VDD VALUE 0x1
 HPHL_PLUG_TYPE BIT[4]
  NC VALUE 0x0
  NO VALUE 0x1
 GND_PLUG_TYPE BIT[3]
  NC VALUE 0x0
  NO VALUE 0x1
 ELECT_SCHMT_ISRC_CTRL BIT[2:1]
  DISABLE_ALL VALUE 0x0
  ENABLE_MIC_HPHL_HPHR VALUE 0x1
  ENABLE_HPHL_HPHR VALUE 0x2
  ENABLE_MIC_HPHL VALUE 0x3
 SW_HPH_LP_100K_TO_GND BIT[0]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1

MBHC_FSM_CTL ADDRESS 0x0051 RW
MBHC_FSM_CTL RESET_VALUE 0x00
 MBHC_FSM_EN BIT[7]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 BTN_ISRC_CTRL BIT[6:4]
  OFF VALUE 0x0
  I_50_UA VALUE 0x1
  I_75_UA VALUE 0x2
  I_100_UA VALUE 0x3
  I_125_UA VALUE 0x4
  I_150_UA VALUE 0x5
  I_175_UA VALUE 0x6
  I_200_UA VALUE 0x7
 ZDET_L_MEAS_EN BIT[3]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 ZDET_R_MEAS_EN BIT[2]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 ZDET_CHG BIT[1]
  DISCHG VALUE 0x0
  CHG VALUE 0x1
 ZDET_DISCHG_CAP_CTL BIT[0]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1

MBHC_DBNC_TIMER ADDRESS 0x0052 RW
MBHC_DBNC_TIMER RESET_VALUE 0x98
 INSREM_DBNC BIT[7:4]
  T_0_MS VALUE 0x0
  T_8_MS VALUE 0x1
  T_16_MS VALUE 0x2
  T_32_MS VALUE 0x3
  T_48_MS VALUE 0x4
  T_64_MS VALUE 0x5
  T_96_MS VALUE 0x6
  T_128_MS VALUE 0x7
  T_192_MS VALUE 0x8
  T_256_MS VALUE 0x9
  T_384_MS VALUE 0xA
  T_512_MS VALUE 0xB
  T_768_MS VALUE 0xC
  T_1024_MS VALUE 0xD
  T_1536_MS VALUE 0xE
  T_2048_MS VALUE 0xF
 BTN_DBNC BIT[3:2]
  T_0_MS VALUE 0x0
  T_8_MS VALUE 0x1
  T_16_MS VALUE 0x2
  T_32_MS VALUE 0x3
 ZDET_DISCHG_FAST_RAMP_CTL BIT[1]
  FAST_RAMP VALUE 0x0
  NOM_RAMP VALUE 0x1
 MBHC_ATEST BIT[0]
  COMP_OUT VALUE 0x1

MBHC_BTN_ZDET_CTL_0 ADDRESS 0x0053 RW
MBHC_BTN_ZDET_CTL_0 RESET_VALUE 0x00
 BTN0_VREF_COARSE BIT[7:5]
  V_0_MV VALUE 0x0
  V_100_MV VALUE 0x1
  V_200_MV VALUE 0x2
  V_300_MV VALUE 0x3
  V_400_MV VALUE 0x4
  V_500_MV VALUE 0x5
  V_600_MV VALUE 0x6
  V_700_MV VALUE 0x7
 BTN0_VREF_FINE BIT[4:2]
  V_0P0_MV VALUE 0x0
  V_12P5_MV VALUE 0x1
  V_25P0_MV VALUE 0x2
  V_37P5_MV VALUE 0x3
  V_50P0_MV VALUE 0x4
  V_62P5_MV VALUE 0x5
  V_75P0_MV VALUE 0x6
  V_87P5_MV VALUE 0x7
 ZDET_CONN_RAMP_L BIT[1]
  DISCONNECT VALUE 0x0
  CONNECT VALUE 0x1
 ZDET_CONN_RAMP_R BIT[0]
  DISCONNECT VALUE 0x0
  CONNECT VALUE 0x1

MBHC_BTN_ZDET_CTL_1 ADDRESS 0x0054 RW
MBHC_BTN_ZDET_CTL_1 RESET_VALUE 0x20
 BTN1_VREF_COARSE BIT[7:5]
  V_0_MV VALUE 0x0
  V_100_MV VALUE 0x1
  V_200_MV VALUE 0x2
  V_300_MV VALUE 0x3
  V_400_MV VALUE 0x4
  V_500_MV VALUE 0x5
  V_600_MV VALUE 0x6
  V_700_MV VALUE 0x7
 BTN1_VREF_FINE BIT[4:2]
  V_0P0_MV VALUE 0x0
  V_12P5_MV VALUE 0x1
  V_25P0_MV VALUE 0x2
  V_37P5_MV VALUE 0x3
  V_50P0_MV VALUE 0x4
  V_62P5_MV VALUE 0x5
  V_75P0_MV VALUE 0x6
  V_87P5_MV VALUE 0x7
 ZDET_CONN_FIXED_L BIT[1]
  DISCONNECT VALUE 0x0
  CONNECT VALUE 0x1
 ZDET_CONN_FIXED_R BIT[0]
  DISCONNECT VALUE 0x0
  CONNECT VALUE 0x1

MBHC_BTN_ZDET_CTL_2 ADDRESS 0x0055 RW
MBHC_BTN_ZDET_CTL_2 RESET_VALUE 0x40
 BTN2_VREF_COARSE BIT[7:5]
  V_0_MV VALUE 0x0
  V_100_MV VALUE 0x1
  V_200_MV VALUE 0x2
  V_300_MV VALUE 0x3
  V_400_MV VALUE 0x4
  V_500_MV VALUE 0x5
  V_600_MV VALUE 0x6
  V_700_MV VALUE 0x7
 BTN2_VREF_FINE BIT[4:2]
  V_0P0_MV VALUE 0x0
  V_12P5_MV VALUE 0x1
  V_25P0_MV VALUE 0x2
  V_37P5_MV VALUE 0x3
  V_50P0_MV VALUE 0x4
  V_62P5_MV VALUE 0x5
  V_75P0_MV VALUE 0x6
  V_87P5_MV VALUE 0x7
 ZDET_RAMP_CAP_CTL BIT[1]
  AUTO_SWITCH_CAP VALUE 0x0
  MANUAL_SWITCH_CAP VALUE 0x1
 ZDET_RAMP_RATE_CTL BIT[0]
  R_1P0X_RAMP_RATE VALUE 0x0
  R_1P2X_RAMP_RATE VALUE 0x1

MBHC_BTN3_CTL ADDRESS 0x0056 RW
MBHC_BTN3_CTL RESET_VALUE 0x61
 BTN3_VREF_COARSE BIT[7:5]
  V_0_MV VALUE 0x0
  V_100_MV VALUE 0x1
  V_200_MV VALUE 0x2
  V_300_MV VALUE 0x3
  V_400_MV VALUE 0x4
  V_500_MV VALUE 0x5
  V_600_MV VALUE 0x6
  V_700_MV VALUE 0x7
 BTN3_VREF_FINE BIT[4:2]
  V_0P0_MV VALUE 0x0
  V_12P5_MV VALUE 0x1
  V_25P0_MV VALUE 0x2
  V_37P5_MV VALUE 0x3
  V_50P0_MV VALUE 0x4
  V_62P5_MV VALUE 0x5
  V_75P0_MV VALUE 0x6
  V_87P5_MV VALUE 0x7
 HS_VREF BIT[1:0]
  V_1P4_V VALUE 0x0
  V_1P5_V VALUE 0x1
  V_1P6_V VALUE 0x2
  V_1P7_V VALUE 0x3

MBHC_BTN4_CTL ADDRESS 0x0057 RW
MBHC_BTN4_CTL RESET_VALUE 0x80
 BTN4_VREF_COARSE BIT[7:5]
  V_0_MV VALUE 0x0
  V_100_MV VALUE 0x1
  V_200_MV VALUE 0x2
  V_300_MV VALUE 0x3
  V_400_MV VALUE 0x4
  V_500_MV VALUE 0x5
  V_600_MV VALUE 0x6
  V_700_MV VALUE 0x7
 BTN4_VREF_FINE BIT[4:2]
  V_0P0_MV VALUE 0x0
  V_12P5_MV VALUE 0x1
  V_25P0_MV VALUE 0x2
  V_37P5_MV VALUE 0x3
  V_50P0_MV VALUE 0x4
  V_62P5_MV VALUE 0x5
  V_75P0_MV VALUE 0x6
  V_87P5_MV VALUE 0x7
 FSM_DEBUG BIT[1:0]
  STATE_0 VALUE 0x0
  STATE_1 VALUE 0x1
  STATE_2 VALUE 0x2
  STATE_3 VALUE 0x3

MBHC_RESULT_1 ADDRESS 0x0058 R
MBHC_RESULT_1 RESET_VALUE 0x00
 ZDETB5_RESULT BIT[5]
  COMP_LOW VALUE 0x0
  COMP_HIGH VALUE 0x1
 BTN4_ZDETB4_RESULT BIT[4]
  COMP_LOW VALUE 0x0
  COMP_HIGH VALUE 0x1
 BTN3_ZDETB3_RESULT BIT[3]
  COMP_LOW VALUE 0x0
  COMP_HIGH VALUE 0x1
 BTN2_ZDETB2_RESULT BIT[2]
  COMP_LOW VALUE 0x0
  COMP_HIGH VALUE 0x1
 BTN1_ZDETB1_RESULT BIT[1]
  COMP_LOW VALUE 0x0
  COMP_HIGH VALUE 0x1
 BTN0_ZDETB0_RESULT BIT[0]
  COMP_LOW VALUE 0x0
  COMP_HIGH VALUE 0x1

MBHC_RESULT_2 ADDRESS 0x0059 R
MBHC_RESULT_2 RESET_VALUE 0x00
 AUTO_CLAMP_CTL BIT[4]
  AUTO_CLAMP_CTL_OFF VALUE 0x0
  AUTO_CLAMP_CTL_ON VALUE 0x1
 HPHL_SCHMT_RESULT BIT[3]
  INSERTED VALUE 0x0
  REMOVED VALUE 0x1
 HPHR_SCHMT_RESULT BIT[2]
  INSERTED VALUE 0x0
  REMOVED VALUE 0x1
 MIC_SCHMT_RESULT BIT[1]
  INSERTED VALUE 0x0
  REMOVED VALUE 0x1
 HS_COMP_RESULT BIT[0]
  COMP_LOW VALUE 0x0
  COMP_HIGH VALUE 0x1

TX_1_EN ADDRESS 0x0060 RW
TX_1_EN RESET_VALUE 0x03
 CH1_EN BIT[7]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 CH1_GAIN BIT[6:3]
  G_0_DB VALUE 0x0
  G_6_DB VALUE 0x2
  G_12_DB VALUE 0x4
  G_18_DB VALUE 0x6
  G_21_DB VALUE 0x7
  G_24_DB VALUE 0x8
 TXFE1_AAF2_CURR_CTL BIT[2:0]
  I_1_NA VALUE 0x0
  I_6_NA VALUE 0x1
  I_11_NA VALUE 0x2
  I_16_NA VALUE 0x3
  I_21_NA VALUE 0x4
  I_26_NA VALUE 0x5
  I_31_NA VALUE 0x6
  I_36_NA VALUE 0x7

TX_2_EN ADDRESS 0x0061 RW
TX_2_EN RESET_VALUE 0x03
 CH2_EN BIT[7]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 CH2_GAIN BIT[6:3]
  G_0_DB VALUE 0x0
  G_6_DB VALUE 0x2
  G_12_DB VALUE 0x4
  G_18_DB VALUE 0x6
  G_21_DB VALUE 0x7
  G_24_DB VALUE 0x8
 TXFE2_AAF2_CURR_CTL BIT[2:0]
  I_1_NA VALUE 0x0
  I_6_NA VALUE 0x1
  I_11_NA VALUE 0x2
  I_16_NA VALUE 0x3
  I_21_NA VALUE 0x4
  I_26_NA VALUE 0x5
  I_31_NA VALUE 0x6
  I_36_NA VALUE 0x7

TX_1_2_TEST_CTL_1 ADDRESS 0x0062 RW
TX_1_2_TEST_CTL_1 RESET_VALUE 0xBF
 TXFE_EN BIT[7]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 TXFE_BYPASS_MODE_EN BIT[6]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 ADC_EN BIT[5]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 ADC_INT1_EN BIT[4]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 ADC_INT2_EN BIT[3]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 ADC_FLASH_EN BIT[2]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 ADC_REF_EN BIT[1]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 TXFE_LDO_DIS_OVRD BIT[0]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1

TX_1_2_TEST_CTL_2 ADDRESS 0x0063 RW
TX_1_2_TEST_CTL_2 RESET_VALUE 0x8C
 ADC_CLKGEN_EN BIT[7]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 TXFE_CLKDIV_RESET BIT[6]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 TXFE1_INIT_EN BIT[5]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 TXFE2_INIT_EN BIT[4]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 DAC_DEM_EN BIT[3]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 DAC_DITHER_EN BIT[2]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 DAC_DWA_EN BIT[1]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 TXFE_LDO_EN_OVRD BIT[0]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1

TX_1_2_ATEST_CTL ADDRESS 0x0064 RW
TX_1_2_ATEST_CTL RESET_VALUE 0x00
 ATEST_EN BIT[7:4]
  ATEST_DISABLE VALUE 0x0
  ATEST_ADC_DAC_REF VALUE 0x1
  ATEST_TXFE1 VALUE 0x2
  ATEST_ADC1_AMPBIAS_VCM VALUE 0x3
  ATEST_ADC1_INT1 VALUE 0x4
  ATEST_ADC1_INT2 VALUE 0x5
  ATEST_ADC1_REF VALUE 0x6
  ATEST_TXFE2 VALUE 0x7
  ATEST_ADC2_AMPBIAS_VCM VALUE 0x8
  ATEST_ADC2_INT1 VALUE 0x9
  ATEST_ADC2_INT2 VALUE 0xA
  ATEST_ADC2_REF VALUE 0xB

TX_1_2_OPAMP_BIAS ADDRESS 0x0065 RW
TX_1_2_OPAMP_BIAS RESET_VALUE 0x4B
 ADC_INT1_OPAMP_BIAS BIT[7:5]
  I_2_UA VALUE 0x0
  I_3_UA VALUE 0x1
  I_4_UA VALUE 0x2
  I_5_UA VALUE 0x3
  I_6_UA VALUE 0x4
  I_7_UA VALUE 0x5
  I_8_UA VALUE 0x6
  I_9_UA VALUE 0x7
 ADC_INT2_OPAMP_BIAS BIT[4:3]
  I_0P5_UA VALUE 0x0
  I_1_UA VALUE 0x1
  I_1P5_UA VALUE 0x2
  I_2_UA VALUE 0x3
 ADC_REF_BIAS BIT[2:0]
  I_1_UA VALUE 0x0
  I_1P5_UA VALUE 0x1
  I_2_UA VALUE 0x2
  I_2P5_UA VALUE 0x3
  I_3_UA VALUE 0x4
  I_3P5_UA VALUE 0x5
  I_4_UA VALUE 0x6
  I_4P5_UA VALUE 0x7

TX_1_2_TXFE_CLKDIV ADDRESS 0x0066 RW
TX_1_2_TXFE_CLKDIV RESET_VALUE 0x51
 TXFE_1_2_CLK_DIV_RATIO_A1 BIT[7:5]
  DIV_BY_1 VALUE 0x0
  DIV_BY_2 VALUE 0x1
  DIV_BY_4 VALUE 0x2
  DIV_BY_8 VALUE 0x3
  DIV_BY_16 VALUE 0x4
  DIV_BY_32 VALUE 0x5
  DIV_BY_64 VALUE 0x6
  DIV_BY_128 VALUE 0x7
 TXFE_1_2_CLK_DIV_RATIO_A2 BIT[4]
  DIV_BY_1 VALUE 0x0
  DIV_BY_25 VALUE 0x1
 TXFE_1_2_CLK_DIV_RATIO_B1 BIT[3:1]
  DIV_BY_1 VALUE 0x0
  DIV_BY_2 VALUE 0x1
  DIV_BY_4 VALUE 0x2
  DIV_BY_8 VALUE 0x3
  DIV_BY_16 VALUE 0x4
  DIV_BY_32 VALUE 0x5
  DIV_BY_64 VALUE 0x6
  DIV_BY_128 VALUE 0x7
 TXFE_1_2_CLK_DIV_RATIO_B2 BIT[0]
  DIV_BY_1 VALUE 0x0
  DIV_BY_25 VALUE 0x1

TX_3_EN ADDRESS 0x0067 RW
TX_3_EN RESET_VALUE 0x02
 CH3_EN BIT[7]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 CH3_GAIN BIT[6:3]
  G_0_DB VALUE 0x0
  G_6_DB VALUE 0x2
  G_12_DB VALUE 0x4
  G_18_DB VALUE 0x6
  G_21_DB VALUE 0x7
  G_24_DB VALUE 0x8
 TXFE_1_2_OPAMP_CURR_CTL BIT[2:0]
  I_1P5_UA VALUE 0x0
  I_2P0_UA VALUE 0x1
  I_2P5_UA VALUE 0x2
  I_3P0_UA VALUE 0x3
  I_3P5_UA VALUE 0x4
  I_4P0_UA VALUE 0x5
  I_4P5_UA VALUE 0x6
  I_5P0_UA VALUE 0x7

NCP_EN ADDRESS 0x0080 RW
NCP_EN RESET_VALUE 0x26
 NCP_CLIM_EN BIT[5]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 NCP_BYPASS BIT[4]
  NO_BYPASS_NCP VALUE 0x0
  BYPASS_NCP_GND VALUE 0x1
 FB_BYPASS BIT[3]
  ENABLE_FB_LOOP VALUE 0x0
  BYPASS_FB_LOOP VALUE 0x1
 CURR_STARVE_EN BIT[2]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 GLITCH_SUP_EN BIT[1]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 NCP_EN BIT[0]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1

NCP_CLK ADDRESS 0x0081 RW
NCP_CLK RESET_VALUE 0x23
 CLK_SEL BIT[5]
  PMIC_DEBUG_CLK VALUE 0x0
  CODEC_MCLK VALUE 0x1
 CLK_INV BIT[4]
  NON_INV_CLK VALUE 0x0
  INVERTED_CLK VALUE 0x1
 CLK_DIV BIT[3:0]
  DIV_BY_2 VALUE 0x0
  DIV_BY_4 VALUE 0x1
  DIV_BY_6 VALUE 0x2
  DIV_BY_8 VALUE 0x3
  DIV_BY_10 VALUE 0x4
  DIV_BY_12 VALUE 0x5
  DIV_BY_14 VALUE 0x6
  DIV_BY_16 VALUE 0x7
  DIV_BY_18 VALUE 0x8
  DIV_BY_20 VALUE 0x9
  DIV_BY_22 VALUE 0xA
  DIV_BY_24 VALUE 0xB
  DIV_BY_26 VALUE 0xC
  DIV_BY_28 VALUE 0xD
  DIV_BY_30 VALUE 0xE
  DIV_BY_32 VALUE 0xF

NCP_DEGLITCH ADDRESS 0x0082 RW
NCP_DEGLITCH RESET_VALUE 0x5B
 IB_DG_CTRL BIT[7:6]
  I_1_UA VALUE 0x0
  I_2_UA VALUE 0x1
  I_3_UA VALUE 0x2
  I_4_UA VALUE 0x3
 NON_TOVP_OUT BIT[5:3]
  NON_OVP_TIME_7_NS VALUE 0x0
  NON_OVP_TIME_12_NS VALUE 0x1
  NON_OVP_TIME_17P5_NS VALUE 0x2
  NON_OVP_TIME_22P8_NS VALUE 0x3
  NON_OVP_TIME_28P9_NS VALUE 0x4
  NON_OVP_TIME_34P6_NS VALUE 0x5
  NON_OVP_TIME_40P8_NS VALUE 0x6
  NON_OVP_TIME_46P8_NS VALUE 0x7
 NON_TOVP_IN BIT[2:0]
  NON_OVP_TIME_7_NS VALUE 0x0
  NON_OVP_TIME_12_NS VALUE 0x1
  NON_OVP_TIME_17P5_NS VALUE 0x2
  NON_OVP_TIME_22P8_NS VALUE 0x3
  NON_OVP_TIME_28P9_NS VALUE 0x4
  NON_OVP_TIME_34P6_NS VALUE 0x5
  NON_OVP_TIME_40P8_NS VALUE 0x6
  NON_OVP_TIME_46P8_NS VALUE 0x7

NCP_FBCTRL ADDRESS 0x0083 RW
NCP_FBCTRL RESET_VALUE 0xA8
 FB_LIMIT_EN BIT[7]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 FB_EN_SWCLK BIT[6]
  CONTROLS_SWTICHING_CLK VALUE 0x0
  NOT_CONTROL_SWITCHING_CLK VALUE 0x1
 FB_CLK_INV BIT[5]
  NON_INVERTED_CLK VALUE 0x0
  INVERTED_CLK VALUE 0x1
 SAMPLE_BYP BIT[4]
  SAMPLE_WITH_CLK VALUE 0x0
  WITHOUT_SAMPLER VALUE 0x1
 SAMPLE_SWCLK_BYP BIT[3]
  CLOCK_DIVIDER_OR_MCLK VALUE 0x0
  SWITCHING_CLOCK VALUE 0x1
 SAMPLE_MCLK_BYP BIT[2]
  CLOCK_DIVIDER VALUE 0x0
  MCLK VALUE 0x1
 SAMPLE_FREQ_DIV BIT[1:0]
  DIV_FREQ_0P5 VALUE 0x0
  DIV_FREQ_2 VALUE 0x1
  DIV_FREQ_4 VALUE 0x2
  DIV_FREQ_8 VALUE 0x3

NCP_BIAS ADDRESS 0x0084 RW
NCP_BIAS RESET_VALUE 0x29
 IB_LDO_1UA BIT[7:5]
  I_0P5_UA VALUE 0x0
  I_1_UA VALUE 0x1
  I_1P5_UA VALUE 0x2
  I_2_UA VALUE 0x3
  I_2P5_UA VALUE 0x4
  I_3_UA VALUE 0x5
  I_3P5_UA VALUE 0x6
  I_4_UA VALUE 0x7
 IB_DG_CTRL2 BIT[4:3]
  I_5_UA VALUE 0x0
  I_10_UA VALUE 0x1
  I_15_UA VALUE 0x2
  I_20_UA VALUE 0x3
 IB_COMP1_5UA BIT[2:0]
  I_2P5_UA VALUE 0x0
  I_5_UA VALUE 0x1
  I_7P5_UA VALUE 0x2
  I_10_UA VALUE 0x3
  I_12P5_UA VALUE 0x4
  I_15_UA VALUE 0x5
  I_17P5_UA VALUE 0x6
  I_20_UA VALUE 0x7

NCP_VCTRL ADDRESS 0x0085 RW
NCP_VCTRL RESET_VALUE 0xA4
 SEL_FB_FLIM BIT[7:6]
  SW_CLK_DIV_8 VALUE 0x0
  SW_CLK_DIV_16 VALUE 0x1
  SW_CLK_DIV_32 VALUE 0x2
  SW_CLK_DIV_64 VALUE 0x3
 LDO_VCTRLB BIT[5:3]
  VDR_2P2V VALUE 0x0
  VDR_2P4V VALUE 0x1
  VDR_2P6V VALUE 0x2
  VDR_2P8V VALUE 0x3
  VDR_3V VALUE 0x4
  VDR_3P2V VALUE 0x5
  VDR_3P4V VALUE 0x6
  VDR_3P6V VALUE 0x7
 VNEG_OUT BIT[2:0]
  VNEG_1P1V VALUE 0x0
  VNEG_1P2V VALUE 0x1
  VNEG_1P3V VALUE 0x2
  VNEG_1P4V VALUE 0x3
  VNEG_1P5V VALUE 0x4
  VNEG_1P6V VALUE 0x5
  VNEG_1P7V VALUE 0x6
  VNEG_1P8V VALUE 0x7

NCP_TEST ADDRESS 0x0086 RW
NCP_TEST RESET_VALUE 0x00
 NCP_ATEST BIT[7:4]
  NO_CONN VALUE 0x0
  LDO_VOUT VALUE 0x1
  IREF_VNEG VALUE 0x2
  IREF_LDO VALUE 0x4
 NCP_DTEST BIT[3:0]
  NO_CONN VALUE 0x0
  SW_CLK_TEST_EN VALUE 0x5
  FB_TEST_EN VALUE 0xA
  CLIM_TEST_EN VALUE 0xF

NCP_CLIM ADDRESS 0x0087 RW
NCP_CLIM RESET_VALUE 0xD5
 IN_SW_2_DELAY BIT[7:5]
  SW_2_DELAY_CLK_DIV_2 VALUE 0x0
  SW_2_DELAY_CLK_DIV_4 VALUE 0x1
  SW_2_DELAY_CLK_DIV_8 VALUE 0x2
  SW_2_DELAY_CLK_DIV_16 VALUE 0x3
  SW_2_DELAY_CLK_DIV_32 VALUE 0x4
  SW_2_DELAY_CLK_DIV_64 VALUE 0x5
  SW_2_DELAY_CLK_DIV_128 VALUE 0x6
  SW_2_DELAY_CLK_DIV_256 VALUE 0x7
 IN_SW_1_DELAY BIT[4:3]
  SW_1_DELAY_CLK_DIV_32 VALUE 0x0
  SW_1_DELAY_CLK_DIV_64 VALUE 0x1
  SW_1_DELAY_CLK_DIV_128 VALUE 0x2
  SW_1_DELAY_CLK_DIV_256 VALUE 0x3
 IN_SW_0_DELAY BIT[2:0]
  SW_0_DELAY_CLK_DIV_2 VALUE 0x0
  SW_0_DELAY_CLK_DIV_4 VALUE 0x1
  SW_0_DELAY_CLK_DIV_8 VALUE 0x2
  SW_0_DELAY_CLK_DIV_16 VALUE 0x3
  SW_0_DELAY_CLK_DIV_32 VALUE 0x4
  SW_0_DELAY_CLK_DIV_64 VALUE 0x5
  SW_0_DELAY_CLK_DIV_128 VALUE 0x6
  SW_0_DELAY_CLK_DIV_256 VALUE 0x7

RX_CLOCK_DIVIDER ADDRESS 0x0090 RW
RX_CLOCK_DIVIDER RESET_VALUE 0xE8
 RX_CLK_DIVIDER BIT[7:1]
  DIV_4 VALUE 0x00
  DIV_72 VALUE 0x32
  DIV_96 VALUE 0x74
  DIV_512 VALUE 0x7F
 DTEST_EN BIT[0]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1

RX_COM_OCP_CTL ADDRESS 0x0091 RW
RX_COM_OCP_CTL RESET_VALUE 0xCF
 OCP_CURR_LIMIT BIT[7:5]
  I_280MA VALUE 0x0
  I_370MA VALUE 0x2
  I_440MA VALUE 0x3
  I_140MA VALUE 0x4
  I_185MA VALUE 0x6
  I_220MA VALUE 0x7
 OCP_FSM_EN BIT[4]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 N_CONN_ATTEMPTS BIT[3:0]
  N_0 VALUE 0x0
  N_1 VALUE 0x1
  N_15 VALUE 0xF

RX_COM_OCP_COUNT ADDRESS 0x0092 RW
RX_COM_OCP_COUNT RESET_VALUE 0x6E
 RUN_N_CYCLES BIT[7:5]
  N_511 VALUE 0x0
  N_2047 VALUE 0x3
  N_4095 VALUE 0x7
 WAIT_N_CYCLES BIT[4:2]
  N_511 VALUE 0x0
  N_2047 VALUE 0x3
  N_4095 VALUE 0x7
 FSM_LOCK_EN BIT[1]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1

RX_COM_BIAS_DAC ADDRESS 0x0093 RW
RX_COM_BIAS_DAC RESET_VALUE 0x10
 RX_BIAS_EN BIT[7]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 TEST_BIAS_CURR BIT[6:5]
  I_0UA VALUE 0x0
  I_1UA VALUE 0x1
  I_2UA VALUE 0x2
  I_3UA VALUE 0x3
 DAC_CLK_SEL BIT[4]
  ANALOG VALUE 0x0
  DIGITAL VALUE 0x1
 DAC_GAIN BIT[3:2]
  G_0DB VALUE 0x0
  G_0P27DB VALUE 0x1
  G_0P54DB VALUE 0x2
 DAC_REF_EN BIT[0]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1

RX_HPH_BIAS_PA ADDRESS 0x0094 RW
RX_HPH_BIAS_PA RESET_VALUE 0x5A
 DAC_BIAS_CURR BIT[7:4]
  I_0P0UA VALUE 0x0
  I_0P5UA VALUE 0x1
  I_2P5UA VALUE 0x5
  I_5P0UA VALUE 0xA
  I_7P5UA VALUE 0xF
 PA_BIAS_CURR BIT[3:0]
  I_0P0UA VALUE 0x0
  I_0P5UA VALUE 0x1
  I_2P5UA VALUE 0x5
  I_5P0UA VALUE 0xA
  I_7P5UA VALUE 0xF

RX_HPH_BIAS_LDO_OCP ADDRESS 0x0095 RW
RX_HPH_BIAS_LDO_OCP RESET_VALUE 0x69
 LDO_OTA_BIAS_CURR BIT[7:6]
  I_1P5UA VALUE 0x0
  I_2P0UA VALUE 0x1
  I_2P5UA VALUE 0x2
  I_3P0UA VALUE 0x3
 LDO_OUT_BIAS_CURR BIT[5:4]
  I_3P0UA VALUE 0x0
  I_3P5UA VALUE 0x1
  I_4P0UA VALUE 0x2
  I_4P5UA VALUE 0x3
 OCP_REF_CURR BIT[3:2]
  I_4P0UA VALUE 0x0
  I_4P5UA VALUE 0x1
  I_5P0UA VALUE 0x2
  I_5P5UA VALUE 0x3
 SPK_DAC_BIAS_CURR BIT[1:0]
  I_2P0UA VALUE 0x0
  I_2P5UA VALUE 0x1
  I_3P0UA VALUE 0x2
  I_3P5UA VALUE 0x3

RX_HPH_BIAS_CNP ADDRESS 0x0096 RW
RX_HPH_BIAS_CNP RESET_VALUE 0x29
 WG_CURR BIT[7:4]
  I_0P0UA VALUE 0x0
  I_0P5UA VALUE 0x1
  I_2P5UA VALUE 0x5
  I_5P0UA VALUE 0xA
  I_7P5UA VALUE 0xF
 OTA_BIAS_CURR BIT[3:2]
  I_3P0UA VALUE 0x0
  I_3P5UA VALUE 0x1
  I_4P0UA VALUE 0x2
  I_4P5UA VALUE 0x3
 VBAT_LDO_CURR BIT[1:0]
  I_0P5UA VALUE 0x0
  I_1P0UA VALUE 0x1
  I_1P5UA VALUE 0x2
  I_2P0UA VALUE 0x3

RX_HPH_CNP_EN ADDRESS 0x0097 RW
RX_HPH_CNP_EN RESET_VALUE 0x80
 FSM_CLK_EN BIT[7]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 FSM_RESET BIT[6]
  NORMAL_OP VALUE 0x0
  RESET VALUE 0x1
 HPH_PA_EN BIT[5:4]
  NONE VALUE 0x0
  HPHR VALUE 0x1
  HPHL VALUE 0x2
  HPHR_HPHL VALUE 0x3
 FSM_OVERRIDE_EN BIT[3]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 DBG_CURR_DIRECTION_L BIT[2]
  SINK VALUE 0x0
  SOURCE VALUE 0x1
 DBG_CURR_DIRECTION_R BIT[1]
  SINK VALUE 0x0
  SOURCE VALUE 0x1
 DBG_VREF_EN BIT[0]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1

RX_HPH_CNP_WG_CTL ADDRESS 0x0098 RW
RX_HPH_CNP_WG_CTL RESET_VALUE 0xDA
 GM3_BOOST_EN BIT[7]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 PWR_DN_SEQ_EN BIT[6]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 VREF_TIMER BIT[5:3]
  T_0US VALUE 0x0
  T_1X0P72US VALUE 0x1
  T_3X0P72US VALUE 0x3
  T_7X0P72US VALUE 0x7
 CURR_LDIV_CTL BIT[2:0]
  DIV_250 VALUE 0x0
  DIV_333 VALUE 0x1
  DIV_500 VALUE 0x2
  DIV_1000 VALUE 0x3
  DIV_2000 VALUE 0x7

RX_HPH_CNP_WG_TIME ADDRESS 0x0099 RW
RX_HPH_CNP_WG_TIME RESET_VALUE 0x16
 WG_FINE_TIMER BIT[7:2]
  T_0MS VALUE 0x00
  T_1MS VALUE 0x01
  T_5MS VALUE 0x05
  T_60MS VALUE 0x3F
 VBAT_LDO_OUT BIT[1:0]
  V_1P9V VALUE 0x0
  V_2P8V VALUE 0x1
  V_3P0V VALUE 0x2
  V_3P2V VALUE 0x3

RX_HPH_L_TEST ADDRESS 0x009A RW
RX_HPH_L_TEST RESET_VALUE 0x00
 PA_BIAS_EN BIT[7]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 PA_OUT2_EN BIT[6]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 PA_OUT_EN BIT[5]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 PA_CNP_SW_CONN BIT[4]
  STATIC VALUE 0x0
  WAVEGEN VALUE 0x1
 PA_CNP_SW_OVERRIDE_EN BIT[3]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 OCP_DET_EN BIT[2]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 DIS_ZDET_VDSOP BIT[1]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 DIS_ZDET_RFBOS BIT[0]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1

RX_HPH_L_PA_DAC_CTL ADDRESS 0x009B RW
RX_HPH_L_PA_DAC_CTL RESET_VALUE 0x20
 GM3_IBIAS_CTL BIT[7:4]
  GM_400_PCT VALUE 0x1
  GM_200_PCT VALUE 0x2
  GM_100_PCT VALUE 0x4
  GM_50_PCT VALUE 0x8
  GM_33_PCT VALUE 0xC
 DAC_DATA_EN BIT[3]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 DAC_SAMPLE_EDGE_SEL BIT[2]
  FALLING VALUE 0x0
  RISING VALUE 0x1
 DATA_RESET BIT[1]
  NORMAL_OP VALUE 0x0
  RESET VALUE 0x1
 INV_DATA BIT[0]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1

RX_HPH_R_TEST ADDRESS 0x009C RW
RX_HPH_R_TEST RESET_VALUE 0x00
 PA_BIAS_EN BIT[7]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 PA_OUT2_EN BIT[6]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 PA_OUT_EN BIT[5]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 PA_CNP_SW_CONN BIT[4]
  STATIC VALUE 0x0
  WAVEGEN VALUE 0x1
 PA_CNP_SW_OVERRIDE_EN BIT[3]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 OCP_DET_EN BIT[2]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 DIS_ZDET_VDSOP BIT[1]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 DIS_ZDET_RFBOS BIT[0]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1

RX_HPH_R_PA_DAC_CTL ADDRESS 0x009D RW
RX_HPH_R_PA_DAC_CTL RESET_VALUE 0x20
 GM3_IBIAS_CTL BIT[7:4]
  GM_400_PCT VALUE 0x1
  GM_200_PCT VALUE 0x2
  GM_100_PCT VALUE 0x4
  GM_50_PCT VALUE 0x8
  GM_33_PCT VALUE 0xC
 DAC_DATA_EN BIT[3]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 DAC_SAMPLE_EDGE_SEL BIT[2]
  FALLING VALUE 0x0
  RISING VALUE 0x1
 DATA_RESET BIT[1]
  NORMAL_OP VALUE 0x0
  RESET VALUE 0x1
 INV_DATA BIT[0]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1

RX_EAR_EN ADDRESS 0x009E RW
RX_EAR_EN RESET_VALUE 0x12
 PA_SEL BIT[7]
  HPH VALUE 0x0
  EAR VALUE 0x1
 EAR_PA_EN BIT[6]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 GAIN BIT[5]
  POS_1P5_DB_DI VALUE 0x0
  POS_6_DB_DI VALUE 0x1
 EAR_CM_SEL BIT[4:3]
  VCM_1P5V VALUE 0x0
  VCM_1P56V VALUE 0x1
  VCM_1P6V VALUE 0x2
  VCM_1P65V VALUE 0x3
 EAR_CMBUF_BIAS_CURR BIT[2:1]
  I_1P5UA VALUE 0x0
  I_2P0UA VALUE 0x1
  I_2P5UA VALUE 0x2
  I_3P0UA VALUE 0x3
 SPK_VBAT_LDO_EN BIT[0]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1

RX_ATEST ADDRESS 0x009F RW
RX_ATEST RESET_VALUE 0x00
 PA_L_ATEST_EN BIT[7]
 LDOL_ATEST2_CAL BIT[6]
 PA_R_ATEST_EN BIT[5]
 LDOR_ATEST2_CAL BIT[4]
 DAC_ATEST_EN BIT[3]

RX_HPH_STATUS ADDRESS 0x00A0 R
RX_HPH_STATUS RESET_VALUE 0x0C
 STATUS BIT[7:0]

RX_EAR_STATUS ADDRESS 0x00A1 R
RX_EAR_STATUS RESET_VALUE 0x00
 STATUS BIT[7:0]

SPKR_DAC_CTL ADDRESS 0x00B0 RW
SPKR_DAC_CTL RESET_VALUE 0x83
 REF_EN BIT[7]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 DAC_GAIN BIT[6:5]
  POS_0P00_DB VALUE 0x0
  POS_0P27_DB VALUE 0x1
  POS_0P54_DB VALUE 0x2
 DAC_RESET BIT[4]
  NORMAL VALUE 0x0
  RESET VALUE 0x1
 CLK_POLARITY BIT[3]
  FALLING VALUE 0x0
  RISING VALUE 0x1
 MCLK_SEL BIT[2]
  MCLK VALUE 0x0
  NCPCLK VALUE 0x1
 CAL_BYPASS BIT[1]
  BYPASS VALUE 0x0
  NORMAL VALUE 0x1
 CLK_4X_B BIT[0]
  NORMAL_4XCLK VALUE 0x0
  NORMAL_CLK VALUE 0x1

SPKR_DRV_CLIP_DET ADDRESS 0x00B1 RW
SPKR_DRV_CLIP_DET RESET_VALUE 0x91
 CLIP_LIMIT BIT[7:5]
  N_0 VALUE 0x0
  N_1 VALUE 0x1
  N_2 VALUE 0x2
  N_3 VALUE 0x3
  N_4 VALUE 0x4
  N_5 VALUE 0x5
  N_6 VALUE 0x6
  N_7 VALUE 0x7
 FIFO_LEN BIT[4:2]
  N_1 VALUE 0x0
  N_2 VALUE 0x1
  N_3 VALUE 0x2
  N_4 VALUE 0x3
  N_5 VALUE 0x4
  N_6 VALUE 0x5
  N_7 VALUE 0x6
  N_8 VALUE 0x7
 CLIP_MODE BIT[1:0]
  DISABLE VALUE 0x0
  ENABLE_CLIP_DET VALUE 0x1
  CNP_TEST_START_UP VALUE 0x2
  CNP_TEST_SHUT_DOWN VALUE 0x3

SPKR_DRV_CTL ADDRESS 0x00B2 RW
SPKR_DRV_CTL RESET_VALUE 0x69
 CLASSD_PA_EN BIT[7]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 CAL_EN BIT[6]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 SETTLE_EN BIT[5]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 PWM_STATES BIT[4]
  PWM_3STATE VALUE 0x0
  PWM_2STATE VALUE 0x1
 FW_EN BIT[3]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 BOOST_SET BIT[2]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 CMFB_SET BIT[1]
  I_200UA VALUE 0x0
  I_300UA VALUE 0x1
 GAIN_SET BIT[0]
  G18DB VALUE 0x0
  G12DB VALUE 0x1

SPKR_ANA_BIAS_SET ADDRESS 0x00B3 RW
SPKR_ANA_BIAS_SET RESET_VALUE 0x41
 INT1_CMFB_CURR BIT[7:5]
  I_9P00UA VALUE 0x0
  I_9P50UA VALUE 0x1
  I_10P00UA VALUE 0x2
  I_10P50UA VALUE 0x3
  I_11P00UA VALUE 0x4
  I_11P50UA VALUE 0x5
  I_12P00UA VALUE 0x6
  I_12UA50 VALUE 0x7
 SAR_DAC_CURR BIT[4:2]
  I_2P5UA VALUE 0x0
  I_4P5UA VALUE 0x1
  I_6P5UA VALUE 0x2
  I_8P5UA VALUE 0x3
  I_10P5UA VALUE 0x4
  I_12P5UA VALUE 0x5
  I_14P5UA VALUE 0x6
  I_16P5UA VALUE 0x7
 INT2_OPAMP_CURR BIT[1:0]
  I_7P00UA VALUE 0x0
  I_7P50UA VALUE 0x1
  I_8P00UA VALUE 0x2
  I_8P50UA VALUE 0x3

SPKR_OCP_CTL ADDRESS 0x00B4 RW
SPKR_OCP_CTL RESET_VALUE 0xE1
 OCP_EN BIT[7]
  DIABLE VALUE 0x0
  ENABLE VALUE 0x1
 OCP_HOLD BIT[6]
  DIABLE VALUE 0x0
  ENABLE VALUE 0x1
 OCP_CURR_LIMIT BIT[5:4]
  ZEROP5A VALUE 0x0
  TWOP5A VALUE 0x1
  THREEP0A VALUE 0x2
  FOURP0A VALUE 0x3
 GLITCH_FILTER BIT[3:2]
  T160NS VALUE 0x0
  T120NS VALUE 0x1
  T80NS VALUE 0x2
  T40NS VALUE 0x3
 INT2_SF_CURR BIT[1:0]
  I_10P00UA VALUE 0x0
  I_15P00UA VALUE 0x1
  I_20P00UA VALUE 0x2
  I_25P00UA VALUE 0x3

SPKR_PWRSTG_CTL ADDRESS 0x00B5 RW
SPKR_PWRSTG_CTL RESET_VALUE 0x1E
 BBM_EN BIT[7]
  DIABLE VALUE 0x0
  ENABLE VALUE 0x1
 HBRDGE_EN BIT[6]
  DIABLE VALUE 0x0
  ENABLE VALUE 0x1
 CLAMP_EN BIT[5]
  DIABLE VALUE 0x0
  ENABLE VALUE 0x1
 DEADTIME BIT[4:3]
  T20NS VALUE 0x0
  T15NS VALUE 0x1
  T10NS VALUE 0x2
  T05NS VALUE 0x3
 SLEW BIT[2:1]
  T20NS VALUE 0x0
  T15NS VALUE 0x1
  T10NS VALUE 0x2
  T05NS VALUE 0x3
 DAC_EN BIT[0]
  DIABLE VALUE 0x0
  ENABLE VALUE 0x1

SPKR_DRV_MISC ADDRESS 0x00B6 RW
SPKR_DRV_MISC RESET_VALUE 0xCB
 CMP_CURR BIT[7:5]
  I_2P25UA VALUE 0x0
  I_3P00UA VALUE 0x1
  I_3P50UA VALUE 0x2
  I_4P00UA VALUE 0x3
  I_4P50UA VALUE 0x4
  I_5P00UA VALUE 0x5
  I_5P50UA VALUE 0x6
  I_6P00UA VALUE 0x7
 INT1_OTA1_CURR BIT[4:3]
  I_14UA VALUE 0x0
  I_15UA VALUE 0x1
  I_16UA VALUE 0x2
  I_17UA VALUE 0x3
 INT2_OTA2_CURR BIT[2:1]
  I_14UA VALUE 0x0
  I_15UA VALUE 0x1
  I_16UA VALUE 0x2
  I_17UA VALUE 0x3
 PWM_CLK_SEL BIT[0]
  CLK_600KHZ VALUE 0x0
  CLK_300KHZ VALUE 0x1

SPKR_DRV_DBG ADDRESS 0x00B7 RW
SPKR_DRV_DBG RESET_VALUE 0x01
 ATEST_EN BIT[7]
  DIABLE VALUE 0x0
  ENABLE VALUE 0x1
 ATEST_HBRDG_EN BIT[6]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 HBRIDGE_LEFT_CTL BIT[5:4]
  PMOS_EN VALUE 0x0
  NMOS_EN VALUE 0x3
 HBRIDGE_RIGHT_CTL BIT[3:2]
  PMOS_EN VALUE 0x0
  NMOS_EN VALUE 0x3
 ATSEST_CTL BIT[1]
  DISABLE VALUE 0x0
  ATEST1_DAC1_ATEST2_DAC2_ATEST3_INTN_ATEST4_INTP VALUE 0x1
 OTA_LDO_EN BIT[0]
  DIABLE VALUE 0x0
  ENABLE VALUE 0x1

BOOST_CURRENT_LIMIT ADDRESS 0x00C0 RW
BOOST_CURRENT_LIMIT RESET_VALUE 0x82
 MAX_CURR_LIM_ENABLE BIT[7]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 SET_CURRENT_MAX BIT[2:0]
  I_0P5A VALUE 0x0
  I_1P0A VALUE 0x1
  I_1P5A VALUE 0x2
  I_2P0A VALUE 0x3
  I_2P5A VALUE 0x4
  I_3P0A VALUE 0x5
  I_3P5A VALUE 0x6
  I_4P0A VALUE 0x7

BOOST_OUTPUT_VOLTAGE ADDRESS 0x00C1 RW
BOOST_OUTPUT_VOLTAGE RESET_VALUE 0x14
 SET_OUTPUT_VOLTAGE BIT[4:0]
  VOUT_4P000V VALUE 0x00
  VOUT_4P050V VALUE 0x01
  VOUT_4P100V VALUE 0x02
  VOUT_4P150V VALUE 0x03
  VOUT_4P200V VALUE 0x04
  VOUT_4P250V VALUE 0x05
  VOUT_4P300V VALUE 0x06
  VOUT_4P350V VALUE 0x07
  VOUT_4P400V VALUE 0x08
  VOUT_4P450V VALUE 0x09
  VOUT_4P500V VALUE 0x0A
  VOUT_4P550V VALUE 0x0B
  VOUT_4P600V VALUE 0x0C
  VOUT_4P650V VALUE 0x0D
  VOUT_4P700V VALUE 0x0E
  VOUT_4P750V VALUE 0x0F
  VOUT_4P800V VALUE 0x10
  VOUT_4P850V VALUE 0x11
  VOUT_4P900V VALUE 0x12
  VOUT_4P950V VALUE 0x13
  VOUT_5P000V VALUE 0x14
  VOUT_5P050V VALUE 0x15
  VOUT_5P100V VALUE 0x16
  VOUT_5P150V VALUE 0x17
  VOUT_5P200V VALUE 0x18
  VOUT_5P250V VALUE 0x19
  VOUT_5P300V VALUE 0x1A
  VOUT_5P350V VALUE 0x1B
  VOUT_5P400V VALUE 0x1C
  VOUT_5P450V VALUE 0x1D
  VOUT_5P500V VALUE 0x1E
  VOUT_5P550V VALUE 0x1F

BOOST_BYPASS_MODE ADDRESS 0x00C2 RW
BOOST_BYPASS_MODE RESET_VALUE 0x00
 EN_PFET_BYPASS BIT[7]
  DISABLE_BYPASS VALUE 0x0
  BYPASS_PFET VALUE 0x1
 PFET_FORCE BIT[6]
  FORCE_PFET_OFF VALUE 0x0
  FORCE_PFET_ON VALUE 0x1
 OUTPUT_PULLDOWN_EN BIT[2]
  DISABLE_PULLDOWN VALUE 0x0
  ENABLE_PULLDOWN VALUE 0x1
 EN_NFET_BYPASS BIT[1]
  PWM_CTL_NFET VALUE 0x0
  EXTERNAL_CTL_NFET VALUE 0x1
 NFET_FORCE BIT[0]
  FORCE_NFET_OFF VALUE 0x0
  FORCE_NFET_ON VALUE 0x1

BOOST_EN_CTL ADDRESS 0x00C3 RW
BOOST_EN_CTL RESET_VALUE 0x5F
 BOOST_ENABLE BIT[7]
  MODULE_DISABLE VALUE 0x0
  MODULE_ENABLE VALUE 0x1
 PULSE_SKIP_MODE BIT[6]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 PULSE_SKIP_THRES BIT[5:4]
  PULSESKIP_THRES_50MA VALUE 0x0
  PULSESKIP_THRES_100MA VALUE 0x1
  PULSESKIP_THRES_150MA VALUE 0x2
  PULSESKIP_THRES_200MA VALUE 0x3
 LOOP_COMP_CAP BIT[3:2]
  C_40PF VALUE 0x0
  C_60PF VALUE 0x1
  C_80PF VALUE 0x2
  C_100PF VALUE 0x3
 LOOP_COMP_RES BIT[1:0]
  R_100K VALUE 0x0
  R_200K VALUE 0x1
  R_500K VALUE 0x2
  R_600K VALUE 0x3

SLOPE_COMP_IP_ZERO ADDRESS 0x00C4 RW
SLOPE_COMP_IP_ZERO RESET_VALUE 0x88
 SLOPE_COMP_CURRNET BIT[7:5]
  I_4P5UA VALUE 0x0
  I_4P0UA VALUE 0x1
  I_3P5UA VALUE 0x2
  I_3P0UA VALUE 0x3
  I_2P5UA VALUE 0x4
  I_2P0UA VALUE 0x5
  I_1P5UA VALUE 0x6
  I_1P0UA VALUE 0x7
 SLOPE_COMP_DOUBLER BIT[4]
  DOUBLE VALUE 0x0
  NO_DOUBLE VALUE 0x1
 ZX_DETECT_ON BIT[3]
  FORCE_IP_ZERO_DETETOR_OUPUT_ZERO VALUE 0x0
  ENABLE_IP_ZERO_DETECTION VALUE 0x1
 AUTOZERO_ON BIT[2]
  AUTO_ZERO_WHEN_PFET_OFF VALUE 0x0
  NO_AUTO_ZERO VALUE 0x1

RDSON_MAX_DUTY_CYCLE ADDRESS 0x00C5 RW
RDSON_MAX_DUTY_CYCLE RESET_VALUE 0xC0
 NFET_SW_SIZE BIT[7]
  TWOBY3_FULL_SIZE VALUE 0x0
  FULL_SIZE VALUE 0x1
 EN_MAX_DUTY_CYCLE BIT[6]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1

BOOST_TEST_1 ADDRESS 0x00C6 RW
BOOST_TEST_1 RESET_VALUE 0x00
 ATEST_CTL BIT[7:5]
  NO_SIG VALUE 0x0
  ERR_AMP_OUT VALUE 0x1
  NFET_DSNS VALUE 0x2
  NFET_SSNS VALUE 0x3
  INT_REF_SIG_1V VALUE 0x4
  PVDD_DLOW VALUE 0x5
  PVDD_D0P25 VALUE 0x6
  VREF_PS VALUE 0x7
 DTEST_CTL BIT[4:1]
  DVSS_1 VALUE 0x0
  IP_ZERO_COMP_OUT VALUE 0x1
  CUR_COMP_OUT VALUE 0x2
  CURR_LIM_COMP_OUT VALUE 0x3
  PULSE_SKIP_COMP_OUT VALUE 0x4
  NMOS_GATE VALUE 0x5
  SENSE_GATE VALUE 0x6
  NMOS_CTL_CMD VALUE 0x7
  PMOS_GATE VALUE 0x8
  DUTY_CYCLE_CTL VALUE 0x9
  DUTY_0P25_COMP_OUT VALUE 0xA
  DVSS_2 VALUE 0xB
  CLK_DLY VALUE 0xC
  MAXD VALUE 0xD
  DVSS_3 VALUE 0xE
  DVSS_4 VALUE 0xF
 DTEST_EN BIT[0]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1

BOOST_TEST_2 ADDRESS 0x00C7 RW
BOOST_TEST_2 RESET_VALUE 0x00
 REG_BYPASS BIT[4]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 DUTY_MODULATION BIT[3]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 CLK_SEL BIT[2]
  PMIC VALUE 0x0
  ANALOG VALUE 0x1
 CUR_COMP_OFFSET BIT[1:0]
  NEG_ZERO VALUE 0x0
  NEG_1P5MV VALUE 0x1
  NEG_3P0MV VALUE 0x2
  NEG_4P5MV VALUE 0x3

SPKR_SAR_STATUS ADDRESS 0x00C8 R
SPKR_SAR_STATUS RESET_VALUE 0x00
 SAR_ADC BIT[6:0]

SPKR_DRV_STATUS ADDRESS 0x00C9 R
SPKR_DRV_STATUS RESET_VALUE 0x00
 CAL_STOP BIT[7]
 POS_PMOS_OCP_1 BIT[6]
 POS_NMOS_OCP_2 BIT[5]
 NEG_PMOS_OCP_1 BIT[4]
 NEG_NMOS_OCP_2 BIT[3]
 CLIP_DET_P BIT[1]
 CLIP_DET_N BIT[0]

PBUS_ADD_CSR ADDRESS 0x00CE RW
PBUS_ADD_CSR RESET_VALUE 0x00
 REG BIT[7:0]

PBUS_ADD_SEL ADDRESS 0x00CF RW
PBUS_ADD_SEL RESET_VALUE 0x00
 REG BIT[0]

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
 ENABLE_PRESET BIT[0]

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
 FOLLOW_WARM_RB BIT[2]
 FOLLOW_SHUTDOWN1_RB BIT[1]
 FOLLOW_SHUTDOWN2_RB BIT[0]

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]

INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
 INT_TEST_MODE_EN BIT[7]

INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
 D_CDC_HPHL_CNP_INT BIT[5]
 D_CDC_HPHR_CNP_INT BIT[4]
 D_CDC_EAR_CNP_INT BIT[3]
 D_CDC_HPHL_OCP_INT BIT[2]
 D_CDC_HPHR_OCP_INT BIT[1]
 D_CDC_EAR_OCP_INT BIT[0]

TRIM_NUM ADDRESS 0x00F0 R
TRIM_NUM RESET_VALUE 0x04
 TRIM_NUM BIT[7:0]

TRIM_CTRL1 ADDRESS 0x00F1 RW
TRIM_CTRL1 RESET_VALUE 0x00
 TRIM_CTRL1 BIT[7:0]

TRIM_CTRL2 ADDRESS 0x00F2 RW
TRIM_CTRL2 RESET_VALUE 0x00
 TRIM_CTRL2 BIT[7:0]

TRIM_CTRL3 ADDRESS 0x00F3 RW
TRIM_CTRL3 RESET_VALUE 0x00
 TRIM_CTRL3 BIT[7:0]

TRIM_CTRL4 ADDRESS 0x00F4 RW
TRIM_CTRL4 RESET_VALUE 0x00
 TRIM_CTRL_RDAC_HPHEAR BIT[7:6]
  G_0DB VALUE 0x0
  G_0P27DB VALUE 0x1
  G_0P54DB VALUE 0x2
 TRIM_CTRL_RDAC_SPKR BIT[5:4]
  G_0DB VALUE 0x0
  G_0P27DB VALUE 0x1
  G_0P54DB VALUE 0x2

CDC_BOOST_FREQ_BASE BASE 0x0001F200 cdc_boost_freqaddr 31:0

 cdc_boost_freq MODULE OFFSET=CDC_BOOST_FREQ_BASE+0x00000000 MAX=CDC_BOOST_FREQ_BASE+0x000000FF APRE=CDC_BOOST_FREQ_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM8950.CDC_BOOST_FREQ_BASE.CDC_BOOST_FREQ
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x02
 DIG_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x1D
 TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x19
 SUBTYPE BIT[7:0]

CLK_ENABLE ADDRESS 0x0046 RW
CLK_ENABLE RESET_VALUE 0x01
 EN_CLK_INT BIT[7]
  FORCE_EN_DISABLED VALUE 0x0
  FORCE_EN_ENABLED VALUE 0x1
 FOLLOW_CLK_SX_REQ BIT[0]
  FALLOW_CLK_REQ_DISABLED VALUE 0x0
  FALLOW_CLK_REQ_ENABLED VALUE 0x1

CLK_DIV ADDRESS 0x0050 RW
CLK_DIV RESET_VALUE 0x05
 CLK_DIV BIT[3:0]
  FREQ_9M6HZ_0 VALUE 0x0
  FREQ_9M6HZ VALUE 0x1
  FREQ_6M4HZ VALUE 0x2
  FREQ_4M8HZ VALUE 0x3
  FREQ_3M8HZ VALUE 0x4
  FREQ_3M2HZ VALUE 0x5
  FREQ_2M7HZ VALUE 0x6
  FREQ_2M4HZ VALUE 0x7
  FREQ_2M1HZ VALUE 0x8
  FREQ_1M9HZ VALUE 0x9
  FREQ_1M7HZ VALUE 0xA
  FREQ_1M6HZ VALUE 0xB
  FREQ_1M5HZ VALUE 0xC
  FREQ_1M4HZ VALUE 0xD
  FREQ_1M3HZ VALUE 0xE
  FREQ_1M2HZ VALUE 0xF

CLK_PHASE ADDRESS 0x0051 RW
CLK_PHASE RESET_VALUE 0x08
 CLK_PHASE BIT[3:0]

GANG_CTL1 ADDRESS 0x00C0 RW
GANG_CTL1 RESET_VALUE 0x00
 GANG_LEADER_PID BIT[7:0]

GANG_CTL2 ADDRESS 0x00C1 RW
GANG_CTL2 RESET_VALUE 0x00
 GANG_EN BIT[7]
  GANGING_DISABLED VALUE 0x0
  GANGING_ENABLED VALUE 0x1

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  NORMAL_OPERATION VALUE 0x0
  SOFT_RESET_ASSERTED VALUE 0x1

TEST1 ADDRESS 0x00E2 RW
TEST1 RESET_VALUE 0x00
 EN_DTEST BIT[7]
  DTEST_DISABLED VALUE 0x0
  DTEST_ENABLED VALUE 0x1
 DTEST_SEL BIT[6:5]
  DRIVE_DTEST1 VALUE 0x0
  DRIVE_DTEST2 VALUE 0x1
  DRIVE_DTEST3 VALUE 0x2
  DRIVE_DTEST4 VALUE 0x3

CDC_NCP_FREQ_BASE BASE 0x0001F300 cdc_ncp_freqaddr 31:0

 cdc_ncp_freq MODULE OFFSET=CDC_NCP_FREQ_BASE+0x00000000 MAX=CDC_NCP_FREQ_BASE+0x000000FF APRE=CDC_NCP_FREQ_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM8950.CDC_NCP_FREQ_BASE.CDC_NCP_FREQ
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x02
 DIG_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x1D
 TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x19
 SUBTYPE BIT[7:0]

CLK_ENABLE ADDRESS 0x0046 RW
CLK_ENABLE RESET_VALUE 0x01
 EN_CLK_INT BIT[7]
  FORCE_EN_DISABLED VALUE 0x0
  FORCE_EN_ENABLED VALUE 0x1
 FOLLOW_CLK_SX_REQ BIT[0]
  FALLOW_CLK_REQ_DISABLED VALUE 0x0
  FALLOW_CLK_REQ_ENABLED VALUE 0x1

CLK_DIV ADDRESS 0x0050 RW
CLK_DIV RESET_VALUE 0x01
 CLK_DIV BIT[3:0]
  FREQ_9M6HZ_0 VALUE 0x0
  FREQ_9M6HZ VALUE 0x1
  FREQ_6M4HZ VALUE 0x2
  FREQ_4M8HZ VALUE 0x3
  FREQ_3M8HZ VALUE 0x4
  FREQ_3M2HZ VALUE 0x5
  FREQ_2M7HZ VALUE 0x6
  FREQ_2M4HZ VALUE 0x7
  FREQ_2M1HZ VALUE 0x8
  FREQ_1M9HZ VALUE 0x9
  FREQ_1M7HZ VALUE 0xA
  FREQ_1M6HZ VALUE 0xB
  FREQ_1M5HZ VALUE 0xC
  FREQ_1M4HZ VALUE 0xD
  FREQ_1M3HZ VALUE 0xE
  FREQ_1M2HZ VALUE 0xF

CLK_PHASE ADDRESS 0x0051 RW
CLK_PHASE RESET_VALUE 0x0F
 CLK_PHASE BIT[3:0]

GANG_CTL1 ADDRESS 0x00C0 RW
GANG_CTL1 RESET_VALUE 0x00
 GANG_LEADER_PID BIT[7:0]

GANG_CTL2 ADDRESS 0x00C1 RW
GANG_CTL2 RESET_VALUE 0x00
 GANG_EN BIT[7]
  GANGING_DISABLED VALUE 0x0
  GANGING_ENABLED VALUE 0x1

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  NORMAL_OPERATION VALUE 0x0
  SOFT_RESET_ASSERTED VALUE 0x1

TEST1 ADDRESS 0x00E2 RW
TEST1 RESET_VALUE 0x00
 EN_DTEST BIT[7]
  DTEST_DISABLED VALUE 0x0
  DTEST_ENABLED VALUE 0x1
 DTEST_SEL BIT[6:5]
  DRIVE_DTEST1 VALUE 0x0
  DRIVE_DTEST2 VALUE 0x1
  DRIVE_DTEST3 VALUE 0x2
  DRIVE_DTEST4 VALUE 0x3

SPMI_OPTIONS_BASE BASE 0x00020600 spmi_optionsaddr 31:0

 spmi_options MODULE OFFSET=SPMI_OPTIONS_BASE+0x00000000 MAX=SPMI_OPTIONS_BASE+0x000000FF APRE=SPMI_OPTIONS_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM8950.SPMI_OPTIONS_BASE.SPMI_OPTIONS
SPMI_ON ADDRESS 0x0043 RW
SPMI_ON RESET_VALUE 0x01
 SPMI_ON BIT[0]
  SPMI_IS_OFF VALUE 0x0
  SPMI_IS_ON VALUE 0x1

SPMI_SLAVE_ID0 ADDRESS 0x0044 RW
SPMI_SLAVE_ID0 RESET_VALUE 0x00
 SPMI_SLAVE_ID0 BIT[3:0]
  SID_0 VALUE 0x0
  SID_1 VALUE 0x1
  SID_2 VALUE 0x2
  SID_3 VALUE 0x3
  SID_4 VALUE 0x4
  SID_5 VALUE 0x5
  SID_6 VALUE 0x6
  SID_7 VALUE 0x7
  SID_8 VALUE 0x8
  SID_9 VALUE 0x9
  SID_10 VALUE 0xA
  SID_11 VALUE 0xB
  SID_12 VALUE 0xC
  SID_13 VALUE 0xD
  SID_14 VALUE 0xE
  SID_15 VALUE 0xF

SPMI_SLAVE_ID1 ADDRESS 0x0045 RW
SPMI_SLAVE_ID1 RESET_VALUE 0x01
 SPMI_SLAVE_ID1 BIT[3:0]
  SID_0 VALUE 0x0
  SID_1 VALUE 0x1
  SID_2 VALUE 0x2
  SID_3 VALUE 0x3
  SID_4 VALUE 0x4
  SID_5 VALUE 0x5
  SID_6 VALUE 0x6
  SID_7 VALUE 0x7
  SID_8 VALUE 0x8
  SID_9 VALUE 0x9
  SID_10 VALUE 0xA
  SID_11 VALUE 0xB
  SID_12 VALUE 0xC
  SID_13 VALUE 0xD
  SID_14 VALUE 0xE
  SID_15 VALUE 0xF

SPMI_GROUP_ID0 ADDRESS 0x0046 RW
SPMI_GROUP_ID0 RESET_VALUE 0x0E
 SPMI_GROUP_ID0 BIT[3:0]
  GID_0 VALUE 0x0
  GID_1 VALUE 0x1
  GID_2 VALUE 0x2
  GID_3 VALUE 0x3
  GID_4 VALUE 0x4
  GID_5 VALUE 0x5
  GID_6 VALUE 0x6
  GID_7 VALUE 0x7
  GID_8 VALUE 0x8
  GID_9 VALUE 0x9
  GID_10 VALUE 0xA
  GID_11 VALUE 0xB
  GID_12 VALUE 0xC
  GID_13 VALUE 0xD
  GID_14 VALUE 0xE
  GID_15 VALUE 0xF

SPMI_GROUP_ID1 ADDRESS 0x0047 RW
SPMI_GROUP_ID1 RESET_VALUE 0x0F
 SPMI_GROUP_ID1 BIT[3:0]
  GID_0 VALUE 0x0
  GID_1 VALUE 0x1
  GID_2 VALUE 0x2
  GID_3 VALUE 0x3
  GID_4 VALUE 0x4
  GID_5 VALUE 0x5
  GID_6 VALUE 0x6
  GID_7 VALUE 0x7
  GID_8 VALUE 0x8
  GID_9 VALUE 0x9
  GID_10 VALUE 0xA
  GID_11 VALUE 0xB
  GID_12 VALUE 0xC
  GID_13 VALUE 0xD
  GID_14 VALUE 0xE
  GID_15 VALUE 0xF
