{"Source Block": ["hdl/library/xilinx/common/ad_mmcm_drp.v@198:267@HdlStmIf", "    .CLKFBSTOPPED (),\n    .PWRDWN (1'b0),\n    .RST (mmcm_rst));\n  end\n\n  if (MMCM_DEVICE_TYPE == MMCM_DEVICE_7SERIES) begin\n  MMCME2_ADV #(\n    .BANDWIDTH (\"OPTIMIZED\"),\n    .CLKOUT4_CASCADE (\"FALSE\"),\n    .COMPENSATION (\"ZHOLD\"),\n    .STARTUP_WAIT (\"FALSE\"),\n    .DIVCLK_DIVIDE (MMCM_VCO_DIV),\n    .CLKFBOUT_MULT_F (MMCM_VCO_MUL),\n    .CLKFBOUT_PHASE (0.000),\n    .CLKFBOUT_USE_FINE_PS (\"FALSE\"),\n    .CLKOUT0_DIVIDE_F (MMCM_CLK0_DIV),\n    .CLKOUT0_PHASE (MMCM_CLK0_PHASE),\n    .CLKOUT0_DUTY_CYCLE (0.500),\n    .CLKOUT0_USE_FINE_PS (\"FALSE\"),\n    .CLKOUT1_DIVIDE (MMCM_CLK1_DIV),\n    .CLKOUT1_PHASE (MMCM_CLK1_PHASE),\n    .CLKOUT1_DUTY_CYCLE (0.500),\n    .CLKOUT1_USE_FINE_PS (\"FALSE\"),\n    .CLKOUT2_DIVIDE (MMCM_CLK2_DIV),\n    .CLKOUT2_PHASE (MMCM_CLK2_PHASE),\n    .CLKOUT2_DUTY_CYCLE (0.500),\n    .CLKOUT2_USE_FINE_PS (\"FALSE\"),\n    .CLKIN1_PERIOD (MMCM_CLKIN_PERIOD),\n    .CLKIN2_PERIOD (MMCM_CLKIN2_PERIOD),\n    .REF_JITTER1 (0.010))\n  i_mmcm (\n    .CLKIN1 (clk),\n    .CLKFBIN (bufg_fb_clk_s),\n    .CLKFBOUT (mmcm_fb_clk_s),\n    .CLKOUT0 (mmcm_clk_0_s),\n    .CLKOUT1 (mmcm_clk_1_s),\n    .CLKOUT2 (mmcm_clk_2_s),\n    .LOCKED (mmcm_locked_s),\n    .DCLK (up_clk),\n    .DEN (up_drp_sel),\n    .DADDR (up_drp_addr[6:0]),\n    .DWE (up_drp_wr),\n    .DI (up_drp_wdata),\n    .DO (up_drp_rdata_s),\n    .DRDY (up_drp_ready_s),\n    .CLKFBOUTB (),\n    .CLKOUT0B (),\n    .CLKOUT1B (),\n    .CLKOUT2B (),\n    .CLKOUT3 (),\n    .CLKOUT3B (),\n    .CLKOUT4 (),\n    .CLKOUT5 (),\n    .CLKOUT6 (),\n    .CLKIN2 (clk2),\n    .CLKINSEL (clk_sel),\n    .PSCLK (1'b0),\n    .PSEN (1'b0),\n    .PSINCDEC (1'b0),\n    .PSDONE (),\n    .CLKINSTOPPED (),\n    .CLKFBSTOPPED (),\n    .PWRDWN (1'b0),\n    .RST (mmcm_rst));\n  end\n  endgenerate\n\n  BUFG i_fb_clk_bufg  (.I (mmcm_fb_clk_s),  .O (bufg_fb_clk_s));\n  BUFG i_clk_0_bufg   (.I (mmcm_clk_0_s),   .O (mmcm_clk_0)); \n  BUFG i_clk_1_bufg   (.I (mmcm_clk_1_s),   .O (mmcm_clk_1));\n"], "Clone Blocks": [["hdl/library/xilinx/common/ad_mmcm_drp.v@136:206", "  end\n\n  // instantiations\n\n  generate\n  if (MMCM_DEVICE_TYPE == MMCM_DEVICE_VIRTEX6) begin\n  MMCM_ADV #(\n    .BANDWIDTH (\"OPTIMIZED\"),\n    .CLKOUT4_CASCADE (\"FALSE\"),\n    .CLOCK_HOLD (\"FALSE\"),\n    .COMPENSATION (\"ZHOLD\"),\n    .STARTUP_WAIT (\"FALSE\"),\n    .DIVCLK_DIVIDE (MMCM_VCO_DIV),\n    .CLKFBOUT_MULT_F (MMCM_VCO_MUL),\n    .CLKFBOUT_PHASE (0.000),\n    .CLKFBOUT_USE_FINE_PS (\"FALSE\"),\n    .CLKOUT0_DIVIDE_F (MMCM_CLK0_DIV),\n    .CLKOUT0_PHASE (MMCM_CLK0_PHASE),\n    .CLKOUT0_DUTY_CYCLE (0.500),\n    .CLKOUT0_USE_FINE_PS (\"FALSE\"),\n    .CLKOUT1_DIVIDE (MMCM_CLK1_DIV),\n    .CLKOUT1_PHASE (MMCM_CLK1_PHASE),\n    .CLKOUT1_DUTY_CYCLE (0.500),\n    .CLKOUT1_USE_FINE_PS (\"FALSE\"),\n    .CLKOUT2_DIVIDE (MMCM_CLK2_DIV),\n    .CLKOUT2_PHASE (MMCM_CLK2_PHASE),\n    .CLKOUT2_DUTY_CYCLE (0.500),\n    .CLKOUT2_USE_FINE_PS (\"FALSE\"),\n    .CLKIN1_PERIOD (MMCM_CLKIN_PERIOD),\n    .CLKIN2_PERIOD (MMCM_CLKIN2_PERIOD),\n    .REF_JITTER1 (0.010))\n  i_mmcm (\n    .CLKIN1 (clk),\n    .CLKFBIN (bufg_fb_clk_s),\n    .CLKFBOUT (mmcm_fb_clk_s),\n    .CLKOUT0 (mmcm_clk_0_s),\n    .CLKOUT1 (mmcm_clk_1_s),\n    .CLKOUT2 (mmcm_clk_2_s),\n    .LOCKED (mmcm_locked_s),\n    .DCLK (up_clk),\n    .DEN (up_drp_sel),\n    .DADDR (up_drp_addr[6:0]),\n    .DWE (up_drp_wr),\n    .DI (up_drp_wdata),\n    .DO (up_drp_rdata_s),\n    .DRDY (up_drp_ready_s),\n    .CLKFBOUTB (),\n    .CLKOUT0B (),\n    .CLKOUT1B (),\n    .CLKOUT2B (),\n    .CLKOUT3 (),\n    .CLKOUT3B (),\n    .CLKOUT4 (),\n    .CLKOUT5 (),\n    .CLKOUT6 (),\n    .CLKIN2 (clk2),\n    .CLKINSEL (clk_sel),\n    .PSCLK (1'b0),\n    .PSEN (1'b0),\n    .PSINCDEC (1'b0),\n    .PSDONE (),\n    .CLKINSTOPPED (),\n    .CLKFBSTOPPED (),\n    .PWRDWN (1'b0),\n    .RST (mmcm_rst));\n  end\n\n  if (MMCM_DEVICE_TYPE == MMCM_DEVICE_7SERIES) begin\n  MMCME2_ADV #(\n    .BANDWIDTH (\"OPTIMIZED\"),\n    .CLKOUT4_CASCADE (\"FALSE\"),\n"]], "Diff Content": {"Delete": [[204, "  MMCME2_ADV #(\n"], [205, "    .BANDWIDTH (\"OPTIMIZED\"),\n"], [206, "    .CLKOUT4_CASCADE (\"FALSE\"),\n"], [207, "    .COMPENSATION (\"ZHOLD\"),\n"], [208, "    .STARTUP_WAIT (\"FALSE\"),\n"], [209, "    .DIVCLK_DIVIDE (MMCM_VCO_DIV),\n"], [210, "    .CLKFBOUT_MULT_F (MMCM_VCO_MUL),\n"], [211, "    .CLKFBOUT_PHASE (0.000),\n"], [212, "    .CLKFBOUT_USE_FINE_PS (\"FALSE\"),\n"], [213, "    .CLKOUT0_DIVIDE_F (MMCM_CLK0_DIV),\n"], [214, "    .CLKOUT0_PHASE (MMCM_CLK0_PHASE),\n"], [215, "    .CLKOUT0_DUTY_CYCLE (0.500),\n"], [216, "    .CLKOUT0_USE_FINE_PS (\"FALSE\"),\n"], [217, "    .CLKOUT1_DIVIDE (MMCM_CLK1_DIV),\n"], [218, "    .CLKOUT1_PHASE (MMCM_CLK1_PHASE),\n"], [219, "    .CLKOUT1_DUTY_CYCLE (0.500),\n"], [220, "    .CLKOUT1_USE_FINE_PS (\"FALSE\"),\n"], [221, "    .CLKOUT2_DIVIDE (MMCM_CLK2_DIV),\n"], [222, "    .CLKOUT2_PHASE (MMCM_CLK2_PHASE),\n"], [223, "    .CLKOUT2_DUTY_CYCLE (0.500),\n"], [224, "    .CLKOUT2_USE_FINE_PS (\"FALSE\"),\n"], [225, "    .CLKIN1_PERIOD (MMCM_CLKIN_PERIOD),\n"], [226, "    .CLKIN2_PERIOD (MMCM_CLKIN2_PERIOD),\n"], [227, "    .REF_JITTER1 (0.010))\n"], [228, "  i_mmcm (\n"], [229, "    .CLKIN1 (clk),\n"], [230, "    .CLKFBIN (bufg_fb_clk_s),\n"], [231, "    .CLKFBOUT (mmcm_fb_clk_s),\n"], [232, "    .CLKOUT0 (mmcm_clk_0_s),\n"], [233, "    .CLKOUT1 (mmcm_clk_1_s),\n"], [234, "    .CLKOUT2 (mmcm_clk_2_s),\n"], [235, "    .LOCKED (mmcm_locked_s),\n"], [236, "    .DCLK (up_clk),\n"], [237, "    .DEN (up_drp_sel),\n"], [238, "    .DADDR (up_drp_addr[6:0]),\n"], [239, "    .DWE (up_drp_wr),\n"], [240, "    .DI (up_drp_wdata),\n"], [241, "    .DO (up_drp_rdata_s),\n"], [242, "    .DRDY (up_drp_ready_s),\n"], [243, "    .CLKFBOUTB (),\n"], [244, "    .CLKOUT0B (),\n"], [245, "    .CLKOUT1B (),\n"], [246, "    .CLKOUT2B (),\n"], [247, "    .CLKOUT3 (),\n"], [248, "    .CLKOUT3B (),\n"], [249, "    .CLKOUT4 (),\n"], [250, "    .CLKOUT5 (),\n"], [251, "    .CLKOUT6 (),\n"], [252, "    .CLKIN2 (clk2),\n"], [253, "    .CLKINSEL (clk_sel),\n"], [254, "    .PSCLK (1'b0),\n"], [255, "    .PSEN (1'b0),\n"], [256, "    .PSINCDEC (1'b0),\n"], [257, "    .PSDONE (),\n"], [258, "    .CLKINSTOPPED (),\n"], [259, "    .CLKFBSTOPPED (),\n"], [260, "    .PWRDWN (1'b0),\n"], [261, "    .RST (mmcm_rst));\n"]], "Add": [[261, "    MMCME2_ADV #(\n"], [261, "      .BANDWIDTH (\"OPTIMIZED\"),\n"], [261, "      .CLKOUT4_CASCADE (\"FALSE\"),\n"], [261, "      .COMPENSATION (\"ZHOLD\"),\n"], [261, "      .STARTUP_WAIT (\"FALSE\"),\n"], [261, "      .DIVCLK_DIVIDE (MMCM_VCO_DIV),\n"], [261, "      .CLKFBOUT_MULT_F (MMCM_VCO_MUL),\n"], [261, "      .CLKFBOUT_PHASE (0.000),\n"], [261, "      .CLKFBOUT_USE_FINE_PS (\"FALSE\"),\n"], [261, "      .CLKOUT0_DIVIDE_F (MMCM_CLK0_DIV),\n"], [261, "      .CLKOUT0_PHASE (MMCM_CLK0_PHASE),\n"], [261, "      .CLKOUT0_DUTY_CYCLE (0.500),\n"], [261, "      .CLKOUT0_USE_FINE_PS (\"FALSE\"),\n"], [261, "      .CLKOUT1_DIVIDE (MMCM_CLK1_DIV),\n"], [261, "      .CLKOUT1_PHASE (MMCM_CLK1_PHASE),\n"], [261, "      .CLKOUT1_DUTY_CYCLE (0.500),\n"], [261, "      .CLKOUT1_USE_FINE_PS (\"FALSE\"),\n"], [261, "      .CLKOUT2_DIVIDE (MMCM_CLK2_DIV),\n"], [261, "      .CLKOUT2_PHASE (MMCM_CLK2_PHASE),\n"], [261, "      .CLKOUT2_DUTY_CYCLE (0.500),\n"], [261, "      .CLKOUT2_USE_FINE_PS (\"FALSE\"),\n"], [261, "      .CLKIN1_PERIOD (MMCM_CLKIN_PERIOD),\n"], [261, "      .CLKIN2_PERIOD (MMCM_CLKIN2_PERIOD),\n"], [261, "      .REF_JITTER1 (0.010))\n"], [261, "    i_mmcm (\n"], [261, "      .CLKIN1 (clk),\n"], [261, "      .CLKFBIN (bufg_fb_clk_s),\n"], [261, "      .CLKFBOUT (mmcm_fb_clk_s),\n"], [261, "      .CLKOUT0 (mmcm_clk_0_s),\n"], [261, "      .CLKOUT1 (mmcm_clk_1_s),\n"], [261, "      .CLKOUT2 (mmcm_clk_2_s),\n"], [261, "      .LOCKED (mmcm_locked_s),\n"], [261, "      .DCLK (up_clk),\n"], [261, "      .DEN (up_drp_sel),\n"], [261, "      .DADDR (up_drp_addr[6:0]),\n"], [261, "      .DWE (up_drp_wr),\n"], [261, "      .DI (up_drp_wdata),\n"], [261, "      .DO (up_drp_rdata_s),\n"], [261, "      .DRDY (up_drp_ready_s),\n"], [261, "      .CLKFBOUTB (),\n"], [261, "      .CLKOUT0B (),\n"], [261, "      .CLKOUT1B (),\n"], [261, "      .CLKOUT2B (),\n"], [261, "      .CLKOUT3 (),\n"], [261, "      .CLKOUT3B (),\n"], [261, "      .CLKOUT4 (),\n"], [261, "      .CLKOUT5 (),\n"], [261, "      .CLKOUT6 (),\n"], [261, "      .CLKIN2 (clk2),\n"], [261, "      .CLKINSEL (clk_sel),\n"], [261, "      .PSCLK (1'b0),\n"], [261, "      .PSEN (1'b0),\n"], [261, "      .PSINCDEC (1'b0),\n"], [261, "      .PSDONE (),\n"], [261, "      .CLKINSTOPPED (),\n"], [261, "      .CLKFBSTOPPED (),\n"], [261, "      .PWRDWN (1'b0),\n"], [261, "      .RST (mmcm_rst));\n"], [261, "      BUFG i_fb_clk_bufg  (.I (mmcm_fb_clk_s),  .O (bufg_fb_clk_s));\n"], [261, "      BUFG i_clk_0_bufg   (.I (mmcm_clk_0_s),   .O (mmcm_clk_0));\n"], [261, "      BUFG i_clk_1_bufg   (.I (mmcm_clk_1_s),   .O (mmcm_clk_1));\n"], [261, "      BUFG i_clk_2_bufg   (.I (mmcm_clk_2_s),   .O (mmcm_clk_2));\n"], [261, "  end else begin /* MMCM_DEVICE_TYPE == 1 */\n"], [261, "    MMCM_ADV #(\n"], [261, "      .BANDWIDTH (\"OPTIMIZED\"),\n"], [261, "      .CLKOUT4_CASCADE (\"FALSE\"),\n"], [261, "      .CLOCK_HOLD (\"FALSE\"),\n"], [261, "      .COMPENSATION (\"ZHOLD\"),\n"], [261, "      .STARTUP_WAIT (\"FALSE\"),\n"], [261, "      .DIVCLK_DIVIDE (MMCM_VCO_DIV),\n"], [261, "      .CLKFBOUT_MULT_F (MMCM_VCO_MUL),\n"], [261, "      .CLKFBOUT_PHASE (0.000),\n"], [261, "      .CLKFBOUT_USE_FINE_PS (\"FALSE\"),\n"], [261, "      .CLKOUT0_DIVIDE_F (MMCM_CLK0_DIV),\n"], [261, "      .CLKOUT0_PHASE (MMCM_CLK0_PHASE),\n"], [261, "      .CLKOUT0_DUTY_CYCLE (0.500),\n"], [261, "      .CLKOUT0_USE_FINE_PS (\"FALSE\"),\n"], [261, "      .CLKOUT1_DIVIDE (MMCM_CLK1_DIV),\n"], [261, "      .CLKOUT1_PHASE (MMCM_CLK1_PHASE),\n"], [261, "      .CLKOUT1_DUTY_CYCLE (0.500),\n"], [261, "      .CLKOUT1_USE_FINE_PS (\"FALSE\"),\n"], [261, "      .CLKOUT2_DIVIDE (MMCM_CLK2_DIV),\n"], [261, "      .CLKOUT2_PHASE (MMCM_CLK2_PHASE),\n"], [261, "      .CLKOUT2_DUTY_CYCLE (0.500),\n"], [261, "      .CLKOUT2_USE_FINE_PS (\"FALSE\"),\n"], [261, "      .CLKIN1_PERIOD (MMCM_CLKIN_PERIOD),\n"], [261, "      .CLKIN2_PERIOD (MMCM_CLKIN2_PERIOD),\n"], [261, "      .REF_JITTER1 (0.010))\n"], [261, "    i_mmcm (\n"], [261, "      .CLKIN1 (clk),\n"], [261, "      .CLKFBIN (bufg_fb_clk_s),\n"], [261, "      .CLKFBOUT (mmcm_fb_clk_s),\n"], [261, "      .CLKOUT0 (mmcm_clk_0_s),\n"], [261, "      .CLKOUT1 (mmcm_clk_1_s),\n"], [261, "      .CLKOUT2 (mmcm_clk_2_s),\n"], [261, "      .LOCKED (mmcm_locked_s),\n"], [261, "      .DCLK (up_clk),\n"], [261, "      .DEN (up_drp_sel),\n"], [261, "      .DADDR (up_drp_addr[6:0]),\n"], [261, "      .DWE (up_drp_wr),\n"], [261, "      .DI (up_drp_wdata),\n"], [261, "      .DO (up_drp_rdata_s),\n"], [261, "      .DRDY (up_drp_ready_s),\n"], [261, "      .CLKFBOUTB (),\n"], [261, "      .CLKOUT0B (),\n"], [261, "      .CLKOUT1B (),\n"], [261, "      .CLKOUT2B (),\n"], [261, "      .CLKOUT3 (),\n"], [261, "      .CLKOUT3B (),\n"], [261, "      .CLKOUT4 (),\n"], [261, "      .CLKOUT5 (),\n"], [261, "      .CLKOUT6 (),\n"], [261, "      .CLKIN2 (clk2),\n"], [261, "      .CLKINSEL (clk_sel),\n"], [261, "      .PSCLK (1'b0),\n"], [261, "      .PSEN (1'b0),\n"], [261, "      .PSINCDEC (1'b0),\n"], [261, "      .PSDONE (),\n"], [261, "      .CLKINSTOPPED (),\n"], [261, "      .CLKFBSTOPPED (),\n"], [261, "      .PWRDWN (1'b0),\n"], [261, "      .RST (mmcm_rst));\n"], [261, "      BUFG i_fb_clk_bufg  (.I (mmcm_fb_clk_s),  .O (bufg_fb_clk_s));\n"], [261, "      BUFG i_clk_0_bufg   (.I (mmcm_clk_0_s),   .O (mmcm_clk_0));\n"], [261, "      BUFG i_clk_1_bufg   (.I (mmcm_clk_1_s),   .O (mmcm_clk_1));\n"], [261, "      BUFG i_clk_2_bufg   (.I (mmcm_clk_2_s),   .O (mmcm_clk_2));\n"]]}}