23:24:34 **** Incremental Build of configuration Emulation-HW for project kernelTest ****
make -j16 all 
g++ -std=c++1y -DVITIS_PLATFORM=xilinx_u50_gen3x16_xdma_5_202210_1 -D__USE_XOPEN2K8 -I/opt/xilinx/xrt/include/ -I/opt/Xilinx/Vitis_HLS/2022.1/include/ -O0 -g -Wall -c -fmessage-length=0 -o "src/user-host.o" "../src/user-host.cpp"
g++ -o "kernelTest" src/user-host.o -luuid -lxrt_coreutil -lxilinxopencl -lpthread -lrt -lstdc++ -L/opt/xilinx/xrt/lib/ -Wl,-rpath-link,/opt/xilinx/xrt/lib
23:24:36 **** Incremental Build of configuration Emulation-HW for project kernelTest_kernels ****
make -j16 all 
make: Nothing to be done for 'all'.
23:24:38 **** Incremental Build of configuration Emulation-HW for project kernelTest_system_hw_link ****
make all 
make: Nothing to be done for 'all'.
23:24:39 **** Incremental Build of configuration Emulation-HW for project kernelTest_system ****
make all 
/opt/Xilinx/Vitis/2022.1/bin/v++ --package --config package.cfg ../../kernelTest_system_hw_link/Emulation-HW/binary_container_1.xclbin -o binary_container_1.xclbin
Option Map File Used: '/opt/Xilinx/Vitis/2022.1/data/vitis/vpp/optMap.xml'

****** v++ v2022.1 (64-bit)
  **** SW Build 3524075 on 2022-04-13-17:42:45
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ package can be found at:
	Reports: /mnt/HLSNAS/01.JknbyU/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/01-rtl_kernel_workflow/reference-files/work1/kernelTest_system/Emulation-HW/package.build/reports/package
	Log files: /mnt/HLSNAS/01.JknbyU/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/01-rtl_kernel_workflow/reference-files/work1/kernelTest_system/Emulation-HW/package.build/logs/package
Running Dispatch Server on port: 37595
INFO: [v++ 60-1548] Creating build summary session with primary output /mnt/HLSNAS/01.JknbyU/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/01-rtl_kernel_workflow/reference-files/work1/kernelTest_system/Emulation-HW/binary_container_1.xclbin.package_summary, at Tue Nov  1 23:24:50 2022
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Tue Nov  1 23:24:50 2022
INFO: [v++ 60-1315] Creating rulecheck session with output '/mnt/HLSNAS/01.JknbyU/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/01-rtl_kernel_workflow/reference-files/work1/kernelTest_system/Emulation-HW/package.build/reports/package/v++_package_binary_container_1_guidance.html', at Tue Nov  1 23:24:51 2022
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_5_202210_1/xilinx_u50_gen3x16_xdma_5_202210_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_5_202210_1/hw/hw.xsa'
INFO: [v++ 74-78] Compiler Version string: 2022.1
INFO: [v++ 60-2256] Packaging for hardware emulation
INFO: [v++ 60-2460] Successfully copied a temporary xclbin to the output xclbin: /mnt/HLSNAS/01.JknbyU/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/01-rtl_kernel_workflow/reference-files/work1/kernelTest_system/Emulation-HW/binary_container_1.xclbin
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /mnt/HLSNAS/01.JknbyU/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/01-rtl_kernel_workflow/reference-files/work1/kernelTest_system/Emulation-HW/binary_container_1.xclbin.package_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 0m 15s
INFO: [v++ 60-1653] Closing dispatch client.
cp -f binary_container_1.xclbin ../../kernelTest/Emulation-HW
