<?xml version="1.0" ?><!DOCTYPE html  PUBLIC '-//W3C//DTD XHTML 1.0 Transitional//EN'  'http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd'><html xmlns="http://www.w3.org/1999/xhtml"><head><title>INES Mapper 137</title>
<meta content="width=display-width" name="viewport"/>
<link href="w.css" rel="stylesheet" type="text/css"/>
<script src="w.js" type="text/javascript"/>
</head><body><h1>INES Mapper 137</h1><div class="article">
<p><strong class="selflink">iNES Mapper 137</strong> is used to represent the Sachen 8259D board.  It is similar to the <a href="Sachen_8259.xhtml" title="Sachen 8259">Sachen 8259</a>A-C boards, but has some important differences.  The information here comes primarily from FCEU-mm and may have some inaccuracies.
</p>
<div class="toc" id="toc"><div id="toctitle"><h2>Contents</h2></div>
<ul>
<li class="toclevel-1 tocsection-1"><a href="#Overview"><span class="tocnumber">1</span> <span class="toctext">Overview</span></a></li>
<li class="toclevel-1 tocsection-2"><a href="#Variants"><span class="tocnumber">2</span> <span class="toctext">Variants</span></a></li>
<li class="toclevel-1 tocsection-3"><a href="#Banks"><span class="tocnumber">3</span> <span class="toctext">Banks</span></a></li>
<li class="toclevel-1 tocsection-4"><a href="#Registers"><span class="tocnumber">4</span> <span class="toctext">Registers</span></a>
<ul>
<li class="toclevel-2 tocsection-5"><a href="#Register_Select_.28.244100.29"><span class="tocnumber">4.1</span> <span class="toctext">Register Select ($4100)</span></a></li>
<li class="toclevel-2 tocsection-6"><a href="#Register_Data_.28.244101.29"><span class="tocnumber">4.2</span> <span class="toctext">Register Data ($4101)</span></a></li>
<li class="toclevel-2 tocsection-7"><a href="#CHR_Select_.28Internal_0-3.29"><span class="tocnumber">4.3</span> <span class="toctext">CHR Select (Internal 0-3)</span></a></li>
<li class="toclevel-2 tocsection-8"><a href="#CHR_Top_Bits_.28Internal_4.29"><span class="tocnumber">4.4</span> <span class="toctext">CHR Top Bits (Internal 4)</span></a></li>
<li class="toclevel-2 tocsection-9"><a href="#PRG_Bank_.28Internal_5.29"><span class="tocnumber">4.5</span> <span class="toctext">PRG Bank (Internal 5)</span></a></li>
<li class="toclevel-2 tocsection-10"><a href="#CHR_3_Bit_.233_.28Internal_6.29"><span class="tocnumber">4.6</span> <span class="toctext">CHR 3 Bit #3 (Internal 6)</span></a></li>
<li class="toclevel-2 tocsection-11"><a href="#Mode_and_Mirroring_Select_.28Internal_7.29"><span class="tocnumber">4.7</span> <span class="toctext">Mode and Mirroring Select (Internal 7)</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-12"><a href="#See_also"><span class="tocnumber">5</span> <span class="toctext">See also</span></a></li>
</ul>
</div>

<h2><span class="mw-headline" id="Overview">Overview</span></h2>
<ul><li> PRG ROM size: up to 128 KiB</li>
<li> PRG ROM bank size: 32 KiB</li>
<li> PRG RAM: No</li>
<li> CHR capacity: up to 32KiB ROM</li>
<li> CHR bank size: 1 KiB / 4KiB</li>
<li> Nametable mirroring: Mapper controlled</li>
<li> Subject to <a href="Bus_conflict.xhtml" title="Bus conflict">bus conflicts</a>: No</li></ul>
<h2><span class="mw-headline" id="Variants">Variants</span></h2>
<p>There is only one known 8259D game, The Great Wall.  It has 32KiB PRG ROM and 32KiB CHR ROM.  It has been seen in the wild as iNES 137 and UNIF &quot;UNL-Sachen-8259D&quot;.
</p>
<h2><span class="mw-headline" id="Banks">Banks</span></h2>
<ul><li> CPU $8000-$FFFF: 32KiB switchable PRG ROM bank</li>
<li> PPU $0000-$03FF: 1KiB switchable CHR ROM bank</li>
<li> PPU $0400-$07FF: 1KiB switchable CHR ROM bank</li>
<li> PPU $0800-$0BFF: 1KiB switchable CHR ROM bank</li>
<li> PPU $0C00-$0FFF: 1KiB switchable CHR ROM bank</li>
<li> PPU $1000-$1FFF: fixed to last 4KiB of CHR ROM</li></ul>
<h2><span class="mw-headline" id="Registers">Registers</span></h2>
<p>Registers should be masked with $C101.
</p>
<h3><span class="mw-headline" id="Register_Select_.28.244100.29">Register Select ($4100)</span></h3>
<pre>7  bit  0
---- ----
.... .rrr
      |||
      +++- Select register number for next data write
</pre>
<h3><span class="mw-headline" id="Register_Data_.28.244101.29">Register Data ($4101)</span></h3>
<pre>7  bit  0
---- ----
.... .ddd
      |||
      +++- Output data to register selected by $4100.
</pre>
<h3><span class="mw-headline" id="CHR_Select_.28Internal_0-3.29">CHR Select (Internal 0-3)</span></h3>
<pre>7  bit  0
---- ----
.... .ccc
      |||
      +++- Select lower 3 bits of 1KiB CHR block for PPU $0000/$0400/$0800/$0C00
</pre>
<h3><span class="mw-headline" id="CHR_Top_Bits_.28Internal_4.29">CHR Top Bits (Internal 4)</span></h3>
<pre>7  bit  0
---- ----
.... .DCB
      |||
      ||+- Select bit #4 for CHR register 1
      |+-- Select bit #4 for CHR register 2
      +--- Select bit #4 for CHR register 3
</pre>
<h3><span class="mw-headline" id="PRG_Bank_.28Internal_5.29">PRG Bank (Internal 5)</span></h3>
<pre>7  bit  0
---- ----
.... .ppp
      |||
      +++- Select 32KiB PRG bank for CPU $8000
</pre>
<h3><span class="mw-headline" id="CHR_3_Bit_.233_.28Internal_6.29">CHR 3 Bit #3 (Internal 6)</span></h3>
<pre>7  bit  0
---- ----
.... ...E
        |
        +- Select bit #3 for CHR register 3
</pre>
<p>Putting all of this together, the 4 CHR registers have the following bit layouts:
</p>
<pre>7  bit  0
---- ----
...0 0ccc  CHR register 0
...B 0ccc  CHR register 1
...C 0ccc  CHR register 2
...D Eccc  CHR register 3
</pre>
<p>So only CHR register 3 can access all possible locations in CHR ROM.
</p>
<h3><span class="mw-headline" id="Mode_and_Mirroring_Select_.28Internal_7.29">Mode and Mirroring Select (Internal 7)</span></h3>
<p>The only game only writes 0x2 to this register (i.e. mm=1, s=0) and wants vertical mirroring/horizontal layout. 
</p><p>The below is deduction, and differs from the normal Sachen 8259 behavior, because some rewiring is necessary for the reduced bank size.
</p>
<pre>7  bit  0
---- ----
.... .mms
      |||
      ||+- Enable &quot;simple&quot; mode. (mirroring is fixed to <i>H</i>, and banks become weird)
      ++-- Select mirroring (0 = <i>H</i>, 1 = <i>V</i>, 2 = (0,1,1,1), 3 = 1scA)
</pre>
<p>The upper two bits of the address are still controlled by the mapper when in &quot;simple&quot; mode, even though the three LSBs now all come from register 0. &quot;Simple&quot; mode doesn't affect the behavior of the external 74-series ICs.
</p>
<h2><span class="mw-headline" id="See_also">See also</span></h2>
<ul><li> <a class="external free" href="http://cah4e3.shedevr.org.ru/%5Blst%5D-sachen-mappers.txt" rel="nofollow">http://cah4e3.shedevr.org.ru/%5Blst%5D-sachen-mappers.txt</a></li></ul>

<!-- 
NewPP limit report
CPU time usage: 0.033 seconds
Real time usage: 0.034 seconds
Preprocessor visited node count: 47/1000000
Preprocessor generated node count: 52/1000000
Post‐expand include size: 0/2097152 bytes
Template argument size: 0/2097152 bytes
Highest expansion depth: 2/40
Expensive parser function count: 0/100
-->

<!-- Saved in parser cache with key nesdev_wiki-mw1_:pcache:idhash:1317-1!*!0!!en!*!* and timestamp 20160208225243 and revision id 9959
 -->
<p class="categories">Categories: <a href="Category_INES_Mappers.xhtml">INES Mappers</a></p></div></body></html>