// Seed: 1466926256
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  module_2 modCall_1 ();
  assign modCall_1.id_1 = 0;
  inout wire id_5;
  output wire id_4;
  output wor id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_3 = id_2 * 1;
  wire id_8;
  ;
endmodule
module module_1 (
    output uwire id_0
);
  logic [-1 : 1 'b0] id_2, id_3;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_2,
      id_2,
      id_3,
      id_2,
      id_3
  );
endmodule
module module_2;
  id_1 :
  assert property (@(posedge id_1, id_1 < id_1) 1)
  else;
  always_comb @(-1);
endmodule
