<stg><name>top_kernel_Pipeline_VITIS_LOOP_80_7</name>


<trans_list>

<trans id="148" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:2 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:3 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:4 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:5 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:6 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:7 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:8 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:9 %store_ln84 = store i7 0, i7 %j

]]></Node>
<StgValue><ssdm name="store_ln84"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:10 %br_ln0 = br void %VITIS_LOOP_82_8

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
VITIS_LOOP_82_8:0 %jb = load i7 %j

]]></Node>
<StgValue><ssdm name="jb"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
VITIS_LOOP_82_8:1 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %jb, i32 6

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_82_8:2 %br_ln80 = br i1 %tmp, void %VITIS_LOOP_82_8.split, void %VITIS_LOOP_92_9.exitStub

]]></Node>
<StgValue><ssdm name="br_ln80"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="3" op_0_bw="3" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_82_8.split:3 %lshr_ln3 = partselect i3 @_ssdm_op_PartSelect.i3.i7.i32.i32, i7 %jb, i32 3, i32 5

]]></Node>
<StgValue><ssdm name="lshr_ln3"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="3">
<![CDATA[
VITIS_LOOP_82_8.split:4 %zext_ln80 = zext i3 %lshr_ln3

]]></Node>
<StgValue><ssdm name="zext_ln80"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="3" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_82_8.split:5 %col_sum_addr = getelementptr i24 %col_sum, i64 0, i64 %zext_ln80

]]></Node>
<StgValue><ssdm name="col_sum_addr"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="24" op_0_bw="3">
<![CDATA[
VITIS_LOOP_82_8.split:6 %col_sum_load = load i3 %col_sum_addr

]]></Node>
<StgValue><ssdm name="col_sum_load"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="3" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_82_8.split:17 %col_sum_1_addr = getelementptr i24 %col_sum_1, i64 0, i64 %zext_ln80

]]></Node>
<StgValue><ssdm name="col_sum_1_addr"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="24" op_0_bw="3">
<![CDATA[
VITIS_LOOP_82_8.split:18 %col_sum_1_load = load i3 %col_sum_1_addr

]]></Node>
<StgValue><ssdm name="col_sum_1_load"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="3" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_82_8.split:29 %col_sum_2_addr = getelementptr i24 %col_sum_2, i64 0, i64 %zext_ln80

]]></Node>
<StgValue><ssdm name="col_sum_2_addr"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="24" op_0_bw="3">
<![CDATA[
VITIS_LOOP_82_8.split:30 %col_sum_2_load = load i3 %col_sum_2_addr

]]></Node>
<StgValue><ssdm name="col_sum_2_load"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="3" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_82_8.split:41 %col_sum_3_addr = getelementptr i24 %col_sum_3, i64 0, i64 %zext_ln80

]]></Node>
<StgValue><ssdm name="col_sum_3_addr"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="24" op_0_bw="3">
<![CDATA[
VITIS_LOOP_82_8.split:42 %col_sum_3_load = load i3 %col_sum_3_addr

]]></Node>
<StgValue><ssdm name="col_sum_3_load"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="3" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_82_8.split:53 %col_sum_4_addr = getelementptr i24 %col_sum_4, i64 0, i64 %zext_ln80

]]></Node>
<StgValue><ssdm name="col_sum_4_addr"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="24" op_0_bw="3">
<![CDATA[
VITIS_LOOP_82_8.split:54 %col_sum_4_load = load i3 %col_sum_4_addr

]]></Node>
<StgValue><ssdm name="col_sum_4_load"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="3" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_82_8.split:65 %col_sum_5_addr = getelementptr i24 %col_sum_5, i64 0, i64 %zext_ln80

]]></Node>
<StgValue><ssdm name="col_sum_5_addr"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="24" op_0_bw="3">
<![CDATA[
VITIS_LOOP_82_8.split:66 %col_sum_5_load = load i3 %col_sum_5_addr

]]></Node>
<StgValue><ssdm name="col_sum_5_load"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="3" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_82_8.split:77 %col_sum_6_addr = getelementptr i24 %col_sum_6, i64 0, i64 %zext_ln80

]]></Node>
<StgValue><ssdm name="col_sum_6_addr"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="24" op_0_bw="3">
<![CDATA[
VITIS_LOOP_82_8.split:78 %col_sum_6_load = load i3 %col_sum_6_addr

]]></Node>
<StgValue><ssdm name="col_sum_6_load"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="3" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_82_8.split:89 %col_sum_7_addr = getelementptr i24 %col_sum_7, i64 0, i64 %zext_ln80

]]></Node>
<StgValue><ssdm name="col_sum_7_addr"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="24" op_0_bw="3">
<![CDATA[
VITIS_LOOP_82_8.split:90 %col_sum_7_load = load i3 %col_sum_7_addr

]]></Node>
<StgValue><ssdm name="col_sum_7_load"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_82_8.split:109 %add_ln80 = add i7 %jb, i7 8

]]></Node>
<StgValue><ssdm name="add_ln80"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_82_8.split:110 %store_ln84 = store i7 %add_ln80, i7 %j

]]></Node>
<StgValue><ssdm name="store_ln84"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0">
<![CDATA[
VITIS_LOOP_92_9.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
VITIS_LOOP_82_8.split:0 %specpipeline_ln81 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_6

]]></Node>
<StgValue><ssdm name="specpipeline_ln81"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_82_8.split:1 %speclooptripcount_ln80 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln80"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_82_8.split:2 %specloopname_ln80 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9

]]></Node>
<StgValue><ssdm name="specloopname_ln80"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="24" op_0_bw="3">
<![CDATA[
VITIS_LOOP_82_8.split:6 %col_sum_load = load i3 %col_sum_addr

]]></Node>
<StgValue><ssdm name="col_sum_load"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="38" op_0_bw="38" op_1_bw="24" op_2_bw="14">
<![CDATA[
VITIS_LOOP_82_8.split:7 %shl_ln1 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i24.i14, i24 %col_sum_load, i14 0

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
VITIS_LOOP_82_8.split:8 %tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %col_sum_load, i32 23

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
VITIS_LOOP_82_8.split:9 %sub_ln85 = sub i38 0, i38 %shl_ln1

]]></Node>
<StgValue><ssdm name="sub_ln85"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="16" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_82_8.split:10 %tmp_s = partselect i16 @_ssdm_op_PartSelect.i16.i38.i32.i32, i38 %sub_ln85, i32 22, i32 37

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="17" op_0_bw="16">
<![CDATA[
VITIS_LOOP_82_8.split:11 %zext_ln85 = zext i16 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln85"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
VITIS_LOOP_82_8.split:12 %sub_ln85_1 = sub i17 0, i17 %zext_ln85

]]></Node>
<StgValue><ssdm name="sub_ln85_1"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_82_8.split:13 %tmp_1 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %col_sum_load, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="17" op_0_bw="16">
<![CDATA[
VITIS_LOOP_82_8.split:14 %zext_ln85_1 = zext i16 %tmp_1

]]></Node>
<StgValue><ssdm name="zext_ln85_1"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
VITIS_LOOP_82_8.split:15 %select_ln85 = select i1 %tmp_8, i17 %sub_ln85_1, i17 %zext_ln85_1

]]></Node>
<StgValue><ssdm name="select_ln85"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="3" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_82_8.split:16 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_addr = getelementptr i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7, i64 0, i64 %zext_ln80

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_addr"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="24" op_0_bw="3">
<![CDATA[
VITIS_LOOP_82_8.split:18 %col_sum_1_load = load i3 %col_sum_1_addr

]]></Node>
<StgValue><ssdm name="col_sum_1_load"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="38" op_0_bw="38" op_1_bw="24" op_2_bw="14">
<![CDATA[
VITIS_LOOP_82_8.split:19 %shl_ln85_1 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i24.i14, i24 %col_sum_1_load, i14 0

]]></Node>
<StgValue><ssdm name="shl_ln85_1"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
VITIS_LOOP_82_8.split:20 %tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %col_sum_1_load, i32 23

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
VITIS_LOOP_82_8.split:21 %sub_ln85_2 = sub i38 0, i38 %shl_ln85_1

]]></Node>
<StgValue><ssdm name="sub_ln85_2"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="16" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_82_8.split:22 %tmp_2 = partselect i16 @_ssdm_op_PartSelect.i16.i38.i32.i32, i38 %sub_ln85_2, i32 22, i32 37

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="17" op_0_bw="16">
<![CDATA[
VITIS_LOOP_82_8.split:23 %zext_ln85_2 = zext i16 %tmp_2

]]></Node>
<StgValue><ssdm name="zext_ln85_2"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
VITIS_LOOP_82_8.split:24 %sub_ln85_3 = sub i17 0, i17 %zext_ln85_2

]]></Node>
<StgValue><ssdm name="sub_ln85_3"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_82_8.split:25 %tmp_3 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %col_sum_1_load, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="17" op_0_bw="16">
<![CDATA[
VITIS_LOOP_82_8.split:26 %zext_ln85_3 = zext i16 %tmp_3

]]></Node>
<StgValue><ssdm name="zext_ln85_3"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
VITIS_LOOP_82_8.split:27 %select_ln85_1 = select i1 %tmp_9, i17 %sub_ln85_3, i17 %zext_ln85_3

]]></Node>
<StgValue><ssdm name="select_ln85_1"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="3" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_82_8.split:28 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_addr = getelementptr i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6, i64 0, i64 %zext_ln80

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_addr"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="24" op_0_bw="3">
<![CDATA[
VITIS_LOOP_82_8.split:30 %col_sum_2_load = load i3 %col_sum_2_addr

]]></Node>
<StgValue><ssdm name="col_sum_2_load"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="38" op_0_bw="38" op_1_bw="24" op_2_bw="14">
<![CDATA[
VITIS_LOOP_82_8.split:31 %shl_ln85_2 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i24.i14, i24 %col_sum_2_load, i14 0

]]></Node>
<StgValue><ssdm name="shl_ln85_2"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
VITIS_LOOP_82_8.split:32 %tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %col_sum_2_load, i32 23

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
VITIS_LOOP_82_8.split:33 %sub_ln85_4 = sub i38 0, i38 %shl_ln85_2

]]></Node>
<StgValue><ssdm name="sub_ln85_4"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="16" op_0_bw="16" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_82_8.split:34 %tmp_4 = partselect i16 @_ssdm_op_PartSelect.i16.i38.i32.i32, i38 %sub_ln85_4, i32 22, i32 37

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="17" op_0_bw="16">
<![CDATA[
VITIS_LOOP_82_8.split:35 %zext_ln85_4 = zext i16 %tmp_4

]]></Node>
<StgValue><ssdm name="zext_ln85_4"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
VITIS_LOOP_82_8.split:36 %sub_ln85_5 = sub i17 0, i17 %zext_ln85_4

]]></Node>
<StgValue><ssdm name="sub_ln85_5"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_82_8.split:37 %tmp_5 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %col_sum_2_load, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="17" op_0_bw="16">
<![CDATA[
VITIS_LOOP_82_8.split:38 %zext_ln85_5 = zext i16 %tmp_5

]]></Node>
<StgValue><ssdm name="zext_ln85_5"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
VITIS_LOOP_82_8.split:39 %select_ln85_2 = select i1 %tmp_10, i17 %sub_ln85_5, i17 %zext_ln85_5

]]></Node>
<StgValue><ssdm name="select_ln85_2"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="3" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_82_8.split:40 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_addr = getelementptr i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5, i64 0, i64 %zext_ln80

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_addr"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="24" op_0_bw="3">
<![CDATA[
VITIS_LOOP_82_8.split:42 %col_sum_3_load = load i3 %col_sum_3_addr

]]></Node>
<StgValue><ssdm name="col_sum_3_load"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="38" op_0_bw="38" op_1_bw="24" op_2_bw="14">
<![CDATA[
VITIS_LOOP_82_8.split:43 %shl_ln85_3 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i24.i14, i24 %col_sum_3_load, i14 0

]]></Node>
<StgValue><ssdm name="shl_ln85_3"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
VITIS_LOOP_82_8.split:44 %tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %col_sum_3_load, i32 23

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
VITIS_LOOP_82_8.split:45 %sub_ln85_6 = sub i38 0, i38 %shl_ln85_3

]]></Node>
<StgValue><ssdm name="sub_ln85_6"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="16" op_0_bw="16" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_82_8.split:46 %tmp_6 = partselect i16 @_ssdm_op_PartSelect.i16.i38.i32.i32, i38 %sub_ln85_6, i32 22, i32 37

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="17" op_0_bw="16">
<![CDATA[
VITIS_LOOP_82_8.split:47 %zext_ln85_6 = zext i16 %tmp_6

]]></Node>
<StgValue><ssdm name="zext_ln85_6"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
VITIS_LOOP_82_8.split:48 %sub_ln85_7 = sub i17 0, i17 %zext_ln85_6

]]></Node>
<StgValue><ssdm name="sub_ln85_7"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_82_8.split:49 %tmp_7 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %col_sum_3_load, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="17" op_0_bw="16">
<![CDATA[
VITIS_LOOP_82_8.split:50 %zext_ln85_7 = zext i16 %tmp_7

]]></Node>
<StgValue><ssdm name="zext_ln85_7"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
VITIS_LOOP_82_8.split:51 %select_ln85_3 = select i1 %tmp_11, i17 %sub_ln85_7, i17 %zext_ln85_7

]]></Node>
<StgValue><ssdm name="select_ln85_3"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="3" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_82_8.split:52 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_addr = getelementptr i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4, i64 0, i64 %zext_ln80

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_addr"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="24" op_0_bw="3">
<![CDATA[
VITIS_LOOP_82_8.split:54 %col_sum_4_load = load i3 %col_sum_4_addr

]]></Node>
<StgValue><ssdm name="col_sum_4_load"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="38" op_0_bw="38" op_1_bw="24" op_2_bw="14">
<![CDATA[
VITIS_LOOP_82_8.split:55 %shl_ln85_4 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i24.i14, i24 %col_sum_4_load, i14 0

]]></Node>
<StgValue><ssdm name="shl_ln85_4"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
VITIS_LOOP_82_8.split:56 %tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %col_sum_4_load, i32 23

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
VITIS_LOOP_82_8.split:57 %sub_ln85_8 = sub i38 0, i38 %shl_ln85_4

]]></Node>
<StgValue><ssdm name="sub_ln85_8"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="16" op_0_bw="16" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_82_8.split:58 %tmp_13 = partselect i16 @_ssdm_op_PartSelect.i16.i38.i32.i32, i38 %sub_ln85_8, i32 22, i32 37

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="17" op_0_bw="16">
<![CDATA[
VITIS_LOOP_82_8.split:59 %zext_ln85_8 = zext i16 %tmp_13

]]></Node>
<StgValue><ssdm name="zext_ln85_8"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
VITIS_LOOP_82_8.split:60 %sub_ln85_9 = sub i17 0, i17 %zext_ln85_8

]]></Node>
<StgValue><ssdm name="sub_ln85_9"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_82_8.split:61 %tmp_14 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %col_sum_4_load, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="17" op_0_bw="16">
<![CDATA[
VITIS_LOOP_82_8.split:62 %zext_ln85_9 = zext i16 %tmp_14

]]></Node>
<StgValue><ssdm name="zext_ln85_9"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
VITIS_LOOP_82_8.split:63 %select_ln85_4 = select i1 %tmp_12, i17 %sub_ln85_9, i17 %zext_ln85_9

]]></Node>
<StgValue><ssdm name="select_ln85_4"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="3" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_82_8.split:64 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_addr = getelementptr i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3, i64 0, i64 %zext_ln80

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_addr"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="24" op_0_bw="3">
<![CDATA[
VITIS_LOOP_82_8.split:66 %col_sum_5_load = load i3 %col_sum_5_addr

]]></Node>
<StgValue><ssdm name="col_sum_5_load"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="38" op_0_bw="38" op_1_bw="24" op_2_bw="14">
<![CDATA[
VITIS_LOOP_82_8.split:67 %shl_ln85_5 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i24.i14, i24 %col_sum_5_load, i14 0

]]></Node>
<StgValue><ssdm name="shl_ln85_5"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
VITIS_LOOP_82_8.split:68 %tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %col_sum_5_load, i32 23

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
VITIS_LOOP_82_8.split:69 %sub_ln85_10 = sub i38 0, i38 %shl_ln85_5

]]></Node>
<StgValue><ssdm name="sub_ln85_10"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="16" op_0_bw="16" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_82_8.split:70 %tmp_16 = partselect i16 @_ssdm_op_PartSelect.i16.i38.i32.i32, i38 %sub_ln85_10, i32 22, i32 37

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="17" op_0_bw="16">
<![CDATA[
VITIS_LOOP_82_8.split:71 %zext_ln85_10 = zext i16 %tmp_16

]]></Node>
<StgValue><ssdm name="zext_ln85_10"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
VITIS_LOOP_82_8.split:72 %sub_ln85_11 = sub i17 0, i17 %zext_ln85_10

]]></Node>
<StgValue><ssdm name="sub_ln85_11"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_82_8.split:73 %tmp_17 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %col_sum_5_load, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="17" op_0_bw="16">
<![CDATA[
VITIS_LOOP_82_8.split:74 %zext_ln85_11 = zext i16 %tmp_17

]]></Node>
<StgValue><ssdm name="zext_ln85_11"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
VITIS_LOOP_82_8.split:75 %select_ln85_5 = select i1 %tmp_15, i17 %sub_ln85_11, i17 %zext_ln85_11

]]></Node>
<StgValue><ssdm name="select_ln85_5"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="3" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_82_8.split:76 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_addr = getelementptr i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2, i64 0, i64 %zext_ln80

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_addr"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="24" op_0_bw="3">
<![CDATA[
VITIS_LOOP_82_8.split:78 %col_sum_6_load = load i3 %col_sum_6_addr

]]></Node>
<StgValue><ssdm name="col_sum_6_load"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="38" op_0_bw="38" op_1_bw="24" op_2_bw="14">
<![CDATA[
VITIS_LOOP_82_8.split:79 %shl_ln85_6 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i24.i14, i24 %col_sum_6_load, i14 0

]]></Node>
<StgValue><ssdm name="shl_ln85_6"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
VITIS_LOOP_82_8.split:80 %tmp_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %col_sum_6_load, i32 23

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
VITIS_LOOP_82_8.split:81 %sub_ln85_12 = sub i38 0, i38 %shl_ln85_6

]]></Node>
<StgValue><ssdm name="sub_ln85_12"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="16" op_0_bw="16" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_82_8.split:82 %tmp_19 = partselect i16 @_ssdm_op_PartSelect.i16.i38.i32.i32, i38 %sub_ln85_12, i32 22, i32 37

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="17" op_0_bw="16">
<![CDATA[
VITIS_LOOP_82_8.split:83 %zext_ln85_12 = zext i16 %tmp_19

]]></Node>
<StgValue><ssdm name="zext_ln85_12"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
VITIS_LOOP_82_8.split:84 %sub_ln85_13 = sub i17 0, i17 %zext_ln85_12

]]></Node>
<StgValue><ssdm name="sub_ln85_13"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_82_8.split:85 %tmp_20 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %col_sum_6_load, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="17" op_0_bw="16">
<![CDATA[
VITIS_LOOP_82_8.split:86 %zext_ln85_13 = zext i16 %tmp_20

]]></Node>
<StgValue><ssdm name="zext_ln85_13"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
VITIS_LOOP_82_8.split:87 %select_ln85_6 = select i1 %tmp_18, i17 %sub_ln85_13, i17 %zext_ln85_13

]]></Node>
<StgValue><ssdm name="select_ln85_6"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="3" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_82_8.split:88 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_addr = getelementptr i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1, i64 0, i64 %zext_ln80

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_addr"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="24" op_0_bw="3">
<![CDATA[
VITIS_LOOP_82_8.split:90 %col_sum_7_load = load i3 %col_sum_7_addr

]]></Node>
<StgValue><ssdm name="col_sum_7_load"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="38" op_0_bw="38" op_1_bw="24" op_2_bw="14">
<![CDATA[
VITIS_LOOP_82_8.split:91 %shl_ln85_7 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i24.i14, i24 %col_sum_7_load, i14 0

]]></Node>
<StgValue><ssdm name="shl_ln85_7"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
VITIS_LOOP_82_8.split:92 %tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %col_sum_7_load, i32 23

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
VITIS_LOOP_82_8.split:93 %sub_ln85_14 = sub i38 0, i38 %shl_ln85_7

]]></Node>
<StgValue><ssdm name="sub_ln85_14"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="16" op_0_bw="16" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_82_8.split:94 %tmp_22 = partselect i16 @_ssdm_op_PartSelect.i16.i38.i32.i32, i38 %sub_ln85_14, i32 22, i32 37

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="17" op_0_bw="16">
<![CDATA[
VITIS_LOOP_82_8.split:95 %zext_ln85_14 = zext i16 %tmp_22

]]></Node>
<StgValue><ssdm name="zext_ln85_14"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
VITIS_LOOP_82_8.split:96 %sub_ln85_15 = sub i17 0, i17 %zext_ln85_14

]]></Node>
<StgValue><ssdm name="sub_ln85_15"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_82_8.split:97 %tmp_23 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %col_sum_7_load, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="17" op_0_bw="16">
<![CDATA[
VITIS_LOOP_82_8.split:98 %zext_ln85_15 = zext i16 %tmp_23

]]></Node>
<StgValue><ssdm name="zext_ln85_15"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
VITIS_LOOP_82_8.split:99 %select_ln85_7 = select i1 %tmp_21, i17 %sub_ln85_15, i17 %zext_ln85_15

]]></Node>
<StgValue><ssdm name="select_ln85_7"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="3" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_82_8.split:100 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_addr = getelementptr i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem, i64 0, i64 %zext_ln80

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_addr"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="17" op_1_bw="3">
<![CDATA[
VITIS_LOOP_82_8.split:101 %store_ln85 = store i17 %select_ln85, i3 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_addr

]]></Node>
<StgValue><ssdm name="store_ln85"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="17" op_1_bw="3">
<![CDATA[
VITIS_LOOP_82_8.split:102 %store_ln85 = store i17 %select_ln85_1, i3 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_addr

]]></Node>
<StgValue><ssdm name="store_ln85"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="17" op_1_bw="3">
<![CDATA[
VITIS_LOOP_82_8.split:103 %store_ln85 = store i17 %select_ln85_2, i3 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_addr

]]></Node>
<StgValue><ssdm name="store_ln85"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="17" op_1_bw="3">
<![CDATA[
VITIS_LOOP_82_8.split:104 %store_ln85 = store i17 %select_ln85_3, i3 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_addr

]]></Node>
<StgValue><ssdm name="store_ln85"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="17" op_1_bw="3">
<![CDATA[
VITIS_LOOP_82_8.split:105 %store_ln85 = store i17 %select_ln85_4, i3 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_addr

]]></Node>
<StgValue><ssdm name="store_ln85"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="17" op_1_bw="3">
<![CDATA[
VITIS_LOOP_82_8.split:106 %store_ln85 = store i17 %select_ln85_5, i3 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_addr

]]></Node>
<StgValue><ssdm name="store_ln85"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="17" op_1_bw="3">
<![CDATA[
VITIS_LOOP_82_8.split:107 %store_ln85 = store i17 %select_ln85_6, i3 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_addr

]]></Node>
<StgValue><ssdm name="store_ln85"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="17" op_1_bw="3">
<![CDATA[
VITIS_LOOP_82_8.split:108 %store_ln85 = store i17 %select_ln85_7, i3 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_addr

]]></Node>
<StgValue><ssdm name="store_ln85"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_82_8.split:111 %br_ln80 = br void %VITIS_LOOP_82_8

]]></Node>
<StgValue><ssdm name="br_ln80"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="149" name="col_sum" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="col_sum"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="150" name="col_sum_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="col_sum_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="151" name="col_sum_2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="col_sum_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="152" name="col_sum_3" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="col_sum_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="153" name="col_sum_4" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="col_sum_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="154" name="col_sum_5" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="col_sum_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="155" name="col_sum_6" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="col_sum_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="156" name="col_sum_7" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="col_sum_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="157" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7" dir="1" iftype="1">
<core>RAM_1P_BRAM</core><StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</port>
<port id="158" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6" dir="1" iftype="1">
<core>RAM_1P_BRAM</core><StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</port>
<port id="159" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5" dir="1" iftype="1">
<core>RAM_1P_BRAM</core><StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</port>
<port id="160" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4" dir="1" iftype="1">
<core>RAM_1P_BRAM</core><StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</port>
<port id="161" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3" dir="1" iftype="1">
<core>RAM_1P_BRAM</core><StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</port>
<port id="162" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2" dir="1" iftype="1">
<core>RAM_1P_BRAM</core><StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</port>
<port id="163" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1" dir="1" iftype="1">
<core>RAM_1P_BRAM</core><StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</port>
<port id="164" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem" dir="1" iftype="1">
<core>RAM_1P_BRAM</core><StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="166" from="StgValue_165" to="j" fromId="165" toId="5">
</dataflow>
<dataflow id="168" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="167" toId="6">
</dataflow>
<dataflow id="169" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7" to="specmemcore_ln0" fromId="157" toId="6">
</dataflow>
<dataflow id="171" from="StgValue_170" to="specmemcore_ln0" fromId="170" toId="6">
</dataflow>
<dataflow id="173" from="StgValue_172" to="specmemcore_ln0" fromId="172" toId="6">
</dataflow>
<dataflow id="175" from="StgValue_174" to="specmemcore_ln0" fromId="174" toId="6">
</dataflow>
<dataflow id="176" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="167" toId="7">
</dataflow>
<dataflow id="177" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6" to="specmemcore_ln0" fromId="158" toId="7">
</dataflow>
<dataflow id="178" from="StgValue_170" to="specmemcore_ln0" fromId="170" toId="7">
</dataflow>
<dataflow id="179" from="StgValue_172" to="specmemcore_ln0" fromId="172" toId="7">
</dataflow>
<dataflow id="180" from="StgValue_174" to="specmemcore_ln0" fromId="174" toId="7">
</dataflow>
<dataflow id="181" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="167" toId="8">
</dataflow>
<dataflow id="182" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5" to="specmemcore_ln0" fromId="159" toId="8">
</dataflow>
<dataflow id="183" from="StgValue_170" to="specmemcore_ln0" fromId="170" toId="8">
</dataflow>
<dataflow id="184" from="StgValue_172" to="specmemcore_ln0" fromId="172" toId="8">
</dataflow>
<dataflow id="185" from="StgValue_174" to="specmemcore_ln0" fromId="174" toId="8">
</dataflow>
<dataflow id="186" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="167" toId="9">
</dataflow>
<dataflow id="187" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4" to="specmemcore_ln0" fromId="160" toId="9">
</dataflow>
<dataflow id="188" from="StgValue_170" to="specmemcore_ln0" fromId="170" toId="9">
</dataflow>
<dataflow id="189" from="StgValue_172" to="specmemcore_ln0" fromId="172" toId="9">
</dataflow>
<dataflow id="190" from="StgValue_174" to="specmemcore_ln0" fromId="174" toId="9">
</dataflow>
<dataflow id="191" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="167" toId="10">
</dataflow>
<dataflow id="192" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3" to="specmemcore_ln0" fromId="161" toId="10">
</dataflow>
<dataflow id="193" from="StgValue_170" to="specmemcore_ln0" fromId="170" toId="10">
</dataflow>
<dataflow id="194" from="StgValue_172" to="specmemcore_ln0" fromId="172" toId="10">
</dataflow>
<dataflow id="195" from="StgValue_174" to="specmemcore_ln0" fromId="174" toId="10">
</dataflow>
<dataflow id="196" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="167" toId="11">
</dataflow>
<dataflow id="197" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2" to="specmemcore_ln0" fromId="162" toId="11">
</dataflow>
<dataflow id="198" from="StgValue_170" to="specmemcore_ln0" fromId="170" toId="11">
</dataflow>
<dataflow id="199" from="StgValue_172" to="specmemcore_ln0" fromId="172" toId="11">
</dataflow>
<dataflow id="200" from="StgValue_174" to="specmemcore_ln0" fromId="174" toId="11">
</dataflow>
<dataflow id="201" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="167" toId="12">
</dataflow>
<dataflow id="202" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1" to="specmemcore_ln0" fromId="163" toId="12">
</dataflow>
<dataflow id="203" from="StgValue_170" to="specmemcore_ln0" fromId="170" toId="12">
</dataflow>
<dataflow id="204" from="StgValue_172" to="specmemcore_ln0" fromId="172" toId="12">
</dataflow>
<dataflow id="205" from="StgValue_174" to="specmemcore_ln0" fromId="174" toId="12">
</dataflow>
<dataflow id="206" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="167" toId="13">
</dataflow>
<dataflow id="207" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem" to="specmemcore_ln0" fromId="164" toId="13">
</dataflow>
<dataflow id="208" from="StgValue_170" to="specmemcore_ln0" fromId="170" toId="13">
</dataflow>
<dataflow id="209" from="StgValue_172" to="specmemcore_ln0" fromId="172" toId="13">
</dataflow>
<dataflow id="210" from="StgValue_174" to="specmemcore_ln0" fromId="174" toId="13">
</dataflow>
<dataflow id="212" from="StgValue_211" to="store_ln84" fromId="211" toId="14">
</dataflow>
<dataflow id="213" from="j" to="store_ln84" fromId="5" toId="14">
</dataflow>
<dataflow id="214" from="j" to="jb" fromId="5" toId="16">
</dataflow>
<dataflow id="216" from="_ssdm_op_BitSelect.i1.i7.i32" to="tmp" fromId="215" toId="17">
</dataflow>
<dataflow id="217" from="jb" to="tmp" fromId="16" toId="17">
</dataflow>
<dataflow id="219" from="StgValue_218" to="tmp" fromId="218" toId="17">
</dataflow>
<dataflow id="220" from="tmp" to="br_ln80" fromId="17" toId="18">
</dataflow>
<dataflow id="222" from="_ssdm_op_PartSelect.i3.i7.i32.i32" to="lshr_ln3" fromId="221" toId="19">
</dataflow>
<dataflow id="223" from="jb" to="lshr_ln3" fromId="16" toId="19">
</dataflow>
<dataflow id="225" from="StgValue_224" to="lshr_ln3" fromId="224" toId="19">
</dataflow>
<dataflow id="227" from="StgValue_226" to="lshr_ln3" fromId="226" toId="19">
</dataflow>
<dataflow id="228" from="lshr_ln3" to="zext_ln80" fromId="19" toId="20">
</dataflow>
<dataflow id="229" from="col_sum" to="col_sum_addr" fromId="149" toId="21">
</dataflow>
<dataflow id="231" from="StgValue_230" to="col_sum_addr" fromId="230" toId="21">
</dataflow>
<dataflow id="232" from="zext_ln80" to="col_sum_addr" fromId="20" toId="21">
</dataflow>
<dataflow id="233" from="col_sum_addr" to="col_sum_load" fromId="21" toId="22">
</dataflow>
<dataflow id="234" from="col_sum_1" to="col_sum_1_addr" fromId="150" toId="23">
</dataflow>
<dataflow id="235" from="StgValue_230" to="col_sum_1_addr" fromId="230" toId="23">
</dataflow>
<dataflow id="236" from="zext_ln80" to="col_sum_1_addr" fromId="20" toId="23">
</dataflow>
<dataflow id="237" from="col_sum_1_addr" to="col_sum_1_load" fromId="23" toId="24">
</dataflow>
<dataflow id="238" from="col_sum_2" to="col_sum_2_addr" fromId="151" toId="25">
</dataflow>
<dataflow id="239" from="StgValue_230" to="col_sum_2_addr" fromId="230" toId="25">
</dataflow>
<dataflow id="240" from="zext_ln80" to="col_sum_2_addr" fromId="20" toId="25">
</dataflow>
<dataflow id="241" from="col_sum_2_addr" to="col_sum_2_load" fromId="25" toId="26">
</dataflow>
<dataflow id="242" from="col_sum_3" to="col_sum_3_addr" fromId="152" toId="27">
</dataflow>
<dataflow id="243" from="StgValue_230" to="col_sum_3_addr" fromId="230" toId="27">
</dataflow>
<dataflow id="244" from="zext_ln80" to="col_sum_3_addr" fromId="20" toId="27">
</dataflow>
<dataflow id="245" from="col_sum_3_addr" to="col_sum_3_load" fromId="27" toId="28">
</dataflow>
<dataflow id="246" from="col_sum_4" to="col_sum_4_addr" fromId="153" toId="29">
</dataflow>
<dataflow id="247" from="StgValue_230" to="col_sum_4_addr" fromId="230" toId="29">
</dataflow>
<dataflow id="248" from="zext_ln80" to="col_sum_4_addr" fromId="20" toId="29">
</dataflow>
<dataflow id="249" from="col_sum_4_addr" to="col_sum_4_load" fromId="29" toId="30">
</dataflow>
<dataflow id="250" from="col_sum_5" to="col_sum_5_addr" fromId="154" toId="31">
</dataflow>
<dataflow id="251" from="StgValue_230" to="col_sum_5_addr" fromId="230" toId="31">
</dataflow>
<dataflow id="252" from="zext_ln80" to="col_sum_5_addr" fromId="20" toId="31">
</dataflow>
<dataflow id="253" from="col_sum_5_addr" to="col_sum_5_load" fromId="31" toId="32">
</dataflow>
<dataflow id="254" from="col_sum_6" to="col_sum_6_addr" fromId="155" toId="33">
</dataflow>
<dataflow id="255" from="StgValue_230" to="col_sum_6_addr" fromId="230" toId="33">
</dataflow>
<dataflow id="256" from="zext_ln80" to="col_sum_6_addr" fromId="20" toId="33">
</dataflow>
<dataflow id="257" from="col_sum_6_addr" to="col_sum_6_load" fromId="33" toId="34">
</dataflow>
<dataflow id="258" from="col_sum_7" to="col_sum_7_addr" fromId="156" toId="35">
</dataflow>
<dataflow id="259" from="StgValue_230" to="col_sum_7_addr" fromId="230" toId="35">
</dataflow>
<dataflow id="260" from="zext_ln80" to="col_sum_7_addr" fromId="20" toId="35">
</dataflow>
<dataflow id="261" from="col_sum_7_addr" to="col_sum_7_load" fromId="35" toId="36">
</dataflow>
<dataflow id="262" from="jb" to="add_ln80" fromId="16" toId="37">
</dataflow>
<dataflow id="264" from="StgValue_263" to="add_ln80" fromId="263" toId="37">
</dataflow>
<dataflow id="265" from="add_ln80" to="store_ln84" fromId="37" toId="38">
</dataflow>
<dataflow id="266" from="j" to="store_ln84" fromId="5" toId="38">
</dataflow>
<dataflow id="268" from="_ssdm_op_SpecPipeline" to="specpipeline_ln81" fromId="267" toId="39">
</dataflow>
<dataflow id="269" from="StgValue_165" to="specpipeline_ln81" fromId="165" toId="39">
</dataflow>
<dataflow id="271" from="StgValue_270" to="specpipeline_ln81" fromId="270" toId="39">
</dataflow>
<dataflow id="272" from="StgValue_270" to="specpipeline_ln81" fromId="270" toId="39">
</dataflow>
<dataflow id="273" from="StgValue_270" to="specpipeline_ln81" fromId="270" toId="39">
</dataflow>
<dataflow id="275" from="empty_6" to="specpipeline_ln81" fromId="274" toId="39">
</dataflow>
<dataflow id="277" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln80" fromId="276" toId="40">
</dataflow>
<dataflow id="279" from="StgValue_278" to="speclooptripcount_ln80" fromId="278" toId="40">
</dataflow>
<dataflow id="280" from="StgValue_278" to="speclooptripcount_ln80" fromId="278" toId="40">
</dataflow>
<dataflow id="281" from="StgValue_278" to="speclooptripcount_ln80" fromId="278" toId="40">
</dataflow>
<dataflow id="283" from="_ssdm_op_SpecLoopName" to="specloopname_ln80" fromId="282" toId="41">
</dataflow>
<dataflow id="285" from="empty_9" to="specloopname_ln80" fromId="284" toId="41">
</dataflow>
<dataflow id="286" from="col_sum_addr" to="col_sum_load" fromId="21" toId="42">
</dataflow>
<dataflow id="288" from="_ssdm_op_BitConcatenate.i38.i24.i14" to="shl_ln1" fromId="287" toId="43">
</dataflow>
<dataflow id="289" from="col_sum_load" to="shl_ln1" fromId="42" toId="43">
</dataflow>
<dataflow id="291" from="StgValue_290" to="shl_ln1" fromId="290" toId="43">
</dataflow>
<dataflow id="293" from="_ssdm_op_BitSelect.i1.i24.i32" to="tmp_8" fromId="292" toId="44">
</dataflow>
<dataflow id="294" from="col_sum_load" to="tmp_8" fromId="42" toId="44">
</dataflow>
<dataflow id="296" from="StgValue_295" to="tmp_8" fromId="295" toId="44">
</dataflow>
<dataflow id="298" from="StgValue_297" to="sub_ln85" fromId="297" toId="45">
</dataflow>
<dataflow id="299" from="shl_ln1" to="sub_ln85" fromId="43" toId="45">
</dataflow>
<dataflow id="301" from="_ssdm_op_PartSelect.i16.i38.i32.i32" to="tmp_s" fromId="300" toId="46">
</dataflow>
<dataflow id="302" from="sub_ln85" to="tmp_s" fromId="45" toId="46">
</dataflow>
<dataflow id="304" from="StgValue_303" to="tmp_s" fromId="303" toId="46">
</dataflow>
<dataflow id="306" from="StgValue_305" to="tmp_s" fromId="305" toId="46">
</dataflow>
<dataflow id="307" from="tmp_s" to="zext_ln85" fromId="46" toId="47">
</dataflow>
<dataflow id="309" from="StgValue_308" to="sub_ln85_1" fromId="308" toId="48">
</dataflow>
<dataflow id="310" from="zext_ln85" to="sub_ln85_1" fromId="47" toId="48">
</dataflow>
<dataflow id="312" from="_ssdm_op_PartSelect.i16.i24.i32.i32" to="tmp_1" fromId="311" toId="49">
</dataflow>
<dataflow id="313" from="col_sum_load" to="tmp_1" fromId="42" toId="49">
</dataflow>
<dataflow id="315" from="StgValue_314" to="tmp_1" fromId="314" toId="49">
</dataflow>
<dataflow id="316" from="StgValue_295" to="tmp_1" fromId="295" toId="49">
</dataflow>
<dataflow id="317" from="tmp_1" to="zext_ln85_1" fromId="49" toId="50">
</dataflow>
<dataflow id="318" from="tmp_8" to="select_ln85" fromId="44" toId="51">
</dataflow>
<dataflow id="319" from="sub_ln85_1" to="select_ln85" fromId="48" toId="51">
</dataflow>
<dataflow id="320" from="zext_ln85_1" to="select_ln85" fromId="50" toId="51">
</dataflow>
<dataflow id="321" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_addr" fromId="157" toId="52">
</dataflow>
<dataflow id="322" from="StgValue_230" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_addr" fromId="230" toId="52">
</dataflow>
<dataflow id="323" from="zext_ln80" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_addr" fromId="20" toId="52">
</dataflow>
<dataflow id="324" from="col_sum_1_addr" to="col_sum_1_load" fromId="23" toId="53">
</dataflow>
<dataflow id="325" from="_ssdm_op_BitConcatenate.i38.i24.i14" to="shl_ln85_1" fromId="287" toId="54">
</dataflow>
<dataflow id="326" from="col_sum_1_load" to="shl_ln85_1" fromId="53" toId="54">
</dataflow>
<dataflow id="327" from="StgValue_290" to="shl_ln85_1" fromId="290" toId="54">
</dataflow>
<dataflow id="328" from="_ssdm_op_BitSelect.i1.i24.i32" to="tmp_9" fromId="292" toId="55">
</dataflow>
<dataflow id="329" from="col_sum_1_load" to="tmp_9" fromId="53" toId="55">
</dataflow>
<dataflow id="330" from="StgValue_295" to="tmp_9" fromId="295" toId="55">
</dataflow>
<dataflow id="331" from="StgValue_297" to="sub_ln85_2" fromId="297" toId="56">
</dataflow>
<dataflow id="332" from="shl_ln85_1" to="sub_ln85_2" fromId="54" toId="56">
</dataflow>
<dataflow id="333" from="_ssdm_op_PartSelect.i16.i38.i32.i32" to="tmp_2" fromId="300" toId="57">
</dataflow>
<dataflow id="334" from="sub_ln85_2" to="tmp_2" fromId="56" toId="57">
</dataflow>
<dataflow id="335" from="StgValue_303" to="tmp_2" fromId="303" toId="57">
</dataflow>
<dataflow id="336" from="StgValue_305" to="tmp_2" fromId="305" toId="57">
</dataflow>
<dataflow id="337" from="tmp_2" to="zext_ln85_2" fromId="57" toId="58">
</dataflow>
<dataflow id="338" from="StgValue_308" to="sub_ln85_3" fromId="308" toId="59">
</dataflow>
<dataflow id="339" from="zext_ln85_2" to="sub_ln85_3" fromId="58" toId="59">
</dataflow>
<dataflow id="340" from="_ssdm_op_PartSelect.i16.i24.i32.i32" to="tmp_3" fromId="311" toId="60">
</dataflow>
<dataflow id="341" from="col_sum_1_load" to="tmp_3" fromId="53" toId="60">
</dataflow>
<dataflow id="342" from="StgValue_314" to="tmp_3" fromId="314" toId="60">
</dataflow>
<dataflow id="343" from="StgValue_295" to="tmp_3" fromId="295" toId="60">
</dataflow>
<dataflow id="344" from="tmp_3" to="zext_ln85_3" fromId="60" toId="61">
</dataflow>
<dataflow id="345" from="tmp_9" to="select_ln85_1" fromId="55" toId="62">
</dataflow>
<dataflow id="346" from="sub_ln85_3" to="select_ln85_1" fromId="59" toId="62">
</dataflow>
<dataflow id="347" from="zext_ln85_3" to="select_ln85_1" fromId="61" toId="62">
</dataflow>
<dataflow id="348" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_addr" fromId="158" toId="63">
</dataflow>
<dataflow id="349" from="StgValue_230" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_addr" fromId="230" toId="63">
</dataflow>
<dataflow id="350" from="zext_ln80" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_addr" fromId="20" toId="63">
</dataflow>
<dataflow id="351" from="col_sum_2_addr" to="col_sum_2_load" fromId="25" toId="64">
</dataflow>
<dataflow id="352" from="_ssdm_op_BitConcatenate.i38.i24.i14" to="shl_ln85_2" fromId="287" toId="65">
</dataflow>
<dataflow id="353" from="col_sum_2_load" to="shl_ln85_2" fromId="64" toId="65">
</dataflow>
<dataflow id="354" from="StgValue_290" to="shl_ln85_2" fromId="290" toId="65">
</dataflow>
<dataflow id="355" from="_ssdm_op_BitSelect.i1.i24.i32" to="tmp_10" fromId="292" toId="66">
</dataflow>
<dataflow id="356" from="col_sum_2_load" to="tmp_10" fromId="64" toId="66">
</dataflow>
<dataflow id="357" from="StgValue_295" to="tmp_10" fromId="295" toId="66">
</dataflow>
<dataflow id="358" from="StgValue_297" to="sub_ln85_4" fromId="297" toId="67">
</dataflow>
<dataflow id="359" from="shl_ln85_2" to="sub_ln85_4" fromId="65" toId="67">
</dataflow>
<dataflow id="360" from="_ssdm_op_PartSelect.i16.i38.i32.i32" to="tmp_4" fromId="300" toId="68">
</dataflow>
<dataflow id="361" from="sub_ln85_4" to="tmp_4" fromId="67" toId="68">
</dataflow>
<dataflow id="362" from="StgValue_303" to="tmp_4" fromId="303" toId="68">
</dataflow>
<dataflow id="363" from="StgValue_305" to="tmp_4" fromId="305" toId="68">
</dataflow>
<dataflow id="364" from="tmp_4" to="zext_ln85_4" fromId="68" toId="69">
</dataflow>
<dataflow id="365" from="StgValue_308" to="sub_ln85_5" fromId="308" toId="70">
</dataflow>
<dataflow id="366" from="zext_ln85_4" to="sub_ln85_5" fromId="69" toId="70">
</dataflow>
<dataflow id="367" from="_ssdm_op_PartSelect.i16.i24.i32.i32" to="tmp_5" fromId="311" toId="71">
</dataflow>
<dataflow id="368" from="col_sum_2_load" to="tmp_5" fromId="64" toId="71">
</dataflow>
<dataflow id="369" from="StgValue_314" to="tmp_5" fromId="314" toId="71">
</dataflow>
<dataflow id="370" from="StgValue_295" to="tmp_5" fromId="295" toId="71">
</dataflow>
<dataflow id="371" from="tmp_5" to="zext_ln85_5" fromId="71" toId="72">
</dataflow>
<dataflow id="372" from="tmp_10" to="select_ln85_2" fromId="66" toId="73">
</dataflow>
<dataflow id="373" from="sub_ln85_5" to="select_ln85_2" fromId="70" toId="73">
</dataflow>
<dataflow id="374" from="zext_ln85_5" to="select_ln85_2" fromId="72" toId="73">
</dataflow>
<dataflow id="375" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_addr" fromId="159" toId="74">
</dataflow>
<dataflow id="376" from="StgValue_230" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_addr" fromId="230" toId="74">
</dataflow>
<dataflow id="377" from="zext_ln80" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_addr" fromId="20" toId="74">
</dataflow>
<dataflow id="378" from="col_sum_3_addr" to="col_sum_3_load" fromId="27" toId="75">
</dataflow>
<dataflow id="379" from="_ssdm_op_BitConcatenate.i38.i24.i14" to="shl_ln85_3" fromId="287" toId="76">
</dataflow>
<dataflow id="380" from="col_sum_3_load" to="shl_ln85_3" fromId="75" toId="76">
</dataflow>
<dataflow id="381" from="StgValue_290" to="shl_ln85_3" fromId="290" toId="76">
</dataflow>
<dataflow id="382" from="_ssdm_op_BitSelect.i1.i24.i32" to="tmp_11" fromId="292" toId="77">
</dataflow>
<dataflow id="383" from="col_sum_3_load" to="tmp_11" fromId="75" toId="77">
</dataflow>
<dataflow id="384" from="StgValue_295" to="tmp_11" fromId="295" toId="77">
</dataflow>
<dataflow id="385" from="StgValue_297" to="sub_ln85_6" fromId="297" toId="78">
</dataflow>
<dataflow id="386" from="shl_ln85_3" to="sub_ln85_6" fromId="76" toId="78">
</dataflow>
<dataflow id="387" from="_ssdm_op_PartSelect.i16.i38.i32.i32" to="tmp_6" fromId="300" toId="79">
</dataflow>
<dataflow id="388" from="sub_ln85_6" to="tmp_6" fromId="78" toId="79">
</dataflow>
<dataflow id="389" from="StgValue_303" to="tmp_6" fromId="303" toId="79">
</dataflow>
<dataflow id="390" from="StgValue_305" to="tmp_6" fromId="305" toId="79">
</dataflow>
<dataflow id="391" from="tmp_6" to="zext_ln85_6" fromId="79" toId="80">
</dataflow>
<dataflow id="392" from="StgValue_308" to="sub_ln85_7" fromId="308" toId="81">
</dataflow>
<dataflow id="393" from="zext_ln85_6" to="sub_ln85_7" fromId="80" toId="81">
</dataflow>
<dataflow id="394" from="_ssdm_op_PartSelect.i16.i24.i32.i32" to="tmp_7" fromId="311" toId="82">
</dataflow>
<dataflow id="395" from="col_sum_3_load" to="tmp_7" fromId="75" toId="82">
</dataflow>
<dataflow id="396" from="StgValue_314" to="tmp_7" fromId="314" toId="82">
</dataflow>
<dataflow id="397" from="StgValue_295" to="tmp_7" fromId="295" toId="82">
</dataflow>
<dataflow id="398" from="tmp_7" to="zext_ln85_7" fromId="82" toId="83">
</dataflow>
<dataflow id="399" from="tmp_11" to="select_ln85_3" fromId="77" toId="84">
</dataflow>
<dataflow id="400" from="sub_ln85_7" to="select_ln85_3" fromId="81" toId="84">
</dataflow>
<dataflow id="401" from="zext_ln85_7" to="select_ln85_3" fromId="83" toId="84">
</dataflow>
<dataflow id="402" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_addr" fromId="160" toId="85">
</dataflow>
<dataflow id="403" from="StgValue_230" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_addr" fromId="230" toId="85">
</dataflow>
<dataflow id="404" from="zext_ln80" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_addr" fromId="20" toId="85">
</dataflow>
<dataflow id="405" from="col_sum_4_addr" to="col_sum_4_load" fromId="29" toId="86">
</dataflow>
<dataflow id="406" from="_ssdm_op_BitConcatenate.i38.i24.i14" to="shl_ln85_4" fromId="287" toId="87">
</dataflow>
<dataflow id="407" from="col_sum_4_load" to="shl_ln85_4" fromId="86" toId="87">
</dataflow>
<dataflow id="408" from="StgValue_290" to="shl_ln85_4" fromId="290" toId="87">
</dataflow>
<dataflow id="409" from="_ssdm_op_BitSelect.i1.i24.i32" to="tmp_12" fromId="292" toId="88">
</dataflow>
<dataflow id="410" from="col_sum_4_load" to="tmp_12" fromId="86" toId="88">
</dataflow>
<dataflow id="411" from="StgValue_295" to="tmp_12" fromId="295" toId="88">
</dataflow>
<dataflow id="412" from="StgValue_297" to="sub_ln85_8" fromId="297" toId="89">
</dataflow>
<dataflow id="413" from="shl_ln85_4" to="sub_ln85_8" fromId="87" toId="89">
</dataflow>
<dataflow id="414" from="_ssdm_op_PartSelect.i16.i38.i32.i32" to="tmp_13" fromId="300" toId="90">
</dataflow>
<dataflow id="415" from="sub_ln85_8" to="tmp_13" fromId="89" toId="90">
</dataflow>
<dataflow id="416" from="StgValue_303" to="tmp_13" fromId="303" toId="90">
</dataflow>
<dataflow id="417" from="StgValue_305" to="tmp_13" fromId="305" toId="90">
</dataflow>
<dataflow id="418" from="tmp_13" to="zext_ln85_8" fromId="90" toId="91">
</dataflow>
<dataflow id="419" from="StgValue_308" to="sub_ln85_9" fromId="308" toId="92">
</dataflow>
<dataflow id="420" from="zext_ln85_8" to="sub_ln85_9" fromId="91" toId="92">
</dataflow>
<dataflow id="421" from="_ssdm_op_PartSelect.i16.i24.i32.i32" to="tmp_14" fromId="311" toId="93">
</dataflow>
<dataflow id="422" from="col_sum_4_load" to="tmp_14" fromId="86" toId="93">
</dataflow>
<dataflow id="423" from="StgValue_314" to="tmp_14" fromId="314" toId="93">
</dataflow>
<dataflow id="424" from="StgValue_295" to="tmp_14" fromId="295" toId="93">
</dataflow>
<dataflow id="425" from="tmp_14" to="zext_ln85_9" fromId="93" toId="94">
</dataflow>
<dataflow id="426" from="tmp_12" to="select_ln85_4" fromId="88" toId="95">
</dataflow>
<dataflow id="427" from="sub_ln85_9" to="select_ln85_4" fromId="92" toId="95">
</dataflow>
<dataflow id="428" from="zext_ln85_9" to="select_ln85_4" fromId="94" toId="95">
</dataflow>
<dataflow id="429" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_addr" fromId="161" toId="96">
</dataflow>
<dataflow id="430" from="StgValue_230" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_addr" fromId="230" toId="96">
</dataflow>
<dataflow id="431" from="zext_ln80" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_addr" fromId="20" toId="96">
</dataflow>
<dataflow id="432" from="col_sum_5_addr" to="col_sum_5_load" fromId="31" toId="97">
</dataflow>
<dataflow id="433" from="_ssdm_op_BitConcatenate.i38.i24.i14" to="shl_ln85_5" fromId="287" toId="98">
</dataflow>
<dataflow id="434" from="col_sum_5_load" to="shl_ln85_5" fromId="97" toId="98">
</dataflow>
<dataflow id="435" from="StgValue_290" to="shl_ln85_5" fromId="290" toId="98">
</dataflow>
<dataflow id="436" from="_ssdm_op_BitSelect.i1.i24.i32" to="tmp_15" fromId="292" toId="99">
</dataflow>
<dataflow id="437" from="col_sum_5_load" to="tmp_15" fromId="97" toId="99">
</dataflow>
<dataflow id="438" from="StgValue_295" to="tmp_15" fromId="295" toId="99">
</dataflow>
<dataflow id="439" from="StgValue_297" to="sub_ln85_10" fromId="297" toId="100">
</dataflow>
<dataflow id="440" from="shl_ln85_5" to="sub_ln85_10" fromId="98" toId="100">
</dataflow>
<dataflow id="441" from="_ssdm_op_PartSelect.i16.i38.i32.i32" to="tmp_16" fromId="300" toId="101">
</dataflow>
<dataflow id="442" from="sub_ln85_10" to="tmp_16" fromId="100" toId="101">
</dataflow>
<dataflow id="443" from="StgValue_303" to="tmp_16" fromId="303" toId="101">
</dataflow>
<dataflow id="444" from="StgValue_305" to="tmp_16" fromId="305" toId="101">
</dataflow>
<dataflow id="445" from="tmp_16" to="zext_ln85_10" fromId="101" toId="102">
</dataflow>
<dataflow id="446" from="StgValue_308" to="sub_ln85_11" fromId="308" toId="103">
</dataflow>
<dataflow id="447" from="zext_ln85_10" to="sub_ln85_11" fromId="102" toId="103">
</dataflow>
<dataflow id="448" from="_ssdm_op_PartSelect.i16.i24.i32.i32" to="tmp_17" fromId="311" toId="104">
</dataflow>
<dataflow id="449" from="col_sum_5_load" to="tmp_17" fromId="97" toId="104">
</dataflow>
<dataflow id="450" from="StgValue_314" to="tmp_17" fromId="314" toId="104">
</dataflow>
<dataflow id="451" from="StgValue_295" to="tmp_17" fromId="295" toId="104">
</dataflow>
<dataflow id="452" from="tmp_17" to="zext_ln85_11" fromId="104" toId="105">
</dataflow>
<dataflow id="453" from="tmp_15" to="select_ln85_5" fromId="99" toId="106">
</dataflow>
<dataflow id="454" from="sub_ln85_11" to="select_ln85_5" fromId="103" toId="106">
</dataflow>
<dataflow id="455" from="zext_ln85_11" to="select_ln85_5" fromId="105" toId="106">
</dataflow>
<dataflow id="456" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_addr" fromId="162" toId="107">
</dataflow>
<dataflow id="457" from="StgValue_230" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_addr" fromId="230" toId="107">
</dataflow>
<dataflow id="458" from="zext_ln80" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_addr" fromId="20" toId="107">
</dataflow>
<dataflow id="459" from="col_sum_6_addr" to="col_sum_6_load" fromId="33" toId="108">
</dataflow>
<dataflow id="460" from="_ssdm_op_BitConcatenate.i38.i24.i14" to="shl_ln85_6" fromId="287" toId="109">
</dataflow>
<dataflow id="461" from="col_sum_6_load" to="shl_ln85_6" fromId="108" toId="109">
</dataflow>
<dataflow id="462" from="StgValue_290" to="shl_ln85_6" fromId="290" toId="109">
</dataflow>
<dataflow id="463" from="_ssdm_op_BitSelect.i1.i24.i32" to="tmp_18" fromId="292" toId="110">
</dataflow>
<dataflow id="464" from="col_sum_6_load" to="tmp_18" fromId="108" toId="110">
</dataflow>
<dataflow id="465" from="StgValue_295" to="tmp_18" fromId="295" toId="110">
</dataflow>
<dataflow id="466" from="StgValue_297" to="sub_ln85_12" fromId="297" toId="111">
</dataflow>
<dataflow id="467" from="shl_ln85_6" to="sub_ln85_12" fromId="109" toId="111">
</dataflow>
<dataflow id="468" from="_ssdm_op_PartSelect.i16.i38.i32.i32" to="tmp_19" fromId="300" toId="112">
</dataflow>
<dataflow id="469" from="sub_ln85_12" to="tmp_19" fromId="111" toId="112">
</dataflow>
<dataflow id="470" from="StgValue_303" to="tmp_19" fromId="303" toId="112">
</dataflow>
<dataflow id="471" from="StgValue_305" to="tmp_19" fromId="305" toId="112">
</dataflow>
<dataflow id="472" from="tmp_19" to="zext_ln85_12" fromId="112" toId="113">
</dataflow>
<dataflow id="473" from="StgValue_308" to="sub_ln85_13" fromId="308" toId="114">
</dataflow>
<dataflow id="474" from="zext_ln85_12" to="sub_ln85_13" fromId="113" toId="114">
</dataflow>
<dataflow id="475" from="_ssdm_op_PartSelect.i16.i24.i32.i32" to="tmp_20" fromId="311" toId="115">
</dataflow>
<dataflow id="476" from="col_sum_6_load" to="tmp_20" fromId="108" toId="115">
</dataflow>
<dataflow id="477" from="StgValue_314" to="tmp_20" fromId="314" toId="115">
</dataflow>
<dataflow id="478" from="StgValue_295" to="tmp_20" fromId="295" toId="115">
</dataflow>
<dataflow id="479" from="tmp_20" to="zext_ln85_13" fromId="115" toId="116">
</dataflow>
<dataflow id="480" from="tmp_18" to="select_ln85_6" fromId="110" toId="117">
</dataflow>
<dataflow id="481" from="sub_ln85_13" to="select_ln85_6" fromId="114" toId="117">
</dataflow>
<dataflow id="482" from="zext_ln85_13" to="select_ln85_6" fromId="116" toId="117">
</dataflow>
<dataflow id="483" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_addr" fromId="163" toId="118">
</dataflow>
<dataflow id="484" from="StgValue_230" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_addr" fromId="230" toId="118">
</dataflow>
<dataflow id="485" from="zext_ln80" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_addr" fromId="20" toId="118">
</dataflow>
<dataflow id="486" from="col_sum_7_addr" to="col_sum_7_load" fromId="35" toId="119">
</dataflow>
<dataflow id="487" from="_ssdm_op_BitConcatenate.i38.i24.i14" to="shl_ln85_7" fromId="287" toId="120">
</dataflow>
<dataflow id="488" from="col_sum_7_load" to="shl_ln85_7" fromId="119" toId="120">
</dataflow>
<dataflow id="489" from="StgValue_290" to="shl_ln85_7" fromId="290" toId="120">
</dataflow>
<dataflow id="490" from="_ssdm_op_BitSelect.i1.i24.i32" to="tmp_21" fromId="292" toId="121">
</dataflow>
<dataflow id="491" from="col_sum_7_load" to="tmp_21" fromId="119" toId="121">
</dataflow>
<dataflow id="492" from="StgValue_295" to="tmp_21" fromId="295" toId="121">
</dataflow>
<dataflow id="493" from="StgValue_297" to="sub_ln85_14" fromId="297" toId="122">
</dataflow>
<dataflow id="494" from="shl_ln85_7" to="sub_ln85_14" fromId="120" toId="122">
</dataflow>
<dataflow id="495" from="_ssdm_op_PartSelect.i16.i38.i32.i32" to="tmp_22" fromId="300" toId="123">
</dataflow>
<dataflow id="496" from="sub_ln85_14" to="tmp_22" fromId="122" toId="123">
</dataflow>
<dataflow id="497" from="StgValue_303" to="tmp_22" fromId="303" toId="123">
</dataflow>
<dataflow id="498" from="StgValue_305" to="tmp_22" fromId="305" toId="123">
</dataflow>
<dataflow id="499" from="tmp_22" to="zext_ln85_14" fromId="123" toId="124">
</dataflow>
<dataflow id="500" from="StgValue_308" to="sub_ln85_15" fromId="308" toId="125">
</dataflow>
<dataflow id="501" from="zext_ln85_14" to="sub_ln85_15" fromId="124" toId="125">
</dataflow>
<dataflow id="502" from="_ssdm_op_PartSelect.i16.i24.i32.i32" to="tmp_23" fromId="311" toId="126">
</dataflow>
<dataflow id="503" from="col_sum_7_load" to="tmp_23" fromId="119" toId="126">
</dataflow>
<dataflow id="504" from="StgValue_314" to="tmp_23" fromId="314" toId="126">
</dataflow>
<dataflow id="505" from="StgValue_295" to="tmp_23" fromId="295" toId="126">
</dataflow>
<dataflow id="506" from="tmp_23" to="zext_ln85_15" fromId="126" toId="127">
</dataflow>
<dataflow id="507" from="tmp_21" to="select_ln85_7" fromId="121" toId="128">
</dataflow>
<dataflow id="508" from="sub_ln85_15" to="select_ln85_7" fromId="125" toId="128">
</dataflow>
<dataflow id="509" from="zext_ln85_15" to="select_ln85_7" fromId="127" toId="128">
</dataflow>
<dataflow id="510" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_addr" fromId="164" toId="129">
</dataflow>
<dataflow id="511" from="StgValue_230" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_addr" fromId="230" toId="129">
</dataflow>
<dataflow id="512" from="zext_ln80" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_addr" fromId="20" toId="129">
</dataflow>
<dataflow id="513" from="select_ln85" to="store_ln85" fromId="51" toId="130">
</dataflow>
<dataflow id="514" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_addr" to="store_ln85" fromId="52" toId="130">
</dataflow>
<dataflow id="515" from="select_ln85_1" to="store_ln85" fromId="62" toId="131">
</dataflow>
<dataflow id="516" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_addr" to="store_ln85" fromId="63" toId="131">
</dataflow>
<dataflow id="517" from="select_ln85_2" to="store_ln85" fromId="73" toId="132">
</dataflow>
<dataflow id="518" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_addr" to="store_ln85" fromId="74" toId="132">
</dataflow>
<dataflow id="519" from="select_ln85_3" to="store_ln85" fromId="84" toId="133">
</dataflow>
<dataflow id="520" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_addr" to="store_ln85" fromId="85" toId="133">
</dataflow>
<dataflow id="521" from="select_ln85_4" to="store_ln85" fromId="95" toId="134">
</dataflow>
<dataflow id="522" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_addr" to="store_ln85" fromId="96" toId="134">
</dataflow>
<dataflow id="523" from="select_ln85_5" to="store_ln85" fromId="106" toId="135">
</dataflow>
<dataflow id="524" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_addr" to="store_ln85" fromId="107" toId="135">
</dataflow>
<dataflow id="525" from="select_ln85_6" to="store_ln85" fromId="117" toId="136">
</dataflow>
<dataflow id="526" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_addr" to="store_ln85" fromId="118" toId="136">
</dataflow>
<dataflow id="527" from="select_ln85_7" to="store_ln85" fromId="128" toId="137">
</dataflow>
<dataflow id="528" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_addr" to="store_ln85" fromId="129" toId="137">
</dataflow>
<dataflow id="529" from="tmp" to="StgValue_2" fromId="17" toId="2">
</dataflow>
</dataflows>


</stg>
