
/*
 * SAMSUNG SHIRI board device tree source
 *
 * Copyright (c) 2014 Samsung Electronics Co., Ltd.
 *		http://www.samsung.com
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
*/

/dts-v1/;
/include/ "exynos3250-koi-pinctrl.dtsi"
#include "exynos3250.dtsi"
#include "exynos3250-koi-pd_gpio.dtsi"

/ {
	model = "Casio KOI board based on EXYNOS3250";
	compatible = "samsung,KOI", "samsung,SHIRI", "samsung,exynos3250";

	chosen {
		bootargs = "earlycon=exynos,io,0x13820000,115200n8 console=ttySAC2,115200 vmalloc=256M ess_setup=0x46000000";
		//bootargs = "earlycon=exynos,io,0x13820000,115200n8 console=ttySAC2,115200 vmalloc=256M root=/dev/ram0 rw ramdisk=8192 initrd=0x41000000,8M init=/linuxrc";
		//bootargs = "console=ttySAC2,115200 vmalloc=256M ess_setup=0x46000000";
	};

	memory {
		reg = <0x40000000 0x20000000>;
	};

	ion {
		compatible = "samsung,exynos5430-ion";
	};

	serial@13800000 {
		status = "okay";
	};

	serial@13810000 {
		status = "okay";
	};

	serial@13820000 {
		status = "okay";
	};

	dwmmc0@12510000 {
		status = "okay";
		num-slots = <1>;
		broken-cd;
		use-smu;
		fixed_voltage;
		clock-gate;
		supports-highspeed;
		mmc-ddr-1_8v;
//		mmc-hs200-1_8v;
//		mmc-hs400-1_8v;
		supports-8bit;
		supports-cmd23;
		supports-erase;
//		enable-ulp-mode;
//		supports-hs400-enhanced-strobe;
//		use-fine-tuning;
		bypass-for-allpass;
		card-init-hwacg-ctrl;
		fifo-depth = <0x40>;
		non-removable;
		desc-size = <4>;
		card-detect-delay = <200>;
		data-timeout = <200>;
		clock-frequency = <800000000>;
		samsung,dw-mshc-ciu-div = <3>;
		samsung,dw-mshc-txdt-crc-timer-fastlimit = <0x34>;
		samsung,dw-mshc-txdt-crc-timer-initval = <0x38>;
		samsung,dw-mshc-ddr200-delay-line = <0x60>;
		samsung,dw-mshc-sdr-timing = <3 0 4 0>;
		samsung,dw-mshc-ddr-timing = <3 0 4 2>;
		samsung,dw-mshc-hs200-timing = <3 0 3 0>;
		samsung,dw-mshc-ddr200-timing = <1 0 4 0>;
		samsung,dw-mshc-ddr200-ulp-timing = <3 0 3 0>;

		num-ref-clks = <12>;
		ciu_clkin = <25 50 50 25 50 100 200 50 50 200 200 200>;

		/* Swapping clock drive strength */
		clk-drive-number = <4>;
		pinctrl-names = "default",
			"fast-slew-rate-1x",
			"fast-slew-rate-2x",
			"fast-slew-rate-3x",
			"fast-slew-rate-4x";
		pinctrl-0 = <&sd0_clk &sd0_cmd &sd0_bus1 &sd0_bus4>;
		pinctrl-1 = <&sd0_clk_fast_slew_rate_1x>;
		pinctrl-2 = <&sd0_clk_fast_slew_rate_2x>;
		pinctrl-3 = <&sd0_clk_fast_slew_rate_3x>;
		pinctrl-4 = <&sd0_clk_fast_slew_rate_4x>;

		slot@0 {
			reg = <0>;
			bus-width = <8>;
		};
	};

	dwmmc1@12520000 {
		status = "okay";
		num-slots = <1>;
		supports-4bit;
		supports-cmd23;
		supports-erase;
		supports-highspeed;
//		sd-uhs-sdr104;
		clock-gate;
//		use-fine-tuning;
		samsung,voltage-int-extra = <0x7>;
		fifo-depth = <0x80>;
		qos_int_level = <255000>;
		samsung,dw-mshc-ciu-div = <3>;
		desc-size = <4>;
		card-detect-delay = <200>;
		data-timeout = <200>;
		hto-timeout = <550>;
		clock-frequency = <800000000>;
		samsung,dw-mshc-sdr-timing = <3 0 2 0>;
		samsung,dw-mshc-ddr-timing = <3 0 2 1>;

		num-ref-clks = <8>;
		ciu_clkin = <25 50 50 100 200 100 200 200>;

		/* Swapping clock drive strength */
		clk-drive-number = <4>;
		pinctrl-names = "default",
			"fast-slew-rate-1x",
			"fast-slew-rate-2x",
			"fast-slew-rate-3x",
			"fast-slew-rate-4x";
		pinctrl-0 = <&sd1_clk &sd1_cmd &sd1_bus1 &sd1_bus4>;
		pinctrl-1 = <&sd1_clk_fast_slew_rate_1x>;
		pinctrl-2 = <&sd1_clk_fast_slew_rate_2x>;
		pinctrl-3 = <&sd1_clk_fast_slew_rate_3x>;
		pinctrl-4 = <&sd1_clk_fast_slew_rate_4x>;

//		card-detect = <&gpj0 2 0x2>;
		slot@0 {
			reg = <0>;
			bus-width = <4>;
		};
	};

	i2c@13860000 {
		status = "okay";
		samsung,i2c-sda-delay = <100>;
		samsung,i2c-max-bus-freq = <400000>;
		#size-cells = <0>;

		s2mps14_pmic@66 {
			compatible = "samsung,s2mps14-pmic";
			reg = <0x66>;
			interrupts = <2 0 0>;
			interrupt-parent = <&gpx0>;
			pinctrl-names = "default";
			pinctrl-0 = <&pmic_irq &pm_wrsti>;
			wtsr_en = <1>;
			smpl_en = <1>;
			wtsr_timer_val = <3>;
			smpl_timer_val = <4>;
			check_jigon = <0>;
			/* RTC: If it's first boot, reset rtc to 1/1/2014 12:00:00(Wed) */
			init_time,sec = <0>;
			init_time,min = <0>;
			init_time,hour = <12>;
			init_time,mday = <1>;
			init_time,mon = <0>;
			init_time,year = <114>;
			init_time,wday = <3>;

			regulators {
				buck1_reg: BUCK1 {
					regulator-name = "vdd_mif";
					regulator-min-microvolt = <600000>;
					regulator-max-microvolt = <1600000>;
					regulator-always-on;
					regulator-boot-on;
					regulator-ramp-delay = <12000>;
					regulator-initial-mode = <1>;
				};

				buck2_reg: BUCK2 {
					regulator-name = "vdd_arm";
					regulator-min-microvolt = <600000>;
					regulator-max-microvolt = <1600000>;
					regulator-always-on;
					regulator-boot-on;
					regulator-ramp-delay = <12000>;
					regulator-initial-mode = <1>;
				};

				buck3_reg: BUCK3 {
					regulator-name = "vdd_int";
					regulator-min-microvolt = <600000>;
					regulator-max-microvolt = <1600000>;
					regulator-always-on;
					regulator-boot-on;
					regulator-ramp-delay = <12000>;
					regulator-initial-mode = <1>;
				};

				ldo2_reg: LDO2 {
					regulator-always-on;
					regulator-initial-mode = <1>;
				};

				ldo3_reg: LDO3 {
					regulator-name = "LDO3";
					regulator-initial-mode = <3>;
					regulator-always-on;
				};

				ldo4_reg: LDO4 {
					regulator-always-on;
					regulator-initial-mode = <1>;
				};

				ldo5_reg: LDO5 {
					regulator-always-on;
					regulator-initial-mode = <1>;
				};

				ldo6_reg: LDO6 {
					regulator-name = "VDD_USB_AP_1.0V";
					regulator-min-microvolt = <1000000>;
					regulator-max-microvolt = <1000000>;
					regulator-initial-mode = <1>;
				};

				ldo7_reg: LDO7 {
					regulator-always-on;
					regulator-initial-mode = <1>;
				};

				ldo8_reg: LDO8 {
					regulator-name = "VDD_UOTG_AP_3.3V";
					regulator-min-microvolt = <3000000>;
					regulator-max-microvolt = <3000000>;
					regulator-initial-mode = <1>;
				};

				ldo15_reg: LDO15 {
					regulator-name = "vdd_tsp_3.1";
					regulator-min-microvolt = <3100000>;
					regulator-max-microvolt = <3100000>;
				};

				ldo16_reg: LDO16 {
					regulator-name = "vdd_lcd_3.1";
					regulator-min-microvolt = <3100000>;
					regulator-max-microvolt = <3100000>;
					regulator-initial-mode = <3>;
				};

				ldo17_reg: LDO17 {
					regulator-name = "vdd_aud_3.1";
					regulator-min-microvolt = <3100000>;
					regulator-max-microvolt = <3100000>;
					regulator-initial-mode = <1>;
				};

				ldo19_reg: LDO19 {
					regulator-name = "vdd_bt_dual_1v8";
					regulator-min-microvolt = <1800000>;
					regulator-max-microvolt = <1800000>;
				};

				ldo20_reg: LDO20 {
					regulator-name = "vdd_lcd_1.8";
					regulator-min-microvolt = <1800000>;
					regulator-max-microvolt = <1800000>;
					regulator-initial-mode = <3>;
				};

				ldo21_reg: LDO21 {
					regulator-name = "vdd_tsp_1.8";
					regulator-min-microvolt = <800000>;
					regulator-max-microvolt = <2375000>;
				};

				ldo23_reg: LDO23 {
					regulator-name = "vdd_aud_1.8";
					regulator-min-microvolt = <800000>;
					regulator-max-microvolt = <2375000>;
					regulator-initial-mode = <1>;
				};
			};
		};
	};

	fimd_fb: fimd_fb {
		/* gpx0[6]- TE external interrupt pin */
		gpios = <&gpx0 4 0xf>;
		lcd-3.1-supply = <&ldo16_reg>;
		lcd-1.8-supply = <&ldo20_reg>;
		mipi-pll-supply = <&ldo6_reg>;
		fimd: fimd_ctrl {
			samsung,left_margin = <1>;
			samsung,right_margin = <1>;
			samsung,upper_margin = <1>;
			samsung,lower_margin = <1>;
			samsung,hsync_len = <1>;
			samsung,vsync_len = <1>;
			samsung,xres = <320>;
			samsung,yres = <300>;
			samsung,virtual_x = <320>;
			samsung,virtual_y = <300>;

			samsung,width = <34>;
			samsung,height = <32>;
			samsung,max_bpp = <32>;
			samsung,default_bpp = <24>;

			fb_driver_data {
				fb_win_variant_0 {
					has_osd_c = <1>;
					has_osd_d = <0>;
					has_osd_alpha = <0>;
					osd_size_off = <0x08>;
					palette_size = <256>;
					VALID_BPP_1248 = <1>;
					VALID_BPP_13 = <1>;
					VALID_BPP_15 = <1>;
					VALID_BPP_16 = <1>;
					VALID_BPP_18 = <1>;
					VALID_BPP_19 = <1>;
					VALID_BPP_24 = <1>;
					VALID_BPP_25 = <1>;
					VALID_BPP_32 = <1>;
				};
				fb_win_variant_1 {
					has_osd_c = <1>;
					has_osd_d = <1>;
					has_osd_alpha = <1>;
					osd_size_off = <0x0c>;
					palette_size = <256>;
					VALID_BPP_1248 = <1>;
					VALID_BPP_13 = <1>;
					VALID_BPP_15 = <1>;
					VALID_BPP_16 = <1>;
					VALID_BPP_18 = <1>;
					VALID_BPP_19 = <1>;
					VALID_BPP_24 = <1>;
					VALID_BPP_25 = <1>;
					VALID_BPP_32 = <1>;
				};
				fb_win_variant_2 {
					has_osd_c = <1>;
					has_osd_d = <1>;
					has_osd_alpha = <1>;
					osd_size_off = <0x0c>;
					palette_size = <256>;
					VALID_BPP_1248 = <1>;
					VALID_BPP_13 = <1>;
					VALID_BPP_15 = <1>;
					VALID_BPP_16 = <1>;
					VALID_BPP_18 = <1>;
					VALID_BPP_19 = <1>;
					VALID_BPP_24 = <1>;
					VALID_BPP_25 = <1>;
					VALID_BPP_32 = <1>;
				};
				fb_win_variant_3 {
					has_osd_c = <1>;
					has_osd_d = <0>;
					has_osd_alpha = <1>;
					osd_size_off = <0x0>;
					palette_size = <256>;
					VALID_BPP_1248 = <1>;
					VALID_BPP_13 = <1>;
					VALID_BPP_15 = <1>;
					VALID_BPP_16 = <1>;
					VALID_BPP_18 = <1>;
					VALID_BPP_19 = <1>;
					VALID_BPP_24 = <1>;
					VALID_BPP_25 = <1>;
					VALID_BPP_32 = <1>;
				};
				fb_win_variant_4 {
					has_osd_c = <1>;
					has_osd_d = <0>;
					has_osd_alpha = <1>;
					osd_size_off = <0x0>;
					palette_size = <256>;
					VALID_BPP_1248 = <1>;
					VALID_BPP_13 = <1>;
					VALID_BPP_15 = <1>;
					VALID_BPP_16 = <1>;
					VALID_BPP_18 = <1>;
					VALID_BPP_19 = <1>;
					VALID_BPP_24 = <1>;
					VALID_BPP_25 = <1>;
					VALID_BPP_32 = <1>;
				};
			};
		};

		mipi_dsi: mipi_dsi {
			/* gpm0[4]-Reset, gpc0[4]-backlight(LG) */
			gpios = <&gpc0 1 0x1>, <&gpc0 4 0x1>;
			interrupt-parent = <&gic>;
			interrupts = <0 83 0>;

			/* Interface definition: 0 - DSIM_COMMAND,
			                         1 - DSIM_VIDEO */
			e_interface = <0>;

			/* Pixel format : 0 - DSIM_CMD_3BPP,
					  1 - DSIM_CMD_8BPP,
					  2 - DSIM_CMD_12BPP,
					  3 - DSIM_CMD_16BPP,
					  4 - DSIM_VID_16BPP_565,
					  5 - DSIM_VID_18BPP_666PACKED,
					  6 - DSIM_18BPP_666LOOSELYPACKED,
					  7 - DSIM_24BPP_888 */
			e_pixel_format = <6>;

			/* main frame fifo auto flush at VSYNC pulse */
			auto_flush = <0>;
			eot_disable = <0>;
			auto_vertical_cnt = <0>;
			hse = <0>;
			hfp = <0>;
			hbp = <0>;
			hsa = <0>;

			/* num of data lane : 0 - DSIM_DATA_LANE_1,
					      1 - DSIM_DATA_LANE_2,
					      2 - DSIM_DATA_LANE_3,
					      3 - DSIM_DATA_LANE_4 */
			e_no_data_lane = <0>;

			/* byte clock divider : 0 - DSIM_PLL_OUT_DIV8,
						1 - DSIM_EXT_CLK_DIV8,
						2 - DSIM_EXT_CLK_BYPASS */
			e_byte_clk = <0>;

			/* Burst mode : 0 - DSIM_NON_BURST_SYNC_EVENT,
					2 - DSIM_NON_BURST_SYNC_PULSE,
					1 - DSIM_BURST
					4 - DSIM_NON_VIDEO_MODE */
			e_burst_mode = <1>;

			/* PMS
				- 1. LCD_S6E8AA0 : p - 4, m - 80, s - 2
				- 2. LCD_S6E3FA0(COMMAND): p - 2, m - 46, s - 1
				- 3. LCD_S6E3FA0(VIDEO): p - 4, m - 75, s - 1
				- 4. LCD_S6E3HA0(COMMAND): p - 2, m - 46, s - 1
				- 5. LCD_S6E63J0X03(CMD):  p - 3, m - 125, s -1 */
			p = <4>;
			m = <112>;
			s = <2>;

			/* D-PHY PLL stable time spec :min = 200usec ~ max 400usec */
			pll_stable_time = <0x400>;
			/* escape clk : 7MHz */
			esc_clk = <7000000>;
			/* stop state holding counter after bta change count 0 ~ 0xfff */
			stop_holding_cnt = <0x0f>;
			/* bta timeout 0 ~ 0xff */
			bta_timeout = <0xff>;
			/* lp rx timeout 0 ~ 0xffff */
			rx_timeout = <0xffff>;
		};
	};

};
