# Reading C:/intelFPGA/17.1/modelsim_ase/tcl/vsim/pref.tcl
# ERROR: No extended dataflow license exists
# do Practica3_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+W:/www/MUISE/Sistemas\ digitales\ programables/Practica1\ Subir/SDP-laboratories/Practica3 {W:/www/MUISE/Sistemas digitales programables/Practica1 Subir/SDP-laboratories/Practica3/LCD_SYNC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:10:40 on Dec 10,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+W:/www/MUISE/Sistemas digitales programables/Practica1 Subir/SDP-laboratories/Practica3" W:/www/MUISE/Sistemas digitales programables/Practica1 Subir/SDP-laboratories/Practica3/LCD_SYNC.v 
# -- Compiling module LCD_SYNC
# 
# Top level modules:
# 	LCD_SYNC
# End time: 13:10:40 on Dec 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+W:/www/MUISE/Sistemas\ digitales\ programables/Practica1\ Subir/SDP-laboratories/Practica3 {W:/www/MUISE/Sistemas digitales programables/Practica1 Subir/SDP-laboratories/Practica3/pll_ltm.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:10:41 on Dec 10,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+W:/www/MUISE/Sistemas digitales programables/Practica1 Subir/SDP-laboratories/Practica3" W:/www/MUISE/Sistemas digitales programables/Practica1 Subir/SDP-laboratories/Practica3/pll_ltm.v 
# -- Compiling module pll_ltm
# 
# Top level modules:
# 	pll_ltm
# End time: 13:10:41 on Dec 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+W:/www/MUISE/Sistemas\ digitales\ programables/Practica1\ Subir/SDP-laboratories/Practica3 {W:/www/MUISE/Sistemas digitales programables/Practica1 Subir/SDP-laboratories/Practica3/ROM_image.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:10:41 on Dec 10,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+W:/www/MUISE/Sistemas digitales programables/Practica1 Subir/SDP-laboratories/Practica3" W:/www/MUISE/Sistemas digitales programables/Practica1 Subir/SDP-laboratories/Practica3/ROM_image.v 
# -- Compiling module ROM_image
# 
# Top level modules:
# 	ROM_image
# End time: 13:10:41 on Dec 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+W:/www/MUISE/Sistemas\ digitales\ programables/Practica1\ Subir/SDP-laboratories/Practica3/db {W:/www/MUISE/Sistemas digitales programables/Practica1 Subir/SDP-laboratories/Practica3/db/pll_ltm_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:10:41 on Dec 10,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+W:/www/MUISE/Sistemas digitales programables/Practica1 Subir/SDP-laboratories/Practica3/db" W:/www/MUISE/Sistemas digitales programables/Practica1 Subir/SDP-laboratories/Practica3/db/pll_ltm_altpll.v 
# -- Compiling module pll_ltm_altpll
# 
# Top level modules:
# 	pll_ltm_altpll
# End time: 13:10:41 on Dec 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+W:/www/MUISE/Sistemas\ digitales\ programables/Practica1\ Subir/SDP-laboratories/Practica3 {W:/www/MUISE/Sistemas digitales programables/Practica1 Subir/SDP-laboratories/Practica3/contador.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:10:41 on Dec 10,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+W:/www/MUISE/Sistemas digitales programables/Practica1 Subir/SDP-laboratories/Practica3" W:/www/MUISE/Sistemas digitales programables/Practica1 Subir/SDP-laboratories/Practica3/contador.v 
# -- Compiling module contador
# 
# Top level modules:
# 	contador
# End time: 13:10:41 on Dec 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+W:/www/MUISE/Sistemas\ digitales\ programables/Practica1\ Subir/SDP-laboratories/Practica3 {W:/www/MUISE/Sistemas digitales programables/Practica1 Subir/SDP-laboratories/Practica3/IMAGEN_LCD.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:10:41 on Dec 10,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+W:/www/MUISE/Sistemas digitales programables/Practica1 Subir/SDP-laboratories/Practica3" W:/www/MUISE/Sistemas digitales programables/Practica1 Subir/SDP-laboratories/Practica3/IMAGEN_LCD.v 
# -- Compiling module IMAGEN_LCD
# 
# Top level modules:
# 	IMAGEN_LCD
# End time: 13:10:42 on Dec 10,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+W:/www/MUISE/Sistemas\ digitales\ programables/Practica1\ Subir/SDP-laboratories/Practica3 {W:/www/MUISE/Sistemas digitales programables/Practica1 Subir/SDP-laboratories/Practica3/IMAGEN_LCD_TB.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:10:42 on Dec 10,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+W:/www/MUISE/Sistemas digitales programables/Practica1 Subir/SDP-laboratories/Practica3" W:/www/MUISE/Sistemas digitales programables/Practica1 Subir/SDP-laboratories/Practica3/IMAGEN_LCD_TB.v 
# -- Compiling module IMAGEN_LCD_TB
# 
# Top level modules:
# 	IMAGEN_LCD_TB
# End time: 13:10:42 on Dec 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  IMAGEN_LCD_TB
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" IMAGEN_LCD_TB 
# Start time: 13:10:43 on Dec 10,2021
# Loading work.IMAGEN_LCD_TB
# Loading work.IMAGEN_LCD
# Loading work.LCD_SYNC
# Loading work.contador
# Loading work.pll_ltm
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.pll_iobuf
# Loading work.ROM_image
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "./Foto/imagen_rgb_16_xy.mif" for reading.
# No such file or directory. (errno = ENOENT)    : /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/altera_mf.v(263)
#    Time: 0 ps  Iteration: 0  Instance: /IMAGEN_LCD_TB/dut2/ROM_image_inst/altsyncram_component/m_default/altsyncram_inst
# ERROR: cannot read ./Foto/imagen_rgb_16_xy.mif.
# ** Warning: (vsim-7) Failed to open readmem file "./Foto/imagen_rgb_16_xy.ver" in read mode.
# No such file or directory. (errno = ENOENT)    : /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/altera_mf.v(48976)
#    Time: 0 ps  Iteration: 0  Instance: /IMAGEN_LCD_TB/dut2/ROM_image_inst/altsyncram_component/m_default/altsyncram_inst
# SIMULANDO!!!
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 90000  Instance: IMAGEN_LCD_TB.dut2.control_LCD.PLL.altpll_component.cycloneiii_pll.pll3
# Break key hit
# Simulation stop requested.
# End time: 13:12:56 on Dec 10,2021, Elapsed time: 0:02:13
# Errors: 0, Warnings: 2
