Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Nov  3 00:43:31 2024
| Host         : Roderick running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_Student_control_sets_placed.rpt
| Design       : Top_Student
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   166 |
| Unused register locations in slices containing registers |   622 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            4 |
|      8 |            4 |
|     12 |          144 |
|     14 |            1 |
|    16+ |           13 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             670 |          143 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             450 |           70 |
| Yes          | No                    | No                     |            1866 |          494 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------+-------------------------------------------------------+-------------------------------------------+------------------+----------------+
|          Clock Signal         |                     Enable Signal                     |              Set/Reset Signal             | Slice Load Count | Bel Load Count |
+-------------------------------+-------------------------------------------------------+-------------------------------------------+------------------+----------------+
|  clk1m_BUFG                   | master_mod/shuffled_i_1_n_0                           |                                           |                1 |              2 |
|  master_mod/clk1k_mod/clk1k   |                                                       | master_mod/counter_i_1_n_0                |                1 |              2 |
|  master_mod/clk1p0_mod/clk1p0 |                                                       |                                           |                1 |              2 |
| ~clk6p25m_BUFG                |                                                       |                                           |                1 |              2 |
|  master_mod/clk1k_mod/clk1k   |                                                       | master_mod/led[7]_i_1_n_0                 |                1 |              8 |
|  master_mod/clk1k_mod/clk1k   |                                                       | master_mod/led[11]_i_1_n_0                |                2 |              8 |
|  master_mod/clk1k_mod/clk1k   |                                                       | master_mod/led[3]_i_1_n_0                 |                2 |              8 |
|  clk1m_BUFG                   | master_mod/player                                     |                                           |                2 |              8 |
|  clk1m_BUFG                   | master_mod/draw_pile[43][5]_i_1_n_0                   |                                           |                3 |             12 |
|  clk1m_BUFG                   | master_mod/hand_3[13][5]_i_1_n_0                      |                                           |                2 |             12 |
|  clk1m_BUFG                   | master_mod/one_hot_to_integer_mod/hand_0_reg[0][0][0] |                                           |                4 |             12 |
|  clk1m_BUFG                   | master_mod/one_hot_to_integer_mod/hand_1_reg[0][0][0] |                                           |                5 |             12 |
|  clk1m_BUFG                   | master_mod/one_hot_to_integer_mod/hand_2_reg[0][0][0] |                                           |                5 |             12 |
|  clk1m_BUFG                   | master_mod/draw_pile[41][5]_i_1_n_0                   |                                           |                5 |             12 |
|  clk1m_BUFG                   | master_mod/draw_pile[42][5]_i_1_n_0                   |                                           |                2 |             12 |
|  clk1m_BUFG                   | master_mod/draw_pile[40][5]_i_1_n_0                   |                                           |                2 |             12 |
|  clk1m_BUFG                   | master_mod/draw_pile[45][5]_i_1_n_0                   |                                           |                2 |             12 |
|  clk1m_BUFG                   | master_mod/draw_pile[47][5]_i_1_n_0                   |                                           |                2 |             12 |
|  clk1m_BUFG                   | master_mod/draw_pile[48][5]_i_1_n_0                   |                                           |                2 |             12 |
|  clk1m_BUFG                   | master_mod/draw_pile[44][5]_i_1_n_0                   |                                           |                3 |             12 |
|  clk1m_BUFG                   | master_mod/draw_pile[46][5]_i_1_n_0                   |                                           |                4 |             12 |
|  clk1m_BUFG                   | master_mod/draw_pile[3][5]_i_1_n_0                    |                                           |                2 |             12 |
|  clk1m_BUFG                   | master_mod/draw_pile[53][5]_i_1_n_0                   |                                           |                3 |             12 |
|  clk1m_BUFG                   | master_mod/draw_pile[4][5]_i_1_n_0                    |                                           |                2 |             12 |
|  clk1m_BUFG                   | master_mod/draw_pile[49][5]_i_1_n_0                   |                                           |                3 |             12 |
|  clk1m_BUFG                   | master_mod/draw_pile[52][5]_i_1_n_0                   |                                           |                3 |             12 |
|  clk1m_BUFG                   | master_mod/draw_pile[51][5]_i_1_n_0                   |                                           |                3 |             12 |
|  clk1m_BUFG                   | master_mod/draw_pile[50][5]_i_1_n_0                   |                                           |                2 |             12 |
|  clk1m_BUFG                   | master_mod/draw_pile[54][5]_i_1_n_0                   |                                           |                4 |             12 |
|  clk1m_BUFG                   | master_mod/draw_pile[57][5]_i_1_n_0                   |                                           |                3 |             12 |
|  clk1m_BUFG                   | master_mod/draw_pile[58][5]_i_1_n_0                   |                                           |                2 |             12 |
|  clk1m_BUFG                   | master_mod/draw_pile[59][5]_i_1_n_0                   |                                           |                3 |             12 |
|  clk1m_BUFG                   | master_mod/draw_pile[56][5]_i_1_n_0                   |                                           |                3 |             12 |
|  clk1m_BUFG                   | master_mod/draw_pile[55][5]_i_1_n_0                   |                                           |                3 |             12 |
|  clk1m_BUFG                   | master_mod/draw_pile[60][5]_i_1_n_0                   |                                           |                4 |             12 |
|  clk1m_BUFG                   | master_mod/draw_pile[64][5]_i_1_n_0                   |                                           |                2 |             12 |
|  clk1m_BUFG                   | master_mod/draw_pile[5][5]_i_1_n_0                    |                                           |                3 |             12 |
|  clk1m_BUFG                   | master_mod/draw_pile[62][5]_i_1_n_0                   |                                           |                3 |             12 |
|  clk1m_BUFG                   | master_mod/draw_pile[63][5]_i_1_n_0                   |                                           |                3 |             12 |
|  clk1m_BUFG                   | master_mod/draw_pile[61][5]_i_1_n_0                   |                                           |                4 |             12 |
|  clk1m_BUFG                   | master_mod/draw_pile[65][5]_i_1_n_0                   |                                           |                3 |             12 |
|  clk1m_BUFG                   | master_mod/one_hot_to_integer_mod/hand_3_reg[0][0][0] |                                           |                3 |             12 |
|  clk1m_BUFG                   | master_mod/draw_pile[100][5]_i_1_n_0                  |                                           |                4 |             12 |
|  clk1m_BUFG                   | master_mod/draw_pile[105][5]_i_1_n_0                  |                                           |                4 |             12 |
|  clk1m_BUFG                   | master_mod/draw_pile[103][5]_i_1_n_0                  |                                           |                4 |             12 |
|  clk1m_BUFG                   | master_mod/draw_pile[0][5]_i_1_n_0                    |                                           |                3 |             12 |
|  clk1m_BUFG                   | master_mod/draw_pile[104][5]_i_1_n_0                  |                                           |                5 |             12 |
|  clk1m_BUFG                   | master_mod/draw_pile[102][5]_i_1_n_0                  |                                           |                4 |             12 |
|  clk1m_BUFG                   | master_mod/draw_pile[101][5]_i_1_n_0                  |                                           |                4 |             12 |
|  clk1m_BUFG                   | master_mod/draw_pile[109][5]_i_1_n_0                  |                                           |                2 |             12 |
|  clk1m_BUFG                   | master_mod/draw_pile[106][5]_i_1_n_0                  |                                           |                5 |             12 |
|  clk1m_BUFG                   | master_mod/draw_pile[110][5]_i_1_n_0                  |                                           |                3 |             12 |
|  clk1m_BUFG                   | master_mod/draw_pile[10][5]_i_1_n_0                   |                                           |                4 |             12 |
|  clk1m_BUFG                   | master_mod/draw_pile[107][5]_i_1_n_0                  |                                           |                2 |             12 |
|  clk1m_BUFG                   | master_mod/draw_pile[108][5]_i_1_n_0                  |                                           |                5 |             12 |
|  clk1m_BUFG                   | master_mod/draw_pile[117][5]_i_1_n_0                  |                                           |                3 |             12 |
|  clk1m_BUFG                   | master_mod/draw_pile[115][5]_i_1_n_0                  |                                           |                3 |             12 |
|  clk1m_BUFG                   | master_mod/draw_pile[116][5]_i_1_n_0                  |                                           |                3 |             12 |
|  clk1m_BUFG                   | master_mod/draw_pile[112][5]_i_1_n_0                  |                                           |                3 |             12 |
|  clk1m_BUFG                   | master_mod/draw_pile[113][5]_i_1_n_0                  |                                           |                3 |             12 |
|  clk1m_BUFG                   | master_mod/draw_pile[111][5]_i_1_n_0                  |                                           |                4 |             12 |
|  clk1m_BUFG                   | master_mod/draw_pile[114][5]_i_1_n_0                  |                                           |                3 |             12 |
|  clk1m_BUFG                   | master_mod/draw_pile[122][5]_i_1_n_0                  |                                           |                2 |             12 |
|  clk1m_BUFG                   | master_mod/draw_pile[11][5]_i_1_n_0                   |                                           |                3 |             12 |
|  clk1m_BUFG                   | master_mod/draw_pile[119][5]_i_1_n_0                  |                                           |                4 |             12 |
|  clk1m_BUFG                   | master_mod/draw_pile[120][5]_i_1_n_0                  |                                           |                2 |             12 |
|  clk1m_BUFG                   | master_mod/draw_pile[118][5]_i_1_n_0                  |                                           |                4 |             12 |
|  clk1m_BUFG                   | master_mod/draw_pile[121][5]_i_1_n_0                  |                                           |                2 |             12 |
|  clk1m_BUFG                   | master_mod/draw_pile[127][5]_i_1_n_0                  |                                           |                3 |             12 |
|  clk1m_BUFG                   | master_mod/draw_pile[128][5]_i_1_n_0                  |                                           |                4 |             12 |
|  clk1m_BUFG                   | master_mod/draw_pile[124][5]_i_1_n_0                  |                                           |                3 |             12 |
|  clk1m_BUFG                   | master_mod/draw_pile[123][5]_i_1_n_0                  |                                           |                4 |             12 |
|  clk1m_BUFG                   | master_mod/draw_pile[125][5]_i_1_n_0                  |                                           |                2 |             12 |
|  clk1m_BUFG                   | master_mod/draw_pile[126][5]_i_1_n_0                  |                                           |                4 |             12 |
|  clk1m_BUFG                   | master_mod/draw_pile[129][5]_i_1_n_0                  |                                           |                3 |             12 |
|  clk1m_BUFG                   | master_mod/draw_pile[12][5]_i_1_n_0                   |                                           |                3 |             12 |
|  clk1m_BUFG                   | master_mod/draw_pile[130][5]_i_1_n_0                  |                                           |                4 |             12 |
|  clk1m_BUFG                   | master_mod/draw_pile[135][5]_i_1_n_0                  |                                           |                3 |             12 |
|  clk1m_BUFG                   | master_mod/draw_pile[131][5]_i_1_n_0                  |                                           |                2 |             12 |
|  clk1m_BUFG                   | master_mod/draw_pile[13][5]_i_1_n_0                   |                                           |                5 |             12 |
|  clk1m_BUFG                   | master_mod/draw_pile[133][5]_i_1_n_0                  |                                           |                4 |             12 |
|  clk1m_BUFG                   | master_mod/draw_pile[132][5]_i_1_n_0                  |                                           |                5 |             12 |
|  clk1m_BUFG                   | master_mod/draw_pile[134][5]_i_1_n_0                  |                                           |                2 |             12 |
|  clk1m_BUFG                   | master_mod/draw_pile[17][5]_i_1_n_0                   |                                           |                3 |             12 |
|  clk1m_BUFG                   | master_mod/draw_pile[14][5]_i_1_n_0                   |                                           |                3 |             12 |
|  clk1m_BUFG                   | master_mod/draw_pile[15][5]_i_1_n_0                   |                                           |                3 |             12 |
|  clk1m_BUFG                   | master_mod/draw_pile[16][5]_i_1_n_0                   |                                           |                3 |             12 |
|  clk1m_BUFG                   | master_mod/draw_pile[19][5]_i_1_n_0                   |                                           |                3 |             12 |
|  clk1m_BUFG                   | master_mod/draw_pile[18][5]_i_1_n_0                   |                                           |                5 |             12 |
|  clk1m_BUFG                   | master_mod/draw_pile[1][5]_i_1_n_0                    |                                           |                3 |             12 |
|  clk1m_BUFG                   | master_mod/draw_pile[22][5]_i_1_n_0                   |                                           |                4 |             12 |
|  clk1m_BUFG                   | master_mod/draw_pile[21][5]_i_1_n_0                   |                                           |                4 |             12 |
|  clk1m_BUFG                   | master_mod/draw_pile[20][5]_i_1_n_0                   |                                           |                5 |             12 |
|  clk1m_BUFG                   | master_mod/draw_pile[26][5]_i_1_n_0                   |                                           |                4 |             12 |
|  clk1m_BUFG                   | master_mod/draw_pile[27][5]_i_1_n_0                   |                                           |                2 |             12 |
|  clk1m_BUFG                   | master_mod/draw_pile[24][5]_i_1_n_0                   |                                           |                5 |             12 |
|  clk1m_BUFG                   | master_mod/draw_pile[25][5]_i_1_n_0                   |                                           |                4 |             12 |
|  clk1m_BUFG                   | master_mod/draw_pile[23][5]_i_1_n_0                   |                                           |                5 |             12 |
|  clk1m_BUFG                   | master_mod/draw_pile[29][5]_i_1_n_0                   |                                           |                5 |             12 |
|  clk1m_BUFG                   | master_mod/draw_pile[2][5]_i_1_n_0                    |                                           |                3 |             12 |
|  clk1m_BUFG                   | master_mod/draw_pile[32][5]_i_1_n_0                   |                                           |                2 |             12 |
|  clk1m_BUFG                   | master_mod/draw_pile[28][5]_i_1_n_0                   |                                           |                3 |             12 |
|  clk1m_BUFG                   | master_mod/draw_pile[30][5]_i_1_n_0                   |                                           |                5 |             12 |
|  clk1m_BUFG                   | master_mod/draw_pile[31][5]_i_1_n_0                   |                                           |                4 |             12 |
|  clk1m_BUFG                   | master_mod/draw_pile[33][5]_i_1_n_0                   |                                           |                3 |             12 |
|  clk1m_BUFG                   | master_mod/draw_pile[34][5]_i_1_n_0                   |                                           |                3 |             12 |
|  clk1m_BUFG                   | master_mod/draw_pile[37][5]_i_1_n_0                   |                                           |                4 |             12 |
|  clk1m_BUFG                   | master_mod/draw_pile[35][5]_i_1_n_0                   |                                           |                3 |             12 |
|  clk1m_BUFG                   | master_mod/draw_pile[38][5]_i_1_n_0                   |                                           |                2 |             12 |
|  clk1m_BUFG                   | master_mod/draw_pile[39][5]_i_1_n_0                   |                                           |                3 |             12 |
|  clk1m_BUFG                   | master_mod/draw_pile[36][5]_i_1_n_0                   |                                           |                2 |             12 |
|  clk1m_BUFG                   | master_mod/draw_pile[6][5]_i_1_n_0                    |                                           |                3 |             12 |
|  clk1m_BUFG                   | master_mod/draw_pile[68][5]_i_1_n_0                   |                                           |                3 |             12 |
|  clk1m_BUFG                   | master_mod/draw_pile[66][5]_i_1_n_0                   |                                           |                5 |             12 |
|  clk1m_BUFG                   | master_mod/draw_pile[67][5]_i_1_n_0                   |                                           |                3 |             12 |
|  clk1m_BUFG                   | master_mod/draw_pile[69][5]_i_1_n_0                   |                                           |                2 |             12 |
|  clk1m_BUFG                   | master_mod/draw_pile[71][5]_i_1_n_0                   |                                           |                2 |             12 |
|  clk1m_BUFG                   | master_mod/draw_pile[72][5]_i_1_n_0                   |                                           |                2 |             12 |
|  clk1m_BUFG                   | master_mod/draw_pile[73][5]_i_1_n_0                   |                                           |                3 |             12 |
|  clk1m_BUFG                   | master_mod/draw_pile[74][5]_i_1_n_0                   |                                           |                2 |             12 |
|  clk1m_BUFG                   | master_mod/draw_pile[70][5]_i_1_n_0                   |                                           |                5 |             12 |
|  clk1m_BUFG                   | master_mod/draw_pile[75][5]_i_1_n_0                   |                                           |                2 |             12 |
|  clk1m_BUFG                   | master_mod/draw_pile[7][5]_i_1_n_0                    |                                           |                3 |             12 |
|  clk1m_BUFG                   | master_mod/draw_pile[78][5]_i_1_n_0                   |                                           |                2 |             12 |
|  clk1m_BUFG                   | master_mod/draw_pile[76][5]_i_1_n_0                   |                                           |                4 |             12 |
|  clk1m_BUFG                   | master_mod/draw_pile[77][5]_i_1_n_0                   |                                           |                4 |             12 |
|  clk1m_BUFG                   | master_mod/draw_pile[79][5]_i_1_n_0                   |                                           |                3 |             12 |
|  clk1m_BUFG                   | master_mod/draw_pile[86][5]_i_1_n_0                   |                                           |                4 |             12 |
|  clk1m_BUFG                   | master_mod/draw_pile[81][5]_i_1_n_0                   |                                           |                3 |             12 |
|  clk1m_BUFG                   | master_mod/draw_pile[80][5]_i_1_n_0                   |                                           |                3 |             12 |
|  clk1m_BUFG                   | master_mod/draw_pile[84][5]_i_1_n_0                   |                                           |                4 |             12 |
|  clk1m_BUFG                   | master_mod/draw_pile[83][5]_i_1_n_0                   |                                           |                2 |             12 |
|  clk1m_BUFG                   | master_mod/draw_pile[82][5]_i_1_n_0                   |                                           |                5 |             12 |
|  clk1m_BUFG                   | master_mod/draw_pile[85][5]_i_1_n_0                   |                                           |                3 |             12 |
|  clk1m_BUFG                   | master_mod/draw_pile[90][5]_i_1_n_0                   |                                           |                3 |             12 |
|  clk1m_BUFG                   | master_mod/draw_pile[87][5]_i_1_n_0                   |                                           |                3 |             12 |
|  clk1m_BUFG                   | master_mod/draw_pile[8][5]_i_1_n_0                    |                                           |                2 |             12 |
|  clk1m_BUFG                   | master_mod/draw_pile[91][5]_i_1_n_0                   |                                           |                3 |             12 |
|  clk1m_BUFG                   | master_mod/draw_pile[89][5]_i_1_n_0                   |                                           |                3 |             12 |
|  clk1m_BUFG                   | master_mod/draw_pile[88][5]_i_1_n_0                   |                                           |                4 |             12 |
|  clk1m_BUFG                   | master_mod/draw_pile[94][5]_i_1_n_0                   |                                           |                4 |             12 |
|  clk1m_BUFG                   | master_mod/draw_pile[96][5]_i_1_n_0                   |                                           |                5 |             12 |
|  clk1m_BUFG                   | master_mod/draw_pile[92][5]_i_1_n_0                   |                                           |                2 |             12 |
|  clk1m_BUFG                   | master_mod/draw_pile[95][5]_i_1_n_0                   |                                           |                3 |             12 |
|  clk1m_BUFG                   | master_mod/draw_pile[98][5]_i_1_n_0                   |                                           |                5 |             12 |
|  clk1m_BUFG                   | master_mod/draw_pile[93][5]_i_1_n_0                   |                                           |                4 |             12 |
|  clk1m_BUFG                   | master_mod/draw_pile[97][5]_i_1_n_0                   |                                           |                4 |             12 |
|  clk1m_BUFG                   | master_mod/draw_pile[9][5]_i_1_n_0                    |                                           |                2 |             12 |
|  clk1m_BUFG                   | master_mod/draw_pile[99][5]_i_1_n_0                   |                                           |                4 |             12 |
|  clk1m_BUFG                   | master_mod/hand_0[13][5]_i_1_n_0                      |                                           |                4 |             12 |
|  clk1m_BUFG                   | master_mod/hand_1[13][5]_i_1_n_0                      |                                           |                3 |             12 |
|  clk1m_BUFG                   | master_mod/hand_2[13][5]_i_1_n_0                      |                                           |                3 |             12 |
|  clk1m_BUFG                   |                                                       | master_mod/shuffle_index[6]_i_1_n_0       |                5 |             14 |
|  clk1m_BUFG                   | master_mod/draw_pile_index                            |                                           |                5 |             24 |
|  master_mod/clk1k_mod/clk1k   |                                                       |                                           |                3 |             26 |
|  master_mod/clk1p0_mod/clk1p0 |                                                       | master_mod/display_hand_index[15]_i_1_n_0 |                4 |             30 |
|  clk_IBUF_BUFG                |                                                       |                                           |                6 |             32 |
| ~clk6p25m_BUFG                |                                                       | Oled_Display/frame_counter[16]_i_1_n_0    |                5 |             34 |
| ~clk6p25m_BUFG                | Oled_Display/delay[0]_i_1_n_0                         |                                           |                5 |             40 |
| ~clk6p25m_BUFG                | Oled_Display/state                                    |                                           |                9 |             64 |
|  clk_IBUF_BUFG                |                                                       | clk1m_mod/COUNT[0]_i_1__0_n_0             |                8 |             64 |
|  clk_IBUF_BUFG                |                                                       | clk6p25m_mod/clear                        |                8 |             64 |
|  clk_IBUF_BUFG                |                                                       | master_mod/clk1k_mod/clear                |                8 |             64 |
|  clk_IBUF_BUFG                |                                                       | master_mod/clk1p0_mod/clear               |                8 |             64 |
| ~clk6p25m_BUFG                |                                                       | Oled_Display/spi_word[39]_i_1_n_0         |               18 |             90 |
|  clk1m_BUFG                   |                                                       |                                           |              132 |            608 |
+-------------------------------+-------------------------------------------------------+-------------------------------------------+------------------+----------------+


