

================================================================
== Vivado HLS Report for 'hls_real2xfft_Loop_sliding_win_delay_proc'
================================================================
* Date:           Fri Jul  8 12:12:29 2016

* Version:        2015.3 (Build 1368829 on Mon Sep 28 20:31:51 PM 2015)
* Project:        fe_vhls_prj
* Solution:       IPXACTExport
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|      2.15|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+-------------+
    |  Latency  |  Interval |   Pipeline  |
    | min | max | min | max |     Type    |
    +-----+-----+-----+-----+-------------+
    |  512|  513|  512|  512| loop rewind |
    +-----+-----+-----+-----+-------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                     |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- sliding_win_delay  |  512|  512|         2|          1|          1|   512|    yes   |
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     15|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       0|    256|
|Multiplexer      |        -|      -|       -|     20|
|Register         |        -|      -|      40|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      40|    291|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +----------------------+--------------------------------------------------------------+---------+---+-----+------+-----+------+-------------+
    |        Memory        |                            Module                            | BRAM_18K| FF| LUT | Words| Bits| Banks| W*Bits*Banks|
    +----------------------+--------------------------------------------------------------+---------+---+-----+------+-----+------+-------------+
    |delay_line_Array_V_U  |hls_real2xfft_Loop_sliding_win_delay_proc_delay_line_Array_V  |        0|  0|  256|   512|   16|     1|         8192|
    +----------------------+--------------------------------------------------------------+---------+---+-----+------+-----+------+-------------+
    |Total                 |                                                              |        0|  0|  256|   512|   16|     1|         8192|
    +----------------------+--------------------------------------------------------------+---------+---+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |i_fu_138_p2               |     +    |      0|  0|   9|           1|           9|
    |ap_sig_bdd_113            |    and   |      0|  0|   1|           1|           1|
    |exitcond51_i_i_fu_144_p2  |   icmp   |      0|  0|   3|           9|           2|
    |ap_sig_bdd_107            |    or    |      0|  0|   1|           1|           1|
    |ap_sig_bdd_75             |    or    |      0|  0|   1|           1|           1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0|  15|          13|          14|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm               |   1|          3|    1|          3|
    |ap_reg_ppiten_pp0_it1   |   1|          2|    1|          2|
    |i_0_i_i3_phi_fu_124_p6  |   9|          3|    9|         27|
    |i_0_i_i3_reg_120        |   9|          2|    9|         18|
    +------------------------+----+-----------+-----+-----------+
    |Total                   |  20|         10|   20|         50|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |ap_CS_fsm               |   2|   0|    2|          0|
    |ap_done_reg             |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1   |   1|   0|    1|          0|
    |din_val_V_reg_163       |  16|   0|   16|          0|
    |exitcond51_i_i_reg_179  |   1|   0|    1|          0|
    |i_0_i_i3_reg_120        |   9|   0|    9|          0|
    |i_reg_174               |   9|   0|    9|          0|
    |tmp_5_reg_170           |   1|   0|    1|          0|
    +------------------------+----+----+-----+-----------+
    |Total                   |  40|   0|   40|          0|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+-------------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |               Source Object               |    C Type    |
+--------------------+-----+-----+------------+-------------------------------------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs | hls_real2xfft_Loop_sliding_win_delay_proc | return value |
|ap_rst              |  in |    1| ap_ctrl_hs | hls_real2xfft_Loop_sliding_win_delay_proc | return value |
|ap_start            |  in |    1| ap_ctrl_hs | hls_real2xfft_Loop_sliding_win_delay_proc | return value |
|ap_done             | out |    1| ap_ctrl_hs | hls_real2xfft_Loop_sliding_win_delay_proc | return value |
|ap_continue         |  in |    1| ap_ctrl_hs | hls_real2xfft_Loop_sliding_win_delay_proc | return value |
|ap_idle             | out |    1| ap_ctrl_hs | hls_real2xfft_Loop_sliding_win_delay_proc | return value |
|ap_ready            | out |    1| ap_ctrl_hs | hls_real2xfft_Loop_sliding_win_delay_proc | return value |
|din_V_V_TVALID      |  in |    1|    axis    |                  din_V_V                  |    pointer   |
|din_V_V_TDATA       |  in |   16|    axis    |                  din_V_V                  |    pointer   |
|din_V_V_TREADY      | out |    1|    axis    |                  din_V_V                  |    pointer   |
|nodelay_i_0_din     | out |   16|   ap_fifo  |                nodelay_i_0                |    pointer   |
|nodelay_i_0_full_n  |  in |    1|   ap_fifo  |                nodelay_i_0                |    pointer   |
|nodelay_i_0_write   | out |    1|   ap_fifo  |                nodelay_i_0                |    pointer   |
|nodelay_i_1_din     | out |   16|   ap_fifo  |                nodelay_i_1                |    pointer   |
|nodelay_i_1_full_n  |  in |    1|   ap_fifo  |                nodelay_i_1                |    pointer   |
|nodelay_i_1_write   | out |    1|   ap_fifo  |                nodelay_i_1                |    pointer   |
|delayed_i_0_din     | out |   16|   ap_fifo  |                delayed_i_0                |    pointer   |
|delayed_i_0_full_n  |  in |    1|   ap_fifo  |                delayed_i_0                |    pointer   |
|delayed_i_0_write   | out |    1|   ap_fifo  |                delayed_i_0                |    pointer   |
|delayed_i_1_din     | out |   16|   ap_fifo  |                delayed_i_1                |    pointer   |
|delayed_i_1_full_n  |  in |    1|   ap_fifo  |                delayed_i_1                |    pointer   |
|delayed_i_1_write   | out |    1|   ap_fifo  |                delayed_i_1                |    pointer   |
+--------------------+-----+-----+------------+-------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 3
* Pipeline: 1
  Pipeline-0: II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	2  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: stg_4 [1/1] 0.00ns
newFuncRoot:0  call void (...)* @_ssdm_op_SpecInterface(i16* %din_V_V, [5 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: stg_5 [1/1] 0.00ns
newFuncRoot:1  call void (...)* @_ssdm_op_SpecInterface(i16* %nodelay_i_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str87, [1 x i8]* @p_str88, [1 x i8]* @p_str89, [1 x i8]* @p_str90)

ST_1: stg_6 [1/1] 0.00ns
newFuncRoot:2  call void (...)* @_ssdm_op_SpecInterface(i16* %nodelay_i_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str83, [1 x i8]* @p_str84, [1 x i8]* @p_str85, [1 x i8]* @p_str86)

ST_1: stg_7 [1/1] 0.00ns
newFuncRoot:3  call void (...)* @_ssdm_op_SpecInterface(i16* %delayed_i_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str79, [1 x i8]* @p_str80, [1 x i8]* @p_str81, [1 x i8]* @p_str82)

ST_1: stg_8 [1/1] 0.00ns
newFuncRoot:4  call void (...)* @_ssdm_op_SpecInterface(i16* %delayed_i_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str75, [1 x i8]* @p_str76, [1 x i8]* @p_str77, [1 x i8]* @p_str78)

ST_1: stg_9 [1/1] 1.57ns
newFuncRoot:5  br label %2


 <State 2>: 2.03ns
ST_2: i_0_i_i3 [1/1] 0.00ns
:0  %i_0_i_i3 = phi i9 [ 0, %newFuncRoot ], [ %i, %0 ], [ 0, %.preheader.i.0.exitStub ]

ST_2: din_val_V [1/1] 0.00ns
:5  %din_val_V = call i16 @_ssdm_op_Read.axis.volatile.i16P(i16* %din_V_V)

ST_2: tmp_5 [1/1] 0.00ns
:6  %tmp_5 = trunc i9 %i_0_i_i3 to i1

ST_2: i [1/1] 1.84ns
:7  %i = add i9 1, %i_0_i_i3

ST_2: stg_14 [1/1] 0.00ns
:8  br i1 %tmp_5, label %branch1, label %branch0

ST_2: stg_15 [1/1] 0.00ns
:1  br i1 %tmp_5, label %branch3, label %branch2

ST_2: exitcond51_i_i [1/1] 2.03ns
:1  %exitcond51_i_i = icmp eq i9 %i_0_i_i3, -1

ST_2: stg_17 [1/1] 0.00ns
:2  br i1 %exitcond51_i_i, label %.preheader.i.0.exitStub, label %2

ST_2: stg_18 [1/1] 0.00ns
.preheader.i.0.exitStub:1  br label %2


 <State 3>: 2.15ns
ST_3: empty_35 [1/1] 0.00ns
:1  %empty_35 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 512, i64 512, i64 512)

ST_3: stg_20 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str5) nounwind

ST_3: tmp [1/1] 0.00ns
:3  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @p_str5)

ST_3: stg_22 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_3: stg_23 [1/1] 1.00ns
branch0:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %nodelay_i_0, i16 %din_val_V)

ST_3: stg_24 [1/1] 0.00ns
branch0:1  br label %1

ST_3: stg_25 [1/1] 1.00ns
branch1:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %nodelay_i_1, i16 %din_val_V)

ST_3: stg_26 [1/1] 0.00ns
branch1:1  br label %1

ST_3: DataOut_V [1/1] 1.15ns
:0  %DataOut_V = call i16 @"_ssdm_op_MemShiftRead.[512 x i16]P"(i16* getelementptr inbounds ([512 x i16]* @delay_line_Array_V, i64 0, i64 511), i16 %din_val_V, i1 true)

ST_3: stg_28 [1/1] 1.00ns
branch2:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %delayed_i_0, i16 %DataOut_V)

ST_3: stg_29 [1/1] 0.00ns
branch2:1  br label %0

ST_3: stg_30 [1/1] 1.00ns
branch3:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %delayed_i_1, i16 %DataOut_V)

ST_3: stg_31 [1/1] 0.00ns
branch3:1  br label %0

ST_3: empty [1/1] 0.00ns
:0  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @p_str5, i32 %tmp)

ST_3: stg_33 [1/1] 0.00ns
.preheader.i.0.exitStub:0  call void (...)* @_ssdm_op_Return()



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ delayed_i_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; mode=0x7efbe9f6c5a0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ delayed_i_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; mode=0x7efbe9f6ccf0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ din_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7efbe9f63e40; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ nodelay_i_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; mode=0x7efbe9f63570; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ nodelay_i_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; mode=0x7efbeed3cf50; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ delay_line_Array_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; mode=0x7efbeed3f2e0; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_4          (specinterface    ) [ 0000]
stg_5          (specinterface    ) [ 0000]
stg_6          (specinterface    ) [ 0000]
stg_7          (specinterface    ) [ 0000]
stg_8          (specinterface    ) [ 0000]
stg_9          (br               ) [ 0111]
i_0_i_i3       (phi              ) [ 0011]
din_val_V      (read             ) [ 0011]
tmp_5          (trunc            ) [ 0011]
i              (add              ) [ 0111]
stg_14         (br               ) [ 0000]
stg_15         (br               ) [ 0000]
exitcond51_i_i (icmp             ) [ 0011]
stg_17         (br               ) [ 0111]
stg_18         (br               ) [ 0111]
empty_35       (speclooptripcount) [ 0000]
stg_20         (specloopname     ) [ 0000]
tmp            (specregionbegin  ) [ 0000]
stg_22         (specpipeline     ) [ 0000]
stg_23         (write            ) [ 0000]
stg_24         (br               ) [ 0000]
stg_25         (write            ) [ 0000]
stg_26         (br               ) [ 0000]
DataOut_V      (memshiftread     ) [ 0000]
stg_28         (write            ) [ 0000]
stg_29         (br               ) [ 0000]
stg_30         (write            ) [ 0000]
stg_31         (br               ) [ 0000]
empty          (specregionend    ) [ 0000]
stg_33         (return           ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="delayed_i_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delayed_i_0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="delayed_i_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delayed_i_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="din_V_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="din_V_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="nodelay_i_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nodelay_i_0"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="nodelay_i_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nodelay_i_1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="delay_line_Array_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="delay_line_Array_V"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str87"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str88"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str89"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str90"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str83"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str84"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str85"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str86"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str79"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str80"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str81"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str82"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str75"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str76"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str77"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str78"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i16P"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i16P"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_MemShiftRead.[512 x i16]P"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="86" class="1004" name="din_val_V_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="16" slack="0"/>
<pin id="88" dir="0" index="1" bw="16" slack="0"/>
<pin id="89" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="din_val_V/2 "/>
</bind>
</comp>

<comp id="92" class="1004" name="stg_23_write_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="0" slack="0"/>
<pin id="94" dir="0" index="1" bw="16" slack="0"/>
<pin id="95" dir="0" index="2" bw="16" slack="1"/>
<pin id="96" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_23/3 "/>
</bind>
</comp>

<comp id="99" class="1004" name="stg_25_write_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="0" slack="0"/>
<pin id="101" dir="0" index="1" bw="16" slack="0"/>
<pin id="102" dir="0" index="2" bw="16" slack="1"/>
<pin id="103" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_25/3 "/>
</bind>
</comp>

<comp id="106" class="1004" name="stg_28_write_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="0" slack="0"/>
<pin id="108" dir="0" index="1" bw="16" slack="0"/>
<pin id="109" dir="0" index="2" bw="16" slack="0"/>
<pin id="110" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_28/3 "/>
</bind>
</comp>

<comp id="113" class="1004" name="stg_30_write_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="0" slack="0"/>
<pin id="115" dir="0" index="1" bw="16" slack="0"/>
<pin id="116" dir="0" index="2" bw="16" slack="0"/>
<pin id="117" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_30/3 "/>
</bind>
</comp>

<comp id="120" class="1005" name="i_0_i_i3_reg_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="9" slack="1"/>
<pin id="122" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i_i3 (phireg) "/>
</bind>
</comp>

<comp id="124" class="1004" name="i_0_i_i3_phi_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="1"/>
<pin id="126" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="127" dir="0" index="2" bw="9" slack="0"/>
<pin id="128" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="129" dir="0" index="4" bw="1" slack="0"/>
<pin id="130" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="131" dir="1" index="6" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i_i3/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="tmp_5_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="9" slack="0"/>
<pin id="136" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="i_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="0" index="1" bw="9" slack="0"/>
<pin id="141" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="exitcond51_i_i_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="9" slack="0"/>
<pin id="146" dir="0" index="1" bw="9" slack="0"/>
<pin id="147" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond51_i_i/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="DataOut_V_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="16" slack="0"/>
<pin id="152" dir="0" index="1" bw="16" slack="0"/>
<pin id="153" dir="0" index="2" bw="16" slack="1"/>
<pin id="154" dir="0" index="3" bw="1" slack="0"/>
<pin id="155" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1185) " fcode="memshiftread"/>
<opset="DataOut_V/3 "/>
</bind>
</comp>

<comp id="161" class="1004" name="stg_33_fu_161">
<pin_list>
<pin id="162" dir="1" index="0" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="return(1203) " fcode="return"/>
<opset="stg_33/3 "/>
</bind>
</comp>

<comp id="163" class="1005" name="din_val_V_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="16" slack="1"/>
<pin id="165" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="din_val_V "/>
</bind>
</comp>

<comp id="170" class="1005" name="tmp_5_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="1"/>
<pin id="172" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="174" class="1005" name="i_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="9" slack="0"/>
<pin id="176" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="179" class="1005" name="exitcond51_i_i_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="1" slack="1"/>
<pin id="181" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond51_i_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="90"><net_src comp="56" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="4" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="97"><net_src comp="76" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="6" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="104"><net_src comp="76" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="105"><net_src comp="8" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="111"><net_src comp="76" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="0" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="118"><net_src comp="76" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="2" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="123"><net_src comp="54" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="132"><net_src comp="120" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="133"><net_src comp="54" pin="0"/><net_sink comp="124" pin=4"/></net>

<net id="137"><net_src comp="124" pin="6"/><net_sink comp="134" pin=0"/></net>

<net id="142"><net_src comp="58" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="124" pin="6"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="124" pin="6"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="60" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="156"><net_src comp="78" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="80" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="158"><net_src comp="82" pin="0"/><net_sink comp="150" pin=3"/></net>

<net id="159"><net_src comp="150" pin="4"/><net_sink comp="106" pin=2"/></net>

<net id="160"><net_src comp="150" pin="4"/><net_sink comp="113" pin=2"/></net>

<net id="166"><net_src comp="86" pin="2"/><net_sink comp="163" pin=0"/></net>

<net id="167"><net_src comp="163" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="168"><net_src comp="163" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="169"><net_src comp="163" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="173"><net_src comp="134" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="138" pin="2"/><net_sink comp="174" pin=0"/></net>

<net id="178"><net_src comp="174" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="182"><net_src comp="144" pin="2"/><net_sink comp="179" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: delayed_i_0 | {3 }
	Port: delayed_i_1 | {3 }
	Port: din_V_V | {}
	Port: nodelay_i_0 | {3 }
	Port: nodelay_i_1 | {3 }
	Port: delay_line_Array_V | {}
  - Chain level:
	State 1
	State 2
		tmp_5 : 1
		i : 1
		stg_14 : 2
		stg_15 : 2
		exitcond51_i_i : 1
		stg_17 : 2
	State 3
		stg_28 : 1
		stg_30 : 1
		empty : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|    add   |        i_fu_138       |    0    |    9    |
|----------|-----------------------|---------|---------|
|   icmp   | exitcond51_i_i_fu_144 |    0    |    3    |
|----------|-----------------------|---------|---------|
|   read   |  din_val_V_read_fu_86 |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |   stg_23_write_fu_92  |    0    |    0    |
|   write  |   stg_25_write_fu_99  |    0    |    0    |
|          |  stg_28_write_fu_106  |    0    |    0    |
|          |  stg_30_write_fu_113  |    0    |    0    |
|----------|-----------------------|---------|---------|
|   trunc  |      tmp_5_fu_134     |    0    |    0    |
|----------|-----------------------|---------|---------|
|memshiftread|    DataOut_V_fu_150   |    0    |    0    |
|----------|-----------------------|---------|---------|
|  return  |     stg_33_fu_161     |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |    12   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   din_val_V_reg_163  |   16   |
|exitcond51_i_i_reg_179|    1   |
|   i_0_i_i3_reg_120   |    9   |
|       i_reg_174      |    9   |
|     tmp_5_reg_170    |    1   |
+----------------------+--------+
|         Total        |   36   |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   12   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   36   |    -   |
+-----------+--------+--------+
|   Total   |   36   |   12   |
+-----------+--------+--------+
