Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.26 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.26 secs
 
--> Reading design: TopMultiplex.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "TopMultiplex.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "TopMultiplex"
Output Format                      : NGC
Target Device                      : xc6slx9-2-csg324

---- Source Options
Top Module Name                    : TopMultiplex
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\eductaion\DCSE\6th Semester\DSD Lab\lab8\task1\bcd_counter\mod10_counter.v" into library work
Parsing module <mod10_counter>.
Parsing module <three_BCD>.
Parsing module <Clock_Divider>.
Parsing module <Counter18bit>.
Parsing module <decoder2x4>.
Parsing module <mux4x1>.
Parsing module <BCD_to_7Seg>.
Parsing module <TopMultiplex>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <TopMultiplex>.

Elaborating module <Counter18bit>.
WARNING:HDLCompiler:413 - "D:\eductaion\DCSE\6th Semester\DSD Lab\lab8\task1\bcd_counter\mod10_counter.v" Line 84: Result of 19-bit expression is truncated to fit in 18-bit target.

Elaborating module <Clock_Divider>.

Elaborating module <three_BCD>.

Elaborating module <mod10_counter>.
WARNING:HDLCompiler:413 - "D:\eductaion\DCSE\6th Semester\DSD Lab\lab8\task1\bcd_counter\mod10_counter.v" Line 34: Result of 5-bit expression is truncated to fit in 4-bit target.

Elaborating module <BCD_to_7Seg>.

Elaborating module <mux4x1>.

Elaborating module <decoder2x4>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <TopMultiplex>.
    Related source file is "D:\eductaion\DCSE\6th Semester\DSD Lab\lab8\task1\bcd_counter\mod10_counter.v".
    Summary:
	no macro.
Unit <TopMultiplex> synthesized.

Synthesizing Unit <Counter18bit>.
    Related source file is "D:\eductaion\DCSE\6th Semester\DSD Lab\lab8\task1\bcd_counter\mod10_counter.v".
    Found 18-bit register for signal <count>.
    Found 18-bit adder for signal <count[17]_GND_2_o_add_2_OUT> created at line 84.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  18 D-type flip-flop(s).
Unit <Counter18bit> synthesized.

Synthesizing Unit <Clock_Divider>.
    Related source file is "D:\eductaion\DCSE\6th Semester\DSD Lab\lab8\task1\bcd_counter\mod10_counter.v".
        DIVISOR = 28'b0101111101011110000100000000
    Found 1-bit register for signal <clock_out>.
    Found 28-bit register for signal <counter>.
    Found 28-bit adder for signal <counter[27]_GND_3_o_add_1_OUT> created at line 66.
    Found 28-bit comparator greater for signal <n0001> created at line 67
    Found 28-bit comparator greater for signal <counter[27]_GND_3_o_LessThan_5_o> created at line 69
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  29 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <Clock_Divider> synthesized.

Synthesizing Unit <three_BCD>.
    Related source file is "D:\eductaion\DCSE\6th Semester\DSD Lab\lab8\task1\bcd_counter\mod10_counter.v".
    Summary:
	no macro.
Unit <three_BCD> synthesized.

Synthesizing Unit <mod10_counter>.
    Related source file is "D:\eductaion\DCSE\6th Semester\DSD Lab\lab8\task1\bcd_counter\mod10_counter.v".
    Found 4-bit register for signal <Q>.
    Found 4-bit adder for signal <Q[3]_GND_5_o_add_2_OUT> created at line 34.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
Unit <mod10_counter> synthesized.

Synthesizing Unit <BCD_to_7Seg>.
    Related source file is "D:\eductaion\DCSE\6th Semester\DSD Lab\lab8\task1\bcd_counter\mod10_counter.v".
    Found 16x8-bit Read Only RAM for signal <seg>
    Summary:
	inferred   1 RAM(s).
Unit <BCD_to_7Seg> synthesized.

Synthesizing Unit <mux4x1>.
    Related source file is "D:\eductaion\DCSE\6th Semester\DSD Lab\lab8\task1\bcd_counter\mod10_counter.v".
    Found 8-bit 4-to-1 multiplexer for signal <out> created at line 112.
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux4x1> synthesized.

Synthesizing Unit <decoder2x4>.
    Related source file is "D:\eductaion\DCSE\6th Semester\DSD Lab\lab8\task1\bcd_counter\mod10_counter.v".
    Found 4x4-bit Read Only RAM for signal <out>
    Summary:
	inferred   1 RAM(s).
Unit <decoder2x4> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 16x8-bit single-port Read Only RAM                    : 3
 4x4-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 5
 18-bit adder                                          : 1
 28-bit adder                                          : 1
 4-bit adder                                           : 3
# Registers                                            : 6
 1-bit register                                        : 1
 18-bit register                                       : 1
 28-bit register                                       : 1
 4-bit register                                        : 3
# Comparators                                          : 2
 28-bit comparator greater                             : 2
# Multiplexers                                         : 1
 8-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <BCD_to_7Seg>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_seg> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <bcd>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <seg>           |          |
    -----------------------------------------------------------------------
Unit <BCD_to_7Seg> synthesized (advanced).

Synthesizing (advanced) Unit <Clock_Divider>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <Clock_Divider> synthesized (advanced).

Synthesizing (advanced) Unit <Counter18bit>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <Counter18bit> synthesized (advanced).

Synthesizing (advanced) Unit <decoder2x4>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_out> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <in>            |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <out>           |          |
    -----------------------------------------------------------------------
Unit <decoder2x4> synthesized (advanced).

Synthesizing (advanced) Unit <mod10_counter>.
The following registers are absorbed into counter <Q>: 1 register on signal <Q>.
Unit <mod10_counter> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 16x8-bit single-port distributed Read Only RAM        : 3
 4x4-bit single-port distributed Read Only RAM         : 1
# Counters                                             : 5
 18-bit up counter                                     : 1
 28-bit up counter                                     : 1
 4-bit up counter                                      : 3
# Registers                                            : 1
 Flip-Flops                                            : 1
# Comparators                                          : 2
 28-bit comparator greater                             : 2
# Multiplexers                                         : 1
 8-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <TopMultiplex> ...
WARNING:Xst:1293 - FF/Latch <divider/counter_27> has a constant value of 0 in block <TopMultiplex>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block TopMultiplex, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 58
 Flip-Flops                                            : 58

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : TopMultiplex.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 263
#      GND                         : 1
#      INV                         : 9
#      LUT1                        : 43
#      LUT2                        : 36
#      LUT3                        : 9
#      LUT4                        : 10
#      LUT5                        : 38
#      LUT6                        : 14
#      MUXCY                       : 54
#      MUXF7                       : 3
#      VCC                         : 1
#      XORCY                       : 45
# FlipFlops/Latches                : 58
#      FD                          : 46
#      FDR                         : 12
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 13
#      IBUF                        : 1
#      OBUF                        : 12

Device utilization summary:
---------------------------

Selected Device : 6slx9csg324-2 


Slice Logic Utilization: 
 Number of Slice Registers:              58  out of  11440     0%  
 Number of Slice LUTs:                  159  out of   5720     2%  
    Number used as Logic:               159  out of   5720     2%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    159
   Number with an unused Flip Flop:     101  out of    159    63%  
   Number with an unused LUT:             0  out of    159     0%  
   Number of fully used LUT-FF pairs:    58  out of    159    36%  
   Number of unique control sets:         4

IO Utilization: 
 Number of IOs:                          14
 Number of bonded IOBs:                  14  out of    200     7%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+----------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)            | Load  |
-----------------------------------+----------------------------------+-------+
clk                                | BUFGP                            | 46    |
divider/clock_out                  | NONE(three_BCD_Counters/bcdu/Q_0)| 4     |
three_BCD_Counters/bcdt/Q_3        | NONE(three_BCD_Counters/bcdh/Q_0)| 4     |
three_BCD_Counters/bcdu/Q_3        | NONE(three_BCD_Counters/bcdt/Q_0)| 4     |
-----------------------------------+----------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 4.334ns (Maximum Frequency: 230.710MHz)
   Minimum input arrival time before clock: 4.154ns
   Maximum output required time after clock: 10.292ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.334ns (frequency: 230.710MHz)
  Total number of paths / destination ports: 1958 / 46
-------------------------------------------------------------------------
Delay:               4.334ns (Levels of Logic = 7)
  Source:            divider/counter_8 (FF)
  Destination:       divider/counter_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: divider/counter_8 to divider/counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               5   0.525   1.271  divider/counter_8 (divider/counter_8)
     LUT5:I0->O            1   0.254   0.000  divider/Mcompar_n0001_lut<1> (divider/Mcompar_n0001_lut<1>)
     MUXCY:S->O            1   0.215   0.000  divider/Mcompar_n0001_cy<1> (divider/Mcompar_n0001_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  divider/Mcompar_n0001_cy<2> (divider/Mcompar_n0001_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  divider/Mcompar_n0001_cy<3> (divider/Mcompar_n0001_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  divider/Mcompar_n0001_cy<4> (divider/Mcompar_n0001_cy<4>)
     MUXCY:CI->O          27   0.235   1.436  divider/Mcompar_n0001_cy<5> (divider/Mcompar_n0001_cy<5>)
     LUT2:I1->O            1   0.254   0.000  divider/counter_0_rstpot (divider/counter_0_rstpot)
     FD:D                      0.074          divider/counter_0
    ----------------------------------------
    Total                      4.334ns (1.627ns logic, 2.707ns route)
                                       (37.5% logic, 62.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'divider/clock_out'
  Clock period: 3.415ns (frequency: 292.826MHz)
  Total number of paths / destination ports: 26 / 8
-------------------------------------------------------------------------
Delay:               3.415ns (Levels of Logic = 1)
  Source:            three_BCD_Counters/bcdu/Q_3 (FF)
  Destination:       three_BCD_Counters/bcdu/Q_0 (FF)
  Source Clock:      divider/clock_out falling
  Destination Clock: divider/clock_out falling

  Data Path: three_BCD_Counters/bcdu/Q_3 to three_BCD_Counters/bcdu/Q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              8   0.525   1.374  three_BCD_Counters/bcdu/Q_3 (three_BCD_Counters/bcdu/Q_3)
     LUT5:I0->O            4   0.254   0.803  three_BCD_Counters/bcdu/CLR_Q[3]_OR_21_o1 (three_BCD_Counters/bcdu/CLR_Q[3]_OR_21_o)
     FDR:R                     0.459          three_BCD_Counters/bcdu/Q_0
    ----------------------------------------
    Total                      3.415ns (1.238ns logic, 2.177ns route)
                                       (36.3% logic, 63.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'three_BCD_Counters/bcdt/Q_3'
  Clock period: 3.381ns (frequency: 295.770MHz)
  Total number of paths / destination ports: 26 / 8
-------------------------------------------------------------------------
Delay:               3.381ns (Levels of Logic = 1)
  Source:            three_BCD_Counters/bcdh/Q_3 (FF)
  Destination:       three_BCD_Counters/bcdh/Q_0 (FF)
  Source Clock:      three_BCD_Counters/bcdt/Q_3 falling
  Destination Clock: three_BCD_Counters/bcdt/Q_3 falling

  Data Path: three_BCD_Counters/bcdh/Q_3 to three_BCD_Counters/bcdh/Q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              7   0.525   1.340  three_BCD_Counters/bcdh/Q_3 (three_BCD_Counters/bcdh/Q_3)
     LUT5:I0->O            4   0.254   0.803  three_BCD_Counters/bcdh/CLR_Q[3]_OR_21_o1 (three_BCD_Counters/bcdh/CLR_Q[3]_OR_21_o)
     FDR:R                     0.459          three_BCD_Counters/bcdh/Q_0
    ----------------------------------------
    Total                      3.381ns (1.238ns logic, 2.143ns route)
                                       (36.6% logic, 63.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'three_BCD_Counters/bcdu/Q_3'
  Clock period: 3.415ns (frequency: 292.826MHz)
  Total number of paths / destination ports: 26 / 8
-------------------------------------------------------------------------
Delay:               3.415ns (Levels of Logic = 1)
  Source:            three_BCD_Counters/bcdt/Q_3 (FF)
  Destination:       three_BCD_Counters/bcdt/Q_0 (FF)
  Source Clock:      three_BCD_Counters/bcdu/Q_3 falling
  Destination Clock: three_BCD_Counters/bcdu/Q_3 falling

  Data Path: three_BCD_Counters/bcdt/Q_3 to three_BCD_Counters/bcdt/Q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              8   0.525   1.374  three_BCD_Counters/bcdt/Q_3 (three_BCD_Counters/bcdt/Q_3)
     LUT5:I0->O            4   0.254   0.803  three_BCD_Counters/bcdt/CLR_Q[3]_OR_21_o1 (three_BCD_Counters/bcdt/CLR_Q[3]_OR_21_o)
     FDR:R                     0.459          three_BCD_Counters/bcdt/Q_0
    ----------------------------------------
    Total                      3.415ns (1.238ns logic, 2.177ns route)
                                       (36.3% logic, 63.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'divider/clock_out'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              4.154ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       three_BCD_Counters/bcdu/Q_0 (FF)
  Destination Clock: divider/clock_out falling

  Data Path: rst to three_BCD_Counters/bcdu/Q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            21   1.328   1.310  rst_IBUF (rst_IBUF)
     LUT5:I4->O            4   0.254   0.803  three_BCD_Counters/bcdu/CLR_Q[3]_OR_21_o1 (three_BCD_Counters/bcdu/CLR_Q[3]_OR_21_o)
     FDR:R                     0.459          three_BCD_Counters/bcdu/Q_0
    ----------------------------------------
    Total                      4.154ns (2.041ns logic, 2.113ns route)
                                       (49.1% logic, 50.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'three_BCD_Counters/bcdt/Q_3'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              4.154ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       three_BCD_Counters/bcdh/Q_0 (FF)
  Destination Clock: three_BCD_Counters/bcdt/Q_3 falling

  Data Path: rst to three_BCD_Counters/bcdh/Q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            21   1.328   1.310  rst_IBUF (rst_IBUF)
     LUT5:I4->O            4   0.254   0.803  three_BCD_Counters/bcdh/CLR_Q[3]_OR_21_o1 (three_BCD_Counters/bcdh/CLR_Q[3]_OR_21_o)
     FDR:R                     0.459          three_BCD_Counters/bcdh/Q_0
    ----------------------------------------
    Total                      4.154ns (2.041ns logic, 2.113ns route)
                                       (49.1% logic, 50.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'three_BCD_Counters/bcdu/Q_3'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              4.154ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       three_BCD_Counters/bcdt/Q_0 (FF)
  Destination Clock: three_BCD_Counters/bcdu/Q_3 falling

  Data Path: rst to three_BCD_Counters/bcdt/Q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            21   1.328   1.310  rst_IBUF (rst_IBUF)
     LUT5:I4->O            4   0.254   0.803  three_BCD_Counters/bcdt/CLR_Q[3]_OR_21_o1 (three_BCD_Counters/bcdt/CLR_Q[3]_OR_21_o)
     FDR:R                     0.459          three_BCD_Counters/bcdt/Q_0
    ----------------------------------------
    Total                      4.154ns (2.041ns logic, 2.113ns route)
                                       (49.1% logic, 50.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 18 / 18
-------------------------------------------------------------------------
Offset:              3.396ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       cnt/count_17 (FF)
  Destination Clock: clk rising

  Data Path: rst to cnt/count_17
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            21   1.328   1.740  rst_IBUF (rst_IBUF)
     LUT5:I0->O            1   0.254   0.000  cnt/count_17_rstpot (cnt/count_17_rstpot)
     FD:D                      0.074          cnt/count_17
    ----------------------------------------
    Total                      3.396ns (1.656ns logic, 1.740ns route)
                                       (48.8% logic, 51.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 71 / 11
-------------------------------------------------------------------------
Offset:              10.292ns (Levels of Logic = 6)
  Source:            cnt/count_16 (FF)
  Destination:       out_mux<4> (PAD)
  Source Clock:      clk rising

  Data Path: cnt/count_16 to out_mux<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              22   0.525   1.562  cnt/count_16 (cnt/count_16)
     LUT4:I1->O            1   0.235   1.112  MUX/Mmux_out522 (MUX/Mmux_out522)
     LUT5:I0->O            1   0.254   0.682  MUX/Mmux_out524_SW0 (N4)
     LUT6:I5->O            5   0.254   0.841  MUX/Mmux_out524 (MUX/Mmux_out52)
     LUT6:I5->O            2   0.254   0.726  MUX/Mmux_out24 (out_mux_1_OBUF)
     LUT2:I1->O            1   0.254   0.681  MUX/Mmux_out51 (out_mux_4_OBUF)
     OBUF:I->O                 2.912          out_mux_4_OBUF (out_mux<4>)
    ----------------------------------------
    Total                     10.292ns (4.688ns logic, 5.604ns route)
                                       (45.5% logic, 54.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'three_BCD_Counters/bcdt/Q_3'
  Total number of paths / destination ports: 49 / 7
-------------------------------------------------------------------------
Offset:              8.377ns (Levels of Logic = 4)
  Source:            three_BCD_Counters/bcdh/Q_2 (FF)
  Destination:       out_mux<7> (PAD)
  Source Clock:      three_BCD_Counters/bcdt/Q_3 falling

  Data Path: three_BCD_Counters/bcdh/Q_2 to out_mux<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             11   0.525   1.267  three_BCD_Counters/bcdh/Q_2 (three_BCD_Counters/bcdh/Q_2)
     LUT4:I1->O            1   0.235   1.137  MUX/Mmux_out83 (MUX/Mmux_out82)
     LUT6:I0->O            1   0.254   1.112  MUX/Mmux_out85_SW0 (N2)
     LUT6:I1->O            1   0.254   0.681  MUX/Mmux_out85 (out_mux_7_OBUF)
     OBUF:I->O                 2.912          out_mux_7_OBUF (out_mux<7>)
    ----------------------------------------
    Total                      8.377ns (4.180ns logic, 4.197ns route)
                                       (49.9% logic, 50.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'three_BCD_Counters/bcdu/Q_3'
  Total number of paths / destination ports: 52 / 7
-------------------------------------------------------------------------
Offset:              9.969ns (Levels of Logic = 6)
  Source:            three_BCD_Counters/bcdt/Q_3 (FF)
  Destination:       out_mux<4> (PAD)
  Source Clock:      three_BCD_Counters/bcdu/Q_3 falling

  Data Path: three_BCD_Counters/bcdt/Q_3 to out_mux<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              8   0.525   1.220  three_BCD_Counters/bcdt/Q_3 (three_BCD_Counters/bcdt/Q_3)
     LUT4:I0->O            1   0.254   1.112  MUX/Mmux_out522 (MUX/Mmux_out522)
     LUT5:I0->O            1   0.254   0.682  MUX/Mmux_out524_SW0 (N4)
     LUT6:I5->O            5   0.254   0.841  MUX/Mmux_out524 (MUX/Mmux_out52)
     LUT6:I5->O            2   0.254   0.726  MUX/Mmux_out24 (out_mux_1_OBUF)
     LUT2:I1->O            1   0.254   0.681  MUX/Mmux_out51 (out_mux_4_OBUF)
     OBUF:I->O                 2.912          out_mux_4_OBUF (out_mux<4>)
    ----------------------------------------
    Total                      9.969ns (4.707ns logic, 5.262ns route)
                                       (47.2% logic, 52.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'divider/clock_out'
  Total number of paths / destination ports: 49 / 7
-------------------------------------------------------------------------
Offset:              8.698ns (Levels of Logic = 5)
  Source:            three_BCD_Counters/bcdu/Q_2 (FF)
  Destination:       out_mux<4> (PAD)
  Source Clock:      divider/clock_out falling

  Data Path: three_BCD_Counters/bcdu/Q_2 to out_mux<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             11   0.525   1.315  three_BCD_Counters/bcdu/Q_2 (three_BCD_Counters/bcdu/Q_2)
     LUT5:I1->O            1   0.254   0.682  MUX/Mmux_out524_SW0 (N4)
     LUT6:I5->O            5   0.254   0.841  MUX/Mmux_out524 (MUX/Mmux_out52)
     LUT6:I5->O            2   0.254   0.726  MUX/Mmux_out24 (out_mux_1_OBUF)
     LUT2:I1->O            1   0.254   0.681  MUX/Mmux_out51 (out_mux_4_OBUF)
     OBUF:I->O                 2.912          out_mux_4_OBUF (out_mux<4>)
    ----------------------------------------
    Total                      8.698ns (4.453ns logic, 4.245ns route)
                                       (51.2% logic, 48.8% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.334|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock divider/clock_out
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
divider/clock_out|         |         |    3.415|         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock three_BCD_Counters/bcdt/Q_3
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
three_BCD_Counters/bcdt/Q_3|         |         |    3.381|         |
---------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock three_BCD_Counters/bcdu/Q_3
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
three_BCD_Counters/bcdu/Q_3|         |         |    3.415|         |
---------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 6.73 secs
 
--> 

Total memory usage is 4500492 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    3 (   0 filtered)
Number of infos    :    3 (   0 filtered)

