# Files

- `d_flipflop.vhdl`: vhdl code for d flip-flop
- `d_flipflop_tb.vhdl`: vhdl code for testbench

# D Flipflop diagram

![D_flipflop](images/d_flipflop.png)

# Simulation result

![Result](images/result.png)
