{"vcs1":{"timestamp_begin":1711537912.994890786, "rt":1.52, "ut":0.44, "st":0.11}}
{"vcselab":{"timestamp_begin":1711537914.580484168, "rt":0.69, "ut":0.34, "st":0.10}}
{"link":{"timestamp_begin":1711537915.328125083, "rt":0.23, "ut":0.16, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1711537912.498671700}
{"VCS_COMP_START_TIME": 1711537912.498671700}
{"VCS_COMP_END_TIME": 1711537917.333767789}
{"VCS_USER_OPTIONS": "-full64 -sverilog -debug_pp tb.sv Bicubic.v +define+RTL -R -P /usr/cad/synopsys/verdi/cur/share/PLI/VCS/LINUX64/novas.tab /usr/cad/synopsys/verdi/cur/share/PLI/VCS/LINUX64/pli.a"}
{"vcs1": {"peak_mem": 327064}}
{"stitch_vcselab": {"peak_mem": 226172}}
