/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [3:0] celloutsig_0_0z;
  wire [2:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [6:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  reg [2:0] celloutsig_0_15z;
  wire [4:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  reg [4:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [23:0] celloutsig_0_21z;
  reg [4:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [8:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [6:0] celloutsig_0_26z;
  wire [6:0] celloutsig_0_27z;
  wire [4:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire [21:0] celloutsig_0_33z;
  wire [12:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire [2:0] celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire celloutsig_0_43z;
  reg [2:0] celloutsig_0_44z;
  wire [2:0] celloutsig_0_45z;
  wire celloutsig_0_46z;
  wire [15:0] celloutsig_0_48z;
  wire [16:0] celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire [4:0] celloutsig_0_54z;
  wire [15:0] celloutsig_0_5z;
  wire celloutsig_0_60z;
  reg [4:0] celloutsig_0_64z;
  wire [9:0] celloutsig_0_6z;
  wire [2:0] celloutsig_0_70z;
  wire celloutsig_0_76z;
  wire [2:0] celloutsig_0_7z;
  wire [4:0] celloutsig_0_85z;
  wire celloutsig_0_8z;
  wire [6:0] celloutsig_0_94z;
  wire [4:0] celloutsig_0_95z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [9:0] celloutsig_1_10z;
  wire [8:0] celloutsig_1_11z;
  wire [6:0] celloutsig_1_12z;
  wire [8:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [22:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  reg [17:0] celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = in_data[27] ? in_data[33] : celloutsig_0_2z;
  assign celloutsig_1_0z = in_data[176] ? in_data[188] : in_data[100];
  assign celloutsig_1_1z = in_data[131] ? in_data[140] : in_data[163];
  assign celloutsig_1_9z = celloutsig_1_7z ? celloutsig_1_1z : in_data[167];
  assign celloutsig_1_15z = celloutsig_1_10z[8] ? celloutsig_1_5z[11] : celloutsig_1_10z[6];
  assign celloutsig_1_19z = celloutsig_1_5z[16] ? celloutsig_1_11z[5] : celloutsig_1_18z[3];
  assign celloutsig_0_18z = celloutsig_0_8z ? celloutsig_0_5z[15] : celloutsig_0_0z[1];
  assign celloutsig_0_3z = ~((celloutsig_0_0z[3] | celloutsig_0_0z[3]) & celloutsig_0_1z[2]);
  assign celloutsig_0_36z = ~((celloutsig_0_17z | celloutsig_0_15z[1]) & celloutsig_0_23z);
  assign celloutsig_0_41z = ~((celloutsig_0_5z[0] | celloutsig_0_26z[4]) & celloutsig_0_18z);
  assign celloutsig_0_60z = ~((celloutsig_0_49z[13] | celloutsig_0_42z) & celloutsig_0_17z);
  assign celloutsig_0_76z = ~((celloutsig_0_64z[3] | celloutsig_0_45z[2]) & celloutsig_0_45z[1]);
  assign celloutsig_0_9z = ~((celloutsig_0_3z | celloutsig_0_3z) & celloutsig_0_0z[2]);
  assign celloutsig_0_14z = ~((celloutsig_0_3z | celloutsig_0_6z[2]) & celloutsig_0_8z);
  assign celloutsig_0_31z = celloutsig_0_26z[0] ^ celloutsig_0_0z[0];
  assign celloutsig_0_8z = celloutsig_0_4z ^ celloutsig_0_7z[1];
  assign celloutsig_1_3z = celloutsig_1_2z ^ in_data[110];
  assign celloutsig_1_4z = celloutsig_1_3z ^ celloutsig_1_1z;
  assign celloutsig_1_7z = celloutsig_1_1z ^ celloutsig_1_4z;
  assign celloutsig_1_8z = celloutsig_1_1z ^ celloutsig_1_5z[14];
  assign celloutsig_0_12z = celloutsig_0_5z[10] ^ celloutsig_0_4z;
  assign celloutsig_0_17z = celloutsig_0_16z[2] ^ celloutsig_0_1z[3];
  assign celloutsig_0_19z = celloutsig_0_16z[4] ^ celloutsig_0_15z[2];
  assign celloutsig_0_35z = { in_data[94:81], celloutsig_0_2z, celloutsig_0_25z, celloutsig_0_12z, celloutsig_0_34z, celloutsig_0_4z } != { celloutsig_0_24z[5], celloutsig_0_5z, celloutsig_0_20z, celloutsig_0_24z, celloutsig_0_7z, celloutsig_0_19z };
  assign celloutsig_0_42z = in_data[78:64] != { celloutsig_0_5z[14:1], celloutsig_0_36z };
  assign celloutsig_0_43z = celloutsig_0_21z[18:4] != { celloutsig_0_7z, celloutsig_0_13z, celloutsig_0_38z, celloutsig_0_41z, celloutsig_0_25z };
  assign celloutsig_0_46z = { celloutsig_0_33z[9:6], celloutsig_0_22z } != { celloutsig_0_45z, celloutsig_0_16z, celloutsig_0_19z };
  assign celloutsig_1_2z = in_data[164:157] != { in_data[108:102], celloutsig_1_1z };
  assign celloutsig_0_20z = { celloutsig_0_13z, celloutsig_0_12z } != celloutsig_0_5z[12:5];
  assign celloutsig_0_23z = { celloutsig_0_16z[4:1], celloutsig_0_3z, celloutsig_0_12z } != { celloutsig_0_6z[6:2], celloutsig_0_9z };
  assign celloutsig_0_2z = in_data[16:12] != in_data[20:16];
  assign celloutsig_0_25z = { celloutsig_0_21z[7:5], celloutsig_0_11z, celloutsig_0_4z } != { celloutsig_0_5z[11:6], celloutsig_0_18z };
  assign celloutsig_0_33z = ~ { celloutsig_0_24z[5:0], celloutsig_0_0z, celloutsig_0_26z, celloutsig_0_12z, celloutsig_0_15z, celloutsig_0_14z };
  assign celloutsig_0_38z = ~ celloutsig_0_27z[6:4];
  assign celloutsig_0_45z = ~ { celloutsig_0_35z, celloutsig_0_2z, celloutsig_0_23z };
  assign celloutsig_0_70z = ~ { celloutsig_0_38z[1:0], celloutsig_0_25z };
  assign celloutsig_0_16z = ~ celloutsig_0_1z;
  assign celloutsig_0_24z = ~ { in_data[43:38], celloutsig_0_4z, celloutsig_0_19z, celloutsig_0_20z };
  assign celloutsig_0_48z = { in_data[79:68], celloutsig_0_14z, celloutsig_0_44z } >> { in_data[54:50], celloutsig_0_46z, celloutsig_0_16z, celloutsig_0_1z };
  assign celloutsig_0_54z = in_data[79:75] >> { in_data[3], celloutsig_0_35z, celloutsig_0_36z, celloutsig_0_12z, celloutsig_0_3z };
  assign celloutsig_0_5z = { in_data[95:83], celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_4z } >> { celloutsig_0_0z[3:1], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_0_7z = in_data[72:70] >> { celloutsig_0_6z[1], celloutsig_0_3z, celloutsig_0_4z };
  assign celloutsig_1_10z = { in_data[157:150], celloutsig_1_8z, celloutsig_1_9z } >> { celloutsig_1_5z[4:1], celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_8z };
  assign celloutsig_1_11z = celloutsig_1_10z[9:1] >> { celloutsig_1_10z[7:0], celloutsig_1_7z };
  assign celloutsig_1_18z = { in_data[117:96], celloutsig_1_1z } >> { celloutsig_1_14z[6:1], celloutsig_1_14z, celloutsig_1_12z, celloutsig_1_15z };
  assign celloutsig_0_11z = celloutsig_0_0z[3:1] >> celloutsig_0_1z[3:1];
  assign celloutsig_0_21z = { celloutsig_0_5z[8:0], celloutsig_0_11z, celloutsig_0_18z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_12z, celloutsig_0_1z, celloutsig_0_7z } >> in_data[55:32];
  assign celloutsig_0_27z = { celloutsig_0_22z, celloutsig_0_17z, celloutsig_0_14z } >> { celloutsig_0_19z, celloutsig_0_16z, celloutsig_0_25z };
  assign celloutsig_0_29z = celloutsig_0_27z[6:2] >> { celloutsig_0_13z[4:1], celloutsig_0_19z };
  assign celloutsig_0_0z = in_data[24:21] - in_data[43:40];
  assign celloutsig_0_34z = { celloutsig_0_5z[6], celloutsig_0_0z, celloutsig_0_31z, celloutsig_0_27z } - { celloutsig_0_26z[5:3], celloutsig_0_29z, celloutsig_0_16z };
  assign celloutsig_0_49z = { celloutsig_0_36z, celloutsig_0_43z, celloutsig_0_2z, celloutsig_0_24z, celloutsig_0_23z, celloutsig_0_20z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_18z } - { celloutsig_0_16z[4], celloutsig_0_48z };
  assign celloutsig_0_6z = celloutsig_0_5z[14:5] - in_data[71:62];
  assign celloutsig_0_85z = celloutsig_0_34z[10:6] - celloutsig_0_29z;
  assign celloutsig_0_94z = { celloutsig_0_22z[1], celloutsig_0_76z, celloutsig_0_64z } - { celloutsig_0_85z[3:2], celloutsig_0_9z, celloutsig_0_70z, celloutsig_0_60z };
  assign celloutsig_0_95z = celloutsig_0_27z[5:1] - { celloutsig_0_6z[8:6], celloutsig_0_18z, celloutsig_0_42z };
  assign celloutsig_1_12z = { celloutsig_1_11z[8:3], celloutsig_1_2z } - { celloutsig_1_10z[5:0], celloutsig_1_4z };
  assign celloutsig_1_14z = celloutsig_1_5z[12:4] - { celloutsig_1_5z[10:3], celloutsig_1_7z };
  assign celloutsig_0_13z = { celloutsig_0_6z[6:1], celloutsig_0_3z } - { celloutsig_0_6z[3:1], celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_4z };
  assign celloutsig_0_26z = { celloutsig_0_0z[2:1], celloutsig_0_17z, celloutsig_0_7z, celloutsig_0_9z } - celloutsig_0_13z;
  always_latch
    if (!celloutsig_1_18z[0]) celloutsig_0_44z = 3'h0;
    else if (!clkin_data[32]) celloutsig_0_44z = celloutsig_0_6z[2:0];
  always_latch
    if (!celloutsig_1_18z[0]) celloutsig_0_64z = 5'h00;
    else if (clkin_data[0]) celloutsig_0_64z = celloutsig_0_54z;
  always_latch
    if (clkin_data[96]) celloutsig_1_5z = 18'h00000;
    else if (!clkin_data[64]) celloutsig_1_5z = { in_data[171:164], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_3z };
  always_latch
    if (celloutsig_1_18z[0]) celloutsig_0_1z = 5'h00;
    else if (!clkin_data[32]) celloutsig_0_1z = { in_data[82], celloutsig_0_0z };
  always_latch
    if (!celloutsig_1_18z[0]) celloutsig_0_15z = 3'h0;
    else if (clkin_data[32]) celloutsig_0_15z = in_data[89:87];
  always_latch
    if (!celloutsig_1_18z[0]) celloutsig_0_22z = 5'h00;
    else if (!clkin_data[32]) celloutsig_0_22z = { celloutsig_0_6z[2:1], celloutsig_0_18z, celloutsig_0_12z, celloutsig_0_19z };
  assign { out_data[150:128], out_data[96], out_data[38:32], out_data[4:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_94z, celloutsig_0_95z };
endmodule
