{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.79954,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.79983,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.000463038,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.000364438,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.000124289,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.000364438,
	"finish__design__instance__count__class:antenna_cell": 3,
	"finish__design__instance__area__class:antenna_cell": 7.5072,
	"finish__design__instance__count__class:buffer": 64,
	"finish__design__instance__area__class:buffer": 240.23,
	"finish__design__instance__count__class:clock_buffer": 19,
	"finish__design__instance__area__class:clock_buffer": 431.664,
	"finish__design__instance__count__class:timing_repair_buffer": 323,
	"finish__design__instance__area__class:timing_repair_buffer": 1878.05,
	"finish__design__instance__count__class:inverter": 54,
	"finish__design__instance__area__class:inverter": 202.694,
	"finish__design__instance__count__class:clock_inverter": 13,
	"finish__design__instance__area__class:clock_inverter": 163.907,
	"finish__design__instance__count__class:sequential_cell": 128,
	"finish__design__instance__area__class:sequential_cell": 3203.07,
	"finish__design__instance__count__class:multi_input_combinational_cell": 159,
	"finish__design__instance__area__class:multi_input_combinational_cell": 1117.32,
	"finish__design__instance__count": 763,
	"finish__design__instance__area": 7244.45,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 2.7696,
	"finish__clock__skew__setup": 0.00795491,
	"finish__clock__skew__hold": 0.00795491,
	"finish__timing__drv__max_slew_limit": 0.562977,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.712127,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.002035,
	"finish__power__switching__total": 0.000648422,
	"finish__power__leakage__total": 3.19506e-09,
	"finish__power__total": 0.00268342,
	"finish__design__io": 291,
	"finish__design__die__area": 9471.18,
	"finish__design__core__area": 8763.4,
	"finish__design__instance__count": 871,
	"finish__design__instance__area": 7379.58,
	"finish__design__instance__count__stdcell": 871,
	"finish__design__instance__area__stdcell": 7379.58,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.84209,
	"finish__design__instance__utilization__stdcell": 0.84209,
	"finish__design__rows": 34,
	"finish__design__rows:unithd": 34,
	"finish__design__sites": 7004,
	"finish__design__sites:unithd": 7004,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}