

================================================================
== Vivado HLS Report for 'Loop_memset_AB_proc8'
================================================================
* Date:           Wed Oct 19 18:03:37 2022

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        BlockMatrix_multiplication
* Solution:       solution2
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.510 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      198|      215| 1.980 us | 2.150 us |  198|  215|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- memset_AB   |       19|       19|         5|          -|          -|     4|    no    |
        | + memset_AB  |        3|        3|         1|          -|          -|     4|    no    |
        |- loadA       |       16|       16|         3|          2|          1|     8|    yes   |
        |- partialsum  |      176|      176|        22|          -|          -|     8|    no    |
        | + ps_i       |       19|       19|         8|          4|          1|     4|    yes   |
        +--------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|     12|       0|    392|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        2|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|    380|    -|
|Register         |        -|      -|     518|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        2|     12|     518|    772|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      5|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +-------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory|        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |A_U    |Loop_memset_AB_prbkb  |        2|  0|   0|    0|    32|   32|     1|         1024|
    +-------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total  |                      |        2|  0|   0|    0|    32|   32|     1|         1024|
    +-------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |mul_ln28_1_fu_481_p2              |     *    |      3|  0|  20|          32|          32|
    |mul_ln28_2_fu_499_p2              |     *    |      3|  0|  20|          32|          32|
    |mul_ln28_3_fu_536_p2              |     *    |      3|  0|  20|          32|          32|
    |mul_ln28_fu_472_p2                |     *    |      3|  0|  20|          32|          32|
    |add_ln28_1_fu_531_p2              |     +    |      0|  0|  39|          32|          32|
    |add_ln28_2_fu_540_p2              |     +    |      0|  0|  39|          32|          32|
    |add_ln28_3_fu_546_p2              |     +    |      0|  0|  39|          32|          32|
    |add_ln28_4_fu_449_p2              |     +    |      0|  0|  15|           7|           7|
    |add_ln28_fu_476_p2                |     +    |      0|  0|  39|          32|          32|
    |add_ln7_1_fu_309_p2               |     +    |      0|  0|  10|           2|           1|
    |add_ln7_fu_290_p2                 |     +    |      0|  0|  10|           2|           1|
    |i_1_fu_431_p2                     |     +    |      0|  0|  12|           3|           1|
    |i_fu_336_p2                       |     +    |      0|  0|  13|           4|           1|
    |k_fu_399_p2                       |     +    |      0|  0|  13|           4|           1|
    |ap_block_pp0_stage1_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage1_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state8                   |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op53          |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op86          |    and   |      0|  0|   2|           1|           1|
    |icmp_ln13_fu_330_p2               |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln22_fu_393_p2               |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln25_fu_425_p2               |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln7_1_fu_321_p2              |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln7_fu_315_p2                |   icmp   |      0|  0|   8|           2|           2|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |or_ln28_1_fu_503_p2               |    or    |      0|  0|   5|           5|           2|
    |or_ln28_2_fu_517_p2               |    or    |      0|  0|   5|           5|           2|
    |or_ln28_fu_485_p2                 |    or    |      0|  0|   5|           5|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                     |    xor   |      0|  0|   2|           1|           2|
    |xor_ln17_fu_365_p2                |    xor   |      0|  0|   5|           4|           5|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |     12|  0| 392|         320|         306|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |AB_address0                    |  33|          6|    4|         24|
    |AB_address1                    |  27|          5|    4|         20|
    |AB_d0                          |  21|          4|   32|        128|
    |AB_d1                          |  15|          3|   32|         96|
    |A_address0                     |  21|          4|    5|         20|
    |A_address1                     |  15|          3|    5|         15|
    |A_d0                           |  15|          3|   32|         96|
    |A_d1                           |  15|          3|   32|         96|
    |Arows_V_a_0_blk_n              |   9|          2|    1|          2|
    |Arows_V_a_1_blk_n              |   9|          2|    1|          2|
    |Arows_V_a_2_blk_n              |   9|          2|    1|          2|
    |Arows_V_a_3_blk_n              |   9|          2|    1|          2|
    |Bcols_V_a_0_blk_n              |   9|          2|    1|          2|
    |Bcols_V_a_1_blk_n              |   9|          2|    1|          2|
    |Bcols_V_a_2_blk_n              |   9|          2|    1|          2|
    |Bcols_V_a_3_blk_n              |   9|          2|    1|          2|
    |ap_NS_fsm                      |  56|         13|    1|         13|
    |ap_done                        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1        |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1        |   9|          2|    1|          2|
    |ap_phi_mux_i1_0_phi_fu_283_p4  |   9|          2|    3|          6|
    |ap_phi_mux_i_0_phi_fu_260_p4   |   9|          2|    4|          8|
    |i1_0_reg_279                   |   9|          2|    3|          6|
    |i_0_reg_256                    |   9|          2|    4|          8|
    |k_0_reg_268                    |   9|          2|    4|          8|
    |phi_ln7_1_reg_245              |   9|          2|    2|          4|
    |phi_ln7_reg_233                |   9|          2|    2|          4|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 380|         80|  180|        574|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |AB_addr_4_reg_657                |   2|   0|    4|          2|
    |AB_addr_5_reg_686                |   2|   0|    4|          2|
    |AB_addr_6_reg_696                |   2|   0|    4|          2|
    |AB_addr_7_reg_702                |   2|   0|    4|          2|
    |AB_load_reg_663                  |  32|   0|   32|          0|
    |A_load_reg_668                   |  32|   0|   32|          0|
    |add_ln28_1_reg_707               |  32|   0|   32|          0|
    |add_ln28_3_reg_717               |  32|   0|   32|          0|
    |add_ln7_reg_556                  |   2|   0|    2|          0|
    |ap_CS_fsm                        |  12|   0|   12|          0|
    |ap_done_reg                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1          |   1|   0|    1|          0|
    |i1_0_reg_279                     |   3|   0|    3|          0|
    |i_0_reg_256                      |   4|   0|    4|          0|
    |i_1_reg_640                      |   3|   0|    3|          0|
    |i_reg_582                        |   4|   0|    4|          0|
    |icmp_ln13_reg_578                |   1|   0|    1|          0|
    |icmp_ln25_reg_636                |   1|   0|    1|          0|
    |icmp_ln25_reg_636_pp1_iter1_reg  |   1|   0|    1|          0|
    |k_0_reg_268                      |   4|   0|    4|          0|
    |k_reg_606                        |   4|   0|    4|          0|
    |mul_ln28_1_reg_681               |  32|   0|   32|          0|
    |mul_ln28_2_reg_691               |  32|   0|   32|          0|
    |mul_ln28_3_reg_712               |  32|   0|   32|          0|
    |mul_ln28_reg_676                 |  32|   0|   32|          0|
    |phi_ln7_1_reg_245                |   2|   0|    2|          0|
    |phi_ln7_reg_233                  |   2|   0|    2|          0|
    |tmp_8_reg_650                    |   3|   0|    5|          2|
    |tmp_8_reg_650_pp1_iter1_reg      |   3|   0|    5|          2|
    |tmp_a_1_05_reg_611               |  32|   0|   32|          0|
    |tmp_a_1_16_reg_616               |  32|   0|   32|          0|
    |tmp_a_1_27_reg_621               |  32|   0|   32|          0|
    |tmp_a_1_38_reg_626               |  32|   0|   32|          0|
    |tmp_a_23_reg_587                 |  32|   0|   32|          0|
    |tmp_a_34_reg_592                 |  32|   0|   32|          0|
    |xor_ln17_reg_597                 |   4|   0|    4|          0|
    |zext_ln28_reg_631                |   4|   0|    7|          3|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 518|   0|  533|         15|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+----------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+---------------------+-----+-----+------------+----------------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs | Loop_memset_AB_proc8 | return value |
|ap_rst               |  in |    1| ap_ctrl_hs | Loop_memset_AB_proc8 | return value |
|ap_start             |  in |    1| ap_ctrl_hs | Loop_memset_AB_proc8 | return value |
|ap_done              | out |    1| ap_ctrl_hs | Loop_memset_AB_proc8 | return value |
|ap_continue          |  in |    1| ap_ctrl_hs | Loop_memset_AB_proc8 | return value |
|ap_idle              | out |    1| ap_ctrl_hs | Loop_memset_AB_proc8 | return value |
|ap_ready             | out |    1| ap_ctrl_hs | Loop_memset_AB_proc8 | return value |
|AB_address0          | out |    4|  ap_memory |          AB          |     array    |
|AB_ce0               | out |    1|  ap_memory |          AB          |     array    |
|AB_we0               | out |    1|  ap_memory |          AB          |     array    |
|AB_d0                | out |   32|  ap_memory |          AB          |     array    |
|AB_q0                |  in |   32|  ap_memory |          AB          |     array    |
|AB_address1          | out |    4|  ap_memory |          AB          |     array    |
|AB_ce1               | out |    1|  ap_memory |          AB          |     array    |
|AB_we1               | out |    1|  ap_memory |          AB          |     array    |
|AB_d1                | out |   32|  ap_memory |          AB          |     array    |
|AB_q1                |  in |   32|  ap_memory |          AB          |     array    |
|it                   |  in |   32|   ap_none  |          it          |    scalar    |
|Arows_V_a_0_dout     |  in |   32|   ap_fifo  |      Arows_V_a_0     |    pointer   |
|Arows_V_a_0_empty_n  |  in |    1|   ap_fifo  |      Arows_V_a_0     |    pointer   |
|Arows_V_a_0_read     | out |    1|   ap_fifo  |      Arows_V_a_0     |    pointer   |
|Arows_V_a_1_dout     |  in |   32|   ap_fifo  |      Arows_V_a_1     |    pointer   |
|Arows_V_a_1_empty_n  |  in |    1|   ap_fifo  |      Arows_V_a_1     |    pointer   |
|Arows_V_a_1_read     | out |    1|   ap_fifo  |      Arows_V_a_1     |    pointer   |
|Arows_V_a_2_dout     |  in |   32|   ap_fifo  |      Arows_V_a_2     |    pointer   |
|Arows_V_a_2_empty_n  |  in |    1|   ap_fifo  |      Arows_V_a_2     |    pointer   |
|Arows_V_a_2_read     | out |    1|   ap_fifo  |      Arows_V_a_2     |    pointer   |
|Arows_V_a_3_dout     |  in |   32|   ap_fifo  |      Arows_V_a_3     |    pointer   |
|Arows_V_a_3_empty_n  |  in |    1|   ap_fifo  |      Arows_V_a_3     |    pointer   |
|Arows_V_a_3_read     | out |    1|   ap_fifo  |      Arows_V_a_3     |    pointer   |
|Bcols_V_a_0_dout     |  in |   32|   ap_fifo  |      Bcols_V_a_0     |    pointer   |
|Bcols_V_a_0_empty_n  |  in |    1|   ap_fifo  |      Bcols_V_a_0     |    pointer   |
|Bcols_V_a_0_read     | out |    1|   ap_fifo  |      Bcols_V_a_0     |    pointer   |
|Bcols_V_a_1_dout     |  in |   32|   ap_fifo  |      Bcols_V_a_1     |    pointer   |
|Bcols_V_a_1_empty_n  |  in |    1|   ap_fifo  |      Bcols_V_a_1     |    pointer   |
|Bcols_V_a_1_read     | out |    1|   ap_fifo  |      Bcols_V_a_1     |    pointer   |
|Bcols_V_a_2_dout     |  in |   32|   ap_fifo  |      Bcols_V_a_2     |    pointer   |
|Bcols_V_a_2_empty_n  |  in |    1|   ap_fifo  |      Bcols_V_a_2     |    pointer   |
|Bcols_V_a_2_read     | out |    1|   ap_fifo  |      Bcols_V_a_2     |    pointer   |
|Bcols_V_a_3_dout     |  in |   32|   ap_fifo  |      Bcols_V_a_3     |    pointer   |
|Bcols_V_a_3_empty_n  |  in |    1|   ap_fifo  |      Bcols_V_a_3     |    pointer   |
|Bcols_V_a_3_read     | out |    1|   ap_fifo  |      Bcols_V_a_3     |    pointer   |
+---------------------+-----+-----+------------+----------------------+--------------+

