{
  "module_name": "metrics.json",
  "hash_id": "7cb7aa1e0f8647b0747c9c3ea3c851161113ad7e3557a28e29005a6595acbc95",
  "original_prompt": "Ingested from linux-6.6.14/tools/perf/pmu-events/arch/arm64/ampere/ampereone/metrics.json",
  "human_readable_source": "[\n    {\n\t\"MetricName\": \"branch_miss_pred_rate\",\n\t\"MetricExpr\": \"BR_MIS_PRED / BR_PRED\",\n\t\"BriefDescription\": \"Branch predictor misprediction rate. May not count branches that are never resolved because they are in the misprediction shadow of an earlier branch\",\n\t\"MetricGroup\": \"branch\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n\t\"MetricName\": \"bus_utilization\",\n\t\"MetricExpr\": \"((BUS_ACCESS / (BUS_CYCLES * 1)) * 100)\",\n\t\"BriefDescription\": \"Core-to-uncore bus utilization\",\n\t\"MetricGroup\": \"Bus\",\n        \"ScaleUnit\": \"1percent of bus cycles\"\n    },\n    {\n        \"MetricName\": \"l1d_cache_miss_ratio\",\n        \"MetricExpr\": \"(L1D_CACHE_REFILL / L1D_CACHE)\",\n        \"BriefDescription\": \"This metric measures the ratio of level 1 data cache accesses missed to the total number of level 1 data cache accesses. This gives an indication of the effectiveness of the level 1 data cache.\",\n        \"MetricGroup\": \"Miss_Ratio;L1D_Cache_Effectiveness\",\n        \"ScaleUnit\": \"1per cache access\"\n    },\n    {\n        \"MetricName\": \"l1i_cache_miss_ratio\",\n        \"MetricExpr\": \"(L1I_CACHE_REFILL / L1I_CACHE)\",\n        \"BriefDescription\": \"This metric measures the ratio of level 1 instruction cache accesses missed to the total number of level 1 instruction cache accesses. This gives an indication of the effectiveness of the level 1 instruction cache.\",\n        \"MetricGroup\": \"Miss_Ratio;L1I_Cache_Effectiveness\",\n        \"ScaleUnit\": \"1per cache access\"\n    },\n    {\n\t\"MetricName\": \"Miss_Ratio;l1d_cache_read_miss\",\n\t\"MetricExpr\": \"L1D_CACHE_LMISS_RD / L1D_CACHE_RD\",\n\t\"BriefDescription\": \"L1D cache read miss rate\",\n\t\"MetricGroup\": \"Cache\",\n        \"ScaleUnit\": \"1per cache read access\"\n    },\n    {\n        \"MetricName\": \"l2_cache_miss_ratio\",\n        \"MetricExpr\": \"(L2D_CACHE_REFILL / L2D_CACHE)\",\n        \"BriefDescription\": \"This metric measures the ratio of level 2 cache accesses missed to the total number of level 2 cache accesses. This gives an indication of the effectiveness of the level 2 cache, which is a unified cache that stores both data and instruction. Note that cache accesses in this cache are either data memory access or instruction fetch as this is a unified cache.\",\n        \"MetricGroup\": \"Miss_Ratio;L2_Cache_Effectiveness\",\n        \"ScaleUnit\": \"1per cache access\"\n    },\n    {\n\t\"MetricName\": \"l1i_cache_read_miss_rate\",\n\t\"MetricExpr\": \"L1I_CACHE_LMISS / L1I_CACHE\",\n\t\"BriefDescription\": \"L1I cache read miss rate\",\n\t\"MetricGroup\": \"Cache\",\n        \"ScaleUnit\": \"1per cache access\"\n    },\n    {\n\t\"MetricName\": \"l2d_cache_read_miss_rate\",\n\t\"MetricExpr\": \"L2D_CACHE_LMISS_RD / L2D_CACHE_RD\",\n\t\"BriefDescription\": \"L2 cache read miss rate\",\n\t\"MetricGroup\": \"Cache\",\n        \"ScaleUnit\": \"1per cache read access\"\n    },\n    {\n\t\"MetricName\": \"l1d_cache_miss_mpki\",\n\t\"MetricExpr\": \"(L1D_CACHE_LMISS_RD * 1e3) / INST_RETIRED\",\n\t\"BriefDescription\": \"Misses per thousand instructions (data)\",\n\t\"MetricGroup\": \"Cache\",\n        \"ScaleUnit\": \"1MPKI\"\n    },\n    {\n\t\"MetricName\": \"l1i_cache_miss_mpki\",\n\t\"MetricExpr\": \"(L1I_CACHE_LMISS * 1e3) / INST_RETIRED\",\n\t\"BriefDescription\": \"Misses per thousand instructions (instruction)\",\n\t\"MetricGroup\": \"Cache\",\n        \"ScaleUnit\": \"1MPKI\"\n    },\n    {\n        \"MetricName\": \"simd_percentage\",\n        \"MetricExpr\": \"((ASE_SPEC / INST_SPEC) * 100)\",\n        \"BriefDescription\": \"This metric measures advanced SIMD operations as a percentage of total operations speculatively executed.\",\n        \"MetricGroup\": \"Operation_Mix\",\n        \"ScaleUnit\": \"1percent of operations\"\n    },\n    {\n        \"MetricName\": \"crypto_percentage\",\n        \"MetricExpr\": \"((CRYPTO_SPEC / INST_SPEC) * 100)\",\n        \"BriefDescription\": \"This metric measures crypto operations as a percentage of operations speculatively executed.\",\n        \"MetricGroup\": \"Operation_Mix\",\n        \"ScaleUnit\": \"1percent of operations\"\n    },\n    {\n\t\"MetricName\": \"gflops\",\n\t\"MetricExpr\": \"VFP_SPEC / (duration_time * 1e9)\",\n\t\"BriefDescription\": \"Giga-floating point operations per second\",\n\t\"MetricGroup\": \"InstructionMix\"\n    },\n    {\n        \"MetricName\": \"integer_dp_percentage\",\n        \"MetricExpr\": \"((DP_SPEC / INST_SPEC) * 100)\",\n        \"BriefDescription\": \"This metric measures scalar integer operations as a percentage of operations speculatively executed.\",\n        \"MetricGroup\": \"Operation_Mix\",\n        \"ScaleUnit\": \"1percent of operations\"\n    },\n    {\n        \"MetricName\": \"ipc\",\n        \"MetricExpr\": \"(INST_RETIRED / CPU_CYCLES)\",\n        \"BriefDescription\": \"This metric measures the number of instructions retired per cycle.\",\n        \"MetricGroup\": \"General\",\n        \"ScaleUnit\": \"1per cycle\"\n    },\n    {\n        \"MetricName\": \"load_percentage\",\n        \"MetricExpr\": \"((LD_SPEC / INST_SPEC) * 100)\",\n        \"BriefDescription\": \"This metric measures load operations as a percentage of operations speculatively executed.\",\n        \"MetricGroup\": \"Operation_Mix\",\n        \"ScaleUnit\": \"1percent of operations\"\n    },\n    {\n\t\"MetricName\": \"load_store_spec_rate\",\n\t\"MetricExpr\": \"((LDST_SPEC / INST_SPEC) * 100)\",\n\t\"BriefDescription\": \"The rate of load or store instructions speculatively executed to overall instructions speclatively executed\",\n        \"MetricGroup\": \"Operation_Mix\",\n        \"ScaleUnit\": \"1percent of operations\"\n    },\n    {\n\t\"MetricName\": \"retired_mips\",\n\t\"MetricExpr\": \"INST_RETIRED / (duration_time * 1e6)\",\n\t\"BriefDescription\": \"Millions of instructions per second\",\n\t\"MetricGroup\": \"InstructionMix\"\n    },\n    {\n\t\"MetricName\": \"spec_utilization_mips\",\n\t\"MetricExpr\": \"INST_SPEC / (duration_time * 1e6)\",\n\t\"BriefDescription\": \"Millions of instructions per second\",\n\t\"MetricGroup\": \"PEutilization\"\n    },\n    {\n\t\"MetricName\": \"pc_write_spec_rate\",\n\t\"MetricExpr\": \"((PC_WRITE_SPEC / INST_SPEC) * 100)\",\n\t\"BriefDescription\": \"The rate of software change of the PC speculatively executed to overall instructions speclatively executed\",\n        \"MetricGroup\": \"Operation_Mix\",\n        \"ScaleUnit\": \"1percent of operations\"\n    },\n    {\n        \"MetricName\": \"store_percentage\",\n        \"MetricExpr\": \"((ST_SPEC / INST_SPEC) * 100)\",\n        \"BriefDescription\": \"This metric measures store operations as a percentage of operations speculatively executed.\",\n        \"MetricGroup\": \"Operation_Mix\",\n        \"ScaleUnit\": \"1percent of operations\"\n    },\n    {\n        \"MetricName\": \"scalar_fp_percentage\",\n        \"MetricExpr\": \"((VFP_SPEC / INST_SPEC) * 100)\",\n        \"BriefDescription\": \"This metric measures scalar floating point operations as a percentage of operations speculatively executed.\",\n        \"MetricGroup\": \"Operation_Mix\",\n        \"ScaleUnit\": \"1percent of operations\"\n    },\n    {\n        \"MetricName\": \"retired_rate\",\n        \"MetricExpr\": \"OP_RETIRED / OP_SPEC\",\n        \"BriefDescription\": \"Of all the micro-operations issued, what percentage are retired(committed)\",\n        \"MetricGroup\": \"General\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n\t\"MetricName\": \"wasted\",\n\t\"MetricExpr\": \"1 - (OP_RETIRED / (CPU_CYCLES * #slots))\",\n        \"BriefDescription\": \"Of all the micro-operations issued, what proportion are lost\",\n\t\"MetricGroup\": \"General\",\n\t\"ScaleUnit\": \"100%\"\n    },\n    {\n        \"MetricName\": \"wasted_rate\",\n        \"MetricExpr\": \"1 - OP_RETIRED / OP_SPEC\",\n        \"BriefDescription\": \"Of all the micro-operations issued, what percentage are not retired(committed)\",\n        \"MetricGroup\": \"General\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n\t\"MetricName\": \"stall_backend_cache_rate\",\n\t\"MetricExpr\": \"((STALL_BACKEND_CACHE / CPU_CYCLES) * 100)\",\n\t\"BriefDescription\": \"Proportion of cycles stalled and no operations issued to backend and cache miss\",\n\t\"MetricGroup\": \"Stall\",\n        \"ScaleUnit\": \"1percent of cycles\"\n    },\n    {\n\t\"MetricName\": \"stall_backend_resource_rate\",\n\t\"MetricExpr\": \"((STALL_BACKEND_RESOURCE / CPU_CYCLES) * 100)\",\n\t\"BriefDescription\": \"Proportion of cycles stalled and no operations issued to backend and resource full\",\n\t\"MetricGroup\": \"Stall\",\n        \"ScaleUnit\": \"1percent of cycles\"\n    },\n    {\n\t\"MetricName\": \"stall_backend_tlb_rate\",\n\t\"MetricExpr\": \"((STALL_BACKEND_TLB / CPU_CYCLES) * 100)\",\n\t\"BriefDescription\": \"Proportion of cycles stalled and no operations issued to backend and TLB miss\",\n\t\"MetricGroup\": \"Stall\",\n        \"ScaleUnit\": \"1percent of cycles\"\n    },\n    {\n\t\"MetricName\": \"stall_frontend_cache_rate\",\n\t\"MetricExpr\": \"((STALL_FRONTEND_CACHE / CPU_CYCLES) * 100)\",\n\t\"BriefDescription\": \"Proportion of cycles stalled and no ops delivered from frontend and cache miss\",\n\t\"MetricGroup\": \"Stall\",\n        \"ScaleUnit\": \"1percent of cycles\"\n    },\n    {\n\t\"MetricName\": \"stall_frontend_tlb_rate\",\n\t\"MetricExpr\": \"((STALL_FRONTEND_TLB / CPU_CYCLES) * 100)\",\n\t\"BriefDescription\": \"Proportion of cycles stalled and no ops delivered from frontend and TLB miss\",\n\t\"MetricGroup\": \"Stall\",\n        \"ScaleUnit\": \"1percent of cycles\"\n    },\n    {\n        \"MetricName\": \"dtlb_walk_ratio\",\n        \"MetricExpr\": \"(DTLB_WALK / L1D_TLB)\",\n        \"BriefDescription\": \"This metric measures the ratio of data TLB Walks to the total number of data TLB accesses. This gives an indication of the effectiveness of the data TLB accesses.\",\n        \"MetricGroup\": \"Miss_Ratio;DTLB_Effectiveness\",\n        \"ScaleUnit\": \"1per TLB access\"\n    },\n    {\n        \"MetricName\": \"itlb_walk_ratio\",\n        \"MetricExpr\": \"(ITLB_WALK / L1I_TLB)\",\n        \"BriefDescription\": \"This metric measures the ratio of instruction TLB Walks to the total number of instruction TLB accesses. This gives an indication of the effectiveness of the instruction TLB accesses.\",\n        \"MetricGroup\": \"Miss_Ratio;ITLB_Effectiveness\",\n        \"ScaleUnit\": \"1per TLB access\"\n    },\n    {\n        \"ArchStdEvent\": \"backend_bound\"\n    },\n    {\n        \"ArchStdEvent\": \"frontend_bound\",\n        \"MetricExpr\": \"100 - (retired_fraction + slots_lost_misspeculation_fraction + backend_bound)\"\n    },\n    {\n        \"MetricName\": \"slots_lost_misspeculation_fraction\",\n        \"MetricExpr\": \"100 * ((OP_SPEC - OP_RETIRED) / (CPU_CYCLES * #slots))\",\n        \"BriefDescription\": \"Fraction of slots lost due to misspeculation\",\n        \"DefaultMetricgroupName\": \"TopdownL1\",\n        \"MetricGroup\": \"Default;TopdownL1\",\n        \"ScaleUnit\": \"1percent of slots\"\n    },\n    {\n        \"MetricName\": \"retired_fraction\",\n        \"MetricExpr\": \"100 * (OP_RETIRED / (CPU_CYCLES * #slots))\",\n        \"BriefDescription\": \"Fraction of slots retiring, useful work\",\n        \"DefaultMetricgroupName\": \"TopdownL1\",\n        \"MetricGroup\": \"Default;TopdownL1\",\n\t\"ScaleUnit\": \"1percent of slots\"\n    },\n    {\n        \"MetricName\": \"backend_core\",\n        \"MetricExpr\": \"(backend_bound / 100) - backend_memory\",\n        \"BriefDescription\": \"Fraction of slots the CPU was stalled due to backend non-memory subsystem issues\",\n        \"MetricGroup\": \"TopdownL2\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"MetricName\": \"backend_memory\",\n        \"MetricExpr\": \"(STALL_BACKEND_TLB + STALL_BACKEND_CACHE) / CPU_CYCLES\",\n        \"BriefDescription\": \"Fraction of slots the CPU was stalled due to backend memory subsystem issues (cache/tlb miss)\",\n        \"MetricGroup\": \"TopdownL2\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"MetricName\": \"branch_mispredict\",\n        \"MetricExpr\": \"(BR_MIS_PRED_RETIRED / GPC_FLUSH) * slots_lost_misspeculation_fraction\",\n        \"BriefDescription\": \"Fraction of slots lost due to branch misprediciton\",\n        \"MetricGroup\": \"TopdownL2\",\n        \"ScaleUnit\": \"1percent of slots\"\n    },\n    {\n        \"MetricName\": \"frontend_bandwidth\",\n        \"MetricExpr\": \"frontend_bound - frontend_latency\",\n        \"BriefDescription\": \"Fraction of slots the CPU did not dispatch at full bandwidth - able to dispatch partial slots only (1, 2, or 3 uops)\",\n        \"MetricGroup\": \"TopdownL2\",\n        \"ScaleUnit\": \"1percent of slots\"\n    },\n    {\n        \"MetricName\": \"frontend_latency\",\n        \"MetricExpr\": \"((STALL_FRONTEND - ((STALL_SLOT_FRONTEND - ((frontend_bound / 100) * CPU_CYCLES * #slots)) / #slots)) / CPU_CYCLES) * 100\",\n        \"BriefDescription\": \"Fraction of slots the CPU was stalled due to frontend latency issues (cache/tlb miss); nothing to dispatch\",\n        \"MetricGroup\": \"TopdownL2\",\n        \"ScaleUnit\": \"1percent of slots\"\n    },\n    {\n        \"MetricName\": \"other_miss_pred\",\n        \"MetricExpr\": \"slots_lost_misspeculation_fraction - branch_mispredict\",\n        \"BriefDescription\": \"Fraction of slots lost due to other/non-branch misprediction misspeculation\",\n        \"MetricGroup\": \"TopdownL2\",\n        \"ScaleUnit\": \"1percent of slots\"\n    },\n    {\n        \"MetricName\": \"pipe_utilization\",\n        \"MetricExpr\": \"100 * ((IXU_NUM_UOPS_ISSUED + FSU_ISSUED) / (CPU_CYCLES * 6))\",\n        \"BriefDescription\": \"Fraction of execute slots utilized\",\n        \"MetricGroup\": \"TopdownL2\",\n        \"ScaleUnit\": \"1percent of slots\"\n    },\n    {\n        \"MetricName\": \"d_cache_l2_miss_rate\",\n        \"MetricExpr\": \"((STALL_BACKEND_MEM / CPU_CYCLES) * 100)\",\n        \"BriefDescription\": \"Fraction of cycles the CPU was stalled due to data L2 cache miss\",\n        \"MetricGroup\": \"TopdownL3\",\n        \"ScaleUnit\": \"1percent of cycles\"\n    },\n    {\n        \"MetricName\": \"d_cache_miss_rate\",\n        \"MetricExpr\": \"((STALL_BACKEND_CACHE / CPU_CYCLES) * 100)\",\n        \"BriefDescription\": \"Fraction of cycles the CPU was stalled due to data cache miss\",\n        \"MetricGroup\": \"TopdownL3\",\n        \"ScaleUnit\": \"1percent of cycles\"\n    },\n    {\n        \"MetricName\": \"d_tlb_miss_rate\",\n        \"MetricExpr\": \"((STALL_BACKEND_TLB / CPU_CYCLES) * 100)\",\n        \"BriefDescription\": \"Fraction of cycles the CPU was stalled due to data TLB miss\",\n        \"MetricGroup\": \"TopdownL3\",\n        \"ScaleUnit\": \"1percent of cycles\"\n    },\n    {\n        \"MetricName\": \"fsu_pipe_utilization\",\n        \"MetricExpr\": \"((FSU_ISSUED / (CPU_CYCLES * 2)) * 100)\",\n        \"BriefDescription\": \"Fraction of FSU execute slots utilized\",\n        \"MetricGroup\": \"TopdownL3\",\n        \"ScaleUnit\": \"1percent of slots\"\n    },\n    {\n        \"MetricName\": \"i_cache_miss_rate\",\n        \"MetricExpr\": \"((STALL_FRONTEND_CACHE / CPU_CYCLES) * 100)\",\n        \"BriefDescription\": \"Fraction of cycles the CPU was stalled due to instruction cache miss\",\n        \"MetricGroup\": \"TopdownL3\",\n        \"ScaleUnit\": \"1percent of slots\"\n    },\n    {\n        \"MetricName\": \"i_tlb_miss_rate\",\n        \"MetricExpr\": \"((STALL_FRONTEND_TLB / CPU_CYCLES) * 100)\",\n        \"BriefDescription\": \"Fraction of cycles the CPU was stalled due to instruction TLB miss\",\n        \"MetricGroup\": \"TopdownL3\",\n        \"ScaleUnit\": \"1percent of slots\"\n    },\n    {\n        \"MetricName\": \"ixu_pipe_utilization\",\n        \"MetricExpr\": \"((IXU_NUM_UOPS_ISSUED / (CPU_CYCLES * #slots)) * 100)\",\n        \"BriefDescription\": \"Fraction of IXU execute slots utilized\",\n        \"MetricGroup\": \"TopdownL3\",\n        \"ScaleUnit\": \"1percent of slots\"\n    },\n    {\n        \"MetricName\": \"stall_recovery_rate\",\n        \"MetricExpr\": \"((IDR_STALL_FLUSH / CPU_CYCLES) * 100)\",\n        \"BriefDescription\": \"Fraction of cycles the CPU was stalled due to flush recovery\",\n        \"MetricGroup\": \"TopdownL3\",\n        \"ScaleUnit\": \"1percent of slots\"\n    },\n    {\n        \"MetricName\": \"stall_fsu_sched_rate\",\n        \"MetricExpr\": \"((IDR_STALL_FSU_SCHED / CPU_CYCLES) * 100)\",\n        \"BriefDescription\": \"Fraction of cycles the CPU was stalled and FSU was full\",\n        \"MetricGroup\": \"TopdownL4\",\n        \"ScaleUnit\": \"1percent of cycles\"\n    },\n    {\n        \"MetricName\": \"stall_ixu_sched_rate\",\n        \"MetricExpr\": \"((IDR_STALL_IXU_SCHED / CPU_CYCLES) * 100)\",\n        \"BriefDescription\": \"Fraction of cycles the CPU was stalled and IXU was full\",\n        \"MetricGroup\": \"TopdownL4\",\n        \"ScaleUnit\": \"1percent of cycles\"\n    },\n    {\n        \"MetricName\": \"stall_lob_id_rate\",\n        \"MetricExpr\": \"((IDR_STALL_LOB_ID / CPU_CYCLES) * 100)\",\n        \"BriefDescription\": \"Fraction of cycles the CPU was stalled and LOB was full\",\n        \"MetricGroup\": \"TopdownL4\",\n        \"ScaleUnit\": \"1percent of cycles\"\n    },\n    {\n        \"MetricName\": \"stall_rob_id_rate\",\n        \"MetricExpr\": \"((IDR_STALL_ROB_ID / CPU_CYCLES) * 100)\",\n        \"BriefDescription\": \"Fraction of cycles the CPU was stalled and ROB was full\",\n        \"MetricGroup\": \"TopdownL4\",\n        \"ScaleUnit\": \"1percent of cycles\"\n    },\n    {\n        \"MetricName\": \"stall_sob_id_rate\",\n        \"MetricExpr\": \"((IDR_STALL_SOB_ID / CPU_CYCLES) * 100)\",\n        \"BriefDescription\": \"Fraction of cycles the CPU was stalled and SOB was full\",\n        \"MetricGroup\": \"TopdownL4\",\n        \"ScaleUnit\": \"1percent of cycles\"\n    }\n]\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}