{"lc": 1, "type": "constructor", "id": ["langchain", "schema", "document", "Document"], "kwargs": {"metadata": {"source": "/home/guanzhideng145/research/ip_portal/patent_kg/patents/221 re (Done on website already).pdf"}, "page_content": "Ose Ola\n\nOAOTNANMNIN AAA\n\nEY\n\n9[[C\n\nPIC\n\nU.S. Patent\n\nDec. 16, 2014\n\nSheet 36 of 45\n\nUS 8,913,409 B2\n\nOTIZ\n\nPITT\n\nHS\u00a2 \u201cOl 4 WALA: goseqd V osedd POOL LLMLLL LTA: g gol \u6709 hy Ll xz \u591a Ve \u591a \u548c yi Nagy % Z % \u591a \u591a % \u591a \u591a \u5141 \u4e61 \u591a % \u5b57 \u5b78 \u591a \u591a \u5b57: CUDDLULDLLL URDU DAD\n\nDEE\n\nU.S. Patent\n\nDec. 16, 2014\n\nSheet 37 Of 45\n\nUS 8,913.409 B2\n\n2122\n\nTo Phase C\n\nComparato\n\nGND\n\nFG. 26\n\nU.S. Patent\n\nUS 8,913,409 B2\n\nSheet 37 of 45\n\nDec. 16, 2014\n\n2122\n\nFIG. 26\n\nU.S. Patent\n\nUS 8,913.409 B2\n\nDec. 16, 2014\n\nSheet 38 of 45\n\nS\n\nXXXXXXXXX\n\nFIG. 27\n\nUS. Patent\n\nUS 8,913,409 B2\n\nSheet 38 of 45\n\n16, 2014\n\n2700 ia\n\nEte the ie Ul the Cle 2 2\n\nFIG. 27\n\nDec.\n\nU.S. Patent\n\nDec. 16, 2014\n\nSheet 39 Of 45\n\nUS 8,913.409 B2\n\nTO Phase C\n\nC14\n\nR29\n\nR30\n\nDZS\n\nFIG. 28\n\nU.S. Patent\n\nUS 8,913,409 B2\n\nSheet 39 of 45\n\nDec. 16, 2014\n\n2800 \u4e09\n\nTo Phase C14 R29 R30 R31 DZ\n\nFIG. 28\n\nC\n\nU.S. Patent\n\nDec. 16, 2014\n\nSheet 40 of 45\n\nUS 8,913.409 B2\n\nSNimes\n\nTek PreWL\n\nSS\n\nSassasas SSSSSSSSSSSS\n\n: E\n\nr\n\n3000\n\ns\n\n?\n\nVgs of low-side MOSFET\n\nIn pl V O lt a C\n\nCh 1900 mV.\n\nU.S. Patent\n\nUS 8,913,409 B2\n\nDec. 16, 2014\n\nSheet 40 of 45\n\ny\n\nTek Prev odd Vsgs of high-side MOSFET\n\nTek Sto - Ves of low-side: MO \u2018a Sd I ag eccepuaeapuquusigses, SS \u201cipa ss ates BS\n\nFIG. 30\n\nU.S. Patent\n\nDec. 16, 2014\n\nSheet 41 of 45\n\nUS 8,913.409 B2\n\nTek PreWL Remi\n\nSisarayayassassisssssssssssssssssssssssssssssssssssssayalaya\n\nS :\n\nSS\n\n.\n\n.\n\n.\n\n.\n\n.\n\n.\n\n:\n\nVgs of high-side\n\n1\n\nMOSFETs\n\n3200\n\n?\n\nassassya assassayaya\n\nA1 Input Current\n\nVgs of low-side\n\nMOSFETS\n\n:\n\n.\n\n.\n\n. . S\n\nU.S. Patent\n\nUS 8,913,409 B2\n\nDec. 16, 2014\n\nSheet 41 of 45\n\na TREN ee se & \u201c\u4e00 -\u4e00 Input Voltage Saye (sonata AOS oN Vsgs of high-side a MOSFETs . ee SSE SN\uff0c ss ws | A Chi F700 V\n\n\u4e00 \u4e00 Vgs of low-side MOSFETs se PF 212A\n\nFIG, 32\n\nU.S. Patent\n\nDec. 16, 2014\n\nSheet 42 of 45\n\nUS 8,913.409 B2\n\n9.0 -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------", "type": "Document"}}