// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="TrackletCalculator_L1L2F,hls_ip_2020_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xcvu7p-flvb2104-1-e,HLS_INPUT_CLOCK=4.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=3.471875,HLS_SYN_LAT=128,HLS_SYN_TPT=none,HLS_SYN_MEM=1,HLS_SYN_DSP=48,HLS_SYN_FF=3242,HLS_SYN_LUT=3358,HLS_VERSION=2020_1}" *)

module TrackletCalculator_L1L2F (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        bx_V,
        innerStubs_0_dataarray_data_V_address0,
        innerStubs_0_dataarray_data_V_ce0,
        innerStubs_0_dataarray_data_V_q0,
        outerStubs_0_dataarray_data_V_address0,
        outerStubs_0_dataarray_data_V_ce0,
        outerStubs_0_dataarray_data_V_q0,
        stubPairs_0_dataarray_data_V_address0,
        stubPairs_0_dataarray_data_V_ce0,
        stubPairs_0_dataarray_data_V_q0,
        stubPairs_1_dataarray_data_V_address0,
        stubPairs_1_dataarray_data_V_ce0,
        stubPairs_1_dataarray_data_V_q0,
        stubPairs_2_dataarray_data_V_address0,
        stubPairs_2_dataarray_data_V_ce0,
        stubPairs_2_dataarray_data_V_q0,
        stubPairs_3_dataarray_data_V_address0,
        stubPairs_3_dataarray_data_V_ce0,
        stubPairs_3_dataarray_data_V_q0,
        stubPairs_4_dataarray_data_V_address0,
        stubPairs_4_dataarray_data_V_ce0,
        stubPairs_4_dataarray_data_V_q0,
        stubPairs_5_dataarray_data_V_address0,
        stubPairs_5_dataarray_data_V_ce0,
        stubPairs_5_dataarray_data_V_q0,
        stubPairs_6_dataarray_data_V_address0,
        stubPairs_6_dataarray_data_V_ce0,
        stubPairs_6_dataarray_data_V_q0,
        stubPairs_7_dataarray_data_V_address0,
        stubPairs_7_dataarray_data_V_ce0,
        stubPairs_7_dataarray_data_V_q0,
        stubPairs_8_dataarray_data_V_address0,
        stubPairs_8_dataarray_data_V_ce0,
        stubPairs_8_dataarray_data_V_q0,
        stubPairs_0_nentries_0_V,
        stubPairs_0_nentries_1_V,
        stubPairs_1_nentries_0_V,
        stubPairs_1_nentries_1_V,
        stubPairs_2_nentries_0_V,
        stubPairs_2_nentries_1_V,
        stubPairs_3_nentries_0_V,
        stubPairs_3_nentries_1_V,
        stubPairs_4_nentries_0_V,
        stubPairs_4_nentries_1_V,
        stubPairs_5_nentries_0_V,
        stubPairs_5_nentries_1_V,
        stubPairs_6_nentries_0_V,
        stubPairs_6_nentries_1_V,
        stubPairs_7_nentries_0_V,
        stubPairs_7_nentries_1_V,
        stubPairs_8_nentries_0_V,
        stubPairs_8_nentries_1_V,
        bx_o_V,
        bx_o_V_ap_vld,
        trackletParameters_dataarray_data_V_address0,
        trackletParameters_dataarray_data_V_ce0,
        trackletParameters_dataarray_data_V_we0,
        trackletParameters_dataarray_data_V_d0,
        projout_barrel_ps_13_dataarray_data_V_address0,
        projout_barrel_ps_13_dataarray_data_V_ce0,
        projout_barrel_ps_13_dataarray_data_V_we0,
        projout_barrel_ps_13_dataarray_data_V_d0,
        projout_barrel_2s_1_dataarray_data_V_address0,
        projout_barrel_2s_1_dataarray_data_V_ce0,
        projout_barrel_2s_1_dataarray_data_V_we0,
        projout_barrel_2s_1_dataarray_data_V_d0,
        projout_barrel_2s_5_dataarray_data_V_address0,
        projout_barrel_2s_5_dataarray_data_V_ce0,
        projout_barrel_2s_5_dataarray_data_V_we0,
        projout_barrel_2s_5_dataarray_data_V_d0,
        projout_barrel_2s_9_dataarray_data_V_address0,
        projout_barrel_2s_9_dataarray_data_V_ce0,
        projout_barrel_2s_9_dataarray_data_V_we0,
        projout_barrel_2s_9_dataarray_data_V_d0
);

parameter    ap_ST_fsm_state1 = 2'd1;
parameter    ap_ST_fsm_pp0_stage0 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [2:0] bx_V;
output  [9:0] innerStubs_0_dataarray_data_V_address0;
output   innerStubs_0_dataarray_data_V_ce0;
input  [35:0] innerStubs_0_dataarray_data_V_q0;
output  [9:0] outerStubs_0_dataarray_data_V_address0;
output   outerStubs_0_dataarray_data_V_ce0;
input  [35:0] outerStubs_0_dataarray_data_V_q0;
output  [7:0] stubPairs_0_dataarray_data_V_address0;
output   stubPairs_0_dataarray_data_V_ce0;
input  [13:0] stubPairs_0_dataarray_data_V_q0;
output  [7:0] stubPairs_1_dataarray_data_V_address0;
output   stubPairs_1_dataarray_data_V_ce0;
input  [13:0] stubPairs_1_dataarray_data_V_q0;
output  [7:0] stubPairs_2_dataarray_data_V_address0;
output   stubPairs_2_dataarray_data_V_ce0;
input  [13:0] stubPairs_2_dataarray_data_V_q0;
output  [7:0] stubPairs_3_dataarray_data_V_address0;
output   stubPairs_3_dataarray_data_V_ce0;
input  [13:0] stubPairs_3_dataarray_data_V_q0;
output  [7:0] stubPairs_4_dataarray_data_V_address0;
output   stubPairs_4_dataarray_data_V_ce0;
input  [13:0] stubPairs_4_dataarray_data_V_q0;
output  [7:0] stubPairs_5_dataarray_data_V_address0;
output   stubPairs_5_dataarray_data_V_ce0;
input  [13:0] stubPairs_5_dataarray_data_V_q0;
output  [7:0] stubPairs_6_dataarray_data_V_address0;
output   stubPairs_6_dataarray_data_V_ce0;
input  [13:0] stubPairs_6_dataarray_data_V_q0;
output  [7:0] stubPairs_7_dataarray_data_V_address0;
output   stubPairs_7_dataarray_data_V_ce0;
input  [13:0] stubPairs_7_dataarray_data_V_q0;
output  [7:0] stubPairs_8_dataarray_data_V_address0;
output   stubPairs_8_dataarray_data_V_ce0;
input  [13:0] stubPairs_8_dataarray_data_V_q0;
input  [6:0] stubPairs_0_nentries_0_V;
input  [6:0] stubPairs_0_nentries_1_V;
input  [6:0] stubPairs_1_nentries_0_V;
input  [6:0] stubPairs_1_nentries_1_V;
input  [6:0] stubPairs_2_nentries_0_V;
input  [6:0] stubPairs_2_nentries_1_V;
input  [6:0] stubPairs_3_nentries_0_V;
input  [6:0] stubPairs_3_nentries_1_V;
input  [6:0] stubPairs_4_nentries_0_V;
input  [6:0] stubPairs_4_nentries_1_V;
input  [6:0] stubPairs_5_nentries_0_V;
input  [6:0] stubPairs_5_nentries_1_V;
input  [6:0] stubPairs_6_nentries_0_V;
input  [6:0] stubPairs_6_nentries_1_V;
input  [6:0] stubPairs_7_nentries_0_V;
input  [6:0] stubPairs_7_nentries_1_V;
input  [6:0] stubPairs_8_nentries_0_V;
input  [6:0] stubPairs_8_nentries_1_V;
output  [2:0] bx_o_V;
output   bx_o_V_ap_vld;
output  [9:0] trackletParameters_dataarray_data_V_address0;
output   trackletParameters_dataarray_data_V_ce0;
output   trackletParameters_dataarray_data_V_we0;
output  [69:0] trackletParameters_dataarray_data_V_d0;
output  [7:0] projout_barrel_ps_13_dataarray_data_V_address0;
output   projout_barrel_ps_13_dataarray_data_V_ce0;
output   projout_barrel_ps_13_dataarray_data_V_we0;
output  [59:0] projout_barrel_ps_13_dataarray_data_V_d0;
output  [7:0] projout_barrel_2s_1_dataarray_data_V_address0;
output   projout_barrel_2s_1_dataarray_data_V_ce0;
output   projout_barrel_2s_1_dataarray_data_V_we0;
output  [57:0] projout_barrel_2s_1_dataarray_data_V_d0;
output  [7:0] projout_barrel_2s_5_dataarray_data_V_address0;
output   projout_barrel_2s_5_dataarray_data_V_ce0;
output   projout_barrel_2s_5_dataarray_data_V_we0;
output  [57:0] projout_barrel_2s_5_dataarray_data_V_d0;
output  [7:0] projout_barrel_2s_9_dataarray_data_V_address0;
output   projout_barrel_2s_9_dataarray_data_V_ce0;
output   projout_barrel_2s_9_dataarray_data_V_we0;
output  [57:0] projout_barrel_2s_9_dataarray_data_V_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg innerStubs_0_dataarray_data_V_ce0;
reg outerStubs_0_dataarray_data_V_ce0;
reg stubPairs_0_dataarray_data_V_ce0;
reg stubPairs_1_dataarray_data_V_ce0;
reg stubPairs_2_dataarray_data_V_ce0;
reg stubPairs_3_dataarray_data_V_ce0;
reg stubPairs_4_dataarray_data_V_ce0;
reg stubPairs_5_dataarray_data_V_ce0;
reg stubPairs_6_dataarray_data_V_ce0;
reg stubPairs_7_dataarray_data_V_ce0;
reg stubPairs_8_dataarray_data_V_ce0;
reg trackletParameters_dataarray_data_V_ce0;
reg trackletParameters_dataarray_data_V_we0;
reg projout_barrel_ps_13_dataarray_data_V_ce0;
reg projout_barrel_ps_13_dataarray_data_V_we0;
reg projout_barrel_2s_1_dataarray_data_V_ce0;
reg projout_barrel_2s_1_dataarray_data_V_we0;
reg projout_barrel_2s_5_dataarray_data_V_ce0;
reg projout_barrel_2s_5_dataarray_data_V_we0;
reg projout_barrel_2s_9_dataarray_data_V_ce0;
reg projout_barrel_2s_9_dataarray_data_V_we0;

(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [0:0] icmp_ln587_fu_1346_p2;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_state4_pp0_stage0_iter2;
wire    ap_block_state5_pp0_stage0_iter3;
wire    ap_block_state6_pp0_stage0_iter4;
wire    ap_block_state7_pp0_stage0_iter5;
wire    ap_block_state8_pp0_stage0_iter6;
wire    ap_block_state9_pp0_stage0_iter7;
wire    ap_block_state10_pp0_stage0_iter8;
wire    ap_block_state11_pp0_stage0_iter9;
wire    ap_block_state12_pp0_stage0_iter10;
wire    ap_block_state13_pp0_stage0_iter11;
wire    ap_block_state14_pp0_stage0_iter12;
wire    ap_block_state15_pp0_stage0_iter13;
wire    ap_block_state16_pp0_stage0_iter14;
wire    ap_block_state17_pp0_stage0_iter15;
wire    ap_block_state18_pp0_stage0_iter16;
wire    ap_block_state19_pp0_stage0_iter17;
wire    ap_block_state20_pp0_stage0_iter18;
wire    ap_block_state21_pp0_stage0_iter19;
wire    ap_block_state22_pp0_stage0_iter20;
reg    bx_o_V_1_ack_in;
reg    ap_block_state23_pp0_stage0_iter21;
reg    ap_enable_reg_pp0_iter21;
reg    ap_block_pp0_stage0_11001;
reg   [2:0] bx_o_V_1_data_reg;
reg    bx_o_V_1_vld_reg;
reg    bx_o_V_1_vld_in;
wire   [8:0] LUT_drinv_V_address0;
reg    LUT_drinv_V_ce0;
wire   [16:0] LUT_drinv_V_q0;
reg   [0:0] do_init_reg_928;
reg   [2:0] bx_V8_rewind_reg_944;
reg   [6:0] iSP_V7_reg_958;
reg   [2:0] bx_V8_phi_reg_972;
reg   [2:0] bx_V8_phi_reg_972_pp0_iter1_reg;
reg   [2:0] bx_V8_phi_reg_972_pp0_iter2_reg;
reg   [2:0] bx_V8_phi_reg_972_pp0_iter3_reg;
reg   [2:0] bx_V8_phi_reg_972_pp0_iter4_reg;
reg   [2:0] bx_V8_phi_reg_972_pp0_iter5_reg;
reg   [2:0] bx_V8_phi_reg_972_pp0_iter6_reg;
reg   [2:0] bx_V8_phi_reg_972_pp0_iter7_reg;
reg   [2:0] bx_V8_phi_reg_972_pp0_iter8_reg;
reg   [2:0] bx_V8_phi_reg_972_pp0_iter9_reg;
reg   [2:0] bx_V8_phi_reg_972_pp0_iter10_reg;
reg   [2:0] bx_V8_phi_reg_972_pp0_iter11_reg;
reg   [2:0] bx_V8_phi_reg_972_pp0_iter12_reg;
reg   [2:0] bx_V8_phi_reg_972_pp0_iter13_reg;
reg   [2:0] bx_V8_phi_reg_972_pp0_iter14_reg;
reg   [2:0] bx_V8_phi_reg_972_pp0_iter15_reg;
reg   [2:0] bx_V8_phi_reg_972_pp0_iter16_reg;
reg   [2:0] bx_V8_phi_reg_972_pp0_iter17_reg;
reg   [2:0] bx_V8_phi_reg_972_pp0_iter18_reg;
reg   [2:0] bx_V8_phi_reg_972_pp0_iter19_reg;
reg   [2:0] bx_V8_phi_reg_972_pp0_iter20_reg;
reg   [6:0] t_V_36_reg_986;
reg   [6:0] t_V_95_reg_1000;
reg   [6:0] t_V_44_reg_1014;
reg   [6:0] t_V_53_reg_1028;
reg   [6:0] t_V_62_reg_1042;
reg   [6:0] t_V_71_reg_1056;
wire   [0:0] trunc_ln209_fu_1216_p1;
reg   [0:0] trunc_ln209_reg_4354;
reg   [0:0] trunc_ln209_reg_4354_pp0_iter1_reg;
reg   [0:0] trunc_ln209_reg_4354_pp0_iter2_reg;
reg   [0:0] trunc_ln209_reg_4354_pp0_iter3_reg;
reg   [0:0] trunc_ln209_reg_4354_pp0_iter4_reg;
reg   [0:0] trunc_ln209_reg_4354_pp0_iter5_reg;
reg   [0:0] trunc_ln209_reg_4354_pp0_iter6_reg;
reg   [0:0] trunc_ln209_reg_4354_pp0_iter7_reg;
reg   [0:0] trunc_ln209_reg_4354_pp0_iter8_reg;
reg   [0:0] trunc_ln209_reg_4354_pp0_iter9_reg;
reg   [0:0] trunc_ln209_reg_4354_pp0_iter10_reg;
reg   [0:0] trunc_ln209_reg_4354_pp0_iter11_reg;
reg   [0:0] trunc_ln209_reg_4354_pp0_iter12_reg;
reg   [0:0] trunc_ln209_reg_4354_pp0_iter13_reg;
reg   [0:0] trunc_ln209_reg_4354_pp0_iter14_reg;
reg   [0:0] trunc_ln209_reg_4354_pp0_iter15_reg;
reg   [0:0] trunc_ln209_reg_4354_pp0_iter16_reg;
reg   [0:0] trunc_ln209_reg_4354_pp0_iter17_reg;
reg   [0:0] trunc_ln209_reg_4354_pp0_iter18_reg;
reg   [0:0] trunc_ln209_reg_4354_pp0_iter19_reg;
reg   [0:0] trunc_ln209_reg_4354_pp0_iter20_reg;
wire   [0:0] icmp_ln891_fu_1228_p2;
reg   [0:0] icmp_ln891_reg_4363;
wire  signed [8:0] sext_ln891_fu_1252_p1;
reg  signed [8:0] sext_ln891_reg_4370;
wire   [0:0] icmp_ln891_1_fu_1268_p2;
reg   [0:0] icmp_ln891_1_reg_4375;
wire   [8:0] sub_ln701_1_fu_1278_p2;
reg   [8:0] sub_ln701_1_reg_4380;
wire   [6:0] select_ln209_2_fu_1284_p3;
reg   [6:0] select_ln209_2_reg_4385;
wire   [6:0] select_ln209_3_fu_1292_p3;
reg   [6:0] select_ln209_3_reg_4391;
wire   [6:0] select_ln209_4_fu_1300_p3;
reg   [6:0] select_ln209_4_reg_4396;
reg   [6:0] select_ln209_4_reg_4396_pp0_iter1_reg;
wire   [6:0] select_ln209_5_fu_1308_p3;
reg   [6:0] select_ln209_5_reg_4402;
reg   [6:0] select_ln209_5_reg_4402_pp0_iter1_reg;
wire   [6:0] select_ln209_6_fu_1316_p3;
reg   [6:0] select_ln209_6_reg_4407;
reg   [6:0] select_ln209_6_reg_4407_pp0_iter1_reg;
reg   [6:0] select_ln209_6_reg_4407_pp0_iter2_reg;
wire   [6:0] select_ln209_7_fu_1324_p3;
reg   [6:0] select_ln209_7_reg_4412;
reg   [6:0] select_ln209_7_reg_4412_pp0_iter1_reg;
reg   [6:0] select_ln209_7_reg_4412_pp0_iter2_reg;
wire   [6:0] select_ln209_8_fu_1332_p3;
reg   [6:0] select_ln209_8_reg_4417;
reg   [6:0] select_ln209_8_reg_4417_pp0_iter1_reg;
reg   [6:0] select_ln209_8_reg_4417_pp0_iter2_reg;
reg   [6:0] select_ln209_8_reg_4417_pp0_iter3_reg;
wire   [6:0] iSP_V_fu_1340_p2;
reg   [6:0] iSP_V_reg_4423;
reg   [0:0] icmp_ln587_reg_4428;
reg   [0:0] icmp_ln587_reg_4428_pp0_iter1_reg;
reg   [0:0] icmp_ln587_reg_4428_pp0_iter2_reg;
reg   [0:0] icmp_ln587_reg_4428_pp0_iter3_reg;
reg   [0:0] icmp_ln587_reg_4428_pp0_iter4_reg;
reg   [0:0] icmp_ln587_reg_4428_pp0_iter5_reg;
reg   [0:0] icmp_ln587_reg_4428_pp0_iter6_reg;
reg   [0:0] icmp_ln587_reg_4428_pp0_iter7_reg;
reg   [0:0] icmp_ln587_reg_4428_pp0_iter8_reg;
reg   [0:0] icmp_ln587_reg_4428_pp0_iter9_reg;
reg   [0:0] icmp_ln587_reg_4428_pp0_iter10_reg;
reg   [0:0] icmp_ln587_reg_4428_pp0_iter11_reg;
reg   [0:0] icmp_ln587_reg_4428_pp0_iter12_reg;
reg   [0:0] icmp_ln587_reg_4428_pp0_iter13_reg;
reg   [0:0] icmp_ln587_reg_4428_pp0_iter14_reg;
reg   [0:0] icmp_ln587_reg_4428_pp0_iter15_reg;
reg   [0:0] icmp_ln587_reg_4428_pp0_iter16_reg;
reg   [0:0] icmp_ln587_reg_4428_pp0_iter17_reg;
reg   [0:0] icmp_ln587_reg_4428_pp0_iter18_reg;
reg   [0:0] icmp_ln587_reg_4428_pp0_iter19_reg;
reg   [0:0] icmp_ln587_reg_4428_pp0_iter20_reg;
wire   [1:0] select_ln891_3_fu_1420_p3;
reg   [1:0] select_ln891_3_reg_4432;
wire   [0:0] or_ln891_2_fu_1451_p2;
reg   [0:0] or_ln891_2_reg_4437;
wire  signed [9:0] select_ln891_6_fu_1457_p3;
reg  signed [9:0] select_ln891_6_reg_4443;
wire   [2:0] select_ln891_7_fu_1512_p3;
reg   [2:0] select_ln891_7_reg_4449;
wire   [0:0] or_ln891_4_fu_1543_p2;
reg   [0:0] or_ln891_4_reg_4455;
wire   [10:0] select_ln891_10_fu_1549_p3;
reg   [10:0] select_ln891_10_reg_4461;
wire   [2:0] select_ln891_11_fu_1592_p3;
reg   [2:0] select_ln891_11_reg_4468;
wire   [0:0] or_ln891_6_fu_1622_p2;
reg   [0:0] or_ln891_6_reg_4473;
wire   [0:0] icmp_ln891_8_fu_1639_p2;
reg   [0:0] icmp_ln891_8_reg_4479;
wire   [6:0] trunc_ln701_fu_1645_p1;
reg   [6:0] trunc_ln701_reg_4484;
wire   [3:0] select_ln891_15_fu_1675_p3;
reg   [3:0] select_ln891_15_reg_4490;
reg   [3:0] select_ln891_15_reg_4490_pp0_iter5_reg;
wire   [0:0] or_ln598_fu_1706_p2;
reg   [0:0] or_ln598_reg_4495;
reg   [0:0] or_ln598_reg_4495_pp0_iter5_reg;
reg   [0:0] or_ln598_reg_4495_pp0_iter6_reg;
reg   [0:0] or_ln598_reg_4495_pp0_iter7_reg;
reg   [0:0] or_ln598_reg_4495_pp0_iter8_reg;
reg   [0:0] or_ln598_reg_4495_pp0_iter9_reg;
reg   [0:0] or_ln598_reg_4495_pp0_iter10_reg;
reg   [0:0] or_ln598_reg_4495_pp0_iter11_reg;
reg   [0:0] or_ln598_reg_4495_pp0_iter12_reg;
reg   [0:0] or_ln598_reg_4495_pp0_iter13_reg;
reg   [0:0] or_ln598_reg_4495_pp0_iter14_reg;
reg   [0:0] or_ln598_reg_4495_pp0_iter15_reg;
reg   [0:0] or_ln598_reg_4495_pp0_iter16_reg;
reg   [0:0] or_ln598_reg_4495_pp0_iter17_reg;
reg   [0:0] or_ln598_reg_4495_pp0_iter18_reg;
reg   [0:0] or_ln598_reg_4495_pp0_iter19_reg;
reg   [0:0] or_ln598_reg_4495_pp0_iter20_reg;
wire   [13:0] p_Val2_7_fu_1732_p11;
reg   [13:0] p_Val2_7_reg_4544;
reg   [13:0] p_Val2_7_reg_4544_pp0_iter7_reg;
reg   [13:0] p_Val2_7_reg_4544_pp0_iter8_reg;
reg   [13:0] p_Val2_7_reg_4544_pp0_iter9_reg;
reg   [13:0] p_Val2_7_reg_4544_pp0_iter10_reg;
reg   [13:0] p_Val2_7_reg_4544_pp0_iter11_reg;
reg   [13:0] p_Val2_7_reg_4544_pp0_iter12_reg;
reg   [13:0] p_Val2_7_reg_4544_pp0_iter13_reg;
reg   [13:0] p_Val2_7_reg_4544_pp0_iter14_reg;
reg   [13:0] p_Val2_7_reg_4544_pp0_iter15_reg;
reg   [13:0] p_Val2_7_reg_4544_pp0_iter16_reg;
reg   [13:0] p_Val2_7_reg_4544_pp0_iter17_reg;
reg   [13:0] p_Val2_7_reg_4544_pp0_iter18_reg;
reg   [13:0] p_Val2_7_reg_4544_pp0_iter19_reg;
reg   [13:0] p_Val2_7_reg_4544_pp0_iter20_reg;
wire  signed [7:0] r_V_14_fu_1805_p3;
reg  signed [7:0] r_V_14_reg_4559;
reg   [13:0] tmp_7_reg_4564;
reg   [13:0] tmp_7_reg_4564_pp0_iter9_reg;
reg   [13:0] tmp_7_reg_4564_pp0_iter10_reg;
reg   [13:0] tmp_7_reg_4564_pp0_iter11_reg;
reg   [13:0] tmp_7_reg_4564_pp0_iter12_reg;
reg   [13:0] tmp_7_reg_4564_pp0_iter13_reg;
reg   [13:0] tmp_7_reg_4564_pp0_iter14_reg;
reg   [13:0] tmp_7_reg_4564_pp0_iter15_reg;
wire  signed [7:0] r_V_16_fu_1851_p3;
reg  signed [7:0] r_V_16_reg_4569;
wire   [15:0] dphi_V_fu_1877_p2;
reg   [15:0] dphi_V_reg_4574;
reg  signed [15:0] dphi_V_reg_4574_pp0_iter9_reg;
reg   [10:0] trunc_ln_reg_4584;
reg   [10:0] trunc_ln1354_1_reg_4589;
reg   [10:0] trunc_ln1354_1_reg_4589_pp0_iter9_reg;
reg   [10:0] trunc_ln1354_1_reg_4589_pp0_iter10_reg;
reg   [10:0] trunc_ln1354_1_reg_4589_pp0_iter11_reg;
reg   [10:0] trunc_ln1354_1_reg_4589_pp0_iter12_reg;
reg   [10:0] trunc_ln1354_1_reg_4589_pp0_iter13_reg;
reg   [10:0] trunc_ln1354_1_reg_4589_pp0_iter14_reg;
reg   [10:0] trunc_ln1354_1_reg_4589_pp0_iter15_reg;
wire   [9:0] r1abs_V_fu_1925_p2;
reg   [9:0] r1abs_V_reg_4595;
reg   [9:0] r1abs_V_reg_4595_pp0_iter10_reg;
reg   [9:0] r1abs_V_reg_4595_pp0_iter11_reg;
reg   [9:0] r1abs_V_reg_4595_pp0_iter12_reg;
reg   [9:0] r1abs_V_reg_4595_pp0_iter13_reg;
wire   [10:0] r2abs_V_fu_1934_p2;
reg   [10:0] r2abs_V_reg_4602;
reg   [10:0] r2abs_V_reg_4602_pp0_iter10_reg;
reg   [16:0] drinv_V_reg_4608;
wire   [10:0] dz_V_fu_1940_p2;
reg  signed [10:0] dz_V_reg_4614;
reg  signed [17:0] delta0_V_reg_4619;
reg  signed [17:0] delta0_V_reg_4619_pp0_iter11_reg;
reg  signed [17:0] delta0_V_reg_4619_pp0_iter12_reg;
reg  signed [17:0] delta0_V_reg_4619_pp0_iter13_reg;
reg  signed [17:0] delta0_V_reg_4619_pp0_iter14_reg;
reg   [10:0] tmp_1_reg_4626;
reg  signed [16:0] trunc_ln1503_1_reg_4631;
reg  signed [16:0] trunc_ln1503_1_reg_4631_pp0_iter11_reg;
reg  signed [16:0] trunc_ln1503_1_reg_4631_pp0_iter12_reg;
reg  signed [16:0] trunc_ln1503_1_reg_4631_pp0_iter13_reg;
reg  signed [16:0] trunc_ln1503_1_reg_4631_pp0_iter14_reg;
reg  signed [16:0] x2_V_reg_4637;
reg  signed [16:0] x2_V_reg_4637_pp0_iter11_reg;
reg  signed [16:0] x2_V_reg_4637_pp0_iter12_reg;
reg  signed [16:0] x2_V_reg_4637_pp0_iter13_reg;
reg  signed [14:0] trunc_ln1503_2_reg_4643;
reg  signed [14:0] trunc_ln1503_2_reg_4643_pp0_iter12_reg;
reg  signed [14:0] trunc_ln1503_2_reg_4643_pp0_iter13_reg;
reg  signed [14:0] trunc_ln1503_2_reg_4643_pp0_iter14_reg;
reg   [15:0] trunc_ln1503_3_reg_4649;
reg  signed [14:0] tmp_10_reg_4654;
reg  signed [17:0] a2a_V_reg_4659;
reg  signed [17:0] x6a_V_reg_4664;
reg   [17:0] a2b_V_reg_4669;
reg   [17:0] x6b_V_reg_4674;
wire  signed [17:0] a2n_V_fu_2114_p2;
reg  signed [17:0] a2n_V_reg_4679;
reg  signed [16:0] trunc_ln1503_s_reg_4685;
reg   [15:0] tmp_11_reg_4691;
reg  signed [17:0] z0a_V_reg_4696;
reg  signed [16:0] trunc_ln1503_5_reg_4701;
reg  signed [17:0] x1_1_V_reg_4706;
reg  signed [17:0] x1_2_V_reg_4711;
reg  signed [17:0] x1_3_V_reg_4716;
reg  signed [14:0] rinv_final_V_reg_4721;
reg   [17:0] phi0a_V_reg_4727;
reg  signed [17:0] t_V_reg_4732;
reg  signed [17:0] t_V_reg_4732_pp0_iter16_reg;
reg  signed [17:0] t_V_reg_4732_pp0_iter17_reg;
reg  signed [13:0] trunc_ln4_reg_4738;
reg  signed [13:0] trunc_ln4_reg_4738_pp0_iter16_reg;
reg  signed [13:0] trunc_ln4_reg_4738_pp0_iter17_reg;
reg  signed [13:0] trunc_ln4_reg_4738_pp0_iter18_reg;
reg  signed [13:0] trunc_ln4_reg_4738_pp0_iter19_reg;
reg  signed [13:0] trunc_ln4_reg_4738_pp0_iter20_reg;
reg   [15:0] trunc_ln1503_7_reg_4744;
reg  signed [17:0] x8_0_V_reg_4749;
reg  signed [17:0] x8_0_V_reg_4749_pp0_iter16_reg;
reg  signed [17:0] x8_0_V_reg_4749_pp0_iter17_reg;
reg  signed [17:0] x8_0_V_reg_4749_pp0_iter18_reg;
reg  signed [17:0] x8_1_V_reg_4755;
reg  signed [17:0] x8_1_V_reg_4755_pp0_iter16_reg;
reg  signed [17:0] x8_1_V_reg_4755_pp0_iter17_reg;
reg  signed [17:0] x8_1_V_reg_4755_pp0_iter18_reg;
reg  signed [17:0] x8_2_V_reg_4761;
reg  signed [17:0] x8_2_V_reg_4761_pp0_iter16_reg;
reg  signed [17:0] x8_2_V_reg_4761_pp0_iter17_reg;
reg  signed [17:0] x8_2_V_reg_4761_pp0_iter18_reg;
reg  signed [17:0] x8_3_V_reg_4767;
reg  signed [17:0] x8_3_V_reg_4767_pp0_iter16_reg;
reg  signed [17:0] x8_3_V_reg_4767_pp0_iter17_reg;
reg  signed [17:0] x8_3_V_reg_4767_pp0_iter18_reg;
reg   [15:0] trunc_ln6_reg_4773;
reg  signed [6:0] trunc_ln1503_16_reg_4778;
reg   [13:0] v2_V_17_reg_4783;
reg   [13:0] v2_V_17_reg_4783_pp0_iter16_reg;
reg   [13:0] v2_V_17_reg_4783_pp0_iter17_reg;
reg   [13:0] v2_V_17_reg_4783_pp0_iter18_reg;
reg   [13:0] v2_V_17_reg_4783_pp0_iter19_reg;
reg   [13:0] v2_V_17_reg_4783_pp0_iter20_reg;
wire   [17:0] phi0_V_fu_2373_p4;
reg   [17:0] phi0_V_reg_4788;
reg   [17:0] phi0_V_reg_4788_pp0_iter17_reg;
reg   [17:0] phi0_V_reg_4788_pp0_iter18_reg;
reg   [17:0] phi0_V_reg_4788_pp0_iter19_reg;
reg   [17:0] phi0_V_reg_4788_pp0_iter20_reg;
wire  signed [15:0] z0_V_fu_2390_p2;
reg  signed [15:0] z0_V_reg_4794;
reg  signed [15:0] z0_V_reg_4794_pp0_iter17_reg;
reg  signed [15:0] z0_V_reg_4794_pp0_iter18_reg;
reg  signed [15:0] z0_V_reg_4794_pp0_iter19_reg;
reg   [11:0] trunc_ln1503_4_reg_4799;
reg  signed [17:0] x12_0_V_reg_4804;
reg  signed [17:0] x12_1_V_reg_4809;
reg  signed [17:0] x12_2_V_reg_4814;
reg  signed [17:0] x12_3_V_reg_4819;
reg   [9:0] v2_V_19_reg_4824;
reg   [9:0] v2_V_19_reg_4824_pp0_iter17_reg;
reg   [9:0] v2_V_19_reg_4824_pp0_iter18_reg;
reg   [9:0] v2_V_19_reg_4824_pp0_iter19_reg;
reg   [9:0] v2_V_19_reg_4824_pp0_iter20_reg;
wire   [0:0] icmp_ln326_fu_2490_p2;
reg   [0:0] icmp_ln326_reg_4832;
wire  signed [19:0] grp_fu_4206_p3;
reg  signed [19:0] phicrit_V_reg_4837;
reg    ap_enable_reg_pp0_iter16;
reg  signed [17:0] x12A_0_V_reg_4843;
reg  signed [17:0] x12A_1_V_reg_4848;
reg  signed [17:0] x12A_2_V_reg_4853;
reg  signed [17:0] x12A_3_V_reg_4858;
wire   [0:0] success_fu_2649_p2;
reg   [0:0] success_reg_4863;
reg   [0:0] success_reg_4863_pp0_iter18_reg;
reg   [0:0] success_reg_4863_pp0_iter19_reg;
reg   [0:0] success_reg_4863_pp0_iter20_reg;
reg   [9:0] v2_V_reg_4870;
reg   [9:0] v2_V_reg_4870_pp0_iter18_reg;
reg   [9:0] v2_V_reg_4870_pp0_iter19_reg;
reg   [9:0] v2_V_reg_4870_pp0_iter20_reg;
reg   [15:0] trunc_ln1503_6_reg_4875;
reg   [15:0] trunc_ln1503_8_reg_4880;
reg   [15:0] trunc_ln1503_9_reg_4885;
reg   [15:0] trunc_ln1503_10_reg_4890;
reg  signed [16:0] trunc_ln1503_11_reg_4895;
reg  signed [17:0] x11_1_V_reg_4900;
reg  signed [17:0] x11_2_V_reg_4905;
reg  signed [17:0] x11_3_V_reg_4910;
reg   [17:0] x22_0_V_reg_4915;
reg   [17:0] x22_1_V_reg_4920;
reg   [17:0] x22_2_V_reg_4925;
reg   [17:0] x22_3_V_reg_4930;
reg   [17:0] tmp_16_reg_4935;
reg   [17:0] tmp_17_reg_4940;
reg   [17:0] tmp_18_reg_4945;
reg   [17:0] tmp_19_reg_4950;
wire   [0:0] icmp_ln293_fu_3245_p2;
reg   [0:0] icmp_ln293_reg_4955;
wire   [0:0] icmp_ln295_fu_3261_p2;
reg   [0:0] icmp_ln295_reg_4960;
wire   [0:0] icmp_ln297_fu_3267_p2;
reg   [0:0] icmp_ln297_reg_4965;
wire   [0:0] icmp_ln299_fu_3273_p2;
reg   [0:0] icmp_ln299_reg_4970;
wire   [0:0] and_ln299_1_fu_3341_p2;
reg   [0:0] and_ln299_1_reg_4975;
reg   [7:0] v2_V_23_reg_4981;
wire   [0:0] icmp_ln299_2_fu_3385_p2;
reg   [0:0] icmp_ln299_2_reg_4987;
reg   [7:0] v2_V_24_reg_4992;
wire   [0:0] icmp_ln299_3_fu_3429_p2;
reg   [0:0] icmp_ln299_3_reg_4998;
reg   [7:0] v2_V_25_reg_5003;
wire   [13:0] v2_V_21_fu_3445_p3;
reg   [13:0] v2_V_21_reg_5009;
wire   [11:0] v2_V_20_fu_3453_p4;
reg   [11:0] v2_V_20_reg_5015;
reg   [15:0] tmp_24_reg_5020;
reg   [15:0] tmp_25_reg_5025;
reg   [15:0] tmp_26_reg_5030;
reg   [10:0] tmp_38_reg_5035;
wire   [0:0] icmp_ln879_1_fu_3527_p2;
reg   [0:0] icmp_ln879_1_reg_5040;
wire   [0:0] icmp_ln879_2_fu_3551_p2;
reg   [0:0] icmp_ln879_2_reg_5045;
wire   [0:0] and_ln372_10_fu_3563_p2;
reg   [0:0] and_ln372_10_reg_5050;
wire   [0:0] icmp_ln879_3_fu_3587_p2;
reg   [0:0] icmp_ln879_3_reg_5055;
wire   [0:0] and_ln372_15_fu_3599_p2;
reg   [0:0] and_ln372_15_reg_5060;
reg    ap_enable_reg_pp0_iter1;
reg    ap_block_pp0_stage0_subdone;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg   [0:0] ap_phi_mux_do_init_phi_fu_932_p6;
wire    ap_block_pp0_stage0;
reg   [2:0] ap_phi_mux_bx_V8_rewind_phi_fu_948_p6;
reg   [6:0] ap_phi_mux_iSP_V7_phi_fu_962_p6;
reg   [2:0] ap_phi_mux_bx_V8_phi_phi_fu_977_p4;
wire   [2:0] ap_phi_reg_pp0_iter0_bx_V8_phi_reg_972;
reg   [6:0] ap_phi_mux_t_V_3_phi_fu_1203_p4;
reg   [6:0] ap_phi_mux_t_V_9_phi_fu_1191_p4;
reg   [6:0] ap_phi_mux_t_V_4_phi_fu_1178_p4;
reg   [6:0] ap_phi_mux_t_V_5_phi_fu_1165_p4;
reg   [6:0] ap_phi_mux_t_V_6_phi_fu_1152_p4;
reg   [6:0] ap_phi_mux_t_V_7_phi_fu_1139_p4;
reg   [6:0] ap_phi_mux_npar_1_phi_fu_1073_p4;
wire   [6:0] npar_V_fu_3658_p2;
wire   [6:0] ap_phi_reg_pp0_iter21_npar_1_reg_1070;
reg   [6:0] ap_phi_mux_nproj_barrel_ps_V_13_2_phi_fu_1083_p6;
wire   [6:0] ap_phi_reg_pp0_iter21_nproj_barrel_ps_V_13_2_reg_1080;
wire   [6:0] nproj_barrel_ps_13_V_fu_3804_p2;
wire   [0:0] and_ln372_1_fu_3798_p2;
reg   [0:0] ap_phi_mux_success_assign_phi_fu_1096_p6;
wire   [0:0] ap_phi_reg_pp0_iter21_success_assign_reg_1093;
reg   [6:0] ap_phi_mux_nproj_barrel_2s_V_1_1_phi_fu_1108_p4;
wire   [6:0] nproj_barrel_2s_1_V_fu_3855_p2;
wire   [6:0] ap_phi_reg_pp0_iter21_nproj_barrel_2s_V_1_1_reg_1105;
wire   [0:0] and_ln372_3_fu_3849_p2;
reg   [6:0] ap_phi_mux_nproj_barrel_2s_V_5_1_phi_fu_1118_p4;
wire   [6:0] nproj_barrel_2s_5_V_fu_3915_p2;
wire   [6:0] ap_phi_reg_pp0_iter21_nproj_barrel_2s_V_5_1_reg_1115;
wire   [0:0] and_ln372_5_fu_3910_p2;
reg   [6:0] ap_phi_mux_nproj_barrel_2s_V_9_1_phi_fu_1128_p4;
wire   [6:0] nproj_barrel_2s_9_V_fu_3975_p2;
wire   [6:0] ap_phi_reg_pp0_iter21_nproj_barrel_2s_V_9_1_reg_1125;
wire   [0:0] and_ln372_7_fu_3970_p2;
wire   [6:0] ap_phi_reg_pp0_iter21_t_V_7_reg_1135;
wire   [6:0] ap_phi_reg_pp0_iter21_t_V_6_reg_1148;
wire   [6:0] ap_phi_reg_pp0_iter21_t_V_5_reg_1161;
wire   [6:0] ap_phi_reg_pp0_iter21_t_V_4_reg_1174;
wire   [6:0] ap_phi_reg_pp0_iter21_t_V_9_reg_1187;
wire   [6:0] select_ln534_fu_4000_p3;
wire   [6:0] ap_phi_reg_pp0_iter21_t_V_3_reg_1199;
wire   [63:0] zext_ln57_fu_1719_p1;
wire   [63:0] zext_ln57_1_fu_1777_p1;
wire   [63:0] zext_ln57_2_fu_1790_p1;
wire   [63:0] zext_ln544_fu_1897_p1;
wire   [63:0] zext_ln321_fu_3673_p1;
wire   [63:0] zext_ln321_1_fu_3818_p1;
wire   [63:0] zext_ln321_2_fu_3869_p1;
wire   [63:0] zext_ln321_3_fu_3929_p1;
wire   [63:0] zext_ln321_4_fu_3989_p1;
reg    ap_block_pp0_stage0_01001;
wire   [6:0] select_ln209_fu_1220_p3;
wire   [7:0] zext_ln738_fu_1212_p1;
wire   [7:0] zext_ln701_fu_1234_p1;
wire   [7:0] sub_ln701_fu_1238_p2;
wire  signed [7:0] select_ln891_fu_1244_p3;
wire   [6:0] select_ln209_1_fu_1256_p3;
wire   [7:0] zext_ln891_1_fu_1264_p1;
wire   [8:0] zext_ln701_1_fu_1274_p1;
wire   [0:0] xor_ln891_fu_1352_p2;
wire   [0:0] or_ln891_fu_1368_p2;
wire   [1:0] zext_ln891_fu_1357_p1;
wire   [1:0] select_ln700_fu_1361_p3;
wire  signed [8:0] select_ln891_2_fu_1380_p3;
wire   [8:0] zext_ln891_2_fu_1390_p1;
wire  signed [9:0] sext_ln891_1_fu_1386_p1;
wire   [9:0] zext_ln701_2_fu_1399_p1;
wire   [1:0] select_ln891_1_fu_1372_p3;
wire   [0:0] icmp_ln891_2_fu_1393_p2;
wire   [0:0] or_ln891_1_fu_1414_p2;
wire   [1:0] add_ln700_fu_1408_p2;
wire   [9:0] sub_ln701_2_fu_1402_p2;
wire   [9:0] select_ln891_4_fu_1428_p3;
wire   [9:0] zext_ln891_4_fu_1436_p1;
wire   [0:0] icmp_ln891_3_fu_1439_p2;
wire   [9:0] sub_ln701_3_fu_1445_p2;
wire   [2:0] zext_ln891_3_fu_1465_p1;
wire   [2:0] add_ln700_1_fu_1468_p2;
wire   [9:0] zext_ln891_5_fu_1484_p1;
wire  signed [10:0] sext_ln891_2_fu_1481_p1;
wire   [10:0] zext_ln701_3_fu_1492_p1;
wire   [2:0] select_ln891_5_fu_1474_p3;
wire   [0:0] icmp_ln891_4_fu_1487_p2;
wire   [0:0] or_ln891_3_fu_1507_p2;
wire   [2:0] add_ln700_2_fu_1501_p2;
wire   [10:0] sub_ln701_4_fu_1495_p2;
wire   [10:0] select_ln891_8_fu_1520_p3;
wire   [10:0] zext_ln891_6_fu_1528_p1;
wire   [0:0] icmp_ln891_5_fu_1531_p2;
wire   [10:0] sub_ln701_5_fu_1537_p2;
wire   [2:0] add_ln700_3_fu_1557_p2;
wire   [10:0] zext_ln891_7_fu_1568_p1;
wire   [2:0] select_ln891_9_fu_1562_p3;
wire   [0:0] icmp_ln891_6_fu_1571_p2;
wire   [0:0] or_ln891_5_fu_1587_p2;
wire   [2:0] add_ln700_4_fu_1581_p2;
wire   [10:0] sub_ln701_6_fu_1576_p2;
wire   [10:0] select_ln891_12_fu_1600_p3;
wire   [10:0] zext_ln891_9_fu_1607_p1;
wire   [0:0] icmp_ln891_7_fu_1610_p2;
wire   [10:0] sub_ln701_7_fu_1616_p2;
wire   [10:0] select_ln891_14_fu_1628_p3;
wire   [10:0] zext_ln891_10_fu_1636_p1;
wire   [3:0] zext_ln891_8_fu_1649_p1;
wire   [3:0] add_ln700_5_fu_1652_p2;
wire   [3:0] select_ln891_13_fu_1658_p3;
wire   [0:0] or_ln891_7_fu_1671_p2;
wire   [3:0] add_ln700_6_fu_1665_p2;
wire   [6:0] sub_ln891_fu_1683_p2;
wire   [0:0] icmp_ln891_9_fu_1700_p2;
wire   [0:0] xor_ln891_1_fu_1694_p2;
wire   [6:0] select_ln891_16_fu_1687_p3;
wire   [7:0] tmp_2_fu_1712_p3;
wire   [6:0] v1_V_fu_1755_p4;
wire   [9:0] tmp_3_fu_1769_p3;
wire   [6:0] v2_V_18_fu_1765_p1;
wire   [9:0] tmp_4_fu_1782_p3;
wire   [6:0] tmp_5_fu_1795_p4;
wire   [12:0] tmp_6_fu_1813_p4;
wire   [6:0] tmp_8_fu_1841_p4;
wire   [12:0] tmp_9_fu_1859_p4;
wire   [15:0] shl_ln_fu_1823_p3;
wire   [15:0] trunc_ln3_fu_1869_p3;
wire  signed [8:0] lhs_V_fu_1883_p1;
wire  signed [8:0] rhs_V_fu_1887_p1;
wire   [8:0] ret_V_25_fu_1891_p2;
wire  signed [9:0] sext_ln68_fu_1922_p1;
wire  signed [10:0] sext_ln68_1_fu_1931_p1;
wire  signed [29:0] delta0_tmp_V_fu_4010_p2;
wire   [22:0] grp_fu_4018_p3;
wire  signed [27:0] ret_V_31_fu_4027_p2;
wire  signed [27:0] ret_V_26_fu_4034_p2;
wire  signed [28:0] ret_V_27_fu_4041_p2;
wire  signed [28:0] ret_V_29_fu_4048_p2;
wire  signed [29:0] a2a_tmp_V_fu_4055_p2;
wire  signed [29:0] x6a_tmp_V_fu_4062_p2;
wire  signed [34:0] a2b_tmp_V_fu_4069_p2;
wire  signed [34:0] x6b_tmp_V_fu_4076_p2;
wire  signed [20:0] sext_ln68_10_fu_2091_p1;
wire   [20:0] a2_tmp_V_fu_2094_p2;
wire   [16:0] tmp_s_fu_2100_p4;
wire   [17:0] a2_V_fu_2110_p1;
wire  signed [21:0] sext_ln68_15_fu_2120_p1;
wire   [21:0] x6m_tmp_V_fu_2123_p2;
wire  signed [25:0] z0a_tmp_V_fu_4083_p2;
wire  signed [28:0] ret_V_32_fu_4090_p2;
wire  signed [29:0] ret_V_34_fu_4097_p2;
wire  signed [29:0] ret_V_36_fu_4104_p2;
wire  signed [29:0] ret_V_38_fu_4111_p2;
wire  signed [33:0] rinv_tmp_V_fu_4118_p2;
wire  signed [31:0] phi0a_tmp_V_fu_4128_p2;
wire  signed [30:0] t_tmp_V_fu_4135_p2;
wire  signed [30:0] z0b_tmp_V_fu_4143_p2;
wire  signed [32:0] x8_0_tmp_V_fu_4150_p2;
wire  signed [32:0] x8_1_tmp_V_fu_4157_p2;
wire  signed [32:0] x8_2_tmp_V_fu_4164_p2;
wire  signed [32:0] x8_3_tmp_V_fu_4171_p2;
wire   [16:0] r_V_15_fu_2353_p3;
wire  signed [18:0] rhs_V_1_fu_2364_p1;
wire   [18:0] lhs_V_1_fu_2360_p1;
wire   [18:0] ret_V_30_fu_2367_p2;
wire   [15:0] r_V_4_fu_2383_p3;
wire  signed [35:0] ret_V_33_fu_4178_p2;
wire  signed [35:0] ret_V_35_fu_4185_p2;
wire  signed [35:0] ret_V_37_fu_4192_p2;
wire  signed [35:0] ret_V_39_fu_4199_p2;
wire   [15:0] der_phiL_V_fu_2453_p2;
wire  signed [15:0] sext_ln326_cast_fu_2468_p1;
wire   [0:0] abscond723_i_fu_2477_p2;
wire   [15:0] neg722_i_fu_2471_p2;
wire   [15:0] abs724_i_fu_2482_p3;
wire  signed [15:0] r_V_5_fu_2503_p1;
wire   [16:0] zext_ln1353_1_fu_2506_p1;
wire   [16:0] ret_V_8_fu_2510_p2;
wire  signed [34:0] x12A_0_tmp_V_fu_4214_p2;
wire  signed [34:0] x12A_1_tmp_V_fu_4221_p2;
wire  signed [34:0] x12A_2_tmp_V_fu_4228_p2;
wire  signed [34:0] x12A_3_tmp_V_fu_4235_p2;
wire  signed [10:0] z0_final_V_fu_2516_p4;
wire  signed [11:0] sext_ln328_cast_fu_2574_p1;
wire   [2:0] tmp_36_fu_2590_p4;
wire   [11:0] neg725_i_fu_2578_p2;
wire   [0:0] abscond726_i_fu_2584_p2;
wire  signed [3:0] sext_ln328_fu_2600_p1;
wire   [3:0] tmp_37_fu_2604_p4;
wire   [3:0] empty_fu_2614_p3;
wire   [0:0] icmp_ln328_fu_2622_p2;
wire   [0:0] icmp_ln887_fu_2633_p2;
wire   [0:0] icmp_ln895_fu_2628_p2;
wire   [0:0] and_ln333_1_fu_2643_p2;
wire   [0:0] and_ln333_fu_2638_p2;
wire  signed [34:0] x20_0_tmp_V_fu_4242_p2;
wire  signed [34:0] x20_1_tmp_V_fu_4249_p2;
wire  signed [34:0] x20_2_tmp_V_fu_4256_p2;
wire  signed [34:0] x20_3_tmp_V_fu_4263_p2;
wire  signed [29:0] ret_V_40_fu_4270_p2;
wire  signed [30:0] ret_V_41_fu_4277_p2;
wire  signed [30:0] ret_V_42_fu_4284_p2;
wire  signed [30:0] ret_V_43_fu_4291_p2;
wire   [15:0] x10_0_V_fu_2755_p2;
wire  signed [32:0] x22_0_tmp_V_fu_4298_p2;
wire   [15:0] x10_1_V_fu_2776_p2;
wire  signed [32:0] x22_1_tmp_V_fu_4305_p2;
wire   [15:0] x10_2_V_fu_2797_p2;
wire  signed [32:0] x22_2_tmp_V_fu_4312_p2;
wire   [15:0] x10_3_V_fu_2818_p2;
wire  signed [32:0] x22_3_tmp_V_fu_4319_p2;
wire  signed [30:0] x23_0_tmp_V_fu_4326_p2;
wire  signed [30:0] x23_1_tmp_V_fu_4333_p2;
wire  signed [30:0] x23_2_tmp_V_fu_4340_p2;
wire  signed [30:0] x23_3_tmp_V_fu_4347_p2;
wire   [18:0] shl_ln1503_4_fu_2903_p3;
wire  signed [18:0] sext_ln1503_fu_2910_p1;
wire   [18:0] sub_ln1503_fu_2913_p2;
wire   [17:0] tmp_12_fu_2919_p4;
wire  signed [18:0] sext_ln1503_1_fu_2937_p1;
wire   [18:0] sub_ln1503_1_fu_2940_p2;
wire   [17:0] tmp_13_fu_2946_p4;
wire  signed [18:0] sext_ln1503_2_fu_2964_p1;
wire   [18:0] sub_ln1503_2_fu_2967_p2;
wire   [17:0] tmp_14_fu_2973_p4;
wire  signed [18:0] sext_ln1503_3_fu_2991_p1;
wire   [18:0] sub_ln1503_3_fu_2994_p2;
wire   [17:0] tmp_15_fu_3000_p4;
wire   [18:0] r_V_10_fu_3018_p3;
wire  signed [19:0] sext_ln1503_6_fu_3025_p1;
wire  signed [19:0] sext_ln68_36_fu_3029_p1;
wire   [19:0] zL_0_tmp_V_fu_3032_p2;
wire   [15:0] trunc_ln1503_12_fu_3038_p4;
wire   [16:0] zext_ln1353_2_fu_3048_p1;
wire   [16:0] ret_V_18_fu_3052_p2;
wire   [18:0] r_V_11_fu_3068_p3;
wire  signed [19:0] sext_ln1503_7_fu_3075_p1;
wire   [19:0] zL_1_tmp_V_fu_3079_p2;
wire   [15:0] trunc_ln1503_13_fu_3085_p4;
wire   [12:0] trunc_ln5_fu_3095_p4;
wire   [15:0] ret_V_20_fu_3105_p2;
wire   [18:0] r_V_12_fu_3127_p3;
wire  signed [19:0] sext_ln1503_8_fu_3134_p1;
wire   [19:0] zL_2_tmp_V_fu_3138_p2;
wire   [15:0] trunc_ln1503_14_fu_3144_p4;
wire   [12:0] trunc_ln1353_1_fu_3154_p4;
wire   [15:0] ret_V_22_fu_3164_p2;
wire   [18:0] r_V_13_fu_3186_p3;
wire  signed [19:0] sext_ln1503_9_fu_3193_p1;
wire   [19:0] zL_3_tmp_V_fu_3197_p2;
wire   [15:0] trunc_ln1503_15_fu_3203_p4;
wire   [12:0] trunc_ln1353_2_fu_3213_p4;
wire   [15:0] ret_V_24_fu_3223_p2;
wire   [14:0] zL_0_final_V_fu_3058_p4;
wire   [3:0] tmp_20_fu_3251_p4;
wire   [18:0] r_V_6_fu_2929_p3;
wire   [14:0] zL_1_final_V_fu_3117_p4;
wire   [3:0] tmp_21_fu_3301_p4;
wire   [18:0] r_V_7_fu_2956_p3;
wire   [0:0] icmp_ln295_1_fu_3311_p2;
wire   [0:0] icmp_ln297_1_fu_3317_p2;
wire   [0:0] icmp_ln293_1_fu_3295_p2;
wire   [0:0] icmp_ln299_1_fu_3323_p2;
wire   [0:0] and_ln299_2_fu_3335_p2;
wire   [0:0] and_ln299_fu_3329_p2;
wire   [12:0] add_ln1353_2_fu_3111_p2;
wire   [14:0] zL_2_final_V_fu_3176_p4;
wire   [3:0] tmp_22_fu_3363_p4;
wire   [18:0] r_V_8_fu_2983_p3;
wire   [12:0] add_ln1353_3_fu_3170_p2;
wire   [14:0] zL_3_final_V_fu_3235_p4;
wire   [3:0] tmp_35_fu_3407_p4;
wire   [18:0] r_V_9_fu_3010_p3;
wire   [12:0] add_ln1353_4_fu_3229_p2;
wire   [0:0] icmp_ln891_10_fu_3289_p2;
wire   [13:0] lshr_ln_fu_3279_p4;
wire   [11:0] add_ln353_fu_3493_p2;
wire   [1:0] tmp_29_fu_3509_p4;
wire   [16:0] and_ln1503_1_fu_3519_p3;
wire   [1:0] tmp_31_fu_3533_p4;
wire   [16:0] and_ln1503_2_fu_3543_p3;
wire   [0:0] icmp_ln295_2_fu_3373_p2;
wire   [0:0] icmp_ln297_2_fu_3379_p2;
wire   [0:0] and_ln372_9_fu_3557_p2;
wire   [0:0] icmp_ln293_2_fu_3357_p2;
wire   [1:0] tmp_33_fu_3569_p4;
wire   [16:0] and_ln1503_3_fu_3579_p3;
wire   [0:0] icmp_ln295_3_fu_3417_p2;
wire   [0:0] icmp_ln297_3_fu_3423_p2;
wire   [0:0] and_ln372_14_fu_3593_p2;
wire   [0:0] icmp_ln293_3_fu_3401_p2;
wire  signed [17:0] r_V_fu_3605_p1;
wire   [18:0] zext_ln1353_fu_3608_p1;
wire   [13:0] add_ln1353_1_fu_3618_p2;
wire   [18:0] ret_V_fu_3612_p2;
wire   [12:0] t_final_V_fu_3623_p4;
wire  signed [13:0] t_V_10_fu_3643_p1;
wire   [9:0] tmp_23_fu_3665_p3;
wire   [9:0] der_zL_final_V_fu_3633_p4;
wire   [8:0] v2_V_22_fu_3692_p4;
wire   [1:0] tmp_27_fu_3755_p4;
wire   [13:0] and_ln_fu_3764_p3;
wire   [0:0] and_ln372_fu_3778_p2;
wire   [0:0] icmp_ln355_fu_3750_p2;
wire   [0:0] icmp_ln879_fu_3772_p2;
wire   [0:0] and_ln372_4_fu_3787_p2;
wire   [0:0] and_ln372_6_fu_3793_p2;
wire   [0:0] and_ln372_2_fu_3782_p2;
wire   [7:0] tmp_28_fu_3811_p3;
wire   [7:0] add_ln353_1_fu_3823_p2;
wire   [6:0] tmp_39_fu_3828_p4;
wire   [0:0] and_ln372_8_fu_3844_p2;
wire   [0:0] icmp_ln355_1_fu_3838_p2;
wire   [7:0] tmp_30_fu_3862_p3;
wire   [7:0] add_ln353_2_fu_3874_p2;
wire   [6:0] tmp_40_fu_3879_p4;
wire   [0:0] icmp_ln355_2_fu_3889_p2;
wire   [0:0] and_ln372_12_fu_3899_p2;
wire   [0:0] and_ln372_11_fu_3895_p2;
wire   [0:0] and_ln372_13_fu_3904_p2;
wire   [7:0] tmp_32_fu_3922_p3;
wire   [7:0] add_ln353_3_fu_3934_p2;
wire   [6:0] tmp_41_fu_3939_p4;
wire   [0:0] icmp_ln355_3_fu_3949_p2;
wire   [0:0] and_ln372_17_fu_3959_p2;
wire   [0:0] and_ln372_16_fu_3955_p2;
wire   [0:0] and_ln372_18_fu_3964_p2;
wire   [7:0] tmp_34_fu_3982_p3;
wire   [6:0] trackletIndex_V_fu_3994_p2;
wire   [16:0] delta0_tmp_V_fu_4010_p0;
wire   [10:0] grp_fu_4018_p0;
wire   [9:0] grp_fu_4018_p1;
wire   [12:0] grp_fu_4018_p2;
wire   [16:0] ret_V_31_fu_4027_p0;
wire   [9:0] ret_V_26_fu_4034_p1;
wire  signed [17:0] ret_V_27_fu_4041_p0;
wire  signed [28:0] sext_ln215_fu_2001_p1;
wire   [10:0] ret_V_27_fu_4041_p1;
wire  signed [17:0] ret_V_29_fu_4048_p0;
wire   [10:0] ret_V_29_fu_4048_p1;
wire  signed [15:0] a2a_tmp_V_fu_4055_p1;
wire  signed [29:0] sext_ln68_4_fu_2043_p1;
wire  signed [15:0] x6a_tmp_V_fu_4062_p0;
wire   [17:0] a2b_tmp_V_fu_4069_p0;
wire   [17:0] x6b_tmp_V_fu_4076_p0;
wire   [9:0] z0a_tmp_V_fu_4083_p1;
wire   [11:0] ret_V_32_fu_4090_p0;
wire   [12:0] ret_V_34_fu_4097_p0;
wire  signed [16:0] ret_V_34_fu_4097_p1;
wire  signed [29:0] lhs_V_2_fu_2164_p1;
wire   [12:0] ret_V_36_fu_4104_p0;
wire  signed [16:0] ret_V_36_fu_4104_p1;
wire   [12:0] ret_V_38_fu_4111_p0;
wire  signed [16:0] ret_V_38_fu_4111_p1;
wire   [15:0] t_tmp_V_fu_4135_p1;
wire  signed [17:0] x8_0_tmp_V_fu_4150_p0;
wire  signed [32:0] sext_ln68_18_fu_2278_p1;
wire  signed [17:0] x8_1_tmp_V_fu_4157_p0;
wire  signed [17:0] x8_2_tmp_V_fu_4164_p0;
wire  signed [17:0] x8_3_tmp_V_fu_4171_p0;
wire  signed [17:0] ret_V_33_fu_4178_p0;
wire  signed [35:0] lhs_V_7_fu_2405_p1;
wire  signed [17:0] ret_V_33_fu_4178_p1;
wire  signed [17:0] ret_V_35_fu_4185_p0;
wire  signed [35:0] lhs_V_8_fu_2417_p1;
wire  signed [17:0] ret_V_35_fu_4185_p1;
wire  signed [17:0] ret_V_37_fu_4192_p0;
wire  signed [35:0] lhs_V_9_fu_2429_p1;
wire  signed [17:0] ret_V_37_fu_4192_p1;
wire  signed [17:0] ret_V_39_fu_4199_p0;
wire  signed [35:0] lhs_V_10_fu_2441_p1;
wire  signed [17:0] ret_V_39_fu_4199_p1;
wire  signed [9:0] grp_fu_4206_p0;
wire   [17:0] grp_fu_4206_p2;
wire   [17:0] x12A_0_tmp_V_fu_4214_p0;
wire   [17:0] x12A_1_tmp_V_fu_4221_p0;
wire   [17:0] x12A_2_tmp_V_fu_4228_p0;
wire   [17:0] x12A_3_tmp_V_fu_4235_p0;
wire   [17:0] x20_0_tmp_V_fu_4242_p0;
wire   [17:0] x20_1_tmp_V_fu_4249_p0;
wire   [17:0] x20_2_tmp_V_fu_4256_p0;
wire   [17:0] x20_3_tmp_V_fu_4263_p0;
wire   [11:0] ret_V_40_fu_4270_p0;
wire   [12:0] ret_V_41_fu_4277_p0;
wire  signed [17:0] ret_V_41_fu_4277_p1;
wire  signed [30:0] rhs_V_6_fu_2713_p1;
wire   [12:0] ret_V_42_fu_4284_p0;
wire  signed [17:0] ret_V_42_fu_4284_p1;
wire   [12:0] ret_V_43_fu_4291_p0;
wire  signed [17:0] ret_V_43_fu_4291_p1;
wire   [15:0] x22_0_tmp_V_fu_4298_p0;
wire   [15:0] x22_1_tmp_V_fu_4305_p0;
wire   [15:0] x22_2_tmp_V_fu_4312_p0;
wire   [15:0] x22_3_tmp_V_fu_4319_p0;
wire   [15:0] x23_0_tmp_V_fu_4326_p0;
wire   [15:0] x23_1_tmp_V_fu_4333_p0;
wire   [15:0] x23_2_tmp_V_fu_4340_p0;
wire   [15:0] x23_3_tmp_V_fu_4347_p0;
reg   [1:0] ap_NS_fsm;
reg    ap_idle_pp0_0to20;
reg    ap_reset_idle_pp0;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire   [29:0] delta0_tmp_V_fu_4010_p00;
wire   [11:0] grp_fu_4018_p00;
wire   [11:0] grp_fu_4018_p10;
wire   [19:0] grp_fu_4206_p20;
wire   [27:0] ret_V_26_fu_4034_p10;
wire   [28:0] ret_V_27_fu_4041_p10;
wire   [28:0] ret_V_29_fu_4048_p10;
wire   [27:0] ret_V_31_fu_4027_p00;
wire   [30:0] t_tmp_V_fu_4135_p10;
wire   [32:0] x22_0_tmp_V_fu_4298_p00;
wire   [32:0] x22_1_tmp_V_fu_4305_p00;
wire   [32:0] x22_2_tmp_V_fu_4312_p00;
wire   [32:0] x22_3_tmp_V_fu_4319_p00;
wire   [30:0] x23_0_tmp_V_fu_4326_p00;
wire   [30:0] x23_1_tmp_V_fu_4333_p00;
wire   [30:0] x23_2_tmp_V_fu_4340_p00;
wire   [30:0] x23_3_tmp_V_fu_4347_p00;
wire   [25:0] z0a_tmp_V_fu_4083_p10;
reg    ap_condition_850;
reg    ap_condition_65;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter21 = 1'b0;
#0 bx_o_V_1_data_reg = 3'd0;
#0 bx_o_V_1_vld_reg = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
end

TrackletCalculator_L1L2F_LUT_drinv_V #(
    .DataWidth( 17 ),
    .AddressRange( 512 ),
    .AddressWidth( 9 ))
LUT_drinv_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(LUT_drinv_V_address0),
    .ce0(LUT_drinv_V_ce0),
    .q0(LUT_drinv_V_q0)
);

TrackletCalculator_L1L2F_mux_94_14_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 14 ),
    .din3_WIDTH( 14 ),
    .din4_WIDTH( 14 ),
    .din5_WIDTH( 14 ),
    .din6_WIDTH( 14 ),
    .din7_WIDTH( 14 ),
    .din8_WIDTH( 14 ),
    .din9_WIDTH( 4 ),
    .dout_WIDTH( 14 ))
TrackletCalculator_L1L2F_mux_94_14_1_1_U1(
    .din0(stubPairs_0_dataarray_data_V_q0),
    .din1(stubPairs_1_dataarray_data_V_q0),
    .din2(stubPairs_2_dataarray_data_V_q0),
    .din3(stubPairs_3_dataarray_data_V_q0),
    .din4(stubPairs_4_dataarray_data_V_q0),
    .din5(stubPairs_5_dataarray_data_V_q0),
    .din6(stubPairs_6_dataarray_data_V_q0),
    .din7(stubPairs_7_dataarray_data_V_q0),
    .din8(stubPairs_8_dataarray_data_V_q0),
    .din9(select_ln891_15_reg_4490_pp0_iter5_reg),
    .dout(p_Val2_7_fu_1732_p11)
);

TrackletCalculator_L1L2F_mul_mul_17ns_16s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 30 ))
TrackletCalculator_L1L2F_mul_mul_17ns_16s_30_1_1_U2(
    .din0(delta0_tmp_V_fu_4010_p0),
    .din1(dphi_V_reg_4574_pp0_iter9_reg),
    .dout(delta0_tmp_V_fu_4010_p2)
);

TrackletCalculator_L1L2F_am_addmul_11ns_10ns_13ns_23_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 23 ))
TrackletCalculator_L1L2F_am_addmul_11ns_10ns_13ns_23_1_1_U3(
    .din0(grp_fu_4018_p0),
    .din1(grp_fu_4018_p1),
    .din2(grp_fu_4018_p2),
    .dout(grp_fu_4018_p3)
);

TrackletCalculator_L1L2F_mul_mul_17ns_11s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 28 ))
TrackletCalculator_L1L2F_mul_mul_17ns_11s_28_1_1_U4(
    .din0(ret_V_31_fu_4027_p0),
    .din1(dz_V_reg_4614),
    .dout(ret_V_31_fu_4027_p2)
);

TrackletCalculator_L1L2F_mul_mul_18s_10ns_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 28 ))
TrackletCalculator_L1L2F_mul_mul_18s_10ns_28_1_1_U5(
    .din0(delta0_V_reg_4619),
    .din1(ret_V_26_fu_4034_p1),
    .dout(ret_V_26_fu_4034_p2)
);

TrackletCalculator_L1L2F_mul_mul_18s_11ns_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 29 ))
TrackletCalculator_L1L2F_mul_mul_18s_11ns_29_1_1_U6(
    .din0(ret_V_27_fu_4041_p0),
    .din1(ret_V_27_fu_4041_p1),
    .dout(ret_V_27_fu_4041_p2)
);

TrackletCalculator_L1L2F_mul_mul_18s_11ns_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 29 ))
TrackletCalculator_L1L2F_mul_mul_18s_11ns_29_1_1_U7(
    .din0(ret_V_29_fu_4048_p0),
    .din1(ret_V_29_fu_4048_p1),
    .dout(ret_V_29_fu_4048_p2)
);

TrackletCalculator_L1L2F_mul_mul_15s_16s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 30 ))
TrackletCalculator_L1L2F_mul_mul_15s_16s_30_1_1_U8(
    .din0(trunc_ln1503_2_reg_4643),
    .din1(a2a_tmp_V_fu_4055_p1),
    .dout(a2a_tmp_V_fu_4055_p2)
);

TrackletCalculator_L1L2F_mul_mul_16s_15s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 30 ))
TrackletCalculator_L1L2F_mul_mul_16s_15s_30_1_1_U9(
    .din0(x6a_tmp_V_fu_4062_p0),
    .din1(tmp_10_reg_4654),
    .dout(x6a_tmp_V_fu_4062_p2)
);

TrackletCalculator_L1L2F_mul_mul_18ns_18s_35_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 35 ))
TrackletCalculator_L1L2F_mul_mul_18ns_18s_35_1_1_U10(
    .din0(a2b_tmp_V_fu_4069_p0),
    .din1(a2a_V_reg_4659),
    .dout(a2b_tmp_V_fu_4069_p2)
);

TrackletCalculator_L1L2F_mul_mul_18ns_18s_35_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 35 ))
TrackletCalculator_L1L2F_mul_mul_18ns_18s_35_1_1_U11(
    .din0(x6b_tmp_V_fu_4076_p0),
    .din1(x6a_V_reg_4664),
    .dout(x6b_tmp_V_fu_4076_p2)
);

TrackletCalculator_L1L2F_mul_mul_17s_10ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 26 ))
TrackletCalculator_L1L2F_mul_mul_17s_10ns_26_1_1_U12(
    .din0(trunc_ln1503_1_reg_4631_pp0_iter13_reg),
    .din1(z0a_tmp_V_fu_4083_p1),
    .dout(z0a_tmp_V_fu_4083_p2)
);

TrackletCalculator_L1L2F_mul_mul_12ns_17s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 17 ),
    .dout_WIDTH( 29 ))
TrackletCalculator_L1L2F_mul_mul_12ns_17s_29_1_1_U13(
    .din0(ret_V_32_fu_4090_p0),
    .din1(x2_V_reg_4637_pp0_iter13_reg),
    .dout(ret_V_32_fu_4090_p2)
);

TrackletCalculator_L1L2F_mul_mul_13ns_17s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 17 ),
    .dout_WIDTH( 30 ))
TrackletCalculator_L1L2F_mul_mul_13ns_17s_30_1_1_U14(
    .din0(ret_V_34_fu_4097_p0),
    .din1(ret_V_34_fu_4097_p1),
    .dout(ret_V_34_fu_4097_p2)
);

TrackletCalculator_L1L2F_mul_mul_13ns_17s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 17 ),
    .dout_WIDTH( 30 ))
TrackletCalculator_L1L2F_mul_mul_13ns_17s_30_1_1_U15(
    .din0(ret_V_36_fu_4104_p0),
    .din1(ret_V_36_fu_4104_p1),
    .dout(ret_V_36_fu_4104_p2)
);

TrackletCalculator_L1L2F_mul_mul_13ns_17s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 17 ),
    .dout_WIDTH( 30 ))
TrackletCalculator_L1L2F_mul_mul_13ns_17s_30_1_1_U16(
    .din0(ret_V_38_fu_4111_p0),
    .din1(ret_V_38_fu_4111_p1),
    .dout(ret_V_38_fu_4111_p2)
);

TrackletCalculator_L1L2F_mul_mul_18s_18s_34_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 34 ))
TrackletCalculator_L1L2F_mul_mul_18s_18s_34_1_1_U17(
    .din0(a2n_V_reg_4679),
    .din1(delta0_V_reg_4619_pp0_iter14_reg),
    .dout(rinv_tmp_V_fu_4118_p2)
);

TrackletCalculator_L1L2F_mul_mul_17s_15s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 32 ))
TrackletCalculator_L1L2F_mul_mul_17s_15s_32_1_1_U18(
    .din0(trunc_ln1503_s_reg_4685),
    .din1(trunc_ln1503_2_reg_4643_pp0_iter14_reg),
    .dout(phi0a_tmp_V_fu_4128_p2)
);

TrackletCalculator_L1L2F_mul_mul_17s_16ns_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 31 ))
TrackletCalculator_L1L2F_mul_mul_17s_16ns_31_1_1_U19(
    .din0(trunc_ln1503_1_reg_4631_pp0_iter14_reg),
    .din1(t_tmp_V_fu_4135_p1),
    .dout(t_tmp_V_fu_4135_p2)
);

TrackletCalculator_L1L2F_mul_mul_17s_18s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 31 ))
TrackletCalculator_L1L2F_mul_mul_17s_18s_31_1_1_U20(
    .din0(trunc_ln1503_s_reg_4685),
    .din1(z0a_V_reg_4696),
    .dout(z0b_tmp_V_fu_4143_p2)
);

TrackletCalculator_L1L2F_mul_mul_18s_17s_33_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 17 ),
    .dout_WIDTH( 33 ))
TrackletCalculator_L1L2F_mul_mul_18s_17s_33_1_1_U21(
    .din0(x8_0_tmp_V_fu_4150_p0),
    .din1(trunc_ln1503_5_reg_4701),
    .dout(x8_0_tmp_V_fu_4150_p2)
);

TrackletCalculator_L1L2F_mul_mul_18s_18s_33_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 33 ))
TrackletCalculator_L1L2F_mul_mul_18s_18s_33_1_1_U22(
    .din0(x8_1_tmp_V_fu_4157_p0),
    .din1(x1_1_V_reg_4706),
    .dout(x8_1_tmp_V_fu_4157_p2)
);

TrackletCalculator_L1L2F_mul_mul_18s_18s_33_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 33 ))
TrackletCalculator_L1L2F_mul_mul_18s_18s_33_1_1_U23(
    .din0(x8_2_tmp_V_fu_4164_p0),
    .din1(x1_2_V_reg_4711),
    .dout(x8_2_tmp_V_fu_4164_p2)
);

TrackletCalculator_L1L2F_mul_mul_18s_18s_33_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 33 ))
TrackletCalculator_L1L2F_mul_mul_18s_18s_33_1_1_U24(
    .din0(x8_3_tmp_V_fu_4171_p0),
    .din1(x1_3_V_reg_4716),
    .dout(x8_3_tmp_V_fu_4171_p2)
);

TrackletCalculator_L1L2F_mul_mul_18s_18s_36_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
TrackletCalculator_L1L2F_mul_mul_18s_18s_36_1_1_U25(
    .din0(ret_V_33_fu_4178_p0),
    .din1(ret_V_33_fu_4178_p1),
    .dout(ret_V_33_fu_4178_p2)
);

TrackletCalculator_L1L2F_mul_mul_18s_18s_36_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
TrackletCalculator_L1L2F_mul_mul_18s_18s_36_1_1_U26(
    .din0(ret_V_35_fu_4185_p0),
    .din1(ret_V_35_fu_4185_p1),
    .dout(ret_V_35_fu_4185_p2)
);

TrackletCalculator_L1L2F_mul_mul_18s_18s_36_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
TrackletCalculator_L1L2F_mul_mul_18s_18s_36_1_1_U27(
    .din0(ret_V_37_fu_4192_p0),
    .din1(ret_V_37_fu_4192_p1),
    .dout(ret_V_37_fu_4192_p2)
);

TrackletCalculator_L1L2F_mul_mul_18s_18s_36_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
TrackletCalculator_L1L2F_mul_mul_18s_18s_36_1_1_U28(
    .din0(ret_V_39_fu_4199_p0),
    .din1(ret_V_39_fu_4199_p1),
    .dout(ret_V_39_fu_4199_p2)
);

TrackletCalculator_L1L2F_mac_muladd_10s_7s_18ns_20_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 18 ),
    .dout_WIDTH( 20 ))
TrackletCalculator_L1L2F_mac_muladd_10s_7s_18ns_20_1_1_U29(
    .din0(grp_fu_4206_p0),
    .din1(trunc_ln1503_16_reg_4778),
    .din2(grp_fu_4206_p2),
    .dout(grp_fu_4206_p3)
);

TrackletCalculator_L1L2F_mul_mul_18ns_18s_35_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 35 ))
TrackletCalculator_L1L2F_mul_mul_18ns_18s_35_1_1_U30(
    .din0(x12A_0_tmp_V_fu_4214_p0),
    .din1(x12_0_V_reg_4804),
    .dout(x12A_0_tmp_V_fu_4214_p2)
);

TrackletCalculator_L1L2F_mul_mul_18ns_18s_35_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 35 ))
TrackletCalculator_L1L2F_mul_mul_18ns_18s_35_1_1_U31(
    .din0(x12A_1_tmp_V_fu_4221_p0),
    .din1(x12_1_V_reg_4809),
    .dout(x12A_1_tmp_V_fu_4221_p2)
);

TrackletCalculator_L1L2F_mul_mul_18ns_18s_35_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 35 ))
TrackletCalculator_L1L2F_mul_mul_18ns_18s_35_1_1_U32(
    .din0(x12A_2_tmp_V_fu_4228_p0),
    .din1(x12_2_V_reg_4814),
    .dout(x12A_2_tmp_V_fu_4228_p2)
);

TrackletCalculator_L1L2F_mul_mul_18ns_18s_35_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 35 ))
TrackletCalculator_L1L2F_mul_mul_18ns_18s_35_1_1_U33(
    .din0(x12A_3_tmp_V_fu_4235_p0),
    .din1(x12_3_V_reg_4819),
    .dout(x12A_3_tmp_V_fu_4235_p2)
);

TrackletCalculator_L1L2F_mul_mul_18ns_18s_35_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 35 ))
TrackletCalculator_L1L2F_mul_mul_18ns_18s_35_1_1_U34(
    .din0(x20_0_tmp_V_fu_4242_p0),
    .din1(x12A_0_V_reg_4843),
    .dout(x20_0_tmp_V_fu_4242_p2)
);

TrackletCalculator_L1L2F_mul_mul_18ns_18s_35_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 35 ))
TrackletCalculator_L1L2F_mul_mul_18ns_18s_35_1_1_U35(
    .din0(x20_1_tmp_V_fu_4249_p0),
    .din1(x12A_1_V_reg_4848),
    .dout(x20_1_tmp_V_fu_4249_p2)
);

TrackletCalculator_L1L2F_mul_mul_18ns_18s_35_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 35 ))
TrackletCalculator_L1L2F_mul_mul_18ns_18s_35_1_1_U36(
    .din0(x20_2_tmp_V_fu_4256_p0),
    .din1(x12A_2_V_reg_4853),
    .dout(x20_2_tmp_V_fu_4256_p2)
);

TrackletCalculator_L1L2F_mul_mul_18ns_18s_35_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 35 ))
TrackletCalculator_L1L2F_mul_mul_18ns_18s_35_1_1_U37(
    .din0(x20_3_tmp_V_fu_4263_p0),
    .din1(x12A_3_V_reg_4858),
    .dout(x20_3_tmp_V_fu_4263_p2)
);

TrackletCalculator_L1L2F_mul_mul_12ns_18s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 30 ))
TrackletCalculator_L1L2F_mul_mul_12ns_18s_30_1_1_U38(
    .din0(ret_V_40_fu_4270_p0),
    .din1(t_V_reg_4732_pp0_iter17_reg),
    .dout(ret_V_40_fu_4270_p2)
);

TrackletCalculator_L1L2F_mul_mul_13ns_18s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 31 ))
TrackletCalculator_L1L2F_mul_mul_13ns_18s_31_1_1_U39(
    .din0(ret_V_41_fu_4277_p0),
    .din1(ret_V_41_fu_4277_p1),
    .dout(ret_V_41_fu_4277_p2)
);

TrackletCalculator_L1L2F_mul_mul_13ns_18s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 31 ))
TrackletCalculator_L1L2F_mul_mul_13ns_18s_31_1_1_U40(
    .din0(ret_V_42_fu_4284_p0),
    .din1(ret_V_42_fu_4284_p1),
    .dout(ret_V_42_fu_4284_p2)
);

TrackletCalculator_L1L2F_mul_mul_13ns_18s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 31 ))
TrackletCalculator_L1L2F_mul_mul_13ns_18s_31_1_1_U41(
    .din0(ret_V_43_fu_4291_p0),
    .din1(ret_V_43_fu_4291_p1),
    .dout(ret_V_43_fu_4291_p2)
);

TrackletCalculator_L1L2F_mul_mul_16ns_18s_33_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 33 ))
TrackletCalculator_L1L2F_mul_mul_16ns_18s_33_1_1_U42(
    .din0(x22_0_tmp_V_fu_4298_p0),
    .din1(x8_0_V_reg_4749_pp0_iter18_reg),
    .dout(x22_0_tmp_V_fu_4298_p2)
);

TrackletCalculator_L1L2F_mul_mul_16ns_18s_33_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 33 ))
TrackletCalculator_L1L2F_mul_mul_16ns_18s_33_1_1_U43(
    .din0(x22_1_tmp_V_fu_4305_p0),
    .din1(x8_1_V_reg_4755_pp0_iter18_reg),
    .dout(x22_1_tmp_V_fu_4305_p2)
);

TrackletCalculator_L1L2F_mul_mul_16ns_18s_33_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 33 ))
TrackletCalculator_L1L2F_mul_mul_16ns_18s_33_1_1_U44(
    .din0(x22_2_tmp_V_fu_4312_p0),
    .din1(x8_2_V_reg_4761_pp0_iter18_reg),
    .dout(x22_2_tmp_V_fu_4312_p2)
);

TrackletCalculator_L1L2F_mul_mul_16ns_18s_33_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 33 ))
TrackletCalculator_L1L2F_mul_mul_16ns_18s_33_1_1_U45(
    .din0(x22_3_tmp_V_fu_4319_p0),
    .din1(x8_3_V_reg_4767_pp0_iter18_reg),
    .dout(x22_3_tmp_V_fu_4319_p2)
);

TrackletCalculator_L1L2F_mul_mul_16ns_17s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 17 ),
    .dout_WIDTH( 31 ))
TrackletCalculator_L1L2F_mul_mul_16ns_17s_31_1_1_U46(
    .din0(x23_0_tmp_V_fu_4326_p0),
    .din1(trunc_ln1503_11_reg_4895),
    .dout(x23_0_tmp_V_fu_4326_p2)
);

TrackletCalculator_L1L2F_mul_mul_16ns_18s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 31 ))
TrackletCalculator_L1L2F_mul_mul_16ns_18s_31_1_1_U47(
    .din0(x23_1_tmp_V_fu_4333_p0),
    .din1(x11_1_V_reg_4900),
    .dout(x23_1_tmp_V_fu_4333_p2)
);

TrackletCalculator_L1L2F_mul_mul_16ns_18s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 31 ))
TrackletCalculator_L1L2F_mul_mul_16ns_18s_31_1_1_U48(
    .din0(x23_2_tmp_V_fu_4340_p0),
    .din1(x11_2_V_reg_4905),
    .dout(x23_2_tmp_V_fu_4340_p2)
);

TrackletCalculator_L1L2F_mul_mul_16ns_18s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 31 ))
TrackletCalculator_L1L2F_mul_mul_16ns_18s_31_1_1_U49(
    .din0(x23_3_tmp_V_fu_4347_p0),
    .din1(x11_3_V_reg_4910),
    .dout(x23_3_tmp_V_fu_4347_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter21 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter21 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_65)) begin
        if ((ap_phi_mux_do_init_phi_fu_932_p6 == 1'd0)) begin
            bx_V8_phi_reg_972 <= ap_phi_mux_bx_V8_rewind_phi_fu_948_p6;
        end else if ((ap_phi_mux_do_init_phi_fu_932_p6 == 1'd1)) begin
            bx_V8_phi_reg_972 <= bx_V;
        end else if ((1'b1 == 1'b1)) begin
            bx_V8_phi_reg_972 <= ap_phi_reg_pp0_iter0_bx_V8_phi_reg_972;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) & (bx_o_V_1_vld_reg == 1'b0) & (bx_o_V_1_vld_in == 1'b1))) begin
        bx_o_V_1_vld_reg <= 1'b1;
    end else if (((bx_o_V_1_vld_in == 1'b0) & (1'b1 == 1'b1) & (bx_o_V_1_vld_reg == 1'b1))) begin
        bx_o_V_1_vld_reg <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln587_reg_4428 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        do_init_reg_928 <= 1'd0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln587_reg_4428 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        do_init_reg_928 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln587_reg_4428 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        iSP_V7_reg_958 <= iSP_V_reg_4423;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln587_reg_4428 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        iSP_V7_reg_958 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln587_reg_4428_pp0_iter20_reg == 1'd0) & (ap_enable_reg_pp0_iter21 == 1'b1))) begin
        t_V_36_reg_986 <= ap_phi_mux_t_V_3_phi_fu_1203_p4;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln587_reg_4428_pp0_iter20_reg == 1'd1) & (ap_enable_reg_pp0_iter21 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        t_V_36_reg_986 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln587_reg_4428_pp0_iter20_reg == 1'd0) & (ap_enable_reg_pp0_iter21 == 1'b1))) begin
        t_V_44_reg_1014 <= ap_phi_mux_t_V_4_phi_fu_1178_p4;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln587_reg_4428_pp0_iter20_reg == 1'd1) & (ap_enable_reg_pp0_iter21 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        t_V_44_reg_1014 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln587_reg_4428_pp0_iter20_reg == 1'd0) & (ap_enable_reg_pp0_iter21 == 1'b1))) begin
        t_V_53_reg_1028 <= ap_phi_mux_t_V_5_phi_fu_1165_p4;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln587_reg_4428_pp0_iter20_reg == 1'd1) & (ap_enable_reg_pp0_iter21 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        t_V_53_reg_1028 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln587_reg_4428_pp0_iter20_reg == 1'd0) & (ap_enable_reg_pp0_iter21 == 1'b1))) begin
        t_V_62_reg_1042 <= ap_phi_mux_t_V_6_phi_fu_1152_p4;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln587_reg_4428_pp0_iter20_reg == 1'd1) & (ap_enable_reg_pp0_iter21 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        t_V_62_reg_1042 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln587_reg_4428_pp0_iter20_reg == 1'd0) & (ap_enable_reg_pp0_iter21 == 1'b1))) begin
        t_V_71_reg_1056 <= ap_phi_mux_t_V_7_phi_fu_1139_p4;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln587_reg_4428_pp0_iter20_reg == 1'd1) & (ap_enable_reg_pp0_iter21 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        t_V_71_reg_1056 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln587_reg_4428_pp0_iter20_reg == 1'd0) & (ap_enable_reg_pp0_iter21 == 1'b1))) begin
        t_V_95_reg_1000 <= ap_phi_mux_t_V_9_phi_fu_1191_p4;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln587_reg_4428_pp0_iter20_reg == 1'd1) & (ap_enable_reg_pp0_iter21 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        t_V_95_reg_1000 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (or_ln598_reg_4495_pp0_iter11_reg == 1'd0))) begin
        a2a_V_reg_4659 <= {{a2a_tmp_V_fu_4055_p2[29:12]}};
        x6a_V_reg_4664 <= {{x6a_tmp_V_fu_4062_p2[29:12]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (or_ln598_reg_4495_pp0_iter12_reg == 1'd0))) begin
        a2b_V_reg_4669 <= {{a2b_tmp_V_fu_4069_p2[34:17]}};
        x6b_V_reg_4674 <= {{x6b_tmp_V_fu_4076_p2[34:17]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (or_ln598_reg_4495_pp0_iter13_reg == 1'd0))) begin
        a2n_V_reg_4679 <= a2n_V_fu_2114_p2;
        tmp_11_reg_4691 <= {{a2_tmp_V_fu_2094_p2[20:5]}};
        trunc_ln1503_5_reg_4701 <= {{ret_V_32_fu_4090_p2[28:12]}};
        trunc_ln1503_s_reg_4685 <= {{x6m_tmp_V_fu_2123_p2[21:5]}};
        x1_1_V_reg_4706 <= {{ret_V_34_fu_4097_p2[29:12]}};
        x1_2_V_reg_4711 <= {{ret_V_36_fu_4104_p2[29:12]}};
        x1_3_V_reg_4716 <= {{ret_V_38_fu_4111_p2[29:12]}};
        z0a_V_reg_4696 <= {{z0a_tmp_V_fu_4083_p2[25:8]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (or_ln598_reg_4495_pp0_iter19_reg == 1'd0))) begin
        and_ln299_1_reg_4975 <= and_ln299_1_fu_3341_p2;
        and_ln372_10_reg_5050 <= and_ln372_10_fu_3563_p2;
        and_ln372_15_reg_5060 <= and_ln372_15_fu_3599_p2;
        icmp_ln293_reg_4955 <= icmp_ln293_fu_3245_p2;
        icmp_ln295_reg_4960 <= icmp_ln295_fu_3261_p2;
        icmp_ln297_reg_4965 <= icmp_ln297_fu_3267_p2;
        icmp_ln299_2_reg_4987 <= icmp_ln299_2_fu_3385_p2;
        icmp_ln299_3_reg_4998 <= icmp_ln299_3_fu_3429_p2;
        icmp_ln299_reg_4970 <= icmp_ln299_fu_3273_p2;
        icmp_ln879_1_reg_5040 <= icmp_ln879_1_fu_3527_p2;
        icmp_ln879_2_reg_5045 <= icmp_ln879_2_fu_3551_p2;
        icmp_ln879_3_reg_5055 <= icmp_ln879_3_fu_3587_p2;
        tmp_24_reg_5020 <= {{sub_ln1503_1_fu_2940_p2[16:1]}};
        tmp_25_reg_5025 <= {{sub_ln1503_2_fu_2967_p2[16:1]}};
        tmp_26_reg_5030 <= {{sub_ln1503_3_fu_2994_p2[16:1]}};
        v2_V_20_reg_5015 <= {{ret_V_18_fu_3052_p2[12:1]}};
        v2_V_21_reg_5009 <= v2_V_21_fu_3445_p3;
        v2_V_23_reg_4981 <= {{add_ln1353_2_fu_3111_p2[12:5]}};
        v2_V_24_reg_4992 <= {{add_ln1353_3_fu_3170_p2[12:5]}};
        v2_V_25_reg_5003 <= {{add_ln1353_4_fu_3229_p2[12:5]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        bx_V8_phi_reg_972_pp0_iter10_reg <= bx_V8_phi_reg_972_pp0_iter9_reg;
        bx_V8_phi_reg_972_pp0_iter11_reg <= bx_V8_phi_reg_972_pp0_iter10_reg;
        bx_V8_phi_reg_972_pp0_iter12_reg <= bx_V8_phi_reg_972_pp0_iter11_reg;
        bx_V8_phi_reg_972_pp0_iter13_reg <= bx_V8_phi_reg_972_pp0_iter12_reg;
        bx_V8_phi_reg_972_pp0_iter14_reg <= bx_V8_phi_reg_972_pp0_iter13_reg;
        bx_V8_phi_reg_972_pp0_iter15_reg <= bx_V8_phi_reg_972_pp0_iter14_reg;
        bx_V8_phi_reg_972_pp0_iter16_reg <= bx_V8_phi_reg_972_pp0_iter15_reg;
        bx_V8_phi_reg_972_pp0_iter17_reg <= bx_V8_phi_reg_972_pp0_iter16_reg;
        bx_V8_phi_reg_972_pp0_iter18_reg <= bx_V8_phi_reg_972_pp0_iter17_reg;
        bx_V8_phi_reg_972_pp0_iter19_reg <= bx_V8_phi_reg_972_pp0_iter18_reg;
        bx_V8_phi_reg_972_pp0_iter20_reg <= bx_V8_phi_reg_972_pp0_iter19_reg;
        bx_V8_phi_reg_972_pp0_iter2_reg <= bx_V8_phi_reg_972_pp0_iter1_reg;
        bx_V8_phi_reg_972_pp0_iter3_reg <= bx_V8_phi_reg_972_pp0_iter2_reg;
        bx_V8_phi_reg_972_pp0_iter4_reg <= bx_V8_phi_reg_972_pp0_iter3_reg;
        bx_V8_phi_reg_972_pp0_iter5_reg <= bx_V8_phi_reg_972_pp0_iter4_reg;
        bx_V8_phi_reg_972_pp0_iter6_reg <= bx_V8_phi_reg_972_pp0_iter5_reg;
        bx_V8_phi_reg_972_pp0_iter7_reg <= bx_V8_phi_reg_972_pp0_iter6_reg;
        bx_V8_phi_reg_972_pp0_iter8_reg <= bx_V8_phi_reg_972_pp0_iter7_reg;
        bx_V8_phi_reg_972_pp0_iter9_reg <= bx_V8_phi_reg_972_pp0_iter8_reg;
        delta0_V_reg_4619_pp0_iter11_reg <= delta0_V_reg_4619;
        delta0_V_reg_4619_pp0_iter12_reg <= delta0_V_reg_4619_pp0_iter11_reg;
        delta0_V_reg_4619_pp0_iter13_reg <= delta0_V_reg_4619_pp0_iter12_reg;
        delta0_V_reg_4619_pp0_iter14_reg <= delta0_V_reg_4619_pp0_iter13_reg;
        dphi_V_reg_4574_pp0_iter9_reg[15 : 3] <= dphi_V_reg_4574[15 : 3];
        icmp_ln587_reg_4428_pp0_iter10_reg <= icmp_ln587_reg_4428_pp0_iter9_reg;
        icmp_ln587_reg_4428_pp0_iter11_reg <= icmp_ln587_reg_4428_pp0_iter10_reg;
        icmp_ln587_reg_4428_pp0_iter12_reg <= icmp_ln587_reg_4428_pp0_iter11_reg;
        icmp_ln587_reg_4428_pp0_iter13_reg <= icmp_ln587_reg_4428_pp0_iter12_reg;
        icmp_ln587_reg_4428_pp0_iter14_reg <= icmp_ln587_reg_4428_pp0_iter13_reg;
        icmp_ln587_reg_4428_pp0_iter15_reg <= icmp_ln587_reg_4428_pp0_iter14_reg;
        icmp_ln587_reg_4428_pp0_iter16_reg <= icmp_ln587_reg_4428_pp0_iter15_reg;
        icmp_ln587_reg_4428_pp0_iter17_reg <= icmp_ln587_reg_4428_pp0_iter16_reg;
        icmp_ln587_reg_4428_pp0_iter18_reg <= icmp_ln587_reg_4428_pp0_iter17_reg;
        icmp_ln587_reg_4428_pp0_iter19_reg <= icmp_ln587_reg_4428_pp0_iter18_reg;
        icmp_ln587_reg_4428_pp0_iter20_reg <= icmp_ln587_reg_4428_pp0_iter19_reg;
        icmp_ln587_reg_4428_pp0_iter2_reg <= icmp_ln587_reg_4428_pp0_iter1_reg;
        icmp_ln587_reg_4428_pp0_iter3_reg <= icmp_ln587_reg_4428_pp0_iter2_reg;
        icmp_ln587_reg_4428_pp0_iter4_reg <= icmp_ln587_reg_4428_pp0_iter3_reg;
        icmp_ln587_reg_4428_pp0_iter5_reg <= icmp_ln587_reg_4428_pp0_iter4_reg;
        icmp_ln587_reg_4428_pp0_iter6_reg <= icmp_ln587_reg_4428_pp0_iter5_reg;
        icmp_ln587_reg_4428_pp0_iter7_reg <= icmp_ln587_reg_4428_pp0_iter6_reg;
        icmp_ln587_reg_4428_pp0_iter8_reg <= icmp_ln587_reg_4428_pp0_iter7_reg;
        icmp_ln587_reg_4428_pp0_iter9_reg <= icmp_ln587_reg_4428_pp0_iter8_reg;
        icmp_ln891_8_reg_4479 <= icmp_ln891_8_fu_1639_p2;
        or_ln598_reg_4495 <= or_ln598_fu_1706_p2;
        or_ln598_reg_4495_pp0_iter10_reg <= or_ln598_reg_4495_pp0_iter9_reg;
        or_ln598_reg_4495_pp0_iter11_reg <= or_ln598_reg_4495_pp0_iter10_reg;
        or_ln598_reg_4495_pp0_iter12_reg <= or_ln598_reg_4495_pp0_iter11_reg;
        or_ln598_reg_4495_pp0_iter13_reg <= or_ln598_reg_4495_pp0_iter12_reg;
        or_ln598_reg_4495_pp0_iter14_reg <= or_ln598_reg_4495_pp0_iter13_reg;
        or_ln598_reg_4495_pp0_iter15_reg <= or_ln598_reg_4495_pp0_iter14_reg;
        or_ln598_reg_4495_pp0_iter16_reg <= or_ln598_reg_4495_pp0_iter15_reg;
        or_ln598_reg_4495_pp0_iter17_reg <= or_ln598_reg_4495_pp0_iter16_reg;
        or_ln598_reg_4495_pp0_iter18_reg <= or_ln598_reg_4495_pp0_iter17_reg;
        or_ln598_reg_4495_pp0_iter19_reg <= or_ln598_reg_4495_pp0_iter18_reg;
        or_ln598_reg_4495_pp0_iter20_reg <= or_ln598_reg_4495_pp0_iter19_reg;
        or_ln598_reg_4495_pp0_iter5_reg <= or_ln598_reg_4495;
        or_ln598_reg_4495_pp0_iter6_reg <= or_ln598_reg_4495_pp0_iter5_reg;
        or_ln598_reg_4495_pp0_iter7_reg <= or_ln598_reg_4495_pp0_iter6_reg;
        or_ln598_reg_4495_pp0_iter8_reg <= or_ln598_reg_4495_pp0_iter7_reg;
        or_ln598_reg_4495_pp0_iter9_reg <= or_ln598_reg_4495_pp0_iter8_reg;
        or_ln891_4_reg_4455 <= or_ln891_4_fu_1543_p2;
        or_ln891_6_reg_4473 <= or_ln891_6_fu_1622_p2;
        p_Val2_7_reg_4544_pp0_iter10_reg <= p_Val2_7_reg_4544_pp0_iter9_reg;
        p_Val2_7_reg_4544_pp0_iter11_reg <= p_Val2_7_reg_4544_pp0_iter10_reg;
        p_Val2_7_reg_4544_pp0_iter12_reg <= p_Val2_7_reg_4544_pp0_iter11_reg;
        p_Val2_7_reg_4544_pp0_iter13_reg <= p_Val2_7_reg_4544_pp0_iter12_reg;
        p_Val2_7_reg_4544_pp0_iter14_reg <= p_Val2_7_reg_4544_pp0_iter13_reg;
        p_Val2_7_reg_4544_pp0_iter15_reg <= p_Val2_7_reg_4544_pp0_iter14_reg;
        p_Val2_7_reg_4544_pp0_iter16_reg <= p_Val2_7_reg_4544_pp0_iter15_reg;
        p_Val2_7_reg_4544_pp0_iter17_reg <= p_Val2_7_reg_4544_pp0_iter16_reg;
        p_Val2_7_reg_4544_pp0_iter18_reg <= p_Val2_7_reg_4544_pp0_iter17_reg;
        p_Val2_7_reg_4544_pp0_iter19_reg <= p_Val2_7_reg_4544_pp0_iter18_reg;
        p_Val2_7_reg_4544_pp0_iter20_reg <= p_Val2_7_reg_4544_pp0_iter19_reg;
        p_Val2_7_reg_4544_pp0_iter7_reg <= p_Val2_7_reg_4544;
        p_Val2_7_reg_4544_pp0_iter8_reg <= p_Val2_7_reg_4544_pp0_iter7_reg;
        p_Val2_7_reg_4544_pp0_iter9_reg <= p_Val2_7_reg_4544_pp0_iter8_reg;
        phi0_V_reg_4788_pp0_iter17_reg <= phi0_V_reg_4788;
        phi0_V_reg_4788_pp0_iter18_reg <= phi0_V_reg_4788_pp0_iter17_reg;
        phi0_V_reg_4788_pp0_iter19_reg <= phi0_V_reg_4788_pp0_iter18_reg;
        phi0_V_reg_4788_pp0_iter20_reg <= phi0_V_reg_4788_pp0_iter19_reg;
        r1abs_V_reg_4595_pp0_iter10_reg[9 : 1] <= r1abs_V_reg_4595[9 : 1];
        r1abs_V_reg_4595_pp0_iter11_reg[9 : 1] <= r1abs_V_reg_4595_pp0_iter10_reg[9 : 1];
        r1abs_V_reg_4595_pp0_iter12_reg[9 : 1] <= r1abs_V_reg_4595_pp0_iter11_reg[9 : 1];
        r1abs_V_reg_4595_pp0_iter13_reg[9 : 1] <= r1abs_V_reg_4595_pp0_iter12_reg[9 : 1];
        r2abs_V_reg_4602_pp0_iter10_reg[10 : 1] <= r2abs_V_reg_4602[10 : 1];
        select_ln209_6_reg_4407_pp0_iter2_reg <= select_ln209_6_reg_4407_pp0_iter1_reg;
        select_ln209_7_reg_4412_pp0_iter2_reg <= select_ln209_7_reg_4412_pp0_iter1_reg;
        select_ln209_8_reg_4417_pp0_iter2_reg <= select_ln209_8_reg_4417_pp0_iter1_reg;
        select_ln209_8_reg_4417_pp0_iter3_reg <= select_ln209_8_reg_4417_pp0_iter2_reg;
        select_ln891_10_reg_4461 <= select_ln891_10_fu_1549_p3;
        select_ln891_11_reg_4468 <= select_ln891_11_fu_1592_p3;
        select_ln891_15_reg_4490 <= select_ln891_15_fu_1675_p3;
        select_ln891_15_reg_4490_pp0_iter5_reg <= select_ln891_15_reg_4490;
        select_ln891_7_reg_4449 <= select_ln891_7_fu_1512_p3;
        success_reg_4863_pp0_iter18_reg <= success_reg_4863;
        success_reg_4863_pp0_iter19_reg <= success_reg_4863_pp0_iter18_reg;
        success_reg_4863_pp0_iter20_reg <= success_reg_4863_pp0_iter19_reg;
        t_V_reg_4732_pp0_iter16_reg <= t_V_reg_4732;
        t_V_reg_4732_pp0_iter17_reg <= t_V_reg_4732_pp0_iter16_reg;
        tmp_7_reg_4564_pp0_iter10_reg <= tmp_7_reg_4564_pp0_iter9_reg;
        tmp_7_reg_4564_pp0_iter11_reg <= tmp_7_reg_4564_pp0_iter10_reg;
        tmp_7_reg_4564_pp0_iter12_reg <= tmp_7_reg_4564_pp0_iter11_reg;
        tmp_7_reg_4564_pp0_iter13_reg <= tmp_7_reg_4564_pp0_iter12_reg;
        tmp_7_reg_4564_pp0_iter14_reg <= tmp_7_reg_4564_pp0_iter13_reg;
        tmp_7_reg_4564_pp0_iter15_reg <= tmp_7_reg_4564_pp0_iter14_reg;
        tmp_7_reg_4564_pp0_iter9_reg <= tmp_7_reg_4564;
        trunc_ln1354_1_reg_4589_pp0_iter10_reg <= trunc_ln1354_1_reg_4589_pp0_iter9_reg;
        trunc_ln1354_1_reg_4589_pp0_iter11_reg <= trunc_ln1354_1_reg_4589_pp0_iter10_reg;
        trunc_ln1354_1_reg_4589_pp0_iter12_reg <= trunc_ln1354_1_reg_4589_pp0_iter11_reg;
        trunc_ln1354_1_reg_4589_pp0_iter13_reg <= trunc_ln1354_1_reg_4589_pp0_iter12_reg;
        trunc_ln1354_1_reg_4589_pp0_iter14_reg <= trunc_ln1354_1_reg_4589_pp0_iter13_reg;
        trunc_ln1354_1_reg_4589_pp0_iter15_reg <= trunc_ln1354_1_reg_4589_pp0_iter14_reg;
        trunc_ln1354_1_reg_4589_pp0_iter9_reg <= trunc_ln1354_1_reg_4589;
        trunc_ln1503_1_reg_4631_pp0_iter11_reg <= trunc_ln1503_1_reg_4631;
        trunc_ln1503_1_reg_4631_pp0_iter12_reg <= trunc_ln1503_1_reg_4631_pp0_iter11_reg;
        trunc_ln1503_1_reg_4631_pp0_iter13_reg <= trunc_ln1503_1_reg_4631_pp0_iter12_reg;
        trunc_ln1503_1_reg_4631_pp0_iter14_reg <= trunc_ln1503_1_reg_4631_pp0_iter13_reg;
        trunc_ln1503_2_reg_4643_pp0_iter12_reg <= trunc_ln1503_2_reg_4643;
        trunc_ln1503_2_reg_4643_pp0_iter13_reg <= trunc_ln1503_2_reg_4643_pp0_iter12_reg;
        trunc_ln1503_2_reg_4643_pp0_iter14_reg <= trunc_ln1503_2_reg_4643_pp0_iter13_reg;
        trunc_ln209_reg_4354_pp0_iter10_reg <= trunc_ln209_reg_4354_pp0_iter9_reg;
        trunc_ln209_reg_4354_pp0_iter11_reg <= trunc_ln209_reg_4354_pp0_iter10_reg;
        trunc_ln209_reg_4354_pp0_iter12_reg <= trunc_ln209_reg_4354_pp0_iter11_reg;
        trunc_ln209_reg_4354_pp0_iter13_reg <= trunc_ln209_reg_4354_pp0_iter12_reg;
        trunc_ln209_reg_4354_pp0_iter14_reg <= trunc_ln209_reg_4354_pp0_iter13_reg;
        trunc_ln209_reg_4354_pp0_iter15_reg <= trunc_ln209_reg_4354_pp0_iter14_reg;
        trunc_ln209_reg_4354_pp0_iter16_reg <= trunc_ln209_reg_4354_pp0_iter15_reg;
        trunc_ln209_reg_4354_pp0_iter17_reg <= trunc_ln209_reg_4354_pp0_iter16_reg;
        trunc_ln209_reg_4354_pp0_iter18_reg <= trunc_ln209_reg_4354_pp0_iter17_reg;
        trunc_ln209_reg_4354_pp0_iter19_reg <= trunc_ln209_reg_4354_pp0_iter18_reg;
        trunc_ln209_reg_4354_pp0_iter20_reg <= trunc_ln209_reg_4354_pp0_iter19_reg;
        trunc_ln209_reg_4354_pp0_iter2_reg <= trunc_ln209_reg_4354_pp0_iter1_reg;
        trunc_ln209_reg_4354_pp0_iter3_reg <= trunc_ln209_reg_4354_pp0_iter2_reg;
        trunc_ln209_reg_4354_pp0_iter4_reg <= trunc_ln209_reg_4354_pp0_iter3_reg;
        trunc_ln209_reg_4354_pp0_iter5_reg <= trunc_ln209_reg_4354_pp0_iter4_reg;
        trunc_ln209_reg_4354_pp0_iter6_reg <= trunc_ln209_reg_4354_pp0_iter5_reg;
        trunc_ln209_reg_4354_pp0_iter7_reg <= trunc_ln209_reg_4354_pp0_iter6_reg;
        trunc_ln209_reg_4354_pp0_iter8_reg <= trunc_ln209_reg_4354_pp0_iter7_reg;
        trunc_ln209_reg_4354_pp0_iter9_reg <= trunc_ln209_reg_4354_pp0_iter8_reg;
        trunc_ln4_reg_4738_pp0_iter16_reg <= trunc_ln4_reg_4738;
        trunc_ln4_reg_4738_pp0_iter17_reg <= trunc_ln4_reg_4738_pp0_iter16_reg;
        trunc_ln4_reg_4738_pp0_iter18_reg <= trunc_ln4_reg_4738_pp0_iter17_reg;
        trunc_ln4_reg_4738_pp0_iter19_reg <= trunc_ln4_reg_4738_pp0_iter18_reg;
        trunc_ln4_reg_4738_pp0_iter20_reg <= trunc_ln4_reg_4738_pp0_iter19_reg;
        trunc_ln701_reg_4484 <= trunc_ln701_fu_1645_p1;
        v2_V_17_reg_4783_pp0_iter16_reg <= v2_V_17_reg_4783;
        v2_V_17_reg_4783_pp0_iter17_reg <= v2_V_17_reg_4783_pp0_iter16_reg;
        v2_V_17_reg_4783_pp0_iter18_reg <= v2_V_17_reg_4783_pp0_iter17_reg;
        v2_V_17_reg_4783_pp0_iter19_reg <= v2_V_17_reg_4783_pp0_iter18_reg;
        v2_V_17_reg_4783_pp0_iter20_reg <= v2_V_17_reg_4783_pp0_iter19_reg;
        v2_V_19_reg_4824_pp0_iter17_reg <= v2_V_19_reg_4824;
        v2_V_19_reg_4824_pp0_iter18_reg <= v2_V_19_reg_4824_pp0_iter17_reg;
        v2_V_19_reg_4824_pp0_iter19_reg <= v2_V_19_reg_4824_pp0_iter18_reg;
        v2_V_19_reg_4824_pp0_iter20_reg <= v2_V_19_reg_4824_pp0_iter19_reg;
        v2_V_reg_4870_pp0_iter18_reg <= v2_V_reg_4870;
        v2_V_reg_4870_pp0_iter19_reg <= v2_V_reg_4870_pp0_iter18_reg;
        v2_V_reg_4870_pp0_iter20_reg <= v2_V_reg_4870_pp0_iter19_reg;
        x2_V_reg_4637_pp0_iter11_reg <= x2_V_reg_4637;
        x2_V_reg_4637_pp0_iter12_reg <= x2_V_reg_4637_pp0_iter11_reg;
        x2_V_reg_4637_pp0_iter13_reg <= x2_V_reg_4637_pp0_iter12_reg;
        x8_0_V_reg_4749_pp0_iter16_reg <= x8_0_V_reg_4749;
        x8_0_V_reg_4749_pp0_iter17_reg <= x8_0_V_reg_4749_pp0_iter16_reg;
        x8_0_V_reg_4749_pp0_iter18_reg <= x8_0_V_reg_4749_pp0_iter17_reg;
        x8_1_V_reg_4755_pp0_iter16_reg <= x8_1_V_reg_4755;
        x8_1_V_reg_4755_pp0_iter17_reg <= x8_1_V_reg_4755_pp0_iter16_reg;
        x8_1_V_reg_4755_pp0_iter18_reg <= x8_1_V_reg_4755_pp0_iter17_reg;
        x8_2_V_reg_4761_pp0_iter16_reg <= x8_2_V_reg_4761;
        x8_2_V_reg_4761_pp0_iter17_reg <= x8_2_V_reg_4761_pp0_iter16_reg;
        x8_2_V_reg_4761_pp0_iter18_reg <= x8_2_V_reg_4761_pp0_iter17_reg;
        x8_3_V_reg_4767_pp0_iter16_reg <= x8_3_V_reg_4767;
        x8_3_V_reg_4767_pp0_iter17_reg <= x8_3_V_reg_4767_pp0_iter16_reg;
        x8_3_V_reg_4767_pp0_iter18_reg <= x8_3_V_reg_4767_pp0_iter17_reg;
        z0_V_reg_4794_pp0_iter17_reg <= z0_V_reg_4794;
        z0_V_reg_4794_pp0_iter18_reg <= z0_V_reg_4794_pp0_iter17_reg;
        z0_V_reg_4794_pp0_iter19_reg <= z0_V_reg_4794_pp0_iter18_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        bx_V8_phi_reg_972_pp0_iter1_reg <= bx_V8_phi_reg_972;
        icmp_ln587_reg_4428 <= icmp_ln587_fu_1346_p2;
        icmp_ln587_reg_4428_pp0_iter1_reg <= icmp_ln587_reg_4428;
        icmp_ln891_1_reg_4375 <= icmp_ln891_1_fu_1268_p2;
        icmp_ln891_reg_4363 <= icmp_ln891_fu_1228_p2;
        or_ln891_2_reg_4437 <= or_ln891_2_fu_1451_p2;
        select_ln209_2_reg_4385 <= select_ln209_2_fu_1284_p3;
        select_ln209_3_reg_4391 <= select_ln209_3_fu_1292_p3;
        select_ln209_4_reg_4396 <= select_ln209_4_fu_1300_p3;
        select_ln209_4_reg_4396_pp0_iter1_reg <= select_ln209_4_reg_4396;
        select_ln209_5_reg_4402 <= select_ln209_5_fu_1308_p3;
        select_ln209_5_reg_4402_pp0_iter1_reg <= select_ln209_5_reg_4402;
        select_ln209_6_reg_4407 <= select_ln209_6_fu_1316_p3;
        select_ln209_6_reg_4407_pp0_iter1_reg <= select_ln209_6_reg_4407;
        select_ln209_7_reg_4412 <= select_ln209_7_fu_1324_p3;
        select_ln209_7_reg_4412_pp0_iter1_reg <= select_ln209_7_reg_4412;
        select_ln209_8_reg_4417 <= select_ln209_8_fu_1332_p3;
        select_ln209_8_reg_4417_pp0_iter1_reg <= select_ln209_8_reg_4417;
        select_ln891_3_reg_4432 <= select_ln891_3_fu_1420_p3;
        select_ln891_6_reg_4443 <= select_ln891_6_fu_1457_p3;
        sext_ln891_reg_4370 <= sext_ln891_fu_1252_p1;
        sub_ln701_1_reg_4380 <= sub_ln701_1_fu_1278_p2;
        trunc_ln209_reg_4354 <= trunc_ln209_fu_1216_p1;
        trunc_ln209_reg_4354_pp0_iter1_reg <= trunc_ln209_reg_4354;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln587_reg_4428 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        bx_V8_rewind_reg_944 <= bx_V8_phi_reg_972;
    end
end

always @ (posedge ap_clk) begin
    if (((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) & (bx_o_V_1_vld_reg == 1'b0) & (bx_o_V_1_vld_in == 1'b1)) | (~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) & (1'b1 == 1'b1) & (bx_o_V_1_vld_in == 1'b1) & (bx_o_V_1_vld_reg == 1'b1)))) begin
        bx_o_V_1_data_reg <= bx_V8_phi_reg_972_pp0_iter19_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (or_ln598_reg_4495_pp0_iter9_reg == 1'd0))) begin
        delta0_V_reg_4619 <= {{delta0_tmp_V_fu_4010_p2[29:12]}};
        tmp_1_reg_4626 <= {{grp_fu_4018_p3[22:12]}};
        trunc_ln1503_1_reg_4631 <= {{ret_V_31_fu_4027_p2[27:11]}};
        x2_V_reg_4637 <= {{delta0_tmp_V_fu_4010_p2[29:13]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (or_ln598_reg_4495_pp0_iter7_reg == 1'd0))) begin
        dphi_V_reg_4574[15 : 3] <= dphi_V_fu_1877_p2[15 : 3];
        r_V_14_reg_4559[7 : 1] <= r_V_14_fu_1805_p3[7 : 1];
        r_V_16_reg_4569[7 : 1] <= r_V_16_fu_1851_p3[7 : 1];
        tmp_7_reg_4564 <= {{innerStubs_0_dataarray_data_V_q0[16:3]}};
        trunc_ln1354_1_reg_4589 <= {{innerStubs_0_dataarray_data_V_q0[27:17]}};
        trunc_ln_reg_4584 <= {{outerStubs_0_dataarray_data_V_q0[27:17]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (or_ln598_reg_4495_pp0_iter8_reg == 1'd0))) begin
        drinv_V_reg_4608 <= LUT_drinv_V_q0;
        dz_V_reg_4614 <= dz_V_fu_1940_p2;
        r1abs_V_reg_4595[9 : 1] <= r1abs_V_fu_1925_p2[9 : 1];
        r2abs_V_reg_4602[10 : 1] <= r2abs_V_fu_1934_p2[10 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        iSP_V_reg_4423 <= iSP_V_fu_1340_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (or_ln598_reg_4495_pp0_iter15_reg == 1'd0))) begin
        icmp_ln326_reg_4832 <= icmp_ln326_fu_2490_p2;
        phi0_V_reg_4788 <= {{ret_V_30_fu_2367_p2[18:1]}};
        trunc_ln1503_4_reg_4799 <= {{z0_V_fu_2390_p2[15:4]}};
        v2_V_19_reg_4824 <= {{der_phiL_V_fu_2453_p2[15:6]}};
        x12_0_V_reg_4804 <= {{ret_V_33_fu_4178_p2[35:18]}};
        x12_1_V_reg_4809 <= {{ret_V_35_fu_4185_p2[35:18]}};
        x12_2_V_reg_4814 <= {{ret_V_37_fu_4192_p2[35:18]}};
        x12_3_V_reg_4819 <= {{ret_V_39_fu_4199_p2[35:18]}};
        z0_V_reg_4794 <= z0_V_fu_2390_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (or_ln598_reg_4495_pp0_iter5_reg == 1'd0))) begin
        p_Val2_7_reg_4544 <= p_Val2_7_fu_1732_p11;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (or_ln598_reg_4495_pp0_iter14_reg == 1'd0))) begin
        phi0a_V_reg_4727 <= {{phi0a_tmp_V_fu_4128_p2[31:14]}};
        rinv_final_V_reg_4721 <= {{rinv_tmp_V_fu_4118_p2[33:19]}};
        t_V_reg_4732 <= {{t_tmp_V_fu_4135_p2[30:13]}};
        trunc_ln1503_16_reg_4778 <= {{rinv_tmp_V_fu_4118_p2[33:27]}};
        trunc_ln1503_7_reg_4744 <= {{z0b_tmp_V_fu_4143_p2[30:15]}};
        trunc_ln4_reg_4738 <= {{t_tmp_V_fu_4135_p2[30:17]}};
        trunc_ln6_reg_4773 <= {{rinv_tmp_V_fu_4118_p2[32:17]}};
        v2_V_17_reg_4783 <= {{rinv_tmp_V_fu_4118_p2[32:19]}};
        x8_0_V_reg_4749 <= {{x8_0_tmp_V_fu_4150_p2[32:15]}};
        x8_1_V_reg_4755 <= {{x8_1_tmp_V_fu_4157_p2[32:15]}};
        x8_2_V_reg_4761 <= {{x8_2_tmp_V_fu_4164_p2[32:15]}};
        x8_3_V_reg_4767 <= {{x8_3_tmp_V_fu_4171_p2[32:15]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (or_ln598_reg_4495_pp0_iter15_reg == 1'd0) & (ap_enable_reg_pp0_iter16 == 1'b1))) begin
        phicrit_V_reg_4837 <= grp_fu_4206_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (or_ln598_reg_4495_pp0_iter16_reg == 1'd0))) begin
        success_reg_4863 <= success_fu_2649_p2;
        v2_V_reg_4870 <= {{ret_V_8_fu_2510_p2[10:1]}};
        x12A_0_V_reg_4843 <= {{x12A_0_tmp_V_fu_4214_p2[34:17]}};
        x12A_1_V_reg_4848 <= {{x12A_1_tmp_V_fu_4221_p2[34:17]}};
        x12A_2_V_reg_4853 <= {{x12A_2_tmp_V_fu_4228_p2[34:17]}};
        x12A_3_V_reg_4858 <= {{x12A_3_tmp_V_fu_4235_p2[34:17]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (or_ln598_reg_4495_pp0_iter10_reg == 1'd0))) begin
        tmp_10_reg_4654 <= {{ret_V_29_fu_4048_p2[28:14]}};
        trunc_ln1503_2_reg_4643 <= {{ret_V_26_fu_4034_p2[27:13]}};
        trunc_ln1503_3_reg_4649 <= {{ret_V_27_fu_4041_p2[28:13]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (or_ln598_reg_4495_pp0_iter18_reg == 1'd0))) begin
        tmp_16_reg_4935 <= {{x23_0_tmp_V_fu_4326_p2[30:13]}};
        tmp_17_reg_4940 <= {{x23_1_tmp_V_fu_4333_p2[30:13]}};
        tmp_18_reg_4945 <= {{x23_2_tmp_V_fu_4340_p2[30:13]}};
        tmp_19_reg_4950 <= {{x23_3_tmp_V_fu_4347_p2[30:13]}};
        x22_0_V_reg_4915 <= {{x22_0_tmp_V_fu_4298_p2[32:15]}};
        x22_1_V_reg_4920 <= {{x22_1_tmp_V_fu_4305_p2[32:15]}};
        x22_2_V_reg_4925 <= {{x22_2_tmp_V_fu_4312_p2[32:15]}};
        x22_3_V_reg_4930 <= {{x22_3_tmp_V_fu_4319_p2[32:15]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (or_ln598_reg_4495_pp0_iter19_reg == 1'd0) & (success_reg_4863_pp0_iter19_reg == 1'd1))) begin
        tmp_38_reg_5035 <= {{add_ln353_fu_3493_p2[11:1]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (or_ln598_reg_4495_pp0_iter17_reg == 1'd0))) begin
        trunc_ln1503_10_reg_4890 <= {{x20_3_tmp_V_fu_4263_p2[34:19]}};
        trunc_ln1503_11_reg_4895 <= {{ret_V_40_fu_4270_p2[29:13]}};
        trunc_ln1503_6_reg_4875 <= {{x20_0_tmp_V_fu_4242_p2[34:19]}};
        trunc_ln1503_8_reg_4880 <= {{x20_1_tmp_V_fu_4249_p2[34:19]}};
        trunc_ln1503_9_reg_4885 <= {{x20_2_tmp_V_fu_4256_p2[34:19]}};
        x11_1_V_reg_4900 <= {{ret_V_41_fu_4277_p2[30:13]}};
        x11_2_V_reg_4905 <= {{ret_V_42_fu_4284_p2[30:13]}};
        x11_3_V_reg_4910 <= {{ret_V_43_fu_4291_p2[30:13]}};
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        LUT_drinv_V_ce0 = 1'b1;
    end else begin
        LUT_drinv_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln587_reg_4428_pp0_iter20_reg == 1'd1) & (ap_enable_reg_pp0_iter21 == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to20 = 1'b1;
    end else begin
        ap_idle_pp0_0to20 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_932_p6 == 1'd0)) begin
        ap_phi_mux_bx_V8_phi_phi_fu_977_p4 = ap_phi_mux_bx_V8_rewind_phi_fu_948_p6;
    end else if ((ap_phi_mux_do_init_phi_fu_932_p6 == 1'd1)) begin
        ap_phi_mux_bx_V8_phi_phi_fu_977_p4 = bx_V;
    end else begin
        ap_phi_mux_bx_V8_phi_phi_fu_977_p4 = ap_phi_reg_pp0_iter0_bx_V8_phi_reg_972;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln587_reg_4428 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_bx_V8_rewind_phi_fu_948_p6 = bx_V8_phi_reg_972;
    end else begin
        ap_phi_mux_bx_V8_rewind_phi_fu_948_p6 = bx_V8_rewind_reg_944;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_850)) begin
        if ((icmp_ln587_reg_4428 == 1'd1)) begin
            ap_phi_mux_do_init_phi_fu_932_p6 = 1'd1;
        end else if ((icmp_ln587_reg_4428 == 1'd0)) begin
            ap_phi_mux_do_init_phi_fu_932_p6 = 1'd0;
        end else begin
            ap_phi_mux_do_init_phi_fu_932_p6 = do_init_reg_928;
        end
    end else begin
        ap_phi_mux_do_init_phi_fu_932_p6 = do_init_reg_928;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_850)) begin
        if ((icmp_ln587_reg_4428 == 1'd1)) begin
            ap_phi_mux_iSP_V7_phi_fu_962_p6 = 7'd0;
        end else if ((icmp_ln587_reg_4428 == 1'd0)) begin
            ap_phi_mux_iSP_V7_phi_fu_962_p6 = iSP_V_reg_4423;
        end else begin
            ap_phi_mux_iSP_V7_phi_fu_962_p6 = iSP_V7_reg_958;
        end
    end else begin
        ap_phi_mux_iSP_V7_phi_fu_962_p6 = iSP_V7_reg_958;
    end
end

always @ (*) begin
    if ((or_ln598_reg_4495_pp0_iter20_reg == 1'd0)) begin
        if ((success_reg_4863_pp0_iter20_reg == 1'd0)) begin
            ap_phi_mux_npar_1_phi_fu_1073_p4 = t_V_36_reg_986;
        end else if ((success_reg_4863_pp0_iter20_reg == 1'd1)) begin
            ap_phi_mux_npar_1_phi_fu_1073_p4 = npar_V_fu_3658_p2;
        end else begin
            ap_phi_mux_npar_1_phi_fu_1073_p4 = ap_phi_reg_pp0_iter21_npar_1_reg_1070;
        end
    end else begin
        ap_phi_mux_npar_1_phi_fu_1073_p4 = ap_phi_reg_pp0_iter21_npar_1_reg_1070;
    end
end

always @ (*) begin
    if ((or_ln598_reg_4495_pp0_iter20_reg == 1'd0)) begin
        if ((1'd0 == and_ln372_3_fu_3849_p2)) begin
            ap_phi_mux_nproj_barrel_2s_V_1_1_phi_fu_1108_p4 = t_V_53_reg_1028;
        end else if ((1'd1 == and_ln372_3_fu_3849_p2)) begin
            ap_phi_mux_nproj_barrel_2s_V_1_1_phi_fu_1108_p4 = nproj_barrel_2s_1_V_fu_3855_p2;
        end else begin
            ap_phi_mux_nproj_barrel_2s_V_1_1_phi_fu_1108_p4 = ap_phi_reg_pp0_iter21_nproj_barrel_2s_V_1_1_reg_1105;
        end
    end else begin
        ap_phi_mux_nproj_barrel_2s_V_1_1_phi_fu_1108_p4 = ap_phi_reg_pp0_iter21_nproj_barrel_2s_V_1_1_reg_1105;
    end
end

always @ (*) begin
    if ((or_ln598_reg_4495_pp0_iter20_reg == 1'd0)) begin
        if ((1'd0 == and_ln372_5_fu_3910_p2)) begin
            ap_phi_mux_nproj_barrel_2s_V_5_1_phi_fu_1118_p4 = t_V_62_reg_1042;
        end else if ((1'd1 == and_ln372_5_fu_3910_p2)) begin
            ap_phi_mux_nproj_barrel_2s_V_5_1_phi_fu_1118_p4 = nproj_barrel_2s_5_V_fu_3915_p2;
        end else begin
            ap_phi_mux_nproj_barrel_2s_V_5_1_phi_fu_1118_p4 = ap_phi_reg_pp0_iter21_nproj_barrel_2s_V_5_1_reg_1115;
        end
    end else begin
        ap_phi_mux_nproj_barrel_2s_V_5_1_phi_fu_1118_p4 = ap_phi_reg_pp0_iter21_nproj_barrel_2s_V_5_1_reg_1115;
    end
end

always @ (*) begin
    if ((or_ln598_reg_4495_pp0_iter20_reg == 1'd0)) begin
        if ((1'd0 == and_ln372_7_fu_3970_p2)) begin
            ap_phi_mux_nproj_barrel_2s_V_9_1_phi_fu_1128_p4 = t_V_71_reg_1056;
        end else if ((1'd1 == and_ln372_7_fu_3970_p2)) begin
            ap_phi_mux_nproj_barrel_2s_V_9_1_phi_fu_1128_p4 = nproj_barrel_2s_9_V_fu_3975_p2;
        end else begin
            ap_phi_mux_nproj_barrel_2s_V_9_1_phi_fu_1128_p4 = ap_phi_reg_pp0_iter21_nproj_barrel_2s_V_9_1_reg_1125;
        end
    end else begin
        ap_phi_mux_nproj_barrel_2s_V_9_1_phi_fu_1128_p4 = ap_phi_reg_pp0_iter21_nproj_barrel_2s_V_9_1_reg_1125;
    end
end

always @ (*) begin
    if (((or_ln598_reg_4495_pp0_iter20_reg == 1'd0) & (1'd1 == and_ln372_1_fu_3798_p2) & (success_reg_4863_pp0_iter20_reg == 1'd1))) begin
        ap_phi_mux_nproj_barrel_ps_V_13_2_phi_fu_1083_p6 = nproj_barrel_ps_13_V_fu_3804_p2;
    end else if ((((success_reg_4863_pp0_iter20_reg == 1'd0) & (or_ln598_reg_4495_pp0_iter20_reg == 1'd0)) | ((1'd0 == and_ln372_1_fu_3798_p2) & (or_ln598_reg_4495_pp0_iter20_reg == 1'd0) & (success_reg_4863_pp0_iter20_reg == 1'd1)))) begin
        ap_phi_mux_nproj_barrel_ps_V_13_2_phi_fu_1083_p6 = t_V_44_reg_1014;
    end else begin
        ap_phi_mux_nproj_barrel_ps_V_13_2_phi_fu_1083_p6 = ap_phi_reg_pp0_iter21_nproj_barrel_ps_V_13_2_reg_1080;
    end
end

always @ (*) begin
    if ((((1'd0 == and_ln372_1_fu_3798_p2) & (or_ln598_reg_4495_pp0_iter20_reg == 1'd0) & (success_reg_4863_pp0_iter20_reg == 1'd1)) | ((or_ln598_reg_4495_pp0_iter20_reg == 1'd0) & (1'd1 == and_ln372_1_fu_3798_p2) & (success_reg_4863_pp0_iter20_reg == 1'd1)))) begin
        ap_phi_mux_success_assign_phi_fu_1096_p6 = and_ln299_1_reg_4975;
    end else if (((success_reg_4863_pp0_iter20_reg == 1'd0) & (or_ln598_reg_4495_pp0_iter20_reg == 1'd0))) begin
        ap_phi_mux_success_assign_phi_fu_1096_p6 = 1'd0;
    end else begin
        ap_phi_mux_success_assign_phi_fu_1096_p6 = ap_phi_reg_pp0_iter21_success_assign_reg_1093;
    end
end

always @ (*) begin
    if ((or_ln598_reg_4495_pp0_iter20_reg == 1'd0)) begin
        ap_phi_mux_t_V_3_phi_fu_1203_p4 = ap_phi_mux_npar_1_phi_fu_1073_p4;
    end else if ((or_ln598_reg_4495_pp0_iter20_reg == 1'd1)) begin
        ap_phi_mux_t_V_3_phi_fu_1203_p4 = t_V_36_reg_986;
    end else begin
        ap_phi_mux_t_V_3_phi_fu_1203_p4 = ap_phi_reg_pp0_iter21_t_V_3_reg_1199;
    end
end

always @ (*) begin
    if ((or_ln598_reg_4495_pp0_iter20_reg == 1'd0)) begin
        ap_phi_mux_t_V_4_phi_fu_1178_p4 = ap_phi_mux_nproj_barrel_ps_V_13_2_phi_fu_1083_p6;
    end else if ((or_ln598_reg_4495_pp0_iter20_reg == 1'd1)) begin
        ap_phi_mux_t_V_4_phi_fu_1178_p4 = t_V_44_reg_1014;
    end else begin
        ap_phi_mux_t_V_4_phi_fu_1178_p4 = ap_phi_reg_pp0_iter21_t_V_4_reg_1174;
    end
end

always @ (*) begin
    if ((or_ln598_reg_4495_pp0_iter20_reg == 1'd0)) begin
        ap_phi_mux_t_V_5_phi_fu_1165_p4 = ap_phi_mux_nproj_barrel_2s_V_1_1_phi_fu_1108_p4;
    end else if ((or_ln598_reg_4495_pp0_iter20_reg == 1'd1)) begin
        ap_phi_mux_t_V_5_phi_fu_1165_p4 = t_V_53_reg_1028;
    end else begin
        ap_phi_mux_t_V_5_phi_fu_1165_p4 = ap_phi_reg_pp0_iter21_t_V_5_reg_1161;
    end
end

always @ (*) begin
    if ((or_ln598_reg_4495_pp0_iter20_reg == 1'd0)) begin
        ap_phi_mux_t_V_6_phi_fu_1152_p4 = ap_phi_mux_nproj_barrel_2s_V_5_1_phi_fu_1118_p4;
    end else if ((or_ln598_reg_4495_pp0_iter20_reg == 1'd1)) begin
        ap_phi_mux_t_V_6_phi_fu_1152_p4 = t_V_62_reg_1042;
    end else begin
        ap_phi_mux_t_V_6_phi_fu_1152_p4 = ap_phi_reg_pp0_iter21_t_V_6_reg_1148;
    end
end

always @ (*) begin
    if ((or_ln598_reg_4495_pp0_iter20_reg == 1'd0)) begin
        ap_phi_mux_t_V_7_phi_fu_1139_p4 = ap_phi_mux_nproj_barrel_2s_V_9_1_phi_fu_1128_p4;
    end else if ((or_ln598_reg_4495_pp0_iter20_reg == 1'd1)) begin
        ap_phi_mux_t_V_7_phi_fu_1139_p4 = t_V_71_reg_1056;
    end else begin
        ap_phi_mux_t_V_7_phi_fu_1139_p4 = ap_phi_reg_pp0_iter21_t_V_7_reg_1135;
    end
end

always @ (*) begin
    if ((or_ln598_reg_4495_pp0_iter20_reg == 1'd0)) begin
        ap_phi_mux_t_V_9_phi_fu_1191_p4 = select_ln534_fu_4000_p3;
    end else if ((or_ln598_reg_4495_pp0_iter20_reg == 1'd1)) begin
        ap_phi_mux_t_V_9_phi_fu_1191_p4 = t_V_95_reg_1000;
    end else begin
        ap_phi_mux_t_V_9_phi_fu_1191_p4 = ap_phi_reg_pp0_iter21_t_V_9_reg_1187;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln587_fu_1346_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to20 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((bx_o_V_1_vld_reg == 1'b0) | ((1'b1 == 1'b1) & (bx_o_V_1_vld_reg == 1'b1)))) begin
        bx_o_V_1_ack_in = 1'b1;
    end else begin
        bx_o_V_1_ack_in = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln587_reg_4428_pp0_iter19_reg == 1'd1) & (ap_enable_reg_pp0_iter20 == 1'b1))) begin
        bx_o_V_1_vld_in = 1'b1;
    end else begin
        bx_o_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1)))) begin
        innerStubs_0_dataarray_data_V_ce0 = 1'b1;
    end else begin
        innerStubs_0_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1)))) begin
        outerStubs_0_dataarray_data_V_ce0 = 1'b1;
    end else begin
        outerStubs_0_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter21 == 1'b1))) begin
        projout_barrel_2s_1_dataarray_data_V_ce0 = 1'b1;
    end else begin
        projout_barrel_2s_1_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (or_ln598_reg_4495_pp0_iter20_reg == 1'd0) & (1'd1 == and_ln372_3_fu_3849_p2) & (ap_enable_reg_pp0_iter21 == 1'b1))) begin
        projout_barrel_2s_1_dataarray_data_V_we0 = 1'b1;
    end else begin
        projout_barrel_2s_1_dataarray_data_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter21 == 1'b1))) begin
        projout_barrel_2s_5_dataarray_data_V_ce0 = 1'b1;
    end else begin
        projout_barrel_2s_5_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (or_ln598_reg_4495_pp0_iter20_reg == 1'd0) & (1'd1 == and_ln372_5_fu_3910_p2) & (ap_enable_reg_pp0_iter21 == 1'b1))) begin
        projout_barrel_2s_5_dataarray_data_V_we0 = 1'b1;
    end else begin
        projout_barrel_2s_5_dataarray_data_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter21 == 1'b1))) begin
        projout_barrel_2s_9_dataarray_data_V_ce0 = 1'b1;
    end else begin
        projout_barrel_2s_9_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (or_ln598_reg_4495_pp0_iter20_reg == 1'd0) & (1'd1 == and_ln372_7_fu_3970_p2) & (ap_enable_reg_pp0_iter21 == 1'b1))) begin
        projout_barrel_2s_9_dataarray_data_V_we0 = 1'b1;
    end else begin
        projout_barrel_2s_9_dataarray_data_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter21 == 1'b1))) begin
        projout_barrel_ps_13_dataarray_data_V_ce0 = 1'b1;
    end else begin
        projout_barrel_ps_13_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (or_ln598_reg_4495_pp0_iter20_reg == 1'd0) & (1'd1 == and_ln372_1_fu_3798_p2) & (success_reg_4863_pp0_iter20_reg == 1'd1) & (ap_enable_reg_pp0_iter21 == 1'b1))) begin
        projout_barrel_ps_13_dataarray_data_V_we0 = 1'b1;
    end else begin
        projout_barrel_ps_13_dataarray_data_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)))) begin
        stubPairs_0_dataarray_data_V_ce0 = 1'b1;
    end else begin
        stubPairs_0_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)))) begin
        stubPairs_1_dataarray_data_V_ce0 = 1'b1;
    end else begin
        stubPairs_1_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)))) begin
        stubPairs_2_dataarray_data_V_ce0 = 1'b1;
    end else begin
        stubPairs_2_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)))) begin
        stubPairs_3_dataarray_data_V_ce0 = 1'b1;
    end else begin
        stubPairs_3_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)))) begin
        stubPairs_4_dataarray_data_V_ce0 = 1'b1;
    end else begin
        stubPairs_4_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)))) begin
        stubPairs_5_dataarray_data_V_ce0 = 1'b1;
    end else begin
        stubPairs_5_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)))) begin
        stubPairs_6_dataarray_data_V_ce0 = 1'b1;
    end else begin
        stubPairs_6_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)))) begin
        stubPairs_7_dataarray_data_V_ce0 = 1'b1;
    end else begin
        stubPairs_7_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)))) begin
        stubPairs_8_dataarray_data_V_ce0 = 1'b1;
    end else begin
        stubPairs_8_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter21 == 1'b1))) begin
        trackletParameters_dataarray_data_V_ce0 = 1'b1;
    end else begin
        trackletParameters_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (or_ln598_reg_4495_pp0_iter20_reg == 1'd0) & (success_reg_4863_pp0_iter20_reg == 1'd1) & (ap_enable_reg_pp0_iter21 == 1'b1))) begin
        trackletParameters_dataarray_data_V_we0 = 1'b1;
    end else begin
        trackletParameters_dataarray_data_V_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((ap_reset_idle_pp0 == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_reset_idle_pp0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign LUT_drinv_V_address0 = zext_ln544_fu_1897_p1;

assign a2_V_fu_2110_p1 = tmp_s_fu_2100_p4;

assign a2_tmp_V_fu_2094_p2 = ($signed(21'd1048576) - $signed(sext_ln68_10_fu_2091_p1));

assign a2a_tmp_V_fu_4055_p1 = sext_ln68_4_fu_2043_p1;

assign a2b_tmp_V_fu_4069_p0 = 35'd69225;

assign a2n_V_fu_2114_p2 = (18'd0 - a2_V_fu_2110_p1);

assign abs724_i_fu_2482_p3 = ((abscond723_i_fu_2477_p2[0:0] === 1'b1) ? sext_ln326_cast_fu_2468_p1 : neg722_i_fu_2471_p2);

assign abscond723_i_fu_2477_p2 = (($signed(rinv_final_V_reg_4721) > $signed(15'd0)) ? 1'b1 : 1'b0);

assign abscond726_i_fu_2584_p2 = (($signed(z0_final_V_fu_2516_p4) > $signed(11'd0)) ? 1'b1 : 1'b0);

assign add_ln1353_1_fu_3618_p2 = ($signed(14'd1) + $signed(trunc_ln4_reg_4738_pp0_iter20_reg));

assign add_ln1353_2_fu_3111_p2 = (13'd1 + trunc_ln5_fu_3095_p4);

assign add_ln1353_3_fu_3170_p2 = (13'd1 + trunc_ln1353_1_fu_3154_p4);

assign add_ln1353_4_fu_3229_p2 = (13'd1 + trunc_ln1353_2_fu_3213_p4);

assign add_ln353_1_fu_3823_p2 = ($signed(v2_V_23_reg_4981) + $signed(8'd129));

assign add_ln353_2_fu_3874_p2 = ($signed(v2_V_24_reg_4992) + $signed(8'd129));

assign add_ln353_3_fu_3934_p2 = ($signed(v2_V_25_reg_5003) + $signed(8'd129));

assign add_ln353_fu_3493_p2 = ($signed(v2_V_20_fu_3453_p4) + $signed(12'd2049));

assign add_ln700_1_fu_1468_p2 = (3'd1 + zext_ln891_3_fu_1465_p1);

assign add_ln700_2_fu_1501_p2 = (3'd1 + select_ln891_5_fu_1474_p3);

assign add_ln700_3_fu_1557_p2 = (3'd1 + select_ln891_7_reg_4449);

assign add_ln700_4_fu_1581_p2 = (3'd1 + select_ln891_9_fu_1562_p3);

assign add_ln700_5_fu_1652_p2 = (4'd1 + zext_ln891_8_fu_1649_p1);

assign add_ln700_6_fu_1665_p2 = (4'd1 + select_ln891_13_fu_1658_p3);

assign add_ln700_fu_1408_p2 = (2'd1 + select_ln891_1_fu_1372_p3);

assign and_ln1503_1_fu_3519_p3 = {{tmp_29_fu_3509_p4}, {15'd0}};

assign and_ln1503_2_fu_3543_p3 = {{tmp_31_fu_3533_p4}, {15'd0}};

assign and_ln1503_3_fu_3579_p3 = {{tmp_33_fu_3569_p4}, {15'd0}};

assign and_ln299_1_fu_3341_p2 = (and_ln299_fu_3329_p2 & and_ln299_2_fu_3335_p2);

assign and_ln299_2_fu_3335_p2 = (icmp_ln299_1_fu_3323_p2 & icmp_ln293_1_fu_3295_p2);

assign and_ln299_fu_3329_p2 = (icmp_ln297_1_fu_3317_p2 & icmp_ln295_1_fu_3311_p2);

assign and_ln333_1_fu_2643_p2 = (icmp_ln895_fu_2628_p2 & icmp_ln887_fu_2633_p2);

assign and_ln333_fu_2638_p2 = (icmp_ln328_fu_2622_p2 & icmp_ln326_reg_4832);

assign and_ln372_10_fu_3563_p2 = (icmp_ln293_2_fu_3357_p2 & and_ln372_9_fu_3557_p2);

assign and_ln372_11_fu_3895_p2 = (success_reg_4863_pp0_iter20_reg & icmp_ln299_2_reg_4987);

assign and_ln372_12_fu_3899_p2 = (icmp_ln879_2_reg_5045 & icmp_ln355_2_fu_3889_p2);

assign and_ln372_13_fu_3904_p2 = (and_ln372_12_fu_3899_p2 & and_ln372_11_fu_3895_p2);

assign and_ln372_14_fu_3593_p2 = (icmp_ln297_3_fu_3423_p2 & icmp_ln295_3_fu_3417_p2);

assign and_ln372_15_fu_3599_p2 = (icmp_ln293_3_fu_3401_p2 & and_ln372_14_fu_3593_p2);

assign and_ln372_16_fu_3955_p2 = (success_reg_4863_pp0_iter20_reg & icmp_ln299_3_reg_4998);

assign and_ln372_17_fu_3959_p2 = (icmp_ln879_3_reg_5055 & icmp_ln355_3_fu_3949_p2);

assign and_ln372_18_fu_3964_p2 = (and_ln372_17_fu_3959_p2 & and_ln372_16_fu_3955_p2);

assign and_ln372_1_fu_3798_p2 = (and_ln372_6_fu_3793_p2 & and_ln372_2_fu_3782_p2);

assign and_ln372_2_fu_3782_p2 = (icmp_ln293_reg_4955 & and_ln372_fu_3778_p2);

assign and_ln372_3_fu_3849_p2 = (icmp_ln355_1_fu_3838_p2 & and_ln372_8_fu_3844_p2);

assign and_ln372_4_fu_3787_p2 = (icmp_ln879_fu_3772_p2 & icmp_ln355_fu_3750_p2);

assign and_ln372_5_fu_3910_p2 = (and_ln372_13_fu_3904_p2 & and_ln372_10_reg_5050);

assign and_ln372_6_fu_3793_p2 = (icmp_ln299_reg_4970 & and_ln372_4_fu_3787_p2);

assign and_ln372_7_fu_3970_p2 = (and_ln372_18_fu_3964_p2 & and_ln372_15_reg_5060);

assign and_ln372_8_fu_3844_p2 = (icmp_ln879_1_reg_5040 & ap_phi_mux_success_assign_phi_fu_1096_p6);

assign and_ln372_9_fu_3557_p2 = (icmp_ln297_2_fu_3379_p2 & icmp_ln295_2_fu_3373_p2);

assign and_ln372_fu_3778_p2 = (icmp_ln297_reg_4965 & icmp_ln295_reg_4960);

assign and_ln_fu_3764_p3 = {{tmp_27_fu_3755_p4}, {12'd0}};

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((bx_o_V_1_ack_in == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((bx_o_V_1_ack_in == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((bx_o_V_1_ack_in == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b1));
end

assign ap_block_state10_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter18 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter20 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state23_pp0_stage0_iter21 = (bx_o_V_1_ack_in == 1'b0);
end

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_65 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_850 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_phi_reg_pp0_iter0_bx_V8_phi_reg_972 = 'bx;

assign ap_phi_reg_pp0_iter21_npar_1_reg_1070 = 'bx;

assign ap_phi_reg_pp0_iter21_nproj_barrel_2s_V_1_1_reg_1105 = 'bx;

assign ap_phi_reg_pp0_iter21_nproj_barrel_2s_V_5_1_reg_1115 = 'bx;

assign ap_phi_reg_pp0_iter21_nproj_barrel_2s_V_9_1_reg_1125 = 'bx;

assign ap_phi_reg_pp0_iter21_nproj_barrel_ps_V_13_2_reg_1080 = 'bx;

assign ap_phi_reg_pp0_iter21_success_assign_reg_1093 = 'bx;

assign ap_phi_reg_pp0_iter21_t_V_3_reg_1199 = 'bx;

assign ap_phi_reg_pp0_iter21_t_V_4_reg_1174 = 'bx;

assign ap_phi_reg_pp0_iter21_t_V_5_reg_1161 = 'bx;

assign ap_phi_reg_pp0_iter21_t_V_6_reg_1148 = 'bx;

assign ap_phi_reg_pp0_iter21_t_V_7_reg_1135 = 'bx;

assign ap_phi_reg_pp0_iter21_t_V_9_reg_1187 = 'bx;

assign bx_o_V = bx_o_V_1_data_reg;

assign bx_o_V_ap_vld = bx_o_V_1_vld_reg;

assign delta0_tmp_V_fu_4010_p0 = delta0_tmp_V_fu_4010_p00;

assign delta0_tmp_V_fu_4010_p00 = drinv_V_reg_4608;

assign der_phiL_V_fu_2453_p2 = (16'd0 - trunc_ln6_reg_4773);

assign der_zL_final_V_fu_3633_p4 = {{ret_V_fu_3612_p2[13:4]}};

assign dphi_V_fu_1877_p2 = (shl_ln_fu_1823_p3 - trunc_ln3_fu_1869_p3);

assign dz_V_fu_1940_p2 = (trunc_ln_reg_4584 - trunc_ln1354_1_reg_4589);

assign empty_fu_2614_p3 = ((abscond726_i_fu_2584_p2[0:0] === 1'b1) ? sext_ln328_fu_2600_p1 : tmp_37_fu_2604_p4);

assign grp_fu_4018_p0 = grp_fu_4018_p00;

assign grp_fu_4018_p00 = r2abs_V_reg_4602;

assign grp_fu_4018_p1 = grp_fu_4018_p10;

assign grp_fu_4018_p10 = r1abs_V_reg_4595;

assign grp_fu_4018_p2 = 23'd2730;

assign grp_fu_4206_p0 = 17'd130603;

assign grp_fu_4206_p2 = grp_fu_4206_p20;

assign grp_fu_4206_p20 = phi0_V_fu_2373_p4;

assign iSP_V_fu_1340_p2 = (7'd1 + ap_phi_mux_iSP_V7_phi_fu_962_p6);

assign icmp_ln293_1_fu_3295_p2 = (($signed(zL_1_final_V_fu_3117_p4) > $signed(15'd30719)) ? 1'b1 : 1'b0);

assign icmp_ln293_2_fu_3357_p2 = (($signed(zL_2_final_V_fu_3176_p4) > $signed(15'd30719)) ? 1'b1 : 1'b0);

assign icmp_ln293_3_fu_3401_p2 = (($signed(zL_3_final_V_fu_3235_p4) > $signed(15'd30719)) ? 1'b1 : 1'b0);

assign icmp_ln293_fu_3245_p2 = (($signed(zL_0_final_V_fu_3058_p4) > $signed(15'd30719)) ? 1'b1 : 1'b0);

assign icmp_ln295_1_fu_3311_p2 = (($signed(tmp_21_fu_3301_p4) < $signed(4'd1)) ? 1'b1 : 1'b0);

assign icmp_ln295_2_fu_3373_p2 = (($signed(tmp_22_fu_3363_p4) < $signed(4'd1)) ? 1'b1 : 1'b0);

assign icmp_ln295_3_fu_3417_p2 = (($signed(tmp_35_fu_3407_p4) < $signed(4'd1)) ? 1'b1 : 1'b0);

assign icmp_ln295_fu_3261_p2 = (($signed(tmp_20_fu_3251_p4) < $signed(4'd1)) ? 1'b1 : 1'b0);

assign icmp_ln297_1_fu_3317_p2 = ((r_V_7_fu_2956_p3 < 19'd131071) ? 1'b1 : 1'b0);

assign icmp_ln297_2_fu_3379_p2 = ((r_V_8_fu_2983_p3 < 19'd131071) ? 1'b1 : 1'b0);

assign icmp_ln297_3_fu_3423_p2 = ((r_V_9_fu_3010_p3 < 19'd131071) ? 1'b1 : 1'b0);

assign icmp_ln297_fu_3267_p2 = ((r_V_6_fu_2929_p3 < 19'd131071) ? 1'b1 : 1'b0);

assign icmp_ln299_1_fu_3323_p2 = ((r_V_7_fu_2956_p3 != 19'd0) ? 1'b1 : 1'b0);

assign icmp_ln299_2_fu_3385_p2 = ((r_V_8_fu_2983_p3 != 19'd0) ? 1'b1 : 1'b0);

assign icmp_ln299_3_fu_3429_p2 = ((r_V_9_fu_3010_p3 != 19'd0) ? 1'b1 : 1'b0);

assign icmp_ln299_fu_3273_p2 = ((r_V_6_fu_2929_p3 != 19'd0) ? 1'b1 : 1'b0);

assign icmp_ln326_fu_2490_p2 = (($signed(abs724_i_fu_2482_p3) < $signed(16'd5721)) ? 1'b1 : 1'b0);

assign icmp_ln328_fu_2622_p2 = (($signed(empty_fu_2614_p3) < $signed(4'd1)) ? 1'b1 : 1'b0);

assign icmp_ln355_1_fu_3838_p2 = ((tmp_39_fu_3828_p4 != 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln355_2_fu_3889_p2 = ((tmp_40_fu_3879_p4 != 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln355_3_fu_3949_p2 = ((tmp_41_fu_3939_p4 != 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln355_fu_3750_p2 = ((tmp_38_reg_5035 != 11'd0) ? 1'b1 : 1'b0);

assign icmp_ln587_fu_1346_p2 = ((ap_phi_mux_iSP_V7_phi_fu_962_p6 == 7'd107) ? 1'b1 : 1'b0);

assign icmp_ln879_1_fu_3527_p2 = ((and_ln1503_1_fu_3519_p3 == 17'd32768) ? 1'b1 : 1'b0);

assign icmp_ln879_2_fu_3551_p2 = ((and_ln1503_2_fu_3543_p3 == 17'd32768) ? 1'b1 : 1'b0);

assign icmp_ln879_3_fu_3587_p2 = ((and_ln1503_3_fu_3579_p3 == 17'd32768) ? 1'b1 : 1'b0);

assign icmp_ln879_fu_3772_p2 = ((and_ln_fu_3764_p3 == 14'd4096) ? 1'b1 : 1'b0);

assign icmp_ln887_fu_2633_p2 = (($signed(phicrit_V_reg_4837) < $signed(20'd55345)) ? 1'b1 : 1'b0);

assign icmp_ln891_10_fu_3289_p2 = ((r_V_6_fu_2929_p3 > 19'd131063) ? 1'b1 : 1'b0);

assign icmp_ln891_1_fu_1268_p2 = ((select_ln891_fu_1244_p3 < zext_ln891_1_fu_1264_p1) ? 1'b1 : 1'b0);

assign icmp_ln891_2_fu_1393_p2 = ((select_ln891_2_fu_1380_p3 < zext_ln891_2_fu_1390_p1) ? 1'b1 : 1'b0);

assign icmp_ln891_3_fu_1439_p2 = ((select_ln891_4_fu_1428_p3 < zext_ln891_4_fu_1436_p1) ? 1'b1 : 1'b0);

assign icmp_ln891_4_fu_1487_p2 = ((select_ln891_6_reg_4443 < zext_ln891_5_fu_1484_p1) ? 1'b1 : 1'b0);

assign icmp_ln891_5_fu_1531_p2 = ((select_ln891_8_fu_1520_p3 < zext_ln891_6_fu_1528_p1) ? 1'b1 : 1'b0);

assign icmp_ln891_6_fu_1571_p2 = ((select_ln891_10_reg_4461 < zext_ln891_7_fu_1568_p1) ? 1'b1 : 1'b0);

assign icmp_ln891_7_fu_1610_p2 = ((select_ln891_12_fu_1600_p3 < zext_ln891_9_fu_1607_p1) ? 1'b1 : 1'b0);

assign icmp_ln891_8_fu_1639_p2 = ((select_ln891_14_fu_1628_p3 < zext_ln891_10_fu_1636_p1) ? 1'b1 : 1'b0);

assign icmp_ln891_9_fu_1700_p2 = ((select_ln891_15_fu_1675_p3 > 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln891_fu_1228_p2 = ((ap_phi_mux_iSP_V7_phi_fu_962_p6 < select_ln209_fu_1220_p3) ? 1'b1 : 1'b0);

assign icmp_ln895_fu_2628_p2 = (($signed(phicrit_V_reg_4837) > $signed(20'd10190)) ? 1'b1 : 1'b0);

assign innerStubs_0_dataarray_data_V_address0 = zext_ln57_1_fu_1777_p1;

assign lhs_V_10_fu_2441_p1 = x8_3_V_reg_4767;

assign lhs_V_1_fu_2360_p1 = r_V_15_fu_2353_p3;

assign lhs_V_2_fu_2164_p1 = x2_V_reg_4637_pp0_iter13_reg;

assign lhs_V_7_fu_2405_p1 = x8_0_V_reg_4749;

assign lhs_V_8_fu_2417_p1 = x8_1_V_reg_4755;

assign lhs_V_9_fu_2429_p1 = x8_2_V_reg_4761;

assign lhs_V_fu_1883_p1 = r_V_16_fu_1851_p3;

assign lshr_ln_fu_3279_p4 = {{sub_ln1503_fu_2913_p2[16:3]}};

assign neg722_i_fu_2471_p2 = ($signed(16'd0) - $signed(sext_ln326_cast_fu_2468_p1));

assign neg725_i_fu_2578_p2 = ($signed(12'd0) - $signed(sext_ln328_cast_fu_2574_p1));

assign npar_V_fu_3658_p2 = (t_V_36_reg_986 + 7'd1);

assign nproj_barrel_2s_1_V_fu_3855_p2 = (t_V_53_reg_1028 + 7'd1);

assign nproj_barrel_2s_5_V_fu_3915_p2 = (t_V_62_reg_1042 + 7'd1);

assign nproj_barrel_2s_9_V_fu_3975_p2 = (t_V_71_reg_1056 + 7'd1);

assign nproj_barrel_ps_13_V_fu_3804_p2 = (t_V_44_reg_1014 + 7'd1);

assign or_ln598_fu_1706_p2 = (xor_ln891_1_fu_1694_p2 | icmp_ln891_9_fu_1700_p2);

assign or_ln891_1_fu_1414_p2 = (or_ln891_fu_1368_p2 | icmp_ln891_2_fu_1393_p2);

assign or_ln891_2_fu_1451_p2 = (or_ln891_1_fu_1414_p2 | icmp_ln891_3_fu_1439_p2);

assign or_ln891_3_fu_1507_p2 = (or_ln891_2_reg_4437 | icmp_ln891_4_fu_1487_p2);

assign or_ln891_4_fu_1543_p2 = (or_ln891_3_fu_1507_p2 | icmp_ln891_5_fu_1531_p2);

assign or_ln891_5_fu_1587_p2 = (or_ln891_4_reg_4455 | icmp_ln891_6_fu_1571_p2);

assign or_ln891_6_fu_1622_p2 = (or_ln891_5_fu_1587_p2 | icmp_ln891_7_fu_1610_p2);

assign or_ln891_7_fu_1671_p2 = (or_ln891_6_reg_4473 | icmp_ln891_8_reg_4479);

assign or_ln891_fu_1368_p2 = (icmp_ln891_reg_4363 | icmp_ln891_1_reg_4375);

assign outerStubs_0_dataarray_data_V_address0 = zext_ln57_2_fu_1790_p1;

assign phi0_V_fu_2373_p4 = {{ret_V_30_fu_2367_p2[18:1]}};

assign projout_barrel_2s_1_dataarray_data_V_address0 = zext_ln321_2_fu_3869_p1;

assign projout_barrel_2s_1_dataarray_data_V_d0 = {{{{{{{{{{{{7'd5}, {t_V_95_reg_1000}}}, {tmp_24_reg_5020}}}, {1'd0}}}, {v2_V_23_reg_4981}}}, {v2_V_19_reg_4824_pp0_iter20_reg}}}, {v2_V_22_fu_3692_p4}};

assign projout_barrel_2s_5_dataarray_data_V_address0 = zext_ln321_3_fu_3929_p1;

assign projout_barrel_2s_5_dataarray_data_V_d0 = {{{{{{{{{{{{7'd5}, {t_V_95_reg_1000}}}, {tmp_25_reg_5025}}}, {1'd0}}}, {v2_V_24_reg_4992}}}, {v2_V_19_reg_4824_pp0_iter20_reg}}}, {v2_V_22_fu_3692_p4}};

assign projout_barrel_2s_9_dataarray_data_V_address0 = zext_ln321_4_fu_3989_p1;

assign projout_barrel_2s_9_dataarray_data_V_d0 = {{{{{{{{{{{{7'd5}, {t_V_95_reg_1000}}}, {tmp_26_reg_5030}}}, {1'd0}}}, {v2_V_25_reg_5003}}}, {v2_V_19_reg_4824_pp0_iter20_reg}}}, {v2_V_22_fu_3692_p4}};

assign projout_barrel_ps_13_dataarray_data_V_address0 = zext_ln321_1_fu_3818_p1;

assign projout_barrel_ps_13_dataarray_data_V_d0 = {{{{{{{{{{7'd5}, {t_V_95_reg_1000}}}, {v2_V_21_reg_5009}}}, {v2_V_20_reg_5015}}}, {v2_V_19_reg_4824_pp0_iter20_reg}}}, {der_zL_final_V_fu_3633_p4}};

assign r1abs_V_fu_1925_p2 = ($signed(10'd851) + $signed(sext_ln68_fu_1922_p1));

assign r2abs_V_fu_1934_p2 = ($signed(11'd1269) + $signed(sext_ln68_1_fu_1931_p1));

assign r_V_10_fu_3018_p3 = {{tmp_16_reg_4935}, {1'd0}};

assign r_V_11_fu_3068_p3 = {{tmp_17_reg_4940}, {1'd0}};

assign r_V_12_fu_3127_p3 = {{tmp_18_reg_4945}, {1'd0}};

assign r_V_13_fu_3186_p3 = {{tmp_19_reg_4950}, {1'd0}};

assign r_V_14_fu_1805_p3 = {{tmp_5_fu_1795_p4}, {1'd0}};

assign r_V_15_fu_2353_p3 = {{tmp_7_reg_4564_pp0_iter15_reg}, {3'd0}};

assign r_V_16_fu_1851_p3 = {{tmp_8_fu_1841_p4}, {1'd0}};

assign r_V_4_fu_2383_p3 = {{trunc_ln1354_1_reg_4589_pp0_iter15_reg}, {5'd0}};

assign r_V_5_fu_2503_p1 = $signed(trunc_ln1503_4_reg_4799);

assign r_V_6_fu_2929_p3 = {{tmp_12_fu_2919_p4}, {1'd0}};

assign r_V_7_fu_2956_p3 = {{tmp_13_fu_2946_p4}, {1'd0}};

assign r_V_8_fu_2983_p3 = {{tmp_14_fu_2973_p4}, {1'd0}};

assign r_V_9_fu_3010_p3 = {{tmp_15_fu_3000_p4}, {1'd0}};

assign r_V_fu_3605_p1 = trunc_ln4_reg_4738_pp0_iter20_reg;

assign ret_V_18_fu_3052_p2 = (17'd1 + zext_ln1353_2_fu_3048_p1);

assign ret_V_20_fu_3105_p2 = (16'd1 + trunc_ln1503_13_fu_3085_p4);

assign ret_V_22_fu_3164_p2 = (16'd1 + trunc_ln1503_14_fu_3144_p4);

assign ret_V_24_fu_3223_p2 = (16'd1 + trunc_ln1503_15_fu_3203_p4);

assign ret_V_25_fu_1891_p2 = ($signed(lhs_V_fu_1883_p1) - $signed(rhs_V_fu_1887_p1));

assign ret_V_26_fu_4034_p1 = ret_V_26_fu_4034_p10;

assign ret_V_26_fu_4034_p10 = r1abs_V_reg_4595_pp0_iter10_reg;

assign ret_V_27_fu_4041_p0 = sext_ln215_fu_2001_p1;

assign ret_V_27_fu_4041_p1 = ret_V_27_fu_4041_p10;

assign ret_V_27_fu_4041_p10 = r2abs_V_reg_4602_pp0_iter10_reg;

assign ret_V_29_fu_4048_p0 = sext_ln215_fu_2001_p1;

assign ret_V_29_fu_4048_p1 = ret_V_29_fu_4048_p10;

assign ret_V_29_fu_4048_p10 = tmp_1_reg_4626;

assign ret_V_30_fu_2367_p2 = ($signed(rhs_V_1_fu_2364_p1) + $signed(lhs_V_1_fu_2360_p1));

assign ret_V_31_fu_4027_p0 = ret_V_31_fu_4027_p00;

assign ret_V_31_fu_4027_p00 = drinv_V_reg_4608;

assign ret_V_32_fu_4090_p0 = 29'd1784;

assign ret_V_33_fu_4178_p0 = lhs_V_7_fu_2405_p1;

assign ret_V_33_fu_4178_p1 = lhs_V_7_fu_2405_p1;

assign ret_V_34_fu_4097_p0 = 30'd2347;

assign ret_V_34_fu_4097_p1 = lhs_V_2_fu_2164_p1;

assign ret_V_35_fu_4185_p0 = lhs_V_8_fu_2417_p1;

assign ret_V_35_fu_4185_p1 = lhs_V_8_fu_2417_p1;

assign ret_V_36_fu_4104_p0 = 30'd2936;

assign ret_V_36_fu_4104_p1 = lhs_V_2_fu_2164_p1;

assign ret_V_37_fu_4192_p0 = lhs_V_9_fu_2429_p1;

assign ret_V_37_fu_4192_p1 = lhs_V_9_fu_2429_p1;

assign ret_V_38_fu_4111_p0 = 30'd3697;

assign ret_V_38_fu_4111_p1 = lhs_V_2_fu_2164_p1;

assign ret_V_39_fu_4199_p0 = lhs_V_10_fu_2441_p1;

assign ret_V_39_fu_4199_p1 = lhs_V_10_fu_2441_p1;

assign ret_V_40_fu_4270_p0 = 30'd1784;

assign ret_V_41_fu_4277_p0 = 31'd2347;

assign ret_V_41_fu_4277_p1 = rhs_V_6_fu_2713_p1;

assign ret_V_42_fu_4284_p0 = 31'd2936;

assign ret_V_42_fu_4284_p1 = rhs_V_6_fu_2713_p1;

assign ret_V_43_fu_4291_p0 = 31'd3697;

assign ret_V_43_fu_4291_p1 = rhs_V_6_fu_2713_p1;

assign ret_V_8_fu_2510_p2 = (17'd1 + zext_ln1353_1_fu_2506_p1);

assign ret_V_fu_3612_p2 = (19'd1 + zext_ln1353_fu_3608_p1);

assign rhs_V_1_fu_2364_p1 = $signed(phi0a_V_reg_4727);

assign rhs_V_6_fu_2713_p1 = t_V_reg_4732_pp0_iter17_reg;

assign rhs_V_fu_1887_p1 = r_V_14_fu_1805_p3;

assign select_ln209_1_fu_1256_p3 = ((trunc_ln209_fu_1216_p1[0:0] === 1'b1) ? stubPairs_1_nentries_1_V : stubPairs_1_nentries_0_V);

assign select_ln209_2_fu_1284_p3 = ((trunc_ln209_fu_1216_p1[0:0] === 1'b1) ? stubPairs_2_nentries_1_V : stubPairs_2_nentries_0_V);

assign select_ln209_3_fu_1292_p3 = ((trunc_ln209_fu_1216_p1[0:0] === 1'b1) ? stubPairs_3_nentries_1_V : stubPairs_3_nentries_0_V);

assign select_ln209_4_fu_1300_p3 = ((trunc_ln209_fu_1216_p1[0:0] === 1'b1) ? stubPairs_4_nentries_1_V : stubPairs_4_nentries_0_V);

assign select_ln209_5_fu_1308_p3 = ((trunc_ln209_fu_1216_p1[0:0] === 1'b1) ? stubPairs_5_nentries_1_V : stubPairs_5_nentries_0_V);

assign select_ln209_6_fu_1316_p3 = ((trunc_ln209_fu_1216_p1[0:0] === 1'b1) ? stubPairs_6_nentries_1_V : stubPairs_6_nentries_0_V);

assign select_ln209_7_fu_1324_p3 = ((trunc_ln209_fu_1216_p1[0:0] === 1'b1) ? stubPairs_7_nentries_1_V : stubPairs_7_nentries_0_V);

assign select_ln209_8_fu_1332_p3 = ((trunc_ln209_fu_1216_p1[0:0] === 1'b1) ? stubPairs_8_nentries_1_V : stubPairs_8_nentries_0_V);

assign select_ln209_fu_1220_p3 = ((trunc_ln209_fu_1216_p1[0:0] === 1'b1) ? stubPairs_0_nentries_1_V : stubPairs_0_nentries_0_V);

assign select_ln534_fu_4000_p3 = ((success_reg_4863_pp0_iter20_reg[0:0] === 1'b1) ? trackletIndex_V_fu_3994_p2 : t_V_95_reg_1000);

assign select_ln700_fu_1361_p3 = ((icmp_ln891_reg_4363[0:0] === 1'b1) ? 2'd1 : 2'd2);

assign select_ln891_10_fu_1549_p3 = ((or_ln891_4_fu_1543_p2[0:0] === 1'b1) ? select_ln891_8_fu_1520_p3 : sub_ln701_5_fu_1537_p2);

assign select_ln891_11_fu_1592_p3 = ((or_ln891_5_fu_1587_p2[0:0] === 1'b1) ? select_ln891_9_fu_1562_p3 : add_ln700_4_fu_1581_p2);

assign select_ln891_12_fu_1600_p3 = ((or_ln891_5_fu_1587_p2[0:0] === 1'b1) ? select_ln891_10_reg_4461 : sub_ln701_6_fu_1576_p2);

assign select_ln891_13_fu_1658_p3 = ((or_ln891_6_reg_4473[0:0] === 1'b1) ? zext_ln891_8_fu_1649_p1 : add_ln700_5_fu_1652_p2);

assign select_ln891_14_fu_1628_p3 = ((or_ln891_6_fu_1622_p2[0:0] === 1'b1) ? select_ln891_12_fu_1600_p3 : sub_ln701_7_fu_1616_p2);

assign select_ln891_15_fu_1675_p3 = ((or_ln891_7_fu_1671_p2[0:0] === 1'b1) ? select_ln891_13_fu_1658_p3 : add_ln700_6_fu_1665_p2);

assign select_ln891_16_fu_1687_p3 = ((or_ln891_7_fu_1671_p2[0:0] === 1'b1) ? trunc_ln701_reg_4484 : sub_ln891_fu_1683_p2);

assign select_ln891_1_fu_1372_p3 = ((or_ln891_fu_1368_p2[0:0] === 1'b1) ? zext_ln891_fu_1357_p1 : select_ln700_fu_1361_p3);

assign select_ln891_2_fu_1380_p3 = ((or_ln891_fu_1368_p2[0:0] === 1'b1) ? sext_ln891_reg_4370 : sub_ln701_1_reg_4380);

assign select_ln891_3_fu_1420_p3 = ((or_ln891_1_fu_1414_p2[0:0] === 1'b1) ? select_ln891_1_fu_1372_p3 : add_ln700_fu_1408_p2);

assign select_ln891_4_fu_1428_p3 = ((or_ln891_1_fu_1414_p2[0:0] === 1'b1) ? sext_ln891_1_fu_1386_p1 : sub_ln701_2_fu_1402_p2);

assign select_ln891_5_fu_1474_p3 = ((or_ln891_2_reg_4437[0:0] === 1'b1) ? zext_ln891_3_fu_1465_p1 : add_ln700_1_fu_1468_p2);

assign select_ln891_6_fu_1457_p3 = ((or_ln891_2_fu_1451_p2[0:0] === 1'b1) ? select_ln891_4_fu_1428_p3 : sub_ln701_3_fu_1445_p2);

assign select_ln891_7_fu_1512_p3 = ((or_ln891_3_fu_1507_p2[0:0] === 1'b1) ? select_ln891_5_fu_1474_p3 : add_ln700_2_fu_1501_p2);

assign select_ln891_8_fu_1520_p3 = ((or_ln891_3_fu_1507_p2[0:0] === 1'b1) ? sext_ln891_2_fu_1481_p1 : sub_ln701_4_fu_1495_p2);

assign select_ln891_9_fu_1562_p3 = ((or_ln891_4_reg_4455[0:0] === 1'b1) ? select_ln891_7_reg_4449 : add_ln700_3_fu_1557_p2);

assign select_ln891_fu_1244_p3 = ((icmp_ln891_fu_1228_p2[0:0] === 1'b1) ? zext_ln738_fu_1212_p1 : sub_ln701_fu_1238_p2);

assign sext_ln1503_1_fu_2937_p1 = $signed(x22_1_V_reg_4920);

assign sext_ln1503_2_fu_2964_p1 = $signed(x22_2_V_reg_4925);

assign sext_ln1503_3_fu_2991_p1 = $signed(x22_3_V_reg_4930);

assign sext_ln1503_6_fu_3025_p1 = $signed(r_V_10_fu_3018_p3);

assign sext_ln1503_7_fu_3075_p1 = $signed(r_V_11_fu_3068_p3);

assign sext_ln1503_8_fu_3134_p1 = $signed(r_V_12_fu_3127_p3);

assign sext_ln1503_9_fu_3193_p1 = $signed(r_V_13_fu_3186_p3);

assign sext_ln1503_fu_2910_p1 = $signed(x22_0_V_reg_4915);

assign sext_ln215_fu_2001_p1 = delta0_V_reg_4619;

assign sext_ln326_cast_fu_2468_p1 = rinv_final_V_reg_4721;

assign sext_ln328_cast_fu_2574_p1 = z0_final_V_fu_2516_p4;

assign sext_ln328_fu_2600_p1 = $signed(tmp_36_fu_2590_p4);

assign sext_ln68_10_fu_2091_p1 = $signed(a2b_V_reg_4669);

assign sext_ln68_15_fu_2120_p1 = $signed(x6b_V_reg_4674);

assign sext_ln68_18_fu_2278_p1 = a2n_V_reg_4679;

assign sext_ln68_1_fu_1931_p1 = r_V_16_reg_4569;

assign sext_ln68_36_fu_3029_p1 = z0_V_reg_4794_pp0_iter19_reg;

assign sext_ln68_4_fu_2043_p1 = $signed(trunc_ln1503_3_reg_4649);

assign sext_ln68_fu_1922_p1 = r_V_14_reg_4559;

assign sext_ln891_1_fu_1386_p1 = select_ln891_2_fu_1380_p3;

assign sext_ln891_2_fu_1481_p1 = select_ln891_6_reg_4443;

assign sext_ln891_fu_1252_p1 = select_ln891_fu_1244_p3;

assign shl_ln1503_4_fu_2903_p3 = {{phi0_V_reg_4788_pp0_iter19_reg}, {1'd0}};

assign shl_ln_fu_1823_p3 = {{tmp_6_fu_1813_p4}, {3'd0}};

assign stubPairs_0_dataarray_data_V_address0 = zext_ln57_fu_1719_p1;

assign stubPairs_1_dataarray_data_V_address0 = zext_ln57_fu_1719_p1;

assign stubPairs_2_dataarray_data_V_address0 = zext_ln57_fu_1719_p1;

assign stubPairs_3_dataarray_data_V_address0 = zext_ln57_fu_1719_p1;

assign stubPairs_4_dataarray_data_V_address0 = zext_ln57_fu_1719_p1;

assign stubPairs_5_dataarray_data_V_address0 = zext_ln57_fu_1719_p1;

assign stubPairs_6_dataarray_data_V_address0 = zext_ln57_fu_1719_p1;

assign stubPairs_7_dataarray_data_V_address0 = zext_ln57_fu_1719_p1;

assign stubPairs_8_dataarray_data_V_address0 = zext_ln57_fu_1719_p1;

assign sub_ln1503_1_fu_2940_p2 = ($signed(shl_ln1503_4_fu_2903_p3) - $signed(sext_ln1503_1_fu_2937_p1));

assign sub_ln1503_2_fu_2967_p2 = ($signed(shl_ln1503_4_fu_2903_p3) - $signed(sext_ln1503_2_fu_2964_p1));

assign sub_ln1503_3_fu_2994_p2 = ($signed(shl_ln1503_4_fu_2903_p3) - $signed(sext_ln1503_3_fu_2991_p1));

assign sub_ln1503_fu_2913_p2 = ($signed(shl_ln1503_4_fu_2903_p3) - $signed(sext_ln1503_fu_2910_p1));

assign sub_ln701_1_fu_1278_p2 = ($signed(sext_ln891_fu_1252_p1) - $signed(zext_ln701_1_fu_1274_p1));

assign sub_ln701_2_fu_1402_p2 = ($signed(sext_ln891_1_fu_1386_p1) - $signed(zext_ln701_2_fu_1399_p1));

assign sub_ln701_3_fu_1445_p2 = (select_ln891_4_fu_1428_p3 - zext_ln891_4_fu_1436_p1);

assign sub_ln701_4_fu_1495_p2 = ($signed(sext_ln891_2_fu_1481_p1) - $signed(zext_ln701_3_fu_1492_p1));

assign sub_ln701_5_fu_1537_p2 = (select_ln891_8_fu_1520_p3 - zext_ln891_6_fu_1528_p1);

assign sub_ln701_6_fu_1576_p2 = (select_ln891_10_reg_4461 - zext_ln891_7_fu_1568_p1);

assign sub_ln701_7_fu_1616_p2 = (select_ln891_12_fu_1600_p3 - zext_ln891_9_fu_1607_p1);

assign sub_ln701_fu_1238_p2 = (zext_ln738_fu_1212_p1 - zext_ln701_fu_1234_p1);

assign sub_ln891_fu_1683_p2 = (trunc_ln701_reg_4484 - select_ln209_8_reg_4417_pp0_iter3_reg);

assign success_fu_2649_p2 = (and_ln333_fu_2638_p2 & and_ln333_1_fu_2643_p2);

assign t_V_10_fu_3643_p1 = $signed(t_final_V_fu_3623_p4);

assign t_final_V_fu_3623_p4 = {{add_ln1353_1_fu_3618_p2[13:1]}};

assign t_tmp_V_fu_4135_p1 = t_tmp_V_fu_4135_p10;

assign t_tmp_V_fu_4135_p10 = tmp_11_reg_4691;

assign tmp_12_fu_2919_p4 = {{sub_ln1503_fu_2913_p2[18:1]}};

assign tmp_13_fu_2946_p4 = {{sub_ln1503_1_fu_2940_p2[18:1]}};

assign tmp_14_fu_2973_p4 = {{sub_ln1503_2_fu_2967_p2[18:1]}};

assign tmp_15_fu_3000_p4 = {{sub_ln1503_3_fu_2994_p2[18:1]}};

assign tmp_20_fu_3251_p4 = {{ret_V_18_fu_3052_p2[15:12]}};

assign tmp_21_fu_3301_p4 = {{ret_V_20_fu_3105_p2[15:12]}};

assign tmp_22_fu_3363_p4 = {{ret_V_22_fu_3164_p2[15:12]}};

assign tmp_23_fu_3665_p3 = {{bx_V8_phi_reg_972_pp0_iter20_reg}, {t_V_36_reg_986}};

assign tmp_27_fu_3755_p4 = {{v2_V_21_reg_5009[13:12]}};

assign tmp_28_fu_3811_p3 = {{trunc_ln209_reg_4354_pp0_iter20_reg}, {t_V_44_reg_1014}};

assign tmp_29_fu_3509_p4 = {{sub_ln1503_1_fu_2940_p2[16:15]}};

assign tmp_2_fu_1712_p3 = {{trunc_ln209_reg_4354_pp0_iter3_reg}, {select_ln891_16_fu_1687_p3}};

assign tmp_30_fu_3862_p3 = {{trunc_ln209_reg_4354_pp0_iter20_reg}, {t_V_53_reg_1028}};

assign tmp_31_fu_3533_p4 = {{sub_ln1503_2_fu_2967_p2[16:15]}};

assign tmp_32_fu_3922_p3 = {{trunc_ln209_reg_4354_pp0_iter20_reg}, {t_V_62_reg_1042}};

assign tmp_33_fu_3569_p4 = {{sub_ln1503_3_fu_2994_p2[16:15]}};

assign tmp_34_fu_3982_p3 = {{trunc_ln209_reg_4354_pp0_iter20_reg}, {t_V_71_reg_1056}};

assign tmp_35_fu_3407_p4 = {{ret_V_24_fu_3223_p2[15:12]}};

assign tmp_36_fu_2590_p4 = {{ret_V_8_fu_2510_p2[11:9]}};

assign tmp_37_fu_2604_p4 = {{neg725_i_fu_2578_p2[11:8]}};

assign tmp_39_fu_3828_p4 = {{add_ln353_1_fu_3823_p2[7:1]}};

assign tmp_3_fu_1769_p3 = {{bx_V8_phi_reg_972_pp0_iter5_reg}, {v1_V_fu_1755_p4}};

assign tmp_40_fu_3879_p4 = {{add_ln353_2_fu_3874_p2[7:1]}};

assign tmp_41_fu_3939_p4 = {{add_ln353_3_fu_3934_p2[7:1]}};

assign tmp_4_fu_1782_p3 = {{bx_V8_phi_reg_972_pp0_iter5_reg}, {v2_V_18_fu_1765_p1}};

assign tmp_5_fu_1795_p4 = {{innerStubs_0_dataarray_data_V_q0[35:29]}};

assign tmp_6_fu_1813_p4 = {{outerStubs_0_dataarray_data_V_q0[15:3]}};

assign tmp_8_fu_1841_p4 = {{outerStubs_0_dataarray_data_V_q0[35:29]}};

assign tmp_9_fu_1859_p4 = {{innerStubs_0_dataarray_data_V_q0[15:3]}};

assign tmp_s_fu_2100_p4 = {{a2_tmp_V_fu_2094_p2[20:4]}};

assign trackletIndex_V_fu_3994_p2 = (t_V_95_reg_1000 + 7'd1);

assign trackletParameters_dataarray_data_V_address0 = zext_ln321_fu_3673_p1;

assign trackletParameters_dataarray_data_V_d0 = {{{{{p_Val2_7_reg_4544_pp0_iter20_reg}, {v2_V_17_reg_4783_pp0_iter20_reg}}, {phi0_V_reg_4788_pp0_iter20_reg}}, {v2_V_reg_4870_pp0_iter20_reg}}, {t_V_10_fu_3643_p1}};

assign trunc_ln1353_1_fu_3154_p4 = {{zL_2_tmp_V_fu_3138_p2[16:4]}};

assign trunc_ln1353_2_fu_3213_p4 = {{zL_3_tmp_V_fu_3197_p2[16:4]}};

assign trunc_ln1503_12_fu_3038_p4 = {{zL_0_tmp_V_fu_3032_p2[19:4]}};

assign trunc_ln1503_13_fu_3085_p4 = {{zL_1_tmp_V_fu_3079_p2[19:4]}};

assign trunc_ln1503_14_fu_3144_p4 = {{zL_2_tmp_V_fu_3138_p2[19:4]}};

assign trunc_ln1503_15_fu_3203_p4 = {{zL_3_tmp_V_fu_3197_p2[19:4]}};

assign trunc_ln209_fu_1216_p1 = ap_phi_mux_bx_V8_phi_phi_fu_977_p4[0:0];

assign trunc_ln3_fu_1869_p3 = {{tmp_9_fu_1859_p4}, {3'd0}};

assign trunc_ln5_fu_3095_p4 = {{zL_1_tmp_V_fu_3079_p2[16:4]}};

assign trunc_ln701_fu_1645_p1 = select_ln891_14_fu_1628_p3[6:0];

assign v1_V_fu_1755_p4 = {{p_Val2_7_fu_1732_p11[13:7]}};

assign v2_V_18_fu_1765_p1 = p_Val2_7_fu_1732_p11[6:0];

assign v2_V_20_fu_3453_p4 = {{ret_V_18_fu_3052_p2[12:1]}};

assign v2_V_21_fu_3445_p3 = ((icmp_ln891_10_fu_3289_p2[0:0] === 1'b1) ? 14'd16382 : lshr_ln_fu_3279_p4);

assign v2_V_22_fu_3692_p4 = {{ret_V_fu_3612_p2[12:4]}};

assign x10_0_V_fu_2755_p2 = (trunc_ln1503_6_reg_4875 ^ 16'd32768);

assign x10_1_V_fu_2776_p2 = (trunc_ln1503_8_reg_4880 ^ 16'd32768);

assign x10_2_V_fu_2797_p2 = (trunc_ln1503_9_reg_4885 ^ 16'd32768);

assign x10_3_V_fu_2818_p2 = (trunc_ln1503_10_reg_4890 ^ 16'd32768);

assign x12A_0_tmp_V_fu_4214_p0 = 35'd69225;

assign x12A_1_tmp_V_fu_4221_p0 = 35'd69225;

assign x12A_2_tmp_V_fu_4228_p0 = 35'd69225;

assign x12A_3_tmp_V_fu_4235_p0 = 35'd69225;

assign x20_0_tmp_V_fu_4242_p0 = 35'd87381;

assign x20_1_tmp_V_fu_4249_p0 = 35'd87381;

assign x20_2_tmp_V_fu_4256_p0 = 35'd87381;

assign x20_3_tmp_V_fu_4263_p0 = 35'd87381;

assign x22_0_tmp_V_fu_4298_p0 = x22_0_tmp_V_fu_4298_p00;

assign x22_0_tmp_V_fu_4298_p00 = x10_0_V_fu_2755_p2;

assign x22_1_tmp_V_fu_4305_p0 = x22_1_tmp_V_fu_4305_p00;

assign x22_1_tmp_V_fu_4305_p00 = x10_1_V_fu_2776_p2;

assign x22_2_tmp_V_fu_4312_p0 = x22_2_tmp_V_fu_4312_p00;

assign x22_2_tmp_V_fu_4312_p00 = x10_2_V_fu_2797_p2;

assign x22_3_tmp_V_fu_4319_p0 = x22_3_tmp_V_fu_4319_p00;

assign x22_3_tmp_V_fu_4319_p00 = x10_3_V_fu_2818_p2;

assign x23_0_tmp_V_fu_4326_p0 = x23_0_tmp_V_fu_4326_p00;

assign x23_0_tmp_V_fu_4326_p00 = x10_0_V_fu_2755_p2;

assign x23_1_tmp_V_fu_4333_p0 = x23_1_tmp_V_fu_4333_p00;

assign x23_1_tmp_V_fu_4333_p00 = x10_1_V_fu_2776_p2;

assign x23_2_tmp_V_fu_4340_p0 = x23_2_tmp_V_fu_4340_p00;

assign x23_2_tmp_V_fu_4340_p00 = x10_2_V_fu_2797_p2;

assign x23_3_tmp_V_fu_4347_p0 = x23_3_tmp_V_fu_4347_p00;

assign x23_3_tmp_V_fu_4347_p00 = x10_3_V_fu_2818_p2;

assign x6a_tmp_V_fu_4062_p0 = sext_ln68_4_fu_2043_p1;

assign x6b_tmp_V_fu_4076_p0 = 35'd69225;

assign x6m_tmp_V_fu_2123_p2 = ($signed(22'd3145728) + $signed(sext_ln68_15_fu_2120_p1));

assign x8_0_tmp_V_fu_4150_p0 = sext_ln68_18_fu_2278_p1;

assign x8_1_tmp_V_fu_4157_p0 = sext_ln68_18_fu_2278_p1;

assign x8_2_tmp_V_fu_4164_p0 = sext_ln68_18_fu_2278_p1;

assign x8_3_tmp_V_fu_4171_p0 = sext_ln68_18_fu_2278_p1;

assign xor_ln891_1_fu_1694_p2 = (or_ln891_7_fu_1671_p2 ^ 1'd1);

assign xor_ln891_fu_1352_p2 = (icmp_ln891_reg_4363 ^ 1'd1);

assign z0_V_fu_2390_p2 = (trunc_ln1503_7_reg_4744 + r_V_4_fu_2383_p3);

assign z0_final_V_fu_2516_p4 = {{ret_V_8_fu_2510_p2[11:1]}};

assign z0a_tmp_V_fu_4083_p1 = z0a_tmp_V_fu_4083_p10;

assign z0a_tmp_V_fu_4083_p10 = r1abs_V_reg_4595_pp0_iter13_reg;

assign zL_0_final_V_fu_3058_p4 = {{ret_V_18_fu_3052_p2[15:1]}};

assign zL_0_tmp_V_fu_3032_p2 = ($signed(sext_ln1503_6_fu_3025_p1) + $signed(sext_ln68_36_fu_3029_p1));

assign zL_1_final_V_fu_3117_p4 = {{ret_V_20_fu_3105_p2[15:1]}};

assign zL_1_tmp_V_fu_3079_p2 = ($signed(sext_ln1503_7_fu_3075_p1) + $signed(sext_ln68_36_fu_3029_p1));

assign zL_2_final_V_fu_3176_p4 = {{ret_V_22_fu_3164_p2[15:1]}};

assign zL_2_tmp_V_fu_3138_p2 = ($signed(sext_ln1503_8_fu_3134_p1) + $signed(sext_ln68_36_fu_3029_p1));

assign zL_3_final_V_fu_3235_p4 = {{ret_V_24_fu_3223_p2[15:1]}};

assign zL_3_tmp_V_fu_3197_p2 = ($signed(sext_ln1503_9_fu_3193_p1) + $signed(sext_ln68_36_fu_3029_p1));

assign zext_ln1353_1_fu_2506_p1 = $unsigned(r_V_5_fu_2503_p1);

assign zext_ln1353_2_fu_3048_p1 = trunc_ln1503_12_fu_3038_p4;

assign zext_ln1353_fu_3608_p1 = $unsigned(r_V_fu_3605_p1);

assign zext_ln321_1_fu_3818_p1 = tmp_28_fu_3811_p3;

assign zext_ln321_2_fu_3869_p1 = tmp_30_fu_3862_p3;

assign zext_ln321_3_fu_3929_p1 = tmp_32_fu_3922_p3;

assign zext_ln321_4_fu_3989_p1 = tmp_34_fu_3982_p3;

assign zext_ln321_fu_3673_p1 = tmp_23_fu_3665_p3;

assign zext_ln544_fu_1897_p1 = ret_V_25_fu_1891_p2;

assign zext_ln57_1_fu_1777_p1 = tmp_3_fu_1769_p3;

assign zext_ln57_2_fu_1790_p1 = tmp_4_fu_1782_p3;

assign zext_ln57_fu_1719_p1 = tmp_2_fu_1712_p3;

assign zext_ln701_1_fu_1274_p1 = select_ln209_1_fu_1256_p3;

assign zext_ln701_2_fu_1399_p1 = select_ln209_2_reg_4385;

assign zext_ln701_3_fu_1492_p1 = select_ln209_4_reg_4396_pp0_iter1_reg;

assign zext_ln701_fu_1234_p1 = select_ln209_fu_1220_p3;

assign zext_ln738_fu_1212_p1 = ap_phi_mux_iSP_V7_phi_fu_962_p6;

assign zext_ln891_10_fu_1636_p1 = select_ln209_8_reg_4417_pp0_iter2_reg;

assign zext_ln891_1_fu_1264_p1 = select_ln209_1_fu_1256_p3;

assign zext_ln891_2_fu_1390_p1 = select_ln209_2_reg_4385;

assign zext_ln891_3_fu_1465_p1 = select_ln891_3_reg_4432;

assign zext_ln891_4_fu_1436_p1 = select_ln209_3_reg_4391;

assign zext_ln891_5_fu_1484_p1 = select_ln209_4_reg_4396_pp0_iter1_reg;

assign zext_ln891_6_fu_1528_p1 = select_ln209_5_reg_4402_pp0_iter1_reg;

assign zext_ln891_7_fu_1568_p1 = select_ln209_6_reg_4407_pp0_iter2_reg;

assign zext_ln891_8_fu_1649_p1 = select_ln891_11_reg_4468;

assign zext_ln891_9_fu_1607_p1 = select_ln209_7_reg_4412_pp0_iter2_reg;

assign zext_ln891_fu_1357_p1 = xor_ln891_fu_1352_p2;

always @ (posedge ap_clk) begin
    r_V_14_reg_4559[0] <= 1'b0;
    r_V_16_reg_4569[0] <= 1'b0;
    dphi_V_reg_4574[2:0] <= 3'b000;
    dphi_V_reg_4574_pp0_iter9_reg[2:0] <= 3'b000;
    r1abs_V_reg_4595[0] <= 1'b1;
    r1abs_V_reg_4595_pp0_iter10_reg[0] <= 1'b1;
    r1abs_V_reg_4595_pp0_iter11_reg[0] <= 1'b1;
    r1abs_V_reg_4595_pp0_iter12_reg[0] <= 1'b1;
    r1abs_V_reg_4595_pp0_iter13_reg[0] <= 1'b1;
    r2abs_V_reg_4602[0] <= 1'b1;
    r2abs_V_reg_4602_pp0_iter10_reg[0] <= 1'b1;
end

endmodule //TrackletCalculator_L1L2F
