
ubuntu-preinstalled/sg_emc_trespass:     file format elf32-littlearm


Disassembly of section .init:

00000598 <.init>:
 598:	push	{r3, lr}
 59c:	bl	99c <close@plt+0x33c>
 5a0:	pop	{r3, pc}

Disassembly of section .plt:

000005a4 <strcmp@plt-0x14>:
 5a4:	push	{lr}		; (str lr, [sp, #-4]!)
 5a8:	ldr	lr, [pc, #4]	; 5b4 <strcmp@plt-0x4>
 5ac:	add	lr, pc, lr
 5b0:	ldr	pc, [lr, #8]!
 5b4:	andeq	r0, r1, r4, ror #19

000005b8 <strcmp@plt>:
 5b8:	add	ip, pc, #0, 12
 5bc:	add	ip, ip, #16, 20	; 0x10000
 5c0:	ldr	pc, [ip, #2532]!	; 0x9e4

000005c4 <__cxa_finalize@plt>:
 5c4:	add	ip, pc, #0, 12
 5c8:	add	ip, ip, #16, 20	; 0x10000
 5cc:	ldr	pc, [ip, #2524]!	; 0x9dc

000005d0 <__stack_chk_fail@plt>:
 5d0:	add	ip, pc, #0, 12
 5d4:	add	ip, ip, #16, 20	; 0x10000
 5d8:	ldr	pc, [ip, #2516]!	; 0x9d4

000005dc <pr2serr@plt>:
 5dc:	add	ip, pc, #0, 12
 5e0:	add	ip, ip, #16, 20	; 0x10000
 5e4:	ldr	pc, [ip, #2508]!	; 0x9cc

000005e8 <sg_ll_mode_select6@plt>:
 5e8:	add	ip, pc, #0, 12
 5ec:	add	ip, ip, #16, 20	; 0x10000
 5f0:	ldr	pc, [ip, #2500]!	; 0x9c4

000005f4 <perror@plt>:
 5f4:	add	ip, pc, #0, 12
 5f8:	add	ip, ip, #16, 20	; 0x10000
 5fc:	ldr	pc, [ip, #2492]!	; 0x9bc

00000600 <open64@plt>:
 600:	add	ip, pc, #0, 12
 604:	add	ip, ip, #16, 20	; 0x10000
 608:	ldr	pc, [ip, #2484]!	; 0x9b4

0000060c <__libc_start_main@plt>:
 60c:	add	ip, pc, #0, 12
 610:	add	ip, ip, #16, 20	; 0x10000
 614:	ldr	pc, [ip, #2476]!	; 0x9ac

00000618 <__gmon_start__@plt>:
 618:	add	ip, pc, #0, 12
 61c:	add	ip, ip, #16, 20	; 0x10000
 620:	ldr	pc, [ip, #2468]!	; 0x9a4

00000624 <exit@plt>:
 624:	add	ip, pc, #0, 12
 628:	add	ip, ip, #16, 20	; 0x10000
 62c:	ldr	pc, [ip, #2460]!	; 0x99c

00000630 <sg_ll_mode_select10@plt>:
 630:	add	ip, pc, #0, 12
 634:	add	ip, ip, #16, 20	; 0x10000
 638:	ldr	pc, [ip, #2452]!	; 0x994

0000063c <__printf_chk@plt>:
 63c:	add	ip, pc, #0, 12
 640:	add	ip, ip, #16, 20	; 0x10000
 644:	ldr	pc, [ip, #2444]!	; 0x98c

00000648 <sg_get_category_sense_str@plt>:
 648:	add	ip, pc, #0, 12
 64c:	add	ip, ip, #16, 20	; 0x10000
 650:	ldr	pc, [ip, #2436]!	; 0x984

00000654 <abort@plt>:
 654:	add	ip, pc, #0, 12
 658:	add	ip, ip, #16, 20	; 0x10000
 65c:	ldr	pc, [ip, #2428]!	; 0x97c

00000660 <close@plt>:
 660:	add	ip, pc, #0, 12
 664:	add	ip, ip, #16, 20	; 0x10000
 668:	ldr	pc, [ip, #2420]!	; 0x974

Disassembly of section .text:

0000066c <.text>:
 66c:	stmdacs	r1, {r2, r3, r4, r7, r9, fp, lr}
 670:	ldrbtmi	r4, [sl], #-2972	; 0xfffff464
 674:	svcmi	0x00f0e92d
 678:	ldmpl	r3, {r0, r1, r5, r7, ip, sp, pc}^
 67c:			; <UNDEFINED> instruction: 0x9321681b
 680:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
 684:	tsthi	ip, r0, asr #6	; <UNPREDICTABLE>
 688:	subslt	pc, ip, #14614528	; 0xdf0000
 68c:	ldmibmi	r7, {r1, r2, r3, r9, sl, lr}
 690:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
 694:			; <UNDEFINED> instruction: 0x468044fb
 698:	uxtab16mi	r4, sl, r9, ror #8
 69c:			; <UNDEFINED> instruction: 0xf8cd2501
 6a0:	ands	r9, fp, r4, lsl r0
 6a4:	tstls	r4, r0, lsr #12
 6a8:	svc	0x0086f7ff
 6ac:	stmdacs	r0, {r2, r8, fp, ip, pc}
 6b0:	svccs	0x002dd077
 6b4:	stmdavc	r2!, {r1, r2, r8, ip, lr, pc}^
 6b8:	tstle	r3, r6, asr sl
 6bc:	svccs	0x000078a7
 6c0:	rschi	pc, r8, r0
 6c4:	bcs	b5e754 <close@plt+0xb5e0f4>
 6c8:	mrshi	pc, (UNDEF: 3)	; <UNPREDICTABLE>
 6cc:	svceq	0x0000f1ba
 6d0:	rscshi	pc, sl, r0, asr #32
 6d4:	strcc	r4, [r1, #-1698]	; 0xfffff95e
 6d8:	andsle	r4, r4, r8, lsr #11
 6dc:	svcmi	0x0004f856
 6e0:	svccs	0x002d7827
 6e4:	stmdavc	r2!, {r1, r2, r3, r4, r6, r7, r8, ip, lr, pc}^
 6e8:	subsle	r2, r1, r4, ror #20
 6ec:	bicsle	r2, r9, sp, lsr #30
 6f0:	bcs	1cde880 <close@plt+0x1cde220>
 6f4:	stmiavc	r2!, {r1, r2, r4, r6, r7, r8, ip, lr, pc}
 6f8:	bicsle	r2, r3, r0, lsl #20
 6fc:			; <UNDEFINED> instruction: 0xf04f3501
 700:	strmi	r0, [r8, #2305]!	; 0x901
 704:			; <UNDEFINED> instruction: 0xf1bad1ea
 708:			; <UNDEFINED> instruction: 0xf0000f00
 70c:			; <UNDEFINED> instruction: 0xf64080d9
 710:	ldrbmi	r0, [r0], -r2, lsl #2
 714:	svc	0x0074f7ff
 718:	vmull.p8	<illegal reg q8.5>, d0, d6
 71c:	svcmi	0x007480c8
 720:	abseqs	f7, #5.0
 724:	ldfeqd	f7, [r8], {13}
 728:			; <UNDEFINED> instruction: 0x4674447f
 72c:	stcgt	6, cr4, [pc, #-244]	; 640 <__printf_chk@plt+0x4>
 730:	strgt	r6, [pc], #-2093	; 738 <close@plt+0xd8>
 734:	ldmibvs	r9!, {r0, r1, r3, r5, sl, fp}
 738:			; <UNDEFINED> instruction: 0xf8246978
 73c:	eorvc	r5, r3, r2, lsl #22
 740:	stm	ip, {r0, r2, r8, r9, fp, ip, pc}
 744:			; <UNDEFINED> instruction: 0xb1230003
 748:			; <UNDEFINED> instruction: 0xf88d2301
 74c:			; <UNDEFINED> instruction: 0xf88d301e
 750:	blmi	1a0c800 <close@plt+0x1a0c1a0>
 754:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
 758:	svceq	0x0000f1b9
 75c:	bcs	347f4 <close@plt+0x34194>
 760:	tsteq	r1, pc, asr #32	; <UNPREDICTABLE>
 764:	andeq	pc, r8, pc, asr #32
 768:	svclt	0x00184663
 76c:	andls	r2, r0, r2, lsl #4
 770:	ldrtmi	r9, [r0], -r2, lsl #4
 774:	mrsls	r2, R9_usr
 778:	svc	0x0036f7ff
 77c:	stmdacs	r9, {r2, r9, sl, lr}
 780:	ldm	pc, {r0, r1, r3, r5, fp, ip, lr, pc}^	; <UNPREDICTABLE>
 784:	bcs	1dfc78c <close@plt+0x1dfc12c>
 788:			; <UNDEFINED> instruction: 0x632a2a68
 78c:			; <UNDEFINED> instruction: 0x632a2a71
 790:	bcs	1ea20 <close@plt+0x1e3c0>
 794:			; <UNDEFINED> instruction: 0xf8dbd1aa
 798:	andcc	r2, r1, #0
 79c:	andcs	pc, r0, fp, asr #17
 7a0:	movwcs	lr, #6041	; 0x1799
 7a4:	ldr	r9, [r6, r5, lsl #6]
 7a8:			; <UNDEFINED> instruction: 0xf04f2a00
 7ac:			; <UNDEFINED> instruction: 0xf04f0101
 7b0:			; <UNDEFINED> instruction: 0x46730013
 7b4:	andcs	fp, r2, #24, 30	; 0x60
 7b8:	andls	r9, r2, #0
 7bc:			; <UNDEFINED> instruction: 0x464a4630
 7c0:			; <UNDEFINED> instruction: 0xf7ff9101
 7c4:			; <UNDEFINED> instruction: 0x4604ef36
 7c8:	stmdale	r7!, {r0, r3, fp, sp}
 7cc:			; <UNDEFINED> instruction: 0xf000e8df
 7d0:			; <UNDEFINED> instruction: 0x26432652
 7d4:	strbcs	r3, [ip], -r6, lsr #4
 7d8:	blmi	11cd078 <close@plt+0x11cca18>
 7dc:	cmpcs	r0, sp, lsl #20
 7e0:	ldrbtmi	r9, [fp], #-516	; 0xfffffdfc
 7e4:			; <UNDEFINED> instruction: 0xf7ff681b
 7e8:	stmdbmi	r4, {r4, r5, r8, r9, sl, fp, sp, lr, pc}^
 7ec:	ldrbtmi	r9, [r9], #-2564	; 0xfffff5fc
 7f0:	ldrbtmi	r4, [r8], #-2115	; 0xfffff7bd
 7f4:	mrc	7, 7, APSR_nzcv, cr2, cr15, {7}
 7f8:			; <UNDEFINED> instruction: 0xf7ff4630
 7fc:	stccs	15, cr14, [r0], {50}	; 0x32
 800:	strbtcs	fp, [r3], #-4024	; 0xfffff048
 804:	blmi	dd3108 <close@plt+0xdd2aa8>
 808:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
 80c:	blls	85a87c <close@plt+0x85a21c>
 810:	cmple	r7, sl, asr r0
 814:	eorlt	r4, r3, r0, lsr #12
 818:	svchi	0x00f0e8bd
 81c:	bge	35350c <close@plt+0x352eac>
 820:	andls	r2, r4, #80, 2
 824:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
 828:	svc	0x000ef7ff
 82c:	bls	112d10 <close@plt+0x1126b0>
 830:			; <UNDEFINED> instruction: 0xe7dd4479
 834:	bmi	dd2d14 <close@plt+0xdd26b4>
 838:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
 83c:	ldrbtmi	r4, [r8], #-2102	; 0xfffff7ca
 840:	mcr	7, 6, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
 844:			; <UNDEFINED> instruction: 0xf7ff4630
 848:	ldrb	lr, [fp, ip, lsl #30]
 84c:	bmi	d12d20 <close@plt+0xd126c0>
 850:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
 854:	ldmdami	r3!, {r1, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
 858:	ldrbtmi	r2, [r8], #-1026	; 0xfffffbfe
 85c:	mrc	7, 5, APSR_nzcv, cr14, cr15, {7}
 860:			; <UNDEFINED> instruction: 0xf7ff4630
 864:			; <UNDEFINED> instruction: 0xe7cdeefe
 868:	strcs	r4, [r6], #-2095	; 0xfffff7d1
 86c:			; <UNDEFINED> instruction: 0xf7ff4478
 870:			; <UNDEFINED> instruction: 0xe7f5eeb6
 874:	ldrbtmi	r4, [fp], #-2861	; 0xfffff4d3
 878:	stccs	8, cr6, [r0], {28}
 87c:			; <UNDEFINED> instruction: 0xf1b9d0f0
 880:	tstle	r1, r0, lsl #30
 884:	ldrbtmi	r4, [r9], #-2346	; 0xfffff6d6
 888:	strcs	r4, [r0], #-2090	; 0xfffff7d6
 88c:			; <UNDEFINED> instruction: 0xf7ff4478
 890:	strb	lr, [r5, r6, lsr #29]!
 894:	andcs	r4, r1, r8, lsr #20
 898:	ldrbtmi	r4, [sl], #-2344	; 0xfffff6d8
 89c:			; <UNDEFINED> instruction: 0xf7ff4479
 8a0:	ldrtmi	lr, [r8], -lr, asr #29
 8a4:	mrc	7, 5, APSR_nzcv, cr14, cr15, {7}
 8a8:	ldrbtmi	r4, [r9], #-2341	; 0xfffff6db
 8ac:	stmdami	r5!, {r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
 8b0:	ldrbtmi	r4, [r8], #-1617	; 0xfffff9af
 8b4:	mrc	7, 4, APSR_nzcv, cr2, cr15, {7}
 8b8:	ldrbtmi	r4, [r8], #-2083	; 0xfffff7dd
 8bc:	mrc	7, 4, APSR_nzcv, cr10, cr15, {7}
 8c0:			; <UNDEFINED> instruction: 0xf8d0f000
 8c4:	mcr	7, 4, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
 8c8:	ldrbtmi	r4, [r8], #-2080	; 0xfffff7e0
 8cc:	mcr	7, 4, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
 8d0:	ldmdami	pc, {r1, r2, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
 8d4:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
 8d8:	mcr	7, 4, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
 8dc:	svclt	0x0000e7f0
 8e0:	andeq	r0, r1, r2, lsr #18
 8e4:	andeq	r0, r0, r4, asr r0
 8e8:	andeq	r0, r1, r4, ror r9
 8ec:	andeq	r0, r0, r0, lsl r6
 8f0:	andeq	r0, r0, r0, lsl #13
 8f4:			; <UNDEFINED> instruction: 0x000108b4
 8f8:	andeq	r0, r1, r6, lsr #16
 8fc:	muleq	r0, sl, r4
 900:	muleq	r0, lr, r5
 904:	andeq	r0, r1, ip, lsl #15
 908:	andeq	r0, r1, r4, ror #15
 90c:	andeq	r0, r0, r0, ror #8
 910:	andeq	r0, r0, r8, asr r4
 914:	andeq	r0, r0, r6, ror #8
 918:	strdeq	r0, [r0], -r6
 91c:	andeq	r0, r0, r8, lsr r4
 920:	andeq	r0, r0, r6, asr #8
 924:	andeq	r0, r0, r2, lsl r5
 928:	andeq	r0, r0, r4, lsl r5
 92c:	muleq	r1, r2, r7
 930:	andeq	r0, r0, sl, lsl #8
 934:	muleq	r0, r0, r4
 938:	andeq	r0, r0, r2, lsl r4
 93c:	andeq	r0, r0, r0, lsr #8
 940:	ldrdeq	r0, [r0], -lr
 944:	andeq	r0, r0, lr, asr #8
 948:	andeq	r0, r0, lr, lsr #8
 94c:	andeq	r0, r0, r2, lsr #8
 950:	strdeq	r0, [r0], -sl
 954:	bleq	3ca98 <close@plt+0x3c438>
 958:	cdpeq	0, 0, cr15, cr0, cr15, {2}
 95c:	strbtmi	fp, [sl], -r2, lsl #24
 960:	strlt	fp, [r1], #-1028	; 0xfffffbfc
 964:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
 968:	ldrmi	sl, [sl], #776	; 0x308
 96c:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
 970:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
 974:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
 978:			; <UNDEFINED> instruction: 0xf85a4b06
 97c:	stmdami	r6, {r0, r1, ip, sp}
 980:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
 984:	mcr	7, 2, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
 988:	mcr	7, 3, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
 98c:	andeq	r0, r1, ip, lsl #12
 990:	andeq	r0, r0, r8, asr #32
 994:	andeq	r0, r0, ip, asr r0
 998:	andeq	r0, r0, r0, rrx
 99c:	ldr	r3, [pc, #20]	; 9b8 <close@plt+0x358>
 9a0:	ldr	r2, [pc, #20]	; 9bc <close@plt+0x35c>
 9a4:	add	r3, pc, r3
 9a8:	ldr	r2, [r3, r2]
 9ac:	cmp	r2, #0
 9b0:	bxeq	lr
 9b4:	b	618 <__gmon_start__@plt>
 9b8:	andeq	r0, r1, ip, ror #11
 9bc:	andeq	r0, r0, r8, asr r0
 9c0:	blmi	1d29e0 <close@plt+0x1d2380>
 9c4:	bmi	1d1bac <close@plt+0x1d154c>
 9c8:	addmi	r4, r3, #2063597568	; 0x7b000000
 9cc:	andle	r4, r3, sl, ror r4
 9d0:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
 9d4:	ldrmi	fp, [r8, -r3, lsl #2]
 9d8:	svclt	0x00004770
 9dc:	andeq	r0, r1, r0, asr #12
 9e0:	andeq	r0, r1, ip, lsr r6
 9e4:	andeq	r0, r1, r8, asr #11
 9e8:	andeq	r0, r0, r0, asr r0
 9ec:	stmdbmi	r9, {r3, fp, lr}
 9f0:	bmi	251bd8 <close@plt+0x251578>
 9f4:	bne	251be0 <close@plt+0x251580>
 9f8:	svceq	0x00cb447a
 9fc:			; <UNDEFINED> instruction: 0x01a1eb03
 a00:	andle	r1, r3, r9, asr #32
 a04:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
 a08:	ldrmi	fp, [r8, -r3, lsl #2]
 a0c:	svclt	0x00004770
 a10:	andeq	r0, r1, r4, lsl r6
 a14:	andeq	r0, r1, r0, lsl r6
 a18:	muleq	r1, ip, r5
 a1c:	andeq	r0, r0, r4, rrx
 a20:	blmi	2ade48 <close@plt+0x2ad7e8>
 a24:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
 a28:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
 a2c:	blmi	26efe0 <close@plt+0x26e980>
 a30:	ldrdlt	r5, [r3, -r3]!
 a34:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
 a38:			; <UNDEFINED> instruction: 0xf7ff6818
 a3c:			; <UNDEFINED> instruction: 0xf7ffedc4
 a40:	blmi	1c0944 <close@plt+0x1c02e4>
 a44:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
 a48:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
 a4c:	ldrdeq	r0, [r1], -lr
 a50:	andeq	r0, r1, ip, ror #10
 a54:	andeq	r0, r0, ip, asr #32
 a58:	andeq	r0, r1, sl, asr #11
 a5c:			; <UNDEFINED> instruction: 0x000105be
 a60:	svclt	0x0000e7c4
 a64:	strlt	r4, [r8, #-2051]	; 0xfffff7fd
 a68:			; <UNDEFINED> instruction: 0xf7ff4478
 a6c:			; <UNDEFINED> instruction: 0x2001edb8
 a70:	ldcl	7, cr15, [r8, #1020]	; 0x3fc
 a74:	andeq	r0, r0, ip, asr r0
 a78:	mvnsmi	lr, #737280	; 0xb4000
 a7c:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
 a80:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
 a84:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
 a88:	stc	7, cr15, [r6, #1020]	; 0x3fc
 a8c:	blne	1d91c88 <close@plt+0x1d91628>
 a90:	strhle	r1, [sl], -r6
 a94:	strcs	r3, [r0], #-3332	; 0xfffff2fc
 a98:	svccc	0x0004f855
 a9c:	strbmi	r3, [sl], -r1, lsl #8
 aa0:	ldrtmi	r4, [r8], -r1, asr #12
 aa4:	adcmi	r4, r6, #152, 14	; 0x2600000
 aa8:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
 aac:	svclt	0x000083f8
 ab0:	andeq	r0, r1, r2, lsl #8
 ab4:	strdeq	r0, [r1], -r8
 ab8:	svclt	0x00004770

Disassembly of section .fini:

00000abc <.fini>:
 abc:	push	{r3, lr}
 ac0:	pop	{r3, pc}
