****************************************
Report : qor
Design : ORCA_TOP
Version: O-2018.06
Date   : Sat May 20 21:25:18 2023
****************************************

  Timing Path Group '**async_default**' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                            7
  Critical Path Length:                   2.730
  Critical Path Slack:                    0.411
  Total Negative Slack:                   0.000
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group '**clock_gating_default**' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                            9
  Critical Path Length:                   6.294
  Critical Path Slack:                   -3.261
  Total Negative Slack:                 -34.756
  No. of Violating Paths:                    16
  ---------------------------------------------

  Timing Path Group 'PCI_CLK' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                           13
  Critical Path Length:                   7.462
  Critical Path Slack:                    0.379
  Total Negative Slack:                   0.000
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'SDRAM_CLK' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                            5
  Critical Path Length:                   3.405
  Critical Path Slack:                    0.097
  Total Negative Slack:                   0.000
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'SD_DDR_CLK' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                            2
  Critical Path Length:                   1.663
  Critical Path Slack:                    0.082
  Total Negative Slack:                   0.000
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'SYS_2x_CLK' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                           14
  Critical Path Length:                   8.239
  Critical Path Slack:                   -5.987
  Total Negative Slack:                -325.662
  No. of Violating Paths:                   221
  ---------------------------------------------

  Timing Path Group 'SYS_CLK' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                           40
  Critical Path Length:                   6.190
  Critical Path Slack:                   -1.253
  Total Negative Slack:                 -37.407
  No. of Violating Paths:                   117
  ---------------------------------------------

  Timing Path Group 'v_PCI_CLK' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                            2
  Critical Path Length:                   1.292
  Critical Path Slack:                    3.608
  Total Negative Slack:                   0.000
  No. of Violating Paths:                     0
  ---------------------------------------------

  Cell Count
  ---------------------------------------------
  Hierarchical Cell Count:                   63
  Hierarchical Port Count:                 3295
  Leaf Cell Count:                        48424
  ---------------------------------------------


  Area
  ---------------------------------------------
  Net Interconnect area:              68088.555
  Total cell area:                   390720.500
  Design Area:                       458809.062
  ---------------------------------------------


  Design Rule Violations
  ---------------------------------------------
  Total No. of Pins in Design:           191958
  clock_gating_setup Count:                  16
  sequential_clock_pulse_width Count:       153
  max_capacitance Count:                     31
  min_capacitance Count:                     16
  clock_gating_setup Cost:              -34.756
  sequential_clock_pulse_width Cost:     -5.475
  max_capacitance Cost:                -678.660
  min_capacitance Cost:                  -1.424
  Total DRC Cost:                      -720.315
  ---------------------------------------------

1
