<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="utf-8">
  <meta name="viewport" content="width=device-width, initial-scale=1.0">
  <meta name="generator" content="mm0-doc">
  <meta name="description" content="Documentation for theorem `execIO_T` in `../examples/x86.mm1`.">
  <meta name="keywords" content="mm0, metamath-zero">
  <title>execIO_T - ../examples/x86.mm1 - Metamath Zero</title>
  <link rel="stylesheet" type="text/css" href="../stylesheet.css" />
  <!-- <link rel="shortcut icon" href="../favicon.ico"> -->
</head>
<body>
  <section class="main">
    <h1 class="title">Theorem <a class="thm" href="">execIO_T</a></h1>
    <pre>pub theorem execIO_T (ks ks2: nat):
  $ ks e. KernelState /\ execIO ks ks2 -> ks2 e. KernelState $;</pre>
    <table class="proof">
      <tbody>
        <tr class="proof-head"><th>Step</th><th>Hyp</th><th>Ref</th><th>Expression</th></tr>
        <tr class="st">
          <td><a name="1"/>1</td>
          <td></td>
          <td><a href="anrr.html">anrr</a></td>
          <td><pre>ks = mkKS i x1 x2 x3 /\ readException x2 = suc (exSysCall) /\ ks e. KernelState /\ k3 = setException (setReg k2 (RAX) ret) 0 /\ (execOpen x2 ret /\ k2 = x2 /\ ks2 = mkKS i x1 k3 x3) ->
  ks2 = mkKS i x1 k3 x3</pre></td>
        </tr>        <tr class="st">
          <td><a name="2"/>2</td>
          <td><a href="#1">1</a></td>
          <td><a href="eleq1d.html">eleq1d</a></td>
          <td><pre>ks = mkKS i x1 x2 x3 /\ readException x2 = suc (exSysCall) /\ ks e. KernelState /\ k3 = setException (setReg k2 (RAX) ret) 0 /\ (execOpen x2 ret /\ k2 = x2 /\ ks2 = mkKS i x1 k3 x3) ->
  (ks2 e. KernelState <-> mkKS i x1 k3 x3 e. KernelState)</pre></td>
        </tr>        <tr class="st">
          <td><a name="3"/>3</td>
          <td></td>
          <td><a href="mkKS_T.html">mkKS_T</a></td>
          <td><pre>mkKS i x1 k3 x3 e. KernelState <-> i e. List (ns (u8)) /\ x1 e. List (ns (u8)) /\ k3 e. Config /\ x3 e. PageMapping (getMemory k3)</pre></td>
        </tr>        <tr class="st">
          <td><a name="4"/>4</td>
          <td></td>
          <td><a href="execOpenT.html">execOpenT</a></td>
          <td><pre>execOpen x2 ret -> x2 e. Config /\ ret e. ns (u64)</pre></td>
        </tr>        <tr class="st">
          <td><a name="5"/>5</td>
          <td><a href="#4">4</a></td>
          <td><a href="anwll.html">anwll</a></td>
          <td><pre>execOpen x2 ret /\ k2 = x2 /\ ks2 = mkKS i x1 k3 x3 -> x2 e. Config /\ ret e. ns (u64)</pre></td>
        </tr>        <tr class="st">
          <td><a name="6"/>6</td>
          <td><a href="#5">5</a></td>
          <td><a href="anwr.html">anwr</a></td>
          <td><pre>ks = mkKS i x1 x2 x3 /\ readException x2 = suc (exSysCall) /\ ks e. KernelState /\ k3 = setException (setReg k2 (RAX) ret) 0 /\ (execOpen x2 ret /\ k2 = x2 /\ ks2 = mkKS i x1 k3 x3) ->
  x2 e. Config /\ ret e. ns (u64)</pre></td>
        </tr>        <tr class="st">
          <td><a name="7"/>7</td>
          <td></td>
          <td><a href="mkKS_T.html">mkKS_T</a></td>
          <td><pre>mkKS i x1 x2 x3 e. KernelState <-> i e. List (ns (u8)) /\ x1 e. List (ns (u8)) /\ x2 e. Config /\ x3 e. PageMapping (getMemory x2)</pre></td>
        </tr>        <tr class="st">
          <td><a name="8"/>8</td>
          <td></td>
          <td><a href="an3l.html">an3l</a></td>
          <td><pre>ks = mkKS i x1 x2 x3 /\ readException x2 = suc (exSysCall) /\ ks e. KernelState /\ k3 = setException (setReg k2 (RAX) ret) 0 -> ks = mkKS i x1 x2 x3</pre></td>
        </tr>        <tr class="st">
          <td><a name="9"/>9</td>
          <td><a href="#8">8</a></td>
          <td><a href="eleq1d.html">eleq1d</a></td>
          <td><pre>ks = mkKS i x1 x2 x3 /\ readException x2 = suc (exSysCall) /\ ks e. KernelState /\ k3 = setException (setReg k2 (RAX) ret) 0 -> (ks e. KernelState <-> mkKS i x1 x2 x3 e. KernelState)</pre></td>
        </tr>        <tr class="st">
          <td><a name="10"/>10</td>
          <td></td>
          <td><a href="anlr.html">anlr</a></td>
          <td><pre>ks = mkKS i x1 x2 x3 /\ readException x2 = suc (exSysCall) /\ ks e. KernelState /\ k3 = setException (setReg k2 (RAX) ret) 0 -> ks e. KernelState</pre></td>
        </tr>        <tr class="st">
          <td><a name="11"/>11</td>
          <td><a href="#9">9</a>, <a href="#10">10</a></td>
          <td><a href="mpbid.html">mpbid</a></td>
          <td><pre>ks = mkKS i x1 x2 x3 /\ readException x2 = suc (exSysCall) /\ ks e. KernelState /\ k3 = setException (setReg k2 (RAX) ret) 0 -> mkKS i x1 x2 x3 e. KernelState</pre></td>
        </tr>        <tr class="st">
          <td><a name="12"/>12</td>
          <td><a href="#7">7</a>, <a href="#11">11</a></td>
          <td><a href="sylib.html">sylib</a></td>
          <td><pre>ks = mkKS i x1 x2 x3 /\ readException x2 = suc (exSysCall) /\ ks e. KernelState /\ k3 = setException (setReg k2 (RAX) ret) 0 ->
  i e. List (ns (u8)) /\ x1 e. List (ns (u8)) /\ x2 e. Config /\ x3 e. PageMapping (getMemory x2)</pre></td>
        </tr>        <tr class="st">
          <td><a name="13"/>13</td>
          <td></td>
          <td><a href="anll.html">anll</a></td>
          <td><pre>i e. List (ns (u8)) /\ x1 e. List (ns (u8)) /\ x2 e. Config /\ x3 e. PageMapping (getMemory x2) -> i e. List (ns (u8)) /\ x1 e. List (ns (u8))</pre></td>
        </tr>        <tr class="st">
          <td><a name="14"/>14</td>
          <td><a href="#12">12</a>, <a href="#13">13</a></td>
          <td><a href="rsyl.html">rsyl</a></td>
          <td><pre>ks = mkKS i x1 x2 x3 /\ readException x2 = suc (exSysCall) /\ ks e. KernelState /\ k3 = setException (setReg k2 (RAX) ret) 0 -> i e. List (ns (u8)) /\ x1 e. List (ns (u8))</pre></td>
        </tr>        <tr class="st">
          <td><a name="15"/>15</td>
          <td><a href="#14">14</a></td>
          <td><a href="anwll.html">anwll</a></td>
          <td><pre>ks = mkKS i x1 x2 x3 /\
    readException x2 = suc (exSysCall) /\
    ks e. KernelState /\
    k3 = setException (setReg k2 (RAX) ret) 0 /\
    (execOpen x2 ret /\ k2 = x2 /\ ks2 = mkKS i x1 k3 x3) /\
    (x2 e. Config /\ ret e. ns (u64)) ->
  i e. List (ns (u8)) /\ x1 e. List (ns (u8))</pre></td>
        </tr>        <tr class="st">
          <td><a name="16"/>16</td>
          <td></td>
          <td><a href="anlr.html">anlr</a></td>
          <td><pre>ks = mkKS i x1 x2 x3 /\
    readException x2 = suc (exSysCall) /\
    ks e. KernelState /\
    k3 = setException (setReg k2 (RAX) ret) 0 /\
    (execOpen x2 ret /\ k2 = x2 /\ ks2 = mkKS i x1 k3 x3) /\
    (x2 e. Config /\ ret e. ns (u64)) ->
  execOpen x2 ret /\ k2 = x2 /\ ks2 = mkKS i x1 k3 x3</pre></td>
        </tr>        <tr class="st">
          <td><a name="17"/>17</td>
          <td></td>
          <td><a href="anlr.html">anlr</a></td>
          <td><pre>execOpen x2 ret /\ k2 = x2 /\ ks2 = mkKS i x1 k3 x3 -> k2 = x2</pre></td>
        </tr>        <tr class="st">
          <td><a name="18"/>18</td>
          <td><a href="#16">16</a>, <a href="#17">17</a></td>
          <td><a href="rsyl.html">rsyl</a></td>
          <td><pre>ks = mkKS i x1 x2 x3 /\
    readException x2 = suc (exSysCall) /\
    ks e. KernelState /\
    k3 = setException (setReg k2 (RAX) ret) 0 /\
    (execOpen x2 ret /\ k2 = x2 /\ ks2 = mkKS i x1 k3 x3) /\
    (x2 e. Config /\ ret e. ns (u64)) ->
  k2 = x2</pre></td>
        </tr>        <tr class="st">
          <td><a name="19"/>19</td>
          <td><a href="#18">18</a></td>
          <td><a href="eleq1d.html">eleq1d</a></td>
          <td><pre>ks = mkKS i x1 x2 x3 /\
    readException x2 = suc (exSysCall) /\
    ks e. KernelState /\
    k3 = setException (setReg k2 (RAX) ret) 0 /\
    (execOpen x2 ret /\ k2 = x2 /\ ks2 = mkKS i x1 k3 x3) /\
    (x2 e. Config /\ ret e. ns (u64)) ->
  (k2 e. Config <-> x2 e. Config)</pre></td>
        </tr>        <tr class="st">
          <td><a name="20"/>20</td>
          <td></td>
          <td><a href="anrl.html">anrl</a></td>
          <td><pre>ks = mkKS i x1 x2 x3 /\
    readException x2 = suc (exSysCall) /\
    ks e. KernelState /\
    k3 = setException (setReg k2 (RAX) ret) 0 /\
    (execOpen x2 ret /\ k2 = x2 /\ ks2 = mkKS i x1 k3 x3) /\
    (x2 e. Config /\ ret e. ns (u64)) ->
  x2 e. Config</pre></td>
        </tr>        <tr class="st">
          <td><a name="21"/>21</td>
          <td><a href="#19">19</a>, <a href="#20">20</a></td>
          <td><a href="mpbird.html">mpbird</a></td>
          <td><pre>ks = mkKS i x1 x2 x3 /\
    readException x2 = suc (exSysCall) /\
    ks e. KernelState /\
    k3 = setException (setReg k2 (RAX) ret) 0 /\
    (execOpen x2 ret /\ k2 = x2 /\ ks2 = mkKS i x1 k3 x3) /\
    (x2 e. Config /\ ret e. ns (u64)) ->
  k2 e. Config</pre></td>
        </tr>        <tr class="st">
          <td><a name="22"/>22</td>
          <td></td>
          <td><a href="anr.html">anr</a></td>
          <td><pre>x2 e. Config /\ ret e. ns (u64) -> ret e. ns (u64)</pre></td>
        </tr>        <tr class="st">
          <td><a name="23"/>23</td>
          <td><a href="#22">22</a></td>
          <td><a href="anwr.html">anwr</a></td>
          <td><pre>ks = mkKS i x1 x2 x3 /\
    readException x2 = suc (exSysCall) /\
    ks e. KernelState /\
    k3 = setException (setReg k2 (RAX) ret) 0 /\
    (execOpen x2 ret /\ k2 = x2 /\ ks2 = mkKS i x1 k3 x3) /\
    (x2 e. Config /\ ret e. ns (u64)) ->
  ret e. ns (u64)</pre></td>
        </tr>        <tr class="st">
          <td><a name="24"/>24</td>
          <td><a href="#21">21</a>, <a href="#23">23</a></td>
          <td><a href="iand.html">iand</a></td>
          <td><pre>ks = mkKS i x1 x2 x3 /\
    readException x2 = suc (exSysCall) /\
    ks e. KernelState /\
    k3 = setException (setReg k2 (RAX) ret) 0 /\
    (execOpen x2 ret /\ k2 = x2 /\ ks2 = mkKS i x1 k3 x3) /\
    (x2 e. Config /\ ret e. ns (u64)) ->
  k2 e. Config /\ ret e. ns (u64)</pre></td>
        </tr>        <tr class="st">
          <td><a name="25"/>25</td>
          <td></td>
          <td><a href="anlr.html">anlr</a></td>
          <td><pre>ks = mkKS i x1 x2 x3 /\ readException x2 = suc (exSysCall) /\ ks e. KernelState /\ k3 = setException (setReg k2 (RAX) ret) 0 /\ (k2 e. Config /\ ret e. ns (u64)) ->
  k3 = setException (setReg k2 (RAX) ret) 0</pre></td>
        </tr>        <tr class="st">
          <td><a name="26"/>26</td>
          <td><a href="#25">25</a></td>
          <td><a href="eleq1d.html">eleq1d</a></td>
          <td><pre>ks = mkKS i x1 x2 x3 /\ readException x2 = suc (exSysCall) /\ ks e. KernelState /\ k3 = setException (setReg k2 (RAX) ret) 0 /\ (k2 e. Config /\ ret e. ns (u64)) ->
  (k3 e. Config <-> setException (setReg k2 (RAX) ret) 0 e. Config)</pre></td>
        </tr>        <tr class="st">
          <td><a name="27"/>27</td>
          <td></td>
          <td><a href="setExceptionT.html">setExceptionT</a></td>
          <td><pre>setReg k2 (RAX) ret e. Config /\ 0 e. Option (Exception) -> setException (setReg k2 (RAX) ret) 0 e. Config</pre></td>
        </tr>        <tr class="st">
          <td><a name="28"/>28</td>
          <td></td>
          <td><a href="setRegT.html">setRegT</a></td>
          <td><pre>k2 e. Config /\ RAX e. ns (Regs) /\ ret e. ns (u64) -> setReg k2 (RAX) ret e. Config</pre></td>
        </tr>        <tr class="st">
          <td><a name="29"/>29</td>
          <td></td>
          <td><a href="anim1.html">anim1</a></td>
          <td><pre>(k2 e. Config -> k2 e. Config /\ RAX e. ns (Regs)) -> k2 e. Config /\ ret e. ns (u64) -> k2 e. Config /\ RAX e. ns (Regs) /\ ret e. ns (u64)</pre></td>
        </tr>        <tr class="st">
          <td><a name="30"/>30</td>
          <td></td>
          <td><a href="RAX_T.html">RAX_T</a></td>
          <td><pre>RAX e. ns (Regs)</pre></td>
        </tr>        <tr class="st">
          <td><a name="31"/>31</td>
          <td></td>
          <td><a href="ian.html">ian</a></td>
          <td><pre>k2 e. Config -> RAX e. ns (Regs) -> k2 e. Config /\ RAX e. ns (Regs)</pre></td>
        </tr>        <tr class="st">
          <td><a name="32"/>32</td>
          <td><a href="#30">30</a>, <a href="#31">31</a></td>
          <td><a href="mpi.html">mpi</a></td>
          <td><pre>k2 e. Config -> k2 e. Config /\ RAX e. ns (Regs)</pre></td>
        </tr>        <tr class="st">
          <td><a name="33"/>33</td>
          <td><a href="#29">29</a>, <a href="#32">32</a></td>
          <td><a href="ax_mp.html">ax_mp</a></td>
          <td><pre>k2 e. Config /\ ret e. ns (u64) -> k2 e. Config /\ RAX e. ns (Regs) /\ ret e. ns (u64)</pre></td>
        </tr>        <tr class="st">
          <td><a name="34"/>34</td>
          <td><a href="#28">28</a>, <a href="#33">33</a></td>
          <td><a href="syl.html">syl</a></td>
          <td><pre>k2 e. Config /\ ret e. ns (u64) -> setReg k2 (RAX) ret e. Config</pre></td>
        </tr>        <tr class="st">
          <td><a name="35"/>35</td>
          <td></td>
          <td><a href="opt0.html">opt0</a></td>
          <td><pre>0 e. Option (Exception)</pre></td>
        </tr>        <tr class="st">
          <td><a name="36"/>36</td>
          <td><a href="#35">35</a></td>
          <td><a href="a1i.html">a1i</a></td>
          <td><pre>k2 e. Config /\ ret e. ns (u64) -> 0 e. Option (Exception)</pre></td>
        </tr>        <tr class="st">
          <td><a name="37"/>37</td>
          <td><a href="#27">27</a>, <a href="#34">34</a>, <a href="#36">36</a></td>
          <td><a href="sylan.html">sylan</a></td>
          <td><pre>k2 e. Config /\ ret e. ns (u64) -> setException (setReg k2 (RAX) ret) 0 e. Config</pre></td>
        </tr>        <tr class="st">
          <td><a name="38"/>38</td>
          <td><a href="#37">37</a></td>
          <td><a href="anwr.html">anwr</a></td>
          <td><pre>ks = mkKS i x1 x2 x3 /\ readException x2 = suc (exSysCall) /\ ks e. KernelState /\ k3 = setException (setReg k2 (RAX) ret) 0 /\ (k2 e. Config /\ ret e. ns (u64)) ->
  setException (setReg k2 (RAX) ret) 0 e. Config</pre></td>
        </tr>        <tr class="st">
          <td><a name="39"/>39</td>
          <td><a href="#26">26</a>, <a href="#38">38</a></td>
          <td><a href="mpbird.html">mpbird</a></td>
          <td><pre>ks = mkKS i x1 x2 x3 /\ readException x2 = suc (exSysCall) /\ ks e. KernelState /\ k3 = setException (setReg k2 (RAX) ret) 0 /\ (k2 e. Config /\ ret e. ns (u64)) -> k3 e. Config</pre></td>
        </tr>        <tr class="st">
          <td><a name="40"/>40</td>
          <td><a href="#39">39</a></td>
          <td><a href="exp.html">exp</a></td>
          <td><pre>ks = mkKS i x1 x2 x3 /\ readException x2 = suc (exSysCall) /\ ks e. KernelState /\ k3 = setException (setReg k2 (RAX) ret) 0 -> k2 e. Config /\ ret e. ns (u64) -> k3 e. Config</pre></td>
        </tr>        <tr class="st">
          <td><a name="41"/>41</td>
          <td><a href="#40">40</a></td>
          <td><a href="anwll.html">anwll</a></td>
          <td><pre>ks = mkKS i x1 x2 x3 /\
    readException x2 = suc (exSysCall) /\
    ks e. KernelState /\
    k3 = setException (setReg k2 (RAX) ret) 0 /\
    (execOpen x2 ret /\ k2 = x2 /\ ks2 = mkKS i x1 k3 x3) /\
    (x2 e. Config /\ ret e. ns (u64)) ->
  k2 e. Config /\ ret e. ns (u64) ->
  k3 e. Config</pre></td>
        </tr>        <tr class="st">
          <td><a name="42"/>42</td>
          <td><a href="#24">24</a>, <a href="#41">41</a></td>
          <td><a href="mpd.html">mpd</a></td>
          <td><pre>ks = mkKS i x1 x2 x3 /\
    readException x2 = suc (exSysCall) /\
    ks e. KernelState /\
    k3 = setException (setReg k2 (RAX) ret) 0 /\
    (execOpen x2 ret /\ k2 = x2 /\ ks2 = mkKS i x1 k3 x3) /\
    (x2 e. Config /\ ret e. ns (u64)) ->
  k3 e. Config</pre></td>
        </tr>        <tr class="st">
          <td><a name="43"/>43</td>
          <td><a href="#15">15</a>, <a href="#42">42</a></td>
          <td><a href="iand.html">iand</a></td>
          <td><pre>ks = mkKS i x1 x2 x3 /\
    readException x2 = suc (exSysCall) /\
    ks e. KernelState /\
    k3 = setException (setReg k2 (RAX) ret) 0 /\
    (execOpen x2 ret /\ k2 = x2 /\ ks2 = mkKS i x1 k3 x3) /\
    (x2 e. Config /\ ret e. ns (u64)) ->
  i e. List (ns (u8)) /\ x1 e. List (ns (u8)) /\ k3 e. Config</pre></td>
        </tr>        <tr class="st">
          <td><a name="44"/>44</td>
          <td></td>
          <td><a href="setRegMem.html">setRegMem</a></td>
          <td><pre>getMemory (setReg k2 (RAX) ret) = getMemory k2</pre></td>
        </tr>        <tr class="st">
          <td><a name="45"/>45</td>
          <td></td>
          <td><a href="getMem_setException.html">getMem_setException</a></td>
          <td><pre>getMemory (setException (setReg k2 (RAX) ret) 0) = getMemory (setReg k2 (RAX) ret)</pre></td>
        </tr>        <tr class="st">
          <td><a name="46"/>46</td>
          <td></td>
          <td><a href="anllr.html">anllr</a></td>
          <td><pre>ks = mkKS i x1 x2 x3 /\
    readException x2 = suc (exSysCall) /\
    ks e. KernelState /\
    k3 = setException (setReg k2 (RAX) ret) 0 /\
    (execOpen x2 ret /\ k2 = x2 /\ ks2 = mkKS i x1 k3 x3) /\
    (x2 e. Config /\ ret e. ns (u64)) ->
  k3 = setException (setReg k2 (RAX) ret) 0</pre></td>
        </tr>        <tr class="st">
          <td><a name="47"/>47</td>
          <td><a href="#46">46</a></td>
          <td><a href="getMemoryeqd.html">getMemoryeqd</a></td>
          <td><pre>ks = mkKS i x1 x2 x3 /\
    readException x2 = suc (exSysCall) /\
    ks e. KernelState /\
    k3 = setException (setReg k2 (RAX) ret) 0 /\
    (execOpen x2 ret /\ k2 = x2 /\ ks2 = mkKS i x1 k3 x3) /\
    (x2 e. Config /\ ret e. ns (u64)) ->
  getMemory k3 = getMemory (setException (setReg k2 (RAX) ret) 0)</pre></td>
        </tr>        <tr class="st">
          <td><a name="48"/>48</td>
          <td><a href="#45">45</a>, <a href="#47">47</a></td>
          <td><a href="syl6eq.html">syl6eq</a></td>
          <td><pre>ks = mkKS i x1 x2 x3 /\
    readException x2 = suc (exSysCall) /\
    ks e. KernelState /\
    k3 = setException (setReg k2 (RAX) ret) 0 /\
    (execOpen x2 ret /\ k2 = x2 /\ ks2 = mkKS i x1 k3 x3) /\
    (x2 e. Config /\ ret e. ns (u64)) ->
  getMemory k3 = getMemory (setReg k2 (RAX) ret)</pre></td>
        </tr>        <tr class="st">
          <td><a name="49"/>49</td>
          <td><a href="#44">44</a>, <a href="#48">48</a></td>
          <td><a href="syl6eq.html">syl6eq</a></td>
          <td><pre>ks = mkKS i x1 x2 x3 /\
    readException x2 = suc (exSysCall) /\
    ks e. KernelState /\
    k3 = setException (setReg k2 (RAX) ret) 0 /\
    (execOpen x2 ret /\ k2 = x2 /\ ks2 = mkKS i x1 k3 x3) /\
    (x2 e. Config /\ ret e. ns (u64)) ->
  getMemory k3 = getMemory k2</pre></td>
        </tr>        <tr class="st">
          <td><a name="50"/>50</td>
          <td><a href="#49">49</a></td>
          <td><a href="PageMappingeqd.html">PageMappingeqd</a></td>
          <td><pre>ks = mkKS i x1 x2 x3 /\
    readException x2 = suc (exSysCall) /\
    ks e. KernelState /\
    k3 = setException (setReg k2 (RAX) ret) 0 /\
    (execOpen x2 ret /\ k2 = x2 /\ ks2 = mkKS i x1 k3 x3) /\
    (x2 e. Config /\ ret e. ns (u64)) ->
  PageMapping (getMemory k3) == PageMapping (getMemory k2)</pre></td>
        </tr>        <tr class="st">
          <td><a name="51"/>51</td>
          <td><a href="#50">50</a></td>
          <td><a href="eleq2d.html">eleq2d</a></td>
          <td><pre>ks = mkKS i x1 x2 x3 /\
    readException x2 = suc (exSysCall) /\
    ks e. KernelState /\
    k3 = setException (setReg k2 (RAX) ret) 0 /\
    (execOpen x2 ret /\ k2 = x2 /\ ks2 = mkKS i x1 k3 x3) /\
    (x2 e. Config /\ ret e. ns (u64)) ->
  (x3 e. PageMapping (getMemory k3) <-> x3 e. PageMapping (getMemory k2))</pre></td>
        </tr>        <tr class="st">
          <td><a name="52"/>52</td>
          <td><a href="#18">18</a></td>
          <td><a href="getMemoryeqd.html">getMemoryeqd</a></td>
          <td><pre>ks = mkKS i x1 x2 x3 /\
    readException x2 = suc (exSysCall) /\
    ks e. KernelState /\
    k3 = setException (setReg k2 (RAX) ret) 0 /\
    (execOpen x2 ret /\ k2 = x2 /\ ks2 = mkKS i x1 k3 x3) /\
    (x2 e. Config /\ ret e. ns (u64)) ->
  getMemory k2 = getMemory x2</pre></td>
        </tr>        <tr class="st">
          <td><a name="53"/>53</td>
          <td><a href="#52">52</a></td>
          <td><a href="PageMappingeqd.html">PageMappingeqd</a></td>
          <td><pre>ks = mkKS i x1 x2 x3 /\
    readException x2 = suc (exSysCall) /\
    ks e. KernelState /\
    k3 = setException (setReg k2 (RAX) ret) 0 /\
    (execOpen x2 ret /\ k2 = x2 /\ ks2 = mkKS i x1 k3 x3) /\
    (x2 e. Config /\ ret e. ns (u64)) ->
  PageMapping (getMemory k2) == PageMapping (getMemory x2)</pre></td>
        </tr>        <tr class="st">
          <td><a name="54"/>54</td>
          <td><a href="#53">53</a></td>
          <td><a href="eleq2d.html">eleq2d</a></td>
          <td><pre>ks = mkKS i x1 x2 x3 /\
    readException x2 = suc (exSysCall) /\
    ks e. KernelState /\
    k3 = setException (setReg k2 (RAX) ret) 0 /\
    (execOpen x2 ret /\ k2 = x2 /\ ks2 = mkKS i x1 k3 x3) /\
    (x2 e. Config /\ ret e. ns (u64)) ->
  (x3 e. PageMapping (getMemory k2) <-> x3 e. PageMapping (getMemory x2))</pre></td>
        </tr>        <tr class="st">
          <td><a name="55"/>55</td>
          <td><a href="#12">12</a></td>
          <td><a href="anrd.html">anrd</a></td>
          <td><pre>ks = mkKS i x1 x2 x3 /\ readException x2 = suc (exSysCall) /\ ks e. KernelState /\ k3 = setException (setReg k2 (RAX) ret) 0 -> x3 e. PageMapping (getMemory x2)</pre></td>
        </tr>        <tr class="st">
          <td><a name="56"/>56</td>
          <td><a href="#55">55</a></td>
          <td><a href="anwll.html">anwll</a></td>
          <td><pre>ks = mkKS i x1 x2 x3 /\
    readException x2 = suc (exSysCall) /\
    ks e. KernelState /\
    k3 = setException (setReg k2 (RAX) ret) 0 /\
    (execOpen x2 ret /\ k2 = x2 /\ ks2 = mkKS i x1 k3 x3) /\
    (x2 e. Config /\ ret e. ns (u64)) ->
  x3 e. PageMapping (getMemory x2)</pre></td>
        </tr>        <tr class="st">
          <td><a name="57"/>57</td>
          <td><a href="#54">54</a>, <a href="#56">56</a></td>
          <td><a href="mpbird.html">mpbird</a></td>
          <td><pre>ks = mkKS i x1 x2 x3 /\
    readException x2 = suc (exSysCall) /\
    ks e. KernelState /\
    k3 = setException (setReg k2 (RAX) ret) 0 /\
    (execOpen x2 ret /\ k2 = x2 /\ ks2 = mkKS i x1 k3 x3) /\
    (x2 e. Config /\ ret e. ns (u64)) ->
  x3 e. PageMapping (getMemory k2)</pre></td>
        </tr>        <tr class="st">
          <td><a name="58"/>58</td>
          <td><a href="#51">51</a>, <a href="#57">57</a></td>
          <td><a href="mpbird.html">mpbird</a></td>
          <td><pre>ks = mkKS i x1 x2 x3 /\
    readException x2 = suc (exSysCall) /\
    ks e. KernelState /\
    k3 = setException (setReg k2 (RAX) ret) 0 /\
    (execOpen x2 ret /\ k2 = x2 /\ ks2 = mkKS i x1 k3 x3) /\
    (x2 e. Config /\ ret e. ns (u64)) ->
  x3 e. PageMapping (getMemory k3)</pre></td>
        </tr>        <tr class="st">
          <td><a name="59"/>59</td>
          <td><a href="#43">43</a>, <a href="#58">58</a></td>
          <td><a href="iand.html">iand</a></td>
          <td><pre>ks = mkKS i x1 x2 x3 /\
    readException x2 = suc (exSysCall) /\
    ks e. KernelState /\
    k3 = setException (setReg k2 (RAX) ret) 0 /\
    (execOpen x2 ret /\ k2 = x2 /\ ks2 = mkKS i x1 k3 x3) /\
    (x2 e. Config /\ ret e. ns (u64)) ->
  i e. List (ns (u8)) /\ x1 e. List (ns (u8)) /\ k3 e. Config /\ x3 e. PageMapping (getMemory k3)</pre></td>
        </tr>        <tr class="st">
          <td><a name="60"/>60</td>
          <td><a href="#6">6</a>, <a href="#59">59</a></td>
          <td><a href="mpand.html">mpand</a></td>
          <td><pre>ks = mkKS i x1 x2 x3 /\ readException x2 = suc (exSysCall) /\ ks e. KernelState /\ k3 = setException (setReg k2 (RAX) ret) 0 /\ (execOpen x2 ret /\ k2 = x2 /\ ks2 = mkKS i x1 k3 x3) ->
  i e. List (ns (u8)) /\ x1 e. List (ns (u8)) /\ k3 e. Config /\ x3 e. PageMapping (getMemory k3)</pre></td>
        </tr>        <tr class="st">
          <td><a name="61"/>61</td>
          <td><a href="#3">3</a>, <a href="#60">60</a></td>
          <td><a href="sylibr.html">sylibr</a></td>
          <td><pre>ks = mkKS i x1 x2 x3 /\ readException x2 = suc (exSysCall) /\ ks e. KernelState /\ k3 = setException (setReg k2 (RAX) ret) 0 /\ (execOpen x2 ret /\ k2 = x2 /\ ks2 = mkKS i x1 k3 x3) ->
  mkKS i x1 k3 x3 e. KernelState</pre></td>
        </tr>        <tr class="st">
          <td><a name="62"/>62</td>
          <td><a href="#2">2</a>, <a href="#61">61</a></td>
          <td><a href="mpbird.html">mpbird</a></td>
          <td><pre>ks = mkKS i x1 x2 x3 /\ readException x2 = suc (exSysCall) /\ ks e. KernelState /\ k3 = setException (setReg k2 (RAX) ret) 0 /\ (execOpen x2 ret /\ k2 = x2 /\ ks2 = mkKS i x1 k3 x3) ->
  ks2 e. KernelState</pre></td>
        </tr>        <tr class="st">
          <td><a name="63"/>63</td>
          <td><a href="#62">62</a></td>
          <td><a href="exp.html">exp</a></td>
          <td><pre>ks = mkKS i x1 x2 x3 /\ readException x2 = suc (exSysCall) /\ ks e. KernelState /\ k3 = setException (setReg k2 (RAX) ret) 0 ->
  execOpen x2 ret /\ k2 = x2 /\ ks2 = mkKS i x1 k3 x3 ->
  ks2 e. KernelState</pre></td>
        </tr>        <tr class="st">
          <td><a name="64"/>64</td>
          <td></td>
          <td><a href="anrr.html">anrr</a></td>
          <td><pre>ks = mkKS i x1 x2 x3 /\ readException x2 = suc (exSysCall) /\ ks e. KernelState /\ k3 = setException (setReg k2 (RAX) ret) 0 /\ (execRead i x2 x4 k2 ret /\ ks2 = mkKS x4 x1 k3 x3) ->
  ks2 = mkKS x4 x1 k3 x3</pre></td>
        </tr>        <tr class="st">
          <td><a name="65"/>65</td>
          <td><a href="#64">64</a></td>
          <td><a href="eleq1d.html">eleq1d</a></td>
          <td><pre>ks = mkKS i x1 x2 x3 /\ readException x2 = suc (exSysCall) /\ ks e. KernelState /\ k3 = setException (setReg k2 (RAX) ret) 0 /\ (execRead i x2 x4 k2 ret /\ ks2 = mkKS x4 x1 k3 x3) ->
  (ks2 e. KernelState <-> mkKS x4 x1 k3 x3 e. KernelState)</pre></td>
        </tr>        <tr class="st">
          <td><a name="66"/>66</td>
          <td></td>
          <td><a href="mkKS_T.html">mkKS_T</a></td>
          <td><pre>mkKS x4 x1 k3 x3 e. KernelState <-> x4 e. List (ns (u8)) /\ x1 e. List (ns (u8)) /\ k3 e. Config /\ x3 e. PageMapping (getMemory k3)</pre></td>
        </tr>        <tr class="st">
          <td><a name="67"/>67</td>
          <td></td>
          <td><a href="execReadT2.html">execReadT2</a></td>
          <td><pre>execRead i x2 x4 k2 ret -> i e. List (ns (u8)) /\ x2 e. Config /\ x4 e. List (ns (u8)) /\ k2 e. Config /\ ret e. ns (u64) /\ PageMapping (getMemory x2) C_ PageMapping (getMemory k2)</pre></td>
        </tr>        <tr class="st">
          <td><a name="68"/>68</td>
          <td><a href="#67">67</a></td>
          <td><a href="anwl.html">anwl</a></td>
          <td><pre>execRead i x2 x4 k2 ret /\ ks2 = mkKS x4 x1 k3 x3 ->
  i e. List (ns (u8)) /\ x2 e. Config /\ x4 e. List (ns (u8)) /\ k2 e. Config /\ ret e. ns (u64) /\ PageMapping (getMemory x2) C_ PageMapping (getMemory k2)</pre></td>
        </tr>        <tr class="st">
          <td><a name="69"/>69</td>
          <td><a href="#68">68</a></td>
          <td><a href="anwr.html">anwr</a></td>
          <td><pre>ks = mkKS i x1 x2 x3 /\ readException x2 = suc (exSysCall) /\ ks e. KernelState /\ k3 = setException (setReg k2 (RAX) ret) 0 /\ (execRead i x2 x4 k2 ret /\ ks2 = mkKS x4 x1 k3 x3) ->
  i e. List (ns (u8)) /\ x2 e. Config /\ x4 e. List (ns (u8)) /\ k2 e. Config /\ ret e. ns (u64) /\ PageMapping (getMemory x2) C_ PageMapping (getMemory k2)</pre></td>
        </tr>        <tr class="st">
          <td><a name="70"/>70</td>
          <td></td>
          <td><a href="an3lr.html">an3lr</a></td>
          <td><pre>i e. List (ns (u8)) /\ x2 e. Config /\ x4 e. List (ns (u8)) /\ k2 e. Config /\ ret e. ns (u64) /\ PageMapping (getMemory x2) C_ PageMapping (getMemory k2) -> x4 e. List (ns (u8))</pre></td>
        </tr>        <tr class="st">
          <td><a name="71"/>71</td>
          <td><a href="#70">70</a></td>
          <td><a href="anwr.html">anwr</a></td>
          <td><pre>ks = mkKS i x1 x2 x3 /\
    readException x2 = suc (exSysCall) /\
    ks e. KernelState /\
    k3 = setException (setReg k2 (RAX) ret) 0 /\
    (execRead i x2 x4 k2 ret /\ ks2 = mkKS x4 x1 k3 x3) /\
    (i e. List (ns (u8)) /\ x2 e. Config /\ x4 e. List (ns (u8)) /\ k2 e. Config /\ ret e. ns (u64) /\ PageMapping (getMemory x2) C_ PageMapping (getMemory k2)) ->
  x4 e. List (ns (u8))</pre></td>
        </tr>        <tr class="st">
          <td><a name="72"/>72</td>
          <td></td>
          <td><a href="anllr.html">anllr</a></td>
          <td><pre>i e. List (ns (u8)) /\ x1 e. List (ns (u8)) /\ x2 e. Config /\ x3 e. PageMapping (getMemory x2) -> x1 e. List (ns (u8))</pre></td>
        </tr>        <tr class="st">
          <td><a name="73"/>73</td>
          <td><a href="#12">12</a>, <a href="#72">72</a></td>
          <td><a href="rsyl.html">rsyl</a></td>
          <td><pre>ks = mkKS i x1 x2 x3 /\ readException x2 = suc (exSysCall) /\ ks e. KernelState /\ k3 = setException (setReg k2 (RAX) ret) 0 -> x1 e. List (ns (u8))</pre></td>
        </tr>        <tr class="st">
          <td><a name="74"/>74</td>
          <td><a href="#73">73</a></td>
          <td><a href="anwll.html">anwll</a></td>
          <td><pre>ks = mkKS i x1 x2 x3 /\
    readException x2 = suc (exSysCall) /\
    ks e. KernelState /\
    k3 = setException (setReg k2 (RAX) ret) 0 /\
    (execRead i x2 x4 k2 ret /\ ks2 = mkKS x4 x1 k3 x3) /\
    (i e. List (ns (u8)) /\ x2 e. Config /\ x4 e. List (ns (u8)) /\ k2 e. Config /\ ret e. ns (u64) /\ PageMapping (getMemory x2) C_ PageMapping (getMemory k2)) ->
  x1 e. List (ns (u8))</pre></td>
        </tr>        <tr class="st">
          <td><a name="75"/>75</td>
          <td><a href="#71">71</a>, <a href="#74">74</a></td>
          <td><a href="iand.html">iand</a></td>
          <td><pre>ks = mkKS i x1 x2 x3 /\
    readException x2 = suc (exSysCall) /\
    ks e. KernelState /\
    k3 = setException (setReg k2 (RAX) ret) 0 /\
    (execRead i x2 x4 k2 ret /\ ks2 = mkKS x4 x1 k3 x3) /\
    (i e. List (ns (u8)) /\ x2 e. Config /\ x4 e. List (ns (u8)) /\ k2 e. Config /\ ret e. ns (u64) /\ PageMapping (getMemory x2) C_ PageMapping (getMemory k2)) ->
  x4 e. List (ns (u8)) /\ x1 e. List (ns (u8))</pre></td>
        </tr>        <tr class="st">
          <td><a name="76"/>76</td>
          <td></td>
          <td><a href="anllr.html">anllr</a></td>
          <td><pre>i e. List (ns (u8)) /\ x2 e. Config /\ x4 e. List (ns (u8)) /\ k2 e. Config /\ ret e. ns (u64) /\ PageMapping (getMemory x2) C_ PageMapping (getMemory k2) -> k2 e. Config</pre></td>
        </tr>        <tr class="st">
          <td><a name="77"/>77</td>
          <td><a href="#76">76</a></td>
          <td><a href="anwr.html">anwr</a></td>
          <td><pre>ks = mkKS i x1 x2 x3 /\
    readException x2 = suc (exSysCall) /\
    ks e. KernelState /\
    k3 = setException (setReg k2 (RAX) ret) 0 /\
    (execRead i x2 x4 k2 ret /\ ks2 = mkKS x4 x1 k3 x3) /\
    (i e. List (ns (u8)) /\ x2 e. Config /\ x4 e. List (ns (u8)) /\ k2 e. Config /\ ret e. ns (u64) /\ PageMapping (getMemory x2) C_ PageMapping (getMemory k2)) ->
  k2 e. Config</pre></td>
        </tr>        <tr class="st">
          <td><a name="78"/>78</td>
          <td></td>
          <td><a href="anlr.html">anlr</a></td>
          <td><pre>i e. List (ns (u8)) /\ x2 e. Config /\ x4 e. List (ns (u8)) /\ k2 e. Config /\ ret e. ns (u64) /\ PageMapping (getMemory x2) C_ PageMapping (getMemory k2) -> ret e. ns (u64)</pre></td>
        </tr>        <tr class="st">
          <td><a name="79"/>79</td>
          <td><a href="#78">78</a></td>
          <td><a href="anwr.html">anwr</a></td>
          <td><pre>ks = mkKS i x1 x2 x3 /\
    readException x2 = suc (exSysCall) /\
    ks e. KernelState /\
    k3 = setException (setReg k2 (RAX) ret) 0 /\
    (execRead i x2 x4 k2 ret /\ ks2 = mkKS x4 x1 k3 x3) /\
    (i e. List (ns (u8)) /\ x2 e. Config /\ x4 e. List (ns (u8)) /\ k2 e. Config /\ ret e. ns (u64) /\ PageMapping (getMemory x2) C_ PageMapping (getMemory k2)) ->
  ret e. ns (u64)</pre></td>
        </tr>        <tr class="st">
          <td><a name="80"/>80</td>
          <td><a href="#77">77</a>, <a href="#79">79</a></td>
          <td><a href="iand.html">iand</a></td>
          <td><pre>ks = mkKS i x1 x2 x3 /\
    readException x2 = suc (exSysCall) /\
    ks e. KernelState /\
    k3 = setException (setReg k2 (RAX) ret) 0 /\
    (execRead i x2 x4 k2 ret /\ ks2 = mkKS x4 x1 k3 x3) /\
    (i e. List (ns (u8)) /\ x2 e. Config /\ x4 e. List (ns (u8)) /\ k2 e. Config /\ ret e. ns (u64) /\ PageMapping (getMemory x2) C_ PageMapping (getMemory k2)) ->
  k2 e. Config /\ ret e. ns (u64)</pre></td>
        </tr>        <tr class="st">
          <td><a name="81"/>81</td>
          <td><a href="#40">40</a></td>
          <td><a href="anwll.html">anwll</a></td>
          <td><pre>ks = mkKS i x1 x2 x3 /\
    readException x2 = suc (exSysCall) /\
    ks e. KernelState /\
    k3 = setException (setReg k2 (RAX) ret) 0 /\
    (execRead i x2 x4 k2 ret /\ ks2 = mkKS x4 x1 k3 x3) /\
    (i e. List (ns (u8)) /\ x2 e. Config /\ x4 e. List (ns (u8)) /\ k2 e. Config /\ ret e. ns (u64) /\ PageMapping (getMemory x2) C_ PageMapping (getMemory k2)) ->
  k2 e. Config /\ ret e. ns (u64) ->
  k3 e. Config</pre></td>
        </tr>        <tr class="st">
          <td><a name="82"/>82</td>
          <td><a href="#80">80</a>, <a href="#81">81</a></td>
          <td><a href="mpd.html">mpd</a></td>
          <td><pre>ks = mkKS i x1 x2 x3 /\
    readException x2 = suc (exSysCall) /\
    ks e. KernelState /\
    k3 = setException (setReg k2 (RAX) ret) 0 /\
    (execRead i x2 x4 k2 ret /\ ks2 = mkKS x4 x1 k3 x3) /\
    (i e. List (ns (u8)) /\ x2 e. Config /\ x4 e. List (ns (u8)) /\ k2 e. Config /\ ret e. ns (u64) /\ PageMapping (getMemory x2) C_ PageMapping (getMemory k2)) ->
  k3 e. Config</pre></td>
        </tr>        <tr class="st">
          <td><a name="83"/>83</td>
          <td><a href="#75">75</a>, <a href="#82">82</a></td>
          <td><a href="iand.html">iand</a></td>
          <td><pre>ks = mkKS i x1 x2 x3 /\
    readException x2 = suc (exSysCall) /\
    ks e. KernelState /\
    k3 = setException (setReg k2 (RAX) ret) 0 /\
    (execRead i x2 x4 k2 ret /\ ks2 = mkKS x4 x1 k3 x3) /\
    (i e. List (ns (u8)) /\ x2 e. Config /\ x4 e. List (ns (u8)) /\ k2 e. Config /\ ret e. ns (u64) /\ PageMapping (getMemory x2) C_ PageMapping (getMemory k2)) ->
  x4 e. List (ns (u8)) /\ x1 e. List (ns (u8)) /\ k3 e. Config</pre></td>
        </tr>        <tr class="st">
          <td><a name="84"/>84</td>
          <td></td>
          <td><a href="anllr.html">anllr</a></td>
          <td><pre>ks = mkKS i x1 x2 x3 /\
    readException x2 = suc (exSysCall) /\
    ks e. KernelState /\
    k3 = setException (setReg k2 (RAX) ret) 0 /\
    (execRead i x2 x4 k2 ret /\ ks2 = mkKS x4 x1 k3 x3) /\
    (i e. List (ns (u8)) /\ x2 e. Config /\ x4 e. List (ns (u8)) /\ k2 e. Config /\ ret e. ns (u64) /\ PageMapping (getMemory x2) C_ PageMapping (getMemory k2)) ->
  k3 = setException (setReg k2 (RAX) ret) 0</pre></td>
        </tr>        <tr class="st">
          <td><a name="85"/>85</td>
          <td><a href="#84">84</a></td>
          <td><a href="getMemoryeqd.html">getMemoryeqd</a></td>
          <td><pre>ks = mkKS i x1 x2 x3 /\
    readException x2 = suc (exSysCall) /\
    ks e. KernelState /\
    k3 = setException (setReg k2 (RAX) ret) 0 /\
    (execRead i x2 x4 k2 ret /\ ks2 = mkKS x4 x1 k3 x3) /\
    (i e. List (ns (u8)) /\ x2 e. Config /\ x4 e. List (ns (u8)) /\ k2 e. Config /\ ret e. ns (u64) /\ PageMapping (getMemory x2) C_ PageMapping (getMemory k2)) ->
  getMemory k3 = getMemory (setException (setReg k2 (RAX) ret) 0)</pre></td>
        </tr>        <tr class="st">
          <td><a name="86"/>86</td>
          <td><a href="#45">45</a>, <a href="#85">85</a></td>
          <td><a href="syl6eq.html">syl6eq</a></td>
          <td><pre>ks = mkKS i x1 x2 x3 /\
    readException x2 = suc (exSysCall) /\
    ks e. KernelState /\
    k3 = setException (setReg k2 (RAX) ret) 0 /\
    (execRead i x2 x4 k2 ret /\ ks2 = mkKS x4 x1 k3 x3) /\
    (i e. List (ns (u8)) /\ x2 e. Config /\ x4 e. List (ns (u8)) /\ k2 e. Config /\ ret e. ns (u64) /\ PageMapping (getMemory x2) C_ PageMapping (getMemory k2)) ->
  getMemory k3 = getMemory (setReg k2 (RAX) ret)</pre></td>
        </tr>        <tr class="st">
          <td><a name="87"/>87</td>
          <td><a href="#44">44</a>, <a href="#86">86</a></td>
          <td><a href="syl6eq.html">syl6eq</a></td>
          <td><pre>ks = mkKS i x1 x2 x3 /\
    readException x2 = suc (exSysCall) /\
    ks e. KernelState /\
    k3 = setException (setReg k2 (RAX) ret) 0 /\
    (execRead i x2 x4 k2 ret /\ ks2 = mkKS x4 x1 k3 x3) /\
    (i e. List (ns (u8)) /\ x2 e. Config /\ x4 e. List (ns (u8)) /\ k2 e. Config /\ ret e. ns (u64) /\ PageMapping (getMemory x2) C_ PageMapping (getMemory k2)) ->
  getMemory k3 = getMemory k2</pre></td>
        </tr>        <tr class="st">
          <td><a name="88"/>88</td>
          <td><a href="#87">87</a></td>
          <td><a href="PageMappingeqd.html">PageMappingeqd</a></td>
          <td><pre>ks = mkKS i x1 x2 x3 /\
    readException x2 = suc (exSysCall) /\
    ks e. KernelState /\
    k3 = setException (setReg k2 (RAX) ret) 0 /\
    (execRead i x2 x4 k2 ret /\ ks2 = mkKS x4 x1 k3 x3) /\
    (i e. List (ns (u8)) /\ x2 e. Config /\ x4 e. List (ns (u8)) /\ k2 e. Config /\ ret e. ns (u64) /\ PageMapping (getMemory x2) C_ PageMapping (getMemory k2)) ->
  PageMapping (getMemory k3) == PageMapping (getMemory k2)</pre></td>
        </tr>        <tr class="st">
          <td><a name="89"/>89</td>
          <td><a href="#88">88</a></td>
          <td><a href="eleq2d.html">eleq2d</a></td>
          <td><pre>ks = mkKS i x1 x2 x3 /\
    readException x2 = suc (exSysCall) /\
    ks e. KernelState /\
    k3 = setException (setReg k2 (RAX) ret) 0 /\
    (execRead i x2 x4 k2 ret /\ ks2 = mkKS x4 x1 k3 x3) /\
    (i e. List (ns (u8)) /\ x2 e. Config /\ x4 e. List (ns (u8)) /\ k2 e. Config /\ ret e. ns (u64) /\ PageMapping (getMemory x2) C_ PageMapping (getMemory k2)) ->
  (x3 e. PageMapping (getMemory k3) <-> x3 e. PageMapping (getMemory k2))</pre></td>
        </tr>        <tr class="st">
          <td><a name="90"/>90</td>
          <td></td>
          <td><a href="anrr.html">anrr</a></td>
          <td><pre>ks = mkKS i x1 x2 x3 /\
    readException x2 = suc (exSysCall) /\
    ks e. KernelState /\
    k3 = setException (setReg k2 (RAX) ret) 0 /\
    (execRead i x2 x4 k2 ret /\ ks2 = mkKS x4 x1 k3 x3) /\
    (i e. List (ns (u8)) /\ x2 e. Config /\ x4 e. List (ns (u8)) /\ k2 e. Config /\ ret e. ns (u64) /\ PageMapping (getMemory x2) C_ PageMapping (getMemory k2)) ->
  PageMapping (getMemory x2) C_ PageMapping (getMemory k2)</pre></td>
        </tr>        <tr class="st">
          <td><a name="91"/>91</td>
          <td><a href="#55">55</a></td>
          <td><a href="anwll.html">anwll</a></td>
          <td><pre>ks = mkKS i x1 x2 x3 /\
    readException x2 = suc (exSysCall) /\
    ks e. KernelState /\
    k3 = setException (setReg k2 (RAX) ret) 0 /\
    (execRead i x2 x4 k2 ret /\ ks2 = mkKS x4 x1 k3 x3) /\
    (i e. List (ns (u8)) /\ x2 e. Config /\ x4 e. List (ns (u8)) /\ k2 e. Config /\ ret e. ns (u64) /\ PageMapping (getMemory x2) C_ PageMapping (getMemory k2)) ->
  x3 e. PageMapping (getMemory x2)</pre></td>
        </tr>        <tr class="st">
          <td><a name="92"/>92</td>
          <td><a href="#90">90</a>, <a href="#91">91</a></td>
          <td><a href="sseld.html">sseld</a></td>
          <td><pre>ks = mkKS i x1 x2 x3 /\
    readException x2 = suc (exSysCall) /\
    ks e. KernelState /\
    k3 = setException (setReg k2 (RAX) ret) 0 /\
    (execRead i x2 x4 k2 ret /\ ks2 = mkKS x4 x1 k3 x3) /\
    (i e. List (ns (u8)) /\ x2 e. Config /\ x4 e. List (ns (u8)) /\ k2 e. Config /\ ret e. ns (u64) /\ PageMapping (getMemory x2) C_ PageMapping (getMemory k2)) ->
  x3 e. PageMapping (getMemory k2)</pre></td>
        </tr>        <tr class="st">
          <td><a name="93"/>93</td>
          <td><a href="#89">89</a>, <a href="#92">92</a></td>
          <td><a href="mpbird.html">mpbird</a></td>
          <td><pre>ks = mkKS i x1 x2 x3 /\
    readException x2 = suc (exSysCall) /\
    ks e. KernelState /\
    k3 = setException (setReg k2 (RAX) ret) 0 /\
    (execRead i x2 x4 k2 ret /\ ks2 = mkKS x4 x1 k3 x3) /\
    (i e. List (ns (u8)) /\ x2 e. Config /\ x4 e. List (ns (u8)) /\ k2 e. Config /\ ret e. ns (u64) /\ PageMapping (getMemory x2) C_ PageMapping (getMemory k2)) ->
  x3 e. PageMapping (getMemory k3)</pre></td>
        </tr>        <tr class="st">
          <td><a name="94"/>94</td>
          <td><a href="#83">83</a>, <a href="#93">93</a></td>
          <td><a href="iand.html">iand</a></td>
          <td><pre>ks = mkKS i x1 x2 x3 /\
    readException x2 = suc (exSysCall) /\
    ks e. KernelState /\
    k3 = setException (setReg k2 (RAX) ret) 0 /\
    (execRead i x2 x4 k2 ret /\ ks2 = mkKS x4 x1 k3 x3) /\
    (i e. List (ns (u8)) /\ x2 e. Config /\ x4 e. List (ns (u8)) /\ k2 e. Config /\ ret e. ns (u64) /\ PageMapping (getMemory x2) C_ PageMapping (getMemory k2)) ->
  x4 e. List (ns (u8)) /\ x1 e. List (ns (u8)) /\ k3 e. Config /\ x3 e. PageMapping (getMemory k3)</pre></td>
        </tr>        <tr class="st">
          <td><a name="95"/>95</td>
          <td><a href="#69">69</a>, <a href="#94">94</a></td>
          <td><a href="mpand.html">mpand</a></td>
          <td><pre>ks = mkKS i x1 x2 x3 /\ readException x2 = suc (exSysCall) /\ ks e. KernelState /\ k3 = setException (setReg k2 (RAX) ret) 0 /\ (execRead i x2 x4 k2 ret /\ ks2 = mkKS x4 x1 k3 x3) ->
  x4 e. List (ns (u8)) /\ x1 e. List (ns (u8)) /\ k3 e. Config /\ x3 e. PageMapping (getMemory k3)</pre></td>
        </tr>        <tr class="st">
          <td><a name="96"/>96</td>
          <td><a href="#66">66</a>, <a href="#95">95</a></td>
          <td><a href="sylibr.html">sylibr</a></td>
          <td><pre>ks = mkKS i x1 x2 x3 /\ readException x2 = suc (exSysCall) /\ ks e. KernelState /\ k3 = setException (setReg k2 (RAX) ret) 0 /\ (execRead i x2 x4 k2 ret /\ ks2 = mkKS x4 x1 k3 x3) ->
  mkKS x4 x1 k3 x3 e. KernelState</pre></td>
        </tr>        <tr class="st">
          <td><a name="97"/>97</td>
          <td><a href="#65">65</a>, <a href="#96">96</a></td>
          <td><a href="mpbird.html">mpbird</a></td>
          <td><pre>ks = mkKS i x1 x2 x3 /\ readException x2 = suc (exSysCall) /\ ks e. KernelState /\ k3 = setException (setReg k2 (RAX) ret) 0 /\ (execRead i x2 x4 k2 ret /\ ks2 = mkKS x4 x1 k3 x3) ->
  ks2 e. KernelState</pre></td>
        </tr>        <tr class="st">
          <td><a name="98"/>98</td>
          <td><a href="#97">97</a></td>
          <td><a href="eexda.html">eexda</a></td>
          <td><pre>ks = mkKS i x1 x2 x3 /\ readException x2 = suc (exSysCall) /\ ks e. KernelState /\ k3 = setException (setReg k2 (RAX) ret) 0 ->
  E. x4 (execRead i x2 x4 k2 ret /\ ks2 = mkKS x4 x1 k3 x3) ->
  ks2 e. KernelState</pre></td>
        </tr>        <tr class="st">
          <td><a name="99"/>99</td>
          <td><a href="#63">63</a>, <a href="#98">98</a></td>
          <td><a href="eord.html">eord</a></td>
          <td><pre>ks = mkKS i x1 x2 x3 /\ readException x2 = suc (exSysCall) /\ ks e. KernelState /\ k3 = setException (setReg k2 (RAX) ret) 0 ->
  execOpen x2 ret /\ k2 = x2 /\ ks2 = mkKS i x1 k3 x3 \/ E. x4 (execRead i x2 x4 k2 ret /\ ks2 = mkKS x4 x1 k3 x3) ->
  ks2 e. KernelState</pre></td>
        </tr>        <tr class="st">
          <td><a name="100"/>100</td>
          <td></td>
          <td><a href="anrr.html">anrr</a></td>
          <td><pre>ks = mkKS i x1 x2 x3 /\ readException x2 = suc (exSysCall) /\ ks e. KernelState /\ k3 = setException (setReg k2 (RAX) ret) 0 /\ (execWrite x1 x2 x5 ret /\ k2 = x2 /\ ks2 = mkKS i x5 k3 x3) ->
  ks2 = mkKS i x5 k3 x3</pre></td>
        </tr>        <tr class="st">
          <td><a name="101"/>101</td>
          <td><a href="#100">100</a></td>
          <td><a href="eleq1d.html">eleq1d</a></td>
          <td><pre>ks = mkKS i x1 x2 x3 /\ readException x2 = suc (exSysCall) /\ ks e. KernelState /\ k3 = setException (setReg k2 (RAX) ret) 0 /\ (execWrite x1 x2 x5 ret /\ k2 = x2 /\ ks2 = mkKS i x5 k3 x3) ->
  (ks2 e. KernelState <-> mkKS i x5 k3 x3 e. KernelState)</pre></td>
        </tr>        <tr class="st">
          <td><a name="102"/>102</td>
          <td></td>
          <td><a href="mkKS_T.html">mkKS_T</a></td>
          <td><pre>mkKS i x5 k3 x3 e. KernelState <-> i e. List (ns (u8)) /\ x5 e. List (ns (u8)) /\ k3 e. Config /\ x3 e. PageMapping (getMemory k3)</pre></td>
        </tr>        <tr class="st">
          <td><a name="103"/>103</td>
          <td></td>
          <td><a href="execWriteT.html">execWriteT</a></td>
          <td><pre>execWrite x1 x2 x5 ret -> x1 e. List (ns (u8)) /\ x2 e. Config /\ x5 e. List (ns (u8)) /\ ret e. ns (u64)</pre></td>
        </tr>        <tr class="st">
          <td><a name="104"/>104</td>
          <td><a href="#103">103</a></td>
          <td><a href="anwll.html">anwll</a></td>
          <td><pre>execWrite x1 x2 x5 ret /\ k2 = x2 /\ ks2 = mkKS i x5 k3 x3 -> x1 e. List (ns (u8)) /\ x2 e. Config /\ x5 e. List (ns (u8)) /\ ret e. ns (u64)</pre></td>
        </tr>        <tr class="st">
          <td><a name="105"/>105</td>
          <td><a href="#104">104</a></td>
          <td><a href="anwr.html">anwr</a></td>
          <td><pre>ks = mkKS i x1 x2 x3 /\ readException x2 = suc (exSysCall) /\ ks e. KernelState /\ k3 = setException (setReg k2 (RAX) ret) 0 /\ (execWrite x1 x2 x5 ret /\ k2 = x2 /\ ks2 = mkKS i x5 k3 x3) ->
  x1 e. List (ns (u8)) /\ x2 e. Config /\ x5 e. List (ns (u8)) /\ ret e. ns (u64)</pre></td>
        </tr>        <tr class="st">
          <td><a name="106"/>106</td>
          <td></td>
          <td><a href="an3l.html">an3l</a></td>
          <td><pre>i e. List (ns (u8)) /\ x1 e. List (ns (u8)) /\ x2 e. Config /\ x3 e. PageMapping (getMemory x2) -> i e. List (ns (u8))</pre></td>
        </tr>        <tr class="st">
          <td><a name="107"/>107</td>
          <td><a href="#12">12</a>, <a href="#106">106</a></td>
          <td><a href="rsyl.html">rsyl</a></td>
          <td><pre>ks = mkKS i x1 x2 x3 /\ readException x2 = suc (exSysCall) /\ ks e. KernelState /\ k3 = setException (setReg k2 (RAX) ret) 0 -> i e. List (ns (u8))</pre></td>
        </tr>        <tr class="st">
          <td><a name="108"/>108</td>
          <td><a href="#107">107</a></td>
          <td><a href="anwll.html">anwll</a></td>
          <td><pre>ks = mkKS i x1 x2 x3 /\
    readException x2 = suc (exSysCall) /\
    ks e. KernelState /\
    k3 = setException (setReg k2 (RAX) ret) 0 /\
    (execWrite x1 x2 x5 ret /\ k2 = x2 /\ ks2 = mkKS i x5 k3 x3) /\
    (x1 e. List (ns (u8)) /\ x2 e. Config /\ x5 e. List (ns (u8)) /\ ret e. ns (u64)) ->
  i e. List (ns (u8))</pre></td>
        </tr>        <tr class="st">
          <td><a name="109"/>109</td>
          <td></td>
          <td><a href="anlr.html">anlr</a></td>
          <td><pre>x1 e. List (ns (u8)) /\ x2 e. Config /\ x5 e. List (ns (u8)) /\ ret e. ns (u64) -> x5 e. List (ns (u8))</pre></td>
        </tr>        <tr class="st">
          <td><a name="110"/>110</td>
          <td><a href="#109">109</a></td>
          <td><a href="anwr.html">anwr</a></td>
          <td><pre>ks = mkKS i x1 x2 x3 /\
    readException x2 = suc (exSysCall) /\
    ks e. KernelState /\
    k3 = setException (setReg k2 (RAX) ret) 0 /\
    (execWrite x1 x2 x5 ret /\ k2 = x2 /\ ks2 = mkKS i x5 k3 x3) /\
    (x1 e. List (ns (u8)) /\ x2 e. Config /\ x5 e. List (ns (u8)) /\ ret e. ns (u64)) ->
  x5 e. List (ns (u8))</pre></td>
        </tr>        <tr class="st">
          <td><a name="111"/>111</td>
          <td><a href="#108">108</a>, <a href="#110">110</a></td>
          <td><a href="iand.html">iand</a></td>
          <td><pre>ks = mkKS i x1 x2 x3 /\
    readException x2 = suc (exSysCall) /\
    ks e. KernelState /\
    k3 = setException (setReg k2 (RAX) ret) 0 /\
    (execWrite x1 x2 x5 ret /\ k2 = x2 /\ ks2 = mkKS i x5 k3 x3) /\
    (x1 e. List (ns (u8)) /\ x2 e. Config /\ x5 e. List (ns (u8)) /\ ret e. ns (u64)) ->
  i e. List (ns (u8)) /\ x5 e. List (ns (u8))</pre></td>
        </tr>        <tr class="st">
          <td><a name="112"/>112</td>
          <td></td>
          <td><a href="anlr.html">anlr</a></td>
          <td><pre>ks = mkKS i x1 x2 x3 /\
    readException x2 = suc (exSysCall) /\
    ks e. KernelState /\
    k3 = setException (setReg k2 (RAX) ret) 0 /\
    (execWrite x1 x2 x5 ret /\ k2 = x2 /\ ks2 = mkKS i x5 k3 x3) /\
    (x1 e. List (ns (u8)) /\ x2 e. Config /\ x5 e. List (ns (u8)) /\ ret e. ns (u64)) ->
  execWrite x1 x2 x5 ret /\ k2 = x2 /\ ks2 = mkKS i x5 k3 x3</pre></td>
        </tr>        <tr class="st">
          <td><a name="113"/>113</td>
          <td></td>
          <td><a href="anlr.html">anlr</a></td>
          <td><pre>execWrite x1 x2 x5 ret /\ k2 = x2 /\ ks2 = mkKS i x5 k3 x3 -> k2 = x2</pre></td>
        </tr>        <tr class="st">
          <td><a name="114"/>114</td>
          <td><a href="#112">112</a>, <a href="#113">113</a></td>
          <td><a href="rsyl.html">rsyl</a></td>
          <td><pre>ks = mkKS i x1 x2 x3 /\
    readException x2 = suc (exSysCall) /\
    ks e. KernelState /\
    k3 = setException (setReg k2 (RAX) ret) 0 /\
    (execWrite x1 x2 x5 ret /\ k2 = x2 /\ ks2 = mkKS i x5 k3 x3) /\
    (x1 e. List (ns (u8)) /\ x2 e. Config /\ x5 e. List (ns (u8)) /\ ret e. ns (u64)) ->
  k2 = x2</pre></td>
        </tr>        <tr class="st">
          <td><a name="115"/>115</td>
          <td><a href="#114">114</a></td>
          <td><a href="eleq1d.html">eleq1d</a></td>
          <td><pre>ks = mkKS i x1 x2 x3 /\
    readException x2 = suc (exSysCall) /\
    ks e. KernelState /\
    k3 = setException (setReg k2 (RAX) ret) 0 /\
    (execWrite x1 x2 x5 ret /\ k2 = x2 /\ ks2 = mkKS i x5 k3 x3) /\
    (x1 e. List (ns (u8)) /\ x2 e. Config /\ x5 e. List (ns (u8)) /\ ret e. ns (u64)) ->
  (k2 e. Config <-> x2 e. Config)</pre></td>
        </tr>        <tr class="st">
          <td><a name="116"/>116</td>
          <td></td>
          <td><a href="anllr.html">anllr</a></td>
          <td><pre>x1 e. List (ns (u8)) /\ x2 e. Config /\ x5 e. List (ns (u8)) /\ ret e. ns (u64) -> x2 e. Config</pre></td>
        </tr>        <tr class="st">
          <td><a name="117"/>117</td>
          <td><a href="#116">116</a></td>
          <td><a href="anwr.html">anwr</a></td>
          <td><pre>ks = mkKS i x1 x2 x3 /\
    readException x2 = suc (exSysCall) /\
    ks e. KernelState /\
    k3 = setException (setReg k2 (RAX) ret) 0 /\
    (execWrite x1 x2 x5 ret /\ k2 = x2 /\ ks2 = mkKS i x5 k3 x3) /\
    (x1 e. List (ns (u8)) /\ x2 e. Config /\ x5 e. List (ns (u8)) /\ ret e. ns (u64)) ->
  x2 e. Config</pre></td>
        </tr>        <tr class="st">
          <td><a name="118"/>118</td>
          <td><a href="#115">115</a>, <a href="#117">117</a></td>
          <td><a href="mpbird.html">mpbird</a></td>
          <td><pre>ks = mkKS i x1 x2 x3 /\
    readException x2 = suc (exSysCall) /\
    ks e. KernelState /\
    k3 = setException (setReg k2 (RAX) ret) 0 /\
    (execWrite x1 x2 x5 ret /\ k2 = x2 /\ ks2 = mkKS i x5 k3 x3) /\
    (x1 e. List (ns (u8)) /\ x2 e. Config /\ x5 e. List (ns (u8)) /\ ret e. ns (u64)) ->
  k2 e. Config</pre></td>
        </tr>        <tr class="st">
          <td><a name="119"/>119</td>
          <td></td>
          <td><a href="anr.html">anr</a></td>
          <td><pre>x1 e. List (ns (u8)) /\ x2 e. Config /\ x5 e. List (ns (u8)) /\ ret e. ns (u64) -> ret e. ns (u64)</pre></td>
        </tr>        <tr class="st">
          <td><a name="120"/>120</td>
          <td><a href="#119">119</a></td>
          <td><a href="anwr.html">anwr</a></td>
          <td><pre>ks = mkKS i x1 x2 x3 /\
    readException x2 = suc (exSysCall) /\
    ks e. KernelState /\
    k3 = setException (setReg k2 (RAX) ret) 0 /\
    (execWrite x1 x2 x5 ret /\ k2 = x2 /\ ks2 = mkKS i x5 k3 x3) /\
    (x1 e. List (ns (u8)) /\ x2 e. Config /\ x5 e. List (ns (u8)) /\ ret e. ns (u64)) ->
  ret e. ns (u64)</pre></td>
        </tr>        <tr class="st">
          <td><a name="121"/>121</td>
          <td><a href="#118">118</a>, <a href="#120">120</a></td>
          <td><a href="iand.html">iand</a></td>
          <td><pre>ks = mkKS i x1 x2 x3 /\
    readException x2 = suc (exSysCall) /\
    ks e. KernelState /\
    k3 = setException (setReg k2 (RAX) ret) 0 /\
    (execWrite x1 x2 x5 ret /\ k2 = x2 /\ ks2 = mkKS i x5 k3 x3) /\
    (x1 e. List (ns (u8)) /\ x2 e. Config /\ x5 e. List (ns (u8)) /\ ret e. ns (u64)) ->
  k2 e. Config /\ ret e. ns (u64)</pre></td>
        </tr>        <tr class="st">
          <td><a name="122"/>122</td>
          <td><a href="#40">40</a></td>
          <td><a href="anwll.html">anwll</a></td>
          <td><pre>ks = mkKS i x1 x2 x3 /\
    readException x2 = suc (exSysCall) /\
    ks e. KernelState /\
    k3 = setException (setReg k2 (RAX) ret) 0 /\
    (execWrite x1 x2 x5 ret /\ k2 = x2 /\ ks2 = mkKS i x5 k3 x3) /\
    (x1 e. List (ns (u8)) /\ x2 e. Config /\ x5 e. List (ns (u8)) /\ ret e. ns (u64)) ->
  k2 e. Config /\ ret e. ns (u64) ->
  k3 e. Config</pre></td>
        </tr>        <tr class="st">
          <td><a name="123"/>123</td>
          <td><a href="#121">121</a>, <a href="#122">122</a></td>
          <td><a href="mpd.html">mpd</a></td>
          <td><pre>ks = mkKS i x1 x2 x3 /\
    readException x2 = suc (exSysCall) /\
    ks e. KernelState /\
    k3 = setException (setReg k2 (RAX) ret) 0 /\
    (execWrite x1 x2 x5 ret /\ k2 = x2 /\ ks2 = mkKS i x5 k3 x3) /\
    (x1 e. List (ns (u8)) /\ x2 e. Config /\ x5 e. List (ns (u8)) /\ ret e. ns (u64)) ->
  k3 e. Config</pre></td>
        </tr>        <tr class="st">
          <td><a name="124"/>124</td>
          <td><a href="#111">111</a>, <a href="#123">123</a></td>
          <td><a href="iand.html">iand</a></td>
          <td><pre>ks = mkKS i x1 x2 x3 /\
    readException x2 = suc (exSysCall) /\
    ks e. KernelState /\
    k3 = setException (setReg k2 (RAX) ret) 0 /\
    (execWrite x1 x2 x5 ret /\ k2 = x2 /\ ks2 = mkKS i x5 k3 x3) /\
    (x1 e. List (ns (u8)) /\ x2 e. Config /\ x5 e. List (ns (u8)) /\ ret e. ns (u64)) ->
  i e. List (ns (u8)) /\ x5 e. List (ns (u8)) /\ k3 e. Config</pre></td>
        </tr>        <tr class="st">
          <td><a name="125"/>125</td>
          <td></td>
          <td><a href="anllr.html">anllr</a></td>
          <td><pre>ks = mkKS i x1 x2 x3 /\
    readException x2 = suc (exSysCall) /\
    ks e. KernelState /\
    k3 = setException (setReg k2 (RAX) ret) 0 /\
    (execWrite x1 x2 x5 ret /\ k2 = x2 /\ ks2 = mkKS i x5 k3 x3) /\
    (x1 e. List (ns (u8)) /\ x2 e. Config /\ x5 e. List (ns (u8)) /\ ret e. ns (u64)) ->
  k3 = setException (setReg k2 (RAX) ret) 0</pre></td>
        </tr>        <tr class="st">
          <td><a name="126"/>126</td>
          <td><a href="#125">125</a></td>
          <td><a href="getMemoryeqd.html">getMemoryeqd</a></td>
          <td><pre>ks = mkKS i x1 x2 x3 /\
    readException x2 = suc (exSysCall) /\
    ks e. KernelState /\
    k3 = setException (setReg k2 (RAX) ret) 0 /\
    (execWrite x1 x2 x5 ret /\ k2 = x2 /\ ks2 = mkKS i x5 k3 x3) /\
    (x1 e. List (ns (u8)) /\ x2 e. Config /\ x5 e. List (ns (u8)) /\ ret e. ns (u64)) ->
  getMemory k3 = getMemory (setException (setReg k2 (RAX) ret) 0)</pre></td>
        </tr>        <tr class="st">
          <td><a name="127"/>127</td>
          <td><a href="#45">45</a>, <a href="#126">126</a></td>
          <td><a href="syl6eq.html">syl6eq</a></td>
          <td><pre>ks = mkKS i x1 x2 x3 /\
    readException x2 = suc (exSysCall) /\
    ks e. KernelState /\
    k3 = setException (setReg k2 (RAX) ret) 0 /\
    (execWrite x1 x2 x5 ret /\ k2 = x2 /\ ks2 = mkKS i x5 k3 x3) /\
    (x1 e. List (ns (u8)) /\ x2 e. Config /\ x5 e. List (ns (u8)) /\ ret e. ns (u64)) ->
  getMemory k3 = getMemory (setReg k2 (RAX) ret)</pre></td>
        </tr>        <tr class="st">
          <td><a name="128"/>128</td>
          <td><a href="#44">44</a>, <a href="#127">127</a></td>
          <td><a href="syl6eq.html">syl6eq</a></td>
          <td><pre>ks = mkKS i x1 x2 x3 /\
    readException x2 = suc (exSysCall) /\
    ks e. KernelState /\
    k3 = setException (setReg k2 (RAX) ret) 0 /\
    (execWrite x1 x2 x5 ret /\ k2 = x2 /\ ks2 = mkKS i x5 k3 x3) /\
    (x1 e. List (ns (u8)) /\ x2 e. Config /\ x5 e. List (ns (u8)) /\ ret e. ns (u64)) ->
  getMemory k3 = getMemory k2</pre></td>
        </tr>        <tr class="st">
          <td><a name="129"/>129</td>
          <td><a href="#128">128</a></td>
          <td><a href="PageMappingeqd.html">PageMappingeqd</a></td>
          <td><pre>ks = mkKS i x1 x2 x3 /\
    readException x2 = suc (exSysCall) /\
    ks e. KernelState /\
    k3 = setException (setReg k2 (RAX) ret) 0 /\
    (execWrite x1 x2 x5 ret /\ k2 = x2 /\ ks2 = mkKS i x5 k3 x3) /\
    (x1 e. List (ns (u8)) /\ x2 e. Config /\ x5 e. List (ns (u8)) /\ ret e. ns (u64)) ->
  PageMapping (getMemory k3) == PageMapping (getMemory k2)</pre></td>
        </tr>        <tr class="st">
          <td><a name="130"/>130</td>
          <td><a href="#129">129</a></td>
          <td><a href="eleq2d.html">eleq2d</a></td>
          <td><pre>ks = mkKS i x1 x2 x3 /\
    readException x2 = suc (exSysCall) /\
    ks e. KernelState /\
    k3 = setException (setReg k2 (RAX) ret) 0 /\
    (execWrite x1 x2 x5 ret /\ k2 = x2 /\ ks2 = mkKS i x5 k3 x3) /\
    (x1 e. List (ns (u8)) /\ x2 e. Config /\ x5 e. List (ns (u8)) /\ ret e. ns (u64)) ->
  (x3 e. PageMapping (getMemory k3) <-> x3 e. PageMapping (getMemory k2))</pre></td>
        </tr>        <tr class="st">
          <td><a name="131"/>131</td>
          <td><a href="#114">114</a></td>
          <td><a href="getMemoryeqd.html">getMemoryeqd</a></td>
          <td><pre>ks = mkKS i x1 x2 x3 /\
    readException x2 = suc (exSysCall) /\
    ks e. KernelState /\
    k3 = setException (setReg k2 (RAX) ret) 0 /\
    (execWrite x1 x2 x5 ret /\ k2 = x2 /\ ks2 = mkKS i x5 k3 x3) /\
    (x1 e. List (ns (u8)) /\ x2 e. Config /\ x5 e. List (ns (u8)) /\ ret e. ns (u64)) ->
  getMemory k2 = getMemory x2</pre></td>
        </tr>        <tr class="st">
          <td><a name="132"/>132</td>
          <td><a href="#131">131</a></td>
          <td><a href="PageMappingeqd.html">PageMappingeqd</a></td>
          <td><pre>ks = mkKS i x1 x2 x3 /\
    readException x2 = suc (exSysCall) /\
    ks e. KernelState /\
    k3 = setException (setReg k2 (RAX) ret) 0 /\
    (execWrite x1 x2 x5 ret /\ k2 = x2 /\ ks2 = mkKS i x5 k3 x3) /\
    (x1 e. List (ns (u8)) /\ x2 e. Config /\ x5 e. List (ns (u8)) /\ ret e. ns (u64)) ->
  PageMapping (getMemory k2) == PageMapping (getMemory x2)</pre></td>
        </tr>        <tr class="st">
          <td><a name="133"/>133</td>
          <td><a href="#132">132</a></td>
          <td><a href="eleq2d.html">eleq2d</a></td>
          <td><pre>ks = mkKS i x1 x2 x3 /\
    readException x2 = suc (exSysCall) /\
    ks e. KernelState /\
    k3 = setException (setReg k2 (RAX) ret) 0 /\
    (execWrite x1 x2 x5 ret /\ k2 = x2 /\ ks2 = mkKS i x5 k3 x3) /\
    (x1 e. List (ns (u8)) /\ x2 e. Config /\ x5 e. List (ns (u8)) /\ ret e. ns (u64)) ->
  (x3 e. PageMapping (getMemory k2) <-> x3 e. PageMapping (getMemory x2))</pre></td>
        </tr>        <tr class="st">
          <td><a name="134"/>134</td>
          <td><a href="#55">55</a></td>
          <td><a href="anwll.html">anwll</a></td>
          <td><pre>ks = mkKS i x1 x2 x3 /\
    readException x2 = suc (exSysCall) /\
    ks e. KernelState /\
    k3 = setException (setReg k2 (RAX) ret) 0 /\
    (execWrite x1 x2 x5 ret /\ k2 = x2 /\ ks2 = mkKS i x5 k3 x3) /\
    (x1 e. List (ns (u8)) /\ x2 e. Config /\ x5 e. List (ns (u8)) /\ ret e. ns (u64)) ->
  x3 e. PageMapping (getMemory x2)</pre></td>
        </tr>        <tr class="st">
          <td><a name="135"/>135</td>
          <td><a href="#133">133</a>, <a href="#134">134</a></td>
          <td><a href="mpbird.html">mpbird</a></td>
          <td><pre>ks = mkKS i x1 x2 x3 /\
    readException x2 = suc (exSysCall) /\
    ks e. KernelState /\
    k3 = setException (setReg k2 (RAX) ret) 0 /\
    (execWrite x1 x2 x5 ret /\ k2 = x2 /\ ks2 = mkKS i x5 k3 x3) /\
    (x1 e. List (ns (u8)) /\ x2 e. Config /\ x5 e. List (ns (u8)) /\ ret e. ns (u64)) ->
  x3 e. PageMapping (getMemory k2)</pre></td>
        </tr>        <tr class="st">
          <td><a name="136"/>136</td>
          <td><a href="#130">130</a>, <a href="#135">135</a></td>
          <td><a href="mpbird.html">mpbird</a></td>
          <td><pre>ks = mkKS i x1 x2 x3 /\
    readException x2 = suc (exSysCall) /\
    ks e. KernelState /\
    k3 = setException (setReg k2 (RAX) ret) 0 /\
    (execWrite x1 x2 x5 ret /\ k2 = x2 /\ ks2 = mkKS i x5 k3 x3) /\
    (x1 e. List (ns (u8)) /\ x2 e. Config /\ x5 e. List (ns (u8)) /\ ret e. ns (u64)) ->
  x3 e. PageMapping (getMemory k3)</pre></td>
        </tr>        <tr class="st">
          <td><a name="137"/>137</td>
          <td><a href="#124">124</a>, <a href="#136">136</a></td>
          <td><a href="iand.html">iand</a></td>
          <td><pre>ks = mkKS i x1 x2 x3 /\
    readException x2 = suc (exSysCall) /\
    ks e. KernelState /\
    k3 = setException (setReg k2 (RAX) ret) 0 /\
    (execWrite x1 x2 x5 ret /\ k2 = x2 /\ ks2 = mkKS i x5 k3 x3) /\
    (x1 e. List (ns (u8)) /\ x2 e. Config /\ x5 e. List (ns (u8)) /\ ret e. ns (u64)) ->
  i e. List (ns (u8)) /\ x5 e. List (ns (u8)) /\ k3 e. Config /\ x3 e. PageMapping (getMemory k3)</pre></td>
        </tr>        <tr class="st">
          <td><a name="138"/>138</td>
          <td><a href="#105">105</a>, <a href="#137">137</a></td>
          <td><a href="mpand.html">mpand</a></td>
          <td><pre>ks = mkKS i x1 x2 x3 /\ readException x2 = suc (exSysCall) /\ ks e. KernelState /\ k3 = setException (setReg k2 (RAX) ret) 0 /\ (execWrite x1 x2 x5 ret /\ k2 = x2 /\ ks2 = mkKS i x5 k3 x3) ->
  i e. List (ns (u8)) /\ x5 e. List (ns (u8)) /\ k3 e. Config /\ x3 e. PageMapping (getMemory k3)</pre></td>
        </tr>        <tr class="st">
          <td><a name="139"/>139</td>
          <td><a href="#102">102</a>, <a href="#138">138</a></td>
          <td><a href="sylibr.html">sylibr</a></td>
          <td><pre>ks = mkKS i x1 x2 x3 /\ readException x2 = suc (exSysCall) /\ ks e. KernelState /\ k3 = setException (setReg k2 (RAX) ret) 0 /\ (execWrite x1 x2 x5 ret /\ k2 = x2 /\ ks2 = mkKS i x5 k3 x3) ->
  mkKS i x5 k3 x3 e. KernelState</pre></td>
        </tr>        <tr class="st">
          <td><a name="140"/>140</td>
          <td><a href="#101">101</a>, <a href="#139">139</a></td>
          <td><a href="mpbird.html">mpbird</a></td>
          <td><pre>ks = mkKS i x1 x2 x3 /\ readException x2 = suc (exSysCall) /\ ks e. KernelState /\ k3 = setException (setReg k2 (RAX) ret) 0 /\ (execWrite x1 x2 x5 ret /\ k2 = x2 /\ ks2 = mkKS i x5 k3 x3) ->
  ks2 e. KernelState</pre></td>
        </tr>        <tr class="st">
          <td><a name="141"/>141</td>
          <td><a href="#140">140</a></td>
          <td><a href="eexda.html">eexda</a></td>
          <td><pre>ks = mkKS i x1 x2 x3 /\ readException x2 = suc (exSysCall) /\ ks e. KernelState /\ k3 = setException (setReg k2 (RAX) ret) 0 ->
  E. x5 (execWrite x1 x2 x5 ret /\ k2 = x2 /\ ks2 = mkKS i x5 k3 x3) ->
  ks2 e. KernelState</pre></td>
        </tr>        <tr class="st">
          <td><a name="142"/>142</td>
          <td><a href="#99">99</a>, <a href="#141">141</a></td>
          <td><a href="eord.html">eord</a></td>
          <td><pre>ks = mkKS i x1 x2 x3 /\ readException x2 = suc (exSysCall) /\ ks e. KernelState /\ k3 = setException (setReg k2 (RAX) ret) 0 ->
  execOpen x2 ret /\ k2 = x2 /\ ks2 = mkKS i x1 k3 x3 \/ E. x4 (execRead i x2 x4 k2 ret /\ ks2 = mkKS x4 x1 k3 x3) \/ E. x5 (execWrite x1 x2 x5 ret /\ k2 = x2 /\ ks2 = mkKS i x5 k3 x3) ->
  ks2 e. KernelState</pre></td>
        </tr>        <tr class="st">
          <td><a name="143"/>143</td>
          <td></td>
          <td><a href="anrr.html">anrr</a></td>
          <td><pre>ks = mkKS i x1 x2 x3 /\ readException x2 = suc (exSysCall) /\ ks e. KernelState /\ k3 = setException (setReg k2 (RAX) ret) 0 /\ (execFStat x2 k2 ret /\ ks2 = mkKS i x1 k3 x3) -> ks2 = mkKS i x1 k3 x3</pre></td>
        </tr>        <tr class="st">
          <td><a name="144"/>144</td>
          <td><a href="#143">143</a></td>
          <td><a href="eleq1d.html">eleq1d</a></td>
          <td><pre>ks = mkKS i x1 x2 x3 /\ readException x2 = suc (exSysCall) /\ ks e. KernelState /\ k3 = setException (setReg k2 (RAX) ret) 0 /\ (execFStat x2 k2 ret /\ ks2 = mkKS i x1 k3 x3) ->
  (ks2 e. KernelState <-> mkKS i x1 k3 x3 e. KernelState)</pre></td>
        </tr>        <tr class="st">
          <td><a name="145"/>145</td>
          <td></td>
          <td><a href="execFStatT2.html">execFStatT2</a></td>
          <td><pre>execFStat x2 k2 ret -> k2 e. Config /\ ret e. ns (u64) /\ PageMapping (getMemory x2) C_ PageMapping (getMemory k2)</pre></td>
        </tr>        <tr class="st">
          <td><a name="146"/>146</td>
          <td><a href="#145">145</a></td>
          <td><a href="anwl.html">anwl</a></td>
          <td><pre>execFStat x2 k2 ret /\ ks2 = mkKS i x1 k3 x3 -> k2 e. Config /\ ret e. ns (u64) /\ PageMapping (getMemory x2) C_ PageMapping (getMemory k2)</pre></td>
        </tr>        <tr class="st">
          <td><a name="147"/>147</td>
          <td><a href="#146">146</a></td>
          <td><a href="anwr.html">anwr</a></td>
          <td><pre>ks = mkKS i x1 x2 x3 /\ readException x2 = suc (exSysCall) /\ ks e. KernelState /\ k3 = setException (setReg k2 (RAX) ret) 0 /\ (execFStat x2 k2 ret /\ ks2 = mkKS i x1 k3 x3) ->
  k2 e. Config /\ ret e. ns (u64) /\ PageMapping (getMemory x2) C_ PageMapping (getMemory k2)</pre></td>
        </tr>        <tr class="st">
          <td><a name="148"/>148</td>
          <td><a href="#14">14</a></td>
          <td><a href="anwll.html">anwll</a></td>
          <td><pre>ks = mkKS i x1 x2 x3 /\
    readException x2 = suc (exSysCall) /\
    ks e. KernelState /\
    k3 = setException (setReg k2 (RAX) ret) 0 /\
    (execFStat x2 k2 ret /\ ks2 = mkKS i x1 k3 x3) /\
    (k2 e. Config /\ ret e. ns (u64) /\ PageMapping (getMemory x2) C_ PageMapping (getMemory k2)) ->
  i e. List (ns (u8)) /\ x1 e. List (ns (u8))</pre></td>
        </tr>        <tr class="st">
          <td><a name="149"/>149</td>
          <td></td>
          <td><a href="anll.html">anll</a></td>
          <td><pre>k2 e. Config /\ ret e. ns (u64) /\ PageMapping (getMemory x2) C_ PageMapping (getMemory k2) -> k2 e. Config</pre></td>
        </tr>        <tr class="st">
          <td><a name="150"/>150</td>
          <td><a href="#149">149</a></td>
          <td><a href="anwr.html">anwr</a></td>
          <td><pre>ks = mkKS i x1 x2 x3 /\
    readException x2 = suc (exSysCall) /\
    ks e. KernelState /\
    k3 = setException (setReg k2 (RAX) ret) 0 /\
    (execFStat x2 k2 ret /\ ks2 = mkKS i x1 k3 x3) /\
    (k2 e. Config /\ ret e. ns (u64) /\ PageMapping (getMemory x2) C_ PageMapping (getMemory k2)) ->
  k2 e. Config</pre></td>
        </tr>        <tr class="st">
          <td><a name="151"/>151</td>
          <td></td>
          <td><a href="anlr.html">anlr</a></td>
          <td><pre>k2 e. Config /\ ret e. ns (u64) /\ PageMapping (getMemory x2) C_ PageMapping (getMemory k2) -> ret e. ns (u64)</pre></td>
        </tr>        <tr class="st">
          <td><a name="152"/>152</td>
          <td><a href="#151">151</a></td>
          <td><a href="anwr.html">anwr</a></td>
          <td><pre>ks = mkKS i x1 x2 x3 /\
    readException x2 = suc (exSysCall) /\
    ks e. KernelState /\
    k3 = setException (setReg k2 (RAX) ret) 0 /\
    (execFStat x2 k2 ret /\ ks2 = mkKS i x1 k3 x3) /\
    (k2 e. Config /\ ret e. ns (u64) /\ PageMapping (getMemory x2) C_ PageMapping (getMemory k2)) ->
  ret e. ns (u64)</pre></td>
        </tr>        <tr class="st">
          <td><a name="153"/>153</td>
          <td><a href="#150">150</a>, <a href="#152">152</a></td>
          <td><a href="iand.html">iand</a></td>
          <td><pre>ks = mkKS i x1 x2 x3 /\
    readException x2 = suc (exSysCall) /\
    ks e. KernelState /\
    k3 = setException (setReg k2 (RAX) ret) 0 /\
    (execFStat x2 k2 ret /\ ks2 = mkKS i x1 k3 x3) /\
    (k2 e. Config /\ ret e. ns (u64) /\ PageMapping (getMemory x2) C_ PageMapping (getMemory k2)) ->
  k2 e. Config /\ ret e. ns (u64)</pre></td>
        </tr>        <tr class="st">
          <td><a name="154"/>154</td>
          <td><a href="#40">40</a></td>
          <td><a href="anwll.html">anwll</a></td>
          <td><pre>ks = mkKS i x1 x2 x3 /\
    readException x2 = suc (exSysCall) /\
    ks e. KernelState /\
    k3 = setException (setReg k2 (RAX) ret) 0 /\
    (execFStat x2 k2 ret /\ ks2 = mkKS i x1 k3 x3) /\
    (k2 e. Config /\ ret e. ns (u64) /\ PageMapping (getMemory x2) C_ PageMapping (getMemory k2)) ->
  k2 e. Config /\ ret e. ns (u64) ->
  k3 e. Config</pre></td>
        </tr>        <tr class="st">
          <td><a name="155"/>155</td>
          <td><a href="#153">153</a>, <a href="#154">154</a></td>
          <td><a href="mpd.html">mpd</a></td>
          <td><pre>ks = mkKS i x1 x2 x3 /\
    readException x2 = suc (exSysCall) /\
    ks e. KernelState /\
    k3 = setException (setReg k2 (RAX) ret) 0 /\
    (execFStat x2 k2 ret /\ ks2 = mkKS i x1 k3 x3) /\
    (k2 e. Config /\ ret e. ns (u64) /\ PageMapping (getMemory x2) C_ PageMapping (getMemory k2)) ->
  k3 e. Config</pre></td>
        </tr>        <tr class="st">
          <td><a name="156"/>156</td>
          <td><a href="#148">148</a>, <a href="#155">155</a></td>
          <td><a href="iand.html">iand</a></td>
          <td><pre>ks = mkKS i x1 x2 x3 /\
    readException x2 = suc (exSysCall) /\
    ks e. KernelState /\
    k3 = setException (setReg k2 (RAX) ret) 0 /\
    (execFStat x2 k2 ret /\ ks2 = mkKS i x1 k3 x3) /\
    (k2 e. Config /\ ret e. ns (u64) /\ PageMapping (getMemory x2) C_ PageMapping (getMemory k2)) ->
  i e. List (ns (u8)) /\ x1 e. List (ns (u8)) /\ k3 e. Config</pre></td>
        </tr>        <tr class="st">
          <td><a name="157"/>157</td>
          <td></td>
          <td><a href="anllr.html">anllr</a></td>
          <td><pre>ks = mkKS i x1 x2 x3 /\
    readException x2 = suc (exSysCall) /\
    ks e. KernelState /\
    k3 = setException (setReg k2 (RAX) ret) 0 /\
    (execFStat x2 k2 ret /\ ks2 = mkKS i x1 k3 x3) /\
    (k2 e. Config /\ ret e. ns (u64) /\ PageMapping (getMemory x2) C_ PageMapping (getMemory k2)) ->
  k3 = setException (setReg k2 (RAX) ret) 0</pre></td>
        </tr>        <tr class="st">
          <td><a name="158"/>158</td>
          <td><a href="#157">157</a></td>
          <td><a href="getMemoryeqd.html">getMemoryeqd</a></td>
          <td><pre>ks = mkKS i x1 x2 x3 /\
    readException x2 = suc (exSysCall) /\
    ks e. KernelState /\
    k3 = setException (setReg k2 (RAX) ret) 0 /\
    (execFStat x2 k2 ret /\ ks2 = mkKS i x1 k3 x3) /\
    (k2 e. Config /\ ret e. ns (u64) /\ PageMapping (getMemory x2) C_ PageMapping (getMemory k2)) ->
  getMemory k3 = getMemory (setException (setReg k2 (RAX) ret) 0)</pre></td>
        </tr>        <tr class="st">
          <td><a name="159"/>159</td>
          <td><a href="#45">45</a>, <a href="#158">158</a></td>
          <td><a href="syl6eq.html">syl6eq</a></td>
          <td><pre>ks = mkKS i x1 x2 x3 /\
    readException x2 = suc (exSysCall) /\
    ks e. KernelState /\
    k3 = setException (setReg k2 (RAX) ret) 0 /\
    (execFStat x2 k2 ret /\ ks2 = mkKS i x1 k3 x3) /\
    (k2 e. Config /\ ret e. ns (u64) /\ PageMapping (getMemory x2) C_ PageMapping (getMemory k2)) ->
  getMemory k3 = getMemory (setReg k2 (RAX) ret)</pre></td>
        </tr>        <tr class="st">
          <td><a name="160"/>160</td>
          <td><a href="#44">44</a>, <a href="#159">159</a></td>
          <td><a href="syl6eq.html">syl6eq</a></td>
          <td><pre>ks = mkKS i x1 x2 x3 /\
    readException x2 = suc (exSysCall) /\
    ks e. KernelState /\
    k3 = setException (setReg k2 (RAX) ret) 0 /\
    (execFStat x2 k2 ret /\ ks2 = mkKS i x1 k3 x3) /\
    (k2 e. Config /\ ret e. ns (u64) /\ PageMapping (getMemory x2) C_ PageMapping (getMemory k2)) ->
  getMemory k3 = getMemory k2</pre></td>
        </tr>        <tr class="st">
          <td><a name="161"/>161</td>
          <td><a href="#160">160</a></td>
          <td><a href="PageMappingeqd.html">PageMappingeqd</a></td>
          <td><pre>ks = mkKS i x1 x2 x3 /\
    readException x2 = suc (exSysCall) /\
    ks e. KernelState /\
    k3 = setException (setReg k2 (RAX) ret) 0 /\
    (execFStat x2 k2 ret /\ ks2 = mkKS i x1 k3 x3) /\
    (k2 e. Config /\ ret e. ns (u64) /\ PageMapping (getMemory x2) C_ PageMapping (getMemory k2)) ->
  PageMapping (getMemory k3) == PageMapping (getMemory k2)</pre></td>
        </tr>        <tr class="st">
          <td><a name="162"/>162</td>
          <td><a href="#161">161</a></td>
          <td><a href="eleq2d.html">eleq2d</a></td>
          <td><pre>ks = mkKS i x1 x2 x3 /\
    readException x2 = suc (exSysCall) /\
    ks e. KernelState /\
    k3 = setException (setReg k2 (RAX) ret) 0 /\
    (execFStat x2 k2 ret /\ ks2 = mkKS i x1 k3 x3) /\
    (k2 e. Config /\ ret e. ns (u64) /\ PageMapping (getMemory x2) C_ PageMapping (getMemory k2)) ->
  (x3 e. PageMapping (getMemory k3) <-> x3 e. PageMapping (getMemory k2))</pre></td>
        </tr>        <tr class="st">
          <td><a name="163"/>163</td>
          <td></td>
          <td><a href="anrr.html">anrr</a></td>
          <td><pre>ks = mkKS i x1 x2 x3 /\
    readException x2 = suc (exSysCall) /\
    ks e. KernelState /\
    k3 = setException (setReg k2 (RAX) ret) 0 /\
    (execFStat x2 k2 ret /\ ks2 = mkKS i x1 k3 x3) /\
    (k2 e. Config /\ ret e. ns (u64) /\ PageMapping (getMemory x2) C_ PageMapping (getMemory k2)) ->
  PageMapping (getMemory x2) C_ PageMapping (getMemory k2)</pre></td>
        </tr>        <tr class="st">
          <td><a name="164"/>164</td>
          <td><a href="#55">55</a></td>
          <td><a href="anwll.html">anwll</a></td>
          <td><pre>ks = mkKS i x1 x2 x3 /\
    readException x2 = suc (exSysCall) /\
    ks e. KernelState /\
    k3 = setException (setReg k2 (RAX) ret) 0 /\
    (execFStat x2 k2 ret /\ ks2 = mkKS i x1 k3 x3) /\
    (k2 e. Config /\ ret e. ns (u64) /\ PageMapping (getMemory x2) C_ PageMapping (getMemory k2)) ->
  x3 e. PageMapping (getMemory x2)</pre></td>
        </tr>        <tr class="st">
          <td><a name="165"/>165</td>
          <td><a href="#163">163</a>, <a href="#164">164</a></td>
          <td><a href="sseld.html">sseld</a></td>
          <td><pre>ks = mkKS i x1 x2 x3 /\
    readException x2 = suc (exSysCall) /\
    ks e. KernelState /\
    k3 = setException (setReg k2 (RAX) ret) 0 /\
    (execFStat x2 k2 ret /\ ks2 = mkKS i x1 k3 x3) /\
    (k2 e. Config /\ ret e. ns (u64) /\ PageMapping (getMemory x2) C_ PageMapping (getMemory k2)) ->
  x3 e. PageMapping (getMemory k2)</pre></td>
        </tr>        <tr class="st">
          <td><a name="166"/>166</td>
          <td><a href="#162">162</a>, <a href="#165">165</a></td>
          <td><a href="mpbird.html">mpbird</a></td>
          <td><pre>ks = mkKS i x1 x2 x3 /\
    readException x2 = suc (exSysCall) /\
    ks e. KernelState /\
    k3 = setException (setReg k2 (RAX) ret) 0 /\
    (execFStat x2 k2 ret /\ ks2 = mkKS i x1 k3 x3) /\
    (k2 e. Config /\ ret e. ns (u64) /\ PageMapping (getMemory x2) C_ PageMapping (getMemory k2)) ->
  x3 e. PageMapping (getMemory k3)</pre></td>
        </tr>        <tr class="st">
          <td><a name="167"/>167</td>
          <td><a href="#156">156</a>, <a href="#166">166</a></td>
          <td><a href="iand.html">iand</a></td>
          <td><pre>ks = mkKS i x1 x2 x3 /\
    readException x2 = suc (exSysCall) /\
    ks e. KernelState /\
    k3 = setException (setReg k2 (RAX) ret) 0 /\
    (execFStat x2 k2 ret /\ ks2 = mkKS i x1 k3 x3) /\
    (k2 e. Config /\ ret e. ns (u64) /\ PageMapping (getMemory x2) C_ PageMapping (getMemory k2)) ->
  i e. List (ns (u8)) /\ x1 e. List (ns (u8)) /\ k3 e. Config /\ x3 e. PageMapping (getMemory k3)</pre></td>
        </tr>        <tr class="st">
          <td><a name="168"/>168</td>
          <td><a href="#147">147</a>, <a href="#167">167</a></td>
          <td><a href="mpand.html">mpand</a></td>
          <td><pre>ks = mkKS i x1 x2 x3 /\ readException x2 = suc (exSysCall) /\ ks e. KernelState /\ k3 = setException (setReg k2 (RAX) ret) 0 /\ (execFStat x2 k2 ret /\ ks2 = mkKS i x1 k3 x3) ->
  i e. List (ns (u8)) /\ x1 e. List (ns (u8)) /\ k3 e. Config /\ x3 e. PageMapping (getMemory k3)</pre></td>
        </tr>        <tr class="st">
          <td><a name="169"/>169</td>
          <td><a href="#3">3</a>, <a href="#168">168</a></td>
          <td><a href="sylibr.html">sylibr</a></td>
          <td><pre>ks = mkKS i x1 x2 x3 /\ readException x2 = suc (exSysCall) /\ ks e. KernelState /\ k3 = setException (setReg k2 (RAX) ret) 0 /\ (execFStat x2 k2 ret /\ ks2 = mkKS i x1 k3 x3) ->
  mkKS i x1 k3 x3 e. KernelState</pre></td>
        </tr>        <tr class="st">
          <td><a name="170"/>170</td>
          <td><a href="#144">144</a>, <a href="#169">169</a></td>
          <td><a href="mpbird.html">mpbird</a></td>
          <td><pre>ks = mkKS i x1 x2 x3 /\ readException x2 = suc (exSysCall) /\ ks e. KernelState /\ k3 = setException (setReg k2 (RAX) ret) 0 /\ (execFStat x2 k2 ret /\ ks2 = mkKS i x1 k3 x3) -> ks2 e. KernelState</pre></td>
        </tr>        <tr class="st">
          <td><a name="171"/>171</td>
          <td><a href="#170">170</a></td>
          <td><a href="exp.html">exp</a></td>
          <td><pre>ks = mkKS i x1 x2 x3 /\ readException x2 = suc (exSysCall) /\ ks e. KernelState /\ k3 = setException (setReg k2 (RAX) ret) 0 -> execFStat x2 k2 ret /\ ks2 = mkKS i x1 k3 x3 -> ks2 e. KernelState</pre></td>
        </tr>        <tr class="st">
          <td><a name="172"/>172</td>
          <td><a href="#142">142</a>, <a href="#171">171</a></td>
          <td><a href="eord.html">eord</a></td>
          <td><pre>ks = mkKS i x1 x2 x3 /\ readException x2 = suc (exSysCall) /\ ks e. KernelState /\ k3 = setException (setReg k2 (RAX) ret) 0 ->
  execOpen x2 ret /\ k2 = x2 /\ ks2 = mkKS i x1 k3 x3 \/
    E. x4 (execRead i x2 x4 k2 ret /\ ks2 = mkKS x4 x1 k3 x3) \/
    E. x5 (execWrite x1 x2 x5 ret /\ k2 = x2 /\ ks2 = mkKS i x5 k3 x3) \/
    execFStat x2 k2 ret /\ ks2 = mkKS i x1 k3 x3 ->
  ks2 e. KernelState</pre></td>
        </tr>        <tr class="st">
          <td><a name="173"/>173</td>
          <td></td>
          <td><a href="anrr.html">anrr</a></td>
          <td><pre>ks = mkKS i x1 x2 x3 /\ readException x2 = suc (exSysCall) /\ ks e. KernelState /\ k3 = setException (setReg k2 (RAX) ret) 0 /\ (execMMap x2 x3 k2 x6 ret /\ ks2 = mkKS i x1 k3 x6) ->
  ks2 = mkKS i x1 k3 x6</pre></td>
        </tr>        <tr class="st">
          <td><a name="174"/>174</td>
          <td><a href="#173">173</a></td>
          <td><a href="eleq1d.html">eleq1d</a></td>
          <td><pre>ks = mkKS i x1 x2 x3 /\ readException x2 = suc (exSysCall) /\ ks e. KernelState /\ k3 = setException (setReg k2 (RAX) ret) 0 /\ (execMMap x2 x3 k2 x6 ret /\ ks2 = mkKS i x1 k3 x6) ->
  (ks2 e. KernelState <-> mkKS i x1 k3 x6 e. KernelState)</pre></td>
        </tr>        <tr class="st">
          <td><a name="175"/>175</td>
          <td></td>
          <td><a href="mkKS_T.html">mkKS_T</a></td>
          <td><pre>mkKS i x1 k3 x6 e. KernelState <-> i e. List (ns (u8)) /\ x1 e. List (ns (u8)) /\ k3 e. Config /\ x6 e. PageMapping (getMemory k3)</pre></td>
        </tr>        <tr class="st">
          <td><a name="176"/>176</td>
          <td></td>
          <td><a href="execMMapT.html">execMMapT</a></td>
          <td><pre>execMMap x2 x3 k2 x6 ret -> x2 e. Config /\ x3 e. PageMapping (getMemory x2) /\ k2 e. Config /\ x6 e. PageMapping (getMemory k2) /\ ret e. ns (u64)</pre></td>
        </tr>        <tr class="st">
          <td><a name="177"/>177</td>
          <td><a href="#176">176</a></td>
          <td><a href="anwl.html">anwl</a></td>
          <td><pre>execMMap x2 x3 k2 x6 ret /\ ks2 = mkKS i x1 k3 x6 -> x2 e. Config /\ x3 e. PageMapping (getMemory x2) /\ k2 e. Config /\ x6 e. PageMapping (getMemory k2) /\ ret e. ns (u64)</pre></td>
        </tr>        <tr class="st">
          <td><a name="178"/>178</td>
          <td><a href="#177">177</a></td>
          <td><a href="anwr.html">anwr</a></td>
          <td><pre>ks = mkKS i x1 x2 x3 /\ readException x2 = suc (exSysCall) /\ ks e. KernelState /\ k3 = setException (setReg k2 (RAX) ret) 0 /\ (execMMap x2 x3 k2 x6 ret /\ ks2 = mkKS i x1 k3 x6) ->
  x2 e. Config /\ x3 e. PageMapping (getMemory x2) /\ k2 e. Config /\ x6 e. PageMapping (getMemory k2) /\ ret e. ns (u64)</pre></td>
        </tr>        <tr class="st">
          <td><a name="179"/>179</td>
          <td><a href="#14">14</a></td>
          <td><a href="anwll.html">anwll</a></td>
          <td><pre>ks = mkKS i x1 x2 x3 /\
    readException x2 = suc (exSysCall) /\
    ks e. KernelState /\
    k3 = setException (setReg k2 (RAX) ret) 0 /\
    (execMMap x2 x3 k2 x6 ret /\ ks2 = mkKS i x1 k3 x6) /\
    (x2 e. Config /\ x3 e. PageMapping (getMemory x2) /\ k2 e. Config /\ x6 e. PageMapping (getMemory k2) /\ ret e. ns (u64)) ->
  i e. List (ns (u8)) /\ x1 e. List (ns (u8))</pre></td>
        </tr>        <tr class="st">
          <td><a name="180"/>180</td>
          <td></td>
          <td><a href="anllr.html">anllr</a></td>
          <td><pre>x2 e. Config /\ x3 e. PageMapping (getMemory x2) /\ k2 e. Config /\ x6 e. PageMapping (getMemory k2) /\ ret e. ns (u64) -> k2 e. Config</pre></td>
        </tr>        <tr class="st">
          <td><a name="181"/>181</td>
          <td><a href="#180">180</a></td>
          <td><a href="anwr.html">anwr</a></td>
          <td><pre>ks = mkKS i x1 x2 x3 /\
    readException x2 = suc (exSysCall) /\
    ks e. KernelState /\
    k3 = setException (setReg k2 (RAX) ret) 0 /\
    (execMMap x2 x3 k2 x6 ret /\ ks2 = mkKS i x1 k3 x6) /\
    (x2 e. Config /\ x3 e. PageMapping (getMemory x2) /\ k2 e. Config /\ x6 e. PageMapping (getMemory k2) /\ ret e. ns (u64)) ->
  k2 e. Config</pre></td>
        </tr>        <tr class="st">
          <td><a name="182"/>182</td>
          <td></td>
          <td><a href="anr.html">anr</a></td>
          <td><pre>x2 e. Config /\ x3 e. PageMapping (getMemory x2) /\ k2 e. Config /\ x6 e. PageMapping (getMemory k2) /\ ret e. ns (u64) -> ret e. ns (u64)</pre></td>
        </tr>        <tr class="st">
          <td><a name="183"/>183</td>
          <td><a href="#182">182</a></td>
          <td><a href="anwr.html">anwr</a></td>
          <td><pre>ks = mkKS i x1 x2 x3 /\
    readException x2 = suc (exSysCall) /\
    ks e. KernelState /\
    k3 = setException (setReg k2 (RAX) ret) 0 /\
    (execMMap x2 x3 k2 x6 ret /\ ks2 = mkKS i x1 k3 x6) /\
    (x2 e. Config /\ x3 e. PageMapping (getMemory x2) /\ k2 e. Config /\ x6 e. PageMapping (getMemory k2) /\ ret e. ns (u64)) ->
  ret e. ns (u64)</pre></td>
        </tr>        <tr class="st">
          <td><a name="184"/>184</td>
          <td><a href="#181">181</a>, <a href="#183">183</a></td>
          <td><a href="iand.html">iand</a></td>
          <td><pre>ks = mkKS i x1 x2 x3 /\
    readException x2 = suc (exSysCall) /\
    ks e. KernelState /\
    k3 = setException (setReg k2 (RAX) ret) 0 /\
    (execMMap x2 x3 k2 x6 ret /\ ks2 = mkKS i x1 k3 x6) /\
    (x2 e. Config /\ x3 e. PageMapping (getMemory x2) /\ k2 e. Config /\ x6 e. PageMapping (getMemory k2) /\ ret e. ns (u64)) ->
  k2 e. Config /\ ret e. ns (u64)</pre></td>
        </tr>        <tr class="st">
          <td><a name="185"/>185</td>
          <td><a href="#40">40</a></td>
          <td><a href="anwll.html">anwll</a></td>
          <td><pre>ks = mkKS i x1 x2 x3 /\
    readException x2 = suc (exSysCall) /\
    ks e. KernelState /\
    k3 = setException (setReg k2 (RAX) ret) 0 /\
    (execMMap x2 x3 k2 x6 ret /\ ks2 = mkKS i x1 k3 x6) /\
    (x2 e. Config /\ x3 e. PageMapping (getMemory x2) /\ k2 e. Config /\ x6 e. PageMapping (getMemory k2) /\ ret e. ns (u64)) ->
  k2 e. Config /\ ret e. ns (u64) ->
  k3 e. Config</pre></td>
        </tr>        <tr class="st">
          <td><a name="186"/>186</td>
          <td><a href="#184">184</a>, <a href="#185">185</a></td>
          <td><a href="mpd.html">mpd</a></td>
          <td><pre>ks = mkKS i x1 x2 x3 /\
    readException x2 = suc (exSysCall) /\
    ks e. KernelState /\
    k3 = setException (setReg k2 (RAX) ret) 0 /\
    (execMMap x2 x3 k2 x6 ret /\ ks2 = mkKS i x1 k3 x6) /\
    (x2 e. Config /\ x3 e. PageMapping (getMemory x2) /\ k2 e. Config /\ x6 e. PageMapping (getMemory k2) /\ ret e. ns (u64)) ->
  k3 e. Config</pre></td>
        </tr>        <tr class="st">
          <td><a name="187"/>187</td>
          <td><a href="#179">179</a>, <a href="#186">186</a></td>
          <td><a href="iand.html">iand</a></td>
          <td><pre>ks = mkKS i x1 x2 x3 /\
    readException x2 = suc (exSysCall) /\
    ks e. KernelState /\
    k3 = setException (setReg k2 (RAX) ret) 0 /\
    (execMMap x2 x3 k2 x6 ret /\ ks2 = mkKS i x1 k3 x6) /\
    (x2 e. Config /\ x3 e. PageMapping (getMemory x2) /\ k2 e. Config /\ x6 e. PageMapping (getMemory k2) /\ ret e. ns (u64)) ->
  i e. List (ns (u8)) /\ x1 e. List (ns (u8)) /\ k3 e. Config</pre></td>
        </tr>        <tr class="st">
          <td><a name="188"/>188</td>
          <td></td>
          <td><a href="anllr.html">anllr</a></td>
          <td><pre>ks = mkKS i x1 x2 x3 /\
    readException x2 = suc (exSysCall) /\
    ks e. KernelState /\
    k3 = setException (setReg k2 (RAX) ret) 0 /\
    (execMMap x2 x3 k2 x6 ret /\ ks2 = mkKS i x1 k3 x6) /\
    (x2 e. Config /\ x3 e. PageMapping (getMemory x2) /\ k2 e. Config /\ x6 e. PageMapping (getMemory k2) /\ ret e. ns (u64)) ->
  k3 = setException (setReg k2 (RAX) ret) 0</pre></td>
        </tr>        <tr class="st">
          <td><a name="189"/>189</td>
          <td><a href="#188">188</a></td>
          <td><a href="getMemoryeqd.html">getMemoryeqd</a></td>
          <td><pre>ks = mkKS i x1 x2 x3 /\
    readException x2 = suc (exSysCall) /\
    ks e. KernelState /\
    k3 = setException (setReg k2 (RAX) ret) 0 /\
    (execMMap x2 x3 k2 x6 ret /\ ks2 = mkKS i x1 k3 x6) /\
    (x2 e. Config /\ x3 e. PageMapping (getMemory x2) /\ k2 e. Config /\ x6 e. PageMapping (getMemory k2) /\ ret e. ns (u64)) ->
  getMemory k3 = getMemory (setException (setReg k2 (RAX) ret) 0)</pre></td>
        </tr>        <tr class="st">
          <td><a name="190"/>190</td>
          <td><a href="#45">45</a>, <a href="#189">189</a></td>
          <td><a href="syl6eq.html">syl6eq</a></td>
          <td><pre>ks = mkKS i x1 x2 x3 /\
    readException x2 = suc (exSysCall) /\
    ks e. KernelState /\
    k3 = setException (setReg k2 (RAX) ret) 0 /\
    (execMMap x2 x3 k2 x6 ret /\ ks2 = mkKS i x1 k3 x6) /\
    (x2 e. Config /\ x3 e. PageMapping (getMemory x2) /\ k2 e. Config /\ x6 e. PageMapping (getMemory k2) /\ ret e. ns (u64)) ->
  getMemory k3 = getMemory (setReg k2 (RAX) ret)</pre></td>
        </tr>        <tr class="st">
          <td><a name="191"/>191</td>
          <td><a href="#44">44</a>, <a href="#190">190</a></td>
          <td><a href="syl6eq.html">syl6eq</a></td>
          <td><pre>ks = mkKS i x1 x2 x3 /\
    readException x2 = suc (exSysCall) /\
    ks e. KernelState /\
    k3 = setException (setReg k2 (RAX) ret) 0 /\
    (execMMap x2 x3 k2 x6 ret /\ ks2 = mkKS i x1 k3 x6) /\
    (x2 e. Config /\ x3 e. PageMapping (getMemory x2) /\ k2 e. Config /\ x6 e. PageMapping (getMemory k2) /\ ret e. ns (u64)) ->
  getMemory k3 = getMemory k2</pre></td>
        </tr>        <tr class="st">
          <td><a name="192"/>192</td>
          <td><a href="#191">191</a></td>
          <td><a href="PageMappingeqd.html">PageMappingeqd</a></td>
          <td><pre>ks = mkKS i x1 x2 x3 /\
    readException x2 = suc (exSysCall) /\
    ks e. KernelState /\
    k3 = setException (setReg k2 (RAX) ret) 0 /\
    (execMMap x2 x3 k2 x6 ret /\ ks2 = mkKS i x1 k3 x6) /\
    (x2 e. Config /\ x3 e. PageMapping (getMemory x2) /\ k2 e. Config /\ x6 e. PageMapping (getMemory k2) /\ ret e. ns (u64)) ->
  PageMapping (getMemory k3) == PageMapping (getMemory k2)</pre></td>
        </tr>        <tr class="st">
          <td><a name="193"/>193</td>
          <td><a href="#192">192</a></td>
          <td><a href="eleq2d.html">eleq2d</a></td>
          <td><pre>ks = mkKS i x1 x2 x3 /\
    readException x2 = suc (exSysCall) /\
    ks e. KernelState /\
    k3 = setException (setReg k2 (RAX) ret) 0 /\
    (execMMap x2 x3 k2 x6 ret /\ ks2 = mkKS i x1 k3 x6) /\
    (x2 e. Config /\ x3 e. PageMapping (getMemory x2) /\ k2 e. Config /\ x6 e. PageMapping (getMemory k2) /\ ret e. ns (u64)) ->
  (x6 e. PageMapping (getMemory k3) <-> x6 e. PageMapping (getMemory k2))</pre></td>
        </tr>        <tr class="st">
          <td><a name="194"/>194</td>
          <td></td>
          <td><a href="anlr.html">anlr</a></td>
          <td><pre>x2 e. Config /\ x3 e. PageMapping (getMemory x2) /\ k2 e. Config /\ x6 e. PageMapping (getMemory k2) /\ ret e. ns (u64) -> x6 e. PageMapping (getMemory k2)</pre></td>
        </tr>        <tr class="st">
          <td><a name="195"/>195</td>
          <td><a href="#194">194</a></td>
          <td><a href="anwr.html">anwr</a></td>
          <td><pre>ks = mkKS i x1 x2 x3 /\
    readException x2 = suc (exSysCall) /\
    ks e. KernelState /\
    k3 = setException (setReg k2 (RAX) ret) 0 /\
    (execMMap x2 x3 k2 x6 ret /\ ks2 = mkKS i x1 k3 x6) /\
    (x2 e. Config /\ x3 e. PageMapping (getMemory x2) /\ k2 e. Config /\ x6 e. PageMapping (getMemory k2) /\ ret e. ns (u64)) ->
  x6 e. PageMapping (getMemory k2)</pre></td>
        </tr>        <tr class="st">
          <td><a name="196"/>196</td>
          <td><a href="#193">193</a>, <a href="#195">195</a></td>
          <td><a href="mpbird.html">mpbird</a></td>
          <td><pre>ks = mkKS i x1 x2 x3 /\
    readException x2 = suc (exSysCall) /\
    ks e. KernelState /\
    k3 = setException (setReg k2 (RAX) ret) 0 /\
    (execMMap x2 x3 k2 x6 ret /\ ks2 = mkKS i x1 k3 x6) /\
    (x2 e. Config /\ x3 e. PageMapping (getMemory x2) /\ k2 e. Config /\ x6 e. PageMapping (getMemory k2) /\ ret e. ns (u64)) ->
  x6 e. PageMapping (getMemory k3)</pre></td>
        </tr>        <tr class="st">
          <td><a name="197"/>197</td>
          <td><a href="#187">187</a>, <a href="#196">196</a></td>
          <td><a href="iand.html">iand</a></td>
          <td><pre>ks = mkKS i x1 x2 x3 /\
    readException x2 = suc (exSysCall) /\
    ks e. KernelState /\
    k3 = setException (setReg k2 (RAX) ret) 0 /\
    (execMMap x2 x3 k2 x6 ret /\ ks2 = mkKS i x1 k3 x6) /\
    (x2 e. Config /\ x3 e. PageMapping (getMemory x2) /\ k2 e. Config /\ x6 e. PageMapping (getMemory k2) /\ ret e. ns (u64)) ->
  i e. List (ns (u8)) /\ x1 e. List (ns (u8)) /\ k3 e. Config /\ x6 e. PageMapping (getMemory k3)</pre></td>
        </tr>        <tr class="st">
          <td><a name="198"/>198</td>
          <td><a href="#178">178</a>, <a href="#197">197</a></td>
          <td><a href="mpand.html">mpand</a></td>
          <td><pre>ks = mkKS i x1 x2 x3 /\ readException x2 = suc (exSysCall) /\ ks e. KernelState /\ k3 = setException (setReg k2 (RAX) ret) 0 /\ (execMMap x2 x3 k2 x6 ret /\ ks2 = mkKS i x1 k3 x6) ->
  i e. List (ns (u8)) /\ x1 e. List (ns (u8)) /\ k3 e. Config /\ x6 e. PageMapping (getMemory k3)</pre></td>
        </tr>        <tr class="st">
          <td><a name="199"/>199</td>
          <td><a href="#175">175</a>, <a href="#198">198</a></td>
          <td><a href="sylibr.html">sylibr</a></td>
          <td><pre>ks = mkKS i x1 x2 x3 /\ readException x2 = suc (exSysCall) /\ ks e. KernelState /\ k3 = setException (setReg k2 (RAX) ret) 0 /\ (execMMap x2 x3 k2 x6 ret /\ ks2 = mkKS i x1 k3 x6) ->
  mkKS i x1 k3 x6 e. KernelState</pre></td>
        </tr>        <tr class="st">
          <td><a name="200"/>200</td>
          <td><a href="#174">174</a>, <a href="#199">199</a></td>
          <td><a href="mpbird.html">mpbird</a></td>
          <td><pre>ks = mkKS i x1 x2 x3 /\ readException x2 = suc (exSysCall) /\ ks e. KernelState /\ k3 = setException (setReg k2 (RAX) ret) 0 /\ (execMMap x2 x3 k2 x6 ret /\ ks2 = mkKS i x1 k3 x6) ->
  ks2 e. KernelState</pre></td>
        </tr>        <tr class="st">
          <td><a name="201"/>201</td>
          <td><a href="#200">200</a></td>
          <td><a href="eexda.html">eexda</a></td>
          <td><pre>ks = mkKS i x1 x2 x3 /\ readException x2 = suc (exSysCall) /\ ks e. KernelState /\ k3 = setException (setReg k2 (RAX) ret) 0 ->
  E. x6 (execMMap x2 x3 k2 x6 ret /\ ks2 = mkKS i x1 k3 x6) ->
  ks2 e. KernelState</pre></td>
        </tr>        <tr class="st">
          <td><a name="202"/>202</td>
          <td><a href="#172">172</a>, <a href="#201">201</a></td>
          <td><a href="eord.html">eord</a></td>
          <td><pre>ks = mkKS i x1 x2 x3 /\ readException x2 = suc (exSysCall) /\ ks e. KernelState /\ k3 = setException (setReg k2 (RAX) ret) 0 ->
  execOpen x2 ret /\ k2 = x2 /\ ks2 = mkKS i x1 k3 x3 \/
    E. x4 (execRead i x2 x4 k2 ret /\ ks2 = mkKS x4 x1 k3 x3) \/
    E. x5 (execWrite x1 x2 x5 ret /\ k2 = x2 /\ ks2 = mkKS i x5 k3 x3) \/
    execFStat x2 k2 ret /\ ks2 = mkKS i x1 k3 x3 \/
    E. x6 (execMMap x2 x3 k2 x6 ret /\ ks2 = mkKS i x1 k3 x6) ->
  ks2 e. KernelState</pre></td>
        </tr>        <tr class="st">
          <td><a name="203"/>203</td>
          <td><a href="#202">202</a></td>
          <td><a href="exp.html">exp</a></td>
          <td><pre>ks = mkKS i x1 x2 x3 /\ readException x2 = suc (exSysCall) /\ ks e. KernelState ->
  k3 = setException (setReg k2 (RAX) ret) 0 ->
  execOpen x2 ret /\ k2 = x2 /\ ks2 = mkKS i x1 k3 x3 \/
    E. x4 (execRead i x2 x4 k2 ret /\ ks2 = mkKS x4 x1 k3 x3) \/
    E. x5 (execWrite x1 x2 x5 ret /\ k2 = x2 /\ ks2 = mkKS i x5 k3 x3) \/
    execFStat x2 k2 ret /\ ks2 = mkKS i x1 k3 x3 \/
    E. x6 (execMMap x2 x3 k2 x6 ret /\ ks2 = mkKS i x1 k3 x6) ->
  ks2 e. KernelState</pre></td>
        </tr>        <tr class="st">
          <td><a name="204"/>204</td>
          <td><a href="#203">203</a></td>
          <td><a href="impd.html">impd</a></td>
          <td><pre>ks = mkKS i x1 x2 x3 /\ readException x2 = suc (exSysCall) /\ ks e. KernelState ->
  k3 = setException (setReg k2 (RAX) ret) 0 /\
    (execOpen x2 ret /\ k2 = x2 /\ ks2 = mkKS i x1 k3 x3 \/
      E. x4 (execRead i x2 x4 k2 ret /\ ks2 = mkKS x4 x1 k3 x3) \/
      E. x5 (execWrite x1 x2 x5 ret /\ k2 = x2 /\ ks2 = mkKS i x5 k3 x3) \/
      execFStat x2 k2 ret /\ ks2 = mkKS i x1 k3 x3 \/
      E. x6 (execMMap x2 x3 k2 x6 ret /\ ks2 = mkKS i x1 k3 x6)) ->
  ks2 e. KernelState</pre></td>
        </tr>        <tr class="st">
          <td><a name="205"/>205</td>
          <td><a href="#204">204</a></td>
          <td><a href="eexd.html">eexd</a></td>
          <td><pre>ks = mkKS i x1 x2 x3 /\ readException x2 = suc (exSysCall) /\ ks e. KernelState ->
  E. k3 (k3 = setException (setReg k2 (RAX) ret) 0 /\
    (execOpen x2 ret /\ k2 = x2 /\ ks2 = mkKS i x1 k3 x3 \/
      E. x4 (execRead i x2 x4 k2 ret /\ ks2 = mkKS x4 x1 k3 x3) \/
      E. x5 (execWrite x1 x2 x5 ret /\ k2 = x2 /\ ks2 = mkKS i x5 k3 x3) \/
      execFStat x2 k2 ret /\ ks2 = mkKS i x1 k3 x3 \/
      E. x6 (execMMap x2 x3 k2 x6 ret /\ ks2 = mkKS i x1 k3 x6))) ->
  ks2 e. KernelState</pre></td>
        </tr>        <tr class="st">
          <td><a name="206"/>206</td>
          <td><a href="#205">205</a></td>
          <td><a href="eexd.html">eexd</a></td>
          <td><pre>ks = mkKS i x1 x2 x3 /\ readException x2 = suc (exSysCall) /\ ks e. KernelState ->
  E. k2 E. k3 (k3 = setException (setReg k2 (RAX) ret) 0 /\
    (execOpen x2 ret /\ k2 = x2 /\ ks2 = mkKS i x1 k3 x3 \/
      E. x4 (execRead i x2 x4 k2 ret /\ ks2 = mkKS x4 x1 k3 x3) \/
      E. x5 (execWrite x1 x2 x5 ret /\ k2 = x2 /\ ks2 = mkKS i x5 k3 x3) \/
      execFStat x2 k2 ret /\ ks2 = mkKS i x1 k3 x3 \/
      E. x6 (execMMap x2 x3 k2 x6 ret /\ ks2 = mkKS i x1 k3 x6))) ->
  ks2 e. KernelState</pre></td>
        </tr>        <tr class="st">
          <td><a name="207"/>207</td>
          <td><a href="#206">206</a></td>
          <td><a href="expcom.html">expcom</a></td>
          <td><pre>ks e. KernelState ->
  ks = mkKS i x1 x2 x3 /\ readException x2 = suc (exSysCall) ->
  E. k2 E. k3 (k3 = setException (setReg k2 (RAX) ret) 0 /\
    (execOpen x2 ret /\ k2 = x2 /\ ks2 = mkKS i x1 k3 x3 \/
      E. x4 (execRead i x2 x4 k2 ret /\ ks2 = mkKS x4 x1 k3 x3) \/
      E. x5 (execWrite x1 x2 x5 ret /\ k2 = x2 /\ ks2 = mkKS i x5 k3 x3) \/
      execFStat x2 k2 ret /\ ks2 = mkKS i x1 k3 x3 \/
      E. x6 (execMMap x2 x3 k2 x6 ret /\ ks2 = mkKS i x1 k3 x6))) ->
  ks2 e. KernelState</pre></td>
        </tr>        <tr class="st">
          <td><a name="208"/>208</td>
          <td><a href="#207">207</a></td>
          <td><a href="impd.html">impd</a></td>
          <td><pre>ks e. KernelState ->
  ks = mkKS i x1 x2 x3 /\
    readException x2 = suc (exSysCall) /\
    E. k2 E. k3 (k3 = setException (setReg k2 (RAX) ret) 0 /\
      (execOpen x2 ret /\ k2 = x2 /\ ks2 = mkKS i x1 k3 x3 \/
        E. x4 (execRead i x2 x4 k2 ret /\ ks2 = mkKS x4 x1 k3 x3) \/
        E. x5 (execWrite x1 x2 x5 ret /\ k2 = x2 /\ ks2 = mkKS i x5 k3 x3) \/
        execFStat x2 k2 ret /\ ks2 = mkKS i x1 k3 x3 \/
        E. x6 (execMMap x2 x3 k2 x6 ret /\ ks2 = mkKS i x1 k3 x6))) ->
  ks2 e. KernelState</pre></td>
        </tr>        <tr class="st">
          <td><a name="209"/>209</td>
          <td><a href="#208">208</a></td>
          <td><a href="eexd.html">eexd</a></td>
          <td><pre>ks e. KernelState ->
  E. ret (ks = mkKS i x1 x2 x3 /\
    readException x2 = suc (exSysCall) /\
    E. k2 E. k3 (k3 = setException (setReg k2 (RAX) ret) 0 /\
      (execOpen x2 ret /\ k2 = x2 /\ ks2 = mkKS i x1 k3 x3 \/
        E. x4 (execRead i x2 x4 k2 ret /\ ks2 = mkKS x4 x1 k3 x3) \/
        E. x5 (execWrite x1 x2 x5 ret /\ k2 = x2 /\ ks2 = mkKS i x5 k3 x3) \/
        execFStat x2 k2 ret /\ ks2 = mkKS i x1 k3 x3 \/
        E. x6 (execMMap x2 x3 k2 x6 ret /\ ks2 = mkKS i x1 k3 x6)))) ->
  ks2 e. KernelState</pre></td>
        </tr>        <tr class="st">
          <td><a name="210"/>210</td>
          <td><a href="#209">209</a></td>
          <td><a href="eexd.html">eexd</a></td>
          <td><pre>ks e. KernelState ->
  E. x3 E. ret (ks = mkKS i x1 x2 x3 /\
    readException x2 = suc (exSysCall) /\
    E. k2 E. k3 (k3 = setException (setReg k2 (RAX) ret) 0 /\
      (execOpen x2 ret /\ k2 = x2 /\ ks2 = mkKS i x1 k3 x3 \/
        E. x4 (execRead i x2 x4 k2 ret /\ ks2 = mkKS x4 x1 k3 x3) \/
        E. x5 (execWrite x1 x2 x5 ret /\ k2 = x2 /\ ks2 = mkKS i x5 k3 x3) \/
        execFStat x2 k2 ret /\ ks2 = mkKS i x1 k3 x3 \/
        E. x6 (execMMap x2 x3 k2 x6 ret /\ ks2 = mkKS i x1 k3 x6)))) ->
  ks2 e. KernelState</pre></td>
        </tr>        <tr class="st">
          <td><a name="211"/>211</td>
          <td><a href="#210">210</a></td>
          <td><a href="eexd.html">eexd</a></td>
          <td><pre>ks e. KernelState ->
  E. x2 E. x3 E. ret (ks = mkKS i x1 x2 x3 /\
    readException x2 = suc (exSysCall) /\
    E. k2 E. k3 (k3 = setException (setReg k2 (RAX) ret) 0 /\
      (execOpen x2 ret /\ k2 = x2 /\ ks2 = mkKS i x1 k3 x3 \/
        E. x4 (execRead i x2 x4 k2 ret /\ ks2 = mkKS x4 x1 k3 x3) \/
        E. x5 (execWrite x1 x2 x5 ret /\ k2 = x2 /\ ks2 = mkKS i x5 k3 x3) \/
        execFStat x2 k2 ret /\ ks2 = mkKS i x1 k3 x3 \/
        E. x6 (execMMap x2 x3 k2 x6 ret /\ ks2 = mkKS i x1 k3 x6)))) ->
  ks2 e. KernelState</pre></td>
        </tr>        <tr class="st">
          <td><a name="212"/>212</td>
          <td><a href="#211">211</a></td>
          <td><a href="eexd.html">eexd</a></td>
          <td><pre>ks e. KernelState ->
  E. x1 E. x2 E. x3 E. ret (ks = mkKS i x1 x2 x3 /\
    readException x2 = suc (exSysCall) /\
    E. k2 E. k3 (k3 = setException (setReg k2 (RAX) ret) 0 /\
      (execOpen x2 ret /\ k2 = x2 /\ ks2 = mkKS i x1 k3 x3 \/
        E. x4 (execRead i x2 x4 k2 ret /\ ks2 = mkKS x4 x1 k3 x3) \/
        E. x5 (execWrite x1 x2 x5 ret /\ k2 = x2 /\ ks2 = mkKS i x5 k3 x3) \/
        execFStat x2 k2 ret /\ ks2 = mkKS i x1 k3 x3 \/
        E. x6 (execMMap x2 x3 k2 x6 ret /\ ks2 = mkKS i x1 k3 x6)))) ->
  ks2 e. KernelState</pre></td>
        </tr>        <tr class="st">
          <td><a name="213"/>213</td>
          <td><a href="#212">212</a></td>
          <td><a href="eexd.html">eexd</a></td>
          <td><pre>ks e. KernelState ->
  E. i E. x1 E. x2 E. x3 E. ret (ks = mkKS i x1 x2 x3 /\
    readException x2 = suc (exSysCall) /\
    E. k2 E. k3 (k3 = setException (setReg k2 (RAX) ret) 0 /\
      (execOpen x2 ret /\ k2 = x2 /\ ks2 = mkKS i x1 k3 x3 \/
        E. x4 (execRead i x2 x4 k2 ret /\ ks2 = mkKS x4 x1 k3 x3) \/
        E. x5 (execWrite x1 x2 x5 ret /\ k2 = x2 /\ ks2 = mkKS i x5 k3 x3) \/
        execFStat x2 k2 ret /\ ks2 = mkKS i x1 k3 x3 \/
        E. x6 (execMMap x2 x3 k2 x6 ret /\ ks2 = mkKS i x1 k3 x6)))) ->
  ks2 e. KernelState</pre></td>
        </tr>        <tr class="sc">
          <td><a name="214"/>214</td>
          <td><a href="#213">213</a></td>
          <td><i>conv</i></td>
          <td><pre>ks e. KernelState -> execIO ks ks2 -> ks2 e. KernelState</pre></td>
        </tr>        <tr class="st">
          <td><a name="215"/>215</td>
          <td><a href="#214">214</a></td>
          <td><a href="imp.html">imp</a></td>
          <td><pre>ks e. KernelState /\ execIO ks ks2 -> ks2 e. KernelState</pre></td>
        </tr>      </tbody>
    </table>
    <h2 class="axioms">Axiom use</h2>
    <a href="ax_1.html">ax_1</a>,
    <a href="ax_2.html">ax_2</a>,
    <a href="ax_3.html">ax_3</a>,
    <a href="ax_mp.html">ax_mp</a>,
    <a href="itru.html">itru</a>,
    <a href="ax_gen.html">ax_gen</a>,
    <a href="ax_4.html">ax_4</a>,
    <a href="ax_5.html">ax_5</a>,
    <a href="ax_6.html">ax_6</a>,
    <a href="ax_7.html">ax_7</a>,
    <a href="ax_10.html">ax_10</a>,
    <a href="ax_11.html">ax_11</a>,
    <a href="ax_12.html">ax_12</a>,
    <a href="elab.html">elab</a>,
    <a href="ax_8.html">ax_8</a>,
    <a href="peano1.html">peano1</a>,
    <a href="peano2.html">peano2</a>,
    <a href="peano5.html">peano5</a>,
    <a href="theid.html">theid</a>,
    <a href="the0.html">the0</a>,
    <a href="addeq.html">addeq</a>,
    <a href="muleq.html">muleq</a>,
    <a href="add0.html">add0</a>,
    <a href="addS.html">addS</a>,
    <a href="mul0.html">mul0</a>,
    <a href="mulS.html">mulS</a>,
    <a href="h2n0.html">h2n0</a>,
    <a href="h2n1.html">h2n1</a>,
    <a href="h2n2.html">h2n2</a>,
    <a href="h2n3.html">h2n3</a>,
    <a href="h2n4.html">h2n4</a>,
    <a href="h2n5.html">h2n5</a>,
    <a href="h2n6.html">h2n6</a>,
    <a href="h2n7.html">h2n7</a>,
    <a href="h2n8.html">h2n8</a>,
    <a href="h2n9.html">h2n9</a>,
    <a href="h2na.html">h2na</a>,
    <a href="h2nb.html">h2nb</a>,
    <a href="h2nc.html">h2nc</a>,
    <a href="h2nd.html">h2nd</a>,
    <a href="h2ne.html">h2ne</a>,
    <a href="h2nf.html">h2nf</a>,
    <a href="h2nlt.html">h2nlt</a>  </section>
</body>
</html>
