Analysis & Synthesis report for pipe_computer
Tue Dec 11 23:51:53 2018
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for pipe_M_stage:inst8|pipe_datamem:datamem|ram_1port:dram|altsyncram:altsyncram_component|altsyncram_d0p1:auto_generated
 15. Source assignments for pipe_F_stage:inst2|pipe_instmem:instmem|rom_1port:irom|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated
 16. Parameter Settings for User Entity Instance: pipe_M_stage:inst8|pipe_datamem:datamem|ram_1port:dram|altsyncram:altsyncram_component
 17. Parameter Settings for User Entity Instance: pipe_F_stage:inst2|pipe_instmem:instmem|rom_1port:irom|altsyncram:altsyncram_component
 18. altsyncram Parameter Settings by Entity Instance
 19. Elapsed Time Per Partition
 20. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                 ;
+---------------------------------+--------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue Dec 11 23:51:53 2018      ;
; Quartus II 64-Bit Version       ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                   ; pipe_computer                              ;
; Top-level Entity Name           ; pipe_computer                              ;
; Family                          ; Cyclone V                                  ;
; Logic utilization (in ALMs)     ; N/A                                        ;
; Total registers                 ; 1411                                       ;
; Total pins                      ; 67                                         ;
; Total virtual pins              ; 0                                          ;
; Total block memory bits         ; 5,120                                      ;
; Total DSP Blocks                ; 0                                          ;
; Total HSSI RX PCSs              ; 0                                          ;
; Total HSSI PMA RX Deserializers ; 0                                          ;
; Total HSSI TX PCSs              ; 0                                          ;
; Total HSSI TX Channels          ; 0                                          ;
; Total PLLs                      ; 0                                          ;
; Total DLLs                      ; 0                                          ;
+---------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; pipe_computer      ; pipe_computer      ;
; Family name                                                                     ; Cyclone V          ; Cyclone IV GX      ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization                                                    ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                       ;
+----------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                         ; Library ;
+----------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------+---------+
; cu.v                             ; yes             ; User Verilog HDL File                  ; C:/git/PipelineCPU/cu.v                                              ;         ;
; stage_W.v                        ; yes             ; User Verilog HDL File                  ; C:/git/PipelineCPU/stage_W.v                                         ;         ;
; stage_M.v                        ; yes             ; User Verilog HDL File                  ; C:/git/PipelineCPU/stage_M.v                                         ;         ;
; stage_F.v                        ; yes             ; User Verilog HDL File                  ; C:/git/PipelineCPU/stage_F.v                                         ;         ;
; stage_E.v                        ; yes             ; User Verilog HDL File                  ; C:/git/PipelineCPU/stage_E.v                                         ;         ;
; reg_W.v                          ; yes             ; User Verilog HDL File                  ; C:/git/PipelineCPU/reg_W.v                                           ;         ;
; reg_M.v                          ; yes             ; User Verilog HDL File                  ; C:/git/PipelineCPU/reg_M.v                                           ;         ;
; reg_F.v                          ; yes             ; User Verilog HDL File                  ; C:/git/PipelineCPU/reg_F.v                                           ;         ;
; reg_E.v                          ; yes             ; User Verilog HDL File                  ; C:/git/PipelineCPU/reg_E.v                                           ;         ;
; reg_D.v                          ; yes             ; User Verilog HDL File                  ; C:/git/PipelineCPU/reg_D.v                                           ;         ;
; dffe32pc.v                       ; yes             ; User Verilog HDL File                  ; C:/git/PipelineCPU/dffe32pc.v                                        ;         ;
; regfile.v                        ; yes             ; User Verilog HDL File                  ; C:/git/PipelineCPU/regfile.v                                         ;         ;
; pipe_instmem.v                   ; yes             ; User Verilog HDL File                  ; C:/git/PipelineCPU/pipe_instmem.v                                    ;         ;
; pipe_datamem.v                   ; yes             ; User Verilog HDL File                  ; C:/git/PipelineCPU/pipe_datamem.v                                    ;         ;
; mux4x32.v                        ; yes             ; User Verilog HDL File                  ; C:/git/PipelineCPU/mux4x32.v                                         ;         ;
; mux2x5.v                         ; yes             ; User Verilog HDL File                  ; C:/git/PipelineCPU/mux2x5.v                                          ;         ;
; mux2x32.v                        ; yes             ; User Verilog HDL File                  ; C:/git/PipelineCPU/mux2x32.v                                         ;         ;
; dffe32.v                         ; yes             ; User Verilog HDL File                  ; C:/git/PipelineCPU/dffe32.v                                          ;         ;
; dff5.v                           ; yes             ; User Verilog HDL File                  ; C:/git/PipelineCPU/dff5.v                                            ;         ;
; dff4.v                           ; yes             ; User Verilog HDL File                  ; C:/git/PipelineCPU/dff4.v                                            ;         ;
; dff32.v                          ; yes             ; User Verilog HDL File                  ; C:/git/PipelineCPU/dff32.v                                           ;         ;
; dff1.v                           ; yes             ; User Verilog HDL File                  ; C:/git/PipelineCPU/dff1.v                                            ;         ;
; alu.v                            ; yes             ; User Verilog HDL File                  ; C:/git/PipelineCPU/alu.v                                             ;         ;
; pipe_computer.bdf                ; yes             ; User Block Diagram/Schematic File      ; C:/git/PipelineCPU/pipe_computer.bdf                                 ;         ;
; equ.v                            ; yes             ; User Verilog HDL File                  ; C:/git/PipelineCPU/equ.v                                             ;         ;
; ext2dimm.v                       ; yes             ; User Verilog HDL File                  ; C:/git/PipelineCPU/ext2dimm.v                                        ;         ;
; ram_1port.v                      ; yes             ; Auto-Found Wizard-Generated File       ; C:/git/PipelineCPU/ram_1port.v                                       ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal131.inc                   ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_d0p1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/git/PipelineCPU/db/altsyncram_d0p1.tdf                            ;         ;
; pipe_datamem.mif                 ; yes             ; Auto-Found Memory Initialization File  ; C:/git/PipelineCPU/pipe_datamem.mif                                  ;         ;
; rom_1port.v                      ; yes             ; Auto-Found Wizard-Generated File       ; C:/git/PipelineCPU/rom_1port.v                                       ;         ;
; db/altsyncram_pqg1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/git/PipelineCPU/db/altsyncram_pqg1.tdf                            ;         ;
; pipe_instmem.mif                 ; yes             ; Auto-Found Memory Initialization File  ; C:/git/PipelineCPU/pipe_instmem.mif                                  ;         ;
+----------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 1529           ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 1881           ;
;     -- 7 input functions                    ; 25             ;
;     -- 6 input functions                    ; 1027           ;
;     -- 5 input functions                    ; 271            ;
;     -- 4 input functions                    ; 125            ;
;     -- <=3 input functions                  ; 433            ;
;                                             ;                ;
; Dedicated logic registers                   ; 1411           ;
;                                             ;                ;
; I/O pins                                    ; 67             ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 5120           ;
; Total DSP Blocks                            ; 0              ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 1475           ;
; Total fan-out                               ; 15304          ;
; Average fan-out                             ; 4.39           ;
+---------------------------------------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                             ;
+-------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                      ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                  ; Library Name ;
+-------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |pipe_computer                                  ; 1881 (0)          ; 1411 (0)     ; 5120              ; 0          ; 67   ; 0            ; |pipe_computer                                                                                                                       ; work         ;
;    |equ:inst15|                                 ; 30 (30)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |pipe_computer|equ:inst15                                                                                                            ; work         ;
;    |ext2dimm:inst12|                            ; 6 (6)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |pipe_computer|ext2dimm:inst12                                                                                                       ; work         ;
;    |mux2x5:inst16|                              ; 5 (5)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |pipe_computer|mux2x5:inst16                                                                                                         ; work         ;
;    |mux4x32:inst13|                             ; 450 (450)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |pipe_computer|mux4x32:inst13                                                                                                        ; work         ;
;    |mux4x32:inst14|                             ; 447 (447)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |pipe_computer|mux4x32:inst14                                                                                                        ; work         ;
;    |pipe_D_reg:inst3|                           ; 30 (30)           ; 64 (0)       ; 0                 ; 0          ; 0    ; 0            ; |pipe_computer|pipe_D_reg:inst3                                                                                                      ; work         ;
;       |dffe32:ins_r_d|                          ; 0 (0)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |pipe_computer|pipe_D_reg:inst3|dffe32:ins_r_d                                                                                       ; work         ;
;       |dffe32:pc4_r_d|                          ; 0 (0)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |pipe_computer|pipe_D_reg:inst3|dffe32:pc4_r_d                                                                                       ; work         ;
;    |pipe_E_reg:inst5|                           ; 0 (0)             ; 128 (0)      ; 0                 ; 0          ; 0    ; 0            ; |pipe_computer|pipe_E_reg:inst5                                                                                                      ; work         ;
;       |dff1:aluimm_r_e|                         ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |pipe_computer|pipe_E_reg:inst5|dff1:aluimm_r_e                                                                                      ; work         ;
;       |dff1:jal_r_e|                            ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |pipe_computer|pipe_E_reg:inst5|dff1:jal_r_e                                                                                         ; work         ;
;       |dff1:m2reg_r_e|                          ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |pipe_computer|pipe_E_reg:inst5|dff1:m2reg_r_e                                                                                       ; work         ;
;       |dff1:shift_r_e|                          ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |pipe_computer|pipe_E_reg:inst5|dff1:shift_r_e                                                                                       ; work         ;
;       |dff1:wmem_r_e|                           ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |pipe_computer|pipe_E_reg:inst5|dff1:wmem_r_e                                                                                        ; work         ;
;       |dff1:wreg_r_e|                           ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |pipe_computer|pipe_E_reg:inst5|dff1:wreg_r_e                                                                                        ; work         ;
;       |dff32:a_r_e|                             ; 0 (0)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |pipe_computer|pipe_E_reg:inst5|dff32:a_r_e                                                                                          ; work         ;
;       |dff32:b_r_e|                             ; 0 (0)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |pipe_computer|pipe_E_reg:inst5|dff32:b_r_e                                                                                          ; work         ;
;       |dff32:imm_r_e|                           ; 0 (0)             ; 17 (17)      ; 0                 ; 0          ; 0    ; 0            ; |pipe_computer|pipe_E_reg:inst5|dff32:imm_r_e                                                                                        ; work         ;
;       |dff32:pc4_r_e|                           ; 0 (0)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |pipe_computer|pipe_E_reg:inst5|dff32:pc4_r_e                                                                                        ; work         ;
;       |dff4:aluc_r_e|                           ; 0 (0)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |pipe_computer|pipe_E_reg:inst5|dff4:aluc_r_e                                                                                        ; work         ;
;       |dff5:rn_r_e|                             ; 0 (0)             ; 5 (5)        ; 0                 ; 0          ; 0    ; 0            ; |pipe_computer|pipe_E_reg:inst5|dff5:rn_r_e                                                                                          ; work         ;
;    |pipe_E_stage:inst6|                         ; 632 (35)          ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |pipe_computer|pipe_E_stage:inst6                                                                                                    ; work         ;
;       |alu:al_unit|                             ; 314 (314)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |pipe_computer|pipe_E_stage:inst6|alu:al_unit                                                                                        ; work         ;
;       |mux2x32:selectalua|                      ; 29 (29)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |pipe_computer|pipe_E_stage:inst6|mux2x32:selectalua                                                                                 ; work         ;
;       |mux2x32:selectalub|                      ; 30 (30)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |pipe_computer|pipe_E_stage:inst6|mux2x32:selectalub                                                                                 ; work         ;
;       |mux2x32:selectalur|                      ; 224 (224)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |pipe_computer|pipe_E_stage:inst6|mux2x32:selectalur                                                                                 ; work         ;
;    |pipe_F_reg:inst1|                           ; 8 (0)             ; 32 (0)       ; 0                 ; 0          ; 0    ; 0            ; |pipe_computer|pipe_F_reg:inst1                                                                                                      ; work         ;
;       |dffe32pc:ip|                             ; 8 (8)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |pipe_computer|pipe_F_reg:inst1|dffe32pc:ip                                                                                          ; work         ;
;    |pipe_F_stage:inst2|                         ; 62 (30)           ; 0 (0)        ; 4096              ; 0          ; 0    ; 0            ; |pipe_computer|pipe_F_stage:inst2                                                                                                    ; work         ;
;       |mux4x32:nextpc|                          ; 32 (32)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |pipe_computer|pipe_F_stage:inst2|mux4x32:nextpc                                                                                     ; work         ;
;       |pipe_instmem:instmem|                    ; 0 (0)             ; 0 (0)        ; 4096              ; 0          ; 0    ; 0            ; |pipe_computer|pipe_F_stage:inst2|pipe_instmem:instmem                                                                               ; work         ;
;          |rom_1port:irom|                       ; 0 (0)             ; 0 (0)        ; 4096              ; 0          ; 0    ; 0            ; |pipe_computer|pipe_F_stage:inst2|pipe_instmem:instmem|rom_1port:irom                                                                ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 4096              ; 0          ; 0    ; 0            ; |pipe_computer|pipe_F_stage:inst2|pipe_instmem:instmem|rom_1port:irom|altsyncram:altsyncram_component                                ; work         ;
;                |altsyncram_pqg1:auto_generated| ; 0 (0)             ; 0 (0)        ; 4096              ; 0          ; 0    ; 0            ; |pipe_computer|pipe_F_stage:inst2|pipe_instmem:instmem|rom_1port:irom|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated ; work         ;
;    |pipe_M_reg:inst7|                           ; 0 (0)             ; 72 (0)       ; 0                 ; 0          ; 0    ; 0            ; |pipe_computer|pipe_M_reg:inst7                                                                                                      ; work         ;
;       |dff1:m2reg_r_m|                          ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |pipe_computer|pipe_M_reg:inst7|dff1:m2reg_r_m                                                                                       ; work         ;
;       |dff1:wmem_r_m|                           ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |pipe_computer|pipe_M_reg:inst7|dff1:wmem_r_m                                                                                        ; work         ;
;       |dff1:wreg_r_m|                           ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |pipe_computer|pipe_M_reg:inst7|dff1:wreg_r_m                                                                                        ; work         ;
;       |dff32:alu_r_m|                           ; 0 (0)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |pipe_computer|pipe_M_reg:inst7|dff32:alu_r_m                                                                                        ; work         ;
;       |dff32:b_r_m|                             ; 0 (0)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |pipe_computer|pipe_M_reg:inst7|dff32:b_r_m                                                                                          ; work         ;
;       |dff5:rn_r_m|                             ; 0 (0)             ; 5 (5)        ; 0                 ; 0          ; 0    ; 0            ; |pipe_computer|pipe_M_reg:inst7|dff5:rn_r_m                                                                                          ; work         ;
;    |pipe_M_stage:inst8|                         ; 94 (0)            ; 52 (0)       ; 1024              ; 0          ; 0    ; 0            ; |pipe_computer|pipe_M_stage:inst8                                                                                                    ; work         ;
;       |pipe_datamem:datamem|                    ; 94 (94)           ; 52 (52)      ; 1024              ; 0          ; 0    ; 0            ; |pipe_computer|pipe_M_stage:inst8|pipe_datamem:datamem                                                                               ; work         ;
;          |ram_1port:dram|                       ; 0 (0)             ; 0 (0)        ; 1024              ; 0          ; 0    ; 0            ; |pipe_computer|pipe_M_stage:inst8|pipe_datamem:datamem|ram_1port:dram                                                                ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024              ; 0          ; 0    ; 0            ; |pipe_computer|pipe_M_stage:inst8|pipe_datamem:datamem|ram_1port:dram|altsyncram:altsyncram_component                                ; work         ;
;                |altsyncram_d0p1:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024              ; 0          ; 0    ; 0            ; |pipe_computer|pipe_M_stage:inst8|pipe_datamem:datamem|ram_1port:dram|altsyncram:altsyncram_component|altsyncram_d0p1:auto_generated ; work         ;
;    |pipe_W_reg:inst9|                           ; 0 (0)             ; 71 (0)       ; 0                 ; 0          ; 0    ; 0            ; |pipe_computer|pipe_W_reg:inst9                                                                                                      ; work         ;
;       |dff1:m2reg_r_w|                          ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |pipe_computer|pipe_W_reg:inst9|dff1:m2reg_r_w                                                                                       ; work         ;
;       |dff1:wreg_r_w|                           ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |pipe_computer|pipe_W_reg:inst9|dff1:wreg_r_w                                                                                        ; work         ;
;       |dff32:alu_r_w|                           ; 0 (0)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |pipe_computer|pipe_W_reg:inst9|dff32:alu_r_w                                                                                        ; work         ;
;       |dff32:mo_r_w|                            ; 0 (0)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |pipe_computer|pipe_W_reg:inst9|dff32:mo_r_w                                                                                         ; work         ;
;       |dff5:rn_r_w|                             ; 0 (0)             ; 5 (5)        ; 0                 ; 0          ; 0    ; 0            ; |pipe_computer|pipe_W_reg:inst9|dff5:rn_r_w                                                                                          ; work         ;
;    |pipe_W_stage:inst10|                        ; 32 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |pipe_computer|pipe_W_stage:inst10                                                                                                   ; work         ;
;       |mux2x32:select_write_data|               ; 32 (32)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |pipe_computer|pipe_W_stage:inst10|mux2x32:select_write_data                                                                         ; work         ;
;    |pipe_cu:inst|                               ; 52 (52)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |pipe_computer|pipe_cu:inst                                                                                                          ; work         ;
;    |regfile:inst4|                              ; 33 (33)           ; 992 (992)    ; 0                 ; 0          ; 0    ; 0            ; |pipe_computer|regfile:inst4                                                                                                         ; work         ;
+-------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                            ;
+----------------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+------------------+
; Name                                                                                                                             ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF              ;
+----------------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+------------------+
; pipe_F_stage:inst2|pipe_instmem:instmem|rom_1port:irom|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ALTSYNCRAM ; AUTO ; ROM         ; 128          ; 32           ; --           ; --           ; 4096 ; pipe_instmem.mif ;
; pipe_M_stage:inst8|pipe_datamem:datamem|ram_1port:dram|altsyncram:altsyncram_component|altsyncram_d0p1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 32           ; 32           ; --           ; --           ; 1024 ; pipe_datamem.mif ;
+----------------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                  ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------+--------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                       ; IP Include File                ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------+--------------------------------+
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |pipe_computer|pipe_F_stage:inst2|pipe_instmem:instmem|rom_1port:irom ; C:/git/PipelineCPU/rom_1port.v ;
; Altera ; RAM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |pipe_computer|pipe_M_stage:inst8|pipe_datamem:datamem|ram_1port:dram ; C:/git/PipelineCPU/ram_1port.v ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------+--------------------------------+


+---------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                          ;
+------------------------------------------+--------------------------------------------------+
; Register name                            ; Reason for Removal                               ;
+------------------------------------------+--------------------------------------------------+
; pipe_E_reg:inst5|dff32:imm_r_e|q[17..31] ; Merged with pipe_E_reg:inst5|dff32:imm_r_e|q[16] ;
; Total Number of Removed Registers = 15   ;                                                  ;
+------------------------------------------+--------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1411  ;
; Number of registers using Synchronous Clear  ; 12    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 1411  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1140  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------+
; Inverted Register Statistics                              ;
+-------------------------------------------------+---------+
; Inverted Register                               ; Fan out ;
+-------------------------------------------------+---------+
; pipe_M_stage:inst8|pipe_datamem:datamem|hex0[6] ; 1       ;
; pipe_M_stage:inst8|pipe_datamem:datamem|hex0[5] ; 1       ;
; pipe_M_stage:inst8|pipe_datamem:datamem|hex0[4] ; 1       ;
; pipe_M_stage:inst8|pipe_datamem:datamem|hex0[3] ; 1       ;
; pipe_M_stage:inst8|pipe_datamem:datamem|hex0[2] ; 1       ;
; pipe_M_stage:inst8|pipe_datamem:datamem|hex0[1] ; 1       ;
; pipe_M_stage:inst8|pipe_datamem:datamem|hex0[0] ; 1       ;
; pipe_M_stage:inst8|pipe_datamem:datamem|hex1[6] ; 1       ;
; pipe_M_stage:inst8|pipe_datamem:datamem|hex1[5] ; 1       ;
; pipe_M_stage:inst8|pipe_datamem:datamem|hex1[4] ; 1       ;
; pipe_M_stage:inst8|pipe_datamem:datamem|hex1[3] ; 1       ;
; pipe_M_stage:inst8|pipe_datamem:datamem|hex1[2] ; 1       ;
; pipe_M_stage:inst8|pipe_datamem:datamem|hex1[1] ; 1       ;
; pipe_M_stage:inst8|pipe_datamem:datamem|hex1[0] ; 1       ;
; pipe_M_stage:inst8|pipe_datamem:datamem|hex2[6] ; 1       ;
; pipe_M_stage:inst8|pipe_datamem:datamem|hex2[5] ; 1       ;
; pipe_M_stage:inst8|pipe_datamem:datamem|hex2[4] ; 1       ;
; pipe_M_stage:inst8|pipe_datamem:datamem|hex2[3] ; 1       ;
; pipe_M_stage:inst8|pipe_datamem:datamem|hex2[2] ; 1       ;
; pipe_M_stage:inst8|pipe_datamem:datamem|hex2[1] ; 1       ;
; pipe_M_stage:inst8|pipe_datamem:datamem|hex2[0] ; 1       ;
; pipe_M_stage:inst8|pipe_datamem:datamem|hex3[6] ; 1       ;
; pipe_M_stage:inst8|pipe_datamem:datamem|hex3[5] ; 1       ;
; pipe_M_stage:inst8|pipe_datamem:datamem|hex3[4] ; 1       ;
; pipe_M_stage:inst8|pipe_datamem:datamem|hex3[3] ; 1       ;
; pipe_M_stage:inst8|pipe_datamem:datamem|hex3[2] ; 1       ;
; pipe_M_stage:inst8|pipe_datamem:datamem|hex3[1] ; 1       ;
; pipe_M_stage:inst8|pipe_datamem:datamem|hex3[0] ; 1       ;
; pipe_M_stage:inst8|pipe_datamem:datamem|hex4[6] ; 1       ;
; pipe_M_stage:inst8|pipe_datamem:datamem|hex4[5] ; 1       ;
; pipe_M_stage:inst8|pipe_datamem:datamem|hex4[4] ; 1       ;
; pipe_M_stage:inst8|pipe_datamem:datamem|hex4[3] ; 1       ;
; pipe_M_stage:inst8|pipe_datamem:datamem|hex4[2] ; 1       ;
; pipe_M_stage:inst8|pipe_datamem:datamem|hex4[1] ; 1       ;
; pipe_M_stage:inst8|pipe_datamem:datamem|hex4[0] ; 1       ;
; pipe_M_stage:inst8|pipe_datamem:datamem|hex5[6] ; 1       ;
; pipe_M_stage:inst8|pipe_datamem:datamem|hex5[5] ; 1       ;
; pipe_M_stage:inst8|pipe_datamem:datamem|hex5[4] ; 1       ;
; pipe_M_stage:inst8|pipe_datamem:datamem|hex5[3] ; 1       ;
; pipe_M_stage:inst8|pipe_datamem:datamem|hex5[2] ; 1       ;
; pipe_M_stage:inst8|pipe_datamem:datamem|hex5[1] ; 1       ;
; pipe_M_stage:inst8|pipe_datamem:datamem|hex5[0] ; 1       ;
; pipe_F_reg:inst1|dffe32pc:ip|q[2]               ; 2       ;
; pipe_F_reg:inst1|dffe32pc:ip|q[3]               ; 2       ;
; pipe_F_reg:inst1|dffe32pc:ip|q[4]               ; 2       ;
; pipe_F_reg:inst1|dffe32pc:ip|q[5]               ; 2       ;
; pipe_F_reg:inst1|dffe32pc:ip|q[6]               ; 2       ;
; pipe_F_reg:inst1|dffe32pc:ip|q[7]               ; 2       ;
; pipe_F_reg:inst1|dffe32pc:ip|q[8]               ; 2       ;
; pipe_F_reg:inst1|dffe32pc:ip|q[13]              ; 1       ;
; pipe_F_reg:inst1|dffe32pc:ip|q[12]              ; 1       ;
; pipe_F_reg:inst1|dffe32pc:ip|q[11]              ; 1       ;
; pipe_F_reg:inst1|dffe32pc:ip|q[10]              ; 1       ;
; pipe_F_reg:inst1|dffe32pc:ip|q[9]               ; 1       ;
; pipe_F_reg:inst1|dffe32pc:ip|q[19]              ; 1       ;
; pipe_F_reg:inst1|dffe32pc:ip|q[18]              ; 1       ;
; pipe_F_reg:inst1|dffe32pc:ip|q[17]              ; 1       ;
; pipe_F_reg:inst1|dffe32pc:ip|q[16]              ; 1       ;
; pipe_F_reg:inst1|dffe32pc:ip|q[15]              ; 1       ;
; pipe_F_reg:inst1|dffe32pc:ip|q[14]              ; 1       ;
; pipe_F_reg:inst1|dffe32pc:ip|q[31]              ; 1       ;
; pipe_F_reg:inst1|dffe32pc:ip|q[30]              ; 1       ;
; pipe_F_reg:inst1|dffe32pc:ip|q[29]              ; 1       ;
; pipe_F_reg:inst1|dffe32pc:ip|q[28]              ; 1       ;
; pipe_F_reg:inst1|dffe32pc:ip|q[27]              ; 1       ;
; pipe_F_reg:inst1|dffe32pc:ip|q[26]              ; 1       ;
; pipe_F_reg:inst1|dffe32pc:ip|q[25]              ; 1       ;
; pipe_F_reg:inst1|dffe32pc:ip|q[24]              ; 1       ;
; pipe_F_reg:inst1|dffe32pc:ip|q[23]              ; 1       ;
; pipe_F_reg:inst1|dffe32pc:ip|q[22]              ; 1       ;
; pipe_F_reg:inst1|dffe32pc:ip|q[21]              ; 1       ;
; pipe_F_reg:inst1|dffe32pc:ip|q[20]              ; 1       ;
; Total number of inverted registers = 72         ;         ;
+-------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------+
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |pipe_computer|pipe_F_reg:inst1|dffe32pc:ip|q[0]                 ;
; 4:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; Yes        ; |pipe_computer|pipe_F_reg:inst1|dffe32pc:ip|q[29]                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |pipe_computer|pipe_E_stage:inst6|alu:al_unit|ShiftLeft0         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |pipe_computer|pipe_E_stage:inst6|alu:al_unit|ShiftRight0        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |pipe_computer|pipe_E_stage:inst6|alu:al_unit|ShiftRight1        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |pipe_computer|pipe_E_stage:inst6|alu:al_unit|ShiftRight0        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |pipe_computer|pipe_E_stage:inst6|alu:al_unit|ShiftLeft0         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |pipe_computer|pipe_cu:inst|fwdb[0]                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |pipe_computer|pipe_cu:inst|fwda[1]                              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |pipe_computer|pipe_M_stage:inst8|pipe_datamem:datamem|Selector8 ;
; 35:1               ; 32 bits   ; 736 LEs       ; 736 LEs              ; 0 LEs                  ; No         ; |pipe_computer|mux4x32:inst14|Mux3                               ;
; 35:1               ; 32 bits   ; 736 LEs       ; 736 LEs              ; 0 LEs                  ; No         ; |pipe_computer|mux4x32:inst13|Mux16                              ;
; 23:1               ; 7 bits    ; 105 LEs       ; 77 LEs               ; 28 LEs                 ; No         ; |pipe_computer|pipe_E_stage:inst6|mux2x32:selectalur|y[9]        ;
; 24:1               ; 11 bits   ; 176 LEs       ; 121 LEs              ; 55 LEs                 ; No         ; |pipe_computer|pipe_E_stage:inst6|mux2x32:selectalur|y[22]       ;
; 24:1               ; 4 bits    ; 64 LEs        ; 48 LEs               ; 16 LEs                 ; No         ; |pipe_computer|pipe_E_stage:inst6|mux2x32:selectalur|y[7]        ;
; 25:1               ; 3 bits    ; 48 LEs        ; 36 LEs               ; 12 LEs                 ; No         ; |pipe_computer|pipe_E_stage:inst6|mux2x32:selectalur|y[3]        ;
; 26:1               ; 3 bits    ; 51 LEs        ; 36 LEs               ; 15 LEs                 ; No         ; |pipe_computer|pipe_E_stage:inst6|mux2x32:selectalur|y[30]       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pipe_M_stage:inst8|pipe_datamem:datamem|ram_1port:dram|altsyncram:altsyncram_component|altsyncram_d0p1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pipe_F_stage:inst2|pipe_instmem:instmem|rom_1port:irom|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipe_M_stage:inst8|pipe_datamem:datamem|ram_1port:dram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                    ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                 ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                 ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                          ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                          ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                 ;
; INIT_FILE                          ; pipe_datamem.mif     ; Untyped                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_d0p1      ; Untyped                                                                 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipe_F_stage:inst2|pipe_instmem:instmem|rom_1port:irom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                    ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                 ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                 ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                          ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                          ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                 ;
; INIT_FILE                          ; pipe_instmem.mif     ; Untyped                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_pqg1      ; Untyped                                                                 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                   ;
+-------------------------------------------+----------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                  ;
+-------------------------------------------+----------------------------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                                      ;
; Entity Instance                           ; pipe_M_stage:inst8|pipe_datamem:datamem|ram_1port:dram|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                            ;
;     -- WIDTH_A                            ; 32                                                                                     ;
;     -- NUMWORDS_A                         ; 32                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; pipe_F_stage:inst2|pipe_instmem:instmem|rom_1port:irom|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 32                                                                                     ;
;     -- NUMWORDS_A                         ; 128                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
+-------------------------------------------+----------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:07     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Tue Dec 11 23:51:43 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off pipe_computer -c pipe_computer
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file cu.v
    Info (12023): Found entity 1: pipe_cu
Info (12021): Found 1 design units, including 1 entities, in source file stage_w.v
    Info (12023): Found entity 1: pipe_W_stage
Info (12021): Found 1 design units, including 1 entities, in source file stage_m.v
    Info (12023): Found entity 1: pipe_M_stage
Info (12021): Found 1 design units, including 1 entities, in source file stage_f.v
    Info (12023): Found entity 1: pipe_F_stage
Info (12021): Found 1 design units, including 1 entities, in source file stage_e.v
    Info (12023): Found entity 1: pipe_E_stage
Info (12021): Found 1 design units, including 1 entities, in source file stage_d.v
    Info (12023): Found entity 1: pipe_D_stage
Info (12021): Found 1 design units, including 1 entities, in source file reg_w.v
    Info (12023): Found entity 1: pipe_W_reg
Info (12021): Found 1 design units, including 1 entities, in source file reg_m.v
    Info (12023): Found entity 1: pipe_M_reg
Info (12021): Found 1 design units, including 1 entities, in source file reg_f.v
    Info (12023): Found entity 1: pipe_F_reg
Info (12021): Found 1 design units, including 1 entities, in source file reg_e.v
    Info (12023): Found entity 1: pipe_E_reg
Info (12021): Found 1 design units, including 1 entities, in source file reg_d.v
    Info (12023): Found entity 1: pipe_D_reg
Info (12021): Found 1 design units, including 1 entities, in source file dffe32pc.v
    Info (12023): Found entity 1: dffe32pc
Info (12021): Found 1 design units, including 1 entities, in source file regfile.v
    Info (12023): Found entity 1: regfile
Info (12021): Found 1 design units, including 1 entities, in source file pipe_instmem.v
    Info (12023): Found entity 1: pipe_instmem
Info (12021): Found 1 design units, including 1 entities, in source file pipe_datamem.v
    Info (12023): Found entity 1: pipe_datamem
Info (12021): Found 1 design units, including 1 entities, in source file mux4x32.v
    Info (12023): Found entity 1: mux4x32
Info (12021): Found 1 design units, including 1 entities, in source file mux2x5.v
    Info (12023): Found entity 1: mux2x5
Info (12021): Found 1 design units, including 1 entities, in source file mux2x32.v
    Info (12023): Found entity 1: mux2x32
Info (12021): Found 1 design units, including 1 entities, in source file dffe32.v
    Info (12023): Found entity 1: dffe32
Info (12021): Found 1 design units, including 1 entities, in source file dff5.v
    Info (12023): Found entity 1: dff5
Info (12021): Found 1 design units, including 1 entities, in source file dff4.v
    Info (12023): Found entity 1: dff4
Info (12021): Found 1 design units, including 1 entities, in source file dff32.v
    Info (12023): Found entity 1: dff32
Info (12021): Found 1 design units, including 1 entities, in source file dff1.v
    Info (12023): Found entity 1: dff1
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: alu
Info (12021): Found 1 design units, including 1 entities, in source file pipe_computer.bdf
    Info (12023): Found entity 1: pipe_computer
Info (12021): Found 1 design units, including 1 entities, in source file equ.v
    Info (12023): Found entity 1: equ
Info (12021): Found 1 design units, including 1 entities, in source file ext2dimm.v
    Info (12023): Found entity 1: ext2dimm
Info (12127): Elaborating entity "pipe_computer" for the top level hierarchy
Warning (275083): Bus "pc4[31..0]" found using same base name as "pc", which might lead to a name conflict.
Warning (275080): Converted elements in bus name "pc" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "pc[31..0]" to "pc31..0"
Warning (275080): Converted elements in bus name "pc4" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "pc4[31..0]" to "pc431..0"
Warning (275080): Converted elements in bus name "ern" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "ern[4..0]" to "ern4..0"
Warning (275080): Converted elements in bus name "ern0" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "ern0[4..0]" to "ern04..0"
Warning (275011): Block or symbol "mux4x32" of instance "inst13" overlaps another block or symbol
Info (12128): Elaborating entity "pipe_M_stage" for hierarchy "pipe_M_stage:inst8"
Info (12128): Elaborating entity "pipe_datamem" for hierarchy "pipe_M_stage:inst8|pipe_datamem:datamem"
Warning (10762): Verilog HDL Case Statement warning at pipe_datamem.v(28): can't check case statement for completeness because the case expression has too many possible states
Warning (10762): Verilog HDL Case Statement warning at pipe_datamem.v(41): can't check case statement for completeness because the case expression has too many possible states
Warning (12125): Using design file ram_1port.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: ram_1port
Info (12128): Elaborating entity "ram_1port" for hierarchy "pipe_M_stage:inst8|pipe_datamem:datamem|ram_1port:dram"
Info (12128): Elaborating entity "altsyncram" for hierarchy "pipe_M_stage:inst8|pipe_datamem:datamem|ram_1port:dram|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "pipe_M_stage:inst8|pipe_datamem:datamem|ram_1port:dram|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "pipe_M_stage:inst8|pipe_datamem:datamem|ram_1port:dram|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "pipe_datamem.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_d0p1.tdf
    Info (12023): Found entity 1: altsyncram_d0p1
Info (12128): Elaborating entity "altsyncram_d0p1" for hierarchy "pipe_M_stage:inst8|pipe_datamem:datamem|ram_1port:dram|altsyncram:altsyncram_component|altsyncram_d0p1:auto_generated"
Info (12128): Elaborating entity "pipe_M_reg" for hierarchy "pipe_M_reg:inst7"
Info (12128): Elaborating entity "dff1" for hierarchy "pipe_M_reg:inst7|dff1:wreg_r_m"
Info (12128): Elaborating entity "dff5" for hierarchy "pipe_M_reg:inst7|dff5:rn_r_m"
Info (12128): Elaborating entity "dff32" for hierarchy "pipe_M_reg:inst7|dff32:alu_r_m"
Info (12128): Elaborating entity "pipe_E_reg" for hierarchy "pipe_E_reg:inst5"
Info (12128): Elaborating entity "dff4" for hierarchy "pipe_E_reg:inst5|dff4:aluc_r_e"
Info (12128): Elaborating entity "pipe_cu" for hierarchy "pipe_cu:inst"
Info (12128): Elaborating entity "equ" for hierarchy "equ:inst15"
Info (12128): Elaborating entity "mux4x32" for hierarchy "mux4x32:inst13"
Info (12128): Elaborating entity "regfile" for hierarchy "regfile:inst4"
Info (12128): Elaborating entity "pipe_W_reg" for hierarchy "pipe_W_reg:inst9"
Info (12128): Elaborating entity "pipe_W_stage" for hierarchy "pipe_W_stage:inst10"
Info (12128): Elaborating entity "mux2x32" for hierarchy "pipe_W_stage:inst10|mux2x32:select_write_data"
Info (12128): Elaborating entity "pipe_D_reg" for hierarchy "pipe_D_reg:inst3"
Info (12128): Elaborating entity "dffe32" for hierarchy "pipe_D_reg:inst3|dffe32:pc4_r_d"
Info (12128): Elaborating entity "pipe_F_stage" for hierarchy "pipe_F_stage:inst2"
Info (12128): Elaborating entity "pipe_instmem" for hierarchy "pipe_F_stage:inst2|pipe_instmem:instmem"
Warning (12125): Using design file rom_1port.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: rom_1port
Info (12128): Elaborating entity "rom_1port" for hierarchy "pipe_F_stage:inst2|pipe_instmem:instmem|rom_1port:irom"
Info (12128): Elaborating entity "altsyncram" for hierarchy "pipe_F_stage:inst2|pipe_instmem:instmem|rom_1port:irom|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "pipe_F_stage:inst2|pipe_instmem:instmem|rom_1port:irom|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "pipe_F_stage:inst2|pipe_instmem:instmem|rom_1port:irom|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "pipe_instmem.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pqg1.tdf
    Info (12023): Found entity 1: altsyncram_pqg1
Info (12128): Elaborating entity "altsyncram_pqg1" for hierarchy "pipe_F_stage:inst2|pipe_instmem:instmem|rom_1port:irom|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated"
Info (12128): Elaborating entity "pipe_F_reg" for hierarchy "pipe_F_reg:inst1"
Info (12128): Elaborating entity "dffe32pc" for hierarchy "pipe_F_reg:inst1|dffe32pc:ip"
Info (12128): Elaborating entity "pipe_E_stage" for hierarchy "pipe_E_stage:inst6"
Info (12128): Elaborating entity "alu" for hierarchy "pipe_E_stage:inst6|alu:al_unit"
Info (12128): Elaborating entity "ext2dimm" for hierarchy "ext2dimm:inst12"
Info (12128): Elaborating entity "mux2x5" for hierarchy "mux2x5:inst16"
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 3269 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 15 input pins
    Info (21059): Implemented 52 output pins
    Info (21061): Implemented 3138 logic cells
    Info (21064): Implemented 64 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 15 warnings
    Info: Peak virtual memory: 4727 megabytes
    Info: Processing ended: Tue Dec 11 23:51:53 2018
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:09


