// Seed: 3355492818
module module_0;
  logic [1 : 1] id_1;
  ;
endmodule
module module_1 #(
    parameter id_10 = 32'd20,
    parameter id_19 = 32'd26,
    parameter id_25 = 32'd18,
    parameter id_7  = 32'd65
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    _id_7,
    id_8,
    id_9,
    _id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    _id_19,
    id_20,
    id_21,
    id_22
);
  input wire id_22;
  inout wire id_21;
  inout wire id_20;
  inout wire _id_19;
  inout logic [7:0] id_18;
  input wire id_17;
  output wire id_16;
  inout wire id_15;
  inout wire id_14;
  inout wire id_13;
  input wire id_12;
  output wire id_11;
  output wire _id_10;
  inout wire id_9;
  input wire id_8;
  input wire _id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  inout tri0 id_2;
  module_0 modCall_1 ();
  inout wire id_1;
  logic [7:0] id_23;
  uwire id_24;
  logic _id_25 = id_8;
  and primCall (
      id_1,
      id_12,
      id_13,
      id_14,
      id_15,
      id_17,
      id_18,
      id_2,
      id_20,
      id_21,
      id_22,
      id_3,
      id_4,
      id_5,
      id_6,
      id_8,
      id_9
  );
  wire id_26;
  reg  id_27 = id_27 - {id_4, 1, id_15, id_25};
  initial assume (id_23[id_19 :-1*id_7/1*-1]);
  wire id_28;
  wire id_29;
  ;
  assign id_21 = id_18[id_25 : id_25];
  assign id_26 = id_3;
  assign id_24 = 1;
  assign id_2  = 1;
  initial id_27 <= -1;
  logic [{  1 'b0 ,  (  -1  )  ,  1  } : id_10] id_30;
endmodule
