|Memristor_Model
G[0] <= ALTFP_DIV:inst23.result[0]
G[1] <= ALTFP_DIV:inst23.result[1]
G[2] <= ALTFP_DIV:inst23.result[2]
G[3] <= ALTFP_DIV:inst23.result[3]
G[4] <= ALTFP_DIV:inst23.result[4]
G[5] <= ALTFP_DIV:inst23.result[5]
G[6] <= ALTFP_DIV:inst23.result[6]
G[7] <= ALTFP_DIV:inst23.result[7]
G[8] <= ALTFP_DIV:inst23.result[8]
G[9] <= ALTFP_DIV:inst23.result[9]
G[10] <= ALTFP_DIV:inst23.result[10]
G[11] <= ALTFP_DIV:inst23.result[11]
G[12] <= ALTFP_DIV:inst23.result[12]
G[13] <= ALTFP_DIV:inst23.result[13]
G[14] <= ALTFP_DIV:inst23.result[14]
G[15] <= ALTFP_DIV:inst23.result[15]
G[16] <= ALTFP_DIV:inst23.result[16]
G[17] <= ALTFP_DIV:inst23.result[17]
G[18] <= ALTFP_DIV:inst23.result[18]
G[19] <= ALTFP_DIV:inst23.result[19]
G[20] <= ALTFP_DIV:inst23.result[20]
G[21] <= ALTFP_DIV:inst23.result[21]
G[22] <= ALTFP_DIV:inst23.result[22]
G[23] <= ALTFP_DIV:inst23.result[23]
G[24] <= ALTFP_DIV:inst23.result[24]
G[25] <= ALTFP_DIV:inst23.result[25]
G[26] <= ALTFP_DIV:inst23.result[26]
G[27] <= ALTFP_DIV:inst23.result[27]
G[28] <= ALTFP_DIV:inst23.result[28]
G[29] <= ALTFP_DIV:inst23.result[29]
G[30] <= ALTFP_DIV:inst23.result[30]
G[31] <= ALTFP_DIV:inst23.result[31]
clock => ALTFP_DIV:inst23.clock
clock => register_file:inst19.writeEnable
clock => register_file:inst19.clk
clock => ALTFP_ADD_SUB:inst7.clock
clock => ALTFP_MULT:inst9.clock
clock => TEST:inst14.Clock
reset => Mux_2_To_1:inst17.i_Select
Valid_Vte[0] => VHDL_twobit_Binary_Comparator:inst8.inp_A[0]
Valid_Vte[1] => VHDL_twobit_Binary_Comparator:inst8.inp_A[1]
Valid_Vbe[0] => VHDL_twobit_Binary_Comparator:inst16.inp_A[0]
Valid_Vbe[1] => VHDL_twobit_Binary_Comparator:inst16.inp_A[1]
Vte[0] => SUBTRACTOR_SOURCE:inst12.A[0]
Vte[1] => SUBTRACTOR_SOURCE:inst12.A[1]
Vte[2] => SUBTRACTOR_SOURCE:inst12.A[2]
Vte[3] => SUBTRACTOR_SOURCE:inst12.A[3]
Vte[4] => SUBTRACTOR_SOURCE:inst12.A[4]
Vte[5] => SUBTRACTOR_SOURCE:inst12.A[5]
Vte[6] => SUBTRACTOR_SOURCE:inst12.A[6]
Vte[7] => SUBTRACTOR_SOURCE:inst12.A[7]
Vte[8] => SUBTRACTOR_SOURCE:inst12.A[8]
Vte[9] => SUBTRACTOR_SOURCE:inst12.A[9]
Vte[10] => SUBTRACTOR_SOURCE:inst12.A[10]
Vte[11] => SUBTRACTOR_SOURCE:inst12.A[11]
Vte[12] => SUBTRACTOR_SOURCE:inst12.A[12]
Vte[13] => SUBTRACTOR_SOURCE:inst12.A[13]
Vte[14] => SUBTRACTOR_SOURCE:inst12.A[14]
Vte[15] => SUBTRACTOR_SOURCE:inst12.A[15]
Vte[16] => SUBTRACTOR_SOURCE:inst12.A[16]
Vte[17] => SUBTRACTOR_SOURCE:inst12.A[17]
Vte[18] => SUBTRACTOR_SOURCE:inst12.A[18]
Vte[19] => SUBTRACTOR_SOURCE:inst12.A[19]
Vte[20] => SUBTRACTOR_SOURCE:inst12.A[20]
Vte[21] => SUBTRACTOR_SOURCE:inst12.A[21]
Vte[22] => SUBTRACTOR_SOURCE:inst12.A[22]
Vte[23] => SUBTRACTOR_SOURCE:inst12.A[23]
Vte[24] => SUBTRACTOR_SOURCE:inst12.A[24]
Vte[25] => SUBTRACTOR_SOURCE:inst12.A[25]
Vte[26] => SUBTRACTOR_SOURCE:inst12.A[26]
Vte[27] => SUBTRACTOR_SOURCE:inst12.A[27]
Vte[28] => SUBTRACTOR_SOURCE:inst12.A[28]
Vte[29] => SUBTRACTOR_SOURCE:inst12.A[29]
Vte[30] => SUBTRACTOR_SOURCE:inst12.A[30]
Vte[31] => SUBTRACTOR_SOURCE:inst12.A[31]
Vbe[0] => SUBTRACTOR_SOURCE:inst12.B[0]
Vbe[1] => SUBTRACTOR_SOURCE:inst12.B[1]
Vbe[2] => SUBTRACTOR_SOURCE:inst12.B[2]
Vbe[3] => SUBTRACTOR_SOURCE:inst12.B[3]
Vbe[4] => SUBTRACTOR_SOURCE:inst12.B[4]
Vbe[5] => SUBTRACTOR_SOURCE:inst12.B[5]
Vbe[6] => SUBTRACTOR_SOURCE:inst12.B[6]
Vbe[7] => SUBTRACTOR_SOURCE:inst12.B[7]
Vbe[8] => SUBTRACTOR_SOURCE:inst12.B[8]
Vbe[9] => SUBTRACTOR_SOURCE:inst12.B[9]
Vbe[10] => SUBTRACTOR_SOURCE:inst12.B[10]
Vbe[11] => SUBTRACTOR_SOURCE:inst12.B[11]
Vbe[12] => SUBTRACTOR_SOURCE:inst12.B[12]
Vbe[13] => SUBTRACTOR_SOURCE:inst12.B[13]
Vbe[14] => SUBTRACTOR_SOURCE:inst12.B[14]
Vbe[15] => SUBTRACTOR_SOURCE:inst12.B[15]
Vbe[16] => SUBTRACTOR_SOURCE:inst12.B[16]
Vbe[17] => SUBTRACTOR_SOURCE:inst12.B[17]
Vbe[18] => SUBTRACTOR_SOURCE:inst12.B[18]
Vbe[19] => SUBTRACTOR_SOURCE:inst12.B[19]
Vbe[20] => SUBTRACTOR_SOURCE:inst12.B[20]
Vbe[21] => SUBTRACTOR_SOURCE:inst12.B[21]
Vbe[22] => SUBTRACTOR_SOURCE:inst12.B[22]
Vbe[23] => SUBTRACTOR_SOURCE:inst12.B[23]
Vbe[24] => SUBTRACTOR_SOURCE:inst12.B[24]
Vbe[25] => SUBTRACTOR_SOURCE:inst12.B[25]
Vbe[26] => SUBTRACTOR_SOURCE:inst12.B[26]
Vbe[27] => SUBTRACTOR_SOURCE:inst12.B[27]
Vbe[28] => SUBTRACTOR_SOURCE:inst12.B[28]
Vbe[29] => SUBTRACTOR_SOURCE:inst12.B[29]
Vbe[30] => SUBTRACTOR_SOURCE:inst12.B[30]
Vbe[31] => SUBTRACTOR_SOURCE:inst12.B[31]
Rinit[0] => Mux_2_To_1:inst17.i_Data2[0]
Rinit[1] => Mux_2_To_1:inst17.i_Data2[1]
Rinit[2] => Mux_2_To_1:inst17.i_Data2[2]
Rinit[3] => Mux_2_To_1:inst17.i_Data2[3]
Rinit[4] => Mux_2_To_1:inst17.i_Data2[4]
Rinit[5] => Mux_2_To_1:inst17.i_Data2[5]
Rinit[6] => Mux_2_To_1:inst17.i_Data2[6]
Rinit[7] => Mux_2_To_1:inst17.i_Data2[7]
Rinit[8] => Mux_2_To_1:inst17.i_Data2[8]
Rinit[9] => Mux_2_To_1:inst17.i_Data2[9]
Rinit[10] => Mux_2_To_1:inst17.i_Data2[10]
Rinit[11] => Mux_2_To_1:inst17.i_Data2[11]
Rinit[12] => Mux_2_To_1:inst17.i_Data2[12]
Rinit[13] => Mux_2_To_1:inst17.i_Data2[13]
Rinit[14] => Mux_2_To_1:inst17.i_Data2[14]
Rinit[15] => Mux_2_To_1:inst17.i_Data2[15]
Rinit[16] => Mux_2_To_1:inst17.i_Data2[16]
Rinit[17] => Mux_2_To_1:inst17.i_Data2[17]
Rinit[18] => Mux_2_To_1:inst17.i_Data2[18]
Rinit[19] => Mux_2_To_1:inst17.i_Data2[19]
Rinit[20] => Mux_2_To_1:inst17.i_Data2[20]
Rinit[21] => Mux_2_To_1:inst17.i_Data2[21]
Rinit[22] => Mux_2_To_1:inst17.i_Data2[22]
Rinit[23] => Mux_2_To_1:inst17.i_Data2[23]
Rinit[24] => Mux_2_To_1:inst17.i_Data2[24]
Rinit[25] => Mux_2_To_1:inst17.i_Data2[25]
Rinit[26] => Mux_2_To_1:inst17.i_Data2[26]
Rinit[27] => Mux_2_To_1:inst17.i_Data2[27]
Rinit[28] => Mux_2_To_1:inst17.i_Data2[28]
Rinit[29] => Mux_2_To_1:inst17.i_Data2[29]
Rinit[30] => Mux_2_To_1:inst17.i_Data2[30]
Rinit[31] => Mux_2_To_1:inst17.i_Data2[31]


|Memristor_Model|ALTFP_DIV:inst23
aclr => altfp_div_out:auto_generated.aclr
clk_en => altfp_div_out:auto_generated.clk_en
clock => altfp_div_out:auto_generated.clock
dataa[0] => altfp_div_out:auto_generated.dataa[0]
dataa[1] => altfp_div_out:auto_generated.dataa[1]
dataa[2] => altfp_div_out:auto_generated.dataa[2]
dataa[3] => altfp_div_out:auto_generated.dataa[3]
dataa[4] => altfp_div_out:auto_generated.dataa[4]
dataa[5] => altfp_div_out:auto_generated.dataa[5]
dataa[6] => altfp_div_out:auto_generated.dataa[6]
dataa[7] => altfp_div_out:auto_generated.dataa[7]
dataa[8] => altfp_div_out:auto_generated.dataa[8]
dataa[9] => altfp_div_out:auto_generated.dataa[9]
dataa[10] => altfp_div_out:auto_generated.dataa[10]
dataa[11] => altfp_div_out:auto_generated.dataa[11]
dataa[12] => altfp_div_out:auto_generated.dataa[12]
dataa[13] => altfp_div_out:auto_generated.dataa[13]
dataa[14] => altfp_div_out:auto_generated.dataa[14]
dataa[15] => altfp_div_out:auto_generated.dataa[15]
dataa[16] => altfp_div_out:auto_generated.dataa[16]
dataa[17] => altfp_div_out:auto_generated.dataa[17]
dataa[18] => altfp_div_out:auto_generated.dataa[18]
dataa[19] => altfp_div_out:auto_generated.dataa[19]
dataa[20] => altfp_div_out:auto_generated.dataa[20]
dataa[21] => altfp_div_out:auto_generated.dataa[21]
dataa[22] => altfp_div_out:auto_generated.dataa[22]
dataa[23] => altfp_div_out:auto_generated.dataa[23]
dataa[24] => altfp_div_out:auto_generated.dataa[24]
dataa[25] => altfp_div_out:auto_generated.dataa[25]
dataa[26] => altfp_div_out:auto_generated.dataa[26]
dataa[27] => altfp_div_out:auto_generated.dataa[27]
dataa[28] => altfp_div_out:auto_generated.dataa[28]
dataa[29] => altfp_div_out:auto_generated.dataa[29]
dataa[30] => altfp_div_out:auto_generated.dataa[30]
dataa[31] => altfp_div_out:auto_generated.dataa[31]
datab[0] => altfp_div_out:auto_generated.datab[0]
datab[1] => altfp_div_out:auto_generated.datab[1]
datab[2] => altfp_div_out:auto_generated.datab[2]
datab[3] => altfp_div_out:auto_generated.datab[3]
datab[4] => altfp_div_out:auto_generated.datab[4]
datab[5] => altfp_div_out:auto_generated.datab[5]
datab[6] => altfp_div_out:auto_generated.datab[6]
datab[7] => altfp_div_out:auto_generated.datab[7]
datab[8] => altfp_div_out:auto_generated.datab[8]
datab[9] => altfp_div_out:auto_generated.datab[9]
datab[10] => altfp_div_out:auto_generated.datab[10]
datab[11] => altfp_div_out:auto_generated.datab[11]
datab[12] => altfp_div_out:auto_generated.datab[12]
datab[13] => altfp_div_out:auto_generated.datab[13]
datab[14] => altfp_div_out:auto_generated.datab[14]
datab[15] => altfp_div_out:auto_generated.datab[15]
datab[16] => altfp_div_out:auto_generated.datab[16]
datab[17] => altfp_div_out:auto_generated.datab[17]
datab[18] => altfp_div_out:auto_generated.datab[18]
datab[19] => altfp_div_out:auto_generated.datab[19]
datab[20] => altfp_div_out:auto_generated.datab[20]
datab[21] => altfp_div_out:auto_generated.datab[21]
datab[22] => altfp_div_out:auto_generated.datab[22]
datab[23] => altfp_div_out:auto_generated.datab[23]
datab[24] => altfp_div_out:auto_generated.datab[24]
datab[25] => altfp_div_out:auto_generated.datab[25]
datab[26] => altfp_div_out:auto_generated.datab[26]
datab[27] => altfp_div_out:auto_generated.datab[27]
datab[28] => altfp_div_out:auto_generated.datab[28]
datab[29] => altfp_div_out:auto_generated.datab[29]
datab[30] => altfp_div_out:auto_generated.datab[30]
datab[31] => altfp_div_out:auto_generated.datab[31]
denormal <= <GND>
division_by_zero <= <GND>
indefinite <= <GND>
nan <= <GND>
overflow <= <GND>
result[0] <= altfp_div_out:auto_generated.result[0]
result[1] <= altfp_div_out:auto_generated.result[1]
result[2] <= altfp_div_out:auto_generated.result[2]
result[3] <= altfp_div_out:auto_generated.result[3]
result[4] <= altfp_div_out:auto_generated.result[4]
result[5] <= altfp_div_out:auto_generated.result[5]
result[6] <= altfp_div_out:auto_generated.result[6]
result[7] <= altfp_div_out:auto_generated.result[7]
result[8] <= altfp_div_out:auto_generated.result[8]
result[9] <= altfp_div_out:auto_generated.result[9]
result[10] <= altfp_div_out:auto_generated.result[10]
result[11] <= altfp_div_out:auto_generated.result[11]
result[12] <= altfp_div_out:auto_generated.result[12]
result[13] <= altfp_div_out:auto_generated.result[13]
result[14] <= altfp_div_out:auto_generated.result[14]
result[15] <= altfp_div_out:auto_generated.result[15]
result[16] <= altfp_div_out:auto_generated.result[16]
result[17] <= altfp_div_out:auto_generated.result[17]
result[18] <= altfp_div_out:auto_generated.result[18]
result[19] <= altfp_div_out:auto_generated.result[19]
result[20] <= altfp_div_out:auto_generated.result[20]
result[21] <= altfp_div_out:auto_generated.result[21]
result[22] <= altfp_div_out:auto_generated.result[22]
result[23] <= altfp_div_out:auto_generated.result[23]
result[24] <= altfp_div_out:auto_generated.result[24]
result[25] <= altfp_div_out:auto_generated.result[25]
result[26] <= altfp_div_out:auto_generated.result[26]
result[27] <= altfp_div_out:auto_generated.result[27]
result[28] <= altfp_div_out:auto_generated.result[28]
result[29] <= altfp_div_out:auto_generated.result[29]
result[30] <= altfp_div_out:auto_generated.result[30]
result[31] <= altfp_div_out:auto_generated.result[31]
underflow <= <GND>
zero <= <GND>


|Memristor_Model|ALTFP_DIV:inst23|altfp_div_out:auto_generated
aclr => altfp_div_pst_ftg:altfp_div_pst1.aclr
clk_en => altfp_div_pst_ftg:altfp_div_pst1.clk_en
clock => altfp_div_pst_ftg:altfp_div_pst1.clock
dataa[0] => altfp_div_pst_ftg:altfp_div_pst1.dataa[0]
dataa[1] => altfp_div_pst_ftg:altfp_div_pst1.dataa[1]
dataa[2] => altfp_div_pst_ftg:altfp_div_pst1.dataa[2]
dataa[3] => altfp_div_pst_ftg:altfp_div_pst1.dataa[3]
dataa[4] => altfp_div_pst_ftg:altfp_div_pst1.dataa[4]
dataa[5] => altfp_div_pst_ftg:altfp_div_pst1.dataa[5]
dataa[6] => altfp_div_pst_ftg:altfp_div_pst1.dataa[6]
dataa[7] => altfp_div_pst_ftg:altfp_div_pst1.dataa[7]
dataa[8] => altfp_div_pst_ftg:altfp_div_pst1.dataa[8]
dataa[9] => altfp_div_pst_ftg:altfp_div_pst1.dataa[9]
dataa[10] => altfp_div_pst_ftg:altfp_div_pst1.dataa[10]
dataa[11] => altfp_div_pst_ftg:altfp_div_pst1.dataa[11]
dataa[12] => altfp_div_pst_ftg:altfp_div_pst1.dataa[12]
dataa[13] => altfp_div_pst_ftg:altfp_div_pst1.dataa[13]
dataa[14] => altfp_div_pst_ftg:altfp_div_pst1.dataa[14]
dataa[15] => altfp_div_pst_ftg:altfp_div_pst1.dataa[15]
dataa[16] => altfp_div_pst_ftg:altfp_div_pst1.dataa[16]
dataa[17] => altfp_div_pst_ftg:altfp_div_pst1.dataa[17]
dataa[18] => altfp_div_pst_ftg:altfp_div_pst1.dataa[18]
dataa[19] => altfp_div_pst_ftg:altfp_div_pst1.dataa[19]
dataa[20] => altfp_div_pst_ftg:altfp_div_pst1.dataa[20]
dataa[21] => altfp_div_pst_ftg:altfp_div_pst1.dataa[21]
dataa[22] => altfp_div_pst_ftg:altfp_div_pst1.dataa[22]
dataa[23] => altfp_div_pst_ftg:altfp_div_pst1.dataa[23]
dataa[24] => altfp_div_pst_ftg:altfp_div_pst1.dataa[24]
dataa[25] => altfp_div_pst_ftg:altfp_div_pst1.dataa[25]
dataa[26] => altfp_div_pst_ftg:altfp_div_pst1.dataa[26]
dataa[27] => altfp_div_pst_ftg:altfp_div_pst1.dataa[27]
dataa[28] => altfp_div_pst_ftg:altfp_div_pst1.dataa[28]
dataa[29] => altfp_div_pst_ftg:altfp_div_pst1.dataa[29]
dataa[30] => altfp_div_pst_ftg:altfp_div_pst1.dataa[30]
dataa[31] => altfp_div_pst_ftg:altfp_div_pst1.dataa[31]
datab[0] => altfp_div_pst_ftg:altfp_div_pst1.datab[0]
datab[1] => altfp_div_pst_ftg:altfp_div_pst1.datab[1]
datab[2] => altfp_div_pst_ftg:altfp_div_pst1.datab[2]
datab[3] => altfp_div_pst_ftg:altfp_div_pst1.datab[3]
datab[4] => altfp_div_pst_ftg:altfp_div_pst1.datab[4]
datab[5] => altfp_div_pst_ftg:altfp_div_pst1.datab[5]
datab[6] => altfp_div_pst_ftg:altfp_div_pst1.datab[6]
datab[7] => altfp_div_pst_ftg:altfp_div_pst1.datab[7]
datab[8] => altfp_div_pst_ftg:altfp_div_pst1.datab[8]
datab[9] => altfp_div_pst_ftg:altfp_div_pst1.datab[9]
datab[10] => altfp_div_pst_ftg:altfp_div_pst1.datab[10]
datab[11] => altfp_div_pst_ftg:altfp_div_pst1.datab[11]
datab[12] => altfp_div_pst_ftg:altfp_div_pst1.datab[12]
datab[13] => altfp_div_pst_ftg:altfp_div_pst1.datab[13]
datab[14] => altfp_div_pst_ftg:altfp_div_pst1.datab[14]
datab[15] => altfp_div_pst_ftg:altfp_div_pst1.datab[15]
datab[16] => altfp_div_pst_ftg:altfp_div_pst1.datab[16]
datab[17] => altfp_div_pst_ftg:altfp_div_pst1.datab[17]
datab[18] => altfp_div_pst_ftg:altfp_div_pst1.datab[18]
datab[19] => altfp_div_pst_ftg:altfp_div_pst1.datab[19]
datab[20] => altfp_div_pst_ftg:altfp_div_pst1.datab[20]
datab[21] => altfp_div_pst_ftg:altfp_div_pst1.datab[21]
datab[22] => altfp_div_pst_ftg:altfp_div_pst1.datab[22]
datab[23] => altfp_div_pst_ftg:altfp_div_pst1.datab[23]
datab[24] => altfp_div_pst_ftg:altfp_div_pst1.datab[24]
datab[25] => altfp_div_pst_ftg:altfp_div_pst1.datab[25]
datab[26] => altfp_div_pst_ftg:altfp_div_pst1.datab[26]
datab[27] => altfp_div_pst_ftg:altfp_div_pst1.datab[27]
datab[28] => altfp_div_pst_ftg:altfp_div_pst1.datab[28]
datab[29] => altfp_div_pst_ftg:altfp_div_pst1.datab[29]
datab[30] => altfp_div_pst_ftg:altfp_div_pst1.datab[30]
datab[31] => altfp_div_pst_ftg:altfp_div_pst1.datab[31]
result[0] <= altfp_div_pst_ftg:altfp_div_pst1.result[0]
result[1] <= altfp_div_pst_ftg:altfp_div_pst1.result[1]
result[2] <= altfp_div_pst_ftg:altfp_div_pst1.result[2]
result[3] <= altfp_div_pst_ftg:altfp_div_pst1.result[3]
result[4] <= altfp_div_pst_ftg:altfp_div_pst1.result[4]
result[5] <= altfp_div_pst_ftg:altfp_div_pst1.result[5]
result[6] <= altfp_div_pst_ftg:altfp_div_pst1.result[6]
result[7] <= altfp_div_pst_ftg:altfp_div_pst1.result[7]
result[8] <= altfp_div_pst_ftg:altfp_div_pst1.result[8]
result[9] <= altfp_div_pst_ftg:altfp_div_pst1.result[9]
result[10] <= altfp_div_pst_ftg:altfp_div_pst1.result[10]
result[11] <= altfp_div_pst_ftg:altfp_div_pst1.result[11]
result[12] <= altfp_div_pst_ftg:altfp_div_pst1.result[12]
result[13] <= altfp_div_pst_ftg:altfp_div_pst1.result[13]
result[14] <= altfp_div_pst_ftg:altfp_div_pst1.result[14]
result[15] <= altfp_div_pst_ftg:altfp_div_pst1.result[15]
result[16] <= altfp_div_pst_ftg:altfp_div_pst1.result[16]
result[17] <= altfp_div_pst_ftg:altfp_div_pst1.result[17]
result[18] <= altfp_div_pst_ftg:altfp_div_pst1.result[18]
result[19] <= altfp_div_pst_ftg:altfp_div_pst1.result[19]
result[20] <= altfp_div_pst_ftg:altfp_div_pst1.result[20]
result[21] <= altfp_div_pst_ftg:altfp_div_pst1.result[21]
result[22] <= altfp_div_pst_ftg:altfp_div_pst1.result[22]
result[23] <= altfp_div_pst_ftg:altfp_div_pst1.result[23]
result[24] <= altfp_div_pst_ftg:altfp_div_pst1.result[24]
result[25] <= altfp_div_pst_ftg:altfp_div_pst1.result[25]
result[26] <= altfp_div_pst_ftg:altfp_div_pst1.result[26]
result[27] <= altfp_div_pst_ftg:altfp_div_pst1.result[27]
result[28] <= altfp_div_pst_ftg:altfp_div_pst1.result[28]
result[29] <= altfp_div_pst_ftg:altfp_div_pst1.result[29]
result[30] <= altfp_div_pst_ftg:altfp_div_pst1.result[30]
result[31] <= altfp_div_pst_ftg:altfp_div_pst1.result[31]


|Memristor_Model|ALTFP_DIV:inst23|altfp_div_out:auto_generated|altfp_div_pst_ftg:altfp_div_pst1
aclr => a_is_infinity_dffe_0.IN0
aclr => a_is_infinity_dffe_1.IN0
aclr => a_is_infinity_dffe_2.IN0
aclr => a_is_infinity_dffe_3.IN0
aclr => a_is_infinity_dffe_4.IN0
aclr => a_zero_b_not_dffe_0.IN0
aclr => a_zero_b_not_dffe_1.IN0
aclr => a_zero_b_not_dffe_2.IN0
aclr => a_zero_b_not_dffe_3.IN0
aclr => a_zero_b_not_dffe_4.IN0
aclr => b1_dffe_0a[33].IN0
aclr => b_is_infinity_dffe_0.IN0
aclr => b_is_infinity_dffe_1.IN0
aclr => b_is_infinity_dffe_2.IN0
aclr => b_is_infinity_dffe_3.IN0
aclr => b_is_infinity_dffe_4.IN0
aclr => both_exp_zeros_dffe.IN0
aclr => divbyzero_pipe_dffe_0.IN0
aclr => divbyzero_pipe_dffe_1.IN0
aclr => divbyzero_pipe_dffe_2.IN0
aclr => divbyzero_pipe_dffe_3.IN0
aclr => divbyzero_pipe_dffe_4.IN0
aclr => e1_dffe_0a[16].IN0
aclr => e1_dffe_1a[16].IN0
aclr => exp_result_dffe_0a[7].IN0
aclr => exp_result_dffe_1a[7].IN0
aclr => exp_result_dffe_2a[7].IN0
aclr => exp_result_dffe_3a[7].IN0
aclr => frac_a_smaller_dffe1.IN0
aclr => man_a_dffe1_dffe1a[22].IN0
aclr => man_b_dffe1_dffe1a[22].IN0
aclr => man_result_dffe[22].IN0
aclr => nan_pipe_dffe_0.IN0
aclr => nan_pipe_dffe_1.IN0
aclr => nan_pipe_dffe_2.IN0
aclr => nan_pipe_dffe_3.IN0
aclr => nan_pipe_dffe_4.IN0
aclr => over_under_dffe_0.IN0
aclr => over_under_dffe_1.IN0
aclr => over_under_dffe_2.IN0
aclr => quotient_j_dffe[16].IN0
aclr => quotient_k_dffe_0a[16].IN0
aclr => remainder_j_dffe_0a[49].IN0
aclr => remainder_j_dffe_1a[49].IN0
aclr => sign_pipe_dffe_0.IN0
aclr => sign_pipe_dffe_1.IN0
aclr => sign_pipe_dffe_2.IN0
aclr => sign_pipe_dffe_3.IN0
aclr => sign_pipe_dffe_4.IN0
aclr => sign_pipe_dffe_5.IN0
aclr => mult_2ds:a1_prod.aclr
aclr => mult_0ds:b1_prod.aclr
aclr => mult_9ds:q_partial_0.aclr
aclr => mult_9ds:q_partial_1.aclr
aclr => mult_7ds:remainder_mult_0.aclr
aclr => bias_addition_pipeline_dffe[8].IN0
aclr => bias_addition_overflow_dffe[8].IN0
aclr => exp_sub_pipeline_dffe[8].IN0
clk_en => altsyncram_4op:altsyncram3.clocken0
clk_en => mult_2ds:a1_prod.clken
clk_en => mult_0ds:b1_prod.clken
clk_en => mult_9ds:q_partial_0.clken
clk_en => mult_9ds:q_partial_1.clken
clk_en => mult_7ds:remainder_mult_0.clken
clk_en => a_is_infinity_dffe_0.ENA
clk_en => a_is_infinity_dffe_1.ENA
clk_en => a_is_infinity_dffe_2.ENA
clk_en => a_is_infinity_dffe_3.ENA
clk_en => a_is_infinity_dffe_4.ENA
clk_en => a_zero_b_not_dffe_0.ENA
clk_en => a_zero_b_not_dffe_1.ENA
clk_en => a_zero_b_not_dffe_2.ENA
clk_en => a_zero_b_not_dffe_3.ENA
clk_en => a_zero_b_not_dffe_4.ENA
clk_en => b1_dffe_0a[33].ENA
clk_en => b1_dffe_0a[32].ENA
clk_en => b1_dffe_0a[31].ENA
clk_en => b1_dffe_0a[30].ENA
clk_en => b1_dffe_0a[29].ENA
clk_en => b1_dffe_0a[28].ENA
clk_en => b1_dffe_0a[27].ENA
clk_en => b1_dffe_0a[26].ENA
clk_en => b1_dffe_0a[25].ENA
clk_en => b1_dffe_0a[24].ENA
clk_en => b1_dffe_0a[23].ENA
clk_en => b1_dffe_0a[22].ENA
clk_en => b1_dffe_0a[21].ENA
clk_en => b1_dffe_0a[20].ENA
clk_en => b1_dffe_0a[19].ENA
clk_en => b1_dffe_0a[18].ENA
clk_en => b1_dffe_0a[17].ENA
clk_en => b1_dffe_0a[16].ENA
clk_en => b1_dffe_0a[15].ENA
clk_en => b1_dffe_0a[14].ENA
clk_en => b1_dffe_0a[13].ENA
clk_en => b1_dffe_0a[12].ENA
clk_en => b1_dffe_0a[11].ENA
clk_en => b1_dffe_0a[10].ENA
clk_en => b1_dffe_0a[9].ENA
clk_en => b1_dffe_0a[8].ENA
clk_en => b1_dffe_0a[7].ENA
clk_en => b1_dffe_0a[6].ENA
clk_en => b1_dffe_0a[5].ENA
clk_en => b1_dffe_0a[4].ENA
clk_en => b1_dffe_0a[3].ENA
clk_en => b1_dffe_0a[2].ENA
clk_en => b1_dffe_0a[1].ENA
clk_en => b1_dffe_0a[0].ENA
clk_en => b_is_infinity_dffe_0.ENA
clk_en => b_is_infinity_dffe_1.ENA
clk_en => b_is_infinity_dffe_2.ENA
clk_en => b_is_infinity_dffe_3.ENA
clk_en => b_is_infinity_dffe_4.ENA
clk_en => both_exp_zeros_dffe.ENA
clk_en => divbyzero_pipe_dffe_0.ENA
clk_en => divbyzero_pipe_dffe_1.ENA
clk_en => divbyzero_pipe_dffe_2.ENA
clk_en => divbyzero_pipe_dffe_3.ENA
clk_en => divbyzero_pipe_dffe_4.ENA
clk_en => e1_dffe_0a[16].ENA
clk_en => e1_dffe_0a[15].ENA
clk_en => e1_dffe_0a[14].ENA
clk_en => e1_dffe_0a[13].ENA
clk_en => e1_dffe_0a[12].ENA
clk_en => e1_dffe_0a[11].ENA
clk_en => e1_dffe_0a[10].ENA
clk_en => e1_dffe_0a[9].ENA
clk_en => e1_dffe_0a[8].ENA
clk_en => e1_dffe_0a[7].ENA
clk_en => e1_dffe_0a[6].ENA
clk_en => e1_dffe_0a[5].ENA
clk_en => e1_dffe_0a[4].ENA
clk_en => e1_dffe_0a[3].ENA
clk_en => e1_dffe_0a[2].ENA
clk_en => e1_dffe_0a[1].ENA
clk_en => e1_dffe_0a[0].ENA
clk_en => e1_dffe_1a[16].ENA
clk_en => e1_dffe_1a[15].ENA
clk_en => e1_dffe_1a[14].ENA
clk_en => e1_dffe_1a[13].ENA
clk_en => e1_dffe_1a[12].ENA
clk_en => e1_dffe_1a[11].ENA
clk_en => e1_dffe_1a[10].ENA
clk_en => e1_dffe_1a[9].ENA
clk_en => e1_dffe_1a[8].ENA
clk_en => e1_dffe_1a[7].ENA
clk_en => e1_dffe_1a[6].ENA
clk_en => e1_dffe_1a[5].ENA
clk_en => e1_dffe_1a[4].ENA
clk_en => e1_dffe_1a[3].ENA
clk_en => e1_dffe_1a[2].ENA
clk_en => e1_dffe_1a[1].ENA
clk_en => e1_dffe_1a[0].ENA
clk_en => exp_result_dffe_0a[7].ENA
clk_en => exp_result_dffe_0a[6].ENA
clk_en => exp_result_dffe_0a[5].ENA
clk_en => exp_result_dffe_0a[4].ENA
clk_en => exp_result_dffe_0a[3].ENA
clk_en => exp_result_dffe_0a[2].ENA
clk_en => exp_result_dffe_0a[1].ENA
clk_en => exp_result_dffe_0a[0].ENA
clk_en => exp_result_dffe_1a[7].ENA
clk_en => exp_result_dffe_1a[6].ENA
clk_en => exp_result_dffe_1a[5].ENA
clk_en => exp_result_dffe_1a[4].ENA
clk_en => exp_result_dffe_1a[3].ENA
clk_en => exp_result_dffe_1a[2].ENA
clk_en => exp_result_dffe_1a[1].ENA
clk_en => exp_result_dffe_1a[0].ENA
clk_en => exp_result_dffe_2a[7].ENA
clk_en => exp_result_dffe_2a[6].ENA
clk_en => exp_result_dffe_2a[5].ENA
clk_en => exp_result_dffe_2a[4].ENA
clk_en => exp_result_dffe_2a[3].ENA
clk_en => exp_result_dffe_2a[2].ENA
clk_en => exp_result_dffe_2a[1].ENA
clk_en => exp_result_dffe_2a[0].ENA
clk_en => exp_result_dffe_3a[7].ENA
clk_en => exp_result_dffe_3a[6].ENA
clk_en => exp_result_dffe_3a[5].ENA
clk_en => exp_result_dffe_3a[4].ENA
clk_en => exp_result_dffe_3a[3].ENA
clk_en => exp_result_dffe_3a[2].ENA
clk_en => exp_result_dffe_3a[1].ENA
clk_en => exp_result_dffe_3a[0].ENA
clk_en => frac_a_smaller_dffe1.ENA
clk_en => man_a_dffe1_dffe1a[22].ENA
clk_en => man_a_dffe1_dffe1a[21].ENA
clk_en => man_a_dffe1_dffe1a[20].ENA
clk_en => man_a_dffe1_dffe1a[19].ENA
clk_en => man_a_dffe1_dffe1a[18].ENA
clk_en => man_a_dffe1_dffe1a[17].ENA
clk_en => man_a_dffe1_dffe1a[16].ENA
clk_en => man_a_dffe1_dffe1a[15].ENA
clk_en => man_a_dffe1_dffe1a[14].ENA
clk_en => man_a_dffe1_dffe1a[13].ENA
clk_en => man_a_dffe1_dffe1a[12].ENA
clk_en => man_a_dffe1_dffe1a[11].ENA
clk_en => man_a_dffe1_dffe1a[10].ENA
clk_en => man_a_dffe1_dffe1a[9].ENA
clk_en => man_a_dffe1_dffe1a[8].ENA
clk_en => man_a_dffe1_dffe1a[7].ENA
clk_en => man_a_dffe1_dffe1a[6].ENA
clk_en => man_a_dffe1_dffe1a[5].ENA
clk_en => man_a_dffe1_dffe1a[4].ENA
clk_en => man_a_dffe1_dffe1a[3].ENA
clk_en => man_a_dffe1_dffe1a[2].ENA
clk_en => man_a_dffe1_dffe1a[1].ENA
clk_en => man_a_dffe1_dffe1a[0].ENA
clk_en => man_b_dffe1_dffe1a[22].ENA
clk_en => man_b_dffe1_dffe1a[21].ENA
clk_en => man_b_dffe1_dffe1a[20].ENA
clk_en => man_b_dffe1_dffe1a[19].ENA
clk_en => man_b_dffe1_dffe1a[18].ENA
clk_en => man_b_dffe1_dffe1a[17].ENA
clk_en => man_b_dffe1_dffe1a[16].ENA
clk_en => man_b_dffe1_dffe1a[15].ENA
clk_en => man_b_dffe1_dffe1a[14].ENA
clk_en => man_b_dffe1_dffe1a[13].ENA
clk_en => man_b_dffe1_dffe1a[12].ENA
clk_en => man_b_dffe1_dffe1a[11].ENA
clk_en => man_b_dffe1_dffe1a[10].ENA
clk_en => man_b_dffe1_dffe1a[9].ENA
clk_en => man_b_dffe1_dffe1a[8].ENA
clk_en => man_b_dffe1_dffe1a[7].ENA
clk_en => man_b_dffe1_dffe1a[6].ENA
clk_en => man_b_dffe1_dffe1a[5].ENA
clk_en => man_b_dffe1_dffe1a[4].ENA
clk_en => man_b_dffe1_dffe1a[3].ENA
clk_en => man_b_dffe1_dffe1a[2].ENA
clk_en => man_b_dffe1_dffe1a[1].ENA
clk_en => man_b_dffe1_dffe1a[0].ENA
clk_en => man_result_dffe[22].ENA
clk_en => man_result_dffe[21].ENA
clk_en => man_result_dffe[20].ENA
clk_en => man_result_dffe[19].ENA
clk_en => man_result_dffe[18].ENA
clk_en => man_result_dffe[17].ENA
clk_en => man_result_dffe[16].ENA
clk_en => man_result_dffe[15].ENA
clk_en => man_result_dffe[14].ENA
clk_en => man_result_dffe[13].ENA
clk_en => man_result_dffe[12].ENA
clk_en => man_result_dffe[11].ENA
clk_en => man_result_dffe[10].ENA
clk_en => man_result_dffe[9].ENA
clk_en => man_result_dffe[8].ENA
clk_en => man_result_dffe[7].ENA
clk_en => man_result_dffe[6].ENA
clk_en => man_result_dffe[5].ENA
clk_en => man_result_dffe[4].ENA
clk_en => man_result_dffe[3].ENA
clk_en => man_result_dffe[2].ENA
clk_en => man_result_dffe[1].ENA
clk_en => man_result_dffe[0].ENA
clk_en => nan_pipe_dffe_0.ENA
clk_en => nan_pipe_dffe_1.ENA
clk_en => nan_pipe_dffe_2.ENA
clk_en => nan_pipe_dffe_3.ENA
clk_en => nan_pipe_dffe_4.ENA
clk_en => over_under_dffe_0.ENA
clk_en => over_under_dffe_1.ENA
clk_en => over_under_dffe_2.ENA
clk_en => quotient_j_dffe[16].ENA
clk_en => quotient_j_dffe[15].ENA
clk_en => quotient_j_dffe[14].ENA
clk_en => quotient_j_dffe[13].ENA
clk_en => quotient_j_dffe[12].ENA
clk_en => quotient_j_dffe[11].ENA
clk_en => quotient_j_dffe[10].ENA
clk_en => quotient_j_dffe[9].ENA
clk_en => quotient_j_dffe[8].ENA
clk_en => quotient_j_dffe[7].ENA
clk_en => quotient_j_dffe[6].ENA
clk_en => quotient_j_dffe[5].ENA
clk_en => quotient_j_dffe[4].ENA
clk_en => quotient_j_dffe[3].ENA
clk_en => quotient_j_dffe[2].ENA
clk_en => quotient_j_dffe[1].ENA
clk_en => quotient_j_dffe[0].ENA
clk_en => quotient_k_dffe_0a[16].ENA
clk_en => quotient_k_dffe_0a[15].ENA
clk_en => quotient_k_dffe_0a[14].ENA
clk_en => quotient_k_dffe_0a[13].ENA
clk_en => quotient_k_dffe_0a[12].ENA
clk_en => quotient_k_dffe_0a[11].ENA
clk_en => quotient_k_dffe_0a[10].ENA
clk_en => quotient_k_dffe_0a[9].ENA
clk_en => quotient_k_dffe_0a[8].ENA
clk_en => quotient_k_dffe_0a[7].ENA
clk_en => quotient_k_dffe_0a[6].ENA
clk_en => quotient_k_dffe_0a[5].ENA
clk_en => quotient_k_dffe_0a[4].ENA
clk_en => quotient_k_dffe_0a[3].ENA
clk_en => quotient_k_dffe_0a[2].ENA
clk_en => quotient_k_dffe_0a[1].ENA
clk_en => quotient_k_dffe_0a[0].ENA
clk_en => remainder_j_dffe_0a[49].ENA
clk_en => remainder_j_dffe_0a[48].ENA
clk_en => remainder_j_dffe_0a[47].ENA
clk_en => remainder_j_dffe_0a[46].ENA
clk_en => remainder_j_dffe_0a[45].ENA
clk_en => remainder_j_dffe_0a[44].ENA
clk_en => remainder_j_dffe_0a[43].ENA
clk_en => remainder_j_dffe_0a[42].ENA
clk_en => remainder_j_dffe_0a[41].ENA
clk_en => remainder_j_dffe_0a[40].ENA
clk_en => remainder_j_dffe_0a[39].ENA
clk_en => remainder_j_dffe_0a[38].ENA
clk_en => remainder_j_dffe_0a[37].ENA
clk_en => remainder_j_dffe_0a[36].ENA
clk_en => remainder_j_dffe_0a[35].ENA
clk_en => remainder_j_dffe_0a[34].ENA
clk_en => remainder_j_dffe_0a[33].ENA
clk_en => remainder_j_dffe_0a[32].ENA
clk_en => remainder_j_dffe_0a[31].ENA
clk_en => remainder_j_dffe_0a[30].ENA
clk_en => remainder_j_dffe_0a[29].ENA
clk_en => remainder_j_dffe_0a[28].ENA
clk_en => remainder_j_dffe_0a[27].ENA
clk_en => remainder_j_dffe_0a[26].ENA
clk_en => remainder_j_dffe_0a[25].ENA
clk_en => remainder_j_dffe_0a[24].ENA
clk_en => remainder_j_dffe_0a[23].ENA
clk_en => remainder_j_dffe_0a[22].ENA
clk_en => remainder_j_dffe_0a[21].ENA
clk_en => remainder_j_dffe_0a[20].ENA
clk_en => remainder_j_dffe_0a[19].ENA
clk_en => remainder_j_dffe_0a[18].ENA
clk_en => remainder_j_dffe_0a[17].ENA
clk_en => remainder_j_dffe_0a[16].ENA
clk_en => remainder_j_dffe_0a[15].ENA
clk_en => remainder_j_dffe_0a[14].ENA
clk_en => remainder_j_dffe_0a[13].ENA
clk_en => remainder_j_dffe_0a[12].ENA
clk_en => remainder_j_dffe_0a[11].ENA
clk_en => remainder_j_dffe_0a[10].ENA
clk_en => remainder_j_dffe_0a[9].ENA
clk_en => remainder_j_dffe_0a[8].ENA
clk_en => remainder_j_dffe_0a[7].ENA
clk_en => remainder_j_dffe_0a[6].ENA
clk_en => remainder_j_dffe_0a[5].ENA
clk_en => remainder_j_dffe_0a[4].ENA
clk_en => remainder_j_dffe_0a[3].ENA
clk_en => remainder_j_dffe_0a[2].ENA
clk_en => remainder_j_dffe_0a[1].ENA
clk_en => remainder_j_dffe_0a[0].ENA
clk_en => remainder_j_dffe_1a[49].ENA
clk_en => remainder_j_dffe_1a[48].ENA
clk_en => remainder_j_dffe_1a[47].ENA
clk_en => remainder_j_dffe_1a[46].ENA
clk_en => remainder_j_dffe_1a[45].ENA
clk_en => remainder_j_dffe_1a[44].ENA
clk_en => remainder_j_dffe_1a[43].ENA
clk_en => remainder_j_dffe_1a[42].ENA
clk_en => remainder_j_dffe_1a[41].ENA
clk_en => remainder_j_dffe_1a[40].ENA
clk_en => remainder_j_dffe_1a[39].ENA
clk_en => remainder_j_dffe_1a[38].ENA
clk_en => remainder_j_dffe_1a[37].ENA
clk_en => remainder_j_dffe_1a[36].ENA
clk_en => remainder_j_dffe_1a[35].ENA
clk_en => remainder_j_dffe_1a[34].ENA
clk_en => remainder_j_dffe_1a[33].ENA
clk_en => remainder_j_dffe_1a[32].ENA
clk_en => remainder_j_dffe_1a[31].ENA
clk_en => remainder_j_dffe_1a[30].ENA
clk_en => remainder_j_dffe_1a[29].ENA
clk_en => remainder_j_dffe_1a[28].ENA
clk_en => remainder_j_dffe_1a[27].ENA
clk_en => remainder_j_dffe_1a[26].ENA
clk_en => remainder_j_dffe_1a[25].ENA
clk_en => remainder_j_dffe_1a[24].ENA
clk_en => remainder_j_dffe_1a[23].ENA
clk_en => remainder_j_dffe_1a[22].ENA
clk_en => remainder_j_dffe_1a[21].ENA
clk_en => remainder_j_dffe_1a[20].ENA
clk_en => remainder_j_dffe_1a[19].ENA
clk_en => remainder_j_dffe_1a[18].ENA
clk_en => remainder_j_dffe_1a[17].ENA
clk_en => remainder_j_dffe_1a[16].ENA
clk_en => remainder_j_dffe_1a[15].ENA
clk_en => remainder_j_dffe_1a[14].ENA
clk_en => remainder_j_dffe_1a[13].ENA
clk_en => remainder_j_dffe_1a[12].ENA
clk_en => remainder_j_dffe_1a[11].ENA
clk_en => remainder_j_dffe_1a[10].ENA
clk_en => remainder_j_dffe_1a[9].ENA
clk_en => remainder_j_dffe_1a[8].ENA
clk_en => remainder_j_dffe_1a[7].ENA
clk_en => remainder_j_dffe_1a[6].ENA
clk_en => remainder_j_dffe_1a[5].ENA
clk_en => remainder_j_dffe_1a[4].ENA
clk_en => remainder_j_dffe_1a[3].ENA
clk_en => remainder_j_dffe_1a[2].ENA
clk_en => remainder_j_dffe_1a[1].ENA
clk_en => remainder_j_dffe_1a[0].ENA
clk_en => sign_pipe_dffe_0.ENA
clk_en => sign_pipe_dffe_1.ENA
clk_en => sign_pipe_dffe_2.ENA
clk_en => sign_pipe_dffe_3.ENA
clk_en => sign_pipe_dffe_4.ENA
clk_en => sign_pipe_dffe_5.ENA
clk_en => bias_addition_pipeline_dffe[8].ENA
clk_en => bias_addition_pipeline_dffe[7].ENA
clk_en => bias_addition_pipeline_dffe[6].ENA
clk_en => bias_addition_pipeline_dffe[5].ENA
clk_en => bias_addition_pipeline_dffe[4].ENA
clk_en => bias_addition_pipeline_dffe[3].ENA
clk_en => bias_addition_pipeline_dffe[2].ENA
clk_en => bias_addition_pipeline_dffe[1].ENA
clk_en => bias_addition_pipeline_dffe[0].ENA
clk_en => bias_addition_overflow_dffe[8].ENA
clk_en => bias_addition_overflow_dffe[7].ENA
clk_en => bias_addition_overflow_dffe[6].ENA
clk_en => bias_addition_overflow_dffe[5].ENA
clk_en => bias_addition_overflow_dffe[4].ENA
clk_en => bias_addition_overflow_dffe[3].ENA
clk_en => bias_addition_overflow_dffe[2].ENA
clk_en => bias_addition_overflow_dffe[1].ENA
clk_en => bias_addition_overflow_dffe[0].ENA
clk_en => exp_sub_pipeline_dffe[8].ENA
clk_en => exp_sub_pipeline_dffe[7].ENA
clk_en => exp_sub_pipeline_dffe[6].ENA
clk_en => exp_sub_pipeline_dffe[5].ENA
clk_en => exp_sub_pipeline_dffe[4].ENA
clk_en => exp_sub_pipeline_dffe[3].ENA
clk_en => exp_sub_pipeline_dffe[2].ENA
clk_en => exp_sub_pipeline_dffe[1].ENA
clk_en => exp_sub_pipeline_dffe[0].ENA
clock => altsyncram_4op:altsyncram3.clock0
clock => mult_2ds:a1_prod.clock
clock => mult_0ds:b1_prod.clock
clock => mult_9ds:q_partial_0.clock
clock => mult_9ds:q_partial_1.clock
clock => mult_7ds:remainder_mult_0.clock
clock => a_is_infinity_dffe_0.CLK
clock => a_is_infinity_dffe_1.CLK
clock => a_is_infinity_dffe_2.CLK
clock => a_is_infinity_dffe_3.CLK
clock => a_is_infinity_dffe_4.CLK
clock => a_zero_b_not_dffe_0.CLK
clock => a_zero_b_not_dffe_1.CLK
clock => a_zero_b_not_dffe_2.CLK
clock => a_zero_b_not_dffe_3.CLK
clock => a_zero_b_not_dffe_4.CLK
clock => b1_dffe_0a[33].CLK
clock => b1_dffe_0a[32].CLK
clock => b1_dffe_0a[31].CLK
clock => b1_dffe_0a[30].CLK
clock => b1_dffe_0a[29].CLK
clock => b1_dffe_0a[28].CLK
clock => b1_dffe_0a[27].CLK
clock => b1_dffe_0a[26].CLK
clock => b1_dffe_0a[25].CLK
clock => b1_dffe_0a[24].CLK
clock => b1_dffe_0a[23].CLK
clock => b1_dffe_0a[22].CLK
clock => b1_dffe_0a[21].CLK
clock => b1_dffe_0a[20].CLK
clock => b1_dffe_0a[19].CLK
clock => b1_dffe_0a[18].CLK
clock => b1_dffe_0a[17].CLK
clock => b1_dffe_0a[16].CLK
clock => b1_dffe_0a[15].CLK
clock => b1_dffe_0a[14].CLK
clock => b1_dffe_0a[13].CLK
clock => b1_dffe_0a[12].CLK
clock => b1_dffe_0a[11].CLK
clock => b1_dffe_0a[10].CLK
clock => b1_dffe_0a[9].CLK
clock => b1_dffe_0a[8].CLK
clock => b1_dffe_0a[7].CLK
clock => b1_dffe_0a[6].CLK
clock => b1_dffe_0a[5].CLK
clock => b1_dffe_0a[4].CLK
clock => b1_dffe_0a[3].CLK
clock => b1_dffe_0a[2].CLK
clock => b1_dffe_0a[1].CLK
clock => b1_dffe_0a[0].CLK
clock => b_is_infinity_dffe_0.CLK
clock => b_is_infinity_dffe_1.CLK
clock => b_is_infinity_dffe_2.CLK
clock => b_is_infinity_dffe_3.CLK
clock => b_is_infinity_dffe_4.CLK
clock => both_exp_zeros_dffe.CLK
clock => divbyzero_pipe_dffe_0.CLK
clock => divbyzero_pipe_dffe_1.CLK
clock => divbyzero_pipe_dffe_2.CLK
clock => divbyzero_pipe_dffe_3.CLK
clock => divbyzero_pipe_dffe_4.CLK
clock => e1_dffe_0a[16].CLK
clock => e1_dffe_0a[15].CLK
clock => e1_dffe_0a[14].CLK
clock => e1_dffe_0a[13].CLK
clock => e1_dffe_0a[12].CLK
clock => e1_dffe_0a[11].CLK
clock => e1_dffe_0a[10].CLK
clock => e1_dffe_0a[9].CLK
clock => e1_dffe_0a[8].CLK
clock => e1_dffe_0a[7].CLK
clock => e1_dffe_0a[6].CLK
clock => e1_dffe_0a[5].CLK
clock => e1_dffe_0a[4].CLK
clock => e1_dffe_0a[3].CLK
clock => e1_dffe_0a[2].CLK
clock => e1_dffe_0a[1].CLK
clock => e1_dffe_0a[0].CLK
clock => e1_dffe_1a[16].CLK
clock => e1_dffe_1a[15].CLK
clock => e1_dffe_1a[14].CLK
clock => e1_dffe_1a[13].CLK
clock => e1_dffe_1a[12].CLK
clock => e1_dffe_1a[11].CLK
clock => e1_dffe_1a[10].CLK
clock => e1_dffe_1a[9].CLK
clock => e1_dffe_1a[8].CLK
clock => e1_dffe_1a[7].CLK
clock => e1_dffe_1a[6].CLK
clock => e1_dffe_1a[5].CLK
clock => e1_dffe_1a[4].CLK
clock => e1_dffe_1a[3].CLK
clock => e1_dffe_1a[2].CLK
clock => e1_dffe_1a[1].CLK
clock => e1_dffe_1a[0].CLK
clock => exp_result_dffe_0a[7].CLK
clock => exp_result_dffe_0a[6].CLK
clock => exp_result_dffe_0a[5].CLK
clock => exp_result_dffe_0a[4].CLK
clock => exp_result_dffe_0a[3].CLK
clock => exp_result_dffe_0a[2].CLK
clock => exp_result_dffe_0a[1].CLK
clock => exp_result_dffe_0a[0].CLK
clock => exp_result_dffe_1a[7].CLK
clock => exp_result_dffe_1a[6].CLK
clock => exp_result_dffe_1a[5].CLK
clock => exp_result_dffe_1a[4].CLK
clock => exp_result_dffe_1a[3].CLK
clock => exp_result_dffe_1a[2].CLK
clock => exp_result_dffe_1a[1].CLK
clock => exp_result_dffe_1a[0].CLK
clock => exp_result_dffe_2a[7].CLK
clock => exp_result_dffe_2a[6].CLK
clock => exp_result_dffe_2a[5].CLK
clock => exp_result_dffe_2a[4].CLK
clock => exp_result_dffe_2a[3].CLK
clock => exp_result_dffe_2a[2].CLK
clock => exp_result_dffe_2a[1].CLK
clock => exp_result_dffe_2a[0].CLK
clock => exp_result_dffe_3a[7].CLK
clock => exp_result_dffe_3a[6].CLK
clock => exp_result_dffe_3a[5].CLK
clock => exp_result_dffe_3a[4].CLK
clock => exp_result_dffe_3a[3].CLK
clock => exp_result_dffe_3a[2].CLK
clock => exp_result_dffe_3a[1].CLK
clock => exp_result_dffe_3a[0].CLK
clock => frac_a_smaller_dffe1.CLK
clock => man_a_dffe1_dffe1a[22].CLK
clock => man_a_dffe1_dffe1a[21].CLK
clock => man_a_dffe1_dffe1a[20].CLK
clock => man_a_dffe1_dffe1a[19].CLK
clock => man_a_dffe1_dffe1a[18].CLK
clock => man_a_dffe1_dffe1a[17].CLK
clock => man_a_dffe1_dffe1a[16].CLK
clock => man_a_dffe1_dffe1a[15].CLK
clock => man_a_dffe1_dffe1a[14].CLK
clock => man_a_dffe1_dffe1a[13].CLK
clock => man_a_dffe1_dffe1a[12].CLK
clock => man_a_dffe1_dffe1a[11].CLK
clock => man_a_dffe1_dffe1a[10].CLK
clock => man_a_dffe1_dffe1a[9].CLK
clock => man_a_dffe1_dffe1a[8].CLK
clock => man_a_dffe1_dffe1a[7].CLK
clock => man_a_dffe1_dffe1a[6].CLK
clock => man_a_dffe1_dffe1a[5].CLK
clock => man_a_dffe1_dffe1a[4].CLK
clock => man_a_dffe1_dffe1a[3].CLK
clock => man_a_dffe1_dffe1a[2].CLK
clock => man_a_dffe1_dffe1a[1].CLK
clock => man_a_dffe1_dffe1a[0].CLK
clock => man_b_dffe1_dffe1a[22].CLK
clock => man_b_dffe1_dffe1a[21].CLK
clock => man_b_dffe1_dffe1a[20].CLK
clock => man_b_dffe1_dffe1a[19].CLK
clock => man_b_dffe1_dffe1a[18].CLK
clock => man_b_dffe1_dffe1a[17].CLK
clock => man_b_dffe1_dffe1a[16].CLK
clock => man_b_dffe1_dffe1a[15].CLK
clock => man_b_dffe1_dffe1a[14].CLK
clock => man_b_dffe1_dffe1a[13].CLK
clock => man_b_dffe1_dffe1a[12].CLK
clock => man_b_dffe1_dffe1a[11].CLK
clock => man_b_dffe1_dffe1a[10].CLK
clock => man_b_dffe1_dffe1a[9].CLK
clock => man_b_dffe1_dffe1a[8].CLK
clock => man_b_dffe1_dffe1a[7].CLK
clock => man_b_dffe1_dffe1a[6].CLK
clock => man_b_dffe1_dffe1a[5].CLK
clock => man_b_dffe1_dffe1a[4].CLK
clock => man_b_dffe1_dffe1a[3].CLK
clock => man_b_dffe1_dffe1a[2].CLK
clock => man_b_dffe1_dffe1a[1].CLK
clock => man_b_dffe1_dffe1a[0].CLK
clock => man_result_dffe[22].CLK
clock => man_result_dffe[21].CLK
clock => man_result_dffe[20].CLK
clock => man_result_dffe[19].CLK
clock => man_result_dffe[18].CLK
clock => man_result_dffe[17].CLK
clock => man_result_dffe[16].CLK
clock => man_result_dffe[15].CLK
clock => man_result_dffe[14].CLK
clock => man_result_dffe[13].CLK
clock => man_result_dffe[12].CLK
clock => man_result_dffe[11].CLK
clock => man_result_dffe[10].CLK
clock => man_result_dffe[9].CLK
clock => man_result_dffe[8].CLK
clock => man_result_dffe[7].CLK
clock => man_result_dffe[6].CLK
clock => man_result_dffe[5].CLK
clock => man_result_dffe[4].CLK
clock => man_result_dffe[3].CLK
clock => man_result_dffe[2].CLK
clock => man_result_dffe[1].CLK
clock => man_result_dffe[0].CLK
clock => nan_pipe_dffe_0.CLK
clock => nan_pipe_dffe_1.CLK
clock => nan_pipe_dffe_2.CLK
clock => nan_pipe_dffe_3.CLK
clock => nan_pipe_dffe_4.CLK
clock => over_under_dffe_0.CLK
clock => over_under_dffe_1.CLK
clock => over_under_dffe_2.CLK
clock => quotient_j_dffe[16].CLK
clock => quotient_j_dffe[15].CLK
clock => quotient_j_dffe[14].CLK
clock => quotient_j_dffe[13].CLK
clock => quotient_j_dffe[12].CLK
clock => quotient_j_dffe[11].CLK
clock => quotient_j_dffe[10].CLK
clock => quotient_j_dffe[9].CLK
clock => quotient_j_dffe[8].CLK
clock => quotient_j_dffe[7].CLK
clock => quotient_j_dffe[6].CLK
clock => quotient_j_dffe[5].CLK
clock => quotient_j_dffe[4].CLK
clock => quotient_j_dffe[3].CLK
clock => quotient_j_dffe[2].CLK
clock => quotient_j_dffe[1].CLK
clock => quotient_j_dffe[0].CLK
clock => quotient_k_dffe_0a[16].CLK
clock => quotient_k_dffe_0a[15].CLK
clock => quotient_k_dffe_0a[14].CLK
clock => quotient_k_dffe_0a[13].CLK
clock => quotient_k_dffe_0a[12].CLK
clock => quotient_k_dffe_0a[11].CLK
clock => quotient_k_dffe_0a[10].CLK
clock => quotient_k_dffe_0a[9].CLK
clock => quotient_k_dffe_0a[8].CLK
clock => quotient_k_dffe_0a[7].CLK
clock => quotient_k_dffe_0a[6].CLK
clock => quotient_k_dffe_0a[5].CLK
clock => quotient_k_dffe_0a[4].CLK
clock => quotient_k_dffe_0a[3].CLK
clock => quotient_k_dffe_0a[2].CLK
clock => quotient_k_dffe_0a[1].CLK
clock => quotient_k_dffe_0a[0].CLK
clock => remainder_j_dffe_0a[49].CLK
clock => remainder_j_dffe_0a[48].CLK
clock => remainder_j_dffe_0a[47].CLK
clock => remainder_j_dffe_0a[46].CLK
clock => remainder_j_dffe_0a[45].CLK
clock => remainder_j_dffe_0a[44].CLK
clock => remainder_j_dffe_0a[43].CLK
clock => remainder_j_dffe_0a[42].CLK
clock => remainder_j_dffe_0a[41].CLK
clock => remainder_j_dffe_0a[40].CLK
clock => remainder_j_dffe_0a[39].CLK
clock => remainder_j_dffe_0a[38].CLK
clock => remainder_j_dffe_0a[37].CLK
clock => remainder_j_dffe_0a[36].CLK
clock => remainder_j_dffe_0a[35].CLK
clock => remainder_j_dffe_0a[34].CLK
clock => remainder_j_dffe_0a[33].CLK
clock => remainder_j_dffe_0a[32].CLK
clock => remainder_j_dffe_0a[31].CLK
clock => remainder_j_dffe_0a[30].CLK
clock => remainder_j_dffe_0a[29].CLK
clock => remainder_j_dffe_0a[28].CLK
clock => remainder_j_dffe_0a[27].CLK
clock => remainder_j_dffe_0a[26].CLK
clock => remainder_j_dffe_0a[25].CLK
clock => remainder_j_dffe_0a[24].CLK
clock => remainder_j_dffe_0a[23].CLK
clock => remainder_j_dffe_0a[22].CLK
clock => remainder_j_dffe_0a[21].CLK
clock => remainder_j_dffe_0a[20].CLK
clock => remainder_j_dffe_0a[19].CLK
clock => remainder_j_dffe_0a[18].CLK
clock => remainder_j_dffe_0a[17].CLK
clock => remainder_j_dffe_0a[16].CLK
clock => remainder_j_dffe_0a[15].CLK
clock => remainder_j_dffe_0a[14].CLK
clock => remainder_j_dffe_0a[13].CLK
clock => remainder_j_dffe_0a[12].CLK
clock => remainder_j_dffe_0a[11].CLK
clock => remainder_j_dffe_0a[10].CLK
clock => remainder_j_dffe_0a[9].CLK
clock => remainder_j_dffe_0a[8].CLK
clock => remainder_j_dffe_0a[7].CLK
clock => remainder_j_dffe_0a[6].CLK
clock => remainder_j_dffe_0a[5].CLK
clock => remainder_j_dffe_0a[4].CLK
clock => remainder_j_dffe_0a[3].CLK
clock => remainder_j_dffe_0a[2].CLK
clock => remainder_j_dffe_0a[1].CLK
clock => remainder_j_dffe_0a[0].CLK
clock => remainder_j_dffe_1a[49].CLK
clock => remainder_j_dffe_1a[48].CLK
clock => remainder_j_dffe_1a[47].CLK
clock => remainder_j_dffe_1a[46].CLK
clock => remainder_j_dffe_1a[45].CLK
clock => remainder_j_dffe_1a[44].CLK
clock => remainder_j_dffe_1a[43].CLK
clock => remainder_j_dffe_1a[42].CLK
clock => remainder_j_dffe_1a[41].CLK
clock => remainder_j_dffe_1a[40].CLK
clock => remainder_j_dffe_1a[39].CLK
clock => remainder_j_dffe_1a[38].CLK
clock => remainder_j_dffe_1a[37].CLK
clock => remainder_j_dffe_1a[36].CLK
clock => remainder_j_dffe_1a[35].CLK
clock => remainder_j_dffe_1a[34].CLK
clock => remainder_j_dffe_1a[33].CLK
clock => remainder_j_dffe_1a[32].CLK
clock => remainder_j_dffe_1a[31].CLK
clock => remainder_j_dffe_1a[30].CLK
clock => remainder_j_dffe_1a[29].CLK
clock => remainder_j_dffe_1a[28].CLK
clock => remainder_j_dffe_1a[27].CLK
clock => remainder_j_dffe_1a[26].CLK
clock => remainder_j_dffe_1a[25].CLK
clock => remainder_j_dffe_1a[24].CLK
clock => remainder_j_dffe_1a[23].CLK
clock => remainder_j_dffe_1a[22].CLK
clock => remainder_j_dffe_1a[21].CLK
clock => remainder_j_dffe_1a[20].CLK
clock => remainder_j_dffe_1a[19].CLK
clock => remainder_j_dffe_1a[18].CLK
clock => remainder_j_dffe_1a[17].CLK
clock => remainder_j_dffe_1a[16].CLK
clock => remainder_j_dffe_1a[15].CLK
clock => remainder_j_dffe_1a[14].CLK
clock => remainder_j_dffe_1a[13].CLK
clock => remainder_j_dffe_1a[12].CLK
clock => remainder_j_dffe_1a[11].CLK
clock => remainder_j_dffe_1a[10].CLK
clock => remainder_j_dffe_1a[9].CLK
clock => remainder_j_dffe_1a[8].CLK
clock => remainder_j_dffe_1a[7].CLK
clock => remainder_j_dffe_1a[6].CLK
clock => remainder_j_dffe_1a[5].CLK
clock => remainder_j_dffe_1a[4].CLK
clock => remainder_j_dffe_1a[3].CLK
clock => remainder_j_dffe_1a[2].CLK
clock => remainder_j_dffe_1a[1].CLK
clock => remainder_j_dffe_1a[0].CLK
clock => sign_pipe_dffe_0.CLK
clock => sign_pipe_dffe_1.CLK
clock => sign_pipe_dffe_2.CLK
clock => sign_pipe_dffe_3.CLK
clock => sign_pipe_dffe_4.CLK
clock => sign_pipe_dffe_5.CLK
clock => bias_addition_pipeline_dffe[8].CLK
clock => bias_addition_pipeline_dffe[7].CLK
clock => bias_addition_pipeline_dffe[6].CLK
clock => bias_addition_pipeline_dffe[5].CLK
clock => bias_addition_pipeline_dffe[4].CLK
clock => bias_addition_pipeline_dffe[3].CLK
clock => bias_addition_pipeline_dffe[2].CLK
clock => bias_addition_pipeline_dffe[1].CLK
clock => bias_addition_pipeline_dffe[0].CLK
clock => bias_addition_overflow_dffe[8].CLK
clock => bias_addition_overflow_dffe[7].CLK
clock => bias_addition_overflow_dffe[6].CLK
clock => bias_addition_overflow_dffe[5].CLK
clock => bias_addition_overflow_dffe[4].CLK
clock => bias_addition_overflow_dffe[3].CLK
clock => bias_addition_overflow_dffe[2].CLK
clock => bias_addition_overflow_dffe[1].CLK
clock => bias_addition_overflow_dffe[0].CLK
clock => exp_sub_pipeline_dffe[8].CLK
clock => exp_sub_pipeline_dffe[7].CLK
clock => exp_sub_pipeline_dffe[6].CLK
clock => exp_sub_pipeline_dffe[5].CLK
clock => exp_sub_pipeline_dffe[4].CLK
clock => exp_sub_pipeline_dffe[3].CLK
clock => exp_sub_pipeline_dffe[2].CLK
clock => exp_sub_pipeline_dffe[1].CLK
clock => exp_sub_pipeline_dffe[0].CLK
dataa[0] => op_5.IN45
dataa[0] => man_a_dffe1_dffe1a[0].DATAIN
dataa[0] => man_a_not_zero_w[1].IN1
dataa[1] => man_a_not_zero_w[1].IN0
dataa[1] => op_5.IN43
dataa[1] => man_a_dffe1_dffe1a[1].DATAIN
dataa[2] => man_a_not_zero_w[2].IN0
dataa[2] => op_5.IN41
dataa[2] => man_a_dffe1_dffe1a[2].DATAIN
dataa[3] => man_a_not_zero_w[3].IN0
dataa[3] => op_5.IN39
dataa[3] => man_a_dffe1_dffe1a[3].DATAIN
dataa[4] => man_a_not_zero_w[4].IN0
dataa[4] => op_5.IN37
dataa[4] => man_a_dffe1_dffe1a[4].DATAIN
dataa[5] => man_a_not_zero_w[5].IN0
dataa[5] => op_5.IN35
dataa[5] => man_a_dffe1_dffe1a[5].DATAIN
dataa[6] => man_a_not_zero_w[6].IN0
dataa[6] => op_5.IN33
dataa[6] => man_a_dffe1_dffe1a[6].DATAIN
dataa[7] => man_a_not_zero_w[7].IN0
dataa[7] => op_5.IN31
dataa[7] => man_a_dffe1_dffe1a[7].DATAIN
dataa[8] => man_a_not_zero_w[8].IN0
dataa[8] => op_5.IN29
dataa[8] => man_a_dffe1_dffe1a[8].DATAIN
dataa[9] => man_a_not_zero_w[9].IN0
dataa[9] => op_5.IN27
dataa[9] => man_a_dffe1_dffe1a[9].DATAIN
dataa[10] => man_a_not_zero_w[10].IN0
dataa[10] => op_5.IN25
dataa[10] => man_a_dffe1_dffe1a[10].DATAIN
dataa[11] => man_a_not_zero_w[11].IN0
dataa[11] => op_5.IN23
dataa[11] => man_a_dffe1_dffe1a[11].DATAIN
dataa[12] => man_a_not_zero_w[12].IN0
dataa[12] => op_5.IN21
dataa[12] => man_a_dffe1_dffe1a[12].DATAIN
dataa[13] => man_a_not_zero_w[13].IN0
dataa[13] => op_5.IN19
dataa[13] => man_a_dffe1_dffe1a[13].DATAIN
dataa[14] => man_a_not_zero_w[14].IN0
dataa[14] => op_5.IN17
dataa[14] => man_a_dffe1_dffe1a[14].DATAIN
dataa[15] => man_a_not_zero_w[15].IN0
dataa[15] => op_5.IN15
dataa[15] => man_a_dffe1_dffe1a[15].DATAIN
dataa[16] => man_a_not_zero_w[16].IN0
dataa[16] => op_5.IN13
dataa[16] => man_a_dffe1_dffe1a[16].DATAIN
dataa[17] => man_a_not_zero_w[17].IN0
dataa[17] => op_5.IN11
dataa[17] => man_a_dffe1_dffe1a[17].DATAIN
dataa[18] => man_a_not_zero_w[18].IN0
dataa[18] => op_5.IN9
dataa[18] => man_a_dffe1_dffe1a[18].DATAIN
dataa[19] => man_a_not_zero_w[19].IN0
dataa[19] => op_5.IN7
dataa[19] => man_a_dffe1_dffe1a[19].DATAIN
dataa[20] => man_a_not_zero_w[20].IN0
dataa[20] => op_5.IN5
dataa[20] => man_a_dffe1_dffe1a[20].DATAIN
dataa[21] => man_a_not_zero_w[21].IN0
dataa[21] => op_5.IN3
dataa[21] => man_a_dffe1_dffe1a[21].DATAIN
dataa[22] => man_a_not_zero_w[22].IN0
dataa[22] => op_5.IN1
dataa[22] => man_a_dffe1_dffe1a[22].DATAIN
dataa[23] => exp_a_all_one_w[1].IN1
dataa[23] => exp_a_not_zero_w[1].IN1
dataa[23] => op_2.IN17
dataa[24] => exp_a_all_one_w[1].IN0
dataa[24] => exp_a_not_zero_w[1].IN0
dataa[24] => op_2.IN15
dataa[25] => exp_a_all_one_w[2].IN0
dataa[25] => exp_a_not_zero_w[2].IN0
dataa[25] => op_2.IN13
dataa[26] => exp_a_all_one_w[3].IN0
dataa[26] => exp_a_not_zero_w[3].IN0
dataa[26] => op_2.IN11
dataa[27] => exp_a_all_one_w[4].IN0
dataa[27] => exp_a_not_zero_w[4].IN0
dataa[27] => op_2.IN9
dataa[28] => exp_a_all_one_w[5].IN0
dataa[28] => exp_a_not_zero_w[5].IN0
dataa[28] => op_2.IN7
dataa[29] => exp_a_all_one_w[6].IN0
dataa[29] => exp_a_not_zero_w[6].IN0
dataa[29] => op_2.IN5
dataa[30] => exp_a_all_one_w[7].IN0
dataa[30] => exp_a_not_zero_w[7].IN0
dataa[30] => op_2.IN3
dataa[31] => sign_pipe_dffe_0.IN0
datab[0] => op_5.IN46
datab[0] => man_b_dffe1_dffe1a[0].DATAIN
datab[0] => man_b_not_zero_w[1].IN1
datab[1] => man_b_not_zero_w[1].IN0
datab[1] => op_5.IN44
datab[1] => man_b_dffe1_dffe1a[1].DATAIN
datab[2] => man_b_not_zero_w[2].IN0
datab[2] => op_5.IN42
datab[2] => man_b_dffe1_dffe1a[2].DATAIN
datab[3] => man_b_not_zero_w[3].IN0
datab[3] => op_5.IN40
datab[3] => man_b_dffe1_dffe1a[3].DATAIN
datab[4] => man_b_not_zero_w[4].IN0
datab[4] => op_5.IN38
datab[4] => man_b_dffe1_dffe1a[4].DATAIN
datab[5] => man_b_not_zero_w[5].IN0
datab[5] => op_5.IN36
datab[5] => man_b_dffe1_dffe1a[5].DATAIN
datab[6] => man_b_not_zero_w[6].IN0
datab[6] => op_5.IN34
datab[6] => man_b_dffe1_dffe1a[6].DATAIN
datab[7] => man_b_not_zero_w[7].IN0
datab[7] => op_5.IN32
datab[7] => man_b_dffe1_dffe1a[7].DATAIN
datab[8] => man_b_not_zero_w[8].IN0
datab[8] => op_5.IN30
datab[8] => man_b_dffe1_dffe1a[8].DATAIN
datab[9] => man_b_not_zero_w[9].IN0
datab[9] => op_5.IN28
datab[9] => man_b_dffe1_dffe1a[9].DATAIN
datab[10] => man_b_not_zero_w[10].IN0
datab[10] => op_5.IN26
datab[10] => man_b_dffe1_dffe1a[10].DATAIN
datab[11] => man_b_not_zero_w[11].IN0
datab[11] => op_5.IN24
datab[11] => man_b_dffe1_dffe1a[11].DATAIN
datab[12] => man_b_not_zero_w[12].IN0
datab[12] => op_5.IN22
datab[12] => man_b_dffe1_dffe1a[12].DATAIN
datab[13] => man_b_not_zero_w[13].IN0
datab[13] => op_5.IN20
datab[13] => man_b_dffe1_dffe1a[13].DATAIN
datab[14] => altsyncram_4op:altsyncram3.address_a[0]
datab[14] => man_b_not_zero_w[14].IN0
datab[14] => op_5.IN18
datab[14] => man_b_dffe1_dffe1a[14].DATAIN
datab[15] => altsyncram_4op:altsyncram3.address_a[1]
datab[15] => man_b_not_zero_w[15].IN0
datab[15] => op_5.IN16
datab[15] => man_b_dffe1_dffe1a[15].DATAIN
datab[16] => altsyncram_4op:altsyncram3.address_a[2]
datab[16] => man_b_not_zero_w[16].IN0
datab[16] => op_5.IN14
datab[16] => man_b_dffe1_dffe1a[16].DATAIN
datab[17] => altsyncram_4op:altsyncram3.address_a[3]
datab[17] => man_b_not_zero_w[17].IN0
datab[17] => op_5.IN12
datab[17] => man_b_dffe1_dffe1a[17].DATAIN
datab[18] => altsyncram_4op:altsyncram3.address_a[4]
datab[18] => man_b_not_zero_w[18].IN0
datab[18] => op_5.IN10
datab[18] => man_b_dffe1_dffe1a[18].DATAIN
datab[19] => altsyncram_4op:altsyncram3.address_a[5]
datab[19] => man_b_not_zero_w[19].IN0
datab[19] => op_5.IN8
datab[19] => man_b_dffe1_dffe1a[19].DATAIN
datab[20] => altsyncram_4op:altsyncram3.address_a[6]
datab[20] => man_b_not_zero_w[20].IN0
datab[20] => op_5.IN6
datab[20] => man_b_dffe1_dffe1a[20].DATAIN
datab[21] => altsyncram_4op:altsyncram3.address_a[7]
datab[21] => man_b_not_zero_w[21].IN0
datab[21] => op_5.IN4
datab[21] => man_b_dffe1_dffe1a[21].DATAIN
datab[22] => altsyncram_4op:altsyncram3.address_a[8]
datab[22] => man_b_not_zero_w[22].IN0
datab[22] => op_5.IN2
datab[22] => man_b_dffe1_dffe1a[22].DATAIN
datab[23] => exp_b_all_one_w[1].IN1
datab[23] => exp_b_not_zero_w[1].IN1
datab[23] => op_2.IN18
datab[24] => exp_b_all_one_w[1].IN0
datab[24] => exp_b_not_zero_w[1].IN0
datab[24] => op_2.IN16
datab[25] => exp_b_all_one_w[2].IN0
datab[25] => exp_b_not_zero_w[2].IN0
datab[25] => op_2.IN14
datab[26] => exp_b_all_one_w[3].IN0
datab[26] => exp_b_not_zero_w[3].IN0
datab[26] => op_2.IN12
datab[27] => exp_b_all_one_w[4].IN0
datab[27] => exp_b_not_zero_w[4].IN0
datab[27] => op_2.IN10
datab[28] => exp_b_all_one_w[5].IN0
datab[28] => exp_b_not_zero_w[5].IN0
datab[28] => op_2.IN8
datab[29] => exp_b_all_one_w[6].IN0
datab[29] => exp_b_not_zero_w[6].IN0
datab[29] => op_2.IN6
datab[30] => exp_b_all_one_w[7].IN0
datab[30] => exp_b_not_zero_w[7].IN0
datab[30] => op_2.IN4
datab[31] => sign_pipe_dffe_0.IN1
result[0] <= man_result_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= man_result_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= man_result_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= man_result_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= man_result_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= man_result_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= man_result_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= man_result_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= man_result_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= man_result_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= man_result_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= man_result_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= man_result_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= man_result_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= man_result_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= man_result_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= man_result_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= man_result_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= man_result_dffe[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= man_result_dffe[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= man_result_dffe[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= man_result_dffe[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= man_result_dffe[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= exp_result_dffe_3a[0].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= exp_result_dffe_3a[1].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= exp_result_dffe_3a[2].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= exp_result_dffe_3a[3].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= exp_result_dffe_3a[4].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= exp_result_dffe_3a[5].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= exp_result_dffe_3a[6].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= exp_result_dffe_3a[7].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sign_pipe_dffe_5.DB_MAX_OUTPUT_PORT_TYPE


|Memristor_Model|ALTFP_DIV:inst23|altfp_div_out:auto_generated|altfp_div_pst_ftg:altfp_div_pst1|altsyncram_4op:altsyncram3
address_a[0] => ram_block4a0.PORTAADDR
address_a[0] => ram_block4a1.PORTAADDR
address_a[0] => ram_block4a2.PORTAADDR
address_a[0] => ram_block4a3.PORTAADDR
address_a[0] => ram_block4a4.PORTAADDR
address_a[0] => ram_block4a5.PORTAADDR
address_a[0] => ram_block4a6.PORTAADDR
address_a[0] => ram_block4a7.PORTAADDR
address_a[0] => ram_block4a8.PORTAADDR
address_a[1] => ram_block4a0.PORTAADDR1
address_a[1] => ram_block4a1.PORTAADDR1
address_a[1] => ram_block4a2.PORTAADDR1
address_a[1] => ram_block4a3.PORTAADDR1
address_a[1] => ram_block4a4.PORTAADDR1
address_a[1] => ram_block4a5.PORTAADDR1
address_a[1] => ram_block4a6.PORTAADDR1
address_a[1] => ram_block4a7.PORTAADDR1
address_a[1] => ram_block4a8.PORTAADDR1
address_a[2] => ram_block4a0.PORTAADDR2
address_a[2] => ram_block4a1.PORTAADDR2
address_a[2] => ram_block4a2.PORTAADDR2
address_a[2] => ram_block4a3.PORTAADDR2
address_a[2] => ram_block4a4.PORTAADDR2
address_a[2] => ram_block4a5.PORTAADDR2
address_a[2] => ram_block4a6.PORTAADDR2
address_a[2] => ram_block4a7.PORTAADDR2
address_a[2] => ram_block4a8.PORTAADDR2
address_a[3] => ram_block4a0.PORTAADDR3
address_a[3] => ram_block4a1.PORTAADDR3
address_a[3] => ram_block4a2.PORTAADDR3
address_a[3] => ram_block4a3.PORTAADDR3
address_a[3] => ram_block4a4.PORTAADDR3
address_a[3] => ram_block4a5.PORTAADDR3
address_a[3] => ram_block4a6.PORTAADDR3
address_a[3] => ram_block4a7.PORTAADDR3
address_a[3] => ram_block4a8.PORTAADDR3
address_a[4] => ram_block4a0.PORTAADDR4
address_a[4] => ram_block4a1.PORTAADDR4
address_a[4] => ram_block4a2.PORTAADDR4
address_a[4] => ram_block4a3.PORTAADDR4
address_a[4] => ram_block4a4.PORTAADDR4
address_a[4] => ram_block4a5.PORTAADDR4
address_a[4] => ram_block4a6.PORTAADDR4
address_a[4] => ram_block4a7.PORTAADDR4
address_a[4] => ram_block4a8.PORTAADDR4
address_a[5] => ram_block4a0.PORTAADDR5
address_a[5] => ram_block4a1.PORTAADDR5
address_a[5] => ram_block4a2.PORTAADDR5
address_a[5] => ram_block4a3.PORTAADDR5
address_a[5] => ram_block4a4.PORTAADDR5
address_a[5] => ram_block4a5.PORTAADDR5
address_a[5] => ram_block4a6.PORTAADDR5
address_a[5] => ram_block4a7.PORTAADDR5
address_a[5] => ram_block4a8.PORTAADDR5
address_a[6] => ram_block4a0.PORTAADDR6
address_a[6] => ram_block4a1.PORTAADDR6
address_a[6] => ram_block4a2.PORTAADDR6
address_a[6] => ram_block4a3.PORTAADDR6
address_a[6] => ram_block4a4.PORTAADDR6
address_a[6] => ram_block4a5.PORTAADDR6
address_a[6] => ram_block4a6.PORTAADDR6
address_a[6] => ram_block4a7.PORTAADDR6
address_a[6] => ram_block4a8.PORTAADDR6
address_a[7] => ram_block4a0.PORTAADDR7
address_a[7] => ram_block4a1.PORTAADDR7
address_a[7] => ram_block4a2.PORTAADDR7
address_a[7] => ram_block4a3.PORTAADDR7
address_a[7] => ram_block4a4.PORTAADDR7
address_a[7] => ram_block4a5.PORTAADDR7
address_a[7] => ram_block4a6.PORTAADDR7
address_a[7] => ram_block4a7.PORTAADDR7
address_a[7] => ram_block4a8.PORTAADDR7
address_a[8] => ram_block4a0.PORTAADDR8
address_a[8] => ram_block4a1.PORTAADDR8
address_a[8] => ram_block4a2.PORTAADDR8
address_a[8] => ram_block4a3.PORTAADDR8
address_a[8] => ram_block4a4.PORTAADDR8
address_a[8] => ram_block4a5.PORTAADDR8
address_a[8] => ram_block4a6.PORTAADDR8
address_a[8] => ram_block4a7.PORTAADDR8
address_a[8] => ram_block4a8.PORTAADDR8
clock0 => ram_block4a0.CLK0
clock0 => ram_block4a1.CLK0
clock0 => ram_block4a2.CLK0
clock0 => ram_block4a3.CLK0
clock0 => ram_block4a4.CLK0
clock0 => ram_block4a5.CLK0
clock0 => ram_block4a6.CLK0
clock0 => ram_block4a7.CLK0
clock0 => ram_block4a8.CLK0
clocken0 => ram_block4a0.ENA0
clocken0 => ram_block4a1.ENA0
clocken0 => ram_block4a2.ENA0
clocken0 => ram_block4a3.ENA0
clocken0 => ram_block4a4.ENA0
clocken0 => ram_block4a5.ENA0
clocken0 => ram_block4a6.ENA0
clocken0 => ram_block4a7.ENA0
clocken0 => ram_block4a8.ENA0
q_a[0] <= ram_block4a0.PORTADATAOUT
q_a[1] <= ram_block4a1.PORTADATAOUT
q_a[2] <= ram_block4a2.PORTADATAOUT
q_a[3] <= ram_block4a3.PORTADATAOUT
q_a[4] <= ram_block4a4.PORTADATAOUT
q_a[5] <= ram_block4a5.PORTADATAOUT
q_a[6] <= ram_block4a6.PORTADATAOUT
q_a[7] <= ram_block4a7.PORTADATAOUT
q_a[8] <= ram_block4a8.PORTADATAOUT


|Memristor_Model|ALTFP_DIV:inst23|altfp_div_out:auto_generated|altfp_div_pst_ftg:altfp_div_pst1|mult_2ds:a1_prod
aclr => mac_out6.ACLR
aclr => mac_out8.ACLR
clken => mac_out6.ENA
clken => mac_out8.ENA
clock => mac_out6.CLK
clock => mac_out8.CLK
dataa[0] => mac_mult5.DATAA
dataa[1] => mac_mult5.DATAA1
dataa[2] => mac_mult5.DATAA2
dataa[3] => mac_mult5.DATAA3
dataa[4] => mac_mult5.DATAA4
dataa[5] => mac_mult5.DATAA5
dataa[6] => mac_mult5.DATAA6
dataa[7] => mac_mult5.DATAA7
dataa[8] => mac_mult5.DATAA8
dataa[9] => mac_mult5.DATAA9
dataa[10] => mac_mult5.DATAA10
dataa[11] => mac_mult5.DATAA11
dataa[12] => mac_mult5.DATAA12
dataa[13] => mac_mult5.DATAA13
dataa[14] => mac_mult5.DATAA14
dataa[15] => mac_mult5.DATAA15
dataa[16] => mac_mult5.DATAA16
dataa[17] => mac_mult5.DATAA17
dataa[18] => mac_mult7.DATAA
dataa[19] => mac_mult7.DATAA1
dataa[20] => mac_mult7.DATAA2
dataa[21] => mac_mult7.DATAA3
dataa[22] => mac_mult7.DATAA4
dataa[23] => mac_mult7.DATAA5
dataa[24] => mac_mult7.DATAA6
datab[0] => mac_mult5.DATAB
datab[0] => mac_mult7.DATAB
datab[1] => mac_mult5.DATAB1
datab[1] => mac_mult7.DATAB1
datab[2] => mac_mult5.DATAB2
datab[2] => mac_mult7.DATAB2
datab[3] => mac_mult5.DATAB3
datab[3] => mac_mult7.DATAB3
datab[4] => mac_mult5.DATAB4
datab[4] => mac_mult7.DATAB4
datab[5] => mac_mult5.DATAB5
datab[5] => mac_mult7.DATAB5
datab[6] => mac_mult5.DATAB6
datab[6] => mac_mult7.DATAB6
datab[7] => mac_mult5.DATAB7
datab[7] => mac_mult7.DATAB7
datab[8] => mac_mult5.DATAB8
datab[8] => mac_mult7.DATAB8
datab[9] => mac_mult5.DATAB9
datab[9] => mac_mult7.DATAB9
result[0] <= mac_out6.DATAOUT
result[1] <= mac_out6.DATAOUT1
result[2] <= mac_out6.DATAOUT2
result[3] <= mac_out6.DATAOUT3
result[4] <= mac_out6.DATAOUT4
result[5] <= mac_out6.DATAOUT5
result[6] <= mac_out6.DATAOUT6
result[7] <= mac_out6.DATAOUT7
result[8] <= mac_out6.DATAOUT8
result[9] <= mac_out6.DATAOUT9
result[10] <= mac_out6.DATAOUT10
result[11] <= mac_out6.DATAOUT11
result[12] <= mac_out6.DATAOUT12
result[13] <= mac_out6.DATAOUT13
result[14] <= mac_out6.DATAOUT14
result[15] <= mac_out6.DATAOUT15
result[16] <= mac_out6.DATAOUT16
result[17] <= mac_out6.DATAOUT17
result[18] <= sft12a[0].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= sft12a[1].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= sft12a[2].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= sft12a[3].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= sft12a[4].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= sft12a[5].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= sft12a[6].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= sft12a[7].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= sft12a[8].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= sft12a[9].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= sft12a[10].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= sft12a[11].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= sft12a[12].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sft12a[13].DB_MAX_OUTPUT_PORT_TYPE
result[32] <= sft12a[14].DB_MAX_OUTPUT_PORT_TYPE
result[33] <= sft12a[15].DB_MAX_OUTPUT_PORT_TYPE
result[34] <= sft12a[16].DB_MAX_OUTPUT_PORT_TYPE


|Memristor_Model|ALTFP_DIV:inst23|altfp_div_out:auto_generated|altfp_div_pst_ftg:altfp_div_pst1|mult_0ds:b1_prod
aclr => mac_out14.ACLR
aclr => mac_out16.ACLR
clken => mac_out14.ENA
clken => mac_out16.ENA
clock => mac_out14.CLK
clock => mac_out16.CLK
dataa[0] => mac_mult13.DATAA
dataa[1] => mac_mult13.DATAA1
dataa[2] => mac_mult13.DATAA2
dataa[3] => mac_mult13.DATAA3
dataa[4] => mac_mult13.DATAA4
dataa[5] => mac_mult13.DATAA5
dataa[6] => mac_mult13.DATAA6
dataa[7] => mac_mult13.DATAA7
dataa[8] => mac_mult13.DATAA8
dataa[9] => mac_mult13.DATAA9
dataa[10] => mac_mult13.DATAA10
dataa[11] => mac_mult13.DATAA11
dataa[12] => mac_mult13.DATAA12
dataa[13] => mac_mult13.DATAA13
dataa[14] => mac_mult13.DATAA14
dataa[15] => mac_mult13.DATAA15
dataa[16] => mac_mult13.DATAA16
dataa[17] => mac_mult13.DATAA17
dataa[18] => mac_mult15.DATAA
dataa[19] => mac_mult15.DATAA1
dataa[20] => mac_mult15.DATAA2
dataa[21] => mac_mult15.DATAA3
dataa[22] => mac_mult15.DATAA4
dataa[23] => mac_mult15.DATAA5
datab[0] => mac_mult13.DATAB
datab[0] => mac_mult15.DATAB
datab[1] => mac_mult13.DATAB1
datab[1] => mac_mult15.DATAB1
datab[2] => mac_mult13.DATAB2
datab[2] => mac_mult15.DATAB2
datab[3] => mac_mult13.DATAB3
datab[3] => mac_mult15.DATAB3
datab[4] => mac_mult13.DATAB4
datab[4] => mac_mult15.DATAB4
datab[5] => mac_mult13.DATAB5
datab[5] => mac_mult15.DATAB5
datab[6] => mac_mult13.DATAB6
datab[6] => mac_mult15.DATAB6
datab[7] => mac_mult13.DATAB7
datab[7] => mac_mult15.DATAB7
datab[8] => mac_mult13.DATAB8
datab[8] => mac_mult15.DATAB8
datab[9] => mac_mult13.DATAB9
datab[9] => mac_mult15.DATAB9
result[0] <= mac_out14.DATAOUT
result[1] <= mac_out14.DATAOUT1
result[2] <= mac_out14.DATAOUT2
result[3] <= mac_out14.DATAOUT3
result[4] <= mac_out14.DATAOUT4
result[5] <= mac_out14.DATAOUT5
result[6] <= mac_out14.DATAOUT6
result[7] <= mac_out14.DATAOUT7
result[8] <= mac_out14.DATAOUT8
result[9] <= mac_out14.DATAOUT9
result[10] <= mac_out14.DATAOUT10
result[11] <= mac_out14.DATAOUT11
result[12] <= mac_out14.DATAOUT12
result[13] <= mac_out14.DATAOUT13
result[14] <= mac_out14.DATAOUT14
result[15] <= mac_out14.DATAOUT15
result[16] <= mac_out14.DATAOUT16
result[17] <= mac_out14.DATAOUT17
result[18] <= sft20a[0].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= sft20a[1].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= sft20a[2].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= sft20a[3].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= sft20a[4].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= sft20a[5].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= sft20a[6].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= sft20a[7].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= sft20a[8].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= sft20a[9].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= sft20a[10].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= sft20a[11].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= sft20a[12].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sft20a[13].DB_MAX_OUTPUT_PORT_TYPE
result[32] <= sft20a[14].DB_MAX_OUTPUT_PORT_TYPE
result[33] <= sft20a[15].DB_MAX_OUTPUT_PORT_TYPE


|Memristor_Model|ALTFP_DIV:inst23|altfp_div_out:auto_generated|altfp_div_pst_ftg:altfp_div_pst1|mult_9ds:q_partial_0
aclr => mac_out22.ACLR
clken => mac_out22.ENA
clock => mac_out22.CLK
dataa[0] => mac_mult21.DATAA
dataa[1] => mac_mult21.DATAA1
dataa[2] => mac_mult21.DATAA2
dataa[3] => mac_mult21.DATAA3
dataa[4] => mac_mult21.DATAA4
dataa[5] => mac_mult21.DATAA5
dataa[6] => mac_mult21.DATAA6
dataa[7] => mac_mult21.DATAA7
dataa[8] => mac_mult21.DATAA8
dataa[9] => mac_mult21.DATAA9
dataa[10] => mac_mult21.DATAA10
dataa[11] => mac_mult21.DATAA11
dataa[12] => mac_mult21.DATAA12
dataa[13] => mac_mult21.DATAA13
dataa[14] => mac_mult21.DATAA14
dataa[15] => mac_mult21.DATAA15
dataa[16] => mac_mult21.DATAA16
datab[0] => mac_mult21.DATAB
datab[1] => mac_mult21.DATAB1
datab[2] => mac_mult21.DATAB2
datab[3] => mac_mult21.DATAB3
datab[4] => mac_mult21.DATAB4
datab[5] => mac_mult21.DATAB5
datab[6] => mac_mult21.DATAB6
datab[7] => mac_mult21.DATAB7
datab[8] => mac_mult21.DATAB8
datab[9] => mac_mult21.DATAB9
datab[10] => mac_mult21.DATAB10
datab[11] => mac_mult21.DATAB11
datab[12] => mac_mult21.DATAB12
datab[13] => mac_mult21.DATAB13
datab[14] => mac_mult21.DATAB14
datab[15] => mac_mult21.DATAB15
datab[16] => mac_mult21.DATAB16
result[0] <= mac_out22.DATAOUT
result[1] <= mac_out22.DATAOUT1
result[2] <= mac_out22.DATAOUT2
result[3] <= mac_out22.DATAOUT3
result[4] <= mac_out22.DATAOUT4
result[5] <= mac_out22.DATAOUT5
result[6] <= mac_out22.DATAOUT6
result[7] <= mac_out22.DATAOUT7
result[8] <= mac_out22.DATAOUT8
result[9] <= mac_out22.DATAOUT9
result[10] <= mac_out22.DATAOUT10
result[11] <= mac_out22.DATAOUT11
result[12] <= mac_out22.DATAOUT12
result[13] <= mac_out22.DATAOUT13
result[14] <= mac_out22.DATAOUT14
result[15] <= mac_out22.DATAOUT15
result[16] <= mac_out22.DATAOUT16
result[17] <= mac_out22.DATAOUT17
result[18] <= mac_out22.DATAOUT18
result[19] <= mac_out22.DATAOUT19
result[20] <= mac_out22.DATAOUT20
result[21] <= mac_out22.DATAOUT21
result[22] <= mac_out22.DATAOUT22
result[23] <= mac_out22.DATAOUT23
result[24] <= mac_out22.DATAOUT24
result[25] <= mac_out22.DATAOUT25
result[26] <= mac_out22.DATAOUT26
result[27] <= mac_out22.DATAOUT27
result[28] <= mac_out22.DATAOUT28
result[29] <= mac_out22.DATAOUT29
result[30] <= mac_out22.DATAOUT30
result[31] <= mac_out22.DATAOUT31
result[32] <= mac_out22.DATAOUT32
result[33] <= mac_out22.DATAOUT33


|Memristor_Model|ALTFP_DIV:inst23|altfp_div_out:auto_generated|altfp_div_pst_ftg:altfp_div_pst1|mult_9ds:q_partial_1
aclr => mac_out22.ACLR
clken => mac_out22.ENA
clock => mac_out22.CLK
dataa[0] => mac_mult21.DATAA
dataa[1] => mac_mult21.DATAA1
dataa[2] => mac_mult21.DATAA2
dataa[3] => mac_mult21.DATAA3
dataa[4] => mac_mult21.DATAA4
dataa[5] => mac_mult21.DATAA5
dataa[6] => mac_mult21.DATAA6
dataa[7] => mac_mult21.DATAA7
dataa[8] => mac_mult21.DATAA8
dataa[9] => mac_mult21.DATAA9
dataa[10] => mac_mult21.DATAA10
dataa[11] => mac_mult21.DATAA11
dataa[12] => mac_mult21.DATAA12
dataa[13] => mac_mult21.DATAA13
dataa[14] => mac_mult21.DATAA14
dataa[15] => mac_mult21.DATAA15
dataa[16] => mac_mult21.DATAA16
datab[0] => mac_mult21.DATAB
datab[1] => mac_mult21.DATAB1
datab[2] => mac_mult21.DATAB2
datab[3] => mac_mult21.DATAB3
datab[4] => mac_mult21.DATAB4
datab[5] => mac_mult21.DATAB5
datab[6] => mac_mult21.DATAB6
datab[7] => mac_mult21.DATAB7
datab[8] => mac_mult21.DATAB8
datab[9] => mac_mult21.DATAB9
datab[10] => mac_mult21.DATAB10
datab[11] => mac_mult21.DATAB11
datab[12] => mac_mult21.DATAB12
datab[13] => mac_mult21.DATAB13
datab[14] => mac_mult21.DATAB14
datab[15] => mac_mult21.DATAB15
datab[16] => mac_mult21.DATAB16
result[0] <= mac_out22.DATAOUT
result[1] <= mac_out22.DATAOUT1
result[2] <= mac_out22.DATAOUT2
result[3] <= mac_out22.DATAOUT3
result[4] <= mac_out22.DATAOUT4
result[5] <= mac_out22.DATAOUT5
result[6] <= mac_out22.DATAOUT6
result[7] <= mac_out22.DATAOUT7
result[8] <= mac_out22.DATAOUT8
result[9] <= mac_out22.DATAOUT9
result[10] <= mac_out22.DATAOUT10
result[11] <= mac_out22.DATAOUT11
result[12] <= mac_out22.DATAOUT12
result[13] <= mac_out22.DATAOUT13
result[14] <= mac_out22.DATAOUT14
result[15] <= mac_out22.DATAOUT15
result[16] <= mac_out22.DATAOUT16
result[17] <= mac_out22.DATAOUT17
result[18] <= mac_out22.DATAOUT18
result[19] <= mac_out22.DATAOUT19
result[20] <= mac_out22.DATAOUT20
result[21] <= mac_out22.DATAOUT21
result[22] <= mac_out22.DATAOUT22
result[23] <= mac_out22.DATAOUT23
result[24] <= mac_out22.DATAOUT24
result[25] <= mac_out22.DATAOUT25
result[26] <= mac_out22.DATAOUT26
result[27] <= mac_out22.DATAOUT27
result[28] <= mac_out22.DATAOUT28
result[29] <= mac_out22.DATAOUT29
result[30] <= mac_out22.DATAOUT30
result[31] <= mac_out22.DATAOUT31
result[32] <= mac_out22.DATAOUT32
result[33] <= mac_out22.DATAOUT33


|Memristor_Model|ALTFP_DIV:inst23|altfp_div_out:auto_generated|altfp_div_pst_ftg:altfp_div_pst1|mult_7ds:remainder_mult_0
aclr => mac_out24.ACLR
aclr => mac_out26.ACLR
clken => mac_out24.ENA
clken => mac_out26.ENA
clock => mac_out24.CLK
clock => mac_out26.CLK
dataa[0] => mac_mult23.DATAA
dataa[1] => mac_mult23.DATAA1
dataa[2] => mac_mult23.DATAA2
dataa[3] => mac_mult23.DATAA3
dataa[4] => mac_mult23.DATAA4
dataa[5] => mac_mult23.DATAA5
dataa[6] => mac_mult23.DATAA6
dataa[7] => mac_mult23.DATAA7
dataa[8] => mac_mult23.DATAA8
dataa[9] => mac_mult23.DATAA9
dataa[10] => mac_mult23.DATAA10
dataa[11] => mac_mult23.DATAA11
dataa[12] => mac_mult23.DATAA12
dataa[13] => mac_mult23.DATAA13
dataa[14] => mac_mult23.DATAA14
dataa[15] => mac_mult23.DATAA15
dataa[16] => mac_mult23.DATAA16
dataa[17] => mac_mult23.DATAA17
dataa[18] => mac_mult25.DATAA
dataa[19] => mac_mult25.DATAA1
dataa[20] => mac_mult25.DATAA2
dataa[21] => mac_mult25.DATAA3
dataa[22] => mac_mult25.DATAA4
dataa[23] => mac_mult25.DATAA5
dataa[24] => mac_mult25.DATAA6
dataa[25] => mac_mult25.DATAA7
dataa[26] => mac_mult25.DATAA8
dataa[27] => mac_mult25.DATAA9
dataa[28] => mac_mult25.DATAA10
dataa[29] => mac_mult25.DATAA11
dataa[30] => mac_mult25.DATAA12
dataa[31] => mac_mult25.DATAA13
dataa[32] => mac_mult25.DATAA14
dataa[33] => mac_mult25.DATAA15
datab[0] => mac_mult23.DATAB
datab[0] => mac_mult25.DATAB
datab[1] => mac_mult23.DATAB1
datab[1] => mac_mult25.DATAB1
datab[2] => mac_mult23.DATAB2
datab[2] => mac_mult25.DATAB2
datab[3] => mac_mult23.DATAB3
datab[3] => mac_mult25.DATAB3
datab[4] => mac_mult23.DATAB4
datab[4] => mac_mult25.DATAB4
datab[5] => mac_mult23.DATAB5
datab[5] => mac_mult25.DATAB5
datab[6] => mac_mult23.DATAB6
datab[6] => mac_mult25.DATAB6
datab[7] => mac_mult23.DATAB7
datab[7] => mac_mult25.DATAB7
datab[8] => mac_mult23.DATAB8
datab[8] => mac_mult25.DATAB8
datab[9] => mac_mult23.DATAB9
datab[9] => mac_mult25.DATAB9
datab[10] => mac_mult23.DATAB10
datab[10] => mac_mult25.DATAB10
datab[11] => mac_mult23.DATAB11
datab[11] => mac_mult25.DATAB11
datab[12] => mac_mult23.DATAB12
datab[12] => mac_mult25.DATAB12
datab[13] => mac_mult23.DATAB13
datab[13] => mac_mult25.DATAB13
datab[14] => mac_mult23.DATAB14
datab[14] => mac_mult25.DATAB14
datab[15] => mac_mult23.DATAB15
datab[15] => mac_mult25.DATAB15
datab[16] => mac_mult23.DATAB16
datab[16] => mac_mult25.DATAB16
result[0] <= mac_out24.DATAOUT
result[1] <= mac_out24.DATAOUT1
result[2] <= mac_out24.DATAOUT2
result[3] <= mac_out24.DATAOUT3
result[4] <= mac_out24.DATAOUT4
result[5] <= mac_out24.DATAOUT5
result[6] <= mac_out24.DATAOUT6
result[7] <= mac_out24.DATAOUT7
result[8] <= mac_out24.DATAOUT8
result[9] <= mac_out24.DATAOUT9
result[10] <= mac_out24.DATAOUT10
result[11] <= mac_out24.DATAOUT11
result[12] <= mac_out24.DATAOUT12
result[13] <= mac_out24.DATAOUT13
result[14] <= mac_out24.DATAOUT14
result[15] <= mac_out24.DATAOUT15
result[16] <= mac_out24.DATAOUT16
result[17] <= mac_out24.DATAOUT17
result[18] <= sft30a[0].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= sft30a[1].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= sft30a[2].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= sft30a[3].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= sft30a[4].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= sft30a[5].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= sft30a[6].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= sft30a[7].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= sft30a[8].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= sft30a[9].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= sft30a[10].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= sft30a[11].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= sft30a[12].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sft30a[13].DB_MAX_OUTPUT_PORT_TYPE
result[32] <= sft30a[14].DB_MAX_OUTPUT_PORT_TYPE
result[33] <= sft30a[15].DB_MAX_OUTPUT_PORT_TYPE
result[34] <= sft30a[16].DB_MAX_OUTPUT_PORT_TYPE
result[35] <= sft30a[17].DB_MAX_OUTPUT_PORT_TYPE
result[36] <= sft30a[18].DB_MAX_OUTPUT_PORT_TYPE
result[37] <= sft30a[19].DB_MAX_OUTPUT_PORT_TYPE
result[38] <= sft30a[20].DB_MAX_OUTPUT_PORT_TYPE
result[39] <= sft30a[21].DB_MAX_OUTPUT_PORT_TYPE
result[40] <= sft30a[22].DB_MAX_OUTPUT_PORT_TYPE
result[41] <= sft30a[23].DB_MAX_OUTPUT_PORT_TYPE
result[42] <= sft30a[24].DB_MAX_OUTPUT_PORT_TYPE
result[43] <= sft30a[25].DB_MAX_OUTPUT_PORT_TYPE
result[44] <= sft30a[26].DB_MAX_OUTPUT_PORT_TYPE
result[45] <= sft30a[27].DB_MAX_OUTPUT_PORT_TYPE
result[46] <= sft30a[28].DB_MAX_OUTPUT_PORT_TYPE
result[47] <= sft30a[29].DB_MAX_OUTPUT_PORT_TYPE
result[48] <= sft30a[30].DB_MAX_OUTPUT_PORT_TYPE
result[49] <= sft30a[31].DB_MAX_OUTPUT_PORT_TYPE
result[50] <= sft30a[32].DB_MAX_OUTPUT_PORT_TYPE


|Memristor_Model|LPM_CONSTANT:inst24
result[0] <= <GND>


|Memristor_Model|LPM_CONSTANT:inst4
result[0] <= <VCC>


|Memristor_Model|register_file:inst19
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[31] <= output[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
input[0] => output.DATAB
input[0] => registers~35.DATAIN
input[0] => registers.DATAIN
input[1] => output.DATAB
input[1] => registers~34.DATAIN
input[1] => registers.DATAIN1
input[2] => output.DATAB
input[2] => registers~33.DATAIN
input[2] => registers.DATAIN2
input[3] => output.DATAB
input[3] => registers~32.DATAIN
input[3] => registers.DATAIN3
input[4] => output.DATAB
input[4] => registers~31.DATAIN
input[4] => registers.DATAIN4
input[5] => output.DATAB
input[5] => registers~30.DATAIN
input[5] => registers.DATAIN5
input[6] => output.DATAB
input[6] => registers~29.DATAIN
input[6] => registers.DATAIN6
input[7] => output.DATAB
input[7] => registers~28.DATAIN
input[7] => registers.DATAIN7
input[8] => output.DATAB
input[8] => registers~27.DATAIN
input[8] => registers.DATAIN8
input[9] => output.DATAB
input[9] => registers~26.DATAIN
input[9] => registers.DATAIN9
input[10] => output.DATAB
input[10] => registers~25.DATAIN
input[10] => registers.DATAIN10
input[11] => output.DATAB
input[11] => registers~24.DATAIN
input[11] => registers.DATAIN11
input[12] => output.DATAB
input[12] => registers~23.DATAIN
input[12] => registers.DATAIN12
input[13] => output.DATAB
input[13] => registers~22.DATAIN
input[13] => registers.DATAIN13
input[14] => output.DATAB
input[14] => registers~21.DATAIN
input[14] => registers.DATAIN14
input[15] => output.DATAB
input[15] => registers~20.DATAIN
input[15] => registers.DATAIN15
input[16] => output.DATAB
input[16] => registers~19.DATAIN
input[16] => registers.DATAIN16
input[17] => output.DATAB
input[17] => registers~18.DATAIN
input[17] => registers.DATAIN17
input[18] => output.DATAB
input[18] => registers~17.DATAIN
input[18] => registers.DATAIN18
input[19] => output.DATAB
input[19] => registers~16.DATAIN
input[19] => registers.DATAIN19
input[20] => output.DATAB
input[20] => registers~15.DATAIN
input[20] => registers.DATAIN20
input[21] => output.DATAB
input[21] => registers~14.DATAIN
input[21] => registers.DATAIN21
input[22] => output.DATAB
input[22] => registers~13.DATAIN
input[22] => registers.DATAIN22
input[23] => output.DATAB
input[23] => registers~12.DATAIN
input[23] => registers.DATAIN23
input[24] => output.DATAB
input[24] => registers~11.DATAIN
input[24] => registers.DATAIN24
input[25] => output.DATAB
input[25] => registers~10.DATAIN
input[25] => registers.DATAIN25
input[26] => output.DATAB
input[26] => registers~9.DATAIN
input[26] => registers.DATAIN26
input[27] => output.DATAB
input[27] => registers~8.DATAIN
input[27] => registers.DATAIN27
input[28] => output.DATAB
input[28] => registers~7.DATAIN
input[28] => registers.DATAIN28
input[29] => output.DATAB
input[29] => registers~6.DATAIN
input[29] => registers.DATAIN29
input[30] => output.DATAB
input[30] => registers~5.DATAIN
input[30] => registers.DATAIN30
input[31] => output.DATAB
input[31] => registers~4.DATAIN
input[31] => registers.DATAIN31
writeEnable => output.OUTPUTSELECT
writeEnable => output.OUTPUTSELECT
writeEnable => output.OUTPUTSELECT
writeEnable => output.OUTPUTSELECT
writeEnable => output.OUTPUTSELECT
writeEnable => output.OUTPUTSELECT
writeEnable => output.OUTPUTSELECT
writeEnable => output.OUTPUTSELECT
writeEnable => output.OUTPUTSELECT
writeEnable => output.OUTPUTSELECT
writeEnable => output.OUTPUTSELECT
writeEnable => output.OUTPUTSELECT
writeEnable => output.OUTPUTSELECT
writeEnable => output.OUTPUTSELECT
writeEnable => output.OUTPUTSELECT
writeEnable => output.OUTPUTSELECT
writeEnable => output.OUTPUTSELECT
writeEnable => output.OUTPUTSELECT
writeEnable => output.OUTPUTSELECT
writeEnable => output.OUTPUTSELECT
writeEnable => output.OUTPUTSELECT
writeEnable => output.OUTPUTSELECT
writeEnable => output.OUTPUTSELECT
writeEnable => output.OUTPUTSELECT
writeEnable => output.OUTPUTSELECT
writeEnable => output.OUTPUTSELECT
writeEnable => output.OUTPUTSELECT
writeEnable => output.OUTPUTSELECT
writeEnable => output.OUTPUTSELECT
writeEnable => output.OUTPUTSELECT
writeEnable => output.OUTPUTSELECT
writeEnable => output.OUTPUTSELECT
writeEnable => registers~36.DATAIN
writeEnable => registers.WE
regASel[0] => Equal0.IN3
regASel[0] => registers.RADDR
regASel[1] => Equal0.IN2
regASel[1] => registers.RADDR1
writeRegSel[0] => Equal0.IN1
writeRegSel[0] => registers~3.DATAIN
writeRegSel[0] => registers.WADDR
writeRegSel[1] => Equal0.IN0
writeRegSel[1] => registers~2.DATAIN
writeRegSel[1] => registers.WADDR1
clk => registers~36.CLK
clk => registers~0.CLK
clk => registers~1.CLK
clk => registers~2.CLK
clk => registers~3.CLK
clk => registers~4.CLK
clk => registers~5.CLK
clk => registers~6.CLK
clk => registers~7.CLK
clk => registers~8.CLK
clk => registers~9.CLK
clk => registers~10.CLK
clk => registers~11.CLK
clk => registers~12.CLK
clk => registers~13.CLK
clk => registers~14.CLK
clk => registers~15.CLK
clk => registers~16.CLK
clk => registers~17.CLK
clk => registers~18.CLK
clk => registers~19.CLK
clk => registers~20.CLK
clk => registers~21.CLK
clk => registers~22.CLK
clk => registers~23.CLK
clk => registers~24.CLK
clk => registers~25.CLK
clk => registers~26.CLK
clk => registers~27.CLK
clk => registers~28.CLK
clk => registers~29.CLK
clk => registers~30.CLK
clk => registers~31.CLK
clk => registers~32.CLK
clk => registers~33.CLK
clk => registers~34.CLK
clk => registers~35.CLK
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
clk => output[8]~reg0.CLK
clk => output[9]~reg0.CLK
clk => output[10]~reg0.CLK
clk => output[11]~reg0.CLK
clk => output[12]~reg0.CLK
clk => output[13]~reg0.CLK
clk => output[14]~reg0.CLK
clk => output[15]~reg0.CLK
clk => output[16]~reg0.CLK
clk => output[17]~reg0.CLK
clk => output[18]~reg0.CLK
clk => output[19]~reg0.CLK
clk => output[20]~reg0.CLK
clk => output[21]~reg0.CLK
clk => output[22]~reg0.CLK
clk => output[23]~reg0.CLK
clk => output[24]~reg0.CLK
clk => output[25]~reg0.CLK
clk => output[26]~reg0.CLK
clk => output[27]~reg0.CLK
clk => output[28]~reg0.CLK
clk => output[29]~reg0.CLK
clk => output[30]~reg0.CLK
clk => output[31]~reg0.CLK
clk => registers.CLK0


|Memristor_Model|Mux_2_To_1:inst17
i_Select => o_Data.OUTPUTSELECT
i_Select => o_Data.OUTPUTSELECT
i_Select => o_Data.OUTPUTSELECT
i_Select => o_Data.OUTPUTSELECT
i_Select => o_Data.OUTPUTSELECT
i_Select => o_Data.OUTPUTSELECT
i_Select => o_Data.OUTPUTSELECT
i_Select => o_Data.OUTPUTSELECT
i_Select => o_Data.OUTPUTSELECT
i_Select => o_Data.OUTPUTSELECT
i_Select => o_Data.OUTPUTSELECT
i_Select => o_Data.OUTPUTSELECT
i_Select => o_Data.OUTPUTSELECT
i_Select => o_Data.OUTPUTSELECT
i_Select => o_Data.OUTPUTSELECT
i_Select => o_Data.OUTPUTSELECT
i_Select => o_Data.OUTPUTSELECT
i_Select => o_Data.OUTPUTSELECT
i_Select => o_Data.OUTPUTSELECT
i_Select => o_Data.OUTPUTSELECT
i_Select => o_Data.OUTPUTSELECT
i_Select => o_Data.OUTPUTSELECT
i_Select => o_Data.OUTPUTSELECT
i_Select => o_Data.OUTPUTSELECT
i_Select => o_Data.OUTPUTSELECT
i_Select => o_Data.OUTPUTSELECT
i_Select => o_Data.OUTPUTSELECT
i_Select => o_Data.OUTPUTSELECT
i_Select => o_Data.OUTPUTSELECT
i_Select => o_Data.OUTPUTSELECT
i_Select => o_Data.OUTPUTSELECT
i_Select => o_Data.OUTPUTSELECT
i_Data1[0] => o_Data.DATAB
i_Data1[1] => o_Data.DATAB
i_Data1[2] => o_Data.DATAB
i_Data1[3] => o_Data.DATAB
i_Data1[4] => o_Data.DATAB
i_Data1[5] => o_Data.DATAB
i_Data1[6] => o_Data.DATAB
i_Data1[7] => o_Data.DATAB
i_Data1[8] => o_Data.DATAB
i_Data1[9] => o_Data.DATAB
i_Data1[10] => o_Data.DATAB
i_Data1[11] => o_Data.DATAB
i_Data1[12] => o_Data.DATAB
i_Data1[13] => o_Data.DATAB
i_Data1[14] => o_Data.DATAB
i_Data1[15] => o_Data.DATAB
i_Data1[16] => o_Data.DATAB
i_Data1[17] => o_Data.DATAB
i_Data1[18] => o_Data.DATAB
i_Data1[19] => o_Data.DATAB
i_Data1[20] => o_Data.DATAB
i_Data1[21] => o_Data.DATAB
i_Data1[22] => o_Data.DATAB
i_Data1[23] => o_Data.DATAB
i_Data1[24] => o_Data.DATAB
i_Data1[25] => o_Data.DATAB
i_Data1[26] => o_Data.DATAB
i_Data1[27] => o_Data.DATAB
i_Data1[28] => o_Data.DATAB
i_Data1[29] => o_Data.DATAB
i_Data1[30] => o_Data.DATAB
i_Data1[31] => o_Data.DATAB
i_Data2[0] => o_Data.DATAA
i_Data2[1] => o_Data.DATAA
i_Data2[2] => o_Data.DATAA
i_Data2[3] => o_Data.DATAA
i_Data2[4] => o_Data.DATAA
i_Data2[5] => o_Data.DATAA
i_Data2[6] => o_Data.DATAA
i_Data2[7] => o_Data.DATAA
i_Data2[8] => o_Data.DATAA
i_Data2[9] => o_Data.DATAA
i_Data2[10] => o_Data.DATAA
i_Data2[11] => o_Data.DATAA
i_Data2[12] => o_Data.DATAA
i_Data2[13] => o_Data.DATAA
i_Data2[14] => o_Data.DATAA
i_Data2[15] => o_Data.DATAA
i_Data2[16] => o_Data.DATAA
i_Data2[17] => o_Data.DATAA
i_Data2[18] => o_Data.DATAA
i_Data2[19] => o_Data.DATAA
i_Data2[20] => o_Data.DATAA
i_Data2[21] => o_Data.DATAA
i_Data2[22] => o_Data.DATAA
i_Data2[23] => o_Data.DATAA
i_Data2[24] => o_Data.DATAA
i_Data2[25] => o_Data.DATAA
i_Data2[26] => o_Data.DATAA
i_Data2[27] => o_Data.DATAA
i_Data2[28] => o_Data.DATAA
i_Data2[29] => o_Data.DATAA
i_Data2[30] => o_Data.DATAA
i_Data2[31] => o_Data.DATAA
o_Data[0] <= o_Data.DB_MAX_OUTPUT_PORT_TYPE
o_Data[1] <= o_Data.DB_MAX_OUTPUT_PORT_TYPE
o_Data[2] <= o_Data.DB_MAX_OUTPUT_PORT_TYPE
o_Data[3] <= o_Data.DB_MAX_OUTPUT_PORT_TYPE
o_Data[4] <= o_Data.DB_MAX_OUTPUT_PORT_TYPE
o_Data[5] <= o_Data.DB_MAX_OUTPUT_PORT_TYPE
o_Data[6] <= o_Data.DB_MAX_OUTPUT_PORT_TYPE
o_Data[7] <= o_Data.DB_MAX_OUTPUT_PORT_TYPE
o_Data[8] <= o_Data.DB_MAX_OUTPUT_PORT_TYPE
o_Data[9] <= o_Data.DB_MAX_OUTPUT_PORT_TYPE
o_Data[10] <= o_Data.DB_MAX_OUTPUT_PORT_TYPE
o_Data[11] <= o_Data.DB_MAX_OUTPUT_PORT_TYPE
o_Data[12] <= o_Data.DB_MAX_OUTPUT_PORT_TYPE
o_Data[13] <= o_Data.DB_MAX_OUTPUT_PORT_TYPE
o_Data[14] <= o_Data.DB_MAX_OUTPUT_PORT_TYPE
o_Data[15] <= o_Data.DB_MAX_OUTPUT_PORT_TYPE
o_Data[16] <= o_Data.DB_MAX_OUTPUT_PORT_TYPE
o_Data[17] <= o_Data.DB_MAX_OUTPUT_PORT_TYPE
o_Data[18] <= o_Data.DB_MAX_OUTPUT_PORT_TYPE
o_Data[19] <= o_Data.DB_MAX_OUTPUT_PORT_TYPE
o_Data[20] <= o_Data.DB_MAX_OUTPUT_PORT_TYPE
o_Data[21] <= o_Data.DB_MAX_OUTPUT_PORT_TYPE
o_Data[22] <= o_Data.DB_MAX_OUTPUT_PORT_TYPE
o_Data[23] <= o_Data.DB_MAX_OUTPUT_PORT_TYPE
o_Data[24] <= o_Data.DB_MAX_OUTPUT_PORT_TYPE
o_Data[25] <= o_Data.DB_MAX_OUTPUT_PORT_TYPE
o_Data[26] <= o_Data.DB_MAX_OUTPUT_PORT_TYPE
o_Data[27] <= o_Data.DB_MAX_OUTPUT_PORT_TYPE
o_Data[28] <= o_Data.DB_MAX_OUTPUT_PORT_TYPE
o_Data[29] <= o_Data.DB_MAX_OUTPUT_PORT_TYPE
o_Data[30] <= o_Data.DB_MAX_OUTPUT_PORT_TYPE
o_Data[31] <= o_Data.DB_MAX_OUTPUT_PORT_TYPE


|Memristor_Model|Mux_2_To_1:inst6
i_Select => o_Data.OUTPUTSELECT
i_Select => o_Data.OUTPUTSELECT
i_Select => o_Data.OUTPUTSELECT
i_Select => o_Data.OUTPUTSELECT
i_Select => o_Data.OUTPUTSELECT
i_Select => o_Data.OUTPUTSELECT
i_Select => o_Data.OUTPUTSELECT
i_Select => o_Data.OUTPUTSELECT
i_Select => o_Data.OUTPUTSELECT
i_Select => o_Data.OUTPUTSELECT
i_Select => o_Data.OUTPUTSELECT
i_Select => o_Data.OUTPUTSELECT
i_Select => o_Data.OUTPUTSELECT
i_Select => o_Data.OUTPUTSELECT
i_Select => o_Data.OUTPUTSELECT
i_Select => o_Data.OUTPUTSELECT
i_Select => o_Data.OUTPUTSELECT
i_Select => o_Data.OUTPUTSELECT
i_Select => o_Data.OUTPUTSELECT
i_Select => o_Data.OUTPUTSELECT
i_Select => o_Data.OUTPUTSELECT
i_Select => o_Data.OUTPUTSELECT
i_Select => o_Data.OUTPUTSELECT
i_Select => o_Data.OUTPUTSELECT
i_Select => o_Data.OUTPUTSELECT
i_Select => o_Data.OUTPUTSELECT
i_Select => o_Data.OUTPUTSELECT
i_Select => o_Data.OUTPUTSELECT
i_Select => o_Data.OUTPUTSELECT
i_Select => o_Data.OUTPUTSELECT
i_Select => o_Data.OUTPUTSELECT
i_Select => o_Data.OUTPUTSELECT
i_Data1[0] => o_Data.DATAB
i_Data1[1] => o_Data.DATAB
i_Data1[2] => o_Data.DATAB
i_Data1[3] => o_Data.DATAB
i_Data1[4] => o_Data.DATAB
i_Data1[5] => o_Data.DATAB
i_Data1[6] => o_Data.DATAB
i_Data1[7] => o_Data.DATAB
i_Data1[8] => o_Data.DATAB
i_Data1[9] => o_Data.DATAB
i_Data1[10] => o_Data.DATAB
i_Data1[11] => o_Data.DATAB
i_Data1[12] => o_Data.DATAB
i_Data1[13] => o_Data.DATAB
i_Data1[14] => o_Data.DATAB
i_Data1[15] => o_Data.DATAB
i_Data1[16] => o_Data.DATAB
i_Data1[17] => o_Data.DATAB
i_Data1[18] => o_Data.DATAB
i_Data1[19] => o_Data.DATAB
i_Data1[20] => o_Data.DATAB
i_Data1[21] => o_Data.DATAB
i_Data1[22] => o_Data.DATAB
i_Data1[23] => o_Data.DATAB
i_Data1[24] => o_Data.DATAB
i_Data1[25] => o_Data.DATAB
i_Data1[26] => o_Data.DATAB
i_Data1[27] => o_Data.DATAB
i_Data1[28] => o_Data.DATAB
i_Data1[29] => o_Data.DATAB
i_Data1[30] => o_Data.DATAB
i_Data1[31] => o_Data.DATAB
i_Data2[0] => o_Data.DATAA
i_Data2[1] => o_Data.DATAA
i_Data2[2] => o_Data.DATAA
i_Data2[3] => o_Data.DATAA
i_Data2[4] => o_Data.DATAA
i_Data2[5] => o_Data.DATAA
i_Data2[6] => o_Data.DATAA
i_Data2[7] => o_Data.DATAA
i_Data2[8] => o_Data.DATAA
i_Data2[9] => o_Data.DATAA
i_Data2[10] => o_Data.DATAA
i_Data2[11] => o_Data.DATAA
i_Data2[12] => o_Data.DATAA
i_Data2[13] => o_Data.DATAA
i_Data2[14] => o_Data.DATAA
i_Data2[15] => o_Data.DATAA
i_Data2[16] => o_Data.DATAA
i_Data2[17] => o_Data.DATAA
i_Data2[18] => o_Data.DATAA
i_Data2[19] => o_Data.DATAA
i_Data2[20] => o_Data.DATAA
i_Data2[21] => o_Data.DATAA
i_Data2[22] => o_Data.DATAA
i_Data2[23] => o_Data.DATAA
i_Data2[24] => o_Data.DATAA
i_Data2[25] => o_Data.DATAA
i_Data2[26] => o_Data.DATAA
i_Data2[27] => o_Data.DATAA
i_Data2[28] => o_Data.DATAA
i_Data2[29] => o_Data.DATAA
i_Data2[30] => o_Data.DATAA
i_Data2[31] => o_Data.DATAA
o_Data[0] <= o_Data.DB_MAX_OUTPUT_PORT_TYPE
o_Data[1] <= o_Data.DB_MAX_OUTPUT_PORT_TYPE
o_Data[2] <= o_Data.DB_MAX_OUTPUT_PORT_TYPE
o_Data[3] <= o_Data.DB_MAX_OUTPUT_PORT_TYPE
o_Data[4] <= o_Data.DB_MAX_OUTPUT_PORT_TYPE
o_Data[5] <= o_Data.DB_MAX_OUTPUT_PORT_TYPE
o_Data[6] <= o_Data.DB_MAX_OUTPUT_PORT_TYPE
o_Data[7] <= o_Data.DB_MAX_OUTPUT_PORT_TYPE
o_Data[8] <= o_Data.DB_MAX_OUTPUT_PORT_TYPE
o_Data[9] <= o_Data.DB_MAX_OUTPUT_PORT_TYPE
o_Data[10] <= o_Data.DB_MAX_OUTPUT_PORT_TYPE
o_Data[11] <= o_Data.DB_MAX_OUTPUT_PORT_TYPE
o_Data[12] <= o_Data.DB_MAX_OUTPUT_PORT_TYPE
o_Data[13] <= o_Data.DB_MAX_OUTPUT_PORT_TYPE
o_Data[14] <= o_Data.DB_MAX_OUTPUT_PORT_TYPE
o_Data[15] <= o_Data.DB_MAX_OUTPUT_PORT_TYPE
o_Data[16] <= o_Data.DB_MAX_OUTPUT_PORT_TYPE
o_Data[17] <= o_Data.DB_MAX_OUTPUT_PORT_TYPE
o_Data[18] <= o_Data.DB_MAX_OUTPUT_PORT_TYPE
o_Data[19] <= o_Data.DB_MAX_OUTPUT_PORT_TYPE
o_Data[20] <= o_Data.DB_MAX_OUTPUT_PORT_TYPE
o_Data[21] <= o_Data.DB_MAX_OUTPUT_PORT_TYPE
o_Data[22] <= o_Data.DB_MAX_OUTPUT_PORT_TYPE
o_Data[23] <= o_Data.DB_MAX_OUTPUT_PORT_TYPE
o_Data[24] <= o_Data.DB_MAX_OUTPUT_PORT_TYPE
o_Data[25] <= o_Data.DB_MAX_OUTPUT_PORT_TYPE
o_Data[26] <= o_Data.DB_MAX_OUTPUT_PORT_TYPE
o_Data[27] <= o_Data.DB_MAX_OUTPUT_PORT_TYPE
o_Data[28] <= o_Data.DB_MAX_OUTPUT_PORT_TYPE
o_Data[29] <= o_Data.DB_MAX_OUTPUT_PORT_TYPE
o_Data[30] <= o_Data.DB_MAX_OUTPUT_PORT_TYPE
o_Data[31] <= o_Data.DB_MAX_OUTPUT_PORT_TYPE


|Memristor_Model|VHDL_twobit_Binary_Comparator:inst8
inp_A[0] => LessThan0.IN2
inp_A[0] => Equal0.IN1
inp_A[0] => LessThan1.IN2
inp_A[1] => LessThan0.IN1
inp_A[1] => Equal0.IN0
inp_A[1] => LessThan1.IN1
inp_B[0] => LessThan0.IN4
inp_B[0] => Equal0.IN3
inp_B[0] => LessThan1.IN4
inp_B[1] => LessThan0.IN3
inp_B[1] => Equal0.IN2
inp_B[1] => LessThan1.IN3
greater <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
equal <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
smaller <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE


|Memristor_Model|LPM_CONSTANT:inst27
result[0] <= <GND>
result[1] <= <VCC>


|Memristor_Model|VHDL_twobit_Binary_Comparator:inst16
inp_A[0] => LessThan0.IN2
inp_A[0] => Equal0.IN1
inp_A[0] => LessThan1.IN2
inp_A[1] => LessThan0.IN1
inp_A[1] => Equal0.IN0
inp_A[1] => LessThan1.IN1
inp_B[0] => LessThan0.IN4
inp_B[0] => Equal0.IN3
inp_B[0] => LessThan1.IN4
inp_B[1] => LessThan0.IN3
inp_B[1] => Equal0.IN2
inp_B[1] => LessThan1.IN3
greater <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
equal <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
smaller <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE


|Memristor_Model|Mux_2_To_1:inst31
i_Select => o_Data.OUTPUTSELECT
i_Select => o_Data.OUTPUTSELECT
i_Select => o_Data.OUTPUTSELECT
i_Select => o_Data.OUTPUTSELECT
i_Select => o_Data.OUTPUTSELECT
i_Select => o_Data.OUTPUTSELECT
i_Select => o_Data.OUTPUTSELECT
i_Select => o_Data.OUTPUTSELECT
i_Select => o_Data.OUTPUTSELECT
i_Select => o_Data.OUTPUTSELECT
i_Select => o_Data.OUTPUTSELECT
i_Select => o_Data.OUTPUTSELECT
i_Select => o_Data.OUTPUTSELECT
i_Select => o_Data.OUTPUTSELECT
i_Select => o_Data.OUTPUTSELECT
i_Select => o_Data.OUTPUTSELECT
i_Select => o_Data.OUTPUTSELECT
i_Select => o_Data.OUTPUTSELECT
i_Select => o_Data.OUTPUTSELECT
i_Select => o_Data.OUTPUTSELECT
i_Select => o_Data.OUTPUTSELECT
i_Select => o_Data.OUTPUTSELECT
i_Select => o_Data.OUTPUTSELECT
i_Select => o_Data.OUTPUTSELECT
i_Select => o_Data.OUTPUTSELECT
i_Select => o_Data.OUTPUTSELECT
i_Select => o_Data.OUTPUTSELECT
i_Select => o_Data.OUTPUTSELECT
i_Select => o_Data.OUTPUTSELECT
i_Select => o_Data.OUTPUTSELECT
i_Select => o_Data.OUTPUTSELECT
i_Select => o_Data.OUTPUTSELECT
i_Data1[0] => o_Data.DATAB
i_Data1[1] => o_Data.DATAB
i_Data1[2] => o_Data.DATAB
i_Data1[3] => o_Data.DATAB
i_Data1[4] => o_Data.DATAB
i_Data1[5] => o_Data.DATAB
i_Data1[6] => o_Data.DATAB
i_Data1[7] => o_Data.DATAB
i_Data1[8] => o_Data.DATAB
i_Data1[9] => o_Data.DATAB
i_Data1[10] => o_Data.DATAB
i_Data1[11] => o_Data.DATAB
i_Data1[12] => o_Data.DATAB
i_Data1[13] => o_Data.DATAB
i_Data1[14] => o_Data.DATAB
i_Data1[15] => o_Data.DATAB
i_Data1[16] => o_Data.DATAB
i_Data1[17] => o_Data.DATAB
i_Data1[18] => o_Data.DATAB
i_Data1[19] => o_Data.DATAB
i_Data1[20] => o_Data.DATAB
i_Data1[21] => o_Data.DATAB
i_Data1[22] => o_Data.DATAB
i_Data1[23] => o_Data.DATAB
i_Data1[24] => o_Data.DATAB
i_Data1[25] => o_Data.DATAB
i_Data1[26] => o_Data.DATAB
i_Data1[27] => o_Data.DATAB
i_Data1[28] => o_Data.DATAB
i_Data1[29] => o_Data.DATAB
i_Data1[30] => o_Data.DATAB
i_Data1[31] => o_Data.DATAB
i_Data2[0] => o_Data.DATAA
i_Data2[1] => o_Data.DATAA
i_Data2[2] => o_Data.DATAA
i_Data2[3] => o_Data.DATAA
i_Data2[4] => o_Data.DATAA
i_Data2[5] => o_Data.DATAA
i_Data2[6] => o_Data.DATAA
i_Data2[7] => o_Data.DATAA
i_Data2[8] => o_Data.DATAA
i_Data2[9] => o_Data.DATAA
i_Data2[10] => o_Data.DATAA
i_Data2[11] => o_Data.DATAA
i_Data2[12] => o_Data.DATAA
i_Data2[13] => o_Data.DATAA
i_Data2[14] => o_Data.DATAA
i_Data2[15] => o_Data.DATAA
i_Data2[16] => o_Data.DATAA
i_Data2[17] => o_Data.DATAA
i_Data2[18] => o_Data.DATAA
i_Data2[19] => o_Data.DATAA
i_Data2[20] => o_Data.DATAA
i_Data2[21] => o_Data.DATAA
i_Data2[22] => o_Data.DATAA
i_Data2[23] => o_Data.DATAA
i_Data2[24] => o_Data.DATAA
i_Data2[25] => o_Data.DATAA
i_Data2[26] => o_Data.DATAA
i_Data2[27] => o_Data.DATAA
i_Data2[28] => o_Data.DATAA
i_Data2[29] => o_Data.DATAA
i_Data2[30] => o_Data.DATAA
i_Data2[31] => o_Data.DATAA
o_Data[0] <= o_Data.DB_MAX_OUTPUT_PORT_TYPE
o_Data[1] <= o_Data.DB_MAX_OUTPUT_PORT_TYPE
o_Data[2] <= o_Data.DB_MAX_OUTPUT_PORT_TYPE
o_Data[3] <= o_Data.DB_MAX_OUTPUT_PORT_TYPE
o_Data[4] <= o_Data.DB_MAX_OUTPUT_PORT_TYPE
o_Data[5] <= o_Data.DB_MAX_OUTPUT_PORT_TYPE
o_Data[6] <= o_Data.DB_MAX_OUTPUT_PORT_TYPE
o_Data[7] <= o_Data.DB_MAX_OUTPUT_PORT_TYPE
o_Data[8] <= o_Data.DB_MAX_OUTPUT_PORT_TYPE
o_Data[9] <= o_Data.DB_MAX_OUTPUT_PORT_TYPE
o_Data[10] <= o_Data.DB_MAX_OUTPUT_PORT_TYPE
o_Data[11] <= o_Data.DB_MAX_OUTPUT_PORT_TYPE
o_Data[12] <= o_Data.DB_MAX_OUTPUT_PORT_TYPE
o_Data[13] <= o_Data.DB_MAX_OUTPUT_PORT_TYPE
o_Data[14] <= o_Data.DB_MAX_OUTPUT_PORT_TYPE
o_Data[15] <= o_Data.DB_MAX_OUTPUT_PORT_TYPE
o_Data[16] <= o_Data.DB_MAX_OUTPUT_PORT_TYPE
o_Data[17] <= o_Data.DB_MAX_OUTPUT_PORT_TYPE
o_Data[18] <= o_Data.DB_MAX_OUTPUT_PORT_TYPE
o_Data[19] <= o_Data.DB_MAX_OUTPUT_PORT_TYPE
o_Data[20] <= o_Data.DB_MAX_OUTPUT_PORT_TYPE
o_Data[21] <= o_Data.DB_MAX_OUTPUT_PORT_TYPE
o_Data[22] <= o_Data.DB_MAX_OUTPUT_PORT_TYPE
o_Data[23] <= o_Data.DB_MAX_OUTPUT_PORT_TYPE
o_Data[24] <= o_Data.DB_MAX_OUTPUT_PORT_TYPE
o_Data[25] <= o_Data.DB_MAX_OUTPUT_PORT_TYPE
o_Data[26] <= o_Data.DB_MAX_OUTPUT_PORT_TYPE
o_Data[27] <= o_Data.DB_MAX_OUTPUT_PORT_TYPE
o_Data[28] <= o_Data.DB_MAX_OUTPUT_PORT_TYPE
o_Data[29] <= o_Data.DB_MAX_OUTPUT_PORT_TYPE
o_Data[30] <= o_Data.DB_MAX_OUTPUT_PORT_TYPE
o_Data[31] <= o_Data.DB_MAX_OUTPUT_PORT_TYPE


|Memristor_Model|VHDL_Binary_Comparator:inst15
inp_A[0] => LessThan0.IN32
inp_A[0] => Equal0.IN31
inp_A[0] => LessThan1.IN32
inp_A[1] => LessThan0.IN31
inp_A[1] => Equal0.IN30
inp_A[1] => LessThan1.IN31
inp_A[2] => LessThan0.IN30
inp_A[2] => Equal0.IN29
inp_A[2] => LessThan1.IN30
inp_A[3] => LessThan0.IN29
inp_A[3] => Equal0.IN28
inp_A[3] => LessThan1.IN29
inp_A[4] => LessThan0.IN28
inp_A[4] => Equal0.IN27
inp_A[4] => LessThan1.IN28
inp_A[5] => LessThan0.IN27
inp_A[5] => Equal0.IN26
inp_A[5] => LessThan1.IN27
inp_A[6] => LessThan0.IN26
inp_A[6] => Equal0.IN25
inp_A[6] => LessThan1.IN26
inp_A[7] => LessThan0.IN25
inp_A[7] => Equal0.IN24
inp_A[7] => LessThan1.IN25
inp_A[8] => LessThan0.IN24
inp_A[8] => Equal0.IN23
inp_A[8] => LessThan1.IN24
inp_A[9] => LessThan0.IN23
inp_A[9] => Equal0.IN22
inp_A[9] => LessThan1.IN23
inp_A[10] => LessThan0.IN22
inp_A[10] => Equal0.IN21
inp_A[10] => LessThan1.IN22
inp_A[11] => LessThan0.IN21
inp_A[11] => Equal0.IN20
inp_A[11] => LessThan1.IN21
inp_A[12] => LessThan0.IN20
inp_A[12] => Equal0.IN19
inp_A[12] => LessThan1.IN20
inp_A[13] => LessThan0.IN19
inp_A[13] => Equal0.IN18
inp_A[13] => LessThan1.IN19
inp_A[14] => LessThan0.IN18
inp_A[14] => Equal0.IN17
inp_A[14] => LessThan1.IN18
inp_A[15] => LessThan0.IN17
inp_A[15] => Equal0.IN16
inp_A[15] => LessThan1.IN17
inp_A[16] => LessThan0.IN16
inp_A[16] => Equal0.IN15
inp_A[16] => LessThan1.IN16
inp_A[17] => LessThan0.IN15
inp_A[17] => Equal0.IN14
inp_A[17] => LessThan1.IN15
inp_A[18] => LessThan0.IN14
inp_A[18] => Equal0.IN13
inp_A[18] => LessThan1.IN14
inp_A[19] => LessThan0.IN13
inp_A[19] => Equal0.IN12
inp_A[19] => LessThan1.IN13
inp_A[20] => LessThan0.IN12
inp_A[20] => Equal0.IN11
inp_A[20] => LessThan1.IN12
inp_A[21] => LessThan0.IN11
inp_A[21] => Equal0.IN10
inp_A[21] => LessThan1.IN11
inp_A[22] => LessThan0.IN10
inp_A[22] => Equal0.IN9
inp_A[22] => LessThan1.IN10
inp_A[23] => LessThan0.IN9
inp_A[23] => Equal0.IN8
inp_A[23] => LessThan1.IN9
inp_A[24] => LessThan0.IN8
inp_A[24] => Equal0.IN7
inp_A[24] => LessThan1.IN8
inp_A[25] => LessThan0.IN7
inp_A[25] => Equal0.IN6
inp_A[25] => LessThan1.IN7
inp_A[26] => LessThan0.IN6
inp_A[26] => Equal0.IN5
inp_A[26] => LessThan1.IN6
inp_A[27] => LessThan0.IN5
inp_A[27] => Equal0.IN4
inp_A[27] => LessThan1.IN5
inp_A[28] => LessThan0.IN4
inp_A[28] => Equal0.IN3
inp_A[28] => LessThan1.IN4
inp_A[29] => LessThan0.IN3
inp_A[29] => Equal0.IN2
inp_A[29] => LessThan1.IN3
inp_A[30] => LessThan0.IN2
inp_A[30] => Equal0.IN1
inp_A[30] => LessThan1.IN2
inp_A[31] => LessThan0.IN1
inp_A[31] => Equal0.IN0
inp_A[31] => LessThan1.IN1
inp_B[0] => LessThan0.IN64
inp_B[0] => Equal0.IN63
inp_B[0] => LessThan1.IN64
inp_B[1] => LessThan0.IN63
inp_B[1] => Equal0.IN62
inp_B[1] => LessThan1.IN63
inp_B[2] => LessThan0.IN62
inp_B[2] => Equal0.IN61
inp_B[2] => LessThan1.IN62
inp_B[3] => LessThan0.IN61
inp_B[3] => Equal0.IN60
inp_B[3] => LessThan1.IN61
inp_B[4] => LessThan0.IN60
inp_B[4] => Equal0.IN59
inp_B[4] => LessThan1.IN60
inp_B[5] => LessThan0.IN59
inp_B[5] => Equal0.IN58
inp_B[5] => LessThan1.IN59
inp_B[6] => LessThan0.IN58
inp_B[6] => Equal0.IN57
inp_B[6] => LessThan1.IN58
inp_B[7] => LessThan0.IN57
inp_B[7] => Equal0.IN56
inp_B[7] => LessThan1.IN57
inp_B[8] => LessThan0.IN56
inp_B[8] => Equal0.IN55
inp_B[8] => LessThan1.IN56
inp_B[9] => LessThan0.IN55
inp_B[9] => Equal0.IN54
inp_B[9] => LessThan1.IN55
inp_B[10] => LessThan0.IN54
inp_B[10] => Equal0.IN53
inp_B[10] => LessThan1.IN54
inp_B[11] => LessThan0.IN53
inp_B[11] => Equal0.IN52
inp_B[11] => LessThan1.IN53
inp_B[12] => LessThan0.IN52
inp_B[12] => Equal0.IN51
inp_B[12] => LessThan1.IN52
inp_B[13] => LessThan0.IN51
inp_B[13] => Equal0.IN50
inp_B[13] => LessThan1.IN51
inp_B[14] => LessThan0.IN50
inp_B[14] => Equal0.IN49
inp_B[14] => LessThan1.IN50
inp_B[15] => LessThan0.IN49
inp_B[15] => Equal0.IN48
inp_B[15] => LessThan1.IN49
inp_B[16] => LessThan0.IN48
inp_B[16] => Equal0.IN47
inp_B[16] => LessThan1.IN48
inp_B[17] => LessThan0.IN47
inp_B[17] => Equal0.IN46
inp_B[17] => LessThan1.IN47
inp_B[18] => LessThan0.IN46
inp_B[18] => Equal0.IN45
inp_B[18] => LessThan1.IN46
inp_B[19] => LessThan0.IN45
inp_B[19] => Equal0.IN44
inp_B[19] => LessThan1.IN45
inp_B[20] => LessThan0.IN44
inp_B[20] => Equal0.IN43
inp_B[20] => LessThan1.IN44
inp_B[21] => LessThan0.IN43
inp_B[21] => Equal0.IN42
inp_B[21] => LessThan1.IN43
inp_B[22] => LessThan0.IN42
inp_B[22] => Equal0.IN41
inp_B[22] => LessThan1.IN42
inp_B[23] => LessThan0.IN41
inp_B[23] => Equal0.IN40
inp_B[23] => LessThan1.IN41
inp_B[24] => LessThan0.IN40
inp_B[24] => Equal0.IN39
inp_B[24] => LessThan1.IN40
inp_B[25] => LessThan0.IN39
inp_B[25] => Equal0.IN38
inp_B[25] => LessThan1.IN39
inp_B[26] => LessThan0.IN38
inp_B[26] => Equal0.IN37
inp_B[26] => LessThan1.IN38
inp_B[27] => LessThan0.IN37
inp_B[27] => Equal0.IN36
inp_B[27] => LessThan1.IN37
inp_B[28] => LessThan0.IN36
inp_B[28] => Equal0.IN35
inp_B[28] => LessThan1.IN36
inp_B[29] => LessThan0.IN35
inp_B[29] => Equal0.IN34
inp_B[29] => LessThan1.IN35
inp_B[30] => LessThan0.IN34
inp_B[30] => Equal0.IN33
inp_B[30] => LessThan1.IN34
inp_B[31] => LessThan0.IN33
inp_B[31] => Equal0.IN32
inp_B[31] => LessThan1.IN33
greater <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
equal <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
smaller <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE


|Memristor_Model|ALTFP_ADD_SUB:inst7
aclr => altfp_add_sub_45k:auto_generated.aclr
add_sub => ~NO_FANOUT~
clk_en => altfp_add_sub_45k:auto_generated.clk_en
clock => altfp_add_sub_45k:auto_generated.clock
dataa[0] => altfp_add_sub_45k:auto_generated.dataa[0]
dataa[1] => altfp_add_sub_45k:auto_generated.dataa[1]
dataa[2] => altfp_add_sub_45k:auto_generated.dataa[2]
dataa[3] => altfp_add_sub_45k:auto_generated.dataa[3]
dataa[4] => altfp_add_sub_45k:auto_generated.dataa[4]
dataa[5] => altfp_add_sub_45k:auto_generated.dataa[5]
dataa[6] => altfp_add_sub_45k:auto_generated.dataa[6]
dataa[7] => altfp_add_sub_45k:auto_generated.dataa[7]
dataa[8] => altfp_add_sub_45k:auto_generated.dataa[8]
dataa[9] => altfp_add_sub_45k:auto_generated.dataa[9]
dataa[10] => altfp_add_sub_45k:auto_generated.dataa[10]
dataa[11] => altfp_add_sub_45k:auto_generated.dataa[11]
dataa[12] => altfp_add_sub_45k:auto_generated.dataa[12]
dataa[13] => altfp_add_sub_45k:auto_generated.dataa[13]
dataa[14] => altfp_add_sub_45k:auto_generated.dataa[14]
dataa[15] => altfp_add_sub_45k:auto_generated.dataa[15]
dataa[16] => altfp_add_sub_45k:auto_generated.dataa[16]
dataa[17] => altfp_add_sub_45k:auto_generated.dataa[17]
dataa[18] => altfp_add_sub_45k:auto_generated.dataa[18]
dataa[19] => altfp_add_sub_45k:auto_generated.dataa[19]
dataa[20] => altfp_add_sub_45k:auto_generated.dataa[20]
dataa[21] => altfp_add_sub_45k:auto_generated.dataa[21]
dataa[22] => altfp_add_sub_45k:auto_generated.dataa[22]
dataa[23] => altfp_add_sub_45k:auto_generated.dataa[23]
dataa[24] => altfp_add_sub_45k:auto_generated.dataa[24]
dataa[25] => altfp_add_sub_45k:auto_generated.dataa[25]
dataa[26] => altfp_add_sub_45k:auto_generated.dataa[26]
dataa[27] => altfp_add_sub_45k:auto_generated.dataa[27]
dataa[28] => altfp_add_sub_45k:auto_generated.dataa[28]
dataa[29] => altfp_add_sub_45k:auto_generated.dataa[29]
dataa[30] => altfp_add_sub_45k:auto_generated.dataa[30]
dataa[31] => altfp_add_sub_45k:auto_generated.dataa[31]
datab[0] => altfp_add_sub_45k:auto_generated.datab[0]
datab[1] => altfp_add_sub_45k:auto_generated.datab[1]
datab[2] => altfp_add_sub_45k:auto_generated.datab[2]
datab[3] => altfp_add_sub_45k:auto_generated.datab[3]
datab[4] => altfp_add_sub_45k:auto_generated.datab[4]
datab[5] => altfp_add_sub_45k:auto_generated.datab[5]
datab[6] => altfp_add_sub_45k:auto_generated.datab[6]
datab[7] => altfp_add_sub_45k:auto_generated.datab[7]
datab[8] => altfp_add_sub_45k:auto_generated.datab[8]
datab[9] => altfp_add_sub_45k:auto_generated.datab[9]
datab[10] => altfp_add_sub_45k:auto_generated.datab[10]
datab[11] => altfp_add_sub_45k:auto_generated.datab[11]
datab[12] => altfp_add_sub_45k:auto_generated.datab[12]
datab[13] => altfp_add_sub_45k:auto_generated.datab[13]
datab[14] => altfp_add_sub_45k:auto_generated.datab[14]
datab[15] => altfp_add_sub_45k:auto_generated.datab[15]
datab[16] => altfp_add_sub_45k:auto_generated.datab[16]
datab[17] => altfp_add_sub_45k:auto_generated.datab[17]
datab[18] => altfp_add_sub_45k:auto_generated.datab[18]
datab[19] => altfp_add_sub_45k:auto_generated.datab[19]
datab[20] => altfp_add_sub_45k:auto_generated.datab[20]
datab[21] => altfp_add_sub_45k:auto_generated.datab[21]
datab[22] => altfp_add_sub_45k:auto_generated.datab[22]
datab[23] => altfp_add_sub_45k:auto_generated.datab[23]
datab[24] => altfp_add_sub_45k:auto_generated.datab[24]
datab[25] => altfp_add_sub_45k:auto_generated.datab[25]
datab[26] => altfp_add_sub_45k:auto_generated.datab[26]
datab[27] => altfp_add_sub_45k:auto_generated.datab[27]
datab[28] => altfp_add_sub_45k:auto_generated.datab[28]
datab[29] => altfp_add_sub_45k:auto_generated.datab[29]
datab[30] => altfp_add_sub_45k:auto_generated.datab[30]
datab[31] => altfp_add_sub_45k:auto_generated.datab[31]
denormal <= <GND>
indefinite <= <GND>
nan <= <GND>
overflow <= <GND>
result[0] <= altfp_add_sub_45k:auto_generated.result[0]
result[1] <= altfp_add_sub_45k:auto_generated.result[1]
result[2] <= altfp_add_sub_45k:auto_generated.result[2]
result[3] <= altfp_add_sub_45k:auto_generated.result[3]
result[4] <= altfp_add_sub_45k:auto_generated.result[4]
result[5] <= altfp_add_sub_45k:auto_generated.result[5]
result[6] <= altfp_add_sub_45k:auto_generated.result[6]
result[7] <= altfp_add_sub_45k:auto_generated.result[7]
result[8] <= altfp_add_sub_45k:auto_generated.result[8]
result[9] <= altfp_add_sub_45k:auto_generated.result[9]
result[10] <= altfp_add_sub_45k:auto_generated.result[10]
result[11] <= altfp_add_sub_45k:auto_generated.result[11]
result[12] <= altfp_add_sub_45k:auto_generated.result[12]
result[13] <= altfp_add_sub_45k:auto_generated.result[13]
result[14] <= altfp_add_sub_45k:auto_generated.result[14]
result[15] <= altfp_add_sub_45k:auto_generated.result[15]
result[16] <= altfp_add_sub_45k:auto_generated.result[16]
result[17] <= altfp_add_sub_45k:auto_generated.result[17]
result[18] <= altfp_add_sub_45k:auto_generated.result[18]
result[19] <= altfp_add_sub_45k:auto_generated.result[19]
result[20] <= altfp_add_sub_45k:auto_generated.result[20]
result[21] <= altfp_add_sub_45k:auto_generated.result[21]
result[22] <= altfp_add_sub_45k:auto_generated.result[22]
result[23] <= altfp_add_sub_45k:auto_generated.result[23]
result[24] <= altfp_add_sub_45k:auto_generated.result[24]
result[25] <= altfp_add_sub_45k:auto_generated.result[25]
result[26] <= altfp_add_sub_45k:auto_generated.result[26]
result[27] <= altfp_add_sub_45k:auto_generated.result[27]
result[28] <= altfp_add_sub_45k:auto_generated.result[28]
result[29] <= altfp_add_sub_45k:auto_generated.result[29]
result[30] <= altfp_add_sub_45k:auto_generated.result[30]
result[31] <= altfp_add_sub_45k:auto_generated.result[31]
underflow <= <GND>
zero <= <GND>


|Memristor_Model|ALTFP_ADD_SUB:inst7|altfp_add_sub_45k:auto_generated
aclr => altbarrel_shift_oif:lbarrel_shift.aclr
aclr => altbarrel_shift_ulh:rbarrel_shift.aclr
aclr => altpriority_encoder_eca:leading_zeroes_cnt.aclr
aclr => altpriority_encoder_15c:trailing_zeros_cnt.aclr
aclr => add_sub_dffe25.IN0
aclr => aligned_dataa_exp_dffe12a[8].IN0
aclr => aligned_dataa_exp_dffe13a[8].IN0
aclr => aligned_dataa_exp_dffe14a[8].IN0
aclr => aligned_dataa_man_dffe12a[23].IN0
aclr => aligned_dataa_man_dffe13a[23].IN0
aclr => aligned_dataa_man_dffe14a[23].IN0
aclr => aligned_dataa_sign_dffe12.IN0
aclr => aligned_dataa_sign_dffe13.IN0
aclr => aligned_dataa_sign_dffe14.IN0
aclr => aligned_datab_exp_dffe12a[8].IN0
aclr => aligned_datab_exp_dffe13a[8].IN0
aclr => aligned_datab_exp_dffe14a[8].IN0
aclr => aligned_datab_man_dffe12a[23].IN0
aclr => aligned_datab_man_dffe13a[23].IN0
aclr => aligned_datab_man_dffe14a[23].IN0
aclr => aligned_datab_sign_dffe12.IN0
aclr => aligned_datab_sign_dffe13.IN0
aclr => aligned_datab_sign_dffe14.IN0
aclr => both_inputs_are_infinite_dffe1.IN0
aclr => both_inputs_are_infinite_dffe25.IN0
aclr => data_exp_dffe1a[7].IN0
aclr => dataa_man_dffe1a[25].IN0
aclr => dataa_sign_dffe1.IN0
aclr => dataa_sign_dffe25.IN0
aclr => datab_man_dffe1a[25].IN0
aclr => datab_sign_dffe1.IN0
aclr => denormal_res_dffe3.IN0
aclr => denormal_res_dffe4.IN0
aclr => denormal_res_dffe41.IN0
aclr => exp_adj_dffe21a[1].IN0
aclr => exp_adj_dffe23a[1].IN0
aclr => exp_adj_dffe26a[1].IN0
aclr => exp_amb_mux_dffe13.IN0
aclr => exp_amb_mux_dffe14.IN0
aclr => exp_intermediate_res_dffe41a[7].IN0
aclr => exp_out_dffe5a[7].IN0
aclr => exp_res_dffe21a[7].IN0
aclr => exp_res_dffe23a[7].IN0
aclr => exp_res_dffe25a[7].IN0
aclr => exp_res_dffe26a[7].IN0
aclr => exp_res_dffe2a[7].IN0
aclr => exp_res_dffe3a[7].IN0
aclr => exp_res_dffe4a[7].IN0
aclr => infinite_output_sign_dffe1.IN0
aclr => infinite_output_sign_dffe2.IN0
aclr => infinite_output_sign_dffe21.IN0
aclr => infinite_output_sign_dffe23.IN0
aclr => infinite_output_sign_dffe25.IN0
aclr => infinite_output_sign_dffe26.IN0
aclr => infinite_output_sign_dffe3.IN0
aclr => infinite_output_sign_dffe31.IN0
aclr => infinite_output_sign_dffe4.IN0
aclr => infinite_output_sign_dffe41.IN0
aclr => infinite_res_dffe3.IN0
aclr => infinite_res_dffe4.IN0
aclr => infinite_res_dffe41.IN0
aclr => infinity_magnitude_sub_dffe2.IN0
aclr => infinity_magnitude_sub_dffe21.IN0
aclr => infinity_magnitude_sub_dffe23.IN0
aclr => infinity_magnitude_sub_dffe26.IN0
aclr => infinity_magnitude_sub_dffe3.IN0
aclr => infinity_magnitude_sub_dffe31.IN0
aclr => infinity_magnitude_sub_dffe4.IN0
aclr => infinity_magnitude_sub_dffe41.IN0
aclr => input_dataa_infinite_dffe12.IN0
aclr => input_dataa_infinite_dffe13.IN0
aclr => input_dataa_infinite_dffe14.IN0
aclr => input_dataa_nan_dffe12.IN0
aclr => input_datab_infinite_dffe12.IN0
aclr => input_datab_infinite_dffe13.IN0
aclr => input_datab_infinite_dffe14.IN0
aclr => input_datab_nan_dffe12.IN0
aclr => input_is_infinite_dffe1.IN0
aclr => input_is_infinite_dffe2.IN0
aclr => input_is_infinite_dffe21.IN0
aclr => input_is_infinite_dffe23.IN0
aclr => input_is_infinite_dffe25.IN0
aclr => input_is_infinite_dffe26.IN0
aclr => input_is_infinite_dffe3.IN0
aclr => input_is_infinite_dffe31.IN0
aclr => input_is_infinite_dffe4.IN0
aclr => input_is_infinite_dffe41.IN0
aclr => input_is_nan_dffe1.IN0
aclr => input_is_nan_dffe13.IN0
aclr => input_is_nan_dffe14.IN0
aclr => input_is_nan_dffe2.IN0
aclr => input_is_nan_dffe21.IN0
aclr => input_is_nan_dffe23.IN0
aclr => input_is_nan_dffe25.IN0
aclr => input_is_nan_dffe26.IN0
aclr => input_is_nan_dffe3.IN0
aclr => input_is_nan_dffe31.IN0
aclr => input_is_nan_dffe4.IN0
aclr => input_is_nan_dffe41.IN0
aclr => man_add_sub_res_mag_dffe21a[25].IN0
aclr => man_add_sub_res_mag_dffe23a[25].IN0
aclr => man_add_sub_res_mag_dffe26a[25].IN0
aclr => man_add_sub_res_sign_dffe21.IN0
aclr => man_add_sub_res_sign_dffe23.IN0
aclr => man_add_sub_res_sign_dffe26.IN0
aclr => man_dffe31a[25].IN0
aclr => man_leading_zeros_dffe31a[4].IN0
aclr => man_out_dffe5a[22].IN0
aclr => man_res_dffe4a[22].IN0
aclr => man_res_is_not_zero_dffe3.IN0
aclr => man_res_is_not_zero_dffe31.IN0
aclr => man_res_is_not_zero_dffe4.IN0
aclr => man_res_is_not_zero_dffe41.IN0
aclr => man_res_not_zero_dffe23.IN0
aclr => man_res_not_zero_dffe26.IN0
aclr => man_smaller_dffe13a[23].IN0
aclr => need_complement_dffe2.IN0
aclr => round_bit_dffe21.IN0
aclr => round_bit_dffe23.IN0
aclr => round_bit_dffe26.IN0
aclr => round_bit_dffe3.IN0
aclr => round_bit_dffe31.IN0
aclr => rounded_res_infinity_dffe4.IN0
aclr => rshift_distance_dffe13a[4].IN0
aclr => rshift_distance_dffe14a[4].IN0
aclr => sign_dffe31.IN0
aclr => sign_out_dffe5.IN0
aclr => sign_res_dffe3.IN0
aclr => sign_res_dffe4.IN0
aclr => sign_res_dffe41.IN0
aclr => sticky_bit_dffe1.IN0
aclr => sticky_bit_dffe2.IN0
aclr => sticky_bit_dffe21.IN0
aclr => sticky_bit_dffe23.IN0
aclr => sticky_bit_dffe25.IN0
aclr => sticky_bit_dffe26.IN0
aclr => sticky_bit_dffe3.IN0
aclr => sticky_bit_dffe31.IN0
aclr => zero_man_sign_dffe2.IN0
aclr => zero_man_sign_dffe21.IN0
aclr => zero_man_sign_dffe23.IN0
aclr => zero_man_sign_dffe26.IN0
aclr => add_sub_7mm:add_sub1.aclr
aclr => add_sub_7mm:add_sub2.aclr
aclr => add_sub_hvl:add_sub4.aclr
aclr => add_sub_hvl:add_sub5.aclr
aclr => add_sub_6lm:add_sub7.aclr
aclr => add_sub_lmm:add_sub8.aclr
clk_en => altbarrel_shift_oif:lbarrel_shift.clk_en
clk_en => altbarrel_shift_ulh:rbarrel_shift.clk_en
clk_en => altpriority_encoder_eca:leading_zeroes_cnt.clk_en
clk_en => altpriority_encoder_15c:trailing_zeros_cnt.clk_en
clk_en => add_sub_7mm:add_sub1.clken
clk_en => add_sub_7mm:add_sub2.clken
clk_en => add_sub_hvl:add_sub4.clken
clk_en => add_sub_hvl:add_sub5.clken
clk_en => add_sub_6lm:add_sub7.clken
clk_en => add_sub_lmm:add_sub8.clken
clk_en => add_sub_dffe25.ENA
clk_en => aligned_dataa_exp_dffe12a[8].ENA
clk_en => aligned_dataa_exp_dffe12a[7].ENA
clk_en => aligned_dataa_exp_dffe12a[6].ENA
clk_en => aligned_dataa_exp_dffe12a[5].ENA
clk_en => aligned_dataa_exp_dffe12a[4].ENA
clk_en => aligned_dataa_exp_dffe12a[3].ENA
clk_en => aligned_dataa_exp_dffe12a[2].ENA
clk_en => aligned_dataa_exp_dffe12a[1].ENA
clk_en => aligned_dataa_exp_dffe12a[0].ENA
clk_en => aligned_dataa_exp_dffe13a[8].ENA
clk_en => aligned_dataa_exp_dffe13a[7].ENA
clk_en => aligned_dataa_exp_dffe13a[6].ENA
clk_en => aligned_dataa_exp_dffe13a[5].ENA
clk_en => aligned_dataa_exp_dffe13a[4].ENA
clk_en => aligned_dataa_exp_dffe13a[3].ENA
clk_en => aligned_dataa_exp_dffe13a[2].ENA
clk_en => aligned_dataa_exp_dffe13a[1].ENA
clk_en => aligned_dataa_exp_dffe13a[0].ENA
clk_en => aligned_dataa_exp_dffe14a[8].ENA
clk_en => aligned_dataa_exp_dffe14a[7].ENA
clk_en => aligned_dataa_exp_dffe14a[6].ENA
clk_en => aligned_dataa_exp_dffe14a[5].ENA
clk_en => aligned_dataa_exp_dffe14a[4].ENA
clk_en => aligned_dataa_exp_dffe14a[3].ENA
clk_en => aligned_dataa_exp_dffe14a[2].ENA
clk_en => aligned_dataa_exp_dffe14a[1].ENA
clk_en => aligned_dataa_exp_dffe14a[0].ENA
clk_en => aligned_dataa_man_dffe12a[23].ENA
clk_en => aligned_dataa_man_dffe12a[22].ENA
clk_en => aligned_dataa_man_dffe12a[21].ENA
clk_en => aligned_dataa_man_dffe12a[20].ENA
clk_en => aligned_dataa_man_dffe12a[19].ENA
clk_en => aligned_dataa_man_dffe12a[18].ENA
clk_en => aligned_dataa_man_dffe12a[17].ENA
clk_en => aligned_dataa_man_dffe12a[16].ENA
clk_en => aligned_dataa_man_dffe12a[15].ENA
clk_en => aligned_dataa_man_dffe12a[14].ENA
clk_en => aligned_dataa_man_dffe12a[13].ENA
clk_en => aligned_dataa_man_dffe12a[12].ENA
clk_en => aligned_dataa_man_dffe12a[11].ENA
clk_en => aligned_dataa_man_dffe12a[10].ENA
clk_en => aligned_dataa_man_dffe12a[9].ENA
clk_en => aligned_dataa_man_dffe12a[8].ENA
clk_en => aligned_dataa_man_dffe12a[7].ENA
clk_en => aligned_dataa_man_dffe12a[6].ENA
clk_en => aligned_dataa_man_dffe12a[5].ENA
clk_en => aligned_dataa_man_dffe12a[4].ENA
clk_en => aligned_dataa_man_dffe12a[3].ENA
clk_en => aligned_dataa_man_dffe12a[2].ENA
clk_en => aligned_dataa_man_dffe12a[1].ENA
clk_en => aligned_dataa_man_dffe12a[0].ENA
clk_en => aligned_dataa_man_dffe13a[23].ENA
clk_en => aligned_dataa_man_dffe13a[22].ENA
clk_en => aligned_dataa_man_dffe13a[21].ENA
clk_en => aligned_dataa_man_dffe13a[20].ENA
clk_en => aligned_dataa_man_dffe13a[19].ENA
clk_en => aligned_dataa_man_dffe13a[18].ENA
clk_en => aligned_dataa_man_dffe13a[17].ENA
clk_en => aligned_dataa_man_dffe13a[16].ENA
clk_en => aligned_dataa_man_dffe13a[15].ENA
clk_en => aligned_dataa_man_dffe13a[14].ENA
clk_en => aligned_dataa_man_dffe13a[13].ENA
clk_en => aligned_dataa_man_dffe13a[12].ENA
clk_en => aligned_dataa_man_dffe13a[11].ENA
clk_en => aligned_dataa_man_dffe13a[10].ENA
clk_en => aligned_dataa_man_dffe13a[9].ENA
clk_en => aligned_dataa_man_dffe13a[8].ENA
clk_en => aligned_dataa_man_dffe13a[7].ENA
clk_en => aligned_dataa_man_dffe13a[6].ENA
clk_en => aligned_dataa_man_dffe13a[5].ENA
clk_en => aligned_dataa_man_dffe13a[4].ENA
clk_en => aligned_dataa_man_dffe13a[3].ENA
clk_en => aligned_dataa_man_dffe13a[2].ENA
clk_en => aligned_dataa_man_dffe13a[1].ENA
clk_en => aligned_dataa_man_dffe13a[0].ENA
clk_en => aligned_dataa_man_dffe14a[23].ENA
clk_en => aligned_dataa_man_dffe14a[22].ENA
clk_en => aligned_dataa_man_dffe14a[21].ENA
clk_en => aligned_dataa_man_dffe14a[20].ENA
clk_en => aligned_dataa_man_dffe14a[19].ENA
clk_en => aligned_dataa_man_dffe14a[18].ENA
clk_en => aligned_dataa_man_dffe14a[17].ENA
clk_en => aligned_dataa_man_dffe14a[16].ENA
clk_en => aligned_dataa_man_dffe14a[15].ENA
clk_en => aligned_dataa_man_dffe14a[14].ENA
clk_en => aligned_dataa_man_dffe14a[13].ENA
clk_en => aligned_dataa_man_dffe14a[12].ENA
clk_en => aligned_dataa_man_dffe14a[11].ENA
clk_en => aligned_dataa_man_dffe14a[10].ENA
clk_en => aligned_dataa_man_dffe14a[9].ENA
clk_en => aligned_dataa_man_dffe14a[8].ENA
clk_en => aligned_dataa_man_dffe14a[7].ENA
clk_en => aligned_dataa_man_dffe14a[6].ENA
clk_en => aligned_dataa_man_dffe14a[5].ENA
clk_en => aligned_dataa_man_dffe14a[4].ENA
clk_en => aligned_dataa_man_dffe14a[3].ENA
clk_en => aligned_dataa_man_dffe14a[2].ENA
clk_en => aligned_dataa_man_dffe14a[1].ENA
clk_en => aligned_dataa_man_dffe14a[0].ENA
clk_en => aligned_dataa_sign_dffe12.ENA
clk_en => aligned_dataa_sign_dffe13.ENA
clk_en => aligned_dataa_sign_dffe14.ENA
clk_en => aligned_datab_exp_dffe12a[8].ENA
clk_en => aligned_datab_exp_dffe12a[7].ENA
clk_en => aligned_datab_exp_dffe12a[6].ENA
clk_en => aligned_datab_exp_dffe12a[5].ENA
clk_en => aligned_datab_exp_dffe12a[4].ENA
clk_en => aligned_datab_exp_dffe12a[3].ENA
clk_en => aligned_datab_exp_dffe12a[2].ENA
clk_en => aligned_datab_exp_dffe12a[1].ENA
clk_en => aligned_datab_exp_dffe12a[0].ENA
clk_en => aligned_datab_exp_dffe13a[8].ENA
clk_en => aligned_datab_exp_dffe13a[7].ENA
clk_en => aligned_datab_exp_dffe13a[6].ENA
clk_en => aligned_datab_exp_dffe13a[5].ENA
clk_en => aligned_datab_exp_dffe13a[4].ENA
clk_en => aligned_datab_exp_dffe13a[3].ENA
clk_en => aligned_datab_exp_dffe13a[2].ENA
clk_en => aligned_datab_exp_dffe13a[1].ENA
clk_en => aligned_datab_exp_dffe13a[0].ENA
clk_en => aligned_datab_exp_dffe14a[8].ENA
clk_en => aligned_datab_exp_dffe14a[7].ENA
clk_en => aligned_datab_exp_dffe14a[6].ENA
clk_en => aligned_datab_exp_dffe14a[5].ENA
clk_en => aligned_datab_exp_dffe14a[4].ENA
clk_en => aligned_datab_exp_dffe14a[3].ENA
clk_en => aligned_datab_exp_dffe14a[2].ENA
clk_en => aligned_datab_exp_dffe14a[1].ENA
clk_en => aligned_datab_exp_dffe14a[0].ENA
clk_en => aligned_datab_man_dffe12a[23].ENA
clk_en => aligned_datab_man_dffe12a[22].ENA
clk_en => aligned_datab_man_dffe12a[21].ENA
clk_en => aligned_datab_man_dffe12a[20].ENA
clk_en => aligned_datab_man_dffe12a[19].ENA
clk_en => aligned_datab_man_dffe12a[18].ENA
clk_en => aligned_datab_man_dffe12a[17].ENA
clk_en => aligned_datab_man_dffe12a[16].ENA
clk_en => aligned_datab_man_dffe12a[15].ENA
clk_en => aligned_datab_man_dffe12a[14].ENA
clk_en => aligned_datab_man_dffe12a[13].ENA
clk_en => aligned_datab_man_dffe12a[12].ENA
clk_en => aligned_datab_man_dffe12a[11].ENA
clk_en => aligned_datab_man_dffe12a[10].ENA
clk_en => aligned_datab_man_dffe12a[9].ENA
clk_en => aligned_datab_man_dffe12a[8].ENA
clk_en => aligned_datab_man_dffe12a[7].ENA
clk_en => aligned_datab_man_dffe12a[6].ENA
clk_en => aligned_datab_man_dffe12a[5].ENA
clk_en => aligned_datab_man_dffe12a[4].ENA
clk_en => aligned_datab_man_dffe12a[3].ENA
clk_en => aligned_datab_man_dffe12a[2].ENA
clk_en => aligned_datab_man_dffe12a[1].ENA
clk_en => aligned_datab_man_dffe12a[0].ENA
clk_en => aligned_datab_man_dffe13a[23].ENA
clk_en => aligned_datab_man_dffe13a[22].ENA
clk_en => aligned_datab_man_dffe13a[21].ENA
clk_en => aligned_datab_man_dffe13a[20].ENA
clk_en => aligned_datab_man_dffe13a[19].ENA
clk_en => aligned_datab_man_dffe13a[18].ENA
clk_en => aligned_datab_man_dffe13a[17].ENA
clk_en => aligned_datab_man_dffe13a[16].ENA
clk_en => aligned_datab_man_dffe13a[15].ENA
clk_en => aligned_datab_man_dffe13a[14].ENA
clk_en => aligned_datab_man_dffe13a[13].ENA
clk_en => aligned_datab_man_dffe13a[12].ENA
clk_en => aligned_datab_man_dffe13a[11].ENA
clk_en => aligned_datab_man_dffe13a[10].ENA
clk_en => aligned_datab_man_dffe13a[9].ENA
clk_en => aligned_datab_man_dffe13a[8].ENA
clk_en => aligned_datab_man_dffe13a[7].ENA
clk_en => aligned_datab_man_dffe13a[6].ENA
clk_en => aligned_datab_man_dffe13a[5].ENA
clk_en => aligned_datab_man_dffe13a[4].ENA
clk_en => aligned_datab_man_dffe13a[3].ENA
clk_en => aligned_datab_man_dffe13a[2].ENA
clk_en => aligned_datab_man_dffe13a[1].ENA
clk_en => aligned_datab_man_dffe13a[0].ENA
clk_en => aligned_datab_man_dffe14a[23].ENA
clk_en => aligned_datab_man_dffe14a[22].ENA
clk_en => aligned_datab_man_dffe14a[21].ENA
clk_en => aligned_datab_man_dffe14a[20].ENA
clk_en => aligned_datab_man_dffe14a[19].ENA
clk_en => aligned_datab_man_dffe14a[18].ENA
clk_en => aligned_datab_man_dffe14a[17].ENA
clk_en => aligned_datab_man_dffe14a[16].ENA
clk_en => aligned_datab_man_dffe14a[15].ENA
clk_en => aligned_datab_man_dffe14a[14].ENA
clk_en => aligned_datab_man_dffe14a[13].ENA
clk_en => aligned_datab_man_dffe14a[12].ENA
clk_en => aligned_datab_man_dffe14a[11].ENA
clk_en => aligned_datab_man_dffe14a[10].ENA
clk_en => aligned_datab_man_dffe14a[9].ENA
clk_en => aligned_datab_man_dffe14a[8].ENA
clk_en => aligned_datab_man_dffe14a[7].ENA
clk_en => aligned_datab_man_dffe14a[6].ENA
clk_en => aligned_datab_man_dffe14a[5].ENA
clk_en => aligned_datab_man_dffe14a[4].ENA
clk_en => aligned_datab_man_dffe14a[3].ENA
clk_en => aligned_datab_man_dffe14a[2].ENA
clk_en => aligned_datab_man_dffe14a[1].ENA
clk_en => aligned_datab_man_dffe14a[0].ENA
clk_en => aligned_datab_sign_dffe12.ENA
clk_en => aligned_datab_sign_dffe13.ENA
clk_en => aligned_datab_sign_dffe14.ENA
clk_en => both_inputs_are_infinite_dffe1.ENA
clk_en => both_inputs_are_infinite_dffe25.ENA
clk_en => data_exp_dffe1a[7].ENA
clk_en => data_exp_dffe1a[6].ENA
clk_en => data_exp_dffe1a[5].ENA
clk_en => data_exp_dffe1a[4].ENA
clk_en => data_exp_dffe1a[3].ENA
clk_en => data_exp_dffe1a[2].ENA
clk_en => data_exp_dffe1a[1].ENA
clk_en => data_exp_dffe1a[0].ENA
clk_en => dataa_man_dffe1a[25].ENA
clk_en => dataa_man_dffe1a[24].ENA
clk_en => dataa_man_dffe1a[23].ENA
clk_en => dataa_man_dffe1a[22].ENA
clk_en => dataa_man_dffe1a[21].ENA
clk_en => dataa_man_dffe1a[20].ENA
clk_en => dataa_man_dffe1a[19].ENA
clk_en => dataa_man_dffe1a[18].ENA
clk_en => dataa_man_dffe1a[17].ENA
clk_en => dataa_man_dffe1a[16].ENA
clk_en => dataa_man_dffe1a[15].ENA
clk_en => dataa_man_dffe1a[14].ENA
clk_en => dataa_man_dffe1a[13].ENA
clk_en => dataa_man_dffe1a[12].ENA
clk_en => dataa_man_dffe1a[11].ENA
clk_en => dataa_man_dffe1a[10].ENA
clk_en => dataa_man_dffe1a[9].ENA
clk_en => dataa_man_dffe1a[8].ENA
clk_en => dataa_man_dffe1a[7].ENA
clk_en => dataa_man_dffe1a[6].ENA
clk_en => dataa_man_dffe1a[5].ENA
clk_en => dataa_man_dffe1a[4].ENA
clk_en => dataa_man_dffe1a[3].ENA
clk_en => dataa_man_dffe1a[2].ENA
clk_en => dataa_man_dffe1a[1].ENA
clk_en => dataa_man_dffe1a[0].ENA
clk_en => dataa_sign_dffe1.ENA
clk_en => dataa_sign_dffe25.ENA
clk_en => datab_man_dffe1a[25].ENA
clk_en => datab_man_dffe1a[24].ENA
clk_en => datab_man_dffe1a[23].ENA
clk_en => datab_man_dffe1a[22].ENA
clk_en => datab_man_dffe1a[21].ENA
clk_en => datab_man_dffe1a[20].ENA
clk_en => datab_man_dffe1a[19].ENA
clk_en => datab_man_dffe1a[18].ENA
clk_en => datab_man_dffe1a[17].ENA
clk_en => datab_man_dffe1a[16].ENA
clk_en => datab_man_dffe1a[15].ENA
clk_en => datab_man_dffe1a[14].ENA
clk_en => datab_man_dffe1a[13].ENA
clk_en => datab_man_dffe1a[12].ENA
clk_en => datab_man_dffe1a[11].ENA
clk_en => datab_man_dffe1a[10].ENA
clk_en => datab_man_dffe1a[9].ENA
clk_en => datab_man_dffe1a[8].ENA
clk_en => datab_man_dffe1a[7].ENA
clk_en => datab_man_dffe1a[6].ENA
clk_en => datab_man_dffe1a[5].ENA
clk_en => datab_man_dffe1a[4].ENA
clk_en => datab_man_dffe1a[3].ENA
clk_en => datab_man_dffe1a[2].ENA
clk_en => datab_man_dffe1a[1].ENA
clk_en => datab_man_dffe1a[0].ENA
clk_en => datab_sign_dffe1.ENA
clk_en => denormal_res_dffe3.ENA
clk_en => denormal_res_dffe4.ENA
clk_en => denormal_res_dffe41.ENA
clk_en => exp_adj_dffe21a[1].ENA
clk_en => exp_adj_dffe21a[0].ENA
clk_en => exp_adj_dffe23a[1].ENA
clk_en => exp_adj_dffe23a[0].ENA
clk_en => exp_adj_dffe26a[1].ENA
clk_en => exp_adj_dffe26a[0].ENA
clk_en => exp_amb_mux_dffe13.ENA
clk_en => exp_amb_mux_dffe14.ENA
clk_en => exp_intermediate_res_dffe41a[7].ENA
clk_en => exp_intermediate_res_dffe41a[6].ENA
clk_en => exp_intermediate_res_dffe41a[5].ENA
clk_en => exp_intermediate_res_dffe41a[4].ENA
clk_en => exp_intermediate_res_dffe41a[3].ENA
clk_en => exp_intermediate_res_dffe41a[2].ENA
clk_en => exp_intermediate_res_dffe41a[1].ENA
clk_en => exp_intermediate_res_dffe41a[0].ENA
clk_en => exp_out_dffe5a[7].ENA
clk_en => exp_out_dffe5a[6].ENA
clk_en => exp_out_dffe5a[5].ENA
clk_en => exp_out_dffe5a[4].ENA
clk_en => exp_out_dffe5a[3].ENA
clk_en => exp_out_dffe5a[2].ENA
clk_en => exp_out_dffe5a[1].ENA
clk_en => exp_out_dffe5a[0].ENA
clk_en => exp_res_dffe21a[7].ENA
clk_en => exp_res_dffe21a[6].ENA
clk_en => exp_res_dffe21a[5].ENA
clk_en => exp_res_dffe21a[4].ENA
clk_en => exp_res_dffe21a[3].ENA
clk_en => exp_res_dffe21a[2].ENA
clk_en => exp_res_dffe21a[1].ENA
clk_en => exp_res_dffe21a[0].ENA
clk_en => exp_res_dffe23a[7].ENA
clk_en => exp_res_dffe23a[6].ENA
clk_en => exp_res_dffe23a[5].ENA
clk_en => exp_res_dffe23a[4].ENA
clk_en => exp_res_dffe23a[3].ENA
clk_en => exp_res_dffe23a[2].ENA
clk_en => exp_res_dffe23a[1].ENA
clk_en => exp_res_dffe23a[0].ENA
clk_en => exp_res_dffe25a[7].ENA
clk_en => exp_res_dffe25a[6].ENA
clk_en => exp_res_dffe25a[5].ENA
clk_en => exp_res_dffe25a[4].ENA
clk_en => exp_res_dffe25a[3].ENA
clk_en => exp_res_dffe25a[2].ENA
clk_en => exp_res_dffe25a[1].ENA
clk_en => exp_res_dffe25a[0].ENA
clk_en => exp_res_dffe26a[7].ENA
clk_en => exp_res_dffe26a[6].ENA
clk_en => exp_res_dffe26a[5].ENA
clk_en => exp_res_dffe26a[4].ENA
clk_en => exp_res_dffe26a[3].ENA
clk_en => exp_res_dffe26a[2].ENA
clk_en => exp_res_dffe26a[1].ENA
clk_en => exp_res_dffe26a[0].ENA
clk_en => exp_res_dffe2a[7].ENA
clk_en => exp_res_dffe2a[6].ENA
clk_en => exp_res_dffe2a[5].ENA
clk_en => exp_res_dffe2a[4].ENA
clk_en => exp_res_dffe2a[3].ENA
clk_en => exp_res_dffe2a[2].ENA
clk_en => exp_res_dffe2a[1].ENA
clk_en => exp_res_dffe2a[0].ENA
clk_en => exp_res_dffe3a[7].ENA
clk_en => exp_res_dffe3a[6].ENA
clk_en => exp_res_dffe3a[5].ENA
clk_en => exp_res_dffe3a[4].ENA
clk_en => exp_res_dffe3a[3].ENA
clk_en => exp_res_dffe3a[2].ENA
clk_en => exp_res_dffe3a[1].ENA
clk_en => exp_res_dffe3a[0].ENA
clk_en => exp_res_dffe4a[7].ENA
clk_en => exp_res_dffe4a[6].ENA
clk_en => exp_res_dffe4a[5].ENA
clk_en => exp_res_dffe4a[4].ENA
clk_en => exp_res_dffe4a[3].ENA
clk_en => exp_res_dffe4a[2].ENA
clk_en => exp_res_dffe4a[1].ENA
clk_en => exp_res_dffe4a[0].ENA
clk_en => infinite_output_sign_dffe1.ENA
clk_en => infinite_output_sign_dffe2.ENA
clk_en => infinite_output_sign_dffe21.ENA
clk_en => infinite_output_sign_dffe23.ENA
clk_en => infinite_output_sign_dffe25.ENA
clk_en => infinite_output_sign_dffe26.ENA
clk_en => infinite_output_sign_dffe3.ENA
clk_en => infinite_output_sign_dffe31.ENA
clk_en => infinite_output_sign_dffe4.ENA
clk_en => infinite_output_sign_dffe41.ENA
clk_en => infinite_res_dffe3.ENA
clk_en => infinite_res_dffe4.ENA
clk_en => infinite_res_dffe41.ENA
clk_en => infinity_magnitude_sub_dffe2.ENA
clk_en => infinity_magnitude_sub_dffe21.ENA
clk_en => infinity_magnitude_sub_dffe23.ENA
clk_en => infinity_magnitude_sub_dffe26.ENA
clk_en => infinity_magnitude_sub_dffe3.ENA
clk_en => infinity_magnitude_sub_dffe31.ENA
clk_en => infinity_magnitude_sub_dffe4.ENA
clk_en => infinity_magnitude_sub_dffe41.ENA
clk_en => input_dataa_infinite_dffe12.ENA
clk_en => input_dataa_infinite_dffe13.ENA
clk_en => input_dataa_infinite_dffe14.ENA
clk_en => input_dataa_nan_dffe12.ENA
clk_en => input_datab_infinite_dffe12.ENA
clk_en => input_datab_infinite_dffe13.ENA
clk_en => input_datab_infinite_dffe14.ENA
clk_en => input_datab_nan_dffe12.ENA
clk_en => input_is_infinite_dffe1.ENA
clk_en => input_is_infinite_dffe2.ENA
clk_en => input_is_infinite_dffe21.ENA
clk_en => input_is_infinite_dffe23.ENA
clk_en => input_is_infinite_dffe25.ENA
clk_en => input_is_infinite_dffe26.ENA
clk_en => input_is_infinite_dffe3.ENA
clk_en => input_is_infinite_dffe31.ENA
clk_en => input_is_infinite_dffe4.ENA
clk_en => input_is_infinite_dffe41.ENA
clk_en => input_is_nan_dffe1.ENA
clk_en => input_is_nan_dffe13.ENA
clk_en => input_is_nan_dffe14.ENA
clk_en => input_is_nan_dffe2.ENA
clk_en => input_is_nan_dffe21.ENA
clk_en => input_is_nan_dffe23.ENA
clk_en => input_is_nan_dffe25.ENA
clk_en => input_is_nan_dffe26.ENA
clk_en => input_is_nan_dffe3.ENA
clk_en => input_is_nan_dffe31.ENA
clk_en => input_is_nan_dffe4.ENA
clk_en => input_is_nan_dffe41.ENA
clk_en => man_add_sub_res_mag_dffe21a[25].ENA
clk_en => man_add_sub_res_mag_dffe21a[24].ENA
clk_en => man_add_sub_res_mag_dffe21a[23].ENA
clk_en => man_add_sub_res_mag_dffe21a[22].ENA
clk_en => man_add_sub_res_mag_dffe21a[21].ENA
clk_en => man_add_sub_res_mag_dffe21a[20].ENA
clk_en => man_add_sub_res_mag_dffe21a[19].ENA
clk_en => man_add_sub_res_mag_dffe21a[18].ENA
clk_en => man_add_sub_res_mag_dffe21a[17].ENA
clk_en => man_add_sub_res_mag_dffe21a[16].ENA
clk_en => man_add_sub_res_mag_dffe21a[15].ENA
clk_en => man_add_sub_res_mag_dffe21a[14].ENA
clk_en => man_add_sub_res_mag_dffe21a[13].ENA
clk_en => man_add_sub_res_mag_dffe21a[12].ENA
clk_en => man_add_sub_res_mag_dffe21a[11].ENA
clk_en => man_add_sub_res_mag_dffe21a[10].ENA
clk_en => man_add_sub_res_mag_dffe21a[9].ENA
clk_en => man_add_sub_res_mag_dffe21a[8].ENA
clk_en => man_add_sub_res_mag_dffe21a[7].ENA
clk_en => man_add_sub_res_mag_dffe21a[6].ENA
clk_en => man_add_sub_res_mag_dffe21a[5].ENA
clk_en => man_add_sub_res_mag_dffe21a[4].ENA
clk_en => man_add_sub_res_mag_dffe21a[3].ENA
clk_en => man_add_sub_res_mag_dffe21a[2].ENA
clk_en => man_add_sub_res_mag_dffe21a[1].ENA
clk_en => man_add_sub_res_mag_dffe21a[0].ENA
clk_en => man_add_sub_res_mag_dffe23a[25].ENA
clk_en => man_add_sub_res_mag_dffe23a[24].ENA
clk_en => man_add_sub_res_mag_dffe23a[23].ENA
clk_en => man_add_sub_res_mag_dffe23a[22].ENA
clk_en => man_add_sub_res_mag_dffe23a[21].ENA
clk_en => man_add_sub_res_mag_dffe23a[20].ENA
clk_en => man_add_sub_res_mag_dffe23a[19].ENA
clk_en => man_add_sub_res_mag_dffe23a[18].ENA
clk_en => man_add_sub_res_mag_dffe23a[17].ENA
clk_en => man_add_sub_res_mag_dffe23a[16].ENA
clk_en => man_add_sub_res_mag_dffe23a[15].ENA
clk_en => man_add_sub_res_mag_dffe23a[14].ENA
clk_en => man_add_sub_res_mag_dffe23a[13].ENA
clk_en => man_add_sub_res_mag_dffe23a[12].ENA
clk_en => man_add_sub_res_mag_dffe23a[11].ENA
clk_en => man_add_sub_res_mag_dffe23a[10].ENA
clk_en => man_add_sub_res_mag_dffe23a[9].ENA
clk_en => man_add_sub_res_mag_dffe23a[8].ENA
clk_en => man_add_sub_res_mag_dffe23a[7].ENA
clk_en => man_add_sub_res_mag_dffe23a[6].ENA
clk_en => man_add_sub_res_mag_dffe23a[5].ENA
clk_en => man_add_sub_res_mag_dffe23a[4].ENA
clk_en => man_add_sub_res_mag_dffe23a[3].ENA
clk_en => man_add_sub_res_mag_dffe23a[2].ENA
clk_en => man_add_sub_res_mag_dffe23a[1].ENA
clk_en => man_add_sub_res_mag_dffe23a[0].ENA
clk_en => man_add_sub_res_mag_dffe26a[25].ENA
clk_en => man_add_sub_res_mag_dffe26a[24].ENA
clk_en => man_add_sub_res_mag_dffe26a[23].ENA
clk_en => man_add_sub_res_mag_dffe26a[22].ENA
clk_en => man_add_sub_res_mag_dffe26a[21].ENA
clk_en => man_add_sub_res_mag_dffe26a[20].ENA
clk_en => man_add_sub_res_mag_dffe26a[19].ENA
clk_en => man_add_sub_res_mag_dffe26a[18].ENA
clk_en => man_add_sub_res_mag_dffe26a[17].ENA
clk_en => man_add_sub_res_mag_dffe26a[16].ENA
clk_en => man_add_sub_res_mag_dffe26a[15].ENA
clk_en => man_add_sub_res_mag_dffe26a[14].ENA
clk_en => man_add_sub_res_mag_dffe26a[13].ENA
clk_en => man_add_sub_res_mag_dffe26a[12].ENA
clk_en => man_add_sub_res_mag_dffe26a[11].ENA
clk_en => man_add_sub_res_mag_dffe26a[10].ENA
clk_en => man_add_sub_res_mag_dffe26a[9].ENA
clk_en => man_add_sub_res_mag_dffe26a[8].ENA
clk_en => man_add_sub_res_mag_dffe26a[7].ENA
clk_en => man_add_sub_res_mag_dffe26a[6].ENA
clk_en => man_add_sub_res_mag_dffe26a[5].ENA
clk_en => man_add_sub_res_mag_dffe26a[4].ENA
clk_en => man_add_sub_res_mag_dffe26a[3].ENA
clk_en => man_add_sub_res_mag_dffe26a[2].ENA
clk_en => man_add_sub_res_mag_dffe26a[1].ENA
clk_en => man_add_sub_res_mag_dffe26a[0].ENA
clk_en => man_add_sub_res_sign_dffe21.ENA
clk_en => man_add_sub_res_sign_dffe23.ENA
clk_en => man_add_sub_res_sign_dffe26.ENA
clk_en => man_dffe31a[25].ENA
clk_en => man_dffe31a[24].ENA
clk_en => man_dffe31a[23].ENA
clk_en => man_dffe31a[22].ENA
clk_en => man_dffe31a[21].ENA
clk_en => man_dffe31a[20].ENA
clk_en => man_dffe31a[19].ENA
clk_en => man_dffe31a[18].ENA
clk_en => man_dffe31a[17].ENA
clk_en => man_dffe31a[16].ENA
clk_en => man_dffe31a[15].ENA
clk_en => man_dffe31a[14].ENA
clk_en => man_dffe31a[13].ENA
clk_en => man_dffe31a[12].ENA
clk_en => man_dffe31a[11].ENA
clk_en => man_dffe31a[10].ENA
clk_en => man_dffe31a[9].ENA
clk_en => man_dffe31a[8].ENA
clk_en => man_dffe31a[7].ENA
clk_en => man_dffe31a[6].ENA
clk_en => man_dffe31a[5].ENA
clk_en => man_dffe31a[4].ENA
clk_en => man_dffe31a[3].ENA
clk_en => man_dffe31a[2].ENA
clk_en => man_dffe31a[1].ENA
clk_en => man_dffe31a[0].ENA
clk_en => man_leading_zeros_dffe31a[4].ENA
clk_en => man_leading_zeros_dffe31a[3].ENA
clk_en => man_leading_zeros_dffe31a[2].ENA
clk_en => man_leading_zeros_dffe31a[1].ENA
clk_en => man_leading_zeros_dffe31a[0].ENA
clk_en => man_out_dffe5a[22].ENA
clk_en => man_out_dffe5a[21].ENA
clk_en => man_out_dffe5a[20].ENA
clk_en => man_out_dffe5a[19].ENA
clk_en => man_out_dffe5a[18].ENA
clk_en => man_out_dffe5a[17].ENA
clk_en => man_out_dffe5a[16].ENA
clk_en => man_out_dffe5a[15].ENA
clk_en => man_out_dffe5a[14].ENA
clk_en => man_out_dffe5a[13].ENA
clk_en => man_out_dffe5a[12].ENA
clk_en => man_out_dffe5a[11].ENA
clk_en => man_out_dffe5a[10].ENA
clk_en => man_out_dffe5a[9].ENA
clk_en => man_out_dffe5a[8].ENA
clk_en => man_out_dffe5a[7].ENA
clk_en => man_out_dffe5a[6].ENA
clk_en => man_out_dffe5a[5].ENA
clk_en => man_out_dffe5a[4].ENA
clk_en => man_out_dffe5a[3].ENA
clk_en => man_out_dffe5a[2].ENA
clk_en => man_out_dffe5a[1].ENA
clk_en => man_out_dffe5a[0].ENA
clk_en => man_res_dffe4a[22].ENA
clk_en => man_res_dffe4a[21].ENA
clk_en => man_res_dffe4a[20].ENA
clk_en => man_res_dffe4a[19].ENA
clk_en => man_res_dffe4a[18].ENA
clk_en => man_res_dffe4a[17].ENA
clk_en => man_res_dffe4a[16].ENA
clk_en => man_res_dffe4a[15].ENA
clk_en => man_res_dffe4a[14].ENA
clk_en => man_res_dffe4a[13].ENA
clk_en => man_res_dffe4a[12].ENA
clk_en => man_res_dffe4a[11].ENA
clk_en => man_res_dffe4a[10].ENA
clk_en => man_res_dffe4a[9].ENA
clk_en => man_res_dffe4a[8].ENA
clk_en => man_res_dffe4a[7].ENA
clk_en => man_res_dffe4a[6].ENA
clk_en => man_res_dffe4a[5].ENA
clk_en => man_res_dffe4a[4].ENA
clk_en => man_res_dffe4a[3].ENA
clk_en => man_res_dffe4a[2].ENA
clk_en => man_res_dffe4a[1].ENA
clk_en => man_res_dffe4a[0].ENA
clk_en => man_res_is_not_zero_dffe3.ENA
clk_en => man_res_is_not_zero_dffe31.ENA
clk_en => man_res_is_not_zero_dffe4.ENA
clk_en => man_res_is_not_zero_dffe41.ENA
clk_en => man_res_not_zero_dffe23.ENA
clk_en => man_res_not_zero_dffe26.ENA
clk_en => man_smaller_dffe13a[23].ENA
clk_en => man_smaller_dffe13a[22].ENA
clk_en => man_smaller_dffe13a[21].ENA
clk_en => man_smaller_dffe13a[20].ENA
clk_en => man_smaller_dffe13a[19].ENA
clk_en => man_smaller_dffe13a[18].ENA
clk_en => man_smaller_dffe13a[17].ENA
clk_en => man_smaller_dffe13a[16].ENA
clk_en => man_smaller_dffe13a[15].ENA
clk_en => man_smaller_dffe13a[14].ENA
clk_en => man_smaller_dffe13a[13].ENA
clk_en => man_smaller_dffe13a[12].ENA
clk_en => man_smaller_dffe13a[11].ENA
clk_en => man_smaller_dffe13a[10].ENA
clk_en => man_smaller_dffe13a[9].ENA
clk_en => man_smaller_dffe13a[8].ENA
clk_en => man_smaller_dffe13a[7].ENA
clk_en => man_smaller_dffe13a[6].ENA
clk_en => man_smaller_dffe13a[5].ENA
clk_en => man_smaller_dffe13a[4].ENA
clk_en => man_smaller_dffe13a[3].ENA
clk_en => man_smaller_dffe13a[2].ENA
clk_en => man_smaller_dffe13a[1].ENA
clk_en => man_smaller_dffe13a[0].ENA
clk_en => need_complement_dffe2.ENA
clk_en => round_bit_dffe21.ENA
clk_en => round_bit_dffe23.ENA
clk_en => round_bit_dffe26.ENA
clk_en => round_bit_dffe3.ENA
clk_en => round_bit_dffe31.ENA
clk_en => rounded_res_infinity_dffe4.ENA
clk_en => rshift_distance_dffe13a[4].ENA
clk_en => rshift_distance_dffe13a[3].ENA
clk_en => rshift_distance_dffe13a[2].ENA
clk_en => rshift_distance_dffe13a[1].ENA
clk_en => rshift_distance_dffe13a[0].ENA
clk_en => rshift_distance_dffe14a[4].ENA
clk_en => rshift_distance_dffe14a[3].ENA
clk_en => rshift_distance_dffe14a[2].ENA
clk_en => rshift_distance_dffe14a[1].ENA
clk_en => rshift_distance_dffe14a[0].ENA
clk_en => sign_dffe31.ENA
clk_en => sign_out_dffe5.ENA
clk_en => sign_res_dffe3.ENA
clk_en => sign_res_dffe4.ENA
clk_en => sign_res_dffe41.ENA
clk_en => sticky_bit_dffe1.ENA
clk_en => sticky_bit_dffe2.ENA
clk_en => sticky_bit_dffe21.ENA
clk_en => sticky_bit_dffe23.ENA
clk_en => sticky_bit_dffe25.ENA
clk_en => sticky_bit_dffe26.ENA
clk_en => sticky_bit_dffe3.ENA
clk_en => sticky_bit_dffe31.ENA
clk_en => zero_man_sign_dffe2.ENA
clk_en => zero_man_sign_dffe21.ENA
clk_en => zero_man_sign_dffe23.ENA
clk_en => zero_man_sign_dffe26.ENA
clock => altbarrel_shift_oif:lbarrel_shift.clock
clock => altbarrel_shift_ulh:rbarrel_shift.clock
clock => altpriority_encoder_eca:leading_zeroes_cnt.clock
clock => altpriority_encoder_15c:trailing_zeros_cnt.clock
clock => add_sub_7mm:add_sub1.clock
clock => add_sub_7mm:add_sub2.clock
clock => add_sub_hvl:add_sub4.clock
clock => add_sub_hvl:add_sub5.clock
clock => add_sub_6lm:add_sub7.clock
clock => add_sub_lmm:add_sub8.clock
clock => add_sub_dffe25.CLK
clock => aligned_dataa_exp_dffe12a[8].CLK
clock => aligned_dataa_exp_dffe12a[7].CLK
clock => aligned_dataa_exp_dffe12a[6].CLK
clock => aligned_dataa_exp_dffe12a[5].CLK
clock => aligned_dataa_exp_dffe12a[4].CLK
clock => aligned_dataa_exp_dffe12a[3].CLK
clock => aligned_dataa_exp_dffe12a[2].CLK
clock => aligned_dataa_exp_dffe12a[1].CLK
clock => aligned_dataa_exp_dffe12a[0].CLK
clock => aligned_dataa_exp_dffe13a[8].CLK
clock => aligned_dataa_exp_dffe13a[7].CLK
clock => aligned_dataa_exp_dffe13a[6].CLK
clock => aligned_dataa_exp_dffe13a[5].CLK
clock => aligned_dataa_exp_dffe13a[4].CLK
clock => aligned_dataa_exp_dffe13a[3].CLK
clock => aligned_dataa_exp_dffe13a[2].CLK
clock => aligned_dataa_exp_dffe13a[1].CLK
clock => aligned_dataa_exp_dffe13a[0].CLK
clock => aligned_dataa_exp_dffe14a[8].CLK
clock => aligned_dataa_exp_dffe14a[7].CLK
clock => aligned_dataa_exp_dffe14a[6].CLK
clock => aligned_dataa_exp_dffe14a[5].CLK
clock => aligned_dataa_exp_dffe14a[4].CLK
clock => aligned_dataa_exp_dffe14a[3].CLK
clock => aligned_dataa_exp_dffe14a[2].CLK
clock => aligned_dataa_exp_dffe14a[1].CLK
clock => aligned_dataa_exp_dffe14a[0].CLK
clock => aligned_dataa_man_dffe12a[23].CLK
clock => aligned_dataa_man_dffe12a[22].CLK
clock => aligned_dataa_man_dffe12a[21].CLK
clock => aligned_dataa_man_dffe12a[20].CLK
clock => aligned_dataa_man_dffe12a[19].CLK
clock => aligned_dataa_man_dffe12a[18].CLK
clock => aligned_dataa_man_dffe12a[17].CLK
clock => aligned_dataa_man_dffe12a[16].CLK
clock => aligned_dataa_man_dffe12a[15].CLK
clock => aligned_dataa_man_dffe12a[14].CLK
clock => aligned_dataa_man_dffe12a[13].CLK
clock => aligned_dataa_man_dffe12a[12].CLK
clock => aligned_dataa_man_dffe12a[11].CLK
clock => aligned_dataa_man_dffe12a[10].CLK
clock => aligned_dataa_man_dffe12a[9].CLK
clock => aligned_dataa_man_dffe12a[8].CLK
clock => aligned_dataa_man_dffe12a[7].CLK
clock => aligned_dataa_man_dffe12a[6].CLK
clock => aligned_dataa_man_dffe12a[5].CLK
clock => aligned_dataa_man_dffe12a[4].CLK
clock => aligned_dataa_man_dffe12a[3].CLK
clock => aligned_dataa_man_dffe12a[2].CLK
clock => aligned_dataa_man_dffe12a[1].CLK
clock => aligned_dataa_man_dffe12a[0].CLK
clock => aligned_dataa_man_dffe13a[23].CLK
clock => aligned_dataa_man_dffe13a[22].CLK
clock => aligned_dataa_man_dffe13a[21].CLK
clock => aligned_dataa_man_dffe13a[20].CLK
clock => aligned_dataa_man_dffe13a[19].CLK
clock => aligned_dataa_man_dffe13a[18].CLK
clock => aligned_dataa_man_dffe13a[17].CLK
clock => aligned_dataa_man_dffe13a[16].CLK
clock => aligned_dataa_man_dffe13a[15].CLK
clock => aligned_dataa_man_dffe13a[14].CLK
clock => aligned_dataa_man_dffe13a[13].CLK
clock => aligned_dataa_man_dffe13a[12].CLK
clock => aligned_dataa_man_dffe13a[11].CLK
clock => aligned_dataa_man_dffe13a[10].CLK
clock => aligned_dataa_man_dffe13a[9].CLK
clock => aligned_dataa_man_dffe13a[8].CLK
clock => aligned_dataa_man_dffe13a[7].CLK
clock => aligned_dataa_man_dffe13a[6].CLK
clock => aligned_dataa_man_dffe13a[5].CLK
clock => aligned_dataa_man_dffe13a[4].CLK
clock => aligned_dataa_man_dffe13a[3].CLK
clock => aligned_dataa_man_dffe13a[2].CLK
clock => aligned_dataa_man_dffe13a[1].CLK
clock => aligned_dataa_man_dffe13a[0].CLK
clock => aligned_dataa_man_dffe14a[23].CLK
clock => aligned_dataa_man_dffe14a[22].CLK
clock => aligned_dataa_man_dffe14a[21].CLK
clock => aligned_dataa_man_dffe14a[20].CLK
clock => aligned_dataa_man_dffe14a[19].CLK
clock => aligned_dataa_man_dffe14a[18].CLK
clock => aligned_dataa_man_dffe14a[17].CLK
clock => aligned_dataa_man_dffe14a[16].CLK
clock => aligned_dataa_man_dffe14a[15].CLK
clock => aligned_dataa_man_dffe14a[14].CLK
clock => aligned_dataa_man_dffe14a[13].CLK
clock => aligned_dataa_man_dffe14a[12].CLK
clock => aligned_dataa_man_dffe14a[11].CLK
clock => aligned_dataa_man_dffe14a[10].CLK
clock => aligned_dataa_man_dffe14a[9].CLK
clock => aligned_dataa_man_dffe14a[8].CLK
clock => aligned_dataa_man_dffe14a[7].CLK
clock => aligned_dataa_man_dffe14a[6].CLK
clock => aligned_dataa_man_dffe14a[5].CLK
clock => aligned_dataa_man_dffe14a[4].CLK
clock => aligned_dataa_man_dffe14a[3].CLK
clock => aligned_dataa_man_dffe14a[2].CLK
clock => aligned_dataa_man_dffe14a[1].CLK
clock => aligned_dataa_man_dffe14a[0].CLK
clock => aligned_dataa_sign_dffe12.CLK
clock => aligned_dataa_sign_dffe13.CLK
clock => aligned_dataa_sign_dffe14.CLK
clock => aligned_datab_exp_dffe12a[8].CLK
clock => aligned_datab_exp_dffe12a[7].CLK
clock => aligned_datab_exp_dffe12a[6].CLK
clock => aligned_datab_exp_dffe12a[5].CLK
clock => aligned_datab_exp_dffe12a[4].CLK
clock => aligned_datab_exp_dffe12a[3].CLK
clock => aligned_datab_exp_dffe12a[2].CLK
clock => aligned_datab_exp_dffe12a[1].CLK
clock => aligned_datab_exp_dffe12a[0].CLK
clock => aligned_datab_exp_dffe13a[8].CLK
clock => aligned_datab_exp_dffe13a[7].CLK
clock => aligned_datab_exp_dffe13a[6].CLK
clock => aligned_datab_exp_dffe13a[5].CLK
clock => aligned_datab_exp_dffe13a[4].CLK
clock => aligned_datab_exp_dffe13a[3].CLK
clock => aligned_datab_exp_dffe13a[2].CLK
clock => aligned_datab_exp_dffe13a[1].CLK
clock => aligned_datab_exp_dffe13a[0].CLK
clock => aligned_datab_exp_dffe14a[8].CLK
clock => aligned_datab_exp_dffe14a[7].CLK
clock => aligned_datab_exp_dffe14a[6].CLK
clock => aligned_datab_exp_dffe14a[5].CLK
clock => aligned_datab_exp_dffe14a[4].CLK
clock => aligned_datab_exp_dffe14a[3].CLK
clock => aligned_datab_exp_dffe14a[2].CLK
clock => aligned_datab_exp_dffe14a[1].CLK
clock => aligned_datab_exp_dffe14a[0].CLK
clock => aligned_datab_man_dffe12a[23].CLK
clock => aligned_datab_man_dffe12a[22].CLK
clock => aligned_datab_man_dffe12a[21].CLK
clock => aligned_datab_man_dffe12a[20].CLK
clock => aligned_datab_man_dffe12a[19].CLK
clock => aligned_datab_man_dffe12a[18].CLK
clock => aligned_datab_man_dffe12a[17].CLK
clock => aligned_datab_man_dffe12a[16].CLK
clock => aligned_datab_man_dffe12a[15].CLK
clock => aligned_datab_man_dffe12a[14].CLK
clock => aligned_datab_man_dffe12a[13].CLK
clock => aligned_datab_man_dffe12a[12].CLK
clock => aligned_datab_man_dffe12a[11].CLK
clock => aligned_datab_man_dffe12a[10].CLK
clock => aligned_datab_man_dffe12a[9].CLK
clock => aligned_datab_man_dffe12a[8].CLK
clock => aligned_datab_man_dffe12a[7].CLK
clock => aligned_datab_man_dffe12a[6].CLK
clock => aligned_datab_man_dffe12a[5].CLK
clock => aligned_datab_man_dffe12a[4].CLK
clock => aligned_datab_man_dffe12a[3].CLK
clock => aligned_datab_man_dffe12a[2].CLK
clock => aligned_datab_man_dffe12a[1].CLK
clock => aligned_datab_man_dffe12a[0].CLK
clock => aligned_datab_man_dffe13a[23].CLK
clock => aligned_datab_man_dffe13a[22].CLK
clock => aligned_datab_man_dffe13a[21].CLK
clock => aligned_datab_man_dffe13a[20].CLK
clock => aligned_datab_man_dffe13a[19].CLK
clock => aligned_datab_man_dffe13a[18].CLK
clock => aligned_datab_man_dffe13a[17].CLK
clock => aligned_datab_man_dffe13a[16].CLK
clock => aligned_datab_man_dffe13a[15].CLK
clock => aligned_datab_man_dffe13a[14].CLK
clock => aligned_datab_man_dffe13a[13].CLK
clock => aligned_datab_man_dffe13a[12].CLK
clock => aligned_datab_man_dffe13a[11].CLK
clock => aligned_datab_man_dffe13a[10].CLK
clock => aligned_datab_man_dffe13a[9].CLK
clock => aligned_datab_man_dffe13a[8].CLK
clock => aligned_datab_man_dffe13a[7].CLK
clock => aligned_datab_man_dffe13a[6].CLK
clock => aligned_datab_man_dffe13a[5].CLK
clock => aligned_datab_man_dffe13a[4].CLK
clock => aligned_datab_man_dffe13a[3].CLK
clock => aligned_datab_man_dffe13a[2].CLK
clock => aligned_datab_man_dffe13a[1].CLK
clock => aligned_datab_man_dffe13a[0].CLK
clock => aligned_datab_man_dffe14a[23].CLK
clock => aligned_datab_man_dffe14a[22].CLK
clock => aligned_datab_man_dffe14a[21].CLK
clock => aligned_datab_man_dffe14a[20].CLK
clock => aligned_datab_man_dffe14a[19].CLK
clock => aligned_datab_man_dffe14a[18].CLK
clock => aligned_datab_man_dffe14a[17].CLK
clock => aligned_datab_man_dffe14a[16].CLK
clock => aligned_datab_man_dffe14a[15].CLK
clock => aligned_datab_man_dffe14a[14].CLK
clock => aligned_datab_man_dffe14a[13].CLK
clock => aligned_datab_man_dffe14a[12].CLK
clock => aligned_datab_man_dffe14a[11].CLK
clock => aligned_datab_man_dffe14a[10].CLK
clock => aligned_datab_man_dffe14a[9].CLK
clock => aligned_datab_man_dffe14a[8].CLK
clock => aligned_datab_man_dffe14a[7].CLK
clock => aligned_datab_man_dffe14a[6].CLK
clock => aligned_datab_man_dffe14a[5].CLK
clock => aligned_datab_man_dffe14a[4].CLK
clock => aligned_datab_man_dffe14a[3].CLK
clock => aligned_datab_man_dffe14a[2].CLK
clock => aligned_datab_man_dffe14a[1].CLK
clock => aligned_datab_man_dffe14a[0].CLK
clock => aligned_datab_sign_dffe12.CLK
clock => aligned_datab_sign_dffe13.CLK
clock => aligned_datab_sign_dffe14.CLK
clock => both_inputs_are_infinite_dffe1.CLK
clock => both_inputs_are_infinite_dffe25.CLK
clock => data_exp_dffe1a[7].CLK
clock => data_exp_dffe1a[6].CLK
clock => data_exp_dffe1a[5].CLK
clock => data_exp_dffe1a[4].CLK
clock => data_exp_dffe1a[3].CLK
clock => data_exp_dffe1a[2].CLK
clock => data_exp_dffe1a[1].CLK
clock => data_exp_dffe1a[0].CLK
clock => dataa_man_dffe1a[25].CLK
clock => dataa_man_dffe1a[24].CLK
clock => dataa_man_dffe1a[23].CLK
clock => dataa_man_dffe1a[22].CLK
clock => dataa_man_dffe1a[21].CLK
clock => dataa_man_dffe1a[20].CLK
clock => dataa_man_dffe1a[19].CLK
clock => dataa_man_dffe1a[18].CLK
clock => dataa_man_dffe1a[17].CLK
clock => dataa_man_dffe1a[16].CLK
clock => dataa_man_dffe1a[15].CLK
clock => dataa_man_dffe1a[14].CLK
clock => dataa_man_dffe1a[13].CLK
clock => dataa_man_dffe1a[12].CLK
clock => dataa_man_dffe1a[11].CLK
clock => dataa_man_dffe1a[10].CLK
clock => dataa_man_dffe1a[9].CLK
clock => dataa_man_dffe1a[8].CLK
clock => dataa_man_dffe1a[7].CLK
clock => dataa_man_dffe1a[6].CLK
clock => dataa_man_dffe1a[5].CLK
clock => dataa_man_dffe1a[4].CLK
clock => dataa_man_dffe1a[3].CLK
clock => dataa_man_dffe1a[2].CLK
clock => dataa_man_dffe1a[1].CLK
clock => dataa_man_dffe1a[0].CLK
clock => dataa_sign_dffe1.CLK
clock => dataa_sign_dffe25.CLK
clock => datab_man_dffe1a[25].CLK
clock => datab_man_dffe1a[24].CLK
clock => datab_man_dffe1a[23].CLK
clock => datab_man_dffe1a[22].CLK
clock => datab_man_dffe1a[21].CLK
clock => datab_man_dffe1a[20].CLK
clock => datab_man_dffe1a[19].CLK
clock => datab_man_dffe1a[18].CLK
clock => datab_man_dffe1a[17].CLK
clock => datab_man_dffe1a[16].CLK
clock => datab_man_dffe1a[15].CLK
clock => datab_man_dffe1a[14].CLK
clock => datab_man_dffe1a[13].CLK
clock => datab_man_dffe1a[12].CLK
clock => datab_man_dffe1a[11].CLK
clock => datab_man_dffe1a[10].CLK
clock => datab_man_dffe1a[9].CLK
clock => datab_man_dffe1a[8].CLK
clock => datab_man_dffe1a[7].CLK
clock => datab_man_dffe1a[6].CLK
clock => datab_man_dffe1a[5].CLK
clock => datab_man_dffe1a[4].CLK
clock => datab_man_dffe1a[3].CLK
clock => datab_man_dffe1a[2].CLK
clock => datab_man_dffe1a[1].CLK
clock => datab_man_dffe1a[0].CLK
clock => datab_sign_dffe1.CLK
clock => denormal_res_dffe3.CLK
clock => denormal_res_dffe4.CLK
clock => denormal_res_dffe41.CLK
clock => exp_adj_dffe21a[1].CLK
clock => exp_adj_dffe21a[0].CLK
clock => exp_adj_dffe23a[1].CLK
clock => exp_adj_dffe23a[0].CLK
clock => exp_adj_dffe26a[1].CLK
clock => exp_adj_dffe26a[0].CLK
clock => exp_amb_mux_dffe13.CLK
clock => exp_amb_mux_dffe14.CLK
clock => exp_intermediate_res_dffe41a[7].CLK
clock => exp_intermediate_res_dffe41a[6].CLK
clock => exp_intermediate_res_dffe41a[5].CLK
clock => exp_intermediate_res_dffe41a[4].CLK
clock => exp_intermediate_res_dffe41a[3].CLK
clock => exp_intermediate_res_dffe41a[2].CLK
clock => exp_intermediate_res_dffe41a[1].CLK
clock => exp_intermediate_res_dffe41a[0].CLK
clock => exp_out_dffe5a[7].CLK
clock => exp_out_dffe5a[6].CLK
clock => exp_out_dffe5a[5].CLK
clock => exp_out_dffe5a[4].CLK
clock => exp_out_dffe5a[3].CLK
clock => exp_out_dffe5a[2].CLK
clock => exp_out_dffe5a[1].CLK
clock => exp_out_dffe5a[0].CLK
clock => exp_res_dffe21a[7].CLK
clock => exp_res_dffe21a[6].CLK
clock => exp_res_dffe21a[5].CLK
clock => exp_res_dffe21a[4].CLK
clock => exp_res_dffe21a[3].CLK
clock => exp_res_dffe21a[2].CLK
clock => exp_res_dffe21a[1].CLK
clock => exp_res_dffe21a[0].CLK
clock => exp_res_dffe23a[7].CLK
clock => exp_res_dffe23a[6].CLK
clock => exp_res_dffe23a[5].CLK
clock => exp_res_dffe23a[4].CLK
clock => exp_res_dffe23a[3].CLK
clock => exp_res_dffe23a[2].CLK
clock => exp_res_dffe23a[1].CLK
clock => exp_res_dffe23a[0].CLK
clock => exp_res_dffe25a[7].CLK
clock => exp_res_dffe25a[6].CLK
clock => exp_res_dffe25a[5].CLK
clock => exp_res_dffe25a[4].CLK
clock => exp_res_dffe25a[3].CLK
clock => exp_res_dffe25a[2].CLK
clock => exp_res_dffe25a[1].CLK
clock => exp_res_dffe25a[0].CLK
clock => exp_res_dffe26a[7].CLK
clock => exp_res_dffe26a[6].CLK
clock => exp_res_dffe26a[5].CLK
clock => exp_res_dffe26a[4].CLK
clock => exp_res_dffe26a[3].CLK
clock => exp_res_dffe26a[2].CLK
clock => exp_res_dffe26a[1].CLK
clock => exp_res_dffe26a[0].CLK
clock => exp_res_dffe2a[7].CLK
clock => exp_res_dffe2a[6].CLK
clock => exp_res_dffe2a[5].CLK
clock => exp_res_dffe2a[4].CLK
clock => exp_res_dffe2a[3].CLK
clock => exp_res_dffe2a[2].CLK
clock => exp_res_dffe2a[1].CLK
clock => exp_res_dffe2a[0].CLK
clock => exp_res_dffe3a[7].CLK
clock => exp_res_dffe3a[6].CLK
clock => exp_res_dffe3a[5].CLK
clock => exp_res_dffe3a[4].CLK
clock => exp_res_dffe3a[3].CLK
clock => exp_res_dffe3a[2].CLK
clock => exp_res_dffe3a[1].CLK
clock => exp_res_dffe3a[0].CLK
clock => exp_res_dffe4a[7].CLK
clock => exp_res_dffe4a[6].CLK
clock => exp_res_dffe4a[5].CLK
clock => exp_res_dffe4a[4].CLK
clock => exp_res_dffe4a[3].CLK
clock => exp_res_dffe4a[2].CLK
clock => exp_res_dffe4a[1].CLK
clock => exp_res_dffe4a[0].CLK
clock => infinite_output_sign_dffe1.CLK
clock => infinite_output_sign_dffe2.CLK
clock => infinite_output_sign_dffe21.CLK
clock => infinite_output_sign_dffe23.CLK
clock => infinite_output_sign_dffe25.CLK
clock => infinite_output_sign_dffe26.CLK
clock => infinite_output_sign_dffe3.CLK
clock => infinite_output_sign_dffe31.CLK
clock => infinite_output_sign_dffe4.CLK
clock => infinite_output_sign_dffe41.CLK
clock => infinite_res_dffe3.CLK
clock => infinite_res_dffe4.CLK
clock => infinite_res_dffe41.CLK
clock => infinity_magnitude_sub_dffe2.CLK
clock => infinity_magnitude_sub_dffe21.CLK
clock => infinity_magnitude_sub_dffe23.CLK
clock => infinity_magnitude_sub_dffe26.CLK
clock => infinity_magnitude_sub_dffe3.CLK
clock => infinity_magnitude_sub_dffe31.CLK
clock => infinity_magnitude_sub_dffe4.CLK
clock => infinity_magnitude_sub_dffe41.CLK
clock => input_dataa_infinite_dffe12.CLK
clock => input_dataa_infinite_dffe13.CLK
clock => input_dataa_infinite_dffe14.CLK
clock => input_dataa_nan_dffe12.CLK
clock => input_datab_infinite_dffe12.CLK
clock => input_datab_infinite_dffe13.CLK
clock => input_datab_infinite_dffe14.CLK
clock => input_datab_nan_dffe12.CLK
clock => input_is_infinite_dffe1.CLK
clock => input_is_infinite_dffe2.CLK
clock => input_is_infinite_dffe21.CLK
clock => input_is_infinite_dffe23.CLK
clock => input_is_infinite_dffe25.CLK
clock => input_is_infinite_dffe26.CLK
clock => input_is_infinite_dffe3.CLK
clock => input_is_infinite_dffe31.CLK
clock => input_is_infinite_dffe4.CLK
clock => input_is_infinite_dffe41.CLK
clock => input_is_nan_dffe1.CLK
clock => input_is_nan_dffe13.CLK
clock => input_is_nan_dffe14.CLK
clock => input_is_nan_dffe2.CLK
clock => input_is_nan_dffe21.CLK
clock => input_is_nan_dffe23.CLK
clock => input_is_nan_dffe25.CLK
clock => input_is_nan_dffe26.CLK
clock => input_is_nan_dffe3.CLK
clock => input_is_nan_dffe31.CLK
clock => input_is_nan_dffe4.CLK
clock => input_is_nan_dffe41.CLK
clock => man_add_sub_res_mag_dffe21a[25].CLK
clock => man_add_sub_res_mag_dffe21a[24].CLK
clock => man_add_sub_res_mag_dffe21a[23].CLK
clock => man_add_sub_res_mag_dffe21a[22].CLK
clock => man_add_sub_res_mag_dffe21a[21].CLK
clock => man_add_sub_res_mag_dffe21a[20].CLK
clock => man_add_sub_res_mag_dffe21a[19].CLK
clock => man_add_sub_res_mag_dffe21a[18].CLK
clock => man_add_sub_res_mag_dffe21a[17].CLK
clock => man_add_sub_res_mag_dffe21a[16].CLK
clock => man_add_sub_res_mag_dffe21a[15].CLK
clock => man_add_sub_res_mag_dffe21a[14].CLK
clock => man_add_sub_res_mag_dffe21a[13].CLK
clock => man_add_sub_res_mag_dffe21a[12].CLK
clock => man_add_sub_res_mag_dffe21a[11].CLK
clock => man_add_sub_res_mag_dffe21a[10].CLK
clock => man_add_sub_res_mag_dffe21a[9].CLK
clock => man_add_sub_res_mag_dffe21a[8].CLK
clock => man_add_sub_res_mag_dffe21a[7].CLK
clock => man_add_sub_res_mag_dffe21a[6].CLK
clock => man_add_sub_res_mag_dffe21a[5].CLK
clock => man_add_sub_res_mag_dffe21a[4].CLK
clock => man_add_sub_res_mag_dffe21a[3].CLK
clock => man_add_sub_res_mag_dffe21a[2].CLK
clock => man_add_sub_res_mag_dffe21a[1].CLK
clock => man_add_sub_res_mag_dffe21a[0].CLK
clock => man_add_sub_res_mag_dffe23a[25].CLK
clock => man_add_sub_res_mag_dffe23a[24].CLK
clock => man_add_sub_res_mag_dffe23a[23].CLK
clock => man_add_sub_res_mag_dffe23a[22].CLK
clock => man_add_sub_res_mag_dffe23a[21].CLK
clock => man_add_sub_res_mag_dffe23a[20].CLK
clock => man_add_sub_res_mag_dffe23a[19].CLK
clock => man_add_sub_res_mag_dffe23a[18].CLK
clock => man_add_sub_res_mag_dffe23a[17].CLK
clock => man_add_sub_res_mag_dffe23a[16].CLK
clock => man_add_sub_res_mag_dffe23a[15].CLK
clock => man_add_sub_res_mag_dffe23a[14].CLK
clock => man_add_sub_res_mag_dffe23a[13].CLK
clock => man_add_sub_res_mag_dffe23a[12].CLK
clock => man_add_sub_res_mag_dffe23a[11].CLK
clock => man_add_sub_res_mag_dffe23a[10].CLK
clock => man_add_sub_res_mag_dffe23a[9].CLK
clock => man_add_sub_res_mag_dffe23a[8].CLK
clock => man_add_sub_res_mag_dffe23a[7].CLK
clock => man_add_sub_res_mag_dffe23a[6].CLK
clock => man_add_sub_res_mag_dffe23a[5].CLK
clock => man_add_sub_res_mag_dffe23a[4].CLK
clock => man_add_sub_res_mag_dffe23a[3].CLK
clock => man_add_sub_res_mag_dffe23a[2].CLK
clock => man_add_sub_res_mag_dffe23a[1].CLK
clock => man_add_sub_res_mag_dffe23a[0].CLK
clock => man_add_sub_res_mag_dffe26a[25].CLK
clock => man_add_sub_res_mag_dffe26a[24].CLK
clock => man_add_sub_res_mag_dffe26a[23].CLK
clock => man_add_sub_res_mag_dffe26a[22].CLK
clock => man_add_sub_res_mag_dffe26a[21].CLK
clock => man_add_sub_res_mag_dffe26a[20].CLK
clock => man_add_sub_res_mag_dffe26a[19].CLK
clock => man_add_sub_res_mag_dffe26a[18].CLK
clock => man_add_sub_res_mag_dffe26a[17].CLK
clock => man_add_sub_res_mag_dffe26a[16].CLK
clock => man_add_sub_res_mag_dffe26a[15].CLK
clock => man_add_sub_res_mag_dffe26a[14].CLK
clock => man_add_sub_res_mag_dffe26a[13].CLK
clock => man_add_sub_res_mag_dffe26a[12].CLK
clock => man_add_sub_res_mag_dffe26a[11].CLK
clock => man_add_sub_res_mag_dffe26a[10].CLK
clock => man_add_sub_res_mag_dffe26a[9].CLK
clock => man_add_sub_res_mag_dffe26a[8].CLK
clock => man_add_sub_res_mag_dffe26a[7].CLK
clock => man_add_sub_res_mag_dffe26a[6].CLK
clock => man_add_sub_res_mag_dffe26a[5].CLK
clock => man_add_sub_res_mag_dffe26a[4].CLK
clock => man_add_sub_res_mag_dffe26a[3].CLK
clock => man_add_sub_res_mag_dffe26a[2].CLK
clock => man_add_sub_res_mag_dffe26a[1].CLK
clock => man_add_sub_res_mag_dffe26a[0].CLK
clock => man_add_sub_res_sign_dffe21.CLK
clock => man_add_sub_res_sign_dffe23.CLK
clock => man_add_sub_res_sign_dffe26.CLK
clock => man_dffe31a[25].CLK
clock => man_dffe31a[24].CLK
clock => man_dffe31a[23].CLK
clock => man_dffe31a[22].CLK
clock => man_dffe31a[21].CLK
clock => man_dffe31a[20].CLK
clock => man_dffe31a[19].CLK
clock => man_dffe31a[18].CLK
clock => man_dffe31a[17].CLK
clock => man_dffe31a[16].CLK
clock => man_dffe31a[15].CLK
clock => man_dffe31a[14].CLK
clock => man_dffe31a[13].CLK
clock => man_dffe31a[12].CLK
clock => man_dffe31a[11].CLK
clock => man_dffe31a[10].CLK
clock => man_dffe31a[9].CLK
clock => man_dffe31a[8].CLK
clock => man_dffe31a[7].CLK
clock => man_dffe31a[6].CLK
clock => man_dffe31a[5].CLK
clock => man_dffe31a[4].CLK
clock => man_dffe31a[3].CLK
clock => man_dffe31a[2].CLK
clock => man_dffe31a[1].CLK
clock => man_dffe31a[0].CLK
clock => man_leading_zeros_dffe31a[4].CLK
clock => man_leading_zeros_dffe31a[3].CLK
clock => man_leading_zeros_dffe31a[2].CLK
clock => man_leading_zeros_dffe31a[1].CLK
clock => man_leading_zeros_dffe31a[0].CLK
clock => man_out_dffe5a[22].CLK
clock => man_out_dffe5a[21].CLK
clock => man_out_dffe5a[20].CLK
clock => man_out_dffe5a[19].CLK
clock => man_out_dffe5a[18].CLK
clock => man_out_dffe5a[17].CLK
clock => man_out_dffe5a[16].CLK
clock => man_out_dffe5a[15].CLK
clock => man_out_dffe5a[14].CLK
clock => man_out_dffe5a[13].CLK
clock => man_out_dffe5a[12].CLK
clock => man_out_dffe5a[11].CLK
clock => man_out_dffe5a[10].CLK
clock => man_out_dffe5a[9].CLK
clock => man_out_dffe5a[8].CLK
clock => man_out_dffe5a[7].CLK
clock => man_out_dffe5a[6].CLK
clock => man_out_dffe5a[5].CLK
clock => man_out_dffe5a[4].CLK
clock => man_out_dffe5a[3].CLK
clock => man_out_dffe5a[2].CLK
clock => man_out_dffe5a[1].CLK
clock => man_out_dffe5a[0].CLK
clock => man_res_dffe4a[22].CLK
clock => man_res_dffe4a[21].CLK
clock => man_res_dffe4a[20].CLK
clock => man_res_dffe4a[19].CLK
clock => man_res_dffe4a[18].CLK
clock => man_res_dffe4a[17].CLK
clock => man_res_dffe4a[16].CLK
clock => man_res_dffe4a[15].CLK
clock => man_res_dffe4a[14].CLK
clock => man_res_dffe4a[13].CLK
clock => man_res_dffe4a[12].CLK
clock => man_res_dffe4a[11].CLK
clock => man_res_dffe4a[10].CLK
clock => man_res_dffe4a[9].CLK
clock => man_res_dffe4a[8].CLK
clock => man_res_dffe4a[7].CLK
clock => man_res_dffe4a[6].CLK
clock => man_res_dffe4a[5].CLK
clock => man_res_dffe4a[4].CLK
clock => man_res_dffe4a[3].CLK
clock => man_res_dffe4a[2].CLK
clock => man_res_dffe4a[1].CLK
clock => man_res_dffe4a[0].CLK
clock => man_res_is_not_zero_dffe3.CLK
clock => man_res_is_not_zero_dffe31.CLK
clock => man_res_is_not_zero_dffe4.CLK
clock => man_res_is_not_zero_dffe41.CLK
clock => man_res_not_zero_dffe23.CLK
clock => man_res_not_zero_dffe26.CLK
clock => man_smaller_dffe13a[23].CLK
clock => man_smaller_dffe13a[22].CLK
clock => man_smaller_dffe13a[21].CLK
clock => man_smaller_dffe13a[20].CLK
clock => man_smaller_dffe13a[19].CLK
clock => man_smaller_dffe13a[18].CLK
clock => man_smaller_dffe13a[17].CLK
clock => man_smaller_dffe13a[16].CLK
clock => man_smaller_dffe13a[15].CLK
clock => man_smaller_dffe13a[14].CLK
clock => man_smaller_dffe13a[13].CLK
clock => man_smaller_dffe13a[12].CLK
clock => man_smaller_dffe13a[11].CLK
clock => man_smaller_dffe13a[10].CLK
clock => man_smaller_dffe13a[9].CLK
clock => man_smaller_dffe13a[8].CLK
clock => man_smaller_dffe13a[7].CLK
clock => man_smaller_dffe13a[6].CLK
clock => man_smaller_dffe13a[5].CLK
clock => man_smaller_dffe13a[4].CLK
clock => man_smaller_dffe13a[3].CLK
clock => man_smaller_dffe13a[2].CLK
clock => man_smaller_dffe13a[1].CLK
clock => man_smaller_dffe13a[0].CLK
clock => need_complement_dffe2.CLK
clock => round_bit_dffe21.CLK
clock => round_bit_dffe23.CLK
clock => round_bit_dffe26.CLK
clock => round_bit_dffe3.CLK
clock => round_bit_dffe31.CLK
clock => rounded_res_infinity_dffe4.CLK
clock => rshift_distance_dffe13a[4].CLK
clock => rshift_distance_dffe13a[3].CLK
clock => rshift_distance_dffe13a[2].CLK
clock => rshift_distance_dffe13a[1].CLK
clock => rshift_distance_dffe13a[0].CLK
clock => rshift_distance_dffe14a[4].CLK
clock => rshift_distance_dffe14a[3].CLK
clock => rshift_distance_dffe14a[2].CLK
clock => rshift_distance_dffe14a[1].CLK
clock => rshift_distance_dffe14a[0].CLK
clock => sign_dffe31.CLK
clock => sign_out_dffe5.CLK
clock => sign_res_dffe3.CLK
clock => sign_res_dffe4.CLK
clock => sign_res_dffe41.CLK
clock => sticky_bit_dffe1.CLK
clock => sticky_bit_dffe2.CLK
clock => sticky_bit_dffe21.CLK
clock => sticky_bit_dffe23.CLK
clock => sticky_bit_dffe25.CLK
clock => sticky_bit_dffe26.CLK
clock => sticky_bit_dffe3.CLK
clock => sticky_bit_dffe31.CLK
clock => zero_man_sign_dffe2.CLK
clock => zero_man_sign_dffe21.CLK
clock => zero_man_sign_dffe23.CLK
clock => zero_man_sign_dffe26.CLK
dataa[0] => aligned_dataa_man_w[2].IN1
dataa[0] => man_a_not_zero_w[1].IN1
dataa[1] => man_a_not_zero_w[1].IN0
dataa[1] => aligned_dataa_man_w[3].IN1
dataa[2] => man_a_not_zero_w[2].IN0
dataa[2] => aligned_dataa_man_w[4].IN1
dataa[3] => man_a_not_zero_w[3].IN0
dataa[3] => aligned_dataa_man_w[5].IN1
dataa[4] => man_a_not_zero_w[4].IN0
dataa[4] => aligned_dataa_man_w[6].IN1
dataa[5] => man_a_not_zero_w[5].IN0
dataa[5] => aligned_dataa_man_w[7].IN1
dataa[6] => man_a_not_zero_w[6].IN0
dataa[6] => aligned_dataa_man_w[8].IN1
dataa[7] => man_a_not_zero_w[7].IN0
dataa[7] => aligned_dataa_man_w[9].IN1
dataa[8] => man_a_not_zero_w[8].IN0
dataa[8] => aligned_dataa_man_w[10].IN1
dataa[9] => man_a_not_zero_w[9].IN0
dataa[9] => aligned_dataa_man_w[11].IN1
dataa[10] => man_a_not_zero_w[10].IN0
dataa[10] => aligned_dataa_man_w[12].IN1
dataa[11] => man_a_not_zero_w[11].IN0
dataa[11] => aligned_dataa_man_w[13].IN1
dataa[12] => man_a_not_zero_w[12].IN0
dataa[12] => aligned_dataa_man_w[14].IN1
dataa[13] => man_a_not_zero_w[13].IN0
dataa[13] => aligned_dataa_man_w[15].IN1
dataa[14] => man_a_not_zero_w[14].IN0
dataa[14] => aligned_dataa_man_w[16].IN1
dataa[15] => man_a_not_zero_w[15].IN0
dataa[15] => aligned_dataa_man_w[17].IN1
dataa[16] => man_a_not_zero_w[16].IN0
dataa[16] => aligned_dataa_man_w[18].IN1
dataa[17] => man_a_not_zero_w[17].IN0
dataa[17] => aligned_dataa_man_w[19].IN1
dataa[18] => man_a_not_zero_w[18].IN0
dataa[18] => aligned_dataa_man_w[20].IN1
dataa[19] => man_a_not_zero_w[19].IN0
dataa[19] => aligned_dataa_man_w[21].IN1
dataa[20] => man_a_not_zero_w[20].IN0
dataa[20] => aligned_dataa_man_w[22].IN1
dataa[21] => man_a_not_zero_w[21].IN0
dataa[21] => aligned_dataa_man_w[23].IN1
dataa[22] => man_a_not_zero_w[22].IN0
dataa[22] => aligned_dataa_man_w[24].IN1
dataa[23] => aligned_dataa_exp_w[0].IN1
dataa[23] => exp_a_all_one_w[1].IN1
dataa[23] => exp_a_not_zero_w[1].IN1
dataa[24] => exp_a_all_one_w[1].IN0
dataa[24] => exp_a_not_zero_w[1].IN0
dataa[24] => aligned_dataa_exp_w[1].IN1
dataa[25] => exp_a_all_one_w[2].IN0
dataa[25] => exp_a_not_zero_w[2].IN0
dataa[25] => aligned_dataa_exp_w[2].IN1
dataa[26] => exp_a_all_one_w[3].IN0
dataa[26] => exp_a_not_zero_w[3].IN0
dataa[26] => aligned_dataa_exp_w[3].IN1
dataa[27] => exp_a_all_one_w[4].IN0
dataa[27] => exp_a_not_zero_w[4].IN0
dataa[27] => aligned_dataa_exp_w[4].IN1
dataa[28] => exp_a_all_one_w[5].IN0
dataa[28] => exp_a_not_zero_w[5].IN0
dataa[28] => aligned_dataa_exp_w[5].IN1
dataa[29] => exp_a_all_one_w[6].IN0
dataa[29] => exp_a_not_zero_w[6].IN0
dataa[29] => aligned_dataa_exp_w[6].IN1
dataa[30] => exp_a_all_one_w[7].IN0
dataa[30] => exp_a_not_zero_w[7].IN0
dataa[30] => aligned_dataa_exp_w[7].IN1
dataa[31] => aligned_dataa_sign_dffe12.DATAIN
datab[0] => aligned_datab_man_w[2].IN1
datab[0] => man_b_not_zero_w[1].IN1
datab[1] => man_b_not_zero_w[1].IN0
datab[1] => aligned_datab_man_w[3].IN1
datab[2] => man_b_not_zero_w[2].IN0
datab[2] => aligned_datab_man_w[4].IN1
datab[3] => man_b_not_zero_w[3].IN0
datab[3] => aligned_datab_man_w[5].IN1
datab[4] => man_b_not_zero_w[4].IN0
datab[4] => aligned_datab_man_w[6].IN1
datab[5] => man_b_not_zero_w[5].IN0
datab[5] => aligned_datab_man_w[7].IN1
datab[6] => man_b_not_zero_w[6].IN0
datab[6] => aligned_datab_man_w[8].IN1
datab[7] => man_b_not_zero_w[7].IN0
datab[7] => aligned_datab_man_w[9].IN1
datab[8] => man_b_not_zero_w[8].IN0
datab[8] => aligned_datab_man_w[10].IN1
datab[9] => man_b_not_zero_w[9].IN0
datab[9] => aligned_datab_man_w[11].IN1
datab[10] => man_b_not_zero_w[10].IN0
datab[10] => aligned_datab_man_w[12].IN1
datab[11] => man_b_not_zero_w[11].IN0
datab[11] => aligned_datab_man_w[13].IN1
datab[12] => man_b_not_zero_w[12].IN0
datab[12] => aligned_datab_man_w[14].IN1
datab[13] => man_b_not_zero_w[13].IN0
datab[13] => aligned_datab_man_w[15].IN1
datab[14] => man_b_not_zero_w[14].IN0
datab[14] => aligned_datab_man_w[16].IN1
datab[15] => man_b_not_zero_w[15].IN0
datab[15] => aligned_datab_man_w[17].IN1
datab[16] => man_b_not_zero_w[16].IN0
datab[16] => aligned_datab_man_w[18].IN1
datab[17] => man_b_not_zero_w[17].IN0
datab[17] => aligned_datab_man_w[19].IN1
datab[18] => man_b_not_zero_w[18].IN0
datab[18] => aligned_datab_man_w[20].IN1
datab[19] => man_b_not_zero_w[19].IN0
datab[19] => aligned_datab_man_w[21].IN1
datab[20] => man_b_not_zero_w[20].IN0
datab[20] => aligned_datab_man_w[22].IN1
datab[21] => man_b_not_zero_w[21].IN0
datab[21] => aligned_datab_man_w[23].IN1
datab[22] => man_b_not_zero_w[22].IN0
datab[22] => aligned_datab_man_w[24].IN1
datab[23] => aligned_datab_exp_w[0].IN1
datab[23] => exp_b_all_one_w[1].IN1
datab[23] => exp_b_not_zero_w[1].IN1
datab[24] => exp_b_all_one_w[1].IN0
datab[24] => exp_b_not_zero_w[1].IN0
datab[24] => aligned_datab_exp_w[1].IN1
datab[25] => exp_b_all_one_w[2].IN0
datab[25] => exp_b_not_zero_w[2].IN0
datab[25] => aligned_datab_exp_w[2].IN1
datab[26] => exp_b_all_one_w[3].IN0
datab[26] => exp_b_not_zero_w[3].IN0
datab[26] => aligned_datab_exp_w[3].IN1
datab[27] => exp_b_all_one_w[4].IN0
datab[27] => exp_b_not_zero_w[4].IN0
datab[27] => aligned_datab_exp_w[4].IN1
datab[28] => exp_b_all_one_w[5].IN0
datab[28] => exp_b_not_zero_w[5].IN0
datab[28] => aligned_datab_exp_w[5].IN1
datab[29] => exp_b_all_one_w[6].IN0
datab[29] => exp_b_not_zero_w[6].IN0
datab[29] => aligned_datab_exp_w[6].IN1
datab[30] => exp_b_all_one_w[7].IN0
datab[30] => exp_b_not_zero_w[7].IN0
datab[30] => aligned_datab_exp_w[7].IN1
datab[31] => aligned_datab_sign_dffe12.DATAIN
result[0] <= man_out_dffe5a[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= man_out_dffe5a[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= man_out_dffe5a[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= man_out_dffe5a[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= man_out_dffe5a[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= man_out_dffe5a[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= man_out_dffe5a[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= man_out_dffe5a[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= man_out_dffe5a[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= man_out_dffe5a[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= man_out_dffe5a[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= man_out_dffe5a[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= man_out_dffe5a[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= man_out_dffe5a[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= man_out_dffe5a[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= man_out_dffe5a[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= man_out_dffe5a[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= man_out_dffe5a[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= man_out_dffe5a[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= man_out_dffe5a[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= man_out_dffe5a[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= man_out_dffe5a[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= man_out_dffe5a[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= exp_out_dffe5a[0].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= exp_out_dffe5a[1].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= exp_out_dffe5a[2].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= exp_out_dffe5a[3].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= exp_out_dffe5a[4].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= exp_out_dffe5a[5].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= exp_out_dffe5a[6].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= exp_out_dffe5a[7].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sign_out_dffe5.DB_MAX_OUTPUT_PORT_TYPE


|Memristor_Model|ALTFP_ADD_SUB:inst7|altfp_add_sub_45k:auto_generated|altbarrel_shift_oif:lbarrel_shift
aclr => dir_pipe[0].IN0
aclr => sbit_piper1d[25].IN0
clk_en => dir_pipe[0].ENA
clk_en => sbit_piper1d[25].ENA
clk_en => sbit_piper1d[24].ENA
clk_en => sbit_piper1d[23].ENA
clk_en => sbit_piper1d[22].ENA
clk_en => sbit_piper1d[21].ENA
clk_en => sbit_piper1d[20].ENA
clk_en => sbit_piper1d[19].ENA
clk_en => sbit_piper1d[18].ENA
clk_en => sbit_piper1d[17].ENA
clk_en => sbit_piper1d[16].ENA
clk_en => sbit_piper1d[15].ENA
clk_en => sbit_piper1d[14].ENA
clk_en => sbit_piper1d[13].ENA
clk_en => sbit_piper1d[12].ENA
clk_en => sbit_piper1d[11].ENA
clk_en => sbit_piper1d[10].ENA
clk_en => sbit_piper1d[9].ENA
clk_en => sbit_piper1d[8].ENA
clk_en => sbit_piper1d[7].ENA
clk_en => sbit_piper1d[6].ENA
clk_en => sbit_piper1d[5].ENA
clk_en => sbit_piper1d[4].ENA
clk_en => sbit_piper1d[3].ENA
clk_en => sbit_piper1d[2].ENA
clk_en => sbit_piper1d[1].ENA
clk_en => sbit_piper1d[0].ENA
clock => dir_pipe[0].CLK
clock => sbit_piper1d[25].CLK
clock => sbit_piper1d[24].CLK
clock => sbit_piper1d[23].CLK
clock => sbit_piper1d[22].CLK
clock => sbit_piper1d[21].CLK
clock => sbit_piper1d[20].CLK
clock => sbit_piper1d[19].CLK
clock => sbit_piper1d[18].CLK
clock => sbit_piper1d[17].CLK
clock => sbit_piper1d[16].CLK
clock => sbit_piper1d[15].CLK
clock => sbit_piper1d[14].CLK
clock => sbit_piper1d[13].CLK
clock => sbit_piper1d[12].CLK
clock => sbit_piper1d[11].CLK
clock => sbit_piper1d[10].CLK
clock => sbit_piper1d[9].CLK
clock => sbit_piper1d[8].CLK
clock => sbit_piper1d[7].CLK
clock => sbit_piper1d[6].CLK
clock => sbit_piper1d[5].CLK
clock => sbit_piper1d[4].CLK
clock => sbit_piper1d[3].CLK
clock => sbit_piper1d[2].CLK
clock => sbit_piper1d[1].CLK
clock => sbit_piper1d[0].CLK
data[0] => _.IN1
data[0] => smux_w[0].IN1
data[1] => _.IN1
data[1] => _.IN1
data[1] => smux_w[1].IN1
data[2] => _.IN1
data[2] => _.IN1
data[2] => smux_w[2].IN1
data[3] => _.IN1
data[3] => _.IN1
data[3] => smux_w[3].IN1
data[4] => _.IN1
data[4] => _.IN1
data[4] => smux_w[4].IN1
data[5] => _.IN1
data[5] => _.IN1
data[5] => smux_w[5].IN1
data[6] => _.IN1
data[6] => _.IN1
data[6] => smux_w[6].IN1
data[7] => _.IN1
data[7] => _.IN1
data[7] => smux_w[7].IN1
data[8] => _.IN1
data[8] => _.IN1
data[8] => smux_w[8].IN1
data[9] => _.IN1
data[9] => _.IN1
data[9] => smux_w[9].IN1
data[10] => _.IN1
data[10] => _.IN1
data[10] => smux_w[10].IN1
data[11] => _.IN1
data[11] => _.IN1
data[11] => smux_w[11].IN1
data[12] => _.IN1
data[12] => _.IN1
data[12] => smux_w[12].IN1
data[13] => _.IN1
data[13] => _.IN1
data[13] => smux_w[13].IN1
data[14] => _.IN1
data[14] => _.IN1
data[14] => smux_w[14].IN1
data[15] => _.IN1
data[15] => _.IN1
data[15] => smux_w[15].IN1
data[16] => _.IN1
data[16] => _.IN1
data[16] => smux_w[16].IN1
data[17] => _.IN1
data[17] => _.IN1
data[17] => smux_w[17].IN1
data[18] => _.IN1
data[18] => _.IN1
data[18] => smux_w[18].IN1
data[19] => _.IN1
data[19] => _.IN1
data[19] => smux_w[19].IN1
data[20] => _.IN1
data[20] => _.IN1
data[20] => smux_w[20].IN1
data[21] => _.IN1
data[21] => _.IN1
data[21] => smux_w[21].IN1
data[22] => _.IN1
data[22] => _.IN1
data[22] => smux_w[22].IN1
data[23] => _.IN1
data[23] => _.IN1
data[23] => smux_w[23].IN1
data[24] => _.IN1
data[24] => _.IN1
data[24] => smux_w[24].IN1
data[25] => _.IN1
data[25] => smux_w[25].IN1
distance[0] => _.IN0
distance[0] => _.IN0
distance[0] => _.IN0
distance[1] => _.IN0
distance[1] => _.IN0
distance[1] => _.IN0
distance[2] => _.IN0
distance[2] => _.IN0
distance[2] => _.IN0
distance[3] => _.IN0
distance[3] => _.IN0
distance[3] => _.IN0
distance[4] => _.IN0
distance[4] => _.IN0
distance[4] => _.IN0
result[0] <= sbit_piper1d[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= sbit_piper1d[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= sbit_piper1d[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= sbit_piper1d[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= sbit_piper1d[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= sbit_piper1d[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= sbit_piper1d[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= sbit_piper1d[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= sbit_piper1d[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= sbit_piper1d[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= sbit_piper1d[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= sbit_piper1d[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= sbit_piper1d[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= sbit_piper1d[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= sbit_piper1d[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= sbit_piper1d[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= sbit_piper1d[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= sbit_piper1d[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= sbit_piper1d[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= sbit_piper1d[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= sbit_piper1d[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= sbit_piper1d[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= sbit_piper1d[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= sbit_piper1d[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= sbit_piper1d[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= sbit_piper1d[25].DB_MAX_OUTPUT_PORT_TYPE


|Memristor_Model|ALTFP_ADD_SUB:inst7|altfp_add_sub_45k:auto_generated|altbarrel_shift_ulh:rbarrel_shift
aclr => dir_pipe[0].IN0
aclr => sbit_piper1d[25].IN0
aclr => sel_pipec3r1d.IN0
aclr => sel_pipec4r1d.IN0
clk_en => dir_pipe[0].ENA
clk_en => sbit_piper1d[25].ENA
clk_en => sbit_piper1d[24].ENA
clk_en => sbit_piper1d[23].ENA
clk_en => sbit_piper1d[22].ENA
clk_en => sbit_piper1d[21].ENA
clk_en => sbit_piper1d[20].ENA
clk_en => sbit_piper1d[19].ENA
clk_en => sbit_piper1d[18].ENA
clk_en => sbit_piper1d[17].ENA
clk_en => sbit_piper1d[16].ENA
clk_en => sbit_piper1d[15].ENA
clk_en => sbit_piper1d[14].ENA
clk_en => sbit_piper1d[13].ENA
clk_en => sbit_piper1d[12].ENA
clk_en => sbit_piper1d[11].ENA
clk_en => sbit_piper1d[10].ENA
clk_en => sbit_piper1d[9].ENA
clk_en => sbit_piper1d[8].ENA
clk_en => sbit_piper1d[7].ENA
clk_en => sbit_piper1d[6].ENA
clk_en => sbit_piper1d[5].ENA
clk_en => sbit_piper1d[4].ENA
clk_en => sbit_piper1d[3].ENA
clk_en => sbit_piper1d[2].ENA
clk_en => sbit_piper1d[1].ENA
clk_en => sbit_piper1d[0].ENA
clk_en => sel_pipec3r1d.ENA
clk_en => sel_pipec4r1d.ENA
clock => dir_pipe[0].CLK
clock => sbit_piper1d[25].CLK
clock => sbit_piper1d[24].CLK
clock => sbit_piper1d[23].CLK
clock => sbit_piper1d[22].CLK
clock => sbit_piper1d[21].CLK
clock => sbit_piper1d[20].CLK
clock => sbit_piper1d[19].CLK
clock => sbit_piper1d[18].CLK
clock => sbit_piper1d[17].CLK
clock => sbit_piper1d[16].CLK
clock => sbit_piper1d[15].CLK
clock => sbit_piper1d[14].CLK
clock => sbit_piper1d[13].CLK
clock => sbit_piper1d[12].CLK
clock => sbit_piper1d[11].CLK
clock => sbit_piper1d[10].CLK
clock => sbit_piper1d[9].CLK
clock => sbit_piper1d[8].CLK
clock => sbit_piper1d[7].CLK
clock => sbit_piper1d[6].CLK
clock => sbit_piper1d[5].CLK
clock => sbit_piper1d[4].CLK
clock => sbit_piper1d[3].CLK
clock => sbit_piper1d[2].CLK
clock => sbit_piper1d[1].CLK
clock => sbit_piper1d[0].CLK
clock => sel_pipec3r1d.CLK
clock => sel_pipec4r1d.CLK
data[0] => _.IN1
data[0] => smux_w[0].IN1
data[1] => _.IN1
data[1] => _.IN1
data[1] => smux_w[1].IN1
data[2] => _.IN1
data[2] => _.IN1
data[2] => smux_w[2].IN1
data[3] => _.IN1
data[3] => _.IN1
data[3] => smux_w[3].IN1
data[4] => _.IN1
data[4] => _.IN1
data[4] => smux_w[4].IN1
data[5] => _.IN1
data[5] => _.IN1
data[5] => smux_w[5].IN1
data[6] => _.IN1
data[6] => _.IN1
data[6] => smux_w[6].IN1
data[7] => _.IN1
data[7] => _.IN1
data[7] => smux_w[7].IN1
data[8] => _.IN1
data[8] => _.IN1
data[8] => smux_w[8].IN1
data[9] => _.IN1
data[9] => _.IN1
data[9] => smux_w[9].IN1
data[10] => _.IN1
data[10] => _.IN1
data[10] => smux_w[10].IN1
data[11] => _.IN1
data[11] => _.IN1
data[11] => smux_w[11].IN1
data[12] => _.IN1
data[12] => _.IN1
data[12] => smux_w[12].IN1
data[13] => _.IN1
data[13] => _.IN1
data[13] => smux_w[13].IN1
data[14] => _.IN1
data[14] => _.IN1
data[14] => smux_w[14].IN1
data[15] => _.IN1
data[15] => _.IN1
data[15] => smux_w[15].IN1
data[16] => _.IN1
data[16] => _.IN1
data[16] => smux_w[16].IN1
data[17] => _.IN1
data[17] => _.IN1
data[17] => smux_w[17].IN1
data[18] => _.IN1
data[18] => _.IN1
data[18] => smux_w[18].IN1
data[19] => _.IN1
data[19] => _.IN1
data[19] => smux_w[19].IN1
data[20] => _.IN1
data[20] => _.IN1
data[20] => smux_w[20].IN1
data[21] => _.IN1
data[21] => _.IN1
data[21] => smux_w[21].IN1
data[22] => _.IN1
data[22] => _.IN1
data[22] => smux_w[22].IN1
data[23] => _.IN1
data[23] => _.IN1
data[23] => smux_w[23].IN1
data[24] => _.IN1
data[24] => _.IN1
data[24] => smux_w[24].IN1
data[25] => _.IN1
data[25] => smux_w[25].IN1
distance[0] => _.IN0
distance[0] => _.IN0
distance[0] => _.IN0
distance[1] => _.IN0
distance[1] => _.IN0
distance[1] => _.IN0
distance[2] => _.IN0
distance[2] => _.IN0
distance[2] => _.IN0
distance[3] => sel_pipec3r1d.DATAIN
distance[4] => sel_pipec4r1d.DATAIN
result[0] <= smux_w[104].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= smux_w[105].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= smux_w[106].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= smux_w[107].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= smux_w[108].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= smux_w[109].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= smux_w[110].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= smux_w[111].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= smux_w[112].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= smux_w[113].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= smux_w[114].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= smux_w[115].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= smux_w[116].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= smux_w[117].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= smux_w[118].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= smux_w[119].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= smux_w[120].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= smux_w[121].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= smux_w[122].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= smux_w[123].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= smux_w[124].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= smux_w[125].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= smux_w[126].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= smux_w[127].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= smux_w[128].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= smux_w[129].DB_MAX_OUTPUT_PORT_TYPE


|Memristor_Model|ALTFP_ADD_SUB:inst7|altfp_add_sub_45k:auto_generated|altpriority_encoder_eca:leading_zeroes_cnt
aclr => altpriority_encoder_e1c:altpriority_encoder10.aclr
aclr => altpriority_encoder_egc:altpriority_encoder11.aclr
aclr => pipeline_q_dffe[4].IN0
clk_en => altpriority_encoder_e1c:altpriority_encoder10.clk_en
clk_en => altpriority_encoder_egc:altpriority_encoder11.clk_en
clk_en => pipeline_q_dffe[4].ENA
clk_en => pipeline_q_dffe[3].ENA
clk_en => pipeline_q_dffe[2].ENA
clk_en => pipeline_q_dffe[1].ENA
clk_en => pipeline_q_dffe[0].ENA
clock => altpriority_encoder_e1c:altpriority_encoder10.clock
clock => altpriority_encoder_egc:altpriority_encoder11.clock
clock => pipeline_q_dffe[4].CLK
clock => pipeline_q_dffe[3].CLK
clock => pipeline_q_dffe[2].CLK
clock => pipeline_q_dffe[1].CLK
clock => pipeline_q_dffe[0].CLK
data[0] => altpriority_encoder_e1c:altpriority_encoder10.data[0]
data[1] => altpriority_encoder_e1c:altpriority_encoder10.data[1]
data[2] => altpriority_encoder_e1c:altpriority_encoder10.data[2]
data[3] => altpriority_encoder_e1c:altpriority_encoder10.data[3]
data[4] => altpriority_encoder_e1c:altpriority_encoder10.data[4]
data[5] => altpriority_encoder_e1c:altpriority_encoder10.data[5]
data[6] => altpriority_encoder_e1c:altpriority_encoder10.data[6]
data[7] => altpriority_encoder_e1c:altpriority_encoder10.data[7]
data[8] => altpriority_encoder_e1c:altpriority_encoder10.data[8]
data[9] => altpriority_encoder_e1c:altpriority_encoder10.data[9]
data[10] => altpriority_encoder_e1c:altpriority_encoder10.data[10]
data[11] => altpriority_encoder_e1c:altpriority_encoder10.data[11]
data[12] => altpriority_encoder_e1c:altpriority_encoder10.data[12]
data[13] => altpriority_encoder_e1c:altpriority_encoder10.data[13]
data[14] => altpriority_encoder_e1c:altpriority_encoder10.data[14]
data[15] => altpriority_encoder_e1c:altpriority_encoder10.data[15]
data[16] => altpriority_encoder_egc:altpriority_encoder11.data[0]
data[17] => altpriority_encoder_egc:altpriority_encoder11.data[1]
data[18] => altpriority_encoder_egc:altpriority_encoder11.data[2]
data[19] => altpriority_encoder_egc:altpriority_encoder11.data[3]
data[20] => altpriority_encoder_egc:altpriority_encoder11.data[4]
data[21] => altpriority_encoder_egc:altpriority_encoder11.data[5]
data[22] => altpriority_encoder_egc:altpriority_encoder11.data[6]
data[23] => altpriority_encoder_egc:altpriority_encoder11.data[7]
data[24] => altpriority_encoder_egc:altpriority_encoder11.data[8]
data[25] => altpriority_encoder_egc:altpriority_encoder11.data[9]
data[26] => altpriority_encoder_egc:altpriority_encoder11.data[10]
data[27] => altpriority_encoder_egc:altpriority_encoder11.data[11]
data[28] => altpriority_encoder_egc:altpriority_encoder11.data[12]
data[29] => altpriority_encoder_egc:altpriority_encoder11.data[13]
data[30] => altpriority_encoder_egc:altpriority_encoder11.data[14]
data[31] => altpriority_encoder_egc:altpriority_encoder11.data[15]
q[0] <= pipeline_q_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= pipeline_q_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= pipeline_q_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= pipeline_q_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= pipeline_q_dffe[4].DB_MAX_OUTPUT_PORT_TYPE


|Memristor_Model|ALTFP_ADD_SUB:inst7|altfp_add_sub_45k:auto_generated|altpriority_encoder_eca:leading_zeroes_cnt|altpriority_encoder_e1c:altpriority_encoder10
aclr => pipeline_q_dffe[3].IN0
clk_en => pipeline_q_dffe[3].ENA
clk_en => pipeline_q_dffe[2].ENA
clk_en => pipeline_q_dffe[1].ENA
clk_en => pipeline_q_dffe[0].ENA
clock => pipeline_q_dffe[3].CLK
clock => pipeline_q_dffe[2].CLK
clock => pipeline_q_dffe[1].CLK
clock => pipeline_q_dffe[0].CLK
data[0] => altpriority_encoder_3ca:altpriority_encoder12.data[0]
data[1] => altpriority_encoder_3ca:altpriority_encoder12.data[1]
data[2] => altpriority_encoder_3ca:altpriority_encoder12.data[2]
data[3] => altpriority_encoder_3ca:altpriority_encoder12.data[3]
data[4] => altpriority_encoder_3ca:altpriority_encoder12.data[4]
data[5] => altpriority_encoder_3ca:altpriority_encoder12.data[5]
data[6] => altpriority_encoder_3ca:altpriority_encoder12.data[6]
data[7] => altpriority_encoder_3ca:altpriority_encoder12.data[7]
data[8] => altpriority_encoder_3ra:altpriority_encoder13.data[0]
data[9] => altpriority_encoder_3ra:altpriority_encoder13.data[1]
data[10] => altpriority_encoder_3ra:altpriority_encoder13.data[2]
data[11] => altpriority_encoder_3ra:altpriority_encoder13.data[3]
data[12] => altpriority_encoder_3ra:altpriority_encoder13.data[4]
data[13] => altpriority_encoder_3ra:altpriority_encoder13.data[5]
data[14] => altpriority_encoder_3ra:altpriority_encoder13.data[6]
data[15] => altpriority_encoder_3ra:altpriority_encoder13.data[7]
q[0] <= pipeline_q_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= pipeline_q_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= pipeline_q_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= pipeline_q_dffe[3].DB_MAX_OUTPUT_PORT_TYPE


|Memristor_Model|ALTFP_ADD_SUB:inst7|altfp_add_sub_45k:auto_generated|altpriority_encoder_eca:leading_zeroes_cnt|altpriority_encoder_e1c:altpriority_encoder10|altpriority_encoder_3ca:altpriority_encoder12
data[0] => altpriority_encoder_rc9:altpriority_encoder14.data[0]
data[1] => altpriority_encoder_rc9:altpriority_encoder14.data[1]
data[2] => altpriority_encoder_rc9:altpriority_encoder14.data[2]
data[3] => altpriority_encoder_rc9:altpriority_encoder14.data[3]
data[4] => altpriority_encoder_rr9:altpriority_encoder15.data[0]
data[5] => altpriority_encoder_rr9:altpriority_encoder15.data[1]
data[6] => altpriority_encoder_rr9:altpriority_encoder15.data[2]
data[7] => altpriority_encoder_rr9:altpriority_encoder15.data[3]
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE


|Memristor_Model|ALTFP_ADD_SUB:inst7|altfp_add_sub_45k:auto_generated|altpriority_encoder_eca:leading_zeroes_cnt|altpriority_encoder_e1c:altpriority_encoder10|altpriority_encoder_3ca:altpriority_encoder12|altpriority_encoder_rc9:altpriority_encoder14
data[0] => altpriority_encoder_oc9:altpriority_encoder16.data[0]
data[1] => altpriority_encoder_oc9:altpriority_encoder16.data[1]
data[2] => altpriority_encoder_or9:altpriority_encoder17.data[0]
data[3] => altpriority_encoder_or9:altpriority_encoder17.data[1]
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE


|Memristor_Model|ALTFP_ADD_SUB:inst7|altfp_add_sub_45k:auto_generated|altpriority_encoder_eca:leading_zeroes_cnt|altpriority_encoder_e1c:altpriority_encoder10|altpriority_encoder_3ca:altpriority_encoder12|altpriority_encoder_rc9:altpriority_encoder14|altpriority_encoder_oc9:altpriority_encoder16
data[0] => ~NO_FANOUT~
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE


|Memristor_Model|ALTFP_ADD_SUB:inst7|altfp_add_sub_45k:auto_generated|altpriority_encoder_eca:leading_zeroes_cnt|altpriority_encoder_e1c:altpriority_encoder10|altpriority_encoder_3ca:altpriority_encoder12|altpriority_encoder_rc9:altpriority_encoder14|altpriority_encoder_or9:altpriority_encoder17
data[0] => _.IN0
data[1] => q[0].DATAIN
data[1] => _.IN1
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Memristor_Model|ALTFP_ADD_SUB:inst7|altfp_add_sub_45k:auto_generated|altpriority_encoder_eca:leading_zeroes_cnt|altpriority_encoder_e1c:altpriority_encoder10|altpriority_encoder_3ca:altpriority_encoder12|altpriority_encoder_rr9:altpriority_encoder15
data[0] => altpriority_encoder_or9:altpriority_encoder18.data[0]
data[1] => altpriority_encoder_or9:altpriority_encoder18.data[1]
data[2] => altpriority_encoder_or9:altpriority_encoder19.data[0]
data[3] => altpriority_encoder_or9:altpriority_encoder19.data[1]
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Memristor_Model|ALTFP_ADD_SUB:inst7|altfp_add_sub_45k:auto_generated|altpriority_encoder_eca:leading_zeroes_cnt|altpriority_encoder_e1c:altpriority_encoder10|altpriority_encoder_3ca:altpriority_encoder12|altpriority_encoder_rr9:altpriority_encoder15|altpriority_encoder_or9:altpriority_encoder18
data[0] => _.IN0
data[1] => q[0].DATAIN
data[1] => _.IN1
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Memristor_Model|ALTFP_ADD_SUB:inst7|altfp_add_sub_45k:auto_generated|altpriority_encoder_eca:leading_zeroes_cnt|altpriority_encoder_e1c:altpriority_encoder10|altpriority_encoder_3ca:altpriority_encoder12|altpriority_encoder_rr9:altpriority_encoder15|altpriority_encoder_or9:altpriority_encoder19
data[0] => _.IN0
data[1] => q[0].DATAIN
data[1] => _.IN1
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Memristor_Model|ALTFP_ADD_SUB:inst7|altfp_add_sub_45k:auto_generated|altpriority_encoder_eca:leading_zeroes_cnt|altpriority_encoder_e1c:altpriority_encoder10|altpriority_encoder_3ra:altpriority_encoder13
data[0] => altpriority_encoder_rr9:altpriority_encoder20.data[0]
data[1] => altpriority_encoder_rr9:altpriority_encoder20.data[1]
data[2] => altpriority_encoder_rr9:altpriority_encoder20.data[2]
data[3] => altpriority_encoder_rr9:altpriority_encoder20.data[3]
data[4] => altpriority_encoder_rr9:altpriority_encoder21.data[0]
data[5] => altpriority_encoder_rr9:altpriority_encoder21.data[1]
data[6] => altpriority_encoder_rr9:altpriority_encoder21.data[2]
data[7] => altpriority_encoder_rr9:altpriority_encoder21.data[3]
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Memristor_Model|ALTFP_ADD_SUB:inst7|altfp_add_sub_45k:auto_generated|altpriority_encoder_eca:leading_zeroes_cnt|altpriority_encoder_e1c:altpriority_encoder10|altpriority_encoder_3ra:altpriority_encoder13|altpriority_encoder_rr9:altpriority_encoder20
data[0] => altpriority_encoder_or9:altpriority_encoder18.data[0]
data[1] => altpriority_encoder_or9:altpriority_encoder18.data[1]
data[2] => altpriority_encoder_or9:altpriority_encoder19.data[0]
data[3] => altpriority_encoder_or9:altpriority_encoder19.data[1]
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Memristor_Model|ALTFP_ADD_SUB:inst7|altfp_add_sub_45k:auto_generated|altpriority_encoder_eca:leading_zeroes_cnt|altpriority_encoder_e1c:altpriority_encoder10|altpriority_encoder_3ra:altpriority_encoder13|altpriority_encoder_rr9:altpriority_encoder20|altpriority_encoder_or9:altpriority_encoder18
data[0] => _.IN0
data[1] => q[0].DATAIN
data[1] => _.IN1
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Memristor_Model|ALTFP_ADD_SUB:inst7|altfp_add_sub_45k:auto_generated|altpriority_encoder_eca:leading_zeroes_cnt|altpriority_encoder_e1c:altpriority_encoder10|altpriority_encoder_3ra:altpriority_encoder13|altpriority_encoder_rr9:altpriority_encoder20|altpriority_encoder_or9:altpriority_encoder19
data[0] => _.IN0
data[1] => q[0].DATAIN
data[1] => _.IN1
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Memristor_Model|ALTFP_ADD_SUB:inst7|altfp_add_sub_45k:auto_generated|altpriority_encoder_eca:leading_zeroes_cnt|altpriority_encoder_e1c:altpriority_encoder10|altpriority_encoder_3ra:altpriority_encoder13|altpriority_encoder_rr9:altpriority_encoder21
data[0] => altpriority_encoder_or9:altpriority_encoder18.data[0]
data[1] => altpriority_encoder_or9:altpriority_encoder18.data[1]
data[2] => altpriority_encoder_or9:altpriority_encoder19.data[0]
data[3] => altpriority_encoder_or9:altpriority_encoder19.data[1]
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Memristor_Model|ALTFP_ADD_SUB:inst7|altfp_add_sub_45k:auto_generated|altpriority_encoder_eca:leading_zeroes_cnt|altpriority_encoder_e1c:altpriority_encoder10|altpriority_encoder_3ra:altpriority_encoder13|altpriority_encoder_rr9:altpriority_encoder21|altpriority_encoder_or9:altpriority_encoder18
data[0] => _.IN0
data[1] => q[0].DATAIN
data[1] => _.IN1
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Memristor_Model|ALTFP_ADD_SUB:inst7|altfp_add_sub_45k:auto_generated|altpriority_encoder_eca:leading_zeroes_cnt|altpriority_encoder_e1c:altpriority_encoder10|altpriority_encoder_3ra:altpriority_encoder13|altpriority_encoder_rr9:altpriority_encoder21|altpriority_encoder_or9:altpriority_encoder19
data[0] => _.IN0
data[1] => q[0].DATAIN
data[1] => _.IN1
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Memristor_Model|ALTFP_ADD_SUB:inst7|altfp_add_sub_45k:auto_generated|altpriority_encoder_eca:leading_zeroes_cnt|altpriority_encoder_egc:altpriority_encoder11
aclr => pipeline_q_dffe[3].IN0
aclr => pipeline_zero_n_dffe.IN0
clk_en => pipeline_q_dffe[3].ENA
clk_en => pipeline_q_dffe[2].ENA
clk_en => pipeline_q_dffe[1].ENA
clk_en => pipeline_q_dffe[0].ENA
clk_en => pipeline_zero_n_dffe.ENA
clock => pipeline_q_dffe[3].CLK
clock => pipeline_q_dffe[2].CLK
clock => pipeline_q_dffe[1].CLK
clock => pipeline_q_dffe[0].CLK
clock => pipeline_zero_n_dffe.CLK
data[0] => altpriority_encoder_3ra:altpriority_encoder22.data[0]
data[1] => altpriority_encoder_3ra:altpriority_encoder22.data[1]
data[2] => altpriority_encoder_3ra:altpriority_encoder22.data[2]
data[3] => altpriority_encoder_3ra:altpriority_encoder22.data[3]
data[4] => altpriority_encoder_3ra:altpriority_encoder22.data[4]
data[5] => altpriority_encoder_3ra:altpriority_encoder22.data[5]
data[6] => altpriority_encoder_3ra:altpriority_encoder22.data[6]
data[7] => altpriority_encoder_3ra:altpriority_encoder22.data[7]
data[8] => altpriority_encoder_3ra:altpriority_encoder23.data[0]
data[9] => altpriority_encoder_3ra:altpriority_encoder23.data[1]
data[10] => altpriority_encoder_3ra:altpriority_encoder23.data[2]
data[11] => altpriority_encoder_3ra:altpriority_encoder23.data[3]
data[12] => altpriority_encoder_3ra:altpriority_encoder23.data[4]
data[13] => altpriority_encoder_3ra:altpriority_encoder23.data[5]
data[14] => altpriority_encoder_3ra:altpriority_encoder23.data[6]
data[15] => altpriority_encoder_3ra:altpriority_encoder23.data[7]
q[0] <= pipeline_q_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= pipeline_q_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= pipeline_q_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= pipeline_q_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Memristor_Model|ALTFP_ADD_SUB:inst7|altfp_add_sub_45k:auto_generated|altpriority_encoder_eca:leading_zeroes_cnt|altpriority_encoder_egc:altpriority_encoder11|altpriority_encoder_3ra:altpriority_encoder22
data[0] => altpriority_encoder_rr9:altpriority_encoder20.data[0]
data[1] => altpriority_encoder_rr9:altpriority_encoder20.data[1]
data[2] => altpriority_encoder_rr9:altpriority_encoder20.data[2]
data[3] => altpriority_encoder_rr9:altpriority_encoder20.data[3]
data[4] => altpriority_encoder_rr9:altpriority_encoder21.data[0]
data[5] => altpriority_encoder_rr9:altpriority_encoder21.data[1]
data[6] => altpriority_encoder_rr9:altpriority_encoder21.data[2]
data[7] => altpriority_encoder_rr9:altpriority_encoder21.data[3]
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Memristor_Model|ALTFP_ADD_SUB:inst7|altfp_add_sub_45k:auto_generated|altpriority_encoder_eca:leading_zeroes_cnt|altpriority_encoder_egc:altpriority_encoder11|altpriority_encoder_3ra:altpriority_encoder22|altpriority_encoder_rr9:altpriority_encoder20
data[0] => altpriority_encoder_or9:altpriority_encoder18.data[0]
data[1] => altpriority_encoder_or9:altpriority_encoder18.data[1]
data[2] => altpriority_encoder_or9:altpriority_encoder19.data[0]
data[3] => altpriority_encoder_or9:altpriority_encoder19.data[1]
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Memristor_Model|ALTFP_ADD_SUB:inst7|altfp_add_sub_45k:auto_generated|altpriority_encoder_eca:leading_zeroes_cnt|altpriority_encoder_egc:altpriority_encoder11|altpriority_encoder_3ra:altpriority_encoder22|altpriority_encoder_rr9:altpriority_encoder20|altpriority_encoder_or9:altpriority_encoder18
data[0] => _.IN0
data[1] => q[0].DATAIN
data[1] => _.IN1
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Memristor_Model|ALTFP_ADD_SUB:inst7|altfp_add_sub_45k:auto_generated|altpriority_encoder_eca:leading_zeroes_cnt|altpriority_encoder_egc:altpriority_encoder11|altpriority_encoder_3ra:altpriority_encoder22|altpriority_encoder_rr9:altpriority_encoder20|altpriority_encoder_or9:altpriority_encoder19
data[0] => _.IN0
data[1] => q[0].DATAIN
data[1] => _.IN1
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Memristor_Model|ALTFP_ADD_SUB:inst7|altfp_add_sub_45k:auto_generated|altpriority_encoder_eca:leading_zeroes_cnt|altpriority_encoder_egc:altpriority_encoder11|altpriority_encoder_3ra:altpriority_encoder22|altpriority_encoder_rr9:altpriority_encoder21
data[0] => altpriority_encoder_or9:altpriority_encoder18.data[0]
data[1] => altpriority_encoder_or9:altpriority_encoder18.data[1]
data[2] => altpriority_encoder_or9:altpriority_encoder19.data[0]
data[3] => altpriority_encoder_or9:altpriority_encoder19.data[1]
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Memristor_Model|ALTFP_ADD_SUB:inst7|altfp_add_sub_45k:auto_generated|altpriority_encoder_eca:leading_zeroes_cnt|altpriority_encoder_egc:altpriority_encoder11|altpriority_encoder_3ra:altpriority_encoder22|altpriority_encoder_rr9:altpriority_encoder21|altpriority_encoder_or9:altpriority_encoder18
data[0] => _.IN0
data[1] => q[0].DATAIN
data[1] => _.IN1
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Memristor_Model|ALTFP_ADD_SUB:inst7|altfp_add_sub_45k:auto_generated|altpriority_encoder_eca:leading_zeroes_cnt|altpriority_encoder_egc:altpriority_encoder11|altpriority_encoder_3ra:altpriority_encoder22|altpriority_encoder_rr9:altpriority_encoder21|altpriority_encoder_or9:altpriority_encoder19
data[0] => _.IN0
data[1] => q[0].DATAIN
data[1] => _.IN1
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Memristor_Model|ALTFP_ADD_SUB:inst7|altfp_add_sub_45k:auto_generated|altpriority_encoder_eca:leading_zeroes_cnt|altpriority_encoder_egc:altpriority_encoder11|altpriority_encoder_3ra:altpriority_encoder23
data[0] => altpriority_encoder_rr9:altpriority_encoder20.data[0]
data[1] => altpriority_encoder_rr9:altpriority_encoder20.data[1]
data[2] => altpriority_encoder_rr9:altpriority_encoder20.data[2]
data[3] => altpriority_encoder_rr9:altpriority_encoder20.data[3]
data[4] => altpriority_encoder_rr9:altpriority_encoder21.data[0]
data[5] => altpriority_encoder_rr9:altpriority_encoder21.data[1]
data[6] => altpriority_encoder_rr9:altpriority_encoder21.data[2]
data[7] => altpriority_encoder_rr9:altpriority_encoder21.data[3]
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Memristor_Model|ALTFP_ADD_SUB:inst7|altfp_add_sub_45k:auto_generated|altpriority_encoder_eca:leading_zeroes_cnt|altpriority_encoder_egc:altpriority_encoder11|altpriority_encoder_3ra:altpriority_encoder23|altpriority_encoder_rr9:altpriority_encoder20
data[0] => altpriority_encoder_or9:altpriority_encoder18.data[0]
data[1] => altpriority_encoder_or9:altpriority_encoder18.data[1]
data[2] => altpriority_encoder_or9:altpriority_encoder19.data[0]
data[3] => altpriority_encoder_or9:altpriority_encoder19.data[1]
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Memristor_Model|ALTFP_ADD_SUB:inst7|altfp_add_sub_45k:auto_generated|altpriority_encoder_eca:leading_zeroes_cnt|altpriority_encoder_egc:altpriority_encoder11|altpriority_encoder_3ra:altpriority_encoder23|altpriority_encoder_rr9:altpriority_encoder20|altpriority_encoder_or9:altpriority_encoder18
data[0] => _.IN0
data[1] => q[0].DATAIN
data[1] => _.IN1
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Memristor_Model|ALTFP_ADD_SUB:inst7|altfp_add_sub_45k:auto_generated|altpriority_encoder_eca:leading_zeroes_cnt|altpriority_encoder_egc:altpriority_encoder11|altpriority_encoder_3ra:altpriority_encoder23|altpriority_encoder_rr9:altpriority_encoder20|altpriority_encoder_or9:altpriority_encoder19
data[0] => _.IN0
data[1] => q[0].DATAIN
data[1] => _.IN1
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Memristor_Model|ALTFP_ADD_SUB:inst7|altfp_add_sub_45k:auto_generated|altpriority_encoder_eca:leading_zeroes_cnt|altpriority_encoder_egc:altpriority_encoder11|altpriority_encoder_3ra:altpriority_encoder23|altpriority_encoder_rr9:altpriority_encoder21
data[0] => altpriority_encoder_or9:altpriority_encoder18.data[0]
data[1] => altpriority_encoder_or9:altpriority_encoder18.data[1]
data[2] => altpriority_encoder_or9:altpriority_encoder19.data[0]
data[3] => altpriority_encoder_or9:altpriority_encoder19.data[1]
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Memristor_Model|ALTFP_ADD_SUB:inst7|altfp_add_sub_45k:auto_generated|altpriority_encoder_eca:leading_zeroes_cnt|altpriority_encoder_egc:altpriority_encoder11|altpriority_encoder_3ra:altpriority_encoder23|altpriority_encoder_rr9:altpriority_encoder21|altpriority_encoder_or9:altpriority_encoder18
data[0] => _.IN0
data[1] => q[0].DATAIN
data[1] => _.IN1
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Memristor_Model|ALTFP_ADD_SUB:inst7|altfp_add_sub_45k:auto_generated|altpriority_encoder_eca:leading_zeroes_cnt|altpriority_encoder_egc:altpriority_encoder11|altpriority_encoder_3ra:altpriority_encoder23|altpriority_encoder_rr9:altpriority_encoder21|altpriority_encoder_or9:altpriority_encoder19
data[0] => _.IN0
data[1] => q[0].DATAIN
data[1] => _.IN1
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Memristor_Model|ALTFP_ADD_SUB:inst7|altfp_add_sub_45k:auto_generated|altpriority_encoder_15c:trailing_zeros_cnt
aclr => pipeline_q_dffe[4].IN0
clk_en => pipeline_q_dffe[4].ENA
clk_en => pipeline_q_dffe[3].ENA
clk_en => pipeline_q_dffe[2].ENA
clk_en => pipeline_q_dffe[1].ENA
clk_en => pipeline_q_dffe[0].ENA
clock => pipeline_q_dffe[4].CLK
clock => pipeline_q_dffe[3].CLK
clock => pipeline_q_dffe[2].CLK
clock => pipeline_q_dffe[1].CLK
clock => pipeline_q_dffe[0].CLK
data[0] => altpriority_encoder_70b:altpriority_encoder24.data[0]
data[1] => altpriority_encoder_70b:altpriority_encoder24.data[1]
data[2] => altpriority_encoder_70b:altpriority_encoder24.data[2]
data[3] => altpriority_encoder_70b:altpriority_encoder24.data[3]
data[4] => altpriority_encoder_70b:altpriority_encoder24.data[4]
data[5] => altpriority_encoder_70b:altpriority_encoder24.data[5]
data[6] => altpriority_encoder_70b:altpriority_encoder24.data[6]
data[7] => altpriority_encoder_70b:altpriority_encoder24.data[7]
data[8] => altpriority_encoder_70b:altpriority_encoder24.data[8]
data[9] => altpriority_encoder_70b:altpriority_encoder24.data[9]
data[10] => altpriority_encoder_70b:altpriority_encoder24.data[10]
data[11] => altpriority_encoder_70b:altpriority_encoder24.data[11]
data[12] => altpriority_encoder_70b:altpriority_encoder24.data[12]
data[13] => altpriority_encoder_70b:altpriority_encoder24.data[13]
data[14] => altpriority_encoder_70b:altpriority_encoder24.data[14]
data[15] => altpriority_encoder_70b:altpriority_encoder24.data[15]
data[16] => altpriority_encoder_7ha:altpriority_encoder25.data[0]
data[17] => altpriority_encoder_7ha:altpriority_encoder25.data[1]
data[18] => altpriority_encoder_7ha:altpriority_encoder25.data[2]
data[19] => altpriority_encoder_7ha:altpriority_encoder25.data[3]
data[20] => altpriority_encoder_7ha:altpriority_encoder25.data[4]
data[21] => altpriority_encoder_7ha:altpriority_encoder25.data[5]
data[22] => altpriority_encoder_7ha:altpriority_encoder25.data[6]
data[23] => altpriority_encoder_7ha:altpriority_encoder25.data[7]
data[24] => altpriority_encoder_7ha:altpriority_encoder25.data[8]
data[25] => altpriority_encoder_7ha:altpriority_encoder25.data[9]
data[26] => altpriority_encoder_7ha:altpriority_encoder25.data[10]
data[27] => altpriority_encoder_7ha:altpriority_encoder25.data[11]
data[28] => altpriority_encoder_7ha:altpriority_encoder25.data[12]
data[29] => altpriority_encoder_7ha:altpriority_encoder25.data[13]
data[30] => altpriority_encoder_7ha:altpriority_encoder25.data[14]
data[31] => altpriority_encoder_7ha:altpriority_encoder25.data[15]
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4].DB_MAX_OUTPUT_PORT_TYPE


|Memristor_Model|ALTFP_ADD_SUB:inst7|altfp_add_sub_45k:auto_generated|altpriority_encoder_15c:trailing_zeros_cnt|altpriority_encoder_70b:altpriority_encoder24
data[0] => altpriority_encoder_kv9:altpriority_encoder26.data[0]
data[1] => altpriority_encoder_kv9:altpriority_encoder26.data[1]
data[2] => altpriority_encoder_kv9:altpriority_encoder26.data[2]
data[3] => altpriority_encoder_kv9:altpriority_encoder26.data[3]
data[4] => altpriority_encoder_kv9:altpriority_encoder26.data[4]
data[5] => altpriority_encoder_kv9:altpriority_encoder26.data[5]
data[6] => altpriority_encoder_kv9:altpriority_encoder26.data[6]
data[7] => altpriority_encoder_kv9:altpriority_encoder26.data[7]
data[8] => altpriority_encoder_kv9:altpriority_encoder27.data[0]
data[9] => altpriority_encoder_kv9:altpriority_encoder27.data[1]
data[10] => altpriority_encoder_kv9:altpriority_encoder27.data[2]
data[11] => altpriority_encoder_kv9:altpriority_encoder27.data[3]
data[12] => altpriority_encoder_kv9:altpriority_encoder27.data[4]
data[13] => altpriority_encoder_kv9:altpriority_encoder27.data[5]
data[14] => altpriority_encoder_kv9:altpriority_encoder27.data[6]
data[15] => altpriority_encoder_kv9:altpriority_encoder27.data[7]
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= altpriority_encoder_kv9:altpriority_encoder26.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Memristor_Model|ALTFP_ADD_SUB:inst7|altfp_add_sub_45k:auto_generated|altpriority_encoder_15c:trailing_zeros_cnt|altpriority_encoder_70b:altpriority_encoder24|altpriority_encoder_kv9:altpriority_encoder26
data[0] => altpriority_encoder_fv9:altpriority_encoder28.data[0]
data[1] => altpriority_encoder_fv9:altpriority_encoder28.data[1]
data[2] => altpriority_encoder_fv9:altpriority_encoder28.data[2]
data[3] => altpriority_encoder_fv9:altpriority_encoder28.data[3]
data[4] => altpriority_encoder_fv9:altpriority_encoder29.data[0]
data[5] => altpriority_encoder_fv9:altpriority_encoder29.data[1]
data[6] => altpriority_encoder_fv9:altpriority_encoder29.data[2]
data[7] => altpriority_encoder_fv9:altpriority_encoder29.data[3]
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= altpriority_encoder_fv9:altpriority_encoder28.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Memristor_Model|ALTFP_ADD_SUB:inst7|altfp_add_sub_45k:auto_generated|altpriority_encoder_15c:trailing_zeros_cnt|altpriority_encoder_70b:altpriority_encoder24|altpriority_encoder_kv9:altpriority_encoder26|altpriority_encoder_fv9:altpriority_encoder28
data[0] => altpriority_encoder_cv9:altpriority_encoder30.data[0]
data[1] => altpriority_encoder_cv9:altpriority_encoder30.data[1]
data[2] => altpriority_encoder_cv9:altpriority_encoder31.data[0]
data[3] => altpriority_encoder_cv9:altpriority_encoder31.data[1]
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= altpriority_encoder_cv9:altpriority_encoder30.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Memristor_Model|ALTFP_ADD_SUB:inst7|altfp_add_sub_45k:auto_generated|altpriority_encoder_15c:trailing_zeros_cnt|altpriority_encoder_70b:altpriority_encoder24|altpriority_encoder_kv9:altpriority_encoder26|altpriority_encoder_fv9:altpriority_encoder28|altpriority_encoder_cv9:altpriority_encoder30
data[0] => q[0].IN0
data[0] => _.IN0
data[1] => _.IN1
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Memristor_Model|ALTFP_ADD_SUB:inst7|altfp_add_sub_45k:auto_generated|altpriority_encoder_15c:trailing_zeros_cnt|altpriority_encoder_70b:altpriority_encoder24|altpriority_encoder_kv9:altpriority_encoder26|altpriority_encoder_fv9:altpriority_encoder28|altpriority_encoder_cv9:altpriority_encoder31
data[0] => q[0].IN0
data[0] => _.IN0
data[1] => _.IN1
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Memristor_Model|ALTFP_ADD_SUB:inst7|altfp_add_sub_45k:auto_generated|altpriority_encoder_15c:trailing_zeros_cnt|altpriority_encoder_70b:altpriority_encoder24|altpriority_encoder_kv9:altpriority_encoder26|altpriority_encoder_fv9:altpriority_encoder29
data[0] => altpriority_encoder_cv9:altpriority_encoder30.data[0]
data[1] => altpriority_encoder_cv9:altpriority_encoder30.data[1]
data[2] => altpriority_encoder_cv9:altpriority_encoder31.data[0]
data[3] => altpriority_encoder_cv9:altpriority_encoder31.data[1]
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= altpriority_encoder_cv9:altpriority_encoder30.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Memristor_Model|ALTFP_ADD_SUB:inst7|altfp_add_sub_45k:auto_generated|altpriority_encoder_15c:trailing_zeros_cnt|altpriority_encoder_70b:altpriority_encoder24|altpriority_encoder_kv9:altpriority_encoder26|altpriority_encoder_fv9:altpriority_encoder29|altpriority_encoder_cv9:altpriority_encoder30
data[0] => q[0].IN0
data[0] => _.IN0
data[1] => _.IN1
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Memristor_Model|ALTFP_ADD_SUB:inst7|altfp_add_sub_45k:auto_generated|altpriority_encoder_15c:trailing_zeros_cnt|altpriority_encoder_70b:altpriority_encoder24|altpriority_encoder_kv9:altpriority_encoder26|altpriority_encoder_fv9:altpriority_encoder29|altpriority_encoder_cv9:altpriority_encoder31
data[0] => q[0].IN0
data[0] => _.IN0
data[1] => _.IN1
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Memristor_Model|ALTFP_ADD_SUB:inst7|altfp_add_sub_45k:auto_generated|altpriority_encoder_15c:trailing_zeros_cnt|altpriority_encoder_70b:altpriority_encoder24|altpriority_encoder_kv9:altpriority_encoder27
data[0] => altpriority_encoder_fv9:altpriority_encoder28.data[0]
data[1] => altpriority_encoder_fv9:altpriority_encoder28.data[1]
data[2] => altpriority_encoder_fv9:altpriority_encoder28.data[2]
data[3] => altpriority_encoder_fv9:altpriority_encoder28.data[3]
data[4] => altpriority_encoder_fv9:altpriority_encoder29.data[0]
data[5] => altpriority_encoder_fv9:altpriority_encoder29.data[1]
data[6] => altpriority_encoder_fv9:altpriority_encoder29.data[2]
data[7] => altpriority_encoder_fv9:altpriority_encoder29.data[3]
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= altpriority_encoder_fv9:altpriority_encoder28.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Memristor_Model|ALTFP_ADD_SUB:inst7|altfp_add_sub_45k:auto_generated|altpriority_encoder_15c:trailing_zeros_cnt|altpriority_encoder_70b:altpriority_encoder24|altpriority_encoder_kv9:altpriority_encoder27|altpriority_encoder_fv9:altpriority_encoder28
data[0] => altpriority_encoder_cv9:altpriority_encoder30.data[0]
data[1] => altpriority_encoder_cv9:altpriority_encoder30.data[1]
data[2] => altpriority_encoder_cv9:altpriority_encoder31.data[0]
data[3] => altpriority_encoder_cv9:altpriority_encoder31.data[1]
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= altpriority_encoder_cv9:altpriority_encoder30.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Memristor_Model|ALTFP_ADD_SUB:inst7|altfp_add_sub_45k:auto_generated|altpriority_encoder_15c:trailing_zeros_cnt|altpriority_encoder_70b:altpriority_encoder24|altpriority_encoder_kv9:altpriority_encoder27|altpriority_encoder_fv9:altpriority_encoder28|altpriority_encoder_cv9:altpriority_encoder30
data[0] => q[0].IN0
data[0] => _.IN0
data[1] => _.IN1
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Memristor_Model|ALTFP_ADD_SUB:inst7|altfp_add_sub_45k:auto_generated|altpriority_encoder_15c:trailing_zeros_cnt|altpriority_encoder_70b:altpriority_encoder24|altpriority_encoder_kv9:altpriority_encoder27|altpriority_encoder_fv9:altpriority_encoder28|altpriority_encoder_cv9:altpriority_encoder31
data[0] => q[0].IN0
data[0] => _.IN0
data[1] => _.IN1
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Memristor_Model|ALTFP_ADD_SUB:inst7|altfp_add_sub_45k:auto_generated|altpriority_encoder_15c:trailing_zeros_cnt|altpriority_encoder_70b:altpriority_encoder24|altpriority_encoder_kv9:altpriority_encoder27|altpriority_encoder_fv9:altpriority_encoder29
data[0] => altpriority_encoder_cv9:altpriority_encoder30.data[0]
data[1] => altpriority_encoder_cv9:altpriority_encoder30.data[1]
data[2] => altpriority_encoder_cv9:altpriority_encoder31.data[0]
data[3] => altpriority_encoder_cv9:altpriority_encoder31.data[1]
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= altpriority_encoder_cv9:altpriority_encoder30.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Memristor_Model|ALTFP_ADD_SUB:inst7|altfp_add_sub_45k:auto_generated|altpriority_encoder_15c:trailing_zeros_cnt|altpriority_encoder_70b:altpriority_encoder24|altpriority_encoder_kv9:altpriority_encoder27|altpriority_encoder_fv9:altpriority_encoder29|altpriority_encoder_cv9:altpriority_encoder30
data[0] => q[0].IN0
data[0] => _.IN0
data[1] => _.IN1
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Memristor_Model|ALTFP_ADD_SUB:inst7|altfp_add_sub_45k:auto_generated|altpriority_encoder_15c:trailing_zeros_cnt|altpriority_encoder_70b:altpriority_encoder24|altpriority_encoder_kv9:altpriority_encoder27|altpriority_encoder_fv9:altpriority_encoder29|altpriority_encoder_cv9:altpriority_encoder31
data[0] => q[0].IN0
data[0] => _.IN0
data[1] => _.IN1
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Memristor_Model|ALTFP_ADD_SUB:inst7|altfp_add_sub_45k:auto_generated|altpriority_encoder_15c:trailing_zeros_cnt|altpriority_encoder_7ha:altpriority_encoder25
data[0] => altpriority_encoder_kv9:altpriority_encoder32.data[0]
data[1] => altpriority_encoder_kv9:altpriority_encoder32.data[1]
data[2] => altpriority_encoder_kv9:altpriority_encoder32.data[2]
data[3] => altpriority_encoder_kv9:altpriority_encoder32.data[3]
data[4] => altpriority_encoder_kv9:altpriority_encoder32.data[4]
data[5] => altpriority_encoder_kv9:altpriority_encoder32.data[5]
data[6] => altpriority_encoder_kv9:altpriority_encoder32.data[6]
data[7] => altpriority_encoder_kv9:altpriority_encoder32.data[7]
data[8] => altpriority_encoder_kg9:altpriority_encoder33.data[0]
data[9] => altpriority_encoder_kg9:altpriority_encoder33.data[1]
data[10] => altpriority_encoder_kg9:altpriority_encoder33.data[2]
data[11] => altpriority_encoder_kg9:altpriority_encoder33.data[3]
data[12] => altpriority_encoder_kg9:altpriority_encoder33.data[4]
data[13] => altpriority_encoder_kg9:altpriority_encoder33.data[5]
data[14] => altpriority_encoder_kg9:altpriority_encoder33.data[6]
data[15] => altpriority_encoder_kg9:altpriority_encoder33.data[7]
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= altpriority_encoder_kv9:altpriority_encoder32.zero


|Memristor_Model|ALTFP_ADD_SUB:inst7|altfp_add_sub_45k:auto_generated|altpriority_encoder_15c:trailing_zeros_cnt|altpriority_encoder_7ha:altpriority_encoder25|altpriority_encoder_kv9:altpriority_encoder32
data[0] => altpriority_encoder_fv9:altpriority_encoder28.data[0]
data[1] => altpriority_encoder_fv9:altpriority_encoder28.data[1]
data[2] => altpriority_encoder_fv9:altpriority_encoder28.data[2]
data[3] => altpriority_encoder_fv9:altpriority_encoder28.data[3]
data[4] => altpriority_encoder_fv9:altpriority_encoder29.data[0]
data[5] => altpriority_encoder_fv9:altpriority_encoder29.data[1]
data[6] => altpriority_encoder_fv9:altpriority_encoder29.data[2]
data[7] => altpriority_encoder_fv9:altpriority_encoder29.data[3]
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= altpriority_encoder_fv9:altpriority_encoder28.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Memristor_Model|ALTFP_ADD_SUB:inst7|altfp_add_sub_45k:auto_generated|altpriority_encoder_15c:trailing_zeros_cnt|altpriority_encoder_7ha:altpriority_encoder25|altpriority_encoder_kv9:altpriority_encoder32|altpriority_encoder_fv9:altpriority_encoder28
data[0] => altpriority_encoder_cv9:altpriority_encoder30.data[0]
data[1] => altpriority_encoder_cv9:altpriority_encoder30.data[1]
data[2] => altpriority_encoder_cv9:altpriority_encoder31.data[0]
data[3] => altpriority_encoder_cv9:altpriority_encoder31.data[1]
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= altpriority_encoder_cv9:altpriority_encoder30.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Memristor_Model|ALTFP_ADD_SUB:inst7|altfp_add_sub_45k:auto_generated|altpriority_encoder_15c:trailing_zeros_cnt|altpriority_encoder_7ha:altpriority_encoder25|altpriority_encoder_kv9:altpriority_encoder32|altpriority_encoder_fv9:altpriority_encoder28|altpriority_encoder_cv9:altpriority_encoder30
data[0] => q[0].IN0
data[0] => _.IN0
data[1] => _.IN1
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Memristor_Model|ALTFP_ADD_SUB:inst7|altfp_add_sub_45k:auto_generated|altpriority_encoder_15c:trailing_zeros_cnt|altpriority_encoder_7ha:altpriority_encoder25|altpriority_encoder_kv9:altpriority_encoder32|altpriority_encoder_fv9:altpriority_encoder28|altpriority_encoder_cv9:altpriority_encoder31
data[0] => q[0].IN0
data[0] => _.IN0
data[1] => _.IN1
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Memristor_Model|ALTFP_ADD_SUB:inst7|altfp_add_sub_45k:auto_generated|altpriority_encoder_15c:trailing_zeros_cnt|altpriority_encoder_7ha:altpriority_encoder25|altpriority_encoder_kv9:altpriority_encoder32|altpriority_encoder_fv9:altpriority_encoder29
data[0] => altpriority_encoder_cv9:altpriority_encoder30.data[0]
data[1] => altpriority_encoder_cv9:altpriority_encoder30.data[1]
data[2] => altpriority_encoder_cv9:altpriority_encoder31.data[0]
data[3] => altpriority_encoder_cv9:altpriority_encoder31.data[1]
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= altpriority_encoder_cv9:altpriority_encoder30.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Memristor_Model|ALTFP_ADD_SUB:inst7|altfp_add_sub_45k:auto_generated|altpriority_encoder_15c:trailing_zeros_cnt|altpriority_encoder_7ha:altpriority_encoder25|altpriority_encoder_kv9:altpriority_encoder32|altpriority_encoder_fv9:altpriority_encoder29|altpriority_encoder_cv9:altpriority_encoder30
data[0] => q[0].IN0
data[0] => _.IN0
data[1] => _.IN1
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Memristor_Model|ALTFP_ADD_SUB:inst7|altfp_add_sub_45k:auto_generated|altpriority_encoder_15c:trailing_zeros_cnt|altpriority_encoder_7ha:altpriority_encoder25|altpriority_encoder_kv9:altpriority_encoder32|altpriority_encoder_fv9:altpriority_encoder29|altpriority_encoder_cv9:altpriority_encoder31
data[0] => q[0].IN0
data[0] => _.IN0
data[1] => _.IN1
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Memristor_Model|ALTFP_ADD_SUB:inst7|altfp_add_sub_45k:auto_generated|altpriority_encoder_15c:trailing_zeros_cnt|altpriority_encoder_7ha:altpriority_encoder25|altpriority_encoder_kg9:altpriority_encoder33
data[0] => altpriority_encoder_fv9:altpriority_encoder34.data[0]
data[1] => altpriority_encoder_fv9:altpriority_encoder34.data[1]
data[2] => altpriority_encoder_fv9:altpriority_encoder34.data[2]
data[3] => altpriority_encoder_fv9:altpriority_encoder34.data[3]
data[4] => altpriority_encoder_fg9:altpriority_encoder35.data[0]
data[5] => altpriority_encoder_fg9:altpriority_encoder35.data[1]
data[6] => altpriority_encoder_fg9:altpriority_encoder35.data[2]
data[7] => altpriority_encoder_fg9:altpriority_encoder35.data[3]
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= altpriority_encoder_fv9:altpriority_encoder34.zero


|Memristor_Model|ALTFP_ADD_SUB:inst7|altfp_add_sub_45k:auto_generated|altpriority_encoder_15c:trailing_zeros_cnt|altpriority_encoder_7ha:altpriority_encoder25|altpriority_encoder_kg9:altpriority_encoder33|altpriority_encoder_fv9:altpriority_encoder34
data[0] => altpriority_encoder_cv9:altpriority_encoder30.data[0]
data[1] => altpriority_encoder_cv9:altpriority_encoder30.data[1]
data[2] => altpriority_encoder_cv9:altpriority_encoder31.data[0]
data[3] => altpriority_encoder_cv9:altpriority_encoder31.data[1]
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= altpriority_encoder_cv9:altpriority_encoder30.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Memristor_Model|ALTFP_ADD_SUB:inst7|altfp_add_sub_45k:auto_generated|altpriority_encoder_15c:trailing_zeros_cnt|altpriority_encoder_7ha:altpriority_encoder25|altpriority_encoder_kg9:altpriority_encoder33|altpriority_encoder_fv9:altpriority_encoder34|altpriority_encoder_cv9:altpriority_encoder30
data[0] => q[0].IN0
data[0] => _.IN0
data[1] => _.IN1
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Memristor_Model|ALTFP_ADD_SUB:inst7|altfp_add_sub_45k:auto_generated|altpriority_encoder_15c:trailing_zeros_cnt|altpriority_encoder_7ha:altpriority_encoder25|altpriority_encoder_kg9:altpriority_encoder33|altpriority_encoder_fv9:altpriority_encoder34|altpriority_encoder_cv9:altpriority_encoder31
data[0] => q[0].IN0
data[0] => _.IN0
data[1] => _.IN1
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Memristor_Model|ALTFP_ADD_SUB:inst7|altfp_add_sub_45k:auto_generated|altpriority_encoder_15c:trailing_zeros_cnt|altpriority_encoder_7ha:altpriority_encoder25|altpriority_encoder_kg9:altpriority_encoder33|altpriority_encoder_fg9:altpriority_encoder35
data[0] => altpriority_encoder_cv9:altpriority_encoder36.data[0]
data[1] => altpriority_encoder_cv9:altpriority_encoder36.data[1]
data[2] => altpriority_encoder_cg9:altpriority_encoder37.data[0]
data[3] => altpriority_encoder_cg9:altpriority_encoder37.data[1]
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= altpriority_encoder_cv9:altpriority_encoder36.zero


|Memristor_Model|ALTFP_ADD_SUB:inst7|altfp_add_sub_45k:auto_generated|altpriority_encoder_15c:trailing_zeros_cnt|altpriority_encoder_7ha:altpriority_encoder25|altpriority_encoder_kg9:altpriority_encoder33|altpriority_encoder_fg9:altpriority_encoder35|altpriority_encoder_cv9:altpriority_encoder36
data[0] => q[0].IN0
data[0] => _.IN0
data[1] => _.IN1
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Memristor_Model|ALTFP_ADD_SUB:inst7|altfp_add_sub_45k:auto_generated|altpriority_encoder_15c:trailing_zeros_cnt|altpriority_encoder_7ha:altpriority_encoder25|altpriority_encoder_kg9:altpriority_encoder33|altpriority_encoder_fg9:altpriority_encoder35|altpriority_encoder_cg9:altpriority_encoder37
data[0] => q[0].IN0
data[1] => ~NO_FANOUT~
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE


|Memristor_Model|ALTFP_ADD_SUB:inst7|altfp_add_sub_45k:auto_generated|add_sub_7mm:add_sub1
aclr => lcell_ffa[8].IN0
clken => lcell_ffa[8].ENA
clken => lcell_ffa[7].ENA
clken => lcell_ffa[6].ENA
clken => lcell_ffa[5].ENA
clken => lcell_ffa[4].ENA
clken => lcell_ffa[3].ENA
clken => lcell_ffa[2].ENA
clken => lcell_ffa[1].ENA
clken => lcell_ffa[0].ENA
clock => lcell_ffa[8].CLK
clock => lcell_ffa[7].CLK
clock => lcell_ffa[6].CLK
clock => lcell_ffa[5].CLK
clock => lcell_ffa[4].CLK
clock => lcell_ffa[3].CLK
clock => lcell_ffa[2].CLK
clock => lcell_ffa[1].CLK
clock => lcell_ffa[0].CLK
dataa[0] => add_sub_cella[0].DATAA
dataa[1] => add_sub_cella[1].DATAA
dataa[2] => add_sub_cella[2].DATAA
dataa[3] => add_sub_cella[3].DATAA
dataa[4] => add_sub_cella[4].DATAA
dataa[5] => add_sub_cella[5].DATAA
dataa[6] => add_sub_cella[6].DATAA
dataa[7] => add_sub_cella[7].DATAA
dataa[8] => add_sub_cella[8].DATAA
datab[0] => add_sub_cella[0].DATAB
datab[1] => add_sub_cella[1].DATAB
datab[2] => add_sub_cella[2].DATAB
datab[3] => add_sub_cella[3].DATAB
datab[4] => add_sub_cella[4].DATAB
datab[5] => add_sub_cella[5].DATAB
datab[6] => add_sub_cella[6].DATAB
datab[7] => add_sub_cella[7].DATAB
datab[8] => add_sub_cella[8].DATAB
result[0] <= lcell_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= lcell_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= lcell_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= lcell_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= lcell_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= lcell_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= lcell_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= lcell_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= lcell_ffa[8].DB_MAX_OUTPUT_PORT_TYPE


|Memristor_Model|ALTFP_ADD_SUB:inst7|altfp_add_sub_45k:auto_generated|add_sub_7mm:add_sub2
aclr => lcell_ffa[8].IN0
clken => lcell_ffa[8].ENA
clken => lcell_ffa[7].ENA
clken => lcell_ffa[6].ENA
clken => lcell_ffa[5].ENA
clken => lcell_ffa[4].ENA
clken => lcell_ffa[3].ENA
clken => lcell_ffa[2].ENA
clken => lcell_ffa[1].ENA
clken => lcell_ffa[0].ENA
clock => lcell_ffa[8].CLK
clock => lcell_ffa[7].CLK
clock => lcell_ffa[6].CLK
clock => lcell_ffa[5].CLK
clock => lcell_ffa[4].CLK
clock => lcell_ffa[3].CLK
clock => lcell_ffa[2].CLK
clock => lcell_ffa[1].CLK
clock => lcell_ffa[0].CLK
dataa[0] => add_sub_cella[0].DATAA
dataa[1] => add_sub_cella[1].DATAA
dataa[2] => add_sub_cella[2].DATAA
dataa[3] => add_sub_cella[3].DATAA
dataa[4] => add_sub_cella[4].DATAA
dataa[5] => add_sub_cella[5].DATAA
dataa[6] => add_sub_cella[6].DATAA
dataa[7] => add_sub_cella[7].DATAA
dataa[8] => add_sub_cella[8].DATAA
datab[0] => add_sub_cella[0].DATAB
datab[1] => add_sub_cella[1].DATAB
datab[2] => add_sub_cella[2].DATAB
datab[3] => add_sub_cella[3].DATAB
datab[4] => add_sub_cella[4].DATAB
datab[5] => add_sub_cella[5].DATAB
datab[6] => add_sub_cella[6].DATAB
datab[7] => add_sub_cella[7].DATAB
datab[8] => add_sub_cella[8].DATAB
result[0] <= lcell_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= lcell_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= lcell_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= lcell_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= lcell_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= lcell_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= lcell_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= lcell_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= lcell_ffa[8].DB_MAX_OUTPUT_PORT_TYPE


|Memristor_Model|ALTFP_ADD_SUB:inst7|altfp_add_sub_45k:auto_generated|add_sub_hvl:add_sub4
aclr => add_sub_cell_ffa[27].IN0
aclr => add_sub_regra[0].IN0
aclr => inter_regrs_cin_ffa[0].IN0
aclr => pad_cell_ffa[27].IN0
add_sub => add_sub_cella[14].IN0
add_sub => _.IN0
add_sub => add_sub_regra[0].IN0
cin => add_sub_cella[0].CIN
clken => add_sub_cell_ffa[27].ENA
clken => add_sub_cell_ffa[26].ENA
clken => add_sub_cell_ffa[25].ENA
clken => add_sub_cell_ffa[24].ENA
clken => add_sub_cell_ffa[23].ENA
clken => add_sub_cell_ffa[22].ENA
clken => add_sub_cell_ffa[21].ENA
clken => add_sub_cell_ffa[20].ENA
clken => add_sub_cell_ffa[19].ENA
clken => add_sub_cell_ffa[18].ENA
clken => add_sub_cell_ffa[17].ENA
clken => add_sub_cell_ffa[16].ENA
clken => add_sub_cell_ffa[15].ENA
clken => add_sub_cell_ffa[14].ENA
clken => add_sub_cell_ffa[13].ENA
clken => add_sub_cell_ffa[12].ENA
clken => add_sub_cell_ffa[11].ENA
clken => add_sub_cell_ffa[10].ENA
clken => add_sub_cell_ffa[9].ENA
clken => add_sub_cell_ffa[8].ENA
clken => add_sub_cell_ffa[7].ENA
clken => add_sub_cell_ffa[6].ENA
clken => add_sub_cell_ffa[5].ENA
clken => add_sub_cell_ffa[4].ENA
clken => add_sub_cell_ffa[3].ENA
clken => add_sub_cell_ffa[2].ENA
clken => add_sub_cell_ffa[1].ENA
clken => add_sub_cell_ffa[0].ENA
clken => add_sub_regra[0].ENA
clken => inter_regrs_cin_ffa[0].ENA
clken => pad_cell_ffa[27].ENA
clken => pad_cell_ffa[26].ENA
clken => pad_cell_ffa[25].ENA
clken => pad_cell_ffa[24].ENA
clken => pad_cell_ffa[23].ENA
clken => pad_cell_ffa[22].ENA
clken => pad_cell_ffa[21].ENA
clken => pad_cell_ffa[20].ENA
clken => pad_cell_ffa[19].ENA
clken => pad_cell_ffa[18].ENA
clken => pad_cell_ffa[17].ENA
clken => pad_cell_ffa[16].ENA
clken => pad_cell_ffa[15].ENA
clken => pad_cell_ffa[14].ENA
clken => pad_cell_ffa[13].ENA
clken => pad_cell_ffa[12].ENA
clken => pad_cell_ffa[11].ENA
clken => pad_cell_ffa[10].ENA
clken => pad_cell_ffa[9].ENA
clken => pad_cell_ffa[8].ENA
clken => pad_cell_ffa[7].ENA
clken => pad_cell_ffa[6].ENA
clken => pad_cell_ffa[5].ENA
clken => pad_cell_ffa[4].ENA
clken => pad_cell_ffa[3].ENA
clken => pad_cell_ffa[2].ENA
clken => pad_cell_ffa[1].ENA
clken => pad_cell_ffa[0].ENA
clock => add_sub_cell_ffa[27].CLK
clock => add_sub_cell_ffa[26].CLK
clock => add_sub_cell_ffa[25].CLK
clock => add_sub_cell_ffa[24].CLK
clock => add_sub_cell_ffa[23].CLK
clock => add_sub_cell_ffa[22].CLK
clock => add_sub_cell_ffa[21].CLK
clock => add_sub_cell_ffa[20].CLK
clock => add_sub_cell_ffa[19].CLK
clock => add_sub_cell_ffa[18].CLK
clock => add_sub_cell_ffa[17].CLK
clock => add_sub_cell_ffa[16].CLK
clock => add_sub_cell_ffa[15].CLK
clock => add_sub_cell_ffa[14].CLK
clock => add_sub_cell_ffa[13].CLK
clock => add_sub_cell_ffa[12].CLK
clock => add_sub_cell_ffa[11].CLK
clock => add_sub_cell_ffa[10].CLK
clock => add_sub_cell_ffa[9].CLK
clock => add_sub_cell_ffa[8].CLK
clock => add_sub_cell_ffa[7].CLK
clock => add_sub_cell_ffa[6].CLK
clock => add_sub_cell_ffa[5].CLK
clock => add_sub_cell_ffa[4].CLK
clock => add_sub_cell_ffa[3].CLK
clock => add_sub_cell_ffa[2].CLK
clock => add_sub_cell_ffa[1].CLK
clock => add_sub_cell_ffa[0].CLK
clock => add_sub_regra[0].CLK
clock => inter_regrs_cin_ffa[0].CLK
clock => pad_cell_ffa[27].CLK
clock => pad_cell_ffa[26].CLK
clock => pad_cell_ffa[25].CLK
clock => pad_cell_ffa[24].CLK
clock => pad_cell_ffa[23].CLK
clock => pad_cell_ffa[22].CLK
clock => pad_cell_ffa[21].CLK
clock => pad_cell_ffa[20].CLK
clock => pad_cell_ffa[19].CLK
clock => pad_cell_ffa[18].CLK
clock => pad_cell_ffa[17].CLK
clock => pad_cell_ffa[16].CLK
clock => pad_cell_ffa[15].CLK
clock => pad_cell_ffa[14].CLK
clock => pad_cell_ffa[13].CLK
clock => pad_cell_ffa[12].CLK
clock => pad_cell_ffa[11].CLK
clock => pad_cell_ffa[10].CLK
clock => pad_cell_ffa[9].CLK
clock => pad_cell_ffa[8].CLK
clock => pad_cell_ffa[7].CLK
clock => pad_cell_ffa[6].CLK
clock => pad_cell_ffa[5].CLK
clock => pad_cell_ffa[4].CLK
clock => pad_cell_ffa[3].CLK
clock => pad_cell_ffa[2].CLK
clock => pad_cell_ffa[1].CLK
clock => pad_cell_ffa[0].CLK
dataa[0] => add_sub_cella[0].DATAA
dataa[1] => add_sub_cella[1].DATAA
dataa[2] => add_sub_cella[2].DATAA
dataa[3] => add_sub_cella[3].DATAA
dataa[4] => add_sub_cella[4].DATAA
dataa[5] => add_sub_cella[5].DATAA
dataa[6] => add_sub_cella[6].DATAA
dataa[7] => add_sub_cella[7].DATAA
dataa[8] => add_sub_cella[8].DATAA
dataa[9] => add_sub_cella[9].DATAA
dataa[10] => add_sub_cella[10].DATAA
dataa[11] => add_sub_cella[11].DATAA
dataa[12] => add_sub_cella[12].DATAA
dataa[13] => add_sub_cella[13].DATAA
dataa[14] => add_sub_cella[14].DATAA
dataa[15] => add_sub_cella[15].DATAA
dataa[16] => add_sub_cella[16].DATAA
dataa[17] => add_sub_cella[17].DATAA
dataa[18] => add_sub_cella[18].DATAA
dataa[19] => add_sub_cella[19].DATAA
dataa[20] => add_sub_cella[20].DATAA
dataa[21] => add_sub_cella[21].DATAA
dataa[22] => add_sub_cella[22].DATAA
dataa[23] => add_sub_cella[23].DATAA
dataa[24] => add_sub_cella[24].DATAA
dataa[25] => add_sub_cella[25].DATAA
dataa[26] => add_sub_cella[26].DATAA
dataa[27] => add_sub_cella[27].DATAA
datab[0] => add_sub_cella[0].IN0
datab[1] => add_sub_cella[1].IN0
datab[2] => add_sub_cella[2].IN0
datab[3] => add_sub_cella[3].IN0
datab[4] => add_sub_cella[4].IN0
datab[5] => add_sub_cella[5].IN0
datab[6] => add_sub_cella[6].IN0
datab[7] => add_sub_cella[7].IN0
datab[8] => add_sub_cella[8].IN0
datab[9] => add_sub_cella[9].IN0
datab[10] => add_sub_cella[10].IN0
datab[11] => add_sub_cella[11].IN0
datab[12] => add_sub_cella[12].IN0
datab[13] => add_sub_cella[13].IN0
datab[14] => add_sub_cella[14].IN0
datab[15] => add_sub_cella[15].IN0
datab[16] => add_sub_cella[16].IN0
datab[17] => add_sub_cella[17].IN0
datab[18] => add_sub_cella[18].IN0
datab[19] => add_sub_cella[19].IN0
datab[20] => add_sub_cella[20].IN0
datab[21] => add_sub_cella[21].IN0
datab[22] => add_sub_cella[22].IN0
datab[23] => add_sub_cella[23].IN0
datab[24] => add_sub_cella[24].IN0
datab[25] => add_sub_cella[25].IN0
datab[26] => add_sub_cella[26].IN0
datab[27] => add_sub_cella[27].IN0
result[0] <= pad_cell_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pad_cell_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pad_cell_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pad_cell_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pad_cell_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pad_cell_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pad_cell_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pad_cell_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pad_cell_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pad_cell_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pad_cell_ffa[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pad_cell_ffa[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pad_cell_ffa[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pad_cell_ffa[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pad_cell_ffa[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pad_cell_ffa[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pad_cell_ffa[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pad_cell_ffa[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pad_cell_ffa[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pad_cell_ffa[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= pad_cell_ffa[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= pad_cell_ffa[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= pad_cell_ffa[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= pad_cell_ffa[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= pad_cell_ffa[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= pad_cell_ffa[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= pad_cell_ffa[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= pad_cell_ffa[27].DB_MAX_OUTPUT_PORT_TYPE


|Memristor_Model|ALTFP_ADD_SUB:inst7|altfp_add_sub_45k:auto_generated|add_sub_hvl:add_sub5
aclr => add_sub_cell_ffa[27].IN0
aclr => add_sub_regra[0].IN0
aclr => inter_regrs_cin_ffa[0].IN0
aclr => pad_cell_ffa[27].IN0
add_sub => add_sub_cella[14].IN0
add_sub => _.IN0
add_sub => add_sub_regra[0].IN0
cin => add_sub_cella[0].CIN
clken => add_sub_cell_ffa[27].ENA
clken => add_sub_cell_ffa[26].ENA
clken => add_sub_cell_ffa[25].ENA
clken => add_sub_cell_ffa[24].ENA
clken => add_sub_cell_ffa[23].ENA
clken => add_sub_cell_ffa[22].ENA
clken => add_sub_cell_ffa[21].ENA
clken => add_sub_cell_ffa[20].ENA
clken => add_sub_cell_ffa[19].ENA
clken => add_sub_cell_ffa[18].ENA
clken => add_sub_cell_ffa[17].ENA
clken => add_sub_cell_ffa[16].ENA
clken => add_sub_cell_ffa[15].ENA
clken => add_sub_cell_ffa[14].ENA
clken => add_sub_cell_ffa[13].ENA
clken => add_sub_cell_ffa[12].ENA
clken => add_sub_cell_ffa[11].ENA
clken => add_sub_cell_ffa[10].ENA
clken => add_sub_cell_ffa[9].ENA
clken => add_sub_cell_ffa[8].ENA
clken => add_sub_cell_ffa[7].ENA
clken => add_sub_cell_ffa[6].ENA
clken => add_sub_cell_ffa[5].ENA
clken => add_sub_cell_ffa[4].ENA
clken => add_sub_cell_ffa[3].ENA
clken => add_sub_cell_ffa[2].ENA
clken => add_sub_cell_ffa[1].ENA
clken => add_sub_cell_ffa[0].ENA
clken => add_sub_regra[0].ENA
clken => inter_regrs_cin_ffa[0].ENA
clken => pad_cell_ffa[27].ENA
clken => pad_cell_ffa[26].ENA
clken => pad_cell_ffa[25].ENA
clken => pad_cell_ffa[24].ENA
clken => pad_cell_ffa[23].ENA
clken => pad_cell_ffa[22].ENA
clken => pad_cell_ffa[21].ENA
clken => pad_cell_ffa[20].ENA
clken => pad_cell_ffa[19].ENA
clken => pad_cell_ffa[18].ENA
clken => pad_cell_ffa[17].ENA
clken => pad_cell_ffa[16].ENA
clken => pad_cell_ffa[15].ENA
clken => pad_cell_ffa[14].ENA
clken => pad_cell_ffa[13].ENA
clken => pad_cell_ffa[12].ENA
clken => pad_cell_ffa[11].ENA
clken => pad_cell_ffa[10].ENA
clken => pad_cell_ffa[9].ENA
clken => pad_cell_ffa[8].ENA
clken => pad_cell_ffa[7].ENA
clken => pad_cell_ffa[6].ENA
clken => pad_cell_ffa[5].ENA
clken => pad_cell_ffa[4].ENA
clken => pad_cell_ffa[3].ENA
clken => pad_cell_ffa[2].ENA
clken => pad_cell_ffa[1].ENA
clken => pad_cell_ffa[0].ENA
clock => add_sub_cell_ffa[27].CLK
clock => add_sub_cell_ffa[26].CLK
clock => add_sub_cell_ffa[25].CLK
clock => add_sub_cell_ffa[24].CLK
clock => add_sub_cell_ffa[23].CLK
clock => add_sub_cell_ffa[22].CLK
clock => add_sub_cell_ffa[21].CLK
clock => add_sub_cell_ffa[20].CLK
clock => add_sub_cell_ffa[19].CLK
clock => add_sub_cell_ffa[18].CLK
clock => add_sub_cell_ffa[17].CLK
clock => add_sub_cell_ffa[16].CLK
clock => add_sub_cell_ffa[15].CLK
clock => add_sub_cell_ffa[14].CLK
clock => add_sub_cell_ffa[13].CLK
clock => add_sub_cell_ffa[12].CLK
clock => add_sub_cell_ffa[11].CLK
clock => add_sub_cell_ffa[10].CLK
clock => add_sub_cell_ffa[9].CLK
clock => add_sub_cell_ffa[8].CLK
clock => add_sub_cell_ffa[7].CLK
clock => add_sub_cell_ffa[6].CLK
clock => add_sub_cell_ffa[5].CLK
clock => add_sub_cell_ffa[4].CLK
clock => add_sub_cell_ffa[3].CLK
clock => add_sub_cell_ffa[2].CLK
clock => add_sub_cell_ffa[1].CLK
clock => add_sub_cell_ffa[0].CLK
clock => add_sub_regra[0].CLK
clock => inter_regrs_cin_ffa[0].CLK
clock => pad_cell_ffa[27].CLK
clock => pad_cell_ffa[26].CLK
clock => pad_cell_ffa[25].CLK
clock => pad_cell_ffa[24].CLK
clock => pad_cell_ffa[23].CLK
clock => pad_cell_ffa[22].CLK
clock => pad_cell_ffa[21].CLK
clock => pad_cell_ffa[20].CLK
clock => pad_cell_ffa[19].CLK
clock => pad_cell_ffa[18].CLK
clock => pad_cell_ffa[17].CLK
clock => pad_cell_ffa[16].CLK
clock => pad_cell_ffa[15].CLK
clock => pad_cell_ffa[14].CLK
clock => pad_cell_ffa[13].CLK
clock => pad_cell_ffa[12].CLK
clock => pad_cell_ffa[11].CLK
clock => pad_cell_ffa[10].CLK
clock => pad_cell_ffa[9].CLK
clock => pad_cell_ffa[8].CLK
clock => pad_cell_ffa[7].CLK
clock => pad_cell_ffa[6].CLK
clock => pad_cell_ffa[5].CLK
clock => pad_cell_ffa[4].CLK
clock => pad_cell_ffa[3].CLK
clock => pad_cell_ffa[2].CLK
clock => pad_cell_ffa[1].CLK
clock => pad_cell_ffa[0].CLK
dataa[0] => add_sub_cella[0].DATAA
dataa[1] => add_sub_cella[1].DATAA
dataa[2] => add_sub_cella[2].DATAA
dataa[3] => add_sub_cella[3].DATAA
dataa[4] => add_sub_cella[4].DATAA
dataa[5] => add_sub_cella[5].DATAA
dataa[6] => add_sub_cella[6].DATAA
dataa[7] => add_sub_cella[7].DATAA
dataa[8] => add_sub_cella[8].DATAA
dataa[9] => add_sub_cella[9].DATAA
dataa[10] => add_sub_cella[10].DATAA
dataa[11] => add_sub_cella[11].DATAA
dataa[12] => add_sub_cella[12].DATAA
dataa[13] => add_sub_cella[13].DATAA
dataa[14] => add_sub_cella[14].DATAA
dataa[15] => add_sub_cella[15].DATAA
dataa[16] => add_sub_cella[16].DATAA
dataa[17] => add_sub_cella[17].DATAA
dataa[18] => add_sub_cella[18].DATAA
dataa[19] => add_sub_cella[19].DATAA
dataa[20] => add_sub_cella[20].DATAA
dataa[21] => add_sub_cella[21].DATAA
dataa[22] => add_sub_cella[22].DATAA
dataa[23] => add_sub_cella[23].DATAA
dataa[24] => add_sub_cella[24].DATAA
dataa[25] => add_sub_cella[25].DATAA
dataa[26] => add_sub_cella[26].DATAA
dataa[27] => add_sub_cella[27].DATAA
datab[0] => add_sub_cella[0].IN0
datab[1] => add_sub_cella[1].IN0
datab[2] => add_sub_cella[2].IN0
datab[3] => add_sub_cella[3].IN0
datab[4] => add_sub_cella[4].IN0
datab[5] => add_sub_cella[5].IN0
datab[6] => add_sub_cella[6].IN0
datab[7] => add_sub_cella[7].IN0
datab[8] => add_sub_cella[8].IN0
datab[9] => add_sub_cella[9].IN0
datab[10] => add_sub_cella[10].IN0
datab[11] => add_sub_cella[11].IN0
datab[12] => add_sub_cella[12].IN0
datab[13] => add_sub_cella[13].IN0
datab[14] => add_sub_cella[14].IN0
datab[15] => add_sub_cella[15].IN0
datab[16] => add_sub_cella[16].IN0
datab[17] => add_sub_cella[17].IN0
datab[18] => add_sub_cella[18].IN0
datab[19] => add_sub_cella[19].IN0
datab[20] => add_sub_cella[20].IN0
datab[21] => add_sub_cella[21].IN0
datab[22] => add_sub_cella[22].IN0
datab[23] => add_sub_cella[23].IN0
datab[24] => add_sub_cella[24].IN0
datab[25] => add_sub_cella[25].IN0
datab[26] => add_sub_cella[26].IN0
datab[27] => add_sub_cella[27].IN0
result[0] <= pad_cell_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pad_cell_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pad_cell_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pad_cell_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pad_cell_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pad_cell_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pad_cell_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pad_cell_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pad_cell_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pad_cell_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pad_cell_ffa[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pad_cell_ffa[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pad_cell_ffa[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pad_cell_ffa[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pad_cell_ffa[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pad_cell_ffa[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pad_cell_ffa[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pad_cell_ffa[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pad_cell_ffa[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pad_cell_ffa[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= pad_cell_ffa[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= pad_cell_ffa[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= pad_cell_ffa[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= pad_cell_ffa[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= pad_cell_ffa[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= pad_cell_ffa[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= pad_cell_ffa[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= pad_cell_ffa[27].DB_MAX_OUTPUT_PORT_TYPE


|Memristor_Model|ALTFP_ADD_SUB:inst7|altfp_add_sub_45k:auto_generated|add_sub_6lm:add_sub7
aclr => lcell_ffa[8].IN0
clken => lcell_ffa[8].ENA
clken => lcell_ffa[7].ENA
clken => lcell_ffa[6].ENA
clken => lcell_ffa[5].ENA
clken => lcell_ffa[4].ENA
clken => lcell_ffa[3].ENA
clken => lcell_ffa[2].ENA
clken => lcell_ffa[1].ENA
clken => lcell_ffa[0].ENA
clock => lcell_ffa[8].CLK
clock => lcell_ffa[7].CLK
clock => lcell_ffa[6].CLK
clock => lcell_ffa[5].CLK
clock => lcell_ffa[4].CLK
clock => lcell_ffa[3].CLK
clock => lcell_ffa[2].CLK
clock => lcell_ffa[1].CLK
clock => lcell_ffa[0].CLK
dataa[0] => add_sub_cella[0].DATAA
dataa[1] => add_sub_cella[1].DATAA
dataa[2] => add_sub_cella[2].DATAA
dataa[3] => add_sub_cella[3].DATAA
dataa[4] => add_sub_cella[4].DATAA
dataa[5] => add_sub_cella[5].DATAA
dataa[6] => add_sub_cella[6].DATAA
dataa[7] => add_sub_cella[7].DATAA
dataa[8] => add_sub_cella[8].DATAA
datab[0] => add_sub_cella[0].DATAB
datab[1] => add_sub_cella[1].DATAB
datab[2] => add_sub_cella[2].DATAB
datab[3] => add_sub_cella[3].DATAB
datab[4] => add_sub_cella[4].DATAB
datab[5] => add_sub_cella[5].DATAB
datab[6] => add_sub_cella[6].DATAB
datab[7] => add_sub_cella[7].DATAB
datab[8] => add_sub_cella[8].DATAB
result[0] <= lcell_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= lcell_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= lcell_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= lcell_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= lcell_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= lcell_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= lcell_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= lcell_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= lcell_ffa[8].DB_MAX_OUTPUT_PORT_TYPE


|Memristor_Model|ALTFP_ADD_SUB:inst7|altfp_add_sub_45k:auto_generated|add_sub_lmm:add_sub8
aclr => lcell_ffa[25].IN0
clken => lcell_ffa[25].ENA
clken => lcell_ffa[24].ENA
clken => lcell_ffa[23].ENA
clken => lcell_ffa[22].ENA
clken => lcell_ffa[21].ENA
clken => lcell_ffa[20].ENA
clken => lcell_ffa[19].ENA
clken => lcell_ffa[18].ENA
clken => lcell_ffa[17].ENA
clken => lcell_ffa[16].ENA
clken => lcell_ffa[15].ENA
clken => lcell_ffa[14].ENA
clken => lcell_ffa[13].ENA
clken => lcell_ffa[12].ENA
clken => lcell_ffa[11].ENA
clken => lcell_ffa[10].ENA
clken => lcell_ffa[9].ENA
clken => lcell_ffa[8].ENA
clken => lcell_ffa[7].ENA
clken => lcell_ffa[6].ENA
clken => lcell_ffa[5].ENA
clken => lcell_ffa[4].ENA
clken => lcell_ffa[3].ENA
clken => lcell_ffa[2].ENA
clken => lcell_ffa[1].ENA
clken => lcell_ffa[0].ENA
clock => lcell_ffa[25].CLK
clock => lcell_ffa[24].CLK
clock => lcell_ffa[23].CLK
clock => lcell_ffa[22].CLK
clock => lcell_ffa[21].CLK
clock => lcell_ffa[20].CLK
clock => lcell_ffa[19].CLK
clock => lcell_ffa[18].CLK
clock => lcell_ffa[17].CLK
clock => lcell_ffa[16].CLK
clock => lcell_ffa[15].CLK
clock => lcell_ffa[14].CLK
clock => lcell_ffa[13].CLK
clock => lcell_ffa[12].CLK
clock => lcell_ffa[11].CLK
clock => lcell_ffa[10].CLK
clock => lcell_ffa[9].CLK
clock => lcell_ffa[8].CLK
clock => lcell_ffa[7].CLK
clock => lcell_ffa[6].CLK
clock => lcell_ffa[5].CLK
clock => lcell_ffa[4].CLK
clock => lcell_ffa[3].CLK
clock => lcell_ffa[2].CLK
clock => lcell_ffa[1].CLK
clock => lcell_ffa[0].CLK
dataa[0] => add_sub_cella[0].DATAA
dataa[1] => add_sub_cella[1].DATAA
dataa[2] => add_sub_cella[2].DATAA
dataa[3] => add_sub_cella[3].DATAA
dataa[4] => add_sub_cella[4].DATAA
dataa[5] => add_sub_cella[5].DATAA
dataa[6] => add_sub_cella[6].DATAA
dataa[7] => add_sub_cella[7].DATAA
dataa[8] => add_sub_cella[8].DATAA
dataa[9] => add_sub_cella[9].DATAA
dataa[10] => add_sub_cella[10].DATAA
dataa[11] => add_sub_cella[11].DATAA
dataa[12] => add_sub_cella[12].DATAA
dataa[13] => add_sub_cella[13].DATAA
dataa[14] => add_sub_cella[14].DATAA
dataa[15] => add_sub_cella[15].DATAA
dataa[16] => add_sub_cella[16].DATAA
dataa[17] => add_sub_cella[17].DATAA
dataa[18] => add_sub_cella[18].DATAA
dataa[19] => add_sub_cella[19].DATAA
dataa[20] => add_sub_cella[20].DATAA
dataa[21] => add_sub_cella[21].DATAA
dataa[22] => add_sub_cella[22].DATAA
dataa[23] => add_sub_cella[23].DATAA
dataa[24] => add_sub_cella[24].DATAA
dataa[25] => add_sub_cella[25].DATAA
datab[0] => add_sub_cella[0].DATAB
datab[1] => add_sub_cella[1].DATAB
datab[2] => add_sub_cella[2].DATAB
datab[3] => add_sub_cella[3].DATAB
datab[4] => add_sub_cella[4].DATAB
datab[5] => add_sub_cella[5].DATAB
datab[6] => add_sub_cella[6].DATAB
datab[7] => add_sub_cella[7].DATAB
datab[8] => add_sub_cella[8].DATAB
datab[9] => add_sub_cella[9].DATAB
datab[10] => add_sub_cella[10].DATAB
datab[11] => add_sub_cella[11].DATAB
datab[12] => add_sub_cella[12].DATAB
datab[13] => add_sub_cella[13].DATAB
datab[14] => add_sub_cella[14].DATAB
datab[15] => add_sub_cella[15].DATAB
datab[16] => add_sub_cella[16].DATAB
datab[17] => add_sub_cella[17].DATAB
datab[18] => add_sub_cella[18].DATAB
datab[19] => add_sub_cella[19].DATAB
datab[20] => add_sub_cella[20].DATAB
datab[21] => add_sub_cella[21].DATAB
datab[22] => add_sub_cella[22].DATAB
datab[23] => add_sub_cella[23].DATAB
datab[24] => add_sub_cella[24].DATAB
datab[25] => add_sub_cella[25].DATAB
result[0] <= lcell_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= lcell_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= lcell_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= lcell_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= lcell_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= lcell_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= lcell_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= lcell_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= lcell_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= lcell_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= lcell_ffa[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= lcell_ffa[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= lcell_ffa[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= lcell_ffa[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= lcell_ffa[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= lcell_ffa[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= lcell_ffa[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= lcell_ffa[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= lcell_ffa[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= lcell_ffa[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= lcell_ffa[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= lcell_ffa[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= lcell_ffa[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= lcell_ffa[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= lcell_ffa[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= lcell_ffa[25].DB_MAX_OUTPUT_PORT_TYPE


|Memristor_Model|ALTFP_MULT:inst9
aclr => altfp_mult_slq:auto_generated.aclr
clk_en => altfp_mult_slq:auto_generated.clk_en
clock => altfp_mult_slq:auto_generated.clock
dataa[0] => altfp_mult_slq:auto_generated.dataa[0]
dataa[1] => altfp_mult_slq:auto_generated.dataa[1]
dataa[2] => altfp_mult_slq:auto_generated.dataa[2]
dataa[3] => altfp_mult_slq:auto_generated.dataa[3]
dataa[4] => altfp_mult_slq:auto_generated.dataa[4]
dataa[5] => altfp_mult_slq:auto_generated.dataa[5]
dataa[6] => altfp_mult_slq:auto_generated.dataa[6]
dataa[7] => altfp_mult_slq:auto_generated.dataa[7]
dataa[8] => altfp_mult_slq:auto_generated.dataa[8]
dataa[9] => altfp_mult_slq:auto_generated.dataa[9]
dataa[10] => altfp_mult_slq:auto_generated.dataa[10]
dataa[11] => altfp_mult_slq:auto_generated.dataa[11]
dataa[12] => altfp_mult_slq:auto_generated.dataa[12]
dataa[13] => altfp_mult_slq:auto_generated.dataa[13]
dataa[14] => altfp_mult_slq:auto_generated.dataa[14]
dataa[15] => altfp_mult_slq:auto_generated.dataa[15]
dataa[16] => altfp_mult_slq:auto_generated.dataa[16]
dataa[17] => altfp_mult_slq:auto_generated.dataa[17]
dataa[18] => altfp_mult_slq:auto_generated.dataa[18]
dataa[19] => altfp_mult_slq:auto_generated.dataa[19]
dataa[20] => altfp_mult_slq:auto_generated.dataa[20]
dataa[21] => altfp_mult_slq:auto_generated.dataa[21]
dataa[22] => altfp_mult_slq:auto_generated.dataa[22]
dataa[23] => altfp_mult_slq:auto_generated.dataa[23]
dataa[24] => altfp_mult_slq:auto_generated.dataa[24]
dataa[25] => altfp_mult_slq:auto_generated.dataa[25]
dataa[26] => altfp_mult_slq:auto_generated.dataa[26]
dataa[27] => altfp_mult_slq:auto_generated.dataa[27]
dataa[28] => altfp_mult_slq:auto_generated.dataa[28]
dataa[29] => altfp_mult_slq:auto_generated.dataa[29]
dataa[30] => altfp_mult_slq:auto_generated.dataa[30]
dataa[31] => altfp_mult_slq:auto_generated.dataa[31]
datab[0] => altfp_mult_slq:auto_generated.datab[0]
datab[1] => altfp_mult_slq:auto_generated.datab[1]
datab[2] => altfp_mult_slq:auto_generated.datab[2]
datab[3] => altfp_mult_slq:auto_generated.datab[3]
datab[4] => altfp_mult_slq:auto_generated.datab[4]
datab[5] => altfp_mult_slq:auto_generated.datab[5]
datab[6] => altfp_mult_slq:auto_generated.datab[6]
datab[7] => altfp_mult_slq:auto_generated.datab[7]
datab[8] => altfp_mult_slq:auto_generated.datab[8]
datab[9] => altfp_mult_slq:auto_generated.datab[9]
datab[10] => altfp_mult_slq:auto_generated.datab[10]
datab[11] => altfp_mult_slq:auto_generated.datab[11]
datab[12] => altfp_mult_slq:auto_generated.datab[12]
datab[13] => altfp_mult_slq:auto_generated.datab[13]
datab[14] => altfp_mult_slq:auto_generated.datab[14]
datab[15] => altfp_mult_slq:auto_generated.datab[15]
datab[16] => altfp_mult_slq:auto_generated.datab[16]
datab[17] => altfp_mult_slq:auto_generated.datab[17]
datab[18] => altfp_mult_slq:auto_generated.datab[18]
datab[19] => altfp_mult_slq:auto_generated.datab[19]
datab[20] => altfp_mult_slq:auto_generated.datab[20]
datab[21] => altfp_mult_slq:auto_generated.datab[21]
datab[22] => altfp_mult_slq:auto_generated.datab[22]
datab[23] => altfp_mult_slq:auto_generated.datab[23]
datab[24] => altfp_mult_slq:auto_generated.datab[24]
datab[25] => altfp_mult_slq:auto_generated.datab[25]
datab[26] => altfp_mult_slq:auto_generated.datab[26]
datab[27] => altfp_mult_slq:auto_generated.datab[27]
datab[28] => altfp_mult_slq:auto_generated.datab[28]
datab[29] => altfp_mult_slq:auto_generated.datab[29]
datab[30] => altfp_mult_slq:auto_generated.datab[30]
datab[31] => altfp_mult_slq:auto_generated.datab[31]
denormal <= <GND>
indefinite <= <GND>
nan <= <GND>
overflow <= <GND>
result[0] <= altfp_mult_slq:auto_generated.result[0]
result[1] <= altfp_mult_slq:auto_generated.result[1]
result[2] <= altfp_mult_slq:auto_generated.result[2]
result[3] <= altfp_mult_slq:auto_generated.result[3]
result[4] <= altfp_mult_slq:auto_generated.result[4]
result[5] <= altfp_mult_slq:auto_generated.result[5]
result[6] <= altfp_mult_slq:auto_generated.result[6]
result[7] <= altfp_mult_slq:auto_generated.result[7]
result[8] <= altfp_mult_slq:auto_generated.result[8]
result[9] <= altfp_mult_slq:auto_generated.result[9]
result[10] <= altfp_mult_slq:auto_generated.result[10]
result[11] <= altfp_mult_slq:auto_generated.result[11]
result[12] <= altfp_mult_slq:auto_generated.result[12]
result[13] <= altfp_mult_slq:auto_generated.result[13]
result[14] <= altfp_mult_slq:auto_generated.result[14]
result[15] <= altfp_mult_slq:auto_generated.result[15]
result[16] <= altfp_mult_slq:auto_generated.result[16]
result[17] <= altfp_mult_slq:auto_generated.result[17]
result[18] <= altfp_mult_slq:auto_generated.result[18]
result[19] <= altfp_mult_slq:auto_generated.result[19]
result[20] <= altfp_mult_slq:auto_generated.result[20]
result[21] <= altfp_mult_slq:auto_generated.result[21]
result[22] <= altfp_mult_slq:auto_generated.result[22]
result[23] <= altfp_mult_slq:auto_generated.result[23]
result[24] <= altfp_mult_slq:auto_generated.result[24]
result[25] <= altfp_mult_slq:auto_generated.result[25]
result[26] <= altfp_mult_slq:auto_generated.result[26]
result[27] <= altfp_mult_slq:auto_generated.result[27]
result[28] <= altfp_mult_slq:auto_generated.result[28]
result[29] <= altfp_mult_slq:auto_generated.result[29]
result[30] <= altfp_mult_slq:auto_generated.result[30]
result[31] <= altfp_mult_slq:auto_generated.result[31]
underflow <= <GND>
zero <= <GND>


|Memristor_Model|ALTFP_MULT:inst9|altfp_mult_slq:auto_generated
aclr => dataa_exp_all_one_ff_p1.IN0
aclr => dataa_exp_not_zero_ff_p1.IN0
aclr => dataa_man_not_zero_ff_p1.IN0
aclr => dataa_man_not_zero_ff_p2.IN0
aclr => datab_exp_all_one_ff_p1.IN0
aclr => datab_exp_not_zero_ff_p1.IN0
aclr => datab_man_not_zero_ff_p1.IN0
aclr => datab_man_not_zero_ff_p2.IN0
aclr => delay_exp2_bias[9].IN0
aclr => delay_exp_bias[9].IN0
aclr => delay_man_product_msb.IN0
aclr => delay_man_product_msb_p0.IN0
aclr => exp_add_p1a[8].IN0
aclr => exp_result_ff[7].IN0
aclr => input_is_infinity_dffe_0.IN0
aclr => input_is_infinity_dffe_1.IN0
aclr => input_is_infinity_ff1.IN0
aclr => input_is_nan_dffe_0.IN0
aclr => input_is_nan_dffe_1.IN0
aclr => input_is_nan_ff1.IN0
aclr => input_not_zero_dffe_0.IN0
aclr => input_not_zero_dffe_1.IN0
aclr => input_not_zero_ff1.IN0
aclr => lsb_dffe.IN0
aclr => man_result_ff[22].IN0
aclr => man_round_p[23].IN0
aclr => man_round_p2a[24].IN0
aclr => round_dffe.IN0
aclr => sign_node_ff[4].IN0
aclr => sticky_dffe.IN0
aclr => mult_smt:man_product2_mult.aclr
aclr => exp_add_adder_pipeline_dffe[8].IN0
clk_en => mult_smt:man_product2_mult.clken
clk_en => dataa_exp_all_one_ff_p1.ENA
clk_en => dataa_exp_not_zero_ff_p1.ENA
clk_en => dataa_man_not_zero_ff_p1.ENA
clk_en => dataa_man_not_zero_ff_p2.ENA
clk_en => datab_exp_all_one_ff_p1.ENA
clk_en => datab_exp_not_zero_ff_p1.ENA
clk_en => datab_man_not_zero_ff_p1.ENA
clk_en => datab_man_not_zero_ff_p2.ENA
clk_en => delay_exp2_bias[9].ENA
clk_en => delay_exp2_bias[8].ENA
clk_en => delay_exp2_bias[7].ENA
clk_en => delay_exp2_bias[6].ENA
clk_en => delay_exp2_bias[5].ENA
clk_en => delay_exp2_bias[4].ENA
clk_en => delay_exp2_bias[3].ENA
clk_en => delay_exp2_bias[2].ENA
clk_en => delay_exp2_bias[1].ENA
clk_en => delay_exp2_bias[0].ENA
clk_en => delay_exp_bias[9].ENA
clk_en => delay_exp_bias[8].ENA
clk_en => delay_exp_bias[7].ENA
clk_en => delay_exp_bias[6].ENA
clk_en => delay_exp_bias[5].ENA
clk_en => delay_exp_bias[4].ENA
clk_en => delay_exp_bias[3].ENA
clk_en => delay_exp_bias[2].ENA
clk_en => delay_exp_bias[1].ENA
clk_en => delay_exp_bias[0].ENA
clk_en => delay_man_product_msb.ENA
clk_en => delay_man_product_msb_p0.ENA
clk_en => exp_add_p1a[8].ENA
clk_en => exp_add_p1a[7].ENA
clk_en => exp_add_p1a[6].ENA
clk_en => exp_add_p1a[5].ENA
clk_en => exp_add_p1a[4].ENA
clk_en => exp_add_p1a[3].ENA
clk_en => exp_add_p1a[2].ENA
clk_en => exp_add_p1a[1].ENA
clk_en => exp_add_p1a[0].ENA
clk_en => exp_result_ff[7].ENA
clk_en => exp_result_ff[6].ENA
clk_en => exp_result_ff[5].ENA
clk_en => exp_result_ff[4].ENA
clk_en => exp_result_ff[3].ENA
clk_en => exp_result_ff[2].ENA
clk_en => exp_result_ff[1].ENA
clk_en => exp_result_ff[0].ENA
clk_en => input_is_infinity_dffe_0.ENA
clk_en => input_is_infinity_dffe_1.ENA
clk_en => input_is_infinity_ff1.ENA
clk_en => input_is_nan_dffe_0.ENA
clk_en => input_is_nan_dffe_1.ENA
clk_en => input_is_nan_ff1.ENA
clk_en => input_not_zero_dffe_0.ENA
clk_en => input_not_zero_dffe_1.ENA
clk_en => input_not_zero_ff1.ENA
clk_en => lsb_dffe.ENA
clk_en => man_result_ff[22].ENA
clk_en => man_result_ff[21].ENA
clk_en => man_result_ff[20].ENA
clk_en => man_result_ff[19].ENA
clk_en => man_result_ff[18].ENA
clk_en => man_result_ff[17].ENA
clk_en => man_result_ff[16].ENA
clk_en => man_result_ff[15].ENA
clk_en => man_result_ff[14].ENA
clk_en => man_result_ff[13].ENA
clk_en => man_result_ff[12].ENA
clk_en => man_result_ff[11].ENA
clk_en => man_result_ff[10].ENA
clk_en => man_result_ff[9].ENA
clk_en => man_result_ff[8].ENA
clk_en => man_result_ff[7].ENA
clk_en => man_result_ff[6].ENA
clk_en => man_result_ff[5].ENA
clk_en => man_result_ff[4].ENA
clk_en => man_result_ff[3].ENA
clk_en => man_result_ff[2].ENA
clk_en => man_result_ff[1].ENA
clk_en => man_result_ff[0].ENA
clk_en => man_round_p[23].ENA
clk_en => man_round_p[22].ENA
clk_en => man_round_p[21].ENA
clk_en => man_round_p[20].ENA
clk_en => man_round_p[19].ENA
clk_en => man_round_p[18].ENA
clk_en => man_round_p[17].ENA
clk_en => man_round_p[16].ENA
clk_en => man_round_p[15].ENA
clk_en => man_round_p[14].ENA
clk_en => man_round_p[13].ENA
clk_en => man_round_p[12].ENA
clk_en => man_round_p[11].ENA
clk_en => man_round_p[10].ENA
clk_en => man_round_p[9].ENA
clk_en => man_round_p[8].ENA
clk_en => man_round_p[7].ENA
clk_en => man_round_p[6].ENA
clk_en => man_round_p[5].ENA
clk_en => man_round_p[4].ENA
clk_en => man_round_p[3].ENA
clk_en => man_round_p[2].ENA
clk_en => man_round_p[1].ENA
clk_en => man_round_p[0].ENA
clk_en => man_round_p2a[24].ENA
clk_en => man_round_p2a[23].ENA
clk_en => man_round_p2a[22].ENA
clk_en => man_round_p2a[21].ENA
clk_en => man_round_p2a[20].ENA
clk_en => man_round_p2a[19].ENA
clk_en => man_round_p2a[18].ENA
clk_en => man_round_p2a[17].ENA
clk_en => man_round_p2a[16].ENA
clk_en => man_round_p2a[15].ENA
clk_en => man_round_p2a[14].ENA
clk_en => man_round_p2a[13].ENA
clk_en => man_round_p2a[12].ENA
clk_en => man_round_p2a[11].ENA
clk_en => man_round_p2a[10].ENA
clk_en => man_round_p2a[9].ENA
clk_en => man_round_p2a[8].ENA
clk_en => man_round_p2a[7].ENA
clk_en => man_round_p2a[6].ENA
clk_en => man_round_p2a[5].ENA
clk_en => man_round_p2a[4].ENA
clk_en => man_round_p2a[3].ENA
clk_en => man_round_p2a[2].ENA
clk_en => man_round_p2a[1].ENA
clk_en => man_round_p2a[0].ENA
clk_en => round_dffe.ENA
clk_en => sign_node_ff[4].ENA
clk_en => sign_node_ff[3].ENA
clk_en => sign_node_ff[2].ENA
clk_en => sign_node_ff[1].ENA
clk_en => sign_node_ff[0].ENA
clk_en => sticky_dffe.ENA
clk_en => exp_add_adder_pipeline_dffe[8].ENA
clk_en => exp_add_adder_pipeline_dffe[7].ENA
clk_en => exp_add_adder_pipeline_dffe[6].ENA
clk_en => exp_add_adder_pipeline_dffe[5].ENA
clk_en => exp_add_adder_pipeline_dffe[4].ENA
clk_en => exp_add_adder_pipeline_dffe[3].ENA
clk_en => exp_add_adder_pipeline_dffe[2].ENA
clk_en => exp_add_adder_pipeline_dffe[1].ENA
clk_en => exp_add_adder_pipeline_dffe[0].ENA
clock => mult_smt:man_product2_mult.clock
clock => dataa_exp_all_one_ff_p1.CLK
clock => dataa_exp_not_zero_ff_p1.CLK
clock => dataa_man_not_zero_ff_p1.CLK
clock => dataa_man_not_zero_ff_p2.CLK
clock => datab_exp_all_one_ff_p1.CLK
clock => datab_exp_not_zero_ff_p1.CLK
clock => datab_man_not_zero_ff_p1.CLK
clock => datab_man_not_zero_ff_p2.CLK
clock => delay_exp2_bias[9].CLK
clock => delay_exp2_bias[8].CLK
clock => delay_exp2_bias[7].CLK
clock => delay_exp2_bias[6].CLK
clock => delay_exp2_bias[5].CLK
clock => delay_exp2_bias[4].CLK
clock => delay_exp2_bias[3].CLK
clock => delay_exp2_bias[2].CLK
clock => delay_exp2_bias[1].CLK
clock => delay_exp2_bias[0].CLK
clock => delay_exp_bias[9].CLK
clock => delay_exp_bias[8].CLK
clock => delay_exp_bias[7].CLK
clock => delay_exp_bias[6].CLK
clock => delay_exp_bias[5].CLK
clock => delay_exp_bias[4].CLK
clock => delay_exp_bias[3].CLK
clock => delay_exp_bias[2].CLK
clock => delay_exp_bias[1].CLK
clock => delay_exp_bias[0].CLK
clock => delay_man_product_msb.CLK
clock => delay_man_product_msb_p0.CLK
clock => exp_add_p1a[8].CLK
clock => exp_add_p1a[7].CLK
clock => exp_add_p1a[6].CLK
clock => exp_add_p1a[5].CLK
clock => exp_add_p1a[4].CLK
clock => exp_add_p1a[3].CLK
clock => exp_add_p1a[2].CLK
clock => exp_add_p1a[1].CLK
clock => exp_add_p1a[0].CLK
clock => exp_result_ff[7].CLK
clock => exp_result_ff[6].CLK
clock => exp_result_ff[5].CLK
clock => exp_result_ff[4].CLK
clock => exp_result_ff[3].CLK
clock => exp_result_ff[2].CLK
clock => exp_result_ff[1].CLK
clock => exp_result_ff[0].CLK
clock => input_is_infinity_dffe_0.CLK
clock => input_is_infinity_dffe_1.CLK
clock => input_is_infinity_ff1.CLK
clock => input_is_nan_dffe_0.CLK
clock => input_is_nan_dffe_1.CLK
clock => input_is_nan_ff1.CLK
clock => input_not_zero_dffe_0.CLK
clock => input_not_zero_dffe_1.CLK
clock => input_not_zero_ff1.CLK
clock => lsb_dffe.CLK
clock => man_result_ff[22].CLK
clock => man_result_ff[21].CLK
clock => man_result_ff[20].CLK
clock => man_result_ff[19].CLK
clock => man_result_ff[18].CLK
clock => man_result_ff[17].CLK
clock => man_result_ff[16].CLK
clock => man_result_ff[15].CLK
clock => man_result_ff[14].CLK
clock => man_result_ff[13].CLK
clock => man_result_ff[12].CLK
clock => man_result_ff[11].CLK
clock => man_result_ff[10].CLK
clock => man_result_ff[9].CLK
clock => man_result_ff[8].CLK
clock => man_result_ff[7].CLK
clock => man_result_ff[6].CLK
clock => man_result_ff[5].CLK
clock => man_result_ff[4].CLK
clock => man_result_ff[3].CLK
clock => man_result_ff[2].CLK
clock => man_result_ff[1].CLK
clock => man_result_ff[0].CLK
clock => man_round_p[23].CLK
clock => man_round_p[22].CLK
clock => man_round_p[21].CLK
clock => man_round_p[20].CLK
clock => man_round_p[19].CLK
clock => man_round_p[18].CLK
clock => man_round_p[17].CLK
clock => man_round_p[16].CLK
clock => man_round_p[15].CLK
clock => man_round_p[14].CLK
clock => man_round_p[13].CLK
clock => man_round_p[12].CLK
clock => man_round_p[11].CLK
clock => man_round_p[10].CLK
clock => man_round_p[9].CLK
clock => man_round_p[8].CLK
clock => man_round_p[7].CLK
clock => man_round_p[6].CLK
clock => man_round_p[5].CLK
clock => man_round_p[4].CLK
clock => man_round_p[3].CLK
clock => man_round_p[2].CLK
clock => man_round_p[1].CLK
clock => man_round_p[0].CLK
clock => man_round_p2a[24].CLK
clock => man_round_p2a[23].CLK
clock => man_round_p2a[22].CLK
clock => man_round_p2a[21].CLK
clock => man_round_p2a[20].CLK
clock => man_round_p2a[19].CLK
clock => man_round_p2a[18].CLK
clock => man_round_p2a[17].CLK
clock => man_round_p2a[16].CLK
clock => man_round_p2a[15].CLK
clock => man_round_p2a[14].CLK
clock => man_round_p2a[13].CLK
clock => man_round_p2a[12].CLK
clock => man_round_p2a[11].CLK
clock => man_round_p2a[10].CLK
clock => man_round_p2a[9].CLK
clock => man_round_p2a[8].CLK
clock => man_round_p2a[7].CLK
clock => man_round_p2a[6].CLK
clock => man_round_p2a[5].CLK
clock => man_round_p2a[4].CLK
clock => man_round_p2a[3].CLK
clock => man_round_p2a[2].CLK
clock => man_round_p2a[1].CLK
clock => man_round_p2a[0].CLK
clock => round_dffe.CLK
clock => sign_node_ff[4].CLK
clock => sign_node_ff[3].CLK
clock => sign_node_ff[2].CLK
clock => sign_node_ff[1].CLK
clock => sign_node_ff[0].CLK
clock => sticky_dffe.CLK
clock => exp_add_adder_pipeline_dffe[8].CLK
clock => exp_add_adder_pipeline_dffe[7].CLK
clock => exp_add_adder_pipeline_dffe[6].CLK
clock => exp_add_adder_pipeline_dffe[5].CLK
clock => exp_add_adder_pipeline_dffe[4].CLK
clock => exp_add_adder_pipeline_dffe[3].CLK
clock => exp_add_adder_pipeline_dffe[2].CLK
clock => exp_add_adder_pipeline_dffe[1].CLK
clock => exp_add_adder_pipeline_dffe[0].CLK
dataa[0] => mult_smt:man_product2_mult.dataa[0]
dataa[0] => dataa_man_not_zero[1].IN1
dataa[1] => mult_smt:man_product2_mult.dataa[1]
dataa[1] => dataa_man_not_zero[1].IN0
dataa[2] => mult_smt:man_product2_mult.dataa[2]
dataa[2] => dataa_man_not_zero[2].IN0
dataa[3] => mult_smt:man_product2_mult.dataa[3]
dataa[3] => dataa_man_not_zero[3].IN0
dataa[4] => mult_smt:man_product2_mult.dataa[4]
dataa[4] => dataa_man_not_zero[4].IN0
dataa[5] => mult_smt:man_product2_mult.dataa[5]
dataa[5] => dataa_man_not_zero[5].IN0
dataa[6] => mult_smt:man_product2_mult.dataa[6]
dataa[6] => dataa_man_not_zero[6].IN0
dataa[7] => mult_smt:man_product2_mult.dataa[7]
dataa[7] => dataa_man_not_zero[7].IN0
dataa[8] => mult_smt:man_product2_mult.dataa[8]
dataa[8] => dataa_man_not_zero[8].IN0
dataa[9] => mult_smt:man_product2_mult.dataa[9]
dataa[9] => dataa_man_not_zero[9].IN0
dataa[10] => mult_smt:man_product2_mult.dataa[10]
dataa[10] => dataa_man_not_zero[10].IN0
dataa[11] => mult_smt:man_product2_mult.dataa[11]
dataa[11] => dataa_man_not_zero[12].IN1
dataa[12] => mult_smt:man_product2_mult.dataa[12]
dataa[12] => dataa_man_not_zero[12].IN0
dataa[13] => mult_smt:man_product2_mult.dataa[13]
dataa[13] => dataa_man_not_zero[13].IN0
dataa[14] => mult_smt:man_product2_mult.dataa[14]
dataa[14] => dataa_man_not_zero[14].IN0
dataa[15] => mult_smt:man_product2_mult.dataa[15]
dataa[15] => dataa_man_not_zero[15].IN0
dataa[16] => mult_smt:man_product2_mult.dataa[16]
dataa[16] => dataa_man_not_zero[16].IN0
dataa[17] => mult_smt:man_product2_mult.dataa[17]
dataa[17] => dataa_man_not_zero[17].IN0
dataa[18] => mult_smt:man_product2_mult.dataa[18]
dataa[18] => dataa_man_not_zero[18].IN0
dataa[19] => mult_smt:man_product2_mult.dataa[19]
dataa[19] => dataa_man_not_zero[19].IN0
dataa[20] => mult_smt:man_product2_mult.dataa[20]
dataa[20] => dataa_man_not_zero[20].IN0
dataa[21] => mult_smt:man_product2_mult.dataa[21]
dataa[21] => dataa_man_not_zero[21].IN0
dataa[22] => mult_smt:man_product2_mult.dataa[22]
dataa[22] => dataa_man_not_zero[22].IN0
dataa[23] => op_1.IN16
dataa[23] => dataa_exp_all_one[1].IN1
dataa[23] => dataa_exp_not_zero[1].IN1
dataa[24] => dataa_exp_all_one[1].IN0
dataa[24] => dataa_exp_not_zero[1].IN0
dataa[24] => op_1.IN14
dataa[25] => dataa_exp_all_one[2].IN0
dataa[25] => dataa_exp_not_zero[2].IN0
dataa[25] => op_1.IN12
dataa[26] => dataa_exp_all_one[3].IN0
dataa[26] => dataa_exp_not_zero[3].IN0
dataa[26] => op_1.IN10
dataa[27] => dataa_exp_all_one[4].IN0
dataa[27] => dataa_exp_not_zero[4].IN0
dataa[27] => op_1.IN8
dataa[28] => dataa_exp_all_one[5].IN0
dataa[28] => dataa_exp_not_zero[5].IN0
dataa[28] => op_1.IN6
dataa[29] => dataa_exp_all_one[6].IN0
dataa[29] => dataa_exp_not_zero[6].IN0
dataa[29] => op_1.IN4
dataa[30] => dataa_exp_all_one[7].IN0
dataa[30] => dataa_exp_not_zero[7].IN0
dataa[30] => op_1.IN2
dataa[31] => sign_node_ff[0].IN0
datab[0] => mult_smt:man_product2_mult.datab[0]
datab[0] => datab_man_not_zero[1].IN1
datab[1] => mult_smt:man_product2_mult.datab[1]
datab[1] => datab_man_not_zero[1].IN0
datab[2] => mult_smt:man_product2_mult.datab[2]
datab[2] => datab_man_not_zero[2].IN0
datab[3] => mult_smt:man_product2_mult.datab[3]
datab[3] => datab_man_not_zero[3].IN0
datab[4] => mult_smt:man_product2_mult.datab[4]
datab[4] => datab_man_not_zero[4].IN0
datab[5] => mult_smt:man_product2_mult.datab[5]
datab[5] => datab_man_not_zero[5].IN0
datab[6] => mult_smt:man_product2_mult.datab[6]
datab[6] => datab_man_not_zero[6].IN0
datab[7] => mult_smt:man_product2_mult.datab[7]
datab[7] => datab_man_not_zero[7].IN0
datab[8] => mult_smt:man_product2_mult.datab[8]
datab[8] => datab_man_not_zero[8].IN0
datab[9] => mult_smt:man_product2_mult.datab[9]
datab[9] => datab_man_not_zero[9].IN0
datab[10] => mult_smt:man_product2_mult.datab[10]
datab[10] => datab_man_not_zero[10].IN0
datab[11] => mult_smt:man_product2_mult.datab[11]
datab[11] => datab_man_not_zero[12].IN1
datab[12] => mult_smt:man_product2_mult.datab[12]
datab[12] => datab_man_not_zero[12].IN0
datab[13] => mult_smt:man_product2_mult.datab[13]
datab[13] => datab_man_not_zero[13].IN0
datab[14] => mult_smt:man_product2_mult.datab[14]
datab[14] => datab_man_not_zero[14].IN0
datab[15] => mult_smt:man_product2_mult.datab[15]
datab[15] => datab_man_not_zero[15].IN0
datab[16] => mult_smt:man_product2_mult.datab[16]
datab[16] => datab_man_not_zero[16].IN0
datab[17] => mult_smt:man_product2_mult.datab[17]
datab[17] => datab_man_not_zero[17].IN0
datab[18] => mult_smt:man_product2_mult.datab[18]
datab[18] => datab_man_not_zero[18].IN0
datab[19] => mult_smt:man_product2_mult.datab[19]
datab[19] => datab_man_not_zero[19].IN0
datab[20] => mult_smt:man_product2_mult.datab[20]
datab[20] => datab_man_not_zero[20].IN0
datab[21] => mult_smt:man_product2_mult.datab[21]
datab[21] => datab_man_not_zero[21].IN0
datab[22] => mult_smt:man_product2_mult.datab[22]
datab[22] => datab_man_not_zero[22].IN0
datab[23] => op_1.IN17
datab[23] => datab_exp_all_one[1].IN1
datab[23] => datab_exp_not_zero[1].IN1
datab[24] => datab_exp_all_one[1].IN0
datab[24] => datab_exp_not_zero[1].IN0
datab[24] => op_1.IN15
datab[25] => datab_exp_all_one[2].IN0
datab[25] => datab_exp_not_zero[2].IN0
datab[25] => op_1.IN13
datab[26] => datab_exp_all_one[3].IN0
datab[26] => datab_exp_not_zero[3].IN0
datab[26] => op_1.IN11
datab[27] => datab_exp_all_one[4].IN0
datab[27] => datab_exp_not_zero[4].IN0
datab[27] => op_1.IN9
datab[28] => datab_exp_all_one[5].IN0
datab[28] => datab_exp_not_zero[5].IN0
datab[28] => op_1.IN7
datab[29] => datab_exp_all_one[6].IN0
datab[29] => datab_exp_not_zero[6].IN0
datab[29] => op_1.IN5
datab[30] => datab_exp_all_one[7].IN0
datab[30] => datab_exp_not_zero[7].IN0
datab[30] => op_1.IN3
datab[31] => sign_node_ff[0].IN1
result[0] <= man_result_ff[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= man_result_ff[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= man_result_ff[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= man_result_ff[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= man_result_ff[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= man_result_ff[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= man_result_ff[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= man_result_ff[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= man_result_ff[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= man_result_ff[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= man_result_ff[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= man_result_ff[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= man_result_ff[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= man_result_ff[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= man_result_ff[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= man_result_ff[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= man_result_ff[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= man_result_ff[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= man_result_ff[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= man_result_ff[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= man_result_ff[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= man_result_ff[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= man_result_ff[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= exp_result_ff[0].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= exp_result_ff[1].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= exp_result_ff[2].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= exp_result_ff[3].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= exp_result_ff[4].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= exp_result_ff[5].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= exp_result_ff[6].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= exp_result_ff[7].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sign_node_ff[4].DB_MAX_OUTPUT_PORT_TYPE


|Memristor_Model|ALTFP_MULT:inst9|altfp_mult_slq:auto_generated|mult_smt:man_product2_mult
aclr => dffe10.IN0
aclr => dffe11.IN0
aclr => dffe12.IN0
aclr => dffe13.IN0
aclr => dffe14.IN0
aclr => dffe15.IN0
aclr => dffe16.IN0
aclr => dffe17.IN0
aclr => dffe18.IN0
aclr => dffe19.IN0
aclr => dffe20.IN0
aclr => dffe21.IN0
aclr => dffe22.IN0
aclr => dffe23.IN0
aclr => dffe24.IN0
aclr => dffe25.IN0
aclr => dffe26.IN0
aclr => dffe27.IN0
aclr => dffe28.IN0
aclr => dffe29.IN0
aclr => dffe30.IN0
aclr => dffe31.IN0
aclr => dffe32.IN0
aclr => dffe33.IN0
aclr => dffe34.IN0
aclr => dffe35.IN0
aclr => dffe36.IN0
aclr => dffe37.IN0
aclr => dffe38.IN0
aclr => dffe39.IN0
aclr => dffe40.IN0
aclr => dffe41.IN0
aclr => dffe42.IN0
aclr => dffe43.IN0
aclr => dffe44.IN0
aclr => dffe45.IN0
aclr => dffe46.IN0
aclr => dffe47.IN0
aclr => dffe48.IN0
aclr => dffe49.IN0
aclr => dffe50.IN0
aclr => dffe51.IN0
aclr => dffe52.IN0
aclr => dffe53.IN0
aclr => dffe54.IN0
aclr => dffe55.IN0
aclr => dffe56.IN0
aclr => dffe57.IN0
aclr => dffe58.IN0
aclr => dffe59.IN0
aclr => dffe60.IN0
aclr => dffe61.IN0
aclr => dffe62.IN0
aclr => dffe63.IN0
aclr => dffe64.IN0
aclr => dffe65.IN0
aclr => dffe66.IN0
aclr => dffe67.IN0
aclr => dffe68.IN0
aclr => dffe69.IN0
aclr => dffe70.IN0
aclr => dffe71.IN0
aclr => dffe72.IN0
aclr => dffe73.IN0
aclr => dffe74.IN0
aclr => dffe75.IN0
aclr => dffe76.IN0
aclr => dffe77.IN0
aclr => dffe78.IN0
aclr => dffe79.IN0
aclr => dffe80.IN0
aclr => dffe81.IN0
aclr => dffe9.IN0
aclr => mac_out2.ACLR
aclr => mac_out4.ACLR
aclr => mac_out6.ACLR
aclr => mac_out8.ACLR
clken => mac_out2.ENA
clken => mac_out4.ENA
clken => mac_out6.ENA
clken => mac_out8.ENA
clken => dffe10.ENA
clken => dffe11.ENA
clken => dffe12.ENA
clken => dffe13.ENA
clken => dffe14.ENA
clken => dffe15.ENA
clken => dffe16.ENA
clken => dffe17.ENA
clken => dffe18.ENA
clken => dffe19.ENA
clken => dffe20.ENA
clken => dffe21.ENA
clken => dffe22.ENA
clken => dffe23.ENA
clken => dffe24.ENA
clken => dffe25.ENA
clken => dffe26.ENA
clken => dffe27.ENA
clken => dffe28.ENA
clken => dffe29.ENA
clken => dffe30.ENA
clken => dffe31.ENA
clken => dffe32.ENA
clken => dffe33.ENA
clken => dffe34.ENA
clken => dffe35.ENA
clken => dffe36.ENA
clken => dffe37.ENA
clken => dffe38.ENA
clken => dffe39.ENA
clken => dffe40.ENA
clken => dffe41.ENA
clken => dffe42.ENA
clken => dffe43.ENA
clken => dffe44.ENA
clken => dffe45.ENA
clken => dffe46.ENA
clken => dffe47.ENA
clken => dffe48.ENA
clken => dffe49.ENA
clken => dffe50.ENA
clken => dffe51.ENA
clken => dffe52.ENA
clken => dffe53.ENA
clken => dffe54.ENA
clken => dffe55.ENA
clken => dffe56.ENA
clken => dffe57.ENA
clken => dffe58.ENA
clken => dffe59.ENA
clken => dffe60.ENA
clken => dffe61.ENA
clken => dffe62.ENA
clken => dffe63.ENA
clken => dffe64.ENA
clken => dffe65.ENA
clken => dffe66.ENA
clken => dffe67.ENA
clken => dffe68.ENA
clken => dffe69.ENA
clken => dffe70.ENA
clken => dffe71.ENA
clken => dffe72.ENA
clken => dffe73.ENA
clken => dffe74.ENA
clken => dffe75.ENA
clken => dffe76.ENA
clken => dffe77.ENA
clken => dffe78.ENA
clken => dffe79.ENA
clken => dffe80.ENA
clken => dffe81.ENA
clken => dffe9.ENA
clock => mac_out2.CLK
clock => mac_out4.CLK
clock => mac_out6.CLK
clock => mac_out8.CLK
clock => dffe10.CLK
clock => dffe11.CLK
clock => dffe12.CLK
clock => dffe13.CLK
clock => dffe14.CLK
clock => dffe15.CLK
clock => dffe16.CLK
clock => dffe17.CLK
clock => dffe18.CLK
clock => dffe19.CLK
clock => dffe20.CLK
clock => dffe21.CLK
clock => dffe22.CLK
clock => dffe23.CLK
clock => dffe24.CLK
clock => dffe25.CLK
clock => dffe26.CLK
clock => dffe27.CLK
clock => dffe28.CLK
clock => dffe29.CLK
clock => dffe30.CLK
clock => dffe31.CLK
clock => dffe32.CLK
clock => dffe33.CLK
clock => dffe34.CLK
clock => dffe35.CLK
clock => dffe36.CLK
clock => dffe37.CLK
clock => dffe38.CLK
clock => dffe39.CLK
clock => dffe40.CLK
clock => dffe41.CLK
clock => dffe42.CLK
clock => dffe43.CLK
clock => dffe44.CLK
clock => dffe45.CLK
clock => dffe46.CLK
clock => dffe47.CLK
clock => dffe48.CLK
clock => dffe49.CLK
clock => dffe50.CLK
clock => dffe51.CLK
clock => dffe52.CLK
clock => dffe53.CLK
clock => dffe54.CLK
clock => dffe55.CLK
clock => dffe56.CLK
clock => dffe57.CLK
clock => dffe58.CLK
clock => dffe59.CLK
clock => dffe60.CLK
clock => dffe61.CLK
clock => dffe62.CLK
clock => dffe63.CLK
clock => dffe64.CLK
clock => dffe65.CLK
clock => dffe66.CLK
clock => dffe67.CLK
clock => dffe68.CLK
clock => dffe69.CLK
clock => dffe70.CLK
clock => dffe71.CLK
clock => dffe72.CLK
clock => dffe73.CLK
clock => dffe74.CLK
clock => dffe75.CLK
clock => dffe76.CLK
clock => dffe77.CLK
clock => dffe78.CLK
clock => dffe79.CLK
clock => dffe80.CLK
clock => dffe81.CLK
clock => dffe9.CLK
dataa[0] => mac_mult1.DATAA
dataa[0] => mac_mult3.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[1] => mac_mult3.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[2] => mac_mult3.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[3] => mac_mult3.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[4] => mac_mult3.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[5] => mac_mult3.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[6] => mac_mult3.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[7] => mac_mult3.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[8] => mac_mult3.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[9] => mac_mult3.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[10] => mac_mult3.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[11] => mac_mult3.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[12] => mac_mult3.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[13] => mac_mult3.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[14] => mac_mult3.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[15] => mac_mult3.DATAA15
dataa[16] => mac_mult1.DATAA16
dataa[16] => mac_mult3.DATAA16
dataa[17] => mac_mult1.DATAA17
dataa[17] => mac_mult3.DATAA17
dataa[18] => mac_mult5.DATAA
dataa[18] => mac_mult7.DATAA
dataa[19] => mac_mult5.DATAA1
dataa[19] => mac_mult7.DATAA1
dataa[20] => mac_mult5.DATAA2
dataa[20] => mac_mult7.DATAA2
dataa[21] => mac_mult5.DATAA3
dataa[21] => mac_mult7.DATAA3
dataa[22] => mac_mult5.DATAA4
dataa[22] => mac_mult7.DATAA4
dataa[23] => mac_mult5.DATAA5
dataa[23] => mac_mult7.DATAA5
datab[0] => mac_mult1.DATAB
datab[0] => mac_mult5.DATAB
datab[1] => mac_mult1.DATAB1
datab[1] => mac_mult5.DATAB1
datab[2] => mac_mult1.DATAB2
datab[2] => mac_mult5.DATAB2
datab[3] => mac_mult1.DATAB3
datab[3] => mac_mult5.DATAB3
datab[4] => mac_mult1.DATAB4
datab[4] => mac_mult5.DATAB4
datab[5] => mac_mult1.DATAB5
datab[5] => mac_mult5.DATAB5
datab[6] => mac_mult1.DATAB6
datab[6] => mac_mult5.DATAB6
datab[7] => mac_mult1.DATAB7
datab[7] => mac_mult5.DATAB7
datab[8] => mac_mult1.DATAB8
datab[8] => mac_mult5.DATAB8
datab[9] => mac_mult1.DATAB9
datab[9] => mac_mult5.DATAB9
datab[10] => mac_mult1.DATAB10
datab[10] => mac_mult5.DATAB10
datab[11] => mac_mult1.DATAB11
datab[11] => mac_mult5.DATAB11
datab[12] => mac_mult1.DATAB12
datab[12] => mac_mult5.DATAB12
datab[13] => mac_mult1.DATAB13
datab[13] => mac_mult5.DATAB13
datab[14] => mac_mult1.DATAB14
datab[14] => mac_mult5.DATAB14
datab[15] => mac_mult1.DATAB15
datab[15] => mac_mult5.DATAB15
datab[16] => mac_mult1.DATAB16
datab[16] => mac_mult5.DATAB16
datab[17] => mac_mult1.DATAB17
datab[17] => mac_mult5.DATAB17
datab[18] => mac_mult3.DATAB
datab[18] => mac_mult7.DATAB
datab[19] => mac_mult3.DATAB1
datab[19] => mac_mult7.DATAB1
datab[20] => mac_mult3.DATAB2
datab[20] => mac_mult7.DATAB2
datab[21] => mac_mult3.DATAB3
datab[21] => mac_mult7.DATAB3
datab[22] => mac_mult3.DATAB4
datab[22] => mac_mult7.DATAB4
datab[23] => mac_mult3.DATAB5
datab[23] => mac_mult7.DATAB5
result[0] <= dffe9.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe10.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe11.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe12.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe13.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe14.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe15.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe16.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe17.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe18.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe19.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe20.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe21.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe22.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe23.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe24.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= dffe25.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= dffe26.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= sft89a[0].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= sft89a[1].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= sft89a[2].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= sft89a[3].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= sft89a[4].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= sft89a[5].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= sft89a[6].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= sft89a[7].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= sft89a[8].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= sft89a[9].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= sft89a[10].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= sft89a[11].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= sft89a[12].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sft89a[13].DB_MAX_OUTPUT_PORT_TYPE
result[32] <= sft89a[14].DB_MAX_OUTPUT_PORT_TYPE
result[33] <= sft89a[15].DB_MAX_OUTPUT_PORT_TYPE
result[34] <= sft89a[16].DB_MAX_OUTPUT_PORT_TYPE
result[35] <= sft89a[17].DB_MAX_OUTPUT_PORT_TYPE
result[36] <= sft89a[18].DB_MAX_OUTPUT_PORT_TYPE
result[37] <= sft89a[19].DB_MAX_OUTPUT_PORT_TYPE
result[38] <= sft89a[20].DB_MAX_OUTPUT_PORT_TYPE
result[39] <= sft89a[21].DB_MAX_OUTPUT_PORT_TYPE
result[40] <= sft89a[22].DB_MAX_OUTPUT_PORT_TYPE
result[41] <= sft89a[23].DB_MAX_OUTPUT_PORT_TYPE
result[42] <= sft89a[24].DB_MAX_OUTPUT_PORT_TYPE
result[43] <= sft89a[25].DB_MAX_OUTPUT_PORT_TYPE
result[44] <= sft89a[26].DB_MAX_OUTPUT_PORT_TYPE
result[45] <= sft89a[27].DB_MAX_OUTPUT_PORT_TYPE
result[46] <= sft89a[28].DB_MAX_OUTPUT_PORT_TYPE
result[47] <= sft89a[29].DB_MAX_OUTPUT_PORT_TYPE


|Memristor_Model|TEST:inst14
DiffOut[0] <= ALTFP_ADD_SUB:inst4.result[0]
DiffOut[1] <= ALTFP_ADD_SUB:inst4.result[1]
DiffOut[2] <= ALTFP_ADD_SUB:inst4.result[2]
DiffOut[3] <= ALTFP_ADD_SUB:inst4.result[3]
DiffOut[4] <= ALTFP_ADD_SUB:inst4.result[4]
DiffOut[5] <= ALTFP_ADD_SUB:inst4.result[5]
DiffOut[6] <= ALTFP_ADD_SUB:inst4.result[6]
DiffOut[7] <= ALTFP_ADD_SUB:inst4.result[7]
DiffOut[8] <= ALTFP_ADD_SUB:inst4.result[8]
DiffOut[9] <= ALTFP_ADD_SUB:inst4.result[9]
DiffOut[10] <= ALTFP_ADD_SUB:inst4.result[10]
DiffOut[11] <= ALTFP_ADD_SUB:inst4.result[11]
DiffOut[12] <= ALTFP_ADD_SUB:inst4.result[12]
DiffOut[13] <= ALTFP_ADD_SUB:inst4.result[13]
DiffOut[14] <= ALTFP_ADD_SUB:inst4.result[14]
DiffOut[15] <= ALTFP_ADD_SUB:inst4.result[15]
DiffOut[16] <= ALTFP_ADD_SUB:inst4.result[16]
DiffOut[17] <= ALTFP_ADD_SUB:inst4.result[17]
DiffOut[18] <= ALTFP_ADD_SUB:inst4.result[18]
DiffOut[19] <= ALTFP_ADD_SUB:inst4.result[19]
DiffOut[20] <= ALTFP_ADD_SUB:inst4.result[20]
DiffOut[21] <= ALTFP_ADD_SUB:inst4.result[21]
DiffOut[22] <= ALTFP_ADD_SUB:inst4.result[22]
DiffOut[23] <= ALTFP_ADD_SUB:inst4.result[23]
DiffOut[24] <= ALTFP_ADD_SUB:inst4.result[24]
DiffOut[25] <= ALTFP_ADD_SUB:inst4.result[25]
DiffOut[26] <= ALTFP_ADD_SUB:inst4.result[26]
DiffOut[27] <= ALTFP_ADD_SUB:inst4.result[27]
DiffOut[28] <= ALTFP_ADD_SUB:inst4.result[28]
DiffOut[29] <= ALTFP_ADD_SUB:inst4.result[29]
DiffOut[30] <= ALTFP_ADD_SUB:inst4.result[30]
DiffOut[31] <= ALTFP_ADD_SUB:inst4.result[31]
Clock => ALTFP_ADD_SUB:inst4.clk_en
Clock => ALTFP_ADD_SUB:inst4.clock
Clock => LPM_SHIFTREG:inst.enable
Clock => LPM_SHIFTREG:inst.clock
Clock => LPM_SHIFTREG:inst2.enable
Clock => LPM_SHIFTREG:inst2.clock
DiffIn[0] => LPM_SHIFTREG:inst.data[0]
DiffIn[1] => LPM_SHIFTREG:inst.data[1]
DiffIn[2] => LPM_SHIFTREG:inst.data[2]
DiffIn[3] => LPM_SHIFTREG:inst.data[3]
DiffIn[4] => LPM_SHIFTREG:inst.data[4]
DiffIn[5] => LPM_SHIFTREG:inst.data[5]
DiffIn[6] => LPM_SHIFTREG:inst.data[6]
DiffIn[7] => LPM_SHIFTREG:inst.data[7]
DiffIn[8] => LPM_SHIFTREG:inst.data[8]
DiffIn[9] => LPM_SHIFTREG:inst.data[9]
DiffIn[10] => LPM_SHIFTREG:inst.data[10]
DiffIn[11] => LPM_SHIFTREG:inst.data[11]
DiffIn[12] => LPM_SHIFTREG:inst.data[12]
DiffIn[13] => LPM_SHIFTREG:inst.data[13]
DiffIn[14] => LPM_SHIFTREG:inst.data[14]
DiffIn[15] => LPM_SHIFTREG:inst.data[15]
DiffIn[16] => LPM_SHIFTREG:inst.data[16]
DiffIn[17] => LPM_SHIFTREG:inst.data[17]
DiffIn[18] => LPM_SHIFTREG:inst.data[18]
DiffIn[19] => LPM_SHIFTREG:inst.data[19]
DiffIn[20] => LPM_SHIFTREG:inst.data[20]
DiffIn[21] => LPM_SHIFTREG:inst.data[21]
DiffIn[22] => LPM_SHIFTREG:inst.data[22]
DiffIn[23] => LPM_SHIFTREG:inst.data[23]
DiffIn[24] => LPM_SHIFTREG:inst.data[24]
DiffIn[25] => LPM_SHIFTREG:inst.data[25]
DiffIn[26] => LPM_SHIFTREG:inst.data[26]
DiffIn[27] => LPM_SHIFTREG:inst.data[27]
DiffIn[28] => LPM_SHIFTREG:inst.data[28]
DiffIn[29] => LPM_SHIFTREG:inst.data[29]
DiffIn[30] => LPM_SHIFTREG:inst.data[30]
DiffIn[31] => LPM_SHIFTREG:inst.data[31]


|Memristor_Model|TEST:inst14|ALTFP_ADD_SUB:inst4
aclr => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clk_en => altfp_add_sub_2nj:auto_generated.clk_en
clock => altfp_add_sub_2nj:auto_generated.clock
dataa[0] => altfp_add_sub_2nj:auto_generated.dataa[0]
dataa[1] => altfp_add_sub_2nj:auto_generated.dataa[1]
dataa[2] => altfp_add_sub_2nj:auto_generated.dataa[2]
dataa[3] => altfp_add_sub_2nj:auto_generated.dataa[3]
dataa[4] => altfp_add_sub_2nj:auto_generated.dataa[4]
dataa[5] => altfp_add_sub_2nj:auto_generated.dataa[5]
dataa[6] => altfp_add_sub_2nj:auto_generated.dataa[6]
dataa[7] => altfp_add_sub_2nj:auto_generated.dataa[7]
dataa[8] => altfp_add_sub_2nj:auto_generated.dataa[8]
dataa[9] => altfp_add_sub_2nj:auto_generated.dataa[9]
dataa[10] => altfp_add_sub_2nj:auto_generated.dataa[10]
dataa[11] => altfp_add_sub_2nj:auto_generated.dataa[11]
dataa[12] => altfp_add_sub_2nj:auto_generated.dataa[12]
dataa[13] => altfp_add_sub_2nj:auto_generated.dataa[13]
dataa[14] => altfp_add_sub_2nj:auto_generated.dataa[14]
dataa[15] => altfp_add_sub_2nj:auto_generated.dataa[15]
dataa[16] => altfp_add_sub_2nj:auto_generated.dataa[16]
dataa[17] => altfp_add_sub_2nj:auto_generated.dataa[17]
dataa[18] => altfp_add_sub_2nj:auto_generated.dataa[18]
dataa[19] => altfp_add_sub_2nj:auto_generated.dataa[19]
dataa[20] => altfp_add_sub_2nj:auto_generated.dataa[20]
dataa[21] => altfp_add_sub_2nj:auto_generated.dataa[21]
dataa[22] => altfp_add_sub_2nj:auto_generated.dataa[22]
dataa[23] => altfp_add_sub_2nj:auto_generated.dataa[23]
dataa[24] => altfp_add_sub_2nj:auto_generated.dataa[24]
dataa[25] => altfp_add_sub_2nj:auto_generated.dataa[25]
dataa[26] => altfp_add_sub_2nj:auto_generated.dataa[26]
dataa[27] => altfp_add_sub_2nj:auto_generated.dataa[27]
dataa[28] => altfp_add_sub_2nj:auto_generated.dataa[28]
dataa[29] => altfp_add_sub_2nj:auto_generated.dataa[29]
dataa[30] => altfp_add_sub_2nj:auto_generated.dataa[30]
dataa[31] => altfp_add_sub_2nj:auto_generated.dataa[31]
datab[0] => altfp_add_sub_2nj:auto_generated.datab[0]
datab[1] => altfp_add_sub_2nj:auto_generated.datab[1]
datab[2] => altfp_add_sub_2nj:auto_generated.datab[2]
datab[3] => altfp_add_sub_2nj:auto_generated.datab[3]
datab[4] => altfp_add_sub_2nj:auto_generated.datab[4]
datab[5] => altfp_add_sub_2nj:auto_generated.datab[5]
datab[6] => altfp_add_sub_2nj:auto_generated.datab[6]
datab[7] => altfp_add_sub_2nj:auto_generated.datab[7]
datab[8] => altfp_add_sub_2nj:auto_generated.datab[8]
datab[9] => altfp_add_sub_2nj:auto_generated.datab[9]
datab[10] => altfp_add_sub_2nj:auto_generated.datab[10]
datab[11] => altfp_add_sub_2nj:auto_generated.datab[11]
datab[12] => altfp_add_sub_2nj:auto_generated.datab[12]
datab[13] => altfp_add_sub_2nj:auto_generated.datab[13]
datab[14] => altfp_add_sub_2nj:auto_generated.datab[14]
datab[15] => altfp_add_sub_2nj:auto_generated.datab[15]
datab[16] => altfp_add_sub_2nj:auto_generated.datab[16]
datab[17] => altfp_add_sub_2nj:auto_generated.datab[17]
datab[18] => altfp_add_sub_2nj:auto_generated.datab[18]
datab[19] => altfp_add_sub_2nj:auto_generated.datab[19]
datab[20] => altfp_add_sub_2nj:auto_generated.datab[20]
datab[21] => altfp_add_sub_2nj:auto_generated.datab[21]
datab[22] => altfp_add_sub_2nj:auto_generated.datab[22]
datab[23] => altfp_add_sub_2nj:auto_generated.datab[23]
datab[24] => altfp_add_sub_2nj:auto_generated.datab[24]
datab[25] => altfp_add_sub_2nj:auto_generated.datab[25]
datab[26] => altfp_add_sub_2nj:auto_generated.datab[26]
datab[27] => altfp_add_sub_2nj:auto_generated.datab[27]
datab[28] => altfp_add_sub_2nj:auto_generated.datab[28]
datab[29] => altfp_add_sub_2nj:auto_generated.datab[29]
datab[30] => altfp_add_sub_2nj:auto_generated.datab[30]
datab[31] => altfp_add_sub_2nj:auto_generated.datab[31]
denormal <= <GND>
indefinite <= <GND>
nan <= <GND>
overflow <= <GND>
result[0] <= altfp_add_sub_2nj:auto_generated.result[0]
result[1] <= altfp_add_sub_2nj:auto_generated.result[1]
result[2] <= altfp_add_sub_2nj:auto_generated.result[2]
result[3] <= altfp_add_sub_2nj:auto_generated.result[3]
result[4] <= altfp_add_sub_2nj:auto_generated.result[4]
result[5] <= altfp_add_sub_2nj:auto_generated.result[5]
result[6] <= altfp_add_sub_2nj:auto_generated.result[6]
result[7] <= altfp_add_sub_2nj:auto_generated.result[7]
result[8] <= altfp_add_sub_2nj:auto_generated.result[8]
result[9] <= altfp_add_sub_2nj:auto_generated.result[9]
result[10] <= altfp_add_sub_2nj:auto_generated.result[10]
result[11] <= altfp_add_sub_2nj:auto_generated.result[11]
result[12] <= altfp_add_sub_2nj:auto_generated.result[12]
result[13] <= altfp_add_sub_2nj:auto_generated.result[13]
result[14] <= altfp_add_sub_2nj:auto_generated.result[14]
result[15] <= altfp_add_sub_2nj:auto_generated.result[15]
result[16] <= altfp_add_sub_2nj:auto_generated.result[16]
result[17] <= altfp_add_sub_2nj:auto_generated.result[17]
result[18] <= altfp_add_sub_2nj:auto_generated.result[18]
result[19] <= altfp_add_sub_2nj:auto_generated.result[19]
result[20] <= altfp_add_sub_2nj:auto_generated.result[20]
result[21] <= altfp_add_sub_2nj:auto_generated.result[21]
result[22] <= altfp_add_sub_2nj:auto_generated.result[22]
result[23] <= altfp_add_sub_2nj:auto_generated.result[23]
result[24] <= altfp_add_sub_2nj:auto_generated.result[24]
result[25] <= altfp_add_sub_2nj:auto_generated.result[25]
result[26] <= altfp_add_sub_2nj:auto_generated.result[26]
result[27] <= altfp_add_sub_2nj:auto_generated.result[27]
result[28] <= altfp_add_sub_2nj:auto_generated.result[28]
result[29] <= altfp_add_sub_2nj:auto_generated.result[29]
result[30] <= altfp_add_sub_2nj:auto_generated.result[30]
result[31] <= altfp_add_sub_2nj:auto_generated.result[31]
underflow <= <GND>
zero <= <GND>


|Memristor_Model|TEST:inst14|ALTFP_ADD_SUB:inst4|altfp_add_sub_2nj:auto_generated
clk_en => altbarrel_shift_oif:lbarrel_shift.clk_en
clk_en => altbarrel_shift_ulh:rbarrel_shift.clk_en
clk_en => altpriority_encoder_eca:leading_zeroes_cnt.clk_en
clk_en => altpriority_encoder_15c:trailing_zeros_cnt.clk_en
clk_en => add_sub_7mm:add_sub1.clken
clk_en => add_sub_7mm:add_sub2.clken
clk_en => add_sub_hvl:add_sub4.clken
clk_en => add_sub_hvl:add_sub5.clken
clk_en => add_sub_6lm:add_sub7.clken
clk_en => add_sub_lmm:add_sub8.clken
clk_en => add_sub_dffe25.ENA
clk_en => aligned_dataa_exp_dffe12a[8].ENA
clk_en => aligned_dataa_exp_dffe12a[7].ENA
clk_en => aligned_dataa_exp_dffe12a[6].ENA
clk_en => aligned_dataa_exp_dffe12a[5].ENA
clk_en => aligned_dataa_exp_dffe12a[4].ENA
clk_en => aligned_dataa_exp_dffe12a[3].ENA
clk_en => aligned_dataa_exp_dffe12a[2].ENA
clk_en => aligned_dataa_exp_dffe12a[1].ENA
clk_en => aligned_dataa_exp_dffe12a[0].ENA
clk_en => aligned_dataa_exp_dffe13a[8].ENA
clk_en => aligned_dataa_exp_dffe13a[7].ENA
clk_en => aligned_dataa_exp_dffe13a[6].ENA
clk_en => aligned_dataa_exp_dffe13a[5].ENA
clk_en => aligned_dataa_exp_dffe13a[4].ENA
clk_en => aligned_dataa_exp_dffe13a[3].ENA
clk_en => aligned_dataa_exp_dffe13a[2].ENA
clk_en => aligned_dataa_exp_dffe13a[1].ENA
clk_en => aligned_dataa_exp_dffe13a[0].ENA
clk_en => aligned_dataa_exp_dffe14a[8].ENA
clk_en => aligned_dataa_exp_dffe14a[7].ENA
clk_en => aligned_dataa_exp_dffe14a[6].ENA
clk_en => aligned_dataa_exp_dffe14a[5].ENA
clk_en => aligned_dataa_exp_dffe14a[4].ENA
clk_en => aligned_dataa_exp_dffe14a[3].ENA
clk_en => aligned_dataa_exp_dffe14a[2].ENA
clk_en => aligned_dataa_exp_dffe14a[1].ENA
clk_en => aligned_dataa_exp_dffe14a[0].ENA
clk_en => aligned_dataa_man_dffe12a[23].ENA
clk_en => aligned_dataa_man_dffe12a[22].ENA
clk_en => aligned_dataa_man_dffe12a[21].ENA
clk_en => aligned_dataa_man_dffe12a[20].ENA
clk_en => aligned_dataa_man_dffe12a[19].ENA
clk_en => aligned_dataa_man_dffe12a[18].ENA
clk_en => aligned_dataa_man_dffe12a[17].ENA
clk_en => aligned_dataa_man_dffe12a[16].ENA
clk_en => aligned_dataa_man_dffe12a[15].ENA
clk_en => aligned_dataa_man_dffe12a[14].ENA
clk_en => aligned_dataa_man_dffe12a[13].ENA
clk_en => aligned_dataa_man_dffe12a[12].ENA
clk_en => aligned_dataa_man_dffe12a[11].ENA
clk_en => aligned_dataa_man_dffe12a[10].ENA
clk_en => aligned_dataa_man_dffe12a[9].ENA
clk_en => aligned_dataa_man_dffe12a[8].ENA
clk_en => aligned_dataa_man_dffe12a[7].ENA
clk_en => aligned_dataa_man_dffe12a[6].ENA
clk_en => aligned_dataa_man_dffe12a[5].ENA
clk_en => aligned_dataa_man_dffe12a[4].ENA
clk_en => aligned_dataa_man_dffe12a[3].ENA
clk_en => aligned_dataa_man_dffe12a[2].ENA
clk_en => aligned_dataa_man_dffe12a[1].ENA
clk_en => aligned_dataa_man_dffe12a[0].ENA
clk_en => aligned_dataa_man_dffe13a[23].ENA
clk_en => aligned_dataa_man_dffe13a[22].ENA
clk_en => aligned_dataa_man_dffe13a[21].ENA
clk_en => aligned_dataa_man_dffe13a[20].ENA
clk_en => aligned_dataa_man_dffe13a[19].ENA
clk_en => aligned_dataa_man_dffe13a[18].ENA
clk_en => aligned_dataa_man_dffe13a[17].ENA
clk_en => aligned_dataa_man_dffe13a[16].ENA
clk_en => aligned_dataa_man_dffe13a[15].ENA
clk_en => aligned_dataa_man_dffe13a[14].ENA
clk_en => aligned_dataa_man_dffe13a[13].ENA
clk_en => aligned_dataa_man_dffe13a[12].ENA
clk_en => aligned_dataa_man_dffe13a[11].ENA
clk_en => aligned_dataa_man_dffe13a[10].ENA
clk_en => aligned_dataa_man_dffe13a[9].ENA
clk_en => aligned_dataa_man_dffe13a[8].ENA
clk_en => aligned_dataa_man_dffe13a[7].ENA
clk_en => aligned_dataa_man_dffe13a[6].ENA
clk_en => aligned_dataa_man_dffe13a[5].ENA
clk_en => aligned_dataa_man_dffe13a[4].ENA
clk_en => aligned_dataa_man_dffe13a[3].ENA
clk_en => aligned_dataa_man_dffe13a[2].ENA
clk_en => aligned_dataa_man_dffe13a[1].ENA
clk_en => aligned_dataa_man_dffe13a[0].ENA
clk_en => aligned_dataa_man_dffe14a[23].ENA
clk_en => aligned_dataa_man_dffe14a[22].ENA
clk_en => aligned_dataa_man_dffe14a[21].ENA
clk_en => aligned_dataa_man_dffe14a[20].ENA
clk_en => aligned_dataa_man_dffe14a[19].ENA
clk_en => aligned_dataa_man_dffe14a[18].ENA
clk_en => aligned_dataa_man_dffe14a[17].ENA
clk_en => aligned_dataa_man_dffe14a[16].ENA
clk_en => aligned_dataa_man_dffe14a[15].ENA
clk_en => aligned_dataa_man_dffe14a[14].ENA
clk_en => aligned_dataa_man_dffe14a[13].ENA
clk_en => aligned_dataa_man_dffe14a[12].ENA
clk_en => aligned_dataa_man_dffe14a[11].ENA
clk_en => aligned_dataa_man_dffe14a[10].ENA
clk_en => aligned_dataa_man_dffe14a[9].ENA
clk_en => aligned_dataa_man_dffe14a[8].ENA
clk_en => aligned_dataa_man_dffe14a[7].ENA
clk_en => aligned_dataa_man_dffe14a[6].ENA
clk_en => aligned_dataa_man_dffe14a[5].ENA
clk_en => aligned_dataa_man_dffe14a[4].ENA
clk_en => aligned_dataa_man_dffe14a[3].ENA
clk_en => aligned_dataa_man_dffe14a[2].ENA
clk_en => aligned_dataa_man_dffe14a[1].ENA
clk_en => aligned_dataa_man_dffe14a[0].ENA
clk_en => aligned_dataa_sign_dffe12.ENA
clk_en => aligned_dataa_sign_dffe13.ENA
clk_en => aligned_dataa_sign_dffe14.ENA
clk_en => aligned_datab_exp_dffe12a[8].ENA
clk_en => aligned_datab_exp_dffe12a[7].ENA
clk_en => aligned_datab_exp_dffe12a[6].ENA
clk_en => aligned_datab_exp_dffe12a[5].ENA
clk_en => aligned_datab_exp_dffe12a[4].ENA
clk_en => aligned_datab_exp_dffe12a[3].ENA
clk_en => aligned_datab_exp_dffe12a[2].ENA
clk_en => aligned_datab_exp_dffe12a[1].ENA
clk_en => aligned_datab_exp_dffe12a[0].ENA
clk_en => aligned_datab_exp_dffe13a[8].ENA
clk_en => aligned_datab_exp_dffe13a[7].ENA
clk_en => aligned_datab_exp_dffe13a[6].ENA
clk_en => aligned_datab_exp_dffe13a[5].ENA
clk_en => aligned_datab_exp_dffe13a[4].ENA
clk_en => aligned_datab_exp_dffe13a[3].ENA
clk_en => aligned_datab_exp_dffe13a[2].ENA
clk_en => aligned_datab_exp_dffe13a[1].ENA
clk_en => aligned_datab_exp_dffe13a[0].ENA
clk_en => aligned_datab_exp_dffe14a[8].ENA
clk_en => aligned_datab_exp_dffe14a[7].ENA
clk_en => aligned_datab_exp_dffe14a[6].ENA
clk_en => aligned_datab_exp_dffe14a[5].ENA
clk_en => aligned_datab_exp_dffe14a[4].ENA
clk_en => aligned_datab_exp_dffe14a[3].ENA
clk_en => aligned_datab_exp_dffe14a[2].ENA
clk_en => aligned_datab_exp_dffe14a[1].ENA
clk_en => aligned_datab_exp_dffe14a[0].ENA
clk_en => aligned_datab_man_dffe12a[23].ENA
clk_en => aligned_datab_man_dffe12a[22].ENA
clk_en => aligned_datab_man_dffe12a[21].ENA
clk_en => aligned_datab_man_dffe12a[20].ENA
clk_en => aligned_datab_man_dffe12a[19].ENA
clk_en => aligned_datab_man_dffe12a[18].ENA
clk_en => aligned_datab_man_dffe12a[17].ENA
clk_en => aligned_datab_man_dffe12a[16].ENA
clk_en => aligned_datab_man_dffe12a[15].ENA
clk_en => aligned_datab_man_dffe12a[14].ENA
clk_en => aligned_datab_man_dffe12a[13].ENA
clk_en => aligned_datab_man_dffe12a[12].ENA
clk_en => aligned_datab_man_dffe12a[11].ENA
clk_en => aligned_datab_man_dffe12a[10].ENA
clk_en => aligned_datab_man_dffe12a[9].ENA
clk_en => aligned_datab_man_dffe12a[8].ENA
clk_en => aligned_datab_man_dffe12a[7].ENA
clk_en => aligned_datab_man_dffe12a[6].ENA
clk_en => aligned_datab_man_dffe12a[5].ENA
clk_en => aligned_datab_man_dffe12a[4].ENA
clk_en => aligned_datab_man_dffe12a[3].ENA
clk_en => aligned_datab_man_dffe12a[2].ENA
clk_en => aligned_datab_man_dffe12a[1].ENA
clk_en => aligned_datab_man_dffe12a[0].ENA
clk_en => aligned_datab_man_dffe13a[23].ENA
clk_en => aligned_datab_man_dffe13a[22].ENA
clk_en => aligned_datab_man_dffe13a[21].ENA
clk_en => aligned_datab_man_dffe13a[20].ENA
clk_en => aligned_datab_man_dffe13a[19].ENA
clk_en => aligned_datab_man_dffe13a[18].ENA
clk_en => aligned_datab_man_dffe13a[17].ENA
clk_en => aligned_datab_man_dffe13a[16].ENA
clk_en => aligned_datab_man_dffe13a[15].ENA
clk_en => aligned_datab_man_dffe13a[14].ENA
clk_en => aligned_datab_man_dffe13a[13].ENA
clk_en => aligned_datab_man_dffe13a[12].ENA
clk_en => aligned_datab_man_dffe13a[11].ENA
clk_en => aligned_datab_man_dffe13a[10].ENA
clk_en => aligned_datab_man_dffe13a[9].ENA
clk_en => aligned_datab_man_dffe13a[8].ENA
clk_en => aligned_datab_man_dffe13a[7].ENA
clk_en => aligned_datab_man_dffe13a[6].ENA
clk_en => aligned_datab_man_dffe13a[5].ENA
clk_en => aligned_datab_man_dffe13a[4].ENA
clk_en => aligned_datab_man_dffe13a[3].ENA
clk_en => aligned_datab_man_dffe13a[2].ENA
clk_en => aligned_datab_man_dffe13a[1].ENA
clk_en => aligned_datab_man_dffe13a[0].ENA
clk_en => aligned_datab_man_dffe14a[23].ENA
clk_en => aligned_datab_man_dffe14a[22].ENA
clk_en => aligned_datab_man_dffe14a[21].ENA
clk_en => aligned_datab_man_dffe14a[20].ENA
clk_en => aligned_datab_man_dffe14a[19].ENA
clk_en => aligned_datab_man_dffe14a[18].ENA
clk_en => aligned_datab_man_dffe14a[17].ENA
clk_en => aligned_datab_man_dffe14a[16].ENA
clk_en => aligned_datab_man_dffe14a[15].ENA
clk_en => aligned_datab_man_dffe14a[14].ENA
clk_en => aligned_datab_man_dffe14a[13].ENA
clk_en => aligned_datab_man_dffe14a[12].ENA
clk_en => aligned_datab_man_dffe14a[11].ENA
clk_en => aligned_datab_man_dffe14a[10].ENA
clk_en => aligned_datab_man_dffe14a[9].ENA
clk_en => aligned_datab_man_dffe14a[8].ENA
clk_en => aligned_datab_man_dffe14a[7].ENA
clk_en => aligned_datab_man_dffe14a[6].ENA
clk_en => aligned_datab_man_dffe14a[5].ENA
clk_en => aligned_datab_man_dffe14a[4].ENA
clk_en => aligned_datab_man_dffe14a[3].ENA
clk_en => aligned_datab_man_dffe14a[2].ENA
clk_en => aligned_datab_man_dffe14a[1].ENA
clk_en => aligned_datab_man_dffe14a[0].ENA
clk_en => aligned_datab_sign_dffe12.ENA
clk_en => aligned_datab_sign_dffe13.ENA
clk_en => aligned_datab_sign_dffe14.ENA
clk_en => both_inputs_are_infinite_dffe1.ENA
clk_en => both_inputs_are_infinite_dffe25.ENA
clk_en => data_exp_dffe1a[7].ENA
clk_en => data_exp_dffe1a[6].ENA
clk_en => data_exp_dffe1a[5].ENA
clk_en => data_exp_dffe1a[4].ENA
clk_en => data_exp_dffe1a[3].ENA
clk_en => data_exp_dffe1a[2].ENA
clk_en => data_exp_dffe1a[1].ENA
clk_en => data_exp_dffe1a[0].ENA
clk_en => dataa_man_dffe1a[25].ENA
clk_en => dataa_man_dffe1a[24].ENA
clk_en => dataa_man_dffe1a[23].ENA
clk_en => dataa_man_dffe1a[22].ENA
clk_en => dataa_man_dffe1a[21].ENA
clk_en => dataa_man_dffe1a[20].ENA
clk_en => dataa_man_dffe1a[19].ENA
clk_en => dataa_man_dffe1a[18].ENA
clk_en => dataa_man_dffe1a[17].ENA
clk_en => dataa_man_dffe1a[16].ENA
clk_en => dataa_man_dffe1a[15].ENA
clk_en => dataa_man_dffe1a[14].ENA
clk_en => dataa_man_dffe1a[13].ENA
clk_en => dataa_man_dffe1a[12].ENA
clk_en => dataa_man_dffe1a[11].ENA
clk_en => dataa_man_dffe1a[10].ENA
clk_en => dataa_man_dffe1a[9].ENA
clk_en => dataa_man_dffe1a[8].ENA
clk_en => dataa_man_dffe1a[7].ENA
clk_en => dataa_man_dffe1a[6].ENA
clk_en => dataa_man_dffe1a[5].ENA
clk_en => dataa_man_dffe1a[4].ENA
clk_en => dataa_man_dffe1a[3].ENA
clk_en => dataa_man_dffe1a[2].ENA
clk_en => dataa_man_dffe1a[1].ENA
clk_en => dataa_man_dffe1a[0].ENA
clk_en => dataa_sign_dffe1.ENA
clk_en => dataa_sign_dffe25.ENA
clk_en => datab_man_dffe1a[25].ENA
clk_en => datab_man_dffe1a[24].ENA
clk_en => datab_man_dffe1a[23].ENA
clk_en => datab_man_dffe1a[22].ENA
clk_en => datab_man_dffe1a[21].ENA
clk_en => datab_man_dffe1a[20].ENA
clk_en => datab_man_dffe1a[19].ENA
clk_en => datab_man_dffe1a[18].ENA
clk_en => datab_man_dffe1a[17].ENA
clk_en => datab_man_dffe1a[16].ENA
clk_en => datab_man_dffe1a[15].ENA
clk_en => datab_man_dffe1a[14].ENA
clk_en => datab_man_dffe1a[13].ENA
clk_en => datab_man_dffe1a[12].ENA
clk_en => datab_man_dffe1a[11].ENA
clk_en => datab_man_dffe1a[10].ENA
clk_en => datab_man_dffe1a[9].ENA
clk_en => datab_man_dffe1a[8].ENA
clk_en => datab_man_dffe1a[7].ENA
clk_en => datab_man_dffe1a[6].ENA
clk_en => datab_man_dffe1a[5].ENA
clk_en => datab_man_dffe1a[4].ENA
clk_en => datab_man_dffe1a[3].ENA
clk_en => datab_man_dffe1a[2].ENA
clk_en => datab_man_dffe1a[1].ENA
clk_en => datab_man_dffe1a[0].ENA
clk_en => datab_sign_dffe1.ENA
clk_en => denormal_res_dffe3.ENA
clk_en => denormal_res_dffe4.ENA
clk_en => denormal_res_dffe41.ENA
clk_en => exp_adj_dffe21a[1].ENA
clk_en => exp_adj_dffe21a[0].ENA
clk_en => exp_adj_dffe23a[1].ENA
clk_en => exp_adj_dffe23a[0].ENA
clk_en => exp_adj_dffe26a[1].ENA
clk_en => exp_adj_dffe26a[0].ENA
clk_en => exp_amb_mux_dffe13.ENA
clk_en => exp_amb_mux_dffe14.ENA
clk_en => exp_intermediate_res_dffe41a[7].ENA
clk_en => exp_intermediate_res_dffe41a[6].ENA
clk_en => exp_intermediate_res_dffe41a[5].ENA
clk_en => exp_intermediate_res_dffe41a[4].ENA
clk_en => exp_intermediate_res_dffe41a[3].ENA
clk_en => exp_intermediate_res_dffe41a[2].ENA
clk_en => exp_intermediate_res_dffe41a[1].ENA
clk_en => exp_intermediate_res_dffe41a[0].ENA
clk_en => exp_out_dffe5a[7].ENA
clk_en => exp_out_dffe5a[6].ENA
clk_en => exp_out_dffe5a[5].ENA
clk_en => exp_out_dffe5a[4].ENA
clk_en => exp_out_dffe5a[3].ENA
clk_en => exp_out_dffe5a[2].ENA
clk_en => exp_out_dffe5a[1].ENA
clk_en => exp_out_dffe5a[0].ENA
clk_en => exp_res_dffe21a[7].ENA
clk_en => exp_res_dffe21a[6].ENA
clk_en => exp_res_dffe21a[5].ENA
clk_en => exp_res_dffe21a[4].ENA
clk_en => exp_res_dffe21a[3].ENA
clk_en => exp_res_dffe21a[2].ENA
clk_en => exp_res_dffe21a[1].ENA
clk_en => exp_res_dffe21a[0].ENA
clk_en => exp_res_dffe23a[7].ENA
clk_en => exp_res_dffe23a[6].ENA
clk_en => exp_res_dffe23a[5].ENA
clk_en => exp_res_dffe23a[4].ENA
clk_en => exp_res_dffe23a[3].ENA
clk_en => exp_res_dffe23a[2].ENA
clk_en => exp_res_dffe23a[1].ENA
clk_en => exp_res_dffe23a[0].ENA
clk_en => exp_res_dffe25a[7].ENA
clk_en => exp_res_dffe25a[6].ENA
clk_en => exp_res_dffe25a[5].ENA
clk_en => exp_res_dffe25a[4].ENA
clk_en => exp_res_dffe25a[3].ENA
clk_en => exp_res_dffe25a[2].ENA
clk_en => exp_res_dffe25a[1].ENA
clk_en => exp_res_dffe25a[0].ENA
clk_en => exp_res_dffe26a[7].ENA
clk_en => exp_res_dffe26a[6].ENA
clk_en => exp_res_dffe26a[5].ENA
clk_en => exp_res_dffe26a[4].ENA
clk_en => exp_res_dffe26a[3].ENA
clk_en => exp_res_dffe26a[2].ENA
clk_en => exp_res_dffe26a[1].ENA
clk_en => exp_res_dffe26a[0].ENA
clk_en => exp_res_dffe2a[7].ENA
clk_en => exp_res_dffe2a[6].ENA
clk_en => exp_res_dffe2a[5].ENA
clk_en => exp_res_dffe2a[4].ENA
clk_en => exp_res_dffe2a[3].ENA
clk_en => exp_res_dffe2a[2].ENA
clk_en => exp_res_dffe2a[1].ENA
clk_en => exp_res_dffe2a[0].ENA
clk_en => exp_res_dffe3a[7].ENA
clk_en => exp_res_dffe3a[6].ENA
clk_en => exp_res_dffe3a[5].ENA
clk_en => exp_res_dffe3a[4].ENA
clk_en => exp_res_dffe3a[3].ENA
clk_en => exp_res_dffe3a[2].ENA
clk_en => exp_res_dffe3a[1].ENA
clk_en => exp_res_dffe3a[0].ENA
clk_en => exp_res_dffe4a[7].ENA
clk_en => exp_res_dffe4a[6].ENA
clk_en => exp_res_dffe4a[5].ENA
clk_en => exp_res_dffe4a[4].ENA
clk_en => exp_res_dffe4a[3].ENA
clk_en => exp_res_dffe4a[2].ENA
clk_en => exp_res_dffe4a[1].ENA
clk_en => exp_res_dffe4a[0].ENA
clk_en => infinite_output_sign_dffe1.ENA
clk_en => infinite_output_sign_dffe2.ENA
clk_en => infinite_output_sign_dffe21.ENA
clk_en => infinite_output_sign_dffe23.ENA
clk_en => infinite_output_sign_dffe25.ENA
clk_en => infinite_output_sign_dffe26.ENA
clk_en => infinite_output_sign_dffe3.ENA
clk_en => infinite_output_sign_dffe31.ENA
clk_en => infinite_output_sign_dffe4.ENA
clk_en => infinite_output_sign_dffe41.ENA
clk_en => infinite_res_dffe3.ENA
clk_en => infinite_res_dffe4.ENA
clk_en => infinite_res_dffe41.ENA
clk_en => infinity_magnitude_sub_dffe2.ENA
clk_en => infinity_magnitude_sub_dffe21.ENA
clk_en => infinity_magnitude_sub_dffe23.ENA
clk_en => infinity_magnitude_sub_dffe26.ENA
clk_en => infinity_magnitude_sub_dffe3.ENA
clk_en => infinity_magnitude_sub_dffe31.ENA
clk_en => infinity_magnitude_sub_dffe4.ENA
clk_en => infinity_magnitude_sub_dffe41.ENA
clk_en => input_dataa_infinite_dffe12.ENA
clk_en => input_dataa_infinite_dffe13.ENA
clk_en => input_dataa_infinite_dffe14.ENA
clk_en => input_dataa_nan_dffe12.ENA
clk_en => input_datab_infinite_dffe12.ENA
clk_en => input_datab_infinite_dffe13.ENA
clk_en => input_datab_infinite_dffe14.ENA
clk_en => input_datab_nan_dffe12.ENA
clk_en => input_is_infinite_dffe1.ENA
clk_en => input_is_infinite_dffe2.ENA
clk_en => input_is_infinite_dffe21.ENA
clk_en => input_is_infinite_dffe23.ENA
clk_en => input_is_infinite_dffe25.ENA
clk_en => input_is_infinite_dffe26.ENA
clk_en => input_is_infinite_dffe3.ENA
clk_en => input_is_infinite_dffe31.ENA
clk_en => input_is_infinite_dffe4.ENA
clk_en => input_is_infinite_dffe41.ENA
clk_en => input_is_nan_dffe1.ENA
clk_en => input_is_nan_dffe13.ENA
clk_en => input_is_nan_dffe14.ENA
clk_en => input_is_nan_dffe2.ENA
clk_en => input_is_nan_dffe21.ENA
clk_en => input_is_nan_dffe23.ENA
clk_en => input_is_nan_dffe25.ENA
clk_en => input_is_nan_dffe26.ENA
clk_en => input_is_nan_dffe3.ENA
clk_en => input_is_nan_dffe31.ENA
clk_en => input_is_nan_dffe4.ENA
clk_en => input_is_nan_dffe41.ENA
clk_en => man_add_sub_res_mag_dffe21a[25].ENA
clk_en => man_add_sub_res_mag_dffe21a[24].ENA
clk_en => man_add_sub_res_mag_dffe21a[23].ENA
clk_en => man_add_sub_res_mag_dffe21a[22].ENA
clk_en => man_add_sub_res_mag_dffe21a[21].ENA
clk_en => man_add_sub_res_mag_dffe21a[20].ENA
clk_en => man_add_sub_res_mag_dffe21a[19].ENA
clk_en => man_add_sub_res_mag_dffe21a[18].ENA
clk_en => man_add_sub_res_mag_dffe21a[17].ENA
clk_en => man_add_sub_res_mag_dffe21a[16].ENA
clk_en => man_add_sub_res_mag_dffe21a[15].ENA
clk_en => man_add_sub_res_mag_dffe21a[14].ENA
clk_en => man_add_sub_res_mag_dffe21a[13].ENA
clk_en => man_add_sub_res_mag_dffe21a[12].ENA
clk_en => man_add_sub_res_mag_dffe21a[11].ENA
clk_en => man_add_sub_res_mag_dffe21a[10].ENA
clk_en => man_add_sub_res_mag_dffe21a[9].ENA
clk_en => man_add_sub_res_mag_dffe21a[8].ENA
clk_en => man_add_sub_res_mag_dffe21a[7].ENA
clk_en => man_add_sub_res_mag_dffe21a[6].ENA
clk_en => man_add_sub_res_mag_dffe21a[5].ENA
clk_en => man_add_sub_res_mag_dffe21a[4].ENA
clk_en => man_add_sub_res_mag_dffe21a[3].ENA
clk_en => man_add_sub_res_mag_dffe21a[2].ENA
clk_en => man_add_sub_res_mag_dffe21a[1].ENA
clk_en => man_add_sub_res_mag_dffe21a[0].ENA
clk_en => man_add_sub_res_mag_dffe23a[25].ENA
clk_en => man_add_sub_res_mag_dffe23a[24].ENA
clk_en => man_add_sub_res_mag_dffe23a[23].ENA
clk_en => man_add_sub_res_mag_dffe23a[22].ENA
clk_en => man_add_sub_res_mag_dffe23a[21].ENA
clk_en => man_add_sub_res_mag_dffe23a[20].ENA
clk_en => man_add_sub_res_mag_dffe23a[19].ENA
clk_en => man_add_sub_res_mag_dffe23a[18].ENA
clk_en => man_add_sub_res_mag_dffe23a[17].ENA
clk_en => man_add_sub_res_mag_dffe23a[16].ENA
clk_en => man_add_sub_res_mag_dffe23a[15].ENA
clk_en => man_add_sub_res_mag_dffe23a[14].ENA
clk_en => man_add_sub_res_mag_dffe23a[13].ENA
clk_en => man_add_sub_res_mag_dffe23a[12].ENA
clk_en => man_add_sub_res_mag_dffe23a[11].ENA
clk_en => man_add_sub_res_mag_dffe23a[10].ENA
clk_en => man_add_sub_res_mag_dffe23a[9].ENA
clk_en => man_add_sub_res_mag_dffe23a[8].ENA
clk_en => man_add_sub_res_mag_dffe23a[7].ENA
clk_en => man_add_sub_res_mag_dffe23a[6].ENA
clk_en => man_add_sub_res_mag_dffe23a[5].ENA
clk_en => man_add_sub_res_mag_dffe23a[4].ENA
clk_en => man_add_sub_res_mag_dffe23a[3].ENA
clk_en => man_add_sub_res_mag_dffe23a[2].ENA
clk_en => man_add_sub_res_mag_dffe23a[1].ENA
clk_en => man_add_sub_res_mag_dffe23a[0].ENA
clk_en => man_add_sub_res_mag_dffe26a[25].ENA
clk_en => man_add_sub_res_mag_dffe26a[24].ENA
clk_en => man_add_sub_res_mag_dffe26a[23].ENA
clk_en => man_add_sub_res_mag_dffe26a[22].ENA
clk_en => man_add_sub_res_mag_dffe26a[21].ENA
clk_en => man_add_sub_res_mag_dffe26a[20].ENA
clk_en => man_add_sub_res_mag_dffe26a[19].ENA
clk_en => man_add_sub_res_mag_dffe26a[18].ENA
clk_en => man_add_sub_res_mag_dffe26a[17].ENA
clk_en => man_add_sub_res_mag_dffe26a[16].ENA
clk_en => man_add_sub_res_mag_dffe26a[15].ENA
clk_en => man_add_sub_res_mag_dffe26a[14].ENA
clk_en => man_add_sub_res_mag_dffe26a[13].ENA
clk_en => man_add_sub_res_mag_dffe26a[12].ENA
clk_en => man_add_sub_res_mag_dffe26a[11].ENA
clk_en => man_add_sub_res_mag_dffe26a[10].ENA
clk_en => man_add_sub_res_mag_dffe26a[9].ENA
clk_en => man_add_sub_res_mag_dffe26a[8].ENA
clk_en => man_add_sub_res_mag_dffe26a[7].ENA
clk_en => man_add_sub_res_mag_dffe26a[6].ENA
clk_en => man_add_sub_res_mag_dffe26a[5].ENA
clk_en => man_add_sub_res_mag_dffe26a[4].ENA
clk_en => man_add_sub_res_mag_dffe26a[3].ENA
clk_en => man_add_sub_res_mag_dffe26a[2].ENA
clk_en => man_add_sub_res_mag_dffe26a[1].ENA
clk_en => man_add_sub_res_mag_dffe26a[0].ENA
clk_en => man_add_sub_res_sign_dffe21.ENA
clk_en => man_add_sub_res_sign_dffe23.ENA
clk_en => man_add_sub_res_sign_dffe26.ENA
clk_en => man_dffe31a[25].ENA
clk_en => man_dffe31a[24].ENA
clk_en => man_dffe31a[23].ENA
clk_en => man_dffe31a[22].ENA
clk_en => man_dffe31a[21].ENA
clk_en => man_dffe31a[20].ENA
clk_en => man_dffe31a[19].ENA
clk_en => man_dffe31a[18].ENA
clk_en => man_dffe31a[17].ENA
clk_en => man_dffe31a[16].ENA
clk_en => man_dffe31a[15].ENA
clk_en => man_dffe31a[14].ENA
clk_en => man_dffe31a[13].ENA
clk_en => man_dffe31a[12].ENA
clk_en => man_dffe31a[11].ENA
clk_en => man_dffe31a[10].ENA
clk_en => man_dffe31a[9].ENA
clk_en => man_dffe31a[8].ENA
clk_en => man_dffe31a[7].ENA
clk_en => man_dffe31a[6].ENA
clk_en => man_dffe31a[5].ENA
clk_en => man_dffe31a[4].ENA
clk_en => man_dffe31a[3].ENA
clk_en => man_dffe31a[2].ENA
clk_en => man_dffe31a[1].ENA
clk_en => man_dffe31a[0].ENA
clk_en => man_leading_zeros_dffe31a[4].ENA
clk_en => man_leading_zeros_dffe31a[3].ENA
clk_en => man_leading_zeros_dffe31a[2].ENA
clk_en => man_leading_zeros_dffe31a[1].ENA
clk_en => man_leading_zeros_dffe31a[0].ENA
clk_en => man_out_dffe5a[22].ENA
clk_en => man_out_dffe5a[21].ENA
clk_en => man_out_dffe5a[20].ENA
clk_en => man_out_dffe5a[19].ENA
clk_en => man_out_dffe5a[18].ENA
clk_en => man_out_dffe5a[17].ENA
clk_en => man_out_dffe5a[16].ENA
clk_en => man_out_dffe5a[15].ENA
clk_en => man_out_dffe5a[14].ENA
clk_en => man_out_dffe5a[13].ENA
clk_en => man_out_dffe5a[12].ENA
clk_en => man_out_dffe5a[11].ENA
clk_en => man_out_dffe5a[10].ENA
clk_en => man_out_dffe5a[9].ENA
clk_en => man_out_dffe5a[8].ENA
clk_en => man_out_dffe5a[7].ENA
clk_en => man_out_dffe5a[6].ENA
clk_en => man_out_dffe5a[5].ENA
clk_en => man_out_dffe5a[4].ENA
clk_en => man_out_dffe5a[3].ENA
clk_en => man_out_dffe5a[2].ENA
clk_en => man_out_dffe5a[1].ENA
clk_en => man_out_dffe5a[0].ENA
clk_en => man_res_dffe4a[22].ENA
clk_en => man_res_dffe4a[21].ENA
clk_en => man_res_dffe4a[20].ENA
clk_en => man_res_dffe4a[19].ENA
clk_en => man_res_dffe4a[18].ENA
clk_en => man_res_dffe4a[17].ENA
clk_en => man_res_dffe4a[16].ENA
clk_en => man_res_dffe4a[15].ENA
clk_en => man_res_dffe4a[14].ENA
clk_en => man_res_dffe4a[13].ENA
clk_en => man_res_dffe4a[12].ENA
clk_en => man_res_dffe4a[11].ENA
clk_en => man_res_dffe4a[10].ENA
clk_en => man_res_dffe4a[9].ENA
clk_en => man_res_dffe4a[8].ENA
clk_en => man_res_dffe4a[7].ENA
clk_en => man_res_dffe4a[6].ENA
clk_en => man_res_dffe4a[5].ENA
clk_en => man_res_dffe4a[4].ENA
clk_en => man_res_dffe4a[3].ENA
clk_en => man_res_dffe4a[2].ENA
clk_en => man_res_dffe4a[1].ENA
clk_en => man_res_dffe4a[0].ENA
clk_en => man_res_is_not_zero_dffe3.ENA
clk_en => man_res_is_not_zero_dffe31.ENA
clk_en => man_res_is_not_zero_dffe4.ENA
clk_en => man_res_is_not_zero_dffe41.ENA
clk_en => man_res_not_zero_dffe23.ENA
clk_en => man_res_not_zero_dffe26.ENA
clk_en => man_smaller_dffe13a[23].ENA
clk_en => man_smaller_dffe13a[22].ENA
clk_en => man_smaller_dffe13a[21].ENA
clk_en => man_smaller_dffe13a[20].ENA
clk_en => man_smaller_dffe13a[19].ENA
clk_en => man_smaller_dffe13a[18].ENA
clk_en => man_smaller_dffe13a[17].ENA
clk_en => man_smaller_dffe13a[16].ENA
clk_en => man_smaller_dffe13a[15].ENA
clk_en => man_smaller_dffe13a[14].ENA
clk_en => man_smaller_dffe13a[13].ENA
clk_en => man_smaller_dffe13a[12].ENA
clk_en => man_smaller_dffe13a[11].ENA
clk_en => man_smaller_dffe13a[10].ENA
clk_en => man_smaller_dffe13a[9].ENA
clk_en => man_smaller_dffe13a[8].ENA
clk_en => man_smaller_dffe13a[7].ENA
clk_en => man_smaller_dffe13a[6].ENA
clk_en => man_smaller_dffe13a[5].ENA
clk_en => man_smaller_dffe13a[4].ENA
clk_en => man_smaller_dffe13a[3].ENA
clk_en => man_smaller_dffe13a[2].ENA
clk_en => man_smaller_dffe13a[1].ENA
clk_en => man_smaller_dffe13a[0].ENA
clk_en => need_complement_dffe2.ENA
clk_en => round_bit_dffe21.ENA
clk_en => round_bit_dffe23.ENA
clk_en => round_bit_dffe26.ENA
clk_en => round_bit_dffe3.ENA
clk_en => round_bit_dffe31.ENA
clk_en => rounded_res_infinity_dffe4.ENA
clk_en => rshift_distance_dffe13a[4].ENA
clk_en => rshift_distance_dffe13a[3].ENA
clk_en => rshift_distance_dffe13a[2].ENA
clk_en => rshift_distance_dffe13a[1].ENA
clk_en => rshift_distance_dffe13a[0].ENA
clk_en => rshift_distance_dffe14a[4].ENA
clk_en => rshift_distance_dffe14a[3].ENA
clk_en => rshift_distance_dffe14a[2].ENA
clk_en => rshift_distance_dffe14a[1].ENA
clk_en => rshift_distance_dffe14a[0].ENA
clk_en => sign_dffe31.ENA
clk_en => sign_out_dffe5.ENA
clk_en => sign_res_dffe3.ENA
clk_en => sign_res_dffe4.ENA
clk_en => sign_res_dffe41.ENA
clk_en => sticky_bit_dffe1.ENA
clk_en => sticky_bit_dffe2.ENA
clk_en => sticky_bit_dffe21.ENA
clk_en => sticky_bit_dffe23.ENA
clk_en => sticky_bit_dffe25.ENA
clk_en => sticky_bit_dffe26.ENA
clk_en => sticky_bit_dffe3.ENA
clk_en => sticky_bit_dffe31.ENA
clk_en => zero_man_sign_dffe2.ENA
clk_en => zero_man_sign_dffe21.ENA
clk_en => zero_man_sign_dffe23.ENA
clk_en => zero_man_sign_dffe26.ENA
clock => altbarrel_shift_oif:lbarrel_shift.clock
clock => altbarrel_shift_ulh:rbarrel_shift.clock
clock => altpriority_encoder_eca:leading_zeroes_cnt.clock
clock => altpriority_encoder_15c:trailing_zeros_cnt.clock
clock => add_sub_7mm:add_sub1.clock
clock => add_sub_7mm:add_sub2.clock
clock => add_sub_hvl:add_sub4.clock
clock => add_sub_hvl:add_sub5.clock
clock => add_sub_6lm:add_sub7.clock
clock => add_sub_lmm:add_sub8.clock
clock => add_sub_dffe25.CLK
clock => aligned_dataa_exp_dffe12a[8].CLK
clock => aligned_dataa_exp_dffe12a[7].CLK
clock => aligned_dataa_exp_dffe12a[6].CLK
clock => aligned_dataa_exp_dffe12a[5].CLK
clock => aligned_dataa_exp_dffe12a[4].CLK
clock => aligned_dataa_exp_dffe12a[3].CLK
clock => aligned_dataa_exp_dffe12a[2].CLK
clock => aligned_dataa_exp_dffe12a[1].CLK
clock => aligned_dataa_exp_dffe12a[0].CLK
clock => aligned_dataa_exp_dffe13a[8].CLK
clock => aligned_dataa_exp_dffe13a[7].CLK
clock => aligned_dataa_exp_dffe13a[6].CLK
clock => aligned_dataa_exp_dffe13a[5].CLK
clock => aligned_dataa_exp_dffe13a[4].CLK
clock => aligned_dataa_exp_dffe13a[3].CLK
clock => aligned_dataa_exp_dffe13a[2].CLK
clock => aligned_dataa_exp_dffe13a[1].CLK
clock => aligned_dataa_exp_dffe13a[0].CLK
clock => aligned_dataa_exp_dffe14a[8].CLK
clock => aligned_dataa_exp_dffe14a[7].CLK
clock => aligned_dataa_exp_dffe14a[6].CLK
clock => aligned_dataa_exp_dffe14a[5].CLK
clock => aligned_dataa_exp_dffe14a[4].CLK
clock => aligned_dataa_exp_dffe14a[3].CLK
clock => aligned_dataa_exp_dffe14a[2].CLK
clock => aligned_dataa_exp_dffe14a[1].CLK
clock => aligned_dataa_exp_dffe14a[0].CLK
clock => aligned_dataa_man_dffe12a[23].CLK
clock => aligned_dataa_man_dffe12a[22].CLK
clock => aligned_dataa_man_dffe12a[21].CLK
clock => aligned_dataa_man_dffe12a[20].CLK
clock => aligned_dataa_man_dffe12a[19].CLK
clock => aligned_dataa_man_dffe12a[18].CLK
clock => aligned_dataa_man_dffe12a[17].CLK
clock => aligned_dataa_man_dffe12a[16].CLK
clock => aligned_dataa_man_dffe12a[15].CLK
clock => aligned_dataa_man_dffe12a[14].CLK
clock => aligned_dataa_man_dffe12a[13].CLK
clock => aligned_dataa_man_dffe12a[12].CLK
clock => aligned_dataa_man_dffe12a[11].CLK
clock => aligned_dataa_man_dffe12a[10].CLK
clock => aligned_dataa_man_dffe12a[9].CLK
clock => aligned_dataa_man_dffe12a[8].CLK
clock => aligned_dataa_man_dffe12a[7].CLK
clock => aligned_dataa_man_dffe12a[6].CLK
clock => aligned_dataa_man_dffe12a[5].CLK
clock => aligned_dataa_man_dffe12a[4].CLK
clock => aligned_dataa_man_dffe12a[3].CLK
clock => aligned_dataa_man_dffe12a[2].CLK
clock => aligned_dataa_man_dffe12a[1].CLK
clock => aligned_dataa_man_dffe12a[0].CLK
clock => aligned_dataa_man_dffe13a[23].CLK
clock => aligned_dataa_man_dffe13a[22].CLK
clock => aligned_dataa_man_dffe13a[21].CLK
clock => aligned_dataa_man_dffe13a[20].CLK
clock => aligned_dataa_man_dffe13a[19].CLK
clock => aligned_dataa_man_dffe13a[18].CLK
clock => aligned_dataa_man_dffe13a[17].CLK
clock => aligned_dataa_man_dffe13a[16].CLK
clock => aligned_dataa_man_dffe13a[15].CLK
clock => aligned_dataa_man_dffe13a[14].CLK
clock => aligned_dataa_man_dffe13a[13].CLK
clock => aligned_dataa_man_dffe13a[12].CLK
clock => aligned_dataa_man_dffe13a[11].CLK
clock => aligned_dataa_man_dffe13a[10].CLK
clock => aligned_dataa_man_dffe13a[9].CLK
clock => aligned_dataa_man_dffe13a[8].CLK
clock => aligned_dataa_man_dffe13a[7].CLK
clock => aligned_dataa_man_dffe13a[6].CLK
clock => aligned_dataa_man_dffe13a[5].CLK
clock => aligned_dataa_man_dffe13a[4].CLK
clock => aligned_dataa_man_dffe13a[3].CLK
clock => aligned_dataa_man_dffe13a[2].CLK
clock => aligned_dataa_man_dffe13a[1].CLK
clock => aligned_dataa_man_dffe13a[0].CLK
clock => aligned_dataa_man_dffe14a[23].CLK
clock => aligned_dataa_man_dffe14a[22].CLK
clock => aligned_dataa_man_dffe14a[21].CLK
clock => aligned_dataa_man_dffe14a[20].CLK
clock => aligned_dataa_man_dffe14a[19].CLK
clock => aligned_dataa_man_dffe14a[18].CLK
clock => aligned_dataa_man_dffe14a[17].CLK
clock => aligned_dataa_man_dffe14a[16].CLK
clock => aligned_dataa_man_dffe14a[15].CLK
clock => aligned_dataa_man_dffe14a[14].CLK
clock => aligned_dataa_man_dffe14a[13].CLK
clock => aligned_dataa_man_dffe14a[12].CLK
clock => aligned_dataa_man_dffe14a[11].CLK
clock => aligned_dataa_man_dffe14a[10].CLK
clock => aligned_dataa_man_dffe14a[9].CLK
clock => aligned_dataa_man_dffe14a[8].CLK
clock => aligned_dataa_man_dffe14a[7].CLK
clock => aligned_dataa_man_dffe14a[6].CLK
clock => aligned_dataa_man_dffe14a[5].CLK
clock => aligned_dataa_man_dffe14a[4].CLK
clock => aligned_dataa_man_dffe14a[3].CLK
clock => aligned_dataa_man_dffe14a[2].CLK
clock => aligned_dataa_man_dffe14a[1].CLK
clock => aligned_dataa_man_dffe14a[0].CLK
clock => aligned_dataa_sign_dffe12.CLK
clock => aligned_dataa_sign_dffe13.CLK
clock => aligned_dataa_sign_dffe14.CLK
clock => aligned_datab_exp_dffe12a[8].CLK
clock => aligned_datab_exp_dffe12a[7].CLK
clock => aligned_datab_exp_dffe12a[6].CLK
clock => aligned_datab_exp_dffe12a[5].CLK
clock => aligned_datab_exp_dffe12a[4].CLK
clock => aligned_datab_exp_dffe12a[3].CLK
clock => aligned_datab_exp_dffe12a[2].CLK
clock => aligned_datab_exp_dffe12a[1].CLK
clock => aligned_datab_exp_dffe12a[0].CLK
clock => aligned_datab_exp_dffe13a[8].CLK
clock => aligned_datab_exp_dffe13a[7].CLK
clock => aligned_datab_exp_dffe13a[6].CLK
clock => aligned_datab_exp_dffe13a[5].CLK
clock => aligned_datab_exp_dffe13a[4].CLK
clock => aligned_datab_exp_dffe13a[3].CLK
clock => aligned_datab_exp_dffe13a[2].CLK
clock => aligned_datab_exp_dffe13a[1].CLK
clock => aligned_datab_exp_dffe13a[0].CLK
clock => aligned_datab_exp_dffe14a[8].CLK
clock => aligned_datab_exp_dffe14a[7].CLK
clock => aligned_datab_exp_dffe14a[6].CLK
clock => aligned_datab_exp_dffe14a[5].CLK
clock => aligned_datab_exp_dffe14a[4].CLK
clock => aligned_datab_exp_dffe14a[3].CLK
clock => aligned_datab_exp_dffe14a[2].CLK
clock => aligned_datab_exp_dffe14a[1].CLK
clock => aligned_datab_exp_dffe14a[0].CLK
clock => aligned_datab_man_dffe12a[23].CLK
clock => aligned_datab_man_dffe12a[22].CLK
clock => aligned_datab_man_dffe12a[21].CLK
clock => aligned_datab_man_dffe12a[20].CLK
clock => aligned_datab_man_dffe12a[19].CLK
clock => aligned_datab_man_dffe12a[18].CLK
clock => aligned_datab_man_dffe12a[17].CLK
clock => aligned_datab_man_dffe12a[16].CLK
clock => aligned_datab_man_dffe12a[15].CLK
clock => aligned_datab_man_dffe12a[14].CLK
clock => aligned_datab_man_dffe12a[13].CLK
clock => aligned_datab_man_dffe12a[12].CLK
clock => aligned_datab_man_dffe12a[11].CLK
clock => aligned_datab_man_dffe12a[10].CLK
clock => aligned_datab_man_dffe12a[9].CLK
clock => aligned_datab_man_dffe12a[8].CLK
clock => aligned_datab_man_dffe12a[7].CLK
clock => aligned_datab_man_dffe12a[6].CLK
clock => aligned_datab_man_dffe12a[5].CLK
clock => aligned_datab_man_dffe12a[4].CLK
clock => aligned_datab_man_dffe12a[3].CLK
clock => aligned_datab_man_dffe12a[2].CLK
clock => aligned_datab_man_dffe12a[1].CLK
clock => aligned_datab_man_dffe12a[0].CLK
clock => aligned_datab_man_dffe13a[23].CLK
clock => aligned_datab_man_dffe13a[22].CLK
clock => aligned_datab_man_dffe13a[21].CLK
clock => aligned_datab_man_dffe13a[20].CLK
clock => aligned_datab_man_dffe13a[19].CLK
clock => aligned_datab_man_dffe13a[18].CLK
clock => aligned_datab_man_dffe13a[17].CLK
clock => aligned_datab_man_dffe13a[16].CLK
clock => aligned_datab_man_dffe13a[15].CLK
clock => aligned_datab_man_dffe13a[14].CLK
clock => aligned_datab_man_dffe13a[13].CLK
clock => aligned_datab_man_dffe13a[12].CLK
clock => aligned_datab_man_dffe13a[11].CLK
clock => aligned_datab_man_dffe13a[10].CLK
clock => aligned_datab_man_dffe13a[9].CLK
clock => aligned_datab_man_dffe13a[8].CLK
clock => aligned_datab_man_dffe13a[7].CLK
clock => aligned_datab_man_dffe13a[6].CLK
clock => aligned_datab_man_dffe13a[5].CLK
clock => aligned_datab_man_dffe13a[4].CLK
clock => aligned_datab_man_dffe13a[3].CLK
clock => aligned_datab_man_dffe13a[2].CLK
clock => aligned_datab_man_dffe13a[1].CLK
clock => aligned_datab_man_dffe13a[0].CLK
clock => aligned_datab_man_dffe14a[23].CLK
clock => aligned_datab_man_dffe14a[22].CLK
clock => aligned_datab_man_dffe14a[21].CLK
clock => aligned_datab_man_dffe14a[20].CLK
clock => aligned_datab_man_dffe14a[19].CLK
clock => aligned_datab_man_dffe14a[18].CLK
clock => aligned_datab_man_dffe14a[17].CLK
clock => aligned_datab_man_dffe14a[16].CLK
clock => aligned_datab_man_dffe14a[15].CLK
clock => aligned_datab_man_dffe14a[14].CLK
clock => aligned_datab_man_dffe14a[13].CLK
clock => aligned_datab_man_dffe14a[12].CLK
clock => aligned_datab_man_dffe14a[11].CLK
clock => aligned_datab_man_dffe14a[10].CLK
clock => aligned_datab_man_dffe14a[9].CLK
clock => aligned_datab_man_dffe14a[8].CLK
clock => aligned_datab_man_dffe14a[7].CLK
clock => aligned_datab_man_dffe14a[6].CLK
clock => aligned_datab_man_dffe14a[5].CLK
clock => aligned_datab_man_dffe14a[4].CLK
clock => aligned_datab_man_dffe14a[3].CLK
clock => aligned_datab_man_dffe14a[2].CLK
clock => aligned_datab_man_dffe14a[1].CLK
clock => aligned_datab_man_dffe14a[0].CLK
clock => aligned_datab_sign_dffe12.CLK
clock => aligned_datab_sign_dffe13.CLK
clock => aligned_datab_sign_dffe14.CLK
clock => both_inputs_are_infinite_dffe1.CLK
clock => both_inputs_are_infinite_dffe25.CLK
clock => data_exp_dffe1a[7].CLK
clock => data_exp_dffe1a[6].CLK
clock => data_exp_dffe1a[5].CLK
clock => data_exp_dffe1a[4].CLK
clock => data_exp_dffe1a[3].CLK
clock => data_exp_dffe1a[2].CLK
clock => data_exp_dffe1a[1].CLK
clock => data_exp_dffe1a[0].CLK
clock => dataa_man_dffe1a[25].CLK
clock => dataa_man_dffe1a[24].CLK
clock => dataa_man_dffe1a[23].CLK
clock => dataa_man_dffe1a[22].CLK
clock => dataa_man_dffe1a[21].CLK
clock => dataa_man_dffe1a[20].CLK
clock => dataa_man_dffe1a[19].CLK
clock => dataa_man_dffe1a[18].CLK
clock => dataa_man_dffe1a[17].CLK
clock => dataa_man_dffe1a[16].CLK
clock => dataa_man_dffe1a[15].CLK
clock => dataa_man_dffe1a[14].CLK
clock => dataa_man_dffe1a[13].CLK
clock => dataa_man_dffe1a[12].CLK
clock => dataa_man_dffe1a[11].CLK
clock => dataa_man_dffe1a[10].CLK
clock => dataa_man_dffe1a[9].CLK
clock => dataa_man_dffe1a[8].CLK
clock => dataa_man_dffe1a[7].CLK
clock => dataa_man_dffe1a[6].CLK
clock => dataa_man_dffe1a[5].CLK
clock => dataa_man_dffe1a[4].CLK
clock => dataa_man_dffe1a[3].CLK
clock => dataa_man_dffe1a[2].CLK
clock => dataa_man_dffe1a[1].CLK
clock => dataa_man_dffe1a[0].CLK
clock => dataa_sign_dffe1.CLK
clock => dataa_sign_dffe25.CLK
clock => datab_man_dffe1a[25].CLK
clock => datab_man_dffe1a[24].CLK
clock => datab_man_dffe1a[23].CLK
clock => datab_man_dffe1a[22].CLK
clock => datab_man_dffe1a[21].CLK
clock => datab_man_dffe1a[20].CLK
clock => datab_man_dffe1a[19].CLK
clock => datab_man_dffe1a[18].CLK
clock => datab_man_dffe1a[17].CLK
clock => datab_man_dffe1a[16].CLK
clock => datab_man_dffe1a[15].CLK
clock => datab_man_dffe1a[14].CLK
clock => datab_man_dffe1a[13].CLK
clock => datab_man_dffe1a[12].CLK
clock => datab_man_dffe1a[11].CLK
clock => datab_man_dffe1a[10].CLK
clock => datab_man_dffe1a[9].CLK
clock => datab_man_dffe1a[8].CLK
clock => datab_man_dffe1a[7].CLK
clock => datab_man_dffe1a[6].CLK
clock => datab_man_dffe1a[5].CLK
clock => datab_man_dffe1a[4].CLK
clock => datab_man_dffe1a[3].CLK
clock => datab_man_dffe1a[2].CLK
clock => datab_man_dffe1a[1].CLK
clock => datab_man_dffe1a[0].CLK
clock => datab_sign_dffe1.CLK
clock => denormal_res_dffe3.CLK
clock => denormal_res_dffe4.CLK
clock => denormal_res_dffe41.CLK
clock => exp_adj_dffe21a[1].CLK
clock => exp_adj_dffe21a[0].CLK
clock => exp_adj_dffe23a[1].CLK
clock => exp_adj_dffe23a[0].CLK
clock => exp_adj_dffe26a[1].CLK
clock => exp_adj_dffe26a[0].CLK
clock => exp_amb_mux_dffe13.CLK
clock => exp_amb_mux_dffe14.CLK
clock => exp_intermediate_res_dffe41a[7].CLK
clock => exp_intermediate_res_dffe41a[6].CLK
clock => exp_intermediate_res_dffe41a[5].CLK
clock => exp_intermediate_res_dffe41a[4].CLK
clock => exp_intermediate_res_dffe41a[3].CLK
clock => exp_intermediate_res_dffe41a[2].CLK
clock => exp_intermediate_res_dffe41a[1].CLK
clock => exp_intermediate_res_dffe41a[0].CLK
clock => exp_out_dffe5a[7].CLK
clock => exp_out_dffe5a[6].CLK
clock => exp_out_dffe5a[5].CLK
clock => exp_out_dffe5a[4].CLK
clock => exp_out_dffe5a[3].CLK
clock => exp_out_dffe5a[2].CLK
clock => exp_out_dffe5a[1].CLK
clock => exp_out_dffe5a[0].CLK
clock => exp_res_dffe21a[7].CLK
clock => exp_res_dffe21a[6].CLK
clock => exp_res_dffe21a[5].CLK
clock => exp_res_dffe21a[4].CLK
clock => exp_res_dffe21a[3].CLK
clock => exp_res_dffe21a[2].CLK
clock => exp_res_dffe21a[1].CLK
clock => exp_res_dffe21a[0].CLK
clock => exp_res_dffe23a[7].CLK
clock => exp_res_dffe23a[6].CLK
clock => exp_res_dffe23a[5].CLK
clock => exp_res_dffe23a[4].CLK
clock => exp_res_dffe23a[3].CLK
clock => exp_res_dffe23a[2].CLK
clock => exp_res_dffe23a[1].CLK
clock => exp_res_dffe23a[0].CLK
clock => exp_res_dffe25a[7].CLK
clock => exp_res_dffe25a[6].CLK
clock => exp_res_dffe25a[5].CLK
clock => exp_res_dffe25a[4].CLK
clock => exp_res_dffe25a[3].CLK
clock => exp_res_dffe25a[2].CLK
clock => exp_res_dffe25a[1].CLK
clock => exp_res_dffe25a[0].CLK
clock => exp_res_dffe26a[7].CLK
clock => exp_res_dffe26a[6].CLK
clock => exp_res_dffe26a[5].CLK
clock => exp_res_dffe26a[4].CLK
clock => exp_res_dffe26a[3].CLK
clock => exp_res_dffe26a[2].CLK
clock => exp_res_dffe26a[1].CLK
clock => exp_res_dffe26a[0].CLK
clock => exp_res_dffe2a[7].CLK
clock => exp_res_dffe2a[6].CLK
clock => exp_res_dffe2a[5].CLK
clock => exp_res_dffe2a[4].CLK
clock => exp_res_dffe2a[3].CLK
clock => exp_res_dffe2a[2].CLK
clock => exp_res_dffe2a[1].CLK
clock => exp_res_dffe2a[0].CLK
clock => exp_res_dffe3a[7].CLK
clock => exp_res_dffe3a[6].CLK
clock => exp_res_dffe3a[5].CLK
clock => exp_res_dffe3a[4].CLK
clock => exp_res_dffe3a[3].CLK
clock => exp_res_dffe3a[2].CLK
clock => exp_res_dffe3a[1].CLK
clock => exp_res_dffe3a[0].CLK
clock => exp_res_dffe4a[7].CLK
clock => exp_res_dffe4a[6].CLK
clock => exp_res_dffe4a[5].CLK
clock => exp_res_dffe4a[4].CLK
clock => exp_res_dffe4a[3].CLK
clock => exp_res_dffe4a[2].CLK
clock => exp_res_dffe4a[1].CLK
clock => exp_res_dffe4a[0].CLK
clock => infinite_output_sign_dffe1.CLK
clock => infinite_output_sign_dffe2.CLK
clock => infinite_output_sign_dffe21.CLK
clock => infinite_output_sign_dffe23.CLK
clock => infinite_output_sign_dffe25.CLK
clock => infinite_output_sign_dffe26.CLK
clock => infinite_output_sign_dffe3.CLK
clock => infinite_output_sign_dffe31.CLK
clock => infinite_output_sign_dffe4.CLK
clock => infinite_output_sign_dffe41.CLK
clock => infinite_res_dffe3.CLK
clock => infinite_res_dffe4.CLK
clock => infinite_res_dffe41.CLK
clock => infinity_magnitude_sub_dffe2.CLK
clock => infinity_magnitude_sub_dffe21.CLK
clock => infinity_magnitude_sub_dffe23.CLK
clock => infinity_magnitude_sub_dffe26.CLK
clock => infinity_magnitude_sub_dffe3.CLK
clock => infinity_magnitude_sub_dffe31.CLK
clock => infinity_magnitude_sub_dffe4.CLK
clock => infinity_magnitude_sub_dffe41.CLK
clock => input_dataa_infinite_dffe12.CLK
clock => input_dataa_infinite_dffe13.CLK
clock => input_dataa_infinite_dffe14.CLK
clock => input_dataa_nan_dffe12.CLK
clock => input_datab_infinite_dffe12.CLK
clock => input_datab_infinite_dffe13.CLK
clock => input_datab_infinite_dffe14.CLK
clock => input_datab_nan_dffe12.CLK
clock => input_is_infinite_dffe1.CLK
clock => input_is_infinite_dffe2.CLK
clock => input_is_infinite_dffe21.CLK
clock => input_is_infinite_dffe23.CLK
clock => input_is_infinite_dffe25.CLK
clock => input_is_infinite_dffe26.CLK
clock => input_is_infinite_dffe3.CLK
clock => input_is_infinite_dffe31.CLK
clock => input_is_infinite_dffe4.CLK
clock => input_is_infinite_dffe41.CLK
clock => input_is_nan_dffe1.CLK
clock => input_is_nan_dffe13.CLK
clock => input_is_nan_dffe14.CLK
clock => input_is_nan_dffe2.CLK
clock => input_is_nan_dffe21.CLK
clock => input_is_nan_dffe23.CLK
clock => input_is_nan_dffe25.CLK
clock => input_is_nan_dffe26.CLK
clock => input_is_nan_dffe3.CLK
clock => input_is_nan_dffe31.CLK
clock => input_is_nan_dffe4.CLK
clock => input_is_nan_dffe41.CLK
clock => man_add_sub_res_mag_dffe21a[25].CLK
clock => man_add_sub_res_mag_dffe21a[24].CLK
clock => man_add_sub_res_mag_dffe21a[23].CLK
clock => man_add_sub_res_mag_dffe21a[22].CLK
clock => man_add_sub_res_mag_dffe21a[21].CLK
clock => man_add_sub_res_mag_dffe21a[20].CLK
clock => man_add_sub_res_mag_dffe21a[19].CLK
clock => man_add_sub_res_mag_dffe21a[18].CLK
clock => man_add_sub_res_mag_dffe21a[17].CLK
clock => man_add_sub_res_mag_dffe21a[16].CLK
clock => man_add_sub_res_mag_dffe21a[15].CLK
clock => man_add_sub_res_mag_dffe21a[14].CLK
clock => man_add_sub_res_mag_dffe21a[13].CLK
clock => man_add_sub_res_mag_dffe21a[12].CLK
clock => man_add_sub_res_mag_dffe21a[11].CLK
clock => man_add_sub_res_mag_dffe21a[10].CLK
clock => man_add_sub_res_mag_dffe21a[9].CLK
clock => man_add_sub_res_mag_dffe21a[8].CLK
clock => man_add_sub_res_mag_dffe21a[7].CLK
clock => man_add_sub_res_mag_dffe21a[6].CLK
clock => man_add_sub_res_mag_dffe21a[5].CLK
clock => man_add_sub_res_mag_dffe21a[4].CLK
clock => man_add_sub_res_mag_dffe21a[3].CLK
clock => man_add_sub_res_mag_dffe21a[2].CLK
clock => man_add_sub_res_mag_dffe21a[1].CLK
clock => man_add_sub_res_mag_dffe21a[0].CLK
clock => man_add_sub_res_mag_dffe23a[25].CLK
clock => man_add_sub_res_mag_dffe23a[24].CLK
clock => man_add_sub_res_mag_dffe23a[23].CLK
clock => man_add_sub_res_mag_dffe23a[22].CLK
clock => man_add_sub_res_mag_dffe23a[21].CLK
clock => man_add_sub_res_mag_dffe23a[20].CLK
clock => man_add_sub_res_mag_dffe23a[19].CLK
clock => man_add_sub_res_mag_dffe23a[18].CLK
clock => man_add_sub_res_mag_dffe23a[17].CLK
clock => man_add_sub_res_mag_dffe23a[16].CLK
clock => man_add_sub_res_mag_dffe23a[15].CLK
clock => man_add_sub_res_mag_dffe23a[14].CLK
clock => man_add_sub_res_mag_dffe23a[13].CLK
clock => man_add_sub_res_mag_dffe23a[12].CLK
clock => man_add_sub_res_mag_dffe23a[11].CLK
clock => man_add_sub_res_mag_dffe23a[10].CLK
clock => man_add_sub_res_mag_dffe23a[9].CLK
clock => man_add_sub_res_mag_dffe23a[8].CLK
clock => man_add_sub_res_mag_dffe23a[7].CLK
clock => man_add_sub_res_mag_dffe23a[6].CLK
clock => man_add_sub_res_mag_dffe23a[5].CLK
clock => man_add_sub_res_mag_dffe23a[4].CLK
clock => man_add_sub_res_mag_dffe23a[3].CLK
clock => man_add_sub_res_mag_dffe23a[2].CLK
clock => man_add_sub_res_mag_dffe23a[1].CLK
clock => man_add_sub_res_mag_dffe23a[0].CLK
clock => man_add_sub_res_mag_dffe26a[25].CLK
clock => man_add_sub_res_mag_dffe26a[24].CLK
clock => man_add_sub_res_mag_dffe26a[23].CLK
clock => man_add_sub_res_mag_dffe26a[22].CLK
clock => man_add_sub_res_mag_dffe26a[21].CLK
clock => man_add_sub_res_mag_dffe26a[20].CLK
clock => man_add_sub_res_mag_dffe26a[19].CLK
clock => man_add_sub_res_mag_dffe26a[18].CLK
clock => man_add_sub_res_mag_dffe26a[17].CLK
clock => man_add_sub_res_mag_dffe26a[16].CLK
clock => man_add_sub_res_mag_dffe26a[15].CLK
clock => man_add_sub_res_mag_dffe26a[14].CLK
clock => man_add_sub_res_mag_dffe26a[13].CLK
clock => man_add_sub_res_mag_dffe26a[12].CLK
clock => man_add_sub_res_mag_dffe26a[11].CLK
clock => man_add_sub_res_mag_dffe26a[10].CLK
clock => man_add_sub_res_mag_dffe26a[9].CLK
clock => man_add_sub_res_mag_dffe26a[8].CLK
clock => man_add_sub_res_mag_dffe26a[7].CLK
clock => man_add_sub_res_mag_dffe26a[6].CLK
clock => man_add_sub_res_mag_dffe26a[5].CLK
clock => man_add_sub_res_mag_dffe26a[4].CLK
clock => man_add_sub_res_mag_dffe26a[3].CLK
clock => man_add_sub_res_mag_dffe26a[2].CLK
clock => man_add_sub_res_mag_dffe26a[1].CLK
clock => man_add_sub_res_mag_dffe26a[0].CLK
clock => man_add_sub_res_sign_dffe21.CLK
clock => man_add_sub_res_sign_dffe23.CLK
clock => man_add_sub_res_sign_dffe26.CLK
clock => man_dffe31a[25].CLK
clock => man_dffe31a[24].CLK
clock => man_dffe31a[23].CLK
clock => man_dffe31a[22].CLK
clock => man_dffe31a[21].CLK
clock => man_dffe31a[20].CLK
clock => man_dffe31a[19].CLK
clock => man_dffe31a[18].CLK
clock => man_dffe31a[17].CLK
clock => man_dffe31a[16].CLK
clock => man_dffe31a[15].CLK
clock => man_dffe31a[14].CLK
clock => man_dffe31a[13].CLK
clock => man_dffe31a[12].CLK
clock => man_dffe31a[11].CLK
clock => man_dffe31a[10].CLK
clock => man_dffe31a[9].CLK
clock => man_dffe31a[8].CLK
clock => man_dffe31a[7].CLK
clock => man_dffe31a[6].CLK
clock => man_dffe31a[5].CLK
clock => man_dffe31a[4].CLK
clock => man_dffe31a[3].CLK
clock => man_dffe31a[2].CLK
clock => man_dffe31a[1].CLK
clock => man_dffe31a[0].CLK
clock => man_leading_zeros_dffe31a[4].CLK
clock => man_leading_zeros_dffe31a[3].CLK
clock => man_leading_zeros_dffe31a[2].CLK
clock => man_leading_zeros_dffe31a[1].CLK
clock => man_leading_zeros_dffe31a[0].CLK
clock => man_out_dffe5a[22].CLK
clock => man_out_dffe5a[21].CLK
clock => man_out_dffe5a[20].CLK
clock => man_out_dffe5a[19].CLK
clock => man_out_dffe5a[18].CLK
clock => man_out_dffe5a[17].CLK
clock => man_out_dffe5a[16].CLK
clock => man_out_dffe5a[15].CLK
clock => man_out_dffe5a[14].CLK
clock => man_out_dffe5a[13].CLK
clock => man_out_dffe5a[12].CLK
clock => man_out_dffe5a[11].CLK
clock => man_out_dffe5a[10].CLK
clock => man_out_dffe5a[9].CLK
clock => man_out_dffe5a[8].CLK
clock => man_out_dffe5a[7].CLK
clock => man_out_dffe5a[6].CLK
clock => man_out_dffe5a[5].CLK
clock => man_out_dffe5a[4].CLK
clock => man_out_dffe5a[3].CLK
clock => man_out_dffe5a[2].CLK
clock => man_out_dffe5a[1].CLK
clock => man_out_dffe5a[0].CLK
clock => man_res_dffe4a[22].CLK
clock => man_res_dffe4a[21].CLK
clock => man_res_dffe4a[20].CLK
clock => man_res_dffe4a[19].CLK
clock => man_res_dffe4a[18].CLK
clock => man_res_dffe4a[17].CLK
clock => man_res_dffe4a[16].CLK
clock => man_res_dffe4a[15].CLK
clock => man_res_dffe4a[14].CLK
clock => man_res_dffe4a[13].CLK
clock => man_res_dffe4a[12].CLK
clock => man_res_dffe4a[11].CLK
clock => man_res_dffe4a[10].CLK
clock => man_res_dffe4a[9].CLK
clock => man_res_dffe4a[8].CLK
clock => man_res_dffe4a[7].CLK
clock => man_res_dffe4a[6].CLK
clock => man_res_dffe4a[5].CLK
clock => man_res_dffe4a[4].CLK
clock => man_res_dffe4a[3].CLK
clock => man_res_dffe4a[2].CLK
clock => man_res_dffe4a[1].CLK
clock => man_res_dffe4a[0].CLK
clock => man_res_is_not_zero_dffe3.CLK
clock => man_res_is_not_zero_dffe31.CLK
clock => man_res_is_not_zero_dffe4.CLK
clock => man_res_is_not_zero_dffe41.CLK
clock => man_res_not_zero_dffe23.CLK
clock => man_res_not_zero_dffe26.CLK
clock => man_smaller_dffe13a[23].CLK
clock => man_smaller_dffe13a[22].CLK
clock => man_smaller_dffe13a[21].CLK
clock => man_smaller_dffe13a[20].CLK
clock => man_smaller_dffe13a[19].CLK
clock => man_smaller_dffe13a[18].CLK
clock => man_smaller_dffe13a[17].CLK
clock => man_smaller_dffe13a[16].CLK
clock => man_smaller_dffe13a[15].CLK
clock => man_smaller_dffe13a[14].CLK
clock => man_smaller_dffe13a[13].CLK
clock => man_smaller_dffe13a[12].CLK
clock => man_smaller_dffe13a[11].CLK
clock => man_smaller_dffe13a[10].CLK
clock => man_smaller_dffe13a[9].CLK
clock => man_smaller_dffe13a[8].CLK
clock => man_smaller_dffe13a[7].CLK
clock => man_smaller_dffe13a[6].CLK
clock => man_smaller_dffe13a[5].CLK
clock => man_smaller_dffe13a[4].CLK
clock => man_smaller_dffe13a[3].CLK
clock => man_smaller_dffe13a[2].CLK
clock => man_smaller_dffe13a[1].CLK
clock => man_smaller_dffe13a[0].CLK
clock => need_complement_dffe2.CLK
clock => round_bit_dffe21.CLK
clock => round_bit_dffe23.CLK
clock => round_bit_dffe26.CLK
clock => round_bit_dffe3.CLK
clock => round_bit_dffe31.CLK
clock => rounded_res_infinity_dffe4.CLK
clock => rshift_distance_dffe13a[4].CLK
clock => rshift_distance_dffe13a[3].CLK
clock => rshift_distance_dffe13a[2].CLK
clock => rshift_distance_dffe13a[1].CLK
clock => rshift_distance_dffe13a[0].CLK
clock => rshift_distance_dffe14a[4].CLK
clock => rshift_distance_dffe14a[3].CLK
clock => rshift_distance_dffe14a[2].CLK
clock => rshift_distance_dffe14a[1].CLK
clock => rshift_distance_dffe14a[0].CLK
clock => sign_dffe31.CLK
clock => sign_out_dffe5.CLK
clock => sign_res_dffe3.CLK
clock => sign_res_dffe4.CLK
clock => sign_res_dffe41.CLK
clock => sticky_bit_dffe1.CLK
clock => sticky_bit_dffe2.CLK
clock => sticky_bit_dffe21.CLK
clock => sticky_bit_dffe23.CLK
clock => sticky_bit_dffe25.CLK
clock => sticky_bit_dffe26.CLK
clock => sticky_bit_dffe3.CLK
clock => sticky_bit_dffe31.CLK
clock => zero_man_sign_dffe2.CLK
clock => zero_man_sign_dffe21.CLK
clock => zero_man_sign_dffe23.CLK
clock => zero_man_sign_dffe26.CLK
dataa[0] => aligned_dataa_man_w[2].IN1
dataa[0] => man_a_not_zero_w[1].IN1
dataa[1] => man_a_not_zero_w[1].IN0
dataa[1] => aligned_dataa_man_w[3].IN1
dataa[2] => man_a_not_zero_w[2].IN0
dataa[2] => aligned_dataa_man_w[4].IN1
dataa[3] => man_a_not_zero_w[3].IN0
dataa[3] => aligned_dataa_man_w[5].IN1
dataa[4] => man_a_not_zero_w[4].IN0
dataa[4] => aligned_dataa_man_w[6].IN1
dataa[5] => man_a_not_zero_w[5].IN0
dataa[5] => aligned_dataa_man_w[7].IN1
dataa[6] => man_a_not_zero_w[6].IN0
dataa[6] => aligned_dataa_man_w[8].IN1
dataa[7] => man_a_not_zero_w[7].IN0
dataa[7] => aligned_dataa_man_w[9].IN1
dataa[8] => man_a_not_zero_w[8].IN0
dataa[8] => aligned_dataa_man_w[10].IN1
dataa[9] => man_a_not_zero_w[9].IN0
dataa[9] => aligned_dataa_man_w[11].IN1
dataa[10] => man_a_not_zero_w[10].IN0
dataa[10] => aligned_dataa_man_w[12].IN1
dataa[11] => man_a_not_zero_w[11].IN0
dataa[11] => aligned_dataa_man_w[13].IN1
dataa[12] => man_a_not_zero_w[12].IN0
dataa[12] => aligned_dataa_man_w[14].IN1
dataa[13] => man_a_not_zero_w[13].IN0
dataa[13] => aligned_dataa_man_w[15].IN1
dataa[14] => man_a_not_zero_w[14].IN0
dataa[14] => aligned_dataa_man_w[16].IN1
dataa[15] => man_a_not_zero_w[15].IN0
dataa[15] => aligned_dataa_man_w[17].IN1
dataa[16] => man_a_not_zero_w[16].IN0
dataa[16] => aligned_dataa_man_w[18].IN1
dataa[17] => man_a_not_zero_w[17].IN0
dataa[17] => aligned_dataa_man_w[19].IN1
dataa[18] => man_a_not_zero_w[18].IN0
dataa[18] => aligned_dataa_man_w[20].IN1
dataa[19] => man_a_not_zero_w[19].IN0
dataa[19] => aligned_dataa_man_w[21].IN1
dataa[20] => man_a_not_zero_w[20].IN0
dataa[20] => aligned_dataa_man_w[22].IN1
dataa[21] => man_a_not_zero_w[21].IN0
dataa[21] => aligned_dataa_man_w[23].IN1
dataa[22] => man_a_not_zero_w[22].IN0
dataa[22] => aligned_dataa_man_w[24].IN1
dataa[23] => aligned_dataa_exp_w[0].IN1
dataa[23] => exp_a_all_one_w[1].IN1
dataa[23] => exp_a_not_zero_w[1].IN1
dataa[24] => exp_a_all_one_w[1].IN0
dataa[24] => exp_a_not_zero_w[1].IN0
dataa[24] => aligned_dataa_exp_w[1].IN1
dataa[25] => exp_a_all_one_w[2].IN0
dataa[25] => exp_a_not_zero_w[2].IN0
dataa[25] => aligned_dataa_exp_w[2].IN1
dataa[26] => exp_a_all_one_w[3].IN0
dataa[26] => exp_a_not_zero_w[3].IN0
dataa[26] => aligned_dataa_exp_w[3].IN1
dataa[27] => exp_a_all_one_w[4].IN0
dataa[27] => exp_a_not_zero_w[4].IN0
dataa[27] => aligned_dataa_exp_w[4].IN1
dataa[28] => exp_a_all_one_w[5].IN0
dataa[28] => exp_a_not_zero_w[5].IN0
dataa[28] => aligned_dataa_exp_w[5].IN1
dataa[29] => exp_a_all_one_w[6].IN0
dataa[29] => exp_a_not_zero_w[6].IN0
dataa[29] => aligned_dataa_exp_w[6].IN1
dataa[30] => exp_a_all_one_w[7].IN0
dataa[30] => exp_a_not_zero_w[7].IN0
dataa[30] => aligned_dataa_exp_w[7].IN1
dataa[31] => aligned_dataa_sign_dffe12.DATAIN
datab[0] => aligned_datab_man_w[2].IN1
datab[0] => man_b_not_zero_w[1].IN1
datab[1] => man_b_not_zero_w[1].IN0
datab[1] => aligned_datab_man_w[3].IN1
datab[2] => man_b_not_zero_w[2].IN0
datab[2] => aligned_datab_man_w[4].IN1
datab[3] => man_b_not_zero_w[3].IN0
datab[3] => aligned_datab_man_w[5].IN1
datab[4] => man_b_not_zero_w[4].IN0
datab[4] => aligned_datab_man_w[6].IN1
datab[5] => man_b_not_zero_w[5].IN0
datab[5] => aligned_datab_man_w[7].IN1
datab[6] => man_b_not_zero_w[6].IN0
datab[6] => aligned_datab_man_w[8].IN1
datab[7] => man_b_not_zero_w[7].IN0
datab[7] => aligned_datab_man_w[9].IN1
datab[8] => man_b_not_zero_w[8].IN0
datab[8] => aligned_datab_man_w[10].IN1
datab[9] => man_b_not_zero_w[9].IN0
datab[9] => aligned_datab_man_w[11].IN1
datab[10] => man_b_not_zero_w[10].IN0
datab[10] => aligned_datab_man_w[12].IN1
datab[11] => man_b_not_zero_w[11].IN0
datab[11] => aligned_datab_man_w[13].IN1
datab[12] => man_b_not_zero_w[12].IN0
datab[12] => aligned_datab_man_w[14].IN1
datab[13] => man_b_not_zero_w[13].IN0
datab[13] => aligned_datab_man_w[15].IN1
datab[14] => man_b_not_zero_w[14].IN0
datab[14] => aligned_datab_man_w[16].IN1
datab[15] => man_b_not_zero_w[15].IN0
datab[15] => aligned_datab_man_w[17].IN1
datab[16] => man_b_not_zero_w[16].IN0
datab[16] => aligned_datab_man_w[18].IN1
datab[17] => man_b_not_zero_w[17].IN0
datab[17] => aligned_datab_man_w[19].IN1
datab[18] => man_b_not_zero_w[18].IN0
datab[18] => aligned_datab_man_w[20].IN1
datab[19] => man_b_not_zero_w[19].IN0
datab[19] => aligned_datab_man_w[21].IN1
datab[20] => man_b_not_zero_w[20].IN0
datab[20] => aligned_datab_man_w[22].IN1
datab[21] => man_b_not_zero_w[21].IN0
datab[21] => aligned_datab_man_w[23].IN1
datab[22] => man_b_not_zero_w[22].IN0
datab[22] => aligned_datab_man_w[24].IN1
datab[23] => aligned_datab_exp_w[0].IN1
datab[23] => exp_b_all_one_w[1].IN1
datab[23] => exp_b_not_zero_w[1].IN1
datab[24] => exp_b_all_one_w[1].IN0
datab[24] => exp_b_not_zero_w[1].IN0
datab[24] => aligned_datab_exp_w[1].IN1
datab[25] => exp_b_all_one_w[2].IN0
datab[25] => exp_b_not_zero_w[2].IN0
datab[25] => aligned_datab_exp_w[2].IN1
datab[26] => exp_b_all_one_w[3].IN0
datab[26] => exp_b_not_zero_w[3].IN0
datab[26] => aligned_datab_exp_w[3].IN1
datab[27] => exp_b_all_one_w[4].IN0
datab[27] => exp_b_not_zero_w[4].IN0
datab[27] => aligned_datab_exp_w[4].IN1
datab[28] => exp_b_all_one_w[5].IN0
datab[28] => exp_b_not_zero_w[5].IN0
datab[28] => aligned_datab_exp_w[5].IN1
datab[29] => exp_b_all_one_w[6].IN0
datab[29] => exp_b_not_zero_w[6].IN0
datab[29] => aligned_datab_exp_w[6].IN1
datab[30] => exp_b_all_one_w[7].IN0
datab[30] => exp_b_not_zero_w[7].IN0
datab[30] => aligned_datab_exp_w[7].IN1
datab[31] => aligned_datab_sign_dffe12.DATAIN
result[0] <= man_out_dffe5a[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= man_out_dffe5a[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= man_out_dffe5a[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= man_out_dffe5a[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= man_out_dffe5a[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= man_out_dffe5a[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= man_out_dffe5a[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= man_out_dffe5a[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= man_out_dffe5a[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= man_out_dffe5a[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= man_out_dffe5a[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= man_out_dffe5a[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= man_out_dffe5a[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= man_out_dffe5a[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= man_out_dffe5a[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= man_out_dffe5a[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= man_out_dffe5a[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= man_out_dffe5a[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= man_out_dffe5a[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= man_out_dffe5a[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= man_out_dffe5a[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= man_out_dffe5a[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= man_out_dffe5a[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= exp_out_dffe5a[0].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= exp_out_dffe5a[1].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= exp_out_dffe5a[2].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= exp_out_dffe5a[3].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= exp_out_dffe5a[4].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= exp_out_dffe5a[5].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= exp_out_dffe5a[6].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= exp_out_dffe5a[7].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sign_out_dffe5.DB_MAX_OUTPUT_PORT_TYPE


|Memristor_Model|TEST:inst14|ALTFP_ADD_SUB:inst4|altfp_add_sub_2nj:auto_generated|altbarrel_shift_oif:lbarrel_shift
aclr => dir_pipe[0].IN0
aclr => sbit_piper1d[25].IN0
clk_en => dir_pipe[0].ENA
clk_en => sbit_piper1d[25].ENA
clk_en => sbit_piper1d[24].ENA
clk_en => sbit_piper1d[23].ENA
clk_en => sbit_piper1d[22].ENA
clk_en => sbit_piper1d[21].ENA
clk_en => sbit_piper1d[20].ENA
clk_en => sbit_piper1d[19].ENA
clk_en => sbit_piper1d[18].ENA
clk_en => sbit_piper1d[17].ENA
clk_en => sbit_piper1d[16].ENA
clk_en => sbit_piper1d[15].ENA
clk_en => sbit_piper1d[14].ENA
clk_en => sbit_piper1d[13].ENA
clk_en => sbit_piper1d[12].ENA
clk_en => sbit_piper1d[11].ENA
clk_en => sbit_piper1d[10].ENA
clk_en => sbit_piper1d[9].ENA
clk_en => sbit_piper1d[8].ENA
clk_en => sbit_piper1d[7].ENA
clk_en => sbit_piper1d[6].ENA
clk_en => sbit_piper1d[5].ENA
clk_en => sbit_piper1d[4].ENA
clk_en => sbit_piper1d[3].ENA
clk_en => sbit_piper1d[2].ENA
clk_en => sbit_piper1d[1].ENA
clk_en => sbit_piper1d[0].ENA
clock => dir_pipe[0].CLK
clock => sbit_piper1d[25].CLK
clock => sbit_piper1d[24].CLK
clock => sbit_piper1d[23].CLK
clock => sbit_piper1d[22].CLK
clock => sbit_piper1d[21].CLK
clock => sbit_piper1d[20].CLK
clock => sbit_piper1d[19].CLK
clock => sbit_piper1d[18].CLK
clock => sbit_piper1d[17].CLK
clock => sbit_piper1d[16].CLK
clock => sbit_piper1d[15].CLK
clock => sbit_piper1d[14].CLK
clock => sbit_piper1d[13].CLK
clock => sbit_piper1d[12].CLK
clock => sbit_piper1d[11].CLK
clock => sbit_piper1d[10].CLK
clock => sbit_piper1d[9].CLK
clock => sbit_piper1d[8].CLK
clock => sbit_piper1d[7].CLK
clock => sbit_piper1d[6].CLK
clock => sbit_piper1d[5].CLK
clock => sbit_piper1d[4].CLK
clock => sbit_piper1d[3].CLK
clock => sbit_piper1d[2].CLK
clock => sbit_piper1d[1].CLK
clock => sbit_piper1d[0].CLK
data[0] => _.IN1
data[0] => smux_w[0].IN1
data[1] => _.IN1
data[1] => _.IN1
data[1] => smux_w[1].IN1
data[2] => _.IN1
data[2] => _.IN1
data[2] => smux_w[2].IN1
data[3] => _.IN1
data[3] => _.IN1
data[3] => smux_w[3].IN1
data[4] => _.IN1
data[4] => _.IN1
data[4] => smux_w[4].IN1
data[5] => _.IN1
data[5] => _.IN1
data[5] => smux_w[5].IN1
data[6] => _.IN1
data[6] => _.IN1
data[6] => smux_w[6].IN1
data[7] => _.IN1
data[7] => _.IN1
data[7] => smux_w[7].IN1
data[8] => _.IN1
data[8] => _.IN1
data[8] => smux_w[8].IN1
data[9] => _.IN1
data[9] => _.IN1
data[9] => smux_w[9].IN1
data[10] => _.IN1
data[10] => _.IN1
data[10] => smux_w[10].IN1
data[11] => _.IN1
data[11] => _.IN1
data[11] => smux_w[11].IN1
data[12] => _.IN1
data[12] => _.IN1
data[12] => smux_w[12].IN1
data[13] => _.IN1
data[13] => _.IN1
data[13] => smux_w[13].IN1
data[14] => _.IN1
data[14] => _.IN1
data[14] => smux_w[14].IN1
data[15] => _.IN1
data[15] => _.IN1
data[15] => smux_w[15].IN1
data[16] => _.IN1
data[16] => _.IN1
data[16] => smux_w[16].IN1
data[17] => _.IN1
data[17] => _.IN1
data[17] => smux_w[17].IN1
data[18] => _.IN1
data[18] => _.IN1
data[18] => smux_w[18].IN1
data[19] => _.IN1
data[19] => _.IN1
data[19] => smux_w[19].IN1
data[20] => _.IN1
data[20] => _.IN1
data[20] => smux_w[20].IN1
data[21] => _.IN1
data[21] => _.IN1
data[21] => smux_w[21].IN1
data[22] => _.IN1
data[22] => _.IN1
data[22] => smux_w[22].IN1
data[23] => _.IN1
data[23] => _.IN1
data[23] => smux_w[23].IN1
data[24] => _.IN1
data[24] => _.IN1
data[24] => smux_w[24].IN1
data[25] => _.IN1
data[25] => smux_w[25].IN1
distance[0] => _.IN0
distance[0] => _.IN0
distance[0] => _.IN0
distance[1] => _.IN0
distance[1] => _.IN0
distance[1] => _.IN0
distance[2] => _.IN0
distance[2] => _.IN0
distance[2] => _.IN0
distance[3] => _.IN0
distance[3] => _.IN0
distance[3] => _.IN0
distance[4] => _.IN0
distance[4] => _.IN0
distance[4] => _.IN0
result[0] <= sbit_piper1d[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= sbit_piper1d[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= sbit_piper1d[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= sbit_piper1d[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= sbit_piper1d[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= sbit_piper1d[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= sbit_piper1d[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= sbit_piper1d[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= sbit_piper1d[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= sbit_piper1d[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= sbit_piper1d[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= sbit_piper1d[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= sbit_piper1d[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= sbit_piper1d[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= sbit_piper1d[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= sbit_piper1d[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= sbit_piper1d[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= sbit_piper1d[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= sbit_piper1d[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= sbit_piper1d[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= sbit_piper1d[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= sbit_piper1d[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= sbit_piper1d[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= sbit_piper1d[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= sbit_piper1d[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= sbit_piper1d[25].DB_MAX_OUTPUT_PORT_TYPE


|Memristor_Model|TEST:inst14|ALTFP_ADD_SUB:inst4|altfp_add_sub_2nj:auto_generated|altbarrel_shift_ulh:rbarrel_shift
aclr => dir_pipe[0].IN0
aclr => sbit_piper1d[25].IN0
aclr => sel_pipec3r1d.IN0
aclr => sel_pipec4r1d.IN0
clk_en => dir_pipe[0].ENA
clk_en => sbit_piper1d[25].ENA
clk_en => sbit_piper1d[24].ENA
clk_en => sbit_piper1d[23].ENA
clk_en => sbit_piper1d[22].ENA
clk_en => sbit_piper1d[21].ENA
clk_en => sbit_piper1d[20].ENA
clk_en => sbit_piper1d[19].ENA
clk_en => sbit_piper1d[18].ENA
clk_en => sbit_piper1d[17].ENA
clk_en => sbit_piper1d[16].ENA
clk_en => sbit_piper1d[15].ENA
clk_en => sbit_piper1d[14].ENA
clk_en => sbit_piper1d[13].ENA
clk_en => sbit_piper1d[12].ENA
clk_en => sbit_piper1d[11].ENA
clk_en => sbit_piper1d[10].ENA
clk_en => sbit_piper1d[9].ENA
clk_en => sbit_piper1d[8].ENA
clk_en => sbit_piper1d[7].ENA
clk_en => sbit_piper1d[6].ENA
clk_en => sbit_piper1d[5].ENA
clk_en => sbit_piper1d[4].ENA
clk_en => sbit_piper1d[3].ENA
clk_en => sbit_piper1d[2].ENA
clk_en => sbit_piper1d[1].ENA
clk_en => sbit_piper1d[0].ENA
clk_en => sel_pipec3r1d.ENA
clk_en => sel_pipec4r1d.ENA
clock => dir_pipe[0].CLK
clock => sbit_piper1d[25].CLK
clock => sbit_piper1d[24].CLK
clock => sbit_piper1d[23].CLK
clock => sbit_piper1d[22].CLK
clock => sbit_piper1d[21].CLK
clock => sbit_piper1d[20].CLK
clock => sbit_piper1d[19].CLK
clock => sbit_piper1d[18].CLK
clock => sbit_piper1d[17].CLK
clock => sbit_piper1d[16].CLK
clock => sbit_piper1d[15].CLK
clock => sbit_piper1d[14].CLK
clock => sbit_piper1d[13].CLK
clock => sbit_piper1d[12].CLK
clock => sbit_piper1d[11].CLK
clock => sbit_piper1d[10].CLK
clock => sbit_piper1d[9].CLK
clock => sbit_piper1d[8].CLK
clock => sbit_piper1d[7].CLK
clock => sbit_piper1d[6].CLK
clock => sbit_piper1d[5].CLK
clock => sbit_piper1d[4].CLK
clock => sbit_piper1d[3].CLK
clock => sbit_piper1d[2].CLK
clock => sbit_piper1d[1].CLK
clock => sbit_piper1d[0].CLK
clock => sel_pipec3r1d.CLK
clock => sel_pipec4r1d.CLK
data[0] => _.IN1
data[0] => smux_w[0].IN1
data[1] => _.IN1
data[1] => _.IN1
data[1] => smux_w[1].IN1
data[2] => _.IN1
data[2] => _.IN1
data[2] => smux_w[2].IN1
data[3] => _.IN1
data[3] => _.IN1
data[3] => smux_w[3].IN1
data[4] => _.IN1
data[4] => _.IN1
data[4] => smux_w[4].IN1
data[5] => _.IN1
data[5] => _.IN1
data[5] => smux_w[5].IN1
data[6] => _.IN1
data[6] => _.IN1
data[6] => smux_w[6].IN1
data[7] => _.IN1
data[7] => _.IN1
data[7] => smux_w[7].IN1
data[8] => _.IN1
data[8] => _.IN1
data[8] => smux_w[8].IN1
data[9] => _.IN1
data[9] => _.IN1
data[9] => smux_w[9].IN1
data[10] => _.IN1
data[10] => _.IN1
data[10] => smux_w[10].IN1
data[11] => _.IN1
data[11] => _.IN1
data[11] => smux_w[11].IN1
data[12] => _.IN1
data[12] => _.IN1
data[12] => smux_w[12].IN1
data[13] => _.IN1
data[13] => _.IN1
data[13] => smux_w[13].IN1
data[14] => _.IN1
data[14] => _.IN1
data[14] => smux_w[14].IN1
data[15] => _.IN1
data[15] => _.IN1
data[15] => smux_w[15].IN1
data[16] => _.IN1
data[16] => _.IN1
data[16] => smux_w[16].IN1
data[17] => _.IN1
data[17] => _.IN1
data[17] => smux_w[17].IN1
data[18] => _.IN1
data[18] => _.IN1
data[18] => smux_w[18].IN1
data[19] => _.IN1
data[19] => _.IN1
data[19] => smux_w[19].IN1
data[20] => _.IN1
data[20] => _.IN1
data[20] => smux_w[20].IN1
data[21] => _.IN1
data[21] => _.IN1
data[21] => smux_w[21].IN1
data[22] => _.IN1
data[22] => _.IN1
data[22] => smux_w[22].IN1
data[23] => _.IN1
data[23] => _.IN1
data[23] => smux_w[23].IN1
data[24] => _.IN1
data[24] => _.IN1
data[24] => smux_w[24].IN1
data[25] => _.IN1
data[25] => smux_w[25].IN1
distance[0] => _.IN0
distance[0] => _.IN0
distance[0] => _.IN0
distance[1] => _.IN0
distance[1] => _.IN0
distance[1] => _.IN0
distance[2] => _.IN0
distance[2] => _.IN0
distance[2] => _.IN0
distance[3] => sel_pipec3r1d.DATAIN
distance[4] => sel_pipec4r1d.DATAIN
result[0] <= smux_w[104].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= smux_w[105].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= smux_w[106].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= smux_w[107].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= smux_w[108].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= smux_w[109].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= smux_w[110].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= smux_w[111].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= smux_w[112].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= smux_w[113].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= smux_w[114].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= smux_w[115].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= smux_w[116].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= smux_w[117].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= smux_w[118].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= smux_w[119].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= smux_w[120].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= smux_w[121].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= smux_w[122].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= smux_w[123].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= smux_w[124].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= smux_w[125].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= smux_w[126].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= smux_w[127].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= smux_w[128].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= smux_w[129].DB_MAX_OUTPUT_PORT_TYPE


|Memristor_Model|TEST:inst14|ALTFP_ADD_SUB:inst4|altfp_add_sub_2nj:auto_generated|altpriority_encoder_eca:leading_zeroes_cnt
aclr => altpriority_encoder_e1c:altpriority_encoder10.aclr
aclr => altpriority_encoder_egc:altpriority_encoder11.aclr
aclr => pipeline_q_dffe[4].IN0
clk_en => altpriority_encoder_e1c:altpriority_encoder10.clk_en
clk_en => altpriority_encoder_egc:altpriority_encoder11.clk_en
clk_en => pipeline_q_dffe[4].ENA
clk_en => pipeline_q_dffe[3].ENA
clk_en => pipeline_q_dffe[2].ENA
clk_en => pipeline_q_dffe[1].ENA
clk_en => pipeline_q_dffe[0].ENA
clock => altpriority_encoder_e1c:altpriority_encoder10.clock
clock => altpriority_encoder_egc:altpriority_encoder11.clock
clock => pipeline_q_dffe[4].CLK
clock => pipeline_q_dffe[3].CLK
clock => pipeline_q_dffe[2].CLK
clock => pipeline_q_dffe[1].CLK
clock => pipeline_q_dffe[0].CLK
data[0] => altpriority_encoder_e1c:altpriority_encoder10.data[0]
data[1] => altpriority_encoder_e1c:altpriority_encoder10.data[1]
data[2] => altpriority_encoder_e1c:altpriority_encoder10.data[2]
data[3] => altpriority_encoder_e1c:altpriority_encoder10.data[3]
data[4] => altpriority_encoder_e1c:altpriority_encoder10.data[4]
data[5] => altpriority_encoder_e1c:altpriority_encoder10.data[5]
data[6] => altpriority_encoder_e1c:altpriority_encoder10.data[6]
data[7] => altpriority_encoder_e1c:altpriority_encoder10.data[7]
data[8] => altpriority_encoder_e1c:altpriority_encoder10.data[8]
data[9] => altpriority_encoder_e1c:altpriority_encoder10.data[9]
data[10] => altpriority_encoder_e1c:altpriority_encoder10.data[10]
data[11] => altpriority_encoder_e1c:altpriority_encoder10.data[11]
data[12] => altpriority_encoder_e1c:altpriority_encoder10.data[12]
data[13] => altpriority_encoder_e1c:altpriority_encoder10.data[13]
data[14] => altpriority_encoder_e1c:altpriority_encoder10.data[14]
data[15] => altpriority_encoder_e1c:altpriority_encoder10.data[15]
data[16] => altpriority_encoder_egc:altpriority_encoder11.data[0]
data[17] => altpriority_encoder_egc:altpriority_encoder11.data[1]
data[18] => altpriority_encoder_egc:altpriority_encoder11.data[2]
data[19] => altpriority_encoder_egc:altpriority_encoder11.data[3]
data[20] => altpriority_encoder_egc:altpriority_encoder11.data[4]
data[21] => altpriority_encoder_egc:altpriority_encoder11.data[5]
data[22] => altpriority_encoder_egc:altpriority_encoder11.data[6]
data[23] => altpriority_encoder_egc:altpriority_encoder11.data[7]
data[24] => altpriority_encoder_egc:altpriority_encoder11.data[8]
data[25] => altpriority_encoder_egc:altpriority_encoder11.data[9]
data[26] => altpriority_encoder_egc:altpriority_encoder11.data[10]
data[27] => altpriority_encoder_egc:altpriority_encoder11.data[11]
data[28] => altpriority_encoder_egc:altpriority_encoder11.data[12]
data[29] => altpriority_encoder_egc:altpriority_encoder11.data[13]
data[30] => altpriority_encoder_egc:altpriority_encoder11.data[14]
data[31] => altpriority_encoder_egc:altpriority_encoder11.data[15]
q[0] <= pipeline_q_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= pipeline_q_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= pipeline_q_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= pipeline_q_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= pipeline_q_dffe[4].DB_MAX_OUTPUT_PORT_TYPE


|Memristor_Model|TEST:inst14|ALTFP_ADD_SUB:inst4|altfp_add_sub_2nj:auto_generated|altpriority_encoder_eca:leading_zeroes_cnt|altpriority_encoder_e1c:altpriority_encoder10
aclr => pipeline_q_dffe[3].IN0
clk_en => pipeline_q_dffe[3].ENA
clk_en => pipeline_q_dffe[2].ENA
clk_en => pipeline_q_dffe[1].ENA
clk_en => pipeline_q_dffe[0].ENA
clock => pipeline_q_dffe[3].CLK
clock => pipeline_q_dffe[2].CLK
clock => pipeline_q_dffe[1].CLK
clock => pipeline_q_dffe[0].CLK
data[0] => altpriority_encoder_3ca:altpriority_encoder12.data[0]
data[1] => altpriority_encoder_3ca:altpriority_encoder12.data[1]
data[2] => altpriority_encoder_3ca:altpriority_encoder12.data[2]
data[3] => altpriority_encoder_3ca:altpriority_encoder12.data[3]
data[4] => altpriority_encoder_3ca:altpriority_encoder12.data[4]
data[5] => altpriority_encoder_3ca:altpriority_encoder12.data[5]
data[6] => altpriority_encoder_3ca:altpriority_encoder12.data[6]
data[7] => altpriority_encoder_3ca:altpriority_encoder12.data[7]
data[8] => altpriority_encoder_3ra:altpriority_encoder13.data[0]
data[9] => altpriority_encoder_3ra:altpriority_encoder13.data[1]
data[10] => altpriority_encoder_3ra:altpriority_encoder13.data[2]
data[11] => altpriority_encoder_3ra:altpriority_encoder13.data[3]
data[12] => altpriority_encoder_3ra:altpriority_encoder13.data[4]
data[13] => altpriority_encoder_3ra:altpriority_encoder13.data[5]
data[14] => altpriority_encoder_3ra:altpriority_encoder13.data[6]
data[15] => altpriority_encoder_3ra:altpriority_encoder13.data[7]
q[0] <= pipeline_q_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= pipeline_q_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= pipeline_q_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= pipeline_q_dffe[3].DB_MAX_OUTPUT_PORT_TYPE


|Memristor_Model|TEST:inst14|ALTFP_ADD_SUB:inst4|altfp_add_sub_2nj:auto_generated|altpriority_encoder_eca:leading_zeroes_cnt|altpriority_encoder_e1c:altpriority_encoder10|altpriority_encoder_3ca:altpriority_encoder12
data[0] => altpriority_encoder_rc9:altpriority_encoder14.data[0]
data[1] => altpriority_encoder_rc9:altpriority_encoder14.data[1]
data[2] => altpriority_encoder_rc9:altpriority_encoder14.data[2]
data[3] => altpriority_encoder_rc9:altpriority_encoder14.data[3]
data[4] => altpriority_encoder_rr9:altpriority_encoder15.data[0]
data[5] => altpriority_encoder_rr9:altpriority_encoder15.data[1]
data[6] => altpriority_encoder_rr9:altpriority_encoder15.data[2]
data[7] => altpriority_encoder_rr9:altpriority_encoder15.data[3]
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE


|Memristor_Model|TEST:inst14|ALTFP_ADD_SUB:inst4|altfp_add_sub_2nj:auto_generated|altpriority_encoder_eca:leading_zeroes_cnt|altpriority_encoder_e1c:altpriority_encoder10|altpriority_encoder_3ca:altpriority_encoder12|altpriority_encoder_rc9:altpriority_encoder14
data[0] => altpriority_encoder_oc9:altpriority_encoder16.data[0]
data[1] => altpriority_encoder_oc9:altpriority_encoder16.data[1]
data[2] => altpriority_encoder_or9:altpriority_encoder17.data[0]
data[3] => altpriority_encoder_or9:altpriority_encoder17.data[1]
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE


|Memristor_Model|TEST:inst14|ALTFP_ADD_SUB:inst4|altfp_add_sub_2nj:auto_generated|altpriority_encoder_eca:leading_zeroes_cnt|altpriority_encoder_e1c:altpriority_encoder10|altpriority_encoder_3ca:altpriority_encoder12|altpriority_encoder_rc9:altpriority_encoder14|altpriority_encoder_oc9:altpriority_encoder16
data[0] => ~NO_FANOUT~
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE


|Memristor_Model|TEST:inst14|ALTFP_ADD_SUB:inst4|altfp_add_sub_2nj:auto_generated|altpriority_encoder_eca:leading_zeroes_cnt|altpriority_encoder_e1c:altpriority_encoder10|altpriority_encoder_3ca:altpriority_encoder12|altpriority_encoder_rc9:altpriority_encoder14|altpriority_encoder_or9:altpriority_encoder17
data[0] => _.IN0
data[1] => q[0].DATAIN
data[1] => _.IN1
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Memristor_Model|TEST:inst14|ALTFP_ADD_SUB:inst4|altfp_add_sub_2nj:auto_generated|altpriority_encoder_eca:leading_zeroes_cnt|altpriority_encoder_e1c:altpriority_encoder10|altpriority_encoder_3ca:altpriority_encoder12|altpriority_encoder_rr9:altpriority_encoder15
data[0] => altpriority_encoder_or9:altpriority_encoder18.data[0]
data[1] => altpriority_encoder_or9:altpriority_encoder18.data[1]
data[2] => altpriority_encoder_or9:altpriority_encoder19.data[0]
data[3] => altpriority_encoder_or9:altpriority_encoder19.data[1]
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Memristor_Model|TEST:inst14|ALTFP_ADD_SUB:inst4|altfp_add_sub_2nj:auto_generated|altpriority_encoder_eca:leading_zeroes_cnt|altpriority_encoder_e1c:altpriority_encoder10|altpriority_encoder_3ca:altpriority_encoder12|altpriority_encoder_rr9:altpriority_encoder15|altpriority_encoder_or9:altpriority_encoder18
data[0] => _.IN0
data[1] => q[0].DATAIN
data[1] => _.IN1
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Memristor_Model|TEST:inst14|ALTFP_ADD_SUB:inst4|altfp_add_sub_2nj:auto_generated|altpriority_encoder_eca:leading_zeroes_cnt|altpriority_encoder_e1c:altpriority_encoder10|altpriority_encoder_3ca:altpriority_encoder12|altpriority_encoder_rr9:altpriority_encoder15|altpriority_encoder_or9:altpriority_encoder19
data[0] => _.IN0
data[1] => q[0].DATAIN
data[1] => _.IN1
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Memristor_Model|TEST:inst14|ALTFP_ADD_SUB:inst4|altfp_add_sub_2nj:auto_generated|altpriority_encoder_eca:leading_zeroes_cnt|altpriority_encoder_e1c:altpriority_encoder10|altpriority_encoder_3ra:altpriority_encoder13
data[0] => altpriority_encoder_rr9:altpriority_encoder20.data[0]
data[1] => altpriority_encoder_rr9:altpriority_encoder20.data[1]
data[2] => altpriority_encoder_rr9:altpriority_encoder20.data[2]
data[3] => altpriority_encoder_rr9:altpriority_encoder20.data[3]
data[4] => altpriority_encoder_rr9:altpriority_encoder21.data[0]
data[5] => altpriority_encoder_rr9:altpriority_encoder21.data[1]
data[6] => altpriority_encoder_rr9:altpriority_encoder21.data[2]
data[7] => altpriority_encoder_rr9:altpriority_encoder21.data[3]
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Memristor_Model|TEST:inst14|ALTFP_ADD_SUB:inst4|altfp_add_sub_2nj:auto_generated|altpriority_encoder_eca:leading_zeroes_cnt|altpriority_encoder_e1c:altpriority_encoder10|altpriority_encoder_3ra:altpriority_encoder13|altpriority_encoder_rr9:altpriority_encoder20
data[0] => altpriority_encoder_or9:altpriority_encoder18.data[0]
data[1] => altpriority_encoder_or9:altpriority_encoder18.data[1]
data[2] => altpriority_encoder_or9:altpriority_encoder19.data[0]
data[3] => altpriority_encoder_or9:altpriority_encoder19.data[1]
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Memristor_Model|TEST:inst14|ALTFP_ADD_SUB:inst4|altfp_add_sub_2nj:auto_generated|altpriority_encoder_eca:leading_zeroes_cnt|altpriority_encoder_e1c:altpriority_encoder10|altpriority_encoder_3ra:altpriority_encoder13|altpriority_encoder_rr9:altpriority_encoder20|altpriority_encoder_or9:altpriority_encoder18
data[0] => _.IN0
data[1] => q[0].DATAIN
data[1] => _.IN1
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Memristor_Model|TEST:inst14|ALTFP_ADD_SUB:inst4|altfp_add_sub_2nj:auto_generated|altpriority_encoder_eca:leading_zeroes_cnt|altpriority_encoder_e1c:altpriority_encoder10|altpriority_encoder_3ra:altpriority_encoder13|altpriority_encoder_rr9:altpriority_encoder20|altpriority_encoder_or9:altpriority_encoder19
data[0] => _.IN0
data[1] => q[0].DATAIN
data[1] => _.IN1
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Memristor_Model|TEST:inst14|ALTFP_ADD_SUB:inst4|altfp_add_sub_2nj:auto_generated|altpriority_encoder_eca:leading_zeroes_cnt|altpriority_encoder_e1c:altpriority_encoder10|altpriority_encoder_3ra:altpriority_encoder13|altpriority_encoder_rr9:altpriority_encoder21
data[0] => altpriority_encoder_or9:altpriority_encoder18.data[0]
data[1] => altpriority_encoder_or9:altpriority_encoder18.data[1]
data[2] => altpriority_encoder_or9:altpriority_encoder19.data[0]
data[3] => altpriority_encoder_or9:altpriority_encoder19.data[1]
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Memristor_Model|TEST:inst14|ALTFP_ADD_SUB:inst4|altfp_add_sub_2nj:auto_generated|altpriority_encoder_eca:leading_zeroes_cnt|altpriority_encoder_e1c:altpriority_encoder10|altpriority_encoder_3ra:altpriority_encoder13|altpriority_encoder_rr9:altpriority_encoder21|altpriority_encoder_or9:altpriority_encoder18
data[0] => _.IN0
data[1] => q[0].DATAIN
data[1] => _.IN1
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Memristor_Model|TEST:inst14|ALTFP_ADD_SUB:inst4|altfp_add_sub_2nj:auto_generated|altpriority_encoder_eca:leading_zeroes_cnt|altpriority_encoder_e1c:altpriority_encoder10|altpriority_encoder_3ra:altpriority_encoder13|altpriority_encoder_rr9:altpriority_encoder21|altpriority_encoder_or9:altpriority_encoder19
data[0] => _.IN0
data[1] => q[0].DATAIN
data[1] => _.IN1
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Memristor_Model|TEST:inst14|ALTFP_ADD_SUB:inst4|altfp_add_sub_2nj:auto_generated|altpriority_encoder_eca:leading_zeroes_cnt|altpriority_encoder_egc:altpriority_encoder11
aclr => pipeline_q_dffe[3].IN0
aclr => pipeline_zero_n_dffe.IN0
clk_en => pipeline_q_dffe[3].ENA
clk_en => pipeline_q_dffe[2].ENA
clk_en => pipeline_q_dffe[1].ENA
clk_en => pipeline_q_dffe[0].ENA
clk_en => pipeline_zero_n_dffe.ENA
clock => pipeline_q_dffe[3].CLK
clock => pipeline_q_dffe[2].CLK
clock => pipeline_q_dffe[1].CLK
clock => pipeline_q_dffe[0].CLK
clock => pipeline_zero_n_dffe.CLK
data[0] => altpriority_encoder_3ra:altpriority_encoder22.data[0]
data[1] => altpriority_encoder_3ra:altpriority_encoder22.data[1]
data[2] => altpriority_encoder_3ra:altpriority_encoder22.data[2]
data[3] => altpriority_encoder_3ra:altpriority_encoder22.data[3]
data[4] => altpriority_encoder_3ra:altpriority_encoder22.data[4]
data[5] => altpriority_encoder_3ra:altpriority_encoder22.data[5]
data[6] => altpriority_encoder_3ra:altpriority_encoder22.data[6]
data[7] => altpriority_encoder_3ra:altpriority_encoder22.data[7]
data[8] => altpriority_encoder_3ra:altpriority_encoder23.data[0]
data[9] => altpriority_encoder_3ra:altpriority_encoder23.data[1]
data[10] => altpriority_encoder_3ra:altpriority_encoder23.data[2]
data[11] => altpriority_encoder_3ra:altpriority_encoder23.data[3]
data[12] => altpriority_encoder_3ra:altpriority_encoder23.data[4]
data[13] => altpriority_encoder_3ra:altpriority_encoder23.data[5]
data[14] => altpriority_encoder_3ra:altpriority_encoder23.data[6]
data[15] => altpriority_encoder_3ra:altpriority_encoder23.data[7]
q[0] <= pipeline_q_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= pipeline_q_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= pipeline_q_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= pipeline_q_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Memristor_Model|TEST:inst14|ALTFP_ADD_SUB:inst4|altfp_add_sub_2nj:auto_generated|altpriority_encoder_eca:leading_zeroes_cnt|altpriority_encoder_egc:altpriority_encoder11|altpriority_encoder_3ra:altpriority_encoder22
data[0] => altpriority_encoder_rr9:altpriority_encoder20.data[0]
data[1] => altpriority_encoder_rr9:altpriority_encoder20.data[1]
data[2] => altpriority_encoder_rr9:altpriority_encoder20.data[2]
data[3] => altpriority_encoder_rr9:altpriority_encoder20.data[3]
data[4] => altpriority_encoder_rr9:altpriority_encoder21.data[0]
data[5] => altpriority_encoder_rr9:altpriority_encoder21.data[1]
data[6] => altpriority_encoder_rr9:altpriority_encoder21.data[2]
data[7] => altpriority_encoder_rr9:altpriority_encoder21.data[3]
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Memristor_Model|TEST:inst14|ALTFP_ADD_SUB:inst4|altfp_add_sub_2nj:auto_generated|altpriority_encoder_eca:leading_zeroes_cnt|altpriority_encoder_egc:altpriority_encoder11|altpriority_encoder_3ra:altpriority_encoder22|altpriority_encoder_rr9:altpriority_encoder20
data[0] => altpriority_encoder_or9:altpriority_encoder18.data[0]
data[1] => altpriority_encoder_or9:altpriority_encoder18.data[1]
data[2] => altpriority_encoder_or9:altpriority_encoder19.data[0]
data[3] => altpriority_encoder_or9:altpriority_encoder19.data[1]
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Memristor_Model|TEST:inst14|ALTFP_ADD_SUB:inst4|altfp_add_sub_2nj:auto_generated|altpriority_encoder_eca:leading_zeroes_cnt|altpriority_encoder_egc:altpriority_encoder11|altpriority_encoder_3ra:altpriority_encoder22|altpriority_encoder_rr9:altpriority_encoder20|altpriority_encoder_or9:altpriority_encoder18
data[0] => _.IN0
data[1] => q[0].DATAIN
data[1] => _.IN1
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Memristor_Model|TEST:inst14|ALTFP_ADD_SUB:inst4|altfp_add_sub_2nj:auto_generated|altpriority_encoder_eca:leading_zeroes_cnt|altpriority_encoder_egc:altpriority_encoder11|altpriority_encoder_3ra:altpriority_encoder22|altpriority_encoder_rr9:altpriority_encoder20|altpriority_encoder_or9:altpriority_encoder19
data[0] => _.IN0
data[1] => q[0].DATAIN
data[1] => _.IN1
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Memristor_Model|TEST:inst14|ALTFP_ADD_SUB:inst4|altfp_add_sub_2nj:auto_generated|altpriority_encoder_eca:leading_zeroes_cnt|altpriority_encoder_egc:altpriority_encoder11|altpriority_encoder_3ra:altpriority_encoder22|altpriority_encoder_rr9:altpriority_encoder21
data[0] => altpriority_encoder_or9:altpriority_encoder18.data[0]
data[1] => altpriority_encoder_or9:altpriority_encoder18.data[1]
data[2] => altpriority_encoder_or9:altpriority_encoder19.data[0]
data[3] => altpriority_encoder_or9:altpriority_encoder19.data[1]
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Memristor_Model|TEST:inst14|ALTFP_ADD_SUB:inst4|altfp_add_sub_2nj:auto_generated|altpriority_encoder_eca:leading_zeroes_cnt|altpriority_encoder_egc:altpriority_encoder11|altpriority_encoder_3ra:altpriority_encoder22|altpriority_encoder_rr9:altpriority_encoder21|altpriority_encoder_or9:altpriority_encoder18
data[0] => _.IN0
data[1] => q[0].DATAIN
data[1] => _.IN1
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Memristor_Model|TEST:inst14|ALTFP_ADD_SUB:inst4|altfp_add_sub_2nj:auto_generated|altpriority_encoder_eca:leading_zeroes_cnt|altpriority_encoder_egc:altpriority_encoder11|altpriority_encoder_3ra:altpriority_encoder22|altpriority_encoder_rr9:altpriority_encoder21|altpriority_encoder_or9:altpriority_encoder19
data[0] => _.IN0
data[1] => q[0].DATAIN
data[1] => _.IN1
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Memristor_Model|TEST:inst14|ALTFP_ADD_SUB:inst4|altfp_add_sub_2nj:auto_generated|altpriority_encoder_eca:leading_zeroes_cnt|altpriority_encoder_egc:altpriority_encoder11|altpriority_encoder_3ra:altpriority_encoder23
data[0] => altpriority_encoder_rr9:altpriority_encoder20.data[0]
data[1] => altpriority_encoder_rr9:altpriority_encoder20.data[1]
data[2] => altpriority_encoder_rr9:altpriority_encoder20.data[2]
data[3] => altpriority_encoder_rr9:altpriority_encoder20.data[3]
data[4] => altpriority_encoder_rr9:altpriority_encoder21.data[0]
data[5] => altpriority_encoder_rr9:altpriority_encoder21.data[1]
data[6] => altpriority_encoder_rr9:altpriority_encoder21.data[2]
data[7] => altpriority_encoder_rr9:altpriority_encoder21.data[3]
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Memristor_Model|TEST:inst14|ALTFP_ADD_SUB:inst4|altfp_add_sub_2nj:auto_generated|altpriority_encoder_eca:leading_zeroes_cnt|altpriority_encoder_egc:altpriority_encoder11|altpriority_encoder_3ra:altpriority_encoder23|altpriority_encoder_rr9:altpriority_encoder20
data[0] => altpriority_encoder_or9:altpriority_encoder18.data[0]
data[1] => altpriority_encoder_or9:altpriority_encoder18.data[1]
data[2] => altpriority_encoder_or9:altpriority_encoder19.data[0]
data[3] => altpriority_encoder_or9:altpriority_encoder19.data[1]
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Memristor_Model|TEST:inst14|ALTFP_ADD_SUB:inst4|altfp_add_sub_2nj:auto_generated|altpriority_encoder_eca:leading_zeroes_cnt|altpriority_encoder_egc:altpriority_encoder11|altpriority_encoder_3ra:altpriority_encoder23|altpriority_encoder_rr9:altpriority_encoder20|altpriority_encoder_or9:altpriority_encoder18
data[0] => _.IN0
data[1] => q[0].DATAIN
data[1] => _.IN1
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Memristor_Model|TEST:inst14|ALTFP_ADD_SUB:inst4|altfp_add_sub_2nj:auto_generated|altpriority_encoder_eca:leading_zeroes_cnt|altpriority_encoder_egc:altpriority_encoder11|altpriority_encoder_3ra:altpriority_encoder23|altpriority_encoder_rr9:altpriority_encoder20|altpriority_encoder_or9:altpriority_encoder19
data[0] => _.IN0
data[1] => q[0].DATAIN
data[1] => _.IN1
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Memristor_Model|TEST:inst14|ALTFP_ADD_SUB:inst4|altfp_add_sub_2nj:auto_generated|altpriority_encoder_eca:leading_zeroes_cnt|altpriority_encoder_egc:altpriority_encoder11|altpriority_encoder_3ra:altpriority_encoder23|altpriority_encoder_rr9:altpriority_encoder21
data[0] => altpriority_encoder_or9:altpriority_encoder18.data[0]
data[1] => altpriority_encoder_or9:altpriority_encoder18.data[1]
data[2] => altpriority_encoder_or9:altpriority_encoder19.data[0]
data[3] => altpriority_encoder_or9:altpriority_encoder19.data[1]
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Memristor_Model|TEST:inst14|ALTFP_ADD_SUB:inst4|altfp_add_sub_2nj:auto_generated|altpriority_encoder_eca:leading_zeroes_cnt|altpriority_encoder_egc:altpriority_encoder11|altpriority_encoder_3ra:altpriority_encoder23|altpriority_encoder_rr9:altpriority_encoder21|altpriority_encoder_or9:altpriority_encoder18
data[0] => _.IN0
data[1] => q[0].DATAIN
data[1] => _.IN1
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Memristor_Model|TEST:inst14|ALTFP_ADD_SUB:inst4|altfp_add_sub_2nj:auto_generated|altpriority_encoder_eca:leading_zeroes_cnt|altpriority_encoder_egc:altpriority_encoder11|altpriority_encoder_3ra:altpriority_encoder23|altpriority_encoder_rr9:altpriority_encoder21|altpriority_encoder_or9:altpriority_encoder19
data[0] => _.IN0
data[1] => q[0].DATAIN
data[1] => _.IN1
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Memristor_Model|TEST:inst14|ALTFP_ADD_SUB:inst4|altfp_add_sub_2nj:auto_generated|altpriority_encoder_15c:trailing_zeros_cnt
aclr => pipeline_q_dffe[4].IN0
clk_en => pipeline_q_dffe[4].ENA
clk_en => pipeline_q_dffe[3].ENA
clk_en => pipeline_q_dffe[2].ENA
clk_en => pipeline_q_dffe[1].ENA
clk_en => pipeline_q_dffe[0].ENA
clock => pipeline_q_dffe[4].CLK
clock => pipeline_q_dffe[3].CLK
clock => pipeline_q_dffe[2].CLK
clock => pipeline_q_dffe[1].CLK
clock => pipeline_q_dffe[0].CLK
data[0] => altpriority_encoder_70b:altpriority_encoder24.data[0]
data[1] => altpriority_encoder_70b:altpriority_encoder24.data[1]
data[2] => altpriority_encoder_70b:altpriority_encoder24.data[2]
data[3] => altpriority_encoder_70b:altpriority_encoder24.data[3]
data[4] => altpriority_encoder_70b:altpriority_encoder24.data[4]
data[5] => altpriority_encoder_70b:altpriority_encoder24.data[5]
data[6] => altpriority_encoder_70b:altpriority_encoder24.data[6]
data[7] => altpriority_encoder_70b:altpriority_encoder24.data[7]
data[8] => altpriority_encoder_70b:altpriority_encoder24.data[8]
data[9] => altpriority_encoder_70b:altpriority_encoder24.data[9]
data[10] => altpriority_encoder_70b:altpriority_encoder24.data[10]
data[11] => altpriority_encoder_70b:altpriority_encoder24.data[11]
data[12] => altpriority_encoder_70b:altpriority_encoder24.data[12]
data[13] => altpriority_encoder_70b:altpriority_encoder24.data[13]
data[14] => altpriority_encoder_70b:altpriority_encoder24.data[14]
data[15] => altpriority_encoder_70b:altpriority_encoder24.data[15]
data[16] => altpriority_encoder_7ha:altpriority_encoder25.data[0]
data[17] => altpriority_encoder_7ha:altpriority_encoder25.data[1]
data[18] => altpriority_encoder_7ha:altpriority_encoder25.data[2]
data[19] => altpriority_encoder_7ha:altpriority_encoder25.data[3]
data[20] => altpriority_encoder_7ha:altpriority_encoder25.data[4]
data[21] => altpriority_encoder_7ha:altpriority_encoder25.data[5]
data[22] => altpriority_encoder_7ha:altpriority_encoder25.data[6]
data[23] => altpriority_encoder_7ha:altpriority_encoder25.data[7]
data[24] => altpriority_encoder_7ha:altpriority_encoder25.data[8]
data[25] => altpriority_encoder_7ha:altpriority_encoder25.data[9]
data[26] => altpriority_encoder_7ha:altpriority_encoder25.data[10]
data[27] => altpriority_encoder_7ha:altpriority_encoder25.data[11]
data[28] => altpriority_encoder_7ha:altpriority_encoder25.data[12]
data[29] => altpriority_encoder_7ha:altpriority_encoder25.data[13]
data[30] => altpriority_encoder_7ha:altpriority_encoder25.data[14]
data[31] => altpriority_encoder_7ha:altpriority_encoder25.data[15]
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4].DB_MAX_OUTPUT_PORT_TYPE


|Memristor_Model|TEST:inst14|ALTFP_ADD_SUB:inst4|altfp_add_sub_2nj:auto_generated|altpriority_encoder_15c:trailing_zeros_cnt|altpriority_encoder_70b:altpriority_encoder24
data[0] => altpriority_encoder_kv9:altpriority_encoder26.data[0]
data[1] => altpriority_encoder_kv9:altpriority_encoder26.data[1]
data[2] => altpriority_encoder_kv9:altpriority_encoder26.data[2]
data[3] => altpriority_encoder_kv9:altpriority_encoder26.data[3]
data[4] => altpriority_encoder_kv9:altpriority_encoder26.data[4]
data[5] => altpriority_encoder_kv9:altpriority_encoder26.data[5]
data[6] => altpriority_encoder_kv9:altpriority_encoder26.data[6]
data[7] => altpriority_encoder_kv9:altpriority_encoder26.data[7]
data[8] => altpriority_encoder_kv9:altpriority_encoder27.data[0]
data[9] => altpriority_encoder_kv9:altpriority_encoder27.data[1]
data[10] => altpriority_encoder_kv9:altpriority_encoder27.data[2]
data[11] => altpriority_encoder_kv9:altpriority_encoder27.data[3]
data[12] => altpriority_encoder_kv9:altpriority_encoder27.data[4]
data[13] => altpriority_encoder_kv9:altpriority_encoder27.data[5]
data[14] => altpriority_encoder_kv9:altpriority_encoder27.data[6]
data[15] => altpriority_encoder_kv9:altpriority_encoder27.data[7]
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= altpriority_encoder_kv9:altpriority_encoder26.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Memristor_Model|TEST:inst14|ALTFP_ADD_SUB:inst4|altfp_add_sub_2nj:auto_generated|altpriority_encoder_15c:trailing_zeros_cnt|altpriority_encoder_70b:altpriority_encoder24|altpriority_encoder_kv9:altpriority_encoder26
data[0] => altpriority_encoder_fv9:altpriority_encoder28.data[0]
data[1] => altpriority_encoder_fv9:altpriority_encoder28.data[1]
data[2] => altpriority_encoder_fv9:altpriority_encoder28.data[2]
data[3] => altpriority_encoder_fv9:altpriority_encoder28.data[3]
data[4] => altpriority_encoder_fv9:altpriority_encoder29.data[0]
data[5] => altpriority_encoder_fv9:altpriority_encoder29.data[1]
data[6] => altpriority_encoder_fv9:altpriority_encoder29.data[2]
data[7] => altpriority_encoder_fv9:altpriority_encoder29.data[3]
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= altpriority_encoder_fv9:altpriority_encoder28.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Memristor_Model|TEST:inst14|ALTFP_ADD_SUB:inst4|altfp_add_sub_2nj:auto_generated|altpriority_encoder_15c:trailing_zeros_cnt|altpriority_encoder_70b:altpriority_encoder24|altpriority_encoder_kv9:altpriority_encoder26|altpriority_encoder_fv9:altpriority_encoder28
data[0] => altpriority_encoder_cv9:altpriority_encoder30.data[0]
data[1] => altpriority_encoder_cv9:altpriority_encoder30.data[1]
data[2] => altpriority_encoder_cv9:altpriority_encoder31.data[0]
data[3] => altpriority_encoder_cv9:altpriority_encoder31.data[1]
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= altpriority_encoder_cv9:altpriority_encoder30.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Memristor_Model|TEST:inst14|ALTFP_ADD_SUB:inst4|altfp_add_sub_2nj:auto_generated|altpriority_encoder_15c:trailing_zeros_cnt|altpriority_encoder_70b:altpriority_encoder24|altpriority_encoder_kv9:altpriority_encoder26|altpriority_encoder_fv9:altpriority_encoder28|altpriority_encoder_cv9:altpriority_encoder30
data[0] => q[0].IN0
data[0] => _.IN0
data[1] => _.IN1
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Memristor_Model|TEST:inst14|ALTFP_ADD_SUB:inst4|altfp_add_sub_2nj:auto_generated|altpriority_encoder_15c:trailing_zeros_cnt|altpriority_encoder_70b:altpriority_encoder24|altpriority_encoder_kv9:altpriority_encoder26|altpriority_encoder_fv9:altpriority_encoder28|altpriority_encoder_cv9:altpriority_encoder31
data[0] => q[0].IN0
data[0] => _.IN0
data[1] => _.IN1
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Memristor_Model|TEST:inst14|ALTFP_ADD_SUB:inst4|altfp_add_sub_2nj:auto_generated|altpriority_encoder_15c:trailing_zeros_cnt|altpriority_encoder_70b:altpriority_encoder24|altpriority_encoder_kv9:altpriority_encoder26|altpriority_encoder_fv9:altpriority_encoder29
data[0] => altpriority_encoder_cv9:altpriority_encoder30.data[0]
data[1] => altpriority_encoder_cv9:altpriority_encoder30.data[1]
data[2] => altpriority_encoder_cv9:altpriority_encoder31.data[0]
data[3] => altpriority_encoder_cv9:altpriority_encoder31.data[1]
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= altpriority_encoder_cv9:altpriority_encoder30.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Memristor_Model|TEST:inst14|ALTFP_ADD_SUB:inst4|altfp_add_sub_2nj:auto_generated|altpriority_encoder_15c:trailing_zeros_cnt|altpriority_encoder_70b:altpriority_encoder24|altpriority_encoder_kv9:altpriority_encoder26|altpriority_encoder_fv9:altpriority_encoder29|altpriority_encoder_cv9:altpriority_encoder30
data[0] => q[0].IN0
data[0] => _.IN0
data[1] => _.IN1
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Memristor_Model|TEST:inst14|ALTFP_ADD_SUB:inst4|altfp_add_sub_2nj:auto_generated|altpriority_encoder_15c:trailing_zeros_cnt|altpriority_encoder_70b:altpriority_encoder24|altpriority_encoder_kv9:altpriority_encoder26|altpriority_encoder_fv9:altpriority_encoder29|altpriority_encoder_cv9:altpriority_encoder31
data[0] => q[0].IN0
data[0] => _.IN0
data[1] => _.IN1
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Memristor_Model|TEST:inst14|ALTFP_ADD_SUB:inst4|altfp_add_sub_2nj:auto_generated|altpriority_encoder_15c:trailing_zeros_cnt|altpriority_encoder_70b:altpriority_encoder24|altpriority_encoder_kv9:altpriority_encoder27
data[0] => altpriority_encoder_fv9:altpriority_encoder28.data[0]
data[1] => altpriority_encoder_fv9:altpriority_encoder28.data[1]
data[2] => altpriority_encoder_fv9:altpriority_encoder28.data[2]
data[3] => altpriority_encoder_fv9:altpriority_encoder28.data[3]
data[4] => altpriority_encoder_fv9:altpriority_encoder29.data[0]
data[5] => altpriority_encoder_fv9:altpriority_encoder29.data[1]
data[6] => altpriority_encoder_fv9:altpriority_encoder29.data[2]
data[7] => altpriority_encoder_fv9:altpriority_encoder29.data[3]
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= altpriority_encoder_fv9:altpriority_encoder28.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Memristor_Model|TEST:inst14|ALTFP_ADD_SUB:inst4|altfp_add_sub_2nj:auto_generated|altpriority_encoder_15c:trailing_zeros_cnt|altpriority_encoder_70b:altpriority_encoder24|altpriority_encoder_kv9:altpriority_encoder27|altpriority_encoder_fv9:altpriority_encoder28
data[0] => altpriority_encoder_cv9:altpriority_encoder30.data[0]
data[1] => altpriority_encoder_cv9:altpriority_encoder30.data[1]
data[2] => altpriority_encoder_cv9:altpriority_encoder31.data[0]
data[3] => altpriority_encoder_cv9:altpriority_encoder31.data[1]
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= altpriority_encoder_cv9:altpriority_encoder30.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Memristor_Model|TEST:inst14|ALTFP_ADD_SUB:inst4|altfp_add_sub_2nj:auto_generated|altpriority_encoder_15c:trailing_zeros_cnt|altpriority_encoder_70b:altpriority_encoder24|altpriority_encoder_kv9:altpriority_encoder27|altpriority_encoder_fv9:altpriority_encoder28|altpriority_encoder_cv9:altpriority_encoder30
data[0] => q[0].IN0
data[0] => _.IN0
data[1] => _.IN1
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Memristor_Model|TEST:inst14|ALTFP_ADD_SUB:inst4|altfp_add_sub_2nj:auto_generated|altpriority_encoder_15c:trailing_zeros_cnt|altpriority_encoder_70b:altpriority_encoder24|altpriority_encoder_kv9:altpriority_encoder27|altpriority_encoder_fv9:altpriority_encoder28|altpriority_encoder_cv9:altpriority_encoder31
data[0] => q[0].IN0
data[0] => _.IN0
data[1] => _.IN1
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Memristor_Model|TEST:inst14|ALTFP_ADD_SUB:inst4|altfp_add_sub_2nj:auto_generated|altpriority_encoder_15c:trailing_zeros_cnt|altpriority_encoder_70b:altpriority_encoder24|altpriority_encoder_kv9:altpriority_encoder27|altpriority_encoder_fv9:altpriority_encoder29
data[0] => altpriority_encoder_cv9:altpriority_encoder30.data[0]
data[1] => altpriority_encoder_cv9:altpriority_encoder30.data[1]
data[2] => altpriority_encoder_cv9:altpriority_encoder31.data[0]
data[3] => altpriority_encoder_cv9:altpriority_encoder31.data[1]
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= altpriority_encoder_cv9:altpriority_encoder30.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Memristor_Model|TEST:inst14|ALTFP_ADD_SUB:inst4|altfp_add_sub_2nj:auto_generated|altpriority_encoder_15c:trailing_zeros_cnt|altpriority_encoder_70b:altpriority_encoder24|altpriority_encoder_kv9:altpriority_encoder27|altpriority_encoder_fv9:altpriority_encoder29|altpriority_encoder_cv9:altpriority_encoder30
data[0] => q[0].IN0
data[0] => _.IN0
data[1] => _.IN1
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Memristor_Model|TEST:inst14|ALTFP_ADD_SUB:inst4|altfp_add_sub_2nj:auto_generated|altpriority_encoder_15c:trailing_zeros_cnt|altpriority_encoder_70b:altpriority_encoder24|altpriority_encoder_kv9:altpriority_encoder27|altpriority_encoder_fv9:altpriority_encoder29|altpriority_encoder_cv9:altpriority_encoder31
data[0] => q[0].IN0
data[0] => _.IN0
data[1] => _.IN1
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Memristor_Model|TEST:inst14|ALTFP_ADD_SUB:inst4|altfp_add_sub_2nj:auto_generated|altpriority_encoder_15c:trailing_zeros_cnt|altpriority_encoder_7ha:altpriority_encoder25
data[0] => altpriority_encoder_kv9:altpriority_encoder32.data[0]
data[1] => altpriority_encoder_kv9:altpriority_encoder32.data[1]
data[2] => altpriority_encoder_kv9:altpriority_encoder32.data[2]
data[3] => altpriority_encoder_kv9:altpriority_encoder32.data[3]
data[4] => altpriority_encoder_kv9:altpriority_encoder32.data[4]
data[5] => altpriority_encoder_kv9:altpriority_encoder32.data[5]
data[6] => altpriority_encoder_kv9:altpriority_encoder32.data[6]
data[7] => altpriority_encoder_kv9:altpriority_encoder32.data[7]
data[8] => altpriority_encoder_kg9:altpriority_encoder33.data[0]
data[9] => altpriority_encoder_kg9:altpriority_encoder33.data[1]
data[10] => altpriority_encoder_kg9:altpriority_encoder33.data[2]
data[11] => altpriority_encoder_kg9:altpriority_encoder33.data[3]
data[12] => altpriority_encoder_kg9:altpriority_encoder33.data[4]
data[13] => altpriority_encoder_kg9:altpriority_encoder33.data[5]
data[14] => altpriority_encoder_kg9:altpriority_encoder33.data[6]
data[15] => altpriority_encoder_kg9:altpriority_encoder33.data[7]
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= altpriority_encoder_kv9:altpriority_encoder32.zero


|Memristor_Model|TEST:inst14|ALTFP_ADD_SUB:inst4|altfp_add_sub_2nj:auto_generated|altpriority_encoder_15c:trailing_zeros_cnt|altpriority_encoder_7ha:altpriority_encoder25|altpriority_encoder_kv9:altpriority_encoder32
data[0] => altpriority_encoder_fv9:altpriority_encoder28.data[0]
data[1] => altpriority_encoder_fv9:altpriority_encoder28.data[1]
data[2] => altpriority_encoder_fv9:altpriority_encoder28.data[2]
data[3] => altpriority_encoder_fv9:altpriority_encoder28.data[3]
data[4] => altpriority_encoder_fv9:altpriority_encoder29.data[0]
data[5] => altpriority_encoder_fv9:altpriority_encoder29.data[1]
data[6] => altpriority_encoder_fv9:altpriority_encoder29.data[2]
data[7] => altpriority_encoder_fv9:altpriority_encoder29.data[3]
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= altpriority_encoder_fv9:altpriority_encoder28.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Memristor_Model|TEST:inst14|ALTFP_ADD_SUB:inst4|altfp_add_sub_2nj:auto_generated|altpriority_encoder_15c:trailing_zeros_cnt|altpriority_encoder_7ha:altpriority_encoder25|altpriority_encoder_kv9:altpriority_encoder32|altpriority_encoder_fv9:altpriority_encoder28
data[0] => altpriority_encoder_cv9:altpriority_encoder30.data[0]
data[1] => altpriority_encoder_cv9:altpriority_encoder30.data[1]
data[2] => altpriority_encoder_cv9:altpriority_encoder31.data[0]
data[3] => altpriority_encoder_cv9:altpriority_encoder31.data[1]
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= altpriority_encoder_cv9:altpriority_encoder30.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Memristor_Model|TEST:inst14|ALTFP_ADD_SUB:inst4|altfp_add_sub_2nj:auto_generated|altpriority_encoder_15c:trailing_zeros_cnt|altpriority_encoder_7ha:altpriority_encoder25|altpriority_encoder_kv9:altpriority_encoder32|altpriority_encoder_fv9:altpriority_encoder28|altpriority_encoder_cv9:altpriority_encoder30
data[0] => q[0].IN0
data[0] => _.IN0
data[1] => _.IN1
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Memristor_Model|TEST:inst14|ALTFP_ADD_SUB:inst4|altfp_add_sub_2nj:auto_generated|altpriority_encoder_15c:trailing_zeros_cnt|altpriority_encoder_7ha:altpriority_encoder25|altpriority_encoder_kv9:altpriority_encoder32|altpriority_encoder_fv9:altpriority_encoder28|altpriority_encoder_cv9:altpriority_encoder31
data[0] => q[0].IN0
data[0] => _.IN0
data[1] => _.IN1
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Memristor_Model|TEST:inst14|ALTFP_ADD_SUB:inst4|altfp_add_sub_2nj:auto_generated|altpriority_encoder_15c:trailing_zeros_cnt|altpriority_encoder_7ha:altpriority_encoder25|altpriority_encoder_kv9:altpriority_encoder32|altpriority_encoder_fv9:altpriority_encoder29
data[0] => altpriority_encoder_cv9:altpriority_encoder30.data[0]
data[1] => altpriority_encoder_cv9:altpriority_encoder30.data[1]
data[2] => altpriority_encoder_cv9:altpriority_encoder31.data[0]
data[3] => altpriority_encoder_cv9:altpriority_encoder31.data[1]
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= altpriority_encoder_cv9:altpriority_encoder30.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Memristor_Model|TEST:inst14|ALTFP_ADD_SUB:inst4|altfp_add_sub_2nj:auto_generated|altpriority_encoder_15c:trailing_zeros_cnt|altpriority_encoder_7ha:altpriority_encoder25|altpriority_encoder_kv9:altpriority_encoder32|altpriority_encoder_fv9:altpriority_encoder29|altpriority_encoder_cv9:altpriority_encoder30
data[0] => q[0].IN0
data[0] => _.IN0
data[1] => _.IN1
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Memristor_Model|TEST:inst14|ALTFP_ADD_SUB:inst4|altfp_add_sub_2nj:auto_generated|altpriority_encoder_15c:trailing_zeros_cnt|altpriority_encoder_7ha:altpriority_encoder25|altpriority_encoder_kv9:altpriority_encoder32|altpriority_encoder_fv9:altpriority_encoder29|altpriority_encoder_cv9:altpriority_encoder31
data[0] => q[0].IN0
data[0] => _.IN0
data[1] => _.IN1
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Memristor_Model|TEST:inst14|ALTFP_ADD_SUB:inst4|altfp_add_sub_2nj:auto_generated|altpriority_encoder_15c:trailing_zeros_cnt|altpriority_encoder_7ha:altpriority_encoder25|altpriority_encoder_kg9:altpriority_encoder33
data[0] => altpriority_encoder_fv9:altpriority_encoder34.data[0]
data[1] => altpriority_encoder_fv9:altpriority_encoder34.data[1]
data[2] => altpriority_encoder_fv9:altpriority_encoder34.data[2]
data[3] => altpriority_encoder_fv9:altpriority_encoder34.data[3]
data[4] => altpriority_encoder_fg9:altpriority_encoder35.data[0]
data[5] => altpriority_encoder_fg9:altpriority_encoder35.data[1]
data[6] => altpriority_encoder_fg9:altpriority_encoder35.data[2]
data[7] => altpriority_encoder_fg9:altpriority_encoder35.data[3]
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= altpriority_encoder_fv9:altpriority_encoder34.zero


|Memristor_Model|TEST:inst14|ALTFP_ADD_SUB:inst4|altfp_add_sub_2nj:auto_generated|altpriority_encoder_15c:trailing_zeros_cnt|altpriority_encoder_7ha:altpriority_encoder25|altpriority_encoder_kg9:altpriority_encoder33|altpriority_encoder_fv9:altpriority_encoder34
data[0] => altpriority_encoder_cv9:altpriority_encoder30.data[0]
data[1] => altpriority_encoder_cv9:altpriority_encoder30.data[1]
data[2] => altpriority_encoder_cv9:altpriority_encoder31.data[0]
data[3] => altpriority_encoder_cv9:altpriority_encoder31.data[1]
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= altpriority_encoder_cv9:altpriority_encoder30.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Memristor_Model|TEST:inst14|ALTFP_ADD_SUB:inst4|altfp_add_sub_2nj:auto_generated|altpriority_encoder_15c:trailing_zeros_cnt|altpriority_encoder_7ha:altpriority_encoder25|altpriority_encoder_kg9:altpriority_encoder33|altpriority_encoder_fv9:altpriority_encoder34|altpriority_encoder_cv9:altpriority_encoder30
data[0] => q[0].IN0
data[0] => _.IN0
data[1] => _.IN1
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Memristor_Model|TEST:inst14|ALTFP_ADD_SUB:inst4|altfp_add_sub_2nj:auto_generated|altpriority_encoder_15c:trailing_zeros_cnt|altpriority_encoder_7ha:altpriority_encoder25|altpriority_encoder_kg9:altpriority_encoder33|altpriority_encoder_fv9:altpriority_encoder34|altpriority_encoder_cv9:altpriority_encoder31
data[0] => q[0].IN0
data[0] => _.IN0
data[1] => _.IN1
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Memristor_Model|TEST:inst14|ALTFP_ADD_SUB:inst4|altfp_add_sub_2nj:auto_generated|altpriority_encoder_15c:trailing_zeros_cnt|altpriority_encoder_7ha:altpriority_encoder25|altpriority_encoder_kg9:altpriority_encoder33|altpriority_encoder_fg9:altpriority_encoder35
data[0] => altpriority_encoder_cv9:altpriority_encoder36.data[0]
data[1] => altpriority_encoder_cv9:altpriority_encoder36.data[1]
data[2] => altpriority_encoder_cg9:altpriority_encoder37.data[0]
data[3] => altpriority_encoder_cg9:altpriority_encoder37.data[1]
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= altpriority_encoder_cv9:altpriority_encoder36.zero


|Memristor_Model|TEST:inst14|ALTFP_ADD_SUB:inst4|altfp_add_sub_2nj:auto_generated|altpriority_encoder_15c:trailing_zeros_cnt|altpriority_encoder_7ha:altpriority_encoder25|altpriority_encoder_kg9:altpriority_encoder33|altpriority_encoder_fg9:altpriority_encoder35|altpriority_encoder_cv9:altpriority_encoder36
data[0] => q[0].IN0
data[0] => _.IN0
data[1] => _.IN1
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Memristor_Model|TEST:inst14|ALTFP_ADD_SUB:inst4|altfp_add_sub_2nj:auto_generated|altpriority_encoder_15c:trailing_zeros_cnt|altpriority_encoder_7ha:altpriority_encoder25|altpriority_encoder_kg9:altpriority_encoder33|altpriority_encoder_fg9:altpriority_encoder35|altpriority_encoder_cg9:altpriority_encoder37
data[0] => q[0].IN0
data[1] => ~NO_FANOUT~
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE


|Memristor_Model|TEST:inst14|ALTFP_ADD_SUB:inst4|altfp_add_sub_2nj:auto_generated|add_sub_7mm:add_sub1
aclr => lcell_ffa[8].IN0
clken => lcell_ffa[8].ENA
clken => lcell_ffa[7].ENA
clken => lcell_ffa[6].ENA
clken => lcell_ffa[5].ENA
clken => lcell_ffa[4].ENA
clken => lcell_ffa[3].ENA
clken => lcell_ffa[2].ENA
clken => lcell_ffa[1].ENA
clken => lcell_ffa[0].ENA
clock => lcell_ffa[8].CLK
clock => lcell_ffa[7].CLK
clock => lcell_ffa[6].CLK
clock => lcell_ffa[5].CLK
clock => lcell_ffa[4].CLK
clock => lcell_ffa[3].CLK
clock => lcell_ffa[2].CLK
clock => lcell_ffa[1].CLK
clock => lcell_ffa[0].CLK
dataa[0] => add_sub_cella[0].DATAA
dataa[1] => add_sub_cella[1].DATAA
dataa[2] => add_sub_cella[2].DATAA
dataa[3] => add_sub_cella[3].DATAA
dataa[4] => add_sub_cella[4].DATAA
dataa[5] => add_sub_cella[5].DATAA
dataa[6] => add_sub_cella[6].DATAA
dataa[7] => add_sub_cella[7].DATAA
dataa[8] => add_sub_cella[8].DATAA
datab[0] => add_sub_cella[0].DATAB
datab[1] => add_sub_cella[1].DATAB
datab[2] => add_sub_cella[2].DATAB
datab[3] => add_sub_cella[3].DATAB
datab[4] => add_sub_cella[4].DATAB
datab[5] => add_sub_cella[5].DATAB
datab[6] => add_sub_cella[6].DATAB
datab[7] => add_sub_cella[7].DATAB
datab[8] => add_sub_cella[8].DATAB
result[0] <= lcell_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= lcell_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= lcell_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= lcell_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= lcell_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= lcell_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= lcell_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= lcell_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= lcell_ffa[8].DB_MAX_OUTPUT_PORT_TYPE


|Memristor_Model|TEST:inst14|ALTFP_ADD_SUB:inst4|altfp_add_sub_2nj:auto_generated|add_sub_7mm:add_sub2
aclr => lcell_ffa[8].IN0
clken => lcell_ffa[8].ENA
clken => lcell_ffa[7].ENA
clken => lcell_ffa[6].ENA
clken => lcell_ffa[5].ENA
clken => lcell_ffa[4].ENA
clken => lcell_ffa[3].ENA
clken => lcell_ffa[2].ENA
clken => lcell_ffa[1].ENA
clken => lcell_ffa[0].ENA
clock => lcell_ffa[8].CLK
clock => lcell_ffa[7].CLK
clock => lcell_ffa[6].CLK
clock => lcell_ffa[5].CLK
clock => lcell_ffa[4].CLK
clock => lcell_ffa[3].CLK
clock => lcell_ffa[2].CLK
clock => lcell_ffa[1].CLK
clock => lcell_ffa[0].CLK
dataa[0] => add_sub_cella[0].DATAA
dataa[1] => add_sub_cella[1].DATAA
dataa[2] => add_sub_cella[2].DATAA
dataa[3] => add_sub_cella[3].DATAA
dataa[4] => add_sub_cella[4].DATAA
dataa[5] => add_sub_cella[5].DATAA
dataa[6] => add_sub_cella[6].DATAA
dataa[7] => add_sub_cella[7].DATAA
dataa[8] => add_sub_cella[8].DATAA
datab[0] => add_sub_cella[0].DATAB
datab[1] => add_sub_cella[1].DATAB
datab[2] => add_sub_cella[2].DATAB
datab[3] => add_sub_cella[3].DATAB
datab[4] => add_sub_cella[4].DATAB
datab[5] => add_sub_cella[5].DATAB
datab[6] => add_sub_cella[6].DATAB
datab[7] => add_sub_cella[7].DATAB
datab[8] => add_sub_cella[8].DATAB
result[0] <= lcell_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= lcell_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= lcell_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= lcell_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= lcell_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= lcell_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= lcell_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= lcell_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= lcell_ffa[8].DB_MAX_OUTPUT_PORT_TYPE


|Memristor_Model|TEST:inst14|ALTFP_ADD_SUB:inst4|altfp_add_sub_2nj:auto_generated|add_sub_hvl:add_sub4
aclr => add_sub_cell_ffa[27].IN0
aclr => add_sub_regra[0].IN0
aclr => inter_regrs_cin_ffa[0].IN0
aclr => pad_cell_ffa[27].IN0
add_sub => add_sub_cella[14].IN0
add_sub => _.IN0
add_sub => add_sub_regra[0].IN0
cin => add_sub_cella[0].CIN
clken => add_sub_cell_ffa[27].ENA
clken => add_sub_cell_ffa[26].ENA
clken => add_sub_cell_ffa[25].ENA
clken => add_sub_cell_ffa[24].ENA
clken => add_sub_cell_ffa[23].ENA
clken => add_sub_cell_ffa[22].ENA
clken => add_sub_cell_ffa[21].ENA
clken => add_sub_cell_ffa[20].ENA
clken => add_sub_cell_ffa[19].ENA
clken => add_sub_cell_ffa[18].ENA
clken => add_sub_cell_ffa[17].ENA
clken => add_sub_cell_ffa[16].ENA
clken => add_sub_cell_ffa[15].ENA
clken => add_sub_cell_ffa[14].ENA
clken => add_sub_cell_ffa[13].ENA
clken => add_sub_cell_ffa[12].ENA
clken => add_sub_cell_ffa[11].ENA
clken => add_sub_cell_ffa[10].ENA
clken => add_sub_cell_ffa[9].ENA
clken => add_sub_cell_ffa[8].ENA
clken => add_sub_cell_ffa[7].ENA
clken => add_sub_cell_ffa[6].ENA
clken => add_sub_cell_ffa[5].ENA
clken => add_sub_cell_ffa[4].ENA
clken => add_sub_cell_ffa[3].ENA
clken => add_sub_cell_ffa[2].ENA
clken => add_sub_cell_ffa[1].ENA
clken => add_sub_cell_ffa[0].ENA
clken => add_sub_regra[0].ENA
clken => inter_regrs_cin_ffa[0].ENA
clken => pad_cell_ffa[27].ENA
clken => pad_cell_ffa[26].ENA
clken => pad_cell_ffa[25].ENA
clken => pad_cell_ffa[24].ENA
clken => pad_cell_ffa[23].ENA
clken => pad_cell_ffa[22].ENA
clken => pad_cell_ffa[21].ENA
clken => pad_cell_ffa[20].ENA
clken => pad_cell_ffa[19].ENA
clken => pad_cell_ffa[18].ENA
clken => pad_cell_ffa[17].ENA
clken => pad_cell_ffa[16].ENA
clken => pad_cell_ffa[15].ENA
clken => pad_cell_ffa[14].ENA
clken => pad_cell_ffa[13].ENA
clken => pad_cell_ffa[12].ENA
clken => pad_cell_ffa[11].ENA
clken => pad_cell_ffa[10].ENA
clken => pad_cell_ffa[9].ENA
clken => pad_cell_ffa[8].ENA
clken => pad_cell_ffa[7].ENA
clken => pad_cell_ffa[6].ENA
clken => pad_cell_ffa[5].ENA
clken => pad_cell_ffa[4].ENA
clken => pad_cell_ffa[3].ENA
clken => pad_cell_ffa[2].ENA
clken => pad_cell_ffa[1].ENA
clken => pad_cell_ffa[0].ENA
clock => add_sub_cell_ffa[27].CLK
clock => add_sub_cell_ffa[26].CLK
clock => add_sub_cell_ffa[25].CLK
clock => add_sub_cell_ffa[24].CLK
clock => add_sub_cell_ffa[23].CLK
clock => add_sub_cell_ffa[22].CLK
clock => add_sub_cell_ffa[21].CLK
clock => add_sub_cell_ffa[20].CLK
clock => add_sub_cell_ffa[19].CLK
clock => add_sub_cell_ffa[18].CLK
clock => add_sub_cell_ffa[17].CLK
clock => add_sub_cell_ffa[16].CLK
clock => add_sub_cell_ffa[15].CLK
clock => add_sub_cell_ffa[14].CLK
clock => add_sub_cell_ffa[13].CLK
clock => add_sub_cell_ffa[12].CLK
clock => add_sub_cell_ffa[11].CLK
clock => add_sub_cell_ffa[10].CLK
clock => add_sub_cell_ffa[9].CLK
clock => add_sub_cell_ffa[8].CLK
clock => add_sub_cell_ffa[7].CLK
clock => add_sub_cell_ffa[6].CLK
clock => add_sub_cell_ffa[5].CLK
clock => add_sub_cell_ffa[4].CLK
clock => add_sub_cell_ffa[3].CLK
clock => add_sub_cell_ffa[2].CLK
clock => add_sub_cell_ffa[1].CLK
clock => add_sub_cell_ffa[0].CLK
clock => add_sub_regra[0].CLK
clock => inter_regrs_cin_ffa[0].CLK
clock => pad_cell_ffa[27].CLK
clock => pad_cell_ffa[26].CLK
clock => pad_cell_ffa[25].CLK
clock => pad_cell_ffa[24].CLK
clock => pad_cell_ffa[23].CLK
clock => pad_cell_ffa[22].CLK
clock => pad_cell_ffa[21].CLK
clock => pad_cell_ffa[20].CLK
clock => pad_cell_ffa[19].CLK
clock => pad_cell_ffa[18].CLK
clock => pad_cell_ffa[17].CLK
clock => pad_cell_ffa[16].CLK
clock => pad_cell_ffa[15].CLK
clock => pad_cell_ffa[14].CLK
clock => pad_cell_ffa[13].CLK
clock => pad_cell_ffa[12].CLK
clock => pad_cell_ffa[11].CLK
clock => pad_cell_ffa[10].CLK
clock => pad_cell_ffa[9].CLK
clock => pad_cell_ffa[8].CLK
clock => pad_cell_ffa[7].CLK
clock => pad_cell_ffa[6].CLK
clock => pad_cell_ffa[5].CLK
clock => pad_cell_ffa[4].CLK
clock => pad_cell_ffa[3].CLK
clock => pad_cell_ffa[2].CLK
clock => pad_cell_ffa[1].CLK
clock => pad_cell_ffa[0].CLK
dataa[0] => add_sub_cella[0].DATAA
dataa[1] => add_sub_cella[1].DATAA
dataa[2] => add_sub_cella[2].DATAA
dataa[3] => add_sub_cella[3].DATAA
dataa[4] => add_sub_cella[4].DATAA
dataa[5] => add_sub_cella[5].DATAA
dataa[6] => add_sub_cella[6].DATAA
dataa[7] => add_sub_cella[7].DATAA
dataa[8] => add_sub_cella[8].DATAA
dataa[9] => add_sub_cella[9].DATAA
dataa[10] => add_sub_cella[10].DATAA
dataa[11] => add_sub_cella[11].DATAA
dataa[12] => add_sub_cella[12].DATAA
dataa[13] => add_sub_cella[13].DATAA
dataa[14] => add_sub_cella[14].DATAA
dataa[15] => add_sub_cella[15].DATAA
dataa[16] => add_sub_cella[16].DATAA
dataa[17] => add_sub_cella[17].DATAA
dataa[18] => add_sub_cella[18].DATAA
dataa[19] => add_sub_cella[19].DATAA
dataa[20] => add_sub_cella[20].DATAA
dataa[21] => add_sub_cella[21].DATAA
dataa[22] => add_sub_cella[22].DATAA
dataa[23] => add_sub_cella[23].DATAA
dataa[24] => add_sub_cella[24].DATAA
dataa[25] => add_sub_cella[25].DATAA
dataa[26] => add_sub_cella[26].DATAA
dataa[27] => add_sub_cella[27].DATAA
datab[0] => add_sub_cella[0].IN0
datab[1] => add_sub_cella[1].IN0
datab[2] => add_sub_cella[2].IN0
datab[3] => add_sub_cella[3].IN0
datab[4] => add_sub_cella[4].IN0
datab[5] => add_sub_cella[5].IN0
datab[6] => add_sub_cella[6].IN0
datab[7] => add_sub_cella[7].IN0
datab[8] => add_sub_cella[8].IN0
datab[9] => add_sub_cella[9].IN0
datab[10] => add_sub_cella[10].IN0
datab[11] => add_sub_cella[11].IN0
datab[12] => add_sub_cella[12].IN0
datab[13] => add_sub_cella[13].IN0
datab[14] => add_sub_cella[14].IN0
datab[15] => add_sub_cella[15].IN0
datab[16] => add_sub_cella[16].IN0
datab[17] => add_sub_cella[17].IN0
datab[18] => add_sub_cella[18].IN0
datab[19] => add_sub_cella[19].IN0
datab[20] => add_sub_cella[20].IN0
datab[21] => add_sub_cella[21].IN0
datab[22] => add_sub_cella[22].IN0
datab[23] => add_sub_cella[23].IN0
datab[24] => add_sub_cella[24].IN0
datab[25] => add_sub_cella[25].IN0
datab[26] => add_sub_cella[26].IN0
datab[27] => add_sub_cella[27].IN0
result[0] <= pad_cell_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pad_cell_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pad_cell_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pad_cell_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pad_cell_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pad_cell_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pad_cell_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pad_cell_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pad_cell_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pad_cell_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pad_cell_ffa[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pad_cell_ffa[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pad_cell_ffa[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pad_cell_ffa[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pad_cell_ffa[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pad_cell_ffa[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pad_cell_ffa[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pad_cell_ffa[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pad_cell_ffa[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pad_cell_ffa[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= pad_cell_ffa[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= pad_cell_ffa[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= pad_cell_ffa[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= pad_cell_ffa[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= pad_cell_ffa[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= pad_cell_ffa[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= pad_cell_ffa[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= pad_cell_ffa[27].DB_MAX_OUTPUT_PORT_TYPE


|Memristor_Model|TEST:inst14|ALTFP_ADD_SUB:inst4|altfp_add_sub_2nj:auto_generated|add_sub_hvl:add_sub5
aclr => add_sub_cell_ffa[27].IN0
aclr => add_sub_regra[0].IN0
aclr => inter_regrs_cin_ffa[0].IN0
aclr => pad_cell_ffa[27].IN0
add_sub => add_sub_cella[14].IN0
add_sub => _.IN0
add_sub => add_sub_regra[0].IN0
cin => add_sub_cella[0].CIN
clken => add_sub_cell_ffa[27].ENA
clken => add_sub_cell_ffa[26].ENA
clken => add_sub_cell_ffa[25].ENA
clken => add_sub_cell_ffa[24].ENA
clken => add_sub_cell_ffa[23].ENA
clken => add_sub_cell_ffa[22].ENA
clken => add_sub_cell_ffa[21].ENA
clken => add_sub_cell_ffa[20].ENA
clken => add_sub_cell_ffa[19].ENA
clken => add_sub_cell_ffa[18].ENA
clken => add_sub_cell_ffa[17].ENA
clken => add_sub_cell_ffa[16].ENA
clken => add_sub_cell_ffa[15].ENA
clken => add_sub_cell_ffa[14].ENA
clken => add_sub_cell_ffa[13].ENA
clken => add_sub_cell_ffa[12].ENA
clken => add_sub_cell_ffa[11].ENA
clken => add_sub_cell_ffa[10].ENA
clken => add_sub_cell_ffa[9].ENA
clken => add_sub_cell_ffa[8].ENA
clken => add_sub_cell_ffa[7].ENA
clken => add_sub_cell_ffa[6].ENA
clken => add_sub_cell_ffa[5].ENA
clken => add_sub_cell_ffa[4].ENA
clken => add_sub_cell_ffa[3].ENA
clken => add_sub_cell_ffa[2].ENA
clken => add_sub_cell_ffa[1].ENA
clken => add_sub_cell_ffa[0].ENA
clken => add_sub_regra[0].ENA
clken => inter_regrs_cin_ffa[0].ENA
clken => pad_cell_ffa[27].ENA
clken => pad_cell_ffa[26].ENA
clken => pad_cell_ffa[25].ENA
clken => pad_cell_ffa[24].ENA
clken => pad_cell_ffa[23].ENA
clken => pad_cell_ffa[22].ENA
clken => pad_cell_ffa[21].ENA
clken => pad_cell_ffa[20].ENA
clken => pad_cell_ffa[19].ENA
clken => pad_cell_ffa[18].ENA
clken => pad_cell_ffa[17].ENA
clken => pad_cell_ffa[16].ENA
clken => pad_cell_ffa[15].ENA
clken => pad_cell_ffa[14].ENA
clken => pad_cell_ffa[13].ENA
clken => pad_cell_ffa[12].ENA
clken => pad_cell_ffa[11].ENA
clken => pad_cell_ffa[10].ENA
clken => pad_cell_ffa[9].ENA
clken => pad_cell_ffa[8].ENA
clken => pad_cell_ffa[7].ENA
clken => pad_cell_ffa[6].ENA
clken => pad_cell_ffa[5].ENA
clken => pad_cell_ffa[4].ENA
clken => pad_cell_ffa[3].ENA
clken => pad_cell_ffa[2].ENA
clken => pad_cell_ffa[1].ENA
clken => pad_cell_ffa[0].ENA
clock => add_sub_cell_ffa[27].CLK
clock => add_sub_cell_ffa[26].CLK
clock => add_sub_cell_ffa[25].CLK
clock => add_sub_cell_ffa[24].CLK
clock => add_sub_cell_ffa[23].CLK
clock => add_sub_cell_ffa[22].CLK
clock => add_sub_cell_ffa[21].CLK
clock => add_sub_cell_ffa[20].CLK
clock => add_sub_cell_ffa[19].CLK
clock => add_sub_cell_ffa[18].CLK
clock => add_sub_cell_ffa[17].CLK
clock => add_sub_cell_ffa[16].CLK
clock => add_sub_cell_ffa[15].CLK
clock => add_sub_cell_ffa[14].CLK
clock => add_sub_cell_ffa[13].CLK
clock => add_sub_cell_ffa[12].CLK
clock => add_sub_cell_ffa[11].CLK
clock => add_sub_cell_ffa[10].CLK
clock => add_sub_cell_ffa[9].CLK
clock => add_sub_cell_ffa[8].CLK
clock => add_sub_cell_ffa[7].CLK
clock => add_sub_cell_ffa[6].CLK
clock => add_sub_cell_ffa[5].CLK
clock => add_sub_cell_ffa[4].CLK
clock => add_sub_cell_ffa[3].CLK
clock => add_sub_cell_ffa[2].CLK
clock => add_sub_cell_ffa[1].CLK
clock => add_sub_cell_ffa[0].CLK
clock => add_sub_regra[0].CLK
clock => inter_regrs_cin_ffa[0].CLK
clock => pad_cell_ffa[27].CLK
clock => pad_cell_ffa[26].CLK
clock => pad_cell_ffa[25].CLK
clock => pad_cell_ffa[24].CLK
clock => pad_cell_ffa[23].CLK
clock => pad_cell_ffa[22].CLK
clock => pad_cell_ffa[21].CLK
clock => pad_cell_ffa[20].CLK
clock => pad_cell_ffa[19].CLK
clock => pad_cell_ffa[18].CLK
clock => pad_cell_ffa[17].CLK
clock => pad_cell_ffa[16].CLK
clock => pad_cell_ffa[15].CLK
clock => pad_cell_ffa[14].CLK
clock => pad_cell_ffa[13].CLK
clock => pad_cell_ffa[12].CLK
clock => pad_cell_ffa[11].CLK
clock => pad_cell_ffa[10].CLK
clock => pad_cell_ffa[9].CLK
clock => pad_cell_ffa[8].CLK
clock => pad_cell_ffa[7].CLK
clock => pad_cell_ffa[6].CLK
clock => pad_cell_ffa[5].CLK
clock => pad_cell_ffa[4].CLK
clock => pad_cell_ffa[3].CLK
clock => pad_cell_ffa[2].CLK
clock => pad_cell_ffa[1].CLK
clock => pad_cell_ffa[0].CLK
dataa[0] => add_sub_cella[0].DATAA
dataa[1] => add_sub_cella[1].DATAA
dataa[2] => add_sub_cella[2].DATAA
dataa[3] => add_sub_cella[3].DATAA
dataa[4] => add_sub_cella[4].DATAA
dataa[5] => add_sub_cella[5].DATAA
dataa[6] => add_sub_cella[6].DATAA
dataa[7] => add_sub_cella[7].DATAA
dataa[8] => add_sub_cella[8].DATAA
dataa[9] => add_sub_cella[9].DATAA
dataa[10] => add_sub_cella[10].DATAA
dataa[11] => add_sub_cella[11].DATAA
dataa[12] => add_sub_cella[12].DATAA
dataa[13] => add_sub_cella[13].DATAA
dataa[14] => add_sub_cella[14].DATAA
dataa[15] => add_sub_cella[15].DATAA
dataa[16] => add_sub_cella[16].DATAA
dataa[17] => add_sub_cella[17].DATAA
dataa[18] => add_sub_cella[18].DATAA
dataa[19] => add_sub_cella[19].DATAA
dataa[20] => add_sub_cella[20].DATAA
dataa[21] => add_sub_cella[21].DATAA
dataa[22] => add_sub_cella[22].DATAA
dataa[23] => add_sub_cella[23].DATAA
dataa[24] => add_sub_cella[24].DATAA
dataa[25] => add_sub_cella[25].DATAA
dataa[26] => add_sub_cella[26].DATAA
dataa[27] => add_sub_cella[27].DATAA
datab[0] => add_sub_cella[0].IN0
datab[1] => add_sub_cella[1].IN0
datab[2] => add_sub_cella[2].IN0
datab[3] => add_sub_cella[3].IN0
datab[4] => add_sub_cella[4].IN0
datab[5] => add_sub_cella[5].IN0
datab[6] => add_sub_cella[6].IN0
datab[7] => add_sub_cella[7].IN0
datab[8] => add_sub_cella[8].IN0
datab[9] => add_sub_cella[9].IN0
datab[10] => add_sub_cella[10].IN0
datab[11] => add_sub_cella[11].IN0
datab[12] => add_sub_cella[12].IN0
datab[13] => add_sub_cella[13].IN0
datab[14] => add_sub_cella[14].IN0
datab[15] => add_sub_cella[15].IN0
datab[16] => add_sub_cella[16].IN0
datab[17] => add_sub_cella[17].IN0
datab[18] => add_sub_cella[18].IN0
datab[19] => add_sub_cella[19].IN0
datab[20] => add_sub_cella[20].IN0
datab[21] => add_sub_cella[21].IN0
datab[22] => add_sub_cella[22].IN0
datab[23] => add_sub_cella[23].IN0
datab[24] => add_sub_cella[24].IN0
datab[25] => add_sub_cella[25].IN0
datab[26] => add_sub_cella[26].IN0
datab[27] => add_sub_cella[27].IN0
result[0] <= pad_cell_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pad_cell_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pad_cell_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pad_cell_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pad_cell_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pad_cell_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pad_cell_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pad_cell_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pad_cell_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pad_cell_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pad_cell_ffa[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pad_cell_ffa[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pad_cell_ffa[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pad_cell_ffa[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pad_cell_ffa[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pad_cell_ffa[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pad_cell_ffa[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pad_cell_ffa[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pad_cell_ffa[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pad_cell_ffa[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= pad_cell_ffa[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= pad_cell_ffa[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= pad_cell_ffa[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= pad_cell_ffa[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= pad_cell_ffa[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= pad_cell_ffa[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= pad_cell_ffa[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= pad_cell_ffa[27].DB_MAX_OUTPUT_PORT_TYPE


|Memristor_Model|TEST:inst14|ALTFP_ADD_SUB:inst4|altfp_add_sub_2nj:auto_generated|add_sub_6lm:add_sub7
aclr => lcell_ffa[8].IN0
clken => lcell_ffa[8].ENA
clken => lcell_ffa[7].ENA
clken => lcell_ffa[6].ENA
clken => lcell_ffa[5].ENA
clken => lcell_ffa[4].ENA
clken => lcell_ffa[3].ENA
clken => lcell_ffa[2].ENA
clken => lcell_ffa[1].ENA
clken => lcell_ffa[0].ENA
clock => lcell_ffa[8].CLK
clock => lcell_ffa[7].CLK
clock => lcell_ffa[6].CLK
clock => lcell_ffa[5].CLK
clock => lcell_ffa[4].CLK
clock => lcell_ffa[3].CLK
clock => lcell_ffa[2].CLK
clock => lcell_ffa[1].CLK
clock => lcell_ffa[0].CLK
dataa[0] => add_sub_cella[0].DATAA
dataa[1] => add_sub_cella[1].DATAA
dataa[2] => add_sub_cella[2].DATAA
dataa[3] => add_sub_cella[3].DATAA
dataa[4] => add_sub_cella[4].DATAA
dataa[5] => add_sub_cella[5].DATAA
dataa[6] => add_sub_cella[6].DATAA
dataa[7] => add_sub_cella[7].DATAA
dataa[8] => add_sub_cella[8].DATAA
datab[0] => add_sub_cella[0].DATAB
datab[1] => add_sub_cella[1].DATAB
datab[2] => add_sub_cella[2].DATAB
datab[3] => add_sub_cella[3].DATAB
datab[4] => add_sub_cella[4].DATAB
datab[5] => add_sub_cella[5].DATAB
datab[6] => add_sub_cella[6].DATAB
datab[7] => add_sub_cella[7].DATAB
datab[8] => add_sub_cella[8].DATAB
result[0] <= lcell_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= lcell_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= lcell_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= lcell_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= lcell_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= lcell_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= lcell_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= lcell_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= lcell_ffa[8].DB_MAX_OUTPUT_PORT_TYPE


|Memristor_Model|TEST:inst14|ALTFP_ADD_SUB:inst4|altfp_add_sub_2nj:auto_generated|add_sub_lmm:add_sub8
aclr => lcell_ffa[25].IN0
clken => lcell_ffa[25].ENA
clken => lcell_ffa[24].ENA
clken => lcell_ffa[23].ENA
clken => lcell_ffa[22].ENA
clken => lcell_ffa[21].ENA
clken => lcell_ffa[20].ENA
clken => lcell_ffa[19].ENA
clken => lcell_ffa[18].ENA
clken => lcell_ffa[17].ENA
clken => lcell_ffa[16].ENA
clken => lcell_ffa[15].ENA
clken => lcell_ffa[14].ENA
clken => lcell_ffa[13].ENA
clken => lcell_ffa[12].ENA
clken => lcell_ffa[11].ENA
clken => lcell_ffa[10].ENA
clken => lcell_ffa[9].ENA
clken => lcell_ffa[8].ENA
clken => lcell_ffa[7].ENA
clken => lcell_ffa[6].ENA
clken => lcell_ffa[5].ENA
clken => lcell_ffa[4].ENA
clken => lcell_ffa[3].ENA
clken => lcell_ffa[2].ENA
clken => lcell_ffa[1].ENA
clken => lcell_ffa[0].ENA
clock => lcell_ffa[25].CLK
clock => lcell_ffa[24].CLK
clock => lcell_ffa[23].CLK
clock => lcell_ffa[22].CLK
clock => lcell_ffa[21].CLK
clock => lcell_ffa[20].CLK
clock => lcell_ffa[19].CLK
clock => lcell_ffa[18].CLK
clock => lcell_ffa[17].CLK
clock => lcell_ffa[16].CLK
clock => lcell_ffa[15].CLK
clock => lcell_ffa[14].CLK
clock => lcell_ffa[13].CLK
clock => lcell_ffa[12].CLK
clock => lcell_ffa[11].CLK
clock => lcell_ffa[10].CLK
clock => lcell_ffa[9].CLK
clock => lcell_ffa[8].CLK
clock => lcell_ffa[7].CLK
clock => lcell_ffa[6].CLK
clock => lcell_ffa[5].CLK
clock => lcell_ffa[4].CLK
clock => lcell_ffa[3].CLK
clock => lcell_ffa[2].CLK
clock => lcell_ffa[1].CLK
clock => lcell_ffa[0].CLK
dataa[0] => add_sub_cella[0].DATAA
dataa[1] => add_sub_cella[1].DATAA
dataa[2] => add_sub_cella[2].DATAA
dataa[3] => add_sub_cella[3].DATAA
dataa[4] => add_sub_cella[4].DATAA
dataa[5] => add_sub_cella[5].DATAA
dataa[6] => add_sub_cella[6].DATAA
dataa[7] => add_sub_cella[7].DATAA
dataa[8] => add_sub_cella[8].DATAA
dataa[9] => add_sub_cella[9].DATAA
dataa[10] => add_sub_cella[10].DATAA
dataa[11] => add_sub_cella[11].DATAA
dataa[12] => add_sub_cella[12].DATAA
dataa[13] => add_sub_cella[13].DATAA
dataa[14] => add_sub_cella[14].DATAA
dataa[15] => add_sub_cella[15].DATAA
dataa[16] => add_sub_cella[16].DATAA
dataa[17] => add_sub_cella[17].DATAA
dataa[18] => add_sub_cella[18].DATAA
dataa[19] => add_sub_cella[19].DATAA
dataa[20] => add_sub_cella[20].DATAA
dataa[21] => add_sub_cella[21].DATAA
dataa[22] => add_sub_cella[22].DATAA
dataa[23] => add_sub_cella[23].DATAA
dataa[24] => add_sub_cella[24].DATAA
dataa[25] => add_sub_cella[25].DATAA
datab[0] => add_sub_cella[0].DATAB
datab[1] => add_sub_cella[1].DATAB
datab[2] => add_sub_cella[2].DATAB
datab[3] => add_sub_cella[3].DATAB
datab[4] => add_sub_cella[4].DATAB
datab[5] => add_sub_cella[5].DATAB
datab[6] => add_sub_cella[6].DATAB
datab[7] => add_sub_cella[7].DATAB
datab[8] => add_sub_cella[8].DATAB
datab[9] => add_sub_cella[9].DATAB
datab[10] => add_sub_cella[10].DATAB
datab[11] => add_sub_cella[11].DATAB
datab[12] => add_sub_cella[12].DATAB
datab[13] => add_sub_cella[13].DATAB
datab[14] => add_sub_cella[14].DATAB
datab[15] => add_sub_cella[15].DATAB
datab[16] => add_sub_cella[16].DATAB
datab[17] => add_sub_cella[17].DATAB
datab[18] => add_sub_cella[18].DATAB
datab[19] => add_sub_cella[19].DATAB
datab[20] => add_sub_cella[20].DATAB
datab[21] => add_sub_cella[21].DATAB
datab[22] => add_sub_cella[22].DATAB
datab[23] => add_sub_cella[23].DATAB
datab[24] => add_sub_cella[24].DATAB
datab[25] => add_sub_cella[25].DATAB
result[0] <= lcell_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= lcell_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= lcell_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= lcell_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= lcell_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= lcell_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= lcell_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= lcell_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= lcell_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= lcell_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= lcell_ffa[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= lcell_ffa[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= lcell_ffa[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= lcell_ffa[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= lcell_ffa[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= lcell_ffa[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= lcell_ffa[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= lcell_ffa[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= lcell_ffa[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= lcell_ffa[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= lcell_ffa[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= lcell_ffa[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= lcell_ffa[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= lcell_ffa[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= lcell_ffa[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= lcell_ffa[25].DB_MAX_OUTPUT_PORT_TYPE


|Memristor_Model|TEST:inst14|LPM_SHIFTREG:inst
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
data[19] => _.IN1
data[20] => _.IN1
data[21] => _.IN1
data[22] => _.IN1
data[23] => _.IN1
data[24] => _.IN1
data[25] => _.IN1
data[26] => _.IN1
data[27] => _.IN1
data[28] => _.IN1
data[29] => _.IN1
data[30] => _.IN1
data[31] => _.IN1
clock => dffs[31].CLK
clock => dffs[30].CLK
clock => dffs[29].CLK
clock => dffs[28].CLK
clock => dffs[27].CLK
clock => dffs[26].CLK
clock => dffs[25].CLK
clock => dffs[24].CLK
clock => dffs[23].CLK
clock => dffs[22].CLK
clock => dffs[21].CLK
clock => dffs[20].CLK
clock => dffs[19].CLK
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[31].ENA
enable => dffs[30].ENA
enable => dffs[29].ENA
enable => dffs[28].ENA
enable => dffs[27].ENA
enable => dffs[26].ENA
enable => dffs[25].ENA
enable => dffs[24].ENA
enable => dffs[23].ENA
enable => dffs[22].ENA
enable => dffs[21].ENA
enable => dffs[20].ENA
enable => dffs[19].ENA
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => _.IN0
aclr => _.IN0
aset => _.IN0
aset => _.IN0
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= dffs[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= dffs[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= dffs[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= dffs[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= dffs[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= dffs[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= dffs[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= dffs[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= dffs[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= dffs[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= dffs[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= dffs[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= dffs[31].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|Memristor_Model|TEST:inst14|LPM_SHIFTREG:inst|LPM_CONSTANT:ac
result[0] <= lpm_constant_0j4:ag.result[0]
result[1] <= lpm_constant_0j4:ag.result[1]
result[2] <= lpm_constant_0j4:ag.result[2]
result[3] <= lpm_constant_0j4:ag.result[3]
result[4] <= lpm_constant_0j4:ag.result[4]
result[5] <= lpm_constant_0j4:ag.result[5]
result[6] <= lpm_constant_0j4:ag.result[6]
result[7] <= lpm_constant_0j4:ag.result[7]
result[8] <= lpm_constant_0j4:ag.result[8]
result[9] <= lpm_constant_0j4:ag.result[9]
result[10] <= lpm_constant_0j4:ag.result[10]
result[11] <= lpm_constant_0j4:ag.result[11]
result[12] <= lpm_constant_0j4:ag.result[12]
result[13] <= lpm_constant_0j4:ag.result[13]
result[14] <= lpm_constant_0j4:ag.result[14]
result[15] <= lpm_constant_0j4:ag.result[15]
result[16] <= lpm_constant_0j4:ag.result[16]
result[17] <= lpm_constant_0j4:ag.result[17]
result[18] <= lpm_constant_0j4:ag.result[18]
result[19] <= lpm_constant_0j4:ag.result[19]
result[20] <= lpm_constant_0j4:ag.result[20]
result[21] <= lpm_constant_0j4:ag.result[21]
result[22] <= lpm_constant_0j4:ag.result[22]
result[23] <= lpm_constant_0j4:ag.result[23]
result[24] <= lpm_constant_0j4:ag.result[24]
result[25] <= lpm_constant_0j4:ag.result[25]
result[26] <= lpm_constant_0j4:ag.result[26]
result[27] <= lpm_constant_0j4:ag.result[27]
result[28] <= lpm_constant_0j4:ag.result[28]
result[29] <= lpm_constant_0j4:ag.result[29]
result[30] <= lpm_constant_0j4:ag.result[30]
result[31] <= lpm_constant_0j4:ag.result[31]


|Memristor_Model|TEST:inst14|LPM_SHIFTREG:inst|LPM_CONSTANT:ac|lpm_constant_0j4:ag
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>
result[8] <= <GND>
result[9] <= <GND>
result[10] <= <GND>
result[11] <= <GND>
result[12] <= <GND>
result[13] <= <GND>
result[14] <= <GND>
result[15] <= <GND>
result[16] <= <GND>
result[17] <= <GND>
result[18] <= <GND>
result[19] <= <GND>
result[20] <= <GND>
result[21] <= <GND>
result[22] <= <GND>
result[23] <= <GND>
result[24] <= <GND>
result[25] <= <GND>
result[26] <= <GND>
result[27] <= <GND>
result[28] <= <GND>
result[29] <= <GND>
result[30] <= <GND>
result[31] <= <GND>


|Memristor_Model|TEST:inst14|LPM_SHIFTREG:inst|LPM_CONSTANT:sc
result[0] <= lpm_constant_0j4:ag.result[0]
result[1] <= lpm_constant_0j4:ag.result[1]
result[2] <= lpm_constant_0j4:ag.result[2]
result[3] <= lpm_constant_0j4:ag.result[3]
result[4] <= lpm_constant_0j4:ag.result[4]
result[5] <= lpm_constant_0j4:ag.result[5]
result[6] <= lpm_constant_0j4:ag.result[6]
result[7] <= lpm_constant_0j4:ag.result[7]
result[8] <= lpm_constant_0j4:ag.result[8]
result[9] <= lpm_constant_0j4:ag.result[9]
result[10] <= lpm_constant_0j4:ag.result[10]
result[11] <= lpm_constant_0j4:ag.result[11]
result[12] <= lpm_constant_0j4:ag.result[12]
result[13] <= lpm_constant_0j4:ag.result[13]
result[14] <= lpm_constant_0j4:ag.result[14]
result[15] <= lpm_constant_0j4:ag.result[15]
result[16] <= lpm_constant_0j4:ag.result[16]
result[17] <= lpm_constant_0j4:ag.result[17]
result[18] <= lpm_constant_0j4:ag.result[18]
result[19] <= lpm_constant_0j4:ag.result[19]
result[20] <= lpm_constant_0j4:ag.result[20]
result[21] <= lpm_constant_0j4:ag.result[21]
result[22] <= lpm_constant_0j4:ag.result[22]
result[23] <= lpm_constant_0j4:ag.result[23]
result[24] <= lpm_constant_0j4:ag.result[24]
result[25] <= lpm_constant_0j4:ag.result[25]
result[26] <= lpm_constant_0j4:ag.result[26]
result[27] <= lpm_constant_0j4:ag.result[27]
result[28] <= lpm_constant_0j4:ag.result[28]
result[29] <= lpm_constant_0j4:ag.result[29]
result[30] <= lpm_constant_0j4:ag.result[30]
result[31] <= lpm_constant_0j4:ag.result[31]


|Memristor_Model|TEST:inst14|LPM_SHIFTREG:inst|LPM_CONSTANT:sc|lpm_constant_0j4:ag
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>
result[8] <= <GND>
result[9] <= <GND>
result[10] <= <GND>
result[11] <= <GND>
result[12] <= <GND>
result[13] <= <GND>
result[14] <= <GND>
result[15] <= <GND>
result[16] <= <GND>
result[17] <= <GND>
result[18] <= <GND>
result[19] <= <GND>
result[20] <= <GND>
result[21] <= <GND>
result[22] <= <GND>
result[23] <= <GND>
result[24] <= <GND>
result[25] <= <GND>
result[26] <= <GND>
result[27] <= <GND>
result[28] <= <GND>
result[29] <= <GND>
result[30] <= <GND>
result[31] <= <GND>


|Memristor_Model|TEST:inst14|LPM_SHIFTREG:inst2
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
data[19] => _.IN1
data[20] => _.IN1
data[21] => _.IN1
data[22] => _.IN1
data[23] => _.IN1
data[24] => _.IN1
data[25] => _.IN1
data[26] => _.IN1
data[27] => _.IN1
data[28] => _.IN1
data[29] => _.IN1
data[30] => _.IN1
data[31] => _.IN1
clock => dffs[31].CLK
clock => dffs[30].CLK
clock => dffs[29].CLK
clock => dffs[28].CLK
clock => dffs[27].CLK
clock => dffs[26].CLK
clock => dffs[25].CLK
clock => dffs[24].CLK
clock => dffs[23].CLK
clock => dffs[22].CLK
clock => dffs[21].CLK
clock => dffs[20].CLK
clock => dffs[19].CLK
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[31].ENA
enable => dffs[30].ENA
enable => dffs[29].ENA
enable => dffs[28].ENA
enable => dffs[27].ENA
enable => dffs[26].ENA
enable => dffs[25].ENA
enable => dffs[24].ENA
enable => dffs[23].ENA
enable => dffs[22].ENA
enable => dffs[21].ENA
enable => dffs[20].ENA
enable => dffs[19].ENA
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => _.IN0
aclr => _.IN0
aset => _.IN0
aset => _.IN0
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= dffs[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= dffs[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= dffs[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= dffs[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= dffs[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= dffs[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= dffs[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= dffs[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= dffs[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= dffs[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= dffs[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= dffs[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= dffs[31].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= shiftout.DB_MAX_OUTPUT_PORT_TYPE


|Memristor_Model|TEST:inst14|LPM_SHIFTREG:inst2|LPM_CONSTANT:ac
result[0] <= lpm_constant_0j4:ag.result[0]
result[1] <= lpm_constant_0j4:ag.result[1]
result[2] <= lpm_constant_0j4:ag.result[2]
result[3] <= lpm_constant_0j4:ag.result[3]
result[4] <= lpm_constant_0j4:ag.result[4]
result[5] <= lpm_constant_0j4:ag.result[5]
result[6] <= lpm_constant_0j4:ag.result[6]
result[7] <= lpm_constant_0j4:ag.result[7]
result[8] <= lpm_constant_0j4:ag.result[8]
result[9] <= lpm_constant_0j4:ag.result[9]
result[10] <= lpm_constant_0j4:ag.result[10]
result[11] <= lpm_constant_0j4:ag.result[11]
result[12] <= lpm_constant_0j4:ag.result[12]
result[13] <= lpm_constant_0j4:ag.result[13]
result[14] <= lpm_constant_0j4:ag.result[14]
result[15] <= lpm_constant_0j4:ag.result[15]
result[16] <= lpm_constant_0j4:ag.result[16]
result[17] <= lpm_constant_0j4:ag.result[17]
result[18] <= lpm_constant_0j4:ag.result[18]
result[19] <= lpm_constant_0j4:ag.result[19]
result[20] <= lpm_constant_0j4:ag.result[20]
result[21] <= lpm_constant_0j4:ag.result[21]
result[22] <= lpm_constant_0j4:ag.result[22]
result[23] <= lpm_constant_0j4:ag.result[23]
result[24] <= lpm_constant_0j4:ag.result[24]
result[25] <= lpm_constant_0j4:ag.result[25]
result[26] <= lpm_constant_0j4:ag.result[26]
result[27] <= lpm_constant_0j4:ag.result[27]
result[28] <= lpm_constant_0j4:ag.result[28]
result[29] <= lpm_constant_0j4:ag.result[29]
result[30] <= lpm_constant_0j4:ag.result[30]
result[31] <= lpm_constant_0j4:ag.result[31]


|Memristor_Model|TEST:inst14|LPM_SHIFTREG:inst2|LPM_CONSTANT:ac|lpm_constant_0j4:ag
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>
result[8] <= <GND>
result[9] <= <GND>
result[10] <= <GND>
result[11] <= <GND>
result[12] <= <GND>
result[13] <= <GND>
result[14] <= <GND>
result[15] <= <GND>
result[16] <= <GND>
result[17] <= <GND>
result[18] <= <GND>
result[19] <= <GND>
result[20] <= <GND>
result[21] <= <GND>
result[22] <= <GND>
result[23] <= <GND>
result[24] <= <GND>
result[25] <= <GND>
result[26] <= <GND>
result[27] <= <GND>
result[28] <= <GND>
result[29] <= <GND>
result[30] <= <GND>
result[31] <= <GND>


|Memristor_Model|TEST:inst14|LPM_SHIFTREG:inst2|LPM_CONSTANT:sc
result[0] <= lpm_constant_0j4:ag.result[0]
result[1] <= lpm_constant_0j4:ag.result[1]
result[2] <= lpm_constant_0j4:ag.result[2]
result[3] <= lpm_constant_0j4:ag.result[3]
result[4] <= lpm_constant_0j4:ag.result[4]
result[5] <= lpm_constant_0j4:ag.result[5]
result[6] <= lpm_constant_0j4:ag.result[6]
result[7] <= lpm_constant_0j4:ag.result[7]
result[8] <= lpm_constant_0j4:ag.result[8]
result[9] <= lpm_constant_0j4:ag.result[9]
result[10] <= lpm_constant_0j4:ag.result[10]
result[11] <= lpm_constant_0j4:ag.result[11]
result[12] <= lpm_constant_0j4:ag.result[12]
result[13] <= lpm_constant_0j4:ag.result[13]
result[14] <= lpm_constant_0j4:ag.result[14]
result[15] <= lpm_constant_0j4:ag.result[15]
result[16] <= lpm_constant_0j4:ag.result[16]
result[17] <= lpm_constant_0j4:ag.result[17]
result[18] <= lpm_constant_0j4:ag.result[18]
result[19] <= lpm_constant_0j4:ag.result[19]
result[20] <= lpm_constant_0j4:ag.result[20]
result[21] <= lpm_constant_0j4:ag.result[21]
result[22] <= lpm_constant_0j4:ag.result[22]
result[23] <= lpm_constant_0j4:ag.result[23]
result[24] <= lpm_constant_0j4:ag.result[24]
result[25] <= lpm_constant_0j4:ag.result[25]
result[26] <= lpm_constant_0j4:ag.result[26]
result[27] <= lpm_constant_0j4:ag.result[27]
result[28] <= lpm_constant_0j4:ag.result[28]
result[29] <= lpm_constant_0j4:ag.result[29]
result[30] <= lpm_constant_0j4:ag.result[30]
result[31] <= lpm_constant_0j4:ag.result[31]


|Memristor_Model|TEST:inst14|LPM_SHIFTREG:inst2|LPM_CONSTANT:sc|lpm_constant_0j4:ag
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>
result[8] <= <GND>
result[9] <= <GND>
result[10] <= <GND>
result[11] <= <GND>
result[12] <= <GND>
result[13] <= <GND>
result[14] <= <GND>
result[15] <= <GND>
result[16] <= <GND>
result[17] <= <GND>
result[18] <= <GND>
result[19] <= <GND>
result[20] <= <GND>
result[21] <= <GND>
result[22] <= <GND>
result[23] <= <GND>
result[24] <= <GND>
result[25] <= <GND>
result[26] <= <GND>
result[27] <= <GND>
result[28] <= <GND>
result[29] <= <GND>
result[30] <= <GND>
result[31] <= <GND>


|Memristor_Model|SUBTRACTOR_SOURCE:inst12
A[0] => DIFFERENCE.IN0
A[1] => DIFFERENCE.IN0
A[2] => DIFFERENCE.IN0
A[3] => DIFFERENCE.IN0
A[4] => DIFFERENCE.IN0
A[5] => DIFFERENCE.IN0
A[6] => DIFFERENCE.IN0
A[7] => DIFFERENCE.IN0
A[8] => DIFFERENCE.IN0
A[9] => DIFFERENCE.IN0
A[10] => DIFFERENCE.IN0
A[11] => DIFFERENCE.IN0
A[12] => DIFFERENCE.IN0
A[13] => DIFFERENCE.IN0
A[14] => DIFFERENCE.IN0
A[15] => DIFFERENCE.IN0
A[16] => DIFFERENCE.IN0
A[17] => DIFFERENCE.IN0
A[18] => DIFFERENCE.IN0
A[19] => DIFFERENCE.IN0
A[20] => DIFFERENCE.IN0
A[21] => DIFFERENCE.IN0
A[22] => DIFFERENCE.IN0
A[23] => DIFFERENCE.IN0
A[24] => DIFFERENCE.IN0
A[25] => DIFFERENCE.IN0
A[26] => DIFFERENCE.IN0
A[27] => DIFFERENCE.IN0
A[28] => DIFFERENCE.IN0
A[29] => DIFFERENCE.IN0
A[30] => DIFFERENCE.IN0
A[31] => DIFFERENCE.IN0
B[0] => DIFFERENCE.IN1
B[1] => DIFFERENCE.IN1
B[2] => DIFFERENCE.IN1
B[3] => DIFFERENCE.IN1
B[4] => DIFFERENCE.IN1
B[5] => DIFFERENCE.IN1
B[6] => DIFFERENCE.IN1
B[7] => DIFFERENCE.IN1
B[8] => DIFFERENCE.IN1
B[9] => DIFFERENCE.IN1
B[10] => DIFFERENCE.IN1
B[11] => DIFFERENCE.IN1
B[12] => DIFFERENCE.IN1
B[13] => DIFFERENCE.IN1
B[14] => DIFFERENCE.IN1
B[15] => DIFFERENCE.IN1
B[16] => DIFFERENCE.IN1
B[17] => DIFFERENCE.IN1
B[18] => DIFFERENCE.IN1
B[19] => DIFFERENCE.IN1
B[20] => DIFFERENCE.IN1
B[21] => DIFFERENCE.IN1
B[22] => DIFFERENCE.IN1
B[23] => DIFFERENCE.IN1
B[24] => DIFFERENCE.IN1
B[25] => DIFFERENCE.IN1
B[26] => DIFFERENCE.IN1
B[27] => DIFFERENCE.IN1
B[28] => DIFFERENCE.IN1
B[29] => DIFFERENCE.IN1
B[30] => DIFFERENCE.IN1
B[31] => DIFFERENCE.IN1
C[0] => DIFFERENCE.IN1
C[1] => DIFFERENCE.IN1
C[2] => DIFFERENCE.IN1
C[3] => DIFFERENCE.IN1
C[4] => DIFFERENCE.IN1
C[5] => DIFFERENCE.IN1
C[6] => DIFFERENCE.IN1
C[7] => DIFFERENCE.IN1
C[8] => DIFFERENCE.IN1
C[9] => DIFFERENCE.IN1
C[10] => DIFFERENCE.IN1
C[11] => DIFFERENCE.IN1
C[12] => DIFFERENCE.IN1
C[13] => DIFFERENCE.IN1
C[14] => DIFFERENCE.IN1
C[15] => DIFFERENCE.IN1
C[16] => DIFFERENCE.IN1
C[17] => DIFFERENCE.IN1
C[18] => DIFFERENCE.IN1
C[19] => DIFFERENCE.IN1
C[20] => DIFFERENCE.IN1
C[21] => DIFFERENCE.IN1
C[22] => DIFFERENCE.IN1
C[23] => DIFFERENCE.IN1
C[24] => DIFFERENCE.IN1
C[25] => DIFFERENCE.IN1
C[26] => DIFFERENCE.IN1
C[27] => DIFFERENCE.IN1
C[28] => DIFFERENCE.IN1
C[29] => DIFFERENCE.IN1
C[30] => DIFFERENCE.IN1
C[31] => DIFFERENCE.IN1
DIFFERENCE[0] <= DIFFERENCE.DB_MAX_OUTPUT_PORT_TYPE
DIFFERENCE[1] <= DIFFERENCE.DB_MAX_OUTPUT_PORT_TYPE
DIFFERENCE[2] <= DIFFERENCE.DB_MAX_OUTPUT_PORT_TYPE
DIFFERENCE[3] <= DIFFERENCE.DB_MAX_OUTPUT_PORT_TYPE
DIFFERENCE[4] <= DIFFERENCE.DB_MAX_OUTPUT_PORT_TYPE
DIFFERENCE[5] <= DIFFERENCE.DB_MAX_OUTPUT_PORT_TYPE
DIFFERENCE[6] <= DIFFERENCE.DB_MAX_OUTPUT_PORT_TYPE
DIFFERENCE[7] <= DIFFERENCE.DB_MAX_OUTPUT_PORT_TYPE
DIFFERENCE[8] <= DIFFERENCE.DB_MAX_OUTPUT_PORT_TYPE
DIFFERENCE[9] <= DIFFERENCE.DB_MAX_OUTPUT_PORT_TYPE
DIFFERENCE[10] <= DIFFERENCE.DB_MAX_OUTPUT_PORT_TYPE
DIFFERENCE[11] <= DIFFERENCE.DB_MAX_OUTPUT_PORT_TYPE
DIFFERENCE[12] <= DIFFERENCE.DB_MAX_OUTPUT_PORT_TYPE
DIFFERENCE[13] <= DIFFERENCE.DB_MAX_OUTPUT_PORT_TYPE
DIFFERENCE[14] <= DIFFERENCE.DB_MAX_OUTPUT_PORT_TYPE
DIFFERENCE[15] <= DIFFERENCE.DB_MAX_OUTPUT_PORT_TYPE
DIFFERENCE[16] <= DIFFERENCE.DB_MAX_OUTPUT_PORT_TYPE
DIFFERENCE[17] <= DIFFERENCE.DB_MAX_OUTPUT_PORT_TYPE
DIFFERENCE[18] <= DIFFERENCE.DB_MAX_OUTPUT_PORT_TYPE
DIFFERENCE[19] <= DIFFERENCE.DB_MAX_OUTPUT_PORT_TYPE
DIFFERENCE[20] <= DIFFERENCE.DB_MAX_OUTPUT_PORT_TYPE
DIFFERENCE[21] <= DIFFERENCE.DB_MAX_OUTPUT_PORT_TYPE
DIFFERENCE[22] <= DIFFERENCE.DB_MAX_OUTPUT_PORT_TYPE
DIFFERENCE[23] <= DIFFERENCE.DB_MAX_OUTPUT_PORT_TYPE
DIFFERENCE[24] <= DIFFERENCE.DB_MAX_OUTPUT_PORT_TYPE
DIFFERENCE[25] <= DIFFERENCE.DB_MAX_OUTPUT_PORT_TYPE
DIFFERENCE[26] <= DIFFERENCE.DB_MAX_OUTPUT_PORT_TYPE
DIFFERENCE[27] <= DIFFERENCE.DB_MAX_OUTPUT_PORT_TYPE
DIFFERENCE[28] <= DIFFERENCE.DB_MAX_OUTPUT_PORT_TYPE
DIFFERENCE[29] <= DIFFERENCE.DB_MAX_OUTPUT_PORT_TYPE
DIFFERENCE[30] <= DIFFERENCE.DB_MAX_OUTPUT_PORT_TYPE
DIFFERENCE[31] <= DIFFERENCE.DB_MAX_OUTPUT_PORT_TYPE
BORROW[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
BORROW[1] <= BORROW[1].DB_MAX_OUTPUT_PORT_TYPE
BORROW[2] <= BORROW[2].DB_MAX_OUTPUT_PORT_TYPE
BORROW[3] <= BORROW[3].DB_MAX_OUTPUT_PORT_TYPE
BORROW[4] <= BORROW[4].DB_MAX_OUTPUT_PORT_TYPE
BORROW[5] <= BORROW[5].DB_MAX_OUTPUT_PORT_TYPE
BORROW[6] <= BORROW[6].DB_MAX_OUTPUT_PORT_TYPE
BORROW[7] <= BORROW[7].DB_MAX_OUTPUT_PORT_TYPE
BORROW[8] <= BORROW[8].DB_MAX_OUTPUT_PORT_TYPE
BORROW[9] <= BORROW[9].DB_MAX_OUTPUT_PORT_TYPE
BORROW[10] <= BORROW[10].DB_MAX_OUTPUT_PORT_TYPE
BORROW[11] <= BORROW[11].DB_MAX_OUTPUT_PORT_TYPE
BORROW[12] <= BORROW[12].DB_MAX_OUTPUT_PORT_TYPE
BORROW[13] <= BORROW[13].DB_MAX_OUTPUT_PORT_TYPE
BORROW[14] <= BORROW[14].DB_MAX_OUTPUT_PORT_TYPE
BORROW[15] <= BORROW[15].DB_MAX_OUTPUT_PORT_TYPE
BORROW[16] <= BORROW[16].DB_MAX_OUTPUT_PORT_TYPE
BORROW[17] <= BORROW[17].DB_MAX_OUTPUT_PORT_TYPE
BORROW[18] <= BORROW[18].DB_MAX_OUTPUT_PORT_TYPE
BORROW[19] <= BORROW[19].DB_MAX_OUTPUT_PORT_TYPE
BORROW[20] <= BORROW[20].DB_MAX_OUTPUT_PORT_TYPE
BORROW[21] <= BORROW[21].DB_MAX_OUTPUT_PORT_TYPE
BORROW[22] <= BORROW[22].DB_MAX_OUTPUT_PORT_TYPE
BORROW[23] <= BORROW[23].DB_MAX_OUTPUT_PORT_TYPE
BORROW[24] <= BORROW[24].DB_MAX_OUTPUT_PORT_TYPE
BORROW[25] <= BORROW[25].DB_MAX_OUTPUT_PORT_TYPE
BORROW[26] <= BORROW[26].DB_MAX_OUTPUT_PORT_TYPE
BORROW[27] <= BORROW[27].DB_MAX_OUTPUT_PORT_TYPE
BORROW[28] <= BORROW[28].DB_MAX_OUTPUT_PORT_TYPE
BORROW[29] <= BORROW[29].DB_MAX_OUTPUT_PORT_TYPE
BORROW[30] <= BORROW[30].DB_MAX_OUTPUT_PORT_TYPE
BORROW[31] <= BORROW[31].DB_MAX_OUTPUT_PORT_TYPE


|Memristor_Model|LPM_CONSTANT:inst22
result[0] <= lpm_constant_0j4:ag.result[0]
result[1] <= lpm_constant_0j4:ag.result[1]
result[2] <= lpm_constant_0j4:ag.result[2]
result[3] <= lpm_constant_0j4:ag.result[3]
result[4] <= lpm_constant_0j4:ag.result[4]
result[5] <= lpm_constant_0j4:ag.result[5]
result[6] <= lpm_constant_0j4:ag.result[6]
result[7] <= lpm_constant_0j4:ag.result[7]
result[8] <= lpm_constant_0j4:ag.result[8]
result[9] <= lpm_constant_0j4:ag.result[9]
result[10] <= lpm_constant_0j4:ag.result[10]
result[11] <= lpm_constant_0j4:ag.result[11]
result[12] <= lpm_constant_0j4:ag.result[12]
result[13] <= lpm_constant_0j4:ag.result[13]
result[14] <= lpm_constant_0j4:ag.result[14]
result[15] <= lpm_constant_0j4:ag.result[15]
result[16] <= lpm_constant_0j4:ag.result[16]
result[17] <= lpm_constant_0j4:ag.result[17]
result[18] <= lpm_constant_0j4:ag.result[18]
result[19] <= lpm_constant_0j4:ag.result[19]
result[20] <= lpm_constant_0j4:ag.result[20]
result[21] <= lpm_constant_0j4:ag.result[21]
result[22] <= lpm_constant_0j4:ag.result[22]
result[23] <= lpm_constant_0j4:ag.result[23]
result[24] <= lpm_constant_0j4:ag.result[24]
result[25] <= lpm_constant_0j4:ag.result[25]
result[26] <= lpm_constant_0j4:ag.result[26]
result[27] <= lpm_constant_0j4:ag.result[27]
result[28] <= lpm_constant_0j4:ag.result[28]
result[29] <= lpm_constant_0j4:ag.result[29]
result[30] <= lpm_constant_0j4:ag.result[30]
result[31] <= lpm_constant_0j4:ag.result[31]


|Memristor_Model|LPM_CONSTANT:inst22|lpm_constant_0j4:ag
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>
result[8] <= <GND>
result[9] <= <GND>
result[10] <= <GND>
result[11] <= <GND>
result[12] <= <GND>
result[13] <= <GND>
result[14] <= <GND>
result[15] <= <GND>
result[16] <= <GND>
result[17] <= <GND>
result[18] <= <GND>
result[19] <= <GND>
result[20] <= <GND>
result[21] <= <GND>
result[22] <= <GND>
result[23] <= <GND>
result[24] <= <GND>
result[25] <= <GND>
result[26] <= <GND>
result[27] <= <GND>
result[28] <= <GND>
result[29] <= <GND>
result[30] <= <GND>
result[31] <= <GND>


|Memristor_Model|lpm_constant0:inst26
result[0] <= lpm_constant0_lpm_constant_m29:lpm_constant0_lpm_constant_m29_component.result[0]
result[1] <= lpm_constant0_lpm_constant_m29:lpm_constant0_lpm_constant_m29_component.result[1]
result[2] <= lpm_constant0_lpm_constant_m29:lpm_constant0_lpm_constant_m29_component.result[2]
result[3] <= lpm_constant0_lpm_constant_m29:lpm_constant0_lpm_constant_m29_component.result[3]
result[4] <= lpm_constant0_lpm_constant_m29:lpm_constant0_lpm_constant_m29_component.result[4]
result[5] <= lpm_constant0_lpm_constant_m29:lpm_constant0_lpm_constant_m29_component.result[5]
result[6] <= lpm_constant0_lpm_constant_m29:lpm_constant0_lpm_constant_m29_component.result[6]
result[7] <= lpm_constant0_lpm_constant_m29:lpm_constant0_lpm_constant_m29_component.result[7]
result[8] <= lpm_constant0_lpm_constant_m29:lpm_constant0_lpm_constant_m29_component.result[8]
result[9] <= lpm_constant0_lpm_constant_m29:lpm_constant0_lpm_constant_m29_component.result[9]
result[10] <= lpm_constant0_lpm_constant_m29:lpm_constant0_lpm_constant_m29_component.result[10]
result[11] <= lpm_constant0_lpm_constant_m29:lpm_constant0_lpm_constant_m29_component.result[11]
result[12] <= lpm_constant0_lpm_constant_m29:lpm_constant0_lpm_constant_m29_component.result[12]
result[13] <= lpm_constant0_lpm_constant_m29:lpm_constant0_lpm_constant_m29_component.result[13]
result[14] <= lpm_constant0_lpm_constant_m29:lpm_constant0_lpm_constant_m29_component.result[14]
result[15] <= lpm_constant0_lpm_constant_m29:lpm_constant0_lpm_constant_m29_component.result[15]
result[16] <= lpm_constant0_lpm_constant_m29:lpm_constant0_lpm_constant_m29_component.result[16]
result[17] <= lpm_constant0_lpm_constant_m29:lpm_constant0_lpm_constant_m29_component.result[17]
result[18] <= lpm_constant0_lpm_constant_m29:lpm_constant0_lpm_constant_m29_component.result[18]
result[19] <= lpm_constant0_lpm_constant_m29:lpm_constant0_lpm_constant_m29_component.result[19]
result[20] <= lpm_constant0_lpm_constant_m29:lpm_constant0_lpm_constant_m29_component.result[20]
result[21] <= lpm_constant0_lpm_constant_m29:lpm_constant0_lpm_constant_m29_component.result[21]
result[22] <= lpm_constant0_lpm_constant_m29:lpm_constant0_lpm_constant_m29_component.result[22]
result[23] <= lpm_constant0_lpm_constant_m29:lpm_constant0_lpm_constant_m29_component.result[23]
result[24] <= lpm_constant0_lpm_constant_m29:lpm_constant0_lpm_constant_m29_component.result[24]
result[25] <= lpm_constant0_lpm_constant_m29:lpm_constant0_lpm_constant_m29_component.result[25]
result[26] <= lpm_constant0_lpm_constant_m29:lpm_constant0_lpm_constant_m29_component.result[26]
result[27] <= lpm_constant0_lpm_constant_m29:lpm_constant0_lpm_constant_m29_component.result[27]
result[28] <= lpm_constant0_lpm_constant_m29:lpm_constant0_lpm_constant_m29_component.result[28]
result[29] <= lpm_constant0_lpm_constant_m29:lpm_constant0_lpm_constant_m29_component.result[29]
result[30] <= lpm_constant0_lpm_constant_m29:lpm_constant0_lpm_constant_m29_component.result[30]
result[31] <= lpm_constant0_lpm_constant_m29:lpm_constant0_lpm_constant_m29_component.result[31]


|Memristor_Model|lpm_constant0:inst26|lpm_constant0_lpm_constant_m29:lpm_constant0_lpm_constant_m29_component
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <VCC>
result[6] <= <GND>
result[7] <= <GND>
result[8] <= <VCC>
result[9] <= <GND>
result[10] <= <GND>
result[11] <= <GND>
result[12] <= <GND>
result[13] <= <VCC>
result[14] <= <GND>
result[15] <= <VCC>
result[16] <= <VCC>
result[17] <= <VCC>
result[18] <= <VCC>
result[19] <= <GND>
result[20] <= <GND>
result[21] <= <GND>
result[22] <= <GND>
result[23] <= <GND>
result[24] <= <GND>
result[25] <= <GND>
result[26] <= <GND>
result[27] <= <GND>
result[28] <= <GND>
result[29] <= <GND>
result[30] <= <GND>
result[31] <= <GND>


|Memristor_Model|LPM_CONSTANT:inst11
result[0] <= lpm_constant_rk4:ag.result[0]
result[1] <= lpm_constant_rk4:ag.result[1]
result[2] <= lpm_constant_rk4:ag.result[2]
result[3] <= lpm_constant_rk4:ag.result[3]
result[4] <= lpm_constant_rk4:ag.result[4]
result[5] <= lpm_constant_rk4:ag.result[5]
result[6] <= lpm_constant_rk4:ag.result[6]
result[7] <= lpm_constant_rk4:ag.result[7]
result[8] <= lpm_constant_rk4:ag.result[8]
result[9] <= lpm_constant_rk4:ag.result[9]
result[10] <= lpm_constant_rk4:ag.result[10]
result[11] <= lpm_constant_rk4:ag.result[11]
result[12] <= lpm_constant_rk4:ag.result[12]
result[13] <= lpm_constant_rk4:ag.result[13]
result[14] <= lpm_constant_rk4:ag.result[14]
result[15] <= lpm_constant_rk4:ag.result[15]
result[16] <= lpm_constant_rk4:ag.result[16]
result[17] <= lpm_constant_rk4:ag.result[17]
result[18] <= lpm_constant_rk4:ag.result[18]
result[19] <= lpm_constant_rk4:ag.result[19]
result[20] <= lpm_constant_rk4:ag.result[20]
result[21] <= lpm_constant_rk4:ag.result[21]
result[22] <= lpm_constant_rk4:ag.result[22]
result[23] <= lpm_constant_rk4:ag.result[23]
result[24] <= lpm_constant_rk4:ag.result[24]
result[25] <= lpm_constant_rk4:ag.result[25]
result[26] <= lpm_constant_rk4:ag.result[26]
result[27] <= lpm_constant_rk4:ag.result[27]
result[28] <= lpm_constant_rk4:ag.result[28]
result[29] <= lpm_constant_rk4:ag.result[29]
result[30] <= lpm_constant_rk4:ag.result[30]
result[31] <= lpm_constant_rk4:ag.result[31]


|Memristor_Model|LPM_CONSTANT:inst11|lpm_constant_rk4:ag
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <VCC>
result[6] <= <GND>
result[7] <= <GND>
result[8] <= <VCC>
result[9] <= <GND>
result[10] <= <GND>
result[11] <= <GND>
result[12] <= <GND>
result[13] <= <VCC>
result[14] <= <GND>
result[15] <= <VCC>
result[16] <= <VCC>
result[17] <= <VCC>
result[18] <= <VCC>
result[19] <= <GND>
result[20] <= <GND>
result[21] <= <GND>
result[22] <= <GND>
result[23] <= <GND>
result[24] <= <GND>
result[25] <= <GND>
result[26] <= <GND>
result[27] <= <GND>
result[28] <= <GND>
result[29] <= <GND>
result[30] <= <GND>
result[31] <= <GND>


|Memristor_Model|Mux_2_To_1:inst30
i_Select => o_Data.OUTPUTSELECT
i_Select => o_Data.OUTPUTSELECT
i_Select => o_Data.OUTPUTSELECT
i_Select => o_Data.OUTPUTSELECT
i_Select => o_Data.OUTPUTSELECT
i_Select => o_Data.OUTPUTSELECT
i_Select => o_Data.OUTPUTSELECT
i_Select => o_Data.OUTPUTSELECT
i_Select => o_Data.OUTPUTSELECT
i_Select => o_Data.OUTPUTSELECT
i_Select => o_Data.OUTPUTSELECT
i_Select => o_Data.OUTPUTSELECT
i_Select => o_Data.OUTPUTSELECT
i_Select => o_Data.OUTPUTSELECT
i_Select => o_Data.OUTPUTSELECT
i_Select => o_Data.OUTPUTSELECT
i_Select => o_Data.OUTPUTSELECT
i_Select => o_Data.OUTPUTSELECT
i_Select => o_Data.OUTPUTSELECT
i_Select => o_Data.OUTPUTSELECT
i_Select => o_Data.OUTPUTSELECT
i_Select => o_Data.OUTPUTSELECT
i_Select => o_Data.OUTPUTSELECT
i_Select => o_Data.OUTPUTSELECT
i_Select => o_Data.OUTPUTSELECT
i_Select => o_Data.OUTPUTSELECT
i_Select => o_Data.OUTPUTSELECT
i_Select => o_Data.OUTPUTSELECT
i_Select => o_Data.OUTPUTSELECT
i_Select => o_Data.OUTPUTSELECT
i_Select => o_Data.OUTPUTSELECT
i_Select => o_Data.OUTPUTSELECT
i_Data1[0] => o_Data.DATAB
i_Data1[1] => o_Data.DATAB
i_Data1[2] => o_Data.DATAB
i_Data1[3] => o_Data.DATAB
i_Data1[4] => o_Data.DATAB
i_Data1[5] => o_Data.DATAB
i_Data1[6] => o_Data.DATAB
i_Data1[7] => o_Data.DATAB
i_Data1[8] => o_Data.DATAB
i_Data1[9] => o_Data.DATAB
i_Data1[10] => o_Data.DATAB
i_Data1[11] => o_Data.DATAB
i_Data1[12] => o_Data.DATAB
i_Data1[13] => o_Data.DATAB
i_Data1[14] => o_Data.DATAB
i_Data1[15] => o_Data.DATAB
i_Data1[16] => o_Data.DATAB
i_Data1[17] => o_Data.DATAB
i_Data1[18] => o_Data.DATAB
i_Data1[19] => o_Data.DATAB
i_Data1[20] => o_Data.DATAB
i_Data1[21] => o_Data.DATAB
i_Data1[22] => o_Data.DATAB
i_Data1[23] => o_Data.DATAB
i_Data1[24] => o_Data.DATAB
i_Data1[25] => o_Data.DATAB
i_Data1[26] => o_Data.DATAB
i_Data1[27] => o_Data.DATAB
i_Data1[28] => o_Data.DATAB
i_Data1[29] => o_Data.DATAB
i_Data1[30] => o_Data.DATAB
i_Data1[31] => o_Data.DATAB
i_Data2[0] => o_Data.DATAA
i_Data2[1] => o_Data.DATAA
i_Data2[2] => o_Data.DATAA
i_Data2[3] => o_Data.DATAA
i_Data2[4] => o_Data.DATAA
i_Data2[5] => o_Data.DATAA
i_Data2[6] => o_Data.DATAA
i_Data2[7] => o_Data.DATAA
i_Data2[8] => o_Data.DATAA
i_Data2[9] => o_Data.DATAA
i_Data2[10] => o_Data.DATAA
i_Data2[11] => o_Data.DATAA
i_Data2[12] => o_Data.DATAA
i_Data2[13] => o_Data.DATAA
i_Data2[14] => o_Data.DATAA
i_Data2[15] => o_Data.DATAA
i_Data2[16] => o_Data.DATAA
i_Data2[17] => o_Data.DATAA
i_Data2[18] => o_Data.DATAA
i_Data2[19] => o_Data.DATAA
i_Data2[20] => o_Data.DATAA
i_Data2[21] => o_Data.DATAA
i_Data2[22] => o_Data.DATAA
i_Data2[23] => o_Data.DATAA
i_Data2[24] => o_Data.DATAA
i_Data2[25] => o_Data.DATAA
i_Data2[26] => o_Data.DATAA
i_Data2[27] => o_Data.DATAA
i_Data2[28] => o_Data.DATAA
i_Data2[29] => o_Data.DATAA
i_Data2[30] => o_Data.DATAA
i_Data2[31] => o_Data.DATAA
o_Data[0] <= o_Data.DB_MAX_OUTPUT_PORT_TYPE
o_Data[1] <= o_Data.DB_MAX_OUTPUT_PORT_TYPE
o_Data[2] <= o_Data.DB_MAX_OUTPUT_PORT_TYPE
o_Data[3] <= o_Data.DB_MAX_OUTPUT_PORT_TYPE
o_Data[4] <= o_Data.DB_MAX_OUTPUT_PORT_TYPE
o_Data[5] <= o_Data.DB_MAX_OUTPUT_PORT_TYPE
o_Data[6] <= o_Data.DB_MAX_OUTPUT_PORT_TYPE
o_Data[7] <= o_Data.DB_MAX_OUTPUT_PORT_TYPE
o_Data[8] <= o_Data.DB_MAX_OUTPUT_PORT_TYPE
o_Data[9] <= o_Data.DB_MAX_OUTPUT_PORT_TYPE
o_Data[10] <= o_Data.DB_MAX_OUTPUT_PORT_TYPE
o_Data[11] <= o_Data.DB_MAX_OUTPUT_PORT_TYPE
o_Data[12] <= o_Data.DB_MAX_OUTPUT_PORT_TYPE
o_Data[13] <= o_Data.DB_MAX_OUTPUT_PORT_TYPE
o_Data[14] <= o_Data.DB_MAX_OUTPUT_PORT_TYPE
o_Data[15] <= o_Data.DB_MAX_OUTPUT_PORT_TYPE
o_Data[16] <= o_Data.DB_MAX_OUTPUT_PORT_TYPE
o_Data[17] <= o_Data.DB_MAX_OUTPUT_PORT_TYPE
o_Data[18] <= o_Data.DB_MAX_OUTPUT_PORT_TYPE
o_Data[19] <= o_Data.DB_MAX_OUTPUT_PORT_TYPE
o_Data[20] <= o_Data.DB_MAX_OUTPUT_PORT_TYPE
o_Data[21] <= o_Data.DB_MAX_OUTPUT_PORT_TYPE
o_Data[22] <= o_Data.DB_MAX_OUTPUT_PORT_TYPE
o_Data[23] <= o_Data.DB_MAX_OUTPUT_PORT_TYPE
o_Data[24] <= o_Data.DB_MAX_OUTPUT_PORT_TYPE
o_Data[25] <= o_Data.DB_MAX_OUTPUT_PORT_TYPE
o_Data[26] <= o_Data.DB_MAX_OUTPUT_PORT_TYPE
o_Data[27] <= o_Data.DB_MAX_OUTPUT_PORT_TYPE
o_Data[28] <= o_Data.DB_MAX_OUTPUT_PORT_TYPE
o_Data[29] <= o_Data.DB_MAX_OUTPUT_PORT_TYPE
o_Data[30] <= o_Data.DB_MAX_OUTPUT_PORT_TYPE
o_Data[31] <= o_Data.DB_MAX_OUTPUT_PORT_TYPE


|Memristor_Model|VHDL_Binary_Comparator:inst5
inp_A[0] => LessThan0.IN32
inp_A[0] => Equal0.IN31
inp_A[0] => LessThan1.IN32
inp_A[1] => LessThan0.IN31
inp_A[1] => Equal0.IN30
inp_A[1] => LessThan1.IN31
inp_A[2] => LessThan0.IN30
inp_A[2] => Equal0.IN29
inp_A[2] => LessThan1.IN30
inp_A[3] => LessThan0.IN29
inp_A[3] => Equal0.IN28
inp_A[3] => LessThan1.IN29
inp_A[4] => LessThan0.IN28
inp_A[4] => Equal0.IN27
inp_A[4] => LessThan1.IN28
inp_A[5] => LessThan0.IN27
inp_A[5] => Equal0.IN26
inp_A[5] => LessThan1.IN27
inp_A[6] => LessThan0.IN26
inp_A[6] => Equal0.IN25
inp_A[6] => LessThan1.IN26
inp_A[7] => LessThan0.IN25
inp_A[7] => Equal0.IN24
inp_A[7] => LessThan1.IN25
inp_A[8] => LessThan0.IN24
inp_A[8] => Equal0.IN23
inp_A[8] => LessThan1.IN24
inp_A[9] => LessThan0.IN23
inp_A[9] => Equal0.IN22
inp_A[9] => LessThan1.IN23
inp_A[10] => LessThan0.IN22
inp_A[10] => Equal0.IN21
inp_A[10] => LessThan1.IN22
inp_A[11] => LessThan0.IN21
inp_A[11] => Equal0.IN20
inp_A[11] => LessThan1.IN21
inp_A[12] => LessThan0.IN20
inp_A[12] => Equal0.IN19
inp_A[12] => LessThan1.IN20
inp_A[13] => LessThan0.IN19
inp_A[13] => Equal0.IN18
inp_A[13] => LessThan1.IN19
inp_A[14] => LessThan0.IN18
inp_A[14] => Equal0.IN17
inp_A[14] => LessThan1.IN18
inp_A[15] => LessThan0.IN17
inp_A[15] => Equal0.IN16
inp_A[15] => LessThan1.IN17
inp_A[16] => LessThan0.IN16
inp_A[16] => Equal0.IN15
inp_A[16] => LessThan1.IN16
inp_A[17] => LessThan0.IN15
inp_A[17] => Equal0.IN14
inp_A[17] => LessThan1.IN15
inp_A[18] => LessThan0.IN14
inp_A[18] => Equal0.IN13
inp_A[18] => LessThan1.IN14
inp_A[19] => LessThan0.IN13
inp_A[19] => Equal0.IN12
inp_A[19] => LessThan1.IN13
inp_A[20] => LessThan0.IN12
inp_A[20] => Equal0.IN11
inp_A[20] => LessThan1.IN12
inp_A[21] => LessThan0.IN11
inp_A[21] => Equal0.IN10
inp_A[21] => LessThan1.IN11
inp_A[22] => LessThan0.IN10
inp_A[22] => Equal0.IN9
inp_A[22] => LessThan1.IN10
inp_A[23] => LessThan0.IN9
inp_A[23] => Equal0.IN8
inp_A[23] => LessThan1.IN9
inp_A[24] => LessThan0.IN8
inp_A[24] => Equal0.IN7
inp_A[24] => LessThan1.IN8
inp_A[25] => LessThan0.IN7
inp_A[25] => Equal0.IN6
inp_A[25] => LessThan1.IN7
inp_A[26] => LessThan0.IN6
inp_A[26] => Equal0.IN5
inp_A[26] => LessThan1.IN6
inp_A[27] => LessThan0.IN5
inp_A[27] => Equal0.IN4
inp_A[27] => LessThan1.IN5
inp_A[28] => LessThan0.IN4
inp_A[28] => Equal0.IN3
inp_A[28] => LessThan1.IN4
inp_A[29] => LessThan0.IN3
inp_A[29] => Equal0.IN2
inp_A[29] => LessThan1.IN3
inp_A[30] => LessThan0.IN2
inp_A[30] => Equal0.IN1
inp_A[30] => LessThan1.IN2
inp_A[31] => LessThan0.IN1
inp_A[31] => Equal0.IN0
inp_A[31] => LessThan1.IN1
inp_B[0] => LessThan0.IN64
inp_B[0] => Equal0.IN63
inp_B[0] => LessThan1.IN64
inp_B[1] => LessThan0.IN63
inp_B[1] => Equal0.IN62
inp_B[1] => LessThan1.IN63
inp_B[2] => LessThan0.IN62
inp_B[2] => Equal0.IN61
inp_B[2] => LessThan1.IN62
inp_B[3] => LessThan0.IN61
inp_B[3] => Equal0.IN60
inp_B[3] => LessThan1.IN61
inp_B[4] => LessThan0.IN60
inp_B[4] => Equal0.IN59
inp_B[4] => LessThan1.IN60
inp_B[5] => LessThan0.IN59
inp_B[5] => Equal0.IN58
inp_B[5] => LessThan1.IN59
inp_B[6] => LessThan0.IN58
inp_B[6] => Equal0.IN57
inp_B[6] => LessThan1.IN58
inp_B[7] => LessThan0.IN57
inp_B[7] => Equal0.IN56
inp_B[7] => LessThan1.IN57
inp_B[8] => LessThan0.IN56
inp_B[8] => Equal0.IN55
inp_B[8] => LessThan1.IN56
inp_B[9] => LessThan0.IN55
inp_B[9] => Equal0.IN54
inp_B[9] => LessThan1.IN55
inp_B[10] => LessThan0.IN54
inp_B[10] => Equal0.IN53
inp_B[10] => LessThan1.IN54
inp_B[11] => LessThan0.IN53
inp_B[11] => Equal0.IN52
inp_B[11] => LessThan1.IN53
inp_B[12] => LessThan0.IN52
inp_B[12] => Equal0.IN51
inp_B[12] => LessThan1.IN52
inp_B[13] => LessThan0.IN51
inp_B[13] => Equal0.IN50
inp_B[13] => LessThan1.IN51
inp_B[14] => LessThan0.IN50
inp_B[14] => Equal0.IN49
inp_B[14] => LessThan1.IN50
inp_B[15] => LessThan0.IN49
inp_B[15] => Equal0.IN48
inp_B[15] => LessThan1.IN49
inp_B[16] => LessThan0.IN48
inp_B[16] => Equal0.IN47
inp_B[16] => LessThan1.IN48
inp_B[17] => LessThan0.IN47
inp_B[17] => Equal0.IN46
inp_B[17] => LessThan1.IN47
inp_B[18] => LessThan0.IN46
inp_B[18] => Equal0.IN45
inp_B[18] => LessThan1.IN46
inp_B[19] => LessThan0.IN45
inp_B[19] => Equal0.IN44
inp_B[19] => LessThan1.IN45
inp_B[20] => LessThan0.IN44
inp_B[20] => Equal0.IN43
inp_B[20] => LessThan1.IN44
inp_B[21] => LessThan0.IN43
inp_B[21] => Equal0.IN42
inp_B[21] => LessThan1.IN43
inp_B[22] => LessThan0.IN42
inp_B[22] => Equal0.IN41
inp_B[22] => LessThan1.IN42
inp_B[23] => LessThan0.IN41
inp_B[23] => Equal0.IN40
inp_B[23] => LessThan1.IN41
inp_B[24] => LessThan0.IN40
inp_B[24] => Equal0.IN39
inp_B[24] => LessThan1.IN40
inp_B[25] => LessThan0.IN39
inp_B[25] => Equal0.IN38
inp_B[25] => LessThan1.IN39
inp_B[26] => LessThan0.IN38
inp_B[26] => Equal0.IN37
inp_B[26] => LessThan1.IN38
inp_B[27] => LessThan0.IN37
inp_B[27] => Equal0.IN36
inp_B[27] => LessThan1.IN37
inp_B[28] => LessThan0.IN36
inp_B[28] => Equal0.IN35
inp_B[28] => LessThan1.IN36
inp_B[29] => LessThan0.IN35
inp_B[29] => Equal0.IN34
inp_B[29] => LessThan1.IN35
inp_B[30] => LessThan0.IN34
inp_B[30] => Equal0.IN33
inp_B[30] => LessThan1.IN34
inp_B[31] => LessThan0.IN33
inp_B[31] => Equal0.IN32
inp_B[31] => LessThan1.IN33
greater <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
equal <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
smaller <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE


|Memristor_Model|LPM_CONSTANT:inst20
result[0] <= lpm_constant_rk4:ag.result[0]
result[1] <= lpm_constant_rk4:ag.result[1]
result[2] <= lpm_constant_rk4:ag.result[2]
result[3] <= lpm_constant_rk4:ag.result[3]
result[4] <= lpm_constant_rk4:ag.result[4]
result[5] <= lpm_constant_rk4:ag.result[5]
result[6] <= lpm_constant_rk4:ag.result[6]
result[7] <= lpm_constant_rk4:ag.result[7]
result[8] <= lpm_constant_rk4:ag.result[8]
result[9] <= lpm_constant_rk4:ag.result[9]
result[10] <= lpm_constant_rk4:ag.result[10]
result[11] <= lpm_constant_rk4:ag.result[11]
result[12] <= lpm_constant_rk4:ag.result[12]
result[13] <= lpm_constant_rk4:ag.result[13]
result[14] <= lpm_constant_rk4:ag.result[14]
result[15] <= lpm_constant_rk4:ag.result[15]
result[16] <= lpm_constant_rk4:ag.result[16]
result[17] <= lpm_constant_rk4:ag.result[17]
result[18] <= lpm_constant_rk4:ag.result[18]
result[19] <= lpm_constant_rk4:ag.result[19]
result[20] <= lpm_constant_rk4:ag.result[20]
result[21] <= lpm_constant_rk4:ag.result[21]
result[22] <= lpm_constant_rk4:ag.result[22]
result[23] <= lpm_constant_rk4:ag.result[23]
result[24] <= lpm_constant_rk4:ag.result[24]
result[25] <= lpm_constant_rk4:ag.result[25]
result[26] <= lpm_constant_rk4:ag.result[26]
result[27] <= lpm_constant_rk4:ag.result[27]
result[28] <= lpm_constant_rk4:ag.result[28]
result[29] <= lpm_constant_rk4:ag.result[29]
result[30] <= lpm_constant_rk4:ag.result[30]
result[31] <= lpm_constant_rk4:ag.result[31]


|Memristor_Model|LPM_CONSTANT:inst20|lpm_constant_rk4:ag
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <VCC>
result[6] <= <GND>
result[7] <= <GND>
result[8] <= <VCC>
result[9] <= <GND>
result[10] <= <GND>
result[11] <= <GND>
result[12] <= <GND>
result[13] <= <VCC>
result[14] <= <GND>
result[15] <= <VCC>
result[16] <= <VCC>
result[17] <= <VCC>
result[18] <= <VCC>
result[19] <= <GND>
result[20] <= <GND>
result[21] <= <GND>
result[22] <= <GND>
result[23] <= <GND>
result[24] <= <GND>
result[25] <= <GND>
result[26] <= <GND>
result[27] <= <GND>
result[28] <= <GND>
result[29] <= <GND>
result[30] <= <GND>
result[31] <= <GND>


|Memristor_Model|LPM_CONSTANT:inst21
result[0] <= lpm_constant_cm4:ag.result[0]
result[1] <= lpm_constant_cm4:ag.result[1]
result[2] <= lpm_constant_cm4:ag.result[2]
result[3] <= lpm_constant_cm4:ag.result[3]
result[4] <= lpm_constant_cm4:ag.result[4]
result[5] <= lpm_constant_cm4:ag.result[5]
result[6] <= lpm_constant_cm4:ag.result[6]
result[7] <= lpm_constant_cm4:ag.result[7]
result[8] <= lpm_constant_cm4:ag.result[8]
result[9] <= lpm_constant_cm4:ag.result[9]
result[10] <= lpm_constant_cm4:ag.result[10]
result[11] <= lpm_constant_cm4:ag.result[11]
result[12] <= lpm_constant_cm4:ag.result[12]
result[13] <= lpm_constant_cm4:ag.result[13]
result[14] <= lpm_constant_cm4:ag.result[14]
result[15] <= lpm_constant_cm4:ag.result[15]
result[16] <= lpm_constant_cm4:ag.result[16]
result[17] <= lpm_constant_cm4:ag.result[17]
result[18] <= lpm_constant_cm4:ag.result[18]
result[19] <= lpm_constant_cm4:ag.result[19]
result[20] <= lpm_constant_cm4:ag.result[20]
result[21] <= lpm_constant_cm4:ag.result[21]
result[22] <= lpm_constant_cm4:ag.result[22]
result[23] <= lpm_constant_cm4:ag.result[23]
result[24] <= lpm_constant_cm4:ag.result[24]
result[25] <= lpm_constant_cm4:ag.result[25]
result[26] <= lpm_constant_cm4:ag.result[26]
result[27] <= lpm_constant_cm4:ag.result[27]
result[28] <= lpm_constant_cm4:ag.result[28]
result[29] <= lpm_constant_cm4:ag.result[29]
result[30] <= lpm_constant_cm4:ag.result[30]
result[31] <= lpm_constant_cm4:ag.result[31]


|Memristor_Model|LPM_CONSTANT:inst21|lpm_constant_cm4:ag
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <VCC>
result[4] <= <VCC>
result[5] <= <VCC>
result[6] <= <GND>
result[7] <= <VCC>
result[8] <= <VCC>
result[9] <= <VCC>
result[10] <= <GND>
result[11] <= <VCC>
result[12] <= <GND>
result[13] <= <GND>
result[14] <= <GND>
result[15] <= <GND>
result[16] <= <GND>
result[17] <= <GND>
result[18] <= <GND>
result[19] <= <GND>
result[20] <= <GND>
result[21] <= <GND>
result[22] <= <GND>
result[23] <= <GND>
result[24] <= <GND>
result[25] <= <GND>
result[26] <= <GND>
result[27] <= <GND>
result[28] <= <GND>
result[29] <= <GND>
result[30] <= <GND>
result[31] <= <GND>


|Memristor_Model|LPM_CONSTANT:inst13
result[0] <= lpm_constant_rk4:ag.result[0]
result[1] <= lpm_constant_rk4:ag.result[1]
result[2] <= lpm_constant_rk4:ag.result[2]
result[3] <= lpm_constant_rk4:ag.result[3]
result[4] <= lpm_constant_rk4:ag.result[4]
result[5] <= lpm_constant_rk4:ag.result[5]
result[6] <= lpm_constant_rk4:ag.result[6]
result[7] <= lpm_constant_rk4:ag.result[7]
result[8] <= lpm_constant_rk4:ag.result[8]
result[9] <= lpm_constant_rk4:ag.result[9]
result[10] <= lpm_constant_rk4:ag.result[10]
result[11] <= lpm_constant_rk4:ag.result[11]
result[12] <= lpm_constant_rk4:ag.result[12]
result[13] <= lpm_constant_rk4:ag.result[13]
result[14] <= lpm_constant_rk4:ag.result[14]
result[15] <= lpm_constant_rk4:ag.result[15]
result[16] <= lpm_constant_rk4:ag.result[16]
result[17] <= lpm_constant_rk4:ag.result[17]
result[18] <= lpm_constant_rk4:ag.result[18]
result[19] <= lpm_constant_rk4:ag.result[19]
result[20] <= lpm_constant_rk4:ag.result[20]
result[21] <= lpm_constant_rk4:ag.result[21]
result[22] <= lpm_constant_rk4:ag.result[22]
result[23] <= lpm_constant_rk4:ag.result[23]
result[24] <= lpm_constant_rk4:ag.result[24]
result[25] <= lpm_constant_rk4:ag.result[25]
result[26] <= lpm_constant_rk4:ag.result[26]
result[27] <= lpm_constant_rk4:ag.result[27]
result[28] <= lpm_constant_rk4:ag.result[28]
result[29] <= lpm_constant_rk4:ag.result[29]
result[30] <= lpm_constant_rk4:ag.result[30]
result[31] <= lpm_constant_rk4:ag.result[31]


|Memristor_Model|LPM_CONSTANT:inst13|lpm_constant_rk4:ag
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <VCC>
result[6] <= <GND>
result[7] <= <GND>
result[8] <= <VCC>
result[9] <= <GND>
result[10] <= <GND>
result[11] <= <GND>
result[12] <= <GND>
result[13] <= <VCC>
result[14] <= <GND>
result[15] <= <VCC>
result[16] <= <VCC>
result[17] <= <VCC>
result[18] <= <VCC>
result[19] <= <GND>
result[20] <= <GND>
result[21] <= <GND>
result[22] <= <GND>
result[23] <= <GND>
result[24] <= <GND>
result[25] <= <GND>
result[26] <= <GND>
result[27] <= <GND>
result[28] <= <GND>
result[29] <= <GND>
result[30] <= <GND>
result[31] <= <GND>


|Memristor_Model|LPM_CONSTANT:inst25
result[0] <= <VCC>
result[1] <= <GND>


|Memristor_Model|LPM_CONSTANT:inst10
result[0] <= lpm_constant_1v4:ag.result[0]
result[1] <= lpm_constant_1v4:ag.result[1]
result[2] <= lpm_constant_1v4:ag.result[2]
result[3] <= lpm_constant_1v4:ag.result[3]
result[4] <= lpm_constant_1v4:ag.result[4]
result[5] <= lpm_constant_1v4:ag.result[5]
result[6] <= lpm_constant_1v4:ag.result[6]
result[7] <= lpm_constant_1v4:ag.result[7]
result[8] <= lpm_constant_1v4:ag.result[8]
result[9] <= lpm_constant_1v4:ag.result[9]
result[10] <= lpm_constant_1v4:ag.result[10]
result[11] <= lpm_constant_1v4:ag.result[11]
result[12] <= lpm_constant_1v4:ag.result[12]
result[13] <= lpm_constant_1v4:ag.result[13]
result[14] <= lpm_constant_1v4:ag.result[14]
result[15] <= lpm_constant_1v4:ag.result[15]
result[16] <= lpm_constant_1v4:ag.result[16]
result[17] <= lpm_constant_1v4:ag.result[17]
result[18] <= lpm_constant_1v4:ag.result[18]
result[19] <= lpm_constant_1v4:ag.result[19]
result[20] <= lpm_constant_1v4:ag.result[20]
result[21] <= lpm_constant_1v4:ag.result[21]
result[22] <= lpm_constant_1v4:ag.result[22]
result[23] <= lpm_constant_1v4:ag.result[23]
result[24] <= lpm_constant_1v4:ag.result[24]
result[25] <= lpm_constant_1v4:ag.result[25]
result[26] <= lpm_constant_1v4:ag.result[26]
result[27] <= lpm_constant_1v4:ag.result[27]
result[28] <= lpm_constant_1v4:ag.result[28]
result[29] <= lpm_constant_1v4:ag.result[29]
result[30] <= lpm_constant_1v4:ag.result[30]
result[31] <= lpm_constant_1v4:ag.result[31]


|Memristor_Model|LPM_CONSTANT:inst10|lpm_constant_1v4:ag
result[0] <= <VCC>
result[1] <= <VCC>
result[2] <= <VCC>
result[3] <= <VCC>
result[4] <= <VCC>
result[5] <= <VCC>
result[6] <= <VCC>
result[7] <= <VCC>
result[8] <= <VCC>
result[9] <= <VCC>
result[10] <= <VCC>
result[11] <= <VCC>
result[12] <= <VCC>
result[13] <= <VCC>
result[14] <= <VCC>
result[15] <= <VCC>
result[16] <= <VCC>
result[17] <= <VCC>
result[18] <= <VCC>
result[19] <= <VCC>
result[20] <= <VCC>
result[21] <= <VCC>
result[22] <= <VCC>
result[23] <= <VCC>
result[24] <= <VCC>
result[25] <= <VCC>
result[26] <= <VCC>
result[27] <= <VCC>
result[28] <= <VCC>
result[29] <= <VCC>
result[30] <= <VCC>
result[31] <= <GND>


