read_verilog top.v
hierarchy
proc -global_arst reset
flatten; techmap
ice40_opt
opt_clean
abc -script +strash
clean
select -assert-count 16 t:SB_LUT4

