Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o D:/Semester 2/Prak. Rangkaian Logika 2/decoder2_4/decoder_tb_isim_beh.exe -prj D:/Semester 2/Prak. Rangkaian Logika 2/decoder2_4/decoder_tb_beh.prj work.decoder_tb 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "D:/Semester 2/Prak. Rangkaian Logika 2/decoder2_4/decoder2_4.vhd" into library work
Parsing VHDL file "D:/Semester 2/Prak. Rangkaian Logika 2/decoder2_4/decoder_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity decoder2_4 [decoder2_4_default]
Compiling architecture behavior of entity decoder_tb
Time Resolution for simulation is 1ps.
Compiled 5 VHDL Units
Built simulation executable D:/Semester 2/Prak. Rangkaian Logika 2/decoder2_4/decoder_tb_isim_beh.exe
Fuse Memory Usage: 29284 KB
Fuse CPU Usage: 374 ms
