Info: Generated by version: 19.1 build 240
Info: Starting: Create simulation model
Info: qsys-generate E:\RESEARCH_AVANCEMENT\Design_Architect\Test_PE\PE_FPU\FPU_mul.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=E:\RESEARCH_AVANCEMENT\Design_Architect\Test_PE\PE_FPU\FPU_mul --family="Stratix 10" --part=1SX280HU2F50E1VG
Info: FPU_mul: "Transforming system: FPU_mul"
Info: FPU_mul: "Naming system components in system: FPU_mul"
Info: FPU_mul: "Processing generation queue"
Info: FPU_mul: "Generating: FPU_mul"
Info: FPU_mul: "Generating: FPU_mul_altera_fp_functions_191_nvvqbna"
Info: fp_functions_0: D:/asset/nam4hk2/de10_pro/tool_de10_pro/pathforinstall/quartus/dspba/backend/windows64/cmdPolyEval -target Stratix10 -frequency 400 -name none -noChanValid -enableHardFP 1 -printMachineReadable -noFileGenerate -correctRounding -speedgrade 1 FPMul 8 23
Info: fp_functions_0: D:/asset/nam4hk2/de10_pro/tool_de10_pro/pathforinstall/quartus/dspba/backend/windows64/cmdPolyEval -target Stratix10 -frequency 200 -name none -noChanValid -enableHardFP 1 -printMachineReadable -noFileGenerate -correctRounding -speedgrade 1 FPMul 8 23
Info: fp_functions_0: D:/asset/nam4hk2/de10_pro/tool_de10_pro/pathforinstall/quartus/dspba/backend/windows64/cmdPolyEval -target Stratix10 -frequency 100 -name none -noChanValid -enableHardFP 1 -printMachineReadable -noFileGenerate -correctRounding -speedgrade 1 FPMul 8 23
Info: fp_functions_0: D:/asset/nam4hk2/de10_pro/tool_de10_pro/pathforinstall/quartus/dspba/backend/windows64/cmdPolyEval -target Stratix10 -frequency 50 -name none -noChanValid -enableHardFP 1 -printMachineReadable -noFileGenerate -correctRounding -speedgrade 1 FPMul 8 23
Info: fp_functions_0: D:/asset/nam4hk2/de10_pro/tool_de10_pro/pathforinstall/quartus/dspba/backend/windows64/cmdPolyEval -target Stratix10 -frequency 25 -name none -noChanValid -enableHardFP 1 -printMachineReadable -noFileGenerate -correctRounding -speedgrade 1 FPMul 8 23
Info: fp_functions_0: D:/asset/nam4hk2/de10_pro/tool_de10_pro/pathforinstall/quartus/dspba/backend/windows64/cmdPolyEval -target Stratix10 -frequency 12 -name none -noChanValid -enableHardFP 1 -printMachineReadable -noFileGenerate -correctRounding -speedgrade 1 FPMul 8 23
Info: fp_functions_0: D:/asset/nam4hk2/de10_pro/tool_de10_pro/pathforinstall/quartus/dspba/backend/windows64/cmdPolyEval -target Stratix10 -frequency 5 -name none -noChanValid -enableHardFP 1 -printMachineReadable -noFileGenerate -correctRounding -speedgrade 1 FPMul 8 23
Info: fp_functions_0: D:/asset/nam4hk2/de10_pro/tool_de10_pro/pathforinstall/quartus/dspba/backend/windows64/cmdPolyEval -target Stratix10 -frequency 1 -name none -noChanValid -enableHardFP 1 -printMachineReadable -noFileGenerate -correctRounding -speedgrade 1 FPMul 8 23
Error: fp_functions_0: Could not achieve the requested latency at any frequency.
Error: fp_functions_0: Cannot generate for specified latency
Info: FPU_mul: Done "FPU_mul" with 2 modules, 1 files
Error: qsys-generate failed with exit code 1: 2 Errors, 0 Warnings
Info: Finished: Create simulation model
Error: SPD file was not generated: E:\RESEARCH_AVANCEMENT\Design_Architect\Test_PE\PE_FPU\FPU_mul\FPU_mul.spd
Error: Could not generate simulation scripts
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate E:\RESEARCH_AVANCEMENT\Design_Architect\Test_PE\PE_FPU\FPU_mul.ip --block-symbol-file --output-directory=E:\RESEARCH_AVANCEMENT\Design_Architect\Test_PE\PE_FPU\FPU_mul --family="Stratix 10" --part=1SX280HU2F50E1VG
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate E:\RESEARCH_AVANCEMENT\Design_Architect\Test_PE\PE_FPU\FPU_mul.ip --synthesis=VERILOG --output-directory=E:\RESEARCH_AVANCEMENT\Design_Architect\Test_PE\PE_FPU\FPU_mul --family="Stratix 10" --part=1SX280HU2F50E1VG
Info: FPU_mul: "Transforming system: FPU_mul"
Info: FPU_mul: "Naming system components in system: FPU_mul"
Info: FPU_mul: "Processing generation queue"
Info: FPU_mul: "Generating: FPU_mul"
Info: FPU_mul: "Generating: FPU_mul_altera_fp_functions_191_nvvqbna"
Info: fp_functions_0: D:/asset/nam4hk2/de10_pro/tool_de10_pro/pathforinstall/quartus/dspba/backend/windows64/cmdPolyEval -target Stratix10 -frequency 400 -name none -noChanValid -enableHardFP 1 -printMachineReadable -noFileGenerate -correctRounding -speedgrade 1 FPMul 8 23
Info: fp_functions_0: D:/asset/nam4hk2/de10_pro/tool_de10_pro/pathforinstall/quartus/dspba/backend/windows64/cmdPolyEval -target Stratix10 -frequency 200 -name none -noChanValid -enableHardFP 1 -printMachineReadable -noFileGenerate -correctRounding -speedgrade 1 FPMul 8 23
Info: fp_functions_0: D:/asset/nam4hk2/de10_pro/tool_de10_pro/pathforinstall/quartus/dspba/backend/windows64/cmdPolyEval -target Stratix10 -frequency 100 -name none -noChanValid -enableHardFP 1 -printMachineReadable -noFileGenerate -correctRounding -speedgrade 1 FPMul 8 23
Info: fp_functions_0: D:/asset/nam4hk2/de10_pro/tool_de10_pro/pathforinstall/quartus/dspba/backend/windows64/cmdPolyEval -target Stratix10 -frequency 50 -name none -noChanValid -enableHardFP 1 -printMachineReadable -noFileGenerate -correctRounding -speedgrade 1 FPMul 8 23
Info: fp_functions_0: D:/asset/nam4hk2/de10_pro/tool_de10_pro/pathforinstall/quartus/dspba/backend/windows64/cmdPolyEval -target Stratix10 -frequency 25 -name none -noChanValid -enableHardFP 1 -printMachineReadable -noFileGenerate -correctRounding -speedgrade 1 FPMul 8 23
Info: fp_functions_0: D:/asset/nam4hk2/de10_pro/tool_de10_pro/pathforinstall/quartus/dspba/backend/windows64/cmdPolyEval -target Stratix10 -frequency 12 -name none -noChanValid -enableHardFP 1 -printMachineReadable -noFileGenerate -correctRounding -speedgrade 1 FPMul 8 23
Info: fp_functions_0: D:/asset/nam4hk2/de10_pro/tool_de10_pro/pathforinstall/quartus/dspba/backend/windows64/cmdPolyEval -target Stratix10 -frequency 5 -name none -noChanValid -enableHardFP 1 -printMachineReadable -noFileGenerate -correctRounding -speedgrade 1 FPMul 8 23
Info: fp_functions_0: D:/asset/nam4hk2/de10_pro/tool_de10_pro/pathforinstall/quartus/dspba/backend/windows64/cmdPolyEval -target Stratix10 -frequency 1 -name none -noChanValid -enableHardFP 1 -printMachineReadable -noFileGenerate -correctRounding -speedgrade 1 FPMul 8 23
Error: fp_functions_0: Could not achieve the requested latency at any frequency.
Error: fp_functions_0: Cannot generate for specified latency
Info: FPU_mul: Done "FPU_mul" with 2 modules, 1 files
Error: qsys-generate failed with exit code 1: 2 Errors, 0 Warnings
Info: Finished: Create HDL design files for synthesis
Info: Starting: Generate IP Core Documentation
Info: No documentation filesets were found for components in FPU_mul. No files generated.
Info: Finished: Generate IP Core Documentation
