Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Software/Embeded/xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_group3_top glbl -Oenable_linking_all_libraries -prj group3.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_20 -L floating_point_v7_1_15 --lib ieee_proposed=./ieee_proposed -s group3 -debug wave 
Multi-threading is on. Using 14 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/USN_Education/VitisCode/MergeSort/MergeSort/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/USN_Education/VitisCode/MergeSort/MergeSort/solution1/sim/verilog/AESL_axi_slave_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/USN_Education/VitisCode/MergeSort/MergeSort/solution1/sim/verilog/group3.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_group3_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/USN_Education/VitisCode/MergeSort/MergeSort/solution1/sim/verilog/group3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module group3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/USN_Education/VitisCode/MergeSort/MergeSort/solution1/sim/verilog/group3_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module group3_control_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/USN_Education/VitisCode/MergeSort/MergeSort/solution1/sim/verilog/group3_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module group3_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/USN_Education/VitisCode/MergeSort/MergeSort/solution1/sim/verilog/group3_mergeSort.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module group3_mergeSort
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/USN_Education/VitisCode/MergeSort/MergeSort/solution1/sim/verilog/group3_mergeSort_Pipeline_VITIS_LOOP_22_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module group3_mergeSort_Pipeline_VITIS_LOOP_22_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/USN_Education/VitisCode/MergeSort/MergeSort/solution1/sim/verilog/group3_mergeSort_Pipeline_VITIS_LOOP_29_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module group3_mergeSort_Pipeline_VITIS_LOOP_29_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/USN_Education/VitisCode/MergeSort/MergeSort/solution1/sim/verilog/group3_mergeSort_Pipeline_VITIS_LOOP_31_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module group3_mergeSort_Pipeline_VITIS_LOOP_31_5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/USN_Education/VitisCode/MergeSort/MergeSort/solution1/sim/verilog/group3_mergeSort_Pipeline_VITIS_LOOP_39_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module group3_mergeSort_Pipeline_VITIS_LOOP_39_6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/USN_Education/VitisCode/MergeSort/MergeSort/solution1/sim/verilog/group3_mergeSort_Pipeline_VITIS_LOOP_42_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module group3_mergeSort_Pipeline_VITIS_LOOP_42_7
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/USN_Education/VitisCode/MergeSort/MergeSort/solution1/sim/verilog/group3_mergeSort_temp_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module group3_mergeSort_temp_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/USN_Education/VitisCode/MergeSort/MergeSort/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.group3_mergeSort_temp_RAM_AUTO_1...
Compiling module xil_defaultlib.group3_flow_control_loop_pipe_se...
Compiling module xil_defaultlib.group3_mergeSort_Pipeline_VITIS_...
Compiling module xil_defaultlib.group3_mergeSort_Pipeline_VITIS_...
Compiling module xil_defaultlib.group3_mergeSort_Pipeline_VITIS_...
Compiling module xil_defaultlib.group3_mergeSort_Pipeline_VITIS_...
Compiling module xil_defaultlib.group3_mergeSort_Pipeline_VITIS_...
Compiling module xil_defaultlib.group3_mergeSort
Compiling module xil_defaultlib.group3_control_s_axi
Compiling module xil_defaultlib.group3
Compiling module xil_defaultlib.AESL_axi_slave_control
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.pp_loop_intf(FSM_WIDTH=4)
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=14)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_group3_top
Compiling module work.glbl
Built simulation snapshot group3
