#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Mar 22 22:14:47 2022
# Process ID: 22220
# Current directory: D:/ComputerScience/cs_COD_Spring_2021/Lab1/ALU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16480 D:\ComputerScience\cs_COD_Spring_2021\Lab1\ALU\ALU.xpr
# Log file: D:/ComputerScience/cs_COD_Spring_2021/Lab1/ALU/vivado.log
# Journal file: D:/ComputerScience/cs_COD_Spring_2021/Lab1/ALU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/ComputerScience/cs_COD_Spring_2021/Lab1/ALU/ALU.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/ComputerScience/CodeApp/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:06 . Memory (MB): peak = 768.547 ; gain = 83.383
update_compile_order -fileset sources_1
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1014.160 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/ComputerScience/cs_COD_Spring_2021/Lab1/ALU/ALU.srcs/constrs_1/imports/Lab1/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [D:/ComputerScience/cs_COD_Spring_2021/Lab1/ALU/ALU.srcs/constrs_1/imports/Lab1/Nexys4DDR_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1120.035 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 1297.004 ; gain = 526.648
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1849.859 ; gain = 550.266
exit
INFO: [Common 17-206] Exiting Vivado at Tue Mar 22 22:22:48 2022...
