// Seed: 2354135525
module module_0;
endmodule
module module_1 (
    input  wand  id_0,
    input  tri   id_1,
    input  wire  id_2,
    input  wand  id_3,
    output logic id_4
);
  always @(negedge id_2) id_4 <= id_0 == 1;
  module_0();
  always @(negedge 1);
endmodule
module module_2 (
    input tri0 id_0,
    output tri id_1,
    output supply1 id_2,
    output supply1 id_3,
    input tri0 id_4,
    input tri id_5,
    output wand id_6,
    input supply0 id_7,
    input wire id_8,
    input tri1 id_9,
    output tri1 id_10
);
  wire id_12;
  module_0();
endmodule
