onerror {resume}
quietly WaveActivateNextPane {} 0
add wave -noupdate -divider DUT
add wave -noupdate -group { Instr} /tb_top/i_dut/clk
add wave -noupdate -group { Instr} /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/M_INSN_BVALID
add wave -noupdate -group { Instr} /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/M_INSN_BRESP
add wave -noupdate -group { Instr} /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/M_INSN_ARVALID
add wave -noupdate -group { Instr} /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/M_INSN_ARREADY
add wave -noupdate -group { Instr} /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/M_INSN_RVALID
add wave -noupdate -group { Instr} /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/M_INSN_RREADY
add wave -noupdate -group { Instr} /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/M_INSN_RDATA
add wave -noupdate -group { Instr} /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/M_INSN_RRESP
add wave -noupdate -group { Instr} /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/M_INSN_AWVALID
add wave -noupdate -group { Instr} /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/M_INSN_AWREADY
add wave -noupdate -group { Instr} /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/M_INSN_AWADDR
add wave -noupdate -group { Instr} /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/M_INSN_AWPROT
add wave -noupdate -group { Instr} /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/M_INSN_WVALID
add wave -noupdate -group { Instr} /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/M_INSN_WREADY
add wave -noupdate -group { Instr} /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/M_INSN_WDATA
add wave -noupdate -group { Instr} /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/M_INSN_WSTRB
add wave -noupdate -group { Instr} /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/M_INSN_BREADY
add wave -noupdate -group { Instr} /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/M_INSN_ARADDR
add wave -noupdate -group { Instr} /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/M_INSN_ARPROT
add wave -noupdate -expand -group i_dut -group Inputs /tb_top/i_dut/clk
add wave -noupdate -expand -group i_dut -group Inputs /tb_top/i_dut/rst_n
add wave -noupdate -expand -group i_dut -group Outputs /tb_top/i_dut/o_seg0
add wave -noupdate -expand -group i_dut -group Outputs /tb_top/i_dut/o_seg1
add wave -noupdate -expand -group i_dut -group Outputs /tb_top/i_dut/o_seg2
add wave -noupdate -expand -group i_dut -group Outputs /tb_top/i_dut/o_seg3
add wave -noupdate -expand -group i_dut -group Outputs /tb_top/i_dut/o_seg4
add wave -noupdate -expand -group i_dut -group Outputs /tb_top/i_dut/o_seg5
add wave -noupdate -expand -group i_dut -group Outputs /tb_top/i_dut/o_seg6
add wave -noupdate -expand -group i_dut -group Outputs /tb_top/i_dut/o_seg7
add wave -noupdate -expand -group i_dut -group Outputs /tb_top/i_dut/o_lcd_rw
add wave -noupdate -expand -group i_dut -group Outputs /tb_top/i_dut/o_lcd_en
add wave -noupdate -expand -group i_dut -group Outputs /tb_top/i_dut/o_lcd_rs
add wave -noupdate -expand -group i_dut -group Outputs /tb_top/i_dut/o_lcd_on
add wave -noupdate -expand -group i_dut -group Outputs /tb_top/i_dut/ledr
add wave -noupdate -expand -group i_dut -group Outputs /tb_top/i_dut/ledg
add wave -noupdate -expand -group i_dut -group InOuts /tb_top/i_dut/io_lcd_data
add wave -noupdate -expand -group i_dut -group Internal /tb_top/i_dut/rst_n_clk_sys
add wave -noupdate -expand -group i_dut -group Internal /tb_top/i_dut/lcd_rdata
add wave -noupdate -expand -group i_dut -group Internal /tb_top/i_dut/lcd_wdata
add wave -noupdate -expand -group i_dut -group Internal /tb_top/i_dut/lcd_bidir_sel
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_7segs_0 -group i_seg7x8 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_7segs_0/i_seg7x8/i_digits
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_7segs_0 -group i_seg7x8 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_7segs_0/i_seg7x8/o_seg0
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_7segs_0 -group i_seg7x8 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_7segs_0/i_seg7x8/o_seg1
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_7segs_0 -group i_seg7x8 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_7segs_0/i_seg7x8/o_seg2
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_7segs_0 -group i_seg7x8 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_7segs_0/i_seg7x8/o_seg3
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_7segs_0 -group i_seg7x8 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_7segs_0/i_seg7x8/o_seg4
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_7segs_0 -group i_seg7x8 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_7segs_0/i_seg7x8/o_seg5
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_7segs_0 -group i_seg7x8 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_7segs_0/i_seg7x8/o_seg6
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_7segs_0 -group i_seg7x8 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_7segs_0/i_seg7x8/o_seg7
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_7segs_0 -group i_seg7x8 -group i_seg7_lut_5 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_7segs_0/i_seg7x8/i_seg7_lut_5/i_digit
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_7segs_0 -group i_seg7x8 -group i_seg7_lut_5 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_7segs_0/i_seg7x8/i_seg7_lut_5/o_seg
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_7segs_0 -group i_seg7x8 -group i_seg7_lut_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_7segs_0/i_seg7x8/i_seg7_lut_0/i_digit
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_7segs_0 -group i_seg7x8 -group i_seg7_lut_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_7segs_0/i_seg7x8/i_seg7_lut_0/o_seg
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_7segs_0 -group i_seg7x8 -group i_seg7_lut_3 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_7segs_0/i_seg7x8/i_seg7_lut_3/i_digit
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_7segs_0 -group i_seg7x8 -group i_seg7_lut_3 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_7segs_0/i_seg7x8/i_seg7_lut_3/o_seg
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_7segs_0 -group i_seg7x8 -group i_seg7_lut_6 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_7segs_0/i_seg7x8/i_seg7_lut_6/i_digit
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_7segs_0 -group i_seg7x8 -group i_seg7_lut_6 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_7segs_0/i_seg7x8/i_seg7_lut_6/o_seg
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_7segs_0 -group i_seg7x8 -group i_seg7_lut_1 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_7segs_0/i_seg7x8/i_seg7_lut_1/i_digit
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_7segs_0 -group i_seg7x8 -group i_seg7_lut_1 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_7segs_0/i_seg7x8/i_seg7_lut_1/o_seg
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_7segs_0 -group i_seg7x8 -group i_seg7_lut_4 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_7segs_0/i_seg7x8/i_seg7_lut_4/i_digit
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_7segs_0 -group i_seg7x8 -group i_seg7_lut_4 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_7segs_0/i_seg7x8/i_seg7_lut_4/o_seg
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_7segs_0 -group i_seg7x8 -group i_seg7_lut_7 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_7segs_0/i_seg7x8/i_seg7_lut_7/i_digit
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_7segs_0 -group i_seg7x8 -group i_seg7_lut_7 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_7segs_0/i_seg7x8/i_seg7_lut_7/o_seg
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_7segs_0 -group i_seg7x8 -group i_seg7_lut_2 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_7segs_0/i_seg7x8/i_seg7_lut_2/i_digit
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_7segs_0 -group i_seg7x8 -group i_seg7_lut_2 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_7segs_0/i_seg7x8/i_seg7_lut_2/o_seg
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_7segs_0 -group i_axi4_lite_slave_itf_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_7segs_0/i_axi4_lite_slave_itf_0/clk
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_7segs_0 -group i_axi4_lite_slave_itf_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_7segs_0/i_axi4_lite_slave_itf_0/rst_n
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_7segs_0 -group i_axi4_lite_slave_itf_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_7segs_0/i_axi4_lite_slave_itf_0/awvalid
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_7segs_0 -group i_axi4_lite_slave_itf_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_7segs_0/i_axi4_lite_slave_itf_0/awaddr
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_7segs_0 -group i_axi4_lite_slave_itf_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_7segs_0/i_axi4_lite_slave_itf_0/awprot
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_7segs_0 -group i_axi4_lite_slave_itf_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_7segs_0/i_axi4_lite_slave_itf_0/wvalid
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_7segs_0 -group i_axi4_lite_slave_itf_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_7segs_0/i_axi4_lite_slave_itf_0/wdata
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_7segs_0 -group i_axi4_lite_slave_itf_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_7segs_0/i_axi4_lite_slave_itf_0/wstrb
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_7segs_0 -group i_axi4_lite_slave_itf_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_7segs_0/i_axi4_lite_slave_itf_0/bready
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_7segs_0 -group i_axi4_lite_slave_itf_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_7segs_0/i_axi4_lite_slave_itf_0/arvalid
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_7segs_0 -group i_axi4_lite_slave_itf_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_7segs_0/i_axi4_lite_slave_itf_0/araddr
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_7segs_0 -group i_axi4_lite_slave_itf_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_7segs_0/i_axi4_lite_slave_itf_0/arprot
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_7segs_0 -group i_axi4_lite_slave_itf_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_7segs_0/i_axi4_lite_slave_itf_0/rready
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_7segs_0 -group i_axi4_lite_slave_itf_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_7segs_0/i_axi4_lite_slave_itf_0/slv_done
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_7segs_0 -group i_axi4_lite_slave_itf_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_7segs_0/i_axi4_lite_slave_itf_0/slv_rdata
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_7segs_0 -group i_axi4_lite_slave_itf_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_7segs_0/i_axi4_lite_slave_itf_0/slv_status
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_7segs_0 -group i_axi4_lite_slave_itf_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_7segs_0/i_axi4_lite_slave_itf_0/awready
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_7segs_0 -group i_axi4_lite_slave_itf_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_7segs_0/i_axi4_lite_slave_itf_0/wready
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_7segs_0 -group i_axi4_lite_slave_itf_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_7segs_0/i_axi4_lite_slave_itf_0/bvalid
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_7segs_0 -group i_axi4_lite_slave_itf_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_7segs_0/i_axi4_lite_slave_itf_0/bresp
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_7segs_0 -group i_axi4_lite_slave_itf_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_7segs_0/i_axi4_lite_slave_itf_0/arready
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_7segs_0 -group i_axi4_lite_slave_itf_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_7segs_0/i_axi4_lite_slave_itf_0/rvalid
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_7segs_0 -group i_axi4_lite_slave_itf_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_7segs_0/i_axi4_lite_slave_itf_0/rdata
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_7segs_0 -group i_axi4_lite_slave_itf_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_7segs_0/i_axi4_lite_slave_itf_0/rresp
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_7segs_0 -group i_axi4_lite_slave_itf_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_7segs_0/i_axi4_lite_slave_itf_0/slv_start
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_7segs_0 -group i_axi4_lite_slave_itf_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_7segs_0/i_axi4_lite_slave_itf_0/slv_rw
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_7segs_0 -group i_axi4_lite_slave_itf_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_7segs_0/i_axi4_lite_slave_itf_0/slv_addr
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_7segs_0 -group i_axi4_lite_slave_itf_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_7segs_0/i_axi4_lite_slave_itf_0/slv_wdata
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_7segs_0 -group i_axi4_lite_slave_itf_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_7segs_0/i_axi4_lite_slave_itf_0/slv_strobe
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_7segs_0 -group i_axi4_lite_slave_itf_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_7segs_0/i_axi4_lite_slave_itf_0/s_arvalid
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_7segs_0 -group i_axi4_lite_slave_itf_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_7segs_0/i_axi4_lite_slave_itf_0/s_araddr
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_7segs_0 -group i_axi4_lite_slave_itf_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_7segs_0/i_axi4_lite_slave_itf_0/s_arready
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_7segs_0 -group i_axi4_lite_slave_itf_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_7segs_0/i_axi4_lite_slave_itf_0/s_rvalid
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_7segs_0 -group i_axi4_lite_slave_itf_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_7segs_0/i_axi4_lite_slave_itf_0/s_rd_ongoing
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_7segs_0 -group i_axi4_lite_slave_itf_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_7segs_0/i_axi4_lite_slave_itf_0/s_wr_ongoing
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_7segs_0 -group i_axi4_lite_slave_itf_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_7segs_0/i_axi4_lite_slave_itf_0/s_awvalid
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_7segs_0 -group i_axi4_lite_slave_itf_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_7segs_0/i_axi4_lite_slave_itf_0/s_awaddr
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_7segs_0 -group i_axi4_lite_slave_itf_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_7segs_0/i_axi4_lite_slave_itf_0/s_awready
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_7segs_0 -group i_axi4_lite_slave_itf_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_7segs_0/i_axi4_lite_slave_itf_0/s_wvalid
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_7segs_0 -group i_axi4_lite_slave_itf_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_7segs_0/i_axi4_lite_slave_itf_0/s_wready
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_7segs_0 -group i_axi4_lite_slave_itf_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_7segs_0/i_axi4_lite_slave_itf_0/s_wdata
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_7segs_0 -group i_axi4_lite_slave_itf_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_7segs_0/i_axi4_lite_slave_itf_0/s_wstrb
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_7segs_0 -group i_axi4_lite_slave_itf_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_7segs_0/i_axi4_lite_slave_itf_0/s_bvalid
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_7segs_0 -group i_axi4_lite_7segs_registers_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_7segs_0/i_axi4_lite_7segs_registers_0/clk
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_7segs_0 -group i_axi4_lite_7segs_registers_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_7segs_0/i_axi4_lite_7segs_registers_0/rst_n
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_7segs_0 -group i_axi4_lite_7segs_registers_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_7segs_0/i_axi4_lite_7segs_registers_0/slv_start
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_7segs_0 -group i_axi4_lite_7segs_registers_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_7segs_0/i_axi4_lite_7segs_registers_0/slv_rw
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_7segs_0 -group i_axi4_lite_7segs_registers_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_7segs_0/i_axi4_lite_7segs_registers_0/slv_addr
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_7segs_0 -group i_axi4_lite_7segs_registers_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_7segs_0/i_axi4_lite_7segs_registers_0/slv_wdata
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_7segs_0 -group i_axi4_lite_7segs_registers_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_7segs_0/i_axi4_lite_7segs_registers_0/slv_strobe
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_7segs_0 -group i_axi4_lite_7segs_registers_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_7segs_0/i_axi4_lite_7segs_registers_0/slv_done
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_7segs_0 -group i_axi4_lite_7segs_registers_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_7segs_0/i_axi4_lite_7segs_registers_0/slv_rdata
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_7segs_0 -group i_axi4_lite_7segs_registers_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_7segs_0/i_axi4_lite_7segs_registers_0/slv_status
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_7segs_0 -group i_axi4_lite_7segs_registers_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_7segs_0/i_axi4_lite_7segs_registers_0/digits
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_7segs_0 -group i_axi4_lite_7segs_registers_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_7segs_0/i_axi4_lite_7segs_registers_0/reg_wr_sel
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_7segs_0 -group i_axi4_lite_7segs_registers_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_7segs_0/i_axi4_lite_7segs_registers_0/reg_wr_sel_error
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_7segs_0 -group i_axi4_lite_7segs_registers_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_7segs_0/i_axi4_lite_7segs_registers_0/digits_int
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_7segs_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_7segs_0/clk
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_7segs_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_7segs_0/rst_n
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_7segs_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_7segs_0/awvalid
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_7segs_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_7segs_0/awaddr
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_7segs_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_7segs_0/awprot
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_7segs_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_7segs_0/wvalid
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_7segs_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_7segs_0/wdata
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_7segs_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_7segs_0/wstrb
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_7segs_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_7segs_0/bready
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_7segs_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_7segs_0/arvalid
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_7segs_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_7segs_0/araddr
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_7segs_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_7segs_0/arprot
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_7segs_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_7segs_0/rready
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_7segs_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_7segs_0/awready
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_7segs_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_7segs_0/wready
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_7segs_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_7segs_0/bvalid
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_7segs_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_7segs_0/bresp
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_7segs_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_7segs_0/arready
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_7segs_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_7segs_0/rvalid
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_7segs_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_7segs_0/rdata
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_7segs_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_7segs_0/rresp
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_7segs_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_7segs_0/o_seg0
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_7segs_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_7segs_0/o_seg1
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_7segs_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_7segs_0/o_seg2
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_7segs_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_7segs_0/o_seg3
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_7segs_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_7segs_0/o_seg4
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_7segs_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_7segs_0/o_seg5
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_7segs_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_7segs_0/o_seg6
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_7segs_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_7segs_0/o_seg7
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_7segs_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_7segs_0/digits_int
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_7segs_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_7segs_0/slv_start
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_7segs_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_7segs_0/slv_rw
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_7segs_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_7segs_0/slv_addr
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_7segs_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_7segs_0/slv_wdata
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_7segs_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_7segs_0/slv_strobe
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_7segs_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_7segs_0/slv_done
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_7segs_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_7segs_0/slv_rdata
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_7segs_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_7segs_0/slv_status
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group g_axi4_lite_masters(0) -group i_axi4_lite_master_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/g_axi4_lite_masters(0)/i_axi4_lite_master_0/clk
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group g_axi4_lite_masters(0) -group i_axi4_lite_master_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/g_axi4_lite_masters(0)/i_axi4_lite_master_0/rst_n
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group g_axi4_lite_masters(0) -group i_axi4_lite_master_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/g_axi4_lite_masters(0)/i_axi4_lite_master_0/start
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group g_axi4_lite_masters(0) -group i_axi4_lite_master_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/g_axi4_lite_masters(0)/i_axi4_lite_master_0/addr
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group g_axi4_lite_masters(0) -group i_axi4_lite_master_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/g_axi4_lite_masters(0)/i_axi4_lite_master_0/rnw
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group g_axi4_lite_masters(0) -group i_axi4_lite_master_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/g_axi4_lite_masters(0)/i_axi4_lite_master_0/strobe
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group g_axi4_lite_masters(0) -group i_axi4_lite_master_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/g_axi4_lite_masters(0)/i_axi4_lite_master_0/master_wdata
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group g_axi4_lite_masters(0) -group i_axi4_lite_master_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/g_axi4_lite_masters(0)/i_axi4_lite_master_0/awready
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group g_axi4_lite_masters(0) -group i_axi4_lite_master_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/g_axi4_lite_masters(0)/i_axi4_lite_master_0/wready
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group g_axi4_lite_masters(0) -group i_axi4_lite_master_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/g_axi4_lite_masters(0)/i_axi4_lite_master_0/bvalid
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group g_axi4_lite_masters(0) -group i_axi4_lite_master_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/g_axi4_lite_masters(0)/i_axi4_lite_master_0/bresp
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group g_axi4_lite_masters(0) -group i_axi4_lite_master_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/g_axi4_lite_masters(0)/i_axi4_lite_master_0/arready
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group g_axi4_lite_masters(0) -group i_axi4_lite_master_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/g_axi4_lite_masters(0)/i_axi4_lite_master_0/rvalid
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group g_axi4_lite_masters(0) -group i_axi4_lite_master_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/g_axi4_lite_masters(0)/i_axi4_lite_master_0/rdata
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group g_axi4_lite_masters(0) -group i_axi4_lite_master_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/g_axi4_lite_masters(0)/i_axi4_lite_master_0/rresp
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group g_axi4_lite_masters(0) -group i_axi4_lite_master_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/g_axi4_lite_masters(0)/i_axi4_lite_master_0/done
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group g_axi4_lite_masters(0) -group i_axi4_lite_master_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/g_axi4_lite_masters(0)/i_axi4_lite_master_0/master_rdata
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group g_axi4_lite_masters(0) -group i_axi4_lite_master_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/g_axi4_lite_masters(0)/i_axi4_lite_master_0/access_status
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group g_axi4_lite_masters(0) -group i_axi4_lite_master_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/g_axi4_lite_masters(0)/i_axi4_lite_master_0/awvalid
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group g_axi4_lite_masters(0) -group i_axi4_lite_master_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/g_axi4_lite_masters(0)/i_axi4_lite_master_0/awaddr
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group g_axi4_lite_masters(0) -group i_axi4_lite_master_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/g_axi4_lite_masters(0)/i_axi4_lite_master_0/awprot
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group g_axi4_lite_masters(0) -group i_axi4_lite_master_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/g_axi4_lite_masters(0)/i_axi4_lite_master_0/wvalid
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group g_axi4_lite_masters(0) -group i_axi4_lite_master_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/g_axi4_lite_masters(0)/i_axi4_lite_master_0/wdata
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group g_axi4_lite_masters(0) -group i_axi4_lite_master_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/g_axi4_lite_masters(0)/i_axi4_lite_master_0/wstrb
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group g_axi4_lite_masters(0) -group i_axi4_lite_master_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/g_axi4_lite_masters(0)/i_axi4_lite_master_0/bready
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group g_axi4_lite_masters(0) -group i_axi4_lite_master_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/g_axi4_lite_masters(0)/i_axi4_lite_master_0/arvalid
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group g_axi4_lite_masters(0) -group i_axi4_lite_master_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/g_axi4_lite_masters(0)/i_axi4_lite_master_0/araddr
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group g_axi4_lite_masters(0) -group i_axi4_lite_master_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/g_axi4_lite_masters(0)/i_axi4_lite_master_0/arprot
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group g_axi4_lite_masters(0) -group i_axi4_lite_master_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/g_axi4_lite_masters(0)/i_axi4_lite_master_0/rready
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group g_axi4_lite_masters(0) -group i_axi4_lite_master_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/g_axi4_lite_masters(0)/i_axi4_lite_master_0/current_state
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group g_axi4_lite_masters(0) -group i_axi4_lite_master_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/g_axi4_lite_masters(0)/i_axi4_lite_master_0/next_state
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group g_axi4_lite_masters(0) -group i_axi4_lite_master_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/g_axi4_lite_masters(0)/i_axi4_lite_master_0/arvalid_int
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group g_axi4_lite_masters(0) -group i_axi4_lite_master_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/g_axi4_lite_masters(0)/i_axi4_lite_master_0/rready_int
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group g_axi4_lite_masters(0) -group i_axi4_lite_master_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/g_axi4_lite_masters(0)/i_axi4_lite_master_0/awvalid_int
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group g_axi4_lite_masters(0) -group i_axi4_lite_master_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/g_axi4_lite_masters(0)/i_axi4_lite_master_0/wvalid_int
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group g_axi4_lite_masters(0) -group i_axi4_lite_master_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/g_axi4_lite_masters(0)/i_axi4_lite_master_0/bready_int
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group g_axi4_lite_masters(0) -group i_axi4_lite_master_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/g_axi4_lite_masters(0)/i_axi4_lite_master_0/addr_int
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group g_axi4_lite_masters(0) -group i_axi4_lite_master_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/g_axi4_lite_masters(0)/i_axi4_lite_master_0/master_wdata_int
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group g_axi4_lite_masters(0) -group i_axi4_lite_master_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/g_axi4_lite_masters(0)/i_axi4_lite_master_0/strobe_int
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group g_axi4_lite_masters(0) -group i_axi4_lite_master_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/g_axi4_lite_masters(0)/i_axi4_lite_master_0/rnw_int
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group g_axi4_lite_masters(0) -group i_axi4_lite_master_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/g_axi4_lite_masters(0)/i_axi4_lite_master_0/start_p
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group g_axi4_lite_masters(1) -group i_axi4_lite_master_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/g_axi4_lite_masters(1)/i_axi4_lite_master_0/clk
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group g_axi4_lite_masters(1) -group i_axi4_lite_master_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/g_axi4_lite_masters(1)/i_axi4_lite_master_0/rst_n
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group g_axi4_lite_masters(1) -group i_axi4_lite_master_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/g_axi4_lite_masters(1)/i_axi4_lite_master_0/start
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group g_axi4_lite_masters(1) -group i_axi4_lite_master_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/g_axi4_lite_masters(1)/i_axi4_lite_master_0/addr
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group g_axi4_lite_masters(1) -group i_axi4_lite_master_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/g_axi4_lite_masters(1)/i_axi4_lite_master_0/rnw
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group g_axi4_lite_masters(1) -group i_axi4_lite_master_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/g_axi4_lite_masters(1)/i_axi4_lite_master_0/strobe
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group g_axi4_lite_masters(1) -group i_axi4_lite_master_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/g_axi4_lite_masters(1)/i_axi4_lite_master_0/master_wdata
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group g_axi4_lite_masters(1) -group i_axi4_lite_master_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/g_axi4_lite_masters(1)/i_axi4_lite_master_0/awready
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group g_axi4_lite_masters(1) -group i_axi4_lite_master_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/g_axi4_lite_masters(1)/i_axi4_lite_master_0/wready
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group g_axi4_lite_masters(1) -group i_axi4_lite_master_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/g_axi4_lite_masters(1)/i_axi4_lite_master_0/bvalid
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group g_axi4_lite_masters(1) -group i_axi4_lite_master_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/g_axi4_lite_masters(1)/i_axi4_lite_master_0/bresp
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group g_axi4_lite_masters(1) -group i_axi4_lite_master_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/g_axi4_lite_masters(1)/i_axi4_lite_master_0/arready
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group g_axi4_lite_masters(1) -group i_axi4_lite_master_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/g_axi4_lite_masters(1)/i_axi4_lite_master_0/rvalid
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group g_axi4_lite_masters(1) -group i_axi4_lite_master_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/g_axi4_lite_masters(1)/i_axi4_lite_master_0/rdata
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group g_axi4_lite_masters(1) -group i_axi4_lite_master_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/g_axi4_lite_masters(1)/i_axi4_lite_master_0/rresp
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group g_axi4_lite_masters(1) -group i_axi4_lite_master_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/g_axi4_lite_masters(1)/i_axi4_lite_master_0/done
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group g_axi4_lite_masters(1) -group i_axi4_lite_master_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/g_axi4_lite_masters(1)/i_axi4_lite_master_0/master_rdata
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group g_axi4_lite_masters(1) -group i_axi4_lite_master_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/g_axi4_lite_masters(1)/i_axi4_lite_master_0/access_status
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group g_axi4_lite_masters(1) -group i_axi4_lite_master_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/g_axi4_lite_masters(1)/i_axi4_lite_master_0/awvalid
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group g_axi4_lite_masters(1) -group i_axi4_lite_master_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/g_axi4_lite_masters(1)/i_axi4_lite_master_0/awaddr
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group g_axi4_lite_masters(1) -group i_axi4_lite_master_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/g_axi4_lite_masters(1)/i_axi4_lite_master_0/awprot
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group g_axi4_lite_masters(1) -group i_axi4_lite_master_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/g_axi4_lite_masters(1)/i_axi4_lite_master_0/wvalid
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group g_axi4_lite_masters(1) -group i_axi4_lite_master_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/g_axi4_lite_masters(1)/i_axi4_lite_master_0/wdata
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group g_axi4_lite_masters(1) -group i_axi4_lite_master_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/g_axi4_lite_masters(1)/i_axi4_lite_master_0/wstrb
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group g_axi4_lite_masters(1) -group i_axi4_lite_master_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/g_axi4_lite_masters(1)/i_axi4_lite_master_0/bready
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group g_axi4_lite_masters(1) -group i_axi4_lite_master_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/g_axi4_lite_masters(1)/i_axi4_lite_master_0/arvalid
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group g_axi4_lite_masters(1) -group i_axi4_lite_master_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/g_axi4_lite_masters(1)/i_axi4_lite_master_0/araddr
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group g_axi4_lite_masters(1) -group i_axi4_lite_master_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/g_axi4_lite_masters(1)/i_axi4_lite_master_0/arprot
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group g_axi4_lite_masters(1) -group i_axi4_lite_master_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/g_axi4_lite_masters(1)/i_axi4_lite_master_0/rready
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group g_axi4_lite_masters(1) -group i_axi4_lite_master_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/g_axi4_lite_masters(1)/i_axi4_lite_master_0/current_state
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group g_axi4_lite_masters(1) -group i_axi4_lite_master_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/g_axi4_lite_masters(1)/i_axi4_lite_master_0/next_state
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group g_axi4_lite_masters(1) -group i_axi4_lite_master_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/g_axi4_lite_masters(1)/i_axi4_lite_master_0/arvalid_int
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group g_axi4_lite_masters(1) -group i_axi4_lite_master_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/g_axi4_lite_masters(1)/i_axi4_lite_master_0/rready_int
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group g_axi4_lite_masters(1) -group i_axi4_lite_master_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/g_axi4_lite_masters(1)/i_axi4_lite_master_0/awvalid_int
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group g_axi4_lite_masters(1) -group i_axi4_lite_master_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/g_axi4_lite_masters(1)/i_axi4_lite_master_0/wvalid_int
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group g_axi4_lite_masters(1) -group i_axi4_lite_master_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/g_axi4_lite_masters(1)/i_axi4_lite_master_0/bready_int
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group g_axi4_lite_masters(1) -group i_axi4_lite_master_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/g_axi4_lite_masters(1)/i_axi4_lite_master_0/addr_int
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group g_axi4_lite_masters(1) -group i_axi4_lite_master_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/g_axi4_lite_masters(1)/i_axi4_lite_master_0/master_wdata_int
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group g_axi4_lite_masters(1) -group i_axi4_lite_master_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/g_axi4_lite_masters(1)/i_axi4_lite_master_0/strobe_int
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group g_axi4_lite_masters(1) -group i_axi4_lite_master_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/g_axi4_lite_masters(1)/i_axi4_lite_master_0/rnw_int
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group g_axi4_lite_masters(1) -group i_axi4_lite_master_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/g_axi4_lite_masters(1)/i_axi4_lite_master_0/start_p
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group i_axi4_lite_slave_itf_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/i_axi4_lite_slave_itf_0/clk
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group i_axi4_lite_slave_itf_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/i_axi4_lite_slave_itf_0/rst_n
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group i_axi4_lite_slave_itf_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/i_axi4_lite_slave_itf_0/awvalid
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group i_axi4_lite_slave_itf_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/i_axi4_lite_slave_itf_0/awaddr
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group i_axi4_lite_slave_itf_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/i_axi4_lite_slave_itf_0/awprot
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group i_axi4_lite_slave_itf_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/i_axi4_lite_slave_itf_0/wvalid
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group i_axi4_lite_slave_itf_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/i_axi4_lite_slave_itf_0/wdata
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group i_axi4_lite_slave_itf_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/i_axi4_lite_slave_itf_0/wstrb
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group i_axi4_lite_slave_itf_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/i_axi4_lite_slave_itf_0/bready
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group i_axi4_lite_slave_itf_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/i_axi4_lite_slave_itf_0/arvalid
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group i_axi4_lite_slave_itf_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/i_axi4_lite_slave_itf_0/araddr
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group i_axi4_lite_slave_itf_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/i_axi4_lite_slave_itf_0/arprot
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group i_axi4_lite_slave_itf_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/i_axi4_lite_slave_itf_0/rready
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group i_axi4_lite_slave_itf_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/i_axi4_lite_slave_itf_0/slv_done
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group i_axi4_lite_slave_itf_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/i_axi4_lite_slave_itf_0/slv_rdata
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group i_axi4_lite_slave_itf_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/i_axi4_lite_slave_itf_0/slv_status
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group i_axi4_lite_slave_itf_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/i_axi4_lite_slave_itf_0/awready
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group i_axi4_lite_slave_itf_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/i_axi4_lite_slave_itf_0/wready
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group i_axi4_lite_slave_itf_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/i_axi4_lite_slave_itf_0/bvalid
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group i_axi4_lite_slave_itf_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/i_axi4_lite_slave_itf_0/bresp
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group i_axi4_lite_slave_itf_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/i_axi4_lite_slave_itf_0/arready
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group i_axi4_lite_slave_itf_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/i_axi4_lite_slave_itf_0/rvalid
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group i_axi4_lite_slave_itf_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/i_axi4_lite_slave_itf_0/rdata
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group i_axi4_lite_slave_itf_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/i_axi4_lite_slave_itf_0/rresp
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group i_axi4_lite_slave_itf_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/i_axi4_lite_slave_itf_0/slv_start
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group i_axi4_lite_slave_itf_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/i_axi4_lite_slave_itf_0/slv_rw
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group i_axi4_lite_slave_itf_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/i_axi4_lite_slave_itf_0/slv_addr
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group i_axi4_lite_slave_itf_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/i_axi4_lite_slave_itf_0/slv_wdata
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group i_axi4_lite_slave_itf_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/i_axi4_lite_slave_itf_0/slv_strobe
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group i_axi4_lite_slave_itf_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/i_axi4_lite_slave_itf_0/s_arvalid
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group i_axi4_lite_slave_itf_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/i_axi4_lite_slave_itf_0/s_araddr
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group i_axi4_lite_slave_itf_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/i_axi4_lite_slave_itf_0/s_arready
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group i_axi4_lite_slave_itf_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/i_axi4_lite_slave_itf_0/s_rvalid
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group i_axi4_lite_slave_itf_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/i_axi4_lite_slave_itf_0/s_rd_ongoing
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group i_axi4_lite_slave_itf_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/i_axi4_lite_slave_itf_0/s_wr_ongoing
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group i_axi4_lite_slave_itf_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/i_axi4_lite_slave_itf_0/s_awvalid
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group i_axi4_lite_slave_itf_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/i_axi4_lite_slave_itf_0/s_awaddr
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group i_axi4_lite_slave_itf_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/i_axi4_lite_slave_itf_0/s_awready
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group i_axi4_lite_slave_itf_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/i_axi4_lite_slave_itf_0/s_wvalid
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group i_axi4_lite_slave_itf_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/i_axi4_lite_slave_itf_0/s_wready
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group i_axi4_lite_slave_itf_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/i_axi4_lite_slave_itf_0/s_wdata
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group i_axi4_lite_slave_itf_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/i_axi4_lite_slave_itf_0/s_wstrb
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group i_axi4_lite_slave_itf_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/i_axi4_lite_slave_itf_0/s_bvalid
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/clk_sys
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/rst_n_sys
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/awvalid_s
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/awaddr_s
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/awprot_s
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/wvalid_s
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/wdata_s
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/wstrb_s
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/bready_s
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/arvalid_s
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/araddr_s
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/arprot_s
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/rready_s
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/awready_m
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/wready_m
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/bvalid_m
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/bresp_m
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/arready_m
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/rvalid_m
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/rdata_m
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/rresp_m
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/awready_s
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/wready_s
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/bvalid_s
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/bresp_s
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/arready_s
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/rvalid_s
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/rdata_s
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/rresp_s
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/awvalid_m
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/awaddr_m
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/awprot_m
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/wvalid_m
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/wdata_m
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/wstrb_m
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/bready_m
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/arvalid_m
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/araddr_m
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/arprot_m
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/rready_m
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/slv_start
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/slv_rw
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/slv_addr
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/slv_wdata
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/slv_strobe
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/slv_done
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/slv_rdata
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/slv_status
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/sel_idx_bit_comb
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/sel_idx_comb
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/sel_idx_latch
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/sel_idx_comb_valid
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/start_master
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/addr_master
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/rnw_master
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/strobe_master
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/wdata_master
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/done_master
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/rdata_master
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_interco_1_to_n -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_interco_1_to_n/access_status_master
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_memory_0 -group i_axi4_lite_rom_ctrl_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_memory_0/i_axi4_lite_rom_ctrl_0/clk_sys
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_memory_0 -group i_axi4_lite_rom_ctrl_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_memory_0/i_axi4_lite_rom_ctrl_0/rst_n_sys
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_memory_0 -group i_axi4_lite_rom_ctrl_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_memory_0/i_axi4_lite_rom_ctrl_0/slv_start
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_memory_0 -group i_axi4_lite_rom_ctrl_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_memory_0/i_axi4_lite_rom_ctrl_0/slv_rw
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_memory_0 -group i_axi4_lite_rom_ctrl_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_memory_0/i_axi4_lite_rom_ctrl_0/slv_addr
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_memory_0 -group i_axi4_lite_rom_ctrl_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_memory_0/i_axi4_lite_rom_ctrl_0/rom_rdata
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_memory_0 -group i_axi4_lite_rom_ctrl_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_memory_0/i_axi4_lite_rom_ctrl_0/done
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_memory_0 -group i_axi4_lite_rom_ctrl_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_memory_0/i_axi4_lite_rom_ctrl_0/rdata
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_memory_0 -group i_axi4_lite_rom_ctrl_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_memory_0/i_axi4_lite_rom_ctrl_0/status
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_memory_0 -group i_axi4_lite_rom_ctrl_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_memory_0/i_axi4_lite_rom_ctrl_0/addr_rom
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_memory_0 -group i_axi4_lite_rom_ctrl_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_memory_0/i_axi4_lite_rom_ctrl_0/slv_start_p1
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_memory_0 -group i_axi4_lite_rom_ctrl_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_memory_0/i_axi4_lite_rom_ctrl_0/slv_start_p2
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_memory_0 -group i_axi4_lite_slave_itf_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_memory_0/i_axi4_lite_slave_itf_0/clk
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_memory_0 -group i_axi4_lite_slave_itf_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_memory_0/i_axi4_lite_slave_itf_0/rst_n
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_memory_0 -group i_axi4_lite_slave_itf_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_memory_0/i_axi4_lite_slave_itf_0/awvalid
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_memory_0 -group i_axi4_lite_slave_itf_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_memory_0/i_axi4_lite_slave_itf_0/awaddr
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_memory_0 -group i_axi4_lite_slave_itf_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_memory_0/i_axi4_lite_slave_itf_0/awprot
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_memory_0 -group i_axi4_lite_slave_itf_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_memory_0/i_axi4_lite_slave_itf_0/wvalid
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_memory_0 -group i_axi4_lite_slave_itf_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_memory_0/i_axi4_lite_slave_itf_0/wdata
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_memory_0 -group i_axi4_lite_slave_itf_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_memory_0/i_axi4_lite_slave_itf_0/wstrb
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_memory_0 -group i_axi4_lite_slave_itf_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_memory_0/i_axi4_lite_slave_itf_0/bready
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_memory_0 -group i_axi4_lite_slave_itf_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_memory_0/i_axi4_lite_slave_itf_0/arvalid
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_memory_0 -group i_axi4_lite_slave_itf_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_memory_0/i_axi4_lite_slave_itf_0/araddr
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_memory_0 -group i_axi4_lite_slave_itf_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_memory_0/i_axi4_lite_slave_itf_0/arprot
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_memory_0 -group i_axi4_lite_slave_itf_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_memory_0/i_axi4_lite_slave_itf_0/rready
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_memory_0 -group i_axi4_lite_slave_itf_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_memory_0/i_axi4_lite_slave_itf_0/slv_done
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_memory_0 -group i_axi4_lite_slave_itf_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_memory_0/i_axi4_lite_slave_itf_0/slv_rdata
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_memory_0 -group i_axi4_lite_slave_itf_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_memory_0/i_axi4_lite_slave_itf_0/slv_status
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_memory_0 -group i_axi4_lite_slave_itf_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_memory_0/i_axi4_lite_slave_itf_0/awready
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_memory_0 -group i_axi4_lite_slave_itf_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_memory_0/i_axi4_lite_slave_itf_0/wready
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_memory_0 -group i_axi4_lite_slave_itf_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_memory_0/i_axi4_lite_slave_itf_0/bvalid
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_memory_0 -group i_axi4_lite_slave_itf_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_memory_0/i_axi4_lite_slave_itf_0/bresp
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_memory_0 -group i_axi4_lite_slave_itf_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_memory_0/i_axi4_lite_slave_itf_0/arready
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_memory_0 -group i_axi4_lite_slave_itf_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_memory_0/i_axi4_lite_slave_itf_0/rvalid
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_memory_0 -group i_axi4_lite_slave_itf_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_memory_0/i_axi4_lite_slave_itf_0/rdata
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_memory_0 -group i_axi4_lite_slave_itf_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_memory_0/i_axi4_lite_slave_itf_0/rresp
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_memory_0 -group i_axi4_lite_slave_itf_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_memory_0/i_axi4_lite_slave_itf_0/slv_start
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_memory_0 -group i_axi4_lite_slave_itf_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_memory_0/i_axi4_lite_slave_itf_0/slv_rw
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_memory_0 -group i_axi4_lite_slave_itf_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_memory_0/i_axi4_lite_slave_itf_0/slv_addr
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_memory_0 -group i_axi4_lite_slave_itf_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_memory_0/i_axi4_lite_slave_itf_0/slv_wdata
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_memory_0 -group i_axi4_lite_slave_itf_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_memory_0/i_axi4_lite_slave_itf_0/slv_strobe
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_memory_0 -group i_axi4_lite_slave_itf_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_memory_0/i_axi4_lite_slave_itf_0/s_arvalid
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_memory_0 -group i_axi4_lite_slave_itf_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_memory_0/i_axi4_lite_slave_itf_0/s_araddr
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_memory_0 -group i_axi4_lite_slave_itf_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_memory_0/i_axi4_lite_slave_itf_0/s_arready
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_memory_0 -group i_axi4_lite_slave_itf_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_memory_0/i_axi4_lite_slave_itf_0/s_rvalid
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_memory_0 -group i_axi4_lite_slave_itf_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_memory_0/i_axi4_lite_slave_itf_0/s_rd_ongoing
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_memory_0 -group i_axi4_lite_slave_itf_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_memory_0/i_axi4_lite_slave_itf_0/s_wr_ongoing
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_memory_0 -group i_axi4_lite_slave_itf_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_memory_0/i_axi4_lite_slave_itf_0/s_awvalid
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_memory_0 -group i_axi4_lite_slave_itf_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_memory_0/i_axi4_lite_slave_itf_0/s_awaddr
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_memory_0 -group i_axi4_lite_slave_itf_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_memory_0/i_axi4_lite_slave_itf_0/s_awready
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_memory_0 -group i_axi4_lite_slave_itf_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_memory_0/i_axi4_lite_slave_itf_0/s_wvalid
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_memory_0 -group i_axi4_lite_slave_itf_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_memory_0/i_axi4_lite_slave_itf_0/s_wready
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_memory_0 -group i_axi4_lite_slave_itf_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_memory_0/i_axi4_lite_slave_itf_0/s_wdata
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_memory_0 -group i_axi4_lite_slave_itf_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_memory_0/i_axi4_lite_slave_itf_0/s_wstrb
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_memory_0 -group i_axi4_lite_slave_itf_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_memory_0/i_axi4_lite_slave_itf_0/s_bvalid
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_memory_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_memory_0/clk_sys
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_memory_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_memory_0/rst_n_sys
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_memory_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_memory_0/awvalid
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_memory_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_memory_0/awaddr
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_memory_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_memory_0/awprot
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_memory_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_memory_0/wvalid
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_memory_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_memory_0/wdata
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_memory_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_memory_0/wstrb
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_memory_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_memory_0/bready
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_memory_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_memory_0/arvalid
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_memory_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_memory_0/araddr
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_memory_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_memory_0/arprot
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_memory_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_memory_0/rready
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_memory_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_memory_0/awready
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_memory_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_memory_0/wready
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_memory_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_memory_0/bvalid
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_memory_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_memory_0/bresp
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_memory_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_memory_0/arready
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_memory_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_memory_0/rvalid
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_memory_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_memory_0/rdata
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_memory_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_memory_0/rresp
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_memory_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_memory_0/slv_start
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_memory_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_memory_0/slv_rw
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_memory_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_memory_0/slv_addr
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_memory_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_memory_0/slv_wdata
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_memory_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_memory_0/slv_strobe
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_memory_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_memory_0/slv_done
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_memory_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_memory_0/slv_rdata
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_memory_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_memory_0/slv_status
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_memory_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_memory_0/addr_rom
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_memory_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_memory_0/data_rom
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_memory_0 -group i_sp_rom_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_memory_0/i_sp_rom_0/clk
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_memory_0 -group i_sp_rom_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_memory_0/i_sp_rom_0/addr_a
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_memory_0 -group i_sp_rom_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_memory_0/i_sp_rom_0/q_a
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_axi4_lite_slave_itf_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_axi4_lite_slave_itf_0/clk
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_axi4_lite_slave_itf_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_axi4_lite_slave_itf_0/rst_n
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_axi4_lite_slave_itf_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_axi4_lite_slave_itf_0/awvalid
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_axi4_lite_slave_itf_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_axi4_lite_slave_itf_0/awaddr
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_axi4_lite_slave_itf_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_axi4_lite_slave_itf_0/awprot
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_axi4_lite_slave_itf_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_axi4_lite_slave_itf_0/wvalid
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_axi4_lite_slave_itf_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_axi4_lite_slave_itf_0/wdata
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_axi4_lite_slave_itf_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_axi4_lite_slave_itf_0/wstrb
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_axi4_lite_slave_itf_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_axi4_lite_slave_itf_0/bready
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_axi4_lite_slave_itf_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_axi4_lite_slave_itf_0/arvalid
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_axi4_lite_slave_itf_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_axi4_lite_slave_itf_0/araddr
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_axi4_lite_slave_itf_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_axi4_lite_slave_itf_0/arprot
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_axi4_lite_slave_itf_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_axi4_lite_slave_itf_0/rready
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_axi4_lite_slave_itf_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_axi4_lite_slave_itf_0/slv_done
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_axi4_lite_slave_itf_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_axi4_lite_slave_itf_0/slv_rdata
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_axi4_lite_slave_itf_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_axi4_lite_slave_itf_0/slv_status
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_axi4_lite_slave_itf_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_axi4_lite_slave_itf_0/awready
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_axi4_lite_slave_itf_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_axi4_lite_slave_itf_0/wready
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_axi4_lite_slave_itf_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_axi4_lite_slave_itf_0/bvalid
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_axi4_lite_slave_itf_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_axi4_lite_slave_itf_0/bresp
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_axi4_lite_slave_itf_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_axi4_lite_slave_itf_0/arready
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_axi4_lite_slave_itf_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_axi4_lite_slave_itf_0/rvalid
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_axi4_lite_slave_itf_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_axi4_lite_slave_itf_0/rdata
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_axi4_lite_slave_itf_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_axi4_lite_slave_itf_0/rresp
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_axi4_lite_slave_itf_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_axi4_lite_slave_itf_0/slv_start
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_axi4_lite_slave_itf_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_axi4_lite_slave_itf_0/slv_rw
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_axi4_lite_slave_itf_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_axi4_lite_slave_itf_0/slv_addr
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_axi4_lite_slave_itf_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_axi4_lite_slave_itf_0/slv_wdata
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_axi4_lite_slave_itf_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_axi4_lite_slave_itf_0/slv_strobe
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_axi4_lite_slave_itf_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_axi4_lite_slave_itf_0/s_arvalid
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_axi4_lite_slave_itf_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_axi4_lite_slave_itf_0/s_araddr
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_axi4_lite_slave_itf_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_axi4_lite_slave_itf_0/s_arready
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_axi4_lite_slave_itf_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_axi4_lite_slave_itf_0/s_rvalid
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_axi4_lite_slave_itf_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_axi4_lite_slave_itf_0/s_rd_ongoing
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_axi4_lite_slave_itf_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_axi4_lite_slave_itf_0/s_wr_ongoing
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_axi4_lite_slave_itf_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_axi4_lite_slave_itf_0/s_awvalid
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_axi4_lite_slave_itf_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_axi4_lite_slave_itf_0/s_awaddr
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_axi4_lite_slave_itf_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_axi4_lite_slave_itf_0/s_awready
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_axi4_lite_slave_itf_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_axi4_lite_slave_itf_0/s_wvalid
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_axi4_lite_slave_itf_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_axi4_lite_slave_itf_0/s_wready
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_axi4_lite_slave_itf_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_axi4_lite_slave_itf_0/s_wdata
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_axi4_lite_slave_itf_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_axi4_lite_slave_itf_0/s_wstrb
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_axi4_lite_slave_itf_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_axi4_lite_slave_itf_0/s_bvalid
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_cmd_generator_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_cmd_generator_0/clk
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_cmd_generator_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_cmd_generator_0/rst_n
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_cmd_generator_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_cmd_generator_0/i_cmd_req
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_cmd_generator_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_cmd_generator_0/i_clear_display
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_cmd_generator_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_cmd_generator_0/i_return_home
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_cmd_generator_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_cmd_generator_0/i_entry_mode_set
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_cmd_generator_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_cmd_generator_0/i_id_sh
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_cmd_generator_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_cmd_generator_0/i_display_ctrl
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_cmd_generator_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_cmd_generator_0/i_dcb
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_cmd_generator_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_cmd_generator_0/i_cursor_display_shift
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_cmd_generator_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_cmd_generator_0/i_sc_rl
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_cmd_generator_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_cmd_generator_0/i_function_set
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_cmd_generator_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_cmd_generator_0/i_dl_n_f
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_cmd_generator_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_cmd_generator_0/i_set_gcram_addr
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_cmd_generator_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_cmd_generator_0/i_set_ddram_addr
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_cmd_generator_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_cmd_generator_0/i_read_busy_flag
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_cmd_generator_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_cmd_generator_0/i_wr_data
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_cmd_generator_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_cmd_generator_0/i_rd_data
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_cmd_generator_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_cmd_generator_0/i_data_bus
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_cmd_generator_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_cmd_generator_0/i_lcd_rdata
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_cmd_generator_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_cmd_generator_0/i_lcd_itf_done
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_cmd_generator_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_cmd_generator_0/o_lcd_rdata
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_cmd_generator_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_cmd_generator_0/o_done
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_cmd_generator_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_cmd_generator_0/o_rs
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_cmd_generator_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_cmd_generator_0/o_rw
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_cmd_generator_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_cmd_generator_0/o_lcd_wdata
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_cmd_generator_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_cmd_generator_0/o_start
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_cmd_generator_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_cmd_generator_0/s_busy
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_cmd_generator_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_cmd_generator_0/s_lcd_wdata
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/clk
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/rst_n
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_func_set
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_cursor_disp_shift
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_disp_on_off_ctrl
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_entry_mode_set
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_return_home
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_clear_disp
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_update_all_lcd
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_update_one_char
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_char_position
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_wr_en_fifo_display
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_wdata_fifo_display
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_dl_n_f
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_dcb
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_sc_rl
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_id_sh
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_on
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_data
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/fifo_full_display
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/fifo_empty_display
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/init_ongoing
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/single_cmd_ongoing
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/update_disp_ongoing
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/o_lcd_wdata
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/o_lcd_rw
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/o_lcd_en
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/o_lcd_rs
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/o_lcd_on
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/o_bidir_sel
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/s_init_ongoing
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/s_init_done
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/s_cmd_bus_cmd_generator
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/s_cmd_req_poll
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/s_id_sh_to_cmd_generator
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/s_dcb_to_cmd_generator
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/s_sc_rl_cmd_generator
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/s_dl_n_f_cmd_generator
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/s_data_bus_cmd_generator
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/s_lcd_rdata_cmd_generator
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/s_done_cmd_generator
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/s_lcd_wdata
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/s_rw
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/s_rs
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/s_start
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/s_start_polling
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/s_lcd_rdata
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/s_lcd_itf_done
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/start_init
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/s_cmds
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/s_cmd_bus_poll
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/s_done_cmd_init
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/s_function_set_init
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/s_display_ctrl_init
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/s_entry_mode_set_init
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/s_clear_display_init
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/s_cmd_req_init
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/s_cmd_req_cmd_generator
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/s_done_cmd_poll
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/dl_n_f_init
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/polling_done
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/set_ddram_addr_display
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/wr_data_display
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/ddram_data_or_addr_display
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/start_display
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/update_display_done
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/s_func_set
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/s_cursor_disp_shift
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/s_disp_on_off_ctrl
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/s_entry_mode_set
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/s_return_home
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/s_clear_disp
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/s_update_all_lcd
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/s_update_one_char
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/start_cmd
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/mux_sel
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_init_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_init_0/clk_sys
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_init_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_init_0/rst_n_sys
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_init_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_init_0/i_start_init
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_init_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_init_0/i_cmd_done
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_init_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_init_0/o_cmd_req
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_init_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_init_0/o_function_set_cmd
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_init_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_init_0/o_dl_n_f
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_init_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_init_0/o_display_ctrl
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_init_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_init_0/o_entry_mode_set
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_init_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_init_0/o_clear_display
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_init_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_init_0/o_init_done
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_init_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_init_0/fsm_cs
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_init_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_init_0/fsm_ns
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_init_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_init_0/en_cnt
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_init_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_init_0/s_duration_cnt
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_init_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_init_0/s_duration_max
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_init_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_init_0/s_duration_done
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_init_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_init_0/s_duration_sel
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_init_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_init_0/init_done
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_init_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_init_0/wait_duration_ongoing
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_init_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_init_0/func_set_init_ongoing
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_init_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_init_0/func_set_ongoing
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_init_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_init_0/func_set_ongoing_p
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_init_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_init_0/display_clear_ongoing
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_init_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_init_0/display_ctrl_ongoing
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_polling_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_polling_0/clk_sys
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_polling_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_polling_0/rst_n_sys
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_polling_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_polling_0/i_start
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_polling_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_polling_0/i_cmds
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_polling_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_polling_0/i_lcd_rdata
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_polling_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_polling_0/i_done
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_polling_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_polling_0/o_done
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_polling_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_polling_0/o_cmd_req
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_polling_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_polling_0/o_cmds
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_polling_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_polling_0/fsm_cs
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_polling_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_polling_0/fsm_ns
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_polling_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_polling_0/cmds
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_polling_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_polling_0/poll_ongoing
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_polling_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_polling_0/run_cmd_ongoing
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_update_display_0 -group i_lcd_cfah_update_display_fsm_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_update_display_0/i_lcd_cfah_update_display_fsm_0/clk
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_update_display_0 -group i_lcd_cfah_update_display_fsm_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_update_display_0/i_lcd_cfah_update_display_fsm_0/rst_n
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_update_display_0 -group i_lcd_cfah_update_display_fsm_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_update_display_0/i_lcd_cfah_update_display_fsm_0/i_update_all_lcd
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_update_display_0 -group i_lcd_cfah_update_display_fsm_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_update_display_0/i_lcd_cfah_update_display_fsm_0/i_update_one_char
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_update_display_0 -group i_lcd_cfah_update_display_fsm_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_update_display_0/i_lcd_cfah_update_display_fsm_0/i_char_position
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_update_display_0 -group i_lcd_cfah_update_display_fsm_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_update_display_0/i_lcd_cfah_update_display_fsm_0/i_poll_done
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_update_display_0 -group i_lcd_cfah_update_display_fsm_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_update_display_0/i_lcd_cfah_update_display_fsm_0/rdata
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_update_display_0 -group i_lcd_cfah_update_display_fsm_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_update_display_0/i_lcd_cfah_update_display_fsm_0/rdata_val
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_update_display_0 -group i_lcd_cfah_update_display_fsm_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_update_display_0/i_lcd_cfah_update_display_fsm_0/o_set_ddram_addr
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_update_display_0 -group i_lcd_cfah_update_display_fsm_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_update_display_0/i_lcd_cfah_update_display_fsm_0/o_wr_data
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_update_display_0 -group i_lcd_cfah_update_display_fsm_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_update_display_0/i_lcd_cfah_update_display_fsm_0/o_ddram_data_or_addr
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_update_display_0 -group i_lcd_cfah_update_display_fsm_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_update_display_0/i_lcd_cfah_update_display_fsm_0/o_start
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_update_display_0 -group i_lcd_cfah_update_display_fsm_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_update_display_0/i_lcd_cfah_update_display_fsm_0/o_update_done
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_update_display_0 -group i_lcd_cfah_update_display_fsm_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_update_display_0/i_lcd_cfah_update_display_fsm_0/rd_en
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_update_display_0 -group i_lcd_cfah_update_display_fsm_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_update_display_0/i_lcd_cfah_update_display_fsm_0/fsm_cs
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_update_display_0 -group i_lcd_cfah_update_display_fsm_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_update_display_0/i_lcd_cfah_update_display_fsm_0/fsm_ns
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_update_display_0 -group i_lcd_cfah_update_display_fsm_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_update_display_0/i_lcd_cfah_update_display_fsm_0/cnt_char
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_update_display_0 -group i_lcd_cfah_update_display_fsm_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_update_display_0/i_lcd_cfah_update_display_fsm_0/cnt_char_max
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_update_display_0 -group i_lcd_cfah_update_display_fsm_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_update_display_0/i_lcd_cfah_update_display_fsm_0/init_ongoing
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_update_display_0 -group i_lcd_cfah_update_display_fsm_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_update_display_0/i_lcd_cfah_update_display_fsm_0/wr_data_ongoing
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_update_display_0 -group i_lcd_cfah_update_display_fsm_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_update_display_0/i_lcd_cfah_update_display_fsm_0/update_ddram_addr
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_update_display_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_update_display_0/clk
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_update_display_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_update_display_0/rst_n
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_update_display_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_update_display_0/i_update_all_lcd
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_update_display_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_update_display_0/i_update_one_char
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_update_display_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_update_display_0/i_char_position
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_update_display_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_update_display_0/i_poll_done
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_update_display_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_update_display_0/wr_en
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_update_display_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_update_display_0/wdata
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_update_display_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_update_display_0/o_set_ddram_addr
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_update_display_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_update_display_0/o_wr_data
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_update_display_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_update_display_0/o_ddram_data_or_addr
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_update_display_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_update_display_0/o_start
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_update_display_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_update_display_0/o_update_done
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_update_display_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_update_display_0/fifo_empty
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_update_display_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_update_display_0/fifo_full
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_update_display_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_update_display_0/fifo_full_int
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_update_display_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_update_display_0/fifo_empty_int
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_update_display_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_update_display_0/rd_en
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_update_display_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_update_display_0/rdata
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_update_display_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_update_display_0/rdata_val
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_update_display_0 -group i_fifo_sp_ram_wrapper_0 -group i_sp_ram_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_update_display_0/i_fifo_sp_ram_wrapper_0/i_sp_ram_0/clk
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_update_display_0 -group i_fifo_sp_ram_wrapper_0 -group i_sp_ram_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_update_display_0/i_fifo_sp_ram_wrapper_0/i_sp_ram_0/data_in
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_update_display_0 -group i_fifo_sp_ram_wrapper_0 -group i_sp_ram_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_update_display_0/i_fifo_sp_ram_wrapper_0/i_sp_ram_0/wr_addr
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_update_display_0 -group i_fifo_sp_ram_wrapper_0 -group i_sp_ram_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_update_display_0/i_fifo_sp_ram_wrapper_0/i_sp_ram_0/rd_addr
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_update_display_0 -group i_fifo_sp_ram_wrapper_0 -group i_sp_ram_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_update_display_0/i_fifo_sp_ram_wrapper_0/i_sp_ram_0/we
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_update_display_0 -group i_fifo_sp_ram_wrapper_0 -group i_sp_ram_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_update_display_0/i_fifo_sp_ram_wrapper_0/i_sp_ram_0/data_out
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_update_display_0 -group i_fifo_sp_ram_wrapper_0 -group i_fifo_sp_ram_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_update_display_0/i_fifo_sp_ram_wrapper_0/i_fifo_sp_ram_0/clk
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_update_display_0 -group i_fifo_sp_ram_wrapper_0 -group i_fifo_sp_ram_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_update_display_0/i_fifo_sp_ram_wrapper_0/i_fifo_sp_ram_0/rst_n
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_update_display_0 -group i_fifo_sp_ram_wrapper_0 -group i_fifo_sp_ram_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_update_display_0/i_fifo_sp_ram_wrapper_0/i_fifo_sp_ram_0/wr_en
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_update_display_0 -group i_fifo_sp_ram_wrapper_0 -group i_fifo_sp_ram_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_update_display_0/i_fifo_sp_ram_wrapper_0/i_fifo_sp_ram_0/rd_en
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_update_display_0 -group i_fifo_sp_ram_wrapper_0 -group i_fifo_sp_ram_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_update_display_0/i_fifo_sp_ram_wrapper_0/i_fifo_sp_ram_0/wdata
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_update_display_0 -group i_fifo_sp_ram_wrapper_0 -group i_fifo_sp_ram_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_update_display_0/i_fifo_sp_ram_wrapper_0/i_fifo_sp_ram_0/rdata_in
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_update_display_0 -group i_fifo_sp_ram_wrapper_0 -group i_fifo_sp_ram_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_update_display_0/i_fifo_sp_ram_wrapper_0/i_fifo_sp_ram_0/rdata
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_update_display_0 -group i_fifo_sp_ram_wrapper_0 -group i_fifo_sp_ram_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_update_display_0/i_fifo_sp_ram_wrapper_0/i_fifo_sp_ram_0/rdata_val
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_update_display_0 -group i_fifo_sp_ram_wrapper_0 -group i_fifo_sp_ram_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_update_display_0/i_fifo_sp_ram_wrapper_0/i_fifo_sp_ram_0/wdata_out
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_update_display_0 -group i_fifo_sp_ram_wrapper_0 -group i_fifo_sp_ram_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_update_display_0/i_fifo_sp_ram_wrapper_0/i_fifo_sp_ram_0/we
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_update_display_0 -group i_fifo_sp_ram_wrapper_0 -group i_fifo_sp_ram_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_update_display_0/i_fifo_sp_ram_wrapper_0/i_fifo_sp_ram_0/wr_addr
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_update_display_0 -group i_fifo_sp_ram_wrapper_0 -group i_fifo_sp_ram_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_update_display_0/i_fifo_sp_ram_wrapper_0/i_fifo_sp_ram_0/rd_addr
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_update_display_0 -group i_fifo_sp_ram_wrapper_0 -group i_fifo_sp_ram_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_update_display_0/i_fifo_sp_ram_wrapper_0/i_fifo_sp_ram_0/fifo_empty
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_update_display_0 -group i_fifo_sp_ram_wrapper_0 -group i_fifo_sp_ram_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_update_display_0/i_fifo_sp_ram_wrapper_0/i_fifo_sp_ram_0/fifo_full
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_update_display_0 -group i_fifo_sp_ram_wrapper_0 -group i_fifo_sp_ram_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_update_display_0/i_fifo_sp_ram_wrapper_0/i_fifo_sp_ram_0/write_ptr
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_update_display_0 -group i_fifo_sp_ram_wrapper_0 -group i_fifo_sp_ram_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_update_display_0/i_fifo_sp_ram_wrapper_0/i_fifo_sp_ram_0/read_ptr
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_update_display_0 -group i_fifo_sp_ram_wrapper_0 -group i_fifo_sp_ram_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_update_display_0/i_fifo_sp_ram_wrapper_0/i_fifo_sp_ram_0/fifo_full_int
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_update_display_0 -group i_fifo_sp_ram_wrapper_0 -group i_fifo_sp_ram_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_update_display_0/i_fifo_sp_ram_wrapper_0/i_fifo_sp_ram_0/fifo_empty_int
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_update_display_0 -group i_fifo_sp_ram_wrapper_0 -group i_fifo_sp_ram_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_update_display_0/i_fifo_sp_ram_wrapper_0/i_fifo_sp_ram_0/rd_en_p
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_update_display_0 -group i_fifo_sp_ram_wrapper_0 -group i_fifo_sp_ram_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_update_display_0/i_fifo_sp_ram_wrapper_0/i_fifo_sp_ram_0/we_int
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_update_display_0 -group i_fifo_sp_ram_wrapper_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_update_display_0/i_fifo_sp_ram_wrapper_0/clk
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_update_display_0 -group i_fifo_sp_ram_wrapper_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_update_display_0/i_fifo_sp_ram_wrapper_0/rst_n
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_update_display_0 -group i_fifo_sp_ram_wrapper_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_update_display_0/i_fifo_sp_ram_wrapper_0/wr_en
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_update_display_0 -group i_fifo_sp_ram_wrapper_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_update_display_0/i_fifo_sp_ram_wrapper_0/rd_en
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_update_display_0 -group i_fifo_sp_ram_wrapper_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_update_display_0/i_fifo_sp_ram_wrapper_0/wdata
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_update_display_0 -group i_fifo_sp_ram_wrapper_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_update_display_0/i_fifo_sp_ram_wrapper_0/rdata
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_update_display_0 -group i_fifo_sp_ram_wrapper_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_update_display_0/i_fifo_sp_ram_wrapper_0/rdata_val
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_update_display_0 -group i_fifo_sp_ram_wrapper_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_update_display_0/i_fifo_sp_ram_wrapper_0/fifo_empty
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_update_display_0 -group i_fifo_sp_ram_wrapper_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_update_display_0/i_fifo_sp_ram_wrapper_0/fifo_full
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_update_display_0 -group i_fifo_sp_ram_wrapper_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_update_display_0/i_fifo_sp_ram_wrapper_0/ram_data_in
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_update_display_0 -group i_fifo_sp_ram_wrapper_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_update_display_0/i_fifo_sp_ram_wrapper_0/ram_we
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_update_display_0 -group i_fifo_sp_ram_wrapper_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_update_display_0/i_fifo_sp_ram_wrapper_0/wr_addr
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_update_display_0 -group i_fifo_sp_ram_wrapper_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_update_display_0/i_fifo_sp_ram_wrapper_0/rd_addr
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_update_display_0 -group i_fifo_sp_ram_wrapper_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_update_display_0/i_fifo_sp_ram_wrapper_0/ram_data_out
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_itf_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_itf_0/clk
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_itf_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_itf_0/rst_n
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_itf_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_itf_0/i_wdata
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_itf_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_itf_0/i_lcd_data
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_itf_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_itf_0/i_rs
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_itf_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_itf_0/i_rw
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_itf_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_itf_0/i_start
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_itf_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_itf_0/o_lcd_wdata
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_itf_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_itf_0/o_lcd_rdata
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_itf_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_itf_0/o_lcd_rw
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_itf_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_itf_0/o_lcd_en
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_itf_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_itf_0/o_lcd_rs
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_itf_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_itf_0/o_bidir_sel
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_itf_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_itf_0/o_done
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_itf_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_itf_0/s_cnt
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_itf_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_itf_0/s_wdata
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_itf_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_itf_0/s_ongoing
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_itf_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_itf_0/s_rs
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_itf_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_itf_0/s_rw
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_itf_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_itf_0/s_en
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_itf_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_itf_0/s_done
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_main_fsm_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_main_fsm_0/clk_sys
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_main_fsm_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_main_fsm_0/rst_n_sys
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_main_fsm_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_main_fsm_0/i_lcd_on
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_main_fsm_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_main_fsm_0/i_func_set
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_main_fsm_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_main_fsm_0/i_cursor_disp_shift
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_main_fsm_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_main_fsm_0/i_disp_on_off_ctrl
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_main_fsm_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_main_fsm_0/i_entry_mode_set
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_main_fsm_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_main_fsm_0/i_return_home
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_main_fsm_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_main_fsm_0/i_clear_disp
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_main_fsm_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_main_fsm_0/i_update_all_lcd
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_main_fsm_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_main_fsm_0/i_update_one_char
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_main_fsm_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_main_fsm_0/polling_done
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_main_fsm_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_main_fsm_0/update_display_done
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_main_fsm_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_main_fsm_0/init_done
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_main_fsm_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_main_fsm_0/start_init
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_main_fsm_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_main_fsm_0/o_func_set
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_main_fsm_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_main_fsm_0/o_cursor_disp_shift
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_main_fsm_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_main_fsm_0/o_disp_on_off_ctrl
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_main_fsm_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_main_fsm_0/o_entry_mode_set
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_main_fsm_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_main_fsm_0/o_return_home
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_main_fsm_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_main_fsm_0/o_clear_disp
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_main_fsm_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_main_fsm_0/o_start_cmd
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_main_fsm_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_main_fsm_0/o_update_all_lcd
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_main_fsm_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_main_fsm_0/o_update_one_char
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_main_fsm_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_main_fsm_0/o_mux_sel
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_main_fsm_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_main_fsm_0/init_ongoing
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_main_fsm_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_main_fsm_0/single_cmd_ongoing
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_main_fsm_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_main_fsm_0/update_disp_ongoing
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_main_fsm_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_main_fsm_0/fsm_cs
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_main_fsm_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_main_fsm_0/fsm_ns
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_main_fsm_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_main_fsm_0/start_init_int
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_main_fsm_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_main_fsm_0/start_init_p
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_main_fsm_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_main_fsm_0/single_cmd_detect
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_main_fsm_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_main_fsm_0/single_cmd_vector
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_main_fsm_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_main_fsm_0/update_all_lcd_int
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_main_fsm_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_main_fsm_0/update_one_char_int
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_main_fsm_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_main_fsm_0/single_cmd_ongoing_int
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_main_fsm_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_main_fsm_0/single_cmd_ongoing_int_p
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_lcd_cfah_top_0 -group i_lcd_cfah_main_fsm_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_cfah_top_0/i_lcd_cfah_main_fsm_0/update_disp_ongoing_int
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/clk_sys
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/rst_n_sys
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/awvalid
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/awaddr
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/awprot
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/wvalid
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/wdata
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/wstrb
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/bready
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/arvalid
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/araddr
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/arprot
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/rready
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_lcd_data
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/awready
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/wready
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/bvalid
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/bresp
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/arready
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/rvalid
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/rdata
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/rresp
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/o_lcd_wdata
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/o_lcd_rw
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/o_lcd_en
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/o_lcd_rs
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/o_lcd_on
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/o_bidir_sel
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/slv_start
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/slv_rw
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/slv_addr
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/slv_wdata
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/slv_strobe
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/slv_done
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/slv_rdata
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/slv_status
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/lcd_on
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/func_set
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/cursor_disp_shift
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/disp_on_off_ctrl
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/entry_mode_set
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/return_home
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/clear_disp
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/update_all_lcd
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/update_one_char
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/char_position
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/wr_en_fifo_display
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/wdata_fifo_display
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/dl_n_f
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/dcb
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/sc_rl
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/id_sh
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/fifo_full_display
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/fifo_empty_display
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/init_ongoing
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/single_cmd_ongoing
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/update_disp_ongoing
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_axi4_lite_lcd_registers_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_axi4_lite_lcd_registers_0/clk
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_axi4_lite_lcd_registers_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_axi4_lite_lcd_registers_0/rst_n
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_axi4_lite_lcd_registers_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_axi4_lite_lcd_registers_0/slv_start
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_axi4_lite_lcd_registers_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_axi4_lite_lcd_registers_0/slv_rw
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_axi4_lite_lcd_registers_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_axi4_lite_lcd_registers_0/slv_addr
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_axi4_lite_lcd_registers_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_axi4_lite_lcd_registers_0/slv_wdata
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_axi4_lite_lcd_registers_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_axi4_lite_lcd_registers_0/slv_strobe
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_axi4_lite_lcd_registers_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_axi4_lite_lcd_registers_0/fifo_full_display
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_axi4_lite_lcd_registers_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_axi4_lite_lcd_registers_0/fifo_empty_display
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_axi4_lite_lcd_registers_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_axi4_lite_lcd_registers_0/init_ongoing
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_axi4_lite_lcd_registers_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_axi4_lite_lcd_registers_0/single_cmd_ongoing
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_axi4_lite_lcd_registers_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_axi4_lite_lcd_registers_0/update_disp_ongoing
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_axi4_lite_lcd_registers_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_axi4_lite_lcd_registers_0/a_wdata_cmds_0_field
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_axi4_lite_lcd_registers_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_axi4_lite_lcd_registers_0/slv_done
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_axi4_lite_lcd_registers_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_axi4_lite_lcd_registers_0/slv_rdata
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_axi4_lite_lcd_registers_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_axi4_lite_lcd_registers_0/slv_status
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_axi4_lite_lcd_registers_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_axi4_lite_lcd_registers_0/lcd_on
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_axi4_lite_lcd_registers_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_axi4_lite_lcd_registers_0/update_all_lcd
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_axi4_lite_lcd_registers_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_axi4_lite_lcd_registers_0/update_one_char
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_axi4_lite_lcd_registers_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_axi4_lite_lcd_registers_0/func_set
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_axi4_lite_lcd_registers_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_axi4_lite_lcd_registers_0/cursor_disp_shift
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_axi4_lite_lcd_registers_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_axi4_lite_lcd_registers_0/disp_on_off_ctrl
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_axi4_lite_lcd_registers_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_axi4_lite_lcd_registers_0/entry_mode_set
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_axi4_lite_lcd_registers_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_axi4_lite_lcd_registers_0/return_home
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_axi4_lite_lcd_registers_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_axi4_lite_lcd_registers_0/clear_disp
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_axi4_lite_lcd_registers_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_axi4_lite_lcd_registers_0/char_position
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_axi4_lite_lcd_registers_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_axi4_lite_lcd_registers_0/wr_en_fifo_display
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_axi4_lite_lcd_registers_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_axi4_lite_lcd_registers_0/wdata_fifo_display
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_axi4_lite_lcd_registers_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_axi4_lite_lcd_registers_0/dl_n_f
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_axi4_lite_lcd_registers_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_axi4_lite_lcd_registers_0/dcb
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_axi4_lite_lcd_registers_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_axi4_lite_lcd_registers_0/sc_rl
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_axi4_lite_lcd_registers_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_axi4_lite_lcd_registers_0/id_sh
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_axi4_lite_lcd_registers_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_axi4_lite_lcd_registers_0/a_wdata_cmds_0_field
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_axi4_lite_lcd_registers_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_axi4_lite_lcd_registers_0/reg_wr_sel
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_axi4_lite_lcd_registers_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_axi4_lite_lcd_registers_0/reg_wr_sel_error
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_axi4_lite_lcd_registers_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_axi4_lite_lcd_registers_0/ctrl_register
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_axi4_lite_lcd_registers_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_axi4_lite_lcd_registers_0/entry_mode_set_config_register
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_axi4_lite_lcd_registers_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_axi4_lite_lcd_registers_0/disp_on_off_config_register
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_axi4_lite_lcd_registers_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_axi4_lite_lcd_registers_0/cursor_disp_config_register
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_axi4_lite_lcd_registers_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_axi4_lite_lcd_registers_0/func_set_config_register
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_axi4_lite_lcd_registers_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_axi4_lite_lcd_registers_0/wdata_display_register
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_axi4_lite_lcd_registers_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_axi4_lite_lcd_registers_0/char_position_register
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_axi4_lite_lcd_registers_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_axi4_lite_lcd_registers_0/lcd_cmds_0_register
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_axi4_lite_lcd_registers_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_axi4_lite_lcd_registers_0/lcd_status_register
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_axi4_lite_lcd_registers_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_axi4_lite_lcd_registers_0/wr_en_fifo_display_int
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_axi4_lite_lcd_registers_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_axi4_lite_lcd_registers_0/wdata_display_wr_error
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_axi4_lite_lcd_registers_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_axi4_lite_lcd_registers_0/slv_wr_access_error
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_axi4_lite_lcd_registers_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_axi4_lite_lcd_registers_0/en_wr_cmds_0
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_axi4_lite_lcd_registers_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_axi4_lite_lcd_registers_0/lcd_cmd_ongoing
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_lcd_0 -group i_axi4_lite_lcd_registers_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_lcd_0/i_axi4_lite_lcd_registers_0/a_wdata_cmds_0_field
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group dbgarskd -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/dbgarskd/i_clk
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group dbgarskd -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/dbgarskd/i_reset
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group dbgarskd -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/dbgarskd/i_valid
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group dbgarskd -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/dbgarskd/i_data
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group dbgarskd -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/dbgarskd/i_ready
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group dbgarskd -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/dbgarskd/o_ready
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group dbgarskd -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/dbgarskd/o_valid
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group dbgarskd -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/dbgarskd/o_data
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group dbgarskd -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/dbgarskd/w_data
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group dbgarskd -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/dbgarskd/unused
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group dbgawskd -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/dbgawskd/i_clk
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group dbgawskd -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/dbgawskd/i_reset
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group dbgawskd -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/dbgawskd/i_valid
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group dbgawskd -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/dbgawskd/i_data
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group dbgawskd -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/dbgawskd/i_ready
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group dbgawskd -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/dbgawskd/o_ready
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group dbgawskd -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/dbgawskd/o_valid
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group dbgawskd -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/dbgawskd/o_data
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group dbgawskd -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/dbgawskd/w_data
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group dbgawskd -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/dbgawskd/unused
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group doalu -group thempy -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/doalu/thempy/i_clk
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group doalu -group thempy -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/doalu/thempy/i_reset
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group doalu -group thempy -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/doalu/thempy/i_stb
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group doalu -group thempy -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/doalu/thempy/i_op
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group doalu -group thempy -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/doalu/thempy/i_a
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group doalu -group thempy -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/doalu/thempy/i_b
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group doalu -group thempy -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/doalu/thempy/o_valid
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group doalu -group thempy -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/doalu/thempy/o_busy
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group doalu -group thempy -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/doalu/thempy/o_result
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group doalu -group thempy -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/doalu/thempy/o_hi
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group doalu -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/doalu/i_clk
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group doalu -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/doalu/i_reset
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group doalu -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/doalu/i_stb
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group doalu -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/doalu/i_op
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group doalu -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/doalu/i_a
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group doalu -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/doalu/i_b
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group doalu -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/doalu/o_c
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group doalu -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/doalu/o_f
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group doalu -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/doalu/o_valid
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group doalu -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/doalu/o_busy
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group doalu -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/doalu/w_brev_result
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group doalu -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/doalu/z
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group doalu -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/doalu/n
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group doalu -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/doalu/v
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group doalu -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/doalu/vx
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group doalu -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/doalu/c
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group doalu -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/doalu/pre_sign
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group doalu -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/doalu/set_ovfl
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group doalu -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/doalu/keep_sgn_on_ovfl
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group doalu -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/doalu/w_lsr_result
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group doalu -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/doalu/w_asr_result
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group doalu -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/doalu/w_lsl_result
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group doalu -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/doalu/mpy_result
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group doalu -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/doalu/mpyhi
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group doalu -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/doalu/mpybusy
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group doalu -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/doalu/mpydone
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group doalu -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/doalu/this_is_a_multiply_op
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group doalu -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/doalu/r_busy
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group instruction_decoder -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/instruction_decoder/i_clk
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group instruction_decoder -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/instruction_decoder/i_reset
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group instruction_decoder -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/instruction_decoder/i_ce
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group instruction_decoder -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/instruction_decoder/i_stalled
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group instruction_decoder -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/instruction_decoder/i_instruction
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group instruction_decoder -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/instruction_decoder/i_gie
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group instruction_decoder -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/instruction_decoder/i_pc
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group instruction_decoder -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/instruction_decoder/i_pf_valid
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group instruction_decoder -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/instruction_decoder/i_illegal
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group instruction_decoder -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/instruction_decoder/o_valid
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group instruction_decoder -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/instruction_decoder/o_phase
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group instruction_decoder -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/instruction_decoder/o_illegal
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group instruction_decoder -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/instruction_decoder/o_pc
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group instruction_decoder -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/instruction_decoder/o_dcdR
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group instruction_decoder -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/instruction_decoder/o_dcdA
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group instruction_decoder -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/instruction_decoder/o_dcdB
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group instruction_decoder -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/instruction_decoder/o_preA
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group instruction_decoder -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/instruction_decoder/o_preB
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group instruction_decoder -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/instruction_decoder/o_I
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group instruction_decoder -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/instruction_decoder/o_zI
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group instruction_decoder -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/instruction_decoder/o_cond
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group instruction_decoder -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/instruction_decoder/o_wF
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group instruction_decoder -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/instruction_decoder/o_op
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group instruction_decoder -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/instruction_decoder/o_ALU
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group instruction_decoder -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/instruction_decoder/o_M
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group instruction_decoder -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/instruction_decoder/o_DV
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group instruction_decoder -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/instruction_decoder/o_FP
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group instruction_decoder -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/instruction_decoder/o_break
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group instruction_decoder -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/instruction_decoder/o_lock
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group instruction_decoder -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/instruction_decoder/o_wR
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group instruction_decoder -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/instruction_decoder/o_rA
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group instruction_decoder -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/instruction_decoder/o_rB
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group instruction_decoder -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/instruction_decoder/o_early_branch
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group instruction_decoder -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/instruction_decoder/o_early_branch_stb
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group instruction_decoder -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/instruction_decoder/o_branch_pc
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group instruction_decoder -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/instruction_decoder/o_ljmp
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group instruction_decoder -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/instruction_decoder/o_pipe
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group instruction_decoder -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/instruction_decoder/o_sim
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group instruction_decoder -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/instruction_decoder/o_sim_immv
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group instruction_decoder -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/instruction_decoder/w_op
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group instruction_decoder -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/instruction_decoder/w_ldi
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group instruction_decoder -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/instruction_decoder/w_mov
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group instruction_decoder -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/instruction_decoder/w_cmptst
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group instruction_decoder -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/instruction_decoder/w_ldilo
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group instruction_decoder -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/instruction_decoder/w_ALU
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group instruction_decoder -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/instruction_decoder/w_brev
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group instruction_decoder -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/instruction_decoder/w_noop
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group instruction_decoder -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/instruction_decoder/w_lock
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group instruction_decoder -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/instruction_decoder/w_sim
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group instruction_decoder -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/instruction_decoder/w_break
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group instruction_decoder -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/instruction_decoder/w_special
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group instruction_decoder -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/instruction_decoder/w_add
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group instruction_decoder -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/instruction_decoder/w_mpy
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group instruction_decoder -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/instruction_decoder/w_dcdR
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group instruction_decoder -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/instruction_decoder/w_dcdB
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group instruction_decoder -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/instruction_decoder/w_dcdA
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group instruction_decoder -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/instruction_decoder/w_dcdR_pc
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group instruction_decoder -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/instruction_decoder/w_dcdR_cc
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group instruction_decoder -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/instruction_decoder/w_dcdA_pc
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group instruction_decoder -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/instruction_decoder/w_dcdA_cc
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group instruction_decoder -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/instruction_decoder/w_dcdB_pc
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group instruction_decoder -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/instruction_decoder/w_dcdB_cc
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group instruction_decoder -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/instruction_decoder/w_cond
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group instruction_decoder -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/instruction_decoder/w_wF
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group instruction_decoder -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/instruction_decoder/w_mem
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group instruction_decoder -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/instruction_decoder/w_sto
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group instruction_decoder -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/instruction_decoder/w_div
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group instruction_decoder -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/instruction_decoder/w_fpu
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group instruction_decoder -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/instruction_decoder/w_wR
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group instruction_decoder -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/instruction_decoder/w_rA
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group instruction_decoder -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/instruction_decoder/w_rB
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group instruction_decoder -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/instruction_decoder/w_wR_n
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group instruction_decoder -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/instruction_decoder/w_ljmp
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group instruction_decoder -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/instruction_decoder/w_ljmp_dly
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group instruction_decoder -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/instruction_decoder/w_cis_ljmp
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group instruction_decoder -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/instruction_decoder/iword
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group instruction_decoder -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/instruction_decoder/pf_valid
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group instruction_decoder -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/instruction_decoder/r_nxt_half
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group instruction_decoder -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/instruction_decoder/w_cis_op
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group instruction_decoder -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/instruction_decoder/r_I
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group instruction_decoder -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/instruction_decoder/w_fullI
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group instruction_decoder -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/instruction_decoder/w_I
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group instruction_decoder -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/instruction_decoder/w_Iz
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group instruction_decoder -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/instruction_decoder/w_immsrc
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group instruction_decoder -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/instruction_decoder/r_valid
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group instruction_decoder -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/instruction_decoder/insn_is_pipeable
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group instruction_decoder -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/instruction_decoder/illegal_shift
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group instruction_decoder -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/instruction_decoder/possibly_unused
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group DIVIDE -group thedivide -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/DIVIDE/thedivide/i_clk
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group DIVIDE -group thedivide -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/DIVIDE/thedivide/i_reset
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group DIVIDE -group thedivide -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/DIVIDE/thedivide/i_wr
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group DIVIDE -group thedivide -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/DIVIDE/thedivide/i_signed
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group DIVIDE -group thedivide -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/DIVIDE/thedivide/i_numerator
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group DIVIDE -group thedivide -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/DIVIDE/thedivide/i_denominator
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group DIVIDE -group thedivide -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/DIVIDE/thedivide/o_busy
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group DIVIDE -group thedivide -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/DIVIDE/thedivide/o_valid
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group DIVIDE -group thedivide -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/DIVIDE/thedivide/o_err
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group DIVIDE -group thedivide -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/DIVIDE/thedivide/o_quotient
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group DIVIDE -group thedivide -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/DIVIDE/thedivide/o_flags
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group DIVIDE -group thedivide -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/DIVIDE/thedivide/r_busy
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group DIVIDE -group thedivide -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/DIVIDE/thedivide/r_divisor
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group DIVIDE -group thedivide -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/DIVIDE/thedivide/r_dividend
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group DIVIDE -group thedivide -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/DIVIDE/thedivide/diff
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group DIVIDE -group thedivide -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/DIVIDE/thedivide/r_sign
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group DIVIDE -group thedivide -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/DIVIDE/thedivide/pre_sign
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group DIVIDE -group thedivide -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/DIVIDE/thedivide/r_z
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group DIVIDE -group thedivide -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/DIVIDE/thedivide/r_c
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group DIVIDE -group thedivide -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/DIVIDE/thedivide/last_bit
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group DIVIDE -group thedivide -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/DIVIDE/thedivide/r_bit
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group DIVIDE -group thedivide -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/DIVIDE/thedivide/zero_divisor
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group DIVIDE -group thedivide -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/DIVIDE/thedivide/w_n
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/i_clk
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/i_reset
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/i_interrupt
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/i_halt
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/i_clear_cache
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/i_dbg_wreg
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/i_dbg_we
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/i_dbg_data
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/i_dbg_rreg
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/i_pf_valid
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/i_pf_illegal
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/i_pf_instruction
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/i_pf_instruction_pc
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/i_mem_busy
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/i_mem_rdbusy
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/i_mem_pipe_stalled
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/i_mem_valid
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/i_bus_err
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/i_mem_wreg
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/i_mem_result
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/o_clken
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/o_dbg_stall
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/o_dbg_reg
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/o_dbg_cc
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/o_break
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/o_pf_new_pc
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/o_clear_icache
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/o_pf_ready
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/o_pf_request_address
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/o_clear_dcache
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/o_mem_ce
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/o_bus_lock
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/o_mem_op
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/o_mem_addr
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/o_mem_data
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/o_mem_lock_pc
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/o_mem_reg
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/o_op_stall
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/o_pf_stall
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/o_i_count
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/o_debug
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/o_prof_stb
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/o_prof_addr
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/o_prof_ticks
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/flags
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/iflags
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/w_uflags
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/w_iflags
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/break_en
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/user_step
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/sleep
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/r_halted
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/break_pending
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/trap
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/gie
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/ubreak
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/pending_interrupt
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/stepped
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/step
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/ill_err_u
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/ill_err_i
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/ibus_err_flag
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/ubus_err_flag
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/idiv_err_flag
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/udiv_err_flag
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/ifpu_err_flag
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/ufpu_err_flag
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/ihalt_phase
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/uhalt_phase
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/master_ce
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/master_stall
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/pf_pc
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/new_pc
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/clear_pipeline
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/dcd_stalled
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/pf_gie
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/dcd_opn
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/dcd_ce
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/dcd_phase
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/dcd_A
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/dcd_B
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/dcd_R
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/dcd_preA
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/dcd_preB
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/dcd_Acc
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/dcd_Bcc
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/dcd_Apc
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/dcd_Bpc
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/dcd_Rcc
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/dcd_Rpc
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/dcd_F
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/dcd_wR
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/dcd_rA
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/dcd_rB
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/dcd_ALU
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/dcd_M
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/dcd_DIV
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/dcd_FP
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/dcd_wF
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/dcd_gie
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/dcd_break
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/dcd_lock
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/dcd_pipe
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/dcd_ljmp
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/dcd_valid
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/dcd_pc
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/dcd_I
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/dcd_zI
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/dcd_A_stall
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/dcd_B_stall
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/dcd_F_stall
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/dcd_illegal
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/dcd_early_branch
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/dcd_early_branch_stb
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/dcd_branch_pc
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/dcd_sim
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/dcd_sim_immv
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/prelock_stall
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/last_lock_insn
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/cc_invalid_for_dcd
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/pending_sreg_write
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/op_valid
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/op_valid_mem
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/op_valid_alu
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/op_valid_div
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/op_valid_fpu
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/op_stall
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/op_opn
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/op_R
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/op_Rcc
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/op_Aid
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/op_Bid
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/op_rA
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/op_rB
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/r_op_Av
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/r_op_Bv
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/op_pc
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/w_op_Av
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/w_op_Bv
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/op_Av
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/op_Bv
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/w_pcB_v
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/w_pcA_v
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/w_op_BnI
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/op_wR
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/op_wF
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/op_gie
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/op_Fl
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/r_op_F
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/op_F
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/op_ce
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/op_phase
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/op_pipe
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/r_op_break
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/w_op_valid
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/op_lowpower_clear
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/w_cpu_info
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/op_illegal
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/op_break
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/op_lock
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/op_sim
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/op_sim_immv
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/alu_sim
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/alu_sim_immv
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/alu_pc
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/alu_reg
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/r_alu_pc_valid
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/mem_pc_valid
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/alu_pc_valid
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/alu_phase
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/alu_ce
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/alu_stall
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/alu_result
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/alu_flags
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/alu_valid
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/alu_busy
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/set_cond
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/alu_wR
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/alu_wF
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/alu_gie
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/alu_illegal
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/mem_ce
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/mem_stalled
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/div_ce
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/div_error
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/div_busy
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/div_valid
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/div_result
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/div_flags
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/fpu_ce
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/fpu_error
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/fpu_busy
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/fpu_valid
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/fpu_result
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/fpu_flags
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/adf_ce_unconditional
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/dbgv
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/dbg_clear_pipe
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/dbg_val
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/debug_pc
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/r_dbg_stall
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/wr_write_pc
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/wr_write_cc
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/wr_write_scc
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/wr_write_ucc
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/wr_reg_ce
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/wr_flags_ce
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/wr_flags
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/wr_index
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/wr_reg_id
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/wr_gpreg_vl
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/wr_spreg_vl
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/w_switch_to_interrupt
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/w_release_from_interrupt
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/ipc
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/upc
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/last_write_to_cc
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/cc_write_hold
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/r_clear_icache
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/pfpcset
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/pfpcsrc
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/w_clken
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/dcd_full_R
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/dcd_full_A
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/dcd_full_B
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/avsrc
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/bvsrc
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/bisrc
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/cpu_sim
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group core -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/core/unused
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group dbgwskd -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/dbgwskd/i_clk
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group dbgwskd -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/dbgwskd/i_reset
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group dbgwskd -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/dbgwskd/i_valid
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group dbgwskd -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/dbgwskd/i_data
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group dbgwskd -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/dbgwskd/i_ready
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group dbgwskd -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/dbgwskd/o_ready
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group dbgwskd -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/dbgwskd/o_valid
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group dbgwskd -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/dbgwskd/o_data
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group dbgwskd -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/dbgwskd/w_data
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group dbgwskd -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/dbgwskd/unused
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -expand -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/S_AXI_ACLK
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -expand -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/S_AXI_ARESETN
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -expand -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/i_interrupt
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -expand -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/i_cpu_reset
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -expand -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/S_DBG_AWVALID
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -expand -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/S_DBG_AWADDR
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -expand -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/S_DBG_AWPROT
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -expand -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/S_DBG_WVALID
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -expand -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/S_DBG_WDATA
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -expand -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/S_DBG_WSTRB
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -expand -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/S_DBG_BREADY
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -expand -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/S_DBG_ARVALID
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -expand -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/S_DBG_ARADDR
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -expand -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/S_DBG_ARPROT
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -expand -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/S_DBG_RREADY
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -expand -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/M_INSN_AWREADY
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -expand -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/M_INSN_WREADY
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -expand -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/M_INSN_BVALID
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -expand -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/M_INSN_BRESP
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -expand -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/M_INSN_ARREADY
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -expand -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/M_INSN_RVALID
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -expand -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/M_INSN_RDATA
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -expand -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/M_INSN_RRESP
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -expand -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/M_DATA_AWREADY
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -expand -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/M_DATA_WREADY
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -expand -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/M_DATA_BVALID
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -expand -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/M_DATA_BRESP
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -expand -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/M_DATA_ARREADY
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -expand -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/M_DATA_RVALID
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -expand -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/M_DATA_RDATA
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -expand -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/M_DATA_RRESP
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -expand -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/S_DBG_AWREADY
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -expand -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/S_DBG_WREADY
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -expand -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/S_DBG_BVALID
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -expand -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/S_DBG_BRESP
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -expand -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/S_DBG_ARREADY
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -expand -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/S_DBG_RVALID
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -expand -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/S_DBG_RDATA
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -expand -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/S_DBG_RRESP
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -expand -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/M_INSN_AWVALID
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -expand -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/M_INSN_AWADDR
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -expand -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/M_INSN_AWPROT
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -expand -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/M_INSN_WVALID
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -expand -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/M_INSN_WDATA
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -expand -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/M_INSN_WSTRB
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -expand -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/M_INSN_BREADY
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -expand -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/M_INSN_ARVALID
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -expand -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/M_INSN_ARADDR
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -expand -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/M_INSN_ARPROT
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -expand -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/M_INSN_RREADY
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -expand -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/M_DATA_AWVALID
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -expand -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/M_DATA_AWADDR
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -expand -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/M_DATA_AWPROT
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -expand -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/M_DATA_WVALID
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -expand -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/M_DATA_WDATA
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -expand -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/M_DATA_WSTRB
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -expand -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/M_DATA_BREADY
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -expand -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/M_DATA_ARVALID
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -expand -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/M_DATA_ARADDR
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -expand -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/M_DATA_ARPROT
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -expand -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/M_DATA_RREADY
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -expand -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/o_cmd_reset
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -expand -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/o_halted
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -expand -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/o_gie
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -expand -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/o_op_stall
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -expand -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/o_pf_stall
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -expand -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/o_i_count
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -expand -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/o_cpu_debug
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -expand -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/o_prof_stb
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -expand -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/o_prof_addr
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -expand -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/o_prof_ticks
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/awskd_valid
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/wskd_valid
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/arskd_valid
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/dbg_write_ready
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/dbg_read_ready
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/awskd_addr
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/arskd_addr
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/wskd_data
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/wskd_strb
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/dbg_write_valid
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/dbg_read_valid
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/dbg_blkram_stall
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/dbg_write_reg
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/dbg_read_reg
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/dbg_write_data
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/dbg_read_data
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/cpu_dbg_stall
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/cpu_break
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/dbg_write_stall
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/cpu_dbg_cc
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/reset_hold
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/halt_on_fault
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/dbg_catch
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/cpu_clken
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/cpu_clock
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/clk_gate
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/reset_request
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/release_request
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/halt_request
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/step_request
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/clear_cache_request
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/cpu_has_halted
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/cmd_halt
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/cmd_reset
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/cmd_step
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/cmd_clear_cache
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/cpu_status
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/dbg_cmd_write
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/dbg_cpu_write
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/dbg_cmd_data
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/dbg_cmd_strb
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/pf_new_pc
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/clear_icache
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/pf_ready
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/pf_request_address
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/pf_instruction
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/pf_instruction_pc
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/pf_valid
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/pf_illegal
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/clear_dcache
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/bus_lock
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/mem_op
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/mem_cpu_addr
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/mem_lock_pc
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/mem_wdata
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/mem_reg
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/mem_pipe_stalled
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/mem_bus_err
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/mem_ce
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/mem_valid
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/mem_busy
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/mem_rdbusy
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/mem_wreg
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/mem_result
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/r_blkram_stall
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/i_bus_data
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/o_bus_data
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/o_bus_strb
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/unused
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group pf -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/pf/S_AXI_ACLK
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group pf -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/pf/S_AXI_ARESETN
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group pf -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/pf/i_cpu_reset
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group pf -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/pf/i_new_pc
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group pf -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/pf/i_clear_cache
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group pf -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/pf/i_ready
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group pf -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/pf/i_pc
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group pf -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/pf/M_AXI_ARREADY
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group pf -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/pf/M_AXI_RVALID
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group pf -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/pf/M_AXI_RDATA
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group pf -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/pf/M_AXI_RRESP
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group pf -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/pf/o_insn
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group pf -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/pf/o_pc
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group pf -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/pf/o_valid
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group pf -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/pf/o_illegal
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group pf -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/pf/M_AXI_ARVALID
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group pf -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/pf/M_AXI_ARADDR
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group pf -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/pf/M_AXI_ARPROT
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group pf -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/pf/M_AXI_RREADY
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group pf -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/pf/new_flushcount
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group pf -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/pf/outstanding
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group pf -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/pf/next_outstanding
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group pf -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/pf/flushcount
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group pf -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/pf/flushing
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group pf -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/pf/flush_request
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group pf -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/pf/full_bus
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group pf -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/pf/shift
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group pf -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/pf/fifo_reset
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group pf -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/pf/fifo_wr
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group pf -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/pf/fifo_rd
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group pf -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/pf/ign_fifo_full
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group pf -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/pf/fifo_empty
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group pf -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/pf/ign_fifo_fill
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group pf -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/pf/fifo_data
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group pf -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/pf/pending_new_pc
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group pf -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/pf/pending_pc
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group pf -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/pf/fill
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group pf -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/pf/out_fill
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group pf -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/pf/out_data
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group pf -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/pf/endian_swapped_rdata
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group pf -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/pf/unused
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group BARE_MEM -group domem -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/BARE_MEM/domem/S_AXI_ACLK
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group BARE_MEM -group domem -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/BARE_MEM/domem/S_AXI_ARESETN
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group BARE_MEM -group domem -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/BARE_MEM/domem/i_cpu_reset
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group BARE_MEM -group domem -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/BARE_MEM/domem/i_stb
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group BARE_MEM -group domem -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/BARE_MEM/domem/i_lock
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group BARE_MEM -group domem -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/BARE_MEM/domem/i_op
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group BARE_MEM -group domem -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/BARE_MEM/domem/i_addr
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group BARE_MEM -group domem -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/BARE_MEM/domem/i_data
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group BARE_MEM -group domem -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/BARE_MEM/domem/i_oreg
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group BARE_MEM -group domem -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/BARE_MEM/domem/M_AXI_AWREADY
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group BARE_MEM -group domem -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/BARE_MEM/domem/M_AXI_WREADY
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group BARE_MEM -group domem -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/BARE_MEM/domem/M_AXI_BVALID
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group BARE_MEM -group domem -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/BARE_MEM/domem/M_AXI_BRESP
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group BARE_MEM -group domem -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/BARE_MEM/domem/M_AXI_ARREADY
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group BARE_MEM -group domem -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/BARE_MEM/domem/M_AXI_RVALID
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group BARE_MEM -group domem -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/BARE_MEM/domem/M_AXI_RDATA
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group BARE_MEM -group domem -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/BARE_MEM/domem/M_AXI_RRESP
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group BARE_MEM -group domem -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/BARE_MEM/domem/o_busy
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group BARE_MEM -group domem -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/BARE_MEM/domem/o_rdbusy
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group BARE_MEM -group domem -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/BARE_MEM/domem/o_valid
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group BARE_MEM -group domem -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/BARE_MEM/domem/o_err
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group BARE_MEM -group domem -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/BARE_MEM/domem/o_wreg
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group BARE_MEM -group domem -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/BARE_MEM/domem/o_result
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group BARE_MEM -group domem -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/BARE_MEM/domem/M_AXI_AWVALID
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group BARE_MEM -group domem -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/BARE_MEM/domem/M_AXI_AWADDR
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group BARE_MEM -group domem -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/BARE_MEM/domem/M_AXI_AWPROT
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group BARE_MEM -group domem -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/BARE_MEM/domem/M_AXI_WVALID
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group BARE_MEM -group domem -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/BARE_MEM/domem/M_AXI_WDATA
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group BARE_MEM -group domem -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/BARE_MEM/domem/M_AXI_WSTRB
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group BARE_MEM -group domem -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/BARE_MEM/domem/M_AXI_BREADY
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group BARE_MEM -group domem -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/BARE_MEM/domem/M_AXI_ARVALID
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group BARE_MEM -group domem -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/BARE_MEM/domem/M_AXI_ARADDR
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group BARE_MEM -group domem -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/BARE_MEM/domem/M_AXI_ARPROT
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group BARE_MEM -group domem -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/BARE_MEM/domem/M_AXI_RREADY
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group BARE_MEM -group domem -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/BARE_MEM/domem/i_clk
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group BARE_MEM -group domem -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/BARE_MEM/domem/w_misaligned
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group BARE_MEM -group domem -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/BARE_MEM/domem/w_misalignment_err
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group BARE_MEM -group domem -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/BARE_MEM/domem/misaligned_request
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group BARE_MEM -group domem -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/BARE_MEM/domem/misaligned_aw_request
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group BARE_MEM -group domem -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/BARE_MEM/domem/misaligned_response_pending
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group BARE_MEM -group domem -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/BARE_MEM/domem/pending_err
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group BARE_MEM -group domem -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/BARE_MEM/domem/misaligned_read
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group BARE_MEM -group domem -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/BARE_MEM/domem/r_flushing
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group BARE_MEM -group domem -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/BARE_MEM/domem/r_op
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group BARE_MEM -group domem -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/BARE_MEM/domem/next_wdata
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group BARE_MEM -group domem -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/BARE_MEM/domem/next_wstrb
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group BARE_MEM -group domem -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/BARE_MEM/domem/last_result
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group BARE_MEM -group domem -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/BARE_MEM/domem/shifted_wstrb_word
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group BARE_MEM -group domem -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/BARE_MEM/domem/shifted_wstrb_halfword
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group BARE_MEM -group domem -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/BARE_MEM/domem/shifted_wstrb_byte
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group BARE_MEM -group domem -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/BARE_MEM/domem/swapped_wstrb_word
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group BARE_MEM -group domem -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/BARE_MEM/domem/swapped_wstrb_halfword
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group BARE_MEM -group domem -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/BARE_MEM/domem/swapped_wstrb_byte
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group BARE_MEM -group domem -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/BARE_MEM/domem/axi_wdata
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group BARE_MEM -group domem -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/BARE_MEM/domem/axi_wstrb
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group BARE_MEM -group domem -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/BARE_MEM/domem/swapaddr
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group BARE_MEM -group domem -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/BARE_MEM/domem/endian_swapped_rdata
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group BARE_MEM -group domem -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/BARE_MEM/domem/pre_result
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group BARE_MEM -group domem -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/BARE_MEM/domem/wide_return
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -expand -group i_zipaxil_0 -group BARE_MEM -group domem -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_zipaxil_0/BARE_MEM/domem/unused
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_master_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_master_0/clk
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_master_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_master_0/rst_n
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_master_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_master_0/start
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_master_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_master_0/addr
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_master_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_master_0/rnw
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_master_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_master_0/strobe
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_master_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_master_0/master_wdata
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_master_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_master_0/awready
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_master_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_master_0/wready
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_master_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_master_0/bvalid
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_master_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_master_0/bresp
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_master_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_master_0/arready
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_master_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_master_0/rvalid
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_master_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_master_0/rdata
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_master_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_master_0/rresp
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_master_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_master_0/done
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_master_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_master_0/master_rdata
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_master_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_master_0/access_status
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_master_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_master_0/awvalid
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_master_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_master_0/awaddr
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_master_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_master_0/awprot
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_master_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_master_0/wvalid
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_master_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_master_0/wdata
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_master_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_master_0/wstrb
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_master_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_master_0/bready
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_master_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_master_0/arvalid
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_master_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_master_0/araddr
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_master_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_master_0/arprot
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_master_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_master_0/rready
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_master_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_master_0/current_state
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_master_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_master_0/next_state
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_master_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_master_0/arvalid_int
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_master_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_master_0/rready_int
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_master_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_master_0/awvalid_int
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_master_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_master_0/wvalid_int
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_master_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_master_0/bready_int
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_master_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_master_0/addr_int
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_master_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_master_0/master_wdata_int
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_master_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_master_0/strobe_int
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_master_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_master_0/rnw_int
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group i_axi4_lite_master_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_axi4_lite_master_0/start_p
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/clk_sys
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/rst_n_sys
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Inputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/i_lcd_data
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/o_seg0
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/o_seg1
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/o_seg2
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/o_seg3
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/o_seg4
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/o_seg5
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/o_seg6
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/o_seg7
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/o_lcd_wdata
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/o_lcd_rw
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/o_lcd_en
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/o_lcd_rs
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/o_lcd_on
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/o_bidir_sel
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/ledr
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Outputs /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/ledg
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/prof_addr
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/awvalid_zipaxil_dbg
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/awaddr_zipaxil_dbg
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/awprot_zipaxil_dbg
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/awready_zipaxil_dbg
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/wvalid_zipaxil_dbg
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/wdata_zipaxil_dbg
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/wstrb_zipaxil_dbg
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/wready_zipaxil_dbg
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/bready_zipaxil_dbg
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/bvalid_zipaxil_dbg
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/bresp_zipaxil_dbg
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/arvalid_zipaxil_dbg
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/araddr_zipaxil_dbg
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/arprot_zipaxil_dbg
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/arready_zipaxil_dbg
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/rready_zipaxil_dbg
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/rvalid_zipaxil_dbg
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/rdata_zipaxil_dbg
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/rresp_zipaxil_dbg
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/awvalid_master_instr
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/awaddr_master_instr
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/awprot_master_instr
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/awready_master_instr
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/wvalid_master_instr
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/wdata_master_instr
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/wstrb_master_instr
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/wready_master_instr
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/bready_master_instr
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/bvalid_master_instr
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/bresp_master_instr
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/arvalid_master_instr
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/araddr_master_instr
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/arprot_master_instr
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/arready_master_instr
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/rready_master_instr
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/rvalid_master_instr
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/rdata_master_instr
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/rresp_master_instr
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/awvalid_master_data
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/awaddr_master_data
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/awprot_master_data
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/awready_master_data
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/wvalid_master_data
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/wdata_master_data
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/wstrb_master_data
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/wready_master_data
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/bready_master_data
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/bvalid_master_data
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/bresp_master_data
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/arvalid_master_data
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/araddr_master_data
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/arprot_master_data
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/arready_master_data
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/rready_master_data
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/rvalid_master_data
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/rdata_master_data
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/rresp_master_data
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/start_clk_jtag
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/addr_vjtag
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/rnw
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/strobe
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/master_wdata_vjtag
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/master_rdata
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/access_status
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/master_wdata
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/start_master
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/addr_master
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/rnw_master
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/strobe_master
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/awvalid_master
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/awaddr_master
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/awprot_master
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/awready_master
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/wvalid_master
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/wdata_master
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/wstrb_master
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/wready_master
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/bready_master
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/bvalid_master
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/bresp_master
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/arvalid_master
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/araddr_master
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/arprot_master
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/arready_master
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/rready_master
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/rvalid_master
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/rdata_master
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/rresp_master
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/awvalid_lcd
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/awaddr_lcd
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/awprot_lcd
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/awready_lcd
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/wvalid_lcd
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/wdata_lcd
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/wstrb_lcd
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/wready_lcd
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/bready_lcd
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/bvalid_lcd
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/bresp_lcd
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/arvalid_lcd
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/araddr_lcd
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/arprot_lcd
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/arready_lcd
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/rready_lcd
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/rvalid_lcd
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/rdata_lcd
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/rresp_lcd
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/awvalid_7segs
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/awaddr_7segs
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/awprot_7segs
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/awready_7segs
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/wvalid_7segs
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/wdata_7segs
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/wstrb_7segs
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/wready_7segs
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/bready_7segs
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/bvalid_7segs
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/bresp_7segs
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/arvalid_7segs
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/araddr_7segs
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/arprot_7segs
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/arready_7segs
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/rready_7segs
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/rvalid_7segs
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/rdata_7segs
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/rresp_7segs
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/awvalid_interco_m
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/awaddr_interco_m
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/awprot_interco_m
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/awready_interco_m
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/wvalid_interco_m
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/wdata_interco_m
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/wstrb_interco_m
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/wready_interco_m
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/bready_interco_m
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/bvalid_interco_m
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/bresp_interco_m
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/arvalid_interco_m
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/araddr_interco_m
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/arprot_interco_m
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/arready_interco_m
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/rready_interco_m
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/rvalid_interco_m
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/rdata_interco_m
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/rresp_interco_m
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/start_clk
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/start_clk_p1
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/start_clk_p2
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/start_clk_r_edge
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/done_master
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/done_extended
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/done_extended_clk_jtag_p1
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/done_extended_clk_jtag_p2
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/done_extended_clk_jtag
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/done_extended_clk_jtag_r_edge
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/ledr_int
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/shift_reg
add wave -noupdate -expand -group i_dut -group i_zipcpu_axi4_lite_core_0 -group Internal /tb_top/i_dut/i_zipcpu_axi4_lite_core_0/lcd_on_int
add wave -noupdate -expand -group i_dut -group i_reset_gen_0 -group Inputs /tb_top/i_dut/i_reset_gen_0/clk
add wave -noupdate -expand -group i_dut -group i_reset_gen_0 -group Inputs /tb_top/i_dut/i_reset_gen_0/arst_n
add wave -noupdate -expand -group i_dut -group i_reset_gen_0 -group Outputs /tb_top/i_dut/i_reset_gen_0/o_rst_n
add wave -noupdate -expand -group i_dut -group i_reset_gen_0 -group Internal /tb_top/i_dut/i_reset_gen_0/s_rst_n_p1
add wave -noupdate -expand -group i_dut -group i_reset_gen_0 -group Internal /tb_top/i_dut/i_reset_gen_0/s_rst_n_p2
TreeUpdate [SetDefaultTree]
WaveRestoreCursors {{Cursor 1} {806319 ps} 0}
quietly wave cursor active 1
configure wave -namecolwidth 259
configure wave -valuecolwidth 100
configure wave -justifyvalue left
configure wave -signalnamewidth 1
configure wave -snapdistance 10
configure wave -datasetprefix 0
configure wave -rowmargin 4
configure wave -childrowmargin 2
configure wave -gridoffset 0
configure wave -gridperiod 1
configure wave -griddelta 40
configure wave -timeline 0
configure wave -timelineunits ms
update
WaveRestoreZoom {443853 ps} {894281 ps}
