// Seed: 1176552149
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_8;
endmodule
module module_1 (
    input tri id_0,
    input supply0 id_1,
    input tri id_2,
    output wor id_3,
    input wire id_4,
    output tri id_5,
    output tri1 id_6,
    input tri1 id_7
);
  wand id_9 = id_2;
  wire id_10;
  and (id_6, id_1, id_10, id_0, id_2, id_9, id_7, id_4);
  module_0(
      id_10, id_10, id_10, id_10, id_10, id_10, id_10
  );
endmodule
