============================================================
   Tang Dynasty, V4.1.389
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = C:/Anlogic/TD4.1.389/bin/td.exe
   Built at =   12:28:42 Mar  8 2018
   Run by =     Administrator
   Run Date =   Thu May 31 14:35:58 2018

   Run on =     Y1YBFM96WTED81W
============================================================
VLG-002 : analyze verilog file F:/Anlogic_MCU/Release_To_Custom/V20180528/Anlogic_MCU/Demo/FPGA/Quick_Start/al_ip/sys_pll.v
VLG-002 : analyze verilog file F:/Anlogic_MCU/Release_To_Custom/V20180528/Anlogic_MCU/Demo/FPGA/Quick_Start/al_ip/AL_MCU.v
VLG-002 : analyze verilog file F:/Anlogic_MCU/Release_To_Custom/V20180528/Anlogic_MCU/Demo/FPGA/Quick_Start/src/quick_start.v
CMD-004 : start command "import_device ef2_4.db -package EF2L45LG144B"
CMD-005 : finish command "import_device ef2_4.db -package EF2L45LG144B" in  1.188423s wall, 1.138807s user + 0.093601s system = 1.232408s CPU (103.7%)

CMD-006 : used memory is 108 MB, reserved memory is 81 MB, peak memory is 108 MB
CMD-004 : start command "import_db F:/Anlogic_MCU/Release_To_Custom/V20180528/Anlogic_MCU/Demo/FPGA/Quick_Start/Quick_Start_pr.db"
RUN-001 : Importing design generated by Tang Dynasty, V4.1.389.
RUN-001 : Import IO constraints
RUN-001 : Import Inst constraints
CMD-004 : start command "download -svf F:\Anlogic_MCU\Release_To_Custom\V20180528\Anlogic_MCU\Demo\FPGA\Quick_Start\Quick_Start.svf -mode jtag -wait 20 -spd 6 -sec 64 -cable 0 -chip EF2L45B"
CMD-004 : start command "bit_to_vec -chip EF2L45B -m jtag -svf F:/Anlogic_MCU/Release_To_Custom/V20180528/Anlogic_MCU/Demo/FPGA/Quick_Start/Quick_Start.svf"
CMD-004 : start command "program -cable 0 -spd 6"
CMD-005 : finish command "program -cable 0 -spd 6" in  1.381948s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (4.5%)

CMD-006 : used memory is 188 MB, reserved memory is 148 MB, peak memory is 188 MB
CMD-005 : finish command "download -svf F:\Anlogic_MCU\Release_To_Custom\V20180528\Anlogic_MCU\Demo\FPGA\Quick_Start\Quick_Start.svf -mode jtag -wait 20 -spd 6 -sec 64 -cable 0 -chip EF2L45B" in  1.514177s wall, 0.171601s user + 0.031200s system = 0.202801s CPU (13.4%)

CMD-006 : used memory is 188 MB, reserved memory is 148 MB, peak memory is 188 MB
GUI-001 : Download success!
