{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1653231549993 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653231550003 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 22 16:59:09 2022 " "Processing started: Sun May 22 16:59:09 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1653231550003 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653231550003 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ConstrainedWallace -c ConstrainedWallace " "Command: quartus_map --read_settings_files=on --write_settings_files=off ConstrainedWallace -c ConstrainedWallace" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653231550003 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1653231550849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr_29.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lfsr_29.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LFSR_29-Behavioral " "Found design unit 1: LFSR_29-Behavioral" {  } { { "LFSR_29.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/LFSR_29.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653231560327 ""} { "Info" "ISGN_ENTITY_NAME" "1 LFSR_29 " "Found entity 1: LFSR_29" {  } { { "LFSR_29.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/LFSR_29.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653231560327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653231560327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr_3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lfsr_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LFSR_3-Behavioral " "Found design unit 1: LFSR_3-Behavioral" {  } { { "LFSR_3.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/LFSR_3.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653231560334 ""} { "Info" "ISGN_ENTITY_NAME" "1 LFSR_3 " "Found entity 1: LFSR_3" {  } { { "LFSR_3.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/LFSR_3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653231560334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653231560334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "constrainedwallace.vhd 2 1 " "Found 2 design units, including 1 entities, in source file constrainedwallace.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ConstrainedWallace-rtl " "Found design unit 1: ConstrainedWallace-rtl" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653231560341 ""} { "Info" "ISGN_ENTITY_NAME" "1 ConstrainedWallace " "Found entity 1: ConstrainedWallace" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653231560341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653231560341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cwcontrolpath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cwcontrolpath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cwControlPath-rtl " "Found design unit 1: cwControlPath-rtl" {  } { { "cwControlPath.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/cwControlPath.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653231560349 ""} { "Info" "ISGN_ENTITY_NAME" "1 cwControlPath " "Found entity 1: cwControlPath" {  } { { "cwControlPath.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/cwControlPath.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653231560349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653231560349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wcram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wcram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wcram-SYN " "Found design unit 1: wcram-SYN" {  } { { "wcRAM.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/wcRAM.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653231560355 ""} { "Info" "ISGN_ENTITY_NAME" "1 wcRAM " "Found entity 1: wcRAM" {  } { { "wcRAM.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/wcRAM.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653231560355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653231560355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cwcontrolpath_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cwcontrolpath_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cwControlPath_tb-rtl " "Found design unit 1: cwControlPath_tb-rtl" {  } { { "cwControlPath_tb.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/cwControlPath_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653231560362 ""} { "Info" "ISGN_ENTITY_NAME" "1 cwControlPath_tb " "Found entity 1: cwControlPath_tb" {  } { { "cwControlPath_tb.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/cwControlPath_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653231560362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653231560362 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ConstrainedWallace " "Elaborating entity \"ConstrainedWallace\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1653231560501 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ramEN ConstrainedWallace.vhd(57) " "Verilog HDL or VHDL warning at ConstrainedWallace.vhd(57): object \"ramEN\" assigned a value but never read" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653231560502 "|ConstrainedWallace"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lfsrEN ConstrainedWallace.vhd(59) " "Verilog HDL or VHDL warning at ConstrainedWallace.vhd(59): object \"lfsrEN\" assigned a value but never read" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653231560502 "|ConstrainedWallace"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "aEN ConstrainedWallace.vhd(60) " "VHDL Signal Declaration warning at ConstrainedWallace.vhd(60): used implicit default value for signal \"aEN\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1653231560502 "|ConstrainedWallace"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "bEN ConstrainedWallace.vhd(61) " "VHDL Signal Declaration warning at ConstrainedWallace.vhd(61): used implicit default value for signal \"bEN\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1653231560502 "|ConstrainedWallace"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "addrA ConstrainedWallace.vhd(64) " "VHDL Signal Declaration warning at ConstrainedWallace.vhd(64): used implicit default value for signal \"addrA\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1653231560503 "|ConstrainedWallace"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "addrB ConstrainedWallace.vhd(65) " "VHDL Signal Declaration warning at ConstrainedWallace.vhd(65): used implicit default value for signal \"addrB\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1653231560503 "|ConstrainedWallace"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "M ConstrainedWallace.vhd(70) " "VHDL Signal Declaration warning at ConstrainedWallace.vhd(70): used implicit default value for signal \"M\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 70 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1653231560503 "|ConstrainedWallace"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "S ConstrainedWallace.vhd(71) " "VHDL Signal Declaration warning at ConstrainedWallace.vhd(71): used implicit default value for signal \"S\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 71 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1653231560503 "|ConstrainedWallace"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "chi ConstrainedWallace.vhd(85) " "Verilog HDL or VHDL warning at ConstrainedWallace.vhd(85): object \"chi\" assigned a value but never read" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 85 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653231560503 "|ConstrainedWallace"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "G ConstrainedWallace.vhd(86) " "Verilog HDL or VHDL warning at ConstrainedWallace.vhd(86): object \"G\" assigned a value but never read" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 86 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653231560503 "|ConstrainedWallace"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Leaky1 ConstrainedWallace.vhd(87) " "VHDL Signal Declaration warning at ConstrainedWallace.vhd(87): used implicit default value for signal \"Leaky1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 87 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1653231560503 "|ConstrainedWallace"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Leaky3 ConstrainedWallace.vhd(89) " "VHDL Signal Declaration warning at ConstrainedWallace.vhd(89): used implicit default value for signal \"Leaky3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 89 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1653231560503 "|ConstrainedWallace"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "C1 ConstrainedWallace.vhd(90) " "VHDL Signal Declaration warning at ConstrainedWallace.vhd(90): used explicit default value for signal \"C1\" because signal was never assigned a value" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 90 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1653231560503 "|ConstrainedWallace"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "grnNum ConstrainedWallace.vhd(103) " "VHDL Signal Declaration warning at ConstrainedWallace.vhd(103): used implicit default value for signal \"grnNum\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 103 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1653231560503 "|ConstrainedWallace"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "mult1Out ConstrainedWallace.vhd(106) " "VHDL Signal Declaration warning at ConstrainedWallace.vhd(106): used implicit default value for signal \"mult1Out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 106 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1653231560503 "|ConstrainedWallace"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mult2A ConstrainedWallace.vhd(107) " "Verilog HDL or VHDL warning at ConstrainedWallace.vhd(107): object \"mult2A\" assigned a value but never read" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 107 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653231560503 "|ConstrainedWallace"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "xor2 ConstrainedWallace.vhd(114) " "Verilog HDL or VHDL warning at ConstrainedWallace.vhd(114): object \"xor2\" assigned a value but never read" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 114 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653231560504 "|ConstrainedWallace"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "grnNum ConstrainedWallace.vhd(125) " "VHDL Process Statement warning at ConstrainedWallace.vhd(125): signal \"grnNum\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1653231560504 "|ConstrainedWallace"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "addOut ConstrainedWallace.vhd(128) " "VHDL Process Statement warning at ConstrainedWallace.vhd(128): signal \"addOut\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1653231560504 "|ConstrainedWallace"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "M ConstrainedWallace.vhd(128) " "VHDL Process Statement warning at ConstrainedWallace.vhd(128): signal \"M\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1653231560504 "|ConstrainedWallace"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "addOut ConstrainedWallace.vhd(129) " "VHDL Process Statement warning at ConstrainedWallace.vhd(129): signal \"addOut\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 129 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1653231560504 "|ConstrainedWallace"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "M ConstrainedWallace.vhd(129) " "VHDL Process Statement warning at ConstrainedWallace.vhd(129): signal \"M\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 129 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1653231560505 "|ConstrainedWallace"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "addA ConstrainedWallace.vhd(132) " "VHDL Process Statement warning at ConstrainedWallace.vhd(132): signal \"addA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 132 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1653231560505 "|ConstrainedWallace"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "addB ConstrainedWallace.vhd(132) " "VHDL Process Statement warning at ConstrainedWallace.vhd(132): signal \"addB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 132 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1653231560505 "|ConstrainedWallace"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aluState ConstrainedWallace.vhd(134) " "VHDL Process Statement warning at ConstrainedWallace.vhd(134): signal \"aluState\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 134 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1653231560505 "|ConstrainedWallace"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ALU1A ConstrainedWallace.vhd(135) " "VHDL Process Statement warning at ConstrainedWallace.vhd(135): signal \"ALU1A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 135 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1653231560505 "|ConstrainedWallace"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ALU1B ConstrainedWallace.vhd(135) " "VHDL Process Statement warning at ConstrainedWallace.vhd(135): signal \"ALU1B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 135 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1653231560505 "|ConstrainedWallace"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ALU2A ConstrainedWallace.vhd(136) " "VHDL Process Statement warning at ConstrainedWallace.vhd(136): signal \"ALU2A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 136 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1653231560505 "|ConstrainedWallace"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ALU2B ConstrainedWallace.vhd(136) " "VHDL Process Statement warning at ConstrainedWallace.vhd(136): signal \"ALU2B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 136 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1653231560505 "|ConstrainedWallace"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ALU1A ConstrainedWallace.vhd(138) " "VHDL Process Statement warning at ConstrainedWallace.vhd(138): signal \"ALU1A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 138 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1653231560505 "|ConstrainedWallace"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ALU1B ConstrainedWallace.vhd(138) " "VHDL Process Statement warning at ConstrainedWallace.vhd(138): signal \"ALU1B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 138 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1653231560505 "|ConstrainedWallace"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ALU2A ConstrainedWallace.vhd(139) " "VHDL Process Statement warning at ConstrainedWallace.vhd(139): signal \"ALU2A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 139 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1653231560505 "|ConstrainedWallace"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ALU2B ConstrainedWallace.vhd(139) " "VHDL Process Statement warning at ConstrainedWallace.vhd(139): signal \"ALU2B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 139 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1653231560505 "|ConstrainedWallace"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "addA\[15..1\] ConstrainedWallace.vhd(94) " "Using initial value X (don't care) for net \"addA\[15..1\]\" at ConstrainedWallace.vhd(94)" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 94 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653231560508 "|ConstrainedWallace"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cwControlPath cwControlPath:CP1 " "Elaborating entity \"cwControlPath\" for hierarchy \"cwControlPath:CP1\"" {  } { { "ConstrainedWallace.vhd" "CP1" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653231560534 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "aTrans cwControlPath.vhd(58) " "VHDL Signal Declaration warning at cwControlPath.vhd(58): used explicit default value for signal \"aTrans\" because signal was never assigned a value" {  } { { "cwControlPath.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/cwControlPath.vhd" 58 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1653231560536 "|ConstrainedWallace|cwControlPath:CP1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "iDebug cwControlPath.vhd(60) " "Verilog HDL or VHDL warning at cwControlPath.vhd(60): object \"iDebug\" assigned a value but never read" {  } { { "cwControlPath.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/cwControlPath.vhd" 60 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653231560536 "|ConstrainedWallace|cwControlPath:CP1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wcRAM wcRAM:RAM1 " "Elaborating entity \"wcRAM\" for hierarchy \"wcRAM:RAM1\"" {  } { { "ConstrainedWallace.vhd" "RAM1" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653231560544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram wcRAM:RAM1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"wcRAM:RAM1\|altsyncram:altsyncram_component\"" {  } { { "wcRAM.vhd" "altsyncram_component" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/wcRAM.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653231560629 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wcRAM:RAM1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"wcRAM:RAM1\|altsyncram:altsyncram_component\"" {  } { { "wcRAM.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/wcRAM.vhd" 67 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653231560646 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wcRAM:RAM1\|altsyncram:altsyncram_component " "Instantiated megafunction \"wcRAM:RAM1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653231560646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653231560646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653231560646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653231560646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653231560646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653231560646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653231560646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653231560646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653231560646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653231560646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653231560646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653231560646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653231560646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653231560646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653231560646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653231560646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653231560646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653231560646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653231560646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653231560646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file wcRAMfile.mif " "Parameter \"init_file\" = \"wcRAMfile.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653231560646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653231560646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653231560646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653231560646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653231560646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653231560646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653231560646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653231560646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653231560646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653231560646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653231560646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653231560646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653231560646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653231560646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653231560646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653231560646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653231560646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653231560646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653231560646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653231560646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653231560646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653231560646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653231560646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653231560646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653231560646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653231560646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653231560646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653231560646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653231560646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653231560646 ""}  } { { "wcRAM.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/wcRAM.vhd" 67 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653231560646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b244.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b244.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b244 " "Found entity 1: altsyncram_b244" {  } { { "db/altsyncram_b244.tdf" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/db/altsyncram_b244.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653231560703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653231560703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_b244 wcRAM:RAM1\|altsyncram:altsyncram_component\|altsyncram_b244:auto_generated " "Elaborating entity \"altsyncram_b244\" for hierarchy \"wcRAM:RAM1\|altsyncram:altsyncram_component\|altsyncram_b244:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653231560706 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_RAM_UNSUPPORTED_RBW_MODE" "port_a_read_during_write_mode bidir_dual_port ram_block1a0 " "WYSIWYG RAM primitive \"ram_block1a0\" in operation mode \"bidir_dual_port\" uses an unsupported value for parameter \"port_a_read_during_write_mode\" " {  } { { "db/altsyncram_b244.tdf" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/db/altsyncram_b244.tdf" 40 2 0 } } { "wcRAM.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/wcRAM.vhd" 67 0 0 } }  } 0 14000 "WYSIWYG RAM primitive \"%3!s!\" in operation mode \"%2!s!\" uses an unsupported value for parameter \"%1!s!\" " 0 0 "Analysis & Synthesis" 0 -1 1653231560709 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_RAM_UNSUPPORTED_RBW_MODE" "port_b_read_during_write_mode bidir_dual_port ram_block1a0 " "WYSIWYG RAM primitive \"ram_block1a0\" in operation mode \"bidir_dual_port\" uses an unsupported value for parameter \"port_b_read_during_write_mode\" " {  } { { "db/altsyncram_b244.tdf" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/db/altsyncram_b244.tdf" 40 2 0 } } { "wcRAM.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/wcRAM.vhd" 67 0 0 } }  } 0 14000 "WYSIWYG RAM primitive \"%3!s!\" in operation mode \"%2!s!\" uses an unsupported value for parameter \"%1!s!\" " 0 0 "Analysis & Synthesis" 0 -1 1653231560709 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_RAM_UNSUPPORTED_RBW_MODE" "port_a_read_during_write_mode bidir_dual_port ram_block1a1 " "WYSIWYG RAM primitive \"ram_block1a1\" in operation mode \"bidir_dual_port\" uses an unsupported value for parameter \"port_a_read_during_write_mode\" " {  } { { "db/altsyncram_b244.tdf" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/db/altsyncram_b244.tdf" 75 2 0 } } { "wcRAM.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/wcRAM.vhd" 67 0 0 } }  } 0 14000 "WYSIWYG RAM primitive \"%3!s!\" in operation mode \"%2!s!\" uses an unsupported value for parameter \"%1!s!\" " 0 0 "Analysis & Synthesis" 0 -1 1653231560709 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_RAM_UNSUPPORTED_RBW_MODE" "port_b_read_during_write_mode bidir_dual_port ram_block1a1 " "WYSIWYG RAM primitive \"ram_block1a1\" in operation mode \"bidir_dual_port\" uses an unsupported value for parameter \"port_b_read_during_write_mode\" " {  } { { "db/altsyncram_b244.tdf" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/db/altsyncram_b244.tdf" 75 2 0 } } { "wcRAM.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/wcRAM.vhd" 67 0 0 } }  } 0 14000 "WYSIWYG RAM primitive \"%3!s!\" in operation mode \"%2!s!\" uses an unsupported value for parameter \"%1!s!\" " 0 0 "Analysis & Synthesis" 0 -1 1653231560710 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_RAM_UNSUPPORTED_RBW_MODE" "port_a_read_during_write_mode bidir_dual_port ram_block1a2 " "WYSIWYG RAM primitive \"ram_block1a2\" in operation mode \"bidir_dual_port\" uses an unsupported value for parameter \"port_a_read_during_write_mode\" " {  } { { "db/altsyncram_b244.tdf" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/db/altsyncram_b244.tdf" 110 2 0 } } { "wcRAM.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/wcRAM.vhd" 67 0 0 } }  } 0 14000 "WYSIWYG RAM primitive \"%3!s!\" in operation mode \"%2!s!\" uses an unsupported value for parameter \"%1!s!\" " 0 0 "Analysis & Synthesis" 0 -1 1653231560710 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_RAM_UNSUPPORTED_RBW_MODE" "port_b_read_during_write_mode bidir_dual_port ram_block1a2 " "WYSIWYG RAM primitive \"ram_block1a2\" in operation mode \"bidir_dual_port\" uses an unsupported value for parameter \"port_b_read_during_write_mode\" " {  } { { "db/altsyncram_b244.tdf" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/db/altsyncram_b244.tdf" 110 2 0 } } { "wcRAM.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/wcRAM.vhd" 67 0 0 } }  } 0 14000 "WYSIWYG RAM primitive \"%3!s!\" in operation mode \"%2!s!\" uses an unsupported value for parameter \"%1!s!\" " 0 0 "Analysis & Synthesis" 0 -1 1653231560710 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_RAM_UNSUPPORTED_RBW_MODE" "port_a_read_during_write_mode bidir_dual_port ram_block1a3 " "WYSIWYG RAM primitive \"ram_block1a3\" in operation mode \"bidir_dual_port\" uses an unsupported value for parameter \"port_a_read_during_write_mode\" " {  } { { "db/altsyncram_b244.tdf" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/db/altsyncram_b244.tdf" 145 2 0 } } { "wcRAM.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/wcRAM.vhd" 67 0 0 } }  } 0 14000 "WYSIWYG RAM primitive \"%3!s!\" in operation mode \"%2!s!\" uses an unsupported value for parameter \"%1!s!\" " 0 0 "Analysis & Synthesis" 0 -1 1653231560710 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_RAM_UNSUPPORTED_RBW_MODE" "port_b_read_during_write_mode bidir_dual_port ram_block1a3 " "WYSIWYG RAM primitive \"ram_block1a3\" in operation mode \"bidir_dual_port\" uses an unsupported value for parameter \"port_b_read_during_write_mode\" " {  } { { "db/altsyncram_b244.tdf" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/db/altsyncram_b244.tdf" 145 2 0 } } { "wcRAM.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/wcRAM.vhd" 67 0 0 } }  } 0 14000 "WYSIWYG RAM primitive \"%3!s!\" in operation mode \"%2!s!\" uses an unsupported value for parameter \"%1!s!\" " 0 0 "Analysis & Synthesis" 0 -1 1653231560710 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_RAM_UNSUPPORTED_RBW_MODE" "port_a_read_during_write_mode bidir_dual_port ram_block1a4 " "WYSIWYG RAM primitive \"ram_block1a4\" in operation mode \"bidir_dual_port\" uses an unsupported value for parameter \"port_a_read_during_write_mode\" " {  } { { "db/altsyncram_b244.tdf" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/db/altsyncram_b244.tdf" 180 2 0 } } { "wcRAM.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/wcRAM.vhd" 67 0 0 } }  } 0 14000 "WYSIWYG RAM primitive \"%3!s!\" in operation mode \"%2!s!\" uses an unsupported value for parameter \"%1!s!\" " 0 0 "Analysis & Synthesis" 0 -1 1653231560711 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_RAM_UNSUPPORTED_RBW_MODE" "port_b_read_during_write_mode bidir_dual_port ram_block1a4 " "WYSIWYG RAM primitive \"ram_block1a4\" in operation mode \"bidir_dual_port\" uses an unsupported value for parameter \"port_b_read_during_write_mode\" " {  } { { "db/altsyncram_b244.tdf" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/db/altsyncram_b244.tdf" 180 2 0 } } { "wcRAM.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/wcRAM.vhd" 67 0 0 } }  } 0 14000 "WYSIWYG RAM primitive \"%3!s!\" in operation mode \"%2!s!\" uses an unsupported value for parameter \"%1!s!\" " 0 0 "Analysis & Synthesis" 0 -1 1653231560711 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_RAM_UNSUPPORTED_RBW_MODE" "port_a_read_during_write_mode bidir_dual_port ram_block1a5 " "WYSIWYG RAM primitive \"ram_block1a5\" in operation mode \"bidir_dual_port\" uses an unsupported value for parameter \"port_a_read_during_write_mode\" " {  } { { "db/altsyncram_b244.tdf" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/db/altsyncram_b244.tdf" 215 2 0 } } { "wcRAM.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/wcRAM.vhd" 67 0 0 } }  } 0 14000 "WYSIWYG RAM primitive \"%3!s!\" in operation mode \"%2!s!\" uses an unsupported value for parameter \"%1!s!\" " 0 0 "Analysis & Synthesis" 0 -1 1653231560711 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_RAM_UNSUPPORTED_RBW_MODE" "port_b_read_during_write_mode bidir_dual_port ram_block1a5 " "WYSIWYG RAM primitive \"ram_block1a5\" in operation mode \"bidir_dual_port\" uses an unsupported value for parameter \"port_b_read_during_write_mode\" " {  } { { "db/altsyncram_b244.tdf" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/db/altsyncram_b244.tdf" 215 2 0 } } { "wcRAM.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/wcRAM.vhd" 67 0 0 } }  } 0 14000 "WYSIWYG RAM primitive \"%3!s!\" in operation mode \"%2!s!\" uses an unsupported value for parameter \"%1!s!\" " 0 0 "Analysis & Synthesis" 0 -1 1653231560711 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_RAM_UNSUPPORTED_RBW_MODE" "port_a_read_during_write_mode bidir_dual_port ram_block1a6 " "WYSIWYG RAM primitive \"ram_block1a6\" in operation mode \"bidir_dual_port\" uses an unsupported value for parameter \"port_a_read_during_write_mode\" " {  } { { "db/altsyncram_b244.tdf" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/db/altsyncram_b244.tdf" 250 2 0 } } { "wcRAM.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/wcRAM.vhd" 67 0 0 } }  } 0 14000 "WYSIWYG RAM primitive \"%3!s!\" in operation mode \"%2!s!\" uses an unsupported value for parameter \"%1!s!\" " 0 0 "Analysis & Synthesis" 0 -1 1653231560711 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_RAM_UNSUPPORTED_RBW_MODE" "port_b_read_during_write_mode bidir_dual_port ram_block1a6 " "WYSIWYG RAM primitive \"ram_block1a6\" in operation mode \"bidir_dual_port\" uses an unsupported value for parameter \"port_b_read_during_write_mode\" " {  } { { "db/altsyncram_b244.tdf" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/db/altsyncram_b244.tdf" 250 2 0 } } { "wcRAM.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/wcRAM.vhd" 67 0 0 } }  } 0 14000 "WYSIWYG RAM primitive \"%3!s!\" in operation mode \"%2!s!\" uses an unsupported value for parameter \"%1!s!\" " 0 0 "Analysis & Synthesis" 0 -1 1653231560711 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_RAM_UNSUPPORTED_RBW_MODE" "port_a_read_during_write_mode bidir_dual_port ram_block1a7 " "WYSIWYG RAM primitive \"ram_block1a7\" in operation mode \"bidir_dual_port\" uses an unsupported value for parameter \"port_a_read_during_write_mode\" " {  } { { "db/altsyncram_b244.tdf" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/db/altsyncram_b244.tdf" 285 2 0 } } { "wcRAM.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/wcRAM.vhd" 67 0 0 } }  } 0 14000 "WYSIWYG RAM primitive \"%3!s!\" in operation mode \"%2!s!\" uses an unsupported value for parameter \"%1!s!\" " 0 0 "Analysis & Synthesis" 0 -1 1653231560712 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_RAM_UNSUPPORTED_RBW_MODE" "port_b_read_during_write_mode bidir_dual_port ram_block1a7 " "WYSIWYG RAM primitive \"ram_block1a7\" in operation mode \"bidir_dual_port\" uses an unsupported value for parameter \"port_b_read_during_write_mode\" " {  } { { "db/altsyncram_b244.tdf" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/db/altsyncram_b244.tdf" 285 2 0 } } { "wcRAM.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/wcRAM.vhd" 67 0 0 } }  } 0 14000 "WYSIWYG RAM primitive \"%3!s!\" in operation mode \"%2!s!\" uses an unsupported value for parameter \"%1!s!\" " 0 0 "Analysis & Synthesis" 0 -1 1653231560712 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_RAM_UNSUPPORTED_RBW_MODE" "port_a_read_during_write_mode bidir_dual_port ram_block1a8 " "WYSIWYG RAM primitive \"ram_block1a8\" in operation mode \"bidir_dual_port\" uses an unsupported value for parameter \"port_a_read_during_write_mode\" " {  } { { "db/altsyncram_b244.tdf" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/db/altsyncram_b244.tdf" 320 2 0 } } { "wcRAM.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/wcRAM.vhd" 67 0 0 } }  } 0 14000 "WYSIWYG RAM primitive \"%3!s!\" in operation mode \"%2!s!\" uses an unsupported value for parameter \"%1!s!\" " 0 0 "Analysis & Synthesis" 0 -1 1653231560712 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_RAM_UNSUPPORTED_RBW_MODE" "port_b_read_during_write_mode bidir_dual_port ram_block1a8 " "WYSIWYG RAM primitive \"ram_block1a8\" in operation mode \"bidir_dual_port\" uses an unsupported value for parameter \"port_b_read_during_write_mode\" " {  } { { "db/altsyncram_b244.tdf" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/db/altsyncram_b244.tdf" 320 2 0 } } { "wcRAM.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/wcRAM.vhd" 67 0 0 } }  } 0 14000 "WYSIWYG RAM primitive \"%3!s!\" in operation mode \"%2!s!\" uses an unsupported value for parameter \"%1!s!\" " 0 0 "Analysis & Synthesis" 0 -1 1653231560712 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_RAM_UNSUPPORTED_RBW_MODE" "port_a_read_during_write_mode bidir_dual_port ram_block1a9 " "WYSIWYG RAM primitive \"ram_block1a9\" in operation mode \"bidir_dual_port\" uses an unsupported value for parameter \"port_a_read_during_write_mode\" " {  } { { "db/altsyncram_b244.tdf" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/db/altsyncram_b244.tdf" 355 2 0 } } { "wcRAM.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/wcRAM.vhd" 67 0 0 } }  } 0 14000 "WYSIWYG RAM primitive \"%3!s!\" in operation mode \"%2!s!\" uses an unsupported value for parameter \"%1!s!\" " 0 0 "Analysis & Synthesis" 0 -1 1653231560712 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_RAM_UNSUPPORTED_RBW_MODE" "port_b_read_during_write_mode bidir_dual_port ram_block1a9 " "WYSIWYG RAM primitive \"ram_block1a9\" in operation mode \"bidir_dual_port\" uses an unsupported value for parameter \"port_b_read_during_write_mode\" " {  } { { "db/altsyncram_b244.tdf" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/db/altsyncram_b244.tdf" 355 2 0 } } { "wcRAM.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/wcRAM.vhd" 67 0 0 } }  } 0 14000 "WYSIWYG RAM primitive \"%3!s!\" in operation mode \"%2!s!\" uses an unsupported value for parameter \"%1!s!\" " 0 0 "Analysis & Synthesis" 0 -1 1653231560712 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_RAM_UNSUPPORTED_RBW_MODE" "port_a_read_during_write_mode bidir_dual_port ram_block1a10 " "WYSIWYG RAM primitive \"ram_block1a10\" in operation mode \"bidir_dual_port\" uses an unsupported value for parameter \"port_a_read_during_write_mode\" " {  } { { "db/altsyncram_b244.tdf" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/db/altsyncram_b244.tdf" 390 2 0 } } { "wcRAM.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/wcRAM.vhd" 67 0 0 } }  } 0 14000 "WYSIWYG RAM primitive \"%3!s!\" in operation mode \"%2!s!\" uses an unsupported value for parameter \"%1!s!\" " 0 0 "Analysis & Synthesis" 0 -1 1653231560713 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_RAM_UNSUPPORTED_RBW_MODE" "port_b_read_during_write_mode bidir_dual_port ram_block1a10 " "WYSIWYG RAM primitive \"ram_block1a10\" in operation mode \"bidir_dual_port\" uses an unsupported value for parameter \"port_b_read_during_write_mode\" " {  } { { "db/altsyncram_b244.tdf" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/db/altsyncram_b244.tdf" 390 2 0 } } { "wcRAM.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/wcRAM.vhd" 67 0 0 } }  } 0 14000 "WYSIWYG RAM primitive \"%3!s!\" in operation mode \"%2!s!\" uses an unsupported value for parameter \"%1!s!\" " 0 0 "Analysis & Synthesis" 0 -1 1653231560713 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_RAM_UNSUPPORTED_RBW_MODE" "port_a_read_during_write_mode bidir_dual_port ram_block1a11 " "WYSIWYG RAM primitive \"ram_block1a11\" in operation mode \"bidir_dual_port\" uses an unsupported value for parameter \"port_a_read_during_write_mode\" " {  } { { "db/altsyncram_b244.tdf" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/db/altsyncram_b244.tdf" 425 2 0 } } { "wcRAM.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/wcRAM.vhd" 67 0 0 } }  } 0 14000 "WYSIWYG RAM primitive \"%3!s!\" in operation mode \"%2!s!\" uses an unsupported value for parameter \"%1!s!\" " 0 0 "Analysis & Synthesis" 0 -1 1653231560713 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_RAM_UNSUPPORTED_RBW_MODE" "port_b_read_during_write_mode bidir_dual_port ram_block1a11 " "WYSIWYG RAM primitive \"ram_block1a11\" in operation mode \"bidir_dual_port\" uses an unsupported value for parameter \"port_b_read_during_write_mode\" " {  } { { "db/altsyncram_b244.tdf" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/db/altsyncram_b244.tdf" 425 2 0 } } { "wcRAM.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/wcRAM.vhd" 67 0 0 } }  } 0 14000 "WYSIWYG RAM primitive \"%3!s!\" in operation mode \"%2!s!\" uses an unsupported value for parameter \"%1!s!\" " 0 0 "Analysis & Synthesis" 0 -1 1653231560713 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_RAM_UNSUPPORTED_RBW_MODE" "port_a_read_during_write_mode bidir_dual_port ram_block1a12 " "WYSIWYG RAM primitive \"ram_block1a12\" in operation mode \"bidir_dual_port\" uses an unsupported value for parameter \"port_a_read_during_write_mode\" " {  } { { "db/altsyncram_b244.tdf" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/db/altsyncram_b244.tdf" 460 2 0 } } { "wcRAM.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/wcRAM.vhd" 67 0 0 } }  } 0 14000 "WYSIWYG RAM primitive \"%3!s!\" in operation mode \"%2!s!\" uses an unsupported value for parameter \"%1!s!\" " 0 0 "Analysis & Synthesis" 0 -1 1653231560713 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_RAM_UNSUPPORTED_RBW_MODE" "port_b_read_during_write_mode bidir_dual_port ram_block1a12 " "WYSIWYG RAM primitive \"ram_block1a12\" in operation mode \"bidir_dual_port\" uses an unsupported value for parameter \"port_b_read_during_write_mode\" " {  } { { "db/altsyncram_b244.tdf" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/db/altsyncram_b244.tdf" 460 2 0 } } { "wcRAM.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/wcRAM.vhd" 67 0 0 } }  } 0 14000 "WYSIWYG RAM primitive \"%3!s!\" in operation mode \"%2!s!\" uses an unsupported value for parameter \"%1!s!\" " 0 0 "Analysis & Synthesis" 0 -1 1653231560713 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_RAM_UNSUPPORTED_RBW_MODE" "port_a_read_during_write_mode bidir_dual_port ram_block1a13 " "WYSIWYG RAM primitive \"ram_block1a13\" in operation mode \"bidir_dual_port\" uses an unsupported value for parameter \"port_a_read_during_write_mode\" " {  } { { "db/altsyncram_b244.tdf" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/db/altsyncram_b244.tdf" 495 2 0 } } { "wcRAM.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/wcRAM.vhd" 67 0 0 } }  } 0 14000 "WYSIWYG RAM primitive \"%3!s!\" in operation mode \"%2!s!\" uses an unsupported value for parameter \"%1!s!\" " 0 0 "Analysis & Synthesis" 0 -1 1653231560714 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_RAM_UNSUPPORTED_RBW_MODE" "port_b_read_during_write_mode bidir_dual_port ram_block1a13 " "WYSIWYG RAM primitive \"ram_block1a13\" in operation mode \"bidir_dual_port\" uses an unsupported value for parameter \"port_b_read_during_write_mode\" " {  } { { "db/altsyncram_b244.tdf" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/db/altsyncram_b244.tdf" 495 2 0 } } { "wcRAM.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/wcRAM.vhd" 67 0 0 } }  } 0 14000 "WYSIWYG RAM primitive \"%3!s!\" in operation mode \"%2!s!\" uses an unsupported value for parameter \"%1!s!\" " 0 0 "Analysis & Synthesis" 0 -1 1653231560714 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_RAM_UNSUPPORTED_RBW_MODE" "port_a_read_during_write_mode bidir_dual_port ram_block1a14 " "WYSIWYG RAM primitive \"ram_block1a14\" in operation mode \"bidir_dual_port\" uses an unsupported value for parameter \"port_a_read_during_write_mode\" " {  } { { "db/altsyncram_b244.tdf" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/db/altsyncram_b244.tdf" 530 2 0 } } { "wcRAM.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/wcRAM.vhd" 67 0 0 } }  } 0 14000 "WYSIWYG RAM primitive \"%3!s!\" in operation mode \"%2!s!\" uses an unsupported value for parameter \"%1!s!\" " 0 0 "Analysis & Synthesis" 0 -1 1653231560714 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_RAM_UNSUPPORTED_RBW_MODE" "port_b_read_during_write_mode bidir_dual_port ram_block1a14 " "WYSIWYG RAM primitive \"ram_block1a14\" in operation mode \"bidir_dual_port\" uses an unsupported value for parameter \"port_b_read_during_write_mode\" " {  } { { "db/altsyncram_b244.tdf" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/db/altsyncram_b244.tdf" 530 2 0 } } { "wcRAM.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/wcRAM.vhd" 67 0 0 } }  } 0 14000 "WYSIWYG RAM primitive \"%3!s!\" in operation mode \"%2!s!\" uses an unsupported value for parameter \"%1!s!\" " 0 0 "Analysis & Synthesis" 0 -1 1653231560714 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_RAM_UNSUPPORTED_RBW_MODE" "port_a_read_during_write_mode bidir_dual_port ram_block1a15 " "WYSIWYG RAM primitive \"ram_block1a15\" in operation mode \"bidir_dual_port\" uses an unsupported value for parameter \"port_a_read_during_write_mode\" " {  } { { "db/altsyncram_b244.tdf" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/db/altsyncram_b244.tdf" 565 2 0 } } { "wcRAM.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/wcRAM.vhd" 67 0 0 } }  } 0 14000 "WYSIWYG RAM primitive \"%3!s!\" in operation mode \"%2!s!\" uses an unsupported value for parameter \"%1!s!\" " 0 0 "Analysis & Synthesis" 0 -1 1653231560714 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_RAM_UNSUPPORTED_RBW_MODE" "port_b_read_during_write_mode bidir_dual_port ram_block1a15 " "WYSIWYG RAM primitive \"ram_block1a15\" in operation mode \"bidir_dual_port\" uses an unsupported value for parameter \"port_b_read_during_write_mode\" " {  } { { "db/altsyncram_b244.tdf" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/db/altsyncram_b244.tdf" 565 2 0 } } { "wcRAM.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/wcRAM.vhd" 67 0 0 } }  } 0 14000 "WYSIWYG RAM primitive \"%3!s!\" in operation mode \"%2!s!\" uses an unsupported value for parameter \"%1!s!\" " 0 0 "Analysis & Synthesis" 0 -1 1653231560714 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "wcRAM:RAM1\|altsyncram:altsyncram_component\|altsyncram_b244:auto_generated " "Can't elaborate user hierarchy \"wcRAM:RAM1\|altsyncram:altsyncram_component\|altsyncram_b244:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653231560714 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 33 s 36 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 33 errors, 36 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4851 " "Peak virtual memory: 4851 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1653231560833 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun May 22 16:59:20 2022 " "Processing ended: Sun May 22 16:59:20 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1653231560833 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1653231560833 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1653231560833 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1653231560833 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 35 s 36 s " "Quartus Prime Full Compilation was unsuccessful. 35 errors, 36 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1653231561427 ""}
