/* SPDX-License-Identifier: BSD-2-Clause */
/*
 * Copyright (c) 2023 MediaTek Inc.
 */

//[File]            : conn_bus_cr.h
//[Revision time]   : Wed Nov 13 17:57:45 2024
//[Description]     : This file is auto generated by CODA
//[Copyright]       : Copyright (C) 2024 Mediatek Incorportion. All rights reserved.

#ifndef __CONN_BUS_CR_REGS_H__
#define __CONN_BUS_CR_REGS_H__

#include "hal_common.h"

#ifdef __cplusplus
extern "C" {
#endif


//****************************************************************************
//
//                     CONN_BUS_CR CR Definitions                     
//
//****************************************************************************

#define CONN_BUS_CR_BASE                                       (0x1804F000 + CONN_INFRA_REMAPPING_OFFSET)

#define CONN_BUS_CR_ADDR_CONN_INFRA_BUS_IDLE_MASK_0_ADDR       (CONN_BUS_CR_BASE + 0x000u) // F000
#define CONN_BUS_CR_ADDR_CONN_INFRA_BUS_IDLE_MASK_1_ADDR       (CONN_BUS_CR_BASE + 0x004u) // F004
#define CONN_BUS_CR_ADDR_CONN_INFRA_BUS_IDLE_MASK_2_ADDR       (CONN_BUS_CR_BASE + 0x008u) // F008
#define CONN_BUS_CR_ADDR_CONN_INFRA_BUS_IDLE_MASK_3_ADDR       (CONN_BUS_CR_BASE + 0x00Cu) // F00C
#define CONN_BUS_CR_ADDR_CONN_INFRA_OSC_DOMAIN_IDLE_DEBOUNCE_TIME_ADDR (CONN_BUS_CR_BASE + 0x010u) // F010
#define CONN_BUS_CR_ADDR_CONN_INFRA_BUS_IDLE_MASK_4_ADDR       (CONN_BUS_CR_BASE + 0x014u) // F014
#define CONN_BUS_CR_ADDR_CONN_INFRA_WAKEUP_IDLE_MASK_ADDR      (CONN_BUS_CR_BASE + 0x01Cu) // F01C
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_OSC_DCM_CTRL_ADDR (CONN_BUS_CR_BASE + 0x050u) // F050
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_EN_ADDR  (CONN_BUS_CR_BASE + 0x100u) // F100
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_CLR_ADDR (CONN_BUS_CR_BASE + 0x104u) // F104
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_THRE_ADDR (CONN_BUS_CR_BASE + 0x108u) // F108
#define CONN_BUS_CR_ADDR_OSC_DOMAIN_APB_INFO_LATCH_0_ADDR      (CONN_BUS_CR_BASE + 0x10Cu) // F10C
#define CONN_BUS_CR_ADDR_OSC_DOMAIN_APB_INFO_LATCH_1_ADDR      (CONN_BUS_CR_BASE + 0x110u) // F110
#define CONN_BUS_CR_ADDR_OSC_DOMAIN_APB_INFO_LATCH_2_ADDR      (CONN_BUS_CR_BASE + 0x114u) // F114
#define CONN_BUS_CR_ADDR_OSC_DOMAIN_PADDR_LATCH_ADDR           (CONN_BUS_CR_BASE + 0x118u) // F118
#define CONN_BUS_CR_ADDR_OSC_DOMAIN_PWDATA_LATCH_ADDR          (CONN_BUS_CR_BASE + 0x11Cu) // F11C
#define CONN_BUS_CR_ADDR_HCLK_DOMAIN_APB_INFO_LATCH_0_ADDR     (CONN_BUS_CR_BASE + 0x120u) // F120
#define CONN_BUS_CR_ADDR_HCLK_DOMAIN_APB_INFO_LATCH_1_ADDR     (CONN_BUS_CR_BASE + 0x124u) // F124
#define CONN_BUS_CR_ADDR_HCLK_DOMAIN_PADDR_LATCH_ADDR          (CONN_BUS_CR_BASE + 0x128u) // F128
#define CONN_BUS_CR_ADDR_HCLK_DOMAIN_PWDATA_LATCH_ADDR         (CONN_BUS_CR_BASE + 0x12Cu) // F12C
#define CONN_BUS_CR_ADDR_HCLK_DOMAIN_AHB_INFO_LATCH_ADDR       (CONN_BUS_CR_BASE + 0x130u) // F130
#define CONN_BUS_CR_ADDR_HCLK_DOMAIN_HADDR_LATCH_ADDR          (CONN_BUS_CR_BASE + 0x134u) // F134
#define CONN_BUS_CR_ADDR_CONN2AP_AHB_INFO_LATCH_ADDR           (CONN_BUS_CR_BASE + 0x138u) // F138
#define CONN_BUS_CR_ADDR_CONN2AP_HADDR_LATCH_ADDR              (CONN_BUS_CR_BASE + 0x13Cu) // F13C
#define CONN_BUS_CR_ADDR_CONN2AP_AR_INFO_LATCH_ADDR            (CONN_BUS_CR_BASE + 0x140u) // F140
#define CONN_BUS_CR_ADDR_CONN2AP_AW_INFO_LATCH_ADDR            (CONN_BUS_CR_BASE + 0x144u) // F144
#define CONN_BUS_CR_ADDR_CONN2AP_R_INFO_LATCH_ADDR             (CONN_BUS_CR_BASE + 0x148u) // F148
#define CONN_BUS_CR_ADDR_CONN2AP_W_INFO_LATCH_ADDR             (CONN_BUS_CR_BASE + 0x14Cu) // F14C
#define CONN_BUS_CR_ADDR_CONN2AP_B_INFO_LATCH_ADDR             (CONN_BUS_CR_BASE + 0x150u) // F150
#define CONN_BUS_CR_ADDR_CONN2AP_RW_BUSY_LATCH_ADDR            (CONN_BUS_CR_BASE + 0x154u) // F154
#define CONN_BUS_CR_ADDR_CONN2AP_IDLE_LATCH_ADDR               (CONN_BUS_CR_BASE + 0x158u) // F158
#define CONN_BUS_CR_ADDR_OSC_DOMAIN_PID_LATCH_ADDR             (CONN_BUS_CR_BASE + 0x15Cu) // F15C
#define CONN_BUS_CR_ADDR_HCLK_DOMAIN_PID_LATCH_ADDR            (CONN_BUS_CR_BASE + 0x160u) // F160
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_AHB_INFO_LATCH_ADDR       (CONN_BUS_CR_BASE + 0x164u) // F164
#define CONN_BUS_CR_ADDR_CONN3SUBSYS_AHB_HADDR_LATCH_ADDR      (CONN_BUS_CR_BASE + 0x168u) // F168
#define CONN_BUS_CR_ADDR_CBTSC_OFF_MASK_ADDR                   (CONN_BUS_CR_BASE + 0x16Cu) // F16C
#define CONN_BUS_CR_ADDR_HCLK_DOMAIN_CO_EXT_IDLE_LATCH_ADDR    (CONN_BUS_CR_BASE + 0x170u) // F170
#define CONN_BUS_CR_ADDR_HCLK_DOMAIN_DEBUG_IDLE_LATCH_0_ADDR   (CONN_BUS_CR_BASE + 0x174u) // F174
#define CONN_BUS_CR_ADDR_HCLK_DOMAIN_DEBUG_IDLE_LATCH_1_ADDR   (CONN_BUS_CR_BASE + 0x178u) // F178
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_IRQ_ADDR (CONN_BUS_CR_BASE + 0x17Cu) // F17C
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_MASK_ADDR (CONN_BUS_CR_BASE + 0x180u) // F180
#define CONN_BUS_CR_ADDR_CONN_INFRA_AHB_TIMEOUT_SLV_READY_LATCH_ADDR (CONN_BUS_CR_BASE + 0x184u) // F184
#define CONN_BUS_CR_ADDR_SUBSYS_0_2CONN_GALS_INFO_LATCH_ADDR   (CONN_BUS_CR_BASE + 0x250u) // F250
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_0_GALS_INFO_LATCH_ADDR    (CONN_BUS_CR_BASE + 0x254u) // F254
#define CONN_BUS_CR_ADDR_CONN2AP_GALS_INFO_LATCH_ADDR          (CONN_BUS_CR_BASE + 0x268u) // F268
#define CONN_BUS_CR_ADDR_SUBSYS_0_HADDR_LATCH_ADDR             (CONN_BUS_CR_BASE + 0x280u) // F280
#define CONN_BUS_CR_ADDR_SUBSYS_1_HADDR_LATCH_ADDR             (CONN_BUS_CR_BASE + 0x284u) // F284
#define CONN_BUS_CR_ADDR_SUBSYS_2_HADDR_LATCH_ADDR             (CONN_BUS_CR_BASE + 0x288u) // F288
#define CONN_BUS_CR_ADDR_AP2CONN_HADDR_LATCH_ADDR              (CONN_BUS_CR_BASE + 0x28Cu) // F28C
#define CONN_BUS_CR_ADDR_CMDBT_0_HADDR_LATCH_ADDR              (CONN_BUS_CR_BASE + 0x290u) // F290
#define CONN_BUS_CR_ADDR_CMDBT_1_HADDR_LATCH_ADDR              (CONN_BUS_CR_BASE + 0x294u) // F294
#define CONN_BUS_CR_ADDR_CONN_MET_HADDR_LATCH_ADDR             (CONN_BUS_CR_BASE + 0x298u) // F298
#define CONN_BUS_CR_ADDR_ACCESS_PROTECTOR_IRQ_STATUS_ADDR      (CONN_BUS_CR_BASE + 0x2A0u) // F2A0
#define CONN_BUS_CR_ADDR_DOMAIN_ID_LATCH_ADDR                  (CONN_BUS_CR_BASE + 0x2ACu) // F2AC
#define CONN_BUS_CR_ADDR_SUBSYS_0_2CONN_AHB_GALS_DBG_ADDR      (CONN_BUS_CR_BASE + 0x300u) // F300
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_GALS_DBG_ADDR       (CONN_BUS_CR_BASE + 0x304u) // F304
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_GALS_DBG_ADDR             (CONN_BUS_CR_BASE + 0x318u) // F318
#define CONN_BUS_CR_ADDR_CONN_INFRA_HCLK_DOMAIN_IDLE_DEBOUNCE_TIME_ADDR (CONN_BUS_CR_BASE + 0x400u) // F400
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_0_ADDR (CONN_BUS_CR_BASE + 0x450u) // F450
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_1_ADDR (CONN_BUS_CR_BASE + 0x454u) // F454
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_2_ADDR (CONN_BUS_CR_BASE + 0x458u) // F458
#define CONN_BUS_CR_ADDR_CONN_INFRA_OFF_BUS_SECURITY_VIOLATION_MASK_ADDR (CONN_BUS_CR_BASE + 0x468u) // F468
#define CONN_BUS_CR_ADDR_ACCESS_PROTECT_LOCK_ADDR              (CONN_BUS_CR_BASE + 0x46Cu) // F46C
#define CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_EN_WR_SUBSYS_0_ADDR (CONN_BUS_CR_BASE + 0x480u) // F480
#define CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_EN_WR_SUBSYS_1_ADDR (CONN_BUS_CR_BASE + 0x484u) // F484
#define CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_EN_WR_SUBSYS_2_ADDR (CONN_BUS_CR_BASE + 0x488u) // F488
#define CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_EN_WR_COMMON_ADDR (CONN_BUS_CR_BASE + 0x48Cu) // F48C
#define CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_EN_RD_SUBSYS_0_ADDR (CONN_BUS_CR_BASE + 0x490u) // F490
#define CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_EN_RD_SUBSYS_1_ADDR (CONN_BUS_CR_BASE + 0x494u) // F494
#define CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_EN_RD_SUBSYS_2_ADDR (CONN_BUS_CR_BASE + 0x498u) // F498
#define CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_EN_RD_COMMON_ADDR (CONN_BUS_CR_BASE + 0x49Cu) // F49C
#define CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_CLR_ADDR         (CONN_BUS_CR_BASE + 0x504u) // F504
#define CONN_BUS_CR_ADDR_SUBSYS_0_LIGHT_SECURITY_START_0_ADDR  (CONN_BUS_CR_BASE + 0x508u) // F508
#define CONN_BUS_CR_ADDR_SUBSYS_0_LIGHT_SECURITY_END_0_ADDR    (CONN_BUS_CR_BASE + 0x50Cu) // F50C
#define CONN_BUS_CR_ADDR_SUBSYS_0_LIGHT_SECURITY_START_1_ADDR  (CONN_BUS_CR_BASE + 0x510u) // F510
#define CONN_BUS_CR_ADDR_SUBSYS_0_LIGHT_SECURITY_END_1_ADDR    (CONN_BUS_CR_BASE + 0x514u) // F514
#define CONN_BUS_CR_ADDR_SUBSYS_0_LIGHT_SECURITY_START_2_ADDR  (CONN_BUS_CR_BASE + 0x518u) // F518
#define CONN_BUS_CR_ADDR_SUBSYS_0_LIGHT_SECURITY_END_2_ADDR    (CONN_BUS_CR_BASE + 0x51Cu) // F51C
#define CONN_BUS_CR_ADDR_SUBSYS_0_LIGHT_SECURITY_START_3_ADDR  (CONN_BUS_CR_BASE + 0x520u) // F520
#define CONN_BUS_CR_ADDR_SUBSYS_0_LIGHT_SECURITY_END_3_ADDR    (CONN_BUS_CR_BASE + 0x524u) // F524
#define CONN_BUS_CR_ADDR_SUBSYS_0_LIGHT_SECURITY_START_4_ADDR  (CONN_BUS_CR_BASE + 0x528u) // F528
#define CONN_BUS_CR_ADDR_SUBSYS_0_LIGHT_SECURITY_END_4_ADDR    (CONN_BUS_CR_BASE + 0x52Cu) // F52C
#define CONN_BUS_CR_ADDR_SUBSYS_1_LIGHT_SECURITY_START_0_ADDR  (CONN_BUS_CR_BASE + 0x530u) // F530
#define CONN_BUS_CR_ADDR_SUBSYS_1_LIGHT_SECURITY_END_0_ADDR    (CONN_BUS_CR_BASE + 0x534u) // F534
#define CONN_BUS_CR_ADDR_SUBSYS_1_LIGHT_SECURITY_START_1_ADDR  (CONN_BUS_CR_BASE + 0x538u) // F538
#define CONN_BUS_CR_ADDR_SUBSYS_1_LIGHT_SECURITY_END_1_ADDR    (CONN_BUS_CR_BASE + 0x53Cu) // F53C
#define CONN_BUS_CR_ADDR_SUBSYS_1_LIGHT_SECURITY_START_2_ADDR  (CONN_BUS_CR_BASE + 0x540u) // F540
#define CONN_BUS_CR_ADDR_SUBSYS_1_LIGHT_SECURITY_END_2_ADDR    (CONN_BUS_CR_BASE + 0x544u) // F544
#define CONN_BUS_CR_ADDR_SUBSYS_1_LIGHT_SECURITY_START_3_ADDR  (CONN_BUS_CR_BASE + 0x548u) // F548
#define CONN_BUS_CR_ADDR_SUBSYS_1_LIGHT_SECURITY_END_3_ADDR    (CONN_BUS_CR_BASE + 0x54Cu) // F54C
#define CONN_BUS_CR_ADDR_SUBSYS_1_LIGHT_SECURITY_START_4_ADDR  (CONN_BUS_CR_BASE + 0x550u) // F550
#define CONN_BUS_CR_ADDR_SUBSYS_1_LIGHT_SECURITY_END_4_ADDR    (CONN_BUS_CR_BASE + 0x554u) // F554
#define CONN_BUS_CR_ADDR_SUBSYS_2_LIGHT_SECURITY_START_0_ADDR  (CONN_BUS_CR_BASE + 0x558u) // F558
#define CONN_BUS_CR_ADDR_SUBSYS_2_LIGHT_SECURITY_END_0_ADDR    (CONN_BUS_CR_BASE + 0x55Cu) // F55C
#define CONN_BUS_CR_ADDR_SUBSYS_2_LIGHT_SECURITY_START_1_ADDR  (CONN_BUS_CR_BASE + 0x560u) // F560
#define CONN_BUS_CR_ADDR_SUBSYS_2_LIGHT_SECURITY_END_1_ADDR    (CONN_BUS_CR_BASE + 0x564u) // F564
#define CONN_BUS_CR_ADDR_SUBSYS_2_LIGHT_SECURITY_START_2_ADDR  (CONN_BUS_CR_BASE + 0x568u) // F568
#define CONN_BUS_CR_ADDR_SUBSYS_2_LIGHT_SECURITY_END_2_ADDR    (CONN_BUS_CR_BASE + 0x56Cu) // F56C
#define CONN_BUS_CR_ADDR_SUBSYS_2_LIGHT_SECURITY_START_3_ADDR  (CONN_BUS_CR_BASE + 0x570u) // F570
#define CONN_BUS_CR_ADDR_SUBSYS_2_LIGHT_SECURITY_END_3_ADDR    (CONN_BUS_CR_BASE + 0x574u) // F574
#define CONN_BUS_CR_ADDR_SUBSYS_2_LIGHT_SECURITY_START_4_ADDR  (CONN_BUS_CR_BASE + 0x578u) // F578
#define CONN_BUS_CR_ADDR_SUBSYS_2_LIGHT_SECURITY_END_4_ADDR    (CONN_BUS_CR_BASE + 0x57Cu) // F57C
#define CONN_BUS_CR_ADDR_AP2CONN_LIGHT_SECURITY_START_0_ADDR   (CONN_BUS_CR_BASE + 0x580u) // F580
#define CONN_BUS_CR_ADDR_AP2CONN_LIGHT_SECURITY_END_0_ADDR     (CONN_BUS_CR_BASE + 0x584u) // F584
#define CONN_BUS_CR_ADDR_AP2CONN_LIGHT_SECURITY_START_1_ADDR   (CONN_BUS_CR_BASE + 0x588u) // F588
#define CONN_BUS_CR_ADDR_AP2CONN_LIGHT_SECURITY_END_1_ADDR     (CONN_BUS_CR_BASE + 0x58Cu) // F58C
#define CONN_BUS_CR_ADDR_AP2CONN_LIGHT_SECURITY_START_2_ADDR   (CONN_BUS_CR_BASE + 0x590u) // F590
#define CONN_BUS_CR_ADDR_AP2CONN_LIGHT_SECURITY_END_2_ADDR     (CONN_BUS_CR_BASE + 0x594u) // F594
#define CONN_BUS_CR_ADDR_AP2CONN_LIGHT_SECURITY_START_3_ADDR   (CONN_BUS_CR_BASE + 0x598u) // F598
#define CONN_BUS_CR_ADDR_AP2CONN_LIGHT_SECURITY_END_3_ADDR     (CONN_BUS_CR_BASE + 0x59Cu) // F59C
#define CONN_BUS_CR_ADDR_AP2CONN_LIGHT_SECURITY_START_4_ADDR   (CONN_BUS_CR_BASE + 0x600u) // F600
#define CONN_BUS_CR_ADDR_AP2CONN_LIGHT_SECURITY_END_4_ADDR     (CONN_BUS_CR_BASE + 0x604u) // F604
#define CONN_BUS_CR_ADDR_SCPSYS_SRAM_BASE_ADDR_ADDR            (CONN_BUS_CR_BASE + 0x610u) // F610
#define CONN_BUS_CR_ADDR_PERI_WF_BASE_ADDR_ADDR                (CONN_BUS_CR_BASE + 0x614u) // F614
#define CONN_BUS_CR_ADDR_PERI_BT_BASE_ADDR_ADDR                (CONN_BUS_CR_BASE + 0x618u) // F618
#define CONN_BUS_CR_ADDR_PERI_GPS_BASE_ADDR_ADDR               (CONN_BUS_CR_BASE + 0x61Cu) // F61C
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_ADDR                 (CONN_BUS_CR_BASE + 0x650u) // F650
#define CONN_BUS_CR_ADDR_CONN_INFRA_TIMEOUT_WAY_EN_MASK_ENABLE_ADDR (CONN_BUS_CR_BASE + 0x670u) // F670
#define CONN_BUS_CR_ADDR_VIO_R_DETECTED_LATCH_ADDR             (CONN_BUS_CR_BASE + 0x680u) // F680
#define CONN_BUS_CR_ADDR_VIO_W_DETECTED_LATCH_ADDR             (CONN_BUS_CR_BASE + 0x684u) // F684
#define CONN_BUS_CR_ADDR_VIO_R_DETECTED_LATCH_CLR_ADDR         (CONN_BUS_CR_BASE + 0x688u) // F688
#define CONN_BUS_CR_ADDR_VIO_W_DETECTED_LATCH_CLR_ADDR         (CONN_BUS_CR_BASE + 0x68Cu) // F68C
#define CONN_BUS_CR_ADDR_ACCESSS_PROT_ERR_EN_ADDR              (CONN_BUS_CR_BASE + 0x740u) // F740
#define CONN_BUS_CR_ADDR_SUBSYS_0_2CONN_AXI_GALS_CFG_ADDR      (CONN_BUS_CR_BASE + 0x800u) // F800
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_GALS_CFG_ADDR       (CONN_BUS_CR_BASE + 0x804u) // F804
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_GALS_CFG_ADDR             (CONN_BUS_CR_BASE + 0x818u) // F818
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_BIST_CFG_ADDR       (CONN_BUS_CR_BASE + 0x820u) // F820
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_0_ADDR           (CONN_BUS_CR_BASE + 0x860u) // F860
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_ADDR           (CONN_BUS_CR_BASE + 0x864u) // F864
#define CONN_BUS_CR_ADDR_CMDBT_0_LIGHT_SECURITY_START_0_ADDR   (CONN_BUS_CR_BASE + 0x900u) // F900
#define CONN_BUS_CR_ADDR_CMDBT_0_LIGHT_SECURITY_END_0_ADDR     (CONN_BUS_CR_BASE + 0x904u) // F904
#define CONN_BUS_CR_ADDR_CMDBT_1_LIGHT_SECURITY_START_0_ADDR   (CONN_BUS_CR_BASE + 0x908u) // F908
#define CONN_BUS_CR_ADDR_CMDBT_1_LIGHT_SECURITY_END_0_ADDR     (CONN_BUS_CR_BASE + 0x90Cu) // F90C
#define CONN_BUS_CR_ADDR_CONN_MET_LIGHT_SECURITY_START_0_ADDR  (CONN_BUS_CR_BASE + 0x910u) // F910
#define CONN_BUS_CR_ADDR_CONN_MET_LIGHT_SECURITY_END_0_ADDR    (CONN_BUS_CR_BASE + 0x914u) // F914
#define CONN_BUS_CR_ADDR_BT_ICAP_LIGHT_SECURITY_START_0_ADDR   (CONN_BUS_CR_BASE + 0x920u) // F920
#define CONN_BUS_CR_ADDR_BT_ICAP_LIGHT_SECURITY_END_0_ADDR     (CONN_BUS_CR_BASE + 0x924u) // F924
#define CONN_BUS_CR_ADDR_ZB_ICAP_LIGHT_SECURITY_START_0_ADDR   (CONN_BUS_CR_BASE + 0x928u) // F928
#define CONN_BUS_CR_ADDR_ZB_ICAP_LIGHT_SECURITY_END_0_ADDR     (CONN_BUS_CR_BASE + 0x92Cu) // F92C




/* =====================================================================================

  ---ADDR_CONN_INFRA_BUS_IDLE_MASK_0 (0x1804F000 + 0x000u)---

    CR_CONN_INFRA_BUS_IDLE_MASK_0[31..0] - (RW) conn infra bus off domain hclk DCM idle signal mask0,every bit can mask one idle signal.

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_CONN_INFRA_BUS_IDLE_MASK_0_CR_CONN_INFRA_BUS_IDLE_MASK_0_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_BUS_IDLE_MASK_0_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_BUS_IDLE_MASK_0_CR_CONN_INFRA_BUS_IDLE_MASK_0_MASK 0xFFFFFFFFu                // CR_CONN_INFRA_BUS_IDLE_MASK_0[31..0]
#define CONN_BUS_CR_ADDR_CONN_INFRA_BUS_IDLE_MASK_0_CR_CONN_INFRA_BUS_IDLE_MASK_0_SHFT 0u

/* =====================================================================================

  ---ADDR_CONN_INFRA_BUS_IDLE_MASK_1 (0x1804F000 + 0x004u)---

    CR_CONN_INFRA_BUS_IDLE_MASK_1[31..0] - (RW) conn infra bus off domain hclk DCM idle signal mask1,every bit can mask one idle signal.

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_CONN_INFRA_BUS_IDLE_MASK_1_CR_CONN_INFRA_BUS_IDLE_MASK_1_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_BUS_IDLE_MASK_1_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_BUS_IDLE_MASK_1_CR_CONN_INFRA_BUS_IDLE_MASK_1_MASK 0xFFFFFFFFu                // CR_CONN_INFRA_BUS_IDLE_MASK_1[31..0]
#define CONN_BUS_CR_ADDR_CONN_INFRA_BUS_IDLE_MASK_1_CR_CONN_INFRA_BUS_IDLE_MASK_1_SHFT 0u

/* =====================================================================================

  ---ADDR_CONN_INFRA_BUS_IDLE_MASK_2 (0x1804F000 + 0x008u)---

    CR_CONN_INFRA_BUS_IDLE_MASK_2[31..0] - (RW) conn infra bus off domain hclk DCM idle signal mask2,every bit can mask one idle signal.

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_CONN_INFRA_BUS_IDLE_MASK_2_CR_CONN_INFRA_BUS_IDLE_MASK_2_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_BUS_IDLE_MASK_2_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_BUS_IDLE_MASK_2_CR_CONN_INFRA_BUS_IDLE_MASK_2_MASK 0xFFFFFFFFu                // CR_CONN_INFRA_BUS_IDLE_MASK_2[31..0]
#define CONN_BUS_CR_ADDR_CONN_INFRA_BUS_IDLE_MASK_2_CR_CONN_INFRA_BUS_IDLE_MASK_2_SHFT 0u

/* =====================================================================================

  ---ADDR_CONN_INFRA_BUS_IDLE_MASK_3 (0x1804F000 + 0x00Cu)---

    CR_CONN_INFRA_BUS_IDLE_MASK_3[31..0] - (RW) conn infra bus off domain hclk DCM idle signal mask3,every bit can mask one idle signal.

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_CONN_INFRA_BUS_IDLE_MASK_3_CR_CONN_INFRA_BUS_IDLE_MASK_3_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_BUS_IDLE_MASK_3_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_BUS_IDLE_MASK_3_CR_CONN_INFRA_BUS_IDLE_MASK_3_MASK 0xFFFFFFFFu                // CR_CONN_INFRA_BUS_IDLE_MASK_3[31..0]
#define CONN_BUS_CR_ADDR_CONN_INFRA_BUS_IDLE_MASK_3_CR_CONN_INFRA_BUS_IDLE_MASK_3_SHFT 0u

/* =====================================================================================

  ---ADDR_CONN_INFRA_OSC_DOMAIN_IDLE_DEBOUNCE_TIME (0x1804F000 + 0x010u)---

    CR_CONN_INFRA_WAKEUP_IDLE_DEBOUNCE_TIME[4..0] - (RW) conn infra bus off domain wakeup idle debounce counter threshold value.
    RESERVED5[31..5]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_CONN_INFRA_OSC_DOMAIN_IDLE_DEBOUNCE_TIME_CR_CONN_INFRA_WAKEUP_IDLE_DEBOUNCE_TIME_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_OSC_DOMAIN_IDLE_DEBOUNCE_TIME_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_OSC_DOMAIN_IDLE_DEBOUNCE_TIME_CR_CONN_INFRA_WAKEUP_IDLE_DEBOUNCE_TIME_MASK 0x0000001Fu                // CR_CONN_INFRA_WAKEUP_IDLE_DEBOUNCE_TIME[4..0]
#define CONN_BUS_CR_ADDR_CONN_INFRA_OSC_DOMAIN_IDLE_DEBOUNCE_TIME_CR_CONN_INFRA_WAKEUP_IDLE_DEBOUNCE_TIME_SHFT 0u

/* =====================================================================================

  ---ADDR_CONN_INFRA_BUS_IDLE_MASK_4 (0x1804F000 + 0x014u)---

    CR_CONN_INFRA_BUS_IDLE_MASK_4[31..0] - (RW) conn infra bus off domain hclk DCM idle signal mask3,every bit can mask one idle signal.

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_CONN_INFRA_BUS_IDLE_MASK_4_CR_CONN_INFRA_BUS_IDLE_MASK_4_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_BUS_IDLE_MASK_4_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_BUS_IDLE_MASK_4_CR_CONN_INFRA_BUS_IDLE_MASK_4_MASK 0xFFFFFFFFu                // CR_CONN_INFRA_BUS_IDLE_MASK_4[31..0]
#define CONN_BUS_CR_ADDR_CONN_INFRA_BUS_IDLE_MASK_4_CR_CONN_INFRA_BUS_IDLE_MASK_4_SHFT 0u

/* =====================================================================================

  ---ADDR_CONN_INFRA_WAKEUP_IDLE_MASK (0x1804F000 + 0x01Cu)---

    CR_CONN_INFRA_WAKEUP_IDLE_MASK[31..0] - (RW) conn infra bus off domain wakeup idle signal mask,every bit can mask one idle signal.

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_CONN_INFRA_WAKEUP_IDLE_MASK_CR_CONN_INFRA_WAKEUP_IDLE_MASK_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_WAKEUP_IDLE_MASK_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_WAKEUP_IDLE_MASK_CR_CONN_INFRA_WAKEUP_IDLE_MASK_MASK 0xFFFFFFFFu                // CR_CONN_INFRA_WAKEUP_IDLE_MASK[31..0]
#define CONN_BUS_CR_ADDR_CONN_INFRA_WAKEUP_IDLE_MASK_CR_CONN_INFRA_WAKEUP_IDLE_MASK_SHFT 0u

/* =====================================================================================

  ---ADDR_CONN_INFRA_VDNR_GLUE_OSC_DCM_CTRL (0x1804F000 + 0x050u)---

    CR_FORCED_RELEASE_OSC_CLK_DCM[0] - (RW) bit=1 will force conn infra bus off domain osc clk free run
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_OSC_DCM_CTRL_CR_FORCED_RELEASE_OSC_CLK_DCM_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_OSC_DCM_CTRL_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_OSC_DCM_CTRL_CR_FORCED_RELEASE_OSC_CLK_DCM_MASK 0x00000001u                // CR_FORCED_RELEASE_OSC_CLK_DCM[0]
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_OSC_DCM_CTRL_CR_FORCED_RELEASE_OSC_CLK_DCM_SHFT 0u

/* =====================================================================================

  ---ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_EN (0x1804F000 + 0x100u)---

    CR_H_D_N25_TIMEOUT_EN[0]     - (RW) enable h_d_n25 timeout protector.
    CR_H_D_N39_TIMEOUT_EN[1]     - (RW) enable h_d_n39 timeout protector.
    CR_CONN2AP_TIMEOUT_EN[2]     - (RW) enable conn2ap timeout protector.
    RESERVED3[31..3]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_EN_CR_CONN2AP_TIMEOUT_EN_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_EN_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_EN_CR_CONN2AP_TIMEOUT_EN_MASK 0x00000004u                // CR_CONN2AP_TIMEOUT_EN[2]
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_EN_CR_CONN2AP_TIMEOUT_EN_SHFT 2u
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_EN_CR_H_D_N39_TIMEOUT_EN_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_EN_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_EN_CR_H_D_N39_TIMEOUT_EN_MASK 0x00000002u                // CR_H_D_N39_TIMEOUT_EN[1]
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_EN_CR_H_D_N39_TIMEOUT_EN_SHFT 1u
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_EN_CR_H_D_N25_TIMEOUT_EN_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_EN_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_EN_CR_H_D_N25_TIMEOUT_EN_MASK 0x00000001u                // CR_H_D_N25_TIMEOUT_EN[0]
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_EN_CR_H_D_N25_TIMEOUT_EN_SHFT 0u

/* =====================================================================================

  ---ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_CLR (0x1804F000 + 0x104u)---

    CR_H_D_N25_TIMEOUT_CLR[0]    - (RW) clear h_d_n25 timeout protector counter
    CR_H_D_N39_TIMEOUT_CLR[1]    - (RW) clear h_d_n39 timeout protector counter
    CR_CONN2AP_TIMEOUT_CLR[2]    - (RW) clear conn2ap timeout protector.
    CR_CONN_INFRA_OFF_GALS_TIMEOUT_CLR[3] - (RW) clear conn_infra_off bus timeout protector.
    RESERVED4[31..4]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_CLR_CR_CONN_INFRA_OFF_GALS_TIMEOUT_CLR_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_CLR_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_CLR_CR_CONN_INFRA_OFF_GALS_TIMEOUT_CLR_MASK 0x00000008u                // CR_CONN_INFRA_OFF_GALS_TIMEOUT_CLR[3]
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_CLR_CR_CONN_INFRA_OFF_GALS_TIMEOUT_CLR_SHFT 3u
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_CLR_CR_CONN2AP_TIMEOUT_CLR_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_CLR_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_CLR_CR_CONN2AP_TIMEOUT_CLR_MASK 0x00000004u                // CR_CONN2AP_TIMEOUT_CLR[2]
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_CLR_CR_CONN2AP_TIMEOUT_CLR_SHFT 2u
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_CLR_CR_H_D_N39_TIMEOUT_CLR_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_CLR_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_CLR_CR_H_D_N39_TIMEOUT_CLR_MASK 0x00000002u                // CR_H_D_N39_TIMEOUT_CLR[1]
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_CLR_CR_H_D_N39_TIMEOUT_CLR_SHFT 1u
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_CLR_CR_H_D_N25_TIMEOUT_CLR_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_CLR_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_CLR_CR_H_D_N25_TIMEOUT_CLR_MASK 0x00000001u                // CR_H_D_N25_TIMEOUT_CLR[0]
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_CLR_CR_H_D_N25_TIMEOUT_CLR_SHFT 0u

/* =====================================================================================

  ---ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_THRE (0x1804F000 + 0x108u)---

    CR_H_D_N25_TIMEOUT_THRESHOLD[9..0] - (RW) set  h_d_n25 timeout protector counter threshold value.
    CR_H_D_N39_TIMEOUT_THRESHOLD[19..10] - (RW) set h_d_n39 timeout protector counter threshold value.
    CR_CONN2AP_TIMEOUT_THRESHOLD[29..20] - (RW) set conn2ap timeout protector counter threshold value.
    RESERVED30[31..30]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_THRE_CR_CONN2AP_TIMEOUT_THRESHOLD_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_THRE_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_THRE_CR_CONN2AP_TIMEOUT_THRESHOLD_MASK 0x3FF00000u                // CR_CONN2AP_TIMEOUT_THRESHOLD[29..20]
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_THRE_CR_CONN2AP_TIMEOUT_THRESHOLD_SHFT 20u
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_THRE_CR_H_D_N39_TIMEOUT_THRESHOLD_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_THRE_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_THRE_CR_H_D_N39_TIMEOUT_THRESHOLD_MASK 0x000FFC00u                // CR_H_D_N39_TIMEOUT_THRESHOLD[19..10]
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_THRE_CR_H_D_N39_TIMEOUT_THRESHOLD_SHFT 10u
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_THRE_CR_H_D_N25_TIMEOUT_THRESHOLD_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_THRE_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_THRE_CR_H_D_N25_TIMEOUT_THRESHOLD_MASK 0x000003FFu                // CR_H_D_N25_TIMEOUT_THRESHOLD[9..0]
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_THRE_CR_H_D_N25_TIMEOUT_THRESHOLD_SHFT 0u

/* =====================================================================================

  ---ADDR_OSC_DOMAIN_APB_INFO_LATCH_0 (0x1804F000 + 0x10Cu)---

    OSC_DOMAIN_APB_INFO_LATCH_0[31..0] - (RO) h_d_n25 timeout occurs, this cr will latch ocs domian  every apb slave's pwrite and psel.

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_OSC_DOMAIN_APB_INFO_LATCH_0_OSC_DOMAIN_APB_INFO_LATCH_0_ADDR CONN_BUS_CR_ADDR_OSC_DOMAIN_APB_INFO_LATCH_0_ADDR
#define CONN_BUS_CR_ADDR_OSC_DOMAIN_APB_INFO_LATCH_0_OSC_DOMAIN_APB_INFO_LATCH_0_MASK 0xFFFFFFFFu                // OSC_DOMAIN_APB_INFO_LATCH_0[31..0]
#define CONN_BUS_CR_ADDR_OSC_DOMAIN_APB_INFO_LATCH_0_OSC_DOMAIN_APB_INFO_LATCH_0_SHFT 0u

/* =====================================================================================

  ---ADDR_OSC_DOMAIN_APB_INFO_LATCH_1 (0x1804F000 + 0x110u)---

    OSC_DOMAIN_APB_INFO_LATCH_1[31..0] - (RO) h_d_n25 timeout occurs, this cr will latch ocs domian  every apb slave's pwrite and psel.

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_OSC_DOMAIN_APB_INFO_LATCH_1_OSC_DOMAIN_APB_INFO_LATCH_1_ADDR CONN_BUS_CR_ADDR_OSC_DOMAIN_APB_INFO_LATCH_1_ADDR
#define CONN_BUS_CR_ADDR_OSC_DOMAIN_APB_INFO_LATCH_1_OSC_DOMAIN_APB_INFO_LATCH_1_MASK 0xFFFFFFFFu                // OSC_DOMAIN_APB_INFO_LATCH_1[31..0]
#define CONN_BUS_CR_ADDR_OSC_DOMAIN_APB_INFO_LATCH_1_OSC_DOMAIN_APB_INFO_LATCH_1_SHFT 0u

/* =====================================================================================

  ---ADDR_OSC_DOMAIN_APB_INFO_LATCH_2 (0x1804F000 + 0x114u)---

    OSC_DOMAIN_APB_INFO_LATCH_2[31..0] - (RO) h_d_n25 timeout occurs, this cr will latch ocs domian  every apb slave's pwrite and psel.

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_OSC_DOMAIN_APB_INFO_LATCH_2_OSC_DOMAIN_APB_INFO_LATCH_2_ADDR CONN_BUS_CR_ADDR_OSC_DOMAIN_APB_INFO_LATCH_2_ADDR
#define CONN_BUS_CR_ADDR_OSC_DOMAIN_APB_INFO_LATCH_2_OSC_DOMAIN_APB_INFO_LATCH_2_MASK 0xFFFFFFFFu                // OSC_DOMAIN_APB_INFO_LATCH_2[31..0]
#define CONN_BUS_CR_ADDR_OSC_DOMAIN_APB_INFO_LATCH_2_OSC_DOMAIN_APB_INFO_LATCH_2_SHFT 0u

/* =====================================================================================

  ---ADDR_OSC_DOMAIN_PADDR_LATCH (0x1804F000 + 0x118u)---

    OSC_DOMAIN_PADDR_LATCH[31..0] - (RO) h_d_n25 timeout occurs, this cr will latch ocs domian the apb transaction's addr.

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_OSC_DOMAIN_PADDR_LATCH_OSC_DOMAIN_PADDR_LATCH_ADDR CONN_BUS_CR_ADDR_OSC_DOMAIN_PADDR_LATCH_ADDR
#define CONN_BUS_CR_ADDR_OSC_DOMAIN_PADDR_LATCH_OSC_DOMAIN_PADDR_LATCH_MASK 0xFFFFFFFFu                // OSC_DOMAIN_PADDR_LATCH[31..0]
#define CONN_BUS_CR_ADDR_OSC_DOMAIN_PADDR_LATCH_OSC_DOMAIN_PADDR_LATCH_SHFT 0u

/* =====================================================================================

  ---ADDR_OSC_DOMAIN_PWDATA_LATCH (0x1804F000 + 0x11Cu)---

    OSC_DOMAIN_PWDATA_LATCH[31..0] - (RO) h_d_n25 timeout occurs, this cr will latch ocs domian the apb  transaction's data.

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_OSC_DOMAIN_PWDATA_LATCH_OSC_DOMAIN_PWDATA_LATCH_ADDR CONN_BUS_CR_ADDR_OSC_DOMAIN_PWDATA_LATCH_ADDR
#define CONN_BUS_CR_ADDR_OSC_DOMAIN_PWDATA_LATCH_OSC_DOMAIN_PWDATA_LATCH_MASK 0xFFFFFFFFu                // OSC_DOMAIN_PWDATA_LATCH[31..0]
#define CONN_BUS_CR_ADDR_OSC_DOMAIN_PWDATA_LATCH_OSC_DOMAIN_PWDATA_LATCH_SHFT 0u

/* =====================================================================================

  ---ADDR_HCLK_DOMAIN_APB_INFO_LATCH_0 (0x1804F000 + 0x120u)---

    HCLK_DOMAIN_APB_INFO_LATCH_0[31..0] - (RO) h_d_n25 timeout occurs, this cr will latch every hclk domain apb slave's pwrite and psel.

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_HCLK_DOMAIN_APB_INFO_LATCH_0_HCLK_DOMAIN_APB_INFO_LATCH_0_ADDR CONN_BUS_CR_ADDR_HCLK_DOMAIN_APB_INFO_LATCH_0_ADDR
#define CONN_BUS_CR_ADDR_HCLK_DOMAIN_APB_INFO_LATCH_0_HCLK_DOMAIN_APB_INFO_LATCH_0_MASK 0xFFFFFFFFu                // HCLK_DOMAIN_APB_INFO_LATCH_0[31..0]
#define CONN_BUS_CR_ADDR_HCLK_DOMAIN_APB_INFO_LATCH_0_HCLK_DOMAIN_APB_INFO_LATCH_0_SHFT 0u

/* =====================================================================================

  ---ADDR_HCLK_DOMAIN_APB_INFO_LATCH_1 (0x1804F000 + 0x124u)---

    HCLK_DOMAIN_APB_INFO_LATCH_1[31..0] - (RO) reserve

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_HCLK_DOMAIN_APB_INFO_LATCH_1_HCLK_DOMAIN_APB_INFO_LATCH_1_ADDR CONN_BUS_CR_ADDR_HCLK_DOMAIN_APB_INFO_LATCH_1_ADDR
#define CONN_BUS_CR_ADDR_HCLK_DOMAIN_APB_INFO_LATCH_1_HCLK_DOMAIN_APB_INFO_LATCH_1_MASK 0xFFFFFFFFu                // HCLK_DOMAIN_APB_INFO_LATCH_1[31..0]
#define CONN_BUS_CR_ADDR_HCLK_DOMAIN_APB_INFO_LATCH_1_HCLK_DOMAIN_APB_INFO_LATCH_1_SHFT 0u

/* =====================================================================================

  ---ADDR_HCLK_DOMAIN_PADDR_LATCH (0x1804F000 + 0x128u)---

    HCLK_DOMAIN_PADDR_LATCH[31..0] - (RO) h_d_n25 timeout occurs, this cr will latch hclk domian the apb transaction's addr.

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_HCLK_DOMAIN_PADDR_LATCH_HCLK_DOMAIN_PADDR_LATCH_ADDR CONN_BUS_CR_ADDR_HCLK_DOMAIN_PADDR_LATCH_ADDR
#define CONN_BUS_CR_ADDR_HCLK_DOMAIN_PADDR_LATCH_HCLK_DOMAIN_PADDR_LATCH_MASK 0xFFFFFFFFu                // HCLK_DOMAIN_PADDR_LATCH[31..0]
#define CONN_BUS_CR_ADDR_HCLK_DOMAIN_PADDR_LATCH_HCLK_DOMAIN_PADDR_LATCH_SHFT 0u

/* =====================================================================================

  ---ADDR_HCLK_DOMAIN_PWDATA_LATCH (0x1804F000 + 0x12Cu)---

    HCLK_DOMAIN_PWDATA_LATCH[31..0] - (RO) h_d_n25 timeout occurs, this cr will latch hclk domian the apb transaction's addr.

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_HCLK_DOMAIN_PWDATA_LATCH_HCLK_DOMAIN_PWDATA_LATCH_ADDR CONN_BUS_CR_ADDR_HCLK_DOMAIN_PWDATA_LATCH_ADDR
#define CONN_BUS_CR_ADDR_HCLK_DOMAIN_PWDATA_LATCH_HCLK_DOMAIN_PWDATA_LATCH_MASK 0xFFFFFFFFu                // HCLK_DOMAIN_PWDATA_LATCH[31..0]
#define CONN_BUS_CR_ADDR_HCLK_DOMAIN_PWDATA_LATCH_HCLK_DOMAIN_PWDATA_LATCH_SHFT 0u

/* =====================================================================================

  ---ADDR_HCLK_DOMAIN_AHB_INFO_LATCH (0x1804F000 + 0x130u)---

    HCLK_DOMAIN_AHB_INFO_LATCH[31..0] - (RO) h_d_n25 timeout occurs, this cr will latch the ahb transaction's information.

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_HCLK_DOMAIN_AHB_INFO_LATCH_HCLK_DOMAIN_AHB_INFO_LATCH_ADDR CONN_BUS_CR_ADDR_HCLK_DOMAIN_AHB_INFO_LATCH_ADDR
#define CONN_BUS_CR_ADDR_HCLK_DOMAIN_AHB_INFO_LATCH_HCLK_DOMAIN_AHB_INFO_LATCH_MASK 0xFFFFFFFFu                // HCLK_DOMAIN_AHB_INFO_LATCH[31..0]
#define CONN_BUS_CR_ADDR_HCLK_DOMAIN_AHB_INFO_LATCH_HCLK_DOMAIN_AHB_INFO_LATCH_SHFT 0u

/* =====================================================================================

  ---ADDR_HCLK_DOMAIN_HADDR_LATCH (0x1804F000 + 0x134u)---

    HCLK_DOMAIN_HADDR_LATCH[31..0] - (RO) h_d_n25 timeout occurs, this cr will latch the ahb transaction's addr.

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_HCLK_DOMAIN_HADDR_LATCH_HCLK_DOMAIN_HADDR_LATCH_ADDR CONN_BUS_CR_ADDR_HCLK_DOMAIN_HADDR_LATCH_ADDR
#define CONN_BUS_CR_ADDR_HCLK_DOMAIN_HADDR_LATCH_HCLK_DOMAIN_HADDR_LATCH_MASK 0xFFFFFFFFu                // HCLK_DOMAIN_HADDR_LATCH[31..0]
#define CONN_BUS_CR_ADDR_HCLK_DOMAIN_HADDR_LATCH_HCLK_DOMAIN_HADDR_LATCH_SHFT 0u

/* =====================================================================================

  ---ADDR_CONN2AP_AHB_INFO_LATCH (0x1804F000 + 0x138u)---

    CONN2AP_AHB_INFO_LATCH[31..0] - (RO) conn2ap timeout occurs, this cr will latch h_a_n42 -->h2x_n44 ahb protocol info.

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_CONN2AP_AHB_INFO_LATCH_CONN2AP_AHB_INFO_LATCH_ADDR CONN_BUS_CR_ADDR_CONN2AP_AHB_INFO_LATCH_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_AHB_INFO_LATCH_CONN2AP_AHB_INFO_LATCH_MASK 0xFFFFFFFFu                // CONN2AP_AHB_INFO_LATCH[31..0]
#define CONN_BUS_CR_ADDR_CONN2AP_AHB_INFO_LATCH_CONN2AP_AHB_INFO_LATCH_SHFT 0u

/* =====================================================================================

  ---ADDR_CONN2AP_HADDR_LATCH (0x1804F000 + 0x13Cu)---

    CONN2AP_HADDR_LATCH[31..0]   - (RO) conn2ap timeout occurs, this cr will latch h_a_n42 -->h2x_n44 ahb addr.

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_CONN2AP_HADDR_LATCH_CONN2AP_HADDR_LATCH_ADDR CONN_BUS_CR_ADDR_CONN2AP_HADDR_LATCH_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_HADDR_LATCH_CONN2AP_HADDR_LATCH_MASK 0xFFFFFFFFu                // CONN2AP_HADDR_LATCH[31..0]
#define CONN_BUS_CR_ADDR_CONN2AP_HADDR_LATCH_CONN2AP_HADDR_LATCH_SHFT 0u

/* =====================================================================================

  ---ADDR_CONN2AP_AR_INFO_LATCH (0x1804F000 + 0x140u)---

    CONN2AP_AR_INFO_LATCH[31..0] - (RO) conn2ap timeout occurs, this cr will latch the axi transaction's ar command.

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_CONN2AP_AR_INFO_LATCH_CONN2AP_AR_INFO_LATCH_ADDR CONN_BUS_CR_ADDR_CONN2AP_AR_INFO_LATCH_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_AR_INFO_LATCH_CONN2AP_AR_INFO_LATCH_MASK 0xFFFFFFFFu                // CONN2AP_AR_INFO_LATCH[31..0]
#define CONN_BUS_CR_ADDR_CONN2AP_AR_INFO_LATCH_CONN2AP_AR_INFO_LATCH_SHFT 0u

/* =====================================================================================

  ---ADDR_CONN2AP_AW_INFO_LATCH (0x1804F000 + 0x144u)---

    CONN2AP_AW_INFO_LATCH[31..0] - (RO) conn2ap timeout occurs, this cr will latch the axi transaction's aw command.

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_CONN2AP_AW_INFO_LATCH_CONN2AP_AW_INFO_LATCH_ADDR CONN_BUS_CR_ADDR_CONN2AP_AW_INFO_LATCH_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_AW_INFO_LATCH_CONN2AP_AW_INFO_LATCH_MASK 0xFFFFFFFFu                // CONN2AP_AW_INFO_LATCH[31..0]
#define CONN_BUS_CR_ADDR_CONN2AP_AW_INFO_LATCH_CONN2AP_AW_INFO_LATCH_SHFT 0u

/* =====================================================================================

  ---ADDR_CONN2AP_R_INFO_LATCH (0x1804F000 + 0x148u)---

    CONN2AP_R_INFO_LATCH[31..0]  - (RO) conn2ap timeout occurs, this cr will latch the axi transaction's read infomation.

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_CONN2AP_R_INFO_LATCH_CONN2AP_R_INFO_LATCH_ADDR CONN_BUS_CR_ADDR_CONN2AP_R_INFO_LATCH_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_R_INFO_LATCH_CONN2AP_R_INFO_LATCH_MASK 0xFFFFFFFFu                // CONN2AP_R_INFO_LATCH[31..0]
#define CONN_BUS_CR_ADDR_CONN2AP_R_INFO_LATCH_CONN2AP_R_INFO_LATCH_SHFT 0u

/* =====================================================================================

  ---ADDR_CONN2AP_W_INFO_LATCH (0x1804F000 + 0x14Cu)---

    CONN2AP_W_INFO_LATCH[31..0]  - (RO) conn2ap timeout occurs, this cr will latch the axi transaction's write infomation.

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_CONN2AP_W_INFO_LATCH_CONN2AP_W_INFO_LATCH_ADDR CONN_BUS_CR_ADDR_CONN2AP_W_INFO_LATCH_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_W_INFO_LATCH_CONN2AP_W_INFO_LATCH_MASK 0xFFFFFFFFu                // CONN2AP_W_INFO_LATCH[31..0]
#define CONN_BUS_CR_ADDR_CONN2AP_W_INFO_LATCH_CONN2AP_W_INFO_LATCH_SHFT 0u

/* =====================================================================================

  ---ADDR_CONN2AP_B_INFO_LATCH (0x1804F000 + 0x150u)---

    CONN2AP_B_INFO_LATCH[31..0]  - (RO) conn2ap timeout occurs, this cr will latch the axi transaction's response information

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_CONN2AP_B_INFO_LATCH_CONN2AP_B_INFO_LATCH_ADDR CONN_BUS_CR_ADDR_CONN2AP_B_INFO_LATCH_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_B_INFO_LATCH_CONN2AP_B_INFO_LATCH_MASK 0xFFFFFFFFu                // CONN2AP_B_INFO_LATCH[31..0]
#define CONN_BUS_CR_ADDR_CONN2AP_B_INFO_LATCH_CONN2AP_B_INFO_LATCH_SHFT 0u

/* =====================================================================================

  ---ADDR_CONN2AP_RW_BUSY_LATCH (0x1804F000 + 0x154u)---

    CONN2AP_RW_BUSY_LATCH[31..0] - (RO) conn2ap timeout occurs, this cr will latch the axi transaction path node's read or write busy signals

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_CONN2AP_RW_BUSY_LATCH_CONN2AP_RW_BUSY_LATCH_ADDR CONN_BUS_CR_ADDR_CONN2AP_RW_BUSY_LATCH_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_RW_BUSY_LATCH_CONN2AP_RW_BUSY_LATCH_MASK 0xFFFFFFFFu                // CONN2AP_RW_BUSY_LATCH[31..0]
#define CONN_BUS_CR_ADDR_CONN2AP_RW_BUSY_LATCH_CONN2AP_RW_BUSY_LATCH_SHFT 0u

/* =====================================================================================

  ---ADDR_CONN2AP_IDLE_LATCH (0x1804F000 + 0x158u)---

    CONN2AP_IDLE_LATCH[31..0]    - (RO) conn2ap timeout occurs, this cr will latch the axi transaction path node's idle signals

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_CONN2AP_IDLE_LATCH_CONN2AP_IDLE_LATCH_ADDR CONN_BUS_CR_ADDR_CONN2AP_IDLE_LATCH_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_IDLE_LATCH_CONN2AP_IDLE_LATCH_MASK 0xFFFFFFFFu                // CONN2AP_IDLE_LATCH[31..0]
#define CONN_BUS_CR_ADDR_CONN2AP_IDLE_LATCH_CONN2AP_IDLE_LATCH_SHFT 0u

/* =====================================================================================

  ---ADDR_OSC_DOMAIN_PID_LATCH (0x1804F000 + 0x15Cu)---

    OSC_DOMAIN_PID_LATCH[31..0]  - (RO) h_d_n25 timeout occurs, this cr will latch ocs domian the apb transaction's pid.

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_OSC_DOMAIN_PID_LATCH_OSC_DOMAIN_PID_LATCH_ADDR CONN_BUS_CR_ADDR_OSC_DOMAIN_PID_LATCH_ADDR
#define CONN_BUS_CR_ADDR_OSC_DOMAIN_PID_LATCH_OSC_DOMAIN_PID_LATCH_MASK 0xFFFFFFFFu                // OSC_DOMAIN_PID_LATCH[31..0]
#define CONN_BUS_CR_ADDR_OSC_DOMAIN_PID_LATCH_OSC_DOMAIN_PID_LATCH_SHFT 0u

/* =====================================================================================

  ---ADDR_HCLK_DOMAIN_PID_LATCH (0x1804F000 + 0x160u)---

    H_D_N25_HCLK_PID_LATCH[31..0] - (RO) h_d_n25 timeout occurs, this cr will latch hclk domian the apb transaction's pid.

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_HCLK_DOMAIN_PID_LATCH_H_D_N25_HCLK_PID_LATCH_ADDR CONN_BUS_CR_ADDR_HCLK_DOMAIN_PID_LATCH_ADDR
#define CONN_BUS_CR_ADDR_HCLK_DOMAIN_PID_LATCH_H_D_N25_HCLK_PID_LATCH_MASK 0xFFFFFFFFu                // H_D_N25_HCLK_PID_LATCH[31..0]
#define CONN_BUS_CR_ADDR_HCLK_DOMAIN_PID_LATCH_H_D_N25_HCLK_PID_LATCH_SHFT 0u

/* =====================================================================================

  ---ADDR_CONN2SUBSYS_AHB_INFO_LATCH (0x1804F000 + 0x164u)---

    H_D_N39_AHB_INFO_LATCH[31..0] - (RO) h_d_n39 timeout occurs, this cr will latch the ahb transaction's information.

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_AHB_INFO_LATCH_H_D_N39_AHB_INFO_LATCH_ADDR CONN_BUS_CR_ADDR_CONN2SUBSYS_AHB_INFO_LATCH_ADDR
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_AHB_INFO_LATCH_H_D_N39_AHB_INFO_LATCH_MASK 0xFFFFFFFFu                // H_D_N39_AHB_INFO_LATCH[31..0]
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_AHB_INFO_LATCH_H_D_N39_AHB_INFO_LATCH_SHFT 0u

/* =====================================================================================

  ---ADDR_CONN3SUBSYS_AHB_HADDR_LATCH (0x1804F000 + 0x168u)---

    H_D_N39_AHB_HADDR_LATCH[31..0] - (RO) h_d_n39 timeout occurs, this cr will latch hclk domian the apb transaction's addr.

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_CONN3SUBSYS_AHB_HADDR_LATCH_H_D_N39_AHB_HADDR_LATCH_ADDR CONN_BUS_CR_ADDR_CONN3SUBSYS_AHB_HADDR_LATCH_ADDR
#define CONN_BUS_CR_ADDR_CONN3SUBSYS_AHB_HADDR_LATCH_H_D_N39_AHB_HADDR_LATCH_MASK 0xFFFFFFFFu                // H_D_N39_AHB_HADDR_LATCH[31..0]
#define CONN_BUS_CR_ADDR_CONN3SUBSYS_AHB_HADDR_LATCH_H_D_N39_AHB_HADDR_LATCH_SHFT 0u

/* =====================================================================================

  ---ADDR_CBTSC_OFF_MASK (0x1804F000 + 0x16Cu)---

    CR_CBTSC_CONN_TIMEOUT_SNAPSHOT_DONE_OFF_MASK[7..0] - (RW) cbtsc snapshot mask
    CR_CBTSC_CONN_TIMEOUT_RESTORE_DONE_OFF_MASK[12..8] - (RW) cbtsc restone mask
    RESERVED13[31..13]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_CBTSC_OFF_MASK_CR_CBTSC_CONN_TIMEOUT_RESTORE_DONE_OFF_MASK_ADDR CONN_BUS_CR_ADDR_CBTSC_OFF_MASK_ADDR
#define CONN_BUS_CR_ADDR_CBTSC_OFF_MASK_CR_CBTSC_CONN_TIMEOUT_RESTORE_DONE_OFF_MASK_MASK 0x00001F00u                // CR_CBTSC_CONN_TIMEOUT_RESTORE_DONE_OFF_MASK[12..8]
#define CONN_BUS_CR_ADDR_CBTSC_OFF_MASK_CR_CBTSC_CONN_TIMEOUT_RESTORE_DONE_OFF_MASK_SHFT 8u
#define CONN_BUS_CR_ADDR_CBTSC_OFF_MASK_CR_CBTSC_CONN_TIMEOUT_SNAPSHOT_DONE_OFF_MASK_ADDR CONN_BUS_CR_ADDR_CBTSC_OFF_MASK_ADDR
#define CONN_BUS_CR_ADDR_CBTSC_OFF_MASK_CR_CBTSC_CONN_TIMEOUT_SNAPSHOT_DONE_OFF_MASK_MASK 0x000000FFu                // CR_CBTSC_CONN_TIMEOUT_SNAPSHOT_DONE_OFF_MASK[7..0]
#define CONN_BUS_CR_ADDR_CBTSC_OFF_MASK_CR_CBTSC_CONN_TIMEOUT_SNAPSHOT_DONE_OFF_MASK_SHFT 0u

/* =====================================================================================

  ---ADDR_HCLK_DOMAIN_CO_EXT_IDLE_LATCH (0x1804F000 + 0x170u)---

    HCLK_DOMAIN_CO_EXT_IDLE_LATCH[31..0] - (RO) h_d_n25 timeout occurs, this cr will latch CONN_CO_EXT 's idle information .

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_HCLK_DOMAIN_CO_EXT_IDLE_LATCH_HCLK_DOMAIN_CO_EXT_IDLE_LATCH_ADDR CONN_BUS_CR_ADDR_HCLK_DOMAIN_CO_EXT_IDLE_LATCH_ADDR
#define CONN_BUS_CR_ADDR_HCLK_DOMAIN_CO_EXT_IDLE_LATCH_HCLK_DOMAIN_CO_EXT_IDLE_LATCH_MASK 0xFFFFFFFFu                // HCLK_DOMAIN_CO_EXT_IDLE_LATCH[31..0]
#define CONN_BUS_CR_ADDR_HCLK_DOMAIN_CO_EXT_IDLE_LATCH_HCLK_DOMAIN_CO_EXT_IDLE_LATCH_SHFT 0u

/* =====================================================================================

  ---ADDR_HCLK_DOMAIN_DEBUG_IDLE_LATCH_0 (0x1804F000 + 0x174u)---

    HCLK_DOMAIN_DEBUG_IDLE_LATCH_0[31..0] - (RO) cbtsc timeout snapshot trigger, conn_infra_off bus debug idle (hclk domain) idle information

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_HCLK_DOMAIN_DEBUG_IDLE_LATCH_0_HCLK_DOMAIN_DEBUG_IDLE_LATCH_0_ADDR CONN_BUS_CR_ADDR_HCLK_DOMAIN_DEBUG_IDLE_LATCH_0_ADDR
#define CONN_BUS_CR_ADDR_HCLK_DOMAIN_DEBUG_IDLE_LATCH_0_HCLK_DOMAIN_DEBUG_IDLE_LATCH_0_MASK 0xFFFFFFFFu                // HCLK_DOMAIN_DEBUG_IDLE_LATCH_0[31..0]
#define CONN_BUS_CR_ADDR_HCLK_DOMAIN_DEBUG_IDLE_LATCH_0_HCLK_DOMAIN_DEBUG_IDLE_LATCH_0_SHFT 0u

/* =====================================================================================

  ---ADDR_HCLK_DOMAIN_DEBUG_IDLE_LATCH_1 (0x1804F000 + 0x178u)---

    HCLK_DOMAIN_DEBUG_IDLE_LATCH_1[31..0] - (RO) cbtsc timeout snapshot trigger, conn_infra_off bus debug idle (osc clk domain) idle information

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_HCLK_DOMAIN_DEBUG_IDLE_LATCH_1_HCLK_DOMAIN_DEBUG_IDLE_LATCH_1_ADDR CONN_BUS_CR_ADDR_HCLK_DOMAIN_DEBUG_IDLE_LATCH_1_ADDR
#define CONN_BUS_CR_ADDR_HCLK_DOMAIN_DEBUG_IDLE_LATCH_1_HCLK_DOMAIN_DEBUG_IDLE_LATCH_1_MASK 0xFFFFFFFFu                // HCLK_DOMAIN_DEBUG_IDLE_LATCH_1[31..0]
#define CONN_BUS_CR_ADDR_HCLK_DOMAIN_DEBUG_IDLE_LATCH_1_HCLK_DOMAIN_DEBUG_IDLE_LATCH_1_SHFT 0u

/* =====================================================================================

  ---ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_IRQ (0x1804F000 + 0x17Cu)---

    CONN_INFRA_H_D_N25_TIMEOUT_IRQ[0] - (RO) h_d_n25 timeout occurs, this cr will latch this timeout protector irq signal.
    CONN_INFRA_H_D_N39_TIMEOUT_IRQ[1] - (RO) h_d_n39 timeout occurs, this cr will latch this timeout protector irq signal.
    CONN_INFRA_CONN2AP_TIMEOUT_IRQ[2] - (RO) conn2ap timeout occurs, this cr will latch this timeout protector irq signal.
    CONN_INFRA_OFF_BUS_TIMEOUT_IRQ[3] - (RO) any h_d_n25 or h_d_n39 or conn2ap or conn_dma2ap irq occurs,this cr will latch this timeout irq signal.
    CONN_INFRA_VDNR_GEN_DEBUG_CTRL_AO_OFF_PWR_INFRABUS_TIMEOUT_IRQ[4] - (RO) VDNR auto gen DA2_debug_ctrl_ao_off_pwr timeout irq
    RESERVED5[31..5]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_IRQ_CONN_INFRA_VDNR_GEN_DEBUG_CTRL_AO_OFF_PWR_INFRABUS_TIMEOUT_IRQ_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_IRQ_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_IRQ_CONN_INFRA_VDNR_GEN_DEBUG_CTRL_AO_OFF_PWR_INFRABUS_TIMEOUT_IRQ_MASK 0x00000010u                // CONN_INFRA_VDNR_GEN_DEBUG_CTRL_AO_OFF_PWR_INFRABUS_TIMEOUT_IRQ[4]
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_IRQ_CONN_INFRA_VDNR_GEN_DEBUG_CTRL_AO_OFF_PWR_INFRABUS_TIMEOUT_IRQ_SHFT 4u
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_IRQ_CONN_INFRA_OFF_BUS_TIMEOUT_IRQ_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_IRQ_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_IRQ_CONN_INFRA_OFF_BUS_TIMEOUT_IRQ_MASK 0x00000008u                // CONN_INFRA_OFF_BUS_TIMEOUT_IRQ[3]
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_IRQ_CONN_INFRA_OFF_BUS_TIMEOUT_IRQ_SHFT 3u
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_IRQ_CONN_INFRA_CONN2AP_TIMEOUT_IRQ_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_IRQ_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_IRQ_CONN_INFRA_CONN2AP_TIMEOUT_IRQ_MASK 0x00000004u                // CONN_INFRA_CONN2AP_TIMEOUT_IRQ[2]
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_IRQ_CONN_INFRA_CONN2AP_TIMEOUT_IRQ_SHFT 2u
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_IRQ_CONN_INFRA_H_D_N39_TIMEOUT_IRQ_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_IRQ_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_IRQ_CONN_INFRA_H_D_N39_TIMEOUT_IRQ_MASK 0x00000002u                // CONN_INFRA_H_D_N39_TIMEOUT_IRQ[1]
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_IRQ_CONN_INFRA_H_D_N39_TIMEOUT_IRQ_SHFT 1u
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_IRQ_CONN_INFRA_H_D_N25_TIMEOUT_IRQ_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_IRQ_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_IRQ_CONN_INFRA_H_D_N25_TIMEOUT_IRQ_MASK 0x00000001u                // CONN_INFRA_H_D_N25_TIMEOUT_IRQ[0]
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_IRQ_CONN_INFRA_H_D_N25_TIMEOUT_IRQ_SHFT 0u

/* =====================================================================================

  ---ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_MASK (0x1804F000 + 0x180u)---

    CR_H_D_N25_TIMEOUT_IRQ_MASK[0] - (RW) timeout irq mask
    CR_H_D_N39_TIMEOUT_IRQ_MASK[1] - (RW) timeout irq mask
    CR_CONN2AP_TIMEOUT_IRQ_MASK[2] - (RW) timeout irq mask
    RESERVED3[31..3]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_MASK_CR_CONN2AP_TIMEOUT_IRQ_MASK_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_MASK_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_MASK_CR_CONN2AP_TIMEOUT_IRQ_MASK_MASK 0x00000004u                // CR_CONN2AP_TIMEOUT_IRQ_MASK[2]
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_MASK_CR_CONN2AP_TIMEOUT_IRQ_MASK_SHFT 2u
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_MASK_CR_H_D_N39_TIMEOUT_IRQ_MASK_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_MASK_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_MASK_CR_H_D_N39_TIMEOUT_IRQ_MASK_MASK 0x00000002u                // CR_H_D_N39_TIMEOUT_IRQ_MASK[1]
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_MASK_CR_H_D_N39_TIMEOUT_IRQ_MASK_SHFT 1u
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_MASK_CR_H_D_N25_TIMEOUT_IRQ_MASK_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_MASK_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_MASK_CR_H_D_N25_TIMEOUT_IRQ_MASK_MASK 0x00000001u                // CR_H_D_N25_TIMEOUT_IRQ_MASK[0]
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_MASK_CR_H_D_N25_TIMEOUT_IRQ_MASK_SHFT 0u

/* =====================================================================================

  ---ADDR_CONN_INFRA_AHB_TIMEOUT_SLV_READY_LATCH (0x1804F000 + 0x184u)---

    CONN_INFRA_AHB_SLV_INFO_LATCH_1[2..0] - (RO) h_d_n25 timeout occurs, this cr will latch the ahb transaction's information.
    CONN2AP_AHB_INFO_LATCH_1[5..3] - (RO) conn2ap timeout occurs, this cr will latch h_a_n42 -->h2x_n44 ahb protocol info.
    H_D_N39_AHB_INFO_LATCH_1[8..6] - (RO) h_d_n39 timeout occurs, this cr will latch the ahb transaction's information.
    RESERVED9[31..9]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_CONN_INFRA_AHB_TIMEOUT_SLV_READY_LATCH_H_D_N39_AHB_INFO_LATCH_1_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_AHB_TIMEOUT_SLV_READY_LATCH_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_AHB_TIMEOUT_SLV_READY_LATCH_H_D_N39_AHB_INFO_LATCH_1_MASK 0x000001C0u                // H_D_N39_AHB_INFO_LATCH_1[8..6]
#define CONN_BUS_CR_ADDR_CONN_INFRA_AHB_TIMEOUT_SLV_READY_LATCH_H_D_N39_AHB_INFO_LATCH_1_SHFT 6u
#define CONN_BUS_CR_ADDR_CONN_INFRA_AHB_TIMEOUT_SLV_READY_LATCH_CONN2AP_AHB_INFO_LATCH_1_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_AHB_TIMEOUT_SLV_READY_LATCH_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_AHB_TIMEOUT_SLV_READY_LATCH_CONN2AP_AHB_INFO_LATCH_1_MASK 0x00000038u                // CONN2AP_AHB_INFO_LATCH_1[5..3]
#define CONN_BUS_CR_ADDR_CONN_INFRA_AHB_TIMEOUT_SLV_READY_LATCH_CONN2AP_AHB_INFO_LATCH_1_SHFT 3u
#define CONN_BUS_CR_ADDR_CONN_INFRA_AHB_TIMEOUT_SLV_READY_LATCH_CONN_INFRA_AHB_SLV_INFO_LATCH_1_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_AHB_TIMEOUT_SLV_READY_LATCH_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_AHB_TIMEOUT_SLV_READY_LATCH_CONN_INFRA_AHB_SLV_INFO_LATCH_1_MASK 0x00000007u                // CONN_INFRA_AHB_SLV_INFO_LATCH_1[2..0]
#define CONN_BUS_CR_ADDR_CONN_INFRA_AHB_TIMEOUT_SLV_READY_LATCH_CONN_INFRA_AHB_SLV_INFO_LATCH_1_SHFT 0u

/* =====================================================================================

  ---ADDR_SUBSYS_0_2CONN_GALS_INFO_LATCH (0x1804F000 + 0x250u)---

    SUBSYS_0_2CONN_GALS_RX_DEBUG_OUT_TIMOEUT_LATCH[31..0] - (RO) cbtsc timeout snapshot trigger, subys_0_2conn gals slv dbg signals

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_SUBSYS_0_2CONN_GALS_INFO_LATCH_SUBSYS_0_2CONN_GALS_RX_DEBUG_OUT_TIMOEUT_LATCH_ADDR CONN_BUS_CR_ADDR_SUBSYS_0_2CONN_GALS_INFO_LATCH_ADDR
#define CONN_BUS_CR_ADDR_SUBSYS_0_2CONN_GALS_INFO_LATCH_SUBSYS_0_2CONN_GALS_RX_DEBUG_OUT_TIMOEUT_LATCH_MASK 0xFFFFFFFFu                // SUBSYS_0_2CONN_GALS_RX_DEBUG_OUT_TIMOEUT_LATCH[31..0]
#define CONN_BUS_CR_ADDR_SUBSYS_0_2CONN_GALS_INFO_LATCH_SUBSYS_0_2CONN_GALS_RX_DEBUG_OUT_TIMOEUT_LATCH_SHFT 0u

/* =====================================================================================

  ---ADDR_CONN2SUBSYS_0_GALS_INFO_LATCH (0x1804F000 + 0x254u)---

    CONN2SUBSYS_0_GALS_TX_DEBUG_OUT_TIMOEUT_LATCH[31..0] - (RO) cbtsc timeout snapshot trigger, conn_2subsys_0 gals mst dbg signals

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_0_GALS_INFO_LATCH_CONN2SUBSYS_0_GALS_TX_DEBUG_OUT_TIMOEUT_LATCH_ADDR CONN_BUS_CR_ADDR_CONN2SUBSYS_0_GALS_INFO_LATCH_ADDR
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_0_GALS_INFO_LATCH_CONN2SUBSYS_0_GALS_TX_DEBUG_OUT_TIMOEUT_LATCH_MASK 0xFFFFFFFFu                // CONN2SUBSYS_0_GALS_TX_DEBUG_OUT_TIMOEUT_LATCH[31..0]
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_0_GALS_INFO_LATCH_CONN2SUBSYS_0_GALS_TX_DEBUG_OUT_TIMOEUT_LATCH_SHFT 0u

/* =====================================================================================

  ---ADDR_CONN2AP_GALS_INFO_LATCH (0x1804F000 + 0x268u)---

    CONN2AP_GALS_TX_GALS_AXI_DBG_MST_TIMOEUT_LATCH[31..0] - (RO) cbtsc timeout snapshot trigger, conn2ap gals mst dbg signals

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_CONN2AP_GALS_INFO_LATCH_CONN2AP_GALS_TX_GALS_AXI_DBG_MST_TIMOEUT_LATCH_ADDR CONN_BUS_CR_ADDR_CONN2AP_GALS_INFO_LATCH_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_GALS_INFO_LATCH_CONN2AP_GALS_TX_GALS_AXI_DBG_MST_TIMOEUT_LATCH_MASK 0xFFFFFFFFu                // CONN2AP_GALS_TX_GALS_AXI_DBG_MST_TIMOEUT_LATCH[31..0]
#define CONN_BUS_CR_ADDR_CONN2AP_GALS_INFO_LATCH_CONN2AP_GALS_TX_GALS_AXI_DBG_MST_TIMOEUT_LATCH_SHFT 0u

/* =====================================================================================

  ---ADDR_SUBSYS_0_HADDR_LATCH (0x1804F000 + 0x280u)---

    SUBSYS_0_ARADDR_LATCH[31..0] - (RO) if subsys0 access protector blocked transaction, this cr will latch araddr.

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_SUBSYS_0_HADDR_LATCH_SUBSYS_0_ARADDR_LATCH_ADDR CONN_BUS_CR_ADDR_SUBSYS_0_HADDR_LATCH_ADDR
#define CONN_BUS_CR_ADDR_SUBSYS_0_HADDR_LATCH_SUBSYS_0_ARADDR_LATCH_MASK 0xFFFFFFFFu                // SUBSYS_0_ARADDR_LATCH[31..0]
#define CONN_BUS_CR_ADDR_SUBSYS_0_HADDR_LATCH_SUBSYS_0_ARADDR_LATCH_SHFT 0u

/* =====================================================================================

  ---ADDR_SUBSYS_1_HADDR_LATCH (0x1804F000 + 0x284u)---

    SUBSYS_1_HADDR_LATCH[31..0]  - (RO) if subsys1 access protector blocked transaction, this cr will latch haddr.

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_SUBSYS_1_HADDR_LATCH_SUBSYS_1_HADDR_LATCH_ADDR CONN_BUS_CR_ADDR_SUBSYS_1_HADDR_LATCH_ADDR
#define CONN_BUS_CR_ADDR_SUBSYS_1_HADDR_LATCH_SUBSYS_1_HADDR_LATCH_MASK 0xFFFFFFFFu                // SUBSYS_1_HADDR_LATCH[31..0]
#define CONN_BUS_CR_ADDR_SUBSYS_1_HADDR_LATCH_SUBSYS_1_HADDR_LATCH_SHFT 0u

/* =====================================================================================

  ---ADDR_SUBSYS_2_HADDR_LATCH (0x1804F000 + 0x288u)---

    SUBSYS_2_HADDR_LATCH[31..0]  - (RO) if subsys2 access protector blocked transaction, this cr will latch haddr.

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_SUBSYS_2_HADDR_LATCH_SUBSYS_2_HADDR_LATCH_ADDR CONN_BUS_CR_ADDR_SUBSYS_2_HADDR_LATCH_ADDR
#define CONN_BUS_CR_ADDR_SUBSYS_2_HADDR_LATCH_SUBSYS_2_HADDR_LATCH_MASK 0xFFFFFFFFu                // SUBSYS_2_HADDR_LATCH[31..0]
#define CONN_BUS_CR_ADDR_SUBSYS_2_HADDR_LATCH_SUBSYS_2_HADDR_LATCH_SHFT 0u

/* =====================================================================================

  ---ADDR_AP2CONN_HADDR_LATCH (0x1804F000 + 0x28Cu)---

    ADDR_AP2CONN_HADDR_LATCH[31..0] - (RO) if ap2conn access protector blocked transaction, this cr will latch haddr.

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_AP2CONN_HADDR_LATCH_ADDR_AP2CONN_HADDR_LATCH_ADDR CONN_BUS_CR_ADDR_AP2CONN_HADDR_LATCH_ADDR
#define CONN_BUS_CR_ADDR_AP2CONN_HADDR_LATCH_ADDR_AP2CONN_HADDR_LATCH_MASK 0xFFFFFFFFu                // ADDR_AP2CONN_HADDR_LATCH[31..0]
#define CONN_BUS_CR_ADDR_AP2CONN_HADDR_LATCH_ADDR_AP2CONN_HADDR_LATCH_SHFT 0u

/* =====================================================================================

  ---ADDR_CMDBT_0_HADDR_LATCH (0x1804F000 + 0x290u)---

    ADDR_CMDBT_0_HADDR_LATCH[31..0] - (RO) if cmdbt_0 access protector blocked transaction, this cr will latch haddr.

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_CMDBT_0_HADDR_LATCH_ADDR_CMDBT_0_HADDR_LATCH_ADDR CONN_BUS_CR_ADDR_CMDBT_0_HADDR_LATCH_ADDR
#define CONN_BUS_CR_ADDR_CMDBT_0_HADDR_LATCH_ADDR_CMDBT_0_HADDR_LATCH_MASK 0xFFFFFFFFu                // ADDR_CMDBT_0_HADDR_LATCH[31..0]
#define CONN_BUS_CR_ADDR_CMDBT_0_HADDR_LATCH_ADDR_CMDBT_0_HADDR_LATCH_SHFT 0u

/* =====================================================================================

  ---ADDR_CMDBT_1_HADDR_LATCH (0x1804F000 + 0x294u)---

    ADDR_CMDBT_1_HADDR_LATCH[31..0] - (RO) if cmdbt_1 access protector blocked transaction, this cr will latch haddr.

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_CMDBT_1_HADDR_LATCH_ADDR_CMDBT_1_HADDR_LATCH_ADDR CONN_BUS_CR_ADDR_CMDBT_1_HADDR_LATCH_ADDR
#define CONN_BUS_CR_ADDR_CMDBT_1_HADDR_LATCH_ADDR_CMDBT_1_HADDR_LATCH_MASK 0xFFFFFFFFu                // ADDR_CMDBT_1_HADDR_LATCH[31..0]
#define CONN_BUS_CR_ADDR_CMDBT_1_HADDR_LATCH_ADDR_CMDBT_1_HADDR_LATCH_SHFT 0u

/* =====================================================================================

  ---ADDR_CONN_MET_HADDR_LATCH (0x1804F000 + 0x298u)---

    ADDR_CONN_MET_HADDR_LATCH[31..0] - (RO) if conn_met access protector blocked transaction, this cr will latch haddr.

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_CONN_MET_HADDR_LATCH_ADDR_CONN_MET_HADDR_LATCH_ADDR CONN_BUS_CR_ADDR_CONN_MET_HADDR_LATCH_ADDR
#define CONN_BUS_CR_ADDR_CONN_MET_HADDR_LATCH_ADDR_CONN_MET_HADDR_LATCH_MASK 0xFFFFFFFFu                // ADDR_CONN_MET_HADDR_LATCH[31..0]
#define CONN_BUS_CR_ADDR_CONN_MET_HADDR_LATCH_ADDR_CONN_MET_HADDR_LATCH_SHFT 0u

/* =====================================================================================

  ---ADDR_ACCESS_PROTECTOR_IRQ_STATUS (0x1804F000 + 0x2A0u)---

    SUBSYS_0_SECURITY_IRQ_B_LATCH[0] - (RO) if subsys0 access protector blocked transaction, this cr will latch subsys2 security irq_b
    SUBSYS_1_SECURITY_IRQ_B_LATCH[1] - (RO) if subsys1 access protector blocked transaction, this cr will latch subsys1 security irq_b
    SUBSYS_2_SECURITY_IRQ_B_LATCH[2] - (RO) if subsys2 access protector blocked transaction, this cr will latch subsys0 security irq_b
    CMDBT_0_SECURITY_IRQ_B_LATCH[3] - (RO) if CMDBT0 access protector blocked transaction, this cr will latch CMDBT0 security irq_b
    CMDBT_1_SECURITY_IRQ_B_LATCH[4] - (RO) if CMDBT1 access protector blocked transaction, this cr will latch  CMDBT1 security irq_b
    CONN_MET_SECURITY_IRQ_B_LATCH[5] - (RO) if conn_met access protector blocked transaction, this cr will latch conn_met security irq_b
    RESERVED6[6]                 - (RO) Reserved bits
    AP2CONN_SECURITY_IRQ_B_LATCH[7] - (RO) if ap2conn access protector blocked transaction, this cr will latch ap2conn security irq_b
    BT_ICAP_SECURITY_IRQ_B_LATCH[8] - (RO) if  bt_icap access protector blocked transaction, this cr will latch bt_icap security irq_b
    ZB_ICAP_SECURITY_IRQ_B_LATCH[9] - (RO) if  zb_icap access protector blocked transaction, this cr will latch zb_icap security irq_b
    RESERVED10[31..10]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_ACCESS_PROTECTOR_IRQ_STATUS_ZB_ICAP_SECURITY_IRQ_B_LATCH_ADDR CONN_BUS_CR_ADDR_ACCESS_PROTECTOR_IRQ_STATUS_ADDR
#define CONN_BUS_CR_ADDR_ACCESS_PROTECTOR_IRQ_STATUS_ZB_ICAP_SECURITY_IRQ_B_LATCH_MASK 0x00000200u                // ZB_ICAP_SECURITY_IRQ_B_LATCH[9]
#define CONN_BUS_CR_ADDR_ACCESS_PROTECTOR_IRQ_STATUS_ZB_ICAP_SECURITY_IRQ_B_LATCH_SHFT 9u
#define CONN_BUS_CR_ADDR_ACCESS_PROTECTOR_IRQ_STATUS_BT_ICAP_SECURITY_IRQ_B_LATCH_ADDR CONN_BUS_CR_ADDR_ACCESS_PROTECTOR_IRQ_STATUS_ADDR
#define CONN_BUS_CR_ADDR_ACCESS_PROTECTOR_IRQ_STATUS_BT_ICAP_SECURITY_IRQ_B_LATCH_MASK 0x00000100u                // BT_ICAP_SECURITY_IRQ_B_LATCH[8]
#define CONN_BUS_CR_ADDR_ACCESS_PROTECTOR_IRQ_STATUS_BT_ICAP_SECURITY_IRQ_B_LATCH_SHFT 8u
#define CONN_BUS_CR_ADDR_ACCESS_PROTECTOR_IRQ_STATUS_AP2CONN_SECURITY_IRQ_B_LATCH_ADDR CONN_BUS_CR_ADDR_ACCESS_PROTECTOR_IRQ_STATUS_ADDR
#define CONN_BUS_CR_ADDR_ACCESS_PROTECTOR_IRQ_STATUS_AP2CONN_SECURITY_IRQ_B_LATCH_MASK 0x00000080u                // AP2CONN_SECURITY_IRQ_B_LATCH[7]
#define CONN_BUS_CR_ADDR_ACCESS_PROTECTOR_IRQ_STATUS_AP2CONN_SECURITY_IRQ_B_LATCH_SHFT 7u
#define CONN_BUS_CR_ADDR_ACCESS_PROTECTOR_IRQ_STATUS_CONN_MET_SECURITY_IRQ_B_LATCH_ADDR CONN_BUS_CR_ADDR_ACCESS_PROTECTOR_IRQ_STATUS_ADDR
#define CONN_BUS_CR_ADDR_ACCESS_PROTECTOR_IRQ_STATUS_CONN_MET_SECURITY_IRQ_B_LATCH_MASK 0x00000020u                // CONN_MET_SECURITY_IRQ_B_LATCH[5]
#define CONN_BUS_CR_ADDR_ACCESS_PROTECTOR_IRQ_STATUS_CONN_MET_SECURITY_IRQ_B_LATCH_SHFT 5u
#define CONN_BUS_CR_ADDR_ACCESS_PROTECTOR_IRQ_STATUS_CMDBT_1_SECURITY_IRQ_B_LATCH_ADDR CONN_BUS_CR_ADDR_ACCESS_PROTECTOR_IRQ_STATUS_ADDR
#define CONN_BUS_CR_ADDR_ACCESS_PROTECTOR_IRQ_STATUS_CMDBT_1_SECURITY_IRQ_B_LATCH_MASK 0x00000010u                // CMDBT_1_SECURITY_IRQ_B_LATCH[4]
#define CONN_BUS_CR_ADDR_ACCESS_PROTECTOR_IRQ_STATUS_CMDBT_1_SECURITY_IRQ_B_LATCH_SHFT 4u
#define CONN_BUS_CR_ADDR_ACCESS_PROTECTOR_IRQ_STATUS_CMDBT_0_SECURITY_IRQ_B_LATCH_ADDR CONN_BUS_CR_ADDR_ACCESS_PROTECTOR_IRQ_STATUS_ADDR
#define CONN_BUS_CR_ADDR_ACCESS_PROTECTOR_IRQ_STATUS_CMDBT_0_SECURITY_IRQ_B_LATCH_MASK 0x00000008u                // CMDBT_0_SECURITY_IRQ_B_LATCH[3]
#define CONN_BUS_CR_ADDR_ACCESS_PROTECTOR_IRQ_STATUS_CMDBT_0_SECURITY_IRQ_B_LATCH_SHFT 3u
#define CONN_BUS_CR_ADDR_ACCESS_PROTECTOR_IRQ_STATUS_SUBSYS_2_SECURITY_IRQ_B_LATCH_ADDR CONN_BUS_CR_ADDR_ACCESS_PROTECTOR_IRQ_STATUS_ADDR
#define CONN_BUS_CR_ADDR_ACCESS_PROTECTOR_IRQ_STATUS_SUBSYS_2_SECURITY_IRQ_B_LATCH_MASK 0x00000004u                // SUBSYS_2_SECURITY_IRQ_B_LATCH[2]
#define CONN_BUS_CR_ADDR_ACCESS_PROTECTOR_IRQ_STATUS_SUBSYS_2_SECURITY_IRQ_B_LATCH_SHFT 2u
#define CONN_BUS_CR_ADDR_ACCESS_PROTECTOR_IRQ_STATUS_SUBSYS_1_SECURITY_IRQ_B_LATCH_ADDR CONN_BUS_CR_ADDR_ACCESS_PROTECTOR_IRQ_STATUS_ADDR
#define CONN_BUS_CR_ADDR_ACCESS_PROTECTOR_IRQ_STATUS_SUBSYS_1_SECURITY_IRQ_B_LATCH_MASK 0x00000002u                // SUBSYS_1_SECURITY_IRQ_B_LATCH[1]
#define CONN_BUS_CR_ADDR_ACCESS_PROTECTOR_IRQ_STATUS_SUBSYS_1_SECURITY_IRQ_B_LATCH_SHFT 1u
#define CONN_BUS_CR_ADDR_ACCESS_PROTECTOR_IRQ_STATUS_SUBSYS_0_SECURITY_IRQ_B_LATCH_ADDR CONN_BUS_CR_ADDR_ACCESS_PROTECTOR_IRQ_STATUS_ADDR
#define CONN_BUS_CR_ADDR_ACCESS_PROTECTOR_IRQ_STATUS_SUBSYS_0_SECURITY_IRQ_B_LATCH_MASK 0x00000001u                // SUBSYS_0_SECURITY_IRQ_B_LATCH[0]
#define CONN_BUS_CR_ADDR_ACCESS_PROTECTOR_IRQ_STATUS_SUBSYS_0_SECURITY_IRQ_B_LATCH_SHFT 0u

/* =====================================================================================

  ---ADDR_DOMAIN_ID_LATCH (0x1804F000 + 0x2ACu)---

    AP2CONN_DOMAIN_ID_LATCH[3..0] - (RO) if ap2conn access protector blocked transaction, this cr will latch ap2conn security irq_b
    SUBSSYS_2_DOMAIN_ID_LATCH[7..4] - (RO) if subsys2 access protector blocked transaction, this cr will latch subsys2 domain id
    SUBSSYS_1_DOMAIN_ID_LATCH[11..8] - (RO) if subsys1 access protector blocked transaction, this cr will latch subsys1 domain id
    SUBSSYS_0_DOMAIN_ID_LATCH[15..12] - (RO) if subsys0 access protector blocked transaction, this cr will latch subsys0 domain id
    RESERVED16[31..16]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_DOMAIN_ID_LATCH_SUBSSYS_0_DOMAIN_ID_LATCH_ADDR CONN_BUS_CR_ADDR_DOMAIN_ID_LATCH_ADDR
#define CONN_BUS_CR_ADDR_DOMAIN_ID_LATCH_SUBSSYS_0_DOMAIN_ID_LATCH_MASK 0x0000F000u                // SUBSSYS_0_DOMAIN_ID_LATCH[15..12]
#define CONN_BUS_CR_ADDR_DOMAIN_ID_LATCH_SUBSSYS_0_DOMAIN_ID_LATCH_SHFT 12u
#define CONN_BUS_CR_ADDR_DOMAIN_ID_LATCH_SUBSSYS_1_DOMAIN_ID_LATCH_ADDR CONN_BUS_CR_ADDR_DOMAIN_ID_LATCH_ADDR
#define CONN_BUS_CR_ADDR_DOMAIN_ID_LATCH_SUBSSYS_1_DOMAIN_ID_LATCH_MASK 0x00000F00u                // SUBSSYS_1_DOMAIN_ID_LATCH[11..8]
#define CONN_BUS_CR_ADDR_DOMAIN_ID_LATCH_SUBSSYS_1_DOMAIN_ID_LATCH_SHFT 8u
#define CONN_BUS_CR_ADDR_DOMAIN_ID_LATCH_SUBSSYS_2_DOMAIN_ID_LATCH_ADDR CONN_BUS_CR_ADDR_DOMAIN_ID_LATCH_ADDR
#define CONN_BUS_CR_ADDR_DOMAIN_ID_LATCH_SUBSSYS_2_DOMAIN_ID_LATCH_MASK 0x000000F0u                // SUBSSYS_2_DOMAIN_ID_LATCH[7..4]
#define CONN_BUS_CR_ADDR_DOMAIN_ID_LATCH_SUBSSYS_2_DOMAIN_ID_LATCH_SHFT 4u
#define CONN_BUS_CR_ADDR_DOMAIN_ID_LATCH_AP2CONN_DOMAIN_ID_LATCH_ADDR CONN_BUS_CR_ADDR_DOMAIN_ID_LATCH_ADDR
#define CONN_BUS_CR_ADDR_DOMAIN_ID_LATCH_AP2CONN_DOMAIN_ID_LATCH_MASK 0x0000000Fu                // AP2CONN_DOMAIN_ID_LATCH[3..0]
#define CONN_BUS_CR_ADDR_DOMAIN_ID_LATCH_AP2CONN_DOMAIN_ID_LATCH_SHFT 0u

/* =====================================================================================

  ---ADDR_SUBSYS_0_2CONN_AHB_GALS_DBG (0x1804F000 + 0x300u)---

    SUBSYS_0_2CONN_GALS_RX_DEBUG_OUT[31..0] - (RO) subys_0_2conn gals slv dbg signals

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_SUBSYS_0_2CONN_AHB_GALS_DBG_SUBSYS_0_2CONN_GALS_RX_DEBUG_OUT_ADDR CONN_BUS_CR_ADDR_SUBSYS_0_2CONN_AHB_GALS_DBG_ADDR
#define CONN_BUS_CR_ADDR_SUBSYS_0_2CONN_AHB_GALS_DBG_SUBSYS_0_2CONN_GALS_RX_DEBUG_OUT_MASK 0xFFFFFFFFu                // SUBSYS_0_2CONN_GALS_RX_DEBUG_OUT[31..0]
#define CONN_BUS_CR_ADDR_SUBSYS_0_2CONN_AHB_GALS_DBG_SUBSYS_0_2CONN_GALS_RX_DEBUG_OUT_SHFT 0u

/* =====================================================================================

  ---ADDR_CONN2SUBSYS_0_AHB_GALS_DBG (0x1804F000 + 0x304u)---

    CONN2SUBSYS_0_GALS_TX_DEBUG_OUT[31..0] - (RO) conn_2subsys_0 gals mst dbg signals

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_GALS_DBG_CONN2SUBSYS_0_GALS_TX_DEBUG_OUT_ADDR CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_GALS_DBG_ADDR
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_GALS_DBG_CONN2SUBSYS_0_GALS_TX_DEBUG_OUT_MASK 0xFFFFFFFFu                // CONN2SUBSYS_0_GALS_TX_DEBUG_OUT[31..0]
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_GALS_DBG_CONN2SUBSYS_0_GALS_TX_DEBUG_OUT_SHFT 0u

/* =====================================================================================

  ---ADDR_CONN2AP_AXI_GALS_DBG (0x1804F000 + 0x318u)---

    CONN2AP_GALS_TX_GALS_AXI_DBG_MST[31..0] - (RO) conn_2ap gals mst dbg signals

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_GALS_DBG_CONN2AP_GALS_TX_GALS_AXI_DBG_MST_ADDR CONN_BUS_CR_ADDR_CONN2AP_AXI_GALS_DBG_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_GALS_DBG_CONN2AP_GALS_TX_GALS_AXI_DBG_MST_MASK 0xFFFFFFFFu                // CONN2AP_GALS_TX_GALS_AXI_DBG_MST[31..0]
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_GALS_DBG_CONN2AP_GALS_TX_GALS_AXI_DBG_MST_SHFT 0u

/* =====================================================================================

  ---ADDR_CONN_INFRA_HCLK_DOMAIN_IDLE_DEBOUNCE_TIME (0x1804F000 + 0x400u)---

    CR_CONN_INFRA_BUS_IDLE_DEBOUNCE_TIME[4..0] - (RW) conn infra hclk DCM idle debounce counter threshold value.
    RESERVED5[31..5]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_CONN_INFRA_HCLK_DOMAIN_IDLE_DEBOUNCE_TIME_CR_CONN_INFRA_BUS_IDLE_DEBOUNCE_TIME_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_HCLK_DOMAIN_IDLE_DEBOUNCE_TIME_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_HCLK_DOMAIN_IDLE_DEBOUNCE_TIME_CR_CONN_INFRA_BUS_IDLE_DEBOUNCE_TIME_MASK 0x0000001Fu                // CR_CONN_INFRA_BUS_IDLE_DEBOUNCE_TIME[4..0]
#define CONN_BUS_CR_ADDR_CONN_INFRA_HCLK_DOMAIN_IDLE_DEBOUNCE_TIME_CR_CONN_INFRA_BUS_IDLE_DEBOUNCE_TIME_SHFT 0u

/* =====================================================================================

  ---ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_0 (0x1804F000 + 0x450u)---

    CR_CONN_INFRA_HCLK_CLOCK_GROUP_CTRL_SC_AXI_DCM_DIS_EN[0] - (RW) disable DCM. tie 0.not use this bit
    RESERVED1[1]                 - (RO) Reserved bits
    CR_CONN_INFRA_HCLK_CLOCK_GROUP_CTRL_PLLCK_SEL_2_CLK_RDY_ON_DCM[2] - (RW) disable DCM. tie 0.not use this bit
    CR_CONN_INFRA_HCLK_CTRL_CLKOFF_EN[3] - (RW) DCM off mode choice
    CR_CONN_INFRA_HCLK_CTRL_CLKSLOW_EN[4] - (RW) DCM slow mode choice
    CR_CONN_INFRA_HCLK_CTRL_FORCE_CLKOFF[5] - (RW) force DCM change to off mode
    CR_CONN_INFRA_HCLK_CTRL_FORCE_CLKSLOW[6] - (RW) force DCM change to slow mode
    CR_CONN_INFRA_HCLK_CTRL_FORCE_ON[7] - (RW) force DCM clk free run
    CR_CONN_INFRA_HCLK_CTRL_FSEL[12..8] - (RW) normal mode's clk divider num
    CR_CONN_INFRA_HCLK_CTRL_SFSEL[17..13] - (RW) slow mode's clk divider num
    CR_CONN_INFRA_HCLK_DBC_CTRL_DBC_NUM[29..18] - (RW) DCM idle debounce counter number
    CR_CONN_INFRA_HCLK_DBC_CTRL_DBC_EN[30] - (RW) DCM idle debounce enable
    CR_FORCE_ON_CONN_INFRA_HCLK_DCM[31] - (RW) forece DCM clk release gating

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_0_CR_FORCE_ON_CONN_INFRA_HCLK_DCM_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_0_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_0_CR_FORCE_ON_CONN_INFRA_HCLK_DCM_MASK 0x80000000u                // CR_FORCE_ON_CONN_INFRA_HCLK_DCM[31]
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_0_CR_FORCE_ON_CONN_INFRA_HCLK_DCM_SHFT 31u
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_0_CR_CONN_INFRA_HCLK_DBC_CTRL_DBC_EN_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_0_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_0_CR_CONN_INFRA_HCLK_DBC_CTRL_DBC_EN_MASK 0x40000000u                // CR_CONN_INFRA_HCLK_DBC_CTRL_DBC_EN[30]
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_0_CR_CONN_INFRA_HCLK_DBC_CTRL_DBC_EN_SHFT 30u
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_0_CR_CONN_INFRA_HCLK_DBC_CTRL_DBC_NUM_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_0_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_0_CR_CONN_INFRA_HCLK_DBC_CTRL_DBC_NUM_MASK 0x3FFC0000u                // CR_CONN_INFRA_HCLK_DBC_CTRL_DBC_NUM[29..18]
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_0_CR_CONN_INFRA_HCLK_DBC_CTRL_DBC_NUM_SHFT 18u
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_0_CR_CONN_INFRA_HCLK_CTRL_SFSEL_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_0_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_0_CR_CONN_INFRA_HCLK_CTRL_SFSEL_MASK 0x0003E000u                // CR_CONN_INFRA_HCLK_CTRL_SFSEL[17..13]
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_0_CR_CONN_INFRA_HCLK_CTRL_SFSEL_SHFT 13u
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_0_CR_CONN_INFRA_HCLK_CTRL_FSEL_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_0_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_0_CR_CONN_INFRA_HCLK_CTRL_FSEL_MASK 0x00001F00u                // CR_CONN_INFRA_HCLK_CTRL_FSEL[12..8]
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_0_CR_CONN_INFRA_HCLK_CTRL_FSEL_SHFT 8u
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_0_CR_CONN_INFRA_HCLK_CTRL_FORCE_ON_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_0_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_0_CR_CONN_INFRA_HCLK_CTRL_FORCE_ON_MASK 0x00000080u                // CR_CONN_INFRA_HCLK_CTRL_FORCE_ON[7]
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_0_CR_CONN_INFRA_HCLK_CTRL_FORCE_ON_SHFT 7u
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_0_CR_CONN_INFRA_HCLK_CTRL_FORCE_CLKSLOW_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_0_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_0_CR_CONN_INFRA_HCLK_CTRL_FORCE_CLKSLOW_MASK 0x00000040u                // CR_CONN_INFRA_HCLK_CTRL_FORCE_CLKSLOW[6]
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_0_CR_CONN_INFRA_HCLK_CTRL_FORCE_CLKSLOW_SHFT 6u
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_0_CR_CONN_INFRA_HCLK_CTRL_FORCE_CLKOFF_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_0_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_0_CR_CONN_INFRA_HCLK_CTRL_FORCE_CLKOFF_MASK 0x00000020u                // CR_CONN_INFRA_HCLK_CTRL_FORCE_CLKOFF[5]
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_0_CR_CONN_INFRA_HCLK_CTRL_FORCE_CLKOFF_SHFT 5u
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_0_CR_CONN_INFRA_HCLK_CTRL_CLKSLOW_EN_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_0_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_0_CR_CONN_INFRA_HCLK_CTRL_CLKSLOW_EN_MASK 0x00000010u                // CR_CONN_INFRA_HCLK_CTRL_CLKSLOW_EN[4]
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_0_CR_CONN_INFRA_HCLK_CTRL_CLKSLOW_EN_SHFT 4u
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_0_CR_CONN_INFRA_HCLK_CTRL_CLKOFF_EN_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_0_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_0_CR_CONN_INFRA_HCLK_CTRL_CLKOFF_EN_MASK 0x00000008u                // CR_CONN_INFRA_HCLK_CTRL_CLKOFF_EN[3]
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_0_CR_CONN_INFRA_HCLK_CTRL_CLKOFF_EN_SHFT 3u
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_0_CR_CONN_INFRA_HCLK_CLOCK_GROUP_CTRL_PLLCK_SEL_2_CLK_RDY_ON_DCM_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_0_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_0_CR_CONN_INFRA_HCLK_CLOCK_GROUP_CTRL_PLLCK_SEL_2_CLK_RDY_ON_DCM_MASK 0x00000004u                // CR_CONN_INFRA_HCLK_CLOCK_GROUP_CTRL_PLLCK_SEL_2_CLK_RDY_ON_DCM[2]
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_0_CR_CONN_INFRA_HCLK_CLOCK_GROUP_CTRL_PLLCK_SEL_2_CLK_RDY_ON_DCM_SHFT 2u
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_0_CR_CONN_INFRA_HCLK_CLOCK_GROUP_CTRL_SC_AXI_DCM_DIS_EN_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_0_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_0_CR_CONN_INFRA_HCLK_CLOCK_GROUP_CTRL_SC_AXI_DCM_DIS_EN_MASK 0x00000001u                // CR_CONN_INFRA_HCLK_CLOCK_GROUP_CTRL_SC_AXI_DCM_DIS_EN[0]
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_0_CR_CONN_INFRA_HCLK_CLOCK_GROUP_CTRL_SC_AXI_DCM_DIS_EN_SHFT 0u

/* =====================================================================================

  ---ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_1 (0x1804F000 + 0x454u)---

    CR_CONN_INFRA_HCLK_SC_AXI_DCM_DIS[0] - (RW) tie 0.not use this bit
    CR_CONN_INFRA_HCLK_BUS_IDLE_SYNC_MASK[1] - (RW) mask sync idle, DCM will change to "one cycle wake up"  mode
    RO_CONN_INFRA_HCLK_DCM_RDY_ON[2] - (RO) conn infra hclk DCM generate clk ready signal
    RESERVED3[31..3]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_1_RO_CONN_INFRA_HCLK_DCM_RDY_ON_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_1_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_1_RO_CONN_INFRA_HCLK_DCM_RDY_ON_MASK 0x00000004u                // RO_CONN_INFRA_HCLK_DCM_RDY_ON[2]
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_1_RO_CONN_INFRA_HCLK_DCM_RDY_ON_SHFT 2u
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_1_CR_CONN_INFRA_HCLK_BUS_IDLE_SYNC_MASK_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_1_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_1_CR_CONN_INFRA_HCLK_BUS_IDLE_SYNC_MASK_MASK 0x00000002u                // CR_CONN_INFRA_HCLK_BUS_IDLE_SYNC_MASK[1]
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_1_CR_CONN_INFRA_HCLK_BUS_IDLE_SYNC_MASK_SHFT 1u
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_1_CR_CONN_INFRA_HCLK_SC_AXI_DCM_DIS_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_1_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_1_CR_CONN_INFRA_HCLK_SC_AXI_DCM_DIS_MASK 0x00000001u                // CR_CONN_INFRA_HCLK_SC_AXI_DCM_DIS[0]
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_1_CR_CONN_INFRA_HCLK_SC_AXI_DCM_DIS_SHFT 0u

/* =====================================================================================

  ---ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_2 (0x1804F000 + 0x458u)---

    CR_CONN_INFRA_HCLK_CLOCK_GROUP_CTRL_PLLCK_SEL_NO_SPM[0] - (RW) bit= 1 will enable conn infra hclk DCM.
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_2_CR_CONN_INFRA_HCLK_CLOCK_GROUP_CTRL_PLLCK_SEL_NO_SPM_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_2_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_2_CR_CONN_INFRA_HCLK_CLOCK_GROUP_CTRL_PLLCK_SEL_NO_SPM_MASK 0x00000001u                // CR_CONN_INFRA_HCLK_CLOCK_GROUP_CTRL_PLLCK_SEL_NO_SPM[0]
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_2_CR_CONN_INFRA_HCLK_CLOCK_GROUP_CTRL_PLLCK_SEL_NO_SPM_SHFT 0u

/* =====================================================================================

  ---ADDR_CONN_INFRA_OFF_BUS_SECURITY_VIOLATION_MASK (0x1804F000 + 0x468u)---

    CR_CONN_INFRA_OFF_BUS_SCRURITY_VIOLATION_MASK[3..0] - (RW) mask security related irq_b
    RESERVED4[31..4]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_CONN_INFRA_OFF_BUS_SECURITY_VIOLATION_MASK_CR_CONN_INFRA_OFF_BUS_SCRURITY_VIOLATION_MASK_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_OFF_BUS_SECURITY_VIOLATION_MASK_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_OFF_BUS_SECURITY_VIOLATION_MASK_CR_CONN_INFRA_OFF_BUS_SCRURITY_VIOLATION_MASK_MASK 0x0000000Fu                // CR_CONN_INFRA_OFF_BUS_SCRURITY_VIOLATION_MASK[3..0]
#define CONN_BUS_CR_ADDR_CONN_INFRA_OFF_BUS_SECURITY_VIOLATION_MASK_CR_CONN_INFRA_OFF_BUS_SCRURITY_VIOLATION_MASK_SHFT 0u

/* =====================================================================================

  ---ADDR_ACCESS_PROTECT_LOCK (0x1804F000 + 0x46Cu)---

    CR_SUBSYS_0_ACCESS_PROTECT_LOCK[0] - (RW) lock signal for access protector subsys_0 window & enanle signal
    CR_SUBSYS_1_ACCESS_PROTECT_LOCK[1] - (RW) lock signal for access protector subsys_1 window & enanle signal
    CR_SUBSYS_2_ACCESS_PROTECT_LOCK[2] - (RW) lock signal for access protector subsys_2 window & enanle signal
    CR_CMDBT_0_ACCESS_PROTECT_LOCK[3] - (RW) lock signal for access protector cmdbt_0 window & enanle signal
    CR_CMDBT_1_ACCESS_PROTECT_LOCK[4] - (RW) lock signal for access protector cmdbt_1 window & enanle signal
    CR_CONN_MET_ACCESS_PROTECT_LOCK[5] - (RW) lock signal for access protector conn_met window & enanle signal
    CR_AP2CONN_ACCESS_PROTECT_LOCK[6] - (RW) lock signal for access protector ap2conn window & enanle signal
    CR_BT_ICAP_ACCESS_PROTECT_LOCK[7] - (RW) lock signal for access protector bt_icap window & enanle signal
    CR_ZB_ICAP_ACCESS_PROTECT_LOCK[8] - (RW) lock signal for access protector zb_icap window & enanle signal
    RESERVED9[31..9]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_ACCESS_PROTECT_LOCK_CR_ZB_ICAP_ACCESS_PROTECT_LOCK_ADDR CONN_BUS_CR_ADDR_ACCESS_PROTECT_LOCK_ADDR
#define CONN_BUS_CR_ADDR_ACCESS_PROTECT_LOCK_CR_ZB_ICAP_ACCESS_PROTECT_LOCK_MASK 0x00000100u                // CR_ZB_ICAP_ACCESS_PROTECT_LOCK[8]
#define CONN_BUS_CR_ADDR_ACCESS_PROTECT_LOCK_CR_ZB_ICAP_ACCESS_PROTECT_LOCK_SHFT 8u
#define CONN_BUS_CR_ADDR_ACCESS_PROTECT_LOCK_CR_BT_ICAP_ACCESS_PROTECT_LOCK_ADDR CONN_BUS_CR_ADDR_ACCESS_PROTECT_LOCK_ADDR
#define CONN_BUS_CR_ADDR_ACCESS_PROTECT_LOCK_CR_BT_ICAP_ACCESS_PROTECT_LOCK_MASK 0x00000080u                // CR_BT_ICAP_ACCESS_PROTECT_LOCK[7]
#define CONN_BUS_CR_ADDR_ACCESS_PROTECT_LOCK_CR_BT_ICAP_ACCESS_PROTECT_LOCK_SHFT 7u
#define CONN_BUS_CR_ADDR_ACCESS_PROTECT_LOCK_CR_AP2CONN_ACCESS_PROTECT_LOCK_ADDR CONN_BUS_CR_ADDR_ACCESS_PROTECT_LOCK_ADDR
#define CONN_BUS_CR_ADDR_ACCESS_PROTECT_LOCK_CR_AP2CONN_ACCESS_PROTECT_LOCK_MASK 0x00000040u                // CR_AP2CONN_ACCESS_PROTECT_LOCK[6]
#define CONN_BUS_CR_ADDR_ACCESS_PROTECT_LOCK_CR_AP2CONN_ACCESS_PROTECT_LOCK_SHFT 6u
#define CONN_BUS_CR_ADDR_ACCESS_PROTECT_LOCK_CR_CONN_MET_ACCESS_PROTECT_LOCK_ADDR CONN_BUS_CR_ADDR_ACCESS_PROTECT_LOCK_ADDR
#define CONN_BUS_CR_ADDR_ACCESS_PROTECT_LOCK_CR_CONN_MET_ACCESS_PROTECT_LOCK_MASK 0x00000020u                // CR_CONN_MET_ACCESS_PROTECT_LOCK[5]
#define CONN_BUS_CR_ADDR_ACCESS_PROTECT_LOCK_CR_CONN_MET_ACCESS_PROTECT_LOCK_SHFT 5u
#define CONN_BUS_CR_ADDR_ACCESS_PROTECT_LOCK_CR_CMDBT_1_ACCESS_PROTECT_LOCK_ADDR CONN_BUS_CR_ADDR_ACCESS_PROTECT_LOCK_ADDR
#define CONN_BUS_CR_ADDR_ACCESS_PROTECT_LOCK_CR_CMDBT_1_ACCESS_PROTECT_LOCK_MASK 0x00000010u                // CR_CMDBT_1_ACCESS_PROTECT_LOCK[4]
#define CONN_BUS_CR_ADDR_ACCESS_PROTECT_LOCK_CR_CMDBT_1_ACCESS_PROTECT_LOCK_SHFT 4u
#define CONN_BUS_CR_ADDR_ACCESS_PROTECT_LOCK_CR_CMDBT_0_ACCESS_PROTECT_LOCK_ADDR CONN_BUS_CR_ADDR_ACCESS_PROTECT_LOCK_ADDR
#define CONN_BUS_CR_ADDR_ACCESS_PROTECT_LOCK_CR_CMDBT_0_ACCESS_PROTECT_LOCK_MASK 0x00000008u                // CR_CMDBT_0_ACCESS_PROTECT_LOCK[3]
#define CONN_BUS_CR_ADDR_ACCESS_PROTECT_LOCK_CR_CMDBT_0_ACCESS_PROTECT_LOCK_SHFT 3u
#define CONN_BUS_CR_ADDR_ACCESS_PROTECT_LOCK_CR_SUBSYS_2_ACCESS_PROTECT_LOCK_ADDR CONN_BUS_CR_ADDR_ACCESS_PROTECT_LOCK_ADDR
#define CONN_BUS_CR_ADDR_ACCESS_PROTECT_LOCK_CR_SUBSYS_2_ACCESS_PROTECT_LOCK_MASK 0x00000004u                // CR_SUBSYS_2_ACCESS_PROTECT_LOCK[2]
#define CONN_BUS_CR_ADDR_ACCESS_PROTECT_LOCK_CR_SUBSYS_2_ACCESS_PROTECT_LOCK_SHFT 2u
#define CONN_BUS_CR_ADDR_ACCESS_PROTECT_LOCK_CR_SUBSYS_1_ACCESS_PROTECT_LOCK_ADDR CONN_BUS_CR_ADDR_ACCESS_PROTECT_LOCK_ADDR
#define CONN_BUS_CR_ADDR_ACCESS_PROTECT_LOCK_CR_SUBSYS_1_ACCESS_PROTECT_LOCK_MASK 0x00000002u                // CR_SUBSYS_1_ACCESS_PROTECT_LOCK[1]
#define CONN_BUS_CR_ADDR_ACCESS_PROTECT_LOCK_CR_SUBSYS_1_ACCESS_PROTECT_LOCK_SHFT 1u
#define CONN_BUS_CR_ADDR_ACCESS_PROTECT_LOCK_CR_SUBSYS_0_ACCESS_PROTECT_LOCK_ADDR CONN_BUS_CR_ADDR_ACCESS_PROTECT_LOCK_ADDR
#define CONN_BUS_CR_ADDR_ACCESS_PROTECT_LOCK_CR_SUBSYS_0_ACCESS_PROTECT_LOCK_MASK 0x00000001u                // CR_SUBSYS_0_ACCESS_PROTECT_LOCK[0]
#define CONN_BUS_CR_ADDR_ACCESS_PROTECT_LOCK_CR_SUBSYS_0_ACCESS_PROTECT_LOCK_SHFT 0u

/* =====================================================================================

  ---ADDR_SUBSYS_EASY_SECURITY_EN_WR_SUBSYS_0 (0x1804F000 + 0x480u)---

    ADDR_SUBSYS_EASY_SECURITY_EN_WR_SUBSYS_0[4..0] - (RW) enable subys_0 access protector,each bit can enable one protection range
    RESERVED5[31..5]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_EN_WR_SUBSYS_0_ADDR_SUBSYS_EASY_SECURITY_EN_WR_SUBSYS_0_ADDR CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_EN_WR_SUBSYS_0_ADDR
#define CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_EN_WR_SUBSYS_0_ADDR_SUBSYS_EASY_SECURITY_EN_WR_SUBSYS_0_MASK 0x0000001Fu                // ADDR_SUBSYS_EASY_SECURITY_EN_WR_SUBSYS_0[4..0]
#define CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_EN_WR_SUBSYS_0_ADDR_SUBSYS_EASY_SECURITY_EN_WR_SUBSYS_0_SHFT 0u

/* =====================================================================================

  ---ADDR_SUBSYS_EASY_SECURITY_EN_WR_SUBSYS_1 (0x1804F000 + 0x484u)---

    ADDR_SUBSYS_EASY_SECURITY_EN_WR_SUBSYS_1[4..0] - (RW) enable subys_1 access protector,each bit can enable one protection range
    RESERVED5[31..5]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_EN_WR_SUBSYS_1_ADDR_SUBSYS_EASY_SECURITY_EN_WR_SUBSYS_1_ADDR CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_EN_WR_SUBSYS_1_ADDR
#define CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_EN_WR_SUBSYS_1_ADDR_SUBSYS_EASY_SECURITY_EN_WR_SUBSYS_1_MASK 0x0000001Fu                // ADDR_SUBSYS_EASY_SECURITY_EN_WR_SUBSYS_1[4..0]
#define CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_EN_WR_SUBSYS_1_ADDR_SUBSYS_EASY_SECURITY_EN_WR_SUBSYS_1_SHFT 0u

/* =====================================================================================

  ---ADDR_SUBSYS_EASY_SECURITY_EN_WR_SUBSYS_2 (0x1804F000 + 0x488u)---

    ADDR_SUBSYS_EASY_SECURITY_EN_WR_SUBSYS_2[4..0] - (RW) enable subys_2 access protector,each bit can enable one protection range
    RESERVED5[31..5]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_EN_WR_SUBSYS_2_ADDR_SUBSYS_EASY_SECURITY_EN_WR_SUBSYS_2_ADDR CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_EN_WR_SUBSYS_2_ADDR
#define CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_EN_WR_SUBSYS_2_ADDR_SUBSYS_EASY_SECURITY_EN_WR_SUBSYS_2_MASK 0x0000001Fu                // ADDR_SUBSYS_EASY_SECURITY_EN_WR_SUBSYS_2[4..0]
#define CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_EN_WR_SUBSYS_2_ADDR_SUBSYS_EASY_SECURITY_EN_WR_SUBSYS_2_SHFT 0u

/* =====================================================================================

  ---ADDR_SUBSYS_EASY_SECURITY_EN_WR_COMMON (0x1804F000 + 0x48Cu)---

    ADDR_SUBSYS_EASY_SECURITY_EN_WR_CMDBT_0[0] - (RW) enable cmdbt_0 access protector,each bit can enable one protection range
    ADDR_SUBSYS_EASY_SECURITY_EN_WR_CMDBT_1[1] - (RW) enable cmdbt_1 access protector,each bit can enable one protection range
    ADDR_SUBSYS_EASY_SECURITY_EN_WR_CONN_MET[2] - (RW) enable conn_met_2 access protector,each bit can enable one protection range
    RESERVED3[3]                 - (RO) Reserved bits
    ADDR_SUBSYS_EASY_SECURITY_EN_WR_AP2CONN[8..4] - (RW) enable ap2conn access protector,each bit can enable one protection range
    ADDR_SUBSYS_EASY_SECURITY_EN_WR_BT_ICAP[9] - (RW) enable bticap access protector,each bit can enable one protection range
    ADDR_SUBSYS_EASY_SECURITY_EN_WR_ZB_ICAP[10] - (RW) enable zbicap access protector,each bit can enable one protection range
    RESERVED11[31..11]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_EN_WR_COMMON_ADDR_SUBSYS_EASY_SECURITY_EN_WR_ZB_ICAP_ADDR CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_EN_WR_COMMON_ADDR
#define CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_EN_WR_COMMON_ADDR_SUBSYS_EASY_SECURITY_EN_WR_ZB_ICAP_MASK 0x00000400u                // ADDR_SUBSYS_EASY_SECURITY_EN_WR_ZB_ICAP[10]
#define CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_EN_WR_COMMON_ADDR_SUBSYS_EASY_SECURITY_EN_WR_ZB_ICAP_SHFT 10u
#define CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_EN_WR_COMMON_ADDR_SUBSYS_EASY_SECURITY_EN_WR_BT_ICAP_ADDR CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_EN_WR_COMMON_ADDR
#define CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_EN_WR_COMMON_ADDR_SUBSYS_EASY_SECURITY_EN_WR_BT_ICAP_MASK 0x00000200u                // ADDR_SUBSYS_EASY_SECURITY_EN_WR_BT_ICAP[9]
#define CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_EN_WR_COMMON_ADDR_SUBSYS_EASY_SECURITY_EN_WR_BT_ICAP_SHFT 9u
#define CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_EN_WR_COMMON_ADDR_SUBSYS_EASY_SECURITY_EN_WR_AP2CONN_ADDR CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_EN_WR_COMMON_ADDR
#define CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_EN_WR_COMMON_ADDR_SUBSYS_EASY_SECURITY_EN_WR_AP2CONN_MASK 0x000001F0u                // ADDR_SUBSYS_EASY_SECURITY_EN_WR_AP2CONN[8..4]
#define CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_EN_WR_COMMON_ADDR_SUBSYS_EASY_SECURITY_EN_WR_AP2CONN_SHFT 4u
#define CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_EN_WR_COMMON_ADDR_SUBSYS_EASY_SECURITY_EN_WR_CONN_MET_ADDR CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_EN_WR_COMMON_ADDR
#define CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_EN_WR_COMMON_ADDR_SUBSYS_EASY_SECURITY_EN_WR_CONN_MET_MASK 0x00000004u                // ADDR_SUBSYS_EASY_SECURITY_EN_WR_CONN_MET[2]
#define CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_EN_WR_COMMON_ADDR_SUBSYS_EASY_SECURITY_EN_WR_CONN_MET_SHFT 2u
#define CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_EN_WR_COMMON_ADDR_SUBSYS_EASY_SECURITY_EN_WR_CMDBT_1_ADDR CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_EN_WR_COMMON_ADDR
#define CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_EN_WR_COMMON_ADDR_SUBSYS_EASY_SECURITY_EN_WR_CMDBT_1_MASK 0x00000002u                // ADDR_SUBSYS_EASY_SECURITY_EN_WR_CMDBT_1[1]
#define CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_EN_WR_COMMON_ADDR_SUBSYS_EASY_SECURITY_EN_WR_CMDBT_1_SHFT 1u
#define CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_EN_WR_COMMON_ADDR_SUBSYS_EASY_SECURITY_EN_WR_CMDBT_0_ADDR CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_EN_WR_COMMON_ADDR
#define CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_EN_WR_COMMON_ADDR_SUBSYS_EASY_SECURITY_EN_WR_CMDBT_0_MASK 0x00000001u                // ADDR_SUBSYS_EASY_SECURITY_EN_WR_CMDBT_0[0]
#define CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_EN_WR_COMMON_ADDR_SUBSYS_EASY_SECURITY_EN_WR_CMDBT_0_SHFT 0u

/* =====================================================================================

  ---ADDR_SUBSYS_EASY_SECURITY_EN_RD_SUBSYS_0 (0x1804F000 + 0x490u)---

    ADDR_SUBSYS_EASY_SECURITY_EN_RD_SUBSYS_0[4..0] - (RW) enable subys_0 access protector,each bit can enable one protection range
    RESERVED5[31..5]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_EN_RD_SUBSYS_0_ADDR_SUBSYS_EASY_SECURITY_EN_RD_SUBSYS_0_ADDR CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_EN_RD_SUBSYS_0_ADDR
#define CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_EN_RD_SUBSYS_0_ADDR_SUBSYS_EASY_SECURITY_EN_RD_SUBSYS_0_MASK 0x0000001Fu                // ADDR_SUBSYS_EASY_SECURITY_EN_RD_SUBSYS_0[4..0]
#define CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_EN_RD_SUBSYS_0_ADDR_SUBSYS_EASY_SECURITY_EN_RD_SUBSYS_0_SHFT 0u

/* =====================================================================================

  ---ADDR_SUBSYS_EASY_SECURITY_EN_RD_SUBSYS_1 (0x1804F000 + 0x494u)---

    ADDR_SUBSYS_EASY_SECURITY_EN_RD_SUBSYS_1[4..0] - (RW) enable subys_1 access protector,each bit can enable one protection range
    RESERVED5[31..5]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_EN_RD_SUBSYS_1_ADDR_SUBSYS_EASY_SECURITY_EN_RD_SUBSYS_1_ADDR CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_EN_RD_SUBSYS_1_ADDR
#define CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_EN_RD_SUBSYS_1_ADDR_SUBSYS_EASY_SECURITY_EN_RD_SUBSYS_1_MASK 0x0000001Fu                // ADDR_SUBSYS_EASY_SECURITY_EN_RD_SUBSYS_1[4..0]
#define CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_EN_RD_SUBSYS_1_ADDR_SUBSYS_EASY_SECURITY_EN_RD_SUBSYS_1_SHFT 0u

/* =====================================================================================

  ---ADDR_SUBSYS_EASY_SECURITY_EN_RD_SUBSYS_2 (0x1804F000 + 0x498u)---

    ADDR_SUBSYS_EASY_SECURITY_EN_RD_SUBSYS_2[4..0] - (RW) enable subys_2 access protector,each bit can enable one protection range
    RESERVED5[31..5]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_EN_RD_SUBSYS_2_ADDR_SUBSYS_EASY_SECURITY_EN_RD_SUBSYS_2_ADDR CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_EN_RD_SUBSYS_2_ADDR
#define CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_EN_RD_SUBSYS_2_ADDR_SUBSYS_EASY_SECURITY_EN_RD_SUBSYS_2_MASK 0x0000001Fu                // ADDR_SUBSYS_EASY_SECURITY_EN_RD_SUBSYS_2[4..0]
#define CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_EN_RD_SUBSYS_2_ADDR_SUBSYS_EASY_SECURITY_EN_RD_SUBSYS_2_SHFT 0u

/* =====================================================================================

  ---ADDR_SUBSYS_EASY_SECURITY_EN_RD_COMMON (0x1804F000 + 0x49Cu)---

    CR_CMDBT_0_EASY_SECURITY_CONTROL_RD[0] - (RW) enable cmdbt_0 access protector,each bit can enable one protection range
    CR_CMDBT_1_EASY_SECURITY_CONTROL_RD[1] - (RW) enable cmdbt_1 access protector,each bit can enable one protection range
    CR_CONN_MET_EASY_SECURITY_CONTROL_RD[2] - (RW) enable conn_met_2 access protector,each bit can enable one protection range
    RESERVED3[3]                 - (RO) Reserved bits
    CR_AP2CONN_EASY_SECURITY_CONTROL_RD[8..4] - (RW) enable coex_icer access protector,each bit can enable one protection range
    CR_BT_ICAP_EASY_SECURITY_CONTROL_RD[9] - (RW) enable ap2conn access protector,each bit can enable one protection range
    CR_ZB_ICAP_EASY_SECURITY_CONTROL_RD[10] - (RW) enable bticap access protector,each bit can enable one protection range
    RESERVED11[31..11]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_EN_RD_COMMON_CR_ZB_ICAP_EASY_SECURITY_CONTROL_RD_ADDR CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_EN_RD_COMMON_ADDR
#define CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_EN_RD_COMMON_CR_ZB_ICAP_EASY_SECURITY_CONTROL_RD_MASK 0x00000400u                // CR_ZB_ICAP_EASY_SECURITY_CONTROL_RD[10]
#define CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_EN_RD_COMMON_CR_ZB_ICAP_EASY_SECURITY_CONTROL_RD_SHFT 10u
#define CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_EN_RD_COMMON_CR_BT_ICAP_EASY_SECURITY_CONTROL_RD_ADDR CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_EN_RD_COMMON_ADDR
#define CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_EN_RD_COMMON_CR_BT_ICAP_EASY_SECURITY_CONTROL_RD_MASK 0x00000200u                // CR_BT_ICAP_EASY_SECURITY_CONTROL_RD[9]
#define CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_EN_RD_COMMON_CR_BT_ICAP_EASY_SECURITY_CONTROL_RD_SHFT 9u
#define CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_EN_RD_COMMON_CR_AP2CONN_EASY_SECURITY_CONTROL_RD_ADDR CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_EN_RD_COMMON_ADDR
#define CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_EN_RD_COMMON_CR_AP2CONN_EASY_SECURITY_CONTROL_RD_MASK 0x000001F0u                // CR_AP2CONN_EASY_SECURITY_CONTROL_RD[8..4]
#define CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_EN_RD_COMMON_CR_AP2CONN_EASY_SECURITY_CONTROL_RD_SHFT 4u
#define CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_EN_RD_COMMON_CR_CONN_MET_EASY_SECURITY_CONTROL_RD_ADDR CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_EN_RD_COMMON_ADDR
#define CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_EN_RD_COMMON_CR_CONN_MET_EASY_SECURITY_CONTROL_RD_MASK 0x00000004u                // CR_CONN_MET_EASY_SECURITY_CONTROL_RD[2]
#define CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_EN_RD_COMMON_CR_CONN_MET_EASY_SECURITY_CONTROL_RD_SHFT 2u
#define CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_EN_RD_COMMON_CR_CMDBT_1_EASY_SECURITY_CONTROL_RD_ADDR CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_EN_RD_COMMON_ADDR
#define CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_EN_RD_COMMON_CR_CMDBT_1_EASY_SECURITY_CONTROL_RD_MASK 0x00000002u                // CR_CMDBT_1_EASY_SECURITY_CONTROL_RD[1]
#define CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_EN_RD_COMMON_CR_CMDBT_1_EASY_SECURITY_CONTROL_RD_SHFT 1u
#define CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_EN_RD_COMMON_CR_CMDBT_0_EASY_SECURITY_CONTROL_RD_ADDR CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_EN_RD_COMMON_ADDR
#define CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_EN_RD_COMMON_CR_CMDBT_0_EASY_SECURITY_CONTROL_RD_MASK 0x00000001u                // CR_CMDBT_0_EASY_SECURITY_CONTROL_RD[0]
#define CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_EN_RD_COMMON_CR_CMDBT_0_EASY_SECURITY_CONTROL_RD_SHFT 0u

/* =====================================================================================

  ---ADDR_SUBSYS_EASY_SECURITY_CLR (0x1804F000 + 0x504u)---

    CR_SUBSYS_0_SECURITY_IRQ_CLR[0] - (RW) subys_0 access protector irq clear command
    CR_SUBSYS_1_SECURITY_IRQ_CLR[1] - (RW) subys_1 access protector irq clear command
    CR_SUBSYS_2_SECURITY_IRQ_CLR[2] - (RW) subys_2 access protector irq clear command
    CR_AP2CONN_SECURITY_IRQ_CLR[3] - (RW) ap2conn access protector irq clear command
    CR_CMDBT0_SECURITY_IRQ_CLR[4] - (RW) cmdbt0 access protector irq clear command
    CR_CMDBT1_SECURITY_IRQ_CLR[5] - (RW) cmdbt1 access protector irq clear command
    CR_CONN_MET_SECURITY_IRQ_CLR[6] - (RW) conn met access protector irq clear command
    RESERVED7[7]                 - (RO) Reserved bits
    CR_BT_ICAP_SECURITY_IRQ_CLR[8] - (RW) bt_icap access protector irq clear command
    CR_ZB_ICAP_SECURITY_IRQ_CLR[9] - (RW) zb_icap access protector irq clear command
    CR_SUBSYS_0_HADDR_LATCH_CLR[10] - (RW) subys_0 access protector haddr latch clear command
    CR_SUBSYS_1_HADDR_LATCH_CLR[11] - (RW) subys_1 access protector haddr latch clear command
    CR_SUBSYS_2_HADDR_LATCH_CLR[12] - (RW) subys_2 access protector haddr latch clear command
    CR_AP2CONN_HADDR_LATCH_CLR[13] - (RW) ap2conn access protector  haddr latch clear command
    CR_CMDBT0_HADDR_LATCH_CLR[14] - (RW) cmdbt0 access protector haddr latch clear command
    CR_CMDBT1_HADDR_LATCH_CLR[15] - (RW) cmdbt1 access protector  haddr latch clear command
    CR_CONN_MET_HADDR_LATCH_CLR[16] - (RW) conn met access protector  haddr latch clear command
    RESERVED17[17]               - (RO) Reserved bits
    CR_BT_ICAP_HADDR_LATCH_CLR[18] - (RW) bt_icap access protector haddr latch clear command
    CR_ZB_ICAP_HADDR_LATCH_CLR[19] - (RW) zb_icap access protector haddr latch clear command
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_CLR_CR_ZB_ICAP_HADDR_LATCH_CLR_ADDR CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_CLR_ADDR
#define CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_CLR_CR_ZB_ICAP_HADDR_LATCH_CLR_MASK 0x00080000u                // CR_ZB_ICAP_HADDR_LATCH_CLR[19]
#define CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_CLR_CR_ZB_ICAP_HADDR_LATCH_CLR_SHFT 19u
#define CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_CLR_CR_BT_ICAP_HADDR_LATCH_CLR_ADDR CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_CLR_ADDR
#define CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_CLR_CR_BT_ICAP_HADDR_LATCH_CLR_MASK 0x00040000u                // CR_BT_ICAP_HADDR_LATCH_CLR[18]
#define CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_CLR_CR_BT_ICAP_HADDR_LATCH_CLR_SHFT 18u
#define CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_CLR_CR_CONN_MET_HADDR_LATCH_CLR_ADDR CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_CLR_ADDR
#define CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_CLR_CR_CONN_MET_HADDR_LATCH_CLR_MASK 0x00010000u                // CR_CONN_MET_HADDR_LATCH_CLR[16]
#define CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_CLR_CR_CONN_MET_HADDR_LATCH_CLR_SHFT 16u
#define CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_CLR_CR_CMDBT1_HADDR_LATCH_CLR_ADDR CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_CLR_ADDR
#define CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_CLR_CR_CMDBT1_HADDR_LATCH_CLR_MASK 0x00008000u                // CR_CMDBT1_HADDR_LATCH_CLR[15]
#define CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_CLR_CR_CMDBT1_HADDR_LATCH_CLR_SHFT 15u
#define CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_CLR_CR_CMDBT0_HADDR_LATCH_CLR_ADDR CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_CLR_ADDR
#define CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_CLR_CR_CMDBT0_HADDR_LATCH_CLR_MASK 0x00004000u                // CR_CMDBT0_HADDR_LATCH_CLR[14]
#define CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_CLR_CR_CMDBT0_HADDR_LATCH_CLR_SHFT 14u
#define CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_CLR_CR_AP2CONN_HADDR_LATCH_CLR_ADDR CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_CLR_ADDR
#define CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_CLR_CR_AP2CONN_HADDR_LATCH_CLR_MASK 0x00002000u                // CR_AP2CONN_HADDR_LATCH_CLR[13]
#define CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_CLR_CR_AP2CONN_HADDR_LATCH_CLR_SHFT 13u
#define CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_CLR_CR_SUBSYS_2_HADDR_LATCH_CLR_ADDR CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_CLR_ADDR
#define CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_CLR_CR_SUBSYS_2_HADDR_LATCH_CLR_MASK 0x00001000u                // CR_SUBSYS_2_HADDR_LATCH_CLR[12]
#define CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_CLR_CR_SUBSYS_2_HADDR_LATCH_CLR_SHFT 12u
#define CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_CLR_CR_SUBSYS_1_HADDR_LATCH_CLR_ADDR CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_CLR_ADDR
#define CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_CLR_CR_SUBSYS_1_HADDR_LATCH_CLR_MASK 0x00000800u                // CR_SUBSYS_1_HADDR_LATCH_CLR[11]
#define CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_CLR_CR_SUBSYS_1_HADDR_LATCH_CLR_SHFT 11u
#define CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_CLR_CR_SUBSYS_0_HADDR_LATCH_CLR_ADDR CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_CLR_ADDR
#define CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_CLR_CR_SUBSYS_0_HADDR_LATCH_CLR_MASK 0x00000400u                // CR_SUBSYS_0_HADDR_LATCH_CLR[10]
#define CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_CLR_CR_SUBSYS_0_HADDR_LATCH_CLR_SHFT 10u
#define CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_CLR_CR_ZB_ICAP_SECURITY_IRQ_CLR_ADDR CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_CLR_ADDR
#define CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_CLR_CR_ZB_ICAP_SECURITY_IRQ_CLR_MASK 0x00000200u                // CR_ZB_ICAP_SECURITY_IRQ_CLR[9]
#define CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_CLR_CR_ZB_ICAP_SECURITY_IRQ_CLR_SHFT 9u
#define CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_CLR_CR_BT_ICAP_SECURITY_IRQ_CLR_ADDR CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_CLR_ADDR
#define CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_CLR_CR_BT_ICAP_SECURITY_IRQ_CLR_MASK 0x00000100u                // CR_BT_ICAP_SECURITY_IRQ_CLR[8]
#define CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_CLR_CR_BT_ICAP_SECURITY_IRQ_CLR_SHFT 8u
#define CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_CLR_CR_CONN_MET_SECURITY_IRQ_CLR_ADDR CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_CLR_ADDR
#define CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_CLR_CR_CONN_MET_SECURITY_IRQ_CLR_MASK 0x00000040u                // CR_CONN_MET_SECURITY_IRQ_CLR[6]
#define CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_CLR_CR_CONN_MET_SECURITY_IRQ_CLR_SHFT 6u
#define CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_CLR_CR_CMDBT1_SECURITY_IRQ_CLR_ADDR CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_CLR_ADDR
#define CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_CLR_CR_CMDBT1_SECURITY_IRQ_CLR_MASK 0x00000020u                // CR_CMDBT1_SECURITY_IRQ_CLR[5]
#define CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_CLR_CR_CMDBT1_SECURITY_IRQ_CLR_SHFT 5u
#define CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_CLR_CR_CMDBT0_SECURITY_IRQ_CLR_ADDR CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_CLR_ADDR
#define CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_CLR_CR_CMDBT0_SECURITY_IRQ_CLR_MASK 0x00000010u                // CR_CMDBT0_SECURITY_IRQ_CLR[4]
#define CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_CLR_CR_CMDBT0_SECURITY_IRQ_CLR_SHFT 4u
#define CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_CLR_CR_AP2CONN_SECURITY_IRQ_CLR_ADDR CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_CLR_ADDR
#define CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_CLR_CR_AP2CONN_SECURITY_IRQ_CLR_MASK 0x00000008u                // CR_AP2CONN_SECURITY_IRQ_CLR[3]
#define CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_CLR_CR_AP2CONN_SECURITY_IRQ_CLR_SHFT 3u
#define CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_CLR_CR_SUBSYS_2_SECURITY_IRQ_CLR_ADDR CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_CLR_ADDR
#define CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_CLR_CR_SUBSYS_2_SECURITY_IRQ_CLR_MASK 0x00000004u                // CR_SUBSYS_2_SECURITY_IRQ_CLR[2]
#define CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_CLR_CR_SUBSYS_2_SECURITY_IRQ_CLR_SHFT 2u
#define CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_CLR_CR_SUBSYS_1_SECURITY_IRQ_CLR_ADDR CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_CLR_ADDR
#define CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_CLR_CR_SUBSYS_1_SECURITY_IRQ_CLR_MASK 0x00000002u                // CR_SUBSYS_1_SECURITY_IRQ_CLR[1]
#define CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_CLR_CR_SUBSYS_1_SECURITY_IRQ_CLR_SHFT 1u
#define CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_CLR_CR_SUBSYS_0_SECURITY_IRQ_CLR_ADDR CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_CLR_ADDR
#define CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_CLR_CR_SUBSYS_0_SECURITY_IRQ_CLR_MASK 0x00000001u                // CR_SUBSYS_0_SECURITY_IRQ_CLR[0]
#define CONN_BUS_CR_ADDR_SUBSYS_EASY_SECURITY_CLR_CR_SUBSYS_0_SECURITY_IRQ_CLR_SHFT 0u

/* =====================================================================================

  ---ADDR_SUBSYS_0_LIGHT_SECURITY_START_0 (0x1804F000 + 0x508u)---

    CR_SUBSYS_0_LIGHT_SECURITY_START_0[19..0] - (RW) subys_0 access protector protection range 0 start addr
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_SUBSYS_0_LIGHT_SECURITY_START_0_CR_SUBSYS_0_LIGHT_SECURITY_START_0_ADDR CONN_BUS_CR_ADDR_SUBSYS_0_LIGHT_SECURITY_START_0_ADDR
#define CONN_BUS_CR_ADDR_SUBSYS_0_LIGHT_SECURITY_START_0_CR_SUBSYS_0_LIGHT_SECURITY_START_0_MASK 0x000FFFFFu                // CR_SUBSYS_0_LIGHT_SECURITY_START_0[19..0]
#define CONN_BUS_CR_ADDR_SUBSYS_0_LIGHT_SECURITY_START_0_CR_SUBSYS_0_LIGHT_SECURITY_START_0_SHFT 0u

/* =====================================================================================

  ---ADDR_SUBSYS_0_LIGHT_SECURITY_END_0 (0x1804F000 + 0x50Cu)---

    CR_SUBSYS_0_LIGHT_SECURITY_END_0[19..0] - (RW) subys_0 access protector protection range 0 end addr
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_SUBSYS_0_LIGHT_SECURITY_END_0_CR_SUBSYS_0_LIGHT_SECURITY_END_0_ADDR CONN_BUS_CR_ADDR_SUBSYS_0_LIGHT_SECURITY_END_0_ADDR
#define CONN_BUS_CR_ADDR_SUBSYS_0_LIGHT_SECURITY_END_0_CR_SUBSYS_0_LIGHT_SECURITY_END_0_MASK 0x000FFFFFu                // CR_SUBSYS_0_LIGHT_SECURITY_END_0[19..0]
#define CONN_BUS_CR_ADDR_SUBSYS_0_LIGHT_SECURITY_END_0_CR_SUBSYS_0_LIGHT_SECURITY_END_0_SHFT 0u

/* =====================================================================================

  ---ADDR_SUBSYS_0_LIGHT_SECURITY_START_1 (0x1804F000 + 0x510u)---

    CR_SUBSYS_0_LIGHT_SECURITY_START_1[19..0] - (RW) subys_0 access protector protection range 1 start addr
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_SUBSYS_0_LIGHT_SECURITY_START_1_CR_SUBSYS_0_LIGHT_SECURITY_START_1_ADDR CONN_BUS_CR_ADDR_SUBSYS_0_LIGHT_SECURITY_START_1_ADDR
#define CONN_BUS_CR_ADDR_SUBSYS_0_LIGHT_SECURITY_START_1_CR_SUBSYS_0_LIGHT_SECURITY_START_1_MASK 0x000FFFFFu                // CR_SUBSYS_0_LIGHT_SECURITY_START_1[19..0]
#define CONN_BUS_CR_ADDR_SUBSYS_0_LIGHT_SECURITY_START_1_CR_SUBSYS_0_LIGHT_SECURITY_START_1_SHFT 0u

/* =====================================================================================

  ---ADDR_SUBSYS_0_LIGHT_SECURITY_END_1 (0x1804F000 + 0x514u)---

    CR_SUBSYS_0_LIGHT_SECURITY_END_1[19..0] - (RW) subys_0 access protector protection range 1 end addr
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_SUBSYS_0_LIGHT_SECURITY_END_1_CR_SUBSYS_0_LIGHT_SECURITY_END_1_ADDR CONN_BUS_CR_ADDR_SUBSYS_0_LIGHT_SECURITY_END_1_ADDR
#define CONN_BUS_CR_ADDR_SUBSYS_0_LIGHT_SECURITY_END_1_CR_SUBSYS_0_LIGHT_SECURITY_END_1_MASK 0x000FFFFFu                // CR_SUBSYS_0_LIGHT_SECURITY_END_1[19..0]
#define CONN_BUS_CR_ADDR_SUBSYS_0_LIGHT_SECURITY_END_1_CR_SUBSYS_0_LIGHT_SECURITY_END_1_SHFT 0u

/* =====================================================================================

  ---ADDR_SUBSYS_0_LIGHT_SECURITY_START_2 (0x1804F000 + 0x518u)---

    CR_SUBSYS_0_LIGHT_SECURITY_START_2[19..0] - (RW) subys_0 access protector protection range 2 start addr
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_SUBSYS_0_LIGHT_SECURITY_START_2_CR_SUBSYS_0_LIGHT_SECURITY_START_2_ADDR CONN_BUS_CR_ADDR_SUBSYS_0_LIGHT_SECURITY_START_2_ADDR
#define CONN_BUS_CR_ADDR_SUBSYS_0_LIGHT_SECURITY_START_2_CR_SUBSYS_0_LIGHT_SECURITY_START_2_MASK 0x000FFFFFu                // CR_SUBSYS_0_LIGHT_SECURITY_START_2[19..0]
#define CONN_BUS_CR_ADDR_SUBSYS_0_LIGHT_SECURITY_START_2_CR_SUBSYS_0_LIGHT_SECURITY_START_2_SHFT 0u

/* =====================================================================================

  ---ADDR_SUBSYS_0_LIGHT_SECURITY_END_2 (0x1804F000 + 0x51Cu)---

    CR_SUBSYS_0_LIGHT_SECURITY_END_2[19..0] - (RW) subys_0 access protector protection range 2 end addr
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_SUBSYS_0_LIGHT_SECURITY_END_2_CR_SUBSYS_0_LIGHT_SECURITY_END_2_ADDR CONN_BUS_CR_ADDR_SUBSYS_0_LIGHT_SECURITY_END_2_ADDR
#define CONN_BUS_CR_ADDR_SUBSYS_0_LIGHT_SECURITY_END_2_CR_SUBSYS_0_LIGHT_SECURITY_END_2_MASK 0x000FFFFFu                // CR_SUBSYS_0_LIGHT_SECURITY_END_2[19..0]
#define CONN_BUS_CR_ADDR_SUBSYS_0_LIGHT_SECURITY_END_2_CR_SUBSYS_0_LIGHT_SECURITY_END_2_SHFT 0u

/* =====================================================================================

  ---ADDR_SUBSYS_0_LIGHT_SECURITY_START_3 (0x1804F000 + 0x520u)---

    CR_SUBSYS_0_LIGHT_SECURITY_START_3[31..0] - (RW) subys_0 access protector protection range 3 start addr

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_SUBSYS_0_LIGHT_SECURITY_START_3_CR_SUBSYS_0_LIGHT_SECURITY_START_3_ADDR CONN_BUS_CR_ADDR_SUBSYS_0_LIGHT_SECURITY_START_3_ADDR
#define CONN_BUS_CR_ADDR_SUBSYS_0_LIGHT_SECURITY_START_3_CR_SUBSYS_0_LIGHT_SECURITY_START_3_MASK 0xFFFFFFFFu                // CR_SUBSYS_0_LIGHT_SECURITY_START_3[31..0]
#define CONN_BUS_CR_ADDR_SUBSYS_0_LIGHT_SECURITY_START_3_CR_SUBSYS_0_LIGHT_SECURITY_START_3_SHFT 0u

/* =====================================================================================

  ---ADDR_SUBSYS_0_LIGHT_SECURITY_END_3 (0x1804F000 + 0x524u)---

    CR_SUBSYS_0_LIGHT_SECURITY_END_3[31..0] - (RW) subys_0 access protector protection range 3 end addr

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_SUBSYS_0_LIGHT_SECURITY_END_3_CR_SUBSYS_0_LIGHT_SECURITY_END_3_ADDR CONN_BUS_CR_ADDR_SUBSYS_0_LIGHT_SECURITY_END_3_ADDR
#define CONN_BUS_CR_ADDR_SUBSYS_0_LIGHT_SECURITY_END_3_CR_SUBSYS_0_LIGHT_SECURITY_END_3_MASK 0xFFFFFFFFu                // CR_SUBSYS_0_LIGHT_SECURITY_END_3[31..0]
#define CONN_BUS_CR_ADDR_SUBSYS_0_LIGHT_SECURITY_END_3_CR_SUBSYS_0_LIGHT_SECURITY_END_3_SHFT 0u

/* =====================================================================================

  ---ADDR_SUBSYS_0_LIGHT_SECURITY_START_4 (0x1804F000 + 0x528u)---

    CR_SUBSYS_0_LIGHT_SECURITY_START_4[31..0] - (RW) subys_0 access protector protection range 4 start addr

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_SUBSYS_0_LIGHT_SECURITY_START_4_CR_SUBSYS_0_LIGHT_SECURITY_START_4_ADDR CONN_BUS_CR_ADDR_SUBSYS_0_LIGHT_SECURITY_START_4_ADDR
#define CONN_BUS_CR_ADDR_SUBSYS_0_LIGHT_SECURITY_START_4_CR_SUBSYS_0_LIGHT_SECURITY_START_4_MASK 0xFFFFFFFFu                // CR_SUBSYS_0_LIGHT_SECURITY_START_4[31..0]
#define CONN_BUS_CR_ADDR_SUBSYS_0_LIGHT_SECURITY_START_4_CR_SUBSYS_0_LIGHT_SECURITY_START_4_SHFT 0u

/* =====================================================================================

  ---ADDR_SUBSYS_0_LIGHT_SECURITY_END_4 (0x1804F000 + 0x52Cu)---

    CR_SUBSYS_0_LIGHT_SECURITY_END_4[31..0] - (RW) subys_0 access protector protection range 4 end addr

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_SUBSYS_0_LIGHT_SECURITY_END_4_CR_SUBSYS_0_LIGHT_SECURITY_END_4_ADDR CONN_BUS_CR_ADDR_SUBSYS_0_LIGHT_SECURITY_END_4_ADDR
#define CONN_BUS_CR_ADDR_SUBSYS_0_LIGHT_SECURITY_END_4_CR_SUBSYS_0_LIGHT_SECURITY_END_4_MASK 0xFFFFFFFFu                // CR_SUBSYS_0_LIGHT_SECURITY_END_4[31..0]
#define CONN_BUS_CR_ADDR_SUBSYS_0_LIGHT_SECURITY_END_4_CR_SUBSYS_0_LIGHT_SECURITY_END_4_SHFT 0u

/* =====================================================================================

  ---ADDR_SUBSYS_1_LIGHT_SECURITY_START_0 (0x1804F000 + 0x530u)---

    CR_SUBSYS_1_LIGHT_SECURITY_START_0[19..0] - (RW) subys_1 access protector protection range 0 start addr
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_SUBSYS_1_LIGHT_SECURITY_START_0_CR_SUBSYS_1_LIGHT_SECURITY_START_0_ADDR CONN_BUS_CR_ADDR_SUBSYS_1_LIGHT_SECURITY_START_0_ADDR
#define CONN_BUS_CR_ADDR_SUBSYS_1_LIGHT_SECURITY_START_0_CR_SUBSYS_1_LIGHT_SECURITY_START_0_MASK 0x000FFFFFu                // CR_SUBSYS_1_LIGHT_SECURITY_START_0[19..0]
#define CONN_BUS_CR_ADDR_SUBSYS_1_LIGHT_SECURITY_START_0_CR_SUBSYS_1_LIGHT_SECURITY_START_0_SHFT 0u

/* =====================================================================================

  ---ADDR_SUBSYS_1_LIGHT_SECURITY_END_0 (0x1804F000 + 0x534u)---

    CR_SUBSYS_1_LIGHT_SECURITY_END_0[19..0] - (RW) subys_1 access protector protection range 0 end addr
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_SUBSYS_1_LIGHT_SECURITY_END_0_CR_SUBSYS_1_LIGHT_SECURITY_END_0_ADDR CONN_BUS_CR_ADDR_SUBSYS_1_LIGHT_SECURITY_END_0_ADDR
#define CONN_BUS_CR_ADDR_SUBSYS_1_LIGHT_SECURITY_END_0_CR_SUBSYS_1_LIGHT_SECURITY_END_0_MASK 0x000FFFFFu                // CR_SUBSYS_1_LIGHT_SECURITY_END_0[19..0]
#define CONN_BUS_CR_ADDR_SUBSYS_1_LIGHT_SECURITY_END_0_CR_SUBSYS_1_LIGHT_SECURITY_END_0_SHFT 0u

/* =====================================================================================

  ---ADDR_SUBSYS_1_LIGHT_SECURITY_START_1 (0x1804F000 + 0x538u)---

    CR_SUBSYS_1_LIGHT_SECURITY_START_1[19..0] - (RW) subys_1 access protector protection range 1 start addr
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_SUBSYS_1_LIGHT_SECURITY_START_1_CR_SUBSYS_1_LIGHT_SECURITY_START_1_ADDR CONN_BUS_CR_ADDR_SUBSYS_1_LIGHT_SECURITY_START_1_ADDR
#define CONN_BUS_CR_ADDR_SUBSYS_1_LIGHT_SECURITY_START_1_CR_SUBSYS_1_LIGHT_SECURITY_START_1_MASK 0x000FFFFFu                // CR_SUBSYS_1_LIGHT_SECURITY_START_1[19..0]
#define CONN_BUS_CR_ADDR_SUBSYS_1_LIGHT_SECURITY_START_1_CR_SUBSYS_1_LIGHT_SECURITY_START_1_SHFT 0u

/* =====================================================================================

  ---ADDR_SUBSYS_1_LIGHT_SECURITY_END_1 (0x1804F000 + 0x53Cu)---

    CR_SUBSYS_1_LIGHT_SECURITY_END_1[19..0] - (RW) subys_1 access protector protection range 1 end addr
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_SUBSYS_1_LIGHT_SECURITY_END_1_CR_SUBSYS_1_LIGHT_SECURITY_END_1_ADDR CONN_BUS_CR_ADDR_SUBSYS_1_LIGHT_SECURITY_END_1_ADDR
#define CONN_BUS_CR_ADDR_SUBSYS_1_LIGHT_SECURITY_END_1_CR_SUBSYS_1_LIGHT_SECURITY_END_1_MASK 0x000FFFFFu                // CR_SUBSYS_1_LIGHT_SECURITY_END_1[19..0]
#define CONN_BUS_CR_ADDR_SUBSYS_1_LIGHT_SECURITY_END_1_CR_SUBSYS_1_LIGHT_SECURITY_END_1_SHFT 0u

/* =====================================================================================

  ---ADDR_SUBSYS_1_LIGHT_SECURITY_START_2 (0x1804F000 + 0x540u)---

    CR_SUBSYS_1_LIGHT_SECURITY_START_2[19..0] - (RW) subys_1 access protector protection range 2 start addr
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_SUBSYS_1_LIGHT_SECURITY_START_2_CR_SUBSYS_1_LIGHT_SECURITY_START_2_ADDR CONN_BUS_CR_ADDR_SUBSYS_1_LIGHT_SECURITY_START_2_ADDR
#define CONN_BUS_CR_ADDR_SUBSYS_1_LIGHT_SECURITY_START_2_CR_SUBSYS_1_LIGHT_SECURITY_START_2_MASK 0x000FFFFFu                // CR_SUBSYS_1_LIGHT_SECURITY_START_2[19..0]
#define CONN_BUS_CR_ADDR_SUBSYS_1_LIGHT_SECURITY_START_2_CR_SUBSYS_1_LIGHT_SECURITY_START_2_SHFT 0u

/* =====================================================================================

  ---ADDR_SUBSYS_1_LIGHT_SECURITY_END_2 (0x1804F000 + 0x544u)---

    CR_SUBSYS_1_LIGHT_SECURITY_END_2[19..0] - (RW) subys_1 access protector protection range 2 end addr
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_SUBSYS_1_LIGHT_SECURITY_END_2_CR_SUBSYS_1_LIGHT_SECURITY_END_2_ADDR CONN_BUS_CR_ADDR_SUBSYS_1_LIGHT_SECURITY_END_2_ADDR
#define CONN_BUS_CR_ADDR_SUBSYS_1_LIGHT_SECURITY_END_2_CR_SUBSYS_1_LIGHT_SECURITY_END_2_MASK 0x000FFFFFu                // CR_SUBSYS_1_LIGHT_SECURITY_END_2[19..0]
#define CONN_BUS_CR_ADDR_SUBSYS_1_LIGHT_SECURITY_END_2_CR_SUBSYS_1_LIGHT_SECURITY_END_2_SHFT 0u

/* =====================================================================================

  ---ADDR_SUBSYS_1_LIGHT_SECURITY_START_3 (0x1804F000 + 0x548u)---

    CR_SUBSYS_1_LIGHT_SECURITY_START_3[31..0] - (RW) subys_1 access protector protection range 3 start addr

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_SUBSYS_1_LIGHT_SECURITY_START_3_CR_SUBSYS_1_LIGHT_SECURITY_START_3_ADDR CONN_BUS_CR_ADDR_SUBSYS_1_LIGHT_SECURITY_START_3_ADDR
#define CONN_BUS_CR_ADDR_SUBSYS_1_LIGHT_SECURITY_START_3_CR_SUBSYS_1_LIGHT_SECURITY_START_3_MASK 0xFFFFFFFFu                // CR_SUBSYS_1_LIGHT_SECURITY_START_3[31..0]
#define CONN_BUS_CR_ADDR_SUBSYS_1_LIGHT_SECURITY_START_3_CR_SUBSYS_1_LIGHT_SECURITY_START_3_SHFT 0u

/* =====================================================================================

  ---ADDR_SUBSYS_1_LIGHT_SECURITY_END_3 (0x1804F000 + 0x54Cu)---

    CR_SUBSYS_1_LIGHT_SECURITY_END_3[31..0] - (RW) subys_1 access protector protection range 3 end addr

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_SUBSYS_1_LIGHT_SECURITY_END_3_CR_SUBSYS_1_LIGHT_SECURITY_END_3_ADDR CONN_BUS_CR_ADDR_SUBSYS_1_LIGHT_SECURITY_END_3_ADDR
#define CONN_BUS_CR_ADDR_SUBSYS_1_LIGHT_SECURITY_END_3_CR_SUBSYS_1_LIGHT_SECURITY_END_3_MASK 0xFFFFFFFFu                // CR_SUBSYS_1_LIGHT_SECURITY_END_3[31..0]
#define CONN_BUS_CR_ADDR_SUBSYS_1_LIGHT_SECURITY_END_3_CR_SUBSYS_1_LIGHT_SECURITY_END_3_SHFT 0u

/* =====================================================================================

  ---ADDR_SUBSYS_1_LIGHT_SECURITY_START_4 (0x1804F000 + 0x550u)---

    CR_SUBSYS_1_LIGHT_SECURITY_START_4[31..0] - (RW) subys_1 access protector protection range 4 start addr

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_SUBSYS_1_LIGHT_SECURITY_START_4_CR_SUBSYS_1_LIGHT_SECURITY_START_4_ADDR CONN_BUS_CR_ADDR_SUBSYS_1_LIGHT_SECURITY_START_4_ADDR
#define CONN_BUS_CR_ADDR_SUBSYS_1_LIGHT_SECURITY_START_4_CR_SUBSYS_1_LIGHT_SECURITY_START_4_MASK 0xFFFFFFFFu                // CR_SUBSYS_1_LIGHT_SECURITY_START_4[31..0]
#define CONN_BUS_CR_ADDR_SUBSYS_1_LIGHT_SECURITY_START_4_CR_SUBSYS_1_LIGHT_SECURITY_START_4_SHFT 0u

/* =====================================================================================

  ---ADDR_SUBSYS_1_LIGHT_SECURITY_END_4 (0x1804F000 + 0x554u)---

    CR_SUBSYS_1_LIGHT_SECURITY_END_4[31..0] - (RW) subys_1 access protector protection range 4 end addr

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_SUBSYS_1_LIGHT_SECURITY_END_4_CR_SUBSYS_1_LIGHT_SECURITY_END_4_ADDR CONN_BUS_CR_ADDR_SUBSYS_1_LIGHT_SECURITY_END_4_ADDR
#define CONN_BUS_CR_ADDR_SUBSYS_1_LIGHT_SECURITY_END_4_CR_SUBSYS_1_LIGHT_SECURITY_END_4_MASK 0xFFFFFFFFu                // CR_SUBSYS_1_LIGHT_SECURITY_END_4[31..0]
#define CONN_BUS_CR_ADDR_SUBSYS_1_LIGHT_SECURITY_END_4_CR_SUBSYS_1_LIGHT_SECURITY_END_4_SHFT 0u

/* =====================================================================================

  ---ADDR_SUBSYS_2_LIGHT_SECURITY_START_0 (0x1804F000 + 0x558u)---

    CR_SUBSYS_2_LIGHT_SECURITY_START_0[19..0] - (RW) subys_2 access protector protection range 0 start addr
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_SUBSYS_2_LIGHT_SECURITY_START_0_CR_SUBSYS_2_LIGHT_SECURITY_START_0_ADDR CONN_BUS_CR_ADDR_SUBSYS_2_LIGHT_SECURITY_START_0_ADDR
#define CONN_BUS_CR_ADDR_SUBSYS_2_LIGHT_SECURITY_START_0_CR_SUBSYS_2_LIGHT_SECURITY_START_0_MASK 0x000FFFFFu                // CR_SUBSYS_2_LIGHT_SECURITY_START_0[19..0]
#define CONN_BUS_CR_ADDR_SUBSYS_2_LIGHT_SECURITY_START_0_CR_SUBSYS_2_LIGHT_SECURITY_START_0_SHFT 0u

/* =====================================================================================

  ---ADDR_SUBSYS_2_LIGHT_SECURITY_END_0 (0x1804F000 + 0x55Cu)---

    CR_SUBSYS_2_LIGHT_SECURITY_END_0[19..0] - (RW) subys_2 access protector protection range 0 end addr
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_SUBSYS_2_LIGHT_SECURITY_END_0_CR_SUBSYS_2_LIGHT_SECURITY_END_0_ADDR CONN_BUS_CR_ADDR_SUBSYS_2_LIGHT_SECURITY_END_0_ADDR
#define CONN_BUS_CR_ADDR_SUBSYS_2_LIGHT_SECURITY_END_0_CR_SUBSYS_2_LIGHT_SECURITY_END_0_MASK 0x000FFFFFu                // CR_SUBSYS_2_LIGHT_SECURITY_END_0[19..0]
#define CONN_BUS_CR_ADDR_SUBSYS_2_LIGHT_SECURITY_END_0_CR_SUBSYS_2_LIGHT_SECURITY_END_0_SHFT 0u

/* =====================================================================================

  ---ADDR_SUBSYS_2_LIGHT_SECURITY_START_1 (0x1804F000 + 0x560u)---

    CR_SUBSYS_2_LIGHT_SECURITY_START_1[19..0] - (RW) subys_2 access protector protection range 1 start addr
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_SUBSYS_2_LIGHT_SECURITY_START_1_CR_SUBSYS_2_LIGHT_SECURITY_START_1_ADDR CONN_BUS_CR_ADDR_SUBSYS_2_LIGHT_SECURITY_START_1_ADDR
#define CONN_BUS_CR_ADDR_SUBSYS_2_LIGHT_SECURITY_START_1_CR_SUBSYS_2_LIGHT_SECURITY_START_1_MASK 0x000FFFFFu                // CR_SUBSYS_2_LIGHT_SECURITY_START_1[19..0]
#define CONN_BUS_CR_ADDR_SUBSYS_2_LIGHT_SECURITY_START_1_CR_SUBSYS_2_LIGHT_SECURITY_START_1_SHFT 0u

/* =====================================================================================

  ---ADDR_SUBSYS_2_LIGHT_SECURITY_END_1 (0x1804F000 + 0x564u)---

    CR_SUBSYS_2_LIGHT_SECURITY_END_1[19..0] - (RW) subys_2 access protector protection range 1 end addr
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_SUBSYS_2_LIGHT_SECURITY_END_1_CR_SUBSYS_2_LIGHT_SECURITY_END_1_ADDR CONN_BUS_CR_ADDR_SUBSYS_2_LIGHT_SECURITY_END_1_ADDR
#define CONN_BUS_CR_ADDR_SUBSYS_2_LIGHT_SECURITY_END_1_CR_SUBSYS_2_LIGHT_SECURITY_END_1_MASK 0x000FFFFFu                // CR_SUBSYS_2_LIGHT_SECURITY_END_1[19..0]
#define CONN_BUS_CR_ADDR_SUBSYS_2_LIGHT_SECURITY_END_1_CR_SUBSYS_2_LIGHT_SECURITY_END_1_SHFT 0u

/* =====================================================================================

  ---ADDR_SUBSYS_2_LIGHT_SECURITY_START_2 (0x1804F000 + 0x568u)---

    CR_SUBSYS_2_LIGHT_SECURITY_START_2[19..0] - (RW) subys_2 access protector protection range 2 start addr
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_SUBSYS_2_LIGHT_SECURITY_START_2_CR_SUBSYS_2_LIGHT_SECURITY_START_2_ADDR CONN_BUS_CR_ADDR_SUBSYS_2_LIGHT_SECURITY_START_2_ADDR
#define CONN_BUS_CR_ADDR_SUBSYS_2_LIGHT_SECURITY_START_2_CR_SUBSYS_2_LIGHT_SECURITY_START_2_MASK 0x000FFFFFu                // CR_SUBSYS_2_LIGHT_SECURITY_START_2[19..0]
#define CONN_BUS_CR_ADDR_SUBSYS_2_LIGHT_SECURITY_START_2_CR_SUBSYS_2_LIGHT_SECURITY_START_2_SHFT 0u

/* =====================================================================================

  ---ADDR_SUBSYS_2_LIGHT_SECURITY_END_2 (0x1804F000 + 0x56Cu)---

    CR_SUBSYS_2_LIGHT_SECURITY_END_2[19..0] - (RW) subys_2 access protector protection range 2 end addr
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_SUBSYS_2_LIGHT_SECURITY_END_2_CR_SUBSYS_2_LIGHT_SECURITY_END_2_ADDR CONN_BUS_CR_ADDR_SUBSYS_2_LIGHT_SECURITY_END_2_ADDR
#define CONN_BUS_CR_ADDR_SUBSYS_2_LIGHT_SECURITY_END_2_CR_SUBSYS_2_LIGHT_SECURITY_END_2_MASK 0x000FFFFFu                // CR_SUBSYS_2_LIGHT_SECURITY_END_2[19..0]
#define CONN_BUS_CR_ADDR_SUBSYS_2_LIGHT_SECURITY_END_2_CR_SUBSYS_2_LIGHT_SECURITY_END_2_SHFT 0u

/* =====================================================================================

  ---ADDR_SUBSYS_2_LIGHT_SECURITY_START_3 (0x1804F000 + 0x570u)---

    CR_SUBSYS_2_LIGHT_SECURITY_START_3[31..0] - (RW) subys_2 access protector protection range 3 start addr

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_SUBSYS_2_LIGHT_SECURITY_START_3_CR_SUBSYS_2_LIGHT_SECURITY_START_3_ADDR CONN_BUS_CR_ADDR_SUBSYS_2_LIGHT_SECURITY_START_3_ADDR
#define CONN_BUS_CR_ADDR_SUBSYS_2_LIGHT_SECURITY_START_3_CR_SUBSYS_2_LIGHT_SECURITY_START_3_MASK 0xFFFFFFFFu                // CR_SUBSYS_2_LIGHT_SECURITY_START_3[31..0]
#define CONN_BUS_CR_ADDR_SUBSYS_2_LIGHT_SECURITY_START_3_CR_SUBSYS_2_LIGHT_SECURITY_START_3_SHFT 0u

/* =====================================================================================

  ---ADDR_SUBSYS_2_LIGHT_SECURITY_END_3 (0x1804F000 + 0x574u)---

    CR_SUBSYS_2_LIGHT_SECURITY_END_3[31..0] - (RW) subys_2 access protector protection range 3 end addr

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_SUBSYS_2_LIGHT_SECURITY_END_3_CR_SUBSYS_2_LIGHT_SECURITY_END_3_ADDR CONN_BUS_CR_ADDR_SUBSYS_2_LIGHT_SECURITY_END_3_ADDR
#define CONN_BUS_CR_ADDR_SUBSYS_2_LIGHT_SECURITY_END_3_CR_SUBSYS_2_LIGHT_SECURITY_END_3_MASK 0xFFFFFFFFu                // CR_SUBSYS_2_LIGHT_SECURITY_END_3[31..0]
#define CONN_BUS_CR_ADDR_SUBSYS_2_LIGHT_SECURITY_END_3_CR_SUBSYS_2_LIGHT_SECURITY_END_3_SHFT 0u

/* =====================================================================================

  ---ADDR_SUBSYS_2_LIGHT_SECURITY_START_4 (0x1804F000 + 0x578u)---

    CR_SUBSYS_2_LIGHT_SECURITY_START_4[31..0] - (RW) subys_2 access protector protection range 4 start addr

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_SUBSYS_2_LIGHT_SECURITY_START_4_CR_SUBSYS_2_LIGHT_SECURITY_START_4_ADDR CONN_BUS_CR_ADDR_SUBSYS_2_LIGHT_SECURITY_START_4_ADDR
#define CONN_BUS_CR_ADDR_SUBSYS_2_LIGHT_SECURITY_START_4_CR_SUBSYS_2_LIGHT_SECURITY_START_4_MASK 0xFFFFFFFFu                // CR_SUBSYS_2_LIGHT_SECURITY_START_4[31..0]
#define CONN_BUS_CR_ADDR_SUBSYS_2_LIGHT_SECURITY_START_4_CR_SUBSYS_2_LIGHT_SECURITY_START_4_SHFT 0u

/* =====================================================================================

  ---ADDR_SUBSYS_2_LIGHT_SECURITY_END_4 (0x1804F000 + 0x57Cu)---

    CR_SUBSYS_2_LIGHT_SECURITY_END_4[31..0] - (RW) subys_2 access protector protection range 4 end addr

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_SUBSYS_2_LIGHT_SECURITY_END_4_CR_SUBSYS_2_LIGHT_SECURITY_END_4_ADDR CONN_BUS_CR_ADDR_SUBSYS_2_LIGHT_SECURITY_END_4_ADDR
#define CONN_BUS_CR_ADDR_SUBSYS_2_LIGHT_SECURITY_END_4_CR_SUBSYS_2_LIGHT_SECURITY_END_4_MASK 0xFFFFFFFFu                // CR_SUBSYS_2_LIGHT_SECURITY_END_4[31..0]
#define CONN_BUS_CR_ADDR_SUBSYS_2_LIGHT_SECURITY_END_4_CR_SUBSYS_2_LIGHT_SECURITY_END_4_SHFT 0u

/* =====================================================================================

  ---ADDR_AP2CONN_LIGHT_SECURITY_START_0 (0x1804F000 + 0x580u)---

    ADDR_AP2CONN_LIGHT_SECURITY_START_0[19..0] - (RW) ap2conn access protector protection range 0 start addr
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_AP2CONN_LIGHT_SECURITY_START_0_ADDR_AP2CONN_LIGHT_SECURITY_START_0_ADDR CONN_BUS_CR_ADDR_AP2CONN_LIGHT_SECURITY_START_0_ADDR
#define CONN_BUS_CR_ADDR_AP2CONN_LIGHT_SECURITY_START_0_ADDR_AP2CONN_LIGHT_SECURITY_START_0_MASK 0x000FFFFFu                // ADDR_AP2CONN_LIGHT_SECURITY_START_0[19..0]
#define CONN_BUS_CR_ADDR_AP2CONN_LIGHT_SECURITY_START_0_ADDR_AP2CONN_LIGHT_SECURITY_START_0_SHFT 0u

/* =====================================================================================

  ---ADDR_AP2CONN_LIGHT_SECURITY_END_0 (0x1804F000 + 0x584u)---

    ADDR_AP2CONN_LIGHT_SECURITY_END_0[19..0] - (RW) ap2connaccess protector protection range 0 end addr
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_AP2CONN_LIGHT_SECURITY_END_0_ADDR_AP2CONN_LIGHT_SECURITY_END_0_ADDR CONN_BUS_CR_ADDR_AP2CONN_LIGHT_SECURITY_END_0_ADDR
#define CONN_BUS_CR_ADDR_AP2CONN_LIGHT_SECURITY_END_0_ADDR_AP2CONN_LIGHT_SECURITY_END_0_MASK 0x000FFFFFu                // ADDR_AP2CONN_LIGHT_SECURITY_END_0[19..0]
#define CONN_BUS_CR_ADDR_AP2CONN_LIGHT_SECURITY_END_0_ADDR_AP2CONN_LIGHT_SECURITY_END_0_SHFT 0u

/* =====================================================================================

  ---ADDR_AP2CONN_LIGHT_SECURITY_START_1 (0x1804F000 + 0x588u)---

    ADDR_AP2CONN_LIGHT_SECURITY_START_1[19..0] - (RW) ap2conn access protector protection range 1 start addr
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_AP2CONN_LIGHT_SECURITY_START_1_ADDR_AP2CONN_LIGHT_SECURITY_START_1_ADDR CONN_BUS_CR_ADDR_AP2CONN_LIGHT_SECURITY_START_1_ADDR
#define CONN_BUS_CR_ADDR_AP2CONN_LIGHT_SECURITY_START_1_ADDR_AP2CONN_LIGHT_SECURITY_START_1_MASK 0x000FFFFFu                // ADDR_AP2CONN_LIGHT_SECURITY_START_1[19..0]
#define CONN_BUS_CR_ADDR_AP2CONN_LIGHT_SECURITY_START_1_ADDR_AP2CONN_LIGHT_SECURITY_START_1_SHFT 0u

/* =====================================================================================

  ---ADDR_AP2CONN_LIGHT_SECURITY_END_1 (0x1804F000 + 0x58Cu)---

    ADDR_AP2CONN_LIGHT_SECURITY_END_1[19..0] - (RW) ap2connaccess protector protection range 1 end addr
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_AP2CONN_LIGHT_SECURITY_END_1_ADDR_AP2CONN_LIGHT_SECURITY_END_1_ADDR CONN_BUS_CR_ADDR_AP2CONN_LIGHT_SECURITY_END_1_ADDR
#define CONN_BUS_CR_ADDR_AP2CONN_LIGHT_SECURITY_END_1_ADDR_AP2CONN_LIGHT_SECURITY_END_1_MASK 0x000FFFFFu                // ADDR_AP2CONN_LIGHT_SECURITY_END_1[19..0]
#define CONN_BUS_CR_ADDR_AP2CONN_LIGHT_SECURITY_END_1_ADDR_AP2CONN_LIGHT_SECURITY_END_1_SHFT 0u

/* =====================================================================================

  ---ADDR_AP2CONN_LIGHT_SECURITY_START_2 (0x1804F000 + 0x590u)---

    ADDR_AP2CONN_LIGHT_SECURITY_START_2[19..0] - (RW) ap2conn access protector protection range 2 start addr
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_AP2CONN_LIGHT_SECURITY_START_2_ADDR_AP2CONN_LIGHT_SECURITY_START_2_ADDR CONN_BUS_CR_ADDR_AP2CONN_LIGHT_SECURITY_START_2_ADDR
#define CONN_BUS_CR_ADDR_AP2CONN_LIGHT_SECURITY_START_2_ADDR_AP2CONN_LIGHT_SECURITY_START_2_MASK 0x000FFFFFu                // ADDR_AP2CONN_LIGHT_SECURITY_START_2[19..0]
#define CONN_BUS_CR_ADDR_AP2CONN_LIGHT_SECURITY_START_2_ADDR_AP2CONN_LIGHT_SECURITY_START_2_SHFT 0u

/* =====================================================================================

  ---ADDR_AP2CONN_LIGHT_SECURITY_END_2 (0x1804F000 + 0x594u)---

    ADDR_AP2CONN_LIGHT_SECURITY_END_2[19..0] - (RW) ap2conn access protector protection range 2 end addr
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_AP2CONN_LIGHT_SECURITY_END_2_ADDR_AP2CONN_LIGHT_SECURITY_END_2_ADDR CONN_BUS_CR_ADDR_AP2CONN_LIGHT_SECURITY_END_2_ADDR
#define CONN_BUS_CR_ADDR_AP2CONN_LIGHT_SECURITY_END_2_ADDR_AP2CONN_LIGHT_SECURITY_END_2_MASK 0x000FFFFFu                // ADDR_AP2CONN_LIGHT_SECURITY_END_2[19..0]
#define CONN_BUS_CR_ADDR_AP2CONN_LIGHT_SECURITY_END_2_ADDR_AP2CONN_LIGHT_SECURITY_END_2_SHFT 0u

/* =====================================================================================

  ---ADDR_AP2CONN_LIGHT_SECURITY_START_3 (0x1804F000 + 0x598u)---

    ADDR_AP2CONN_LIGHT_SECURITY_START_3[31..0] - (RW) ap2conn access protector protection range 3 start addr

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_AP2CONN_LIGHT_SECURITY_START_3_ADDR_AP2CONN_LIGHT_SECURITY_START_3_ADDR CONN_BUS_CR_ADDR_AP2CONN_LIGHT_SECURITY_START_3_ADDR
#define CONN_BUS_CR_ADDR_AP2CONN_LIGHT_SECURITY_START_3_ADDR_AP2CONN_LIGHT_SECURITY_START_3_MASK 0xFFFFFFFFu                // ADDR_AP2CONN_LIGHT_SECURITY_START_3[31..0]
#define CONN_BUS_CR_ADDR_AP2CONN_LIGHT_SECURITY_START_3_ADDR_AP2CONN_LIGHT_SECURITY_START_3_SHFT 0u

/* =====================================================================================

  ---ADDR_AP2CONN_LIGHT_SECURITY_END_3 (0x1804F000 + 0x59Cu)---

    ADDR_AP2CONN_LIGHT_SECURITY_END_3[31..0] - (RW) ap2conn access protector protection range 3 end addr

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_AP2CONN_LIGHT_SECURITY_END_3_ADDR_AP2CONN_LIGHT_SECURITY_END_3_ADDR CONN_BUS_CR_ADDR_AP2CONN_LIGHT_SECURITY_END_3_ADDR
#define CONN_BUS_CR_ADDR_AP2CONN_LIGHT_SECURITY_END_3_ADDR_AP2CONN_LIGHT_SECURITY_END_3_MASK 0xFFFFFFFFu                // ADDR_AP2CONN_LIGHT_SECURITY_END_3[31..0]
#define CONN_BUS_CR_ADDR_AP2CONN_LIGHT_SECURITY_END_3_ADDR_AP2CONN_LIGHT_SECURITY_END_3_SHFT 0u

/* =====================================================================================

  ---ADDR_AP2CONN_LIGHT_SECURITY_START_4 (0x1804F000 + 0x600u)---

    ADDR_AP2CONN_LIGHT_SECURITY_START_4[31..0] - (RW) ap2conn access protector protection range 4 start addr

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_AP2CONN_LIGHT_SECURITY_START_4_ADDR_AP2CONN_LIGHT_SECURITY_START_4_ADDR CONN_BUS_CR_ADDR_AP2CONN_LIGHT_SECURITY_START_4_ADDR
#define CONN_BUS_CR_ADDR_AP2CONN_LIGHT_SECURITY_START_4_ADDR_AP2CONN_LIGHT_SECURITY_START_4_MASK 0xFFFFFFFFu                // ADDR_AP2CONN_LIGHT_SECURITY_START_4[31..0]
#define CONN_BUS_CR_ADDR_AP2CONN_LIGHT_SECURITY_START_4_ADDR_AP2CONN_LIGHT_SECURITY_START_4_SHFT 0u

/* =====================================================================================

  ---ADDR_AP2CONN_LIGHT_SECURITY_END_4 (0x1804F000 + 0x604u)---

    ADDR_AP2CONN_LIGHT_SECURITY_END_4[31..0] - (RW) ap2conn access protector protection range 4 end addr

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_AP2CONN_LIGHT_SECURITY_END_4_ADDR_AP2CONN_LIGHT_SECURITY_END_4_ADDR CONN_BUS_CR_ADDR_AP2CONN_LIGHT_SECURITY_END_4_ADDR
#define CONN_BUS_CR_ADDR_AP2CONN_LIGHT_SECURITY_END_4_ADDR_AP2CONN_LIGHT_SECURITY_END_4_MASK 0xFFFFFFFFu                // ADDR_AP2CONN_LIGHT_SECURITY_END_4[31..0]
#define CONN_BUS_CR_ADDR_AP2CONN_LIGHT_SECURITY_END_4_ADDR_AP2CONN_LIGHT_SECURITY_END_4_SHFT 0u

/* =====================================================================================

  ---ADDR_SCPSYS_SRAM_BASE_ADDR (0x1804F000 + 0x610u)---

    CR_SCPSYS_SRAM_BASE_ADDR[19..0] - (RW) conn2ap remapping cr_scpsys_sram base addr
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_SCPSYS_SRAM_BASE_ADDR_CR_SCPSYS_SRAM_BASE_ADDR_ADDR CONN_BUS_CR_ADDR_SCPSYS_SRAM_BASE_ADDR_ADDR
#define CONN_BUS_CR_ADDR_SCPSYS_SRAM_BASE_ADDR_CR_SCPSYS_SRAM_BASE_ADDR_MASK 0x000FFFFFu                // CR_SCPSYS_SRAM_BASE_ADDR[19..0]
#define CONN_BUS_CR_ADDR_SCPSYS_SRAM_BASE_ADDR_CR_SCPSYS_SRAM_BASE_ADDR_SHFT 0u

/* =====================================================================================

  ---ADDR_PERI_WF_BASE_ADDR (0x1804F000 + 0x614u)---

    CR_PERI_WF_BASE_ADDR[19..0]  - (RW) conn2ap remapping cr_peri_wf base addr
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_PERI_WF_BASE_ADDR_CR_PERI_WF_BASE_ADDR_ADDR CONN_BUS_CR_ADDR_PERI_WF_BASE_ADDR_ADDR
#define CONN_BUS_CR_ADDR_PERI_WF_BASE_ADDR_CR_PERI_WF_BASE_ADDR_MASK 0x000FFFFFu                // CR_PERI_WF_BASE_ADDR[19..0]
#define CONN_BUS_CR_ADDR_PERI_WF_BASE_ADDR_CR_PERI_WF_BASE_ADDR_SHFT 0u

/* =====================================================================================

  ---ADDR_PERI_BT_BASE_ADDR (0x1804F000 + 0x618u)---

    CR_PERI_BT_BASE_ADDR[19..0]  - (RW) conn2ap remapping cr_peri_bt base addr
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_PERI_BT_BASE_ADDR_CR_PERI_BT_BASE_ADDR_ADDR CONN_BUS_CR_ADDR_PERI_BT_BASE_ADDR_ADDR
#define CONN_BUS_CR_ADDR_PERI_BT_BASE_ADDR_CR_PERI_BT_BASE_ADDR_MASK 0x000FFFFFu                // CR_PERI_BT_BASE_ADDR[19..0]
#define CONN_BUS_CR_ADDR_PERI_BT_BASE_ADDR_CR_PERI_BT_BASE_ADDR_SHFT 0u

/* =====================================================================================

  ---ADDR_PERI_GPS_BASE_ADDR (0x1804F000 + 0x61Cu)---

    CR_PERI_GPS_BASE_ADDR[19..0] - (RW) conn2ap remapping cr_peri_gps base addr
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_PERI_GPS_BASE_ADDR_CR_PERI_GPS_BASE_ADDR_ADDR CONN_BUS_CR_ADDR_PERI_GPS_BASE_ADDR_ADDR
#define CONN_BUS_CR_ADDR_PERI_GPS_BASE_ADDR_CR_PERI_GPS_BASE_ADDR_MASK 0x000FFFFFu                // CR_PERI_GPS_BASE_ADDR[19..0]
#define CONN_BUS_CR_ADDR_PERI_GPS_BASE_ADDR_CR_PERI_GPS_BASE_ADDR_SHFT 0u

/* =====================================================================================

  ---ADDR_CONN2AP_REMAP_EN (0x1804F000 + 0x650u)---

    CR_CONN2AP_REMAP_BYPASS[0]   - (RW) conn2ap remapping bypass , tie1 will do remap,tie0 will bypass remap
    CR_REMAP_MCU_0_EMI_EN[1]     - (RW) conn2ap remapping mcu_0_emi window remap enable
    CR_REMAP_MD_SHARED_EN[2]     - (RW) conn2ap remapping md_shared window remap enable
    CR_REMAP_GPS_EMI_EN[3]       - (RW) conn2ap remapping gps_emi window remap enable
    CR_REMAP_SCPSYS_SRAM_EN[4]   - (RW) conn2ap remapping scpsys_sram window remap enable
    CR_REMAP_PERI_WF_EN[5]       - (RW) conn2ap remapping peri_wf window remap enable
    CR_REMAP_PERI_BT_EN[6]       - (RW) conn2ap remapping peri_bt window remap enable
    CR_REMAP_PERI_GPS_EN[7]      - (RW) conn2ap remapping peri_gps window remap enable
    RESERVED8[10..8]             - (RO) Reserved bits
    CR_REMAP_MCU_0_EMI_IF_NON_CACHEABLE[11] - (RW) set mcu_0_emi window as non_cacheable transfer type
    CR_REMAP_MD_SHARED_IF_NON_CACHEABLE[12] - (RW) set md_shared window as non_cacheable transfer type
    CR_REMAP_GPS_EMI_IF_NON_CACHEABLE[13] - (RW) set gps_emi as non_cacheable transfer type
    CR_REMAP_SCPSYS_SRAM_IF_NON_CACHEABLE[14] - (RW) set scpsys_sram as non_cacheable transfer type
    CR_REMAP_PERI_WF_IF_NON_CACHEABLE[15] - (RW) set peri_wf as non_cacheable transfer type
    CR_REMAP_PERI_BT_IF_NON_CACHEABLE[16] - (RW) set peri_bt as non_cacheable transfer type
    CR_REMAP_PERI_GPS_IF_NON_CACHEABLE[17] - (RW) set peri_gps as non_cacheable transfer type
    RESERVED18[20..18]           - (RO) Reserved bits
    CR_REMAP_MCU_0_EMI_IF_CACHEABLE[21] - (RW) set mcu_0_emi window as cacheable transfer type
    CR_REMAP_MD_SHARED_IF_CACHEABLE[22] - (RW) set md_shared window as cacheable transfer type
    CR_REMAP_GPS_EMI_IF_CACHEABLE[23] - (RW) set gps_emi as cacheable transfer type
    CR_REMAP_SCPSYS_SRAM_IF_CACHEABLE[24] - (RW) set scpsys_sram as cacheable transfer type
    CR_REMAP_PERI_WF_IF_CACHEABLE[25] - (RW) set peri_wf as cacheable transfer type
    CR_REMAP_PERI_BT_IF_CACHEABLE[26] - (RW) set peri_bt as cacheable transfer type
    CR_REMAP_PERI_GPS_IF_CACHEABLE[27] - (RW) set peri_gps as cacheable transfer type
    RESERVED28[31..28]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_PERI_GPS_IF_CACHEABLE_ADDR CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_PERI_GPS_IF_CACHEABLE_MASK 0x08000000u                // CR_REMAP_PERI_GPS_IF_CACHEABLE[27]
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_PERI_GPS_IF_CACHEABLE_SHFT 27u
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_PERI_BT_IF_CACHEABLE_ADDR CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_PERI_BT_IF_CACHEABLE_MASK 0x04000000u                // CR_REMAP_PERI_BT_IF_CACHEABLE[26]
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_PERI_BT_IF_CACHEABLE_SHFT 26u
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_PERI_WF_IF_CACHEABLE_ADDR CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_PERI_WF_IF_CACHEABLE_MASK 0x02000000u                // CR_REMAP_PERI_WF_IF_CACHEABLE[25]
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_PERI_WF_IF_CACHEABLE_SHFT 25u
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_SCPSYS_SRAM_IF_CACHEABLE_ADDR CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_SCPSYS_SRAM_IF_CACHEABLE_MASK 0x01000000u                // CR_REMAP_SCPSYS_SRAM_IF_CACHEABLE[24]
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_SCPSYS_SRAM_IF_CACHEABLE_SHFT 24u
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_GPS_EMI_IF_CACHEABLE_ADDR CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_GPS_EMI_IF_CACHEABLE_MASK 0x00800000u                // CR_REMAP_GPS_EMI_IF_CACHEABLE[23]
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_GPS_EMI_IF_CACHEABLE_SHFT 23u
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_MD_SHARED_IF_CACHEABLE_ADDR CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_MD_SHARED_IF_CACHEABLE_MASK 0x00400000u                // CR_REMAP_MD_SHARED_IF_CACHEABLE[22]
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_MD_SHARED_IF_CACHEABLE_SHFT 22u
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_MCU_0_EMI_IF_CACHEABLE_ADDR CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_MCU_0_EMI_IF_CACHEABLE_MASK 0x00200000u                // CR_REMAP_MCU_0_EMI_IF_CACHEABLE[21]
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_MCU_0_EMI_IF_CACHEABLE_SHFT 21u
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_PERI_GPS_IF_NON_CACHEABLE_ADDR CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_PERI_GPS_IF_NON_CACHEABLE_MASK 0x00020000u                // CR_REMAP_PERI_GPS_IF_NON_CACHEABLE[17]
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_PERI_GPS_IF_NON_CACHEABLE_SHFT 17u
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_PERI_BT_IF_NON_CACHEABLE_ADDR CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_PERI_BT_IF_NON_CACHEABLE_MASK 0x00010000u                // CR_REMAP_PERI_BT_IF_NON_CACHEABLE[16]
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_PERI_BT_IF_NON_CACHEABLE_SHFT 16u
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_PERI_WF_IF_NON_CACHEABLE_ADDR CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_PERI_WF_IF_NON_CACHEABLE_MASK 0x00008000u                // CR_REMAP_PERI_WF_IF_NON_CACHEABLE[15]
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_PERI_WF_IF_NON_CACHEABLE_SHFT 15u
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_SCPSYS_SRAM_IF_NON_CACHEABLE_ADDR CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_SCPSYS_SRAM_IF_NON_CACHEABLE_MASK 0x00004000u                // CR_REMAP_SCPSYS_SRAM_IF_NON_CACHEABLE[14]
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_SCPSYS_SRAM_IF_NON_CACHEABLE_SHFT 14u
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_GPS_EMI_IF_NON_CACHEABLE_ADDR CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_GPS_EMI_IF_NON_CACHEABLE_MASK 0x00002000u                // CR_REMAP_GPS_EMI_IF_NON_CACHEABLE[13]
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_GPS_EMI_IF_NON_CACHEABLE_SHFT 13u
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_MD_SHARED_IF_NON_CACHEABLE_ADDR CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_MD_SHARED_IF_NON_CACHEABLE_MASK 0x00001000u                // CR_REMAP_MD_SHARED_IF_NON_CACHEABLE[12]
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_MD_SHARED_IF_NON_CACHEABLE_SHFT 12u
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_MCU_0_EMI_IF_NON_CACHEABLE_ADDR CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_MCU_0_EMI_IF_NON_CACHEABLE_MASK 0x00000800u                // CR_REMAP_MCU_0_EMI_IF_NON_CACHEABLE[11]
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_MCU_0_EMI_IF_NON_CACHEABLE_SHFT 11u
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_PERI_GPS_EN_ADDR CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_PERI_GPS_EN_MASK 0x00000080u                // CR_REMAP_PERI_GPS_EN[7]
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_PERI_GPS_EN_SHFT 7u
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_PERI_BT_EN_ADDR CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_PERI_BT_EN_MASK 0x00000040u                // CR_REMAP_PERI_BT_EN[6]
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_PERI_BT_EN_SHFT 6u
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_PERI_WF_EN_ADDR CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_PERI_WF_EN_MASK 0x00000020u                // CR_REMAP_PERI_WF_EN[5]
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_PERI_WF_EN_SHFT 5u
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_SCPSYS_SRAM_EN_ADDR CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_SCPSYS_SRAM_EN_MASK 0x00000010u                // CR_REMAP_SCPSYS_SRAM_EN[4]
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_SCPSYS_SRAM_EN_SHFT 4u
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_GPS_EMI_EN_ADDR CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_GPS_EMI_EN_MASK 0x00000008u                // CR_REMAP_GPS_EMI_EN[3]
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_GPS_EMI_EN_SHFT 3u
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_MD_SHARED_EN_ADDR CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_MD_SHARED_EN_MASK 0x00000004u                // CR_REMAP_MD_SHARED_EN[2]
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_MD_SHARED_EN_SHFT 2u
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_MCU_0_EMI_EN_ADDR CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_MCU_0_EMI_EN_MASK 0x00000002u                // CR_REMAP_MCU_0_EMI_EN[1]
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_MCU_0_EMI_EN_SHFT 1u
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_CONN2AP_REMAP_BYPASS_ADDR CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_CONN2AP_REMAP_BYPASS_MASK 0x00000001u                // CR_CONN2AP_REMAP_BYPASS[0]
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_CONN2AP_REMAP_BYPASS_SHFT 0u

/* =====================================================================================

  ---ADDR_CONN_INFRA_TIMEOUT_WAY_EN_MASK_ENABLE (0x1804F000 + 0x670u)---

    CR_H_D_N39_WAY_EN_MASK_ENABLE[2..0] - (RW) when mask enble=1, way_en function wil be mask
    CR_H_A_N42_WAY_EN_MASK_ENABLE[8..3] - (RW) when mask enble=1, way_en function wil be mask
    RESERVED9[31..9]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_CONN_INFRA_TIMEOUT_WAY_EN_MASK_ENABLE_CR_H_A_N42_WAY_EN_MASK_ENABLE_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_TIMEOUT_WAY_EN_MASK_ENABLE_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_TIMEOUT_WAY_EN_MASK_ENABLE_CR_H_A_N42_WAY_EN_MASK_ENABLE_MASK 0x000001F8u                // CR_H_A_N42_WAY_EN_MASK_ENABLE[8..3]
#define CONN_BUS_CR_ADDR_CONN_INFRA_TIMEOUT_WAY_EN_MASK_ENABLE_CR_H_A_N42_WAY_EN_MASK_ENABLE_SHFT 3u
#define CONN_BUS_CR_ADDR_CONN_INFRA_TIMEOUT_WAY_EN_MASK_ENABLE_CR_H_D_N39_WAY_EN_MASK_ENABLE_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_TIMEOUT_WAY_EN_MASK_ENABLE_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_TIMEOUT_WAY_EN_MASK_ENABLE_CR_H_D_N39_WAY_EN_MASK_ENABLE_MASK 0x00000007u                // CR_H_D_N39_WAY_EN_MASK_ENABLE[2..0]
#define CONN_BUS_CR_ADDR_CONN_INFRA_TIMEOUT_WAY_EN_MASK_ENABLE_CR_H_D_N39_WAY_EN_MASK_ENABLE_SHFT 0u

/* =====================================================================================

  ---ADDR_VIO_R_DETECTED_LATCH (0x1804F000 + 0x680u)---

    ADDR_VIO_R_DETECTED_SUBSYS0_LATCH[5..0] - (RO) if any bits =1 ,means theaccess protect window has been tigger by read command
    ADDR_VIO_R_DETECTED_SUBSYS1_LATCH[11..6] - (RO) if any bits =1 ,means theaccess protect window has been tigger by read command
    ADDR_VIO_R_DETECTED_SUBSYS2_LATCH[17..12] - (RO) if any bits =1 ,means theaccess protect window has been tigger by read command
    ADDR_VIO_R_DETECTED_CMDBT0_LATCH[18] - (RO) if any bits =1 ,means theaccess protect window has been tigger by read command
    ADDR_VIO_R_DETECTED_CMDBT1_LATCH[19] - (RO) if any bits =1 ,means theaccess protect window has been tigger by read command
    ADDR_VIO_R_DETECTED_CONN_MET_LATCH[21..20] - (RO) if any bits =1 ,means theaccess protect window has been tigger by read command
    ADDR_VIO_R_DETECTED_AP2CONN_LATCH[27..22] - (RO) if any bits =1 ,means theaccess protect window has been tigger by read command
    ADDR_VIO_R_DETECTED_BTICAP_LATCH[28] - (RO) if any bits =1 ,means theaccess protect window has been tigger by read command
    ADDR_VIO_R_DETECTED_ZBICAP_LATCH[29] - (RO) if any bits =1 ,means theaccess protect window has been tigger by read command
    RESERVED30[31..30]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_VIO_R_DETECTED_LATCH_ADDR_VIO_R_DETECTED_ZBICAP_LATCH_ADDR CONN_BUS_CR_ADDR_VIO_R_DETECTED_LATCH_ADDR
#define CONN_BUS_CR_ADDR_VIO_R_DETECTED_LATCH_ADDR_VIO_R_DETECTED_ZBICAP_LATCH_MASK 0x20000000u                // ADDR_VIO_R_DETECTED_ZBICAP_LATCH[29]
#define CONN_BUS_CR_ADDR_VIO_R_DETECTED_LATCH_ADDR_VIO_R_DETECTED_ZBICAP_LATCH_SHFT 29u
#define CONN_BUS_CR_ADDR_VIO_R_DETECTED_LATCH_ADDR_VIO_R_DETECTED_BTICAP_LATCH_ADDR CONN_BUS_CR_ADDR_VIO_R_DETECTED_LATCH_ADDR
#define CONN_BUS_CR_ADDR_VIO_R_DETECTED_LATCH_ADDR_VIO_R_DETECTED_BTICAP_LATCH_MASK 0x10000000u                // ADDR_VIO_R_DETECTED_BTICAP_LATCH[28]
#define CONN_BUS_CR_ADDR_VIO_R_DETECTED_LATCH_ADDR_VIO_R_DETECTED_BTICAP_LATCH_SHFT 28u
#define CONN_BUS_CR_ADDR_VIO_R_DETECTED_LATCH_ADDR_VIO_R_DETECTED_AP2CONN_LATCH_ADDR CONN_BUS_CR_ADDR_VIO_R_DETECTED_LATCH_ADDR
#define CONN_BUS_CR_ADDR_VIO_R_DETECTED_LATCH_ADDR_VIO_R_DETECTED_AP2CONN_LATCH_MASK 0x0FC00000u                // ADDR_VIO_R_DETECTED_AP2CONN_LATCH[27..22]
#define CONN_BUS_CR_ADDR_VIO_R_DETECTED_LATCH_ADDR_VIO_R_DETECTED_AP2CONN_LATCH_SHFT 22u
#define CONN_BUS_CR_ADDR_VIO_R_DETECTED_LATCH_ADDR_VIO_R_DETECTED_CONN_MET_LATCH_ADDR CONN_BUS_CR_ADDR_VIO_R_DETECTED_LATCH_ADDR
#define CONN_BUS_CR_ADDR_VIO_R_DETECTED_LATCH_ADDR_VIO_R_DETECTED_CONN_MET_LATCH_MASK 0x00300000u                // ADDR_VIO_R_DETECTED_CONN_MET_LATCH[21..20]
#define CONN_BUS_CR_ADDR_VIO_R_DETECTED_LATCH_ADDR_VIO_R_DETECTED_CONN_MET_LATCH_SHFT 20u
#define CONN_BUS_CR_ADDR_VIO_R_DETECTED_LATCH_ADDR_VIO_R_DETECTED_CMDBT1_LATCH_ADDR CONN_BUS_CR_ADDR_VIO_R_DETECTED_LATCH_ADDR
#define CONN_BUS_CR_ADDR_VIO_R_DETECTED_LATCH_ADDR_VIO_R_DETECTED_CMDBT1_LATCH_MASK 0x00080000u                // ADDR_VIO_R_DETECTED_CMDBT1_LATCH[19]
#define CONN_BUS_CR_ADDR_VIO_R_DETECTED_LATCH_ADDR_VIO_R_DETECTED_CMDBT1_LATCH_SHFT 19u
#define CONN_BUS_CR_ADDR_VIO_R_DETECTED_LATCH_ADDR_VIO_R_DETECTED_CMDBT0_LATCH_ADDR CONN_BUS_CR_ADDR_VIO_R_DETECTED_LATCH_ADDR
#define CONN_BUS_CR_ADDR_VIO_R_DETECTED_LATCH_ADDR_VIO_R_DETECTED_CMDBT0_LATCH_MASK 0x00040000u                // ADDR_VIO_R_DETECTED_CMDBT0_LATCH[18]
#define CONN_BUS_CR_ADDR_VIO_R_DETECTED_LATCH_ADDR_VIO_R_DETECTED_CMDBT0_LATCH_SHFT 18u
#define CONN_BUS_CR_ADDR_VIO_R_DETECTED_LATCH_ADDR_VIO_R_DETECTED_SUBSYS2_LATCH_ADDR CONN_BUS_CR_ADDR_VIO_R_DETECTED_LATCH_ADDR
#define CONN_BUS_CR_ADDR_VIO_R_DETECTED_LATCH_ADDR_VIO_R_DETECTED_SUBSYS2_LATCH_MASK 0x0003F000u                // ADDR_VIO_R_DETECTED_SUBSYS2_LATCH[17..12]
#define CONN_BUS_CR_ADDR_VIO_R_DETECTED_LATCH_ADDR_VIO_R_DETECTED_SUBSYS2_LATCH_SHFT 12u
#define CONN_BUS_CR_ADDR_VIO_R_DETECTED_LATCH_ADDR_VIO_R_DETECTED_SUBSYS1_LATCH_ADDR CONN_BUS_CR_ADDR_VIO_R_DETECTED_LATCH_ADDR
#define CONN_BUS_CR_ADDR_VIO_R_DETECTED_LATCH_ADDR_VIO_R_DETECTED_SUBSYS1_LATCH_MASK 0x00000FC0u                // ADDR_VIO_R_DETECTED_SUBSYS1_LATCH[11..6]
#define CONN_BUS_CR_ADDR_VIO_R_DETECTED_LATCH_ADDR_VIO_R_DETECTED_SUBSYS1_LATCH_SHFT 6u
#define CONN_BUS_CR_ADDR_VIO_R_DETECTED_LATCH_ADDR_VIO_R_DETECTED_SUBSYS0_LATCH_ADDR CONN_BUS_CR_ADDR_VIO_R_DETECTED_LATCH_ADDR
#define CONN_BUS_CR_ADDR_VIO_R_DETECTED_LATCH_ADDR_VIO_R_DETECTED_SUBSYS0_LATCH_MASK 0x0000003Fu                // ADDR_VIO_R_DETECTED_SUBSYS0_LATCH[5..0]
#define CONN_BUS_CR_ADDR_VIO_R_DETECTED_LATCH_ADDR_VIO_R_DETECTED_SUBSYS0_LATCH_SHFT 0u

/* =====================================================================================

  ---ADDR_VIO_W_DETECTED_LATCH (0x1804F000 + 0x684u)---

    ADDR_VIO_W_DETECTED_SUBSYS0_LATCH[5..0] - (RO) if any bits =1 ,means theaccess protect window has been tigger by read command
    ADDR_VIO_W_DETECTED_SUBSYS1_LATCH[11..6] - (RO) if any bits =1 ,means theaccess protect window has been tigger by read command
    ADDR_VIO_W_DETECTED_SUBSYS2_LATCH[17..12] - (RO) if any bits =1 ,means theaccess protect window has been tigger by read command
    ADDR_VIO_W_DETECTED_CMDBT0_LATCH[18] - (RO) if any bits =1 ,means theaccess protect window has been tigger by read command
    ADDR_VIO_W_DETECTED_CMDBT1_LATCH[19] - (RO) if any bits =1 ,means theaccess protect window has been tigger by read command
    ADDR_VIO_W_DETECTED_CONN_MET_LATCH[21..20] - (RO) if any bits =1 ,means theaccess protect window has been tigger by read command
    ADDR_VIO_W_DETECTED_AP2CONN_LATCH[27..22] - (RO) if any bits =1 ,means theaccess protect window has been tigger by read command
    ADDR_VIO_W_DETECTED_BTICAP_LATCH[28] - (RO) if any bits =1 ,means theaccess protect window has been tigger by read command
    ADDR_VIO_W_DETECTED_ZBICAP_LATCH[29] - (RO) if any bits =1 ,means theaccess protect window has been tigger by read command
    RESERVED30[31..30]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_VIO_W_DETECTED_LATCH_ADDR_VIO_W_DETECTED_ZBICAP_LATCH_ADDR CONN_BUS_CR_ADDR_VIO_W_DETECTED_LATCH_ADDR
#define CONN_BUS_CR_ADDR_VIO_W_DETECTED_LATCH_ADDR_VIO_W_DETECTED_ZBICAP_LATCH_MASK 0x20000000u                // ADDR_VIO_W_DETECTED_ZBICAP_LATCH[29]
#define CONN_BUS_CR_ADDR_VIO_W_DETECTED_LATCH_ADDR_VIO_W_DETECTED_ZBICAP_LATCH_SHFT 29u
#define CONN_BUS_CR_ADDR_VIO_W_DETECTED_LATCH_ADDR_VIO_W_DETECTED_BTICAP_LATCH_ADDR CONN_BUS_CR_ADDR_VIO_W_DETECTED_LATCH_ADDR
#define CONN_BUS_CR_ADDR_VIO_W_DETECTED_LATCH_ADDR_VIO_W_DETECTED_BTICAP_LATCH_MASK 0x10000000u                // ADDR_VIO_W_DETECTED_BTICAP_LATCH[28]
#define CONN_BUS_CR_ADDR_VIO_W_DETECTED_LATCH_ADDR_VIO_W_DETECTED_BTICAP_LATCH_SHFT 28u
#define CONN_BUS_CR_ADDR_VIO_W_DETECTED_LATCH_ADDR_VIO_W_DETECTED_AP2CONN_LATCH_ADDR CONN_BUS_CR_ADDR_VIO_W_DETECTED_LATCH_ADDR
#define CONN_BUS_CR_ADDR_VIO_W_DETECTED_LATCH_ADDR_VIO_W_DETECTED_AP2CONN_LATCH_MASK 0x0FC00000u                // ADDR_VIO_W_DETECTED_AP2CONN_LATCH[27..22]
#define CONN_BUS_CR_ADDR_VIO_W_DETECTED_LATCH_ADDR_VIO_W_DETECTED_AP2CONN_LATCH_SHFT 22u
#define CONN_BUS_CR_ADDR_VIO_W_DETECTED_LATCH_ADDR_VIO_W_DETECTED_CONN_MET_LATCH_ADDR CONN_BUS_CR_ADDR_VIO_W_DETECTED_LATCH_ADDR
#define CONN_BUS_CR_ADDR_VIO_W_DETECTED_LATCH_ADDR_VIO_W_DETECTED_CONN_MET_LATCH_MASK 0x00300000u                // ADDR_VIO_W_DETECTED_CONN_MET_LATCH[21..20]
#define CONN_BUS_CR_ADDR_VIO_W_DETECTED_LATCH_ADDR_VIO_W_DETECTED_CONN_MET_LATCH_SHFT 20u
#define CONN_BUS_CR_ADDR_VIO_W_DETECTED_LATCH_ADDR_VIO_W_DETECTED_CMDBT1_LATCH_ADDR CONN_BUS_CR_ADDR_VIO_W_DETECTED_LATCH_ADDR
#define CONN_BUS_CR_ADDR_VIO_W_DETECTED_LATCH_ADDR_VIO_W_DETECTED_CMDBT1_LATCH_MASK 0x00080000u                // ADDR_VIO_W_DETECTED_CMDBT1_LATCH[19]
#define CONN_BUS_CR_ADDR_VIO_W_DETECTED_LATCH_ADDR_VIO_W_DETECTED_CMDBT1_LATCH_SHFT 19u
#define CONN_BUS_CR_ADDR_VIO_W_DETECTED_LATCH_ADDR_VIO_W_DETECTED_CMDBT0_LATCH_ADDR CONN_BUS_CR_ADDR_VIO_W_DETECTED_LATCH_ADDR
#define CONN_BUS_CR_ADDR_VIO_W_DETECTED_LATCH_ADDR_VIO_W_DETECTED_CMDBT0_LATCH_MASK 0x00040000u                // ADDR_VIO_W_DETECTED_CMDBT0_LATCH[18]
#define CONN_BUS_CR_ADDR_VIO_W_DETECTED_LATCH_ADDR_VIO_W_DETECTED_CMDBT0_LATCH_SHFT 18u
#define CONN_BUS_CR_ADDR_VIO_W_DETECTED_LATCH_ADDR_VIO_W_DETECTED_SUBSYS2_LATCH_ADDR CONN_BUS_CR_ADDR_VIO_W_DETECTED_LATCH_ADDR
#define CONN_BUS_CR_ADDR_VIO_W_DETECTED_LATCH_ADDR_VIO_W_DETECTED_SUBSYS2_LATCH_MASK 0x0003F000u                // ADDR_VIO_W_DETECTED_SUBSYS2_LATCH[17..12]
#define CONN_BUS_CR_ADDR_VIO_W_DETECTED_LATCH_ADDR_VIO_W_DETECTED_SUBSYS2_LATCH_SHFT 12u
#define CONN_BUS_CR_ADDR_VIO_W_DETECTED_LATCH_ADDR_VIO_W_DETECTED_SUBSYS1_LATCH_ADDR CONN_BUS_CR_ADDR_VIO_W_DETECTED_LATCH_ADDR
#define CONN_BUS_CR_ADDR_VIO_W_DETECTED_LATCH_ADDR_VIO_W_DETECTED_SUBSYS1_LATCH_MASK 0x00000FC0u                // ADDR_VIO_W_DETECTED_SUBSYS1_LATCH[11..6]
#define CONN_BUS_CR_ADDR_VIO_W_DETECTED_LATCH_ADDR_VIO_W_DETECTED_SUBSYS1_LATCH_SHFT 6u
#define CONN_BUS_CR_ADDR_VIO_W_DETECTED_LATCH_ADDR_VIO_W_DETECTED_SUBSYS0_LATCH_ADDR CONN_BUS_CR_ADDR_VIO_W_DETECTED_LATCH_ADDR
#define CONN_BUS_CR_ADDR_VIO_W_DETECTED_LATCH_ADDR_VIO_W_DETECTED_SUBSYS0_LATCH_MASK 0x0000003Fu                // ADDR_VIO_W_DETECTED_SUBSYS0_LATCH[5..0]
#define CONN_BUS_CR_ADDR_VIO_W_DETECTED_LATCH_ADDR_VIO_W_DETECTED_SUBSYS0_LATCH_SHFT 0u

/* =====================================================================================

  ---ADDR_VIO_R_DETECTED_LATCH_CLR (0x1804F000 + 0x688u)---

    ADDR_VIO_R_DETECTED_SUBSYS0_LATCH_CLR[0] - (RW) if any bits =1 ,means theaccess protect latch will be clear
    ADDR_VIO_R_DETECTED_SUBSYS1_LATCH_CLR[1] - (RW) if any bits =1 ,means theaccess protect latch will be clear
    ADDR_VIO_R_DETECTED_SUBSYS2_LATCH_CLR[2] - (RW) if any bits =1 ,means theaccess protect latch will be clear
    ADDR_VIO_R_DETECTED_CMDBT0_LATCH_CLR[3] - (RW) if any bits =1 ,means theaccess protect latch will be clear
    ADDR_VIO_R_DETECTED_CMDBT1_LATCH_CLR[4] - (RW) if any bits =1 ,means theaccess protect latch will be clear
    ADDR_VIO_R_DETECTED_CONN_MET_LATCH_CLR[5] - (RW) if any bits =1 ,means theaccess protect latch will be clear
    RESERVED6[6]                 - (RO) Reserved bits
    ADDR_VIO_R_DETECTED_AP2CONN_LATCH_CLR[7] - (RW) if any bits =1 ,means theaccess protect latch will be clear
    ADDR_VIO_R_DETECTED_BT_ICAP_LATCH_CLR[8] - (RW) if any bits =1 ,means theaccess protect latch will be clear
    ADDR_VIO_R_DETECTED_ZB_ICAP_LATCH_CLR[9] - (RW) if any bits =1 ,means theaccess protect latch will be clear
    RESERVED10[31..10]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_VIO_R_DETECTED_LATCH_CLR_ADDR_VIO_R_DETECTED_ZB_ICAP_LATCH_CLR_ADDR CONN_BUS_CR_ADDR_VIO_R_DETECTED_LATCH_CLR_ADDR
#define CONN_BUS_CR_ADDR_VIO_R_DETECTED_LATCH_CLR_ADDR_VIO_R_DETECTED_ZB_ICAP_LATCH_CLR_MASK 0x00000200u                // ADDR_VIO_R_DETECTED_ZB_ICAP_LATCH_CLR[9]
#define CONN_BUS_CR_ADDR_VIO_R_DETECTED_LATCH_CLR_ADDR_VIO_R_DETECTED_ZB_ICAP_LATCH_CLR_SHFT 9u
#define CONN_BUS_CR_ADDR_VIO_R_DETECTED_LATCH_CLR_ADDR_VIO_R_DETECTED_BT_ICAP_LATCH_CLR_ADDR CONN_BUS_CR_ADDR_VIO_R_DETECTED_LATCH_CLR_ADDR
#define CONN_BUS_CR_ADDR_VIO_R_DETECTED_LATCH_CLR_ADDR_VIO_R_DETECTED_BT_ICAP_LATCH_CLR_MASK 0x00000100u                // ADDR_VIO_R_DETECTED_BT_ICAP_LATCH_CLR[8]
#define CONN_BUS_CR_ADDR_VIO_R_DETECTED_LATCH_CLR_ADDR_VIO_R_DETECTED_BT_ICAP_LATCH_CLR_SHFT 8u
#define CONN_BUS_CR_ADDR_VIO_R_DETECTED_LATCH_CLR_ADDR_VIO_R_DETECTED_AP2CONN_LATCH_CLR_ADDR CONN_BUS_CR_ADDR_VIO_R_DETECTED_LATCH_CLR_ADDR
#define CONN_BUS_CR_ADDR_VIO_R_DETECTED_LATCH_CLR_ADDR_VIO_R_DETECTED_AP2CONN_LATCH_CLR_MASK 0x00000080u                // ADDR_VIO_R_DETECTED_AP2CONN_LATCH_CLR[7]
#define CONN_BUS_CR_ADDR_VIO_R_DETECTED_LATCH_CLR_ADDR_VIO_R_DETECTED_AP2CONN_LATCH_CLR_SHFT 7u
#define CONN_BUS_CR_ADDR_VIO_R_DETECTED_LATCH_CLR_ADDR_VIO_R_DETECTED_CONN_MET_LATCH_CLR_ADDR CONN_BUS_CR_ADDR_VIO_R_DETECTED_LATCH_CLR_ADDR
#define CONN_BUS_CR_ADDR_VIO_R_DETECTED_LATCH_CLR_ADDR_VIO_R_DETECTED_CONN_MET_LATCH_CLR_MASK 0x00000020u                // ADDR_VIO_R_DETECTED_CONN_MET_LATCH_CLR[5]
#define CONN_BUS_CR_ADDR_VIO_R_DETECTED_LATCH_CLR_ADDR_VIO_R_DETECTED_CONN_MET_LATCH_CLR_SHFT 5u
#define CONN_BUS_CR_ADDR_VIO_R_DETECTED_LATCH_CLR_ADDR_VIO_R_DETECTED_CMDBT1_LATCH_CLR_ADDR CONN_BUS_CR_ADDR_VIO_R_DETECTED_LATCH_CLR_ADDR
#define CONN_BUS_CR_ADDR_VIO_R_DETECTED_LATCH_CLR_ADDR_VIO_R_DETECTED_CMDBT1_LATCH_CLR_MASK 0x00000010u                // ADDR_VIO_R_DETECTED_CMDBT1_LATCH_CLR[4]
#define CONN_BUS_CR_ADDR_VIO_R_DETECTED_LATCH_CLR_ADDR_VIO_R_DETECTED_CMDBT1_LATCH_CLR_SHFT 4u
#define CONN_BUS_CR_ADDR_VIO_R_DETECTED_LATCH_CLR_ADDR_VIO_R_DETECTED_CMDBT0_LATCH_CLR_ADDR CONN_BUS_CR_ADDR_VIO_R_DETECTED_LATCH_CLR_ADDR
#define CONN_BUS_CR_ADDR_VIO_R_DETECTED_LATCH_CLR_ADDR_VIO_R_DETECTED_CMDBT0_LATCH_CLR_MASK 0x00000008u                // ADDR_VIO_R_DETECTED_CMDBT0_LATCH_CLR[3]
#define CONN_BUS_CR_ADDR_VIO_R_DETECTED_LATCH_CLR_ADDR_VIO_R_DETECTED_CMDBT0_LATCH_CLR_SHFT 3u
#define CONN_BUS_CR_ADDR_VIO_R_DETECTED_LATCH_CLR_ADDR_VIO_R_DETECTED_SUBSYS2_LATCH_CLR_ADDR CONN_BUS_CR_ADDR_VIO_R_DETECTED_LATCH_CLR_ADDR
#define CONN_BUS_CR_ADDR_VIO_R_DETECTED_LATCH_CLR_ADDR_VIO_R_DETECTED_SUBSYS2_LATCH_CLR_MASK 0x00000004u                // ADDR_VIO_R_DETECTED_SUBSYS2_LATCH_CLR[2]
#define CONN_BUS_CR_ADDR_VIO_R_DETECTED_LATCH_CLR_ADDR_VIO_R_DETECTED_SUBSYS2_LATCH_CLR_SHFT 2u
#define CONN_BUS_CR_ADDR_VIO_R_DETECTED_LATCH_CLR_ADDR_VIO_R_DETECTED_SUBSYS1_LATCH_CLR_ADDR CONN_BUS_CR_ADDR_VIO_R_DETECTED_LATCH_CLR_ADDR
#define CONN_BUS_CR_ADDR_VIO_R_DETECTED_LATCH_CLR_ADDR_VIO_R_DETECTED_SUBSYS1_LATCH_CLR_MASK 0x00000002u                // ADDR_VIO_R_DETECTED_SUBSYS1_LATCH_CLR[1]
#define CONN_BUS_CR_ADDR_VIO_R_DETECTED_LATCH_CLR_ADDR_VIO_R_DETECTED_SUBSYS1_LATCH_CLR_SHFT 1u
#define CONN_BUS_CR_ADDR_VIO_R_DETECTED_LATCH_CLR_ADDR_VIO_R_DETECTED_SUBSYS0_LATCH_CLR_ADDR CONN_BUS_CR_ADDR_VIO_R_DETECTED_LATCH_CLR_ADDR
#define CONN_BUS_CR_ADDR_VIO_R_DETECTED_LATCH_CLR_ADDR_VIO_R_DETECTED_SUBSYS0_LATCH_CLR_MASK 0x00000001u                // ADDR_VIO_R_DETECTED_SUBSYS0_LATCH_CLR[0]
#define CONN_BUS_CR_ADDR_VIO_R_DETECTED_LATCH_CLR_ADDR_VIO_R_DETECTED_SUBSYS0_LATCH_CLR_SHFT 0u

/* =====================================================================================

  ---ADDR_VIO_W_DETECTED_LATCH_CLR (0x1804F000 + 0x68Cu)---

    ADDR_VIO_W_DETECTED_SUBSYS0_LATCH_CLR[0] - (RW) if any bits =1 ,means theaccess protect latch will be clear
    ADDR_VIO_W_DETECTED_SUBSYS1_LATCH_CLR[1] - (RW) if any bits =1 ,means theaccess protect latch will be clear
    ADDR_VIO_W_DETECTED_SUBSYS2_LATCH_CLR[2] - (RW) if any bits =1 ,means theaccess protect latch will be clear
    ADDR_VIO_W_DETECTED_CMDBT0_LATCH_CLR[3] - (RW) if any bits =1 ,means theaccess protect latch will be clear
    ADDR_VIO_W_DETECTED_CMDBT1_LATCH_CLR[4] - (RW) if any bits =1 ,means theaccess protect latch will be clear
    ADDR_VIO_W_DETECTED_CONN_MET_LATCH_CLR[5] - (RW) if any bits =1 ,means theaccess protect latch will be clear
    RESERVED6[6]                 - (RO) Reserved bits
    ADDR_VIO_W_DETECTED_AP2CONN_LATCH_CLR[7] - (RW) if any bits =1 ,means theaccess protect latch will be clear
    ADDR_VIO_W_DETECTED_BT_ICAP_LATCH_CLR[8] - (RW) if any bits =1 ,means theaccess protect latch will be clear
    ADDR_VIO_W_DETECTED_ZB_ICAP_LATCH_CLR[9] - (RW) if any bits =1 ,means theaccess protect latch will be clear
    RESERVED10[31..10]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_VIO_W_DETECTED_LATCH_CLR_ADDR_VIO_W_DETECTED_ZB_ICAP_LATCH_CLR_ADDR CONN_BUS_CR_ADDR_VIO_W_DETECTED_LATCH_CLR_ADDR
#define CONN_BUS_CR_ADDR_VIO_W_DETECTED_LATCH_CLR_ADDR_VIO_W_DETECTED_ZB_ICAP_LATCH_CLR_MASK 0x00000200u                // ADDR_VIO_W_DETECTED_ZB_ICAP_LATCH_CLR[9]
#define CONN_BUS_CR_ADDR_VIO_W_DETECTED_LATCH_CLR_ADDR_VIO_W_DETECTED_ZB_ICAP_LATCH_CLR_SHFT 9u
#define CONN_BUS_CR_ADDR_VIO_W_DETECTED_LATCH_CLR_ADDR_VIO_W_DETECTED_BT_ICAP_LATCH_CLR_ADDR CONN_BUS_CR_ADDR_VIO_W_DETECTED_LATCH_CLR_ADDR
#define CONN_BUS_CR_ADDR_VIO_W_DETECTED_LATCH_CLR_ADDR_VIO_W_DETECTED_BT_ICAP_LATCH_CLR_MASK 0x00000100u                // ADDR_VIO_W_DETECTED_BT_ICAP_LATCH_CLR[8]
#define CONN_BUS_CR_ADDR_VIO_W_DETECTED_LATCH_CLR_ADDR_VIO_W_DETECTED_BT_ICAP_LATCH_CLR_SHFT 8u
#define CONN_BUS_CR_ADDR_VIO_W_DETECTED_LATCH_CLR_ADDR_VIO_W_DETECTED_AP2CONN_LATCH_CLR_ADDR CONN_BUS_CR_ADDR_VIO_W_DETECTED_LATCH_CLR_ADDR
#define CONN_BUS_CR_ADDR_VIO_W_DETECTED_LATCH_CLR_ADDR_VIO_W_DETECTED_AP2CONN_LATCH_CLR_MASK 0x00000080u                // ADDR_VIO_W_DETECTED_AP2CONN_LATCH_CLR[7]
#define CONN_BUS_CR_ADDR_VIO_W_DETECTED_LATCH_CLR_ADDR_VIO_W_DETECTED_AP2CONN_LATCH_CLR_SHFT 7u
#define CONN_BUS_CR_ADDR_VIO_W_DETECTED_LATCH_CLR_ADDR_VIO_W_DETECTED_CONN_MET_LATCH_CLR_ADDR CONN_BUS_CR_ADDR_VIO_W_DETECTED_LATCH_CLR_ADDR
#define CONN_BUS_CR_ADDR_VIO_W_DETECTED_LATCH_CLR_ADDR_VIO_W_DETECTED_CONN_MET_LATCH_CLR_MASK 0x00000020u                // ADDR_VIO_W_DETECTED_CONN_MET_LATCH_CLR[5]
#define CONN_BUS_CR_ADDR_VIO_W_DETECTED_LATCH_CLR_ADDR_VIO_W_DETECTED_CONN_MET_LATCH_CLR_SHFT 5u
#define CONN_BUS_CR_ADDR_VIO_W_DETECTED_LATCH_CLR_ADDR_VIO_W_DETECTED_CMDBT1_LATCH_CLR_ADDR CONN_BUS_CR_ADDR_VIO_W_DETECTED_LATCH_CLR_ADDR
#define CONN_BUS_CR_ADDR_VIO_W_DETECTED_LATCH_CLR_ADDR_VIO_W_DETECTED_CMDBT1_LATCH_CLR_MASK 0x00000010u                // ADDR_VIO_W_DETECTED_CMDBT1_LATCH_CLR[4]
#define CONN_BUS_CR_ADDR_VIO_W_DETECTED_LATCH_CLR_ADDR_VIO_W_DETECTED_CMDBT1_LATCH_CLR_SHFT 4u
#define CONN_BUS_CR_ADDR_VIO_W_DETECTED_LATCH_CLR_ADDR_VIO_W_DETECTED_CMDBT0_LATCH_CLR_ADDR CONN_BUS_CR_ADDR_VIO_W_DETECTED_LATCH_CLR_ADDR
#define CONN_BUS_CR_ADDR_VIO_W_DETECTED_LATCH_CLR_ADDR_VIO_W_DETECTED_CMDBT0_LATCH_CLR_MASK 0x00000008u                // ADDR_VIO_W_DETECTED_CMDBT0_LATCH_CLR[3]
#define CONN_BUS_CR_ADDR_VIO_W_DETECTED_LATCH_CLR_ADDR_VIO_W_DETECTED_CMDBT0_LATCH_CLR_SHFT 3u
#define CONN_BUS_CR_ADDR_VIO_W_DETECTED_LATCH_CLR_ADDR_VIO_W_DETECTED_SUBSYS2_LATCH_CLR_ADDR CONN_BUS_CR_ADDR_VIO_W_DETECTED_LATCH_CLR_ADDR
#define CONN_BUS_CR_ADDR_VIO_W_DETECTED_LATCH_CLR_ADDR_VIO_W_DETECTED_SUBSYS2_LATCH_CLR_MASK 0x00000004u                // ADDR_VIO_W_DETECTED_SUBSYS2_LATCH_CLR[2]
#define CONN_BUS_CR_ADDR_VIO_W_DETECTED_LATCH_CLR_ADDR_VIO_W_DETECTED_SUBSYS2_LATCH_CLR_SHFT 2u
#define CONN_BUS_CR_ADDR_VIO_W_DETECTED_LATCH_CLR_ADDR_VIO_W_DETECTED_SUBSYS1_LATCH_CLR_ADDR CONN_BUS_CR_ADDR_VIO_W_DETECTED_LATCH_CLR_ADDR
#define CONN_BUS_CR_ADDR_VIO_W_DETECTED_LATCH_CLR_ADDR_VIO_W_DETECTED_SUBSYS1_LATCH_CLR_MASK 0x00000002u                // ADDR_VIO_W_DETECTED_SUBSYS1_LATCH_CLR[1]
#define CONN_BUS_CR_ADDR_VIO_W_DETECTED_LATCH_CLR_ADDR_VIO_W_DETECTED_SUBSYS1_LATCH_CLR_SHFT 1u
#define CONN_BUS_CR_ADDR_VIO_W_DETECTED_LATCH_CLR_ADDR_VIO_W_DETECTED_SUBSYS0_LATCH_CLR_ADDR CONN_BUS_CR_ADDR_VIO_W_DETECTED_LATCH_CLR_ADDR
#define CONN_BUS_CR_ADDR_VIO_W_DETECTED_LATCH_CLR_ADDR_VIO_W_DETECTED_SUBSYS0_LATCH_CLR_MASK 0x00000001u                // ADDR_VIO_W_DETECTED_SUBSYS0_LATCH_CLR[0]
#define CONN_BUS_CR_ADDR_VIO_W_DETECTED_LATCH_CLR_ADDR_VIO_W_DETECTED_SUBSYS0_LATCH_CLR_SHFT 0u

/* =====================================================================================

  ---ADDR_ACCESSS_PROT_ERR_EN (0x1804F000 + 0x740u)---

    ACCESS_PROTECT_ERR_RESP_EN[0] - (RW) enalbe access protector error resp
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_ACCESSS_PROT_ERR_EN_ACCESS_PROTECT_ERR_RESP_EN_ADDR CONN_BUS_CR_ADDR_ACCESSS_PROT_ERR_EN_ADDR
#define CONN_BUS_CR_ADDR_ACCESSS_PROT_ERR_EN_ACCESS_PROTECT_ERR_RESP_EN_MASK 0x00000001u                // ACCESS_PROTECT_ERR_RESP_EN[0]
#define CONN_BUS_CR_ADDR_ACCESSS_PROT_ERR_EN_ACCESS_PROTECT_ERR_RESP_EN_SHFT 0u

/* =====================================================================================

  ---ADDR_SUBSYS_0_2CONN_AXI_GALS_CFG (0x1804F000 + 0x800u)---

    SUBSYS_0_2CONN_GALS_RG_AFIFO_SYNC_SEL[1..0] - (RW) Selects slaver synchronizer step
    SUBSYS_0_2CONN_GALS_RX_RG_SKIP_ERR_RSP[2] - (RW) skip err resp
    RESERVED3[3]                 - (RO) Reserved bits
    SUBSYS_0_2CONN_GALS_RX_SAMPLE_SEL[4] - (RW) Selects first step of sample clock edge of master & slaver synchronizer.You can tie sample_sel to high to avoid the first step DFF and second step DFF timing issue when AXI frequency bridge (used as aslice) is high frequency.
                                     1'b0: Negedge
                                     1'b1: Posedge
    RESERVED5[31..5]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_SUBSYS_0_2CONN_AXI_GALS_CFG_SUBSYS_0_2CONN_GALS_RX_SAMPLE_SEL_ADDR CONN_BUS_CR_ADDR_SUBSYS_0_2CONN_AXI_GALS_CFG_ADDR
#define CONN_BUS_CR_ADDR_SUBSYS_0_2CONN_AXI_GALS_CFG_SUBSYS_0_2CONN_GALS_RX_SAMPLE_SEL_MASK 0x00000010u                // SUBSYS_0_2CONN_GALS_RX_SAMPLE_SEL[4]
#define CONN_BUS_CR_ADDR_SUBSYS_0_2CONN_AXI_GALS_CFG_SUBSYS_0_2CONN_GALS_RX_SAMPLE_SEL_SHFT 4u
#define CONN_BUS_CR_ADDR_SUBSYS_0_2CONN_AXI_GALS_CFG_SUBSYS_0_2CONN_GALS_RX_RG_SKIP_ERR_RSP_ADDR CONN_BUS_CR_ADDR_SUBSYS_0_2CONN_AXI_GALS_CFG_ADDR
#define CONN_BUS_CR_ADDR_SUBSYS_0_2CONN_AXI_GALS_CFG_SUBSYS_0_2CONN_GALS_RX_RG_SKIP_ERR_RSP_MASK 0x00000004u                // SUBSYS_0_2CONN_GALS_RX_RG_SKIP_ERR_RSP[2]
#define CONN_BUS_CR_ADDR_SUBSYS_0_2CONN_AXI_GALS_CFG_SUBSYS_0_2CONN_GALS_RX_RG_SKIP_ERR_RSP_SHFT 2u
#define CONN_BUS_CR_ADDR_SUBSYS_0_2CONN_AXI_GALS_CFG_SUBSYS_0_2CONN_GALS_RG_AFIFO_SYNC_SEL_ADDR CONN_BUS_CR_ADDR_SUBSYS_0_2CONN_AXI_GALS_CFG_ADDR
#define CONN_BUS_CR_ADDR_SUBSYS_0_2CONN_AXI_GALS_CFG_SUBSYS_0_2CONN_GALS_RG_AFIFO_SYNC_SEL_MASK 0x00000003u                // SUBSYS_0_2CONN_GALS_RG_AFIFO_SYNC_SEL[1..0]
#define CONN_BUS_CR_ADDR_SUBSYS_0_2CONN_AXI_GALS_CFG_SUBSYS_0_2CONN_GALS_RG_AFIFO_SYNC_SEL_SHFT 0u

/* =====================================================================================

  ---ADDR_CONN2SUBSYS_0_AHB_GALS_CFG (0x1804F000 + 0x804u)---

    CONN2SUBSYS_0_GALS_TX_POSTWRITE_DIS[0] - (RW) Disables the post write feature,postwrite_dis=1 means the bridge only supports non-bufferable transaction
    CONN2SUBSYS_0_GALS_TX_ERROR_FLAG_EN[1] - (RW) Enables TX error debugging flag
                                     1'b1: Enable error flag function
                                     1'b0: Disable error flag function
    CONN2SUBSYS_0_GALS_TX_RG_MONITOR_MODE[2] - (RW) Monitor TX command counter mode
                                     1'b1: Record both NONSEQ and SEQ
                                     1'b0: Record only NONSEQ
    CONN2SUBSYS_0_GALS_TX_RG_CMD_CNT_CLR[3] - (RW) Clears TX monitor command counter in debugging mode
                                     1'b1: Clear counter
                                     1'b0: Start counter
    CONN2SUBSYS_0_GALS_TX_RG_AFIFO_SYNC_SEL[5..4] - (RW) specify TX synchronizer depth
                                     00: 2 stage
                                     01: 3 stage
                                     10: 4 stage
                                     11: 4 stage
    CONN2SUBSYS_0_GALS_TX_AHB_FLUSH_THRE[7..6] - (RW) Enable TX flush signals by bit, bit=1 means enable flush thre
    RESERVED8[31..8]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_GALS_CFG_CONN2SUBSYS_0_GALS_TX_AHB_FLUSH_THRE_ADDR CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_GALS_CFG_ADDR
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_GALS_CFG_CONN2SUBSYS_0_GALS_TX_AHB_FLUSH_THRE_MASK 0x000000C0u                // CONN2SUBSYS_0_GALS_TX_AHB_FLUSH_THRE[7..6]
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_GALS_CFG_CONN2SUBSYS_0_GALS_TX_AHB_FLUSH_THRE_SHFT 6u
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_GALS_CFG_CONN2SUBSYS_0_GALS_TX_RG_AFIFO_SYNC_SEL_ADDR CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_GALS_CFG_ADDR
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_GALS_CFG_CONN2SUBSYS_0_GALS_TX_RG_AFIFO_SYNC_SEL_MASK 0x00000030u                // CONN2SUBSYS_0_GALS_TX_RG_AFIFO_SYNC_SEL[5..4]
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_GALS_CFG_CONN2SUBSYS_0_GALS_TX_RG_AFIFO_SYNC_SEL_SHFT 4u
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_GALS_CFG_CONN2SUBSYS_0_GALS_TX_RG_CMD_CNT_CLR_ADDR CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_GALS_CFG_ADDR
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_GALS_CFG_CONN2SUBSYS_0_GALS_TX_RG_CMD_CNT_CLR_MASK 0x00000008u                // CONN2SUBSYS_0_GALS_TX_RG_CMD_CNT_CLR[3]
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_GALS_CFG_CONN2SUBSYS_0_GALS_TX_RG_CMD_CNT_CLR_SHFT 3u
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_GALS_CFG_CONN2SUBSYS_0_GALS_TX_RG_MONITOR_MODE_ADDR CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_GALS_CFG_ADDR
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_GALS_CFG_CONN2SUBSYS_0_GALS_TX_RG_MONITOR_MODE_MASK 0x00000004u                // CONN2SUBSYS_0_GALS_TX_RG_MONITOR_MODE[2]
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_GALS_CFG_CONN2SUBSYS_0_GALS_TX_RG_MONITOR_MODE_SHFT 2u
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_GALS_CFG_CONN2SUBSYS_0_GALS_TX_ERROR_FLAG_EN_ADDR CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_GALS_CFG_ADDR
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_GALS_CFG_CONN2SUBSYS_0_GALS_TX_ERROR_FLAG_EN_MASK 0x00000002u                // CONN2SUBSYS_0_GALS_TX_ERROR_FLAG_EN[1]
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_GALS_CFG_CONN2SUBSYS_0_GALS_TX_ERROR_FLAG_EN_SHFT 1u
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_GALS_CFG_CONN2SUBSYS_0_GALS_TX_POSTWRITE_DIS_ADDR CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_GALS_CFG_ADDR
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_GALS_CFG_CONN2SUBSYS_0_GALS_TX_POSTWRITE_DIS_MASK 0x00000001u                // CONN2SUBSYS_0_GALS_TX_POSTWRITE_DIS[0]
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_GALS_CFG_CONN2SUBSYS_0_GALS_TX_POSTWRITE_DIS_SHFT 0u

/* =====================================================================================

  ---ADDR_CONN2AP_AXI_GALS_CFG (0x1804F000 + 0x818u)---

    CONN2AP_GALS_TX_MST_SYNC_SEL[1..0] - (RW) Selects master synchronizer step
    CONN2AP_GALS_TX_SLV_SYNC_SEL[3..2] - (RW) Selects slaver synchronizer step
    CONN2AP_GALS_TX_SAMPLE_SEL[4] - (RW) Selects first step of sample clock edge of master & slaver synchronizer.You can tie sample_sel to high to avoid the first step DFF and second step DFF timing issue when AXI frequency bridge (used as aslice) is high frequency.
                                     1'b0: Negedge
                                     1'b1: Posedge
    CONN2AP_GALS_TX_IN_AWFLUSH_THRE[6..5] - (RW) QoS ultra from input AW channel
    CONN2AP_GLAS_TX_IN_ARFLUSH_THRE[8..7] - (RW) QoS flush from input AW channel
    RESERVED9[31..9]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_GALS_CFG_CONN2AP_GLAS_TX_IN_ARFLUSH_THRE_ADDR CONN_BUS_CR_ADDR_CONN2AP_AXI_GALS_CFG_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_GALS_CFG_CONN2AP_GLAS_TX_IN_ARFLUSH_THRE_MASK 0x00000180u                // CONN2AP_GLAS_TX_IN_ARFLUSH_THRE[8..7]
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_GALS_CFG_CONN2AP_GLAS_TX_IN_ARFLUSH_THRE_SHFT 7u
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_GALS_CFG_CONN2AP_GALS_TX_IN_AWFLUSH_THRE_ADDR CONN_BUS_CR_ADDR_CONN2AP_AXI_GALS_CFG_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_GALS_CFG_CONN2AP_GALS_TX_IN_AWFLUSH_THRE_MASK 0x00000060u                // CONN2AP_GALS_TX_IN_AWFLUSH_THRE[6..5]
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_GALS_CFG_CONN2AP_GALS_TX_IN_AWFLUSH_THRE_SHFT 5u
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_GALS_CFG_CONN2AP_GALS_TX_SAMPLE_SEL_ADDR CONN_BUS_CR_ADDR_CONN2AP_AXI_GALS_CFG_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_GALS_CFG_CONN2AP_GALS_TX_SAMPLE_SEL_MASK 0x00000010u                // CONN2AP_GALS_TX_SAMPLE_SEL[4]
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_GALS_CFG_CONN2AP_GALS_TX_SAMPLE_SEL_SHFT 4u
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_GALS_CFG_CONN2AP_GALS_TX_SLV_SYNC_SEL_ADDR CONN_BUS_CR_ADDR_CONN2AP_AXI_GALS_CFG_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_GALS_CFG_CONN2AP_GALS_TX_SLV_SYNC_SEL_MASK 0x0000000Cu                // CONN2AP_GALS_TX_SLV_SYNC_SEL[3..2]
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_GALS_CFG_CONN2AP_GALS_TX_SLV_SYNC_SEL_SHFT 2u
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_GALS_CFG_CONN2AP_GALS_TX_MST_SYNC_SEL_ADDR CONN_BUS_CR_ADDR_CONN2AP_AXI_GALS_CFG_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_GALS_CFG_CONN2AP_GALS_TX_MST_SYNC_SEL_MASK 0x00000003u                // CONN2AP_GALS_TX_MST_SYNC_SEL[1..0]
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_GALS_CFG_CONN2AP_GALS_TX_MST_SYNC_SEL_SHFT 0u

/* =====================================================================================

  ---ADDR_CONN2SUBSYS_0_AHB_BIST_CFG (0x1804F000 + 0x820u)---

    CONN2SUBSYS_0_BIST_TX_BIST_EN[0] - (RW) Start the built-in-self functional pattern test when bist_en==1.
    CONN2SUBSYS_0_BIST_TX_BIST_DONE[1] - (RO) This signal is asserted when the built-in-self functional pattern test finishes.
    CONN2SUBSYS_0_BIST_TX_BIST_FAIL[2] - (RO) This signal is asserted when the built-in-self functional pattern test fails.Only valid when bist_done == 1
    CONN2SUBSYS_0_BIST_TX_REG_HADDR_EN[4..3] - (RW) burst initial address enable/disable
                                     [1]:initial address pattern 0xFFFFFFC0 disable/enable
                                     [0]:initial address pattern 0x00000000 disable/enable
                                     1'b1:enable
                                     1'b0:disable
    CONN2SUBSYS_0_BIST_TX_REG_HSIZE_EN[7..5] - (RW) hsize pattern enable/disable
                                     [2]:hsize pattern 2'b10(word) disable/enable
                                     [1]:hsize pattern 2'b01(half word) disable/enable
                                     [0]:hsize pattern 2'b00(byte) disable/enable
                                     1'b1:enable
                                     1'b0:disable
    CONN2SUBSYS_0_BIST_TX_REG_HBURST_EN[11..8] - (RW) hburst pattern enable/disable
                                     [3]:hburst pattern 3'b111(INCR16) disable/enable
                                     [2]:hburst pattern 3'b101(INCR8) disable/enable
                                     [1]:hburst pattern 2'b010(WRAP4) disable/enable
                                     [0]:hburst pattern 2'b000(SINGLE) disable/enable
                                     1'b1:enable
                                     1'b0:disable
    CONN2SUBSYS_0_BIST_TX_REG_HPROT_EN[13..12] - (RW) hprot pattern enable/disable
                                     [1]:hprot pattern 4'b1111 disable/enable
                                     [0]:hprot pattern 4'b0000 disable/enable
                                     1'b1:enable
                                     1'b0:disable
    CONN2SUBSYS_0_BIST_TX_REG_DATA_EN[17..14] - (RW) hwdata &hwstrb & hrdata pattern enable/disable
                                     [3]:data pattern 0x0/0xffffffff alternates every beat disable/enable
                                     [2]:data pattern 0x55555555/0xaaaaaaaa alternates every beat disable/enable
                                     [1]:data pattern 0xffffffff disable/enable
                                     [0]:data pattern 0x0 disable/enable
                                     hwstrb pattern is same as data pattern except bit width
                                     1'b1:enable
                                     1'b0:disable
    CONN2SUBSYS_0_BIST_TX_REG_WR_RD_EN[19..18] - (RW) hwrite pattern enable/disable
                                     [1]:write pattern disable/enable
                                     [0]:read pattern disable/enable
                                     1'b1:enable
                                     1'b0:disable
    CONN2SUBSYS_0_BIST_TX_REG_SIDEBAND_EN[21..20] - (RW) sideband &QOS signal pattern enable/disable
                                     [1]:sideband &hsecure_b & QOS signal all 1 disable/enable
                                     [0]:sideband &hsecure_b & QOS signal all 0 disable/enable
                                     1'b1:enable
                                     1'b0:disable
    CONN2SUBSYS_0_BIST_TX_POSWRITE_DIS[22] - (RW) indicates bufferable and non-bufferable write transaction
                                     1'b1:non-bufferable transaction
                                     1'b0:bufferable transaction
    CONN2SUBSYS_0_BIST_TX_REG_RESP_EN[24..23] - (RW) control AHB hresp type from master side partition
                                     hresp pattern disable/enable
                                     [1]:hresp pattern 2'b11 disable/enable
                                     [0]:hresp pattern 2'b00 disable/enable
                                     1'b1:enable
                                     1'b0:disable
    RESERVED25[31..25]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_BIST_CFG_CONN2SUBSYS_0_BIST_TX_REG_RESP_EN_ADDR CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_BIST_CFG_ADDR
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_BIST_CFG_CONN2SUBSYS_0_BIST_TX_REG_RESP_EN_MASK 0x01800000u                // CONN2SUBSYS_0_BIST_TX_REG_RESP_EN[24..23]
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_BIST_CFG_CONN2SUBSYS_0_BIST_TX_REG_RESP_EN_SHFT 23u
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_BIST_CFG_CONN2SUBSYS_0_BIST_TX_POSWRITE_DIS_ADDR CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_BIST_CFG_ADDR
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_BIST_CFG_CONN2SUBSYS_0_BIST_TX_POSWRITE_DIS_MASK 0x00400000u                // CONN2SUBSYS_0_BIST_TX_POSWRITE_DIS[22]
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_BIST_CFG_CONN2SUBSYS_0_BIST_TX_POSWRITE_DIS_SHFT 22u
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_BIST_CFG_CONN2SUBSYS_0_BIST_TX_REG_SIDEBAND_EN_ADDR CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_BIST_CFG_ADDR
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_BIST_CFG_CONN2SUBSYS_0_BIST_TX_REG_SIDEBAND_EN_MASK 0x00300000u                // CONN2SUBSYS_0_BIST_TX_REG_SIDEBAND_EN[21..20]
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_BIST_CFG_CONN2SUBSYS_0_BIST_TX_REG_SIDEBAND_EN_SHFT 20u
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_BIST_CFG_CONN2SUBSYS_0_BIST_TX_REG_WR_RD_EN_ADDR CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_BIST_CFG_ADDR
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_BIST_CFG_CONN2SUBSYS_0_BIST_TX_REG_WR_RD_EN_MASK 0x000C0000u                // CONN2SUBSYS_0_BIST_TX_REG_WR_RD_EN[19..18]
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_BIST_CFG_CONN2SUBSYS_0_BIST_TX_REG_WR_RD_EN_SHFT 18u
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_BIST_CFG_CONN2SUBSYS_0_BIST_TX_REG_DATA_EN_ADDR CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_BIST_CFG_ADDR
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_BIST_CFG_CONN2SUBSYS_0_BIST_TX_REG_DATA_EN_MASK 0x0003C000u                // CONN2SUBSYS_0_BIST_TX_REG_DATA_EN[17..14]
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_BIST_CFG_CONN2SUBSYS_0_BIST_TX_REG_DATA_EN_SHFT 14u
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_BIST_CFG_CONN2SUBSYS_0_BIST_TX_REG_HPROT_EN_ADDR CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_BIST_CFG_ADDR
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_BIST_CFG_CONN2SUBSYS_0_BIST_TX_REG_HPROT_EN_MASK 0x00003000u                // CONN2SUBSYS_0_BIST_TX_REG_HPROT_EN[13..12]
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_BIST_CFG_CONN2SUBSYS_0_BIST_TX_REG_HPROT_EN_SHFT 12u
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_BIST_CFG_CONN2SUBSYS_0_BIST_TX_REG_HBURST_EN_ADDR CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_BIST_CFG_ADDR
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_BIST_CFG_CONN2SUBSYS_0_BIST_TX_REG_HBURST_EN_MASK 0x00000F00u                // CONN2SUBSYS_0_BIST_TX_REG_HBURST_EN[11..8]
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_BIST_CFG_CONN2SUBSYS_0_BIST_TX_REG_HBURST_EN_SHFT 8u
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_BIST_CFG_CONN2SUBSYS_0_BIST_TX_REG_HSIZE_EN_ADDR CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_BIST_CFG_ADDR
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_BIST_CFG_CONN2SUBSYS_0_BIST_TX_REG_HSIZE_EN_MASK 0x000000E0u                // CONN2SUBSYS_0_BIST_TX_REG_HSIZE_EN[7..5]
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_BIST_CFG_CONN2SUBSYS_0_BIST_TX_REG_HSIZE_EN_SHFT 5u
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_BIST_CFG_CONN2SUBSYS_0_BIST_TX_REG_HADDR_EN_ADDR CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_BIST_CFG_ADDR
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_BIST_CFG_CONN2SUBSYS_0_BIST_TX_REG_HADDR_EN_MASK 0x00000018u                // CONN2SUBSYS_0_BIST_TX_REG_HADDR_EN[4..3]
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_BIST_CFG_CONN2SUBSYS_0_BIST_TX_REG_HADDR_EN_SHFT 3u
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_BIST_CFG_CONN2SUBSYS_0_BIST_TX_BIST_FAIL_ADDR CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_BIST_CFG_ADDR
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_BIST_CFG_CONN2SUBSYS_0_BIST_TX_BIST_FAIL_MASK 0x00000004u                // CONN2SUBSYS_0_BIST_TX_BIST_FAIL[2]
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_BIST_CFG_CONN2SUBSYS_0_BIST_TX_BIST_FAIL_SHFT 2u
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_BIST_CFG_CONN2SUBSYS_0_BIST_TX_BIST_DONE_ADDR CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_BIST_CFG_ADDR
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_BIST_CFG_CONN2SUBSYS_0_BIST_TX_BIST_DONE_MASK 0x00000002u                // CONN2SUBSYS_0_BIST_TX_BIST_DONE[1]
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_BIST_CFG_CONN2SUBSYS_0_BIST_TX_BIST_DONE_SHFT 1u
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_BIST_CFG_CONN2SUBSYS_0_BIST_TX_BIST_EN_ADDR CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_BIST_CFG_ADDR
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_BIST_CFG_CONN2SUBSYS_0_BIST_TX_BIST_EN_MASK 0x00000001u                // CONN2SUBSYS_0_BIST_TX_BIST_EN[0]
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_BIST_CFG_CONN2SUBSYS_0_BIST_TX_BIST_EN_SHFT 0u

/* =====================================================================================

  ---ADDR_CONN2AP_AXI_BIST_CFG_0 (0x1804F000 + 0x860u)---

    CONN2AP_BIST_TX_BIST_EN[0]   - (RW) Start the built-in-self functional pattern test when bist_en==1.
    CONN2AP_BIST_TX_BIST_DONE[1] - (RO) This signal is asserted when the built-in-self functional pattern test finishes.
    CONN2AP_BIST_TX_BIST_FAIL[2] - (RO) This signal is asserted when the built-in-self functional pattern test fails.Only valid when bist_done == 1
    CONN2AP_BIST_TX_REG_AWID_EN[4..3] - (RW) reg_awid_en[1:0]
                                     2'b00: designed functional pattern enable
                                     2'b01: F enable
                                     2'b11: 0 enable
    CONN2AP_BIST_TX_REG_AWLEN_EN[6..5] - (RW) reg_awlen_en[1:0]
                                     2'b00: designed functional pattern enable
                                     2'b01: F enable
                                     2'b11: 0 enable
    CONN2AP_BIST_TX_REG_AWADDR_EN[8..7] - (RW) reg_awaddr_en[1:0]
                                     2'b00: designed functional pattern enable
                                     2'b01: 0xFFFFF800 enable
                                     2'b10: 0xFFFFFFFF enable
                                     2'b11: 0x00000000 enable
    CONN2AP_BIST_TX_REG_AWSIZE_EN[10..9] - (RW) reg_awsize_en[1:0]
                                     2'b00: designed functional pattern enable
                                     2'b01: 7 enable
                                     2'b11: 0 enable
    CONN2AP_BIST_TX_REG_AWBURST_EN[12..11] - (RW) reg_awburst_en[1:0]
                                     2'b00: designed functional pattern enable
                                     2'b01: INCR(01) enable
                                     2'b10: WRAP(10) enable
                                     2'b11: FIXED(00) enable
    CONN2AP_BIST_TX_REG_AWCACHE_EN[14..13] - (RW) reg_awcache_en[1:0]
                                     2'b00: designed functional pattern enable
                                     2'b01: F enable
                                     2'b11: 0 enable
    CONN2AP_BIST_TX_REG_AWPROT_EN[16..15] - (RW) reg_awprot_en[1:0]
                                     2'b00: designed functional pattern enable
                                     2'b01: 7 enable
                                     2'b11: 0 enable
    CONN2AP_BIST_TX_REG_AWUSER_EN[18..17] - (RW) reg_awuser_en[1:0]
                                     2'b00: designed functional
                                     pattern enable
                                     2'b01: F enable
                                     2'b11: 0 enable
    CONN2AP_BIST_TX_REG_AWDOMAIN_APC_EN[20..19] - (RW) reg_awdomain_apc_en[1:0]
                                     2'b00: designed functional
                                     pattern enable
                                     2'b01: F enable
                                     2'b11: 0 enable
    CONN2AP_BIST_TX_REG_AWULTRA_EN[22..21] - (RW) reg_awultra_en[1:0]
                                     2'b00: designed functional
                                     pattern enable
                                     2'b01: F enable
                                     2'b11: 0 enable
    RESERVED23[31..23]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_0_CONN2AP_BIST_TX_REG_AWULTRA_EN_ADDR CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_0_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_0_CONN2AP_BIST_TX_REG_AWULTRA_EN_MASK 0x00600000u                // CONN2AP_BIST_TX_REG_AWULTRA_EN[22..21]
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_0_CONN2AP_BIST_TX_REG_AWULTRA_EN_SHFT 21u
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_0_CONN2AP_BIST_TX_REG_AWDOMAIN_APC_EN_ADDR CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_0_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_0_CONN2AP_BIST_TX_REG_AWDOMAIN_APC_EN_MASK 0x00180000u                // CONN2AP_BIST_TX_REG_AWDOMAIN_APC_EN[20..19]
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_0_CONN2AP_BIST_TX_REG_AWDOMAIN_APC_EN_SHFT 19u
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_0_CONN2AP_BIST_TX_REG_AWUSER_EN_ADDR CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_0_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_0_CONN2AP_BIST_TX_REG_AWUSER_EN_MASK 0x00060000u                // CONN2AP_BIST_TX_REG_AWUSER_EN[18..17]
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_0_CONN2AP_BIST_TX_REG_AWUSER_EN_SHFT 17u
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_0_CONN2AP_BIST_TX_REG_AWPROT_EN_ADDR CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_0_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_0_CONN2AP_BIST_TX_REG_AWPROT_EN_MASK 0x00018000u                // CONN2AP_BIST_TX_REG_AWPROT_EN[16..15]
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_0_CONN2AP_BIST_TX_REG_AWPROT_EN_SHFT 15u
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_0_CONN2AP_BIST_TX_REG_AWCACHE_EN_ADDR CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_0_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_0_CONN2AP_BIST_TX_REG_AWCACHE_EN_MASK 0x00006000u                // CONN2AP_BIST_TX_REG_AWCACHE_EN[14..13]
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_0_CONN2AP_BIST_TX_REG_AWCACHE_EN_SHFT 13u
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_0_CONN2AP_BIST_TX_REG_AWBURST_EN_ADDR CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_0_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_0_CONN2AP_BIST_TX_REG_AWBURST_EN_MASK 0x00001800u                // CONN2AP_BIST_TX_REG_AWBURST_EN[12..11]
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_0_CONN2AP_BIST_TX_REG_AWBURST_EN_SHFT 11u
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_0_CONN2AP_BIST_TX_REG_AWSIZE_EN_ADDR CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_0_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_0_CONN2AP_BIST_TX_REG_AWSIZE_EN_MASK 0x00000600u                // CONN2AP_BIST_TX_REG_AWSIZE_EN[10..9]
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_0_CONN2AP_BIST_TX_REG_AWSIZE_EN_SHFT 9u
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_0_CONN2AP_BIST_TX_REG_AWADDR_EN_ADDR CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_0_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_0_CONN2AP_BIST_TX_REG_AWADDR_EN_MASK 0x00000180u                // CONN2AP_BIST_TX_REG_AWADDR_EN[8..7]
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_0_CONN2AP_BIST_TX_REG_AWADDR_EN_SHFT 7u
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_0_CONN2AP_BIST_TX_REG_AWLEN_EN_ADDR CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_0_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_0_CONN2AP_BIST_TX_REG_AWLEN_EN_MASK 0x00000060u                // CONN2AP_BIST_TX_REG_AWLEN_EN[6..5]
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_0_CONN2AP_BIST_TX_REG_AWLEN_EN_SHFT 5u
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_0_CONN2AP_BIST_TX_REG_AWID_EN_ADDR CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_0_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_0_CONN2AP_BIST_TX_REG_AWID_EN_MASK 0x00000018u                // CONN2AP_BIST_TX_REG_AWID_EN[4..3]
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_0_CONN2AP_BIST_TX_REG_AWID_EN_SHFT 3u
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_0_CONN2AP_BIST_TX_BIST_FAIL_ADDR CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_0_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_0_CONN2AP_BIST_TX_BIST_FAIL_MASK 0x00000004u                // CONN2AP_BIST_TX_BIST_FAIL[2]
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_0_CONN2AP_BIST_TX_BIST_FAIL_SHFT 2u
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_0_CONN2AP_BIST_TX_BIST_DONE_ADDR CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_0_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_0_CONN2AP_BIST_TX_BIST_DONE_MASK 0x00000002u                // CONN2AP_BIST_TX_BIST_DONE[1]
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_0_CONN2AP_BIST_TX_BIST_DONE_SHFT 1u
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_0_CONN2AP_BIST_TX_BIST_EN_ADDR CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_0_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_0_CONN2AP_BIST_TX_BIST_EN_MASK 0x00000001u                // CONN2AP_BIST_TX_BIST_EN[0]
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_0_CONN2AP_BIST_TX_BIST_EN_SHFT 0u

/* =====================================================================================

  ---ADDR_CONN2AP_AXI_BIST_CFG_1 (0x1804F000 + 0x864u)---

    CONN2AP_BIST_TX_REG_ARID_EN[1..0] - (RW) reg_arid_en[1:0]
                                     2'b00: designed functional pattern enable
                                     2'b01: F enable
                                     2'b11: 0 enable
    CONN2AP_BIST_TX_REG_ARLEN_EN[3..2] - (RW) reg_arlen_en[1:0]
                                     2'b00: designed functional pattern enable
                                     2'b01: F enable
                                     2'b11: 0 enable
    CONN2AP_BIST_TX_REG_ARADDR_EN[5..4] - (RW) reg_araddr_en[1:0]
                                     2'b00: designed functional pattern enable
                                     2'b01: 0xFFFFF800 enable
                                     2'b10: 0xFFFFFFFF enable
                                     2'b11: 0x00000000 enable
    CONN2AP_BIST_TX_REG_ARSIZE_EN[7..6] - (RW) reg_arsize_en[1:0]
                                     2'b00: designed functional pattern enable
                                     2'b01: 7 enable
                                     2'b11: 0 enable
    CONN2AP_BIST_TX_REG_ARBURST_EN[9..8] - (RW) reg_arburst_en[1:-]
                                     2'b00: designed functional pattern enable
                                     2'b01: INCR(01) enable
                                     2'b10: WRAP(10) enable
                                     2'b11: FIXED(00) enable
    CONN2AP_BIST_TX_REG_ARCACHE_EN[11..10] - (RW) reg_arcache_en[1:0]
                                     2'b00: designed functional pattern enable
                                     2'b01: F enable
                                     2'b11: 0 enable
    CONN2AP_BIST_TX_REG_ARPROT_EN[13..12] - (RW) reg_arprot_en[1:0]
                                     2'b00: designed functional pattern enable
                                     2'b01: 7 enable
                                     2'b11: 0 enable
    CONN2AP_BIST_TX_REG_ARUSER_EN[15..14] - (RW) reg_aruser_en[1:0]
                                     2'b00: designed functional
                                     pattern enable
                                     2'b01: F enable
                                     2'b11: 0 enable
    CONN2AP_BIST_TX_REG_ARDOMAIN_APC_EN[17..16] - (RW) reg_ardomain_apc_en[1:0]
                                     2'b00: designed functional
                                     pattern enable
                                     2'b01: F enable
                                     2'b11: 0 enable
    CONN2AP_BIST_TX_REG_ARULTRA_EN[19..18] - (RW) reg_arultra_en[1:0]
                                     2'b00: designed functional
                                     pattern enable
                                     2'b01: F enable
                                     2'b11: 0 enable
    CONN2AP_BIST_TX_REG_WDATA_EN[21..20] - (RW) reg_wdata_en[1:0]:
                                     2'b00: 00-FF enable
                                     2'b01: F enable
                                     2'b10: 55-AA enable
                                     2'b11: 0 enable
    CONN2AP_BIST_TX_REG_WSTRB_EN[23..22] - (RW) reg_wstrb_en[1:0]
                                     2'b00: 00-FF enable
                                     2'b01: F enable
                                     2'b10: 55-AA enable
                                     2'b11: 0 enable
    CONN2AP_BIST_TX_REG_BRESP_EN[25..24] - (RW) reg_bresp_en[1:0]
                                     2'b00: designed functional pattern enable
                                     2'b01: 11 enable
                                     2'b11: 00 enable
    CONN2AP_BIST_TX_REG_RDATA_EN[27..26] - (RW) reg_rdata_en[1:0]:
                                     2'b00: 00-FF enable
                                     2'b01: F enable
                                     2'b10: 55-AA enable
                                     2'b11: 0 enable
    CONN2AP_BIST_TX_REG_RRESP_EN[29..28] - (RW) reg_rresp_en[1:0]
                                     2'b00: designed functional pattern enable
                                     2'b01: 11 enable
                                     2'b11: 00 enable
    RESERVED30[31..30]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_CONN2AP_BIST_TX_REG_RRESP_EN_ADDR CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_CONN2AP_BIST_TX_REG_RRESP_EN_MASK 0x30000000u                // CONN2AP_BIST_TX_REG_RRESP_EN[29..28]
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_CONN2AP_BIST_TX_REG_RRESP_EN_SHFT 28u
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_CONN2AP_BIST_TX_REG_RDATA_EN_ADDR CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_CONN2AP_BIST_TX_REG_RDATA_EN_MASK 0x0C000000u                // CONN2AP_BIST_TX_REG_RDATA_EN[27..26]
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_CONN2AP_BIST_TX_REG_RDATA_EN_SHFT 26u
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_CONN2AP_BIST_TX_REG_BRESP_EN_ADDR CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_CONN2AP_BIST_TX_REG_BRESP_EN_MASK 0x03000000u                // CONN2AP_BIST_TX_REG_BRESP_EN[25..24]
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_CONN2AP_BIST_TX_REG_BRESP_EN_SHFT 24u
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_CONN2AP_BIST_TX_REG_WSTRB_EN_ADDR CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_CONN2AP_BIST_TX_REG_WSTRB_EN_MASK 0x00C00000u                // CONN2AP_BIST_TX_REG_WSTRB_EN[23..22]
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_CONN2AP_BIST_TX_REG_WSTRB_EN_SHFT 22u
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_CONN2AP_BIST_TX_REG_WDATA_EN_ADDR CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_CONN2AP_BIST_TX_REG_WDATA_EN_MASK 0x00300000u                // CONN2AP_BIST_TX_REG_WDATA_EN[21..20]
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_CONN2AP_BIST_TX_REG_WDATA_EN_SHFT 20u
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_CONN2AP_BIST_TX_REG_ARULTRA_EN_ADDR CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_CONN2AP_BIST_TX_REG_ARULTRA_EN_MASK 0x000C0000u                // CONN2AP_BIST_TX_REG_ARULTRA_EN[19..18]
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_CONN2AP_BIST_TX_REG_ARULTRA_EN_SHFT 18u
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_CONN2AP_BIST_TX_REG_ARDOMAIN_APC_EN_ADDR CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_CONN2AP_BIST_TX_REG_ARDOMAIN_APC_EN_MASK 0x00030000u                // CONN2AP_BIST_TX_REG_ARDOMAIN_APC_EN[17..16]
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_CONN2AP_BIST_TX_REG_ARDOMAIN_APC_EN_SHFT 16u
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_CONN2AP_BIST_TX_REG_ARUSER_EN_ADDR CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_CONN2AP_BIST_TX_REG_ARUSER_EN_MASK 0x0000C000u                // CONN2AP_BIST_TX_REG_ARUSER_EN[15..14]
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_CONN2AP_BIST_TX_REG_ARUSER_EN_SHFT 14u
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_CONN2AP_BIST_TX_REG_ARPROT_EN_ADDR CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_CONN2AP_BIST_TX_REG_ARPROT_EN_MASK 0x00003000u                // CONN2AP_BIST_TX_REG_ARPROT_EN[13..12]
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_CONN2AP_BIST_TX_REG_ARPROT_EN_SHFT 12u
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_CONN2AP_BIST_TX_REG_ARCACHE_EN_ADDR CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_CONN2AP_BIST_TX_REG_ARCACHE_EN_MASK 0x00000C00u                // CONN2AP_BIST_TX_REG_ARCACHE_EN[11..10]
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_CONN2AP_BIST_TX_REG_ARCACHE_EN_SHFT 10u
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_CONN2AP_BIST_TX_REG_ARBURST_EN_ADDR CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_CONN2AP_BIST_TX_REG_ARBURST_EN_MASK 0x00000300u                // CONN2AP_BIST_TX_REG_ARBURST_EN[9..8]
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_CONN2AP_BIST_TX_REG_ARBURST_EN_SHFT 8u
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_CONN2AP_BIST_TX_REG_ARSIZE_EN_ADDR CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_CONN2AP_BIST_TX_REG_ARSIZE_EN_MASK 0x000000C0u                // CONN2AP_BIST_TX_REG_ARSIZE_EN[7..6]
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_CONN2AP_BIST_TX_REG_ARSIZE_EN_SHFT 6u
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_CONN2AP_BIST_TX_REG_ARADDR_EN_ADDR CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_CONN2AP_BIST_TX_REG_ARADDR_EN_MASK 0x00000030u                // CONN2AP_BIST_TX_REG_ARADDR_EN[5..4]
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_CONN2AP_BIST_TX_REG_ARADDR_EN_SHFT 4u
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_CONN2AP_BIST_TX_REG_ARLEN_EN_ADDR CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_CONN2AP_BIST_TX_REG_ARLEN_EN_MASK 0x0000000Cu                // CONN2AP_BIST_TX_REG_ARLEN_EN[3..2]
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_CONN2AP_BIST_TX_REG_ARLEN_EN_SHFT 2u
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_CONN2AP_BIST_TX_REG_ARID_EN_ADDR CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_CONN2AP_BIST_TX_REG_ARID_EN_MASK 0x00000003u                // CONN2AP_BIST_TX_REG_ARID_EN[1..0]
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_CONN2AP_BIST_TX_REG_ARID_EN_SHFT 0u

/* =====================================================================================

  ---ADDR_CMDBT_0_LIGHT_SECURITY_START_0 (0x1804F000 + 0x900u)---

    ADDR_CMDBT_0_LIGHT_SECURITY_START_0[31..0] - (RW) cmdbt_0 access protector protection range 0 start addr

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_CMDBT_0_LIGHT_SECURITY_START_0_ADDR_CMDBT_0_LIGHT_SECURITY_START_0_ADDR CONN_BUS_CR_ADDR_CMDBT_0_LIGHT_SECURITY_START_0_ADDR
#define CONN_BUS_CR_ADDR_CMDBT_0_LIGHT_SECURITY_START_0_ADDR_CMDBT_0_LIGHT_SECURITY_START_0_MASK 0xFFFFFFFFu                // ADDR_CMDBT_0_LIGHT_SECURITY_START_0[31..0]
#define CONN_BUS_CR_ADDR_CMDBT_0_LIGHT_SECURITY_START_0_ADDR_CMDBT_0_LIGHT_SECURITY_START_0_SHFT 0u

/* =====================================================================================

  ---ADDR_CMDBT_0_LIGHT_SECURITY_END_0 (0x1804F000 + 0x904u)---

    ADDR_CMDBT_0_LIGHT_SECURITY_END_0[31..0] - (RW) cmdbt_0 access protector protection range 0 end addr

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_CMDBT_0_LIGHT_SECURITY_END_0_ADDR_CMDBT_0_LIGHT_SECURITY_END_0_ADDR CONN_BUS_CR_ADDR_CMDBT_0_LIGHT_SECURITY_END_0_ADDR
#define CONN_BUS_CR_ADDR_CMDBT_0_LIGHT_SECURITY_END_0_ADDR_CMDBT_0_LIGHT_SECURITY_END_0_MASK 0xFFFFFFFFu                // ADDR_CMDBT_0_LIGHT_SECURITY_END_0[31..0]
#define CONN_BUS_CR_ADDR_CMDBT_0_LIGHT_SECURITY_END_0_ADDR_CMDBT_0_LIGHT_SECURITY_END_0_SHFT 0u

/* =====================================================================================

  ---ADDR_CMDBT_1_LIGHT_SECURITY_START_0 (0x1804F000 + 0x908u)---

    ADDR_CMDBT_1_LIGHT_SECURITY_START_0[3..0] - (RW) cmdbt_1 access protector protection range 0 start addr
    RESERVED4[31..4]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_CMDBT_1_LIGHT_SECURITY_START_0_ADDR_CMDBT_1_LIGHT_SECURITY_START_0_ADDR CONN_BUS_CR_ADDR_CMDBT_1_LIGHT_SECURITY_START_0_ADDR
#define CONN_BUS_CR_ADDR_CMDBT_1_LIGHT_SECURITY_START_0_ADDR_CMDBT_1_LIGHT_SECURITY_START_0_MASK 0x0000000Fu                // ADDR_CMDBT_1_LIGHT_SECURITY_START_0[3..0]
#define CONN_BUS_CR_ADDR_CMDBT_1_LIGHT_SECURITY_START_0_ADDR_CMDBT_1_LIGHT_SECURITY_START_0_SHFT 0u

/* =====================================================================================

  ---ADDR_CMDBT_1_LIGHT_SECURITY_END_0 (0x1804F000 + 0x90Cu)---

    ADDR_CMDBT_1_LIGHT_SECURITY_END_0[3..0] - (RW) cmdbt_1 access protector protection range 0 end addr
    RESERVED4[31..4]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_CMDBT_1_LIGHT_SECURITY_END_0_ADDR_CMDBT_1_LIGHT_SECURITY_END_0_ADDR CONN_BUS_CR_ADDR_CMDBT_1_LIGHT_SECURITY_END_0_ADDR
#define CONN_BUS_CR_ADDR_CMDBT_1_LIGHT_SECURITY_END_0_ADDR_CMDBT_1_LIGHT_SECURITY_END_0_MASK 0x0000000Fu                // ADDR_CMDBT_1_LIGHT_SECURITY_END_0[3..0]
#define CONN_BUS_CR_ADDR_CMDBT_1_LIGHT_SECURITY_END_0_ADDR_CMDBT_1_LIGHT_SECURITY_END_0_SHFT 0u

/* =====================================================================================

  ---ADDR_CONN_MET_LIGHT_SECURITY_START_0 (0x1804F000 + 0x910u)---

    ADDR_CONN_MET_LIGHT_SECURITY_START_0[31..0] - (RW) conn_met access protector protection range 0 start addr

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_CONN_MET_LIGHT_SECURITY_START_0_ADDR_CONN_MET_LIGHT_SECURITY_START_0_ADDR CONN_BUS_CR_ADDR_CONN_MET_LIGHT_SECURITY_START_0_ADDR
#define CONN_BUS_CR_ADDR_CONN_MET_LIGHT_SECURITY_START_0_ADDR_CONN_MET_LIGHT_SECURITY_START_0_MASK 0xFFFFFFFFu                // ADDR_CONN_MET_LIGHT_SECURITY_START_0[31..0]
#define CONN_BUS_CR_ADDR_CONN_MET_LIGHT_SECURITY_START_0_ADDR_CONN_MET_LIGHT_SECURITY_START_0_SHFT 0u

/* =====================================================================================

  ---ADDR_CONN_MET_LIGHT_SECURITY_END_0 (0x1804F000 + 0x914u)---

    ADDR_CONN_MET_LIGHT_SECURITY_END_0[31..0] - (RW) conn_met access protector protection range 0 end addr

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_CONN_MET_LIGHT_SECURITY_END_0_ADDR_CONN_MET_LIGHT_SECURITY_END_0_ADDR CONN_BUS_CR_ADDR_CONN_MET_LIGHT_SECURITY_END_0_ADDR
#define CONN_BUS_CR_ADDR_CONN_MET_LIGHT_SECURITY_END_0_ADDR_CONN_MET_LIGHT_SECURITY_END_0_MASK 0xFFFFFFFFu                // ADDR_CONN_MET_LIGHT_SECURITY_END_0[31..0]
#define CONN_BUS_CR_ADDR_CONN_MET_LIGHT_SECURITY_END_0_ADDR_CONN_MET_LIGHT_SECURITY_END_0_SHFT 0u

/* =====================================================================================

  ---ADDR_BT_ICAP_LIGHT_SECURITY_START_0 (0x1804F000 + 0x920u)---

    ADDR_BT_ICAP_LIGHT_SECURITY_START_0[31..0] - (RW) bt_icap access protector protection range 0 start addr

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_BT_ICAP_LIGHT_SECURITY_START_0_ADDR_BT_ICAP_LIGHT_SECURITY_START_0_ADDR CONN_BUS_CR_ADDR_BT_ICAP_LIGHT_SECURITY_START_0_ADDR
#define CONN_BUS_CR_ADDR_BT_ICAP_LIGHT_SECURITY_START_0_ADDR_BT_ICAP_LIGHT_SECURITY_START_0_MASK 0xFFFFFFFFu                // ADDR_BT_ICAP_LIGHT_SECURITY_START_0[31..0]
#define CONN_BUS_CR_ADDR_BT_ICAP_LIGHT_SECURITY_START_0_ADDR_BT_ICAP_LIGHT_SECURITY_START_0_SHFT 0u

/* =====================================================================================

  ---ADDR_BT_ICAP_LIGHT_SECURITY_END_0 (0x1804F000 + 0x924u)---

    ADDR_BT_ICAP_LIGHT_SECURITY_END_0[31..0] - (RW) bt_icap access protector protection range 0 end addr

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_BT_ICAP_LIGHT_SECURITY_END_0_ADDR_BT_ICAP_LIGHT_SECURITY_END_0_ADDR CONN_BUS_CR_ADDR_BT_ICAP_LIGHT_SECURITY_END_0_ADDR
#define CONN_BUS_CR_ADDR_BT_ICAP_LIGHT_SECURITY_END_0_ADDR_BT_ICAP_LIGHT_SECURITY_END_0_MASK 0xFFFFFFFFu                // ADDR_BT_ICAP_LIGHT_SECURITY_END_0[31..0]
#define CONN_BUS_CR_ADDR_BT_ICAP_LIGHT_SECURITY_END_0_ADDR_BT_ICAP_LIGHT_SECURITY_END_0_SHFT 0u

/* =====================================================================================

  ---ADDR_ZB_ICAP_LIGHT_SECURITY_START_0 (0x1804F000 + 0x928u)---

    ADDR_ZB_ICAP_LIGHT_SECURITY_START_0[31..0] - (RW) zb_icap access protector protection range 0 start addr

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_ZB_ICAP_LIGHT_SECURITY_START_0_ADDR_ZB_ICAP_LIGHT_SECURITY_START_0_ADDR CONN_BUS_CR_ADDR_ZB_ICAP_LIGHT_SECURITY_START_0_ADDR
#define CONN_BUS_CR_ADDR_ZB_ICAP_LIGHT_SECURITY_START_0_ADDR_ZB_ICAP_LIGHT_SECURITY_START_0_MASK 0xFFFFFFFFu                // ADDR_ZB_ICAP_LIGHT_SECURITY_START_0[31..0]
#define CONN_BUS_CR_ADDR_ZB_ICAP_LIGHT_SECURITY_START_0_ADDR_ZB_ICAP_LIGHT_SECURITY_START_0_SHFT 0u

/* =====================================================================================

  ---ADDR_ZB_ICAP_LIGHT_SECURITY_END_0 (0x1804F000 + 0x92Cu)---

    ADDR_ZB_ICAP_LIGHT_SECURITY_END_0[31..0] - (RW) zb_icap access protector protection range 0 end addr

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_ZB_ICAP_LIGHT_SECURITY_END_0_ADDR_ZB_ICAP_LIGHT_SECURITY_END_0_ADDR CONN_BUS_CR_ADDR_ZB_ICAP_LIGHT_SECURITY_END_0_ADDR
#define CONN_BUS_CR_ADDR_ZB_ICAP_LIGHT_SECURITY_END_0_ADDR_ZB_ICAP_LIGHT_SECURITY_END_0_MASK 0xFFFFFFFFu                // ADDR_ZB_ICAP_LIGHT_SECURITY_END_0[31..0]
#define CONN_BUS_CR_ADDR_ZB_ICAP_LIGHT_SECURITY_END_0_ADDR_ZB_ICAP_LIGHT_SECURITY_END_0_SHFT 0u

#ifdef __cplusplus
}
#endif

#endif // __CONN_BUS_CR_REGS_H__
