
// Generated by Cadence Genus(TM) Synthesis Solution 22.13-s093_1
// Generated on: Nov 11 2024 02:46:54 CET (Nov 11 2024 01:46:54 UTC)

// Verification Directory fv/fpga_top 

module GPIO(A, Y, PAD, DIR);
  input A, DIR;
  output Y;
  inout PAD;
  wire A, DIR;
  wire Y;
  wire PAD;
  wire n_0, tie_hi_esd, tie_lo_esd;
  sky130_fd_io__top_gpio_ovtv2 gpio(.IN (Y), .INP_DIS (n_0),
       .ENABLE_INP_H (tie_hi_esd), .TIE_HI_ESD (tie_hi_esd),
       .TIE_LO_ESD (tie_lo_esd), .VTRIP_SEL (tie_lo_esd), .HYS_TRIM
       (tie_lo_esd), .IB_MODE_SEL (2'b0), .OUT (A), .OE_N (DIR),
       .HLD_H_N (tie_hi_esd), .ENABLE_H (tie_hi_esd), .ENABLE_VDDA_H
       (tie_lo_esd), .ENABLE_VDDIO (tie_hi_esd), .ENABLE_VSWITCH_H
       (tie_lo_esd), .SLOW (tie_lo_esd), .HLD_OVR (tie_lo_esd),
       .ANALOG_EN (tie_lo_esd), .ANALOG_SEL (1'b0), .ANALOG_POL (1'b0),
       .DM (3'b110), .PAD (PAD));
  sky130_osu_sc_18T_hs__inv_l g3(.A (DIR), .Y (n_0));
endmodule

module GPIO_sky130_osu_sc_18T_hs__dffr_1_mem(pReset, prog_clk,
     ccff_head, ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail, mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail, mem_out, mem_outb;
  assign mem_out[0] = ccff_tail;
  sky130_osu_sc_18T_hs__dffr_1 sky130_osu_sc_18T_hs__dffr_1_0_(.RN
       (pReset), .CK (prog_clk), .D (ccff_head), .Q (ccff_tail), .QN
       (mem_outb));
endmodule

module logical_tile_io_mode_physical__iopad(pReset, prog_clk,
     gfpga_pad_GPIO_PAD, iopad_outpad, ccff_head, iopad_inpad,
     ccff_tail);
  input [0:0] pReset, prog_clk, iopad_outpad, ccff_head;
  output [0:0] iopad_inpad, ccff_tail;
  inout [0:0] gfpga_pad_GPIO_PAD;
  wire [0:0] pReset, prog_clk, iopad_outpad, ccff_head;
  wire [0:0] iopad_inpad, ccff_tail;
  wire [0:0] gfpga_pad_GPIO_PAD;
  wire [0:0] GPIO_0_DIR;
  wire [0:0] GPIO_sky130_osu_sc_18T_hs__dffr_1_mem_undriven_mem_outb;
  GPIO GPIO_0_(.A (iopad_outpad), .Y (iopad_inpad), .PAD
       (gfpga_pad_GPIO_PAD), .DIR (GPIO_0_DIR));
  GPIO_sky130_osu_sc_18T_hs__dffr_1_mem
       GPIO_sky130_osu_sc_18T_hs__dffr_1_mem(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head (ccff_head), .ccff_tail
       (ccff_tail), .mem_out (GPIO_0_DIR), .mem_outb
       (GPIO_sky130_osu_sc_18T_hs__dffr_1_mem_undriven_mem_outb));
endmodule

module direct_interc(in, out);
  input [0:0] in;
  output [0:0] out;
  wire [0:0] in;
  wire [0:0] out;
  assign out[0] = in;
endmodule

module logical_tile_io_mode_io_(pReset, prog_clk, gfpga_pad_GPIO_PAD,
     io_outpad, ccff_head, io_inpad, ccff_tail);
  input [0:0] pReset, prog_clk, io_outpad, ccff_head;
  output [0:0] io_inpad, ccff_tail;
  inout [0:0] gfpga_pad_GPIO_PAD;
  wire [0:0] pReset, prog_clk, io_outpad, ccff_head;
  wire [0:0] io_inpad, ccff_tail;
  wire [0:0] gfpga_pad_GPIO_PAD;
  wire [0:0] direct_interc_1_out;
  wire [0:0] logical_tile_io_mode_physical__iopad_0_iopad_inpad;
  logical_tile_io_mode_physical__iopad
       logical_tile_io_mode_physical__iopad_0(.pReset (pReset),
       .prog_clk (prog_clk), .gfpga_pad_GPIO_PAD (gfpga_pad_GPIO_PAD),
       .iopad_outpad (direct_interc_1_out), .ccff_head (ccff_head),
       .iopad_inpad
       (logical_tile_io_mode_physical__iopad_0_iopad_inpad), .ccff_tail
       (ccff_tail));
  direct_interc direct_interc_0_(.in
       (logical_tile_io_mode_physical__iopad_0_iopad_inpad), .out
       (io_inpad));
  direct_interc direct_interc_1_(.in (io_outpad), .out
       (direct_interc_1_out));
endmodule

module grid_io_top(pReset, prog_clk, gfpga_pad_GPIO_PAD,
     bottom_width_0_height_0_subtile_0__pin_outpad_0_,
     bottom_width_0_height_0_subtile_1__pin_outpad_0_,
     bottom_width_0_height_0_subtile_2__pin_outpad_0_,
     bottom_width_0_height_0_subtile_3__pin_outpad_0_,
     bottom_width_0_height_0_subtile_4__pin_outpad_0_,
     bottom_width_0_height_0_subtile_5__pin_outpad_0_,
     bottom_width_0_height_0_subtile_6__pin_outpad_0_,
     bottom_width_0_height_0_subtile_7__pin_outpad_0_, ccff_head,
     bottom_width_0_height_0_subtile_0__pin_inpad_0_,
     bottom_width_0_height_0_subtile_1__pin_inpad_0_,
     bottom_width_0_height_0_subtile_2__pin_inpad_0_,
     bottom_width_0_height_0_subtile_3__pin_inpad_0_,
     bottom_width_0_height_0_subtile_4__pin_inpad_0_,
     bottom_width_0_height_0_subtile_5__pin_inpad_0_,
     bottom_width_0_height_0_subtile_6__pin_inpad_0_,
     bottom_width_0_height_0_subtile_7__pin_inpad_0_, ccff_tail);
  input [0:0] pReset, prog_clk,
       bottom_width_0_height_0_subtile_0__pin_outpad_0_,
       bottom_width_0_height_0_subtile_1__pin_outpad_0_,
       bottom_width_0_height_0_subtile_2__pin_outpad_0_,
       bottom_width_0_height_0_subtile_3__pin_outpad_0_,
       bottom_width_0_height_0_subtile_4__pin_outpad_0_,
       bottom_width_0_height_0_subtile_5__pin_outpad_0_,
       bottom_width_0_height_0_subtile_6__pin_outpad_0_,
       bottom_width_0_height_0_subtile_7__pin_outpad_0_, ccff_head;
  output [0:0] bottom_width_0_height_0_subtile_0__pin_inpad_0_,
       bottom_width_0_height_0_subtile_1__pin_inpad_0_,
       bottom_width_0_height_0_subtile_2__pin_inpad_0_,
       bottom_width_0_height_0_subtile_3__pin_inpad_0_,
       bottom_width_0_height_0_subtile_4__pin_inpad_0_,
       bottom_width_0_height_0_subtile_5__pin_inpad_0_,
       bottom_width_0_height_0_subtile_6__pin_inpad_0_,
       bottom_width_0_height_0_subtile_7__pin_inpad_0_, ccff_tail;
  inout [0:7] gfpga_pad_GPIO_PAD;
  wire [0:0] pReset, prog_clk,
       bottom_width_0_height_0_subtile_0__pin_outpad_0_,
       bottom_width_0_height_0_subtile_1__pin_outpad_0_,
       bottom_width_0_height_0_subtile_2__pin_outpad_0_,
       bottom_width_0_height_0_subtile_3__pin_outpad_0_,
       bottom_width_0_height_0_subtile_4__pin_outpad_0_,
       bottom_width_0_height_0_subtile_5__pin_outpad_0_,
       bottom_width_0_height_0_subtile_6__pin_outpad_0_,
       bottom_width_0_height_0_subtile_7__pin_outpad_0_, ccff_head;
  wire [0:0] bottom_width_0_height_0_subtile_0__pin_inpad_0_,
       bottom_width_0_height_0_subtile_1__pin_inpad_0_,
       bottom_width_0_height_0_subtile_2__pin_inpad_0_,
       bottom_width_0_height_0_subtile_3__pin_inpad_0_,
       bottom_width_0_height_0_subtile_4__pin_inpad_0_,
       bottom_width_0_height_0_subtile_5__pin_inpad_0_,
       bottom_width_0_height_0_subtile_6__pin_inpad_0_,
       bottom_width_0_height_0_subtile_7__pin_inpad_0_, ccff_tail;
  wire [0:7] gfpga_pad_GPIO_PAD;
  wire [0:0] logical_tile_io_mode_io__0_ccff_tail;
  wire [0:0] logical_tile_io_mode_io__1_ccff_tail;
  wire [0:0] logical_tile_io_mode_io__2_ccff_tail;
  wire [0:0] logical_tile_io_mode_io__3_ccff_tail;
  wire [0:0] logical_tile_io_mode_io__4_ccff_tail;
  wire [0:0] logical_tile_io_mode_io__5_ccff_tail;
  wire [0:0] logical_tile_io_mode_io__6_ccff_tail;
  logical_tile_io_mode_io_ logical_tile_io_mode_io__0(.pReset (pReset),
       .prog_clk (prog_clk), .gfpga_pad_GPIO_PAD
       (gfpga_pad_GPIO_PAD[0]), .io_outpad
       (bottom_width_0_height_0_subtile_0__pin_outpad_0_), .ccff_head
       (ccff_head), .io_inpad
       (bottom_width_0_height_0_subtile_0__pin_inpad_0_), .ccff_tail
       (logical_tile_io_mode_io__0_ccff_tail));
  logical_tile_io_mode_io_ logical_tile_io_mode_io__1(.pReset (pReset),
       .prog_clk (prog_clk), .gfpga_pad_GPIO_PAD
       (gfpga_pad_GPIO_PAD[1]), .io_outpad
       (bottom_width_0_height_0_subtile_1__pin_outpad_0_), .ccff_head
       (logical_tile_io_mode_io__0_ccff_tail), .io_inpad
       (bottom_width_0_height_0_subtile_1__pin_inpad_0_), .ccff_tail
       (logical_tile_io_mode_io__1_ccff_tail));
  logical_tile_io_mode_io_ logical_tile_io_mode_io__2(.pReset (pReset),
       .prog_clk (prog_clk), .gfpga_pad_GPIO_PAD
       (gfpga_pad_GPIO_PAD[2]), .io_outpad
       (bottom_width_0_height_0_subtile_2__pin_outpad_0_), .ccff_head
       (logical_tile_io_mode_io__1_ccff_tail), .io_inpad
       (bottom_width_0_height_0_subtile_2__pin_inpad_0_), .ccff_tail
       (logical_tile_io_mode_io__2_ccff_tail));
  logical_tile_io_mode_io_ logical_tile_io_mode_io__3(.pReset (pReset),
       .prog_clk (prog_clk), .gfpga_pad_GPIO_PAD
       (gfpga_pad_GPIO_PAD[3]), .io_outpad
       (bottom_width_0_height_0_subtile_3__pin_outpad_0_), .ccff_head
       (logical_tile_io_mode_io__2_ccff_tail), .io_inpad
       (bottom_width_0_height_0_subtile_3__pin_inpad_0_), .ccff_tail
       (logical_tile_io_mode_io__3_ccff_tail));
  logical_tile_io_mode_io_ logical_tile_io_mode_io__4(.pReset (pReset),
       .prog_clk (prog_clk), .gfpga_pad_GPIO_PAD
       (gfpga_pad_GPIO_PAD[4]), .io_outpad
       (bottom_width_0_height_0_subtile_4__pin_outpad_0_), .ccff_head
       (logical_tile_io_mode_io__3_ccff_tail), .io_inpad
       (bottom_width_0_height_0_subtile_4__pin_inpad_0_), .ccff_tail
       (logical_tile_io_mode_io__4_ccff_tail));
  logical_tile_io_mode_io_ logical_tile_io_mode_io__5(.pReset (pReset),
       .prog_clk (prog_clk), .gfpga_pad_GPIO_PAD
       (gfpga_pad_GPIO_PAD[5]), .io_outpad
       (bottom_width_0_height_0_subtile_5__pin_outpad_0_), .ccff_head
       (logical_tile_io_mode_io__4_ccff_tail), .io_inpad
       (bottom_width_0_height_0_subtile_5__pin_inpad_0_), .ccff_tail
       (logical_tile_io_mode_io__5_ccff_tail));
  logical_tile_io_mode_io_ logical_tile_io_mode_io__6(.pReset (pReset),
       .prog_clk (prog_clk), .gfpga_pad_GPIO_PAD
       (gfpga_pad_GPIO_PAD[6]), .io_outpad
       (bottom_width_0_height_0_subtile_6__pin_outpad_0_), .ccff_head
       (logical_tile_io_mode_io__5_ccff_tail), .io_inpad
       (bottom_width_0_height_0_subtile_6__pin_inpad_0_), .ccff_tail
       (logical_tile_io_mode_io__6_ccff_tail));
  logical_tile_io_mode_io_ logical_tile_io_mode_io__7(.pReset (pReset),
       .prog_clk (prog_clk), .gfpga_pad_GPIO_PAD
       (gfpga_pad_GPIO_PAD[7]), .io_outpad
       (bottom_width_0_height_0_subtile_7__pin_outpad_0_), .ccff_head
       (logical_tile_io_mode_io__6_ccff_tail), .io_inpad
       (bottom_width_0_height_0_subtile_7__pin_inpad_0_), .ccff_tail
       (ccff_tail));
endmodule

module grid_io_right(pReset, prog_clk, gfpga_pad_GPIO_PAD,
     left_width_0_height_0_subtile_0__pin_outpad_0_,
     left_width_0_height_0_subtile_1__pin_outpad_0_,
     left_width_0_height_0_subtile_2__pin_outpad_0_,
     left_width_0_height_0_subtile_3__pin_outpad_0_,
     left_width_0_height_0_subtile_4__pin_outpad_0_,
     left_width_0_height_0_subtile_5__pin_outpad_0_,
     left_width_0_height_0_subtile_6__pin_outpad_0_,
     left_width_0_height_0_subtile_7__pin_outpad_0_, ccff_head,
     left_width_0_height_0_subtile_0__pin_inpad_0_,
     left_width_0_height_0_subtile_1__pin_inpad_0_,
     left_width_0_height_0_subtile_2__pin_inpad_0_,
     left_width_0_height_0_subtile_3__pin_inpad_0_,
     left_width_0_height_0_subtile_4__pin_inpad_0_,
     left_width_0_height_0_subtile_5__pin_inpad_0_,
     left_width_0_height_0_subtile_6__pin_inpad_0_,
     left_width_0_height_0_subtile_7__pin_inpad_0_, ccff_tail);
  input [0:0] pReset, prog_clk,
       left_width_0_height_0_subtile_0__pin_outpad_0_,
       left_width_0_height_0_subtile_1__pin_outpad_0_,
       left_width_0_height_0_subtile_2__pin_outpad_0_,
       left_width_0_height_0_subtile_3__pin_outpad_0_,
       left_width_0_height_0_subtile_4__pin_outpad_0_,
       left_width_0_height_0_subtile_5__pin_outpad_0_,
       left_width_0_height_0_subtile_6__pin_outpad_0_,
       left_width_0_height_0_subtile_7__pin_outpad_0_, ccff_head;
  output [0:0] left_width_0_height_0_subtile_0__pin_inpad_0_,
       left_width_0_height_0_subtile_1__pin_inpad_0_,
       left_width_0_height_0_subtile_2__pin_inpad_0_,
       left_width_0_height_0_subtile_3__pin_inpad_0_,
       left_width_0_height_0_subtile_4__pin_inpad_0_,
       left_width_0_height_0_subtile_5__pin_inpad_0_,
       left_width_0_height_0_subtile_6__pin_inpad_0_,
       left_width_0_height_0_subtile_7__pin_inpad_0_, ccff_tail;
  inout [0:7] gfpga_pad_GPIO_PAD;
  wire [0:0] pReset, prog_clk,
       left_width_0_height_0_subtile_0__pin_outpad_0_,
       left_width_0_height_0_subtile_1__pin_outpad_0_,
       left_width_0_height_0_subtile_2__pin_outpad_0_,
       left_width_0_height_0_subtile_3__pin_outpad_0_,
       left_width_0_height_0_subtile_4__pin_outpad_0_,
       left_width_0_height_0_subtile_5__pin_outpad_0_,
       left_width_0_height_0_subtile_6__pin_outpad_0_,
       left_width_0_height_0_subtile_7__pin_outpad_0_, ccff_head;
  wire [0:0] left_width_0_height_0_subtile_0__pin_inpad_0_,
       left_width_0_height_0_subtile_1__pin_inpad_0_,
       left_width_0_height_0_subtile_2__pin_inpad_0_,
       left_width_0_height_0_subtile_3__pin_inpad_0_,
       left_width_0_height_0_subtile_4__pin_inpad_0_,
       left_width_0_height_0_subtile_5__pin_inpad_0_,
       left_width_0_height_0_subtile_6__pin_inpad_0_,
       left_width_0_height_0_subtile_7__pin_inpad_0_, ccff_tail;
  wire [0:7] gfpga_pad_GPIO_PAD;
  wire [0:0] logical_tile_io_mode_io__0_ccff_tail;
  wire [0:0] logical_tile_io_mode_io__1_ccff_tail;
  wire [0:0] logical_tile_io_mode_io__2_ccff_tail;
  wire [0:0] logical_tile_io_mode_io__3_ccff_tail;
  wire [0:0] logical_tile_io_mode_io__4_ccff_tail;
  wire [0:0] logical_tile_io_mode_io__5_ccff_tail;
  wire [0:0] logical_tile_io_mode_io__6_ccff_tail;
  logical_tile_io_mode_io_ logical_tile_io_mode_io__0(.pReset (pReset),
       .prog_clk (prog_clk), .gfpga_pad_GPIO_PAD
       (gfpga_pad_GPIO_PAD[0]), .io_outpad
       (left_width_0_height_0_subtile_0__pin_outpad_0_), .ccff_head
       (ccff_head), .io_inpad
       (left_width_0_height_0_subtile_0__pin_inpad_0_), .ccff_tail
       (logical_tile_io_mode_io__0_ccff_tail));
  logical_tile_io_mode_io_ logical_tile_io_mode_io__1(.pReset (pReset),
       .prog_clk (prog_clk), .gfpga_pad_GPIO_PAD
       (gfpga_pad_GPIO_PAD[1]), .io_outpad
       (left_width_0_height_0_subtile_1__pin_outpad_0_), .ccff_head
       (logical_tile_io_mode_io__0_ccff_tail), .io_inpad
       (left_width_0_height_0_subtile_1__pin_inpad_0_), .ccff_tail
       (logical_tile_io_mode_io__1_ccff_tail));
  logical_tile_io_mode_io_ logical_tile_io_mode_io__2(.pReset (pReset),
       .prog_clk (prog_clk), .gfpga_pad_GPIO_PAD
       (gfpga_pad_GPIO_PAD[2]), .io_outpad
       (left_width_0_height_0_subtile_2__pin_outpad_0_), .ccff_head
       (logical_tile_io_mode_io__1_ccff_tail), .io_inpad
       (left_width_0_height_0_subtile_2__pin_inpad_0_), .ccff_tail
       (logical_tile_io_mode_io__2_ccff_tail));
  logical_tile_io_mode_io_ logical_tile_io_mode_io__3(.pReset (pReset),
       .prog_clk (prog_clk), .gfpga_pad_GPIO_PAD
       (gfpga_pad_GPIO_PAD[3]), .io_outpad
       (left_width_0_height_0_subtile_3__pin_outpad_0_), .ccff_head
       (logical_tile_io_mode_io__2_ccff_tail), .io_inpad
       (left_width_0_height_0_subtile_3__pin_inpad_0_), .ccff_tail
       (logical_tile_io_mode_io__3_ccff_tail));
  logical_tile_io_mode_io_ logical_tile_io_mode_io__4(.pReset (pReset),
       .prog_clk (prog_clk), .gfpga_pad_GPIO_PAD
       (gfpga_pad_GPIO_PAD[4]), .io_outpad
       (left_width_0_height_0_subtile_4__pin_outpad_0_), .ccff_head
       (logical_tile_io_mode_io__3_ccff_tail), .io_inpad
       (left_width_0_height_0_subtile_4__pin_inpad_0_), .ccff_tail
       (logical_tile_io_mode_io__4_ccff_tail));
  logical_tile_io_mode_io_ logical_tile_io_mode_io__5(.pReset (pReset),
       .prog_clk (prog_clk), .gfpga_pad_GPIO_PAD
       (gfpga_pad_GPIO_PAD[5]), .io_outpad
       (left_width_0_height_0_subtile_5__pin_outpad_0_), .ccff_head
       (logical_tile_io_mode_io__4_ccff_tail), .io_inpad
       (left_width_0_height_0_subtile_5__pin_inpad_0_), .ccff_tail
       (logical_tile_io_mode_io__5_ccff_tail));
  logical_tile_io_mode_io_ logical_tile_io_mode_io__6(.pReset (pReset),
       .prog_clk (prog_clk), .gfpga_pad_GPIO_PAD
       (gfpga_pad_GPIO_PAD[6]), .io_outpad
       (left_width_0_height_0_subtile_6__pin_outpad_0_), .ccff_head
       (logical_tile_io_mode_io__5_ccff_tail), .io_inpad
       (left_width_0_height_0_subtile_6__pin_inpad_0_), .ccff_tail
       (logical_tile_io_mode_io__6_ccff_tail));
  logical_tile_io_mode_io_ logical_tile_io_mode_io__7(.pReset (pReset),
       .prog_clk (prog_clk), .gfpga_pad_GPIO_PAD
       (gfpga_pad_GPIO_PAD[7]), .io_outpad
       (left_width_0_height_0_subtile_7__pin_outpad_0_), .ccff_head
       (logical_tile_io_mode_io__6_ccff_tail), .io_inpad
       (left_width_0_height_0_subtile_7__pin_inpad_0_), .ccff_tail
       (ccff_tail));
endmodule

module grid_io_bottom(pReset, prog_clk, gfpga_pad_GPIO_PAD,
     top_width_0_height_0_subtile_0__pin_outpad_0_,
     top_width_0_height_0_subtile_1__pin_outpad_0_,
     top_width_0_height_0_subtile_2__pin_outpad_0_,
     top_width_0_height_0_subtile_3__pin_outpad_0_,
     top_width_0_height_0_subtile_4__pin_outpad_0_,
     top_width_0_height_0_subtile_5__pin_outpad_0_,
     top_width_0_height_0_subtile_6__pin_outpad_0_,
     top_width_0_height_0_subtile_7__pin_outpad_0_, ccff_head,
     top_width_0_height_0_subtile_0__pin_inpad_0_,
     top_width_0_height_0_subtile_1__pin_inpad_0_,
     top_width_0_height_0_subtile_2__pin_inpad_0_,
     top_width_0_height_0_subtile_3__pin_inpad_0_,
     top_width_0_height_0_subtile_4__pin_inpad_0_,
     top_width_0_height_0_subtile_5__pin_inpad_0_,
     top_width_0_height_0_subtile_6__pin_inpad_0_,
     top_width_0_height_0_subtile_7__pin_inpad_0_, ccff_tail);
  input [0:0] pReset, prog_clk,
       top_width_0_height_0_subtile_0__pin_outpad_0_,
       top_width_0_height_0_subtile_1__pin_outpad_0_,
       top_width_0_height_0_subtile_2__pin_outpad_0_,
       top_width_0_height_0_subtile_3__pin_outpad_0_,
       top_width_0_height_0_subtile_4__pin_outpad_0_,
       top_width_0_height_0_subtile_5__pin_outpad_0_,
       top_width_0_height_0_subtile_6__pin_outpad_0_,
       top_width_0_height_0_subtile_7__pin_outpad_0_, ccff_head;
  output [0:0] top_width_0_height_0_subtile_0__pin_inpad_0_,
       top_width_0_height_0_subtile_1__pin_inpad_0_,
       top_width_0_height_0_subtile_2__pin_inpad_0_,
       top_width_0_height_0_subtile_3__pin_inpad_0_,
       top_width_0_height_0_subtile_4__pin_inpad_0_,
       top_width_0_height_0_subtile_5__pin_inpad_0_,
       top_width_0_height_0_subtile_6__pin_inpad_0_,
       top_width_0_height_0_subtile_7__pin_inpad_0_, ccff_tail;
  inout [0:7] gfpga_pad_GPIO_PAD;
  wire [0:0] pReset, prog_clk,
       top_width_0_height_0_subtile_0__pin_outpad_0_,
       top_width_0_height_0_subtile_1__pin_outpad_0_,
       top_width_0_height_0_subtile_2__pin_outpad_0_,
       top_width_0_height_0_subtile_3__pin_outpad_0_,
       top_width_0_height_0_subtile_4__pin_outpad_0_,
       top_width_0_height_0_subtile_5__pin_outpad_0_,
       top_width_0_height_0_subtile_6__pin_outpad_0_,
       top_width_0_height_0_subtile_7__pin_outpad_0_, ccff_head;
  wire [0:0] top_width_0_height_0_subtile_0__pin_inpad_0_,
       top_width_0_height_0_subtile_1__pin_inpad_0_,
       top_width_0_height_0_subtile_2__pin_inpad_0_,
       top_width_0_height_0_subtile_3__pin_inpad_0_,
       top_width_0_height_0_subtile_4__pin_inpad_0_,
       top_width_0_height_0_subtile_5__pin_inpad_0_,
       top_width_0_height_0_subtile_6__pin_inpad_0_,
       top_width_0_height_0_subtile_7__pin_inpad_0_, ccff_tail;
  wire [0:7] gfpga_pad_GPIO_PAD;
  wire [0:0] logical_tile_io_mode_io__0_ccff_tail;
  wire [0:0] logical_tile_io_mode_io__1_ccff_tail;
  wire [0:0] logical_tile_io_mode_io__2_ccff_tail;
  wire [0:0] logical_tile_io_mode_io__3_ccff_tail;
  wire [0:0] logical_tile_io_mode_io__4_ccff_tail;
  wire [0:0] logical_tile_io_mode_io__5_ccff_tail;
  wire [0:0] logical_tile_io_mode_io__6_ccff_tail;
  logical_tile_io_mode_io_ logical_tile_io_mode_io__0(.pReset (pReset),
       .prog_clk (prog_clk), .gfpga_pad_GPIO_PAD
       (gfpga_pad_GPIO_PAD[0]), .io_outpad
       (top_width_0_height_0_subtile_0__pin_outpad_0_), .ccff_head
       (ccff_head), .io_inpad
       (top_width_0_height_0_subtile_0__pin_inpad_0_), .ccff_tail
       (logical_tile_io_mode_io__0_ccff_tail));
  logical_tile_io_mode_io_ logical_tile_io_mode_io__1(.pReset (pReset),
       .prog_clk (prog_clk), .gfpga_pad_GPIO_PAD
       (gfpga_pad_GPIO_PAD[1]), .io_outpad
       (top_width_0_height_0_subtile_1__pin_outpad_0_), .ccff_head
       (logical_tile_io_mode_io__0_ccff_tail), .io_inpad
       (top_width_0_height_0_subtile_1__pin_inpad_0_), .ccff_tail
       (logical_tile_io_mode_io__1_ccff_tail));
  logical_tile_io_mode_io_ logical_tile_io_mode_io__2(.pReset (pReset),
       .prog_clk (prog_clk), .gfpga_pad_GPIO_PAD
       (gfpga_pad_GPIO_PAD[2]), .io_outpad
       (top_width_0_height_0_subtile_2__pin_outpad_0_), .ccff_head
       (logical_tile_io_mode_io__1_ccff_tail), .io_inpad
       (top_width_0_height_0_subtile_2__pin_inpad_0_), .ccff_tail
       (logical_tile_io_mode_io__2_ccff_tail));
  logical_tile_io_mode_io_ logical_tile_io_mode_io__3(.pReset (pReset),
       .prog_clk (prog_clk), .gfpga_pad_GPIO_PAD
       (gfpga_pad_GPIO_PAD[3]), .io_outpad
       (top_width_0_height_0_subtile_3__pin_outpad_0_), .ccff_head
       (logical_tile_io_mode_io__2_ccff_tail), .io_inpad
       (top_width_0_height_0_subtile_3__pin_inpad_0_), .ccff_tail
       (logical_tile_io_mode_io__3_ccff_tail));
  logical_tile_io_mode_io_ logical_tile_io_mode_io__4(.pReset (pReset),
       .prog_clk (prog_clk), .gfpga_pad_GPIO_PAD
       (gfpga_pad_GPIO_PAD[4]), .io_outpad
       (top_width_0_height_0_subtile_4__pin_outpad_0_), .ccff_head
       (logical_tile_io_mode_io__3_ccff_tail), .io_inpad
       (top_width_0_height_0_subtile_4__pin_inpad_0_), .ccff_tail
       (logical_tile_io_mode_io__4_ccff_tail));
  logical_tile_io_mode_io_ logical_tile_io_mode_io__5(.pReset (pReset),
       .prog_clk (prog_clk), .gfpga_pad_GPIO_PAD
       (gfpga_pad_GPIO_PAD[5]), .io_outpad
       (top_width_0_height_0_subtile_5__pin_outpad_0_), .ccff_head
       (logical_tile_io_mode_io__4_ccff_tail), .io_inpad
       (top_width_0_height_0_subtile_5__pin_inpad_0_), .ccff_tail
       (logical_tile_io_mode_io__5_ccff_tail));
  logical_tile_io_mode_io_ logical_tile_io_mode_io__6(.pReset (pReset),
       .prog_clk (prog_clk), .gfpga_pad_GPIO_PAD
       (gfpga_pad_GPIO_PAD[6]), .io_outpad
       (top_width_0_height_0_subtile_6__pin_outpad_0_), .ccff_head
       (logical_tile_io_mode_io__5_ccff_tail), .io_inpad
       (top_width_0_height_0_subtile_6__pin_inpad_0_), .ccff_tail
       (logical_tile_io_mode_io__6_ccff_tail));
  logical_tile_io_mode_io_ logical_tile_io_mode_io__7(.pReset (pReset),
       .prog_clk (prog_clk), .gfpga_pad_GPIO_PAD
       (gfpga_pad_GPIO_PAD[7]), .io_outpad
       (top_width_0_height_0_subtile_7__pin_outpad_0_), .ccff_head
       (logical_tile_io_mode_io__6_ccff_tail), .io_inpad
       (top_width_0_height_0_subtile_7__pin_inpad_0_), .ccff_tail
       (ccff_tail));
endmodule

module grid_io_left(pReset, prog_clk, gfpga_pad_GPIO_PAD,
     right_width_0_height_0_subtile_0__pin_outpad_0_,
     right_width_0_height_0_subtile_1__pin_outpad_0_,
     right_width_0_height_0_subtile_2__pin_outpad_0_,
     right_width_0_height_0_subtile_3__pin_outpad_0_,
     right_width_0_height_0_subtile_4__pin_outpad_0_,
     right_width_0_height_0_subtile_5__pin_outpad_0_,
     right_width_0_height_0_subtile_6__pin_outpad_0_,
     right_width_0_height_0_subtile_7__pin_outpad_0_, ccff_head,
     right_width_0_height_0_subtile_0__pin_inpad_0_,
     right_width_0_height_0_subtile_1__pin_inpad_0_,
     right_width_0_height_0_subtile_2__pin_inpad_0_,
     right_width_0_height_0_subtile_3__pin_inpad_0_,
     right_width_0_height_0_subtile_4__pin_inpad_0_,
     right_width_0_height_0_subtile_5__pin_inpad_0_,
     right_width_0_height_0_subtile_6__pin_inpad_0_,
     right_width_0_height_0_subtile_7__pin_inpad_0_, ccff_tail);
  input [0:0] pReset, prog_clk,
       right_width_0_height_0_subtile_0__pin_outpad_0_,
       right_width_0_height_0_subtile_1__pin_outpad_0_,
       right_width_0_height_0_subtile_2__pin_outpad_0_,
       right_width_0_height_0_subtile_3__pin_outpad_0_,
       right_width_0_height_0_subtile_4__pin_outpad_0_,
       right_width_0_height_0_subtile_5__pin_outpad_0_,
       right_width_0_height_0_subtile_6__pin_outpad_0_,
       right_width_0_height_0_subtile_7__pin_outpad_0_, ccff_head;
  output [0:0] right_width_0_height_0_subtile_0__pin_inpad_0_,
       right_width_0_height_0_subtile_1__pin_inpad_0_,
       right_width_0_height_0_subtile_2__pin_inpad_0_,
       right_width_0_height_0_subtile_3__pin_inpad_0_,
       right_width_0_height_0_subtile_4__pin_inpad_0_,
       right_width_0_height_0_subtile_5__pin_inpad_0_,
       right_width_0_height_0_subtile_6__pin_inpad_0_,
       right_width_0_height_0_subtile_7__pin_inpad_0_, ccff_tail;
  inout [0:7] gfpga_pad_GPIO_PAD;
  wire [0:0] pReset, prog_clk,
       right_width_0_height_0_subtile_0__pin_outpad_0_,
       right_width_0_height_0_subtile_1__pin_outpad_0_,
       right_width_0_height_0_subtile_2__pin_outpad_0_,
       right_width_0_height_0_subtile_3__pin_outpad_0_,
       right_width_0_height_0_subtile_4__pin_outpad_0_,
       right_width_0_height_0_subtile_5__pin_outpad_0_,
       right_width_0_height_0_subtile_6__pin_outpad_0_,
       right_width_0_height_0_subtile_7__pin_outpad_0_, ccff_head;
  wire [0:0] right_width_0_height_0_subtile_0__pin_inpad_0_,
       right_width_0_height_0_subtile_1__pin_inpad_0_,
       right_width_0_height_0_subtile_2__pin_inpad_0_,
       right_width_0_height_0_subtile_3__pin_inpad_0_,
       right_width_0_height_0_subtile_4__pin_inpad_0_,
       right_width_0_height_0_subtile_5__pin_inpad_0_,
       right_width_0_height_0_subtile_6__pin_inpad_0_,
       right_width_0_height_0_subtile_7__pin_inpad_0_, ccff_tail;
  wire [0:7] gfpga_pad_GPIO_PAD;
  wire [0:0] logical_tile_io_mode_io__0_ccff_tail;
  wire [0:0] logical_tile_io_mode_io__1_ccff_tail;
  wire [0:0] logical_tile_io_mode_io__2_ccff_tail;
  wire [0:0] logical_tile_io_mode_io__3_ccff_tail;
  wire [0:0] logical_tile_io_mode_io__4_ccff_tail;
  wire [0:0] logical_tile_io_mode_io__5_ccff_tail;
  wire [0:0] logical_tile_io_mode_io__6_ccff_tail;
  logical_tile_io_mode_io_ logical_tile_io_mode_io__0(.pReset (pReset),
       .prog_clk (prog_clk), .gfpga_pad_GPIO_PAD
       (gfpga_pad_GPIO_PAD[0]), .io_outpad
       (right_width_0_height_0_subtile_0__pin_outpad_0_), .ccff_head
       (ccff_head), .io_inpad
       (right_width_0_height_0_subtile_0__pin_inpad_0_), .ccff_tail
       (logical_tile_io_mode_io__0_ccff_tail));
  logical_tile_io_mode_io_ logical_tile_io_mode_io__1(.pReset (pReset),
       .prog_clk (prog_clk), .gfpga_pad_GPIO_PAD
       (gfpga_pad_GPIO_PAD[1]), .io_outpad
       (right_width_0_height_0_subtile_1__pin_outpad_0_), .ccff_head
       (logical_tile_io_mode_io__0_ccff_tail), .io_inpad
       (right_width_0_height_0_subtile_1__pin_inpad_0_), .ccff_tail
       (logical_tile_io_mode_io__1_ccff_tail));
  logical_tile_io_mode_io_ logical_tile_io_mode_io__2(.pReset (pReset),
       .prog_clk (prog_clk), .gfpga_pad_GPIO_PAD
       (gfpga_pad_GPIO_PAD[2]), .io_outpad
       (right_width_0_height_0_subtile_2__pin_outpad_0_), .ccff_head
       (logical_tile_io_mode_io__1_ccff_tail), .io_inpad
       (right_width_0_height_0_subtile_2__pin_inpad_0_), .ccff_tail
       (logical_tile_io_mode_io__2_ccff_tail));
  logical_tile_io_mode_io_ logical_tile_io_mode_io__3(.pReset (pReset),
       .prog_clk (prog_clk), .gfpga_pad_GPIO_PAD
       (gfpga_pad_GPIO_PAD[3]), .io_outpad
       (right_width_0_height_0_subtile_3__pin_outpad_0_), .ccff_head
       (logical_tile_io_mode_io__2_ccff_tail), .io_inpad
       (right_width_0_height_0_subtile_3__pin_inpad_0_), .ccff_tail
       (logical_tile_io_mode_io__3_ccff_tail));
  logical_tile_io_mode_io_ logical_tile_io_mode_io__4(.pReset (pReset),
       .prog_clk (prog_clk), .gfpga_pad_GPIO_PAD
       (gfpga_pad_GPIO_PAD[4]), .io_outpad
       (right_width_0_height_0_subtile_4__pin_outpad_0_), .ccff_head
       (logical_tile_io_mode_io__3_ccff_tail), .io_inpad
       (right_width_0_height_0_subtile_4__pin_inpad_0_), .ccff_tail
       (logical_tile_io_mode_io__4_ccff_tail));
  logical_tile_io_mode_io_ logical_tile_io_mode_io__5(.pReset (pReset),
       .prog_clk (prog_clk), .gfpga_pad_GPIO_PAD
       (gfpga_pad_GPIO_PAD[5]), .io_outpad
       (right_width_0_height_0_subtile_5__pin_outpad_0_), .ccff_head
       (logical_tile_io_mode_io__4_ccff_tail), .io_inpad
       (right_width_0_height_0_subtile_5__pin_inpad_0_), .ccff_tail
       (logical_tile_io_mode_io__5_ccff_tail));
  logical_tile_io_mode_io_ logical_tile_io_mode_io__6(.pReset (pReset),
       .prog_clk (prog_clk), .gfpga_pad_GPIO_PAD
       (gfpga_pad_GPIO_PAD[6]), .io_outpad
       (right_width_0_height_0_subtile_6__pin_outpad_0_), .ccff_head
       (logical_tile_io_mode_io__5_ccff_tail), .io_inpad
       (right_width_0_height_0_subtile_6__pin_inpad_0_), .ccff_tail
       (logical_tile_io_mode_io__6_ccff_tail));
  logical_tile_io_mode_io_ logical_tile_io_mode_io__7(.pReset (pReset),
       .prog_clk (prog_clk), .gfpga_pad_GPIO_PAD
       (gfpga_pad_GPIO_PAD[7]), .io_outpad
       (right_width_0_height_0_subtile_7__pin_outpad_0_), .ccff_head
       (logical_tile_io_mode_io__6_ccff_tail), .io_inpad
       (right_width_0_height_0_subtile_7__pin_inpad_0_), .ccff_tail
       (ccff_tail));
endmodule

module frac_lut6_mux(in, sram, sram_inv, lut5_out, lut6_out);
  input [0:63] in;
  input [0:5] sram, sram_inv;
  output [0:1] lut5_out;
  output [0:0] lut6_out;
  wire [0:63] in;
  wire [0:5] sram, sram_inv;
  wire [0:1] lut5_out;
  wire [0:0] lut6_out;
  wire [0:0] sky130_osu_sc_18T_hs__inv_1_0_Y;
  wire [0:0] sky130_osu_sc_18T_hs__inv_1_1_Y;
  wire [0:0] sky130_osu_sc_18T_hs__inv_1_2_Y;
  wire [0:0] sky130_osu_sc_18T_hs__inv_1_3_Y;
  wire [0:0] sky130_osu_sc_18T_hs__inv_1_4_Y;
  wire [0:0] sky130_osu_sc_18T_hs__inv_1_5_Y;
  wire [0:0] sky130_osu_sc_18T_hs__inv_1_6_Y;
  wire [0:0] sky130_osu_sc_18T_hs__inv_1_7_Y;
  wire [0:0] sky130_osu_sc_18T_hs__inv_1_8_Y;
  wire [0:0] sky130_osu_sc_18T_hs__inv_1_9_Y;
  wire [0:0] sky130_osu_sc_18T_hs__inv_1_10_Y;
  wire [0:0] sky130_osu_sc_18T_hs__inv_1_11_Y;
  wire [0:0] sky130_osu_sc_18T_hs__inv_1_12_Y;
  wire [0:0] sky130_osu_sc_18T_hs__inv_1_13_Y;
  wire [0:0] sky130_osu_sc_18T_hs__inv_1_14_Y;
  wire [0:0] sky130_osu_sc_18T_hs__inv_1_15_Y;
  wire [0:0] sky130_osu_sc_18T_hs__inv_1_16_Y;
  wire [0:0] sky130_osu_sc_18T_hs__inv_1_17_Y;
  wire [0:0] sky130_osu_sc_18T_hs__inv_1_18_Y;
  wire [0:0] sky130_osu_sc_18T_hs__inv_1_19_Y;
  wire [0:0] sky130_osu_sc_18T_hs__inv_1_20_Y;
  wire [0:0] sky130_osu_sc_18T_hs__inv_1_21_Y;
  wire [0:0] sky130_osu_sc_18T_hs__inv_1_22_Y;
  wire [0:0] sky130_osu_sc_18T_hs__inv_1_23_Y;
  wire [0:0] sky130_osu_sc_18T_hs__inv_1_24_Y;
  wire [0:0] sky130_osu_sc_18T_hs__inv_1_25_Y;
  wire [0:0] sky130_osu_sc_18T_hs__inv_1_26_Y;
  wire [0:0] sky130_osu_sc_18T_hs__inv_1_27_Y;
  wire [0:0] sky130_osu_sc_18T_hs__inv_1_28_Y;
  wire [0:0] sky130_osu_sc_18T_hs__inv_1_29_Y;
  wire [0:0] sky130_osu_sc_18T_hs__inv_1_30_Y;
  wire [0:0] sky130_osu_sc_18T_hs__inv_1_31_Y;
  wire [0:0] sky130_osu_sc_18T_hs__inv_1_32_Y;
  wire [0:0] sky130_osu_sc_18T_hs__inv_1_33_Y;
  wire [0:0] sky130_osu_sc_18T_hs__inv_1_34_Y;
  wire [0:0] sky130_osu_sc_18T_hs__inv_1_35_Y;
  wire [0:0] sky130_osu_sc_18T_hs__inv_1_36_Y;
  wire [0:0] sky130_osu_sc_18T_hs__inv_1_37_Y;
  wire [0:0] sky130_osu_sc_18T_hs__inv_1_38_Y;
  wire [0:0] sky130_osu_sc_18T_hs__inv_1_39_Y;
  wire [0:0] sky130_osu_sc_18T_hs__inv_1_40_Y;
  wire [0:0] sky130_osu_sc_18T_hs__inv_1_41_Y;
  wire [0:0] sky130_osu_sc_18T_hs__inv_1_42_Y;
  wire [0:0] sky130_osu_sc_18T_hs__inv_1_43_Y;
  wire [0:0] sky130_osu_sc_18T_hs__inv_1_44_Y;
  wire [0:0] sky130_osu_sc_18T_hs__inv_1_45_Y;
  wire [0:0] sky130_osu_sc_18T_hs__inv_1_46_Y;
  wire [0:0] sky130_osu_sc_18T_hs__inv_1_47_Y;
  wire [0:0] sky130_osu_sc_18T_hs__inv_1_48_Y;
  wire [0:0] sky130_osu_sc_18T_hs__inv_1_49_Y;
  wire [0:0] sky130_osu_sc_18T_hs__inv_1_50_Y;
  wire [0:0] sky130_osu_sc_18T_hs__inv_1_51_Y;
  wire [0:0] sky130_osu_sc_18T_hs__inv_1_52_Y;
  wire [0:0] sky130_osu_sc_18T_hs__inv_1_53_Y;
  wire [0:0] sky130_osu_sc_18T_hs__inv_1_54_Y;
  wire [0:0] sky130_osu_sc_18T_hs__inv_1_55_Y;
  wire [0:0] sky130_osu_sc_18T_hs__inv_1_56_Y;
  wire [0:0] sky130_osu_sc_18T_hs__inv_1_57_Y;
  wire [0:0] sky130_osu_sc_18T_hs__inv_1_58_Y;
  wire [0:0] sky130_osu_sc_18T_hs__inv_1_59_Y;
  wire [0:0] sky130_osu_sc_18T_hs__inv_1_60_Y;
  wire [0:0] sky130_osu_sc_18T_hs__inv_1_61_Y;
  wire [0:0] sky130_osu_sc_18T_hs__inv_1_62_Y;
  wire [0:0] sky130_osu_sc_18T_hs__inv_1_63_Y;
  wire [0:0] sky130_osu_sc_18T_hs__mux2_1_60_Y;
  wire [0:0] sky130_osu_sc_18T_hs__mux2_1_61_Y;
  wire [0:0] sky130_osu_sc_18T_hs__mux2_1_62_Y;
  wire [0:0] sky130_osu_sc_18T_hs__mux2_1_0_Y;
  wire [0:0] sky130_osu_sc_18T_hs__mux2_1_1_Y;
  wire [0:0] sky130_osu_sc_18T_hs__mux2_1_2_Y;
  wire [0:0] sky130_osu_sc_18T_hs__mux2_1_3_Y;
  wire [0:0] sky130_osu_sc_18T_hs__mux2_1_4_Y;
  wire [0:0] sky130_osu_sc_18T_hs__mux2_1_5_Y;
  wire [0:0] sky130_osu_sc_18T_hs__mux2_1_6_Y;
  wire [0:0] sky130_osu_sc_18T_hs__mux2_1_7_Y;
  wire [0:0] sky130_osu_sc_18T_hs__mux2_1_8_Y;
  wire [0:0] sky130_osu_sc_18T_hs__mux2_1_9_Y;
  wire [0:0] sky130_osu_sc_18T_hs__mux2_1_10_Y;
  wire [0:0] sky130_osu_sc_18T_hs__mux2_1_11_Y;
  wire [0:0] sky130_osu_sc_18T_hs__mux2_1_12_Y;
  wire [0:0] sky130_osu_sc_18T_hs__mux2_1_13_Y;
  wire [0:0] sky130_osu_sc_18T_hs__mux2_1_14_Y;
  wire [0:0] sky130_osu_sc_18T_hs__mux2_1_15_Y;
  wire [0:0] sky130_osu_sc_18T_hs__mux2_1_16_Y;
  wire [0:0] sky130_osu_sc_18T_hs__mux2_1_17_Y;
  wire [0:0] sky130_osu_sc_18T_hs__mux2_1_18_Y;
  wire [0:0] sky130_osu_sc_18T_hs__mux2_1_19_Y;
  wire [0:0] sky130_osu_sc_18T_hs__mux2_1_20_Y;
  wire [0:0] sky130_osu_sc_18T_hs__mux2_1_21_Y;
  wire [0:0] sky130_osu_sc_18T_hs__mux2_1_22_Y;
  wire [0:0] sky130_osu_sc_18T_hs__mux2_1_23_Y;
  wire [0:0] sky130_osu_sc_18T_hs__mux2_1_24_Y;
  wire [0:0] sky130_osu_sc_18T_hs__mux2_1_25_Y;
  wire [0:0] sky130_osu_sc_18T_hs__mux2_1_26_Y;
  wire [0:0] sky130_osu_sc_18T_hs__mux2_1_27_Y;
  wire [0:0] sky130_osu_sc_18T_hs__mux2_1_28_Y;
  wire [0:0] sky130_osu_sc_18T_hs__mux2_1_29_Y;
  wire [0:0] sky130_osu_sc_18T_hs__mux2_1_30_Y;
  wire [0:0] sky130_osu_sc_18T_hs__mux2_1_31_Y;
  wire [0:0] sky130_osu_sc_18T_hs__mux2_1_32_Y;
  wire [0:0] sky130_osu_sc_18T_hs__mux2_1_33_Y;
  wire [0:0] sky130_osu_sc_18T_hs__mux2_1_34_Y;
  wire [0:0] sky130_osu_sc_18T_hs__mux2_1_35_Y;
  wire [0:0] sky130_osu_sc_18T_hs__mux2_1_36_Y;
  wire [0:0] sky130_osu_sc_18T_hs__mux2_1_37_Y;
  wire [0:0] sky130_osu_sc_18T_hs__mux2_1_38_Y;
  wire [0:0] sky130_osu_sc_18T_hs__mux2_1_39_Y;
  wire [0:0] sky130_osu_sc_18T_hs__mux2_1_40_Y;
  wire [0:0] sky130_osu_sc_18T_hs__mux2_1_41_Y;
  wire [0:0] sky130_osu_sc_18T_hs__mux2_1_42_Y;
  wire [0:0] sky130_osu_sc_18T_hs__mux2_1_43_Y;
  wire [0:0] sky130_osu_sc_18T_hs__mux2_1_44_Y;
  wire [0:0] sky130_osu_sc_18T_hs__mux2_1_45_Y;
  wire [0:0] sky130_osu_sc_18T_hs__mux2_1_46_Y;
  wire [0:0] sky130_osu_sc_18T_hs__mux2_1_47_Y;
  wire [0:0] sky130_osu_sc_18T_hs__buf_4_1_Y;
  wire [0:0] sky130_osu_sc_18T_hs__buf_4_0_Y;
  wire [0:0] sky130_osu_sc_18T_hs__mux2_1_48_Y;
  wire [0:0] sky130_osu_sc_18T_hs__buf_4_3_Y;
  wire [0:0] sky130_osu_sc_18T_hs__buf_4_2_Y;
  wire [0:0] sky130_osu_sc_18T_hs__mux2_1_49_Y;
  wire [0:0] sky130_osu_sc_18T_hs__buf_4_5_Y;
  wire [0:0] sky130_osu_sc_18T_hs__buf_4_4_Y;
  wire [0:0] sky130_osu_sc_18T_hs__mux2_1_50_Y;
  wire [0:0] sky130_osu_sc_18T_hs__buf_4_7_Y;
  wire [0:0] sky130_osu_sc_18T_hs__buf_4_6_Y;
  wire [0:0] sky130_osu_sc_18T_hs__mux2_1_51_Y;
  wire [0:0] sky130_osu_sc_18T_hs__buf_4_9_Y;
  wire [0:0] sky130_osu_sc_18T_hs__buf_4_8_Y;
  wire [0:0] sky130_osu_sc_18T_hs__mux2_1_52_Y;
  wire [0:0] sky130_osu_sc_18T_hs__buf_4_11_Y;
  wire [0:0] sky130_osu_sc_18T_hs__buf_4_10_Y;
  wire [0:0] sky130_osu_sc_18T_hs__mux2_1_53_Y;
  wire [0:0] sky130_osu_sc_18T_hs__buf_4_13_Y;
  wire [0:0] sky130_osu_sc_18T_hs__buf_4_12_Y;
  wire [0:0] sky130_osu_sc_18T_hs__mux2_1_54_Y;
  wire [0:0] sky130_osu_sc_18T_hs__buf_4_15_Y;
  wire [0:0] sky130_osu_sc_18T_hs__buf_4_14_Y;
  wire [0:0] sky130_osu_sc_18T_hs__mux2_1_55_Y;
  wire [0:0] sky130_osu_sc_18T_hs__mux2_1_56_Y;
  wire [0:0] sky130_osu_sc_18T_hs__mux2_1_57_Y;
  wire [0:0] sky130_osu_sc_18T_hs__mux2_1_58_Y;
  wire [0:0] sky130_osu_sc_18T_hs__mux2_1_59_Y;
  wire [0:0] sky130_osu_sc_18T_hs__buf_4_17_Y;
  wire [0:0] sky130_osu_sc_18T_hs__buf_4_16_Y;
  wire [0:0] sky130_osu_sc_18T_hs__buf_4_19_Y;
  wire [0:0] sky130_osu_sc_18T_hs__buf_4_18_Y;
  sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_1_0_(.A
       (in[0]), .Y (sky130_osu_sc_18T_hs__inv_1_0_Y));
  sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_1_1_(.A
       (in[1]), .Y (sky130_osu_sc_18T_hs__inv_1_1_Y));
  sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_1_2_(.A
       (in[2]), .Y (sky130_osu_sc_18T_hs__inv_1_2_Y));
  sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_1_3_(.A
       (in[3]), .Y (sky130_osu_sc_18T_hs__inv_1_3_Y));
  sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_1_4_(.A
       (in[4]), .Y (sky130_osu_sc_18T_hs__inv_1_4_Y));
  sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_1_5_(.A
       (in[5]), .Y (sky130_osu_sc_18T_hs__inv_1_5_Y));
  sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_1_6_(.A
       (in[6]), .Y (sky130_osu_sc_18T_hs__inv_1_6_Y));
  sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_1_7_(.A
       (in[7]), .Y (sky130_osu_sc_18T_hs__inv_1_7_Y));
  sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_1_8_(.A
       (in[8]), .Y (sky130_osu_sc_18T_hs__inv_1_8_Y));
  sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_1_9_(.A
       (in[9]), .Y (sky130_osu_sc_18T_hs__inv_1_9_Y));
  sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_1_10_(.A
       (in[10]), .Y (sky130_osu_sc_18T_hs__inv_1_10_Y));
  sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_1_11_(.A
       (in[11]), .Y (sky130_osu_sc_18T_hs__inv_1_11_Y));
  sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_1_12_(.A
       (in[12]), .Y (sky130_osu_sc_18T_hs__inv_1_12_Y));
  sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_1_13_(.A
       (in[13]), .Y (sky130_osu_sc_18T_hs__inv_1_13_Y));
  sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_1_14_(.A
       (in[14]), .Y (sky130_osu_sc_18T_hs__inv_1_14_Y));
  sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_1_15_(.A
       (in[15]), .Y (sky130_osu_sc_18T_hs__inv_1_15_Y));
  sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_1_16_(.A
       (in[16]), .Y (sky130_osu_sc_18T_hs__inv_1_16_Y));
  sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_1_17_(.A
       (in[17]), .Y (sky130_osu_sc_18T_hs__inv_1_17_Y));
  sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_1_18_(.A
       (in[18]), .Y (sky130_osu_sc_18T_hs__inv_1_18_Y));
  sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_1_19_(.A
       (in[19]), .Y (sky130_osu_sc_18T_hs__inv_1_19_Y));
  sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_1_20_(.A
       (in[20]), .Y (sky130_osu_sc_18T_hs__inv_1_20_Y));
  sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_1_21_(.A
       (in[21]), .Y (sky130_osu_sc_18T_hs__inv_1_21_Y));
  sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_1_22_(.A
       (in[22]), .Y (sky130_osu_sc_18T_hs__inv_1_22_Y));
  sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_1_23_(.A
       (in[23]), .Y (sky130_osu_sc_18T_hs__inv_1_23_Y));
  sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_1_24_(.A
       (in[24]), .Y (sky130_osu_sc_18T_hs__inv_1_24_Y));
  sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_1_25_(.A
       (in[25]), .Y (sky130_osu_sc_18T_hs__inv_1_25_Y));
  sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_1_26_(.A
       (in[26]), .Y (sky130_osu_sc_18T_hs__inv_1_26_Y));
  sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_1_27_(.A
       (in[27]), .Y (sky130_osu_sc_18T_hs__inv_1_27_Y));
  sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_1_28_(.A
       (in[28]), .Y (sky130_osu_sc_18T_hs__inv_1_28_Y));
  sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_1_29_(.A
       (in[29]), .Y (sky130_osu_sc_18T_hs__inv_1_29_Y));
  sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_1_30_(.A
       (in[30]), .Y (sky130_osu_sc_18T_hs__inv_1_30_Y));
  sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_1_31_(.A
       (in[31]), .Y (sky130_osu_sc_18T_hs__inv_1_31_Y));
  sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_1_32_(.A
       (in[32]), .Y (sky130_osu_sc_18T_hs__inv_1_32_Y));
  sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_1_33_(.A
       (in[33]), .Y (sky130_osu_sc_18T_hs__inv_1_33_Y));
  sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_1_34_(.A
       (in[34]), .Y (sky130_osu_sc_18T_hs__inv_1_34_Y));
  sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_1_35_(.A
       (in[35]), .Y (sky130_osu_sc_18T_hs__inv_1_35_Y));
  sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_1_36_(.A
       (in[36]), .Y (sky130_osu_sc_18T_hs__inv_1_36_Y));
  sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_1_37_(.A
       (in[37]), .Y (sky130_osu_sc_18T_hs__inv_1_37_Y));
  sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_1_38_(.A
       (in[38]), .Y (sky130_osu_sc_18T_hs__inv_1_38_Y));
  sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_1_39_(.A
       (in[39]), .Y (sky130_osu_sc_18T_hs__inv_1_39_Y));
  sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_1_40_(.A
       (in[40]), .Y (sky130_osu_sc_18T_hs__inv_1_40_Y));
  sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_1_41_(.A
       (in[41]), .Y (sky130_osu_sc_18T_hs__inv_1_41_Y));
  sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_1_42_(.A
       (in[42]), .Y (sky130_osu_sc_18T_hs__inv_1_42_Y));
  sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_1_43_(.A
       (in[43]), .Y (sky130_osu_sc_18T_hs__inv_1_43_Y));
  sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_1_44_(.A
       (in[44]), .Y (sky130_osu_sc_18T_hs__inv_1_44_Y));
  sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_1_45_(.A
       (in[45]), .Y (sky130_osu_sc_18T_hs__inv_1_45_Y));
  sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_1_46_(.A
       (in[46]), .Y (sky130_osu_sc_18T_hs__inv_1_46_Y));
  sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_1_47_(.A
       (in[47]), .Y (sky130_osu_sc_18T_hs__inv_1_47_Y));
  sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_1_48_(.A
       (in[48]), .Y (sky130_osu_sc_18T_hs__inv_1_48_Y));
  sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_1_49_(.A
       (in[49]), .Y (sky130_osu_sc_18T_hs__inv_1_49_Y));
  sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_1_50_(.A
       (in[50]), .Y (sky130_osu_sc_18T_hs__inv_1_50_Y));
  sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_1_51_(.A
       (in[51]), .Y (sky130_osu_sc_18T_hs__inv_1_51_Y));
  sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_1_52_(.A
       (in[52]), .Y (sky130_osu_sc_18T_hs__inv_1_52_Y));
  sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_1_53_(.A
       (in[53]), .Y (sky130_osu_sc_18T_hs__inv_1_53_Y));
  sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_1_54_(.A
       (in[54]), .Y (sky130_osu_sc_18T_hs__inv_1_54_Y));
  sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_1_55_(.A
       (in[55]), .Y (sky130_osu_sc_18T_hs__inv_1_55_Y));
  sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_1_56_(.A
       (in[56]), .Y (sky130_osu_sc_18T_hs__inv_1_56_Y));
  sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_1_57_(.A
       (in[57]), .Y (sky130_osu_sc_18T_hs__inv_1_57_Y));
  sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_1_58_(.A
       (in[58]), .Y (sky130_osu_sc_18T_hs__inv_1_58_Y));
  sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_1_59_(.A
       (in[59]), .Y (sky130_osu_sc_18T_hs__inv_1_59_Y));
  sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_1_60_(.A
       (in[60]), .Y (sky130_osu_sc_18T_hs__inv_1_60_Y));
  sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_1_61_(.A
       (in[61]), .Y (sky130_osu_sc_18T_hs__inv_1_61_Y));
  sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_1_62_(.A
       (in[62]), .Y (sky130_osu_sc_18T_hs__inv_1_62_Y));
  sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_1_63_(.A
       (in[63]), .Y (sky130_osu_sc_18T_hs__inv_1_63_Y));
  sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_1_64_(.A
       (sky130_osu_sc_18T_hs__mux2_1_60_Y), .Y (lut5_out[0]));
  sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_1_65_(.A
       (sky130_osu_sc_18T_hs__mux2_1_61_Y), .Y (lut5_out[1]));
  sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_1_66_(.A
       (sky130_osu_sc_18T_hs__mux2_1_62_Y), .Y (lut6_out));
  sky130_osu_sc_18T_hs__mux2_1 mux_l1_in_0_(.A0
       (sky130_osu_sc_18T_hs__inv_1_1_Y), .A1
       (sky130_osu_sc_18T_hs__inv_1_0_Y), .S0 (sram[0]), .Y
       (sky130_osu_sc_18T_hs__mux2_1_0_Y));
  sky130_osu_sc_18T_hs__mux2_1 mux_l1_in_1_(.A0
       (sky130_osu_sc_18T_hs__inv_1_3_Y), .A1
       (sky130_osu_sc_18T_hs__inv_1_2_Y), .S0 (sram[0]), .Y
       (sky130_osu_sc_18T_hs__mux2_1_1_Y));
  sky130_osu_sc_18T_hs__mux2_1 mux_l1_in_2_(.A0
       (sky130_osu_sc_18T_hs__inv_1_5_Y), .A1
       (sky130_osu_sc_18T_hs__inv_1_4_Y), .S0 (sram[0]), .Y
       (sky130_osu_sc_18T_hs__mux2_1_2_Y));
  sky130_osu_sc_18T_hs__mux2_1 mux_l1_in_3_(.A0
       (sky130_osu_sc_18T_hs__inv_1_7_Y), .A1
       (sky130_osu_sc_18T_hs__inv_1_6_Y), .S0 (sram[0]), .Y
       (sky130_osu_sc_18T_hs__mux2_1_3_Y));
  sky130_osu_sc_18T_hs__mux2_1 mux_l1_in_4_(.A0
       (sky130_osu_sc_18T_hs__inv_1_9_Y), .A1
       (sky130_osu_sc_18T_hs__inv_1_8_Y), .S0 (sram[0]), .Y
       (sky130_osu_sc_18T_hs__mux2_1_4_Y));
  sky130_osu_sc_18T_hs__mux2_1 mux_l1_in_5_(.A0
       (sky130_osu_sc_18T_hs__inv_1_11_Y), .A1
       (sky130_osu_sc_18T_hs__inv_1_10_Y), .S0 (sram[0]), .Y
       (sky130_osu_sc_18T_hs__mux2_1_5_Y));
  sky130_osu_sc_18T_hs__mux2_1 mux_l1_in_6_(.A0
       (sky130_osu_sc_18T_hs__inv_1_13_Y), .A1
       (sky130_osu_sc_18T_hs__inv_1_12_Y), .S0 (sram[0]), .Y
       (sky130_osu_sc_18T_hs__mux2_1_6_Y));
  sky130_osu_sc_18T_hs__mux2_1 mux_l1_in_7_(.A0
       (sky130_osu_sc_18T_hs__inv_1_15_Y), .A1
       (sky130_osu_sc_18T_hs__inv_1_14_Y), .S0 (sram[0]), .Y
       (sky130_osu_sc_18T_hs__mux2_1_7_Y));
  sky130_osu_sc_18T_hs__mux2_1 mux_l1_in_8_(.A0
       (sky130_osu_sc_18T_hs__inv_1_17_Y), .A1
       (sky130_osu_sc_18T_hs__inv_1_16_Y), .S0 (sram[0]), .Y
       (sky130_osu_sc_18T_hs__mux2_1_8_Y));
  sky130_osu_sc_18T_hs__mux2_1 mux_l1_in_9_(.A0
       (sky130_osu_sc_18T_hs__inv_1_19_Y), .A1
       (sky130_osu_sc_18T_hs__inv_1_18_Y), .S0 (sram[0]), .Y
       (sky130_osu_sc_18T_hs__mux2_1_9_Y));
  sky130_osu_sc_18T_hs__mux2_1 mux_l1_in_10_(.A0
       (sky130_osu_sc_18T_hs__inv_1_21_Y), .A1
       (sky130_osu_sc_18T_hs__inv_1_20_Y), .S0 (sram[0]), .Y
       (sky130_osu_sc_18T_hs__mux2_1_10_Y));
  sky130_osu_sc_18T_hs__mux2_1 mux_l1_in_11_(.A0
       (sky130_osu_sc_18T_hs__inv_1_23_Y), .A1
       (sky130_osu_sc_18T_hs__inv_1_22_Y), .S0 (sram[0]), .Y
       (sky130_osu_sc_18T_hs__mux2_1_11_Y));
  sky130_osu_sc_18T_hs__mux2_1 mux_l1_in_12_(.A0
       (sky130_osu_sc_18T_hs__inv_1_25_Y), .A1
       (sky130_osu_sc_18T_hs__inv_1_24_Y), .S0 (sram[0]), .Y
       (sky130_osu_sc_18T_hs__mux2_1_12_Y));
  sky130_osu_sc_18T_hs__mux2_1 mux_l1_in_13_(.A0
       (sky130_osu_sc_18T_hs__inv_1_27_Y), .A1
       (sky130_osu_sc_18T_hs__inv_1_26_Y), .S0 (sram[0]), .Y
       (sky130_osu_sc_18T_hs__mux2_1_13_Y));
  sky130_osu_sc_18T_hs__mux2_1 mux_l1_in_14_(.A0
       (sky130_osu_sc_18T_hs__inv_1_29_Y), .A1
       (sky130_osu_sc_18T_hs__inv_1_28_Y), .S0 (sram[0]), .Y
       (sky130_osu_sc_18T_hs__mux2_1_14_Y));
  sky130_osu_sc_18T_hs__mux2_1 mux_l1_in_15_(.A0
       (sky130_osu_sc_18T_hs__inv_1_31_Y), .A1
       (sky130_osu_sc_18T_hs__inv_1_30_Y), .S0 (sram[0]), .Y
       (sky130_osu_sc_18T_hs__mux2_1_15_Y));
  sky130_osu_sc_18T_hs__mux2_1 mux_l1_in_16_(.A0
       (sky130_osu_sc_18T_hs__inv_1_33_Y), .A1
       (sky130_osu_sc_18T_hs__inv_1_32_Y), .S0 (sram[0]), .Y
       (sky130_osu_sc_18T_hs__mux2_1_16_Y));
  sky130_osu_sc_18T_hs__mux2_1 mux_l1_in_17_(.A0
       (sky130_osu_sc_18T_hs__inv_1_35_Y), .A1
       (sky130_osu_sc_18T_hs__inv_1_34_Y), .S0 (sram[0]), .Y
       (sky130_osu_sc_18T_hs__mux2_1_17_Y));
  sky130_osu_sc_18T_hs__mux2_1 mux_l1_in_18_(.A0
       (sky130_osu_sc_18T_hs__inv_1_37_Y), .A1
       (sky130_osu_sc_18T_hs__inv_1_36_Y), .S0 (sram[0]), .Y
       (sky130_osu_sc_18T_hs__mux2_1_18_Y));
  sky130_osu_sc_18T_hs__mux2_1 mux_l1_in_19_(.A0
       (sky130_osu_sc_18T_hs__inv_1_39_Y), .A1
       (sky130_osu_sc_18T_hs__inv_1_38_Y), .S0 (sram[0]), .Y
       (sky130_osu_sc_18T_hs__mux2_1_19_Y));
  sky130_osu_sc_18T_hs__mux2_1 mux_l1_in_20_(.A0
       (sky130_osu_sc_18T_hs__inv_1_41_Y), .A1
       (sky130_osu_sc_18T_hs__inv_1_40_Y), .S0 (sram[0]), .Y
       (sky130_osu_sc_18T_hs__mux2_1_20_Y));
  sky130_osu_sc_18T_hs__mux2_1 mux_l1_in_21_(.A0
       (sky130_osu_sc_18T_hs__inv_1_43_Y), .A1
       (sky130_osu_sc_18T_hs__inv_1_42_Y), .S0 (sram[0]), .Y
       (sky130_osu_sc_18T_hs__mux2_1_21_Y));
  sky130_osu_sc_18T_hs__mux2_1 mux_l1_in_22_(.A0
       (sky130_osu_sc_18T_hs__inv_1_45_Y), .A1
       (sky130_osu_sc_18T_hs__inv_1_44_Y), .S0 (sram[0]), .Y
       (sky130_osu_sc_18T_hs__mux2_1_22_Y));
  sky130_osu_sc_18T_hs__mux2_1 mux_l1_in_23_(.A0
       (sky130_osu_sc_18T_hs__inv_1_47_Y), .A1
       (sky130_osu_sc_18T_hs__inv_1_46_Y), .S0 (sram[0]), .Y
       (sky130_osu_sc_18T_hs__mux2_1_23_Y));
  sky130_osu_sc_18T_hs__mux2_1 mux_l1_in_24_(.A0
       (sky130_osu_sc_18T_hs__inv_1_49_Y), .A1
       (sky130_osu_sc_18T_hs__inv_1_48_Y), .S0 (sram[0]), .Y
       (sky130_osu_sc_18T_hs__mux2_1_24_Y));
  sky130_osu_sc_18T_hs__mux2_1 mux_l1_in_25_(.A0
       (sky130_osu_sc_18T_hs__inv_1_51_Y), .A1
       (sky130_osu_sc_18T_hs__inv_1_50_Y), .S0 (sram[0]), .Y
       (sky130_osu_sc_18T_hs__mux2_1_25_Y));
  sky130_osu_sc_18T_hs__mux2_1 mux_l1_in_26_(.A0
       (sky130_osu_sc_18T_hs__inv_1_53_Y), .A1
       (sky130_osu_sc_18T_hs__inv_1_52_Y), .S0 (sram[0]), .Y
       (sky130_osu_sc_18T_hs__mux2_1_26_Y));
  sky130_osu_sc_18T_hs__mux2_1 mux_l1_in_27_(.A0
       (sky130_osu_sc_18T_hs__inv_1_55_Y), .A1
       (sky130_osu_sc_18T_hs__inv_1_54_Y), .S0 (sram[0]), .Y
       (sky130_osu_sc_18T_hs__mux2_1_27_Y));
  sky130_osu_sc_18T_hs__mux2_1 mux_l1_in_28_(.A0
       (sky130_osu_sc_18T_hs__inv_1_57_Y), .A1
       (sky130_osu_sc_18T_hs__inv_1_56_Y), .S0 (sram[0]), .Y
       (sky130_osu_sc_18T_hs__mux2_1_28_Y));
  sky130_osu_sc_18T_hs__mux2_1 mux_l1_in_29_(.A0
       (sky130_osu_sc_18T_hs__inv_1_59_Y), .A1
       (sky130_osu_sc_18T_hs__inv_1_58_Y), .S0 (sram[0]), .Y
       (sky130_osu_sc_18T_hs__mux2_1_29_Y));
  sky130_osu_sc_18T_hs__mux2_1 mux_l1_in_30_(.A0
       (sky130_osu_sc_18T_hs__inv_1_61_Y), .A1
       (sky130_osu_sc_18T_hs__inv_1_60_Y), .S0 (sram[0]), .Y
       (sky130_osu_sc_18T_hs__mux2_1_30_Y));
  sky130_osu_sc_18T_hs__mux2_1 mux_l1_in_31_(.A0
       (sky130_osu_sc_18T_hs__inv_1_63_Y), .A1
       (sky130_osu_sc_18T_hs__inv_1_62_Y), .S0 (sram[0]), .Y
       (sky130_osu_sc_18T_hs__mux2_1_31_Y));
  sky130_osu_sc_18T_hs__mux2_1 mux_l2_in_0_(.A0
       (sky130_osu_sc_18T_hs__mux2_1_1_Y), .A1
       (sky130_osu_sc_18T_hs__mux2_1_0_Y), .S0 (sram[1]), .Y
       (sky130_osu_sc_18T_hs__mux2_1_32_Y));
  sky130_osu_sc_18T_hs__mux2_1 mux_l2_in_1_(.A0
       (sky130_osu_sc_18T_hs__mux2_1_3_Y), .A1
       (sky130_osu_sc_18T_hs__mux2_1_2_Y), .S0 (sram[1]), .Y
       (sky130_osu_sc_18T_hs__mux2_1_33_Y));
  sky130_osu_sc_18T_hs__mux2_1 mux_l2_in_2_(.A0
       (sky130_osu_sc_18T_hs__mux2_1_5_Y), .A1
       (sky130_osu_sc_18T_hs__mux2_1_4_Y), .S0 (sram[1]), .Y
       (sky130_osu_sc_18T_hs__mux2_1_34_Y));
  sky130_osu_sc_18T_hs__mux2_1 mux_l2_in_3_(.A0
       (sky130_osu_sc_18T_hs__mux2_1_7_Y), .A1
       (sky130_osu_sc_18T_hs__mux2_1_6_Y), .S0 (sram[1]), .Y
       (sky130_osu_sc_18T_hs__mux2_1_35_Y));
  sky130_osu_sc_18T_hs__mux2_1 mux_l2_in_4_(.A0
       (sky130_osu_sc_18T_hs__mux2_1_9_Y), .A1
       (sky130_osu_sc_18T_hs__mux2_1_8_Y), .S0 (sram[1]), .Y
       (sky130_osu_sc_18T_hs__mux2_1_36_Y));
  sky130_osu_sc_18T_hs__mux2_1 mux_l2_in_5_(.A0
       (sky130_osu_sc_18T_hs__mux2_1_11_Y), .A1
       (sky130_osu_sc_18T_hs__mux2_1_10_Y), .S0 (sram[1]), .Y
       (sky130_osu_sc_18T_hs__mux2_1_37_Y));
  sky130_osu_sc_18T_hs__mux2_1 mux_l2_in_6_(.A0
       (sky130_osu_sc_18T_hs__mux2_1_13_Y), .A1
       (sky130_osu_sc_18T_hs__mux2_1_12_Y), .S0 (sram[1]), .Y
       (sky130_osu_sc_18T_hs__mux2_1_38_Y));
  sky130_osu_sc_18T_hs__mux2_1 mux_l2_in_7_(.A0
       (sky130_osu_sc_18T_hs__mux2_1_15_Y), .A1
       (sky130_osu_sc_18T_hs__mux2_1_14_Y), .S0 (sram[1]), .Y
       (sky130_osu_sc_18T_hs__mux2_1_39_Y));
  sky130_osu_sc_18T_hs__mux2_1 mux_l2_in_8_(.A0
       (sky130_osu_sc_18T_hs__mux2_1_17_Y), .A1
       (sky130_osu_sc_18T_hs__mux2_1_16_Y), .S0 (sram[1]), .Y
       (sky130_osu_sc_18T_hs__mux2_1_40_Y));
  sky130_osu_sc_18T_hs__mux2_1 mux_l2_in_9_(.A0
       (sky130_osu_sc_18T_hs__mux2_1_19_Y), .A1
       (sky130_osu_sc_18T_hs__mux2_1_18_Y), .S0 (sram[1]), .Y
       (sky130_osu_sc_18T_hs__mux2_1_41_Y));
  sky130_osu_sc_18T_hs__mux2_1 mux_l2_in_10_(.A0
       (sky130_osu_sc_18T_hs__mux2_1_21_Y), .A1
       (sky130_osu_sc_18T_hs__mux2_1_20_Y), .S0 (sram[1]), .Y
       (sky130_osu_sc_18T_hs__mux2_1_42_Y));
  sky130_osu_sc_18T_hs__mux2_1 mux_l2_in_11_(.A0
       (sky130_osu_sc_18T_hs__mux2_1_23_Y), .A1
       (sky130_osu_sc_18T_hs__mux2_1_22_Y), .S0 (sram[1]), .Y
       (sky130_osu_sc_18T_hs__mux2_1_43_Y));
  sky130_osu_sc_18T_hs__mux2_1 mux_l2_in_12_(.A0
       (sky130_osu_sc_18T_hs__mux2_1_25_Y), .A1
       (sky130_osu_sc_18T_hs__mux2_1_24_Y), .S0 (sram[1]), .Y
       (sky130_osu_sc_18T_hs__mux2_1_44_Y));
  sky130_osu_sc_18T_hs__mux2_1 mux_l2_in_13_(.A0
       (sky130_osu_sc_18T_hs__mux2_1_27_Y), .A1
       (sky130_osu_sc_18T_hs__mux2_1_26_Y), .S0 (sram[1]), .Y
       (sky130_osu_sc_18T_hs__mux2_1_45_Y));
  sky130_osu_sc_18T_hs__mux2_1 mux_l2_in_14_(.A0
       (sky130_osu_sc_18T_hs__mux2_1_29_Y), .A1
       (sky130_osu_sc_18T_hs__mux2_1_28_Y), .S0 (sram[1]), .Y
       (sky130_osu_sc_18T_hs__mux2_1_46_Y));
  sky130_osu_sc_18T_hs__mux2_1 mux_l2_in_15_(.A0
       (sky130_osu_sc_18T_hs__mux2_1_31_Y), .A1
       (sky130_osu_sc_18T_hs__mux2_1_30_Y), .S0 (sram[1]), .Y
       (sky130_osu_sc_18T_hs__mux2_1_47_Y));
  sky130_osu_sc_18T_hs__mux2_1 mux_l3_in_0_(.A0
       (sky130_osu_sc_18T_hs__buf_4_1_Y), .A1
       (sky130_osu_sc_18T_hs__buf_4_0_Y), .S0 (sram[2]), .Y
       (sky130_osu_sc_18T_hs__mux2_1_48_Y));
  sky130_osu_sc_18T_hs__mux2_1 mux_l3_in_1_(.A0
       (sky130_osu_sc_18T_hs__buf_4_3_Y), .A1
       (sky130_osu_sc_18T_hs__buf_4_2_Y), .S0 (sram[2]), .Y
       (sky130_osu_sc_18T_hs__mux2_1_49_Y));
  sky130_osu_sc_18T_hs__mux2_1 mux_l3_in_2_(.A0
       (sky130_osu_sc_18T_hs__buf_4_5_Y), .A1
       (sky130_osu_sc_18T_hs__buf_4_4_Y), .S0 (sram[2]), .Y
       (sky130_osu_sc_18T_hs__mux2_1_50_Y));
  sky130_osu_sc_18T_hs__mux2_1 mux_l3_in_3_(.A0
       (sky130_osu_sc_18T_hs__buf_4_7_Y), .A1
       (sky130_osu_sc_18T_hs__buf_4_6_Y), .S0 (sram[2]), .Y
       (sky130_osu_sc_18T_hs__mux2_1_51_Y));
  sky130_osu_sc_18T_hs__mux2_1 mux_l3_in_4_(.A0
       (sky130_osu_sc_18T_hs__buf_4_9_Y), .A1
       (sky130_osu_sc_18T_hs__buf_4_8_Y), .S0 (sram[2]), .Y
       (sky130_osu_sc_18T_hs__mux2_1_52_Y));
  sky130_osu_sc_18T_hs__mux2_1 mux_l3_in_5_(.A0
       (sky130_osu_sc_18T_hs__buf_4_11_Y), .A1
       (sky130_osu_sc_18T_hs__buf_4_10_Y), .S0 (sram[2]), .Y
       (sky130_osu_sc_18T_hs__mux2_1_53_Y));
  sky130_osu_sc_18T_hs__mux2_1 mux_l3_in_6_(.A0
       (sky130_osu_sc_18T_hs__buf_4_13_Y), .A1
       (sky130_osu_sc_18T_hs__buf_4_12_Y), .S0 (sram[2]), .Y
       (sky130_osu_sc_18T_hs__mux2_1_54_Y));
  sky130_osu_sc_18T_hs__mux2_1 mux_l3_in_7_(.A0
       (sky130_osu_sc_18T_hs__buf_4_15_Y), .A1
       (sky130_osu_sc_18T_hs__buf_4_14_Y), .S0 (sram[2]), .Y
       (sky130_osu_sc_18T_hs__mux2_1_55_Y));
  sky130_osu_sc_18T_hs__mux2_1 mux_l4_in_0_(.A0
       (sky130_osu_sc_18T_hs__mux2_1_49_Y), .A1
       (sky130_osu_sc_18T_hs__mux2_1_48_Y), .S0 (sram[3]), .Y
       (sky130_osu_sc_18T_hs__mux2_1_56_Y));
  sky130_osu_sc_18T_hs__mux2_1 mux_l4_in_1_(.A0
       (sky130_osu_sc_18T_hs__mux2_1_51_Y), .A1
       (sky130_osu_sc_18T_hs__mux2_1_50_Y), .S0 (sram[3]), .Y
       (sky130_osu_sc_18T_hs__mux2_1_57_Y));
  sky130_osu_sc_18T_hs__mux2_1 mux_l4_in_2_(.A0
       (sky130_osu_sc_18T_hs__mux2_1_53_Y), .A1
       (sky130_osu_sc_18T_hs__mux2_1_52_Y), .S0 (sram[3]), .Y
       (sky130_osu_sc_18T_hs__mux2_1_58_Y));
  sky130_osu_sc_18T_hs__mux2_1 mux_l4_in_3_(.A0
       (sky130_osu_sc_18T_hs__mux2_1_55_Y), .A1
       (sky130_osu_sc_18T_hs__mux2_1_54_Y), .S0 (sram[3]), .Y
       (sky130_osu_sc_18T_hs__mux2_1_59_Y));
  sky130_osu_sc_18T_hs__mux2_1 mux_l5_in_0_(.A0
       (sky130_osu_sc_18T_hs__buf_4_17_Y), .A1
       (sky130_osu_sc_18T_hs__buf_4_16_Y), .S0 (sram[4]), .Y
       (sky130_osu_sc_18T_hs__mux2_1_60_Y));
  sky130_osu_sc_18T_hs__mux2_1 mux_l5_in_1_(.A0
       (sky130_osu_sc_18T_hs__buf_4_19_Y), .A1
       (sky130_osu_sc_18T_hs__buf_4_18_Y), .S0 (sram[4]), .Y
       (sky130_osu_sc_18T_hs__mux2_1_61_Y));
  sky130_osu_sc_18T_hs__mux2_1 mux_l6_in_0_(.A0
       (sky130_osu_sc_18T_hs__mux2_1_61_Y), .A1
       (sky130_osu_sc_18T_hs__mux2_1_60_Y), .S0 (sram[5]), .Y
       (sky130_osu_sc_18T_hs__mux2_1_62_Y));
  sky130_osu_sc_18T_hs__buf_4 sky130_osu_sc_18T_hs__buf_4_0_(.A
       (sky130_osu_sc_18T_hs__mux2_1_32_Y), .Y
       (sky130_osu_sc_18T_hs__buf_4_0_Y));
  sky130_osu_sc_18T_hs__buf_4 sky130_osu_sc_18T_hs__buf_4_1_(.A
       (sky130_osu_sc_18T_hs__mux2_1_33_Y), .Y
       (sky130_osu_sc_18T_hs__buf_4_1_Y));
  sky130_osu_sc_18T_hs__buf_4 sky130_osu_sc_18T_hs__buf_4_2_(.A
       (sky130_osu_sc_18T_hs__mux2_1_34_Y), .Y
       (sky130_osu_sc_18T_hs__buf_4_2_Y));
  sky130_osu_sc_18T_hs__buf_4 sky130_osu_sc_18T_hs__buf_4_3_(.A
       (sky130_osu_sc_18T_hs__mux2_1_35_Y), .Y
       (sky130_osu_sc_18T_hs__buf_4_3_Y));
  sky130_osu_sc_18T_hs__buf_4 sky130_osu_sc_18T_hs__buf_4_4_(.A
       (sky130_osu_sc_18T_hs__mux2_1_36_Y), .Y
       (sky130_osu_sc_18T_hs__buf_4_4_Y));
  sky130_osu_sc_18T_hs__buf_4 sky130_osu_sc_18T_hs__buf_4_5_(.A
       (sky130_osu_sc_18T_hs__mux2_1_37_Y), .Y
       (sky130_osu_sc_18T_hs__buf_4_5_Y));
  sky130_osu_sc_18T_hs__buf_4 sky130_osu_sc_18T_hs__buf_4_6_(.A
       (sky130_osu_sc_18T_hs__mux2_1_38_Y), .Y
       (sky130_osu_sc_18T_hs__buf_4_6_Y));
  sky130_osu_sc_18T_hs__buf_4 sky130_osu_sc_18T_hs__buf_4_7_(.A
       (sky130_osu_sc_18T_hs__mux2_1_39_Y), .Y
       (sky130_osu_sc_18T_hs__buf_4_7_Y));
  sky130_osu_sc_18T_hs__buf_4 sky130_osu_sc_18T_hs__buf_4_8_(.A
       (sky130_osu_sc_18T_hs__mux2_1_40_Y), .Y
       (sky130_osu_sc_18T_hs__buf_4_8_Y));
  sky130_osu_sc_18T_hs__buf_4 sky130_osu_sc_18T_hs__buf_4_9_(.A
       (sky130_osu_sc_18T_hs__mux2_1_41_Y), .Y
       (sky130_osu_sc_18T_hs__buf_4_9_Y));
  sky130_osu_sc_18T_hs__buf_4 sky130_osu_sc_18T_hs__buf_4_10_(.A
       (sky130_osu_sc_18T_hs__mux2_1_42_Y), .Y
       (sky130_osu_sc_18T_hs__buf_4_10_Y));
  sky130_osu_sc_18T_hs__buf_4 sky130_osu_sc_18T_hs__buf_4_11_(.A
       (sky130_osu_sc_18T_hs__mux2_1_43_Y), .Y
       (sky130_osu_sc_18T_hs__buf_4_11_Y));
  sky130_osu_sc_18T_hs__buf_4 sky130_osu_sc_18T_hs__buf_4_12_(.A
       (sky130_osu_sc_18T_hs__mux2_1_44_Y), .Y
       (sky130_osu_sc_18T_hs__buf_4_12_Y));
  sky130_osu_sc_18T_hs__buf_4 sky130_osu_sc_18T_hs__buf_4_13_(.A
       (sky130_osu_sc_18T_hs__mux2_1_45_Y), .Y
       (sky130_osu_sc_18T_hs__buf_4_13_Y));
  sky130_osu_sc_18T_hs__buf_4 sky130_osu_sc_18T_hs__buf_4_14_(.A
       (sky130_osu_sc_18T_hs__mux2_1_46_Y), .Y
       (sky130_osu_sc_18T_hs__buf_4_14_Y));
  sky130_osu_sc_18T_hs__buf_4 sky130_osu_sc_18T_hs__buf_4_15_(.A
       (sky130_osu_sc_18T_hs__mux2_1_47_Y), .Y
       (sky130_osu_sc_18T_hs__buf_4_15_Y));
  sky130_osu_sc_18T_hs__buf_4 sky130_osu_sc_18T_hs__buf_4_16_(.A
       (sky130_osu_sc_18T_hs__mux2_1_56_Y), .Y
       (sky130_osu_sc_18T_hs__buf_4_16_Y));
  sky130_osu_sc_18T_hs__buf_4 sky130_osu_sc_18T_hs__buf_4_17_(.A
       (sky130_osu_sc_18T_hs__mux2_1_57_Y), .Y
       (sky130_osu_sc_18T_hs__buf_4_17_Y));
  sky130_osu_sc_18T_hs__buf_4 sky130_osu_sc_18T_hs__buf_4_18_(.A
       (sky130_osu_sc_18T_hs__mux2_1_58_Y), .Y
       (sky130_osu_sc_18T_hs__buf_4_18_Y));
  sky130_osu_sc_18T_hs__buf_4 sky130_osu_sc_18T_hs__buf_4_19_(.A
       (sky130_osu_sc_18T_hs__mux2_1_59_Y), .Y
       (sky130_osu_sc_18T_hs__buf_4_19_Y));
endmodule

module frac_lut6(in, sram, sram_inv, mode, mode_inv, lut5_out,
     lut6_out);
  input [0:5] in;
  input [0:63] sram, sram_inv;
  input [0:0] mode, mode_inv;
  output [0:1] lut5_out;
  output [0:0] lut6_out;
  wire [0:5] in;
  wire [0:63] sram, sram_inv;
  wire [0:0] mode, mode_inv;
  wire [0:1] lut5_out;
  wire [0:0] lut6_out;
  wire [0:0] sky130_osu_sc_18T_hs__or2_1_0_Y;
  wire [0:0] sky130_osu_sc_18T_hs__inv_1_0_Y;
  wire [0:0] sky130_osu_sc_18T_hs__inv_1_1_Y;
  wire [0:0] sky130_osu_sc_18T_hs__inv_1_2_Y;
  wire [0:0] sky130_osu_sc_18T_hs__inv_1_3_Y;
  wire [0:0] sky130_osu_sc_18T_hs__inv_1_4_Y;
  wire [0:0] sky130_osu_sc_18T_hs__inv_1_5_Y;
  wire [0:0] sky130_osu_sc_18T_hs__buf_4_0_Y;
  wire [0:0] sky130_osu_sc_18T_hs__buf_4_1_Y;
  wire [0:0] sky130_osu_sc_18T_hs__buf_4_2_Y;
  wire [0:0] sky130_osu_sc_18T_hs__buf_4_3_Y;
  wire [0:0] sky130_osu_sc_18T_hs__buf_4_4_Y;
  wire [0:0] sky130_osu_sc_18T_hs__buf_4_5_Y;
  frac_lut6_mux frac_lut6_mux_0_(.in (sram), .sram
       ({sky130_osu_sc_18T_hs__buf_4_0_Y,
       sky130_osu_sc_18T_hs__buf_4_1_Y,
       sky130_osu_sc_18T_hs__buf_4_2_Y,
       sky130_osu_sc_18T_hs__buf_4_3_Y,
       sky130_osu_sc_18T_hs__buf_4_4_Y,
       sky130_osu_sc_18T_hs__buf_4_5_Y}), .sram_inv
       ({sky130_osu_sc_18T_hs__inv_1_0_Y,
       sky130_osu_sc_18T_hs__inv_1_1_Y,
       sky130_osu_sc_18T_hs__inv_1_2_Y,
       sky130_osu_sc_18T_hs__inv_1_3_Y,
       sky130_osu_sc_18T_hs__inv_1_4_Y,
       sky130_osu_sc_18T_hs__inv_1_5_Y}), .lut5_out (lut5_out),
       .lut6_out (lut6_out));
  sky130_osu_sc_18T_hs__or2_1 sky130_osu_sc_18T_hs__or2_1_0_(.A (mode),
       .B (in[5]), .Y (sky130_osu_sc_18T_hs__or2_1_0_Y));
  sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_1_0_(.A
       (in[0]), .Y (sky130_osu_sc_18T_hs__inv_1_0_Y));
  sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_1_1_(.A
       (in[1]), .Y (sky130_osu_sc_18T_hs__inv_1_1_Y));
  sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_1_2_(.A
       (in[2]), .Y (sky130_osu_sc_18T_hs__inv_1_2_Y));
  sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_1_3_(.A
       (in[3]), .Y (sky130_osu_sc_18T_hs__inv_1_3_Y));
  sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_1_4_(.A
       (in[4]), .Y (sky130_osu_sc_18T_hs__inv_1_4_Y));
  sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_1_5_(.A
       (sky130_osu_sc_18T_hs__or2_1_0_Y), .Y
       (sky130_osu_sc_18T_hs__inv_1_5_Y));
  sky130_osu_sc_18T_hs__buf_4 sky130_osu_sc_18T_hs__buf_4_0_(.A
       (in[0]), .Y (sky130_osu_sc_18T_hs__buf_4_0_Y));
  sky130_osu_sc_18T_hs__buf_4 sky130_osu_sc_18T_hs__buf_4_1_(.A
       (in[1]), .Y (sky130_osu_sc_18T_hs__buf_4_1_Y));
  sky130_osu_sc_18T_hs__buf_4 sky130_osu_sc_18T_hs__buf_4_2_(.A
       (in[2]), .Y (sky130_osu_sc_18T_hs__buf_4_2_Y));
  sky130_osu_sc_18T_hs__buf_4 sky130_osu_sc_18T_hs__buf_4_3_(.A
       (in[3]), .Y (sky130_osu_sc_18T_hs__buf_4_3_Y));
  sky130_osu_sc_18T_hs__buf_4 sky130_osu_sc_18T_hs__buf_4_4_(.A
       (in[4]), .Y (sky130_osu_sc_18T_hs__buf_4_4_Y));
  sky130_osu_sc_18T_hs__buf_4 sky130_osu_sc_18T_hs__buf_4_5_(.A
       (sky130_osu_sc_18T_hs__or2_1_0_Y), .Y
       (sky130_osu_sc_18T_hs__buf_4_5_Y));
endmodule

module frac_lut6_sky130_osu_sc_18T_hs__dffr_1_mem(pReset, prog_clk,
     ccff_head, ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:64] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:64] mem_out, mem_outb;
  assign mem_out[64] = ccff_tail;
  sky130_osu_sc_18T_hs__dffr_1 sky130_osu_sc_18T_hs__dffr_1_0_(.RN
       (pReset), .CK (prog_clk), .D (ccff_head), .Q (mem_out[0]), .QN
       (mem_outb[0]));
  sky130_osu_sc_18T_hs__dffr_1 sky130_osu_sc_18T_hs__dffr_1_1_(.RN
       (pReset), .CK (prog_clk), .D (mem_out[0]), .Q (mem_out[1]), .QN
       (mem_outb[1]));
  sky130_osu_sc_18T_hs__dffr_1 sky130_osu_sc_18T_hs__dffr_1_2_(.RN
       (pReset), .CK (prog_clk), .D (mem_out[1]), .Q (mem_out[2]), .QN
       (mem_outb[2]));
  sky130_osu_sc_18T_hs__dffr_1 sky130_osu_sc_18T_hs__dffr_1_3_(.RN
       (pReset), .CK (prog_clk), .D (mem_out[2]), .Q (mem_out[3]), .QN
       (mem_outb[3]));
  sky130_osu_sc_18T_hs__dffr_1 sky130_osu_sc_18T_hs__dffr_1_4_(.RN
       (pReset), .CK (prog_clk), .D (mem_out[3]), .Q (mem_out[4]), .QN
       (mem_outb[4]));
  sky130_osu_sc_18T_hs__dffr_1 sky130_osu_sc_18T_hs__dffr_1_5_(.RN
       (pReset), .CK (prog_clk), .D (mem_out[4]), .Q (mem_out[5]), .QN
       (mem_outb[5]));
  sky130_osu_sc_18T_hs__dffr_1 sky130_osu_sc_18T_hs__dffr_1_6_(.RN
       (pReset), .CK (prog_clk), .D (mem_out[5]), .Q (mem_out[6]), .QN
       (mem_outb[6]));
  sky130_osu_sc_18T_hs__dffr_1 sky130_osu_sc_18T_hs__dffr_1_7_(.RN
       (pReset), .CK (prog_clk), .D (mem_out[6]), .Q (mem_out[7]), .QN
       (mem_outb[7]));
  sky130_osu_sc_18T_hs__dffr_1 sky130_osu_sc_18T_hs__dffr_1_8_(.RN
       (pReset), .CK (prog_clk), .D (mem_out[7]), .Q (mem_out[8]), .QN
       (mem_outb[8]));
  sky130_osu_sc_18T_hs__dffr_1 sky130_osu_sc_18T_hs__dffr_1_9_(.RN
       (pReset), .CK (prog_clk), .D (mem_out[8]), .Q (mem_out[9]), .QN
       (mem_outb[9]));
  sky130_osu_sc_18T_hs__dffr_1 sky130_osu_sc_18T_hs__dffr_1_10_(.RN
       (pReset), .CK (prog_clk), .D (mem_out[9]), .Q (mem_out[10]), .QN
       (mem_outb[10]));
  sky130_osu_sc_18T_hs__dffr_1 sky130_osu_sc_18T_hs__dffr_1_11_(.RN
       (pReset), .CK (prog_clk), .D (mem_out[10]), .Q (mem_out[11]),
       .QN (mem_outb[11]));
  sky130_osu_sc_18T_hs__dffr_1 sky130_osu_sc_18T_hs__dffr_1_12_(.RN
       (pReset), .CK (prog_clk), .D (mem_out[11]), .Q (mem_out[12]),
       .QN (mem_outb[12]));
  sky130_osu_sc_18T_hs__dffr_1 sky130_osu_sc_18T_hs__dffr_1_13_(.RN
       (pReset), .CK (prog_clk), .D (mem_out[12]), .Q (mem_out[13]),
       .QN (mem_outb[13]));
  sky130_osu_sc_18T_hs__dffr_1 sky130_osu_sc_18T_hs__dffr_1_14_(.RN
       (pReset), .CK (prog_clk), .D (mem_out[13]), .Q (mem_out[14]),
       .QN (mem_outb[14]));
  sky130_osu_sc_18T_hs__dffr_1 sky130_osu_sc_18T_hs__dffr_1_15_(.RN
       (pReset), .CK (prog_clk), .D (mem_out[14]), .Q (mem_out[15]),
       .QN (mem_outb[15]));
  sky130_osu_sc_18T_hs__dffr_1 sky130_osu_sc_18T_hs__dffr_1_16_(.RN
       (pReset), .CK (prog_clk), .D (mem_out[15]), .Q (mem_out[16]),
       .QN (mem_outb[16]));
  sky130_osu_sc_18T_hs__dffr_1 sky130_osu_sc_18T_hs__dffr_1_17_(.RN
       (pReset), .CK (prog_clk), .D (mem_out[16]), .Q (mem_out[17]),
       .QN (mem_outb[17]));
  sky130_osu_sc_18T_hs__dffr_1 sky130_osu_sc_18T_hs__dffr_1_18_(.RN
       (pReset), .CK (prog_clk), .D (mem_out[17]), .Q (mem_out[18]),
       .QN (mem_outb[18]));
  sky130_osu_sc_18T_hs__dffr_1 sky130_osu_sc_18T_hs__dffr_1_19_(.RN
       (pReset), .CK (prog_clk), .D (mem_out[18]), .Q (mem_out[19]),
       .QN (mem_outb[19]));
  sky130_osu_sc_18T_hs__dffr_1 sky130_osu_sc_18T_hs__dffr_1_20_(.RN
       (pReset), .CK (prog_clk), .D (mem_out[19]), .Q (mem_out[20]),
       .QN (mem_outb[20]));
  sky130_osu_sc_18T_hs__dffr_1 sky130_osu_sc_18T_hs__dffr_1_21_(.RN
       (pReset), .CK (prog_clk), .D (mem_out[20]), .Q (mem_out[21]),
       .QN (mem_outb[21]));
  sky130_osu_sc_18T_hs__dffr_1 sky130_osu_sc_18T_hs__dffr_1_22_(.RN
       (pReset), .CK (prog_clk), .D (mem_out[21]), .Q (mem_out[22]),
       .QN (mem_outb[22]));
  sky130_osu_sc_18T_hs__dffr_1 sky130_osu_sc_18T_hs__dffr_1_23_(.RN
       (pReset), .CK (prog_clk), .D (mem_out[22]), .Q (mem_out[23]),
       .QN (mem_outb[23]));
  sky130_osu_sc_18T_hs__dffr_1 sky130_osu_sc_18T_hs__dffr_1_24_(.RN
       (pReset), .CK (prog_clk), .D (mem_out[23]), .Q (mem_out[24]),
       .QN (mem_outb[24]));
  sky130_osu_sc_18T_hs__dffr_1 sky130_osu_sc_18T_hs__dffr_1_25_(.RN
       (pReset), .CK (prog_clk), .D (mem_out[24]), .Q (mem_out[25]),
       .QN (mem_outb[25]));
  sky130_osu_sc_18T_hs__dffr_1 sky130_osu_sc_18T_hs__dffr_1_26_(.RN
       (pReset), .CK (prog_clk), .D (mem_out[25]), .Q (mem_out[26]),
       .QN (mem_outb[26]));
  sky130_osu_sc_18T_hs__dffr_1 sky130_osu_sc_18T_hs__dffr_1_27_(.RN
       (pReset), .CK (prog_clk), .D (mem_out[26]), .Q (mem_out[27]),
       .QN (mem_outb[27]));
  sky130_osu_sc_18T_hs__dffr_1 sky130_osu_sc_18T_hs__dffr_1_28_(.RN
       (pReset), .CK (prog_clk), .D (mem_out[27]), .Q (mem_out[28]),
       .QN (mem_outb[28]));
  sky130_osu_sc_18T_hs__dffr_1 sky130_osu_sc_18T_hs__dffr_1_29_(.RN
       (pReset), .CK (prog_clk), .D (mem_out[28]), .Q (mem_out[29]),
       .QN (mem_outb[29]));
  sky130_osu_sc_18T_hs__dffr_1 sky130_osu_sc_18T_hs__dffr_1_30_(.RN
       (pReset), .CK (prog_clk), .D (mem_out[29]), .Q (mem_out[30]),
       .QN (mem_outb[30]));
  sky130_osu_sc_18T_hs__dffr_1 sky130_osu_sc_18T_hs__dffr_1_31_(.RN
       (pReset), .CK (prog_clk), .D (mem_out[30]), .Q (mem_out[31]),
       .QN (mem_outb[31]));
  sky130_osu_sc_18T_hs__dffr_1 sky130_osu_sc_18T_hs__dffr_1_32_(.RN
       (pReset), .CK (prog_clk), .D (mem_out[31]), .Q (mem_out[32]),
       .QN (mem_outb[32]));
  sky130_osu_sc_18T_hs__dffr_1 sky130_osu_sc_18T_hs__dffr_1_33_(.RN
       (pReset), .CK (prog_clk), .D (mem_out[32]), .Q (mem_out[33]),
       .QN (mem_outb[33]));
  sky130_osu_sc_18T_hs__dffr_1 sky130_osu_sc_18T_hs__dffr_1_34_(.RN
       (pReset), .CK (prog_clk), .D (mem_out[33]), .Q (mem_out[34]),
       .QN (mem_outb[34]));
  sky130_osu_sc_18T_hs__dffr_1 sky130_osu_sc_18T_hs__dffr_1_35_(.RN
       (pReset), .CK (prog_clk), .D (mem_out[34]), .Q (mem_out[35]),
       .QN (mem_outb[35]));
  sky130_osu_sc_18T_hs__dffr_1 sky130_osu_sc_18T_hs__dffr_1_36_(.RN
       (pReset), .CK (prog_clk), .D (mem_out[35]), .Q (mem_out[36]),
       .QN (mem_outb[36]));
  sky130_osu_sc_18T_hs__dffr_1 sky130_osu_sc_18T_hs__dffr_1_37_(.RN
       (pReset), .CK (prog_clk), .D (mem_out[36]), .Q (mem_out[37]),
       .QN (mem_outb[37]));
  sky130_osu_sc_18T_hs__dffr_1 sky130_osu_sc_18T_hs__dffr_1_38_(.RN
       (pReset), .CK (prog_clk), .D (mem_out[37]), .Q (mem_out[38]),
       .QN (mem_outb[38]));
  sky130_osu_sc_18T_hs__dffr_1 sky130_osu_sc_18T_hs__dffr_1_39_(.RN
       (pReset), .CK (prog_clk), .D (mem_out[38]), .Q (mem_out[39]),
       .QN (mem_outb[39]));
  sky130_osu_sc_18T_hs__dffr_1 sky130_osu_sc_18T_hs__dffr_1_40_(.RN
       (pReset), .CK (prog_clk), .D (mem_out[39]), .Q (mem_out[40]),
       .QN (mem_outb[40]));
  sky130_osu_sc_18T_hs__dffr_1 sky130_osu_sc_18T_hs__dffr_1_41_(.RN
       (pReset), .CK (prog_clk), .D (mem_out[40]), .Q (mem_out[41]),
       .QN (mem_outb[41]));
  sky130_osu_sc_18T_hs__dffr_1 sky130_osu_sc_18T_hs__dffr_1_42_(.RN
       (pReset), .CK (prog_clk), .D (mem_out[41]), .Q (mem_out[42]),
       .QN (mem_outb[42]));
  sky130_osu_sc_18T_hs__dffr_1 sky130_osu_sc_18T_hs__dffr_1_43_(.RN
       (pReset), .CK (prog_clk), .D (mem_out[42]), .Q (mem_out[43]),
       .QN (mem_outb[43]));
  sky130_osu_sc_18T_hs__dffr_1 sky130_osu_sc_18T_hs__dffr_1_44_(.RN
       (pReset), .CK (prog_clk), .D (mem_out[43]), .Q (mem_out[44]),
       .QN (mem_outb[44]));
  sky130_osu_sc_18T_hs__dffr_1 sky130_osu_sc_18T_hs__dffr_1_45_(.RN
       (pReset), .CK (prog_clk), .D (mem_out[44]), .Q (mem_out[45]),
       .QN (mem_outb[45]));
  sky130_osu_sc_18T_hs__dffr_1 sky130_osu_sc_18T_hs__dffr_1_46_(.RN
       (pReset), .CK (prog_clk), .D (mem_out[45]), .Q (mem_out[46]),
       .QN (mem_outb[46]));
  sky130_osu_sc_18T_hs__dffr_1 sky130_osu_sc_18T_hs__dffr_1_47_(.RN
       (pReset), .CK (prog_clk), .D (mem_out[46]), .Q (mem_out[47]),
       .QN (mem_outb[47]));
  sky130_osu_sc_18T_hs__dffr_1 sky130_osu_sc_18T_hs__dffr_1_48_(.RN
       (pReset), .CK (prog_clk), .D (mem_out[47]), .Q (mem_out[48]),
       .QN (mem_outb[48]));
  sky130_osu_sc_18T_hs__dffr_1 sky130_osu_sc_18T_hs__dffr_1_49_(.RN
       (pReset), .CK (prog_clk), .D (mem_out[48]), .Q (mem_out[49]),
       .QN (mem_outb[49]));
  sky130_osu_sc_18T_hs__dffr_1 sky130_osu_sc_18T_hs__dffr_1_50_(.RN
       (pReset), .CK (prog_clk), .D (mem_out[49]), .Q (mem_out[50]),
       .QN (mem_outb[50]));
  sky130_osu_sc_18T_hs__dffr_1 sky130_osu_sc_18T_hs__dffr_1_51_(.RN
       (pReset), .CK (prog_clk), .D (mem_out[50]), .Q (mem_out[51]),
       .QN (mem_outb[51]));
  sky130_osu_sc_18T_hs__dffr_1 sky130_osu_sc_18T_hs__dffr_1_52_(.RN
       (pReset), .CK (prog_clk), .D (mem_out[51]), .Q (mem_out[52]),
       .QN (mem_outb[52]));
  sky130_osu_sc_18T_hs__dffr_1 sky130_osu_sc_18T_hs__dffr_1_53_(.RN
       (pReset), .CK (prog_clk), .D (mem_out[52]), .Q (mem_out[53]),
       .QN (mem_outb[53]));
  sky130_osu_sc_18T_hs__dffr_1 sky130_osu_sc_18T_hs__dffr_1_54_(.RN
       (pReset), .CK (prog_clk), .D (mem_out[53]), .Q (mem_out[54]),
       .QN (mem_outb[54]));
  sky130_osu_sc_18T_hs__dffr_1 sky130_osu_sc_18T_hs__dffr_1_55_(.RN
       (pReset), .CK (prog_clk), .D (mem_out[54]), .Q (mem_out[55]),
       .QN (mem_outb[55]));
  sky130_osu_sc_18T_hs__dffr_1 sky130_osu_sc_18T_hs__dffr_1_56_(.RN
       (pReset), .CK (prog_clk), .D (mem_out[55]), .Q (mem_out[56]),
       .QN (mem_outb[56]));
  sky130_osu_sc_18T_hs__dffr_1 sky130_osu_sc_18T_hs__dffr_1_57_(.RN
       (pReset), .CK (prog_clk), .D (mem_out[56]), .Q (mem_out[57]),
       .QN (mem_outb[57]));
  sky130_osu_sc_18T_hs__dffr_1 sky130_osu_sc_18T_hs__dffr_1_58_(.RN
       (pReset), .CK (prog_clk), .D (mem_out[57]), .Q (mem_out[58]),
       .QN (mem_outb[58]));
  sky130_osu_sc_18T_hs__dffr_1 sky130_osu_sc_18T_hs__dffr_1_59_(.RN
       (pReset), .CK (prog_clk), .D (mem_out[58]), .Q (mem_out[59]),
       .QN (mem_outb[59]));
  sky130_osu_sc_18T_hs__dffr_1 sky130_osu_sc_18T_hs__dffr_1_60_(.RN
       (pReset), .CK (prog_clk), .D (mem_out[59]), .Q (mem_out[60]),
       .QN (mem_outb[60]));
  sky130_osu_sc_18T_hs__dffr_1 sky130_osu_sc_18T_hs__dffr_1_61_(.RN
       (pReset), .CK (prog_clk), .D (mem_out[60]), .Q (mem_out[61]),
       .QN (mem_outb[61]));
  sky130_osu_sc_18T_hs__dffr_1 sky130_osu_sc_18T_hs__dffr_1_62_(.RN
       (pReset), .CK (prog_clk), .D (mem_out[61]), .Q (mem_out[62]),
       .QN (mem_outb[62]));
  sky130_osu_sc_18T_hs__dffr_1 sky130_osu_sc_18T_hs__dffr_1_63_(.RN
       (pReset), .CK (prog_clk), .D (mem_out[62]), .Q (mem_out[63]),
       .QN (mem_outb[63]));
  sky130_osu_sc_18T_hs__dffr_1 sky130_osu_sc_18T_hs__dffr_1_64_(.RN
       (pReset), .CK (prog_clk), .D (mem_out[63]), .Q (ccff_tail), .QN
       (mem_outb[64]));
endmodule

module
     logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6(pReset,
     prog_clk, frac_lut6_in, ccff_head, frac_lut6_lut5_out,
     frac_lut6_lut6_out, ccff_tail);
  input [0:0] pReset, prog_clk, ccff_head;
  input [0:5] frac_lut6_in;
  output [0:1] frac_lut6_lut5_out;
  output [0:0] frac_lut6_lut6_out, ccff_tail;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:5] frac_lut6_in;
  wire [0:1] frac_lut6_lut5_out;
  wire [0:0] frac_lut6_lut6_out, ccff_tail;
  wire [0:63] frac_lut6_0_sram;
  wire [0:63] frac_lut6_0_sram_inv;
  wire [0:0] frac_lut6_0_mode;
  wire [0:0] frac_lut6_0_mode_inv;
  frac_lut6 frac_lut6_0_(.in (frac_lut6_in), .sram (frac_lut6_0_sram),
       .sram_inv (frac_lut6_0_sram_inv), .mode (frac_lut6_0_mode),
       .mode_inv (frac_lut6_0_mode_inv), .lut5_out
       (frac_lut6_lut5_out), .lut6_out (frac_lut6_lut6_out));
  frac_lut6_sky130_osu_sc_18T_hs__dffr_1_mem
       frac_lut6_sky130_osu_sc_18T_hs__dffr_1_mem(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head (ccff_head), .ccff_tail
       (ccff_tail), .mem_out ({frac_lut6_0_sram, frac_lut6_0_mode}),
       .mem_outb ({frac_lut6_0_sram_inv, frac_lut6_0_mode_inv}));
endmodule

module const1(const1);
  output [0:0] const1;
  wire [0:0] const1;
  assign const1[0] = 1'b1;
endmodule

module mux_tree_size2(in, sram, sram_inv, out);
  input [0:1] in, sram, sram_inv;
  output [0:0] out;
  wire [0:1] in, sram, sram_inv;
  wire [0:0] out;
  wire [0:0] sky130_osu_sc_18T_hs__inv_1_0_Y;
  wire [0:0] sky130_osu_sc_18T_hs__inv_1_1_Y;
  wire [0:0] sky130_osu_sc_18T_hs__mux2_1_1_Y;
  wire [0:0] const1_0_const1;
  wire [0:0] sky130_osu_sc_18T_hs__mux2_1_0_Y;
  const1 const1_0_(.const1 (const1_0_const1));
  sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_1_0_(.A
       (in[0]), .Y (sky130_osu_sc_18T_hs__inv_1_0_Y));
  sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_1_1_(.A
       (in[1]), .Y (sky130_osu_sc_18T_hs__inv_1_1_Y));
  sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_1_2_(.A
       (sky130_osu_sc_18T_hs__mux2_1_1_Y), .Y (out));
  sky130_osu_sc_18T_hs__mux2_1 mux_l1_in_0_(.A0
       (sky130_osu_sc_18T_hs__inv_1_1_Y), .A1
       (sky130_osu_sc_18T_hs__inv_1_0_Y), .S0 (sram[0]), .Y
       (sky130_osu_sc_18T_hs__mux2_1_0_Y));
  sky130_osu_sc_18T_hs__mux2_1 mux_l2_in_0_(.A0 (const1_0_const1), .A1
       (sky130_osu_sc_18T_hs__mux2_1_0_Y), .S0 (sram[1]), .Y
       (sky130_osu_sc_18T_hs__mux2_1_1_Y));
endmodule

module mux_tree_size2_mem(pReset, prog_clk, ccff_head, ccff_tail,
     mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:1] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:1] mem_out, mem_outb;
  assign mem_out[1] = ccff_tail;
  sky130_osu_sc_18T_hs__dffr_1 sky130_osu_sc_18T_hs__dffr_1_0_(.RN
       (pReset), .CK (prog_clk), .D (ccff_head), .Q (mem_out[0]), .QN
       (mem_outb[0]));
  sky130_osu_sc_18T_hs__dffr_1 sky130_osu_sc_18T_hs__dffr_1_1_(.RN
       (pReset), .CK (prog_clk), .D (mem_out[0]), .Q (ccff_tail), .QN
       (mem_outb[1]));
endmodule

module
     logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic(pReset,
     prog_clk, frac_logic_in, ccff_head, frac_logic_out, ccff_tail);
  input [0:0] pReset, prog_clk, ccff_head;
  input [0:5] frac_logic_in;
  output [0:1] frac_logic_out;
  output [0:0] ccff_tail;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:5] frac_logic_in;
  wire [0:1] frac_logic_out;
  wire [0:0] ccff_tail;
  wire [0:0] direct_interc_1_out;
  wire [0:0] direct_interc_2_out;
  wire [0:0] direct_interc_3_out;
  wire [0:0] direct_interc_4_out;
  wire [0:0] direct_interc_5_out;
  wire [0:0] direct_interc_6_out;
  wire [0:1]
       logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_frac_lut6_lut5_out;
  wire [0:0]
       logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_frac_lut6_lut6_out;
  wire [0:0]
       logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_ccff_tail;
  wire [0:1] mux_tree_size2_0_sram;
  wire [0:1] mux_tree_size2_0_sram_inv;
  logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6
       logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0(.pReset
       (pReset), .prog_clk (prog_clk), .frac_lut6_in
       ({direct_interc_1_out, direct_interc_2_out, direct_interc_3_out,
       direct_interc_4_out, direct_interc_5_out, direct_interc_6_out}),
       .ccff_head (ccff_head), .frac_lut6_lut5_out
       (logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_frac_lut6_lut5_out),
       .frac_lut6_lut6_out
       (logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_frac_lut6_lut6_out),
       .ccff_tail
       (logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_ccff_tail));
  mux_tree_size2 mux_frac_logic_out_0(.in
       ({logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_frac_lut6_lut6_out,
       logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_frac_lut6_lut5_out[0]}),
       .sram (mux_tree_size2_0_sram), .sram_inv
       (mux_tree_size2_0_sram_inv), .out (frac_logic_out[0]));
  mux_tree_size2_mem mem_frac_logic_out_0(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head
       (logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_ccff_tail),
       .ccff_tail (ccff_tail), .mem_out (mux_tree_size2_0_sram),
       .mem_outb (mux_tree_size2_0_sram_inv));
  direct_interc direct_interc_0_(.in
       (logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_frac_lut6_lut5_out[1]),
       .out (frac_logic_out[1]));
  direct_interc direct_interc_1_(.in (frac_logic_in[0]), .out
       (direct_interc_1_out));
  direct_interc direct_interc_2_(.in (frac_logic_in[1]), .out
       (direct_interc_2_out));
  direct_interc direct_interc_3_(.in (frac_logic_in[2]), .out
       (direct_interc_3_out));
  direct_interc direct_interc_4_(.in (frac_logic_in[3]), .out
       (direct_interc_4_out));
  direct_interc direct_interc_5_(.in (frac_logic_in[4]), .out
       (direct_interc_5_out));
  direct_interc direct_interc_6_(.in (frac_logic_in[5]), .out
       (direct_interc_6_out));
endmodule

module
     logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff(set,
     reset, clk, ff_D, ff_Q, ff_clk);
  input [0:0] set, reset, clk, ff_D, ff_clk;
  output [0:0] ff_Q;
  wire [0:0] set, reset, clk, ff_D, ff_clk;
  wire [0:0] ff_Q;
  wire UNCONNECTED;
  sky130_osu_sc_18T_hs__dffsr_1 sky130_osu_sc_18T_hs__dffsr_1_0_(.RN
       (reset), .SN (set), .CK (clk), .D (ff_D), .Q (ff_Q), .QN
       (UNCONNECTED));
endmodule

module logical_tile_clb_mode_default__fle_mode_physical__fabric(pReset,
     prog_clk, set, reset, clk, fabric_in, fabric_clk, ccff_head,
     fabric_out, ccff_tail);
  input [0:0] pReset, prog_clk, set, reset, clk, fabric_clk, ccff_head;
  input [0:5] fabric_in;
  output [0:1] fabric_out;
  output [0:0] ccff_tail;
  wire [0:0] pReset, prog_clk, set, reset, clk, fabric_clk, ccff_head;
  wire [0:5] fabric_in;
  wire [0:1] fabric_out;
  wire [0:0] ccff_tail;
  wire [0:0] direct_interc_0_out;
  wire [0:0] direct_interc_1_out;
  wire [0:0] direct_interc_2_out;
  wire [0:0] direct_interc_3_out;
  wire [0:0] direct_interc_4_out;
  wire [0:0] direct_interc_5_out;
  wire [0:1]
       logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_frac_logic_out;
  wire [0:0]
       logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_ccff_tail;
  wire [0:0] direct_interc_6_out;
  wire [0:0] direct_interc_7_out;
  wire [0:0]
       logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0_ff_Q;
  wire [0:0] direct_interc_8_out;
  wire [0:0] direct_interc_9_out;
  wire [0:0]
       logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1_ff_Q;
  wire [0:1] mux_tree_size2_0_sram;
  wire [0:1] mux_tree_size2_0_sram_inv;
  wire [0:1] mux_tree_size2_1_sram;
  wire [0:1] mux_tree_size2_1_sram_inv;
  wire [0:0] mux_tree_size2_mem_0_ccff_tail;
  logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic
       logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0(.pReset
       (pReset), .prog_clk (prog_clk), .frac_logic_in
       ({direct_interc_0_out, direct_interc_1_out, direct_interc_2_out,
       direct_interc_3_out, direct_interc_4_out, direct_interc_5_out}),
       .ccff_head (ccff_head), .frac_logic_out
       (logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_frac_logic_out),
       .ccff_tail
       (logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_ccff_tail));
  logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff
       logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0(.set
       (set), .reset (reset), .clk (clk), .ff_D (direct_interc_6_out),
       .ff_Q
       (logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0_ff_Q),
       .ff_clk (direct_interc_7_out));
  logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff
       logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1(.set
       (set), .reset (reset), .clk (clk), .ff_D (direct_interc_8_out),
       .ff_Q
       (logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1_ff_Q),
       .ff_clk (direct_interc_9_out));
  mux_tree_size2 mux_fabric_out_0(.in
       ({logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0_ff_Q,
       logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_frac_logic_out[0]}),
       .sram (mux_tree_size2_0_sram), .sram_inv
       (mux_tree_size2_0_sram_inv), .out (fabric_out[0]));
  mux_tree_size2 mux_fabric_out_1(.in
       ({logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1_ff_Q,
       logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_frac_logic_out[1]}),
       .sram (mux_tree_size2_1_sram), .sram_inv
       (mux_tree_size2_1_sram_inv), .out (fabric_out[1]));
  mux_tree_size2_mem mem_fabric_out_0(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head
       (logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_ccff_tail),
       .ccff_tail (mux_tree_size2_mem_0_ccff_tail), .mem_out
       (mux_tree_size2_0_sram), .mem_outb (mux_tree_size2_0_sram_inv));
  mux_tree_size2_mem mem_fabric_out_1(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size2_mem_0_ccff_tail),
       .ccff_tail (ccff_tail), .mem_out (mux_tree_size2_1_sram),
       .mem_outb (mux_tree_size2_1_sram_inv));
  direct_interc direct_interc_0_(.in (fabric_in[0]), .out
       (direct_interc_0_out));
  direct_interc direct_interc_1_(.in (fabric_in[1]), .out
       (direct_interc_1_out));
  direct_interc direct_interc_2_(.in (fabric_in[2]), .out
       (direct_interc_2_out));
  direct_interc direct_interc_3_(.in (fabric_in[3]), .out
       (direct_interc_3_out));
  direct_interc direct_interc_4_(.in (fabric_in[4]), .out
       (direct_interc_4_out));
  direct_interc direct_interc_5_(.in (fabric_in[5]), .out
       (direct_interc_5_out));
  direct_interc direct_interc_6_(.in
       (logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_frac_logic_out[0]),
       .out (direct_interc_6_out));
  direct_interc direct_interc_7_(.in (fabric_clk), .out
       (direct_interc_7_out));
  direct_interc direct_interc_8_(.in
       (logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_frac_logic_out[1]),
       .out (direct_interc_8_out));
  direct_interc direct_interc_9_(.in (fabric_clk), .out
       (direct_interc_9_out));
endmodule

module logical_tile_clb_mode_default__fle(pReset, prog_clk, set, reset,
     clk, fle_in, fle_clk, ccff_head, fle_out, ccff_tail);
  input [0:0] pReset, prog_clk, set, reset, clk, fle_clk, ccff_head;
  input [0:5] fle_in;
  output [0:1] fle_out;
  output [0:0] ccff_tail;
  wire [0:0] pReset, prog_clk, set, reset, clk, fle_clk, ccff_head;
  wire [0:5] fle_in;
  wire [0:1] fle_out;
  wire [0:0] ccff_tail;
  wire [0:0] direct_interc_2_out;
  wire [0:0] direct_interc_3_out;
  wire [0:0] direct_interc_4_out;
  wire [0:0] direct_interc_5_out;
  wire [0:0] direct_interc_6_out;
  wire [0:0] direct_interc_7_out;
  wire [0:0] direct_interc_8_out;
  wire [0:1]
       logical_tile_clb_mode_default__fle_mode_physical__fabric_0_fabric_out;
  logical_tile_clb_mode_default__fle_mode_physical__fabric
       logical_tile_clb_mode_default__fle_mode_physical__fabric_0(.pReset
       (pReset), .prog_clk (prog_clk), .set (set), .reset (reset), .clk
       (clk), .fabric_in ({direct_interc_2_out, direct_interc_3_out,
       direct_interc_4_out, direct_interc_5_out, direct_interc_6_out,
       direct_interc_7_out}), .fabric_clk (direct_interc_8_out),
       .ccff_head (ccff_head), .fabric_out
       (logical_tile_clb_mode_default__fle_mode_physical__fabric_0_fabric_out),
       .ccff_tail (ccff_tail));
  direct_interc direct_interc_0_(.in
       (logical_tile_clb_mode_default__fle_mode_physical__fabric_0_fabric_out[0]),
       .out (fle_out[0]));
  direct_interc direct_interc_1_(.in
       (logical_tile_clb_mode_default__fle_mode_physical__fabric_0_fabric_out[1]),
       .out (fle_out[1]));
  direct_interc direct_interc_2_(.in (fle_in[0]), .out
       (direct_interc_2_out));
  direct_interc direct_interc_3_(.in (fle_in[1]), .out
       (direct_interc_3_out));
  direct_interc direct_interc_4_(.in (fle_in[2]), .out
       (direct_interc_4_out));
  direct_interc direct_interc_5_(.in (fle_in[3]), .out
       (direct_interc_5_out));
  direct_interc direct_interc_6_(.in (fle_in[4]), .out
       (direct_interc_6_out));
  direct_interc direct_interc_7_(.in (fle_in[5]), .out
       (direct_interc_7_out));
  direct_interc direct_interc_8_(.in (fle_clk), .out
       (direct_interc_8_out));
endmodule

module mux_tree_size60(in, sram, sram_inv, out);
  input [0:59] in;
  input [0:5] sram, sram_inv;
  output [0:0] out;
  wire [0:59] in;
  wire [0:5] sram, sram_inv;
  wire [0:0] out;
  wire [0:0] sky130_osu_sc_18T_hs__inv_1_0_Y;
  wire [0:0] sky130_osu_sc_18T_hs__inv_1_1_Y;
  wire [0:0] sky130_osu_sc_18T_hs__inv_1_2_Y;
  wire [0:0] sky130_osu_sc_18T_hs__inv_1_3_Y;
  wire [0:0] sky130_osu_sc_18T_hs__inv_1_4_Y;
  wire [0:0] sky130_osu_sc_18T_hs__inv_1_5_Y;
  wire [0:0] sky130_osu_sc_18T_hs__inv_1_6_Y;
  wire [0:0] sky130_osu_sc_18T_hs__inv_1_7_Y;
  wire [0:0] sky130_osu_sc_18T_hs__inv_1_8_Y;
  wire [0:0] sky130_osu_sc_18T_hs__inv_1_9_Y;
  wire [0:0] sky130_osu_sc_18T_hs__inv_1_10_Y;
  wire [0:0] sky130_osu_sc_18T_hs__inv_1_11_Y;
  wire [0:0] sky130_osu_sc_18T_hs__inv_1_12_Y;
  wire [0:0] sky130_osu_sc_18T_hs__inv_1_13_Y;
  wire [0:0] sky130_osu_sc_18T_hs__inv_1_14_Y;
  wire [0:0] sky130_osu_sc_18T_hs__inv_1_15_Y;
  wire [0:0] sky130_osu_sc_18T_hs__inv_1_16_Y;
  wire [0:0] sky130_osu_sc_18T_hs__inv_1_17_Y;
  wire [0:0] sky130_osu_sc_18T_hs__inv_1_18_Y;
  wire [0:0] sky130_osu_sc_18T_hs__inv_1_19_Y;
  wire [0:0] sky130_osu_sc_18T_hs__inv_1_20_Y;
  wire [0:0] sky130_osu_sc_18T_hs__inv_1_21_Y;
  wire [0:0] sky130_osu_sc_18T_hs__inv_1_22_Y;
  wire [0:0] sky130_osu_sc_18T_hs__inv_1_23_Y;
  wire [0:0] sky130_osu_sc_18T_hs__inv_1_24_Y;
  wire [0:0] sky130_osu_sc_18T_hs__inv_1_25_Y;
  wire [0:0] sky130_osu_sc_18T_hs__inv_1_26_Y;
  wire [0:0] sky130_osu_sc_18T_hs__inv_1_27_Y;
  wire [0:0] sky130_osu_sc_18T_hs__inv_1_28_Y;
  wire [0:0] sky130_osu_sc_18T_hs__inv_1_29_Y;
  wire [0:0] sky130_osu_sc_18T_hs__inv_1_30_Y;
  wire [0:0] sky130_osu_sc_18T_hs__inv_1_31_Y;
  wire [0:0] sky130_osu_sc_18T_hs__inv_1_32_Y;
  wire [0:0] sky130_osu_sc_18T_hs__inv_1_33_Y;
  wire [0:0] sky130_osu_sc_18T_hs__inv_1_34_Y;
  wire [0:0] sky130_osu_sc_18T_hs__inv_1_35_Y;
  wire [0:0] sky130_osu_sc_18T_hs__inv_1_36_Y;
  wire [0:0] sky130_osu_sc_18T_hs__inv_1_37_Y;
  wire [0:0] sky130_osu_sc_18T_hs__inv_1_38_Y;
  wire [0:0] sky130_osu_sc_18T_hs__inv_1_39_Y;
  wire [0:0] sky130_osu_sc_18T_hs__inv_1_40_Y;
  wire [0:0] sky130_osu_sc_18T_hs__inv_1_41_Y;
  wire [0:0] sky130_osu_sc_18T_hs__inv_1_42_Y;
  wire [0:0] sky130_osu_sc_18T_hs__inv_1_43_Y;
  wire [0:0] sky130_osu_sc_18T_hs__inv_1_44_Y;
  wire [0:0] sky130_osu_sc_18T_hs__inv_1_45_Y;
  wire [0:0] sky130_osu_sc_18T_hs__inv_1_46_Y;
  wire [0:0] sky130_osu_sc_18T_hs__inv_1_47_Y;
  wire [0:0] sky130_osu_sc_18T_hs__inv_1_48_Y;
  wire [0:0] sky130_osu_sc_18T_hs__inv_1_49_Y;
  wire [0:0] sky130_osu_sc_18T_hs__inv_1_50_Y;
  wire [0:0] sky130_osu_sc_18T_hs__inv_1_51_Y;
  wire [0:0] sky130_osu_sc_18T_hs__inv_1_52_Y;
  wire [0:0] sky130_osu_sc_18T_hs__inv_1_53_Y;
  wire [0:0] sky130_osu_sc_18T_hs__inv_1_54_Y;
  wire [0:0] sky130_osu_sc_18T_hs__inv_1_55_Y;
  wire [0:0] sky130_osu_sc_18T_hs__inv_1_56_Y;
  wire [0:0] sky130_osu_sc_18T_hs__inv_1_57_Y;
  wire [0:0] sky130_osu_sc_18T_hs__inv_1_58_Y;
  wire [0:0] sky130_osu_sc_18T_hs__inv_1_59_Y;
  wire [0:0] sky130_osu_sc_18T_hs__mux2_1_59_Y;
  wire [0:0] const1_0_const1;
  wire [0:0] sky130_osu_sc_18T_hs__mux2_1_0_Y;
  wire [0:0] sky130_osu_sc_18T_hs__mux2_1_1_Y;
  wire [0:0] sky130_osu_sc_18T_hs__mux2_1_2_Y;
  wire [0:0] sky130_osu_sc_18T_hs__mux2_1_3_Y;
  wire [0:0] sky130_osu_sc_18T_hs__mux2_1_4_Y;
  wire [0:0] sky130_osu_sc_18T_hs__mux2_1_5_Y;
  wire [0:0] sky130_osu_sc_18T_hs__mux2_1_6_Y;
  wire [0:0] sky130_osu_sc_18T_hs__mux2_1_7_Y;
  wire [0:0] sky130_osu_sc_18T_hs__mux2_1_8_Y;
  wire [0:0] sky130_osu_sc_18T_hs__mux2_1_9_Y;
  wire [0:0] sky130_osu_sc_18T_hs__mux2_1_10_Y;
  wire [0:0] sky130_osu_sc_18T_hs__mux2_1_11_Y;
  wire [0:0] sky130_osu_sc_18T_hs__mux2_1_12_Y;
  wire [0:0] sky130_osu_sc_18T_hs__mux2_1_13_Y;
  wire [0:0] sky130_osu_sc_18T_hs__mux2_1_14_Y;
  wire [0:0] sky130_osu_sc_18T_hs__mux2_1_15_Y;
  wire [0:0] sky130_osu_sc_18T_hs__mux2_1_16_Y;
  wire [0:0] sky130_osu_sc_18T_hs__mux2_1_17_Y;
  wire [0:0] sky130_osu_sc_18T_hs__mux2_1_18_Y;
  wire [0:0] sky130_osu_sc_18T_hs__mux2_1_19_Y;
  wire [0:0] sky130_osu_sc_18T_hs__mux2_1_20_Y;
  wire [0:0] sky130_osu_sc_18T_hs__mux2_1_21_Y;
  wire [0:0] sky130_osu_sc_18T_hs__mux2_1_22_Y;
  wire [0:0] sky130_osu_sc_18T_hs__mux2_1_23_Y;
  wire [0:0] sky130_osu_sc_18T_hs__mux2_1_24_Y;
  wire [0:0] sky130_osu_sc_18T_hs__mux2_1_25_Y;
  wire [0:0] sky130_osu_sc_18T_hs__mux2_1_26_Y;
  wire [0:0] sky130_osu_sc_18T_hs__mux2_1_27_Y;
  wire [0:0] sky130_osu_sc_18T_hs__mux2_1_28_Y;
  wire [0:0] sky130_osu_sc_18T_hs__mux2_1_29_Y;
  wire [0:0] sky130_osu_sc_18T_hs__mux2_1_30_Y;
  wire [0:0] sky130_osu_sc_18T_hs__mux2_1_31_Y;
  wire [0:0] sky130_osu_sc_18T_hs__mux2_1_32_Y;
  wire [0:0] sky130_osu_sc_18T_hs__mux2_1_33_Y;
  wire [0:0] sky130_osu_sc_18T_hs__mux2_1_34_Y;
  wire [0:0] sky130_osu_sc_18T_hs__mux2_1_35_Y;
  wire [0:0] sky130_osu_sc_18T_hs__mux2_1_36_Y;
  wire [0:0] sky130_osu_sc_18T_hs__mux2_1_37_Y;
  wire [0:0] sky130_osu_sc_18T_hs__mux2_1_38_Y;
  wire [0:0] sky130_osu_sc_18T_hs__mux2_1_39_Y;
  wire [0:0] sky130_osu_sc_18T_hs__mux2_1_40_Y;
  wire [0:0] sky130_osu_sc_18T_hs__mux2_1_41_Y;
  wire [0:0] sky130_osu_sc_18T_hs__mux2_1_42_Y;
  wire [0:0] sky130_osu_sc_18T_hs__mux2_1_43_Y;
  wire [0:0] sky130_osu_sc_18T_hs__mux2_1_44_Y;
  wire [0:0] sky130_osu_sc_18T_hs__mux2_1_45_Y;
  wire [0:0] sky130_osu_sc_18T_hs__mux2_1_46_Y;
  wire [0:0] sky130_osu_sc_18T_hs__mux2_1_47_Y;
  wire [0:0] sky130_osu_sc_18T_hs__mux2_1_48_Y;
  wire [0:0] sky130_osu_sc_18T_hs__mux2_1_49_Y;
  wire [0:0] sky130_osu_sc_18T_hs__mux2_1_50_Y;
  wire [0:0] sky130_osu_sc_18T_hs__mux2_1_51_Y;
  wire [0:0] sky130_osu_sc_18T_hs__mux2_1_52_Y;
  wire [0:0] sky130_osu_sc_18T_hs__mux2_1_53_Y;
  wire [0:0] sky130_osu_sc_18T_hs__mux2_1_54_Y;
  wire [0:0] sky130_osu_sc_18T_hs__mux2_1_55_Y;
  wire [0:0] sky130_osu_sc_18T_hs__mux2_1_56_Y;
  wire [0:0] sky130_osu_sc_18T_hs__mux2_1_57_Y;
  wire [0:0] sky130_osu_sc_18T_hs__mux2_1_58_Y;
  const1 const1_0_(.const1 (const1_0_const1));
  sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_1_0_(.A
       (in[0]), .Y (sky130_osu_sc_18T_hs__inv_1_0_Y));
  sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_1_1_(.A
       (in[1]), .Y (sky130_osu_sc_18T_hs__inv_1_1_Y));
  sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_1_2_(.A
       (in[2]), .Y (sky130_osu_sc_18T_hs__inv_1_2_Y));
  sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_1_3_(.A
       (in[3]), .Y (sky130_osu_sc_18T_hs__inv_1_3_Y));
  sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_1_4_(.A
       (in[4]), .Y (sky130_osu_sc_18T_hs__inv_1_4_Y));
  sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_1_5_(.A
       (in[5]), .Y (sky130_osu_sc_18T_hs__inv_1_5_Y));
  sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_1_6_(.A
       (in[6]), .Y (sky130_osu_sc_18T_hs__inv_1_6_Y));
  sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_1_7_(.A
       (in[7]), .Y (sky130_osu_sc_18T_hs__inv_1_7_Y));
  sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_1_8_(.A
       (in[8]), .Y (sky130_osu_sc_18T_hs__inv_1_8_Y));
  sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_1_9_(.A
       (in[9]), .Y (sky130_osu_sc_18T_hs__inv_1_9_Y));
  sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_1_10_(.A
       (in[10]), .Y (sky130_osu_sc_18T_hs__inv_1_10_Y));
  sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_1_11_(.A
       (in[11]), .Y (sky130_osu_sc_18T_hs__inv_1_11_Y));
  sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_1_12_(.A
       (in[12]), .Y (sky130_osu_sc_18T_hs__inv_1_12_Y));
  sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_1_13_(.A
       (in[13]), .Y (sky130_osu_sc_18T_hs__inv_1_13_Y));
  sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_1_14_(.A
       (in[14]), .Y (sky130_osu_sc_18T_hs__inv_1_14_Y));
  sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_1_15_(.A
       (in[15]), .Y (sky130_osu_sc_18T_hs__inv_1_15_Y));
  sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_1_16_(.A
       (in[16]), .Y (sky130_osu_sc_18T_hs__inv_1_16_Y));
  sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_1_17_(.A
       (in[17]), .Y (sky130_osu_sc_18T_hs__inv_1_17_Y));
  sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_1_18_(.A
       (in[18]), .Y (sky130_osu_sc_18T_hs__inv_1_18_Y));
  sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_1_19_(.A
       (in[19]), .Y (sky130_osu_sc_18T_hs__inv_1_19_Y));
  sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_1_20_(.A
       (in[20]), .Y (sky130_osu_sc_18T_hs__inv_1_20_Y));
  sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_1_21_(.A
       (in[21]), .Y (sky130_osu_sc_18T_hs__inv_1_21_Y));
  sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_1_22_(.A
       (in[22]), .Y (sky130_osu_sc_18T_hs__inv_1_22_Y));
  sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_1_23_(.A
       (in[23]), .Y (sky130_osu_sc_18T_hs__inv_1_23_Y));
  sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_1_24_(.A
       (in[24]), .Y (sky130_osu_sc_18T_hs__inv_1_24_Y));
  sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_1_25_(.A
       (in[25]), .Y (sky130_osu_sc_18T_hs__inv_1_25_Y));
  sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_1_26_(.A
       (in[26]), .Y (sky130_osu_sc_18T_hs__inv_1_26_Y));
  sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_1_27_(.A
       (in[27]), .Y (sky130_osu_sc_18T_hs__inv_1_27_Y));
  sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_1_28_(.A
       (in[28]), .Y (sky130_osu_sc_18T_hs__inv_1_28_Y));
  sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_1_29_(.A
       (in[29]), .Y (sky130_osu_sc_18T_hs__inv_1_29_Y));
  sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_1_30_(.A
       (in[30]), .Y (sky130_osu_sc_18T_hs__inv_1_30_Y));
  sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_1_31_(.A
       (in[31]), .Y (sky130_osu_sc_18T_hs__inv_1_31_Y));
  sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_1_32_(.A
       (in[32]), .Y (sky130_osu_sc_18T_hs__inv_1_32_Y));
  sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_1_33_(.A
       (in[33]), .Y (sky130_osu_sc_18T_hs__inv_1_33_Y));
  sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_1_34_(.A
       (in[34]), .Y (sky130_osu_sc_18T_hs__inv_1_34_Y));
  sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_1_35_(.A
       (in[35]), .Y (sky130_osu_sc_18T_hs__inv_1_35_Y));
  sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_1_36_(.A
       (in[36]), .Y (sky130_osu_sc_18T_hs__inv_1_36_Y));
  sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_1_37_(.A
       (in[37]), .Y (sky130_osu_sc_18T_hs__inv_1_37_Y));
  sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_1_38_(.A
       (in[38]), .Y (sky130_osu_sc_18T_hs__inv_1_38_Y));
  sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_1_39_(.A
       (in[39]), .Y (sky130_osu_sc_18T_hs__inv_1_39_Y));
  sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_1_40_(.A
       (in[40]), .Y (sky130_osu_sc_18T_hs__inv_1_40_Y));
  sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_1_41_(.A
       (in[41]), .Y (sky130_osu_sc_18T_hs__inv_1_41_Y));
  sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_1_42_(.A
       (in[42]), .Y (sky130_osu_sc_18T_hs__inv_1_42_Y));
  sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_1_43_(.A
       (in[43]), .Y (sky130_osu_sc_18T_hs__inv_1_43_Y));
  sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_1_44_(.A
       (in[44]), .Y (sky130_osu_sc_18T_hs__inv_1_44_Y));
  sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_1_45_(.A
       (in[45]), .Y (sky130_osu_sc_18T_hs__inv_1_45_Y));
  sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_1_46_(.A
       (in[46]), .Y (sky130_osu_sc_18T_hs__inv_1_46_Y));
  sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_1_47_(.A
       (in[47]), .Y (sky130_osu_sc_18T_hs__inv_1_47_Y));
  sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_1_48_(.A
       (in[48]), .Y (sky130_osu_sc_18T_hs__inv_1_48_Y));
  sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_1_49_(.A
       (in[49]), .Y (sky130_osu_sc_18T_hs__inv_1_49_Y));
  sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_1_50_(.A
       (in[50]), .Y (sky130_osu_sc_18T_hs__inv_1_50_Y));
  sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_1_51_(.A
       (in[51]), .Y (sky130_osu_sc_18T_hs__inv_1_51_Y));
  sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_1_52_(.A
       (in[52]), .Y (sky130_osu_sc_18T_hs__inv_1_52_Y));
  sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_1_53_(.A
       (in[53]), .Y (sky130_osu_sc_18T_hs__inv_1_53_Y));
  sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_1_54_(.A
       (in[54]), .Y (sky130_osu_sc_18T_hs__inv_1_54_Y));
  sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_1_55_(.A
       (in[55]), .Y (sky130_osu_sc_18T_hs__inv_1_55_Y));
  sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_1_56_(.A
       (in[56]), .Y (sky130_osu_sc_18T_hs__inv_1_56_Y));
  sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_1_57_(.A
       (in[57]), .Y (sky130_osu_sc_18T_hs__inv_1_57_Y));
  sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_1_58_(.A
       (in[58]), .Y (sky130_osu_sc_18T_hs__inv_1_58_Y));
  sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_1_59_(.A
       (in[59]), .Y (sky130_osu_sc_18T_hs__inv_1_59_Y));
  sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_1_60_(.A
       (sky130_osu_sc_18T_hs__mux2_1_59_Y), .Y (out));
  sky130_osu_sc_18T_hs__mux2_1 mux_l1_in_0_(.A0
       (sky130_osu_sc_18T_hs__inv_1_1_Y), .A1
       (sky130_osu_sc_18T_hs__inv_1_0_Y), .S0 (sram[0]), .Y
       (sky130_osu_sc_18T_hs__mux2_1_0_Y));
  sky130_osu_sc_18T_hs__mux2_1 mux_l1_in_1_(.A0
       (sky130_osu_sc_18T_hs__inv_1_3_Y), .A1
       (sky130_osu_sc_18T_hs__inv_1_2_Y), .S0 (sram[0]), .Y
       (sky130_osu_sc_18T_hs__mux2_1_1_Y));
  sky130_osu_sc_18T_hs__mux2_1 mux_l1_in_2_(.A0
       (sky130_osu_sc_18T_hs__inv_1_5_Y), .A1
       (sky130_osu_sc_18T_hs__inv_1_4_Y), .S0 (sram[0]), .Y
       (sky130_osu_sc_18T_hs__mux2_1_2_Y));
  sky130_osu_sc_18T_hs__mux2_1 mux_l1_in_3_(.A0
       (sky130_osu_sc_18T_hs__inv_1_7_Y), .A1
       (sky130_osu_sc_18T_hs__inv_1_6_Y), .S0 (sram[0]), .Y
       (sky130_osu_sc_18T_hs__mux2_1_3_Y));
  sky130_osu_sc_18T_hs__mux2_1 mux_l1_in_4_(.A0
       (sky130_osu_sc_18T_hs__inv_1_9_Y), .A1
       (sky130_osu_sc_18T_hs__inv_1_8_Y), .S0 (sram[0]), .Y
       (sky130_osu_sc_18T_hs__mux2_1_4_Y));
  sky130_osu_sc_18T_hs__mux2_1 mux_l1_in_5_(.A0
       (sky130_osu_sc_18T_hs__inv_1_11_Y), .A1
       (sky130_osu_sc_18T_hs__inv_1_10_Y), .S0 (sram[0]), .Y
       (sky130_osu_sc_18T_hs__mux2_1_5_Y));
  sky130_osu_sc_18T_hs__mux2_1 mux_l1_in_6_(.A0
       (sky130_osu_sc_18T_hs__inv_1_13_Y), .A1
       (sky130_osu_sc_18T_hs__inv_1_12_Y), .S0 (sram[0]), .Y
       (sky130_osu_sc_18T_hs__mux2_1_6_Y));
  sky130_osu_sc_18T_hs__mux2_1 mux_l1_in_7_(.A0
       (sky130_osu_sc_18T_hs__inv_1_15_Y), .A1
       (sky130_osu_sc_18T_hs__inv_1_14_Y), .S0 (sram[0]), .Y
       (sky130_osu_sc_18T_hs__mux2_1_7_Y));
  sky130_osu_sc_18T_hs__mux2_1 mux_l1_in_8_(.A0
       (sky130_osu_sc_18T_hs__inv_1_17_Y), .A1
       (sky130_osu_sc_18T_hs__inv_1_16_Y), .S0 (sram[0]), .Y
       (sky130_osu_sc_18T_hs__mux2_1_8_Y));
  sky130_osu_sc_18T_hs__mux2_1 mux_l1_in_9_(.A0
       (sky130_osu_sc_18T_hs__inv_1_19_Y), .A1
       (sky130_osu_sc_18T_hs__inv_1_18_Y), .S0 (sram[0]), .Y
       (sky130_osu_sc_18T_hs__mux2_1_9_Y));
  sky130_osu_sc_18T_hs__mux2_1 mux_l1_in_10_(.A0
       (sky130_osu_sc_18T_hs__inv_1_21_Y), .A1
       (sky130_osu_sc_18T_hs__inv_1_20_Y), .S0 (sram[0]), .Y
       (sky130_osu_sc_18T_hs__mux2_1_10_Y));
  sky130_osu_sc_18T_hs__mux2_1 mux_l1_in_11_(.A0
       (sky130_osu_sc_18T_hs__inv_1_23_Y), .A1
       (sky130_osu_sc_18T_hs__inv_1_22_Y), .S0 (sram[0]), .Y
       (sky130_osu_sc_18T_hs__mux2_1_11_Y));
  sky130_osu_sc_18T_hs__mux2_1 mux_l1_in_12_(.A0
       (sky130_osu_sc_18T_hs__inv_1_25_Y), .A1
       (sky130_osu_sc_18T_hs__inv_1_24_Y), .S0 (sram[0]), .Y
       (sky130_osu_sc_18T_hs__mux2_1_12_Y));
  sky130_osu_sc_18T_hs__mux2_1 mux_l1_in_13_(.A0
       (sky130_osu_sc_18T_hs__inv_1_27_Y), .A1
       (sky130_osu_sc_18T_hs__inv_1_26_Y), .S0 (sram[0]), .Y
       (sky130_osu_sc_18T_hs__mux2_1_13_Y));
  sky130_osu_sc_18T_hs__mux2_1 mux_l1_in_14_(.A0
       (sky130_osu_sc_18T_hs__inv_1_29_Y), .A1
       (sky130_osu_sc_18T_hs__inv_1_28_Y), .S0 (sram[0]), .Y
       (sky130_osu_sc_18T_hs__mux2_1_14_Y));
  sky130_osu_sc_18T_hs__mux2_1 mux_l1_in_15_(.A0
       (sky130_osu_sc_18T_hs__inv_1_31_Y), .A1
       (sky130_osu_sc_18T_hs__inv_1_30_Y), .S0 (sram[0]), .Y
       (sky130_osu_sc_18T_hs__mux2_1_15_Y));
  sky130_osu_sc_18T_hs__mux2_1 mux_l1_in_16_(.A0
       (sky130_osu_sc_18T_hs__inv_1_33_Y), .A1
       (sky130_osu_sc_18T_hs__inv_1_32_Y), .S0 (sram[0]), .Y
       (sky130_osu_sc_18T_hs__mux2_1_16_Y));
  sky130_osu_sc_18T_hs__mux2_1 mux_l1_in_17_(.A0
       (sky130_osu_sc_18T_hs__inv_1_35_Y), .A1
       (sky130_osu_sc_18T_hs__inv_1_34_Y), .S0 (sram[0]), .Y
       (sky130_osu_sc_18T_hs__mux2_1_17_Y));
  sky130_osu_sc_18T_hs__mux2_1 mux_l1_in_18_(.A0
       (sky130_osu_sc_18T_hs__inv_1_37_Y), .A1
       (sky130_osu_sc_18T_hs__inv_1_36_Y), .S0 (sram[0]), .Y
       (sky130_osu_sc_18T_hs__mux2_1_18_Y));
  sky130_osu_sc_18T_hs__mux2_1 mux_l1_in_19_(.A0
       (sky130_osu_sc_18T_hs__inv_1_39_Y), .A1
       (sky130_osu_sc_18T_hs__inv_1_38_Y), .S0 (sram[0]), .Y
       (sky130_osu_sc_18T_hs__mux2_1_19_Y));
  sky130_osu_sc_18T_hs__mux2_1 mux_l1_in_20_(.A0
       (sky130_osu_sc_18T_hs__inv_1_41_Y), .A1
       (sky130_osu_sc_18T_hs__inv_1_40_Y), .S0 (sram[0]), .Y
       (sky130_osu_sc_18T_hs__mux2_1_20_Y));
  sky130_osu_sc_18T_hs__mux2_1 mux_l1_in_21_(.A0
       (sky130_osu_sc_18T_hs__inv_1_43_Y), .A1
       (sky130_osu_sc_18T_hs__inv_1_42_Y), .S0 (sram[0]), .Y
       (sky130_osu_sc_18T_hs__mux2_1_21_Y));
  sky130_osu_sc_18T_hs__mux2_1 mux_l1_in_22_(.A0
       (sky130_osu_sc_18T_hs__inv_1_45_Y), .A1
       (sky130_osu_sc_18T_hs__inv_1_44_Y), .S0 (sram[0]), .Y
       (sky130_osu_sc_18T_hs__mux2_1_22_Y));
  sky130_osu_sc_18T_hs__mux2_1 mux_l1_in_23_(.A0
       (sky130_osu_sc_18T_hs__inv_1_47_Y), .A1
       (sky130_osu_sc_18T_hs__inv_1_46_Y), .S0 (sram[0]), .Y
       (sky130_osu_sc_18T_hs__mux2_1_23_Y));
  sky130_osu_sc_18T_hs__mux2_1 mux_l1_in_24_(.A0
       (sky130_osu_sc_18T_hs__inv_1_49_Y), .A1
       (sky130_osu_sc_18T_hs__inv_1_48_Y), .S0 (sram[0]), .Y
       (sky130_osu_sc_18T_hs__mux2_1_24_Y));
  sky130_osu_sc_18T_hs__mux2_1 mux_l1_in_25_(.A0
       (sky130_osu_sc_18T_hs__inv_1_51_Y), .A1
       (sky130_osu_sc_18T_hs__inv_1_50_Y), .S0 (sram[0]), .Y
       (sky130_osu_sc_18T_hs__mux2_1_25_Y));
  sky130_osu_sc_18T_hs__mux2_1 mux_l1_in_26_(.A0
       (sky130_osu_sc_18T_hs__inv_1_53_Y), .A1
       (sky130_osu_sc_18T_hs__inv_1_52_Y), .S0 (sram[0]), .Y
       (sky130_osu_sc_18T_hs__mux2_1_26_Y));
  sky130_osu_sc_18T_hs__mux2_1 mux_l1_in_27_(.A0
       (sky130_osu_sc_18T_hs__inv_1_55_Y), .A1
       (sky130_osu_sc_18T_hs__inv_1_54_Y), .S0 (sram[0]), .Y
       (sky130_osu_sc_18T_hs__mux2_1_27_Y));
  sky130_osu_sc_18T_hs__mux2_1 mux_l1_in_28_(.A0
       (sky130_osu_sc_18T_hs__inv_1_57_Y), .A1
       (sky130_osu_sc_18T_hs__inv_1_56_Y), .S0 (sram[0]), .Y
       (sky130_osu_sc_18T_hs__mux2_1_28_Y));
  sky130_osu_sc_18T_hs__mux2_1 mux_l2_in_0_(.A0
       (sky130_osu_sc_18T_hs__mux2_1_1_Y), .A1
       (sky130_osu_sc_18T_hs__mux2_1_0_Y), .S0 (sram[1]), .Y
       (sky130_osu_sc_18T_hs__mux2_1_29_Y));
  sky130_osu_sc_18T_hs__mux2_1 mux_l2_in_1_(.A0
       (sky130_osu_sc_18T_hs__mux2_1_3_Y), .A1
       (sky130_osu_sc_18T_hs__mux2_1_2_Y), .S0 (sram[1]), .Y
       (sky130_osu_sc_18T_hs__mux2_1_30_Y));
  sky130_osu_sc_18T_hs__mux2_1 mux_l2_in_2_(.A0
       (sky130_osu_sc_18T_hs__mux2_1_5_Y), .A1
       (sky130_osu_sc_18T_hs__mux2_1_4_Y), .S0 (sram[1]), .Y
       (sky130_osu_sc_18T_hs__mux2_1_31_Y));
  sky130_osu_sc_18T_hs__mux2_1 mux_l2_in_3_(.A0
       (sky130_osu_sc_18T_hs__mux2_1_7_Y), .A1
       (sky130_osu_sc_18T_hs__mux2_1_6_Y), .S0 (sram[1]), .Y
       (sky130_osu_sc_18T_hs__mux2_1_32_Y));
  sky130_osu_sc_18T_hs__mux2_1 mux_l2_in_4_(.A0
       (sky130_osu_sc_18T_hs__mux2_1_9_Y), .A1
       (sky130_osu_sc_18T_hs__mux2_1_8_Y), .S0 (sram[1]), .Y
       (sky130_osu_sc_18T_hs__mux2_1_33_Y));
  sky130_osu_sc_18T_hs__mux2_1 mux_l2_in_5_(.A0
       (sky130_osu_sc_18T_hs__mux2_1_11_Y), .A1
       (sky130_osu_sc_18T_hs__mux2_1_10_Y), .S0 (sram[1]), .Y
       (sky130_osu_sc_18T_hs__mux2_1_34_Y));
  sky130_osu_sc_18T_hs__mux2_1 mux_l2_in_6_(.A0
       (sky130_osu_sc_18T_hs__mux2_1_13_Y), .A1
       (sky130_osu_sc_18T_hs__mux2_1_12_Y), .S0 (sram[1]), .Y
       (sky130_osu_sc_18T_hs__mux2_1_35_Y));
  sky130_osu_sc_18T_hs__mux2_1 mux_l2_in_7_(.A0
       (sky130_osu_sc_18T_hs__mux2_1_15_Y), .A1
       (sky130_osu_sc_18T_hs__mux2_1_14_Y), .S0 (sram[1]), .Y
       (sky130_osu_sc_18T_hs__mux2_1_36_Y));
  sky130_osu_sc_18T_hs__mux2_1 mux_l2_in_8_(.A0
       (sky130_osu_sc_18T_hs__mux2_1_17_Y), .A1
       (sky130_osu_sc_18T_hs__mux2_1_16_Y), .S0 (sram[1]), .Y
       (sky130_osu_sc_18T_hs__mux2_1_37_Y));
  sky130_osu_sc_18T_hs__mux2_1 mux_l2_in_9_(.A0
       (sky130_osu_sc_18T_hs__mux2_1_19_Y), .A1
       (sky130_osu_sc_18T_hs__mux2_1_18_Y), .S0 (sram[1]), .Y
       (sky130_osu_sc_18T_hs__mux2_1_38_Y));
  sky130_osu_sc_18T_hs__mux2_1 mux_l2_in_10_(.A0
       (sky130_osu_sc_18T_hs__mux2_1_21_Y), .A1
       (sky130_osu_sc_18T_hs__mux2_1_20_Y), .S0 (sram[1]), .Y
       (sky130_osu_sc_18T_hs__mux2_1_39_Y));
  sky130_osu_sc_18T_hs__mux2_1 mux_l2_in_11_(.A0
       (sky130_osu_sc_18T_hs__mux2_1_23_Y), .A1
       (sky130_osu_sc_18T_hs__mux2_1_22_Y), .S0 (sram[1]), .Y
       (sky130_osu_sc_18T_hs__mux2_1_40_Y));
  sky130_osu_sc_18T_hs__mux2_1 mux_l2_in_12_(.A0
       (sky130_osu_sc_18T_hs__mux2_1_25_Y), .A1
       (sky130_osu_sc_18T_hs__mux2_1_24_Y), .S0 (sram[1]), .Y
       (sky130_osu_sc_18T_hs__mux2_1_41_Y));
  sky130_osu_sc_18T_hs__mux2_1 mux_l2_in_13_(.A0
       (sky130_osu_sc_18T_hs__mux2_1_27_Y), .A1
       (sky130_osu_sc_18T_hs__mux2_1_26_Y), .S0 (sram[1]), .Y
       (sky130_osu_sc_18T_hs__mux2_1_42_Y));
  sky130_osu_sc_18T_hs__mux2_1 mux_l2_in_14_(.A0
       (sky130_osu_sc_18T_hs__inv_1_58_Y), .A1
       (sky130_osu_sc_18T_hs__mux2_1_28_Y), .S0 (sram[1]), .Y
       (sky130_osu_sc_18T_hs__mux2_1_43_Y));
  sky130_osu_sc_18T_hs__mux2_1 mux_l2_in_15_(.A0 (const1_0_const1), .A1
       (sky130_osu_sc_18T_hs__inv_1_59_Y), .S0 (sram[1]), .Y
       (sky130_osu_sc_18T_hs__mux2_1_44_Y));
  sky130_osu_sc_18T_hs__mux2_1 mux_l3_in_0_(.A0
       (sky130_osu_sc_18T_hs__mux2_1_30_Y), .A1
       (sky130_osu_sc_18T_hs__mux2_1_29_Y), .S0 (sram[2]), .Y
       (sky130_osu_sc_18T_hs__mux2_1_45_Y));
  sky130_osu_sc_18T_hs__mux2_1 mux_l3_in_1_(.A0
       (sky130_osu_sc_18T_hs__mux2_1_32_Y), .A1
       (sky130_osu_sc_18T_hs__mux2_1_31_Y), .S0 (sram[2]), .Y
       (sky130_osu_sc_18T_hs__mux2_1_46_Y));
  sky130_osu_sc_18T_hs__mux2_1 mux_l3_in_2_(.A0
       (sky130_osu_sc_18T_hs__mux2_1_34_Y), .A1
       (sky130_osu_sc_18T_hs__mux2_1_33_Y), .S0 (sram[2]), .Y
       (sky130_osu_sc_18T_hs__mux2_1_47_Y));
  sky130_osu_sc_18T_hs__mux2_1 mux_l3_in_3_(.A0
       (sky130_osu_sc_18T_hs__mux2_1_36_Y), .A1
       (sky130_osu_sc_18T_hs__mux2_1_35_Y), .S0 (sram[2]), .Y
       (sky130_osu_sc_18T_hs__mux2_1_48_Y));
  sky130_osu_sc_18T_hs__mux2_1 mux_l3_in_4_(.A0
       (sky130_osu_sc_18T_hs__mux2_1_38_Y), .A1
       (sky130_osu_sc_18T_hs__mux2_1_37_Y), .S0 (sram[2]), .Y
       (sky130_osu_sc_18T_hs__mux2_1_49_Y));
  sky130_osu_sc_18T_hs__mux2_1 mux_l3_in_5_(.A0
       (sky130_osu_sc_18T_hs__mux2_1_40_Y), .A1
       (sky130_osu_sc_18T_hs__mux2_1_39_Y), .S0 (sram[2]), .Y
       (sky130_osu_sc_18T_hs__mux2_1_50_Y));
  sky130_osu_sc_18T_hs__mux2_1 mux_l3_in_6_(.A0
       (sky130_osu_sc_18T_hs__mux2_1_42_Y), .A1
       (sky130_osu_sc_18T_hs__mux2_1_41_Y), .S0 (sram[2]), .Y
       (sky130_osu_sc_18T_hs__mux2_1_51_Y));
  sky130_osu_sc_18T_hs__mux2_1 mux_l3_in_7_(.A0
       (sky130_osu_sc_18T_hs__mux2_1_44_Y), .A1
       (sky130_osu_sc_18T_hs__mux2_1_43_Y), .S0 (sram[2]), .Y
       (sky130_osu_sc_18T_hs__mux2_1_52_Y));
  sky130_osu_sc_18T_hs__mux2_1 mux_l4_in_0_(.A0
       (sky130_osu_sc_18T_hs__mux2_1_46_Y), .A1
       (sky130_osu_sc_18T_hs__mux2_1_45_Y), .S0 (sram[3]), .Y
       (sky130_osu_sc_18T_hs__mux2_1_53_Y));
  sky130_osu_sc_18T_hs__mux2_1 mux_l4_in_1_(.A0
       (sky130_osu_sc_18T_hs__mux2_1_48_Y), .A1
       (sky130_osu_sc_18T_hs__mux2_1_47_Y), .S0 (sram[3]), .Y
       (sky130_osu_sc_18T_hs__mux2_1_54_Y));
  sky130_osu_sc_18T_hs__mux2_1 mux_l4_in_2_(.A0
       (sky130_osu_sc_18T_hs__mux2_1_50_Y), .A1
       (sky130_osu_sc_18T_hs__mux2_1_49_Y), .S0 (sram[3]), .Y
       (sky130_osu_sc_18T_hs__mux2_1_55_Y));
  sky130_osu_sc_18T_hs__mux2_1 mux_l4_in_3_(.A0
       (sky130_osu_sc_18T_hs__mux2_1_52_Y), .A1
       (sky130_osu_sc_18T_hs__mux2_1_51_Y), .S0 (sram[3]), .Y
       (sky130_osu_sc_18T_hs__mux2_1_56_Y));
  sky130_osu_sc_18T_hs__mux2_1 mux_l5_in_0_(.A0
       (sky130_osu_sc_18T_hs__mux2_1_54_Y), .A1
       (sky130_osu_sc_18T_hs__mux2_1_53_Y), .S0 (sram[4]), .Y
       (sky130_osu_sc_18T_hs__mux2_1_57_Y));
  sky130_osu_sc_18T_hs__mux2_1 mux_l5_in_1_(.A0
       (sky130_osu_sc_18T_hs__mux2_1_56_Y), .A1
       (sky130_osu_sc_18T_hs__mux2_1_55_Y), .S0 (sram[4]), .Y
       (sky130_osu_sc_18T_hs__mux2_1_58_Y));
  sky130_osu_sc_18T_hs__mux2_1 mux_l6_in_0_(.A0
       (sky130_osu_sc_18T_hs__mux2_1_58_Y), .A1
       (sky130_osu_sc_18T_hs__mux2_1_57_Y), .S0 (sram[5]), .Y
       (sky130_osu_sc_18T_hs__mux2_1_59_Y));
endmodule

module mux_tree_size60_mem(pReset, prog_clk, ccff_head, ccff_tail,
     mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:5] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:5] mem_out, mem_outb;
  assign mem_out[5] = ccff_tail;
  sky130_osu_sc_18T_hs__dffr_1 sky130_osu_sc_18T_hs__dffr_1_0_(.RN
       (pReset), .CK (prog_clk), .D (ccff_head), .Q (mem_out[0]), .QN
       (mem_outb[0]));
  sky130_osu_sc_18T_hs__dffr_1 sky130_osu_sc_18T_hs__dffr_1_1_(.RN
       (pReset), .CK (prog_clk), .D (mem_out[0]), .Q (mem_out[1]), .QN
       (mem_outb[1]));
  sky130_osu_sc_18T_hs__dffr_1 sky130_osu_sc_18T_hs__dffr_1_2_(.RN
       (pReset), .CK (prog_clk), .D (mem_out[1]), .Q (mem_out[2]), .QN
       (mem_outb[2]));
  sky130_osu_sc_18T_hs__dffr_1 sky130_osu_sc_18T_hs__dffr_1_3_(.RN
       (pReset), .CK (prog_clk), .D (mem_out[2]), .Q (mem_out[3]), .QN
       (mem_outb[3]));
  sky130_osu_sc_18T_hs__dffr_1 sky130_osu_sc_18T_hs__dffr_1_4_(.RN
       (pReset), .CK (prog_clk), .D (mem_out[3]), .Q (mem_out[4]), .QN
       (mem_outb[4]));
  sky130_osu_sc_18T_hs__dffr_1 sky130_osu_sc_18T_hs__dffr_1_5_(.RN
       (pReset), .CK (prog_clk), .D (mem_out[4]), .Q (ccff_tail), .QN
       (mem_outb[5]));
endmodule

module logical_tile_clb_mode_clb_(pReset, prog_clk, set, reset, clk,
     clb_I, clb_clk, ccff_head, clb_O, ccff_tail);
  input [0:0] pReset, prog_clk, set, reset, clk, clb_clk, ccff_head;
  input [0:39] clb_I;
  output [0:19] clb_O;
  output [0:0] ccff_tail;
  wire [0:0] pReset, prog_clk, set, reset, clk, clb_clk, ccff_head;
  wire [0:39] clb_I;
  wire [0:19] clb_O;
  wire [0:0] ccff_tail;
  wire [0:0] mux_tree_size60_0_out;
  wire [0:0] mux_tree_size60_1_out;
  wire [0:0] mux_tree_size60_2_out;
  wire [0:0] mux_tree_size60_3_out;
  wire [0:0] mux_tree_size60_4_out;
  wire [0:0] mux_tree_size60_5_out;
  wire [0:0] direct_interc_20_out;
  wire [0:1] logical_tile_clb_mode_default__fle_0_fle_out;
  wire [0:0] logical_tile_clb_mode_default__fle_0_ccff_tail;
  wire [0:0] mux_tree_size60_6_out;
  wire [0:0] mux_tree_size60_7_out;
  wire [0:0] mux_tree_size60_8_out;
  wire [0:0] mux_tree_size60_9_out;
  wire [0:0] mux_tree_size60_10_out;
  wire [0:0] mux_tree_size60_11_out;
  wire [0:0] direct_interc_21_out;
  wire [0:1] logical_tile_clb_mode_default__fle_1_fle_out;
  wire [0:0] logical_tile_clb_mode_default__fle_1_ccff_tail;
  wire [0:0] mux_tree_size60_12_out;
  wire [0:0] mux_tree_size60_13_out;
  wire [0:0] mux_tree_size60_14_out;
  wire [0:0] mux_tree_size60_15_out;
  wire [0:0] mux_tree_size60_16_out;
  wire [0:0] mux_tree_size60_17_out;
  wire [0:0] direct_interc_22_out;
  wire [0:1] logical_tile_clb_mode_default__fle_2_fle_out;
  wire [0:0] logical_tile_clb_mode_default__fle_2_ccff_tail;
  wire [0:0] mux_tree_size60_18_out;
  wire [0:0] mux_tree_size60_19_out;
  wire [0:0] mux_tree_size60_20_out;
  wire [0:0] mux_tree_size60_21_out;
  wire [0:0] mux_tree_size60_22_out;
  wire [0:0] mux_tree_size60_23_out;
  wire [0:0] direct_interc_23_out;
  wire [0:1] logical_tile_clb_mode_default__fle_3_fle_out;
  wire [0:0] logical_tile_clb_mode_default__fle_3_ccff_tail;
  wire [0:0] mux_tree_size60_24_out;
  wire [0:0] mux_tree_size60_25_out;
  wire [0:0] mux_tree_size60_26_out;
  wire [0:0] mux_tree_size60_27_out;
  wire [0:0] mux_tree_size60_28_out;
  wire [0:0] mux_tree_size60_29_out;
  wire [0:0] direct_interc_24_out;
  wire [0:1] logical_tile_clb_mode_default__fle_4_fle_out;
  wire [0:0] logical_tile_clb_mode_default__fle_4_ccff_tail;
  wire [0:0] mux_tree_size60_30_out;
  wire [0:0] mux_tree_size60_31_out;
  wire [0:0] mux_tree_size60_32_out;
  wire [0:0] mux_tree_size60_33_out;
  wire [0:0] mux_tree_size60_34_out;
  wire [0:0] mux_tree_size60_35_out;
  wire [0:0] direct_interc_25_out;
  wire [0:1] logical_tile_clb_mode_default__fle_5_fle_out;
  wire [0:0] logical_tile_clb_mode_default__fle_5_ccff_tail;
  wire [0:0] mux_tree_size60_36_out;
  wire [0:0] mux_tree_size60_37_out;
  wire [0:0] mux_tree_size60_38_out;
  wire [0:0] mux_tree_size60_39_out;
  wire [0:0] mux_tree_size60_40_out;
  wire [0:0] mux_tree_size60_41_out;
  wire [0:0] direct_interc_26_out;
  wire [0:1] logical_tile_clb_mode_default__fle_6_fle_out;
  wire [0:0] logical_tile_clb_mode_default__fle_6_ccff_tail;
  wire [0:0] mux_tree_size60_42_out;
  wire [0:0] mux_tree_size60_43_out;
  wire [0:0] mux_tree_size60_44_out;
  wire [0:0] mux_tree_size60_45_out;
  wire [0:0] mux_tree_size60_46_out;
  wire [0:0] mux_tree_size60_47_out;
  wire [0:0] direct_interc_27_out;
  wire [0:1] logical_tile_clb_mode_default__fle_7_fle_out;
  wire [0:0] logical_tile_clb_mode_default__fle_7_ccff_tail;
  wire [0:0] mux_tree_size60_48_out;
  wire [0:0] mux_tree_size60_49_out;
  wire [0:0] mux_tree_size60_50_out;
  wire [0:0] mux_tree_size60_51_out;
  wire [0:0] mux_tree_size60_52_out;
  wire [0:0] mux_tree_size60_53_out;
  wire [0:0] direct_interc_28_out;
  wire [0:1] logical_tile_clb_mode_default__fle_8_fle_out;
  wire [0:0] logical_tile_clb_mode_default__fle_8_ccff_tail;
  wire [0:0] mux_tree_size60_54_out;
  wire [0:0] mux_tree_size60_55_out;
  wire [0:0] mux_tree_size60_56_out;
  wire [0:0] mux_tree_size60_57_out;
  wire [0:0] mux_tree_size60_58_out;
  wire [0:0] mux_tree_size60_59_out;
  wire [0:0] direct_interc_29_out;
  wire [0:1] logical_tile_clb_mode_default__fle_9_fle_out;
  wire [0:0] logical_tile_clb_mode_default__fle_9_ccff_tail;
  wire [0:5] mux_tree_size60_0_sram;
  wire [0:5] mux_tree_size60_0_sram_inv;
  wire [0:5] mux_tree_size60_1_sram;
  wire [0:5] mux_tree_size60_1_sram_inv;
  wire [0:5] mux_tree_size60_2_sram;
  wire [0:5] mux_tree_size60_2_sram_inv;
  wire [0:5] mux_tree_size60_3_sram;
  wire [0:5] mux_tree_size60_3_sram_inv;
  wire [0:5] mux_tree_size60_4_sram;
  wire [0:5] mux_tree_size60_4_sram_inv;
  wire [0:5] mux_tree_size60_5_sram;
  wire [0:5] mux_tree_size60_5_sram_inv;
  wire [0:5] mux_tree_size60_6_sram;
  wire [0:5] mux_tree_size60_6_sram_inv;
  wire [0:5] mux_tree_size60_7_sram;
  wire [0:5] mux_tree_size60_7_sram_inv;
  wire [0:5] mux_tree_size60_8_sram;
  wire [0:5] mux_tree_size60_8_sram_inv;
  wire [0:5] mux_tree_size60_9_sram;
  wire [0:5] mux_tree_size60_9_sram_inv;
  wire [0:5] mux_tree_size60_10_sram;
  wire [0:5] mux_tree_size60_10_sram_inv;
  wire [0:5] mux_tree_size60_11_sram;
  wire [0:5] mux_tree_size60_11_sram_inv;
  wire [0:5] mux_tree_size60_12_sram;
  wire [0:5] mux_tree_size60_12_sram_inv;
  wire [0:5] mux_tree_size60_13_sram;
  wire [0:5] mux_tree_size60_13_sram_inv;
  wire [0:5] mux_tree_size60_14_sram;
  wire [0:5] mux_tree_size60_14_sram_inv;
  wire [0:5] mux_tree_size60_15_sram;
  wire [0:5] mux_tree_size60_15_sram_inv;
  wire [0:5] mux_tree_size60_16_sram;
  wire [0:5] mux_tree_size60_16_sram_inv;
  wire [0:5] mux_tree_size60_17_sram;
  wire [0:5] mux_tree_size60_17_sram_inv;
  wire [0:5] mux_tree_size60_18_sram;
  wire [0:5] mux_tree_size60_18_sram_inv;
  wire [0:5] mux_tree_size60_19_sram;
  wire [0:5] mux_tree_size60_19_sram_inv;
  wire [0:5] mux_tree_size60_20_sram;
  wire [0:5] mux_tree_size60_20_sram_inv;
  wire [0:5] mux_tree_size60_21_sram;
  wire [0:5] mux_tree_size60_21_sram_inv;
  wire [0:5] mux_tree_size60_22_sram;
  wire [0:5] mux_tree_size60_22_sram_inv;
  wire [0:5] mux_tree_size60_23_sram;
  wire [0:5] mux_tree_size60_23_sram_inv;
  wire [0:5] mux_tree_size60_24_sram;
  wire [0:5] mux_tree_size60_24_sram_inv;
  wire [0:5] mux_tree_size60_25_sram;
  wire [0:5] mux_tree_size60_25_sram_inv;
  wire [0:5] mux_tree_size60_26_sram;
  wire [0:5] mux_tree_size60_26_sram_inv;
  wire [0:5] mux_tree_size60_27_sram;
  wire [0:5] mux_tree_size60_27_sram_inv;
  wire [0:5] mux_tree_size60_28_sram;
  wire [0:5] mux_tree_size60_28_sram_inv;
  wire [0:5] mux_tree_size60_29_sram;
  wire [0:5] mux_tree_size60_29_sram_inv;
  wire [0:5] mux_tree_size60_30_sram;
  wire [0:5] mux_tree_size60_30_sram_inv;
  wire [0:5] mux_tree_size60_31_sram;
  wire [0:5] mux_tree_size60_31_sram_inv;
  wire [0:5] mux_tree_size60_32_sram;
  wire [0:5] mux_tree_size60_32_sram_inv;
  wire [0:5] mux_tree_size60_33_sram;
  wire [0:5] mux_tree_size60_33_sram_inv;
  wire [0:5] mux_tree_size60_34_sram;
  wire [0:5] mux_tree_size60_34_sram_inv;
  wire [0:5] mux_tree_size60_35_sram;
  wire [0:5] mux_tree_size60_35_sram_inv;
  wire [0:5] mux_tree_size60_36_sram;
  wire [0:5] mux_tree_size60_36_sram_inv;
  wire [0:5] mux_tree_size60_37_sram;
  wire [0:5] mux_tree_size60_37_sram_inv;
  wire [0:5] mux_tree_size60_38_sram;
  wire [0:5] mux_tree_size60_38_sram_inv;
  wire [0:5] mux_tree_size60_39_sram;
  wire [0:5] mux_tree_size60_39_sram_inv;
  wire [0:5] mux_tree_size60_40_sram;
  wire [0:5] mux_tree_size60_40_sram_inv;
  wire [0:5] mux_tree_size60_41_sram;
  wire [0:5] mux_tree_size60_41_sram_inv;
  wire [0:5] mux_tree_size60_42_sram;
  wire [0:5] mux_tree_size60_42_sram_inv;
  wire [0:5] mux_tree_size60_43_sram;
  wire [0:5] mux_tree_size60_43_sram_inv;
  wire [0:5] mux_tree_size60_44_sram;
  wire [0:5] mux_tree_size60_44_sram_inv;
  wire [0:5] mux_tree_size60_45_sram;
  wire [0:5] mux_tree_size60_45_sram_inv;
  wire [0:5] mux_tree_size60_46_sram;
  wire [0:5] mux_tree_size60_46_sram_inv;
  wire [0:5] mux_tree_size60_47_sram;
  wire [0:5] mux_tree_size60_47_sram_inv;
  wire [0:5] mux_tree_size60_48_sram;
  wire [0:5] mux_tree_size60_48_sram_inv;
  wire [0:5] mux_tree_size60_49_sram;
  wire [0:5] mux_tree_size60_49_sram_inv;
  wire [0:5] mux_tree_size60_50_sram;
  wire [0:5] mux_tree_size60_50_sram_inv;
  wire [0:5] mux_tree_size60_51_sram;
  wire [0:5] mux_tree_size60_51_sram_inv;
  wire [0:5] mux_tree_size60_52_sram;
  wire [0:5] mux_tree_size60_52_sram_inv;
  wire [0:5] mux_tree_size60_53_sram;
  wire [0:5] mux_tree_size60_53_sram_inv;
  wire [0:5] mux_tree_size60_54_sram;
  wire [0:5] mux_tree_size60_54_sram_inv;
  wire [0:5] mux_tree_size60_55_sram;
  wire [0:5] mux_tree_size60_55_sram_inv;
  wire [0:5] mux_tree_size60_56_sram;
  wire [0:5] mux_tree_size60_56_sram_inv;
  wire [0:5] mux_tree_size60_57_sram;
  wire [0:5] mux_tree_size60_57_sram_inv;
  wire [0:5] mux_tree_size60_58_sram;
  wire [0:5] mux_tree_size60_58_sram_inv;
  wire [0:5] mux_tree_size60_59_sram;
  wire [0:5] mux_tree_size60_59_sram_inv;
  wire [0:0] mux_tree_size60_mem_0_ccff_tail;
  wire [0:0] mux_tree_size60_mem_1_ccff_tail;
  wire [0:0] mux_tree_size60_mem_2_ccff_tail;
  wire [0:0] mux_tree_size60_mem_3_ccff_tail;
  wire [0:0] mux_tree_size60_mem_4_ccff_tail;
  wire [0:0] mux_tree_size60_mem_5_ccff_tail;
  wire [0:0] mux_tree_size60_mem_6_ccff_tail;
  wire [0:0] mux_tree_size60_mem_7_ccff_tail;
  wire [0:0] mux_tree_size60_mem_8_ccff_tail;
  wire [0:0] mux_tree_size60_mem_9_ccff_tail;
  wire [0:0] mux_tree_size60_mem_10_ccff_tail;
  wire [0:0] mux_tree_size60_mem_11_ccff_tail;
  wire [0:0] mux_tree_size60_mem_12_ccff_tail;
  wire [0:0] mux_tree_size60_mem_13_ccff_tail;
  wire [0:0] mux_tree_size60_mem_14_ccff_tail;
  wire [0:0] mux_tree_size60_mem_15_ccff_tail;
  wire [0:0] mux_tree_size60_mem_16_ccff_tail;
  wire [0:0] mux_tree_size60_mem_17_ccff_tail;
  wire [0:0] mux_tree_size60_mem_18_ccff_tail;
  wire [0:0] mux_tree_size60_mem_19_ccff_tail;
  wire [0:0] mux_tree_size60_mem_20_ccff_tail;
  wire [0:0] mux_tree_size60_mem_21_ccff_tail;
  wire [0:0] mux_tree_size60_mem_22_ccff_tail;
  wire [0:0] mux_tree_size60_mem_23_ccff_tail;
  wire [0:0] mux_tree_size60_mem_24_ccff_tail;
  wire [0:0] mux_tree_size60_mem_25_ccff_tail;
  wire [0:0] mux_tree_size60_mem_26_ccff_tail;
  wire [0:0] mux_tree_size60_mem_27_ccff_tail;
  wire [0:0] mux_tree_size60_mem_28_ccff_tail;
  wire [0:0] mux_tree_size60_mem_29_ccff_tail;
  wire [0:0] mux_tree_size60_mem_30_ccff_tail;
  wire [0:0] mux_tree_size60_mem_31_ccff_tail;
  wire [0:0] mux_tree_size60_mem_32_ccff_tail;
  wire [0:0] mux_tree_size60_mem_33_ccff_tail;
  wire [0:0] mux_tree_size60_mem_34_ccff_tail;
  wire [0:0] mux_tree_size60_mem_35_ccff_tail;
  wire [0:0] mux_tree_size60_mem_36_ccff_tail;
  wire [0:0] mux_tree_size60_mem_37_ccff_tail;
  wire [0:0] mux_tree_size60_mem_38_ccff_tail;
  wire [0:0] mux_tree_size60_mem_39_ccff_tail;
  wire [0:0] mux_tree_size60_mem_40_ccff_tail;
  wire [0:0] mux_tree_size60_mem_41_ccff_tail;
  wire [0:0] mux_tree_size60_mem_42_ccff_tail;
  wire [0:0] mux_tree_size60_mem_43_ccff_tail;
  wire [0:0] mux_tree_size60_mem_44_ccff_tail;
  wire [0:0] mux_tree_size60_mem_45_ccff_tail;
  wire [0:0] mux_tree_size60_mem_46_ccff_tail;
  wire [0:0] mux_tree_size60_mem_47_ccff_tail;
  wire [0:0] mux_tree_size60_mem_48_ccff_tail;
  wire [0:0] mux_tree_size60_mem_49_ccff_tail;
  wire [0:0] mux_tree_size60_mem_50_ccff_tail;
  wire [0:0] mux_tree_size60_mem_51_ccff_tail;
  wire [0:0] mux_tree_size60_mem_52_ccff_tail;
  wire [0:0] mux_tree_size60_mem_53_ccff_tail;
  wire [0:0] mux_tree_size60_mem_54_ccff_tail;
  wire [0:0] mux_tree_size60_mem_55_ccff_tail;
  wire [0:0] mux_tree_size60_mem_56_ccff_tail;
  wire [0:0] mux_tree_size60_mem_57_ccff_tail;
  wire [0:0] mux_tree_size60_mem_58_ccff_tail;
  logical_tile_clb_mode_default__fle
       logical_tile_clb_mode_default__fle_0(.pReset (pReset), .prog_clk
       (prog_clk), .set (set), .reset (reset), .clk (clk), .fle_in
       ({mux_tree_size60_0_out, mux_tree_size60_1_out,
       mux_tree_size60_2_out, mux_tree_size60_3_out,
       mux_tree_size60_4_out, mux_tree_size60_5_out}), .fle_clk
       (direct_interc_20_out), .ccff_head (ccff_head), .fle_out
       (logical_tile_clb_mode_default__fle_0_fle_out), .ccff_tail
       (logical_tile_clb_mode_default__fle_0_ccff_tail));
  logical_tile_clb_mode_default__fle
       logical_tile_clb_mode_default__fle_1(.pReset (pReset), .prog_clk
       (prog_clk), .set (set), .reset (reset), .clk (clk), .fle_in
       ({mux_tree_size60_6_out, mux_tree_size60_7_out,
       mux_tree_size60_8_out, mux_tree_size60_9_out,
       mux_tree_size60_10_out, mux_tree_size60_11_out}), .fle_clk
       (direct_interc_21_out), .ccff_head
       (logical_tile_clb_mode_default__fle_0_ccff_tail), .fle_out
       (logical_tile_clb_mode_default__fle_1_fle_out), .ccff_tail
       (logical_tile_clb_mode_default__fle_1_ccff_tail));
  logical_tile_clb_mode_default__fle
       logical_tile_clb_mode_default__fle_2(.pReset (pReset), .prog_clk
       (prog_clk), .set (set), .reset (reset), .clk (clk), .fle_in
       ({mux_tree_size60_12_out, mux_tree_size60_13_out,
       mux_tree_size60_14_out, mux_tree_size60_15_out,
       mux_tree_size60_16_out, mux_tree_size60_17_out}), .fle_clk
       (direct_interc_22_out), .ccff_head
       (logical_tile_clb_mode_default__fle_1_ccff_tail), .fle_out
       (logical_tile_clb_mode_default__fle_2_fle_out), .ccff_tail
       (logical_tile_clb_mode_default__fle_2_ccff_tail));
  logical_tile_clb_mode_default__fle
       logical_tile_clb_mode_default__fle_3(.pReset (pReset), .prog_clk
       (prog_clk), .set (set), .reset (reset), .clk (clk), .fle_in
       ({mux_tree_size60_18_out, mux_tree_size60_19_out,
       mux_tree_size60_20_out, mux_tree_size60_21_out,
       mux_tree_size60_22_out, mux_tree_size60_23_out}), .fle_clk
       (direct_interc_23_out), .ccff_head
       (logical_tile_clb_mode_default__fle_2_ccff_tail), .fle_out
       (logical_tile_clb_mode_default__fle_3_fle_out), .ccff_tail
       (logical_tile_clb_mode_default__fle_3_ccff_tail));
  logical_tile_clb_mode_default__fle
       logical_tile_clb_mode_default__fle_4(.pReset (pReset), .prog_clk
       (prog_clk), .set (set), .reset (reset), .clk (clk), .fle_in
       ({mux_tree_size60_24_out, mux_tree_size60_25_out,
       mux_tree_size60_26_out, mux_tree_size60_27_out,
       mux_tree_size60_28_out, mux_tree_size60_29_out}), .fle_clk
       (direct_interc_24_out), .ccff_head
       (logical_tile_clb_mode_default__fle_3_ccff_tail), .fle_out
       (logical_tile_clb_mode_default__fle_4_fle_out), .ccff_tail
       (logical_tile_clb_mode_default__fle_4_ccff_tail));
  logical_tile_clb_mode_default__fle
       logical_tile_clb_mode_default__fle_5(.pReset (pReset), .prog_clk
       (prog_clk), .set (set), .reset (reset), .clk (clk), .fle_in
       ({mux_tree_size60_30_out, mux_tree_size60_31_out,
       mux_tree_size60_32_out, mux_tree_size60_33_out,
       mux_tree_size60_34_out, mux_tree_size60_35_out}), .fle_clk
       (direct_interc_25_out), .ccff_head
       (logical_tile_clb_mode_default__fle_4_ccff_tail), .fle_out
       (logical_tile_clb_mode_default__fle_5_fle_out), .ccff_tail
       (logical_tile_clb_mode_default__fle_5_ccff_tail));
  logical_tile_clb_mode_default__fle
       logical_tile_clb_mode_default__fle_6(.pReset (pReset), .prog_clk
       (prog_clk), .set (set), .reset (reset), .clk (clk), .fle_in
       ({mux_tree_size60_36_out, mux_tree_size60_37_out,
       mux_tree_size60_38_out, mux_tree_size60_39_out,
       mux_tree_size60_40_out, mux_tree_size60_41_out}), .fle_clk
       (direct_interc_26_out), .ccff_head
       (logical_tile_clb_mode_default__fle_5_ccff_tail), .fle_out
       (logical_tile_clb_mode_default__fle_6_fle_out), .ccff_tail
       (logical_tile_clb_mode_default__fle_6_ccff_tail));
  logical_tile_clb_mode_default__fle
       logical_tile_clb_mode_default__fle_7(.pReset (pReset), .prog_clk
       (prog_clk), .set (set), .reset (reset), .clk (clk), .fle_in
       ({mux_tree_size60_42_out, mux_tree_size60_43_out,
       mux_tree_size60_44_out, mux_tree_size60_45_out,
       mux_tree_size60_46_out, mux_tree_size60_47_out}), .fle_clk
       (direct_interc_27_out), .ccff_head
       (logical_tile_clb_mode_default__fle_6_ccff_tail), .fle_out
       (logical_tile_clb_mode_default__fle_7_fle_out), .ccff_tail
       (logical_tile_clb_mode_default__fle_7_ccff_tail));
  logical_tile_clb_mode_default__fle
       logical_tile_clb_mode_default__fle_8(.pReset (pReset), .prog_clk
       (prog_clk), .set (set), .reset (reset), .clk (clk), .fle_in
       ({mux_tree_size60_48_out, mux_tree_size60_49_out,
       mux_tree_size60_50_out, mux_tree_size60_51_out,
       mux_tree_size60_52_out, mux_tree_size60_53_out}), .fle_clk
       (direct_interc_28_out), .ccff_head
       (logical_tile_clb_mode_default__fle_7_ccff_tail), .fle_out
       (logical_tile_clb_mode_default__fle_8_fle_out), .ccff_tail
       (logical_tile_clb_mode_default__fle_8_ccff_tail));
  logical_tile_clb_mode_default__fle
       logical_tile_clb_mode_default__fle_9(.pReset (pReset), .prog_clk
       (prog_clk), .set (set), .reset (reset), .clk (clk), .fle_in
       ({mux_tree_size60_54_out, mux_tree_size60_55_out,
       mux_tree_size60_56_out, mux_tree_size60_57_out,
       mux_tree_size60_58_out, mux_tree_size60_59_out}), .fle_clk
       (direct_interc_29_out), .ccff_head
       (logical_tile_clb_mode_default__fle_8_ccff_tail), .fle_out
       (logical_tile_clb_mode_default__fle_9_fle_out), .ccff_tail
       (logical_tile_clb_mode_default__fle_9_ccff_tail));
  direct_interc direct_interc_0_(.in
       (logical_tile_clb_mode_default__fle_0_fle_out[0]), .out
       (clb_O[0]));
  direct_interc direct_interc_1_(.in
       (logical_tile_clb_mode_default__fle_1_fle_out[0]), .out
       (clb_O[1]));
  direct_interc direct_interc_2_(.in
       (logical_tile_clb_mode_default__fle_2_fle_out[0]), .out
       (clb_O[2]));
  direct_interc direct_interc_3_(.in
       (logical_tile_clb_mode_default__fle_3_fle_out[0]), .out
       (clb_O[3]));
  direct_interc direct_interc_4_(.in
       (logical_tile_clb_mode_default__fle_4_fle_out[0]), .out
       (clb_O[4]));
  direct_interc direct_interc_5_(.in
       (logical_tile_clb_mode_default__fle_5_fle_out[0]), .out
       (clb_O[5]));
  direct_interc direct_interc_6_(.in
       (logical_tile_clb_mode_default__fle_6_fle_out[0]), .out
       (clb_O[6]));
  direct_interc direct_interc_7_(.in
       (logical_tile_clb_mode_default__fle_7_fle_out[0]), .out
       (clb_O[7]));
  direct_interc direct_interc_8_(.in
       (logical_tile_clb_mode_default__fle_8_fle_out[0]), .out
       (clb_O[8]));
  direct_interc direct_interc_9_(.in
       (logical_tile_clb_mode_default__fle_9_fle_out[0]), .out
       (clb_O[9]));
  direct_interc direct_interc_10_(.in
       (logical_tile_clb_mode_default__fle_0_fle_out[1]), .out
       (clb_O[10]));
  direct_interc direct_interc_11_(.in
       (logical_tile_clb_mode_default__fle_1_fle_out[1]), .out
       (clb_O[11]));
  direct_interc direct_interc_12_(.in
       (logical_tile_clb_mode_default__fle_2_fle_out[1]), .out
       (clb_O[12]));
  direct_interc direct_interc_13_(.in
       (logical_tile_clb_mode_default__fle_3_fle_out[1]), .out
       (clb_O[13]));
  direct_interc direct_interc_14_(.in
       (logical_tile_clb_mode_default__fle_4_fle_out[1]), .out
       (clb_O[14]));
  direct_interc direct_interc_15_(.in
       (logical_tile_clb_mode_default__fle_5_fle_out[1]), .out
       (clb_O[15]));
  direct_interc direct_interc_16_(.in
       (logical_tile_clb_mode_default__fle_6_fle_out[1]), .out
       (clb_O[16]));
  direct_interc direct_interc_17_(.in
       (logical_tile_clb_mode_default__fle_7_fle_out[1]), .out
       (clb_O[17]));
  direct_interc direct_interc_18_(.in
       (logical_tile_clb_mode_default__fle_8_fle_out[1]), .out
       (clb_O[18]));
  direct_interc direct_interc_19_(.in
       (logical_tile_clb_mode_default__fle_9_fle_out[1]), .out
       (clb_O[19]));
  direct_interc direct_interc_20_(.in (clb_clk), .out
       (direct_interc_20_out));
  direct_interc direct_interc_21_(.in (clb_clk), .out
       (direct_interc_21_out));
  direct_interc direct_interc_22_(.in (clb_clk), .out
       (direct_interc_22_out));
  direct_interc direct_interc_23_(.in (clb_clk), .out
       (direct_interc_23_out));
  direct_interc direct_interc_24_(.in (clb_clk), .out
       (direct_interc_24_out));
  direct_interc direct_interc_25_(.in (clb_clk), .out
       (direct_interc_25_out));
  direct_interc direct_interc_26_(.in (clb_clk), .out
       (direct_interc_26_out));
  direct_interc direct_interc_27_(.in (clb_clk), .out
       (direct_interc_27_out));
  direct_interc direct_interc_28_(.in (clb_clk), .out
       (direct_interc_28_out));
  direct_interc direct_interc_29_(.in (clb_clk), .out
       (direct_interc_29_out));
  mux_tree_size60 mux_fle_0_in_0(.in ({clb_I,
       logical_tile_clb_mode_default__fle_0_fle_out,
       logical_tile_clb_mode_default__fle_1_fle_out,
       logical_tile_clb_mode_default__fle_2_fle_out,
       logical_tile_clb_mode_default__fle_3_fle_out,
       logical_tile_clb_mode_default__fle_4_fle_out,
       logical_tile_clb_mode_default__fle_5_fle_out,
       logical_tile_clb_mode_default__fle_6_fle_out,
       logical_tile_clb_mode_default__fle_7_fle_out,
       logical_tile_clb_mode_default__fle_8_fle_out,
       logical_tile_clb_mode_default__fle_9_fle_out}), .sram
       (mux_tree_size60_0_sram), .sram_inv
       (mux_tree_size60_0_sram_inv), .out (mux_tree_size60_0_out));
  mux_tree_size60 mux_fle_0_in_1(.in ({clb_I,
       logical_tile_clb_mode_default__fle_0_fle_out,
       logical_tile_clb_mode_default__fle_1_fle_out,
       logical_tile_clb_mode_default__fle_2_fle_out,
       logical_tile_clb_mode_default__fle_3_fle_out,
       logical_tile_clb_mode_default__fle_4_fle_out,
       logical_tile_clb_mode_default__fle_5_fle_out,
       logical_tile_clb_mode_default__fle_6_fle_out,
       logical_tile_clb_mode_default__fle_7_fle_out,
       logical_tile_clb_mode_default__fle_8_fle_out,
       logical_tile_clb_mode_default__fle_9_fle_out}), .sram
       (mux_tree_size60_1_sram), .sram_inv
       (mux_tree_size60_1_sram_inv), .out (mux_tree_size60_1_out));
  mux_tree_size60 mux_fle_0_in_2(.in ({clb_I,
       logical_tile_clb_mode_default__fle_0_fle_out,
       logical_tile_clb_mode_default__fle_1_fle_out,
       logical_tile_clb_mode_default__fle_2_fle_out,
       logical_tile_clb_mode_default__fle_3_fle_out,
       logical_tile_clb_mode_default__fle_4_fle_out,
       logical_tile_clb_mode_default__fle_5_fle_out,
       logical_tile_clb_mode_default__fle_6_fle_out,
       logical_tile_clb_mode_default__fle_7_fle_out,
       logical_tile_clb_mode_default__fle_8_fle_out,
       logical_tile_clb_mode_default__fle_9_fle_out}), .sram
       (mux_tree_size60_2_sram), .sram_inv
       (mux_tree_size60_2_sram_inv), .out (mux_tree_size60_2_out));
  mux_tree_size60 mux_fle_0_in_3(.in ({clb_I,
       logical_tile_clb_mode_default__fle_0_fle_out,
       logical_tile_clb_mode_default__fle_1_fle_out,
       logical_tile_clb_mode_default__fle_2_fle_out,
       logical_tile_clb_mode_default__fle_3_fle_out,
       logical_tile_clb_mode_default__fle_4_fle_out,
       logical_tile_clb_mode_default__fle_5_fle_out,
       logical_tile_clb_mode_default__fle_6_fle_out,
       logical_tile_clb_mode_default__fle_7_fle_out,
       logical_tile_clb_mode_default__fle_8_fle_out,
       logical_tile_clb_mode_default__fle_9_fle_out}), .sram
       (mux_tree_size60_3_sram), .sram_inv
       (mux_tree_size60_3_sram_inv), .out (mux_tree_size60_3_out));
  mux_tree_size60 mux_fle_0_in_4(.in ({clb_I,
       logical_tile_clb_mode_default__fle_0_fle_out,
       logical_tile_clb_mode_default__fle_1_fle_out,
       logical_tile_clb_mode_default__fle_2_fle_out,
       logical_tile_clb_mode_default__fle_3_fle_out,
       logical_tile_clb_mode_default__fle_4_fle_out,
       logical_tile_clb_mode_default__fle_5_fle_out,
       logical_tile_clb_mode_default__fle_6_fle_out,
       logical_tile_clb_mode_default__fle_7_fle_out,
       logical_tile_clb_mode_default__fle_8_fle_out,
       logical_tile_clb_mode_default__fle_9_fle_out}), .sram
       (mux_tree_size60_4_sram), .sram_inv
       (mux_tree_size60_4_sram_inv), .out (mux_tree_size60_4_out));
  mux_tree_size60 mux_fle_0_in_5(.in ({clb_I,
       logical_tile_clb_mode_default__fle_0_fle_out,
       logical_tile_clb_mode_default__fle_1_fle_out,
       logical_tile_clb_mode_default__fle_2_fle_out,
       logical_tile_clb_mode_default__fle_3_fle_out,
       logical_tile_clb_mode_default__fle_4_fle_out,
       logical_tile_clb_mode_default__fle_5_fle_out,
       logical_tile_clb_mode_default__fle_6_fle_out,
       logical_tile_clb_mode_default__fle_7_fle_out,
       logical_tile_clb_mode_default__fle_8_fle_out,
       logical_tile_clb_mode_default__fle_9_fle_out}), .sram
       (mux_tree_size60_5_sram), .sram_inv
       (mux_tree_size60_5_sram_inv), .out (mux_tree_size60_5_out));
  mux_tree_size60 mux_fle_1_in_0(.in ({clb_I,
       logical_tile_clb_mode_default__fle_0_fle_out,
       logical_tile_clb_mode_default__fle_1_fle_out,
       logical_tile_clb_mode_default__fle_2_fle_out,
       logical_tile_clb_mode_default__fle_3_fle_out,
       logical_tile_clb_mode_default__fle_4_fle_out,
       logical_tile_clb_mode_default__fle_5_fle_out,
       logical_tile_clb_mode_default__fle_6_fle_out,
       logical_tile_clb_mode_default__fle_7_fle_out,
       logical_tile_clb_mode_default__fle_8_fle_out,
       logical_tile_clb_mode_default__fle_9_fle_out}), .sram
       (mux_tree_size60_6_sram), .sram_inv
       (mux_tree_size60_6_sram_inv), .out (mux_tree_size60_6_out));
  mux_tree_size60 mux_fle_1_in_1(.in ({clb_I,
       logical_tile_clb_mode_default__fle_0_fle_out,
       logical_tile_clb_mode_default__fle_1_fle_out,
       logical_tile_clb_mode_default__fle_2_fle_out,
       logical_tile_clb_mode_default__fle_3_fle_out,
       logical_tile_clb_mode_default__fle_4_fle_out,
       logical_tile_clb_mode_default__fle_5_fle_out,
       logical_tile_clb_mode_default__fle_6_fle_out,
       logical_tile_clb_mode_default__fle_7_fle_out,
       logical_tile_clb_mode_default__fle_8_fle_out,
       logical_tile_clb_mode_default__fle_9_fle_out}), .sram
       (mux_tree_size60_7_sram), .sram_inv
       (mux_tree_size60_7_sram_inv), .out (mux_tree_size60_7_out));
  mux_tree_size60 mux_fle_1_in_2(.in ({clb_I,
       logical_tile_clb_mode_default__fle_0_fle_out,
       logical_tile_clb_mode_default__fle_1_fle_out,
       logical_tile_clb_mode_default__fle_2_fle_out,
       logical_tile_clb_mode_default__fle_3_fle_out,
       logical_tile_clb_mode_default__fle_4_fle_out,
       logical_tile_clb_mode_default__fle_5_fle_out,
       logical_tile_clb_mode_default__fle_6_fle_out,
       logical_tile_clb_mode_default__fle_7_fle_out,
       logical_tile_clb_mode_default__fle_8_fle_out,
       logical_tile_clb_mode_default__fle_9_fle_out}), .sram
       (mux_tree_size60_8_sram), .sram_inv
       (mux_tree_size60_8_sram_inv), .out (mux_tree_size60_8_out));
  mux_tree_size60 mux_fle_1_in_3(.in ({clb_I,
       logical_tile_clb_mode_default__fle_0_fle_out,
       logical_tile_clb_mode_default__fle_1_fle_out,
       logical_tile_clb_mode_default__fle_2_fle_out,
       logical_tile_clb_mode_default__fle_3_fle_out,
       logical_tile_clb_mode_default__fle_4_fle_out,
       logical_tile_clb_mode_default__fle_5_fle_out,
       logical_tile_clb_mode_default__fle_6_fle_out,
       logical_tile_clb_mode_default__fle_7_fle_out,
       logical_tile_clb_mode_default__fle_8_fle_out,
       logical_tile_clb_mode_default__fle_9_fle_out}), .sram
       (mux_tree_size60_9_sram), .sram_inv
       (mux_tree_size60_9_sram_inv), .out (mux_tree_size60_9_out));
  mux_tree_size60 mux_fle_1_in_4(.in ({clb_I,
       logical_tile_clb_mode_default__fle_0_fle_out,
       logical_tile_clb_mode_default__fle_1_fle_out,
       logical_tile_clb_mode_default__fle_2_fle_out,
       logical_tile_clb_mode_default__fle_3_fle_out,
       logical_tile_clb_mode_default__fle_4_fle_out,
       logical_tile_clb_mode_default__fle_5_fle_out,
       logical_tile_clb_mode_default__fle_6_fle_out,
       logical_tile_clb_mode_default__fle_7_fle_out,
       logical_tile_clb_mode_default__fle_8_fle_out,
       logical_tile_clb_mode_default__fle_9_fle_out}), .sram
       (mux_tree_size60_10_sram), .sram_inv
       (mux_tree_size60_10_sram_inv), .out (mux_tree_size60_10_out));
  mux_tree_size60 mux_fle_1_in_5(.in ({clb_I,
       logical_tile_clb_mode_default__fle_0_fle_out,
       logical_tile_clb_mode_default__fle_1_fle_out,
       logical_tile_clb_mode_default__fle_2_fle_out,
       logical_tile_clb_mode_default__fle_3_fle_out,
       logical_tile_clb_mode_default__fle_4_fle_out,
       logical_tile_clb_mode_default__fle_5_fle_out,
       logical_tile_clb_mode_default__fle_6_fle_out,
       logical_tile_clb_mode_default__fle_7_fle_out,
       logical_tile_clb_mode_default__fle_8_fle_out,
       logical_tile_clb_mode_default__fle_9_fle_out}), .sram
       (mux_tree_size60_11_sram), .sram_inv
       (mux_tree_size60_11_sram_inv), .out (mux_tree_size60_11_out));
  mux_tree_size60 mux_fle_2_in_0(.in ({clb_I,
       logical_tile_clb_mode_default__fle_0_fle_out,
       logical_tile_clb_mode_default__fle_1_fle_out,
       logical_tile_clb_mode_default__fle_2_fle_out,
       logical_tile_clb_mode_default__fle_3_fle_out,
       logical_tile_clb_mode_default__fle_4_fle_out,
       logical_tile_clb_mode_default__fle_5_fle_out,
       logical_tile_clb_mode_default__fle_6_fle_out,
       logical_tile_clb_mode_default__fle_7_fle_out,
       logical_tile_clb_mode_default__fle_8_fle_out,
       logical_tile_clb_mode_default__fle_9_fle_out}), .sram
       (mux_tree_size60_12_sram), .sram_inv
       (mux_tree_size60_12_sram_inv), .out (mux_tree_size60_12_out));
  mux_tree_size60 mux_fle_2_in_1(.in ({clb_I,
       logical_tile_clb_mode_default__fle_0_fle_out,
       logical_tile_clb_mode_default__fle_1_fle_out,
       logical_tile_clb_mode_default__fle_2_fle_out,
       logical_tile_clb_mode_default__fle_3_fle_out,
       logical_tile_clb_mode_default__fle_4_fle_out,
       logical_tile_clb_mode_default__fle_5_fle_out,
       logical_tile_clb_mode_default__fle_6_fle_out,
       logical_tile_clb_mode_default__fle_7_fle_out,
       logical_tile_clb_mode_default__fle_8_fle_out,
       logical_tile_clb_mode_default__fle_9_fle_out}), .sram
       (mux_tree_size60_13_sram), .sram_inv
       (mux_tree_size60_13_sram_inv), .out (mux_tree_size60_13_out));
  mux_tree_size60 mux_fle_2_in_2(.in ({clb_I,
       logical_tile_clb_mode_default__fle_0_fle_out,
       logical_tile_clb_mode_default__fle_1_fle_out,
       logical_tile_clb_mode_default__fle_2_fle_out,
       logical_tile_clb_mode_default__fle_3_fle_out,
       logical_tile_clb_mode_default__fle_4_fle_out,
       logical_tile_clb_mode_default__fle_5_fle_out,
       logical_tile_clb_mode_default__fle_6_fle_out,
       logical_tile_clb_mode_default__fle_7_fle_out,
       logical_tile_clb_mode_default__fle_8_fle_out,
       logical_tile_clb_mode_default__fle_9_fle_out}), .sram
       (mux_tree_size60_14_sram), .sram_inv
       (mux_tree_size60_14_sram_inv), .out (mux_tree_size60_14_out));
  mux_tree_size60 mux_fle_2_in_3(.in ({clb_I,
       logical_tile_clb_mode_default__fle_0_fle_out,
       logical_tile_clb_mode_default__fle_1_fle_out,
       logical_tile_clb_mode_default__fle_2_fle_out,
       logical_tile_clb_mode_default__fle_3_fle_out,
       logical_tile_clb_mode_default__fle_4_fle_out,
       logical_tile_clb_mode_default__fle_5_fle_out,
       logical_tile_clb_mode_default__fle_6_fle_out,
       logical_tile_clb_mode_default__fle_7_fle_out,
       logical_tile_clb_mode_default__fle_8_fle_out,
       logical_tile_clb_mode_default__fle_9_fle_out}), .sram
       (mux_tree_size60_15_sram), .sram_inv
       (mux_tree_size60_15_sram_inv), .out (mux_tree_size60_15_out));
  mux_tree_size60 mux_fle_2_in_4(.in ({clb_I,
       logical_tile_clb_mode_default__fle_0_fle_out,
       logical_tile_clb_mode_default__fle_1_fle_out,
       logical_tile_clb_mode_default__fle_2_fle_out,
       logical_tile_clb_mode_default__fle_3_fle_out,
       logical_tile_clb_mode_default__fle_4_fle_out,
       logical_tile_clb_mode_default__fle_5_fle_out,
       logical_tile_clb_mode_default__fle_6_fle_out,
       logical_tile_clb_mode_default__fle_7_fle_out,
       logical_tile_clb_mode_default__fle_8_fle_out,
       logical_tile_clb_mode_default__fle_9_fle_out}), .sram
       (mux_tree_size60_16_sram), .sram_inv
       (mux_tree_size60_16_sram_inv), .out (mux_tree_size60_16_out));
  mux_tree_size60 mux_fle_2_in_5(.in ({clb_I,
       logical_tile_clb_mode_default__fle_0_fle_out,
       logical_tile_clb_mode_default__fle_1_fle_out,
       logical_tile_clb_mode_default__fle_2_fle_out,
       logical_tile_clb_mode_default__fle_3_fle_out,
       logical_tile_clb_mode_default__fle_4_fle_out,
       logical_tile_clb_mode_default__fle_5_fle_out,
       logical_tile_clb_mode_default__fle_6_fle_out,
       logical_tile_clb_mode_default__fle_7_fle_out,
       logical_tile_clb_mode_default__fle_8_fle_out,
       logical_tile_clb_mode_default__fle_9_fle_out}), .sram
       (mux_tree_size60_17_sram), .sram_inv
       (mux_tree_size60_17_sram_inv), .out (mux_tree_size60_17_out));
  mux_tree_size60 mux_fle_3_in_0(.in ({clb_I,
       logical_tile_clb_mode_default__fle_0_fle_out,
       logical_tile_clb_mode_default__fle_1_fle_out,
       logical_tile_clb_mode_default__fle_2_fle_out,
       logical_tile_clb_mode_default__fle_3_fle_out,
       logical_tile_clb_mode_default__fle_4_fle_out,
       logical_tile_clb_mode_default__fle_5_fle_out,
       logical_tile_clb_mode_default__fle_6_fle_out,
       logical_tile_clb_mode_default__fle_7_fle_out,
       logical_tile_clb_mode_default__fle_8_fle_out,
       logical_tile_clb_mode_default__fle_9_fle_out}), .sram
       (mux_tree_size60_18_sram), .sram_inv
       (mux_tree_size60_18_sram_inv), .out (mux_tree_size60_18_out));
  mux_tree_size60 mux_fle_3_in_1(.in ({clb_I,
       logical_tile_clb_mode_default__fle_0_fle_out,
       logical_tile_clb_mode_default__fle_1_fle_out,
       logical_tile_clb_mode_default__fle_2_fle_out,
       logical_tile_clb_mode_default__fle_3_fle_out,
       logical_tile_clb_mode_default__fle_4_fle_out,
       logical_tile_clb_mode_default__fle_5_fle_out,
       logical_tile_clb_mode_default__fle_6_fle_out,
       logical_tile_clb_mode_default__fle_7_fle_out,
       logical_tile_clb_mode_default__fle_8_fle_out,
       logical_tile_clb_mode_default__fle_9_fle_out}), .sram
       (mux_tree_size60_19_sram), .sram_inv
       (mux_tree_size60_19_sram_inv), .out (mux_tree_size60_19_out));
  mux_tree_size60 mux_fle_3_in_2(.in ({clb_I,
       logical_tile_clb_mode_default__fle_0_fle_out,
       logical_tile_clb_mode_default__fle_1_fle_out,
       logical_tile_clb_mode_default__fle_2_fle_out,
       logical_tile_clb_mode_default__fle_3_fle_out,
       logical_tile_clb_mode_default__fle_4_fle_out,
       logical_tile_clb_mode_default__fle_5_fle_out,
       logical_tile_clb_mode_default__fle_6_fle_out,
       logical_tile_clb_mode_default__fle_7_fle_out,
       logical_tile_clb_mode_default__fle_8_fle_out,
       logical_tile_clb_mode_default__fle_9_fle_out}), .sram
       (mux_tree_size60_20_sram), .sram_inv
       (mux_tree_size60_20_sram_inv), .out (mux_tree_size60_20_out));
  mux_tree_size60 mux_fle_3_in_3(.in ({clb_I,
       logical_tile_clb_mode_default__fle_0_fle_out,
       logical_tile_clb_mode_default__fle_1_fle_out,
       logical_tile_clb_mode_default__fle_2_fle_out,
       logical_tile_clb_mode_default__fle_3_fle_out,
       logical_tile_clb_mode_default__fle_4_fle_out,
       logical_tile_clb_mode_default__fle_5_fle_out,
       logical_tile_clb_mode_default__fle_6_fle_out,
       logical_tile_clb_mode_default__fle_7_fle_out,
       logical_tile_clb_mode_default__fle_8_fle_out,
       logical_tile_clb_mode_default__fle_9_fle_out}), .sram
       (mux_tree_size60_21_sram), .sram_inv
       (mux_tree_size60_21_sram_inv), .out (mux_tree_size60_21_out));
  mux_tree_size60 mux_fle_3_in_4(.in ({clb_I,
       logical_tile_clb_mode_default__fle_0_fle_out,
       logical_tile_clb_mode_default__fle_1_fle_out,
       logical_tile_clb_mode_default__fle_2_fle_out,
       logical_tile_clb_mode_default__fle_3_fle_out,
       logical_tile_clb_mode_default__fle_4_fle_out,
       logical_tile_clb_mode_default__fle_5_fle_out,
       logical_tile_clb_mode_default__fle_6_fle_out,
       logical_tile_clb_mode_default__fle_7_fle_out,
       logical_tile_clb_mode_default__fle_8_fle_out,
       logical_tile_clb_mode_default__fle_9_fle_out}), .sram
       (mux_tree_size60_22_sram), .sram_inv
       (mux_tree_size60_22_sram_inv), .out (mux_tree_size60_22_out));
  mux_tree_size60 mux_fle_3_in_5(.in ({clb_I,
       logical_tile_clb_mode_default__fle_0_fle_out,
       logical_tile_clb_mode_default__fle_1_fle_out,
       logical_tile_clb_mode_default__fle_2_fle_out,
       logical_tile_clb_mode_default__fle_3_fle_out,
       logical_tile_clb_mode_default__fle_4_fle_out,
       logical_tile_clb_mode_default__fle_5_fle_out,
       logical_tile_clb_mode_default__fle_6_fle_out,
       logical_tile_clb_mode_default__fle_7_fle_out,
       logical_tile_clb_mode_default__fle_8_fle_out,
       logical_tile_clb_mode_default__fle_9_fle_out}), .sram
       (mux_tree_size60_23_sram), .sram_inv
       (mux_tree_size60_23_sram_inv), .out (mux_tree_size60_23_out));
  mux_tree_size60 mux_fle_4_in_0(.in ({clb_I,
       logical_tile_clb_mode_default__fle_0_fle_out,
       logical_tile_clb_mode_default__fle_1_fle_out,
       logical_tile_clb_mode_default__fle_2_fle_out,
       logical_tile_clb_mode_default__fle_3_fle_out,
       logical_tile_clb_mode_default__fle_4_fle_out,
       logical_tile_clb_mode_default__fle_5_fle_out,
       logical_tile_clb_mode_default__fle_6_fle_out,
       logical_tile_clb_mode_default__fle_7_fle_out,
       logical_tile_clb_mode_default__fle_8_fle_out,
       logical_tile_clb_mode_default__fle_9_fle_out}), .sram
       (mux_tree_size60_24_sram), .sram_inv
       (mux_tree_size60_24_sram_inv), .out (mux_tree_size60_24_out));
  mux_tree_size60 mux_fle_4_in_1(.in ({clb_I,
       logical_tile_clb_mode_default__fle_0_fle_out,
       logical_tile_clb_mode_default__fle_1_fle_out,
       logical_tile_clb_mode_default__fle_2_fle_out,
       logical_tile_clb_mode_default__fle_3_fle_out,
       logical_tile_clb_mode_default__fle_4_fle_out,
       logical_tile_clb_mode_default__fle_5_fle_out,
       logical_tile_clb_mode_default__fle_6_fle_out,
       logical_tile_clb_mode_default__fle_7_fle_out,
       logical_tile_clb_mode_default__fle_8_fle_out,
       logical_tile_clb_mode_default__fle_9_fle_out}), .sram
       (mux_tree_size60_25_sram), .sram_inv
       (mux_tree_size60_25_sram_inv), .out (mux_tree_size60_25_out));
  mux_tree_size60 mux_fle_4_in_2(.in ({clb_I,
       logical_tile_clb_mode_default__fle_0_fle_out,
       logical_tile_clb_mode_default__fle_1_fle_out,
       logical_tile_clb_mode_default__fle_2_fle_out,
       logical_tile_clb_mode_default__fle_3_fle_out,
       logical_tile_clb_mode_default__fle_4_fle_out,
       logical_tile_clb_mode_default__fle_5_fle_out,
       logical_tile_clb_mode_default__fle_6_fle_out,
       logical_tile_clb_mode_default__fle_7_fle_out,
       logical_tile_clb_mode_default__fle_8_fle_out,
       logical_tile_clb_mode_default__fle_9_fle_out}), .sram
       (mux_tree_size60_26_sram), .sram_inv
       (mux_tree_size60_26_sram_inv), .out (mux_tree_size60_26_out));
  mux_tree_size60 mux_fle_4_in_3(.in ({clb_I,
       logical_tile_clb_mode_default__fle_0_fle_out,
       logical_tile_clb_mode_default__fle_1_fle_out,
       logical_tile_clb_mode_default__fle_2_fle_out,
       logical_tile_clb_mode_default__fle_3_fle_out,
       logical_tile_clb_mode_default__fle_4_fle_out,
       logical_tile_clb_mode_default__fle_5_fle_out,
       logical_tile_clb_mode_default__fle_6_fle_out,
       logical_tile_clb_mode_default__fle_7_fle_out,
       logical_tile_clb_mode_default__fle_8_fle_out,
       logical_tile_clb_mode_default__fle_9_fle_out}), .sram
       (mux_tree_size60_27_sram), .sram_inv
       (mux_tree_size60_27_sram_inv), .out (mux_tree_size60_27_out));
  mux_tree_size60 mux_fle_4_in_4(.in ({clb_I,
       logical_tile_clb_mode_default__fle_0_fle_out,
       logical_tile_clb_mode_default__fle_1_fle_out,
       logical_tile_clb_mode_default__fle_2_fle_out,
       logical_tile_clb_mode_default__fle_3_fle_out,
       logical_tile_clb_mode_default__fle_4_fle_out,
       logical_tile_clb_mode_default__fle_5_fle_out,
       logical_tile_clb_mode_default__fle_6_fle_out,
       logical_tile_clb_mode_default__fle_7_fle_out,
       logical_tile_clb_mode_default__fle_8_fle_out,
       logical_tile_clb_mode_default__fle_9_fle_out}), .sram
       (mux_tree_size60_28_sram), .sram_inv
       (mux_tree_size60_28_sram_inv), .out (mux_tree_size60_28_out));
  mux_tree_size60 mux_fle_4_in_5(.in ({clb_I,
       logical_tile_clb_mode_default__fle_0_fle_out,
       logical_tile_clb_mode_default__fle_1_fle_out,
       logical_tile_clb_mode_default__fle_2_fle_out,
       logical_tile_clb_mode_default__fle_3_fle_out,
       logical_tile_clb_mode_default__fle_4_fle_out,
       logical_tile_clb_mode_default__fle_5_fle_out,
       logical_tile_clb_mode_default__fle_6_fle_out,
       logical_tile_clb_mode_default__fle_7_fle_out,
       logical_tile_clb_mode_default__fle_8_fle_out,
       logical_tile_clb_mode_default__fle_9_fle_out}), .sram
       (mux_tree_size60_29_sram), .sram_inv
       (mux_tree_size60_29_sram_inv), .out (mux_tree_size60_29_out));
  mux_tree_size60 mux_fle_5_in_0(.in ({clb_I,
       logical_tile_clb_mode_default__fle_0_fle_out,
       logical_tile_clb_mode_default__fle_1_fle_out,
       logical_tile_clb_mode_default__fle_2_fle_out,
       logical_tile_clb_mode_default__fle_3_fle_out,
       logical_tile_clb_mode_default__fle_4_fle_out,
       logical_tile_clb_mode_default__fle_5_fle_out,
       logical_tile_clb_mode_default__fle_6_fle_out,
       logical_tile_clb_mode_default__fle_7_fle_out,
       logical_tile_clb_mode_default__fle_8_fle_out,
       logical_tile_clb_mode_default__fle_9_fle_out}), .sram
       (mux_tree_size60_30_sram), .sram_inv
       (mux_tree_size60_30_sram_inv), .out (mux_tree_size60_30_out));
  mux_tree_size60 mux_fle_5_in_1(.in ({clb_I,
       logical_tile_clb_mode_default__fle_0_fle_out,
       logical_tile_clb_mode_default__fle_1_fle_out,
       logical_tile_clb_mode_default__fle_2_fle_out,
       logical_tile_clb_mode_default__fle_3_fle_out,
       logical_tile_clb_mode_default__fle_4_fle_out,
       logical_tile_clb_mode_default__fle_5_fle_out,
       logical_tile_clb_mode_default__fle_6_fle_out,
       logical_tile_clb_mode_default__fle_7_fle_out,
       logical_tile_clb_mode_default__fle_8_fle_out,
       logical_tile_clb_mode_default__fle_9_fle_out}), .sram
       (mux_tree_size60_31_sram), .sram_inv
       (mux_tree_size60_31_sram_inv), .out (mux_tree_size60_31_out));
  mux_tree_size60 mux_fle_5_in_2(.in ({clb_I,
       logical_tile_clb_mode_default__fle_0_fle_out,
       logical_tile_clb_mode_default__fle_1_fle_out,
       logical_tile_clb_mode_default__fle_2_fle_out,
       logical_tile_clb_mode_default__fle_3_fle_out,
       logical_tile_clb_mode_default__fle_4_fle_out,
       logical_tile_clb_mode_default__fle_5_fle_out,
       logical_tile_clb_mode_default__fle_6_fle_out,
       logical_tile_clb_mode_default__fle_7_fle_out,
       logical_tile_clb_mode_default__fle_8_fle_out,
       logical_tile_clb_mode_default__fle_9_fle_out}), .sram
       (mux_tree_size60_32_sram), .sram_inv
       (mux_tree_size60_32_sram_inv), .out (mux_tree_size60_32_out));
  mux_tree_size60 mux_fle_5_in_3(.in ({clb_I,
       logical_tile_clb_mode_default__fle_0_fle_out,
       logical_tile_clb_mode_default__fle_1_fle_out,
       logical_tile_clb_mode_default__fle_2_fle_out,
       logical_tile_clb_mode_default__fle_3_fle_out,
       logical_tile_clb_mode_default__fle_4_fle_out,
       logical_tile_clb_mode_default__fle_5_fle_out,
       logical_tile_clb_mode_default__fle_6_fle_out,
       logical_tile_clb_mode_default__fle_7_fle_out,
       logical_tile_clb_mode_default__fle_8_fle_out,
       logical_tile_clb_mode_default__fle_9_fle_out}), .sram
       (mux_tree_size60_33_sram), .sram_inv
       (mux_tree_size60_33_sram_inv), .out (mux_tree_size60_33_out));
  mux_tree_size60 mux_fle_5_in_4(.in ({clb_I,
       logical_tile_clb_mode_default__fle_0_fle_out,
       logical_tile_clb_mode_default__fle_1_fle_out,
       logical_tile_clb_mode_default__fle_2_fle_out,
       logical_tile_clb_mode_default__fle_3_fle_out,
       logical_tile_clb_mode_default__fle_4_fle_out,
       logical_tile_clb_mode_default__fle_5_fle_out,
       logical_tile_clb_mode_default__fle_6_fle_out,
       logical_tile_clb_mode_default__fle_7_fle_out,
       logical_tile_clb_mode_default__fle_8_fle_out,
       logical_tile_clb_mode_default__fle_9_fle_out}), .sram
       (mux_tree_size60_34_sram), .sram_inv
       (mux_tree_size60_34_sram_inv), .out (mux_tree_size60_34_out));
  mux_tree_size60 mux_fle_5_in_5(.in ({clb_I,
       logical_tile_clb_mode_default__fle_0_fle_out,
       logical_tile_clb_mode_default__fle_1_fle_out,
       logical_tile_clb_mode_default__fle_2_fle_out,
       logical_tile_clb_mode_default__fle_3_fle_out,
       logical_tile_clb_mode_default__fle_4_fle_out,
       logical_tile_clb_mode_default__fle_5_fle_out,
       logical_tile_clb_mode_default__fle_6_fle_out,
       logical_tile_clb_mode_default__fle_7_fle_out,
       logical_tile_clb_mode_default__fle_8_fle_out,
       logical_tile_clb_mode_default__fle_9_fle_out}), .sram
       (mux_tree_size60_35_sram), .sram_inv
       (mux_tree_size60_35_sram_inv), .out (mux_tree_size60_35_out));
  mux_tree_size60 mux_fle_6_in_0(.in ({clb_I,
       logical_tile_clb_mode_default__fle_0_fle_out,
       logical_tile_clb_mode_default__fle_1_fle_out,
       logical_tile_clb_mode_default__fle_2_fle_out,
       logical_tile_clb_mode_default__fle_3_fle_out,
       logical_tile_clb_mode_default__fle_4_fle_out,
       logical_tile_clb_mode_default__fle_5_fle_out,
       logical_tile_clb_mode_default__fle_6_fle_out,
       logical_tile_clb_mode_default__fle_7_fle_out,
       logical_tile_clb_mode_default__fle_8_fle_out,
       logical_tile_clb_mode_default__fle_9_fle_out}), .sram
       (mux_tree_size60_36_sram), .sram_inv
       (mux_tree_size60_36_sram_inv), .out (mux_tree_size60_36_out));
  mux_tree_size60 mux_fle_6_in_1(.in ({clb_I,
       logical_tile_clb_mode_default__fle_0_fle_out,
       logical_tile_clb_mode_default__fle_1_fle_out,
       logical_tile_clb_mode_default__fle_2_fle_out,
       logical_tile_clb_mode_default__fle_3_fle_out,
       logical_tile_clb_mode_default__fle_4_fle_out,
       logical_tile_clb_mode_default__fle_5_fle_out,
       logical_tile_clb_mode_default__fle_6_fle_out,
       logical_tile_clb_mode_default__fle_7_fle_out,
       logical_tile_clb_mode_default__fle_8_fle_out,
       logical_tile_clb_mode_default__fle_9_fle_out}), .sram
       (mux_tree_size60_37_sram), .sram_inv
       (mux_tree_size60_37_sram_inv), .out (mux_tree_size60_37_out));
  mux_tree_size60 mux_fle_6_in_2(.in ({clb_I,
       logical_tile_clb_mode_default__fle_0_fle_out,
       logical_tile_clb_mode_default__fle_1_fle_out,
       logical_tile_clb_mode_default__fle_2_fle_out,
       logical_tile_clb_mode_default__fle_3_fle_out,
       logical_tile_clb_mode_default__fle_4_fle_out,
       logical_tile_clb_mode_default__fle_5_fle_out,
       logical_tile_clb_mode_default__fle_6_fle_out,
       logical_tile_clb_mode_default__fle_7_fle_out,
       logical_tile_clb_mode_default__fle_8_fle_out,
       logical_tile_clb_mode_default__fle_9_fle_out}), .sram
       (mux_tree_size60_38_sram), .sram_inv
       (mux_tree_size60_38_sram_inv), .out (mux_tree_size60_38_out));
  mux_tree_size60 mux_fle_6_in_3(.in ({clb_I,
       logical_tile_clb_mode_default__fle_0_fle_out,
       logical_tile_clb_mode_default__fle_1_fle_out,
       logical_tile_clb_mode_default__fle_2_fle_out,
       logical_tile_clb_mode_default__fle_3_fle_out,
       logical_tile_clb_mode_default__fle_4_fle_out,
       logical_tile_clb_mode_default__fle_5_fle_out,
       logical_tile_clb_mode_default__fle_6_fle_out,
       logical_tile_clb_mode_default__fle_7_fle_out,
       logical_tile_clb_mode_default__fle_8_fle_out,
       logical_tile_clb_mode_default__fle_9_fle_out}), .sram
       (mux_tree_size60_39_sram), .sram_inv
       (mux_tree_size60_39_sram_inv), .out (mux_tree_size60_39_out));
  mux_tree_size60 mux_fle_6_in_4(.in ({clb_I,
       logical_tile_clb_mode_default__fle_0_fle_out,
       logical_tile_clb_mode_default__fle_1_fle_out,
       logical_tile_clb_mode_default__fle_2_fle_out,
       logical_tile_clb_mode_default__fle_3_fle_out,
       logical_tile_clb_mode_default__fle_4_fle_out,
       logical_tile_clb_mode_default__fle_5_fle_out,
       logical_tile_clb_mode_default__fle_6_fle_out,
       logical_tile_clb_mode_default__fle_7_fle_out,
       logical_tile_clb_mode_default__fle_8_fle_out,
       logical_tile_clb_mode_default__fle_9_fle_out}), .sram
       (mux_tree_size60_40_sram), .sram_inv
       (mux_tree_size60_40_sram_inv), .out (mux_tree_size60_40_out));
  mux_tree_size60 mux_fle_6_in_5(.in ({clb_I,
       logical_tile_clb_mode_default__fle_0_fle_out,
       logical_tile_clb_mode_default__fle_1_fle_out,
       logical_tile_clb_mode_default__fle_2_fle_out,
       logical_tile_clb_mode_default__fle_3_fle_out,
       logical_tile_clb_mode_default__fle_4_fle_out,
       logical_tile_clb_mode_default__fle_5_fle_out,
       logical_tile_clb_mode_default__fle_6_fle_out,
       logical_tile_clb_mode_default__fle_7_fle_out,
       logical_tile_clb_mode_default__fle_8_fle_out,
       logical_tile_clb_mode_default__fle_9_fle_out}), .sram
       (mux_tree_size60_41_sram), .sram_inv
       (mux_tree_size60_41_sram_inv), .out (mux_tree_size60_41_out));
  mux_tree_size60 mux_fle_7_in_0(.in ({clb_I,
       logical_tile_clb_mode_default__fle_0_fle_out,
       logical_tile_clb_mode_default__fle_1_fle_out,
       logical_tile_clb_mode_default__fle_2_fle_out,
       logical_tile_clb_mode_default__fle_3_fle_out,
       logical_tile_clb_mode_default__fle_4_fle_out,
       logical_tile_clb_mode_default__fle_5_fle_out,
       logical_tile_clb_mode_default__fle_6_fle_out,
       logical_tile_clb_mode_default__fle_7_fle_out,
       logical_tile_clb_mode_default__fle_8_fle_out,
       logical_tile_clb_mode_default__fle_9_fle_out}), .sram
       (mux_tree_size60_42_sram), .sram_inv
       (mux_tree_size60_42_sram_inv), .out (mux_tree_size60_42_out));
  mux_tree_size60 mux_fle_7_in_1(.in ({clb_I,
       logical_tile_clb_mode_default__fle_0_fle_out,
       logical_tile_clb_mode_default__fle_1_fle_out,
       logical_tile_clb_mode_default__fle_2_fle_out,
       logical_tile_clb_mode_default__fle_3_fle_out,
       logical_tile_clb_mode_default__fle_4_fle_out,
       logical_tile_clb_mode_default__fle_5_fle_out,
       logical_tile_clb_mode_default__fle_6_fle_out,
       logical_tile_clb_mode_default__fle_7_fle_out,
       logical_tile_clb_mode_default__fle_8_fle_out,
       logical_tile_clb_mode_default__fle_9_fle_out}), .sram
       (mux_tree_size60_43_sram), .sram_inv
       (mux_tree_size60_43_sram_inv), .out (mux_tree_size60_43_out));
  mux_tree_size60 mux_fle_7_in_2(.in ({clb_I,
       logical_tile_clb_mode_default__fle_0_fle_out,
       logical_tile_clb_mode_default__fle_1_fle_out,
       logical_tile_clb_mode_default__fle_2_fle_out,
       logical_tile_clb_mode_default__fle_3_fle_out,
       logical_tile_clb_mode_default__fle_4_fle_out,
       logical_tile_clb_mode_default__fle_5_fle_out,
       logical_tile_clb_mode_default__fle_6_fle_out,
       logical_tile_clb_mode_default__fle_7_fle_out,
       logical_tile_clb_mode_default__fle_8_fle_out,
       logical_tile_clb_mode_default__fle_9_fle_out}), .sram
       (mux_tree_size60_44_sram), .sram_inv
       (mux_tree_size60_44_sram_inv), .out (mux_tree_size60_44_out));
  mux_tree_size60 mux_fle_7_in_3(.in ({clb_I,
       logical_tile_clb_mode_default__fle_0_fle_out,
       logical_tile_clb_mode_default__fle_1_fle_out,
       logical_tile_clb_mode_default__fle_2_fle_out,
       logical_tile_clb_mode_default__fle_3_fle_out,
       logical_tile_clb_mode_default__fle_4_fle_out,
       logical_tile_clb_mode_default__fle_5_fle_out,
       logical_tile_clb_mode_default__fle_6_fle_out,
       logical_tile_clb_mode_default__fle_7_fle_out,
       logical_tile_clb_mode_default__fle_8_fle_out,
       logical_tile_clb_mode_default__fle_9_fle_out}), .sram
       (mux_tree_size60_45_sram), .sram_inv
       (mux_tree_size60_45_sram_inv), .out (mux_tree_size60_45_out));
  mux_tree_size60 mux_fle_7_in_4(.in ({clb_I,
       logical_tile_clb_mode_default__fle_0_fle_out,
       logical_tile_clb_mode_default__fle_1_fle_out,
       logical_tile_clb_mode_default__fle_2_fle_out,
       logical_tile_clb_mode_default__fle_3_fle_out,
       logical_tile_clb_mode_default__fle_4_fle_out,
       logical_tile_clb_mode_default__fle_5_fle_out,
       logical_tile_clb_mode_default__fle_6_fle_out,
       logical_tile_clb_mode_default__fle_7_fle_out,
       logical_tile_clb_mode_default__fle_8_fle_out,
       logical_tile_clb_mode_default__fle_9_fle_out}), .sram
       (mux_tree_size60_46_sram), .sram_inv
       (mux_tree_size60_46_sram_inv), .out (mux_tree_size60_46_out));
  mux_tree_size60 mux_fle_7_in_5(.in ({clb_I,
       logical_tile_clb_mode_default__fle_0_fle_out,
       logical_tile_clb_mode_default__fle_1_fle_out,
       logical_tile_clb_mode_default__fle_2_fle_out,
       logical_tile_clb_mode_default__fle_3_fle_out,
       logical_tile_clb_mode_default__fle_4_fle_out,
       logical_tile_clb_mode_default__fle_5_fle_out,
       logical_tile_clb_mode_default__fle_6_fle_out,
       logical_tile_clb_mode_default__fle_7_fle_out,
       logical_tile_clb_mode_default__fle_8_fle_out,
       logical_tile_clb_mode_default__fle_9_fle_out}), .sram
       (mux_tree_size60_47_sram), .sram_inv
       (mux_tree_size60_47_sram_inv), .out (mux_tree_size60_47_out));
  mux_tree_size60 mux_fle_8_in_0(.in ({clb_I,
       logical_tile_clb_mode_default__fle_0_fle_out,
       logical_tile_clb_mode_default__fle_1_fle_out,
       logical_tile_clb_mode_default__fle_2_fle_out,
       logical_tile_clb_mode_default__fle_3_fle_out,
       logical_tile_clb_mode_default__fle_4_fle_out,
       logical_tile_clb_mode_default__fle_5_fle_out,
       logical_tile_clb_mode_default__fle_6_fle_out,
       logical_tile_clb_mode_default__fle_7_fle_out,
       logical_tile_clb_mode_default__fle_8_fle_out,
       logical_tile_clb_mode_default__fle_9_fle_out}), .sram
       (mux_tree_size60_48_sram), .sram_inv
       (mux_tree_size60_48_sram_inv), .out (mux_tree_size60_48_out));
  mux_tree_size60 mux_fle_8_in_1(.in ({clb_I,
       logical_tile_clb_mode_default__fle_0_fle_out,
       logical_tile_clb_mode_default__fle_1_fle_out,
       logical_tile_clb_mode_default__fle_2_fle_out,
       logical_tile_clb_mode_default__fle_3_fle_out,
       logical_tile_clb_mode_default__fle_4_fle_out,
       logical_tile_clb_mode_default__fle_5_fle_out,
       logical_tile_clb_mode_default__fle_6_fle_out,
       logical_tile_clb_mode_default__fle_7_fle_out,
       logical_tile_clb_mode_default__fle_8_fle_out,
       logical_tile_clb_mode_default__fle_9_fle_out}), .sram
       (mux_tree_size60_49_sram), .sram_inv
       (mux_tree_size60_49_sram_inv), .out (mux_tree_size60_49_out));
  mux_tree_size60 mux_fle_8_in_2(.in ({clb_I,
       logical_tile_clb_mode_default__fle_0_fle_out,
       logical_tile_clb_mode_default__fle_1_fle_out,
       logical_tile_clb_mode_default__fle_2_fle_out,
       logical_tile_clb_mode_default__fle_3_fle_out,
       logical_tile_clb_mode_default__fle_4_fle_out,
       logical_tile_clb_mode_default__fle_5_fle_out,
       logical_tile_clb_mode_default__fle_6_fle_out,
       logical_tile_clb_mode_default__fle_7_fle_out,
       logical_tile_clb_mode_default__fle_8_fle_out,
       logical_tile_clb_mode_default__fle_9_fle_out}), .sram
       (mux_tree_size60_50_sram), .sram_inv
       (mux_tree_size60_50_sram_inv), .out (mux_tree_size60_50_out));
  mux_tree_size60 mux_fle_8_in_3(.in ({clb_I,
       logical_tile_clb_mode_default__fle_0_fle_out,
       logical_tile_clb_mode_default__fle_1_fle_out,
       logical_tile_clb_mode_default__fle_2_fle_out,
       logical_tile_clb_mode_default__fle_3_fle_out,
       logical_tile_clb_mode_default__fle_4_fle_out,
       logical_tile_clb_mode_default__fle_5_fle_out,
       logical_tile_clb_mode_default__fle_6_fle_out,
       logical_tile_clb_mode_default__fle_7_fle_out,
       logical_tile_clb_mode_default__fle_8_fle_out,
       logical_tile_clb_mode_default__fle_9_fle_out}), .sram
       (mux_tree_size60_51_sram), .sram_inv
       (mux_tree_size60_51_sram_inv), .out (mux_tree_size60_51_out));
  mux_tree_size60 mux_fle_8_in_4(.in ({clb_I,
       logical_tile_clb_mode_default__fle_0_fle_out,
       logical_tile_clb_mode_default__fle_1_fle_out,
       logical_tile_clb_mode_default__fle_2_fle_out,
       logical_tile_clb_mode_default__fle_3_fle_out,
       logical_tile_clb_mode_default__fle_4_fle_out,
       logical_tile_clb_mode_default__fle_5_fle_out,
       logical_tile_clb_mode_default__fle_6_fle_out,
       logical_tile_clb_mode_default__fle_7_fle_out,
       logical_tile_clb_mode_default__fle_8_fle_out,
       logical_tile_clb_mode_default__fle_9_fle_out}), .sram
       (mux_tree_size60_52_sram), .sram_inv
       (mux_tree_size60_52_sram_inv), .out (mux_tree_size60_52_out));
  mux_tree_size60 mux_fle_8_in_5(.in ({clb_I,
       logical_tile_clb_mode_default__fle_0_fle_out,
       logical_tile_clb_mode_default__fle_1_fle_out,
       logical_tile_clb_mode_default__fle_2_fle_out,
       logical_tile_clb_mode_default__fle_3_fle_out,
       logical_tile_clb_mode_default__fle_4_fle_out,
       logical_tile_clb_mode_default__fle_5_fle_out,
       logical_tile_clb_mode_default__fle_6_fle_out,
       logical_tile_clb_mode_default__fle_7_fle_out,
       logical_tile_clb_mode_default__fle_8_fle_out,
       logical_tile_clb_mode_default__fle_9_fle_out}), .sram
       (mux_tree_size60_53_sram), .sram_inv
       (mux_tree_size60_53_sram_inv), .out (mux_tree_size60_53_out));
  mux_tree_size60 mux_fle_9_in_0(.in ({clb_I,
       logical_tile_clb_mode_default__fle_0_fle_out,
       logical_tile_clb_mode_default__fle_1_fle_out,
       logical_tile_clb_mode_default__fle_2_fle_out,
       logical_tile_clb_mode_default__fle_3_fle_out,
       logical_tile_clb_mode_default__fle_4_fle_out,
       logical_tile_clb_mode_default__fle_5_fle_out,
       logical_tile_clb_mode_default__fle_6_fle_out,
       logical_tile_clb_mode_default__fle_7_fle_out,
       logical_tile_clb_mode_default__fle_8_fle_out,
       logical_tile_clb_mode_default__fle_9_fle_out}), .sram
       (mux_tree_size60_54_sram), .sram_inv
       (mux_tree_size60_54_sram_inv), .out (mux_tree_size60_54_out));
  mux_tree_size60 mux_fle_9_in_1(.in ({clb_I,
       logical_tile_clb_mode_default__fle_0_fle_out,
       logical_tile_clb_mode_default__fle_1_fle_out,
       logical_tile_clb_mode_default__fle_2_fle_out,
       logical_tile_clb_mode_default__fle_3_fle_out,
       logical_tile_clb_mode_default__fle_4_fle_out,
       logical_tile_clb_mode_default__fle_5_fle_out,
       logical_tile_clb_mode_default__fle_6_fle_out,
       logical_tile_clb_mode_default__fle_7_fle_out,
       logical_tile_clb_mode_default__fle_8_fle_out,
       logical_tile_clb_mode_default__fle_9_fle_out}), .sram
       (mux_tree_size60_55_sram), .sram_inv
       (mux_tree_size60_55_sram_inv), .out (mux_tree_size60_55_out));
  mux_tree_size60 mux_fle_9_in_2(.in ({clb_I,
       logical_tile_clb_mode_default__fle_0_fle_out,
       logical_tile_clb_mode_default__fle_1_fle_out,
       logical_tile_clb_mode_default__fle_2_fle_out,
       logical_tile_clb_mode_default__fle_3_fle_out,
       logical_tile_clb_mode_default__fle_4_fle_out,
       logical_tile_clb_mode_default__fle_5_fle_out,
       logical_tile_clb_mode_default__fle_6_fle_out,
       logical_tile_clb_mode_default__fle_7_fle_out,
       logical_tile_clb_mode_default__fle_8_fle_out,
       logical_tile_clb_mode_default__fle_9_fle_out}), .sram
       (mux_tree_size60_56_sram), .sram_inv
       (mux_tree_size60_56_sram_inv), .out (mux_tree_size60_56_out));
  mux_tree_size60 mux_fle_9_in_3(.in ({clb_I,
       logical_tile_clb_mode_default__fle_0_fle_out,
       logical_tile_clb_mode_default__fle_1_fle_out,
       logical_tile_clb_mode_default__fle_2_fle_out,
       logical_tile_clb_mode_default__fle_3_fle_out,
       logical_tile_clb_mode_default__fle_4_fle_out,
       logical_tile_clb_mode_default__fle_5_fle_out,
       logical_tile_clb_mode_default__fle_6_fle_out,
       logical_tile_clb_mode_default__fle_7_fle_out,
       logical_tile_clb_mode_default__fle_8_fle_out,
       logical_tile_clb_mode_default__fle_9_fle_out}), .sram
       (mux_tree_size60_57_sram), .sram_inv
       (mux_tree_size60_57_sram_inv), .out (mux_tree_size60_57_out));
  mux_tree_size60 mux_fle_9_in_4(.in ({clb_I,
       logical_tile_clb_mode_default__fle_0_fle_out,
       logical_tile_clb_mode_default__fle_1_fle_out,
       logical_tile_clb_mode_default__fle_2_fle_out,
       logical_tile_clb_mode_default__fle_3_fle_out,
       logical_tile_clb_mode_default__fle_4_fle_out,
       logical_tile_clb_mode_default__fle_5_fle_out,
       logical_tile_clb_mode_default__fle_6_fle_out,
       logical_tile_clb_mode_default__fle_7_fle_out,
       logical_tile_clb_mode_default__fle_8_fle_out,
       logical_tile_clb_mode_default__fle_9_fle_out}), .sram
       (mux_tree_size60_58_sram), .sram_inv
       (mux_tree_size60_58_sram_inv), .out (mux_tree_size60_58_out));
  mux_tree_size60 mux_fle_9_in_5(.in ({clb_I,
       logical_tile_clb_mode_default__fle_0_fle_out,
       logical_tile_clb_mode_default__fle_1_fle_out,
       logical_tile_clb_mode_default__fle_2_fle_out,
       logical_tile_clb_mode_default__fle_3_fle_out,
       logical_tile_clb_mode_default__fle_4_fle_out,
       logical_tile_clb_mode_default__fle_5_fle_out,
       logical_tile_clb_mode_default__fle_6_fle_out,
       logical_tile_clb_mode_default__fle_7_fle_out,
       logical_tile_clb_mode_default__fle_8_fle_out,
       logical_tile_clb_mode_default__fle_9_fle_out}), .sram
       (mux_tree_size60_59_sram), .sram_inv
       (mux_tree_size60_59_sram_inv), .out (mux_tree_size60_59_out));
  mux_tree_size60_mem mem_fle_0_in_0(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head
       (logical_tile_clb_mode_default__fle_9_ccff_tail), .ccff_tail
       (mux_tree_size60_mem_0_ccff_tail), .mem_out
       (mux_tree_size60_0_sram), .mem_outb
       (mux_tree_size60_0_sram_inv));
  mux_tree_size60_mem mem_fle_0_in_1(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_0_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_1_ccff_tail), .mem_out
       (mux_tree_size60_1_sram), .mem_outb
       (mux_tree_size60_1_sram_inv));
  mux_tree_size60_mem mem_fle_0_in_2(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_1_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_2_ccff_tail), .mem_out
       (mux_tree_size60_2_sram), .mem_outb
       (mux_tree_size60_2_sram_inv));
  mux_tree_size60_mem mem_fle_0_in_3(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_2_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_3_ccff_tail), .mem_out
       (mux_tree_size60_3_sram), .mem_outb
       (mux_tree_size60_3_sram_inv));
  mux_tree_size60_mem mem_fle_0_in_4(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_3_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_4_ccff_tail), .mem_out
       (mux_tree_size60_4_sram), .mem_outb
       (mux_tree_size60_4_sram_inv));
  mux_tree_size60_mem mem_fle_0_in_5(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_4_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_5_ccff_tail), .mem_out
       (mux_tree_size60_5_sram), .mem_outb
       (mux_tree_size60_5_sram_inv));
  mux_tree_size60_mem mem_fle_1_in_0(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_5_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_6_ccff_tail), .mem_out
       (mux_tree_size60_6_sram), .mem_outb
       (mux_tree_size60_6_sram_inv));
  mux_tree_size60_mem mem_fle_1_in_1(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_6_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_7_ccff_tail), .mem_out
       (mux_tree_size60_7_sram), .mem_outb
       (mux_tree_size60_7_sram_inv));
  mux_tree_size60_mem mem_fle_1_in_2(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_7_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_8_ccff_tail), .mem_out
       (mux_tree_size60_8_sram), .mem_outb
       (mux_tree_size60_8_sram_inv));
  mux_tree_size60_mem mem_fle_1_in_3(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_8_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_9_ccff_tail), .mem_out
       (mux_tree_size60_9_sram), .mem_outb
       (mux_tree_size60_9_sram_inv));
  mux_tree_size60_mem mem_fle_1_in_4(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_9_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_10_ccff_tail), .mem_out
       (mux_tree_size60_10_sram), .mem_outb
       (mux_tree_size60_10_sram_inv));
  mux_tree_size60_mem mem_fle_1_in_5(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_10_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_11_ccff_tail), .mem_out
       (mux_tree_size60_11_sram), .mem_outb
       (mux_tree_size60_11_sram_inv));
  mux_tree_size60_mem mem_fle_2_in_0(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_11_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_12_ccff_tail), .mem_out
       (mux_tree_size60_12_sram), .mem_outb
       (mux_tree_size60_12_sram_inv));
  mux_tree_size60_mem mem_fle_2_in_1(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_12_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_13_ccff_tail), .mem_out
       (mux_tree_size60_13_sram), .mem_outb
       (mux_tree_size60_13_sram_inv));
  mux_tree_size60_mem mem_fle_2_in_2(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_13_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_14_ccff_tail), .mem_out
       (mux_tree_size60_14_sram), .mem_outb
       (mux_tree_size60_14_sram_inv));
  mux_tree_size60_mem mem_fle_2_in_3(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_14_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_15_ccff_tail), .mem_out
       (mux_tree_size60_15_sram), .mem_outb
       (mux_tree_size60_15_sram_inv));
  mux_tree_size60_mem mem_fle_2_in_4(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_15_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_16_ccff_tail), .mem_out
       (mux_tree_size60_16_sram), .mem_outb
       (mux_tree_size60_16_sram_inv));
  mux_tree_size60_mem mem_fle_2_in_5(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_16_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_17_ccff_tail), .mem_out
       (mux_tree_size60_17_sram), .mem_outb
       (mux_tree_size60_17_sram_inv));
  mux_tree_size60_mem mem_fle_3_in_0(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_17_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_18_ccff_tail), .mem_out
       (mux_tree_size60_18_sram), .mem_outb
       (mux_tree_size60_18_sram_inv));
  mux_tree_size60_mem mem_fle_3_in_1(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_18_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_19_ccff_tail), .mem_out
       (mux_tree_size60_19_sram), .mem_outb
       (mux_tree_size60_19_sram_inv));
  mux_tree_size60_mem mem_fle_3_in_2(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_19_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_20_ccff_tail), .mem_out
       (mux_tree_size60_20_sram), .mem_outb
       (mux_tree_size60_20_sram_inv));
  mux_tree_size60_mem mem_fle_3_in_3(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_20_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_21_ccff_tail), .mem_out
       (mux_tree_size60_21_sram), .mem_outb
       (mux_tree_size60_21_sram_inv));
  mux_tree_size60_mem mem_fle_3_in_4(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_21_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_22_ccff_tail), .mem_out
       (mux_tree_size60_22_sram), .mem_outb
       (mux_tree_size60_22_sram_inv));
  mux_tree_size60_mem mem_fle_3_in_5(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_22_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_23_ccff_tail), .mem_out
       (mux_tree_size60_23_sram), .mem_outb
       (mux_tree_size60_23_sram_inv));
  mux_tree_size60_mem mem_fle_4_in_0(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_23_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_24_ccff_tail), .mem_out
       (mux_tree_size60_24_sram), .mem_outb
       (mux_tree_size60_24_sram_inv));
  mux_tree_size60_mem mem_fle_4_in_1(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_24_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_25_ccff_tail), .mem_out
       (mux_tree_size60_25_sram), .mem_outb
       (mux_tree_size60_25_sram_inv));
  mux_tree_size60_mem mem_fle_4_in_2(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_25_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_26_ccff_tail), .mem_out
       (mux_tree_size60_26_sram), .mem_outb
       (mux_tree_size60_26_sram_inv));
  mux_tree_size60_mem mem_fle_4_in_3(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_26_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_27_ccff_tail), .mem_out
       (mux_tree_size60_27_sram), .mem_outb
       (mux_tree_size60_27_sram_inv));
  mux_tree_size60_mem mem_fle_4_in_4(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_27_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_28_ccff_tail), .mem_out
       (mux_tree_size60_28_sram), .mem_outb
       (mux_tree_size60_28_sram_inv));
  mux_tree_size60_mem mem_fle_4_in_5(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_28_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_29_ccff_tail), .mem_out
       (mux_tree_size60_29_sram), .mem_outb
       (mux_tree_size60_29_sram_inv));
  mux_tree_size60_mem mem_fle_5_in_0(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_29_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_30_ccff_tail), .mem_out
       (mux_tree_size60_30_sram), .mem_outb
       (mux_tree_size60_30_sram_inv));
  mux_tree_size60_mem mem_fle_5_in_1(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_30_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_31_ccff_tail), .mem_out
       (mux_tree_size60_31_sram), .mem_outb
       (mux_tree_size60_31_sram_inv));
  mux_tree_size60_mem mem_fle_5_in_2(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_31_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_32_ccff_tail), .mem_out
       (mux_tree_size60_32_sram), .mem_outb
       (mux_tree_size60_32_sram_inv));
  mux_tree_size60_mem mem_fle_5_in_3(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_32_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_33_ccff_tail), .mem_out
       (mux_tree_size60_33_sram), .mem_outb
       (mux_tree_size60_33_sram_inv));
  mux_tree_size60_mem mem_fle_5_in_4(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_33_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_34_ccff_tail), .mem_out
       (mux_tree_size60_34_sram), .mem_outb
       (mux_tree_size60_34_sram_inv));
  mux_tree_size60_mem mem_fle_5_in_5(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_34_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_35_ccff_tail), .mem_out
       (mux_tree_size60_35_sram), .mem_outb
       (mux_tree_size60_35_sram_inv));
  mux_tree_size60_mem mem_fle_6_in_0(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_35_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_36_ccff_tail), .mem_out
       (mux_tree_size60_36_sram), .mem_outb
       (mux_tree_size60_36_sram_inv));
  mux_tree_size60_mem mem_fle_6_in_1(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_36_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_37_ccff_tail), .mem_out
       (mux_tree_size60_37_sram), .mem_outb
       (mux_tree_size60_37_sram_inv));
  mux_tree_size60_mem mem_fle_6_in_2(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_37_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_38_ccff_tail), .mem_out
       (mux_tree_size60_38_sram), .mem_outb
       (mux_tree_size60_38_sram_inv));
  mux_tree_size60_mem mem_fle_6_in_3(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_38_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_39_ccff_tail), .mem_out
       (mux_tree_size60_39_sram), .mem_outb
       (mux_tree_size60_39_sram_inv));
  mux_tree_size60_mem mem_fle_6_in_4(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_39_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_40_ccff_tail), .mem_out
       (mux_tree_size60_40_sram), .mem_outb
       (mux_tree_size60_40_sram_inv));
  mux_tree_size60_mem mem_fle_6_in_5(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_40_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_41_ccff_tail), .mem_out
       (mux_tree_size60_41_sram), .mem_outb
       (mux_tree_size60_41_sram_inv));
  mux_tree_size60_mem mem_fle_7_in_0(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_41_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_42_ccff_tail), .mem_out
       (mux_tree_size60_42_sram), .mem_outb
       (mux_tree_size60_42_sram_inv));
  mux_tree_size60_mem mem_fle_7_in_1(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_42_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_43_ccff_tail), .mem_out
       (mux_tree_size60_43_sram), .mem_outb
       (mux_tree_size60_43_sram_inv));
  mux_tree_size60_mem mem_fle_7_in_2(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_43_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_44_ccff_tail), .mem_out
       (mux_tree_size60_44_sram), .mem_outb
       (mux_tree_size60_44_sram_inv));
  mux_tree_size60_mem mem_fle_7_in_3(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_44_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_45_ccff_tail), .mem_out
       (mux_tree_size60_45_sram), .mem_outb
       (mux_tree_size60_45_sram_inv));
  mux_tree_size60_mem mem_fle_7_in_4(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_45_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_46_ccff_tail), .mem_out
       (mux_tree_size60_46_sram), .mem_outb
       (mux_tree_size60_46_sram_inv));
  mux_tree_size60_mem mem_fle_7_in_5(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_46_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_47_ccff_tail), .mem_out
       (mux_tree_size60_47_sram), .mem_outb
       (mux_tree_size60_47_sram_inv));
  mux_tree_size60_mem mem_fle_8_in_0(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_47_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_48_ccff_tail), .mem_out
       (mux_tree_size60_48_sram), .mem_outb
       (mux_tree_size60_48_sram_inv));
  mux_tree_size60_mem mem_fle_8_in_1(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_48_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_49_ccff_tail), .mem_out
       (mux_tree_size60_49_sram), .mem_outb
       (mux_tree_size60_49_sram_inv));
  mux_tree_size60_mem mem_fle_8_in_2(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_49_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_50_ccff_tail), .mem_out
       (mux_tree_size60_50_sram), .mem_outb
       (mux_tree_size60_50_sram_inv));
  mux_tree_size60_mem mem_fle_8_in_3(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_50_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_51_ccff_tail), .mem_out
       (mux_tree_size60_51_sram), .mem_outb
       (mux_tree_size60_51_sram_inv));
  mux_tree_size60_mem mem_fle_8_in_4(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_51_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_52_ccff_tail), .mem_out
       (mux_tree_size60_52_sram), .mem_outb
       (mux_tree_size60_52_sram_inv));
  mux_tree_size60_mem mem_fle_8_in_5(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_52_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_53_ccff_tail), .mem_out
       (mux_tree_size60_53_sram), .mem_outb
       (mux_tree_size60_53_sram_inv));
  mux_tree_size60_mem mem_fle_9_in_0(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_53_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_54_ccff_tail), .mem_out
       (mux_tree_size60_54_sram), .mem_outb
       (mux_tree_size60_54_sram_inv));
  mux_tree_size60_mem mem_fle_9_in_1(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_54_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_55_ccff_tail), .mem_out
       (mux_tree_size60_55_sram), .mem_outb
       (mux_tree_size60_55_sram_inv));
  mux_tree_size60_mem mem_fle_9_in_2(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_55_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_56_ccff_tail), .mem_out
       (mux_tree_size60_56_sram), .mem_outb
       (mux_tree_size60_56_sram_inv));
  mux_tree_size60_mem mem_fle_9_in_3(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_56_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_57_ccff_tail), .mem_out
       (mux_tree_size60_57_sram), .mem_outb
       (mux_tree_size60_57_sram_inv));
  mux_tree_size60_mem mem_fle_9_in_4(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_57_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_58_ccff_tail), .mem_out
       (mux_tree_size60_58_sram), .mem_outb
       (mux_tree_size60_58_sram_inv));
  mux_tree_size60_mem mem_fle_9_in_5(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_58_ccff_tail),
       .ccff_tail (ccff_tail), .mem_out (mux_tree_size60_59_sram),
       .mem_outb (mux_tree_size60_59_sram_inv));
endmodule

module grid_clb(pReset, prog_clk, set, reset, clk,
     top_width_0_height_0_subtile_0__pin_I_0_,
     top_width_0_height_0_subtile_0__pin_I_4_,
     top_width_0_height_0_subtile_0__pin_I_8_,
     top_width_0_height_0_subtile_0__pin_I_12_,
     top_width_0_height_0_subtile_0__pin_I_16_,
     top_width_0_height_0_subtile_0__pin_I_20_,
     top_width_0_height_0_subtile_0__pin_I_24_,
     top_width_0_height_0_subtile_0__pin_I_28_,
     top_width_0_height_0_subtile_0__pin_I_32_,
     top_width_0_height_0_subtile_0__pin_I_36_,
     top_width_0_height_0_subtile_0__pin_clk_0_,
     right_width_0_height_0_subtile_0__pin_I_1_,
     right_width_0_height_0_subtile_0__pin_I_5_,
     right_width_0_height_0_subtile_0__pin_I_9_,
     right_width_0_height_0_subtile_0__pin_I_13_,
     right_width_0_height_0_subtile_0__pin_I_17_,
     right_width_0_height_0_subtile_0__pin_I_21_,
     right_width_0_height_0_subtile_0__pin_I_25_,
     right_width_0_height_0_subtile_0__pin_I_29_,
     right_width_0_height_0_subtile_0__pin_I_33_,
     right_width_0_height_0_subtile_0__pin_I_37_,
     bottom_width_0_height_0_subtile_0__pin_I_2_,
     bottom_width_0_height_0_subtile_0__pin_I_6_,
     bottom_width_0_height_0_subtile_0__pin_I_10_,
     bottom_width_0_height_0_subtile_0__pin_I_14_,
     bottom_width_0_height_0_subtile_0__pin_I_18_,
     bottom_width_0_height_0_subtile_0__pin_I_22_,
     bottom_width_0_height_0_subtile_0__pin_I_26_,
     bottom_width_0_height_0_subtile_0__pin_I_30_,
     bottom_width_0_height_0_subtile_0__pin_I_34_,
     bottom_width_0_height_0_subtile_0__pin_I_38_,
     left_width_0_height_0_subtile_0__pin_I_3_,
     left_width_0_height_0_subtile_0__pin_I_7_,
     left_width_0_height_0_subtile_0__pin_I_11_,
     left_width_0_height_0_subtile_0__pin_I_15_,
     left_width_0_height_0_subtile_0__pin_I_19_,
     left_width_0_height_0_subtile_0__pin_I_23_,
     left_width_0_height_0_subtile_0__pin_I_27_,
     left_width_0_height_0_subtile_0__pin_I_31_,
     left_width_0_height_0_subtile_0__pin_I_35_,
     left_width_0_height_0_subtile_0__pin_I_39_, ccff_head,
     top_width_0_height_0_subtile_0__pin_O_0_,
     top_width_0_height_0_subtile_0__pin_O_4_,
     top_width_0_height_0_subtile_0__pin_O_8_,
     top_width_0_height_0_subtile_0__pin_O_12_,
     top_width_0_height_0_subtile_0__pin_O_16_,
     right_width_0_height_0_subtile_0__pin_O_1_,
     right_width_0_height_0_subtile_0__pin_O_5_,
     right_width_0_height_0_subtile_0__pin_O_9_,
     right_width_0_height_0_subtile_0__pin_O_13_,
     right_width_0_height_0_subtile_0__pin_O_17_,
     bottom_width_0_height_0_subtile_0__pin_O_2_,
     bottom_width_0_height_0_subtile_0__pin_O_6_,
     bottom_width_0_height_0_subtile_0__pin_O_10_,
     bottom_width_0_height_0_subtile_0__pin_O_14_,
     bottom_width_0_height_0_subtile_0__pin_O_18_,
     left_width_0_height_0_subtile_0__pin_O_3_,
     left_width_0_height_0_subtile_0__pin_O_7_,
     left_width_0_height_0_subtile_0__pin_O_11_,
     left_width_0_height_0_subtile_0__pin_O_15_,
     left_width_0_height_0_subtile_0__pin_O_19_, ccff_tail);
  input [0:0] pReset, prog_clk, set, reset, clk,
       top_width_0_height_0_subtile_0__pin_I_0_,
       top_width_0_height_0_subtile_0__pin_I_4_,
       top_width_0_height_0_subtile_0__pin_I_8_,
       top_width_0_height_0_subtile_0__pin_I_12_,
       top_width_0_height_0_subtile_0__pin_I_16_,
       top_width_0_height_0_subtile_0__pin_I_20_,
       top_width_0_height_0_subtile_0__pin_I_24_,
       top_width_0_height_0_subtile_0__pin_I_28_,
       top_width_0_height_0_subtile_0__pin_I_32_,
       top_width_0_height_0_subtile_0__pin_I_36_,
       top_width_0_height_0_subtile_0__pin_clk_0_,
       right_width_0_height_0_subtile_0__pin_I_1_,
       right_width_0_height_0_subtile_0__pin_I_5_,
       right_width_0_height_0_subtile_0__pin_I_9_,
       right_width_0_height_0_subtile_0__pin_I_13_,
       right_width_0_height_0_subtile_0__pin_I_17_,
       right_width_0_height_0_subtile_0__pin_I_21_,
       right_width_0_height_0_subtile_0__pin_I_25_,
       right_width_0_height_0_subtile_0__pin_I_29_,
       right_width_0_height_0_subtile_0__pin_I_33_,
       right_width_0_height_0_subtile_0__pin_I_37_,
       bottom_width_0_height_0_subtile_0__pin_I_2_,
       bottom_width_0_height_0_subtile_0__pin_I_6_,
       bottom_width_0_height_0_subtile_0__pin_I_10_,
       bottom_width_0_height_0_subtile_0__pin_I_14_,
       bottom_width_0_height_0_subtile_0__pin_I_18_,
       bottom_width_0_height_0_subtile_0__pin_I_22_,
       bottom_width_0_height_0_subtile_0__pin_I_26_,
       bottom_width_0_height_0_subtile_0__pin_I_30_,
       bottom_width_0_height_0_subtile_0__pin_I_34_,
       bottom_width_0_height_0_subtile_0__pin_I_38_,
       left_width_0_height_0_subtile_0__pin_I_3_,
       left_width_0_height_0_subtile_0__pin_I_7_,
       left_width_0_height_0_subtile_0__pin_I_11_,
       left_width_0_height_0_subtile_0__pin_I_15_,
       left_width_0_height_0_subtile_0__pin_I_19_,
       left_width_0_height_0_subtile_0__pin_I_23_,
       left_width_0_height_0_subtile_0__pin_I_27_,
       left_width_0_height_0_subtile_0__pin_I_31_,
       left_width_0_height_0_subtile_0__pin_I_35_,
       left_width_0_height_0_subtile_0__pin_I_39_, ccff_head;
  output [0:0] top_width_0_height_0_subtile_0__pin_O_0_,
       top_width_0_height_0_subtile_0__pin_O_4_,
       top_width_0_height_0_subtile_0__pin_O_8_,
       top_width_0_height_0_subtile_0__pin_O_12_,
       top_width_0_height_0_subtile_0__pin_O_16_,
       right_width_0_height_0_subtile_0__pin_O_1_,
       right_width_0_height_0_subtile_0__pin_O_5_,
       right_width_0_height_0_subtile_0__pin_O_9_,
       right_width_0_height_0_subtile_0__pin_O_13_,
       right_width_0_height_0_subtile_0__pin_O_17_,
       bottom_width_0_height_0_subtile_0__pin_O_2_,
       bottom_width_0_height_0_subtile_0__pin_O_6_,
       bottom_width_0_height_0_subtile_0__pin_O_10_,
       bottom_width_0_height_0_subtile_0__pin_O_14_,
       bottom_width_0_height_0_subtile_0__pin_O_18_,
       left_width_0_height_0_subtile_0__pin_O_3_,
       left_width_0_height_0_subtile_0__pin_O_7_,
       left_width_0_height_0_subtile_0__pin_O_11_,
       left_width_0_height_0_subtile_0__pin_O_15_,
       left_width_0_height_0_subtile_0__pin_O_19_, ccff_tail;
  wire [0:0] pReset, prog_clk, set, reset, clk,
       top_width_0_height_0_subtile_0__pin_I_0_,
       top_width_0_height_0_subtile_0__pin_I_4_,
       top_width_0_height_0_subtile_0__pin_I_8_,
       top_width_0_height_0_subtile_0__pin_I_12_,
       top_width_0_height_0_subtile_0__pin_I_16_,
       top_width_0_height_0_subtile_0__pin_I_20_,
       top_width_0_height_0_subtile_0__pin_I_24_,
       top_width_0_height_0_subtile_0__pin_I_28_,
       top_width_0_height_0_subtile_0__pin_I_32_,
       top_width_0_height_0_subtile_0__pin_I_36_,
       top_width_0_height_0_subtile_0__pin_clk_0_,
       right_width_0_height_0_subtile_0__pin_I_1_,
       right_width_0_height_0_subtile_0__pin_I_5_,
       right_width_0_height_0_subtile_0__pin_I_9_,
       right_width_0_height_0_subtile_0__pin_I_13_,
       right_width_0_height_0_subtile_0__pin_I_17_,
       right_width_0_height_0_subtile_0__pin_I_21_,
       right_width_0_height_0_subtile_0__pin_I_25_,
       right_width_0_height_0_subtile_0__pin_I_29_,
       right_width_0_height_0_subtile_0__pin_I_33_,
       right_width_0_height_0_subtile_0__pin_I_37_,
       bottom_width_0_height_0_subtile_0__pin_I_2_,
       bottom_width_0_height_0_subtile_0__pin_I_6_,
       bottom_width_0_height_0_subtile_0__pin_I_10_,
       bottom_width_0_height_0_subtile_0__pin_I_14_,
       bottom_width_0_height_0_subtile_0__pin_I_18_,
       bottom_width_0_height_0_subtile_0__pin_I_22_,
       bottom_width_0_height_0_subtile_0__pin_I_26_,
       bottom_width_0_height_0_subtile_0__pin_I_30_,
       bottom_width_0_height_0_subtile_0__pin_I_34_,
       bottom_width_0_height_0_subtile_0__pin_I_38_,
       left_width_0_height_0_subtile_0__pin_I_3_,
       left_width_0_height_0_subtile_0__pin_I_7_,
       left_width_0_height_0_subtile_0__pin_I_11_,
       left_width_0_height_0_subtile_0__pin_I_15_,
       left_width_0_height_0_subtile_0__pin_I_19_,
       left_width_0_height_0_subtile_0__pin_I_23_,
       left_width_0_height_0_subtile_0__pin_I_27_,
       left_width_0_height_0_subtile_0__pin_I_31_,
       left_width_0_height_0_subtile_0__pin_I_35_,
       left_width_0_height_0_subtile_0__pin_I_39_, ccff_head;
  wire [0:0] top_width_0_height_0_subtile_0__pin_O_0_,
       top_width_0_height_0_subtile_0__pin_O_4_,
       top_width_0_height_0_subtile_0__pin_O_8_,
       top_width_0_height_0_subtile_0__pin_O_12_,
       top_width_0_height_0_subtile_0__pin_O_16_,
       right_width_0_height_0_subtile_0__pin_O_1_,
       right_width_0_height_0_subtile_0__pin_O_5_,
       right_width_0_height_0_subtile_0__pin_O_9_,
       right_width_0_height_0_subtile_0__pin_O_13_,
       right_width_0_height_0_subtile_0__pin_O_17_,
       bottom_width_0_height_0_subtile_0__pin_O_2_,
       bottom_width_0_height_0_subtile_0__pin_O_6_,
       bottom_width_0_height_0_subtile_0__pin_O_10_,
       bottom_width_0_height_0_subtile_0__pin_O_14_,
       bottom_width_0_height_0_subtile_0__pin_O_18_,
       left_width_0_height_0_subtile_0__pin_O_3_,
       left_width_0_height_0_subtile_0__pin_O_7_,
       left_width_0_height_0_subtile_0__pin_O_11_,
       left_width_0_height_0_subtile_0__pin_O_15_,
       left_width_0_height_0_subtile_0__pin_O_19_, ccff_tail;
  logical_tile_clb_mode_clb_ logical_tile_clb_mode_clb__0(.pReset
       (pReset), .prog_clk (prog_clk), .set (set), .reset (reset), .clk
       (clk), .clb_I ({top_width_0_height_0_subtile_0__pin_I_0_,
       right_width_0_height_0_subtile_0__pin_I_1_,
       bottom_width_0_height_0_subtile_0__pin_I_2_,
       left_width_0_height_0_subtile_0__pin_I_3_,
       top_width_0_height_0_subtile_0__pin_I_4_,
       right_width_0_height_0_subtile_0__pin_I_5_,
       bottom_width_0_height_0_subtile_0__pin_I_6_,
       left_width_0_height_0_subtile_0__pin_I_7_,
       top_width_0_height_0_subtile_0__pin_I_8_,
       right_width_0_height_0_subtile_0__pin_I_9_,
       bottom_width_0_height_0_subtile_0__pin_I_10_,
       left_width_0_height_0_subtile_0__pin_I_11_,
       top_width_0_height_0_subtile_0__pin_I_12_,
       right_width_0_height_0_subtile_0__pin_I_13_,
       bottom_width_0_height_0_subtile_0__pin_I_14_,
       left_width_0_height_0_subtile_0__pin_I_15_,
       top_width_0_height_0_subtile_0__pin_I_16_,
       right_width_0_height_0_subtile_0__pin_I_17_,
       bottom_width_0_height_0_subtile_0__pin_I_18_,
       left_width_0_height_0_subtile_0__pin_I_19_,
       top_width_0_height_0_subtile_0__pin_I_20_,
       right_width_0_height_0_subtile_0__pin_I_21_,
       bottom_width_0_height_0_subtile_0__pin_I_22_,
       left_width_0_height_0_subtile_0__pin_I_23_,
       top_width_0_height_0_subtile_0__pin_I_24_,
       right_width_0_height_0_subtile_0__pin_I_25_,
       bottom_width_0_height_0_subtile_0__pin_I_26_,
       left_width_0_height_0_subtile_0__pin_I_27_,
       top_width_0_height_0_subtile_0__pin_I_28_,
       right_width_0_height_0_subtile_0__pin_I_29_,
       bottom_width_0_height_0_subtile_0__pin_I_30_,
       left_width_0_height_0_subtile_0__pin_I_31_,
       top_width_0_height_0_subtile_0__pin_I_32_,
       right_width_0_height_0_subtile_0__pin_I_33_,
       bottom_width_0_height_0_subtile_0__pin_I_34_,
       left_width_0_height_0_subtile_0__pin_I_35_,
       top_width_0_height_0_subtile_0__pin_I_36_,
       right_width_0_height_0_subtile_0__pin_I_37_,
       bottom_width_0_height_0_subtile_0__pin_I_38_,
       left_width_0_height_0_subtile_0__pin_I_39_}), .clb_clk
       (top_width_0_height_0_subtile_0__pin_clk_0_), .ccff_head
       (ccff_head), .clb_O ({top_width_0_height_0_subtile_0__pin_O_0_,
       right_width_0_height_0_subtile_0__pin_O_1_,
       bottom_width_0_height_0_subtile_0__pin_O_2_,
       left_width_0_height_0_subtile_0__pin_O_3_,
       top_width_0_height_0_subtile_0__pin_O_4_,
       right_width_0_height_0_subtile_0__pin_O_5_,
       bottom_width_0_height_0_subtile_0__pin_O_6_,
       left_width_0_height_0_subtile_0__pin_O_7_,
       top_width_0_height_0_subtile_0__pin_O_8_,
       right_width_0_height_0_subtile_0__pin_O_9_,
       bottom_width_0_height_0_subtile_0__pin_O_10_,
       left_width_0_height_0_subtile_0__pin_O_11_,
       top_width_0_height_0_subtile_0__pin_O_12_,
       right_width_0_height_0_subtile_0__pin_O_13_,
       bottom_width_0_height_0_subtile_0__pin_O_14_,
       left_width_0_height_0_subtile_0__pin_O_15_,
       top_width_0_height_0_subtile_0__pin_O_16_,
       right_width_0_height_0_subtile_0__pin_O_17_,
       bottom_width_0_height_0_subtile_0__pin_O_18_,
       left_width_0_height_0_subtile_0__pin_O_19_}), .ccff_tail
       (ccff_tail));
endmodule

module mux_tree_tapbuf_size3(in, sram, sram_inv, out);
  input [0:2] in;
  input [0:1] sram, sram_inv;
  output [0:0] out;
  wire [0:2] in;
  wire [0:1] sram, sram_inv;
  wire [0:0] out;
  wire [0:0] sky130_osu_sc_18T_hs__inv_1_0_Y;
  wire [0:0] sky130_osu_sc_18T_hs__inv_1_1_Y;
  wire [0:0] sky130_osu_sc_18T_hs__inv_1_2_Y;
  wire [0:0] const1_0_const1;
  wire [0:0] sky130_osu_sc_18T_hs__mux2_1_2_Y;
  wire [0:0] sky130_osu_sc_18T_hs__mux2_1_0_Y;
  wire [0:0] sky130_osu_sc_18T_hs__mux2_1_1_Y;
  const1 const1_0_(.const1 (const1_0_const1));
  sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_1_0_(.A
       (in[0]), .Y (sky130_osu_sc_18T_hs__inv_1_0_Y));
  sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_1_1_(.A
       (in[1]), .Y (sky130_osu_sc_18T_hs__inv_1_1_Y));
  sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_1_2_(.A
       (in[2]), .Y (sky130_osu_sc_18T_hs__inv_1_2_Y));
  sky130_osu_sc_18T_hs__inv_4 sky130_osu_sc_18T_hs__inv_4_0_(.A
       (sky130_osu_sc_18T_hs__mux2_1_2_Y), .Y (out));
  sky130_osu_sc_18T_hs__mux2_1 mux_l1_in_0_(.A0
       (sky130_osu_sc_18T_hs__inv_1_1_Y), .A1
       (sky130_osu_sc_18T_hs__inv_1_0_Y), .S0 (sram[0]), .Y
       (sky130_osu_sc_18T_hs__mux2_1_0_Y));
  sky130_osu_sc_18T_hs__mux2_1 mux_l1_in_1_(.A0 (const1_0_const1), .A1
       (sky130_osu_sc_18T_hs__inv_1_2_Y), .S0 (sram[0]), .Y
       (sky130_osu_sc_18T_hs__mux2_1_1_Y));
  sky130_osu_sc_18T_hs__mux2_1 mux_l2_in_0_(.A0
       (sky130_osu_sc_18T_hs__mux2_1_1_Y), .A1
       (sky130_osu_sc_18T_hs__mux2_1_0_Y), .S0 (sram[1]), .Y
       (sky130_osu_sc_18T_hs__mux2_1_2_Y));
endmodule

module mux_tree_tapbuf_size3_mem(pReset, prog_clk, ccff_head,
     ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:1] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:1] mem_out, mem_outb;
  assign mem_out[1] = ccff_tail;
  sky130_osu_sc_18T_hs__dffr_1 sky130_osu_sc_18T_hs__dffr_1_0_(.RN
       (pReset), .CK (prog_clk), .D (ccff_head), .Q (mem_out[0]), .QN
       (mem_outb[0]));
  sky130_osu_sc_18T_hs__dffr_1 sky130_osu_sc_18T_hs__dffr_1_1_(.RN
       (pReset), .CK (prog_clk), .D (mem_out[0]), .Q (ccff_tail), .QN
       (mem_outb[1]));
endmodule

module mux_tree_tapbuf_size2(in, sram, sram_inv, out);
  input [0:1] in, sram, sram_inv;
  output [0:0] out;
  wire [0:1] in, sram, sram_inv;
  wire [0:0] out;
  wire [0:0] sky130_osu_sc_18T_hs__inv_1_0_Y;
  wire [0:0] sky130_osu_sc_18T_hs__inv_1_1_Y;
  wire [0:0] const1_0_const1;
  wire [0:0] sky130_osu_sc_18T_hs__mux2_1_1_Y;
  wire [0:0] sky130_osu_sc_18T_hs__mux2_1_0_Y;
  const1 const1_0_(.const1 (const1_0_const1));
  sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_1_0_(.A
       (in[0]), .Y (sky130_osu_sc_18T_hs__inv_1_0_Y));
  sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_1_1_(.A
       (in[1]), .Y (sky130_osu_sc_18T_hs__inv_1_1_Y));
  sky130_osu_sc_18T_hs__inv_4 sky130_osu_sc_18T_hs__inv_4_0_(.A
       (sky130_osu_sc_18T_hs__mux2_1_1_Y), .Y (out));
  sky130_osu_sc_18T_hs__mux2_1 mux_l1_in_0_(.A0
       (sky130_osu_sc_18T_hs__inv_1_1_Y), .A1
       (sky130_osu_sc_18T_hs__inv_1_0_Y), .S0 (sram[0]), .Y
       (sky130_osu_sc_18T_hs__mux2_1_0_Y));
  sky130_osu_sc_18T_hs__mux2_1 mux_l2_in_0_(.A0 (const1_0_const1), .A1
       (sky130_osu_sc_18T_hs__mux2_1_0_Y), .S0 (sram[1]), .Y
       (sky130_osu_sc_18T_hs__mux2_1_1_Y));
endmodule

module mux_tree_tapbuf_size2_mem(pReset, prog_clk, ccff_head,
     ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:1] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:1] mem_out, mem_outb;
  assign mem_out[1] = ccff_tail;
  sky130_osu_sc_18T_hs__dffr_1 sky130_osu_sc_18T_hs__dffr_1_0_(.RN
       (pReset), .CK (prog_clk), .D (ccff_head), .Q (mem_out[0]), .QN
       (mem_outb[0]));
  sky130_osu_sc_18T_hs__dffr_1 sky130_osu_sc_18T_hs__dffr_1_1_(.RN
       (pReset), .CK (prog_clk), .D (mem_out[0]), .Q (ccff_tail), .QN
       (mem_outb[1]));
endmodule

module sb_0__0_(pReset, prog_clk, chany_top_in,
     top_left_grid_right_width_0_height_0_subtile_0__pin_inpad_0_,
     top_left_grid_right_width_0_height_0_subtile_1__pin_inpad_0_,
     top_left_grid_right_width_0_height_0_subtile_2__pin_inpad_0_,
     top_left_grid_right_width_0_height_0_subtile_3__pin_inpad_0_,
     top_left_grid_right_width_0_height_0_subtile_4__pin_inpad_0_,
     top_left_grid_right_width_0_height_0_subtile_5__pin_inpad_0_,
     top_left_grid_right_width_0_height_0_subtile_6__pin_inpad_0_,
     top_left_grid_right_width_0_height_0_subtile_7__pin_inpad_0_,
     top_right_grid_left_width_0_height_0_subtile_0__pin_O_3_,
     top_right_grid_left_width_0_height_0_subtile_0__pin_O_7_,
     top_right_grid_left_width_0_height_0_subtile_0__pin_O_11_,
     top_right_grid_left_width_0_height_0_subtile_0__pin_O_15_,
     top_right_grid_left_width_0_height_0_subtile_0__pin_O_19_,
     chanx_right_in,
     right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_2_,
     right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_6_,
     right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_10_,
     right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_14_,
     right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_18_,
     right_bottom_grid_top_width_0_height_0_subtile_0__pin_inpad_0_,
     right_bottom_grid_top_width_0_height_0_subtile_1__pin_inpad_0_,
     right_bottom_grid_top_width_0_height_0_subtile_2__pin_inpad_0_,
     right_bottom_grid_top_width_0_height_0_subtile_3__pin_inpad_0_,
     right_bottom_grid_top_width_0_height_0_subtile_4__pin_inpad_0_,
     right_bottom_grid_top_width_0_height_0_subtile_5__pin_inpad_0_,
     right_bottom_grid_top_width_0_height_0_subtile_6__pin_inpad_0_,
     right_bottom_grid_top_width_0_height_0_subtile_7__pin_inpad_0_,
     ccff_head, chany_top_out, chanx_right_out, ccff_tail);
  input [0:0] pReset, prog_clk,
       top_left_grid_right_width_0_height_0_subtile_0__pin_inpad_0_,
       top_left_grid_right_width_0_height_0_subtile_1__pin_inpad_0_,
       top_left_grid_right_width_0_height_0_subtile_2__pin_inpad_0_,
       top_left_grid_right_width_0_height_0_subtile_3__pin_inpad_0_,
       top_left_grid_right_width_0_height_0_subtile_4__pin_inpad_0_,
       top_left_grid_right_width_0_height_0_subtile_5__pin_inpad_0_,
       top_left_grid_right_width_0_height_0_subtile_6__pin_inpad_0_,
       top_left_grid_right_width_0_height_0_subtile_7__pin_inpad_0_,
       top_right_grid_left_width_0_height_0_subtile_0__pin_O_3_,
       top_right_grid_left_width_0_height_0_subtile_0__pin_O_7_,
       top_right_grid_left_width_0_height_0_subtile_0__pin_O_11_,
       top_right_grid_left_width_0_height_0_subtile_0__pin_O_15_,
       top_right_grid_left_width_0_height_0_subtile_0__pin_O_19_,
       right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_2_,
       right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_6_,
       right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_10_,
       right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_14_,
       right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_18_,
       right_bottom_grid_top_width_0_height_0_subtile_0__pin_inpad_0_,
       right_bottom_grid_top_width_0_height_0_subtile_1__pin_inpad_0_,
       right_bottom_grid_top_width_0_height_0_subtile_2__pin_inpad_0_,
       right_bottom_grid_top_width_0_height_0_subtile_3__pin_inpad_0_,
       right_bottom_grid_top_width_0_height_0_subtile_4__pin_inpad_0_,
       right_bottom_grid_top_width_0_height_0_subtile_5__pin_inpad_0_,
       right_bottom_grid_top_width_0_height_0_subtile_6__pin_inpad_0_,
       right_bottom_grid_top_width_0_height_0_subtile_7__pin_inpad_0_,
       ccff_head;
  input [0:9] chany_top_in, chanx_right_in;
  output [0:9] chany_top_out, chanx_right_out;
  output [0:0] ccff_tail;
  wire [0:0] pReset, prog_clk,
       top_left_grid_right_width_0_height_0_subtile_0__pin_inpad_0_,
       top_left_grid_right_width_0_height_0_subtile_1__pin_inpad_0_,
       top_left_grid_right_width_0_height_0_subtile_2__pin_inpad_0_,
       top_left_grid_right_width_0_height_0_subtile_3__pin_inpad_0_,
       top_left_grid_right_width_0_height_0_subtile_4__pin_inpad_0_,
       top_left_grid_right_width_0_height_0_subtile_5__pin_inpad_0_,
       top_left_grid_right_width_0_height_0_subtile_6__pin_inpad_0_,
       top_left_grid_right_width_0_height_0_subtile_7__pin_inpad_0_,
       top_right_grid_left_width_0_height_0_subtile_0__pin_O_3_,
       top_right_grid_left_width_0_height_0_subtile_0__pin_O_7_,
       top_right_grid_left_width_0_height_0_subtile_0__pin_O_11_,
       top_right_grid_left_width_0_height_0_subtile_0__pin_O_15_,
       top_right_grid_left_width_0_height_0_subtile_0__pin_O_19_,
       right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_2_,
       right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_6_,
       right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_10_,
       right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_14_,
       right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_18_,
       right_bottom_grid_top_width_0_height_0_subtile_0__pin_inpad_0_,
       right_bottom_grid_top_width_0_height_0_subtile_1__pin_inpad_0_,
       right_bottom_grid_top_width_0_height_0_subtile_2__pin_inpad_0_,
       right_bottom_grid_top_width_0_height_0_subtile_3__pin_inpad_0_,
       right_bottom_grid_top_width_0_height_0_subtile_4__pin_inpad_0_,
       right_bottom_grid_top_width_0_height_0_subtile_5__pin_inpad_0_,
       right_bottom_grid_top_width_0_height_0_subtile_6__pin_inpad_0_,
       right_bottom_grid_top_width_0_height_0_subtile_7__pin_inpad_0_,
       ccff_head;
  wire [0:9] chany_top_in, chanx_right_in;
  wire [0:9] chany_top_out, chanx_right_out;
  wire [0:0] ccff_tail;
  wire [0:1] mux_tree_tapbuf_size3_0_sram;
  wire [0:1] mux_tree_tapbuf_size3_0_sram_inv;
  wire [0:1] mux_tree_tapbuf_size3_1_sram;
  wire [0:1] mux_tree_tapbuf_size3_1_sram_inv;
  wire [0:1] mux_tree_tapbuf_size3_2_sram;
  wire [0:1] mux_tree_tapbuf_size3_2_sram_inv;
  wire [0:1] mux_tree_tapbuf_size3_3_sram;
  wire [0:1] mux_tree_tapbuf_size3_3_sram_inv;
  wire [0:1] mux_tree_tapbuf_size3_4_sram;
  wire [0:1] mux_tree_tapbuf_size3_4_sram_inv;
  wire [0:1] mux_tree_tapbuf_size3_5_sram;
  wire [0:1] mux_tree_tapbuf_size3_5_sram_inv;
  wire [0:0] mux_tree_tapbuf_size3_mem_0_ccff_tail;
  wire [0:0] mux_tree_tapbuf_size3_mem_1_ccff_tail;
  wire [0:0] mux_tree_tapbuf_size3_mem_2_ccff_tail;
  wire [0:0] mux_tree_tapbuf_size2_mem_6_ccff_tail;
  wire [0:0] mux_tree_tapbuf_size3_mem_3_ccff_tail;
  wire [0:0] mux_tree_tapbuf_size3_mem_4_ccff_tail;
  wire [0:0] mux_tree_tapbuf_size3_mem_5_ccff_tail;
  wire [0:1] mux_tree_tapbuf_size2_0_sram;
  wire [0:1] mux_tree_tapbuf_size2_0_sram_inv;
  wire [0:1] mux_tree_tapbuf_size2_1_sram;
  wire [0:1] mux_tree_tapbuf_size2_1_sram_inv;
  wire [0:1] mux_tree_tapbuf_size2_2_sram;
  wire [0:1] mux_tree_tapbuf_size2_2_sram_inv;
  wire [0:1] mux_tree_tapbuf_size2_3_sram;
  wire [0:1] mux_tree_tapbuf_size2_3_sram_inv;
  wire [0:1] mux_tree_tapbuf_size2_4_sram;
  wire [0:1] mux_tree_tapbuf_size2_4_sram_inv;
  wire [0:1] mux_tree_tapbuf_size2_5_sram;
  wire [0:1] mux_tree_tapbuf_size2_5_sram_inv;
  wire [0:1] mux_tree_tapbuf_size2_6_sram;
  wire [0:1] mux_tree_tapbuf_size2_6_sram_inv;
  wire [0:1] mux_tree_tapbuf_size2_7_sram;
  wire [0:1] mux_tree_tapbuf_size2_7_sram_inv;
  wire [0:1] mux_tree_tapbuf_size2_8_sram;
  wire [0:1] mux_tree_tapbuf_size2_8_sram_inv;
  wire [0:1] mux_tree_tapbuf_size2_9_sram;
  wire [0:1] mux_tree_tapbuf_size2_9_sram_inv;
  wire [0:1] mux_tree_tapbuf_size2_10_sram;
  wire [0:1] mux_tree_tapbuf_size2_10_sram_inv;
  wire [0:1] mux_tree_tapbuf_size2_11_sram;
  wire [0:1] mux_tree_tapbuf_size2_11_sram_inv;
  wire [0:1] mux_tree_tapbuf_size2_12_sram;
  wire [0:1] mux_tree_tapbuf_size2_12_sram_inv;
  wire [0:1] mux_tree_tapbuf_size2_13_sram;
  wire [0:1] mux_tree_tapbuf_size2_13_sram_inv;
  wire [0:0] mux_tree_tapbuf_size2_mem_0_ccff_tail;
  wire [0:0] mux_tree_tapbuf_size2_mem_1_ccff_tail;
  wire [0:0] mux_tree_tapbuf_size2_mem_2_ccff_tail;
  wire [0:0] mux_tree_tapbuf_size2_mem_3_ccff_tail;
  wire [0:0] mux_tree_tapbuf_size2_mem_4_ccff_tail;
  wire [0:0] mux_tree_tapbuf_size2_mem_5_ccff_tail;
  wire [0:0] mux_tree_tapbuf_size2_mem_7_ccff_tail;
  wire [0:0] mux_tree_tapbuf_size2_mem_8_ccff_tail;
  wire [0:0] mux_tree_tapbuf_size2_mem_9_ccff_tail;
  wire [0:0] mux_tree_tapbuf_size2_mem_10_ccff_tail;
  wire [0:0] mux_tree_tapbuf_size2_mem_11_ccff_tail;
  wire [0:0] mux_tree_tapbuf_size2_mem_12_ccff_tail;
  mux_tree_tapbuf_size3 mux_top_track_0(.in
       ({top_left_grid_right_width_0_height_0_subtile_0__pin_inpad_0_,
       top_right_grid_left_width_0_height_0_subtile_0__pin_O_11_,
       chanx_right_in[1]}), .sram (mux_tree_tapbuf_size3_0_sram),
       .sram_inv (mux_tree_tapbuf_size3_0_sram_inv), .out
       (chany_top_out[0]));
  mux_tree_tapbuf_size3 mux_top_track_2(.in
       ({top_left_grid_right_width_0_height_0_subtile_1__pin_inpad_0_,
       top_right_grid_left_width_0_height_0_subtile_0__pin_O_15_,
       chanx_right_in[2]}), .sram (mux_tree_tapbuf_size3_1_sram),
       .sram_inv (mux_tree_tapbuf_size3_1_sram_inv), .out
       (chany_top_out[1]));
  mux_tree_tapbuf_size3 mux_top_track_4(.in
       ({top_left_grid_right_width_0_height_0_subtile_2__pin_inpad_0_,
       top_right_grid_left_width_0_height_0_subtile_0__pin_O_19_,
       chanx_right_in[3]}), .sram (mux_tree_tapbuf_size3_2_sram),
       .sram_inv (mux_tree_tapbuf_size3_2_sram_inv), .out
       (chany_top_out[2]));
  mux_tree_tapbuf_size3 mux_right_track_0(.in ({chany_top_in[9],
       right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_2_,
       right_bottom_grid_top_width_0_height_0_subtile_5__pin_inpad_0_}),
       .sram (mux_tree_tapbuf_size3_3_sram), .sram_inv
       (mux_tree_tapbuf_size3_3_sram_inv), .out (chanx_right_out[0]));
  mux_tree_tapbuf_size3 mux_right_track_2(.in ({chany_top_in[0],
       right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_6_,
       right_bottom_grid_top_width_0_height_0_subtile_6__pin_inpad_0_}),
       .sram (mux_tree_tapbuf_size3_4_sram), .sram_inv
       (mux_tree_tapbuf_size3_4_sram_inv), .out (chanx_right_out[1]));
  mux_tree_tapbuf_size3 mux_right_track_4(.in ({chany_top_in[1],
       right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_10_,
       right_bottom_grid_top_width_0_height_0_subtile_7__pin_inpad_0_}),
       .sram (mux_tree_tapbuf_size3_5_sram), .sram_inv
       (mux_tree_tapbuf_size3_5_sram_inv), .out (chanx_right_out[2]));
  mux_tree_tapbuf_size3_mem mem_top_track_0(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (ccff_head), .ccff_tail
       (mux_tree_tapbuf_size3_mem_0_ccff_tail), .mem_out
       (mux_tree_tapbuf_size3_0_sram), .mem_outb
       (mux_tree_tapbuf_size3_0_sram_inv));
  mux_tree_tapbuf_size3_mem mem_top_track_2(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_tapbuf_size3_mem_0_ccff_tail),
       .ccff_tail (mux_tree_tapbuf_size3_mem_1_ccff_tail), .mem_out
       (mux_tree_tapbuf_size3_1_sram), .mem_outb
       (mux_tree_tapbuf_size3_1_sram_inv));
  mux_tree_tapbuf_size3_mem mem_top_track_4(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_tapbuf_size3_mem_1_ccff_tail),
       .ccff_tail (mux_tree_tapbuf_size3_mem_2_ccff_tail), .mem_out
       (mux_tree_tapbuf_size3_2_sram), .mem_outb
       (mux_tree_tapbuf_size3_2_sram_inv));
  mux_tree_tapbuf_size3_mem mem_right_track_0(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size2_mem_6_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size3_mem_3_ccff_tail), .mem_out
       (mux_tree_tapbuf_size3_3_sram), .mem_outb
       (mux_tree_tapbuf_size3_3_sram_inv));
  mux_tree_tapbuf_size3_mem mem_right_track_2(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size3_mem_3_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size3_mem_4_ccff_tail), .mem_out
       (mux_tree_tapbuf_size3_4_sram), .mem_outb
       (mux_tree_tapbuf_size3_4_sram_inv));
  mux_tree_tapbuf_size3_mem mem_right_track_4(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size3_mem_4_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size3_mem_5_ccff_tail), .mem_out
       (mux_tree_tapbuf_size3_5_sram), .mem_outb
       (mux_tree_tapbuf_size3_5_sram_inv));
  mux_tree_tapbuf_size2 mux_top_track_6(.in
       ({top_left_grid_right_width_0_height_0_subtile_3__pin_inpad_0_,
       chanx_right_in[4]}), .sram (mux_tree_tapbuf_size2_0_sram),
       .sram_inv (mux_tree_tapbuf_size2_0_sram_inv), .out
       (chany_top_out[3]));
  mux_tree_tapbuf_size2 mux_top_track_8(.in
       ({top_left_grid_right_width_0_height_0_subtile_4__pin_inpad_0_,
       chanx_right_in[5]}), .sram (mux_tree_tapbuf_size2_1_sram),
       .sram_inv (mux_tree_tapbuf_size2_1_sram_inv), .out
       (chany_top_out[4]));
  mux_tree_tapbuf_size2 mux_top_track_10(.in
       ({top_left_grid_right_width_0_height_0_subtile_5__pin_inpad_0_,
       chanx_right_in[6]}), .sram (mux_tree_tapbuf_size2_2_sram),
       .sram_inv (mux_tree_tapbuf_size2_2_sram_inv), .out
       (chany_top_out[5]));
  mux_tree_tapbuf_size2 mux_top_track_12(.in
       ({top_left_grid_right_width_0_height_0_subtile_6__pin_inpad_0_,
       chanx_right_in[7]}), .sram (mux_tree_tapbuf_size2_3_sram),
       .sram_inv (mux_tree_tapbuf_size2_3_sram_inv), .out
       (chany_top_out[6]));
  mux_tree_tapbuf_size2 mux_top_track_14(.in
       ({top_left_grid_right_width_0_height_0_subtile_7__pin_inpad_0_,
       chanx_right_in[8]}), .sram (mux_tree_tapbuf_size2_4_sram),
       .sram_inv (mux_tree_tapbuf_size2_4_sram_inv), .out
       (chany_top_out[7]));
  mux_tree_tapbuf_size2 mux_top_track_16(.in
       ({top_right_grid_left_width_0_height_0_subtile_0__pin_O_3_,
       chanx_right_in[9]}), .sram (mux_tree_tapbuf_size2_5_sram),
       .sram_inv (mux_tree_tapbuf_size2_5_sram_inv), .out
       (chany_top_out[8]));
  mux_tree_tapbuf_size2 mux_top_track_18(.in
       ({top_right_grid_left_width_0_height_0_subtile_0__pin_O_7_,
       chanx_right_in[0]}), .sram (mux_tree_tapbuf_size2_6_sram),
       .sram_inv (mux_tree_tapbuf_size2_6_sram_inv), .out
       (chany_top_out[9]));
  mux_tree_tapbuf_size2 mux_right_track_6(.in ({chany_top_in[2],
       right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_14_}),
       .sram (mux_tree_tapbuf_size2_7_sram), .sram_inv
       (mux_tree_tapbuf_size2_7_sram_inv), .out (chanx_right_out[3]));
  mux_tree_tapbuf_size2 mux_right_track_8(.in ({chany_top_in[3],
       right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_18_}),
       .sram (mux_tree_tapbuf_size2_8_sram), .sram_inv
       (mux_tree_tapbuf_size2_8_sram_inv), .out (chanx_right_out[4]));
  mux_tree_tapbuf_size2 mux_right_track_10(.in ({chany_top_in[4],
       right_bottom_grid_top_width_0_height_0_subtile_0__pin_inpad_0_}),
       .sram (mux_tree_tapbuf_size2_9_sram), .sram_inv
       (mux_tree_tapbuf_size2_9_sram_inv), .out (chanx_right_out[5]));
  mux_tree_tapbuf_size2 mux_right_track_12(.in ({chany_top_in[5],
       right_bottom_grid_top_width_0_height_0_subtile_1__pin_inpad_0_}),
       .sram (mux_tree_tapbuf_size2_10_sram), .sram_inv
       (mux_tree_tapbuf_size2_10_sram_inv), .out (chanx_right_out[6]));
  mux_tree_tapbuf_size2 mux_right_track_14(.in ({chany_top_in[6],
       right_bottom_grid_top_width_0_height_0_subtile_2__pin_inpad_0_}),
       .sram (mux_tree_tapbuf_size2_11_sram), .sram_inv
       (mux_tree_tapbuf_size2_11_sram_inv), .out (chanx_right_out[7]));
  mux_tree_tapbuf_size2 mux_right_track_16(.in ({chany_top_in[7],
       right_bottom_grid_top_width_0_height_0_subtile_3__pin_inpad_0_}),
       .sram (mux_tree_tapbuf_size2_12_sram), .sram_inv
       (mux_tree_tapbuf_size2_12_sram_inv), .out (chanx_right_out[8]));
  mux_tree_tapbuf_size2 mux_right_track_18(.in ({chany_top_in[8],
       right_bottom_grid_top_width_0_height_0_subtile_4__pin_inpad_0_}),
       .sram (mux_tree_tapbuf_size2_13_sram), .sram_inv
       (mux_tree_tapbuf_size2_13_sram_inv), .out (chanx_right_out[9]));
  mux_tree_tapbuf_size2_mem mem_top_track_6(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_tapbuf_size3_mem_2_ccff_tail),
       .ccff_tail (mux_tree_tapbuf_size2_mem_0_ccff_tail), .mem_out
       (mux_tree_tapbuf_size2_0_sram), .mem_outb
       (mux_tree_tapbuf_size2_0_sram_inv));
  mux_tree_tapbuf_size2_mem mem_top_track_8(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_tapbuf_size2_mem_0_ccff_tail),
       .ccff_tail (mux_tree_tapbuf_size2_mem_1_ccff_tail), .mem_out
       (mux_tree_tapbuf_size2_1_sram), .mem_outb
       (mux_tree_tapbuf_size2_1_sram_inv));
  mux_tree_tapbuf_size2_mem mem_top_track_10(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size2_mem_1_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size2_mem_2_ccff_tail), .mem_out
       (mux_tree_tapbuf_size2_2_sram), .mem_outb
       (mux_tree_tapbuf_size2_2_sram_inv));
  mux_tree_tapbuf_size2_mem mem_top_track_12(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size2_mem_2_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size2_mem_3_ccff_tail), .mem_out
       (mux_tree_tapbuf_size2_3_sram), .mem_outb
       (mux_tree_tapbuf_size2_3_sram_inv));
  mux_tree_tapbuf_size2_mem mem_top_track_14(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size2_mem_3_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size2_mem_4_ccff_tail), .mem_out
       (mux_tree_tapbuf_size2_4_sram), .mem_outb
       (mux_tree_tapbuf_size2_4_sram_inv));
  mux_tree_tapbuf_size2_mem mem_top_track_16(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size2_mem_4_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size2_mem_5_ccff_tail), .mem_out
       (mux_tree_tapbuf_size2_5_sram), .mem_outb
       (mux_tree_tapbuf_size2_5_sram_inv));
  mux_tree_tapbuf_size2_mem mem_top_track_18(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size2_mem_5_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size2_mem_6_ccff_tail), .mem_out
       (mux_tree_tapbuf_size2_6_sram), .mem_outb
       (mux_tree_tapbuf_size2_6_sram_inv));
  mux_tree_tapbuf_size2_mem mem_right_track_6(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size3_mem_5_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size2_mem_7_ccff_tail), .mem_out
       (mux_tree_tapbuf_size2_7_sram), .mem_outb
       (mux_tree_tapbuf_size2_7_sram_inv));
  mux_tree_tapbuf_size2_mem mem_right_track_8(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size2_mem_7_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size2_mem_8_ccff_tail), .mem_out
       (mux_tree_tapbuf_size2_8_sram), .mem_outb
       (mux_tree_tapbuf_size2_8_sram_inv));
  mux_tree_tapbuf_size2_mem mem_right_track_10(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size2_mem_8_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size2_mem_9_ccff_tail), .mem_out
       (mux_tree_tapbuf_size2_9_sram), .mem_outb
       (mux_tree_tapbuf_size2_9_sram_inv));
  mux_tree_tapbuf_size2_mem mem_right_track_12(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size2_mem_9_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size2_mem_10_ccff_tail), .mem_out
       (mux_tree_tapbuf_size2_10_sram), .mem_outb
       (mux_tree_tapbuf_size2_10_sram_inv));
  mux_tree_tapbuf_size2_mem mem_right_track_14(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size2_mem_10_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size2_mem_11_ccff_tail), .mem_out
       (mux_tree_tapbuf_size2_11_sram), .mem_outb
       (mux_tree_tapbuf_size2_11_sram_inv));
  mux_tree_tapbuf_size2_mem mem_right_track_16(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size2_mem_11_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size2_mem_12_ccff_tail), .mem_out
       (mux_tree_tapbuf_size2_12_sram), .mem_outb
       (mux_tree_tapbuf_size2_12_sram_inv));
  mux_tree_tapbuf_size2_mem mem_right_track_18(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size2_mem_12_ccff_tail), .ccff_tail
       (ccff_tail), .mem_out (mux_tree_tapbuf_size2_13_sram), .mem_outb
       (mux_tree_tapbuf_size2_13_sram_inv));
endmodule

module sb_0__1_(pReset, prog_clk, chanx_right_in,
     right_top_grid_bottom_width_0_height_0_subtile_0__pin_inpad_0_,
     right_top_grid_bottom_width_0_height_0_subtile_1__pin_inpad_0_,
     right_top_grid_bottom_width_0_height_0_subtile_2__pin_inpad_0_,
     right_top_grid_bottom_width_0_height_0_subtile_3__pin_inpad_0_,
     right_top_grid_bottom_width_0_height_0_subtile_4__pin_inpad_0_,
     right_top_grid_bottom_width_0_height_0_subtile_5__pin_inpad_0_,
     right_top_grid_bottom_width_0_height_0_subtile_6__pin_inpad_0_,
     right_top_grid_bottom_width_0_height_0_subtile_7__pin_inpad_0_,
     right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_0_,
     right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_4_,
     right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_8_,
     right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_12_,
     right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_16_,
     chany_bottom_in,
     bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_3_,
     bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_7_,
     bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_11_,
     bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_15_,
     bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_19_,
     bottom_left_grid_right_width_0_height_0_subtile_0__pin_inpad_0_,
     bottom_left_grid_right_width_0_height_0_subtile_1__pin_inpad_0_,
     bottom_left_grid_right_width_0_height_0_subtile_2__pin_inpad_0_,
     bottom_left_grid_right_width_0_height_0_subtile_3__pin_inpad_0_,
     bottom_left_grid_right_width_0_height_0_subtile_4__pin_inpad_0_,
     bottom_left_grid_right_width_0_height_0_subtile_5__pin_inpad_0_,
     bottom_left_grid_right_width_0_height_0_subtile_6__pin_inpad_0_,
     bottom_left_grid_right_width_0_height_0_subtile_7__pin_inpad_0_,
     ccff_head, chanx_right_out, chany_bottom_out, ccff_tail);
  input [0:0] pReset, prog_clk,
       right_top_grid_bottom_width_0_height_0_subtile_0__pin_inpad_0_,
       right_top_grid_bottom_width_0_height_0_subtile_1__pin_inpad_0_,
       right_top_grid_bottom_width_0_height_0_subtile_2__pin_inpad_0_,
       right_top_grid_bottom_width_0_height_0_subtile_3__pin_inpad_0_,
       right_top_grid_bottom_width_0_height_0_subtile_4__pin_inpad_0_,
       right_top_grid_bottom_width_0_height_0_subtile_5__pin_inpad_0_,
       right_top_grid_bottom_width_0_height_0_subtile_6__pin_inpad_0_,
       right_top_grid_bottom_width_0_height_0_subtile_7__pin_inpad_0_,
       right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_0_,
       right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_4_,
       right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_8_,
       right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_12_,
       right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_16_,
       bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_3_,
       bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_7_,
       bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_11_,
       bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_15_,
       bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_19_,
       bottom_left_grid_right_width_0_height_0_subtile_0__pin_inpad_0_,
       bottom_left_grid_right_width_0_height_0_subtile_1__pin_inpad_0_,
       bottom_left_grid_right_width_0_height_0_subtile_2__pin_inpad_0_,
       bottom_left_grid_right_width_0_height_0_subtile_3__pin_inpad_0_,
       bottom_left_grid_right_width_0_height_0_subtile_4__pin_inpad_0_,
       bottom_left_grid_right_width_0_height_0_subtile_5__pin_inpad_0_,
       bottom_left_grid_right_width_0_height_0_subtile_6__pin_inpad_0_,
       bottom_left_grid_right_width_0_height_0_subtile_7__pin_inpad_0_,
       ccff_head;
  input [0:9] chanx_right_in, chany_bottom_in;
  output [0:9] chanx_right_out, chany_bottom_out;
  output [0:0] ccff_tail;
  wire [0:0] pReset, prog_clk,
       right_top_grid_bottom_width_0_height_0_subtile_0__pin_inpad_0_,
       right_top_grid_bottom_width_0_height_0_subtile_1__pin_inpad_0_,
       right_top_grid_bottom_width_0_height_0_subtile_2__pin_inpad_0_,
       right_top_grid_bottom_width_0_height_0_subtile_3__pin_inpad_0_,
       right_top_grid_bottom_width_0_height_0_subtile_4__pin_inpad_0_,
       right_top_grid_bottom_width_0_height_0_subtile_5__pin_inpad_0_,
       right_top_grid_bottom_width_0_height_0_subtile_6__pin_inpad_0_,
       right_top_grid_bottom_width_0_height_0_subtile_7__pin_inpad_0_,
       right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_0_,
       right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_4_,
       right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_8_,
       right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_12_,
       right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_16_,
       bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_3_,
       bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_7_,
       bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_11_,
       bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_15_,
       bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_19_,
       bottom_left_grid_right_width_0_height_0_subtile_0__pin_inpad_0_,
       bottom_left_grid_right_width_0_height_0_subtile_1__pin_inpad_0_,
       bottom_left_grid_right_width_0_height_0_subtile_2__pin_inpad_0_,
       bottom_left_grid_right_width_0_height_0_subtile_3__pin_inpad_0_,
       bottom_left_grid_right_width_0_height_0_subtile_4__pin_inpad_0_,
       bottom_left_grid_right_width_0_height_0_subtile_5__pin_inpad_0_,
       bottom_left_grid_right_width_0_height_0_subtile_6__pin_inpad_0_,
       bottom_left_grid_right_width_0_height_0_subtile_7__pin_inpad_0_,
       ccff_head;
  wire [0:9] chanx_right_in, chany_bottom_in;
  wire [0:9] chanx_right_out, chany_bottom_out;
  wire [0:0] ccff_tail;
  wire [0:1] mux_tree_tapbuf_size3_0_sram;
  wire [0:1] mux_tree_tapbuf_size3_0_sram_inv;
  wire [0:1] mux_tree_tapbuf_size3_1_sram;
  wire [0:1] mux_tree_tapbuf_size3_1_sram_inv;
  wire [0:1] mux_tree_tapbuf_size3_2_sram;
  wire [0:1] mux_tree_tapbuf_size3_2_sram_inv;
  wire [0:1] mux_tree_tapbuf_size3_3_sram;
  wire [0:1] mux_tree_tapbuf_size3_3_sram_inv;
  wire [0:1] mux_tree_tapbuf_size3_4_sram;
  wire [0:1] mux_tree_tapbuf_size3_4_sram_inv;
  wire [0:1] mux_tree_tapbuf_size3_5_sram;
  wire [0:1] mux_tree_tapbuf_size3_5_sram_inv;
  wire [0:0] mux_tree_tapbuf_size3_mem_0_ccff_tail;
  wire [0:0] mux_tree_tapbuf_size3_mem_1_ccff_tail;
  wire [0:0] mux_tree_tapbuf_size3_mem_2_ccff_tail;
  wire [0:0] mux_tree_tapbuf_size2_mem_6_ccff_tail;
  wire [0:0] mux_tree_tapbuf_size3_mem_3_ccff_tail;
  wire [0:0] mux_tree_tapbuf_size3_mem_4_ccff_tail;
  wire [0:0] mux_tree_tapbuf_size3_mem_5_ccff_tail;
  wire [0:1] mux_tree_tapbuf_size2_0_sram;
  wire [0:1] mux_tree_tapbuf_size2_0_sram_inv;
  wire [0:1] mux_tree_tapbuf_size2_1_sram;
  wire [0:1] mux_tree_tapbuf_size2_1_sram_inv;
  wire [0:1] mux_tree_tapbuf_size2_2_sram;
  wire [0:1] mux_tree_tapbuf_size2_2_sram_inv;
  wire [0:1] mux_tree_tapbuf_size2_3_sram;
  wire [0:1] mux_tree_tapbuf_size2_3_sram_inv;
  wire [0:1] mux_tree_tapbuf_size2_4_sram;
  wire [0:1] mux_tree_tapbuf_size2_4_sram_inv;
  wire [0:1] mux_tree_tapbuf_size2_5_sram;
  wire [0:1] mux_tree_tapbuf_size2_5_sram_inv;
  wire [0:1] mux_tree_tapbuf_size2_6_sram;
  wire [0:1] mux_tree_tapbuf_size2_6_sram_inv;
  wire [0:1] mux_tree_tapbuf_size2_7_sram;
  wire [0:1] mux_tree_tapbuf_size2_7_sram_inv;
  wire [0:1] mux_tree_tapbuf_size2_8_sram;
  wire [0:1] mux_tree_tapbuf_size2_8_sram_inv;
  wire [0:1] mux_tree_tapbuf_size2_9_sram;
  wire [0:1] mux_tree_tapbuf_size2_9_sram_inv;
  wire [0:1] mux_tree_tapbuf_size2_10_sram;
  wire [0:1] mux_tree_tapbuf_size2_10_sram_inv;
  wire [0:1] mux_tree_tapbuf_size2_11_sram;
  wire [0:1] mux_tree_tapbuf_size2_11_sram_inv;
  wire [0:1] mux_tree_tapbuf_size2_12_sram;
  wire [0:1] mux_tree_tapbuf_size2_12_sram_inv;
  wire [0:1] mux_tree_tapbuf_size2_13_sram;
  wire [0:1] mux_tree_tapbuf_size2_13_sram_inv;
  wire [0:0] mux_tree_tapbuf_size2_mem_0_ccff_tail;
  wire [0:0] mux_tree_tapbuf_size2_mem_1_ccff_tail;
  wire [0:0] mux_tree_tapbuf_size2_mem_2_ccff_tail;
  wire [0:0] mux_tree_tapbuf_size2_mem_3_ccff_tail;
  wire [0:0] mux_tree_tapbuf_size2_mem_4_ccff_tail;
  wire [0:0] mux_tree_tapbuf_size2_mem_5_ccff_tail;
  wire [0:0] mux_tree_tapbuf_size2_mem_7_ccff_tail;
  wire [0:0] mux_tree_tapbuf_size2_mem_8_ccff_tail;
  wire [0:0] mux_tree_tapbuf_size2_mem_9_ccff_tail;
  wire [0:0] mux_tree_tapbuf_size2_mem_10_ccff_tail;
  wire [0:0] mux_tree_tapbuf_size2_mem_11_ccff_tail;
  wire [0:0] mux_tree_tapbuf_size2_mem_12_ccff_tail;
  mux_tree_tapbuf_size3 mux_right_track_0(.in
       ({right_top_grid_bottom_width_0_height_0_subtile_0__pin_inpad_0_,
       right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_8_,
       chany_bottom_in[8]}), .sram (mux_tree_tapbuf_size3_0_sram),
       .sram_inv (mux_tree_tapbuf_size3_0_sram_inv), .out
       (chanx_right_out[0]));
  mux_tree_tapbuf_size3 mux_right_track_2(.in
       ({right_top_grid_bottom_width_0_height_0_subtile_1__pin_inpad_0_,
       right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_12_,
       chany_bottom_in[7]}), .sram (mux_tree_tapbuf_size3_1_sram),
       .sram_inv (mux_tree_tapbuf_size3_1_sram_inv), .out
       (chanx_right_out[1]));
  mux_tree_tapbuf_size3 mux_right_track_4(.in
       ({right_top_grid_bottom_width_0_height_0_subtile_2__pin_inpad_0_,
       right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_16_,
       chany_bottom_in[6]}), .sram (mux_tree_tapbuf_size3_2_sram),
       .sram_inv (mux_tree_tapbuf_size3_2_sram_inv), .out
       (chanx_right_out[2]));
  mux_tree_tapbuf_size3 mux_bottom_track_1(.in ({chanx_right_in[8],
       bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_3_,
       bottom_left_grid_right_width_0_height_0_subtile_5__pin_inpad_0_}),
       .sram (mux_tree_tapbuf_size3_3_sram), .sram_inv
       (mux_tree_tapbuf_size3_3_sram_inv), .out (chany_bottom_out[0]));
  mux_tree_tapbuf_size3 mux_bottom_track_3(.in ({chanx_right_in[7],
       bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_7_,
       bottom_left_grid_right_width_0_height_0_subtile_6__pin_inpad_0_}),
       .sram (mux_tree_tapbuf_size3_4_sram), .sram_inv
       (mux_tree_tapbuf_size3_4_sram_inv), .out (chany_bottom_out[1]));
  mux_tree_tapbuf_size3 mux_bottom_track_5(.in ({chanx_right_in[6],
       bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_11_,
       bottom_left_grid_right_width_0_height_0_subtile_7__pin_inpad_0_}),
       .sram (mux_tree_tapbuf_size3_5_sram), .sram_inv
       (mux_tree_tapbuf_size3_5_sram_inv), .out (chany_bottom_out[2]));
  mux_tree_tapbuf_size3_mem mem_right_track_0(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head (ccff_head), .ccff_tail
       (mux_tree_tapbuf_size3_mem_0_ccff_tail), .mem_out
       (mux_tree_tapbuf_size3_0_sram), .mem_outb
       (mux_tree_tapbuf_size3_0_sram_inv));
  mux_tree_tapbuf_size3_mem mem_right_track_2(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size3_mem_0_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size3_mem_1_ccff_tail), .mem_out
       (mux_tree_tapbuf_size3_1_sram), .mem_outb
       (mux_tree_tapbuf_size3_1_sram_inv));
  mux_tree_tapbuf_size3_mem mem_right_track_4(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size3_mem_1_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size3_mem_2_ccff_tail), .mem_out
       (mux_tree_tapbuf_size3_2_sram), .mem_outb
       (mux_tree_tapbuf_size3_2_sram_inv));
  mux_tree_tapbuf_size3_mem mem_bottom_track_1(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size2_mem_6_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size3_mem_3_ccff_tail), .mem_out
       (mux_tree_tapbuf_size3_3_sram), .mem_outb
       (mux_tree_tapbuf_size3_3_sram_inv));
  mux_tree_tapbuf_size3_mem mem_bottom_track_3(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size3_mem_3_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size3_mem_4_ccff_tail), .mem_out
       (mux_tree_tapbuf_size3_4_sram), .mem_outb
       (mux_tree_tapbuf_size3_4_sram_inv));
  mux_tree_tapbuf_size3_mem mem_bottom_track_5(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size3_mem_4_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size3_mem_5_ccff_tail), .mem_out
       (mux_tree_tapbuf_size3_5_sram), .mem_outb
       (mux_tree_tapbuf_size3_5_sram_inv));
  mux_tree_tapbuf_size2 mux_right_track_6(.in
       ({right_top_grid_bottom_width_0_height_0_subtile_3__pin_inpad_0_,
       chany_bottom_in[5]}), .sram (mux_tree_tapbuf_size2_0_sram),
       .sram_inv (mux_tree_tapbuf_size2_0_sram_inv), .out
       (chanx_right_out[3]));
  mux_tree_tapbuf_size2 mux_right_track_8(.in
       ({right_top_grid_bottom_width_0_height_0_subtile_4__pin_inpad_0_,
       chany_bottom_in[4]}), .sram (mux_tree_tapbuf_size2_1_sram),
       .sram_inv (mux_tree_tapbuf_size2_1_sram_inv), .out
       (chanx_right_out[4]));
  mux_tree_tapbuf_size2 mux_right_track_10(.in
       ({right_top_grid_bottom_width_0_height_0_subtile_5__pin_inpad_0_,
       chany_bottom_in[3]}), .sram (mux_tree_tapbuf_size2_2_sram),
       .sram_inv (mux_tree_tapbuf_size2_2_sram_inv), .out
       (chanx_right_out[5]));
  mux_tree_tapbuf_size2 mux_right_track_12(.in
       ({right_top_grid_bottom_width_0_height_0_subtile_6__pin_inpad_0_,
       chany_bottom_in[2]}), .sram (mux_tree_tapbuf_size2_3_sram),
       .sram_inv (mux_tree_tapbuf_size2_3_sram_inv), .out
       (chanx_right_out[6]));
  mux_tree_tapbuf_size2 mux_right_track_14(.in
       ({right_top_grid_bottom_width_0_height_0_subtile_7__pin_inpad_0_,
       chany_bottom_in[1]}), .sram (mux_tree_tapbuf_size2_4_sram),
       .sram_inv (mux_tree_tapbuf_size2_4_sram_inv), .out
       (chanx_right_out[7]));
  mux_tree_tapbuf_size2 mux_right_track_16(.in
       ({right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_0_,
       chany_bottom_in[0]}), .sram (mux_tree_tapbuf_size2_5_sram),
       .sram_inv (mux_tree_tapbuf_size2_5_sram_inv), .out
       (chanx_right_out[8]));
  mux_tree_tapbuf_size2 mux_right_track_18(.in
       ({right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_4_,
       chany_bottom_in[9]}), .sram (mux_tree_tapbuf_size2_6_sram),
       .sram_inv (mux_tree_tapbuf_size2_6_sram_inv), .out
       (chanx_right_out[9]));
  mux_tree_tapbuf_size2 mux_bottom_track_7(.in ({chanx_right_in[5],
       bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_15_}),
       .sram (mux_tree_tapbuf_size2_7_sram), .sram_inv
       (mux_tree_tapbuf_size2_7_sram_inv), .out (chany_bottom_out[3]));
  mux_tree_tapbuf_size2 mux_bottom_track_9(.in ({chanx_right_in[4],
       bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_19_}),
       .sram (mux_tree_tapbuf_size2_8_sram), .sram_inv
       (mux_tree_tapbuf_size2_8_sram_inv), .out (chany_bottom_out[4]));
  mux_tree_tapbuf_size2 mux_bottom_track_11(.in ({chanx_right_in[3],
       bottom_left_grid_right_width_0_height_0_subtile_0__pin_inpad_0_}),
       .sram (mux_tree_tapbuf_size2_9_sram), .sram_inv
       (mux_tree_tapbuf_size2_9_sram_inv), .out (chany_bottom_out[5]));
  mux_tree_tapbuf_size2 mux_bottom_track_13(.in ({chanx_right_in[2],
       bottom_left_grid_right_width_0_height_0_subtile_1__pin_inpad_0_}),
       .sram (mux_tree_tapbuf_size2_10_sram), .sram_inv
       (mux_tree_tapbuf_size2_10_sram_inv), .out (chany_bottom_out[6]));
  mux_tree_tapbuf_size2 mux_bottom_track_15(.in ({chanx_right_in[1],
       bottom_left_grid_right_width_0_height_0_subtile_2__pin_inpad_0_}),
       .sram (mux_tree_tapbuf_size2_11_sram), .sram_inv
       (mux_tree_tapbuf_size2_11_sram_inv), .out (chany_bottom_out[7]));
  mux_tree_tapbuf_size2 mux_bottom_track_17(.in ({chanx_right_in[0],
       bottom_left_grid_right_width_0_height_0_subtile_3__pin_inpad_0_}),
       .sram (mux_tree_tapbuf_size2_12_sram), .sram_inv
       (mux_tree_tapbuf_size2_12_sram_inv), .out (chany_bottom_out[8]));
  mux_tree_tapbuf_size2 mux_bottom_track_19(.in ({chanx_right_in[9],
       bottom_left_grid_right_width_0_height_0_subtile_4__pin_inpad_0_}),
       .sram (mux_tree_tapbuf_size2_13_sram), .sram_inv
       (mux_tree_tapbuf_size2_13_sram_inv), .out (chany_bottom_out[9]));
  mux_tree_tapbuf_size2_mem mem_right_track_6(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size3_mem_2_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size2_mem_0_ccff_tail), .mem_out
       (mux_tree_tapbuf_size2_0_sram), .mem_outb
       (mux_tree_tapbuf_size2_0_sram_inv));
  mux_tree_tapbuf_size2_mem mem_right_track_8(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size2_mem_0_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size2_mem_1_ccff_tail), .mem_out
       (mux_tree_tapbuf_size2_1_sram), .mem_outb
       (mux_tree_tapbuf_size2_1_sram_inv));
  mux_tree_tapbuf_size2_mem mem_right_track_10(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size2_mem_1_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size2_mem_2_ccff_tail), .mem_out
       (mux_tree_tapbuf_size2_2_sram), .mem_outb
       (mux_tree_tapbuf_size2_2_sram_inv));
  mux_tree_tapbuf_size2_mem mem_right_track_12(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size2_mem_2_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size2_mem_3_ccff_tail), .mem_out
       (mux_tree_tapbuf_size2_3_sram), .mem_outb
       (mux_tree_tapbuf_size2_3_sram_inv));
  mux_tree_tapbuf_size2_mem mem_right_track_14(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size2_mem_3_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size2_mem_4_ccff_tail), .mem_out
       (mux_tree_tapbuf_size2_4_sram), .mem_outb
       (mux_tree_tapbuf_size2_4_sram_inv));
  mux_tree_tapbuf_size2_mem mem_right_track_16(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size2_mem_4_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size2_mem_5_ccff_tail), .mem_out
       (mux_tree_tapbuf_size2_5_sram), .mem_outb
       (mux_tree_tapbuf_size2_5_sram_inv));
  mux_tree_tapbuf_size2_mem mem_right_track_18(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size2_mem_5_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size2_mem_6_ccff_tail), .mem_out
       (mux_tree_tapbuf_size2_6_sram), .mem_outb
       (mux_tree_tapbuf_size2_6_sram_inv));
  mux_tree_tapbuf_size2_mem mem_bottom_track_7(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size3_mem_5_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size2_mem_7_ccff_tail), .mem_out
       (mux_tree_tapbuf_size2_7_sram), .mem_outb
       (mux_tree_tapbuf_size2_7_sram_inv));
  mux_tree_tapbuf_size2_mem mem_bottom_track_9(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size2_mem_7_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size2_mem_8_ccff_tail), .mem_out
       (mux_tree_tapbuf_size2_8_sram), .mem_outb
       (mux_tree_tapbuf_size2_8_sram_inv));
  mux_tree_tapbuf_size2_mem mem_bottom_track_11(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size2_mem_8_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size2_mem_9_ccff_tail), .mem_out
       (mux_tree_tapbuf_size2_9_sram), .mem_outb
       (mux_tree_tapbuf_size2_9_sram_inv));
  mux_tree_tapbuf_size2_mem mem_bottom_track_13(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size2_mem_9_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size2_mem_10_ccff_tail), .mem_out
       (mux_tree_tapbuf_size2_10_sram), .mem_outb
       (mux_tree_tapbuf_size2_10_sram_inv));
  mux_tree_tapbuf_size2_mem mem_bottom_track_15(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size2_mem_10_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size2_mem_11_ccff_tail), .mem_out
       (mux_tree_tapbuf_size2_11_sram), .mem_outb
       (mux_tree_tapbuf_size2_11_sram_inv));
  mux_tree_tapbuf_size2_mem mem_bottom_track_17(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size2_mem_11_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size2_mem_12_ccff_tail), .mem_out
       (mux_tree_tapbuf_size2_12_sram), .mem_outb
       (mux_tree_tapbuf_size2_12_sram_inv));
  mux_tree_tapbuf_size2_mem mem_bottom_track_19(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size2_mem_12_ccff_tail), .ccff_tail
       (ccff_tail), .mem_out (mux_tree_tapbuf_size2_13_sram), .mem_outb
       (mux_tree_tapbuf_size2_13_sram_inv));
endmodule

module sb_1__0_(pReset, prog_clk, chany_top_in,
     top_left_grid_right_width_0_height_0_subtile_0__pin_O_1_,
     top_left_grid_right_width_0_height_0_subtile_0__pin_O_5_,
     top_left_grid_right_width_0_height_0_subtile_0__pin_O_9_,
     top_left_grid_right_width_0_height_0_subtile_0__pin_O_13_,
     top_left_grid_right_width_0_height_0_subtile_0__pin_O_17_,
     top_right_grid_left_width_0_height_0_subtile_0__pin_inpad_0_,
     top_right_grid_left_width_0_height_0_subtile_1__pin_inpad_0_,
     top_right_grid_left_width_0_height_0_subtile_2__pin_inpad_0_,
     top_right_grid_left_width_0_height_0_subtile_3__pin_inpad_0_,
     top_right_grid_left_width_0_height_0_subtile_4__pin_inpad_0_,
     top_right_grid_left_width_0_height_0_subtile_5__pin_inpad_0_,
     top_right_grid_left_width_0_height_0_subtile_6__pin_inpad_0_,
     top_right_grid_left_width_0_height_0_subtile_7__pin_inpad_0_,
     chanx_left_in,
     left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_2_,
     left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_6_,
     left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_10_,
     left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_14_,
     left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_18_,
     left_bottom_grid_top_width_0_height_0_subtile_0__pin_inpad_0_,
     left_bottom_grid_top_width_0_height_0_subtile_1__pin_inpad_0_,
     left_bottom_grid_top_width_0_height_0_subtile_2__pin_inpad_0_,
     left_bottom_grid_top_width_0_height_0_subtile_3__pin_inpad_0_,
     left_bottom_grid_top_width_0_height_0_subtile_4__pin_inpad_0_,
     left_bottom_grid_top_width_0_height_0_subtile_5__pin_inpad_0_,
     left_bottom_grid_top_width_0_height_0_subtile_6__pin_inpad_0_,
     left_bottom_grid_top_width_0_height_0_subtile_7__pin_inpad_0_,
     ccff_head, chany_top_out, chanx_left_out, ccff_tail);
  input [0:0] pReset, prog_clk,
       top_left_grid_right_width_0_height_0_subtile_0__pin_O_1_,
       top_left_grid_right_width_0_height_0_subtile_0__pin_O_5_,
       top_left_grid_right_width_0_height_0_subtile_0__pin_O_9_,
       top_left_grid_right_width_0_height_0_subtile_0__pin_O_13_,
       top_left_grid_right_width_0_height_0_subtile_0__pin_O_17_,
       top_right_grid_left_width_0_height_0_subtile_0__pin_inpad_0_,
       top_right_grid_left_width_0_height_0_subtile_1__pin_inpad_0_,
       top_right_grid_left_width_0_height_0_subtile_2__pin_inpad_0_,
       top_right_grid_left_width_0_height_0_subtile_3__pin_inpad_0_,
       top_right_grid_left_width_0_height_0_subtile_4__pin_inpad_0_,
       top_right_grid_left_width_0_height_0_subtile_5__pin_inpad_0_,
       top_right_grid_left_width_0_height_0_subtile_6__pin_inpad_0_,
       top_right_grid_left_width_0_height_0_subtile_7__pin_inpad_0_,
       left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_2_,
       left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_6_,
       left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_10_,
       left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_14_,
       left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_18_,
       left_bottom_grid_top_width_0_height_0_subtile_0__pin_inpad_0_,
       left_bottom_grid_top_width_0_height_0_subtile_1__pin_inpad_0_,
       left_bottom_grid_top_width_0_height_0_subtile_2__pin_inpad_0_,
       left_bottom_grid_top_width_0_height_0_subtile_3__pin_inpad_0_,
       left_bottom_grid_top_width_0_height_0_subtile_4__pin_inpad_0_,
       left_bottom_grid_top_width_0_height_0_subtile_5__pin_inpad_0_,
       left_bottom_grid_top_width_0_height_0_subtile_6__pin_inpad_0_,
       left_bottom_grid_top_width_0_height_0_subtile_7__pin_inpad_0_,
       ccff_head;
  input [0:9] chany_top_in, chanx_left_in;
  output [0:9] chany_top_out, chanx_left_out;
  output [0:0] ccff_tail;
  wire [0:0] pReset, prog_clk,
       top_left_grid_right_width_0_height_0_subtile_0__pin_O_1_,
       top_left_grid_right_width_0_height_0_subtile_0__pin_O_5_,
       top_left_grid_right_width_0_height_0_subtile_0__pin_O_9_,
       top_left_grid_right_width_0_height_0_subtile_0__pin_O_13_,
       top_left_grid_right_width_0_height_0_subtile_0__pin_O_17_,
       top_right_grid_left_width_0_height_0_subtile_0__pin_inpad_0_,
       top_right_grid_left_width_0_height_0_subtile_1__pin_inpad_0_,
       top_right_grid_left_width_0_height_0_subtile_2__pin_inpad_0_,
       top_right_grid_left_width_0_height_0_subtile_3__pin_inpad_0_,
       top_right_grid_left_width_0_height_0_subtile_4__pin_inpad_0_,
       top_right_grid_left_width_0_height_0_subtile_5__pin_inpad_0_,
       top_right_grid_left_width_0_height_0_subtile_6__pin_inpad_0_,
       top_right_grid_left_width_0_height_0_subtile_7__pin_inpad_0_,
       left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_2_,
       left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_6_,
       left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_10_,
       left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_14_,
       left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_18_,
       left_bottom_grid_top_width_0_height_0_subtile_0__pin_inpad_0_,
       left_bottom_grid_top_width_0_height_0_subtile_1__pin_inpad_0_,
       left_bottom_grid_top_width_0_height_0_subtile_2__pin_inpad_0_,
       left_bottom_grid_top_width_0_height_0_subtile_3__pin_inpad_0_,
       left_bottom_grid_top_width_0_height_0_subtile_4__pin_inpad_0_,
       left_bottom_grid_top_width_0_height_0_subtile_5__pin_inpad_0_,
       left_bottom_grid_top_width_0_height_0_subtile_6__pin_inpad_0_,
       left_bottom_grid_top_width_0_height_0_subtile_7__pin_inpad_0_,
       ccff_head;
  wire [0:9] chany_top_in, chanx_left_in;
  wire [0:9] chany_top_out, chanx_left_out;
  wire [0:0] ccff_tail;
  wire [0:1] mux_tree_tapbuf_size3_0_sram;
  wire [0:1] mux_tree_tapbuf_size3_0_sram_inv;
  wire [0:1] mux_tree_tapbuf_size3_1_sram;
  wire [0:1] mux_tree_tapbuf_size3_1_sram_inv;
  wire [0:1] mux_tree_tapbuf_size3_2_sram;
  wire [0:1] mux_tree_tapbuf_size3_2_sram_inv;
  wire [0:1] mux_tree_tapbuf_size3_3_sram;
  wire [0:1] mux_tree_tapbuf_size3_3_sram_inv;
  wire [0:1] mux_tree_tapbuf_size3_4_sram;
  wire [0:1] mux_tree_tapbuf_size3_4_sram_inv;
  wire [0:1] mux_tree_tapbuf_size3_5_sram;
  wire [0:1] mux_tree_tapbuf_size3_5_sram_inv;
  wire [0:0] mux_tree_tapbuf_size3_mem_0_ccff_tail;
  wire [0:0] mux_tree_tapbuf_size3_mem_1_ccff_tail;
  wire [0:0] mux_tree_tapbuf_size3_mem_2_ccff_tail;
  wire [0:0] mux_tree_tapbuf_size2_mem_6_ccff_tail;
  wire [0:0] mux_tree_tapbuf_size3_mem_3_ccff_tail;
  wire [0:0] mux_tree_tapbuf_size3_mem_4_ccff_tail;
  wire [0:0] mux_tree_tapbuf_size3_mem_5_ccff_tail;
  wire [0:1] mux_tree_tapbuf_size2_0_sram;
  wire [0:1] mux_tree_tapbuf_size2_0_sram_inv;
  wire [0:1] mux_tree_tapbuf_size2_1_sram;
  wire [0:1] mux_tree_tapbuf_size2_1_sram_inv;
  wire [0:1] mux_tree_tapbuf_size2_2_sram;
  wire [0:1] mux_tree_tapbuf_size2_2_sram_inv;
  wire [0:1] mux_tree_tapbuf_size2_3_sram;
  wire [0:1] mux_tree_tapbuf_size2_3_sram_inv;
  wire [0:1] mux_tree_tapbuf_size2_4_sram;
  wire [0:1] mux_tree_tapbuf_size2_4_sram_inv;
  wire [0:1] mux_tree_tapbuf_size2_5_sram;
  wire [0:1] mux_tree_tapbuf_size2_5_sram_inv;
  wire [0:1] mux_tree_tapbuf_size2_6_sram;
  wire [0:1] mux_tree_tapbuf_size2_6_sram_inv;
  wire [0:1] mux_tree_tapbuf_size2_7_sram;
  wire [0:1] mux_tree_tapbuf_size2_7_sram_inv;
  wire [0:1] mux_tree_tapbuf_size2_8_sram;
  wire [0:1] mux_tree_tapbuf_size2_8_sram_inv;
  wire [0:1] mux_tree_tapbuf_size2_9_sram;
  wire [0:1] mux_tree_tapbuf_size2_9_sram_inv;
  wire [0:1] mux_tree_tapbuf_size2_10_sram;
  wire [0:1] mux_tree_tapbuf_size2_10_sram_inv;
  wire [0:1] mux_tree_tapbuf_size2_11_sram;
  wire [0:1] mux_tree_tapbuf_size2_11_sram_inv;
  wire [0:1] mux_tree_tapbuf_size2_12_sram;
  wire [0:1] mux_tree_tapbuf_size2_12_sram_inv;
  wire [0:1] mux_tree_tapbuf_size2_13_sram;
  wire [0:1] mux_tree_tapbuf_size2_13_sram_inv;
  wire [0:0] mux_tree_tapbuf_size2_mem_0_ccff_tail;
  wire [0:0] mux_tree_tapbuf_size2_mem_1_ccff_tail;
  wire [0:0] mux_tree_tapbuf_size2_mem_2_ccff_tail;
  wire [0:0] mux_tree_tapbuf_size2_mem_3_ccff_tail;
  wire [0:0] mux_tree_tapbuf_size2_mem_4_ccff_tail;
  wire [0:0] mux_tree_tapbuf_size2_mem_5_ccff_tail;
  wire [0:0] mux_tree_tapbuf_size2_mem_7_ccff_tail;
  wire [0:0] mux_tree_tapbuf_size2_mem_8_ccff_tail;
  wire [0:0] mux_tree_tapbuf_size2_mem_9_ccff_tail;
  wire [0:0] mux_tree_tapbuf_size2_mem_10_ccff_tail;
  wire [0:0] mux_tree_tapbuf_size2_mem_11_ccff_tail;
  wire [0:0] mux_tree_tapbuf_size2_mem_12_ccff_tail;
  mux_tree_tapbuf_size3 mux_top_track_0(.in
       ({top_left_grid_right_width_0_height_0_subtile_0__pin_O_1_,
       top_right_grid_left_width_0_height_0_subtile_5__pin_inpad_0_,
       chanx_left_in[0]}), .sram (mux_tree_tapbuf_size3_0_sram),
       .sram_inv (mux_tree_tapbuf_size3_0_sram_inv), .out
       (chany_top_out[0]));
  mux_tree_tapbuf_size3 mux_top_track_2(.in
       ({top_left_grid_right_width_0_height_0_subtile_0__pin_O_5_,
       top_right_grid_left_width_0_height_0_subtile_6__pin_inpad_0_,
       chanx_left_in[9]}), .sram (mux_tree_tapbuf_size3_1_sram),
       .sram_inv (mux_tree_tapbuf_size3_1_sram_inv), .out
       (chany_top_out[1]));
  mux_tree_tapbuf_size3 mux_top_track_4(.in
       ({top_left_grid_right_width_0_height_0_subtile_0__pin_O_9_,
       top_right_grid_left_width_0_height_0_subtile_7__pin_inpad_0_,
       chanx_left_in[8]}), .sram (mux_tree_tapbuf_size3_2_sram),
       .sram_inv (mux_tree_tapbuf_size3_2_sram_inv), .out
       (chany_top_out[2]));
  mux_tree_tapbuf_size3 mux_left_track_1(.in ({chany_top_in[0],
       left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_2_,
       left_bottom_grid_top_width_0_height_0_subtile_5__pin_inpad_0_}),
       .sram (mux_tree_tapbuf_size3_3_sram), .sram_inv
       (mux_tree_tapbuf_size3_3_sram_inv), .out (chanx_left_out[0]));
  mux_tree_tapbuf_size3 mux_left_track_3(.in ({chany_top_in[9],
       left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_6_,
       left_bottom_grid_top_width_0_height_0_subtile_6__pin_inpad_0_}),
       .sram (mux_tree_tapbuf_size3_4_sram), .sram_inv
       (mux_tree_tapbuf_size3_4_sram_inv), .out (chanx_left_out[1]));
  mux_tree_tapbuf_size3 mux_left_track_5(.in ({chany_top_in[8],
       left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_10_,
       left_bottom_grid_top_width_0_height_0_subtile_7__pin_inpad_0_}),
       .sram (mux_tree_tapbuf_size3_5_sram), .sram_inv
       (mux_tree_tapbuf_size3_5_sram_inv), .out (chanx_left_out[2]));
  mux_tree_tapbuf_size3_mem mem_top_track_0(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (ccff_head), .ccff_tail
       (mux_tree_tapbuf_size3_mem_0_ccff_tail), .mem_out
       (mux_tree_tapbuf_size3_0_sram), .mem_outb
       (mux_tree_tapbuf_size3_0_sram_inv));
  mux_tree_tapbuf_size3_mem mem_top_track_2(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_tapbuf_size3_mem_0_ccff_tail),
       .ccff_tail (mux_tree_tapbuf_size3_mem_1_ccff_tail), .mem_out
       (mux_tree_tapbuf_size3_1_sram), .mem_outb
       (mux_tree_tapbuf_size3_1_sram_inv));
  mux_tree_tapbuf_size3_mem mem_top_track_4(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_tapbuf_size3_mem_1_ccff_tail),
       .ccff_tail (mux_tree_tapbuf_size3_mem_2_ccff_tail), .mem_out
       (mux_tree_tapbuf_size3_2_sram), .mem_outb
       (mux_tree_tapbuf_size3_2_sram_inv));
  mux_tree_tapbuf_size3_mem mem_left_track_1(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size2_mem_6_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size3_mem_3_ccff_tail), .mem_out
       (mux_tree_tapbuf_size3_3_sram), .mem_outb
       (mux_tree_tapbuf_size3_3_sram_inv));
  mux_tree_tapbuf_size3_mem mem_left_track_3(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size3_mem_3_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size3_mem_4_ccff_tail), .mem_out
       (mux_tree_tapbuf_size3_4_sram), .mem_outb
       (mux_tree_tapbuf_size3_4_sram_inv));
  mux_tree_tapbuf_size3_mem mem_left_track_5(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size3_mem_4_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size3_mem_5_ccff_tail), .mem_out
       (mux_tree_tapbuf_size3_5_sram), .mem_outb
       (mux_tree_tapbuf_size3_5_sram_inv));
  mux_tree_tapbuf_size2 mux_top_track_6(.in
       ({top_left_grid_right_width_0_height_0_subtile_0__pin_O_13_,
       chanx_left_in[7]}), .sram (mux_tree_tapbuf_size2_0_sram),
       .sram_inv (mux_tree_tapbuf_size2_0_sram_inv), .out
       (chany_top_out[3]));
  mux_tree_tapbuf_size2 mux_top_track_8(.in
       ({top_left_grid_right_width_0_height_0_subtile_0__pin_O_17_,
       chanx_left_in[6]}), .sram (mux_tree_tapbuf_size2_1_sram),
       .sram_inv (mux_tree_tapbuf_size2_1_sram_inv), .out
       (chany_top_out[4]));
  mux_tree_tapbuf_size2 mux_top_track_10(.in
       ({top_right_grid_left_width_0_height_0_subtile_0__pin_inpad_0_,
       chanx_left_in[5]}), .sram (mux_tree_tapbuf_size2_2_sram),
       .sram_inv (mux_tree_tapbuf_size2_2_sram_inv), .out
       (chany_top_out[5]));
  mux_tree_tapbuf_size2 mux_top_track_12(.in
       ({top_right_grid_left_width_0_height_0_subtile_1__pin_inpad_0_,
       chanx_left_in[4]}), .sram (mux_tree_tapbuf_size2_3_sram),
       .sram_inv (mux_tree_tapbuf_size2_3_sram_inv), .out
       (chany_top_out[6]));
  mux_tree_tapbuf_size2 mux_top_track_14(.in
       ({top_right_grid_left_width_0_height_0_subtile_2__pin_inpad_0_,
       chanx_left_in[3]}), .sram (mux_tree_tapbuf_size2_4_sram),
       .sram_inv (mux_tree_tapbuf_size2_4_sram_inv), .out
       (chany_top_out[7]));
  mux_tree_tapbuf_size2 mux_top_track_16(.in
       ({top_right_grid_left_width_0_height_0_subtile_3__pin_inpad_0_,
       chanx_left_in[2]}), .sram (mux_tree_tapbuf_size2_5_sram),
       .sram_inv (mux_tree_tapbuf_size2_5_sram_inv), .out
       (chany_top_out[8]));
  mux_tree_tapbuf_size2 mux_top_track_18(.in
       ({top_right_grid_left_width_0_height_0_subtile_4__pin_inpad_0_,
       chanx_left_in[1]}), .sram (mux_tree_tapbuf_size2_6_sram),
       .sram_inv (mux_tree_tapbuf_size2_6_sram_inv), .out
       (chany_top_out[9]));
  mux_tree_tapbuf_size2 mux_left_track_7(.in ({chany_top_in[7],
       left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_14_}),
       .sram (mux_tree_tapbuf_size2_7_sram), .sram_inv
       (mux_tree_tapbuf_size2_7_sram_inv), .out (chanx_left_out[3]));
  mux_tree_tapbuf_size2 mux_left_track_9(.in ({chany_top_in[6],
       left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_18_}),
       .sram (mux_tree_tapbuf_size2_8_sram), .sram_inv
       (mux_tree_tapbuf_size2_8_sram_inv), .out (chanx_left_out[4]));
  mux_tree_tapbuf_size2 mux_left_track_11(.in ({chany_top_in[5],
       left_bottom_grid_top_width_0_height_0_subtile_0__pin_inpad_0_}),
       .sram (mux_tree_tapbuf_size2_9_sram), .sram_inv
       (mux_tree_tapbuf_size2_9_sram_inv), .out (chanx_left_out[5]));
  mux_tree_tapbuf_size2 mux_left_track_13(.in ({chany_top_in[4],
       left_bottom_grid_top_width_0_height_0_subtile_1__pin_inpad_0_}),
       .sram (mux_tree_tapbuf_size2_10_sram), .sram_inv
       (mux_tree_tapbuf_size2_10_sram_inv), .out (chanx_left_out[6]));
  mux_tree_tapbuf_size2 mux_left_track_15(.in ({chany_top_in[3],
       left_bottom_grid_top_width_0_height_0_subtile_2__pin_inpad_0_}),
       .sram (mux_tree_tapbuf_size2_11_sram), .sram_inv
       (mux_tree_tapbuf_size2_11_sram_inv), .out (chanx_left_out[7]));
  mux_tree_tapbuf_size2 mux_left_track_17(.in ({chany_top_in[2],
       left_bottom_grid_top_width_0_height_0_subtile_3__pin_inpad_0_}),
       .sram (mux_tree_tapbuf_size2_12_sram), .sram_inv
       (mux_tree_tapbuf_size2_12_sram_inv), .out (chanx_left_out[8]));
  mux_tree_tapbuf_size2 mux_left_track_19(.in ({chany_top_in[1],
       left_bottom_grid_top_width_0_height_0_subtile_4__pin_inpad_0_}),
       .sram (mux_tree_tapbuf_size2_13_sram), .sram_inv
       (mux_tree_tapbuf_size2_13_sram_inv), .out (chanx_left_out[9]));
  mux_tree_tapbuf_size2_mem mem_top_track_6(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_tapbuf_size3_mem_2_ccff_tail),
       .ccff_tail (mux_tree_tapbuf_size2_mem_0_ccff_tail), .mem_out
       (mux_tree_tapbuf_size2_0_sram), .mem_outb
       (mux_tree_tapbuf_size2_0_sram_inv));
  mux_tree_tapbuf_size2_mem mem_top_track_8(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_tapbuf_size2_mem_0_ccff_tail),
       .ccff_tail (mux_tree_tapbuf_size2_mem_1_ccff_tail), .mem_out
       (mux_tree_tapbuf_size2_1_sram), .mem_outb
       (mux_tree_tapbuf_size2_1_sram_inv));
  mux_tree_tapbuf_size2_mem mem_top_track_10(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size2_mem_1_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size2_mem_2_ccff_tail), .mem_out
       (mux_tree_tapbuf_size2_2_sram), .mem_outb
       (mux_tree_tapbuf_size2_2_sram_inv));
  mux_tree_tapbuf_size2_mem mem_top_track_12(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size2_mem_2_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size2_mem_3_ccff_tail), .mem_out
       (mux_tree_tapbuf_size2_3_sram), .mem_outb
       (mux_tree_tapbuf_size2_3_sram_inv));
  mux_tree_tapbuf_size2_mem mem_top_track_14(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size2_mem_3_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size2_mem_4_ccff_tail), .mem_out
       (mux_tree_tapbuf_size2_4_sram), .mem_outb
       (mux_tree_tapbuf_size2_4_sram_inv));
  mux_tree_tapbuf_size2_mem mem_top_track_16(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size2_mem_4_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size2_mem_5_ccff_tail), .mem_out
       (mux_tree_tapbuf_size2_5_sram), .mem_outb
       (mux_tree_tapbuf_size2_5_sram_inv));
  mux_tree_tapbuf_size2_mem mem_top_track_18(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size2_mem_5_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size2_mem_6_ccff_tail), .mem_out
       (mux_tree_tapbuf_size2_6_sram), .mem_outb
       (mux_tree_tapbuf_size2_6_sram_inv));
  mux_tree_tapbuf_size2_mem mem_left_track_7(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size3_mem_5_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size2_mem_7_ccff_tail), .mem_out
       (mux_tree_tapbuf_size2_7_sram), .mem_outb
       (mux_tree_tapbuf_size2_7_sram_inv));
  mux_tree_tapbuf_size2_mem mem_left_track_9(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size2_mem_7_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size2_mem_8_ccff_tail), .mem_out
       (mux_tree_tapbuf_size2_8_sram), .mem_outb
       (mux_tree_tapbuf_size2_8_sram_inv));
  mux_tree_tapbuf_size2_mem mem_left_track_11(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size2_mem_8_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size2_mem_9_ccff_tail), .mem_out
       (mux_tree_tapbuf_size2_9_sram), .mem_outb
       (mux_tree_tapbuf_size2_9_sram_inv));
  mux_tree_tapbuf_size2_mem mem_left_track_13(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size2_mem_9_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size2_mem_10_ccff_tail), .mem_out
       (mux_tree_tapbuf_size2_10_sram), .mem_outb
       (mux_tree_tapbuf_size2_10_sram_inv));
  mux_tree_tapbuf_size2_mem mem_left_track_15(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size2_mem_10_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size2_mem_11_ccff_tail), .mem_out
       (mux_tree_tapbuf_size2_11_sram), .mem_outb
       (mux_tree_tapbuf_size2_11_sram_inv));
  mux_tree_tapbuf_size2_mem mem_left_track_17(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size2_mem_11_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size2_mem_12_ccff_tail), .mem_out
       (mux_tree_tapbuf_size2_12_sram), .mem_outb
       (mux_tree_tapbuf_size2_12_sram_inv));
  mux_tree_tapbuf_size2_mem mem_left_track_19(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size2_mem_12_ccff_tail), .ccff_tail
       (ccff_tail), .mem_out (mux_tree_tapbuf_size2_13_sram), .mem_outb
       (mux_tree_tapbuf_size2_13_sram_inv));
endmodule

module sb_1__1_(pReset, prog_clk, chany_bottom_in,
     bottom_right_grid_left_width_0_height_0_subtile_0__pin_inpad_0_,
     bottom_right_grid_left_width_0_height_0_subtile_1__pin_inpad_0_,
     bottom_right_grid_left_width_0_height_0_subtile_2__pin_inpad_0_,
     bottom_right_grid_left_width_0_height_0_subtile_3__pin_inpad_0_,
     bottom_right_grid_left_width_0_height_0_subtile_4__pin_inpad_0_,
     bottom_right_grid_left_width_0_height_0_subtile_5__pin_inpad_0_,
     bottom_right_grid_left_width_0_height_0_subtile_6__pin_inpad_0_,
     bottom_right_grid_left_width_0_height_0_subtile_7__pin_inpad_0_,
     bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_1_,
     bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_5_,
     bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_9_,
     bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_13_,
     bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_17_,
     chanx_left_in,
     left_top_grid_bottom_width_0_height_0_subtile_0__pin_inpad_0_,
     left_top_grid_bottom_width_0_height_0_subtile_1__pin_inpad_0_,
     left_top_grid_bottom_width_0_height_0_subtile_2__pin_inpad_0_,
     left_top_grid_bottom_width_0_height_0_subtile_3__pin_inpad_0_,
     left_top_grid_bottom_width_0_height_0_subtile_4__pin_inpad_0_,
     left_top_grid_bottom_width_0_height_0_subtile_5__pin_inpad_0_,
     left_top_grid_bottom_width_0_height_0_subtile_6__pin_inpad_0_,
     left_top_grid_bottom_width_0_height_0_subtile_7__pin_inpad_0_,
     left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_0_,
     left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_4_,
     left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_8_,
     left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_12_,
     left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_16_,
     ccff_head, chany_bottom_out, chanx_left_out, ccff_tail);
  input [0:0] pReset, prog_clk,
       bottom_right_grid_left_width_0_height_0_subtile_0__pin_inpad_0_,
       bottom_right_grid_left_width_0_height_0_subtile_1__pin_inpad_0_,
       bottom_right_grid_left_width_0_height_0_subtile_2__pin_inpad_0_,
       bottom_right_grid_left_width_0_height_0_subtile_3__pin_inpad_0_,
       bottom_right_grid_left_width_0_height_0_subtile_4__pin_inpad_0_,
       bottom_right_grid_left_width_0_height_0_subtile_5__pin_inpad_0_,
       bottom_right_grid_left_width_0_height_0_subtile_6__pin_inpad_0_,
       bottom_right_grid_left_width_0_height_0_subtile_7__pin_inpad_0_,
       bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_1_,
       bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_5_,
       bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_9_,
       bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_13_,
       bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_17_,
       left_top_grid_bottom_width_0_height_0_subtile_0__pin_inpad_0_,
       left_top_grid_bottom_width_0_height_0_subtile_1__pin_inpad_0_,
       left_top_grid_bottom_width_0_height_0_subtile_2__pin_inpad_0_,
       left_top_grid_bottom_width_0_height_0_subtile_3__pin_inpad_0_,
       left_top_grid_bottom_width_0_height_0_subtile_4__pin_inpad_0_,
       left_top_grid_bottom_width_0_height_0_subtile_5__pin_inpad_0_,
       left_top_grid_bottom_width_0_height_0_subtile_6__pin_inpad_0_,
       left_top_grid_bottom_width_0_height_0_subtile_7__pin_inpad_0_,
       left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_0_,
       left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_4_,
       left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_8_,
       left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_12_,
       left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_16_,
       ccff_head;
  input [0:9] chany_bottom_in, chanx_left_in;
  output [0:9] chany_bottom_out, chanx_left_out;
  output [0:0] ccff_tail;
  wire [0:0] pReset, prog_clk,
       bottom_right_grid_left_width_0_height_0_subtile_0__pin_inpad_0_,
       bottom_right_grid_left_width_0_height_0_subtile_1__pin_inpad_0_,
       bottom_right_grid_left_width_0_height_0_subtile_2__pin_inpad_0_,
       bottom_right_grid_left_width_0_height_0_subtile_3__pin_inpad_0_,
       bottom_right_grid_left_width_0_height_0_subtile_4__pin_inpad_0_,
       bottom_right_grid_left_width_0_height_0_subtile_5__pin_inpad_0_,
       bottom_right_grid_left_width_0_height_0_subtile_6__pin_inpad_0_,
       bottom_right_grid_left_width_0_height_0_subtile_7__pin_inpad_0_,
       bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_1_,
       bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_5_,
       bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_9_,
       bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_13_,
       bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_17_,
       left_top_grid_bottom_width_0_height_0_subtile_0__pin_inpad_0_,
       left_top_grid_bottom_width_0_height_0_subtile_1__pin_inpad_0_,
       left_top_grid_bottom_width_0_height_0_subtile_2__pin_inpad_0_,
       left_top_grid_bottom_width_0_height_0_subtile_3__pin_inpad_0_,
       left_top_grid_bottom_width_0_height_0_subtile_4__pin_inpad_0_,
       left_top_grid_bottom_width_0_height_0_subtile_5__pin_inpad_0_,
       left_top_grid_bottom_width_0_height_0_subtile_6__pin_inpad_0_,
       left_top_grid_bottom_width_0_height_0_subtile_7__pin_inpad_0_,
       left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_0_,
       left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_4_,
       left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_8_,
       left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_12_,
       left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_16_,
       ccff_head;
  wire [0:9] chany_bottom_in, chanx_left_in;
  wire [0:9] chany_bottom_out, chanx_left_out;
  wire [0:0] ccff_tail;
  wire [0:1] mux_tree_tapbuf_size3_0_sram;
  wire [0:1] mux_tree_tapbuf_size3_0_sram_inv;
  wire [0:1] mux_tree_tapbuf_size3_1_sram;
  wire [0:1] mux_tree_tapbuf_size3_1_sram_inv;
  wire [0:1] mux_tree_tapbuf_size3_2_sram;
  wire [0:1] mux_tree_tapbuf_size3_2_sram_inv;
  wire [0:1] mux_tree_tapbuf_size3_3_sram;
  wire [0:1] mux_tree_tapbuf_size3_3_sram_inv;
  wire [0:1] mux_tree_tapbuf_size3_4_sram;
  wire [0:1] mux_tree_tapbuf_size3_4_sram_inv;
  wire [0:1] mux_tree_tapbuf_size3_5_sram;
  wire [0:1] mux_tree_tapbuf_size3_5_sram_inv;
  wire [0:0] mux_tree_tapbuf_size3_mem_0_ccff_tail;
  wire [0:0] mux_tree_tapbuf_size3_mem_1_ccff_tail;
  wire [0:0] mux_tree_tapbuf_size3_mem_2_ccff_tail;
  wire [0:0] mux_tree_tapbuf_size2_mem_6_ccff_tail;
  wire [0:0] mux_tree_tapbuf_size3_mem_3_ccff_tail;
  wire [0:0] mux_tree_tapbuf_size3_mem_4_ccff_tail;
  wire [0:0] mux_tree_tapbuf_size3_mem_5_ccff_tail;
  wire [0:1] mux_tree_tapbuf_size2_0_sram;
  wire [0:1] mux_tree_tapbuf_size2_0_sram_inv;
  wire [0:1] mux_tree_tapbuf_size2_1_sram;
  wire [0:1] mux_tree_tapbuf_size2_1_sram_inv;
  wire [0:1] mux_tree_tapbuf_size2_2_sram;
  wire [0:1] mux_tree_tapbuf_size2_2_sram_inv;
  wire [0:1] mux_tree_tapbuf_size2_3_sram;
  wire [0:1] mux_tree_tapbuf_size2_3_sram_inv;
  wire [0:1] mux_tree_tapbuf_size2_4_sram;
  wire [0:1] mux_tree_tapbuf_size2_4_sram_inv;
  wire [0:1] mux_tree_tapbuf_size2_5_sram;
  wire [0:1] mux_tree_tapbuf_size2_5_sram_inv;
  wire [0:1] mux_tree_tapbuf_size2_6_sram;
  wire [0:1] mux_tree_tapbuf_size2_6_sram_inv;
  wire [0:1] mux_tree_tapbuf_size2_7_sram;
  wire [0:1] mux_tree_tapbuf_size2_7_sram_inv;
  wire [0:1] mux_tree_tapbuf_size2_8_sram;
  wire [0:1] mux_tree_tapbuf_size2_8_sram_inv;
  wire [0:1] mux_tree_tapbuf_size2_9_sram;
  wire [0:1] mux_tree_tapbuf_size2_9_sram_inv;
  wire [0:1] mux_tree_tapbuf_size2_10_sram;
  wire [0:1] mux_tree_tapbuf_size2_10_sram_inv;
  wire [0:1] mux_tree_tapbuf_size2_11_sram;
  wire [0:1] mux_tree_tapbuf_size2_11_sram_inv;
  wire [0:1] mux_tree_tapbuf_size2_12_sram;
  wire [0:1] mux_tree_tapbuf_size2_12_sram_inv;
  wire [0:1] mux_tree_tapbuf_size2_13_sram;
  wire [0:1] mux_tree_tapbuf_size2_13_sram_inv;
  wire [0:0] mux_tree_tapbuf_size2_mem_0_ccff_tail;
  wire [0:0] mux_tree_tapbuf_size2_mem_1_ccff_tail;
  wire [0:0] mux_tree_tapbuf_size2_mem_2_ccff_tail;
  wire [0:0] mux_tree_tapbuf_size2_mem_3_ccff_tail;
  wire [0:0] mux_tree_tapbuf_size2_mem_4_ccff_tail;
  wire [0:0] mux_tree_tapbuf_size2_mem_5_ccff_tail;
  wire [0:0] mux_tree_tapbuf_size2_mem_7_ccff_tail;
  wire [0:0] mux_tree_tapbuf_size2_mem_8_ccff_tail;
  wire [0:0] mux_tree_tapbuf_size2_mem_9_ccff_tail;
  wire [0:0] mux_tree_tapbuf_size2_mem_10_ccff_tail;
  wire [0:0] mux_tree_tapbuf_size2_mem_11_ccff_tail;
  wire [0:0] mux_tree_tapbuf_size2_mem_12_ccff_tail;
  mux_tree_tapbuf_size3 mux_bottom_track_1(.in
       ({bottom_right_grid_left_width_0_height_0_subtile_0__pin_inpad_0_,
       bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_9_,
       chanx_left_in[1]}), .sram (mux_tree_tapbuf_size3_0_sram),
       .sram_inv (mux_tree_tapbuf_size3_0_sram_inv), .out
       (chany_bottom_out[0]));
  mux_tree_tapbuf_size3 mux_bottom_track_3(.in
       ({bottom_right_grid_left_width_0_height_0_subtile_1__pin_inpad_0_,
       bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_13_,
       chanx_left_in[2]}), .sram (mux_tree_tapbuf_size3_1_sram),
       .sram_inv (mux_tree_tapbuf_size3_1_sram_inv), .out
       (chany_bottom_out[1]));
  mux_tree_tapbuf_size3 mux_bottom_track_5(.in
       ({bottom_right_grid_left_width_0_height_0_subtile_2__pin_inpad_0_,
       bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_17_,
       chanx_left_in[3]}), .sram (mux_tree_tapbuf_size3_2_sram),
       .sram_inv (mux_tree_tapbuf_size3_2_sram_inv), .out
       (chany_bottom_out[2]));
  mux_tree_tapbuf_size3 mux_left_track_1(.in ({chany_bottom_in[9],
       left_top_grid_bottom_width_0_height_0_subtile_0__pin_inpad_0_,
       left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_8_}),
       .sram (mux_tree_tapbuf_size3_3_sram), .sram_inv
       (mux_tree_tapbuf_size3_3_sram_inv), .out (chanx_left_out[0]));
  mux_tree_tapbuf_size3 mux_left_track_3(.in ({chany_bottom_in[0],
       left_top_grid_bottom_width_0_height_0_subtile_1__pin_inpad_0_,
       left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_12_}),
       .sram (mux_tree_tapbuf_size3_4_sram), .sram_inv
       (mux_tree_tapbuf_size3_4_sram_inv), .out (chanx_left_out[1]));
  mux_tree_tapbuf_size3 mux_left_track_5(.in ({chany_bottom_in[1],
       left_top_grid_bottom_width_0_height_0_subtile_2__pin_inpad_0_,
       left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_16_}),
       .sram (mux_tree_tapbuf_size3_5_sram), .sram_inv
       (mux_tree_tapbuf_size3_5_sram_inv), .out (chanx_left_out[2]));
  mux_tree_tapbuf_size3_mem mem_bottom_track_1(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head (ccff_head), .ccff_tail
       (mux_tree_tapbuf_size3_mem_0_ccff_tail), .mem_out
       (mux_tree_tapbuf_size3_0_sram), .mem_outb
       (mux_tree_tapbuf_size3_0_sram_inv));
  mux_tree_tapbuf_size3_mem mem_bottom_track_3(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size3_mem_0_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size3_mem_1_ccff_tail), .mem_out
       (mux_tree_tapbuf_size3_1_sram), .mem_outb
       (mux_tree_tapbuf_size3_1_sram_inv));
  mux_tree_tapbuf_size3_mem mem_bottom_track_5(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size3_mem_1_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size3_mem_2_ccff_tail), .mem_out
       (mux_tree_tapbuf_size3_2_sram), .mem_outb
       (mux_tree_tapbuf_size3_2_sram_inv));
  mux_tree_tapbuf_size3_mem mem_left_track_1(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size2_mem_6_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size3_mem_3_ccff_tail), .mem_out
       (mux_tree_tapbuf_size3_3_sram), .mem_outb
       (mux_tree_tapbuf_size3_3_sram_inv));
  mux_tree_tapbuf_size3_mem mem_left_track_3(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size3_mem_3_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size3_mem_4_ccff_tail), .mem_out
       (mux_tree_tapbuf_size3_4_sram), .mem_outb
       (mux_tree_tapbuf_size3_4_sram_inv));
  mux_tree_tapbuf_size3_mem mem_left_track_5(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size3_mem_4_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size3_mem_5_ccff_tail), .mem_out
       (mux_tree_tapbuf_size3_5_sram), .mem_outb
       (mux_tree_tapbuf_size3_5_sram_inv));
  mux_tree_tapbuf_size2 mux_bottom_track_7(.in
       ({bottom_right_grid_left_width_0_height_0_subtile_3__pin_inpad_0_,
       chanx_left_in[4]}), .sram (mux_tree_tapbuf_size2_0_sram),
       .sram_inv (mux_tree_tapbuf_size2_0_sram_inv), .out
       (chany_bottom_out[3]));
  mux_tree_tapbuf_size2 mux_bottom_track_9(.in
       ({bottom_right_grid_left_width_0_height_0_subtile_4__pin_inpad_0_,
       chanx_left_in[5]}), .sram (mux_tree_tapbuf_size2_1_sram),
       .sram_inv (mux_tree_tapbuf_size2_1_sram_inv), .out
       (chany_bottom_out[4]));
  mux_tree_tapbuf_size2 mux_bottom_track_11(.in
       ({bottom_right_grid_left_width_0_height_0_subtile_5__pin_inpad_0_,
       chanx_left_in[6]}), .sram (mux_tree_tapbuf_size2_2_sram),
       .sram_inv (mux_tree_tapbuf_size2_2_sram_inv), .out
       (chany_bottom_out[5]));
  mux_tree_tapbuf_size2 mux_bottom_track_13(.in
       ({bottom_right_grid_left_width_0_height_0_subtile_6__pin_inpad_0_,
       chanx_left_in[7]}), .sram (mux_tree_tapbuf_size2_3_sram),
       .sram_inv (mux_tree_tapbuf_size2_3_sram_inv), .out
       (chany_bottom_out[6]));
  mux_tree_tapbuf_size2 mux_bottom_track_15(.in
       ({bottom_right_grid_left_width_0_height_0_subtile_7__pin_inpad_0_,
       chanx_left_in[8]}), .sram (mux_tree_tapbuf_size2_4_sram),
       .sram_inv (mux_tree_tapbuf_size2_4_sram_inv), .out
       (chany_bottom_out[7]));
  mux_tree_tapbuf_size2 mux_bottom_track_17(.in
       ({bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_1_,
       chanx_left_in[9]}), .sram (mux_tree_tapbuf_size2_5_sram),
       .sram_inv (mux_tree_tapbuf_size2_5_sram_inv), .out
       (chany_bottom_out[8]));
  mux_tree_tapbuf_size2 mux_bottom_track_19(.in
       ({bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_5_,
       chanx_left_in[0]}), .sram (mux_tree_tapbuf_size2_6_sram),
       .sram_inv (mux_tree_tapbuf_size2_6_sram_inv), .out
       (chany_bottom_out[9]));
  mux_tree_tapbuf_size2 mux_left_track_7(.in ({chany_bottom_in[2],
       left_top_grid_bottom_width_0_height_0_subtile_3__pin_inpad_0_}),
       .sram (mux_tree_tapbuf_size2_7_sram), .sram_inv
       (mux_tree_tapbuf_size2_7_sram_inv), .out (chanx_left_out[3]));
  mux_tree_tapbuf_size2 mux_left_track_9(.in ({chany_bottom_in[3],
       left_top_grid_bottom_width_0_height_0_subtile_4__pin_inpad_0_}),
       .sram (mux_tree_tapbuf_size2_8_sram), .sram_inv
       (mux_tree_tapbuf_size2_8_sram_inv), .out (chanx_left_out[4]));
  mux_tree_tapbuf_size2 mux_left_track_11(.in ({chany_bottom_in[4],
       left_top_grid_bottom_width_0_height_0_subtile_5__pin_inpad_0_}),
       .sram (mux_tree_tapbuf_size2_9_sram), .sram_inv
       (mux_tree_tapbuf_size2_9_sram_inv), .out (chanx_left_out[5]));
  mux_tree_tapbuf_size2 mux_left_track_13(.in ({chany_bottom_in[5],
       left_top_grid_bottom_width_0_height_0_subtile_6__pin_inpad_0_}),
       .sram (mux_tree_tapbuf_size2_10_sram), .sram_inv
       (mux_tree_tapbuf_size2_10_sram_inv), .out (chanx_left_out[6]));
  mux_tree_tapbuf_size2 mux_left_track_15(.in ({chany_bottom_in[6],
       left_top_grid_bottom_width_0_height_0_subtile_7__pin_inpad_0_}),
       .sram (mux_tree_tapbuf_size2_11_sram), .sram_inv
       (mux_tree_tapbuf_size2_11_sram_inv), .out (chanx_left_out[7]));
  mux_tree_tapbuf_size2 mux_left_track_17(.in ({chany_bottom_in[7],
       left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_0_}),
       .sram (mux_tree_tapbuf_size2_12_sram), .sram_inv
       (mux_tree_tapbuf_size2_12_sram_inv), .out (chanx_left_out[8]));
  mux_tree_tapbuf_size2 mux_left_track_19(.in ({chany_bottom_in[8],
       left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_4_}),
       .sram (mux_tree_tapbuf_size2_13_sram), .sram_inv
       (mux_tree_tapbuf_size2_13_sram_inv), .out (chanx_left_out[9]));
  mux_tree_tapbuf_size2_mem mem_bottom_track_7(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size3_mem_2_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size2_mem_0_ccff_tail), .mem_out
       (mux_tree_tapbuf_size2_0_sram), .mem_outb
       (mux_tree_tapbuf_size2_0_sram_inv));
  mux_tree_tapbuf_size2_mem mem_bottom_track_9(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size2_mem_0_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size2_mem_1_ccff_tail), .mem_out
       (mux_tree_tapbuf_size2_1_sram), .mem_outb
       (mux_tree_tapbuf_size2_1_sram_inv));
  mux_tree_tapbuf_size2_mem mem_bottom_track_11(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size2_mem_1_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size2_mem_2_ccff_tail), .mem_out
       (mux_tree_tapbuf_size2_2_sram), .mem_outb
       (mux_tree_tapbuf_size2_2_sram_inv));
  mux_tree_tapbuf_size2_mem mem_bottom_track_13(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size2_mem_2_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size2_mem_3_ccff_tail), .mem_out
       (mux_tree_tapbuf_size2_3_sram), .mem_outb
       (mux_tree_tapbuf_size2_3_sram_inv));
  mux_tree_tapbuf_size2_mem mem_bottom_track_15(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size2_mem_3_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size2_mem_4_ccff_tail), .mem_out
       (mux_tree_tapbuf_size2_4_sram), .mem_outb
       (mux_tree_tapbuf_size2_4_sram_inv));
  mux_tree_tapbuf_size2_mem mem_bottom_track_17(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size2_mem_4_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size2_mem_5_ccff_tail), .mem_out
       (mux_tree_tapbuf_size2_5_sram), .mem_outb
       (mux_tree_tapbuf_size2_5_sram_inv));
  mux_tree_tapbuf_size2_mem mem_bottom_track_19(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size2_mem_5_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size2_mem_6_ccff_tail), .mem_out
       (mux_tree_tapbuf_size2_6_sram), .mem_outb
       (mux_tree_tapbuf_size2_6_sram_inv));
  mux_tree_tapbuf_size2_mem mem_left_track_7(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size3_mem_5_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size2_mem_7_ccff_tail), .mem_out
       (mux_tree_tapbuf_size2_7_sram), .mem_outb
       (mux_tree_tapbuf_size2_7_sram_inv));
  mux_tree_tapbuf_size2_mem mem_left_track_9(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size2_mem_7_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size2_mem_8_ccff_tail), .mem_out
       (mux_tree_tapbuf_size2_8_sram), .mem_outb
       (mux_tree_tapbuf_size2_8_sram_inv));
  mux_tree_tapbuf_size2_mem mem_left_track_11(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size2_mem_8_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size2_mem_9_ccff_tail), .mem_out
       (mux_tree_tapbuf_size2_9_sram), .mem_outb
       (mux_tree_tapbuf_size2_9_sram_inv));
  mux_tree_tapbuf_size2_mem mem_left_track_13(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size2_mem_9_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size2_mem_10_ccff_tail), .mem_out
       (mux_tree_tapbuf_size2_10_sram), .mem_outb
       (mux_tree_tapbuf_size2_10_sram_inv));
  mux_tree_tapbuf_size2_mem mem_left_track_15(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size2_mem_10_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size2_mem_11_ccff_tail), .mem_out
       (mux_tree_tapbuf_size2_11_sram), .mem_outb
       (mux_tree_tapbuf_size2_11_sram_inv));
  mux_tree_tapbuf_size2_mem mem_left_track_17(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size2_mem_11_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size2_mem_12_ccff_tail), .mem_out
       (mux_tree_tapbuf_size2_12_sram), .mem_outb
       (mux_tree_tapbuf_size2_12_sram_inv));
  mux_tree_tapbuf_size2_mem mem_left_track_19(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size2_mem_12_ccff_tail), .ccff_tail
       (ccff_tail), .mem_out (mux_tree_tapbuf_size2_13_sram), .mem_outb
       (mux_tree_tapbuf_size2_13_sram_inv));
endmodule

module mux_tree_tapbuf_size4(in, sram, sram_inv, out);
  input [0:3] in;
  input [0:2] sram, sram_inv;
  output [0:0] out;
  wire [0:3] in;
  wire [0:2] sram, sram_inv;
  wire [0:0] out;
  wire [0:0] sky130_osu_sc_18T_hs__inv_1_0_Y;
  wire [0:0] sky130_osu_sc_18T_hs__inv_1_1_Y;
  wire [0:0] sky130_osu_sc_18T_hs__inv_1_2_Y;
  wire [0:0] sky130_osu_sc_18T_hs__inv_1_3_Y;
  wire [0:0] const1_0_const1;
  wire [0:0] sky130_osu_sc_18T_hs__mux2_1_3_Y;
  wire [0:0] sky130_osu_sc_18T_hs__mux2_1_0_Y;
  wire [0:0] sky130_osu_sc_18T_hs__mux2_1_1_Y;
  wire [0:0] sky130_osu_sc_18T_hs__mux2_1_2_Y;
  const1 const1_0_(.const1 (const1_0_const1));
  sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_1_0_(.A
       (in[0]), .Y (sky130_osu_sc_18T_hs__inv_1_0_Y));
  sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_1_1_(.A
       (in[1]), .Y (sky130_osu_sc_18T_hs__inv_1_1_Y));
  sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_1_2_(.A
       (in[2]), .Y (sky130_osu_sc_18T_hs__inv_1_2_Y));
  sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_1_3_(.A
       (in[3]), .Y (sky130_osu_sc_18T_hs__inv_1_3_Y));
  sky130_osu_sc_18T_hs__inv_4 sky130_osu_sc_18T_hs__inv_4_0_(.A
       (sky130_osu_sc_18T_hs__mux2_1_3_Y), .Y (out));
  sky130_osu_sc_18T_hs__mux2_1 mux_l1_in_0_(.A0
       (sky130_osu_sc_18T_hs__inv_1_1_Y), .A1
       (sky130_osu_sc_18T_hs__inv_1_0_Y), .S0 (sram[0]), .Y
       (sky130_osu_sc_18T_hs__mux2_1_0_Y));
  sky130_osu_sc_18T_hs__mux2_1 mux_l2_in_0_(.A0
       (sky130_osu_sc_18T_hs__inv_1_2_Y), .A1
       (sky130_osu_sc_18T_hs__mux2_1_0_Y), .S0 (sram[1]), .Y
       (sky130_osu_sc_18T_hs__mux2_1_1_Y));
  sky130_osu_sc_18T_hs__mux2_1 mux_l2_in_1_(.A0 (const1_0_const1), .A1
       (sky130_osu_sc_18T_hs__inv_1_3_Y), .S0 (sram[1]), .Y
       (sky130_osu_sc_18T_hs__mux2_1_2_Y));
  sky130_osu_sc_18T_hs__mux2_1 mux_l3_in_0_(.A0
       (sky130_osu_sc_18T_hs__mux2_1_2_Y), .A1
       (sky130_osu_sc_18T_hs__mux2_1_1_Y), .S0 (sram[2]), .Y
       (sky130_osu_sc_18T_hs__mux2_1_3_Y));
endmodule

module mux_tree_tapbuf_size4_mem(pReset, prog_clk, ccff_head,
     ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:2] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:2] mem_out, mem_outb;
  assign mem_out[2] = ccff_tail;
  sky130_osu_sc_18T_hs__dffr_1 sky130_osu_sc_18T_hs__dffr_1_0_(.RN
       (pReset), .CK (prog_clk), .D (ccff_head), .Q (mem_out[0]), .QN
       (mem_outb[0]));
  sky130_osu_sc_18T_hs__dffr_1 sky130_osu_sc_18T_hs__dffr_1_1_(.RN
       (pReset), .CK (prog_clk), .D (mem_out[0]), .Q (mem_out[1]), .QN
       (mem_outb[1]));
  sky130_osu_sc_18T_hs__dffr_1 sky130_osu_sc_18T_hs__dffr_1_2_(.RN
       (pReset), .CK (prog_clk), .D (mem_out[1]), .Q (ccff_tail), .QN
       (mem_outb[2]));
endmodule

module cbx_1__0_(pReset, prog_clk, chanx_left_in, chanx_right_in,
     ccff_head, chanx_left_out, chanx_right_out,
     top_grid_bottom_width_0_height_0_subtile_0__pin_I_2_,
     top_grid_bottom_width_0_height_0_subtile_0__pin_I_6_,
     top_grid_bottom_width_0_height_0_subtile_0__pin_I_10_,
     top_grid_bottom_width_0_height_0_subtile_0__pin_I_14_,
     top_grid_bottom_width_0_height_0_subtile_0__pin_I_18_,
     top_grid_bottom_width_0_height_0_subtile_0__pin_I_22_,
     top_grid_bottom_width_0_height_0_subtile_0__pin_I_26_,
     top_grid_bottom_width_0_height_0_subtile_0__pin_I_30_,
     top_grid_bottom_width_0_height_0_subtile_0__pin_I_34_,
     top_grid_bottom_width_0_height_0_subtile_0__pin_I_38_,
     bottom_grid_top_width_0_height_0_subtile_0__pin_outpad_0_,
     bottom_grid_top_width_0_height_0_subtile_1__pin_outpad_0_,
     bottom_grid_top_width_0_height_0_subtile_2__pin_outpad_0_,
     bottom_grid_top_width_0_height_0_subtile_3__pin_outpad_0_,
     bottom_grid_top_width_0_height_0_subtile_4__pin_outpad_0_,
     bottom_grid_top_width_0_height_0_subtile_5__pin_outpad_0_,
     bottom_grid_top_width_0_height_0_subtile_6__pin_outpad_0_,
     bottom_grid_top_width_0_height_0_subtile_7__pin_outpad_0_,
     ccff_tail);
  input [0:0] pReset, prog_clk, ccff_head;
  input [0:9] chanx_left_in, chanx_right_in;
  output [0:9] chanx_left_out, chanx_right_out;
  output [0:0] top_grid_bottom_width_0_height_0_subtile_0__pin_I_2_,
       top_grid_bottom_width_0_height_0_subtile_0__pin_I_6_,
       top_grid_bottom_width_0_height_0_subtile_0__pin_I_10_,
       top_grid_bottom_width_0_height_0_subtile_0__pin_I_14_,
       top_grid_bottom_width_0_height_0_subtile_0__pin_I_18_,
       top_grid_bottom_width_0_height_0_subtile_0__pin_I_22_,
       top_grid_bottom_width_0_height_0_subtile_0__pin_I_26_,
       top_grid_bottom_width_0_height_0_subtile_0__pin_I_30_,
       top_grid_bottom_width_0_height_0_subtile_0__pin_I_34_,
       top_grid_bottom_width_0_height_0_subtile_0__pin_I_38_,
       bottom_grid_top_width_0_height_0_subtile_0__pin_outpad_0_,
       bottom_grid_top_width_0_height_0_subtile_1__pin_outpad_0_,
       bottom_grid_top_width_0_height_0_subtile_2__pin_outpad_0_,
       bottom_grid_top_width_0_height_0_subtile_3__pin_outpad_0_,
       bottom_grid_top_width_0_height_0_subtile_4__pin_outpad_0_,
       bottom_grid_top_width_0_height_0_subtile_5__pin_outpad_0_,
       bottom_grid_top_width_0_height_0_subtile_6__pin_outpad_0_,
       bottom_grid_top_width_0_height_0_subtile_7__pin_outpad_0_,
       ccff_tail;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:9] chanx_left_in, chanx_right_in;
  wire [0:9] chanx_left_out, chanx_right_out;
  wire [0:0] top_grid_bottom_width_0_height_0_subtile_0__pin_I_2_,
       top_grid_bottom_width_0_height_0_subtile_0__pin_I_6_,
       top_grid_bottom_width_0_height_0_subtile_0__pin_I_10_,
       top_grid_bottom_width_0_height_0_subtile_0__pin_I_14_,
       top_grid_bottom_width_0_height_0_subtile_0__pin_I_18_,
       top_grid_bottom_width_0_height_0_subtile_0__pin_I_22_,
       top_grid_bottom_width_0_height_0_subtile_0__pin_I_26_,
       top_grid_bottom_width_0_height_0_subtile_0__pin_I_30_,
       top_grid_bottom_width_0_height_0_subtile_0__pin_I_34_,
       top_grid_bottom_width_0_height_0_subtile_0__pin_I_38_,
       bottom_grid_top_width_0_height_0_subtile_0__pin_outpad_0_,
       bottom_grid_top_width_0_height_0_subtile_1__pin_outpad_0_,
       bottom_grid_top_width_0_height_0_subtile_2__pin_outpad_0_,
       bottom_grid_top_width_0_height_0_subtile_3__pin_outpad_0_,
       bottom_grid_top_width_0_height_0_subtile_4__pin_outpad_0_,
       bottom_grid_top_width_0_height_0_subtile_5__pin_outpad_0_,
       bottom_grid_top_width_0_height_0_subtile_6__pin_outpad_0_,
       bottom_grid_top_width_0_height_0_subtile_7__pin_outpad_0_,
       ccff_tail;
  wire [0:2] mux_tree_tapbuf_size4_0_sram;
  wire [0:2] mux_tree_tapbuf_size4_0_sram_inv;
  wire [0:2] mux_tree_tapbuf_size4_1_sram;
  wire [0:2] mux_tree_tapbuf_size4_1_sram_inv;
  wire [0:2] mux_tree_tapbuf_size4_2_sram;
  wire [0:2] mux_tree_tapbuf_size4_2_sram_inv;
  wire [0:2] mux_tree_tapbuf_size4_3_sram;
  wire [0:2] mux_tree_tapbuf_size4_3_sram_inv;
  wire [0:2] mux_tree_tapbuf_size4_4_sram;
  wire [0:2] mux_tree_tapbuf_size4_4_sram_inv;
  wire [0:2] mux_tree_tapbuf_size4_5_sram;
  wire [0:2] mux_tree_tapbuf_size4_5_sram_inv;
  wire [0:2] mux_tree_tapbuf_size4_6_sram;
  wire [0:2] mux_tree_tapbuf_size4_6_sram_inv;
  wire [0:2] mux_tree_tapbuf_size4_7_sram;
  wire [0:2] mux_tree_tapbuf_size4_7_sram_inv;
  wire [0:2] mux_tree_tapbuf_size4_8_sram;
  wire [0:2] mux_tree_tapbuf_size4_8_sram_inv;
  wire [0:2] mux_tree_tapbuf_size4_9_sram;
  wire [0:2] mux_tree_tapbuf_size4_9_sram_inv;
  wire [0:2] mux_tree_tapbuf_size4_10_sram;
  wire [0:2] mux_tree_tapbuf_size4_10_sram_inv;
  wire [0:2] mux_tree_tapbuf_size4_11_sram;
  wire [0:2] mux_tree_tapbuf_size4_11_sram_inv;
  wire [0:2] mux_tree_tapbuf_size4_12_sram;
  wire [0:2] mux_tree_tapbuf_size4_12_sram_inv;
  wire [0:0] mux_tree_tapbuf_size4_mem_0_ccff_tail;
  wire [0:0] mux_tree_tapbuf_size4_mem_1_ccff_tail;
  wire [0:0] mux_tree_tapbuf_size4_mem_2_ccff_tail;
  wire [0:0] mux_tree_tapbuf_size4_mem_3_ccff_tail;
  wire [0:0] mux_tree_tapbuf_size4_mem_4_ccff_tail;
  wire [0:0] mux_tree_tapbuf_size2_mem_4_ccff_tail;
  wire [0:0] mux_tree_tapbuf_size4_mem_5_ccff_tail;
  wire [0:0] mux_tree_tapbuf_size4_mem_6_ccff_tail;
  wire [0:0] mux_tree_tapbuf_size4_mem_7_ccff_tail;
  wire [0:0] mux_tree_tapbuf_size4_mem_8_ccff_tail;
  wire [0:0] mux_tree_tapbuf_size4_mem_9_ccff_tail;
  wire [0:0] mux_tree_tapbuf_size4_mem_10_ccff_tail;
  wire [0:0] mux_tree_tapbuf_size4_mem_11_ccff_tail;
  wire [0:1] mux_tree_tapbuf_size2_0_sram;
  wire [0:1] mux_tree_tapbuf_size2_0_sram_inv;
  wire [0:1] mux_tree_tapbuf_size2_1_sram;
  wire [0:1] mux_tree_tapbuf_size2_1_sram_inv;
  wire [0:1] mux_tree_tapbuf_size2_2_sram;
  wire [0:1] mux_tree_tapbuf_size2_2_sram_inv;
  wire [0:1] mux_tree_tapbuf_size2_3_sram;
  wire [0:1] mux_tree_tapbuf_size2_3_sram_inv;
  wire [0:1] mux_tree_tapbuf_size2_4_sram;
  wire [0:1] mux_tree_tapbuf_size2_4_sram_inv;
  wire [0:0] mux_tree_tapbuf_size2_mem_0_ccff_tail;
  wire [0:0] mux_tree_tapbuf_size2_mem_1_ccff_tail;
  wire [0:0] mux_tree_tapbuf_size2_mem_2_ccff_tail;
  wire [0:0] mux_tree_tapbuf_size2_mem_3_ccff_tail;
  assign chanx_right_out[9] = chanx_left_in[9];
  assign chanx_right_out[8] = chanx_left_in[8];
  assign chanx_right_out[7] = chanx_left_in[7];
  assign chanx_right_out[6] = chanx_left_in[6];
  assign chanx_right_out[5] = chanx_left_in[5];
  assign chanx_right_out[4] = chanx_left_in[4];
  assign chanx_right_out[3] = chanx_left_in[3];
  assign chanx_right_out[2] = chanx_left_in[2];
  assign chanx_right_out[1] = chanx_left_in[1];
  assign chanx_right_out[0] = chanx_left_in[0];
  assign chanx_left_out[9] = chanx_right_in[9];
  assign chanx_left_out[8] = chanx_right_in[8];
  assign chanx_left_out[7] = chanx_right_in[7];
  assign chanx_left_out[6] = chanx_right_in[6];
  assign chanx_left_out[5] = chanx_right_in[5];
  assign chanx_left_out[4] = chanx_right_in[4];
  assign chanx_left_out[3] = chanx_right_in[3];
  assign chanx_left_out[2] = chanx_right_in[2];
  assign chanx_left_out[1] = chanx_right_in[1];
  assign chanx_left_out[0] = chanx_right_in[0];
  mux_tree_tapbuf_size4 mux_bottom_ipin_0(.in ({chanx_left_in[0],
       chanx_right_in[0], chanx_left_in[5], chanx_right_in[5]}), .sram
       (mux_tree_tapbuf_size4_0_sram), .sram_inv
       (mux_tree_tapbuf_size4_0_sram_inv), .out
       (top_grid_bottom_width_0_height_0_subtile_0__pin_I_2_));
  mux_tree_tapbuf_size4 mux_bottom_ipin_1(.in ({chanx_left_in[1],
       chanx_right_in[1], chanx_left_in[6], chanx_right_in[6]}), .sram
       (mux_tree_tapbuf_size4_1_sram), .sram_inv
       (mux_tree_tapbuf_size4_1_sram_inv), .out
       (top_grid_bottom_width_0_height_0_subtile_0__pin_I_6_));
  mux_tree_tapbuf_size4 mux_bottom_ipin_2(.in ({chanx_left_in[2],
       chanx_right_in[2], chanx_left_in[7], chanx_right_in[7]}), .sram
       (mux_tree_tapbuf_size4_2_sram), .sram_inv
       (mux_tree_tapbuf_size4_2_sram_inv), .out
       (top_grid_bottom_width_0_height_0_subtile_0__pin_I_10_));
  mux_tree_tapbuf_size4 mux_bottom_ipin_3(.in ({chanx_left_in[3],
       chanx_right_in[3], chanx_left_in[8], chanx_right_in[8]}), .sram
       (mux_tree_tapbuf_size4_3_sram), .sram_inv
       (mux_tree_tapbuf_size4_3_sram_inv), .out
       (top_grid_bottom_width_0_height_0_subtile_0__pin_I_14_));
  mux_tree_tapbuf_size4 mux_bottom_ipin_4(.in ({chanx_left_in[4],
       chanx_right_in[4], chanx_left_in[9], chanx_right_in[9]}), .sram
       (mux_tree_tapbuf_size4_4_sram), .sram_inv
       (mux_tree_tapbuf_size4_4_sram_inv), .out
       (top_grid_bottom_width_0_height_0_subtile_0__pin_I_18_));
  mux_tree_tapbuf_size4 mux_top_ipin_0(.in ({chanx_left_in[0],
       chanx_right_in[0], chanx_left_in[5], chanx_right_in[5]}), .sram
       (mux_tree_tapbuf_size4_5_sram), .sram_inv
       (mux_tree_tapbuf_size4_5_sram_inv), .out
       (bottom_grid_top_width_0_height_0_subtile_0__pin_outpad_0_));
  mux_tree_tapbuf_size4 mux_top_ipin_1(.in ({chanx_left_in[1],
       chanx_right_in[1], chanx_left_in[6], chanx_right_in[6]}), .sram
       (mux_tree_tapbuf_size4_6_sram), .sram_inv
       (mux_tree_tapbuf_size4_6_sram_inv), .out
       (bottom_grid_top_width_0_height_0_subtile_1__pin_outpad_0_));
  mux_tree_tapbuf_size4 mux_top_ipin_2(.in ({chanx_left_in[2],
       chanx_right_in[2], chanx_left_in[7], chanx_right_in[7]}), .sram
       (mux_tree_tapbuf_size4_7_sram), .sram_inv
       (mux_tree_tapbuf_size4_7_sram_inv), .out
       (bottom_grid_top_width_0_height_0_subtile_2__pin_outpad_0_));
  mux_tree_tapbuf_size4 mux_top_ipin_3(.in ({chanx_left_in[3],
       chanx_right_in[3], chanx_left_in[8], chanx_right_in[8]}), .sram
       (mux_tree_tapbuf_size4_8_sram), .sram_inv
       (mux_tree_tapbuf_size4_8_sram_inv), .out
       (bottom_grid_top_width_0_height_0_subtile_3__pin_outpad_0_));
  mux_tree_tapbuf_size4 mux_top_ipin_4(.in ({chanx_left_in[4],
       chanx_right_in[4], chanx_left_in[9], chanx_right_in[9]}), .sram
       (mux_tree_tapbuf_size4_9_sram), .sram_inv
       (mux_tree_tapbuf_size4_9_sram_inv), .out
       (bottom_grid_top_width_0_height_0_subtile_4__pin_outpad_0_));
  mux_tree_tapbuf_size4 mux_top_ipin_5(.in ({chanx_left_in[0],
       chanx_right_in[0], chanx_left_in[5], chanx_right_in[5]}), .sram
       (mux_tree_tapbuf_size4_10_sram), .sram_inv
       (mux_tree_tapbuf_size4_10_sram_inv), .out
       (bottom_grid_top_width_0_height_0_subtile_5__pin_outpad_0_));
  mux_tree_tapbuf_size4 mux_top_ipin_6(.in ({chanx_left_in[1],
       chanx_right_in[1], chanx_left_in[6], chanx_right_in[6]}), .sram
       (mux_tree_tapbuf_size4_11_sram), .sram_inv
       (mux_tree_tapbuf_size4_11_sram_inv), .out
       (bottom_grid_top_width_0_height_0_subtile_6__pin_outpad_0_));
  mux_tree_tapbuf_size4 mux_top_ipin_7(.in ({chanx_left_in[2],
       chanx_right_in[2], chanx_left_in[7], chanx_right_in[7]}), .sram
       (mux_tree_tapbuf_size4_12_sram), .sram_inv
       (mux_tree_tapbuf_size4_12_sram_inv), .out
       (bottom_grid_top_width_0_height_0_subtile_7__pin_outpad_0_));
  mux_tree_tapbuf_size4_mem mem_bottom_ipin_0(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head (ccff_head), .ccff_tail
       (mux_tree_tapbuf_size4_mem_0_ccff_tail), .mem_out
       (mux_tree_tapbuf_size4_0_sram), .mem_outb
       (mux_tree_tapbuf_size4_0_sram_inv));
  mux_tree_tapbuf_size4_mem mem_bottom_ipin_1(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size4_mem_0_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size4_mem_1_ccff_tail), .mem_out
       (mux_tree_tapbuf_size4_1_sram), .mem_outb
       (mux_tree_tapbuf_size4_1_sram_inv));
  mux_tree_tapbuf_size4_mem mem_bottom_ipin_2(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size4_mem_1_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size4_mem_2_ccff_tail), .mem_out
       (mux_tree_tapbuf_size4_2_sram), .mem_outb
       (mux_tree_tapbuf_size4_2_sram_inv));
  mux_tree_tapbuf_size4_mem mem_bottom_ipin_3(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size4_mem_2_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size4_mem_3_ccff_tail), .mem_out
       (mux_tree_tapbuf_size4_3_sram), .mem_outb
       (mux_tree_tapbuf_size4_3_sram_inv));
  mux_tree_tapbuf_size4_mem mem_bottom_ipin_4(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size4_mem_3_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size4_mem_4_ccff_tail), .mem_out
       (mux_tree_tapbuf_size4_4_sram), .mem_outb
       (mux_tree_tapbuf_size4_4_sram_inv));
  mux_tree_tapbuf_size4_mem mem_top_ipin_0(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_tapbuf_size2_mem_4_ccff_tail),
       .ccff_tail (mux_tree_tapbuf_size4_mem_5_ccff_tail), .mem_out
       (mux_tree_tapbuf_size4_5_sram), .mem_outb
       (mux_tree_tapbuf_size4_5_sram_inv));
  mux_tree_tapbuf_size4_mem mem_top_ipin_1(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_tapbuf_size4_mem_5_ccff_tail),
       .ccff_tail (mux_tree_tapbuf_size4_mem_6_ccff_tail), .mem_out
       (mux_tree_tapbuf_size4_6_sram), .mem_outb
       (mux_tree_tapbuf_size4_6_sram_inv));
  mux_tree_tapbuf_size4_mem mem_top_ipin_2(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_tapbuf_size4_mem_6_ccff_tail),
       .ccff_tail (mux_tree_tapbuf_size4_mem_7_ccff_tail), .mem_out
       (mux_tree_tapbuf_size4_7_sram), .mem_outb
       (mux_tree_tapbuf_size4_7_sram_inv));
  mux_tree_tapbuf_size4_mem mem_top_ipin_3(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_tapbuf_size4_mem_7_ccff_tail),
       .ccff_tail (mux_tree_tapbuf_size4_mem_8_ccff_tail), .mem_out
       (mux_tree_tapbuf_size4_8_sram), .mem_outb
       (mux_tree_tapbuf_size4_8_sram_inv));
  mux_tree_tapbuf_size4_mem mem_top_ipin_4(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_tapbuf_size4_mem_8_ccff_tail),
       .ccff_tail (mux_tree_tapbuf_size4_mem_9_ccff_tail), .mem_out
       (mux_tree_tapbuf_size4_9_sram), .mem_outb
       (mux_tree_tapbuf_size4_9_sram_inv));
  mux_tree_tapbuf_size4_mem mem_top_ipin_5(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_tapbuf_size4_mem_9_ccff_tail),
       .ccff_tail (mux_tree_tapbuf_size4_mem_10_ccff_tail), .mem_out
       (mux_tree_tapbuf_size4_10_sram), .mem_outb
       (mux_tree_tapbuf_size4_10_sram_inv));
  mux_tree_tapbuf_size4_mem mem_top_ipin_6(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_tapbuf_size4_mem_10_ccff_tail),
       .ccff_tail (mux_tree_tapbuf_size4_mem_11_ccff_tail), .mem_out
       (mux_tree_tapbuf_size4_11_sram), .mem_outb
       (mux_tree_tapbuf_size4_11_sram_inv));
  mux_tree_tapbuf_size4_mem mem_top_ipin_7(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_tapbuf_size4_mem_11_ccff_tail),
       .ccff_tail (ccff_tail), .mem_out
       (mux_tree_tapbuf_size4_12_sram), .mem_outb
       (mux_tree_tapbuf_size4_12_sram_inv));
  mux_tree_tapbuf_size2 mux_bottom_ipin_5(.in ({chanx_left_in[5],
       chanx_right_in[5]}), .sram (mux_tree_tapbuf_size2_0_sram),
       .sram_inv (mux_tree_tapbuf_size2_0_sram_inv), .out
       (top_grid_bottom_width_0_height_0_subtile_0__pin_I_22_));
  mux_tree_tapbuf_size2 mux_bottom_ipin_6(.in ({chanx_left_in[6],
       chanx_right_in[6]}), .sram (mux_tree_tapbuf_size2_1_sram),
       .sram_inv (mux_tree_tapbuf_size2_1_sram_inv), .out
       (top_grid_bottom_width_0_height_0_subtile_0__pin_I_26_));
  mux_tree_tapbuf_size2 mux_bottom_ipin_7(.in ({chanx_left_in[7],
       chanx_right_in[7]}), .sram (mux_tree_tapbuf_size2_2_sram),
       .sram_inv (mux_tree_tapbuf_size2_2_sram_inv), .out
       (top_grid_bottom_width_0_height_0_subtile_0__pin_I_30_));
  mux_tree_tapbuf_size2 mux_bottom_ipin_8(.in ({chanx_left_in[8],
       chanx_right_in[8]}), .sram (mux_tree_tapbuf_size2_3_sram),
       .sram_inv (mux_tree_tapbuf_size2_3_sram_inv), .out
       (top_grid_bottom_width_0_height_0_subtile_0__pin_I_34_));
  mux_tree_tapbuf_size2 mux_bottom_ipin_9(.in ({chanx_left_in[9],
       chanx_right_in[9]}), .sram (mux_tree_tapbuf_size2_4_sram),
       .sram_inv (mux_tree_tapbuf_size2_4_sram_inv), .out
       (top_grid_bottom_width_0_height_0_subtile_0__pin_I_38_));
  mux_tree_tapbuf_size2_mem mem_bottom_ipin_5(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size4_mem_4_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size2_mem_0_ccff_tail), .mem_out
       (mux_tree_tapbuf_size2_0_sram), .mem_outb
       (mux_tree_tapbuf_size2_0_sram_inv));
  mux_tree_tapbuf_size2_mem mem_bottom_ipin_6(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size2_mem_0_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size2_mem_1_ccff_tail), .mem_out
       (mux_tree_tapbuf_size2_1_sram), .mem_outb
       (mux_tree_tapbuf_size2_1_sram_inv));
  mux_tree_tapbuf_size2_mem mem_bottom_ipin_7(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size2_mem_1_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size2_mem_2_ccff_tail), .mem_out
       (mux_tree_tapbuf_size2_2_sram), .mem_outb
       (mux_tree_tapbuf_size2_2_sram_inv));
  mux_tree_tapbuf_size2_mem mem_bottom_ipin_8(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size2_mem_2_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size2_mem_3_ccff_tail), .mem_out
       (mux_tree_tapbuf_size2_3_sram), .mem_outb
       (mux_tree_tapbuf_size2_3_sram_inv));
  mux_tree_tapbuf_size2_mem mem_bottom_ipin_9(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size2_mem_3_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size2_mem_4_ccff_tail), .mem_out
       (mux_tree_tapbuf_size2_4_sram), .mem_outb
       (mux_tree_tapbuf_size2_4_sram_inv));
endmodule

module cbx_1__1_(pReset, prog_clk, chanx_left_in, chanx_right_in,
     ccff_head, chanx_left_out, chanx_right_out,
     top_grid_bottom_width_0_height_0_subtile_0__pin_outpad_0_,
     top_grid_bottom_width_0_height_0_subtile_1__pin_outpad_0_,
     top_grid_bottom_width_0_height_0_subtile_2__pin_outpad_0_,
     top_grid_bottom_width_0_height_0_subtile_3__pin_outpad_0_,
     top_grid_bottom_width_0_height_0_subtile_4__pin_outpad_0_,
     top_grid_bottom_width_0_height_0_subtile_5__pin_outpad_0_,
     top_grid_bottom_width_0_height_0_subtile_6__pin_outpad_0_,
     top_grid_bottom_width_0_height_0_subtile_7__pin_outpad_0_,
     bottom_grid_top_width_0_height_0_subtile_0__pin_I_0_,
     bottom_grid_top_width_0_height_0_subtile_0__pin_I_4_,
     bottom_grid_top_width_0_height_0_subtile_0__pin_I_8_,
     bottom_grid_top_width_0_height_0_subtile_0__pin_I_12_,
     bottom_grid_top_width_0_height_0_subtile_0__pin_I_16_,
     bottom_grid_top_width_0_height_0_subtile_0__pin_I_20_,
     bottom_grid_top_width_0_height_0_subtile_0__pin_I_24_,
     bottom_grid_top_width_0_height_0_subtile_0__pin_I_28_,
     bottom_grid_top_width_0_height_0_subtile_0__pin_I_32_,
     bottom_grid_top_width_0_height_0_subtile_0__pin_I_36_, ccff_tail);
  input [0:0] pReset, prog_clk, ccff_head;
  input [0:9] chanx_left_in, chanx_right_in;
  output [0:9] chanx_left_out, chanx_right_out;
  output [0:0]
       top_grid_bottom_width_0_height_0_subtile_0__pin_outpad_0_,
       top_grid_bottom_width_0_height_0_subtile_1__pin_outpad_0_,
       top_grid_bottom_width_0_height_0_subtile_2__pin_outpad_0_,
       top_grid_bottom_width_0_height_0_subtile_3__pin_outpad_0_,
       top_grid_bottom_width_0_height_0_subtile_4__pin_outpad_0_,
       top_grid_bottom_width_0_height_0_subtile_5__pin_outpad_0_,
       top_grid_bottom_width_0_height_0_subtile_6__pin_outpad_0_,
       top_grid_bottom_width_0_height_0_subtile_7__pin_outpad_0_,
       bottom_grid_top_width_0_height_0_subtile_0__pin_I_0_,
       bottom_grid_top_width_0_height_0_subtile_0__pin_I_4_,
       bottom_grid_top_width_0_height_0_subtile_0__pin_I_8_,
       bottom_grid_top_width_0_height_0_subtile_0__pin_I_12_,
       bottom_grid_top_width_0_height_0_subtile_0__pin_I_16_,
       bottom_grid_top_width_0_height_0_subtile_0__pin_I_20_,
       bottom_grid_top_width_0_height_0_subtile_0__pin_I_24_,
       bottom_grid_top_width_0_height_0_subtile_0__pin_I_28_,
       bottom_grid_top_width_0_height_0_subtile_0__pin_I_32_,
       bottom_grid_top_width_0_height_0_subtile_0__pin_I_36_, ccff_tail;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:9] chanx_left_in, chanx_right_in;
  wire [0:9] chanx_left_out, chanx_right_out;
  wire [0:0] top_grid_bottom_width_0_height_0_subtile_0__pin_outpad_0_,
       top_grid_bottom_width_0_height_0_subtile_1__pin_outpad_0_,
       top_grid_bottom_width_0_height_0_subtile_2__pin_outpad_0_,
       top_grid_bottom_width_0_height_0_subtile_3__pin_outpad_0_,
       top_grid_bottom_width_0_height_0_subtile_4__pin_outpad_0_,
       top_grid_bottom_width_0_height_0_subtile_5__pin_outpad_0_,
       top_grid_bottom_width_0_height_0_subtile_6__pin_outpad_0_,
       top_grid_bottom_width_0_height_0_subtile_7__pin_outpad_0_,
       bottom_grid_top_width_0_height_0_subtile_0__pin_I_0_,
       bottom_grid_top_width_0_height_0_subtile_0__pin_I_4_,
       bottom_grid_top_width_0_height_0_subtile_0__pin_I_8_,
       bottom_grid_top_width_0_height_0_subtile_0__pin_I_12_,
       bottom_grid_top_width_0_height_0_subtile_0__pin_I_16_,
       bottom_grid_top_width_0_height_0_subtile_0__pin_I_20_,
       bottom_grid_top_width_0_height_0_subtile_0__pin_I_24_,
       bottom_grid_top_width_0_height_0_subtile_0__pin_I_28_,
       bottom_grid_top_width_0_height_0_subtile_0__pin_I_32_,
       bottom_grid_top_width_0_height_0_subtile_0__pin_I_36_, ccff_tail;
  wire [0:2] mux_tree_tapbuf_size4_0_sram;
  wire [0:2] mux_tree_tapbuf_size4_0_sram_inv;
  wire [0:2] mux_tree_tapbuf_size4_1_sram;
  wire [0:2] mux_tree_tapbuf_size4_1_sram_inv;
  wire [0:2] mux_tree_tapbuf_size4_2_sram;
  wire [0:2] mux_tree_tapbuf_size4_2_sram_inv;
  wire [0:2] mux_tree_tapbuf_size4_3_sram;
  wire [0:2] mux_tree_tapbuf_size4_3_sram_inv;
  wire [0:2] mux_tree_tapbuf_size4_4_sram;
  wire [0:2] mux_tree_tapbuf_size4_4_sram_inv;
  wire [0:2] mux_tree_tapbuf_size4_5_sram;
  wire [0:2] mux_tree_tapbuf_size4_5_sram_inv;
  wire [0:2] mux_tree_tapbuf_size4_6_sram;
  wire [0:2] mux_tree_tapbuf_size4_6_sram_inv;
  wire [0:2] mux_tree_tapbuf_size4_7_sram;
  wire [0:2] mux_tree_tapbuf_size4_7_sram_inv;
  wire [0:2] mux_tree_tapbuf_size4_8_sram;
  wire [0:2] mux_tree_tapbuf_size4_8_sram_inv;
  wire [0:2] mux_tree_tapbuf_size4_9_sram;
  wire [0:2] mux_tree_tapbuf_size4_9_sram_inv;
  wire [0:2] mux_tree_tapbuf_size4_10_sram;
  wire [0:2] mux_tree_tapbuf_size4_10_sram_inv;
  wire [0:2] mux_tree_tapbuf_size4_11_sram;
  wire [0:2] mux_tree_tapbuf_size4_11_sram_inv;
  wire [0:2] mux_tree_tapbuf_size4_12_sram;
  wire [0:2] mux_tree_tapbuf_size4_12_sram_inv;
  wire [0:0] mux_tree_tapbuf_size4_mem_0_ccff_tail;
  wire [0:0] mux_tree_tapbuf_size4_mem_1_ccff_tail;
  wire [0:0] mux_tree_tapbuf_size4_mem_2_ccff_tail;
  wire [0:0] mux_tree_tapbuf_size4_mem_3_ccff_tail;
  wire [0:0] mux_tree_tapbuf_size4_mem_4_ccff_tail;
  wire [0:0] mux_tree_tapbuf_size4_mem_5_ccff_tail;
  wire [0:0] mux_tree_tapbuf_size4_mem_6_ccff_tail;
  wire [0:0] mux_tree_tapbuf_size4_mem_7_ccff_tail;
  wire [0:0] mux_tree_tapbuf_size4_mem_8_ccff_tail;
  wire [0:0] mux_tree_tapbuf_size4_mem_9_ccff_tail;
  wire [0:0] mux_tree_tapbuf_size4_mem_10_ccff_tail;
  wire [0:0] mux_tree_tapbuf_size4_mem_11_ccff_tail;
  wire [0:0] mux_tree_tapbuf_size4_mem_12_ccff_tail;
  wire [0:1] mux_tree_tapbuf_size2_0_sram;
  wire [0:1] mux_tree_tapbuf_size2_0_sram_inv;
  wire [0:1] mux_tree_tapbuf_size2_1_sram;
  wire [0:1] mux_tree_tapbuf_size2_1_sram_inv;
  wire [0:1] mux_tree_tapbuf_size2_2_sram;
  wire [0:1] mux_tree_tapbuf_size2_2_sram_inv;
  wire [0:1] mux_tree_tapbuf_size2_3_sram;
  wire [0:1] mux_tree_tapbuf_size2_3_sram_inv;
  wire [0:1] mux_tree_tapbuf_size2_4_sram;
  wire [0:1] mux_tree_tapbuf_size2_4_sram_inv;
  wire [0:0] mux_tree_tapbuf_size2_mem_0_ccff_tail;
  wire [0:0] mux_tree_tapbuf_size2_mem_1_ccff_tail;
  wire [0:0] mux_tree_tapbuf_size2_mem_2_ccff_tail;
  wire [0:0] mux_tree_tapbuf_size2_mem_3_ccff_tail;
  assign chanx_right_out[9] = chanx_left_in[9];
  assign chanx_right_out[8] = chanx_left_in[8];
  assign chanx_right_out[7] = chanx_left_in[7];
  assign chanx_right_out[6] = chanx_left_in[6];
  assign chanx_right_out[5] = chanx_left_in[5];
  assign chanx_right_out[4] = chanx_left_in[4];
  assign chanx_right_out[3] = chanx_left_in[3];
  assign chanx_right_out[2] = chanx_left_in[2];
  assign chanx_right_out[1] = chanx_left_in[1];
  assign chanx_right_out[0] = chanx_left_in[0];
  assign chanx_left_out[9] = chanx_right_in[9];
  assign chanx_left_out[8] = chanx_right_in[8];
  assign chanx_left_out[7] = chanx_right_in[7];
  assign chanx_left_out[6] = chanx_right_in[6];
  assign chanx_left_out[5] = chanx_right_in[5];
  assign chanx_left_out[4] = chanx_right_in[4];
  assign chanx_left_out[3] = chanx_right_in[3];
  assign chanx_left_out[2] = chanx_right_in[2];
  assign chanx_left_out[1] = chanx_right_in[1];
  assign chanx_left_out[0] = chanx_right_in[0];
  mux_tree_tapbuf_size4 mux_bottom_ipin_0(.in ({chanx_left_in[0],
       chanx_right_in[0], chanx_left_in[5], chanx_right_in[5]}), .sram
       (mux_tree_tapbuf_size4_0_sram), .sram_inv
       (mux_tree_tapbuf_size4_0_sram_inv), .out
       (top_grid_bottom_width_0_height_0_subtile_0__pin_outpad_0_));
  mux_tree_tapbuf_size4 mux_bottom_ipin_1(.in ({chanx_left_in[1],
       chanx_right_in[1], chanx_left_in[6], chanx_right_in[6]}), .sram
       (mux_tree_tapbuf_size4_1_sram), .sram_inv
       (mux_tree_tapbuf_size4_1_sram_inv), .out
       (top_grid_bottom_width_0_height_0_subtile_1__pin_outpad_0_));
  mux_tree_tapbuf_size4 mux_bottom_ipin_2(.in ({chanx_left_in[2],
       chanx_right_in[2], chanx_left_in[7], chanx_right_in[7]}), .sram
       (mux_tree_tapbuf_size4_2_sram), .sram_inv
       (mux_tree_tapbuf_size4_2_sram_inv), .out
       (top_grid_bottom_width_0_height_0_subtile_2__pin_outpad_0_));
  mux_tree_tapbuf_size4 mux_bottom_ipin_3(.in ({chanx_left_in[3],
       chanx_right_in[3], chanx_left_in[8], chanx_right_in[8]}), .sram
       (mux_tree_tapbuf_size4_3_sram), .sram_inv
       (mux_tree_tapbuf_size4_3_sram_inv), .out
       (top_grid_bottom_width_0_height_0_subtile_3__pin_outpad_0_));
  mux_tree_tapbuf_size4 mux_bottom_ipin_4(.in ({chanx_left_in[4],
       chanx_right_in[4], chanx_left_in[9], chanx_right_in[9]}), .sram
       (mux_tree_tapbuf_size4_4_sram), .sram_inv
       (mux_tree_tapbuf_size4_4_sram_inv), .out
       (top_grid_bottom_width_0_height_0_subtile_4__pin_outpad_0_));
  mux_tree_tapbuf_size4 mux_bottom_ipin_5(.in ({chanx_left_in[0],
       chanx_right_in[0], chanx_left_in[5], chanx_right_in[5]}), .sram
       (mux_tree_tapbuf_size4_5_sram), .sram_inv
       (mux_tree_tapbuf_size4_5_sram_inv), .out
       (top_grid_bottom_width_0_height_0_subtile_5__pin_outpad_0_));
  mux_tree_tapbuf_size4 mux_bottom_ipin_6(.in ({chanx_left_in[1],
       chanx_right_in[1], chanx_left_in[6], chanx_right_in[6]}), .sram
       (mux_tree_tapbuf_size4_6_sram), .sram_inv
       (mux_tree_tapbuf_size4_6_sram_inv), .out
       (top_grid_bottom_width_0_height_0_subtile_6__pin_outpad_0_));
  mux_tree_tapbuf_size4 mux_bottom_ipin_7(.in ({chanx_left_in[2],
       chanx_right_in[2], chanx_left_in[7], chanx_right_in[7]}), .sram
       (mux_tree_tapbuf_size4_7_sram), .sram_inv
       (mux_tree_tapbuf_size4_7_sram_inv), .out
       (top_grid_bottom_width_0_height_0_subtile_7__pin_outpad_0_));
  mux_tree_tapbuf_size4 mux_top_ipin_0(.in ({chanx_left_in[3],
       chanx_right_in[3], chanx_left_in[8], chanx_right_in[8]}), .sram
       (mux_tree_tapbuf_size4_8_sram), .sram_inv
       (mux_tree_tapbuf_size4_8_sram_inv), .out
       (bottom_grid_top_width_0_height_0_subtile_0__pin_I_0_));
  mux_tree_tapbuf_size4 mux_top_ipin_1(.in ({chanx_left_in[4],
       chanx_right_in[4], chanx_left_in[9], chanx_right_in[9]}), .sram
       (mux_tree_tapbuf_size4_9_sram), .sram_inv
       (mux_tree_tapbuf_size4_9_sram_inv), .out
       (bottom_grid_top_width_0_height_0_subtile_0__pin_I_4_));
  mux_tree_tapbuf_size4 mux_top_ipin_2(.in ({chanx_left_in[0],
       chanx_right_in[0], chanx_left_in[5], chanx_right_in[5]}), .sram
       (mux_tree_tapbuf_size4_10_sram), .sram_inv
       (mux_tree_tapbuf_size4_10_sram_inv), .out
       (bottom_grid_top_width_0_height_0_subtile_0__pin_I_8_));
  mux_tree_tapbuf_size4 mux_top_ipin_3(.in ({chanx_left_in[1],
       chanx_right_in[1], chanx_left_in[6], chanx_right_in[6]}), .sram
       (mux_tree_tapbuf_size4_11_sram), .sram_inv
       (mux_tree_tapbuf_size4_11_sram_inv), .out
       (bottom_grid_top_width_0_height_0_subtile_0__pin_I_12_));
  mux_tree_tapbuf_size4 mux_top_ipin_4(.in ({chanx_left_in[2],
       chanx_right_in[2], chanx_left_in[7], chanx_right_in[7]}), .sram
       (mux_tree_tapbuf_size4_12_sram), .sram_inv
       (mux_tree_tapbuf_size4_12_sram_inv), .out
       (bottom_grid_top_width_0_height_0_subtile_0__pin_I_16_));
  mux_tree_tapbuf_size4_mem mem_bottom_ipin_0(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head (ccff_head), .ccff_tail
       (mux_tree_tapbuf_size4_mem_0_ccff_tail), .mem_out
       (mux_tree_tapbuf_size4_0_sram), .mem_outb
       (mux_tree_tapbuf_size4_0_sram_inv));
  mux_tree_tapbuf_size4_mem mem_bottom_ipin_1(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size4_mem_0_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size4_mem_1_ccff_tail), .mem_out
       (mux_tree_tapbuf_size4_1_sram), .mem_outb
       (mux_tree_tapbuf_size4_1_sram_inv));
  mux_tree_tapbuf_size4_mem mem_bottom_ipin_2(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size4_mem_1_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size4_mem_2_ccff_tail), .mem_out
       (mux_tree_tapbuf_size4_2_sram), .mem_outb
       (mux_tree_tapbuf_size4_2_sram_inv));
  mux_tree_tapbuf_size4_mem mem_bottom_ipin_3(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size4_mem_2_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size4_mem_3_ccff_tail), .mem_out
       (mux_tree_tapbuf_size4_3_sram), .mem_outb
       (mux_tree_tapbuf_size4_3_sram_inv));
  mux_tree_tapbuf_size4_mem mem_bottom_ipin_4(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size4_mem_3_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size4_mem_4_ccff_tail), .mem_out
       (mux_tree_tapbuf_size4_4_sram), .mem_outb
       (mux_tree_tapbuf_size4_4_sram_inv));
  mux_tree_tapbuf_size4_mem mem_bottom_ipin_5(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size4_mem_4_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size4_mem_5_ccff_tail), .mem_out
       (mux_tree_tapbuf_size4_5_sram), .mem_outb
       (mux_tree_tapbuf_size4_5_sram_inv));
  mux_tree_tapbuf_size4_mem mem_bottom_ipin_6(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size4_mem_5_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size4_mem_6_ccff_tail), .mem_out
       (mux_tree_tapbuf_size4_6_sram), .mem_outb
       (mux_tree_tapbuf_size4_6_sram_inv));
  mux_tree_tapbuf_size4_mem mem_bottom_ipin_7(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size4_mem_6_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size4_mem_7_ccff_tail), .mem_out
       (mux_tree_tapbuf_size4_7_sram), .mem_outb
       (mux_tree_tapbuf_size4_7_sram_inv));
  mux_tree_tapbuf_size4_mem mem_top_ipin_0(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_tapbuf_size4_mem_7_ccff_tail),
       .ccff_tail (mux_tree_tapbuf_size4_mem_8_ccff_tail), .mem_out
       (mux_tree_tapbuf_size4_8_sram), .mem_outb
       (mux_tree_tapbuf_size4_8_sram_inv));
  mux_tree_tapbuf_size4_mem mem_top_ipin_1(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_tapbuf_size4_mem_8_ccff_tail),
       .ccff_tail (mux_tree_tapbuf_size4_mem_9_ccff_tail), .mem_out
       (mux_tree_tapbuf_size4_9_sram), .mem_outb
       (mux_tree_tapbuf_size4_9_sram_inv));
  mux_tree_tapbuf_size4_mem mem_top_ipin_2(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_tapbuf_size4_mem_9_ccff_tail),
       .ccff_tail (mux_tree_tapbuf_size4_mem_10_ccff_tail), .mem_out
       (mux_tree_tapbuf_size4_10_sram), .mem_outb
       (mux_tree_tapbuf_size4_10_sram_inv));
  mux_tree_tapbuf_size4_mem mem_top_ipin_3(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_tapbuf_size4_mem_10_ccff_tail),
       .ccff_tail (mux_tree_tapbuf_size4_mem_11_ccff_tail), .mem_out
       (mux_tree_tapbuf_size4_11_sram), .mem_outb
       (mux_tree_tapbuf_size4_11_sram_inv));
  mux_tree_tapbuf_size4_mem mem_top_ipin_4(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_tapbuf_size4_mem_11_ccff_tail),
       .ccff_tail (mux_tree_tapbuf_size4_mem_12_ccff_tail), .mem_out
       (mux_tree_tapbuf_size4_12_sram), .mem_outb
       (mux_tree_tapbuf_size4_12_sram_inv));
  mux_tree_tapbuf_size2 mux_top_ipin_5(.in ({chanx_left_in[3],
       chanx_right_in[3]}), .sram (mux_tree_tapbuf_size2_0_sram),
       .sram_inv (mux_tree_tapbuf_size2_0_sram_inv), .out
       (bottom_grid_top_width_0_height_0_subtile_0__pin_I_20_));
  mux_tree_tapbuf_size2 mux_top_ipin_6(.in ({chanx_left_in[4],
       chanx_right_in[4]}), .sram (mux_tree_tapbuf_size2_1_sram),
       .sram_inv (mux_tree_tapbuf_size2_1_sram_inv), .out
       (bottom_grid_top_width_0_height_0_subtile_0__pin_I_24_));
  mux_tree_tapbuf_size2 mux_top_ipin_7(.in ({chanx_left_in[5],
       chanx_right_in[5]}), .sram (mux_tree_tapbuf_size2_2_sram),
       .sram_inv (mux_tree_tapbuf_size2_2_sram_inv), .out
       (bottom_grid_top_width_0_height_0_subtile_0__pin_I_28_));
  mux_tree_tapbuf_size2 mux_top_ipin_8(.in ({chanx_left_in[6],
       chanx_right_in[6]}), .sram (mux_tree_tapbuf_size2_3_sram),
       .sram_inv (mux_tree_tapbuf_size2_3_sram_inv), .out
       (bottom_grid_top_width_0_height_0_subtile_0__pin_I_32_));
  mux_tree_tapbuf_size2 mux_top_ipin_9(.in ({chanx_left_in[7],
       chanx_right_in[7]}), .sram (mux_tree_tapbuf_size2_4_sram),
       .sram_inv (mux_tree_tapbuf_size2_4_sram_inv), .out
       (bottom_grid_top_width_0_height_0_subtile_0__pin_I_36_));
  mux_tree_tapbuf_size2_mem mem_top_ipin_5(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_tapbuf_size4_mem_12_ccff_tail),
       .ccff_tail (mux_tree_tapbuf_size2_mem_0_ccff_tail), .mem_out
       (mux_tree_tapbuf_size2_0_sram), .mem_outb
       (mux_tree_tapbuf_size2_0_sram_inv));
  mux_tree_tapbuf_size2_mem mem_top_ipin_6(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_tapbuf_size2_mem_0_ccff_tail),
       .ccff_tail (mux_tree_tapbuf_size2_mem_1_ccff_tail), .mem_out
       (mux_tree_tapbuf_size2_1_sram), .mem_outb
       (mux_tree_tapbuf_size2_1_sram_inv));
  mux_tree_tapbuf_size2_mem mem_top_ipin_7(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_tapbuf_size2_mem_1_ccff_tail),
       .ccff_tail (mux_tree_tapbuf_size2_mem_2_ccff_tail), .mem_out
       (mux_tree_tapbuf_size2_2_sram), .mem_outb
       (mux_tree_tapbuf_size2_2_sram_inv));
  mux_tree_tapbuf_size2_mem mem_top_ipin_8(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_tapbuf_size2_mem_2_ccff_tail),
       .ccff_tail (mux_tree_tapbuf_size2_mem_3_ccff_tail), .mem_out
       (mux_tree_tapbuf_size2_3_sram), .mem_outb
       (mux_tree_tapbuf_size2_3_sram_inv));
  mux_tree_tapbuf_size2_mem mem_top_ipin_9(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_tapbuf_size2_mem_3_ccff_tail),
       .ccff_tail (ccff_tail), .mem_out (mux_tree_tapbuf_size2_4_sram),
       .mem_outb (mux_tree_tapbuf_size2_4_sram_inv));
endmodule

module cby_0__1_(pReset, prog_clk, chany_bottom_in, chany_top_in,
     ccff_head, chany_bottom_out, chany_top_out,
     right_grid_left_width_0_height_0_subtile_0__pin_I_3_,
     right_grid_left_width_0_height_0_subtile_0__pin_I_7_,
     right_grid_left_width_0_height_0_subtile_0__pin_I_11_,
     right_grid_left_width_0_height_0_subtile_0__pin_I_15_,
     right_grid_left_width_0_height_0_subtile_0__pin_I_19_,
     right_grid_left_width_0_height_0_subtile_0__pin_I_23_,
     right_grid_left_width_0_height_0_subtile_0__pin_I_27_,
     right_grid_left_width_0_height_0_subtile_0__pin_I_31_,
     right_grid_left_width_0_height_0_subtile_0__pin_I_35_,
     right_grid_left_width_0_height_0_subtile_0__pin_I_39_,
     left_grid_right_width_0_height_0_subtile_0__pin_outpad_0_,
     left_grid_right_width_0_height_0_subtile_1__pin_outpad_0_,
     left_grid_right_width_0_height_0_subtile_2__pin_outpad_0_,
     left_grid_right_width_0_height_0_subtile_3__pin_outpad_0_,
     left_grid_right_width_0_height_0_subtile_4__pin_outpad_0_,
     left_grid_right_width_0_height_0_subtile_5__pin_outpad_0_,
     left_grid_right_width_0_height_0_subtile_6__pin_outpad_0_,
     left_grid_right_width_0_height_0_subtile_7__pin_outpad_0_,
     ccff_tail);
  input [0:0] pReset, prog_clk, ccff_head;
  input [0:9] chany_bottom_in, chany_top_in;
  output [0:9] chany_bottom_out, chany_top_out;
  output [0:0] right_grid_left_width_0_height_0_subtile_0__pin_I_3_,
       right_grid_left_width_0_height_0_subtile_0__pin_I_7_,
       right_grid_left_width_0_height_0_subtile_0__pin_I_11_,
       right_grid_left_width_0_height_0_subtile_0__pin_I_15_,
       right_grid_left_width_0_height_0_subtile_0__pin_I_19_,
       right_grid_left_width_0_height_0_subtile_0__pin_I_23_,
       right_grid_left_width_0_height_0_subtile_0__pin_I_27_,
       right_grid_left_width_0_height_0_subtile_0__pin_I_31_,
       right_grid_left_width_0_height_0_subtile_0__pin_I_35_,
       right_grid_left_width_0_height_0_subtile_0__pin_I_39_,
       left_grid_right_width_0_height_0_subtile_0__pin_outpad_0_,
       left_grid_right_width_0_height_0_subtile_1__pin_outpad_0_,
       left_grid_right_width_0_height_0_subtile_2__pin_outpad_0_,
       left_grid_right_width_0_height_0_subtile_3__pin_outpad_0_,
       left_grid_right_width_0_height_0_subtile_4__pin_outpad_0_,
       left_grid_right_width_0_height_0_subtile_5__pin_outpad_0_,
       left_grid_right_width_0_height_0_subtile_6__pin_outpad_0_,
       left_grid_right_width_0_height_0_subtile_7__pin_outpad_0_,
       ccff_tail;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:9] chany_bottom_in, chany_top_in;
  wire [0:9] chany_bottom_out, chany_top_out;
  wire [0:0] right_grid_left_width_0_height_0_subtile_0__pin_I_3_,
       right_grid_left_width_0_height_0_subtile_0__pin_I_7_,
       right_grid_left_width_0_height_0_subtile_0__pin_I_11_,
       right_grid_left_width_0_height_0_subtile_0__pin_I_15_,
       right_grid_left_width_0_height_0_subtile_0__pin_I_19_,
       right_grid_left_width_0_height_0_subtile_0__pin_I_23_,
       right_grid_left_width_0_height_0_subtile_0__pin_I_27_,
       right_grid_left_width_0_height_0_subtile_0__pin_I_31_,
       right_grid_left_width_0_height_0_subtile_0__pin_I_35_,
       right_grid_left_width_0_height_0_subtile_0__pin_I_39_,
       left_grid_right_width_0_height_0_subtile_0__pin_outpad_0_,
       left_grid_right_width_0_height_0_subtile_1__pin_outpad_0_,
       left_grid_right_width_0_height_0_subtile_2__pin_outpad_0_,
       left_grid_right_width_0_height_0_subtile_3__pin_outpad_0_,
       left_grid_right_width_0_height_0_subtile_4__pin_outpad_0_,
       left_grid_right_width_0_height_0_subtile_5__pin_outpad_0_,
       left_grid_right_width_0_height_0_subtile_6__pin_outpad_0_,
       left_grid_right_width_0_height_0_subtile_7__pin_outpad_0_,
       ccff_tail;
  wire [0:2] mux_tree_tapbuf_size4_0_sram;
  wire [0:2] mux_tree_tapbuf_size4_0_sram_inv;
  wire [0:2] mux_tree_tapbuf_size4_1_sram;
  wire [0:2] mux_tree_tapbuf_size4_1_sram_inv;
  wire [0:2] mux_tree_tapbuf_size4_2_sram;
  wire [0:2] mux_tree_tapbuf_size4_2_sram_inv;
  wire [0:2] mux_tree_tapbuf_size4_3_sram;
  wire [0:2] mux_tree_tapbuf_size4_3_sram_inv;
  wire [0:2] mux_tree_tapbuf_size4_4_sram;
  wire [0:2] mux_tree_tapbuf_size4_4_sram_inv;
  wire [0:2] mux_tree_tapbuf_size4_5_sram;
  wire [0:2] mux_tree_tapbuf_size4_5_sram_inv;
  wire [0:2] mux_tree_tapbuf_size4_6_sram;
  wire [0:2] mux_tree_tapbuf_size4_6_sram_inv;
  wire [0:2] mux_tree_tapbuf_size4_7_sram;
  wire [0:2] mux_tree_tapbuf_size4_7_sram_inv;
  wire [0:2] mux_tree_tapbuf_size4_8_sram;
  wire [0:2] mux_tree_tapbuf_size4_8_sram_inv;
  wire [0:2] mux_tree_tapbuf_size4_9_sram;
  wire [0:2] mux_tree_tapbuf_size4_9_sram_inv;
  wire [0:2] mux_tree_tapbuf_size4_10_sram;
  wire [0:2] mux_tree_tapbuf_size4_10_sram_inv;
  wire [0:2] mux_tree_tapbuf_size4_11_sram;
  wire [0:2] mux_tree_tapbuf_size4_11_sram_inv;
  wire [0:2] mux_tree_tapbuf_size4_12_sram;
  wire [0:2] mux_tree_tapbuf_size4_12_sram_inv;
  wire [0:0] mux_tree_tapbuf_size4_mem_0_ccff_tail;
  wire [0:0] mux_tree_tapbuf_size4_mem_1_ccff_tail;
  wire [0:0] mux_tree_tapbuf_size4_mem_2_ccff_tail;
  wire [0:0] mux_tree_tapbuf_size4_mem_3_ccff_tail;
  wire [0:0] mux_tree_tapbuf_size4_mem_4_ccff_tail;
  wire [0:0] mux_tree_tapbuf_size2_mem_4_ccff_tail;
  wire [0:0] mux_tree_tapbuf_size4_mem_5_ccff_tail;
  wire [0:0] mux_tree_tapbuf_size4_mem_6_ccff_tail;
  wire [0:0] mux_tree_tapbuf_size4_mem_7_ccff_tail;
  wire [0:0] mux_tree_tapbuf_size4_mem_8_ccff_tail;
  wire [0:0] mux_tree_tapbuf_size4_mem_9_ccff_tail;
  wire [0:0] mux_tree_tapbuf_size4_mem_10_ccff_tail;
  wire [0:0] mux_tree_tapbuf_size4_mem_11_ccff_tail;
  wire [0:1] mux_tree_tapbuf_size2_0_sram;
  wire [0:1] mux_tree_tapbuf_size2_0_sram_inv;
  wire [0:1] mux_tree_tapbuf_size2_1_sram;
  wire [0:1] mux_tree_tapbuf_size2_1_sram_inv;
  wire [0:1] mux_tree_tapbuf_size2_2_sram;
  wire [0:1] mux_tree_tapbuf_size2_2_sram_inv;
  wire [0:1] mux_tree_tapbuf_size2_3_sram;
  wire [0:1] mux_tree_tapbuf_size2_3_sram_inv;
  wire [0:1] mux_tree_tapbuf_size2_4_sram;
  wire [0:1] mux_tree_tapbuf_size2_4_sram_inv;
  wire [0:0] mux_tree_tapbuf_size2_mem_0_ccff_tail;
  wire [0:0] mux_tree_tapbuf_size2_mem_1_ccff_tail;
  wire [0:0] mux_tree_tapbuf_size2_mem_2_ccff_tail;
  wire [0:0] mux_tree_tapbuf_size2_mem_3_ccff_tail;
  assign chany_top_out[9] = chany_bottom_in[9];
  assign chany_top_out[8] = chany_bottom_in[8];
  assign chany_top_out[7] = chany_bottom_in[7];
  assign chany_top_out[6] = chany_bottom_in[6];
  assign chany_top_out[5] = chany_bottom_in[5];
  assign chany_top_out[4] = chany_bottom_in[4];
  assign chany_top_out[3] = chany_bottom_in[3];
  assign chany_top_out[2] = chany_bottom_in[2];
  assign chany_top_out[1] = chany_bottom_in[1];
  assign chany_top_out[0] = chany_bottom_in[0];
  assign chany_bottom_out[9] = chany_top_in[9];
  assign chany_bottom_out[8] = chany_top_in[8];
  assign chany_bottom_out[7] = chany_top_in[7];
  assign chany_bottom_out[6] = chany_top_in[6];
  assign chany_bottom_out[5] = chany_top_in[5];
  assign chany_bottom_out[4] = chany_top_in[4];
  assign chany_bottom_out[3] = chany_top_in[3];
  assign chany_bottom_out[2] = chany_top_in[2];
  assign chany_bottom_out[1] = chany_top_in[1];
  assign chany_bottom_out[0] = chany_top_in[0];
  mux_tree_tapbuf_size4 mux_left_ipin_0(.in ({chany_bottom_in[0],
       chany_top_in[0], chany_bottom_in[5], chany_top_in[5]}), .sram
       (mux_tree_tapbuf_size4_0_sram), .sram_inv
       (mux_tree_tapbuf_size4_0_sram_inv), .out
       (right_grid_left_width_0_height_0_subtile_0__pin_I_3_));
  mux_tree_tapbuf_size4 mux_left_ipin_1(.in ({chany_bottom_in[1],
       chany_top_in[1], chany_bottom_in[6], chany_top_in[6]}), .sram
       (mux_tree_tapbuf_size4_1_sram), .sram_inv
       (mux_tree_tapbuf_size4_1_sram_inv), .out
       (right_grid_left_width_0_height_0_subtile_0__pin_I_7_));
  mux_tree_tapbuf_size4 mux_left_ipin_2(.in ({chany_bottom_in[2],
       chany_top_in[2], chany_bottom_in[7], chany_top_in[7]}), .sram
       (mux_tree_tapbuf_size4_2_sram), .sram_inv
       (mux_tree_tapbuf_size4_2_sram_inv), .out
       (right_grid_left_width_0_height_0_subtile_0__pin_I_11_));
  mux_tree_tapbuf_size4 mux_left_ipin_3(.in ({chany_bottom_in[3],
       chany_top_in[3], chany_bottom_in[8], chany_top_in[8]}), .sram
       (mux_tree_tapbuf_size4_3_sram), .sram_inv
       (mux_tree_tapbuf_size4_3_sram_inv), .out
       (right_grid_left_width_0_height_0_subtile_0__pin_I_15_));
  mux_tree_tapbuf_size4 mux_left_ipin_4(.in ({chany_bottom_in[4],
       chany_top_in[4], chany_bottom_in[9], chany_top_in[9]}), .sram
       (mux_tree_tapbuf_size4_4_sram), .sram_inv
       (mux_tree_tapbuf_size4_4_sram_inv), .out
       (right_grid_left_width_0_height_0_subtile_0__pin_I_19_));
  mux_tree_tapbuf_size4 mux_right_ipin_0(.in ({chany_bottom_in[0],
       chany_top_in[0], chany_bottom_in[5], chany_top_in[5]}), .sram
       (mux_tree_tapbuf_size4_5_sram), .sram_inv
       (mux_tree_tapbuf_size4_5_sram_inv), .out
       (left_grid_right_width_0_height_0_subtile_0__pin_outpad_0_));
  mux_tree_tapbuf_size4 mux_right_ipin_1(.in ({chany_bottom_in[1],
       chany_top_in[1], chany_bottom_in[6], chany_top_in[6]}), .sram
       (mux_tree_tapbuf_size4_6_sram), .sram_inv
       (mux_tree_tapbuf_size4_6_sram_inv), .out
       (left_grid_right_width_0_height_0_subtile_1__pin_outpad_0_));
  mux_tree_tapbuf_size4 mux_right_ipin_2(.in ({chany_bottom_in[2],
       chany_top_in[2], chany_bottom_in[7], chany_top_in[7]}), .sram
       (mux_tree_tapbuf_size4_7_sram), .sram_inv
       (mux_tree_tapbuf_size4_7_sram_inv), .out
       (left_grid_right_width_0_height_0_subtile_2__pin_outpad_0_));
  mux_tree_tapbuf_size4 mux_right_ipin_3(.in ({chany_bottom_in[3],
       chany_top_in[3], chany_bottom_in[8], chany_top_in[8]}), .sram
       (mux_tree_tapbuf_size4_8_sram), .sram_inv
       (mux_tree_tapbuf_size4_8_sram_inv), .out
       (left_grid_right_width_0_height_0_subtile_3__pin_outpad_0_));
  mux_tree_tapbuf_size4 mux_right_ipin_4(.in ({chany_bottom_in[4],
       chany_top_in[4], chany_bottom_in[9], chany_top_in[9]}), .sram
       (mux_tree_tapbuf_size4_9_sram), .sram_inv
       (mux_tree_tapbuf_size4_9_sram_inv), .out
       (left_grid_right_width_0_height_0_subtile_4__pin_outpad_0_));
  mux_tree_tapbuf_size4 mux_right_ipin_5(.in ({chany_bottom_in[0],
       chany_top_in[0], chany_bottom_in[5], chany_top_in[5]}), .sram
       (mux_tree_tapbuf_size4_10_sram), .sram_inv
       (mux_tree_tapbuf_size4_10_sram_inv), .out
       (left_grid_right_width_0_height_0_subtile_5__pin_outpad_0_));
  mux_tree_tapbuf_size4 mux_right_ipin_6(.in ({chany_bottom_in[1],
       chany_top_in[1], chany_bottom_in[6], chany_top_in[6]}), .sram
       (mux_tree_tapbuf_size4_11_sram), .sram_inv
       (mux_tree_tapbuf_size4_11_sram_inv), .out
       (left_grid_right_width_0_height_0_subtile_6__pin_outpad_0_));
  mux_tree_tapbuf_size4 mux_right_ipin_7(.in ({chany_bottom_in[2],
       chany_top_in[2], chany_bottom_in[7], chany_top_in[7]}), .sram
       (mux_tree_tapbuf_size4_12_sram), .sram_inv
       (mux_tree_tapbuf_size4_12_sram_inv), .out
       (left_grid_right_width_0_height_0_subtile_7__pin_outpad_0_));
  mux_tree_tapbuf_size4_mem mem_left_ipin_0(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (ccff_head), .ccff_tail
       (mux_tree_tapbuf_size4_mem_0_ccff_tail), .mem_out
       (mux_tree_tapbuf_size4_0_sram), .mem_outb
       (mux_tree_tapbuf_size4_0_sram_inv));
  mux_tree_tapbuf_size4_mem mem_left_ipin_1(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_tapbuf_size4_mem_0_ccff_tail),
       .ccff_tail (mux_tree_tapbuf_size4_mem_1_ccff_tail), .mem_out
       (mux_tree_tapbuf_size4_1_sram), .mem_outb
       (mux_tree_tapbuf_size4_1_sram_inv));
  mux_tree_tapbuf_size4_mem mem_left_ipin_2(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_tapbuf_size4_mem_1_ccff_tail),
       .ccff_tail (mux_tree_tapbuf_size4_mem_2_ccff_tail), .mem_out
       (mux_tree_tapbuf_size4_2_sram), .mem_outb
       (mux_tree_tapbuf_size4_2_sram_inv));
  mux_tree_tapbuf_size4_mem mem_left_ipin_3(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_tapbuf_size4_mem_2_ccff_tail),
       .ccff_tail (mux_tree_tapbuf_size4_mem_3_ccff_tail), .mem_out
       (mux_tree_tapbuf_size4_3_sram), .mem_outb
       (mux_tree_tapbuf_size4_3_sram_inv));
  mux_tree_tapbuf_size4_mem mem_left_ipin_4(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_tapbuf_size4_mem_3_ccff_tail),
       .ccff_tail (mux_tree_tapbuf_size4_mem_4_ccff_tail), .mem_out
       (mux_tree_tapbuf_size4_4_sram), .mem_outb
       (mux_tree_tapbuf_size4_4_sram_inv));
  mux_tree_tapbuf_size4_mem mem_right_ipin_0(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size2_mem_4_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size4_mem_5_ccff_tail), .mem_out
       (mux_tree_tapbuf_size4_5_sram), .mem_outb
       (mux_tree_tapbuf_size4_5_sram_inv));
  mux_tree_tapbuf_size4_mem mem_right_ipin_1(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size4_mem_5_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size4_mem_6_ccff_tail), .mem_out
       (mux_tree_tapbuf_size4_6_sram), .mem_outb
       (mux_tree_tapbuf_size4_6_sram_inv));
  mux_tree_tapbuf_size4_mem mem_right_ipin_2(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size4_mem_6_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size4_mem_7_ccff_tail), .mem_out
       (mux_tree_tapbuf_size4_7_sram), .mem_outb
       (mux_tree_tapbuf_size4_7_sram_inv));
  mux_tree_tapbuf_size4_mem mem_right_ipin_3(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size4_mem_7_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size4_mem_8_ccff_tail), .mem_out
       (mux_tree_tapbuf_size4_8_sram), .mem_outb
       (mux_tree_tapbuf_size4_8_sram_inv));
  mux_tree_tapbuf_size4_mem mem_right_ipin_4(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size4_mem_8_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size4_mem_9_ccff_tail), .mem_out
       (mux_tree_tapbuf_size4_9_sram), .mem_outb
       (mux_tree_tapbuf_size4_9_sram_inv));
  mux_tree_tapbuf_size4_mem mem_right_ipin_5(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size4_mem_9_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size4_mem_10_ccff_tail), .mem_out
       (mux_tree_tapbuf_size4_10_sram), .mem_outb
       (mux_tree_tapbuf_size4_10_sram_inv));
  mux_tree_tapbuf_size4_mem mem_right_ipin_6(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size4_mem_10_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size4_mem_11_ccff_tail), .mem_out
       (mux_tree_tapbuf_size4_11_sram), .mem_outb
       (mux_tree_tapbuf_size4_11_sram_inv));
  mux_tree_tapbuf_size4_mem mem_right_ipin_7(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size4_mem_11_ccff_tail), .ccff_tail
       (ccff_tail), .mem_out (mux_tree_tapbuf_size4_12_sram), .mem_outb
       (mux_tree_tapbuf_size4_12_sram_inv));
  mux_tree_tapbuf_size2 mux_left_ipin_5(.in ({chany_bottom_in[5],
       chany_top_in[5]}), .sram (mux_tree_tapbuf_size2_0_sram),
       .sram_inv (mux_tree_tapbuf_size2_0_sram_inv), .out
       (right_grid_left_width_0_height_0_subtile_0__pin_I_23_));
  mux_tree_tapbuf_size2 mux_left_ipin_6(.in ({chany_bottom_in[6],
       chany_top_in[6]}), .sram (mux_tree_tapbuf_size2_1_sram),
       .sram_inv (mux_tree_tapbuf_size2_1_sram_inv), .out
       (right_grid_left_width_0_height_0_subtile_0__pin_I_27_));
  mux_tree_tapbuf_size2 mux_left_ipin_7(.in ({chany_bottom_in[7],
       chany_top_in[7]}), .sram (mux_tree_tapbuf_size2_2_sram),
       .sram_inv (mux_tree_tapbuf_size2_2_sram_inv), .out
       (right_grid_left_width_0_height_0_subtile_0__pin_I_31_));
  mux_tree_tapbuf_size2 mux_left_ipin_8(.in ({chany_bottom_in[8],
       chany_top_in[8]}), .sram (mux_tree_tapbuf_size2_3_sram),
       .sram_inv (mux_tree_tapbuf_size2_3_sram_inv), .out
       (right_grid_left_width_0_height_0_subtile_0__pin_I_35_));
  mux_tree_tapbuf_size2 mux_left_ipin_9(.in ({chany_bottom_in[9],
       chany_top_in[9]}), .sram (mux_tree_tapbuf_size2_4_sram),
       .sram_inv (mux_tree_tapbuf_size2_4_sram_inv), .out
       (right_grid_left_width_0_height_0_subtile_0__pin_I_39_));
  mux_tree_tapbuf_size2_mem mem_left_ipin_5(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_tapbuf_size4_mem_4_ccff_tail),
       .ccff_tail (mux_tree_tapbuf_size2_mem_0_ccff_tail), .mem_out
       (mux_tree_tapbuf_size2_0_sram), .mem_outb
       (mux_tree_tapbuf_size2_0_sram_inv));
  mux_tree_tapbuf_size2_mem mem_left_ipin_6(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_tapbuf_size2_mem_0_ccff_tail),
       .ccff_tail (mux_tree_tapbuf_size2_mem_1_ccff_tail), .mem_out
       (mux_tree_tapbuf_size2_1_sram), .mem_outb
       (mux_tree_tapbuf_size2_1_sram_inv));
  mux_tree_tapbuf_size2_mem mem_left_ipin_7(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_tapbuf_size2_mem_1_ccff_tail),
       .ccff_tail (mux_tree_tapbuf_size2_mem_2_ccff_tail), .mem_out
       (mux_tree_tapbuf_size2_2_sram), .mem_outb
       (mux_tree_tapbuf_size2_2_sram_inv));
  mux_tree_tapbuf_size2_mem mem_left_ipin_8(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_tapbuf_size2_mem_2_ccff_tail),
       .ccff_tail (mux_tree_tapbuf_size2_mem_3_ccff_tail), .mem_out
       (mux_tree_tapbuf_size2_3_sram), .mem_outb
       (mux_tree_tapbuf_size2_3_sram_inv));
  mux_tree_tapbuf_size2_mem mem_left_ipin_9(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_tapbuf_size2_mem_3_ccff_tail),
       .ccff_tail (mux_tree_tapbuf_size2_mem_4_ccff_tail), .mem_out
       (mux_tree_tapbuf_size2_4_sram), .mem_outb
       (mux_tree_tapbuf_size2_4_sram_inv));
endmodule

module cby_1__1_(pReset, prog_clk, chany_bottom_in, chany_top_in,
     ccff_head, chany_bottom_out, chany_top_out,
     right_grid_left_width_0_height_0_subtile_0__pin_outpad_0_,
     right_grid_left_width_0_height_0_subtile_1__pin_outpad_0_,
     right_grid_left_width_0_height_0_subtile_2__pin_outpad_0_,
     right_grid_left_width_0_height_0_subtile_3__pin_outpad_0_,
     right_grid_left_width_0_height_0_subtile_4__pin_outpad_0_,
     right_grid_left_width_0_height_0_subtile_5__pin_outpad_0_,
     right_grid_left_width_0_height_0_subtile_6__pin_outpad_0_,
     right_grid_left_width_0_height_0_subtile_7__pin_outpad_0_,
     left_grid_right_width_0_height_0_subtile_0__pin_I_1_,
     left_grid_right_width_0_height_0_subtile_0__pin_I_5_,
     left_grid_right_width_0_height_0_subtile_0__pin_I_9_,
     left_grid_right_width_0_height_0_subtile_0__pin_I_13_,
     left_grid_right_width_0_height_0_subtile_0__pin_I_17_,
     left_grid_right_width_0_height_0_subtile_0__pin_I_21_,
     left_grid_right_width_0_height_0_subtile_0__pin_I_25_,
     left_grid_right_width_0_height_0_subtile_0__pin_I_29_,
     left_grid_right_width_0_height_0_subtile_0__pin_I_33_,
     left_grid_right_width_0_height_0_subtile_0__pin_I_37_, ccff_tail);
  input [0:0] pReset, prog_clk, ccff_head;
  input [0:9] chany_bottom_in, chany_top_in;
  output [0:9] chany_bottom_out, chany_top_out;
  output [0:0]
       right_grid_left_width_0_height_0_subtile_0__pin_outpad_0_,
       right_grid_left_width_0_height_0_subtile_1__pin_outpad_0_,
       right_grid_left_width_0_height_0_subtile_2__pin_outpad_0_,
       right_grid_left_width_0_height_0_subtile_3__pin_outpad_0_,
       right_grid_left_width_0_height_0_subtile_4__pin_outpad_0_,
       right_grid_left_width_0_height_0_subtile_5__pin_outpad_0_,
       right_grid_left_width_0_height_0_subtile_6__pin_outpad_0_,
       right_grid_left_width_0_height_0_subtile_7__pin_outpad_0_,
       left_grid_right_width_0_height_0_subtile_0__pin_I_1_,
       left_grid_right_width_0_height_0_subtile_0__pin_I_5_,
       left_grid_right_width_0_height_0_subtile_0__pin_I_9_,
       left_grid_right_width_0_height_0_subtile_0__pin_I_13_,
       left_grid_right_width_0_height_0_subtile_0__pin_I_17_,
       left_grid_right_width_0_height_0_subtile_0__pin_I_21_,
       left_grid_right_width_0_height_0_subtile_0__pin_I_25_,
       left_grid_right_width_0_height_0_subtile_0__pin_I_29_,
       left_grid_right_width_0_height_0_subtile_0__pin_I_33_,
       left_grid_right_width_0_height_0_subtile_0__pin_I_37_, ccff_tail;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:9] chany_bottom_in, chany_top_in;
  wire [0:9] chany_bottom_out, chany_top_out;
  wire [0:0] right_grid_left_width_0_height_0_subtile_0__pin_outpad_0_,
       right_grid_left_width_0_height_0_subtile_1__pin_outpad_0_,
       right_grid_left_width_0_height_0_subtile_2__pin_outpad_0_,
       right_grid_left_width_0_height_0_subtile_3__pin_outpad_0_,
       right_grid_left_width_0_height_0_subtile_4__pin_outpad_0_,
       right_grid_left_width_0_height_0_subtile_5__pin_outpad_0_,
       right_grid_left_width_0_height_0_subtile_6__pin_outpad_0_,
       right_grid_left_width_0_height_0_subtile_7__pin_outpad_0_,
       left_grid_right_width_0_height_0_subtile_0__pin_I_1_,
       left_grid_right_width_0_height_0_subtile_0__pin_I_5_,
       left_grid_right_width_0_height_0_subtile_0__pin_I_9_,
       left_grid_right_width_0_height_0_subtile_0__pin_I_13_,
       left_grid_right_width_0_height_0_subtile_0__pin_I_17_,
       left_grid_right_width_0_height_0_subtile_0__pin_I_21_,
       left_grid_right_width_0_height_0_subtile_0__pin_I_25_,
       left_grid_right_width_0_height_0_subtile_0__pin_I_29_,
       left_grid_right_width_0_height_0_subtile_0__pin_I_33_,
       left_grid_right_width_0_height_0_subtile_0__pin_I_37_, ccff_tail;
  wire [0:2] mux_tree_tapbuf_size4_0_sram;
  wire [0:2] mux_tree_tapbuf_size4_0_sram_inv;
  wire [0:2] mux_tree_tapbuf_size4_1_sram;
  wire [0:2] mux_tree_tapbuf_size4_1_sram_inv;
  wire [0:2] mux_tree_tapbuf_size4_2_sram;
  wire [0:2] mux_tree_tapbuf_size4_2_sram_inv;
  wire [0:2] mux_tree_tapbuf_size4_3_sram;
  wire [0:2] mux_tree_tapbuf_size4_3_sram_inv;
  wire [0:2] mux_tree_tapbuf_size4_4_sram;
  wire [0:2] mux_tree_tapbuf_size4_4_sram_inv;
  wire [0:2] mux_tree_tapbuf_size4_5_sram;
  wire [0:2] mux_tree_tapbuf_size4_5_sram_inv;
  wire [0:2] mux_tree_tapbuf_size4_6_sram;
  wire [0:2] mux_tree_tapbuf_size4_6_sram_inv;
  wire [0:2] mux_tree_tapbuf_size4_7_sram;
  wire [0:2] mux_tree_tapbuf_size4_7_sram_inv;
  wire [0:2] mux_tree_tapbuf_size4_8_sram;
  wire [0:2] mux_tree_tapbuf_size4_8_sram_inv;
  wire [0:2] mux_tree_tapbuf_size4_9_sram;
  wire [0:2] mux_tree_tapbuf_size4_9_sram_inv;
  wire [0:2] mux_tree_tapbuf_size4_10_sram;
  wire [0:2] mux_tree_tapbuf_size4_10_sram_inv;
  wire [0:2] mux_tree_tapbuf_size4_11_sram;
  wire [0:2] mux_tree_tapbuf_size4_11_sram_inv;
  wire [0:2] mux_tree_tapbuf_size4_12_sram;
  wire [0:2] mux_tree_tapbuf_size4_12_sram_inv;
  wire [0:0] mux_tree_tapbuf_size4_mem_0_ccff_tail;
  wire [0:0] mux_tree_tapbuf_size4_mem_1_ccff_tail;
  wire [0:0] mux_tree_tapbuf_size4_mem_2_ccff_tail;
  wire [0:0] mux_tree_tapbuf_size4_mem_3_ccff_tail;
  wire [0:0] mux_tree_tapbuf_size4_mem_4_ccff_tail;
  wire [0:0] mux_tree_tapbuf_size4_mem_5_ccff_tail;
  wire [0:0] mux_tree_tapbuf_size4_mem_6_ccff_tail;
  wire [0:0] mux_tree_tapbuf_size4_mem_7_ccff_tail;
  wire [0:0] mux_tree_tapbuf_size4_mem_8_ccff_tail;
  wire [0:0] mux_tree_tapbuf_size4_mem_9_ccff_tail;
  wire [0:0] mux_tree_tapbuf_size4_mem_10_ccff_tail;
  wire [0:0] mux_tree_tapbuf_size4_mem_11_ccff_tail;
  wire [0:0] mux_tree_tapbuf_size4_mem_12_ccff_tail;
  wire [0:1] mux_tree_tapbuf_size2_0_sram;
  wire [0:1] mux_tree_tapbuf_size2_0_sram_inv;
  wire [0:1] mux_tree_tapbuf_size2_1_sram;
  wire [0:1] mux_tree_tapbuf_size2_1_sram_inv;
  wire [0:1] mux_tree_tapbuf_size2_2_sram;
  wire [0:1] mux_tree_tapbuf_size2_2_sram_inv;
  wire [0:1] mux_tree_tapbuf_size2_3_sram;
  wire [0:1] mux_tree_tapbuf_size2_3_sram_inv;
  wire [0:1] mux_tree_tapbuf_size2_4_sram;
  wire [0:1] mux_tree_tapbuf_size2_4_sram_inv;
  wire [0:0] mux_tree_tapbuf_size2_mem_0_ccff_tail;
  wire [0:0] mux_tree_tapbuf_size2_mem_1_ccff_tail;
  wire [0:0] mux_tree_tapbuf_size2_mem_2_ccff_tail;
  wire [0:0] mux_tree_tapbuf_size2_mem_3_ccff_tail;
  assign chany_top_out[9] = chany_bottom_in[9];
  assign chany_top_out[8] = chany_bottom_in[8];
  assign chany_top_out[7] = chany_bottom_in[7];
  assign chany_top_out[6] = chany_bottom_in[6];
  assign chany_top_out[5] = chany_bottom_in[5];
  assign chany_top_out[4] = chany_bottom_in[4];
  assign chany_top_out[3] = chany_bottom_in[3];
  assign chany_top_out[2] = chany_bottom_in[2];
  assign chany_top_out[1] = chany_bottom_in[1];
  assign chany_top_out[0] = chany_bottom_in[0];
  assign chany_bottom_out[9] = chany_top_in[9];
  assign chany_bottom_out[8] = chany_top_in[8];
  assign chany_bottom_out[7] = chany_top_in[7];
  assign chany_bottom_out[6] = chany_top_in[6];
  assign chany_bottom_out[5] = chany_top_in[5];
  assign chany_bottom_out[4] = chany_top_in[4];
  assign chany_bottom_out[3] = chany_top_in[3];
  assign chany_bottom_out[2] = chany_top_in[2];
  assign chany_bottom_out[1] = chany_top_in[1];
  assign chany_bottom_out[0] = chany_top_in[0];
  mux_tree_tapbuf_size4 mux_left_ipin_0(.in ({chany_bottom_in[0],
       chany_top_in[0], chany_bottom_in[5], chany_top_in[5]}), .sram
       (mux_tree_tapbuf_size4_0_sram), .sram_inv
       (mux_tree_tapbuf_size4_0_sram_inv), .out
       (right_grid_left_width_0_height_0_subtile_0__pin_outpad_0_));
  mux_tree_tapbuf_size4 mux_left_ipin_1(.in ({chany_bottom_in[1],
       chany_top_in[1], chany_bottom_in[6], chany_top_in[6]}), .sram
       (mux_tree_tapbuf_size4_1_sram), .sram_inv
       (mux_tree_tapbuf_size4_1_sram_inv), .out
       (right_grid_left_width_0_height_0_subtile_1__pin_outpad_0_));
  mux_tree_tapbuf_size4 mux_left_ipin_2(.in ({chany_bottom_in[2],
       chany_top_in[2], chany_bottom_in[7], chany_top_in[7]}), .sram
       (mux_tree_tapbuf_size4_2_sram), .sram_inv
       (mux_tree_tapbuf_size4_2_sram_inv), .out
       (right_grid_left_width_0_height_0_subtile_2__pin_outpad_0_));
  mux_tree_tapbuf_size4 mux_left_ipin_3(.in ({chany_bottom_in[3],
       chany_top_in[3], chany_bottom_in[8], chany_top_in[8]}), .sram
       (mux_tree_tapbuf_size4_3_sram), .sram_inv
       (mux_tree_tapbuf_size4_3_sram_inv), .out
       (right_grid_left_width_0_height_0_subtile_3__pin_outpad_0_));
  mux_tree_tapbuf_size4 mux_left_ipin_4(.in ({chany_bottom_in[4],
       chany_top_in[4], chany_bottom_in[9], chany_top_in[9]}), .sram
       (mux_tree_tapbuf_size4_4_sram), .sram_inv
       (mux_tree_tapbuf_size4_4_sram_inv), .out
       (right_grid_left_width_0_height_0_subtile_4__pin_outpad_0_));
  mux_tree_tapbuf_size4 mux_left_ipin_5(.in ({chany_bottom_in[0],
       chany_top_in[0], chany_bottom_in[5], chany_top_in[5]}), .sram
       (mux_tree_tapbuf_size4_5_sram), .sram_inv
       (mux_tree_tapbuf_size4_5_sram_inv), .out
       (right_grid_left_width_0_height_0_subtile_5__pin_outpad_0_));
  mux_tree_tapbuf_size4 mux_left_ipin_6(.in ({chany_bottom_in[1],
       chany_top_in[1], chany_bottom_in[6], chany_top_in[6]}), .sram
       (mux_tree_tapbuf_size4_6_sram), .sram_inv
       (mux_tree_tapbuf_size4_6_sram_inv), .out
       (right_grid_left_width_0_height_0_subtile_6__pin_outpad_0_));
  mux_tree_tapbuf_size4 mux_left_ipin_7(.in ({chany_bottom_in[2],
       chany_top_in[2], chany_bottom_in[7], chany_top_in[7]}), .sram
       (mux_tree_tapbuf_size4_7_sram), .sram_inv
       (mux_tree_tapbuf_size4_7_sram_inv), .out
       (right_grid_left_width_0_height_0_subtile_7__pin_outpad_0_));
  mux_tree_tapbuf_size4 mux_right_ipin_0(.in ({chany_bottom_in[3],
       chany_top_in[3], chany_bottom_in[8], chany_top_in[8]}), .sram
       (mux_tree_tapbuf_size4_8_sram), .sram_inv
       (mux_tree_tapbuf_size4_8_sram_inv), .out
       (left_grid_right_width_0_height_0_subtile_0__pin_I_1_));
  mux_tree_tapbuf_size4 mux_right_ipin_1(.in ({chany_bottom_in[4],
       chany_top_in[4], chany_bottom_in[9], chany_top_in[9]}), .sram
       (mux_tree_tapbuf_size4_9_sram), .sram_inv
       (mux_tree_tapbuf_size4_9_sram_inv), .out
       (left_grid_right_width_0_height_0_subtile_0__pin_I_5_));
  mux_tree_tapbuf_size4 mux_right_ipin_2(.in ({chany_bottom_in[0],
       chany_top_in[0], chany_bottom_in[5], chany_top_in[5]}), .sram
       (mux_tree_tapbuf_size4_10_sram), .sram_inv
       (mux_tree_tapbuf_size4_10_sram_inv), .out
       (left_grid_right_width_0_height_0_subtile_0__pin_I_9_));
  mux_tree_tapbuf_size4 mux_right_ipin_3(.in ({chany_bottom_in[1],
       chany_top_in[1], chany_bottom_in[6], chany_top_in[6]}), .sram
       (mux_tree_tapbuf_size4_11_sram), .sram_inv
       (mux_tree_tapbuf_size4_11_sram_inv), .out
       (left_grid_right_width_0_height_0_subtile_0__pin_I_13_));
  mux_tree_tapbuf_size4 mux_right_ipin_4(.in ({chany_bottom_in[2],
       chany_top_in[2], chany_bottom_in[7], chany_top_in[7]}), .sram
       (mux_tree_tapbuf_size4_12_sram), .sram_inv
       (mux_tree_tapbuf_size4_12_sram_inv), .out
       (left_grid_right_width_0_height_0_subtile_0__pin_I_17_));
  mux_tree_tapbuf_size4_mem mem_left_ipin_0(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (ccff_head), .ccff_tail
       (mux_tree_tapbuf_size4_mem_0_ccff_tail), .mem_out
       (mux_tree_tapbuf_size4_0_sram), .mem_outb
       (mux_tree_tapbuf_size4_0_sram_inv));
  mux_tree_tapbuf_size4_mem mem_left_ipin_1(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_tapbuf_size4_mem_0_ccff_tail),
       .ccff_tail (mux_tree_tapbuf_size4_mem_1_ccff_tail), .mem_out
       (mux_tree_tapbuf_size4_1_sram), .mem_outb
       (mux_tree_tapbuf_size4_1_sram_inv));
  mux_tree_tapbuf_size4_mem mem_left_ipin_2(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_tapbuf_size4_mem_1_ccff_tail),
       .ccff_tail (mux_tree_tapbuf_size4_mem_2_ccff_tail), .mem_out
       (mux_tree_tapbuf_size4_2_sram), .mem_outb
       (mux_tree_tapbuf_size4_2_sram_inv));
  mux_tree_tapbuf_size4_mem mem_left_ipin_3(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_tapbuf_size4_mem_2_ccff_tail),
       .ccff_tail (mux_tree_tapbuf_size4_mem_3_ccff_tail), .mem_out
       (mux_tree_tapbuf_size4_3_sram), .mem_outb
       (mux_tree_tapbuf_size4_3_sram_inv));
  mux_tree_tapbuf_size4_mem mem_left_ipin_4(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_tapbuf_size4_mem_3_ccff_tail),
       .ccff_tail (mux_tree_tapbuf_size4_mem_4_ccff_tail), .mem_out
       (mux_tree_tapbuf_size4_4_sram), .mem_outb
       (mux_tree_tapbuf_size4_4_sram_inv));
  mux_tree_tapbuf_size4_mem mem_left_ipin_5(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_tapbuf_size4_mem_4_ccff_tail),
       .ccff_tail (mux_tree_tapbuf_size4_mem_5_ccff_tail), .mem_out
       (mux_tree_tapbuf_size4_5_sram), .mem_outb
       (mux_tree_tapbuf_size4_5_sram_inv));
  mux_tree_tapbuf_size4_mem mem_left_ipin_6(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_tapbuf_size4_mem_5_ccff_tail),
       .ccff_tail (mux_tree_tapbuf_size4_mem_6_ccff_tail), .mem_out
       (mux_tree_tapbuf_size4_6_sram), .mem_outb
       (mux_tree_tapbuf_size4_6_sram_inv));
  mux_tree_tapbuf_size4_mem mem_left_ipin_7(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_tapbuf_size4_mem_6_ccff_tail),
       .ccff_tail (mux_tree_tapbuf_size4_mem_7_ccff_tail), .mem_out
       (mux_tree_tapbuf_size4_7_sram), .mem_outb
       (mux_tree_tapbuf_size4_7_sram_inv));
  mux_tree_tapbuf_size4_mem mem_right_ipin_0(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size4_mem_7_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size4_mem_8_ccff_tail), .mem_out
       (mux_tree_tapbuf_size4_8_sram), .mem_outb
       (mux_tree_tapbuf_size4_8_sram_inv));
  mux_tree_tapbuf_size4_mem mem_right_ipin_1(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size4_mem_8_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size4_mem_9_ccff_tail), .mem_out
       (mux_tree_tapbuf_size4_9_sram), .mem_outb
       (mux_tree_tapbuf_size4_9_sram_inv));
  mux_tree_tapbuf_size4_mem mem_right_ipin_2(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size4_mem_9_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size4_mem_10_ccff_tail), .mem_out
       (mux_tree_tapbuf_size4_10_sram), .mem_outb
       (mux_tree_tapbuf_size4_10_sram_inv));
  mux_tree_tapbuf_size4_mem mem_right_ipin_3(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size4_mem_10_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size4_mem_11_ccff_tail), .mem_out
       (mux_tree_tapbuf_size4_11_sram), .mem_outb
       (mux_tree_tapbuf_size4_11_sram_inv));
  mux_tree_tapbuf_size4_mem mem_right_ipin_4(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size4_mem_11_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size4_mem_12_ccff_tail), .mem_out
       (mux_tree_tapbuf_size4_12_sram), .mem_outb
       (mux_tree_tapbuf_size4_12_sram_inv));
  mux_tree_tapbuf_size2 mux_right_ipin_5(.in ({chany_bottom_in[3],
       chany_top_in[3]}), .sram (mux_tree_tapbuf_size2_0_sram),
       .sram_inv (mux_tree_tapbuf_size2_0_sram_inv), .out
       (left_grid_right_width_0_height_0_subtile_0__pin_I_21_));
  mux_tree_tapbuf_size2 mux_right_ipin_6(.in ({chany_bottom_in[4],
       chany_top_in[4]}), .sram (mux_tree_tapbuf_size2_1_sram),
       .sram_inv (mux_tree_tapbuf_size2_1_sram_inv), .out
       (left_grid_right_width_0_height_0_subtile_0__pin_I_25_));
  mux_tree_tapbuf_size2 mux_right_ipin_7(.in ({chany_bottom_in[5],
       chany_top_in[5]}), .sram (mux_tree_tapbuf_size2_2_sram),
       .sram_inv (mux_tree_tapbuf_size2_2_sram_inv), .out
       (left_grid_right_width_0_height_0_subtile_0__pin_I_29_));
  mux_tree_tapbuf_size2 mux_right_ipin_8(.in ({chany_bottom_in[6],
       chany_top_in[6]}), .sram (mux_tree_tapbuf_size2_3_sram),
       .sram_inv (mux_tree_tapbuf_size2_3_sram_inv), .out
       (left_grid_right_width_0_height_0_subtile_0__pin_I_33_));
  mux_tree_tapbuf_size2 mux_right_ipin_9(.in ({chany_bottom_in[7],
       chany_top_in[7]}), .sram (mux_tree_tapbuf_size2_4_sram),
       .sram_inv (mux_tree_tapbuf_size2_4_sram_inv), .out
       (left_grid_right_width_0_height_0_subtile_0__pin_I_37_));
  mux_tree_tapbuf_size2_mem mem_right_ipin_5(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size4_mem_12_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size2_mem_0_ccff_tail), .mem_out
       (mux_tree_tapbuf_size2_0_sram), .mem_outb
       (mux_tree_tapbuf_size2_0_sram_inv));
  mux_tree_tapbuf_size2_mem mem_right_ipin_6(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size2_mem_0_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size2_mem_1_ccff_tail), .mem_out
       (mux_tree_tapbuf_size2_1_sram), .mem_outb
       (mux_tree_tapbuf_size2_1_sram_inv));
  mux_tree_tapbuf_size2_mem mem_right_ipin_7(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size2_mem_1_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size2_mem_2_ccff_tail), .mem_out
       (mux_tree_tapbuf_size2_2_sram), .mem_outb
       (mux_tree_tapbuf_size2_2_sram_inv));
  mux_tree_tapbuf_size2_mem mem_right_ipin_8(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size2_mem_2_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size2_mem_3_ccff_tail), .mem_out
       (mux_tree_tapbuf_size2_3_sram), .mem_outb
       (mux_tree_tapbuf_size2_3_sram_inv));
  mux_tree_tapbuf_size2_mem mem_right_ipin_9(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size2_mem_3_ccff_tail), .ccff_tail (ccff_tail),
       .mem_out (mux_tree_tapbuf_size2_4_sram), .mem_outb
       (mux_tree_tapbuf_size2_4_sram_inv));
endmodule

module fpga_top(pReset, prog_clk, set, reset, clk, gfpga_pad_GPIO_PAD,
     ccff_head, ccff_tail);
  input [0:0] pReset, prog_clk, set, reset, clk, ccff_head;
  output [0:0] ccff_tail;
  inout [0:31] gfpga_pad_GPIO_PAD;
  wire [0:0] pReset, prog_clk, set, reset, clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:31] gfpga_pad_GPIO_PAD;
  wire [0:0]
       cbx_1__1__0_top_grid_bottom_width_0_height_0_subtile_0__pin_outpad_0_;
  wire [0:0]
       cbx_1__1__0_top_grid_bottom_width_0_height_0_subtile_1__pin_outpad_0_;
  wire [0:0]
       cbx_1__1__0_top_grid_bottom_width_0_height_0_subtile_2__pin_outpad_0_;
  wire [0:0]
       cbx_1__1__0_top_grid_bottom_width_0_height_0_subtile_3__pin_outpad_0_;
  wire [0:0]
       cbx_1__1__0_top_grid_bottom_width_0_height_0_subtile_4__pin_outpad_0_;
  wire [0:0]
       cbx_1__1__0_top_grid_bottom_width_0_height_0_subtile_5__pin_outpad_0_;
  wire [0:0]
       cbx_1__1__0_top_grid_bottom_width_0_height_0_subtile_6__pin_outpad_0_;
  wire [0:0]
       cbx_1__1__0_top_grid_bottom_width_0_height_0_subtile_7__pin_outpad_0_;
  wire [0:0] grid_io_right_0_ccff_tail;
  wire [0:0]
       grid_io_top_0_bottom_width_0_height_0_subtile_0__pin_inpad_0_;
  wire [0:0]
       grid_io_top_0_bottom_width_0_height_0_subtile_1__pin_inpad_0_;
  wire [0:0]
       grid_io_top_0_bottom_width_0_height_0_subtile_2__pin_inpad_0_;
  wire [0:0]
       grid_io_top_0_bottom_width_0_height_0_subtile_3__pin_inpad_0_;
  wire [0:0]
       grid_io_top_0_bottom_width_0_height_0_subtile_4__pin_inpad_0_;
  wire [0:0]
       grid_io_top_0_bottom_width_0_height_0_subtile_5__pin_inpad_0_;
  wire [0:0]
       grid_io_top_0_bottom_width_0_height_0_subtile_6__pin_inpad_0_;
  wire [0:0]
       grid_io_top_0_bottom_width_0_height_0_subtile_7__pin_inpad_0_;
  wire [0:0] grid_io_top_0_ccff_tail;
  wire [0:0]
       cby_1__1__0_right_grid_left_width_0_height_0_subtile_0__pin_outpad_0_;
  wire [0:0]
       cby_1__1__0_right_grid_left_width_0_height_0_subtile_1__pin_outpad_0_;
  wire [0:0]
       cby_1__1__0_right_grid_left_width_0_height_0_subtile_2__pin_outpad_0_;
  wire [0:0]
       cby_1__1__0_right_grid_left_width_0_height_0_subtile_3__pin_outpad_0_;
  wire [0:0]
       cby_1__1__0_right_grid_left_width_0_height_0_subtile_4__pin_outpad_0_;
  wire [0:0]
       cby_1__1__0_right_grid_left_width_0_height_0_subtile_5__pin_outpad_0_;
  wire [0:0]
       cby_1__1__0_right_grid_left_width_0_height_0_subtile_6__pin_outpad_0_;
  wire [0:0]
       cby_1__1__0_right_grid_left_width_0_height_0_subtile_7__pin_outpad_0_;
  wire [0:0] grid_io_bottom_0_ccff_tail;
  wire [0:0]
       grid_io_right_0_left_width_0_height_0_subtile_0__pin_inpad_0_;
  wire [0:0]
       grid_io_right_0_left_width_0_height_0_subtile_1__pin_inpad_0_;
  wire [0:0]
       grid_io_right_0_left_width_0_height_0_subtile_2__pin_inpad_0_;
  wire [0:0]
       grid_io_right_0_left_width_0_height_0_subtile_3__pin_inpad_0_;
  wire [0:0]
       grid_io_right_0_left_width_0_height_0_subtile_4__pin_inpad_0_;
  wire [0:0]
       grid_io_right_0_left_width_0_height_0_subtile_5__pin_inpad_0_;
  wire [0:0]
       grid_io_right_0_left_width_0_height_0_subtile_6__pin_inpad_0_;
  wire [0:0]
       grid_io_right_0_left_width_0_height_0_subtile_7__pin_inpad_0_;
  wire [0:0]
       cbx_1__0__0_bottom_grid_top_width_0_height_0_subtile_0__pin_outpad_0_;
  wire [0:0]
       cbx_1__0__0_bottom_grid_top_width_0_height_0_subtile_1__pin_outpad_0_;
  wire [0:0]
       cbx_1__0__0_bottom_grid_top_width_0_height_0_subtile_2__pin_outpad_0_;
  wire [0:0]
       cbx_1__0__0_bottom_grid_top_width_0_height_0_subtile_3__pin_outpad_0_;
  wire [0:0]
       cbx_1__0__0_bottom_grid_top_width_0_height_0_subtile_4__pin_outpad_0_;
  wire [0:0]
       cbx_1__0__0_bottom_grid_top_width_0_height_0_subtile_5__pin_outpad_0_;
  wire [0:0]
       cbx_1__0__0_bottom_grid_top_width_0_height_0_subtile_6__pin_outpad_0_;
  wire [0:0]
       cbx_1__0__0_bottom_grid_top_width_0_height_0_subtile_7__pin_outpad_0_;
  wire [0:0] cbx_1__0__0_ccff_tail;
  wire [0:0]
       grid_io_bottom_0_top_width_0_height_0_subtile_0__pin_inpad_0_;
  wire [0:0]
       grid_io_bottom_0_top_width_0_height_0_subtile_1__pin_inpad_0_;
  wire [0:0]
       grid_io_bottom_0_top_width_0_height_0_subtile_2__pin_inpad_0_;
  wire [0:0]
       grid_io_bottom_0_top_width_0_height_0_subtile_3__pin_inpad_0_;
  wire [0:0]
       grid_io_bottom_0_top_width_0_height_0_subtile_4__pin_inpad_0_;
  wire [0:0]
       grid_io_bottom_0_top_width_0_height_0_subtile_5__pin_inpad_0_;
  wire [0:0]
       grid_io_bottom_0_top_width_0_height_0_subtile_6__pin_inpad_0_;
  wire [0:0]
       grid_io_bottom_0_top_width_0_height_0_subtile_7__pin_inpad_0_;
  wire [0:0]
       cby_0__1__0_left_grid_right_width_0_height_0_subtile_0__pin_outpad_0_;
  wire [0:0]
       cby_0__1__0_left_grid_right_width_0_height_0_subtile_1__pin_outpad_0_;
  wire [0:0]
       cby_0__1__0_left_grid_right_width_0_height_0_subtile_2__pin_outpad_0_;
  wire [0:0]
       cby_0__1__0_left_grid_right_width_0_height_0_subtile_3__pin_outpad_0_;
  wire [0:0]
       cby_0__1__0_left_grid_right_width_0_height_0_subtile_4__pin_outpad_0_;
  wire [0:0]
       cby_0__1__0_left_grid_right_width_0_height_0_subtile_5__pin_outpad_0_;
  wire [0:0]
       cby_0__1__0_left_grid_right_width_0_height_0_subtile_6__pin_outpad_0_;
  wire [0:0]
       cby_0__1__0_left_grid_right_width_0_height_0_subtile_7__pin_outpad_0_;
  wire [0:0] cby_0__1__0_ccff_tail;
  wire [0:0]
       grid_io_left_0_right_width_0_height_0_subtile_0__pin_inpad_0_;
  wire [0:0]
       grid_io_left_0_right_width_0_height_0_subtile_1__pin_inpad_0_;
  wire [0:0]
       grid_io_left_0_right_width_0_height_0_subtile_2__pin_inpad_0_;
  wire [0:0]
       grid_io_left_0_right_width_0_height_0_subtile_3__pin_inpad_0_;
  wire [0:0]
       grid_io_left_0_right_width_0_height_0_subtile_4__pin_inpad_0_;
  wire [0:0]
       grid_io_left_0_right_width_0_height_0_subtile_5__pin_inpad_0_;
  wire [0:0]
       grid_io_left_0_right_width_0_height_0_subtile_6__pin_inpad_0_;
  wire [0:0]
       grid_io_left_0_right_width_0_height_0_subtile_7__pin_inpad_0_;
  wire [0:0] grid_io_left_0_ccff_tail;
  wire [0:0]
       cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_0_;
  wire [0:0]
       cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_4_;
  wire [0:0]
       cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_8_;
  wire [0:0]
       cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_12_;
  wire [0:0]
       cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_16_;
  wire [0:0]
       cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_20_;
  wire [0:0]
       cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_24_;
  wire [0:0]
       cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_28_;
  wire [0:0]
       cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_32_;
  wire [0:0]
       cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_36_;
  wire [0:0]
       grid_clb_1__1__undriven_top_width_0_height_0_subtile_0__pin_clk_0_;
  wire [0:0]
       cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_1_;
  wire [0:0]
       cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_5_;
  wire [0:0]
       cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_9_;
  wire [0:0]
       cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_13_;
  wire [0:0]
       cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_17_;
  wire [0:0]
       cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_21_;
  wire [0:0]
       cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_25_;
  wire [0:0]
       cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_29_;
  wire [0:0]
       cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_33_;
  wire [0:0]
       cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_37_;
  wire [0:0]
       cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_2_;
  wire [0:0]
       cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_6_;
  wire [0:0]
       cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_10_;
  wire [0:0]
       cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_14_;
  wire [0:0]
       cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_18_;
  wire [0:0]
       cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_22_;
  wire [0:0]
       cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_26_;
  wire [0:0]
       cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_30_;
  wire [0:0]
       cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_34_;
  wire [0:0]
       cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_38_;
  wire [0:0]
       cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_3_;
  wire [0:0]
       cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_7_;
  wire [0:0]
       cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_11_;
  wire [0:0]
       cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_15_;
  wire [0:0]
       cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_19_;
  wire [0:0]
       cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_23_;
  wire [0:0]
       cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_27_;
  wire [0:0]
       cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_31_;
  wire [0:0]
       cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_35_;
  wire [0:0]
       cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_39_;
  wire [0:0] cby_1__1__0_ccff_tail;
  wire [0:0] grid_clb_0_top_width_0_height_0_subtile_0__pin_O_0_;
  wire [0:0] grid_clb_0_top_width_0_height_0_subtile_0__pin_O_4_;
  wire [0:0] grid_clb_0_top_width_0_height_0_subtile_0__pin_O_8_;
  wire [0:0] grid_clb_0_top_width_0_height_0_subtile_0__pin_O_12_;
  wire [0:0] grid_clb_0_top_width_0_height_0_subtile_0__pin_O_16_;
  wire [0:0] grid_clb_0_right_width_0_height_0_subtile_0__pin_O_1_;
  wire [0:0] grid_clb_0_right_width_0_height_0_subtile_0__pin_O_5_;
  wire [0:0] grid_clb_0_right_width_0_height_0_subtile_0__pin_O_9_;
  wire [0:0] grid_clb_0_right_width_0_height_0_subtile_0__pin_O_13_;
  wire [0:0] grid_clb_0_right_width_0_height_0_subtile_0__pin_O_17_;
  wire [0:0] grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_2_;
  wire [0:0] grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_6_;
  wire [0:0] grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_10_;
  wire [0:0] grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_14_;
  wire [0:0] grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_18_;
  wire [0:0] grid_clb_0_left_width_0_height_0_subtile_0__pin_O_3_;
  wire [0:0] grid_clb_0_left_width_0_height_0_subtile_0__pin_O_7_;
  wire [0:0] grid_clb_0_left_width_0_height_0_subtile_0__pin_O_11_;
  wire [0:0] grid_clb_0_left_width_0_height_0_subtile_0__pin_O_15_;
  wire [0:0] grid_clb_0_left_width_0_height_0_subtile_0__pin_O_19_;
  wire [0:9] cby_0__1__0_chany_bottom_out;
  wire [0:9] cbx_1__0__0_chanx_left_out;
  wire [0:9] sb_0__0__0_chany_top_out;
  wire [0:9] sb_0__0__0_chanx_right_out;
  wire [0:0] sb_0__0__0_ccff_tail;
  wire [0:9] cbx_1__1__0_chanx_left_out;
  wire [0:9] cby_0__1__0_chany_top_out;
  wire [0:9] sb_0__1__0_chanx_right_out;
  wire [0:9] sb_0__1__0_chany_bottom_out;
  wire [0:0] sb_0__1__0_ccff_tail;
  wire [0:9] cby_1__1__0_chany_bottom_out;
  wire [0:9] cbx_1__0__0_chanx_right_out;
  wire [0:9] sb_1__0__0_chany_top_out;
  wire [0:9] sb_1__0__0_chanx_left_out;
  wire [0:0] sb_1__0__0_ccff_tail;
  wire [0:9] cby_1__1__0_chany_top_out;
  wire [0:9] cbx_1__1__0_chanx_right_out;
  wire [0:9] sb_1__1__0_chany_bottom_out;
  wire [0:9] sb_1__1__0_chanx_left_out;
  wire [0:0] sb_1__1__0_ccff_tail;
  wire [0:0] cbx_1__1__0_ccff_tail;
  grid_io_top grid_io_top_1__2_(.pReset (pReset), .prog_clk (prog_clk),
       .gfpga_pad_GPIO_PAD (gfpga_pad_GPIO_PAD[0:7]),
       .bottom_width_0_height_0_subtile_0__pin_outpad_0_
       (cbx_1__1__0_top_grid_bottom_width_0_height_0_subtile_0__pin_outpad_0_),
       .bottom_width_0_height_0_subtile_1__pin_outpad_0_
       (cbx_1__1__0_top_grid_bottom_width_0_height_0_subtile_1__pin_outpad_0_),
       .bottom_width_0_height_0_subtile_2__pin_outpad_0_
       (cbx_1__1__0_top_grid_bottom_width_0_height_0_subtile_2__pin_outpad_0_),
       .bottom_width_0_height_0_subtile_3__pin_outpad_0_
       (cbx_1__1__0_top_grid_bottom_width_0_height_0_subtile_3__pin_outpad_0_),
       .bottom_width_0_height_0_subtile_4__pin_outpad_0_
       (cbx_1__1__0_top_grid_bottom_width_0_height_0_subtile_4__pin_outpad_0_),
       .bottom_width_0_height_0_subtile_5__pin_outpad_0_
       (cbx_1__1__0_top_grid_bottom_width_0_height_0_subtile_5__pin_outpad_0_),
       .bottom_width_0_height_0_subtile_6__pin_outpad_0_
       (cbx_1__1__0_top_grid_bottom_width_0_height_0_subtile_6__pin_outpad_0_),
       .bottom_width_0_height_0_subtile_7__pin_outpad_0_
       (cbx_1__1__0_top_grid_bottom_width_0_height_0_subtile_7__pin_outpad_0_),
       .ccff_head (grid_io_right_0_ccff_tail),
       .bottom_width_0_height_0_subtile_0__pin_inpad_0_
       (grid_io_top_0_bottom_width_0_height_0_subtile_0__pin_inpad_0_),
       .bottom_width_0_height_0_subtile_1__pin_inpad_0_
       (grid_io_top_0_bottom_width_0_height_0_subtile_1__pin_inpad_0_),
       .bottom_width_0_height_0_subtile_2__pin_inpad_0_
       (grid_io_top_0_bottom_width_0_height_0_subtile_2__pin_inpad_0_),
       .bottom_width_0_height_0_subtile_3__pin_inpad_0_
       (grid_io_top_0_bottom_width_0_height_0_subtile_3__pin_inpad_0_),
       .bottom_width_0_height_0_subtile_4__pin_inpad_0_
       (grid_io_top_0_bottom_width_0_height_0_subtile_4__pin_inpad_0_),
       .bottom_width_0_height_0_subtile_5__pin_inpad_0_
       (grid_io_top_0_bottom_width_0_height_0_subtile_5__pin_inpad_0_),
       .bottom_width_0_height_0_subtile_6__pin_inpad_0_
       (grid_io_top_0_bottom_width_0_height_0_subtile_6__pin_inpad_0_),
       .bottom_width_0_height_0_subtile_7__pin_inpad_0_
       (grid_io_top_0_bottom_width_0_height_0_subtile_7__pin_inpad_0_),
       .ccff_tail (grid_io_top_0_ccff_tail));
  grid_io_right grid_io_right_2__1_(.pReset (pReset), .prog_clk
       (prog_clk), .gfpga_pad_GPIO_PAD (gfpga_pad_GPIO_PAD[8:15]),
       .left_width_0_height_0_subtile_0__pin_outpad_0_
       (cby_1__1__0_right_grid_left_width_0_height_0_subtile_0__pin_outpad_0_),
       .left_width_0_height_0_subtile_1__pin_outpad_0_
       (cby_1__1__0_right_grid_left_width_0_height_0_subtile_1__pin_outpad_0_),
       .left_width_0_height_0_subtile_2__pin_outpad_0_
       (cby_1__1__0_right_grid_left_width_0_height_0_subtile_2__pin_outpad_0_),
       .left_width_0_height_0_subtile_3__pin_outpad_0_
       (cby_1__1__0_right_grid_left_width_0_height_0_subtile_3__pin_outpad_0_),
       .left_width_0_height_0_subtile_4__pin_outpad_0_
       (cby_1__1__0_right_grid_left_width_0_height_0_subtile_4__pin_outpad_0_),
       .left_width_0_height_0_subtile_5__pin_outpad_0_
       (cby_1__1__0_right_grid_left_width_0_height_0_subtile_5__pin_outpad_0_),
       .left_width_0_height_0_subtile_6__pin_outpad_0_
       (cby_1__1__0_right_grid_left_width_0_height_0_subtile_6__pin_outpad_0_),
       .left_width_0_height_0_subtile_7__pin_outpad_0_
       (cby_1__1__0_right_grid_left_width_0_height_0_subtile_7__pin_outpad_0_),
       .ccff_head (grid_io_bottom_0_ccff_tail),
       .left_width_0_height_0_subtile_0__pin_inpad_0_
       (grid_io_right_0_left_width_0_height_0_subtile_0__pin_inpad_0_),
       .left_width_0_height_0_subtile_1__pin_inpad_0_
       (grid_io_right_0_left_width_0_height_0_subtile_1__pin_inpad_0_),
       .left_width_0_height_0_subtile_2__pin_inpad_0_
       (grid_io_right_0_left_width_0_height_0_subtile_2__pin_inpad_0_),
       .left_width_0_height_0_subtile_3__pin_inpad_0_
       (grid_io_right_0_left_width_0_height_0_subtile_3__pin_inpad_0_),
       .left_width_0_height_0_subtile_4__pin_inpad_0_
       (grid_io_right_0_left_width_0_height_0_subtile_4__pin_inpad_0_),
       .left_width_0_height_0_subtile_5__pin_inpad_0_
       (grid_io_right_0_left_width_0_height_0_subtile_5__pin_inpad_0_),
       .left_width_0_height_0_subtile_6__pin_inpad_0_
       (grid_io_right_0_left_width_0_height_0_subtile_6__pin_inpad_0_),
       .left_width_0_height_0_subtile_7__pin_inpad_0_
       (grid_io_right_0_left_width_0_height_0_subtile_7__pin_inpad_0_),
       .ccff_tail (grid_io_right_0_ccff_tail));
  grid_io_bottom grid_io_bottom_1__0_(.pReset (pReset), .prog_clk
       (prog_clk), .gfpga_pad_GPIO_PAD (gfpga_pad_GPIO_PAD[16:23]),
       .top_width_0_height_0_subtile_0__pin_outpad_0_
       (cbx_1__0__0_bottom_grid_top_width_0_height_0_subtile_0__pin_outpad_0_),
       .top_width_0_height_0_subtile_1__pin_outpad_0_
       (cbx_1__0__0_bottom_grid_top_width_0_height_0_subtile_1__pin_outpad_0_),
       .top_width_0_height_0_subtile_2__pin_outpad_0_
       (cbx_1__0__0_bottom_grid_top_width_0_height_0_subtile_2__pin_outpad_0_),
       .top_width_0_height_0_subtile_3__pin_outpad_0_
       (cbx_1__0__0_bottom_grid_top_width_0_height_0_subtile_3__pin_outpad_0_),
       .top_width_0_height_0_subtile_4__pin_outpad_0_
       (cbx_1__0__0_bottom_grid_top_width_0_height_0_subtile_4__pin_outpad_0_),
       .top_width_0_height_0_subtile_5__pin_outpad_0_
       (cbx_1__0__0_bottom_grid_top_width_0_height_0_subtile_5__pin_outpad_0_),
       .top_width_0_height_0_subtile_6__pin_outpad_0_
       (cbx_1__0__0_bottom_grid_top_width_0_height_0_subtile_6__pin_outpad_0_),
       .top_width_0_height_0_subtile_7__pin_outpad_0_
       (cbx_1__0__0_bottom_grid_top_width_0_height_0_subtile_7__pin_outpad_0_),
       .ccff_head (cbx_1__0__0_ccff_tail),
       .top_width_0_height_0_subtile_0__pin_inpad_0_
       (grid_io_bottom_0_top_width_0_height_0_subtile_0__pin_inpad_0_),
       .top_width_0_height_0_subtile_1__pin_inpad_0_
       (grid_io_bottom_0_top_width_0_height_0_subtile_1__pin_inpad_0_),
       .top_width_0_height_0_subtile_2__pin_inpad_0_
       (grid_io_bottom_0_top_width_0_height_0_subtile_2__pin_inpad_0_),
       .top_width_0_height_0_subtile_3__pin_inpad_0_
       (grid_io_bottom_0_top_width_0_height_0_subtile_3__pin_inpad_0_),
       .top_width_0_height_0_subtile_4__pin_inpad_0_
       (grid_io_bottom_0_top_width_0_height_0_subtile_4__pin_inpad_0_),
       .top_width_0_height_0_subtile_5__pin_inpad_0_
       (grid_io_bottom_0_top_width_0_height_0_subtile_5__pin_inpad_0_),
       .top_width_0_height_0_subtile_6__pin_inpad_0_
       (grid_io_bottom_0_top_width_0_height_0_subtile_6__pin_inpad_0_),
       .top_width_0_height_0_subtile_7__pin_inpad_0_
       (grid_io_bottom_0_top_width_0_height_0_subtile_7__pin_inpad_0_),
       .ccff_tail (grid_io_bottom_0_ccff_tail));
  grid_io_left grid_io_left_0__1_(.pReset (pReset), .prog_clk
       (prog_clk), .gfpga_pad_GPIO_PAD (gfpga_pad_GPIO_PAD[24:31]),
       .right_width_0_height_0_subtile_0__pin_outpad_0_
       (cby_0__1__0_left_grid_right_width_0_height_0_subtile_0__pin_outpad_0_),
       .right_width_0_height_0_subtile_1__pin_outpad_0_
       (cby_0__1__0_left_grid_right_width_0_height_0_subtile_1__pin_outpad_0_),
       .right_width_0_height_0_subtile_2__pin_outpad_0_
       (cby_0__1__0_left_grid_right_width_0_height_0_subtile_2__pin_outpad_0_),
       .right_width_0_height_0_subtile_3__pin_outpad_0_
       (cby_0__1__0_left_grid_right_width_0_height_0_subtile_3__pin_outpad_0_),
       .right_width_0_height_0_subtile_4__pin_outpad_0_
       (cby_0__1__0_left_grid_right_width_0_height_0_subtile_4__pin_outpad_0_),
       .right_width_0_height_0_subtile_5__pin_outpad_0_
       (cby_0__1__0_left_grid_right_width_0_height_0_subtile_5__pin_outpad_0_),
       .right_width_0_height_0_subtile_6__pin_outpad_0_
       (cby_0__1__0_left_grid_right_width_0_height_0_subtile_6__pin_outpad_0_),
       .right_width_0_height_0_subtile_7__pin_outpad_0_
       (cby_0__1__0_left_grid_right_width_0_height_0_subtile_7__pin_outpad_0_),
       .ccff_head (cby_0__1__0_ccff_tail),
       .right_width_0_height_0_subtile_0__pin_inpad_0_
       (grid_io_left_0_right_width_0_height_0_subtile_0__pin_inpad_0_),
       .right_width_0_height_0_subtile_1__pin_inpad_0_
       (grid_io_left_0_right_width_0_height_0_subtile_1__pin_inpad_0_),
       .right_width_0_height_0_subtile_2__pin_inpad_0_
       (grid_io_left_0_right_width_0_height_0_subtile_2__pin_inpad_0_),
       .right_width_0_height_0_subtile_3__pin_inpad_0_
       (grid_io_left_0_right_width_0_height_0_subtile_3__pin_inpad_0_),
       .right_width_0_height_0_subtile_4__pin_inpad_0_
       (grid_io_left_0_right_width_0_height_0_subtile_4__pin_inpad_0_),
       .right_width_0_height_0_subtile_5__pin_inpad_0_
       (grid_io_left_0_right_width_0_height_0_subtile_5__pin_inpad_0_),
       .right_width_0_height_0_subtile_6__pin_inpad_0_
       (grid_io_left_0_right_width_0_height_0_subtile_6__pin_inpad_0_),
       .right_width_0_height_0_subtile_7__pin_inpad_0_
       (grid_io_left_0_right_width_0_height_0_subtile_7__pin_inpad_0_),
       .ccff_tail (grid_io_left_0_ccff_tail));
  grid_clb grid_clb_1__1_(.pReset (pReset), .prog_clk (prog_clk), .set
       (set), .reset (reset), .clk (clk),
       .top_width_0_height_0_subtile_0__pin_I_0_
       (cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_0_),
       .top_width_0_height_0_subtile_0__pin_I_4_
       (cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_4_),
       .top_width_0_height_0_subtile_0__pin_I_8_
       (cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_8_),
       .top_width_0_height_0_subtile_0__pin_I_12_
       (cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_12_),
       .top_width_0_height_0_subtile_0__pin_I_16_
       (cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_16_),
       .top_width_0_height_0_subtile_0__pin_I_20_
       (cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_20_),
       .top_width_0_height_0_subtile_0__pin_I_24_
       (cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_24_),
       .top_width_0_height_0_subtile_0__pin_I_28_
       (cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_28_),
       .top_width_0_height_0_subtile_0__pin_I_32_
       (cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_32_),
       .top_width_0_height_0_subtile_0__pin_I_36_
       (cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_36_),
       .top_width_0_height_0_subtile_0__pin_clk_0_
       (grid_clb_1__1__undriven_top_width_0_height_0_subtile_0__pin_clk_0_),
       .right_width_0_height_0_subtile_0__pin_I_1_
       (cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_1_),
       .right_width_0_height_0_subtile_0__pin_I_5_
       (cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_5_),
       .right_width_0_height_0_subtile_0__pin_I_9_
       (cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_9_),
       .right_width_0_height_0_subtile_0__pin_I_13_
       (cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_13_),
       .right_width_0_height_0_subtile_0__pin_I_17_
       (cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_17_),
       .right_width_0_height_0_subtile_0__pin_I_21_
       (cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_21_),
       .right_width_0_height_0_subtile_0__pin_I_25_
       (cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_25_),
       .right_width_0_height_0_subtile_0__pin_I_29_
       (cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_29_),
       .right_width_0_height_0_subtile_0__pin_I_33_
       (cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_33_),
       .right_width_0_height_0_subtile_0__pin_I_37_
       (cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_37_),
       .bottom_width_0_height_0_subtile_0__pin_I_2_
       (cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_2_),
       .bottom_width_0_height_0_subtile_0__pin_I_6_
       (cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_6_),
       .bottom_width_0_height_0_subtile_0__pin_I_10_
       (cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_10_),
       .bottom_width_0_height_0_subtile_0__pin_I_14_
       (cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_14_),
       .bottom_width_0_height_0_subtile_0__pin_I_18_
       (cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_18_),
       .bottom_width_0_height_0_subtile_0__pin_I_22_
       (cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_22_),
       .bottom_width_0_height_0_subtile_0__pin_I_26_
       (cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_26_),
       .bottom_width_0_height_0_subtile_0__pin_I_30_
       (cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_30_),
       .bottom_width_0_height_0_subtile_0__pin_I_34_
       (cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_34_),
       .bottom_width_0_height_0_subtile_0__pin_I_38_
       (cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_38_),
       .left_width_0_height_0_subtile_0__pin_I_3_
       (cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_3_),
       .left_width_0_height_0_subtile_0__pin_I_7_
       (cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_7_),
       .left_width_0_height_0_subtile_0__pin_I_11_
       (cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_11_),
       .left_width_0_height_0_subtile_0__pin_I_15_
       (cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_15_),
       .left_width_0_height_0_subtile_0__pin_I_19_
       (cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_19_),
       .left_width_0_height_0_subtile_0__pin_I_23_
       (cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_23_),
       .left_width_0_height_0_subtile_0__pin_I_27_
       (cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_27_),
       .left_width_0_height_0_subtile_0__pin_I_31_
       (cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_31_),
       .left_width_0_height_0_subtile_0__pin_I_35_
       (cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_35_),
       .left_width_0_height_0_subtile_0__pin_I_39_
       (cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_39_),
       .ccff_head (cby_1__1__0_ccff_tail),
       .top_width_0_height_0_subtile_0__pin_O_0_
       (grid_clb_0_top_width_0_height_0_subtile_0__pin_O_0_),
       .top_width_0_height_0_subtile_0__pin_O_4_
       (grid_clb_0_top_width_0_height_0_subtile_0__pin_O_4_),
       .top_width_0_height_0_subtile_0__pin_O_8_
       (grid_clb_0_top_width_0_height_0_subtile_0__pin_O_8_),
       .top_width_0_height_0_subtile_0__pin_O_12_
       (grid_clb_0_top_width_0_height_0_subtile_0__pin_O_12_),
       .top_width_0_height_0_subtile_0__pin_O_16_
       (grid_clb_0_top_width_0_height_0_subtile_0__pin_O_16_),
       .right_width_0_height_0_subtile_0__pin_O_1_
       (grid_clb_0_right_width_0_height_0_subtile_0__pin_O_1_),
       .right_width_0_height_0_subtile_0__pin_O_5_
       (grid_clb_0_right_width_0_height_0_subtile_0__pin_O_5_),
       .right_width_0_height_0_subtile_0__pin_O_9_
       (grid_clb_0_right_width_0_height_0_subtile_0__pin_O_9_),
       .right_width_0_height_0_subtile_0__pin_O_13_
       (grid_clb_0_right_width_0_height_0_subtile_0__pin_O_13_),
       .right_width_0_height_0_subtile_0__pin_O_17_
       (grid_clb_0_right_width_0_height_0_subtile_0__pin_O_17_),
       .bottom_width_0_height_0_subtile_0__pin_O_2_
       (grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_2_),
       .bottom_width_0_height_0_subtile_0__pin_O_6_
       (grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_6_),
       .bottom_width_0_height_0_subtile_0__pin_O_10_
       (grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_10_),
       .bottom_width_0_height_0_subtile_0__pin_O_14_
       (grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_14_),
       .bottom_width_0_height_0_subtile_0__pin_O_18_
       (grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_18_),
       .left_width_0_height_0_subtile_0__pin_O_3_
       (grid_clb_0_left_width_0_height_0_subtile_0__pin_O_3_),
       .left_width_0_height_0_subtile_0__pin_O_7_
       (grid_clb_0_left_width_0_height_0_subtile_0__pin_O_7_),
       .left_width_0_height_0_subtile_0__pin_O_11_
       (grid_clb_0_left_width_0_height_0_subtile_0__pin_O_11_),
       .left_width_0_height_0_subtile_0__pin_O_15_
       (grid_clb_0_left_width_0_height_0_subtile_0__pin_O_15_),
       .left_width_0_height_0_subtile_0__pin_O_19_
       (grid_clb_0_left_width_0_height_0_subtile_0__pin_O_19_),
       .ccff_tail (ccff_tail));
  sb_0__0_ sb_0__0_(.pReset (pReset), .prog_clk (prog_clk),
       .chany_top_in (cby_0__1__0_chany_bottom_out),
       .top_left_grid_right_width_0_height_0_subtile_0__pin_inpad_0_
       (grid_io_left_0_right_width_0_height_0_subtile_0__pin_inpad_0_),
       .top_left_grid_right_width_0_height_0_subtile_1__pin_inpad_0_
       (grid_io_left_0_right_width_0_height_0_subtile_1__pin_inpad_0_),
       .top_left_grid_right_width_0_height_0_subtile_2__pin_inpad_0_
       (grid_io_left_0_right_width_0_height_0_subtile_2__pin_inpad_0_),
       .top_left_grid_right_width_0_height_0_subtile_3__pin_inpad_0_
       (grid_io_left_0_right_width_0_height_0_subtile_3__pin_inpad_0_),
       .top_left_grid_right_width_0_height_0_subtile_4__pin_inpad_0_
       (grid_io_left_0_right_width_0_height_0_subtile_4__pin_inpad_0_),
       .top_left_grid_right_width_0_height_0_subtile_5__pin_inpad_0_
       (grid_io_left_0_right_width_0_height_0_subtile_5__pin_inpad_0_),
       .top_left_grid_right_width_0_height_0_subtile_6__pin_inpad_0_
       (grid_io_left_0_right_width_0_height_0_subtile_6__pin_inpad_0_),
       .top_left_grid_right_width_0_height_0_subtile_7__pin_inpad_0_
       (grid_io_left_0_right_width_0_height_0_subtile_7__pin_inpad_0_),
       .top_right_grid_left_width_0_height_0_subtile_0__pin_O_3_
       (grid_clb_0_left_width_0_height_0_subtile_0__pin_O_3_),
       .top_right_grid_left_width_0_height_0_subtile_0__pin_O_7_
       (grid_clb_0_left_width_0_height_0_subtile_0__pin_O_7_),
       .top_right_grid_left_width_0_height_0_subtile_0__pin_O_11_
       (grid_clb_0_left_width_0_height_0_subtile_0__pin_O_11_),
       .top_right_grid_left_width_0_height_0_subtile_0__pin_O_15_
       (grid_clb_0_left_width_0_height_0_subtile_0__pin_O_15_),
       .top_right_grid_left_width_0_height_0_subtile_0__pin_O_19_
       (grid_clb_0_left_width_0_height_0_subtile_0__pin_O_19_),
       .chanx_right_in (cbx_1__0__0_chanx_left_out),
       .right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_2_
       (grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_2_),
       .right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_6_
       (grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_6_),
       .right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_10_
       (grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_10_),
       .right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_14_
       (grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_14_),
       .right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_18_
       (grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_18_),
       .right_bottom_grid_top_width_0_height_0_subtile_0__pin_inpad_0_
       (grid_io_bottom_0_top_width_0_height_0_subtile_0__pin_inpad_0_),
       .right_bottom_grid_top_width_0_height_0_subtile_1__pin_inpad_0_
       (grid_io_bottom_0_top_width_0_height_0_subtile_1__pin_inpad_0_),
       .right_bottom_grid_top_width_0_height_0_subtile_2__pin_inpad_0_
       (grid_io_bottom_0_top_width_0_height_0_subtile_2__pin_inpad_0_),
       .right_bottom_grid_top_width_0_height_0_subtile_3__pin_inpad_0_
       (grid_io_bottom_0_top_width_0_height_0_subtile_3__pin_inpad_0_),
       .right_bottom_grid_top_width_0_height_0_subtile_4__pin_inpad_0_
       (grid_io_bottom_0_top_width_0_height_0_subtile_4__pin_inpad_0_),
       .right_bottom_grid_top_width_0_height_0_subtile_5__pin_inpad_0_
       (grid_io_bottom_0_top_width_0_height_0_subtile_5__pin_inpad_0_),
       .right_bottom_grid_top_width_0_height_0_subtile_6__pin_inpad_0_
       (grid_io_bottom_0_top_width_0_height_0_subtile_6__pin_inpad_0_),
       .right_bottom_grid_top_width_0_height_0_subtile_7__pin_inpad_0_
       (grid_io_bottom_0_top_width_0_height_0_subtile_7__pin_inpad_0_),
       .ccff_head (ccff_head), .chany_top_out
       (sb_0__0__0_chany_top_out), .chanx_right_out
       (sb_0__0__0_chanx_right_out), .ccff_tail (sb_0__0__0_ccff_tail));
  sb_0__1_ sb_0__1_(.pReset (pReset), .prog_clk (prog_clk),
       .chanx_right_in (cbx_1__1__0_chanx_left_out),
       .right_top_grid_bottom_width_0_height_0_subtile_0__pin_inpad_0_
       (grid_io_top_0_bottom_width_0_height_0_subtile_0__pin_inpad_0_),
       .right_top_grid_bottom_width_0_height_0_subtile_1__pin_inpad_0_
       (grid_io_top_0_bottom_width_0_height_0_subtile_1__pin_inpad_0_),
       .right_top_grid_bottom_width_0_height_0_subtile_2__pin_inpad_0_
       (grid_io_top_0_bottom_width_0_height_0_subtile_2__pin_inpad_0_),
       .right_top_grid_bottom_width_0_height_0_subtile_3__pin_inpad_0_
       (grid_io_top_0_bottom_width_0_height_0_subtile_3__pin_inpad_0_),
       .right_top_grid_bottom_width_0_height_0_subtile_4__pin_inpad_0_
       (grid_io_top_0_bottom_width_0_height_0_subtile_4__pin_inpad_0_),
       .right_top_grid_bottom_width_0_height_0_subtile_5__pin_inpad_0_
       (grid_io_top_0_bottom_width_0_height_0_subtile_5__pin_inpad_0_),
       .right_top_grid_bottom_width_0_height_0_subtile_6__pin_inpad_0_
       (grid_io_top_0_bottom_width_0_height_0_subtile_6__pin_inpad_0_),
       .right_top_grid_bottom_width_0_height_0_subtile_7__pin_inpad_0_
       (grid_io_top_0_bottom_width_0_height_0_subtile_7__pin_inpad_0_),
       .right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_0_
       (grid_clb_0_top_width_0_height_0_subtile_0__pin_O_0_),
       .right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_4_
       (grid_clb_0_top_width_0_height_0_subtile_0__pin_O_4_),
       .right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_8_
       (grid_clb_0_top_width_0_height_0_subtile_0__pin_O_8_),
       .right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_12_
       (grid_clb_0_top_width_0_height_0_subtile_0__pin_O_12_),
       .right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_16_
       (grid_clb_0_top_width_0_height_0_subtile_0__pin_O_16_),
       .chany_bottom_in (cby_0__1__0_chany_top_out),
       .bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_3_
       (grid_clb_0_left_width_0_height_0_subtile_0__pin_O_3_),
       .bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_7_
       (grid_clb_0_left_width_0_height_0_subtile_0__pin_O_7_),
       .bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_11_
       (grid_clb_0_left_width_0_height_0_subtile_0__pin_O_11_),
       .bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_15_
       (grid_clb_0_left_width_0_height_0_subtile_0__pin_O_15_),
       .bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_19_
       (grid_clb_0_left_width_0_height_0_subtile_0__pin_O_19_),
       .bottom_left_grid_right_width_0_height_0_subtile_0__pin_inpad_0_
       (grid_io_left_0_right_width_0_height_0_subtile_0__pin_inpad_0_),
       .bottom_left_grid_right_width_0_height_0_subtile_1__pin_inpad_0_
       (grid_io_left_0_right_width_0_height_0_subtile_1__pin_inpad_0_),
       .bottom_left_grid_right_width_0_height_0_subtile_2__pin_inpad_0_
       (grid_io_left_0_right_width_0_height_0_subtile_2__pin_inpad_0_),
       .bottom_left_grid_right_width_0_height_0_subtile_3__pin_inpad_0_
       (grid_io_left_0_right_width_0_height_0_subtile_3__pin_inpad_0_),
       .bottom_left_grid_right_width_0_height_0_subtile_4__pin_inpad_0_
       (grid_io_left_0_right_width_0_height_0_subtile_4__pin_inpad_0_),
       .bottom_left_grid_right_width_0_height_0_subtile_5__pin_inpad_0_
       (grid_io_left_0_right_width_0_height_0_subtile_5__pin_inpad_0_),
       .bottom_left_grid_right_width_0_height_0_subtile_6__pin_inpad_0_
       (grid_io_left_0_right_width_0_height_0_subtile_6__pin_inpad_0_),
       .bottom_left_grid_right_width_0_height_0_subtile_7__pin_inpad_0_
       (grid_io_left_0_right_width_0_height_0_subtile_7__pin_inpad_0_),
       .ccff_head (grid_io_top_0_ccff_tail), .chanx_right_out
       (sb_0__1__0_chanx_right_out), .chany_bottom_out
       (sb_0__1__0_chany_bottom_out), .ccff_tail
       (sb_0__1__0_ccff_tail));
  sb_1__0_ sb_1__0_(.pReset (pReset), .prog_clk (prog_clk),
       .chany_top_in (cby_1__1__0_chany_bottom_out),
       .top_left_grid_right_width_0_height_0_subtile_0__pin_O_1_
       (grid_clb_0_right_width_0_height_0_subtile_0__pin_O_1_),
       .top_left_grid_right_width_0_height_0_subtile_0__pin_O_5_
       (grid_clb_0_right_width_0_height_0_subtile_0__pin_O_5_),
       .top_left_grid_right_width_0_height_0_subtile_0__pin_O_9_
       (grid_clb_0_right_width_0_height_0_subtile_0__pin_O_9_),
       .top_left_grid_right_width_0_height_0_subtile_0__pin_O_13_
       (grid_clb_0_right_width_0_height_0_subtile_0__pin_O_13_),
       .top_left_grid_right_width_0_height_0_subtile_0__pin_O_17_
       (grid_clb_0_right_width_0_height_0_subtile_0__pin_O_17_),
       .top_right_grid_left_width_0_height_0_subtile_0__pin_inpad_0_
       (grid_io_right_0_left_width_0_height_0_subtile_0__pin_inpad_0_),
       .top_right_grid_left_width_0_height_0_subtile_1__pin_inpad_0_
       (grid_io_right_0_left_width_0_height_0_subtile_1__pin_inpad_0_),
       .top_right_grid_left_width_0_height_0_subtile_2__pin_inpad_0_
       (grid_io_right_0_left_width_0_height_0_subtile_2__pin_inpad_0_),
       .top_right_grid_left_width_0_height_0_subtile_3__pin_inpad_0_
       (grid_io_right_0_left_width_0_height_0_subtile_3__pin_inpad_0_),
       .top_right_grid_left_width_0_height_0_subtile_4__pin_inpad_0_
       (grid_io_right_0_left_width_0_height_0_subtile_4__pin_inpad_0_),
       .top_right_grid_left_width_0_height_0_subtile_5__pin_inpad_0_
       (grid_io_right_0_left_width_0_height_0_subtile_5__pin_inpad_0_),
       .top_right_grid_left_width_0_height_0_subtile_6__pin_inpad_0_
       (grid_io_right_0_left_width_0_height_0_subtile_6__pin_inpad_0_),
       .top_right_grid_left_width_0_height_0_subtile_7__pin_inpad_0_
       (grid_io_right_0_left_width_0_height_0_subtile_7__pin_inpad_0_),
       .chanx_left_in (cbx_1__0__0_chanx_right_out),
       .left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_2_
       (grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_2_),
       .left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_6_
       (grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_6_),
       .left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_10_
       (grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_10_),
       .left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_14_
       (grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_14_),
       .left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_18_
       (grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_18_),
       .left_bottom_grid_top_width_0_height_0_subtile_0__pin_inpad_0_
       (grid_io_bottom_0_top_width_0_height_0_subtile_0__pin_inpad_0_),
       .left_bottom_grid_top_width_0_height_0_subtile_1__pin_inpad_0_
       (grid_io_bottom_0_top_width_0_height_0_subtile_1__pin_inpad_0_),
       .left_bottom_grid_top_width_0_height_0_subtile_2__pin_inpad_0_
       (grid_io_bottom_0_top_width_0_height_0_subtile_2__pin_inpad_0_),
       .left_bottom_grid_top_width_0_height_0_subtile_3__pin_inpad_0_
       (grid_io_bottom_0_top_width_0_height_0_subtile_3__pin_inpad_0_),
       .left_bottom_grid_top_width_0_height_0_subtile_4__pin_inpad_0_
       (grid_io_bottom_0_top_width_0_height_0_subtile_4__pin_inpad_0_),
       .left_bottom_grid_top_width_0_height_0_subtile_5__pin_inpad_0_
       (grid_io_bottom_0_top_width_0_height_0_subtile_5__pin_inpad_0_),
       .left_bottom_grid_top_width_0_height_0_subtile_6__pin_inpad_0_
       (grid_io_bottom_0_top_width_0_height_0_subtile_6__pin_inpad_0_),
       .left_bottom_grid_top_width_0_height_0_subtile_7__pin_inpad_0_
       (grid_io_bottom_0_top_width_0_height_0_subtile_7__pin_inpad_0_),
       .ccff_head (sb_0__0__0_ccff_tail), .chany_top_out
       (sb_1__0__0_chany_top_out), .chanx_left_out
       (sb_1__0__0_chanx_left_out), .ccff_tail (sb_1__0__0_ccff_tail));
  sb_1__1_ sb_1__1_(.pReset (pReset), .prog_clk (prog_clk),
       .chany_bottom_in (cby_1__1__0_chany_top_out),
       .bottom_right_grid_left_width_0_height_0_subtile_0__pin_inpad_0_
       (grid_io_right_0_left_width_0_height_0_subtile_0__pin_inpad_0_),
       .bottom_right_grid_left_width_0_height_0_subtile_1__pin_inpad_0_
       (grid_io_right_0_left_width_0_height_0_subtile_1__pin_inpad_0_),
       .bottom_right_grid_left_width_0_height_0_subtile_2__pin_inpad_0_
       (grid_io_right_0_left_width_0_height_0_subtile_2__pin_inpad_0_),
       .bottom_right_grid_left_width_0_height_0_subtile_3__pin_inpad_0_
       (grid_io_right_0_left_width_0_height_0_subtile_3__pin_inpad_0_),
       .bottom_right_grid_left_width_0_height_0_subtile_4__pin_inpad_0_
       (grid_io_right_0_left_width_0_height_0_subtile_4__pin_inpad_0_),
       .bottom_right_grid_left_width_0_height_0_subtile_5__pin_inpad_0_
       (grid_io_right_0_left_width_0_height_0_subtile_5__pin_inpad_0_),
       .bottom_right_grid_left_width_0_height_0_subtile_6__pin_inpad_0_
       (grid_io_right_0_left_width_0_height_0_subtile_6__pin_inpad_0_),
       .bottom_right_grid_left_width_0_height_0_subtile_7__pin_inpad_0_
       (grid_io_right_0_left_width_0_height_0_subtile_7__pin_inpad_0_),
       .bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_1_
       (grid_clb_0_right_width_0_height_0_subtile_0__pin_O_1_),
       .bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_5_
       (grid_clb_0_right_width_0_height_0_subtile_0__pin_O_5_),
       .bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_9_
       (grid_clb_0_right_width_0_height_0_subtile_0__pin_O_9_),
       .bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_13_
       (grid_clb_0_right_width_0_height_0_subtile_0__pin_O_13_),
       .bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_17_
       (grid_clb_0_right_width_0_height_0_subtile_0__pin_O_17_),
       .chanx_left_in (cbx_1__1__0_chanx_right_out),
       .left_top_grid_bottom_width_0_height_0_subtile_0__pin_inpad_0_
       (grid_io_top_0_bottom_width_0_height_0_subtile_0__pin_inpad_0_),
       .left_top_grid_bottom_width_0_height_0_subtile_1__pin_inpad_0_
       (grid_io_top_0_bottom_width_0_height_0_subtile_1__pin_inpad_0_),
       .left_top_grid_bottom_width_0_height_0_subtile_2__pin_inpad_0_
       (grid_io_top_0_bottom_width_0_height_0_subtile_2__pin_inpad_0_),
       .left_top_grid_bottom_width_0_height_0_subtile_3__pin_inpad_0_
       (grid_io_top_0_bottom_width_0_height_0_subtile_3__pin_inpad_0_),
       .left_top_grid_bottom_width_0_height_0_subtile_4__pin_inpad_0_
       (grid_io_top_0_bottom_width_0_height_0_subtile_4__pin_inpad_0_),
       .left_top_grid_bottom_width_0_height_0_subtile_5__pin_inpad_0_
       (grid_io_top_0_bottom_width_0_height_0_subtile_5__pin_inpad_0_),
       .left_top_grid_bottom_width_0_height_0_subtile_6__pin_inpad_0_
       (grid_io_top_0_bottom_width_0_height_0_subtile_6__pin_inpad_0_),
       .left_top_grid_bottom_width_0_height_0_subtile_7__pin_inpad_0_
       (grid_io_top_0_bottom_width_0_height_0_subtile_7__pin_inpad_0_),
       .left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_0_
       (grid_clb_0_top_width_0_height_0_subtile_0__pin_O_0_),
       .left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_4_
       (grid_clb_0_top_width_0_height_0_subtile_0__pin_O_4_),
       .left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_8_
       (grid_clb_0_top_width_0_height_0_subtile_0__pin_O_8_),
       .left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_12_
       (grid_clb_0_top_width_0_height_0_subtile_0__pin_O_12_),
       .left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_16_
       (grid_clb_0_top_width_0_height_0_subtile_0__pin_O_16_),
       .ccff_head (grid_io_left_0_ccff_tail), .chany_bottom_out
       (sb_1__1__0_chany_bottom_out), .chanx_left_out
       (sb_1__1__0_chanx_left_out), .ccff_tail (sb_1__1__0_ccff_tail));
  cbx_1__0_ cbx_1__0_(.pReset (pReset), .prog_clk (prog_clk),
       .chanx_left_in (sb_0__0__0_chanx_right_out), .chanx_right_in
       (sb_1__0__0_chanx_left_out), .ccff_head (sb_1__0__0_ccff_tail),
       .chanx_left_out (cbx_1__0__0_chanx_left_out), .chanx_right_out
       (cbx_1__0__0_chanx_right_out),
       .top_grid_bottom_width_0_height_0_subtile_0__pin_I_2_
       (cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_2_),
       .top_grid_bottom_width_0_height_0_subtile_0__pin_I_6_
       (cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_6_),
       .top_grid_bottom_width_0_height_0_subtile_0__pin_I_10_
       (cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_10_),
       .top_grid_bottom_width_0_height_0_subtile_0__pin_I_14_
       (cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_14_),
       .top_grid_bottom_width_0_height_0_subtile_0__pin_I_18_
       (cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_18_),
       .top_grid_bottom_width_0_height_0_subtile_0__pin_I_22_
       (cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_22_),
       .top_grid_bottom_width_0_height_0_subtile_0__pin_I_26_
       (cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_26_),
       .top_grid_bottom_width_0_height_0_subtile_0__pin_I_30_
       (cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_30_),
       .top_grid_bottom_width_0_height_0_subtile_0__pin_I_34_
       (cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_34_),
       .top_grid_bottom_width_0_height_0_subtile_0__pin_I_38_
       (cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_38_),
       .bottom_grid_top_width_0_height_0_subtile_0__pin_outpad_0_
       (cbx_1__0__0_bottom_grid_top_width_0_height_0_subtile_0__pin_outpad_0_),
       .bottom_grid_top_width_0_height_0_subtile_1__pin_outpad_0_
       (cbx_1__0__0_bottom_grid_top_width_0_height_0_subtile_1__pin_outpad_0_),
       .bottom_grid_top_width_0_height_0_subtile_2__pin_outpad_0_
       (cbx_1__0__0_bottom_grid_top_width_0_height_0_subtile_2__pin_outpad_0_),
       .bottom_grid_top_width_0_height_0_subtile_3__pin_outpad_0_
       (cbx_1__0__0_bottom_grid_top_width_0_height_0_subtile_3__pin_outpad_0_),
       .bottom_grid_top_width_0_height_0_subtile_4__pin_outpad_0_
       (cbx_1__0__0_bottom_grid_top_width_0_height_0_subtile_4__pin_outpad_0_),
       .bottom_grid_top_width_0_height_0_subtile_5__pin_outpad_0_
       (cbx_1__0__0_bottom_grid_top_width_0_height_0_subtile_5__pin_outpad_0_),
       .bottom_grid_top_width_0_height_0_subtile_6__pin_outpad_0_
       (cbx_1__0__0_bottom_grid_top_width_0_height_0_subtile_6__pin_outpad_0_),
       .bottom_grid_top_width_0_height_0_subtile_7__pin_outpad_0_
       (cbx_1__0__0_bottom_grid_top_width_0_height_0_subtile_7__pin_outpad_0_),
       .ccff_tail (cbx_1__0__0_ccff_tail));
  cbx_1__1_ cbx_1__1_(.pReset (pReset), .prog_clk (prog_clk),
       .chanx_left_in (sb_0__1__0_chanx_right_out), .chanx_right_in
       (sb_1__1__0_chanx_left_out), .ccff_head (sb_1__1__0_ccff_tail),
       .chanx_left_out (cbx_1__1__0_chanx_left_out), .chanx_right_out
       (cbx_1__1__0_chanx_right_out),
       .top_grid_bottom_width_0_height_0_subtile_0__pin_outpad_0_
       (cbx_1__1__0_top_grid_bottom_width_0_height_0_subtile_0__pin_outpad_0_),
       .top_grid_bottom_width_0_height_0_subtile_1__pin_outpad_0_
       (cbx_1__1__0_top_grid_bottom_width_0_height_0_subtile_1__pin_outpad_0_),
       .top_grid_bottom_width_0_height_0_subtile_2__pin_outpad_0_
       (cbx_1__1__0_top_grid_bottom_width_0_height_0_subtile_2__pin_outpad_0_),
       .top_grid_bottom_width_0_height_0_subtile_3__pin_outpad_0_
       (cbx_1__1__0_top_grid_bottom_width_0_height_0_subtile_3__pin_outpad_0_),
       .top_grid_bottom_width_0_height_0_subtile_4__pin_outpad_0_
       (cbx_1__1__0_top_grid_bottom_width_0_height_0_subtile_4__pin_outpad_0_),
       .top_grid_bottom_width_0_height_0_subtile_5__pin_outpad_0_
       (cbx_1__1__0_top_grid_bottom_width_0_height_0_subtile_5__pin_outpad_0_),
       .top_grid_bottom_width_0_height_0_subtile_6__pin_outpad_0_
       (cbx_1__1__0_top_grid_bottom_width_0_height_0_subtile_6__pin_outpad_0_),
       .top_grid_bottom_width_0_height_0_subtile_7__pin_outpad_0_
       (cbx_1__1__0_top_grid_bottom_width_0_height_0_subtile_7__pin_outpad_0_),
       .bottom_grid_top_width_0_height_0_subtile_0__pin_I_0_
       (cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_0_),
       .bottom_grid_top_width_0_height_0_subtile_0__pin_I_4_
       (cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_4_),
       .bottom_grid_top_width_0_height_0_subtile_0__pin_I_8_
       (cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_8_),
       .bottom_grid_top_width_0_height_0_subtile_0__pin_I_12_
       (cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_12_),
       .bottom_grid_top_width_0_height_0_subtile_0__pin_I_16_
       (cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_16_),
       .bottom_grid_top_width_0_height_0_subtile_0__pin_I_20_
       (cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_20_),
       .bottom_grid_top_width_0_height_0_subtile_0__pin_I_24_
       (cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_24_),
       .bottom_grid_top_width_0_height_0_subtile_0__pin_I_28_
       (cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_28_),
       .bottom_grid_top_width_0_height_0_subtile_0__pin_I_32_
       (cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_32_),
       .bottom_grid_top_width_0_height_0_subtile_0__pin_I_36_
       (cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_36_),
       .ccff_tail (cbx_1__1__0_ccff_tail));
  cby_0__1_ cby_0__1_(.pReset (pReset), .prog_clk (prog_clk),
       .chany_bottom_in (sb_0__0__0_chany_top_out), .chany_top_in
       (sb_0__1__0_chany_bottom_out), .ccff_head
       (sb_0__1__0_ccff_tail), .chany_bottom_out
       (cby_0__1__0_chany_bottom_out), .chany_top_out
       (cby_0__1__0_chany_top_out),
       .right_grid_left_width_0_height_0_subtile_0__pin_I_3_
       (cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_3_),
       .right_grid_left_width_0_height_0_subtile_0__pin_I_7_
       (cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_7_),
       .right_grid_left_width_0_height_0_subtile_0__pin_I_11_
       (cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_11_),
       .right_grid_left_width_0_height_0_subtile_0__pin_I_15_
       (cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_15_),
       .right_grid_left_width_0_height_0_subtile_0__pin_I_19_
       (cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_19_),
       .right_grid_left_width_0_height_0_subtile_0__pin_I_23_
       (cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_23_),
       .right_grid_left_width_0_height_0_subtile_0__pin_I_27_
       (cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_27_),
       .right_grid_left_width_0_height_0_subtile_0__pin_I_31_
       (cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_31_),
       .right_grid_left_width_0_height_0_subtile_0__pin_I_35_
       (cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_35_),
       .right_grid_left_width_0_height_0_subtile_0__pin_I_39_
       (cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_39_),
       .left_grid_right_width_0_height_0_subtile_0__pin_outpad_0_
       (cby_0__1__0_left_grid_right_width_0_height_0_subtile_0__pin_outpad_0_),
       .left_grid_right_width_0_height_0_subtile_1__pin_outpad_0_
       (cby_0__1__0_left_grid_right_width_0_height_0_subtile_1__pin_outpad_0_),
       .left_grid_right_width_0_height_0_subtile_2__pin_outpad_0_
       (cby_0__1__0_left_grid_right_width_0_height_0_subtile_2__pin_outpad_0_),
       .left_grid_right_width_0_height_0_subtile_3__pin_outpad_0_
       (cby_0__1__0_left_grid_right_width_0_height_0_subtile_3__pin_outpad_0_),
       .left_grid_right_width_0_height_0_subtile_4__pin_outpad_0_
       (cby_0__1__0_left_grid_right_width_0_height_0_subtile_4__pin_outpad_0_),
       .left_grid_right_width_0_height_0_subtile_5__pin_outpad_0_
       (cby_0__1__0_left_grid_right_width_0_height_0_subtile_5__pin_outpad_0_),
       .left_grid_right_width_0_height_0_subtile_6__pin_outpad_0_
       (cby_0__1__0_left_grid_right_width_0_height_0_subtile_6__pin_outpad_0_),
       .left_grid_right_width_0_height_0_subtile_7__pin_outpad_0_
       (cby_0__1__0_left_grid_right_width_0_height_0_subtile_7__pin_outpad_0_),
       .ccff_tail (cby_0__1__0_ccff_tail));
  cby_1__1_ cby_1__1_(.pReset (pReset), .prog_clk (prog_clk),
       .chany_bottom_in (sb_1__0__0_chany_top_out), .chany_top_in
       (sb_1__1__0_chany_bottom_out), .ccff_head
       (cbx_1__1__0_ccff_tail), .chany_bottom_out
       (cby_1__1__0_chany_bottom_out), .chany_top_out
       (cby_1__1__0_chany_top_out),
       .right_grid_left_width_0_height_0_subtile_0__pin_outpad_0_
       (cby_1__1__0_right_grid_left_width_0_height_0_subtile_0__pin_outpad_0_),
       .right_grid_left_width_0_height_0_subtile_1__pin_outpad_0_
       (cby_1__1__0_right_grid_left_width_0_height_0_subtile_1__pin_outpad_0_),
       .right_grid_left_width_0_height_0_subtile_2__pin_outpad_0_
       (cby_1__1__0_right_grid_left_width_0_height_0_subtile_2__pin_outpad_0_),
       .right_grid_left_width_0_height_0_subtile_3__pin_outpad_0_
       (cby_1__1__0_right_grid_left_width_0_height_0_subtile_3__pin_outpad_0_),
       .right_grid_left_width_0_height_0_subtile_4__pin_outpad_0_
       (cby_1__1__0_right_grid_left_width_0_height_0_subtile_4__pin_outpad_0_),
       .right_grid_left_width_0_height_0_subtile_5__pin_outpad_0_
       (cby_1__1__0_right_grid_left_width_0_height_0_subtile_5__pin_outpad_0_),
       .right_grid_left_width_0_height_0_subtile_6__pin_outpad_0_
       (cby_1__1__0_right_grid_left_width_0_height_0_subtile_6__pin_outpad_0_),
       .right_grid_left_width_0_height_0_subtile_7__pin_outpad_0_
       (cby_1__1__0_right_grid_left_width_0_height_0_subtile_7__pin_outpad_0_),
       .left_grid_right_width_0_height_0_subtile_0__pin_I_1_
       (cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_1_),
       .left_grid_right_width_0_height_0_subtile_0__pin_I_5_
       (cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_5_),
       .left_grid_right_width_0_height_0_subtile_0__pin_I_9_
       (cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_9_),
       .left_grid_right_width_0_height_0_subtile_0__pin_I_13_
       (cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_13_),
       .left_grid_right_width_0_height_0_subtile_0__pin_I_17_
       (cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_17_),
       .left_grid_right_width_0_height_0_subtile_0__pin_I_21_
       (cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_21_),
       .left_grid_right_width_0_height_0_subtile_0__pin_I_25_
       (cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_25_),
       .left_grid_right_width_0_height_0_subtile_0__pin_I_29_
       (cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_29_),
       .left_grid_right_width_0_height_0_subtile_0__pin_I_33_
       (cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_33_),
       .left_grid_right_width_0_height_0_subtile_0__pin_I_37_
       (cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_37_),
       .ccff_tail (cby_1__1__0_ccff_tail));
endmodule

