// Seed: 3103598587
module module_0 (
    output tri0 id_0,
    output wor id_1,
    input tri0 id_2,
    input tri1 id_3,
    input supply0 id_4,
    input wire id_5,
    input wand id_6,
    input supply0 id_7,
    input uwire id_8,
    output uwire id_9,
    input tri0 id_10,
    input wand id_11,
    output tri id_12,
    input tri0 id_13
);
endmodule
module module_1 (
    input  tri0  id_0,
    input  tri0  id_1,
    input  wor   id_2,
    output wand  id_3,
    input  tri1  id_4,
    input  tri0  id_5,
    output wor   id_6,
    input  uwire id_7,
    output tri0  id_8,
    output tri   id_9
);
  wire id_11;
  module_0(
      id_3, id_3, id_1, id_7, id_7, id_1, id_4, id_0, id_0, id_6, id_1, id_5, id_6, id_0
  );
endmodule
