Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Jan 19 00:50:50 2022
| Host         : BrooksRig running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file NARNet_SmallCache_control_sets_placed.rpt
| Design       : NARNet_SmallCache
| Device       : xc7s50
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    17 |
|    Minimum number of control sets                        |    17 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    29 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    17 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |    11 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              17 |           11 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              77 |           34 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              45 |           16 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------+---------------------------+-------------------+------------------+----------------+--------------+
|         Clock Signal         |       Enable Signal       |  Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------+---------------------------+-------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG               | l1_ind                    | l1_ind[2]_i_1_n_0 |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG               | l1_ind                    |                   |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG               | n_reg1                    |                   |                5 |              5 |         1.00 |
|  clk_IBUF_BUFG               | tap                       |                   |                2 |              5 |         2.50 |
|  wrom/rom_reg_reg[7]_i_2_n_0 |                           |                   |                7 |              8 |         1.14 |
|  clk_IBUF_BUFG               | acc_res                   |                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG               | param_cache[4][7]_i_1_n_0 |                   |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG               | param_cache[2][7]_i_1_n_0 |                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG               | param_cache[1][7]_i_1_n_0 |                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG               | param_cache               |                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG               | param_cache[3][7]_i_1_n_0 |                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG               | xdl[16][7]_i_1_n_0        | rst_IBUF          |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG               | x_in_reg                  |                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG               | y_out_reg                 |                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG               |                           |                   |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG               | p_0_in__0                 |                   |                2 |             16 |         8.00 |
|  clk_IBUF_BUFG               | n_reg1                    | n_reg1[7]_i_1_n_0 |               10 |             35 |         3.50 |
+------------------------------+---------------------------+-------------------+------------------+----------------+--------------+


