{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1550026043527 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1550026043531 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 12 20:47:23 2019 " "Processing started: Tue Feb 12 20:47:23 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1550026043531 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550026043531 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off array_multi_5bit -c array_multi_5bit " "Command: quartus_map --read_settings_files=on --write_settings_files=off array_multi_5bit -c array_multi_5bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550026043531 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1550026043901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file half_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 half_adder-dataflow " "Found design unit 1: half_adder-dataflow" {  } { { "half_adder.vhd" "" { Text "G:/PURDUE/Semester VII - Spring 2019/ECE371/Github/Labs/Lab 2 ex3 - multiplier/half_adder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550026052012 ""} { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Found entity 1: half_adder" {  } { { "half_adder.vhd" "" { Text "G:/PURDUE/Semester VII - Spring 2019/ECE371/Github/Labs/Lab 2 ex3 - multiplier/half_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550026052012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550026052012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rca_4bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rca_4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rca_4bit-behavioral " "Found design unit 1: rca_4bit-behavioral" {  } { { "rca_4bit.vhd" "" { Text "G:/PURDUE/Semester VII - Spring 2019/ECE371/Github/Labs/Lab 2 ex3 - multiplier/rca_4bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550026052015 ""} { "Info" "ISGN_ENTITY_NAME" "1 rca_4bit " "Found entity 1: rca_4bit" {  } { { "rca_4bit.vhd" "" { Text "G:/PURDUE/Semester VII - Spring 2019/ECE371/Github/Labs/Lab 2 ex3 - multiplier/rca_4bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550026052015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550026052015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder-dataflow " "Found design unit 1: full_adder-dataflow" {  } { { "full_adder.vhd" "" { Text "G:/PURDUE/Semester VII - Spring 2019/ECE371/Github/Labs/Lab 2 ex3 - multiplier/full_adder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550026052018 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.vhd" "" { Text "G:/PURDUE/Semester VII - Spring 2019/ECE371/Github/Labs/Lab 2 ex3 - multiplier/full_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550026052018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550026052018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "array_multi_5bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file array_multi_5bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 array_multi_5bit-structure " "Found design unit 1: array_multi_5bit-structure" {  } { { "array_multi_5bit.vhd" "" { Text "G:/PURDUE/Semester VII - Spring 2019/ECE371/Github/Labs/Lab 2 ex3 - multiplier/array_multi_5bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550026052020 ""} { "Info" "ISGN_ENTITY_NAME" "1 array_multi_5bit " "Found entity 1: array_multi_5bit" {  } { { "array_multi_5bit.vhd" "" { Text "G:/PURDUE/Semester VII - Spring 2019/ECE371/Github/Labs/Lab 2 ex3 - multiplier/array_multi_5bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550026052020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550026052020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "level_0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file level_0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 level_0-structure " "Found design unit 1: level_0-structure" {  } { { "level_0.vhd" "" { Text "G:/PURDUE/Semester VII - Spring 2019/ECE371/Github/Labs/Lab 2 ex3 - multiplier/level_0.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550026052024 ""} { "Info" "ISGN_ENTITY_NAME" "1 level_0 " "Found entity 1: level_0" {  } { { "level_0.vhd" "" { Text "G:/PURDUE/Semester VII - Spring 2019/ECE371/Github/Labs/Lab 2 ex3 - multiplier/level_0.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550026052024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550026052024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "level_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file level_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 level_1-structure " "Found design unit 1: level_1-structure" {  } { { "level_1.vhd" "" { Text "G:/PURDUE/Semester VII - Spring 2019/ECE371/Github/Labs/Lab 2 ex3 - multiplier/level_1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550026052027 ""} { "Info" "ISGN_ENTITY_NAME" "1 level_1 " "Found entity 1: level_1" {  } { { "level_1.vhd" "" { Text "G:/PURDUE/Semester VII - Spring 2019/ECE371/Github/Labs/Lab 2 ex3 - multiplier/level_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550026052027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550026052027 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "array_multi_5bit " "Elaborating entity \"array_multi_5bit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1550026052066 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "P\[9..1\] array_multi_5bit.vhd(8) " "Using initial value X (don't care) for net \"P\[9..1\]\" at array_multi_5bit.vhd(8)" {  } { { "array_multi_5bit.vhd" "" { Text "G:/PURDUE/Semester VII - Spring 2019/ECE371/Github/Labs/Lab 2 ex3 - multiplier/array_multi_5bit.vhd" 8 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550026052070 "|array_multi_5bit"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "P\[1\] GND " "Pin \"P\[1\]\" is stuck at GND" {  } { { "array_multi_5bit.vhd" "" { Text "G:/PURDUE/Semester VII - Spring 2019/ECE371/Github/Labs/Lab 2 ex3 - multiplier/array_multi_5bit.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550026052494 "|array_multi_5bit|P[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "P\[2\] GND " "Pin \"P\[2\]\" is stuck at GND" {  } { { "array_multi_5bit.vhd" "" { Text "G:/PURDUE/Semester VII - Spring 2019/ECE371/Github/Labs/Lab 2 ex3 - multiplier/array_multi_5bit.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550026052494 "|array_multi_5bit|P[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "P\[3\] GND " "Pin \"P\[3\]\" is stuck at GND" {  } { { "array_multi_5bit.vhd" "" { Text "G:/PURDUE/Semester VII - Spring 2019/ECE371/Github/Labs/Lab 2 ex3 - multiplier/array_multi_5bit.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550026052494 "|array_multi_5bit|P[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "P\[4\] GND " "Pin \"P\[4\]\" is stuck at GND" {  } { { "array_multi_5bit.vhd" "" { Text "G:/PURDUE/Semester VII - Spring 2019/ECE371/Github/Labs/Lab 2 ex3 - multiplier/array_multi_5bit.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550026052494 "|array_multi_5bit|P[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "P\[5\] GND " "Pin \"P\[5\]\" is stuck at GND" {  } { { "array_multi_5bit.vhd" "" { Text "G:/PURDUE/Semester VII - Spring 2019/ECE371/Github/Labs/Lab 2 ex3 - multiplier/array_multi_5bit.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550026052494 "|array_multi_5bit|P[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "P\[6\] GND " "Pin \"P\[6\]\" is stuck at GND" {  } { { "array_multi_5bit.vhd" "" { Text "G:/PURDUE/Semester VII - Spring 2019/ECE371/Github/Labs/Lab 2 ex3 - multiplier/array_multi_5bit.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550026052494 "|array_multi_5bit|P[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "P\[7\] GND " "Pin \"P\[7\]\" is stuck at GND" {  } { { "array_multi_5bit.vhd" "" { Text "G:/PURDUE/Semester VII - Spring 2019/ECE371/Github/Labs/Lab 2 ex3 - multiplier/array_multi_5bit.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550026052494 "|array_multi_5bit|P[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "P\[8\] GND " "Pin \"P\[8\]\" is stuck at GND" {  } { { "array_multi_5bit.vhd" "" { Text "G:/PURDUE/Semester VII - Spring 2019/ECE371/Github/Labs/Lab 2 ex3 - multiplier/array_multi_5bit.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550026052494 "|array_multi_5bit|P[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "P\[9\] GND " "Pin \"P\[9\]\" is stuck at GND" {  } { { "array_multi_5bit.vhd" "" { Text "G:/PURDUE/Semester VII - Spring 2019/ECE371/Github/Labs/Lab 2 ex3 - multiplier/array_multi_5bit.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550026052494 "|array_multi_5bit|P[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1550026052494 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1550026052568 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1550026053022 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550026053022 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "X\[1\] " "No output dependent on input pin \"X\[1\]\"" {  } { { "array_multi_5bit.vhd" "" { Text "G:/PURDUE/Semester VII - Spring 2019/ECE371/Github/Labs/Lab 2 ex3 - multiplier/array_multi_5bit.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1550026053078 "|array_multi_5bit|X[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "X\[2\] " "No output dependent on input pin \"X\[2\]\"" {  } { { "array_multi_5bit.vhd" "" { Text "G:/PURDUE/Semester VII - Spring 2019/ECE371/Github/Labs/Lab 2 ex3 - multiplier/array_multi_5bit.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1550026053078 "|array_multi_5bit|X[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "X\[3\] " "No output dependent on input pin \"X\[3\]\"" {  } { { "array_multi_5bit.vhd" "" { Text "G:/PURDUE/Semester VII - Spring 2019/ECE371/Github/Labs/Lab 2 ex3 - multiplier/array_multi_5bit.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1550026053078 "|array_multi_5bit|X[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "X\[4\] " "No output dependent on input pin \"X\[4\]\"" {  } { { "array_multi_5bit.vhd" "" { Text "G:/PURDUE/Semester VII - Spring 2019/ECE371/Github/Labs/Lab 2 ex3 - multiplier/array_multi_5bit.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1550026053078 "|array_multi_5bit|X[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Y\[1\] " "No output dependent on input pin \"Y\[1\]\"" {  } { { "array_multi_5bit.vhd" "" { Text "G:/PURDUE/Semester VII - Spring 2019/ECE371/Github/Labs/Lab 2 ex3 - multiplier/array_multi_5bit.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1550026053078 "|array_multi_5bit|Y[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Y\[2\] " "No output dependent on input pin \"Y\[2\]\"" {  } { { "array_multi_5bit.vhd" "" { Text "G:/PURDUE/Semester VII - Spring 2019/ECE371/Github/Labs/Lab 2 ex3 - multiplier/array_multi_5bit.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1550026053078 "|array_multi_5bit|Y[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Y\[3\] " "No output dependent on input pin \"Y\[3\]\"" {  } { { "array_multi_5bit.vhd" "" { Text "G:/PURDUE/Semester VII - Spring 2019/ECE371/Github/Labs/Lab 2 ex3 - multiplier/array_multi_5bit.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1550026053078 "|array_multi_5bit|Y[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Y\[4\] " "No output dependent on input pin \"Y\[4\]\"" {  } { { "array_multi_5bit.vhd" "" { Text "G:/PURDUE/Semester VII - Spring 2019/ECE371/Github/Labs/Lab 2 ex3 - multiplier/array_multi_5bit.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1550026053078 "|array_multi_5bit|Y[4]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1550026053078 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "21 " "Implemented 21 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1550026053079 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1550026053079 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1 " "Implemented 1 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1550026053079 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1550026053079 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4812 " "Peak virtual memory: 4812 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1550026053114 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 12 20:47:33 2019 " "Processing ended: Tue Feb 12 20:47:33 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1550026053114 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1550026053114 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1550026053114 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1550026053114 ""}
