/******************************************************************************
* Copyright (C) 2010 - 2022 Xilinx, Inc.  All rights reserved.
* Copyright (C) 2022 - 2023 Advanced Micro Devices, Inc.  All rights reserved.
* SPDX-License-Identifier: MIT
******************************************************************************/

/*****************************************************************************/
/**
 *
 * @file xaxidma_example_simple_poll.c
 *
 * This file demonstrates how to use the xaxidma driver on the Xilinx AXI
 * DMA core (AXIDMA) to transfer packets in polling mode when the AXI DMA core
 * is configured in simple mode.
 *
 * This code assumes a loopback hardware widget is connected to the AXI DMA
 * core for data packet loopback.
 *
 * To see the debug print, you need a Uart16550 or uartlite in your system,
 * and please set "-DDEBUG" in your compiler options. You need to rebuild your
 * software executable.
 *
 *
 * <pre>
 * MODIFICATION HISTORY:
 *
 * Ver   Who  Date     Changes
 * ----- ---- -------- -------------------------------------------------------
 * 4.00a rkv  02/22/11 New example created for simple DMA, this example is for
 *       	       simple DMA
 * 5.00a srt  03/06/12 Added Flushing and Invalidation of Caches to fix CRs
 *		       648103, 648701.
 *		       Added V7 DDR Base Address to fix CR 649405.
 * 6.00a srt  03/27/12 Changed API calls to support MCDMA driver.
 * 7.00a srt  06/18/12 API calls are reverted back for backward compatibility.
 * 7.01a srt  11/02/12 Buffer sizes (Tx and Rx) are modified to meet maximum
 *		       DDR memory limit of the h/w system built with Area mode
 * 7.02a srt  03/01/13 Updated DDR base address for IPI designs (CR 703656).
 * 9.1   adk  01/07/16 Updated DDR base address for Ultrascale (CR 799532) and
 *		       removed the defines for S6/V6.
 * 9.3   ms   01/23/17 Modified xil_printf statement in main function to
 *                     ensure that "Successfully ran" and "Failed" strings are
 *                     available in all examples. This is a fix for CR-965028.
 *       ms   04/05/17 Modified Comment lines in functions to
 *                     recognize it as documentation block for doxygen
 *                     generation of examples.
 * 9.9   rsp  01/21/19 Fix use of #elif check in deriving DDR_BASE_ADDR.
 * 9.10  rsp  09/17/19 Fix cache maintenance ops for source and dest buffer.
 * 9.14  sk   03/08/22 Delete DDR memory limits comments as they are not
 * 		       relevant to this driver version.
 * 9.15  sa   08/12/22 Updated the example to use latest MIG cannoical define
 * 		       i.e XPAR_MIG_0_C0_DDR4_MEMORY_MAP_BASEADDR.
 * 9.16  sa   09/29/22 Fix infinite loops in the example.
 * </pre>
 *
 * ***************************************************************************

 */
/***************************** Include Files *********************************/
#include "xaxidma.h"
#include "xparameters.h"
#include "xdebug.h"
#include "sleep.h"
#include "xiltimer.h"
#include <stdio.h>

#if defined(XPAR_UARTNS550_0_BASEADDR)
#include "xuartns550_l.h"       /* to use uartns550 */
#endif

/******************** Constant Definitions **********************************/

/*
 * Device hardware build related constants.
 */

#ifndef SDT
#define DMA_DEV_ID_0 XPAR_AXIDMA_0_DEVICE_ID
#define DMA_DEV_ID_1 XPAR_AXIDMA_1_DEVICE_ID
#define DMA_DEV_ID_2 XPAR_AXIDMA_2_DEVICE_ID
#define DMA_DEV_ID_3 XPAR_AXIDMA_3_DEVICE_ID
#define DMA_DEV_ID_4 XPAR_AXIDMA_4_DEVICE_ID
#define DMA_DEV_ID_5 XPAR_AXIDMA_5_DEVICE_ID

#ifdef XPAR_AXI_7SDDR_0_S_AXI_BASEADDR
#define DDR_BASE_ADDR		XPAR_AXI_7SDDR_0_S_AXI_BASEADDR
#elif defined (XPAR_MIG7SERIES_0_BASEADDR)
#define DDR_BASE_ADDR	XPAR_MIG7SERIES_0_BASEADDR
#elif defined (XPAR_MIG_0_C0_DDR4_MEMORY_MAP_BASEADDR)
#define DDR_BASE_ADDR	XPAR_MIG_0_C0_DDR4_MEMORY_MAP_BASEADDR
#elif defined (XPAR_PSU_DDR_0_S_AXI_BASEADDR)
#define DDR_BASE_ADDR	XPAR_PSU_DDR_0_S_AXI_BASEADDR
#endif

#else

#ifdef XPAR_MEM0_BASEADDRESS
#define DDR_BASE_ADDR		XPAR_MEM0_BASEADDRESS
#endif
#endif

#ifndef DDR_BASE_ADDR
#warning CHECK FOR THE VALID DDR ADDRESS IN XPARAMETERS.H, \
DEFAULT SET TO 0x01000000
#define MEM_BASE_ADDR		0x01000000
#else
#define MEM_BASE_ADDR		(DDR_BASE_ADDR + 0x1000000)
#endif

#define TX_BUFFER_BASE		(MEM_BASE_ADDR + 0x00100000)
#define RX_BUFFER_BASE		(MEM_BASE_ADDR + 0x00300000)
#define RX_BUFFER_HIGH		(MEM_BASE_ADDR + 0x004FFFFF)

#define RX_TOTAL_SIZE       0x80000000U       // 2GB
//#define RX_TOTAL_SIZE  (16*4 * 1024)  // 16 KB = 16 Ã— 1024 bytes     
#define RX_DMA_COUNT        4
#define RX_PER_DMA_SIZE     (RX_TOTAL_SIZE / RX_DMA_COUNT)  // 0x20000000 = 512MB

#define RX_BUFFER_BASE_4(i)   ((MEM_BASE_ADDR + ((i) * RX_PER_DMA_SIZE)))

#define RX_COMPRESSION_BUFFER  (MEM_BASE_ADDR + RX_TOTAL_SIZE)



#define TEST_START_VALUE	0xC

#define NUMBER_OF_TRANSFERS	2
#define NUMBER_OF_DMA_TRANSFERS	 NUMBER_OF_TRANSFERS*4
#define POLL_TIMEOUT_COUNTER    1000000U

/**************************** Type Definitions *******************************/


/***************** Macros (Inline Functions) Definitions *********************/


/************************** Function Prototypes ******************************/

#if (!defined(DEBUG))
extern void xil_printf(const char *format, ...);
#endif


int XAxiDma_SimplePollExample(int Dma_read, int Dma_store, int Tries, int MAX_PKT_LEN);
int Store_All_DMAS_parallel(int Tries, int MAX_PKT_LEN);
int Compression(int Tries, int MAX_PKT_LEN);


struct ImagesPosition{
    u8 *StartingPtr;
    int NumBytes;    
};

struct ImagesPosition TableOfImages[NUMBER_OF_DMA_TRANSFERS];
int NumOfImagesOnTable=0;
/************************** Variable Definitions *****************************/
/*
 * Device instance definitions
 */
XAxiDma AxiDma[4];
XTime tStart, tEnd;
float total_time=0;
int total_cycles=0;



#ifndef SDT
int XAxiDma_Initialization(u16 DeviceId, int DMA)
#else
int XAxiDma_Initialization(UINTPTR BaseAddress, int DMA)
#endif
{
	XAxiDma_Config *CfgPtr;
	int Status;

	/* Initialize the XAxiDma device.
	 */
#ifndef SDT
	CfgPtr = XAxiDma_LookupConfig(DeviceId);
	if (!CfgPtr) {
		xil_printf("No config found for %d\r\n", DeviceId);
		return XST_FAILURE;
	}
#else
	CfgPtr = XAxiDma_LookupConfig(BaseAddress);
	if (!CfgPtr) {
		xil_printf("No config found for %d\r\n", BaseAddress);
		return XST_FAILURE;
	}
#endif

	Status = XAxiDma_CfgInitialize(&AxiDma[DMA], CfgPtr);
	if (Status != XST_SUCCESS) {
		xil_printf("Initialization failed %d\r\n", Status);
		return XST_FAILURE;
	}

	if (XAxiDma_HasSg(&AxiDma[DMA])) {
		xil_printf("Device configured as SG mode \r\n");
		return XST_FAILURE;
	}

	/* Disable interrupts, we use polling mode
	 */
	XAxiDma_IntrDisable(&AxiDma[DMA], XAXIDMA_IRQ_ALL_MASK,
			    XAXIDMA_DEVICE_TO_DMA);
	XAxiDma_IntrDisable(&AxiDma[DMA], XAXIDMA_IRQ_ALL_MASK,
			    XAXIDMA_DMA_TO_DEVICE);

	return XST_SUCCESS;
}


void PrintMemoryData() {
    for(int Dma=0; Dma<RX_DMA_COUNT;Dma++)  {  
        xil_printf("\n--- DMA Buffer Contents %d ---\n", Dma);
        for (int i = 0; i < NUMBER_OF_TRANSFERS; i++) {
            u8 *ptr = TableOfImages[i+Dma*NUMBER_OF_TRANSFERS].StartingPtr;
            xil_printf("Image %d:\n", i);
            for (int j = 0; j < TableOfImages[i+Dma*NUMBER_OF_TRANSFERS].NumBytes; j++) {
                xil_printf("0x%02X ", ptr[j]);
                if ((j + 1) % 16 == 0) xil_printf("\r\n");
            }
            xil_printf("\nNumber of Bytes %d\r\n",TableOfImages[i+Dma*NUMBER_OF_TRANSFERS].NumBytes);
            xil_printf("\r\n");
        }
    }
}


/*****************************************************************************/
/**
* The entry point for this example. It invokes the example function,
* and reports the execution status.
*
* @param	None.
*
* @return
*		- XST_SUCCESS if example finishes successfully
*		- XST_FAILURE if example fails.
*
* @note		None.
*
******************************************************************************/
int main()
{
	int Status,Status0,Status1,Status2,Status3,Status4,Status5;


	xil_printf("\r\n--- Entering main() --- \r\n");

	/* Run the poll example for simple transfer */
#ifndef SDT
	Status0 = XAxiDma_Initialization(DMA_DEV_ID_0,0);
    Status1 = XAxiDma_Initialization(DMA_DEV_ID_1,1);
    Status2 = XAxiDma_Initialization(DMA_DEV_ID_2,2);
    Status3 = XAxiDma_Initialization(DMA_DEV_ID_3,3);

    
#else
	Status0 = XAxiDma_Initialization(XPAR_XAXIDMA_0_BASEADDR,0);
    Status1 = XAxiDma_Initialization(XPAR_XAXIDMA_1_BASEADDR,1);
    Status2 = XAxiDma_Initialization(XPAR_XAXIDMA_2_BASEADDR,2);
    Status3 = XAxiDma_Initialization(XPAR_XAXIDMA_3_BASEADDR,3);
    
    
#endif

	if (Status0 != XST_SUCCESS || Status1 != XST_SUCCESS || Status2 != XST_SUCCESS || Status3 != XST_SUCCESS || Status4 != XST_SUCCESS || Status5 != XST_SUCCESS) {
		xil_printf("XAxiDma_SimplePoll Example Failed\r\n");
		return XST_FAILURE;
	}
   

    //Status= Store_All_DMAS_parallel(32768,128);
    Status= Store_All_DMAS_parallel(NUMBER_OF_TRANSFERS,1024);
    if (Status != XST_SUCCESS) {
        xil_printf("DMA transfers failed.\r\n");
        return XST_FAILURE;
    }
    PrintMemoryData();

	xil_printf("Successfully ran XAxiDma_SimplePoll Example\r\n");

	xil_printf("--- Exiting main() --- \r\n");

	return XST_SUCCESS;

}

#if defined(XPAR_UARTNS550_0_BASEADDR)
/*****************************************************************************/
/*
*
* Uart16550 setup routine, need to set baudrate to 9600, and data bits to 8
*
* @param	None.
*
* @return	None
*
* @note		None.
*
******************************************************************************/
static void Uart550_Setup(void)
{

	/* Set the baudrate to be predictable
	 */
	XUartNs550_SetBaud(XPAR_UARTNS550_0_BASEADDR,
			   XPAR_XUARTNS550_CLOCK_HZ, 9600);

	XUartNs550_SetLineControlReg(XPAR_UARTNS550_0_BASEADDR,
				     XUN_LCR_8_DATA_BITS);

}
#endif

void PrintRxData(u8 *base, int num_transfers, int packet_size, int num_DMA) {
    xil_printf("\n--- DMA Buffer Contents %d ---\n", num_DMA);
    for (int i = 0; i < num_transfers; i++) {
        u8 *ptr = base + i * packet_size;
        xil_printf("Transfer %d:\n", i);
        for (int j = 0; j < packet_size; j++) {
            xil_printf("0x%02X ", ptr[j]);
            if ((j + 1) % 16 == 0) xil_printf("\r\n");
        }
        xil_printf("\r\n");
    }
}


int align_up(int value, int alignment) {
    int remainder = value % alignment;
    if (remainder == 0)
        return value;  // Already aligned
    else
        return value + (alignment - remainder);  // Round up to next multiple
}

int Store_All_DMAS_parallel(int Tries, int MAX_PKT_LEN) {
    int Status;
    int i, t;
    int TimeOut = POLL_TIMEOUT_COUNTER;
    u8 *RxBufferPtr[4];
    u32 BytesTransferred[4];

    RxBufferPtr[0] = (u8 *)(UINTPTR)RX_BUFFER_BASE_4(0);
    RxBufferPtr[1] = (u8 *)(UINTPTR)RX_BUFFER_BASE_4(1);
    RxBufferPtr[2] = (u8 *)(UINTPTR)RX_BUFFER_BASE_4(2);
    RxBufferPtr[3] = (u8 *)(UINTPTR)RX_BUFFER_BASE_4(3);

    Xil_DCacheFlushRange((UINTPTR)RxBufferPtr[0], MAX_PKT_LEN*Tries);
    Xil_DCacheFlushRange((UINTPTR)RxBufferPtr[1], MAX_PKT_LEN*Tries);
    Xil_DCacheFlushRange((UINTPTR)RxBufferPtr[2], MAX_PKT_LEN*Tries);
    Xil_DCacheFlushRange((UINTPTR)RxBufferPtr[3], MAX_PKT_LEN*Tries);

    Xil_Out32(XPAR_SPW_GEN_0_BASEADDR, 0x01);
    Xil_Out32(XPAR_SPW_GEN_1_BASEADDR, 0x01);
    Xil_Out32(XPAR_SPW_GEN_2_BASEADDR, 0x01);
    Xil_Out32(XPAR_SPW_GEN_3_BASEADDR, 0x01);

    for (t = 0; t < Tries; t++) {
    
        Status = XAxiDma_SimpleTransfer(&AxiDma[0],(UINTPTR)RxBufferPtr[0],MAX_PKT_LEN, XAXIDMA_DEVICE_TO_DMA);
        if (Status != XST_SUCCESS) {
            xil_printf("Transfer Failed\r\n");
            return XST_FAILURE;
        }

        Status = XAxiDma_SimpleTransfer(&AxiDma[1],(UINTPTR)RxBufferPtr[1],MAX_PKT_LEN, XAXIDMA_DEVICE_TO_DMA);
        if (Status != XST_SUCCESS) {
            xil_printf("Transfer Failed\r\n");
            return XST_FAILURE;
        }

        Status = XAxiDma_SimpleTransfer(&AxiDma[2],(UINTPTR)RxBufferPtr[2],MAX_PKT_LEN, XAXIDMA_DEVICE_TO_DMA);
        if (Status != XST_SUCCESS) {
            xil_printf("Transfer Failed\r\n");
            return XST_FAILURE;
        }

        Status = XAxiDma_SimpleTransfer(&AxiDma[3],(UINTPTR)RxBufferPtr[3],MAX_PKT_LEN, XAXIDMA_DEVICE_TO_DMA);
        if (Status != XST_SUCCESS) {
            xil_printf("Transfer Failed\r\n");
            return XST_FAILURE;
        }
        // Wait until DMA is done or timeout
        while (TimeOut) {
            if (!XAxiDma_Busy(&AxiDma[0], XAXIDMA_DEVICE_TO_DMA) &&
                !XAxiDma_Busy(&AxiDma[1], XAXIDMA_DEVICE_TO_DMA) &&
                !XAxiDma_Busy(&AxiDma[2], XAXIDMA_DEVICE_TO_DMA) &&
                !XAxiDma_Busy(&AxiDma[3], XAXIDMA_DEVICE_TO_DMA)) {
                break;
            }

            TimeOut--;
            usleep(1);
        }

        BytesTransferred[0] = XAxiDma_ReadReg( AxiDma[0].RegBase, XAXIDMA_RX_OFFSET+XAXIDMA_BUFFLEN_OFFSET );
        BytesTransferred[1] = XAxiDma_ReadReg( AxiDma[1].RegBase, XAXIDMA_RX_OFFSET+XAXIDMA_BUFFLEN_OFFSET );
        BytesTransferred[2] = XAxiDma_ReadReg( AxiDma[2].RegBase, XAXIDMA_RX_OFFSET+XAXIDMA_BUFFLEN_OFFSET );
        BytesTransferred[3] = XAxiDma_ReadReg( AxiDma[3].RegBase, XAXIDMA_RX_OFFSET+XAXIDMA_BUFFLEN_OFFSET );

        TableOfImages[NumOfImagesOnTable].NumBytes=BytesTransferred[0];
        TableOfImages[NumOfImagesOnTable+1].NumBytes=BytesTransferred[1];
        TableOfImages[NumOfImagesOnTable+2].NumBytes=BytesTransferred[2];
        TableOfImages[NumOfImagesOnTable+3].NumBytes=BytesTransferred[3];

        TableOfImages[NumOfImagesOnTable].StartingPtr=RxBufferPtr[0];
        TableOfImages[NumOfImagesOnTable+1].StartingPtr=RxBufferPtr[1];
        TableOfImages[NumOfImagesOnTable+2].StartingPtr=RxBufferPtr[2];
        TableOfImages[NumOfImagesOnTable+3].StartingPtr=RxBufferPtr[3];


        RxBufferPtr[0] += align_up(BytesTransferred[0], 8);
        RxBufferPtr[1] += align_up(BytesTransferred[1], 8);
        RxBufferPtr[2] += align_up(BytesTransferred[2], 8);
        RxBufferPtr[3] += align_up(BytesTransferred[3], 8);

        NumOfImagesOnTable+=4;  
    }

    //PrintRxData((u8 *)(UINTPTR)RX_BUFFER_BASE_4(0), Tries, MAX_PKT_LEN, 0); 
    //PrintRxData((u8 *)(UINTPTR)RX_BUFFER_BASE_4(1), Tries, MAX_PKT_LEN, 1); 
    //PrintRxData((u8 *)(UINTPTR)RX_BUFFER_BASE_4(2), Tries, MAX_PKT_LEN, 2); 
    //PrintRxData((u8 *)(UINTPTR)RX_BUFFER_BASE_4(3), Tries, MAX_PKT_LEN, 3); 

    Xil_Out32(XPAR_SPW_GEN_0_BASEADDR, 0x00);
    Xil_Out32(XPAR_SPW_GEN_1_BASEADDR, 0x00);
    Xil_Out32(XPAR_SPW_GEN_2_BASEADDR, 0x00);
    Xil_Out32(XPAR_SPW_GEN_3_BASEADDR, 0x00);

    return XST_SUCCESS;
}


