# MaquinasDeEstado_Verilog_Moore
This software convert a excel file into a design and testbench file implemented on verilog
