{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1498591802605 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1498591802606 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 28 03:30:02 2017 " "Processing started: Wed Jun 28 03:30:02 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1498591802606 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1498591802606 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off music_cal -c music_cal " "Command: quartus_map --read_settings_files=on --write_settings_files=off music_cal -c music_cal" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1498591802606 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1498591803099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider.v 1 1 " "Found 1 design units, including 1 entities, in source file divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 divider " "Found entity 1: divider" {  } { { "divider.v" "" { Text "C:/altera/13.0/EX_music_cal/divider.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498591803303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498591803303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.v 1 1 " "Found 1 design units, including 1 entities, in source file display.v" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.v" "" { Text "C:/altera/13.0/EX_music_cal/display.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498591803306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498591803306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard.v 1 1 " "Found 1 design units, including 1 entities, in source file keyboard.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyboard " "Found entity 1: keyboard" {  } { { "keyboard.v" "" { Text "C:/altera/13.0/EX_music_cal/keyboard.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498591803308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498591803308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_out.v 1 1 " "Found 1 design units, including 1 entities, in source file key_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_out " "Found entity 1: key_out" {  } { { "key_out.v" "" { Text "C:/altera/13.0/EX_music_cal/key_out.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498591803311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498591803311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "anti_shake.v 1 1 " "Found 1 design units, including 1 entities, in source file anti_shake.v" { { "Info" "ISGN_ENTITY_NAME" "1 anti_shake " "Found entity 1: anti_shake" {  } { { "anti_shake.v" "" { Text "C:/altera/13.0/EX_music_cal/anti_shake.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498591803314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498591803314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/altera/13.0/EX_music_cal/alu.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498591803318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498591803318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file core_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Core_unit " "Found entity 1: Core_unit" {  } { { "Core_unit.v" "" { Text "C:/altera/13.0/EX_music_cal/Core_unit.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498591803321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498591803321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCD " "Found entity 1: BCD" {  } { { "BCD.v" "" { Text "C:/altera/13.0/EX_music_cal/BCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498591803323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498591803323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "music_cal.bdf 1 1 " "Found 1 design units, including 1 entities, in source file music_cal.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 music_cal " "Found entity 1: music_cal" {  } { { "music_cal.bdf" "" { Schematic "C:/altera/13.0/EX_music_cal/music_cal.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498591803325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498591803325 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "music_cal " "Elaborating entity \"music_cal\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1498591803371 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "BCD inst " "Block or symbol \"BCD\" of instance \"inst\" overlaps another block or symbol" {  } { { "music_cal.bdf" "" { Schematic "C:/altera/13.0/EX_music_cal/music_cal.bdf" { { 24 1624 1800 104 "inst" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1498591803372 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "anti_shake inst3 " "Block or symbol \"anti_shake\" of instance \"inst3\" overlaps another block or symbol" {  } { { "music_cal.bdf" "" { Schematic "C:/altera/13.0/EX_music_cal/music_cal.bdf" { { 120 576 800 232 "inst3" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1498591803372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Core_unit Core_unit:inst1 " "Elaborating entity \"Core_unit\" for hierarchy \"Core_unit:inst1\"" {  } { { "music_cal.bdf" "inst1" { Schematic "C:/altera/13.0/EX_music_cal/music_cal.bdf" { { 72 1232 1504 312 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498591803374 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Core_unit.v(152) " "Verilog HDL assignment warning at Core_unit.v(152): truncated value with size 32 to match size of target (16)" {  } { { "Core_unit.v" "" { Text "C:/altera/13.0/EX_music_cal/Core_unit.v" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1498591803377 "|music_cal|Core_unit:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider divider:inst5 " "Elaborating entity \"divider\" for hierarchy \"divider:inst5\"" {  } { { "music_cal.bdf" "inst5" { Schematic "C:/altera/13.0/EX_music_cal/music_cal.bdf" { { 64 16 184 144 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498591803414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:inst2 " "Elaborating entity \"alu\" for hierarchy \"alu:inst2\"" {  } { { "music_cal.bdf" "inst2" { Schematic "C:/altera/13.0/EX_music_cal/music_cal.bdf" { { 88 1576 1808 200 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498591803422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_out key_out:inst6 " "Elaborating entity \"key_out\" for hierarchy \"key_out:inst6\"" {  } { { "music_cal.bdf" "inst6" { Schematic "C:/altera/13.0/EX_music_cal/music_cal.bdf" { { 104 880 1128 280 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498591803425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "anti_shake anti_shake:inst3 " "Elaborating entity \"anti_shake\" for hierarchy \"anti_shake:inst3\"" {  } { { "music_cal.bdf" "inst3" { Schematic "C:/altera/13.0/EX_music_cal/music_cal.bdf" { { 120 576 800 232 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498591803428 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 anti_shake.v(19) " "Verilog HDL assignment warning at anti_shake.v(19): truncated value with size 32 to match size of target (1)" {  } { { "anti_shake.v" "" { Text "C:/altera/13.0/EX_music_cal/anti_shake.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1498591803429 "|anti_shake"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 anti_shake.v(21) " "Verilog HDL assignment warning at anti_shake.v(21): truncated value with size 32 to match size of target (1)" {  } { { "anti_shake.v" "" { Text "C:/altera/13.0/EX_music_cal/anti_shake.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1498591803429 "|anti_shake"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard keyboard:inst7 " "Elaborating entity \"keyboard\" for hierarchy \"keyboard:inst7\"" {  } { { "music_cal.bdf" "inst7" { Schematic "C:/altera/13.0/EX_music_cal/music_cal.bdf" { { 120 200 416 232 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498591803431 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 keyboard.v(67) " "Verilog HDL assignment warning at keyboard.v(67): truncated value with size 32 to match size of target (2)" {  } { { "keyboard.v" "" { Text "C:/altera/13.0/EX_music_cal/keyboard.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1498591803432 "|music_cal|keyboard:inst7"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "keyboard.v(58) " "Verilog HDL Case Statement information at keyboard.v(58): all case item expressions in this case statement are onehot" {  } { { "keyboard.v" "" { Text "C:/altera/13.0/EX_music_cal/keyboard.v" 58 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1498591803432 "|music_cal|keyboard:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 keyboard.v(86) " "Verilog HDL assignment warning at keyboard.v(86): truncated value with size 32 to match size of target (2)" {  } { { "keyboard.v" "" { Text "C:/altera/13.0/EX_music_cal/keyboard.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1498591803432 "|music_cal|keyboard:inst7"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "keyboard.v(77) " "Verilog HDL Case Statement information at keyboard.v(77): all case item expressions in this case statement are onehot" {  } { { "keyboard.v" "" { Text "C:/altera/13.0/EX_music_cal/keyboard.v" 77 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1498591803432 "|music_cal|keyboard:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 keyboard.v(105) " "Verilog HDL assignment warning at keyboard.v(105): truncated value with size 32 to match size of target (2)" {  } { { "keyboard.v" "" { Text "C:/altera/13.0/EX_music_cal/keyboard.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1498591803432 "|music_cal|keyboard:inst7"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "keyboard.v(96) " "Verilog HDL Case Statement information at keyboard.v(96): all case item expressions in this case statement are onehot" {  } { { "keyboard.v" "" { Text "C:/altera/13.0/EX_music_cal/keyboard.v" 96 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1498591803432 "|music_cal|keyboard:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 keyboard.v(125) " "Verilog HDL assignment warning at keyboard.v(125): truncated value with size 32 to match size of target (2)" {  } { { "keyboard.v" "" { Text "C:/altera/13.0/EX_music_cal/keyboard.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1498591803432 "|music_cal|keyboard:inst7"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "keyboard.v(116) " "Verilog HDL Case Statement information at keyboard.v(116): all case item expressions in this case statement are onehot" {  } { { "keyboard.v" "" { Text "C:/altera/13.0/EX_music_cal/keyboard.v" 116 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1498591803432 "|music_cal|keyboard:inst7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:inst4 " "Elaborating entity \"display\" for hierarchy \"display:inst4\"" {  } { { "music_cal.bdf" "inst4" { Schematic "C:/altera/13.0/EX_music_cal/music_cal.bdf" { { 8 1888 2144 120 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498591803434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD BCD:inst " "Elaborating entity \"BCD\" for hierarchy \"BCD:inst\"" {  } { { "music_cal.bdf" "inst" { Schematic "C:/altera/13.0/EX_music_cal/music_cal.bdf" { { 24 1624 1800 104 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498591803440 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SEG\[0\] VCC " "Pin \"SEG\[0\]\" is stuck at VCC" {  } { { "music_cal.bdf" "" { Schematic "C:/altera/13.0/EX_music_cal/music_cal.bdf" { { 48 2208 2384 64 "SEG\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1498591804845 "|music_cal|SEG[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1498591804845 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1498591805512 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1498591805673 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498591805673 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "718 " "Implemented 718 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1498591805747 ""} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Implemented 20 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1498591805747 ""} { "Info" "ICUT_CUT_TM_LCELLS" "692 " "Implemented 692 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1498591805747 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1498591805747 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "462 " "Peak virtual memory: 462 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1498591805774 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 28 03:30:05 2017 " "Processing ended: Wed Jun 28 03:30:05 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1498591805774 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1498591805774 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1498591805774 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1498591805774 ""}
