<?xml version="1.0" encoding="UTF-8" standalone="yes"?>
<tables>
    <table id="compile_source_files" title="Design Files Read" column_number="2">
        <column_headers>
            <data>File Name</data>
            <data>File Type</data>
        </column_headers>
        <row>
            <data>D:/ywd/dmdps1/23_top_e2prom/rtl/e2prom_top.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>D:/ywd/dmdps1/23_top_e2prom/rtl/i2c_dri.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>D:/ywd/dmdps1/23_top_e2prom/rtl/led_alarm.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>D:/ywd/dmdps1/23_top_e2prom/rtl/e2prom_rw.v</data>
            <data>Verilog</data>
        </row>
    </table>
    <table id="compile_runtime" title="Compile Runtime &amp; Memory" column_number="7">
        <column_headers>
            <data>Cpu Time</data>
            <data>Process Cpu Time</data>
            <data>Real Time</data>
            <data>Peak Memory (MB)</data>
            <data>Operation System</data>
            <data>CPU</data>
            <data>RAM(GB)</data>
        </column_headers>
        <row>
            <data>0h:0m:2s</data>
            <data>0h:0m:2s</data>
            <data>0h:0m:7s</data>
            <data>138</data>
            <data>WINDOWS 10 x86_64</data>
            <data>Intel(R) Core(TM) i5-7400 CPU @ 3.00GHz</data>
            <data>8</data>
        </row>
    </table>
    <table id="compile_messages" title="Compile Messages" column_number="1">
        <column_headers/>
        <row>
            <data message="4">Enable Verilog2k features and keywords</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file D:/ywd/dmdps1/23_top_e2prom/rtl/e2prom_top.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [D:/ywd/dmdps1/23_top_e2prom/rtl/e2prom_top.v(line number: 19)] Analyzing module top_e2prom (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file D:/ywd/dmdps1/23_top_e2prom/rtl/i2c_dri.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [D:/ywd/dmdps1/23_top_e2prom/rtl/i2c_dri.v(line number: 19)] Analyzing module i2c_dri (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file D:/ywd/dmdps1/23_top_e2prom/rtl/led_alarm.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [D:/ywd/dmdps1/23_top_e2prom/rtl/led_alarm.v(line number: 19)] Analyzing module rw_result_led (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file D:/ywd/dmdps1/23_top_e2prom/rtl/e2prom_rw.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [D:/ywd/dmdps1/23_top_e2prom/rtl/e2prom_rw.v(line number: 19)] Analyzing module e2prom_rw (library work)</data>
        </row>
        <row>
            <data message="4">Module &quot;top_e2prom&quot; is set as top module.</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [D:/ywd/dmdps1/23_top_e2prom/rtl/e2prom_top.v(line number: 19)] Elaborating module top_e2prom</data>
        </row>
        <row>
            <data message="4">Module instance {top_e2prom} parameter value:
    SLAVE_ADDR = 7'b1010000
    BIT_CTRL = 1'b1
    CLK_FREQ = 26'b10111110101111000010000000
    I2C_FREQ = 18'b111101000010010000
    L_TIME = 17'b11110100001001000
    MAX_BYTE = 16'b0000000100000000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [D:/ywd/dmdps1/23_top_e2prom/rtl/e2prom_top.v(line number: 56)] Elaborating instance u_e2prom_rw</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [D:/ywd/dmdps1/23_top_e2prom/rtl/e2prom_rw.v(line number: 19)] Elaborating module e2prom_rw</data>
        </row>
        <row>
            <data message="4">Module instance {top_e2prom/u_e2prom_rw} parameter value:
    WR_WAIT_TIME = 14'b01001110001000
    MAX_BYTE = 16'b0000000100000000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [D:/ywd/dmdps1/23_top_e2prom/rtl/e2prom_top.v(line number: 77)] Elaborating instance u_i2c_dri</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [D:/ywd/dmdps1/23_top_e2prom/rtl/i2c_dri.v(line number: 19)] Elaborating module i2c_dri</data>
        </row>
        <row>
            <data message="4">Module instance {top_e2prom/u_i2c_dri} parameter value:
    SLAVE_ADDR = 7'b1010000
    CLK_FREQ = 26'b10111110101111000010000000
    I2C_FREQ = 18'b111101000010010000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [D:/ywd/dmdps1/23_top_e2prom/rtl/e2prom_top.v(line number: 97)] Elaborating instance u_rw_result_led</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [D:/ywd/dmdps1/23_top_e2prom/rtl/led_alarm.v(line number: 19)] Elaborating module rw_result_led</data>
        </row>
        <row>
            <data message="4">Module instance {top_e2prom/u_rw_result_led} parameter value:
    L_TIME = 17'b11110100001001000</data>
        </row>
        <row>
            <data message="4">FSM flow_cnt_fsm[1:0] inferred.</data>
        </row>
        <row>
            <data message="4">FSM cur_state_fsm[7:0] inferred.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N24 (bmsWIDEMUX).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N53 (bmsWIDEMUX).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N71_2 (bmsWIDEMUX).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N57 (bmsWIDEMUX).</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N148_1 (bmsWIDEMUX).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N216_1 (bmsWIDEMUX).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N284_1 (bmsWIDEMUX).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N352_1 (bmsWIDEMUX).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N428_1 (bmsWIDEMUX).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N489_1 (bmsWIDEMUX).</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
    </table>
    <general_container id="compile_settings">
        <table_container>
            <table id="compile_settings" title="Compile Settings" column_number="2">
                <column_headers>
                    <data>Name</data>
                    <data>Value</data>
                </column_headers>
                <row>
                    <data>Part</data>
                    <data>PGL25G-6MBG324</data>
                </row>
                <row>
                    <data>Top Module</data>
                    <data>top_e2prom</data>
                </row>
            </table>
        </table_container>
        <general_container align="3">
            <table_container>
                <data>Verilog</data>
                <table id="" title="" column_number="2">
                    <column_headers>
                        <data>Name</data>
                        <data>Value</data>
                    </column_headers>
                    <row>
                        <data>SystemVerilog</data>
                        <data>false</data>
                    </row>
                    <row>
                        <data>Allow Duplicate Modules</data>
                        <data>false</data>
                    </row>
                    <row>
                        <data>Multiple File Compilation Unit</data>
                        <data>true</data>
                    </row>
                    <row>
                        <data>Include Path Order: 
 (Relative to Verilog File)</data>
                        <data>D:/ywd/dmdps1/23_top_e2prom/prj	</data>
                    </row>
                    <row>
                        <data>Parameters/Generics</data>
                        <data></data>
                    </row>
                    <row>
                        <data>Compiler Directives</data>
                        <data></data>
                    </row>
                    <row>
                        <data>Loop Limit</data>
                        <data>2000</data>
                    </row>
                </table>
            </table_container>
            <table_container>
                <data>Options</data>
                <table id="" title="" column_number="2">
                    <column_headers>
                        <data>Name</data>
                        <data>Value</data>
                    </column_headers>
                    <row>
                        <data>FSM Compiler</data>
                        <data>auto</data>
                    </row>
                </table>
            </table_container>
        </general_container>
    </general_container>
</tables>