vendor_name = ModelSim
source_file = 1, D:/jizukeshe/lab3_ME/lab3_test2/Waveform.vwf
source_file = 1, D:/jizukeshe/lab3_ME/lab3_test2/lab3.bdf
source_file = 1, D:/jizukeshe/lab3_ME/lab3_test2/db/lab3.cbx.xml
source_file = 1, D:/jizukeshe/lab3_ME/lab3_test2/jiepai.bdf
source_file = 1, d:/jizu/quartus/libraries/others/maxplus2/74139.bdf
source_file = 1, d:/jizu/quartus/libraries/others/maxplus2/74163.tdf
source_file = 1, d:/jizu/quartus/libraries/megafunctions/aglobal.inc
source_file = 1, d:/jizu/quartus/libraries/others/maxplus2/f74163.bdf
source_file = 1, D:/jizukeshe/lab3_ME/lab3_test2/maichong.bdf
source_file = 1, D:/jizukeshe/lab3_ME/lab3_test2/rom.vhd
source_file = 1, d:/jizu/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, d:/jizu/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, d:/jizu/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, d:/jizu/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, d:/jizu/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, d:/jizu/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, d:/jizu/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, d:/jizu/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, d:/jizu/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, d:/jizu/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, d:/jizu/quartus/libraries/megafunctions/altrom.inc
source_file = 1, d:/jizu/quartus/libraries/megafunctions/altram.inc
source_file = 1, d:/jizu/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, d:/jizu/quartus/libraries/megafunctions/cbx.lst
source_file = 1, D:/jizukeshe/lab3_ME/lab3_test2/db/altsyncram_r3c1.tdf
source_file = 1, D:/jizukeshe/lab3_ME/lab3_test2/db/altsyncram_mjd2.tdf
source_file = 1, D:/jizukeshe/lab3_ME/lab3_test2/lab3_rom.mif
source_file = 1, d:/jizu/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd
source_file = 1, d:/jizu/quartus/libraries/megafunctions/sld_rom_sr.vhd
source_file = 1, D:/jizukeshe/lab3_ME/lab3_test2/upc.bdf
source_file = 1, d:/jizu/quartus/libraries/others/maxplus2/74161.tdf
source_file = 1, d:/jizu/quartus/libraries/others/maxplus2/f74161.bdf
source_file = 1, D:/jizukeshe/lab3_ME/lab3_test2/3_8.bdf
source_file = 1, D:/jizukeshe/lab3_ME/lab3_test2/houjidizhi.bdf
source_file = 1, D:/jizukeshe/lab3_ME/lab3_test2/r.bdf
source_file = 1, D:/jizukeshe/lab3_ME/lab3_test2/alu.bdf
source_file = 1, d:/jizu/quartus/libraries/others/maxplus2/74181.bdf
source_file = 1, d:/jizu/quartus/libraries/others/maxplus2/74182.bdf
source_file = 1, D:/jizukeshe/lab3_ME/lab3_test2/selector.bdf
source_file = 1, D:/jizukeshe/lab3_ME/lab3_test2/2_4.bdf
source_file = 1, D:/jizukeshe/lab3_ME/lab3_test2/ram.vhd
source_file = 1, D:/jizukeshe/lab3_ME/lab3_test2/db/altsyncram_9gk1.tdf
source_file = 1, D:/jizukeshe/lab3_ME/lab3_test2/db/altsyncram_mna2.tdf
source_file = 1, D:/jizukeshe/lab3_ME/lab3_test2/ram.mif
source_file = 1, d:/jizu/quartus/libraries/megafunctions/sld_hub.vhd
source_file = 1, d:/jizu/quartus/libraries/megafunctions/sld_jtag_hub.vhd
design_name = lab3
instance = comp, \ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 , ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6, lab3, 1
instance = comp, \ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 , ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0, lab3, 1
instance = comp, \ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] , ROM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3], lab3, 1
instance = comp, \ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15 , ROM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15, lab3, 1
instance = comp, \ROM|altsyncram_component|auto_generated|mgl_prim2|Add1~2 , ROM|altsyncram_component|auto_generated|mgl_prim2|Add1~2, lab3, 1
instance = comp, \ROM|altsyncram_component|auto_generated|mgl_prim2|Add1~4 , ROM|altsyncram_component|auto_generated|mgl_prim2|Add1~4, lab3, 1
instance = comp, \ROM|altsyncram_component|auto_generated|mgl_prim2|Add1~6 , ROM|altsyncram_component|auto_generated|mgl_prim2|Add1~6, lab3, 1
instance = comp, \ROM|altsyncram_component|auto_generated|mgl_prim2|Add1~8 , ROM|altsyncram_component|auto_generated|mgl_prim2|Add1~8, lab3, 1
instance = comp, \ROM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg , ROM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg, lab3, 1
instance = comp, \ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] , ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0], lab3, 1
instance = comp, \ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] , ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1], lab3, 1
instance = comp, \ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] , ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2], lab3, 1
instance = comp, \ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] , ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3], lab3, 1
instance = comp, \RAM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out , RAM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out, lab3, 1
instance = comp, \S2|inst[7] , S2|inst[7], lab3, 1
instance = comp, \ALU|inst5|51~1 , ALU|inst5|51~1, lab3, 1
instance = comp, \ALU|inst5|74~1 , ALU|inst5|74~1, lab3, 1
instance = comp, \S2|inst[3] , S2|inst[3], lab3, 1
instance = comp, \S2|inst[2] , S2|inst[2], lab3, 1
instance = comp, \ALU|inst|44~0 , ALU|inst|44~0, lab3, 1
instance = comp, \ALU|inst2|31~4 , ALU|inst2|31~4, lab3, 1
instance = comp, \IR|inst15 , IR|inst15, lab3, 1
instance = comp, \uPC|inst|sub|92~0 , uPC|inst|sub|92~0, lab3, 1
instance = comp, \ROM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 , ROM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0, lab3, 1
instance = comp, \ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~0 , ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~0, lab3, 1
instance = comp, \ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~1 , ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~1, lab3, 1
instance = comp, \ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 , ROM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5, lab3, 1
instance = comp, \ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 , ROM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6, lab3, 1
instance = comp, \ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 , ROM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7, lab3, 1
instance = comp, \ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 , ROM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8, lab3, 1
instance = comp, \ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] , ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4], lab3, 1
instance = comp, \RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 , RAM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2, lab3, 1
instance = comp, \RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] , RAM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1], lab3, 1
instance = comp, \RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~2 , RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~2, lab3, 1
instance = comp, \RAM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 , RAM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0, lab3, 1
instance = comp, \maichong|inst , maichong|inst, lab3, 1
instance = comp, \maichong|inst4 , maichong|inst4, lab3, 1
instance = comp, \ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~10 , ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~10, lab3, 1
instance = comp, \ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 , ROM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11, lab3, 1
instance = comp, \ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~4 , ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~4, lab3, 1
instance = comp, \RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 , RAM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7, lab3, 1
instance = comp, \RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 , RAM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8, lab3, 1
instance = comp, \RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 , RAM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9, lab3, 1
instance = comp, \RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] , RAM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2], lab3, 1
instance = comp, \RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 , RAM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10, lab3, 1
instance = comp, \ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13 , ROM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13, lab3, 1
instance = comp, \RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 , RAM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11, lab3, 1
instance = comp, \RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12 , RAM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12, lab3, 1
instance = comp, \RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] , RAM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3], lab3, 1
instance = comp, \RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13 , RAM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13, lab3, 1
instance = comp, \ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~16 , ROM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~16, lab3, 1
instance = comp, \ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~17 , ROM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~17, lab3, 1
instance = comp, \ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~18 , ROM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~18, lab3, 1
instance = comp, \RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14 , RAM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14, lab3, 1
instance = comp, \RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15 , RAM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15, lab3, 1
instance = comp, \ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~20 , ROM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~20, lab3, 1
instance = comp, \RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~16 , RAM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~16, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[6] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[6], lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0], lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[2], lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4], lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0], lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1], lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2], lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3], lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1], lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1], lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0], lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2], lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3], lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[1], lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~5 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~5, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~7 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~7, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~9 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~9, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~11 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~11, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~13 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~13, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2], lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4], lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3], lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4], lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0], lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~0, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0], lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~3, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~4, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~5, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1], lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4], lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4], lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~4 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena~4, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0], lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0], lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~4 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~4, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~5 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~5, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1], lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1], lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~11 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~11, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~13 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~13, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[0], lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0], lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~15 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~15, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~16 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~16, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1], lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~7 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~7, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2], lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~15 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~15, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[2], lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1], lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2], lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3], lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3], lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2], lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3], lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3], lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~16 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~16, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~7 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~7, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~17 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~17, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1, lab3, 1
instance = comp, \LX~input , LX~input, lab3, 1
instance = comp, \KG~input , KG~input, lab3, 1
instance = comp, \DAN~input , DAN~input, lab3, 1
instance = comp, \jiepai|inst1|33~clkctrl , jiepai|inst1|33~clkctrl, lab3, 1
instance = comp, \maichong|inst4~clkctrl , maichong|inst4~clkctrl, lab3, 1
instance = comp, \and12~clkctrl , and12~clkctrl, lab3, 1
instance = comp, \ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder , ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder, lab3, 1
instance = comp, \ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder , ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder, lab3, 1
instance = comp, \ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder , ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder, lab3, 1
instance = comp, \maichong|inst~feeder , maichong|inst~feeder, lab3, 1
instance = comp, \CLKout[3]~output , CLKout[3]~output, lab3, 1
instance = comp, \CLKout[2]~output , CLKout[2]~output, lab3, 1
instance = comp, \CLKout[1]~output , CLKout[1]~output, lab3, 1
instance = comp, \CLKout[0]~output , CLKout[0]~output, lab3, 1
instance = comp, \MAR_out[7]~output , MAR_out[7]~output, lab3, 1
instance = comp, \MAR_out[6]~output , MAR_out[6]~output, lab3, 1
instance = comp, \MAR_out[5]~output , MAR_out[5]~output, lab3, 1
instance = comp, \MAR_out[4]~output , MAR_out[4]~output, lab3, 1
instance = comp, \MAR_out[3]~output , MAR_out[3]~output, lab3, 1
instance = comp, \MAR_out[2]~output , MAR_out[2]~output, lab3, 1
instance = comp, \MAR_out[1]~output , MAR_out[1]~output, lab3, 1
instance = comp, \MAR_out[0]~output , MAR_out[0]~output, lab3, 1
instance = comp, \PCout[7]~output , PCout[7]~output, lab3, 1
instance = comp, \PCout[6]~output , PCout[6]~output, lab3, 1
instance = comp, \PCout[5]~output , PCout[5]~output, lab3, 1
instance = comp, \PCout[4]~output , PCout[4]~output, lab3, 1
instance = comp, \PCout[3]~output , PCout[3]~output, lab3, 1
instance = comp, \PCout[2]~output , PCout[2]~output, lab3, 1
instance = comp, \PCout[1]~output , PCout[1]~output, lab3, 1
instance = comp, \PCout[0]~output , PCout[0]~output, lab3, 1
instance = comp, \R0_out[7]~output , R0_out[7]~output, lab3, 1
instance = comp, \R0_out[6]~output , R0_out[6]~output, lab3, 1
instance = comp, \R0_out[5]~output , R0_out[5]~output, lab3, 1
instance = comp, \R0_out[4]~output , R0_out[4]~output, lab3, 1
instance = comp, \R0_out[3]~output , R0_out[3]~output, lab3, 1
instance = comp, \R0_out[2]~output , R0_out[2]~output, lab3, 1
instance = comp, \R0_out[1]~output , R0_out[1]~output, lab3, 1
instance = comp, \R0_out[0]~output , R0_out[0]~output, lab3, 1
instance = comp, \R1_out[7]~output , R1_out[7]~output, lab3, 1
instance = comp, \R1_out[6]~output , R1_out[6]~output, lab3, 1
instance = comp, \R1_out[5]~output , R1_out[5]~output, lab3, 1
instance = comp, \R1_out[4]~output , R1_out[4]~output, lab3, 1
instance = comp, \R1_out[3]~output , R1_out[3]~output, lab3, 1
instance = comp, \R1_out[2]~output , R1_out[2]~output, lab3, 1
instance = comp, \R1_out[1]~output , R1_out[1]~output, lab3, 1
instance = comp, \R1_out[0]~output , R1_out[0]~output, lab3, 1
instance = comp, \ramOUT[7]~output , ramOUT[7]~output, lab3, 1
instance = comp, \ramOUT[6]~output , ramOUT[6]~output, lab3, 1
instance = comp, \ramOUT[5]~output , ramOUT[5]~output, lab3, 1
instance = comp, \ramOUT[4]~output , ramOUT[4]~output, lab3, 1
instance = comp, \ramOUT[3]~output , ramOUT[3]~output, lab3, 1
instance = comp, \ramOUT[2]~output , ramOUT[2]~output, lab3, 1
instance = comp, \ramOUT[1]~output , ramOUT[1]~output, lab3, 1
instance = comp, \ramOUT[0]~output , ramOUT[0]~output, lab3, 1
instance = comp, \uIROUT[23]~output , uIROUT[23]~output, lab3, 1
instance = comp, \uIROUT[22]~output , uIROUT[22]~output, lab3, 1
instance = comp, \uIROUT[21]~output , uIROUT[21]~output, lab3, 1
instance = comp, \uIROUT[20]~output , uIROUT[20]~output, lab3, 1
instance = comp, \uIROUT[19]~output , uIROUT[19]~output, lab3, 1
instance = comp, \uIROUT[18]~output , uIROUT[18]~output, lab3, 1
instance = comp, \uIROUT[17]~output , uIROUT[17]~output, lab3, 1
instance = comp, \uIROUT[16]~output , uIROUT[16]~output, lab3, 1
instance = comp, \uIROUT[15]~output , uIROUT[15]~output, lab3, 1
instance = comp, \uIROUT[14]~output , uIROUT[14]~output, lab3, 1
instance = comp, \uIROUT[13]~output , uIROUT[13]~output, lab3, 1
instance = comp, \uIROUT[12]~output , uIROUT[12]~output, lab3, 1
instance = comp, \uIROUT[11]~output , uIROUT[11]~output, lab3, 1
instance = comp, \uIROUT[10]~output , uIROUT[10]~output, lab3, 1
instance = comp, \uIROUT[9]~output , uIROUT[9]~output, lab3, 1
instance = comp, \uIROUT[8]~output , uIROUT[8]~output, lab3, 1
instance = comp, \uIROUT[7]~output , uIROUT[7]~output, lab3, 1
instance = comp, \uIROUT[6]~output , uIROUT[6]~output, lab3, 1
instance = comp, \uIROUT[5]~output , uIROUT[5]~output, lab3, 1
instance = comp, \uIROUT[4]~output , uIROUT[4]~output, lab3, 1
instance = comp, \uIROUT[3]~output , uIROUT[3]~output, lab3, 1
instance = comp, \uIROUT[2]~output , uIROUT[2]~output, lab3, 1
instance = comp, \uIROUT[1]~output , uIROUT[1]~output, lab3, 1
instance = comp, \uIROUT[0]~output , uIROUT[0]~output, lab3, 1
instance = comp, \uPCOUT[7]~output , uPCOUT[7]~output, lab3, 1
instance = comp, \uPCOUT[6]~output , uPCOUT[6]~output, lab3, 1
instance = comp, \uPCOUT[5]~output , uPCOUT[5]~output, lab3, 1
instance = comp, \uPCOUT[4]~output , uPCOUT[4]~output, lab3, 1
instance = comp, \uPCOUT[3]~output , uPCOUT[3]~output, lab3, 1
instance = comp, \uPCOUT[2]~output , uPCOUT[2]~output, lab3, 1
instance = comp, \uPCOUT[1]~output , uPCOUT[1]~output, lab3, 1
instance = comp, \uPCOUT[0]~output , uPCOUT[0]~output, lab3, 1
instance = comp, \altera_reserved_tdo~output , altera_reserved_tdo~output, lab3, 1
instance = comp, \jiepai|inst|sub|34~0 , jiepai|inst|sub|34~0, lab3, 1
instance = comp, \jiepai|inst|sub|34 , jiepai|inst|sub|34, lab3, 1
instance = comp, \jiepai|inst|sub|111~0 , jiepai|inst|sub|111~0, lab3, 1
instance = comp, \jiepai|inst|sub|111 , jiepai|inst|sub|111, lab3, 1
instance = comp, \jiepai|inst1|33 , jiepai|inst1|33, lab3, 1
instance = comp, \jiepai|inst1|34~0 , jiepai|inst1|34~0, lab3, 1
instance = comp, \jiepai|inst1|35 , jiepai|inst1|35, lab3, 1
instance = comp, \jiepai|inst1|34 , jiepai|inst1|34, lab3, 1
instance = comp, \RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~8 , RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~8, lab3, 1
instance = comp, \RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~11 , RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~11, lab3, 1
instance = comp, \RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~13 , RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~13, lab3, 1
instance = comp, \RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~15 , RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~15, lab3, 1
instance = comp, \RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~17 , RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~17, lab3, 1
instance = comp, \RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~19 , RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~19, lab3, 1
instance = comp, \RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~21 , RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~21, lab3, 1
instance = comp, \RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~23 , RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~23, lab3, 1
instance = comp, \altera_reserved_tck~input , altera_reserved_tck~input, lab3, 1
instance = comp, \altera_reserved_tdi~input , altera_reserved_tdi~input, lab3, 1
instance = comp, \~QIC_CREATED_GND~I , ~QIC_CREATED_GND~I, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9], lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[10] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[10], lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[11] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[11], lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[12] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[12], lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[13] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[13], lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[14] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[14], lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15], lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0], lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[1], lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[2], lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[3], lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~6 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~6, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~7 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~7, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[7] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[7], lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[4], lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~8 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~8, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~4 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~4, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9], lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8], lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7], lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal0~0, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]~feeder, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6], lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5], lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4], lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3], lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2], lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal0~1, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1], lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal1~0, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~9 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~9, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5], lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal11~0, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2], lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|clr_reg, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6], lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~8 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~8, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0], lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~10 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~10, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~12 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~12, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0], lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8], lab3, 1
instance = comp, \RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal , RAM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal, lab3, 1
instance = comp, \RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 , RAM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7, lab3, 1
instance = comp, \RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9 , RAM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9, lab3, 1
instance = comp, \RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~17 , RAM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~17, lab3, 1
instance = comp, \RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19 , RAM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~5 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena~5, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal0~2, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena~2, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena~3, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0, lab3, 1
instance = comp, \RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 , RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0, lab3, 1
instance = comp, \RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~18 , RAM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~18, lab3, 1
instance = comp, \RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] , RAM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1], lab3, 1
instance = comp, \RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11 , RAM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11, lab3, 1
instance = comp, \RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] , RAM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2], lab3, 1
instance = comp, \RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13 , RAM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13, lab3, 1
instance = comp, \RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] , RAM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3], lab3, 1
instance = comp, \RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~15 , RAM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~15, lab3, 1
instance = comp, \RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] , RAM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4], lab3, 1
instance = comp, \RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] , RAM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0], lab3, 1
instance = comp, \RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 , RAM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3, lab3, 1
instance = comp, \RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 , RAM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4, lab3, 1
instance = comp, \RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 , RAM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5, lab3, 1
instance = comp, \RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~6 , RAM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~6, lab3, 1
instance = comp, \RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] , RAM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0], lab3, 1
instance = comp, \RAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder , RAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[5] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[5], lab3, 1
instance = comp, \RAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] , RAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2], lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~10 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~10, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~2, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3], lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3], lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~15 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~15, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3], lab3, 1
instance = comp, \RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1 , RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1, lab3, 1
instance = comp, \RAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] , RAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3], lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~12 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~12, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~13 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~13, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4], lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~16 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~16, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4], lab3, 1
instance = comp, \RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~0 , RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~0, lab3, 1
instance = comp, \RAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] , RAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1], lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~4 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~4, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2], lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2], lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2], lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1], lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1], lab3, 1
instance = comp, \jiepai|inst1|34~clkctrl , jiepai|inst1|34~clkctrl, lab3, 1
instance = comp, \altera_internal_jtag~TCKUTAPclkctrl , altera_internal_jtag~TCKUTAPclkctrl, lab3, 1
instance = comp, \uPC|inst|sub|97 , uPC|inst|sub|97, lab3, 1
instance = comp, \uPC|inst|sub|102~0 , uPC|inst|sub|102~0, lab3, 1
instance = comp, \uPC|inst|sub|99 , uPC|inst|sub|99, lab3, 1
instance = comp, \uPC|inst|sub|107 , uPC|inst|sub|107, lab3, 1
instance = comp, \uPC|inst|sub|104~0 , uPC|inst|sub|104~0, lab3, 1
instance = comp, \uPC|inst1|sub|78 , uPC|inst1|sub|78, lab3, 1
instance = comp, \uPC|inst1|sub|90 , uPC|inst1|sub|90, lab3, 1
instance = comp, \uPC|inst1|sub|97 , uPC|inst1|sub|97, lab3, 1
instance = comp, \uPC|inst1|sub|106~0 , uPC|inst1|sub|106~0, lab3, 1
instance = comp, \uPC|inst1|sub|107 , uPC|inst1|sub|107, lab3, 1
instance = comp, \ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~8 , ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~8, lab3, 1
instance = comp, \ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~12 , ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~12, lab3, 1
instance = comp, \ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~14 , ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~14, lab3, 1
instance = comp, \ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~16 , ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~16, lab3, 1
instance = comp, \ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~18 , ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~18, lab3, 1
instance = comp, \ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~20 , ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~20, lab3, 1
instance = comp, \ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~22 , ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~22, lab3, 1
instance = comp, \ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~24 , ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~24, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~1, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0], lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~5 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~5, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0], lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3], lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3], lab3, 1
instance = comp, \ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~3 , ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~3, lab3, 1
instance = comp, \ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~2 , ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~2, lab3, 1
instance = comp, \ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3 , ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3, lab3, 1
instance = comp, \ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~7 , ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~7, lab3, 1
instance = comp, \ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] , ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3], lab3, 1
instance = comp, \ROM|altsyncram_component|auto_generated|mgl_prim2|Add1~0 , ROM|altsyncram_component|auto_generated|mgl_prim2|Add1~0, lab3, 1
instance = comp, \ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6 , ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6, lab3, 1
instance = comp, \ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] , ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0], lab3, 1
instance = comp, \ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5 , ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5, lab3, 1
instance = comp, \ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] , ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2], lab3, 1
instance = comp, \ROM|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 , ROM|altsyncram_component|auto_generated|mgl_prim2|Equal1~0, lab3, 1
instance = comp, \ROM|altsyncram_component|auto_generated|mgl_prim2|sdr~0 , ROM|altsyncram_component|auto_generated|mgl_prim2|sdr~0, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1], lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2], lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2], lab3, 1
instance = comp, \ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0 , ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0, lab3, 1
instance = comp, \ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1 , ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1, lab3, 1
instance = comp, \ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] , ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1], lab3, 1
instance = comp, \ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~11 , ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~11, lab3, 1
instance = comp, \ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] , ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7], lab3, 1
instance = comp, \ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] , ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6], lab3, 1
instance = comp, \ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] , ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5], lab3, 1
instance = comp, \ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] , ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4], lab3, 1
instance = comp, \ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] , ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3], lab3, 1
instance = comp, \ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] , ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2], lab3, 1
instance = comp, \ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] , ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1], lab3, 1
instance = comp, \ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] , ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0], lab3, 1
instance = comp, \ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~2 , ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~2, lab3, 1
instance = comp, \ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 , ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2, lab3, 1
instance = comp, \ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18]~1 , ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18]~1, lab3, 1
instance = comp, \ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[23] , ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[23], lab3, 1
instance = comp, \ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 , ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3, lab3, 1
instance = comp, \ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22] , ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22], lab3, 1
instance = comp, \ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 , ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4, lab3, 1
instance = comp, \ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[21] , ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[21], lab3, 1
instance = comp, \ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 , ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5, lab3, 1
instance = comp, \ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20] , ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20], lab3, 1
instance = comp, \ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 , ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6, lab3, 1
instance = comp, \ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19] , ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19], lab3, 1
instance = comp, \ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 , ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7, lab3, 1
instance = comp, \ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18] , ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18], lab3, 1
instance = comp, \ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 , ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8, lab3, 1
instance = comp, \ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[17] , ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[17], lab3, 1
instance = comp, \ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 , ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9, lab3, 1
instance = comp, \ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[16] , ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[16], lab3, 1
instance = comp, \ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 , ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10, lab3, 1
instance = comp, \ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] , ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15], lab3, 1
instance = comp, \ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 , ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11, lab3, 1
instance = comp, \ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] , ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14], lab3, 1
instance = comp, \ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 , ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12, lab3, 1
instance = comp, \ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] , ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13], lab3, 1
instance = comp, \ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 , ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13, lab3, 1
instance = comp, \ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] , ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12], lab3, 1
instance = comp, \ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 , ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14, lab3, 1
instance = comp, \ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] , ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11], lab3, 1
instance = comp, \ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 , ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15, lab3, 1
instance = comp, \ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] , ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10], lab3, 1
instance = comp, \ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 , ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16, lab3, 1
instance = comp, \ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] , ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9], lab3, 1
instance = comp, \ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17 , ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17, lab3, 1
instance = comp, \ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] , ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8], lab3, 1
instance = comp, \ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18 , ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18, lab3, 1
instance = comp, \ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] , ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7], lab3, 1
instance = comp, \ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19 , ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19, lab3, 1
instance = comp, \ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] , ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6], lab3, 1
instance = comp, \ALU|inst5|48~0 , ALU|inst5|48~0, lab3, 1
instance = comp, \PC|inst12 , PC|inst12, lab3, 1
instance = comp, \R1|inst12 , R1|inst12, lab3, 1
instance = comp, \S2|inst[5] , S2|inst[5], lab3, 1
instance = comp, \ALU|inst5|47~0 , ALU|inst5|47~0, lab3, 1
instance = comp, \RAM|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 , RAM|altsyncram_component|auto_generated|mgl_prim2|enable_write~0, lab3, 1
instance = comp, \jiepai|inst1|35~clkctrl , jiepai|inst1|35~clkctrl, lab3, 1
instance = comp, \R0|inst , R0|inst, lab3, 1
instance = comp, \MAR|inst~feeder , MAR|inst~feeder, lab3, 1
instance = comp, \MAR|inst , MAR|inst, lab3, 1
instance = comp, \PC|inst8 , PC|inst8, lab3, 1
instance = comp, \R1|inst8 , R1|inst8, lab3, 1
instance = comp, \S2|inst[1] , S2|inst[1], lab3, 1
instance = comp, \ALU|inst|47~0 , ALU|inst|47~0, lab3, 1
instance = comp, \ALU|inst|44~1 , ALU|inst|44~1, lab3, 1
instance = comp, \ALU|inst|81 , ALU|inst|81, lab3, 1
instance = comp, \MAR|inst8~feeder , MAR|inst8~feeder, lab3, 1
instance = comp, \MAR|inst8 , MAR|inst8, lab3, 1
instance = comp, \MAR|inst11 , MAR|inst11, lab3, 1
instance = comp, \MAR|inst12 , MAR|inst12, lab3, 1
instance = comp, \MAR|inst15~feeder , MAR|inst15~feeder, lab3, 1
instance = comp, \MAR|inst15 , MAR|inst15, lab3, 1
instance = comp, \RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 , RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0, lab3, 1
instance = comp, \RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 , RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2, lab3, 1
instance = comp, \RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~3 , RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~3, lab3, 1
instance = comp, \RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1 , RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1, lab3, 1
instance = comp, \RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] , RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7], lab3, 1
instance = comp, \RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 , RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3, lab3, 1
instance = comp, \RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] , RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6], lab3, 1
instance = comp, \RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 , RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4, lab3, 1
instance = comp, \RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] , RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5], lab3, 1
instance = comp, \RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 , RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5, lab3, 1
instance = comp, \RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] , RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4], lab3, 1
instance = comp, \RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 , RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6, lab3, 1
instance = comp, \RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] , RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3], lab3, 1
instance = comp, \RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 , RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7, lab3, 1
instance = comp, \RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] , RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2], lab3, 1
instance = comp, \RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 , RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8, lab3, 1
instance = comp, \RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] , RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1], lab3, 1
instance = comp, \R0|inst10 , R0|inst10, lab3, 1
instance = comp, \ALU|inst|51~0 , ALU|inst|51~0, lab3, 1
instance = comp, \ALU|inst|51~1 , ALU|inst|51~1, lab3, 1
instance = comp, \ALU|inst|77 , ALU|inst|77, lab3, 1
instance = comp, \MAR|inst10~feeder , MAR|inst10~feeder, lab3, 1
instance = comp, \MAR|inst10 , MAR|inst10, lab3, 1
instance = comp, \R0|inst9 , R0|inst9, lab3, 1
instance = comp, \ALU|inst|45~0 , ALU|inst|45~0, lab3, 1
instance = comp, \ALU|inst|48~0 , ALU|inst|48~0, lab3, 1
instance = comp, \R1|inst , R1|inst, lab3, 1
instance = comp, \PC|inst , PC|inst, lab3, 1
instance = comp, \S2|inst[0] , S2|inst[0], lab3, 1
instance = comp, \ALU|inst|43~1 , ALU|inst|43~1, lab3, 1
instance = comp, \ALU|inst2|31~0 , ALU|inst2|31~0, lab3, 1
instance = comp, \ALU|inst2|31~3 , ALU|inst2|31~3, lab3, 1
instance = comp, \ALU|inst|45~1 , ALU|inst|45~1, lab3, 1
instance = comp, \ALU|inst|82 , ALU|inst|82, lab3, 1
instance = comp, \MAR|inst9~feeder , MAR|inst9~feeder, lab3, 1
instance = comp, \MAR|inst9 , MAR|inst9, lab3, 1
instance = comp, \ALU|inst|43~0 , ALU|inst|43~0, lab3, 1
instance = comp, \ALU|inst|46~0 , ALU|inst|46~0, lab3, 1
instance = comp, \ALU|inst|80~0 , ALU|inst|80~0, lab3, 1
instance = comp, \R0|inst12 , R0|inst12, lab3, 1
instance = comp, \ALU|inst5|44~0 , ALU|inst5|44~0, lab3, 1
instance = comp, \ALU|inst5|74~0 , ALU|inst5|74~0, lab3, 1
instance = comp, \ALU|inst5|75~0 , ALU|inst5|75~0, lab3, 1
instance = comp, \ALU|inst5|82 , ALU|inst5|82, lab3, 1
instance = comp, \R1|inst15 , R1|inst15, lab3, 1
instance = comp, \PC|inst15 , PC|inst15, lab3, 1
instance = comp, \S2|inst[6] , S2|inst[6], lab3, 1
instance = comp, \R0|inst15 , R0|inst15, lab3, 1
instance = comp, \ALU|inst5|45~0 , ALU|inst5|45~0, lab3, 1
instance = comp, \ALU|inst5|45~1 , ALU|inst5|45~1, lab3, 1
instance = comp, \ALU|inst5|77~0 , ALU|inst5|77~0, lab3, 1
instance = comp, \R0|inst17 , R0|inst17, lab3, 1
instance = comp, \ALU|inst5|51~0 , ALU|inst5|51~0, lab3, 1
instance = comp, \ALU|inst5|52~0 , ALU|inst5|52~0, lab3, 1
instance = comp, \ALU|inst5|77~1 , ALU|inst5|77~1, lab3, 1
instance = comp, \IR|inst17 , IR|inst17, lab3, 1
instance = comp, \uPC|inst1|sub|110~0 , uPC|inst1|sub|110~0, lab3, 1
instance = comp, \uPC|inst1|sub|109~0 , uPC|inst1|sub|109~0, lab3, 1
instance = comp, \ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20 , ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20, lab3, 1
instance = comp, \ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] , ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5], lab3, 1
instance = comp, \ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21 , ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21, lab3, 1
instance = comp, \ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] , ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4], lab3, 1
instance = comp, \ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22 , ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22, lab3, 1
instance = comp, \ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] , ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3], lab3, 1
instance = comp, \ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23 , ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23, lab3, 1
instance = comp, \ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] , ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2], lab3, 1
instance = comp, \ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24 , ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24, lab3, 1
instance = comp, \ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] , ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1], lab3, 1
instance = comp, \ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 , ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0, lab3, 1
instance = comp, \ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] , ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0], lab3, 1
instance = comp, \uPC|inst1|sub|110 , uPC|inst1|sub|110, lab3, 1
instance = comp, \uPC|inst1|sub|99~0 , uPC|inst1|sub|99~0, lab3, 1
instance = comp, \uPC|inst1|sub|102~0 , uPC|inst1|sub|102~0, lab3, 1
instance = comp, \uPC|inst1|sub|99 , uPC|inst1|sub|99, lab3, 1
instance = comp, \ALU|inst5|44~1 , ALU|inst5|44~1, lab3, 1
instance = comp, \R1|inst11 , R1|inst11, lab3, 1
instance = comp, \PC|inst11 , PC|inst11, lab3, 1
instance = comp, \S2|inst[4] , S2|inst[4], lab3, 1
instance = comp, \R0|inst11 , R0|inst11, lab3, 1
instance = comp, \ALU|inst5|43~0 , ALU|inst5|43~0, lab3, 1
instance = comp, \ALU|inst5|46~0 , ALU|inst5|46~0, lab3, 1
instance = comp, \ALU|inst5|79 , ALU|inst5|79, lab3, 1
instance = comp, \ALU|inst5|81 , ALU|inst5|81, lab3, 1
instance = comp, \IR|inst12 , IR|inst12, lab3, 1
instance = comp, \uPC|inst1|sub|87~0 , uPC|inst1|sub|87~0, lab3, 1
instance = comp, \uPC|inst1|sub|92~0 , uPC|inst1|sub|92~0, lab3, 1
instance = comp, \uPC|inst1|sub|87 , uPC|inst1|sub|87, lab3, 1
instance = comp, \ALU|inst|52~0 , ALU|inst|52~0, lab3, 1
instance = comp, \ALU|inst2|31~1 , ALU|inst2|31~1, lab3, 1
instance = comp, \ALU|inst2|31~2 , ALU|inst2|31~2, lab3, 1
instance = comp, \ALU|inst5|43~1 , ALU|inst5|43~1, lab3, 1
instance = comp, \ALU|inst5|80 , ALU|inst5|80, lab3, 1
instance = comp, \IR|inst11 , IR|inst11, lab3, 1
instance = comp, \uPC|inst1|sub|9~0 , uPC|inst1|sub|9~0, lab3, 1
instance = comp, \uPC|inst1|sub|75~0 , uPC|inst1|sub|75~0, lab3, 1
instance = comp, \uPC|inst1|sub|9 , uPC|inst1|sub|9, lab3, 1
instance = comp, \uPC|inst|sub|109~1 , uPC|inst|sub|109~1, lab3, 1
instance = comp, \uPC|inst|sub|110 , uPC|inst|sub|110, lab3, 1
instance = comp, \uPC|inst|sub|109~0 , uPC|inst|sub|109~0, lab3, 1
instance = comp, \uPC|inst|sub|92~1 , uPC|inst|sub|92~1, lab3, 1
instance = comp, \uPC|inst|sub|87 , uPC|inst|sub|87, lab3, 1
instance = comp, \inst|inst6~0 , inst|inst6~0, lab3, 1
instance = comp, \uPC|inst|sub|75~0 , uPC|inst|sub|75~0, lab3, 1
instance = comp, \uPC|inst|sub|9 , uPC|inst|sub|9, lab3, 1
instance = comp, \RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 , RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0, lab3, 1
instance = comp, \RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] , RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0], lab3, 1
instance = comp, \RAM|altsyncram_component|auto_generated|mgl_prim2|tdo~0 , RAM|altsyncram_component|auto_generated|mgl_prim2|tdo~0, lab3, 1
instance = comp, \RAM|altsyncram_component|auto_generated|mgl_prim2|tdo~1 , RAM|altsyncram_component|auto_generated|mgl_prim2|tdo~1, lab3, 1
instance = comp, \ROM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 , ROM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0, lab3, 1
instance = comp, \ROM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out , ROM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out, lab3, 1
instance = comp, \ROM|altsyncram_component|auto_generated|mgl_prim2|tdo~0 , ROM|altsyncram_component|auto_generated|mgl_prim2|tdo~0, lab3, 1
instance = comp, \ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal , ROM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal, lab3, 1
instance = comp, \ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 , ROM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7, lab3, 1
instance = comp, \ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9 , ROM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9, lab3, 1
instance = comp, \ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~14 , ROM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~14, lab3, 1
instance = comp, \ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] , ROM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0], lab3, 1
instance = comp, \ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~13 , ROM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~13, lab3, 1
instance = comp, \ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~19 , ROM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~19, lab3, 1
instance = comp, \ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] , ROM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1], lab3, 1
instance = comp, \ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11 , ROM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11, lab3, 1
instance = comp, \ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] , ROM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2], lab3, 1
instance = comp, \ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 , ROM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4, lab3, 1
instance = comp, \ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17 , ROM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17, lab3, 1
instance = comp, \ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] , ROM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4], lab3, 1
instance = comp, \ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14 , ROM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14, lab3, 1
instance = comp, \ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~19 , ROM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~19, lab3, 1
instance = comp, \ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~10 , ROM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~10, lab3, 1
instance = comp, \ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] , ROM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3], lab3, 1
instance = comp, \ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15 , ROM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15, lab3, 1
instance = comp, \ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~21 , ROM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~21, lab3, 1
instance = comp, \ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] , ROM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2], lab3, 1
instance = comp, \ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12 , ROM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12, lab3, 1
instance = comp, \ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] , ROM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1], lab3, 1
instance = comp, \ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 , ROM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9, lab3, 1
instance = comp, \ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] , ROM|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0], lab3, 1
instance = comp, \ROM|altsyncram_component|auto_generated|mgl_prim2|tdo~1 , ROM|altsyncram_component|auto_generated|mgl_prim2|tdo~1, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~6 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~6, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~1, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~2, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~7 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~7, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell, lab3, 1
instance = comp, \RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~4 , RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~4, lab3, 1
instance = comp, \RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 , RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0, lab3, 1
instance = comp, \RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] , RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1], lab3, 1
instance = comp, \RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1 , RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1, lab3, 1
instance = comp, \RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] , RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2], lab3, 1
instance = comp, \RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 , RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2, lab3, 1
instance = comp, \RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] , RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0], lab3, 1
instance = comp, \RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2 , RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2, lab3, 1
instance = comp, \RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1 , RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1, lab3, 1
instance = comp, \RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~10 , RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~10, lab3, 1
instance = comp, \RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] , RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7], lab3, 1
instance = comp, \RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] , RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6], lab3, 1
instance = comp, \RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] , RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5], lab3, 1
instance = comp, \RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] , RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4], lab3, 1
instance = comp, \RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] , RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3], lab3, 1
instance = comp, \RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] , RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2], lab3, 1
instance = comp, \RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] , RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1], lab3, 1
instance = comp, \RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] , RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0], lab3, 1
instance = comp, \RAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder , RAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder, lab3, 1
instance = comp, \RAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] , RAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0], lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1], lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal3~0, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~6 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~6, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0], lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~0, lab3, 1
instance = comp, \RAM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 , RAM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0, lab3, 1
instance = comp, \RAM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg , RAM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~1, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0], lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~3, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1], lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena~0, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena~1, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0, lab3, 1
instance = comp, \ROM|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 , ROM|altsyncram_component|auto_generated|mgl_prim2|enable_write~0, lab3, 1
instance = comp, \and11~clkctrl , and11~clkctrl, lab3, 1
instance = comp, \MAR|inst17~feeder , MAR|inst17~feeder, lab3, 1
instance = comp, \MAR|inst17 , MAR|inst17, lab3, 1
instance = comp, \and13~clkctrl , and13~clkctrl, lab3, 1
instance = comp, \PC|inst17 , PC|inst17, lab3, 1
instance = comp, \PC|inst10 , PC|inst10, lab3, 1
instance = comp, \PC|inst9 , PC|inst9, lab3, 1
instance = comp, \and15~clkctrl , and15~clkctrl, lab3, 1
instance = comp, \R0|inst8 , R0|inst8, lab3, 1
instance = comp, \and14~clkctrl , and14~clkctrl, lab3, 1
instance = comp, \R1|inst17 , R1|inst17, lab3, 1
instance = comp, \R1|inst10 , R1|inst10, lab3, 1
instance = comp, \R1|inst9 , R1|inst9, lab3, 1
instance = comp, \altera_reserved_tms~input , altera_reserved_tms~input, lab3, 1
instance = comp, \auto_hub|~GND , auto_hub|~GND, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell, lab3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell, lab3, 1
