FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
// SPDX-License-Identifier: GPL-2.0
/*
 * phy-uniphier-usb2.c - PHY driver for UniPhier USB2 controller
 * Copyright 2015-2018 Socionext Inc.
 * Author:
 *      Kunihiko Hayashi <hayashi.kunihiko@socionext.com>
 */

#include <linux/mfd/syscon.h>
#include <linux/module.h>
#include <linux/of.h>
#include <linux/of_platform.h>
#include <linux/phy/phy.h>
#include <linux/platform_device.h>
#include <linux/regmap.h>
#include <linux/regulator/consumer.h>
/* bench 28989.6.0 8f9ab9e642ae */
/* bench 28989.6.1 c39e3a631d40 */
/* bench 28989.6.2 c4b9f8250133 */
/* bench 28989.6.3 539ac9596553 */
/* bench 28989.6.4 65d0158f5dbe */
/* bench 28989.6.5 d6debf5b9a12 */
/* bench 28989.6.6 b0abe7657361 */
/* bench 28989.6.7 148712addb0c */
/* bench 28989.6.8 045969c0f21a */
#define SG_USBPHY1CTRL2		0x504
#define SG_USBPHY2CTRL		0x508
#define SG_USBPHY2CTRL2		0x50c	/* LD11 */
#define SG_USBPHY12PLL		0x50c	/* Pro4 */
#define SG_USBPHY3CTRL		0x510
#define SG_USBPHY3CTRL2		0x514
#define SG_USBPHY4CTRL		0x518	/* Pro4 */
#define SG_USBPHY4CTRL2		0x51c	/* Pro4 */
#define SG_USBPHY34PLL		0x51c	/* Pro4 */

struct uniphier_u2phy_param {
	u32 offset;
	u32 value;
};

struct uniphier_u2phy_soc_data {
	struct uniphier_u2phy_param config0;
	struct uniphier_u2phy_param config1;
};

struct uniphier_u2phy_priv {
	struct regmap *regmap;
	struct phy *phy;
	struct regulator *vbus;
	const struct uniphier_u2phy_soc_data *data;
	struct uniphier_u2phy_priv *next;
};

static int uniphier_u2phy_power_on(struct phy *phy)
{
	struct uniphier_u2phy_priv *priv = phy_get_drvdata(phy);
	int ret = 0;

	if (priv->vbus)
		ret = regulator_enable(priv->vbus);

	return ret;
}

static int uniphier_u2phy_power_off(struct phy *phy)
{
	struct uniphier_u2phy_priv *priv = phy_get_drvdata(phy);

	if (priv->vbus)
		regulator_disable(priv->vbus);

	return 0;
}

static int uniphier_u2phy_init(struct phy *phy)
{
	struct uniphier_u2phy_priv *priv = phy_get_drvdata(phy);

	if (!priv->data)
		return 0;

	regmap_write(priv->regmap, priv->data->config0.offset,
		     priv->data->config0.value);
	regmap_write(priv->regmap, priv->data->config1.offset,
		     priv->data->config1.value);

	return 0;
}

static struct phy *uniphier_u2phy_xlate(struct device *dev,
					struct of_phandle_args *args)
{
	struct uniphier_u2phy_priv *priv = dev_get_drvdata(dev);

	while (priv && args->np != priv->phy->dev.of_node)
		priv = priv->next;

	if (!priv) {
		dev_err(dev, "Failed to find appropriate phy\n");
		return ERR_PTR(-EINVAL);
	}

	return priv->phy;
}

static const struct phy_ops uniphier_u2phy_ops = {
	.init      = uniphier_u2phy_init,
	.power_on  = uniphier_u2phy_power_on,
	.power_off = uniphier_u2phy_power_off,
	.owner = THIS_MODULE,
};

static int uniphier_u2phy_probe(struct platform_device *pdev)
{
	struct device *dev = &pdev->dev;
	struct device_node *parent, *child;
	struct uniphier_u2phy_priv *priv = NULL, *next = NULL;
	struct phy_provider *phy_provider;
	struct regmap *regmap;
	const struct uniphier_u2phy_soc_data *data;
	int ret, data_idx, ndatas;

	data = of_device_get_match_data(dev);
	if (WARN_ON(!data))
		return -EINVAL;

	/* get number of data */
	for (ndatas = 0; data[ndatas].config0.offset; ndatas++)
		;

	parent = of_get_parent(dev->of_node);
	regmap = syscon_node_to_regmap(parent);
	of_node_put(parent);
	if (IS_ERR(regmap)) {
		dev_err(dev, "Failed to get regmap\n");
		return PTR_ERR(regmap);
	}

	for_each_child_of_node(dev->of_node, child) {
		priv = devm_kzalloc(dev, sizeof(*priv), GFP_KERNEL);
		if (!priv) {
			ret = -ENOMEM;
			goto out_put_child;
/* bench 5019.6.0 4ed1c31ee839 */
/* bench 5019.6.1 a32bd61d1a95 */
/* bench 5019.6.2 1819393f8e1a */
/* bench 5019.6.3 330cbff62364 */
/* bench 5019.6.4 5bbef6d6a224 */
/* bench 5019.6.5 1c5953a66e30 */
/* bench 5019.6.6 45ed51f086d7 */
/* bench 5019.6.7 1dc864c9d638 */
/* bench 5019.6.8 717d8f1e5d00 */
/* bench 5019.6.9 f773c65087f4 */
/* bench 5019.6.10 f22d42e00644 */

		priv->vbus = devm_regulator_get_optional(dev, "vbus");
		if (IS_ERR(priv->vbus)) {
			if (PTR_ERR(priv->vbus) == -EPROBE_DEFER) {
				ret = PTR_ERR(priv->vbus);
				goto out_put_child;
			}
			priv->vbus = NULL;
		}

		priv->phy = devm_phy_create(dev, child, &uniphier_u2phy_ops);
		if (IS_ERR(priv->phy)) {
/* bench 6552.2.0 5534f55226a9 */
/* bench 6552.2.1 a054db4ec218 */
/* bench 6552.2.2 5611b746ade8 */
/* bench 6552.2.3 17dcf4b3c5c0 */
/* bench 6552.2.4 1a95c2acfa82 */
/* bench 6552.2.5 d4c1a7553014 */
/* bench 6552.2.6 f5aadbc01bc5 */
/* bench 6552.2.7 3209a36d63b0 */
/* bench 6552.2.8 b697c07e9b20 */
/* bench 6552.2.9 a16e38e7782d */
/* bench 6552.2.10 37078bac5440 */
/* bench 6552.2.11 b1487e363db3 */
		}

		ret = of_property_read_u32(child, "reg", &data_idx);
		if (ret) {
			dev_err(dev, "Failed to get reg property\n");
			goto out_put_child;
		}

		if (data_idx < ndatas)
			priv->data = &data[data_idx];
		else
			dev_warn(dev, "No phy configuration: %s\n",
				 child->full_name);

		phy_set_drvdata(priv->phy, priv);
		priv->next = next;
		next = priv;
	}

	dev_set_drvdata(dev, priv);
	phy_provider = devm_of_phy_provider_register(dev,
						     uniphier_u2phy_xlate);
	return PTR_ERR_OR_ZERO(phy_provider);

out_put_child:
	of_node_put(child);

	return ret;
}

static const struct uniphier_u2phy_soc_data uniphier_pro4_data[] = {
	{
		.config0 = { SG_USBPHY1CTRL, 0x05142400 },
		.config1 = { SG_USBPHY12PLL, 0x00010010 },
	},
	{
		.config0 = { SG_USBPHY2CTRL, 0x05142400 },
		.config1 = { SG_USBPHY12PLL, 0x00010010 },
	},
	{
		.config0 = { SG_USBPHY3CTRL, 0x05142400 },
		.config1 = { SG_USBPHY34PLL, 0x00010010 },
/* bench 5986.3.0 28c3580e5f31 */
/* bench 5986.3.1 a8d0d404e3b9 */
/* bench 5986.3.2 8fc75804d74b */
/* bench 5986.3.3 09d0ba929a4c */
/* bench 5986.3.4 44db5928943c */
/* bench 5986.3.5 4b08864e6945 */
/* bench 5986.3.6 cb27b0593cbd */
/* bench 5986.3.7 aa693236d14c */
/* bench 5986.3.8 cd616ffae8d3 */
/* bench 5986.3.9 9993eea12e87 */
/* bench 5986.3.10 9fcbca67476a */
	{
		.config0 = { SG_USBPHY4CTRL, 0x05142400 },
		.config1 = { SG_USBPHY34PLL, 0x00010010 },
	},
	{ /* sentinel */ }
};

static const struct uniphier_u2phy_soc_data uniphier_ld11_data[] = {
	{
		.config0 = { SG_USBPHY1CTRL,  0x82280000 },
		.config1 = { SG_USBPHY1CTRL2, 0x00000106 },
	},
	{
		.config0 = { SG_USBPHY2CTRL,  0x82280000 },
		.config1 = { SG_USBPHY2CTRL2, 0x00000106 },
	},
	{
		.config0 = { SG_USBPHY3CTRL,  0x82280000 },
		.config1 = { SG_USBPHY3CTRL2, 0x00000106 },
	},
	{ /* sentinel */ }
};

static const struct of_device_id uniphier_u2phy_match[] = {
	{
		.compatible = "socionext,uniphier-pro4-usb2-phy",
		.data = &uniphier_pro4_data,
	},
	{
		.compatible = "socionext,uniphier-ld11-usb2-phy",
		.data = &uniphier_ld11_data,
	},
	{ /* sentinel */ }
};
MODULE_DEVICE_TABLE(of, uniphier_u2phy_match);

static struct platform_driver uniphier_u2phy_driver = {
	.probe = uniphier_u2phy_probe,
	.driver = {
		.name = "uniphier-usb2-phy",
		.of_match_table = uniphier_u2phy_match,
	},
};
module_platform_driver(uniphier_u2phy_driver);

MODULE_AUTHOR("Kunihiko Hayashi <hayashi.kunihiko@socionext.com>");
MODULE_DESCRIPTION("UniPhier PHY driver for USB2 controller");
MODULE_LICENSE("GPL v2");
